Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Mon Jul 18 16:08:01 2022
| Host         : CB428-EE10977 running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file tx_top_timing_summary_routed.rpt -pb tx_top_timing_summary_routed.pb -rpx tx_top_timing_summary_routed.rpx -warn_on_violation
| Design       : tx_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (2)
7. checking multiple_clock (61)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (61)
-------------------------------
 There are 61 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     90.234        0.000                      0                  171        0.040        0.000                      0                  171        3.000        0.000                       0                    67  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
CLK100MHZ               {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_1    {0.000 48.077}     96.154          10.400          
  clkfbout_clk_wiz_1    {0.000 25.000}     50.000          20.000          
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_1_1  {0.000 48.077}     96.154          10.400          
  clkfbout_clk_wiz_1_1  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_wiz_1         90.234        0.000                      0                  171        0.219        0.000                      0                  171       47.577        0.000                       0                    63  
  clkfbout_clk_wiz_1                                                                                                                                                     47.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_1_1       90.245        0.000                      0                  171        0.219        0.000                      0                  171       47.577        0.000                       0                    63  
  clkfbout_clk_wiz_1_1                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_1_1  clk_out1_clk_wiz_1         90.234        0.000                      0                  171        0.040        0.000                      0                  171  
clk_out1_clk_wiz_1    clk_out1_clk_wiz_1_1       90.234        0.000                      0                  171        0.040        0.000                      0                  171  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                                                            
(none)                clk_out1_clk_wiz_1                          
(none)                clk_out1_clk_wiz_1_1                        
(none)                clkfbout_clk_wiz_1                          
(none)                clkfbout_clk_wiz_1_1                        
(none)                                      clk_out1_clk_wiz_1    
(none)                                      clk_out1_clk_wiz_1_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  nolabel_line48/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  nolabel_line48/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  nolabel_line48/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  nolabel_line48/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  nolabel_line48/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  nolabel_line48/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1
  To Clock:  clk_out1_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack       90.234ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.219ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       47.577ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             90.234ns  (required time - arrival time)
  Source:                 nolabel_line47/counter128_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            nolabel_line47/counter3200_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            96.154ns  (clk_out1_clk_wiz_1 rise@96.154ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.990ns  (logic 0.856ns (17.155%)  route 4.134ns (82.845%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 94.667 - 96.154 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          1.627    -0.885    nolabel_line47/clk_out1
    SLICE_X3Y18          FDRE                                         r  nolabel_line47/counter128_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDRE (Prop_fdre_C_Q)         0.456    -0.429 f  nolabel_line47/counter128_reg[6]/Q
                         net (fo=2, routed)           1.377     0.948    nolabel_line47/counter128_reg[6]
    SLICE_X4Y18          LUT6 (Prop_lut6_I3_O)        0.124     1.072 f  nolabel_line47/counter128[6]_i_4/O
                         net (fo=1, routed)           0.701     1.774    nolabel_line47/counter128[6]_i_4_n_0
    SLICE_X5Y18          LUT2 (Prop_lut2_I0_O)        0.124     1.898 r  nolabel_line47/counter128[6]_i_2/O
                         net (fo=12, routed)          1.415     3.312    nolabel_line47/counter128[6]_i_2_n_0
    SLICE_X3Y19          LUT4 (Prop_lut4_I2_O)        0.152     3.464 r  nolabel_line47/counter3200[0]_i_1/O
                         net (fo=12, routed)          0.641     4.105    nolabel_line47/counter3200[0]_i_1_n_0
    SLICE_X2Y19          FDRE                                         r  nolabel_line47/counter3200_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     96.154    96.154 r  
    W5                                                0.000    96.154 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    96.154    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    97.542 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    98.704    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    91.486 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    93.067    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    93.158 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          1.508    94.667    nolabel_line47/clk_out1
    SLICE_X2Y19          FDRE                                         r  nolabel_line47/counter3200_reg[0]/C
                         clock pessimism              0.578    95.244    
                         clock uncertainty           -0.179    95.066    
    SLICE_X2Y19          FDRE (Setup_fdre_C_R)       -0.726    94.340    nolabel_line47/counter3200_reg[0]
  -------------------------------------------------------------------
                         required time                         94.340    
                         arrival time                          -4.105    
  -------------------------------------------------------------------
                         slack                                 90.234    

Slack (MET) :             90.234ns  (required time - arrival time)
  Source:                 nolabel_line47/counter128_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            nolabel_line47/counter3200_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            96.154ns  (clk_out1_clk_wiz_1 rise@96.154ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.990ns  (logic 0.856ns (17.155%)  route 4.134ns (82.845%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 94.667 - 96.154 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          1.627    -0.885    nolabel_line47/clk_out1
    SLICE_X3Y18          FDRE                                         r  nolabel_line47/counter128_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDRE (Prop_fdre_C_Q)         0.456    -0.429 f  nolabel_line47/counter128_reg[6]/Q
                         net (fo=2, routed)           1.377     0.948    nolabel_line47/counter128_reg[6]
    SLICE_X4Y18          LUT6 (Prop_lut6_I3_O)        0.124     1.072 f  nolabel_line47/counter128[6]_i_4/O
                         net (fo=1, routed)           0.701     1.774    nolabel_line47/counter128[6]_i_4_n_0
    SLICE_X5Y18          LUT2 (Prop_lut2_I0_O)        0.124     1.898 r  nolabel_line47/counter128[6]_i_2/O
                         net (fo=12, routed)          1.415     3.312    nolabel_line47/counter128[6]_i_2_n_0
    SLICE_X3Y19          LUT4 (Prop_lut4_I2_O)        0.152     3.464 r  nolabel_line47/counter3200[0]_i_1/O
                         net (fo=12, routed)          0.641     4.105    nolabel_line47/counter3200[0]_i_1_n_0
    SLICE_X2Y19          FDRE                                         r  nolabel_line47/counter3200_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     96.154    96.154 r  
    W5                                                0.000    96.154 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    96.154    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    97.542 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    98.704    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    91.486 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    93.067    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    93.158 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          1.508    94.667    nolabel_line47/clk_out1
    SLICE_X2Y19          FDRE                                         r  nolabel_line47/counter3200_reg[1]/C
                         clock pessimism              0.578    95.244    
                         clock uncertainty           -0.179    95.066    
    SLICE_X2Y19          FDRE (Setup_fdre_C_R)       -0.726    94.340    nolabel_line47/counter3200_reg[1]
  -------------------------------------------------------------------
                         required time                         94.340    
                         arrival time                          -4.105    
  -------------------------------------------------------------------
                         slack                                 90.234    

Slack (MET) :             90.234ns  (required time - arrival time)
  Source:                 nolabel_line47/counter128_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            nolabel_line47/counter3200_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            96.154ns  (clk_out1_clk_wiz_1 rise@96.154ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.990ns  (logic 0.856ns (17.155%)  route 4.134ns (82.845%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 94.667 - 96.154 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          1.627    -0.885    nolabel_line47/clk_out1
    SLICE_X3Y18          FDRE                                         r  nolabel_line47/counter128_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDRE (Prop_fdre_C_Q)         0.456    -0.429 f  nolabel_line47/counter128_reg[6]/Q
                         net (fo=2, routed)           1.377     0.948    nolabel_line47/counter128_reg[6]
    SLICE_X4Y18          LUT6 (Prop_lut6_I3_O)        0.124     1.072 f  nolabel_line47/counter128[6]_i_4/O
                         net (fo=1, routed)           0.701     1.774    nolabel_line47/counter128[6]_i_4_n_0
    SLICE_X5Y18          LUT2 (Prop_lut2_I0_O)        0.124     1.898 r  nolabel_line47/counter128[6]_i_2/O
                         net (fo=12, routed)          1.415     3.312    nolabel_line47/counter128[6]_i_2_n_0
    SLICE_X3Y19          LUT4 (Prop_lut4_I2_O)        0.152     3.464 r  nolabel_line47/counter3200[0]_i_1/O
                         net (fo=12, routed)          0.641     4.105    nolabel_line47/counter3200[0]_i_1_n_0
    SLICE_X2Y19          FDRE                                         r  nolabel_line47/counter3200_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     96.154    96.154 r  
    W5                                                0.000    96.154 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    96.154    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    97.542 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    98.704    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    91.486 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    93.067    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    93.158 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          1.508    94.667    nolabel_line47/clk_out1
    SLICE_X2Y19          FDRE                                         r  nolabel_line47/counter3200_reg[2]/C
                         clock pessimism              0.578    95.244    
                         clock uncertainty           -0.179    95.066    
    SLICE_X2Y19          FDRE (Setup_fdre_C_R)       -0.726    94.340    nolabel_line47/counter3200_reg[2]
  -------------------------------------------------------------------
                         required time                         94.340    
                         arrival time                          -4.105    
  -------------------------------------------------------------------
                         slack                                 90.234    

Slack (MET) :             90.234ns  (required time - arrival time)
  Source:                 nolabel_line47/counter128_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            nolabel_line47/counter3200_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            96.154ns  (clk_out1_clk_wiz_1 rise@96.154ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.990ns  (logic 0.856ns (17.155%)  route 4.134ns (82.845%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 94.667 - 96.154 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          1.627    -0.885    nolabel_line47/clk_out1
    SLICE_X3Y18          FDRE                                         r  nolabel_line47/counter128_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDRE (Prop_fdre_C_Q)         0.456    -0.429 f  nolabel_line47/counter128_reg[6]/Q
                         net (fo=2, routed)           1.377     0.948    nolabel_line47/counter128_reg[6]
    SLICE_X4Y18          LUT6 (Prop_lut6_I3_O)        0.124     1.072 f  nolabel_line47/counter128[6]_i_4/O
                         net (fo=1, routed)           0.701     1.774    nolabel_line47/counter128[6]_i_4_n_0
    SLICE_X5Y18          LUT2 (Prop_lut2_I0_O)        0.124     1.898 r  nolabel_line47/counter128[6]_i_2/O
                         net (fo=12, routed)          1.415     3.312    nolabel_line47/counter128[6]_i_2_n_0
    SLICE_X3Y19          LUT4 (Prop_lut4_I2_O)        0.152     3.464 r  nolabel_line47/counter3200[0]_i_1/O
                         net (fo=12, routed)          0.641     4.105    nolabel_line47/counter3200[0]_i_1_n_0
    SLICE_X2Y19          FDRE                                         r  nolabel_line47/counter3200_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     96.154    96.154 r  
    W5                                                0.000    96.154 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    96.154    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    97.542 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    98.704    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    91.486 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    93.067    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    93.158 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          1.508    94.667    nolabel_line47/clk_out1
    SLICE_X2Y19          FDRE                                         r  nolabel_line47/counter3200_reg[3]/C
                         clock pessimism              0.578    95.244    
                         clock uncertainty           -0.179    95.066    
    SLICE_X2Y19          FDRE (Setup_fdre_C_R)       -0.726    94.340    nolabel_line47/counter3200_reg[3]
  -------------------------------------------------------------------
                         required time                         94.340    
                         arrival time                          -4.105    
  -------------------------------------------------------------------
                         slack                                 90.234    

Slack (MET) :             90.367ns  (required time - arrival time)
  Source:                 nolabel_line47/counter128_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            nolabel_line47/counter3200_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            96.154ns  (clk_out1_clk_wiz_1 rise@96.154ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.856ns  (logic 0.856ns (17.627%)  route 4.000ns (82.373%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 94.666 - 96.154 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          1.627    -0.885    nolabel_line47/clk_out1
    SLICE_X3Y18          FDRE                                         r  nolabel_line47/counter128_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDRE (Prop_fdre_C_Q)         0.456    -0.429 f  nolabel_line47/counter128_reg[6]/Q
                         net (fo=2, routed)           1.377     0.948    nolabel_line47/counter128_reg[6]
    SLICE_X4Y18          LUT6 (Prop_lut6_I3_O)        0.124     1.072 f  nolabel_line47/counter128[6]_i_4/O
                         net (fo=1, routed)           0.701     1.774    nolabel_line47/counter128[6]_i_4_n_0
    SLICE_X5Y18          LUT2 (Prop_lut2_I0_O)        0.124     1.898 r  nolabel_line47/counter128[6]_i_2/O
                         net (fo=12, routed)          1.415     3.312    nolabel_line47/counter128[6]_i_2_n_0
    SLICE_X3Y19          LUT4 (Prop_lut4_I2_O)        0.152     3.464 r  nolabel_line47/counter3200[0]_i_1/O
                         net (fo=12, routed)          0.507     3.972    nolabel_line47/counter3200[0]_i_1_n_0
    SLICE_X2Y21          FDRE                                         r  nolabel_line47/counter3200_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     96.154    96.154 r  
    W5                                                0.000    96.154 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    96.154    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    97.542 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    98.704    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    91.486 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    93.067    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    93.158 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          1.507    94.666    nolabel_line47/clk_out1
    SLICE_X2Y21          FDRE                                         r  nolabel_line47/counter3200_reg[10]/C
                         clock pessimism              0.578    95.243    
                         clock uncertainty           -0.179    95.065    
    SLICE_X2Y21          FDRE (Setup_fdre_C_R)       -0.726    94.339    nolabel_line47/counter3200_reg[10]
  -------------------------------------------------------------------
                         required time                         94.339    
                         arrival time                          -3.972    
  -------------------------------------------------------------------
                         slack                                 90.367    

Slack (MET) :             90.367ns  (required time - arrival time)
  Source:                 nolabel_line47/counter128_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            nolabel_line47/counter3200_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            96.154ns  (clk_out1_clk_wiz_1 rise@96.154ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.856ns  (logic 0.856ns (17.627%)  route 4.000ns (82.373%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 94.666 - 96.154 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          1.627    -0.885    nolabel_line47/clk_out1
    SLICE_X3Y18          FDRE                                         r  nolabel_line47/counter128_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDRE (Prop_fdre_C_Q)         0.456    -0.429 f  nolabel_line47/counter128_reg[6]/Q
                         net (fo=2, routed)           1.377     0.948    nolabel_line47/counter128_reg[6]
    SLICE_X4Y18          LUT6 (Prop_lut6_I3_O)        0.124     1.072 f  nolabel_line47/counter128[6]_i_4/O
                         net (fo=1, routed)           0.701     1.774    nolabel_line47/counter128[6]_i_4_n_0
    SLICE_X5Y18          LUT2 (Prop_lut2_I0_O)        0.124     1.898 r  nolabel_line47/counter128[6]_i_2/O
                         net (fo=12, routed)          1.415     3.312    nolabel_line47/counter128[6]_i_2_n_0
    SLICE_X3Y19          LUT4 (Prop_lut4_I2_O)        0.152     3.464 r  nolabel_line47/counter3200[0]_i_1/O
                         net (fo=12, routed)          0.507     3.972    nolabel_line47/counter3200[0]_i_1_n_0
    SLICE_X2Y21          FDRE                                         r  nolabel_line47/counter3200_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     96.154    96.154 r  
    W5                                                0.000    96.154 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    96.154    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    97.542 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    98.704    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    91.486 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    93.067    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    93.158 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          1.507    94.666    nolabel_line47/clk_out1
    SLICE_X2Y21          FDRE                                         r  nolabel_line47/counter3200_reg[11]/C
                         clock pessimism              0.578    95.243    
                         clock uncertainty           -0.179    95.065    
    SLICE_X2Y21          FDRE (Setup_fdre_C_R)       -0.726    94.339    nolabel_line47/counter3200_reg[11]
  -------------------------------------------------------------------
                         required time                         94.339    
                         arrival time                          -3.972    
  -------------------------------------------------------------------
                         slack                                 90.367    

Slack (MET) :             90.367ns  (required time - arrival time)
  Source:                 nolabel_line47/counter128_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            nolabel_line47/counter3200_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            96.154ns  (clk_out1_clk_wiz_1 rise@96.154ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.856ns  (logic 0.856ns (17.627%)  route 4.000ns (82.373%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 94.666 - 96.154 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          1.627    -0.885    nolabel_line47/clk_out1
    SLICE_X3Y18          FDRE                                         r  nolabel_line47/counter128_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDRE (Prop_fdre_C_Q)         0.456    -0.429 f  nolabel_line47/counter128_reg[6]/Q
                         net (fo=2, routed)           1.377     0.948    nolabel_line47/counter128_reg[6]
    SLICE_X4Y18          LUT6 (Prop_lut6_I3_O)        0.124     1.072 f  nolabel_line47/counter128[6]_i_4/O
                         net (fo=1, routed)           0.701     1.774    nolabel_line47/counter128[6]_i_4_n_0
    SLICE_X5Y18          LUT2 (Prop_lut2_I0_O)        0.124     1.898 r  nolabel_line47/counter128[6]_i_2/O
                         net (fo=12, routed)          1.415     3.312    nolabel_line47/counter128[6]_i_2_n_0
    SLICE_X3Y19          LUT4 (Prop_lut4_I2_O)        0.152     3.464 r  nolabel_line47/counter3200[0]_i_1/O
                         net (fo=12, routed)          0.507     3.972    nolabel_line47/counter3200[0]_i_1_n_0
    SLICE_X2Y21          FDRE                                         r  nolabel_line47/counter3200_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     96.154    96.154 r  
    W5                                                0.000    96.154 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    96.154    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    97.542 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    98.704    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    91.486 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    93.067    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    93.158 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          1.507    94.666    nolabel_line47/clk_out1
    SLICE_X2Y21          FDRE                                         r  nolabel_line47/counter3200_reg[8]/C
                         clock pessimism              0.578    95.243    
                         clock uncertainty           -0.179    95.065    
    SLICE_X2Y21          FDRE (Setup_fdre_C_R)       -0.726    94.339    nolabel_line47/counter3200_reg[8]
  -------------------------------------------------------------------
                         required time                         94.339    
                         arrival time                          -3.972    
  -------------------------------------------------------------------
                         slack                                 90.367    

Slack (MET) :             90.367ns  (required time - arrival time)
  Source:                 nolabel_line47/counter128_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            nolabel_line47/counter3200_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            96.154ns  (clk_out1_clk_wiz_1 rise@96.154ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.856ns  (logic 0.856ns (17.627%)  route 4.000ns (82.373%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 94.666 - 96.154 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          1.627    -0.885    nolabel_line47/clk_out1
    SLICE_X3Y18          FDRE                                         r  nolabel_line47/counter128_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDRE (Prop_fdre_C_Q)         0.456    -0.429 f  nolabel_line47/counter128_reg[6]/Q
                         net (fo=2, routed)           1.377     0.948    nolabel_line47/counter128_reg[6]
    SLICE_X4Y18          LUT6 (Prop_lut6_I3_O)        0.124     1.072 f  nolabel_line47/counter128[6]_i_4/O
                         net (fo=1, routed)           0.701     1.774    nolabel_line47/counter128[6]_i_4_n_0
    SLICE_X5Y18          LUT2 (Prop_lut2_I0_O)        0.124     1.898 r  nolabel_line47/counter128[6]_i_2/O
                         net (fo=12, routed)          1.415     3.312    nolabel_line47/counter128[6]_i_2_n_0
    SLICE_X3Y19          LUT4 (Prop_lut4_I2_O)        0.152     3.464 r  nolabel_line47/counter3200[0]_i_1/O
                         net (fo=12, routed)          0.507     3.972    nolabel_line47/counter3200[0]_i_1_n_0
    SLICE_X2Y21          FDRE                                         r  nolabel_line47/counter3200_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     96.154    96.154 r  
    W5                                                0.000    96.154 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    96.154    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    97.542 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    98.704    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    91.486 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    93.067    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    93.158 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          1.507    94.666    nolabel_line47/clk_out1
    SLICE_X2Y21          FDRE                                         r  nolabel_line47/counter3200_reg[9]/C
                         clock pessimism              0.578    95.243    
                         clock uncertainty           -0.179    95.065    
    SLICE_X2Y21          FDRE (Setup_fdre_C_R)       -0.726    94.339    nolabel_line47/counter3200_reg[9]
  -------------------------------------------------------------------
                         required time                         94.339    
                         arrival time                          -3.972    
  -------------------------------------------------------------------
                         slack                                 90.367    

Slack (MET) :             90.506ns  (required time - arrival time)
  Source:                 nolabel_line47/counter128_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            nolabel_line47/counter3200_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            96.154ns  (clk_out1_clk_wiz_1 rise@96.154ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.718ns  (logic 0.856ns (18.144%)  route 3.862ns (81.856%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 94.667 - 96.154 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          1.627    -0.885    nolabel_line47/clk_out1
    SLICE_X3Y18          FDRE                                         r  nolabel_line47/counter128_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDRE (Prop_fdre_C_Q)         0.456    -0.429 f  nolabel_line47/counter128_reg[6]/Q
                         net (fo=2, routed)           1.377     0.948    nolabel_line47/counter128_reg[6]
    SLICE_X4Y18          LUT6 (Prop_lut6_I3_O)        0.124     1.072 f  nolabel_line47/counter128[6]_i_4/O
                         net (fo=1, routed)           0.701     1.774    nolabel_line47/counter128[6]_i_4_n_0
    SLICE_X5Y18          LUT2 (Prop_lut2_I0_O)        0.124     1.898 r  nolabel_line47/counter128[6]_i_2/O
                         net (fo=12, routed)          1.415     3.312    nolabel_line47/counter128[6]_i_2_n_0
    SLICE_X3Y19          LUT4 (Prop_lut4_I2_O)        0.152     3.464 r  nolabel_line47/counter3200[0]_i_1/O
                         net (fo=12, routed)          0.369     3.833    nolabel_line47/counter3200[0]_i_1_n_0
    SLICE_X2Y20          FDRE                                         r  nolabel_line47/counter3200_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     96.154    96.154 r  
    W5                                                0.000    96.154 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    96.154    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    97.542 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    98.704    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    91.486 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    93.067    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    93.158 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          1.508    94.667    nolabel_line47/clk_out1
    SLICE_X2Y20          FDRE                                         r  nolabel_line47/counter3200_reg[4]/C
                         clock pessimism              0.578    95.244    
                         clock uncertainty           -0.179    95.066    
    SLICE_X2Y20          FDRE (Setup_fdre_C_R)       -0.726    94.340    nolabel_line47/counter3200_reg[4]
  -------------------------------------------------------------------
                         required time                         94.340    
                         arrival time                          -3.833    
  -------------------------------------------------------------------
                         slack                                 90.506    

Slack (MET) :             90.506ns  (required time - arrival time)
  Source:                 nolabel_line47/counter128_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            nolabel_line47/counter3200_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            96.154ns  (clk_out1_clk_wiz_1 rise@96.154ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.718ns  (logic 0.856ns (18.144%)  route 3.862ns (81.856%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 94.667 - 96.154 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          1.627    -0.885    nolabel_line47/clk_out1
    SLICE_X3Y18          FDRE                                         r  nolabel_line47/counter128_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDRE (Prop_fdre_C_Q)         0.456    -0.429 f  nolabel_line47/counter128_reg[6]/Q
                         net (fo=2, routed)           1.377     0.948    nolabel_line47/counter128_reg[6]
    SLICE_X4Y18          LUT6 (Prop_lut6_I3_O)        0.124     1.072 f  nolabel_line47/counter128[6]_i_4/O
                         net (fo=1, routed)           0.701     1.774    nolabel_line47/counter128[6]_i_4_n_0
    SLICE_X5Y18          LUT2 (Prop_lut2_I0_O)        0.124     1.898 r  nolabel_line47/counter128[6]_i_2/O
                         net (fo=12, routed)          1.415     3.312    nolabel_line47/counter128[6]_i_2_n_0
    SLICE_X3Y19          LUT4 (Prop_lut4_I2_O)        0.152     3.464 r  nolabel_line47/counter3200[0]_i_1/O
                         net (fo=12, routed)          0.369     3.833    nolabel_line47/counter3200[0]_i_1_n_0
    SLICE_X2Y20          FDRE                                         r  nolabel_line47/counter3200_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     96.154    96.154 r  
    W5                                                0.000    96.154 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    96.154    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    97.542 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    98.704    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    91.486 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    93.067    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    93.158 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          1.508    94.667    nolabel_line47/clk_out1
    SLICE_X2Y20          FDRE                                         r  nolabel_line47/counter3200_reg[5]/C
                         clock pessimism              0.578    95.244    
                         clock uncertainty           -0.179    95.066    
    SLICE_X2Y20          FDRE (Setup_fdre_C_R)       -0.726    94.340    nolabel_line47/counter3200_reg[5]
  -------------------------------------------------------------------
                         required time                         94.340    
                         arrival time                          -3.833    
  -------------------------------------------------------------------
                         slack                                 90.506    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 nolabel_line47/register_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            nolabel_line47/register_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.247ns (72.697%)  route 0.093ns (27.303%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          0.588    -0.593    nolabel_line47/clk_out1
    SLICE_X2Y18          FDRE                                         r  nolabel_line47/register_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.148    -0.445 r  nolabel_line47/register_reg[7]/Q
                         net (fo=1, routed)           0.093    -0.353    nolabel_line47/register_reg_n_0_[7]
    SLICE_X2Y18          LUT3 (Prop_lut3_I1_O)        0.099    -0.254 r  nolabel_line47/register[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.254    nolabel_line47/register[8]_i_1_n_0
    SLICE_X2Y18          FDRE                                         r  nolabel_line47/register_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          0.857    -0.833    nolabel_line47/clk_out1
    SLICE_X2Y18          FDRE                                         r  nolabel_line47/register_reg[8]/C
                         clock pessimism              0.239    -0.593    
    SLICE_X2Y18          FDRE (Hold_fdre_C_D)         0.121    -0.472    nolabel_line47/register_reg[8]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 nolabel_line47/pilot_bits_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            nolabel_line47/pilot_bits_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.387%)  route 0.116ns (47.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          0.589    -0.592    nolabel_line47/clk_out1
    SLICE_X0Y17          FDRE                                         r  nolabel_line47/pilot_bits_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.128    -0.464 r  nolabel_line47/pilot_bits_reg[8]/Q
                         net (fo=1, routed)           0.116    -0.348    nolabel_line47/pilot_bits[8]
    SLICE_X0Y17          FDSE                                         r  nolabel_line47/pilot_bits_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          0.858    -0.832    nolabel_line47/clk_out1
    SLICE_X0Y17          FDSE                                         r  nolabel_line47/pilot_bits_reg[9]/C
                         clock pessimism              0.239    -0.592    
    SLICE_X0Y17          FDSE (Hold_fdse_C_D)         0.025    -0.567    nolabel_line47/pilot_bits_reg[9]
  -------------------------------------------------------------------
                         required time                          0.567    
                         arrival time                          -0.348    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 nolabel_line47/pilot_bits_reg[14]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            nolabel_line47/pilot_bits_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.128ns (51.710%)  route 0.120ns (48.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          0.589    -0.592    nolabel_line47/clk_out1
    SLICE_X1Y17          FDSE                                         r  nolabel_line47/pilot_bits_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDSE (Prop_fdse_C_Q)         0.128    -0.464 r  nolabel_line47/pilot_bits_reg[14]/Q
                         net (fo=1, routed)           0.120    -0.345    nolabel_line47/pilot_bits[14]
    SLICE_X1Y17          FDRE                                         r  nolabel_line47/pilot_bits_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          0.858    -0.832    nolabel_line47/clk_out1
    SLICE_X1Y17          FDRE                                         r  nolabel_line47/pilot_bits_reg[15]/C
                         clock pessimism              0.239    -0.592    
    SLICE_X1Y17          FDRE (Hold_fdre_C_D)         0.023    -0.569    nolabel_line47/pilot_bits_reg[15]
  -------------------------------------------------------------------
                         required time                          0.569    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 nolabel_line47/pilot_bits_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            nolabel_line47/pilot_bits_reg[14]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          0.589    -0.592    nolabel_line47/clk_out1
    SLICE_X1Y17          FDSE                                         r  nolabel_line47/pilot_bits_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDSE (Prop_fdse_C_Q)         0.128    -0.464 r  nolabel_line47/pilot_bits_reg[13]/Q
                         net (fo=1, routed)           0.119    -0.345    nolabel_line47/pilot_bits[13]
    SLICE_X1Y17          FDSE                                         r  nolabel_line47/pilot_bits_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          0.858    -0.832    nolabel_line47/clk_out1
    SLICE_X1Y17          FDSE                                         r  nolabel_line47/pilot_bits_reg[14]/C
                         clock pessimism              0.239    -0.592    
    SLICE_X1Y17          FDSE (Hold_fdse_C_D)         0.017    -0.575    nolabel_line47/pilot_bits_reg[14]
  -------------------------------------------------------------------
                         required time                          0.575    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 nolabel_line47/register_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            nolabel_line47/register_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.207ns (55.930%)  route 0.163ns (44.070%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          0.588    -0.593    nolabel_line47/clk_out1
    SLICE_X2Y18          FDRE                                         r  nolabel_line47/register_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  nolabel_line47/register_reg[4]/Q
                         net (fo=1, routed)           0.163    -0.266    nolabel_line47/register_reg_n_0_[4]
    SLICE_X2Y18          LUT3 (Prop_lut3_I1_O)        0.043    -0.223 r  nolabel_line47/register[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.223    nolabel_line47/register[5]_i_1_n_0
    SLICE_X2Y18          FDRE                                         r  nolabel_line47/register_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          0.857    -0.833    nolabel_line47/clk_out1
    SLICE_X2Y18          FDRE                                         r  nolabel_line47/register_reg[5]/C
                         clock pessimism              0.239    -0.593    
    SLICE_X2Y18          FDRE (Hold_fdre_C_D)         0.131    -0.462    nolabel_line47/register_reg[5]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 nolabel_line47/register_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            nolabel_line47/register_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.053%)  route 0.158ns (45.947%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          0.587    -0.594    nolabel_line47/clk_out1
    SLICE_X1Y19          FDRE                                         r  nolabel_line47/register_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  nolabel_line47/register_reg[0]/Q
                         net (fo=1, routed)           0.158    -0.295    nolabel_line47/register_reg_n_0_[0]
    SLICE_X1Y19          LUT3 (Prop_lut3_I1_O)        0.045    -0.250 r  nolabel_line47/register[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.250    nolabel_line47/register[1]_i_1_n_0
    SLICE_X1Y19          FDRE                                         r  nolabel_line47/register_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          0.856    -0.834    nolabel_line47/clk_out1
    SLICE_X1Y19          FDRE                                         r  nolabel_line47/register_reg[1]/C
                         clock pessimism              0.239    -0.594    
    SLICE_X1Y19          FDRE (Hold_fdre_C_D)         0.092    -0.502    nolabel_line47/register_reg[1]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 nolabel_line47/counter2048_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            nolabel_line47/counter2048_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.186ns (49.006%)  route 0.194ns (50.994%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          0.588    -0.593    nolabel_line47/clk_out1
    SLICE_X1Y18          FDRE                                         r  nolabel_line47/counter2048_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  nolabel_line47/counter2048_reg[0]/Q
                         net (fo=9, routed)           0.194    -0.259    nolabel_line47/counter2048_reg_n_0_[0]
    SLICE_X4Y17          LUT6 (Prop_lut6_I2_O)        0.045    -0.214 r  nolabel_line47/counter2048[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.214    nolabel_line47/p_1_in[5]
    SLICE_X4Y17          FDRE                                         r  nolabel_line47/counter2048_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          0.856    -0.834    nolabel_line47/clk_out1
    SLICE_X4Y17          FDRE                                         r  nolabel_line47/counter2048_reg[5]/C
                         clock pessimism              0.274    -0.559    
    SLICE_X4Y17          FDRE (Hold_fdre_C_D)         0.092    -0.467    nolabel_line47/counter2048_reg[5]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 nolabel_line47/counter3200_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            nolabel_line47/counter3200_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          0.587    -0.594    nolabel_line47/clk_out1
    SLICE_X2Y19          FDRE                                         r  nolabel_line47/counter3200_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  nolabel_line47/counter3200_reg[2]/Q
                         net (fo=1, routed)           0.114    -0.316    nolabel_line47/counter3200_reg_n_0_[2]
    SLICE_X2Y19          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.206 r  nolabel_line47/counter3200_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.206    nolabel_line47/counter3200_reg[0]_i_2_n_5
    SLICE_X2Y19          FDRE                                         r  nolabel_line47/counter3200_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          0.856    -0.834    nolabel_line47/clk_out1
    SLICE_X2Y19          FDRE                                         r  nolabel_line47/counter3200_reg[2]/C
                         clock pessimism              0.239    -0.594    
    SLICE_X2Y19          FDRE (Hold_fdre_C_D)         0.134    -0.460    nolabel_line47/counter3200_reg[2]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 nolabel_line47/counter3200_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            nolabel_line47/counter3200_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          0.586    -0.595    nolabel_line47/clk_out1
    SLICE_X2Y20          FDRE                                         r  nolabel_line47/counter3200_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y20          FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  nolabel_line47/counter3200_reg[6]/Q
                         net (fo=1, routed)           0.114    -0.317    nolabel_line47/counter3200_reg_n_0_[6]
    SLICE_X2Y20          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.207 r  nolabel_line47/counter3200_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.207    nolabel_line47/counter3200_reg[4]_i_1_n_5
    SLICE_X2Y20          FDRE                                         r  nolabel_line47/counter3200_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          0.855    -0.835    nolabel_line47/clk_out1
    SLICE_X2Y20          FDRE                                         r  nolabel_line47/counter3200_reg[6]/C
                         clock pessimism              0.239    -0.595    
    SLICE_X2Y20          FDRE (Hold_fdre_C_D)         0.134    -0.461    nolabel_line47/counter3200_reg[6]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 nolabel_line47/counter2048_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            nolabel_line47/counter2048_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.394%)  route 0.169ns (47.606%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          0.587    -0.594    nolabel_line47/clk_out1
    SLICE_X5Y17          FDRE                                         r  nolabel_line47/counter2048_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  nolabel_line47/counter2048_reg[10]/Q
                         net (fo=3, routed)           0.169    -0.284    nolabel_line47/counter2048_reg_n_0_[10]
    SLICE_X5Y17          LUT6 (Prop_lut6_I5_O)        0.045    -0.239 r  nolabel_line47/counter2048[10]_i_3/O
                         net (fo=1, routed)           0.000    -0.239    nolabel_line47/p_1_in[10]
    SLICE_X5Y17          FDRE                                         r  nolabel_line47/counter2048_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          0.856    -0.834    nolabel_line47/clk_out1
    SLICE_X5Y17          FDRE                                         r  nolabel_line47/counter2048_reg[10]/C
                         clock pessimism              0.239    -0.594    
    SLICE_X5Y17          FDRE (Hold_fdre_C_D)         0.092    -0.502    nolabel_line47/counter2048_reg[10]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_1
Waveform(ns):       { 0.000 48.077 }
Period(ns):         96.154
Sources:            { nolabel_line48/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         96.154      93.999     BUFGCTRL_X0Y0    nolabel_line48/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         96.154      94.905     MMCME2_ADV_X1Y0  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         96.154      95.154     SLICE_X0Y19      nolabel_line47/FSM_sequential_cs_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         96.154      95.154     SLICE_X0Y19      nolabel_line47/FSM_sequential_cs_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         96.154      95.154     SLICE_X4Y18      nolabel_line47/counter128_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         96.154      95.154     SLICE_X4Y18      nolabel_line47/counter128_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         96.154      95.154     SLICE_X3Y18      nolabel_line47/counter128_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         96.154      95.154     SLICE_X3Y18      nolabel_line47/counter128_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         96.154      95.154     SLICE_X3Y18      nolabel_line47/counter128_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         96.154      95.154     SLICE_X3Y18      nolabel_line47/counter128_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       96.154      117.206    MMCME2_ADV_X1Y0  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         48.077      47.577     SLICE_X0Y19      nolabel_line47/FSM_sequential_cs_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         48.077      47.577     SLICE_X0Y19      nolabel_line47/FSM_sequential_cs_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         48.077      47.577     SLICE_X0Y19      nolabel_line47/FSM_sequential_cs_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         48.077      47.577     SLICE_X0Y19      nolabel_line47/FSM_sequential_cs_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         48.077      47.577     SLICE_X4Y18      nolabel_line47/counter128_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         48.077      47.577     SLICE_X4Y18      nolabel_line47/counter128_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         48.077      47.577     SLICE_X4Y18      nolabel_line47/counter128_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         48.077      47.577     SLICE_X4Y18      nolabel_line47/counter128_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         48.077      47.577     SLICE_X3Y18      nolabel_line47/counter128_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         48.077      47.577     SLICE_X3Y18      nolabel_line47/counter128_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         48.077      47.577     SLICE_X0Y19      nolabel_line47/FSM_sequential_cs_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         48.077      47.577     SLICE_X0Y19      nolabel_line47/FSM_sequential_cs_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         48.077      47.577     SLICE_X0Y19      nolabel_line47/FSM_sequential_cs_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         48.077      47.577     SLICE_X0Y19      nolabel_line47/FSM_sequential_cs_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         48.077      47.577     SLICE_X4Y18      nolabel_line47/counter128_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         48.077      47.577     SLICE_X4Y18      nolabel_line47/counter128_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         48.077      47.577     SLICE_X4Y18      nolabel_line47/counter128_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         48.077      47.577     SLICE_X4Y18      nolabel_line47/counter128_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         48.077      47.577     SLICE_X3Y18      nolabel_line47/counter128_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         48.077      47.577     SLICE_X3Y18      nolabel_line47/counter128_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_1
  To Clock:  clkfbout_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { nolabel_line48/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1    nolabel_line48/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  nolabel_line48/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  nolabel_line48/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  nolabel_line48/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  nolabel_line48/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  nolabel_line48/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  nolabel_line48/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  nolabel_line48/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  nolabel_line48/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  nolabel_line48/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  nolabel_line48/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1_1
  To Clock:  clk_out1_clk_wiz_1_1

Setup :            0  Failing Endpoints,  Worst Slack       90.245ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.219ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       47.577ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             90.245ns  (required time - arrival time)
  Source:                 nolabel_line47/counter128_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            nolabel_line47/counter3200_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            96.154ns  (clk_out1_clk_wiz_1_1 rise@96.154ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        4.990ns  (logic 0.856ns (17.155%)  route 4.134ns (82.845%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 94.667 - 96.154 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          1.627    -0.885    nolabel_line47/clk_out1
    SLICE_X3Y18          FDRE                                         r  nolabel_line47/counter128_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDRE (Prop_fdre_C_Q)         0.456    -0.429 f  nolabel_line47/counter128_reg[6]/Q
                         net (fo=2, routed)           1.377     0.948    nolabel_line47/counter128_reg[6]
    SLICE_X4Y18          LUT6 (Prop_lut6_I3_O)        0.124     1.072 f  nolabel_line47/counter128[6]_i_4/O
                         net (fo=1, routed)           0.701     1.774    nolabel_line47/counter128[6]_i_4_n_0
    SLICE_X5Y18          LUT2 (Prop_lut2_I0_O)        0.124     1.898 r  nolabel_line47/counter128[6]_i_2/O
                         net (fo=12, routed)          1.415     3.312    nolabel_line47/counter128[6]_i_2_n_0
    SLICE_X3Y19          LUT4 (Prop_lut4_I2_O)        0.152     3.464 r  nolabel_line47/counter3200[0]_i_1/O
                         net (fo=12, routed)          0.641     4.105    nolabel_line47/counter3200[0]_i_1_n_0
    SLICE_X2Y19          FDRE                                         r  nolabel_line47/counter3200_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     96.154    96.154 r  
    W5                                                0.000    96.154 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    96.154    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    97.542 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    98.704    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    91.486 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    93.067    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    93.158 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          1.508    94.667    nolabel_line47/clk_out1
    SLICE_X2Y19          FDRE                                         r  nolabel_line47/counter3200_reg[0]/C
                         clock pessimism              0.578    95.244    
                         clock uncertainty           -0.168    95.077    
    SLICE_X2Y19          FDRE (Setup_fdre_C_R)       -0.726    94.351    nolabel_line47/counter3200_reg[0]
  -------------------------------------------------------------------
                         required time                         94.351    
                         arrival time                          -4.105    
  -------------------------------------------------------------------
                         slack                                 90.245    

Slack (MET) :             90.245ns  (required time - arrival time)
  Source:                 nolabel_line47/counter128_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            nolabel_line47/counter3200_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            96.154ns  (clk_out1_clk_wiz_1_1 rise@96.154ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        4.990ns  (logic 0.856ns (17.155%)  route 4.134ns (82.845%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 94.667 - 96.154 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          1.627    -0.885    nolabel_line47/clk_out1
    SLICE_X3Y18          FDRE                                         r  nolabel_line47/counter128_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDRE (Prop_fdre_C_Q)         0.456    -0.429 f  nolabel_line47/counter128_reg[6]/Q
                         net (fo=2, routed)           1.377     0.948    nolabel_line47/counter128_reg[6]
    SLICE_X4Y18          LUT6 (Prop_lut6_I3_O)        0.124     1.072 f  nolabel_line47/counter128[6]_i_4/O
                         net (fo=1, routed)           0.701     1.774    nolabel_line47/counter128[6]_i_4_n_0
    SLICE_X5Y18          LUT2 (Prop_lut2_I0_O)        0.124     1.898 r  nolabel_line47/counter128[6]_i_2/O
                         net (fo=12, routed)          1.415     3.312    nolabel_line47/counter128[6]_i_2_n_0
    SLICE_X3Y19          LUT4 (Prop_lut4_I2_O)        0.152     3.464 r  nolabel_line47/counter3200[0]_i_1/O
                         net (fo=12, routed)          0.641     4.105    nolabel_line47/counter3200[0]_i_1_n_0
    SLICE_X2Y19          FDRE                                         r  nolabel_line47/counter3200_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     96.154    96.154 r  
    W5                                                0.000    96.154 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    96.154    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    97.542 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    98.704    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    91.486 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    93.067    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    93.158 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          1.508    94.667    nolabel_line47/clk_out1
    SLICE_X2Y19          FDRE                                         r  nolabel_line47/counter3200_reg[1]/C
                         clock pessimism              0.578    95.244    
                         clock uncertainty           -0.168    95.077    
    SLICE_X2Y19          FDRE (Setup_fdre_C_R)       -0.726    94.351    nolabel_line47/counter3200_reg[1]
  -------------------------------------------------------------------
                         required time                         94.351    
                         arrival time                          -4.105    
  -------------------------------------------------------------------
                         slack                                 90.245    

Slack (MET) :             90.245ns  (required time - arrival time)
  Source:                 nolabel_line47/counter128_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            nolabel_line47/counter3200_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            96.154ns  (clk_out1_clk_wiz_1_1 rise@96.154ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        4.990ns  (logic 0.856ns (17.155%)  route 4.134ns (82.845%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 94.667 - 96.154 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          1.627    -0.885    nolabel_line47/clk_out1
    SLICE_X3Y18          FDRE                                         r  nolabel_line47/counter128_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDRE (Prop_fdre_C_Q)         0.456    -0.429 f  nolabel_line47/counter128_reg[6]/Q
                         net (fo=2, routed)           1.377     0.948    nolabel_line47/counter128_reg[6]
    SLICE_X4Y18          LUT6 (Prop_lut6_I3_O)        0.124     1.072 f  nolabel_line47/counter128[6]_i_4/O
                         net (fo=1, routed)           0.701     1.774    nolabel_line47/counter128[6]_i_4_n_0
    SLICE_X5Y18          LUT2 (Prop_lut2_I0_O)        0.124     1.898 r  nolabel_line47/counter128[6]_i_2/O
                         net (fo=12, routed)          1.415     3.312    nolabel_line47/counter128[6]_i_2_n_0
    SLICE_X3Y19          LUT4 (Prop_lut4_I2_O)        0.152     3.464 r  nolabel_line47/counter3200[0]_i_1/O
                         net (fo=12, routed)          0.641     4.105    nolabel_line47/counter3200[0]_i_1_n_0
    SLICE_X2Y19          FDRE                                         r  nolabel_line47/counter3200_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     96.154    96.154 r  
    W5                                                0.000    96.154 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    96.154    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    97.542 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    98.704    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    91.486 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    93.067    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    93.158 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          1.508    94.667    nolabel_line47/clk_out1
    SLICE_X2Y19          FDRE                                         r  nolabel_line47/counter3200_reg[2]/C
                         clock pessimism              0.578    95.244    
                         clock uncertainty           -0.168    95.077    
    SLICE_X2Y19          FDRE (Setup_fdre_C_R)       -0.726    94.351    nolabel_line47/counter3200_reg[2]
  -------------------------------------------------------------------
                         required time                         94.351    
                         arrival time                          -4.105    
  -------------------------------------------------------------------
                         slack                                 90.245    

Slack (MET) :             90.245ns  (required time - arrival time)
  Source:                 nolabel_line47/counter128_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            nolabel_line47/counter3200_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            96.154ns  (clk_out1_clk_wiz_1_1 rise@96.154ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        4.990ns  (logic 0.856ns (17.155%)  route 4.134ns (82.845%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 94.667 - 96.154 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          1.627    -0.885    nolabel_line47/clk_out1
    SLICE_X3Y18          FDRE                                         r  nolabel_line47/counter128_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDRE (Prop_fdre_C_Q)         0.456    -0.429 f  nolabel_line47/counter128_reg[6]/Q
                         net (fo=2, routed)           1.377     0.948    nolabel_line47/counter128_reg[6]
    SLICE_X4Y18          LUT6 (Prop_lut6_I3_O)        0.124     1.072 f  nolabel_line47/counter128[6]_i_4/O
                         net (fo=1, routed)           0.701     1.774    nolabel_line47/counter128[6]_i_4_n_0
    SLICE_X5Y18          LUT2 (Prop_lut2_I0_O)        0.124     1.898 r  nolabel_line47/counter128[6]_i_2/O
                         net (fo=12, routed)          1.415     3.312    nolabel_line47/counter128[6]_i_2_n_0
    SLICE_X3Y19          LUT4 (Prop_lut4_I2_O)        0.152     3.464 r  nolabel_line47/counter3200[0]_i_1/O
                         net (fo=12, routed)          0.641     4.105    nolabel_line47/counter3200[0]_i_1_n_0
    SLICE_X2Y19          FDRE                                         r  nolabel_line47/counter3200_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     96.154    96.154 r  
    W5                                                0.000    96.154 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    96.154    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    97.542 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    98.704    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    91.486 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    93.067    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    93.158 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          1.508    94.667    nolabel_line47/clk_out1
    SLICE_X2Y19          FDRE                                         r  nolabel_line47/counter3200_reg[3]/C
                         clock pessimism              0.578    95.244    
                         clock uncertainty           -0.168    95.077    
    SLICE_X2Y19          FDRE (Setup_fdre_C_R)       -0.726    94.351    nolabel_line47/counter3200_reg[3]
  -------------------------------------------------------------------
                         required time                         94.351    
                         arrival time                          -4.105    
  -------------------------------------------------------------------
                         slack                                 90.245    

Slack (MET) :             90.378ns  (required time - arrival time)
  Source:                 nolabel_line47/counter128_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            nolabel_line47/counter3200_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            96.154ns  (clk_out1_clk_wiz_1_1 rise@96.154ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        4.856ns  (logic 0.856ns (17.627%)  route 4.000ns (82.373%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 94.666 - 96.154 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          1.627    -0.885    nolabel_line47/clk_out1
    SLICE_X3Y18          FDRE                                         r  nolabel_line47/counter128_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDRE (Prop_fdre_C_Q)         0.456    -0.429 f  nolabel_line47/counter128_reg[6]/Q
                         net (fo=2, routed)           1.377     0.948    nolabel_line47/counter128_reg[6]
    SLICE_X4Y18          LUT6 (Prop_lut6_I3_O)        0.124     1.072 f  nolabel_line47/counter128[6]_i_4/O
                         net (fo=1, routed)           0.701     1.774    nolabel_line47/counter128[6]_i_4_n_0
    SLICE_X5Y18          LUT2 (Prop_lut2_I0_O)        0.124     1.898 r  nolabel_line47/counter128[6]_i_2/O
                         net (fo=12, routed)          1.415     3.312    nolabel_line47/counter128[6]_i_2_n_0
    SLICE_X3Y19          LUT4 (Prop_lut4_I2_O)        0.152     3.464 r  nolabel_line47/counter3200[0]_i_1/O
                         net (fo=12, routed)          0.507     3.972    nolabel_line47/counter3200[0]_i_1_n_0
    SLICE_X2Y21          FDRE                                         r  nolabel_line47/counter3200_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     96.154    96.154 r  
    W5                                                0.000    96.154 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    96.154    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    97.542 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    98.704    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    91.486 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    93.067    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    93.158 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          1.507    94.666    nolabel_line47/clk_out1
    SLICE_X2Y21          FDRE                                         r  nolabel_line47/counter3200_reg[10]/C
                         clock pessimism              0.578    95.243    
                         clock uncertainty           -0.168    95.076    
    SLICE_X2Y21          FDRE (Setup_fdre_C_R)       -0.726    94.350    nolabel_line47/counter3200_reg[10]
  -------------------------------------------------------------------
                         required time                         94.350    
                         arrival time                          -3.972    
  -------------------------------------------------------------------
                         slack                                 90.378    

Slack (MET) :             90.378ns  (required time - arrival time)
  Source:                 nolabel_line47/counter128_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            nolabel_line47/counter3200_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            96.154ns  (clk_out1_clk_wiz_1_1 rise@96.154ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        4.856ns  (logic 0.856ns (17.627%)  route 4.000ns (82.373%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 94.666 - 96.154 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          1.627    -0.885    nolabel_line47/clk_out1
    SLICE_X3Y18          FDRE                                         r  nolabel_line47/counter128_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDRE (Prop_fdre_C_Q)         0.456    -0.429 f  nolabel_line47/counter128_reg[6]/Q
                         net (fo=2, routed)           1.377     0.948    nolabel_line47/counter128_reg[6]
    SLICE_X4Y18          LUT6 (Prop_lut6_I3_O)        0.124     1.072 f  nolabel_line47/counter128[6]_i_4/O
                         net (fo=1, routed)           0.701     1.774    nolabel_line47/counter128[6]_i_4_n_0
    SLICE_X5Y18          LUT2 (Prop_lut2_I0_O)        0.124     1.898 r  nolabel_line47/counter128[6]_i_2/O
                         net (fo=12, routed)          1.415     3.312    nolabel_line47/counter128[6]_i_2_n_0
    SLICE_X3Y19          LUT4 (Prop_lut4_I2_O)        0.152     3.464 r  nolabel_line47/counter3200[0]_i_1/O
                         net (fo=12, routed)          0.507     3.972    nolabel_line47/counter3200[0]_i_1_n_0
    SLICE_X2Y21          FDRE                                         r  nolabel_line47/counter3200_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     96.154    96.154 r  
    W5                                                0.000    96.154 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    96.154    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    97.542 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    98.704    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    91.486 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    93.067    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    93.158 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          1.507    94.666    nolabel_line47/clk_out1
    SLICE_X2Y21          FDRE                                         r  nolabel_line47/counter3200_reg[11]/C
                         clock pessimism              0.578    95.243    
                         clock uncertainty           -0.168    95.076    
    SLICE_X2Y21          FDRE (Setup_fdre_C_R)       -0.726    94.350    nolabel_line47/counter3200_reg[11]
  -------------------------------------------------------------------
                         required time                         94.350    
                         arrival time                          -3.972    
  -------------------------------------------------------------------
                         slack                                 90.378    

Slack (MET) :             90.378ns  (required time - arrival time)
  Source:                 nolabel_line47/counter128_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            nolabel_line47/counter3200_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            96.154ns  (clk_out1_clk_wiz_1_1 rise@96.154ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        4.856ns  (logic 0.856ns (17.627%)  route 4.000ns (82.373%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 94.666 - 96.154 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          1.627    -0.885    nolabel_line47/clk_out1
    SLICE_X3Y18          FDRE                                         r  nolabel_line47/counter128_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDRE (Prop_fdre_C_Q)         0.456    -0.429 f  nolabel_line47/counter128_reg[6]/Q
                         net (fo=2, routed)           1.377     0.948    nolabel_line47/counter128_reg[6]
    SLICE_X4Y18          LUT6 (Prop_lut6_I3_O)        0.124     1.072 f  nolabel_line47/counter128[6]_i_4/O
                         net (fo=1, routed)           0.701     1.774    nolabel_line47/counter128[6]_i_4_n_0
    SLICE_X5Y18          LUT2 (Prop_lut2_I0_O)        0.124     1.898 r  nolabel_line47/counter128[6]_i_2/O
                         net (fo=12, routed)          1.415     3.312    nolabel_line47/counter128[6]_i_2_n_0
    SLICE_X3Y19          LUT4 (Prop_lut4_I2_O)        0.152     3.464 r  nolabel_line47/counter3200[0]_i_1/O
                         net (fo=12, routed)          0.507     3.972    nolabel_line47/counter3200[0]_i_1_n_0
    SLICE_X2Y21          FDRE                                         r  nolabel_line47/counter3200_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     96.154    96.154 r  
    W5                                                0.000    96.154 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    96.154    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    97.542 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    98.704    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    91.486 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    93.067    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    93.158 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          1.507    94.666    nolabel_line47/clk_out1
    SLICE_X2Y21          FDRE                                         r  nolabel_line47/counter3200_reg[8]/C
                         clock pessimism              0.578    95.243    
                         clock uncertainty           -0.168    95.076    
    SLICE_X2Y21          FDRE (Setup_fdre_C_R)       -0.726    94.350    nolabel_line47/counter3200_reg[8]
  -------------------------------------------------------------------
                         required time                         94.350    
                         arrival time                          -3.972    
  -------------------------------------------------------------------
                         slack                                 90.378    

Slack (MET) :             90.378ns  (required time - arrival time)
  Source:                 nolabel_line47/counter128_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            nolabel_line47/counter3200_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            96.154ns  (clk_out1_clk_wiz_1_1 rise@96.154ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        4.856ns  (logic 0.856ns (17.627%)  route 4.000ns (82.373%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 94.666 - 96.154 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          1.627    -0.885    nolabel_line47/clk_out1
    SLICE_X3Y18          FDRE                                         r  nolabel_line47/counter128_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDRE (Prop_fdre_C_Q)         0.456    -0.429 f  nolabel_line47/counter128_reg[6]/Q
                         net (fo=2, routed)           1.377     0.948    nolabel_line47/counter128_reg[6]
    SLICE_X4Y18          LUT6 (Prop_lut6_I3_O)        0.124     1.072 f  nolabel_line47/counter128[6]_i_4/O
                         net (fo=1, routed)           0.701     1.774    nolabel_line47/counter128[6]_i_4_n_0
    SLICE_X5Y18          LUT2 (Prop_lut2_I0_O)        0.124     1.898 r  nolabel_line47/counter128[6]_i_2/O
                         net (fo=12, routed)          1.415     3.312    nolabel_line47/counter128[6]_i_2_n_0
    SLICE_X3Y19          LUT4 (Prop_lut4_I2_O)        0.152     3.464 r  nolabel_line47/counter3200[0]_i_1/O
                         net (fo=12, routed)          0.507     3.972    nolabel_line47/counter3200[0]_i_1_n_0
    SLICE_X2Y21          FDRE                                         r  nolabel_line47/counter3200_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     96.154    96.154 r  
    W5                                                0.000    96.154 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    96.154    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    97.542 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    98.704    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    91.486 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    93.067    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    93.158 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          1.507    94.666    nolabel_line47/clk_out1
    SLICE_X2Y21          FDRE                                         r  nolabel_line47/counter3200_reg[9]/C
                         clock pessimism              0.578    95.243    
                         clock uncertainty           -0.168    95.076    
    SLICE_X2Y21          FDRE (Setup_fdre_C_R)       -0.726    94.350    nolabel_line47/counter3200_reg[9]
  -------------------------------------------------------------------
                         required time                         94.350    
                         arrival time                          -3.972    
  -------------------------------------------------------------------
                         slack                                 90.378    

Slack (MET) :             90.517ns  (required time - arrival time)
  Source:                 nolabel_line47/counter128_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            nolabel_line47/counter3200_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            96.154ns  (clk_out1_clk_wiz_1_1 rise@96.154ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        4.718ns  (logic 0.856ns (18.144%)  route 3.862ns (81.856%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 94.667 - 96.154 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          1.627    -0.885    nolabel_line47/clk_out1
    SLICE_X3Y18          FDRE                                         r  nolabel_line47/counter128_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDRE (Prop_fdre_C_Q)         0.456    -0.429 f  nolabel_line47/counter128_reg[6]/Q
                         net (fo=2, routed)           1.377     0.948    nolabel_line47/counter128_reg[6]
    SLICE_X4Y18          LUT6 (Prop_lut6_I3_O)        0.124     1.072 f  nolabel_line47/counter128[6]_i_4/O
                         net (fo=1, routed)           0.701     1.774    nolabel_line47/counter128[6]_i_4_n_0
    SLICE_X5Y18          LUT2 (Prop_lut2_I0_O)        0.124     1.898 r  nolabel_line47/counter128[6]_i_2/O
                         net (fo=12, routed)          1.415     3.312    nolabel_line47/counter128[6]_i_2_n_0
    SLICE_X3Y19          LUT4 (Prop_lut4_I2_O)        0.152     3.464 r  nolabel_line47/counter3200[0]_i_1/O
                         net (fo=12, routed)          0.369     3.833    nolabel_line47/counter3200[0]_i_1_n_0
    SLICE_X2Y20          FDRE                                         r  nolabel_line47/counter3200_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     96.154    96.154 r  
    W5                                                0.000    96.154 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    96.154    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    97.542 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    98.704    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    91.486 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    93.067    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    93.158 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          1.508    94.667    nolabel_line47/clk_out1
    SLICE_X2Y20          FDRE                                         r  nolabel_line47/counter3200_reg[4]/C
                         clock pessimism              0.578    95.244    
                         clock uncertainty           -0.168    95.077    
    SLICE_X2Y20          FDRE (Setup_fdre_C_R)       -0.726    94.351    nolabel_line47/counter3200_reg[4]
  -------------------------------------------------------------------
                         required time                         94.351    
                         arrival time                          -3.833    
  -------------------------------------------------------------------
                         slack                                 90.517    

Slack (MET) :             90.517ns  (required time - arrival time)
  Source:                 nolabel_line47/counter128_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            nolabel_line47/counter3200_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            96.154ns  (clk_out1_clk_wiz_1_1 rise@96.154ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        4.718ns  (logic 0.856ns (18.144%)  route 3.862ns (81.856%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 94.667 - 96.154 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          1.627    -0.885    nolabel_line47/clk_out1
    SLICE_X3Y18          FDRE                                         r  nolabel_line47/counter128_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDRE (Prop_fdre_C_Q)         0.456    -0.429 f  nolabel_line47/counter128_reg[6]/Q
                         net (fo=2, routed)           1.377     0.948    nolabel_line47/counter128_reg[6]
    SLICE_X4Y18          LUT6 (Prop_lut6_I3_O)        0.124     1.072 f  nolabel_line47/counter128[6]_i_4/O
                         net (fo=1, routed)           0.701     1.774    nolabel_line47/counter128[6]_i_4_n_0
    SLICE_X5Y18          LUT2 (Prop_lut2_I0_O)        0.124     1.898 r  nolabel_line47/counter128[6]_i_2/O
                         net (fo=12, routed)          1.415     3.312    nolabel_line47/counter128[6]_i_2_n_0
    SLICE_X3Y19          LUT4 (Prop_lut4_I2_O)        0.152     3.464 r  nolabel_line47/counter3200[0]_i_1/O
                         net (fo=12, routed)          0.369     3.833    nolabel_line47/counter3200[0]_i_1_n_0
    SLICE_X2Y20          FDRE                                         r  nolabel_line47/counter3200_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     96.154    96.154 r  
    W5                                                0.000    96.154 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    96.154    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    97.542 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    98.704    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    91.486 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    93.067    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    93.158 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          1.508    94.667    nolabel_line47/clk_out1
    SLICE_X2Y20          FDRE                                         r  nolabel_line47/counter3200_reg[5]/C
                         clock pessimism              0.578    95.244    
                         clock uncertainty           -0.168    95.077    
    SLICE_X2Y20          FDRE (Setup_fdre_C_R)       -0.726    94.351    nolabel_line47/counter3200_reg[5]
  -------------------------------------------------------------------
                         required time                         94.351    
                         arrival time                          -3.833    
  -------------------------------------------------------------------
                         slack                                 90.517    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 nolabel_line47/register_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            nolabel_line47/register_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.247ns (72.697%)  route 0.093ns (27.303%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          0.588    -0.593    nolabel_line47/clk_out1
    SLICE_X2Y18          FDRE                                         r  nolabel_line47/register_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.148    -0.445 r  nolabel_line47/register_reg[7]/Q
                         net (fo=1, routed)           0.093    -0.353    nolabel_line47/register_reg_n_0_[7]
    SLICE_X2Y18          LUT3 (Prop_lut3_I1_O)        0.099    -0.254 r  nolabel_line47/register[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.254    nolabel_line47/register[8]_i_1_n_0
    SLICE_X2Y18          FDRE                                         r  nolabel_line47/register_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          0.857    -0.833    nolabel_line47/clk_out1
    SLICE_X2Y18          FDRE                                         r  nolabel_line47/register_reg[8]/C
                         clock pessimism              0.239    -0.593    
    SLICE_X2Y18          FDRE (Hold_fdre_C_D)         0.121    -0.472    nolabel_line47/register_reg[8]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 nolabel_line47/pilot_bits_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            nolabel_line47/pilot_bits_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.387%)  route 0.116ns (47.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          0.589    -0.592    nolabel_line47/clk_out1
    SLICE_X0Y17          FDRE                                         r  nolabel_line47/pilot_bits_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.128    -0.464 r  nolabel_line47/pilot_bits_reg[8]/Q
                         net (fo=1, routed)           0.116    -0.348    nolabel_line47/pilot_bits[8]
    SLICE_X0Y17          FDSE                                         r  nolabel_line47/pilot_bits_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          0.858    -0.832    nolabel_line47/clk_out1
    SLICE_X0Y17          FDSE                                         r  nolabel_line47/pilot_bits_reg[9]/C
                         clock pessimism              0.239    -0.592    
    SLICE_X0Y17          FDSE (Hold_fdse_C_D)         0.025    -0.567    nolabel_line47/pilot_bits_reg[9]
  -------------------------------------------------------------------
                         required time                          0.567    
                         arrival time                          -0.348    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 nolabel_line47/pilot_bits_reg[14]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            nolabel_line47/pilot_bits_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.128ns (51.710%)  route 0.120ns (48.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          0.589    -0.592    nolabel_line47/clk_out1
    SLICE_X1Y17          FDSE                                         r  nolabel_line47/pilot_bits_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDSE (Prop_fdse_C_Q)         0.128    -0.464 r  nolabel_line47/pilot_bits_reg[14]/Q
                         net (fo=1, routed)           0.120    -0.345    nolabel_line47/pilot_bits[14]
    SLICE_X1Y17          FDRE                                         r  nolabel_line47/pilot_bits_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          0.858    -0.832    nolabel_line47/clk_out1
    SLICE_X1Y17          FDRE                                         r  nolabel_line47/pilot_bits_reg[15]/C
                         clock pessimism              0.239    -0.592    
    SLICE_X1Y17          FDRE (Hold_fdre_C_D)         0.023    -0.569    nolabel_line47/pilot_bits_reg[15]
  -------------------------------------------------------------------
                         required time                          0.569    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 nolabel_line47/pilot_bits_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            nolabel_line47/pilot_bits_reg[14]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          0.589    -0.592    nolabel_line47/clk_out1
    SLICE_X1Y17          FDSE                                         r  nolabel_line47/pilot_bits_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDSE (Prop_fdse_C_Q)         0.128    -0.464 r  nolabel_line47/pilot_bits_reg[13]/Q
                         net (fo=1, routed)           0.119    -0.345    nolabel_line47/pilot_bits[13]
    SLICE_X1Y17          FDSE                                         r  nolabel_line47/pilot_bits_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          0.858    -0.832    nolabel_line47/clk_out1
    SLICE_X1Y17          FDSE                                         r  nolabel_line47/pilot_bits_reg[14]/C
                         clock pessimism              0.239    -0.592    
    SLICE_X1Y17          FDSE (Hold_fdse_C_D)         0.017    -0.575    nolabel_line47/pilot_bits_reg[14]
  -------------------------------------------------------------------
                         required time                          0.575    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 nolabel_line47/register_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            nolabel_line47/register_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.207ns (55.930%)  route 0.163ns (44.070%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          0.588    -0.593    nolabel_line47/clk_out1
    SLICE_X2Y18          FDRE                                         r  nolabel_line47/register_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  nolabel_line47/register_reg[4]/Q
                         net (fo=1, routed)           0.163    -0.266    nolabel_line47/register_reg_n_0_[4]
    SLICE_X2Y18          LUT3 (Prop_lut3_I1_O)        0.043    -0.223 r  nolabel_line47/register[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.223    nolabel_line47/register[5]_i_1_n_0
    SLICE_X2Y18          FDRE                                         r  nolabel_line47/register_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          0.857    -0.833    nolabel_line47/clk_out1
    SLICE_X2Y18          FDRE                                         r  nolabel_line47/register_reg[5]/C
                         clock pessimism              0.239    -0.593    
    SLICE_X2Y18          FDRE (Hold_fdre_C_D)         0.131    -0.462    nolabel_line47/register_reg[5]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 nolabel_line47/register_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            nolabel_line47/register_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.053%)  route 0.158ns (45.947%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          0.587    -0.594    nolabel_line47/clk_out1
    SLICE_X1Y19          FDRE                                         r  nolabel_line47/register_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  nolabel_line47/register_reg[0]/Q
                         net (fo=1, routed)           0.158    -0.295    nolabel_line47/register_reg_n_0_[0]
    SLICE_X1Y19          LUT3 (Prop_lut3_I1_O)        0.045    -0.250 r  nolabel_line47/register[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.250    nolabel_line47/register[1]_i_1_n_0
    SLICE_X1Y19          FDRE                                         r  nolabel_line47/register_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          0.856    -0.834    nolabel_line47/clk_out1
    SLICE_X1Y19          FDRE                                         r  nolabel_line47/register_reg[1]/C
                         clock pessimism              0.239    -0.594    
    SLICE_X1Y19          FDRE (Hold_fdre_C_D)         0.092    -0.502    nolabel_line47/register_reg[1]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 nolabel_line47/counter2048_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            nolabel_line47/counter2048_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.186ns (49.006%)  route 0.194ns (50.994%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          0.588    -0.593    nolabel_line47/clk_out1
    SLICE_X1Y18          FDRE                                         r  nolabel_line47/counter2048_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  nolabel_line47/counter2048_reg[0]/Q
                         net (fo=9, routed)           0.194    -0.259    nolabel_line47/counter2048_reg_n_0_[0]
    SLICE_X4Y17          LUT6 (Prop_lut6_I2_O)        0.045    -0.214 r  nolabel_line47/counter2048[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.214    nolabel_line47/p_1_in[5]
    SLICE_X4Y17          FDRE                                         r  nolabel_line47/counter2048_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          0.856    -0.834    nolabel_line47/clk_out1
    SLICE_X4Y17          FDRE                                         r  nolabel_line47/counter2048_reg[5]/C
                         clock pessimism              0.274    -0.559    
    SLICE_X4Y17          FDRE (Hold_fdre_C_D)         0.092    -0.467    nolabel_line47/counter2048_reg[5]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 nolabel_line47/counter3200_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            nolabel_line47/counter3200_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          0.587    -0.594    nolabel_line47/clk_out1
    SLICE_X2Y19          FDRE                                         r  nolabel_line47/counter3200_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  nolabel_line47/counter3200_reg[2]/Q
                         net (fo=1, routed)           0.114    -0.316    nolabel_line47/counter3200_reg_n_0_[2]
    SLICE_X2Y19          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.206 r  nolabel_line47/counter3200_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.206    nolabel_line47/counter3200_reg[0]_i_2_n_5
    SLICE_X2Y19          FDRE                                         r  nolabel_line47/counter3200_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          0.856    -0.834    nolabel_line47/clk_out1
    SLICE_X2Y19          FDRE                                         r  nolabel_line47/counter3200_reg[2]/C
                         clock pessimism              0.239    -0.594    
    SLICE_X2Y19          FDRE (Hold_fdre_C_D)         0.134    -0.460    nolabel_line47/counter3200_reg[2]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 nolabel_line47/counter3200_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            nolabel_line47/counter3200_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          0.586    -0.595    nolabel_line47/clk_out1
    SLICE_X2Y20          FDRE                                         r  nolabel_line47/counter3200_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y20          FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  nolabel_line47/counter3200_reg[6]/Q
                         net (fo=1, routed)           0.114    -0.317    nolabel_line47/counter3200_reg_n_0_[6]
    SLICE_X2Y20          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.207 r  nolabel_line47/counter3200_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.207    nolabel_line47/counter3200_reg[4]_i_1_n_5
    SLICE_X2Y20          FDRE                                         r  nolabel_line47/counter3200_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          0.855    -0.835    nolabel_line47/clk_out1
    SLICE_X2Y20          FDRE                                         r  nolabel_line47/counter3200_reg[6]/C
                         clock pessimism              0.239    -0.595    
    SLICE_X2Y20          FDRE (Hold_fdre_C_D)         0.134    -0.461    nolabel_line47/counter3200_reg[6]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 nolabel_line47/counter2048_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            nolabel_line47/counter2048_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.394%)  route 0.169ns (47.606%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          0.587    -0.594    nolabel_line47/clk_out1
    SLICE_X5Y17          FDRE                                         r  nolabel_line47/counter2048_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  nolabel_line47/counter2048_reg[10]/Q
                         net (fo=3, routed)           0.169    -0.284    nolabel_line47/counter2048_reg_n_0_[10]
    SLICE_X5Y17          LUT6 (Prop_lut6_I5_O)        0.045    -0.239 r  nolabel_line47/counter2048[10]_i_3/O
                         net (fo=1, routed)           0.000    -0.239    nolabel_line47/p_1_in[10]
    SLICE_X5Y17          FDRE                                         r  nolabel_line47/counter2048_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          0.856    -0.834    nolabel_line47/clk_out1
    SLICE_X5Y17          FDRE                                         r  nolabel_line47/counter2048_reg[10]/C
                         clock pessimism              0.239    -0.594    
    SLICE_X5Y17          FDRE (Hold_fdre_C_D)         0.092    -0.502    nolabel_line47/counter2048_reg[10]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_1_1
Waveform(ns):       { 0.000 48.077 }
Period(ns):         96.154
Sources:            { nolabel_line48/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         96.154      93.999     BUFGCTRL_X0Y0    nolabel_line48/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         96.154      94.905     MMCME2_ADV_X1Y0  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         96.154      95.154     SLICE_X0Y19      nolabel_line47/FSM_sequential_cs_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         96.154      95.154     SLICE_X0Y19      nolabel_line47/FSM_sequential_cs_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         96.154      95.154     SLICE_X4Y18      nolabel_line47/counter128_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         96.154      95.154     SLICE_X4Y18      nolabel_line47/counter128_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         96.154      95.154     SLICE_X3Y18      nolabel_line47/counter128_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         96.154      95.154     SLICE_X3Y18      nolabel_line47/counter128_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         96.154      95.154     SLICE_X3Y18      nolabel_line47/counter128_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         96.154      95.154     SLICE_X3Y18      nolabel_line47/counter128_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       96.154      117.206    MMCME2_ADV_X1Y0  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         48.077      47.577     SLICE_X0Y19      nolabel_line47/FSM_sequential_cs_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         48.077      47.577     SLICE_X0Y19      nolabel_line47/FSM_sequential_cs_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         48.077      47.577     SLICE_X0Y19      nolabel_line47/FSM_sequential_cs_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         48.077      47.577     SLICE_X0Y19      nolabel_line47/FSM_sequential_cs_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         48.077      47.577     SLICE_X4Y18      nolabel_line47/counter128_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         48.077      47.577     SLICE_X4Y18      nolabel_line47/counter128_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         48.077      47.577     SLICE_X4Y18      nolabel_line47/counter128_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         48.077      47.577     SLICE_X4Y18      nolabel_line47/counter128_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         48.077      47.577     SLICE_X3Y18      nolabel_line47/counter128_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         48.077      47.577     SLICE_X3Y18      nolabel_line47/counter128_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         48.077      47.577     SLICE_X0Y19      nolabel_line47/FSM_sequential_cs_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         48.077      47.577     SLICE_X0Y19      nolabel_line47/FSM_sequential_cs_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         48.077      47.577     SLICE_X0Y19      nolabel_line47/FSM_sequential_cs_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         48.077      47.577     SLICE_X0Y19      nolabel_line47/FSM_sequential_cs_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         48.077      47.577     SLICE_X4Y18      nolabel_line47/counter128_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         48.077      47.577     SLICE_X4Y18      nolabel_line47/counter128_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         48.077      47.577     SLICE_X4Y18      nolabel_line47/counter128_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         48.077      47.577     SLICE_X4Y18      nolabel_line47/counter128_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         48.077      47.577     SLICE_X3Y18      nolabel_line47/counter128_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         48.077      47.577     SLICE_X3Y18      nolabel_line47/counter128_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_1_1
  To Clock:  clkfbout_clk_wiz_1_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_1_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { nolabel_line48/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1    nolabel_line48/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  nolabel_line48/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  nolabel_line48/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  nolabel_line48/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  nolabel_line48/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1_1
  To Clock:  clk_out1_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack       90.234ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.040ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             90.234ns  (required time - arrival time)
  Source:                 nolabel_line47/counter128_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            nolabel_line47/counter3200_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            96.154ns  (clk_out1_clk_wiz_1 rise@96.154ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        4.990ns  (logic 0.856ns (17.155%)  route 4.134ns (82.845%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 94.667 - 96.154 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          1.627    -0.885    nolabel_line47/clk_out1
    SLICE_X3Y18          FDRE                                         r  nolabel_line47/counter128_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDRE (Prop_fdre_C_Q)         0.456    -0.429 f  nolabel_line47/counter128_reg[6]/Q
                         net (fo=2, routed)           1.377     0.948    nolabel_line47/counter128_reg[6]
    SLICE_X4Y18          LUT6 (Prop_lut6_I3_O)        0.124     1.072 f  nolabel_line47/counter128[6]_i_4/O
                         net (fo=1, routed)           0.701     1.774    nolabel_line47/counter128[6]_i_4_n_0
    SLICE_X5Y18          LUT2 (Prop_lut2_I0_O)        0.124     1.898 r  nolabel_line47/counter128[6]_i_2/O
                         net (fo=12, routed)          1.415     3.312    nolabel_line47/counter128[6]_i_2_n_0
    SLICE_X3Y19          LUT4 (Prop_lut4_I2_O)        0.152     3.464 r  nolabel_line47/counter3200[0]_i_1/O
                         net (fo=12, routed)          0.641     4.105    nolabel_line47/counter3200[0]_i_1_n_0
    SLICE_X2Y19          FDRE                                         r  nolabel_line47/counter3200_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     96.154    96.154 r  
    W5                                                0.000    96.154 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    96.154    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    97.542 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    98.704    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    91.486 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    93.067    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    93.158 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          1.508    94.667    nolabel_line47/clk_out1
    SLICE_X2Y19          FDRE                                         r  nolabel_line47/counter3200_reg[0]/C
                         clock pessimism              0.578    95.244    
                         clock uncertainty           -0.179    95.066    
    SLICE_X2Y19          FDRE (Setup_fdre_C_R)       -0.726    94.340    nolabel_line47/counter3200_reg[0]
  -------------------------------------------------------------------
                         required time                         94.340    
                         arrival time                          -4.105    
  -------------------------------------------------------------------
                         slack                                 90.234    

Slack (MET) :             90.234ns  (required time - arrival time)
  Source:                 nolabel_line47/counter128_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            nolabel_line47/counter3200_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            96.154ns  (clk_out1_clk_wiz_1 rise@96.154ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        4.990ns  (logic 0.856ns (17.155%)  route 4.134ns (82.845%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 94.667 - 96.154 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          1.627    -0.885    nolabel_line47/clk_out1
    SLICE_X3Y18          FDRE                                         r  nolabel_line47/counter128_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDRE (Prop_fdre_C_Q)         0.456    -0.429 f  nolabel_line47/counter128_reg[6]/Q
                         net (fo=2, routed)           1.377     0.948    nolabel_line47/counter128_reg[6]
    SLICE_X4Y18          LUT6 (Prop_lut6_I3_O)        0.124     1.072 f  nolabel_line47/counter128[6]_i_4/O
                         net (fo=1, routed)           0.701     1.774    nolabel_line47/counter128[6]_i_4_n_0
    SLICE_X5Y18          LUT2 (Prop_lut2_I0_O)        0.124     1.898 r  nolabel_line47/counter128[6]_i_2/O
                         net (fo=12, routed)          1.415     3.312    nolabel_line47/counter128[6]_i_2_n_0
    SLICE_X3Y19          LUT4 (Prop_lut4_I2_O)        0.152     3.464 r  nolabel_line47/counter3200[0]_i_1/O
                         net (fo=12, routed)          0.641     4.105    nolabel_line47/counter3200[0]_i_1_n_0
    SLICE_X2Y19          FDRE                                         r  nolabel_line47/counter3200_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     96.154    96.154 r  
    W5                                                0.000    96.154 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    96.154    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    97.542 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    98.704    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    91.486 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    93.067    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    93.158 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          1.508    94.667    nolabel_line47/clk_out1
    SLICE_X2Y19          FDRE                                         r  nolabel_line47/counter3200_reg[1]/C
                         clock pessimism              0.578    95.244    
                         clock uncertainty           -0.179    95.066    
    SLICE_X2Y19          FDRE (Setup_fdre_C_R)       -0.726    94.340    nolabel_line47/counter3200_reg[1]
  -------------------------------------------------------------------
                         required time                         94.340    
                         arrival time                          -4.105    
  -------------------------------------------------------------------
                         slack                                 90.234    

Slack (MET) :             90.234ns  (required time - arrival time)
  Source:                 nolabel_line47/counter128_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            nolabel_line47/counter3200_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            96.154ns  (clk_out1_clk_wiz_1 rise@96.154ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        4.990ns  (logic 0.856ns (17.155%)  route 4.134ns (82.845%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 94.667 - 96.154 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          1.627    -0.885    nolabel_line47/clk_out1
    SLICE_X3Y18          FDRE                                         r  nolabel_line47/counter128_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDRE (Prop_fdre_C_Q)         0.456    -0.429 f  nolabel_line47/counter128_reg[6]/Q
                         net (fo=2, routed)           1.377     0.948    nolabel_line47/counter128_reg[6]
    SLICE_X4Y18          LUT6 (Prop_lut6_I3_O)        0.124     1.072 f  nolabel_line47/counter128[6]_i_4/O
                         net (fo=1, routed)           0.701     1.774    nolabel_line47/counter128[6]_i_4_n_0
    SLICE_X5Y18          LUT2 (Prop_lut2_I0_O)        0.124     1.898 r  nolabel_line47/counter128[6]_i_2/O
                         net (fo=12, routed)          1.415     3.312    nolabel_line47/counter128[6]_i_2_n_0
    SLICE_X3Y19          LUT4 (Prop_lut4_I2_O)        0.152     3.464 r  nolabel_line47/counter3200[0]_i_1/O
                         net (fo=12, routed)          0.641     4.105    nolabel_line47/counter3200[0]_i_1_n_0
    SLICE_X2Y19          FDRE                                         r  nolabel_line47/counter3200_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     96.154    96.154 r  
    W5                                                0.000    96.154 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    96.154    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    97.542 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    98.704    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    91.486 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    93.067    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    93.158 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          1.508    94.667    nolabel_line47/clk_out1
    SLICE_X2Y19          FDRE                                         r  nolabel_line47/counter3200_reg[2]/C
                         clock pessimism              0.578    95.244    
                         clock uncertainty           -0.179    95.066    
    SLICE_X2Y19          FDRE (Setup_fdre_C_R)       -0.726    94.340    nolabel_line47/counter3200_reg[2]
  -------------------------------------------------------------------
                         required time                         94.340    
                         arrival time                          -4.105    
  -------------------------------------------------------------------
                         slack                                 90.234    

Slack (MET) :             90.234ns  (required time - arrival time)
  Source:                 nolabel_line47/counter128_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            nolabel_line47/counter3200_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            96.154ns  (clk_out1_clk_wiz_1 rise@96.154ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        4.990ns  (logic 0.856ns (17.155%)  route 4.134ns (82.845%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 94.667 - 96.154 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          1.627    -0.885    nolabel_line47/clk_out1
    SLICE_X3Y18          FDRE                                         r  nolabel_line47/counter128_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDRE (Prop_fdre_C_Q)         0.456    -0.429 f  nolabel_line47/counter128_reg[6]/Q
                         net (fo=2, routed)           1.377     0.948    nolabel_line47/counter128_reg[6]
    SLICE_X4Y18          LUT6 (Prop_lut6_I3_O)        0.124     1.072 f  nolabel_line47/counter128[6]_i_4/O
                         net (fo=1, routed)           0.701     1.774    nolabel_line47/counter128[6]_i_4_n_0
    SLICE_X5Y18          LUT2 (Prop_lut2_I0_O)        0.124     1.898 r  nolabel_line47/counter128[6]_i_2/O
                         net (fo=12, routed)          1.415     3.312    nolabel_line47/counter128[6]_i_2_n_0
    SLICE_X3Y19          LUT4 (Prop_lut4_I2_O)        0.152     3.464 r  nolabel_line47/counter3200[0]_i_1/O
                         net (fo=12, routed)          0.641     4.105    nolabel_line47/counter3200[0]_i_1_n_0
    SLICE_X2Y19          FDRE                                         r  nolabel_line47/counter3200_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     96.154    96.154 r  
    W5                                                0.000    96.154 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    96.154    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    97.542 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    98.704    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    91.486 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    93.067    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    93.158 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          1.508    94.667    nolabel_line47/clk_out1
    SLICE_X2Y19          FDRE                                         r  nolabel_line47/counter3200_reg[3]/C
                         clock pessimism              0.578    95.244    
                         clock uncertainty           -0.179    95.066    
    SLICE_X2Y19          FDRE (Setup_fdre_C_R)       -0.726    94.340    nolabel_line47/counter3200_reg[3]
  -------------------------------------------------------------------
                         required time                         94.340    
                         arrival time                          -4.105    
  -------------------------------------------------------------------
                         slack                                 90.234    

Slack (MET) :             90.367ns  (required time - arrival time)
  Source:                 nolabel_line47/counter128_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            nolabel_line47/counter3200_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            96.154ns  (clk_out1_clk_wiz_1 rise@96.154ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        4.856ns  (logic 0.856ns (17.627%)  route 4.000ns (82.373%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 94.666 - 96.154 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          1.627    -0.885    nolabel_line47/clk_out1
    SLICE_X3Y18          FDRE                                         r  nolabel_line47/counter128_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDRE (Prop_fdre_C_Q)         0.456    -0.429 f  nolabel_line47/counter128_reg[6]/Q
                         net (fo=2, routed)           1.377     0.948    nolabel_line47/counter128_reg[6]
    SLICE_X4Y18          LUT6 (Prop_lut6_I3_O)        0.124     1.072 f  nolabel_line47/counter128[6]_i_4/O
                         net (fo=1, routed)           0.701     1.774    nolabel_line47/counter128[6]_i_4_n_0
    SLICE_X5Y18          LUT2 (Prop_lut2_I0_O)        0.124     1.898 r  nolabel_line47/counter128[6]_i_2/O
                         net (fo=12, routed)          1.415     3.312    nolabel_line47/counter128[6]_i_2_n_0
    SLICE_X3Y19          LUT4 (Prop_lut4_I2_O)        0.152     3.464 r  nolabel_line47/counter3200[0]_i_1/O
                         net (fo=12, routed)          0.507     3.972    nolabel_line47/counter3200[0]_i_1_n_0
    SLICE_X2Y21          FDRE                                         r  nolabel_line47/counter3200_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     96.154    96.154 r  
    W5                                                0.000    96.154 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    96.154    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    97.542 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    98.704    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    91.486 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    93.067    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    93.158 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          1.507    94.666    nolabel_line47/clk_out1
    SLICE_X2Y21          FDRE                                         r  nolabel_line47/counter3200_reg[10]/C
                         clock pessimism              0.578    95.243    
                         clock uncertainty           -0.179    95.065    
    SLICE_X2Y21          FDRE (Setup_fdre_C_R)       -0.726    94.339    nolabel_line47/counter3200_reg[10]
  -------------------------------------------------------------------
                         required time                         94.339    
                         arrival time                          -3.972    
  -------------------------------------------------------------------
                         slack                                 90.367    

Slack (MET) :             90.367ns  (required time - arrival time)
  Source:                 nolabel_line47/counter128_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            nolabel_line47/counter3200_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            96.154ns  (clk_out1_clk_wiz_1 rise@96.154ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        4.856ns  (logic 0.856ns (17.627%)  route 4.000ns (82.373%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 94.666 - 96.154 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          1.627    -0.885    nolabel_line47/clk_out1
    SLICE_X3Y18          FDRE                                         r  nolabel_line47/counter128_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDRE (Prop_fdre_C_Q)         0.456    -0.429 f  nolabel_line47/counter128_reg[6]/Q
                         net (fo=2, routed)           1.377     0.948    nolabel_line47/counter128_reg[6]
    SLICE_X4Y18          LUT6 (Prop_lut6_I3_O)        0.124     1.072 f  nolabel_line47/counter128[6]_i_4/O
                         net (fo=1, routed)           0.701     1.774    nolabel_line47/counter128[6]_i_4_n_0
    SLICE_X5Y18          LUT2 (Prop_lut2_I0_O)        0.124     1.898 r  nolabel_line47/counter128[6]_i_2/O
                         net (fo=12, routed)          1.415     3.312    nolabel_line47/counter128[6]_i_2_n_0
    SLICE_X3Y19          LUT4 (Prop_lut4_I2_O)        0.152     3.464 r  nolabel_line47/counter3200[0]_i_1/O
                         net (fo=12, routed)          0.507     3.972    nolabel_line47/counter3200[0]_i_1_n_0
    SLICE_X2Y21          FDRE                                         r  nolabel_line47/counter3200_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     96.154    96.154 r  
    W5                                                0.000    96.154 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    96.154    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    97.542 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    98.704    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    91.486 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    93.067    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    93.158 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          1.507    94.666    nolabel_line47/clk_out1
    SLICE_X2Y21          FDRE                                         r  nolabel_line47/counter3200_reg[11]/C
                         clock pessimism              0.578    95.243    
                         clock uncertainty           -0.179    95.065    
    SLICE_X2Y21          FDRE (Setup_fdre_C_R)       -0.726    94.339    nolabel_line47/counter3200_reg[11]
  -------------------------------------------------------------------
                         required time                         94.339    
                         arrival time                          -3.972    
  -------------------------------------------------------------------
                         slack                                 90.367    

Slack (MET) :             90.367ns  (required time - arrival time)
  Source:                 nolabel_line47/counter128_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            nolabel_line47/counter3200_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            96.154ns  (clk_out1_clk_wiz_1 rise@96.154ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        4.856ns  (logic 0.856ns (17.627%)  route 4.000ns (82.373%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 94.666 - 96.154 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          1.627    -0.885    nolabel_line47/clk_out1
    SLICE_X3Y18          FDRE                                         r  nolabel_line47/counter128_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDRE (Prop_fdre_C_Q)         0.456    -0.429 f  nolabel_line47/counter128_reg[6]/Q
                         net (fo=2, routed)           1.377     0.948    nolabel_line47/counter128_reg[6]
    SLICE_X4Y18          LUT6 (Prop_lut6_I3_O)        0.124     1.072 f  nolabel_line47/counter128[6]_i_4/O
                         net (fo=1, routed)           0.701     1.774    nolabel_line47/counter128[6]_i_4_n_0
    SLICE_X5Y18          LUT2 (Prop_lut2_I0_O)        0.124     1.898 r  nolabel_line47/counter128[6]_i_2/O
                         net (fo=12, routed)          1.415     3.312    nolabel_line47/counter128[6]_i_2_n_0
    SLICE_X3Y19          LUT4 (Prop_lut4_I2_O)        0.152     3.464 r  nolabel_line47/counter3200[0]_i_1/O
                         net (fo=12, routed)          0.507     3.972    nolabel_line47/counter3200[0]_i_1_n_0
    SLICE_X2Y21          FDRE                                         r  nolabel_line47/counter3200_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     96.154    96.154 r  
    W5                                                0.000    96.154 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    96.154    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    97.542 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    98.704    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    91.486 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    93.067    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    93.158 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          1.507    94.666    nolabel_line47/clk_out1
    SLICE_X2Y21          FDRE                                         r  nolabel_line47/counter3200_reg[8]/C
                         clock pessimism              0.578    95.243    
                         clock uncertainty           -0.179    95.065    
    SLICE_X2Y21          FDRE (Setup_fdre_C_R)       -0.726    94.339    nolabel_line47/counter3200_reg[8]
  -------------------------------------------------------------------
                         required time                         94.339    
                         arrival time                          -3.972    
  -------------------------------------------------------------------
                         slack                                 90.367    

Slack (MET) :             90.367ns  (required time - arrival time)
  Source:                 nolabel_line47/counter128_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            nolabel_line47/counter3200_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            96.154ns  (clk_out1_clk_wiz_1 rise@96.154ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        4.856ns  (logic 0.856ns (17.627%)  route 4.000ns (82.373%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 94.666 - 96.154 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          1.627    -0.885    nolabel_line47/clk_out1
    SLICE_X3Y18          FDRE                                         r  nolabel_line47/counter128_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDRE (Prop_fdre_C_Q)         0.456    -0.429 f  nolabel_line47/counter128_reg[6]/Q
                         net (fo=2, routed)           1.377     0.948    nolabel_line47/counter128_reg[6]
    SLICE_X4Y18          LUT6 (Prop_lut6_I3_O)        0.124     1.072 f  nolabel_line47/counter128[6]_i_4/O
                         net (fo=1, routed)           0.701     1.774    nolabel_line47/counter128[6]_i_4_n_0
    SLICE_X5Y18          LUT2 (Prop_lut2_I0_O)        0.124     1.898 r  nolabel_line47/counter128[6]_i_2/O
                         net (fo=12, routed)          1.415     3.312    nolabel_line47/counter128[6]_i_2_n_0
    SLICE_X3Y19          LUT4 (Prop_lut4_I2_O)        0.152     3.464 r  nolabel_line47/counter3200[0]_i_1/O
                         net (fo=12, routed)          0.507     3.972    nolabel_line47/counter3200[0]_i_1_n_0
    SLICE_X2Y21          FDRE                                         r  nolabel_line47/counter3200_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     96.154    96.154 r  
    W5                                                0.000    96.154 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    96.154    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    97.542 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    98.704    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    91.486 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    93.067    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    93.158 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          1.507    94.666    nolabel_line47/clk_out1
    SLICE_X2Y21          FDRE                                         r  nolabel_line47/counter3200_reg[9]/C
                         clock pessimism              0.578    95.243    
                         clock uncertainty           -0.179    95.065    
    SLICE_X2Y21          FDRE (Setup_fdre_C_R)       -0.726    94.339    nolabel_line47/counter3200_reg[9]
  -------------------------------------------------------------------
                         required time                         94.339    
                         arrival time                          -3.972    
  -------------------------------------------------------------------
                         slack                                 90.367    

Slack (MET) :             90.506ns  (required time - arrival time)
  Source:                 nolabel_line47/counter128_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            nolabel_line47/counter3200_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            96.154ns  (clk_out1_clk_wiz_1 rise@96.154ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        4.718ns  (logic 0.856ns (18.144%)  route 3.862ns (81.856%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 94.667 - 96.154 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          1.627    -0.885    nolabel_line47/clk_out1
    SLICE_X3Y18          FDRE                                         r  nolabel_line47/counter128_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDRE (Prop_fdre_C_Q)         0.456    -0.429 f  nolabel_line47/counter128_reg[6]/Q
                         net (fo=2, routed)           1.377     0.948    nolabel_line47/counter128_reg[6]
    SLICE_X4Y18          LUT6 (Prop_lut6_I3_O)        0.124     1.072 f  nolabel_line47/counter128[6]_i_4/O
                         net (fo=1, routed)           0.701     1.774    nolabel_line47/counter128[6]_i_4_n_0
    SLICE_X5Y18          LUT2 (Prop_lut2_I0_O)        0.124     1.898 r  nolabel_line47/counter128[6]_i_2/O
                         net (fo=12, routed)          1.415     3.312    nolabel_line47/counter128[6]_i_2_n_0
    SLICE_X3Y19          LUT4 (Prop_lut4_I2_O)        0.152     3.464 r  nolabel_line47/counter3200[0]_i_1/O
                         net (fo=12, routed)          0.369     3.833    nolabel_line47/counter3200[0]_i_1_n_0
    SLICE_X2Y20          FDRE                                         r  nolabel_line47/counter3200_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     96.154    96.154 r  
    W5                                                0.000    96.154 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    96.154    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    97.542 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    98.704    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    91.486 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    93.067    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    93.158 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          1.508    94.667    nolabel_line47/clk_out1
    SLICE_X2Y20          FDRE                                         r  nolabel_line47/counter3200_reg[4]/C
                         clock pessimism              0.578    95.244    
                         clock uncertainty           -0.179    95.066    
    SLICE_X2Y20          FDRE (Setup_fdre_C_R)       -0.726    94.340    nolabel_line47/counter3200_reg[4]
  -------------------------------------------------------------------
                         required time                         94.340    
                         arrival time                          -3.833    
  -------------------------------------------------------------------
                         slack                                 90.506    

Slack (MET) :             90.506ns  (required time - arrival time)
  Source:                 nolabel_line47/counter128_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            nolabel_line47/counter3200_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            96.154ns  (clk_out1_clk_wiz_1 rise@96.154ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        4.718ns  (logic 0.856ns (18.144%)  route 3.862ns (81.856%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 94.667 - 96.154 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          1.627    -0.885    nolabel_line47/clk_out1
    SLICE_X3Y18          FDRE                                         r  nolabel_line47/counter128_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDRE (Prop_fdre_C_Q)         0.456    -0.429 f  nolabel_line47/counter128_reg[6]/Q
                         net (fo=2, routed)           1.377     0.948    nolabel_line47/counter128_reg[6]
    SLICE_X4Y18          LUT6 (Prop_lut6_I3_O)        0.124     1.072 f  nolabel_line47/counter128[6]_i_4/O
                         net (fo=1, routed)           0.701     1.774    nolabel_line47/counter128[6]_i_4_n_0
    SLICE_X5Y18          LUT2 (Prop_lut2_I0_O)        0.124     1.898 r  nolabel_line47/counter128[6]_i_2/O
                         net (fo=12, routed)          1.415     3.312    nolabel_line47/counter128[6]_i_2_n_0
    SLICE_X3Y19          LUT4 (Prop_lut4_I2_O)        0.152     3.464 r  nolabel_line47/counter3200[0]_i_1/O
                         net (fo=12, routed)          0.369     3.833    nolabel_line47/counter3200[0]_i_1_n_0
    SLICE_X2Y20          FDRE                                         r  nolabel_line47/counter3200_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     96.154    96.154 r  
    W5                                                0.000    96.154 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    96.154    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    97.542 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    98.704    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    91.486 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    93.067    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    93.158 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          1.508    94.667    nolabel_line47/clk_out1
    SLICE_X2Y20          FDRE                                         r  nolabel_line47/counter3200_reg[5]/C
                         clock pessimism              0.578    95.244    
                         clock uncertainty           -0.179    95.066    
    SLICE_X2Y20          FDRE (Setup_fdre_C_R)       -0.726    94.340    nolabel_line47/counter3200_reg[5]
  -------------------------------------------------------------------
                         required time                         94.340    
                         arrival time                          -3.833    
  -------------------------------------------------------------------
                         slack                                 90.506    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 nolabel_line47/register_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            nolabel_line47/register_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.247ns (72.697%)  route 0.093ns (27.303%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          0.588    -0.593    nolabel_line47/clk_out1
    SLICE_X2Y18          FDRE                                         r  nolabel_line47/register_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.148    -0.445 r  nolabel_line47/register_reg[7]/Q
                         net (fo=1, routed)           0.093    -0.353    nolabel_line47/register_reg_n_0_[7]
    SLICE_X2Y18          LUT3 (Prop_lut3_I1_O)        0.099    -0.254 r  nolabel_line47/register[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.254    nolabel_line47/register[8]_i_1_n_0
    SLICE_X2Y18          FDRE                                         r  nolabel_line47/register_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          0.857    -0.833    nolabel_line47/clk_out1
    SLICE_X2Y18          FDRE                                         r  nolabel_line47/register_reg[8]/C
                         clock pessimism              0.239    -0.593    
                         clock uncertainty            0.179    -0.415    
    SLICE_X2Y18          FDRE (Hold_fdre_C_D)         0.121    -0.294    nolabel_line47/register_reg[8]
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 nolabel_line47/pilot_bits_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            nolabel_line47/pilot_bits_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.387%)  route 0.116ns (47.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          0.589    -0.592    nolabel_line47/clk_out1
    SLICE_X0Y17          FDRE                                         r  nolabel_line47/pilot_bits_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.128    -0.464 r  nolabel_line47/pilot_bits_reg[8]/Q
                         net (fo=1, routed)           0.116    -0.348    nolabel_line47/pilot_bits[8]
    SLICE_X0Y17          FDSE                                         r  nolabel_line47/pilot_bits_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          0.858    -0.832    nolabel_line47/clk_out1
    SLICE_X0Y17          FDSE                                         r  nolabel_line47/pilot_bits_reg[9]/C
                         clock pessimism              0.239    -0.592    
                         clock uncertainty            0.179    -0.414    
    SLICE_X0Y17          FDSE (Hold_fdse_C_D)         0.025    -0.389    nolabel_line47/pilot_bits_reg[9]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.348    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 nolabel_line47/pilot_bits_reg[14]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            nolabel_line47/pilot_bits_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.128ns (51.710%)  route 0.120ns (48.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          0.589    -0.592    nolabel_line47/clk_out1
    SLICE_X1Y17          FDSE                                         r  nolabel_line47/pilot_bits_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDSE (Prop_fdse_C_Q)         0.128    -0.464 r  nolabel_line47/pilot_bits_reg[14]/Q
                         net (fo=1, routed)           0.120    -0.345    nolabel_line47/pilot_bits[14]
    SLICE_X1Y17          FDRE                                         r  nolabel_line47/pilot_bits_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          0.858    -0.832    nolabel_line47/clk_out1
    SLICE_X1Y17          FDRE                                         r  nolabel_line47/pilot_bits_reg[15]/C
                         clock pessimism              0.239    -0.592    
                         clock uncertainty            0.179    -0.414    
    SLICE_X1Y17          FDRE (Hold_fdre_C_D)         0.023    -0.391    nolabel_line47/pilot_bits_reg[15]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 nolabel_line47/pilot_bits_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            nolabel_line47/pilot_bits_reg[14]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          0.589    -0.592    nolabel_line47/clk_out1
    SLICE_X1Y17          FDSE                                         r  nolabel_line47/pilot_bits_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDSE (Prop_fdse_C_Q)         0.128    -0.464 r  nolabel_line47/pilot_bits_reg[13]/Q
                         net (fo=1, routed)           0.119    -0.345    nolabel_line47/pilot_bits[13]
    SLICE_X1Y17          FDSE                                         r  nolabel_line47/pilot_bits_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          0.858    -0.832    nolabel_line47/clk_out1
    SLICE_X1Y17          FDSE                                         r  nolabel_line47/pilot_bits_reg[14]/C
                         clock pessimism              0.239    -0.592    
                         clock uncertainty            0.179    -0.414    
    SLICE_X1Y17          FDSE (Hold_fdse_C_D)         0.017    -0.397    nolabel_line47/pilot_bits_reg[14]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 nolabel_line47/register_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            nolabel_line47/register_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.207ns (55.930%)  route 0.163ns (44.070%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          0.588    -0.593    nolabel_line47/clk_out1
    SLICE_X2Y18          FDRE                                         r  nolabel_line47/register_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  nolabel_line47/register_reg[4]/Q
                         net (fo=1, routed)           0.163    -0.266    nolabel_line47/register_reg_n_0_[4]
    SLICE_X2Y18          LUT3 (Prop_lut3_I1_O)        0.043    -0.223 r  nolabel_line47/register[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.223    nolabel_line47/register[5]_i_1_n_0
    SLICE_X2Y18          FDRE                                         r  nolabel_line47/register_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          0.857    -0.833    nolabel_line47/clk_out1
    SLICE_X2Y18          FDRE                                         r  nolabel_line47/register_reg[5]/C
                         clock pessimism              0.239    -0.593    
                         clock uncertainty            0.179    -0.415    
    SLICE_X2Y18          FDRE (Hold_fdre_C_D)         0.131    -0.284    nolabel_line47/register_reg[5]
  -------------------------------------------------------------------
                         required time                          0.284    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 nolabel_line47/register_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            nolabel_line47/register_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.053%)  route 0.158ns (45.947%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          0.587    -0.594    nolabel_line47/clk_out1
    SLICE_X1Y19          FDRE                                         r  nolabel_line47/register_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  nolabel_line47/register_reg[0]/Q
                         net (fo=1, routed)           0.158    -0.295    nolabel_line47/register_reg_n_0_[0]
    SLICE_X1Y19          LUT3 (Prop_lut3_I1_O)        0.045    -0.250 r  nolabel_line47/register[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.250    nolabel_line47/register[1]_i_1_n_0
    SLICE_X1Y19          FDRE                                         r  nolabel_line47/register_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          0.856    -0.834    nolabel_line47/clk_out1
    SLICE_X1Y19          FDRE                                         r  nolabel_line47/register_reg[1]/C
                         clock pessimism              0.239    -0.594    
                         clock uncertainty            0.179    -0.416    
    SLICE_X1Y19          FDRE (Hold_fdre_C_D)         0.092    -0.324    nolabel_line47/register_reg[1]
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 nolabel_line47/counter2048_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            nolabel_line47/counter2048_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.186ns (49.006%)  route 0.194ns (50.994%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          0.588    -0.593    nolabel_line47/clk_out1
    SLICE_X1Y18          FDRE                                         r  nolabel_line47/counter2048_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  nolabel_line47/counter2048_reg[0]/Q
                         net (fo=9, routed)           0.194    -0.259    nolabel_line47/counter2048_reg_n_0_[0]
    SLICE_X4Y17          LUT6 (Prop_lut6_I2_O)        0.045    -0.214 r  nolabel_line47/counter2048[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.214    nolabel_line47/p_1_in[5]
    SLICE_X4Y17          FDRE                                         r  nolabel_line47/counter2048_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          0.856    -0.834    nolabel_line47/clk_out1
    SLICE_X4Y17          FDRE                                         r  nolabel_line47/counter2048_reg[5]/C
                         clock pessimism              0.274    -0.559    
                         clock uncertainty            0.179    -0.381    
    SLICE_X4Y17          FDRE (Hold_fdre_C_D)         0.092    -0.289    nolabel_line47/counter2048_reg[5]
  -------------------------------------------------------------------
                         required time                          0.289    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 nolabel_line47/counter3200_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            nolabel_line47/counter3200_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          0.587    -0.594    nolabel_line47/clk_out1
    SLICE_X2Y19          FDRE                                         r  nolabel_line47/counter3200_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  nolabel_line47/counter3200_reg[2]/Q
                         net (fo=1, routed)           0.114    -0.316    nolabel_line47/counter3200_reg_n_0_[2]
    SLICE_X2Y19          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.206 r  nolabel_line47/counter3200_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.206    nolabel_line47/counter3200_reg[0]_i_2_n_5
    SLICE_X2Y19          FDRE                                         r  nolabel_line47/counter3200_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          0.856    -0.834    nolabel_line47/clk_out1
    SLICE_X2Y19          FDRE                                         r  nolabel_line47/counter3200_reg[2]/C
                         clock pessimism              0.239    -0.594    
                         clock uncertainty            0.179    -0.416    
    SLICE_X2Y19          FDRE (Hold_fdre_C_D)         0.134    -0.282    nolabel_line47/counter3200_reg[2]
  -------------------------------------------------------------------
                         required time                          0.282    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 nolabel_line47/counter3200_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            nolabel_line47/counter3200_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          0.586    -0.595    nolabel_line47/clk_out1
    SLICE_X2Y20          FDRE                                         r  nolabel_line47/counter3200_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y20          FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  nolabel_line47/counter3200_reg[6]/Q
                         net (fo=1, routed)           0.114    -0.317    nolabel_line47/counter3200_reg_n_0_[6]
    SLICE_X2Y20          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.207 r  nolabel_line47/counter3200_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.207    nolabel_line47/counter3200_reg[4]_i_1_n_5
    SLICE_X2Y20          FDRE                                         r  nolabel_line47/counter3200_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          0.855    -0.835    nolabel_line47/clk_out1
    SLICE_X2Y20          FDRE                                         r  nolabel_line47/counter3200_reg[6]/C
                         clock pessimism              0.239    -0.595    
                         clock uncertainty            0.179    -0.417    
    SLICE_X2Y20          FDRE (Hold_fdre_C_D)         0.134    -0.283    nolabel_line47/counter3200_reg[6]
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 nolabel_line47/counter2048_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            nolabel_line47/counter2048_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.394%)  route 0.169ns (47.606%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          0.587    -0.594    nolabel_line47/clk_out1
    SLICE_X5Y17          FDRE                                         r  nolabel_line47/counter2048_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  nolabel_line47/counter2048_reg[10]/Q
                         net (fo=3, routed)           0.169    -0.284    nolabel_line47/counter2048_reg_n_0_[10]
    SLICE_X5Y17          LUT6 (Prop_lut6_I5_O)        0.045    -0.239 r  nolabel_line47/counter2048[10]_i_3/O
                         net (fo=1, routed)           0.000    -0.239    nolabel_line47/p_1_in[10]
    SLICE_X5Y17          FDRE                                         r  nolabel_line47/counter2048_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          0.856    -0.834    nolabel_line47/clk_out1
    SLICE_X5Y17          FDRE                                         r  nolabel_line47/counter2048_reg[10]/C
                         clock pessimism              0.239    -0.594    
                         clock uncertainty            0.179    -0.416    
    SLICE_X5Y17          FDRE (Hold_fdre_C_D)         0.092    -0.324    nolabel_line47/counter2048_reg[10]
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.084    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1
  To Clock:  clk_out1_clk_wiz_1_1

Setup :            0  Failing Endpoints,  Worst Slack       90.234ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.040ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             90.234ns  (required time - arrival time)
  Source:                 nolabel_line47/counter128_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            nolabel_line47/counter3200_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            96.154ns  (clk_out1_clk_wiz_1_1 rise@96.154ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.990ns  (logic 0.856ns (17.155%)  route 4.134ns (82.845%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 94.667 - 96.154 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          1.627    -0.885    nolabel_line47/clk_out1
    SLICE_X3Y18          FDRE                                         r  nolabel_line47/counter128_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDRE (Prop_fdre_C_Q)         0.456    -0.429 f  nolabel_line47/counter128_reg[6]/Q
                         net (fo=2, routed)           1.377     0.948    nolabel_line47/counter128_reg[6]
    SLICE_X4Y18          LUT6 (Prop_lut6_I3_O)        0.124     1.072 f  nolabel_line47/counter128[6]_i_4/O
                         net (fo=1, routed)           0.701     1.774    nolabel_line47/counter128[6]_i_4_n_0
    SLICE_X5Y18          LUT2 (Prop_lut2_I0_O)        0.124     1.898 r  nolabel_line47/counter128[6]_i_2/O
                         net (fo=12, routed)          1.415     3.312    nolabel_line47/counter128[6]_i_2_n_0
    SLICE_X3Y19          LUT4 (Prop_lut4_I2_O)        0.152     3.464 r  nolabel_line47/counter3200[0]_i_1/O
                         net (fo=12, routed)          0.641     4.105    nolabel_line47/counter3200[0]_i_1_n_0
    SLICE_X2Y19          FDRE                                         r  nolabel_line47/counter3200_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     96.154    96.154 r  
    W5                                                0.000    96.154 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    96.154    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    97.542 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    98.704    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    91.486 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    93.067    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    93.158 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          1.508    94.667    nolabel_line47/clk_out1
    SLICE_X2Y19          FDRE                                         r  nolabel_line47/counter3200_reg[0]/C
                         clock pessimism              0.578    95.244    
                         clock uncertainty           -0.179    95.066    
    SLICE_X2Y19          FDRE (Setup_fdre_C_R)       -0.726    94.340    nolabel_line47/counter3200_reg[0]
  -------------------------------------------------------------------
                         required time                         94.340    
                         arrival time                          -4.105    
  -------------------------------------------------------------------
                         slack                                 90.234    

Slack (MET) :             90.234ns  (required time - arrival time)
  Source:                 nolabel_line47/counter128_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            nolabel_line47/counter3200_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            96.154ns  (clk_out1_clk_wiz_1_1 rise@96.154ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.990ns  (logic 0.856ns (17.155%)  route 4.134ns (82.845%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 94.667 - 96.154 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          1.627    -0.885    nolabel_line47/clk_out1
    SLICE_X3Y18          FDRE                                         r  nolabel_line47/counter128_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDRE (Prop_fdre_C_Q)         0.456    -0.429 f  nolabel_line47/counter128_reg[6]/Q
                         net (fo=2, routed)           1.377     0.948    nolabel_line47/counter128_reg[6]
    SLICE_X4Y18          LUT6 (Prop_lut6_I3_O)        0.124     1.072 f  nolabel_line47/counter128[6]_i_4/O
                         net (fo=1, routed)           0.701     1.774    nolabel_line47/counter128[6]_i_4_n_0
    SLICE_X5Y18          LUT2 (Prop_lut2_I0_O)        0.124     1.898 r  nolabel_line47/counter128[6]_i_2/O
                         net (fo=12, routed)          1.415     3.312    nolabel_line47/counter128[6]_i_2_n_0
    SLICE_X3Y19          LUT4 (Prop_lut4_I2_O)        0.152     3.464 r  nolabel_line47/counter3200[0]_i_1/O
                         net (fo=12, routed)          0.641     4.105    nolabel_line47/counter3200[0]_i_1_n_0
    SLICE_X2Y19          FDRE                                         r  nolabel_line47/counter3200_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     96.154    96.154 r  
    W5                                                0.000    96.154 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    96.154    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    97.542 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    98.704    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    91.486 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    93.067    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    93.158 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          1.508    94.667    nolabel_line47/clk_out1
    SLICE_X2Y19          FDRE                                         r  nolabel_line47/counter3200_reg[1]/C
                         clock pessimism              0.578    95.244    
                         clock uncertainty           -0.179    95.066    
    SLICE_X2Y19          FDRE (Setup_fdre_C_R)       -0.726    94.340    nolabel_line47/counter3200_reg[1]
  -------------------------------------------------------------------
                         required time                         94.340    
                         arrival time                          -4.105    
  -------------------------------------------------------------------
                         slack                                 90.234    

Slack (MET) :             90.234ns  (required time - arrival time)
  Source:                 nolabel_line47/counter128_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            nolabel_line47/counter3200_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            96.154ns  (clk_out1_clk_wiz_1_1 rise@96.154ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.990ns  (logic 0.856ns (17.155%)  route 4.134ns (82.845%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 94.667 - 96.154 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          1.627    -0.885    nolabel_line47/clk_out1
    SLICE_X3Y18          FDRE                                         r  nolabel_line47/counter128_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDRE (Prop_fdre_C_Q)         0.456    -0.429 f  nolabel_line47/counter128_reg[6]/Q
                         net (fo=2, routed)           1.377     0.948    nolabel_line47/counter128_reg[6]
    SLICE_X4Y18          LUT6 (Prop_lut6_I3_O)        0.124     1.072 f  nolabel_line47/counter128[6]_i_4/O
                         net (fo=1, routed)           0.701     1.774    nolabel_line47/counter128[6]_i_4_n_0
    SLICE_X5Y18          LUT2 (Prop_lut2_I0_O)        0.124     1.898 r  nolabel_line47/counter128[6]_i_2/O
                         net (fo=12, routed)          1.415     3.312    nolabel_line47/counter128[6]_i_2_n_0
    SLICE_X3Y19          LUT4 (Prop_lut4_I2_O)        0.152     3.464 r  nolabel_line47/counter3200[0]_i_1/O
                         net (fo=12, routed)          0.641     4.105    nolabel_line47/counter3200[0]_i_1_n_0
    SLICE_X2Y19          FDRE                                         r  nolabel_line47/counter3200_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     96.154    96.154 r  
    W5                                                0.000    96.154 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    96.154    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    97.542 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    98.704    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    91.486 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    93.067    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    93.158 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          1.508    94.667    nolabel_line47/clk_out1
    SLICE_X2Y19          FDRE                                         r  nolabel_line47/counter3200_reg[2]/C
                         clock pessimism              0.578    95.244    
                         clock uncertainty           -0.179    95.066    
    SLICE_X2Y19          FDRE (Setup_fdre_C_R)       -0.726    94.340    nolabel_line47/counter3200_reg[2]
  -------------------------------------------------------------------
                         required time                         94.340    
                         arrival time                          -4.105    
  -------------------------------------------------------------------
                         slack                                 90.234    

Slack (MET) :             90.234ns  (required time - arrival time)
  Source:                 nolabel_line47/counter128_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            nolabel_line47/counter3200_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            96.154ns  (clk_out1_clk_wiz_1_1 rise@96.154ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.990ns  (logic 0.856ns (17.155%)  route 4.134ns (82.845%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 94.667 - 96.154 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          1.627    -0.885    nolabel_line47/clk_out1
    SLICE_X3Y18          FDRE                                         r  nolabel_line47/counter128_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDRE (Prop_fdre_C_Q)         0.456    -0.429 f  nolabel_line47/counter128_reg[6]/Q
                         net (fo=2, routed)           1.377     0.948    nolabel_line47/counter128_reg[6]
    SLICE_X4Y18          LUT6 (Prop_lut6_I3_O)        0.124     1.072 f  nolabel_line47/counter128[6]_i_4/O
                         net (fo=1, routed)           0.701     1.774    nolabel_line47/counter128[6]_i_4_n_0
    SLICE_X5Y18          LUT2 (Prop_lut2_I0_O)        0.124     1.898 r  nolabel_line47/counter128[6]_i_2/O
                         net (fo=12, routed)          1.415     3.312    nolabel_line47/counter128[6]_i_2_n_0
    SLICE_X3Y19          LUT4 (Prop_lut4_I2_O)        0.152     3.464 r  nolabel_line47/counter3200[0]_i_1/O
                         net (fo=12, routed)          0.641     4.105    nolabel_line47/counter3200[0]_i_1_n_0
    SLICE_X2Y19          FDRE                                         r  nolabel_line47/counter3200_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     96.154    96.154 r  
    W5                                                0.000    96.154 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    96.154    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    97.542 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    98.704    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    91.486 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    93.067    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    93.158 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          1.508    94.667    nolabel_line47/clk_out1
    SLICE_X2Y19          FDRE                                         r  nolabel_line47/counter3200_reg[3]/C
                         clock pessimism              0.578    95.244    
                         clock uncertainty           -0.179    95.066    
    SLICE_X2Y19          FDRE (Setup_fdre_C_R)       -0.726    94.340    nolabel_line47/counter3200_reg[3]
  -------------------------------------------------------------------
                         required time                         94.340    
                         arrival time                          -4.105    
  -------------------------------------------------------------------
                         slack                                 90.234    

Slack (MET) :             90.367ns  (required time - arrival time)
  Source:                 nolabel_line47/counter128_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            nolabel_line47/counter3200_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            96.154ns  (clk_out1_clk_wiz_1_1 rise@96.154ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.856ns  (logic 0.856ns (17.627%)  route 4.000ns (82.373%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 94.666 - 96.154 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          1.627    -0.885    nolabel_line47/clk_out1
    SLICE_X3Y18          FDRE                                         r  nolabel_line47/counter128_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDRE (Prop_fdre_C_Q)         0.456    -0.429 f  nolabel_line47/counter128_reg[6]/Q
                         net (fo=2, routed)           1.377     0.948    nolabel_line47/counter128_reg[6]
    SLICE_X4Y18          LUT6 (Prop_lut6_I3_O)        0.124     1.072 f  nolabel_line47/counter128[6]_i_4/O
                         net (fo=1, routed)           0.701     1.774    nolabel_line47/counter128[6]_i_4_n_0
    SLICE_X5Y18          LUT2 (Prop_lut2_I0_O)        0.124     1.898 r  nolabel_line47/counter128[6]_i_2/O
                         net (fo=12, routed)          1.415     3.312    nolabel_line47/counter128[6]_i_2_n_0
    SLICE_X3Y19          LUT4 (Prop_lut4_I2_O)        0.152     3.464 r  nolabel_line47/counter3200[0]_i_1/O
                         net (fo=12, routed)          0.507     3.972    nolabel_line47/counter3200[0]_i_1_n_0
    SLICE_X2Y21          FDRE                                         r  nolabel_line47/counter3200_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     96.154    96.154 r  
    W5                                                0.000    96.154 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    96.154    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    97.542 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    98.704    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    91.486 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    93.067    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    93.158 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          1.507    94.666    nolabel_line47/clk_out1
    SLICE_X2Y21          FDRE                                         r  nolabel_line47/counter3200_reg[10]/C
                         clock pessimism              0.578    95.243    
                         clock uncertainty           -0.179    95.065    
    SLICE_X2Y21          FDRE (Setup_fdre_C_R)       -0.726    94.339    nolabel_line47/counter3200_reg[10]
  -------------------------------------------------------------------
                         required time                         94.339    
                         arrival time                          -3.972    
  -------------------------------------------------------------------
                         slack                                 90.367    

Slack (MET) :             90.367ns  (required time - arrival time)
  Source:                 nolabel_line47/counter128_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            nolabel_line47/counter3200_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            96.154ns  (clk_out1_clk_wiz_1_1 rise@96.154ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.856ns  (logic 0.856ns (17.627%)  route 4.000ns (82.373%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 94.666 - 96.154 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          1.627    -0.885    nolabel_line47/clk_out1
    SLICE_X3Y18          FDRE                                         r  nolabel_line47/counter128_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDRE (Prop_fdre_C_Q)         0.456    -0.429 f  nolabel_line47/counter128_reg[6]/Q
                         net (fo=2, routed)           1.377     0.948    nolabel_line47/counter128_reg[6]
    SLICE_X4Y18          LUT6 (Prop_lut6_I3_O)        0.124     1.072 f  nolabel_line47/counter128[6]_i_4/O
                         net (fo=1, routed)           0.701     1.774    nolabel_line47/counter128[6]_i_4_n_0
    SLICE_X5Y18          LUT2 (Prop_lut2_I0_O)        0.124     1.898 r  nolabel_line47/counter128[6]_i_2/O
                         net (fo=12, routed)          1.415     3.312    nolabel_line47/counter128[6]_i_2_n_0
    SLICE_X3Y19          LUT4 (Prop_lut4_I2_O)        0.152     3.464 r  nolabel_line47/counter3200[0]_i_1/O
                         net (fo=12, routed)          0.507     3.972    nolabel_line47/counter3200[0]_i_1_n_0
    SLICE_X2Y21          FDRE                                         r  nolabel_line47/counter3200_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     96.154    96.154 r  
    W5                                                0.000    96.154 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    96.154    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    97.542 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    98.704    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    91.486 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    93.067    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    93.158 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          1.507    94.666    nolabel_line47/clk_out1
    SLICE_X2Y21          FDRE                                         r  nolabel_line47/counter3200_reg[11]/C
                         clock pessimism              0.578    95.243    
                         clock uncertainty           -0.179    95.065    
    SLICE_X2Y21          FDRE (Setup_fdre_C_R)       -0.726    94.339    nolabel_line47/counter3200_reg[11]
  -------------------------------------------------------------------
                         required time                         94.339    
                         arrival time                          -3.972    
  -------------------------------------------------------------------
                         slack                                 90.367    

Slack (MET) :             90.367ns  (required time - arrival time)
  Source:                 nolabel_line47/counter128_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            nolabel_line47/counter3200_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            96.154ns  (clk_out1_clk_wiz_1_1 rise@96.154ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.856ns  (logic 0.856ns (17.627%)  route 4.000ns (82.373%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 94.666 - 96.154 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          1.627    -0.885    nolabel_line47/clk_out1
    SLICE_X3Y18          FDRE                                         r  nolabel_line47/counter128_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDRE (Prop_fdre_C_Q)         0.456    -0.429 f  nolabel_line47/counter128_reg[6]/Q
                         net (fo=2, routed)           1.377     0.948    nolabel_line47/counter128_reg[6]
    SLICE_X4Y18          LUT6 (Prop_lut6_I3_O)        0.124     1.072 f  nolabel_line47/counter128[6]_i_4/O
                         net (fo=1, routed)           0.701     1.774    nolabel_line47/counter128[6]_i_4_n_0
    SLICE_X5Y18          LUT2 (Prop_lut2_I0_O)        0.124     1.898 r  nolabel_line47/counter128[6]_i_2/O
                         net (fo=12, routed)          1.415     3.312    nolabel_line47/counter128[6]_i_2_n_0
    SLICE_X3Y19          LUT4 (Prop_lut4_I2_O)        0.152     3.464 r  nolabel_line47/counter3200[0]_i_1/O
                         net (fo=12, routed)          0.507     3.972    nolabel_line47/counter3200[0]_i_1_n_0
    SLICE_X2Y21          FDRE                                         r  nolabel_line47/counter3200_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     96.154    96.154 r  
    W5                                                0.000    96.154 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    96.154    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    97.542 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    98.704    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    91.486 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    93.067    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    93.158 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          1.507    94.666    nolabel_line47/clk_out1
    SLICE_X2Y21          FDRE                                         r  nolabel_line47/counter3200_reg[8]/C
                         clock pessimism              0.578    95.243    
                         clock uncertainty           -0.179    95.065    
    SLICE_X2Y21          FDRE (Setup_fdre_C_R)       -0.726    94.339    nolabel_line47/counter3200_reg[8]
  -------------------------------------------------------------------
                         required time                         94.339    
                         arrival time                          -3.972    
  -------------------------------------------------------------------
                         slack                                 90.367    

Slack (MET) :             90.367ns  (required time - arrival time)
  Source:                 nolabel_line47/counter128_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            nolabel_line47/counter3200_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            96.154ns  (clk_out1_clk_wiz_1_1 rise@96.154ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.856ns  (logic 0.856ns (17.627%)  route 4.000ns (82.373%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 94.666 - 96.154 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          1.627    -0.885    nolabel_line47/clk_out1
    SLICE_X3Y18          FDRE                                         r  nolabel_line47/counter128_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDRE (Prop_fdre_C_Q)         0.456    -0.429 f  nolabel_line47/counter128_reg[6]/Q
                         net (fo=2, routed)           1.377     0.948    nolabel_line47/counter128_reg[6]
    SLICE_X4Y18          LUT6 (Prop_lut6_I3_O)        0.124     1.072 f  nolabel_line47/counter128[6]_i_4/O
                         net (fo=1, routed)           0.701     1.774    nolabel_line47/counter128[6]_i_4_n_0
    SLICE_X5Y18          LUT2 (Prop_lut2_I0_O)        0.124     1.898 r  nolabel_line47/counter128[6]_i_2/O
                         net (fo=12, routed)          1.415     3.312    nolabel_line47/counter128[6]_i_2_n_0
    SLICE_X3Y19          LUT4 (Prop_lut4_I2_O)        0.152     3.464 r  nolabel_line47/counter3200[0]_i_1/O
                         net (fo=12, routed)          0.507     3.972    nolabel_line47/counter3200[0]_i_1_n_0
    SLICE_X2Y21          FDRE                                         r  nolabel_line47/counter3200_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     96.154    96.154 r  
    W5                                                0.000    96.154 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    96.154    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    97.542 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    98.704    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    91.486 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    93.067    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    93.158 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          1.507    94.666    nolabel_line47/clk_out1
    SLICE_X2Y21          FDRE                                         r  nolabel_line47/counter3200_reg[9]/C
                         clock pessimism              0.578    95.243    
                         clock uncertainty           -0.179    95.065    
    SLICE_X2Y21          FDRE (Setup_fdre_C_R)       -0.726    94.339    nolabel_line47/counter3200_reg[9]
  -------------------------------------------------------------------
                         required time                         94.339    
                         arrival time                          -3.972    
  -------------------------------------------------------------------
                         slack                                 90.367    

Slack (MET) :             90.506ns  (required time - arrival time)
  Source:                 nolabel_line47/counter128_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            nolabel_line47/counter3200_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            96.154ns  (clk_out1_clk_wiz_1_1 rise@96.154ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.718ns  (logic 0.856ns (18.144%)  route 3.862ns (81.856%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 94.667 - 96.154 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          1.627    -0.885    nolabel_line47/clk_out1
    SLICE_X3Y18          FDRE                                         r  nolabel_line47/counter128_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDRE (Prop_fdre_C_Q)         0.456    -0.429 f  nolabel_line47/counter128_reg[6]/Q
                         net (fo=2, routed)           1.377     0.948    nolabel_line47/counter128_reg[6]
    SLICE_X4Y18          LUT6 (Prop_lut6_I3_O)        0.124     1.072 f  nolabel_line47/counter128[6]_i_4/O
                         net (fo=1, routed)           0.701     1.774    nolabel_line47/counter128[6]_i_4_n_0
    SLICE_X5Y18          LUT2 (Prop_lut2_I0_O)        0.124     1.898 r  nolabel_line47/counter128[6]_i_2/O
                         net (fo=12, routed)          1.415     3.312    nolabel_line47/counter128[6]_i_2_n_0
    SLICE_X3Y19          LUT4 (Prop_lut4_I2_O)        0.152     3.464 r  nolabel_line47/counter3200[0]_i_1/O
                         net (fo=12, routed)          0.369     3.833    nolabel_line47/counter3200[0]_i_1_n_0
    SLICE_X2Y20          FDRE                                         r  nolabel_line47/counter3200_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     96.154    96.154 r  
    W5                                                0.000    96.154 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    96.154    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    97.542 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    98.704    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    91.486 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    93.067    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    93.158 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          1.508    94.667    nolabel_line47/clk_out1
    SLICE_X2Y20          FDRE                                         r  nolabel_line47/counter3200_reg[4]/C
                         clock pessimism              0.578    95.244    
                         clock uncertainty           -0.179    95.066    
    SLICE_X2Y20          FDRE (Setup_fdre_C_R)       -0.726    94.340    nolabel_line47/counter3200_reg[4]
  -------------------------------------------------------------------
                         required time                         94.340    
                         arrival time                          -3.833    
  -------------------------------------------------------------------
                         slack                                 90.506    

Slack (MET) :             90.506ns  (required time - arrival time)
  Source:                 nolabel_line47/counter128_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            nolabel_line47/counter3200_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            96.154ns  (clk_out1_clk_wiz_1_1 rise@96.154ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.718ns  (logic 0.856ns (18.144%)  route 3.862ns (81.856%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 94.667 - 96.154 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          1.627    -0.885    nolabel_line47/clk_out1
    SLICE_X3Y18          FDRE                                         r  nolabel_line47/counter128_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDRE (Prop_fdre_C_Q)         0.456    -0.429 f  nolabel_line47/counter128_reg[6]/Q
                         net (fo=2, routed)           1.377     0.948    nolabel_line47/counter128_reg[6]
    SLICE_X4Y18          LUT6 (Prop_lut6_I3_O)        0.124     1.072 f  nolabel_line47/counter128[6]_i_4/O
                         net (fo=1, routed)           0.701     1.774    nolabel_line47/counter128[6]_i_4_n_0
    SLICE_X5Y18          LUT2 (Prop_lut2_I0_O)        0.124     1.898 r  nolabel_line47/counter128[6]_i_2/O
                         net (fo=12, routed)          1.415     3.312    nolabel_line47/counter128[6]_i_2_n_0
    SLICE_X3Y19          LUT4 (Prop_lut4_I2_O)        0.152     3.464 r  nolabel_line47/counter3200[0]_i_1/O
                         net (fo=12, routed)          0.369     3.833    nolabel_line47/counter3200[0]_i_1_n_0
    SLICE_X2Y20          FDRE                                         r  nolabel_line47/counter3200_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     96.154    96.154 r  
    W5                                                0.000    96.154 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    96.154    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    97.542 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    98.704    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    91.486 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    93.067    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    93.158 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          1.508    94.667    nolabel_line47/clk_out1
    SLICE_X2Y20          FDRE                                         r  nolabel_line47/counter3200_reg[5]/C
                         clock pessimism              0.578    95.244    
                         clock uncertainty           -0.179    95.066    
    SLICE_X2Y20          FDRE (Setup_fdre_C_R)       -0.726    94.340    nolabel_line47/counter3200_reg[5]
  -------------------------------------------------------------------
                         required time                         94.340    
                         arrival time                          -3.833    
  -------------------------------------------------------------------
                         slack                                 90.506    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 nolabel_line47/register_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            nolabel_line47/register_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.247ns (72.697%)  route 0.093ns (27.303%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          0.588    -0.593    nolabel_line47/clk_out1
    SLICE_X2Y18          FDRE                                         r  nolabel_line47/register_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.148    -0.445 r  nolabel_line47/register_reg[7]/Q
                         net (fo=1, routed)           0.093    -0.353    nolabel_line47/register_reg_n_0_[7]
    SLICE_X2Y18          LUT3 (Prop_lut3_I1_O)        0.099    -0.254 r  nolabel_line47/register[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.254    nolabel_line47/register[8]_i_1_n_0
    SLICE_X2Y18          FDRE                                         r  nolabel_line47/register_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          0.857    -0.833    nolabel_line47/clk_out1
    SLICE_X2Y18          FDRE                                         r  nolabel_line47/register_reg[8]/C
                         clock pessimism              0.239    -0.593    
                         clock uncertainty            0.179    -0.415    
    SLICE_X2Y18          FDRE (Hold_fdre_C_D)         0.121    -0.294    nolabel_line47/register_reg[8]
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 nolabel_line47/pilot_bits_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            nolabel_line47/pilot_bits_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.387%)  route 0.116ns (47.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          0.589    -0.592    nolabel_line47/clk_out1
    SLICE_X0Y17          FDRE                                         r  nolabel_line47/pilot_bits_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.128    -0.464 r  nolabel_line47/pilot_bits_reg[8]/Q
                         net (fo=1, routed)           0.116    -0.348    nolabel_line47/pilot_bits[8]
    SLICE_X0Y17          FDSE                                         r  nolabel_line47/pilot_bits_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          0.858    -0.832    nolabel_line47/clk_out1
    SLICE_X0Y17          FDSE                                         r  nolabel_line47/pilot_bits_reg[9]/C
                         clock pessimism              0.239    -0.592    
                         clock uncertainty            0.179    -0.414    
    SLICE_X0Y17          FDSE (Hold_fdse_C_D)         0.025    -0.389    nolabel_line47/pilot_bits_reg[9]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.348    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 nolabel_line47/pilot_bits_reg[14]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            nolabel_line47/pilot_bits_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.128ns (51.710%)  route 0.120ns (48.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          0.589    -0.592    nolabel_line47/clk_out1
    SLICE_X1Y17          FDSE                                         r  nolabel_line47/pilot_bits_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDSE (Prop_fdse_C_Q)         0.128    -0.464 r  nolabel_line47/pilot_bits_reg[14]/Q
                         net (fo=1, routed)           0.120    -0.345    nolabel_line47/pilot_bits[14]
    SLICE_X1Y17          FDRE                                         r  nolabel_line47/pilot_bits_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          0.858    -0.832    nolabel_line47/clk_out1
    SLICE_X1Y17          FDRE                                         r  nolabel_line47/pilot_bits_reg[15]/C
                         clock pessimism              0.239    -0.592    
                         clock uncertainty            0.179    -0.414    
    SLICE_X1Y17          FDRE (Hold_fdre_C_D)         0.023    -0.391    nolabel_line47/pilot_bits_reg[15]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 nolabel_line47/pilot_bits_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            nolabel_line47/pilot_bits_reg[14]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          0.589    -0.592    nolabel_line47/clk_out1
    SLICE_X1Y17          FDSE                                         r  nolabel_line47/pilot_bits_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDSE (Prop_fdse_C_Q)         0.128    -0.464 r  nolabel_line47/pilot_bits_reg[13]/Q
                         net (fo=1, routed)           0.119    -0.345    nolabel_line47/pilot_bits[13]
    SLICE_X1Y17          FDSE                                         r  nolabel_line47/pilot_bits_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          0.858    -0.832    nolabel_line47/clk_out1
    SLICE_X1Y17          FDSE                                         r  nolabel_line47/pilot_bits_reg[14]/C
                         clock pessimism              0.239    -0.592    
                         clock uncertainty            0.179    -0.414    
    SLICE_X1Y17          FDSE (Hold_fdse_C_D)         0.017    -0.397    nolabel_line47/pilot_bits_reg[14]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 nolabel_line47/register_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            nolabel_line47/register_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.207ns (55.930%)  route 0.163ns (44.070%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          0.588    -0.593    nolabel_line47/clk_out1
    SLICE_X2Y18          FDRE                                         r  nolabel_line47/register_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  nolabel_line47/register_reg[4]/Q
                         net (fo=1, routed)           0.163    -0.266    nolabel_line47/register_reg_n_0_[4]
    SLICE_X2Y18          LUT3 (Prop_lut3_I1_O)        0.043    -0.223 r  nolabel_line47/register[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.223    nolabel_line47/register[5]_i_1_n_0
    SLICE_X2Y18          FDRE                                         r  nolabel_line47/register_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          0.857    -0.833    nolabel_line47/clk_out1
    SLICE_X2Y18          FDRE                                         r  nolabel_line47/register_reg[5]/C
                         clock pessimism              0.239    -0.593    
                         clock uncertainty            0.179    -0.415    
    SLICE_X2Y18          FDRE (Hold_fdre_C_D)         0.131    -0.284    nolabel_line47/register_reg[5]
  -------------------------------------------------------------------
                         required time                          0.284    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 nolabel_line47/register_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            nolabel_line47/register_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.053%)  route 0.158ns (45.947%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          0.587    -0.594    nolabel_line47/clk_out1
    SLICE_X1Y19          FDRE                                         r  nolabel_line47/register_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  nolabel_line47/register_reg[0]/Q
                         net (fo=1, routed)           0.158    -0.295    nolabel_line47/register_reg_n_0_[0]
    SLICE_X1Y19          LUT3 (Prop_lut3_I1_O)        0.045    -0.250 r  nolabel_line47/register[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.250    nolabel_line47/register[1]_i_1_n_0
    SLICE_X1Y19          FDRE                                         r  nolabel_line47/register_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          0.856    -0.834    nolabel_line47/clk_out1
    SLICE_X1Y19          FDRE                                         r  nolabel_line47/register_reg[1]/C
                         clock pessimism              0.239    -0.594    
                         clock uncertainty            0.179    -0.416    
    SLICE_X1Y19          FDRE (Hold_fdre_C_D)         0.092    -0.324    nolabel_line47/register_reg[1]
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 nolabel_line47/counter2048_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            nolabel_line47/counter2048_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.186ns (49.006%)  route 0.194ns (50.994%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          0.588    -0.593    nolabel_line47/clk_out1
    SLICE_X1Y18          FDRE                                         r  nolabel_line47/counter2048_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  nolabel_line47/counter2048_reg[0]/Q
                         net (fo=9, routed)           0.194    -0.259    nolabel_line47/counter2048_reg_n_0_[0]
    SLICE_X4Y17          LUT6 (Prop_lut6_I2_O)        0.045    -0.214 r  nolabel_line47/counter2048[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.214    nolabel_line47/p_1_in[5]
    SLICE_X4Y17          FDRE                                         r  nolabel_line47/counter2048_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          0.856    -0.834    nolabel_line47/clk_out1
    SLICE_X4Y17          FDRE                                         r  nolabel_line47/counter2048_reg[5]/C
                         clock pessimism              0.274    -0.559    
                         clock uncertainty            0.179    -0.381    
    SLICE_X4Y17          FDRE (Hold_fdre_C_D)         0.092    -0.289    nolabel_line47/counter2048_reg[5]
  -------------------------------------------------------------------
                         required time                          0.289    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 nolabel_line47/counter3200_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            nolabel_line47/counter3200_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          0.587    -0.594    nolabel_line47/clk_out1
    SLICE_X2Y19          FDRE                                         r  nolabel_line47/counter3200_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  nolabel_line47/counter3200_reg[2]/Q
                         net (fo=1, routed)           0.114    -0.316    nolabel_line47/counter3200_reg_n_0_[2]
    SLICE_X2Y19          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.206 r  nolabel_line47/counter3200_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.206    nolabel_line47/counter3200_reg[0]_i_2_n_5
    SLICE_X2Y19          FDRE                                         r  nolabel_line47/counter3200_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          0.856    -0.834    nolabel_line47/clk_out1
    SLICE_X2Y19          FDRE                                         r  nolabel_line47/counter3200_reg[2]/C
                         clock pessimism              0.239    -0.594    
                         clock uncertainty            0.179    -0.416    
    SLICE_X2Y19          FDRE (Hold_fdre_C_D)         0.134    -0.282    nolabel_line47/counter3200_reg[2]
  -------------------------------------------------------------------
                         required time                          0.282    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 nolabel_line47/counter3200_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            nolabel_line47/counter3200_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          0.586    -0.595    nolabel_line47/clk_out1
    SLICE_X2Y20          FDRE                                         r  nolabel_line47/counter3200_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y20          FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  nolabel_line47/counter3200_reg[6]/Q
                         net (fo=1, routed)           0.114    -0.317    nolabel_line47/counter3200_reg_n_0_[6]
    SLICE_X2Y20          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.207 r  nolabel_line47/counter3200_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.207    nolabel_line47/counter3200_reg[4]_i_1_n_5
    SLICE_X2Y20          FDRE                                         r  nolabel_line47/counter3200_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          0.855    -0.835    nolabel_line47/clk_out1
    SLICE_X2Y20          FDRE                                         r  nolabel_line47/counter3200_reg[6]/C
                         clock pessimism              0.239    -0.595    
                         clock uncertainty            0.179    -0.417    
    SLICE_X2Y20          FDRE (Hold_fdre_C_D)         0.134    -0.283    nolabel_line47/counter3200_reg[6]
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 nolabel_line47/counter2048_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            nolabel_line47/counter2048_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.394%)  route 0.169ns (47.606%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          0.587    -0.594    nolabel_line47/clk_out1
    SLICE_X5Y17          FDRE                                         r  nolabel_line47/counter2048_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  nolabel_line47/counter2048_reg[10]/Q
                         net (fo=3, routed)           0.169    -0.284    nolabel_line47/counter2048_reg_n_0_[10]
    SLICE_X5Y17          LUT6 (Prop_lut6_I5_O)        0.045    -0.239 r  nolabel_line47/counter2048[10]_i_3/O
                         net (fo=1, routed)           0.000    -0.239    nolabel_line47/p_1_in[10]
    SLICE_X5Y17          FDRE                                         r  nolabel_line47/counter2048_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          0.856    -0.834    nolabel_line47/clk_out1
    SLICE_X5Y17          FDRE                                         r  nolabel_line47/counter2048_reg[10]/C
                         clock pessimism              0.239    -0.594    
                         clock uncertainty            0.179    -0.416    
    SLICE_X5Y17          FDRE (Hold_fdre_C_D)         0.092    -0.324    nolabel_line47/counter2048_reg[10]
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.084    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            JA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.675ns  (logic 5.083ns (40.102%)  route 7.592ns (59.898%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btnU_IBUF_inst/O
                         net (fo=7, routed)           1.473     2.926    nolabel_line47/btnU_IBUF
    SLICE_X1Y18          LUT5 (Prop_lut5_I4_O)        0.124     3.050 r  nolabel_line47/LED_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           6.119     9.170    JA_OBUF[0]
    J1                   OBUF (Prop_obuf_I_O)         3.505    12.675 r  JA_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.675    JA[0]
    J1                                                                r  JA[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.125ns  (logic 5.107ns (55.970%)  route 4.018ns (44.030%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btnU_IBUF_inst/O
                         net (fo=7, routed)           1.473     2.926    nolabel_line47/btnU_IBUF
    SLICE_X1Y18          LUT5 (Prop_lut5_I4_O)        0.124     3.050 r  nolabel_line47/LED_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           2.545     5.596    JA_OBUF[0]
    E19                  OBUF (Prop_obuf_I_O)         3.530     9.125 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.125    LED[1]
    E19                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.817ns  (logic 1.497ns (53.153%)  route 1.320ns (46.847%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=7, routed)           0.591     0.813    nolabel_line47/btnU_IBUF
    SLICE_X1Y18          LUT5 (Prop_lut5_I4_O)        0.045     0.858 r  nolabel_line47/LED_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           0.729     1.587    JA_OBUF[0]
    E19                  OBUF (Prop_obuf_I_O)         1.231     2.817 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.817    LED[1]
    E19                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            JA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.602ns  (logic 1.473ns (32.009%)  route 3.129ns (67.991%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=7, routed)           0.591     0.813    nolabel_line47/btnU_IBUF
    SLICE_X1Y18          LUT5 (Prop_lut5_I4_O)        0.045     0.858 r  nolabel_line47/LED_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           2.538     3.396    JA_OBUF[0]
    J1                   OBUF (Prop_obuf_I_O)         1.206     4.602 r  JA_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.602    JA[0]
    J1                                                                r  JA[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_1
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_1'  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.203ns  (logic 3.601ns (43.894%)  route 4.603ns (56.106%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.475ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 fall edge)
                                                     48.077    48.077 f  
    W5                                                0.000    48.077 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    48.077    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    49.535 f  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    50.768    nolabel_line48/inst/clk_in1_clk_wiz_1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    43.808 f  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    45.469    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    45.565 f  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          2.941    48.506    JA_OBUF[1]
    U16                  OBUF (Prop_obuf_I_O)         3.505    52.011 f  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    52.011    LED[0]
    U16                                                               f  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_1'  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            JA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.201ns  (logic 3.612ns (44.042%)  route 4.589ns (55.957%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.475ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 fall edge)
                                                     48.077    48.077 f  
    W5                                                0.000    48.077 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    48.077    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    49.535 f  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    50.768    nolabel_line48/inst/clk_in1_clk_wiz_1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    43.808 f  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    45.469    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    45.565 f  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          2.928    48.493    JA_OBUF[1]
    L2                   OBUF (Prop_obuf_I_O)         3.516    52.009 f  JA_OBUF[1]_inst/O
                         net (fo=0)                   0.000    52.009    JA[1]
    L2                                                                f  JA[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line47/FSM_sequential_cs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            JA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.375ns  (logic 4.085ns (35.913%)  route 7.290ns (64.087%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.475ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          1.626    -0.886    nolabel_line47/clk_out1
    SLICE_X0Y19          FDRE                                         r  nolabel_line47/FSM_sequential_cs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDRE (Prop_fdre_C_Q)         0.456    -0.430 r  nolabel_line47/FSM_sequential_cs_reg[0]/Q
                         net (fo=7, routed)           1.171     0.741    nolabel_line47/cs[0]
    SLICE_X1Y18          LUT5 (Prop_lut5_I2_O)        0.124     0.865 r  nolabel_line47/LED_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           6.119     6.984    JA_OBUF[0]
    J1                   OBUF (Prop_obuf_I_O)         3.505    10.489 r  JA_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.489    JA[0]
    J1                                                                r  JA[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line47/FSM_sequential_cs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.825ns  (logic 4.110ns (52.517%)  route 3.716ns (47.483%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.475ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          1.626    -0.886    nolabel_line47/clk_out1
    SLICE_X0Y19          FDRE                                         r  nolabel_line47/FSM_sequential_cs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDRE (Prop_fdre_C_Q)         0.456    -0.430 r  nolabel_line47/FSM_sequential_cs_reg[0]/Q
                         net (fo=7, routed)           1.171     0.741    nolabel_line47/cs[0]
    SLICE_X1Y18          LUT5 (Prop_lut5_I2_O)        0.124     0.865 r  nolabel_line47/LED_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           2.545     3.410    JA_OBUF[0]
    E19                  OBUF (Prop_obuf_I_O)         3.530     6.940 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.940    LED[1]
    E19                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_1'  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.467ns  (logic 1.232ns (49.932%)  route 1.235ns (50.068%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.475ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line48/inst/clk_in1_clk_wiz_1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          0.749    -0.432    JA_OBUF[1]
    U16                  OBUF (Prop_obuf_I_O)         1.206     0.774 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     0.774    LED[0]
    U16                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_1'  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            JA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.475ns  (logic 1.243ns (50.215%)  route 1.232ns (49.785%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.475ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line48/inst/clk_in1_clk_wiz_1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          0.746    -0.434    JA_OBUF[1]
    L2                   OBUF (Prop_obuf_I_O)         1.217     0.783 r  JA_OBUF[1]_inst/O
                         net (fo=0)                   0.000     0.783    JA[1]
    L2                                                                r  JA[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line47/register_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.354ns  (logic 1.417ns (60.172%)  route 0.938ns (39.828%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.475ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          0.588    -0.593    nolabel_line47/clk_out1
    SLICE_X1Y18          FDRE                                         r  nolabel_line47/register_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  nolabel_line47/register_reg[10]/Q
                         net (fo=4, routed)           0.209    -0.244    nolabel_line47/p_1_in_0
    SLICE_X1Y18          LUT5 (Prop_lut5_I0_O)        0.045    -0.199 r  nolabel_line47/LED_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           0.729     0.530    JA_OBUF[0]
    E19                  OBUF (Prop_obuf_I_O)         1.231     1.761 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.761    LED[1]
    E19                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line47/register_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            JA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.139ns  (logic 1.392ns (33.636%)  route 2.747ns (66.364%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.475ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          0.588    -0.593    nolabel_line47/clk_out1
    SLICE_X1Y18          FDRE                                         r  nolabel_line47/register_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  nolabel_line47/register_reg[10]/Q
                         net (fo=4, routed)           0.209    -0.244    nolabel_line47/p_1_in_0
    SLICE_X1Y18          LUT5 (Prop_lut5_I0_O)        0.045    -0.199 r  nolabel_line47/LED_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           2.538     2.339    JA_OBUF[0]
    J1                   OBUF (Prop_obuf_I_O)         1.206     3.545 r  JA_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.545    JA[0]
    J1                                                                r  JA[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_1_1
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_1_1'  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.203ns  (logic 3.601ns (43.894%)  route 4.603ns (56.106%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.464ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 fall edge)
                                                     48.077    48.077 f  
    W5                                                0.000    48.077 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    48.077    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    49.535 f  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    50.768    nolabel_line48/inst/clk_in1_clk_wiz_1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    43.808 f  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    45.469    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    45.565 f  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          2.941    48.506    JA_OBUF[1]
    U16                  OBUF (Prop_obuf_I_O)         3.505    52.011 f  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    52.011    LED[0]
    U16                                                               f  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_1_1'  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            JA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.201ns  (logic 3.612ns (44.042%)  route 4.589ns (55.957%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.464ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 fall edge)
                                                     48.077    48.077 f  
    W5                                                0.000    48.077 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    48.077    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    49.535 f  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    50.768    nolabel_line48/inst/clk_in1_clk_wiz_1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    43.808 f  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    45.469    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    45.565 f  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          2.928    48.493    JA_OBUF[1]
    L2                   OBUF (Prop_obuf_I_O)         3.516    52.009 f  JA_OBUF[1]_inst/O
                         net (fo=0)                   0.000    52.009    JA[1]
    L2                                                                f  JA[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line47/FSM_sequential_cs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            JA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.375ns  (logic 4.085ns (35.913%)  route 7.290ns (64.087%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.464ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          1.626    -0.886    nolabel_line47/clk_out1
    SLICE_X0Y19          FDRE                                         r  nolabel_line47/FSM_sequential_cs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDRE (Prop_fdre_C_Q)         0.456    -0.430 r  nolabel_line47/FSM_sequential_cs_reg[0]/Q
                         net (fo=7, routed)           1.171     0.741    nolabel_line47/cs[0]
    SLICE_X1Y18          LUT5 (Prop_lut5_I2_O)        0.124     0.865 r  nolabel_line47/LED_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           6.119     6.984    JA_OBUF[0]
    J1                   OBUF (Prop_obuf_I_O)         3.505    10.489 r  JA_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.489    JA[0]
    J1                                                                r  JA[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line47/FSM_sequential_cs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.825ns  (logic 4.110ns (52.517%)  route 3.716ns (47.483%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.464ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          1.626    -0.886    nolabel_line47/clk_out1
    SLICE_X0Y19          FDRE                                         r  nolabel_line47/FSM_sequential_cs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDRE (Prop_fdre_C_Q)         0.456    -0.430 r  nolabel_line47/FSM_sequential_cs_reg[0]/Q
                         net (fo=7, routed)           1.171     0.741    nolabel_line47/cs[0]
    SLICE_X1Y18          LUT5 (Prop_lut5_I2_O)        0.124     0.865 r  nolabel_line47/LED_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           2.545     3.410    JA_OBUF[0]
    E19                  OBUF (Prop_obuf_I_O)         3.530     6.940 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.940    LED[1]
    E19                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_1_1'  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.467ns  (logic 1.232ns (49.932%)  route 1.235ns (50.068%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.464ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line48/inst/clk_in1_clk_wiz_1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          0.749    -0.432    JA_OBUF[1]
    U16                  OBUF (Prop_obuf_I_O)         1.206     0.774 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     0.774    LED[0]
    U16                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_1_1'  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            JA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.475ns  (logic 1.243ns (50.215%)  route 1.232ns (49.785%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.464ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line48/inst/clk_in1_clk_wiz_1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          0.746    -0.434    JA_OBUF[1]
    L2                   OBUF (Prop_obuf_I_O)         1.217     0.783 r  JA_OBUF[1]_inst/O
                         net (fo=0)                   0.000     0.783    JA[1]
    L2                                                                r  JA[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line47/register_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.354ns  (logic 1.417ns (60.172%)  route 0.938ns (39.828%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.464ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          0.588    -0.593    nolabel_line47/clk_out1
    SLICE_X1Y18          FDRE                                         r  nolabel_line47/register_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  nolabel_line47/register_reg[10]/Q
                         net (fo=4, routed)           0.209    -0.244    nolabel_line47/p_1_in_0
    SLICE_X1Y18          LUT5 (Prop_lut5_I0_O)        0.045    -0.199 r  nolabel_line47/LED_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           0.729     0.530    JA_OBUF[0]
    E19                  OBUF (Prop_obuf_I_O)         1.231     1.761 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.761    LED[1]
    E19                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line47/register_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            JA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.139ns  (logic 1.392ns (33.636%)  route 2.747ns (66.364%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.464ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          0.588    -0.593    nolabel_line47/clk_out1
    SLICE_X1Y18          FDRE                                         r  nolabel_line47/register_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  nolabel_line47/register_reg[10]/Q
                         net (fo=4, routed)           0.209    -0.244    nolabel_line47/p_1_in_0
    SLICE_X1Y18          LUT5 (Prop_lut5_I0_O)        0.045    -0.199 r  nolabel_line47/LED_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           2.538     2.339    JA_OBUF[0]
    J1                   OBUF (Prop_obuf_I_O)         1.206     3.545 r  JA_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.545    JA[0]
    J1                                                                r  JA[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line48/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_1'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            nolabel_line48/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.388ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_1 fall edge)
                                                     25.000    25.000 f  
    W5                                                0.000    25.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    25.414 f  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    25.894    nolabel_line48/inst/clk_in1_clk_wiz_1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142    22.752 f  nolabel_line48/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530    23.282    nolabel_line48/inst/clkfbout_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    23.311 f  nolabel_line48/inst/clkf_buf/O
                         net (fo=1, routed)           0.817    24.127    nolabel_line48/inst/clkfbout_buf_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  nolabel_line48/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line48/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_1'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            nolabel_line48/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.388ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    nolabel_line48/inst/clk_in1_clk_wiz_1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.668 r  nolabel_line48/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.086    nolabel_line48/inst/clkfbout_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  nolabel_line48/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.538    nolabel_line48/inst/clkfbout_buf_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  nolabel_line48/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_1_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line48/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_1_1'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            nolabel_line48/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.386ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_1_1 fall edge)
                                                     25.000    25.000 f  
    W5                                                0.000    25.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    25.414 f  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    25.894    nolabel_line48/inst/clk_in1_clk_wiz_1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142    22.752 f  nolabel_line48/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530    23.282    nolabel_line48/inst/clkfbout_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    23.311 f  nolabel_line48/inst/clkf_buf/O
                         net (fo=1, routed)           0.817    24.127    nolabel_line48/inst/clkfbout_buf_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  nolabel_line48/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line48/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_1_1'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            nolabel_line48/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.386ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    nolabel_line48/inst/clk_in1_clk_wiz_1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.668 r  nolabel_line48/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.086    nolabel_line48/inst/clkfbout_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  nolabel_line48/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.538    nolabel_line48/inst/clkfbout_buf_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  nolabel_line48/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_1

Max Delay           109 Endpoints
Min Delay           109 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            nolabel_line47/register_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.901ns  (logic 1.689ns (34.467%)  route 3.212ns (65.533%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -1.486ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.475ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=5, routed)           1.452     2.893    nolabel_line47/btnC_IBUF
    SLICE_X0Y19          LUT6 (Prop_lut6_I5_O)        0.124     3.017 f  nolabel_line47/counter2048[10]_i_2/O
                         net (fo=47, routed)          0.810     3.827    nolabel_line47/pilot_bits_2
    SLICE_X3Y19          LUT2 (Prop_lut2_I1_O)        0.124     3.951 r  nolabel_line47/register[9]_i_1/O
                         net (fo=10, routed)          0.950     4.901    nolabel_line47/register[9]_i_1_n_0
    SLICE_X2Y18          FDRE                                         r  nolabel_line47/register_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          1.509    -1.486    nolabel_line47/clk_out1
    SLICE_X2Y18          FDRE                                         r  nolabel_line47/register_reg[4]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            nolabel_line47/register_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.901ns  (logic 1.689ns (34.467%)  route 3.212ns (65.533%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -1.486ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.475ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=5, routed)           1.452     2.893    nolabel_line47/btnC_IBUF
    SLICE_X0Y19          LUT6 (Prop_lut6_I5_O)        0.124     3.017 f  nolabel_line47/counter2048[10]_i_2/O
                         net (fo=47, routed)          0.810     3.827    nolabel_line47/pilot_bits_2
    SLICE_X3Y19          LUT2 (Prop_lut2_I1_O)        0.124     3.951 r  nolabel_line47/register[9]_i_1/O
                         net (fo=10, routed)          0.950     4.901    nolabel_line47/register[9]_i_1_n_0
    SLICE_X2Y18          FDRE                                         r  nolabel_line47/register_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          1.509    -1.486    nolabel_line47/clk_out1
    SLICE_X2Y18          FDRE                                         r  nolabel_line47/register_reg[5]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            nolabel_line47/register_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.901ns  (logic 1.689ns (34.467%)  route 3.212ns (65.533%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -1.486ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.475ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=5, routed)           1.452     2.893    nolabel_line47/btnC_IBUF
    SLICE_X0Y19          LUT6 (Prop_lut6_I5_O)        0.124     3.017 f  nolabel_line47/counter2048[10]_i_2/O
                         net (fo=47, routed)          0.810     3.827    nolabel_line47/pilot_bits_2
    SLICE_X3Y19          LUT2 (Prop_lut2_I1_O)        0.124     3.951 r  nolabel_line47/register[9]_i_1/O
                         net (fo=10, routed)          0.950     4.901    nolabel_line47/register[9]_i_1_n_0
    SLICE_X2Y18          FDRE                                         r  nolabel_line47/register_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          1.509    -1.486    nolabel_line47/clk_out1
    SLICE_X2Y18          FDRE                                         r  nolabel_line47/register_reg[6]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            nolabel_line47/register_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.901ns  (logic 1.689ns (34.467%)  route 3.212ns (65.533%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -1.486ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.475ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=5, routed)           1.452     2.893    nolabel_line47/btnC_IBUF
    SLICE_X0Y19          LUT6 (Prop_lut6_I5_O)        0.124     3.017 f  nolabel_line47/counter2048[10]_i_2/O
                         net (fo=47, routed)          0.810     3.827    nolabel_line47/pilot_bits_2
    SLICE_X3Y19          LUT2 (Prop_lut2_I1_O)        0.124     3.951 r  nolabel_line47/register[9]_i_1/O
                         net (fo=10, routed)          0.950     4.901    nolabel_line47/register[9]_i_1_n_0
    SLICE_X2Y18          FDRE                                         r  nolabel_line47/register_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          1.509    -1.486    nolabel_line47/clk_out1
    SLICE_X2Y18          FDRE                                         r  nolabel_line47/register_reg[7]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            nolabel_line47/register_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.901ns  (logic 1.689ns (34.467%)  route 3.212ns (65.533%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -1.486ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.475ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=5, routed)           1.452     2.893    nolabel_line47/btnC_IBUF
    SLICE_X0Y19          LUT6 (Prop_lut6_I5_O)        0.124     3.017 f  nolabel_line47/counter2048[10]_i_2/O
                         net (fo=47, routed)          0.810     3.827    nolabel_line47/pilot_bits_2
    SLICE_X3Y19          LUT2 (Prop_lut2_I1_O)        0.124     3.951 r  nolabel_line47/register[9]_i_1/O
                         net (fo=10, routed)          0.950     4.901    nolabel_line47/register[9]_i_1_n_0
    SLICE_X2Y18          FDRE                                         r  nolabel_line47/register_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          1.509    -1.486    nolabel_line47/clk_out1
    SLICE_X2Y18          FDRE                                         r  nolabel_line47/register_reg[8]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            nolabel_line47/register_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.901ns  (logic 1.689ns (34.467%)  route 3.212ns (65.533%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -1.486ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.475ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=5, routed)           1.452     2.893    nolabel_line47/btnC_IBUF
    SLICE_X0Y19          LUT6 (Prop_lut6_I5_O)        0.124     3.017 f  nolabel_line47/counter2048[10]_i_2/O
                         net (fo=47, routed)          0.810     3.827    nolabel_line47/pilot_bits_2
    SLICE_X3Y19          LUT2 (Prop_lut2_I1_O)        0.124     3.951 r  nolabel_line47/register[9]_i_1/O
                         net (fo=10, routed)          0.950     4.901    nolabel_line47/register[9]_i_1_n_0
    SLICE_X2Y18          FDRE                                         r  nolabel_line47/register_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          1.509    -1.486    nolabel_line47/clk_out1
    SLICE_X2Y18          FDRE                                         r  nolabel_line47/register_reg[9]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            nolabel_line47/register_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.768ns  (logic 1.722ns (36.122%)  route 3.046ns (63.878%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.486ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.475ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=5, routed)           1.452     2.893    nolabel_line47/btnC_IBUF
    SLICE_X0Y19          LUT6 (Prop_lut6_I5_O)        0.124     3.017 r  nolabel_line47/counter2048[10]_i_2/O
                         net (fo=47, routed)          1.006     4.023    nolabel_line47/pilot_bits_2
    SLICE_X2Y18          LUT4 (Prop_lut4_I2_O)        0.157     4.180 r  nolabel_line47/register[9]_i_2/O
                         net (fo=10, routed)          0.588     4.768    nolabel_line47/register[9]_i_2_n_0
    SLICE_X2Y18          FDRE                                         r  nolabel_line47/register_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          1.509    -1.486    nolabel_line47/clk_out1
    SLICE_X2Y18          FDRE                                         r  nolabel_line47/register_reg[4]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            nolabel_line47/register_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.768ns  (logic 1.722ns (36.122%)  route 3.046ns (63.878%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.486ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.475ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=5, routed)           1.452     2.893    nolabel_line47/btnC_IBUF
    SLICE_X0Y19          LUT6 (Prop_lut6_I5_O)        0.124     3.017 r  nolabel_line47/counter2048[10]_i_2/O
                         net (fo=47, routed)          1.006     4.023    nolabel_line47/pilot_bits_2
    SLICE_X2Y18          LUT4 (Prop_lut4_I2_O)        0.157     4.180 r  nolabel_line47/register[9]_i_2/O
                         net (fo=10, routed)          0.588     4.768    nolabel_line47/register[9]_i_2_n_0
    SLICE_X2Y18          FDRE                                         r  nolabel_line47/register_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          1.509    -1.486    nolabel_line47/clk_out1
    SLICE_X2Y18          FDRE                                         r  nolabel_line47/register_reg[5]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            nolabel_line47/register_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.768ns  (logic 1.722ns (36.122%)  route 3.046ns (63.878%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.486ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.475ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=5, routed)           1.452     2.893    nolabel_line47/btnC_IBUF
    SLICE_X0Y19          LUT6 (Prop_lut6_I5_O)        0.124     3.017 r  nolabel_line47/counter2048[10]_i_2/O
                         net (fo=47, routed)          1.006     4.023    nolabel_line47/pilot_bits_2
    SLICE_X2Y18          LUT4 (Prop_lut4_I2_O)        0.157     4.180 r  nolabel_line47/register[9]_i_2/O
                         net (fo=10, routed)          0.588     4.768    nolabel_line47/register[9]_i_2_n_0
    SLICE_X2Y18          FDRE                                         r  nolabel_line47/register_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          1.509    -1.486    nolabel_line47/clk_out1
    SLICE_X2Y18          FDRE                                         r  nolabel_line47/register_reg[6]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            nolabel_line47/register_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.768ns  (logic 1.722ns (36.122%)  route 3.046ns (63.878%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.486ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.475ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=5, routed)           1.452     2.893    nolabel_line47/btnC_IBUF
    SLICE_X0Y19          LUT6 (Prop_lut6_I5_O)        0.124     3.017 r  nolabel_line47/counter2048[10]_i_2/O
                         net (fo=47, routed)          1.006     4.023    nolabel_line47/pilot_bits_2
    SLICE_X2Y18          LUT4 (Prop_lut4_I2_O)        0.157     4.180 r  nolabel_line47/register[9]_i_2/O
                         net (fo=10, routed)          0.588     4.768    nolabel_line47/register[9]_i_2_n_0
    SLICE_X2Y18          FDRE                                         r  nolabel_line47/register_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          1.509    -1.486    nolabel_line47/clk_out1
    SLICE_X2Y18          FDRE                                         r  nolabel_line47/register_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            nolabel_line47/FSM_sequential_cs_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.771ns  (logic 0.255ns (33.006%)  route 0.517ns (66.994%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.834ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=5, routed)           0.517     0.726    nolabel_line47/btnC_IBUF
    SLICE_X0Y19          LUT6 (Prop_lut6_I0_O)        0.045     0.771 r  nolabel_line47/FSM_sequential_cs[0]_i_1/O
                         net (fo=1, routed)           0.000     0.771    nolabel_line47/FSM_sequential_cs[0]_i_1_n_0
    SLICE_X0Y19          FDRE                                         r  nolabel_line47/FSM_sequential_cs_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          0.856    -0.834    nolabel_line47/clk_out1
    SLICE_X0Y19          FDRE                                         r  nolabel_line47/FSM_sequential_cs_reg[0]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            nolabel_line47/counter128_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.907ns  (logic 0.267ns (29.432%)  route 0.640ns (70.568%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=7, routed)           0.465     0.687    nolabel_line47/btnU_IBUF
    SLICE_X0Y18          LUT6 (Prop_lut6_I5_O)        0.045     0.732 r  nolabel_line47/counter128[6]_i_1/O
                         net (fo=7, routed)           0.174     0.907    nolabel_line47/counter128[6]_i_1_n_0
    SLICE_X3Y18          FDRE                                         r  nolabel_line47/counter128_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          0.857    -0.833    nolabel_line47/clk_out1
    SLICE_X3Y18          FDRE                                         r  nolabel_line47/counter128_reg[2]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            nolabel_line47/counter128_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.907ns  (logic 0.267ns (29.432%)  route 0.640ns (70.568%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=7, routed)           0.465     0.687    nolabel_line47/btnU_IBUF
    SLICE_X0Y18          LUT6 (Prop_lut6_I5_O)        0.045     0.732 r  nolabel_line47/counter128[6]_i_1/O
                         net (fo=7, routed)           0.174     0.907    nolabel_line47/counter128[6]_i_1_n_0
    SLICE_X3Y18          FDRE                                         r  nolabel_line47/counter128_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          0.857    -0.833    nolabel_line47/clk_out1
    SLICE_X3Y18          FDRE                                         r  nolabel_line47/counter128_reg[3]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            nolabel_line47/counter128_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.907ns  (logic 0.267ns (29.432%)  route 0.640ns (70.568%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=7, routed)           0.465     0.687    nolabel_line47/btnU_IBUF
    SLICE_X0Y18          LUT6 (Prop_lut6_I5_O)        0.045     0.732 r  nolabel_line47/counter128[6]_i_1/O
                         net (fo=7, routed)           0.174     0.907    nolabel_line47/counter128[6]_i_1_n_0
    SLICE_X3Y18          FDRE                                         r  nolabel_line47/counter128_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          0.857    -0.833    nolabel_line47/clk_out1
    SLICE_X3Y18          FDRE                                         r  nolabel_line47/counter128_reg[4]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            nolabel_line47/counter128_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.907ns  (logic 0.267ns (29.432%)  route 0.640ns (70.568%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=7, routed)           0.465     0.687    nolabel_line47/btnU_IBUF
    SLICE_X0Y18          LUT6 (Prop_lut6_I5_O)        0.045     0.732 r  nolabel_line47/counter128[6]_i_1/O
                         net (fo=7, routed)           0.174     0.907    nolabel_line47/counter128[6]_i_1_n_0
    SLICE_X3Y18          FDRE                                         r  nolabel_line47/counter128_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          0.857    -0.833    nolabel_line47/clk_out1
    SLICE_X3Y18          FDRE                                         r  nolabel_line47/counter128_reg[5]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            nolabel_line47/counter128_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.907ns  (logic 0.267ns (29.432%)  route 0.640ns (70.568%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=7, routed)           0.465     0.687    nolabel_line47/btnU_IBUF
    SLICE_X0Y18          LUT6 (Prop_lut6_I5_O)        0.045     0.732 r  nolabel_line47/counter128[6]_i_1/O
                         net (fo=7, routed)           0.174     0.907    nolabel_line47/counter128[6]_i_1_n_0
    SLICE_X3Y18          FDRE                                         r  nolabel_line47/counter128_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          0.857    -0.833    nolabel_line47/clk_out1
    SLICE_X3Y18          FDRE                                         r  nolabel_line47/counter128_reg[6]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            nolabel_line47/counter128_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.911ns  (logic 0.267ns (29.305%)  route 0.644ns (70.695%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=7, routed)           0.465     0.687    nolabel_line47/btnU_IBUF
    SLICE_X0Y18          LUT6 (Prop_lut6_I5_O)        0.045     0.732 r  nolabel_line47/counter128[6]_i_1/O
                         net (fo=7, routed)           0.178     0.911    nolabel_line47/counter128[6]_i_1_n_0
    SLICE_X4Y18          FDRE                                         r  nolabel_line47/counter128_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          0.855    -0.835    nolabel_line47/clk_out1
    SLICE_X4Y18          FDRE                                         r  nolabel_line47/counter128_reg[0]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            nolabel_line47/counter128_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.911ns  (logic 0.267ns (29.305%)  route 0.644ns (70.695%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=7, routed)           0.465     0.687    nolabel_line47/btnU_IBUF
    SLICE_X0Y18          LUT6 (Prop_lut6_I5_O)        0.045     0.732 r  nolabel_line47/counter128[6]_i_1/O
                         net (fo=7, routed)           0.178     0.911    nolabel_line47/counter128[6]_i_1_n_0
    SLICE_X4Y18          FDRE                                         r  nolabel_line47/counter128_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          0.855    -0.835    nolabel_line47/clk_out1
    SLICE_X4Y18          FDRE                                         r  nolabel_line47/counter128_reg[1]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            nolabel_line47/FSM_sequential_cs_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.921ns  (logic 0.267ns (28.984%)  route 0.654ns (71.016%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.834ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=7, routed)           0.654     0.876    nolabel_line47/btnU_IBUF
    SLICE_X0Y19          LUT5 (Prop_lut5_I4_O)        0.045     0.921 r  nolabel_line47/FSM_sequential_cs[1]_i_1/O
                         net (fo=1, routed)           0.000     0.921    nolabel_line47/FSM_sequential_cs[1]_i_1_n_0
    SLICE_X0Y19          FDRE                                         r  nolabel_line47/FSM_sequential_cs_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          0.856    -0.834    nolabel_line47/clk_out1
    SLICE_X0Y19          FDRE                                         r  nolabel_line47/FSM_sequential_cs_reg[1]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            nolabel_line47/pilot_bits_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.944ns  (logic 0.255ns (26.961%)  route 0.690ns (73.039%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=5, routed)           0.570     0.779    nolabel_line47/btnC_IBUF
    SLICE_X0Y18          LUT5 (Prop_lut5_I0_O)        0.045     0.824 r  nolabel_line47/pilot_bits[15]_i_1/O
                         net (fo=16, routed)          0.120     0.944    nolabel_line47/pilot_bits[15]_i_1_n_0
    SLICE_X1Y17          FDRE                                         r  nolabel_line47/pilot_bits_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          0.858    -0.832    nolabel_line47/clk_out1
    SLICE_X1Y17          FDRE                                         r  nolabel_line47/pilot_bits_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_1_1

Max Delay           109 Endpoints
Min Delay           109 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            nolabel_line47/register_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.901ns  (logic 1.689ns (34.467%)  route 3.212ns (65.533%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -1.486ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.464ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=5, routed)           1.452     2.893    nolabel_line47/btnC_IBUF
    SLICE_X0Y19          LUT6 (Prop_lut6_I5_O)        0.124     3.017 f  nolabel_line47/counter2048[10]_i_2/O
                         net (fo=47, routed)          0.810     3.827    nolabel_line47/pilot_bits_2
    SLICE_X3Y19          LUT2 (Prop_lut2_I1_O)        0.124     3.951 r  nolabel_line47/register[9]_i_1/O
                         net (fo=10, routed)          0.950     4.901    nolabel_line47/register[9]_i_1_n_0
    SLICE_X2Y18          FDRE                                         r  nolabel_line47/register_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          1.509    -1.486    nolabel_line47/clk_out1
    SLICE_X2Y18          FDRE                                         r  nolabel_line47/register_reg[4]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            nolabel_line47/register_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.901ns  (logic 1.689ns (34.467%)  route 3.212ns (65.533%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -1.486ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.464ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=5, routed)           1.452     2.893    nolabel_line47/btnC_IBUF
    SLICE_X0Y19          LUT6 (Prop_lut6_I5_O)        0.124     3.017 f  nolabel_line47/counter2048[10]_i_2/O
                         net (fo=47, routed)          0.810     3.827    nolabel_line47/pilot_bits_2
    SLICE_X3Y19          LUT2 (Prop_lut2_I1_O)        0.124     3.951 r  nolabel_line47/register[9]_i_1/O
                         net (fo=10, routed)          0.950     4.901    nolabel_line47/register[9]_i_1_n_0
    SLICE_X2Y18          FDRE                                         r  nolabel_line47/register_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          1.509    -1.486    nolabel_line47/clk_out1
    SLICE_X2Y18          FDRE                                         r  nolabel_line47/register_reg[5]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            nolabel_line47/register_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.901ns  (logic 1.689ns (34.467%)  route 3.212ns (65.533%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -1.486ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.464ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=5, routed)           1.452     2.893    nolabel_line47/btnC_IBUF
    SLICE_X0Y19          LUT6 (Prop_lut6_I5_O)        0.124     3.017 f  nolabel_line47/counter2048[10]_i_2/O
                         net (fo=47, routed)          0.810     3.827    nolabel_line47/pilot_bits_2
    SLICE_X3Y19          LUT2 (Prop_lut2_I1_O)        0.124     3.951 r  nolabel_line47/register[9]_i_1/O
                         net (fo=10, routed)          0.950     4.901    nolabel_line47/register[9]_i_1_n_0
    SLICE_X2Y18          FDRE                                         r  nolabel_line47/register_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          1.509    -1.486    nolabel_line47/clk_out1
    SLICE_X2Y18          FDRE                                         r  nolabel_line47/register_reg[6]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            nolabel_line47/register_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.901ns  (logic 1.689ns (34.467%)  route 3.212ns (65.533%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -1.486ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.464ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=5, routed)           1.452     2.893    nolabel_line47/btnC_IBUF
    SLICE_X0Y19          LUT6 (Prop_lut6_I5_O)        0.124     3.017 f  nolabel_line47/counter2048[10]_i_2/O
                         net (fo=47, routed)          0.810     3.827    nolabel_line47/pilot_bits_2
    SLICE_X3Y19          LUT2 (Prop_lut2_I1_O)        0.124     3.951 r  nolabel_line47/register[9]_i_1/O
                         net (fo=10, routed)          0.950     4.901    nolabel_line47/register[9]_i_1_n_0
    SLICE_X2Y18          FDRE                                         r  nolabel_line47/register_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          1.509    -1.486    nolabel_line47/clk_out1
    SLICE_X2Y18          FDRE                                         r  nolabel_line47/register_reg[7]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            nolabel_line47/register_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.901ns  (logic 1.689ns (34.467%)  route 3.212ns (65.533%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -1.486ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.464ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=5, routed)           1.452     2.893    nolabel_line47/btnC_IBUF
    SLICE_X0Y19          LUT6 (Prop_lut6_I5_O)        0.124     3.017 f  nolabel_line47/counter2048[10]_i_2/O
                         net (fo=47, routed)          0.810     3.827    nolabel_line47/pilot_bits_2
    SLICE_X3Y19          LUT2 (Prop_lut2_I1_O)        0.124     3.951 r  nolabel_line47/register[9]_i_1/O
                         net (fo=10, routed)          0.950     4.901    nolabel_line47/register[9]_i_1_n_0
    SLICE_X2Y18          FDRE                                         r  nolabel_line47/register_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          1.509    -1.486    nolabel_line47/clk_out1
    SLICE_X2Y18          FDRE                                         r  nolabel_line47/register_reg[8]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            nolabel_line47/register_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.901ns  (logic 1.689ns (34.467%)  route 3.212ns (65.533%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -1.486ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.464ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=5, routed)           1.452     2.893    nolabel_line47/btnC_IBUF
    SLICE_X0Y19          LUT6 (Prop_lut6_I5_O)        0.124     3.017 f  nolabel_line47/counter2048[10]_i_2/O
                         net (fo=47, routed)          0.810     3.827    nolabel_line47/pilot_bits_2
    SLICE_X3Y19          LUT2 (Prop_lut2_I1_O)        0.124     3.951 r  nolabel_line47/register[9]_i_1/O
                         net (fo=10, routed)          0.950     4.901    nolabel_line47/register[9]_i_1_n_0
    SLICE_X2Y18          FDRE                                         r  nolabel_line47/register_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          1.509    -1.486    nolabel_line47/clk_out1
    SLICE_X2Y18          FDRE                                         r  nolabel_line47/register_reg[9]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            nolabel_line47/register_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.768ns  (logic 1.722ns (36.122%)  route 3.046ns (63.878%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.486ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.464ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=5, routed)           1.452     2.893    nolabel_line47/btnC_IBUF
    SLICE_X0Y19          LUT6 (Prop_lut6_I5_O)        0.124     3.017 r  nolabel_line47/counter2048[10]_i_2/O
                         net (fo=47, routed)          1.006     4.023    nolabel_line47/pilot_bits_2
    SLICE_X2Y18          LUT4 (Prop_lut4_I2_O)        0.157     4.180 r  nolabel_line47/register[9]_i_2/O
                         net (fo=10, routed)          0.588     4.768    nolabel_line47/register[9]_i_2_n_0
    SLICE_X2Y18          FDRE                                         r  nolabel_line47/register_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          1.509    -1.486    nolabel_line47/clk_out1
    SLICE_X2Y18          FDRE                                         r  nolabel_line47/register_reg[4]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            nolabel_line47/register_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.768ns  (logic 1.722ns (36.122%)  route 3.046ns (63.878%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.486ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.464ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=5, routed)           1.452     2.893    nolabel_line47/btnC_IBUF
    SLICE_X0Y19          LUT6 (Prop_lut6_I5_O)        0.124     3.017 r  nolabel_line47/counter2048[10]_i_2/O
                         net (fo=47, routed)          1.006     4.023    nolabel_line47/pilot_bits_2
    SLICE_X2Y18          LUT4 (Prop_lut4_I2_O)        0.157     4.180 r  nolabel_line47/register[9]_i_2/O
                         net (fo=10, routed)          0.588     4.768    nolabel_line47/register[9]_i_2_n_0
    SLICE_X2Y18          FDRE                                         r  nolabel_line47/register_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          1.509    -1.486    nolabel_line47/clk_out1
    SLICE_X2Y18          FDRE                                         r  nolabel_line47/register_reg[5]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            nolabel_line47/register_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.768ns  (logic 1.722ns (36.122%)  route 3.046ns (63.878%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.486ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.464ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=5, routed)           1.452     2.893    nolabel_line47/btnC_IBUF
    SLICE_X0Y19          LUT6 (Prop_lut6_I5_O)        0.124     3.017 r  nolabel_line47/counter2048[10]_i_2/O
                         net (fo=47, routed)          1.006     4.023    nolabel_line47/pilot_bits_2
    SLICE_X2Y18          LUT4 (Prop_lut4_I2_O)        0.157     4.180 r  nolabel_line47/register[9]_i_2/O
                         net (fo=10, routed)          0.588     4.768    nolabel_line47/register[9]_i_2_n_0
    SLICE_X2Y18          FDRE                                         r  nolabel_line47/register_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          1.509    -1.486    nolabel_line47/clk_out1
    SLICE_X2Y18          FDRE                                         r  nolabel_line47/register_reg[6]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            nolabel_line47/register_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.768ns  (logic 1.722ns (36.122%)  route 3.046ns (63.878%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.486ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.464ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=5, routed)           1.452     2.893    nolabel_line47/btnC_IBUF
    SLICE_X0Y19          LUT6 (Prop_lut6_I5_O)        0.124     3.017 r  nolabel_line47/counter2048[10]_i_2/O
                         net (fo=47, routed)          1.006     4.023    nolabel_line47/pilot_bits_2
    SLICE_X2Y18          LUT4 (Prop_lut4_I2_O)        0.157     4.180 r  nolabel_line47/register[9]_i_2/O
                         net (fo=10, routed)          0.588     4.768    nolabel_line47/register[9]_i_2_n_0
    SLICE_X2Y18          FDRE                                         r  nolabel_line47/register_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          1.509    -1.486    nolabel_line47/clk_out1
    SLICE_X2Y18          FDRE                                         r  nolabel_line47/register_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            nolabel_line47/FSM_sequential_cs_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.771ns  (logic 0.255ns (33.006%)  route 0.517ns (66.994%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.834ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=5, routed)           0.517     0.726    nolabel_line47/btnC_IBUF
    SLICE_X0Y19          LUT6 (Prop_lut6_I0_O)        0.045     0.771 r  nolabel_line47/FSM_sequential_cs[0]_i_1/O
                         net (fo=1, routed)           0.000     0.771    nolabel_line47/FSM_sequential_cs[0]_i_1_n_0
    SLICE_X0Y19          FDRE                                         r  nolabel_line47/FSM_sequential_cs_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          0.856    -0.834    nolabel_line47/clk_out1
    SLICE_X0Y19          FDRE                                         r  nolabel_line47/FSM_sequential_cs_reg[0]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            nolabel_line47/counter128_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.907ns  (logic 0.267ns (29.432%)  route 0.640ns (70.568%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=7, routed)           0.465     0.687    nolabel_line47/btnU_IBUF
    SLICE_X0Y18          LUT6 (Prop_lut6_I5_O)        0.045     0.732 r  nolabel_line47/counter128[6]_i_1/O
                         net (fo=7, routed)           0.174     0.907    nolabel_line47/counter128[6]_i_1_n_0
    SLICE_X3Y18          FDRE                                         r  nolabel_line47/counter128_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          0.857    -0.833    nolabel_line47/clk_out1
    SLICE_X3Y18          FDRE                                         r  nolabel_line47/counter128_reg[2]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            nolabel_line47/counter128_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.907ns  (logic 0.267ns (29.432%)  route 0.640ns (70.568%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=7, routed)           0.465     0.687    nolabel_line47/btnU_IBUF
    SLICE_X0Y18          LUT6 (Prop_lut6_I5_O)        0.045     0.732 r  nolabel_line47/counter128[6]_i_1/O
                         net (fo=7, routed)           0.174     0.907    nolabel_line47/counter128[6]_i_1_n_0
    SLICE_X3Y18          FDRE                                         r  nolabel_line47/counter128_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          0.857    -0.833    nolabel_line47/clk_out1
    SLICE_X3Y18          FDRE                                         r  nolabel_line47/counter128_reg[3]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            nolabel_line47/counter128_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.907ns  (logic 0.267ns (29.432%)  route 0.640ns (70.568%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=7, routed)           0.465     0.687    nolabel_line47/btnU_IBUF
    SLICE_X0Y18          LUT6 (Prop_lut6_I5_O)        0.045     0.732 r  nolabel_line47/counter128[6]_i_1/O
                         net (fo=7, routed)           0.174     0.907    nolabel_line47/counter128[6]_i_1_n_0
    SLICE_X3Y18          FDRE                                         r  nolabel_line47/counter128_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          0.857    -0.833    nolabel_line47/clk_out1
    SLICE_X3Y18          FDRE                                         r  nolabel_line47/counter128_reg[4]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            nolabel_line47/counter128_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.907ns  (logic 0.267ns (29.432%)  route 0.640ns (70.568%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=7, routed)           0.465     0.687    nolabel_line47/btnU_IBUF
    SLICE_X0Y18          LUT6 (Prop_lut6_I5_O)        0.045     0.732 r  nolabel_line47/counter128[6]_i_1/O
                         net (fo=7, routed)           0.174     0.907    nolabel_line47/counter128[6]_i_1_n_0
    SLICE_X3Y18          FDRE                                         r  nolabel_line47/counter128_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          0.857    -0.833    nolabel_line47/clk_out1
    SLICE_X3Y18          FDRE                                         r  nolabel_line47/counter128_reg[5]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            nolabel_line47/counter128_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.907ns  (logic 0.267ns (29.432%)  route 0.640ns (70.568%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=7, routed)           0.465     0.687    nolabel_line47/btnU_IBUF
    SLICE_X0Y18          LUT6 (Prop_lut6_I5_O)        0.045     0.732 r  nolabel_line47/counter128[6]_i_1/O
                         net (fo=7, routed)           0.174     0.907    nolabel_line47/counter128[6]_i_1_n_0
    SLICE_X3Y18          FDRE                                         r  nolabel_line47/counter128_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          0.857    -0.833    nolabel_line47/clk_out1
    SLICE_X3Y18          FDRE                                         r  nolabel_line47/counter128_reg[6]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            nolabel_line47/counter128_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.911ns  (logic 0.267ns (29.305%)  route 0.644ns (70.695%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=7, routed)           0.465     0.687    nolabel_line47/btnU_IBUF
    SLICE_X0Y18          LUT6 (Prop_lut6_I5_O)        0.045     0.732 r  nolabel_line47/counter128[6]_i_1/O
                         net (fo=7, routed)           0.178     0.911    nolabel_line47/counter128[6]_i_1_n_0
    SLICE_X4Y18          FDRE                                         r  nolabel_line47/counter128_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          0.855    -0.835    nolabel_line47/clk_out1
    SLICE_X4Y18          FDRE                                         r  nolabel_line47/counter128_reg[0]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            nolabel_line47/counter128_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.911ns  (logic 0.267ns (29.305%)  route 0.644ns (70.695%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=7, routed)           0.465     0.687    nolabel_line47/btnU_IBUF
    SLICE_X0Y18          LUT6 (Prop_lut6_I5_O)        0.045     0.732 r  nolabel_line47/counter128[6]_i_1/O
                         net (fo=7, routed)           0.178     0.911    nolabel_line47/counter128[6]_i_1_n_0
    SLICE_X4Y18          FDRE                                         r  nolabel_line47/counter128_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          0.855    -0.835    nolabel_line47/clk_out1
    SLICE_X4Y18          FDRE                                         r  nolabel_line47/counter128_reg[1]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            nolabel_line47/FSM_sequential_cs_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.921ns  (logic 0.267ns (28.984%)  route 0.654ns (71.016%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.834ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=7, routed)           0.654     0.876    nolabel_line47/btnU_IBUF
    SLICE_X0Y19          LUT5 (Prop_lut5_I4_O)        0.045     0.921 r  nolabel_line47/FSM_sequential_cs[1]_i_1/O
                         net (fo=1, routed)           0.000     0.921    nolabel_line47/FSM_sequential_cs[1]_i_1_n_0
    SLICE_X0Y19          FDRE                                         r  nolabel_line47/FSM_sequential_cs_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          0.856    -0.834    nolabel_line47/clk_out1
    SLICE_X0Y19          FDRE                                         r  nolabel_line47/FSM_sequential_cs_reg[1]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            nolabel_line47/pilot_bits_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.944ns  (logic 0.255ns (26.961%)  route 0.690ns (73.039%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=5, routed)           0.570     0.779    nolabel_line47/btnC_IBUF
    SLICE_X0Y18          LUT5 (Prop_lut5_I0_O)        0.045     0.824 r  nolabel_line47/pilot_bits[15]_i_1/O
                         net (fo=16, routed)          0.120     0.944    nolabel_line47/pilot_bits[15]_i_1_n_0
    SLICE_X1Y17          FDRE                                         r  nolabel_line47/pilot_bits_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line48/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line48/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line48/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line48/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line48/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line48/inst/clkout1_buf/O
                         net (fo=63, routed)          0.858    -0.832    nolabel_line47/clk_out1
    SLICE_X1Y17          FDRE                                         r  nolabel_line47/pilot_bits_reg[0]/C





