// Seed: 4223918216
module module_0 (
    input supply1 id_0,
    input wor id_1,
    input wor id_2,
    input wor id_3,
    input uwire id_4,
    input wand id_5,
    output supply1 id_6,
    input supply1 id_7,
    input tri0 id_8,
    input wor id_9
    , id_14,
    output tri0 id_10,
    input wire id_11,
    input wire id_12
);
  assign id_6#(1 - 1 ^ 1, -1'b0) = id_4;
  wire [1 : -1] id_15;
  wire id_16;
  assign module_1.id_3 = 0;
  assign id_10 = id_0 ? 1'd0 : !-1 - 1;
endmodule
module module_1 (
    output tri0 id_0,
    input tri id_1,
    input supply0 id_2,
    output supply0 id_3,
    output supply1 id_4
);
  wire id_6;
  not primCall (id_3, id_6);
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_1,
      id_2,
      id_2,
      id_4,
      id_2,
      id_2,
      id_1,
      id_4,
      id_1,
      id_1
  );
endmodule
