Xilinx Platform Studio (XPS)
Xilinx EDK 13.1 Build EDK_O.40d
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

Generated Block Diagram.
Diagram Controls
Zoom In/Out = ALT + (Mouse + Left Button) or ARROW UP/DOWN.
Pan = SHIFT + (Mouse + Left Button) or ARROW UP/DOWN/LEFT/RIGHT.
Writing filter settings....
Done writing filter settings to:
	D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\etc\system.filters
Done writing Tab View settings to:
	D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\etc\system.gui
Generated Block Diagram.
Diagram Controls
Zoom In/Out = ALT + (Mouse + Left Button) or ARROW UP/DOWN.
Pan = SHIFT + (Mouse + Left Button) or ARROW UP/DOWN/LEFT/RIGHT.
Writing filter settings....
Done writing filter settings to:
	D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\etc\system.filters
Done writing Tab View settings to:
	D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 13.1 Build EDK_O.40d
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

Generated Block Diagram.
Diagram Controls
Zoom In/Out = ALT + (Mouse + Left Button) or ARROW UP/DOWN.
Pan = SHIFT + (Mouse + Left Button) or ARROW UP/DOWN/LEFT/RIGHT.
Assigned Driver funprof 1.00.a for instance funprof_0
funprof_0 has been added to the project
WARNING:EDK:2137 - Peripheral funprof_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral funprof_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) dlmb_cntlr	dlmb
  (0000000000-0x00001fff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) Push_Buttons_4Bit	mb_plb
  (0x81420000-0x8142ffff) LEDs_4Bit	mb_plb
  (0x81440000-0x8144ffff) DIP_Switches_4Bit	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xcd400000-0xcd40ffff) funprof_0	mb_plb
Generated Addresses Successfully
Generated Block Diagram.
Diagram Controls
Zoom In/Out = ALT + (Mouse + Left Button) or ARROW UP/DOWN.
Pan = SHIFT + (Mouse + Left Button) or ARROW UP/DOWN/LEFT/RIGHT.

********************************************************************************
At Local date and time: Mon Sep 07 12:48:47 2015
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system.xmp -exit_on_error -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Release 13.1 - psf2Edward EDK_O.40d (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 6 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
WARNING:EDK - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found. Port
   will be driven to GND -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 230 
WARNING:EDK - PORT: Trace_Reg_Write, CONNECTOR: microblaze_0_Trace_Reg_Write -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   45 
WARNING:EDK - PORT: Trace_Reg_Addr, CONNECTOR: microblaze_0_Trace_Reg_Addr -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   46 
WARNING:EDK - PORT: Trace_MSR_Reg, CONNECTOR: microblaze_0_Trace_MSR_Reg -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   47 
WARNING:EDK - PORT: Trace_PID_Reg, CONNECTOR: microblaze_0_Trace_PID_Reg -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   48 
WARNING:EDK - PORT: Trace_New_Reg_Value, CONNECTOR:
   microblaze_0_Trace_New_Reg_Value - floating connection -
   D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 49 
WARNING:EDK - PORT: Trace_Exception_Taken, CONNECTOR:
   microblaze_0_Trace_Exception_Taken - floating connection -
   D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 50 
WARNING:EDK - PORT: Trace_Exception_Kind, CONNECTOR:
   microblaze_0_Trace_Exception_Kind - floating connection -
   D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 51 
WARNING:EDK - PORT: Trace_Jump_Taken, CONNECTOR: microblaze_0_Trace_Jump_Taken -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   52 
WARNING:EDK - PORT: Trace_Delay_Slot, CONNECTOR: microblaze_0_Trace_Delay_Slot -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   53 
WARNING:EDK - PORT: Trace_Data_Address, CONNECTOR:
   microblaze_0_Trace_Data_Address - floating connection -
   D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 54 
WARNING:EDK - PORT: Trace_Data_Access, CONNECTOR: microblaze_0_Trace_Data_Access
   - floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs
   line 55 
WARNING:EDK - PORT: Trace_Data_Read, CONNECTOR: microblaze_0_Trace_Data_Read -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   56 
WARNING:EDK - PORT: Trace_Data_Write, CONNECTOR: microblaze_0_Trace_Data_Write -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   57 
WARNING:EDK - PORT: Trace_Data_Write_Value, CONNECTOR:
   microblaze_0_Trace_Data_Write_Value - floating connection -
   D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 58 
WARNING:EDK - PORT: Trace_Data_Byte_Enable, CONNECTOR:
   microblaze_0_Trace_Data_Byte_Enable - floating connection -
   D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 59 
WARNING:EDK - PORT: Trace_DCache_Req, CONNECTOR: microblaze_0_Trace_DCache_Req -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   60 
WARNING:EDK - PORT: Trace_DCache_Hit, CONNECTOR: microblaze_0_Trace_DCache_Hit -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   61 
WARNING:EDK - PORT: Trace_DCache_Rdy, CONNECTOR: microblaze_0_Trace_DCache_Rdy -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   62 
WARNING:EDK - PORT: Trace_DCache_Read, CONNECTOR: microblaze_0_Trace_DCache_Read
   - floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs
   line 63 
WARNING:EDK - PORT: Trace_ICache_Req, CONNECTOR: microblaze_0_Trace_ICache_Req -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   64 
WARNING:EDK - PORT: Trace_ICache_Hit, CONNECTOR: microblaze_0_Trace_ICache_Hit -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   65 
WARNING:EDK - PORT: Trace_ICache_Rdy, CONNECTOR: microblaze_0_Trace_ICache_Rdy -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   66 
WARNING:EDK - PORT: Trace_OF_PipeRun, CONNECTOR: microblaze_0_Trace_OF_PipeRun -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   67 
WARNING:EDK - PORT: Trace_EX_PipeRun, CONNECTOR: microblaze_0_Trace_EX_PipeRun -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   68 
WARNING:EDK - PORT: Trace_MEM_PipeRun, CONNECTOR: microblaze_0_Trace_MEM_PipeRun
   - floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs
   line 69 
WARNING:EDK - PORT: Trace_MB_Halted, CONNECTOR: microblaze_0_Trace_MB_Halted -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   70 
WARNING:EDK - PORT: Trace_Jump_Hit, CONNECTOR: microblaze_0_Trace_Jump_Hit -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   71 
WARNING:EDK - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 223 
WARNING:EDK - PORT: bscan_reset, CONNECTOR: bscan_reset - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 224 
WARNING:EDK - PORT: bscan_shift, CONNECTOR: bscan_shift - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 225 
WARNING:EDK - PORT: bscan_update, CONNECTOR: bscan_update - floating connection
   -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 226 
WARNING:EDK - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 227 
WARNING:EDK - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 228 
WARNING:EDK - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 229 
WARNING:EDK - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset - floating
   connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 210 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK\SDK_Export\hw/system.html  -make_docs_local
Release 13.1 - xdsgen EDK_O.40d (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Generated Block Diagram.
Rasterizing microblaze_0.jpg.....
Rasterizing mb_plb.jpg.....
Rasterizing ilmb.jpg.....
Rasterizing dlmb.jpg.....
Rasterizing dlmb_cntlr.jpg.....
Rasterizing ilmb_cntlr.jpg.....
Rasterizing lmb_bram.jpg.....
Rasterizing RS232_Uart_1.jpg.....
Rasterizing LEDs_4Bit.jpg.....
Rasterizing Push_Buttons_4Bit.jpg.....
Rasterizing DIP_Switches_4Bit.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing mdm_0.jpg.....
Rasterizing proc_sys_reset_0.jpg.....
Rasterizing funprof_0.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx45tfgg484-3 -lang vhdl    -msg __xps/ise/xmsgprops.lst system.mhs

Release 13.1 - platgen Xilinx EDK 13.1 Build EDK_O.40d
 (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx45tfgg484-3 -lang vhdl -msg
__xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:56 - Part 'xc6slx45t' is not a WebPack part.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse D:/Pavan_FPGA_Projects/Prj_funprof_v1.0/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) dlmb_cntlr	dlmb
  (0000000000-0x00001fff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) Push_Buttons_4Bit	mb_plb
  (0x81420000-0x8142ffff) LEDs_4Bit	mb_plb
  (0x81440000-0x8144ffff) DIP_Switches_4Bit	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xcd400000-0xcd40ffff) funprof_0	mb_plb
INFO:EDK - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 69 
INFO:EDK - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 6 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 70 
INFO:EDK - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 71 
INFO:EDK - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 73 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 
INFO:EDK - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding PARAMETER
   C_MEMSIZE value to 0x2000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 
INFO:EDK - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a
   \data\xps_uartlite_v2_1_0.mpd line 74 
INFO:EDK - IPNAME: xps_gpio, INSTANCE:LEDs_4Bit - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 
INFO:EDK - IPNAME: xps_gpio, INSTANCE:Push_Buttons_4Bit - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 
INFO:EDK - IPNAME: xps_gpio, INSTANCE:DIP_Switches_4Bit - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 
INFO:EDK - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 83 
INFO:EDK - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 84 
INFO:EDK - IPNAME: funprof, INSTANCE:funprof_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32 -
   D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\pcores\funprof_v1_00_a\data\funprof_v
   2_1_0.mpd line 27 
INFO:EDK - IPNAME: funprof, INSTANCE:funprof_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\pcores\funprof_v1_00_a\data\funprof_v
   2_1_0.mpd line 28 
INFO:EDK - IPNAME: funprof, INSTANCE:funprof_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\pcores\funprof_v1_00_a\data\funprof_v
   2_1_0.mpd line 29 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 6 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found. Port
   will be driven to GND -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 230 
WARNING:EDK - PORT: Trace_Reg_Write, CONNECTOR: microblaze_0_Trace_Reg_Write -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   45 
WARNING:EDK - PORT: Trace_Reg_Addr, CONNECTOR: microblaze_0_Trace_Reg_Addr -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   46 
WARNING:EDK - PORT: Trace_MSR_Reg, CONNECTOR: microblaze_0_Trace_MSR_Reg -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   47 
WARNING:EDK - PORT: Trace_PID_Reg, CONNECTOR: microblaze_0_Trace_PID_Reg -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   48 
WARNING:EDK - PORT: Trace_New_Reg_Value, CONNECTOR:
   microblaze_0_Trace_New_Reg_Value - floating connection -
   D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 49 
WARNING:EDK - PORT: Trace_Exception_Taken, CONNECTOR:
   microblaze_0_Trace_Exception_Taken - floating connection -
   D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 50 
WARNING:EDK - PORT: Trace_Exception_Kind, CONNECTOR:
   microblaze_0_Trace_Exception_Kind - floating connection -
   D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 51 
WARNING:EDK - PORT: Trace_Jump_Taken, CONNECTOR: microblaze_0_Trace_Jump_Taken -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   52 
WARNING:EDK - PORT: Trace_Delay_Slot, CONNECTOR: microblaze_0_Trace_Delay_Slot -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   53 
WARNING:EDK - PORT: Trace_Data_Address, CONNECTOR:
   microblaze_0_Trace_Data_Address - floating connection -
   D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 54 
WARNING:EDK - PORT: Trace_Data_Access, CONNECTOR: microblaze_0_Trace_Data_Access
   - floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs
   line 55 
WARNING:EDK - PORT: Trace_Data_Read, CONNECTOR: microblaze_0_Trace_Data_Read -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   56 
WARNING:EDK - PORT: Trace_Data_Write, CONNECTOR: microblaze_0_Trace_Data_Write -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   57 
WARNING:EDK - PORT: Trace_Data_Write_Value, CONNECTOR:
   microblaze_0_Trace_Data_Write_Value - floating connection -
   D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 58 
WARNING:EDK - PORT: Trace_Data_Byte_Enable, CONNECTOR:
   microblaze_0_Trace_Data_Byte_Enable - floating connection -
   D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 59 
WARNING:EDK - PORT: Trace_DCache_Req, CONNECTOR: microblaze_0_Trace_DCache_Req -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   60 
WARNING:EDK - PORT: Trace_DCache_Hit, CONNECTOR: microblaze_0_Trace_DCache_Hit -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   61 
WARNING:EDK - PORT: Trace_DCache_Rdy, CONNECTOR: microblaze_0_Trace_DCache_Rdy -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   62 
WARNING:EDK - PORT: Trace_DCache_Read, CONNECTOR: microblaze_0_Trace_DCache_Read
   - floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs
   line 63 
WARNING:EDK - PORT: Trace_ICache_Req, CONNECTOR: microblaze_0_Trace_ICache_Req -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   64 
WARNING:EDK - PORT: Trace_ICache_Hit, CONNECTOR: microblaze_0_Trace_ICache_Hit -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   65 
WARNING:EDK - PORT: Trace_ICache_Rdy, CONNECTOR: microblaze_0_Trace_ICache_Rdy -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   66 
WARNING:EDK - PORT: Trace_OF_PipeRun, CONNECTOR: microblaze_0_Trace_OF_PipeRun -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   67 
WARNING:EDK - PORT: Trace_EX_PipeRun, CONNECTOR: microblaze_0_Trace_EX_PipeRun -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   68 
WARNING:EDK - PORT: Trace_MEM_PipeRun, CONNECTOR: microblaze_0_Trace_MEM_PipeRun
   - floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs
   line 69 
WARNING:EDK - PORT: Trace_MB_Halted, CONNECTOR: microblaze_0_Trace_MB_Halted -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   70 
WARNING:EDK - PORT: Trace_Jump_Hit, CONNECTOR: microblaze_0_Trace_Jump_Hit -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   71 
WARNING:EDK - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 223 
WARNING:EDK - PORT: bscan_reset, CONNECTOR: bscan_reset - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 224 
WARNING:EDK - PORT: bscan_shift, CONNECTOR: bscan_shift - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 225 
WARNING:EDK - PORT: bscan_update, CONNECTOR: bscan_update - floating connection
   -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 226 
WARNING:EDK - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 227 
WARNING:EDK - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 228 
WARNING:EDK - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 229 
WARNING:EDK - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset - floating
   connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 210 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 217 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 220 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 320 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 350 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 385 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 386 
INFO:EDK - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is overriding
   PARAMETER C_MASK value to 0x80000000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is overriding
   PARAMETER C_MASK value to 0x80000000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 78 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 113 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 173 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:microblaze_0 - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
31 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:mb_plb - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 74 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:ilmb - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 81 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:dlmb - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 88 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:dlmb_cntlr - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 95
- Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:ilmb_cntlr - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
104 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:lmb_bram - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 113
- Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:rs232_uart_1 - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
120 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:leds_4bit - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 134
- Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:push_buttons_4bit - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs
line 147 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:dip_switches_4bit - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs
line 160 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:clock_generator_0 - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs
line 173 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:mdm_0 - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 188 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:proc_sys_reset_0 - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs
line 200 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:funprof_0 - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 213
- Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
ERROR:HDLCompiler:1156 - "D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\hdl\funprof_0_wrapper.vhd" Line 81: Formal port <P_Trace_Instruction> does not exist in entity <funprof>.  Please compare the definition of block <funprof> to its component declaration and its instantion to detect the mismatch.
ERROR:HDLCompiler:1156 - "D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\hdl\funprof_0_wrapper.vhd" Line 82: Formal port <P_Trace_Valid_Instr> does not exist in entity <funprof>.  Please compare the definition of block <funprof> to its component declaration and its instantion to detect the mismatch.
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\synthesis\funprof_0_wrapper_xst.srp
   for details

Running NGCBUILD ...
IPNAME:microblaze_0_wrapper INSTANCE:microblaze_0 -
D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 31 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.1\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6slx45tfgg484-3 -intstyle silent -i -sd .. microblaze_0_wrapper.ngc
../microblaze_0_wrapper

Reading NGO file
"D:/Pavan_FPGA_Projects/Prj_funprof_v1.0/implementation/microblaze_0_wrapper/mic
roblaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:ilmb_wrapper INSTANCE:ilmb -
D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 81 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.1\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6slx45tfgg484-3 -intstyle silent -i -sd .. ilmb_wrapper.ngc ../ilmb_wrapper

Reading NGO file
"D:/Pavan_FPGA_Projects/Prj_funprof_v1.0/implementation/ilmb_wrapper/ilmb_wrappe
r.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:dlmb_wrapper INSTANCE:dlmb -
D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 88 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.1\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6slx45tfgg484-3 -intstyle silent -i -sd .. dlmb_wrapper.ngc ../dlmb_wrapper

Reading NGO file
"D:/Pavan_FPGA_Projects/Prj_funprof_v1.0/implementation/dlmb_wrapper/dlmb_wrappe
r.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:rs232_uart_1_wrapper INSTANCE:rs232_uart_1 -
D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 120 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.1\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6slx45tfgg484-3 -intstyle silent -i -sd .. rs232_uart_1_wrapper.ngc
../rs232_uart_1_wrapper

Reading NGO file
"D:/Pavan_FPGA_Projects/Prj_funprof_v1.0/implementation/rs232_uart_1_wrapper/rs2
32_uart_1_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../rs232_uart_1_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../rs232_uart_1_wrapper.blc"...

NGCBUILD done.
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 173 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.1\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6slx45tfgg484-3 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper

Reading NGO file
"D:/Pavan_FPGA_Projects/Prj_funprof_v1.0/implementation/clock_generator_0_wrappe
r/clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2
Done!

********************************************************************************
At Local date and time: Tue Sep 08 11:33:52 2015
 make -f system.make exporttosdk started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx45tfgg484-3 -lang vhdl    -msg __xps/ise/xmsgprops.lst system.mhs

Release 13.1 - platgen Xilinx EDK 13.1 Build EDK_O.40d
 (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx45tfgg484-3 -lang vhdl -msg
__xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:56 - Part 'xc6slx45t' is not a WebPack part.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse D:/Pavan_FPGA_Projects/Prj_funprof_v1.0/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) dlmb_cntlr	dlmb
  (0000000000-0x00001fff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) Push_Buttons_4Bit	mb_plb
  (0x81420000-0x8142ffff) LEDs_4Bit	mb_plb
  (0x81440000-0x8144ffff) DIP_Switches_4Bit	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xcd400000-0xcd40ffff) funprof_0	mb_plb
INFO:EDK - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 69 
INFO:EDK - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 6 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 70 
INFO:EDK - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 71 
INFO:EDK - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 73 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 
INFO:EDK - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding PARAMETER
   C_MEMSIZE value to 0x2000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 
INFO:EDK - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a
   \data\xps_uartlite_v2_1_0.mpd line 74 
INFO:EDK - IPNAME: xps_gpio, INSTANCE:LEDs_4Bit - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 
INFO:EDK - IPNAME: xps_gpio, INSTANCE:Push_Buttons_4Bit - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 
INFO:EDK - IPNAME: xps_gpio, INSTANCE:DIP_Switches_4Bit - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 
INFO:EDK - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 83 
INFO:EDK - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 84 
INFO:EDK - IPNAME: funprof, INSTANCE:funprof_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32 -
   D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\pcores\funprof_v1_00_a\data\funprof_v
   2_1_0.mpd line 27 
INFO:EDK - IPNAME: funprof, INSTANCE:funprof_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\pcores\funprof_v1_00_a\data\funprof_v
   2_1_0.mpd line 28 
INFO:EDK - IPNAME: funprof, INSTANCE:funprof_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\pcores\funprof_v1_00_a\data\funprof_v
   2_1_0.mpd line 29 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 6 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found. Port
   will be driven to GND -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 230 
WARNING:EDK - PORT: Trace_Reg_Write, CONNECTOR: microblaze_0_Trace_Reg_Write -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   45 
WARNING:EDK - PORT: Trace_Reg_Addr, CONNECTOR: microblaze_0_Trace_Reg_Addr -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   46 
WARNING:EDK - PORT: Trace_MSR_Reg, CONNECTOR: microblaze_0_Trace_MSR_Reg -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   47 
WARNING:EDK - PORT: Trace_PID_Reg, CONNECTOR: microblaze_0_Trace_PID_Reg -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   48 
WARNING:EDK - PORT: Trace_New_Reg_Value, CONNECTOR:
   microblaze_0_Trace_New_Reg_Value - floating connection -
   D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 49 
WARNING:EDK - PORT: Trace_Exception_Taken, CONNECTOR:
   microblaze_0_Trace_Exception_Taken - floating connection -
   D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 50 
WARNING:EDK - PORT: Trace_Exception_Kind, CONNECTOR:
   microblaze_0_Trace_Exception_Kind - floating connection -
   D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 51 
WARNING:EDK - PORT: Trace_Jump_Taken, CONNECTOR: microblaze_0_Trace_Jump_Taken -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   52 
WARNING:EDK - PORT: Trace_Delay_Slot, CONNECTOR: microblaze_0_Trace_Delay_Slot -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   53 
WARNING:EDK - PORT: Trace_Data_Address, CONNECTOR:
   microblaze_0_Trace_Data_Address - floating connection -
   D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 54 
WARNING:EDK - PORT: Trace_Data_Access, CONNECTOR: microblaze_0_Trace_Data_Access
   - floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs
   line 55 
WARNING:EDK - PORT: Trace_Data_Read, CONNECTOR: microblaze_0_Trace_Data_Read -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   56 
WARNING:EDK - PORT: Trace_Data_Write, CONNECTOR: microblaze_0_Trace_Data_Write -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   57 
WARNING:EDK - PORT: Trace_Data_Write_Value, CONNECTOR:
   microblaze_0_Trace_Data_Write_Value - floating connection -
   D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 58 
WARNING:EDK - PORT: Trace_Data_Byte_Enable, CONNECTOR:
   microblaze_0_Trace_Data_Byte_Enable - floating connection -
   D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 59 
WARNING:EDK - PORT: Trace_DCache_Req, CONNECTOR: microblaze_0_Trace_DCache_Req -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   60 
WARNING:EDK - PORT: Trace_DCache_Hit, CONNECTOR: microblaze_0_Trace_DCache_Hit -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   61 
WARNING:EDK - PORT: Trace_DCache_Rdy, CONNECTOR: microblaze_0_Trace_DCache_Rdy -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   62 
WARNING:EDK - PORT: Trace_DCache_Read, CONNECTOR: microblaze_0_Trace_DCache_Read
   - floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs
   line 63 
WARNING:EDK - PORT: Trace_ICache_Req, CONNECTOR: microblaze_0_Trace_ICache_Req -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   64 
WARNING:EDK - PORT: Trace_ICache_Hit, CONNECTOR: microblaze_0_Trace_ICache_Hit -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   65 
WARNING:EDK - PORT: Trace_ICache_Rdy, CONNECTOR: microblaze_0_Trace_ICache_Rdy -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   66 
WARNING:EDK - PORT: Trace_OF_PipeRun, CONNECTOR: microblaze_0_Trace_OF_PipeRun -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   67 
WARNING:EDK - PORT: Trace_EX_PipeRun, CONNECTOR: microblaze_0_Trace_EX_PipeRun -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   68 
WARNING:EDK - PORT: Trace_MEM_PipeRun, CONNECTOR: microblaze_0_Trace_MEM_PipeRun
   - floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs
   line 69 
WARNING:EDK - PORT: Trace_MB_Halted, CONNECTOR: microblaze_0_Trace_MB_Halted -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   70 
WARNING:EDK - PORT: Trace_Jump_Hit, CONNECTOR: microblaze_0_Trace_Jump_Hit -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   71 
WARNING:EDK - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 223 
WARNING:EDK - PORT: bscan_reset, CONNECTOR: bscan_reset - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 224 
WARNING:EDK - PORT: bscan_shift, CONNECTOR: bscan_shift - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 225 
WARNING:EDK - PORT: bscan_update, CONNECTOR: bscan_update - floating connection
   -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 226 
WARNING:EDK - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 227 
WARNING:EDK - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 228 
WARNING:EDK - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 229 
WARNING:EDK - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset - floating
   connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 210 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 217 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 220 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 320 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 350 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 385 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 386 
INFO:EDK - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is overriding
   PARAMETER C_MASK value to 0x80000000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is overriding
   PARAMETER C_MASK value to 0x80000000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 78 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 31 - Copying cache
implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb -
D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 74 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb -
D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 81 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb -
D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 88 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 95 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 104 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram -
D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 113 - Copying cache
implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_1 -
D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 120 - Copying cache
implementation netlist
IPNAME:xps_gpio INSTANCE:leds_4bit -
D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 134 - Copying cache
implementation netlist
IPNAME:xps_gpio INSTANCE:push_buttons_4bit -
D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 147 - Copying cache
implementation netlist
IPNAME:xps_gpio INSTANCE:dip_switches_4bit -
D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 160 - Copying cache
implementation netlist
IPNAME:mdm INSTANCE:mdm_0 - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs
line 188 - Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 200 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 113 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 173 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs
line 173 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:funprof_0 - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 213
- Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
ERROR:HDLCompiler:1156 - "D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\hdl\funprof_0_wrapper.vhd" Line 81: Formal port <P_Trace_Instruction> does not exist in entity <funprof>.  Please compare the definition of block <funprof> to its component declaration and its instantion to detect the mismatch.
ERROR:HDLCompiler:1156 - "D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\hdl\funprof_0_wrapper.vhd" Line 82: Formal port <P_Trace_Valid_Instr> does not exist in entity <funprof>.  Please compare the definition of block <funprof> to its component declaration and its instantion to detect the mismatch.
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\synthesis\funprof_0_wrapper_xst.srp
   for details

Running NGCBUILD ...
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 173 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.1\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6slx45tfgg484-3 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper

Reading NGO file
"D:/Pavan_FPGA_Projects/Prj_funprof_v1.0/implementation/clock_generator_0_wrappe
r/clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2
Done!
funprof_0 has been deleted from the project
Writing filter settings....
Done writing filter settings to:
	D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\etc\system.filters
Done writing Tab View settings to:
	D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\etc\system.gui
Generated Block Diagram.
Diagram Controls
Zoom In/Out = ALT + (Mouse + Left Button) or ARROW UP/DOWN.
Pan = SHIFT + (Mouse + Left Button) or ARROW UP/DOWN/LEFT/RIGHT.
Assigned Driver funprof 1.00.a for instance funprof_0
funprof_0 has been added to the project
WARNING:EDK:2137 - Peripheral funprof_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral funprof_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
The project's MHS file has changed on disk.
ERROR:EDK - IPNAME: funprof, INSTANCE: funprof_0 - PORT P_Trace_Instruction not found in the MPD - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 217 
ERROR:EDK - IPNAME: funprof, INSTANCE: funprof_0 - PORT P_Trace_Valid_Instr not found in the MPD - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 218 
WARNING:UtilitiesC:159 - Message file "usenglish/_SSNAME.msg" wasn't found.
Writing filter settings....
Done writing filter settings to:
	D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\etc\system.filters
Done writing Tab View settings to:
	D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\etc\system.gui
Generated Block Diagram.
Diagram Controls
Zoom In/Out = ALT + (Mouse + Left Button) or ARROW UP/DOWN.
Pan = SHIFT + (Mouse + Left Button) or ARROW UP/DOWN/LEFT/RIGHT.
Writing filter settings....
Done writing filter settings to:
	D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\etc\system.filters
Done writing Tab View settings to:
	D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 13.1 Build EDK_O.40d
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

Generated Block Diagram.
Diagram Controls
Zoom In/Out = ALT + (Mouse + Left Button) or ARROW UP/DOWN.
Pan = SHIFT + (Mouse + Left Button) or ARROW UP/DOWN/LEFT/RIGHT.
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) dlmb_cntlr	dlmb
  (0000000000-0x00001fff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) Push_Buttons_4Bit	mb_plb
  (0x81420000-0x8142ffff) LEDs_4Bit	mb_plb
  (0x81440000-0x8144ffff) DIP_Switches_4Bit	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xcd400000-0xcd40ffff) funprof_0	mb_plb
Generated Addresses Successfully
Generated Block Diagram.
Diagram Controls
Zoom In/Out = ALT + (Mouse + Left Button) or ARROW UP/DOWN.
Pan = SHIFT + (Mouse + Left Button) or ARROW UP/DOWN/LEFT/RIGHT.

********************************************************************************
At Local date and time: Tue Sep 08 11:58:24 2015
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system.xmp -exit_on_error -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Release 13.1 - psf2Edward EDK_O.40d (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 6 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
WARNING:EDK - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found. Port
   will be driven to GND -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 230 
WARNING:EDK - PORT: Trace_Reg_Write, CONNECTOR: microblaze_0_Trace_Reg_Write -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   45 
WARNING:EDK - PORT: Trace_Reg_Addr, CONNECTOR: microblaze_0_Trace_Reg_Addr -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   46 
WARNING:EDK - PORT: Trace_MSR_Reg, CONNECTOR: microblaze_0_Trace_MSR_Reg -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   47 
WARNING:EDK - PORT: Trace_PID_Reg, CONNECTOR: microblaze_0_Trace_PID_Reg -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   48 
WARNING:EDK - PORT: Trace_New_Reg_Value, CONNECTOR:
   microblaze_0_Trace_New_Reg_Value - floating connection -
   D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 49 
WARNING:EDK - PORT: Trace_Exception_Taken, CONNECTOR:
   microblaze_0_Trace_Exception_Taken - floating connection -
   D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 50 
WARNING:EDK - PORT: Trace_Exception_Kind, CONNECTOR:
   microblaze_0_Trace_Exception_Kind - floating connection -
   D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 51 
WARNING:EDK - PORT: Trace_Jump_Taken, CONNECTOR: microblaze_0_Trace_Jump_Taken -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   52 
WARNING:EDK - PORT: Trace_Delay_Slot, CONNECTOR: microblaze_0_Trace_Delay_Slot -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   53 
WARNING:EDK - PORT: Trace_Data_Address, CONNECTOR:
   microblaze_0_Trace_Data_Address - floating connection -
   D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 54 
WARNING:EDK - PORT: Trace_Data_Access, CONNECTOR: microblaze_0_Trace_Data_Access
   - floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs
   line 55 
WARNING:EDK - PORT: Trace_Data_Read, CONNECTOR: microblaze_0_Trace_Data_Read -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   56 
WARNING:EDK - PORT: Trace_Data_Write, CONNECTOR: microblaze_0_Trace_Data_Write -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   57 
WARNING:EDK - PORT: Trace_Data_Write_Value, CONNECTOR:
   microblaze_0_Trace_Data_Write_Value - floating connection -
   D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 58 
WARNING:EDK - PORT: Trace_Data_Byte_Enable, CONNECTOR:
   microblaze_0_Trace_Data_Byte_Enable - floating connection -
   D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 59 
WARNING:EDK - PORT: Trace_DCache_Req, CONNECTOR: microblaze_0_Trace_DCache_Req -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   60 
WARNING:EDK - PORT: Trace_DCache_Hit, CONNECTOR: microblaze_0_Trace_DCache_Hit -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   61 
WARNING:EDK - PORT: Trace_DCache_Rdy, CONNECTOR: microblaze_0_Trace_DCache_Rdy -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   62 
WARNING:EDK - PORT: Trace_DCache_Read, CONNECTOR: microblaze_0_Trace_DCache_Read
   - floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs
   line 63 
WARNING:EDK - PORT: Trace_ICache_Req, CONNECTOR: microblaze_0_Trace_ICache_Req -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   64 
WARNING:EDK - PORT: Trace_ICache_Hit, CONNECTOR: microblaze_0_Trace_ICache_Hit -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   65 
WARNING:EDK - PORT: Trace_ICache_Rdy, CONNECTOR: microblaze_0_Trace_ICache_Rdy -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   66 
WARNING:EDK - PORT: Trace_OF_PipeRun, CONNECTOR: microblaze_0_Trace_OF_PipeRun -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   67 
WARNING:EDK - PORT: Trace_EX_PipeRun, CONNECTOR: microblaze_0_Trace_EX_PipeRun -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   68 
WARNING:EDK - PORT: Trace_MEM_PipeRun, CONNECTOR: microblaze_0_Trace_MEM_PipeRun
   - floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs
   line 69 
WARNING:EDK - PORT: Trace_MB_Halted, CONNECTOR: microblaze_0_Trace_MB_Halted -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   70 
WARNING:EDK - PORT: Trace_Jump_Hit, CONNECTOR: microblaze_0_Trace_Jump_Hit -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   71 
WARNING:EDK - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 223 
WARNING:EDK - PORT: bscan_reset, CONNECTOR: bscan_reset - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 224 
WARNING:EDK - PORT: bscan_shift, CONNECTOR: bscan_shift - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 225 
WARNING:EDK - PORT: bscan_update, CONNECTOR: bscan_update - floating connection
   -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 226 
WARNING:EDK - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 227 
WARNING:EDK - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 228 
WARNING:EDK - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 229 
WARNING:EDK - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset - floating
   connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 210 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Did not find device sumary in microblaze_0's synthesis log file
Did not find timing summary in microblaze_0's synthesis log file
Did not find device sumary in mb_plb's synthesis log file
Did not find timing summary in mb_plb's synthesis log file
Did not find device sumary in ilmb's synthesis log file
Did not find timing summary in ilmb's synthesis log file
Did not find device sumary in dlmb's synthesis log file
Did not find timing summary in dlmb's synthesis log file
Did not find device sumary in dlmb_cntlr's synthesis log file
Did not find timing summary in dlmb_cntlr's synthesis log file
Did not find device sumary in ilmb_cntlr's synthesis log file
Did not find timing summary in ilmb_cntlr's synthesis log file
Did not find device sumary in lmb_bram's synthesis log file
Did not find timing summary in lmb_bram's synthesis log file
Did not find device sumary in RS232_Uart_1's synthesis log file
Did not find timing summary in RS232_Uart_1's synthesis log file
Did not find device sumary in LEDs_4Bit's synthesis log file
Did not find timing summary in LEDs_4Bit's synthesis log file
Did not find device sumary in Push_Buttons_4Bit's synthesis log file
Did not find timing summary in Push_Buttons_4Bit's synthesis log file
Did not find device sumary in DIP_Switches_4Bit's synthesis log file
Did not find timing summary in DIP_Switches_4Bit's synthesis log file
Did not find device sumary in clock_generator_0's synthesis log file
Did not find timing summary in clock_generator_0's synthesis log file
Did not find device sumary in mdm_0's synthesis log file
Did not find timing summary in mdm_0's synthesis log file
Did not find device sumary in proc_sys_reset_0's synthesis log file
Did not find timing summary in proc_sys_reset_0's synthesis log file
Did not find device sumary in funprof_0's synthesis log file
Did not find timing summary in funprof_0's synthesis log file
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK\SDK_Export\hw/system.html  -make_docs_local
Release 13.1 - xdsgen EDK_O.40d (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Generated Block Diagram.
Rasterizing microblaze_0.jpg.....
Rasterizing mb_plb.jpg.....
Rasterizing ilmb.jpg.....
Rasterizing dlmb.jpg.....
Rasterizing dlmb_cntlr.jpg.....
Rasterizing ilmb_cntlr.jpg.....
Rasterizing lmb_bram.jpg.....
Rasterizing RS232_Uart_1.jpg.....
Rasterizing LEDs_4Bit.jpg.....
Rasterizing Push_Buttons_4Bit.jpg.....
Rasterizing DIP_Switches_4Bit.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing mdm_0.jpg.....
Rasterizing proc_sys_reset_0.jpg.....
Rasterizing funprof_0.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx45tfgg484-3 -lang vhdl    -msg __xps/ise/xmsgprops.lst system.mhs

Release 13.1 - platgen Xilinx EDK 13.1 Build EDK_O.40d
 (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx45tfgg484-3 -lang vhdl -msg
__xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:56 - Part 'xc6slx45t' is not a WebPack part.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse D:/Pavan_FPGA_Projects/Prj_funprof_v1.0/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) dlmb_cntlr	dlmb
  (0000000000-0x00001fff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) Push_Buttons_4Bit	mb_plb
  (0x81420000-0x8142ffff) LEDs_4Bit	mb_plb
  (0x81440000-0x8144ffff) DIP_Switches_4Bit	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xcd400000-0xcd40ffff) funprof_0	mb_plb
INFO:EDK - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 69 
INFO:EDK - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 6 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 70 
INFO:EDK - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 71 
INFO:EDK - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 73 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 
INFO:EDK - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding PARAMETER
   C_MEMSIZE value to 0x2000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 
INFO:EDK - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a
   \data\xps_uartlite_v2_1_0.mpd line 74 
INFO:EDK - IPNAME: xps_gpio, INSTANCE:LEDs_4Bit - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 
INFO:EDK - IPNAME: xps_gpio, INSTANCE:Push_Buttons_4Bit - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 
INFO:EDK - IPNAME: xps_gpio, INSTANCE:DIP_Switches_4Bit - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 
INFO:EDK - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 83 
INFO:EDK - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 84 
INFO:EDK - IPNAME: funprof, INSTANCE:funprof_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32 -
   D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\pcores\funprof_v1_00_a\data\funprof_v
   2_1_0.mpd line 25 
INFO:EDK - IPNAME: funprof, INSTANCE:funprof_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\pcores\funprof_v1_00_a\data\funprof_v
   2_1_0.mpd line 26 
INFO:EDK - IPNAME: funprof, INSTANCE:funprof_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\pcores\funprof_v1_00_a\data\funprof_v
   2_1_0.mpd line 27 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 6 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found. Port
   will be driven to GND -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 230 
WARNING:EDK - PORT: Trace_Reg_Write, CONNECTOR: microblaze_0_Trace_Reg_Write -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   45 
WARNING:EDK - PORT: Trace_Reg_Addr, CONNECTOR: microblaze_0_Trace_Reg_Addr -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   46 
WARNING:EDK - PORT: Trace_MSR_Reg, CONNECTOR: microblaze_0_Trace_MSR_Reg -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   47 
WARNING:EDK - PORT: Trace_PID_Reg, CONNECTOR: microblaze_0_Trace_PID_Reg -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   48 
WARNING:EDK - PORT: Trace_New_Reg_Value, CONNECTOR:
   microblaze_0_Trace_New_Reg_Value - floating connection -
   D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 49 
WARNING:EDK - PORT: Trace_Exception_Taken, CONNECTOR:
   microblaze_0_Trace_Exception_Taken - floating connection -
   D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 50 
WARNING:EDK - PORT: Trace_Exception_Kind, CONNECTOR:
   microblaze_0_Trace_Exception_Kind - floating connection -
   D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 51 
WARNING:EDK - PORT: Trace_Jump_Taken, CONNECTOR: microblaze_0_Trace_Jump_Taken -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   52 
WARNING:EDK - PORT: Trace_Delay_Slot, CONNECTOR: microblaze_0_Trace_Delay_Slot -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   53 
WARNING:EDK - PORT: Trace_Data_Address, CONNECTOR:
   microblaze_0_Trace_Data_Address - floating connection -
   D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 54 
WARNING:EDK - PORT: Trace_Data_Access, CONNECTOR: microblaze_0_Trace_Data_Access
   - floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs
   line 55 
WARNING:EDK - PORT: Trace_Data_Read, CONNECTOR: microblaze_0_Trace_Data_Read -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   56 
WARNING:EDK - PORT: Trace_Data_Write, CONNECTOR: microblaze_0_Trace_Data_Write -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   57 
WARNING:EDK - PORT: Trace_Data_Write_Value, CONNECTOR:
   microblaze_0_Trace_Data_Write_Value - floating connection -
   D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 58 
WARNING:EDK - PORT: Trace_Data_Byte_Enable, CONNECTOR:
   microblaze_0_Trace_Data_Byte_Enable - floating connection -
   D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 59 
WARNING:EDK - PORT: Trace_DCache_Req, CONNECTOR: microblaze_0_Trace_DCache_Req -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   60 
WARNING:EDK - PORT: Trace_DCache_Hit, CONNECTOR: microblaze_0_Trace_DCache_Hit -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   61 
WARNING:EDK - PORT: Trace_DCache_Rdy, CONNECTOR: microblaze_0_Trace_DCache_Rdy -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   62 
WARNING:EDK - PORT: Trace_DCache_Read, CONNECTOR: microblaze_0_Trace_DCache_Read
   - floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs
   line 63 
WARNING:EDK - PORT: Trace_ICache_Req, CONNECTOR: microblaze_0_Trace_ICache_Req -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   64 
WARNING:EDK - PORT: Trace_ICache_Hit, CONNECTOR: microblaze_0_Trace_ICache_Hit -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   65 
WARNING:EDK - PORT: Trace_ICache_Rdy, CONNECTOR: microblaze_0_Trace_ICache_Rdy -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   66 
WARNING:EDK - PORT: Trace_OF_PipeRun, CONNECTOR: microblaze_0_Trace_OF_PipeRun -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   67 
WARNING:EDK - PORT: Trace_EX_PipeRun, CONNECTOR: microblaze_0_Trace_EX_PipeRun -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   68 
WARNING:EDK - PORT: Trace_MEM_PipeRun, CONNECTOR: microblaze_0_Trace_MEM_PipeRun
   - floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs
   line 69 
WARNING:EDK - PORT: Trace_MB_Halted, CONNECTOR: microblaze_0_Trace_MB_Halted -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   70 
WARNING:EDK - PORT: Trace_Jump_Hit, CONNECTOR: microblaze_0_Trace_Jump_Hit -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   71 
WARNING:EDK - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 223 
WARNING:EDK - PORT: bscan_reset, CONNECTOR: bscan_reset - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 224 
WARNING:EDK - PORT: bscan_shift, CONNECTOR: bscan_shift - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 225 
WARNING:EDK - PORT: bscan_update, CONNECTOR: bscan_update - floating connection
   -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 226 
WARNING:EDK - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 227 
WARNING:EDK - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 228 
WARNING:EDK - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 229 
WARNING:EDK - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset - floating
   connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 210 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 217 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 220 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 320 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 350 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 385 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 386 
INFO:EDK - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is overriding
   PARAMETER C_MASK value to 0x80000000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is overriding
   PARAMETER C_MASK value to 0x80000000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 78 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 31 - Copying cache
implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb -
D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 74 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb -
D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 81 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb -
D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 88 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 95 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 104 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram -
D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 113 - Copying cache
implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_1 -
D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 120 - Copying cache
implementation netlist
IPNAME:xps_gpio INSTANCE:leds_4bit -
D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 134 - Copying cache
implementation netlist
IPNAME:xps_gpio INSTANCE:push_buttons_4bit -
D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 147 - Copying cache
implementation netlist
IPNAME:xps_gpio INSTANCE:dip_switches_4bit -
D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 160 - Copying cache
implementation netlist
IPNAME:mdm INSTANCE:mdm_0 - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs
line 188 - Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 200 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 113 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 173 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs
line 173 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:funprof_0 - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 213
- Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
ERROR:HDLCompiler:1156 - "D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\hdl\funprof_0_wrapper.vhd" Line 81: Formal port <P_Trace_Instruction> does not exist in entity <funprof>.  Please compare the definition of block <funprof> to its component declaration and its instantion to detect the mismatch.
ERROR:HDLCompiler:1156 - "D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\hdl\funprof_0_wrapper.vhd" Line 82: Formal port <P_Trace_Valid_Instr> does not exist in entity <funprof>.  Please compare the definition of block <funprof> to its component declaration and its instantion to detect the mismatch.
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\synthesis\funprof_0_wrapper_xst.srp
   for details

Running NGCBUILD ...
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 173 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.1\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6slx45tfgg484-3 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper

Reading NGO file
"D:/Pavan_FPGA_Projects/Prj_funprof_v1.0/implementation/clock_generator_0_wrappe
r/clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2
Done!

********************************************************************************
At Local date and time: Tue Sep 08 12:12:32 2015
 make -f system.make exporttosdk started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx45tfgg484-3 -lang vhdl    -msg __xps/ise/xmsgprops.lst system.mhs

Release 13.1 - platgen Xilinx EDK 13.1 Build EDK_O.40d
 (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx45tfgg484-3 -lang vhdl -msg
__xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:56 - Part 'xc6slx45t' is not a WebPack part.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse D:/Pavan_FPGA_Projects/Prj_funprof_v1.0/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) dlmb_cntlr	dlmb
  (0000000000-0x00001fff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) Push_Buttons_4Bit	mb_plb
  (0x81420000-0x8142ffff) LEDs_4Bit	mb_plb
  (0x81440000-0x8144ffff) DIP_Switches_4Bit	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xcd400000-0xcd40ffff) funprof_0	mb_plb
INFO:EDK - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 69 
INFO:EDK - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 6 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 70 
INFO:EDK - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 71 
INFO:EDK - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 73 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 
INFO:EDK - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding PARAMETER
   C_MEMSIZE value to 0x2000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 
INFO:EDK - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a
   \data\xps_uartlite_v2_1_0.mpd line 74 
INFO:EDK - IPNAME: xps_gpio, INSTANCE:LEDs_4Bit - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 
INFO:EDK - IPNAME: xps_gpio, INSTANCE:Push_Buttons_4Bit - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 
INFO:EDK - IPNAME: xps_gpio, INSTANCE:DIP_Switches_4Bit - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 
INFO:EDK - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 83 
INFO:EDK - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 84 
INFO:EDK - IPNAME: funprof, INSTANCE:funprof_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32 -
   D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\pcores\funprof_v1_00_a\data\funprof_v
   2_1_0.mpd line 25 
INFO:EDK - IPNAME: funprof, INSTANCE:funprof_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\pcores\funprof_v1_00_a\data\funprof_v
   2_1_0.mpd line 26 
INFO:EDK - IPNAME: funprof, INSTANCE:funprof_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\pcores\funprof_v1_00_a\data\funprof_v
   2_1_0.mpd line 27 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 6 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found. Port
   will be driven to GND -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 230 
WARNING:EDK - PORT: Trace_Reg_Write, CONNECTOR: microblaze_0_Trace_Reg_Write -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   45 
WARNING:EDK - PORT: Trace_Reg_Addr, CONNECTOR: microblaze_0_Trace_Reg_Addr -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   46 
WARNING:EDK - PORT: Trace_MSR_Reg, CONNECTOR: microblaze_0_Trace_MSR_Reg -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   47 
WARNING:EDK - PORT: Trace_PID_Reg, CONNECTOR: microblaze_0_Trace_PID_Reg -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   48 
WARNING:EDK - PORT: Trace_New_Reg_Value, CONNECTOR:
   microblaze_0_Trace_New_Reg_Value - floating connection -
   D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 49 
WARNING:EDK - PORT: Trace_Exception_Taken, CONNECTOR:
   microblaze_0_Trace_Exception_Taken - floating connection -
   D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 50 
WARNING:EDK - PORT: Trace_Exception_Kind, CONNECTOR:
   microblaze_0_Trace_Exception_Kind - floating connection -
   D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 51 
WARNING:EDK - PORT: Trace_Jump_Taken, CONNECTOR: microblaze_0_Trace_Jump_Taken -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   52 
WARNING:EDK - PORT: Trace_Delay_Slot, CONNECTOR: microblaze_0_Trace_Delay_Slot -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   53 
WARNING:EDK - PORT: Trace_Data_Address, CONNECTOR:
   microblaze_0_Trace_Data_Address - floating connection -
   D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 54 
WARNING:EDK - PORT: Trace_Data_Access, CONNECTOR: microblaze_0_Trace_Data_Access
   - floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs
   line 55 
WARNING:EDK - PORT: Trace_Data_Read, CONNECTOR: microblaze_0_Trace_Data_Read -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   56 
WARNING:EDK - PORT: Trace_Data_Write, CONNECTOR: microblaze_0_Trace_Data_Write -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   57 
WARNING:EDK - PORT: Trace_Data_Write_Value, CONNECTOR:
   microblaze_0_Trace_Data_Write_Value - floating connection -
   D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 58 
WARNING:EDK - PORT: Trace_Data_Byte_Enable, CONNECTOR:
   microblaze_0_Trace_Data_Byte_Enable - floating connection -
   D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 59 
WARNING:EDK - PORT: Trace_DCache_Req, CONNECTOR: microblaze_0_Trace_DCache_Req -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   60 
WARNING:EDK - PORT: Trace_DCache_Hit, CONNECTOR: microblaze_0_Trace_DCache_Hit -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   61 
WARNING:EDK - PORT: Trace_DCache_Rdy, CONNECTOR: microblaze_0_Trace_DCache_Rdy -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   62 
WARNING:EDK - PORT: Trace_DCache_Read, CONNECTOR: microblaze_0_Trace_DCache_Read
   - floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs
   line 63 
WARNING:EDK - PORT: Trace_ICache_Req, CONNECTOR: microblaze_0_Trace_ICache_Req -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   64 
WARNING:EDK - PORT: Trace_ICache_Hit, CONNECTOR: microblaze_0_Trace_ICache_Hit -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   65 
WARNING:EDK - PORT: Trace_ICache_Rdy, CONNECTOR: microblaze_0_Trace_ICache_Rdy -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   66 
WARNING:EDK - PORT: Trace_OF_PipeRun, CONNECTOR: microblaze_0_Trace_OF_PipeRun -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   67 
WARNING:EDK - PORT: Trace_EX_PipeRun, CONNECTOR: microblaze_0_Trace_EX_PipeRun -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   68 
WARNING:EDK - PORT: Trace_MEM_PipeRun, CONNECTOR: microblaze_0_Trace_MEM_PipeRun
   - floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs
   line 69 
WARNING:EDK - PORT: Trace_MB_Halted, CONNECTOR: microblaze_0_Trace_MB_Halted -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   70 
WARNING:EDK - PORT: Trace_Jump_Hit, CONNECTOR: microblaze_0_Trace_Jump_Hit -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   71 
WARNING:EDK - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 223 
WARNING:EDK - PORT: bscan_reset, CONNECTOR: bscan_reset - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 224 
WARNING:EDK - PORT: bscan_shift, CONNECTOR: bscan_shift - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 225 
WARNING:EDK - PORT: bscan_update, CONNECTOR: bscan_update - floating connection
   -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 226 
WARNING:EDK - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 227 
WARNING:EDK - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 228 
WARNING:EDK - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 229 
WARNING:EDK - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset - floating
   connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 210 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 217 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 220 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 320 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 350 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 385 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 386 
INFO:EDK - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is overriding
   PARAMETER C_MASK value to 0x80000000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is overriding
   PARAMETER C_MASK value to 0x80000000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 78 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 31 - Copying cache
implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb -
D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 74 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb -
D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 81 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb -
D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 88 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 95 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 104 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram -
D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 113 - Copying cache
implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_1 -
D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 120 - Copying cache
implementation netlist
IPNAME:xps_gpio INSTANCE:leds_4bit -
D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 134 - Copying cache
implementation netlist
IPNAME:xps_gpio INSTANCE:push_buttons_4bit -
D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 147 - Copying cache
implementation netlist
IPNAME:xps_gpio INSTANCE:dip_switches_4bit -
D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 160 - Copying cache
implementation netlist
IPNAME:mdm INSTANCE:mdm_0 - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs
line 188 - Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 200 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 113 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 173 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs
line 173 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:funprof_0 - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 213
- Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 173 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.1\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6slx45tfgg484-3 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper

Reading NGO file
"D:/Pavan_FPGA_Projects/Prj_funprof_v1.0/implementation/clock_generator_0_wrappe
r/clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 30.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx45tfgg484-3 -implement xflow.opt system.ngc
Release 13.1 - Xflow O.40d (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx45tfgg484-3 -implement xflow.opt
system.ngc  
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
.... Copying flowfile C:/Xilinx/13.1/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory D:/Pavan_FPGA_Projects/Prj_funprof_v1.0/implementation 

Using Flow File:
D:/Pavan_FPGA_Projects/Prj_funprof_v1.0/implementation/fpga.flw 
Using Option File(s): 
 D:/Pavan_FPGA_Projects/Prj_funprof_v1.0/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx45tfgg484-3 -nt timestamp -bm system.bmm
"D:/Pavan_FPGA_Projects/Prj_funprof_v1.0/implementation/system.ngc" -uc
system.ucf system.ngd 
#----------------------------------------------#
Release 13.1 - ngdbuild O.40d (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.1\ISE_DS\ISE\bin\nt\unwrapped\ngdbuild.exe -p
xc6slx45tfgg484-3 -nt timestamp -bm system.bmm
D:/Pavan_FPGA_Projects/Prj_funprof_v1.0/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file
"D:/Pavan_FPGA_Projects/Prj_funprof_v1.0/implementation/system.ngc" ...
Loading design module
"D:/Pavan_FPGA_Projects/Prj_funprof_v1.0/implementation/rs232_uart_1_wrapper.ngc
"...
Loading design module
"D:/Pavan_FPGA_Projects/Prj_funprof_v1.0/implementation/clock_generator_0_wrappe
r.ngc"...
Loading design module
"D:/Pavan_FPGA_Projects/Prj_funprof_v1.0/implementation/proc_sys_reset_0_wrapper
.ngc"...
Loading design module
"D:/Pavan_FPGA_Projects/Prj_funprof_v1.0/implementation/microblaze_0_wrapper.ngc
"...
Loading design module
"D:/Pavan_FPGA_Projects/Prj_funprof_v1.0/implementation/mb_plb_wrapper.ngc"...
Loading design module
"D:/Pavan_FPGA_Projects/Prj_funprof_v1.0/implementation/ilmb_wrapper.ngc"...
Loading design module
"D:/Pavan_FPGA_Projects/Prj_funprof_v1.0/implementation/dlmb_wrapper.ngc"...
Loading design module
"D:/Pavan_FPGA_Projects/Prj_funprof_v1.0/implementation/dlmb_cntlr_wrapper.ngc".
..
Loading design module
"D:/Pavan_FPGA_Projects/Prj_funprof_v1.0/implementation/ilmb_cntlr_wrapper.ngc".
..
Loading design module
"D:/Pavan_FPGA_Projects/Prj_funprof_v1.0/implementation/leds_4bit_wrapper.ngc"..
.
Loading design module
"D:/Pavan_FPGA_Projects/Prj_funprof_v1.0/implementation/push_buttons_4bit_wrappe
r.ngc"...
Loading design module
"D:/Pavan_FPGA_Projects/Prj_funprof_v1.0/implementation/dip_switches_4bit_wrappe
r.ngc"...
Loading design module
"D:/Pavan_FPGA_Projects/Prj_funprof_v1.0/implementation/mdm_0_wrapper.ngc"...
Loading design module
"D:/Pavan_FPGA_Projects/Prj_funprof_v1.0/implementation/funprof_0_wrapper.ngc"..
.
Loading design module
"D:/Pavan_FPGA_Projects/Prj_funprof_v1.0/implementation/lmb_bram_wrapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst' of
   type PLL_ADV has been changed from 'VIRTEX5' to 'SPARTAN6' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
   * 0.25 HIGH 50>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/Performance.Decode_I/Using_FPGA.Gen_Bits[27].MEM_E
   X_Result_Inst' has unconnected output pin
WARNING:NgdBuild:478 - clock net mdm_0/bscan_drck1 with clock driver
   mdm_0/mdm_0/BUFG_DRCK1 drives no clock pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   3

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  4 sec
Total CPU time to NGDBUILD completion:   3 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 13.1 - Map O.40d (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx45tfgg484-3".
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 14 secs 
Total CPU  time at the beginning of Placer: 10 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:d5614ac3) REAL time: 17 secs 

Phase 2.7  Design Feasibility Check
WARNING:Place:838 - An IO Bus with more than one IO standard is found.
   Components associated with this bus are as follows: 
   	 Comp: fpga_0_DIP_Switches_4Bit_GPIO_IO_pin<3>   IOSTANDARD = LVCMOS15
   	 Comp: fpga_0_DIP_Switches_4Bit_GPIO_IO_pin<2>   IOSTANDARD = LVCMOS25
   	 Comp: fpga_0_DIP_Switches_4Bit_GPIO_IO_pin<1>   IOSTANDARD = LVCMOS25
   	 Comp: fpga_0_DIP_Switches_4Bit_GPIO_IO_pin<0>   IOSTANDARD = LVCMOS25


INFO:Place:834 - Only a subset of IOs are locked. Out of 82 IOs, 17 are locked
   and 65 are not locked. If you would like to print the names of these IOs,
   please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 
Phase 2.7  Design Feasibility Check (Checksum:d5614ac3) REAL time: 17 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:d004807) REAL time: 17 secs 

Phase 4.2  Initial Placement for Architecture Specific Features
...
Phase 4.2  Initial Placement for Architecture Specific Features (Checksum:eabb18e9) REAL time: 32 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:eabb18e9) REAL time: 32 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:eabb18e9) REAL time: 32 secs 

Phase 7.3  Local Placement Optimization
...
Phase 7.3  Local Placement Optimization (Checksum:f3c54b1b) REAL time: 33 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:f3c54b1b) REAL time: 33 secs 

Phase 9.8  Global Placement
........................................
...........
Phase 9.8  Global Placement (Checksum:eec1728c) REAL time: 39 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:eec1728c) REAL time: 39 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:1ec04497) REAL time: 45 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:1ec04497) REAL time: 45 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:b852596b) REAL time: 45 secs 

Total REAL time to Placer completion: 48 secs 
Total CPU  time to Placer completion: 43 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   19
Slice Logic Utilization:
  Number of Slice Registers:                 1,914 out of  54,576    3
    Number used as Flip Flops:               1,908
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                6
  Number of Slice LUTs:                      2,066 out of  27,288    7
    Number used as logic:                    1,801 out of  27,288    6
      Number using O6 output only:           1,438
      Number using O5 output only:              79
      Number using O5 and O6:                  284
      Number used as ROM:                        0
    Number used as Memory:                     151 out of   6,408    2
      Number used as Dual Port RAM:             64
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                 64
      Number used as Single Port RAM:            0
      Number used as Shift Register:            87
        Number using O6 output only:            30
        Number using O5 output only:             1
        Number using O5 and O6:                 56
    Number used exclusively as route-thrus:    114
      Number with same-slice register load:    109
      Number with same-slice carry load:         5
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                   796 out of   6,822   11
  Number of LUT Flip Flop pairs used:        2,490
    Number with an unused Flip Flop:           767 out of   2,490   30
    Number with an unused LUT:                 424 out of   2,490   17
    Number of fully used LUT-FF pairs:       1,299 out of   2,490   52
    Number of unique control sets:             134
    Number of slice register sites lost
      to control set restrictions:             541 out of  54,576    1

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        82 out of     296   27
    Number of LOCed IOBs:                       17 out of      82   20
    IOB Flip Flops:                             31

Specific Feature Utilization:
  Number of RAMB16BWERs:                         4 out of     116    3
  Number of RAMB8BWERs:                          0 out of     232    0
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       2 out of      16   12
    Number used as BUFGs:                        2
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       8    0
  Number of ILOGIC2/ISERDES2s:                   1 out of     376    1
    Number used as ILOGIC2s:                     1
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     376    0
  Number of OLOGIC2/OSERDES2s:                  30 out of     376    7
    Number used as OLOGIC2s:                    30
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     256    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         0 out of       4    0
  Number of DSP48A1s:                            3 out of      58    5
  Number of GTPA1_DUALs:                         0 out of       2    0
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                0 out of       2    0
  Number of PCIE_A1s:                            0 out of       1    0
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            1 out of       4   25
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0

Average Fanout of Non-Clock Nets:                3.73

Peak Memory Usage:  472 MB
Total REAL time to MAP completion:  51 secs 
Total CPU time to MAP completion:   45 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 13.1 - par O.40d (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/13.1/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '6slx45t.nph' in environment
C:\Xilinx\13.1\ISE_DS\ISE\;C:\Xilinx\13.1\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx45t, package fgg484, speed -3

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.17 2011-02-03".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 1,914 out of  54,576    3
    Number used as Flip Flops:               1,908
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                6
  Number of Slice LUTs:                      2,066 out of  27,288    7
    Number used as logic:                    1,801 out of  27,288    6
      Number using O6 output only:           1,438
      Number using O5 output only:              79
      Number using O5 and O6:                  284
      Number used as ROM:                        0
    Number used as Memory:                     151 out of   6,408    2
      Number used as Dual Port RAM:             64
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                 64
      Number used as Single Port RAM:            0
      Number used as Shift Register:            87
        Number using O6 output only:            30
        Number using O5 output only:             1
        Number using O5 and O6:                 56
    Number used exclusively as route-thrus:    114
      Number with same-slice register load:    109
      Number with same-slice carry load:         5
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                   796 out of   6,822   11
  Number of LUT Flip Flop pairs used:        2,490
    Number with an unused Flip Flop:           767 out of   2,490   30
    Number with an unused LUT:                 424 out of   2,490   17
    Number of fully used LUT-FF pairs:       1,299 out of   2,490   52
    Number of slice register sites lost
      to control set restrictions:               0 out of  54,576    0

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        82 out of     296   27
    Number of LOCed IOBs:                       17 out of      82   20
    IOB Flip Flops:                             31

Specific Feature Utilization:
  Number of RAMB16BWERs:                         4 out of     116    3
  Number of RAMB8BWERs:                          0 out of     232    0
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       2 out of      16   12
    Number used as BUFGs:                        2
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       8    0
  Number of ILOGIC2/ISERDES2s:                   1 out of     376    1
    Number used as ILOGIC2s:                     1
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     376    0
  Number of OLOGIC2/OSERDES2s:                  30 out of     376    7
    Number used as OLOGIC2s:                    30
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     256    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         0 out of       4    0
  Number of DSP48A1s:                            3 out of      58    5
  Number of GTPA1_DUALs:                         0 out of       2    0
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                0 out of       2    0
  Number of PCIE_A1s:                            0 out of       1    0
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            1 out of       4   25
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 8 secs 
Finished initial Timing Analysis.  REAL time: 8 secs 

WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 13513 unrouted;      REAL time: 9 secs 

Phase  2  : 11439 unrouted;      REAL time: 11 secs 

Phase  3  : 5305 unrouted;      REAL time: 19 secs 

Phase  4  : 5305 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 21 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 29 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 29 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 29 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 29 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 29 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 30 secs 
Total REAL time to Router completion: 30 secs 
Total CPU time to Router completion: 28 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|      clk_50_0000MHz |  BUFGMUX_X2Y3| No   |  734 |  0.536     |  1.749      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_mdm_bus |              |      |      |            |             |
|            _Dbg_Clk | BUFGMUX_X3Y13| No   |   48 |  0.040     |  1.251      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_mdm_bus |              |      |      |            |             |
|         _Dbg_Update |         Local|      |   21 |  6.158     |  8.352      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 1

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     2.200ns|     2.800ns|       0|           0
  pin" 200 MHz HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     9.898ns|    10.102ns|       0|           0
  G_PLL0_CLKOUT0 = PERIOD TIMEGRP         " | HOLD        |     0.318ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT0" TS_sys_clk_pin         * 0.2 |             |            |            |        |            
  5 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |      5.000ns|      2.800ns|      2.526ns|            0|            0|            0|       221559|
| TS_clock_generator_0_clock_gen|     20.000ns|     10.102ns|          N/A|            0|            0|       221559|            0|
| erator_0_SIG_PLL0_CLKOUT0     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 18 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 32 secs 
Total CPU time to PAR completion: 29 secs 

Peak Memory Usage:  469 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 20
Number of info messages: 0

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 13.1 - Trace  (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx45t.nph' in environment
C:\Xilinx\13.1\ISE_DS\ISE\;C:\Xilinx\13.1\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx45t, package fgg484, speed -3
--------------------------------------------------------------------------------
Release 13.1 Trace  (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.1\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc6slx45t,-3 (PRODUCTION 1.17 2011-02-03)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 221559 paths, 0 nets, and 11273 connections

Design statistics:
   Minimum period:  10.102ns (Maximum frequency:  98.990MHz)


Analysis completed Tue Sep 08 12:14:56 2015
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 2
Total time: 7 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/13.1/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 13.1 - Bitgen O.40d (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx45t.nph' in environment
C:\Xilinx\13.1\ISE_DS\ISE\;C:\Xilinx\13.1\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx45t, package fgg484, speed -3
Opened constraints file system.pcf.

Tue Sep 08 12:15:02 2015

Running DRC.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[11].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[10].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[12].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[13].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[5].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[2].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[3].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[15].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[14].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[0].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<31>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[8].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[9].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[4].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[6].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[1].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<30>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[7].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
DRC detected 0 errors and 18 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Tue Sep 08 12:15:14 2015
 xsdk.exe -hwspec D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 13.1 Build EDK_O.40d
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Done!
ERROR:EDK - chipscope_ila_0 (chipscope_ila) - ERROR: None of the Chipscope ILA Trigger units (TRIG<n>_UNITS) are enabled. Please remove the ILA or enable atleast one of the trigger units 
ERROR:EDK - chipscope_ila_0 (chipscope_ila) - ERROR: None of the Chipscope ILA Trigger units (TRIG<n>_UNITS) are enabled. Please remove the ILA or enable atleast one of the trigger units 
Warning - chipscope_ila_0 port TRIG0 width [8] does not match net microblaze_0_Trace_PC width [32]

********************************************************************************
At Local date and time: Tue Sep 08 18:11:18 2015
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system.xmp -exit_on_error -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Release 13.1 - psf2Edward EDK_O.40d (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 6 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
WARNING:EDK - PORT: Trace_Reg_Write, CONNECTOR: microblaze_0_Trace_Reg_Write -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   45 
WARNING:EDK - PORT: Trace_Reg_Addr, CONNECTOR: microblaze_0_Trace_Reg_Addr -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   46 
WARNING:EDK - PORT: Trace_MSR_Reg, CONNECTOR: microblaze_0_Trace_MSR_Reg -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   47 
WARNING:EDK - PORT: Trace_PID_Reg, CONNECTOR: microblaze_0_Trace_PID_Reg -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   48 
WARNING:EDK - PORT: Trace_New_Reg_Value, CONNECTOR:
   microblaze_0_Trace_New_Reg_Value - floating connection -
   D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 49 
WARNING:EDK - PORT: Trace_Exception_Taken, CONNECTOR:
   microblaze_0_Trace_Exception_Taken - floating connection -
   D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 50 
WARNING:EDK - PORT: Trace_Exception_Kind, CONNECTOR:
   microblaze_0_Trace_Exception_Kind - floating connection -
   D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 51 
WARNING:EDK - PORT: Trace_Jump_Taken, CONNECTOR: microblaze_0_Trace_Jump_Taken -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   52 
WARNING:EDK - PORT: Trace_Delay_Slot, CONNECTOR: microblaze_0_Trace_Delay_Slot -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   53 
WARNING:EDK - PORT: Trace_Data_Address, CONNECTOR:
   microblaze_0_Trace_Data_Address - floating connection -
   D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 54 
WARNING:EDK - PORT: Trace_Data_Access, CONNECTOR: microblaze_0_Trace_Data_Access
   - floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs
   line 55 
WARNING:EDK - PORT: Trace_Data_Read, CONNECTOR: microblaze_0_Trace_Data_Read -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   56 
WARNING:EDK - PORT: Trace_Data_Write, CONNECTOR: microblaze_0_Trace_Data_Write -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   57 
WARNING:EDK - PORT: Trace_Data_Write_Value, CONNECTOR:
   microblaze_0_Trace_Data_Write_Value - floating connection -
   D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 58 
WARNING:EDK - PORT: Trace_Data_Byte_Enable, CONNECTOR:
   microblaze_0_Trace_Data_Byte_Enable - floating connection -
   D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 59 
WARNING:EDK - PORT: Trace_DCache_Req, CONNECTOR: microblaze_0_Trace_DCache_Req -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   60 
WARNING:EDK - PORT: Trace_DCache_Hit, CONNECTOR: microblaze_0_Trace_DCache_Hit -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   61 
WARNING:EDK - PORT: Trace_DCache_Rdy, CONNECTOR: microblaze_0_Trace_DCache_Rdy -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   62 
WARNING:EDK - PORT: Trace_DCache_Read, CONNECTOR: microblaze_0_Trace_DCache_Read
   - floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs
   line 63 
WARNING:EDK - PORT: Trace_ICache_Req, CONNECTOR: microblaze_0_Trace_ICache_Req -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   64 
WARNING:EDK - PORT: Trace_ICache_Hit, CONNECTOR: microblaze_0_Trace_ICache_Hit -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   65 
WARNING:EDK - PORT: Trace_ICache_Rdy, CONNECTOR: microblaze_0_Trace_ICache_Rdy -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   66 
WARNING:EDK - PORT: Trace_OF_PipeRun, CONNECTOR: microblaze_0_Trace_OF_PipeRun -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   67 
WARNING:EDK - PORT: Trace_EX_PipeRun, CONNECTOR: microblaze_0_Trace_EX_PipeRun -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   68 
WARNING:EDK - PORT: Trace_MEM_PipeRun, CONNECTOR: microblaze_0_Trace_MEM_PipeRun
   - floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs
   line 69 
WARNING:EDK - PORT: Trace_MB_Halted, CONNECTOR: microblaze_0_Trace_MB_Halted -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   70 
WARNING:EDK - PORT: Trace_Jump_Hit, CONNECTOR: microblaze_0_Trace_Jump_Hit -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   71 
WARNING:EDK - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset - floating
   connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 210 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Did not find device sumary in microblaze_0's synthesis log file
Did not find timing summary in microblaze_0's synthesis log file
Did not find device sumary in mb_plb's synthesis log file
Did not find timing summary in mb_plb's synthesis log file
Did not find device sumary in ilmb's synthesis log file
Did not find timing summary in ilmb's synthesis log file
Did not find device sumary in dlmb's synthesis log file
Did not find timing summary in dlmb's synthesis log file
Did not find device sumary in dlmb_cntlr's synthesis log file
Did not find timing summary in dlmb_cntlr's synthesis log file
Did not find device sumary in ilmb_cntlr's synthesis log file
Did not find timing summary in ilmb_cntlr's synthesis log file
Did not find device sumary in lmb_bram's synthesis log file
Did not find timing summary in lmb_bram's synthesis log file
Did not find device sumary in RS232_Uart_1's synthesis log file
Did not find timing summary in RS232_Uart_1's synthesis log file
Did not find device sumary in LEDs_4Bit's synthesis log file
Did not find timing summary in LEDs_4Bit's synthesis log file
Did not find device sumary in Push_Buttons_4Bit's synthesis log file
Did not find timing summary in Push_Buttons_4Bit's synthesis log file
Did not find device sumary in DIP_Switches_4Bit's synthesis log file
Did not find timing summary in DIP_Switches_4Bit's synthesis log file
Did not find device sumary in clock_generator_0's synthesis log file
Did not find timing summary in clock_generator_0's synthesis log file
Did not find device sumary in mdm_0's synthesis log file
Did not find timing summary in mdm_0's synthesis log file
Did not find device sumary in proc_sys_reset_0's synthesis log file
Did not find timing summary in proc_sys_reset_0's synthesis log file
Did not find device sumary in funprof_0's synthesis log file
Did not find timing summary in funprof_0's synthesis log file
D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\synthesis\chipscope_ila_0_wrapper_xst.sr
p not found
D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\synthesis\chipscope_icon_0_wrapper_xst.s
rp not found
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK\SDK_Export\hw/system.html  -make_docs_local
Release 13.1 - xdsgen EDK_O.40d (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
WARNING:EDK:1027 - Device utilization and timing not added for chipscope_ila_0
WARNING:EDK:1027 - Device utilization and timing not added for chipscope_icon_0
Generated Block Diagram.
Rasterizing microblaze_0.jpg.....
Rasterizing mb_plb.jpg.....
Rasterizing ilmb.jpg.....
Rasterizing dlmb.jpg.....
Rasterizing dlmb_cntlr.jpg.....
Rasterizing ilmb_cntlr.jpg.....
Rasterizing lmb_bram.jpg.....
Rasterizing RS232_Uart_1.jpg.....
Rasterizing LEDs_4Bit.jpg.....
Rasterizing Push_Buttons_4Bit.jpg.....
Rasterizing DIP_Switches_4Bit.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing mdm_0.jpg.....
Rasterizing proc_sys_reset_0.jpg.....
Rasterizing funprof_0.jpg.....
Rasterizing chipscope_ila_0.jpg.....
Rasterizing chipscope_icon_0.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx45tfgg484-3 -lang vhdl    -msg __xps/ise/xmsgprops.lst system.mhs

Release 13.1 - platgen Xilinx EDK 13.1 Build EDK_O.40d
 (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx45tfgg484-3 -lang vhdl -msg
__xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:56 - Part 'xc6slx45t' is not a WebPack part.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse D:/Pavan_FPGA_Projects/Prj_funprof_v1.0/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) dlmb_cntlr	dlmb
  (0000000000-0x00001fff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) Push_Buttons_4Bit	mb_plb
  (0x81420000-0x8142ffff) LEDs_4Bit	mb_plb
  (0x81440000-0x8144ffff) DIP_Switches_4Bit	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xcd400000-0xcd40ffff) funprof_0	mb_plb
INFO:EDK - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 69 
INFO:EDK - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 6 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 70 
INFO:EDK - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 71 
INFO:EDK - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 73 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 
INFO:EDK - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding PARAMETER
   C_MEMSIZE value to 0x2000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 
INFO:EDK - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a
   \data\xps_uartlite_v2_1_0.mpd line 74 
INFO:EDK - IPNAME: xps_gpio, INSTANCE:LEDs_4Bit - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 
INFO:EDK - IPNAME: xps_gpio, INSTANCE:Push_Buttons_4Bit - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 
INFO:EDK - IPNAME: xps_gpio, INSTANCE:DIP_Switches_4Bit - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 
INFO:EDK - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 83 
INFO:EDK - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 84 
INFO:EDK - IPNAME: funprof, INSTANCE:funprof_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32 -
   D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\pcores\funprof_v1_00_a\data\funprof_v
   2_1_0.mpd line 25 
INFO:EDK - IPNAME: funprof, INSTANCE:funprof_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\pcores\funprof_v1_00_a\data\funprof_v
   2_1_0.mpd line 26 
INFO:EDK - IPNAME: funprof, INSTANCE:funprof_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\pcores\funprof_v1_00_a\data\funprof_v
   2_1_0.mpd line 27 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 6 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK - PORT: Trace_Reg_Write, CONNECTOR: microblaze_0_Trace_Reg_Write -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   45 
WARNING:EDK - PORT: Trace_Reg_Addr, CONNECTOR: microblaze_0_Trace_Reg_Addr -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   46 
WARNING:EDK - PORT: Trace_MSR_Reg, CONNECTOR: microblaze_0_Trace_MSR_Reg -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   47 
WARNING:EDK - PORT: Trace_PID_Reg, CONNECTOR: microblaze_0_Trace_PID_Reg -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   48 
WARNING:EDK - PORT: Trace_New_Reg_Value, CONNECTOR:
   microblaze_0_Trace_New_Reg_Value - floating connection -
   D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 49 
WARNING:EDK - PORT: Trace_Exception_Taken, CONNECTOR:
   microblaze_0_Trace_Exception_Taken - floating connection -
   D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 50 
WARNING:EDK - PORT: Trace_Exception_Kind, CONNECTOR:
   microblaze_0_Trace_Exception_Kind - floating connection -
   D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 51 
WARNING:EDK - PORT: Trace_Jump_Taken, CONNECTOR: microblaze_0_Trace_Jump_Taken -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   52 
WARNING:EDK - PORT: Trace_Delay_Slot, CONNECTOR: microblaze_0_Trace_Delay_Slot -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   53 
WARNING:EDK - PORT: Trace_Data_Address, CONNECTOR:
   microblaze_0_Trace_Data_Address - floating connection -
   D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 54 
WARNING:EDK - PORT: Trace_Data_Access, CONNECTOR: microblaze_0_Trace_Data_Access
   - floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs
   line 55 
WARNING:EDK - PORT: Trace_Data_Read, CONNECTOR: microblaze_0_Trace_Data_Read -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   56 
WARNING:EDK - PORT: Trace_Data_Write, CONNECTOR: microblaze_0_Trace_Data_Write -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   57 
WARNING:EDK - PORT: Trace_Data_Write_Value, CONNECTOR:
   microblaze_0_Trace_Data_Write_Value - floating connection -
   D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 58 
WARNING:EDK - PORT: Trace_Data_Byte_Enable, CONNECTOR:
   microblaze_0_Trace_Data_Byte_Enable - floating connection -
   D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 59 
WARNING:EDK - PORT: Trace_DCache_Req, CONNECTOR: microblaze_0_Trace_DCache_Req -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   60 
WARNING:EDK - PORT: Trace_DCache_Hit, CONNECTOR: microblaze_0_Trace_DCache_Hit -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   61 
WARNING:EDK - PORT: Trace_DCache_Rdy, CONNECTOR: microblaze_0_Trace_DCache_Rdy -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   62 
WARNING:EDK - PORT: Trace_DCache_Read, CONNECTOR: microblaze_0_Trace_DCache_Read
   - floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs
   line 63 
WARNING:EDK - PORT: Trace_ICache_Req, CONNECTOR: microblaze_0_Trace_ICache_Req -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   64 
WARNING:EDK - PORT: Trace_ICache_Hit, CONNECTOR: microblaze_0_Trace_ICache_Hit -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   65 
WARNING:EDK - PORT: Trace_ICache_Rdy, CONNECTOR: microblaze_0_Trace_ICache_Rdy -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   66 
WARNING:EDK - PORT: Trace_OF_PipeRun, CONNECTOR: microblaze_0_Trace_OF_PipeRun -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   67 
WARNING:EDK - PORT: Trace_EX_PipeRun, CONNECTOR: microblaze_0_Trace_EX_PipeRun -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   68 
WARNING:EDK - PORT: Trace_MEM_PipeRun, CONNECTOR: microblaze_0_Trace_MEM_PipeRun
   - floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs
   line 69 
WARNING:EDK - PORT: Trace_MB_Halted, CONNECTOR: microblaze_0_Trace_MB_Halted -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   70 
WARNING:EDK - PORT: Trace_Jump_Hit, CONNECTOR: microblaze_0_Trace_Jump_Hit -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   71 
WARNING:EDK - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset - floating
   connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 210 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 217 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 220 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 320 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 350 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 385 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 386 
INFO:EDK - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is overriding
   PARAMETER C_MASK value to 0x80000000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is overriding
   PARAMETER C_MASK value to 0x80000000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: chipscope_icon, INSTANCE:chipscope_icon_0 - tcl is overriding
   PARAMETER C_SYSTEM_CONTAINS_MDM value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_icon_v1_05
   _a\data\chipscope_icon_v2_1_0.mpd line 71 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:chipscope_ila INSTANCE:chipscope_ila_0 -
D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 223 - Copying
(BBD-specified) netlist files.

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 31 - Copying cache
implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb -
D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 74 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb -
D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 81 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb -
D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 88 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 95 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 104 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram -
D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 113 - Copying cache
implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_1 -
D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 120 - Copying cache
implementation netlist
IPNAME:xps_gpio INSTANCE:leds_4bit -
D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 134 - Copying cache
implementation netlist
IPNAME:xps_gpio INSTANCE:push_buttons_4bit -
D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 147 - Copying cache
implementation netlist
IPNAME:xps_gpio INSTANCE:dip_switches_4bit -
D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 160 - Copying cache
implementation netlist
IPNAME:mdm INSTANCE:mdm_0 - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs
line 188 - Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 200 - Copying cache
implementation netlist
IPNAME:funprof INSTANCE:funprof_0 -
D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 213 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 113 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 173 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
IPNAME:chipscope_ila INSTANCE:chipscope_ila_0 -
D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 223 - elaborating IP
Created elaborate directory hdl/elaborate/chipscope_ila_0_v1_04_a/synhdl/vhdl/
Generating ChipScope core: chipscope_ila_0 ...
ChipScope Core Generator command: coregen.exe -b
D:/Pavan_FPGA_Projects/Prj_funprof_v1.0/implementation/chipscope_ila_0.xco
Release 13.1 - Xilinx CORE Generator O.40d (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
All runtime messages will be recorded in
D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\implementation\chipscope_ila_0_wrapper\c
oregen.log
CoreGen has not been configured with any user repositories.
CoreGen has been configured with the following Xilinx repositories:
 - 'C:\Xilinx\13.1\ISE_DS\ISE\coregen\' []
Updating project device from '6slx45t' to 'xc6slx45t'.
Wrote file for project
'D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\implementation\chipscope_ila_0_wrapper\
coregen.cgp'.
Resolving generic values...
Initializing IP model...
Finished initializing IP model.
Finished resolving generic values.
Generating IP...
Configuring files for chipscope_ila_0 root...
Gathering HDL files for chipscope_ila_0 root...
Creating XST project for chipscope_ila_0...
Creating XST script file for chipscope_ila_0...
Creating XST instantiation file for chipscope_ila_0...
Running XST for chipscope_ila_0...
XST: HDL Parsing
XST: HDL Elaboration
XST: HDL Synthesis
XST: Advanced HDL Synthesis
XST: Low Level Synthesis
XST: Design Summary
Not generating a VHDL simulation model
Not generating a Verilog simulation model
Skipping VHDL instantiation template for chipscope_ila_0...
Skipping Verilog instantiation template for chipscope_ila_0...
Finished Generation.
Generating IP instantiation template...
Finished generating IP instantiation template.
Generating ASY schematic symbol...
Initializing IP model...
Finished initializing IP model.
Finished generating ASY schematic symbol.
Generating metadata file...
Finished generating metadata file.
Generating ISE project...
Finished generating ISE project.Generating README file...
Creating readme './tmp/_cg\chipscope_ila_0_readme.txt'.
Finished generating README file.
Generating FLIST file...
Finished FLIST file generation.
Preparing output directory...
Finished preparing output directory.
Moving files to output directory...
Finished moving files to output directory
Saved options for project 'coregen'.
*************************************************************
IPNAME:chipscope_icon INSTANCE:chipscope_icon_0 -
D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 240 - elaborating IP
Created elaborate directory hdl/elaborate/chipscope_icon_0_v1_05_a/synhdl/vhdl/
Generating ChipScope core: chipscope_icon_0 ...
ChipScope Core Generator command: coregen.exe -b
D:/Pavan_FPGA_Projects/Prj_funprof_v1.0/implementation/chipscope_icon_0.xco
Release 13.1 - Xilinx CORE Generator O.40d (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
All runtime messages will be recorded in
D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\implementation\chipscope_icon_0_wrapper\
coregen.log
CoreGen has not been configured with any user repositories.
CoreGen has been configured with the following Xilinx repositories:
 - 'C:\Xilinx\13.1\ISE_DS\ISE\coregen\' []
Updating project device from '6slx45t' to 'xc6slx45t'.
Wrote file for project
'D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\implementation\chipscope_icon_0_wrapper
\coregen.cgp'.
Resolving generic values...
Initializing IP model...
Finished initializing IP model.
Finished resolving generic values.
Generating IP...
Configuring files for chipscope_icon_0 root...
Gathering HDL files for chipscope_icon_0 root...
Creating XST project for chipscope_icon_0...
Creating XST script file for chipscope_icon_0...
Creating XST instantiation file for chipscope_icon_0...
Running XST for chipscope_icon_0...
XST: HDL Parsing
XST: HDL Elaboration
XST: HDL Synthesis
XST: Advanced HDL Synthesis
XST: Low Level Synthesis
XST: Design Summary
Not generating a VHDL simulation model
Not generating a Verilog simulation model
Skipping VHDL instantiation template for chipscope_icon_0...
Skipping Verilog instantiation template for chipscope_icon_0...
Finished Generation.
Generating IP instantiation template...
Finished generating IP instantiation template.
Generating ASY schematic symbol...
Initializing IP model...
Finished initializing IP model.
Finished generating ASY schematic symbol.
Generating metadata file...
Finished generating metadata file.
Generating ISE project...
Finished generating ISE project.Generating README file...
Creating readme './tmp/_cg\chipscope_icon_0_readme.txt'.
Finished generating README file.
Generating FLIST file...
Finished FLIST file generation.
Preparing output directory...
Finished preparing output directory.
Moving files to output directory...
Finished moving files to output directory
Saved options for project 'coregen'.
*************************************************************

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs
line 173 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:chipscope_ila_0 - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs
line 223 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:chipscope_icon_0 - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs
line 240 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 173 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.1\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6slx45tfgg484-3 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper

Reading NGO file
"D:/Pavan_FPGA_Projects/Prj_funprof_v1.0/implementation/clock_generator_0_wrappe
r/clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:chipscope_ila_0_wrapper INSTANCE:chipscope_ila_0 -
D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 223 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.1\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6slx45tfgg484-3 -intstyle silent -i -sd .. chipscope_ila_0_wrapper.ngc
../chipscope_ila_0_wrapper

Reading NGO file
"D:/Pavan_FPGA_Projects/Prj_funprof_v1.0/implementation/chipscope_ila_0_wrapper/
chipscope_ila_0_wrapper.ngc" ...
Loading design module
"D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\implementation\chipscope_ila_0_wrapper/
chipscope_ila_0.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../chipscope_ila_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../chipscope_ila_0_wrapper.blc"...

NGCBUILD done.
IPNAME:chipscope_icon_0_wrapper INSTANCE:chipscope_icon_0 -
D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 240 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.1\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6slx45tfgg484-3 -intstyle silent -i -sd .. chipscope_icon_0_wrapper.ngc
../chipscope_icon_0_wrapper

Reading NGO file
"D:/Pavan_FPGA_Projects/Prj_funprof_v1.0/implementation/chipscope_icon_0_wrapper
/chipscope_icon_0_wrapper.ngc" ...
Loading design module
"D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\implementation\chipscope_icon_0_wrapper
/chipscope_icon_0.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../chipscope_icon_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../chipscope_icon_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 431.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx45tfgg484-3 -implement xflow.opt system.ngc
Release 13.1 - Xflow O.40d (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx45tfgg484-3 -implement xflow.opt
system.ngc  
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>

Using Flow File:
D:/Pavan_FPGA_Projects/Prj_funprof_v1.0/implementation/fpga.flw 
Using Option File(s): 
 D:/Pavan_FPGA_Projects/Prj_funprof_v1.0/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx45tfgg484-3 -nt timestamp -bm system.bmm
"D:/Pavan_FPGA_Projects/Prj_funprof_v1.0/implementation/system.ngc" -uc
system.ucf system.ngd 
#----------------------------------------------#
Release 13.1 - ngdbuild O.40d (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.1\ISE_DS\ISE\bin\nt\unwrapped\ngdbuild.exe -p
xc6slx45tfgg484-3 -nt timestamp -bm system.bmm
D:/Pavan_FPGA_Projects/Prj_funprof_v1.0/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file
"D:/Pavan_FPGA_Projects/Prj_funprof_v1.0/implementation/system.ngc" ...
Loading design module
"D:/Pavan_FPGA_Projects/Prj_funprof_v1.0/implementation/rs232_uart_1_wrapper.ngc
"...
Loading design module
"D:/Pavan_FPGA_Projects/Prj_funprof_v1.0/implementation/clock_generator_0_wrappe
r.ngc"...
Loading design module
"D:/Pavan_FPGA_Projects/Prj_funprof_v1.0/implementation/proc_sys_reset_0_wrapper
.ngc"...
Loading design module
"D:/Pavan_FPGA_Projects/Prj_funprof_v1.0/implementation/microblaze_0_wrapper.ngc
"...
Loading design module
"D:/Pavan_FPGA_Projects/Prj_funprof_v1.0/implementation/mb_plb_wrapper.ngc"...
Loading design module
"D:/Pavan_FPGA_Projects/Prj_funprof_v1.0/implementation/ilmb_wrapper.ngc"...
Loading design module
"D:/Pavan_FPGA_Projects/Prj_funprof_v1.0/implementation/dlmb_wrapper.ngc"...
Loading design module
"D:/Pavan_FPGA_Projects/Prj_funprof_v1.0/implementation/dlmb_cntlr_wrapper.ngc".
..
Loading design module
"D:/Pavan_FPGA_Projects/Prj_funprof_v1.0/implementation/ilmb_cntlr_wrapper.ngc".
..
Loading design module
"D:/Pavan_FPGA_Projects/Prj_funprof_v1.0/implementation/leds_4bit_wrapper.ngc"..
.
Loading design module
"D:/Pavan_FPGA_Projects/Prj_funprof_v1.0/implementation/push_buttons_4bit_wrappe
r.ngc"...
Loading design module
"D:/Pavan_FPGA_Projects/Prj_funprof_v1.0/implementation/dip_switches_4bit_wrappe
r.ngc"...
Loading design module
"D:/Pavan_FPGA_Projects/Prj_funprof_v1.0/implementation/mdm_0_wrapper.ngc"...
Loading design module
"D:/Pavan_FPGA_Projects/Prj_funprof_v1.0/implementation/funprof_0_wrapper.ngc"..
.
Loading design module
"D:/Pavan_FPGA_Projects/Prj_funprof_v1.0/implementation/chipscope_ila_0_wrapper.
ngc"...
Loading design module
"D:/Pavan_FPGA_Projects/Prj_funprof_v1.0/implementation/lmb_bram_wrapper.ngc"...
Loading design module
"D:/Pavan_FPGA_Projects/Prj_funprof_v1.0/implementation/chipscope_icon_0_wrapper
.ngc"...
INFO:NgdBuild:1317 - Using core chipscope_ila_v1 requires a ChipScopePro
   license.  The following blocks are instances of core chipscope_ila_v1:
	/system/chipscope_ila_0

INFO:NgdBuild:1317 - Using core chipscope_ila_v1 requires a ChipScopePro
   license.  The following blocks are instances of core chipscope_ila_v1:
	/system/chipscope_ila_0

-----------------------------------------------
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.

-----------------------------------------------

-----------------------------------------------
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst' of
   type PLL_ADV has been changed from 'VIRTEX5' to 'SPARTAN6' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
   * 0.25 HIGH 50>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/Performance.Decode_I/Using_FPGA.Gen_Bits[27].MEM_E
   X_Result_Inst' has unconnected output pin
WARNING:NgdBuild:478 - clock net bscan_drck1 with clock driver
   mdm_0/mdm_0/BUFG_DRCK1 drives no clock pins
WARNING:NgdBuild:452 - logical net 'bscan_tdo1' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   4

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  5 sec
Total CPU time to NGDBUILD completion:   5 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 13.1 - Map O.40d (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx45tfgg484-3".
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 15 secs 
Total CPU  time at the beginning of Placer: 11 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:1f32a8da) REAL time: 18 secs 

Phase 2.7  Design Feasibility Check
WARNING:Place:838 - An IO Bus with more than one IO standard is found.
   Components associated with this bus are as follows: 
   	 Comp: fpga_0_DIP_Switches_4Bit_GPIO_IO_pin<3>   IOSTANDARD = LVCMOS15
   	 Comp: fpga_0_DIP_Switches_4Bit_GPIO_IO_pin<2>   IOSTANDARD = LVCMOS25
   	 Comp: fpga_0_DIP_Switches_4Bit_GPIO_IO_pin<1>   IOSTANDARD = LVCMOS25
   	 Comp: fpga_0_DIP_Switches_4Bit_GPIO_IO_pin<0>   IOSTANDARD = LVCMOS25


INFO:Place:834 - Only a subset of IOs are locked. Out of 82 IOs, 17 are locked
   and 65 are not locked. If you would like to print the names of these IOs,
   please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 
Phase 2.7  Design Feasibility Check (Checksum:1f32a8da) REAL time: 19 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:9b8ca73b) REAL time: 19 secs 

Phase 4.2  Initial Placement for Architecture Specific Features
...
Phase 4.2  Initial Placement for Architecture Specific Features (Checksum:5bc2a797) REAL time: 35 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:5bc2a797) REAL time: 35 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:5bc2a797) REAL time: 35 secs 

Phase 7.3  Local Placement Optimization
...
Phase 7.3  Local Placement Optimization (Checksum:e803f0b4) REAL time: 36 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:e803f0b4) REAL time: 36 secs 

Phase 9.8  Global Placement
..........................................
..............................
Phase 9.8  Global Placement (Checksum:536480f2) REAL time: 41 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:536480f2) REAL time: 41 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:3a8a8325) REAL time: 47 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:3a8a8325) REAL time: 47 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:e36efff7) REAL time: 47 secs 

Total REAL time to Placer completion: 51 secs 
Total CPU  time to Placer completion: 46 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   21
Slice Logic Utilization:
  Number of Slice Registers:                 2,329 out of  54,576    4
    Number used as Flip Flops:               2,322
    Number used as Latches:                      1
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                6
  Number of Slice LUTs:                      2,341 out of  27,288    8
    Number used as logic:                    1,951 out of  27,288    7
      Number using O6 output only:           1,529
      Number using O5 output only:             125
      Number using O5 and O6:                  297
      Number used as ROM:                        0
    Number used as Memory:                     242 out of   6,408    3
      Number used as Dual Port RAM:             64
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                 64
      Number used as Single Port RAM:            0
      Number used as Shift Register:           178
        Number using O6 output only:            92
        Number using O5 output only:             1
        Number using O5 and O6:                 85
    Number used exclusively as route-thrus:    148
      Number with same-slice register load:    137
      Number with same-slice carry load:        11
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                   975 out of   6,822   14
  Number of LUT Flip Flop pairs used:        2,930
    Number with an unused Flip Flop:           854 out of   2,930   29
    Number with an unused LUT:                 589 out of   2,930   20
    Number of fully used LUT-FF pairs:       1,487 out of   2,930   50
    Number of unique control sets:             188
    Number of slice register sites lost
      to control set restrictions:             814 out of  54,576    1

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        82 out of     296   27
    Number of LOCed IOBs:                       17 out of      82   20
    IOB Flip Flops:                             14

Specific Feature Utilization:
  Number of RAMB16BWERs:                         8 out of     116    6
  Number of RAMB8BWERs:                          0 out of     232    0
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       3 out of      16   18
    Number used as BUFGs:                        3
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       8    0
  Number of ILOGIC2/ISERDES2s:                   1 out of     376    1
    Number used as ILOGIC2s:                     1
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     376    0
  Number of OLOGIC2/OSERDES2s:                  13 out of     376    3
    Number used as OLOGIC2s:                    13
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              2 out of       4   50
  Number of BUFHs:                               0 out of     256    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         0 out of       4    0
  Number of DSP48A1s:                            3 out of      58    5
  Number of GTPA1_DUALs:                         0 out of       2    0
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                0 out of       2    0
  Number of PCIE_A1s:                            0 out of       1    0
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            1 out of       4   25
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0

  Number of RPM macros:           11
Average Fanout of Non-Clock Nets:                3.55

Peak Memory Usage:  481 MB
Total REAL time to MAP completion:  54 secs 
Total CPU time to MAP completion:   48 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 13.1 - par O.40d (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/13.1/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '6slx45t.nph' in environment
C:\Xilinx\13.1\ISE_DS\ISE\;C:\Xilinx\13.1\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx45t, package fgg484, speed -3

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.17 2011-02-03".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 2,329 out of  54,576    4
    Number used as Flip Flops:               2,322
    Number used as Latches:                      1
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                6
  Number of Slice LUTs:                      2,341 out of  27,288    8
    Number used as logic:                    1,951 out of  27,288    7
      Number using O6 output only:           1,529
      Number using O5 output only:             125
      Number using O5 and O6:                  297
      Number used as ROM:                        0
    Number used as Memory:                     242 out of   6,408    3
      Number used as Dual Port RAM:             64
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                 64
      Number used as Single Port RAM:            0
      Number used as Shift Register:           178
        Number using O6 output only:            92
        Number using O5 output only:             1
        Number using O5 and O6:                 85
    Number used exclusively as route-thrus:    148
      Number with same-slice register load:    137
      Number with same-slice carry load:        11
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                   975 out of   6,822   14
  Number of LUT Flip Flop pairs used:        2,930
    Number with an unused Flip Flop:           854 out of   2,930   29
    Number with an unused LUT:                 589 out of   2,930   20
    Number of fully used LUT-FF pairs:       1,487 out of   2,930   50
    Number of slice register sites lost
      to control set restrictions:               0 out of  54,576    0

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        82 out of     296   27
    Number of LOCed IOBs:                       17 out of      82   20
    IOB Flip Flops:                             14

Specific Feature Utilization:
  Number of RAMB16BWERs:                         8 out of     116    6
  Number of RAMB8BWERs:                          0 out of     232    0
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       3 out of      16   18
    Number used as BUFGs:                        3
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       8    0
  Number of ILOGIC2/ISERDES2s:                   1 out of     376    1
    Number used as ILOGIC2s:                     1
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     376    0
  Number of OLOGIC2/OSERDES2s:                  13 out of     376    3
    Number used as OLOGIC2s:                    13
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              2 out of       4   50
  Number of BUFHs:                               0 out of     256    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         0 out of       4    0
  Number of DSP48A1s:                            3 out of      58    5
  Number of GTPA1_DUALs:                         0 out of       2    0
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                0 out of       2    0
  Number of PCIE_A1s:                            0 out of       1    0
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            1 out of       4   25
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 8 secs 
Finished initial Timing Analysis.  REAL time: 8 secs 

WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[0].MUXCY_I/O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 15801 unrouted;      REAL time: 9 secs 

Phase  2  : 12844 unrouted;      REAL time: 11 secs 

Phase  3  : 5230 unrouted;      REAL time: 22 secs 

Phase  4  : 5230 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 24 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 31 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 31 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 31 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 31 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 31 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 32 secs 
Total REAL time to Router completion: 32 secs 
Total CPU time to Router completion: 31 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|      clk_50_0000MHz |  BUFGMUX_X2Y3| No   |  828 |  0.536     |  1.749      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_mdm_bus |              |      |      |            |             |
|            _Dbg_Clk |  BUFGMUX_X2Y2| No   |   54 |  0.060     |  1.271      |
+---------------------+--------------+------+------+------------+-------------+
|chipscope_ila_0_icon |              |      |      |            |             |
|         _control<0> | BUFGMUX_X3Y13| No   |   52 |  0.039     |  1.252      |
+---------------------+--------------+------+------+------------+-------------+
|        bscan_update |         Local|      |   21 |  4.653     |  6.849      |
+---------------------+--------------+------+------+------------+-------------+
|chipscope_icon_0/chi |              |      |      |            |             |
|pscope_icon_0/i_chip |              |      |      |            |             |
|scope_icon_0/U0/iUPD |              |      |      |            |             |
|             ATE_OUT |         Local|      |    1 |  0.000     |  1.979      |
+---------------------+--------------+------+------+------------+-------------+
|chipscope_ila_0_icon |              |      |      |            |             |
|        _control<13> |         Local|      |    4 |  0.000     |  0.793      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 1

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     2.200ns|     2.800ns|       0|           0
  pin" 200 MHz HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |    10.218ns|     9.782ns|       0|           0
  G_PLL0_CLKOUT0 = PERIOD TIMEGRP         " | HOLD        |     0.178ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT0" TS_sys_clk_pin         * 0.2 |             |            |            |        |            
  5 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" | SETUP       |    10.293ns|     4.707ns|       0|           0
   TO TIMEGRP "J_CLK" 15 ns                 | HOLD        |     1.402ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" | SETUP       |    14.085ns|     0.915ns|       0|           0
   TO TIMEGRP "U_CLK" 15 ns                 | HOLD        |     0.419ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns H | SETUP       |    21.721ns|     8.279ns|       0|           0
  IGH 50| HOLD        |     0.271ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_J_TO_D_path" TIG                 | SETUP       |         N/A|     7.724ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_D_TO_J_path" TIG                 | SETUP       |         N/A|     3.505ns|     N/A|           0
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |      5.000ns|      2.800ns|      2.446ns|            0|            0|            0|       256442|
| TS_clock_generator_0_clock_gen|     20.000ns|      9.782ns|          N/A|            0|            0|       256442|            0|
| erator_0_SIG_PLL0_CLKOUT0     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 19 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 35 secs 
Total CPU time to PAR completion: 32 secs 

Peak Memory Usage:  482 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 21
Number of info messages: 0

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 13.1 - Trace  (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx45t.nph' in environment
C:\Xilinx\13.1\ISE_DS\ISE\;C:\Xilinx\13.1\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx45t, package fgg484, speed -3
--------------------------------------------------------------------------------
Release 13.1 Trace  (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.1\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc6slx45t,-3 (PRODUCTION 1.17 2011-02-03)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 259912 paths, 0 nets, and 12694 connections

Design statistics:
   Minimum period:   9.782ns (Maximum frequency: 102.229MHz)
   Maximum path delay from/to any node:   4.707ns


Analysis completed Tue Sep 08 18:22:06 2015
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 2
Total time: 8 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/13.1/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 13.1 - Bitgen O.40d (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx45t.nph' in environment
C:\Xilinx\13.1\ISE_DS\ISE\;C:\Xilinx\13.1\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx45t, package fgg484, speed -3
Opened constraints file system.pcf.

Tue Sep 08 18:22:12 2015

Running DRC.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   chipscope_ila_0_icon_control<13> is sourced by a combinatorial pin. This is
   not good design practice. Use the CE pin to control the loading of data into
   the flip-flop.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/FPG
   A_Target.Using_FPGA_LUT6.Gen_Ret_Addr[0].MUXCY_I/O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[2].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[5].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[0].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[3].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[4].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[1].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<30>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[12].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[11].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[10].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[15].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<31>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[14].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[13].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[7].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[6].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[8].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[9].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
DRC detected 0 errors and 20 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Tue Sep 08 18:22:25 2015
 xsdk.exe -hwspec D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 13.1 Build EDK_O.40d
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Done!

********************************************************************************
At Local date and time: Tue Sep 08 18:33:36 2015
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system.xmp -exit_on_error -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Release 13.1 - psf2Edward EDK_O.40d (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 6 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
WARNING:EDK - PORT: Trace_Reg_Write, CONNECTOR: microblaze_0_Trace_Reg_Write -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   45 
WARNING:EDK - PORT: Trace_Reg_Addr, CONNECTOR: microblaze_0_Trace_Reg_Addr -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   46 
WARNING:EDK - PORT: Trace_MSR_Reg, CONNECTOR: microblaze_0_Trace_MSR_Reg -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   47 
WARNING:EDK - PORT: Trace_PID_Reg, CONNECTOR: microblaze_0_Trace_PID_Reg -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   48 
WARNING:EDK - PORT: Trace_New_Reg_Value, CONNECTOR:
   microblaze_0_Trace_New_Reg_Value - floating connection -
   D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 49 
WARNING:EDK - PORT: Trace_Exception_Taken, CONNECTOR:
   microblaze_0_Trace_Exception_Taken - floating connection -
   D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 50 
WARNING:EDK - PORT: Trace_Exception_Kind, CONNECTOR:
   microblaze_0_Trace_Exception_Kind - floating connection -
   D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 51 
WARNING:EDK - PORT: Trace_Jump_Taken, CONNECTOR: microblaze_0_Trace_Jump_Taken -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   52 
WARNING:EDK - PORT: Trace_Delay_Slot, CONNECTOR: microblaze_0_Trace_Delay_Slot -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   53 
WARNING:EDK - PORT: Trace_Data_Address, CONNECTOR:
   microblaze_0_Trace_Data_Address - floating connection -
   D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 54 
WARNING:EDK - PORT: Trace_Data_Access, CONNECTOR: microblaze_0_Trace_Data_Access
   - floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs
   line 55 
WARNING:EDK - PORT: Trace_Data_Read, CONNECTOR: microblaze_0_Trace_Data_Read -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   56 
WARNING:EDK - PORT: Trace_Data_Write, CONNECTOR: microblaze_0_Trace_Data_Write -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   57 
WARNING:EDK - PORT: Trace_Data_Write_Value, CONNECTOR:
   microblaze_0_Trace_Data_Write_Value - floating connection -
   D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 58 
WARNING:EDK - PORT: Trace_Data_Byte_Enable, CONNECTOR:
   microblaze_0_Trace_Data_Byte_Enable - floating connection -
   D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 59 
WARNING:EDK - PORT: Trace_DCache_Req, CONNECTOR: microblaze_0_Trace_DCache_Req -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   60 
WARNING:EDK - PORT: Trace_DCache_Hit, CONNECTOR: microblaze_0_Trace_DCache_Hit -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   61 
WARNING:EDK - PORT: Trace_DCache_Rdy, CONNECTOR: microblaze_0_Trace_DCache_Rdy -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   62 
WARNING:EDK - PORT: Trace_DCache_Read, CONNECTOR: microblaze_0_Trace_DCache_Read
   - floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs
   line 63 
WARNING:EDK - PORT: Trace_ICache_Req, CONNECTOR: microblaze_0_Trace_ICache_Req -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   64 
WARNING:EDK - PORT: Trace_ICache_Hit, CONNECTOR: microblaze_0_Trace_ICache_Hit -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   65 
WARNING:EDK - PORT: Trace_ICache_Rdy, CONNECTOR: microblaze_0_Trace_ICache_Rdy -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   66 
WARNING:EDK - PORT: Trace_OF_PipeRun, CONNECTOR: microblaze_0_Trace_OF_PipeRun -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   67 
WARNING:EDK - PORT: Trace_EX_PipeRun, CONNECTOR: microblaze_0_Trace_EX_PipeRun -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   68 
WARNING:EDK - PORT: Trace_MEM_PipeRun, CONNECTOR: microblaze_0_Trace_MEM_PipeRun
   - floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs
   line 69 
WARNING:EDK - PORT: Trace_MB_Halted, CONNECTOR: microblaze_0_Trace_MB_Halted -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   70 
WARNING:EDK - PORT: Trace_Jump_Hit, CONNECTOR: microblaze_0_Trace_Jump_Hit -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   71 
WARNING:EDK - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset - floating
   connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 210 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Did not find device sumary in microblaze_0's synthesis log file
Did not find timing summary in microblaze_0's synthesis log file
Did not find device sumary in mb_plb's synthesis log file
Did not find timing summary in mb_plb's synthesis log file
Did not find device sumary in ilmb's synthesis log file
Did not find timing summary in ilmb's synthesis log file
Did not find device sumary in dlmb's synthesis log file
Did not find timing summary in dlmb's synthesis log file
Did not find device sumary in dlmb_cntlr's synthesis log file
Did not find timing summary in dlmb_cntlr's synthesis log file
Did not find device sumary in ilmb_cntlr's synthesis log file
Did not find timing summary in ilmb_cntlr's synthesis log file
Did not find device sumary in lmb_bram's synthesis log file
Did not find timing summary in lmb_bram's synthesis log file
Did not find device sumary in RS232_Uart_1's synthesis log file
Did not find timing summary in RS232_Uart_1's synthesis log file
Did not find device sumary in LEDs_4Bit's synthesis log file
Did not find timing summary in LEDs_4Bit's synthesis log file
Did not find device sumary in Push_Buttons_4Bit's synthesis log file
Did not find timing summary in Push_Buttons_4Bit's synthesis log file
Did not find device sumary in DIP_Switches_4Bit's synthesis log file
Did not find timing summary in DIP_Switches_4Bit's synthesis log file
Did not find device sumary in clock_generator_0's synthesis log file
Did not find timing summary in clock_generator_0's synthesis log file
Did not find device sumary in mdm_0's synthesis log file
Did not find timing summary in mdm_0's synthesis log file
Did not find device sumary in proc_sys_reset_0's synthesis log file
Did not find timing summary in proc_sys_reset_0's synthesis log file
Did not find device sumary in funprof_0's synthesis log file
Did not find timing summary in funprof_0's synthesis log file
Did not find device sumary in chipscope_ila_0's synthesis log file
Did not find timing summary in chipscope_ila_0's synthesis log file
Did not find device sumary in chipscope_icon_0's synthesis log file
Did not find timing summary in chipscope_icon_0's synthesis log file
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK\SDK_Export\hw/system.html  -make_docs_local
Release 13.1 - xdsgen EDK_O.40d (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Generated Block Diagram.
Rasterizing microblaze_0.jpg.....
Rasterizing mb_plb.jpg.....
Rasterizing ilmb.jpg.....
Rasterizing dlmb.jpg.....
Rasterizing dlmb_cntlr.jpg.....
Rasterizing ilmb_cntlr.jpg.....
Rasterizing lmb_bram.jpg.....
Rasterizing RS232_Uart_1.jpg.....
Rasterizing LEDs_4Bit.jpg.....
Rasterizing Push_Buttons_4Bit.jpg.....
Rasterizing DIP_Switches_4Bit.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing mdm_0.jpg.....
Rasterizing proc_sys_reset_0.jpg.....
Rasterizing funprof_0.jpg.....
Rasterizing chipscope_ila_0.jpg.....
Rasterizing chipscope_icon_0.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx45tfgg484-3 -lang vhdl    -msg __xps/ise/xmsgprops.lst system.mhs

Release 13.1 - platgen Xilinx EDK 13.1 Build EDK_O.40d
 (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx45tfgg484-3 -lang vhdl -msg
__xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:56 - Part 'xc6slx45t' is not a WebPack part.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse D:/Pavan_FPGA_Projects/Prj_funprof_v1.0/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) dlmb_cntlr	dlmb
  (0000000000-0x00001fff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) Push_Buttons_4Bit	mb_plb
  (0x81420000-0x8142ffff) LEDs_4Bit	mb_plb
  (0x81440000-0x8144ffff) DIP_Switches_4Bit	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xcd400000-0xcd40ffff) funprof_0	mb_plb
INFO:EDK - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 69 
INFO:EDK - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 6 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 70 
INFO:EDK - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 71 
INFO:EDK - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 73 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 
INFO:EDK - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding PARAMETER
   C_MEMSIZE value to 0x2000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 
INFO:EDK - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a
   \data\xps_uartlite_v2_1_0.mpd line 74 
INFO:EDK - IPNAME: xps_gpio, INSTANCE:LEDs_4Bit - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 
INFO:EDK - IPNAME: xps_gpio, INSTANCE:Push_Buttons_4Bit - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 
INFO:EDK - IPNAME: xps_gpio, INSTANCE:DIP_Switches_4Bit - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 
INFO:EDK - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 83 
INFO:EDK - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 84 
INFO:EDK - IPNAME: funprof, INSTANCE:funprof_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32 -
   D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\pcores\funprof_v1_00_a\data\funprof_v
   2_1_0.mpd line 25 
INFO:EDK - IPNAME: funprof, INSTANCE:funprof_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\pcores\funprof_v1_00_a\data\funprof_v
   2_1_0.mpd line 26 
INFO:EDK - IPNAME: funprof, INSTANCE:funprof_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\pcores\funprof_v1_00_a\data\funprof_v
   2_1_0.mpd line 27 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 6 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK - PORT: Trace_Reg_Write, CONNECTOR: microblaze_0_Trace_Reg_Write -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   45 
WARNING:EDK - PORT: Trace_Reg_Addr, CONNECTOR: microblaze_0_Trace_Reg_Addr -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   46 
WARNING:EDK - PORT: Trace_MSR_Reg, CONNECTOR: microblaze_0_Trace_MSR_Reg -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   47 
WARNING:EDK - PORT: Trace_PID_Reg, CONNECTOR: microblaze_0_Trace_PID_Reg -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   48 
WARNING:EDK - PORT: Trace_New_Reg_Value, CONNECTOR:
   microblaze_0_Trace_New_Reg_Value - floating connection -
   D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 49 
WARNING:EDK - PORT: Trace_Exception_Taken, CONNECTOR:
   microblaze_0_Trace_Exception_Taken - floating connection -
   D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 50 
WARNING:EDK - PORT: Trace_Exception_Kind, CONNECTOR:
   microblaze_0_Trace_Exception_Kind - floating connection -
   D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 51 
WARNING:EDK - PORT: Trace_Jump_Taken, CONNECTOR: microblaze_0_Trace_Jump_Taken -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   52 
WARNING:EDK - PORT: Trace_Delay_Slot, CONNECTOR: microblaze_0_Trace_Delay_Slot -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   53 
WARNING:EDK - PORT: Trace_Data_Address, CONNECTOR:
   microblaze_0_Trace_Data_Address - floating connection -
   D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 54 
WARNING:EDK - PORT: Trace_Data_Access, CONNECTOR: microblaze_0_Trace_Data_Access
   - floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs
   line 55 
WARNING:EDK - PORT: Trace_Data_Read, CONNECTOR: microblaze_0_Trace_Data_Read -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   56 
WARNING:EDK - PORT: Trace_Data_Write, CONNECTOR: microblaze_0_Trace_Data_Write -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   57 
WARNING:EDK - PORT: Trace_Data_Write_Value, CONNECTOR:
   microblaze_0_Trace_Data_Write_Value - floating connection -
   D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 58 
WARNING:EDK - PORT: Trace_Data_Byte_Enable, CONNECTOR:
   microblaze_0_Trace_Data_Byte_Enable - floating connection -
   D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 59 
WARNING:EDK - PORT: Trace_DCache_Req, CONNECTOR: microblaze_0_Trace_DCache_Req -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   60 
WARNING:EDK - PORT: Trace_DCache_Hit, CONNECTOR: microblaze_0_Trace_DCache_Hit -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   61 
WARNING:EDK - PORT: Trace_DCache_Rdy, CONNECTOR: microblaze_0_Trace_DCache_Rdy -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   62 
WARNING:EDK - PORT: Trace_DCache_Read, CONNECTOR: microblaze_0_Trace_DCache_Read
   - floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs
   line 63 
WARNING:EDK - PORT: Trace_ICache_Req, CONNECTOR: microblaze_0_Trace_ICache_Req -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   64 
WARNING:EDK - PORT: Trace_ICache_Hit, CONNECTOR: microblaze_0_Trace_ICache_Hit -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   65 
WARNING:EDK - PORT: Trace_ICache_Rdy, CONNECTOR: microblaze_0_Trace_ICache_Rdy -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   66 
WARNING:EDK - PORT: Trace_OF_PipeRun, CONNECTOR: microblaze_0_Trace_OF_PipeRun -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   67 
WARNING:EDK - PORT: Trace_EX_PipeRun, CONNECTOR: microblaze_0_Trace_EX_PipeRun -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   68 
WARNING:EDK - PORT: Trace_MEM_PipeRun, CONNECTOR: microblaze_0_Trace_MEM_PipeRun
   - floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs
   line 69 
WARNING:EDK - PORT: Trace_MB_Halted, CONNECTOR: microblaze_0_Trace_MB_Halted -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   70 
WARNING:EDK - PORT: Trace_Jump_Hit, CONNECTOR: microblaze_0_Trace_Jump_Hit -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   71 
WARNING:EDK - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset - floating
   connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 210 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 217 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 220 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 320 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 350 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 385 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 386 
INFO:EDK - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is overriding
   PARAMETER C_MASK value to 0x80000000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is overriding
   PARAMETER C_MASK value to 0x80000000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: chipscope_icon, INSTANCE:chipscope_icon_0 - tcl is overriding
   PARAMETER C_SYSTEM_CONTAINS_MDM value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_icon_v1_05
   _a\data\chipscope_icon_v2_1_0.mpd line 71 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:chipscope_ila INSTANCE:chipscope_ila_0 -
D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 223 - Copying
(BBD-specified) netlist files.

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 31 - Copying cache
implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb -
D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 74 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb -
D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 81 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb -
D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 88 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 95 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 104 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram -
D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 113 - Copying cache
implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_1 -
D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 120 - Copying cache
implementation netlist
IPNAME:xps_gpio INSTANCE:leds_4bit -
D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 134 - Copying cache
implementation netlist
IPNAME:xps_gpio INSTANCE:push_buttons_4bit -
D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 147 - Copying cache
implementation netlist
IPNAME:xps_gpio INSTANCE:dip_switches_4bit -
D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 160 - Copying cache
implementation netlist
IPNAME:mdm INSTANCE:mdm_0 - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs
line 188 - Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 200 - Copying cache
implementation netlist
IPNAME:funprof INSTANCE:funprof_0 -
D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 213 - Copying cache
implementation netlist
IPNAME:chipscope_icon INSTANCE:chipscope_icon_0 -
D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 241 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 113 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 173 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
IPNAME:chipscope_ila INSTANCE:chipscope_ila_0 -
D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 223 - elaborating IP
Created elaborate directory hdl/elaborate/chipscope_ila_0_v1_04_a/synhdl/vhdl/
Generating ChipScope core: chipscope_ila_0 ...
ChipScope Core Generator command: coregen.exe -b
D:/Pavan_FPGA_Projects/Prj_funprof_v1.0/implementation/chipscope_ila_0.xco
Release 13.1 - Xilinx CORE Generator O.40d (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
All runtime messages will be recorded in
D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\implementation\chipscope_ila_0_wrapper\c
oregen.log
CoreGen has not been configured with any user repositories.
CoreGen has been configured with the following Xilinx repositories:
 - 'C:\Xilinx\13.1\ISE_DS\ISE\coregen\' []
Updating project device from '6slx45t' to 'xc6slx45t'.
Wrote file for project
'D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\implementation\chipscope_ila_0_wrapper\
coregen.cgp'.
Resolving generic values...
Initializing IP model...
Finished initializing IP model.
Finished resolving generic values.
Generating IP...
Configuring files for chipscope_ila_0 root...
Gathering HDL files for chipscope_ila_0 root...
Creating XST project for chipscope_ila_0...
Creating XST script file for chipscope_ila_0...
Creating XST instantiation file for chipscope_ila_0...
Running XST for chipscope_ila_0...
XST: HDL Parsing
XST: HDL Elaboration
XST: HDL Synthesis
XST: Advanced HDL Synthesis
XST: Low Level Synthesis
XST: Design Summary
Not generating a VHDL simulation model
Not generating a Verilog simulation model
Skipping VHDL instantiation template for chipscope_ila_0...
Skipping Verilog instantiation template for chipscope_ila_0...
Finished Generation.
Generating IP instantiation template...
Finished generating IP instantiation template.
Generating ASY schematic symbol...
Initializing IP model...
Finished initializing IP model.
Finished generating ASY schematic symbol.
Generating metadata file...
Finished generating metadata file.
Generating ISE project...
Finished generating ISE project.Generating README file...
Creating readme './tmp/_cg\chipscope_ila_0_readme.txt'.
Finished generating README file.
Generating FLIST file...
Finished FLIST file generation.
Preparing output directory...
Finished preparing output directory.
Moving files to output directory...
Finished moving files to output directory
Saved options for project 'coregen'.
*************************************************************
IPNAME:chipscope_icon INSTANCE:chipscope_icon_0 -
D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 241 - elaborating IP
Created elaborate directory hdl/elaborate/chipscope_icon_0_v1_05_a/synhdl/vhdl/
INFO: ChipScope core parameters not changed. Not regenerating core

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs
line 173 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:chipscope_ila_0 - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs
line 223 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 173 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.1\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6slx45tfgg484-3 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper

Reading NGO file
"D:/Pavan_FPGA_Projects/Prj_funprof_v1.0/implementation/clock_generator_0_wrappe
r/clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:chipscope_ila_0_wrapper INSTANCE:chipscope_ila_0 -
D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 223 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.1\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6slx45tfgg484-3 -intstyle silent -i -sd .. chipscope_ila_0_wrapper.ngc
../chipscope_ila_0_wrapper

Reading NGO file
"D:/Pavan_FPGA_Projects/Prj_funprof_v1.0/implementation/chipscope_ila_0_wrapper/
chipscope_ila_0_wrapper.ngc" ...
Loading design module
"D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\implementation\chipscope_ila_0_wrapper/
chipscope_ila_0.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../chipscope_ila_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../chipscope_ila_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 150.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx45tfgg484-3 -implement xflow.opt system.ngc
Release 13.1 - Xflow O.40d (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx45tfgg484-3 -implement xflow.opt
system.ngc  
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>

Using Flow File:
D:/Pavan_FPGA_Projects/Prj_funprof_v1.0/implementation/fpga.flw 
Using Option File(s): 
 D:/Pavan_FPGA_Projects/Prj_funprof_v1.0/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx45tfgg484-3 -nt timestamp -bm system.bmm
"D:/Pavan_FPGA_Projects/Prj_funprof_v1.0/implementation/system.ngc" -uc
system.ucf system.ngd 
#----------------------------------------------#
Release 13.1 - ngdbuild O.40d (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.1\ISE_DS\ISE\bin\nt\unwrapped\ngdbuild.exe -p
xc6slx45tfgg484-3 -nt timestamp -bm system.bmm
D:/Pavan_FPGA_Projects/Prj_funprof_v1.0/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file
"D:/Pavan_FPGA_Projects/Prj_funprof_v1.0/implementation/system.ngc" ...
Loading design module
"D:/Pavan_FPGA_Projects/Prj_funprof_v1.0/implementation/rs232_uart_1_wrapper.ngc
"...
Loading design module
"D:/Pavan_FPGA_Projects/Prj_funprof_v1.0/implementation/clock_generator_0_wrappe
r.ngc"...
Loading design module
"D:/Pavan_FPGA_Projects/Prj_funprof_v1.0/implementation/proc_sys_reset_0_wrapper
.ngc"...
Loading design module
"D:/Pavan_FPGA_Projects/Prj_funprof_v1.0/implementation/microblaze_0_wrapper.ngc
"...
Loading design module
"D:/Pavan_FPGA_Projects/Prj_funprof_v1.0/implementation/mb_plb_wrapper.ngc"...
Loading design module
"D:/Pavan_FPGA_Projects/Prj_funprof_v1.0/implementation/ilmb_wrapper.ngc"...
Loading design module
"D:/Pavan_FPGA_Projects/Prj_funprof_v1.0/implementation/dlmb_wrapper.ngc"...
Loading design module
"D:/Pavan_FPGA_Projects/Prj_funprof_v1.0/implementation/dlmb_cntlr_wrapper.ngc".
..
Loading design module
"D:/Pavan_FPGA_Projects/Prj_funprof_v1.0/implementation/ilmb_cntlr_wrapper.ngc".
..
Loading design module
"D:/Pavan_FPGA_Projects/Prj_funprof_v1.0/implementation/leds_4bit_wrapper.ngc"..
.
Loading design module
"D:/Pavan_FPGA_Projects/Prj_funprof_v1.0/implementation/push_buttons_4bit_wrappe
r.ngc"...
Loading design module
"D:/Pavan_FPGA_Projects/Prj_funprof_v1.0/implementation/dip_switches_4bit_wrappe
r.ngc"...
Loading design module
"D:/Pavan_FPGA_Projects/Prj_funprof_v1.0/implementation/mdm_0_wrapper.ngc"...
Loading design module
"D:/Pavan_FPGA_Projects/Prj_funprof_v1.0/implementation/funprof_0_wrapper.ngc"..
.
Loading design module
"D:/Pavan_FPGA_Projects/Prj_funprof_v1.0/implementation/chipscope_ila_0_wrapper.
ngc"...
Loading design module
"D:/Pavan_FPGA_Projects/Prj_funprof_v1.0/implementation/lmb_bram_wrapper.ngc"...
Loading design module
"D:/Pavan_FPGA_Projects/Prj_funprof_v1.0/implementation/chipscope_icon_0_wrapper
.ngc"...
INFO:NgdBuild:1317 - Using core chipscope_ila_v1 requires a ChipScopePro
   license.  The following blocks are instances of core chipscope_ila_v1:
	/system/chipscope_ila_0

INFO:NgdBuild:1317 - Using core chipscope_ila_v1 requires a ChipScopePro
   license.  The following blocks are instances of core chipscope_ila_v1:
	/system/chipscope_ila_0

-----------------------------------------------
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.

-----------------------------------------------

-----------------------------------------------
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst' of
   type PLL_ADV has been changed from 'VIRTEX5' to 'SPARTAN6' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
   * 0.25 HIGH 50>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/Performance.Decode_I/Using_FPGA.Gen_Bits[27].MEM_E
   X_Result_Inst' has unconnected output pin
WARNING:NgdBuild:478 - clock net bscan_drck1 with clock driver
   mdm_0/mdm_0/BUFG_DRCK1 drives no clock pins
WARNING:NgdBuild:452 - logical net 'bscan_tdo1' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   4

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  5 sec
Total CPU time to NGDBUILD completion:   5 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 13.1 - Map O.40d (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx45tfgg484-3".
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 11 secs 
Total CPU  time at the beginning of Placer: 11 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:8b4c4b0e) REAL time: 12 secs 

Phase 2.7  Design Feasibility Check
WARNING:Place:838 - An IO Bus with more than one IO standard is found.
   Components associated with this bus are as follows: 
   	 Comp: fpga_0_DIP_Switches_4Bit_GPIO_IO_pin<3>   IOSTANDARD = LVCMOS15
   	 Comp: fpga_0_DIP_Switches_4Bit_GPIO_IO_pin<2>   IOSTANDARD = LVCMOS25
   	 Comp: fpga_0_DIP_Switches_4Bit_GPIO_IO_pin<1>   IOSTANDARD = LVCMOS25
   	 Comp: fpga_0_DIP_Switches_4Bit_GPIO_IO_pin<0>   IOSTANDARD = LVCMOS25


INFO:Place:834 - Only a subset of IOs are locked. Out of 82 IOs, 17 are locked
   and 65 are not locked. If you would like to print the names of these IOs,
   please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 
Phase 2.7  Design Feasibility Check (Checksum:8b4c4b0e) REAL time: 13 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:bc69bea6) REAL time: 13 secs 

Phase 4.2  Initial Placement for Architecture Specific Features
...
Phase 4.2  Initial Placement for Architecture Specific Features (Checksum:7ef2071a) REAL time: 28 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:7ef2071a) REAL time: 28 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:7ef2071a) REAL time: 28 secs 

Phase 7.3  Local Placement Optimization
...
Phase 7.3  Local Placement Optimization (Checksum:e02613bb) REAL time: 30 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:e02613bb) REAL time: 30 secs 

Phase 9.8  Global Placement
.............................
...........
Phase 9.8  Global Placement (Checksum:6a79435e) REAL time: 37 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:6a79435e) REAL time: 37 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:5e8632f0) REAL time: 43 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:5e8632f0) REAL time: 43 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:e86afa62) REAL time: 43 secs 

Total REAL time to Placer completion: 47 secs 
Total CPU  time to Placer completion: 47 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   21
Slice Logic Utilization:
  Number of Slice Registers:                 2,362 out of  54,576    4
    Number used as Flip Flops:               2,355
    Number used as Latches:                      1
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                6
  Number of Slice LUTs:                      2,349 out of  27,288    8
    Number used as logic:                    1,952 out of  27,288    7
      Number using O6 output only:           1,529
      Number using O5 output only:             125
      Number using O5 and O6:                  298
      Number used as ROM:                        0
    Number used as Memory:                     251 out of   6,408    3
      Number used as Dual Port RAM:             64
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                 64
      Number used as Single Port RAM:            0
      Number used as Shift Register:           187
        Number using O6 output only:            85
        Number using O5 output only:             1
        Number using O5 and O6:                101
    Number used exclusively as route-thrus:    146
      Number with same-slice register load:    135
      Number with same-slice carry load:        11
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 1,043 out of   6,822   15
  Number of LUT Flip Flop pairs used:        3,037
    Number with an unused Flip Flop:           913 out of   3,037   30
    Number with an unused LUT:                 688 out of   3,037   22
    Number of fully used LUT-FF pairs:       1,436 out of   3,037   47
    Number of unique control sets:             188
    Number of slice register sites lost
      to control set restrictions:             820 out of  54,576    1

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        82 out of     296   27
    Number of LOCed IOBs:                       17 out of      82   20
    IOB Flip Flops:                             14

Specific Feature Utilization:
  Number of RAMB16BWERs:                         8 out of     116    6
  Number of RAMB8BWERs:                          0 out of     232    0
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       3 out of      16   18
    Number used as BUFGs:                        3
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       8    0
  Number of ILOGIC2/ISERDES2s:                   1 out of     376    1
    Number used as ILOGIC2s:                     1
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     376    0
  Number of OLOGIC2/OSERDES2s:                  13 out of     376    3
    Number used as OLOGIC2s:                    13
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              2 out of       4   50
  Number of BUFHs:                               0 out of     256    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         0 out of       4    0
  Number of DSP48A1s:                            3 out of      58    5
  Number of GTPA1_DUALs:                         0 out of       2    0
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                0 out of       2    0
  Number of PCIE_A1s:                            0 out of       1    0
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            1 out of       4   25
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0

  Number of RPM macros:           12
Average Fanout of Non-Clock Nets:                3.54

Peak Memory Usage:  481 MB
Total REAL time to MAP completion:  50 secs 
Total CPU time to MAP completion:   50 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 13.1 - par O.40d (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/13.1/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '6slx45t.nph' in environment
C:\Xilinx\13.1\ISE_DS\ISE\;C:\Xilinx\13.1\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx45t, package fgg484, speed -3

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.17 2011-02-03".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 2,362 out of  54,576    4
    Number used as Flip Flops:               2,355
    Number used as Latches:                      1
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                6
  Number of Slice LUTs:                      2,349 out of  27,288    8
    Number used as logic:                    1,952 out of  27,288    7
      Number using O6 output only:           1,529
      Number using O5 output only:             125
      Number using O5 and O6:                  298
      Number used as ROM:                        0
    Number used as Memory:                     251 out of   6,408    3
      Number used as Dual Port RAM:             64
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                 64
      Number used as Single Port RAM:            0
      Number used as Shift Register:           187
        Number using O6 output only:            85
        Number using O5 output only:             1
        Number using O5 and O6:                101
    Number used exclusively as route-thrus:    146
      Number with same-slice register load:    135
      Number with same-slice carry load:        11
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 1,043 out of   6,822   15
  Number of LUT Flip Flop pairs used:        3,037
    Number with an unused Flip Flop:           913 out of   3,037   30
    Number with an unused LUT:                 688 out of   3,037   22
    Number of fully used LUT-FF pairs:       1,436 out of   3,037   47
    Number of slice register sites lost
      to control set restrictions:               0 out of  54,576    0

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        82 out of     296   27
    Number of LOCed IOBs:                       17 out of      82   20
    IOB Flip Flops:                             14

Specific Feature Utilization:
  Number of RAMB16BWERs:                         8 out of     116    6
  Number of RAMB8BWERs:                          0 out of     232    0
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       3 out of      16   18
    Number used as BUFGs:                        3
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       8    0
  Number of ILOGIC2/ISERDES2s:                   1 out of     376    1
    Number used as ILOGIC2s:                     1
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     376    0
  Number of OLOGIC2/OSERDES2s:                  13 out of     376    3
    Number used as OLOGIC2s:                    13
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              2 out of       4   50
  Number of BUFHs:                               0 out of     256    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         0 out of       4    0
  Number of DSP48A1s:                            3 out of      58    5
  Number of GTPA1_DUALs:                         0 out of       2    0
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                0 out of       2    0
  Number of PCIE_A1s:                            0 out of       1    0
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            1 out of       4   25
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 9 secs 
Finished initial Timing Analysis.  REAL time: 9 secs 

WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[0].MUXCY_I/O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 15950 unrouted;      REAL time: 10 secs 

Phase  2  : 12950 unrouted;      REAL time: 11 secs 

Phase  3  : 4947 unrouted;      REAL time: 23 secs 

Phase  4  : 4947 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 24 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 31 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 31 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 31 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 31 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 31 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 32 secs 
Total REAL time to Router completion: 32 secs 
Total CPU time to Router completion: 30 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|      clk_50_0000MHz |  BUFGMUX_X2Y3| No   |  864 |  0.537     |  1.749      |
+---------------------+--------------+------+------+------------+-------------+
|chipscope_ila_0_icon |              |      |      |            |             |
|         _control<0> | BUFGMUX_X3Y13| No   |   54 |  0.038     |  1.251      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_mdm_bus |              |      |      |            |             |
|            _Dbg_Clk |  BUFGMUX_X2Y2| No   |   58 |  0.057     |  1.271      |
+---------------------+--------------+------+------+------------+-------------+
|        bscan_update |         Local|      |   21 |  4.851     |  7.168      |
+---------------------+--------------+------+------+------------+-------------+
|chipscope_icon_0/chi |              |      |      |            |             |
|pscope_icon_0/i_chip |              |      |      |            |             |
|scope_icon_0/U0/iUPD |              |      |      |            |             |
|             ATE_OUT |         Local|      |    1 |  0.000     |  1.936      |
+---------------------+--------------+------+------+------------+-------------+
|chipscope_ila_0_icon |              |      |      |            |             |
|        _control<13> |         Local|      |    4 |  0.000     |  1.051      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 1

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     2.200ns|     2.800ns|       0|           0
  pin" 200 MHz HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" | SETUP       |    10.202ns|     4.798ns|       0|           0
   TO TIMEGRP "J_CLK" 15 ns                 | HOLD        |     1.787ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |    11.034ns|     8.966ns|       0|           0
  G_PLL0_CLKOUT0 = PERIOD TIMEGRP         " | HOLD        |     0.259ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT0" TS_sys_clk_pin         * 0.2 |             |            |            |        |            
  5 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" | SETUP       |    14.098ns|     0.902ns|       0|           0
   TO TIMEGRP "U_CLK" 15 ns                 | HOLD        |     0.460ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns H | SETUP       |    22.173ns|     7.827ns|       0|           0
  IGH 50| HOLD        |     0.276ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_J_TO_D_path" TIG                 | SETUP       |         N/A|     7.197ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_D_TO_J_path" TIG                 | SETUP       |         N/A|     3.475ns|     N/A|           0
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |      5.000ns|      2.800ns|      2.241ns|            0|            0|            0|       256572|
| TS_clock_generator_0_clock_gen|     20.000ns|      8.966ns|          N/A|            0|            0|       256572|            0|
| erator_0_SIG_PLL0_CLKOUT0     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 19 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 34 secs 
Total CPU time to PAR completion: 31 secs 

Peak Memory Usage:  485 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 21
Number of info messages: 0

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 13.1 - Trace  (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx45t.nph' in environment
C:\Xilinx\13.1\ISE_DS\ISE\;C:\Xilinx\13.1\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx45t, package fgg484, speed -3
--------------------------------------------------------------------------------
Release 13.1 Trace  (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.1\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc6slx45t,-3 (PRODUCTION 1.17 2011-02-03)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 260641 paths, 0 nets, and 12834 connections

Design statistics:
   Minimum period:   8.966ns (Maximum frequency: 111.532MHz)
   Maximum path delay from/to any node:   4.798ns


Analysis completed Tue Sep 08 18:38:13 2015
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 2
Total time: 8 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/13.1/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 13.1 - Bitgen O.40d (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx45t.nph' in environment
C:\Xilinx\13.1\ISE_DS\ISE\;C:\Xilinx\13.1\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx45t, package fgg484, speed -3
Opened constraints file system.pcf.

Tue Sep 08 18:38:18 2015

Running DRC.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   chipscope_ila_0_icon_control<13> is sourced by a combinatorial pin. This is
   not good design practice. Use the CE pin to control the loading of data into
   the flip-flop.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/FPG
   A_Target.Using_FPGA_LUT6.Gen_Ret_Addr[0].MUXCY_I/O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[9].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[5].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[4].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[10].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[6].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[3].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[2].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[7].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[11].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[1].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[12].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[14].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[0].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<31>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<30>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[8].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[13].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[15].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
DRC detected 0 errors and 20 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Tue Sep 08 18:38:30 2015
 xsdk.exe -hwspec D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 13.1 Build EDK_O.40d
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Done!
Save project successfully
Writing filter settings....
Done writing filter settings to:
	D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\etc\system.filters
Done writing Tab View settings to:
	D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\etc\system.gui
Generated Block Diagram.
Diagram Controls
Zoom In/Out = ALT + (Mouse + Left Button) or ARROW UP/DOWN.
Pan = SHIFT + (Mouse + Left Button) or ARROW UP/DOWN/LEFT/RIGHT.
Make instance funprof_0 port P_Count external with net as port name
Instance funprof_0 port P_Count connector undefined, using funprof_0_P_Count

********************************************************************************
At Local date and time: Tue Sep 08 19:36:57 2015
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system.xmp -exit_on_error -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Release 13.1 - psf2Edward EDK_O.40d (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 6 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
WARNING:EDK - PORT: Trace_Reg_Write, CONNECTOR: microblaze_0_Trace_Reg_Write -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   46 
WARNING:EDK - PORT: Trace_Reg_Addr, CONNECTOR: microblaze_0_Trace_Reg_Addr -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   47 
WARNING:EDK - PORT: Trace_MSR_Reg, CONNECTOR: microblaze_0_Trace_MSR_Reg -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   48 
WARNING:EDK - PORT: Trace_PID_Reg, CONNECTOR: microblaze_0_Trace_PID_Reg -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   49 
WARNING:EDK - PORT: Trace_New_Reg_Value, CONNECTOR:
   microblaze_0_Trace_New_Reg_Value - floating connection -
   D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 50 
WARNING:EDK - PORT: Trace_Exception_Taken, CONNECTOR:
   microblaze_0_Trace_Exception_Taken - floating connection -
   D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 51 
WARNING:EDK - PORT: Trace_Exception_Kind, CONNECTOR:
   microblaze_0_Trace_Exception_Kind - floating connection -
   D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 52 
WARNING:EDK - PORT: Trace_Jump_Taken, CONNECTOR: microblaze_0_Trace_Jump_Taken -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   53 
WARNING:EDK - PORT: Trace_Delay_Slot, CONNECTOR: microblaze_0_Trace_Delay_Slot -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   54 
WARNING:EDK - PORT: Trace_Data_Address, CONNECTOR:
   microblaze_0_Trace_Data_Address - floating connection -
   D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 55 
WARNING:EDK - PORT: Trace_Data_Access, CONNECTOR: microblaze_0_Trace_Data_Access
   - floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs
   line 56 
WARNING:EDK - PORT: Trace_Data_Read, CONNECTOR: microblaze_0_Trace_Data_Read -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   57 
WARNING:EDK - PORT: Trace_Data_Write, CONNECTOR: microblaze_0_Trace_Data_Write -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   58 
WARNING:EDK - PORT: Trace_Data_Write_Value, CONNECTOR:
   microblaze_0_Trace_Data_Write_Value - floating connection -
   D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 59 
WARNING:EDK - PORT: Trace_Data_Byte_Enable, CONNECTOR:
   microblaze_0_Trace_Data_Byte_Enable - floating connection -
   D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 60 
WARNING:EDK - PORT: Trace_DCache_Req, CONNECTOR: microblaze_0_Trace_DCache_Req -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   61 
WARNING:EDK - PORT: Trace_DCache_Hit, CONNECTOR: microblaze_0_Trace_DCache_Hit -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   62 
WARNING:EDK - PORT: Trace_DCache_Rdy, CONNECTOR: microblaze_0_Trace_DCache_Rdy -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   63 
WARNING:EDK - PORT: Trace_DCache_Read, CONNECTOR: microblaze_0_Trace_DCache_Read
   - floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs
   line 64 
WARNING:EDK - PORT: Trace_ICache_Req, CONNECTOR: microblaze_0_Trace_ICache_Req -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   65 
WARNING:EDK - PORT: Trace_ICache_Hit, CONNECTOR: microblaze_0_Trace_ICache_Hit -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   66 
WARNING:EDK - PORT: Trace_ICache_Rdy, CONNECTOR: microblaze_0_Trace_ICache_Rdy -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   67 
WARNING:EDK - PORT: Trace_OF_PipeRun, CONNECTOR: microblaze_0_Trace_OF_PipeRun -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   68 
WARNING:EDK - PORT: Trace_EX_PipeRun, CONNECTOR: microblaze_0_Trace_EX_PipeRun -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   69 
WARNING:EDK - PORT: Trace_MEM_PipeRun, CONNECTOR: microblaze_0_Trace_MEM_PipeRun
   - floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs
   line 70 
WARNING:EDK - PORT: Trace_MB_Halted, CONNECTOR: microblaze_0_Trace_MB_Halted -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   71 
WARNING:EDK - PORT: Trace_Jump_Hit, CONNECTOR: microblaze_0_Trace_Jump_Hit -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   72 
WARNING:EDK - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset - floating
   connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 211 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Did not find device sumary in microblaze_0's synthesis log file
Did not find timing summary in microblaze_0's synthesis log file
Did not find device sumary in mb_plb's synthesis log file
Did not find timing summary in mb_plb's synthesis log file
Did not find device sumary in ilmb's synthesis log file
Did not find timing summary in ilmb's synthesis log file
Did not find device sumary in dlmb's synthesis log file
Did not find timing summary in dlmb's synthesis log file
Did not find device sumary in dlmb_cntlr's synthesis log file
Did not find timing summary in dlmb_cntlr's synthesis log file
Did not find device sumary in ilmb_cntlr's synthesis log file
Did not find timing summary in ilmb_cntlr's synthesis log file
Did not find device sumary in lmb_bram's synthesis log file
Did not find timing summary in lmb_bram's synthesis log file
Did not find device sumary in RS232_Uart_1's synthesis log file
Did not find timing summary in RS232_Uart_1's synthesis log file
Did not find device sumary in LEDs_4Bit's synthesis log file
Did not find timing summary in LEDs_4Bit's synthesis log file
Did not find device sumary in Push_Buttons_4Bit's synthesis log file
Did not find timing summary in Push_Buttons_4Bit's synthesis log file
Did not find device sumary in DIP_Switches_4Bit's synthesis log file
Did not find timing summary in DIP_Switches_4Bit's synthesis log file
Did not find device sumary in clock_generator_0's synthesis log file
Did not find timing summary in clock_generator_0's synthesis log file
Did not find device sumary in mdm_0's synthesis log file
Did not find timing summary in mdm_0's synthesis log file
Did not find device sumary in proc_sys_reset_0's synthesis log file
Did not find timing summary in proc_sys_reset_0's synthesis log file
Did not find device sumary in funprof_0's synthesis log file
Did not find timing summary in funprof_0's synthesis log file
Did not find device sumary in chipscope_ila_0's synthesis log file
Did not find timing summary in chipscope_ila_0's synthesis log file
Did not find device sumary in chipscope_icon_0's synthesis log file
Did not find timing summary in chipscope_icon_0's synthesis log file
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK\SDK_Export\hw/system.html  -make_docs_local
Release 13.1 - xdsgen EDK_O.40d (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Generated Block Diagram.
Rasterizing microblaze_0.jpg.....
Rasterizing mb_plb.jpg.....
Rasterizing ilmb.jpg.....
Rasterizing dlmb.jpg.....
Rasterizing dlmb_cntlr.jpg.....
Rasterizing ilmb_cntlr.jpg.....
Rasterizing lmb_bram.jpg.....
Rasterizing RS232_Uart_1.jpg.....
Rasterizing LEDs_4Bit.jpg.....
Rasterizing Push_Buttons_4Bit.jpg.....
Rasterizing DIP_Switches_4Bit.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing mdm_0.jpg.....
Rasterizing proc_sys_reset_0.jpg.....
Rasterizing funprof_0.jpg.....
Rasterizing chipscope_ila_0.jpg.....
Rasterizing chipscope_icon_0.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx45tfgg484-3 -lang vhdl    -msg __xps/ise/xmsgprops.lst system.mhs

Release 13.1 - platgen Xilinx EDK 13.1 Build EDK_O.40d
 (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx45tfgg484-3 -lang vhdl -msg
__xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:56 - Part 'xc6slx45t' is not a WebPack part.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse D:/Pavan_FPGA_Projects/Prj_funprof_v1.0/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) dlmb_cntlr	dlmb
  (0000000000-0x00001fff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) Push_Buttons_4Bit	mb_plb
  (0x81420000-0x8142ffff) LEDs_4Bit	mb_plb
  (0x81440000-0x8144ffff) DIP_Switches_4Bit	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xcd400000-0xcd40ffff) funprof_0	mb_plb
INFO:EDK - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 69 
INFO:EDK - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 6 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 70 
INFO:EDK - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 71 
INFO:EDK - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 73 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 
INFO:EDK - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding PARAMETER
   C_MEMSIZE value to 0x2000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 
INFO:EDK - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a
   \data\xps_uartlite_v2_1_0.mpd line 74 
INFO:EDK - IPNAME: xps_gpio, INSTANCE:LEDs_4Bit - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 
INFO:EDK - IPNAME: xps_gpio, INSTANCE:Push_Buttons_4Bit - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 
INFO:EDK - IPNAME: xps_gpio, INSTANCE:DIP_Switches_4Bit - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 
INFO:EDK - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 83 
INFO:EDK - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 84 
INFO:EDK - IPNAME: funprof, INSTANCE:funprof_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32 -
   D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\pcores\funprof_v1_00_a\data\funprof_v
   2_1_0.mpd line 25 
INFO:EDK - IPNAME: funprof, INSTANCE:funprof_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\pcores\funprof_v1_00_a\data\funprof_v
   2_1_0.mpd line 26 
INFO:EDK - IPNAME: funprof, INSTANCE:funprof_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\pcores\funprof_v1_00_a\data\funprof_v
   2_1_0.mpd line 27 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 6 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK - PORT: Trace_Reg_Write, CONNECTOR: microblaze_0_Trace_Reg_Write -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   46 
WARNING:EDK - PORT: Trace_Reg_Addr, CONNECTOR: microblaze_0_Trace_Reg_Addr -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   47 
WARNING:EDK - PORT: Trace_MSR_Reg, CONNECTOR: microblaze_0_Trace_MSR_Reg -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   48 
WARNING:EDK - PORT: Trace_PID_Reg, CONNECTOR: microblaze_0_Trace_PID_Reg -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   49 
WARNING:EDK - PORT: Trace_New_Reg_Value, CONNECTOR:
   microblaze_0_Trace_New_Reg_Value - floating connection -
   D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 50 
WARNING:EDK - PORT: Trace_Exception_Taken, CONNECTOR:
   microblaze_0_Trace_Exception_Taken - floating connection -
   D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 51 
WARNING:EDK - PORT: Trace_Exception_Kind, CONNECTOR:
   microblaze_0_Trace_Exception_Kind - floating connection -
   D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 52 
WARNING:EDK - PORT: Trace_Jump_Taken, CONNECTOR: microblaze_0_Trace_Jump_Taken -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   53 
WARNING:EDK - PORT: Trace_Delay_Slot, CONNECTOR: microblaze_0_Trace_Delay_Slot -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   54 
WARNING:EDK - PORT: Trace_Data_Address, CONNECTOR:
   microblaze_0_Trace_Data_Address - floating connection -
   D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 55 
WARNING:EDK - PORT: Trace_Data_Access, CONNECTOR: microblaze_0_Trace_Data_Access
   - floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs
   line 56 
WARNING:EDK - PORT: Trace_Data_Read, CONNECTOR: microblaze_0_Trace_Data_Read -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   57 
WARNING:EDK - PORT: Trace_Data_Write, CONNECTOR: microblaze_0_Trace_Data_Write -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   58 
WARNING:EDK - PORT: Trace_Data_Write_Value, CONNECTOR:
   microblaze_0_Trace_Data_Write_Value - floating connection -
   D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 59 
WARNING:EDK - PORT: Trace_Data_Byte_Enable, CONNECTOR:
   microblaze_0_Trace_Data_Byte_Enable - floating connection -
   D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 60 
WARNING:EDK - PORT: Trace_DCache_Req, CONNECTOR: microblaze_0_Trace_DCache_Req -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   61 
WARNING:EDK - PORT: Trace_DCache_Hit, CONNECTOR: microblaze_0_Trace_DCache_Hit -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   62 
WARNING:EDK - PORT: Trace_DCache_Rdy, CONNECTOR: microblaze_0_Trace_DCache_Rdy -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   63 
WARNING:EDK - PORT: Trace_DCache_Read, CONNECTOR: microblaze_0_Trace_DCache_Read
   - floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs
   line 64 
WARNING:EDK - PORT: Trace_ICache_Req, CONNECTOR: microblaze_0_Trace_ICache_Req -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   65 
WARNING:EDK - PORT: Trace_ICache_Hit, CONNECTOR: microblaze_0_Trace_ICache_Hit -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   66 
WARNING:EDK - PORT: Trace_ICache_Rdy, CONNECTOR: microblaze_0_Trace_ICache_Rdy -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   67 
WARNING:EDK - PORT: Trace_OF_PipeRun, CONNECTOR: microblaze_0_Trace_OF_PipeRun -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   68 
WARNING:EDK - PORT: Trace_EX_PipeRun, CONNECTOR: microblaze_0_Trace_EX_PipeRun -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   69 
WARNING:EDK - PORT: Trace_MEM_PipeRun, CONNECTOR: microblaze_0_Trace_MEM_PipeRun
   - floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs
   line 70 
WARNING:EDK - PORT: Trace_MB_Halted, CONNECTOR: microblaze_0_Trace_MB_Halted -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   71 
WARNING:EDK - PORT: Trace_Jump_Hit, CONNECTOR: microblaze_0_Trace_Jump_Hit -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   72 
WARNING:EDK - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset - floating
   connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 211 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 217 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 220 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 320 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 350 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 385 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 386 
INFO:EDK - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is overriding
   PARAMETER C_MASK value to 0x80000000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is overriding
   PARAMETER C_MASK value to 0x80000000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: chipscope_icon, INSTANCE:chipscope_icon_0 - tcl is overriding
   PARAMETER C_SYSTEM_CONTAINS_MDM value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_icon_v1_05
   _a\data\chipscope_icon_v2_1_0.mpd line 71 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:chipscope_ila INSTANCE:chipscope_ila_0 -
D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 225 - Copying
(BBD-specified) netlist files.

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 32 - Copying cache
implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb -
D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 75 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb -
D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 82 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb -
D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 89 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 96 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 105 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram -
D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 114 - Copying cache
implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_1 -
D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 121 - Copying cache
implementation netlist
IPNAME:xps_gpio INSTANCE:leds_4bit -
D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 135 - Copying cache
implementation netlist
IPNAME:xps_gpio INSTANCE:push_buttons_4bit -
D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 148 - Copying cache
implementation netlist
IPNAME:xps_gpio INSTANCE:dip_switches_4bit -
D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 161 - Copying cache
implementation netlist
IPNAME:mdm INSTANCE:mdm_0 - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs
line 189 - Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 201 - Copying cache
implementation netlist
IPNAME:funprof INSTANCE:funprof_0 -
D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 214 - Copying cache
implementation netlist
IPNAME:chipscope_icon INSTANCE:chipscope_icon_0 -
D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 246 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 114 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 174 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
IPNAME:chipscope_ila INSTANCE:chipscope_ila_0 -
D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 225 - elaborating IP
Created elaborate directory hdl/elaborate/chipscope_ila_0_v1_04_a/synhdl/vhdl/
Generating ChipScope core: chipscope_ila_0 ...
ChipScope Core Generator command: coregen.exe -b
D:/Pavan_FPGA_Projects/Prj_funprof_v1.0/implementation/chipscope_ila_0.xco
Release 13.1 - Xilinx CORE Generator O.40d (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
All runtime messages will be recorded in
D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\implementation\chipscope_ila_0_wrapper\c
oregen.log
CoreGen has not been configured with any user repositories.
CoreGen has been configured with the following Xilinx repositories:
 - 'C:\Xilinx\13.1\ISE_DS\ISE\coregen\' []
Updating project device from '6slx45t' to 'xc6slx45t'.
Wrote file for project
'D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\implementation\chipscope_ila_0_wrapper\
coregen.cgp'.
Resolving generic values...
Initializing IP model...
Finished initializing IP model.
Finished resolving generic values.
Generating IP...
Configuring files for chipscope_ila_0 root...
Gathering HDL files for chipscope_ila_0 root...
Creating XST project for chipscope_ila_0...
Creating XST script file for chipscope_ila_0...
Creating XST instantiation file for chipscope_ila_0...
Running XST for chipscope_ila_0...
XST: HDL Parsing
XST: HDL Elaboration
XST: HDL Synthesis
XST: Advanced HDL Synthesis
XST: Low Level Synthesis
XST: Design Summary
Not generating a VHDL simulation model
Not generating a Verilog simulation model
Skipping VHDL instantiation template for chipscope_ila_0...
Skipping Verilog instantiation template for chipscope_ila_0...
Finished Generation.
Generating IP instantiation template...
Finished generating IP instantiation template.
Generating ASY schematic symbol...
Initializing IP model...
Finished initializing IP model.
Finished generating ASY schematic symbol.
Generating metadata file...
Finished generating metadata file.
Generating ISE project...
Finished generating ISE project.Generating README file...
Creating readme './tmp/_cg\chipscope_ila_0_readme.txt'.
Finished generating README file.
Generating FLIST file...
Finished FLIST file generation.
Preparing output directory...
Finished preparing output directory.
Moving files to output directory...
Finished moving files to output directory
Saved options for project 'coregen'.
*************************************************************
IPNAME:chipscope_icon INSTANCE:chipscope_icon_0 -
D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 246 - elaborating IP
Created elaborate directory hdl/elaborate/chipscope_icon_0_v1_05_a/synhdl/vhdl/
INFO: ChipScope core parameters not changed. Not regenerating core

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs
line 174 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:chipscope_ila_0 - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs
line 225 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 174 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.1\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6slx45tfgg484-3 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper

Reading NGO file
"D:/Pavan_FPGA_Projects/Prj_funprof_v1.0/implementation/clock_generator_0_wrappe
r/clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:chipscope_ila_0_wrapper INSTANCE:chipscope_ila_0 -
D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 225 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.1\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6slx45tfgg484-3 -intstyle silent -i -sd .. chipscope_ila_0_wrapper.ngc
../chipscope_ila_0_wrapper

Reading NGO file
"D:/Pavan_FPGA_Projects/Prj_funprof_v1.0/implementation/chipscope_ila_0_wrapper/
chipscope_ila_0_wrapper.ngc" ...
Loading design module
"D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\implementation\chipscope_ila_0_wrapper/
chipscope_ila_0.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../chipscope_ila_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../chipscope_ila_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 156.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx45tfgg484-3 -implement xflow.opt system.ngc
Release 13.1 - Xflow O.40d (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx45tfgg484-3 -implement xflow.opt
system.ngc  
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>

Using Flow File:
D:/Pavan_FPGA_Projects/Prj_funprof_v1.0/implementation/fpga.flw 
Using Option File(s): 
 D:/Pavan_FPGA_Projects/Prj_funprof_v1.0/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx45tfgg484-3 -nt timestamp -bm system.bmm
"D:/Pavan_FPGA_Projects/Prj_funprof_v1.0/implementation/system.ngc" -uc
system.ucf system.ngd 
#----------------------------------------------#
Release 13.1 - ngdbuild O.40d (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.1\ISE_DS\ISE\bin\nt\unwrapped\ngdbuild.exe -p
xc6slx45tfgg484-3 -nt timestamp -bm system.bmm
D:/Pavan_FPGA_Projects/Prj_funprof_v1.0/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file
"D:/Pavan_FPGA_Projects/Prj_funprof_v1.0/implementation/system.ngc" ...
Loading design module
"D:/Pavan_FPGA_Projects/Prj_funprof_v1.0/implementation/funprof_0_wrapper.ngc"..
.
ERROR:NgdBuild:76 - File
   "D:/Pavan_FPGA_Projects/Prj_funprof_v1.0/implementation/funprof_0_wrapper.ngc" cannot be merged into block "funprof_0" (TYPE="funprof_0_wrapper") because
   one or more pins on the block, including pin "P_Count<31>", were not found in
   the file.  Please make sure that all pins on the instantiated component match
   pins in the lower-level design block (irrespective of case).  If there are
   bussed pins on this block, make sure that the upper-level and lower-level
   netlists use the same bus-naming convention.
Loading design module
"D:/Pavan_FPGA_Projects/Prj_funprof_v1.0/implementation/rs232_uart_1_wrapper.ngc
"...
Loading design module
"D:/Pavan_FPGA_Projects/Prj_funprof_v1.0/implementation/clock_generator_0_wrappe
r.ngc"...
Loading design module
"D:/Pavan_FPGA_Projects/Prj_funprof_v1.0/implementation/proc_sys_reset_0_wrapper
.ngc"...
Loading design module
"D:/Pavan_FPGA_Projects/Prj_funprof_v1.0/implementation/microblaze_0_wrapper.ngc
"...
Loading design module
"D:/Pavan_FPGA_Projects/Prj_funprof_v1.0/implementation/mb_plb_wrapper.ngc"...
Loading design module
"D:/Pavan_FPGA_Projects/Prj_funprof_v1.0/implementation/ilmb_wrapper.ngc"...
Loading design module
"D:/Pavan_FPGA_Projects/Prj_funprof_v1.0/implementation/dlmb_wrapper.ngc"...
Loading design module
"D:/Pavan_FPGA_Projects/Prj_funprof_v1.0/implementation/dlmb_cntlr_wrapper.ngc".
..
Loading design module
"D:/Pavan_FPGA_Projects/Prj_funprof_v1.0/implementation/ilmb_cntlr_wrapper.ngc".
..
Loading design module
"D:/Pavan_FPGA_Projects/Prj_funprof_v1.0/implementation/leds_4bit_wrapper.ngc"..
.
Loading design module
"D:/Pavan_FPGA_Projects/Prj_funprof_v1.0/implementation/push_buttons_4bit_wrappe
r.ngc"...
Loading design module
"D:/Pavan_FPGA_Projects/Prj_funprof_v1.0/implementation/dip_switches_4bit_wrappe
r.ngc"...
Loading design module
"D:/Pavan_FPGA_Projects/Prj_funprof_v1.0/implementation/mdm_0_wrapper.ngc"...
Loading design module
"D:/Pavan_FPGA_Projects/Prj_funprof_v1.0/implementation/chipscope_ila_0_wrapper.
ngc"...
Loading design module
"D:/Pavan_FPGA_Projects/Prj_funprof_v1.0/implementation/lmb_bram_wrapper.ngc"...
Loading design module
"D:/Pavan_FPGA_Projects/Prj_funprof_v1.0/implementation/chipscope_icon_0_wrapper
.ngc"...
INFO:NgdBuild:1317 - Using core chipscope_ila_v1 requires a ChipScopePro
   license.  The following blocks are instances of core chipscope_ila_v1:
	/system/chipscope_ila_0

INFO:NgdBuild:1317 - Using core chipscope_ila_v1 requires a ChipScopePro
   license.  The following blocks are instances of core chipscope_ila_v1:
	/system/chipscope_ila_0

-----------------------------------------------
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.

-----------------------------------------------

-----------------------------------------------
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst' of
   type PLL_ADV has been changed from 'VIRTEX5' to 'SPARTAN6' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
   * 0.25 HIGH 50>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
ERROR:NgdBuild:604 - logical block 'funprof_0' with type 'funprof_0_wrapper'
   could not be resolved. A pin name misspelling can cause this, a missing edif
   or ngc file, case mismatch between the block name and the edif or ngc file
   name, or the misspelling of a type name. Symbol 'funprof_0_wrapper' is not
   supported in target 'spartan6'.
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/Performance.Decode_I/Using_FPGA.Gen_Bits[27].MEM_E
   X_Result_Inst' has unconnected output pin
WARNING:NgdBuild:478 - clock net bscan_drck1 with clock driver
   mdm_0/mdm_0/BUFG_DRCK1 drives no clock pins
WARNING:NgdBuild:452 - logical net 'bscan_tdo1' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     2
  Number of warnings:   4

Total REAL time to NGDBUILD completion:  5 sec
Total CPU time to NGDBUILD completion:   5 sec

One or more errors were found during NGDBUILD.  No NGD file will be written.

Writing NGDBUILD log file "system.bld"...
ERROR:Xflow - Program ngdbuild returned error code 2. Aborting flow execution...
make: *** [__xps/system_routed] Error 1
Done!
Writing filter settings....
Done writing filter settings to:
	D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\etc\system.filters
Done writing Tab View settings to:
	D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\etc\system.gui
Generated Block Diagram.
Diagram Controls
Zoom In/Out = ALT + (Mouse + Left Button) or ARROW UP/DOWN.
Pan = SHIFT + (Mouse + Left Button) or ARROW UP/DOWN/LEFT/RIGHT.

********************************************************************************
At Local date and time: Tue Sep 08 19:54:28 2015
 make -f system.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx45tfgg484-3 -lang vhdl    -msg __xps/ise/xmsgprops.lst system.mhs

Release 13.1 - platgen Xilinx EDK 13.1 Build EDK_O.40d
 (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx45tfgg484-3 -lang vhdl -msg
__xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:56 - Part 'xc6slx45t' is not a WebPack part.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse D:/Pavan_FPGA_Projects/Prj_funprof_v1.0/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) dlmb_cntlr	dlmb
  (0000000000-0x00001fff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) Push_Buttons_4Bit	mb_plb
  (0x81420000-0x8142ffff) LEDs_4Bit	mb_plb
  (0x81440000-0x8144ffff) DIP_Switches_4Bit	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xcd400000-0xcd40ffff) funprof_0	mb_plb
INFO:EDK - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 69 
INFO:EDK - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 6 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 70 
INFO:EDK - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 71 
INFO:EDK - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 73 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 
INFO:EDK - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding PARAMETER
   C_MEMSIZE value to 0x2000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 
INFO:EDK - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a
   \data\xps_uartlite_v2_1_0.mpd line 74 
INFO:EDK - IPNAME: xps_gpio, INSTANCE:LEDs_4Bit - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 
INFO:EDK - IPNAME: xps_gpio, INSTANCE:Push_Buttons_4Bit - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 
INFO:EDK - IPNAME: xps_gpio, INSTANCE:DIP_Switches_4Bit - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 
INFO:EDK - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 83 
INFO:EDK - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 84 
INFO:EDK - IPNAME: funprof, INSTANCE:funprof_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32 -
   D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\pcores\funprof_v1_00_a\data\funprof_v
   2_1_0.mpd line 25 
INFO:EDK - IPNAME: funprof, INSTANCE:funprof_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\pcores\funprof_v1_00_a\data\funprof_v
   2_1_0.mpd line 26 
INFO:EDK - IPNAME: funprof, INSTANCE:funprof_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\pcores\funprof_v1_00_a\data\funprof_v
   2_1_0.mpd line 27 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 6 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK - PORT: Trace_Reg_Write, CONNECTOR: microblaze_0_Trace_Reg_Write -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   45 
WARNING:EDK - PORT: Trace_Reg_Addr, CONNECTOR: microblaze_0_Trace_Reg_Addr -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   46 
WARNING:EDK - PORT: Trace_MSR_Reg, CONNECTOR: microblaze_0_Trace_MSR_Reg -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   47 
WARNING:EDK - PORT: Trace_PID_Reg, CONNECTOR: microblaze_0_Trace_PID_Reg -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   48 
WARNING:EDK - PORT: Trace_New_Reg_Value, CONNECTOR:
   microblaze_0_Trace_New_Reg_Value - floating connection -
   D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 49 
WARNING:EDK - PORT: Trace_Exception_Taken, CONNECTOR:
   microblaze_0_Trace_Exception_Taken - floating connection -
   D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 50 
WARNING:EDK - PORT: Trace_Exception_Kind, CONNECTOR:
   microblaze_0_Trace_Exception_Kind - floating connection -
   D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 51 
WARNING:EDK - PORT: Trace_Jump_Taken, CONNECTOR: microblaze_0_Trace_Jump_Taken -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   52 
WARNING:EDK - PORT: Trace_Delay_Slot, CONNECTOR: microblaze_0_Trace_Delay_Slot -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   53 
WARNING:EDK - PORT: Trace_Data_Address, CONNECTOR:
   microblaze_0_Trace_Data_Address - floating connection -
   D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 54 
WARNING:EDK - PORT: Trace_Data_Access, CONNECTOR: microblaze_0_Trace_Data_Access
   - floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs
   line 55 
WARNING:EDK - PORT: Trace_Data_Read, CONNECTOR: microblaze_0_Trace_Data_Read -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   56 
WARNING:EDK - PORT: Trace_Data_Write, CONNECTOR: microblaze_0_Trace_Data_Write -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   57 
WARNING:EDK - PORT: Trace_Data_Write_Value, CONNECTOR:
   microblaze_0_Trace_Data_Write_Value - floating connection -
   D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 58 
WARNING:EDK - PORT: Trace_Data_Byte_Enable, CONNECTOR:
   microblaze_0_Trace_Data_Byte_Enable - floating connection -
   D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 59 
WARNING:EDK - PORT: Trace_DCache_Req, CONNECTOR: microblaze_0_Trace_DCache_Req -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   60 
WARNING:EDK - PORT: Trace_DCache_Hit, CONNECTOR: microblaze_0_Trace_DCache_Hit -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   61 
WARNING:EDK - PORT: Trace_DCache_Rdy, CONNECTOR: microblaze_0_Trace_DCache_Rdy -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   62 
WARNING:EDK - PORT: Trace_DCache_Read, CONNECTOR: microblaze_0_Trace_DCache_Read
   - floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs
   line 63 
WARNING:EDK - PORT: Trace_ICache_Req, CONNECTOR: microblaze_0_Trace_ICache_Req -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   64 
WARNING:EDK - PORT: Trace_ICache_Hit, CONNECTOR: microblaze_0_Trace_ICache_Hit -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   65 
WARNING:EDK - PORT: Trace_ICache_Rdy, CONNECTOR: microblaze_0_Trace_ICache_Rdy -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   66 
WARNING:EDK - PORT: Trace_OF_PipeRun, CONNECTOR: microblaze_0_Trace_OF_PipeRun -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   67 
WARNING:EDK - PORT: Trace_EX_PipeRun, CONNECTOR: microblaze_0_Trace_EX_PipeRun -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   68 
WARNING:EDK - PORT: Trace_MEM_PipeRun, CONNECTOR: microblaze_0_Trace_MEM_PipeRun
   - floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs
   line 69 
WARNING:EDK - PORT: Trace_MB_Halted, CONNECTOR: microblaze_0_Trace_MB_Halted -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   70 
WARNING:EDK - PORT: Trace_Jump_Hit, CONNECTOR: microblaze_0_Trace_Jump_Hit -
   floating connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line
   71 
WARNING:EDK - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset - floating
   connection - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 210 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 217 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 220 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 320 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 350 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 385 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 386 
INFO:EDK - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is overriding
   PARAMETER C_MASK value to 0x80000000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is overriding
   PARAMETER C_MASK value to 0x80000000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: chipscope_icon, INSTANCE:chipscope_icon_0 - tcl is overriding
   PARAMETER C_SYSTEM_CONTAINS_MDM value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_icon_v1_05
   _a\data\chipscope_icon_v2_1_0.mpd line 71 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:chipscope_ila INSTANCE:chipscope_ila_0 -
D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 223 - Copying
(BBD-specified) netlist files.

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 31 - Copying cache
implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb -
D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 74 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb -
D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 81 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb -
D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 88 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 95 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 104 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram -
D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 113 - Copying cache
implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_1 -
D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 120 - Copying cache
implementation netlist
IPNAME:xps_gpio INSTANCE:leds_4bit -
D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 134 - Copying cache
implementation netlist
IPNAME:xps_gpio INSTANCE:push_buttons_4bit -
D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 147 - Copying cache
implementation netlist
IPNAME:xps_gpio INSTANCE:dip_switches_4bit -
D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 160 - Copying cache
implementation netlist
IPNAME:mdm INSTANCE:mdm_0 - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs
line 188 - Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 200 - Copying cache
implementation netlist
IPNAME:funprof INSTANCE:funprof_0 -
D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 213 - Copying cache
implementation netlist
IPNAME:chipscope_icon INSTANCE:chipscope_icon_0 -
D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 242 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 113 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 173 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
IPNAME:chipscope_ila INSTANCE:chipscope_ila_0 -
D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 223 - elaborating IP
Created elaborate directory hdl/elaborate/chipscope_ila_0_v1_04_a/synhdl/vhdl/
Generating ChipScope core: chipscope_ila_0 ...
ChipScope Core Generator command: coregen.exe -b
D:/Pavan_FPGA_Projects/Prj_funprof_v1.0/implementation/chipscope_ila_0.xco
Release 13.1 - Xilinx CORE Generator O.40d (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
All runtime messages will be recorded in
D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\implementation\chipscope_ila_0_wrapper\c
oregen.log
CoreGen has not been configured with any user repositories.
CoreGen has been configured with the following Xilinx repositories:
 - 'C:\Xilinx\13.1\ISE_DS\ISE\coregen\' []
Updating project device from '6slx45t' to 'xc6slx45t'.
Wrote file for project
'D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\implementation\chipscope_ila_0_wrapper\
coregen.cgp'.
Resolving generic values...
Initializing IP model...
Finished initializing IP model.
Finished resolving generic values.
Generating IP...
Configuring files for chipscope_ila_0 root...
Gathering HDL files for chipscope_ila_0 root...
Creating XST project for chipscope_ila_0...
Creating XST script file for chipscope_ila_0...
Creating XST instantiation file for chipscope_ila_0...
Running XST for chipscope_ila_0...
XST: HDL Parsing
XST: HDL Elaboration
XST: HDL Synthesis
XST: Advanced HDL Synthesis
XST: Low Level Synthesis
XST: Design Summary
Not generating a VHDL simulation model
Not generating a Verilog simulation model
Skipping VHDL instantiation template for chipscope_ila_0...
Skipping Verilog instantiation template for chipscope_ila_0...
Finished Generation.
Generating IP instantiation template...
Finished generating IP instantiation template.
Generating ASY schematic symbol...
Initializing IP model...
Finished initializing IP model.
Finished generating ASY schematic symbol.
Generating metadata file...
Finished generating metadata file.
Generating ISE project...
Finished generating ISE project.Generating README file...
Creating readme './tmp/_cg\chipscope_ila_0_readme.txt'.
Finished generating README file.
Generating FLIST file...
Finished FLIST file generation.
Preparing output directory...
Finished preparing output directory.
Moving files to output directory...
Finished moving files to output directory
Saved options for project 'coregen'.
*************************************************************
IPNAME:chipscope_icon INSTANCE:chipscope_icon_0 -
D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 242 - elaborating IP
Created elaborate directory hdl/elaborate/chipscope_icon_0_v1_05_a/synhdl/vhdl/
INFO: ChipScope core parameters not changed. Not regenerating core

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs
line 173 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:chipscope_ila_0 - D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs
line 223 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 173 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.1\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6slx45tfgg484-3 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper

Reading NGO file
"D:/Pavan_FPGA_Projects/Prj_funprof_v1.0/implementation/clock_generator_0_wrappe
r/clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:chipscope_ila_0_wrapper INSTANCE:chipscope_ila_0 -
D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\system.mhs line 223 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.1\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6slx45tfgg484-3 -intstyle silent -i -sd .. chipscope_ila_0_wrapper.ngc
../chipscope_ila_0_wrapper

Reading NGO file
"D:/Pavan_FPGA_Projects/Prj_funprof_v1.0/implementation/chipscope_ila_0_wrapper/
chipscope_ila_0_wrapper.ngc" ...
Loading design module
"D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\implementation\chipscope_ila_0_wrapper/
chipscope_ila_0.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../chipscope_ila_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../chipscope_ila_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 151.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
"XST completed"
Done!
Writing filter settings....
Done writing filter settings to:
	D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\etc\system.filters
Done writing Tab View settings to:
	D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\etc\system.gui
