Generated by Fabric Compiler ( version 2022.2-SP1-Lite <build 132640> ) at Sun Oct 27 00:46:58 2024


Cell Usage:
GTP_DFF_C                   407 uses
GTP_DFF_CE                  406 uses
GTP_DFF_P                    16 uses
GTP_DFF_PE                    3 uses
GTP_GRS                       1 use
GTP_HSST_E2                   1 use
GTP_INV                       7 uses
GTP_LUT1                      6 uses
GTP_LUT2                    144 uses
GTP_LUT3                     40 uses
GTP_LUT4                     92 uses
GTP_LUT5                     80 uses
GTP_LUT5CARRY               288 uses
GTP_LUT5M                    79 uses

I/O ports: 44
GTP_INBUF                   2 uses
GTP_OUTBUF                 42 uses

Mapping Summary:
Total LUTs: 729 of 42800 (1.70%)
	LUTs as dram: 0 of 17000 (0.00%)
	LUTs as logic: 729
Total Registers: 832 of 64200 (1.30%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.0 of 134 (0.00%)

APMs:
Total APMs = 0.00 of 84 (0.00%)

Total I/O ports = 44 of 296 (14.86%)


Overview of Control Sets:

Number of unique control sets : 38

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 4        | 0                 4
  [2, 4)      | 3        | 0                 3
  [4, 6)      | 1        | 0                 1
  [6, 8)      | 4        | 0                 4
  [8, 10)     | 2        | 0                 2
  [10, 12)    | 3        | 0                 3
  [12, 14)    | 8        | 0                 8
  [14, 16)    | 5        | 0                 5
  [16, Inf)   | 8        | 0                 8
--------------------------------------------------------------
  The maximum fanout: 285
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                423
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                409
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

View the details of control sets in the file hsst_test_dut_top_controlsets.txt.


Device Utilization Summary Of Each Module:
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name                           | LUT     | FF      | Distributed RAM     | APM     | DRM     | ADC     | CGRA     | CRYSTAL     | DLL     | DQSL     | EFUSECODE     | FLSIF     | HMEMC     | HSST     | IO     | IOCKDIV     | IOCKDLY     | IOCKGATE     | IPAL     | LUT CARRY     | LUT6 MUX     | LUT7 MUX     | LUT8 MUX     | OSC     | PCIE     | PLL     | RCKB     | RESCAL     | SCANCHAIN     | START     | UDID     | USCM     
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| hsst_test_dut_top                          | 729     | 832     | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 1        | 44     | 0           | 0           | 0            | 0        | 288           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 1         | 0        | 0        
| + U_INST                                   | 558     | 345     | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 1        | 0      | 0           | 0           | 0            | 0        | 240           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + U_GTP_HSST_WRAPPER                     | 0       | 0       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 1        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + U_IPML_HSST_RST                        | 558     | 345     | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 240           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + AUTO_MODE.ipml_hsst_lane_powerup     | 20      | 15      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 12            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + AUTO_MODE.ipml_hsst_rst_pll          | 85      | 62      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 42            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + pll0_lock_deb                      | 30      | 15      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 11            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + pll0_lock_sync                     | 0       | 2       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + pll0_lock_wtchdg                   | 26      | 23      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 18            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + pll0_rstn_sync                     | 0       | 2       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + pll_rst_fsm_0                      | 29      | 20      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 13            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + AUTO_MODE.ipml_hsst_rst_rx           | 374     | 225     | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 162           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + RXLANE2_ENABLE.rxlane_fsm2         | 136     | 77      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 59            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + RXLANE3_ENABLE.rxlane_fsm3         | 136     | 76      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 59            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + SYNC_RXLANE[2].cdr_align_deb       | 30      | 15      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 11            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + SYNC_RXLANE[2].cdr_align_sync      | 0       | 2       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + SYNC_RXLANE[2].sigdet_deb          | 21      | 15      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 11            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + SYNC_RXLANE[2].sigdet_sync         | 0       | 2       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + SYNC_RXLANE[2].word_align_sync     | 0       | 2       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + SYNC_RXLANE[3].cdr_align_deb       | 30      | 15      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 11            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + SYNC_RXLANE[3].cdr_align_sync      | 0       | 2       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + SYNC_RXLANE[3].sigdet_deb          | 21      | 15      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 11            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + SYNC_RXLANE[3].sigdet_sync         | 0       | 2       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + SYNC_RXLANE[3].word_align_sync     | 0       | 2       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + AUTO_MODE.ipml_hsst_rst_tx           | 79      | 43      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 24            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + TXLANE2_ENABLE.txlane_rst_fsm2     | 79      | 37      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 24            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + U_INST_CHK                               | 133     | 417     | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 48            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + U_INST_SRC                               | 37      | 68      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + chk_rstn_sync2                           | 0       | 2       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Timing analysis mode : single corner

 Clock Summary:                                                                                                 
****************************************************************************************************************
                                                                                Clock   Non-clock               
 Clock                         Period       Waveform       Type                 Loads       Loads  Sources      
----------------------------------------------------------------------------------------------------------------
 hsst_test_dut_top|i_free_clk  1000.000     {0 500}        Declared               345           0  {i_free_clk} 
================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 Inferred_clock_group_0        asynchronous               hsst_test_dut_top|i_free_clk              
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 hsst_test_dut_top|i_free_clk
                              1.000 MHz     186.289 MHz       1000.000          5.368        994.632
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 hsst_test_dut_top|i_free_clk
                        hsst_test_dut_top|i_free_clk
                                                   994.632       0.000              0            579
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 hsst_test_dut_top|i_free_clk
                        hsst_test_dut_top|i_free_clk
                                                     0.740       0.000              0            579
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 hsst_test_dut_top|i_free_clk
                        hsst_test_dut_top|i_free_clk
                                                   997.461       0.000              0            343
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 hsst_test_dut_top|i_free_clk
                        hsst_test_dut_top|i_free_clk
                                                     1.293       0.000              0            343
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 hsst_test_dut_top|i_free_clk                      499.380       0.000              0            345
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[1]/CLK (GTP_DFF_CE)
Endpoint    : U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[0]/CE (GTP_DFF_CE)
Path Group  : hsst_test_dut_top|i_free_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_test_dut_top|i_free_clk (rising edge)
                                                         0.000       0.000 r                        
 i_free_clk                                              0.000       0.000 r       i_free_clk (port)
                                   net (fanout=1)        0.000       0.000         i_free_clk       
                                                                                   i_free_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       i_free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=345)      3.204       4.415         nt_i_free_clk    
                                                                           r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[1]/CLK (GTP_DFF_CE)

                                   tco                   0.329       4.744 r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[1]/Q (GTP_DFF_CE)
                                   net (fanout=3)        0.605       5.349         U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr [1]
                                                                                   U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_9/I0 (GTP_LUT4)
                                   td                    0.280       5.629 f       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_9/Z (GTP_LUT4)
                                   net (fanout=1)        0.464       6.093         U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/_N2603
                                                                                   U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_10/I2 (GTP_LUT3)
                                   td                    0.185       6.278 r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_10/Z (GTP_LUT3)
                                   net (fanout=2)        0.553       6.831         U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/_N1998
                                                                                   U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_20/I4 (GTP_LUT5)
                                   td                    0.185       7.016 r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_20/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       7.480         U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/_N2611
                                                                                   U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_21/I4 (GTP_LUT5)
                                   td                    0.185       7.665 r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_21/Z (GTP_LUT5)
                                   net (fanout=7)        0.713       8.378         U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73
                                                                                   U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N102/I1 (GTP_LUT3)
                                   td                    0.172       8.550 f       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N102/Z (GTP_LUT3)
                                   net (fanout=14)       0.641       9.191         U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N102
                                                                           f       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[0]/CE (GTP_DFF_CE)

 Data arrival time                                                   9.191         Logic Levels: 5  
                                                                                   Logic: 1.336ns(27.973%), Route: 3.440ns(72.027%)
----------------------------------------------------------------------------------------------------

 Clock hsst_test_dut_top|i_free_clk (rising edge)
                                                      1000.000    1000.000 r                        
 i_free_clk                                              0.000    1000.000 r       i_free_clk (port)
                                   net (fanout=1)        0.000    1000.000         i_free_clk       
                                                                                   i_free_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       i_free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=345)      3.204    1004.415         nt_i_free_clk    
                                                                           r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000    1004.415                          
 clock uncertainty                                      -0.050    1004.365                          

 Setup time                                             -0.542    1003.823                          

 Data required time                                               1003.823                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.823                          
 Data arrival time                                                   9.191                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.632                          
====================================================================================================

====================================================================================================

Startpoint  : U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[1]/CLK (GTP_DFF_CE)
Endpoint    : U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[1]/CE (GTP_DFF_CE)
Path Group  : hsst_test_dut_top|i_free_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_test_dut_top|i_free_clk (rising edge)
                                                         0.000       0.000 r                        
 i_free_clk                                              0.000       0.000 r       i_free_clk (port)
                                   net (fanout=1)        0.000       0.000         i_free_clk       
                                                                                   i_free_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       i_free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=345)      3.204       4.415         nt_i_free_clk    
                                                                           r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[1]/CLK (GTP_DFF_CE)

                                   tco                   0.329       4.744 r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[1]/Q (GTP_DFF_CE)
                                   net (fanout=3)        0.605       5.349         U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr [1]
                                                                                   U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_9/I0 (GTP_LUT4)
                                   td                    0.280       5.629 f       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_9/Z (GTP_LUT4)
                                   net (fanout=1)        0.464       6.093         U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/_N2603
                                                                                   U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_10/I2 (GTP_LUT3)
                                   td                    0.185       6.278 r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_10/Z (GTP_LUT3)
                                   net (fanout=2)        0.553       6.831         U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/_N1998
                                                                                   U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_20/I4 (GTP_LUT5)
                                   td                    0.185       7.016 r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_20/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       7.480         U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/_N2611
                                                                                   U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_21/I4 (GTP_LUT5)
                                   td                    0.185       7.665 r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_21/Z (GTP_LUT5)
                                   net (fanout=7)        0.713       8.378         U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73
                                                                                   U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N102/I1 (GTP_LUT3)
                                   td                    0.172       8.550 f       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N102/Z (GTP_LUT3)
                                   net (fanout=14)       0.641       9.191         U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N102
                                                                           f       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[1]/CE (GTP_DFF_CE)

 Data arrival time                                                   9.191         Logic Levels: 5  
                                                                                   Logic: 1.336ns(27.973%), Route: 3.440ns(72.027%)
----------------------------------------------------------------------------------------------------

 Clock hsst_test_dut_top|i_free_clk (rising edge)
                                                      1000.000    1000.000 r                        
 i_free_clk                                              0.000    1000.000 r       i_free_clk (port)
                                   net (fanout=1)        0.000    1000.000         i_free_clk       
                                                                                   i_free_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       i_free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=345)      3.204    1004.415         nt_i_free_clk    
                                                                           r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000    1004.415                          
 clock uncertainty                                      -0.050    1004.365                          

 Setup time                                             -0.542    1003.823                          

 Data required time                                               1003.823                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.823                          
 Data arrival time                                                   9.191                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.632                          
====================================================================================================

====================================================================================================

Startpoint  : U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[1]/CLK (GTP_DFF_CE)
Endpoint    : U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[2]/CE (GTP_DFF_CE)
Path Group  : hsst_test_dut_top|i_free_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_test_dut_top|i_free_clk (rising edge)
                                                         0.000       0.000 r                        
 i_free_clk                                              0.000       0.000 r       i_free_clk (port)
                                   net (fanout=1)        0.000       0.000         i_free_clk       
                                                                                   i_free_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       i_free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=345)      3.204       4.415         nt_i_free_clk    
                                                                           r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[1]/CLK (GTP_DFF_CE)

                                   tco                   0.329       4.744 r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[1]/Q (GTP_DFF_CE)
                                   net (fanout=3)        0.605       5.349         U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr [1]
                                                                                   U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_9/I0 (GTP_LUT4)
                                   td                    0.280       5.629 f       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_9/Z (GTP_LUT4)
                                   net (fanout=1)        0.464       6.093         U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/_N2603
                                                                                   U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_10/I2 (GTP_LUT3)
                                   td                    0.185       6.278 r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_10/Z (GTP_LUT3)
                                   net (fanout=2)        0.553       6.831         U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/_N1998
                                                                                   U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_20/I4 (GTP_LUT5)
                                   td                    0.185       7.016 r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_20/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       7.480         U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/_N2611
                                                                                   U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_21/I4 (GTP_LUT5)
                                   td                    0.185       7.665 r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_21/Z (GTP_LUT5)
                                   net (fanout=7)        0.713       8.378         U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73
                                                                                   U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N102/I1 (GTP_LUT3)
                                   td                    0.172       8.550 f       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N102/Z (GTP_LUT3)
                                   net (fanout=14)       0.641       9.191         U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N102
                                                                           f       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[2]/CE (GTP_DFF_CE)

 Data arrival time                                                   9.191         Logic Levels: 5  
                                                                                   Logic: 1.336ns(27.973%), Route: 3.440ns(72.027%)
----------------------------------------------------------------------------------------------------

 Clock hsst_test_dut_top|i_free_clk (rising edge)
                                                      1000.000    1000.000 r                        
 i_free_clk                                              0.000    1000.000 r       i_free_clk (port)
                                   net (fanout=1)        0.000    1000.000         i_free_clk       
                                                                                   i_free_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       i_free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=345)      3.204    1004.415         nt_i_free_clk    
                                                                           r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[2]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000    1004.415                          
 clock uncertainty                                      -0.050    1004.365                          

 Setup time                                             -0.542    1003.823                          

 Data required time                                               1003.823                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.823                          
 Data arrival time                                                   9.191                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.632                          
====================================================================================================

====================================================================================================

Startpoint  : U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_sync/sig_async_ff/CLK (GTP_DFF_C)
Endpoint    : U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_sync/sig_synced/D (GTP_DFF_C)
Path Group  : hsst_test_dut_top|i_free_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_test_dut_top|i_free_clk (rising edge)
                                                         0.000       0.000 r                        
 i_free_clk                                              0.000       0.000 r       i_free_clk (port)
                                   net (fanout=1)        0.000       0.000         i_free_clk       
                                                                                   i_free_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       i_free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=345)      3.204       4.415         nt_i_free_clk    
                                                                           r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_sync/sig_async_ff/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_sync/sig_async_ff/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.202         U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_sync/sig_async_ff
                                                                           f       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_sync/sig_synced/D (GTP_DFF_C)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock hsst_test_dut_top|i_free_clk (rising edge)
                                                         0.000       0.000 r                        
 i_free_clk                                              0.000       0.000 r       i_free_clk (port)
                                   net (fanout=1)        0.000       0.000         i_free_clk       
                                                                                   i_free_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       i_free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=345)      3.204       4.415         nt_i_free_clk    
                                                                           r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_sync/sig_synced/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_async_ff/CLK (GTP_DFF_C)
Endpoint    : U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_synced/D (GTP_DFF_C)
Path Group  : hsst_test_dut_top|i_free_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_test_dut_top|i_free_clk (rising edge)
                                                         0.000       0.000 r                        
 i_free_clk                                              0.000       0.000 r       i_free_clk (port)
                                   net (fanout=1)        0.000       0.000         i_free_clk       
                                                                                   i_free_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       i_free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=345)      3.204       4.415         nt_i_free_clk    
                                                                           r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_async_ff/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_async_ff/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.202         U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_async_ff
                                                                           f       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_synced/D (GTP_DFF_C)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock hsst_test_dut_top|i_free_clk (rising edge)
                                                         0.000       0.000 r                        
 i_free_clk                                              0.000       0.000 r       i_free_clk (port)
                                   net (fanout=1)        0.000       0.000         i_free_clk       
                                                                                   i_free_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       i_free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=345)      3.204       4.415         nt_i_free_clk    
                                                                           r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_synced/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].cdr_align_sync/sig_async_ff/CLK (GTP_DFF_C)
Endpoint    : U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].cdr_align_sync/sig_synced/D (GTP_DFF_C)
Path Group  : hsst_test_dut_top|i_free_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_test_dut_top|i_free_clk (rising edge)
                                                         0.000       0.000 r                        
 i_free_clk                                              0.000       0.000 r       i_free_clk (port)
                                   net (fanout=1)        0.000       0.000         i_free_clk       
                                                                                   i_free_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       i_free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=345)      3.204       4.415         nt_i_free_clk    
                                                                           r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].cdr_align_sync/sig_async_ff/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].cdr_align_sync/sig_async_ff/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.202         U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].cdr_align_sync/sig_async_ff
                                                                           f       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].cdr_align_sync/sig_synced/D (GTP_DFF_C)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock hsst_test_dut_top|i_free_clk (rising edge)
                                                         0.000       0.000 r                        
 i_free_clk                                              0.000       0.000 r       i_free_clk (port)
                                   net (fanout=1)        0.000       0.000         i_free_clk       
                                                                                   i_free_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       i_free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=345)      3.204       4.415         nt_i_free_clk    
                                                                           r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].cdr_align_sync/sig_synced/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_synced/CLK (GTP_DFF_C)
Endpoint    : U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/P_PLLPOWERDOWN/P (GTP_DFF_P)
Path Group  : hsst_test_dut_top|i_free_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_test_dut_top|i_free_clk (rising edge)
                                                         0.000       0.000 r                        
 i_free_clk                                              0.000       0.000 r       i_free_clk (port)
                                   net (fanout=1)        0.000       0.000         i_free_clk       
                                                                                   i_free_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       i_free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=345)      3.204       4.415         nt_i_free_clk    
                                                                           r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_synced/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_synced/Q (GTP_DFF_C)
                                   net (fanout=2)        0.771       5.515         U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/s_pll_rstn_0
                                                                                   U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N0/I0 (GTP_LUT2)
                                   td                    0.177       5.692 f       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N0/Z (GTP_LUT2)
                                   net (fanout=20)       0.670       6.362         U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N0
                                                                           f       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/P_PLLPOWERDOWN/P (GTP_DFF_P)

 Data arrival time                                                   6.362         Logic Levels: 1  
                                                                                   Logic: 0.506ns(25.989%), Route: 1.441ns(74.011%)
----------------------------------------------------------------------------------------------------

 Clock hsst_test_dut_top|i_free_clk (rising edge)
                                                      1000.000    1000.000 r                        
 i_free_clk                                              0.000    1000.000 r       i_free_clk (port)
                                   net (fanout=1)        0.000    1000.000         i_free_clk       
                                                                                   i_free_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       i_free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=345)      3.204    1004.415         nt_i_free_clk    
                                                                           r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/P_PLLPOWERDOWN/CLK (GTP_DFF_P)
 clock pessimism                                         0.000    1004.415                          
 clock uncertainty                                      -0.050    1004.365                          

 Recovery time                                          -0.542    1003.823                          

 Data required time                                               1003.823                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.823                          
 Data arrival time                                                   6.362                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.461                          
====================================================================================================

====================================================================================================

Startpoint  : U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_synced/CLK (GTP_DFF_C)
Endpoint    : U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/P_PLL_RST/P (GTP_DFF_P)
Path Group  : hsst_test_dut_top|i_free_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_test_dut_top|i_free_clk (rising edge)
                                                         0.000       0.000 r                        
 i_free_clk                                              0.000       0.000 r       i_free_clk (port)
                                   net (fanout=1)        0.000       0.000         i_free_clk       
                                                                                   i_free_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       i_free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=345)      3.204       4.415         nt_i_free_clk    
                                                                           r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_synced/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_synced/Q (GTP_DFF_C)
                                   net (fanout=2)        0.771       5.515         U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/s_pll_rstn_0
                                                                                   U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N0/I0 (GTP_LUT2)
                                   td                    0.177       5.692 f       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N0/Z (GTP_LUT2)
                                   net (fanout=20)       0.670       6.362         U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N0
                                                                           f       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/P_PLL_RST/P (GTP_DFF_P)

 Data arrival time                                                   6.362         Logic Levels: 1  
                                                                                   Logic: 0.506ns(25.989%), Route: 1.441ns(74.011%)
----------------------------------------------------------------------------------------------------

 Clock hsst_test_dut_top|i_free_clk (rising edge)
                                                      1000.000    1000.000 r                        
 i_free_clk                                              0.000    1000.000 r       i_free_clk (port)
                                   net (fanout=1)        0.000    1000.000         i_free_clk       
                                                                                   i_free_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       i_free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=345)      3.204    1004.415         nt_i_free_clk    
                                                                           r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/P_PLL_RST/CLK (GTP_DFF_P)
 clock pessimism                                         0.000    1004.415                          
 clock uncertainty                                      -0.050    1004.365                          

 Recovery time                                          -0.542    1003.823                          

 Data required time                                               1003.823                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.823                          
 Data arrival time                                                   6.362                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.461                          
====================================================================================================

====================================================================================================

Startpoint  : U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_synced/CLK (GTP_DFF_C)
Endpoint    : U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[0]/C (GTP_DFF_CE)
Path Group  : hsst_test_dut_top|i_free_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_test_dut_top|i_free_clk (rising edge)
                                                         0.000       0.000 r                        
 i_free_clk                                              0.000       0.000 r       i_free_clk (port)
                                   net (fanout=1)        0.000       0.000         i_free_clk       
                                                                                   i_free_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       i_free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=345)      3.204       4.415         nt_i_free_clk    
                                                                           r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_synced/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_synced/Q (GTP_DFF_C)
                                   net (fanout=2)        0.771       5.515         U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/s_pll_rstn_0
                                                                                   U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N0/I0 (GTP_LUT2)
                                   td                    0.177       5.692 f       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N0/Z (GTP_LUT2)
                                   net (fanout=20)       0.670       6.362         U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N0
                                                                           f       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[0]/C (GTP_DFF_CE)

 Data arrival time                                                   6.362         Logic Levels: 1  
                                                                                   Logic: 0.506ns(25.989%), Route: 1.441ns(74.011%)
----------------------------------------------------------------------------------------------------

 Clock hsst_test_dut_top|i_free_clk (rising edge)
                                                      1000.000    1000.000 r                        
 i_free_clk                                              0.000    1000.000 r       i_free_clk (port)
                                   net (fanout=1)        0.000    1000.000         i_free_clk       
                                                                                   i_free_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       i_free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=345)      3.204    1004.415         nt_i_free_clk    
                                                                           r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000    1004.415                          
 clock uncertainty                                      -0.050    1004.365                          

 Recovery time                                          -0.542    1003.823                          

 Data required time                                               1003.823                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.823                          
 Data arrival time                                                   6.362                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.461                          
====================================================================================================

====================================================================================================

Startpoint  : U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/o_pll_done/CLK (GTP_DFF_CE)
Endpoint    : U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.cntr2[0]/C (GTP_DFF_C)
Path Group  : hsst_test_dut_top|i_free_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_test_dut_top|i_free_clk (rising edge)
                                                         0.000       0.000 r                        
 i_free_clk                                              0.000       0.000 r       i_free_clk (port)
                                   net (fanout=1)        0.000       0.000         i_free_clk       
                                                                                   i_free_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       i_free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=345)      3.204       4.415         nt_i_free_clk    
                                                                           r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/o_pll_done/CLK (GTP_DFF_CE)

                                   tco                   0.329       4.744 r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/o_pll_done/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.000       4.744         nt_o_pll_done_0  
                                                                                   U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/N7/I (GTP_INV)
                                   td                    0.000       4.744 f       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/N7/Z (GTP_INV)
                                   net (fanout=21)       0.713       5.457         U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/N7
                                                                           f       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.cntr2[0]/C (GTP_DFF_C)

 Data arrival time                                                   5.457         Logic Levels: 1  
                                                                                   Logic: 0.329ns(31.574%), Route: 0.713ns(68.426%)
----------------------------------------------------------------------------------------------------

 Clock hsst_test_dut_top|i_free_clk (rising edge)
                                                         0.000       0.000 r                        
 i_free_clk                                              0.000       0.000 r       i_free_clk (port)
                                   net (fanout=1)        0.000       0.000         i_free_clk       
                                                                                   i_free_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       i_free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=345)      3.204       4.415         nt_i_free_clk    
                                                                           r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.cntr2[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Removal time                                           -0.251       4.164                          

 Data required time                                                  4.164                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.164                          
 Data arrival time                                                   5.457                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.293                          
====================================================================================================

====================================================================================================

Startpoint  : U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/o_pll_done/CLK (GTP_DFF_CE)
Endpoint    : U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.cntr2[1]/C (GTP_DFF_C)
Path Group  : hsst_test_dut_top|i_free_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_test_dut_top|i_free_clk (rising edge)
                                                         0.000       0.000 r                        
 i_free_clk                                              0.000       0.000 r       i_free_clk (port)
                                   net (fanout=1)        0.000       0.000         i_free_clk       
                                                                                   i_free_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       i_free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=345)      3.204       4.415         nt_i_free_clk    
                                                                           r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/o_pll_done/CLK (GTP_DFF_CE)

                                   tco                   0.329       4.744 r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/o_pll_done/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.000       4.744         nt_o_pll_done_0  
                                                                                   U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/N7/I (GTP_INV)
                                   td                    0.000       4.744 f       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/N7/Z (GTP_INV)
                                   net (fanout=21)       0.713       5.457         U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/N7
                                                                           f       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.cntr2[1]/C (GTP_DFF_C)

 Data arrival time                                                   5.457         Logic Levels: 1  
                                                                                   Logic: 0.329ns(31.574%), Route: 0.713ns(68.426%)
----------------------------------------------------------------------------------------------------

 Clock hsst_test_dut_top|i_free_clk (rising edge)
                                                         0.000       0.000 r                        
 i_free_clk                                              0.000       0.000 r       i_free_clk (port)
                                   net (fanout=1)        0.000       0.000         i_free_clk       
                                                                                   i_free_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       i_free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=345)      3.204       4.415         nt_i_free_clk    
                                                                           r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.cntr2[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Removal time                                           -0.251       4.164                          

 Data required time                                                  4.164                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.164                          
 Data arrival time                                                   5.457                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.293                          
====================================================================================================

====================================================================================================

Startpoint  : U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/o_pll_done/CLK (GTP_DFF_CE)
Endpoint    : U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.cntr2[2]/C (GTP_DFF_C)
Path Group  : hsst_test_dut_top|i_free_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_test_dut_top|i_free_clk (rising edge)
                                                         0.000       0.000 r                        
 i_free_clk                                              0.000       0.000 r       i_free_clk (port)
                                   net (fanout=1)        0.000       0.000         i_free_clk       
                                                                                   i_free_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       i_free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=345)      3.204       4.415         nt_i_free_clk    
                                                                           r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/o_pll_done/CLK (GTP_DFF_CE)

                                   tco                   0.329       4.744 r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/o_pll_done/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.000       4.744         nt_o_pll_done_0  
                                                                                   U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/N7/I (GTP_INV)
                                   td                    0.000       4.744 f       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/N7/Z (GTP_INV)
                                   net (fanout=21)       0.713       5.457         U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/N7
                                                                           f       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.cntr2[2]/C (GTP_DFF_C)

 Data arrival time                                                   5.457         Logic Levels: 1  
                                                                                   Logic: 0.329ns(31.574%), Route: 0.713ns(68.426%)
----------------------------------------------------------------------------------------------------

 Clock hsst_test_dut_top|i_free_clk (rising edge)
                                                         0.000       0.000 r                        
 i_free_clk                                              0.000       0.000 r       i_free_clk (port)
                                   net (fanout=1)        0.000       0.000         i_free_clk       
                                                                                   i_free_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       i_free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=345)      3.204       4.415         nt_i_free_clk    
                                                                           r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.cntr2[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Removal time                                           -0.251       4.164                          

 Data required time                                                  4.164                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.164                          
 Data arrival time                                                   5.457                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.293                          
====================================================================================================

====================================================================================================

Startpoint  : U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/o_pll_done/CLK (GTP_DFF_CE)
Endpoint    : o_pll_done_0 (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_test_dut_top|i_free_clk (rising edge)
                                                         0.000       0.000 r                        
 i_free_clk                                              0.000       0.000 r       i_free_clk (port)
                                   net (fanout=1)        0.000       0.000         i_free_clk       
                                                                                   i_free_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       i_free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=345)      3.204       4.415         nt_i_free_clk    
                                                                           r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/o_pll_done/CLK (GTP_DFF_CE)

                                   tco                   0.323       4.738 f       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/o_pll_done/Q (GTP_DFF_CE)
                                   net (fanout=2)        1.340       6.078         nt_o_pll_done_0  
                                                                                   o_pll_done_0_obuf/I (GTP_OUTBUF)
                                   td                    2.803       8.881 f       o_pll_done_0_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       8.881         o_pll_done_0     
 o_pll_done_0                                                              f       o_pll_done_0 (port)

 Data arrival time                                                   8.881         Logic Levels: 1  
                                                                                   Logic: 3.126ns(69.996%), Route: 1.340ns(30.004%)
====================================================================================================

====================================================================================================

Startpoint  : U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/o_txlane_done/CLK (GTP_DFF_CE)
Endpoint    : o_txlane_done_2 (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_test_dut_top|i_free_clk (rising edge)
                                                         0.000       0.000 r                        
 i_free_clk                                              0.000       0.000 r       i_free_clk (port)
                                   net (fanout=1)        0.000       0.000         i_free_clk       
                                                                                   i_free_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       i_free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=345)      3.204       4.415         nt_i_free_clk    
                                                                           r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/o_txlane_done/CLK (GTP_DFF_CE)

                                   tco                   0.323       4.738 f       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/o_txlane_done/Q (GTP_DFF_CE)
                                   net (fanout=2)        1.180       5.918         nt_o_txlane_done_3
                                                                                   o_txlane_done_2_obuf/I (GTP_OUTBUF)
                                   td                    2.803       8.721 f       o_txlane_done_2_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       8.721         o_txlane_done_2  
 o_txlane_done_2                                                           f       o_txlane_done_2 (port)

 Data arrival time                                                   8.721         Logic Levels: 1  
                                                                                   Logic: 3.126ns(72.596%), Route: 1.180ns(27.404%)
====================================================================================================

====================================================================================================

Startpoint  : U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/o_txlane_done/CLK (GTP_DFF_CE)
Endpoint    : o_txlane_done_3 (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_test_dut_top|i_free_clk (rising edge)
                                                         0.000       0.000 r                        
 i_free_clk                                              0.000       0.000 r       i_free_clk (port)
                                   net (fanout=1)        0.000       0.000         i_free_clk       
                                                                                   i_free_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       i_free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=345)      3.204       4.415         nt_i_free_clk    
                                                                           r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/o_txlane_done/CLK (GTP_DFF_CE)

                                   tco                   0.323       4.738 f       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/o_txlane_done/Q (GTP_DFF_CE)
                                   net (fanout=2)        1.180       5.918         nt_o_txlane_done_3
                                                                                   o_txlane_done_3_obuf/I (GTP_OUTBUF)
                                   td                    2.803       8.721 f       o_txlane_done_3_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       8.721         o_txlane_done_3  
 o_txlane_done_3                                                           f       o_txlane_done_3 (port)

 Data arrival time                                                   8.721         Logic Levels: 1  
                                                                                   Logic: 3.126ns(72.596%), Route: 1.180ns(27.404%)
====================================================================================================

====================================================================================================

Startpoint  : rst_n (port)
Endpoint    : U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_async_ff/C (GTP_DFF_C)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 rst_n                                                   0.000       0.000 r       rst_n (port)     
                                   net (fanout=1)        0.000       0.000         rst_n            
                                                                                   rst_n_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rst_n_ibuf/O (GTP_INBUF)
                                   net (fanout=9)        0.000       1.211         nt_rst_n         
                                                                                   N1_0/I (GTP_INV) 
                                   td                    0.000       1.211 f       N1_0/Z (GTP_INV) 
                                   net (fanout=72)       1.535       2.746         chk_rst_1        
                                                                           f       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_async_ff/C (GTP_DFF_C)

 Data arrival time                                                   2.746         Logic Levels: 2  
                                                                                   Logic: 1.211ns(44.101%), Route: 1.535ns(55.899%)
====================================================================================================

====================================================================================================

Startpoint  : rst_n (port)
Endpoint    : U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_synced/C (GTP_DFF_C)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 rst_n                                                   0.000       0.000 r       rst_n (port)     
                                   net (fanout=1)        0.000       0.000         rst_n            
                                                                                   rst_n_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rst_n_ibuf/O (GTP_INBUF)
                                   net (fanout=9)        0.000       1.211         nt_rst_n         
                                                                                   N1_0/I (GTP_INV) 
                                   td                    0.000       1.211 f       N1_0/Z (GTP_INV) 
                                   net (fanout=72)       1.535       2.746         chk_rst_1        
                                                                           f       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_synced/C (GTP_DFF_C)

 Data arrival time                                                   2.746         Logic Levels: 2  
                                                                                   Logic: 1.211ns(44.101%), Route: 1.535ns(55.899%)
====================================================================================================

====================================================================================================

Startpoint  : rst_n (port)
Endpoint    : U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/cnt_2[0]/D (GTP_DFF_CE)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 rst_n                                                   0.000       0.000 r       rst_n (port)     
                                   net (fanout=1)        0.000       0.000         rst_n            
                                                                                   rst_n_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rst_n_ibuf/O (GTP_INBUF)
                                   net (fanout=9)        1.535       2.746         nt_rst_n         
                                                                                   U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/N35[0]/I0 (GTP_LUT3)
                                   td                    0.281       3.027 r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/N35[0]/Z (GTP_LUT3)
                                   net (fanout=1)        0.000       3.027         U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/N35 [0]
                                                                           r       U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/cnt_2[0]/D (GTP_DFF_CE)

 Data arrival time                                                   3.027         Logic Levels: 2  
                                                                                   Logic: 1.492ns(49.290%), Route: 1.535ns(50.710%)
====================================================================================================

{hsst_test_dut_top|i_free_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.380     500.000         0.620           High Pulse Width                          U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.cntr2[0]/CLK
 499.380     500.000         0.620           Low Pulse Width                           U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.cntr2[0]/CLK
 499.380     500.000         0.620           High Pulse Width                          U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.cntr2[1]/CLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+---------------------------------------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                                                     
+---------------------------------------------------------------------------------------------------------------------------------------------+
| Input      | C:/Users/14861/Desktop/ws/hsst/hsst_test/ipcore/hsst_test/pnr/example_design/compile/hsst_test_dut_top_comp.adf               
|            | C:/Users/14861/Desktop/ws/hsst/hsst_test/ipcore/hsst_test/pnr/example_design/pango_hsst_top.fdc                               
| Output     | C:/Users/14861/Desktop/ws/hsst/hsst_test/ipcore/hsst_test/pnr/example_design/synthesize/hsst_test_dut_top_syn.adf             
|            | C:/Users/14861/Desktop/ws/hsst/hsst_test/ipcore/hsst_test/pnr/example_design/synthesize/hsst_test_dut_top_syn.vm              
|            | C:/Users/14861/Desktop/ws/hsst/hsst_test/ipcore/hsst_test/pnr/example_design/synthesize/hsst_test_dut_top_controlsets.txt     
|            | C:/Users/14861/Desktop/ws/hsst/hsst_test/ipcore/hsst_test/pnr/example_design/synthesize/snr.db                                
|            | C:/Users/14861/Desktop/ws/hsst/hsst_test/ipcore/hsst_test/pnr/example_design/synthesize/hsst_test_dut_top.snr                 
+---------------------------------------------------------------------------------------------------------------------------------------------+


Flow Command: synthesize -selected_syn_tool_opt 2 
Peak memory: 342 MB
Total CPU time to synthesize completion : 0h:0m:6s
Process Total CPU time to synthesize completion : 0h:0m:6s
Total real time to synthesize completion : 0h:0m:8s
