Analysis & Synthesis report for MIPS_Project1
Fri Apr 22 09:39:39 2022
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for InstructionMemory:Instruction_Memory|altsyncram:altsyncram_component|altsyncram_kk24:auto_generated
 15. Source assignments for dataMemoryFile:dataMemoryFile_inst|altsyncram:altsyncram_component|altsyncram_3bp3:auto_generated
 16. Parameter Settings for User Entity Instance: Adder:first_add
 17. Parameter Settings for User Entity Instance: Adder:second_add
 18. Parameter Settings for User Entity Instance: mux_generic32:IDEX_MUX_BOTTOM
 19. Parameter Settings for User Entity Instance: mux_generic32:MUX2
 20. Parameter Settings for User Entity Instance: mux_generic32:MUX3
 21. Parameter Settings for User Entity Instance: mux_generic32:MUX4
 22. Parameter Settings for User Entity Instance: InstructionMemory:Instruction_Memory|altsyncram:altsyncram_component
 23. Parameter Settings for User Entity Instance: dataMemoryFile:dataMemoryFile_inst|altsyncram:altsyncram_component
 24. altsyncram Parameter Settings by Entity Instance
 25. Port Connectivity Checks: "bin2seg7:SEG0"
 26. Port Connectivity Checks: "bin2seg7:SEG1"
 27. Port Connectivity Checks: "bin2seg7:SEG2"
 28. Port Connectivity Checks: "bin2seg7:SEG3"
 29. Port Connectivity Checks: "bin2seg7:SEG4"
 30. Port Connectivity Checks: "bin2seg7:SEG5"
 31. Port Connectivity Checks: "control:control_inst"
 32. Port Connectivity Checks: "InstructionMemory:Instruction_Memory"
 33. Port Connectivity Checks: "PC:ProgramCounter"
 34. Port Connectivity Checks: "instructionFD:instructionFetch_Decode"
 35. Port Connectivity Checks: "Adder:second_add"
 36. Port Connectivity Checks: "Adder:first_add"
 37. Post-Synthesis Netlist Statistics for Top Partition
 38. Elapsed Time Per Partition
 39. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Apr 22 09:39:39 2022       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; MIPS_Project1                               ;
; Top-level Entity Name              ; top_level                                   ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 2,954                                       ;
;     Total combinational functions  ; 1,794                                       ;
;     Dedicated logic registers      ; 1,324                                       ;
; Total registers                    ; 1324                                        ;
; Total pins                         ; 77                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 16,384                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; top_level          ; MIPS_Project1      ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; VHDL Show LMF Mapping Messages                                   ; Off                ;                    ;
; VHDL Version                                                     ; VHDL_2008          ; VHDL_1993          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------+-----------------+----------------------------------+------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                                   ; Used in Netlist ; File Type                        ; File Name with Absolute Path                                                                                                 ; Library ;
+------------------------------------------------------------------------------------+-----------------+----------------------------------+------------------------------------------------------------------------------------------------------------------------------+---------+
; Components/Primitives/decoder.vhd                                                  ; yes             ; User VHDL File                   ; C:/Users/PC/Desktop/Fundamentals Pipeline/Components/Primitives/decoder.vhd                                                  ;         ;
; top_level.vhd                                                                      ; yes             ; User VHDL File                   ; C:/Users/PC/Desktop/Fundamentals Pipeline/top_level.vhd                                                                      ;         ;
; Components/Datapath/RAM Blocks/Instruction Memory Files/InstructionMemory.vhd      ; yes             ; User Wizard-Generated File       ; C:/Users/PC/Desktop/Fundamentals Pipeline/Components/Datapath/RAM Blocks/Instruction Memory Files/InstructionMemory.vhd      ;         ;
; Components/Datapath/RAM Blocks/Instruction Memory Files/Instruction2MemoryInit.mif ; yes             ; User Memory Initialization File  ; C:/Users/PC/Desktop/Fundamentals Pipeline/Components/Datapath/RAM Blocks/Instruction Memory Files/Instruction2MemoryInit.mif ;         ;
; Components/Datapath/RAM Blocks/Data Memory Files/dataMemoryFile.vhd                ; yes             ; User Wizard-Generated File       ; C:/Users/PC/Desktop/Fundamentals Pipeline/Components/Datapath/RAM Blocks/Data Memory Files/dataMemoryFile.vhd                ;         ;
; Components/Primitives/SL2.vhd                                                      ; yes             ; User VHDL File                   ; C:/Users/PC/Desktop/Fundamentals Pipeline/Components/Primitives/SL2.vhd                                                      ;         ;
; Components/Primitives/instructionMW.vhd                                            ; yes             ; User VHDL File                   ; C:/Users/PC/Desktop/Fundamentals Pipeline/Components/Primitives/instructionMW.vhd                                            ;         ;
; Components/Primitives/instructionFD.vhd                                            ; yes             ; User VHDL File                   ; C:/Users/PC/Desktop/Fundamentals Pipeline/Components/Primitives/instructionFD.vhd                                            ;         ;
; Components/Primitives/instructionEM.vhd                                            ; yes             ; User VHDL File                   ; C:/Users/PC/Desktop/Fundamentals Pipeline/Components/Primitives/instructionEM.vhd                                            ;         ;
; Components/Primitives/instructionDE.vhd                                            ; yes             ; User VHDL File                   ; C:/Users/PC/Desktop/Fundamentals Pipeline/Components/Primitives/instructionDE.vhd                                            ;         ;
; Components/Primitives/bin2seg7.vhd                                                 ; yes             ; User VHDL File                   ; C:/Users/PC/Desktop/Fundamentals Pipeline/Components/Primitives/bin2seg7.vhd                                                 ;         ;
; Components/Primitives/register32.vhd                                               ; yes             ; User VHDL File                   ; C:/Users/PC/Desktop/Fundamentals Pipeline/Components/Primitives/register32.vhd                                               ;         ;
; Components/Primitives/mux32to1.vhd                                                 ; yes             ; User VHDL File                   ; C:/Users/PC/Desktop/Fundamentals Pipeline/Components/Primitives/mux32to1.vhd                                                 ;         ;
; Components/Primitives/Mux_nBitsIn.vhd                                              ; yes             ; User VHDL File                   ; C:/Users/PC/Desktop/Fundamentals Pipeline/Components/Primitives/Mux_nBitsIn.vhd                                              ;         ;
; Components/Primitives/and2.vhd                                                     ; yes             ; User VHDL File                   ; C:/Users/PC/Desktop/Fundamentals Pipeline/Components/Primitives/and2.vhd                                                     ;         ;
; Components/Primitives/Add4.vhd                                                     ; yes             ; User VHDL File                   ; C:/Users/PC/Desktop/Fundamentals Pipeline/Components/Primitives/Add4.vhd                                                     ;         ;
; Components/PC Path/PC.vhd                                                          ; yes             ; User VHDL File                   ; C:/Users/PC/Desktop/Fundamentals Pipeline/Components/PC Path/PC.vhd                                                          ;         ;
; Components/Datapath/SignExtender.vhd                                               ; yes             ; User VHDL File                   ; C:/Users/PC/Desktop/Fundamentals Pipeline/Components/Datapath/SignExtender.vhd                                               ;         ;
; Components/Datapath/registerFile.vhd                                               ; yes             ; User VHDL File                   ; C:/Users/PC/Desktop/Fundamentals Pipeline/Components/Datapath/registerFile.vhd                                               ;         ;
; Components/Datapath/ALUControl.vhd                                                 ; yes             ; User VHDL File                   ; C:/Users/PC/Desktop/Fundamentals Pipeline/Components/Datapath/ALUControl.vhd                                                 ;         ;
; Components/Datapath/ALU.vhd                                                        ; yes             ; User VHDL File                   ; C:/Users/PC/Desktop/Fundamentals Pipeline/Components/Datapath/ALU.vhd                                                        ;         ;
; Components/Control Unit/control.vhd                                                ; yes             ; User VHDL File                   ; C:/Users/PC/Desktop/Fundamentals Pipeline/Components/Control Unit/control.vhd                                                ;         ;
; altsyncram.tdf                                                                     ; yes             ; Megafunction                     ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf                                                        ;         ;
; stratix_ram_block.inc                                                              ; yes             ; Megafunction                     ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                 ;         ;
; lpm_mux.inc                                                                        ; yes             ; Megafunction                     ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc                                                           ;         ;
; lpm_decode.inc                                                                     ; yes             ; Megafunction                     ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc                                                        ;         ;
; aglobal201.inc                                                                     ; yes             ; Megafunction                     ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc                                                        ;         ;
; a_rdenreg.inc                                                                      ; yes             ; Megafunction                     ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                         ;         ;
; altrom.inc                                                                         ; yes             ; Megafunction                     ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc                                                            ;         ;
; altram.inc                                                                         ; yes             ; Megafunction                     ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc                                                            ;         ;
; altdpram.inc                                                                       ; yes             ; Megafunction                     ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc                                                          ;         ;
; db/altsyncram_kk24.tdf                                                             ; yes             ; Auto-Generated Megafunction      ; C:/Users/PC/Desktop/Fundamentals Pipeline/db/altsyncram_kk24.tdf                                                             ;         ;
; db/altsyncram_3bp3.tdf                                                             ; yes             ; Auto-Generated Megafunction      ; C:/Users/PC/Desktop/Fundamentals Pipeline/db/altsyncram_3bp3.tdf                                                             ;         ;
+------------------------------------------------------------------------------------+-----------------+----------------------------------+------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 2,954     ;
;                                             ;           ;
; Total combinational functions               ; 1794      ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 1527      ;
;     -- 3 input functions                    ; 248       ;
;     -- <=2 input functions                  ; 19        ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 1717      ;
;     -- arithmetic mode                      ; 77        ;
;                                             ;           ;
; Total registers                             ; 1324      ;
;     -- Dedicated logic registers            ; 1324      ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 77        ;
; Total memory bits                           ; 16384     ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 1388      ;
; Total fan-out                               ; 11318     ;
; Average fan-out                             ; 3.39      ;
+---------------------------------------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------------------------------------------------------------------------------------------------+-------------------+--------------+
; Compilation Hierarchy Node                      ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                            ; Entity Name       ; Library Name ;
+-------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------------------------------------------------------------------------------------------------+-------------------+--------------+
; |top_level                                      ; 1794 (1)            ; 1324 (0)                  ; 16384       ; 0          ; 0            ; 0       ; 0         ; 77   ; 0            ; 0          ; |top_level                                                                                                     ; top_level         ; work         ;
;    |ALU:ALU_inst|                               ; 254 (254)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|ALU:ALU_inst                                                                                        ; ALU               ; work         ;
;    |ALUControl:ALUControl_inst|                 ; 11 (11)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|ALUControl:ALUControl_inst                                                                          ; ALUControl        ; work         ;
;    |Adder:first_add|                            ; 8 (8)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|Adder:first_add                                                                                     ; Adder             ; work         ;
;    |InstructionMemory:Instruction_Memory|       ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|InstructionMemory:Instruction_Memory                                                                ; InstructionMemory ; work         ;
;       |altsyncram:altsyncram_component|         ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|InstructionMemory:Instruction_Memory|altsyncram:altsyncram_component                                ; altsyncram        ; work         ;
;          |altsyncram_kk24:auto_generated|       ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|InstructionMemory:Instruction_Memory|altsyncram:altsyncram_component|altsyncram_kk24:auto_generated ; altsyncram_kk24   ; work         ;
;    |PC:ProgramCounter|                          ; 0 (0)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|PC:ProgramCounter                                                                                   ; PC                ; work         ;
;    |bin2seg7:SEG0|                              ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|bin2seg7:SEG0                                                                                       ; bin2seg7          ; work         ;
;    |bin2seg7:SEG1|                              ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|bin2seg7:SEG1                                                                                       ; bin2seg7          ; work         ;
;    |bin2seg7:SEG2|                              ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|bin2seg7:SEG2                                                                                       ; bin2seg7          ; work         ;
;    |bin2seg7:SEG3|                              ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|bin2seg7:SEG3                                                                                       ; bin2seg7          ; work         ;
;    |bin2seg7:SEG4|                              ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|bin2seg7:SEG4                                                                                       ; bin2seg7          ; work         ;
;    |bin2seg7:SEG5|                              ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|bin2seg7:SEG5                                                                                       ; bin2seg7          ; work         ;
;    |control:control_inst|                       ; 9 (9)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|control:control_inst                                                                                ; control           ; work         ;
;    |dataMemoryFile:dataMemoryFile_inst|         ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|dataMemoryFile:dataMemoryFile_inst                                                                  ; dataMemoryFile    ; work         ;
;       |altsyncram:altsyncram_component|         ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|dataMemoryFile:dataMemoryFile_inst|altsyncram:altsyncram_component                                  ; altsyncram        ; work         ;
;          |altsyncram_3bp3:auto_generated|       ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|dataMemoryFile:dataMemoryFile_inst|altsyncram:altsyncram_component|altsyncram_3bp3:auto_generated   ; altsyncram_3bp3   ; work         ;
;    |instructionDE:instructionDecode_Excecution| ; 0 (0)               ; 99 (99)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|instructionDE:instructionDecode_Excecution                                                          ; instructionDE     ; work         ;
;    |instructionEM:instructionExecution_Memory|  ; 8 (8)               ; 82 (82)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|instructionEM:instructionExecution_Memory                                                           ; instructionEM     ; work         ;
;    |instructionFD:instructionFetch_Decode|      ; 0 (0)               ; 40 (40)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|instructionFD:instructionFetch_Decode                                                               ; instructionFD     ; work         ;
;    |instructionMW:instructionMemory_writeback|  ; 0 (0)               ; 71 (71)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|instructionMW:instructionMemory_writeback                                                           ; instructionMW     ; work         ;
;    |mux_generic32:IDEX_MUX_BOTTOM|              ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|mux_generic32:IDEX_MUX_BOTTOM                                                                       ; mux_generic32     ; work         ;
;    |mux_generic32:MUX2|                         ; 32 (32)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|mux_generic32:MUX2                                                                                  ; mux_generic32     ; work         ;
;    |mux_generic32:MUX3|                         ; 32 (32)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|mux_generic32:MUX3                                                                                  ; mux_generic32     ; work         ;
;    |mux_generic32:MUX4|                         ; 8 (8)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|mux_generic32:MUX4                                                                                  ; mux_generic32     ; work         ;
;    |registerFile:registerFile_inst|             ; 1384 (0)            ; 1024 (0)                  ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|registerFile:registerFile_inst                                                                      ; registerFile      ; work         ;
;       |decoder:U1|                              ; 40 (40)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|registerFile:registerFile_inst|decoder:U1                                                           ; decoder           ; work         ;
;       |mux32to1:U2|                             ; 672 (672)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|registerFile:registerFile_inst|mux32to1:U2                                                          ; mux32to1          ; work         ;
;       |mux32to1:U3|                             ; 672 (672)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|registerFile:registerFile_inst|mux32to1:U3                                                          ; mux32to1          ; work         ;
;       |register32:\GEN_ADDREG:0:REGX|           ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|registerFile:registerFile_inst|register32:\GEN_ADDREG:0:REGX                                        ; register32        ; work         ;
;       |register32:\GEN_ADDREG:10:REGX|          ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|registerFile:registerFile_inst|register32:\GEN_ADDREG:10:REGX                                       ; register32        ; work         ;
;       |register32:\GEN_ADDREG:11:REGX|          ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|registerFile:registerFile_inst|register32:\GEN_ADDREG:11:REGX                                       ; register32        ; work         ;
;       |register32:\GEN_ADDREG:12:REGX|          ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|registerFile:registerFile_inst|register32:\GEN_ADDREG:12:REGX                                       ; register32        ; work         ;
;       |register32:\GEN_ADDREG:13:REGX|          ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|registerFile:registerFile_inst|register32:\GEN_ADDREG:13:REGX                                       ; register32        ; work         ;
;       |register32:\GEN_ADDREG:14:REGX|          ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|registerFile:registerFile_inst|register32:\GEN_ADDREG:14:REGX                                       ; register32        ; work         ;
;       |register32:\GEN_ADDREG:15:REGX|          ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|registerFile:registerFile_inst|register32:\GEN_ADDREG:15:REGX                                       ; register32        ; work         ;
;       |register32:\GEN_ADDREG:16:REGX|          ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|registerFile:registerFile_inst|register32:\GEN_ADDREG:16:REGX                                       ; register32        ; work         ;
;       |register32:\GEN_ADDREG:17:REGX|          ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|registerFile:registerFile_inst|register32:\GEN_ADDREG:17:REGX                                       ; register32        ; work         ;
;       |register32:\GEN_ADDREG:18:REGX|          ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|registerFile:registerFile_inst|register32:\GEN_ADDREG:18:REGX                                       ; register32        ; work         ;
;       |register32:\GEN_ADDREG:19:REGX|          ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|registerFile:registerFile_inst|register32:\GEN_ADDREG:19:REGX                                       ; register32        ; work         ;
;       |register32:\GEN_ADDREG:1:REGX|           ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|registerFile:registerFile_inst|register32:\GEN_ADDREG:1:REGX                                        ; register32        ; work         ;
;       |register32:\GEN_ADDREG:20:REGX|          ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|registerFile:registerFile_inst|register32:\GEN_ADDREG:20:REGX                                       ; register32        ; work         ;
;       |register32:\GEN_ADDREG:21:REGX|          ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|registerFile:registerFile_inst|register32:\GEN_ADDREG:21:REGX                                       ; register32        ; work         ;
;       |register32:\GEN_ADDREG:22:REGX|          ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|registerFile:registerFile_inst|register32:\GEN_ADDREG:22:REGX                                       ; register32        ; work         ;
;       |register32:\GEN_ADDREG:23:REGX|          ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|registerFile:registerFile_inst|register32:\GEN_ADDREG:23:REGX                                       ; register32        ; work         ;
;       |register32:\GEN_ADDREG:24:REGX|          ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|registerFile:registerFile_inst|register32:\GEN_ADDREG:24:REGX                                       ; register32        ; work         ;
;       |register32:\GEN_ADDREG:25:REGX|          ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|registerFile:registerFile_inst|register32:\GEN_ADDREG:25:REGX                                       ; register32        ; work         ;
;       |register32:\GEN_ADDREG:26:REGX|          ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|registerFile:registerFile_inst|register32:\GEN_ADDREG:26:REGX                                       ; register32        ; work         ;
;       |register32:\GEN_ADDREG:27:REGX|          ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|registerFile:registerFile_inst|register32:\GEN_ADDREG:27:REGX                                       ; register32        ; work         ;
;       |register32:\GEN_ADDREG:28:REGX|          ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|registerFile:registerFile_inst|register32:\GEN_ADDREG:28:REGX                                       ; register32        ; work         ;
;       |register32:\GEN_ADDREG:29:REGX|          ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|registerFile:registerFile_inst|register32:\GEN_ADDREG:29:REGX                                       ; register32        ; work         ;
;       |register32:\GEN_ADDREG:2:REGX|           ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|registerFile:registerFile_inst|register32:\GEN_ADDREG:2:REGX                                        ; register32        ; work         ;
;       |register32:\GEN_ADDREG:30:REGX|          ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|registerFile:registerFile_inst|register32:\GEN_ADDREG:30:REGX                                       ; register32        ; work         ;
;       |register32:\GEN_ADDREG:31:REGX|          ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|registerFile:registerFile_inst|register32:\GEN_ADDREG:31:REGX                                       ; register32        ; work         ;
;       |register32:\GEN_ADDREG:3:REGX|           ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|registerFile:registerFile_inst|register32:\GEN_ADDREG:3:REGX                                        ; register32        ; work         ;
;       |register32:\GEN_ADDREG:4:REGX|           ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|registerFile:registerFile_inst|register32:\GEN_ADDREG:4:REGX                                        ; register32        ; work         ;
;       |register32:\GEN_ADDREG:5:REGX|           ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|registerFile:registerFile_inst|register32:\GEN_ADDREG:5:REGX                                        ; register32        ; work         ;
;       |register32:\GEN_ADDREG:6:REGX|           ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|registerFile:registerFile_inst|register32:\GEN_ADDREG:6:REGX                                        ; register32        ; work         ;
;       |register32:\GEN_ADDREG:7:REGX|           ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|registerFile:registerFile_inst|register32:\GEN_ADDREG:7:REGX                                        ; register32        ; work         ;
;       |register32:\GEN_ADDREG:8:REGX|           ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|registerFile:registerFile_inst|register32:\GEN_ADDREG:8:REGX                                        ; register32        ; work         ;
;       |register32:\GEN_ADDREG:9:REGX|           ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|registerFile:registerFile_inst|register32:\GEN_ADDREG:9:REGX                                        ; register32        ; work         ;
+-------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------------------------------------------------------------------------------------------------+-------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                              ;
+----------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+--------------------------------------------------------------------------------------+
; Name                                                                                                           ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                                                                                  ;
+----------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+--------------------------------------------------------------------------------------+
; InstructionMemory:Instruction_Memory|altsyncram:altsyncram_component|altsyncram_kk24:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 256          ; 32           ; --           ; --           ; 8192 ; ./Components/Datapath/RAM Blocks/Instruction Memory Files/Instruction2MemoryInit.mif ;
; dataMemoryFile:dataMemoryFile_inst|altsyncram:altsyncram_component|altsyncram_3bp3:auto_generated|ALTSYNCRAM   ; AUTO ; Single Port ; 256          ; 32           ; --           ; --           ; 8192 ; None                                                                                 ;
+----------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                           ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------+-------------------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                 ; IP Include File                                                               ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------+-------------------------------------------------------------------------------+
; Altera ; RAM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |top_level|dataMemoryFile:dataMemoryFile_inst   ; Components/Datapath/RAM Blocks/Data Memory Files/dataMemoryFile.vhd           ;
; Altera ; RAM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |top_level|InstructionMemory:Instruction_Memory ; Components/Datapath/RAM Blocks/Instruction Memory Files/InstructionMemory.vhd ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                    ;
+------------------------------------------------------------------+--------------------------------------------------------------------+
; Register name                                                    ; Reason for Removal                                                 ;
+------------------------------------------------------------------+--------------------------------------------------------------------+
; instructionDE:instructionDecode_Excecution|signExtendOUT[11]     ; Merged with instructionDE:instructionDecode_Excecution|rdOUT[0]    ;
; instructionDE:instructionDecode_Excecution|signExtendOUT[12]     ; Merged with instructionDE:instructionDecode_Excecution|rdOUT[1]    ;
; instructionDE:instructionDecode_Excecution|signExtendOUT[13]     ; Merged with instructionDE:instructionDecode_Excecution|rdOUT[2]    ;
; instructionDE:instructionDecode_Excecution|signExtendOUT[14]     ; Merged with instructionDE:instructionDecode_Excecution|rdOUT[3]    ;
; instructionDE:instructionDecode_Excecution|signExtendOUT[15..31] ; Merged with instructionDE:instructionDecode_Excecution|rdOUT[4]    ;
; instructionDE:instructionDecode_Excecution|regDstOUT             ; Merged with instructionDE:instructionDecode_Excecution|ALUOpOUT[1] ;
; PC:ProgramCounter|address[1]                                     ; Merged with PC:ProgramCounter|address[0]                           ;
; instructionEM:instructionExecution_Memory|addROUT[1]             ; Merged with instructionEM:instructionExecution_Memory|addROUT[0]   ;
; instructionDE:instructionDecode_Excecution|branchOUT             ; Merged with instructionDE:instructionDecode_Excecution|ALUOpOUT[0] ;
; instructionDE:instructionDecode_Excecution|PCOUT[1]              ; Merged with instructionDE:instructionDecode_Excecution|PCOUT[0]    ;
; instructionFD:instructionFetch_Decode|PCOUT[1]                   ; Merged with instructionFD:instructionFetch_Decode|PCOUT[0]         ;
; instructionFD:instructionFetch_Decode|PCOUT[0]                   ; Stuck at GND due to stuck port data_in                             ;
; instructionDE:instructionDecode_Excecution|PCOUT[0]              ; Stuck at GND due to stuck port data_in                             ;
; instructionEM:instructionExecution_Memory|addROUT[0]             ; Stuck at GND due to stuck port data_in                             ;
; PC:ProgramCounter|address[0]                                     ; Stuck at GND due to stuck port data_in                             ;
; PC:ProgramCounter|address[10..31]                                ; Lost fanout                                                        ;
; instructionDE:instructionDecode_Excecution|PCOUT[10..31]         ; Lost fanout                                                        ;
; instructionFD:instructionFetch_Decode|PCOUT[10..31]              ; Lost fanout                                                        ;
; Total Number of Removed Registers = 97                           ;                                                                    ;
+------------------------------------------------------------------+--------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                            ;
+------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------+
; Register name                                        ; Reason for Removal        ; Registers Removed due to This Register                                              ;
+------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------+
; instructionFD:instructionFetch_Decode|PCOUT[0]       ; Stuck at GND              ; instructionDE:instructionDecode_Excecution|PCOUT[0],                                ;
;                                                      ; due to stuck port data_in ; instructionEM:instructionExecution_Memory|addROUT[0], PC:ProgramCounter|address[0], ;
;                                                      ;                           ; instructionDE:instructionDecode_Excecution|PCOUT[24],                               ;
;                                                      ;                           ; instructionDE:instructionDecode_Excecution|PCOUT[25],                               ;
;                                                      ;                           ; instructionDE:instructionDecode_Excecution|PCOUT[26],                               ;
;                                                      ;                           ; instructionDE:instructionDecode_Excecution|PCOUT[27],                               ;
;                                                      ;                           ; instructionDE:instructionDecode_Excecution|PCOUT[28],                               ;
;                                                      ;                           ; instructionDE:instructionDecode_Excecution|PCOUT[29],                               ;
;                                                      ;                           ; instructionDE:instructionDecode_Excecution|PCOUT[30],                               ;
;                                                      ;                           ; instructionDE:instructionDecode_Excecution|PCOUT[31],                               ;
;                                                      ;                           ; instructionFD:instructionFetch_Decode|PCOUT[24],                                    ;
;                                                      ;                           ; instructionFD:instructionFetch_Decode|PCOUT[25],                                    ;
;                                                      ;                           ; instructionFD:instructionFetch_Decode|PCOUT[26],                                    ;
;                                                      ;                           ; instructionFD:instructionFetch_Decode|PCOUT[27],                                    ;
;                                                      ;                           ; instructionFD:instructionFetch_Decode|PCOUT[28],                                    ;
;                                                      ;                           ; instructionFD:instructionFetch_Decode|PCOUT[29],                                    ;
;                                                      ;                           ; instructionFD:instructionFetch_Decode|PCOUT[30],                                    ;
;                                                      ;                           ; instructionFD:instructionFetch_Decode|PCOUT[31]                                     ;
; instructionDE:instructionDecode_Excecution|PCOUT[10] ; Lost Fanouts              ; instructionFD:instructionFetch_Decode|PCOUT[10]                                     ;
; instructionDE:instructionDecode_Excecution|PCOUT[11] ; Lost Fanouts              ; instructionFD:instructionFetch_Decode|PCOUT[11]                                     ;
; instructionDE:instructionDecode_Excecution|PCOUT[12] ; Lost Fanouts              ; instructionFD:instructionFetch_Decode|PCOUT[12]                                     ;
; instructionDE:instructionDecode_Excecution|PCOUT[13] ; Lost Fanouts              ; instructionFD:instructionFetch_Decode|PCOUT[13]                                     ;
; instructionDE:instructionDecode_Excecution|PCOUT[14] ; Lost Fanouts              ; instructionFD:instructionFetch_Decode|PCOUT[14]                                     ;
; instructionDE:instructionDecode_Excecution|PCOUT[15] ; Lost Fanouts              ; instructionFD:instructionFetch_Decode|PCOUT[15]                                     ;
; instructionDE:instructionDecode_Excecution|PCOUT[16] ; Lost Fanouts              ; instructionFD:instructionFetch_Decode|PCOUT[16]                                     ;
; instructionDE:instructionDecode_Excecution|PCOUT[17] ; Lost Fanouts              ; instructionFD:instructionFetch_Decode|PCOUT[17]                                     ;
; instructionDE:instructionDecode_Excecution|PCOUT[18] ; Lost Fanouts              ; instructionFD:instructionFetch_Decode|PCOUT[18]                                     ;
; instructionDE:instructionDecode_Excecution|PCOUT[19] ; Lost Fanouts              ; instructionFD:instructionFetch_Decode|PCOUT[19]                                     ;
; instructionDE:instructionDecode_Excecution|PCOUT[20] ; Lost Fanouts              ; instructionFD:instructionFetch_Decode|PCOUT[20]                                     ;
; instructionDE:instructionDecode_Excecution|PCOUT[21] ; Lost Fanouts              ; instructionFD:instructionFetch_Decode|PCOUT[21]                                     ;
; instructionDE:instructionDecode_Excecution|PCOUT[22] ; Lost Fanouts              ; instructionFD:instructionFetch_Decode|PCOUT[22]                                     ;
; instructionDE:instructionDecode_Excecution|PCOUT[23] ; Lost Fanouts              ; instructionFD:instructionFetch_Decode|PCOUT[23]                                     ;
+------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1324  ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1024  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------+
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |top_level|instructionDE:instructionDecode_Excecution|ALUSrcOUT       ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; Yes        ; |top_level|instructionDE:instructionDecode_Excecution|readData2OUT[6] ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; Yes        ; |top_level|instructionDE:instructionDecode_Excecution|readData1OUT[1] ;
; 16:1               ; 30 bits   ; 300 LEs       ; 120 LEs              ; 180 LEs                ; No         ; |top_level|ALU:ALU_inst|Mux3                                          ;
; 6:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |top_level|ALUControl:ALUControl_inst|Operation                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for InstructionMemory:Instruction_Memory|altsyncram:altsyncram_component|altsyncram_kk24:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dataMemoryFile:dataMemoryFile_inst|altsyncram:altsyncram_component|altsyncram_3bp3:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Adder:first_add ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; n              ; 32    ; Signed Integer                      ;
; m              ; 3     ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Adder:second_add ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; n              ; 32    ; Signed Integer                       ;
; m              ; 32    ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux_generic32:IDEX_MUX_BOTTOM ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; n              ; 5     ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux_generic32:MUX2 ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; n              ; 32    ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux_generic32:MUX3 ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; n              ; 32    ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux_generic32:MUX4 ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; n              ; 32    ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: InstructionMemory:Instruction_Memory|altsyncram:altsyncram_component                          ;
+------------------------------------+--------------------------------------------------------------------------------------+----------------+
; Parameter Name                     ; Value                                                                                ; Type           ;
+------------------------------------+--------------------------------------------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                                                    ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                                                                   ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                                                  ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                                                                   ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                                                  ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                                                    ; Untyped        ;
; OPERATION_MODE                     ; SINGLE_PORT                                                                          ; Untyped        ;
; WIDTH_A                            ; 32                                                                                   ; Signed Integer ;
; WIDTHAD_A                          ; 8                                                                                    ; Signed Integer ;
; NUMWORDS_A                         ; 256                                                                                  ; Signed Integer ;
; OUTDATA_REG_A                      ; UNREGISTERED                                                                         ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                                                                 ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                                                                 ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                                                                 ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                                                                 ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                                                                 ; Untyped        ;
; WIDTH_B                            ; 1                                                                                    ; Signed Integer ;
; WIDTHAD_B                          ; 1                                                                                    ; Signed Integer ;
; NUMWORDS_B                         ; 0                                                                                    ; Signed Integer ;
; INDATA_REG_B                       ; CLOCK1                                                                               ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                                               ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                                                               ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                                                               ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                                         ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                                                               ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                                                                 ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                                                                 ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                                                                 ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                                                                 ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                                                                 ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                                                                 ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                                                                    ; Signed Integer ;
; WIDTH_BYTEENA_B                    ; 1                                                                                    ; Signed Integer ;
; RAM_BLOCK_TYPE                     ; AUTO                                                                                 ; Untyped        ;
; BYTE_SIZE                          ; 8                                                                                    ; Signed Integer ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                            ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                                                 ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                                                 ; Untyped        ;
; INIT_FILE                          ; ./Components/Datapath/RAM Blocks/Instruction Memory Files/Instruction2MemoryInit.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                                               ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                                                                    ; Signed Integer ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                                                               ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                                               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                                                               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                                               ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                                                      ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                                                      ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                                                                ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                                                ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                                                                    ; Signed Integer ;
; DEVICE_FAMILY                      ; MAX 10                                                                               ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_kk24                                                                      ; Untyped        ;
+------------------------------------+--------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dataMemoryFile:dataMemoryFile_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                ;
+------------------------------------+----------------------+-----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                             ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                             ;
; WIDTH_A                            ; 32                   ; Signed Integer                                      ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                      ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WIDTH_B                            ; 1                    ; Signed Integer                                      ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                                      ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                             ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                      ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                             ;
; CBXI_PARAMETER                     ; altsyncram_3bp3      ; Untyped                                             ;
+------------------------------------+----------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                 ;
+-------------------------------------------+----------------------------------------------------------------------+
; Name                                      ; Value                                                                ;
+-------------------------------------------+----------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                    ;
; Entity Instance                           ; InstructionMemory:Instruction_Memory|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                          ;
;     -- WIDTH_A                            ; 32                                                                   ;
;     -- NUMWORDS_A                         ; 256                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                         ;
;     -- WIDTH_B                            ; 1                                                                    ;
;     -- NUMWORDS_B                         ; 0                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                            ;
; Entity Instance                           ; dataMemoryFile:dataMemoryFile_inst|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                          ;
;     -- WIDTH_A                            ; 32                                                                   ;
;     -- NUMWORDS_A                         ; 256                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                         ;
;     -- WIDTH_B                            ; 1                                                                    ;
;     -- NUMWORDS_B                         ; 0                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                            ;
+-------------------------------------------+----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bin2seg7:SEG0"                                                                           ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; blank     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; disppoint ; Input  ; Info     ; Stuck at GND                                                                        ;
; segpoint  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bin2seg7:SEG1"                                                                           ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; blank     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; disppoint ; Input  ; Info     ; Stuck at GND                                                                        ;
; segpoint  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bin2seg7:SEG2"                                                                           ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; blank     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; disppoint ; Input  ; Info     ; Stuck at GND                                                                        ;
; segpoint  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bin2seg7:SEG3"                                                                           ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; blank     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; disppoint ; Input  ; Info     ; Stuck at GND                                                                        ;
; segpoint  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bin2seg7:SEG4"                                                                           ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; blank     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; disppoint ; Input  ; Info     ; Stuck at GND                                                                        ;
; segpoint  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bin2seg7:SEG5"                                                                           ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; blank     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; disppoint ; Input  ; Info     ; Stuck at GND                                                                        ;
; segpoint  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "control:control_inst"                                                                  ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; memread ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; jump    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "InstructionMemory:Instruction_Memory" ;
+------+-------+----------+----------------------------------------+
; Port ; Type  ; Severity ; Details                                ;
+------+-------+----------+----------------------------------------+
; wren ; Input ; Info     ; Stuck at GND                           ;
+------+-------+----------+----------------------------------------+


+-----------------------------------------------+
; Port Connectivity Checks: "PC:ProgramCounter" ;
+----------+-------+----------+-----------------+
; Port     ; Type  ; Severity ; Details         ;
+----------+-------+----------+-----------------+
; pc_write ; Input ; Info     ; Stuck at VCC    ;
+----------+-------+----------+-----------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "instructionFD:instructionFetch_Decode" ;
+-----------+-------+----------+------------------------------------+
; Port      ; Type  ; Severity ; Details                            ;
+-----------+-------+----------+------------------------------------+
; ifidwrite ; Input ; Info     ; Stuck at VCC                       ;
+-----------+-------+----------+------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Adder:second_add"                                                                   ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; zero ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Adder:first_add"                                                                                ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; alu_add_by[1..0] ; Input  ; Info     ; Stuck at GND                                                                        ;
; alu_add_by[2]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; zero             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 77                          ;
; cycloneiii_ff         ; 1324                        ;
;     ENA               ; 1024                        ;
;     plain             ; 300                         ;
; cycloneiii_lcell_comb ; 1800                        ;
;     arith             ; 77                          ;
;         2 data inputs ; 7                           ;
;         3 data inputs ; 70                          ;
;     normal            ; 1723                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 7                           ;
;         2 data inputs ; 10                          ;
;         3 data inputs ; 178                         ;
;         4 data inputs ; 1527                        ;
; cycloneiii_ram_block  ; 64                          ;
;                       ;                             ;
; Max LUT depth         ; 12.00                       ;
; Average LUT depth     ; 4.54                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:04     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Fri Apr 22 09:39:18 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS_Project1 -c MIPS_Project1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file components/primitives/decoder.vhd
    Info (12022): Found design unit 1: decoder-behavioral File: C:/Users/PC/Desktop/Fundamentals Pipeline/Components/Primitives/decoder.vhd Line: 13
    Info (12023): Found entity 1: decoder File: C:/Users/PC/Desktop/Fundamentals Pipeline/Components/Primitives/decoder.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file top_level.vhd
    Info (12022): Found design unit 1: top_level-top_level_architecture File: C:/Users/PC/Desktop/Fundamentals Pipeline/top_level.vhd Line: 22
    Info (12023): Found entity 1: top_level File: C:/Users/PC/Desktop/Fundamentals Pipeline/top_level.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file components/datapath/ram blocks/instruction memory files/instructionmemory.vhd
    Info (12022): Found design unit 1: instructionmemory-SYN File: C:/Users/PC/Desktop/Fundamentals Pipeline/Components/Datapath/RAM Blocks/Instruction Memory Files/InstructionMemory.vhd Line: 55
    Info (12023): Found entity 1: InstructionMemory File: C:/Users/PC/Desktop/Fundamentals Pipeline/Components/Datapath/RAM Blocks/Instruction Memory Files/InstructionMemory.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file components/datapath/ram blocks/data memory files/datamemoryfile.vhd
    Info (12022): Found design unit 1: datamemoryfile-SYN File: C:/Users/PC/Desktop/Fundamentals Pipeline/Components/Datapath/RAM Blocks/Data Memory Files/dataMemoryFile.vhd Line: 55
    Info (12023): Found entity 1: dataMemoryFile File: C:/Users/PC/Desktop/Fundamentals Pipeline/Components/Datapath/RAM Blocks/Data Memory Files/dataMemoryFile.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file components/primitives/sl2.vhd
    Info (12022): Found design unit 1: shift_left_2-rtl File: C:/Users/PC/Desktop/Fundamentals Pipeline/Components/Primitives/SL2.vhd Line: 12
    Info (12023): Found entity 1: shift_left_2 File: C:/Users/PC/Desktop/Fundamentals Pipeline/Components/Primitives/SL2.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file components/primitives/instructionmw.vhd
    Info (12022): Found design unit 1: instructionMW-rtl File: C:/Users/PC/Desktop/Fundamentals Pipeline/Components/Primitives/instructionMW.vhd Line: 39
    Info (12023): Found entity 1: instructionMW File: C:/Users/PC/Desktop/Fundamentals Pipeline/Components/Primitives/instructionMW.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file components/primitives/instructionfd.vhd
    Info (12022): Found design unit 1: instructionFD-rtl File: C:/Users/PC/Desktop/Fundamentals Pipeline/Components/Primitives/instructionFD.vhd Line: 16
    Info (12023): Found entity 1: instructionFD File: C:/Users/PC/Desktop/Fundamentals Pipeline/Components/Primitives/instructionFD.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file components/primitives/instructionem.vhd
    Info (12022): Found design unit 1: instructionEM-rtl File: C:/Users/PC/Desktop/Fundamentals Pipeline/Components/Primitives/instructionEM.vhd Line: 54
    Info (12023): Found entity 1: instructionEM File: C:/Users/PC/Desktop/Fundamentals Pipeline/Components/Primitives/instructionEM.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file components/primitives/instructionde.vhd
    Info (12022): Found design unit 1: instructionDE-rtl File: C:/Users/PC/Desktop/Fundamentals Pipeline/Components/Primitives/instructionDE.vhd Line: 69
    Info (12023): Found entity 1: instructionDE File: C:/Users/PC/Desktop/Fundamentals Pipeline/Components/Primitives/instructionDE.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file components/primitives/bin2seg7.vhd
    Info (12022): Found design unit 1: bin2seg7-behavioral File: C:/Users/PC/Desktop/Fundamentals Pipeline/Components/Primitives/bin2seg7.vhd Line: 29
    Info (12023): Found entity 1: bin2seg7 File: C:/Users/PC/Desktop/Fundamentals Pipeline/Components/Primitives/bin2seg7.vhd Line: 16
Info (12021): Found 2 design units, including 1 entities, in source file components/primitives/and_generic.vhd
    Info (12022): Found design unit 1: and_generic-behavioral File: C:/Users/PC/Desktop/Fundamentals Pipeline/Components/Primitives/AND_generic.vhd Line: 19
    Info (12023): Found entity 1: and_generic File: C:/Users/PC/Desktop/Fundamentals Pipeline/Components/Primitives/AND_generic.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file components/primitives/register32.vhd
    Info (12022): Found design unit 1: register32-behavioral File: C:/Users/PC/Desktop/Fundamentals Pipeline/Components/Primitives/register32.vhd Line: 14
    Info (12023): Found entity 1: register32 File: C:/Users/PC/Desktop/Fundamentals Pipeline/Components/Primitives/register32.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file components/primitives/mux32to1.vhd
    Info (12022): Found design unit 1: mux32to1-behavioral File: C:/Users/PC/Desktop/Fundamentals Pipeline/Components/Primitives/mux32to1.vhd Line: 44
    Info (12023): Found entity 1: mux32to1 File: C:/Users/PC/Desktop/Fundamentals Pipeline/Components/Primitives/mux32to1.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file components/primitives/mux_nbitsin.vhd
    Info (12022): Found design unit 1: mux_generic32-MUX_architecture File: C:/Users/PC/Desktop/Fundamentals Pipeline/Components/Primitives/Mux_nBitsIn.vhd Line: 18
    Info (12023): Found entity 1: mux_generic32 File: C:/Users/PC/Desktop/Fundamentals Pipeline/Components/Primitives/Mux_nBitsIn.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file components/primitives/and2.vhd
    Info (12022): Found design unit 1: and2c-structural File: C:/Users/PC/Desktop/Fundamentals Pipeline/Components/Primitives/and2.vhd Line: 13
    Info (12023): Found entity 1: and2c File: C:/Users/PC/Desktop/Fundamentals Pipeline/Components/Primitives/and2.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file components/primitives/add4.vhd
    Info (12022): Found design unit 1: Adder-Add4_Architecture File: C:/Users/PC/Desktop/Fundamentals Pipeline/Components/Primitives/Add4.vhd Line: 19
    Info (12023): Found entity 1: Adder File: C:/Users/PC/Desktop/Fundamentals Pipeline/Components/Primitives/Add4.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file components/pc path/pc.vhd
    Info (12022): Found design unit 1: PC-PC_Architecture File: C:/Users/PC/Desktop/Fundamentals Pipeline/Components/PC Path/PC.vhd Line: 15
    Info (12023): Found entity 1: PC File: C:/Users/PC/Desktop/Fundamentals Pipeline/Components/PC Path/PC.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file components/datapath/signextender.vhd
    Info (12022): Found design unit 1: signExtender-signExtenderArchitecture File: C:/Users/PC/Desktop/Fundamentals Pipeline/Components/Datapath/SignExtender.vhd Line: 12
    Info (12023): Found entity 1: signExtender File: C:/Users/PC/Desktop/Fundamentals Pipeline/Components/Datapath/SignExtender.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file components/datapath/registerfile.vhd
    Info (12022): Found design unit 1: registerFile-structural File: C:/Users/PC/Desktop/Fundamentals Pipeline/Components/Datapath/registerFile.vhd Line: 18
    Info (12023): Found entity 1: registerFile File: C:/Users/PC/Desktop/Fundamentals Pipeline/Components/Datapath/registerFile.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file components/datapath/alucontrol.vhd
    Info (12022): Found design unit 1: ALUControl-ALUControl_Arch File: C:/Users/PC/Desktop/Fundamentals Pipeline/Components/Datapath/ALUControl.vhd Line: 24
    Info (12023): Found entity 1: ALUControl File: C:/Users/PC/Desktop/Fundamentals Pipeline/Components/Datapath/ALUControl.vhd Line: 16
Info (12021): Found 2 design units, including 1 entities, in source file components/datapath/alu.vhd
    Info (12022): Found design unit 1: ALU-ALU_arch File: C:/Users/PC/Desktop/Fundamentals Pipeline/Components/Datapath/ALU.vhd Line: 28
    Info (12023): Found entity 1: ALU File: C:/Users/PC/Desktop/Fundamentals Pipeline/Components/Datapath/ALU.vhd Line: 18
Info (12021): Found 2 design units, including 1 entities, in source file components/control unit/control.vhd
    Info (12022): Found design unit 1: control-behavioral File: C:/Users/PC/Desktop/Fundamentals Pipeline/Components/Control Unit/control.vhd Line: 20
    Info (12023): Found entity 1: control File: C:/Users/PC/Desktop/Fundamentals Pipeline/Components/Control Unit/control.vhd Line: 5
Warning (12019): Can't analyze file -- file bin2seg7.vhd is missing
Info (12127): Elaborating entity "top_level" for the top level hierarchy
Warning (10540): VHDL Signal Declaration warning at top_level.vhd(27): used explicit default value for signal "ALU_add_by_sig" because signal was never assigned a value File: C:/Users/PC/Desktop/Fundamentals Pipeline/top_level.vhd Line: 27
Warning (10036): Verilog HDL or VHDL warning at top_level.vhd(35): object "MemRead" assigned a value but never read File: C:/Users/PC/Desktop/Fundamentals Pipeline/top_level.vhd Line: 35
Warning (10036): Verilog HDL or VHDL warning at top_level.vhd(38): object "Jump" assigned a value but never read File: C:/Users/PC/Desktop/Fundamentals Pipeline/top_level.vhd Line: 38
Warning (10541): VHDL Signal Declaration warning at top_level.vhd(68): used implicit default value for signal "data_sig" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/PC/Desktop/Fundamentals Pipeline/top_level.vhd Line: 68
Warning (10540): VHDL Signal Declaration warning at top_level.vhd(69): used explicit default value for signal "wren_sig" because signal was never assigned a value File: C:/Users/PC/Desktop/Fundamentals Pipeline/top_level.vhd Line: 69
Info (12128): Elaborating entity "Adder" for hierarchy "Adder:first_add" File: C:/Users/PC/Desktop/Fundamentals Pipeline/top_level.vhd Line: 342
Warning (10541): VHDL Signal Declaration warning at Add4.vhd(15): used implicit default value for signal "zero" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/PC/Desktop/Fundamentals Pipeline/Components/Primitives/Add4.vhd Line: 15
Info (12128): Elaborating entity "Adder" for hierarchy "Adder:second_add" File: C:/Users/PC/Desktop/Fundamentals Pipeline/top_level.vhd Line: 355
Warning (10541): VHDL Signal Declaration warning at Add4.vhd(15): used implicit default value for signal "zero" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/PC/Desktop/Fundamentals Pipeline/Components/Primitives/Add4.vhd Line: 15
Info (12128): Elaborating entity "and2c" for hierarchy "and2c:BranchANDZero" File: C:/Users/PC/Desktop/Fundamentals Pipeline/top_level.vhd Line: 367
Info (12128): Elaborating entity "shift_left_2" for hierarchy "shift_left_2:left2_shifter" File: C:/Users/PC/Desktop/Fundamentals Pipeline/top_level.vhd Line: 374
Info (12128): Elaborating entity "mux_generic32" for hierarchy "mux_generic32:IDEX_MUX_BOTTOM" File: C:/Users/PC/Desktop/Fundamentals Pipeline/top_level.vhd Line: 380
Info (12128): Elaborating entity "mux_generic32" for hierarchy "mux_generic32:MUX2" File: C:/Users/PC/Desktop/Fundamentals Pipeline/top_level.vhd Line: 391
Info (12128): Elaborating entity "signExtender" for hierarchy "signExtender:signExtender_inst" File: C:/Users/PC/Desktop/Fundamentals Pipeline/top_level.vhd Line: 424
Info (12128): Elaborating entity "instructionFD" for hierarchy "instructionFD:instructionFetch_Decode" File: C:/Users/PC/Desktop/Fundamentals Pipeline/top_level.vhd Line: 430
Info (12128): Elaborating entity "instructionDE" for hierarchy "instructionDE:instructionDecode_Excecution" File: C:/Users/PC/Desktop/Fundamentals Pipeline/top_level.vhd Line: 440
Info (12128): Elaborating entity "instructionEM" for hierarchy "instructionEM:instructionExecution_Memory" File: C:/Users/PC/Desktop/Fundamentals Pipeline/top_level.vhd Line: 471
Info (12128): Elaborating entity "instructionMW" for hierarchy "instructionMW:instructionMemory_writeback" File: C:/Users/PC/Desktop/Fundamentals Pipeline/top_level.vhd Line: 494
Info (12128): Elaborating entity "PC" for hierarchy "PC:ProgramCounter" File: C:/Users/PC/Desktop/Fundamentals Pipeline/top_level.vhd Line: 515
Warning (10492): VHDL Process Statement warning at PC.vhd(21): signal "address" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/PC/Desktop/Fundamentals Pipeline/Components/PC Path/PC.vhd Line: 21
Warning (10492): VHDL Process Statement warning at PC.vhd(22): signal "PC_Write" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/PC/Desktop/Fundamentals Pipeline/Components/PC Path/PC.vhd Line: 22
Info (12128): Elaborating entity "InstructionMemory" for hierarchy "InstructionMemory:Instruction_Memory" File: C:/Users/PC/Desktop/Fundamentals Pipeline/top_level.vhd Line: 524
Info (12128): Elaborating entity "altsyncram" for hierarchy "InstructionMemory:Instruction_Memory|altsyncram:altsyncram_component" File: C:/Users/PC/Desktop/Fundamentals Pipeline/Components/Datapath/RAM Blocks/Instruction Memory Files/InstructionMemory.vhd Line: 62
Info (12130): Elaborated megafunction instantiation "InstructionMemory:Instruction_Memory|altsyncram:altsyncram_component" File: C:/Users/PC/Desktop/Fundamentals Pipeline/Components/Datapath/RAM Blocks/Instruction Memory Files/InstructionMemory.vhd Line: 62
Info (12133): Instantiated megafunction "InstructionMemory:Instruction_Memory|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/PC/Desktop/Fundamentals Pipeline/Components/Datapath/RAM Blocks/Instruction Memory Files/InstructionMemory.vhd Line: 62
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "./Components/Datapath/RAM Blocks/Instruction Memory Files/Instruction2MemoryInit.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_kk24.tdf
    Info (12023): Found entity 1: altsyncram_kk24 File: C:/Users/PC/Desktop/Fundamentals Pipeline/db/altsyncram_kk24.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_kk24" for hierarchy "InstructionMemory:Instruction_Memory|altsyncram:altsyncram_component|altsyncram_kk24:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "dataMemoryFile" for hierarchy "dataMemoryFile:dataMemoryFile_inst" File: C:/Users/PC/Desktop/Fundamentals Pipeline/top_level.vhd Line: 533
Info (12128): Elaborating entity "altsyncram" for hierarchy "dataMemoryFile:dataMemoryFile_inst|altsyncram:altsyncram_component" File: C:/Users/PC/Desktop/Fundamentals Pipeline/Components/Datapath/RAM Blocks/Data Memory Files/dataMemoryFile.vhd Line: 62
Info (12130): Elaborated megafunction instantiation "dataMemoryFile:dataMemoryFile_inst|altsyncram:altsyncram_component" File: C:/Users/PC/Desktop/Fundamentals Pipeline/Components/Datapath/RAM Blocks/Data Memory Files/dataMemoryFile.vhd Line: 62
Info (12133): Instantiated megafunction "dataMemoryFile:dataMemoryFile_inst|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/PC/Desktop/Fundamentals Pipeline/Components/Datapath/RAM Blocks/Data Memory Files/dataMemoryFile.vhd Line: 62
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3bp3.tdf
    Info (12023): Found entity 1: altsyncram_3bp3 File: C:/Users/PC/Desktop/Fundamentals Pipeline/db/altsyncram_3bp3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_3bp3" for hierarchy "dataMemoryFile:dataMemoryFile_inst|altsyncram:altsyncram_component|altsyncram_3bp3:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "registerFile" for hierarchy "registerFile:registerFile_inst" File: C:/Users/PC/Desktop/Fundamentals Pipeline/top_level.vhd Line: 543
Info (12128): Elaborating entity "decoder" for hierarchy "registerFile:registerFile_inst|decoder:U1" File: C:/Users/PC/Desktop/Fundamentals Pipeline/Components/Datapath/registerFile.vhd Line: 92
Info (12128): Elaborating entity "register32" for hierarchy "registerFile:registerFile_inst|register32:\GEN_ADDREG:0:REGX" File: C:/Users/PC/Desktop/Fundamentals Pipeline/Components/Datapath/registerFile.vhd Line: 107
Warning (10492): VHDL Process Statement warning at register32.vhd(18): signal "C" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/PC/Desktop/Fundamentals Pipeline/Components/Primitives/register32.vhd Line: 18
Info (12128): Elaborating entity "mux32to1" for hierarchy "registerFile:registerFile_inst|mux32to1:U2" File: C:/Users/PC/Desktop/Fundamentals Pipeline/Components/Datapath/registerFile.vhd Line: 117
Warning (10492): VHDL Process Statement warning at mux32to1.vhd(48): signal "IN1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/PC/Desktop/Fundamentals Pipeline/Components/Primitives/mux32to1.vhd Line: 48
Warning (10492): VHDL Process Statement warning at mux32to1.vhd(50): signal "IN1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/PC/Desktop/Fundamentals Pipeline/Components/Primitives/mux32to1.vhd Line: 50
Warning (10492): VHDL Process Statement warning at mux32to1.vhd(51): signal "IN2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/PC/Desktop/Fundamentals Pipeline/Components/Primitives/mux32to1.vhd Line: 51
Warning (10492): VHDL Process Statement warning at mux32to1.vhd(52): signal "IN3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/PC/Desktop/Fundamentals Pipeline/Components/Primitives/mux32to1.vhd Line: 52
Warning (10492): VHDL Process Statement warning at mux32to1.vhd(53): signal "IN4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/PC/Desktop/Fundamentals Pipeline/Components/Primitives/mux32to1.vhd Line: 53
Warning (10492): VHDL Process Statement warning at mux32to1.vhd(54): signal "IN5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/PC/Desktop/Fundamentals Pipeline/Components/Primitives/mux32to1.vhd Line: 54
Warning (10492): VHDL Process Statement warning at mux32to1.vhd(55): signal "IN6" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/PC/Desktop/Fundamentals Pipeline/Components/Primitives/mux32to1.vhd Line: 55
Warning (10492): VHDL Process Statement warning at mux32to1.vhd(56): signal "IN7" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/PC/Desktop/Fundamentals Pipeline/Components/Primitives/mux32to1.vhd Line: 56
Warning (10492): VHDL Process Statement warning at mux32to1.vhd(57): signal "IN8" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/PC/Desktop/Fundamentals Pipeline/Components/Primitives/mux32to1.vhd Line: 57
Warning (10492): VHDL Process Statement warning at mux32to1.vhd(58): signal "IN9" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/PC/Desktop/Fundamentals Pipeline/Components/Primitives/mux32to1.vhd Line: 58
Warning (10492): VHDL Process Statement warning at mux32to1.vhd(59): signal "IN10" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/PC/Desktop/Fundamentals Pipeline/Components/Primitives/mux32to1.vhd Line: 59
Warning (10492): VHDL Process Statement warning at mux32to1.vhd(60): signal "IN11" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/PC/Desktop/Fundamentals Pipeline/Components/Primitives/mux32to1.vhd Line: 60
Warning (10492): VHDL Process Statement warning at mux32to1.vhd(61): signal "IN12" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/PC/Desktop/Fundamentals Pipeline/Components/Primitives/mux32to1.vhd Line: 61
Warning (10492): VHDL Process Statement warning at mux32to1.vhd(62): signal "IN13" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/PC/Desktop/Fundamentals Pipeline/Components/Primitives/mux32to1.vhd Line: 62
Warning (10492): VHDL Process Statement warning at mux32to1.vhd(63): signal "IN14" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/PC/Desktop/Fundamentals Pipeline/Components/Primitives/mux32to1.vhd Line: 63
Warning (10492): VHDL Process Statement warning at mux32to1.vhd(64): signal "IN15" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/PC/Desktop/Fundamentals Pipeline/Components/Primitives/mux32to1.vhd Line: 64
Warning (10492): VHDL Process Statement warning at mux32to1.vhd(65): signal "IN16" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/PC/Desktop/Fundamentals Pipeline/Components/Primitives/mux32to1.vhd Line: 65
Warning (10492): VHDL Process Statement warning at mux32to1.vhd(66): signal "IN17" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/PC/Desktop/Fundamentals Pipeline/Components/Primitives/mux32to1.vhd Line: 66
Warning (10492): VHDL Process Statement warning at mux32to1.vhd(67): signal "IN18" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/PC/Desktop/Fundamentals Pipeline/Components/Primitives/mux32to1.vhd Line: 67
Warning (10492): VHDL Process Statement warning at mux32to1.vhd(68): signal "IN19" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/PC/Desktop/Fundamentals Pipeline/Components/Primitives/mux32to1.vhd Line: 68
Warning (10492): VHDL Process Statement warning at mux32to1.vhd(69): signal "IN20" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/PC/Desktop/Fundamentals Pipeline/Components/Primitives/mux32to1.vhd Line: 69
Warning (10492): VHDL Process Statement warning at mux32to1.vhd(70): signal "IN21" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/PC/Desktop/Fundamentals Pipeline/Components/Primitives/mux32to1.vhd Line: 70
Warning (10492): VHDL Process Statement warning at mux32to1.vhd(71): signal "IN22" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/PC/Desktop/Fundamentals Pipeline/Components/Primitives/mux32to1.vhd Line: 71
Warning (10492): VHDL Process Statement warning at mux32to1.vhd(72): signal "IN23" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/PC/Desktop/Fundamentals Pipeline/Components/Primitives/mux32to1.vhd Line: 72
Warning (10492): VHDL Process Statement warning at mux32to1.vhd(73): signal "IN24" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/PC/Desktop/Fundamentals Pipeline/Components/Primitives/mux32to1.vhd Line: 73
Warning (10492): VHDL Process Statement warning at mux32to1.vhd(74): signal "IN25" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/PC/Desktop/Fundamentals Pipeline/Components/Primitives/mux32to1.vhd Line: 74
Warning (10492): VHDL Process Statement warning at mux32to1.vhd(75): signal "IN26" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/PC/Desktop/Fundamentals Pipeline/Components/Primitives/mux32to1.vhd Line: 75
Warning (10492): VHDL Process Statement warning at mux32to1.vhd(76): signal "IN27" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/PC/Desktop/Fundamentals Pipeline/Components/Primitives/mux32to1.vhd Line: 76
Warning (10492): VHDL Process Statement warning at mux32to1.vhd(77): signal "IN28" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/PC/Desktop/Fundamentals Pipeline/Components/Primitives/mux32to1.vhd Line: 77
Warning (10492): VHDL Process Statement warning at mux32to1.vhd(78): signal "IN29" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/PC/Desktop/Fundamentals Pipeline/Components/Primitives/mux32to1.vhd Line: 78
Warning (10492): VHDL Process Statement warning at mux32to1.vhd(79): signal "IN30" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/PC/Desktop/Fundamentals Pipeline/Components/Primitives/mux32to1.vhd Line: 79
Warning (10492): VHDL Process Statement warning at mux32to1.vhd(80): signal "IN31" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/PC/Desktop/Fundamentals Pipeline/Components/Primitives/mux32to1.vhd Line: 80
Warning (10492): VHDL Process Statement warning at mux32to1.vhd(81): signal "IN32" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/PC/Desktop/Fundamentals Pipeline/Components/Primitives/mux32to1.vhd Line: 81
Warning (10492): VHDL Process Statement warning at mux32to1.vhd(82): signal "IN1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/PC/Desktop/Fundamentals Pipeline/Components/Primitives/mux32to1.vhd Line: 82
Info (12128): Elaborating entity "ALU" for hierarchy "ALU:ALU_inst" File: C:/Users/PC/Desktop/Fundamentals Pipeline/top_level.vhd Line: 555
Info (12128): Elaborating entity "ALUControl" for hierarchy "ALUControl:ALUControl_inst" File: C:/Users/PC/Desktop/Fundamentals Pipeline/top_level.vhd Line: 564
Info (12128): Elaborating entity "control" for hierarchy "control:control_inst" File: C:/Users/PC/Desktop/Fundamentals Pipeline/top_level.vhd Line: 571
Info (12128): Elaborating entity "bin2seg7" for hierarchy "bin2seg7:SEG5" File: C:/Users/PC/Desktop/Fundamentals Pipeline/top_level.vhd Line: 594
Warning (10631): VHDL Process Statement warning at bin2seg7.vhd(31): inferring latch(es) for signal or variable "segs", which holds its previous value in one or more paths through the process File: C:/Users/PC/Desktop/Fundamentals Pipeline/Components/Primitives/bin2seg7.vhd Line: 31
Warning (10631): VHDL Process Statement warning at bin2seg7.vhd(31): inferring latch(es) for signal or variable "segPoint", which holds its previous value in one or more paths through the process File: C:/Users/PC/Desktop/Fundamentals Pipeline/Components/Primitives/bin2seg7.vhd Line: 31
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LED[0]" is stuck at GND File: C:/Users/PC/Desktop/Fundamentals Pipeline/top_level.vhd Line: 18
    Warning (13410): Pin "LED[1]" is stuck at GND File: C:/Users/PC/Desktop/Fundamentals Pipeline/top_level.vhd Line: 18
Info (286030): Timing-Driven Synthesis is running
Info (17049): 66 registers lost all their fanouts during netlist optimizations.
Warning (20013): Ignored 24 assignments for entity "DE10_LITE_Golden_Top" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity DE10_LITE_Golden_Top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE10_LITE_Golden_Top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE10_LITE_Golden_Top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE10_LITE_Golden_Top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE10_LITE_Golden_Top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE10_LITE_Golden_Top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE10_LITE_Golden_Top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE10_LITE_Golden_Top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE10_LITE_Golden_Top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE10_LITE_Golden_Top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE10_LITE_Golden_Top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE10_LITE_Golden_Top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE10_LITE_Golden_Top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE10_LITE_Golden_Top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE10_LITE_Golden_Top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE10_LITE_Golden_Top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE10_LITE_Golden_Top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE10_LITE_Golden_Top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE10_LITE_Golden_Top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE10_LITE_Golden_Top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE10_LITE_Golden_Top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE10_LITE_Golden_Top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE10_LITE_Golden_Top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE10_LITE_Golden_Top -section_id Top was ignored
Warning (20013): Ignored 24 assignments for entity "hw10p1" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity hw10p1 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity hw10p1 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity hw10p1 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity hw10p1 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity hw10p1 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity hw10p1 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity hw10p1 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity hw10p1 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity hw10p1 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity hw10p1 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity hw10p1 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity hw10p1 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity hw10p1 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity hw10p1 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity hw10p1 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity hw10p1 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity hw10p1 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity hw10p1 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity hw10p1 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity hw10p1 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity hw10p1 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity hw10p1 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity hw10p1 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity hw10p1 -section_id Top was ignored
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 3167 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 1 input pins
    Info (21059): Implemented 76 output pins
    Info (21061): Implemented 3026 logic cells
    Info (21064): Implemented 64 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 101 warnings
    Info: Peak virtual memory: 4819 megabytes
    Info: Processing ended: Fri Apr 22 09:39:39 2022
    Info: Elapsed time: 00:00:21
    Info: Total CPU time (on all processors): 00:00:39


