
ADC_read.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d654  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002e0  0800d768  0800d768  0001d768  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800da48  0800da48  000201f8  2**0
                  CONTENTS
  4 .ARM          00000000  0800da48  0800da48  000201f8  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800da48  0800da48  000201f8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800da48  0800da48  0001da48  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800da4c  0800da4c  0001da4c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001f8  20000000  0800da50  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001368  200001f8  0800dc48  000201f8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001560  0800dc48  00021560  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201f8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00015b57  00000000  00000000  00020221  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000037a4  00000000  00000000  00035d78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001360  00000000  00000000  00039520  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000011a8  00000000  00000000  0003a880  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001bf7b  00000000  00000000  0003ba28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00018357  00000000  00000000  000579a3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000947ce  00000000  00000000  0006fcfa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  001044c8  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000059c0  00000000  00000000  00104518  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001f8 	.word	0x200001f8
 800012c:	00000000 	.word	0x00000000
 8000130:	0800d74c 	.word	0x0800d74c

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001fc 	.word	0x200001fc
 800014c:	0800d74c 	.word	0x0800d74c

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2f>:
 8000a88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a8c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a90:	bf24      	itt	cs
 8000a92:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000a96:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000a9a:	d90d      	bls.n	8000ab8 <__aeabi_d2f+0x30>
 8000a9c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000aa0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000aa4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000aa8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000aac:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ab0:	bf08      	it	eq
 8000ab2:	f020 0001 	biceq.w	r0, r0, #1
 8000ab6:	4770      	bx	lr
 8000ab8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000abc:	d121      	bne.n	8000b02 <__aeabi_d2f+0x7a>
 8000abe:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000ac2:	bfbc      	itt	lt
 8000ac4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000ac8:	4770      	bxlt	lr
 8000aca:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000ace:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ad2:	f1c2 0218 	rsb	r2, r2, #24
 8000ad6:	f1c2 0c20 	rsb	ip, r2, #32
 8000ada:	fa10 f30c 	lsls.w	r3, r0, ip
 8000ade:	fa20 f002 	lsr.w	r0, r0, r2
 8000ae2:	bf18      	it	ne
 8000ae4:	f040 0001 	orrne.w	r0, r0, #1
 8000ae8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aec:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000af0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000af4:	ea40 000c 	orr.w	r0, r0, ip
 8000af8:	fa23 f302 	lsr.w	r3, r3, r2
 8000afc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b00:	e7cc      	b.n	8000a9c <__aeabi_d2f+0x14>
 8000b02:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b06:	d107      	bne.n	8000b18 <__aeabi_d2f+0x90>
 8000b08:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b0c:	bf1e      	ittt	ne
 8000b0e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b12:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b16:	4770      	bxne	lr
 8000b18:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b1c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b20:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b24:	4770      	bx	lr
 8000b26:	bf00      	nop

08000b28 <__aeabi_frsub>:
 8000b28:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000b2c:	e002      	b.n	8000b34 <__addsf3>
 8000b2e:	bf00      	nop

08000b30 <__aeabi_fsub>:
 8000b30:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000b34 <__addsf3>:
 8000b34:	0042      	lsls	r2, r0, #1
 8000b36:	bf1f      	itttt	ne
 8000b38:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b3c:	ea92 0f03 	teqne	r2, r3
 8000b40:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b44:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b48:	d06a      	beq.n	8000c20 <__addsf3+0xec>
 8000b4a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b4e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b52:	bfc1      	itttt	gt
 8000b54:	18d2      	addgt	r2, r2, r3
 8000b56:	4041      	eorgt	r1, r0
 8000b58:	4048      	eorgt	r0, r1
 8000b5a:	4041      	eorgt	r1, r0
 8000b5c:	bfb8      	it	lt
 8000b5e:	425b      	neglt	r3, r3
 8000b60:	2b19      	cmp	r3, #25
 8000b62:	bf88      	it	hi
 8000b64:	4770      	bxhi	lr
 8000b66:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000b6a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b6e:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000b72:	bf18      	it	ne
 8000b74:	4240      	negne	r0, r0
 8000b76:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7a:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000b7e:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000b82:	bf18      	it	ne
 8000b84:	4249      	negne	r1, r1
 8000b86:	ea92 0f03 	teq	r2, r3
 8000b8a:	d03f      	beq.n	8000c0c <__addsf3+0xd8>
 8000b8c:	f1a2 0201 	sub.w	r2, r2, #1
 8000b90:	fa41 fc03 	asr.w	ip, r1, r3
 8000b94:	eb10 000c 	adds.w	r0, r0, ip
 8000b98:	f1c3 0320 	rsb	r3, r3, #32
 8000b9c:	fa01 f103 	lsl.w	r1, r1, r3
 8000ba0:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000ba4:	d502      	bpl.n	8000bac <__addsf3+0x78>
 8000ba6:	4249      	negs	r1, r1
 8000ba8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bac:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000bb0:	d313      	bcc.n	8000bda <__addsf3+0xa6>
 8000bb2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000bb6:	d306      	bcc.n	8000bc6 <__addsf3+0x92>
 8000bb8:	0840      	lsrs	r0, r0, #1
 8000bba:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bbe:	f102 0201 	add.w	r2, r2, #1
 8000bc2:	2afe      	cmp	r2, #254	; 0xfe
 8000bc4:	d251      	bcs.n	8000c6a <__addsf3+0x136>
 8000bc6:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000bca:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000bce:	bf08      	it	eq
 8000bd0:	f020 0001 	biceq.w	r0, r0, #1
 8000bd4:	ea40 0003 	orr.w	r0, r0, r3
 8000bd8:	4770      	bx	lr
 8000bda:	0049      	lsls	r1, r1, #1
 8000bdc:	eb40 0000 	adc.w	r0, r0, r0
 8000be0:	3a01      	subs	r2, #1
 8000be2:	bf28      	it	cs
 8000be4:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000be8:	d2ed      	bcs.n	8000bc6 <__addsf3+0x92>
 8000bea:	fab0 fc80 	clz	ip, r0
 8000bee:	f1ac 0c08 	sub.w	ip, ip, #8
 8000bf2:	ebb2 020c 	subs.w	r2, r2, ip
 8000bf6:	fa00 f00c 	lsl.w	r0, r0, ip
 8000bfa:	bfaa      	itet	ge
 8000bfc:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c00:	4252      	neglt	r2, r2
 8000c02:	4318      	orrge	r0, r3
 8000c04:	bfbc      	itt	lt
 8000c06:	40d0      	lsrlt	r0, r2
 8000c08:	4318      	orrlt	r0, r3
 8000c0a:	4770      	bx	lr
 8000c0c:	f092 0f00 	teq	r2, #0
 8000c10:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c14:	bf06      	itte	eq
 8000c16:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c1a:	3201      	addeq	r2, #1
 8000c1c:	3b01      	subne	r3, #1
 8000c1e:	e7b5      	b.n	8000b8c <__addsf3+0x58>
 8000c20:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c24:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c28:	bf18      	it	ne
 8000c2a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c2e:	d021      	beq.n	8000c74 <__addsf3+0x140>
 8000c30:	ea92 0f03 	teq	r2, r3
 8000c34:	d004      	beq.n	8000c40 <__addsf3+0x10c>
 8000c36:	f092 0f00 	teq	r2, #0
 8000c3a:	bf08      	it	eq
 8000c3c:	4608      	moveq	r0, r1
 8000c3e:	4770      	bx	lr
 8000c40:	ea90 0f01 	teq	r0, r1
 8000c44:	bf1c      	itt	ne
 8000c46:	2000      	movne	r0, #0
 8000c48:	4770      	bxne	lr
 8000c4a:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000c4e:	d104      	bne.n	8000c5a <__addsf3+0x126>
 8000c50:	0040      	lsls	r0, r0, #1
 8000c52:	bf28      	it	cs
 8000c54:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000c58:	4770      	bx	lr
 8000c5a:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000c5e:	bf3c      	itt	cc
 8000c60:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000c64:	4770      	bxcc	lr
 8000c66:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000c6a:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000c6e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c72:	4770      	bx	lr
 8000c74:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c78:	bf16      	itet	ne
 8000c7a:	4608      	movne	r0, r1
 8000c7c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c80:	4601      	movne	r1, r0
 8000c82:	0242      	lsls	r2, r0, #9
 8000c84:	bf06      	itte	eq
 8000c86:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c8a:	ea90 0f01 	teqeq	r0, r1
 8000c8e:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000c92:	4770      	bx	lr

08000c94 <__aeabi_ui2f>:
 8000c94:	f04f 0300 	mov.w	r3, #0
 8000c98:	e004      	b.n	8000ca4 <__aeabi_i2f+0x8>
 8000c9a:	bf00      	nop

08000c9c <__aeabi_i2f>:
 8000c9c:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000ca0:	bf48      	it	mi
 8000ca2:	4240      	negmi	r0, r0
 8000ca4:	ea5f 0c00 	movs.w	ip, r0
 8000ca8:	bf08      	it	eq
 8000caa:	4770      	bxeq	lr
 8000cac:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000cb0:	4601      	mov	r1, r0
 8000cb2:	f04f 0000 	mov.w	r0, #0
 8000cb6:	e01c      	b.n	8000cf2 <__aeabi_l2f+0x2a>

08000cb8 <__aeabi_ul2f>:
 8000cb8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cbc:	bf08      	it	eq
 8000cbe:	4770      	bxeq	lr
 8000cc0:	f04f 0300 	mov.w	r3, #0
 8000cc4:	e00a      	b.n	8000cdc <__aeabi_l2f+0x14>
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_l2f>:
 8000cc8:	ea50 0201 	orrs.w	r2, r0, r1
 8000ccc:	bf08      	it	eq
 8000cce:	4770      	bxeq	lr
 8000cd0:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000cd4:	d502      	bpl.n	8000cdc <__aeabi_l2f+0x14>
 8000cd6:	4240      	negs	r0, r0
 8000cd8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cdc:	ea5f 0c01 	movs.w	ip, r1
 8000ce0:	bf02      	ittt	eq
 8000ce2:	4684      	moveq	ip, r0
 8000ce4:	4601      	moveq	r1, r0
 8000ce6:	2000      	moveq	r0, #0
 8000ce8:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000cec:	bf08      	it	eq
 8000cee:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000cf2:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000cf6:	fabc f28c 	clz	r2, ip
 8000cfa:	3a08      	subs	r2, #8
 8000cfc:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d00:	db10      	blt.n	8000d24 <__aeabi_l2f+0x5c>
 8000d02:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d06:	4463      	add	r3, ip
 8000d08:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d0c:	f1c2 0220 	rsb	r2, r2, #32
 8000d10:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d14:	fa20 f202 	lsr.w	r2, r0, r2
 8000d18:	eb43 0002 	adc.w	r0, r3, r2
 8000d1c:	bf08      	it	eq
 8000d1e:	f020 0001 	biceq.w	r0, r0, #1
 8000d22:	4770      	bx	lr
 8000d24:	f102 0220 	add.w	r2, r2, #32
 8000d28:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d2c:	f1c2 0220 	rsb	r2, r2, #32
 8000d30:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d34:	fa21 f202 	lsr.w	r2, r1, r2
 8000d38:	eb43 0002 	adc.w	r0, r3, r2
 8000d3c:	bf08      	it	eq
 8000d3e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d42:	4770      	bx	lr

08000d44 <__aeabi_fmul>:
 8000d44:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000d48:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d4c:	bf1e      	ittt	ne
 8000d4e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d52:	ea92 0f0c 	teqne	r2, ip
 8000d56:	ea93 0f0c 	teqne	r3, ip
 8000d5a:	d06f      	beq.n	8000e3c <__aeabi_fmul+0xf8>
 8000d5c:	441a      	add	r2, r3
 8000d5e:	ea80 0c01 	eor.w	ip, r0, r1
 8000d62:	0240      	lsls	r0, r0, #9
 8000d64:	bf18      	it	ne
 8000d66:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000d6a:	d01e      	beq.n	8000daa <__aeabi_fmul+0x66>
 8000d6c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000d70:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000d74:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000d78:	fba0 3101 	umull	r3, r1, r0, r1
 8000d7c:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000d80:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000d84:	bf3e      	ittt	cc
 8000d86:	0049      	lslcc	r1, r1, #1
 8000d88:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000d8c:	005b      	lslcc	r3, r3, #1
 8000d8e:	ea40 0001 	orr.w	r0, r0, r1
 8000d92:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000d96:	2afd      	cmp	r2, #253	; 0xfd
 8000d98:	d81d      	bhi.n	8000dd6 <__aeabi_fmul+0x92>
 8000d9a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000d9e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000da2:	bf08      	it	eq
 8000da4:	f020 0001 	biceq.w	r0, r0, #1
 8000da8:	4770      	bx	lr
 8000daa:	f090 0f00 	teq	r0, #0
 8000dae:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000db2:	bf08      	it	eq
 8000db4:	0249      	lsleq	r1, r1, #9
 8000db6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dba:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000dbe:	3a7f      	subs	r2, #127	; 0x7f
 8000dc0:	bfc2      	ittt	gt
 8000dc2:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000dc6:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000dca:	4770      	bxgt	lr
 8000dcc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000dd0:	f04f 0300 	mov.w	r3, #0
 8000dd4:	3a01      	subs	r2, #1
 8000dd6:	dc5d      	bgt.n	8000e94 <__aeabi_fmul+0x150>
 8000dd8:	f112 0f19 	cmn.w	r2, #25
 8000ddc:	bfdc      	itt	le
 8000dde:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000de2:	4770      	bxle	lr
 8000de4:	f1c2 0200 	rsb	r2, r2, #0
 8000de8:	0041      	lsls	r1, r0, #1
 8000dea:	fa21 f102 	lsr.w	r1, r1, r2
 8000dee:	f1c2 0220 	rsb	r2, r2, #32
 8000df2:	fa00 fc02 	lsl.w	ip, r0, r2
 8000df6:	ea5f 0031 	movs.w	r0, r1, rrx
 8000dfa:	f140 0000 	adc.w	r0, r0, #0
 8000dfe:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e02:	bf08      	it	eq
 8000e04:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e08:	4770      	bx	lr
 8000e0a:	f092 0f00 	teq	r2, #0
 8000e0e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000e12:	bf02      	ittt	eq
 8000e14:	0040      	lsleq	r0, r0, #1
 8000e16:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000e1a:	3a01      	subeq	r2, #1
 8000e1c:	d0f9      	beq.n	8000e12 <__aeabi_fmul+0xce>
 8000e1e:	ea40 000c 	orr.w	r0, r0, ip
 8000e22:	f093 0f00 	teq	r3, #0
 8000e26:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000e2a:	bf02      	ittt	eq
 8000e2c:	0049      	lsleq	r1, r1, #1
 8000e2e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000e32:	3b01      	subeq	r3, #1
 8000e34:	d0f9      	beq.n	8000e2a <__aeabi_fmul+0xe6>
 8000e36:	ea41 010c 	orr.w	r1, r1, ip
 8000e3a:	e78f      	b.n	8000d5c <__aeabi_fmul+0x18>
 8000e3c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e40:	ea92 0f0c 	teq	r2, ip
 8000e44:	bf18      	it	ne
 8000e46:	ea93 0f0c 	teqne	r3, ip
 8000e4a:	d00a      	beq.n	8000e62 <__aeabi_fmul+0x11e>
 8000e4c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000e50:	bf18      	it	ne
 8000e52:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000e56:	d1d8      	bne.n	8000e0a <__aeabi_fmul+0xc6>
 8000e58:	ea80 0001 	eor.w	r0, r0, r1
 8000e5c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e60:	4770      	bx	lr
 8000e62:	f090 0f00 	teq	r0, #0
 8000e66:	bf17      	itett	ne
 8000e68:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000e6c:	4608      	moveq	r0, r1
 8000e6e:	f091 0f00 	teqne	r1, #0
 8000e72:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000e76:	d014      	beq.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e78:	ea92 0f0c 	teq	r2, ip
 8000e7c:	d101      	bne.n	8000e82 <__aeabi_fmul+0x13e>
 8000e7e:	0242      	lsls	r2, r0, #9
 8000e80:	d10f      	bne.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e82:	ea93 0f0c 	teq	r3, ip
 8000e86:	d103      	bne.n	8000e90 <__aeabi_fmul+0x14c>
 8000e88:	024b      	lsls	r3, r1, #9
 8000e8a:	bf18      	it	ne
 8000e8c:	4608      	movne	r0, r1
 8000e8e:	d108      	bne.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e90:	ea80 0001 	eor.w	r0, r0, r1
 8000e94:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e98:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e9c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ea0:	4770      	bx	lr
 8000ea2:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ea6:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000eaa:	4770      	bx	lr

08000eac <__aeabi_fdiv>:
 8000eac:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000eb0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000eb4:	bf1e      	ittt	ne
 8000eb6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000eba:	ea92 0f0c 	teqne	r2, ip
 8000ebe:	ea93 0f0c 	teqne	r3, ip
 8000ec2:	d069      	beq.n	8000f98 <__aeabi_fdiv+0xec>
 8000ec4:	eba2 0203 	sub.w	r2, r2, r3
 8000ec8:	ea80 0c01 	eor.w	ip, r0, r1
 8000ecc:	0249      	lsls	r1, r1, #9
 8000ece:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000ed2:	d037      	beq.n	8000f44 <__aeabi_fdiv+0x98>
 8000ed4:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000ed8:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000edc:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000ee0:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000ee4:	428b      	cmp	r3, r1
 8000ee6:	bf38      	it	cc
 8000ee8:	005b      	lslcc	r3, r3, #1
 8000eea:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000eee:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000ef2:	428b      	cmp	r3, r1
 8000ef4:	bf24      	itt	cs
 8000ef6:	1a5b      	subcs	r3, r3, r1
 8000ef8:	ea40 000c 	orrcs.w	r0, r0, ip
 8000efc:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f00:	bf24      	itt	cs
 8000f02:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f06:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f0a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f0e:	bf24      	itt	cs
 8000f10:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f14:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f18:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f1c:	bf24      	itt	cs
 8000f1e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f22:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f26:	011b      	lsls	r3, r3, #4
 8000f28:	bf18      	it	ne
 8000f2a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f2e:	d1e0      	bne.n	8000ef2 <__aeabi_fdiv+0x46>
 8000f30:	2afd      	cmp	r2, #253	; 0xfd
 8000f32:	f63f af50 	bhi.w	8000dd6 <__aeabi_fmul+0x92>
 8000f36:	428b      	cmp	r3, r1
 8000f38:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f3c:	bf08      	it	eq
 8000f3e:	f020 0001 	biceq.w	r0, r0, #1
 8000f42:	4770      	bx	lr
 8000f44:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000f48:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f4c:	327f      	adds	r2, #127	; 0x7f
 8000f4e:	bfc2      	ittt	gt
 8000f50:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000f54:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f58:	4770      	bxgt	lr
 8000f5a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000f5e:	f04f 0300 	mov.w	r3, #0
 8000f62:	3a01      	subs	r2, #1
 8000f64:	e737      	b.n	8000dd6 <__aeabi_fmul+0x92>
 8000f66:	f092 0f00 	teq	r2, #0
 8000f6a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000f6e:	bf02      	ittt	eq
 8000f70:	0040      	lsleq	r0, r0, #1
 8000f72:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000f76:	3a01      	subeq	r2, #1
 8000f78:	d0f9      	beq.n	8000f6e <__aeabi_fdiv+0xc2>
 8000f7a:	ea40 000c 	orr.w	r0, r0, ip
 8000f7e:	f093 0f00 	teq	r3, #0
 8000f82:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000f86:	bf02      	ittt	eq
 8000f88:	0049      	lsleq	r1, r1, #1
 8000f8a:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000f8e:	3b01      	subeq	r3, #1
 8000f90:	d0f9      	beq.n	8000f86 <__aeabi_fdiv+0xda>
 8000f92:	ea41 010c 	orr.w	r1, r1, ip
 8000f96:	e795      	b.n	8000ec4 <__aeabi_fdiv+0x18>
 8000f98:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f9c:	ea92 0f0c 	teq	r2, ip
 8000fa0:	d108      	bne.n	8000fb4 <__aeabi_fdiv+0x108>
 8000fa2:	0242      	lsls	r2, r0, #9
 8000fa4:	f47f af7d 	bne.w	8000ea2 <__aeabi_fmul+0x15e>
 8000fa8:	ea93 0f0c 	teq	r3, ip
 8000fac:	f47f af70 	bne.w	8000e90 <__aeabi_fmul+0x14c>
 8000fb0:	4608      	mov	r0, r1
 8000fb2:	e776      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fb4:	ea93 0f0c 	teq	r3, ip
 8000fb8:	d104      	bne.n	8000fc4 <__aeabi_fdiv+0x118>
 8000fba:	024b      	lsls	r3, r1, #9
 8000fbc:	f43f af4c 	beq.w	8000e58 <__aeabi_fmul+0x114>
 8000fc0:	4608      	mov	r0, r1
 8000fc2:	e76e      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fc4:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000fc8:	bf18      	it	ne
 8000fca:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000fce:	d1ca      	bne.n	8000f66 <__aeabi_fdiv+0xba>
 8000fd0:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000fd4:	f47f af5c 	bne.w	8000e90 <__aeabi_fmul+0x14c>
 8000fd8:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000fdc:	f47f af3c 	bne.w	8000e58 <__aeabi_fmul+0x114>
 8000fe0:	e75f      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fe2:	bf00      	nop

08000fe4 <__gesf2>:
 8000fe4:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000fe8:	e006      	b.n	8000ff8 <__cmpsf2+0x4>
 8000fea:	bf00      	nop

08000fec <__lesf2>:
 8000fec:	f04f 0c01 	mov.w	ip, #1
 8000ff0:	e002      	b.n	8000ff8 <__cmpsf2+0x4>
 8000ff2:	bf00      	nop

08000ff4 <__cmpsf2>:
 8000ff4:	f04f 0c01 	mov.w	ip, #1
 8000ff8:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000ffc:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001000:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8001004:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001008:	bf18      	it	ne
 800100a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800100e:	d011      	beq.n	8001034 <__cmpsf2+0x40>
 8001010:	b001      	add	sp, #4
 8001012:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8001016:	bf18      	it	ne
 8001018:	ea90 0f01 	teqne	r0, r1
 800101c:	bf58      	it	pl
 800101e:	ebb2 0003 	subspl.w	r0, r2, r3
 8001022:	bf88      	it	hi
 8001024:	17c8      	asrhi	r0, r1, #31
 8001026:	bf38      	it	cc
 8001028:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 800102c:	bf18      	it	ne
 800102e:	f040 0001 	orrne.w	r0, r0, #1
 8001032:	4770      	bx	lr
 8001034:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001038:	d102      	bne.n	8001040 <__cmpsf2+0x4c>
 800103a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 800103e:	d105      	bne.n	800104c <__cmpsf2+0x58>
 8001040:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001044:	d1e4      	bne.n	8001010 <__cmpsf2+0x1c>
 8001046:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800104a:	d0e1      	beq.n	8001010 <__cmpsf2+0x1c>
 800104c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001050:	4770      	bx	lr
 8001052:	bf00      	nop

08001054 <__aeabi_cfrcmple>:
 8001054:	4684      	mov	ip, r0
 8001056:	4608      	mov	r0, r1
 8001058:	4661      	mov	r1, ip
 800105a:	e7ff      	b.n	800105c <__aeabi_cfcmpeq>

0800105c <__aeabi_cfcmpeq>:
 800105c:	b50f      	push	{r0, r1, r2, r3, lr}
 800105e:	f7ff ffc9 	bl	8000ff4 <__cmpsf2>
 8001062:	2800      	cmp	r0, #0
 8001064:	bf48      	it	mi
 8001066:	f110 0f00 	cmnmi.w	r0, #0
 800106a:	bd0f      	pop	{r0, r1, r2, r3, pc}

0800106c <__aeabi_fcmpeq>:
 800106c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001070:	f7ff fff4 	bl	800105c <__aeabi_cfcmpeq>
 8001074:	bf0c      	ite	eq
 8001076:	2001      	moveq	r0, #1
 8001078:	2000      	movne	r0, #0
 800107a:	f85d fb08 	ldr.w	pc, [sp], #8
 800107e:	bf00      	nop

08001080 <__aeabi_fcmplt>:
 8001080:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001084:	f7ff ffea 	bl	800105c <__aeabi_cfcmpeq>
 8001088:	bf34      	ite	cc
 800108a:	2001      	movcc	r0, #1
 800108c:	2000      	movcs	r0, #0
 800108e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001092:	bf00      	nop

08001094 <__aeabi_fcmple>:
 8001094:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001098:	f7ff ffe0 	bl	800105c <__aeabi_cfcmpeq>
 800109c:	bf94      	ite	ls
 800109e:	2001      	movls	r0, #1
 80010a0:	2000      	movhi	r0, #0
 80010a2:	f85d fb08 	ldr.w	pc, [sp], #8
 80010a6:	bf00      	nop

080010a8 <__aeabi_fcmpge>:
 80010a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010ac:	f7ff ffd2 	bl	8001054 <__aeabi_cfrcmple>
 80010b0:	bf94      	ite	ls
 80010b2:	2001      	movls	r0, #1
 80010b4:	2000      	movhi	r0, #0
 80010b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80010ba:	bf00      	nop

080010bc <__aeabi_fcmpgt>:
 80010bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010c0:	f7ff ffc8 	bl	8001054 <__aeabi_cfrcmple>
 80010c4:	bf34      	ite	cc
 80010c6:	2001      	movcc	r0, #1
 80010c8:	2000      	movcs	r0, #0
 80010ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80010ce:	bf00      	nop

080010d0 <__aeabi_f2uiz>:
 80010d0:	0042      	lsls	r2, r0, #1
 80010d2:	d20e      	bcs.n	80010f2 <__aeabi_f2uiz+0x22>
 80010d4:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 80010d8:	d30b      	bcc.n	80010f2 <__aeabi_f2uiz+0x22>
 80010da:	f04f 039e 	mov.w	r3, #158	; 0x9e
 80010de:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 80010e2:	d409      	bmi.n	80010f8 <__aeabi_f2uiz+0x28>
 80010e4:	ea4f 2300 	mov.w	r3, r0, lsl #8
 80010e8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80010ec:	fa23 f002 	lsr.w	r0, r3, r2
 80010f0:	4770      	bx	lr
 80010f2:	f04f 0000 	mov.w	r0, #0
 80010f6:	4770      	bx	lr
 80010f8:	f112 0f61 	cmn.w	r2, #97	; 0x61
 80010fc:	d101      	bne.n	8001102 <__aeabi_f2uiz+0x32>
 80010fe:	0242      	lsls	r2, r0, #9
 8001100:	d102      	bne.n	8001108 <__aeabi_f2uiz+0x38>
 8001102:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001106:	4770      	bx	lr
 8001108:	f04f 0000 	mov.w	r0, #0
 800110c:	4770      	bx	lr
 800110e:	bf00      	nop

08001110 <spiCalcEvenParity>:
 *  Created on: Jun 8, 2023
 *      Author: hht
 */

#include "as5048a.h"
uint8_t spiCalcEvenParity(uint16_t value){
 8001110:	b480      	push	{r7}
 8001112:	b085      	sub	sp, #20
 8001114:	af00      	add	r7, sp, #0
 8001116:	4603      	mov	r3, r0
 8001118:	80fb      	strh	r3, [r7, #6]
	uint8_t cnt = 0;
 800111a:	2300      	movs	r3, #0
 800111c:	73fb      	strb	r3, [r7, #15]
	uint8_t i;

	for (i = 0; i < 16; i++)
 800111e:	2300      	movs	r3, #0
 8001120:	73bb      	strb	r3, [r7, #14]
 8001122:	e00d      	b.n	8001140 <spiCalcEvenParity+0x30>
	{
		if (value & 0x1)
 8001124:	88fb      	ldrh	r3, [r7, #6]
 8001126:	f003 0301 	and.w	r3, r3, #1
 800112a:	2b00      	cmp	r3, #0
 800112c:	d002      	beq.n	8001134 <spiCalcEvenParity+0x24>
		{
			cnt++;
 800112e:	7bfb      	ldrb	r3, [r7, #15]
 8001130:	3301      	adds	r3, #1
 8001132:	73fb      	strb	r3, [r7, #15]
		}
		value >>= 1;
 8001134:	88fb      	ldrh	r3, [r7, #6]
 8001136:	085b      	lsrs	r3, r3, #1
 8001138:	80fb      	strh	r3, [r7, #6]
	for (i = 0; i < 16; i++)
 800113a:	7bbb      	ldrb	r3, [r7, #14]
 800113c:	3301      	adds	r3, #1
 800113e:	73bb      	strb	r3, [r7, #14]
 8001140:	7bbb      	ldrb	r3, [r7, #14]
 8001142:	2b0f      	cmp	r3, #15
 8001144:	d9ee      	bls.n	8001124 <spiCalcEvenParity+0x14>
	}
	return cnt & 0x1;
 8001146:	7bfb      	ldrb	r3, [r7, #15]
 8001148:	f003 0301 	and.w	r3, r3, #1
 800114c:	b2db      	uxtb	r3, r3
}
 800114e:	4618      	mov	r0, r3
 8001150:	3714      	adds	r7, #20
 8001152:	46bd      	mov	sp, r7
 8001154:	bc80      	pop	{r7}
 8001156:	4770      	bx	lr

08001158 <read>:

uint16_t read(SPI_HandleTypeDef* _spi, GPIO_TypeDef* _ps, uint16_t _cs,uint16_t registerAddress){
 8001158:	b580      	push	{r7, lr}
 800115a:	b088      	sub	sp, #32
 800115c:	af02      	add	r7, sp, #8
 800115e:	60f8      	str	r0, [r7, #12]
 8001160:	60b9      	str	r1, [r7, #8]
 8001162:	4611      	mov	r1, r2
 8001164:	461a      	mov	r2, r3
 8001166:	460b      	mov	r3, r1
 8001168:	80fb      	strh	r3, [r7, #6]
 800116a:	4613      	mov	r3, r2
 800116c:	80bb      	strh	r3, [r7, #4]

	uint8_t send_data[2];
	uint8_t recv_data[2];
//	uint16_t data2;
	uint16_t command = 0b0100000000000000; // PAR=0 R/W=R
 800116e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001172:	82fb      	strh	r3, [r7, #22]
	command = command | registerAddress;
 8001174:	8afa      	ldrh	r2, [r7, #22]
 8001176:	88bb      	ldrh	r3, [r7, #4]
 8001178:	4313      	orrs	r3, r2
 800117a:	82fb      	strh	r3, [r7, #22]

	//Add a parity bit on the the MSB
	command |= ((uint16_t)spiCalcEvenParity(command)<<15);
 800117c:	8afb      	ldrh	r3, [r7, #22]
 800117e:	4618      	mov	r0, r3
 8001180:	f7ff ffc6 	bl	8001110 <spiCalcEvenParity>
 8001184:	4603      	mov	r3, r0
 8001186:	03db      	lsls	r3, r3, #15
 8001188:	b21a      	sxth	r2, r3
 800118a:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800118e:	4313      	orrs	r3, r2
 8001190:	b21b      	sxth	r3, r3
 8001192:	82fb      	strh	r3, [r7, #22]

	//Split the command into two bytes
	send_data[1] = command & 0xFF;
 8001194:	8afb      	ldrh	r3, [r7, #22]
 8001196:	b2db      	uxtb	r3, r3
 8001198:	757b      	strb	r3, [r7, #21]
	send_data[0] = ( command >> 8 ) & 0xFF;
 800119a:	8afb      	ldrh	r3, [r7, #22]
 800119c:	0a1b      	lsrs	r3, r3, #8
 800119e:	b29b      	uxth	r3, r3
 80011a0:	b2db      	uxtb	r3, r3
 80011a2:	753b      	strb	r3, [r7, #20]

	EN_SPI;
 80011a4:	88fb      	ldrh	r3, [r7, #6]
 80011a6:	2200      	movs	r2, #0
 80011a8:	4619      	mov	r1, r3
 80011aa:	68b8      	ldr	r0, [r7, #8]
 80011ac:	f002 f876 	bl	800329c <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(_spi, (uint8_t *)&send_data, 2, 0xFFFF);
 80011b0:	f107 0114 	add.w	r1, r7, #20
 80011b4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80011b8:	2202      	movs	r2, #2
 80011ba:	68f8      	ldr	r0, [r7, #12]
 80011bc:	f004 fb62 	bl	8005884 <HAL_SPI_Transmit>
//	HAL_SPI_Transmit(_spi, (uint8_t *)&command, 1, 0xFFFF);
	while (HAL_SPI_GetState(_spi) != HAL_SPI_STATE_READY) {}
 80011c0:	bf00      	nop
 80011c2:	68f8      	ldr	r0, [r7, #12]
 80011c4:	f004 fe3c 	bl	8005e40 <HAL_SPI_GetState>
 80011c8:	4603      	mov	r3, r0
 80011ca:	2b01      	cmp	r3, #1
 80011cc:	d1f9      	bne.n	80011c2 <read+0x6a>
	DIS_SPI;
 80011ce:	88fb      	ldrh	r3, [r7, #6]
 80011d0:	2201      	movs	r2, #1
 80011d2:	4619      	mov	r1, r3
 80011d4:	68b8      	ldr	r0, [r7, #8]
 80011d6:	f002 f861 	bl	800329c <HAL_GPIO_WritePin>
	send_data[0]=0x00;
 80011da:	2300      	movs	r3, #0
 80011dc:	753b      	strb	r3, [r7, #20]
	send_data[1]=0x00;
 80011de:	2300      	movs	r3, #0
 80011e0:	757b      	strb	r3, [r7, #21]
	EN_SPI;
 80011e2:	88fb      	ldrh	r3, [r7, #6]
 80011e4:	2200      	movs	r2, #0
 80011e6:	4619      	mov	r1, r3
 80011e8:	68b8      	ldr	r0, [r7, #8]
 80011ea:	f002 f857 	bl	800329c <HAL_GPIO_WritePin>
	 HAL_SPI_TransmitReceive(_spi,(uint8_t*)&send_data,(uint8_t*)&recv_data,2, 0xFFFF);
 80011ee:	f107 0210 	add.w	r2, r7, #16
 80011f2:	f107 0114 	add.w	r1, r7, #20
 80011f6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80011fa:	9300      	str	r3, [sp, #0]
 80011fc:	2302      	movs	r3, #2
 80011fe:	68f8      	ldr	r0, [r7, #12]
 8001200:	f004 fc7c 	bl	8005afc <HAL_SPI_TransmitReceive>
//	HAL_SPI_Receive(_spi, (uint8_t *)&recv_data, 2, 0xFFFF);
//	HAL_SPI_Receive(_spi, (uint8_t *)&data2, 1, 0xFFFF);
	while (HAL_SPI_GetState(_spi) != HAL_SPI_STATE_READY) {}
 8001204:	bf00      	nop
 8001206:	68f8      	ldr	r0, [r7, #12]
 8001208:	f004 fe1a 	bl	8005e40 <HAL_SPI_GetState>
 800120c:	4603      	mov	r3, r0
 800120e:	2b01      	cmp	r3, #1
 8001210:	d1f9      	bne.n	8001206 <read+0xae>
	DIS_SPI;
 8001212:	88fb      	ldrh	r3, [r7, #6]
 8001214:	2201      	movs	r2, #1
 8001216:	4619      	mov	r1, r3
 8001218:	68b8      	ldr	r0, [r7, #8]
 800121a:	f002 f83f 	bl	800329c <HAL_GPIO_WritePin>
//	} else {
//		errorFlag = 0;
//	}

	//Return the data, stripping the parity and error bits
	return (( ( recv_data[1] & 0xFF ) << 8 ) | ( recv_data[0] & 0xFF )) & ~0xC000;
 800121e:	7c7b      	ldrb	r3, [r7, #17]
 8001220:	021b      	lsls	r3, r3, #8
 8001222:	b21a      	sxth	r2, r3
 8001224:	7c3b      	ldrb	r3, [r7, #16]
 8001226:	b21b      	sxth	r3, r3
 8001228:	4313      	orrs	r3, r2
 800122a:	b21b      	sxth	r3, r3
 800122c:	b29b      	uxth	r3, r3
 800122e:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8001232:	b29b      	uxth	r3, r3
//	return data2 & ~0xC000;
}
 8001234:	4618      	mov	r0, r3
 8001236:	3718      	adds	r7, #24
 8001238:	46bd      	mov	sp, r7
 800123a:	bd80      	pop	{r7, pc}
 800123c:	0000      	movs	r0, r0
	...

08001240 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001240:	b580      	push	{r7, lr}
 8001242:	b082      	sub	sp, #8
 8001244:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001246:	f001 f8b9 	bl	80023bc <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800124a:	f000 f8bb 	bl	80013c4 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800124e:	f000 fa83 	bl	8001758 <MX_GPIO_Init>
  MX_SPI1_Init();
 8001252:	f000 f945 	bl	80014e0 <MX_SPI1_Init>
  MX_USB_DEVICE_Init();
 8001256:	f009 ff93 	bl	800b180 <MX_USB_DEVICE_Init>
  MX_TIM1_Init();
 800125a:	f000 f979 	bl	8001550 <MX_TIM1_Init>
  MX_TIM2_Init();
 800125e:	f000 fa2f 	bl	80016c0 <MX_TIM2_Init>
  MX_ADC1_Init();
 8001262:	f000 f90d 	bl	8001480 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
  HAL_GPIO_WritePin(Motor_Enable_GPIO_Port, Motor_Enable_Pin, GPIO_PIN_SET);
 8001266:	2201      	movs	r2, #1
 8001268:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800126c:	4848      	ldr	r0, [pc, #288]	; (8001390 <main+0x150>)
 800126e:	f002 f815 	bl	800329c <HAL_GPIO_WritePin>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8001272:	2100      	movs	r1, #0
 8001274:	4847      	ldr	r0, [pc, #284]	; (8001394 <main+0x154>)
 8001276:	f004 ff91 	bl	800619c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 800127a:	2104      	movs	r1, #4
 800127c:	4845      	ldr	r0, [pc, #276]	; (8001394 <main+0x154>)
 800127e:	f004 ff8d 	bl	800619c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 8001282:	2108      	movs	r1, #8
 8001284:	4843      	ldr	r0, [pc, #268]	; (8001394 <main+0x154>)
 8001286:	f004 ff89 	bl	800619c <HAL_TIM_PWM_Start>

  setPhaseVoltage(3,0,_electricalAngle(M_PI*1.5f,pole_pairs),TIM1);
 800128a:	4b43      	ldr	r3, [pc, #268]	; (8001398 <main+0x158>)
 800128c:	681b      	ldr	r3, [r3, #0]
 800128e:	4619      	mov	r1, r3
 8001290:	4842      	ldr	r0, [pc, #264]	; (800139c <main+0x15c>)
 8001292:	f000 fc79 	bl	8001b88 <_electricalAngle>
 8001296:	4602      	mov	r2, r0
 8001298:	4b41      	ldr	r3, [pc, #260]	; (80013a0 <main+0x160>)
 800129a:	f04f 0100 	mov.w	r1, #0
 800129e:	4841      	ldr	r0, [pc, #260]	; (80013a4 <main+0x164>)
 80012a0:	f000 fdf2 	bl	8001e88 <setPhaseVoltage>
  HAL_Delay(3000);
 80012a4:	f640 30b8 	movw	r0, #3000	; 0xbb8
 80012a8:	f001 f8ea 	bl	8002480 <HAL_Delay>
  uint16_t read_raw=read(&hspi1, SPI1_CSn_GPIO_Port,SPI1_CSn_Pin,AS5048A_ANGLE);
 80012ac:	f643 73ff 	movw	r3, #16383	; 0x3fff
 80012b0:	2201      	movs	r2, #1
 80012b2:	4937      	ldr	r1, [pc, #220]	; (8001390 <main+0x150>)
 80012b4:	483c      	ldr	r0, [pc, #240]	; (80013a8 <main+0x168>)
 80012b6:	f7ff ff4f 	bl	8001158 <read>
 80012ba:	4603      	mov	r3, r0
 80012bc:	80fb      	strh	r3, [r7, #6]
  zero_electric_angle=_electricalAngle(M_PI*read_raw/MAX_ANGLE_VALUE,pole_pairs);
 80012be:	88fb      	ldrh	r3, [r7, #6]
 80012c0:	4618      	mov	r0, r3
 80012c2:	f7ff f89f 	bl	8000404 <__aeabi_i2d>
 80012c6:	a330      	add	r3, pc, #192	; (adr r3, 8001388 <main+0x148>)
 80012c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012cc:	f7ff f904 	bl	80004d8 <__aeabi_dmul>
 80012d0:	4602      	mov	r2, r0
 80012d2:	460b      	mov	r3, r1
 80012d4:	4610      	mov	r0, r2
 80012d6:	4619      	mov	r1, r3
 80012d8:	f04f 0200 	mov.w	r2, #0
 80012dc:	4b33      	ldr	r3, [pc, #204]	; (80013ac <main+0x16c>)
 80012de:	f7ff fa25 	bl	800072c <__aeabi_ddiv>
 80012e2:	4602      	mov	r2, r0
 80012e4:	460b      	mov	r3, r1
 80012e6:	4610      	mov	r0, r2
 80012e8:	4619      	mov	r1, r3
 80012ea:	f7ff fbcd 	bl	8000a88 <__aeabi_d2f>
 80012ee:	4602      	mov	r2, r0
 80012f0:	4b29      	ldr	r3, [pc, #164]	; (8001398 <main+0x158>)
 80012f2:	681b      	ldr	r3, [r3, #0]
 80012f4:	4619      	mov	r1, r3
 80012f6:	4610      	mov	r0, r2
 80012f8:	f000 fc46 	bl	8001b88 <_electricalAngle>
 80012fc:	4603      	mov	r3, r0
 80012fe:	4a2c      	ldr	r2, [pc, #176]	; (80013b0 <main+0x170>)
 8001300:	6013      	str	r3, [r2, #0]
  setPhaseVoltage(0,0,_electricalAngle(M_PI*1.5f,pole_pairs),TIM1);
 8001302:	4b25      	ldr	r3, [pc, #148]	; (8001398 <main+0x158>)
 8001304:	681b      	ldr	r3, [r3, #0]
 8001306:	4619      	mov	r1, r3
 8001308:	4824      	ldr	r0, [pc, #144]	; (800139c <main+0x15c>)
 800130a:	f000 fc3d 	bl	8001b88 <_electricalAngle>
 800130e:	4602      	mov	r2, r0
 8001310:	4b23      	ldr	r3, [pc, #140]	; (80013a0 <main+0x160>)
 8001312:	f04f 0100 	mov.w	r1, #0
 8001316:	f04f 0000 	mov.w	r0, #0
 800131a:	f000 fdb5 	bl	8001e88 <setPhaseVoltage>
  sprintf(data, "zero_electric_angle: %i \n", (int) floor(zero_electric_angle/M_PI*180));
 800131e:	4b24      	ldr	r3, [pc, #144]	; (80013b0 <main+0x170>)
 8001320:	681b      	ldr	r3, [r3, #0]
 8001322:	4618      	mov	r0, r3
 8001324:	f7ff f880 	bl	8000428 <__aeabi_f2d>
 8001328:	a317      	add	r3, pc, #92	; (adr r3, 8001388 <main+0x148>)
 800132a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800132e:	f7ff f9fd 	bl	800072c <__aeabi_ddiv>
 8001332:	4602      	mov	r2, r0
 8001334:	460b      	mov	r3, r1
 8001336:	4610      	mov	r0, r2
 8001338:	4619      	mov	r1, r3
 800133a:	f04f 0200 	mov.w	r2, #0
 800133e:	4b1d      	ldr	r3, [pc, #116]	; (80013b4 <main+0x174>)
 8001340:	f7ff f8ca 	bl	80004d8 <__aeabi_dmul>
 8001344:	4602      	mov	r2, r0
 8001346:	460b      	mov	r3, r1
 8001348:	4610      	mov	r0, r2
 800134a:	4619      	mov	r1, r3
 800134c:	f00b f8a8 	bl	800c4a0 <floor>
 8001350:	4602      	mov	r2, r0
 8001352:	460b      	mov	r3, r1
 8001354:	4610      	mov	r0, r2
 8001356:	4619      	mov	r1, r3
 8001358:	f7ff fb6e 	bl	8000a38 <__aeabi_d2iz>
 800135c:	4603      	mov	r3, r0
 800135e:	461a      	mov	r2, r3
 8001360:	4915      	ldr	r1, [pc, #84]	; (80013b8 <main+0x178>)
 8001362:	4816      	ldr	r0, [pc, #88]	; (80013bc <main+0x17c>)
 8001364:	f00a fbda 	bl	800bb1c <siprintf>
  CDC_Transmit_FS((uint8_t*) data, strlen(data));
 8001368:	4814      	ldr	r0, [pc, #80]	; (80013bc <main+0x17c>)
 800136a:	f7fe fef1 	bl	8000150 <strlen>
 800136e:	4603      	mov	r3, r0
 8001370:	b29b      	uxth	r3, r3
 8001372:	4619      	mov	r1, r3
 8001374:	4811      	ldr	r0, [pc, #68]	; (80013bc <main+0x17c>)
 8001376:	f009 ffc1 	bl	800b2fc <CDC_Transmit_FS>
  HAL_TIM_Base_Start_IT(&htim2);
 800137a:	4811      	ldr	r0, [pc, #68]	; (80013c0 <main+0x180>)
 800137c:	f004 fe64 	bl	8006048 <HAL_TIM_Base_Start_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001380:	e7fe      	b.n	8001380 <main+0x140>
 8001382:	bf00      	nop
 8001384:	f3af 8000 	nop.w
 8001388:	54442d18 	.word	0x54442d18
 800138c:	400921fb 	.word	0x400921fb
 8001390:	40010c00 	.word	0x40010c00
 8001394:	2000029c 	.word	0x2000029c
 8001398:	20000010 	.word	0x20000010
 800139c:	4096cbe4 	.word	0x4096cbe4
 80013a0:	40012c00 	.word	0x40012c00
 80013a4:	40400000 	.word	0x40400000
 80013a8:	20000244 	.word	0x20000244
 80013ac:	40c00000 	.word	0x40c00000
 80013b0:	20000360 	.word	0x20000360
 80013b4:	40668000 	.word	0x40668000
 80013b8:	0800d768 	.word	0x0800d768
 80013bc:	2000032c 	.word	0x2000032c
 80013c0:	200002e4 	.word	0x200002e4

080013c4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80013c4:	b580      	push	{r7, lr}
 80013c6:	b094      	sub	sp, #80	; 0x50
 80013c8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80013ca:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80013ce:	2228      	movs	r2, #40	; 0x28
 80013d0:	2100      	movs	r1, #0
 80013d2:	4618      	mov	r0, r3
 80013d4:	f00a fb9a 	bl	800bb0c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80013d8:	f107 0314 	add.w	r3, r7, #20
 80013dc:	2200      	movs	r2, #0
 80013de:	601a      	str	r2, [r3, #0]
 80013e0:	605a      	str	r2, [r3, #4]
 80013e2:	609a      	str	r2, [r3, #8]
 80013e4:	60da      	str	r2, [r3, #12]
 80013e6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80013e8:	1d3b      	adds	r3, r7, #4
 80013ea:	2200      	movs	r2, #0
 80013ec:	601a      	str	r2, [r3, #0]
 80013ee:	605a      	str	r2, [r3, #4]
 80013f0:	609a      	str	r2, [r3, #8]
 80013f2:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80013f4:	2301      	movs	r3, #1
 80013f6:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80013f8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80013fc:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80013fe:	2300      	movs	r3, #0
 8001400:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001402:	2301      	movs	r3, #1
 8001404:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001406:	2302      	movs	r3, #2
 8001408:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800140a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800140e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001410:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8001414:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001416:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800141a:	4618      	mov	r0, r3
 800141c:	f003 fc32 	bl	8004c84 <HAL_RCC_OscConfig>
 8001420:	4603      	mov	r3, r0
 8001422:	2b00      	cmp	r3, #0
 8001424:	d001      	beq.n	800142a <SystemClock_Config+0x66>
  {
    Error_Handler();
 8001426:	f000 fb6f 	bl	8001b08 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800142a:	230f      	movs	r3, #15
 800142c:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800142e:	2302      	movs	r3, #2
 8001430:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001432:	2300      	movs	r3, #0
 8001434:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001436:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800143a:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800143c:	2300      	movs	r3, #0
 800143e:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001440:	f107 0314 	add.w	r3, r7, #20
 8001444:	2102      	movs	r1, #2
 8001446:	4618      	mov	r0, r3
 8001448:	f003 fe9e 	bl	8005188 <HAL_RCC_ClockConfig>
 800144c:	4603      	mov	r3, r0
 800144e:	2b00      	cmp	r3, #0
 8001450:	d001      	beq.n	8001456 <SystemClock_Config+0x92>
  {
    Error_Handler();
 8001452:	f000 fb59 	bl	8001b08 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC|RCC_PERIPHCLK_USB;
 8001456:	2312      	movs	r3, #18
 8001458:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 800145a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800145e:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL_DIV1_5;
 8001460:	2300      	movs	r3, #0
 8001462:	613b      	str	r3, [r7, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001464:	1d3b      	adds	r3, r7, #4
 8001466:	4618      	mov	r0, r3
 8001468:	f004 f812 	bl	8005490 <HAL_RCCEx_PeriphCLKConfig>
 800146c:	4603      	mov	r3, r0
 800146e:	2b00      	cmp	r3, #0
 8001470:	d001      	beq.n	8001476 <SystemClock_Config+0xb2>
  {
    Error_Handler();
 8001472:	f000 fb49 	bl	8001b08 <Error_Handler>
  }
}
 8001476:	bf00      	nop
 8001478:	3750      	adds	r7, #80	; 0x50
 800147a:	46bd      	mov	sp, r7
 800147c:	bd80      	pop	{r7, pc}
	...

08001480 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001480:	b580      	push	{r7, lr}
 8001482:	b084      	sub	sp, #16
 8001484:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001486:	1d3b      	adds	r3, r7, #4
 8001488:	2200      	movs	r2, #0
 800148a:	601a      	str	r2, [r3, #0]
 800148c:	605a      	str	r2, [r3, #4]
 800148e:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001490:	4b11      	ldr	r3, [pc, #68]	; (80014d8 <MX_ADC1_Init+0x58>)
 8001492:	4a12      	ldr	r2, [pc, #72]	; (80014dc <MX_ADC1_Init+0x5c>)
 8001494:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8001496:	4b10      	ldr	r3, [pc, #64]	; (80014d8 <MX_ADC1_Init+0x58>)
 8001498:	f44f 7280 	mov.w	r2, #256	; 0x100
 800149c:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800149e:	4b0e      	ldr	r3, [pc, #56]	; (80014d8 <MX_ADC1_Init+0x58>)
 80014a0:	2200      	movs	r2, #0
 80014a2:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80014a4:	4b0c      	ldr	r3, [pc, #48]	; (80014d8 <MX_ADC1_Init+0x58>)
 80014a6:	2200      	movs	r2, #0
 80014a8:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80014aa:	4b0b      	ldr	r3, [pc, #44]	; (80014d8 <MX_ADC1_Init+0x58>)
 80014ac:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 80014b0:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80014b2:	4b09      	ldr	r3, [pc, #36]	; (80014d8 <MX_ADC1_Init+0x58>)
 80014b4:	2200      	movs	r2, #0
 80014b6:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 3;
 80014b8:	4b07      	ldr	r3, [pc, #28]	; (80014d8 <MX_ADC1_Init+0x58>)
 80014ba:	2203      	movs	r2, #3
 80014bc:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80014be:	4806      	ldr	r0, [pc, #24]	; (80014d8 <MX_ADC1_Init+0x58>)
 80014c0:	f001 f802 	bl	80024c8 <HAL_ADC_Init>
 80014c4:	4603      	mov	r3, r0
 80014c6:	2b00      	cmp	r3, #0
 80014c8:	d001      	beq.n	80014ce <MX_ADC1_Init+0x4e>
  {
    Error_Handler();
 80014ca:	f000 fb1d 	bl	8001b08 <Error_Handler>
//  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80014ce:	bf00      	nop
 80014d0:	3710      	adds	r7, #16
 80014d2:	46bd      	mov	sp, r7
 80014d4:	bd80      	pop	{r7, pc}
 80014d6:	bf00      	nop
 80014d8:	20000214 	.word	0x20000214
 80014dc:	40012400 	.word	0x40012400

080014e0 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80014e0:	b580      	push	{r7, lr}
 80014e2:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */
  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80014e4:	4b18      	ldr	r3, [pc, #96]	; (8001548 <MX_SPI1_Init+0x68>)
 80014e6:	4a19      	ldr	r2, [pc, #100]	; (800154c <MX_SPI1_Init+0x6c>)
 80014e8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80014ea:	4b17      	ldr	r3, [pc, #92]	; (8001548 <MX_SPI1_Init+0x68>)
 80014ec:	f44f 7282 	mov.w	r2, #260	; 0x104
 80014f0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80014f2:	4b15      	ldr	r3, [pc, #84]	; (8001548 <MX_SPI1_Init+0x68>)
 80014f4:	2200      	movs	r2, #0
 80014f6:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_16BIT;
 80014f8:	4b13      	ldr	r3, [pc, #76]	; (8001548 <MX_SPI1_Init+0x68>)
 80014fa:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80014fe:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001500:	4b11      	ldr	r3, [pc, #68]	; (8001548 <MX_SPI1_Init+0x68>)
 8001502:	2200      	movs	r2, #0
 8001504:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001506:	4b10      	ldr	r3, [pc, #64]	; (8001548 <MX_SPI1_Init+0x68>)
 8001508:	2200      	movs	r2, #0
 800150a:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800150c:	4b0e      	ldr	r3, [pc, #56]	; (8001548 <MX_SPI1_Init+0x68>)
 800150e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001512:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8001514:	4b0c      	ldr	r3, [pc, #48]	; (8001548 <MX_SPI1_Init+0x68>)
 8001516:	2220      	movs	r2, #32
 8001518:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800151a:	4b0b      	ldr	r3, [pc, #44]	; (8001548 <MX_SPI1_Init+0x68>)
 800151c:	2200      	movs	r2, #0
 800151e:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001520:	4b09      	ldr	r3, [pc, #36]	; (8001548 <MX_SPI1_Init+0x68>)
 8001522:	2200      	movs	r2, #0
 8001524:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001526:	4b08      	ldr	r3, [pc, #32]	; (8001548 <MX_SPI1_Init+0x68>)
 8001528:	2200      	movs	r2, #0
 800152a:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 800152c:	4b06      	ldr	r3, [pc, #24]	; (8001548 <MX_SPI1_Init+0x68>)
 800152e:	220a      	movs	r2, #10
 8001530:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001532:	4805      	ldr	r0, [pc, #20]	; (8001548 <MX_SPI1_Init+0x68>)
 8001534:	f004 f922 	bl	800577c <HAL_SPI_Init>
 8001538:	4603      	mov	r3, r0
 800153a:	2b00      	cmp	r3, #0
 800153c:	d001      	beq.n	8001542 <MX_SPI1_Init+0x62>
  {
    Error_Handler();
 800153e:	f000 fae3 	bl	8001b08 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */
  /* USER CODE END SPI1_Init 2 */

}
 8001542:	bf00      	nop
 8001544:	bd80      	pop	{r7, pc}
 8001546:	bf00      	nop
 8001548:	20000244 	.word	0x20000244
 800154c:	40013000 	.word	0x40013000

08001550 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001550:	b580      	push	{r7, lr}
 8001552:	b096      	sub	sp, #88	; 0x58
 8001554:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */
  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001556:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800155a:	2200      	movs	r2, #0
 800155c:	601a      	str	r2, [r3, #0]
 800155e:	605a      	str	r2, [r3, #4]
 8001560:	609a      	str	r2, [r3, #8]
 8001562:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001564:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001568:	2200      	movs	r2, #0
 800156a:	601a      	str	r2, [r3, #0]
 800156c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800156e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001572:	2200      	movs	r2, #0
 8001574:	601a      	str	r2, [r3, #0]
 8001576:	605a      	str	r2, [r3, #4]
 8001578:	609a      	str	r2, [r3, #8]
 800157a:	60da      	str	r2, [r3, #12]
 800157c:	611a      	str	r2, [r3, #16]
 800157e:	615a      	str	r2, [r3, #20]
 8001580:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001582:	1d3b      	adds	r3, r7, #4
 8001584:	2220      	movs	r2, #32
 8001586:	2100      	movs	r1, #0
 8001588:	4618      	mov	r0, r3
 800158a:	f00a fabf 	bl	800bb0c <memset>

  /* USER CODE BEGIN TIM1_Init 1 */
  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800158e:	4b4a      	ldr	r3, [pc, #296]	; (80016b8 <MX_TIM1_Init+0x168>)
 8001590:	4a4a      	ldr	r2, [pc, #296]	; (80016bc <MX_TIM1_Init+0x16c>)
 8001592:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001594:	4b48      	ldr	r3, [pc, #288]	; (80016b8 <MX_TIM1_Init+0x168>)
 8001596:	2200      	movs	r2, #0
 8001598:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800159a:	4b47      	ldr	r3, [pc, #284]	; (80016b8 <MX_TIM1_Init+0x168>)
 800159c:	2200      	movs	r2, #0
 800159e:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 2400-1;
 80015a0:	4b45      	ldr	r3, [pc, #276]	; (80016b8 <MX_TIM1_Init+0x168>)
 80015a2:	f640 125f 	movw	r2, #2399	; 0x95f
 80015a6:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80015a8:	4b43      	ldr	r3, [pc, #268]	; (80016b8 <MX_TIM1_Init+0x168>)
 80015aa:	2200      	movs	r2, #0
 80015ac:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80015ae:	4b42      	ldr	r3, [pc, #264]	; (80016b8 <MX_TIM1_Init+0x168>)
 80015b0:	2200      	movs	r2, #0
 80015b2:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80015b4:	4b40      	ldr	r3, [pc, #256]	; (80016b8 <MX_TIM1_Init+0x168>)
 80015b6:	2200      	movs	r2, #0
 80015b8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80015ba:	483f      	ldr	r0, [pc, #252]	; (80016b8 <MX_TIM1_Init+0x168>)
 80015bc:	f004 fcf4 	bl	8005fa8 <HAL_TIM_Base_Init>
 80015c0:	4603      	mov	r3, r0
 80015c2:	2b00      	cmp	r3, #0
 80015c4:	d001      	beq.n	80015ca <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 80015c6:	f000 fa9f 	bl	8001b08 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80015ca:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80015ce:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80015d0:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80015d4:	4619      	mov	r1, r3
 80015d6:	4838      	ldr	r0, [pc, #224]	; (80016b8 <MX_TIM1_Init+0x168>)
 80015d8:	f005 f848 	bl	800666c <HAL_TIM_ConfigClockSource>
 80015dc:	4603      	mov	r3, r0
 80015de:	2b00      	cmp	r3, #0
 80015e0:	d001      	beq.n	80015e6 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 80015e2:	f000 fa91 	bl	8001b08 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80015e6:	4834      	ldr	r0, [pc, #208]	; (80016b8 <MX_TIM1_Init+0x168>)
 80015e8:	f004 fd80 	bl	80060ec <HAL_TIM_PWM_Init>
 80015ec:	4603      	mov	r3, r0
 80015ee:	2b00      	cmp	r3, #0
 80015f0:	d001      	beq.n	80015f6 <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 80015f2:	f000 fa89 	bl	8001b08 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80015f6:	2300      	movs	r3, #0
 80015f8:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80015fa:	2300      	movs	r3, #0
 80015fc:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80015fe:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001602:	4619      	mov	r1, r3
 8001604:	482c      	ldr	r0, [pc, #176]	; (80016b8 <MX_TIM1_Init+0x168>)
 8001606:	f005 fbbd 	bl	8006d84 <HAL_TIMEx_MasterConfigSynchronization>
 800160a:	4603      	mov	r3, r0
 800160c:	2b00      	cmp	r3, #0
 800160e:	d001      	beq.n	8001614 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8001610:	f000 fa7a 	bl	8001b08 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001614:	2360      	movs	r3, #96	; 0x60
 8001616:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8001618:	2300      	movs	r3, #0
 800161a:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800161c:	2300      	movs	r3, #0
 800161e:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001620:	2300      	movs	r3, #0
 8001622:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001624:	2300      	movs	r3, #0
 8001626:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001628:	2300      	movs	r3, #0
 800162a:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800162c:	2300      	movs	r3, #0
 800162e:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001630:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001634:	2200      	movs	r2, #0
 8001636:	4619      	mov	r1, r3
 8001638:	481f      	ldr	r0, [pc, #124]	; (80016b8 <MX_TIM1_Init+0x168>)
 800163a:	f004 ff59 	bl	80064f0 <HAL_TIM_PWM_ConfigChannel>
 800163e:	4603      	mov	r3, r0
 8001640:	2b00      	cmp	r3, #0
 8001642:	d001      	beq.n	8001648 <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 8001644:	f000 fa60 	bl	8001b08 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001648:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800164c:	2204      	movs	r2, #4
 800164e:	4619      	mov	r1, r3
 8001650:	4819      	ldr	r0, [pc, #100]	; (80016b8 <MX_TIM1_Init+0x168>)
 8001652:	f004 ff4d 	bl	80064f0 <HAL_TIM_PWM_ConfigChannel>
 8001656:	4603      	mov	r3, r0
 8001658:	2b00      	cmp	r3, #0
 800165a:	d001      	beq.n	8001660 <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 800165c:	f000 fa54 	bl	8001b08 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001660:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001664:	2208      	movs	r2, #8
 8001666:	4619      	mov	r1, r3
 8001668:	4813      	ldr	r0, [pc, #76]	; (80016b8 <MX_TIM1_Init+0x168>)
 800166a:	f004 ff41 	bl	80064f0 <HAL_TIM_PWM_ConfigChannel>
 800166e:	4603      	mov	r3, r0
 8001670:	2b00      	cmp	r3, #0
 8001672:	d001      	beq.n	8001678 <MX_TIM1_Init+0x128>
  {
    Error_Handler();
 8001674:	f000 fa48 	bl	8001b08 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001678:	2300      	movs	r3, #0
 800167a:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800167c:	2300      	movs	r3, #0
 800167e:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001680:	2300      	movs	r3, #0
 8001682:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001684:	2300      	movs	r3, #0
 8001686:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001688:	2300      	movs	r3, #0
 800168a:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800168c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001690:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001692:	2300      	movs	r3, #0
 8001694:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001696:	1d3b      	adds	r3, r7, #4
 8001698:	4619      	mov	r1, r3
 800169a:	4807      	ldr	r0, [pc, #28]	; (80016b8 <MX_TIM1_Init+0x168>)
 800169c:	f005 fbd0 	bl	8006e40 <HAL_TIMEx_ConfigBreakDeadTime>
 80016a0:	4603      	mov	r3, r0
 80016a2:	2b00      	cmp	r3, #0
 80016a4:	d001      	beq.n	80016aa <MX_TIM1_Init+0x15a>
  {
    Error_Handler();
 80016a6:	f000 fa2f 	bl	8001b08 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */
  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80016aa:	4803      	ldr	r0, [pc, #12]	; (80016b8 <MX_TIM1_Init+0x168>)
 80016ac:	f000 fdb4 	bl	8002218 <HAL_TIM_MspPostInit>

}
 80016b0:	bf00      	nop
 80016b2:	3758      	adds	r7, #88	; 0x58
 80016b4:	46bd      	mov	sp, r7
 80016b6:	bd80      	pop	{r7, pc}
 80016b8:	2000029c 	.word	0x2000029c
 80016bc:	40012c00 	.word	0x40012c00

080016c0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80016c0:	b580      	push	{r7, lr}
 80016c2:	b086      	sub	sp, #24
 80016c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */
  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80016c6:	f107 0308 	add.w	r3, r7, #8
 80016ca:	2200      	movs	r2, #0
 80016cc:	601a      	str	r2, [r3, #0]
 80016ce:	605a      	str	r2, [r3, #4]
 80016d0:	609a      	str	r2, [r3, #8]
 80016d2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80016d4:	463b      	mov	r3, r7
 80016d6:	2200      	movs	r2, #0
 80016d8:	601a      	str	r2, [r3, #0]
 80016da:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */
  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80016dc:	4b1d      	ldr	r3, [pc, #116]	; (8001754 <MX_TIM2_Init+0x94>)
 80016de:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80016e2:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 90-1;
 80016e4:	4b1b      	ldr	r3, [pc, #108]	; (8001754 <MX_TIM2_Init+0x94>)
 80016e6:	2259      	movs	r2, #89	; 0x59
 80016e8:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80016ea:	4b1a      	ldr	r3, [pc, #104]	; (8001754 <MX_TIM2_Init+0x94>)
 80016ec:	2200      	movs	r2, #0
 80016ee:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4000-1;
 80016f0:	4b18      	ldr	r3, [pc, #96]	; (8001754 <MX_TIM2_Init+0x94>)
 80016f2:	f640 729f 	movw	r2, #3999	; 0xf9f
 80016f6:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80016f8:	4b16      	ldr	r3, [pc, #88]	; (8001754 <MX_TIM2_Init+0x94>)
 80016fa:	2200      	movs	r2, #0
 80016fc:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80016fe:	4b15      	ldr	r3, [pc, #84]	; (8001754 <MX_TIM2_Init+0x94>)
 8001700:	2200      	movs	r2, #0
 8001702:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001704:	4813      	ldr	r0, [pc, #76]	; (8001754 <MX_TIM2_Init+0x94>)
 8001706:	f004 fc4f 	bl	8005fa8 <HAL_TIM_Base_Init>
 800170a:	4603      	mov	r3, r0
 800170c:	2b00      	cmp	r3, #0
 800170e:	d001      	beq.n	8001714 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001710:	f000 f9fa 	bl	8001b08 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001714:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001718:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800171a:	f107 0308 	add.w	r3, r7, #8
 800171e:	4619      	mov	r1, r3
 8001720:	480c      	ldr	r0, [pc, #48]	; (8001754 <MX_TIM2_Init+0x94>)
 8001722:	f004 ffa3 	bl	800666c <HAL_TIM_ConfigClockSource>
 8001726:	4603      	mov	r3, r0
 8001728:	2b00      	cmp	r3, #0
 800172a:	d001      	beq.n	8001730 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 800172c:	f000 f9ec 	bl	8001b08 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001730:	2300      	movs	r3, #0
 8001732:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001734:	2300      	movs	r3, #0
 8001736:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001738:	463b      	mov	r3, r7
 800173a:	4619      	mov	r1, r3
 800173c:	4805      	ldr	r0, [pc, #20]	; (8001754 <MX_TIM2_Init+0x94>)
 800173e:	f005 fb21 	bl	8006d84 <HAL_TIMEx_MasterConfigSynchronization>
 8001742:	4603      	mov	r3, r0
 8001744:	2b00      	cmp	r3, #0
 8001746:	d001      	beq.n	800174c <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8001748:	f000 f9de 	bl	8001b08 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */
  /* USER CODE END TIM2_Init 2 */

}
 800174c:	bf00      	nop
 800174e:	3718      	adds	r7, #24
 8001750:	46bd      	mov	sp, r7
 8001752:	bd80      	pop	{r7, pc}
 8001754:	200002e4 	.word	0x200002e4

08001758 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001758:	b580      	push	{r7, lr}
 800175a:	b088      	sub	sp, #32
 800175c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800175e:	f107 0310 	add.w	r3, r7, #16
 8001762:	2200      	movs	r2, #0
 8001764:	601a      	str	r2, [r3, #0]
 8001766:	605a      	str	r2, [r3, #4]
 8001768:	609a      	str	r2, [r3, #8]
 800176a:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800176c:	4b38      	ldr	r3, [pc, #224]	; (8001850 <MX_GPIO_Init+0xf8>)
 800176e:	699b      	ldr	r3, [r3, #24]
 8001770:	4a37      	ldr	r2, [pc, #220]	; (8001850 <MX_GPIO_Init+0xf8>)
 8001772:	f043 0310 	orr.w	r3, r3, #16
 8001776:	6193      	str	r3, [r2, #24]
 8001778:	4b35      	ldr	r3, [pc, #212]	; (8001850 <MX_GPIO_Init+0xf8>)
 800177a:	699b      	ldr	r3, [r3, #24]
 800177c:	f003 0310 	and.w	r3, r3, #16
 8001780:	60fb      	str	r3, [r7, #12]
 8001782:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001784:	4b32      	ldr	r3, [pc, #200]	; (8001850 <MX_GPIO_Init+0xf8>)
 8001786:	699b      	ldr	r3, [r3, #24]
 8001788:	4a31      	ldr	r2, [pc, #196]	; (8001850 <MX_GPIO_Init+0xf8>)
 800178a:	f043 0320 	orr.w	r3, r3, #32
 800178e:	6193      	str	r3, [r2, #24]
 8001790:	4b2f      	ldr	r3, [pc, #188]	; (8001850 <MX_GPIO_Init+0xf8>)
 8001792:	699b      	ldr	r3, [r3, #24]
 8001794:	f003 0320 	and.w	r3, r3, #32
 8001798:	60bb      	str	r3, [r7, #8]
 800179a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800179c:	4b2c      	ldr	r3, [pc, #176]	; (8001850 <MX_GPIO_Init+0xf8>)
 800179e:	699b      	ldr	r3, [r3, #24]
 80017a0:	4a2b      	ldr	r2, [pc, #172]	; (8001850 <MX_GPIO_Init+0xf8>)
 80017a2:	f043 0304 	orr.w	r3, r3, #4
 80017a6:	6193      	str	r3, [r2, #24]
 80017a8:	4b29      	ldr	r3, [pc, #164]	; (8001850 <MX_GPIO_Init+0xf8>)
 80017aa:	699b      	ldr	r3, [r3, #24]
 80017ac:	f003 0304 	and.w	r3, r3, #4
 80017b0:	607b      	str	r3, [r7, #4]
 80017b2:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80017b4:	4b26      	ldr	r3, [pc, #152]	; (8001850 <MX_GPIO_Init+0xf8>)
 80017b6:	699b      	ldr	r3, [r3, #24]
 80017b8:	4a25      	ldr	r2, [pc, #148]	; (8001850 <MX_GPIO_Init+0xf8>)
 80017ba:	f043 0308 	orr.w	r3, r3, #8
 80017be:	6193      	str	r3, [r2, #24]
 80017c0:	4b23      	ldr	r3, [pc, #140]	; (8001850 <MX_GPIO_Init+0xf8>)
 80017c2:	699b      	ldr	r3, [r3, #24]
 80017c4:	f003 0308 	and.w	r3, r3, #8
 80017c8:	603b      	str	r3, [r7, #0]
 80017ca:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 80017cc:	2200      	movs	r2, #0
 80017ce:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80017d2:	4820      	ldr	r0, [pc, #128]	; (8001854 <MX_GPIO_Init+0xfc>)
 80017d4:	f001 fd62 	bl	800329c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI1_CSn_GPIO_Port, SPI1_CSn_Pin, GPIO_PIN_SET);
 80017d8:	2201      	movs	r2, #1
 80017da:	2101      	movs	r1, #1
 80017dc:	481e      	ldr	r0, [pc, #120]	; (8001858 <MX_GPIO_Init+0x100>)
 80017de:	f001 fd5d 	bl	800329c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Motor_Enable_GPIO_Port, Motor_Enable_Pin, GPIO_PIN_RESET);
 80017e2:	2200      	movs	r2, #0
 80017e4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80017e8:	481b      	ldr	r0, [pc, #108]	; (8001858 <MX_GPIO_Init+0x100>)
 80017ea:	f001 fd57 	bl	800329c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 80017ee:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80017f2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017f4:	2301      	movs	r3, #1
 80017f6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017f8:	2300      	movs	r3, #0
 80017fa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017fc:	2302      	movs	r3, #2
 80017fe:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8001800:	f107 0310 	add.w	r3, r7, #16
 8001804:	4619      	mov	r1, r3
 8001806:	4813      	ldr	r0, [pc, #76]	; (8001854 <MX_GPIO_Init+0xfc>)
 8001808:	f001 fbc4 	bl	8002f94 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI1_CSn_Pin */
  GPIO_InitStruct.Pin = SPI1_CSn_Pin;
 800180c:	2301      	movs	r3, #1
 800180e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001810:	2301      	movs	r3, #1
 8001812:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001814:	2300      	movs	r3, #0
 8001816:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001818:	2303      	movs	r3, #3
 800181a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(SPI1_CSn_GPIO_Port, &GPIO_InitStruct);
 800181c:	f107 0310 	add.w	r3, r7, #16
 8001820:	4619      	mov	r1, r3
 8001822:	480d      	ldr	r0, [pc, #52]	; (8001858 <MX_GPIO_Init+0x100>)
 8001824:	f001 fbb6 	bl	8002f94 <HAL_GPIO_Init>

  /*Configure GPIO pin : Motor_Enable_Pin */
  GPIO_InitStruct.Pin = Motor_Enable_Pin;
 8001828:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800182c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800182e:	2301      	movs	r3, #1
 8001830:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001832:	2300      	movs	r3, #0
 8001834:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001836:	2302      	movs	r3, #2
 8001838:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Motor_Enable_GPIO_Port, &GPIO_InitStruct);
 800183a:	f107 0310 	add.w	r3, r7, #16
 800183e:	4619      	mov	r1, r3
 8001840:	4805      	ldr	r0, [pc, #20]	; (8001858 <MX_GPIO_Init+0x100>)
 8001842:	f001 fba7 	bl	8002f94 <HAL_GPIO_Init>

}
 8001846:	bf00      	nop
 8001848:	3720      	adds	r7, #32
 800184a:	46bd      	mov	sp, r7
 800184c:	bd80      	pop	{r7, pc}
 800184e:	bf00      	nop
 8001850:	40021000 	.word	0x40021000
 8001854:	40011000 	.word	0x40011000
 8001858:	40010c00 	.word	0x40010c00

0800185c <ADC_Select_CH0>:

/* USER CODE BEGIN 4 */

void ADC_Select_CH0 (void)
{
 800185c:	b580      	push	{r7, lr}
 800185e:	b084      	sub	sp, #16
 8001860:	af00      	add	r7, sp, #0
	ADC_ChannelConfTypeDef sConfig = {0};
 8001862:	1d3b      	adds	r3, r7, #4
 8001864:	2200      	movs	r2, #0
 8001866:	601a      	str	r2, [r3, #0]
 8001868:	605a      	str	r2, [r3, #4]
 800186a:	609a      	str	r2, [r3, #8]
	  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	  */
	  sConfig.Channel = ADC_CHANNEL_0;
 800186c:	2300      	movs	r3, #0
 800186e:	607b      	str	r3, [r7, #4]
	  sConfig.Rank = 1;
 8001870:	2301      	movs	r3, #1
 8001872:	60bb      	str	r3, [r7, #8]
	  sConfig.SamplingTime = ADC_SAMPLETIME_28CYCLES_5;
 8001874:	2303      	movs	r3, #3
 8001876:	60fb      	str	r3, [r7, #12]
	  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001878:	1d3b      	adds	r3, r7, #4
 800187a:	4619      	mov	r1, r3
 800187c:	4805      	ldr	r0, [pc, #20]	; (8001894 <ADC_Select_CH0+0x38>)
 800187e:	f001 f8e7 	bl	8002a50 <HAL_ADC_ConfigChannel>
 8001882:	4603      	mov	r3, r0
 8001884:	2b00      	cmp	r3, #0
 8001886:	d001      	beq.n	800188c <ADC_Select_CH0+0x30>
	  {
	    Error_Handler();
 8001888:	f000 f93e 	bl	8001b08 <Error_Handler>
	  }
}
 800188c:	bf00      	nop
 800188e:	3710      	adds	r7, #16
 8001890:	46bd      	mov	sp, r7
 8001892:	bd80      	pop	{r7, pc}
 8001894:	20000214 	.word	0x20000214

08001898 <ADC_Select_CH1>:

void ADC_Select_CH1 (void)
{
 8001898:	b580      	push	{r7, lr}
 800189a:	b084      	sub	sp, #16
 800189c:	af00      	add	r7, sp, #0
	ADC_ChannelConfTypeDef sConfig = {0};
 800189e:	1d3b      	adds	r3, r7, #4
 80018a0:	2200      	movs	r2, #0
 80018a2:	601a      	str	r2, [r3, #0]
 80018a4:	605a      	str	r2, [r3, #4]
 80018a6:	609a      	str	r2, [r3, #8]
	  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	  */
	  sConfig.Channel = ADC_CHANNEL_1;
 80018a8:	2301      	movs	r3, #1
 80018aa:	607b      	str	r3, [r7, #4]
	  sConfig.Rank = 1;
 80018ac:	2301      	movs	r3, #1
 80018ae:	60bb      	str	r3, [r7, #8]
	  sConfig.SamplingTime = ADC_SAMPLETIME_28CYCLES_5;
 80018b0:	2303      	movs	r3, #3
 80018b2:	60fb      	str	r3, [r7, #12]
	  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80018b4:	1d3b      	adds	r3, r7, #4
 80018b6:	4619      	mov	r1, r3
 80018b8:	4805      	ldr	r0, [pc, #20]	; (80018d0 <ADC_Select_CH1+0x38>)
 80018ba:	f001 f8c9 	bl	8002a50 <HAL_ADC_ConfigChannel>
 80018be:	4603      	mov	r3, r0
 80018c0:	2b00      	cmp	r3, #0
 80018c2:	d001      	beq.n	80018c8 <ADC_Select_CH1+0x30>
	  {
	    Error_Handler();
 80018c4:	f000 f920 	bl	8001b08 <Error_Handler>
	  }
}
 80018c8:	bf00      	nop
 80018ca:	3710      	adds	r7, #16
 80018cc:	46bd      	mov	sp, r7
 80018ce:	bd80      	pop	{r7, pc}
 80018d0:	20000214 	.word	0x20000214

080018d4 <ADC_Select_CH2>:

void ADC_Select_CH2 (void)
{
 80018d4:	b580      	push	{r7, lr}
 80018d6:	b084      	sub	sp, #16
 80018d8:	af00      	add	r7, sp, #0
	ADC_ChannelConfTypeDef sConfig = {0};
 80018da:	1d3b      	adds	r3, r7, #4
 80018dc:	2200      	movs	r2, #0
 80018de:	601a      	str	r2, [r3, #0]
 80018e0:	605a      	str	r2, [r3, #4]
 80018e2:	609a      	str	r2, [r3, #8]
	  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	  */
	  sConfig.Channel = ADC_CHANNEL_2;
 80018e4:	2302      	movs	r3, #2
 80018e6:	607b      	str	r3, [r7, #4]
	  sConfig.Rank = 1;
 80018e8:	2301      	movs	r3, #1
 80018ea:	60bb      	str	r3, [r7, #8]
	  sConfig.SamplingTime = ADC_SAMPLETIME_28CYCLES_5;
 80018ec:	2303      	movs	r3, #3
 80018ee:	60fb      	str	r3, [r7, #12]
	  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80018f0:	1d3b      	adds	r3, r7, #4
 80018f2:	4619      	mov	r1, r3
 80018f4:	4805      	ldr	r0, [pc, #20]	; (800190c <ADC_Select_CH2+0x38>)
 80018f6:	f001 f8ab 	bl	8002a50 <HAL_ADC_ConfigChannel>
 80018fa:	4603      	mov	r3, r0
 80018fc:	2b00      	cmp	r3, #0
 80018fe:	d001      	beq.n	8001904 <ADC_Select_CH2+0x30>
	  {
	    Error_Handler();
 8001900:	f000 f902 	bl	8001b08 <Error_Handler>
	  }
}
 8001904:	bf00      	nop
 8001906:	3710      	adds	r7, #16
 8001908:	46bd      	mov	sp, r7
 800190a:	bd80      	pop	{r7, pc}
 800190c:	20000214 	.word	0x20000214

08001910 <HAL_TIM_PeriodElapsedCallback>:



void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001910:	b5b0      	push	{r4, r5, r7, lr}
 8001912:	b088      	sub	sp, #32
 8001914:	af02      	add	r7, sp, #8
 8001916:	6078      	str	r0, [r7, #4]
  // Check which version of the timer triggered this callback and toggle LED
  if (htim == &htim2 )
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	4a6d      	ldr	r2, [pc, #436]	; (8001ad0 <HAL_TIM_PeriodElapsedCallback+0x1c0>)
 800191c:	4293      	cmp	r3, r2
 800191e:	f040 80c8 	bne.w	8001ab2 <HAL_TIM_PeriodElapsedCallback+0x1a2>
  {



    index1+=1;
 8001922:	4b6c      	ldr	r3, [pc, #432]	; (8001ad4 <HAL_TIM_PeriodElapsedCallback+0x1c4>)
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	3301      	adds	r3, #1
 8001928:	4a6a      	ldr	r2, [pc, #424]	; (8001ad4 <HAL_TIM_PeriodElapsedCallback+0x1c4>)
 800192a:	6013      	str	r3, [r2, #0]
    uint16_t read_raw=read(&hspi1, SPI1_CSn_GPIO_Port,SPI1_CSn_Pin,AS5048A_ANGLE);
 800192c:	f643 73ff 	movw	r3, #16383	; 0x3fff
 8001930:	2201      	movs	r2, #1
 8001932:	4969      	ldr	r1, [pc, #420]	; (8001ad8 <HAL_TIM_PeriodElapsedCallback+0x1c8>)
 8001934:	4869      	ldr	r0, [pc, #420]	; (8001adc <HAL_TIM_PeriodElapsedCallback+0x1cc>)
 8001936:	f7ff fc0f 	bl	8001158 <read>
 800193a:	4603      	mov	r3, r0
 800193c:	82fb      	strh	r3, [r7, #22]
    float angle_now=(float)read_raw /(float)MAX_ANGLE_VALUE *2*M_PI*dir;
 800193e:	8afb      	ldrh	r3, [r7, #22]
 8001940:	4618      	mov	r0, r3
 8001942:	f7ff f9a7 	bl	8000c94 <__aeabi_ui2f>
 8001946:	4603      	mov	r3, r0
 8001948:	f04f 418c 	mov.w	r1, #1174405120	; 0x46000000
 800194c:	4618      	mov	r0, r3
 800194e:	f7ff faad 	bl	8000eac <__aeabi_fdiv>
 8001952:	4603      	mov	r3, r0
 8001954:	4619      	mov	r1, r3
 8001956:	4618      	mov	r0, r3
 8001958:	f7ff f8ec 	bl	8000b34 <__addsf3>
 800195c:	4603      	mov	r3, r0
 800195e:	4618      	mov	r0, r3
 8001960:	f7fe fd62 	bl	8000428 <__aeabi_f2d>
 8001964:	a356      	add	r3, pc, #344	; (adr r3, 8001ac0 <HAL_TIM_PeriodElapsedCallback+0x1b0>)
 8001966:	e9d3 2300 	ldrd	r2, r3, [r3]
 800196a:	f7fe fdb5 	bl	80004d8 <__aeabi_dmul>
 800196e:	4602      	mov	r2, r0
 8001970:	460b      	mov	r3, r1
 8001972:	4614      	mov	r4, r2
 8001974:	461d      	mov	r5, r3
 8001976:	4b5a      	ldr	r3, [pc, #360]	; (8001ae0 <HAL_TIM_PeriodElapsedCallback+0x1d0>)
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	4618      	mov	r0, r3
 800197c:	f7fe fd42 	bl	8000404 <__aeabi_i2d>
 8001980:	4602      	mov	r2, r0
 8001982:	460b      	mov	r3, r1
 8001984:	4620      	mov	r0, r4
 8001986:	4629      	mov	r1, r5
 8001988:	f7fe fda6 	bl	80004d8 <__aeabi_dmul>
 800198c:	4602      	mov	r2, r0
 800198e:	460b      	mov	r3, r1
 8001990:	4610      	mov	r0, r2
 8001992:	4619      	mov	r1, r3
 8001994:	f7ff f878 	bl	8000a88 <__aeabi_d2f>
 8001998:	4603      	mov	r3, r0
 800199a:	613b      	str	r3, [r7, #16]
    float angle_error=motor_target-angle_now;
 800199c:	4b51      	ldr	r3, [pc, #324]	; (8001ae4 <HAL_TIM_PeriodElapsedCallback+0x1d4>)
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	6939      	ldr	r1, [r7, #16]
 80019a2:	4618      	mov	r0, r3
 80019a4:	f7ff f8c4 	bl	8000b30 <__aeabi_fsub>
 80019a8:	4603      	mov	r3, r0
 80019aa:	60fb      	str	r3, [r7, #12]

    angle_error=_normalizeAngle(angle_error);
 80019ac:	68f8      	ldr	r0, [r7, #12]
 80019ae:	f000 f8b3 	bl	8001b18 <_normalizeAngle>
 80019b2:	60f8      	str	r0, [r7, #12]
    if (angle_error > M_PI){
 80019b4:	68f8      	ldr	r0, [r7, #12]
 80019b6:	f7fe fd37 	bl	8000428 <__aeabi_f2d>
 80019ba:	a341      	add	r3, pc, #260	; (adr r3, 8001ac0 <HAL_TIM_PeriodElapsedCallback+0x1b0>)
 80019bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019c0:	f7ff f81a 	bl	80009f8 <__aeabi_dcmpgt>
 80019c4:	4603      	mov	r3, r0
 80019c6:	2b00      	cmp	r3, #0
 80019c8:	d00f      	beq.n	80019ea <HAL_TIM_PeriodElapsedCallback+0xda>
    	angle_error-=2*M_PI;
 80019ca:	68f8      	ldr	r0, [r7, #12]
 80019cc:	f7fe fd2c 	bl	8000428 <__aeabi_f2d>
 80019d0:	a33d      	add	r3, pc, #244	; (adr r3, 8001ac8 <HAL_TIM_PeriodElapsedCallback+0x1b8>)
 80019d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019d6:	f7fe fbc7 	bl	8000168 <__aeabi_dsub>
 80019da:	4602      	mov	r2, r0
 80019dc:	460b      	mov	r3, r1
 80019de:	4610      	mov	r0, r2
 80019e0:	4619      	mov	r1, r3
 80019e2:	f7ff f851 	bl	8000a88 <__aeabi_d2f>
 80019e6:	4603      	mov	r3, r0
 80019e8:	60fb      	str	r3, [r7, #12]
    }
//    close loop position control
//    setPhaseVoltage(_constrain(Kp*(angle_error)/M_PI*180,-voltage_power_supply/2,voltage_power_supply/2),0,_electricalAngle(angle_now,pole_pairs),TIM1);
//    open looop speed control
        velocityOpenloop(5,5.5,TIM1);
 80019ea:	4a3f      	ldr	r2, [pc, #252]	; (8001ae8 <HAL_TIM_PeriodElapsedCallback+0x1d8>)
 80019ec:	493f      	ldr	r1, [pc, #252]	; (8001aec <HAL_TIM_PeriodElapsedCallback+0x1dc>)
 80019ee:	4840      	ldr	r0, [pc, #256]	; (8001af0 <HAL_TIM_PeriodElapsedCallback+0x1e0>)
 80019f0:	f000 f8f2 	bl	8001bd8 <velocityOpenloop>
//    sprintf(data, "angle_now : %i \n", (int) floor(angle_now*180/M_PI));
//        CDC_Transmit_FS((uint8_t*) data, strlen(data));
//    sprintf(data, "angle_error : %i \n", (int) floor(angle_error/M_PI*180));
//    CDC_Transmit_FS((uint8_t*) data, strlen(data));

    ADC_Select_CH0();
 80019f4:	f7ff ff32 	bl	800185c <ADC_Select_CH0>
	HAL_ADC_Start(&hadc1);
 80019f8:	483e      	ldr	r0, [pc, #248]	; (8001af4 <HAL_TIM_PeriodElapsedCallback+0x1e4>)
 80019fa:	f000 fe3d 	bl	8002678 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc1, 1000);
 80019fe:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001a02:	483c      	ldr	r0, [pc, #240]	; (8001af4 <HAL_TIM_PeriodElapsedCallback+0x1e4>)
 8001a04:	f000 ff12 	bl	800282c <HAL_ADC_PollForConversion>
	ADC_VAL[0] = HAL_ADC_GetValue(&hadc1);
 8001a08:	483a      	ldr	r0, [pc, #232]	; (8001af4 <HAL_TIM_PeriodElapsedCallback+0x1e4>)
 8001a0a:	f001 f815 	bl	8002a38 <HAL_ADC_GetValue>
 8001a0e:	4603      	mov	r3, r0
 8001a10:	b29a      	uxth	r2, r3
 8001a12:	4b39      	ldr	r3, [pc, #228]	; (8001af8 <HAL_TIM_PeriodElapsedCallback+0x1e8>)
 8001a14:	801a      	strh	r2, [r3, #0]
	HAL_ADC_Stop(&hadc1);
 8001a16:	4837      	ldr	r0, [pc, #220]	; (8001af4 <HAL_TIM_PeriodElapsedCallback+0x1e4>)
 8001a18:	f000 fedc 	bl	80027d4 <HAL_ADC_Stop>

	ADC_Select_CH1();
 8001a1c:	f7ff ff3c 	bl	8001898 <ADC_Select_CH1>
	HAL_ADC_Start(&hadc1);
 8001a20:	4834      	ldr	r0, [pc, #208]	; (8001af4 <HAL_TIM_PeriodElapsedCallback+0x1e4>)
 8001a22:	f000 fe29 	bl	8002678 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc1, 1000);
 8001a26:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001a2a:	4832      	ldr	r0, [pc, #200]	; (8001af4 <HAL_TIM_PeriodElapsedCallback+0x1e4>)
 8001a2c:	f000 fefe 	bl	800282c <HAL_ADC_PollForConversion>
	ADC_VAL[1] = HAL_ADC_GetValue(&hadc1);
 8001a30:	4830      	ldr	r0, [pc, #192]	; (8001af4 <HAL_TIM_PeriodElapsedCallback+0x1e4>)
 8001a32:	f001 f801 	bl	8002a38 <HAL_ADC_GetValue>
 8001a36:	4603      	mov	r3, r0
 8001a38:	b29a      	uxth	r2, r3
 8001a3a:	4b2f      	ldr	r3, [pc, #188]	; (8001af8 <HAL_TIM_PeriodElapsedCallback+0x1e8>)
 8001a3c:	805a      	strh	r2, [r3, #2]
	HAL_ADC_Stop(&hadc1);
 8001a3e:	482d      	ldr	r0, [pc, #180]	; (8001af4 <HAL_TIM_PeriodElapsedCallback+0x1e4>)
 8001a40:	f000 fec8 	bl	80027d4 <HAL_ADC_Stop>

	ADC_Select_CH2();
 8001a44:	f7ff ff46 	bl	80018d4 <ADC_Select_CH2>
	HAL_ADC_Start(&hadc1);
 8001a48:	482a      	ldr	r0, [pc, #168]	; (8001af4 <HAL_TIM_PeriodElapsedCallback+0x1e4>)
 8001a4a:	f000 fe15 	bl	8002678 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc1, 1000);
 8001a4e:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001a52:	4828      	ldr	r0, [pc, #160]	; (8001af4 <HAL_TIM_PeriodElapsedCallback+0x1e4>)
 8001a54:	f000 feea 	bl	800282c <HAL_ADC_PollForConversion>
	ADC_VAL[2] = HAL_ADC_GetValue(&hadc1);
 8001a58:	4826      	ldr	r0, [pc, #152]	; (8001af4 <HAL_TIM_PeriodElapsedCallback+0x1e4>)
 8001a5a:	f000 ffed 	bl	8002a38 <HAL_ADC_GetValue>
 8001a5e:	4603      	mov	r3, r0
 8001a60:	b29a      	uxth	r2, r3
 8001a62:	4b25      	ldr	r3, [pc, #148]	; (8001af8 <HAL_TIM_PeriodElapsedCallback+0x1e8>)
 8001a64:	809a      	strh	r2, [r3, #4]
	HAL_ADC_Stop(&hadc1);
 8001a66:	4823      	ldr	r0, [pc, #140]	; (8001af4 <HAL_TIM_PeriodElapsedCallback+0x1e4>)
 8001a68:	f000 feb4 	bl	80027d4 <HAL_ADC_Stop>
	sprintf(data, "sense_u: %u, sense_v: %u, sense_w: %u \n", ADC_VAL[0], ADC_VAL[1], ADC_VAL[2] );
 8001a6c:	4b22      	ldr	r3, [pc, #136]	; (8001af8 <HAL_TIM_PeriodElapsedCallback+0x1e8>)
 8001a6e:	881b      	ldrh	r3, [r3, #0]
 8001a70:	461a      	mov	r2, r3
 8001a72:	4b21      	ldr	r3, [pc, #132]	; (8001af8 <HAL_TIM_PeriodElapsedCallback+0x1e8>)
 8001a74:	885b      	ldrh	r3, [r3, #2]
 8001a76:	4619      	mov	r1, r3
 8001a78:	4b1f      	ldr	r3, [pc, #124]	; (8001af8 <HAL_TIM_PeriodElapsedCallback+0x1e8>)
 8001a7a:	889b      	ldrh	r3, [r3, #4]
 8001a7c:	9300      	str	r3, [sp, #0]
 8001a7e:	460b      	mov	r3, r1
 8001a80:	491e      	ldr	r1, [pc, #120]	; (8001afc <HAL_TIM_PeriodElapsedCallback+0x1ec>)
 8001a82:	481f      	ldr	r0, [pc, #124]	; (8001b00 <HAL_TIM_PeriodElapsedCallback+0x1f0>)
 8001a84:	f00a f84a 	bl	800bb1c <siprintf>
	CDC_Transmit_FS((uint8_t*) data, strlen(data));
 8001a88:	481d      	ldr	r0, [pc, #116]	; (8001b00 <HAL_TIM_PeriodElapsedCallback+0x1f0>)
 8001a8a:	f7fe fb61 	bl	8000150 <strlen>
 8001a8e:	4603      	mov	r3, r0
 8001a90:	b29b      	uxth	r3, r3
 8001a92:	4619      	mov	r1, r3
 8001a94:	481a      	ldr	r0, [pc, #104]	; (8001b00 <HAL_TIM_PeriodElapsedCallback+0x1f0>)
 8001a96:	f009 fc31 	bl	800b2fc <CDC_Transmit_FS>

    if (index1 == 200){
 8001a9a:	4b0e      	ldr	r3, [pc, #56]	; (8001ad4 <HAL_TIM_PeriodElapsedCallback+0x1c4>)
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	2bc8      	cmp	r3, #200	; 0xc8
 8001aa0:	d107      	bne.n	8001ab2 <HAL_TIM_PeriodElapsedCallback+0x1a2>
    	HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 8001aa2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001aa6:	4817      	ldr	r0, [pc, #92]	; (8001b04 <HAL_TIM_PeriodElapsedCallback+0x1f4>)
 8001aa8:	f001 fc10 	bl	80032cc <HAL_GPIO_TogglePin>
    	index1=0;
 8001aac:	4b09      	ldr	r3, [pc, #36]	; (8001ad4 <HAL_TIM_PeriodElapsedCallback+0x1c4>)
 8001aae:	2200      	movs	r2, #0
 8001ab0:	601a      	str	r2, [r3, #0]
    }
  }
}
 8001ab2:	bf00      	nop
 8001ab4:	3718      	adds	r7, #24
 8001ab6:	46bd      	mov	sp, r7
 8001ab8:	bdb0      	pop	{r4, r5, r7, pc}
 8001aba:	bf00      	nop
 8001abc:	f3af 8000 	nop.w
 8001ac0:	54442d18 	.word	0x54442d18
 8001ac4:	400921fb 	.word	0x400921fb
 8001ac8:	54442d18 	.word	0x54442d18
 8001acc:	401921fb 	.word	0x401921fb
 8001ad0:	200002e4 	.word	0x200002e4
 8001ad4:	20000368 	.word	0x20000368
 8001ad8:	40010c00 	.word	0x40010c00
 8001adc:	20000244 	.word	0x20000244
 8001ae0:	2000000c 	.word	0x2000000c
 8001ae4:	20000014 	.word	0x20000014
 8001ae8:	40012c00 	.word	0x40012c00
 8001aec:	40b00000 	.word	0x40b00000
 8001af0:	40a00000 	.word	0x40a00000
 8001af4:	20000214 	.word	0x20000214
 8001af8:	2000036c 	.word	0x2000036c
 8001afc:	0800d784 	.word	0x0800d784
 8001b00:	2000032c 	.word	0x2000032c
 8001b04:	40011000 	.word	0x40011000

08001b08 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001b08:	b480      	push	{r7}
 8001b0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* USER CODE END Error_Handler_Debug */
}
 8001b0c:	bf00      	nop
 8001b0e:	46bd      	mov	sp, r7
 8001b10:	bc80      	pop	{r7}
 8001b12:	4770      	bx	lr
 8001b14:	0000      	movs	r0, r0
	...

08001b18 <_normalizeAngle>:
extern float shaft_angle;
extern int dir;
extern float voltage_limit;
extern float voltage_power_supply;
extern int period;
float _normalizeAngle(float angle){
 8001b18:	b580      	push	{r7, lr}
 8001b1a:	b084      	sub	sp, #16
 8001b1c:	af00      	add	r7, sp, #0
 8001b1e:	6078      	str	r0, [r7, #4]
  float a = fmod(angle, 2*M_PI);   //取余运算可以用于归一化，列出特殊值例子算便知
 8001b20:	6878      	ldr	r0, [r7, #4]
 8001b22:	f7fe fc81 	bl	8000428 <__aeabi_f2d>
 8001b26:	a316      	add	r3, pc, #88	; (adr r3, 8001b80 <_normalizeAngle+0x68>)
 8001b28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b2c:	f00a fda4 	bl	800c678 <fmod>
 8001b30:	4602      	mov	r2, r0
 8001b32:	460b      	mov	r3, r1
 8001b34:	4610      	mov	r0, r2
 8001b36:	4619      	mov	r1, r3
 8001b38:	f7fe ffa6 	bl	8000a88 <__aeabi_d2f>
 8001b3c:	4603      	mov	r3, r0
 8001b3e:	60fb      	str	r3, [r7, #12]
  return a >= 0 ? a : (a + 2*M_PI);
 8001b40:	f04f 0100 	mov.w	r1, #0
 8001b44:	68f8      	ldr	r0, [r7, #12]
 8001b46:	f7ff faaf 	bl	80010a8 <__aeabi_fcmpge>
 8001b4a:	4603      	mov	r3, r0
 8001b4c:	2b00      	cmp	r3, #0
 8001b4e:	d001      	beq.n	8001b54 <_normalizeAngle+0x3c>
 8001b50:	68fb      	ldr	r3, [r7, #12]
 8001b52:	e00e      	b.n	8001b72 <_normalizeAngle+0x5a>
 8001b54:	68f8      	ldr	r0, [r7, #12]
 8001b56:	f7fe fc67 	bl	8000428 <__aeabi_f2d>
 8001b5a:	a309      	add	r3, pc, #36	; (adr r3, 8001b80 <_normalizeAngle+0x68>)
 8001b5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b60:	f7fe fb04 	bl	800016c <__adddf3>
 8001b64:	4602      	mov	r2, r0
 8001b66:	460b      	mov	r3, r1
 8001b68:	4610      	mov	r0, r2
 8001b6a:	4619      	mov	r1, r3
 8001b6c:	f7fe ff8c 	bl	8000a88 <__aeabi_d2f>
 8001b70:	4603      	mov	r3, r0
  //可以将三目运算符视为 if-else 语句的简化形式。
  //fmod 函数的余数的符号与除数相同。因此，当 angle 的值为负数时，余数的符号将与 _2M_PI 的符号相反。
  //也就是说，如果 angle 的值小于 0 且 _2M_PI 的值为正数，则 fmod(angle, _2M_PI) 的余数将为负数。
  //例如，当 angle 的值为 -M_PI/2，_2M_PI 的值为 2M_PI 时，fmod(angle, _2M_PI) 将返回一个负数。
  //在这种情况下，可以通过将负数的余数加上 _2M_PI 来将角度归一化到 [0, 2M_PI] 的范围内，以确保角度的值始终为正数。
}
 8001b72:	4618      	mov	r0, r3
 8001b74:	3710      	adds	r7, #16
 8001b76:	46bd      	mov	sp, r7
 8001b78:	bd80      	pop	{r7, pc}
 8001b7a:	bf00      	nop
 8001b7c:	f3af 8000 	nop.w
 8001b80:	54442d18 	.word	0x54442d18
 8001b84:	401921fb 	.word	0x401921fb

08001b88 <_electricalAngle>:

float _electricalAngle(float shaft_angle, int pole_pairs) {
 8001b88:	b580      	push	{r7, lr}
 8001b8a:	b082      	sub	sp, #8
 8001b8c:	af00      	add	r7, sp, #0
 8001b8e:	6078      	str	r0, [r7, #4]
 8001b90:	6039      	str	r1, [r7, #0]
  return _normalizeAngle(((float)(dir * pole_pairs)*shaft_angle)-zero_electric_angle);
 8001b92:	4b0f      	ldr	r3, [pc, #60]	; (8001bd0 <_electricalAngle+0x48>)
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	683a      	ldr	r2, [r7, #0]
 8001b98:	fb02 f303 	mul.w	r3, r2, r3
 8001b9c:	4618      	mov	r0, r3
 8001b9e:	f7ff f87d 	bl	8000c9c <__aeabi_i2f>
 8001ba2:	4603      	mov	r3, r0
 8001ba4:	6879      	ldr	r1, [r7, #4]
 8001ba6:	4618      	mov	r0, r3
 8001ba8:	f7ff f8cc 	bl	8000d44 <__aeabi_fmul>
 8001bac:	4603      	mov	r3, r0
 8001bae:	461a      	mov	r2, r3
 8001bb0:	4b08      	ldr	r3, [pc, #32]	; (8001bd4 <_electricalAngle+0x4c>)
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	4619      	mov	r1, r3
 8001bb6:	4610      	mov	r0, r2
 8001bb8:	f7fe ffba 	bl	8000b30 <__aeabi_fsub>
 8001bbc:	4603      	mov	r3, r0
 8001bbe:	4618      	mov	r0, r3
 8001bc0:	f7ff ffaa 	bl	8001b18 <_normalizeAngle>
 8001bc4:	4603      	mov	r3, r0
}
 8001bc6:	4618      	mov	r0, r3
 8001bc8:	3708      	adds	r7, #8
 8001bca:	46bd      	mov	sp, r7
 8001bcc:	bd80      	pop	{r7, pc}
 8001bce:	bf00      	nop
 8001bd0:	2000000c 	.word	0x2000000c
 8001bd4:	20000360 	.word	0x20000360

08001bd8 <velocityOpenloop>:



//开环速度函数
float velocityOpenloop(float target_velocity, float Uq, TIM_TypeDef * TIM_BASE){
 8001bd8:	b580      	push	{r7, lr}
 8001bda:	b086      	sub	sp, #24
 8001bdc:	af00      	add	r7, sp, #0
 8001bde:	60f8      	str	r0, [r7, #12]
 8001be0:	60b9      	str	r1, [r7, #8]
 8001be2:	607a      	str	r2, [r7, #4]
//	uint32_t now_us = HAL_GetTick();
//  Provides a tick value in microseconds.

  //计算当前每个Loop的运行时间间隔
//  float Ts = (now_us - open_loop_timestamp) * 1e-3f;
	float Ts=5E-3f;
 8001be4:	4b14      	ldr	r3, [pc, #80]	; (8001c38 <velocityOpenloop+0x60>)
 8001be6:	617b      	str	r3, [r7, #20]

  // 通过乘以时间间隔和目标速度来计算需要转动的机械角度，存储在 shaft_angle 变量中。
  //在此之前，还需要对轴角度进行归一化，以确保其值在 0 到 2π 之间。
  shaft_angle = _normalizeAngle(shaft_angle + target_velocity*Ts);
 8001be8:	6979      	ldr	r1, [r7, #20]
 8001bea:	68f8      	ldr	r0, [r7, #12]
 8001bec:	f7ff f8aa 	bl	8000d44 <__aeabi_fmul>
 8001bf0:	4603      	mov	r3, r0
 8001bf2:	461a      	mov	r2, r3
 8001bf4:	4b11      	ldr	r3, [pc, #68]	; (8001c3c <velocityOpenloop+0x64>)
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	4619      	mov	r1, r3
 8001bfa:	4610      	mov	r0, r2
 8001bfc:	f7fe ff9a 	bl	8000b34 <__addsf3>
 8001c00:	4603      	mov	r3, r0
 8001c02:	4618      	mov	r0, r3
 8001c04:	f7ff ff88 	bl	8001b18 <_normalizeAngle>
 8001c08:	4603      	mov	r3, r0
 8001c0a:	4a0c      	ldr	r2, [pc, #48]	; (8001c3c <velocityOpenloop+0x64>)
 8001c0c:	6013      	str	r3, [r2, #0]
  //因此，电机轴的转动角度取决于目标速度和时间间隔的乘积。

  // Uq is not related to voltage limit


  setPhaseVoltage(Uq,  0, _electricalAngle(shaft_angle, pole_pairs),TIM_BASE);
 8001c0e:	4b0b      	ldr	r3, [pc, #44]	; (8001c3c <velocityOpenloop+0x64>)
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	4a0b      	ldr	r2, [pc, #44]	; (8001c40 <velocityOpenloop+0x68>)
 8001c14:	6812      	ldr	r2, [r2, #0]
 8001c16:	4611      	mov	r1, r2
 8001c18:	4618      	mov	r0, r3
 8001c1a:	f7ff ffb5 	bl	8001b88 <_electricalAngle>
 8001c1e:	4602      	mov	r2, r0
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	f04f 0100 	mov.w	r1, #0
 8001c26:	68b8      	ldr	r0, [r7, #8]
 8001c28:	f000 f92e 	bl	8001e88 <setPhaseVoltage>

//  open_loop_timestamp = now_us;  //用于计算下一个时间间隔

  return Uq;
 8001c2c:	68bb      	ldr	r3, [r7, #8]
}
 8001c2e:	4618      	mov	r0, r3
 8001c30:	3718      	adds	r7, #24
 8001c32:	46bd      	mov	sp, r7
 8001c34:	bd80      	pop	{r7, pc}
 8001c36:	bf00      	nop
 8001c38:	3ba3d70a 	.word	0x3ba3d70a
 8001c3c:	20000364 	.word	0x20000364
 8001c40:	20000010 	.word	0x20000010

08001c44 <setPwm>:





void setPwm(float Ua, float Ub, float Uc, TIM_TypeDef * TIM_BASE) {
 8001c44:	b580      	push	{r7, lr}
 8001c46:	b088      	sub	sp, #32
 8001c48:	af00      	add	r7, sp, #0
 8001c4a:	60f8      	str	r0, [r7, #12]
 8001c4c:	60b9      	str	r1, [r7, #8]
 8001c4e:	607a      	str	r2, [r7, #4]
 8001c50:	603b      	str	r3, [r7, #0]

//	// 限制上限
	Ua = _constrain(Ua, 0.0f, voltage_limit);
 8001c52:	f04f 0100 	mov.w	r1, #0
 8001c56:	68f8      	ldr	r0, [r7, #12]
 8001c58:	f7ff fa12 	bl	8001080 <__aeabi_fcmplt>
 8001c5c:	4603      	mov	r3, r0
 8001c5e:	2b00      	cmp	r3, #0
 8001c60:	d002      	beq.n	8001c68 <setPwm+0x24>
 8001c62:	f04f 0300 	mov.w	r3, #0
 8001c66:	e00c      	b.n	8001c82 <setPwm+0x3e>
 8001c68:	4b83      	ldr	r3, [pc, #524]	; (8001e78 <setPwm+0x234>)
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	4619      	mov	r1, r3
 8001c6e:	68f8      	ldr	r0, [r7, #12]
 8001c70:	f7ff fa24 	bl	80010bc <__aeabi_fcmpgt>
 8001c74:	4603      	mov	r3, r0
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d002      	beq.n	8001c80 <setPwm+0x3c>
 8001c7a:	4b7f      	ldr	r3, [pc, #508]	; (8001e78 <setPwm+0x234>)
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	e000      	b.n	8001c82 <setPwm+0x3e>
 8001c80:	68fb      	ldr	r3, [r7, #12]
 8001c82:	60fb      	str	r3, [r7, #12]
	Ub = _constrain(Ub, 0.0f, voltage_limit);
 8001c84:	f04f 0100 	mov.w	r1, #0
 8001c88:	68b8      	ldr	r0, [r7, #8]
 8001c8a:	f7ff f9f9 	bl	8001080 <__aeabi_fcmplt>
 8001c8e:	4603      	mov	r3, r0
 8001c90:	2b00      	cmp	r3, #0
 8001c92:	d002      	beq.n	8001c9a <setPwm+0x56>
 8001c94:	f04f 0300 	mov.w	r3, #0
 8001c98:	e00c      	b.n	8001cb4 <setPwm+0x70>
 8001c9a:	4b77      	ldr	r3, [pc, #476]	; (8001e78 <setPwm+0x234>)
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	4619      	mov	r1, r3
 8001ca0:	68b8      	ldr	r0, [r7, #8]
 8001ca2:	f7ff fa0b 	bl	80010bc <__aeabi_fcmpgt>
 8001ca6:	4603      	mov	r3, r0
 8001ca8:	2b00      	cmp	r3, #0
 8001caa:	d002      	beq.n	8001cb2 <setPwm+0x6e>
 8001cac:	4b72      	ldr	r3, [pc, #456]	; (8001e78 <setPwm+0x234>)
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	e000      	b.n	8001cb4 <setPwm+0x70>
 8001cb2:	68bb      	ldr	r3, [r7, #8]
 8001cb4:	60bb      	str	r3, [r7, #8]
	Uc = _constrain(Uc, 0.0f, voltage_limit);
 8001cb6:	f04f 0100 	mov.w	r1, #0
 8001cba:	6878      	ldr	r0, [r7, #4]
 8001cbc:	f7ff f9e0 	bl	8001080 <__aeabi_fcmplt>
 8001cc0:	4603      	mov	r3, r0
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	d002      	beq.n	8001ccc <setPwm+0x88>
 8001cc6:	f04f 0300 	mov.w	r3, #0
 8001cca:	e00c      	b.n	8001ce6 <setPwm+0xa2>
 8001ccc:	4b6a      	ldr	r3, [pc, #424]	; (8001e78 <setPwm+0x234>)
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	4619      	mov	r1, r3
 8001cd2:	6878      	ldr	r0, [r7, #4]
 8001cd4:	f7ff f9f2 	bl	80010bc <__aeabi_fcmpgt>
 8001cd8:	4603      	mov	r3, r0
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	d002      	beq.n	8001ce4 <setPwm+0xa0>
 8001cde:	4b66      	ldr	r3, [pc, #408]	; (8001e78 <setPwm+0x234>)
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	e000      	b.n	8001ce6 <setPwm+0xa2>
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	607b      	str	r3, [r7, #4]
	// 计算占空比
	// 限制占空比从0到1
	float dc_a = _constrain(Ua / voltage_power_supply, 0.0f , 1.0f );
 8001ce8:	4b64      	ldr	r3, [pc, #400]	; (8001e7c <setPwm+0x238>)
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	4619      	mov	r1, r3
 8001cee:	68f8      	ldr	r0, [r7, #12]
 8001cf0:	f7ff f8dc 	bl	8000eac <__aeabi_fdiv>
 8001cf4:	4603      	mov	r3, r0
 8001cf6:	f04f 0100 	mov.w	r1, #0
 8001cfa:	4618      	mov	r0, r3
 8001cfc:	f7ff f9c0 	bl	8001080 <__aeabi_fcmplt>
 8001d00:	4603      	mov	r3, r0
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	d002      	beq.n	8001d0c <setPwm+0xc8>
 8001d06:	f04f 0300 	mov.w	r3, #0
 8001d0a:	e018      	b.n	8001d3e <setPwm+0xfa>
 8001d0c:	4b5b      	ldr	r3, [pc, #364]	; (8001e7c <setPwm+0x238>)
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	4619      	mov	r1, r3
 8001d12:	68f8      	ldr	r0, [r7, #12]
 8001d14:	f7ff f8ca 	bl	8000eac <__aeabi_fdiv>
 8001d18:	4603      	mov	r3, r0
 8001d1a:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8001d1e:	4618      	mov	r0, r3
 8001d20:	f7ff f9cc 	bl	80010bc <__aeabi_fcmpgt>
 8001d24:	4603      	mov	r3, r0
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d002      	beq.n	8001d30 <setPwm+0xec>
 8001d2a:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8001d2e:	e006      	b.n	8001d3e <setPwm+0xfa>
 8001d30:	4b52      	ldr	r3, [pc, #328]	; (8001e7c <setPwm+0x238>)
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	4619      	mov	r1, r3
 8001d36:	68f8      	ldr	r0, [r7, #12]
 8001d38:	f7ff f8b8 	bl	8000eac <__aeabi_fdiv>
 8001d3c:	4603      	mov	r3, r0
 8001d3e:	61fb      	str	r3, [r7, #28]
	float dc_b = _constrain(Ub / voltage_power_supply, 0.0f , 1.0f );
 8001d40:	4b4e      	ldr	r3, [pc, #312]	; (8001e7c <setPwm+0x238>)
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	4619      	mov	r1, r3
 8001d46:	68b8      	ldr	r0, [r7, #8]
 8001d48:	f7ff f8b0 	bl	8000eac <__aeabi_fdiv>
 8001d4c:	4603      	mov	r3, r0
 8001d4e:	f04f 0100 	mov.w	r1, #0
 8001d52:	4618      	mov	r0, r3
 8001d54:	f7ff f994 	bl	8001080 <__aeabi_fcmplt>
 8001d58:	4603      	mov	r3, r0
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	d002      	beq.n	8001d64 <setPwm+0x120>
 8001d5e:	f04f 0300 	mov.w	r3, #0
 8001d62:	e018      	b.n	8001d96 <setPwm+0x152>
 8001d64:	4b45      	ldr	r3, [pc, #276]	; (8001e7c <setPwm+0x238>)
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	4619      	mov	r1, r3
 8001d6a:	68b8      	ldr	r0, [r7, #8]
 8001d6c:	f7ff f89e 	bl	8000eac <__aeabi_fdiv>
 8001d70:	4603      	mov	r3, r0
 8001d72:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8001d76:	4618      	mov	r0, r3
 8001d78:	f7ff f9a0 	bl	80010bc <__aeabi_fcmpgt>
 8001d7c:	4603      	mov	r3, r0
 8001d7e:	2b00      	cmp	r3, #0
 8001d80:	d002      	beq.n	8001d88 <setPwm+0x144>
 8001d82:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8001d86:	e006      	b.n	8001d96 <setPwm+0x152>
 8001d88:	4b3c      	ldr	r3, [pc, #240]	; (8001e7c <setPwm+0x238>)
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	4619      	mov	r1, r3
 8001d8e:	68b8      	ldr	r0, [r7, #8]
 8001d90:	f7ff f88c 	bl	8000eac <__aeabi_fdiv>
 8001d94:	4603      	mov	r3, r0
 8001d96:	61bb      	str	r3, [r7, #24]
	float dc_c = _constrain(Uc / voltage_power_supply, 0.0f , 1.0f );
 8001d98:	4b38      	ldr	r3, [pc, #224]	; (8001e7c <setPwm+0x238>)
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	4619      	mov	r1, r3
 8001d9e:	6878      	ldr	r0, [r7, #4]
 8001da0:	f7ff f884 	bl	8000eac <__aeabi_fdiv>
 8001da4:	4603      	mov	r3, r0
 8001da6:	f04f 0100 	mov.w	r1, #0
 8001daa:	4618      	mov	r0, r3
 8001dac:	f7ff f968 	bl	8001080 <__aeabi_fcmplt>
 8001db0:	4603      	mov	r3, r0
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	d002      	beq.n	8001dbc <setPwm+0x178>
 8001db6:	f04f 0300 	mov.w	r3, #0
 8001dba:	e018      	b.n	8001dee <setPwm+0x1aa>
 8001dbc:	4b2f      	ldr	r3, [pc, #188]	; (8001e7c <setPwm+0x238>)
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	4619      	mov	r1, r3
 8001dc2:	6878      	ldr	r0, [r7, #4]
 8001dc4:	f7ff f872 	bl	8000eac <__aeabi_fdiv>
 8001dc8:	4603      	mov	r3, r0
 8001dca:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8001dce:	4618      	mov	r0, r3
 8001dd0:	f7ff f974 	bl	80010bc <__aeabi_fcmpgt>
 8001dd4:	4603      	mov	r3, r0
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	d002      	beq.n	8001de0 <setPwm+0x19c>
 8001dda:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8001dde:	e006      	b.n	8001dee <setPwm+0x1aa>
 8001de0:	4b26      	ldr	r3, [pc, #152]	; (8001e7c <setPwm+0x238>)
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	4619      	mov	r1, r3
 8001de6:	6878      	ldr	r0, [r7, #4]
 8001de8:	f7ff f860 	bl	8000eac <__aeabi_fdiv>
 8001dec:	4603      	mov	r3, r0
 8001dee:	617b      	str	r3, [r7, #20]

	//写入PWM到PWM 0 1 2 通道
	TIM_BASE->CCR1 = (uint32_t) roundf(dc_a*period);
 8001df0:	4b23      	ldr	r3, [pc, #140]	; (8001e80 <setPwm+0x23c>)
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	4618      	mov	r0, r3
 8001df6:	f7fe ff51 	bl	8000c9c <__aeabi_i2f>
 8001dfa:	4603      	mov	r3, r0
 8001dfc:	69f9      	ldr	r1, [r7, #28]
 8001dfe:	4618      	mov	r0, r3
 8001e00:	f7fe ffa0 	bl	8000d44 <__aeabi_fmul>
 8001e04:	4603      	mov	r3, r0
 8001e06:	4618      	mov	r0, r3
 8001e08:	f00a fc10 	bl	800c62c <roundf>
 8001e0c:	4603      	mov	r3, r0
 8001e0e:	4618      	mov	r0, r3
 8001e10:	f7ff f95e 	bl	80010d0 <__aeabi_f2uiz>
 8001e14:	4602      	mov	r2, r0
 8001e16:	683b      	ldr	r3, [r7, #0]
 8001e18:	635a      	str	r2, [r3, #52]	; 0x34
	TIM_BASE->CCR2 = (uint32_t) roundf(dc_b*period);
 8001e1a:	4b19      	ldr	r3, [pc, #100]	; (8001e80 <setPwm+0x23c>)
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	4618      	mov	r0, r3
 8001e20:	f7fe ff3c 	bl	8000c9c <__aeabi_i2f>
 8001e24:	4603      	mov	r3, r0
 8001e26:	69b9      	ldr	r1, [r7, #24]
 8001e28:	4618      	mov	r0, r3
 8001e2a:	f7fe ff8b 	bl	8000d44 <__aeabi_fmul>
 8001e2e:	4603      	mov	r3, r0
 8001e30:	4618      	mov	r0, r3
 8001e32:	f00a fbfb 	bl	800c62c <roundf>
 8001e36:	4603      	mov	r3, r0
 8001e38:	4618      	mov	r0, r3
 8001e3a:	f7ff f949 	bl	80010d0 <__aeabi_f2uiz>
 8001e3e:	4602      	mov	r2, r0
 8001e40:	683b      	ldr	r3, [r7, #0]
 8001e42:	639a      	str	r2, [r3, #56]	; 0x38
	TIM_BASE->CCR3 = (uint32_t) roundf(dc_c*period);
 8001e44:	4b0e      	ldr	r3, [pc, #56]	; (8001e80 <setPwm+0x23c>)
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	4618      	mov	r0, r3
 8001e4a:	f7fe ff27 	bl	8000c9c <__aeabi_i2f>
 8001e4e:	4603      	mov	r3, r0
 8001e50:	6979      	ldr	r1, [r7, #20]
 8001e52:	4618      	mov	r0, r3
 8001e54:	f7fe ff76 	bl	8000d44 <__aeabi_fmul>
 8001e58:	4603      	mov	r3, r0
 8001e5a:	4618      	mov	r0, r3
 8001e5c:	f00a fbe6 	bl	800c62c <roundf>
 8001e60:	4603      	mov	r3, r0
 8001e62:	4618      	mov	r0, r3
 8001e64:	f7ff f934 	bl	80010d0 <__aeabi_f2uiz>
 8001e68:	4602      	mov	r2, r0
 8001e6a:	683b      	ldr	r3, [r7, #0]
 8001e6c:	63da      	str	r2, [r3, #60]	; 0x3c

}
 8001e6e:	bf00      	nop
 8001e70:	3720      	adds	r7, #32
 8001e72:	46bd      	mov	sp, r7
 8001e74:	bd80      	pop	{r7, pc}
 8001e76:	bf00      	nop
 8001e78:	20000000 	.word	0x20000000
 8001e7c:	20000004 	.word	0x20000004
 8001e80:	20000008 	.word	0x20000008
 8001e84:	00000000 	.word	0x00000000

08001e88 <setPhaseVoltage>:

void setPhaseVoltage(float Uq,float Ud, float angle_el, TIM_TypeDef * TIM_BASE) {
 8001e88:	b5b0      	push	{r4, r5, r7, lr}
 8001e8a:	b08a      	sub	sp, #40	; 0x28
 8001e8c:	af00      	add	r7, sp, #0
 8001e8e:	60f8      	str	r0, [r7, #12]
 8001e90:	60b9      	str	r1, [r7, #8]
 8001e92:	607a      	str	r2, [r7, #4]
 8001e94:	603b      	str	r3, [r7, #0]
  angle_el = _normalizeAngle(angle_el + zero_electric_angle);
 8001e96:	4b6e      	ldr	r3, [pc, #440]	; (8002050 <setPhaseVoltage+0x1c8>)
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	6879      	ldr	r1, [r7, #4]
 8001e9c:	4618      	mov	r0, r3
 8001e9e:	f7fe fe49 	bl	8000b34 <__addsf3>
 8001ea2:	4603      	mov	r3, r0
 8001ea4:	4618      	mov	r0, r3
 8001ea6:	f7ff fe37 	bl	8001b18 <_normalizeAngle>
 8001eaa:	6078      	str	r0, [r7, #4]
  // 帕克逆变换
  float Ualpha =  -Uq*sin(angle_el);
 8001eac:	68fb      	ldr	r3, [r7, #12]
 8001eae:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8001eb2:	4618      	mov	r0, r3
 8001eb4:	f7fe fab8 	bl	8000428 <__aeabi_f2d>
 8001eb8:	4604      	mov	r4, r0
 8001eba:	460d      	mov	r5, r1
 8001ebc:	6878      	ldr	r0, [r7, #4]
 8001ebe:	f7fe fab3 	bl	8000428 <__aeabi_f2d>
 8001ec2:	4602      	mov	r2, r0
 8001ec4:	460b      	mov	r3, r1
 8001ec6:	4610      	mov	r0, r2
 8001ec8:	4619      	mov	r1, r3
 8001eca:	f00a fb69 	bl	800c5a0 <sin>
 8001ece:	4602      	mov	r2, r0
 8001ed0:	460b      	mov	r3, r1
 8001ed2:	4620      	mov	r0, r4
 8001ed4:	4629      	mov	r1, r5
 8001ed6:	f7fe faff 	bl	80004d8 <__aeabi_dmul>
 8001eda:	4602      	mov	r2, r0
 8001edc:	460b      	mov	r3, r1
 8001ede:	4610      	mov	r0, r2
 8001ee0:	4619      	mov	r1, r3
 8001ee2:	f7fe fdd1 	bl	8000a88 <__aeabi_d2f>
 8001ee6:	4603      	mov	r3, r0
 8001ee8:	627b      	str	r3, [r7, #36]	; 0x24
  float Ubeta =   Uq*cos(angle_el);
 8001eea:	68f8      	ldr	r0, [r7, #12]
 8001eec:	f7fe fa9c 	bl	8000428 <__aeabi_f2d>
 8001ef0:	4604      	mov	r4, r0
 8001ef2:	460d      	mov	r5, r1
 8001ef4:	6878      	ldr	r0, [r7, #4]
 8001ef6:	f7fe fa97 	bl	8000428 <__aeabi_f2d>
 8001efa:	4602      	mov	r2, r0
 8001efc:	460b      	mov	r3, r1
 8001efe:	4610      	mov	r0, r2
 8001f00:	4619      	mov	r1, r3
 8001f02:	f00a fa85 	bl	800c410 <cos>
 8001f06:	4602      	mov	r2, r0
 8001f08:	460b      	mov	r3, r1
 8001f0a:	4620      	mov	r0, r4
 8001f0c:	4629      	mov	r1, r5
 8001f0e:	f7fe fae3 	bl	80004d8 <__aeabi_dmul>
 8001f12:	4602      	mov	r2, r0
 8001f14:	460b      	mov	r3, r1
 8001f16:	4610      	mov	r0, r2
 8001f18:	4619      	mov	r1, r3
 8001f1a:	f7fe fdb5 	bl	8000a88 <__aeabi_d2f>
 8001f1e:	4603      	mov	r3, r0
 8001f20:	623b      	str	r3, [r7, #32]

  // 克拉克逆变换
  float Ua = Ualpha + voltage_power_supply/2;
 8001f22:	4b4c      	ldr	r3, [pc, #304]	; (8002054 <setPhaseVoltage+0x1cc>)
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8001f2a:	4618      	mov	r0, r3
 8001f2c:	f7fe ffbe 	bl	8000eac <__aeabi_fdiv>
 8001f30:	4603      	mov	r3, r0
 8001f32:	4619      	mov	r1, r3
 8001f34:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8001f36:	f7fe fdfd 	bl	8000b34 <__addsf3>
 8001f3a:	4603      	mov	r3, r0
 8001f3c:	61fb      	str	r3, [r7, #28]
  float Ub = (sqrt(3)*Ubeta-Ualpha)/2 + voltage_power_supply/2;
 8001f3e:	6a38      	ldr	r0, [r7, #32]
 8001f40:	f7fe fa72 	bl	8000428 <__aeabi_f2d>
 8001f44:	a340      	add	r3, pc, #256	; (adr r3, 8002048 <setPhaseVoltage+0x1c0>)
 8001f46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f4a:	f7fe fac5 	bl	80004d8 <__aeabi_dmul>
 8001f4e:	4602      	mov	r2, r0
 8001f50:	460b      	mov	r3, r1
 8001f52:	4614      	mov	r4, r2
 8001f54:	461d      	mov	r5, r3
 8001f56:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8001f58:	f7fe fa66 	bl	8000428 <__aeabi_f2d>
 8001f5c:	4602      	mov	r2, r0
 8001f5e:	460b      	mov	r3, r1
 8001f60:	4620      	mov	r0, r4
 8001f62:	4629      	mov	r1, r5
 8001f64:	f7fe f900 	bl	8000168 <__aeabi_dsub>
 8001f68:	4602      	mov	r2, r0
 8001f6a:	460b      	mov	r3, r1
 8001f6c:	4610      	mov	r0, r2
 8001f6e:	4619      	mov	r1, r3
 8001f70:	f04f 0200 	mov.w	r2, #0
 8001f74:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001f78:	f7fe fbd8 	bl	800072c <__aeabi_ddiv>
 8001f7c:	4602      	mov	r2, r0
 8001f7e:	460b      	mov	r3, r1
 8001f80:	4614      	mov	r4, r2
 8001f82:	461d      	mov	r5, r3
 8001f84:	4b33      	ldr	r3, [pc, #204]	; (8002054 <setPhaseVoltage+0x1cc>)
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8001f8c:	4618      	mov	r0, r3
 8001f8e:	f7fe ff8d 	bl	8000eac <__aeabi_fdiv>
 8001f92:	4603      	mov	r3, r0
 8001f94:	4618      	mov	r0, r3
 8001f96:	f7fe fa47 	bl	8000428 <__aeabi_f2d>
 8001f9a:	4602      	mov	r2, r0
 8001f9c:	460b      	mov	r3, r1
 8001f9e:	4620      	mov	r0, r4
 8001fa0:	4629      	mov	r1, r5
 8001fa2:	f7fe f8e3 	bl	800016c <__adddf3>
 8001fa6:	4602      	mov	r2, r0
 8001fa8:	460b      	mov	r3, r1
 8001faa:	4610      	mov	r0, r2
 8001fac:	4619      	mov	r1, r3
 8001fae:	f7fe fd6b 	bl	8000a88 <__aeabi_d2f>
 8001fb2:	4603      	mov	r3, r0
 8001fb4:	61bb      	str	r3, [r7, #24]
  float Uc = (-Ualpha-sqrt(3)*Ubeta)/2 + voltage_power_supply/2;
 8001fb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fb8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8001fbc:	4618      	mov	r0, r3
 8001fbe:	f7fe fa33 	bl	8000428 <__aeabi_f2d>
 8001fc2:	4604      	mov	r4, r0
 8001fc4:	460d      	mov	r5, r1
 8001fc6:	6a38      	ldr	r0, [r7, #32]
 8001fc8:	f7fe fa2e 	bl	8000428 <__aeabi_f2d>
 8001fcc:	a31e      	add	r3, pc, #120	; (adr r3, 8002048 <setPhaseVoltage+0x1c0>)
 8001fce:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001fd2:	f7fe fa81 	bl	80004d8 <__aeabi_dmul>
 8001fd6:	4602      	mov	r2, r0
 8001fd8:	460b      	mov	r3, r1
 8001fda:	4620      	mov	r0, r4
 8001fdc:	4629      	mov	r1, r5
 8001fde:	f7fe f8c3 	bl	8000168 <__aeabi_dsub>
 8001fe2:	4602      	mov	r2, r0
 8001fe4:	460b      	mov	r3, r1
 8001fe6:	4610      	mov	r0, r2
 8001fe8:	4619      	mov	r1, r3
 8001fea:	f04f 0200 	mov.w	r2, #0
 8001fee:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001ff2:	f7fe fb9b 	bl	800072c <__aeabi_ddiv>
 8001ff6:	4602      	mov	r2, r0
 8001ff8:	460b      	mov	r3, r1
 8001ffa:	4614      	mov	r4, r2
 8001ffc:	461d      	mov	r5, r3
 8001ffe:	4b15      	ldr	r3, [pc, #84]	; (8002054 <setPhaseVoltage+0x1cc>)
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8002006:	4618      	mov	r0, r3
 8002008:	f7fe ff50 	bl	8000eac <__aeabi_fdiv>
 800200c:	4603      	mov	r3, r0
 800200e:	4618      	mov	r0, r3
 8002010:	f7fe fa0a 	bl	8000428 <__aeabi_f2d>
 8002014:	4602      	mov	r2, r0
 8002016:	460b      	mov	r3, r1
 8002018:	4620      	mov	r0, r4
 800201a:	4629      	mov	r1, r5
 800201c:	f7fe f8a6 	bl	800016c <__adddf3>
 8002020:	4602      	mov	r2, r0
 8002022:	460b      	mov	r3, r1
 8002024:	4610      	mov	r0, r2
 8002026:	4619      	mov	r1, r3
 8002028:	f7fe fd2e 	bl	8000a88 <__aeabi_d2f>
 800202c:	4603      	mov	r3, r0
 800202e:	617b      	str	r3, [r7, #20]
  setPwm(Ua,Ub,Uc,TIM_BASE);
 8002030:	683b      	ldr	r3, [r7, #0]
 8002032:	697a      	ldr	r2, [r7, #20]
 8002034:	69b9      	ldr	r1, [r7, #24]
 8002036:	69f8      	ldr	r0, [r7, #28]
 8002038:	f7ff fe04 	bl	8001c44 <setPwm>
}
 800203c:	bf00      	nop
 800203e:	3728      	adds	r7, #40	; 0x28
 8002040:	46bd      	mov	sp, r7
 8002042:	bdb0      	pop	{r4, r5, r7, pc}
 8002044:	f3af 8000 	nop.w
 8002048:	e8584caa 	.word	0xe8584caa
 800204c:	3ffbb67a 	.word	0x3ffbb67a
 8002050:	20000360 	.word	0x20000360
 8002054:	20000004 	.word	0x20000004

08002058 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002058:	b480      	push	{r7}
 800205a:	b083      	sub	sp, #12
 800205c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800205e:	4b0e      	ldr	r3, [pc, #56]	; (8002098 <HAL_MspInit+0x40>)
 8002060:	699b      	ldr	r3, [r3, #24]
 8002062:	4a0d      	ldr	r2, [pc, #52]	; (8002098 <HAL_MspInit+0x40>)
 8002064:	f043 0301 	orr.w	r3, r3, #1
 8002068:	6193      	str	r3, [r2, #24]
 800206a:	4b0b      	ldr	r3, [pc, #44]	; (8002098 <HAL_MspInit+0x40>)
 800206c:	699b      	ldr	r3, [r3, #24]
 800206e:	f003 0301 	and.w	r3, r3, #1
 8002072:	607b      	str	r3, [r7, #4]
 8002074:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002076:	4b08      	ldr	r3, [pc, #32]	; (8002098 <HAL_MspInit+0x40>)
 8002078:	69db      	ldr	r3, [r3, #28]
 800207a:	4a07      	ldr	r2, [pc, #28]	; (8002098 <HAL_MspInit+0x40>)
 800207c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002080:	61d3      	str	r3, [r2, #28]
 8002082:	4b05      	ldr	r3, [pc, #20]	; (8002098 <HAL_MspInit+0x40>)
 8002084:	69db      	ldr	r3, [r3, #28]
 8002086:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800208a:	603b      	str	r3, [r7, #0]
 800208c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800208e:	bf00      	nop
 8002090:	370c      	adds	r7, #12
 8002092:	46bd      	mov	sp, r7
 8002094:	bc80      	pop	{r7}
 8002096:	4770      	bx	lr
 8002098:	40021000 	.word	0x40021000

0800209c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800209c:	b580      	push	{r7, lr}
 800209e:	b088      	sub	sp, #32
 80020a0:	af00      	add	r7, sp, #0
 80020a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020a4:	f107 0310 	add.w	r3, r7, #16
 80020a8:	2200      	movs	r2, #0
 80020aa:	601a      	str	r2, [r3, #0]
 80020ac:	605a      	str	r2, [r3, #4]
 80020ae:	609a      	str	r2, [r3, #8]
 80020b0:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	4a14      	ldr	r2, [pc, #80]	; (8002108 <HAL_ADC_MspInit+0x6c>)
 80020b8:	4293      	cmp	r3, r2
 80020ba:	d121      	bne.n	8002100 <HAL_ADC_MspInit+0x64>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80020bc:	4b13      	ldr	r3, [pc, #76]	; (800210c <HAL_ADC_MspInit+0x70>)
 80020be:	699b      	ldr	r3, [r3, #24]
 80020c0:	4a12      	ldr	r2, [pc, #72]	; (800210c <HAL_ADC_MspInit+0x70>)
 80020c2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80020c6:	6193      	str	r3, [r2, #24]
 80020c8:	4b10      	ldr	r3, [pc, #64]	; (800210c <HAL_ADC_MspInit+0x70>)
 80020ca:	699b      	ldr	r3, [r3, #24]
 80020cc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80020d0:	60fb      	str	r3, [r7, #12]
 80020d2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80020d4:	4b0d      	ldr	r3, [pc, #52]	; (800210c <HAL_ADC_MspInit+0x70>)
 80020d6:	699b      	ldr	r3, [r3, #24]
 80020d8:	4a0c      	ldr	r2, [pc, #48]	; (800210c <HAL_ADC_MspInit+0x70>)
 80020da:	f043 0304 	orr.w	r3, r3, #4
 80020de:	6193      	str	r3, [r2, #24]
 80020e0:	4b0a      	ldr	r3, [pc, #40]	; (800210c <HAL_ADC_MspInit+0x70>)
 80020e2:	699b      	ldr	r3, [r3, #24]
 80020e4:	f003 0304 	and.w	r3, r3, #4
 80020e8:	60bb      	str	r3, [r7, #8]
 80020ea:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    PA2     ------> ADC1_IN2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 80020ec:	2307      	movs	r3, #7
 80020ee:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80020f0:	2303      	movs	r3, #3
 80020f2:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020f4:	f107 0310 	add.w	r3, r7, #16
 80020f8:	4619      	mov	r1, r3
 80020fa:	4805      	ldr	r0, [pc, #20]	; (8002110 <HAL_ADC_MspInit+0x74>)
 80020fc:	f000 ff4a 	bl	8002f94 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8002100:	bf00      	nop
 8002102:	3720      	adds	r7, #32
 8002104:	46bd      	mov	sp, r7
 8002106:	bd80      	pop	{r7, pc}
 8002108:	40012400 	.word	0x40012400
 800210c:	40021000 	.word	0x40021000
 8002110:	40010800 	.word	0x40010800

08002114 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002114:	b580      	push	{r7, lr}
 8002116:	b088      	sub	sp, #32
 8002118:	af00      	add	r7, sp, #0
 800211a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800211c:	f107 0310 	add.w	r3, r7, #16
 8002120:	2200      	movs	r2, #0
 8002122:	601a      	str	r2, [r3, #0]
 8002124:	605a      	str	r2, [r3, #4]
 8002126:	609a      	str	r2, [r3, #8]
 8002128:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	4a1b      	ldr	r2, [pc, #108]	; (800219c <HAL_SPI_MspInit+0x88>)
 8002130:	4293      	cmp	r3, r2
 8002132:	d12f      	bne.n	8002194 <HAL_SPI_MspInit+0x80>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002134:	4b1a      	ldr	r3, [pc, #104]	; (80021a0 <HAL_SPI_MspInit+0x8c>)
 8002136:	699b      	ldr	r3, [r3, #24]
 8002138:	4a19      	ldr	r2, [pc, #100]	; (80021a0 <HAL_SPI_MspInit+0x8c>)
 800213a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800213e:	6193      	str	r3, [r2, #24]
 8002140:	4b17      	ldr	r3, [pc, #92]	; (80021a0 <HAL_SPI_MspInit+0x8c>)
 8002142:	699b      	ldr	r3, [r3, #24]
 8002144:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002148:	60fb      	str	r3, [r7, #12]
 800214a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800214c:	4b14      	ldr	r3, [pc, #80]	; (80021a0 <HAL_SPI_MspInit+0x8c>)
 800214e:	699b      	ldr	r3, [r3, #24]
 8002150:	4a13      	ldr	r2, [pc, #76]	; (80021a0 <HAL_SPI_MspInit+0x8c>)
 8002152:	f043 0304 	orr.w	r3, r3, #4
 8002156:	6193      	str	r3, [r2, #24]
 8002158:	4b11      	ldr	r3, [pc, #68]	; (80021a0 <HAL_SPI_MspInit+0x8c>)
 800215a:	699b      	ldr	r3, [r3, #24]
 800215c:	f003 0304 	and.w	r3, r3, #4
 8002160:	60bb      	str	r3, [r7, #8]
 8002162:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8002164:	23a0      	movs	r3, #160	; 0xa0
 8002166:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002168:	2302      	movs	r3, #2
 800216a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800216c:	2303      	movs	r3, #3
 800216e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002170:	f107 0310 	add.w	r3, r7, #16
 8002174:	4619      	mov	r1, r3
 8002176:	480b      	ldr	r0, [pc, #44]	; (80021a4 <HAL_SPI_MspInit+0x90>)
 8002178:	f000 ff0c 	bl	8002f94 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800217c:	2340      	movs	r3, #64	; 0x40
 800217e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002180:	2300      	movs	r3, #0
 8002182:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002184:	2301      	movs	r3, #1
 8002186:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002188:	f107 0310 	add.w	r3, r7, #16
 800218c:	4619      	mov	r1, r3
 800218e:	4805      	ldr	r0, [pc, #20]	; (80021a4 <HAL_SPI_MspInit+0x90>)
 8002190:	f000 ff00 	bl	8002f94 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8002194:	bf00      	nop
 8002196:	3720      	adds	r7, #32
 8002198:	46bd      	mov	sp, r7
 800219a:	bd80      	pop	{r7, pc}
 800219c:	40013000 	.word	0x40013000
 80021a0:	40021000 	.word	0x40021000
 80021a4:	40010800 	.word	0x40010800

080021a8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80021a8:	b580      	push	{r7, lr}
 80021aa:	b084      	sub	sp, #16
 80021ac:	af00      	add	r7, sp, #0
 80021ae:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	4a16      	ldr	r2, [pc, #88]	; (8002210 <HAL_TIM_Base_MspInit+0x68>)
 80021b6:	4293      	cmp	r3, r2
 80021b8:	d10c      	bne.n	80021d4 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80021ba:	4b16      	ldr	r3, [pc, #88]	; (8002214 <HAL_TIM_Base_MspInit+0x6c>)
 80021bc:	699b      	ldr	r3, [r3, #24]
 80021be:	4a15      	ldr	r2, [pc, #84]	; (8002214 <HAL_TIM_Base_MspInit+0x6c>)
 80021c0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80021c4:	6193      	str	r3, [r2, #24]
 80021c6:	4b13      	ldr	r3, [pc, #76]	; (8002214 <HAL_TIM_Base_MspInit+0x6c>)
 80021c8:	699b      	ldr	r3, [r3, #24]
 80021ca:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80021ce:	60fb      	str	r3, [r7, #12]
 80021d0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80021d2:	e018      	b.n	8002206 <HAL_TIM_Base_MspInit+0x5e>
  else if(htim_base->Instance==TIM2)
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80021dc:	d113      	bne.n	8002206 <HAL_TIM_Base_MspInit+0x5e>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80021de:	4b0d      	ldr	r3, [pc, #52]	; (8002214 <HAL_TIM_Base_MspInit+0x6c>)
 80021e0:	69db      	ldr	r3, [r3, #28]
 80021e2:	4a0c      	ldr	r2, [pc, #48]	; (8002214 <HAL_TIM_Base_MspInit+0x6c>)
 80021e4:	f043 0301 	orr.w	r3, r3, #1
 80021e8:	61d3      	str	r3, [r2, #28]
 80021ea:	4b0a      	ldr	r3, [pc, #40]	; (8002214 <HAL_TIM_Base_MspInit+0x6c>)
 80021ec:	69db      	ldr	r3, [r3, #28]
 80021ee:	f003 0301 	and.w	r3, r3, #1
 80021f2:	60bb      	str	r3, [r7, #8]
 80021f4:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80021f6:	2200      	movs	r2, #0
 80021f8:	2100      	movs	r1, #0
 80021fa:	201c      	movs	r0, #28
 80021fc:	f000 fe93 	bl	8002f26 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002200:	201c      	movs	r0, #28
 8002202:	f000 feac 	bl	8002f5e <HAL_NVIC_EnableIRQ>
}
 8002206:	bf00      	nop
 8002208:	3710      	adds	r7, #16
 800220a:	46bd      	mov	sp, r7
 800220c:	bd80      	pop	{r7, pc}
 800220e:	bf00      	nop
 8002210:	40012c00 	.word	0x40012c00
 8002214:	40021000 	.word	0x40021000

08002218 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002218:	b580      	push	{r7, lr}
 800221a:	b088      	sub	sp, #32
 800221c:	af00      	add	r7, sp, #0
 800221e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002220:	f107 0310 	add.w	r3, r7, #16
 8002224:	2200      	movs	r2, #0
 8002226:	601a      	str	r2, [r3, #0]
 8002228:	605a      	str	r2, [r3, #4]
 800222a:	609a      	str	r2, [r3, #8]
 800222c:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM1)
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	4a10      	ldr	r2, [pc, #64]	; (8002274 <HAL_TIM_MspPostInit+0x5c>)
 8002234:	4293      	cmp	r3, r2
 8002236:	d118      	bne.n	800226a <HAL_TIM_MspPostInit+0x52>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002238:	4b0f      	ldr	r3, [pc, #60]	; (8002278 <HAL_TIM_MspPostInit+0x60>)
 800223a:	699b      	ldr	r3, [r3, #24]
 800223c:	4a0e      	ldr	r2, [pc, #56]	; (8002278 <HAL_TIM_MspPostInit+0x60>)
 800223e:	f043 0304 	orr.w	r3, r3, #4
 8002242:	6193      	str	r3, [r2, #24]
 8002244:	4b0c      	ldr	r3, [pc, #48]	; (8002278 <HAL_TIM_MspPostInit+0x60>)
 8002246:	699b      	ldr	r3, [r3, #24]
 8002248:	f003 0304 	and.w	r3, r3, #4
 800224c:	60fb      	str	r3, [r7, #12]
 800224e:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 8002250:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 8002254:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002256:	2302      	movs	r3, #2
 8002258:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800225a:	2302      	movs	r3, #2
 800225c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800225e:	f107 0310 	add.w	r3, r7, #16
 8002262:	4619      	mov	r1, r3
 8002264:	4805      	ldr	r0, [pc, #20]	; (800227c <HAL_TIM_MspPostInit+0x64>)
 8002266:	f000 fe95 	bl	8002f94 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 800226a:	bf00      	nop
 800226c:	3720      	adds	r7, #32
 800226e:	46bd      	mov	sp, r7
 8002270:	bd80      	pop	{r7, pc}
 8002272:	bf00      	nop
 8002274:	40012c00 	.word	0x40012c00
 8002278:	40021000 	.word	0x40021000
 800227c:	40010800 	.word	0x40010800

08002280 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002280:	b480      	push	{r7}
 8002282:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002284:	e7fe      	b.n	8002284 <NMI_Handler+0x4>

08002286 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002286:	b480      	push	{r7}
 8002288:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800228a:	e7fe      	b.n	800228a <HardFault_Handler+0x4>

0800228c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800228c:	b480      	push	{r7}
 800228e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002290:	e7fe      	b.n	8002290 <MemManage_Handler+0x4>

08002292 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002292:	b480      	push	{r7}
 8002294:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002296:	e7fe      	b.n	8002296 <BusFault_Handler+0x4>

08002298 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002298:	b480      	push	{r7}
 800229a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800229c:	e7fe      	b.n	800229c <UsageFault_Handler+0x4>

0800229e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800229e:	b480      	push	{r7}
 80022a0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80022a2:	bf00      	nop
 80022a4:	46bd      	mov	sp, r7
 80022a6:	bc80      	pop	{r7}
 80022a8:	4770      	bx	lr

080022aa <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80022aa:	b480      	push	{r7}
 80022ac:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80022ae:	bf00      	nop
 80022b0:	46bd      	mov	sp, r7
 80022b2:	bc80      	pop	{r7}
 80022b4:	4770      	bx	lr

080022b6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80022b6:	b480      	push	{r7}
 80022b8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80022ba:	bf00      	nop
 80022bc:	46bd      	mov	sp, r7
 80022be:	bc80      	pop	{r7}
 80022c0:	4770      	bx	lr

080022c2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80022c2:	b580      	push	{r7, lr}
 80022c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80022c6:	f000 f8bf 	bl	8002448 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80022ca:	bf00      	nop
 80022cc:	bd80      	pop	{r7, pc}
	...

080022d0 <USB_LP_CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN RX0 interrupts.
  */
void USB_LP_CAN1_RX0_IRQHandler(void)
{
 80022d0:	b580      	push	{r7, lr}
 80022d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 80022d4:	4802      	ldr	r0, [pc, #8]	; (80022e0 <USB_LP_CAN1_RX0_IRQHandler+0x10>)
 80022d6:	f001 f943 	bl	8003560 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
}
 80022da:	bf00      	nop
 80022dc:	bd80      	pop	{r7, pc}
 80022de:	bf00      	nop
 80022e0:	20001044 	.word	0x20001044

080022e4 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80022e4:	b580      	push	{r7, lr}
 80022e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80022e8:	4802      	ldr	r0, [pc, #8]	; (80022f4 <TIM2_IRQHandler+0x10>)
 80022ea:	f003 fff9 	bl	80062e0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80022ee:	bf00      	nop
 80022f0:	bd80      	pop	{r7, pc}
 80022f2:	bf00      	nop
 80022f4:	200002e4 	.word	0x200002e4

080022f8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80022f8:	b580      	push	{r7, lr}
 80022fa:	b086      	sub	sp, #24
 80022fc:	af00      	add	r7, sp, #0
 80022fe:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002300:	4a14      	ldr	r2, [pc, #80]	; (8002354 <_sbrk+0x5c>)
 8002302:	4b15      	ldr	r3, [pc, #84]	; (8002358 <_sbrk+0x60>)
 8002304:	1ad3      	subs	r3, r2, r3
 8002306:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002308:	697b      	ldr	r3, [r7, #20]
 800230a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800230c:	4b13      	ldr	r3, [pc, #76]	; (800235c <_sbrk+0x64>)
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	2b00      	cmp	r3, #0
 8002312:	d102      	bne.n	800231a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002314:	4b11      	ldr	r3, [pc, #68]	; (800235c <_sbrk+0x64>)
 8002316:	4a12      	ldr	r2, [pc, #72]	; (8002360 <_sbrk+0x68>)
 8002318:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800231a:	4b10      	ldr	r3, [pc, #64]	; (800235c <_sbrk+0x64>)
 800231c:	681a      	ldr	r2, [r3, #0]
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	4413      	add	r3, r2
 8002322:	693a      	ldr	r2, [r7, #16]
 8002324:	429a      	cmp	r2, r3
 8002326:	d207      	bcs.n	8002338 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002328:	f009 fbc6 	bl	800bab8 <__errno>
 800232c:	4603      	mov	r3, r0
 800232e:	220c      	movs	r2, #12
 8002330:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002332:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002336:	e009      	b.n	800234c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002338:	4b08      	ldr	r3, [pc, #32]	; (800235c <_sbrk+0x64>)
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800233e:	4b07      	ldr	r3, [pc, #28]	; (800235c <_sbrk+0x64>)
 8002340:	681a      	ldr	r2, [r3, #0]
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	4413      	add	r3, r2
 8002346:	4a05      	ldr	r2, [pc, #20]	; (800235c <_sbrk+0x64>)
 8002348:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800234a:	68fb      	ldr	r3, [r7, #12]
}
 800234c:	4618      	mov	r0, r3
 800234e:	3718      	adds	r7, #24
 8002350:	46bd      	mov	sp, r7
 8002352:	bd80      	pop	{r7, pc}
 8002354:	20005000 	.word	0x20005000
 8002358:	00000400 	.word	0x00000400
 800235c:	20000374 	.word	0x20000374
 8002360:	20001560 	.word	0x20001560

08002364 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002364:	b480      	push	{r7}
 8002366:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002368:	bf00      	nop
 800236a:	46bd      	mov	sp, r7
 800236c:	bc80      	pop	{r7}
 800236e:	4770      	bx	lr

08002370 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002370:	480c      	ldr	r0, [pc, #48]	; (80023a4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002372:	490d      	ldr	r1, [pc, #52]	; (80023a8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002374:	4a0d      	ldr	r2, [pc, #52]	; (80023ac <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002376:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002378:	e002      	b.n	8002380 <LoopCopyDataInit>

0800237a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800237a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800237c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800237e:	3304      	adds	r3, #4

08002380 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002380:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002382:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002384:	d3f9      	bcc.n	800237a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002386:	4a0a      	ldr	r2, [pc, #40]	; (80023b0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002388:	4c0a      	ldr	r4, [pc, #40]	; (80023b4 <LoopFillZerobss+0x22>)
  movs r3, #0
 800238a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800238c:	e001      	b.n	8002392 <LoopFillZerobss>

0800238e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800238e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002390:	3204      	adds	r2, #4

08002392 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002392:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002394:	d3fb      	bcc.n	800238e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8002396:	f7ff ffe5 	bl	8002364 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800239a:	f009 fb93 	bl	800bac4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800239e:	f7fe ff4f 	bl	8001240 <main>
  bx lr
 80023a2:	4770      	bx	lr
  ldr r0, =_sdata
 80023a4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80023a8:	200001f8 	.word	0x200001f8
  ldr r2, =_sidata
 80023ac:	0800da50 	.word	0x0800da50
  ldr r2, =_sbss
 80023b0:	200001f8 	.word	0x200001f8
  ldr r4, =_ebss
 80023b4:	20001560 	.word	0x20001560

080023b8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80023b8:	e7fe      	b.n	80023b8 <ADC1_2_IRQHandler>
	...

080023bc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80023bc:	b580      	push	{r7, lr}
 80023be:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80023c0:	4b08      	ldr	r3, [pc, #32]	; (80023e4 <HAL_Init+0x28>)
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	4a07      	ldr	r2, [pc, #28]	; (80023e4 <HAL_Init+0x28>)
 80023c6:	f043 0310 	orr.w	r3, r3, #16
 80023ca:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80023cc:	2003      	movs	r0, #3
 80023ce:	f000 fd9f 	bl	8002f10 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80023d2:	200f      	movs	r0, #15
 80023d4:	f000 f808 	bl	80023e8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80023d8:	f7ff fe3e 	bl	8002058 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80023dc:	2300      	movs	r3, #0
}
 80023de:	4618      	mov	r0, r3
 80023e0:	bd80      	pop	{r7, pc}
 80023e2:	bf00      	nop
 80023e4:	40022000 	.word	0x40022000

080023e8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80023e8:	b580      	push	{r7, lr}
 80023ea:	b082      	sub	sp, #8
 80023ec:	af00      	add	r7, sp, #0
 80023ee:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80023f0:	4b12      	ldr	r3, [pc, #72]	; (800243c <HAL_InitTick+0x54>)
 80023f2:	681a      	ldr	r2, [r3, #0]
 80023f4:	4b12      	ldr	r3, [pc, #72]	; (8002440 <HAL_InitTick+0x58>)
 80023f6:	781b      	ldrb	r3, [r3, #0]
 80023f8:	4619      	mov	r1, r3
 80023fa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80023fe:	fbb3 f3f1 	udiv	r3, r3, r1
 8002402:	fbb2 f3f3 	udiv	r3, r2, r3
 8002406:	4618      	mov	r0, r3
 8002408:	f000 fdb7 	bl	8002f7a <HAL_SYSTICK_Config>
 800240c:	4603      	mov	r3, r0
 800240e:	2b00      	cmp	r3, #0
 8002410:	d001      	beq.n	8002416 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002412:	2301      	movs	r3, #1
 8002414:	e00e      	b.n	8002434 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	2b0f      	cmp	r3, #15
 800241a:	d80a      	bhi.n	8002432 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800241c:	2200      	movs	r2, #0
 800241e:	6879      	ldr	r1, [r7, #4]
 8002420:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002424:	f000 fd7f 	bl	8002f26 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002428:	4a06      	ldr	r2, [pc, #24]	; (8002444 <HAL_InitTick+0x5c>)
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800242e:	2300      	movs	r3, #0
 8002430:	e000      	b.n	8002434 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002432:	2301      	movs	r3, #1
}
 8002434:	4618      	mov	r0, r3
 8002436:	3708      	adds	r7, #8
 8002438:	46bd      	mov	sp, r7
 800243a:	bd80      	pop	{r7, pc}
 800243c:	20000018 	.word	0x20000018
 8002440:	20000020 	.word	0x20000020
 8002444:	2000001c 	.word	0x2000001c

08002448 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002448:	b480      	push	{r7}
 800244a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800244c:	4b05      	ldr	r3, [pc, #20]	; (8002464 <HAL_IncTick+0x1c>)
 800244e:	781b      	ldrb	r3, [r3, #0]
 8002450:	461a      	mov	r2, r3
 8002452:	4b05      	ldr	r3, [pc, #20]	; (8002468 <HAL_IncTick+0x20>)
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	4413      	add	r3, r2
 8002458:	4a03      	ldr	r2, [pc, #12]	; (8002468 <HAL_IncTick+0x20>)
 800245a:	6013      	str	r3, [r2, #0]
}
 800245c:	bf00      	nop
 800245e:	46bd      	mov	sp, r7
 8002460:	bc80      	pop	{r7}
 8002462:	4770      	bx	lr
 8002464:	20000020 	.word	0x20000020
 8002468:	20000378 	.word	0x20000378

0800246c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800246c:	b480      	push	{r7}
 800246e:	af00      	add	r7, sp, #0
  return uwTick;
 8002470:	4b02      	ldr	r3, [pc, #8]	; (800247c <HAL_GetTick+0x10>)
 8002472:	681b      	ldr	r3, [r3, #0]
}
 8002474:	4618      	mov	r0, r3
 8002476:	46bd      	mov	sp, r7
 8002478:	bc80      	pop	{r7}
 800247a:	4770      	bx	lr
 800247c:	20000378 	.word	0x20000378

08002480 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002480:	b580      	push	{r7, lr}
 8002482:	b084      	sub	sp, #16
 8002484:	af00      	add	r7, sp, #0
 8002486:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002488:	f7ff fff0 	bl	800246c <HAL_GetTick>
 800248c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002492:	68fb      	ldr	r3, [r7, #12]
 8002494:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002498:	d005      	beq.n	80024a6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800249a:	4b0a      	ldr	r3, [pc, #40]	; (80024c4 <HAL_Delay+0x44>)
 800249c:	781b      	ldrb	r3, [r3, #0]
 800249e:	461a      	mov	r2, r3
 80024a0:	68fb      	ldr	r3, [r7, #12]
 80024a2:	4413      	add	r3, r2
 80024a4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80024a6:	bf00      	nop
 80024a8:	f7ff ffe0 	bl	800246c <HAL_GetTick>
 80024ac:	4602      	mov	r2, r0
 80024ae:	68bb      	ldr	r3, [r7, #8]
 80024b0:	1ad3      	subs	r3, r2, r3
 80024b2:	68fa      	ldr	r2, [r7, #12]
 80024b4:	429a      	cmp	r2, r3
 80024b6:	d8f7      	bhi.n	80024a8 <HAL_Delay+0x28>
  {
  }
}
 80024b8:	bf00      	nop
 80024ba:	bf00      	nop
 80024bc:	3710      	adds	r7, #16
 80024be:	46bd      	mov	sp, r7
 80024c0:	bd80      	pop	{r7, pc}
 80024c2:	bf00      	nop
 80024c4:	20000020 	.word	0x20000020

080024c8 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80024c8:	b580      	push	{r7, lr}
 80024ca:	b086      	sub	sp, #24
 80024cc:	af00      	add	r7, sp, #0
 80024ce:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80024d0:	2300      	movs	r3, #0
 80024d2:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 80024d4:	2300      	movs	r3, #0
 80024d6:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 80024d8:	2300      	movs	r3, #0
 80024da:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 80024dc:	2300      	movs	r3, #0
 80024de:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	d101      	bne.n	80024ea <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 80024e6:	2301      	movs	r3, #1
 80024e8:	e0be      	b.n	8002668 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	689b      	ldr	r3, [r3, #8]
 80024ee:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	d109      	bne.n	800250c <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	2200      	movs	r2, #0
 80024fc:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	2200      	movs	r2, #0
 8002502:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002506:	6878      	ldr	r0, [r7, #4]
 8002508:	f7ff fdc8 	bl	800209c <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 800250c:	6878      	ldr	r0, [r7, #4]
 800250e:	f000 fbf1 	bl	8002cf4 <ADC_ConversionStop_Disable>
 8002512:	4603      	mov	r3, r0
 8002514:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800251a:	f003 0310 	and.w	r3, r3, #16
 800251e:	2b00      	cmp	r3, #0
 8002520:	f040 8099 	bne.w	8002656 <HAL_ADC_Init+0x18e>
 8002524:	7dfb      	ldrb	r3, [r7, #23]
 8002526:	2b00      	cmp	r3, #0
 8002528:	f040 8095 	bne.w	8002656 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002530:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002534:	f023 0302 	bic.w	r3, r3, #2
 8002538:	f043 0202 	orr.w	r2, r3, #2
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002548:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	7b1b      	ldrb	r3, [r3, #12]
 800254e:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002550:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002552:	68ba      	ldr	r2, [r7, #8]
 8002554:	4313      	orrs	r3, r2
 8002556:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	689b      	ldr	r3, [r3, #8]
 800255c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002560:	d003      	beq.n	800256a <HAL_ADC_Init+0xa2>
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	689b      	ldr	r3, [r3, #8]
 8002566:	2b01      	cmp	r3, #1
 8002568:	d102      	bne.n	8002570 <HAL_ADC_Init+0xa8>
 800256a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800256e:	e000      	b.n	8002572 <HAL_ADC_Init+0xaa>
 8002570:	2300      	movs	r3, #0
 8002572:	693a      	ldr	r2, [r7, #16]
 8002574:	4313      	orrs	r3, r2
 8002576:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	7d1b      	ldrb	r3, [r3, #20]
 800257c:	2b01      	cmp	r3, #1
 800257e:	d119      	bne.n	80025b4 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	7b1b      	ldrb	r3, [r3, #12]
 8002584:	2b00      	cmp	r3, #0
 8002586:	d109      	bne.n	800259c <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	699b      	ldr	r3, [r3, #24]
 800258c:	3b01      	subs	r3, #1
 800258e:	035a      	lsls	r2, r3, #13
 8002590:	693b      	ldr	r3, [r7, #16]
 8002592:	4313      	orrs	r3, r2
 8002594:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002598:	613b      	str	r3, [r7, #16]
 800259a:	e00b      	b.n	80025b4 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80025a0:	f043 0220 	orr.w	r2, r3, #32
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80025ac:	f043 0201 	orr.w	r2, r3, #1
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	685b      	ldr	r3, [r3, #4]
 80025ba:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	693a      	ldr	r2, [r7, #16]
 80025c4:	430a      	orrs	r2, r1
 80025c6:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	689a      	ldr	r2, [r3, #8]
 80025ce:	4b28      	ldr	r3, [pc, #160]	; (8002670 <HAL_ADC_Init+0x1a8>)
 80025d0:	4013      	ands	r3, r2
 80025d2:	687a      	ldr	r2, [r7, #4]
 80025d4:	6812      	ldr	r2, [r2, #0]
 80025d6:	68b9      	ldr	r1, [r7, #8]
 80025d8:	430b      	orrs	r3, r1
 80025da:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	689b      	ldr	r3, [r3, #8]
 80025e0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80025e4:	d003      	beq.n	80025ee <HAL_ADC_Init+0x126>
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	689b      	ldr	r3, [r3, #8]
 80025ea:	2b01      	cmp	r3, #1
 80025ec:	d104      	bne.n	80025f8 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	691b      	ldr	r3, [r3, #16]
 80025f2:	3b01      	subs	r3, #1
 80025f4:	051b      	lsls	r3, r3, #20
 80025f6:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80025fe:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	68fa      	ldr	r2, [r7, #12]
 8002608:	430a      	orrs	r2, r1
 800260a:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	689a      	ldr	r2, [r3, #8]
 8002612:	4b18      	ldr	r3, [pc, #96]	; (8002674 <HAL_ADC_Init+0x1ac>)
 8002614:	4013      	ands	r3, r2
 8002616:	68ba      	ldr	r2, [r7, #8]
 8002618:	429a      	cmp	r2, r3
 800261a:	d10b      	bne.n	8002634 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	2200      	movs	r2, #0
 8002620:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002626:	f023 0303 	bic.w	r3, r3, #3
 800262a:	f043 0201 	orr.w	r2, r3, #1
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002632:	e018      	b.n	8002666 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002638:	f023 0312 	bic.w	r3, r3, #18
 800263c:	f043 0210 	orr.w	r2, r3, #16
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002648:	f043 0201 	orr.w	r2, r3, #1
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8002650:	2301      	movs	r3, #1
 8002652:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002654:	e007      	b.n	8002666 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800265a:	f043 0210 	orr.w	r2, r3, #16
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8002662:	2301      	movs	r3, #1
 8002664:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002666:	7dfb      	ldrb	r3, [r7, #23]
}
 8002668:	4618      	mov	r0, r3
 800266a:	3718      	adds	r7, #24
 800266c:	46bd      	mov	sp, r7
 800266e:	bd80      	pop	{r7, pc}
 8002670:	ffe1f7fd 	.word	0xffe1f7fd
 8002674:	ff1f0efe 	.word	0xff1f0efe

08002678 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8002678:	b580      	push	{r7, lr}
 800267a:	b084      	sub	sp, #16
 800267c:	af00      	add	r7, sp, #0
 800267e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002680:	2300      	movs	r3, #0
 8002682:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800268a:	2b01      	cmp	r3, #1
 800268c:	d101      	bne.n	8002692 <HAL_ADC_Start+0x1a>
 800268e:	2302      	movs	r3, #2
 8002690:	e098      	b.n	80027c4 <HAL_ADC_Start+0x14c>
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	2201      	movs	r2, #1
 8002696:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 800269a:	6878      	ldr	r0, [r7, #4]
 800269c:	f000 fad0 	bl	8002c40 <ADC_Enable>
 80026a0:	4603      	mov	r3, r0
 80026a2:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 80026a4:	7bfb      	ldrb	r3, [r7, #15]
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	f040 8087 	bne.w	80027ba <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80026b0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80026b4:	f023 0301 	bic.w	r3, r3, #1
 80026b8:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	4a41      	ldr	r2, [pc, #260]	; (80027cc <HAL_ADC_Start+0x154>)
 80026c6:	4293      	cmp	r3, r2
 80026c8:	d105      	bne.n	80026d6 <HAL_ADC_Start+0x5e>
 80026ca:	4b41      	ldr	r3, [pc, #260]	; (80027d0 <HAL_ADC_Start+0x158>)
 80026cc:	685b      	ldr	r3, [r3, #4]
 80026ce:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d115      	bne.n	8002702 <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80026da:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	685b      	ldr	r3, [r3, #4]
 80026e8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	d026      	beq.n	800273e <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80026f4:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80026f8:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002700:	e01d      	b.n	800273e <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002706:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	4a2f      	ldr	r2, [pc, #188]	; (80027d0 <HAL_ADC_Start+0x158>)
 8002714:	4293      	cmp	r3, r2
 8002716:	d004      	beq.n	8002722 <HAL_ADC_Start+0xaa>
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	4a2b      	ldr	r2, [pc, #172]	; (80027cc <HAL_ADC_Start+0x154>)
 800271e:	4293      	cmp	r3, r2
 8002720:	d10d      	bne.n	800273e <HAL_ADC_Start+0xc6>
 8002722:	4b2b      	ldr	r3, [pc, #172]	; (80027d0 <HAL_ADC_Start+0x158>)
 8002724:	685b      	ldr	r3, [r3, #4]
 8002726:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800272a:	2b00      	cmp	r3, #0
 800272c:	d007      	beq.n	800273e <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002732:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002736:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002742:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002746:	2b00      	cmp	r3, #0
 8002748:	d006      	beq.n	8002758 <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800274e:	f023 0206 	bic.w	r2, r3, #6
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	62da      	str	r2, [r3, #44]	; 0x2c
 8002756:	e002      	b.n	800275e <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	2200      	movs	r2, #0
 800275c:	62da      	str	r2, [r3, #44]	; 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	2200      	movs	r2, #0
 8002762:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	f06f 0202 	mvn.w	r2, #2
 800276e:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	689b      	ldr	r3, [r3, #8]
 8002776:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 800277a:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 800277e:	d113      	bne.n	80027a8 <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8002784:	4a11      	ldr	r2, [pc, #68]	; (80027cc <HAL_ADC_Start+0x154>)
 8002786:	4293      	cmp	r3, r2
 8002788:	d105      	bne.n	8002796 <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 800278a:	4b11      	ldr	r3, [pc, #68]	; (80027d0 <HAL_ADC_Start+0x158>)
 800278c:	685b      	ldr	r3, [r3, #4]
 800278e:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8002792:	2b00      	cmp	r3, #0
 8002794:	d108      	bne.n	80027a8 <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	689a      	ldr	r2, [r3, #8]
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 80027a4:	609a      	str	r2, [r3, #8]
 80027a6:	e00c      	b.n	80027c2 <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	689a      	ldr	r2, [r3, #8]
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80027b6:	609a      	str	r2, [r3, #8]
 80027b8:	e003      	b.n	80027c2 <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	2200      	movs	r2, #0
 80027be:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 80027c2:	7bfb      	ldrb	r3, [r7, #15]
}
 80027c4:	4618      	mov	r0, r3
 80027c6:	3710      	adds	r7, #16
 80027c8:	46bd      	mov	sp, r7
 80027ca:	bd80      	pop	{r7, pc}
 80027cc:	40012800 	.word	0x40012800
 80027d0:	40012400 	.word	0x40012400

080027d4 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 80027d4:	b580      	push	{r7, lr}
 80027d6:	b084      	sub	sp, #16
 80027d8:	af00      	add	r7, sp, #0
 80027da:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80027dc:	2300      	movs	r3, #0
 80027de:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
     
  /* Process locked */
  __HAL_LOCK(hadc);
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80027e6:	2b01      	cmp	r3, #1
 80027e8:	d101      	bne.n	80027ee <HAL_ADC_Stop+0x1a>
 80027ea:	2302      	movs	r3, #2
 80027ec:	e01a      	b.n	8002824 <HAL_ADC_Stop+0x50>
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	2201      	movs	r2, #1
 80027f2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80027f6:	6878      	ldr	r0, [r7, #4]
 80027f8:	f000 fa7c 	bl	8002cf4 <ADC_ConversionStop_Disable>
 80027fc:	4603      	mov	r3, r0
 80027fe:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8002800:	7bfb      	ldrb	r3, [r7, #15]
 8002802:	2b00      	cmp	r3, #0
 8002804:	d109      	bne.n	800281a <HAL_ADC_Stop+0x46>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800280a:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800280e:	f023 0301 	bic.w	r3, r3, #1
 8002812:	f043 0201 	orr.w	r2, r3, #1
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	2200      	movs	r2, #0
 800281e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002822:	7bfb      	ldrb	r3, [r7, #15]
}
 8002824:	4618      	mov	r0, r3
 8002826:	3710      	adds	r7, #16
 8002828:	46bd      	mov	sp, r7
 800282a:	bd80      	pop	{r7, pc}

0800282c <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 800282c:	b590      	push	{r4, r7, lr}
 800282e:	b087      	sub	sp, #28
 8002830:	af00      	add	r7, sp, #0
 8002832:	6078      	str	r0, [r7, #4]
 8002834:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002836:	2300      	movs	r3, #0
 8002838:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 800283a:	2300      	movs	r3, #0
 800283c:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 800283e:	2300      	movs	r3, #0
 8002840:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 8002842:	f7ff fe13 	bl	800246c <HAL_GetTick>
 8002846:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	689b      	ldr	r3, [r3, #8]
 800284e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002852:	2b00      	cmp	r3, #0
 8002854:	d00b      	beq.n	800286e <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800285a:	f043 0220 	orr.w	r2, r3, #32
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	2200      	movs	r2, #0
 8002866:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    return HAL_ERROR;
 800286a:	2301      	movs	r3, #1
 800286c:	e0d3      	b.n	8002a16 <HAL_ADC_PollForConversion+0x1ea>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	685b      	ldr	r3, [r3, #4]
 8002874:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002878:	2b00      	cmp	r3, #0
 800287a:	d131      	bne.n	80028e0 <HAL_ADC_PollForConversion+0xb4>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002882:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8002886:	2b00      	cmp	r3, #0
 8002888:	d12a      	bne.n	80028e0 <HAL_ADC_PollForConversion+0xb4>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 800288a:	e021      	b.n	80028d0 <HAL_ADC_PollForConversion+0xa4>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 800288c:	683b      	ldr	r3, [r7, #0]
 800288e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002892:	d01d      	beq.n	80028d0 <HAL_ADC_PollForConversion+0xa4>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8002894:	683b      	ldr	r3, [r7, #0]
 8002896:	2b00      	cmp	r3, #0
 8002898:	d007      	beq.n	80028aa <HAL_ADC_PollForConversion+0x7e>
 800289a:	f7ff fde7 	bl	800246c <HAL_GetTick>
 800289e:	4602      	mov	r2, r0
 80028a0:	697b      	ldr	r3, [r7, #20]
 80028a2:	1ad3      	subs	r3, r2, r3
 80028a4:	683a      	ldr	r2, [r7, #0]
 80028a6:	429a      	cmp	r2, r3
 80028a8:	d212      	bcs.n	80028d0 <HAL_ADC_PollForConversion+0xa4>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	f003 0302 	and.w	r3, r3, #2
 80028b4:	2b00      	cmp	r3, #0
 80028b6:	d10b      	bne.n	80028d0 <HAL_ADC_PollForConversion+0xa4>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028bc:	f043 0204 	orr.w	r2, r3, #4
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	629a      	str	r2, [r3, #40]	; 0x28
            
            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	2200      	movs	r2, #0
 80028c8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
            
            return HAL_TIMEOUT;
 80028cc:	2303      	movs	r3, #3
 80028ce:	e0a2      	b.n	8002a16 <HAL_ADC_PollForConversion+0x1ea>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	f003 0302 	and.w	r3, r3, #2
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d0d6      	beq.n	800288c <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 80028de:	e070      	b.n	80029c2 <HAL_ADC_PollForConversion+0x196>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 80028e0:	4b4f      	ldr	r3, [pc, #316]	; (8002a20 <HAL_ADC_PollForConversion+0x1f4>)
 80028e2:	681c      	ldr	r4, [r3, #0]
 80028e4:	2002      	movs	r0, #2
 80028e6:	f002 fe89 	bl	80055fc <HAL_RCCEx_GetPeriphCLKFreq>
 80028ea:	4603      	mov	r3, r0
 80028ec:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	6919      	ldr	r1, [r3, #16]
 80028f6:	4b4b      	ldr	r3, [pc, #300]	; (8002a24 <HAL_ADC_PollForConversion+0x1f8>)
 80028f8:	400b      	ands	r3, r1
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d118      	bne.n	8002930 <HAL_ADC_PollForConversion+0x104>
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	68d9      	ldr	r1, [r3, #12]
 8002904:	4b48      	ldr	r3, [pc, #288]	; (8002a28 <HAL_ADC_PollForConversion+0x1fc>)
 8002906:	400b      	ands	r3, r1
 8002908:	2b00      	cmp	r3, #0
 800290a:	d111      	bne.n	8002930 <HAL_ADC_PollForConversion+0x104>
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	6919      	ldr	r1, [r3, #16]
 8002912:	4b46      	ldr	r3, [pc, #280]	; (8002a2c <HAL_ADC_PollForConversion+0x200>)
 8002914:	400b      	ands	r3, r1
 8002916:	2b00      	cmp	r3, #0
 8002918:	d108      	bne.n	800292c <HAL_ADC_PollForConversion+0x100>
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	68d9      	ldr	r1, [r3, #12]
 8002920:	4b43      	ldr	r3, [pc, #268]	; (8002a30 <HAL_ADC_PollForConversion+0x204>)
 8002922:	400b      	ands	r3, r1
 8002924:	2b00      	cmp	r3, #0
 8002926:	d101      	bne.n	800292c <HAL_ADC_PollForConversion+0x100>
 8002928:	2314      	movs	r3, #20
 800292a:	e020      	b.n	800296e <HAL_ADC_PollForConversion+0x142>
 800292c:	2329      	movs	r3, #41	; 0x29
 800292e:	e01e      	b.n	800296e <HAL_ADC_PollForConversion+0x142>
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	6919      	ldr	r1, [r3, #16]
 8002936:	4b3d      	ldr	r3, [pc, #244]	; (8002a2c <HAL_ADC_PollForConversion+0x200>)
 8002938:	400b      	ands	r3, r1
 800293a:	2b00      	cmp	r3, #0
 800293c:	d106      	bne.n	800294c <HAL_ADC_PollForConversion+0x120>
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	68d9      	ldr	r1, [r3, #12]
 8002944:	4b3a      	ldr	r3, [pc, #232]	; (8002a30 <HAL_ADC_PollForConversion+0x204>)
 8002946:	400b      	ands	r3, r1
 8002948:	2b00      	cmp	r3, #0
 800294a:	d00d      	beq.n	8002968 <HAL_ADC_PollForConversion+0x13c>
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	6919      	ldr	r1, [r3, #16]
 8002952:	4b38      	ldr	r3, [pc, #224]	; (8002a34 <HAL_ADC_PollForConversion+0x208>)
 8002954:	400b      	ands	r3, r1
 8002956:	2b00      	cmp	r3, #0
 8002958:	d108      	bne.n	800296c <HAL_ADC_PollForConversion+0x140>
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	68d9      	ldr	r1, [r3, #12]
 8002960:	4b34      	ldr	r3, [pc, #208]	; (8002a34 <HAL_ADC_PollForConversion+0x208>)
 8002962:	400b      	ands	r3, r1
 8002964:	2b00      	cmp	r3, #0
 8002966:	d101      	bne.n	800296c <HAL_ADC_PollForConversion+0x140>
 8002968:	2354      	movs	r3, #84	; 0x54
 800296a:	e000      	b.n	800296e <HAL_ADC_PollForConversion+0x142>
 800296c:	23fc      	movs	r3, #252	; 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 800296e:	fb02 f303 	mul.w	r3, r2, r3
 8002972:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8002974:	e021      	b.n	80029ba <HAL_ADC_PollForConversion+0x18e>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8002976:	683b      	ldr	r3, [r7, #0]
 8002978:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800297c:	d01a      	beq.n	80029b4 <HAL_ADC_PollForConversion+0x188>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 800297e:	683b      	ldr	r3, [r7, #0]
 8002980:	2b00      	cmp	r3, #0
 8002982:	d007      	beq.n	8002994 <HAL_ADC_PollForConversion+0x168>
 8002984:	f7ff fd72 	bl	800246c <HAL_GetTick>
 8002988:	4602      	mov	r2, r0
 800298a:	697b      	ldr	r3, [r7, #20]
 800298c:	1ad3      	subs	r3, r2, r3
 800298e:	683a      	ldr	r2, [r7, #0]
 8002990:	429a      	cmp	r2, r3
 8002992:	d20f      	bcs.n	80029b4 <HAL_ADC_PollForConversion+0x188>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	693a      	ldr	r2, [r7, #16]
 8002998:	429a      	cmp	r2, r3
 800299a:	d90b      	bls.n	80029b4 <HAL_ADC_PollForConversion+0x188>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80029a0:	f043 0204 	orr.w	r2, r3, #4
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	629a      	str	r2, [r3, #40]	; 0x28

            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	2200      	movs	r2, #0
 80029ac:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

            return HAL_TIMEOUT;
 80029b0:	2303      	movs	r3, #3
 80029b2:	e030      	b.n	8002a16 <HAL_ADC_PollForConversion+0x1ea>
          }
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 80029b4:	68fb      	ldr	r3, [r7, #12]
 80029b6:	3301      	adds	r3, #1
 80029b8:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 80029ba:	68fb      	ldr	r3, [r7, #12]
 80029bc:	693a      	ldr	r2, [r7, #16]
 80029be:	429a      	cmp	r2, r3
 80029c0:	d8d9      	bhi.n	8002976 <HAL_ADC_PollForConversion+0x14a>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	f06f 0212 	mvn.w	r2, #18
 80029ca:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80029d0:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	629a      	str	r2, [r3, #40]	; 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	689b      	ldr	r3, [r3, #8]
 80029de:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80029e2:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80029e6:	d115      	bne.n	8002a14 <HAL_ADC_PollForConversion+0x1e8>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	7b1b      	ldrb	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	d111      	bne.n	8002a14 <HAL_ADC_PollForConversion+0x1e8>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80029f4:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	629a      	str	r2, [r3, #40]	; 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a00:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	d105      	bne.n	8002a14 <HAL_ADC_PollForConversion+0x1e8>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a0c:	f043 0201 	orr.w	r2, r3, #1
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	629a      	str	r2, [r3, #40]	; 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8002a14:	2300      	movs	r3, #0
}
 8002a16:	4618      	mov	r0, r3
 8002a18:	371c      	adds	r7, #28
 8002a1a:	46bd      	mov	sp, r7
 8002a1c:	bd90      	pop	{r4, r7, pc}
 8002a1e:	bf00      	nop
 8002a20:	20000018 	.word	0x20000018
 8002a24:	24924924 	.word	0x24924924
 8002a28:	00924924 	.word	0x00924924
 8002a2c:	12492492 	.word	0x12492492
 8002a30:	00492492 	.word	0x00492492
 8002a34:	00249249 	.word	0x00249249

08002a38 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8002a38:	b480      	push	{r7}
 8002a3a:	b083      	sub	sp, #12
 8002a3c:	af00      	add	r7, sp, #0
 8002a3e:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8002a46:	4618      	mov	r0, r3
 8002a48:	370c      	adds	r7, #12
 8002a4a:	46bd      	mov	sp, r7
 8002a4c:	bc80      	pop	{r7}
 8002a4e:	4770      	bx	lr

08002a50 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8002a50:	b480      	push	{r7}
 8002a52:	b085      	sub	sp, #20
 8002a54:	af00      	add	r7, sp, #0
 8002a56:	6078      	str	r0, [r7, #4]
 8002a58:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002a5a:	2300      	movs	r3, #0
 8002a5c:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8002a5e:	2300      	movs	r3, #0
 8002a60:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002a68:	2b01      	cmp	r3, #1
 8002a6a:	d101      	bne.n	8002a70 <HAL_ADC_ConfigChannel+0x20>
 8002a6c:	2302      	movs	r3, #2
 8002a6e:	e0dc      	b.n	8002c2a <HAL_ADC_ConfigChannel+0x1da>
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	2201      	movs	r2, #1
 8002a74:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002a78:	683b      	ldr	r3, [r7, #0]
 8002a7a:	685b      	ldr	r3, [r3, #4]
 8002a7c:	2b06      	cmp	r3, #6
 8002a7e:	d81c      	bhi.n	8002aba <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002a86:	683b      	ldr	r3, [r7, #0]
 8002a88:	685a      	ldr	r2, [r3, #4]
 8002a8a:	4613      	mov	r3, r2
 8002a8c:	009b      	lsls	r3, r3, #2
 8002a8e:	4413      	add	r3, r2
 8002a90:	3b05      	subs	r3, #5
 8002a92:	221f      	movs	r2, #31
 8002a94:	fa02 f303 	lsl.w	r3, r2, r3
 8002a98:	43db      	mvns	r3, r3
 8002a9a:	4019      	ands	r1, r3
 8002a9c:	683b      	ldr	r3, [r7, #0]
 8002a9e:	6818      	ldr	r0, [r3, #0]
 8002aa0:	683b      	ldr	r3, [r7, #0]
 8002aa2:	685a      	ldr	r2, [r3, #4]
 8002aa4:	4613      	mov	r3, r2
 8002aa6:	009b      	lsls	r3, r3, #2
 8002aa8:	4413      	add	r3, r2
 8002aaa:	3b05      	subs	r3, #5
 8002aac:	fa00 f203 	lsl.w	r2, r0, r3
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	430a      	orrs	r2, r1
 8002ab6:	635a      	str	r2, [r3, #52]	; 0x34
 8002ab8:	e03c      	b.n	8002b34 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002aba:	683b      	ldr	r3, [r7, #0]
 8002abc:	685b      	ldr	r3, [r3, #4]
 8002abe:	2b0c      	cmp	r3, #12
 8002ac0:	d81c      	bhi.n	8002afc <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002ac8:	683b      	ldr	r3, [r7, #0]
 8002aca:	685a      	ldr	r2, [r3, #4]
 8002acc:	4613      	mov	r3, r2
 8002ace:	009b      	lsls	r3, r3, #2
 8002ad0:	4413      	add	r3, r2
 8002ad2:	3b23      	subs	r3, #35	; 0x23
 8002ad4:	221f      	movs	r2, #31
 8002ad6:	fa02 f303 	lsl.w	r3, r2, r3
 8002ada:	43db      	mvns	r3, r3
 8002adc:	4019      	ands	r1, r3
 8002ade:	683b      	ldr	r3, [r7, #0]
 8002ae0:	6818      	ldr	r0, [r3, #0]
 8002ae2:	683b      	ldr	r3, [r7, #0]
 8002ae4:	685a      	ldr	r2, [r3, #4]
 8002ae6:	4613      	mov	r3, r2
 8002ae8:	009b      	lsls	r3, r3, #2
 8002aea:	4413      	add	r3, r2
 8002aec:	3b23      	subs	r3, #35	; 0x23
 8002aee:	fa00 f203 	lsl.w	r2, r0, r3
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	430a      	orrs	r2, r1
 8002af8:	631a      	str	r2, [r3, #48]	; 0x30
 8002afa:	e01b      	b.n	8002b34 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002b02:	683b      	ldr	r3, [r7, #0]
 8002b04:	685a      	ldr	r2, [r3, #4]
 8002b06:	4613      	mov	r3, r2
 8002b08:	009b      	lsls	r3, r3, #2
 8002b0a:	4413      	add	r3, r2
 8002b0c:	3b41      	subs	r3, #65	; 0x41
 8002b0e:	221f      	movs	r2, #31
 8002b10:	fa02 f303 	lsl.w	r3, r2, r3
 8002b14:	43db      	mvns	r3, r3
 8002b16:	4019      	ands	r1, r3
 8002b18:	683b      	ldr	r3, [r7, #0]
 8002b1a:	6818      	ldr	r0, [r3, #0]
 8002b1c:	683b      	ldr	r3, [r7, #0]
 8002b1e:	685a      	ldr	r2, [r3, #4]
 8002b20:	4613      	mov	r3, r2
 8002b22:	009b      	lsls	r3, r3, #2
 8002b24:	4413      	add	r3, r2
 8002b26:	3b41      	subs	r3, #65	; 0x41
 8002b28:	fa00 f203 	lsl.w	r2, r0, r3
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	430a      	orrs	r2, r1
 8002b32:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8002b34:	683b      	ldr	r3, [r7, #0]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	2b09      	cmp	r3, #9
 8002b3a:	d91c      	bls.n	8002b76 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	68d9      	ldr	r1, [r3, #12]
 8002b42:	683b      	ldr	r3, [r7, #0]
 8002b44:	681a      	ldr	r2, [r3, #0]
 8002b46:	4613      	mov	r3, r2
 8002b48:	005b      	lsls	r3, r3, #1
 8002b4a:	4413      	add	r3, r2
 8002b4c:	3b1e      	subs	r3, #30
 8002b4e:	2207      	movs	r2, #7
 8002b50:	fa02 f303 	lsl.w	r3, r2, r3
 8002b54:	43db      	mvns	r3, r3
 8002b56:	4019      	ands	r1, r3
 8002b58:	683b      	ldr	r3, [r7, #0]
 8002b5a:	6898      	ldr	r0, [r3, #8]
 8002b5c:	683b      	ldr	r3, [r7, #0]
 8002b5e:	681a      	ldr	r2, [r3, #0]
 8002b60:	4613      	mov	r3, r2
 8002b62:	005b      	lsls	r3, r3, #1
 8002b64:	4413      	add	r3, r2
 8002b66:	3b1e      	subs	r3, #30
 8002b68:	fa00 f203 	lsl.w	r2, r0, r3
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	430a      	orrs	r2, r1
 8002b72:	60da      	str	r2, [r3, #12]
 8002b74:	e019      	b.n	8002baa <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	6919      	ldr	r1, [r3, #16]
 8002b7c:	683b      	ldr	r3, [r7, #0]
 8002b7e:	681a      	ldr	r2, [r3, #0]
 8002b80:	4613      	mov	r3, r2
 8002b82:	005b      	lsls	r3, r3, #1
 8002b84:	4413      	add	r3, r2
 8002b86:	2207      	movs	r2, #7
 8002b88:	fa02 f303 	lsl.w	r3, r2, r3
 8002b8c:	43db      	mvns	r3, r3
 8002b8e:	4019      	ands	r1, r3
 8002b90:	683b      	ldr	r3, [r7, #0]
 8002b92:	6898      	ldr	r0, [r3, #8]
 8002b94:	683b      	ldr	r3, [r7, #0]
 8002b96:	681a      	ldr	r2, [r3, #0]
 8002b98:	4613      	mov	r3, r2
 8002b9a:	005b      	lsls	r3, r3, #1
 8002b9c:	4413      	add	r3, r2
 8002b9e:	fa00 f203 	lsl.w	r2, r0, r3
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	430a      	orrs	r2, r1
 8002ba8:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002baa:	683b      	ldr	r3, [r7, #0]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	2b10      	cmp	r3, #16
 8002bb0:	d003      	beq.n	8002bba <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8002bb2:	683b      	ldr	r3, [r7, #0]
 8002bb4:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002bb6:	2b11      	cmp	r3, #17
 8002bb8:	d132      	bne.n	8002c20 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	4a1d      	ldr	r2, [pc, #116]	; (8002c34 <HAL_ADC_ConfigChannel+0x1e4>)
 8002bc0:	4293      	cmp	r3, r2
 8002bc2:	d125      	bne.n	8002c10 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	689b      	ldr	r3, [r3, #8]
 8002bca:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d126      	bne.n	8002c20 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	689a      	ldr	r2, [r3, #8]
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8002be0:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002be2:	683b      	ldr	r3, [r7, #0]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	2b10      	cmp	r3, #16
 8002be8:	d11a      	bne.n	8002c20 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002bea:	4b13      	ldr	r3, [pc, #76]	; (8002c38 <HAL_ADC_ConfigChannel+0x1e8>)
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	4a13      	ldr	r2, [pc, #76]	; (8002c3c <HAL_ADC_ConfigChannel+0x1ec>)
 8002bf0:	fba2 2303 	umull	r2, r3, r2, r3
 8002bf4:	0c9a      	lsrs	r2, r3, #18
 8002bf6:	4613      	mov	r3, r2
 8002bf8:	009b      	lsls	r3, r3, #2
 8002bfa:	4413      	add	r3, r2
 8002bfc:	005b      	lsls	r3, r3, #1
 8002bfe:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002c00:	e002      	b.n	8002c08 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8002c02:	68bb      	ldr	r3, [r7, #8]
 8002c04:	3b01      	subs	r3, #1
 8002c06:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002c08:	68bb      	ldr	r3, [r7, #8]
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	d1f9      	bne.n	8002c02 <HAL_ADC_ConfigChannel+0x1b2>
 8002c0e:	e007      	b.n	8002c20 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c14:	f043 0220 	orr.w	r2, r3, #32
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8002c1c:	2301      	movs	r3, #1
 8002c1e:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	2200      	movs	r2, #0
 8002c24:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002c28:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c2a:	4618      	mov	r0, r3
 8002c2c:	3714      	adds	r7, #20
 8002c2e:	46bd      	mov	sp, r7
 8002c30:	bc80      	pop	{r7}
 8002c32:	4770      	bx	lr
 8002c34:	40012400 	.word	0x40012400
 8002c38:	20000018 	.word	0x20000018
 8002c3c:	431bde83 	.word	0x431bde83

08002c40 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8002c40:	b580      	push	{r7, lr}
 8002c42:	b084      	sub	sp, #16
 8002c44:	af00      	add	r7, sp, #0
 8002c46:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002c48:	2300      	movs	r3, #0
 8002c4a:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8002c4c:	2300      	movs	r3, #0
 8002c4e:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	689b      	ldr	r3, [r3, #8]
 8002c56:	f003 0301 	and.w	r3, r3, #1
 8002c5a:	2b01      	cmp	r3, #1
 8002c5c:	d040      	beq.n	8002ce0 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	689a      	ldr	r2, [r3, #8]
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	f042 0201 	orr.w	r2, r2, #1
 8002c6c:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002c6e:	4b1f      	ldr	r3, [pc, #124]	; (8002cec <ADC_Enable+0xac>)
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	4a1f      	ldr	r2, [pc, #124]	; (8002cf0 <ADC_Enable+0xb0>)
 8002c74:	fba2 2303 	umull	r2, r3, r2, r3
 8002c78:	0c9b      	lsrs	r3, r3, #18
 8002c7a:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002c7c:	e002      	b.n	8002c84 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8002c7e:	68bb      	ldr	r3, [r7, #8]
 8002c80:	3b01      	subs	r3, #1
 8002c82:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002c84:	68bb      	ldr	r3, [r7, #8]
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	d1f9      	bne.n	8002c7e <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002c8a:	f7ff fbef 	bl	800246c <HAL_GetTick>
 8002c8e:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002c90:	e01f      	b.n	8002cd2 <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002c92:	f7ff fbeb 	bl	800246c <HAL_GetTick>
 8002c96:	4602      	mov	r2, r0
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	1ad3      	subs	r3, r2, r3
 8002c9c:	2b02      	cmp	r3, #2
 8002c9e:	d918      	bls.n	8002cd2 <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	689b      	ldr	r3, [r3, #8]
 8002ca6:	f003 0301 	and.w	r3, r3, #1
 8002caa:	2b01      	cmp	r3, #1
 8002cac:	d011      	beq.n	8002cd2 <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002cb2:	f043 0210 	orr.w	r2, r3, #16
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002cbe:	f043 0201 	orr.w	r2, r3, #1
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	62da      	str	r2, [r3, #44]	; 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	2200      	movs	r2, #0
 8002cca:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 8002cce:	2301      	movs	r3, #1
 8002cd0:	e007      	b.n	8002ce2 <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	689b      	ldr	r3, [r3, #8]
 8002cd8:	f003 0301 	and.w	r3, r3, #1
 8002cdc:	2b01      	cmp	r3, #1
 8002cde:	d1d8      	bne.n	8002c92 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8002ce0:	2300      	movs	r3, #0
}
 8002ce2:	4618      	mov	r0, r3
 8002ce4:	3710      	adds	r7, #16
 8002ce6:	46bd      	mov	sp, r7
 8002ce8:	bd80      	pop	{r7, pc}
 8002cea:	bf00      	nop
 8002cec:	20000018 	.word	0x20000018
 8002cf0:	431bde83 	.word	0x431bde83

08002cf4 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8002cf4:	b580      	push	{r7, lr}
 8002cf6:	b084      	sub	sp, #16
 8002cf8:	af00      	add	r7, sp, #0
 8002cfa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002cfc:	2300      	movs	r3, #0
 8002cfe:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	689b      	ldr	r3, [r3, #8]
 8002d06:	f003 0301 	and.w	r3, r3, #1
 8002d0a:	2b01      	cmp	r3, #1
 8002d0c:	d12e      	bne.n	8002d6c <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	689a      	ldr	r2, [r3, #8]
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	f022 0201 	bic.w	r2, r2, #1
 8002d1c:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002d1e:	f7ff fba5 	bl	800246c <HAL_GetTick>
 8002d22:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002d24:	e01b      	b.n	8002d5e <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002d26:	f7ff fba1 	bl	800246c <HAL_GetTick>
 8002d2a:	4602      	mov	r2, r0
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	1ad3      	subs	r3, r2, r3
 8002d30:	2b02      	cmp	r3, #2
 8002d32:	d914      	bls.n	8002d5e <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	689b      	ldr	r3, [r3, #8]
 8002d3a:	f003 0301 	and.w	r3, r3, #1
 8002d3e:	2b01      	cmp	r3, #1
 8002d40:	d10d      	bne.n	8002d5e <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d46:	f043 0210 	orr.w	r2, r3, #16
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d52:	f043 0201 	orr.w	r2, r3, #1
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 8002d5a:	2301      	movs	r3, #1
 8002d5c:	e007      	b.n	8002d6e <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	689b      	ldr	r3, [r3, #8]
 8002d64:	f003 0301 	and.w	r3, r3, #1
 8002d68:	2b01      	cmp	r3, #1
 8002d6a:	d0dc      	beq.n	8002d26 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002d6c:	2300      	movs	r3, #0
}
 8002d6e:	4618      	mov	r0, r3
 8002d70:	3710      	adds	r7, #16
 8002d72:	46bd      	mov	sp, r7
 8002d74:	bd80      	pop	{r7, pc}
	...

08002d78 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002d78:	b480      	push	{r7}
 8002d7a:	b085      	sub	sp, #20
 8002d7c:	af00      	add	r7, sp, #0
 8002d7e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	f003 0307 	and.w	r3, r3, #7
 8002d86:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002d88:	4b0c      	ldr	r3, [pc, #48]	; (8002dbc <__NVIC_SetPriorityGrouping+0x44>)
 8002d8a:	68db      	ldr	r3, [r3, #12]
 8002d8c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002d8e:	68ba      	ldr	r2, [r7, #8]
 8002d90:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002d94:	4013      	ands	r3, r2
 8002d96:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002d9c:	68bb      	ldr	r3, [r7, #8]
 8002d9e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002da0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002da4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002da8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002daa:	4a04      	ldr	r2, [pc, #16]	; (8002dbc <__NVIC_SetPriorityGrouping+0x44>)
 8002dac:	68bb      	ldr	r3, [r7, #8]
 8002dae:	60d3      	str	r3, [r2, #12]
}
 8002db0:	bf00      	nop
 8002db2:	3714      	adds	r7, #20
 8002db4:	46bd      	mov	sp, r7
 8002db6:	bc80      	pop	{r7}
 8002db8:	4770      	bx	lr
 8002dba:	bf00      	nop
 8002dbc:	e000ed00 	.word	0xe000ed00

08002dc0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002dc0:	b480      	push	{r7}
 8002dc2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002dc4:	4b04      	ldr	r3, [pc, #16]	; (8002dd8 <__NVIC_GetPriorityGrouping+0x18>)
 8002dc6:	68db      	ldr	r3, [r3, #12]
 8002dc8:	0a1b      	lsrs	r3, r3, #8
 8002dca:	f003 0307 	and.w	r3, r3, #7
}
 8002dce:	4618      	mov	r0, r3
 8002dd0:	46bd      	mov	sp, r7
 8002dd2:	bc80      	pop	{r7}
 8002dd4:	4770      	bx	lr
 8002dd6:	bf00      	nop
 8002dd8:	e000ed00 	.word	0xe000ed00

08002ddc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002ddc:	b480      	push	{r7}
 8002dde:	b083      	sub	sp, #12
 8002de0:	af00      	add	r7, sp, #0
 8002de2:	4603      	mov	r3, r0
 8002de4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002de6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	db0b      	blt.n	8002e06 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002dee:	79fb      	ldrb	r3, [r7, #7]
 8002df0:	f003 021f 	and.w	r2, r3, #31
 8002df4:	4906      	ldr	r1, [pc, #24]	; (8002e10 <__NVIC_EnableIRQ+0x34>)
 8002df6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002dfa:	095b      	lsrs	r3, r3, #5
 8002dfc:	2001      	movs	r0, #1
 8002dfe:	fa00 f202 	lsl.w	r2, r0, r2
 8002e02:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002e06:	bf00      	nop
 8002e08:	370c      	adds	r7, #12
 8002e0a:	46bd      	mov	sp, r7
 8002e0c:	bc80      	pop	{r7}
 8002e0e:	4770      	bx	lr
 8002e10:	e000e100 	.word	0xe000e100

08002e14 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002e14:	b480      	push	{r7}
 8002e16:	b083      	sub	sp, #12
 8002e18:	af00      	add	r7, sp, #0
 8002e1a:	4603      	mov	r3, r0
 8002e1c:	6039      	str	r1, [r7, #0]
 8002e1e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002e20:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	db0a      	blt.n	8002e3e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002e28:	683b      	ldr	r3, [r7, #0]
 8002e2a:	b2da      	uxtb	r2, r3
 8002e2c:	490c      	ldr	r1, [pc, #48]	; (8002e60 <__NVIC_SetPriority+0x4c>)
 8002e2e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e32:	0112      	lsls	r2, r2, #4
 8002e34:	b2d2      	uxtb	r2, r2
 8002e36:	440b      	add	r3, r1
 8002e38:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002e3c:	e00a      	b.n	8002e54 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002e3e:	683b      	ldr	r3, [r7, #0]
 8002e40:	b2da      	uxtb	r2, r3
 8002e42:	4908      	ldr	r1, [pc, #32]	; (8002e64 <__NVIC_SetPriority+0x50>)
 8002e44:	79fb      	ldrb	r3, [r7, #7]
 8002e46:	f003 030f 	and.w	r3, r3, #15
 8002e4a:	3b04      	subs	r3, #4
 8002e4c:	0112      	lsls	r2, r2, #4
 8002e4e:	b2d2      	uxtb	r2, r2
 8002e50:	440b      	add	r3, r1
 8002e52:	761a      	strb	r2, [r3, #24]
}
 8002e54:	bf00      	nop
 8002e56:	370c      	adds	r7, #12
 8002e58:	46bd      	mov	sp, r7
 8002e5a:	bc80      	pop	{r7}
 8002e5c:	4770      	bx	lr
 8002e5e:	bf00      	nop
 8002e60:	e000e100 	.word	0xe000e100
 8002e64:	e000ed00 	.word	0xe000ed00

08002e68 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002e68:	b480      	push	{r7}
 8002e6a:	b089      	sub	sp, #36	; 0x24
 8002e6c:	af00      	add	r7, sp, #0
 8002e6e:	60f8      	str	r0, [r7, #12]
 8002e70:	60b9      	str	r1, [r7, #8]
 8002e72:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	f003 0307 	and.w	r3, r3, #7
 8002e7a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002e7c:	69fb      	ldr	r3, [r7, #28]
 8002e7e:	f1c3 0307 	rsb	r3, r3, #7
 8002e82:	2b04      	cmp	r3, #4
 8002e84:	bf28      	it	cs
 8002e86:	2304      	movcs	r3, #4
 8002e88:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002e8a:	69fb      	ldr	r3, [r7, #28]
 8002e8c:	3304      	adds	r3, #4
 8002e8e:	2b06      	cmp	r3, #6
 8002e90:	d902      	bls.n	8002e98 <NVIC_EncodePriority+0x30>
 8002e92:	69fb      	ldr	r3, [r7, #28]
 8002e94:	3b03      	subs	r3, #3
 8002e96:	e000      	b.n	8002e9a <NVIC_EncodePriority+0x32>
 8002e98:	2300      	movs	r3, #0
 8002e9a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002e9c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002ea0:	69bb      	ldr	r3, [r7, #24]
 8002ea2:	fa02 f303 	lsl.w	r3, r2, r3
 8002ea6:	43da      	mvns	r2, r3
 8002ea8:	68bb      	ldr	r3, [r7, #8]
 8002eaa:	401a      	ands	r2, r3
 8002eac:	697b      	ldr	r3, [r7, #20]
 8002eae:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002eb0:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002eb4:	697b      	ldr	r3, [r7, #20]
 8002eb6:	fa01 f303 	lsl.w	r3, r1, r3
 8002eba:	43d9      	mvns	r1, r3
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002ec0:	4313      	orrs	r3, r2
         );
}
 8002ec2:	4618      	mov	r0, r3
 8002ec4:	3724      	adds	r7, #36	; 0x24
 8002ec6:	46bd      	mov	sp, r7
 8002ec8:	bc80      	pop	{r7}
 8002eca:	4770      	bx	lr

08002ecc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002ecc:	b580      	push	{r7, lr}
 8002ece:	b082      	sub	sp, #8
 8002ed0:	af00      	add	r7, sp, #0
 8002ed2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	3b01      	subs	r3, #1
 8002ed8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002edc:	d301      	bcc.n	8002ee2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002ede:	2301      	movs	r3, #1
 8002ee0:	e00f      	b.n	8002f02 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002ee2:	4a0a      	ldr	r2, [pc, #40]	; (8002f0c <SysTick_Config+0x40>)
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	3b01      	subs	r3, #1
 8002ee8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002eea:	210f      	movs	r1, #15
 8002eec:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002ef0:	f7ff ff90 	bl	8002e14 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002ef4:	4b05      	ldr	r3, [pc, #20]	; (8002f0c <SysTick_Config+0x40>)
 8002ef6:	2200      	movs	r2, #0
 8002ef8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002efa:	4b04      	ldr	r3, [pc, #16]	; (8002f0c <SysTick_Config+0x40>)
 8002efc:	2207      	movs	r2, #7
 8002efe:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002f00:	2300      	movs	r3, #0
}
 8002f02:	4618      	mov	r0, r3
 8002f04:	3708      	adds	r7, #8
 8002f06:	46bd      	mov	sp, r7
 8002f08:	bd80      	pop	{r7, pc}
 8002f0a:	bf00      	nop
 8002f0c:	e000e010 	.word	0xe000e010

08002f10 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002f10:	b580      	push	{r7, lr}
 8002f12:	b082      	sub	sp, #8
 8002f14:	af00      	add	r7, sp, #0
 8002f16:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002f18:	6878      	ldr	r0, [r7, #4]
 8002f1a:	f7ff ff2d 	bl	8002d78 <__NVIC_SetPriorityGrouping>
}
 8002f1e:	bf00      	nop
 8002f20:	3708      	adds	r7, #8
 8002f22:	46bd      	mov	sp, r7
 8002f24:	bd80      	pop	{r7, pc}

08002f26 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002f26:	b580      	push	{r7, lr}
 8002f28:	b086      	sub	sp, #24
 8002f2a:	af00      	add	r7, sp, #0
 8002f2c:	4603      	mov	r3, r0
 8002f2e:	60b9      	str	r1, [r7, #8]
 8002f30:	607a      	str	r2, [r7, #4]
 8002f32:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002f34:	2300      	movs	r3, #0
 8002f36:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002f38:	f7ff ff42 	bl	8002dc0 <__NVIC_GetPriorityGrouping>
 8002f3c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002f3e:	687a      	ldr	r2, [r7, #4]
 8002f40:	68b9      	ldr	r1, [r7, #8]
 8002f42:	6978      	ldr	r0, [r7, #20]
 8002f44:	f7ff ff90 	bl	8002e68 <NVIC_EncodePriority>
 8002f48:	4602      	mov	r2, r0
 8002f4a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002f4e:	4611      	mov	r1, r2
 8002f50:	4618      	mov	r0, r3
 8002f52:	f7ff ff5f 	bl	8002e14 <__NVIC_SetPriority>
}
 8002f56:	bf00      	nop
 8002f58:	3718      	adds	r7, #24
 8002f5a:	46bd      	mov	sp, r7
 8002f5c:	bd80      	pop	{r7, pc}

08002f5e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002f5e:	b580      	push	{r7, lr}
 8002f60:	b082      	sub	sp, #8
 8002f62:	af00      	add	r7, sp, #0
 8002f64:	4603      	mov	r3, r0
 8002f66:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002f68:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f6c:	4618      	mov	r0, r3
 8002f6e:	f7ff ff35 	bl	8002ddc <__NVIC_EnableIRQ>
}
 8002f72:	bf00      	nop
 8002f74:	3708      	adds	r7, #8
 8002f76:	46bd      	mov	sp, r7
 8002f78:	bd80      	pop	{r7, pc}

08002f7a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002f7a:	b580      	push	{r7, lr}
 8002f7c:	b082      	sub	sp, #8
 8002f7e:	af00      	add	r7, sp, #0
 8002f80:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002f82:	6878      	ldr	r0, [r7, #4]
 8002f84:	f7ff ffa2 	bl	8002ecc <SysTick_Config>
 8002f88:	4603      	mov	r3, r0
}
 8002f8a:	4618      	mov	r0, r3
 8002f8c:	3708      	adds	r7, #8
 8002f8e:	46bd      	mov	sp, r7
 8002f90:	bd80      	pop	{r7, pc}
	...

08002f94 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002f94:	b480      	push	{r7}
 8002f96:	b08b      	sub	sp, #44	; 0x2c
 8002f98:	af00      	add	r7, sp, #0
 8002f9a:	6078      	str	r0, [r7, #4]
 8002f9c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002f9e:	2300      	movs	r3, #0
 8002fa0:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002fa2:	2300      	movs	r3, #0
 8002fa4:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002fa6:	e169      	b.n	800327c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002fa8:	2201      	movs	r2, #1
 8002faa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fac:	fa02 f303 	lsl.w	r3, r2, r3
 8002fb0:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002fb2:	683b      	ldr	r3, [r7, #0]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	69fa      	ldr	r2, [r7, #28]
 8002fb8:	4013      	ands	r3, r2
 8002fba:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002fbc:	69ba      	ldr	r2, [r7, #24]
 8002fbe:	69fb      	ldr	r3, [r7, #28]
 8002fc0:	429a      	cmp	r2, r3
 8002fc2:	f040 8158 	bne.w	8003276 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002fc6:	683b      	ldr	r3, [r7, #0]
 8002fc8:	685b      	ldr	r3, [r3, #4]
 8002fca:	4a9a      	ldr	r2, [pc, #616]	; (8003234 <HAL_GPIO_Init+0x2a0>)
 8002fcc:	4293      	cmp	r3, r2
 8002fce:	d05e      	beq.n	800308e <HAL_GPIO_Init+0xfa>
 8002fd0:	4a98      	ldr	r2, [pc, #608]	; (8003234 <HAL_GPIO_Init+0x2a0>)
 8002fd2:	4293      	cmp	r3, r2
 8002fd4:	d875      	bhi.n	80030c2 <HAL_GPIO_Init+0x12e>
 8002fd6:	4a98      	ldr	r2, [pc, #608]	; (8003238 <HAL_GPIO_Init+0x2a4>)
 8002fd8:	4293      	cmp	r3, r2
 8002fda:	d058      	beq.n	800308e <HAL_GPIO_Init+0xfa>
 8002fdc:	4a96      	ldr	r2, [pc, #600]	; (8003238 <HAL_GPIO_Init+0x2a4>)
 8002fde:	4293      	cmp	r3, r2
 8002fe0:	d86f      	bhi.n	80030c2 <HAL_GPIO_Init+0x12e>
 8002fe2:	4a96      	ldr	r2, [pc, #600]	; (800323c <HAL_GPIO_Init+0x2a8>)
 8002fe4:	4293      	cmp	r3, r2
 8002fe6:	d052      	beq.n	800308e <HAL_GPIO_Init+0xfa>
 8002fe8:	4a94      	ldr	r2, [pc, #592]	; (800323c <HAL_GPIO_Init+0x2a8>)
 8002fea:	4293      	cmp	r3, r2
 8002fec:	d869      	bhi.n	80030c2 <HAL_GPIO_Init+0x12e>
 8002fee:	4a94      	ldr	r2, [pc, #592]	; (8003240 <HAL_GPIO_Init+0x2ac>)
 8002ff0:	4293      	cmp	r3, r2
 8002ff2:	d04c      	beq.n	800308e <HAL_GPIO_Init+0xfa>
 8002ff4:	4a92      	ldr	r2, [pc, #584]	; (8003240 <HAL_GPIO_Init+0x2ac>)
 8002ff6:	4293      	cmp	r3, r2
 8002ff8:	d863      	bhi.n	80030c2 <HAL_GPIO_Init+0x12e>
 8002ffa:	4a92      	ldr	r2, [pc, #584]	; (8003244 <HAL_GPIO_Init+0x2b0>)
 8002ffc:	4293      	cmp	r3, r2
 8002ffe:	d046      	beq.n	800308e <HAL_GPIO_Init+0xfa>
 8003000:	4a90      	ldr	r2, [pc, #576]	; (8003244 <HAL_GPIO_Init+0x2b0>)
 8003002:	4293      	cmp	r3, r2
 8003004:	d85d      	bhi.n	80030c2 <HAL_GPIO_Init+0x12e>
 8003006:	2b12      	cmp	r3, #18
 8003008:	d82a      	bhi.n	8003060 <HAL_GPIO_Init+0xcc>
 800300a:	2b12      	cmp	r3, #18
 800300c:	d859      	bhi.n	80030c2 <HAL_GPIO_Init+0x12e>
 800300e:	a201      	add	r2, pc, #4	; (adr r2, 8003014 <HAL_GPIO_Init+0x80>)
 8003010:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003014:	0800308f 	.word	0x0800308f
 8003018:	08003069 	.word	0x08003069
 800301c:	0800307b 	.word	0x0800307b
 8003020:	080030bd 	.word	0x080030bd
 8003024:	080030c3 	.word	0x080030c3
 8003028:	080030c3 	.word	0x080030c3
 800302c:	080030c3 	.word	0x080030c3
 8003030:	080030c3 	.word	0x080030c3
 8003034:	080030c3 	.word	0x080030c3
 8003038:	080030c3 	.word	0x080030c3
 800303c:	080030c3 	.word	0x080030c3
 8003040:	080030c3 	.word	0x080030c3
 8003044:	080030c3 	.word	0x080030c3
 8003048:	080030c3 	.word	0x080030c3
 800304c:	080030c3 	.word	0x080030c3
 8003050:	080030c3 	.word	0x080030c3
 8003054:	080030c3 	.word	0x080030c3
 8003058:	08003071 	.word	0x08003071
 800305c:	08003085 	.word	0x08003085
 8003060:	4a79      	ldr	r2, [pc, #484]	; (8003248 <HAL_GPIO_Init+0x2b4>)
 8003062:	4293      	cmp	r3, r2
 8003064:	d013      	beq.n	800308e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8003066:	e02c      	b.n	80030c2 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8003068:	683b      	ldr	r3, [r7, #0]
 800306a:	68db      	ldr	r3, [r3, #12]
 800306c:	623b      	str	r3, [r7, #32]
          break;
 800306e:	e029      	b.n	80030c4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8003070:	683b      	ldr	r3, [r7, #0]
 8003072:	68db      	ldr	r3, [r3, #12]
 8003074:	3304      	adds	r3, #4
 8003076:	623b      	str	r3, [r7, #32]
          break;
 8003078:	e024      	b.n	80030c4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800307a:	683b      	ldr	r3, [r7, #0]
 800307c:	68db      	ldr	r3, [r3, #12]
 800307e:	3308      	adds	r3, #8
 8003080:	623b      	str	r3, [r7, #32]
          break;
 8003082:	e01f      	b.n	80030c4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8003084:	683b      	ldr	r3, [r7, #0]
 8003086:	68db      	ldr	r3, [r3, #12]
 8003088:	330c      	adds	r3, #12
 800308a:	623b      	str	r3, [r7, #32]
          break;
 800308c:	e01a      	b.n	80030c4 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800308e:	683b      	ldr	r3, [r7, #0]
 8003090:	689b      	ldr	r3, [r3, #8]
 8003092:	2b00      	cmp	r3, #0
 8003094:	d102      	bne.n	800309c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8003096:	2304      	movs	r3, #4
 8003098:	623b      	str	r3, [r7, #32]
          break;
 800309a:	e013      	b.n	80030c4 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800309c:	683b      	ldr	r3, [r7, #0]
 800309e:	689b      	ldr	r3, [r3, #8]
 80030a0:	2b01      	cmp	r3, #1
 80030a2:	d105      	bne.n	80030b0 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80030a4:	2308      	movs	r3, #8
 80030a6:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	69fa      	ldr	r2, [r7, #28]
 80030ac:	611a      	str	r2, [r3, #16]
          break;
 80030ae:	e009      	b.n	80030c4 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80030b0:	2308      	movs	r3, #8
 80030b2:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	69fa      	ldr	r2, [r7, #28]
 80030b8:	615a      	str	r2, [r3, #20]
          break;
 80030ba:	e003      	b.n	80030c4 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80030bc:	2300      	movs	r3, #0
 80030be:	623b      	str	r3, [r7, #32]
          break;
 80030c0:	e000      	b.n	80030c4 <HAL_GPIO_Init+0x130>
          break;
 80030c2:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80030c4:	69bb      	ldr	r3, [r7, #24]
 80030c6:	2bff      	cmp	r3, #255	; 0xff
 80030c8:	d801      	bhi.n	80030ce <HAL_GPIO_Init+0x13a>
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	e001      	b.n	80030d2 <HAL_GPIO_Init+0x13e>
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	3304      	adds	r3, #4
 80030d2:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80030d4:	69bb      	ldr	r3, [r7, #24]
 80030d6:	2bff      	cmp	r3, #255	; 0xff
 80030d8:	d802      	bhi.n	80030e0 <HAL_GPIO_Init+0x14c>
 80030da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030dc:	009b      	lsls	r3, r3, #2
 80030de:	e002      	b.n	80030e6 <HAL_GPIO_Init+0x152>
 80030e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030e2:	3b08      	subs	r3, #8
 80030e4:	009b      	lsls	r3, r3, #2
 80030e6:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80030e8:	697b      	ldr	r3, [r7, #20]
 80030ea:	681a      	ldr	r2, [r3, #0]
 80030ec:	210f      	movs	r1, #15
 80030ee:	693b      	ldr	r3, [r7, #16]
 80030f0:	fa01 f303 	lsl.w	r3, r1, r3
 80030f4:	43db      	mvns	r3, r3
 80030f6:	401a      	ands	r2, r3
 80030f8:	6a39      	ldr	r1, [r7, #32]
 80030fa:	693b      	ldr	r3, [r7, #16]
 80030fc:	fa01 f303 	lsl.w	r3, r1, r3
 8003100:	431a      	orrs	r2, r3
 8003102:	697b      	ldr	r3, [r7, #20]
 8003104:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003106:	683b      	ldr	r3, [r7, #0]
 8003108:	685b      	ldr	r3, [r3, #4]
 800310a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800310e:	2b00      	cmp	r3, #0
 8003110:	f000 80b1 	beq.w	8003276 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8003114:	4b4d      	ldr	r3, [pc, #308]	; (800324c <HAL_GPIO_Init+0x2b8>)
 8003116:	699b      	ldr	r3, [r3, #24]
 8003118:	4a4c      	ldr	r2, [pc, #304]	; (800324c <HAL_GPIO_Init+0x2b8>)
 800311a:	f043 0301 	orr.w	r3, r3, #1
 800311e:	6193      	str	r3, [r2, #24]
 8003120:	4b4a      	ldr	r3, [pc, #296]	; (800324c <HAL_GPIO_Init+0x2b8>)
 8003122:	699b      	ldr	r3, [r3, #24]
 8003124:	f003 0301 	and.w	r3, r3, #1
 8003128:	60bb      	str	r3, [r7, #8]
 800312a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800312c:	4a48      	ldr	r2, [pc, #288]	; (8003250 <HAL_GPIO_Init+0x2bc>)
 800312e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003130:	089b      	lsrs	r3, r3, #2
 8003132:	3302      	adds	r3, #2
 8003134:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003138:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800313a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800313c:	f003 0303 	and.w	r3, r3, #3
 8003140:	009b      	lsls	r3, r3, #2
 8003142:	220f      	movs	r2, #15
 8003144:	fa02 f303 	lsl.w	r3, r2, r3
 8003148:	43db      	mvns	r3, r3
 800314a:	68fa      	ldr	r2, [r7, #12]
 800314c:	4013      	ands	r3, r2
 800314e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	4a40      	ldr	r2, [pc, #256]	; (8003254 <HAL_GPIO_Init+0x2c0>)
 8003154:	4293      	cmp	r3, r2
 8003156:	d013      	beq.n	8003180 <HAL_GPIO_Init+0x1ec>
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	4a3f      	ldr	r2, [pc, #252]	; (8003258 <HAL_GPIO_Init+0x2c4>)
 800315c:	4293      	cmp	r3, r2
 800315e:	d00d      	beq.n	800317c <HAL_GPIO_Init+0x1e8>
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	4a3e      	ldr	r2, [pc, #248]	; (800325c <HAL_GPIO_Init+0x2c8>)
 8003164:	4293      	cmp	r3, r2
 8003166:	d007      	beq.n	8003178 <HAL_GPIO_Init+0x1e4>
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	4a3d      	ldr	r2, [pc, #244]	; (8003260 <HAL_GPIO_Init+0x2cc>)
 800316c:	4293      	cmp	r3, r2
 800316e:	d101      	bne.n	8003174 <HAL_GPIO_Init+0x1e0>
 8003170:	2303      	movs	r3, #3
 8003172:	e006      	b.n	8003182 <HAL_GPIO_Init+0x1ee>
 8003174:	2304      	movs	r3, #4
 8003176:	e004      	b.n	8003182 <HAL_GPIO_Init+0x1ee>
 8003178:	2302      	movs	r3, #2
 800317a:	e002      	b.n	8003182 <HAL_GPIO_Init+0x1ee>
 800317c:	2301      	movs	r3, #1
 800317e:	e000      	b.n	8003182 <HAL_GPIO_Init+0x1ee>
 8003180:	2300      	movs	r3, #0
 8003182:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003184:	f002 0203 	and.w	r2, r2, #3
 8003188:	0092      	lsls	r2, r2, #2
 800318a:	4093      	lsls	r3, r2
 800318c:	68fa      	ldr	r2, [r7, #12]
 800318e:	4313      	orrs	r3, r2
 8003190:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8003192:	492f      	ldr	r1, [pc, #188]	; (8003250 <HAL_GPIO_Init+0x2bc>)
 8003194:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003196:	089b      	lsrs	r3, r3, #2
 8003198:	3302      	adds	r3, #2
 800319a:	68fa      	ldr	r2, [r7, #12]
 800319c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80031a0:	683b      	ldr	r3, [r7, #0]
 80031a2:	685b      	ldr	r3, [r3, #4]
 80031a4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d006      	beq.n	80031ba <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80031ac:	4b2d      	ldr	r3, [pc, #180]	; (8003264 <HAL_GPIO_Init+0x2d0>)
 80031ae:	681a      	ldr	r2, [r3, #0]
 80031b0:	492c      	ldr	r1, [pc, #176]	; (8003264 <HAL_GPIO_Init+0x2d0>)
 80031b2:	69bb      	ldr	r3, [r7, #24]
 80031b4:	4313      	orrs	r3, r2
 80031b6:	600b      	str	r3, [r1, #0]
 80031b8:	e006      	b.n	80031c8 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80031ba:	4b2a      	ldr	r3, [pc, #168]	; (8003264 <HAL_GPIO_Init+0x2d0>)
 80031bc:	681a      	ldr	r2, [r3, #0]
 80031be:	69bb      	ldr	r3, [r7, #24]
 80031c0:	43db      	mvns	r3, r3
 80031c2:	4928      	ldr	r1, [pc, #160]	; (8003264 <HAL_GPIO_Init+0x2d0>)
 80031c4:	4013      	ands	r3, r2
 80031c6:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80031c8:	683b      	ldr	r3, [r7, #0]
 80031ca:	685b      	ldr	r3, [r3, #4]
 80031cc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d006      	beq.n	80031e2 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80031d4:	4b23      	ldr	r3, [pc, #140]	; (8003264 <HAL_GPIO_Init+0x2d0>)
 80031d6:	685a      	ldr	r2, [r3, #4]
 80031d8:	4922      	ldr	r1, [pc, #136]	; (8003264 <HAL_GPIO_Init+0x2d0>)
 80031da:	69bb      	ldr	r3, [r7, #24]
 80031dc:	4313      	orrs	r3, r2
 80031de:	604b      	str	r3, [r1, #4]
 80031e0:	e006      	b.n	80031f0 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80031e2:	4b20      	ldr	r3, [pc, #128]	; (8003264 <HAL_GPIO_Init+0x2d0>)
 80031e4:	685a      	ldr	r2, [r3, #4]
 80031e6:	69bb      	ldr	r3, [r7, #24]
 80031e8:	43db      	mvns	r3, r3
 80031ea:	491e      	ldr	r1, [pc, #120]	; (8003264 <HAL_GPIO_Init+0x2d0>)
 80031ec:	4013      	ands	r3, r2
 80031ee:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80031f0:	683b      	ldr	r3, [r7, #0]
 80031f2:	685b      	ldr	r3, [r3, #4]
 80031f4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d006      	beq.n	800320a <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80031fc:	4b19      	ldr	r3, [pc, #100]	; (8003264 <HAL_GPIO_Init+0x2d0>)
 80031fe:	689a      	ldr	r2, [r3, #8]
 8003200:	4918      	ldr	r1, [pc, #96]	; (8003264 <HAL_GPIO_Init+0x2d0>)
 8003202:	69bb      	ldr	r3, [r7, #24]
 8003204:	4313      	orrs	r3, r2
 8003206:	608b      	str	r3, [r1, #8]
 8003208:	e006      	b.n	8003218 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800320a:	4b16      	ldr	r3, [pc, #88]	; (8003264 <HAL_GPIO_Init+0x2d0>)
 800320c:	689a      	ldr	r2, [r3, #8]
 800320e:	69bb      	ldr	r3, [r7, #24]
 8003210:	43db      	mvns	r3, r3
 8003212:	4914      	ldr	r1, [pc, #80]	; (8003264 <HAL_GPIO_Init+0x2d0>)
 8003214:	4013      	ands	r3, r2
 8003216:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003218:	683b      	ldr	r3, [r7, #0]
 800321a:	685b      	ldr	r3, [r3, #4]
 800321c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003220:	2b00      	cmp	r3, #0
 8003222:	d021      	beq.n	8003268 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8003224:	4b0f      	ldr	r3, [pc, #60]	; (8003264 <HAL_GPIO_Init+0x2d0>)
 8003226:	68da      	ldr	r2, [r3, #12]
 8003228:	490e      	ldr	r1, [pc, #56]	; (8003264 <HAL_GPIO_Init+0x2d0>)
 800322a:	69bb      	ldr	r3, [r7, #24]
 800322c:	4313      	orrs	r3, r2
 800322e:	60cb      	str	r3, [r1, #12]
 8003230:	e021      	b.n	8003276 <HAL_GPIO_Init+0x2e2>
 8003232:	bf00      	nop
 8003234:	10320000 	.word	0x10320000
 8003238:	10310000 	.word	0x10310000
 800323c:	10220000 	.word	0x10220000
 8003240:	10210000 	.word	0x10210000
 8003244:	10120000 	.word	0x10120000
 8003248:	10110000 	.word	0x10110000
 800324c:	40021000 	.word	0x40021000
 8003250:	40010000 	.word	0x40010000
 8003254:	40010800 	.word	0x40010800
 8003258:	40010c00 	.word	0x40010c00
 800325c:	40011000 	.word	0x40011000
 8003260:	40011400 	.word	0x40011400
 8003264:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8003268:	4b0b      	ldr	r3, [pc, #44]	; (8003298 <HAL_GPIO_Init+0x304>)
 800326a:	68da      	ldr	r2, [r3, #12]
 800326c:	69bb      	ldr	r3, [r7, #24]
 800326e:	43db      	mvns	r3, r3
 8003270:	4909      	ldr	r1, [pc, #36]	; (8003298 <HAL_GPIO_Init+0x304>)
 8003272:	4013      	ands	r3, r2
 8003274:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8003276:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003278:	3301      	adds	r3, #1
 800327a:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800327c:	683b      	ldr	r3, [r7, #0]
 800327e:	681a      	ldr	r2, [r3, #0]
 8003280:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003282:	fa22 f303 	lsr.w	r3, r2, r3
 8003286:	2b00      	cmp	r3, #0
 8003288:	f47f ae8e 	bne.w	8002fa8 <HAL_GPIO_Init+0x14>
  }
}
 800328c:	bf00      	nop
 800328e:	bf00      	nop
 8003290:	372c      	adds	r7, #44	; 0x2c
 8003292:	46bd      	mov	sp, r7
 8003294:	bc80      	pop	{r7}
 8003296:	4770      	bx	lr
 8003298:	40010400 	.word	0x40010400

0800329c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800329c:	b480      	push	{r7}
 800329e:	b083      	sub	sp, #12
 80032a0:	af00      	add	r7, sp, #0
 80032a2:	6078      	str	r0, [r7, #4]
 80032a4:	460b      	mov	r3, r1
 80032a6:	807b      	strh	r3, [r7, #2]
 80032a8:	4613      	mov	r3, r2
 80032aa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80032ac:	787b      	ldrb	r3, [r7, #1]
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	d003      	beq.n	80032ba <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80032b2:	887a      	ldrh	r2, [r7, #2]
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80032b8:	e003      	b.n	80032c2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80032ba:	887b      	ldrh	r3, [r7, #2]
 80032bc:	041a      	lsls	r2, r3, #16
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	611a      	str	r2, [r3, #16]
}
 80032c2:	bf00      	nop
 80032c4:	370c      	adds	r7, #12
 80032c6:	46bd      	mov	sp, r7
 80032c8:	bc80      	pop	{r7}
 80032ca:	4770      	bx	lr

080032cc <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80032cc:	b480      	push	{r7}
 80032ce:	b085      	sub	sp, #20
 80032d0:	af00      	add	r7, sp, #0
 80032d2:	6078      	str	r0, [r7, #4]
 80032d4:	460b      	mov	r3, r1
 80032d6:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	68db      	ldr	r3, [r3, #12]
 80032dc:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80032de:	887a      	ldrh	r2, [r7, #2]
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	4013      	ands	r3, r2
 80032e4:	041a      	lsls	r2, r3, #16
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	43d9      	mvns	r1, r3
 80032ea:	887b      	ldrh	r3, [r7, #2]
 80032ec:	400b      	ands	r3, r1
 80032ee:	431a      	orrs	r2, r3
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	611a      	str	r2, [r3, #16]
}
 80032f4:	bf00      	nop
 80032f6:	3714      	adds	r7, #20
 80032f8:	46bd      	mov	sp, r7
 80032fa:	bc80      	pop	{r7}
 80032fc:	4770      	bx	lr

080032fe <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80032fe:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003300:	b08b      	sub	sp, #44	; 0x2c
 8003302:	af06      	add	r7, sp, #24
 8003304:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	2b00      	cmp	r3, #0
 800330a:	d101      	bne.n	8003310 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800330c:	2301      	movs	r3, #1
 800330e:	e0fd      	b.n	800350c <HAL_PCD_Init+0x20e>

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	f893 32a9 	ldrb.w	r3, [r3, #681]	; 0x2a9
 8003316:	b2db      	uxtb	r3, r3
 8003318:	2b00      	cmp	r3, #0
 800331a:	d106      	bne.n	800332a <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	2200      	movs	r2, #0
 8003320:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8003324:	6878      	ldr	r0, [r7, #4]
 8003326:	f008 f91d 	bl	800b564 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	2203      	movs	r2, #3
 800332e:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
    hpcd->Init.dma_enable = 0U;
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	4618      	mov	r0, r3
 8003338:	f003 fe0b 	bl	8006f52 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	603b      	str	r3, [r7, #0]
 8003342:	687e      	ldr	r6, [r7, #4]
 8003344:	466d      	mov	r5, sp
 8003346:	f106 0410 	add.w	r4, r6, #16
 800334a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800334c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800334e:	6823      	ldr	r3, [r4, #0]
 8003350:	602b      	str	r3, [r5, #0]
 8003352:	1d33      	adds	r3, r6, #4
 8003354:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003356:	6838      	ldr	r0, [r7, #0]
 8003358:	f003 fdd5 	bl	8006f06 <USB_CoreInit>
 800335c:	4603      	mov	r3, r0
 800335e:	2b00      	cmp	r3, #0
 8003360:	d005      	beq.n	800336e <HAL_PCD_Init+0x70>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	2202      	movs	r2, #2
 8003366:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
    return HAL_ERROR;
 800336a:	2301      	movs	r3, #1
 800336c:	e0ce      	b.n	800350c <HAL_PCD_Init+0x20e>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	2100      	movs	r1, #0
 8003374:	4618      	mov	r0, r3
 8003376:	f003 fe06 	bl	8006f86 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800337a:	2300      	movs	r3, #0
 800337c:	73fb      	strb	r3, [r7, #15]
 800337e:	e04c      	b.n	800341a <HAL_PCD_Init+0x11c>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8003380:	7bfb      	ldrb	r3, [r7, #15]
 8003382:	6879      	ldr	r1, [r7, #4]
 8003384:	1c5a      	adds	r2, r3, #1
 8003386:	4613      	mov	r3, r2
 8003388:	009b      	lsls	r3, r3, #2
 800338a:	4413      	add	r3, r2
 800338c:	00db      	lsls	r3, r3, #3
 800338e:	440b      	add	r3, r1
 8003390:	3301      	adds	r3, #1
 8003392:	2201      	movs	r2, #1
 8003394:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8003396:	7bfb      	ldrb	r3, [r7, #15]
 8003398:	6879      	ldr	r1, [r7, #4]
 800339a:	1c5a      	adds	r2, r3, #1
 800339c:	4613      	mov	r3, r2
 800339e:	009b      	lsls	r3, r3, #2
 80033a0:	4413      	add	r3, r2
 80033a2:	00db      	lsls	r3, r3, #3
 80033a4:	440b      	add	r3, r1
 80033a6:	7bfa      	ldrb	r2, [r7, #15]
 80033a8:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80033aa:	7bfa      	ldrb	r2, [r7, #15]
 80033ac:	7bfb      	ldrb	r3, [r7, #15]
 80033ae:	b298      	uxth	r0, r3
 80033b0:	6879      	ldr	r1, [r7, #4]
 80033b2:	4613      	mov	r3, r2
 80033b4:	009b      	lsls	r3, r3, #2
 80033b6:	4413      	add	r3, r2
 80033b8:	00db      	lsls	r3, r3, #3
 80033ba:	440b      	add	r3, r1
 80033bc:	3336      	adds	r3, #54	; 0x36
 80033be:	4602      	mov	r2, r0
 80033c0:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80033c2:	7bfb      	ldrb	r3, [r7, #15]
 80033c4:	6879      	ldr	r1, [r7, #4]
 80033c6:	1c5a      	adds	r2, r3, #1
 80033c8:	4613      	mov	r3, r2
 80033ca:	009b      	lsls	r3, r3, #2
 80033cc:	4413      	add	r3, r2
 80033ce:	00db      	lsls	r3, r3, #3
 80033d0:	440b      	add	r3, r1
 80033d2:	3303      	adds	r3, #3
 80033d4:	2200      	movs	r2, #0
 80033d6:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80033d8:	7bfa      	ldrb	r2, [r7, #15]
 80033da:	6879      	ldr	r1, [r7, #4]
 80033dc:	4613      	mov	r3, r2
 80033de:	009b      	lsls	r3, r3, #2
 80033e0:	4413      	add	r3, r2
 80033e2:	00db      	lsls	r3, r3, #3
 80033e4:	440b      	add	r3, r1
 80033e6:	3338      	adds	r3, #56	; 0x38
 80033e8:	2200      	movs	r2, #0
 80033ea:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80033ec:	7bfa      	ldrb	r2, [r7, #15]
 80033ee:	6879      	ldr	r1, [r7, #4]
 80033f0:	4613      	mov	r3, r2
 80033f2:	009b      	lsls	r3, r3, #2
 80033f4:	4413      	add	r3, r2
 80033f6:	00db      	lsls	r3, r3, #3
 80033f8:	440b      	add	r3, r1
 80033fa:	333c      	adds	r3, #60	; 0x3c
 80033fc:	2200      	movs	r2, #0
 80033fe:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8003400:	7bfa      	ldrb	r2, [r7, #15]
 8003402:	6879      	ldr	r1, [r7, #4]
 8003404:	4613      	mov	r3, r2
 8003406:	009b      	lsls	r3, r3, #2
 8003408:	4413      	add	r3, r2
 800340a:	00db      	lsls	r3, r3, #3
 800340c:	440b      	add	r3, r1
 800340e:	3340      	adds	r3, #64	; 0x40
 8003410:	2200      	movs	r2, #0
 8003412:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003414:	7bfb      	ldrb	r3, [r7, #15]
 8003416:	3301      	adds	r3, #1
 8003418:	73fb      	strb	r3, [r7, #15]
 800341a:	7bfa      	ldrb	r2, [r7, #15]
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	685b      	ldr	r3, [r3, #4]
 8003420:	429a      	cmp	r2, r3
 8003422:	d3ad      	bcc.n	8003380 <HAL_PCD_Init+0x82>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003424:	2300      	movs	r3, #0
 8003426:	73fb      	strb	r3, [r7, #15]
 8003428:	e044      	b.n	80034b4 <HAL_PCD_Init+0x1b6>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800342a:	7bfa      	ldrb	r2, [r7, #15]
 800342c:	6879      	ldr	r1, [r7, #4]
 800342e:	4613      	mov	r3, r2
 8003430:	009b      	lsls	r3, r3, #2
 8003432:	4413      	add	r3, r2
 8003434:	00db      	lsls	r3, r3, #3
 8003436:	440b      	add	r3, r1
 8003438:	f203 1369 	addw	r3, r3, #361	; 0x169
 800343c:	2200      	movs	r2, #0
 800343e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8003440:	7bfa      	ldrb	r2, [r7, #15]
 8003442:	6879      	ldr	r1, [r7, #4]
 8003444:	4613      	mov	r3, r2
 8003446:	009b      	lsls	r3, r3, #2
 8003448:	4413      	add	r3, r2
 800344a:	00db      	lsls	r3, r3, #3
 800344c:	440b      	add	r3, r1
 800344e:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8003452:	7bfa      	ldrb	r2, [r7, #15]
 8003454:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8003456:	7bfa      	ldrb	r2, [r7, #15]
 8003458:	6879      	ldr	r1, [r7, #4]
 800345a:	4613      	mov	r3, r2
 800345c:	009b      	lsls	r3, r3, #2
 800345e:	4413      	add	r3, r2
 8003460:	00db      	lsls	r3, r3, #3
 8003462:	440b      	add	r3, r1
 8003464:	f203 136b 	addw	r3, r3, #363	; 0x16b
 8003468:	2200      	movs	r2, #0
 800346a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800346c:	7bfa      	ldrb	r2, [r7, #15]
 800346e:	6879      	ldr	r1, [r7, #4]
 8003470:	4613      	mov	r3, r2
 8003472:	009b      	lsls	r3, r3, #2
 8003474:	4413      	add	r3, r2
 8003476:	00db      	lsls	r3, r3, #3
 8003478:	440b      	add	r3, r1
 800347a:	f503 73bc 	add.w	r3, r3, #376	; 0x178
 800347e:	2200      	movs	r2, #0
 8003480:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8003482:	7bfa      	ldrb	r2, [r7, #15]
 8003484:	6879      	ldr	r1, [r7, #4]
 8003486:	4613      	mov	r3, r2
 8003488:	009b      	lsls	r3, r3, #2
 800348a:	4413      	add	r3, r2
 800348c:	00db      	lsls	r3, r3, #3
 800348e:	440b      	add	r3, r1
 8003490:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 8003494:	2200      	movs	r2, #0
 8003496:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8003498:	7bfa      	ldrb	r2, [r7, #15]
 800349a:	6879      	ldr	r1, [r7, #4]
 800349c:	4613      	mov	r3, r2
 800349e:	009b      	lsls	r3, r3, #2
 80034a0:	4413      	add	r3, r2
 80034a2:	00db      	lsls	r3, r3, #3
 80034a4:	440b      	add	r3, r1
 80034a6:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 80034aa:	2200      	movs	r2, #0
 80034ac:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80034ae:	7bfb      	ldrb	r3, [r7, #15]
 80034b0:	3301      	adds	r3, #1
 80034b2:	73fb      	strb	r3, [r7, #15]
 80034b4:	7bfa      	ldrb	r2, [r7, #15]
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	685b      	ldr	r3, [r3, #4]
 80034ba:	429a      	cmp	r2, r3
 80034bc:	d3b5      	bcc.n	800342a <HAL_PCD_Init+0x12c>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	603b      	str	r3, [r7, #0]
 80034c4:	687e      	ldr	r6, [r7, #4]
 80034c6:	466d      	mov	r5, sp
 80034c8:	f106 0410 	add.w	r4, r6, #16
 80034cc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80034ce:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80034d0:	6823      	ldr	r3, [r4, #0]
 80034d2:	602b      	str	r3, [r5, #0]
 80034d4:	1d33      	adds	r3, r6, #4
 80034d6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80034d8:	6838      	ldr	r0, [r7, #0]
 80034da:	f003 fd60 	bl	8006f9e <USB_DevInit>
 80034de:	4603      	mov	r3, r0
 80034e0:	2b00      	cmp	r3, #0
 80034e2:	d005      	beq.n	80034f0 <HAL_PCD_Init+0x1f2>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	2202      	movs	r2, #2
 80034e8:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
    return HAL_ERROR;
 80034ec:	2301      	movs	r3, #1
 80034ee:	e00d      	b.n	800350c <HAL_PCD_Init+0x20e>
  }

  hpcd->USB_Address = 0U;
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	2200      	movs	r2, #0
 80034f4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hpcd->State = HAL_PCD_STATE_READY;
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	2201      	movs	r2, #1
 80034fc:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
  (void)USB_DevDisconnect(hpcd->Instance);
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	4618      	mov	r0, r3
 8003506:	f006 fa13 	bl	8009930 <USB_DevDisconnect>

  return HAL_OK;
 800350a:	2300      	movs	r3, #0
}
 800350c:	4618      	mov	r0, r3
 800350e:	3714      	adds	r7, #20
 8003510:	46bd      	mov	sp, r7
 8003512:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003514 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8003514:	b580      	push	{r7, lr}
 8003516:	b082      	sub	sp, #8
 8003518:	af00      	add	r7, sp, #0
 800351a:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8003522:	2b01      	cmp	r3, #1
 8003524:	d101      	bne.n	800352a <HAL_PCD_Start+0x16>
 8003526:	2302      	movs	r3, #2
 8003528:	e016      	b.n	8003558 <HAL_PCD_Start+0x44>
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	2201      	movs	r2, #1
 800352e:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  __HAL_PCD_ENABLE(hpcd);
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	4618      	mov	r0, r3
 8003538:	f003 fcf5 	bl	8006f26 <USB_EnableGlobalInt>

#if defined (USB)
  HAL_PCDEx_SetConnectionState(hpcd, 1U);
 800353c:	2101      	movs	r1, #1
 800353e:	6878      	ldr	r0, [r7, #4]
 8003540:	f008 fa83 	bl	800ba4a <HAL_PCDEx_SetConnectionState>
#endif /* defined (USB) */

  (void)USB_DevConnect(hpcd->Instance);
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	4618      	mov	r0, r3
 800354a:	f006 f9e7 	bl	800991c <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	2200      	movs	r2, #0
 8003552:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 8003556:	2300      	movs	r3, #0
}
 8003558:	4618      	mov	r0, r3
 800355a:	3708      	adds	r7, #8
 800355c:	46bd      	mov	sp, r7
 800355e:	bd80      	pop	{r7, pc}

08003560 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8003560:	b580      	push	{r7, lr}
 8003562:	b088      	sub	sp, #32
 8003564:	af00      	add	r7, sp, #0
 8003566:	6078      	str	r0, [r7, #4]
  uint16_t store_ep[8];
  uint8_t i;

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_CTR))
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	4618      	mov	r0, r3
 800356e:	f006 f9e9 	bl	8009944 <USB_ReadInterrupts>
 8003572:	4603      	mov	r3, r0
 8003574:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003578:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800357c:	d102      	bne.n	8003584 <HAL_PCD_IRQHandler+0x24>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 800357e:	6878      	ldr	r0, [r7, #4]
 8003580:	f000 fb5f 	bl	8003c42 <PCD_EP_ISR_Handler>
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_RESET))
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	4618      	mov	r0, r3
 800358a:	f006 f9db 	bl	8009944 <USB_ReadInterrupts>
 800358e:	4603      	mov	r3, r0
 8003590:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003594:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003598:	d112      	bne.n	80035c0 <HAL_PCD_IRQHandler+0x60>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80035a2:	b29a      	uxth	r2, r3
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80035ac:	b292      	uxth	r2, r2
 80035ae:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 80035b2:	6878      	ldr	r0, [r7, #4]
 80035b4:	f008 f851 	bl	800b65a <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 80035b8:	2100      	movs	r1, #0
 80035ba:	6878      	ldr	r0, [r7, #4]
 80035bc:	f000 f923 	bl	8003806 <HAL_PCD_SetAddress>
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_PMAOVR))
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	4618      	mov	r0, r3
 80035c6:	f006 f9bd 	bl	8009944 <USB_ReadInterrupts>
 80035ca:	4603      	mov	r3, r0
 80035cc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80035d0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80035d4:	d10b      	bne.n	80035ee <HAL_PCD_IRQHandler+0x8e>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80035de:	b29a      	uxth	r2, r3
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80035e8:	b292      	uxth	r2, r2
 80035ea:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_ERR))
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	4618      	mov	r0, r3
 80035f4:	f006 f9a6 	bl	8009944 <USB_ReadInterrupts>
 80035f8:	4603      	mov	r3, r0
 80035fa:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80035fe:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003602:	d10b      	bne.n	800361c <HAL_PCD_IRQHandler+0xbc>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800360c:	b29a      	uxth	r2, r3
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003616:	b292      	uxth	r2, r2
 8003618:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_WKUP))
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	4618      	mov	r0, r3
 8003622:	f006 f98f 	bl	8009944 <USB_ReadInterrupts>
 8003626:	4603      	mov	r3, r0
 8003628:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800362c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003630:	d126      	bne.n	8003680 <HAL_PCD_IRQHandler+0x120>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LP_MODE);
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 800363a:	b29a      	uxth	r2, r3
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	f022 0204 	bic.w	r2, r2, #4
 8003644:	b292      	uxth	r2, r2
 8003646:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8003652:	b29a      	uxth	r2, r3
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	f022 0208 	bic.w	r2, r2, #8
 800365c:	b292      	uxth	r2, r2
 800365e:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 8003662:	6878      	ldr	r0, [r7, #4]
 8003664:	f008 f832 	bl	800b6cc <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8003670:	b29a      	uxth	r2, r3
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800367a:	b292      	uxth	r2, r2
 800367c:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_SUSP))
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	4618      	mov	r0, r3
 8003686:	f006 f95d 	bl	8009944 <USB_ReadInterrupts>
 800368a:	4603      	mov	r3, r0
 800368c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003690:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003694:	f040 8082 	bne.w	800379c <HAL_PCD_IRQHandler+0x23c>
  {
    /* WA: To Clear Wakeup flag if raised with suspend signal */

    /* Store Endpoint register */
    for (i = 0U; i < 8U; i++)
 8003698:	2300      	movs	r3, #0
 800369a:	77fb      	strb	r3, [r7, #31]
 800369c:	e010      	b.n	80036c0 <HAL_PCD_IRQHandler+0x160>
    {
      store_ep[i] = PCD_GET_ENDPOINT(hpcd->Instance, i);
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	461a      	mov	r2, r3
 80036a4:	7ffb      	ldrb	r3, [r7, #31]
 80036a6:	009b      	lsls	r3, r3, #2
 80036a8:	441a      	add	r2, r3
 80036aa:	7ffb      	ldrb	r3, [r7, #31]
 80036ac:	8812      	ldrh	r2, [r2, #0]
 80036ae:	b292      	uxth	r2, r2
 80036b0:	005b      	lsls	r3, r3, #1
 80036b2:	3320      	adds	r3, #32
 80036b4:	443b      	add	r3, r7
 80036b6:	f823 2c14 	strh.w	r2, [r3, #-20]
    for (i = 0U; i < 8U; i++)
 80036ba:	7ffb      	ldrb	r3, [r7, #31]
 80036bc:	3301      	adds	r3, #1
 80036be:	77fb      	strb	r3, [r7, #31]
 80036c0:	7ffb      	ldrb	r3, [r7, #31]
 80036c2:	2b07      	cmp	r3, #7
 80036c4:	d9eb      	bls.n	800369e <HAL_PCD_IRQHandler+0x13e>
    }

    /* FORCE RESET */
    hpcd->Instance->CNTR |= (uint16_t)(USB_CNTR_FRES);
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 80036ce:	b29a      	uxth	r2, r3
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	f042 0201 	orr.w	r2, r2, #1
 80036d8:	b292      	uxth	r2, r2
 80036da:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* CLEAR RESET */
    hpcd->Instance->CNTR &= (uint16_t)(~USB_CNTR_FRES);
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 80036e6:	b29a      	uxth	r2, r3
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	f022 0201 	bic.w	r2, r2, #1
 80036f0:	b292      	uxth	r2, r2
 80036f2:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* wait for reset flag in ISTR */
    while ((hpcd->Instance->ISTR & USB_ISTR_RESET) == 0U)
 80036f6:	bf00      	nop
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8003700:	b29b      	uxth	r3, r3
 8003702:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003706:	2b00      	cmp	r3, #0
 8003708:	d0f6      	beq.n	80036f8 <HAL_PCD_IRQHandler+0x198>
    {
    }

    /* Clear Reset Flag */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8003712:	b29a      	uxth	r2, r3
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800371c:	b292      	uxth	r2, r2
 800371e:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    /* Restore Registre */
    for (i = 0U; i < 8U; i++)
 8003722:	2300      	movs	r3, #0
 8003724:	77fb      	strb	r3, [r7, #31]
 8003726:	e00f      	b.n	8003748 <HAL_PCD_IRQHandler+0x1e8>
    {
      PCD_SET_ENDPOINT(hpcd->Instance, i, store_ep[i]);
 8003728:	7ffb      	ldrb	r3, [r7, #31]
 800372a:	687a      	ldr	r2, [r7, #4]
 800372c:	6812      	ldr	r2, [r2, #0]
 800372e:	4611      	mov	r1, r2
 8003730:	7ffa      	ldrb	r2, [r7, #31]
 8003732:	0092      	lsls	r2, r2, #2
 8003734:	440a      	add	r2, r1
 8003736:	005b      	lsls	r3, r3, #1
 8003738:	3320      	adds	r3, #32
 800373a:	443b      	add	r3, r7
 800373c:	f833 3c14 	ldrh.w	r3, [r3, #-20]
 8003740:	8013      	strh	r3, [r2, #0]
    for (i = 0U; i < 8U; i++)
 8003742:	7ffb      	ldrb	r3, [r7, #31]
 8003744:	3301      	adds	r3, #1
 8003746:	77fb      	strb	r3, [r7, #31]
 8003748:	7ffb      	ldrb	r3, [r7, #31]
 800374a:	2b07      	cmp	r3, #7
 800374c:	d9ec      	bls.n	8003728 <HAL_PCD_IRQHandler+0x1c8>
    }

    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8003756:	b29a      	uxth	r2, r3
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	f042 0208 	orr.w	r2, r2, #8
 8003760:	b292      	uxth	r2, r2
 8003762:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800376e:	b29a      	uxth	r2, r3
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003778:	b292      	uxth	r2, r2
 800377a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LP_MODE;
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8003786:	b29a      	uxth	r2, r3
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	f042 0204 	orr.w	r2, r2, #4
 8003790:	b292      	uxth	r2, r2
 8003792:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 8003796:	6878      	ldr	r0, [r7, #4]
 8003798:	f007 ff7e 	bl	800b698 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_SOF))
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	4618      	mov	r0, r3
 80037a2:	f006 f8cf 	bl	8009944 <USB_ReadInterrupts>
 80037a6:	4603      	mov	r3, r0
 80037a8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80037ac:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80037b0:	d10e      	bne.n	80037d0 <HAL_PCD_IRQHandler+0x270>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80037ba:	b29a      	uxth	r2, r3
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80037c4:	b292      	uxth	r2, r2
 80037c6:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 80037ca:	6878      	ldr	r0, [r7, #4]
 80037cc:	f007 ff37 	bl	800b63e <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_ESOF))
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	4618      	mov	r0, r3
 80037d6:	f006 f8b5 	bl	8009944 <USB_ReadInterrupts>
 80037da:	4603      	mov	r3, r0
 80037dc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80037e0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80037e4:	d10b      	bne.n	80037fe <HAL_PCD_IRQHandler+0x29e>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80037ee:	b29a      	uxth	r2, r3
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80037f8:	b292      	uxth	r2, r2
 80037fa:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }
}
 80037fe:	bf00      	nop
 8003800:	3720      	adds	r7, #32
 8003802:	46bd      	mov	sp, r7
 8003804:	bd80      	pop	{r7, pc}

08003806 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8003806:	b580      	push	{r7, lr}
 8003808:	b082      	sub	sp, #8
 800380a:	af00      	add	r7, sp, #0
 800380c:	6078      	str	r0, [r7, #4]
 800380e:	460b      	mov	r3, r1
 8003810:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8003818:	2b01      	cmp	r3, #1
 800381a:	d101      	bne.n	8003820 <HAL_PCD_SetAddress+0x1a>
 800381c:	2302      	movs	r3, #2
 800381e:	e013      	b.n	8003848 <HAL_PCD_SetAddress+0x42>
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	2201      	movs	r2, #1
 8003824:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  hpcd->USB_Address = address;
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	78fa      	ldrb	r2, [r7, #3]
 800382c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	78fa      	ldrb	r2, [r7, #3]
 8003836:	4611      	mov	r1, r2
 8003838:	4618      	mov	r0, r3
 800383a:	f006 f85c 	bl	80098f6 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	2200      	movs	r2, #0
 8003842:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 8003846:	2300      	movs	r3, #0
}
 8003848:	4618      	mov	r0, r3
 800384a:	3708      	adds	r7, #8
 800384c:	46bd      	mov	sp, r7
 800384e:	bd80      	pop	{r7, pc}

08003850 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8003850:	b580      	push	{r7, lr}
 8003852:	b084      	sub	sp, #16
 8003854:	af00      	add	r7, sp, #0
 8003856:	6078      	str	r0, [r7, #4]
 8003858:	4608      	mov	r0, r1
 800385a:	4611      	mov	r1, r2
 800385c:	461a      	mov	r2, r3
 800385e:	4603      	mov	r3, r0
 8003860:	70fb      	strb	r3, [r7, #3]
 8003862:	460b      	mov	r3, r1
 8003864:	803b      	strh	r3, [r7, #0]
 8003866:	4613      	mov	r3, r2
 8003868:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 800386a:	2300      	movs	r3, #0
 800386c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800386e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003872:	2b00      	cmp	r3, #0
 8003874:	da0e      	bge.n	8003894 <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003876:	78fb      	ldrb	r3, [r7, #3]
 8003878:	f003 0307 	and.w	r3, r3, #7
 800387c:	1c5a      	adds	r2, r3, #1
 800387e:	4613      	mov	r3, r2
 8003880:	009b      	lsls	r3, r3, #2
 8003882:	4413      	add	r3, r2
 8003884:	00db      	lsls	r3, r3, #3
 8003886:	687a      	ldr	r2, [r7, #4]
 8003888:	4413      	add	r3, r2
 800388a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	2201      	movs	r2, #1
 8003890:	705a      	strb	r2, [r3, #1]
 8003892:	e00e      	b.n	80038b2 <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003894:	78fb      	ldrb	r3, [r7, #3]
 8003896:	f003 0207 	and.w	r2, r3, #7
 800389a:	4613      	mov	r3, r2
 800389c:	009b      	lsls	r3, r3, #2
 800389e:	4413      	add	r3, r2
 80038a0:	00db      	lsls	r3, r3, #3
 80038a2:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 80038a6:	687a      	ldr	r2, [r7, #4]
 80038a8:	4413      	add	r3, r2
 80038aa:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80038ac:	68fb      	ldr	r3, [r7, #12]
 80038ae:	2200      	movs	r2, #0
 80038b0:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 80038b2:	78fb      	ldrb	r3, [r7, #3]
 80038b4:	f003 0307 	and.w	r3, r3, #7
 80038b8:	b2da      	uxtb	r2, r3
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 80038be:	883a      	ldrh	r2, [r7, #0]
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	78ba      	ldrb	r2, [r7, #2]
 80038c8:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	785b      	ldrb	r3, [r3, #1]
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	d004      	beq.n	80038dc <HAL_PCD_EP_Open+0x8c>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	781b      	ldrb	r3, [r3, #0]
 80038d6:	b29a      	uxth	r2, r3
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	81da      	strh	r2, [r3, #14]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 80038dc:	78bb      	ldrb	r3, [r7, #2]
 80038de:	2b02      	cmp	r3, #2
 80038e0:	d102      	bne.n	80038e8 <HAL_PCD_EP_Open+0x98>
  {
    ep->data_pid_start = 0U;
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	2200      	movs	r2, #0
 80038e6:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 80038ee:	2b01      	cmp	r3, #1
 80038f0:	d101      	bne.n	80038f6 <HAL_PCD_EP_Open+0xa6>
 80038f2:	2302      	movs	r3, #2
 80038f4:	e00e      	b.n	8003914 <HAL_PCD_EP_Open+0xc4>
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	2201      	movs	r2, #1
 80038fa:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	68f9      	ldr	r1, [r7, #12]
 8003904:	4618      	mov	r0, r3
 8003906:	f003 fb6b 	bl	8006fe0 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	2200      	movs	r2, #0
 800390e:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return ret;
 8003912:	7afb      	ldrb	r3, [r7, #11]
}
 8003914:	4618      	mov	r0, r3
 8003916:	3710      	adds	r7, #16
 8003918:	46bd      	mov	sp, r7
 800391a:	bd80      	pop	{r7, pc}

0800391c <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800391c:	b580      	push	{r7, lr}
 800391e:	b084      	sub	sp, #16
 8003920:	af00      	add	r7, sp, #0
 8003922:	6078      	str	r0, [r7, #4]
 8003924:	460b      	mov	r3, r1
 8003926:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8003928:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800392c:	2b00      	cmp	r3, #0
 800392e:	da0e      	bge.n	800394e <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003930:	78fb      	ldrb	r3, [r7, #3]
 8003932:	f003 0307 	and.w	r3, r3, #7
 8003936:	1c5a      	adds	r2, r3, #1
 8003938:	4613      	mov	r3, r2
 800393a:	009b      	lsls	r3, r3, #2
 800393c:	4413      	add	r3, r2
 800393e:	00db      	lsls	r3, r3, #3
 8003940:	687a      	ldr	r2, [r7, #4]
 8003942:	4413      	add	r3, r2
 8003944:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	2201      	movs	r2, #1
 800394a:	705a      	strb	r2, [r3, #1]
 800394c:	e00e      	b.n	800396c <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800394e:	78fb      	ldrb	r3, [r7, #3]
 8003950:	f003 0207 	and.w	r2, r3, #7
 8003954:	4613      	mov	r3, r2
 8003956:	009b      	lsls	r3, r3, #2
 8003958:	4413      	add	r3, r2
 800395a:	00db      	lsls	r3, r3, #3
 800395c:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8003960:	687a      	ldr	r2, [r7, #4]
 8003962:	4413      	add	r3, r2
 8003964:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	2200      	movs	r2, #0
 800396a:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 800396c:	78fb      	ldrb	r3, [r7, #3]
 800396e:	f003 0307 	and.w	r3, r3, #7
 8003972:	b2da      	uxtb	r2, r3
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 800397e:	2b01      	cmp	r3, #1
 8003980:	d101      	bne.n	8003986 <HAL_PCD_EP_Close+0x6a>
 8003982:	2302      	movs	r3, #2
 8003984:	e00e      	b.n	80039a4 <HAL_PCD_EP_Close+0x88>
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	2201      	movs	r2, #1
 800398a:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	68f9      	ldr	r1, [r7, #12]
 8003994:	4618      	mov	r0, r3
 8003996:	f003 fe8d 	bl	80076b4 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	2200      	movs	r2, #0
 800399e:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  return HAL_OK;
 80039a2:	2300      	movs	r3, #0
}
 80039a4:	4618      	mov	r0, r3
 80039a6:	3710      	adds	r7, #16
 80039a8:	46bd      	mov	sp, r7
 80039aa:	bd80      	pop	{r7, pc}

080039ac <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80039ac:	b580      	push	{r7, lr}
 80039ae:	b086      	sub	sp, #24
 80039b0:	af00      	add	r7, sp, #0
 80039b2:	60f8      	str	r0, [r7, #12]
 80039b4:	607a      	str	r2, [r7, #4]
 80039b6:	603b      	str	r3, [r7, #0]
 80039b8:	460b      	mov	r3, r1
 80039ba:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80039bc:	7afb      	ldrb	r3, [r7, #11]
 80039be:	f003 0207 	and.w	r2, r3, #7
 80039c2:	4613      	mov	r3, r2
 80039c4:	009b      	lsls	r3, r3, #2
 80039c6:	4413      	add	r3, r2
 80039c8:	00db      	lsls	r3, r3, #3
 80039ca:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 80039ce:	68fa      	ldr	r2, [r7, #12]
 80039d0:	4413      	add	r3, r2
 80039d2:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80039d4:	697b      	ldr	r3, [r7, #20]
 80039d6:	687a      	ldr	r2, [r7, #4]
 80039d8:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 80039da:	697b      	ldr	r3, [r7, #20]
 80039dc:	683a      	ldr	r2, [r7, #0]
 80039de:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 80039e0:	697b      	ldr	r3, [r7, #20]
 80039e2:	2200      	movs	r2, #0
 80039e4:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 80039e6:	697b      	ldr	r3, [r7, #20]
 80039e8:	2200      	movs	r2, #0
 80039ea:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80039ec:	7afb      	ldrb	r3, [r7, #11]
 80039ee:	f003 0307 	and.w	r3, r3, #7
 80039f2:	b2da      	uxtb	r2, r3
 80039f4:	697b      	ldr	r3, [r7, #20]
 80039f6:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80039f8:	7afb      	ldrb	r3, [r7, #11]
 80039fa:	f003 0307 	and.w	r3, r3, #7
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d106      	bne.n	8003a10 <HAL_PCD_EP_Receive+0x64>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	6979      	ldr	r1, [r7, #20]
 8003a08:	4618      	mov	r0, r3
 8003a0a:	f004 f83f 	bl	8007a8c <USB_EPStartXfer>
 8003a0e:	e005      	b.n	8003a1c <HAL_PCD_EP_Receive+0x70>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	6979      	ldr	r1, [r7, #20]
 8003a16:	4618      	mov	r0, r3
 8003a18:	f004 f838 	bl	8007a8c <USB_EPStartXfer>
  }

  return HAL_OK;
 8003a1c:	2300      	movs	r3, #0
}
 8003a1e:	4618      	mov	r0, r3
 8003a20:	3718      	adds	r7, #24
 8003a22:	46bd      	mov	sp, r7
 8003a24:	bd80      	pop	{r7, pc}

08003a26 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003a26:	b480      	push	{r7}
 8003a28:	b083      	sub	sp, #12
 8003a2a:	af00      	add	r7, sp, #0
 8003a2c:	6078      	str	r0, [r7, #4]
 8003a2e:	460b      	mov	r3, r1
 8003a30:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8003a32:	78fb      	ldrb	r3, [r7, #3]
 8003a34:	f003 0207 	and.w	r2, r3, #7
 8003a38:	6879      	ldr	r1, [r7, #4]
 8003a3a:	4613      	mov	r3, r2
 8003a3c:	009b      	lsls	r3, r3, #2
 8003a3e:	4413      	add	r3, r2
 8003a40:	00db      	lsls	r3, r3, #3
 8003a42:	440b      	add	r3, r1
 8003a44:	f503 73c2 	add.w	r3, r3, #388	; 0x184
 8003a48:	681b      	ldr	r3, [r3, #0]
}
 8003a4a:	4618      	mov	r0, r3
 8003a4c:	370c      	adds	r7, #12
 8003a4e:	46bd      	mov	sp, r7
 8003a50:	bc80      	pop	{r7}
 8003a52:	4770      	bx	lr

08003a54 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8003a54:	b580      	push	{r7, lr}
 8003a56:	b086      	sub	sp, #24
 8003a58:	af00      	add	r7, sp, #0
 8003a5a:	60f8      	str	r0, [r7, #12]
 8003a5c:	607a      	str	r2, [r7, #4]
 8003a5e:	603b      	str	r3, [r7, #0]
 8003a60:	460b      	mov	r3, r1
 8003a62:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003a64:	7afb      	ldrb	r3, [r7, #11]
 8003a66:	f003 0307 	and.w	r3, r3, #7
 8003a6a:	1c5a      	adds	r2, r3, #1
 8003a6c:	4613      	mov	r3, r2
 8003a6e:	009b      	lsls	r3, r3, #2
 8003a70:	4413      	add	r3, r2
 8003a72:	00db      	lsls	r3, r3, #3
 8003a74:	68fa      	ldr	r2, [r7, #12]
 8003a76:	4413      	add	r3, r2
 8003a78:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8003a7a:	697b      	ldr	r3, [r7, #20]
 8003a7c:	687a      	ldr	r2, [r7, #4]
 8003a7e:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8003a80:	697b      	ldr	r3, [r7, #20]
 8003a82:	683a      	ldr	r2, [r7, #0]
 8003a84:	619a      	str	r2, [r3, #24]
#if defined (USB)
  ep->xfer_fill_db = 1U;
 8003a86:	697b      	ldr	r3, [r7, #20]
 8003a88:	2201      	movs	r2, #1
 8003a8a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  ep->xfer_len_db = len;
 8003a8e:	697b      	ldr	r3, [r7, #20]
 8003a90:	683a      	ldr	r2, [r7, #0]
 8003a92:	621a      	str	r2, [r3, #32]
#endif /* defined (USB) */
  ep->xfer_count = 0U;
 8003a94:	697b      	ldr	r3, [r7, #20]
 8003a96:	2200      	movs	r2, #0
 8003a98:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 8003a9a:	697b      	ldr	r3, [r7, #20]
 8003a9c:	2201      	movs	r2, #1
 8003a9e:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003aa0:	7afb      	ldrb	r3, [r7, #11]
 8003aa2:	f003 0307 	and.w	r3, r3, #7
 8003aa6:	b2da      	uxtb	r2, r3
 8003aa8:	697b      	ldr	r3, [r7, #20]
 8003aaa:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8003aac:	7afb      	ldrb	r3, [r7, #11]
 8003aae:	f003 0307 	and.w	r3, r3, #7
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d106      	bne.n	8003ac4 <HAL_PCD_EP_Transmit+0x70>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	6979      	ldr	r1, [r7, #20]
 8003abc:	4618      	mov	r0, r3
 8003abe:	f003 ffe5 	bl	8007a8c <USB_EPStartXfer>
 8003ac2:	e005      	b.n	8003ad0 <HAL_PCD_EP_Transmit+0x7c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	6979      	ldr	r1, [r7, #20]
 8003aca:	4618      	mov	r0, r3
 8003acc:	f003 ffde 	bl	8007a8c <USB_EPStartXfer>
  }

  return HAL_OK;
 8003ad0:	2300      	movs	r3, #0
}
 8003ad2:	4618      	mov	r0, r3
 8003ad4:	3718      	adds	r7, #24
 8003ad6:	46bd      	mov	sp, r7
 8003ad8:	bd80      	pop	{r7, pc}

08003ada <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003ada:	b580      	push	{r7, lr}
 8003adc:	b084      	sub	sp, #16
 8003ade:	af00      	add	r7, sp, #0
 8003ae0:	6078      	str	r0, [r7, #4]
 8003ae2:	460b      	mov	r3, r1
 8003ae4:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8003ae6:	78fb      	ldrb	r3, [r7, #3]
 8003ae8:	f003 0207 	and.w	r2, r3, #7
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	685b      	ldr	r3, [r3, #4]
 8003af0:	429a      	cmp	r2, r3
 8003af2:	d901      	bls.n	8003af8 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8003af4:	2301      	movs	r3, #1
 8003af6:	e04c      	b.n	8003b92 <HAL_PCD_EP_SetStall+0xb8>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8003af8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003afc:	2b00      	cmp	r3, #0
 8003afe:	da0e      	bge.n	8003b1e <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003b00:	78fb      	ldrb	r3, [r7, #3]
 8003b02:	f003 0307 	and.w	r3, r3, #7
 8003b06:	1c5a      	adds	r2, r3, #1
 8003b08:	4613      	mov	r3, r2
 8003b0a:	009b      	lsls	r3, r3, #2
 8003b0c:	4413      	add	r3, r2
 8003b0e:	00db      	lsls	r3, r3, #3
 8003b10:	687a      	ldr	r2, [r7, #4]
 8003b12:	4413      	add	r3, r2
 8003b14:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	2201      	movs	r2, #1
 8003b1a:	705a      	strb	r2, [r3, #1]
 8003b1c:	e00c      	b.n	8003b38 <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8003b1e:	78fa      	ldrb	r2, [r7, #3]
 8003b20:	4613      	mov	r3, r2
 8003b22:	009b      	lsls	r3, r3, #2
 8003b24:	4413      	add	r3, r2
 8003b26:	00db      	lsls	r3, r3, #3
 8003b28:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8003b2c:	687a      	ldr	r2, [r7, #4]
 8003b2e:	4413      	add	r3, r2
 8003b30:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	2200      	movs	r2, #0
 8003b36:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	2201      	movs	r2, #1
 8003b3c:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003b3e:	78fb      	ldrb	r3, [r7, #3]
 8003b40:	f003 0307 	and.w	r3, r3, #7
 8003b44:	b2da      	uxtb	r2, r3
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8003b50:	2b01      	cmp	r3, #1
 8003b52:	d101      	bne.n	8003b58 <HAL_PCD_EP_SetStall+0x7e>
 8003b54:	2302      	movs	r3, #2
 8003b56:	e01c      	b.n	8003b92 <HAL_PCD_EP_SetStall+0xb8>
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	2201      	movs	r2, #1
 8003b5c:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	68f9      	ldr	r1, [r7, #12]
 8003b66:	4618      	mov	r0, r3
 8003b68:	f005 fdc8 	bl	80096fc <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8003b6c:	78fb      	ldrb	r3, [r7, #3]
 8003b6e:	f003 0307 	and.w	r3, r3, #7
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	d108      	bne.n	8003b88 <HAL_PCD_EP_SetStall+0xae>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	681a      	ldr	r2, [r3, #0]
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	f503 732c 	add.w	r3, r3, #688	; 0x2b0
 8003b80:	4619      	mov	r1, r3
 8003b82:	4610      	mov	r0, r2
 8003b84:	f005 feed 	bl	8009962 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	2200      	movs	r2, #0
 8003b8c:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 8003b90:	2300      	movs	r3, #0
}
 8003b92:	4618      	mov	r0, r3
 8003b94:	3710      	adds	r7, #16
 8003b96:	46bd      	mov	sp, r7
 8003b98:	bd80      	pop	{r7, pc}

08003b9a <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003b9a:	b580      	push	{r7, lr}
 8003b9c:	b084      	sub	sp, #16
 8003b9e:	af00      	add	r7, sp, #0
 8003ba0:	6078      	str	r0, [r7, #4]
 8003ba2:	460b      	mov	r3, r1
 8003ba4:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8003ba6:	78fb      	ldrb	r3, [r7, #3]
 8003ba8:	f003 020f 	and.w	r2, r3, #15
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	685b      	ldr	r3, [r3, #4]
 8003bb0:	429a      	cmp	r2, r3
 8003bb2:	d901      	bls.n	8003bb8 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8003bb4:	2301      	movs	r3, #1
 8003bb6:	e040      	b.n	8003c3a <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8003bb8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	da0e      	bge.n	8003bde <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003bc0:	78fb      	ldrb	r3, [r7, #3]
 8003bc2:	f003 0307 	and.w	r3, r3, #7
 8003bc6:	1c5a      	adds	r2, r3, #1
 8003bc8:	4613      	mov	r3, r2
 8003bca:	009b      	lsls	r3, r3, #2
 8003bcc:	4413      	add	r3, r2
 8003bce:	00db      	lsls	r3, r3, #3
 8003bd0:	687a      	ldr	r2, [r7, #4]
 8003bd2:	4413      	add	r3, r2
 8003bd4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003bd6:	68fb      	ldr	r3, [r7, #12]
 8003bd8:	2201      	movs	r2, #1
 8003bda:	705a      	strb	r2, [r3, #1]
 8003bdc:	e00e      	b.n	8003bfc <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003bde:	78fb      	ldrb	r3, [r7, #3]
 8003be0:	f003 0207 	and.w	r2, r3, #7
 8003be4:	4613      	mov	r3, r2
 8003be6:	009b      	lsls	r3, r3, #2
 8003be8:	4413      	add	r3, r2
 8003bea:	00db      	lsls	r3, r3, #3
 8003bec:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8003bf0:	687a      	ldr	r2, [r7, #4]
 8003bf2:	4413      	add	r3, r2
 8003bf4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	2200      	movs	r2, #0
 8003bfa:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	2200      	movs	r2, #0
 8003c00:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003c02:	78fb      	ldrb	r3, [r7, #3]
 8003c04:	f003 0307 	and.w	r3, r3, #7
 8003c08:	b2da      	uxtb	r2, r3
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8003c14:	2b01      	cmp	r3, #1
 8003c16:	d101      	bne.n	8003c1c <HAL_PCD_EP_ClrStall+0x82>
 8003c18:	2302      	movs	r3, #2
 8003c1a:	e00e      	b.n	8003c3a <HAL_PCD_EP_ClrStall+0xa0>
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	2201      	movs	r2, #1
 8003c20:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	68f9      	ldr	r1, [r7, #12]
 8003c2a:	4618      	mov	r0, r3
 8003c2c:	f005 fdb6 	bl	800979c <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	2200      	movs	r2, #0
 8003c34:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 8003c38:	2300      	movs	r3, #0
}
 8003c3a:	4618      	mov	r0, r3
 8003c3c:	3710      	adds	r7, #16
 8003c3e:	46bd      	mov	sp, r7
 8003c40:	bd80      	pop	{r7, pc}

08003c42 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 8003c42:	b580      	push	{r7, lr}
 8003c44:	b08e      	sub	sp, #56	; 0x38
 8003c46:	af00      	add	r7, sp, #0
 8003c48:	6078      	str	r0, [r7, #4]
  PCD_EPTypeDef *ep;
  uint16_t count, wIstr, wEPVal, TxByteNbre;
  uint8_t epindex;

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8003c4a:	e2ec      	b.n	8004226 <PCD_EP_ISR_Handler+0x5e4>
  {
    wIstr = hpcd->Instance->ISTR;
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8003c54:	85fb      	strh	r3, [r7, #46]	; 0x2e

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 8003c56:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8003c58:	b2db      	uxtb	r3, r3
 8003c5a:	f003 030f 	and.w	r3, r3, #15
 8003c5e:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d

    if (epindex == 0U)
 8003c62:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	f040 8161 	bne.w	8003f2e <PCD_EP_ISR_Handler+0x2ec>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8003c6c:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8003c6e:	f003 0310 	and.w	r3, r3, #16
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d152      	bne.n	8003d1c <PCD_EP_ISR_Handler+0xda>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	881b      	ldrh	r3, [r3, #0]
 8003c7c:	b29b      	uxth	r3, r3
 8003c7e:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 8003c82:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003c86:	81fb      	strh	r3, [r7, #14]
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	681a      	ldr	r2, [r3, #0]
 8003c8c:	89fb      	ldrh	r3, [r7, #14]
 8003c8e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003c92:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003c96:	b29b      	uxth	r3, r3
 8003c98:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	3328      	adds	r3, #40	; 0x28
 8003c9e:	627b      	str	r3, [r7, #36]	; 0x24

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003ca8:	b29b      	uxth	r3, r3
 8003caa:	461a      	mov	r2, r3
 8003cac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cae:	781b      	ldrb	r3, [r3, #0]
 8003cb0:	00db      	lsls	r3, r3, #3
 8003cb2:	4413      	add	r3, r2
 8003cb4:	3302      	adds	r3, #2
 8003cb6:	005b      	lsls	r3, r3, #1
 8003cb8:	687a      	ldr	r2, [r7, #4]
 8003cba:	6812      	ldr	r2, [r2, #0]
 8003cbc:	4413      	add	r3, r2
 8003cbe:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003cc2:	881b      	ldrh	r3, [r3, #0]
 8003cc4:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8003cc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cca:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 8003ccc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cce:	695a      	ldr	r2, [r3, #20]
 8003cd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cd2:	69db      	ldr	r3, [r3, #28]
 8003cd4:	441a      	add	r2, r3
 8003cd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cd8:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8003cda:	2100      	movs	r1, #0
 8003cdc:	6878      	ldr	r0, [r7, #4]
 8003cde:	f007 fc94 	bl	800b60a <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003ce8:	b2db      	uxtb	r3, r3
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	f000 829b 	beq.w	8004226 <PCD_EP_ISR_Handler+0x5e4>
 8003cf0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cf2:	699b      	ldr	r3, [r3, #24]
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	f040 8296 	bne.w	8004226 <PCD_EP_ISR_Handler+0x5e4>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003d00:	b2db      	uxtb	r3, r3
 8003d02:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8003d06:	b2da      	uxtb	r2, r3
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	b292      	uxth	r2, r2
 8003d0e:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
          hpcd->USB_Address = 0U;
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	2200      	movs	r2, #0
 8003d16:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8003d1a:	e284      	b.n	8004226 <PCD_EP_ISR_Handler+0x5e4>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8003d22:	627b      	str	r3, [r7, #36]	; 0x24
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	881b      	ldrh	r3, [r3, #0]
 8003d2a:	857b      	strh	r3, [r7, #42]	; 0x2a

        if ((wEPVal & USB_EP_SETUP) != 0U)
 8003d2c:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8003d2e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d034      	beq.n	8003da0 <PCD_EP_ISR_Handler+0x15e>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003d3e:	b29b      	uxth	r3, r3
 8003d40:	461a      	mov	r2, r3
 8003d42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d44:	781b      	ldrb	r3, [r3, #0]
 8003d46:	00db      	lsls	r3, r3, #3
 8003d48:	4413      	add	r3, r2
 8003d4a:	3306      	adds	r3, #6
 8003d4c:	005b      	lsls	r3, r3, #1
 8003d4e:	687a      	ldr	r2, [r7, #4]
 8003d50:	6812      	ldr	r2, [r2, #0]
 8003d52:	4413      	add	r3, r2
 8003d54:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003d58:	881b      	ldrh	r3, [r3, #0]
 8003d5a:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8003d5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d60:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	6818      	ldr	r0, [r3, #0]
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	f503 712c 	add.w	r1, r3, #688	; 0x2b0
 8003d6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d6e:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 8003d70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d72:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8003d74:	b29b      	uxth	r3, r3
 8003d76:	f005 fe44 	bl	8009a02 <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	881b      	ldrh	r3, [r3, #0]
 8003d80:	b29a      	uxth	r2, r3
 8003d82:	f640 738f 	movw	r3, #3983	; 0xf8f
 8003d86:	4013      	ands	r3, r2
 8003d88:	823b      	strh	r3, [r7, #16]
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	8a3a      	ldrh	r2, [r7, #16]
 8003d90:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003d94:	b292      	uxth	r2, r2
 8003d96:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 8003d98:	6878      	ldr	r0, [r7, #4]
 8003d9a:	f007 fc09 	bl	800b5b0 <HAL_PCD_SetupStageCallback>
 8003d9e:	e242      	b.n	8004226 <PCD_EP_ISR_Handler+0x5e4>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8003da0:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	; 0x2a
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	f280 823e 	bge.w	8004226 <PCD_EP_ISR_Handler+0x5e4>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	881b      	ldrh	r3, [r3, #0]
 8003db0:	b29a      	uxth	r2, r3
 8003db2:	f640 738f 	movw	r3, #3983	; 0xf8f
 8003db6:	4013      	ands	r3, r2
 8003db8:	83bb      	strh	r3, [r7, #28]
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	8bba      	ldrh	r2, [r7, #28]
 8003dc0:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003dc4:	b292      	uxth	r2, r2
 8003dc6:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003dd0:	b29b      	uxth	r3, r3
 8003dd2:	461a      	mov	r2, r3
 8003dd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dd6:	781b      	ldrb	r3, [r3, #0]
 8003dd8:	00db      	lsls	r3, r3, #3
 8003dda:	4413      	add	r3, r2
 8003ddc:	3306      	adds	r3, #6
 8003dde:	005b      	lsls	r3, r3, #1
 8003de0:	687a      	ldr	r2, [r7, #4]
 8003de2:	6812      	ldr	r2, [r2, #0]
 8003de4:	4413      	add	r3, r2
 8003de6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003dea:	881b      	ldrh	r3, [r3, #0]
 8003dec:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8003df0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003df2:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 8003df4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003df6:	69db      	ldr	r3, [r3, #28]
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	d019      	beq.n	8003e30 <PCD_EP_ISR_Handler+0x1ee>
 8003dfc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dfe:	695b      	ldr	r3, [r3, #20]
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	d015      	beq.n	8003e30 <PCD_EP_ISR_Handler+0x1ee>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	6818      	ldr	r0, [r3, #0]
 8003e08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e0a:	6959      	ldr	r1, [r3, #20]
 8003e0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e0e:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 8003e10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e12:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8003e14:	b29b      	uxth	r3, r3
 8003e16:	f005 fdf4 	bl	8009a02 <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 8003e1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e1c:	695a      	ldr	r2, [r3, #20]
 8003e1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e20:	69db      	ldr	r3, [r3, #28]
 8003e22:	441a      	add	r2, r3
 8003e24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e26:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8003e28:	2100      	movs	r1, #0
 8003e2a:	6878      	ldr	r0, [r7, #4]
 8003e2c:	f007 fbd2 	bl	800b5d4 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          if ((PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0) & USB_EP_SETUP) == 0U)
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	881b      	ldrh	r3, [r3, #0]
 8003e36:	b29b      	uxth	r3, r3
 8003e38:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003e3c:	2b00      	cmp	r3, #0
 8003e3e:	f040 81f2 	bne.w	8004226 <PCD_EP_ISR_Handler+0x5e4>
          {
            PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	61bb      	str	r3, [r7, #24]
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003e50:	b29b      	uxth	r3, r3
 8003e52:	461a      	mov	r2, r3
 8003e54:	69bb      	ldr	r3, [r7, #24]
 8003e56:	4413      	add	r3, r2
 8003e58:	61bb      	str	r3, [r7, #24]
 8003e5a:	69bb      	ldr	r3, [r7, #24]
 8003e5c:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8003e60:	617b      	str	r3, [r7, #20]
 8003e62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e64:	691b      	ldr	r3, [r3, #16]
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d112      	bne.n	8003e90 <PCD_EP_ISR_Handler+0x24e>
 8003e6a:	697b      	ldr	r3, [r7, #20]
 8003e6c:	881b      	ldrh	r3, [r3, #0]
 8003e6e:	b29b      	uxth	r3, r3
 8003e70:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8003e74:	b29a      	uxth	r2, r3
 8003e76:	697b      	ldr	r3, [r7, #20]
 8003e78:	801a      	strh	r2, [r3, #0]
 8003e7a:	697b      	ldr	r3, [r7, #20]
 8003e7c:	881b      	ldrh	r3, [r3, #0]
 8003e7e:	b29b      	uxth	r3, r3
 8003e80:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003e84:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003e88:	b29a      	uxth	r2, r3
 8003e8a:	697b      	ldr	r3, [r7, #20]
 8003e8c:	801a      	strh	r2, [r3, #0]
 8003e8e:	e02f      	b.n	8003ef0 <PCD_EP_ISR_Handler+0x2ae>
 8003e90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e92:	691b      	ldr	r3, [r3, #16]
 8003e94:	2b3e      	cmp	r3, #62	; 0x3e
 8003e96:	d813      	bhi.n	8003ec0 <PCD_EP_ISR_Handler+0x27e>
 8003e98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e9a:	691b      	ldr	r3, [r3, #16]
 8003e9c:	085b      	lsrs	r3, r3, #1
 8003e9e:	633b      	str	r3, [r7, #48]	; 0x30
 8003ea0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ea2:	691b      	ldr	r3, [r3, #16]
 8003ea4:	f003 0301 	and.w	r3, r3, #1
 8003ea8:	2b00      	cmp	r3, #0
 8003eaa:	d002      	beq.n	8003eb2 <PCD_EP_ISR_Handler+0x270>
 8003eac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003eae:	3301      	adds	r3, #1
 8003eb0:	633b      	str	r3, [r7, #48]	; 0x30
 8003eb2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003eb4:	b29b      	uxth	r3, r3
 8003eb6:	029b      	lsls	r3, r3, #10
 8003eb8:	b29a      	uxth	r2, r3
 8003eba:	697b      	ldr	r3, [r7, #20]
 8003ebc:	801a      	strh	r2, [r3, #0]
 8003ebe:	e017      	b.n	8003ef0 <PCD_EP_ISR_Handler+0x2ae>
 8003ec0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ec2:	691b      	ldr	r3, [r3, #16]
 8003ec4:	095b      	lsrs	r3, r3, #5
 8003ec6:	633b      	str	r3, [r7, #48]	; 0x30
 8003ec8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003eca:	691b      	ldr	r3, [r3, #16]
 8003ecc:	f003 031f 	and.w	r3, r3, #31
 8003ed0:	2b00      	cmp	r3, #0
 8003ed2:	d102      	bne.n	8003eda <PCD_EP_ISR_Handler+0x298>
 8003ed4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003ed6:	3b01      	subs	r3, #1
 8003ed8:	633b      	str	r3, [r7, #48]	; 0x30
 8003eda:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003edc:	b29b      	uxth	r3, r3
 8003ede:	029b      	lsls	r3, r3, #10
 8003ee0:	b29b      	uxth	r3, r3
 8003ee2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003ee6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003eea:	b29a      	uxth	r2, r3
 8003eec:	697b      	ldr	r3, [r7, #20]
 8003eee:	801a      	strh	r2, [r3, #0]
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	881b      	ldrh	r3, [r3, #0]
 8003ef6:	b29b      	uxth	r3, r3
 8003ef8:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003efc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003f00:	827b      	strh	r3, [r7, #18]
 8003f02:	8a7b      	ldrh	r3, [r7, #18]
 8003f04:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8003f08:	827b      	strh	r3, [r7, #18]
 8003f0a:	8a7b      	ldrh	r3, [r7, #18]
 8003f0c:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8003f10:	827b      	strh	r3, [r7, #18]
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	681a      	ldr	r2, [r3, #0]
 8003f16:	8a7b      	ldrh	r3, [r7, #18]
 8003f18:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8003f1c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8003f20:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003f24:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003f28:	b29b      	uxth	r3, r3
 8003f2a:	8013      	strh	r3, [r2, #0]
 8003f2c:	e17b      	b.n	8004226 <PCD_EP_ISR_Handler+0x5e4>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	461a      	mov	r2, r3
 8003f34:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8003f38:	009b      	lsls	r3, r3, #2
 8003f3a:	4413      	add	r3, r2
 8003f3c:	881b      	ldrh	r3, [r3, #0]
 8003f3e:	857b      	strh	r3, [r7, #42]	; 0x2a

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8003f40:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	; 0x2a
 8003f44:	2b00      	cmp	r3, #0
 8003f46:	f280 80ea 	bge.w	800411e <PCD_EP_ISR_Handler+0x4dc>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	461a      	mov	r2, r3
 8003f50:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8003f54:	009b      	lsls	r3, r3, #2
 8003f56:	4413      	add	r3, r2
 8003f58:	881b      	ldrh	r3, [r3, #0]
 8003f5a:	b29a      	uxth	r2, r3
 8003f5c:	f640 738f 	movw	r3, #3983	; 0xf8f
 8003f60:	4013      	ands	r3, r2
 8003f62:	853b      	strh	r3, [r7, #40]	; 0x28
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	461a      	mov	r2, r3
 8003f6a:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8003f6e:	009b      	lsls	r3, r3, #2
 8003f70:	4413      	add	r3, r2
 8003f72:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8003f74:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003f78:	b292      	uxth	r2, r2
 8003f7a:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 8003f7c:	f897 202d 	ldrb.w	r2, [r7, #45]	; 0x2d
 8003f80:	4613      	mov	r3, r2
 8003f82:	009b      	lsls	r3, r3, #2
 8003f84:	4413      	add	r3, r2
 8003f86:	00db      	lsls	r3, r3, #3
 8003f88:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8003f8c:	687a      	ldr	r2, [r7, #4]
 8003f8e:	4413      	add	r3, r2
 8003f90:	627b      	str	r3, [r7, #36]	; 0x24

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 8003f92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f94:	7b1b      	ldrb	r3, [r3, #12]
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d122      	bne.n	8003fe0 <PCD_EP_ISR_Handler+0x39e>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003fa2:	b29b      	uxth	r3, r3
 8003fa4:	461a      	mov	r2, r3
 8003fa6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fa8:	781b      	ldrb	r3, [r3, #0]
 8003faa:	00db      	lsls	r3, r3, #3
 8003fac:	4413      	add	r3, r2
 8003fae:	3306      	adds	r3, #6
 8003fb0:	005b      	lsls	r3, r3, #1
 8003fb2:	687a      	ldr	r2, [r7, #4]
 8003fb4:	6812      	ldr	r2, [r2, #0]
 8003fb6:	4413      	add	r3, r2
 8003fb8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003fbc:	881b      	ldrh	r3, [r3, #0]
 8003fbe:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003fc2:	86fb      	strh	r3, [r7, #54]	; 0x36

          if (count != 0U)
 8003fc4:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	f000 8087 	beq.w	80040da <PCD_EP_ISR_Handler+0x498>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	6818      	ldr	r0, [r3, #0]
 8003fd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fd2:	6959      	ldr	r1, [r3, #20]
 8003fd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fd6:	88da      	ldrh	r2, [r3, #6]
 8003fd8:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8003fda:	f005 fd12 	bl	8009a02 <USB_ReadPMA>
 8003fde:	e07c      	b.n	80040da <PCD_EP_ISR_Handler+0x498>
          }
        }
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 8003fe0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fe2:	78db      	ldrb	r3, [r3, #3]
 8003fe4:	2b02      	cmp	r3, #2
 8003fe6:	d108      	bne.n	8003ffa <PCD_EP_ISR_Handler+0x3b8>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 8003fe8:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8003fea:	461a      	mov	r2, r3
 8003fec:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003fee:	6878      	ldr	r0, [r7, #4]
 8003ff0:	f000 f927 	bl	8004242 <HAL_PCD_EP_DB_Receive>
 8003ff4:	4603      	mov	r3, r0
 8003ff6:	86fb      	strh	r3, [r7, #54]	; 0x36
 8003ff8:	e06f      	b.n	80040da <PCD_EP_ISR_Handler+0x498>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	461a      	mov	r2, r3
 8004000:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004002:	781b      	ldrb	r3, [r3, #0]
 8004004:	009b      	lsls	r3, r3, #2
 8004006:	4413      	add	r3, r2
 8004008:	881b      	ldrh	r3, [r3, #0]
 800400a:	b29b      	uxth	r3, r3
 800400c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004010:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004014:	847b      	strh	r3, [r7, #34]	; 0x22
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	461a      	mov	r2, r3
 800401c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800401e:	781b      	ldrb	r3, [r3, #0]
 8004020:	009b      	lsls	r3, r3, #2
 8004022:	441a      	add	r2, r3
 8004024:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8004026:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800402a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800402e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004032:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8004036:	b29b      	uxth	r3, r3
 8004038:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	461a      	mov	r2, r3
 8004040:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004042:	781b      	ldrb	r3, [r3, #0]
 8004044:	009b      	lsls	r3, r3, #2
 8004046:	4413      	add	r3, r2
 8004048:	881b      	ldrh	r3, [r3, #0]
 800404a:	b29b      	uxth	r3, r3
 800404c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004050:	2b00      	cmp	r3, #0
 8004052:	d021      	beq.n	8004098 <PCD_EP_ISR_Handler+0x456>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800405c:	b29b      	uxth	r3, r3
 800405e:	461a      	mov	r2, r3
 8004060:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004062:	781b      	ldrb	r3, [r3, #0]
 8004064:	00db      	lsls	r3, r3, #3
 8004066:	4413      	add	r3, r2
 8004068:	3302      	adds	r3, #2
 800406a:	005b      	lsls	r3, r3, #1
 800406c:	687a      	ldr	r2, [r7, #4]
 800406e:	6812      	ldr	r2, [r2, #0]
 8004070:	4413      	add	r3, r2
 8004072:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004076:	881b      	ldrh	r3, [r3, #0]
 8004078:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800407c:	86fb      	strh	r3, [r7, #54]	; 0x36

              if (count != 0U)
 800407e:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8004080:	2b00      	cmp	r3, #0
 8004082:	d02a      	beq.n	80040da <PCD_EP_ISR_Handler+0x498>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	6818      	ldr	r0, [r3, #0]
 8004088:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800408a:	6959      	ldr	r1, [r3, #20]
 800408c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800408e:	891a      	ldrh	r2, [r3, #8]
 8004090:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8004092:	f005 fcb6 	bl	8009a02 <USB_ReadPMA>
 8004096:	e020      	b.n	80040da <PCD_EP_ISR_Handler+0x498>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80040a0:	b29b      	uxth	r3, r3
 80040a2:	461a      	mov	r2, r3
 80040a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040a6:	781b      	ldrb	r3, [r3, #0]
 80040a8:	00db      	lsls	r3, r3, #3
 80040aa:	4413      	add	r3, r2
 80040ac:	3306      	adds	r3, #6
 80040ae:	005b      	lsls	r3, r3, #1
 80040b0:	687a      	ldr	r2, [r7, #4]
 80040b2:	6812      	ldr	r2, [r2, #0]
 80040b4:	4413      	add	r3, r2
 80040b6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80040ba:	881b      	ldrh	r3, [r3, #0]
 80040bc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80040c0:	86fb      	strh	r3, [r7, #54]	; 0x36

              if (count != 0U)
 80040c2:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80040c4:	2b00      	cmp	r3, #0
 80040c6:	d008      	beq.n	80040da <PCD_EP_ISR_Handler+0x498>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	6818      	ldr	r0, [r3, #0]
 80040cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040ce:	6959      	ldr	r1, [r3, #20]
 80040d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040d2:	895a      	ldrh	r2, [r3, #10]
 80040d4:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80040d6:	f005 fc94 	bl	8009a02 <USB_ReadPMA>
              }
            }
          }
        }
        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 80040da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040dc:	69da      	ldr	r2, [r3, #28]
 80040de:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80040e0:	441a      	add	r2, r3
 80040e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040e4:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 80040e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040e8:	695a      	ldr	r2, [r3, #20]
 80040ea:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80040ec:	441a      	add	r2, r3
 80040ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040f0:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 80040f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040f4:	699b      	ldr	r3, [r3, #24]
 80040f6:	2b00      	cmp	r3, #0
 80040f8:	d004      	beq.n	8004104 <PCD_EP_ISR_Handler+0x4c2>
 80040fa:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 80040fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040fe:	691b      	ldr	r3, [r3, #16]
 8004100:	429a      	cmp	r2, r3
 8004102:	d206      	bcs.n	8004112 <PCD_EP_ISR_Handler+0x4d0>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 8004104:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004106:	781b      	ldrb	r3, [r3, #0]
 8004108:	4619      	mov	r1, r3
 800410a:	6878      	ldr	r0, [r7, #4]
 800410c:	f007 fa62 	bl	800b5d4 <HAL_PCD_DataOutStageCallback>
 8004110:	e005      	b.n	800411e <PCD_EP_ISR_Handler+0x4dc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void) USB_EPStartXfer(hpcd->Instance, ep);
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004118:	4618      	mov	r0, r3
 800411a:	f003 fcb7 	bl	8007a8c <USB_EPStartXfer>
        }

      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 800411e:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8004120:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004124:	2b00      	cmp	r3, #0
 8004126:	d07e      	beq.n	8004226 <PCD_EP_ISR_Handler+0x5e4>
      {
        ep = &hpcd->IN_ep[epindex];
 8004128:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 800412c:	1c5a      	adds	r2, r3, #1
 800412e:	4613      	mov	r3, r2
 8004130:	009b      	lsls	r3, r3, #2
 8004132:	4413      	add	r3, r2
 8004134:	00db      	lsls	r3, r3, #3
 8004136:	687a      	ldr	r2, [r7, #4]
 8004138:	4413      	add	r3, r2
 800413a:	627b      	str	r3, [r7, #36]	; 0x24

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	461a      	mov	r2, r3
 8004142:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8004146:	009b      	lsls	r3, r3, #2
 8004148:	4413      	add	r3, r2
 800414a:	881b      	ldrh	r3, [r3, #0]
 800414c:	b29b      	uxth	r3, r3
 800414e:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 8004152:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004156:	843b      	strh	r3, [r7, #32]
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	461a      	mov	r2, r3
 800415e:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8004162:	009b      	lsls	r3, r3, #2
 8004164:	441a      	add	r2, r3
 8004166:	8c3b      	ldrh	r3, [r7, #32]
 8004168:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800416c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004170:	b29b      	uxth	r3, r3
 8004172:	8013      	strh	r3, [r2, #0]

        /* Manage all non bulk/isoc transaction Bulk Single Buffer Transaction */
        if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_CTRL) ||
 8004174:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004176:	78db      	ldrb	r3, [r3, #3]
 8004178:	2b03      	cmp	r3, #3
 800417a:	d00c      	beq.n	8004196 <PCD_EP_ISR_Handler+0x554>
 800417c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800417e:	78db      	ldrb	r3, [r3, #3]
 8004180:	2b00      	cmp	r3, #0
 8004182:	d008      	beq.n	8004196 <PCD_EP_ISR_Handler+0x554>
           ((ep->type == EP_TYPE_BULK) && ((wEPVal & USB_EP_KIND) == 0U)))
 8004184:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004186:	78db      	ldrb	r3, [r3, #3]
        if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_CTRL) ||
 8004188:	2b02      	cmp	r3, #2
 800418a:	d146      	bne.n	800421a <PCD_EP_ISR_Handler+0x5d8>
           ((ep->type == EP_TYPE_BULK) && ((wEPVal & USB_EP_KIND) == 0U)))
 800418c:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 800418e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004192:	2b00      	cmp	r3, #0
 8004194:	d141      	bne.n	800421a <PCD_EP_ISR_Handler+0x5d8>
        {
          /* multi-packet on the NON control IN endpoint */
          TxByteNbre = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800419e:	b29b      	uxth	r3, r3
 80041a0:	461a      	mov	r2, r3
 80041a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041a4:	781b      	ldrb	r3, [r3, #0]
 80041a6:	00db      	lsls	r3, r3, #3
 80041a8:	4413      	add	r3, r2
 80041aa:	3302      	adds	r3, #2
 80041ac:	005b      	lsls	r3, r3, #1
 80041ae:	687a      	ldr	r2, [r7, #4]
 80041b0:	6812      	ldr	r2, [r2, #0]
 80041b2:	4413      	add	r3, r2
 80041b4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80041b8:	881b      	ldrh	r3, [r3, #0]
 80041ba:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80041be:	83fb      	strh	r3, [r7, #30]

          if (ep->xfer_len > TxByteNbre)
 80041c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041c2:	699a      	ldr	r2, [r3, #24]
 80041c4:	8bfb      	ldrh	r3, [r7, #30]
 80041c6:	429a      	cmp	r2, r3
 80041c8:	d906      	bls.n	80041d8 <PCD_EP_ISR_Handler+0x596>
          {
            ep->xfer_len -= TxByteNbre;
 80041ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041cc:	699a      	ldr	r2, [r3, #24]
 80041ce:	8bfb      	ldrh	r3, [r7, #30]
 80041d0:	1ad2      	subs	r2, r2, r3
 80041d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041d4:	619a      	str	r2, [r3, #24]
 80041d6:	e002      	b.n	80041de <PCD_EP_ISR_Handler+0x59c>
          }
          else
          {
            ep->xfer_len = 0U;
 80041d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041da:	2200      	movs	r2, #0
 80041dc:	619a      	str	r2, [r3, #24]
          }

          /* Zero Length Packet? */
          if (ep->xfer_len == 0U)
 80041de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041e0:	699b      	ldr	r3, [r3, #24]
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d106      	bne.n	80041f4 <PCD_EP_ISR_Handler+0x5b2>
          {
            /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, ep->num);
#else
            HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80041e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041e8:	781b      	ldrb	r3, [r3, #0]
 80041ea:	4619      	mov	r1, r3
 80041ec:	6878      	ldr	r0, [r7, #4]
 80041ee:	f007 fa0c 	bl	800b60a <HAL_PCD_DataInStageCallback>
 80041f2:	e018      	b.n	8004226 <PCD_EP_ISR_Handler+0x5e4>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          else
          {
            /* Transfer is not yet Done */
            ep->xfer_buff += TxByteNbre;
 80041f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041f6:	695a      	ldr	r2, [r3, #20]
 80041f8:	8bfb      	ldrh	r3, [r7, #30]
 80041fa:	441a      	add	r2, r3
 80041fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041fe:	615a      	str	r2, [r3, #20]
            ep->xfer_count += TxByteNbre;
 8004200:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004202:	69da      	ldr	r2, [r3, #28]
 8004204:	8bfb      	ldrh	r3, [r7, #30]
 8004206:	441a      	add	r2, r3
 8004208:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800420a:	61da      	str	r2, [r3, #28]
            (void)USB_EPStartXfer(hpcd->Instance, ep);
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004212:	4618      	mov	r0, r3
 8004214:	f003 fc3a 	bl	8007a8c <USB_EPStartXfer>
          if (ep->xfer_len == 0U)
 8004218:	e005      	b.n	8004226 <PCD_EP_ISR_Handler+0x5e4>
          }
        }
        /* Double Buffer Iso/bulk IN (bulk transfer Len > Ep_Mps) */
        else
        {
          (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 800421a:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 800421c:	461a      	mov	r2, r3
 800421e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004220:	6878      	ldr	r0, [r7, #4]
 8004222:	f000 f91b 	bl	800445c <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800422e:	b29b      	uxth	r3, r3
 8004230:	b21b      	sxth	r3, r3
 8004232:	2b00      	cmp	r3, #0
 8004234:	f6ff ad0a 	blt.w	8003c4c <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 8004238:	2300      	movs	r3, #0
}
 800423a:	4618      	mov	r0, r3
 800423c:	3738      	adds	r7, #56	; 0x38
 800423e:	46bd      	mov	sp, r7
 8004240:	bd80      	pop	{r7, pc}

08004242 <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8004242:	b580      	push	{r7, lr}
 8004244:	b088      	sub	sp, #32
 8004246:	af00      	add	r7, sp, #0
 8004248:	60f8      	str	r0, [r7, #12]
 800424a:	60b9      	str	r1, [r7, #8]
 800424c:	4613      	mov	r3, r2
 800424e:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8004250:	88fb      	ldrh	r3, [r7, #6]
 8004252:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004256:	2b00      	cmp	r3, #0
 8004258:	d07e      	beq.n	8004358 <HAL_PCD_EP_DB_Receive+0x116>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004262:	b29b      	uxth	r3, r3
 8004264:	461a      	mov	r2, r3
 8004266:	68bb      	ldr	r3, [r7, #8]
 8004268:	781b      	ldrb	r3, [r3, #0]
 800426a:	00db      	lsls	r3, r3, #3
 800426c:	4413      	add	r3, r2
 800426e:	3302      	adds	r3, #2
 8004270:	005b      	lsls	r3, r3, #1
 8004272:	68fa      	ldr	r2, [r7, #12]
 8004274:	6812      	ldr	r2, [r2, #0]
 8004276:	4413      	add	r3, r2
 8004278:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800427c:	881b      	ldrh	r3, [r3, #0]
 800427e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004282:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8004284:	68bb      	ldr	r3, [r7, #8]
 8004286:	699a      	ldr	r2, [r3, #24]
 8004288:	8b7b      	ldrh	r3, [r7, #26]
 800428a:	429a      	cmp	r2, r3
 800428c:	d306      	bcc.n	800429c <HAL_PCD_EP_DB_Receive+0x5a>
    {
      ep->xfer_len -= count;
 800428e:	68bb      	ldr	r3, [r7, #8]
 8004290:	699a      	ldr	r2, [r3, #24]
 8004292:	8b7b      	ldrh	r3, [r7, #26]
 8004294:	1ad2      	subs	r2, r2, r3
 8004296:	68bb      	ldr	r3, [r7, #8]
 8004298:	619a      	str	r2, [r3, #24]
 800429a:	e002      	b.n	80042a2 <HAL_PCD_EP_DB_Receive+0x60>
    }
    else
    {
      ep->xfer_len = 0U;
 800429c:	68bb      	ldr	r3, [r7, #8]
 800429e:	2200      	movs	r2, #0
 80042a0:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 80042a2:	68bb      	ldr	r3, [r7, #8]
 80042a4:	699b      	ldr	r3, [r3, #24]
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d123      	bne.n	80042f2 <HAL_PCD_EP_DB_Receive+0xb0>
    {
      /* set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 80042aa:	68fb      	ldr	r3, [r7, #12]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	461a      	mov	r2, r3
 80042b0:	68bb      	ldr	r3, [r7, #8]
 80042b2:	781b      	ldrb	r3, [r3, #0]
 80042b4:	009b      	lsls	r3, r3, #2
 80042b6:	4413      	add	r3, r2
 80042b8:	881b      	ldrh	r3, [r3, #0]
 80042ba:	b29b      	uxth	r3, r3
 80042bc:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80042c0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80042c4:	833b      	strh	r3, [r7, #24]
 80042c6:	8b3b      	ldrh	r3, [r7, #24]
 80042c8:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 80042cc:	833b      	strh	r3, [r7, #24]
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	461a      	mov	r2, r3
 80042d4:	68bb      	ldr	r3, [r7, #8]
 80042d6:	781b      	ldrb	r3, [r3, #0]
 80042d8:	009b      	lsls	r3, r3, #2
 80042da:	441a      	add	r2, r3
 80042dc:	8b3b      	ldrh	r3, [r7, #24]
 80042de:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80042e2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80042e6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80042ea:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80042ee:	b29b      	uxth	r3, r3
 80042f0:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked sate which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 80042f2:	88fb      	ldrh	r3, [r7, #6]
 80042f4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80042f8:	2b00      	cmp	r3, #0
 80042fa:	d01f      	beq.n	800433c <HAL_PCD_EP_DB_Receive+0xfa>
    {
      PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	461a      	mov	r2, r3
 8004302:	68bb      	ldr	r3, [r7, #8]
 8004304:	781b      	ldrb	r3, [r3, #0]
 8004306:	009b      	lsls	r3, r3, #2
 8004308:	4413      	add	r3, r2
 800430a:	881b      	ldrh	r3, [r3, #0]
 800430c:	b29b      	uxth	r3, r3
 800430e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004312:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004316:	82fb      	strh	r3, [r7, #22]
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	461a      	mov	r2, r3
 800431e:	68bb      	ldr	r3, [r7, #8]
 8004320:	781b      	ldrb	r3, [r3, #0]
 8004322:	009b      	lsls	r3, r3, #2
 8004324:	441a      	add	r2, r3
 8004326:	8afb      	ldrh	r3, [r7, #22]
 8004328:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800432c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004330:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004334:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8004338:	b29b      	uxth	r3, r3
 800433a:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 800433c:	8b7b      	ldrh	r3, [r7, #26]
 800433e:	2b00      	cmp	r3, #0
 8004340:	f000 8087 	beq.w	8004452 <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	6818      	ldr	r0, [r3, #0]
 8004348:	68bb      	ldr	r3, [r7, #8]
 800434a:	6959      	ldr	r1, [r3, #20]
 800434c:	68bb      	ldr	r3, [r7, #8]
 800434e:	891a      	ldrh	r2, [r3, #8]
 8004350:	8b7b      	ldrh	r3, [r7, #26]
 8004352:	f005 fb56 	bl	8009a02 <USB_ReadPMA>
 8004356:	e07c      	b.n	8004452 <HAL_PCD_EP_DB_Receive+0x210>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8004358:	68fb      	ldr	r3, [r7, #12]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004360:	b29b      	uxth	r3, r3
 8004362:	461a      	mov	r2, r3
 8004364:	68bb      	ldr	r3, [r7, #8]
 8004366:	781b      	ldrb	r3, [r3, #0]
 8004368:	00db      	lsls	r3, r3, #3
 800436a:	4413      	add	r3, r2
 800436c:	3306      	adds	r3, #6
 800436e:	005b      	lsls	r3, r3, #1
 8004370:	68fa      	ldr	r2, [r7, #12]
 8004372:	6812      	ldr	r2, [r2, #0]
 8004374:	4413      	add	r3, r2
 8004376:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800437a:	881b      	ldrh	r3, [r3, #0]
 800437c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004380:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8004382:	68bb      	ldr	r3, [r7, #8]
 8004384:	699a      	ldr	r2, [r3, #24]
 8004386:	8b7b      	ldrh	r3, [r7, #26]
 8004388:	429a      	cmp	r2, r3
 800438a:	d306      	bcc.n	800439a <HAL_PCD_EP_DB_Receive+0x158>
    {
      ep->xfer_len -= count;
 800438c:	68bb      	ldr	r3, [r7, #8]
 800438e:	699a      	ldr	r2, [r3, #24]
 8004390:	8b7b      	ldrh	r3, [r7, #26]
 8004392:	1ad2      	subs	r2, r2, r3
 8004394:	68bb      	ldr	r3, [r7, #8]
 8004396:	619a      	str	r2, [r3, #24]
 8004398:	e002      	b.n	80043a0 <HAL_PCD_EP_DB_Receive+0x15e>
    }
    else
    {
      ep->xfer_len = 0U;
 800439a:	68bb      	ldr	r3, [r7, #8]
 800439c:	2200      	movs	r2, #0
 800439e:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 80043a0:	68bb      	ldr	r3, [r7, #8]
 80043a2:	699b      	ldr	r3, [r3, #24]
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	d123      	bne.n	80043f0 <HAL_PCD_EP_DB_Receive+0x1ae>
    {
      /* set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	461a      	mov	r2, r3
 80043ae:	68bb      	ldr	r3, [r7, #8]
 80043b0:	781b      	ldrb	r3, [r3, #0]
 80043b2:	009b      	lsls	r3, r3, #2
 80043b4:	4413      	add	r3, r2
 80043b6:	881b      	ldrh	r3, [r3, #0]
 80043b8:	b29b      	uxth	r3, r3
 80043ba:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80043be:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80043c2:	83fb      	strh	r3, [r7, #30]
 80043c4:	8bfb      	ldrh	r3, [r7, #30]
 80043c6:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 80043ca:	83fb      	strh	r3, [r7, #30]
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	461a      	mov	r2, r3
 80043d2:	68bb      	ldr	r3, [r7, #8]
 80043d4:	781b      	ldrb	r3, [r3, #0]
 80043d6:	009b      	lsls	r3, r3, #2
 80043d8:	441a      	add	r2, r3
 80043da:	8bfb      	ldrh	r3, [r7, #30]
 80043dc:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80043e0:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80043e4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80043e8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80043ec:	b29b      	uxth	r3, r3
 80043ee:	8013      	strh	r3, [r2, #0]
    }

    /*Need to FreeUser Buffer*/
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 80043f0:	88fb      	ldrh	r3, [r7, #6]
 80043f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d11f      	bne.n	800443a <HAL_PCD_EP_DB_Receive+0x1f8>
    {
      PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	461a      	mov	r2, r3
 8004400:	68bb      	ldr	r3, [r7, #8]
 8004402:	781b      	ldrb	r3, [r3, #0]
 8004404:	009b      	lsls	r3, r3, #2
 8004406:	4413      	add	r3, r2
 8004408:	881b      	ldrh	r3, [r3, #0]
 800440a:	b29b      	uxth	r3, r3
 800440c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004410:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004414:	83bb      	strh	r3, [r7, #28]
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	461a      	mov	r2, r3
 800441c:	68bb      	ldr	r3, [r7, #8]
 800441e:	781b      	ldrb	r3, [r3, #0]
 8004420:	009b      	lsls	r3, r3, #2
 8004422:	441a      	add	r2, r3
 8004424:	8bbb      	ldrh	r3, [r7, #28]
 8004426:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800442a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800442e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004432:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8004436:	b29b      	uxth	r3, r3
 8004438:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 800443a:	8b7b      	ldrh	r3, [r7, #26]
 800443c:	2b00      	cmp	r3, #0
 800443e:	d008      	beq.n	8004452 <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	6818      	ldr	r0, [r3, #0]
 8004444:	68bb      	ldr	r3, [r7, #8]
 8004446:	6959      	ldr	r1, [r3, #20]
 8004448:	68bb      	ldr	r3, [r7, #8]
 800444a:	895a      	ldrh	r2, [r3, #10]
 800444c:	8b7b      	ldrh	r3, [r7, #26]
 800444e:	f005 fad8 	bl	8009a02 <USB_ReadPMA>
    }
  }

  return count;
 8004452:	8b7b      	ldrh	r3, [r7, #26]
}
 8004454:	4618      	mov	r0, r3
 8004456:	3720      	adds	r7, #32
 8004458:	46bd      	mov	sp, r7
 800445a:	bd80      	pop	{r7, pc}

0800445c <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 800445c:	b580      	push	{r7, lr}
 800445e:	b0a2      	sub	sp, #136	; 0x88
 8004460:	af00      	add	r7, sp, #0
 8004462:	60f8      	str	r0, [r7, #12]
 8004464:	60b9      	str	r1, [r7, #8]
 8004466:	4613      	mov	r3, r2
 8004468:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxByteNbre;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800446a:	88fb      	ldrh	r3, [r7, #6]
 800446c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004470:	2b00      	cmp	r3, #0
 8004472:	f000 81c7 	beq.w	8004804 <HAL_PCD_EP_DB_Transmit+0x3a8>
  {
    /* multi-packet on the NON control IN endpoint */
    TxByteNbre = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800447e:	b29b      	uxth	r3, r3
 8004480:	461a      	mov	r2, r3
 8004482:	68bb      	ldr	r3, [r7, #8]
 8004484:	781b      	ldrb	r3, [r3, #0]
 8004486:	00db      	lsls	r3, r3, #3
 8004488:	4413      	add	r3, r2
 800448a:	3302      	adds	r3, #2
 800448c:	005b      	lsls	r3, r3, #1
 800448e:	68fa      	ldr	r2, [r7, #12]
 8004490:	6812      	ldr	r2, [r2, #0]
 8004492:	4413      	add	r3, r2
 8004494:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004498:	881b      	ldrh	r3, [r3, #0]
 800449a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800449e:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e

    if (ep->xfer_len > TxByteNbre)
 80044a2:	68bb      	ldr	r3, [r7, #8]
 80044a4:	699a      	ldr	r2, [r3, #24]
 80044a6:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 80044aa:	429a      	cmp	r2, r3
 80044ac:	d907      	bls.n	80044be <HAL_PCD_EP_DB_Transmit+0x62>
    {
      ep->xfer_len -= TxByteNbre;
 80044ae:	68bb      	ldr	r3, [r7, #8]
 80044b0:	699a      	ldr	r2, [r3, #24]
 80044b2:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 80044b6:	1ad2      	subs	r2, r2, r3
 80044b8:	68bb      	ldr	r3, [r7, #8]
 80044ba:	619a      	str	r2, [r3, #24]
 80044bc:	e002      	b.n	80044c4 <HAL_PCD_EP_DB_Transmit+0x68>
    }
    else
    {
      ep->xfer_len = 0U;
 80044be:	68bb      	ldr	r3, [r7, #8]
 80044c0:	2200      	movs	r2, #0
 80044c2:	619a      	str	r2, [r3, #24]
    }
    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 80044c4:	68bb      	ldr	r3, [r7, #8]
 80044c6:	699b      	ldr	r3, [r3, #24]
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	f040 80b9 	bne.w	8004640 <HAL_PCD_EP_DB_Transmit+0x1e4>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80044ce:	68bb      	ldr	r3, [r7, #8]
 80044d0:	785b      	ldrb	r3, [r3, #1]
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	d126      	bne.n	8004524 <HAL_PCD_EP_DB_Transmit+0xc8>
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	62bb      	str	r3, [r7, #40]	; 0x28
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80044e4:	b29b      	uxth	r3, r3
 80044e6:	461a      	mov	r2, r3
 80044e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80044ea:	4413      	add	r3, r2
 80044ec:	62bb      	str	r3, [r7, #40]	; 0x28
 80044ee:	68bb      	ldr	r3, [r7, #8]
 80044f0:	781b      	ldrb	r3, [r3, #0]
 80044f2:	011a      	lsls	r2, r3, #4
 80044f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80044f6:	4413      	add	r3, r2
 80044f8:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80044fc:	627b      	str	r3, [r7, #36]	; 0x24
 80044fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004500:	881b      	ldrh	r3, [r3, #0]
 8004502:	b29b      	uxth	r3, r3
 8004504:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8004508:	b29a      	uxth	r2, r3
 800450a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800450c:	801a      	strh	r2, [r3, #0]
 800450e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004510:	881b      	ldrh	r3, [r3, #0]
 8004512:	b29b      	uxth	r3, r3
 8004514:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004518:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800451c:	b29a      	uxth	r2, r3
 800451e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004520:	801a      	strh	r2, [r3, #0]
 8004522:	e01a      	b.n	800455a <HAL_PCD_EP_DB_Transmit+0xfe>
 8004524:	68bb      	ldr	r3, [r7, #8]
 8004526:	785b      	ldrb	r3, [r3, #1]
 8004528:	2b01      	cmp	r3, #1
 800452a:	d116      	bne.n	800455a <HAL_PCD_EP_DB_Transmit+0xfe>
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	633b      	str	r3, [r7, #48]	; 0x30
 8004532:	68fb      	ldr	r3, [r7, #12]
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800453a:	b29b      	uxth	r3, r3
 800453c:	461a      	mov	r2, r3
 800453e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004540:	4413      	add	r3, r2
 8004542:	633b      	str	r3, [r7, #48]	; 0x30
 8004544:	68bb      	ldr	r3, [r7, #8]
 8004546:	781b      	ldrb	r3, [r3, #0]
 8004548:	011a      	lsls	r2, r3, #4
 800454a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800454c:	4413      	add	r3, r2
 800454e:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8004552:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004554:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004556:	2200      	movs	r2, #0
 8004558:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	623b      	str	r3, [r7, #32]
 8004560:	68bb      	ldr	r3, [r7, #8]
 8004562:	785b      	ldrb	r3, [r3, #1]
 8004564:	2b00      	cmp	r3, #0
 8004566:	d126      	bne.n	80045b6 <HAL_PCD_EP_DB_Transmit+0x15a>
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	61bb      	str	r3, [r7, #24]
 800456e:	68fb      	ldr	r3, [r7, #12]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004576:	b29b      	uxth	r3, r3
 8004578:	461a      	mov	r2, r3
 800457a:	69bb      	ldr	r3, [r7, #24]
 800457c:	4413      	add	r3, r2
 800457e:	61bb      	str	r3, [r7, #24]
 8004580:	68bb      	ldr	r3, [r7, #8]
 8004582:	781b      	ldrb	r3, [r3, #0]
 8004584:	011a      	lsls	r2, r3, #4
 8004586:	69bb      	ldr	r3, [r7, #24]
 8004588:	4413      	add	r3, r2
 800458a:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800458e:	617b      	str	r3, [r7, #20]
 8004590:	697b      	ldr	r3, [r7, #20]
 8004592:	881b      	ldrh	r3, [r3, #0]
 8004594:	b29b      	uxth	r3, r3
 8004596:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800459a:	b29a      	uxth	r2, r3
 800459c:	697b      	ldr	r3, [r7, #20]
 800459e:	801a      	strh	r2, [r3, #0]
 80045a0:	697b      	ldr	r3, [r7, #20]
 80045a2:	881b      	ldrh	r3, [r3, #0]
 80045a4:	b29b      	uxth	r3, r3
 80045a6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80045aa:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80045ae:	b29a      	uxth	r2, r3
 80045b0:	697b      	ldr	r3, [r7, #20]
 80045b2:	801a      	strh	r2, [r3, #0]
 80045b4:	e017      	b.n	80045e6 <HAL_PCD_EP_DB_Transmit+0x18a>
 80045b6:	68bb      	ldr	r3, [r7, #8]
 80045b8:	785b      	ldrb	r3, [r3, #1]
 80045ba:	2b01      	cmp	r3, #1
 80045bc:	d113      	bne.n	80045e6 <HAL_PCD_EP_DB_Transmit+0x18a>
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80045c6:	b29b      	uxth	r3, r3
 80045c8:	461a      	mov	r2, r3
 80045ca:	6a3b      	ldr	r3, [r7, #32]
 80045cc:	4413      	add	r3, r2
 80045ce:	623b      	str	r3, [r7, #32]
 80045d0:	68bb      	ldr	r3, [r7, #8]
 80045d2:	781b      	ldrb	r3, [r3, #0]
 80045d4:	011a      	lsls	r2, r3, #4
 80045d6:	6a3b      	ldr	r3, [r7, #32]
 80045d8:	4413      	add	r3, r2
 80045da:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80045de:	61fb      	str	r3, [r7, #28]
 80045e0:	69fb      	ldr	r3, [r7, #28]
 80045e2:	2200      	movs	r2, #0
 80045e4:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80045e6:	68bb      	ldr	r3, [r7, #8]
 80045e8:	781b      	ldrb	r3, [r3, #0]
 80045ea:	4619      	mov	r1, r3
 80045ec:	68f8      	ldr	r0, [r7, #12]
 80045ee:	f007 f80c 	bl	800b60a <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 80045f2:	88fb      	ldrh	r3, [r7, #6]
 80045f4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	f000 82d4 	beq.w	8004ba6 <HAL_PCD_EP_DB_Transmit+0x74a>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	461a      	mov	r2, r3
 8004604:	68bb      	ldr	r3, [r7, #8]
 8004606:	781b      	ldrb	r3, [r3, #0]
 8004608:	009b      	lsls	r3, r3, #2
 800460a:	4413      	add	r3, r2
 800460c:	881b      	ldrh	r3, [r3, #0]
 800460e:	b29b      	uxth	r3, r3
 8004610:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004614:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004618:	827b      	strh	r3, [r7, #18]
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	461a      	mov	r2, r3
 8004620:	68bb      	ldr	r3, [r7, #8]
 8004622:	781b      	ldrb	r3, [r3, #0]
 8004624:	009b      	lsls	r3, r3, #2
 8004626:	441a      	add	r2, r3
 8004628:	8a7b      	ldrh	r3, [r7, #18]
 800462a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800462e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004632:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004636:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800463a:	b29b      	uxth	r3, r3
 800463c:	8013      	strh	r3, [r2, #0]
 800463e:	e2b2      	b.n	8004ba6 <HAL_PCD_EP_DB_Transmit+0x74a>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8004640:	88fb      	ldrh	r3, [r7, #6]
 8004642:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004646:	2b00      	cmp	r3, #0
 8004648:	d021      	beq.n	800468e <HAL_PCD_EP_DB_Transmit+0x232>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	461a      	mov	r2, r3
 8004650:	68bb      	ldr	r3, [r7, #8]
 8004652:	781b      	ldrb	r3, [r3, #0]
 8004654:	009b      	lsls	r3, r3, #2
 8004656:	4413      	add	r3, r2
 8004658:	881b      	ldrh	r3, [r3, #0]
 800465a:	b29b      	uxth	r3, r3
 800465c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004660:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004664:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	461a      	mov	r2, r3
 800466e:	68bb      	ldr	r3, [r7, #8]
 8004670:	781b      	ldrb	r3, [r3, #0]
 8004672:	009b      	lsls	r3, r3, #2
 8004674:	441a      	add	r2, r3
 8004676:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 800467a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800467e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004682:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004686:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800468a:	b29b      	uxth	r3, r3
 800468c:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 800468e:	68bb      	ldr	r3, [r7, #8]
 8004690:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8004694:	2b01      	cmp	r3, #1
 8004696:	f040 8286 	bne.w	8004ba6 <HAL_PCD_EP_DB_Transmit+0x74a>
      {
        ep->xfer_buff += TxByteNbre;
 800469a:	68bb      	ldr	r3, [r7, #8]
 800469c:	695a      	ldr	r2, [r3, #20]
 800469e:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 80046a2:	441a      	add	r2, r3
 80046a4:	68bb      	ldr	r3, [r7, #8]
 80046a6:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxByteNbre;
 80046a8:	68bb      	ldr	r3, [r7, #8]
 80046aa:	69da      	ldr	r2, [r3, #28]
 80046ac:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 80046b0:	441a      	add	r2, r3
 80046b2:	68bb      	ldr	r3, [r7, #8]
 80046b4:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 80046b6:	68bb      	ldr	r3, [r7, #8]
 80046b8:	6a1a      	ldr	r2, [r3, #32]
 80046ba:	68bb      	ldr	r3, [r7, #8]
 80046bc:	691b      	ldr	r3, [r3, #16]
 80046be:	429a      	cmp	r2, r3
 80046c0:	d309      	bcc.n	80046d6 <HAL_PCD_EP_DB_Transmit+0x27a>
        {
          len = ep->maxpacket;
 80046c2:	68bb      	ldr	r3, [r7, #8]
 80046c4:	691b      	ldr	r3, [r3, #16]
 80046c6:	653b      	str	r3, [r7, #80]	; 0x50
          ep->xfer_len_db -= len;
 80046c8:	68bb      	ldr	r3, [r7, #8]
 80046ca:	6a1a      	ldr	r2, [r3, #32]
 80046cc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80046ce:	1ad2      	subs	r2, r2, r3
 80046d0:	68bb      	ldr	r3, [r7, #8]
 80046d2:	621a      	str	r2, [r3, #32]
 80046d4:	e015      	b.n	8004702 <HAL_PCD_EP_DB_Transmit+0x2a6>
        }
        else if (ep->xfer_len_db == 0U)
 80046d6:	68bb      	ldr	r3, [r7, #8]
 80046d8:	6a1b      	ldr	r3, [r3, #32]
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d107      	bne.n	80046ee <HAL_PCD_EP_DB_Transmit+0x292>
        {
          len = TxByteNbre;
 80046de:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 80046e2:	653b      	str	r3, [r7, #80]	; 0x50
          ep->xfer_fill_db = 0U;
 80046e4:	68bb      	ldr	r3, [r7, #8]
 80046e6:	2200      	movs	r2, #0
 80046e8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 80046ec:	e009      	b.n	8004702 <HAL_PCD_EP_DB_Transmit+0x2a6>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 80046ee:	68bb      	ldr	r3, [r7, #8]
 80046f0:	2200      	movs	r2, #0
 80046f2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
          len = ep->xfer_len_db;
 80046f6:	68bb      	ldr	r3, [r7, #8]
 80046f8:	6a1b      	ldr	r3, [r3, #32]
 80046fa:	653b      	str	r3, [r7, #80]	; 0x50
          ep->xfer_len_db = 0U;
 80046fc:	68bb      	ldr	r3, [r7, #8]
 80046fe:	2200      	movs	r2, #0
 8004700:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8004702:	68bb      	ldr	r3, [r7, #8]
 8004704:	785b      	ldrb	r3, [r3, #1]
 8004706:	2b00      	cmp	r3, #0
 8004708:	d155      	bne.n	80047b6 <HAL_PCD_EP_DB_Transmit+0x35a>
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	63bb      	str	r3, [r7, #56]	; 0x38
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004718:	b29b      	uxth	r3, r3
 800471a:	461a      	mov	r2, r3
 800471c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800471e:	4413      	add	r3, r2
 8004720:	63bb      	str	r3, [r7, #56]	; 0x38
 8004722:	68bb      	ldr	r3, [r7, #8]
 8004724:	781b      	ldrb	r3, [r3, #0]
 8004726:	011a      	lsls	r2, r3, #4
 8004728:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800472a:	4413      	add	r3, r2
 800472c:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8004730:	637b      	str	r3, [r7, #52]	; 0x34
 8004732:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004734:	2b00      	cmp	r3, #0
 8004736:	d112      	bne.n	800475e <HAL_PCD_EP_DB_Transmit+0x302>
 8004738:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800473a:	881b      	ldrh	r3, [r3, #0]
 800473c:	b29b      	uxth	r3, r3
 800473e:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8004742:	b29a      	uxth	r2, r3
 8004744:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004746:	801a      	strh	r2, [r3, #0]
 8004748:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800474a:	881b      	ldrh	r3, [r3, #0]
 800474c:	b29b      	uxth	r3, r3
 800474e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004752:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004756:	b29a      	uxth	r2, r3
 8004758:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800475a:	801a      	strh	r2, [r3, #0]
 800475c:	e047      	b.n	80047ee <HAL_PCD_EP_DB_Transmit+0x392>
 800475e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004760:	2b3e      	cmp	r3, #62	; 0x3e
 8004762:	d811      	bhi.n	8004788 <HAL_PCD_EP_DB_Transmit+0x32c>
 8004764:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004766:	085b      	lsrs	r3, r3, #1
 8004768:	64bb      	str	r3, [r7, #72]	; 0x48
 800476a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800476c:	f003 0301 	and.w	r3, r3, #1
 8004770:	2b00      	cmp	r3, #0
 8004772:	d002      	beq.n	800477a <HAL_PCD_EP_DB_Transmit+0x31e>
 8004774:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004776:	3301      	adds	r3, #1
 8004778:	64bb      	str	r3, [r7, #72]	; 0x48
 800477a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800477c:	b29b      	uxth	r3, r3
 800477e:	029b      	lsls	r3, r3, #10
 8004780:	b29a      	uxth	r2, r3
 8004782:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004784:	801a      	strh	r2, [r3, #0]
 8004786:	e032      	b.n	80047ee <HAL_PCD_EP_DB_Transmit+0x392>
 8004788:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800478a:	095b      	lsrs	r3, r3, #5
 800478c:	64bb      	str	r3, [r7, #72]	; 0x48
 800478e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004790:	f003 031f 	and.w	r3, r3, #31
 8004794:	2b00      	cmp	r3, #0
 8004796:	d102      	bne.n	800479e <HAL_PCD_EP_DB_Transmit+0x342>
 8004798:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800479a:	3b01      	subs	r3, #1
 800479c:	64bb      	str	r3, [r7, #72]	; 0x48
 800479e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80047a0:	b29b      	uxth	r3, r3
 80047a2:	029b      	lsls	r3, r3, #10
 80047a4:	b29b      	uxth	r3, r3
 80047a6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80047aa:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80047ae:	b29a      	uxth	r2, r3
 80047b0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80047b2:	801a      	strh	r2, [r3, #0]
 80047b4:	e01b      	b.n	80047ee <HAL_PCD_EP_DB_Transmit+0x392>
 80047b6:	68bb      	ldr	r3, [r7, #8]
 80047b8:	785b      	ldrb	r3, [r3, #1]
 80047ba:	2b01      	cmp	r3, #1
 80047bc:	d117      	bne.n	80047ee <HAL_PCD_EP_DB_Transmit+0x392>
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	643b      	str	r3, [r7, #64]	; 0x40
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80047cc:	b29b      	uxth	r3, r3
 80047ce:	461a      	mov	r2, r3
 80047d0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80047d2:	4413      	add	r3, r2
 80047d4:	643b      	str	r3, [r7, #64]	; 0x40
 80047d6:	68bb      	ldr	r3, [r7, #8]
 80047d8:	781b      	ldrb	r3, [r3, #0]
 80047da:	011a      	lsls	r2, r3, #4
 80047dc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80047de:	4413      	add	r3, r2
 80047e0:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80047e4:	63fb      	str	r3, [r7, #60]	; 0x3c
 80047e6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80047e8:	b29a      	uxth	r2, r3
 80047ea:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80047ec:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	6818      	ldr	r0, [r3, #0]
 80047f2:	68bb      	ldr	r3, [r7, #8]
 80047f4:	6959      	ldr	r1, [r3, #20]
 80047f6:	68bb      	ldr	r3, [r7, #8]
 80047f8:	891a      	ldrh	r2, [r3, #8]
 80047fa:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80047fc:	b29b      	uxth	r3, r3
 80047fe:	f005 f8bb 	bl	8009978 <USB_WritePMA>
 8004802:	e1d0      	b.n	8004ba6 <HAL_PCD_EP_DB_Transmit+0x74a>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxByteNbre = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800480c:	b29b      	uxth	r3, r3
 800480e:	461a      	mov	r2, r3
 8004810:	68bb      	ldr	r3, [r7, #8]
 8004812:	781b      	ldrb	r3, [r3, #0]
 8004814:	00db      	lsls	r3, r3, #3
 8004816:	4413      	add	r3, r2
 8004818:	3306      	adds	r3, #6
 800481a:	005b      	lsls	r3, r3, #1
 800481c:	68fa      	ldr	r2, [r7, #12]
 800481e:	6812      	ldr	r2, [r2, #0]
 8004820:	4413      	add	r3, r2
 8004822:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004826:	881b      	ldrh	r3, [r3, #0]
 8004828:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800482c:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e

    if (ep->xfer_len >= TxByteNbre)
 8004830:	68bb      	ldr	r3, [r7, #8]
 8004832:	699a      	ldr	r2, [r3, #24]
 8004834:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8004838:	429a      	cmp	r2, r3
 800483a:	d307      	bcc.n	800484c <HAL_PCD_EP_DB_Transmit+0x3f0>
    {
      ep->xfer_len -= TxByteNbre;
 800483c:	68bb      	ldr	r3, [r7, #8]
 800483e:	699a      	ldr	r2, [r3, #24]
 8004840:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8004844:	1ad2      	subs	r2, r2, r3
 8004846:	68bb      	ldr	r3, [r7, #8]
 8004848:	619a      	str	r2, [r3, #24]
 800484a:	e002      	b.n	8004852 <HAL_PCD_EP_DB_Transmit+0x3f6>
    }
    else
    {
      ep->xfer_len = 0U;
 800484c:	68bb      	ldr	r3, [r7, #8]
 800484e:	2200      	movs	r2, #0
 8004850:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8004852:	68bb      	ldr	r3, [r7, #8]
 8004854:	699b      	ldr	r3, [r3, #24]
 8004856:	2b00      	cmp	r3, #0
 8004858:	f040 80c4 	bne.w	80049e4 <HAL_PCD_EP_DB_Transmit+0x588>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800485c:	68bb      	ldr	r3, [r7, #8]
 800485e:	785b      	ldrb	r3, [r3, #1]
 8004860:	2b00      	cmp	r3, #0
 8004862:	d126      	bne.n	80048b2 <HAL_PCD_EP_DB_Transmit+0x456>
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	66fb      	str	r3, [r7, #108]	; 0x6c
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004872:	b29b      	uxth	r3, r3
 8004874:	461a      	mov	r2, r3
 8004876:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004878:	4413      	add	r3, r2
 800487a:	66fb      	str	r3, [r7, #108]	; 0x6c
 800487c:	68bb      	ldr	r3, [r7, #8]
 800487e:	781b      	ldrb	r3, [r3, #0]
 8004880:	011a      	lsls	r2, r3, #4
 8004882:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004884:	4413      	add	r3, r2
 8004886:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800488a:	66bb      	str	r3, [r7, #104]	; 0x68
 800488c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800488e:	881b      	ldrh	r3, [r3, #0]
 8004890:	b29b      	uxth	r3, r3
 8004892:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8004896:	b29a      	uxth	r2, r3
 8004898:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800489a:	801a      	strh	r2, [r3, #0]
 800489c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800489e:	881b      	ldrh	r3, [r3, #0]
 80048a0:	b29b      	uxth	r3, r3
 80048a2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80048a6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80048aa:	b29a      	uxth	r2, r3
 80048ac:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80048ae:	801a      	strh	r2, [r3, #0]
 80048b0:	e01a      	b.n	80048e8 <HAL_PCD_EP_DB_Transmit+0x48c>
 80048b2:	68bb      	ldr	r3, [r7, #8]
 80048b4:	785b      	ldrb	r3, [r3, #1]
 80048b6:	2b01      	cmp	r3, #1
 80048b8:	d116      	bne.n	80048e8 <HAL_PCD_EP_DB_Transmit+0x48c>
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	677b      	str	r3, [r7, #116]	; 0x74
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80048c8:	b29b      	uxth	r3, r3
 80048ca:	461a      	mov	r2, r3
 80048cc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80048ce:	4413      	add	r3, r2
 80048d0:	677b      	str	r3, [r7, #116]	; 0x74
 80048d2:	68bb      	ldr	r3, [r7, #8]
 80048d4:	781b      	ldrb	r3, [r3, #0]
 80048d6:	011a      	lsls	r2, r3, #4
 80048d8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80048da:	4413      	add	r3, r2
 80048dc:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80048e0:	673b      	str	r3, [r7, #112]	; 0x70
 80048e2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80048e4:	2200      	movs	r2, #0
 80048e6:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	67bb      	str	r3, [r7, #120]	; 0x78
 80048ee:	68bb      	ldr	r3, [r7, #8]
 80048f0:	785b      	ldrb	r3, [r3, #1]
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	d12f      	bne.n	8004956 <HAL_PCD_EP_DB_Transmit+0x4fa>
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004906:	b29b      	uxth	r3, r3
 8004908:	461a      	mov	r2, r3
 800490a:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800490e:	4413      	add	r3, r2
 8004910:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8004914:	68bb      	ldr	r3, [r7, #8]
 8004916:	781b      	ldrb	r3, [r3, #0]
 8004918:	011a      	lsls	r2, r3, #4
 800491a:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800491e:	4413      	add	r3, r2
 8004920:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8004924:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8004928:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800492c:	881b      	ldrh	r3, [r3, #0]
 800492e:	b29b      	uxth	r3, r3
 8004930:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8004934:	b29a      	uxth	r2, r3
 8004936:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800493a:	801a      	strh	r2, [r3, #0]
 800493c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004940:	881b      	ldrh	r3, [r3, #0]
 8004942:	b29b      	uxth	r3, r3
 8004944:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004948:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800494c:	b29a      	uxth	r2, r3
 800494e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004952:	801a      	strh	r2, [r3, #0]
 8004954:	e017      	b.n	8004986 <HAL_PCD_EP_DB_Transmit+0x52a>
 8004956:	68bb      	ldr	r3, [r7, #8]
 8004958:	785b      	ldrb	r3, [r3, #1]
 800495a:	2b01      	cmp	r3, #1
 800495c:	d113      	bne.n	8004986 <HAL_PCD_EP_DB_Transmit+0x52a>
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004966:	b29b      	uxth	r3, r3
 8004968:	461a      	mov	r2, r3
 800496a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800496c:	4413      	add	r3, r2
 800496e:	67bb      	str	r3, [r7, #120]	; 0x78
 8004970:	68bb      	ldr	r3, [r7, #8]
 8004972:	781b      	ldrb	r3, [r3, #0]
 8004974:	011a      	lsls	r2, r3, #4
 8004976:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004978:	4413      	add	r3, r2
 800497a:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800497e:	67fb      	str	r3, [r7, #124]	; 0x7c
 8004980:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8004982:	2200      	movs	r2, #0
 8004984:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8004986:	68bb      	ldr	r3, [r7, #8]
 8004988:	781b      	ldrb	r3, [r3, #0]
 800498a:	4619      	mov	r1, r3
 800498c:	68f8      	ldr	r0, [r7, #12]
 800498e:	f006 fe3c 	bl	800b60a <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8004992:	88fb      	ldrh	r3, [r7, #6]
 8004994:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004998:	2b00      	cmp	r3, #0
 800499a:	f040 8104 	bne.w	8004ba6 <HAL_PCD_EP_DB_Transmit+0x74a>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	461a      	mov	r2, r3
 80049a4:	68bb      	ldr	r3, [r7, #8]
 80049a6:	781b      	ldrb	r3, [r3, #0]
 80049a8:	009b      	lsls	r3, r3, #2
 80049aa:	4413      	add	r3, r2
 80049ac:	881b      	ldrh	r3, [r3, #0]
 80049ae:	b29b      	uxth	r3, r3
 80049b0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80049b4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80049b8:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	461a      	mov	r2, r3
 80049c2:	68bb      	ldr	r3, [r7, #8]
 80049c4:	781b      	ldrb	r3, [r3, #0]
 80049c6:	009b      	lsls	r3, r3, #2
 80049c8:	441a      	add	r2, r3
 80049ca:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 80049ce:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80049d2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80049d6:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80049da:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80049de:	b29b      	uxth	r3, r3
 80049e0:	8013      	strh	r3, [r2, #0]
 80049e2:	e0e0      	b.n	8004ba6 <HAL_PCD_EP_DB_Transmit+0x74a>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 80049e4:	88fb      	ldrh	r3, [r7, #6]
 80049e6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80049ea:	2b00      	cmp	r3, #0
 80049ec:	d121      	bne.n	8004a32 <HAL_PCD_EP_DB_Transmit+0x5d6>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 80049ee:	68fb      	ldr	r3, [r7, #12]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	461a      	mov	r2, r3
 80049f4:	68bb      	ldr	r3, [r7, #8]
 80049f6:	781b      	ldrb	r3, [r3, #0]
 80049f8:	009b      	lsls	r3, r3, #2
 80049fa:	4413      	add	r3, r2
 80049fc:	881b      	ldrh	r3, [r3, #0]
 80049fe:	b29b      	uxth	r3, r3
 8004a00:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004a04:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004a08:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	461a      	mov	r2, r3
 8004a12:	68bb      	ldr	r3, [r7, #8]
 8004a14:	781b      	ldrb	r3, [r3, #0]
 8004a16:	009b      	lsls	r3, r3, #2
 8004a18:	441a      	add	r2, r3
 8004a1a:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 8004a1e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004a22:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004a26:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004a2a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004a2e:	b29b      	uxth	r3, r3
 8004a30:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8004a32:	68bb      	ldr	r3, [r7, #8]
 8004a34:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8004a38:	2b01      	cmp	r3, #1
 8004a3a:	f040 80b4 	bne.w	8004ba6 <HAL_PCD_EP_DB_Transmit+0x74a>
      {
        ep->xfer_buff += TxByteNbre;
 8004a3e:	68bb      	ldr	r3, [r7, #8]
 8004a40:	695a      	ldr	r2, [r3, #20]
 8004a42:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8004a46:	441a      	add	r2, r3
 8004a48:	68bb      	ldr	r3, [r7, #8]
 8004a4a:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxByteNbre;
 8004a4c:	68bb      	ldr	r3, [r7, #8]
 8004a4e:	69da      	ldr	r2, [r3, #28]
 8004a50:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8004a54:	441a      	add	r2, r3
 8004a56:	68bb      	ldr	r3, [r7, #8]
 8004a58:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8004a5a:	68bb      	ldr	r3, [r7, #8]
 8004a5c:	6a1a      	ldr	r2, [r3, #32]
 8004a5e:	68bb      	ldr	r3, [r7, #8]
 8004a60:	691b      	ldr	r3, [r3, #16]
 8004a62:	429a      	cmp	r2, r3
 8004a64:	d309      	bcc.n	8004a7a <HAL_PCD_EP_DB_Transmit+0x61e>
        {
          len = ep->maxpacket;
 8004a66:	68bb      	ldr	r3, [r7, #8]
 8004a68:	691b      	ldr	r3, [r3, #16]
 8004a6a:	653b      	str	r3, [r7, #80]	; 0x50
          ep->xfer_len_db -= len;
 8004a6c:	68bb      	ldr	r3, [r7, #8]
 8004a6e:	6a1a      	ldr	r2, [r3, #32]
 8004a70:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004a72:	1ad2      	subs	r2, r2, r3
 8004a74:	68bb      	ldr	r3, [r7, #8]
 8004a76:	621a      	str	r2, [r3, #32]
 8004a78:	e015      	b.n	8004aa6 <HAL_PCD_EP_DB_Transmit+0x64a>
        }
        else if (ep->xfer_len_db == 0U)
 8004a7a:	68bb      	ldr	r3, [r7, #8]
 8004a7c:	6a1b      	ldr	r3, [r3, #32]
 8004a7e:	2b00      	cmp	r3, #0
 8004a80:	d107      	bne.n	8004a92 <HAL_PCD_EP_DB_Transmit+0x636>
        {
          len = TxByteNbre;
 8004a82:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8004a86:	653b      	str	r3, [r7, #80]	; 0x50
          ep->xfer_fill_db = 0U;
 8004a88:	68bb      	ldr	r3, [r7, #8]
 8004a8a:	2200      	movs	r2, #0
 8004a8c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8004a90:	e009      	b.n	8004aa6 <HAL_PCD_EP_DB_Transmit+0x64a>
        }
        else
        {
          len = ep->xfer_len_db;
 8004a92:	68bb      	ldr	r3, [r7, #8]
 8004a94:	6a1b      	ldr	r3, [r3, #32]
 8004a96:	653b      	str	r3, [r7, #80]	; 0x50
          ep->xfer_len_db = 0U;
 8004a98:	68bb      	ldr	r3, [r7, #8]
 8004a9a:	2200      	movs	r2, #0
 8004a9c:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 8004a9e:	68bb      	ldr	r3, [r7, #8]
 8004aa0:	2200      	movs	r2, #0
 8004aa2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
        }

        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	667b      	str	r3, [r7, #100]	; 0x64
 8004aac:	68bb      	ldr	r3, [r7, #8]
 8004aae:	785b      	ldrb	r3, [r3, #1]
 8004ab0:	2b00      	cmp	r3, #0
 8004ab2:	d155      	bne.n	8004b60 <HAL_PCD_EP_DB_Transmit+0x704>
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004ac2:	b29b      	uxth	r3, r3
 8004ac4:	461a      	mov	r2, r3
 8004ac6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004ac8:	4413      	add	r3, r2
 8004aca:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004acc:	68bb      	ldr	r3, [r7, #8]
 8004ace:	781b      	ldrb	r3, [r3, #0]
 8004ad0:	011a      	lsls	r2, r3, #4
 8004ad2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004ad4:	4413      	add	r3, r2
 8004ad6:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8004ada:	65bb      	str	r3, [r7, #88]	; 0x58
 8004adc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	d112      	bne.n	8004b08 <HAL_PCD_EP_DB_Transmit+0x6ac>
 8004ae2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004ae4:	881b      	ldrh	r3, [r3, #0]
 8004ae6:	b29b      	uxth	r3, r3
 8004ae8:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8004aec:	b29a      	uxth	r2, r3
 8004aee:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004af0:	801a      	strh	r2, [r3, #0]
 8004af2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004af4:	881b      	ldrh	r3, [r3, #0]
 8004af6:	b29b      	uxth	r3, r3
 8004af8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004afc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004b00:	b29a      	uxth	r2, r3
 8004b02:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004b04:	801a      	strh	r2, [r3, #0]
 8004b06:	e044      	b.n	8004b92 <HAL_PCD_EP_DB_Transmit+0x736>
 8004b08:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004b0a:	2b3e      	cmp	r3, #62	; 0x3e
 8004b0c:	d811      	bhi.n	8004b32 <HAL_PCD_EP_DB_Transmit+0x6d6>
 8004b0e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004b10:	085b      	lsrs	r3, r3, #1
 8004b12:	657b      	str	r3, [r7, #84]	; 0x54
 8004b14:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004b16:	f003 0301 	and.w	r3, r3, #1
 8004b1a:	2b00      	cmp	r3, #0
 8004b1c:	d002      	beq.n	8004b24 <HAL_PCD_EP_DB_Transmit+0x6c8>
 8004b1e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004b20:	3301      	adds	r3, #1
 8004b22:	657b      	str	r3, [r7, #84]	; 0x54
 8004b24:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004b26:	b29b      	uxth	r3, r3
 8004b28:	029b      	lsls	r3, r3, #10
 8004b2a:	b29a      	uxth	r2, r3
 8004b2c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004b2e:	801a      	strh	r2, [r3, #0]
 8004b30:	e02f      	b.n	8004b92 <HAL_PCD_EP_DB_Transmit+0x736>
 8004b32:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004b34:	095b      	lsrs	r3, r3, #5
 8004b36:	657b      	str	r3, [r7, #84]	; 0x54
 8004b38:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004b3a:	f003 031f 	and.w	r3, r3, #31
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d102      	bne.n	8004b48 <HAL_PCD_EP_DB_Transmit+0x6ec>
 8004b42:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004b44:	3b01      	subs	r3, #1
 8004b46:	657b      	str	r3, [r7, #84]	; 0x54
 8004b48:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004b4a:	b29b      	uxth	r3, r3
 8004b4c:	029b      	lsls	r3, r3, #10
 8004b4e:	b29b      	uxth	r3, r3
 8004b50:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004b54:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004b58:	b29a      	uxth	r2, r3
 8004b5a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004b5c:	801a      	strh	r2, [r3, #0]
 8004b5e:	e018      	b.n	8004b92 <HAL_PCD_EP_DB_Transmit+0x736>
 8004b60:	68bb      	ldr	r3, [r7, #8]
 8004b62:	785b      	ldrb	r3, [r3, #1]
 8004b64:	2b01      	cmp	r3, #1
 8004b66:	d114      	bne.n	8004b92 <HAL_PCD_EP_DB_Transmit+0x736>
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004b70:	b29b      	uxth	r3, r3
 8004b72:	461a      	mov	r2, r3
 8004b74:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004b76:	4413      	add	r3, r2
 8004b78:	667b      	str	r3, [r7, #100]	; 0x64
 8004b7a:	68bb      	ldr	r3, [r7, #8]
 8004b7c:	781b      	ldrb	r3, [r3, #0]
 8004b7e:	011a      	lsls	r2, r3, #4
 8004b80:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004b82:	4413      	add	r3, r2
 8004b84:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8004b88:	663b      	str	r3, [r7, #96]	; 0x60
 8004b8a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004b8c:	b29a      	uxth	r2, r3
 8004b8e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004b90:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	6818      	ldr	r0, [r3, #0]
 8004b96:	68bb      	ldr	r3, [r7, #8]
 8004b98:	6959      	ldr	r1, [r3, #20]
 8004b9a:	68bb      	ldr	r3, [r7, #8]
 8004b9c:	895a      	ldrh	r2, [r3, #10]
 8004b9e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004ba0:	b29b      	uxth	r3, r3
 8004ba2:	f004 fee9 	bl	8009978 <USB_WritePMA>
      }
    }
  }

  /*enable endpoint IN*/
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 8004ba6:	68fb      	ldr	r3, [r7, #12]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	461a      	mov	r2, r3
 8004bac:	68bb      	ldr	r3, [r7, #8]
 8004bae:	781b      	ldrb	r3, [r3, #0]
 8004bb0:	009b      	lsls	r3, r3, #2
 8004bb2:	4413      	add	r3, r2
 8004bb4:	881b      	ldrh	r3, [r3, #0]
 8004bb6:	b29b      	uxth	r3, r3
 8004bb8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004bbc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004bc0:	823b      	strh	r3, [r7, #16]
 8004bc2:	8a3b      	ldrh	r3, [r7, #16]
 8004bc4:	f083 0310 	eor.w	r3, r3, #16
 8004bc8:	823b      	strh	r3, [r7, #16]
 8004bca:	8a3b      	ldrh	r3, [r7, #16]
 8004bcc:	f083 0320 	eor.w	r3, r3, #32
 8004bd0:	823b      	strh	r3, [r7, #16]
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	461a      	mov	r2, r3
 8004bd8:	68bb      	ldr	r3, [r7, #8]
 8004bda:	781b      	ldrb	r3, [r3, #0]
 8004bdc:	009b      	lsls	r3, r3, #2
 8004bde:	441a      	add	r2, r3
 8004be0:	8a3b      	ldrh	r3, [r7, #16]
 8004be2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004be6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004bea:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004bee:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004bf2:	b29b      	uxth	r3, r3
 8004bf4:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 8004bf6:	2300      	movs	r3, #0
}
 8004bf8:	4618      	mov	r0, r3
 8004bfa:	3788      	adds	r7, #136	; 0x88
 8004bfc:	46bd      	mov	sp, r7
 8004bfe:	bd80      	pop	{r7, pc}

08004c00 <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 8004c00:	b480      	push	{r7}
 8004c02:	b087      	sub	sp, #28
 8004c04:	af00      	add	r7, sp, #0
 8004c06:	60f8      	str	r0, [r7, #12]
 8004c08:	607b      	str	r3, [r7, #4]
 8004c0a:	460b      	mov	r3, r1
 8004c0c:	817b      	strh	r3, [r7, #10]
 8004c0e:	4613      	mov	r3, r2
 8004c10:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 8004c12:	897b      	ldrh	r3, [r7, #10]
 8004c14:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004c18:	b29b      	uxth	r3, r3
 8004c1a:	2b00      	cmp	r3, #0
 8004c1c:	d00b      	beq.n	8004c36 <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004c1e:	897b      	ldrh	r3, [r7, #10]
 8004c20:	f003 0307 	and.w	r3, r3, #7
 8004c24:	1c5a      	adds	r2, r3, #1
 8004c26:	4613      	mov	r3, r2
 8004c28:	009b      	lsls	r3, r3, #2
 8004c2a:	4413      	add	r3, r2
 8004c2c:	00db      	lsls	r3, r3, #3
 8004c2e:	68fa      	ldr	r2, [r7, #12]
 8004c30:	4413      	add	r3, r2
 8004c32:	617b      	str	r3, [r7, #20]
 8004c34:	e009      	b.n	8004c4a <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8004c36:	897a      	ldrh	r2, [r7, #10]
 8004c38:	4613      	mov	r3, r2
 8004c3a:	009b      	lsls	r3, r3, #2
 8004c3c:	4413      	add	r3, r2
 8004c3e:	00db      	lsls	r3, r3, #3
 8004c40:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8004c44:	68fa      	ldr	r2, [r7, #12]
 8004c46:	4413      	add	r3, r2
 8004c48:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 8004c4a:	893b      	ldrh	r3, [r7, #8]
 8004c4c:	2b00      	cmp	r3, #0
 8004c4e:	d107      	bne.n	8004c60 <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 8004c50:	697b      	ldr	r3, [r7, #20]
 8004c52:	2200      	movs	r2, #0
 8004c54:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	b29a      	uxth	r2, r3
 8004c5a:	697b      	ldr	r3, [r7, #20]
 8004c5c:	80da      	strh	r2, [r3, #6]
 8004c5e:	e00b      	b.n	8004c78 <HAL_PCDEx_PMAConfig+0x78>
  }
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 8004c60:	697b      	ldr	r3, [r7, #20]
 8004c62:	2201      	movs	r2, #1
 8004c64:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	b29a      	uxth	r2, r3
 8004c6a:	697b      	ldr	r3, [r7, #20]
 8004c6c:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	0c1b      	lsrs	r3, r3, #16
 8004c72:	b29a      	uxth	r2, r3
 8004c74:	697b      	ldr	r3, [r7, #20]
 8004c76:	815a      	strh	r2, [r3, #10]
  }

  return HAL_OK;
 8004c78:	2300      	movs	r3, #0
}
 8004c7a:	4618      	mov	r0, r3
 8004c7c:	371c      	adds	r7, #28
 8004c7e:	46bd      	mov	sp, r7
 8004c80:	bc80      	pop	{r7}
 8004c82:	4770      	bx	lr

08004c84 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004c84:	b580      	push	{r7, lr}
 8004c86:	b086      	sub	sp, #24
 8004c88:	af00      	add	r7, sp, #0
 8004c8a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	d101      	bne.n	8004c96 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004c92:	2301      	movs	r3, #1
 8004c94:	e272      	b.n	800517c <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	f003 0301 	and.w	r3, r3, #1
 8004c9e:	2b00      	cmp	r3, #0
 8004ca0:	f000 8087 	beq.w	8004db2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004ca4:	4b92      	ldr	r3, [pc, #584]	; (8004ef0 <HAL_RCC_OscConfig+0x26c>)
 8004ca6:	685b      	ldr	r3, [r3, #4]
 8004ca8:	f003 030c 	and.w	r3, r3, #12
 8004cac:	2b04      	cmp	r3, #4
 8004cae:	d00c      	beq.n	8004cca <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004cb0:	4b8f      	ldr	r3, [pc, #572]	; (8004ef0 <HAL_RCC_OscConfig+0x26c>)
 8004cb2:	685b      	ldr	r3, [r3, #4]
 8004cb4:	f003 030c 	and.w	r3, r3, #12
 8004cb8:	2b08      	cmp	r3, #8
 8004cba:	d112      	bne.n	8004ce2 <HAL_RCC_OscConfig+0x5e>
 8004cbc:	4b8c      	ldr	r3, [pc, #560]	; (8004ef0 <HAL_RCC_OscConfig+0x26c>)
 8004cbe:	685b      	ldr	r3, [r3, #4]
 8004cc0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004cc4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004cc8:	d10b      	bne.n	8004ce2 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004cca:	4b89      	ldr	r3, [pc, #548]	; (8004ef0 <HAL_RCC_OscConfig+0x26c>)
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004cd2:	2b00      	cmp	r3, #0
 8004cd4:	d06c      	beq.n	8004db0 <HAL_RCC_OscConfig+0x12c>
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	685b      	ldr	r3, [r3, #4]
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	d168      	bne.n	8004db0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8004cde:	2301      	movs	r3, #1
 8004ce0:	e24c      	b.n	800517c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	685b      	ldr	r3, [r3, #4]
 8004ce6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004cea:	d106      	bne.n	8004cfa <HAL_RCC_OscConfig+0x76>
 8004cec:	4b80      	ldr	r3, [pc, #512]	; (8004ef0 <HAL_RCC_OscConfig+0x26c>)
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	4a7f      	ldr	r2, [pc, #508]	; (8004ef0 <HAL_RCC_OscConfig+0x26c>)
 8004cf2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004cf6:	6013      	str	r3, [r2, #0]
 8004cf8:	e02e      	b.n	8004d58 <HAL_RCC_OscConfig+0xd4>
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	685b      	ldr	r3, [r3, #4]
 8004cfe:	2b00      	cmp	r3, #0
 8004d00:	d10c      	bne.n	8004d1c <HAL_RCC_OscConfig+0x98>
 8004d02:	4b7b      	ldr	r3, [pc, #492]	; (8004ef0 <HAL_RCC_OscConfig+0x26c>)
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	4a7a      	ldr	r2, [pc, #488]	; (8004ef0 <HAL_RCC_OscConfig+0x26c>)
 8004d08:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004d0c:	6013      	str	r3, [r2, #0]
 8004d0e:	4b78      	ldr	r3, [pc, #480]	; (8004ef0 <HAL_RCC_OscConfig+0x26c>)
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	4a77      	ldr	r2, [pc, #476]	; (8004ef0 <HAL_RCC_OscConfig+0x26c>)
 8004d14:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004d18:	6013      	str	r3, [r2, #0]
 8004d1a:	e01d      	b.n	8004d58 <HAL_RCC_OscConfig+0xd4>
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	685b      	ldr	r3, [r3, #4]
 8004d20:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004d24:	d10c      	bne.n	8004d40 <HAL_RCC_OscConfig+0xbc>
 8004d26:	4b72      	ldr	r3, [pc, #456]	; (8004ef0 <HAL_RCC_OscConfig+0x26c>)
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	4a71      	ldr	r2, [pc, #452]	; (8004ef0 <HAL_RCC_OscConfig+0x26c>)
 8004d2c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004d30:	6013      	str	r3, [r2, #0]
 8004d32:	4b6f      	ldr	r3, [pc, #444]	; (8004ef0 <HAL_RCC_OscConfig+0x26c>)
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	4a6e      	ldr	r2, [pc, #440]	; (8004ef0 <HAL_RCC_OscConfig+0x26c>)
 8004d38:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004d3c:	6013      	str	r3, [r2, #0]
 8004d3e:	e00b      	b.n	8004d58 <HAL_RCC_OscConfig+0xd4>
 8004d40:	4b6b      	ldr	r3, [pc, #428]	; (8004ef0 <HAL_RCC_OscConfig+0x26c>)
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	4a6a      	ldr	r2, [pc, #424]	; (8004ef0 <HAL_RCC_OscConfig+0x26c>)
 8004d46:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004d4a:	6013      	str	r3, [r2, #0]
 8004d4c:	4b68      	ldr	r3, [pc, #416]	; (8004ef0 <HAL_RCC_OscConfig+0x26c>)
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	4a67      	ldr	r2, [pc, #412]	; (8004ef0 <HAL_RCC_OscConfig+0x26c>)
 8004d52:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004d56:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	685b      	ldr	r3, [r3, #4]
 8004d5c:	2b00      	cmp	r3, #0
 8004d5e:	d013      	beq.n	8004d88 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004d60:	f7fd fb84 	bl	800246c <HAL_GetTick>
 8004d64:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004d66:	e008      	b.n	8004d7a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004d68:	f7fd fb80 	bl	800246c <HAL_GetTick>
 8004d6c:	4602      	mov	r2, r0
 8004d6e:	693b      	ldr	r3, [r7, #16]
 8004d70:	1ad3      	subs	r3, r2, r3
 8004d72:	2b64      	cmp	r3, #100	; 0x64
 8004d74:	d901      	bls.n	8004d7a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8004d76:	2303      	movs	r3, #3
 8004d78:	e200      	b.n	800517c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004d7a:	4b5d      	ldr	r3, [pc, #372]	; (8004ef0 <HAL_RCC_OscConfig+0x26c>)
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004d82:	2b00      	cmp	r3, #0
 8004d84:	d0f0      	beq.n	8004d68 <HAL_RCC_OscConfig+0xe4>
 8004d86:	e014      	b.n	8004db2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004d88:	f7fd fb70 	bl	800246c <HAL_GetTick>
 8004d8c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004d8e:	e008      	b.n	8004da2 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004d90:	f7fd fb6c 	bl	800246c <HAL_GetTick>
 8004d94:	4602      	mov	r2, r0
 8004d96:	693b      	ldr	r3, [r7, #16]
 8004d98:	1ad3      	subs	r3, r2, r3
 8004d9a:	2b64      	cmp	r3, #100	; 0x64
 8004d9c:	d901      	bls.n	8004da2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8004d9e:	2303      	movs	r3, #3
 8004da0:	e1ec      	b.n	800517c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004da2:	4b53      	ldr	r3, [pc, #332]	; (8004ef0 <HAL_RCC_OscConfig+0x26c>)
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004daa:	2b00      	cmp	r3, #0
 8004dac:	d1f0      	bne.n	8004d90 <HAL_RCC_OscConfig+0x10c>
 8004dae:	e000      	b.n	8004db2 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004db0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	f003 0302 	and.w	r3, r3, #2
 8004dba:	2b00      	cmp	r3, #0
 8004dbc:	d063      	beq.n	8004e86 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004dbe:	4b4c      	ldr	r3, [pc, #304]	; (8004ef0 <HAL_RCC_OscConfig+0x26c>)
 8004dc0:	685b      	ldr	r3, [r3, #4]
 8004dc2:	f003 030c 	and.w	r3, r3, #12
 8004dc6:	2b00      	cmp	r3, #0
 8004dc8:	d00b      	beq.n	8004de2 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8004dca:	4b49      	ldr	r3, [pc, #292]	; (8004ef0 <HAL_RCC_OscConfig+0x26c>)
 8004dcc:	685b      	ldr	r3, [r3, #4]
 8004dce:	f003 030c 	and.w	r3, r3, #12
 8004dd2:	2b08      	cmp	r3, #8
 8004dd4:	d11c      	bne.n	8004e10 <HAL_RCC_OscConfig+0x18c>
 8004dd6:	4b46      	ldr	r3, [pc, #280]	; (8004ef0 <HAL_RCC_OscConfig+0x26c>)
 8004dd8:	685b      	ldr	r3, [r3, #4]
 8004dda:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	d116      	bne.n	8004e10 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004de2:	4b43      	ldr	r3, [pc, #268]	; (8004ef0 <HAL_RCC_OscConfig+0x26c>)
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	f003 0302 	and.w	r3, r3, #2
 8004dea:	2b00      	cmp	r3, #0
 8004dec:	d005      	beq.n	8004dfa <HAL_RCC_OscConfig+0x176>
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	691b      	ldr	r3, [r3, #16]
 8004df2:	2b01      	cmp	r3, #1
 8004df4:	d001      	beq.n	8004dfa <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8004df6:	2301      	movs	r3, #1
 8004df8:	e1c0      	b.n	800517c <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004dfa:	4b3d      	ldr	r3, [pc, #244]	; (8004ef0 <HAL_RCC_OscConfig+0x26c>)
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	695b      	ldr	r3, [r3, #20]
 8004e06:	00db      	lsls	r3, r3, #3
 8004e08:	4939      	ldr	r1, [pc, #228]	; (8004ef0 <HAL_RCC_OscConfig+0x26c>)
 8004e0a:	4313      	orrs	r3, r2
 8004e0c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004e0e:	e03a      	b.n	8004e86 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	691b      	ldr	r3, [r3, #16]
 8004e14:	2b00      	cmp	r3, #0
 8004e16:	d020      	beq.n	8004e5a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004e18:	4b36      	ldr	r3, [pc, #216]	; (8004ef4 <HAL_RCC_OscConfig+0x270>)
 8004e1a:	2201      	movs	r2, #1
 8004e1c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e1e:	f7fd fb25 	bl	800246c <HAL_GetTick>
 8004e22:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004e24:	e008      	b.n	8004e38 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004e26:	f7fd fb21 	bl	800246c <HAL_GetTick>
 8004e2a:	4602      	mov	r2, r0
 8004e2c:	693b      	ldr	r3, [r7, #16]
 8004e2e:	1ad3      	subs	r3, r2, r3
 8004e30:	2b02      	cmp	r3, #2
 8004e32:	d901      	bls.n	8004e38 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8004e34:	2303      	movs	r3, #3
 8004e36:	e1a1      	b.n	800517c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004e38:	4b2d      	ldr	r3, [pc, #180]	; (8004ef0 <HAL_RCC_OscConfig+0x26c>)
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	f003 0302 	and.w	r3, r3, #2
 8004e40:	2b00      	cmp	r3, #0
 8004e42:	d0f0      	beq.n	8004e26 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004e44:	4b2a      	ldr	r3, [pc, #168]	; (8004ef0 <HAL_RCC_OscConfig+0x26c>)
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	695b      	ldr	r3, [r3, #20]
 8004e50:	00db      	lsls	r3, r3, #3
 8004e52:	4927      	ldr	r1, [pc, #156]	; (8004ef0 <HAL_RCC_OscConfig+0x26c>)
 8004e54:	4313      	orrs	r3, r2
 8004e56:	600b      	str	r3, [r1, #0]
 8004e58:	e015      	b.n	8004e86 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004e5a:	4b26      	ldr	r3, [pc, #152]	; (8004ef4 <HAL_RCC_OscConfig+0x270>)
 8004e5c:	2200      	movs	r2, #0
 8004e5e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e60:	f7fd fb04 	bl	800246c <HAL_GetTick>
 8004e64:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004e66:	e008      	b.n	8004e7a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004e68:	f7fd fb00 	bl	800246c <HAL_GetTick>
 8004e6c:	4602      	mov	r2, r0
 8004e6e:	693b      	ldr	r3, [r7, #16]
 8004e70:	1ad3      	subs	r3, r2, r3
 8004e72:	2b02      	cmp	r3, #2
 8004e74:	d901      	bls.n	8004e7a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8004e76:	2303      	movs	r3, #3
 8004e78:	e180      	b.n	800517c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004e7a:	4b1d      	ldr	r3, [pc, #116]	; (8004ef0 <HAL_RCC_OscConfig+0x26c>)
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	f003 0302 	and.w	r3, r3, #2
 8004e82:	2b00      	cmp	r3, #0
 8004e84:	d1f0      	bne.n	8004e68 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	f003 0308 	and.w	r3, r3, #8
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	d03a      	beq.n	8004f08 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	699b      	ldr	r3, [r3, #24]
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d019      	beq.n	8004ece <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004e9a:	4b17      	ldr	r3, [pc, #92]	; (8004ef8 <HAL_RCC_OscConfig+0x274>)
 8004e9c:	2201      	movs	r2, #1
 8004e9e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004ea0:	f7fd fae4 	bl	800246c <HAL_GetTick>
 8004ea4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004ea6:	e008      	b.n	8004eba <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004ea8:	f7fd fae0 	bl	800246c <HAL_GetTick>
 8004eac:	4602      	mov	r2, r0
 8004eae:	693b      	ldr	r3, [r7, #16]
 8004eb0:	1ad3      	subs	r3, r2, r3
 8004eb2:	2b02      	cmp	r3, #2
 8004eb4:	d901      	bls.n	8004eba <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8004eb6:	2303      	movs	r3, #3
 8004eb8:	e160      	b.n	800517c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004eba:	4b0d      	ldr	r3, [pc, #52]	; (8004ef0 <HAL_RCC_OscConfig+0x26c>)
 8004ebc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ebe:	f003 0302 	and.w	r3, r3, #2
 8004ec2:	2b00      	cmp	r3, #0
 8004ec4:	d0f0      	beq.n	8004ea8 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8004ec6:	2001      	movs	r0, #1
 8004ec8:	f000 fac4 	bl	8005454 <RCC_Delay>
 8004ecc:	e01c      	b.n	8004f08 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004ece:	4b0a      	ldr	r3, [pc, #40]	; (8004ef8 <HAL_RCC_OscConfig+0x274>)
 8004ed0:	2200      	movs	r2, #0
 8004ed2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004ed4:	f7fd faca 	bl	800246c <HAL_GetTick>
 8004ed8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004eda:	e00f      	b.n	8004efc <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004edc:	f7fd fac6 	bl	800246c <HAL_GetTick>
 8004ee0:	4602      	mov	r2, r0
 8004ee2:	693b      	ldr	r3, [r7, #16]
 8004ee4:	1ad3      	subs	r3, r2, r3
 8004ee6:	2b02      	cmp	r3, #2
 8004ee8:	d908      	bls.n	8004efc <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8004eea:	2303      	movs	r3, #3
 8004eec:	e146      	b.n	800517c <HAL_RCC_OscConfig+0x4f8>
 8004eee:	bf00      	nop
 8004ef0:	40021000 	.word	0x40021000
 8004ef4:	42420000 	.word	0x42420000
 8004ef8:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004efc:	4b92      	ldr	r3, [pc, #584]	; (8005148 <HAL_RCC_OscConfig+0x4c4>)
 8004efe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f00:	f003 0302 	and.w	r3, r3, #2
 8004f04:	2b00      	cmp	r3, #0
 8004f06:	d1e9      	bne.n	8004edc <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	f003 0304 	and.w	r3, r3, #4
 8004f10:	2b00      	cmp	r3, #0
 8004f12:	f000 80a6 	beq.w	8005062 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004f16:	2300      	movs	r3, #0
 8004f18:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004f1a:	4b8b      	ldr	r3, [pc, #556]	; (8005148 <HAL_RCC_OscConfig+0x4c4>)
 8004f1c:	69db      	ldr	r3, [r3, #28]
 8004f1e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004f22:	2b00      	cmp	r3, #0
 8004f24:	d10d      	bne.n	8004f42 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004f26:	4b88      	ldr	r3, [pc, #544]	; (8005148 <HAL_RCC_OscConfig+0x4c4>)
 8004f28:	69db      	ldr	r3, [r3, #28]
 8004f2a:	4a87      	ldr	r2, [pc, #540]	; (8005148 <HAL_RCC_OscConfig+0x4c4>)
 8004f2c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004f30:	61d3      	str	r3, [r2, #28]
 8004f32:	4b85      	ldr	r3, [pc, #532]	; (8005148 <HAL_RCC_OscConfig+0x4c4>)
 8004f34:	69db      	ldr	r3, [r3, #28]
 8004f36:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004f3a:	60bb      	str	r3, [r7, #8]
 8004f3c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004f3e:	2301      	movs	r3, #1
 8004f40:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004f42:	4b82      	ldr	r3, [pc, #520]	; (800514c <HAL_RCC_OscConfig+0x4c8>)
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004f4a:	2b00      	cmp	r3, #0
 8004f4c:	d118      	bne.n	8004f80 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004f4e:	4b7f      	ldr	r3, [pc, #508]	; (800514c <HAL_RCC_OscConfig+0x4c8>)
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	4a7e      	ldr	r2, [pc, #504]	; (800514c <HAL_RCC_OscConfig+0x4c8>)
 8004f54:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004f58:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004f5a:	f7fd fa87 	bl	800246c <HAL_GetTick>
 8004f5e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004f60:	e008      	b.n	8004f74 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004f62:	f7fd fa83 	bl	800246c <HAL_GetTick>
 8004f66:	4602      	mov	r2, r0
 8004f68:	693b      	ldr	r3, [r7, #16]
 8004f6a:	1ad3      	subs	r3, r2, r3
 8004f6c:	2b64      	cmp	r3, #100	; 0x64
 8004f6e:	d901      	bls.n	8004f74 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8004f70:	2303      	movs	r3, #3
 8004f72:	e103      	b.n	800517c <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004f74:	4b75      	ldr	r3, [pc, #468]	; (800514c <HAL_RCC_OscConfig+0x4c8>)
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004f7c:	2b00      	cmp	r3, #0
 8004f7e:	d0f0      	beq.n	8004f62 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	68db      	ldr	r3, [r3, #12]
 8004f84:	2b01      	cmp	r3, #1
 8004f86:	d106      	bne.n	8004f96 <HAL_RCC_OscConfig+0x312>
 8004f88:	4b6f      	ldr	r3, [pc, #444]	; (8005148 <HAL_RCC_OscConfig+0x4c4>)
 8004f8a:	6a1b      	ldr	r3, [r3, #32]
 8004f8c:	4a6e      	ldr	r2, [pc, #440]	; (8005148 <HAL_RCC_OscConfig+0x4c4>)
 8004f8e:	f043 0301 	orr.w	r3, r3, #1
 8004f92:	6213      	str	r3, [r2, #32]
 8004f94:	e02d      	b.n	8004ff2 <HAL_RCC_OscConfig+0x36e>
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	68db      	ldr	r3, [r3, #12]
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	d10c      	bne.n	8004fb8 <HAL_RCC_OscConfig+0x334>
 8004f9e:	4b6a      	ldr	r3, [pc, #424]	; (8005148 <HAL_RCC_OscConfig+0x4c4>)
 8004fa0:	6a1b      	ldr	r3, [r3, #32]
 8004fa2:	4a69      	ldr	r2, [pc, #420]	; (8005148 <HAL_RCC_OscConfig+0x4c4>)
 8004fa4:	f023 0301 	bic.w	r3, r3, #1
 8004fa8:	6213      	str	r3, [r2, #32]
 8004faa:	4b67      	ldr	r3, [pc, #412]	; (8005148 <HAL_RCC_OscConfig+0x4c4>)
 8004fac:	6a1b      	ldr	r3, [r3, #32]
 8004fae:	4a66      	ldr	r2, [pc, #408]	; (8005148 <HAL_RCC_OscConfig+0x4c4>)
 8004fb0:	f023 0304 	bic.w	r3, r3, #4
 8004fb4:	6213      	str	r3, [r2, #32]
 8004fb6:	e01c      	b.n	8004ff2 <HAL_RCC_OscConfig+0x36e>
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	68db      	ldr	r3, [r3, #12]
 8004fbc:	2b05      	cmp	r3, #5
 8004fbe:	d10c      	bne.n	8004fda <HAL_RCC_OscConfig+0x356>
 8004fc0:	4b61      	ldr	r3, [pc, #388]	; (8005148 <HAL_RCC_OscConfig+0x4c4>)
 8004fc2:	6a1b      	ldr	r3, [r3, #32]
 8004fc4:	4a60      	ldr	r2, [pc, #384]	; (8005148 <HAL_RCC_OscConfig+0x4c4>)
 8004fc6:	f043 0304 	orr.w	r3, r3, #4
 8004fca:	6213      	str	r3, [r2, #32]
 8004fcc:	4b5e      	ldr	r3, [pc, #376]	; (8005148 <HAL_RCC_OscConfig+0x4c4>)
 8004fce:	6a1b      	ldr	r3, [r3, #32]
 8004fd0:	4a5d      	ldr	r2, [pc, #372]	; (8005148 <HAL_RCC_OscConfig+0x4c4>)
 8004fd2:	f043 0301 	orr.w	r3, r3, #1
 8004fd6:	6213      	str	r3, [r2, #32]
 8004fd8:	e00b      	b.n	8004ff2 <HAL_RCC_OscConfig+0x36e>
 8004fda:	4b5b      	ldr	r3, [pc, #364]	; (8005148 <HAL_RCC_OscConfig+0x4c4>)
 8004fdc:	6a1b      	ldr	r3, [r3, #32]
 8004fde:	4a5a      	ldr	r2, [pc, #360]	; (8005148 <HAL_RCC_OscConfig+0x4c4>)
 8004fe0:	f023 0301 	bic.w	r3, r3, #1
 8004fe4:	6213      	str	r3, [r2, #32]
 8004fe6:	4b58      	ldr	r3, [pc, #352]	; (8005148 <HAL_RCC_OscConfig+0x4c4>)
 8004fe8:	6a1b      	ldr	r3, [r3, #32]
 8004fea:	4a57      	ldr	r2, [pc, #348]	; (8005148 <HAL_RCC_OscConfig+0x4c4>)
 8004fec:	f023 0304 	bic.w	r3, r3, #4
 8004ff0:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	68db      	ldr	r3, [r3, #12]
 8004ff6:	2b00      	cmp	r3, #0
 8004ff8:	d015      	beq.n	8005026 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004ffa:	f7fd fa37 	bl	800246c <HAL_GetTick>
 8004ffe:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005000:	e00a      	b.n	8005018 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005002:	f7fd fa33 	bl	800246c <HAL_GetTick>
 8005006:	4602      	mov	r2, r0
 8005008:	693b      	ldr	r3, [r7, #16]
 800500a:	1ad3      	subs	r3, r2, r3
 800500c:	f241 3288 	movw	r2, #5000	; 0x1388
 8005010:	4293      	cmp	r3, r2
 8005012:	d901      	bls.n	8005018 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8005014:	2303      	movs	r3, #3
 8005016:	e0b1      	b.n	800517c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005018:	4b4b      	ldr	r3, [pc, #300]	; (8005148 <HAL_RCC_OscConfig+0x4c4>)
 800501a:	6a1b      	ldr	r3, [r3, #32]
 800501c:	f003 0302 	and.w	r3, r3, #2
 8005020:	2b00      	cmp	r3, #0
 8005022:	d0ee      	beq.n	8005002 <HAL_RCC_OscConfig+0x37e>
 8005024:	e014      	b.n	8005050 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005026:	f7fd fa21 	bl	800246c <HAL_GetTick>
 800502a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800502c:	e00a      	b.n	8005044 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800502e:	f7fd fa1d 	bl	800246c <HAL_GetTick>
 8005032:	4602      	mov	r2, r0
 8005034:	693b      	ldr	r3, [r7, #16]
 8005036:	1ad3      	subs	r3, r2, r3
 8005038:	f241 3288 	movw	r2, #5000	; 0x1388
 800503c:	4293      	cmp	r3, r2
 800503e:	d901      	bls.n	8005044 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8005040:	2303      	movs	r3, #3
 8005042:	e09b      	b.n	800517c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005044:	4b40      	ldr	r3, [pc, #256]	; (8005148 <HAL_RCC_OscConfig+0x4c4>)
 8005046:	6a1b      	ldr	r3, [r3, #32]
 8005048:	f003 0302 	and.w	r3, r3, #2
 800504c:	2b00      	cmp	r3, #0
 800504e:	d1ee      	bne.n	800502e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8005050:	7dfb      	ldrb	r3, [r7, #23]
 8005052:	2b01      	cmp	r3, #1
 8005054:	d105      	bne.n	8005062 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005056:	4b3c      	ldr	r3, [pc, #240]	; (8005148 <HAL_RCC_OscConfig+0x4c4>)
 8005058:	69db      	ldr	r3, [r3, #28]
 800505a:	4a3b      	ldr	r2, [pc, #236]	; (8005148 <HAL_RCC_OscConfig+0x4c4>)
 800505c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005060:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	69db      	ldr	r3, [r3, #28]
 8005066:	2b00      	cmp	r3, #0
 8005068:	f000 8087 	beq.w	800517a <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800506c:	4b36      	ldr	r3, [pc, #216]	; (8005148 <HAL_RCC_OscConfig+0x4c4>)
 800506e:	685b      	ldr	r3, [r3, #4]
 8005070:	f003 030c 	and.w	r3, r3, #12
 8005074:	2b08      	cmp	r3, #8
 8005076:	d061      	beq.n	800513c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	69db      	ldr	r3, [r3, #28]
 800507c:	2b02      	cmp	r3, #2
 800507e:	d146      	bne.n	800510e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005080:	4b33      	ldr	r3, [pc, #204]	; (8005150 <HAL_RCC_OscConfig+0x4cc>)
 8005082:	2200      	movs	r2, #0
 8005084:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005086:	f7fd f9f1 	bl	800246c <HAL_GetTick>
 800508a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800508c:	e008      	b.n	80050a0 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800508e:	f7fd f9ed 	bl	800246c <HAL_GetTick>
 8005092:	4602      	mov	r2, r0
 8005094:	693b      	ldr	r3, [r7, #16]
 8005096:	1ad3      	subs	r3, r2, r3
 8005098:	2b02      	cmp	r3, #2
 800509a:	d901      	bls.n	80050a0 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 800509c:	2303      	movs	r3, #3
 800509e:	e06d      	b.n	800517c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80050a0:	4b29      	ldr	r3, [pc, #164]	; (8005148 <HAL_RCC_OscConfig+0x4c4>)
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80050a8:	2b00      	cmp	r3, #0
 80050aa:	d1f0      	bne.n	800508e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	6a1b      	ldr	r3, [r3, #32]
 80050b0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80050b4:	d108      	bne.n	80050c8 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80050b6:	4b24      	ldr	r3, [pc, #144]	; (8005148 <HAL_RCC_OscConfig+0x4c4>)
 80050b8:	685b      	ldr	r3, [r3, #4]
 80050ba:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	689b      	ldr	r3, [r3, #8]
 80050c2:	4921      	ldr	r1, [pc, #132]	; (8005148 <HAL_RCC_OscConfig+0x4c4>)
 80050c4:	4313      	orrs	r3, r2
 80050c6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80050c8:	4b1f      	ldr	r3, [pc, #124]	; (8005148 <HAL_RCC_OscConfig+0x4c4>)
 80050ca:	685b      	ldr	r3, [r3, #4]
 80050cc:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	6a19      	ldr	r1, [r3, #32]
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050d8:	430b      	orrs	r3, r1
 80050da:	491b      	ldr	r1, [pc, #108]	; (8005148 <HAL_RCC_OscConfig+0x4c4>)
 80050dc:	4313      	orrs	r3, r2
 80050de:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80050e0:	4b1b      	ldr	r3, [pc, #108]	; (8005150 <HAL_RCC_OscConfig+0x4cc>)
 80050e2:	2201      	movs	r2, #1
 80050e4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80050e6:	f7fd f9c1 	bl	800246c <HAL_GetTick>
 80050ea:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80050ec:	e008      	b.n	8005100 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80050ee:	f7fd f9bd 	bl	800246c <HAL_GetTick>
 80050f2:	4602      	mov	r2, r0
 80050f4:	693b      	ldr	r3, [r7, #16]
 80050f6:	1ad3      	subs	r3, r2, r3
 80050f8:	2b02      	cmp	r3, #2
 80050fa:	d901      	bls.n	8005100 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80050fc:	2303      	movs	r3, #3
 80050fe:	e03d      	b.n	800517c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005100:	4b11      	ldr	r3, [pc, #68]	; (8005148 <HAL_RCC_OscConfig+0x4c4>)
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005108:	2b00      	cmp	r3, #0
 800510a:	d0f0      	beq.n	80050ee <HAL_RCC_OscConfig+0x46a>
 800510c:	e035      	b.n	800517a <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800510e:	4b10      	ldr	r3, [pc, #64]	; (8005150 <HAL_RCC_OscConfig+0x4cc>)
 8005110:	2200      	movs	r2, #0
 8005112:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005114:	f7fd f9aa 	bl	800246c <HAL_GetTick>
 8005118:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800511a:	e008      	b.n	800512e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800511c:	f7fd f9a6 	bl	800246c <HAL_GetTick>
 8005120:	4602      	mov	r2, r0
 8005122:	693b      	ldr	r3, [r7, #16]
 8005124:	1ad3      	subs	r3, r2, r3
 8005126:	2b02      	cmp	r3, #2
 8005128:	d901      	bls.n	800512e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800512a:	2303      	movs	r3, #3
 800512c:	e026      	b.n	800517c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800512e:	4b06      	ldr	r3, [pc, #24]	; (8005148 <HAL_RCC_OscConfig+0x4c4>)
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005136:	2b00      	cmp	r3, #0
 8005138:	d1f0      	bne.n	800511c <HAL_RCC_OscConfig+0x498>
 800513a:	e01e      	b.n	800517a <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	69db      	ldr	r3, [r3, #28]
 8005140:	2b01      	cmp	r3, #1
 8005142:	d107      	bne.n	8005154 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8005144:	2301      	movs	r3, #1
 8005146:	e019      	b.n	800517c <HAL_RCC_OscConfig+0x4f8>
 8005148:	40021000 	.word	0x40021000
 800514c:	40007000 	.word	0x40007000
 8005150:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8005154:	4b0b      	ldr	r3, [pc, #44]	; (8005184 <HAL_RCC_OscConfig+0x500>)
 8005156:	685b      	ldr	r3, [r3, #4]
 8005158:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800515a:	68fb      	ldr	r3, [r7, #12]
 800515c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	6a1b      	ldr	r3, [r3, #32]
 8005164:	429a      	cmp	r2, r3
 8005166:	d106      	bne.n	8005176 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005172:	429a      	cmp	r2, r3
 8005174:	d001      	beq.n	800517a <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8005176:	2301      	movs	r3, #1
 8005178:	e000      	b.n	800517c <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800517a:	2300      	movs	r3, #0
}
 800517c:	4618      	mov	r0, r3
 800517e:	3718      	adds	r7, #24
 8005180:	46bd      	mov	sp, r7
 8005182:	bd80      	pop	{r7, pc}
 8005184:	40021000 	.word	0x40021000

08005188 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005188:	b580      	push	{r7, lr}
 800518a:	b084      	sub	sp, #16
 800518c:	af00      	add	r7, sp, #0
 800518e:	6078      	str	r0, [r7, #4]
 8005190:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	2b00      	cmp	r3, #0
 8005196:	d101      	bne.n	800519c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005198:	2301      	movs	r3, #1
 800519a:	e0d0      	b.n	800533e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800519c:	4b6a      	ldr	r3, [pc, #424]	; (8005348 <HAL_RCC_ClockConfig+0x1c0>)
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	f003 0307 	and.w	r3, r3, #7
 80051a4:	683a      	ldr	r2, [r7, #0]
 80051a6:	429a      	cmp	r2, r3
 80051a8:	d910      	bls.n	80051cc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80051aa:	4b67      	ldr	r3, [pc, #412]	; (8005348 <HAL_RCC_ClockConfig+0x1c0>)
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	f023 0207 	bic.w	r2, r3, #7
 80051b2:	4965      	ldr	r1, [pc, #404]	; (8005348 <HAL_RCC_ClockConfig+0x1c0>)
 80051b4:	683b      	ldr	r3, [r7, #0]
 80051b6:	4313      	orrs	r3, r2
 80051b8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80051ba:	4b63      	ldr	r3, [pc, #396]	; (8005348 <HAL_RCC_ClockConfig+0x1c0>)
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	f003 0307 	and.w	r3, r3, #7
 80051c2:	683a      	ldr	r2, [r7, #0]
 80051c4:	429a      	cmp	r2, r3
 80051c6:	d001      	beq.n	80051cc <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80051c8:	2301      	movs	r3, #1
 80051ca:	e0b8      	b.n	800533e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	f003 0302 	and.w	r3, r3, #2
 80051d4:	2b00      	cmp	r3, #0
 80051d6:	d020      	beq.n	800521a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	f003 0304 	and.w	r3, r3, #4
 80051e0:	2b00      	cmp	r3, #0
 80051e2:	d005      	beq.n	80051f0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80051e4:	4b59      	ldr	r3, [pc, #356]	; (800534c <HAL_RCC_ClockConfig+0x1c4>)
 80051e6:	685b      	ldr	r3, [r3, #4]
 80051e8:	4a58      	ldr	r2, [pc, #352]	; (800534c <HAL_RCC_ClockConfig+0x1c4>)
 80051ea:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80051ee:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	f003 0308 	and.w	r3, r3, #8
 80051f8:	2b00      	cmp	r3, #0
 80051fa:	d005      	beq.n	8005208 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80051fc:	4b53      	ldr	r3, [pc, #332]	; (800534c <HAL_RCC_ClockConfig+0x1c4>)
 80051fe:	685b      	ldr	r3, [r3, #4]
 8005200:	4a52      	ldr	r2, [pc, #328]	; (800534c <HAL_RCC_ClockConfig+0x1c4>)
 8005202:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8005206:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005208:	4b50      	ldr	r3, [pc, #320]	; (800534c <HAL_RCC_ClockConfig+0x1c4>)
 800520a:	685b      	ldr	r3, [r3, #4]
 800520c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	689b      	ldr	r3, [r3, #8]
 8005214:	494d      	ldr	r1, [pc, #308]	; (800534c <HAL_RCC_ClockConfig+0x1c4>)
 8005216:	4313      	orrs	r3, r2
 8005218:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	f003 0301 	and.w	r3, r3, #1
 8005222:	2b00      	cmp	r3, #0
 8005224:	d040      	beq.n	80052a8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	685b      	ldr	r3, [r3, #4]
 800522a:	2b01      	cmp	r3, #1
 800522c:	d107      	bne.n	800523e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800522e:	4b47      	ldr	r3, [pc, #284]	; (800534c <HAL_RCC_ClockConfig+0x1c4>)
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005236:	2b00      	cmp	r3, #0
 8005238:	d115      	bne.n	8005266 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800523a:	2301      	movs	r3, #1
 800523c:	e07f      	b.n	800533e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	685b      	ldr	r3, [r3, #4]
 8005242:	2b02      	cmp	r3, #2
 8005244:	d107      	bne.n	8005256 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005246:	4b41      	ldr	r3, [pc, #260]	; (800534c <HAL_RCC_ClockConfig+0x1c4>)
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800524e:	2b00      	cmp	r3, #0
 8005250:	d109      	bne.n	8005266 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005252:	2301      	movs	r3, #1
 8005254:	e073      	b.n	800533e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005256:	4b3d      	ldr	r3, [pc, #244]	; (800534c <HAL_RCC_ClockConfig+0x1c4>)
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	f003 0302 	and.w	r3, r3, #2
 800525e:	2b00      	cmp	r3, #0
 8005260:	d101      	bne.n	8005266 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005262:	2301      	movs	r3, #1
 8005264:	e06b      	b.n	800533e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005266:	4b39      	ldr	r3, [pc, #228]	; (800534c <HAL_RCC_ClockConfig+0x1c4>)
 8005268:	685b      	ldr	r3, [r3, #4]
 800526a:	f023 0203 	bic.w	r2, r3, #3
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	685b      	ldr	r3, [r3, #4]
 8005272:	4936      	ldr	r1, [pc, #216]	; (800534c <HAL_RCC_ClockConfig+0x1c4>)
 8005274:	4313      	orrs	r3, r2
 8005276:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005278:	f7fd f8f8 	bl	800246c <HAL_GetTick>
 800527c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800527e:	e00a      	b.n	8005296 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005280:	f7fd f8f4 	bl	800246c <HAL_GetTick>
 8005284:	4602      	mov	r2, r0
 8005286:	68fb      	ldr	r3, [r7, #12]
 8005288:	1ad3      	subs	r3, r2, r3
 800528a:	f241 3288 	movw	r2, #5000	; 0x1388
 800528e:	4293      	cmp	r3, r2
 8005290:	d901      	bls.n	8005296 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005292:	2303      	movs	r3, #3
 8005294:	e053      	b.n	800533e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005296:	4b2d      	ldr	r3, [pc, #180]	; (800534c <HAL_RCC_ClockConfig+0x1c4>)
 8005298:	685b      	ldr	r3, [r3, #4]
 800529a:	f003 020c 	and.w	r2, r3, #12
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	685b      	ldr	r3, [r3, #4]
 80052a2:	009b      	lsls	r3, r3, #2
 80052a4:	429a      	cmp	r2, r3
 80052a6:	d1eb      	bne.n	8005280 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80052a8:	4b27      	ldr	r3, [pc, #156]	; (8005348 <HAL_RCC_ClockConfig+0x1c0>)
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	f003 0307 	and.w	r3, r3, #7
 80052b0:	683a      	ldr	r2, [r7, #0]
 80052b2:	429a      	cmp	r2, r3
 80052b4:	d210      	bcs.n	80052d8 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80052b6:	4b24      	ldr	r3, [pc, #144]	; (8005348 <HAL_RCC_ClockConfig+0x1c0>)
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	f023 0207 	bic.w	r2, r3, #7
 80052be:	4922      	ldr	r1, [pc, #136]	; (8005348 <HAL_RCC_ClockConfig+0x1c0>)
 80052c0:	683b      	ldr	r3, [r7, #0]
 80052c2:	4313      	orrs	r3, r2
 80052c4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80052c6:	4b20      	ldr	r3, [pc, #128]	; (8005348 <HAL_RCC_ClockConfig+0x1c0>)
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	f003 0307 	and.w	r3, r3, #7
 80052ce:	683a      	ldr	r2, [r7, #0]
 80052d0:	429a      	cmp	r2, r3
 80052d2:	d001      	beq.n	80052d8 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80052d4:	2301      	movs	r3, #1
 80052d6:	e032      	b.n	800533e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	f003 0304 	and.w	r3, r3, #4
 80052e0:	2b00      	cmp	r3, #0
 80052e2:	d008      	beq.n	80052f6 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80052e4:	4b19      	ldr	r3, [pc, #100]	; (800534c <HAL_RCC_ClockConfig+0x1c4>)
 80052e6:	685b      	ldr	r3, [r3, #4]
 80052e8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	68db      	ldr	r3, [r3, #12]
 80052f0:	4916      	ldr	r1, [pc, #88]	; (800534c <HAL_RCC_ClockConfig+0x1c4>)
 80052f2:	4313      	orrs	r3, r2
 80052f4:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	f003 0308 	and.w	r3, r3, #8
 80052fe:	2b00      	cmp	r3, #0
 8005300:	d009      	beq.n	8005316 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8005302:	4b12      	ldr	r3, [pc, #72]	; (800534c <HAL_RCC_ClockConfig+0x1c4>)
 8005304:	685b      	ldr	r3, [r3, #4]
 8005306:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	691b      	ldr	r3, [r3, #16]
 800530e:	00db      	lsls	r3, r3, #3
 8005310:	490e      	ldr	r1, [pc, #56]	; (800534c <HAL_RCC_ClockConfig+0x1c4>)
 8005312:	4313      	orrs	r3, r2
 8005314:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005316:	f000 f821 	bl	800535c <HAL_RCC_GetSysClockFreq>
 800531a:	4602      	mov	r2, r0
 800531c:	4b0b      	ldr	r3, [pc, #44]	; (800534c <HAL_RCC_ClockConfig+0x1c4>)
 800531e:	685b      	ldr	r3, [r3, #4]
 8005320:	091b      	lsrs	r3, r3, #4
 8005322:	f003 030f 	and.w	r3, r3, #15
 8005326:	490a      	ldr	r1, [pc, #40]	; (8005350 <HAL_RCC_ClockConfig+0x1c8>)
 8005328:	5ccb      	ldrb	r3, [r1, r3]
 800532a:	fa22 f303 	lsr.w	r3, r2, r3
 800532e:	4a09      	ldr	r2, [pc, #36]	; (8005354 <HAL_RCC_ClockConfig+0x1cc>)
 8005330:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8005332:	4b09      	ldr	r3, [pc, #36]	; (8005358 <HAL_RCC_ClockConfig+0x1d0>)
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	4618      	mov	r0, r3
 8005338:	f7fd f856 	bl	80023e8 <HAL_InitTick>

  return HAL_OK;
 800533c:	2300      	movs	r3, #0
}
 800533e:	4618      	mov	r0, r3
 8005340:	3710      	adds	r7, #16
 8005342:	46bd      	mov	sp, r7
 8005344:	bd80      	pop	{r7, pc}
 8005346:	bf00      	nop
 8005348:	40022000 	.word	0x40022000
 800534c:	40021000 	.word	0x40021000
 8005350:	0800d810 	.word	0x0800d810
 8005354:	20000018 	.word	0x20000018
 8005358:	2000001c 	.word	0x2000001c

0800535c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800535c:	b490      	push	{r4, r7}
 800535e:	b08a      	sub	sp, #40	; 0x28
 8005360:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8005362:	4b29      	ldr	r3, [pc, #164]	; (8005408 <HAL_RCC_GetSysClockFreq+0xac>)
 8005364:	1d3c      	adds	r4, r7, #4
 8005366:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8005368:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 800536c:	f240 2301 	movw	r3, #513	; 0x201
 8005370:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8005372:	2300      	movs	r3, #0
 8005374:	61fb      	str	r3, [r7, #28]
 8005376:	2300      	movs	r3, #0
 8005378:	61bb      	str	r3, [r7, #24]
 800537a:	2300      	movs	r3, #0
 800537c:	627b      	str	r3, [r7, #36]	; 0x24
 800537e:	2300      	movs	r3, #0
 8005380:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8005382:	2300      	movs	r3, #0
 8005384:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8005386:	4b21      	ldr	r3, [pc, #132]	; (800540c <HAL_RCC_GetSysClockFreq+0xb0>)
 8005388:	685b      	ldr	r3, [r3, #4]
 800538a:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800538c:	69fb      	ldr	r3, [r7, #28]
 800538e:	f003 030c 	and.w	r3, r3, #12
 8005392:	2b04      	cmp	r3, #4
 8005394:	d002      	beq.n	800539c <HAL_RCC_GetSysClockFreq+0x40>
 8005396:	2b08      	cmp	r3, #8
 8005398:	d003      	beq.n	80053a2 <HAL_RCC_GetSysClockFreq+0x46>
 800539a:	e02b      	b.n	80053f4 <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800539c:	4b1c      	ldr	r3, [pc, #112]	; (8005410 <HAL_RCC_GetSysClockFreq+0xb4>)
 800539e:	623b      	str	r3, [r7, #32]
      break;
 80053a0:	e02b      	b.n	80053fa <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80053a2:	69fb      	ldr	r3, [r7, #28]
 80053a4:	0c9b      	lsrs	r3, r3, #18
 80053a6:	f003 030f 	and.w	r3, r3, #15
 80053aa:	3328      	adds	r3, #40	; 0x28
 80053ac:	443b      	add	r3, r7
 80053ae:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80053b2:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80053b4:	69fb      	ldr	r3, [r7, #28]
 80053b6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80053ba:	2b00      	cmp	r3, #0
 80053bc:	d012      	beq.n	80053e4 <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80053be:	4b13      	ldr	r3, [pc, #76]	; (800540c <HAL_RCC_GetSysClockFreq+0xb0>)
 80053c0:	685b      	ldr	r3, [r3, #4]
 80053c2:	0c5b      	lsrs	r3, r3, #17
 80053c4:	f003 0301 	and.w	r3, r3, #1
 80053c8:	3328      	adds	r3, #40	; 0x28
 80053ca:	443b      	add	r3, r7
 80053cc:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80053d0:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80053d2:	697b      	ldr	r3, [r7, #20]
 80053d4:	4a0e      	ldr	r2, [pc, #56]	; (8005410 <HAL_RCC_GetSysClockFreq+0xb4>)
 80053d6:	fb03 f202 	mul.w	r2, r3, r2
 80053da:	69bb      	ldr	r3, [r7, #24]
 80053dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80053e0:	627b      	str	r3, [r7, #36]	; 0x24
 80053e2:	e004      	b.n	80053ee <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80053e4:	697b      	ldr	r3, [r7, #20]
 80053e6:	4a0b      	ldr	r2, [pc, #44]	; (8005414 <HAL_RCC_GetSysClockFreq+0xb8>)
 80053e8:	fb02 f303 	mul.w	r3, r2, r3
 80053ec:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 80053ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053f0:	623b      	str	r3, [r7, #32]
      break;
 80053f2:	e002      	b.n	80053fa <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80053f4:	4b06      	ldr	r3, [pc, #24]	; (8005410 <HAL_RCC_GetSysClockFreq+0xb4>)
 80053f6:	623b      	str	r3, [r7, #32]
      break;
 80053f8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80053fa:	6a3b      	ldr	r3, [r7, #32]
}
 80053fc:	4618      	mov	r0, r3
 80053fe:	3728      	adds	r7, #40	; 0x28
 8005400:	46bd      	mov	sp, r7
 8005402:	bc90      	pop	{r4, r7}
 8005404:	4770      	bx	lr
 8005406:	bf00      	nop
 8005408:	0800d7ac 	.word	0x0800d7ac
 800540c:	40021000 	.word	0x40021000
 8005410:	007a1200 	.word	0x007a1200
 8005414:	003d0900 	.word	0x003d0900

08005418 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005418:	b480      	push	{r7}
 800541a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800541c:	4b02      	ldr	r3, [pc, #8]	; (8005428 <HAL_RCC_GetHCLKFreq+0x10>)
 800541e:	681b      	ldr	r3, [r3, #0]
}
 8005420:	4618      	mov	r0, r3
 8005422:	46bd      	mov	sp, r7
 8005424:	bc80      	pop	{r7}
 8005426:	4770      	bx	lr
 8005428:	20000018 	.word	0x20000018

0800542c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800542c:	b580      	push	{r7, lr}
 800542e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005430:	f7ff fff2 	bl	8005418 <HAL_RCC_GetHCLKFreq>
 8005434:	4602      	mov	r2, r0
 8005436:	4b05      	ldr	r3, [pc, #20]	; (800544c <HAL_RCC_GetPCLK2Freq+0x20>)
 8005438:	685b      	ldr	r3, [r3, #4]
 800543a:	0adb      	lsrs	r3, r3, #11
 800543c:	f003 0307 	and.w	r3, r3, #7
 8005440:	4903      	ldr	r1, [pc, #12]	; (8005450 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005442:	5ccb      	ldrb	r3, [r1, r3]
 8005444:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005448:	4618      	mov	r0, r3
 800544a:	bd80      	pop	{r7, pc}
 800544c:	40021000 	.word	0x40021000
 8005450:	0800d820 	.word	0x0800d820

08005454 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8005454:	b480      	push	{r7}
 8005456:	b085      	sub	sp, #20
 8005458:	af00      	add	r7, sp, #0
 800545a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800545c:	4b0a      	ldr	r3, [pc, #40]	; (8005488 <RCC_Delay+0x34>)
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	4a0a      	ldr	r2, [pc, #40]	; (800548c <RCC_Delay+0x38>)
 8005462:	fba2 2303 	umull	r2, r3, r2, r3
 8005466:	0a5b      	lsrs	r3, r3, #9
 8005468:	687a      	ldr	r2, [r7, #4]
 800546a:	fb02 f303 	mul.w	r3, r2, r3
 800546e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8005470:	bf00      	nop
  }
  while (Delay --);
 8005472:	68fb      	ldr	r3, [r7, #12]
 8005474:	1e5a      	subs	r2, r3, #1
 8005476:	60fa      	str	r2, [r7, #12]
 8005478:	2b00      	cmp	r3, #0
 800547a:	d1f9      	bne.n	8005470 <RCC_Delay+0x1c>
}
 800547c:	bf00      	nop
 800547e:	bf00      	nop
 8005480:	3714      	adds	r7, #20
 8005482:	46bd      	mov	sp, r7
 8005484:	bc80      	pop	{r7}
 8005486:	4770      	bx	lr
 8005488:	20000018 	.word	0x20000018
 800548c:	10624dd3 	.word	0x10624dd3

08005490 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005490:	b580      	push	{r7, lr}
 8005492:	b086      	sub	sp, #24
 8005494:	af00      	add	r7, sp, #0
 8005496:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8005498:	2300      	movs	r3, #0
 800549a:	613b      	str	r3, [r7, #16]
 800549c:	2300      	movs	r3, #0
 800549e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	f003 0301 	and.w	r3, r3, #1
 80054a8:	2b00      	cmp	r3, #0
 80054aa:	d07d      	beq.n	80055a8 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 80054ac:	2300      	movs	r3, #0
 80054ae:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80054b0:	4b4f      	ldr	r3, [pc, #316]	; (80055f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80054b2:	69db      	ldr	r3, [r3, #28]
 80054b4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80054b8:	2b00      	cmp	r3, #0
 80054ba:	d10d      	bne.n	80054d8 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80054bc:	4b4c      	ldr	r3, [pc, #304]	; (80055f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80054be:	69db      	ldr	r3, [r3, #28]
 80054c0:	4a4b      	ldr	r2, [pc, #300]	; (80055f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80054c2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80054c6:	61d3      	str	r3, [r2, #28]
 80054c8:	4b49      	ldr	r3, [pc, #292]	; (80055f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80054ca:	69db      	ldr	r3, [r3, #28]
 80054cc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80054d0:	60bb      	str	r3, [r7, #8]
 80054d2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80054d4:	2301      	movs	r3, #1
 80054d6:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80054d8:	4b46      	ldr	r3, [pc, #280]	; (80055f4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80054e0:	2b00      	cmp	r3, #0
 80054e2:	d118      	bne.n	8005516 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80054e4:	4b43      	ldr	r3, [pc, #268]	; (80055f4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	4a42      	ldr	r2, [pc, #264]	; (80055f4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80054ea:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80054ee:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80054f0:	f7fc ffbc 	bl	800246c <HAL_GetTick>
 80054f4:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80054f6:	e008      	b.n	800550a <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80054f8:	f7fc ffb8 	bl	800246c <HAL_GetTick>
 80054fc:	4602      	mov	r2, r0
 80054fe:	693b      	ldr	r3, [r7, #16]
 8005500:	1ad3      	subs	r3, r2, r3
 8005502:	2b64      	cmp	r3, #100	; 0x64
 8005504:	d901      	bls.n	800550a <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8005506:	2303      	movs	r3, #3
 8005508:	e06d      	b.n	80055e6 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800550a:	4b3a      	ldr	r3, [pc, #232]	; (80055f4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005512:	2b00      	cmp	r3, #0
 8005514:	d0f0      	beq.n	80054f8 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005516:	4b36      	ldr	r3, [pc, #216]	; (80055f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005518:	6a1b      	ldr	r3, [r3, #32]
 800551a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800551e:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005520:	68fb      	ldr	r3, [r7, #12]
 8005522:	2b00      	cmp	r3, #0
 8005524:	d02e      	beq.n	8005584 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	685b      	ldr	r3, [r3, #4]
 800552a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800552e:	68fa      	ldr	r2, [r7, #12]
 8005530:	429a      	cmp	r2, r3
 8005532:	d027      	beq.n	8005584 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005534:	4b2e      	ldr	r3, [pc, #184]	; (80055f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005536:	6a1b      	ldr	r3, [r3, #32]
 8005538:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800553c:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800553e:	4b2e      	ldr	r3, [pc, #184]	; (80055f8 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8005540:	2201      	movs	r2, #1
 8005542:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005544:	4b2c      	ldr	r3, [pc, #176]	; (80055f8 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8005546:	2200      	movs	r2, #0
 8005548:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800554a:	4a29      	ldr	r2, [pc, #164]	; (80055f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800554c:	68fb      	ldr	r3, [r7, #12]
 800554e:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	f003 0301 	and.w	r3, r3, #1
 8005556:	2b00      	cmp	r3, #0
 8005558:	d014      	beq.n	8005584 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800555a:	f7fc ff87 	bl	800246c <HAL_GetTick>
 800555e:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005560:	e00a      	b.n	8005578 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005562:	f7fc ff83 	bl	800246c <HAL_GetTick>
 8005566:	4602      	mov	r2, r0
 8005568:	693b      	ldr	r3, [r7, #16]
 800556a:	1ad3      	subs	r3, r2, r3
 800556c:	f241 3288 	movw	r2, #5000	; 0x1388
 8005570:	4293      	cmp	r3, r2
 8005572:	d901      	bls.n	8005578 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8005574:	2303      	movs	r3, #3
 8005576:	e036      	b.n	80055e6 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005578:	4b1d      	ldr	r3, [pc, #116]	; (80055f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800557a:	6a1b      	ldr	r3, [r3, #32]
 800557c:	f003 0302 	and.w	r3, r3, #2
 8005580:	2b00      	cmp	r3, #0
 8005582:	d0ee      	beq.n	8005562 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005584:	4b1a      	ldr	r3, [pc, #104]	; (80055f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005586:	6a1b      	ldr	r3, [r3, #32]
 8005588:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	685b      	ldr	r3, [r3, #4]
 8005590:	4917      	ldr	r1, [pc, #92]	; (80055f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005592:	4313      	orrs	r3, r2
 8005594:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8005596:	7dfb      	ldrb	r3, [r7, #23]
 8005598:	2b01      	cmp	r3, #1
 800559a:	d105      	bne.n	80055a8 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800559c:	4b14      	ldr	r3, [pc, #80]	; (80055f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800559e:	69db      	ldr	r3, [r3, #28]
 80055a0:	4a13      	ldr	r2, [pc, #76]	; (80055f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80055a2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80055a6:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	f003 0302 	and.w	r3, r3, #2
 80055b0:	2b00      	cmp	r3, #0
 80055b2:	d008      	beq.n	80055c6 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80055b4:	4b0e      	ldr	r3, [pc, #56]	; (80055f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80055b6:	685b      	ldr	r3, [r3, #4]
 80055b8:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	689b      	ldr	r3, [r3, #8]
 80055c0:	490b      	ldr	r1, [pc, #44]	; (80055f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80055c2:	4313      	orrs	r3, r2
 80055c4:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	f003 0310 	and.w	r3, r3, #16
 80055ce:	2b00      	cmp	r3, #0
 80055d0:	d008      	beq.n	80055e4 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80055d2:	4b07      	ldr	r3, [pc, #28]	; (80055f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80055d4:	685b      	ldr	r3, [r3, #4]
 80055d6:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	68db      	ldr	r3, [r3, #12]
 80055de:	4904      	ldr	r1, [pc, #16]	; (80055f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80055e0:	4313      	orrs	r3, r2
 80055e2:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 80055e4:	2300      	movs	r3, #0
}
 80055e6:	4618      	mov	r0, r3
 80055e8:	3718      	adds	r7, #24
 80055ea:	46bd      	mov	sp, r7
 80055ec:	bd80      	pop	{r7, pc}
 80055ee:	bf00      	nop
 80055f0:	40021000 	.word	0x40021000
 80055f4:	40007000 	.word	0x40007000
 80055f8:	42420440 	.word	0x42420440

080055fc <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80055fc:	b590      	push	{r4, r7, lr}
 80055fe:	b08d      	sub	sp, #52	; 0x34
 8005600:	af00      	add	r7, sp, #0
 8005602:	6078      	str	r0, [r7, #4]
  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t pll2mul = 0U, pll3mul = 0U, prediv2 = 0U;
#endif /* STM32F105xC || STM32F107xC */
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8005604:	4b58      	ldr	r3, [pc, #352]	; (8005768 <HAL_RCCEx_GetPeriphCLKFreq+0x16c>)
 8005606:	f107 040c 	add.w	r4, r7, #12
 800560a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800560c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8005610:	f240 2301 	movw	r3, #513	; 0x201
 8005614:	813b      	strh	r3, [r7, #8]

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8005616:	2300      	movs	r3, #0
 8005618:	627b      	str	r3, [r7, #36]	; 0x24
 800561a:	2300      	movs	r3, #0
 800561c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800561e:	2300      	movs	r3, #0
 8005620:	623b      	str	r3, [r7, #32]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8005622:	2300      	movs	r3, #0
 8005624:	61fb      	str	r3, [r7, #28]
 8005626:	2300      	movs	r3, #0
 8005628:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	2b10      	cmp	r3, #16
 800562e:	d00a      	beq.n	8005646 <HAL_RCCEx_GetPeriphCLKFreq+0x4a>
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	2b10      	cmp	r3, #16
 8005634:	f200 808e 	bhi.w	8005754 <HAL_RCCEx_GetPeriphCLKFreq+0x158>
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	2b01      	cmp	r3, #1
 800563c:	d049      	beq.n	80056d2 <HAL_RCCEx_GetPeriphCLKFreq+0xd6>
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	2b02      	cmp	r3, #2
 8005642:	d079      	beq.n	8005738 <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 8005644:	e086      	b.n	8005754 <HAL_RCCEx_GetPeriphCLKFreq+0x158>
      temp_reg = RCC->CFGR;
 8005646:	4b49      	ldr	r3, [pc, #292]	; (800576c <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8005648:	685b      	ldr	r3, [r3, #4]
 800564a:	61fb      	str	r3, [r7, #28]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 800564c:	4b47      	ldr	r3, [pc, #284]	; (800576c <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005654:	2b00      	cmp	r3, #0
 8005656:	d07f      	beq.n	8005758 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8005658:	69fb      	ldr	r3, [r7, #28]
 800565a:	0c9b      	lsrs	r3, r3, #18
 800565c:	f003 030f 	and.w	r3, r3, #15
 8005660:	3330      	adds	r3, #48	; 0x30
 8005662:	443b      	add	r3, r7
 8005664:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8005668:	623b      	str	r3, [r7, #32]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800566a:	69fb      	ldr	r3, [r7, #28]
 800566c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005670:	2b00      	cmp	r3, #0
 8005672:	d017      	beq.n	80056a4 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8005674:	4b3d      	ldr	r3, [pc, #244]	; (800576c <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8005676:	685b      	ldr	r3, [r3, #4]
 8005678:	0c5b      	lsrs	r3, r3, #17
 800567a:	f003 0301 	and.w	r3, r3, #1
 800567e:	3330      	adds	r3, #48	; 0x30
 8005680:	443b      	add	r3, r7
 8005682:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8005686:	627b      	str	r3, [r7, #36]	; 0x24
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8005688:	69fb      	ldr	r3, [r7, #28]
 800568a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800568e:	2b00      	cmp	r3, #0
 8005690:	d00d      	beq.n	80056ae <HAL_RCCEx_GetPeriphCLKFreq+0xb2>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8005692:	4a37      	ldr	r2, [pc, #220]	; (8005770 <HAL_RCCEx_GetPeriphCLKFreq+0x174>)
 8005694:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005696:	fbb2 f2f3 	udiv	r2, r2, r3
 800569a:	6a3b      	ldr	r3, [r7, #32]
 800569c:	fb02 f303 	mul.w	r3, r2, r3
 80056a0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80056a2:	e004      	b.n	80056ae <HAL_RCCEx_GetPeriphCLKFreq+0xb2>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80056a4:	6a3b      	ldr	r3, [r7, #32]
 80056a6:	4a33      	ldr	r2, [pc, #204]	; (8005774 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 80056a8:	fb02 f303 	mul.w	r3, r2, r3
 80056ac:	62fb      	str	r3, [r7, #44]	; 0x2c
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 80056ae:	4b2f      	ldr	r3, [pc, #188]	; (800576c <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 80056b0:	685b      	ldr	r3, [r3, #4]
 80056b2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80056b6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80056ba:	d102      	bne.n	80056c2 <HAL_RCCEx_GetPeriphCLKFreq+0xc6>
          frequency = pllclk;
 80056bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80056be:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 80056c0:	e04a      	b.n	8005758 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>
          frequency = (pllclk * 2) / 3;
 80056c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80056c4:	005b      	lsls	r3, r3, #1
 80056c6:	4a2c      	ldr	r2, [pc, #176]	; (8005778 <HAL_RCCEx_GetPeriphCLKFreq+0x17c>)
 80056c8:	fba2 2303 	umull	r2, r3, r2, r3
 80056cc:	085b      	lsrs	r3, r3, #1
 80056ce:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 80056d0:	e042      	b.n	8005758 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>
      temp_reg = RCC->BDCR;
 80056d2:	4b26      	ldr	r3, [pc, #152]	; (800576c <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 80056d4:	6a1b      	ldr	r3, [r3, #32]
 80056d6:	61fb      	str	r3, [r7, #28]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 80056d8:	69fb      	ldr	r3, [r7, #28]
 80056da:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80056de:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80056e2:	d108      	bne.n	80056f6 <HAL_RCCEx_GetPeriphCLKFreq+0xfa>
 80056e4:	69fb      	ldr	r3, [r7, #28]
 80056e6:	f003 0302 	and.w	r3, r3, #2
 80056ea:	2b00      	cmp	r3, #0
 80056ec:	d003      	beq.n	80056f6 <HAL_RCCEx_GetPeriphCLKFreq+0xfa>
        frequency = LSE_VALUE;
 80056ee:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80056f2:	62bb      	str	r3, [r7, #40]	; 0x28
 80056f4:	e01f      	b.n	8005736 <HAL_RCCEx_GetPeriphCLKFreq+0x13a>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 80056f6:	69fb      	ldr	r3, [r7, #28]
 80056f8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80056fc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005700:	d109      	bne.n	8005716 <HAL_RCCEx_GetPeriphCLKFreq+0x11a>
 8005702:	4b1a      	ldr	r3, [pc, #104]	; (800576c <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8005704:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005706:	f003 0302 	and.w	r3, r3, #2
 800570a:	2b00      	cmp	r3, #0
 800570c:	d003      	beq.n	8005716 <HAL_RCCEx_GetPeriphCLKFreq+0x11a>
        frequency = LSI_VALUE;
 800570e:	f649 4340 	movw	r3, #40000	; 0x9c40
 8005712:	62bb      	str	r3, [r7, #40]	; 0x28
 8005714:	e00f      	b.n	8005736 <HAL_RCCEx_GetPeriphCLKFreq+0x13a>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8005716:	69fb      	ldr	r3, [r7, #28]
 8005718:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800571c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005720:	d11c      	bne.n	800575c <HAL_RCCEx_GetPeriphCLKFreq+0x160>
 8005722:	4b12      	ldr	r3, [pc, #72]	; (800576c <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800572a:	2b00      	cmp	r3, #0
 800572c:	d016      	beq.n	800575c <HAL_RCCEx_GetPeriphCLKFreq+0x160>
        frequency = HSE_VALUE / 128U;
 800572e:	f24f 4324 	movw	r3, #62500	; 0xf424
 8005732:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8005734:	e012      	b.n	800575c <HAL_RCCEx_GetPeriphCLKFreq+0x160>
 8005736:	e011      	b.n	800575c <HAL_RCCEx_GetPeriphCLKFreq+0x160>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8005738:	f7ff fe78 	bl	800542c <HAL_RCC_GetPCLK2Freq>
 800573c:	4602      	mov	r2, r0
 800573e:	4b0b      	ldr	r3, [pc, #44]	; (800576c <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8005740:	685b      	ldr	r3, [r3, #4]
 8005742:	0b9b      	lsrs	r3, r3, #14
 8005744:	f003 0303 	and.w	r3, r3, #3
 8005748:	3301      	adds	r3, #1
 800574a:	005b      	lsls	r3, r3, #1
 800574c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005750:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8005752:	e004      	b.n	800575e <HAL_RCCEx_GetPeriphCLKFreq+0x162>
      break;
 8005754:	bf00      	nop
 8005756:	e002      	b.n	800575e <HAL_RCCEx_GetPeriphCLKFreq+0x162>
      break;
 8005758:	bf00      	nop
 800575a:	e000      	b.n	800575e <HAL_RCCEx_GetPeriphCLKFreq+0x162>
      break;
 800575c:	bf00      	nop
    }
  }
  return (frequency);
 800575e:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 8005760:	4618      	mov	r0, r3
 8005762:	3734      	adds	r7, #52	; 0x34
 8005764:	46bd      	mov	sp, r7
 8005766:	bd90      	pop	{r4, r7, pc}
 8005768:	0800d7bc 	.word	0x0800d7bc
 800576c:	40021000 	.word	0x40021000
 8005770:	007a1200 	.word	0x007a1200
 8005774:	003d0900 	.word	0x003d0900
 8005778:	aaaaaaab 	.word	0xaaaaaaab

0800577c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800577c:	b580      	push	{r7, lr}
 800577e:	b082      	sub	sp, #8
 8005780:	af00      	add	r7, sp, #0
 8005782:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	2b00      	cmp	r3, #0
 8005788:	d101      	bne.n	800578e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800578a:	2301      	movs	r3, #1
 800578c:	e076      	b.n	800587c <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005792:	2b00      	cmp	r3, #0
 8005794:	d108      	bne.n	80057a8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	685b      	ldr	r3, [r3, #4]
 800579a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800579e:	d009      	beq.n	80057b4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	2200      	movs	r2, #0
 80057a4:	61da      	str	r2, [r3, #28]
 80057a6:	e005      	b.n	80057b4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	2200      	movs	r2, #0
 80057ac:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	2200      	movs	r2, #0
 80057b2:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	2200      	movs	r2, #0
 80057b8:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80057c0:	b2db      	uxtb	r3, r3
 80057c2:	2b00      	cmp	r3, #0
 80057c4:	d106      	bne.n	80057d4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	2200      	movs	r2, #0
 80057ca:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80057ce:	6878      	ldr	r0, [r7, #4]
 80057d0:	f7fc fca0 	bl	8002114 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	2202      	movs	r2, #2
 80057d8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	681a      	ldr	r2, [r3, #0]
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80057ea:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	685b      	ldr	r3, [r3, #4]
 80057f0:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	689b      	ldr	r3, [r3, #8]
 80057f8:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80057fc:	431a      	orrs	r2, r3
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	68db      	ldr	r3, [r3, #12]
 8005802:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005806:	431a      	orrs	r2, r3
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	691b      	ldr	r3, [r3, #16]
 800580c:	f003 0302 	and.w	r3, r3, #2
 8005810:	431a      	orrs	r2, r3
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	695b      	ldr	r3, [r3, #20]
 8005816:	f003 0301 	and.w	r3, r3, #1
 800581a:	431a      	orrs	r2, r3
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	699b      	ldr	r3, [r3, #24]
 8005820:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005824:	431a      	orrs	r2, r3
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	69db      	ldr	r3, [r3, #28]
 800582a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800582e:	431a      	orrs	r2, r3
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	6a1b      	ldr	r3, [r3, #32]
 8005834:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005838:	ea42 0103 	orr.w	r1, r2, r3
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005840:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	430a      	orrs	r2, r1
 800584a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	699b      	ldr	r3, [r3, #24]
 8005850:	0c1a      	lsrs	r2, r3, #16
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	f002 0204 	and.w	r2, r2, #4
 800585a:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	69da      	ldr	r2, [r3, #28]
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800586a:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	2200      	movs	r2, #0
 8005870:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	2201      	movs	r2, #1
 8005876:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800587a:	2300      	movs	r3, #0
}
 800587c:	4618      	mov	r0, r3
 800587e:	3708      	adds	r7, #8
 8005880:	46bd      	mov	sp, r7
 8005882:	bd80      	pop	{r7, pc}

08005884 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005884:	b580      	push	{r7, lr}
 8005886:	b088      	sub	sp, #32
 8005888:	af00      	add	r7, sp, #0
 800588a:	60f8      	str	r0, [r7, #12]
 800588c:	60b9      	str	r1, [r7, #8]
 800588e:	603b      	str	r3, [r7, #0]
 8005890:	4613      	mov	r3, r2
 8005892:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005894:	2300      	movs	r3, #0
 8005896:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800589e:	2b01      	cmp	r3, #1
 80058a0:	d101      	bne.n	80058a6 <HAL_SPI_Transmit+0x22>
 80058a2:	2302      	movs	r3, #2
 80058a4:	e126      	b.n	8005af4 <HAL_SPI_Transmit+0x270>
 80058a6:	68fb      	ldr	r3, [r7, #12]
 80058a8:	2201      	movs	r2, #1
 80058aa:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80058ae:	f7fc fddd 	bl	800246c <HAL_GetTick>
 80058b2:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80058b4:	88fb      	ldrh	r3, [r7, #6]
 80058b6:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80058b8:	68fb      	ldr	r3, [r7, #12]
 80058ba:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80058be:	b2db      	uxtb	r3, r3
 80058c0:	2b01      	cmp	r3, #1
 80058c2:	d002      	beq.n	80058ca <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80058c4:	2302      	movs	r3, #2
 80058c6:	77fb      	strb	r3, [r7, #31]
    goto error;
 80058c8:	e10b      	b.n	8005ae2 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 80058ca:	68bb      	ldr	r3, [r7, #8]
 80058cc:	2b00      	cmp	r3, #0
 80058ce:	d002      	beq.n	80058d6 <HAL_SPI_Transmit+0x52>
 80058d0:	88fb      	ldrh	r3, [r7, #6]
 80058d2:	2b00      	cmp	r3, #0
 80058d4:	d102      	bne.n	80058dc <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80058d6:	2301      	movs	r3, #1
 80058d8:	77fb      	strb	r3, [r7, #31]
    goto error;
 80058da:	e102      	b.n	8005ae2 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80058dc:	68fb      	ldr	r3, [r7, #12]
 80058de:	2203      	movs	r2, #3
 80058e0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80058e4:	68fb      	ldr	r3, [r7, #12]
 80058e6:	2200      	movs	r2, #0
 80058e8:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80058ea:	68fb      	ldr	r3, [r7, #12]
 80058ec:	68ba      	ldr	r2, [r7, #8]
 80058ee:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	88fa      	ldrh	r2, [r7, #6]
 80058f4:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 80058f6:	68fb      	ldr	r3, [r7, #12]
 80058f8:	88fa      	ldrh	r2, [r7, #6]
 80058fa:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80058fc:	68fb      	ldr	r3, [r7, #12]
 80058fe:	2200      	movs	r2, #0
 8005900:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8005902:	68fb      	ldr	r3, [r7, #12]
 8005904:	2200      	movs	r2, #0
 8005906:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8005908:	68fb      	ldr	r3, [r7, #12]
 800590a:	2200      	movs	r2, #0
 800590c:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 800590e:	68fb      	ldr	r3, [r7, #12]
 8005910:	2200      	movs	r2, #0
 8005912:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8005914:	68fb      	ldr	r3, [r7, #12]
 8005916:	2200      	movs	r2, #0
 8005918:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800591a:	68fb      	ldr	r3, [r7, #12]
 800591c:	689b      	ldr	r3, [r3, #8]
 800591e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005922:	d10f      	bne.n	8005944 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005924:	68fb      	ldr	r3, [r7, #12]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	681a      	ldr	r2, [r3, #0]
 800592a:	68fb      	ldr	r3, [r7, #12]
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005932:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	681a      	ldr	r2, [r3, #0]
 800593a:	68fb      	ldr	r3, [r7, #12]
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005942:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005944:	68fb      	ldr	r3, [r7, #12]
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800594e:	2b40      	cmp	r3, #64	; 0x40
 8005950:	d007      	beq.n	8005962 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	681a      	ldr	r2, [r3, #0]
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005960:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005962:	68fb      	ldr	r3, [r7, #12]
 8005964:	68db      	ldr	r3, [r3, #12]
 8005966:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800596a:	d14b      	bne.n	8005a04 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	685b      	ldr	r3, [r3, #4]
 8005970:	2b00      	cmp	r3, #0
 8005972:	d002      	beq.n	800597a <HAL_SPI_Transmit+0xf6>
 8005974:	8afb      	ldrh	r3, [r7, #22]
 8005976:	2b01      	cmp	r3, #1
 8005978:	d13e      	bne.n	80059f8 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800597a:	68fb      	ldr	r3, [r7, #12]
 800597c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800597e:	881a      	ldrh	r2, [r3, #0]
 8005980:	68fb      	ldr	r3, [r7, #12]
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800598a:	1c9a      	adds	r2, r3, #2
 800598c:	68fb      	ldr	r3, [r7, #12]
 800598e:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005990:	68fb      	ldr	r3, [r7, #12]
 8005992:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005994:	b29b      	uxth	r3, r3
 8005996:	3b01      	subs	r3, #1
 8005998:	b29a      	uxth	r2, r3
 800599a:	68fb      	ldr	r3, [r7, #12]
 800599c:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800599e:	e02b      	b.n	80059f8 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80059a0:	68fb      	ldr	r3, [r7, #12]
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	689b      	ldr	r3, [r3, #8]
 80059a6:	f003 0302 	and.w	r3, r3, #2
 80059aa:	2b02      	cmp	r3, #2
 80059ac:	d112      	bne.n	80059d4 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80059b2:	881a      	ldrh	r2, [r3, #0]
 80059b4:	68fb      	ldr	r3, [r7, #12]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80059ba:	68fb      	ldr	r3, [r7, #12]
 80059bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80059be:	1c9a      	adds	r2, r3, #2
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80059c4:	68fb      	ldr	r3, [r7, #12]
 80059c6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80059c8:	b29b      	uxth	r3, r3
 80059ca:	3b01      	subs	r3, #1
 80059cc:	b29a      	uxth	r2, r3
 80059ce:	68fb      	ldr	r3, [r7, #12]
 80059d0:	86da      	strh	r2, [r3, #54]	; 0x36
 80059d2:	e011      	b.n	80059f8 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80059d4:	f7fc fd4a 	bl	800246c <HAL_GetTick>
 80059d8:	4602      	mov	r2, r0
 80059da:	69bb      	ldr	r3, [r7, #24]
 80059dc:	1ad3      	subs	r3, r2, r3
 80059de:	683a      	ldr	r2, [r7, #0]
 80059e0:	429a      	cmp	r2, r3
 80059e2:	d803      	bhi.n	80059ec <HAL_SPI_Transmit+0x168>
 80059e4:	683b      	ldr	r3, [r7, #0]
 80059e6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80059ea:	d102      	bne.n	80059f2 <HAL_SPI_Transmit+0x16e>
 80059ec:	683b      	ldr	r3, [r7, #0]
 80059ee:	2b00      	cmp	r3, #0
 80059f0:	d102      	bne.n	80059f8 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 80059f2:	2303      	movs	r3, #3
 80059f4:	77fb      	strb	r3, [r7, #31]
          goto error;
 80059f6:	e074      	b.n	8005ae2 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80059fc:	b29b      	uxth	r3, r3
 80059fe:	2b00      	cmp	r3, #0
 8005a00:	d1ce      	bne.n	80059a0 <HAL_SPI_Transmit+0x11c>
 8005a02:	e04c      	b.n	8005a9e <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005a04:	68fb      	ldr	r3, [r7, #12]
 8005a06:	685b      	ldr	r3, [r3, #4]
 8005a08:	2b00      	cmp	r3, #0
 8005a0a:	d002      	beq.n	8005a12 <HAL_SPI_Transmit+0x18e>
 8005a0c:	8afb      	ldrh	r3, [r7, #22]
 8005a0e:	2b01      	cmp	r3, #1
 8005a10:	d140      	bne.n	8005a94 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005a12:	68fb      	ldr	r3, [r7, #12]
 8005a14:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005a16:	68fb      	ldr	r3, [r7, #12]
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	330c      	adds	r3, #12
 8005a1c:	7812      	ldrb	r2, [r2, #0]
 8005a1e:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005a20:	68fb      	ldr	r3, [r7, #12]
 8005a22:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a24:	1c5a      	adds	r2, r3, #1
 8005a26:	68fb      	ldr	r3, [r7, #12]
 8005a28:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005a2a:	68fb      	ldr	r3, [r7, #12]
 8005a2c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005a2e:	b29b      	uxth	r3, r3
 8005a30:	3b01      	subs	r3, #1
 8005a32:	b29a      	uxth	r2, r3
 8005a34:	68fb      	ldr	r3, [r7, #12]
 8005a36:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8005a38:	e02c      	b.n	8005a94 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005a3a:	68fb      	ldr	r3, [r7, #12]
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	689b      	ldr	r3, [r3, #8]
 8005a40:	f003 0302 	and.w	r3, r3, #2
 8005a44:	2b02      	cmp	r3, #2
 8005a46:	d113      	bne.n	8005a70 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005a4c:	68fb      	ldr	r3, [r7, #12]
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	330c      	adds	r3, #12
 8005a52:	7812      	ldrb	r2, [r2, #0]
 8005a54:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8005a56:	68fb      	ldr	r3, [r7, #12]
 8005a58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a5a:	1c5a      	adds	r2, r3, #1
 8005a5c:	68fb      	ldr	r3, [r7, #12]
 8005a5e:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005a64:	b29b      	uxth	r3, r3
 8005a66:	3b01      	subs	r3, #1
 8005a68:	b29a      	uxth	r2, r3
 8005a6a:	68fb      	ldr	r3, [r7, #12]
 8005a6c:	86da      	strh	r2, [r3, #54]	; 0x36
 8005a6e:	e011      	b.n	8005a94 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005a70:	f7fc fcfc 	bl	800246c <HAL_GetTick>
 8005a74:	4602      	mov	r2, r0
 8005a76:	69bb      	ldr	r3, [r7, #24]
 8005a78:	1ad3      	subs	r3, r2, r3
 8005a7a:	683a      	ldr	r2, [r7, #0]
 8005a7c:	429a      	cmp	r2, r3
 8005a7e:	d803      	bhi.n	8005a88 <HAL_SPI_Transmit+0x204>
 8005a80:	683b      	ldr	r3, [r7, #0]
 8005a82:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005a86:	d102      	bne.n	8005a8e <HAL_SPI_Transmit+0x20a>
 8005a88:	683b      	ldr	r3, [r7, #0]
 8005a8a:	2b00      	cmp	r3, #0
 8005a8c:	d102      	bne.n	8005a94 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8005a8e:	2303      	movs	r3, #3
 8005a90:	77fb      	strb	r3, [r7, #31]
          goto error;
 8005a92:	e026      	b.n	8005ae2 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005a98:	b29b      	uxth	r3, r3
 8005a9a:	2b00      	cmp	r3, #0
 8005a9c:	d1cd      	bne.n	8005a3a <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005a9e:	69ba      	ldr	r2, [r7, #24]
 8005aa0:	6839      	ldr	r1, [r7, #0]
 8005aa2:	68f8      	ldr	r0, [r7, #12]
 8005aa4:	f000 fa62 	bl	8005f6c <SPI_EndRxTxTransaction>
 8005aa8:	4603      	mov	r3, r0
 8005aaa:	2b00      	cmp	r3, #0
 8005aac:	d002      	beq.n	8005ab4 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005aae:	68fb      	ldr	r3, [r7, #12]
 8005ab0:	2220      	movs	r2, #32
 8005ab2:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	689b      	ldr	r3, [r3, #8]
 8005ab8:	2b00      	cmp	r3, #0
 8005aba:	d10a      	bne.n	8005ad2 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005abc:	2300      	movs	r3, #0
 8005abe:	613b      	str	r3, [r7, #16]
 8005ac0:	68fb      	ldr	r3, [r7, #12]
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	68db      	ldr	r3, [r3, #12]
 8005ac6:	613b      	str	r3, [r7, #16]
 8005ac8:	68fb      	ldr	r3, [r7, #12]
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	689b      	ldr	r3, [r3, #8]
 8005ace:	613b      	str	r3, [r7, #16]
 8005ad0:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005ad2:	68fb      	ldr	r3, [r7, #12]
 8005ad4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005ad6:	2b00      	cmp	r3, #0
 8005ad8:	d002      	beq.n	8005ae0 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8005ada:	2301      	movs	r3, #1
 8005adc:	77fb      	strb	r3, [r7, #31]
 8005ade:	e000      	b.n	8005ae2 <HAL_SPI_Transmit+0x25e>
  }

error:
 8005ae0:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005ae2:	68fb      	ldr	r3, [r7, #12]
 8005ae4:	2201      	movs	r2, #1
 8005ae6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005aea:	68fb      	ldr	r3, [r7, #12]
 8005aec:	2200      	movs	r2, #0
 8005aee:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8005af2:	7ffb      	ldrb	r3, [r7, #31]
}
 8005af4:	4618      	mov	r0, r3
 8005af6:	3720      	adds	r7, #32
 8005af8:	46bd      	mov	sp, r7
 8005afa:	bd80      	pop	{r7, pc}

08005afc <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8005afc:	b580      	push	{r7, lr}
 8005afe:	b08c      	sub	sp, #48	; 0x30
 8005b00:	af00      	add	r7, sp, #0
 8005b02:	60f8      	str	r0, [r7, #12]
 8005b04:	60b9      	str	r1, [r7, #8]
 8005b06:	607a      	str	r2, [r7, #4]
 8005b08:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8005b0a:	2301      	movs	r3, #1
 8005b0c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8005b0e:	2300      	movs	r3, #0
 8005b10:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005b14:	68fb      	ldr	r3, [r7, #12]
 8005b16:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005b1a:	2b01      	cmp	r3, #1
 8005b1c:	d101      	bne.n	8005b22 <HAL_SPI_TransmitReceive+0x26>
 8005b1e:	2302      	movs	r3, #2
 8005b20:	e18a      	b.n	8005e38 <HAL_SPI_TransmitReceive+0x33c>
 8005b22:	68fb      	ldr	r3, [r7, #12]
 8005b24:	2201      	movs	r2, #1
 8005b26:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005b2a:	f7fc fc9f 	bl	800246c <HAL_GetTick>
 8005b2e:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8005b30:	68fb      	ldr	r3, [r7, #12]
 8005b32:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005b36:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	685b      	ldr	r3, [r3, #4]
 8005b3e:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8005b40:	887b      	ldrh	r3, [r7, #2]
 8005b42:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8005b44:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005b48:	2b01      	cmp	r3, #1
 8005b4a:	d00f      	beq.n	8005b6c <HAL_SPI_TransmitReceive+0x70>
 8005b4c:	69fb      	ldr	r3, [r7, #28]
 8005b4e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005b52:	d107      	bne.n	8005b64 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8005b54:	68fb      	ldr	r3, [r7, #12]
 8005b56:	689b      	ldr	r3, [r3, #8]
 8005b58:	2b00      	cmp	r3, #0
 8005b5a:	d103      	bne.n	8005b64 <HAL_SPI_TransmitReceive+0x68>
 8005b5c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005b60:	2b04      	cmp	r3, #4
 8005b62:	d003      	beq.n	8005b6c <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8005b64:	2302      	movs	r3, #2
 8005b66:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8005b6a:	e15b      	b.n	8005e24 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005b6c:	68bb      	ldr	r3, [r7, #8]
 8005b6e:	2b00      	cmp	r3, #0
 8005b70:	d005      	beq.n	8005b7e <HAL_SPI_TransmitReceive+0x82>
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	2b00      	cmp	r3, #0
 8005b76:	d002      	beq.n	8005b7e <HAL_SPI_TransmitReceive+0x82>
 8005b78:	887b      	ldrh	r3, [r7, #2]
 8005b7a:	2b00      	cmp	r3, #0
 8005b7c:	d103      	bne.n	8005b86 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8005b7e:	2301      	movs	r3, #1
 8005b80:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8005b84:	e14e      	b.n	8005e24 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005b8c:	b2db      	uxtb	r3, r3
 8005b8e:	2b04      	cmp	r3, #4
 8005b90:	d003      	beq.n	8005b9a <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005b92:	68fb      	ldr	r3, [r7, #12]
 8005b94:	2205      	movs	r2, #5
 8005b96:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005b9a:	68fb      	ldr	r3, [r7, #12]
 8005b9c:	2200      	movs	r2, #0
 8005b9e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	687a      	ldr	r2, [r7, #4]
 8005ba4:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8005ba6:	68fb      	ldr	r3, [r7, #12]
 8005ba8:	887a      	ldrh	r2, [r7, #2]
 8005baa:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8005bac:	68fb      	ldr	r3, [r7, #12]
 8005bae:	887a      	ldrh	r2, [r7, #2]
 8005bb0:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8005bb2:	68fb      	ldr	r3, [r7, #12]
 8005bb4:	68ba      	ldr	r2, [r7, #8]
 8005bb6:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8005bb8:	68fb      	ldr	r3, [r7, #12]
 8005bba:	887a      	ldrh	r2, [r7, #2]
 8005bbc:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8005bbe:	68fb      	ldr	r3, [r7, #12]
 8005bc0:	887a      	ldrh	r2, [r7, #2]
 8005bc2:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8005bc4:	68fb      	ldr	r3, [r7, #12]
 8005bc6:	2200      	movs	r2, #0
 8005bc8:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8005bca:	68fb      	ldr	r3, [r7, #12]
 8005bcc:	2200      	movs	r2, #0
 8005bce:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005bd0:	68fb      	ldr	r3, [r7, #12]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005bda:	2b40      	cmp	r3, #64	; 0x40
 8005bdc:	d007      	beq.n	8005bee <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005bde:	68fb      	ldr	r3, [r7, #12]
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	681a      	ldr	r2, [r3, #0]
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005bec:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005bee:	68fb      	ldr	r3, [r7, #12]
 8005bf0:	68db      	ldr	r3, [r3, #12]
 8005bf2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005bf6:	d178      	bne.n	8005cea <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005bf8:	68fb      	ldr	r3, [r7, #12]
 8005bfa:	685b      	ldr	r3, [r3, #4]
 8005bfc:	2b00      	cmp	r3, #0
 8005bfe:	d002      	beq.n	8005c06 <HAL_SPI_TransmitReceive+0x10a>
 8005c00:	8b7b      	ldrh	r3, [r7, #26]
 8005c02:	2b01      	cmp	r3, #1
 8005c04:	d166      	bne.n	8005cd4 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005c06:	68fb      	ldr	r3, [r7, #12]
 8005c08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c0a:	881a      	ldrh	r2, [r3, #0]
 8005c0c:	68fb      	ldr	r3, [r7, #12]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005c12:	68fb      	ldr	r3, [r7, #12]
 8005c14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c16:	1c9a      	adds	r2, r3, #2
 8005c18:	68fb      	ldr	r3, [r7, #12]
 8005c1a:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005c1c:	68fb      	ldr	r3, [r7, #12]
 8005c1e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005c20:	b29b      	uxth	r3, r3
 8005c22:	3b01      	subs	r3, #1
 8005c24:	b29a      	uxth	r2, r3
 8005c26:	68fb      	ldr	r3, [r7, #12]
 8005c28:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005c2a:	e053      	b.n	8005cd4 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005c2c:	68fb      	ldr	r3, [r7, #12]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	689b      	ldr	r3, [r3, #8]
 8005c32:	f003 0302 	and.w	r3, r3, #2
 8005c36:	2b02      	cmp	r3, #2
 8005c38:	d11b      	bne.n	8005c72 <HAL_SPI_TransmitReceive+0x176>
 8005c3a:	68fb      	ldr	r3, [r7, #12]
 8005c3c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005c3e:	b29b      	uxth	r3, r3
 8005c40:	2b00      	cmp	r3, #0
 8005c42:	d016      	beq.n	8005c72 <HAL_SPI_TransmitReceive+0x176>
 8005c44:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005c46:	2b01      	cmp	r3, #1
 8005c48:	d113      	bne.n	8005c72 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005c4a:	68fb      	ldr	r3, [r7, #12]
 8005c4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c4e:	881a      	ldrh	r2, [r3, #0]
 8005c50:	68fb      	ldr	r3, [r7, #12]
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005c56:	68fb      	ldr	r3, [r7, #12]
 8005c58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c5a:	1c9a      	adds	r2, r3, #2
 8005c5c:	68fb      	ldr	r3, [r7, #12]
 8005c5e:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005c60:	68fb      	ldr	r3, [r7, #12]
 8005c62:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005c64:	b29b      	uxth	r3, r3
 8005c66:	3b01      	subs	r3, #1
 8005c68:	b29a      	uxth	r2, r3
 8005c6a:	68fb      	ldr	r3, [r7, #12]
 8005c6c:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005c6e:	2300      	movs	r3, #0
 8005c70:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	689b      	ldr	r3, [r3, #8]
 8005c78:	f003 0301 	and.w	r3, r3, #1
 8005c7c:	2b01      	cmp	r3, #1
 8005c7e:	d119      	bne.n	8005cb4 <HAL_SPI_TransmitReceive+0x1b8>
 8005c80:	68fb      	ldr	r3, [r7, #12]
 8005c82:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005c84:	b29b      	uxth	r3, r3
 8005c86:	2b00      	cmp	r3, #0
 8005c88:	d014      	beq.n	8005cb4 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005c8a:	68fb      	ldr	r3, [r7, #12]
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	68da      	ldr	r2, [r3, #12]
 8005c90:	68fb      	ldr	r3, [r7, #12]
 8005c92:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c94:	b292      	uxth	r2, r2
 8005c96:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005c98:	68fb      	ldr	r3, [r7, #12]
 8005c9a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c9c:	1c9a      	adds	r2, r3, #2
 8005c9e:	68fb      	ldr	r3, [r7, #12]
 8005ca0:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8005ca2:	68fb      	ldr	r3, [r7, #12]
 8005ca4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005ca6:	b29b      	uxth	r3, r3
 8005ca8:	3b01      	subs	r3, #1
 8005caa:	b29a      	uxth	r2, r3
 8005cac:	68fb      	ldr	r3, [r7, #12]
 8005cae:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005cb0:	2301      	movs	r3, #1
 8005cb2:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8005cb4:	f7fc fbda 	bl	800246c <HAL_GetTick>
 8005cb8:	4602      	mov	r2, r0
 8005cba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005cbc:	1ad3      	subs	r3, r2, r3
 8005cbe:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005cc0:	429a      	cmp	r2, r3
 8005cc2:	d807      	bhi.n	8005cd4 <HAL_SPI_TransmitReceive+0x1d8>
 8005cc4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005cc6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005cca:	d003      	beq.n	8005cd4 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8005ccc:	2303      	movs	r3, #3
 8005cce:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8005cd2:	e0a7      	b.n	8005e24 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005cd4:	68fb      	ldr	r3, [r7, #12]
 8005cd6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005cd8:	b29b      	uxth	r3, r3
 8005cda:	2b00      	cmp	r3, #0
 8005cdc:	d1a6      	bne.n	8005c2c <HAL_SPI_TransmitReceive+0x130>
 8005cde:	68fb      	ldr	r3, [r7, #12]
 8005ce0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005ce2:	b29b      	uxth	r3, r3
 8005ce4:	2b00      	cmp	r3, #0
 8005ce6:	d1a1      	bne.n	8005c2c <HAL_SPI_TransmitReceive+0x130>
 8005ce8:	e07c      	b.n	8005de4 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005cea:	68fb      	ldr	r3, [r7, #12]
 8005cec:	685b      	ldr	r3, [r3, #4]
 8005cee:	2b00      	cmp	r3, #0
 8005cf0:	d002      	beq.n	8005cf8 <HAL_SPI_TransmitReceive+0x1fc>
 8005cf2:	8b7b      	ldrh	r3, [r7, #26]
 8005cf4:	2b01      	cmp	r3, #1
 8005cf6:	d16b      	bne.n	8005dd0 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005cf8:	68fb      	ldr	r3, [r7, #12]
 8005cfa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005cfc:	68fb      	ldr	r3, [r7, #12]
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	330c      	adds	r3, #12
 8005d02:	7812      	ldrb	r2, [r2, #0]
 8005d04:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005d06:	68fb      	ldr	r3, [r7, #12]
 8005d08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d0a:	1c5a      	adds	r2, r3, #1
 8005d0c:	68fb      	ldr	r3, [r7, #12]
 8005d0e:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005d10:	68fb      	ldr	r3, [r7, #12]
 8005d12:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005d14:	b29b      	uxth	r3, r3
 8005d16:	3b01      	subs	r3, #1
 8005d18:	b29a      	uxth	r2, r3
 8005d1a:	68fb      	ldr	r3, [r7, #12]
 8005d1c:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005d1e:	e057      	b.n	8005dd0 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005d20:	68fb      	ldr	r3, [r7, #12]
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	689b      	ldr	r3, [r3, #8]
 8005d26:	f003 0302 	and.w	r3, r3, #2
 8005d2a:	2b02      	cmp	r3, #2
 8005d2c:	d11c      	bne.n	8005d68 <HAL_SPI_TransmitReceive+0x26c>
 8005d2e:	68fb      	ldr	r3, [r7, #12]
 8005d30:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005d32:	b29b      	uxth	r3, r3
 8005d34:	2b00      	cmp	r3, #0
 8005d36:	d017      	beq.n	8005d68 <HAL_SPI_TransmitReceive+0x26c>
 8005d38:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005d3a:	2b01      	cmp	r3, #1
 8005d3c:	d114      	bne.n	8005d68 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8005d3e:	68fb      	ldr	r3, [r7, #12]
 8005d40:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005d42:	68fb      	ldr	r3, [r7, #12]
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	330c      	adds	r3, #12
 8005d48:	7812      	ldrb	r2, [r2, #0]
 8005d4a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8005d4c:	68fb      	ldr	r3, [r7, #12]
 8005d4e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d50:	1c5a      	adds	r2, r3, #1
 8005d52:	68fb      	ldr	r3, [r7, #12]
 8005d54:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005d56:	68fb      	ldr	r3, [r7, #12]
 8005d58:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005d5a:	b29b      	uxth	r3, r3
 8005d5c:	3b01      	subs	r3, #1
 8005d5e:	b29a      	uxth	r2, r3
 8005d60:	68fb      	ldr	r3, [r7, #12]
 8005d62:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005d64:	2300      	movs	r3, #0
 8005d66:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005d68:	68fb      	ldr	r3, [r7, #12]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	689b      	ldr	r3, [r3, #8]
 8005d6e:	f003 0301 	and.w	r3, r3, #1
 8005d72:	2b01      	cmp	r3, #1
 8005d74:	d119      	bne.n	8005daa <HAL_SPI_TransmitReceive+0x2ae>
 8005d76:	68fb      	ldr	r3, [r7, #12]
 8005d78:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005d7a:	b29b      	uxth	r3, r3
 8005d7c:	2b00      	cmp	r3, #0
 8005d7e:	d014      	beq.n	8005daa <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8005d80:	68fb      	ldr	r3, [r7, #12]
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	68da      	ldr	r2, [r3, #12]
 8005d86:	68fb      	ldr	r3, [r7, #12]
 8005d88:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d8a:	b2d2      	uxtb	r2, r2
 8005d8c:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8005d8e:	68fb      	ldr	r3, [r7, #12]
 8005d90:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d92:	1c5a      	adds	r2, r3, #1
 8005d94:	68fb      	ldr	r3, [r7, #12]
 8005d96:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8005d98:	68fb      	ldr	r3, [r7, #12]
 8005d9a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005d9c:	b29b      	uxth	r3, r3
 8005d9e:	3b01      	subs	r3, #1
 8005da0:	b29a      	uxth	r2, r3
 8005da2:	68fb      	ldr	r3, [r7, #12]
 8005da4:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005da6:	2301      	movs	r3, #1
 8005da8:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8005daa:	f7fc fb5f 	bl	800246c <HAL_GetTick>
 8005dae:	4602      	mov	r2, r0
 8005db0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005db2:	1ad3      	subs	r3, r2, r3
 8005db4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005db6:	429a      	cmp	r2, r3
 8005db8:	d803      	bhi.n	8005dc2 <HAL_SPI_TransmitReceive+0x2c6>
 8005dba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005dbc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005dc0:	d102      	bne.n	8005dc8 <HAL_SPI_TransmitReceive+0x2cc>
 8005dc2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005dc4:	2b00      	cmp	r3, #0
 8005dc6:	d103      	bne.n	8005dd0 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8005dc8:	2303      	movs	r3, #3
 8005dca:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8005dce:	e029      	b.n	8005e24 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005dd0:	68fb      	ldr	r3, [r7, #12]
 8005dd2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005dd4:	b29b      	uxth	r3, r3
 8005dd6:	2b00      	cmp	r3, #0
 8005dd8:	d1a2      	bne.n	8005d20 <HAL_SPI_TransmitReceive+0x224>
 8005dda:	68fb      	ldr	r3, [r7, #12]
 8005ddc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005dde:	b29b      	uxth	r3, r3
 8005de0:	2b00      	cmp	r3, #0
 8005de2:	d19d      	bne.n	8005d20 <HAL_SPI_TransmitReceive+0x224>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005de4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005de6:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8005de8:	68f8      	ldr	r0, [r7, #12]
 8005dea:	f000 f8bf 	bl	8005f6c <SPI_EndRxTxTransaction>
 8005dee:	4603      	mov	r3, r0
 8005df0:	2b00      	cmp	r3, #0
 8005df2:	d006      	beq.n	8005e02 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8005df4:	2301      	movs	r3, #1
 8005df6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005dfa:	68fb      	ldr	r3, [r7, #12]
 8005dfc:	2220      	movs	r2, #32
 8005dfe:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8005e00:	e010      	b.n	8005e24 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005e02:	68fb      	ldr	r3, [r7, #12]
 8005e04:	689b      	ldr	r3, [r3, #8]
 8005e06:	2b00      	cmp	r3, #0
 8005e08:	d10b      	bne.n	8005e22 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005e0a:	2300      	movs	r3, #0
 8005e0c:	617b      	str	r3, [r7, #20]
 8005e0e:	68fb      	ldr	r3, [r7, #12]
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	68db      	ldr	r3, [r3, #12]
 8005e14:	617b      	str	r3, [r7, #20]
 8005e16:	68fb      	ldr	r3, [r7, #12]
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	689b      	ldr	r3, [r3, #8]
 8005e1c:	617b      	str	r3, [r7, #20]
 8005e1e:	697b      	ldr	r3, [r7, #20]
 8005e20:	e000      	b.n	8005e24 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8005e22:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005e24:	68fb      	ldr	r3, [r7, #12]
 8005e26:	2201      	movs	r2, #1
 8005e28:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8005e2c:	68fb      	ldr	r3, [r7, #12]
 8005e2e:	2200      	movs	r2, #0
 8005e30:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8005e34:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8005e38:	4618      	mov	r0, r3
 8005e3a:	3730      	adds	r7, #48	; 0x30
 8005e3c:	46bd      	mov	sp, r7
 8005e3e:	bd80      	pop	{r7, pc}

08005e40 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 8005e40:	b480      	push	{r7}
 8005e42:	b083      	sub	sp, #12
 8005e44:	af00      	add	r7, sp, #0
 8005e46:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005e4e:	b2db      	uxtb	r3, r3
}
 8005e50:	4618      	mov	r0, r3
 8005e52:	370c      	adds	r7, #12
 8005e54:	46bd      	mov	sp, r7
 8005e56:	bc80      	pop	{r7}
 8005e58:	4770      	bx	lr
	...

08005e5c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005e5c:	b580      	push	{r7, lr}
 8005e5e:	b088      	sub	sp, #32
 8005e60:	af00      	add	r7, sp, #0
 8005e62:	60f8      	str	r0, [r7, #12]
 8005e64:	60b9      	str	r1, [r7, #8]
 8005e66:	603b      	str	r3, [r7, #0]
 8005e68:	4613      	mov	r3, r2
 8005e6a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005e6c:	f7fc fafe 	bl	800246c <HAL_GetTick>
 8005e70:	4602      	mov	r2, r0
 8005e72:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005e74:	1a9b      	subs	r3, r3, r2
 8005e76:	683a      	ldr	r2, [r7, #0]
 8005e78:	4413      	add	r3, r2
 8005e7a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005e7c:	f7fc faf6 	bl	800246c <HAL_GetTick>
 8005e80:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005e82:	4b39      	ldr	r3, [pc, #228]	; (8005f68 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	015b      	lsls	r3, r3, #5
 8005e88:	0d1b      	lsrs	r3, r3, #20
 8005e8a:	69fa      	ldr	r2, [r7, #28]
 8005e8c:	fb02 f303 	mul.w	r3, r2, r3
 8005e90:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005e92:	e054      	b.n	8005f3e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005e94:	683b      	ldr	r3, [r7, #0]
 8005e96:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005e9a:	d050      	beq.n	8005f3e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005e9c:	f7fc fae6 	bl	800246c <HAL_GetTick>
 8005ea0:	4602      	mov	r2, r0
 8005ea2:	69bb      	ldr	r3, [r7, #24]
 8005ea4:	1ad3      	subs	r3, r2, r3
 8005ea6:	69fa      	ldr	r2, [r7, #28]
 8005ea8:	429a      	cmp	r2, r3
 8005eaa:	d902      	bls.n	8005eb2 <SPI_WaitFlagStateUntilTimeout+0x56>
 8005eac:	69fb      	ldr	r3, [r7, #28]
 8005eae:	2b00      	cmp	r3, #0
 8005eb0:	d13d      	bne.n	8005f2e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005eb2:	68fb      	ldr	r3, [r7, #12]
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	685a      	ldr	r2, [r3, #4]
 8005eb8:	68fb      	ldr	r3, [r7, #12]
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005ec0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005ec2:	68fb      	ldr	r3, [r7, #12]
 8005ec4:	685b      	ldr	r3, [r3, #4]
 8005ec6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005eca:	d111      	bne.n	8005ef0 <SPI_WaitFlagStateUntilTimeout+0x94>
 8005ecc:	68fb      	ldr	r3, [r7, #12]
 8005ece:	689b      	ldr	r3, [r3, #8]
 8005ed0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005ed4:	d004      	beq.n	8005ee0 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005ed6:	68fb      	ldr	r3, [r7, #12]
 8005ed8:	689b      	ldr	r3, [r3, #8]
 8005eda:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005ede:	d107      	bne.n	8005ef0 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005ee0:	68fb      	ldr	r3, [r7, #12]
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	681a      	ldr	r2, [r3, #0]
 8005ee6:	68fb      	ldr	r3, [r7, #12]
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005eee:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005ef0:	68fb      	ldr	r3, [r7, #12]
 8005ef2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005ef4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005ef8:	d10f      	bne.n	8005f1a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8005efa:	68fb      	ldr	r3, [r7, #12]
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	681a      	ldr	r2, [r3, #0]
 8005f00:	68fb      	ldr	r3, [r7, #12]
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005f08:	601a      	str	r2, [r3, #0]
 8005f0a:	68fb      	ldr	r3, [r7, #12]
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	681a      	ldr	r2, [r3, #0]
 8005f10:	68fb      	ldr	r3, [r7, #12]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005f18:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005f1a:	68fb      	ldr	r3, [r7, #12]
 8005f1c:	2201      	movs	r2, #1
 8005f1e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005f22:	68fb      	ldr	r3, [r7, #12]
 8005f24:	2200      	movs	r2, #0
 8005f26:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8005f2a:	2303      	movs	r3, #3
 8005f2c:	e017      	b.n	8005f5e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8005f2e:	697b      	ldr	r3, [r7, #20]
 8005f30:	2b00      	cmp	r3, #0
 8005f32:	d101      	bne.n	8005f38 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8005f34:	2300      	movs	r3, #0
 8005f36:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8005f38:	697b      	ldr	r3, [r7, #20]
 8005f3a:	3b01      	subs	r3, #1
 8005f3c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005f3e:	68fb      	ldr	r3, [r7, #12]
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	689a      	ldr	r2, [r3, #8]
 8005f44:	68bb      	ldr	r3, [r7, #8]
 8005f46:	4013      	ands	r3, r2
 8005f48:	68ba      	ldr	r2, [r7, #8]
 8005f4a:	429a      	cmp	r2, r3
 8005f4c:	bf0c      	ite	eq
 8005f4e:	2301      	moveq	r3, #1
 8005f50:	2300      	movne	r3, #0
 8005f52:	b2db      	uxtb	r3, r3
 8005f54:	461a      	mov	r2, r3
 8005f56:	79fb      	ldrb	r3, [r7, #7]
 8005f58:	429a      	cmp	r2, r3
 8005f5a:	d19b      	bne.n	8005e94 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005f5c:	2300      	movs	r3, #0
}
 8005f5e:	4618      	mov	r0, r3
 8005f60:	3720      	adds	r7, #32
 8005f62:	46bd      	mov	sp, r7
 8005f64:	bd80      	pop	{r7, pc}
 8005f66:	bf00      	nop
 8005f68:	20000018 	.word	0x20000018

08005f6c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005f6c:	b580      	push	{r7, lr}
 8005f6e:	b086      	sub	sp, #24
 8005f70:	af02      	add	r7, sp, #8
 8005f72:	60f8      	str	r0, [r7, #12]
 8005f74:	60b9      	str	r1, [r7, #8]
 8005f76:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	9300      	str	r3, [sp, #0]
 8005f7c:	68bb      	ldr	r3, [r7, #8]
 8005f7e:	2200      	movs	r2, #0
 8005f80:	2180      	movs	r1, #128	; 0x80
 8005f82:	68f8      	ldr	r0, [r7, #12]
 8005f84:	f7ff ff6a 	bl	8005e5c <SPI_WaitFlagStateUntilTimeout>
 8005f88:	4603      	mov	r3, r0
 8005f8a:	2b00      	cmp	r3, #0
 8005f8c:	d007      	beq.n	8005f9e <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005f8e:	68fb      	ldr	r3, [r7, #12]
 8005f90:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005f92:	f043 0220 	orr.w	r2, r3, #32
 8005f96:	68fb      	ldr	r3, [r7, #12]
 8005f98:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 8005f9a:	2303      	movs	r3, #3
 8005f9c:	e000      	b.n	8005fa0 <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 8005f9e:	2300      	movs	r3, #0
}
 8005fa0:	4618      	mov	r0, r3
 8005fa2:	3710      	adds	r7, #16
 8005fa4:	46bd      	mov	sp, r7
 8005fa6:	bd80      	pop	{r7, pc}

08005fa8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005fa8:	b580      	push	{r7, lr}
 8005faa:	b082      	sub	sp, #8
 8005fac:	af00      	add	r7, sp, #0
 8005fae:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	d101      	bne.n	8005fba <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005fb6:	2301      	movs	r3, #1
 8005fb8:	e041      	b.n	800603e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005fc0:	b2db      	uxtb	r3, r3
 8005fc2:	2b00      	cmp	r3, #0
 8005fc4:	d106      	bne.n	8005fd4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	2200      	movs	r2, #0
 8005fca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005fce:	6878      	ldr	r0, [r7, #4]
 8005fd0:	f7fc f8ea 	bl	80021a8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	2202      	movs	r2, #2
 8005fd8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	681a      	ldr	r2, [r3, #0]
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	3304      	adds	r3, #4
 8005fe4:	4619      	mov	r1, r3
 8005fe6:	4610      	mov	r0, r2
 8005fe8:	f000 fc28 	bl	800683c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	2201      	movs	r2, #1
 8005ff0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	2201      	movs	r2, #1
 8005ff8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	2201      	movs	r2, #1
 8006000:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	2201      	movs	r2, #1
 8006008:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	2201      	movs	r2, #1
 8006010:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	2201      	movs	r2, #1
 8006018:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	2201      	movs	r2, #1
 8006020:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	2201      	movs	r2, #1
 8006028:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	2201      	movs	r2, #1
 8006030:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	2201      	movs	r2, #1
 8006038:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800603c:	2300      	movs	r3, #0
}
 800603e:	4618      	mov	r0, r3
 8006040:	3708      	adds	r7, #8
 8006042:	46bd      	mov	sp, r7
 8006044:	bd80      	pop	{r7, pc}
	...

08006048 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006048:	b480      	push	{r7}
 800604a:	b085      	sub	sp, #20
 800604c:	af00      	add	r7, sp, #0
 800604e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006056:	b2db      	uxtb	r3, r3
 8006058:	2b01      	cmp	r3, #1
 800605a:	d001      	beq.n	8006060 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800605c:	2301      	movs	r3, #1
 800605e:	e03a      	b.n	80060d6 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	2202      	movs	r2, #2
 8006064:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	68da      	ldr	r2, [r3, #12]
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	f042 0201 	orr.w	r2, r2, #1
 8006076:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	4a18      	ldr	r2, [pc, #96]	; (80060e0 <HAL_TIM_Base_Start_IT+0x98>)
 800607e:	4293      	cmp	r3, r2
 8006080:	d00e      	beq.n	80060a0 <HAL_TIM_Base_Start_IT+0x58>
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800608a:	d009      	beq.n	80060a0 <HAL_TIM_Base_Start_IT+0x58>
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	4a14      	ldr	r2, [pc, #80]	; (80060e4 <HAL_TIM_Base_Start_IT+0x9c>)
 8006092:	4293      	cmp	r3, r2
 8006094:	d004      	beq.n	80060a0 <HAL_TIM_Base_Start_IT+0x58>
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	4a13      	ldr	r2, [pc, #76]	; (80060e8 <HAL_TIM_Base_Start_IT+0xa0>)
 800609c:	4293      	cmp	r3, r2
 800609e:	d111      	bne.n	80060c4 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	689b      	ldr	r3, [r3, #8]
 80060a6:	f003 0307 	and.w	r3, r3, #7
 80060aa:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80060ac:	68fb      	ldr	r3, [r7, #12]
 80060ae:	2b06      	cmp	r3, #6
 80060b0:	d010      	beq.n	80060d4 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	681a      	ldr	r2, [r3, #0]
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	f042 0201 	orr.w	r2, r2, #1
 80060c0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80060c2:	e007      	b.n	80060d4 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	681a      	ldr	r2, [r3, #0]
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	f042 0201 	orr.w	r2, r2, #1
 80060d2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80060d4:	2300      	movs	r3, #0
}
 80060d6:	4618      	mov	r0, r3
 80060d8:	3714      	adds	r7, #20
 80060da:	46bd      	mov	sp, r7
 80060dc:	bc80      	pop	{r7}
 80060de:	4770      	bx	lr
 80060e0:	40012c00 	.word	0x40012c00
 80060e4:	40000400 	.word	0x40000400
 80060e8:	40000800 	.word	0x40000800

080060ec <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80060ec:	b580      	push	{r7, lr}
 80060ee:	b082      	sub	sp, #8
 80060f0:	af00      	add	r7, sp, #0
 80060f2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	2b00      	cmp	r3, #0
 80060f8:	d101      	bne.n	80060fe <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80060fa:	2301      	movs	r3, #1
 80060fc:	e041      	b.n	8006182 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006104:	b2db      	uxtb	r3, r3
 8006106:	2b00      	cmp	r3, #0
 8006108:	d106      	bne.n	8006118 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	2200      	movs	r2, #0
 800610e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006112:	6878      	ldr	r0, [r7, #4]
 8006114:	f000 f839 	bl	800618a <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	2202      	movs	r2, #2
 800611c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	681a      	ldr	r2, [r3, #0]
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	3304      	adds	r3, #4
 8006128:	4619      	mov	r1, r3
 800612a:	4610      	mov	r0, r2
 800612c:	f000 fb86 	bl	800683c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	2201      	movs	r2, #1
 8006134:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	2201      	movs	r2, #1
 800613c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	2201      	movs	r2, #1
 8006144:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	2201      	movs	r2, #1
 800614c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	2201      	movs	r2, #1
 8006154:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	2201      	movs	r2, #1
 800615c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	2201      	movs	r2, #1
 8006164:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	2201      	movs	r2, #1
 800616c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	2201      	movs	r2, #1
 8006174:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	2201      	movs	r2, #1
 800617c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006180:	2300      	movs	r3, #0
}
 8006182:	4618      	mov	r0, r3
 8006184:	3708      	adds	r7, #8
 8006186:	46bd      	mov	sp, r7
 8006188:	bd80      	pop	{r7, pc}

0800618a <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800618a:	b480      	push	{r7}
 800618c:	b083      	sub	sp, #12
 800618e:	af00      	add	r7, sp, #0
 8006190:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8006192:	bf00      	nop
 8006194:	370c      	adds	r7, #12
 8006196:	46bd      	mov	sp, r7
 8006198:	bc80      	pop	{r7}
 800619a:	4770      	bx	lr

0800619c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800619c:	b580      	push	{r7, lr}
 800619e:	b084      	sub	sp, #16
 80061a0:	af00      	add	r7, sp, #0
 80061a2:	6078      	str	r0, [r7, #4]
 80061a4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80061a6:	683b      	ldr	r3, [r7, #0]
 80061a8:	2b00      	cmp	r3, #0
 80061aa:	d109      	bne.n	80061c0 <HAL_TIM_PWM_Start+0x24>
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80061b2:	b2db      	uxtb	r3, r3
 80061b4:	2b01      	cmp	r3, #1
 80061b6:	bf14      	ite	ne
 80061b8:	2301      	movne	r3, #1
 80061ba:	2300      	moveq	r3, #0
 80061bc:	b2db      	uxtb	r3, r3
 80061be:	e022      	b.n	8006206 <HAL_TIM_PWM_Start+0x6a>
 80061c0:	683b      	ldr	r3, [r7, #0]
 80061c2:	2b04      	cmp	r3, #4
 80061c4:	d109      	bne.n	80061da <HAL_TIM_PWM_Start+0x3e>
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80061cc:	b2db      	uxtb	r3, r3
 80061ce:	2b01      	cmp	r3, #1
 80061d0:	bf14      	ite	ne
 80061d2:	2301      	movne	r3, #1
 80061d4:	2300      	moveq	r3, #0
 80061d6:	b2db      	uxtb	r3, r3
 80061d8:	e015      	b.n	8006206 <HAL_TIM_PWM_Start+0x6a>
 80061da:	683b      	ldr	r3, [r7, #0]
 80061dc:	2b08      	cmp	r3, #8
 80061de:	d109      	bne.n	80061f4 <HAL_TIM_PWM_Start+0x58>
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80061e6:	b2db      	uxtb	r3, r3
 80061e8:	2b01      	cmp	r3, #1
 80061ea:	bf14      	ite	ne
 80061ec:	2301      	movne	r3, #1
 80061ee:	2300      	moveq	r3, #0
 80061f0:	b2db      	uxtb	r3, r3
 80061f2:	e008      	b.n	8006206 <HAL_TIM_PWM_Start+0x6a>
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80061fa:	b2db      	uxtb	r3, r3
 80061fc:	2b01      	cmp	r3, #1
 80061fe:	bf14      	ite	ne
 8006200:	2301      	movne	r3, #1
 8006202:	2300      	moveq	r3, #0
 8006204:	b2db      	uxtb	r3, r3
 8006206:	2b00      	cmp	r3, #0
 8006208:	d001      	beq.n	800620e <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800620a:	2301      	movs	r3, #1
 800620c:	e05e      	b.n	80062cc <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800620e:	683b      	ldr	r3, [r7, #0]
 8006210:	2b00      	cmp	r3, #0
 8006212:	d104      	bne.n	800621e <HAL_TIM_PWM_Start+0x82>
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	2202      	movs	r2, #2
 8006218:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800621c:	e013      	b.n	8006246 <HAL_TIM_PWM_Start+0xaa>
 800621e:	683b      	ldr	r3, [r7, #0]
 8006220:	2b04      	cmp	r3, #4
 8006222:	d104      	bne.n	800622e <HAL_TIM_PWM_Start+0x92>
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	2202      	movs	r2, #2
 8006228:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800622c:	e00b      	b.n	8006246 <HAL_TIM_PWM_Start+0xaa>
 800622e:	683b      	ldr	r3, [r7, #0]
 8006230:	2b08      	cmp	r3, #8
 8006232:	d104      	bne.n	800623e <HAL_TIM_PWM_Start+0xa2>
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	2202      	movs	r2, #2
 8006238:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800623c:	e003      	b.n	8006246 <HAL_TIM_PWM_Start+0xaa>
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	2202      	movs	r2, #2
 8006242:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	2201      	movs	r2, #1
 800624c:	6839      	ldr	r1, [r7, #0]
 800624e:	4618      	mov	r0, r3
 8006250:	f000 fd74 	bl	8006d3c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	4a1e      	ldr	r2, [pc, #120]	; (80062d4 <HAL_TIM_PWM_Start+0x138>)
 800625a:	4293      	cmp	r3, r2
 800625c:	d107      	bne.n	800626e <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	681b      	ldr	r3, [r3, #0]
 8006262:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800626c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	4a18      	ldr	r2, [pc, #96]	; (80062d4 <HAL_TIM_PWM_Start+0x138>)
 8006274:	4293      	cmp	r3, r2
 8006276:	d00e      	beq.n	8006296 <HAL_TIM_PWM_Start+0xfa>
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006280:	d009      	beq.n	8006296 <HAL_TIM_PWM_Start+0xfa>
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	4a14      	ldr	r2, [pc, #80]	; (80062d8 <HAL_TIM_PWM_Start+0x13c>)
 8006288:	4293      	cmp	r3, r2
 800628a:	d004      	beq.n	8006296 <HAL_TIM_PWM_Start+0xfa>
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	4a12      	ldr	r2, [pc, #72]	; (80062dc <HAL_TIM_PWM_Start+0x140>)
 8006292:	4293      	cmp	r3, r2
 8006294:	d111      	bne.n	80062ba <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	689b      	ldr	r3, [r3, #8]
 800629c:	f003 0307 	and.w	r3, r3, #7
 80062a0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80062a2:	68fb      	ldr	r3, [r7, #12]
 80062a4:	2b06      	cmp	r3, #6
 80062a6:	d010      	beq.n	80062ca <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	681a      	ldr	r2, [r3, #0]
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	f042 0201 	orr.w	r2, r2, #1
 80062b6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80062b8:	e007      	b.n	80062ca <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	681a      	ldr	r2, [r3, #0]
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	f042 0201 	orr.w	r2, r2, #1
 80062c8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80062ca:	2300      	movs	r3, #0
}
 80062cc:	4618      	mov	r0, r3
 80062ce:	3710      	adds	r7, #16
 80062d0:	46bd      	mov	sp, r7
 80062d2:	bd80      	pop	{r7, pc}
 80062d4:	40012c00 	.word	0x40012c00
 80062d8:	40000400 	.word	0x40000400
 80062dc:	40000800 	.word	0x40000800

080062e0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80062e0:	b580      	push	{r7, lr}
 80062e2:	b082      	sub	sp, #8
 80062e4:	af00      	add	r7, sp, #0
 80062e6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	691b      	ldr	r3, [r3, #16]
 80062ee:	f003 0302 	and.w	r3, r3, #2
 80062f2:	2b02      	cmp	r3, #2
 80062f4:	d122      	bne.n	800633c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	68db      	ldr	r3, [r3, #12]
 80062fc:	f003 0302 	and.w	r3, r3, #2
 8006300:	2b02      	cmp	r3, #2
 8006302:	d11b      	bne.n	800633c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	f06f 0202 	mvn.w	r2, #2
 800630c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	2201      	movs	r2, #1
 8006312:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	699b      	ldr	r3, [r3, #24]
 800631a:	f003 0303 	and.w	r3, r3, #3
 800631e:	2b00      	cmp	r3, #0
 8006320:	d003      	beq.n	800632a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006322:	6878      	ldr	r0, [r7, #4]
 8006324:	f000 fa6f 	bl	8006806 <HAL_TIM_IC_CaptureCallback>
 8006328:	e005      	b.n	8006336 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800632a:	6878      	ldr	r0, [r7, #4]
 800632c:	f000 fa62 	bl	80067f4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006330:	6878      	ldr	r0, [r7, #4]
 8006332:	f000 fa71 	bl	8006818 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	2200      	movs	r2, #0
 800633a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	691b      	ldr	r3, [r3, #16]
 8006342:	f003 0304 	and.w	r3, r3, #4
 8006346:	2b04      	cmp	r3, #4
 8006348:	d122      	bne.n	8006390 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	68db      	ldr	r3, [r3, #12]
 8006350:	f003 0304 	and.w	r3, r3, #4
 8006354:	2b04      	cmp	r3, #4
 8006356:	d11b      	bne.n	8006390 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	f06f 0204 	mvn.w	r2, #4
 8006360:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	2202      	movs	r2, #2
 8006366:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	699b      	ldr	r3, [r3, #24]
 800636e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006372:	2b00      	cmp	r3, #0
 8006374:	d003      	beq.n	800637e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006376:	6878      	ldr	r0, [r7, #4]
 8006378:	f000 fa45 	bl	8006806 <HAL_TIM_IC_CaptureCallback>
 800637c:	e005      	b.n	800638a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800637e:	6878      	ldr	r0, [r7, #4]
 8006380:	f000 fa38 	bl	80067f4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006384:	6878      	ldr	r0, [r7, #4]
 8006386:	f000 fa47 	bl	8006818 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	2200      	movs	r2, #0
 800638e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	691b      	ldr	r3, [r3, #16]
 8006396:	f003 0308 	and.w	r3, r3, #8
 800639a:	2b08      	cmp	r3, #8
 800639c:	d122      	bne.n	80063e4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	68db      	ldr	r3, [r3, #12]
 80063a4:	f003 0308 	and.w	r3, r3, #8
 80063a8:	2b08      	cmp	r3, #8
 80063aa:	d11b      	bne.n	80063e4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	f06f 0208 	mvn.w	r2, #8
 80063b4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	2204      	movs	r2, #4
 80063ba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	69db      	ldr	r3, [r3, #28]
 80063c2:	f003 0303 	and.w	r3, r3, #3
 80063c6:	2b00      	cmp	r3, #0
 80063c8:	d003      	beq.n	80063d2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80063ca:	6878      	ldr	r0, [r7, #4]
 80063cc:	f000 fa1b 	bl	8006806 <HAL_TIM_IC_CaptureCallback>
 80063d0:	e005      	b.n	80063de <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80063d2:	6878      	ldr	r0, [r7, #4]
 80063d4:	f000 fa0e 	bl	80067f4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80063d8:	6878      	ldr	r0, [r7, #4]
 80063da:	f000 fa1d 	bl	8006818 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	2200      	movs	r2, #0
 80063e2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	691b      	ldr	r3, [r3, #16]
 80063ea:	f003 0310 	and.w	r3, r3, #16
 80063ee:	2b10      	cmp	r3, #16
 80063f0:	d122      	bne.n	8006438 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	68db      	ldr	r3, [r3, #12]
 80063f8:	f003 0310 	and.w	r3, r3, #16
 80063fc:	2b10      	cmp	r3, #16
 80063fe:	d11b      	bne.n	8006438 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	f06f 0210 	mvn.w	r2, #16
 8006408:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	2208      	movs	r2, #8
 800640e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	69db      	ldr	r3, [r3, #28]
 8006416:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800641a:	2b00      	cmp	r3, #0
 800641c:	d003      	beq.n	8006426 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800641e:	6878      	ldr	r0, [r7, #4]
 8006420:	f000 f9f1 	bl	8006806 <HAL_TIM_IC_CaptureCallback>
 8006424:	e005      	b.n	8006432 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006426:	6878      	ldr	r0, [r7, #4]
 8006428:	f000 f9e4 	bl	80067f4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800642c:	6878      	ldr	r0, [r7, #4]
 800642e:	f000 f9f3 	bl	8006818 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	2200      	movs	r2, #0
 8006436:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	691b      	ldr	r3, [r3, #16]
 800643e:	f003 0301 	and.w	r3, r3, #1
 8006442:	2b01      	cmp	r3, #1
 8006444:	d10e      	bne.n	8006464 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	68db      	ldr	r3, [r3, #12]
 800644c:	f003 0301 	and.w	r3, r3, #1
 8006450:	2b01      	cmp	r3, #1
 8006452:	d107      	bne.n	8006464 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	f06f 0201 	mvn.w	r2, #1
 800645c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800645e:	6878      	ldr	r0, [r7, #4]
 8006460:	f7fb fa56 	bl	8001910 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	691b      	ldr	r3, [r3, #16]
 800646a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800646e:	2b80      	cmp	r3, #128	; 0x80
 8006470:	d10e      	bne.n	8006490 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	681b      	ldr	r3, [r3, #0]
 8006476:	68db      	ldr	r3, [r3, #12]
 8006478:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800647c:	2b80      	cmp	r3, #128	; 0x80
 800647e:	d107      	bne.n	8006490 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006488:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800648a:	6878      	ldr	r0, [r7, #4]
 800648c:	f000 fd32 	bl	8006ef4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	691b      	ldr	r3, [r3, #16]
 8006496:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800649a:	2b40      	cmp	r3, #64	; 0x40
 800649c:	d10e      	bne.n	80064bc <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	68db      	ldr	r3, [r3, #12]
 80064a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80064a8:	2b40      	cmp	r3, #64	; 0x40
 80064aa:	d107      	bne.n	80064bc <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80064b4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80064b6:	6878      	ldr	r0, [r7, #4]
 80064b8:	f000 f9b7 	bl	800682a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	691b      	ldr	r3, [r3, #16]
 80064c2:	f003 0320 	and.w	r3, r3, #32
 80064c6:	2b20      	cmp	r3, #32
 80064c8:	d10e      	bne.n	80064e8 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	68db      	ldr	r3, [r3, #12]
 80064d0:	f003 0320 	and.w	r3, r3, #32
 80064d4:	2b20      	cmp	r3, #32
 80064d6:	d107      	bne.n	80064e8 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	f06f 0220 	mvn.w	r2, #32
 80064e0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80064e2:	6878      	ldr	r0, [r7, #4]
 80064e4:	f000 fcfd 	bl	8006ee2 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80064e8:	bf00      	nop
 80064ea:	3708      	adds	r7, #8
 80064ec:	46bd      	mov	sp, r7
 80064ee:	bd80      	pop	{r7, pc}

080064f0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80064f0:	b580      	push	{r7, lr}
 80064f2:	b084      	sub	sp, #16
 80064f4:	af00      	add	r7, sp, #0
 80064f6:	60f8      	str	r0, [r7, #12]
 80064f8:	60b9      	str	r1, [r7, #8]
 80064fa:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80064fc:	68fb      	ldr	r3, [r7, #12]
 80064fe:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006502:	2b01      	cmp	r3, #1
 8006504:	d101      	bne.n	800650a <HAL_TIM_PWM_ConfigChannel+0x1a>
 8006506:	2302      	movs	r3, #2
 8006508:	e0ac      	b.n	8006664 <HAL_TIM_PWM_ConfigChannel+0x174>
 800650a:	68fb      	ldr	r3, [r7, #12]
 800650c:	2201      	movs	r2, #1
 800650e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	2b0c      	cmp	r3, #12
 8006516:	f200 809f 	bhi.w	8006658 <HAL_TIM_PWM_ConfigChannel+0x168>
 800651a:	a201      	add	r2, pc, #4	; (adr r2, 8006520 <HAL_TIM_PWM_ConfigChannel+0x30>)
 800651c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006520:	08006555 	.word	0x08006555
 8006524:	08006659 	.word	0x08006659
 8006528:	08006659 	.word	0x08006659
 800652c:	08006659 	.word	0x08006659
 8006530:	08006595 	.word	0x08006595
 8006534:	08006659 	.word	0x08006659
 8006538:	08006659 	.word	0x08006659
 800653c:	08006659 	.word	0x08006659
 8006540:	080065d7 	.word	0x080065d7
 8006544:	08006659 	.word	0x08006659
 8006548:	08006659 	.word	0x08006659
 800654c:	08006659 	.word	0x08006659
 8006550:	08006617 	.word	0x08006617
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006554:	68fb      	ldr	r3, [r7, #12]
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	68b9      	ldr	r1, [r7, #8]
 800655a:	4618      	mov	r0, r3
 800655c:	f000 f9d0 	bl	8006900 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006560:	68fb      	ldr	r3, [r7, #12]
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	699a      	ldr	r2, [r3, #24]
 8006566:	68fb      	ldr	r3, [r7, #12]
 8006568:	681b      	ldr	r3, [r3, #0]
 800656a:	f042 0208 	orr.w	r2, r2, #8
 800656e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006570:	68fb      	ldr	r3, [r7, #12]
 8006572:	681b      	ldr	r3, [r3, #0]
 8006574:	699a      	ldr	r2, [r3, #24]
 8006576:	68fb      	ldr	r3, [r7, #12]
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	f022 0204 	bic.w	r2, r2, #4
 800657e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006580:	68fb      	ldr	r3, [r7, #12]
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	6999      	ldr	r1, [r3, #24]
 8006586:	68bb      	ldr	r3, [r7, #8]
 8006588:	691a      	ldr	r2, [r3, #16]
 800658a:	68fb      	ldr	r3, [r7, #12]
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	430a      	orrs	r2, r1
 8006590:	619a      	str	r2, [r3, #24]
      break;
 8006592:	e062      	b.n	800665a <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006594:	68fb      	ldr	r3, [r7, #12]
 8006596:	681b      	ldr	r3, [r3, #0]
 8006598:	68b9      	ldr	r1, [r7, #8]
 800659a:	4618      	mov	r0, r3
 800659c:	f000 fa16 	bl	80069cc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80065a0:	68fb      	ldr	r3, [r7, #12]
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	699a      	ldr	r2, [r3, #24]
 80065a6:	68fb      	ldr	r3, [r7, #12]
 80065a8:	681b      	ldr	r3, [r3, #0]
 80065aa:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80065ae:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80065b0:	68fb      	ldr	r3, [r7, #12]
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	699a      	ldr	r2, [r3, #24]
 80065b6:	68fb      	ldr	r3, [r7, #12]
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80065be:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80065c0:	68fb      	ldr	r3, [r7, #12]
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	6999      	ldr	r1, [r3, #24]
 80065c6:	68bb      	ldr	r3, [r7, #8]
 80065c8:	691b      	ldr	r3, [r3, #16]
 80065ca:	021a      	lsls	r2, r3, #8
 80065cc:	68fb      	ldr	r3, [r7, #12]
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	430a      	orrs	r2, r1
 80065d2:	619a      	str	r2, [r3, #24]
      break;
 80065d4:	e041      	b.n	800665a <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80065d6:	68fb      	ldr	r3, [r7, #12]
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	68b9      	ldr	r1, [r7, #8]
 80065dc:	4618      	mov	r0, r3
 80065de:	f000 fa5f 	bl	8006aa0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80065e2:	68fb      	ldr	r3, [r7, #12]
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	69da      	ldr	r2, [r3, #28]
 80065e8:	68fb      	ldr	r3, [r7, #12]
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	f042 0208 	orr.w	r2, r2, #8
 80065f0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80065f2:	68fb      	ldr	r3, [r7, #12]
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	69da      	ldr	r2, [r3, #28]
 80065f8:	68fb      	ldr	r3, [r7, #12]
 80065fa:	681b      	ldr	r3, [r3, #0]
 80065fc:	f022 0204 	bic.w	r2, r2, #4
 8006600:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006602:	68fb      	ldr	r3, [r7, #12]
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	69d9      	ldr	r1, [r3, #28]
 8006608:	68bb      	ldr	r3, [r7, #8]
 800660a:	691a      	ldr	r2, [r3, #16]
 800660c:	68fb      	ldr	r3, [r7, #12]
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	430a      	orrs	r2, r1
 8006612:	61da      	str	r2, [r3, #28]
      break;
 8006614:	e021      	b.n	800665a <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006616:	68fb      	ldr	r3, [r7, #12]
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	68b9      	ldr	r1, [r7, #8]
 800661c:	4618      	mov	r0, r3
 800661e:	f000 faa9 	bl	8006b74 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006622:	68fb      	ldr	r3, [r7, #12]
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	69da      	ldr	r2, [r3, #28]
 8006628:	68fb      	ldr	r3, [r7, #12]
 800662a:	681b      	ldr	r3, [r3, #0]
 800662c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006630:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006632:	68fb      	ldr	r3, [r7, #12]
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	69da      	ldr	r2, [r3, #28]
 8006638:	68fb      	ldr	r3, [r7, #12]
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006640:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006642:	68fb      	ldr	r3, [r7, #12]
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	69d9      	ldr	r1, [r3, #28]
 8006648:	68bb      	ldr	r3, [r7, #8]
 800664a:	691b      	ldr	r3, [r3, #16]
 800664c:	021a      	lsls	r2, r3, #8
 800664e:	68fb      	ldr	r3, [r7, #12]
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	430a      	orrs	r2, r1
 8006654:	61da      	str	r2, [r3, #28]
      break;
 8006656:	e000      	b.n	800665a <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 8006658:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800665a:	68fb      	ldr	r3, [r7, #12]
 800665c:	2200      	movs	r2, #0
 800665e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006662:	2300      	movs	r3, #0
}
 8006664:	4618      	mov	r0, r3
 8006666:	3710      	adds	r7, #16
 8006668:	46bd      	mov	sp, r7
 800666a:	bd80      	pop	{r7, pc}

0800666c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800666c:	b580      	push	{r7, lr}
 800666e:	b084      	sub	sp, #16
 8006670:	af00      	add	r7, sp, #0
 8006672:	6078      	str	r0, [r7, #4]
 8006674:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800667c:	2b01      	cmp	r3, #1
 800667e:	d101      	bne.n	8006684 <HAL_TIM_ConfigClockSource+0x18>
 8006680:	2302      	movs	r3, #2
 8006682:	e0b3      	b.n	80067ec <HAL_TIM_ConfigClockSource+0x180>
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	2201      	movs	r2, #1
 8006688:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	2202      	movs	r2, #2
 8006690:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	689b      	ldr	r3, [r3, #8]
 800669a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800669c:	68fb      	ldr	r3, [r7, #12]
 800669e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80066a2:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80066a4:	68fb      	ldr	r3, [r7, #12]
 80066a6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80066aa:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	681b      	ldr	r3, [r3, #0]
 80066b0:	68fa      	ldr	r2, [r7, #12]
 80066b2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80066b4:	683b      	ldr	r3, [r7, #0]
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80066bc:	d03e      	beq.n	800673c <HAL_TIM_ConfigClockSource+0xd0>
 80066be:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80066c2:	f200 8087 	bhi.w	80067d4 <HAL_TIM_ConfigClockSource+0x168>
 80066c6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80066ca:	f000 8085 	beq.w	80067d8 <HAL_TIM_ConfigClockSource+0x16c>
 80066ce:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80066d2:	d87f      	bhi.n	80067d4 <HAL_TIM_ConfigClockSource+0x168>
 80066d4:	2b70      	cmp	r3, #112	; 0x70
 80066d6:	d01a      	beq.n	800670e <HAL_TIM_ConfigClockSource+0xa2>
 80066d8:	2b70      	cmp	r3, #112	; 0x70
 80066da:	d87b      	bhi.n	80067d4 <HAL_TIM_ConfigClockSource+0x168>
 80066dc:	2b60      	cmp	r3, #96	; 0x60
 80066de:	d050      	beq.n	8006782 <HAL_TIM_ConfigClockSource+0x116>
 80066e0:	2b60      	cmp	r3, #96	; 0x60
 80066e2:	d877      	bhi.n	80067d4 <HAL_TIM_ConfigClockSource+0x168>
 80066e4:	2b50      	cmp	r3, #80	; 0x50
 80066e6:	d03c      	beq.n	8006762 <HAL_TIM_ConfigClockSource+0xf6>
 80066e8:	2b50      	cmp	r3, #80	; 0x50
 80066ea:	d873      	bhi.n	80067d4 <HAL_TIM_ConfigClockSource+0x168>
 80066ec:	2b40      	cmp	r3, #64	; 0x40
 80066ee:	d058      	beq.n	80067a2 <HAL_TIM_ConfigClockSource+0x136>
 80066f0:	2b40      	cmp	r3, #64	; 0x40
 80066f2:	d86f      	bhi.n	80067d4 <HAL_TIM_ConfigClockSource+0x168>
 80066f4:	2b30      	cmp	r3, #48	; 0x30
 80066f6:	d064      	beq.n	80067c2 <HAL_TIM_ConfigClockSource+0x156>
 80066f8:	2b30      	cmp	r3, #48	; 0x30
 80066fa:	d86b      	bhi.n	80067d4 <HAL_TIM_ConfigClockSource+0x168>
 80066fc:	2b20      	cmp	r3, #32
 80066fe:	d060      	beq.n	80067c2 <HAL_TIM_ConfigClockSource+0x156>
 8006700:	2b20      	cmp	r3, #32
 8006702:	d867      	bhi.n	80067d4 <HAL_TIM_ConfigClockSource+0x168>
 8006704:	2b00      	cmp	r3, #0
 8006706:	d05c      	beq.n	80067c2 <HAL_TIM_ConfigClockSource+0x156>
 8006708:	2b10      	cmp	r3, #16
 800670a:	d05a      	beq.n	80067c2 <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 800670c:	e062      	b.n	80067d4 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	6818      	ldr	r0, [r3, #0]
 8006712:	683b      	ldr	r3, [r7, #0]
 8006714:	6899      	ldr	r1, [r3, #8]
 8006716:	683b      	ldr	r3, [r7, #0]
 8006718:	685a      	ldr	r2, [r3, #4]
 800671a:	683b      	ldr	r3, [r7, #0]
 800671c:	68db      	ldr	r3, [r3, #12]
 800671e:	f000 faee 	bl	8006cfe <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	689b      	ldr	r3, [r3, #8]
 8006728:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800672a:	68fb      	ldr	r3, [r7, #12]
 800672c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8006730:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	681b      	ldr	r3, [r3, #0]
 8006736:	68fa      	ldr	r2, [r7, #12]
 8006738:	609a      	str	r2, [r3, #8]
      break;
 800673a:	e04e      	b.n	80067da <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	6818      	ldr	r0, [r3, #0]
 8006740:	683b      	ldr	r3, [r7, #0]
 8006742:	6899      	ldr	r1, [r3, #8]
 8006744:	683b      	ldr	r3, [r7, #0]
 8006746:	685a      	ldr	r2, [r3, #4]
 8006748:	683b      	ldr	r3, [r7, #0]
 800674a:	68db      	ldr	r3, [r3, #12]
 800674c:	f000 fad7 	bl	8006cfe <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	689a      	ldr	r2, [r3, #8]
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800675e:	609a      	str	r2, [r3, #8]
      break;
 8006760:	e03b      	b.n	80067da <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	6818      	ldr	r0, [r3, #0]
 8006766:	683b      	ldr	r3, [r7, #0]
 8006768:	6859      	ldr	r1, [r3, #4]
 800676a:	683b      	ldr	r3, [r7, #0]
 800676c:	68db      	ldr	r3, [r3, #12]
 800676e:	461a      	mov	r2, r3
 8006770:	f000 fa4e 	bl	8006c10 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	2150      	movs	r1, #80	; 0x50
 800677a:	4618      	mov	r0, r3
 800677c:	f000 faa5 	bl	8006cca <TIM_ITRx_SetConfig>
      break;
 8006780:	e02b      	b.n	80067da <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	6818      	ldr	r0, [r3, #0]
 8006786:	683b      	ldr	r3, [r7, #0]
 8006788:	6859      	ldr	r1, [r3, #4]
 800678a:	683b      	ldr	r3, [r7, #0]
 800678c:	68db      	ldr	r3, [r3, #12]
 800678e:	461a      	mov	r2, r3
 8006790:	f000 fa6c 	bl	8006c6c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	2160      	movs	r1, #96	; 0x60
 800679a:	4618      	mov	r0, r3
 800679c:	f000 fa95 	bl	8006cca <TIM_ITRx_SetConfig>
      break;
 80067a0:	e01b      	b.n	80067da <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	6818      	ldr	r0, [r3, #0]
 80067a6:	683b      	ldr	r3, [r7, #0]
 80067a8:	6859      	ldr	r1, [r3, #4]
 80067aa:	683b      	ldr	r3, [r7, #0]
 80067ac:	68db      	ldr	r3, [r3, #12]
 80067ae:	461a      	mov	r2, r3
 80067b0:	f000 fa2e 	bl	8006c10 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	2140      	movs	r1, #64	; 0x40
 80067ba:	4618      	mov	r0, r3
 80067bc:	f000 fa85 	bl	8006cca <TIM_ITRx_SetConfig>
      break;
 80067c0:	e00b      	b.n	80067da <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	681a      	ldr	r2, [r3, #0]
 80067c6:	683b      	ldr	r3, [r7, #0]
 80067c8:	681b      	ldr	r3, [r3, #0]
 80067ca:	4619      	mov	r1, r3
 80067cc:	4610      	mov	r0, r2
 80067ce:	f000 fa7c 	bl	8006cca <TIM_ITRx_SetConfig>
        break;
 80067d2:	e002      	b.n	80067da <HAL_TIM_ConfigClockSource+0x16e>
      break;
 80067d4:	bf00      	nop
 80067d6:	e000      	b.n	80067da <HAL_TIM_ConfigClockSource+0x16e>
      break;
 80067d8:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	2201      	movs	r2, #1
 80067de:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	2200      	movs	r2, #0
 80067e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80067ea:	2300      	movs	r3, #0
}
 80067ec:	4618      	mov	r0, r3
 80067ee:	3710      	adds	r7, #16
 80067f0:	46bd      	mov	sp, r7
 80067f2:	bd80      	pop	{r7, pc}

080067f4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80067f4:	b480      	push	{r7}
 80067f6:	b083      	sub	sp, #12
 80067f8:	af00      	add	r7, sp, #0
 80067fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80067fc:	bf00      	nop
 80067fe:	370c      	adds	r7, #12
 8006800:	46bd      	mov	sp, r7
 8006802:	bc80      	pop	{r7}
 8006804:	4770      	bx	lr

08006806 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006806:	b480      	push	{r7}
 8006808:	b083      	sub	sp, #12
 800680a:	af00      	add	r7, sp, #0
 800680c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800680e:	bf00      	nop
 8006810:	370c      	adds	r7, #12
 8006812:	46bd      	mov	sp, r7
 8006814:	bc80      	pop	{r7}
 8006816:	4770      	bx	lr

08006818 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006818:	b480      	push	{r7}
 800681a:	b083      	sub	sp, #12
 800681c:	af00      	add	r7, sp, #0
 800681e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006820:	bf00      	nop
 8006822:	370c      	adds	r7, #12
 8006824:	46bd      	mov	sp, r7
 8006826:	bc80      	pop	{r7}
 8006828:	4770      	bx	lr

0800682a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800682a:	b480      	push	{r7}
 800682c:	b083      	sub	sp, #12
 800682e:	af00      	add	r7, sp, #0
 8006830:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006832:	bf00      	nop
 8006834:	370c      	adds	r7, #12
 8006836:	46bd      	mov	sp, r7
 8006838:	bc80      	pop	{r7}
 800683a:	4770      	bx	lr

0800683c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800683c:	b480      	push	{r7}
 800683e:	b085      	sub	sp, #20
 8006840:	af00      	add	r7, sp, #0
 8006842:	6078      	str	r0, [r7, #4]
 8006844:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	4a29      	ldr	r2, [pc, #164]	; (80068f4 <TIM_Base_SetConfig+0xb8>)
 8006850:	4293      	cmp	r3, r2
 8006852:	d00b      	beq.n	800686c <TIM_Base_SetConfig+0x30>
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800685a:	d007      	beq.n	800686c <TIM_Base_SetConfig+0x30>
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	4a26      	ldr	r2, [pc, #152]	; (80068f8 <TIM_Base_SetConfig+0xbc>)
 8006860:	4293      	cmp	r3, r2
 8006862:	d003      	beq.n	800686c <TIM_Base_SetConfig+0x30>
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	4a25      	ldr	r2, [pc, #148]	; (80068fc <TIM_Base_SetConfig+0xc0>)
 8006868:	4293      	cmp	r3, r2
 800686a:	d108      	bne.n	800687e <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800686c:	68fb      	ldr	r3, [r7, #12]
 800686e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006872:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006874:	683b      	ldr	r3, [r7, #0]
 8006876:	685b      	ldr	r3, [r3, #4]
 8006878:	68fa      	ldr	r2, [r7, #12]
 800687a:	4313      	orrs	r3, r2
 800687c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	4a1c      	ldr	r2, [pc, #112]	; (80068f4 <TIM_Base_SetConfig+0xb8>)
 8006882:	4293      	cmp	r3, r2
 8006884:	d00b      	beq.n	800689e <TIM_Base_SetConfig+0x62>
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800688c:	d007      	beq.n	800689e <TIM_Base_SetConfig+0x62>
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	4a19      	ldr	r2, [pc, #100]	; (80068f8 <TIM_Base_SetConfig+0xbc>)
 8006892:	4293      	cmp	r3, r2
 8006894:	d003      	beq.n	800689e <TIM_Base_SetConfig+0x62>
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	4a18      	ldr	r2, [pc, #96]	; (80068fc <TIM_Base_SetConfig+0xc0>)
 800689a:	4293      	cmp	r3, r2
 800689c:	d108      	bne.n	80068b0 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800689e:	68fb      	ldr	r3, [r7, #12]
 80068a0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80068a4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80068a6:	683b      	ldr	r3, [r7, #0]
 80068a8:	68db      	ldr	r3, [r3, #12]
 80068aa:	68fa      	ldr	r2, [r7, #12]
 80068ac:	4313      	orrs	r3, r2
 80068ae:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80068b0:	68fb      	ldr	r3, [r7, #12]
 80068b2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80068b6:	683b      	ldr	r3, [r7, #0]
 80068b8:	695b      	ldr	r3, [r3, #20]
 80068ba:	4313      	orrs	r3, r2
 80068bc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	68fa      	ldr	r2, [r7, #12]
 80068c2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80068c4:	683b      	ldr	r3, [r7, #0]
 80068c6:	689a      	ldr	r2, [r3, #8]
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80068cc:	683b      	ldr	r3, [r7, #0]
 80068ce:	681a      	ldr	r2, [r3, #0]
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	4a07      	ldr	r2, [pc, #28]	; (80068f4 <TIM_Base_SetConfig+0xb8>)
 80068d8:	4293      	cmp	r3, r2
 80068da:	d103      	bne.n	80068e4 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80068dc:	683b      	ldr	r3, [r7, #0]
 80068de:	691a      	ldr	r2, [r3, #16]
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	2201      	movs	r2, #1
 80068e8:	615a      	str	r2, [r3, #20]
}
 80068ea:	bf00      	nop
 80068ec:	3714      	adds	r7, #20
 80068ee:	46bd      	mov	sp, r7
 80068f0:	bc80      	pop	{r7}
 80068f2:	4770      	bx	lr
 80068f4:	40012c00 	.word	0x40012c00
 80068f8:	40000400 	.word	0x40000400
 80068fc:	40000800 	.word	0x40000800

08006900 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006900:	b480      	push	{r7}
 8006902:	b087      	sub	sp, #28
 8006904:	af00      	add	r7, sp, #0
 8006906:	6078      	str	r0, [r7, #4]
 8006908:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	6a1b      	ldr	r3, [r3, #32]
 800690e:	f023 0201 	bic.w	r2, r3, #1
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	6a1b      	ldr	r3, [r3, #32]
 800691a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	685b      	ldr	r3, [r3, #4]
 8006920:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	699b      	ldr	r3, [r3, #24]
 8006926:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006928:	68fb      	ldr	r3, [r7, #12]
 800692a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800692e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006930:	68fb      	ldr	r3, [r7, #12]
 8006932:	f023 0303 	bic.w	r3, r3, #3
 8006936:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006938:	683b      	ldr	r3, [r7, #0]
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	68fa      	ldr	r2, [r7, #12]
 800693e:	4313      	orrs	r3, r2
 8006940:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006942:	697b      	ldr	r3, [r7, #20]
 8006944:	f023 0302 	bic.w	r3, r3, #2
 8006948:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800694a:	683b      	ldr	r3, [r7, #0]
 800694c:	689b      	ldr	r3, [r3, #8]
 800694e:	697a      	ldr	r2, [r7, #20]
 8006950:	4313      	orrs	r3, r2
 8006952:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	4a1c      	ldr	r2, [pc, #112]	; (80069c8 <TIM_OC1_SetConfig+0xc8>)
 8006958:	4293      	cmp	r3, r2
 800695a:	d10c      	bne.n	8006976 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800695c:	697b      	ldr	r3, [r7, #20]
 800695e:	f023 0308 	bic.w	r3, r3, #8
 8006962:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006964:	683b      	ldr	r3, [r7, #0]
 8006966:	68db      	ldr	r3, [r3, #12]
 8006968:	697a      	ldr	r2, [r7, #20]
 800696a:	4313      	orrs	r3, r2
 800696c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800696e:	697b      	ldr	r3, [r7, #20]
 8006970:	f023 0304 	bic.w	r3, r3, #4
 8006974:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	4a13      	ldr	r2, [pc, #76]	; (80069c8 <TIM_OC1_SetConfig+0xc8>)
 800697a:	4293      	cmp	r3, r2
 800697c:	d111      	bne.n	80069a2 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800697e:	693b      	ldr	r3, [r7, #16]
 8006980:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006984:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006986:	693b      	ldr	r3, [r7, #16]
 8006988:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800698c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800698e:	683b      	ldr	r3, [r7, #0]
 8006990:	695b      	ldr	r3, [r3, #20]
 8006992:	693a      	ldr	r2, [r7, #16]
 8006994:	4313      	orrs	r3, r2
 8006996:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006998:	683b      	ldr	r3, [r7, #0]
 800699a:	699b      	ldr	r3, [r3, #24]
 800699c:	693a      	ldr	r2, [r7, #16]
 800699e:	4313      	orrs	r3, r2
 80069a0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	693a      	ldr	r2, [r7, #16]
 80069a6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	68fa      	ldr	r2, [r7, #12]
 80069ac:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80069ae:	683b      	ldr	r3, [r7, #0]
 80069b0:	685a      	ldr	r2, [r3, #4]
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	697a      	ldr	r2, [r7, #20]
 80069ba:	621a      	str	r2, [r3, #32]
}
 80069bc:	bf00      	nop
 80069be:	371c      	adds	r7, #28
 80069c0:	46bd      	mov	sp, r7
 80069c2:	bc80      	pop	{r7}
 80069c4:	4770      	bx	lr
 80069c6:	bf00      	nop
 80069c8:	40012c00 	.word	0x40012c00

080069cc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80069cc:	b480      	push	{r7}
 80069ce:	b087      	sub	sp, #28
 80069d0:	af00      	add	r7, sp, #0
 80069d2:	6078      	str	r0, [r7, #4]
 80069d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	6a1b      	ldr	r3, [r3, #32]
 80069da:	f023 0210 	bic.w	r2, r3, #16
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	6a1b      	ldr	r3, [r3, #32]
 80069e6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	685b      	ldr	r3, [r3, #4]
 80069ec:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	699b      	ldr	r3, [r3, #24]
 80069f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80069f4:	68fb      	ldr	r3, [r7, #12]
 80069f6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80069fa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80069fc:	68fb      	ldr	r3, [r7, #12]
 80069fe:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006a02:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006a04:	683b      	ldr	r3, [r7, #0]
 8006a06:	681b      	ldr	r3, [r3, #0]
 8006a08:	021b      	lsls	r3, r3, #8
 8006a0a:	68fa      	ldr	r2, [r7, #12]
 8006a0c:	4313      	orrs	r3, r2
 8006a0e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006a10:	697b      	ldr	r3, [r7, #20]
 8006a12:	f023 0320 	bic.w	r3, r3, #32
 8006a16:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006a18:	683b      	ldr	r3, [r7, #0]
 8006a1a:	689b      	ldr	r3, [r3, #8]
 8006a1c:	011b      	lsls	r3, r3, #4
 8006a1e:	697a      	ldr	r2, [r7, #20]
 8006a20:	4313      	orrs	r3, r2
 8006a22:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	4a1d      	ldr	r2, [pc, #116]	; (8006a9c <TIM_OC2_SetConfig+0xd0>)
 8006a28:	4293      	cmp	r3, r2
 8006a2a:	d10d      	bne.n	8006a48 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006a2c:	697b      	ldr	r3, [r7, #20]
 8006a2e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006a32:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006a34:	683b      	ldr	r3, [r7, #0]
 8006a36:	68db      	ldr	r3, [r3, #12]
 8006a38:	011b      	lsls	r3, r3, #4
 8006a3a:	697a      	ldr	r2, [r7, #20]
 8006a3c:	4313      	orrs	r3, r2
 8006a3e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006a40:	697b      	ldr	r3, [r7, #20]
 8006a42:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006a46:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	4a14      	ldr	r2, [pc, #80]	; (8006a9c <TIM_OC2_SetConfig+0xd0>)
 8006a4c:	4293      	cmp	r3, r2
 8006a4e:	d113      	bne.n	8006a78 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006a50:	693b      	ldr	r3, [r7, #16]
 8006a52:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006a56:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006a58:	693b      	ldr	r3, [r7, #16]
 8006a5a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006a5e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006a60:	683b      	ldr	r3, [r7, #0]
 8006a62:	695b      	ldr	r3, [r3, #20]
 8006a64:	009b      	lsls	r3, r3, #2
 8006a66:	693a      	ldr	r2, [r7, #16]
 8006a68:	4313      	orrs	r3, r2
 8006a6a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006a6c:	683b      	ldr	r3, [r7, #0]
 8006a6e:	699b      	ldr	r3, [r3, #24]
 8006a70:	009b      	lsls	r3, r3, #2
 8006a72:	693a      	ldr	r2, [r7, #16]
 8006a74:	4313      	orrs	r3, r2
 8006a76:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	693a      	ldr	r2, [r7, #16]
 8006a7c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	68fa      	ldr	r2, [r7, #12]
 8006a82:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006a84:	683b      	ldr	r3, [r7, #0]
 8006a86:	685a      	ldr	r2, [r3, #4]
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	697a      	ldr	r2, [r7, #20]
 8006a90:	621a      	str	r2, [r3, #32]
}
 8006a92:	bf00      	nop
 8006a94:	371c      	adds	r7, #28
 8006a96:	46bd      	mov	sp, r7
 8006a98:	bc80      	pop	{r7}
 8006a9a:	4770      	bx	lr
 8006a9c:	40012c00 	.word	0x40012c00

08006aa0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006aa0:	b480      	push	{r7}
 8006aa2:	b087      	sub	sp, #28
 8006aa4:	af00      	add	r7, sp, #0
 8006aa6:	6078      	str	r0, [r7, #4]
 8006aa8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	6a1b      	ldr	r3, [r3, #32]
 8006aae:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	6a1b      	ldr	r3, [r3, #32]
 8006aba:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	685b      	ldr	r3, [r3, #4]
 8006ac0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	69db      	ldr	r3, [r3, #28]
 8006ac6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006ac8:	68fb      	ldr	r3, [r7, #12]
 8006aca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006ace:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006ad0:	68fb      	ldr	r3, [r7, #12]
 8006ad2:	f023 0303 	bic.w	r3, r3, #3
 8006ad6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006ad8:	683b      	ldr	r3, [r7, #0]
 8006ada:	681b      	ldr	r3, [r3, #0]
 8006adc:	68fa      	ldr	r2, [r7, #12]
 8006ade:	4313      	orrs	r3, r2
 8006ae0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006ae2:	697b      	ldr	r3, [r7, #20]
 8006ae4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006ae8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006aea:	683b      	ldr	r3, [r7, #0]
 8006aec:	689b      	ldr	r3, [r3, #8]
 8006aee:	021b      	lsls	r3, r3, #8
 8006af0:	697a      	ldr	r2, [r7, #20]
 8006af2:	4313      	orrs	r3, r2
 8006af4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	4a1d      	ldr	r2, [pc, #116]	; (8006b70 <TIM_OC3_SetConfig+0xd0>)
 8006afa:	4293      	cmp	r3, r2
 8006afc:	d10d      	bne.n	8006b1a <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006afe:	697b      	ldr	r3, [r7, #20]
 8006b00:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006b04:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006b06:	683b      	ldr	r3, [r7, #0]
 8006b08:	68db      	ldr	r3, [r3, #12]
 8006b0a:	021b      	lsls	r3, r3, #8
 8006b0c:	697a      	ldr	r2, [r7, #20]
 8006b0e:	4313      	orrs	r3, r2
 8006b10:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006b12:	697b      	ldr	r3, [r7, #20]
 8006b14:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006b18:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	4a14      	ldr	r2, [pc, #80]	; (8006b70 <TIM_OC3_SetConfig+0xd0>)
 8006b1e:	4293      	cmp	r3, r2
 8006b20:	d113      	bne.n	8006b4a <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006b22:	693b      	ldr	r3, [r7, #16]
 8006b24:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006b28:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006b2a:	693b      	ldr	r3, [r7, #16]
 8006b2c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006b30:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006b32:	683b      	ldr	r3, [r7, #0]
 8006b34:	695b      	ldr	r3, [r3, #20]
 8006b36:	011b      	lsls	r3, r3, #4
 8006b38:	693a      	ldr	r2, [r7, #16]
 8006b3a:	4313      	orrs	r3, r2
 8006b3c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006b3e:	683b      	ldr	r3, [r7, #0]
 8006b40:	699b      	ldr	r3, [r3, #24]
 8006b42:	011b      	lsls	r3, r3, #4
 8006b44:	693a      	ldr	r2, [r7, #16]
 8006b46:	4313      	orrs	r3, r2
 8006b48:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	693a      	ldr	r2, [r7, #16]
 8006b4e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	68fa      	ldr	r2, [r7, #12]
 8006b54:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006b56:	683b      	ldr	r3, [r7, #0]
 8006b58:	685a      	ldr	r2, [r3, #4]
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	697a      	ldr	r2, [r7, #20]
 8006b62:	621a      	str	r2, [r3, #32]
}
 8006b64:	bf00      	nop
 8006b66:	371c      	adds	r7, #28
 8006b68:	46bd      	mov	sp, r7
 8006b6a:	bc80      	pop	{r7}
 8006b6c:	4770      	bx	lr
 8006b6e:	bf00      	nop
 8006b70:	40012c00 	.word	0x40012c00

08006b74 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006b74:	b480      	push	{r7}
 8006b76:	b087      	sub	sp, #28
 8006b78:	af00      	add	r7, sp, #0
 8006b7a:	6078      	str	r0, [r7, #4]
 8006b7c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	6a1b      	ldr	r3, [r3, #32]
 8006b82:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	6a1b      	ldr	r3, [r3, #32]
 8006b8e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	685b      	ldr	r3, [r3, #4]
 8006b94:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	69db      	ldr	r3, [r3, #28]
 8006b9a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006b9c:	68fb      	ldr	r3, [r7, #12]
 8006b9e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006ba2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006ba4:	68fb      	ldr	r3, [r7, #12]
 8006ba6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006baa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006bac:	683b      	ldr	r3, [r7, #0]
 8006bae:	681b      	ldr	r3, [r3, #0]
 8006bb0:	021b      	lsls	r3, r3, #8
 8006bb2:	68fa      	ldr	r2, [r7, #12]
 8006bb4:	4313      	orrs	r3, r2
 8006bb6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006bb8:	693b      	ldr	r3, [r7, #16]
 8006bba:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006bbe:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006bc0:	683b      	ldr	r3, [r7, #0]
 8006bc2:	689b      	ldr	r3, [r3, #8]
 8006bc4:	031b      	lsls	r3, r3, #12
 8006bc6:	693a      	ldr	r2, [r7, #16]
 8006bc8:	4313      	orrs	r3, r2
 8006bca:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	4a0f      	ldr	r2, [pc, #60]	; (8006c0c <TIM_OC4_SetConfig+0x98>)
 8006bd0:	4293      	cmp	r3, r2
 8006bd2:	d109      	bne.n	8006be8 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006bd4:	697b      	ldr	r3, [r7, #20]
 8006bd6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006bda:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006bdc:	683b      	ldr	r3, [r7, #0]
 8006bde:	695b      	ldr	r3, [r3, #20]
 8006be0:	019b      	lsls	r3, r3, #6
 8006be2:	697a      	ldr	r2, [r7, #20]
 8006be4:	4313      	orrs	r3, r2
 8006be6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	697a      	ldr	r2, [r7, #20]
 8006bec:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	68fa      	ldr	r2, [r7, #12]
 8006bf2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006bf4:	683b      	ldr	r3, [r7, #0]
 8006bf6:	685a      	ldr	r2, [r3, #4]
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	693a      	ldr	r2, [r7, #16]
 8006c00:	621a      	str	r2, [r3, #32]
}
 8006c02:	bf00      	nop
 8006c04:	371c      	adds	r7, #28
 8006c06:	46bd      	mov	sp, r7
 8006c08:	bc80      	pop	{r7}
 8006c0a:	4770      	bx	lr
 8006c0c:	40012c00 	.word	0x40012c00

08006c10 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006c10:	b480      	push	{r7}
 8006c12:	b087      	sub	sp, #28
 8006c14:	af00      	add	r7, sp, #0
 8006c16:	60f8      	str	r0, [r7, #12]
 8006c18:	60b9      	str	r1, [r7, #8]
 8006c1a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006c1c:	68fb      	ldr	r3, [r7, #12]
 8006c1e:	6a1b      	ldr	r3, [r3, #32]
 8006c20:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006c22:	68fb      	ldr	r3, [r7, #12]
 8006c24:	6a1b      	ldr	r3, [r3, #32]
 8006c26:	f023 0201 	bic.w	r2, r3, #1
 8006c2a:	68fb      	ldr	r3, [r7, #12]
 8006c2c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006c2e:	68fb      	ldr	r3, [r7, #12]
 8006c30:	699b      	ldr	r3, [r3, #24]
 8006c32:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006c34:	693b      	ldr	r3, [r7, #16]
 8006c36:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006c3a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	011b      	lsls	r3, r3, #4
 8006c40:	693a      	ldr	r2, [r7, #16]
 8006c42:	4313      	orrs	r3, r2
 8006c44:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006c46:	697b      	ldr	r3, [r7, #20]
 8006c48:	f023 030a 	bic.w	r3, r3, #10
 8006c4c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006c4e:	697a      	ldr	r2, [r7, #20]
 8006c50:	68bb      	ldr	r3, [r7, #8]
 8006c52:	4313      	orrs	r3, r2
 8006c54:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006c56:	68fb      	ldr	r3, [r7, #12]
 8006c58:	693a      	ldr	r2, [r7, #16]
 8006c5a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006c5c:	68fb      	ldr	r3, [r7, #12]
 8006c5e:	697a      	ldr	r2, [r7, #20]
 8006c60:	621a      	str	r2, [r3, #32]
}
 8006c62:	bf00      	nop
 8006c64:	371c      	adds	r7, #28
 8006c66:	46bd      	mov	sp, r7
 8006c68:	bc80      	pop	{r7}
 8006c6a:	4770      	bx	lr

08006c6c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006c6c:	b480      	push	{r7}
 8006c6e:	b087      	sub	sp, #28
 8006c70:	af00      	add	r7, sp, #0
 8006c72:	60f8      	str	r0, [r7, #12]
 8006c74:	60b9      	str	r1, [r7, #8]
 8006c76:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006c78:	68fb      	ldr	r3, [r7, #12]
 8006c7a:	6a1b      	ldr	r3, [r3, #32]
 8006c7c:	f023 0210 	bic.w	r2, r3, #16
 8006c80:	68fb      	ldr	r3, [r7, #12]
 8006c82:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006c84:	68fb      	ldr	r3, [r7, #12]
 8006c86:	699b      	ldr	r3, [r3, #24]
 8006c88:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006c8a:	68fb      	ldr	r3, [r7, #12]
 8006c8c:	6a1b      	ldr	r3, [r3, #32]
 8006c8e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006c90:	697b      	ldr	r3, [r7, #20]
 8006c92:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006c96:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	031b      	lsls	r3, r3, #12
 8006c9c:	697a      	ldr	r2, [r7, #20]
 8006c9e:	4313      	orrs	r3, r2
 8006ca0:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006ca2:	693b      	ldr	r3, [r7, #16]
 8006ca4:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006ca8:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006caa:	68bb      	ldr	r3, [r7, #8]
 8006cac:	011b      	lsls	r3, r3, #4
 8006cae:	693a      	ldr	r2, [r7, #16]
 8006cb0:	4313      	orrs	r3, r2
 8006cb2:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006cb4:	68fb      	ldr	r3, [r7, #12]
 8006cb6:	697a      	ldr	r2, [r7, #20]
 8006cb8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006cba:	68fb      	ldr	r3, [r7, #12]
 8006cbc:	693a      	ldr	r2, [r7, #16]
 8006cbe:	621a      	str	r2, [r3, #32]
}
 8006cc0:	bf00      	nop
 8006cc2:	371c      	adds	r7, #28
 8006cc4:	46bd      	mov	sp, r7
 8006cc6:	bc80      	pop	{r7}
 8006cc8:	4770      	bx	lr

08006cca <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006cca:	b480      	push	{r7}
 8006ccc:	b085      	sub	sp, #20
 8006cce:	af00      	add	r7, sp, #0
 8006cd0:	6078      	str	r0, [r7, #4]
 8006cd2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	689b      	ldr	r3, [r3, #8]
 8006cd8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006cda:	68fb      	ldr	r3, [r7, #12]
 8006cdc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006ce0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006ce2:	683a      	ldr	r2, [r7, #0]
 8006ce4:	68fb      	ldr	r3, [r7, #12]
 8006ce6:	4313      	orrs	r3, r2
 8006ce8:	f043 0307 	orr.w	r3, r3, #7
 8006cec:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	68fa      	ldr	r2, [r7, #12]
 8006cf2:	609a      	str	r2, [r3, #8]
}
 8006cf4:	bf00      	nop
 8006cf6:	3714      	adds	r7, #20
 8006cf8:	46bd      	mov	sp, r7
 8006cfa:	bc80      	pop	{r7}
 8006cfc:	4770      	bx	lr

08006cfe <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006cfe:	b480      	push	{r7}
 8006d00:	b087      	sub	sp, #28
 8006d02:	af00      	add	r7, sp, #0
 8006d04:	60f8      	str	r0, [r7, #12]
 8006d06:	60b9      	str	r1, [r7, #8]
 8006d08:	607a      	str	r2, [r7, #4]
 8006d0a:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006d0c:	68fb      	ldr	r3, [r7, #12]
 8006d0e:	689b      	ldr	r3, [r3, #8]
 8006d10:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006d12:	697b      	ldr	r3, [r7, #20]
 8006d14:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006d18:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006d1a:	683b      	ldr	r3, [r7, #0]
 8006d1c:	021a      	lsls	r2, r3, #8
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	431a      	orrs	r2, r3
 8006d22:	68bb      	ldr	r3, [r7, #8]
 8006d24:	4313      	orrs	r3, r2
 8006d26:	697a      	ldr	r2, [r7, #20]
 8006d28:	4313      	orrs	r3, r2
 8006d2a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006d2c:	68fb      	ldr	r3, [r7, #12]
 8006d2e:	697a      	ldr	r2, [r7, #20]
 8006d30:	609a      	str	r2, [r3, #8]
}
 8006d32:	bf00      	nop
 8006d34:	371c      	adds	r7, #28
 8006d36:	46bd      	mov	sp, r7
 8006d38:	bc80      	pop	{r7}
 8006d3a:	4770      	bx	lr

08006d3c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006d3c:	b480      	push	{r7}
 8006d3e:	b087      	sub	sp, #28
 8006d40:	af00      	add	r7, sp, #0
 8006d42:	60f8      	str	r0, [r7, #12]
 8006d44:	60b9      	str	r1, [r7, #8]
 8006d46:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006d48:	68bb      	ldr	r3, [r7, #8]
 8006d4a:	f003 031f 	and.w	r3, r3, #31
 8006d4e:	2201      	movs	r2, #1
 8006d50:	fa02 f303 	lsl.w	r3, r2, r3
 8006d54:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006d56:	68fb      	ldr	r3, [r7, #12]
 8006d58:	6a1a      	ldr	r2, [r3, #32]
 8006d5a:	697b      	ldr	r3, [r7, #20]
 8006d5c:	43db      	mvns	r3, r3
 8006d5e:	401a      	ands	r2, r3
 8006d60:	68fb      	ldr	r3, [r7, #12]
 8006d62:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006d64:	68fb      	ldr	r3, [r7, #12]
 8006d66:	6a1a      	ldr	r2, [r3, #32]
 8006d68:	68bb      	ldr	r3, [r7, #8]
 8006d6a:	f003 031f 	and.w	r3, r3, #31
 8006d6e:	6879      	ldr	r1, [r7, #4]
 8006d70:	fa01 f303 	lsl.w	r3, r1, r3
 8006d74:	431a      	orrs	r2, r3
 8006d76:	68fb      	ldr	r3, [r7, #12]
 8006d78:	621a      	str	r2, [r3, #32]
}
 8006d7a:	bf00      	nop
 8006d7c:	371c      	adds	r7, #28
 8006d7e:	46bd      	mov	sp, r7
 8006d80:	bc80      	pop	{r7}
 8006d82:	4770      	bx	lr

08006d84 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006d84:	b480      	push	{r7}
 8006d86:	b085      	sub	sp, #20
 8006d88:	af00      	add	r7, sp, #0
 8006d8a:	6078      	str	r0, [r7, #4]
 8006d8c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006d94:	2b01      	cmp	r3, #1
 8006d96:	d101      	bne.n	8006d9c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006d98:	2302      	movs	r3, #2
 8006d9a:	e046      	b.n	8006e2a <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	2201      	movs	r2, #1
 8006da0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	2202      	movs	r2, #2
 8006da8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	681b      	ldr	r3, [r3, #0]
 8006db0:	685b      	ldr	r3, [r3, #4]
 8006db2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	681b      	ldr	r3, [r3, #0]
 8006db8:	689b      	ldr	r3, [r3, #8]
 8006dba:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006dbc:	68fb      	ldr	r3, [r7, #12]
 8006dbe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006dc2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006dc4:	683b      	ldr	r3, [r7, #0]
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	68fa      	ldr	r2, [r7, #12]
 8006dca:	4313      	orrs	r3, r2
 8006dcc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	681b      	ldr	r3, [r3, #0]
 8006dd2:	68fa      	ldr	r2, [r7, #12]
 8006dd4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	681b      	ldr	r3, [r3, #0]
 8006dda:	4a16      	ldr	r2, [pc, #88]	; (8006e34 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8006ddc:	4293      	cmp	r3, r2
 8006dde:	d00e      	beq.n	8006dfe <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	681b      	ldr	r3, [r3, #0]
 8006de4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006de8:	d009      	beq.n	8006dfe <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	681b      	ldr	r3, [r3, #0]
 8006dee:	4a12      	ldr	r2, [pc, #72]	; (8006e38 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8006df0:	4293      	cmp	r3, r2
 8006df2:	d004      	beq.n	8006dfe <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	681b      	ldr	r3, [r3, #0]
 8006df8:	4a10      	ldr	r2, [pc, #64]	; (8006e3c <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8006dfa:	4293      	cmp	r3, r2
 8006dfc:	d10c      	bne.n	8006e18 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006dfe:	68bb      	ldr	r3, [r7, #8]
 8006e00:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006e04:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006e06:	683b      	ldr	r3, [r7, #0]
 8006e08:	685b      	ldr	r3, [r3, #4]
 8006e0a:	68ba      	ldr	r2, [r7, #8]
 8006e0c:	4313      	orrs	r3, r2
 8006e0e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	681b      	ldr	r3, [r3, #0]
 8006e14:	68ba      	ldr	r2, [r7, #8]
 8006e16:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	2201      	movs	r2, #1
 8006e1c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	2200      	movs	r2, #0
 8006e24:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006e28:	2300      	movs	r3, #0
}
 8006e2a:	4618      	mov	r0, r3
 8006e2c:	3714      	adds	r7, #20
 8006e2e:	46bd      	mov	sp, r7
 8006e30:	bc80      	pop	{r7}
 8006e32:	4770      	bx	lr
 8006e34:	40012c00 	.word	0x40012c00
 8006e38:	40000400 	.word	0x40000400
 8006e3c:	40000800 	.word	0x40000800

08006e40 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8006e40:	b480      	push	{r7}
 8006e42:	b085      	sub	sp, #20
 8006e44:	af00      	add	r7, sp, #0
 8006e46:	6078      	str	r0, [r7, #4]
 8006e48:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8006e4a:	2300      	movs	r3, #0
 8006e4c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006e54:	2b01      	cmp	r3, #1
 8006e56:	d101      	bne.n	8006e5c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8006e58:	2302      	movs	r3, #2
 8006e5a:	e03d      	b.n	8006ed8 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	2201      	movs	r2, #1
 8006e60:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8006e64:	68fb      	ldr	r3, [r7, #12]
 8006e66:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8006e6a:	683b      	ldr	r3, [r7, #0]
 8006e6c:	68db      	ldr	r3, [r3, #12]
 8006e6e:	4313      	orrs	r3, r2
 8006e70:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8006e72:	68fb      	ldr	r3, [r7, #12]
 8006e74:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006e78:	683b      	ldr	r3, [r7, #0]
 8006e7a:	689b      	ldr	r3, [r3, #8]
 8006e7c:	4313      	orrs	r3, r2
 8006e7e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8006e80:	68fb      	ldr	r3, [r7, #12]
 8006e82:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8006e86:	683b      	ldr	r3, [r7, #0]
 8006e88:	685b      	ldr	r3, [r3, #4]
 8006e8a:	4313      	orrs	r3, r2
 8006e8c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8006e8e:	68fb      	ldr	r3, [r7, #12]
 8006e90:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8006e94:	683b      	ldr	r3, [r7, #0]
 8006e96:	681b      	ldr	r3, [r3, #0]
 8006e98:	4313      	orrs	r3, r2
 8006e9a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8006e9c:	68fb      	ldr	r3, [r7, #12]
 8006e9e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006ea2:	683b      	ldr	r3, [r7, #0]
 8006ea4:	691b      	ldr	r3, [r3, #16]
 8006ea6:	4313      	orrs	r3, r2
 8006ea8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8006eaa:	68fb      	ldr	r3, [r7, #12]
 8006eac:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8006eb0:	683b      	ldr	r3, [r7, #0]
 8006eb2:	695b      	ldr	r3, [r3, #20]
 8006eb4:	4313      	orrs	r3, r2
 8006eb6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8006eb8:	68fb      	ldr	r3, [r7, #12]
 8006eba:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8006ebe:	683b      	ldr	r3, [r7, #0]
 8006ec0:	69db      	ldr	r3, [r3, #28]
 8006ec2:	4313      	orrs	r3, r2
 8006ec4:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	681b      	ldr	r3, [r3, #0]
 8006eca:	68fa      	ldr	r2, [r7, #12]
 8006ecc:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	2200      	movs	r2, #0
 8006ed2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006ed6:	2300      	movs	r3, #0
}
 8006ed8:	4618      	mov	r0, r3
 8006eda:	3714      	adds	r7, #20
 8006edc:	46bd      	mov	sp, r7
 8006ede:	bc80      	pop	{r7}
 8006ee0:	4770      	bx	lr

08006ee2 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006ee2:	b480      	push	{r7}
 8006ee4:	b083      	sub	sp, #12
 8006ee6:	af00      	add	r7, sp, #0
 8006ee8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006eea:	bf00      	nop
 8006eec:	370c      	adds	r7, #12
 8006eee:	46bd      	mov	sp, r7
 8006ef0:	bc80      	pop	{r7}
 8006ef2:	4770      	bx	lr

08006ef4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006ef4:	b480      	push	{r7}
 8006ef6:	b083      	sub	sp, #12
 8006ef8:	af00      	add	r7, sp, #0
 8006efa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006efc:	bf00      	nop
 8006efe:	370c      	adds	r7, #12
 8006f00:	46bd      	mov	sp, r7
 8006f02:	bc80      	pop	{r7}
 8006f04:	4770      	bx	lr

08006f06 <USB_CoreInit>:
  * @param  cfg pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8006f06:	b084      	sub	sp, #16
 8006f08:	b480      	push	{r7}
 8006f0a:	b083      	sub	sp, #12
 8006f0c:	af00      	add	r7, sp, #0
 8006f0e:	6078      	str	r0, [r7, #4]
 8006f10:	f107 0014 	add.w	r0, r7, #20
 8006f14:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8006f18:	2300      	movs	r3, #0
}
 8006f1a:	4618      	mov	r0, r3
 8006f1c:	370c      	adds	r7, #12
 8006f1e:	46bd      	mov	sp, r7
 8006f20:	bc80      	pop	{r7}
 8006f22:	b004      	add	sp, #16
 8006f24:	4770      	bx	lr

08006f26 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 8006f26:	b480      	push	{r7}
 8006f28:	b085      	sub	sp, #20
 8006f2a:	af00      	add	r7, sp, #0
 8006f2c:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	2200      	movs	r2, #0
 8006f32:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8006f36:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 8006f3a:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 8006f3c:	68fb      	ldr	r3, [r7, #12]
 8006f3e:	b29a      	uxth	r2, r3
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8006f46:	2300      	movs	r3, #0
}
 8006f48:	4618      	mov	r0, r3
 8006f4a:	3714      	adds	r7, #20
 8006f4c:	46bd      	mov	sp, r7
 8006f4e:	bc80      	pop	{r7}
 8006f50:	4770      	bx	lr

08006f52 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 8006f52:	b480      	push	{r7}
 8006f54:	b085      	sub	sp, #20
 8006f56:	af00      	add	r7, sp, #0
 8006f58:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8006f5a:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 8006f5e:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8006f66:	b29a      	uxth	r2, r3
 8006f68:	68fb      	ldr	r3, [r7, #12]
 8006f6a:	b29b      	uxth	r3, r3
 8006f6c:	43db      	mvns	r3, r3
 8006f6e:	b29b      	uxth	r3, r3
 8006f70:	4013      	ands	r3, r2
 8006f72:	b29a      	uxth	r2, r3
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8006f7a:	2300      	movs	r3, #0
}
 8006f7c:	4618      	mov	r0, r3
 8006f7e:	3714      	adds	r7, #20
 8006f80:	46bd      	mov	sp, r7
 8006f82:	bc80      	pop	{r7}
 8006f84:	4770      	bx	lr

08006f86 <USB_SetCurrentMode>:
  *          This parameter can be one of the these values:
  *            @arg USB_DEVICE_MODE Peripheral mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_TypeDef *USBx, USB_ModeTypeDef mode)
{
 8006f86:	b480      	push	{r7}
 8006f88:	b083      	sub	sp, #12
 8006f8a:	af00      	add	r7, sp, #0
 8006f8c:	6078      	str	r0, [r7, #4]
 8006f8e:	460b      	mov	r3, r1
 8006f90:	70fb      	strb	r3, [r7, #3]

  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 8006f92:	2300      	movs	r3, #0
}
 8006f94:	4618      	mov	r0, r3
 8006f96:	370c      	adds	r7, #12
 8006f98:	46bd      	mov	sp, r7
 8006f9a:	bc80      	pop	{r7}
 8006f9c:	4770      	bx	lr

08006f9e <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8006f9e:	b084      	sub	sp, #16
 8006fa0:	b480      	push	{r7}
 8006fa2:	b083      	sub	sp, #12
 8006fa4:	af00      	add	r7, sp, #0
 8006fa6:	6078      	str	r0, [r7, #4]
 8006fa8:	f107 0014 	add.w	r0, r7, #20
 8006fac:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	2201      	movs	r2, #1
 8006fb4:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	2200      	movs	r2, #0
 8006fbc:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	2200      	movs	r2, #0
 8006fc4:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	2200      	movs	r2, #0
 8006fcc:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 8006fd0:	2300      	movs	r3, #0
}
 8006fd2:	4618      	mov	r0, r3
 8006fd4:	370c      	adds	r7, #12
 8006fd6:	46bd      	mov	sp, r7
 8006fd8:	bc80      	pop	{r7}
 8006fda:	b004      	add	sp, #16
 8006fdc:	4770      	bx	lr
	...

08006fe0 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8006fe0:	b480      	push	{r7}
 8006fe2:	b09b      	sub	sp, #108	; 0x6c
 8006fe4:	af00      	add	r7, sp, #0
 8006fe6:	6078      	str	r0, [r7, #4]
 8006fe8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 8006fea:	2300      	movs	r3, #0
 8006fec:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 8006ff0:	687a      	ldr	r2, [r7, #4]
 8006ff2:	683b      	ldr	r3, [r7, #0]
 8006ff4:	781b      	ldrb	r3, [r3, #0]
 8006ff6:	009b      	lsls	r3, r3, #2
 8006ff8:	4413      	add	r3, r2
 8006ffa:	881b      	ldrh	r3, [r3, #0]
 8006ffc:	b29b      	uxth	r3, r3
 8006ffe:	f423 43ec 	bic.w	r3, r3, #30208	; 0x7600
 8007002:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007006:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64

  /* initialize Endpoint */
  switch (ep->type)
 800700a:	683b      	ldr	r3, [r7, #0]
 800700c:	78db      	ldrb	r3, [r3, #3]
 800700e:	2b03      	cmp	r3, #3
 8007010:	d81f      	bhi.n	8007052 <USB_ActivateEndpoint+0x72>
 8007012:	a201      	add	r2, pc, #4	; (adr r2, 8007018 <USB_ActivateEndpoint+0x38>)
 8007014:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007018:	08007029 	.word	0x08007029
 800701c:	08007045 	.word	0x08007045
 8007020:	0800705b 	.word	0x0800705b
 8007024:	08007037 	.word	0x08007037
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 8007028:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 800702c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8007030:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
      break;
 8007034:	e012      	b.n	800705c <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 8007036:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 800703a:	f443 63c0 	orr.w	r3, r3, #1536	; 0x600
 800703e:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
      break;
 8007042:	e00b      	b.n	800705c <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 8007044:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8007048:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800704c:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
      break;
 8007050:	e004      	b.n	800705c <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 8007052:	2301      	movs	r3, #1
 8007054:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
      break;
 8007058:	e000      	b.n	800705c <USB_ActivateEndpoint+0x7c>
      break;
 800705a:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 800705c:	687a      	ldr	r2, [r7, #4]
 800705e:	683b      	ldr	r3, [r7, #0]
 8007060:	781b      	ldrb	r3, [r3, #0]
 8007062:	009b      	lsls	r3, r3, #2
 8007064:	441a      	add	r2, r3
 8007066:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 800706a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800706e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007072:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007076:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800707a:	b29b      	uxth	r3, r3
 800707c:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 800707e:	687a      	ldr	r2, [r7, #4]
 8007080:	683b      	ldr	r3, [r7, #0]
 8007082:	781b      	ldrb	r3, [r3, #0]
 8007084:	009b      	lsls	r3, r3, #2
 8007086:	4413      	add	r3, r2
 8007088:	881b      	ldrh	r3, [r3, #0]
 800708a:	b29b      	uxth	r3, r3
 800708c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007090:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007094:	b29a      	uxth	r2, r3
 8007096:	683b      	ldr	r3, [r7, #0]
 8007098:	781b      	ldrb	r3, [r3, #0]
 800709a:	b29b      	uxth	r3, r3
 800709c:	4313      	orrs	r3, r2
 800709e:	f8a7 305e 	strh.w	r3, [r7, #94]	; 0x5e
 80070a2:	687a      	ldr	r2, [r7, #4]
 80070a4:	683b      	ldr	r3, [r7, #0]
 80070a6:	781b      	ldrb	r3, [r3, #0]
 80070a8:	009b      	lsls	r3, r3, #2
 80070aa:	441a      	add	r2, r3
 80070ac:	f8b7 305e 	ldrh.w	r3, [r7, #94]	; 0x5e
 80070b0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80070b4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80070b8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80070bc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80070c0:	b29b      	uxth	r3, r3
 80070c2:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 80070c4:	683b      	ldr	r3, [r7, #0]
 80070c6:	7b1b      	ldrb	r3, [r3, #12]
 80070c8:	2b00      	cmp	r3, #0
 80070ca:	f040 8149 	bne.w	8007360 <USB_ActivateEndpoint+0x380>
  {
    if (ep->is_in != 0U)
 80070ce:	683b      	ldr	r3, [r7, #0]
 80070d0:	785b      	ldrb	r3, [r3, #1]
 80070d2:	2b00      	cmp	r3, #0
 80070d4:	f000 8084 	beq.w	80071e0 <USB_ActivateEndpoint+0x200>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	617b      	str	r3, [r7, #20]
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80070e2:	b29b      	uxth	r3, r3
 80070e4:	461a      	mov	r2, r3
 80070e6:	697b      	ldr	r3, [r7, #20]
 80070e8:	4413      	add	r3, r2
 80070ea:	617b      	str	r3, [r7, #20]
 80070ec:	683b      	ldr	r3, [r7, #0]
 80070ee:	781b      	ldrb	r3, [r3, #0]
 80070f0:	011a      	lsls	r2, r3, #4
 80070f2:	697b      	ldr	r3, [r7, #20]
 80070f4:	4413      	add	r3, r2
 80070f6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80070fa:	613b      	str	r3, [r7, #16]
 80070fc:	683b      	ldr	r3, [r7, #0]
 80070fe:	88db      	ldrh	r3, [r3, #6]
 8007100:	085b      	lsrs	r3, r3, #1
 8007102:	b29b      	uxth	r3, r3
 8007104:	005b      	lsls	r3, r3, #1
 8007106:	b29a      	uxth	r2, r3
 8007108:	693b      	ldr	r3, [r7, #16]
 800710a:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800710c:	687a      	ldr	r2, [r7, #4]
 800710e:	683b      	ldr	r3, [r7, #0]
 8007110:	781b      	ldrb	r3, [r3, #0]
 8007112:	009b      	lsls	r3, r3, #2
 8007114:	4413      	add	r3, r2
 8007116:	881b      	ldrh	r3, [r3, #0]
 8007118:	81fb      	strh	r3, [r7, #14]
 800711a:	89fb      	ldrh	r3, [r7, #14]
 800711c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007120:	2b00      	cmp	r3, #0
 8007122:	d01b      	beq.n	800715c <USB_ActivateEndpoint+0x17c>
 8007124:	687a      	ldr	r2, [r7, #4]
 8007126:	683b      	ldr	r3, [r7, #0]
 8007128:	781b      	ldrb	r3, [r3, #0]
 800712a:	009b      	lsls	r3, r3, #2
 800712c:	4413      	add	r3, r2
 800712e:	881b      	ldrh	r3, [r3, #0]
 8007130:	b29b      	uxth	r3, r3
 8007132:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007136:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800713a:	81bb      	strh	r3, [r7, #12]
 800713c:	687a      	ldr	r2, [r7, #4]
 800713e:	683b      	ldr	r3, [r7, #0]
 8007140:	781b      	ldrb	r3, [r3, #0]
 8007142:	009b      	lsls	r3, r3, #2
 8007144:	441a      	add	r2, r3
 8007146:	89bb      	ldrh	r3, [r7, #12]
 8007148:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800714c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007150:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007154:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8007158:	b29b      	uxth	r3, r3
 800715a:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800715c:	683b      	ldr	r3, [r7, #0]
 800715e:	78db      	ldrb	r3, [r3, #3]
 8007160:	2b01      	cmp	r3, #1
 8007162:	d020      	beq.n	80071a6 <USB_ActivateEndpoint+0x1c6>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8007164:	687a      	ldr	r2, [r7, #4]
 8007166:	683b      	ldr	r3, [r7, #0]
 8007168:	781b      	ldrb	r3, [r3, #0]
 800716a:	009b      	lsls	r3, r3, #2
 800716c:	4413      	add	r3, r2
 800716e:	881b      	ldrh	r3, [r3, #0]
 8007170:	b29b      	uxth	r3, r3
 8007172:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007176:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800717a:	813b      	strh	r3, [r7, #8]
 800717c:	893b      	ldrh	r3, [r7, #8]
 800717e:	f083 0320 	eor.w	r3, r3, #32
 8007182:	813b      	strh	r3, [r7, #8]
 8007184:	687a      	ldr	r2, [r7, #4]
 8007186:	683b      	ldr	r3, [r7, #0]
 8007188:	781b      	ldrb	r3, [r3, #0]
 800718a:	009b      	lsls	r3, r3, #2
 800718c:	441a      	add	r2, r3
 800718e:	893b      	ldrh	r3, [r7, #8]
 8007190:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007194:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007198:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800719c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80071a0:	b29b      	uxth	r3, r3
 80071a2:	8013      	strh	r3, [r2, #0]
 80071a4:	e27f      	b.n	80076a6 <USB_ActivateEndpoint+0x6c6>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80071a6:	687a      	ldr	r2, [r7, #4]
 80071a8:	683b      	ldr	r3, [r7, #0]
 80071aa:	781b      	ldrb	r3, [r3, #0]
 80071ac:	009b      	lsls	r3, r3, #2
 80071ae:	4413      	add	r3, r2
 80071b0:	881b      	ldrh	r3, [r3, #0]
 80071b2:	b29b      	uxth	r3, r3
 80071b4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80071b8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80071bc:	817b      	strh	r3, [r7, #10]
 80071be:	687a      	ldr	r2, [r7, #4]
 80071c0:	683b      	ldr	r3, [r7, #0]
 80071c2:	781b      	ldrb	r3, [r3, #0]
 80071c4:	009b      	lsls	r3, r3, #2
 80071c6:	441a      	add	r2, r3
 80071c8:	897b      	ldrh	r3, [r7, #10]
 80071ca:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80071ce:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80071d2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80071d6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80071da:	b29b      	uxth	r3, r3
 80071dc:	8013      	strh	r3, [r2, #0]
 80071de:	e262      	b.n	80076a6 <USB_ActivateEndpoint+0x6c6>
      }
    }
    else
    {
      /*Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	62fb      	str	r3, [r7, #44]	; 0x2c
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80071ea:	b29b      	uxth	r3, r3
 80071ec:	461a      	mov	r2, r3
 80071ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80071f0:	4413      	add	r3, r2
 80071f2:	62fb      	str	r3, [r7, #44]	; 0x2c
 80071f4:	683b      	ldr	r3, [r7, #0]
 80071f6:	781b      	ldrb	r3, [r3, #0]
 80071f8:	011a      	lsls	r2, r3, #4
 80071fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80071fc:	4413      	add	r3, r2
 80071fe:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 8007202:	62bb      	str	r3, [r7, #40]	; 0x28
 8007204:	683b      	ldr	r3, [r7, #0]
 8007206:	88db      	ldrh	r3, [r3, #6]
 8007208:	085b      	lsrs	r3, r3, #1
 800720a:	b29b      	uxth	r3, r3
 800720c:	005b      	lsls	r3, r3, #1
 800720e:	b29a      	uxth	r2, r3
 8007210:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007212:	801a      	strh	r2, [r3, #0]

      /*Set the endpoint Receive buffer counter*/
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	627b      	str	r3, [r7, #36]	; 0x24
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800721e:	b29b      	uxth	r3, r3
 8007220:	461a      	mov	r2, r3
 8007222:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007224:	4413      	add	r3, r2
 8007226:	627b      	str	r3, [r7, #36]	; 0x24
 8007228:	683b      	ldr	r3, [r7, #0]
 800722a:	781b      	ldrb	r3, [r3, #0]
 800722c:	011a      	lsls	r2, r3, #4
 800722e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007230:	4413      	add	r3, r2
 8007232:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8007236:	623b      	str	r3, [r7, #32]
 8007238:	683b      	ldr	r3, [r7, #0]
 800723a:	691b      	ldr	r3, [r3, #16]
 800723c:	2b00      	cmp	r3, #0
 800723e:	d112      	bne.n	8007266 <USB_ActivateEndpoint+0x286>
 8007240:	6a3b      	ldr	r3, [r7, #32]
 8007242:	881b      	ldrh	r3, [r3, #0]
 8007244:	b29b      	uxth	r3, r3
 8007246:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800724a:	b29a      	uxth	r2, r3
 800724c:	6a3b      	ldr	r3, [r7, #32]
 800724e:	801a      	strh	r2, [r3, #0]
 8007250:	6a3b      	ldr	r3, [r7, #32]
 8007252:	881b      	ldrh	r3, [r3, #0]
 8007254:	b29b      	uxth	r3, r3
 8007256:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800725a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800725e:	b29a      	uxth	r2, r3
 8007260:	6a3b      	ldr	r3, [r7, #32]
 8007262:	801a      	strh	r2, [r3, #0]
 8007264:	e02f      	b.n	80072c6 <USB_ActivateEndpoint+0x2e6>
 8007266:	683b      	ldr	r3, [r7, #0]
 8007268:	691b      	ldr	r3, [r3, #16]
 800726a:	2b3e      	cmp	r3, #62	; 0x3e
 800726c:	d813      	bhi.n	8007296 <USB_ActivateEndpoint+0x2b6>
 800726e:	683b      	ldr	r3, [r7, #0]
 8007270:	691b      	ldr	r3, [r3, #16]
 8007272:	085b      	lsrs	r3, r3, #1
 8007274:	663b      	str	r3, [r7, #96]	; 0x60
 8007276:	683b      	ldr	r3, [r7, #0]
 8007278:	691b      	ldr	r3, [r3, #16]
 800727a:	f003 0301 	and.w	r3, r3, #1
 800727e:	2b00      	cmp	r3, #0
 8007280:	d002      	beq.n	8007288 <USB_ActivateEndpoint+0x2a8>
 8007282:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8007284:	3301      	adds	r3, #1
 8007286:	663b      	str	r3, [r7, #96]	; 0x60
 8007288:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800728a:	b29b      	uxth	r3, r3
 800728c:	029b      	lsls	r3, r3, #10
 800728e:	b29a      	uxth	r2, r3
 8007290:	6a3b      	ldr	r3, [r7, #32]
 8007292:	801a      	strh	r2, [r3, #0]
 8007294:	e017      	b.n	80072c6 <USB_ActivateEndpoint+0x2e6>
 8007296:	683b      	ldr	r3, [r7, #0]
 8007298:	691b      	ldr	r3, [r3, #16]
 800729a:	095b      	lsrs	r3, r3, #5
 800729c:	663b      	str	r3, [r7, #96]	; 0x60
 800729e:	683b      	ldr	r3, [r7, #0]
 80072a0:	691b      	ldr	r3, [r3, #16]
 80072a2:	f003 031f 	and.w	r3, r3, #31
 80072a6:	2b00      	cmp	r3, #0
 80072a8:	d102      	bne.n	80072b0 <USB_ActivateEndpoint+0x2d0>
 80072aa:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80072ac:	3b01      	subs	r3, #1
 80072ae:	663b      	str	r3, [r7, #96]	; 0x60
 80072b0:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80072b2:	b29b      	uxth	r3, r3
 80072b4:	029b      	lsls	r3, r3, #10
 80072b6:	b29b      	uxth	r3, r3
 80072b8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80072bc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80072c0:	b29a      	uxth	r2, r3
 80072c2:	6a3b      	ldr	r3, [r7, #32]
 80072c4:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80072c6:	687a      	ldr	r2, [r7, #4]
 80072c8:	683b      	ldr	r3, [r7, #0]
 80072ca:	781b      	ldrb	r3, [r3, #0]
 80072cc:	009b      	lsls	r3, r3, #2
 80072ce:	4413      	add	r3, r2
 80072d0:	881b      	ldrh	r3, [r3, #0]
 80072d2:	83fb      	strh	r3, [r7, #30]
 80072d4:	8bfb      	ldrh	r3, [r7, #30]
 80072d6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80072da:	2b00      	cmp	r3, #0
 80072dc:	d01b      	beq.n	8007316 <USB_ActivateEndpoint+0x336>
 80072de:	687a      	ldr	r2, [r7, #4]
 80072e0:	683b      	ldr	r3, [r7, #0]
 80072e2:	781b      	ldrb	r3, [r3, #0]
 80072e4:	009b      	lsls	r3, r3, #2
 80072e6:	4413      	add	r3, r2
 80072e8:	881b      	ldrh	r3, [r3, #0]
 80072ea:	b29b      	uxth	r3, r3
 80072ec:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80072f0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80072f4:	83bb      	strh	r3, [r7, #28]
 80072f6:	687a      	ldr	r2, [r7, #4]
 80072f8:	683b      	ldr	r3, [r7, #0]
 80072fa:	781b      	ldrb	r3, [r3, #0]
 80072fc:	009b      	lsls	r3, r3, #2
 80072fe:	441a      	add	r2, r3
 8007300:	8bbb      	ldrh	r3, [r7, #28]
 8007302:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007306:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800730a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800730e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007312:	b29b      	uxth	r3, r3
 8007314:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8007316:	687a      	ldr	r2, [r7, #4]
 8007318:	683b      	ldr	r3, [r7, #0]
 800731a:	781b      	ldrb	r3, [r3, #0]
 800731c:	009b      	lsls	r3, r3, #2
 800731e:	4413      	add	r3, r2
 8007320:	881b      	ldrh	r3, [r3, #0]
 8007322:	b29b      	uxth	r3, r3
 8007324:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007328:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800732c:	837b      	strh	r3, [r7, #26]
 800732e:	8b7b      	ldrh	r3, [r7, #26]
 8007330:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8007334:	837b      	strh	r3, [r7, #26]
 8007336:	8b7b      	ldrh	r3, [r7, #26]
 8007338:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 800733c:	837b      	strh	r3, [r7, #26]
 800733e:	687a      	ldr	r2, [r7, #4]
 8007340:	683b      	ldr	r3, [r7, #0]
 8007342:	781b      	ldrb	r3, [r3, #0]
 8007344:	009b      	lsls	r3, r3, #2
 8007346:	441a      	add	r2, r3
 8007348:	8b7b      	ldrh	r3, [r7, #26]
 800734a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800734e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007352:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007356:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800735a:	b29b      	uxth	r3, r3
 800735c:	8013      	strh	r3, [r2, #0]
 800735e:	e1a2      	b.n	80076a6 <USB_ActivateEndpoint+0x6c6>
  }
  /*Double Buffer*/
  else
  {
    /* Set the endpoint as double buffered */
    PCD_SET_EP_DBUF(USBx, ep->num);
 8007360:	687a      	ldr	r2, [r7, #4]
 8007362:	683b      	ldr	r3, [r7, #0]
 8007364:	781b      	ldrb	r3, [r3, #0]
 8007366:	009b      	lsls	r3, r3, #2
 8007368:	4413      	add	r3, r2
 800736a:	881b      	ldrh	r3, [r3, #0]
 800736c:	b29b      	uxth	r3, r3
 800736e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007372:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007376:	f8a7 305c 	strh.w	r3, [r7, #92]	; 0x5c
 800737a:	687a      	ldr	r2, [r7, #4]
 800737c:	683b      	ldr	r3, [r7, #0]
 800737e:	781b      	ldrb	r3, [r3, #0]
 8007380:	009b      	lsls	r3, r3, #2
 8007382:	441a      	add	r2, r3
 8007384:	f8b7 305c 	ldrh.w	r3, [r7, #92]	; 0x5c
 8007388:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800738c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007390:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 8007394:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007398:	b29b      	uxth	r3, r3
 800739a:	8013      	strh	r3, [r2, #0]

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	65bb      	str	r3, [r7, #88]	; 0x58
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80073a6:	b29b      	uxth	r3, r3
 80073a8:	461a      	mov	r2, r3
 80073aa:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80073ac:	4413      	add	r3, r2
 80073ae:	65bb      	str	r3, [r7, #88]	; 0x58
 80073b0:	683b      	ldr	r3, [r7, #0]
 80073b2:	781b      	ldrb	r3, [r3, #0]
 80073b4:	011a      	lsls	r2, r3, #4
 80073b6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80073b8:	4413      	add	r3, r2
 80073ba:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80073be:	657b      	str	r3, [r7, #84]	; 0x54
 80073c0:	683b      	ldr	r3, [r7, #0]
 80073c2:	891b      	ldrh	r3, [r3, #8]
 80073c4:	085b      	lsrs	r3, r3, #1
 80073c6:	b29b      	uxth	r3, r3
 80073c8:	005b      	lsls	r3, r3, #1
 80073ca:	b29a      	uxth	r2, r3
 80073cc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80073ce:	801a      	strh	r2, [r3, #0]
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	653b      	str	r3, [r7, #80]	; 0x50
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80073da:	b29b      	uxth	r3, r3
 80073dc:	461a      	mov	r2, r3
 80073de:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80073e0:	4413      	add	r3, r2
 80073e2:	653b      	str	r3, [r7, #80]	; 0x50
 80073e4:	683b      	ldr	r3, [r7, #0]
 80073e6:	781b      	ldrb	r3, [r3, #0]
 80073e8:	011a      	lsls	r2, r3, #4
 80073ea:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80073ec:	4413      	add	r3, r2
 80073ee:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 80073f2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80073f4:	683b      	ldr	r3, [r7, #0]
 80073f6:	895b      	ldrh	r3, [r3, #10]
 80073f8:	085b      	lsrs	r3, r3, #1
 80073fa:	b29b      	uxth	r3, r3
 80073fc:	005b      	lsls	r3, r3, #1
 80073fe:	b29a      	uxth	r2, r3
 8007400:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007402:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 8007404:	683b      	ldr	r3, [r7, #0]
 8007406:	785b      	ldrb	r3, [r3, #1]
 8007408:	2b00      	cmp	r3, #0
 800740a:	f040 8091 	bne.w	8007530 <USB_ActivateEndpoint+0x550>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800740e:	687a      	ldr	r2, [r7, #4]
 8007410:	683b      	ldr	r3, [r7, #0]
 8007412:	781b      	ldrb	r3, [r3, #0]
 8007414:	009b      	lsls	r3, r3, #2
 8007416:	4413      	add	r3, r2
 8007418:	881b      	ldrh	r3, [r3, #0]
 800741a:	87bb      	strh	r3, [r7, #60]	; 0x3c
 800741c:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 800741e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007422:	2b00      	cmp	r3, #0
 8007424:	d01b      	beq.n	800745e <USB_ActivateEndpoint+0x47e>
 8007426:	687a      	ldr	r2, [r7, #4]
 8007428:	683b      	ldr	r3, [r7, #0]
 800742a:	781b      	ldrb	r3, [r3, #0]
 800742c:	009b      	lsls	r3, r3, #2
 800742e:	4413      	add	r3, r2
 8007430:	881b      	ldrh	r3, [r3, #0]
 8007432:	b29b      	uxth	r3, r3
 8007434:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007438:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800743c:	877b      	strh	r3, [r7, #58]	; 0x3a
 800743e:	687a      	ldr	r2, [r7, #4]
 8007440:	683b      	ldr	r3, [r7, #0]
 8007442:	781b      	ldrb	r3, [r3, #0]
 8007444:	009b      	lsls	r3, r3, #2
 8007446:	441a      	add	r2, r3
 8007448:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 800744a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800744e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007452:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8007456:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800745a:	b29b      	uxth	r3, r3
 800745c:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800745e:	687a      	ldr	r2, [r7, #4]
 8007460:	683b      	ldr	r3, [r7, #0]
 8007462:	781b      	ldrb	r3, [r3, #0]
 8007464:	009b      	lsls	r3, r3, #2
 8007466:	4413      	add	r3, r2
 8007468:	881b      	ldrh	r3, [r3, #0]
 800746a:	873b      	strh	r3, [r7, #56]	; 0x38
 800746c:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 800746e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007472:	2b00      	cmp	r3, #0
 8007474:	d01b      	beq.n	80074ae <USB_ActivateEndpoint+0x4ce>
 8007476:	687a      	ldr	r2, [r7, #4]
 8007478:	683b      	ldr	r3, [r7, #0]
 800747a:	781b      	ldrb	r3, [r3, #0]
 800747c:	009b      	lsls	r3, r3, #2
 800747e:	4413      	add	r3, r2
 8007480:	881b      	ldrh	r3, [r3, #0]
 8007482:	b29b      	uxth	r3, r3
 8007484:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007488:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800748c:	86fb      	strh	r3, [r7, #54]	; 0x36
 800748e:	687a      	ldr	r2, [r7, #4]
 8007490:	683b      	ldr	r3, [r7, #0]
 8007492:	781b      	ldrb	r3, [r3, #0]
 8007494:	009b      	lsls	r3, r3, #2
 8007496:	441a      	add	r2, r3
 8007498:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800749a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800749e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80074a2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80074a6:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80074aa:	b29b      	uxth	r3, r3
 80074ac:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80074ae:	687a      	ldr	r2, [r7, #4]
 80074b0:	683b      	ldr	r3, [r7, #0]
 80074b2:	781b      	ldrb	r3, [r3, #0]
 80074b4:	009b      	lsls	r3, r3, #2
 80074b6:	4413      	add	r3, r2
 80074b8:	881b      	ldrh	r3, [r3, #0]
 80074ba:	b29b      	uxth	r3, r3
 80074bc:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80074c0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80074c4:	86bb      	strh	r3, [r7, #52]	; 0x34
 80074c6:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 80074c8:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 80074cc:	86bb      	strh	r3, [r7, #52]	; 0x34
 80074ce:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 80074d0:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 80074d4:	86bb      	strh	r3, [r7, #52]	; 0x34
 80074d6:	687a      	ldr	r2, [r7, #4]
 80074d8:	683b      	ldr	r3, [r7, #0]
 80074da:	781b      	ldrb	r3, [r3, #0]
 80074dc:	009b      	lsls	r3, r3, #2
 80074de:	441a      	add	r2, r3
 80074e0:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 80074e2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80074e6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80074ea:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80074ee:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80074f2:	b29b      	uxth	r3, r3
 80074f4:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80074f6:	687a      	ldr	r2, [r7, #4]
 80074f8:	683b      	ldr	r3, [r7, #0]
 80074fa:	781b      	ldrb	r3, [r3, #0]
 80074fc:	009b      	lsls	r3, r3, #2
 80074fe:	4413      	add	r3, r2
 8007500:	881b      	ldrh	r3, [r3, #0]
 8007502:	b29b      	uxth	r3, r3
 8007504:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007508:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800750c:	867b      	strh	r3, [r7, #50]	; 0x32
 800750e:	687a      	ldr	r2, [r7, #4]
 8007510:	683b      	ldr	r3, [r7, #0]
 8007512:	781b      	ldrb	r3, [r3, #0]
 8007514:	009b      	lsls	r3, r3, #2
 8007516:	441a      	add	r2, r3
 8007518:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 800751a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800751e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007522:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007526:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800752a:	b29b      	uxth	r3, r3
 800752c:	8013      	strh	r3, [r2, #0]
 800752e:	e0ba      	b.n	80076a6 <USB_ActivateEndpoint+0x6c6>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8007530:	687a      	ldr	r2, [r7, #4]
 8007532:	683b      	ldr	r3, [r7, #0]
 8007534:	781b      	ldrb	r3, [r3, #0]
 8007536:	009b      	lsls	r3, r3, #2
 8007538:	4413      	add	r3, r2
 800753a:	881b      	ldrh	r3, [r3, #0]
 800753c:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
 8007540:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8007544:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007548:	2b00      	cmp	r3, #0
 800754a:	d01d      	beq.n	8007588 <USB_ActivateEndpoint+0x5a8>
 800754c:	687a      	ldr	r2, [r7, #4]
 800754e:	683b      	ldr	r3, [r7, #0]
 8007550:	781b      	ldrb	r3, [r3, #0]
 8007552:	009b      	lsls	r3, r3, #2
 8007554:	4413      	add	r3, r2
 8007556:	881b      	ldrh	r3, [r3, #0]
 8007558:	b29b      	uxth	r3, r3
 800755a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800755e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007562:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 8007566:	687a      	ldr	r2, [r7, #4]
 8007568:	683b      	ldr	r3, [r7, #0]
 800756a:	781b      	ldrb	r3, [r3, #0]
 800756c:	009b      	lsls	r3, r3, #2
 800756e:	441a      	add	r2, r3
 8007570:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8007574:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007578:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800757c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8007580:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007584:	b29b      	uxth	r3, r3
 8007586:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8007588:	687a      	ldr	r2, [r7, #4]
 800758a:	683b      	ldr	r3, [r7, #0]
 800758c:	781b      	ldrb	r3, [r3, #0]
 800758e:	009b      	lsls	r3, r3, #2
 8007590:	4413      	add	r3, r2
 8007592:	881b      	ldrh	r3, [r3, #0]
 8007594:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
 8007598:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 800759c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80075a0:	2b00      	cmp	r3, #0
 80075a2:	d01d      	beq.n	80075e0 <USB_ActivateEndpoint+0x600>
 80075a4:	687a      	ldr	r2, [r7, #4]
 80075a6:	683b      	ldr	r3, [r7, #0]
 80075a8:	781b      	ldrb	r3, [r3, #0]
 80075aa:	009b      	lsls	r3, r3, #2
 80075ac:	4413      	add	r3, r2
 80075ae:	881b      	ldrh	r3, [r3, #0]
 80075b0:	b29b      	uxth	r3, r3
 80075b2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80075b6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80075ba:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
 80075be:	687a      	ldr	r2, [r7, #4]
 80075c0:	683b      	ldr	r3, [r7, #0]
 80075c2:	781b      	ldrb	r3, [r3, #0]
 80075c4:	009b      	lsls	r3, r3, #2
 80075c6:	441a      	add	r2, r3
 80075c8:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 80075cc:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80075d0:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80075d4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80075d8:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80075dc:	b29b      	uxth	r3, r3
 80075de:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80075e0:	683b      	ldr	r3, [r7, #0]
 80075e2:	78db      	ldrb	r3, [r3, #3]
 80075e4:	2b01      	cmp	r3, #1
 80075e6:	d024      	beq.n	8007632 <USB_ActivateEndpoint+0x652>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 80075e8:	687a      	ldr	r2, [r7, #4]
 80075ea:	683b      	ldr	r3, [r7, #0]
 80075ec:	781b      	ldrb	r3, [r3, #0]
 80075ee:	009b      	lsls	r3, r3, #2
 80075f0:	4413      	add	r3, r2
 80075f2:	881b      	ldrh	r3, [r3, #0]
 80075f4:	b29b      	uxth	r3, r3
 80075f6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80075fa:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80075fe:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 8007602:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8007606:	f083 0320 	eor.w	r3, r3, #32
 800760a:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 800760e:	687a      	ldr	r2, [r7, #4]
 8007610:	683b      	ldr	r3, [r7, #0]
 8007612:	781b      	ldrb	r3, [r3, #0]
 8007614:	009b      	lsls	r3, r3, #2
 8007616:	441a      	add	r2, r3
 8007618:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 800761c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007620:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007624:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007628:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800762c:	b29b      	uxth	r3, r3
 800762e:	8013      	strh	r3, [r2, #0]
 8007630:	e01d      	b.n	800766e <USB_ActivateEndpoint+0x68e>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8007632:	687a      	ldr	r2, [r7, #4]
 8007634:	683b      	ldr	r3, [r7, #0]
 8007636:	781b      	ldrb	r3, [r3, #0]
 8007638:	009b      	lsls	r3, r3, #2
 800763a:	4413      	add	r3, r2
 800763c:	881b      	ldrh	r3, [r3, #0]
 800763e:	b29b      	uxth	r3, r3
 8007640:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007644:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007648:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
 800764c:	687a      	ldr	r2, [r7, #4]
 800764e:	683b      	ldr	r3, [r7, #0]
 8007650:	781b      	ldrb	r3, [r3, #0]
 8007652:	009b      	lsls	r3, r3, #2
 8007654:	441a      	add	r2, r3
 8007656:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 800765a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800765e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007662:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007666:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800766a:	b29b      	uxth	r3, r3
 800766c:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800766e:	687a      	ldr	r2, [r7, #4]
 8007670:	683b      	ldr	r3, [r7, #0]
 8007672:	781b      	ldrb	r3, [r3, #0]
 8007674:	009b      	lsls	r3, r3, #2
 8007676:	4413      	add	r3, r2
 8007678:	881b      	ldrh	r3, [r3, #0]
 800767a:	b29b      	uxth	r3, r3
 800767c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007680:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007684:	87fb      	strh	r3, [r7, #62]	; 0x3e
 8007686:	687a      	ldr	r2, [r7, #4]
 8007688:	683b      	ldr	r3, [r7, #0]
 800768a:	781b      	ldrb	r3, [r3, #0]
 800768c:	009b      	lsls	r3, r3, #2
 800768e:	441a      	add	r2, r3
 8007690:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8007692:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007696:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800769a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800769e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80076a2:	b29b      	uxth	r3, r3
 80076a4:	8013      	strh	r3, [r2, #0]
    }
  }

  return ret;
 80076a6:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 80076aa:	4618      	mov	r0, r3
 80076ac:	376c      	adds	r7, #108	; 0x6c
 80076ae:	46bd      	mov	sp, r7
 80076b0:	bc80      	pop	{r7}
 80076b2:	4770      	bx	lr

080076b4 <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80076b4:	b480      	push	{r7}
 80076b6:	b08d      	sub	sp, #52	; 0x34
 80076b8:	af00      	add	r7, sp, #0
 80076ba:	6078      	str	r0, [r7, #4]
 80076bc:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 80076be:	683b      	ldr	r3, [r7, #0]
 80076c0:	7b1b      	ldrb	r3, [r3, #12]
 80076c2:	2b00      	cmp	r3, #0
 80076c4:	f040 808e 	bne.w	80077e4 <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 80076c8:	683b      	ldr	r3, [r7, #0]
 80076ca:	785b      	ldrb	r3, [r3, #1]
 80076cc:	2b00      	cmp	r3, #0
 80076ce:	d044      	beq.n	800775a <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80076d0:	687a      	ldr	r2, [r7, #4]
 80076d2:	683b      	ldr	r3, [r7, #0]
 80076d4:	781b      	ldrb	r3, [r3, #0]
 80076d6:	009b      	lsls	r3, r3, #2
 80076d8:	4413      	add	r3, r2
 80076da:	881b      	ldrh	r3, [r3, #0]
 80076dc:	81bb      	strh	r3, [r7, #12]
 80076de:	89bb      	ldrh	r3, [r7, #12]
 80076e0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80076e4:	2b00      	cmp	r3, #0
 80076e6:	d01b      	beq.n	8007720 <USB_DeactivateEndpoint+0x6c>
 80076e8:	687a      	ldr	r2, [r7, #4]
 80076ea:	683b      	ldr	r3, [r7, #0]
 80076ec:	781b      	ldrb	r3, [r3, #0]
 80076ee:	009b      	lsls	r3, r3, #2
 80076f0:	4413      	add	r3, r2
 80076f2:	881b      	ldrh	r3, [r3, #0]
 80076f4:	b29b      	uxth	r3, r3
 80076f6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80076fa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80076fe:	817b      	strh	r3, [r7, #10]
 8007700:	687a      	ldr	r2, [r7, #4]
 8007702:	683b      	ldr	r3, [r7, #0]
 8007704:	781b      	ldrb	r3, [r3, #0]
 8007706:	009b      	lsls	r3, r3, #2
 8007708:	441a      	add	r2, r3
 800770a:	897b      	ldrh	r3, [r7, #10]
 800770c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007710:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007714:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007718:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800771c:	b29b      	uxth	r3, r3
 800771e:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8007720:	687a      	ldr	r2, [r7, #4]
 8007722:	683b      	ldr	r3, [r7, #0]
 8007724:	781b      	ldrb	r3, [r3, #0]
 8007726:	009b      	lsls	r3, r3, #2
 8007728:	4413      	add	r3, r2
 800772a:	881b      	ldrh	r3, [r3, #0]
 800772c:	b29b      	uxth	r3, r3
 800772e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007732:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007736:	813b      	strh	r3, [r7, #8]
 8007738:	687a      	ldr	r2, [r7, #4]
 800773a:	683b      	ldr	r3, [r7, #0]
 800773c:	781b      	ldrb	r3, [r3, #0]
 800773e:	009b      	lsls	r3, r3, #2
 8007740:	441a      	add	r2, r3
 8007742:	893b      	ldrh	r3, [r7, #8]
 8007744:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007748:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800774c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007750:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007754:	b29b      	uxth	r3, r3
 8007756:	8013      	strh	r3, [r2, #0]
 8007758:	e192      	b.n	8007a80 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800775a:	687a      	ldr	r2, [r7, #4]
 800775c:	683b      	ldr	r3, [r7, #0]
 800775e:	781b      	ldrb	r3, [r3, #0]
 8007760:	009b      	lsls	r3, r3, #2
 8007762:	4413      	add	r3, r2
 8007764:	881b      	ldrh	r3, [r3, #0]
 8007766:	827b      	strh	r3, [r7, #18]
 8007768:	8a7b      	ldrh	r3, [r7, #18]
 800776a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800776e:	2b00      	cmp	r3, #0
 8007770:	d01b      	beq.n	80077aa <USB_DeactivateEndpoint+0xf6>
 8007772:	687a      	ldr	r2, [r7, #4]
 8007774:	683b      	ldr	r3, [r7, #0]
 8007776:	781b      	ldrb	r3, [r3, #0]
 8007778:	009b      	lsls	r3, r3, #2
 800777a:	4413      	add	r3, r2
 800777c:	881b      	ldrh	r3, [r3, #0]
 800777e:	b29b      	uxth	r3, r3
 8007780:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007784:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007788:	823b      	strh	r3, [r7, #16]
 800778a:	687a      	ldr	r2, [r7, #4]
 800778c:	683b      	ldr	r3, [r7, #0]
 800778e:	781b      	ldrb	r3, [r3, #0]
 8007790:	009b      	lsls	r3, r3, #2
 8007792:	441a      	add	r2, r3
 8007794:	8a3b      	ldrh	r3, [r7, #16]
 8007796:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800779a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800779e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80077a2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80077a6:	b29b      	uxth	r3, r3
 80077a8:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80077aa:	687a      	ldr	r2, [r7, #4]
 80077ac:	683b      	ldr	r3, [r7, #0]
 80077ae:	781b      	ldrb	r3, [r3, #0]
 80077b0:	009b      	lsls	r3, r3, #2
 80077b2:	4413      	add	r3, r2
 80077b4:	881b      	ldrh	r3, [r3, #0]
 80077b6:	b29b      	uxth	r3, r3
 80077b8:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80077bc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80077c0:	81fb      	strh	r3, [r7, #14]
 80077c2:	687a      	ldr	r2, [r7, #4]
 80077c4:	683b      	ldr	r3, [r7, #0]
 80077c6:	781b      	ldrb	r3, [r3, #0]
 80077c8:	009b      	lsls	r3, r3, #2
 80077ca:	441a      	add	r2, r3
 80077cc:	89fb      	ldrh	r3, [r7, #14]
 80077ce:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80077d2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80077d6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80077da:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80077de:	b29b      	uxth	r3, r3
 80077e0:	8013      	strh	r3, [r2, #0]
 80077e2:	e14d      	b.n	8007a80 <USB_DeactivateEndpoint+0x3cc>
    }
  }
  /*Double Buffer*/
  else
  {
    if (ep->is_in == 0U)
 80077e4:	683b      	ldr	r3, [r7, #0]
 80077e6:	785b      	ldrb	r3, [r3, #1]
 80077e8:	2b00      	cmp	r3, #0
 80077ea:	f040 80a5 	bne.w	8007938 <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80077ee:	687a      	ldr	r2, [r7, #4]
 80077f0:	683b      	ldr	r3, [r7, #0]
 80077f2:	781b      	ldrb	r3, [r3, #0]
 80077f4:	009b      	lsls	r3, r3, #2
 80077f6:	4413      	add	r3, r2
 80077f8:	881b      	ldrh	r3, [r3, #0]
 80077fa:	843b      	strh	r3, [r7, #32]
 80077fc:	8c3b      	ldrh	r3, [r7, #32]
 80077fe:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007802:	2b00      	cmp	r3, #0
 8007804:	d01b      	beq.n	800783e <USB_DeactivateEndpoint+0x18a>
 8007806:	687a      	ldr	r2, [r7, #4]
 8007808:	683b      	ldr	r3, [r7, #0]
 800780a:	781b      	ldrb	r3, [r3, #0]
 800780c:	009b      	lsls	r3, r3, #2
 800780e:	4413      	add	r3, r2
 8007810:	881b      	ldrh	r3, [r3, #0]
 8007812:	b29b      	uxth	r3, r3
 8007814:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007818:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800781c:	83fb      	strh	r3, [r7, #30]
 800781e:	687a      	ldr	r2, [r7, #4]
 8007820:	683b      	ldr	r3, [r7, #0]
 8007822:	781b      	ldrb	r3, [r3, #0]
 8007824:	009b      	lsls	r3, r3, #2
 8007826:	441a      	add	r2, r3
 8007828:	8bfb      	ldrh	r3, [r7, #30]
 800782a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800782e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007832:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8007836:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800783a:	b29b      	uxth	r3, r3
 800783c:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800783e:	687a      	ldr	r2, [r7, #4]
 8007840:	683b      	ldr	r3, [r7, #0]
 8007842:	781b      	ldrb	r3, [r3, #0]
 8007844:	009b      	lsls	r3, r3, #2
 8007846:	4413      	add	r3, r2
 8007848:	881b      	ldrh	r3, [r3, #0]
 800784a:	83bb      	strh	r3, [r7, #28]
 800784c:	8bbb      	ldrh	r3, [r7, #28]
 800784e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007852:	2b00      	cmp	r3, #0
 8007854:	d01b      	beq.n	800788e <USB_DeactivateEndpoint+0x1da>
 8007856:	687a      	ldr	r2, [r7, #4]
 8007858:	683b      	ldr	r3, [r7, #0]
 800785a:	781b      	ldrb	r3, [r3, #0]
 800785c:	009b      	lsls	r3, r3, #2
 800785e:	4413      	add	r3, r2
 8007860:	881b      	ldrh	r3, [r3, #0]
 8007862:	b29b      	uxth	r3, r3
 8007864:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007868:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800786c:	837b      	strh	r3, [r7, #26]
 800786e:	687a      	ldr	r2, [r7, #4]
 8007870:	683b      	ldr	r3, [r7, #0]
 8007872:	781b      	ldrb	r3, [r3, #0]
 8007874:	009b      	lsls	r3, r3, #2
 8007876:	441a      	add	r2, r3
 8007878:	8b7b      	ldrh	r3, [r7, #26]
 800787a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800787e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007882:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007886:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800788a:	b29b      	uxth	r3, r3
 800788c:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 800788e:	687a      	ldr	r2, [r7, #4]
 8007890:	683b      	ldr	r3, [r7, #0]
 8007892:	781b      	ldrb	r3, [r3, #0]
 8007894:	009b      	lsls	r3, r3, #2
 8007896:	4413      	add	r3, r2
 8007898:	881b      	ldrh	r3, [r3, #0]
 800789a:	b29b      	uxth	r3, r3
 800789c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80078a0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80078a4:	833b      	strh	r3, [r7, #24]
 80078a6:	687a      	ldr	r2, [r7, #4]
 80078a8:	683b      	ldr	r3, [r7, #0]
 80078aa:	781b      	ldrb	r3, [r3, #0]
 80078ac:	009b      	lsls	r3, r3, #2
 80078ae:	441a      	add	r2, r3
 80078b0:	8b3b      	ldrh	r3, [r7, #24]
 80078b2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80078b6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80078ba:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80078be:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80078c2:	b29b      	uxth	r3, r3
 80078c4:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80078c6:	687a      	ldr	r2, [r7, #4]
 80078c8:	683b      	ldr	r3, [r7, #0]
 80078ca:	781b      	ldrb	r3, [r3, #0]
 80078cc:	009b      	lsls	r3, r3, #2
 80078ce:	4413      	add	r3, r2
 80078d0:	881b      	ldrh	r3, [r3, #0]
 80078d2:	b29b      	uxth	r3, r3
 80078d4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80078d8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80078dc:	82fb      	strh	r3, [r7, #22]
 80078de:	687a      	ldr	r2, [r7, #4]
 80078e0:	683b      	ldr	r3, [r7, #0]
 80078e2:	781b      	ldrb	r3, [r3, #0]
 80078e4:	009b      	lsls	r3, r3, #2
 80078e6:	441a      	add	r2, r3
 80078e8:	8afb      	ldrh	r3, [r7, #22]
 80078ea:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80078ee:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80078f2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80078f6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80078fa:	b29b      	uxth	r3, r3
 80078fc:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80078fe:	687a      	ldr	r2, [r7, #4]
 8007900:	683b      	ldr	r3, [r7, #0]
 8007902:	781b      	ldrb	r3, [r3, #0]
 8007904:	009b      	lsls	r3, r3, #2
 8007906:	4413      	add	r3, r2
 8007908:	881b      	ldrh	r3, [r3, #0]
 800790a:	b29b      	uxth	r3, r3
 800790c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007910:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007914:	82bb      	strh	r3, [r7, #20]
 8007916:	687a      	ldr	r2, [r7, #4]
 8007918:	683b      	ldr	r3, [r7, #0]
 800791a:	781b      	ldrb	r3, [r3, #0]
 800791c:	009b      	lsls	r3, r3, #2
 800791e:	441a      	add	r2, r3
 8007920:	8abb      	ldrh	r3, [r7, #20]
 8007922:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007926:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800792a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800792e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007932:	b29b      	uxth	r3, r3
 8007934:	8013      	strh	r3, [r2, #0]
 8007936:	e0a3      	b.n	8007a80 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8007938:	687a      	ldr	r2, [r7, #4]
 800793a:	683b      	ldr	r3, [r7, #0]
 800793c:	781b      	ldrb	r3, [r3, #0]
 800793e:	009b      	lsls	r3, r3, #2
 8007940:	4413      	add	r3, r2
 8007942:	881b      	ldrh	r3, [r3, #0]
 8007944:	85fb      	strh	r3, [r7, #46]	; 0x2e
 8007946:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8007948:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800794c:	2b00      	cmp	r3, #0
 800794e:	d01b      	beq.n	8007988 <USB_DeactivateEndpoint+0x2d4>
 8007950:	687a      	ldr	r2, [r7, #4]
 8007952:	683b      	ldr	r3, [r7, #0]
 8007954:	781b      	ldrb	r3, [r3, #0]
 8007956:	009b      	lsls	r3, r3, #2
 8007958:	4413      	add	r3, r2
 800795a:	881b      	ldrh	r3, [r3, #0]
 800795c:	b29b      	uxth	r3, r3
 800795e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007962:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007966:	85bb      	strh	r3, [r7, #44]	; 0x2c
 8007968:	687a      	ldr	r2, [r7, #4]
 800796a:	683b      	ldr	r3, [r7, #0]
 800796c:	781b      	ldrb	r3, [r3, #0]
 800796e:	009b      	lsls	r3, r3, #2
 8007970:	441a      	add	r2, r3
 8007972:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8007974:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007978:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800797c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8007980:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007984:	b29b      	uxth	r3, r3
 8007986:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8007988:	687a      	ldr	r2, [r7, #4]
 800798a:	683b      	ldr	r3, [r7, #0]
 800798c:	781b      	ldrb	r3, [r3, #0]
 800798e:	009b      	lsls	r3, r3, #2
 8007990:	4413      	add	r3, r2
 8007992:	881b      	ldrh	r3, [r3, #0]
 8007994:	857b      	strh	r3, [r7, #42]	; 0x2a
 8007996:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8007998:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800799c:	2b00      	cmp	r3, #0
 800799e:	d01b      	beq.n	80079d8 <USB_DeactivateEndpoint+0x324>
 80079a0:	687a      	ldr	r2, [r7, #4]
 80079a2:	683b      	ldr	r3, [r7, #0]
 80079a4:	781b      	ldrb	r3, [r3, #0]
 80079a6:	009b      	lsls	r3, r3, #2
 80079a8:	4413      	add	r3, r2
 80079aa:	881b      	ldrh	r3, [r3, #0]
 80079ac:	b29b      	uxth	r3, r3
 80079ae:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80079b2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80079b6:	853b      	strh	r3, [r7, #40]	; 0x28
 80079b8:	687a      	ldr	r2, [r7, #4]
 80079ba:	683b      	ldr	r3, [r7, #0]
 80079bc:	781b      	ldrb	r3, [r3, #0]
 80079be:	009b      	lsls	r3, r3, #2
 80079c0:	441a      	add	r2, r3
 80079c2:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80079c4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80079c8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80079cc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80079d0:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80079d4:	b29b      	uxth	r3, r3
 80079d6:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 80079d8:	687a      	ldr	r2, [r7, #4]
 80079da:	683b      	ldr	r3, [r7, #0]
 80079dc:	781b      	ldrb	r3, [r3, #0]
 80079de:	009b      	lsls	r3, r3, #2
 80079e0:	4413      	add	r3, r2
 80079e2:	881b      	ldrh	r3, [r3, #0]
 80079e4:	b29b      	uxth	r3, r3
 80079e6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80079ea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80079ee:	84fb      	strh	r3, [r7, #38]	; 0x26
 80079f0:	687a      	ldr	r2, [r7, #4]
 80079f2:	683b      	ldr	r3, [r7, #0]
 80079f4:	781b      	ldrb	r3, [r3, #0]
 80079f6:	009b      	lsls	r3, r3, #2
 80079f8:	441a      	add	r2, r3
 80079fa:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80079fc:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007a00:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007a04:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8007a08:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007a0c:	b29b      	uxth	r3, r3
 8007a0e:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8007a10:	687a      	ldr	r2, [r7, #4]
 8007a12:	683b      	ldr	r3, [r7, #0]
 8007a14:	781b      	ldrb	r3, [r3, #0]
 8007a16:	009b      	lsls	r3, r3, #2
 8007a18:	4413      	add	r3, r2
 8007a1a:	881b      	ldrh	r3, [r3, #0]
 8007a1c:	b29b      	uxth	r3, r3
 8007a1e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007a22:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007a26:	84bb      	strh	r3, [r7, #36]	; 0x24
 8007a28:	687a      	ldr	r2, [r7, #4]
 8007a2a:	683b      	ldr	r3, [r7, #0]
 8007a2c:	781b      	ldrb	r3, [r3, #0]
 8007a2e:	009b      	lsls	r3, r3, #2
 8007a30:	441a      	add	r2, r3
 8007a32:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8007a34:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007a38:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007a3c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007a40:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007a44:	b29b      	uxth	r3, r3
 8007a46:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8007a48:	687a      	ldr	r2, [r7, #4]
 8007a4a:	683b      	ldr	r3, [r7, #0]
 8007a4c:	781b      	ldrb	r3, [r3, #0]
 8007a4e:	009b      	lsls	r3, r3, #2
 8007a50:	4413      	add	r3, r2
 8007a52:	881b      	ldrh	r3, [r3, #0]
 8007a54:	b29b      	uxth	r3, r3
 8007a56:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007a5a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007a5e:	847b      	strh	r3, [r7, #34]	; 0x22
 8007a60:	687a      	ldr	r2, [r7, #4]
 8007a62:	683b      	ldr	r3, [r7, #0]
 8007a64:	781b      	ldrb	r3, [r3, #0]
 8007a66:	009b      	lsls	r3, r3, #2
 8007a68:	441a      	add	r2, r3
 8007a6a:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8007a6c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007a70:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007a74:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007a78:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007a7c:	b29b      	uxth	r3, r3
 8007a7e:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 8007a80:	2300      	movs	r3, #0
}
 8007a82:	4618      	mov	r0, r3
 8007a84:	3734      	adds	r7, #52	; 0x34
 8007a86:	46bd      	mov	sp, r7
 8007a88:	bc80      	pop	{r7}
 8007a8a:	4770      	bx	lr

08007a8c <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8007a8c:	b580      	push	{r7, lr}
 8007a8e:	b0cc      	sub	sp, #304	; 0x130
 8007a90:	af00      	add	r7, sp, #0
 8007a92:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007a96:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8007a9a:	6018      	str	r0, [r3, #0]
 8007a9c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007aa0:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007aa4:	6019      	str	r1, [r3, #0]
  uint32_t len;
  uint16_t pmabuffer;
  uint16_t wEPVal;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8007aa6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007aaa:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007aae:	681b      	ldr	r3, [r3, #0]
 8007ab0:	785b      	ldrb	r3, [r3, #1]
 8007ab2:	2b01      	cmp	r3, #1
 8007ab4:	f041 817d 	bne.w	8008db2 <USB_EPStartXfer+0x1326>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 8007ab8:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007abc:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007ac0:	681b      	ldr	r3, [r3, #0]
 8007ac2:	699a      	ldr	r2, [r3, #24]
 8007ac4:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007ac8:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007acc:	681b      	ldr	r3, [r3, #0]
 8007ace:	691b      	ldr	r3, [r3, #16]
 8007ad0:	429a      	cmp	r2, r3
 8007ad2:	d908      	bls.n	8007ae6 <USB_EPStartXfer+0x5a>
    {
      len = ep->maxpacket;
 8007ad4:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007ad8:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007adc:	681b      	ldr	r3, [r3, #0]
 8007ade:	691b      	ldr	r3, [r3, #16]
 8007ae0:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
 8007ae4:	e007      	b.n	8007af6 <USB_EPStartXfer+0x6a>
    }
    else
    {
      len = ep->xfer_len;
 8007ae6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007aea:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007aee:	681b      	ldr	r3, [r3, #0]
 8007af0:	699b      	ldr	r3, [r3, #24]
 8007af2:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 8007af6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007afa:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007afe:	681b      	ldr	r3, [r3, #0]
 8007b00:	7b1b      	ldrb	r3, [r3, #12]
 8007b02:	2b00      	cmp	r3, #0
 8007b04:	d152      	bne.n	8007bac <USB_EPStartXfer+0x120>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 8007b06:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007b0a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007b0e:	681b      	ldr	r3, [r3, #0]
 8007b10:	6959      	ldr	r1, [r3, #20]
 8007b12:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007b16:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007b1a:	681b      	ldr	r3, [r3, #0]
 8007b1c:	88da      	ldrh	r2, [r3, #6]
 8007b1e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007b22:	b29b      	uxth	r3, r3
 8007b24:	f507 7098 	add.w	r0, r7, #304	; 0x130
 8007b28:	f5a0 7096 	sub.w	r0, r0, #300	; 0x12c
 8007b2c:	6800      	ldr	r0, [r0, #0]
 8007b2e:	f001 ff23 	bl	8009978 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8007b32:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007b36:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8007b3a:	f507 7298 	add.w	r2, r7, #304	; 0x130
 8007b3e:	f5a2 7296 	sub.w	r2, r2, #300	; 0x12c
 8007b42:	6812      	ldr	r2, [r2, #0]
 8007b44:	601a      	str	r2, [r3, #0]
 8007b46:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007b4a:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8007b4e:	681b      	ldr	r3, [r3, #0]
 8007b50:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007b54:	b29b      	uxth	r3, r3
 8007b56:	4619      	mov	r1, r3
 8007b58:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007b5c:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8007b60:	f507 7298 	add.w	r2, r7, #304	; 0x130
 8007b64:	f5a2 7290 	sub.w	r2, r2, #288	; 0x120
 8007b68:	6812      	ldr	r2, [r2, #0]
 8007b6a:	440a      	add	r2, r1
 8007b6c:	601a      	str	r2, [r3, #0]
 8007b6e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007b72:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007b76:	681b      	ldr	r3, [r3, #0]
 8007b78:	781b      	ldrb	r3, [r3, #0]
 8007b7a:	011a      	lsls	r2, r3, #4
 8007b7c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007b80:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8007b84:	681b      	ldr	r3, [r3, #0]
 8007b86:	4413      	add	r3, r2
 8007b88:	f203 4204 	addw	r2, r3, #1028	; 0x404
 8007b8c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007b90:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 8007b94:	601a      	str	r2, [r3, #0]
 8007b96:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007b9a:	b29a      	uxth	r2, r3
 8007b9c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007ba0:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 8007ba4:	681b      	ldr	r3, [r3, #0]
 8007ba6:	801a      	strh	r2, [r3, #0]
 8007ba8:	f001 b8b5 	b.w	8008d16 <USB_EPStartXfer+0x128a>
    }
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 8007bac:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007bb0:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007bb4:	681b      	ldr	r3, [r3, #0]
 8007bb6:	78db      	ldrb	r3, [r3, #3]
 8007bb8:	2b02      	cmp	r3, #2
 8007bba:	f040 84c6 	bne.w	800854a <USB_EPStartXfer+0xabe>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 8007bbe:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007bc2:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007bc6:	681b      	ldr	r3, [r3, #0]
 8007bc8:	6a1a      	ldr	r2, [r3, #32]
 8007bca:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007bce:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007bd2:	681b      	ldr	r3, [r3, #0]
 8007bd4:	691b      	ldr	r3, [r3, #16]
 8007bd6:	429a      	cmp	r2, r3
 8007bd8:	f240 8443 	bls.w	8008462 <USB_EPStartXfer+0x9d6>
        {
          /* enable double buffer */
          PCD_SET_EP_DBUF(USBx, ep->num);
 8007bdc:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007be0:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8007be4:	681a      	ldr	r2, [r3, #0]
 8007be6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007bea:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007bee:	681b      	ldr	r3, [r3, #0]
 8007bf0:	781b      	ldrb	r3, [r3, #0]
 8007bf2:	009b      	lsls	r3, r3, #2
 8007bf4:	4413      	add	r3, r2
 8007bf6:	881b      	ldrh	r3, [r3, #0]
 8007bf8:	b29b      	uxth	r3, r3
 8007bfa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007bfe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007c02:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
 8007c06:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007c0a:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8007c0e:	681a      	ldr	r2, [r3, #0]
 8007c10:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007c14:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007c18:	681b      	ldr	r3, [r3, #0]
 8007c1a:	781b      	ldrb	r3, [r3, #0]
 8007c1c:	009b      	lsls	r3, r3, #2
 8007c1e:	441a      	add	r2, r3
 8007c20:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8007c24:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007c28:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007c2c:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 8007c30:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007c34:	b29b      	uxth	r3, r3
 8007c36:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 8007c38:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007c3c:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007c40:	681b      	ldr	r3, [r3, #0]
 8007c42:	6a1a      	ldr	r2, [r3, #32]
 8007c44:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007c48:	1ad2      	subs	r2, r2, r3
 8007c4a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007c4e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007c52:	681b      	ldr	r3, [r3, #0]
 8007c54:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8007c56:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007c5a:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8007c5e:	681a      	ldr	r2, [r3, #0]
 8007c60:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007c64:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007c68:	681b      	ldr	r3, [r3, #0]
 8007c6a:	781b      	ldrb	r3, [r3, #0]
 8007c6c:	009b      	lsls	r3, r3, #2
 8007c6e:	4413      	add	r3, r2
 8007c70:	881b      	ldrh	r3, [r3, #0]
 8007c72:	b29b      	uxth	r3, r3
 8007c74:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007c78:	2b00      	cmp	r3, #0
 8007c7a:	f000 823e 	beq.w	80080fa <USB_EPStartXfer+0x66e>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8007c7e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007c82:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8007c86:	f507 7298 	add.w	r2, r7, #304	; 0x130
 8007c8a:	f5a2 7296 	sub.w	r2, r2, #300	; 0x12c
 8007c8e:	6812      	ldr	r2, [r2, #0]
 8007c90:	601a      	str	r2, [r3, #0]
 8007c92:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007c96:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007c9a:	681b      	ldr	r3, [r3, #0]
 8007c9c:	785b      	ldrb	r3, [r3, #1]
 8007c9e:	2b00      	cmp	r3, #0
 8007ca0:	f040 809a 	bne.w	8007dd8 <USB_EPStartXfer+0x34c>
 8007ca4:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007ca8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007cac:	f507 7298 	add.w	r2, r7, #304	; 0x130
 8007cb0:	f5a2 7296 	sub.w	r2, r2, #300	; 0x12c
 8007cb4:	6812      	ldr	r2, [r2, #0]
 8007cb6:	601a      	str	r2, [r3, #0]
 8007cb8:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007cbc:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8007cc0:	681b      	ldr	r3, [r3, #0]
 8007cc2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007cc6:	b29b      	uxth	r3, r3
 8007cc8:	4619      	mov	r1, r3
 8007cca:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007cce:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007cd2:	f507 7298 	add.w	r2, r7, #304	; 0x130
 8007cd6:	f5a2 7284 	sub.w	r2, r2, #264	; 0x108
 8007cda:	6812      	ldr	r2, [r2, #0]
 8007cdc:	440a      	add	r2, r1
 8007cde:	601a      	str	r2, [r3, #0]
 8007ce0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007ce4:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007ce8:	681b      	ldr	r3, [r3, #0]
 8007cea:	781b      	ldrb	r3, [r3, #0]
 8007cec:	011a      	lsls	r2, r3, #4
 8007cee:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007cf2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007cf6:	681b      	ldr	r3, [r3, #0]
 8007cf8:	4413      	add	r3, r2
 8007cfa:	f203 420c 	addw	r2, r3, #1036	; 0x40c
 8007cfe:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007d02:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8007d06:	601a      	str	r2, [r3, #0]
 8007d08:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007d0c:	2b00      	cmp	r3, #0
 8007d0e:	d122      	bne.n	8007d56 <USB_EPStartXfer+0x2ca>
 8007d10:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007d14:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8007d18:	681b      	ldr	r3, [r3, #0]
 8007d1a:	881b      	ldrh	r3, [r3, #0]
 8007d1c:	b29b      	uxth	r3, r3
 8007d1e:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8007d22:	b29a      	uxth	r2, r3
 8007d24:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007d28:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8007d2c:	681b      	ldr	r3, [r3, #0]
 8007d2e:	801a      	strh	r2, [r3, #0]
 8007d30:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007d34:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8007d38:	681b      	ldr	r3, [r3, #0]
 8007d3a:	881b      	ldrh	r3, [r3, #0]
 8007d3c:	b29b      	uxth	r3, r3
 8007d3e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007d42:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007d46:	b29a      	uxth	r2, r3
 8007d48:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007d4c:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8007d50:	681b      	ldr	r3, [r3, #0]
 8007d52:	801a      	strh	r2, [r3, #0]
 8007d54:	e079      	b.n	8007e4a <USB_EPStartXfer+0x3be>
 8007d56:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007d5a:	2b3e      	cmp	r3, #62	; 0x3e
 8007d5c:	d81b      	bhi.n	8007d96 <USB_EPStartXfer+0x30a>
 8007d5e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007d62:	085b      	lsrs	r3, r3, #1
 8007d64:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 8007d68:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007d6c:	f003 0301 	and.w	r3, r3, #1
 8007d70:	2b00      	cmp	r3, #0
 8007d72:	d004      	beq.n	8007d7e <USB_EPStartXfer+0x2f2>
 8007d74:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8007d78:	3301      	adds	r3, #1
 8007d7a:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 8007d7e:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8007d82:	b29b      	uxth	r3, r3
 8007d84:	029b      	lsls	r3, r3, #10
 8007d86:	b29a      	uxth	r2, r3
 8007d88:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007d8c:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8007d90:	681b      	ldr	r3, [r3, #0]
 8007d92:	801a      	strh	r2, [r3, #0]
 8007d94:	e059      	b.n	8007e4a <USB_EPStartXfer+0x3be>
 8007d96:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007d9a:	095b      	lsrs	r3, r3, #5
 8007d9c:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 8007da0:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007da4:	f003 031f 	and.w	r3, r3, #31
 8007da8:	2b00      	cmp	r3, #0
 8007daa:	d104      	bne.n	8007db6 <USB_EPStartXfer+0x32a>
 8007dac:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8007db0:	3b01      	subs	r3, #1
 8007db2:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 8007db6:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8007dba:	b29b      	uxth	r3, r3
 8007dbc:	029b      	lsls	r3, r3, #10
 8007dbe:	b29b      	uxth	r3, r3
 8007dc0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007dc4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007dc8:	b29a      	uxth	r2, r3
 8007dca:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007dce:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8007dd2:	681b      	ldr	r3, [r3, #0]
 8007dd4:	801a      	strh	r2, [r3, #0]
 8007dd6:	e038      	b.n	8007e4a <USB_EPStartXfer+0x3be>
 8007dd8:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007ddc:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007de0:	681b      	ldr	r3, [r3, #0]
 8007de2:	785b      	ldrb	r3, [r3, #1]
 8007de4:	2b01      	cmp	r3, #1
 8007de6:	d130      	bne.n	8007e4a <USB_EPStartXfer+0x3be>
 8007de8:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007dec:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8007df0:	681b      	ldr	r3, [r3, #0]
 8007df2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007df6:	b29b      	uxth	r3, r3
 8007df8:	4619      	mov	r1, r3
 8007dfa:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007dfe:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8007e02:	f507 7298 	add.w	r2, r7, #304	; 0x130
 8007e06:	f5a2 7280 	sub.w	r2, r2, #256	; 0x100
 8007e0a:	6812      	ldr	r2, [r2, #0]
 8007e0c:	440a      	add	r2, r1
 8007e0e:	601a      	str	r2, [r3, #0]
 8007e10:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007e14:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007e18:	681b      	ldr	r3, [r3, #0]
 8007e1a:	781b      	ldrb	r3, [r3, #0]
 8007e1c:	011a      	lsls	r2, r3, #4
 8007e1e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007e22:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8007e26:	681b      	ldr	r3, [r3, #0]
 8007e28:	4413      	add	r3, r2
 8007e2a:	f203 420c 	addw	r2, r3, #1036	; 0x40c
 8007e2e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007e32:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8007e36:	601a      	str	r2, [r3, #0]
 8007e38:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007e3c:	b29a      	uxth	r2, r3
 8007e3e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007e42:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8007e46:	681b      	ldr	r3, [r3, #0]
 8007e48:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8007e4a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007e4e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007e52:	681b      	ldr	r3, [r3, #0]
 8007e54:	895b      	ldrh	r3, [r3, #10]
 8007e56:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8007e5a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007e5e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007e62:	681b      	ldr	r3, [r3, #0]
 8007e64:	6959      	ldr	r1, [r3, #20]
 8007e66:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007e6a:	b29b      	uxth	r3, r3
 8007e6c:	f8b7 2096 	ldrh.w	r2, [r7, #150]	; 0x96
 8007e70:	f507 7098 	add.w	r0, r7, #304	; 0x130
 8007e74:	f5a0 7096 	sub.w	r0, r0, #300	; 0x12c
 8007e78:	6800      	ldr	r0, [r0, #0]
 8007e7a:	f001 fd7d 	bl	8009978 <USB_WritePMA>
            ep->xfer_buff += len;
 8007e7e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007e82:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007e86:	681b      	ldr	r3, [r3, #0]
 8007e88:	695a      	ldr	r2, [r3, #20]
 8007e8a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007e8e:	441a      	add	r2, r3
 8007e90:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007e94:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007e98:	681b      	ldr	r3, [r3, #0]
 8007e9a:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8007e9c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007ea0:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007ea4:	681b      	ldr	r3, [r3, #0]
 8007ea6:	6a1a      	ldr	r2, [r3, #32]
 8007ea8:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007eac:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007eb0:	681b      	ldr	r3, [r3, #0]
 8007eb2:	691b      	ldr	r3, [r3, #16]
 8007eb4:	429a      	cmp	r2, r3
 8007eb6:	d90f      	bls.n	8007ed8 <USB_EPStartXfer+0x44c>
            {
              ep->xfer_len_db -= len;
 8007eb8:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007ebc:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007ec0:	681b      	ldr	r3, [r3, #0]
 8007ec2:	6a1a      	ldr	r2, [r3, #32]
 8007ec4:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007ec8:	1ad2      	subs	r2, r2, r3
 8007eca:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007ece:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007ed2:	681b      	ldr	r3, [r3, #0]
 8007ed4:	621a      	str	r2, [r3, #32]
 8007ed6:	e00e      	b.n	8007ef6 <USB_EPStartXfer+0x46a>
            }
            else
            {
              len = ep->xfer_len_db;
 8007ed8:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007edc:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007ee0:	681b      	ldr	r3, [r3, #0]
 8007ee2:	6a1b      	ldr	r3, [r3, #32]
 8007ee4:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
              ep->xfer_len_db = 0U;
 8007ee8:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007eec:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007ef0:	681b      	ldr	r3, [r3, #0]
 8007ef2:	2200      	movs	r2, #0
 8007ef4:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8007ef6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007efa:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007efe:	681b      	ldr	r3, [r3, #0]
 8007f00:	785b      	ldrb	r3, [r3, #1]
 8007f02:	2b00      	cmp	r3, #0
 8007f04:	f040 809a 	bne.w	800803c <USB_EPStartXfer+0x5b0>
 8007f08:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007f0c:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8007f10:	f507 7298 	add.w	r2, r7, #304	; 0x130
 8007f14:	f5a2 7296 	sub.w	r2, r2, #300	; 0x12c
 8007f18:	6812      	ldr	r2, [r2, #0]
 8007f1a:	601a      	str	r2, [r3, #0]
 8007f1c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007f20:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8007f24:	681b      	ldr	r3, [r3, #0]
 8007f26:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007f2a:	b29b      	uxth	r3, r3
 8007f2c:	4619      	mov	r1, r3
 8007f2e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007f32:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8007f36:	f507 7298 	add.w	r2, r7, #304	; 0x130
 8007f3a:	f5a2 728c 	sub.w	r2, r2, #280	; 0x118
 8007f3e:	6812      	ldr	r2, [r2, #0]
 8007f40:	440a      	add	r2, r1
 8007f42:	601a      	str	r2, [r3, #0]
 8007f44:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007f48:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007f4c:	681b      	ldr	r3, [r3, #0]
 8007f4e:	781b      	ldrb	r3, [r3, #0]
 8007f50:	011a      	lsls	r2, r3, #4
 8007f52:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007f56:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8007f5a:	681b      	ldr	r3, [r3, #0]
 8007f5c:	4413      	add	r3, r2
 8007f5e:	f203 4204 	addw	r2, r3, #1028	; 0x404
 8007f62:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007f66:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8007f6a:	601a      	str	r2, [r3, #0]
 8007f6c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007f70:	2b00      	cmp	r3, #0
 8007f72:	d122      	bne.n	8007fba <USB_EPStartXfer+0x52e>
 8007f74:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007f78:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8007f7c:	681b      	ldr	r3, [r3, #0]
 8007f7e:	881b      	ldrh	r3, [r3, #0]
 8007f80:	b29b      	uxth	r3, r3
 8007f82:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8007f86:	b29a      	uxth	r2, r3
 8007f88:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007f8c:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8007f90:	681b      	ldr	r3, [r3, #0]
 8007f92:	801a      	strh	r2, [r3, #0]
 8007f94:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007f98:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8007f9c:	681b      	ldr	r3, [r3, #0]
 8007f9e:	881b      	ldrh	r3, [r3, #0]
 8007fa0:	b29b      	uxth	r3, r3
 8007fa2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007fa6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007faa:	b29a      	uxth	r2, r3
 8007fac:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007fb0:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8007fb4:	681b      	ldr	r3, [r3, #0]
 8007fb6:	801a      	strh	r2, [r3, #0]
 8007fb8:	e083      	b.n	80080c2 <USB_EPStartXfer+0x636>
 8007fba:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007fbe:	2b3e      	cmp	r3, #62	; 0x3e
 8007fc0:	d81b      	bhi.n	8007ffa <USB_EPStartXfer+0x56e>
 8007fc2:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007fc6:	085b      	lsrs	r3, r3, #1
 8007fc8:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8007fcc:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007fd0:	f003 0301 	and.w	r3, r3, #1
 8007fd4:	2b00      	cmp	r3, #0
 8007fd6:	d004      	beq.n	8007fe2 <USB_EPStartXfer+0x556>
 8007fd8:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8007fdc:	3301      	adds	r3, #1
 8007fde:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8007fe2:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8007fe6:	b29b      	uxth	r3, r3
 8007fe8:	029b      	lsls	r3, r3, #10
 8007fea:	b29a      	uxth	r2, r3
 8007fec:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007ff0:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8007ff4:	681b      	ldr	r3, [r3, #0]
 8007ff6:	801a      	strh	r2, [r3, #0]
 8007ff8:	e063      	b.n	80080c2 <USB_EPStartXfer+0x636>
 8007ffa:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007ffe:	095b      	lsrs	r3, r3, #5
 8008000:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8008004:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008008:	f003 031f 	and.w	r3, r3, #31
 800800c:	2b00      	cmp	r3, #0
 800800e:	d104      	bne.n	800801a <USB_EPStartXfer+0x58e>
 8008010:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8008014:	3b01      	subs	r3, #1
 8008016:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 800801a:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 800801e:	b29b      	uxth	r3, r3
 8008020:	029b      	lsls	r3, r3, #10
 8008022:	b29b      	uxth	r3, r3
 8008024:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008028:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800802c:	b29a      	uxth	r2, r3
 800802e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008032:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8008036:	681b      	ldr	r3, [r3, #0]
 8008038:	801a      	strh	r2, [r3, #0]
 800803a:	e042      	b.n	80080c2 <USB_EPStartXfer+0x636>
 800803c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008040:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008044:	681b      	ldr	r3, [r3, #0]
 8008046:	785b      	ldrb	r3, [r3, #1]
 8008048:	2b01      	cmp	r3, #1
 800804a:	d13a      	bne.n	80080c2 <USB_EPStartXfer+0x636>
 800804c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008050:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8008054:	f507 7298 	add.w	r2, r7, #304	; 0x130
 8008058:	f5a2 7296 	sub.w	r2, r2, #300	; 0x12c
 800805c:	6812      	ldr	r2, [r2, #0]
 800805e:	601a      	str	r2, [r3, #0]
 8008060:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008064:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8008068:	681b      	ldr	r3, [r3, #0]
 800806a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800806e:	b29b      	uxth	r3, r3
 8008070:	4619      	mov	r1, r3
 8008072:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008076:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 800807a:	f507 7298 	add.w	r2, r7, #304	; 0x130
 800807e:	f5a2 7288 	sub.w	r2, r2, #272	; 0x110
 8008082:	6812      	ldr	r2, [r2, #0]
 8008084:	440a      	add	r2, r1
 8008086:	601a      	str	r2, [r3, #0]
 8008088:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800808c:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008090:	681b      	ldr	r3, [r3, #0]
 8008092:	781b      	ldrb	r3, [r3, #0]
 8008094:	011a      	lsls	r2, r3, #4
 8008096:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800809a:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 800809e:	681b      	ldr	r3, [r3, #0]
 80080a0:	4413      	add	r3, r2
 80080a2:	f203 4204 	addw	r2, r3, #1028	; 0x404
 80080a6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80080aa:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 80080ae:	601a      	str	r2, [r3, #0]
 80080b0:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80080b4:	b29a      	uxth	r2, r3
 80080b6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80080ba:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 80080be:	681b      	ldr	r3, [r3, #0]
 80080c0:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 80080c2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80080c6:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80080ca:	681b      	ldr	r3, [r3, #0]
 80080cc:	891b      	ldrh	r3, [r3, #8]
 80080ce:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80080d2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80080d6:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80080da:	681b      	ldr	r3, [r3, #0]
 80080dc:	6959      	ldr	r1, [r3, #20]
 80080de:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80080e2:	b29b      	uxth	r3, r3
 80080e4:	f8b7 2096 	ldrh.w	r2, [r7, #150]	; 0x96
 80080e8:	f507 7098 	add.w	r0, r7, #304	; 0x130
 80080ec:	f5a0 7096 	sub.w	r0, r0, #300	; 0x12c
 80080f0:	6800      	ldr	r0, [r0, #0]
 80080f2:	f001 fc41 	bl	8009978 <USB_WritePMA>
 80080f6:	f000 be0e 	b.w	8008d16 <USB_EPStartXfer+0x128a>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 80080fa:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80080fe:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008102:	681b      	ldr	r3, [r3, #0]
 8008104:	785b      	ldrb	r3, [r3, #1]
 8008106:	2b00      	cmp	r3, #0
 8008108:	d16d      	bne.n	80081e6 <USB_EPStartXfer+0x75a>
 800810a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800810e:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8008112:	681b      	ldr	r3, [r3, #0]
 8008114:	64bb      	str	r3, [r7, #72]	; 0x48
 8008116:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800811a:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800811e:	681b      	ldr	r3, [r3, #0]
 8008120:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008124:	b29b      	uxth	r3, r3
 8008126:	461a      	mov	r2, r3
 8008128:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800812a:	4413      	add	r3, r2
 800812c:	64bb      	str	r3, [r7, #72]	; 0x48
 800812e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008132:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008136:	681b      	ldr	r3, [r3, #0]
 8008138:	781b      	ldrb	r3, [r3, #0]
 800813a:	011a      	lsls	r2, r3, #4
 800813c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800813e:	4413      	add	r3, r2
 8008140:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8008144:	647b      	str	r3, [r7, #68]	; 0x44
 8008146:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800814a:	2b00      	cmp	r3, #0
 800814c:	d112      	bne.n	8008174 <USB_EPStartXfer+0x6e8>
 800814e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008150:	881b      	ldrh	r3, [r3, #0]
 8008152:	b29b      	uxth	r3, r3
 8008154:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8008158:	b29a      	uxth	r2, r3
 800815a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800815c:	801a      	strh	r2, [r3, #0]
 800815e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008160:	881b      	ldrh	r3, [r3, #0]
 8008162:	b29b      	uxth	r3, r3
 8008164:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008168:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800816c:	b29a      	uxth	r2, r3
 800816e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008170:	801a      	strh	r2, [r3, #0]
 8008172:	e063      	b.n	800823c <USB_EPStartXfer+0x7b0>
 8008174:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008178:	2b3e      	cmp	r3, #62	; 0x3e
 800817a:	d817      	bhi.n	80081ac <USB_EPStartXfer+0x720>
 800817c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008180:	085b      	lsrs	r3, r3, #1
 8008182:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8008186:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800818a:	f003 0301 	and.w	r3, r3, #1
 800818e:	2b00      	cmp	r3, #0
 8008190:	d004      	beq.n	800819c <USB_EPStartXfer+0x710>
 8008192:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8008196:	3301      	adds	r3, #1
 8008198:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 800819c:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 80081a0:	b29b      	uxth	r3, r3
 80081a2:	029b      	lsls	r3, r3, #10
 80081a4:	b29a      	uxth	r2, r3
 80081a6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80081a8:	801a      	strh	r2, [r3, #0]
 80081aa:	e047      	b.n	800823c <USB_EPStartXfer+0x7b0>
 80081ac:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80081b0:	095b      	lsrs	r3, r3, #5
 80081b2:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 80081b6:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80081ba:	f003 031f 	and.w	r3, r3, #31
 80081be:	2b00      	cmp	r3, #0
 80081c0:	d104      	bne.n	80081cc <USB_EPStartXfer+0x740>
 80081c2:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 80081c6:	3b01      	subs	r3, #1
 80081c8:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 80081cc:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 80081d0:	b29b      	uxth	r3, r3
 80081d2:	029b      	lsls	r3, r3, #10
 80081d4:	b29b      	uxth	r3, r3
 80081d6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80081da:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80081de:	b29a      	uxth	r2, r3
 80081e0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80081e2:	801a      	strh	r2, [r3, #0]
 80081e4:	e02a      	b.n	800823c <USB_EPStartXfer+0x7b0>
 80081e6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80081ea:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80081ee:	681b      	ldr	r3, [r3, #0]
 80081f0:	785b      	ldrb	r3, [r3, #1]
 80081f2:	2b01      	cmp	r3, #1
 80081f4:	d122      	bne.n	800823c <USB_EPStartXfer+0x7b0>
 80081f6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80081fa:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80081fe:	681b      	ldr	r3, [r3, #0]
 8008200:	653b      	str	r3, [r7, #80]	; 0x50
 8008202:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008206:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800820a:	681b      	ldr	r3, [r3, #0]
 800820c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008210:	b29b      	uxth	r3, r3
 8008212:	461a      	mov	r2, r3
 8008214:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008216:	4413      	add	r3, r2
 8008218:	653b      	str	r3, [r7, #80]	; 0x50
 800821a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800821e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008222:	681b      	ldr	r3, [r3, #0]
 8008224:	781b      	ldrb	r3, [r3, #0]
 8008226:	011a      	lsls	r2, r3, #4
 8008228:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800822a:	4413      	add	r3, r2
 800822c:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8008230:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008232:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008236:	b29a      	uxth	r2, r3
 8008238:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800823a:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800823c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008240:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008244:	681b      	ldr	r3, [r3, #0]
 8008246:	891b      	ldrh	r3, [r3, #8]
 8008248:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800824c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008250:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008254:	681b      	ldr	r3, [r3, #0]
 8008256:	6959      	ldr	r1, [r3, #20]
 8008258:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800825c:	b29b      	uxth	r3, r3
 800825e:	f8b7 2096 	ldrh.w	r2, [r7, #150]	; 0x96
 8008262:	f507 7098 	add.w	r0, r7, #304	; 0x130
 8008266:	f5a0 7096 	sub.w	r0, r0, #300	; 0x12c
 800826a:	6800      	ldr	r0, [r0, #0]
 800826c:	f001 fb84 	bl	8009978 <USB_WritePMA>
            ep->xfer_buff += len;
 8008270:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008274:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008278:	681b      	ldr	r3, [r3, #0]
 800827a:	695a      	ldr	r2, [r3, #20]
 800827c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008280:	441a      	add	r2, r3
 8008282:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008286:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800828a:	681b      	ldr	r3, [r3, #0]
 800828c:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800828e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008292:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008296:	681b      	ldr	r3, [r3, #0]
 8008298:	6a1a      	ldr	r2, [r3, #32]
 800829a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800829e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80082a2:	681b      	ldr	r3, [r3, #0]
 80082a4:	691b      	ldr	r3, [r3, #16]
 80082a6:	429a      	cmp	r2, r3
 80082a8:	d90f      	bls.n	80082ca <USB_EPStartXfer+0x83e>
            {
              ep->xfer_len_db -= len;
 80082aa:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80082ae:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80082b2:	681b      	ldr	r3, [r3, #0]
 80082b4:	6a1a      	ldr	r2, [r3, #32]
 80082b6:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80082ba:	1ad2      	subs	r2, r2, r3
 80082bc:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80082c0:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80082c4:	681b      	ldr	r3, [r3, #0]
 80082c6:	621a      	str	r2, [r3, #32]
 80082c8:	e00e      	b.n	80082e8 <USB_EPStartXfer+0x85c>
            }
            else
            {
              len = ep->xfer_len_db;
 80082ca:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80082ce:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80082d2:	681b      	ldr	r3, [r3, #0]
 80082d4:	6a1b      	ldr	r3, [r3, #32]
 80082d6:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
              ep->xfer_len_db = 0U;
 80082da:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80082de:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80082e2:	681b      	ldr	r3, [r3, #0]
 80082e4:	2200      	movs	r2, #0
 80082e6:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 80082e8:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80082ec:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80082f0:	681b      	ldr	r3, [r3, #0]
 80082f2:	643b      	str	r3, [r7, #64]	; 0x40
 80082f4:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80082f8:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80082fc:	681b      	ldr	r3, [r3, #0]
 80082fe:	785b      	ldrb	r3, [r3, #1]
 8008300:	2b00      	cmp	r3, #0
 8008302:	d16d      	bne.n	80083e0 <USB_EPStartXfer+0x954>
 8008304:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008308:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800830c:	681b      	ldr	r3, [r3, #0]
 800830e:	63bb      	str	r3, [r7, #56]	; 0x38
 8008310:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008314:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8008318:	681b      	ldr	r3, [r3, #0]
 800831a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800831e:	b29b      	uxth	r3, r3
 8008320:	461a      	mov	r2, r3
 8008322:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008324:	4413      	add	r3, r2
 8008326:	63bb      	str	r3, [r7, #56]	; 0x38
 8008328:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800832c:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008330:	681b      	ldr	r3, [r3, #0]
 8008332:	781b      	ldrb	r3, [r3, #0]
 8008334:	011a      	lsls	r2, r3, #4
 8008336:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008338:	4413      	add	r3, r2
 800833a:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800833e:	637b      	str	r3, [r7, #52]	; 0x34
 8008340:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008344:	2b00      	cmp	r3, #0
 8008346:	d112      	bne.n	800836e <USB_EPStartXfer+0x8e2>
 8008348:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800834a:	881b      	ldrh	r3, [r3, #0]
 800834c:	b29b      	uxth	r3, r3
 800834e:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8008352:	b29a      	uxth	r2, r3
 8008354:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008356:	801a      	strh	r2, [r3, #0]
 8008358:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800835a:	881b      	ldrh	r3, [r3, #0]
 800835c:	b29b      	uxth	r3, r3
 800835e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008362:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008366:	b29a      	uxth	r2, r3
 8008368:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800836a:	801a      	strh	r2, [r3, #0]
 800836c:	e05d      	b.n	800842a <USB_EPStartXfer+0x99e>
 800836e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008372:	2b3e      	cmp	r3, #62	; 0x3e
 8008374:	d817      	bhi.n	80083a6 <USB_EPStartXfer+0x91a>
 8008376:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800837a:	085b      	lsrs	r3, r3, #1
 800837c:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 8008380:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008384:	f003 0301 	and.w	r3, r3, #1
 8008388:	2b00      	cmp	r3, #0
 800838a:	d004      	beq.n	8008396 <USB_EPStartXfer+0x90a>
 800838c:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8008390:	3301      	adds	r3, #1
 8008392:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 8008396:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 800839a:	b29b      	uxth	r3, r3
 800839c:	029b      	lsls	r3, r3, #10
 800839e:	b29a      	uxth	r2, r3
 80083a0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80083a2:	801a      	strh	r2, [r3, #0]
 80083a4:	e041      	b.n	800842a <USB_EPStartXfer+0x99e>
 80083a6:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80083aa:	095b      	lsrs	r3, r3, #5
 80083ac:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 80083b0:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80083b4:	f003 031f 	and.w	r3, r3, #31
 80083b8:	2b00      	cmp	r3, #0
 80083ba:	d104      	bne.n	80083c6 <USB_EPStartXfer+0x93a>
 80083bc:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 80083c0:	3b01      	subs	r3, #1
 80083c2:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 80083c6:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 80083ca:	b29b      	uxth	r3, r3
 80083cc:	029b      	lsls	r3, r3, #10
 80083ce:	b29b      	uxth	r3, r3
 80083d0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80083d4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80083d8:	b29a      	uxth	r2, r3
 80083da:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80083dc:	801a      	strh	r2, [r3, #0]
 80083de:	e024      	b.n	800842a <USB_EPStartXfer+0x99e>
 80083e0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80083e4:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80083e8:	681b      	ldr	r3, [r3, #0]
 80083ea:	785b      	ldrb	r3, [r3, #1]
 80083ec:	2b01      	cmp	r3, #1
 80083ee:	d11c      	bne.n	800842a <USB_EPStartXfer+0x99e>
 80083f0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80083f4:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80083f8:	681b      	ldr	r3, [r3, #0]
 80083fa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80083fe:	b29b      	uxth	r3, r3
 8008400:	461a      	mov	r2, r3
 8008402:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008404:	4413      	add	r3, r2
 8008406:	643b      	str	r3, [r7, #64]	; 0x40
 8008408:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800840c:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008410:	681b      	ldr	r3, [r3, #0]
 8008412:	781b      	ldrb	r3, [r3, #0]
 8008414:	011a      	lsls	r2, r3, #4
 8008416:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008418:	4413      	add	r3, r2
 800841a:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800841e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008420:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008424:	b29a      	uxth	r2, r3
 8008426:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008428:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800842a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800842e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008432:	681b      	ldr	r3, [r3, #0]
 8008434:	895b      	ldrh	r3, [r3, #10]
 8008436:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800843a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800843e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008442:	681b      	ldr	r3, [r3, #0]
 8008444:	6959      	ldr	r1, [r3, #20]
 8008446:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800844a:	b29b      	uxth	r3, r3
 800844c:	f8b7 2096 	ldrh.w	r2, [r7, #150]	; 0x96
 8008450:	f507 7098 	add.w	r0, r7, #304	; 0x130
 8008454:	f5a0 7096 	sub.w	r0, r0, #300	; 0x12c
 8008458:	6800      	ldr	r0, [r0, #0]
 800845a:	f001 fa8d 	bl	8009978 <USB_WritePMA>
 800845e:	f000 bc5a 	b.w	8008d16 <USB_EPStartXfer+0x128a>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 8008462:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008466:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800846a:	681b      	ldr	r3, [r3, #0]
 800846c:	6a1b      	ldr	r3, [r3, #32]
 800846e:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c

          /* disable double buffer mode */
          PCD_CLEAR_EP_DBUF(USBx, ep->num);
 8008472:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008476:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800847a:	681a      	ldr	r2, [r3, #0]
 800847c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008480:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008484:	681b      	ldr	r3, [r3, #0]
 8008486:	781b      	ldrb	r3, [r3, #0]
 8008488:	009b      	lsls	r3, r3, #2
 800848a:	4413      	add	r3, r2
 800848c:	881b      	ldrh	r3, [r3, #0]
 800848e:	b29b      	uxth	r3, r3
 8008490:	f423 43e2 	bic.w	r3, r3, #28928	; 0x7100
 8008494:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008498:	f8a7 3062 	strh.w	r3, [r7, #98]	; 0x62
 800849c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80084a0:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80084a4:	681a      	ldr	r2, [r3, #0]
 80084a6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80084aa:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80084ae:	681b      	ldr	r3, [r3, #0]
 80084b0:	781b      	ldrb	r3, [r3, #0]
 80084b2:	009b      	lsls	r3, r3, #2
 80084b4:	441a      	add	r2, r3
 80084b6:	f8b7 3062 	ldrh.w	r3, [r7, #98]	; 0x62
 80084ba:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80084be:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80084c2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80084c6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80084ca:	b29b      	uxth	r3, r3
 80084cc:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 80084ce:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80084d2:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80084d6:	681b      	ldr	r3, [r3, #0]
 80084d8:	65fb      	str	r3, [r7, #92]	; 0x5c
 80084da:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80084de:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80084e2:	681b      	ldr	r3, [r3, #0]
 80084e4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80084e8:	b29b      	uxth	r3, r3
 80084ea:	461a      	mov	r2, r3
 80084ec:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80084ee:	4413      	add	r3, r2
 80084f0:	65fb      	str	r3, [r7, #92]	; 0x5c
 80084f2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80084f6:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80084fa:	681b      	ldr	r3, [r3, #0]
 80084fc:	781b      	ldrb	r3, [r3, #0]
 80084fe:	011a      	lsls	r2, r3, #4
 8008500:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008502:	4413      	add	r3, r2
 8008504:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8008508:	65bb      	str	r3, [r7, #88]	; 0x58
 800850a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800850e:	b29a      	uxth	r2, r3
 8008510:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8008512:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8008514:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008518:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800851c:	681b      	ldr	r3, [r3, #0]
 800851e:	891b      	ldrh	r3, [r3, #8]
 8008520:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8008524:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008528:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800852c:	681b      	ldr	r3, [r3, #0]
 800852e:	6959      	ldr	r1, [r3, #20]
 8008530:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008534:	b29b      	uxth	r3, r3
 8008536:	f8b7 2096 	ldrh.w	r2, [r7, #150]	; 0x96
 800853a:	f507 7098 	add.w	r0, r7, #304	; 0x130
 800853e:	f5a0 7096 	sub.w	r0, r0, #300	; 0x12c
 8008542:	6800      	ldr	r0, [r0, #0]
 8008544:	f001 fa18 	bl	8009978 <USB_WritePMA>
 8008548:	e3e5      	b.n	8008d16 <USB_EPStartXfer+0x128a>

      /* manage isochronous double buffer IN mode */
      else
      {
        /* enable double buffer */
        PCD_SET_EP_DBUF(USBx, ep->num);
 800854a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800854e:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8008552:	681a      	ldr	r2, [r3, #0]
 8008554:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008558:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800855c:	681b      	ldr	r3, [r3, #0]
 800855e:	781b      	ldrb	r3, [r3, #0]
 8008560:	009b      	lsls	r3, r3, #2
 8008562:	4413      	add	r3, r2
 8008564:	881b      	ldrh	r3, [r3, #0]
 8008566:	b29b      	uxth	r3, r3
 8008568:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800856c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008570:	f8a7 30a8 	strh.w	r3, [r7, #168]	; 0xa8
 8008574:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008578:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800857c:	681a      	ldr	r2, [r3, #0]
 800857e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008582:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008586:	681b      	ldr	r3, [r3, #0]
 8008588:	781b      	ldrb	r3, [r3, #0]
 800858a:	009b      	lsls	r3, r3, #2
 800858c:	441a      	add	r2, r3
 800858e:	f8b7 30a8 	ldrh.w	r3, [r7, #168]	; 0xa8
 8008592:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008596:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800859a:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 800859e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80085a2:	b29b      	uxth	r3, r3
 80085a4:	8013      	strh	r3, [r2, #0]

        /* each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 80085a6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80085aa:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80085ae:	681b      	ldr	r3, [r3, #0]
 80085b0:	6a1a      	ldr	r2, [r3, #32]
 80085b2:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80085b6:	1ad2      	subs	r2, r2, r3
 80085b8:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80085bc:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80085c0:	681b      	ldr	r3, [r3, #0]
 80085c2:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 80085c4:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80085c8:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80085cc:	681a      	ldr	r2, [r3, #0]
 80085ce:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80085d2:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80085d6:	681b      	ldr	r3, [r3, #0]
 80085d8:	781b      	ldrb	r3, [r3, #0]
 80085da:	009b      	lsls	r3, r3, #2
 80085dc:	4413      	add	r3, r2
 80085de:	881b      	ldrh	r3, [r3, #0]
 80085e0:	b29b      	uxth	r3, r3
 80085e2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80085e6:	2b00      	cmp	r3, #0
 80085e8:	f000 81bc 	beq.w	8008964 <USB_EPStartXfer+0xed8>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 80085ec:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80085f0:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80085f4:	681b      	ldr	r3, [r3, #0]
 80085f6:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80085fa:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80085fe:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008602:	681b      	ldr	r3, [r3, #0]
 8008604:	785b      	ldrb	r3, [r3, #1]
 8008606:	2b00      	cmp	r3, #0
 8008608:	d16d      	bne.n	80086e6 <USB_EPStartXfer+0xc5a>
 800860a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800860e:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8008612:	681b      	ldr	r3, [r3, #0]
 8008614:	67bb      	str	r3, [r7, #120]	; 0x78
 8008616:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800861a:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800861e:	681b      	ldr	r3, [r3, #0]
 8008620:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008624:	b29b      	uxth	r3, r3
 8008626:	461a      	mov	r2, r3
 8008628:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800862a:	4413      	add	r3, r2
 800862c:	67bb      	str	r3, [r7, #120]	; 0x78
 800862e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008632:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008636:	681b      	ldr	r3, [r3, #0]
 8008638:	781b      	ldrb	r3, [r3, #0]
 800863a:	011a      	lsls	r2, r3, #4
 800863c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800863e:	4413      	add	r3, r2
 8008640:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8008644:	677b      	str	r3, [r7, #116]	; 0x74
 8008646:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800864a:	2b00      	cmp	r3, #0
 800864c:	d112      	bne.n	8008674 <USB_EPStartXfer+0xbe8>
 800864e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008650:	881b      	ldrh	r3, [r3, #0]
 8008652:	b29b      	uxth	r3, r3
 8008654:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8008658:	b29a      	uxth	r2, r3
 800865a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800865c:	801a      	strh	r2, [r3, #0]
 800865e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008660:	881b      	ldrh	r3, [r3, #0]
 8008662:	b29b      	uxth	r3, r3
 8008664:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008668:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800866c:	b29a      	uxth	r2, r3
 800866e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008670:	801a      	strh	r2, [r3, #0]
 8008672:	e060      	b.n	8008736 <USB_EPStartXfer+0xcaa>
 8008674:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008678:	2b3e      	cmp	r3, #62	; 0x3e
 800867a:	d817      	bhi.n	80086ac <USB_EPStartXfer+0xc20>
 800867c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008680:	085b      	lsrs	r3, r3, #1
 8008682:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
 8008686:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800868a:	f003 0301 	and.w	r3, r3, #1
 800868e:	2b00      	cmp	r3, #0
 8008690:	d004      	beq.n	800869c <USB_EPStartXfer+0xc10>
 8008692:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 8008696:	3301      	adds	r3, #1
 8008698:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
 800869c:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 80086a0:	b29b      	uxth	r3, r3
 80086a2:	029b      	lsls	r3, r3, #10
 80086a4:	b29a      	uxth	r2, r3
 80086a6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80086a8:	801a      	strh	r2, [r3, #0]
 80086aa:	e044      	b.n	8008736 <USB_EPStartXfer+0xcaa>
 80086ac:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80086b0:	095b      	lsrs	r3, r3, #5
 80086b2:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
 80086b6:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80086ba:	f003 031f 	and.w	r3, r3, #31
 80086be:	2b00      	cmp	r3, #0
 80086c0:	d104      	bne.n	80086cc <USB_EPStartXfer+0xc40>
 80086c2:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 80086c6:	3b01      	subs	r3, #1
 80086c8:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
 80086cc:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 80086d0:	b29b      	uxth	r3, r3
 80086d2:	029b      	lsls	r3, r3, #10
 80086d4:	b29b      	uxth	r3, r3
 80086d6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80086da:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80086de:	b29a      	uxth	r2, r3
 80086e0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80086e2:	801a      	strh	r2, [r3, #0]
 80086e4:	e027      	b.n	8008736 <USB_EPStartXfer+0xcaa>
 80086e6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80086ea:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80086ee:	681b      	ldr	r3, [r3, #0]
 80086f0:	785b      	ldrb	r3, [r3, #1]
 80086f2:	2b01      	cmp	r3, #1
 80086f4:	d11f      	bne.n	8008736 <USB_EPStartXfer+0xcaa>
 80086f6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80086fa:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80086fe:	681b      	ldr	r3, [r3, #0]
 8008700:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008704:	b29b      	uxth	r3, r3
 8008706:	461a      	mov	r2, r3
 8008708:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800870c:	4413      	add	r3, r2
 800870e:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8008712:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008716:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800871a:	681b      	ldr	r3, [r3, #0]
 800871c:	781b      	ldrb	r3, [r3, #0]
 800871e:	011a      	lsls	r2, r3, #4
 8008720:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8008724:	4413      	add	r3, r2
 8008726:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800872a:	67fb      	str	r3, [r7, #124]	; 0x7c
 800872c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008730:	b29a      	uxth	r2, r3
 8008732:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8008734:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 8008736:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800873a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800873e:	681b      	ldr	r3, [r3, #0]
 8008740:	895b      	ldrh	r3, [r3, #10]
 8008742:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8008746:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800874a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800874e:	681b      	ldr	r3, [r3, #0]
 8008750:	6959      	ldr	r1, [r3, #20]
 8008752:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008756:	b29b      	uxth	r3, r3
 8008758:	f8b7 2096 	ldrh.w	r2, [r7, #150]	; 0x96
 800875c:	f507 7098 	add.w	r0, r7, #304	; 0x130
 8008760:	f5a0 7096 	sub.w	r0, r0, #300	; 0x12c
 8008764:	6800      	ldr	r0, [r0, #0]
 8008766:	f001 f907 	bl	8009978 <USB_WritePMA>
          ep->xfer_buff += len;
 800876a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800876e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008772:	681b      	ldr	r3, [r3, #0]
 8008774:	695a      	ldr	r2, [r3, #20]
 8008776:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800877a:	441a      	add	r2, r3
 800877c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008780:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008784:	681b      	ldr	r3, [r3, #0]
 8008786:	615a      	str	r2, [r3, #20]

          if (ep->xfer_len_db > ep->maxpacket)
 8008788:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800878c:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008790:	681b      	ldr	r3, [r3, #0]
 8008792:	6a1a      	ldr	r2, [r3, #32]
 8008794:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008798:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800879c:	681b      	ldr	r3, [r3, #0]
 800879e:	691b      	ldr	r3, [r3, #16]
 80087a0:	429a      	cmp	r2, r3
 80087a2:	d90f      	bls.n	80087c4 <USB_EPStartXfer+0xd38>
          {
            ep->xfer_len_db -= len;
 80087a4:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80087a8:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80087ac:	681b      	ldr	r3, [r3, #0]
 80087ae:	6a1a      	ldr	r2, [r3, #32]
 80087b0:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80087b4:	1ad2      	subs	r2, r2, r3
 80087b6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80087ba:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80087be:	681b      	ldr	r3, [r3, #0]
 80087c0:	621a      	str	r2, [r3, #32]
 80087c2:	e00e      	b.n	80087e2 <USB_EPStartXfer+0xd56>
          }
          else
          {
            len = ep->xfer_len_db;
 80087c4:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80087c8:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80087cc:	681b      	ldr	r3, [r3, #0]
 80087ce:	6a1b      	ldr	r3, [r3, #32]
 80087d0:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
            ep->xfer_len_db = 0U;
 80087d4:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80087d8:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80087dc:	681b      	ldr	r3, [r3, #0]
 80087de:	2200      	movs	r2, #0
 80087e0:	621a      	str	r2, [r3, #32]
          }

          if (len > 0U)
 80087e2:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80087e6:	2b00      	cmp	r3, #0
 80087e8:	f000 8295 	beq.w	8008d16 <USB_EPStartXfer+0x128a>
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 80087ec:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80087f0:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80087f4:	681b      	ldr	r3, [r3, #0]
 80087f6:	785b      	ldrb	r3, [r3, #1]
 80087f8:	2b00      	cmp	r3, #0
 80087fa:	d16d      	bne.n	80088d8 <USB_EPStartXfer+0xe4c>
 80087fc:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008800:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8008804:	681b      	ldr	r3, [r3, #0]
 8008806:	66bb      	str	r3, [r7, #104]	; 0x68
 8008808:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800880c:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8008810:	681b      	ldr	r3, [r3, #0]
 8008812:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008816:	b29b      	uxth	r3, r3
 8008818:	461a      	mov	r2, r3
 800881a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800881c:	4413      	add	r3, r2
 800881e:	66bb      	str	r3, [r7, #104]	; 0x68
 8008820:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008824:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008828:	681b      	ldr	r3, [r3, #0]
 800882a:	781b      	ldrb	r3, [r3, #0]
 800882c:	011a      	lsls	r2, r3, #4
 800882e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8008830:	4413      	add	r3, r2
 8008832:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8008836:	667b      	str	r3, [r7, #100]	; 0x64
 8008838:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800883c:	2b00      	cmp	r3, #0
 800883e:	d112      	bne.n	8008866 <USB_EPStartXfer+0xdda>
 8008840:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008842:	881b      	ldrh	r3, [r3, #0]
 8008844:	b29b      	uxth	r3, r3
 8008846:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800884a:	b29a      	uxth	r2, r3
 800884c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800884e:	801a      	strh	r2, [r3, #0]
 8008850:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008852:	881b      	ldrh	r3, [r3, #0]
 8008854:	b29b      	uxth	r3, r3
 8008856:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800885a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800885e:	b29a      	uxth	r2, r3
 8008860:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008862:	801a      	strh	r2, [r3, #0]
 8008864:	e063      	b.n	800892e <USB_EPStartXfer+0xea2>
 8008866:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800886a:	2b3e      	cmp	r3, #62	; 0x3e
 800886c:	d817      	bhi.n	800889e <USB_EPStartXfer+0xe12>
 800886e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008872:	085b      	lsrs	r3, r3, #1
 8008874:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 8008878:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800887c:	f003 0301 	and.w	r3, r3, #1
 8008880:	2b00      	cmp	r3, #0
 8008882:	d004      	beq.n	800888e <USB_EPStartXfer+0xe02>
 8008884:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008888:	3301      	adds	r3, #1
 800888a:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 800888e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008892:	b29b      	uxth	r3, r3
 8008894:	029b      	lsls	r3, r3, #10
 8008896:	b29a      	uxth	r2, r3
 8008898:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800889a:	801a      	strh	r2, [r3, #0]
 800889c:	e047      	b.n	800892e <USB_EPStartXfer+0xea2>
 800889e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80088a2:	095b      	lsrs	r3, r3, #5
 80088a4:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 80088a8:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80088ac:	f003 031f 	and.w	r3, r3, #31
 80088b0:	2b00      	cmp	r3, #0
 80088b2:	d104      	bne.n	80088be <USB_EPStartXfer+0xe32>
 80088b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80088b8:	3b01      	subs	r3, #1
 80088ba:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 80088be:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80088c2:	b29b      	uxth	r3, r3
 80088c4:	029b      	lsls	r3, r3, #10
 80088c6:	b29b      	uxth	r3, r3
 80088c8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80088cc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80088d0:	b29a      	uxth	r2, r3
 80088d2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80088d4:	801a      	strh	r2, [r3, #0]
 80088d6:	e02a      	b.n	800892e <USB_EPStartXfer+0xea2>
 80088d8:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80088dc:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80088e0:	681b      	ldr	r3, [r3, #0]
 80088e2:	785b      	ldrb	r3, [r3, #1]
 80088e4:	2b01      	cmp	r3, #1
 80088e6:	d122      	bne.n	800892e <USB_EPStartXfer+0xea2>
 80088e8:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80088ec:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80088f0:	681b      	ldr	r3, [r3, #0]
 80088f2:	673b      	str	r3, [r7, #112]	; 0x70
 80088f4:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80088f8:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80088fc:	681b      	ldr	r3, [r3, #0]
 80088fe:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008902:	b29b      	uxth	r3, r3
 8008904:	461a      	mov	r2, r3
 8008906:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8008908:	4413      	add	r3, r2
 800890a:	673b      	str	r3, [r7, #112]	; 0x70
 800890c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008910:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008914:	681b      	ldr	r3, [r3, #0]
 8008916:	781b      	ldrb	r3, [r3, #0]
 8008918:	011a      	lsls	r2, r3, #4
 800891a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800891c:	4413      	add	r3, r2
 800891e:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8008922:	66fb      	str	r3, [r7, #108]	; 0x6c
 8008924:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008928:	b29a      	uxth	r2, r3
 800892a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800892c:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800892e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008932:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008936:	681b      	ldr	r3, [r3, #0]
 8008938:	891b      	ldrh	r3, [r3, #8]
 800893a:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800893e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008942:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008946:	681b      	ldr	r3, [r3, #0]
 8008948:	6959      	ldr	r1, [r3, #20]
 800894a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800894e:	b29b      	uxth	r3, r3
 8008950:	f8b7 2096 	ldrh.w	r2, [r7, #150]	; 0x96
 8008954:	f507 7098 	add.w	r0, r7, #304	; 0x130
 8008958:	f5a0 7096 	sub.w	r0, r0, #300	; 0x12c
 800895c:	6800      	ldr	r0, [r0, #0]
 800895e:	f001 f80b 	bl	8009978 <USB_WritePMA>
 8008962:	e1d8      	b.n	8008d16 <USB_EPStartXfer+0x128a>
          }
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8008964:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008968:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800896c:	681b      	ldr	r3, [r3, #0]
 800896e:	785b      	ldrb	r3, [r3, #1]
 8008970:	2b00      	cmp	r3, #0
 8008972:	d178      	bne.n	8008a66 <USB_EPStartXfer+0xfda>
 8008974:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008978:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800897c:	681b      	ldr	r3, [r3, #0]
 800897e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8008982:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008986:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800898a:	681b      	ldr	r3, [r3, #0]
 800898c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008990:	b29b      	uxth	r3, r3
 8008992:	461a      	mov	r2, r3
 8008994:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8008998:	4413      	add	r3, r2
 800899a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800899e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80089a2:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80089a6:	681b      	ldr	r3, [r3, #0]
 80089a8:	781b      	ldrb	r3, [r3, #0]
 80089aa:	011a      	lsls	r2, r3, #4
 80089ac:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80089b0:	4413      	add	r3, r2
 80089b2:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80089b6:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80089ba:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80089be:	2b00      	cmp	r3, #0
 80089c0:	d116      	bne.n	80089f0 <USB_EPStartXfer+0xf64>
 80089c2:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80089c6:	881b      	ldrh	r3, [r3, #0]
 80089c8:	b29b      	uxth	r3, r3
 80089ca:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80089ce:	b29a      	uxth	r2, r3
 80089d0:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80089d4:	801a      	strh	r2, [r3, #0]
 80089d6:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80089da:	881b      	ldrh	r3, [r3, #0]
 80089dc:	b29b      	uxth	r3, r3
 80089de:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80089e2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80089e6:	b29a      	uxth	r2, r3
 80089e8:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80089ec:	801a      	strh	r2, [r3, #0]
 80089ee:	e06b      	b.n	8008ac8 <USB_EPStartXfer+0x103c>
 80089f0:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80089f4:	2b3e      	cmp	r3, #62	; 0x3e
 80089f6:	d818      	bhi.n	8008a2a <USB_EPStartXfer+0xf9e>
 80089f8:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80089fc:	085b      	lsrs	r3, r3, #1
 80089fe:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 8008a02:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008a06:	f003 0301 	and.w	r3, r3, #1
 8008a0a:	2b00      	cmp	r3, #0
 8008a0c:	d004      	beq.n	8008a18 <USB_EPStartXfer+0xf8c>
 8008a0e:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8008a12:	3301      	adds	r3, #1
 8008a14:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 8008a18:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8008a1c:	b29b      	uxth	r3, r3
 8008a1e:	029b      	lsls	r3, r3, #10
 8008a20:	b29a      	uxth	r2, r3
 8008a22:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8008a26:	801a      	strh	r2, [r3, #0]
 8008a28:	e04e      	b.n	8008ac8 <USB_EPStartXfer+0x103c>
 8008a2a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008a2e:	095b      	lsrs	r3, r3, #5
 8008a30:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 8008a34:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008a38:	f003 031f 	and.w	r3, r3, #31
 8008a3c:	2b00      	cmp	r3, #0
 8008a3e:	d104      	bne.n	8008a4a <USB_EPStartXfer+0xfbe>
 8008a40:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8008a44:	3b01      	subs	r3, #1
 8008a46:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 8008a4a:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8008a4e:	b29b      	uxth	r3, r3
 8008a50:	029b      	lsls	r3, r3, #10
 8008a52:	b29b      	uxth	r3, r3
 8008a54:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008a58:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008a5c:	b29a      	uxth	r2, r3
 8008a5e:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8008a62:	801a      	strh	r2, [r3, #0]
 8008a64:	e030      	b.n	8008ac8 <USB_EPStartXfer+0x103c>
 8008a66:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008a6a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008a6e:	681b      	ldr	r3, [r3, #0]
 8008a70:	785b      	ldrb	r3, [r3, #1]
 8008a72:	2b01      	cmp	r3, #1
 8008a74:	d128      	bne.n	8008ac8 <USB_EPStartXfer+0x103c>
 8008a76:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008a7a:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8008a7e:	681b      	ldr	r3, [r3, #0]
 8008a80:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 8008a84:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008a88:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8008a8c:	681b      	ldr	r3, [r3, #0]
 8008a8e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008a92:	b29b      	uxth	r3, r3
 8008a94:	461a      	mov	r2, r3
 8008a96:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8008a9a:	4413      	add	r3, r2
 8008a9c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 8008aa0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008aa4:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008aa8:	681b      	ldr	r3, [r3, #0]
 8008aaa:	781b      	ldrb	r3, [r3, #0]
 8008aac:	011a      	lsls	r2, r3, #4
 8008aae:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8008ab2:	4413      	add	r3, r2
 8008ab4:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8008ab8:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8008abc:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008ac0:	b29a      	uxth	r2, r3
 8008ac2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8008ac6:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8008ac8:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008acc:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008ad0:	681b      	ldr	r3, [r3, #0]
 8008ad2:	891b      	ldrh	r3, [r3, #8]
 8008ad4:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8008ad8:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008adc:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008ae0:	681b      	ldr	r3, [r3, #0]
 8008ae2:	6959      	ldr	r1, [r3, #20]
 8008ae4:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008ae8:	b29b      	uxth	r3, r3
 8008aea:	f8b7 2096 	ldrh.w	r2, [r7, #150]	; 0x96
 8008aee:	f507 7098 	add.w	r0, r7, #304	; 0x130
 8008af2:	f5a0 7096 	sub.w	r0, r0, #300	; 0x12c
 8008af6:	6800      	ldr	r0, [r0, #0]
 8008af8:	f000 ff3e 	bl	8009978 <USB_WritePMA>
          ep->xfer_buff += len;
 8008afc:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008b00:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008b04:	681b      	ldr	r3, [r3, #0]
 8008b06:	695a      	ldr	r2, [r3, #20]
 8008b08:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008b0c:	441a      	add	r2, r3
 8008b0e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008b12:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008b16:	681b      	ldr	r3, [r3, #0]
 8008b18:	615a      	str	r2, [r3, #20]

          if (ep->xfer_len_db > ep->maxpacket)
 8008b1a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008b1e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008b22:	681b      	ldr	r3, [r3, #0]
 8008b24:	6a1a      	ldr	r2, [r3, #32]
 8008b26:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008b2a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008b2e:	681b      	ldr	r3, [r3, #0]
 8008b30:	691b      	ldr	r3, [r3, #16]
 8008b32:	429a      	cmp	r2, r3
 8008b34:	d90f      	bls.n	8008b56 <USB_EPStartXfer+0x10ca>
          {
            ep->xfer_len_db -= len;
 8008b36:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008b3a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008b3e:	681b      	ldr	r3, [r3, #0]
 8008b40:	6a1a      	ldr	r2, [r3, #32]
 8008b42:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008b46:	1ad2      	subs	r2, r2, r3
 8008b48:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008b4c:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008b50:	681b      	ldr	r3, [r3, #0]
 8008b52:	621a      	str	r2, [r3, #32]
 8008b54:	e00e      	b.n	8008b74 <USB_EPStartXfer+0x10e8>
          }
          else
          {
            len = ep->xfer_len_db;
 8008b56:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008b5a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008b5e:	681b      	ldr	r3, [r3, #0]
 8008b60:	6a1b      	ldr	r3, [r3, #32]
 8008b62:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
            ep->xfer_len_db = 0U;
 8008b66:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008b6a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008b6e:	681b      	ldr	r3, [r3, #0]
 8008b70:	2200      	movs	r2, #0
 8008b72:	621a      	str	r2, [r3, #32]
          }

          if (len > 0U)
 8008b74:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008b78:	2b00      	cmp	r3, #0
 8008b7a:	f000 80cc 	beq.w	8008d16 <USB_EPStartXfer+0x128a>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8008b7e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008b82:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8008b86:	681b      	ldr	r3, [r3, #0]
 8008b88:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8008b8c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008b90:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008b94:	681b      	ldr	r3, [r3, #0]
 8008b96:	785b      	ldrb	r3, [r3, #1]
 8008b98:	2b00      	cmp	r3, #0
 8008b9a:	d178      	bne.n	8008c8e <USB_EPStartXfer+0x1202>
 8008b9c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008ba0:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8008ba4:	681b      	ldr	r3, [r3, #0]
 8008ba6:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8008baa:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008bae:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8008bb2:	681b      	ldr	r3, [r3, #0]
 8008bb4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008bb8:	b29b      	uxth	r3, r3
 8008bba:	461a      	mov	r2, r3
 8008bbc:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8008bc0:	4413      	add	r3, r2
 8008bc2:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8008bc6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008bca:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008bce:	681b      	ldr	r3, [r3, #0]
 8008bd0:	781b      	ldrb	r3, [r3, #0]
 8008bd2:	011a      	lsls	r2, r3, #4
 8008bd4:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8008bd8:	4413      	add	r3, r2
 8008bda:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8008bde:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8008be2:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008be6:	2b00      	cmp	r3, #0
 8008be8:	d116      	bne.n	8008c18 <USB_EPStartXfer+0x118c>
 8008bea:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008bee:	881b      	ldrh	r3, [r3, #0]
 8008bf0:	b29b      	uxth	r3, r3
 8008bf2:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8008bf6:	b29a      	uxth	r2, r3
 8008bf8:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008bfc:	801a      	strh	r2, [r3, #0]
 8008bfe:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008c02:	881b      	ldrh	r3, [r3, #0]
 8008c04:	b29b      	uxth	r3, r3
 8008c06:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008c0a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008c0e:	b29a      	uxth	r2, r3
 8008c10:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008c14:	801a      	strh	r2, [r3, #0]
 8008c16:	e064      	b.n	8008ce2 <USB_EPStartXfer+0x1256>
 8008c18:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008c1c:	2b3e      	cmp	r3, #62	; 0x3e
 8008c1e:	d818      	bhi.n	8008c52 <USB_EPStartXfer+0x11c6>
 8008c20:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008c24:	085b      	lsrs	r3, r3, #1
 8008c26:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 8008c2a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008c2e:	f003 0301 	and.w	r3, r3, #1
 8008c32:	2b00      	cmp	r3, #0
 8008c34:	d004      	beq.n	8008c40 <USB_EPStartXfer+0x11b4>
 8008c36:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008c3a:	3301      	adds	r3, #1
 8008c3c:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 8008c40:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008c44:	b29b      	uxth	r3, r3
 8008c46:	029b      	lsls	r3, r3, #10
 8008c48:	b29a      	uxth	r2, r3
 8008c4a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008c4e:	801a      	strh	r2, [r3, #0]
 8008c50:	e047      	b.n	8008ce2 <USB_EPStartXfer+0x1256>
 8008c52:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008c56:	095b      	lsrs	r3, r3, #5
 8008c58:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 8008c5c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008c60:	f003 031f 	and.w	r3, r3, #31
 8008c64:	2b00      	cmp	r3, #0
 8008c66:	d104      	bne.n	8008c72 <USB_EPStartXfer+0x11e6>
 8008c68:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008c6c:	3b01      	subs	r3, #1
 8008c6e:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 8008c72:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008c76:	b29b      	uxth	r3, r3
 8008c78:	029b      	lsls	r3, r3, #10
 8008c7a:	b29b      	uxth	r3, r3
 8008c7c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008c80:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008c84:	b29a      	uxth	r2, r3
 8008c86:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008c8a:	801a      	strh	r2, [r3, #0]
 8008c8c:	e029      	b.n	8008ce2 <USB_EPStartXfer+0x1256>
 8008c8e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008c92:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008c96:	681b      	ldr	r3, [r3, #0]
 8008c98:	785b      	ldrb	r3, [r3, #1]
 8008c9a:	2b01      	cmp	r3, #1
 8008c9c:	d121      	bne.n	8008ce2 <USB_EPStartXfer+0x1256>
 8008c9e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008ca2:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8008ca6:	681b      	ldr	r3, [r3, #0]
 8008ca8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008cac:	b29b      	uxth	r3, r3
 8008cae:	461a      	mov	r2, r3
 8008cb0:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8008cb4:	4413      	add	r3, r2
 8008cb6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8008cba:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008cbe:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008cc2:	681b      	ldr	r3, [r3, #0]
 8008cc4:	781b      	ldrb	r3, [r3, #0]
 8008cc6:	011a      	lsls	r2, r3, #4
 8008cc8:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8008ccc:	4413      	add	r3, r2
 8008cce:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8008cd2:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8008cd6:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008cda:	b29a      	uxth	r2, r3
 8008cdc:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8008ce0:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8008ce2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008ce6:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008cea:	681b      	ldr	r3, [r3, #0]
 8008cec:	895b      	ldrh	r3, [r3, #10]
 8008cee:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8008cf2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008cf6:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008cfa:	681b      	ldr	r3, [r3, #0]
 8008cfc:	6959      	ldr	r1, [r3, #20]
 8008cfe:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008d02:	b29b      	uxth	r3, r3
 8008d04:	f8b7 2096 	ldrh.w	r2, [r7, #150]	; 0x96
 8008d08:	f507 7098 	add.w	r0, r7, #304	; 0x130
 8008d0c:	f5a0 7096 	sub.w	r0, r0, #300	; 0x12c
 8008d10:	6800      	ldr	r0, [r0, #0]
 8008d12:	f000 fe31 	bl	8009978 <USB_WritePMA>
          }
        }
      }
    }

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 8008d16:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008d1a:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8008d1e:	681a      	ldr	r2, [r3, #0]
 8008d20:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008d24:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008d28:	681b      	ldr	r3, [r3, #0]
 8008d2a:	781b      	ldrb	r3, [r3, #0]
 8008d2c:	009b      	lsls	r3, r3, #2
 8008d2e:	4413      	add	r3, r2
 8008d30:	881b      	ldrh	r3, [r3, #0]
 8008d32:	b29b      	uxth	r3, r3
 8008d34:	f507 7298 	add.w	r2, r7, #304	; 0x130
 8008d38:	f5a2 7293 	sub.w	r2, r2, #294	; 0x126
 8008d3c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008d40:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008d44:	8013      	strh	r3, [r2, #0]
 8008d46:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008d4a:	f5a3 7393 	sub.w	r3, r3, #294	; 0x126
 8008d4e:	f507 7298 	add.w	r2, r7, #304	; 0x130
 8008d52:	f5a2 7293 	sub.w	r2, r2, #294	; 0x126
 8008d56:	8812      	ldrh	r2, [r2, #0]
 8008d58:	f082 0210 	eor.w	r2, r2, #16
 8008d5c:	801a      	strh	r2, [r3, #0]
 8008d5e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008d62:	f5a3 7393 	sub.w	r3, r3, #294	; 0x126
 8008d66:	f507 7298 	add.w	r2, r7, #304	; 0x130
 8008d6a:	f5a2 7293 	sub.w	r2, r2, #294	; 0x126
 8008d6e:	8812      	ldrh	r2, [r2, #0]
 8008d70:	f082 0220 	eor.w	r2, r2, #32
 8008d74:	801a      	strh	r2, [r3, #0]
 8008d76:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008d7a:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8008d7e:	681a      	ldr	r2, [r3, #0]
 8008d80:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008d84:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008d88:	681b      	ldr	r3, [r3, #0]
 8008d8a:	781b      	ldrb	r3, [r3, #0]
 8008d8c:	009b      	lsls	r3, r3, #2
 8008d8e:	441a      	add	r2, r3
 8008d90:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008d94:	f5a3 7393 	sub.w	r3, r3, #294	; 0x126
 8008d98:	881b      	ldrh	r3, [r3, #0]
 8008d9a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008d9e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008da2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008da6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008daa:	b29b      	uxth	r3, r3
 8008dac:	8013      	strh	r3, [r2, #0]
 8008dae:	f000 bc9f 	b.w	80096f0 <USB_EPStartXfer+0x1c64>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 8008db2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008db6:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008dba:	681b      	ldr	r3, [r3, #0]
 8008dbc:	7b1b      	ldrb	r3, [r3, #12]
 8008dbe:	2b00      	cmp	r3, #0
 8008dc0:	f040 80ae 	bne.w	8008f20 <USB_EPStartXfer+0x1494>
    {
      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 8008dc4:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008dc8:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008dcc:	681b      	ldr	r3, [r3, #0]
 8008dce:	699a      	ldr	r2, [r3, #24]
 8008dd0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008dd4:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008dd8:	681b      	ldr	r3, [r3, #0]
 8008dda:	691b      	ldr	r3, [r3, #16]
 8008ddc:	429a      	cmp	r2, r3
 8008dde:	d917      	bls.n	8008e10 <USB_EPStartXfer+0x1384>
      {
        len = ep->maxpacket;
 8008de0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008de4:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008de8:	681b      	ldr	r3, [r3, #0]
 8008dea:	691b      	ldr	r3, [r3, #16]
 8008dec:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
        ep->xfer_len -= len;
 8008df0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008df4:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008df8:	681b      	ldr	r3, [r3, #0]
 8008dfa:	699a      	ldr	r2, [r3, #24]
 8008dfc:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008e00:	1ad2      	subs	r2, r2, r3
 8008e02:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008e06:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008e0a:	681b      	ldr	r3, [r3, #0]
 8008e0c:	619a      	str	r2, [r3, #24]
 8008e0e:	e00e      	b.n	8008e2e <USB_EPStartXfer+0x13a2>
      }
      else
      {
        len = ep->xfer_len;
 8008e10:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008e14:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008e18:	681b      	ldr	r3, [r3, #0]
 8008e1a:	699b      	ldr	r3, [r3, #24]
 8008e1c:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
        ep->xfer_len = 0U;
 8008e20:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008e24:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008e28:	681b      	ldr	r3, [r3, #0]
 8008e2a:	2200      	movs	r2, #0
 8008e2c:	619a      	str	r2, [r3, #24]
      }
      /* configure and validate Rx endpoint */
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 8008e2e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008e32:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8008e36:	681b      	ldr	r3, [r3, #0]
 8008e38:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8008e3c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008e40:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8008e44:	681b      	ldr	r3, [r3, #0]
 8008e46:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008e4a:	b29b      	uxth	r3, r3
 8008e4c:	461a      	mov	r2, r3
 8008e4e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8008e52:	4413      	add	r3, r2
 8008e54:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8008e58:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008e5c:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008e60:	681b      	ldr	r3, [r3, #0]
 8008e62:	781b      	ldrb	r3, [r3, #0]
 8008e64:	011a      	lsls	r2, r3, #4
 8008e66:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8008e6a:	4413      	add	r3, r2
 8008e6c:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8008e70:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8008e74:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008e78:	2b00      	cmp	r3, #0
 8008e7a:	d116      	bne.n	8008eaa <USB_EPStartXfer+0x141e>
 8008e7c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8008e80:	881b      	ldrh	r3, [r3, #0]
 8008e82:	b29b      	uxth	r3, r3
 8008e84:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8008e88:	b29a      	uxth	r2, r3
 8008e8a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8008e8e:	801a      	strh	r2, [r3, #0]
 8008e90:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8008e94:	881b      	ldrh	r3, [r3, #0]
 8008e96:	b29b      	uxth	r3, r3
 8008e98:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008e9c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008ea0:	b29a      	uxth	r2, r3
 8008ea2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8008ea6:	801a      	strh	r2, [r3, #0]
 8008ea8:	e3e8      	b.n	800967c <USB_EPStartXfer+0x1bf0>
 8008eaa:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008eae:	2b3e      	cmp	r3, #62	; 0x3e
 8008eb0:	d818      	bhi.n	8008ee4 <USB_EPStartXfer+0x1458>
 8008eb2:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008eb6:	085b      	lsrs	r3, r3, #1
 8008eb8:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 8008ebc:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008ec0:	f003 0301 	and.w	r3, r3, #1
 8008ec4:	2b00      	cmp	r3, #0
 8008ec6:	d004      	beq.n	8008ed2 <USB_EPStartXfer+0x1446>
 8008ec8:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8008ecc:	3301      	adds	r3, #1
 8008ece:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 8008ed2:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8008ed6:	b29b      	uxth	r3, r3
 8008ed8:	029b      	lsls	r3, r3, #10
 8008eda:	b29a      	uxth	r2, r3
 8008edc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8008ee0:	801a      	strh	r2, [r3, #0]
 8008ee2:	e3cb      	b.n	800967c <USB_EPStartXfer+0x1bf0>
 8008ee4:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008ee8:	095b      	lsrs	r3, r3, #5
 8008eea:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 8008eee:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008ef2:	f003 031f 	and.w	r3, r3, #31
 8008ef6:	2b00      	cmp	r3, #0
 8008ef8:	d104      	bne.n	8008f04 <USB_EPStartXfer+0x1478>
 8008efa:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8008efe:	3b01      	subs	r3, #1
 8008f00:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 8008f04:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8008f08:	b29b      	uxth	r3, r3
 8008f0a:	029b      	lsls	r3, r3, #10
 8008f0c:	b29b      	uxth	r3, r3
 8008f0e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008f12:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008f16:	b29a      	uxth	r2, r3
 8008f18:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8008f1c:	801a      	strh	r2, [r3, #0]
 8008f1e:	e3ad      	b.n	800967c <USB_EPStartXfer+0x1bf0>
    }
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 8008f20:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008f24:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008f28:	681b      	ldr	r3, [r3, #0]
 8008f2a:	78db      	ldrb	r3, [r3, #3]
 8008f2c:	2b02      	cmp	r3, #2
 8008f2e:	f040 8200 	bne.w	8009332 <USB_EPStartXfer+0x18a6>
      {
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 8008f32:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008f36:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008f3a:	681b      	ldr	r3, [r3, #0]
 8008f3c:	785b      	ldrb	r3, [r3, #1]
 8008f3e:	2b00      	cmp	r3, #0
 8008f40:	f040 8091 	bne.w	8009066 <USB_EPStartXfer+0x15da>
 8008f44:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008f48:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8008f4c:	681b      	ldr	r3, [r3, #0]
 8008f4e:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8008f52:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008f56:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8008f5a:	681b      	ldr	r3, [r3, #0]
 8008f5c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008f60:	b29b      	uxth	r3, r3
 8008f62:	461a      	mov	r2, r3
 8008f64:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8008f68:	4413      	add	r3, r2
 8008f6a:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8008f6e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008f72:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008f76:	681b      	ldr	r3, [r3, #0]
 8008f78:	781b      	ldrb	r3, [r3, #0]
 8008f7a:	011a      	lsls	r2, r3, #4
 8008f7c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8008f80:	4413      	add	r3, r2
 8008f82:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8008f86:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8008f8a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008f8e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008f92:	681b      	ldr	r3, [r3, #0]
 8008f94:	691b      	ldr	r3, [r3, #16]
 8008f96:	2b00      	cmp	r3, #0
 8008f98:	d116      	bne.n	8008fc8 <USB_EPStartXfer+0x153c>
 8008f9a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8008f9e:	881b      	ldrh	r3, [r3, #0]
 8008fa0:	b29b      	uxth	r3, r3
 8008fa2:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8008fa6:	b29a      	uxth	r2, r3
 8008fa8:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8008fac:	801a      	strh	r2, [r3, #0]
 8008fae:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8008fb2:	881b      	ldrh	r3, [r3, #0]
 8008fb4:	b29b      	uxth	r3, r3
 8008fb6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008fba:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008fbe:	b29a      	uxth	r2, r3
 8008fc0:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8008fc4:	801a      	strh	r2, [r3, #0]
 8008fc6:	e083      	b.n	80090d0 <USB_EPStartXfer+0x1644>
 8008fc8:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008fcc:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008fd0:	681b      	ldr	r3, [r3, #0]
 8008fd2:	691b      	ldr	r3, [r3, #16]
 8008fd4:	2b3e      	cmp	r3, #62	; 0x3e
 8008fd6:	d820      	bhi.n	800901a <USB_EPStartXfer+0x158e>
 8008fd8:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008fdc:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008fe0:	681b      	ldr	r3, [r3, #0]
 8008fe2:	691b      	ldr	r3, [r3, #16]
 8008fe4:	085b      	lsrs	r3, r3, #1
 8008fe6:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8008fea:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008fee:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008ff2:	681b      	ldr	r3, [r3, #0]
 8008ff4:	691b      	ldr	r3, [r3, #16]
 8008ff6:	f003 0301 	and.w	r3, r3, #1
 8008ffa:	2b00      	cmp	r3, #0
 8008ffc:	d004      	beq.n	8009008 <USB_EPStartXfer+0x157c>
 8008ffe:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009002:	3301      	adds	r3, #1
 8009004:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8009008:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800900c:	b29b      	uxth	r3, r3
 800900e:	029b      	lsls	r3, r3, #10
 8009010:	b29a      	uxth	r2, r3
 8009012:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8009016:	801a      	strh	r2, [r3, #0]
 8009018:	e05a      	b.n	80090d0 <USB_EPStartXfer+0x1644>
 800901a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800901e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8009022:	681b      	ldr	r3, [r3, #0]
 8009024:	691b      	ldr	r3, [r3, #16]
 8009026:	095b      	lsrs	r3, r3, #5
 8009028:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 800902c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009030:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8009034:	681b      	ldr	r3, [r3, #0]
 8009036:	691b      	ldr	r3, [r3, #16]
 8009038:	f003 031f 	and.w	r3, r3, #31
 800903c:	2b00      	cmp	r3, #0
 800903e:	d104      	bne.n	800904a <USB_EPStartXfer+0x15be>
 8009040:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009044:	3b01      	subs	r3, #1
 8009046:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 800904a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800904e:	b29b      	uxth	r3, r3
 8009050:	029b      	lsls	r3, r3, #10
 8009052:	b29b      	uxth	r3, r3
 8009054:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009058:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800905c:	b29a      	uxth	r2, r3
 800905e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8009062:	801a      	strh	r2, [r3, #0]
 8009064:	e034      	b.n	80090d0 <USB_EPStartXfer+0x1644>
 8009066:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800906a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800906e:	681b      	ldr	r3, [r3, #0]
 8009070:	785b      	ldrb	r3, [r3, #1]
 8009072:	2b01      	cmp	r3, #1
 8009074:	d12c      	bne.n	80090d0 <USB_EPStartXfer+0x1644>
 8009076:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800907a:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800907e:	681b      	ldr	r3, [r3, #0]
 8009080:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 8009084:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009088:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800908c:	681b      	ldr	r3, [r3, #0]
 800908e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009092:	b29b      	uxth	r3, r3
 8009094:	461a      	mov	r2, r3
 8009096:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800909a:	4413      	add	r3, r2
 800909c:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 80090a0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80090a4:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80090a8:	681b      	ldr	r3, [r3, #0]
 80090aa:	781b      	ldrb	r3, [r3, #0]
 80090ac:	011a      	lsls	r2, r3, #4
 80090ae:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80090b2:	4413      	add	r3, r2
 80090b4:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80090b8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80090bc:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80090c0:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80090c4:	681b      	ldr	r3, [r3, #0]
 80090c6:	691b      	ldr	r3, [r3, #16]
 80090c8:	b29a      	uxth	r2, r3
 80090ca:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 80090ce:	801a      	strh	r2, [r3, #0]
 80090d0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80090d4:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80090d8:	681b      	ldr	r3, [r3, #0]
 80090da:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80090de:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80090e2:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80090e6:	681b      	ldr	r3, [r3, #0]
 80090e8:	785b      	ldrb	r3, [r3, #1]
 80090ea:	2b00      	cmp	r3, #0
 80090ec:	f040 8091 	bne.w	8009212 <USB_EPStartXfer+0x1786>
 80090f0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80090f4:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80090f8:	681b      	ldr	r3, [r3, #0]
 80090fa:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 80090fe:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009102:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8009106:	681b      	ldr	r3, [r3, #0]
 8009108:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800910c:	b29b      	uxth	r3, r3
 800910e:	461a      	mov	r2, r3
 8009110:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8009114:	4413      	add	r3, r2
 8009116:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 800911a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800911e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8009122:	681b      	ldr	r3, [r3, #0]
 8009124:	781b      	ldrb	r3, [r3, #0]
 8009126:	011a      	lsls	r2, r3, #4
 8009128:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800912c:	4413      	add	r3, r2
 800912e:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8009132:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8009136:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800913a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800913e:	681b      	ldr	r3, [r3, #0]
 8009140:	691b      	ldr	r3, [r3, #16]
 8009142:	2b00      	cmp	r3, #0
 8009144:	d116      	bne.n	8009174 <USB_EPStartXfer+0x16e8>
 8009146:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800914a:	881b      	ldrh	r3, [r3, #0]
 800914c:	b29b      	uxth	r3, r3
 800914e:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8009152:	b29a      	uxth	r2, r3
 8009154:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8009158:	801a      	strh	r2, [r3, #0]
 800915a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800915e:	881b      	ldrh	r3, [r3, #0]
 8009160:	b29b      	uxth	r3, r3
 8009162:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009166:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800916a:	b29a      	uxth	r2, r3
 800916c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8009170:	801a      	strh	r2, [r3, #0]
 8009172:	e07c      	b.n	800926e <USB_EPStartXfer+0x17e2>
 8009174:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009178:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800917c:	681b      	ldr	r3, [r3, #0]
 800917e:	691b      	ldr	r3, [r3, #16]
 8009180:	2b3e      	cmp	r3, #62	; 0x3e
 8009182:	d820      	bhi.n	80091c6 <USB_EPStartXfer+0x173a>
 8009184:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009188:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800918c:	681b      	ldr	r3, [r3, #0]
 800918e:	691b      	ldr	r3, [r3, #16]
 8009190:	085b      	lsrs	r3, r3, #1
 8009192:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8009196:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800919a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800919e:	681b      	ldr	r3, [r3, #0]
 80091a0:	691b      	ldr	r3, [r3, #16]
 80091a2:	f003 0301 	and.w	r3, r3, #1
 80091a6:	2b00      	cmp	r3, #0
 80091a8:	d004      	beq.n	80091b4 <USB_EPStartXfer+0x1728>
 80091aa:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 80091ae:	3301      	adds	r3, #1
 80091b0:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 80091b4:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 80091b8:	b29b      	uxth	r3, r3
 80091ba:	029b      	lsls	r3, r3, #10
 80091bc:	b29a      	uxth	r2, r3
 80091be:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80091c2:	801a      	strh	r2, [r3, #0]
 80091c4:	e053      	b.n	800926e <USB_EPStartXfer+0x17e2>
 80091c6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80091ca:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80091ce:	681b      	ldr	r3, [r3, #0]
 80091d0:	691b      	ldr	r3, [r3, #16]
 80091d2:	095b      	lsrs	r3, r3, #5
 80091d4:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 80091d8:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80091dc:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80091e0:	681b      	ldr	r3, [r3, #0]
 80091e2:	691b      	ldr	r3, [r3, #16]
 80091e4:	f003 031f 	and.w	r3, r3, #31
 80091e8:	2b00      	cmp	r3, #0
 80091ea:	d104      	bne.n	80091f6 <USB_EPStartXfer+0x176a>
 80091ec:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 80091f0:	3b01      	subs	r3, #1
 80091f2:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 80091f6:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 80091fa:	b29b      	uxth	r3, r3
 80091fc:	029b      	lsls	r3, r3, #10
 80091fe:	b29b      	uxth	r3, r3
 8009200:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009204:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009208:	b29a      	uxth	r2, r3
 800920a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800920e:	801a      	strh	r2, [r3, #0]
 8009210:	e02d      	b.n	800926e <USB_EPStartXfer+0x17e2>
 8009212:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009216:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800921a:	681b      	ldr	r3, [r3, #0]
 800921c:	785b      	ldrb	r3, [r3, #1]
 800921e:	2b01      	cmp	r3, #1
 8009220:	d125      	bne.n	800926e <USB_EPStartXfer+0x17e2>
 8009222:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009226:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800922a:	681b      	ldr	r3, [r3, #0]
 800922c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009230:	b29b      	uxth	r3, r3
 8009232:	461a      	mov	r2, r3
 8009234:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8009238:	4413      	add	r3, r2
 800923a:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800923e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009242:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8009246:	681b      	ldr	r3, [r3, #0]
 8009248:	781b      	ldrb	r3, [r3, #0]
 800924a:	011a      	lsls	r2, r3, #4
 800924c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8009250:	4413      	add	r3, r2
 8009252:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8009256:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800925a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800925e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8009262:	681b      	ldr	r3, [r3, #0]
 8009264:	691b      	ldr	r3, [r3, #16]
 8009266:	b29a      	uxth	r2, r3
 8009268:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800926c:	801a      	strh	r2, [r3, #0]

        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 800926e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009272:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8009276:	681b      	ldr	r3, [r3, #0]
 8009278:	69db      	ldr	r3, [r3, #28]
 800927a:	2b00      	cmp	r3, #0
 800927c:	f000 81fe 	beq.w	800967c <USB_EPStartXfer+0x1bf0>
        {
          /* update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 8009280:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009284:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8009288:	681a      	ldr	r2, [r3, #0]
 800928a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800928e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8009292:	681b      	ldr	r3, [r3, #0]
 8009294:	781b      	ldrb	r3, [r3, #0]
 8009296:	009b      	lsls	r3, r3, #2
 8009298:	4413      	add	r3, r2
 800929a:	881b      	ldrh	r3, [r3, #0]
 800929c:	f8a7 30b6 	strh.w	r3, [r7, #182]	; 0xb6

          /*Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 80092a0:	f8b7 30b6 	ldrh.w	r3, [r7, #182]	; 0xb6
 80092a4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80092a8:	2b00      	cmp	r3, #0
 80092aa:	d005      	beq.n	80092b8 <USB_EPStartXfer+0x182c>
 80092ac:	f8b7 30b6 	ldrh.w	r3, [r7, #182]	; 0xb6
 80092b0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80092b4:	2b00      	cmp	r3, #0
 80092b6:	d10d      	bne.n	80092d4 <USB_EPStartXfer+0x1848>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 80092b8:	f8b7 30b6 	ldrh.w	r3, [r7, #182]	; 0xb6
 80092bc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 80092c0:	2b00      	cmp	r3, #0
 80092c2:	f040 81db 	bne.w	800967c <USB_EPStartXfer+0x1bf0>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 80092c6:	f8b7 30b6 	ldrh.w	r3, [r7, #182]	; 0xb6
 80092ca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80092ce:	2b00      	cmp	r3, #0
 80092d0:	f040 81d4 	bne.w	800967c <USB_EPStartXfer+0x1bf0>
          {
            PCD_FreeUserBuffer(USBx, ep->num, 0U);
 80092d4:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80092d8:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80092dc:	681a      	ldr	r2, [r3, #0]
 80092de:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80092e2:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80092e6:	681b      	ldr	r3, [r3, #0]
 80092e8:	781b      	ldrb	r3, [r3, #0]
 80092ea:	009b      	lsls	r3, r3, #2
 80092ec:	4413      	add	r3, r2
 80092ee:	881b      	ldrh	r3, [r3, #0]
 80092f0:	b29b      	uxth	r3, r3
 80092f2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80092f6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80092fa:	f8a7 30b4 	strh.w	r3, [r7, #180]	; 0xb4
 80092fe:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009302:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8009306:	681a      	ldr	r2, [r3, #0]
 8009308:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800930c:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8009310:	681b      	ldr	r3, [r3, #0]
 8009312:	781b      	ldrb	r3, [r3, #0]
 8009314:	009b      	lsls	r3, r3, #2
 8009316:	441a      	add	r2, r3
 8009318:	f8b7 30b4 	ldrh.w	r3, [r7, #180]	; 0xb4
 800931c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009320:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009324:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009328:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800932c:	b29b      	uxth	r3, r3
 800932e:	8013      	strh	r3, [r2, #0]
 8009330:	e1a4      	b.n	800967c <USB_EPStartXfer+0x1bf0>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 8009332:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009336:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800933a:	681b      	ldr	r3, [r3, #0]
 800933c:	78db      	ldrb	r3, [r3, #3]
 800933e:	2b01      	cmp	r3, #1
 8009340:	f040 819a 	bne.w	8009678 <USB_EPStartXfer+0x1bec>
      {
        /* Multi packet transfer */
        if (ep->xfer_len > ep->maxpacket)
 8009344:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009348:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800934c:	681b      	ldr	r3, [r3, #0]
 800934e:	699a      	ldr	r2, [r3, #24]
 8009350:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009354:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8009358:	681b      	ldr	r3, [r3, #0]
 800935a:	691b      	ldr	r3, [r3, #16]
 800935c:	429a      	cmp	r2, r3
 800935e:	d917      	bls.n	8009390 <USB_EPStartXfer+0x1904>
        {
          len = ep->maxpacket;
 8009360:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009364:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8009368:	681b      	ldr	r3, [r3, #0]
 800936a:	691b      	ldr	r3, [r3, #16]
 800936c:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
          ep->xfer_len -= len;
 8009370:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009374:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8009378:	681b      	ldr	r3, [r3, #0]
 800937a:	699a      	ldr	r2, [r3, #24]
 800937c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8009380:	1ad2      	subs	r2, r2, r3
 8009382:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009386:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800938a:	681b      	ldr	r3, [r3, #0]
 800938c:	619a      	str	r2, [r3, #24]
 800938e:	e00e      	b.n	80093ae <USB_EPStartXfer+0x1922>
        }
        else
        {
          len = ep->xfer_len;
 8009390:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009394:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8009398:	681b      	ldr	r3, [r3, #0]
 800939a:	699b      	ldr	r3, [r3, #24]
 800939c:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
          ep->xfer_len = 0U;
 80093a0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80093a4:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80093a8:	681b      	ldr	r3, [r3, #0]
 80093aa:	2200      	movs	r2, #0
 80093ac:	619a      	str	r2, [r3, #24]
        }
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 80093ae:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80093b2:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80093b6:	681b      	ldr	r3, [r3, #0]
 80093b8:	785b      	ldrb	r3, [r3, #1]
 80093ba:	2b00      	cmp	r3, #0
 80093bc:	d178      	bne.n	80094b0 <USB_EPStartXfer+0x1a24>
 80093be:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80093c2:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80093c6:	681b      	ldr	r3, [r3, #0]
 80093c8:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 80093cc:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80093d0:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80093d4:	681b      	ldr	r3, [r3, #0]
 80093d6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80093da:	b29b      	uxth	r3, r3
 80093dc:	461a      	mov	r2, r3
 80093de:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 80093e2:	4413      	add	r3, r2
 80093e4:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 80093e8:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80093ec:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80093f0:	681b      	ldr	r3, [r3, #0]
 80093f2:	781b      	ldrb	r3, [r3, #0]
 80093f4:	011a      	lsls	r2, r3, #4
 80093f6:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 80093fa:	4413      	add	r3, r2
 80093fc:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8009400:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8009404:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8009408:	2b00      	cmp	r3, #0
 800940a:	d116      	bne.n	800943a <USB_EPStartXfer+0x19ae>
 800940c:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8009410:	881b      	ldrh	r3, [r3, #0]
 8009412:	b29b      	uxth	r3, r3
 8009414:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8009418:	b29a      	uxth	r2, r3
 800941a:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800941e:	801a      	strh	r2, [r3, #0]
 8009420:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8009424:	881b      	ldrh	r3, [r3, #0]
 8009426:	b29b      	uxth	r3, r3
 8009428:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800942c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009430:	b29a      	uxth	r2, r3
 8009432:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8009436:	801a      	strh	r2, [r3, #0]
 8009438:	e06b      	b.n	8009512 <USB_EPStartXfer+0x1a86>
 800943a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800943e:	2b3e      	cmp	r3, #62	; 0x3e
 8009440:	d818      	bhi.n	8009474 <USB_EPStartXfer+0x19e8>
 8009442:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8009446:	085b      	lsrs	r3, r3, #1
 8009448:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 800944c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8009450:	f003 0301 	and.w	r3, r3, #1
 8009454:	2b00      	cmp	r3, #0
 8009456:	d004      	beq.n	8009462 <USB_EPStartXfer+0x19d6>
 8009458:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800945c:	3301      	adds	r3, #1
 800945e:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8009462:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8009466:	b29b      	uxth	r3, r3
 8009468:	029b      	lsls	r3, r3, #10
 800946a:	b29a      	uxth	r2, r3
 800946c:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8009470:	801a      	strh	r2, [r3, #0]
 8009472:	e04e      	b.n	8009512 <USB_EPStartXfer+0x1a86>
 8009474:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8009478:	095b      	lsrs	r3, r3, #5
 800947a:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 800947e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8009482:	f003 031f 	and.w	r3, r3, #31
 8009486:	2b00      	cmp	r3, #0
 8009488:	d104      	bne.n	8009494 <USB_EPStartXfer+0x1a08>
 800948a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800948e:	3b01      	subs	r3, #1
 8009490:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8009494:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8009498:	b29b      	uxth	r3, r3
 800949a:	029b      	lsls	r3, r3, #10
 800949c:	b29b      	uxth	r3, r3
 800949e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80094a2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80094a6:	b29a      	uxth	r2, r3
 80094a8:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 80094ac:	801a      	strh	r2, [r3, #0]
 80094ae:	e030      	b.n	8009512 <USB_EPStartXfer+0x1a86>
 80094b0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80094b4:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80094b8:	681b      	ldr	r3, [r3, #0]
 80094ba:	785b      	ldrb	r3, [r3, #1]
 80094bc:	2b01      	cmp	r3, #1
 80094be:	d128      	bne.n	8009512 <USB_EPStartXfer+0x1a86>
 80094c0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80094c4:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80094c8:	681b      	ldr	r3, [r3, #0]
 80094ca:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 80094ce:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80094d2:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80094d6:	681b      	ldr	r3, [r3, #0]
 80094d8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80094dc:	b29b      	uxth	r3, r3
 80094de:	461a      	mov	r2, r3
 80094e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80094e4:	4413      	add	r3, r2
 80094e6:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 80094ea:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80094ee:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80094f2:	681b      	ldr	r3, [r3, #0]
 80094f4:	781b      	ldrb	r3, [r3, #0]
 80094f6:	011a      	lsls	r2, r3, #4
 80094f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80094fc:	4413      	add	r3, r2
 80094fe:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8009502:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 8009506:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800950a:	b29a      	uxth	r2, r3
 800950c:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8009510:	801a      	strh	r2, [r3, #0]
 8009512:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009516:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800951a:	681b      	ldr	r3, [r3, #0]
 800951c:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8009520:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009524:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8009528:	681b      	ldr	r3, [r3, #0]
 800952a:	785b      	ldrb	r3, [r3, #1]
 800952c:	2b00      	cmp	r3, #0
 800952e:	d178      	bne.n	8009622 <USB_EPStartXfer+0x1b96>
 8009530:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009534:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8009538:	681b      	ldr	r3, [r3, #0]
 800953a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 800953e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009542:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8009546:	681b      	ldr	r3, [r3, #0]
 8009548:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800954c:	b29b      	uxth	r3, r3
 800954e:	461a      	mov	r2, r3
 8009550:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009554:	4413      	add	r3, r2
 8009556:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 800955a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800955e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8009562:	681b      	ldr	r3, [r3, #0]
 8009564:	781b      	ldrb	r3, [r3, #0]
 8009566:	011a      	lsls	r2, r3, #4
 8009568:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800956c:	4413      	add	r3, r2
 800956e:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8009572:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8009576:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800957a:	2b00      	cmp	r3, #0
 800957c:	d116      	bne.n	80095ac <USB_EPStartXfer+0x1b20>
 800957e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8009582:	881b      	ldrh	r3, [r3, #0]
 8009584:	b29b      	uxth	r3, r3
 8009586:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800958a:	b29a      	uxth	r2, r3
 800958c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8009590:	801a      	strh	r2, [r3, #0]
 8009592:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8009596:	881b      	ldrh	r3, [r3, #0]
 8009598:	b29b      	uxth	r3, r3
 800959a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800959e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80095a2:	b29a      	uxth	r2, r3
 80095a4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80095a8:	801a      	strh	r2, [r3, #0]
 80095aa:	e067      	b.n	800967c <USB_EPStartXfer+0x1bf0>
 80095ac:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80095b0:	2b3e      	cmp	r3, #62	; 0x3e
 80095b2:	d818      	bhi.n	80095e6 <USB_EPStartXfer+0x1b5a>
 80095b4:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80095b8:	085b      	lsrs	r3, r3, #1
 80095ba:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 80095be:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80095c2:	f003 0301 	and.w	r3, r3, #1
 80095c6:	2b00      	cmp	r3, #0
 80095c8:	d004      	beq.n	80095d4 <USB_EPStartXfer+0x1b48>
 80095ca:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80095ce:	3301      	adds	r3, #1
 80095d0:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 80095d4:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80095d8:	b29b      	uxth	r3, r3
 80095da:	029b      	lsls	r3, r3, #10
 80095dc:	b29a      	uxth	r2, r3
 80095de:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80095e2:	801a      	strh	r2, [r3, #0]
 80095e4:	e04a      	b.n	800967c <USB_EPStartXfer+0x1bf0>
 80095e6:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80095ea:	095b      	lsrs	r3, r3, #5
 80095ec:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 80095f0:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80095f4:	f003 031f 	and.w	r3, r3, #31
 80095f8:	2b00      	cmp	r3, #0
 80095fa:	d104      	bne.n	8009606 <USB_EPStartXfer+0x1b7a>
 80095fc:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8009600:	3b01      	subs	r3, #1
 8009602:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8009606:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800960a:	b29b      	uxth	r3, r3
 800960c:	029b      	lsls	r3, r3, #10
 800960e:	b29b      	uxth	r3, r3
 8009610:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009614:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009618:	b29a      	uxth	r2, r3
 800961a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800961e:	801a      	strh	r2, [r3, #0]
 8009620:	e02c      	b.n	800967c <USB_EPStartXfer+0x1bf0>
 8009622:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009626:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800962a:	681b      	ldr	r3, [r3, #0]
 800962c:	785b      	ldrb	r3, [r3, #1]
 800962e:	2b01      	cmp	r3, #1
 8009630:	d124      	bne.n	800967c <USB_EPStartXfer+0x1bf0>
 8009632:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009636:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800963a:	681b      	ldr	r3, [r3, #0]
 800963c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009640:	b29b      	uxth	r3, r3
 8009642:	461a      	mov	r2, r3
 8009644:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009648:	4413      	add	r3, r2
 800964a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800964e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009652:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8009656:	681b      	ldr	r3, [r3, #0]
 8009658:	781b      	ldrb	r3, [r3, #0]
 800965a:	011a      	lsls	r2, r3, #4
 800965c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009660:	4413      	add	r3, r2
 8009662:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8009666:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800966a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800966e:	b29a      	uxth	r2, r3
 8009670:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009674:	801a      	strh	r2, [r3, #0]
 8009676:	e001      	b.n	800967c <USB_EPStartXfer+0x1bf0>
      }
      else
      {
        return HAL_ERROR;
 8009678:	2301      	movs	r3, #1
 800967a:	e03a      	b.n	80096f2 <USB_EPStartXfer+0x1c66>
      }
    }

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800967c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009680:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8009684:	681a      	ldr	r2, [r3, #0]
 8009686:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800968a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800968e:	681b      	ldr	r3, [r3, #0]
 8009690:	781b      	ldrb	r3, [r3, #0]
 8009692:	009b      	lsls	r3, r3, #2
 8009694:	4413      	add	r3, r2
 8009696:	881b      	ldrh	r3, [r3, #0]
 8009698:	b29b      	uxth	r3, r3
 800969a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800969e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80096a2:	f8a7 30aa 	strh.w	r3, [r7, #170]	; 0xaa
 80096a6:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	; 0xaa
 80096aa:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 80096ae:	f8a7 30aa 	strh.w	r3, [r7, #170]	; 0xaa
 80096b2:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	; 0xaa
 80096b6:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 80096ba:	f8a7 30aa 	strh.w	r3, [r7, #170]	; 0xaa
 80096be:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80096c2:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80096c6:	681a      	ldr	r2, [r3, #0]
 80096c8:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80096cc:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80096d0:	681b      	ldr	r3, [r3, #0]
 80096d2:	781b      	ldrb	r3, [r3, #0]
 80096d4:	009b      	lsls	r3, r3, #2
 80096d6:	441a      	add	r2, r3
 80096d8:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	; 0xaa
 80096dc:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80096e0:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80096e4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80096e8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80096ec:	b29b      	uxth	r3, r3
 80096ee:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 80096f0:	2300      	movs	r3, #0
}
 80096f2:	4618      	mov	r0, r3
 80096f4:	f507 7798 	add.w	r7, r7, #304	; 0x130
 80096f8:	46bd      	mov	sp, r7
 80096fa:	bd80      	pop	{r7, pc}

080096fc <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80096fc:	b480      	push	{r7}
 80096fe:	b085      	sub	sp, #20
 8009700:	af00      	add	r7, sp, #0
 8009702:	6078      	str	r0, [r7, #4]
 8009704:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 8009706:	683b      	ldr	r3, [r7, #0]
 8009708:	785b      	ldrb	r3, [r3, #1]
 800970a:	2b00      	cmp	r3, #0
 800970c:	d020      	beq.n	8009750 <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 800970e:	687a      	ldr	r2, [r7, #4]
 8009710:	683b      	ldr	r3, [r7, #0]
 8009712:	781b      	ldrb	r3, [r3, #0]
 8009714:	009b      	lsls	r3, r3, #2
 8009716:	4413      	add	r3, r2
 8009718:	881b      	ldrh	r3, [r3, #0]
 800971a:	b29b      	uxth	r3, r3
 800971c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009720:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009724:	81bb      	strh	r3, [r7, #12]
 8009726:	89bb      	ldrh	r3, [r7, #12]
 8009728:	f083 0310 	eor.w	r3, r3, #16
 800972c:	81bb      	strh	r3, [r7, #12]
 800972e:	687a      	ldr	r2, [r7, #4]
 8009730:	683b      	ldr	r3, [r7, #0]
 8009732:	781b      	ldrb	r3, [r3, #0]
 8009734:	009b      	lsls	r3, r3, #2
 8009736:	441a      	add	r2, r3
 8009738:	89bb      	ldrh	r3, [r7, #12]
 800973a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800973e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009742:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009746:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800974a:	b29b      	uxth	r3, r3
 800974c:	8013      	strh	r3, [r2, #0]
 800974e:	e01f      	b.n	8009790 <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 8009750:	687a      	ldr	r2, [r7, #4]
 8009752:	683b      	ldr	r3, [r7, #0]
 8009754:	781b      	ldrb	r3, [r3, #0]
 8009756:	009b      	lsls	r3, r3, #2
 8009758:	4413      	add	r3, r2
 800975a:	881b      	ldrh	r3, [r3, #0]
 800975c:	b29b      	uxth	r3, r3
 800975e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8009762:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009766:	81fb      	strh	r3, [r7, #14]
 8009768:	89fb      	ldrh	r3, [r7, #14]
 800976a:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 800976e:	81fb      	strh	r3, [r7, #14]
 8009770:	687a      	ldr	r2, [r7, #4]
 8009772:	683b      	ldr	r3, [r7, #0]
 8009774:	781b      	ldrb	r3, [r3, #0]
 8009776:	009b      	lsls	r3, r3, #2
 8009778:	441a      	add	r2, r3
 800977a:	89fb      	ldrh	r3, [r7, #14]
 800977c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009780:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009784:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009788:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800978c:	b29b      	uxth	r3, r3
 800978e:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8009790:	2300      	movs	r3, #0
}
 8009792:	4618      	mov	r0, r3
 8009794:	3714      	adds	r7, #20
 8009796:	46bd      	mov	sp, r7
 8009798:	bc80      	pop	{r7}
 800979a:	4770      	bx	lr

0800979c <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800979c:	b480      	push	{r7}
 800979e:	b087      	sub	sp, #28
 80097a0:	af00      	add	r7, sp, #0
 80097a2:	6078      	str	r0, [r7, #4]
 80097a4:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 80097a6:	683b      	ldr	r3, [r7, #0]
 80097a8:	7b1b      	ldrb	r3, [r3, #12]
 80097aa:	2b00      	cmp	r3, #0
 80097ac:	f040 809d 	bne.w	80098ea <USB_EPClearStall+0x14e>
  {
    if (ep->is_in != 0U)
 80097b0:	683b      	ldr	r3, [r7, #0]
 80097b2:	785b      	ldrb	r3, [r3, #1]
 80097b4:	2b00      	cmp	r3, #0
 80097b6:	d04c      	beq.n	8009852 <USB_EPClearStall+0xb6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80097b8:	687a      	ldr	r2, [r7, #4]
 80097ba:	683b      	ldr	r3, [r7, #0]
 80097bc:	781b      	ldrb	r3, [r3, #0]
 80097be:	009b      	lsls	r3, r3, #2
 80097c0:	4413      	add	r3, r2
 80097c2:	881b      	ldrh	r3, [r3, #0]
 80097c4:	823b      	strh	r3, [r7, #16]
 80097c6:	8a3b      	ldrh	r3, [r7, #16]
 80097c8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80097cc:	2b00      	cmp	r3, #0
 80097ce:	d01b      	beq.n	8009808 <USB_EPClearStall+0x6c>
 80097d0:	687a      	ldr	r2, [r7, #4]
 80097d2:	683b      	ldr	r3, [r7, #0]
 80097d4:	781b      	ldrb	r3, [r3, #0]
 80097d6:	009b      	lsls	r3, r3, #2
 80097d8:	4413      	add	r3, r2
 80097da:	881b      	ldrh	r3, [r3, #0]
 80097dc:	b29b      	uxth	r3, r3
 80097de:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80097e2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80097e6:	81fb      	strh	r3, [r7, #14]
 80097e8:	687a      	ldr	r2, [r7, #4]
 80097ea:	683b      	ldr	r3, [r7, #0]
 80097ec:	781b      	ldrb	r3, [r3, #0]
 80097ee:	009b      	lsls	r3, r3, #2
 80097f0:	441a      	add	r2, r3
 80097f2:	89fb      	ldrh	r3, [r7, #14]
 80097f4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80097f8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80097fc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009800:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8009804:	b29b      	uxth	r3, r3
 8009806:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8009808:	683b      	ldr	r3, [r7, #0]
 800980a:	78db      	ldrb	r3, [r3, #3]
 800980c:	2b01      	cmp	r3, #1
 800980e:	d06c      	beq.n	80098ea <USB_EPClearStall+0x14e>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8009810:	687a      	ldr	r2, [r7, #4]
 8009812:	683b      	ldr	r3, [r7, #0]
 8009814:	781b      	ldrb	r3, [r3, #0]
 8009816:	009b      	lsls	r3, r3, #2
 8009818:	4413      	add	r3, r2
 800981a:	881b      	ldrh	r3, [r3, #0]
 800981c:	b29b      	uxth	r3, r3
 800981e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009822:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009826:	81bb      	strh	r3, [r7, #12]
 8009828:	89bb      	ldrh	r3, [r7, #12]
 800982a:	f083 0320 	eor.w	r3, r3, #32
 800982e:	81bb      	strh	r3, [r7, #12]
 8009830:	687a      	ldr	r2, [r7, #4]
 8009832:	683b      	ldr	r3, [r7, #0]
 8009834:	781b      	ldrb	r3, [r3, #0]
 8009836:	009b      	lsls	r3, r3, #2
 8009838:	441a      	add	r2, r3
 800983a:	89bb      	ldrh	r3, [r7, #12]
 800983c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009840:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009844:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009848:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800984c:	b29b      	uxth	r3, r3
 800984e:	8013      	strh	r3, [r2, #0]
 8009850:	e04b      	b.n	80098ea <USB_EPClearStall+0x14e>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8009852:	687a      	ldr	r2, [r7, #4]
 8009854:	683b      	ldr	r3, [r7, #0]
 8009856:	781b      	ldrb	r3, [r3, #0]
 8009858:	009b      	lsls	r3, r3, #2
 800985a:	4413      	add	r3, r2
 800985c:	881b      	ldrh	r3, [r3, #0]
 800985e:	82fb      	strh	r3, [r7, #22]
 8009860:	8afb      	ldrh	r3, [r7, #22]
 8009862:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8009866:	2b00      	cmp	r3, #0
 8009868:	d01b      	beq.n	80098a2 <USB_EPClearStall+0x106>
 800986a:	687a      	ldr	r2, [r7, #4]
 800986c:	683b      	ldr	r3, [r7, #0]
 800986e:	781b      	ldrb	r3, [r3, #0]
 8009870:	009b      	lsls	r3, r3, #2
 8009872:	4413      	add	r3, r2
 8009874:	881b      	ldrh	r3, [r3, #0]
 8009876:	b29b      	uxth	r3, r3
 8009878:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800987c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009880:	82bb      	strh	r3, [r7, #20]
 8009882:	687a      	ldr	r2, [r7, #4]
 8009884:	683b      	ldr	r3, [r7, #0]
 8009886:	781b      	ldrb	r3, [r3, #0]
 8009888:	009b      	lsls	r3, r3, #2
 800988a:	441a      	add	r2, r3
 800988c:	8abb      	ldrh	r3, [r7, #20]
 800988e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009892:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009896:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800989a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800989e:	b29b      	uxth	r3, r3
 80098a0:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80098a2:	687a      	ldr	r2, [r7, #4]
 80098a4:	683b      	ldr	r3, [r7, #0]
 80098a6:	781b      	ldrb	r3, [r3, #0]
 80098a8:	009b      	lsls	r3, r3, #2
 80098aa:	4413      	add	r3, r2
 80098ac:	881b      	ldrh	r3, [r3, #0]
 80098ae:	b29b      	uxth	r3, r3
 80098b0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80098b4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80098b8:	827b      	strh	r3, [r7, #18]
 80098ba:	8a7b      	ldrh	r3, [r7, #18]
 80098bc:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 80098c0:	827b      	strh	r3, [r7, #18]
 80098c2:	8a7b      	ldrh	r3, [r7, #18]
 80098c4:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 80098c8:	827b      	strh	r3, [r7, #18]
 80098ca:	687a      	ldr	r2, [r7, #4]
 80098cc:	683b      	ldr	r3, [r7, #0]
 80098ce:	781b      	ldrb	r3, [r3, #0]
 80098d0:	009b      	lsls	r3, r3, #2
 80098d2:	441a      	add	r2, r3
 80098d4:	8a7b      	ldrh	r3, [r7, #18]
 80098d6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80098da:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80098de:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80098e2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80098e6:	b29b      	uxth	r3, r3
 80098e8:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 80098ea:	2300      	movs	r3, #0
}
 80098ec:	4618      	mov	r0, r3
 80098ee:	371c      	adds	r7, #28
 80098f0:	46bd      	mov	sp, r7
 80098f2:	bc80      	pop	{r7}
 80098f4:	4770      	bx	lr

080098f6 <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 80098f6:	b480      	push	{r7}
 80098f8:	b083      	sub	sp, #12
 80098fa:	af00      	add	r7, sp, #0
 80098fc:	6078      	str	r0, [r7, #4]
 80098fe:	460b      	mov	r3, r1
 8009900:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 8009902:	78fb      	ldrb	r3, [r7, #3]
 8009904:	2b00      	cmp	r3, #0
 8009906:	d103      	bne.n	8009910 <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 8009908:	687b      	ldr	r3, [r7, #4]
 800990a:	2280      	movs	r2, #128	; 0x80
 800990c:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 8009910:	2300      	movs	r3, #0
}
 8009912:	4618      	mov	r0, r3
 8009914:	370c      	adds	r7, #12
 8009916:	46bd      	mov	sp, r7
 8009918:	bc80      	pop	{r7}
 800991a:	4770      	bx	lr

0800991c <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 800991c:	b480      	push	{r7}
 800991e:	b083      	sub	sp, #12
 8009920:	af00      	add	r7, sp, #0
 8009922:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8009924:	2300      	movs	r3, #0
}
 8009926:	4618      	mov	r0, r3
 8009928:	370c      	adds	r7, #12
 800992a:	46bd      	mov	sp, r7
 800992c:	bc80      	pop	{r7}
 800992e:	4770      	bx	lr

08009930 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_TypeDef *USBx)
{
 8009930:	b480      	push	{r7}
 8009932:	b083      	sub	sp, #12
 8009934:	af00      	add	r7, sp, #0
 8009936:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8009938:	2300      	movs	r3, #0
}
 800993a:	4618      	mov	r0, r3
 800993c:	370c      	adds	r7, #12
 800993e:	46bd      	mov	sp, r7
 8009940:	bc80      	pop	{r7}
 8009942:	4770      	bx	lr

08009944 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_TypeDef *USBx)
{
 8009944:	b480      	push	{r7}
 8009946:	b085      	sub	sp, #20
 8009948:	af00      	add	r7, sp, #0
 800994a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 800994c:	687b      	ldr	r3, [r7, #4]
 800994e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8009952:	b29b      	uxth	r3, r3
 8009954:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 8009956:	68fb      	ldr	r3, [r7, #12]
}
 8009958:	4618      	mov	r0, r3
 800995a:	3714      	adds	r7, #20
 800995c:	46bd      	mov	sp, r7
 800995e:	bc80      	pop	{r7}
 8009960:	4770      	bx	lr

08009962 <USB_EP0_OutStart>:
  * @param  USBx Selected device
  * @param  psetup pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_TypeDef *USBx, uint8_t *psetup)
{
 8009962:	b480      	push	{r7}
 8009964:	b083      	sub	sp, #12
 8009966:	af00      	add	r7, sp, #0
 8009968:	6078      	str	r0, [r7, #4]
 800996a:	6039      	str	r1, [r7, #0]
  UNUSED(psetup);
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 800996c:	2300      	movs	r3, #0
}
 800996e:	4618      	mov	r0, r3
 8009970:	370c      	adds	r7, #12
 8009972:	46bd      	mov	sp, r7
 8009974:	bc80      	pop	{r7}
 8009976:	4770      	bx	lr

08009978 <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8009978:	b480      	push	{r7}
 800997a:	b08d      	sub	sp, #52	; 0x34
 800997c:	af00      	add	r7, sp, #0
 800997e:	60f8      	str	r0, [r7, #12]
 8009980:	60b9      	str	r1, [r7, #8]
 8009982:	4611      	mov	r1, r2
 8009984:	461a      	mov	r2, r3
 8009986:	460b      	mov	r3, r1
 8009988:	80fb      	strh	r3, [r7, #6]
 800998a:	4613      	mov	r3, r2
 800998c:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 800998e:	88bb      	ldrh	r3, [r7, #4]
 8009990:	3301      	adds	r3, #1
 8009992:	085b      	lsrs	r3, r3, #1
 8009994:	623b      	str	r3, [r7, #32]
  uint32_t BaseAddr = (uint32_t)USBx;
 8009996:	68fb      	ldr	r3, [r7, #12]
 8009998:	61fb      	str	r3, [r7, #28]
  uint32_t i, temp1, temp2;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800999a:	68bb      	ldr	r3, [r7, #8]
 800999c:	627b      	str	r3, [r7, #36]	; 0x24

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800999e:	88fb      	ldrh	r3, [r7, #6]
 80099a0:	005a      	lsls	r2, r3, #1
 80099a2:	69fb      	ldr	r3, [r7, #28]
 80099a4:	4413      	add	r3, r2
 80099a6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80099aa:	62bb      	str	r3, [r7, #40]	; 0x28

  for (i = n; i != 0U; i--)
 80099ac:	6a3b      	ldr	r3, [r7, #32]
 80099ae:	62fb      	str	r3, [r7, #44]	; 0x2c
 80099b0:	e01e      	b.n	80099f0 <USB_WritePMA+0x78>
  {
    temp1 = *pBuf;
 80099b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80099b4:	781b      	ldrb	r3, [r3, #0]
 80099b6:	61bb      	str	r3, [r7, #24]
    pBuf++;
 80099b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80099ba:	3301      	adds	r3, #1
 80099bc:	627b      	str	r3, [r7, #36]	; 0x24
    temp2 = temp1 | ((uint16_t)((uint16_t) *pBuf << 8));
 80099be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80099c0:	781b      	ldrb	r3, [r3, #0]
 80099c2:	b29b      	uxth	r3, r3
 80099c4:	021b      	lsls	r3, r3, #8
 80099c6:	b29b      	uxth	r3, r3
 80099c8:	461a      	mov	r2, r3
 80099ca:	69bb      	ldr	r3, [r7, #24]
 80099cc:	4313      	orrs	r3, r2
 80099ce:	617b      	str	r3, [r7, #20]
    *pdwVal = (uint16_t)temp2;
 80099d0:	697b      	ldr	r3, [r7, #20]
 80099d2:	b29a      	uxth	r2, r3
 80099d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80099d6:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 80099d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80099da:	3302      	adds	r3, #2
 80099dc:	62bb      	str	r3, [r7, #40]	; 0x28

#if PMA_ACCESS > 1U
    pdwVal++;
 80099de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80099e0:	3302      	adds	r3, #2
 80099e2:	62bb      	str	r3, [r7, #40]	; 0x28
#endif

    pBuf++;
 80099e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80099e6:	3301      	adds	r3, #1
 80099e8:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = n; i != 0U; i--)
 80099ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80099ec:	3b01      	subs	r3, #1
 80099ee:	62fb      	str	r3, [r7, #44]	; 0x2c
 80099f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80099f2:	2b00      	cmp	r3, #0
 80099f4:	d1dd      	bne.n	80099b2 <USB_WritePMA+0x3a>
  }
}
 80099f6:	bf00      	nop
 80099f8:	bf00      	nop
 80099fa:	3734      	adds	r7, #52	; 0x34
 80099fc:	46bd      	mov	sp, r7
 80099fe:	bc80      	pop	{r7}
 8009a00:	4770      	bx	lr

08009a02 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8009a02:	b480      	push	{r7}
 8009a04:	b08b      	sub	sp, #44	; 0x2c
 8009a06:	af00      	add	r7, sp, #0
 8009a08:	60f8      	str	r0, [r7, #12]
 8009a0a:	60b9      	str	r1, [r7, #8]
 8009a0c:	4611      	mov	r1, r2
 8009a0e:	461a      	mov	r2, r3
 8009a10:	460b      	mov	r3, r1
 8009a12:	80fb      	strh	r3, [r7, #6]
 8009a14:	4613      	mov	r3, r2
 8009a16:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 8009a18:	88bb      	ldrh	r3, [r7, #4]
 8009a1a:	085b      	lsrs	r3, r3, #1
 8009a1c:	b29b      	uxth	r3, r3
 8009a1e:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8009a20:	68fb      	ldr	r3, [r7, #12]
 8009a22:	617b      	str	r3, [r7, #20]
  uint32_t i, temp;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8009a24:	68bb      	ldr	r3, [r7, #8]
 8009a26:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8009a28:	88fb      	ldrh	r3, [r7, #6]
 8009a2a:	005a      	lsls	r2, r3, #1
 8009a2c:	697b      	ldr	r3, [r7, #20]
 8009a2e:	4413      	add	r3, r2
 8009a30:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8009a34:	623b      	str	r3, [r7, #32]

  for (i = n; i != 0U; i--)
 8009a36:	69bb      	ldr	r3, [r7, #24]
 8009a38:	627b      	str	r3, [r7, #36]	; 0x24
 8009a3a:	e01b      	b.n	8009a74 <USB_ReadPMA+0x72>
  {
    temp = *(__IO uint16_t *)pdwVal;
 8009a3c:	6a3b      	ldr	r3, [r7, #32]
 8009a3e:	881b      	ldrh	r3, [r3, #0]
 8009a40:	b29b      	uxth	r3, r3
 8009a42:	613b      	str	r3, [r7, #16]
    pdwVal++;
 8009a44:	6a3b      	ldr	r3, [r7, #32]
 8009a46:	3302      	adds	r3, #2
 8009a48:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 8009a4a:	693b      	ldr	r3, [r7, #16]
 8009a4c:	b2da      	uxtb	r2, r3
 8009a4e:	69fb      	ldr	r3, [r7, #28]
 8009a50:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8009a52:	69fb      	ldr	r3, [r7, #28]
 8009a54:	3301      	adds	r3, #1
 8009a56:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((temp >> 8) & 0xFFU);
 8009a58:	693b      	ldr	r3, [r7, #16]
 8009a5a:	0a1b      	lsrs	r3, r3, #8
 8009a5c:	b2da      	uxtb	r2, r3
 8009a5e:	69fb      	ldr	r3, [r7, #28]
 8009a60:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8009a62:	69fb      	ldr	r3, [r7, #28]
 8009a64:	3301      	adds	r3, #1
 8009a66:	61fb      	str	r3, [r7, #28]

#if PMA_ACCESS > 1U
    pdwVal++;
 8009a68:	6a3b      	ldr	r3, [r7, #32]
 8009a6a:	3302      	adds	r3, #2
 8009a6c:	623b      	str	r3, [r7, #32]
  for (i = n; i != 0U; i--)
 8009a6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a70:	3b01      	subs	r3, #1
 8009a72:	627b      	str	r3, [r7, #36]	; 0x24
 8009a74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a76:	2b00      	cmp	r3, #0
 8009a78:	d1e0      	bne.n	8009a3c <USB_ReadPMA+0x3a>
#endif
  }

  if ((wNBytes % 2U) != 0U)
 8009a7a:	88bb      	ldrh	r3, [r7, #4]
 8009a7c:	f003 0301 	and.w	r3, r3, #1
 8009a80:	b29b      	uxth	r3, r3
 8009a82:	2b00      	cmp	r3, #0
 8009a84:	d007      	beq.n	8009a96 <USB_ReadPMA+0x94>
  {
    temp = *pdwVal;
 8009a86:	6a3b      	ldr	r3, [r7, #32]
 8009a88:	881b      	ldrh	r3, [r3, #0]
 8009a8a:	b29b      	uxth	r3, r3
 8009a8c:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 8009a8e:	693b      	ldr	r3, [r7, #16]
 8009a90:	b2da      	uxtb	r2, r3
 8009a92:	69fb      	ldr	r3, [r7, #28]
 8009a94:	701a      	strb	r2, [r3, #0]
  }
}
 8009a96:	bf00      	nop
 8009a98:	372c      	adds	r7, #44	; 0x2c
 8009a9a:	46bd      	mov	sp, r7
 8009a9c:	bc80      	pop	{r7}
 8009a9e:	4770      	bx	lr

08009aa0 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009aa0:	b580      	push	{r7, lr}
 8009aa2:	b084      	sub	sp, #16
 8009aa4:	af00      	add	r7, sp, #0
 8009aa6:	6078      	str	r0, [r7, #4]
 8009aa8:	460b      	mov	r3, r1
 8009aaa:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 8009aac:	2300      	movs	r3, #0
 8009aae:	73fb      	strb	r3, [r7, #15]
  USBD_CDC_HandleTypeDef   *hcdc;

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009ab0:	687b      	ldr	r3, [r7, #4]
 8009ab2:	7c1b      	ldrb	r3, [r3, #16]
 8009ab4:	2b00      	cmp	r3, #0
 8009ab6:	d115      	bne.n	8009ae4 <USBD_CDC_Init+0x44>
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8009ab8:	f44f 7300 	mov.w	r3, #512	; 0x200
 8009abc:	2202      	movs	r2, #2
 8009abe:	2181      	movs	r1, #129	; 0x81
 8009ac0:	6878      	ldr	r0, [r7, #4]
 8009ac2:	f001 fe86 	bl	800b7d2 <USBD_LL_OpenEP>
                   CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8009ac6:	687b      	ldr	r3, [r7, #4]
 8009ac8:	2201      	movs	r2, #1
 8009aca:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8009acc:	f44f 7300 	mov.w	r3, #512	; 0x200
 8009ad0:	2202      	movs	r2, #2
 8009ad2:	2101      	movs	r1, #1
 8009ad4:	6878      	ldr	r0, [r7, #4]
 8009ad6:	f001 fe7c 	bl	800b7d2 <USBD_LL_OpenEP>
                   CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8009ada:	687b      	ldr	r3, [r7, #4]
 8009adc:	2201      	movs	r2, #1
 8009ade:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
 8009ae2:	e012      	b.n	8009b0a <USBD_CDC_Init+0x6a>

  }
  else
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8009ae4:	2340      	movs	r3, #64	; 0x40
 8009ae6:	2202      	movs	r2, #2
 8009ae8:	2181      	movs	r1, #129	; 0x81
 8009aea:	6878      	ldr	r0, [r7, #4]
 8009aec:	f001 fe71 	bl	800b7d2 <USBD_LL_OpenEP>
                   CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8009af0:	687b      	ldr	r3, [r7, #4]
 8009af2:	2201      	movs	r2, #1
 8009af4:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8009af6:	2340      	movs	r3, #64	; 0x40
 8009af8:	2202      	movs	r2, #2
 8009afa:	2101      	movs	r1, #1
 8009afc:	6878      	ldr	r0, [r7, #4]
 8009afe:	f001 fe68 	bl	800b7d2 <USBD_LL_OpenEP>
                   CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8009b02:	687b      	ldr	r3, [r7, #4]
 8009b04:	2201      	movs	r2, #1
 8009b06:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
  }
  /* Open Command IN EP */
  USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8009b0a:	2308      	movs	r3, #8
 8009b0c:	2203      	movs	r2, #3
 8009b0e:	2182      	movs	r1, #130	; 0x82
 8009b10:	6878      	ldr	r0, [r7, #4]
 8009b12:	f001 fe5e 	bl	800b7d2 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 8009b16:	687b      	ldr	r3, [r7, #4]
 8009b18:	2201      	movs	r2, #1
 8009b1a:	641a      	str	r2, [r3, #64]	; 0x40

  pdev->pClassData = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8009b1c:	f44f 7007 	mov.w	r0, #540	; 0x21c
 8009b20:	f001 ff7e 	bl	800ba20 <USBD_static_malloc>
 8009b24:	4602      	mov	r2, r0
 8009b26:	687b      	ldr	r3, [r7, #4]
 8009b28:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8

  if (pdev->pClassData == NULL)
 8009b2c:	687b      	ldr	r3, [r7, #4]
 8009b2e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009b32:	2b00      	cmp	r3, #0
 8009b34:	d102      	bne.n	8009b3c <USBD_CDC_Init+0x9c>
  {
    ret = 1U;
 8009b36:	2301      	movs	r3, #1
 8009b38:	73fb      	strb	r3, [r7, #15]
 8009b3a:	e026      	b.n	8009b8a <USBD_CDC_Init+0xea>
  }
  else
  {
    hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8009b3c:	687b      	ldr	r3, [r7, #4]
 8009b3e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009b42:	60bb      	str	r3, [r7, #8]

    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 8009b44:	687b      	ldr	r3, [r7, #4]
 8009b46:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8009b4a:	681b      	ldr	r3, [r3, #0]
 8009b4c:	4798      	blx	r3

    /* Init Xfer states */
    hcdc->TxState = 0U;
 8009b4e:	68bb      	ldr	r3, [r7, #8]
 8009b50:	2200      	movs	r2, #0
 8009b52:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    hcdc->RxState = 0U;
 8009b56:	68bb      	ldr	r3, [r7, #8]
 8009b58:	2200      	movs	r2, #0
 8009b5a:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009b5e:	687b      	ldr	r3, [r7, #4]
 8009b60:	7c1b      	ldrb	r3, [r3, #16]
 8009b62:	2b00      	cmp	r3, #0
 8009b64:	d109      	bne.n	8009b7a <USBD_CDC_Init+0xda>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8009b66:	68bb      	ldr	r3, [r7, #8]
 8009b68:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8009b6c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8009b70:	2101      	movs	r1, #1
 8009b72:	6878      	ldr	r0, [r7, #4]
 8009b74:	f001 ff1e 	bl	800b9b4 <USBD_LL_PrepareReceive>
 8009b78:	e007      	b.n	8009b8a <USBD_CDC_Init+0xea>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8009b7a:	68bb      	ldr	r3, [r7, #8]
 8009b7c:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8009b80:	2340      	movs	r3, #64	; 0x40
 8009b82:	2101      	movs	r1, #1
 8009b84:	6878      	ldr	r0, [r7, #4]
 8009b86:	f001 ff15 	bl	800b9b4 <USBD_LL_PrepareReceive>
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
  }
  return ret;
 8009b8a:	7bfb      	ldrb	r3, [r7, #15]
}
 8009b8c:	4618      	mov	r0, r3
 8009b8e:	3710      	adds	r7, #16
 8009b90:	46bd      	mov	sp, r7
 8009b92:	bd80      	pop	{r7, pc}

08009b94 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009b94:	b580      	push	{r7, lr}
 8009b96:	b084      	sub	sp, #16
 8009b98:	af00      	add	r7, sp, #0
 8009b9a:	6078      	str	r0, [r7, #4]
 8009b9c:	460b      	mov	r3, r1
 8009b9e:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 8009ba0:	2300      	movs	r3, #0
 8009ba2:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  USBD_LL_CloseEP(pdev, CDC_IN_EP);
 8009ba4:	2181      	movs	r1, #129	; 0x81
 8009ba6:	6878      	ldr	r0, [r7, #4]
 8009ba8:	f001 fe39 	bl	800b81e <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 8009bac:	687b      	ldr	r3, [r7, #4]
 8009bae:	2200      	movs	r2, #0
 8009bb0:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Close EP OUT */
  USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 8009bb2:	2101      	movs	r1, #1
 8009bb4:	6878      	ldr	r0, [r7, #4]
 8009bb6:	f001 fe32 	bl	800b81e <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 8009bba:	687b      	ldr	r3, [r7, #4]
 8009bbc:	2200      	movs	r2, #0
 8009bbe:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c

  /* Close Command IN EP */
  USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 8009bc2:	2182      	movs	r1, #130	; 0x82
 8009bc4:	6878      	ldr	r0, [r7, #4]
 8009bc6:	f001 fe2a 	bl	800b81e <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 8009bca:	687b      	ldr	r3, [r7, #4]
 8009bcc:	2200      	movs	r2, #0
 8009bce:	641a      	str	r2, [r3, #64]	; 0x40

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 8009bd0:	687b      	ldr	r3, [r7, #4]
 8009bd2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009bd6:	2b00      	cmp	r3, #0
 8009bd8:	d00e      	beq.n	8009bf8 <USBD_CDC_DeInit+0x64>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 8009bda:	687b      	ldr	r3, [r7, #4]
 8009bdc:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8009be0:	685b      	ldr	r3, [r3, #4]
 8009be2:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 8009be4:	687b      	ldr	r3, [r7, #4]
 8009be6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009bea:	4618      	mov	r0, r3
 8009bec:	f001 ff24 	bl	800ba38 <USBD_static_free>
    pdev->pClassData = NULL;
 8009bf0:	687b      	ldr	r3, [r7, #4]
 8009bf2:	2200      	movs	r2, #0
 8009bf4:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  }

  return ret;
 8009bf8:	7bfb      	ldrb	r3, [r7, #15]
}
 8009bfa:	4618      	mov	r0, r3
 8009bfc:	3710      	adds	r7, #16
 8009bfe:	46bd      	mov	sp, r7
 8009c00:	bd80      	pop	{r7, pc}

08009c02 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 8009c02:	b580      	push	{r7, lr}
 8009c04:	b086      	sub	sp, #24
 8009c06:	af00      	add	r7, sp, #0
 8009c08:	6078      	str	r0, [r7, #4]
 8009c0a:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8009c0c:	687b      	ldr	r3, [r7, #4]
 8009c0e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009c12:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 8009c14:	2300      	movs	r3, #0
 8009c16:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 8009c18:	2300      	movs	r3, #0
 8009c1a:	81bb      	strh	r3, [r7, #12]
  uint8_t ret = USBD_OK;
 8009c1c:	2300      	movs	r3, #0
 8009c1e:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009c20:	683b      	ldr	r3, [r7, #0]
 8009c22:	781b      	ldrb	r3, [r3, #0]
 8009c24:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8009c28:	2b00      	cmp	r3, #0
 8009c2a:	d039      	beq.n	8009ca0 <USBD_CDC_Setup+0x9e>
 8009c2c:	2b20      	cmp	r3, #32
 8009c2e:	d17f      	bne.n	8009d30 <USBD_CDC_Setup+0x12e>
  {
    case USB_REQ_TYPE_CLASS :
      if (req->wLength)
 8009c30:	683b      	ldr	r3, [r7, #0]
 8009c32:	88db      	ldrh	r3, [r3, #6]
 8009c34:	2b00      	cmp	r3, #0
 8009c36:	d029      	beq.n	8009c8c <USBD_CDC_Setup+0x8a>
      {
        if (req->bmRequest & 0x80U)
 8009c38:	683b      	ldr	r3, [r7, #0]
 8009c3a:	781b      	ldrb	r3, [r3, #0]
 8009c3c:	b25b      	sxtb	r3, r3
 8009c3e:	2b00      	cmp	r3, #0
 8009c40:	da11      	bge.n	8009c66 <USBD_CDC_Setup+0x64>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8009c42:	687b      	ldr	r3, [r7, #4]
 8009c44:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8009c48:	689b      	ldr	r3, [r3, #8]
 8009c4a:	683a      	ldr	r2, [r7, #0]
 8009c4c:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)(void *)hcdc->data,
 8009c4e:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8009c50:	683a      	ldr	r2, [r7, #0]
 8009c52:	88d2      	ldrh	r2, [r2, #6]
 8009c54:	4798      	blx	r3
                                                            req->wLength);

          USBD_CtlSendData(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 8009c56:	6939      	ldr	r1, [r7, #16]
 8009c58:	683b      	ldr	r3, [r7, #0]
 8009c5a:	88db      	ldrh	r3, [r3, #6]
 8009c5c:	461a      	mov	r2, r3
 8009c5e:	6878      	ldr	r0, [r7, #4]
 8009c60:	f001 fa09 	bl	800b076 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)(void *)req, 0U);
      }
      break;
 8009c64:	e06b      	b.n	8009d3e <USBD_CDC_Setup+0x13c>
          hcdc->CmdOpCode = req->bRequest;
 8009c66:	683b      	ldr	r3, [r7, #0]
 8009c68:	785a      	ldrb	r2, [r3, #1]
 8009c6a:	693b      	ldr	r3, [r7, #16]
 8009c6c:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 8009c70:	683b      	ldr	r3, [r7, #0]
 8009c72:	88db      	ldrh	r3, [r3, #6]
 8009c74:	b2da      	uxtb	r2, r3
 8009c76:	693b      	ldr	r3, [r7, #16]
 8009c78:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          USBD_CtlPrepareRx(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 8009c7c:	6939      	ldr	r1, [r7, #16]
 8009c7e:	683b      	ldr	r3, [r7, #0]
 8009c80:	88db      	ldrh	r3, [r3, #6]
 8009c82:	461a      	mov	r2, r3
 8009c84:	6878      	ldr	r0, [r7, #4]
 8009c86:	f001 fa24 	bl	800b0d2 <USBD_CtlPrepareRx>
      break;
 8009c8a:	e058      	b.n	8009d3e <USBD_CDC_Setup+0x13c>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8009c8c:	687b      	ldr	r3, [r7, #4]
 8009c8e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8009c92:	689b      	ldr	r3, [r3, #8]
 8009c94:	683a      	ldr	r2, [r7, #0]
 8009c96:	7850      	ldrb	r0, [r2, #1]
 8009c98:	2200      	movs	r2, #0
 8009c9a:	6839      	ldr	r1, [r7, #0]
 8009c9c:	4798      	blx	r3
      break;
 8009c9e:	e04e      	b.n	8009d3e <USBD_CDC_Setup+0x13c>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8009ca0:	683b      	ldr	r3, [r7, #0]
 8009ca2:	785b      	ldrb	r3, [r3, #1]
 8009ca4:	2b0b      	cmp	r3, #11
 8009ca6:	d02e      	beq.n	8009d06 <USBD_CDC_Setup+0x104>
 8009ca8:	2b0b      	cmp	r3, #11
 8009caa:	dc38      	bgt.n	8009d1e <USBD_CDC_Setup+0x11c>
 8009cac:	2b00      	cmp	r3, #0
 8009cae:	d002      	beq.n	8009cb6 <USBD_CDC_Setup+0xb4>
 8009cb0:	2b0a      	cmp	r3, #10
 8009cb2:	d014      	beq.n	8009cde <USBD_CDC_Setup+0xdc>
 8009cb4:	e033      	b.n	8009d1e <USBD_CDC_Setup+0x11c>
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009cb6:	687b      	ldr	r3, [r7, #4]
 8009cb8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009cbc:	2b03      	cmp	r3, #3
 8009cbe:	d107      	bne.n	8009cd0 <USBD_CDC_Setup+0xce>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 8009cc0:	f107 030c 	add.w	r3, r7, #12
 8009cc4:	2202      	movs	r2, #2
 8009cc6:	4619      	mov	r1, r3
 8009cc8:	6878      	ldr	r0, [r7, #4]
 8009cca:	f001 f9d4 	bl	800b076 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8009cce:	e02e      	b.n	8009d2e <USBD_CDC_Setup+0x12c>
            USBD_CtlError(pdev, req);
 8009cd0:	6839      	ldr	r1, [r7, #0]
 8009cd2:	6878      	ldr	r0, [r7, #4]
 8009cd4:	f001 f965 	bl	800afa2 <USBD_CtlError>
            ret = USBD_FAIL;
 8009cd8:	2302      	movs	r3, #2
 8009cda:	75fb      	strb	r3, [r7, #23]
          break;
 8009cdc:	e027      	b.n	8009d2e <USBD_CDC_Setup+0x12c>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009cde:	687b      	ldr	r3, [r7, #4]
 8009ce0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009ce4:	2b03      	cmp	r3, #3
 8009ce6:	d107      	bne.n	8009cf8 <USBD_CDC_Setup+0xf6>
          {
            USBD_CtlSendData(pdev, &ifalt, 1U);
 8009ce8:	f107 030f 	add.w	r3, r7, #15
 8009cec:	2201      	movs	r2, #1
 8009cee:	4619      	mov	r1, r3
 8009cf0:	6878      	ldr	r0, [r7, #4]
 8009cf2:	f001 f9c0 	bl	800b076 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8009cf6:	e01a      	b.n	8009d2e <USBD_CDC_Setup+0x12c>
            USBD_CtlError(pdev, req);
 8009cf8:	6839      	ldr	r1, [r7, #0]
 8009cfa:	6878      	ldr	r0, [r7, #4]
 8009cfc:	f001 f951 	bl	800afa2 <USBD_CtlError>
            ret = USBD_FAIL;
 8009d00:	2302      	movs	r3, #2
 8009d02:	75fb      	strb	r3, [r7, #23]
          break;
 8009d04:	e013      	b.n	8009d2e <USBD_CDC_Setup+0x12c>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8009d06:	687b      	ldr	r3, [r7, #4]
 8009d08:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009d0c:	2b03      	cmp	r3, #3
 8009d0e:	d00d      	beq.n	8009d2c <USBD_CDC_Setup+0x12a>
          {
            USBD_CtlError(pdev, req);
 8009d10:	6839      	ldr	r1, [r7, #0]
 8009d12:	6878      	ldr	r0, [r7, #4]
 8009d14:	f001 f945 	bl	800afa2 <USBD_CtlError>
            ret = USBD_FAIL;
 8009d18:	2302      	movs	r3, #2
 8009d1a:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8009d1c:	e006      	b.n	8009d2c <USBD_CDC_Setup+0x12a>

        default:
          USBD_CtlError(pdev, req);
 8009d1e:	6839      	ldr	r1, [r7, #0]
 8009d20:	6878      	ldr	r0, [r7, #4]
 8009d22:	f001 f93e 	bl	800afa2 <USBD_CtlError>
          ret = USBD_FAIL;
 8009d26:	2302      	movs	r3, #2
 8009d28:	75fb      	strb	r3, [r7, #23]
          break;
 8009d2a:	e000      	b.n	8009d2e <USBD_CDC_Setup+0x12c>
          break;
 8009d2c:	bf00      	nop
      }
      break;
 8009d2e:	e006      	b.n	8009d3e <USBD_CDC_Setup+0x13c>

    default:
      USBD_CtlError(pdev, req);
 8009d30:	6839      	ldr	r1, [r7, #0]
 8009d32:	6878      	ldr	r0, [r7, #4]
 8009d34:	f001 f935 	bl	800afa2 <USBD_CtlError>
      ret = USBD_FAIL;
 8009d38:	2302      	movs	r3, #2
 8009d3a:	75fb      	strb	r3, [r7, #23]
      break;
 8009d3c:	bf00      	nop
  }

  return ret;
 8009d3e:	7dfb      	ldrb	r3, [r7, #23]
}
 8009d40:	4618      	mov	r0, r3
 8009d42:	3718      	adds	r7, #24
 8009d44:	46bd      	mov	sp, r7
 8009d46:	bd80      	pop	{r7, pc}

08009d48 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8009d48:	b580      	push	{r7, lr}
 8009d4a:	b084      	sub	sp, #16
 8009d4c:	af00      	add	r7, sp, #0
 8009d4e:	6078      	str	r0, [r7, #4]
 8009d50:	460b      	mov	r3, r1
 8009d52:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8009d54:	687b      	ldr	r3, [r7, #4]
 8009d56:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009d5a:	60fb      	str	r3, [r7, #12]
  PCD_HandleTypeDef *hpcd = pdev->pData;
 8009d5c:	687b      	ldr	r3, [r7, #4]
 8009d5e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8009d62:	60bb      	str	r3, [r7, #8]

  if (pdev->pClassData != NULL)
 8009d64:	687b      	ldr	r3, [r7, #4]
 8009d66:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009d6a:	2b00      	cmp	r3, #0
 8009d6c:	d03a      	beq.n	8009de4 <USBD_CDC_DataIn+0x9c>
  {
    if ((pdev->ep_in[epnum].total_length > 0U) && ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 8009d6e:	78fa      	ldrb	r2, [r7, #3]
 8009d70:	6879      	ldr	r1, [r7, #4]
 8009d72:	4613      	mov	r3, r2
 8009d74:	009b      	lsls	r3, r3, #2
 8009d76:	4413      	add	r3, r2
 8009d78:	009b      	lsls	r3, r3, #2
 8009d7a:	440b      	add	r3, r1
 8009d7c:	331c      	adds	r3, #28
 8009d7e:	681b      	ldr	r3, [r3, #0]
 8009d80:	2b00      	cmp	r3, #0
 8009d82:	d029      	beq.n	8009dd8 <USBD_CDC_DataIn+0x90>
 8009d84:	78fa      	ldrb	r2, [r7, #3]
 8009d86:	6879      	ldr	r1, [r7, #4]
 8009d88:	4613      	mov	r3, r2
 8009d8a:	009b      	lsls	r3, r3, #2
 8009d8c:	4413      	add	r3, r2
 8009d8e:	009b      	lsls	r3, r3, #2
 8009d90:	440b      	add	r3, r1
 8009d92:	331c      	adds	r3, #28
 8009d94:	681a      	ldr	r2, [r3, #0]
 8009d96:	78f9      	ldrb	r1, [r7, #3]
 8009d98:	68b8      	ldr	r0, [r7, #8]
 8009d9a:	460b      	mov	r3, r1
 8009d9c:	009b      	lsls	r3, r3, #2
 8009d9e:	440b      	add	r3, r1
 8009da0:	00db      	lsls	r3, r3, #3
 8009da2:	4403      	add	r3, r0
 8009da4:	3338      	adds	r3, #56	; 0x38
 8009da6:	681b      	ldr	r3, [r3, #0]
 8009da8:	fbb2 f1f3 	udiv	r1, r2, r3
 8009dac:	fb01 f303 	mul.w	r3, r1, r3
 8009db0:	1ad3      	subs	r3, r2, r3
 8009db2:	2b00      	cmp	r3, #0
 8009db4:	d110      	bne.n	8009dd8 <USBD_CDC_DataIn+0x90>
    {
      /* Update the packet total length */
      pdev->ep_in[epnum].total_length = 0U;
 8009db6:	78fa      	ldrb	r2, [r7, #3]
 8009db8:	6879      	ldr	r1, [r7, #4]
 8009dba:	4613      	mov	r3, r2
 8009dbc:	009b      	lsls	r3, r3, #2
 8009dbe:	4413      	add	r3, r2
 8009dc0:	009b      	lsls	r3, r3, #2
 8009dc2:	440b      	add	r3, r1
 8009dc4:	331c      	adds	r3, #28
 8009dc6:	2200      	movs	r2, #0
 8009dc8:	601a      	str	r2, [r3, #0]

      /* Send ZLP */
      USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8009dca:	78f9      	ldrb	r1, [r7, #3]
 8009dcc:	2300      	movs	r3, #0
 8009dce:	2200      	movs	r2, #0
 8009dd0:	6878      	ldr	r0, [r7, #4]
 8009dd2:	f001 fdcc 	bl	800b96e <USBD_LL_Transmit>
 8009dd6:	e003      	b.n	8009de0 <USBD_CDC_DataIn+0x98>
    }
    else
    {
      hcdc->TxState = 0U;
 8009dd8:	68fb      	ldr	r3, [r7, #12]
 8009dda:	2200      	movs	r2, #0
 8009ddc:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }
    return USBD_OK;
 8009de0:	2300      	movs	r3, #0
 8009de2:	e000      	b.n	8009de6 <USBD_CDC_DataIn+0x9e>
  }
  else
  {
    return USBD_FAIL;
 8009de4:	2302      	movs	r3, #2
  }
}
 8009de6:	4618      	mov	r0, r3
 8009de8:	3710      	adds	r7, #16
 8009dea:	46bd      	mov	sp, r7
 8009dec:	bd80      	pop	{r7, pc}

08009dee <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8009dee:	b580      	push	{r7, lr}
 8009df0:	b084      	sub	sp, #16
 8009df2:	af00      	add	r7, sp, #0
 8009df4:	6078      	str	r0, [r7, #4]
 8009df6:	460b      	mov	r3, r1
 8009df8:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8009dfa:	687b      	ldr	r3, [r7, #4]
 8009dfc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009e00:	60fb      	str	r3, [r7, #12]

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8009e02:	78fb      	ldrb	r3, [r7, #3]
 8009e04:	4619      	mov	r1, r3
 8009e06:	6878      	ldr	r0, [r7, #4]
 8009e08:	f001 fdf7 	bl	800b9fa <USBD_LL_GetRxDataSize>
 8009e0c:	4602      	mov	r2, r0
 8009e0e:	68fb      	ldr	r3, [r7, #12]
 8009e10:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */
  if (pdev->pClassData != NULL)
 8009e14:	687b      	ldr	r3, [r7, #4]
 8009e16:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009e1a:	2b00      	cmp	r3, #0
 8009e1c:	d00d      	beq.n	8009e3a <USBD_CDC_DataOut+0x4c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8009e1e:	687b      	ldr	r3, [r7, #4]
 8009e20:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8009e24:	68db      	ldr	r3, [r3, #12]
 8009e26:	68fa      	ldr	r2, [r7, #12]
 8009e28:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 8009e2c:	68fa      	ldr	r2, [r7, #12]
 8009e2e:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 8009e32:	4611      	mov	r1, r2
 8009e34:	4798      	blx	r3

    return USBD_OK;
 8009e36:	2300      	movs	r3, #0
 8009e38:	e000      	b.n	8009e3c <USBD_CDC_DataOut+0x4e>
  }
  else
  {
    return USBD_FAIL;
 8009e3a:	2302      	movs	r3, #2
  }
}
 8009e3c:	4618      	mov	r0, r3
 8009e3e:	3710      	adds	r7, #16
 8009e40:	46bd      	mov	sp, r7
 8009e42:	bd80      	pop	{r7, pc}

08009e44 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t  USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8009e44:	b580      	push	{r7, lr}
 8009e46:	b084      	sub	sp, #16
 8009e48:	af00      	add	r7, sp, #0
 8009e4a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8009e4c:	687b      	ldr	r3, [r7, #4]
 8009e4e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009e52:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8009e54:	687b      	ldr	r3, [r7, #4]
 8009e56:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8009e5a:	2b00      	cmp	r3, #0
 8009e5c:	d015      	beq.n	8009e8a <USBD_CDC_EP0_RxReady+0x46>
 8009e5e:	68fb      	ldr	r3, [r7, #12]
 8009e60:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8009e64:	2bff      	cmp	r3, #255	; 0xff
 8009e66:	d010      	beq.n	8009e8a <USBD_CDC_EP0_RxReady+0x46>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8009e68:	687b      	ldr	r3, [r7, #4]
 8009e6a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8009e6e:	689b      	ldr	r3, [r3, #8]
 8009e70:	68fa      	ldr	r2, [r7, #12]
 8009e72:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)(void *)hcdc->data,
 8009e76:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 8009e78:	68fa      	ldr	r2, [r7, #12]
 8009e7a:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8009e7e:	b292      	uxth	r2, r2
 8009e80:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8009e82:	68fb      	ldr	r3, [r7, #12]
 8009e84:	22ff      	movs	r2, #255	; 0xff
 8009e86:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200

  }
  return USBD_OK;
 8009e8a:	2300      	movs	r3, #0
}
 8009e8c:	4618      	mov	r0, r3
 8009e8e:	3710      	adds	r7, #16
 8009e90:	46bd      	mov	sp, r7
 8009e92:	bd80      	pop	{r7, pc}

08009e94 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8009e94:	b480      	push	{r7}
 8009e96:	b083      	sub	sp, #12
 8009e98:	af00      	add	r7, sp, #0
 8009e9a:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgFSDesc);
 8009e9c:	687b      	ldr	r3, [r7, #4]
 8009e9e:	2243      	movs	r2, #67	; 0x43
 8009ea0:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgFSDesc;
 8009ea2:	4b03      	ldr	r3, [pc, #12]	; (8009eb0 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 8009ea4:	4618      	mov	r0, r3
 8009ea6:	370c      	adds	r7, #12
 8009ea8:	46bd      	mov	sp, r7
 8009eaa:	bc80      	pop	{r7}
 8009eac:	4770      	bx	lr
 8009eae:	bf00      	nop
 8009eb0:	200000ac 	.word	0x200000ac

08009eb4 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8009eb4:	b480      	push	{r7}
 8009eb6:	b083      	sub	sp, #12
 8009eb8:	af00      	add	r7, sp, #0
 8009eba:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgHSDesc);
 8009ebc:	687b      	ldr	r3, [r7, #4]
 8009ebe:	2243      	movs	r2, #67	; 0x43
 8009ec0:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgHSDesc;
 8009ec2:	4b03      	ldr	r3, [pc, #12]	; (8009ed0 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 8009ec4:	4618      	mov	r0, r3
 8009ec6:	370c      	adds	r7, #12
 8009ec8:	46bd      	mov	sp, r7
 8009eca:	bc80      	pop	{r7}
 8009ecc:	4770      	bx	lr
 8009ece:	bf00      	nop
 8009ed0:	20000068 	.word	0x20000068

08009ed4 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8009ed4:	b480      	push	{r7}
 8009ed6:	b083      	sub	sp, #12
 8009ed8:	af00      	add	r7, sp, #0
 8009eda:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_OtherSpeedCfgDesc);
 8009edc:	687b      	ldr	r3, [r7, #4]
 8009ede:	2243      	movs	r2, #67	; 0x43
 8009ee0:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
 8009ee2:	4b03      	ldr	r3, [pc, #12]	; (8009ef0 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 8009ee4:	4618      	mov	r0, r3
 8009ee6:	370c      	adds	r7, #12
 8009ee8:	46bd      	mov	sp, r7
 8009eea:	bc80      	pop	{r7}
 8009eec:	4770      	bx	lr
 8009eee:	bf00      	nop
 8009ef0:	200000f0 	.word	0x200000f0

08009ef4 <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8009ef4:	b480      	push	{r7}
 8009ef6:	b083      	sub	sp, #12
 8009ef8:	af00      	add	r7, sp, #0
 8009efa:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_DeviceQualifierDesc);
 8009efc:	687b      	ldr	r3, [r7, #4]
 8009efe:	220a      	movs	r2, #10
 8009f00:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceQualifierDesc;
 8009f02:	4b03      	ldr	r3, [pc, #12]	; (8009f10 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8009f04:	4618      	mov	r0, r3
 8009f06:	370c      	adds	r7, #12
 8009f08:	46bd      	mov	sp, r7
 8009f0a:	bc80      	pop	{r7}
 8009f0c:	4770      	bx	lr
 8009f0e:	bf00      	nop
 8009f10:	20000024 	.word	0x20000024

08009f14 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t  USBD_CDC_RegisterInterface(USBD_HandleTypeDef   *pdev,
                                    USBD_CDC_ItfTypeDef *fops)
{
 8009f14:	b480      	push	{r7}
 8009f16:	b085      	sub	sp, #20
 8009f18:	af00      	add	r7, sp, #0
 8009f1a:	6078      	str	r0, [r7, #4]
 8009f1c:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 8009f1e:	2302      	movs	r3, #2
 8009f20:	73fb      	strb	r3, [r7, #15]

  if (fops != NULL)
 8009f22:	683b      	ldr	r3, [r7, #0]
 8009f24:	2b00      	cmp	r3, #0
 8009f26:	d005      	beq.n	8009f34 <USBD_CDC_RegisterInterface+0x20>
  {
    pdev->pUserData = fops;
 8009f28:	687b      	ldr	r3, [r7, #4]
 8009f2a:	683a      	ldr	r2, [r7, #0]
 8009f2c:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    ret = USBD_OK;
 8009f30:	2300      	movs	r3, #0
 8009f32:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8009f34:	7bfb      	ldrb	r3, [r7, #15]
}
 8009f36:	4618      	mov	r0, r3
 8009f38:	3714      	adds	r7, #20
 8009f3a:	46bd      	mov	sp, r7
 8009f3c:	bc80      	pop	{r7}
 8009f3e:	4770      	bx	lr

08009f40 <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t  USBD_CDC_SetTxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff,
                              uint16_t length)
{
 8009f40:	b480      	push	{r7}
 8009f42:	b087      	sub	sp, #28
 8009f44:	af00      	add	r7, sp, #0
 8009f46:	60f8      	str	r0, [r7, #12]
 8009f48:	60b9      	str	r1, [r7, #8]
 8009f4a:	4613      	mov	r3, r2
 8009f4c:	80fb      	strh	r3, [r7, #6]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8009f4e:	68fb      	ldr	r3, [r7, #12]
 8009f50:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009f54:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 8009f56:	697b      	ldr	r3, [r7, #20]
 8009f58:	68ba      	ldr	r2, [r7, #8]
 8009f5a:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 8009f5e:	88fa      	ldrh	r2, [r7, #6]
 8009f60:	697b      	ldr	r3, [r7, #20]
 8009f62:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return USBD_OK;
 8009f66:	2300      	movs	r3, #0
}
 8009f68:	4618      	mov	r0, r3
 8009f6a:	371c      	adds	r7, #28
 8009f6c:	46bd      	mov	sp, r7
 8009f6e:	bc80      	pop	{r7}
 8009f70:	4770      	bx	lr

08009f72 <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t  USBD_CDC_SetRxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff)
{
 8009f72:	b480      	push	{r7}
 8009f74:	b085      	sub	sp, #20
 8009f76:	af00      	add	r7, sp, #0
 8009f78:	6078      	str	r0, [r7, #4]
 8009f7a:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8009f7c:	687b      	ldr	r3, [r7, #4]
 8009f7e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009f82:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 8009f84:	68fb      	ldr	r3, [r7, #12]
 8009f86:	683a      	ldr	r2, [r7, #0]
 8009f88:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return USBD_OK;
 8009f8c:	2300      	movs	r3, #0
}
 8009f8e:	4618      	mov	r0, r3
 8009f90:	3714      	adds	r7, #20
 8009f92:	46bd      	mov	sp, r7
 8009f94:	bc80      	pop	{r7}
 8009f96:	4770      	bx	lr

08009f98 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8009f98:	b580      	push	{r7, lr}
 8009f9a:	b084      	sub	sp, #16
 8009f9c:	af00      	add	r7, sp, #0
 8009f9e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8009fa0:	687b      	ldr	r3, [r7, #4]
 8009fa2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009fa6:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData != NULL)
 8009fa8:	687b      	ldr	r3, [r7, #4]
 8009faa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009fae:	2b00      	cmp	r3, #0
 8009fb0:	d01c      	beq.n	8009fec <USBD_CDC_TransmitPacket+0x54>
  {
    if (hcdc->TxState == 0U)
 8009fb2:	68fb      	ldr	r3, [r7, #12]
 8009fb4:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8009fb8:	2b00      	cmp	r3, #0
 8009fba:	d115      	bne.n	8009fe8 <USBD_CDC_TransmitPacket+0x50>
    {
      /* Tx Transfer in progress */
      hcdc->TxState = 1U;
 8009fbc:	68fb      	ldr	r3, [r7, #12]
 8009fbe:	2201      	movs	r2, #1
 8009fc0:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

      /* Update the packet total length */
      pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 8009fc4:	68fb      	ldr	r3, [r7, #12]
 8009fc6:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 8009fca:	687b      	ldr	r3, [r7, #4]
 8009fcc:	631a      	str	r2, [r3, #48]	; 0x30

      /* Transmit next packet */
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 8009fce:	68fb      	ldr	r3, [r7, #12]
 8009fd0:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
                       (uint16_t)hcdc->TxLength);
 8009fd4:	68fb      	ldr	r3, [r7, #12]
 8009fd6:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 8009fda:	b29b      	uxth	r3, r3
 8009fdc:	2181      	movs	r1, #129	; 0x81
 8009fde:	6878      	ldr	r0, [r7, #4]
 8009fe0:	f001 fcc5 	bl	800b96e <USBD_LL_Transmit>

      return USBD_OK;
 8009fe4:	2300      	movs	r3, #0
 8009fe6:	e002      	b.n	8009fee <USBD_CDC_TransmitPacket+0x56>
    }
    else
    {
      return USBD_BUSY;
 8009fe8:	2301      	movs	r3, #1
 8009fea:	e000      	b.n	8009fee <USBD_CDC_TransmitPacket+0x56>
    }
  }
  else
  {
    return USBD_FAIL;
 8009fec:	2302      	movs	r3, #2
  }
}
 8009fee:	4618      	mov	r0, r3
 8009ff0:	3710      	adds	r7, #16
 8009ff2:	46bd      	mov	sp, r7
 8009ff4:	bd80      	pop	{r7, pc}

08009ff6 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8009ff6:	b580      	push	{r7, lr}
 8009ff8:	b084      	sub	sp, #16
 8009ffa:	af00      	add	r7, sp, #0
 8009ffc:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8009ffe:	687b      	ldr	r3, [r7, #4]
 800a000:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a004:	60fb      	str	r3, [r7, #12]

  /* Suspend or Resume USB Out process */
  if (pdev->pClassData != NULL)
 800a006:	687b      	ldr	r3, [r7, #4]
 800a008:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a00c:	2b00      	cmp	r3, #0
 800a00e:	d017      	beq.n	800a040 <USBD_CDC_ReceivePacket+0x4a>
  {
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a010:	687b      	ldr	r3, [r7, #4]
 800a012:	7c1b      	ldrb	r3, [r3, #16]
 800a014:	2b00      	cmp	r3, #0
 800a016:	d109      	bne.n	800a02c <USBD_CDC_ReceivePacket+0x36>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 800a018:	68fb      	ldr	r3, [r7, #12]
 800a01a:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800a01e:	f44f 7300 	mov.w	r3, #512	; 0x200
 800a022:	2101      	movs	r1, #1
 800a024:	6878      	ldr	r0, [r7, #4]
 800a026:	f001 fcc5 	bl	800b9b4 <USBD_LL_PrepareReceive>
 800a02a:	e007      	b.n	800a03c <USBD_CDC_ReceivePacket+0x46>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 800a02c:	68fb      	ldr	r3, [r7, #12]
 800a02e:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800a032:	2340      	movs	r3, #64	; 0x40
 800a034:	2101      	movs	r1, #1
 800a036:	6878      	ldr	r0, [r7, #4]
 800a038:	f001 fcbc 	bl	800b9b4 <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 800a03c:	2300      	movs	r3, #0
 800a03e:	e000      	b.n	800a042 <USBD_CDC_ReceivePacket+0x4c>
  }
  else
  {
    return USBD_FAIL;
 800a040:	2302      	movs	r3, #2
  }
}
 800a042:	4618      	mov	r0, r3
 800a044:	3710      	adds	r7, #16
 800a046:	46bd      	mov	sp, r7
 800a048:	bd80      	pop	{r7, pc}

0800a04a <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800a04a:	b580      	push	{r7, lr}
 800a04c:	b084      	sub	sp, #16
 800a04e:	af00      	add	r7, sp, #0
 800a050:	60f8      	str	r0, [r7, #12]
 800a052:	60b9      	str	r1, [r7, #8]
 800a054:	4613      	mov	r3, r2
 800a056:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800a058:	68fb      	ldr	r3, [r7, #12]
 800a05a:	2b00      	cmp	r3, #0
 800a05c:	d101      	bne.n	800a062 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 800a05e:	2302      	movs	r3, #2
 800a060:	e01a      	b.n	800a098 <USBD_Init+0x4e>
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 800a062:	68fb      	ldr	r3, [r7, #12]
 800a064:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a068:	2b00      	cmp	r3, #0
 800a06a:	d003      	beq.n	800a074 <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 800a06c:	68fb      	ldr	r3, [r7, #12]
 800a06e:	2200      	movs	r2, #0
 800a070:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800a074:	68bb      	ldr	r3, [r7, #8]
 800a076:	2b00      	cmp	r3, #0
 800a078:	d003      	beq.n	800a082 <USBD_Init+0x38>
  {
    pdev->pDesc = pdesc;
 800a07a:	68fb      	ldr	r3, [r7, #12]
 800a07c:	68ba      	ldr	r2, [r7, #8]
 800a07e:	f8c3 22b0 	str.w	r2, [r3, #688]	; 0x2b0
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800a082:	68fb      	ldr	r3, [r7, #12]
 800a084:	2201      	movs	r2, #1
 800a086:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 800a08a:	68fb      	ldr	r3, [r7, #12]
 800a08c:	79fa      	ldrb	r2, [r7, #7]
 800a08e:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 800a090:	68f8      	ldr	r0, [r7, #12]
 800a092:	f001 fb29 	bl	800b6e8 <USBD_LL_Init>

  return USBD_OK;
 800a096:	2300      	movs	r3, #0
}
 800a098:	4618      	mov	r0, r3
 800a09a:	3710      	adds	r7, #16
 800a09c:	46bd      	mov	sp, r7
 800a09e:	bd80      	pop	{r7, pc}

0800a0a0 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800a0a0:	b480      	push	{r7}
 800a0a2:	b085      	sub	sp, #20
 800a0a4:	af00      	add	r7, sp, #0
 800a0a6:	6078      	str	r0, [r7, #4]
 800a0a8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef status = USBD_OK;
 800a0aa:	2300      	movs	r3, #0
 800a0ac:	73fb      	strb	r3, [r7, #15]
  if (pclass != NULL)
 800a0ae:	683b      	ldr	r3, [r7, #0]
 800a0b0:	2b00      	cmp	r3, #0
 800a0b2:	d006      	beq.n	800a0c2 <USBD_RegisterClass+0x22>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 800a0b4:	687b      	ldr	r3, [r7, #4]
 800a0b6:	683a      	ldr	r2, [r7, #0]
 800a0b8:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
    status = USBD_OK;
 800a0bc:	2300      	movs	r3, #0
 800a0be:	73fb      	strb	r3, [r7, #15]
 800a0c0:	e001      	b.n	800a0c6 <USBD_RegisterClass+0x26>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 800a0c2:	2302      	movs	r3, #2
 800a0c4:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800a0c6:	7bfb      	ldrb	r3, [r7, #15]
}
 800a0c8:	4618      	mov	r0, r3
 800a0ca:	3714      	adds	r7, #20
 800a0cc:	46bd      	mov	sp, r7
 800a0ce:	bc80      	pop	{r7}
 800a0d0:	4770      	bx	lr

0800a0d2 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 800a0d2:	b580      	push	{r7, lr}
 800a0d4:	b082      	sub	sp, #8
 800a0d6:	af00      	add	r7, sp, #0
 800a0d8:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 800a0da:	6878      	ldr	r0, [r7, #4]
 800a0dc:	f001 fb5e 	bl	800b79c <USBD_LL_Start>

  return USBD_OK;
 800a0e0:	2300      	movs	r3, #0
}
 800a0e2:	4618      	mov	r0, r3
 800a0e4:	3708      	adds	r7, #8
 800a0e6:	46bd      	mov	sp, r7
 800a0e8:	bd80      	pop	{r7, pc}

0800a0ea <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 800a0ea:	b480      	push	{r7}
 800a0ec:	b083      	sub	sp, #12
 800a0ee:	af00      	add	r7, sp, #0
 800a0f0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800a0f2:	2300      	movs	r3, #0
}
 800a0f4:	4618      	mov	r0, r3
 800a0f6:	370c      	adds	r7, #12
 800a0f8:	46bd      	mov	sp, r7
 800a0fa:	bc80      	pop	{r7}
 800a0fc:	4770      	bx	lr

0800a0fe <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 800a0fe:	b580      	push	{r7, lr}
 800a100:	b084      	sub	sp, #16
 800a102:	af00      	add	r7, sp, #0
 800a104:	6078      	str	r0, [r7, #4]
 800a106:	460b      	mov	r3, r1
 800a108:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 800a10a:	2302      	movs	r3, #2
 800a10c:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 800a10e:	687b      	ldr	r3, [r7, #4]
 800a110:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a114:	2b00      	cmp	r3, #0
 800a116:	d00c      	beq.n	800a132 <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 800a118:	687b      	ldr	r3, [r7, #4]
 800a11a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a11e:	681b      	ldr	r3, [r3, #0]
 800a120:	78fa      	ldrb	r2, [r7, #3]
 800a122:	4611      	mov	r1, r2
 800a124:	6878      	ldr	r0, [r7, #4]
 800a126:	4798      	blx	r3
 800a128:	4603      	mov	r3, r0
 800a12a:	2b00      	cmp	r3, #0
 800a12c:	d101      	bne.n	800a132 <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 800a12e:	2300      	movs	r3, #0
 800a130:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 800a132:	7bfb      	ldrb	r3, [r7, #15]
}
 800a134:	4618      	mov	r0, r3
 800a136:	3710      	adds	r7, #16
 800a138:	46bd      	mov	sp, r7
 800a13a:	bd80      	pop	{r7, pc}

0800a13c <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 800a13c:	b580      	push	{r7, lr}
 800a13e:	b082      	sub	sp, #8
 800a140:	af00      	add	r7, sp, #0
 800a142:	6078      	str	r0, [r7, #4]
 800a144:	460b      	mov	r3, r1
 800a146:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 800a148:	687b      	ldr	r3, [r7, #4]
 800a14a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a14e:	685b      	ldr	r3, [r3, #4]
 800a150:	78fa      	ldrb	r2, [r7, #3]
 800a152:	4611      	mov	r1, r2
 800a154:	6878      	ldr	r0, [r7, #4]
 800a156:	4798      	blx	r3

  return USBD_OK;
 800a158:	2300      	movs	r3, #0
}
 800a15a:	4618      	mov	r0, r3
 800a15c:	3708      	adds	r7, #8
 800a15e:	46bd      	mov	sp, r7
 800a160:	bd80      	pop	{r7, pc}

0800a162 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800a162:	b580      	push	{r7, lr}
 800a164:	b082      	sub	sp, #8
 800a166:	af00      	add	r7, sp, #0
 800a168:	6078      	str	r0, [r7, #4]
 800a16a:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 800a16c:	687b      	ldr	r3, [r7, #4]
 800a16e:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800a172:	6839      	ldr	r1, [r7, #0]
 800a174:	4618      	mov	r0, r3
 800a176:	f000 fed8 	bl	800af2a <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800a17a:	687b      	ldr	r3, [r7, #4]
 800a17c:	2201      	movs	r2, #1
 800a17e:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800a182:	687b      	ldr	r3, [r7, #4]
 800a184:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 800a188:	461a      	mov	r2, r3
 800a18a:	687b      	ldr	r3, [r7, #4]
 800a18c:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800a190:	687b      	ldr	r3, [r7, #4]
 800a192:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 800a196:	f003 031f 	and.w	r3, r3, #31
 800a19a:	2b02      	cmp	r3, #2
 800a19c:	d016      	beq.n	800a1cc <USBD_LL_SetupStage+0x6a>
 800a19e:	2b02      	cmp	r3, #2
 800a1a0:	d81c      	bhi.n	800a1dc <USBD_LL_SetupStage+0x7a>
 800a1a2:	2b00      	cmp	r3, #0
 800a1a4:	d002      	beq.n	800a1ac <USBD_LL_SetupStage+0x4a>
 800a1a6:	2b01      	cmp	r3, #1
 800a1a8:	d008      	beq.n	800a1bc <USBD_LL_SetupStage+0x5a>
 800a1aa:	e017      	b.n	800a1dc <USBD_LL_SetupStage+0x7a>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 800a1ac:	687b      	ldr	r3, [r7, #4]
 800a1ae:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800a1b2:	4619      	mov	r1, r3
 800a1b4:	6878      	ldr	r0, [r7, #4]
 800a1b6:	f000 f9cb 	bl	800a550 <USBD_StdDevReq>
      break;
 800a1ba:	e01a      	b.n	800a1f2 <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_INTERFACE:
      USBD_StdItfReq(pdev, &pdev->request);
 800a1bc:	687b      	ldr	r3, [r7, #4]
 800a1be:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800a1c2:	4619      	mov	r1, r3
 800a1c4:	6878      	ldr	r0, [r7, #4]
 800a1c6:	f000 fa2d 	bl	800a624 <USBD_StdItfReq>
      break;
 800a1ca:	e012      	b.n	800a1f2 <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
 800a1cc:	687b      	ldr	r3, [r7, #4]
 800a1ce:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800a1d2:	4619      	mov	r1, r3
 800a1d4:	6878      	ldr	r0, [r7, #4]
 800a1d6:	f000 fa6d 	bl	800a6b4 <USBD_StdEPReq>
      break;
 800a1da:	e00a      	b.n	800a1f2 <USBD_LL_SetupStage+0x90>

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800a1dc:	687b      	ldr	r3, [r7, #4]
 800a1de:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 800a1e2:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800a1e6:	b2db      	uxtb	r3, r3
 800a1e8:	4619      	mov	r1, r3
 800a1ea:	6878      	ldr	r0, [r7, #4]
 800a1ec:	f001 fb36 	bl	800b85c <USBD_LL_StallEP>
      break;
 800a1f0:	bf00      	nop
  }

  return USBD_OK;
 800a1f2:	2300      	movs	r3, #0
}
 800a1f4:	4618      	mov	r0, r3
 800a1f6:	3708      	adds	r7, #8
 800a1f8:	46bd      	mov	sp, r7
 800a1fa:	bd80      	pop	{r7, pc}

0800a1fc <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800a1fc:	b580      	push	{r7, lr}
 800a1fe:	b086      	sub	sp, #24
 800a200:	af00      	add	r7, sp, #0
 800a202:	60f8      	str	r0, [r7, #12]
 800a204:	460b      	mov	r3, r1
 800a206:	607a      	str	r2, [r7, #4]
 800a208:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 800a20a:	7afb      	ldrb	r3, [r7, #11]
 800a20c:	2b00      	cmp	r3, #0
 800a20e:	d14b      	bne.n	800a2a8 <USBD_LL_DataOutStage+0xac>
  {
    pep = &pdev->ep_out[0];
 800a210:	68fb      	ldr	r3, [r7, #12]
 800a212:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 800a216:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800a218:	68fb      	ldr	r3, [r7, #12]
 800a21a:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800a21e:	2b03      	cmp	r3, #3
 800a220:	d134      	bne.n	800a28c <USBD_LL_DataOutStage+0x90>
    {
      if (pep->rem_length > pep->maxpacket)
 800a222:	697b      	ldr	r3, [r7, #20]
 800a224:	68da      	ldr	r2, [r3, #12]
 800a226:	697b      	ldr	r3, [r7, #20]
 800a228:	691b      	ldr	r3, [r3, #16]
 800a22a:	429a      	cmp	r2, r3
 800a22c:	d919      	bls.n	800a262 <USBD_LL_DataOutStage+0x66>
      {
        pep->rem_length -= pep->maxpacket;
 800a22e:	697b      	ldr	r3, [r7, #20]
 800a230:	68da      	ldr	r2, [r3, #12]
 800a232:	697b      	ldr	r3, [r7, #20]
 800a234:	691b      	ldr	r3, [r3, #16]
 800a236:	1ad2      	subs	r2, r2, r3
 800a238:	697b      	ldr	r3, [r7, #20]
 800a23a:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx(pdev, pdata,
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800a23c:	697b      	ldr	r3, [r7, #20]
 800a23e:	68da      	ldr	r2, [r3, #12]
 800a240:	697b      	ldr	r3, [r7, #20]
 800a242:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 800a244:	429a      	cmp	r2, r3
 800a246:	d203      	bcs.n	800a250 <USBD_LL_DataOutStage+0x54>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800a248:	697b      	ldr	r3, [r7, #20]
 800a24a:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx(pdev, pdata,
 800a24c:	b29b      	uxth	r3, r3
 800a24e:	e002      	b.n	800a256 <USBD_LL_DataOutStage+0x5a>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800a250:	697b      	ldr	r3, [r7, #20]
 800a252:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 800a254:	b29b      	uxth	r3, r3
 800a256:	461a      	mov	r2, r3
 800a258:	6879      	ldr	r1, [r7, #4]
 800a25a:	68f8      	ldr	r0, [r7, #12]
 800a25c:	f000 ff57 	bl	800b10e <USBD_CtlContinueRx>
 800a260:	e038      	b.n	800a2d4 <USBD_LL_DataOutStage+0xd8>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800a262:	68fb      	ldr	r3, [r7, #12]
 800a264:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a268:	691b      	ldr	r3, [r3, #16]
 800a26a:	2b00      	cmp	r3, #0
 800a26c:	d00a      	beq.n	800a284 <USBD_LL_DataOutStage+0x88>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 800a26e:	68fb      	ldr	r3, [r7, #12]
 800a270:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800a274:	2b03      	cmp	r3, #3
 800a276:	d105      	bne.n	800a284 <USBD_LL_DataOutStage+0x88>
        {
          pdev->pClass->EP0_RxReady(pdev);
 800a278:	68fb      	ldr	r3, [r7, #12]
 800a27a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a27e:	691b      	ldr	r3, [r3, #16]
 800a280:	68f8      	ldr	r0, [r7, #12]
 800a282:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 800a284:	68f8      	ldr	r0, [r7, #12]
 800a286:	f000 ff54 	bl	800b132 <USBD_CtlSendStatus>
 800a28a:	e023      	b.n	800a2d4 <USBD_LL_DataOutStage+0xd8>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 800a28c:	68fb      	ldr	r3, [r7, #12]
 800a28e:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800a292:	2b05      	cmp	r3, #5
 800a294:	d11e      	bne.n	800a2d4 <USBD_LL_DataOutStage+0xd8>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 800a296:	68fb      	ldr	r3, [r7, #12]
 800a298:	2200      	movs	r2, #0
 800a29a:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
        USBD_LL_StallEP(pdev, 0U);
 800a29e:	2100      	movs	r1, #0
 800a2a0:	68f8      	ldr	r0, [r7, #12]
 800a2a2:	f001 fadb 	bl	800b85c <USBD_LL_StallEP>
 800a2a6:	e015      	b.n	800a2d4 <USBD_LL_DataOutStage+0xd8>
      }
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 800a2a8:	68fb      	ldr	r3, [r7, #12]
 800a2aa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a2ae:	699b      	ldr	r3, [r3, #24]
 800a2b0:	2b00      	cmp	r3, #0
 800a2b2:	d00d      	beq.n	800a2d0 <USBD_LL_DataOutStage+0xd4>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800a2b4:	68fb      	ldr	r3, [r7, #12]
 800a2b6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 800a2ba:	2b03      	cmp	r3, #3
 800a2bc:	d108      	bne.n	800a2d0 <USBD_LL_DataOutStage+0xd4>
  {
    pdev->pClass->DataOut(pdev, epnum);
 800a2be:	68fb      	ldr	r3, [r7, #12]
 800a2c0:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a2c4:	699b      	ldr	r3, [r3, #24]
 800a2c6:	7afa      	ldrb	r2, [r7, #11]
 800a2c8:	4611      	mov	r1, r2
 800a2ca:	68f8      	ldr	r0, [r7, #12]
 800a2cc:	4798      	blx	r3
 800a2ce:	e001      	b.n	800a2d4 <USBD_LL_DataOutStage+0xd8>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800a2d0:	2302      	movs	r3, #2
 800a2d2:	e000      	b.n	800a2d6 <USBD_LL_DataOutStage+0xda>
  }

  return USBD_OK;
 800a2d4:	2300      	movs	r3, #0
}
 800a2d6:	4618      	mov	r0, r3
 800a2d8:	3718      	adds	r7, #24
 800a2da:	46bd      	mov	sp, r7
 800a2dc:	bd80      	pop	{r7, pc}

0800a2de <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800a2de:	b580      	push	{r7, lr}
 800a2e0:	b086      	sub	sp, #24
 800a2e2:	af00      	add	r7, sp, #0
 800a2e4:	60f8      	str	r0, [r7, #12]
 800a2e6:	460b      	mov	r3, r1
 800a2e8:	607a      	str	r2, [r7, #4]
 800a2ea:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 800a2ec:	7afb      	ldrb	r3, [r7, #11]
 800a2ee:	2b00      	cmp	r3, #0
 800a2f0:	d17f      	bne.n	800a3f2 <USBD_LL_DataInStage+0x114>
  {
    pep = &pdev->ep_in[0];
 800a2f2:	68fb      	ldr	r3, [r7, #12]
 800a2f4:	3314      	adds	r3, #20
 800a2f6:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800a2f8:	68fb      	ldr	r3, [r7, #12]
 800a2fa:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800a2fe:	2b02      	cmp	r3, #2
 800a300:	d15c      	bne.n	800a3bc <USBD_LL_DataInStage+0xde>
    {
      if (pep->rem_length > pep->maxpacket)
 800a302:	697b      	ldr	r3, [r7, #20]
 800a304:	68da      	ldr	r2, [r3, #12]
 800a306:	697b      	ldr	r3, [r7, #20]
 800a308:	691b      	ldr	r3, [r3, #16]
 800a30a:	429a      	cmp	r2, r3
 800a30c:	d915      	bls.n	800a33a <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -= pep->maxpacket;
 800a30e:	697b      	ldr	r3, [r7, #20]
 800a310:	68da      	ldr	r2, [r3, #12]
 800a312:	697b      	ldr	r3, [r7, #20]
 800a314:	691b      	ldr	r3, [r3, #16]
 800a316:	1ad2      	subs	r2, r2, r3
 800a318:	697b      	ldr	r3, [r7, #20]
 800a31a:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 800a31c:	697b      	ldr	r3, [r7, #20]
 800a31e:	68db      	ldr	r3, [r3, #12]
 800a320:	b29b      	uxth	r3, r3
 800a322:	461a      	mov	r2, r3
 800a324:	6879      	ldr	r1, [r7, #4]
 800a326:	68f8      	ldr	r0, [r7, #12]
 800a328:	f000 fec1 	bl	800b0ae <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800a32c:	2300      	movs	r3, #0
 800a32e:	2200      	movs	r2, #0
 800a330:	2100      	movs	r1, #0
 800a332:	68f8      	ldr	r0, [r7, #12]
 800a334:	f001 fb3e 	bl	800b9b4 <USBD_LL_PrepareReceive>
 800a338:	e04e      	b.n	800a3d8 <USBD_LL_DataInStage+0xfa>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->total_length % pep->maxpacket == 0U) &&
 800a33a:	697b      	ldr	r3, [r7, #20]
 800a33c:	689b      	ldr	r3, [r3, #8]
 800a33e:	697a      	ldr	r2, [r7, #20]
 800a340:	6912      	ldr	r2, [r2, #16]
 800a342:	fbb3 f1f2 	udiv	r1, r3, r2
 800a346:	fb01 f202 	mul.w	r2, r1, r2
 800a34a:	1a9b      	subs	r3, r3, r2
 800a34c:	2b00      	cmp	r3, #0
 800a34e:	d11c      	bne.n	800a38a <USBD_LL_DataInStage+0xac>
            (pep->total_length >= pep->maxpacket) &&
 800a350:	697b      	ldr	r3, [r7, #20]
 800a352:	689a      	ldr	r2, [r3, #8]
 800a354:	697b      	ldr	r3, [r7, #20]
 800a356:	691b      	ldr	r3, [r3, #16]
        if ((pep->total_length % pep->maxpacket == 0U) &&
 800a358:	429a      	cmp	r2, r3
 800a35a:	d316      	bcc.n	800a38a <USBD_LL_DataInStage+0xac>
            (pep->total_length < pdev->ep0_data_len))
 800a35c:	697b      	ldr	r3, [r7, #20]
 800a35e:	689a      	ldr	r2, [r3, #8]
 800a360:	68fb      	ldr	r3, [r7, #12]
 800a362:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 800a366:	429a      	cmp	r2, r3
 800a368:	d20f      	bcs.n	800a38a <USBD_LL_DataInStage+0xac>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 800a36a:	2200      	movs	r2, #0
 800a36c:	2100      	movs	r1, #0
 800a36e:	68f8      	ldr	r0, [r7, #12]
 800a370:	f000 fe9d 	bl	800b0ae <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800a374:	68fb      	ldr	r3, [r7, #12]
 800a376:	2200      	movs	r2, #0
 800a378:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800a37c:	2300      	movs	r3, #0
 800a37e:	2200      	movs	r2, #0
 800a380:	2100      	movs	r1, #0
 800a382:	68f8      	ldr	r0, [r7, #12]
 800a384:	f001 fb16 	bl	800b9b4 <USBD_LL_PrepareReceive>
 800a388:	e026      	b.n	800a3d8 <USBD_LL_DataInStage+0xfa>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800a38a:	68fb      	ldr	r3, [r7, #12]
 800a38c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a390:	68db      	ldr	r3, [r3, #12]
 800a392:	2b00      	cmp	r3, #0
 800a394:	d00a      	beq.n	800a3ac <USBD_LL_DataInStage+0xce>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 800a396:	68fb      	ldr	r3, [r7, #12]
 800a398:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800a39c:	2b03      	cmp	r3, #3
 800a39e:	d105      	bne.n	800a3ac <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev);
 800a3a0:	68fb      	ldr	r3, [r7, #12]
 800a3a2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a3a6:	68db      	ldr	r3, [r3, #12]
 800a3a8:	68f8      	ldr	r0, [r7, #12]
 800a3aa:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 800a3ac:	2180      	movs	r1, #128	; 0x80
 800a3ae:	68f8      	ldr	r0, [r7, #12]
 800a3b0:	f001 fa54 	bl	800b85c <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 800a3b4:	68f8      	ldr	r0, [r7, #12]
 800a3b6:	f000 fecf 	bl	800b158 <USBD_CtlReceiveStatus>
 800a3ba:	e00d      	b.n	800a3d8 <USBD_LL_DataInStage+0xfa>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 800a3bc:	68fb      	ldr	r3, [r7, #12]
 800a3be:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800a3c2:	2b04      	cmp	r3, #4
 800a3c4:	d004      	beq.n	800a3d0 <USBD_LL_DataInStage+0xf2>
          (pdev->ep0_state == USBD_EP0_IDLE))
 800a3c6:	68fb      	ldr	r3, [r7, #12]
 800a3c8:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 800a3cc:	2b00      	cmp	r3, #0
 800a3ce:	d103      	bne.n	800a3d8 <USBD_LL_DataInStage+0xfa>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 800a3d0:	2180      	movs	r1, #128	; 0x80
 800a3d2:	68f8      	ldr	r0, [r7, #12]
 800a3d4:	f001 fa42 	bl	800b85c <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 800a3d8:	68fb      	ldr	r3, [r7, #12]
 800a3da:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 800a3de:	2b01      	cmp	r3, #1
 800a3e0:	d11d      	bne.n	800a41e <USBD_LL_DataInStage+0x140>
    {
      USBD_RunTestMode(pdev);
 800a3e2:	68f8      	ldr	r0, [r7, #12]
 800a3e4:	f7ff fe81 	bl	800a0ea <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800a3e8:	68fb      	ldr	r3, [r7, #12]
 800a3ea:	2200      	movs	r2, #0
 800a3ec:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 800a3f0:	e015      	b.n	800a41e <USBD_LL_DataInStage+0x140>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 800a3f2:	68fb      	ldr	r3, [r7, #12]
 800a3f4:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a3f8:	695b      	ldr	r3, [r3, #20]
 800a3fa:	2b00      	cmp	r3, #0
 800a3fc:	d00d      	beq.n	800a41a <USBD_LL_DataInStage+0x13c>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800a3fe:	68fb      	ldr	r3, [r7, #12]
 800a400:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 800a404:	2b03      	cmp	r3, #3
 800a406:	d108      	bne.n	800a41a <USBD_LL_DataInStage+0x13c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 800a408:	68fb      	ldr	r3, [r7, #12]
 800a40a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a40e:	695b      	ldr	r3, [r3, #20]
 800a410:	7afa      	ldrb	r2, [r7, #11]
 800a412:	4611      	mov	r1, r2
 800a414:	68f8      	ldr	r0, [r7, #12]
 800a416:	4798      	blx	r3
 800a418:	e001      	b.n	800a41e <USBD_LL_DataInStage+0x140>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800a41a:	2302      	movs	r3, #2
 800a41c:	e000      	b.n	800a420 <USBD_LL_DataInStage+0x142>
  }

  return USBD_OK;
 800a41e:	2300      	movs	r3, #0
}
 800a420:	4618      	mov	r0, r3
 800a422:	3718      	adds	r7, #24
 800a424:	46bd      	mov	sp, r7
 800a426:	bd80      	pop	{r7, pc}

0800a428 <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800a428:	b580      	push	{r7, lr}
 800a42a:	b082      	sub	sp, #8
 800a42c:	af00      	add	r7, sp, #0
 800a42e:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800a430:	2340      	movs	r3, #64	; 0x40
 800a432:	2200      	movs	r2, #0
 800a434:	2100      	movs	r1, #0
 800a436:	6878      	ldr	r0, [r7, #4]
 800a438:	f001 f9cb 	bl	800b7d2 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800a43c:	687b      	ldr	r3, [r7, #4]
 800a43e:	2201      	movs	r2, #1
 800a440:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800a444:	687b      	ldr	r3, [r7, #4]
 800a446:	2240      	movs	r2, #64	; 0x40
 800a448:	f8c3 2164 	str.w	r2, [r3, #356]	; 0x164

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800a44c:	2340      	movs	r3, #64	; 0x40
 800a44e:	2200      	movs	r2, #0
 800a450:	2180      	movs	r1, #128	; 0x80
 800a452:	6878      	ldr	r0, [r7, #4]
 800a454:	f001 f9bd 	bl	800b7d2 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800a458:	687b      	ldr	r3, [r7, #4]
 800a45a:	2201      	movs	r2, #1
 800a45c:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800a45e:	687b      	ldr	r3, [r7, #4]
 800a460:	2240      	movs	r2, #64	; 0x40
 800a462:	625a      	str	r2, [r3, #36]	; 0x24

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800a464:	687b      	ldr	r3, [r7, #4]
 800a466:	2201      	movs	r2, #1
 800a468:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800a46c:	687b      	ldr	r3, [r7, #4]
 800a46e:	2200      	movs	r2, #0
 800a470:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 800a474:	687b      	ldr	r3, [r7, #4]
 800a476:	2200      	movs	r2, #0
 800a478:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800a47a:	687b      	ldr	r3, [r7, #4]
 800a47c:	2200      	movs	r2, #0
 800a47e:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClassData)
 800a482:	687b      	ldr	r3, [r7, #4]
 800a484:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a488:	2b00      	cmp	r3, #0
 800a48a:	d009      	beq.n	800a4a0 <USBD_LL_Reset+0x78>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800a48c:	687b      	ldr	r3, [r7, #4]
 800a48e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a492:	685b      	ldr	r3, [r3, #4]
 800a494:	687a      	ldr	r2, [r7, #4]
 800a496:	6852      	ldr	r2, [r2, #4]
 800a498:	b2d2      	uxtb	r2, r2
 800a49a:	4611      	mov	r1, r2
 800a49c:	6878      	ldr	r0, [r7, #4]
 800a49e:	4798      	blx	r3
  }

  return USBD_OK;
 800a4a0:	2300      	movs	r3, #0
}
 800a4a2:	4618      	mov	r0, r3
 800a4a4:	3708      	adds	r7, #8
 800a4a6:	46bd      	mov	sp, r7
 800a4a8:	bd80      	pop	{r7, pc}

0800a4aa <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800a4aa:	b480      	push	{r7}
 800a4ac:	b083      	sub	sp, #12
 800a4ae:	af00      	add	r7, sp, #0
 800a4b0:	6078      	str	r0, [r7, #4]
 800a4b2:	460b      	mov	r3, r1
 800a4b4:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800a4b6:	687b      	ldr	r3, [r7, #4]
 800a4b8:	78fa      	ldrb	r2, [r7, #3]
 800a4ba:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800a4bc:	2300      	movs	r3, #0
}
 800a4be:	4618      	mov	r0, r3
 800a4c0:	370c      	adds	r7, #12
 800a4c2:	46bd      	mov	sp, r7
 800a4c4:	bc80      	pop	{r7}
 800a4c6:	4770      	bx	lr

0800a4c8 <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800a4c8:	b480      	push	{r7}
 800a4ca:	b083      	sub	sp, #12
 800a4cc:	af00      	add	r7, sp, #0
 800a4ce:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 800a4d0:	687b      	ldr	r3, [r7, #4]
 800a4d2:	f893 229c 	ldrb.w	r2, [r3, #668]	; 0x29c
 800a4d6:	687b      	ldr	r3, [r7, #4]
 800a4d8:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 800a4dc:	687b      	ldr	r3, [r7, #4]
 800a4de:	2204      	movs	r2, #4
 800a4e0:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 800a4e4:	2300      	movs	r3, #0
}
 800a4e6:	4618      	mov	r0, r3
 800a4e8:	370c      	adds	r7, #12
 800a4ea:	46bd      	mov	sp, r7
 800a4ec:	bc80      	pop	{r7}
 800a4ee:	4770      	bx	lr

0800a4f0 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800a4f0:	b480      	push	{r7}
 800a4f2:	b083      	sub	sp, #12
 800a4f4:	af00      	add	r7, sp, #0
 800a4f6:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800a4f8:	687b      	ldr	r3, [r7, #4]
 800a4fa:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a4fe:	2b04      	cmp	r3, #4
 800a500:	d105      	bne.n	800a50e <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 800a502:	687b      	ldr	r3, [r7, #4]
 800a504:	f893 229d 	ldrb.w	r2, [r3, #669]	; 0x29d
 800a508:	687b      	ldr	r3, [r7, #4]
 800a50a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 800a50e:	2300      	movs	r3, #0
}
 800a510:	4618      	mov	r0, r3
 800a512:	370c      	adds	r7, #12
 800a514:	46bd      	mov	sp, r7
 800a516:	bc80      	pop	{r7}
 800a518:	4770      	bx	lr

0800a51a <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800a51a:	b580      	push	{r7, lr}
 800a51c:	b082      	sub	sp, #8
 800a51e:	af00      	add	r7, sp, #0
 800a520:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a522:	687b      	ldr	r3, [r7, #4]
 800a524:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a528:	2b03      	cmp	r3, #3
 800a52a:	d10b      	bne.n	800a544 <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 800a52c:	687b      	ldr	r3, [r7, #4]
 800a52e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a532:	69db      	ldr	r3, [r3, #28]
 800a534:	2b00      	cmp	r3, #0
 800a536:	d005      	beq.n	800a544 <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 800a538:	687b      	ldr	r3, [r7, #4]
 800a53a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a53e:	69db      	ldr	r3, [r3, #28]
 800a540:	6878      	ldr	r0, [r7, #4]
 800a542:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800a544:	2300      	movs	r3, #0
}
 800a546:	4618      	mov	r0, r3
 800a548:	3708      	adds	r7, #8
 800a54a:	46bd      	mov	sp, r7
 800a54c:	bd80      	pop	{r7, pc}
	...

0800a550 <USBD_StdDevReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef *req)
{
 800a550:	b580      	push	{r7, lr}
 800a552:	b084      	sub	sp, #16
 800a554:	af00      	add	r7, sp, #0
 800a556:	6078      	str	r0, [r7, #4]
 800a558:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800a55a:	2300      	movs	r3, #0
 800a55c:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a55e:	683b      	ldr	r3, [r7, #0]
 800a560:	781b      	ldrb	r3, [r3, #0]
 800a562:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800a566:	2b40      	cmp	r3, #64	; 0x40
 800a568:	d005      	beq.n	800a576 <USBD_StdDevReq+0x26>
 800a56a:	2b40      	cmp	r3, #64	; 0x40
 800a56c:	d84f      	bhi.n	800a60e <USBD_StdDevReq+0xbe>
 800a56e:	2b00      	cmp	r3, #0
 800a570:	d009      	beq.n	800a586 <USBD_StdDevReq+0x36>
 800a572:	2b20      	cmp	r3, #32
 800a574:	d14b      	bne.n	800a60e <USBD_StdDevReq+0xbe>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 800a576:	687b      	ldr	r3, [r7, #4]
 800a578:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a57c:	689b      	ldr	r3, [r3, #8]
 800a57e:	6839      	ldr	r1, [r7, #0]
 800a580:	6878      	ldr	r0, [r7, #4]
 800a582:	4798      	blx	r3
      break;
 800a584:	e048      	b.n	800a618 <USBD_StdDevReq+0xc8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800a586:	683b      	ldr	r3, [r7, #0]
 800a588:	785b      	ldrb	r3, [r3, #1]
 800a58a:	2b09      	cmp	r3, #9
 800a58c:	d839      	bhi.n	800a602 <USBD_StdDevReq+0xb2>
 800a58e:	a201      	add	r2, pc, #4	; (adr r2, 800a594 <USBD_StdDevReq+0x44>)
 800a590:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a594:	0800a5e5 	.word	0x0800a5e5
 800a598:	0800a5f9 	.word	0x0800a5f9
 800a59c:	0800a603 	.word	0x0800a603
 800a5a0:	0800a5ef 	.word	0x0800a5ef
 800a5a4:	0800a603 	.word	0x0800a603
 800a5a8:	0800a5c7 	.word	0x0800a5c7
 800a5ac:	0800a5bd 	.word	0x0800a5bd
 800a5b0:	0800a603 	.word	0x0800a603
 800a5b4:	0800a5db 	.word	0x0800a5db
 800a5b8:	0800a5d1 	.word	0x0800a5d1
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800a5bc:	6839      	ldr	r1, [r7, #0]
 800a5be:	6878      	ldr	r0, [r7, #4]
 800a5c0:	f000 f9dc 	bl	800a97c <USBD_GetDescriptor>
          break;
 800a5c4:	e022      	b.n	800a60c <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800a5c6:	6839      	ldr	r1, [r7, #0]
 800a5c8:	6878      	ldr	r0, [r7, #4]
 800a5ca:	f000 fb3f 	bl	800ac4c <USBD_SetAddress>
          break;
 800a5ce:	e01d      	b.n	800a60c <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_CONFIGURATION:
          USBD_SetConfig(pdev, req);
 800a5d0:	6839      	ldr	r1, [r7, #0]
 800a5d2:	6878      	ldr	r0, [r7, #4]
 800a5d4:	f000 fb7e 	bl	800acd4 <USBD_SetConfig>
          break;
 800a5d8:	e018      	b.n	800a60c <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800a5da:	6839      	ldr	r1, [r7, #0]
 800a5dc:	6878      	ldr	r0, [r7, #4]
 800a5de:	f000 fc07 	bl	800adf0 <USBD_GetConfig>
          break;
 800a5e2:	e013      	b.n	800a60c <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800a5e4:	6839      	ldr	r1, [r7, #0]
 800a5e6:	6878      	ldr	r0, [r7, #4]
 800a5e8:	f000 fc37 	bl	800ae5a <USBD_GetStatus>
          break;
 800a5ec:	e00e      	b.n	800a60c <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800a5ee:	6839      	ldr	r1, [r7, #0]
 800a5f0:	6878      	ldr	r0, [r7, #4]
 800a5f2:	f000 fc65 	bl	800aec0 <USBD_SetFeature>
          break;
 800a5f6:	e009      	b.n	800a60c <USBD_StdDevReq+0xbc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800a5f8:	6839      	ldr	r1, [r7, #0]
 800a5fa:	6878      	ldr	r0, [r7, #4]
 800a5fc:	f000 fc74 	bl	800aee8 <USBD_ClrFeature>
          break;
 800a600:	e004      	b.n	800a60c <USBD_StdDevReq+0xbc>

        default:
          USBD_CtlError(pdev, req);
 800a602:	6839      	ldr	r1, [r7, #0]
 800a604:	6878      	ldr	r0, [r7, #4]
 800a606:	f000 fccc 	bl	800afa2 <USBD_CtlError>
          break;
 800a60a:	bf00      	nop
      }
      break;
 800a60c:	e004      	b.n	800a618 <USBD_StdDevReq+0xc8>

    default:
      USBD_CtlError(pdev, req);
 800a60e:	6839      	ldr	r1, [r7, #0]
 800a610:	6878      	ldr	r0, [r7, #4]
 800a612:	f000 fcc6 	bl	800afa2 <USBD_CtlError>
      break;
 800a616:	bf00      	nop
  }

  return ret;
 800a618:	7bfb      	ldrb	r3, [r7, #15]
}
 800a61a:	4618      	mov	r0, r3
 800a61c:	3710      	adds	r7, #16
 800a61e:	46bd      	mov	sp, r7
 800a620:	bd80      	pop	{r7, pc}
 800a622:	bf00      	nop

0800a624 <USBD_StdItfReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef  *req)
{
 800a624:	b580      	push	{r7, lr}
 800a626:	b084      	sub	sp, #16
 800a628:	af00      	add	r7, sp, #0
 800a62a:	6078      	str	r0, [r7, #4]
 800a62c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800a62e:	2300      	movs	r3, #0
 800a630:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a632:	683b      	ldr	r3, [r7, #0]
 800a634:	781b      	ldrb	r3, [r3, #0]
 800a636:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800a63a:	2b40      	cmp	r3, #64	; 0x40
 800a63c:	d005      	beq.n	800a64a <USBD_StdItfReq+0x26>
 800a63e:	2b40      	cmp	r3, #64	; 0x40
 800a640:	d82e      	bhi.n	800a6a0 <USBD_StdItfReq+0x7c>
 800a642:	2b00      	cmp	r3, #0
 800a644:	d001      	beq.n	800a64a <USBD_StdItfReq+0x26>
 800a646:	2b20      	cmp	r3, #32
 800a648:	d12a      	bne.n	800a6a0 <USBD_StdItfReq+0x7c>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800a64a:	687b      	ldr	r3, [r7, #4]
 800a64c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a650:	3b01      	subs	r3, #1
 800a652:	2b02      	cmp	r3, #2
 800a654:	d81d      	bhi.n	800a692 <USBD_StdItfReq+0x6e>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800a656:	683b      	ldr	r3, [r7, #0]
 800a658:	889b      	ldrh	r3, [r3, #4]
 800a65a:	b2db      	uxtb	r3, r3
 800a65c:	2b01      	cmp	r3, #1
 800a65e:	d813      	bhi.n	800a688 <USBD_StdItfReq+0x64>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800a660:	687b      	ldr	r3, [r7, #4]
 800a662:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a666:	689b      	ldr	r3, [r3, #8]
 800a668:	6839      	ldr	r1, [r7, #0]
 800a66a:	6878      	ldr	r0, [r7, #4]
 800a66c:	4798      	blx	r3
 800a66e:	4603      	mov	r3, r0
 800a670:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800a672:	683b      	ldr	r3, [r7, #0]
 800a674:	88db      	ldrh	r3, [r3, #6]
 800a676:	2b00      	cmp	r3, #0
 800a678:	d110      	bne.n	800a69c <USBD_StdItfReq+0x78>
 800a67a:	7bfb      	ldrb	r3, [r7, #15]
 800a67c:	2b00      	cmp	r3, #0
 800a67e:	d10d      	bne.n	800a69c <USBD_StdItfReq+0x78>
            {
              USBD_CtlSendStatus(pdev);
 800a680:	6878      	ldr	r0, [r7, #4]
 800a682:	f000 fd56 	bl	800b132 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800a686:	e009      	b.n	800a69c <USBD_StdItfReq+0x78>
            USBD_CtlError(pdev, req);
 800a688:	6839      	ldr	r1, [r7, #0]
 800a68a:	6878      	ldr	r0, [r7, #4]
 800a68c:	f000 fc89 	bl	800afa2 <USBD_CtlError>
          break;
 800a690:	e004      	b.n	800a69c <USBD_StdItfReq+0x78>

        default:
          USBD_CtlError(pdev, req);
 800a692:	6839      	ldr	r1, [r7, #0]
 800a694:	6878      	ldr	r0, [r7, #4]
 800a696:	f000 fc84 	bl	800afa2 <USBD_CtlError>
          break;
 800a69a:	e000      	b.n	800a69e <USBD_StdItfReq+0x7a>
          break;
 800a69c:	bf00      	nop
      }
      break;
 800a69e:	e004      	b.n	800a6aa <USBD_StdItfReq+0x86>

    default:
      USBD_CtlError(pdev, req);
 800a6a0:	6839      	ldr	r1, [r7, #0]
 800a6a2:	6878      	ldr	r0, [r7, #4]
 800a6a4:	f000 fc7d 	bl	800afa2 <USBD_CtlError>
      break;
 800a6a8:	bf00      	nop
  }

  return USBD_OK;
 800a6aa:	2300      	movs	r3, #0
}
 800a6ac:	4618      	mov	r0, r3
 800a6ae:	3710      	adds	r7, #16
 800a6b0:	46bd      	mov	sp, r7
 800a6b2:	bd80      	pop	{r7, pc}

0800a6b4 <USBD_StdEPReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq(USBD_HandleTypeDef *pdev,
                                  USBD_SetupReqTypedef  *req)
{
 800a6b4:	b580      	push	{r7, lr}
 800a6b6:	b084      	sub	sp, #16
 800a6b8:	af00      	add	r7, sp, #0
 800a6ba:	6078      	str	r0, [r7, #4]
 800a6bc:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800a6be:	2300      	movs	r3, #0
 800a6c0:	73fb      	strb	r3, [r7, #15]
  ep_addr  = LOBYTE(req->wIndex);
 800a6c2:	683b      	ldr	r3, [r7, #0]
 800a6c4:	889b      	ldrh	r3, [r3, #4]
 800a6c6:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a6c8:	683b      	ldr	r3, [r7, #0]
 800a6ca:	781b      	ldrb	r3, [r3, #0]
 800a6cc:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800a6d0:	2b40      	cmp	r3, #64	; 0x40
 800a6d2:	d007      	beq.n	800a6e4 <USBD_StdEPReq+0x30>
 800a6d4:	2b40      	cmp	r3, #64	; 0x40
 800a6d6:	f200 8146 	bhi.w	800a966 <USBD_StdEPReq+0x2b2>
 800a6da:	2b00      	cmp	r3, #0
 800a6dc:	d00a      	beq.n	800a6f4 <USBD_StdEPReq+0x40>
 800a6de:	2b20      	cmp	r3, #32
 800a6e0:	f040 8141 	bne.w	800a966 <USBD_StdEPReq+0x2b2>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 800a6e4:	687b      	ldr	r3, [r7, #4]
 800a6e6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a6ea:	689b      	ldr	r3, [r3, #8]
 800a6ec:	6839      	ldr	r1, [r7, #0]
 800a6ee:	6878      	ldr	r0, [r7, #4]
 800a6f0:	4798      	blx	r3
      break;
 800a6f2:	e13d      	b.n	800a970 <USBD_StdEPReq+0x2bc>

    case USB_REQ_TYPE_STANDARD:
      /* Check if it is a class request */
      if ((req->bmRequest & 0x60U) == 0x20U)
 800a6f4:	683b      	ldr	r3, [r7, #0]
 800a6f6:	781b      	ldrb	r3, [r3, #0]
 800a6f8:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800a6fc:	2b20      	cmp	r3, #32
 800a6fe:	d10a      	bne.n	800a716 <USBD_StdEPReq+0x62>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800a700:	687b      	ldr	r3, [r7, #4]
 800a702:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a706:	689b      	ldr	r3, [r3, #8]
 800a708:	6839      	ldr	r1, [r7, #0]
 800a70a:	6878      	ldr	r0, [r7, #4]
 800a70c:	4798      	blx	r3
 800a70e:	4603      	mov	r3, r0
 800a710:	73fb      	strb	r3, [r7, #15]

        return ret;
 800a712:	7bfb      	ldrb	r3, [r7, #15]
 800a714:	e12d      	b.n	800a972 <USBD_StdEPReq+0x2be>
      }

      switch (req->bRequest)
 800a716:	683b      	ldr	r3, [r7, #0]
 800a718:	785b      	ldrb	r3, [r3, #1]
 800a71a:	2b03      	cmp	r3, #3
 800a71c:	d007      	beq.n	800a72e <USBD_StdEPReq+0x7a>
 800a71e:	2b03      	cmp	r3, #3
 800a720:	f300 811b 	bgt.w	800a95a <USBD_StdEPReq+0x2a6>
 800a724:	2b00      	cmp	r3, #0
 800a726:	d072      	beq.n	800a80e <USBD_StdEPReq+0x15a>
 800a728:	2b01      	cmp	r3, #1
 800a72a:	d03a      	beq.n	800a7a2 <USBD_StdEPReq+0xee>
 800a72c:	e115      	b.n	800a95a <USBD_StdEPReq+0x2a6>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800a72e:	687b      	ldr	r3, [r7, #4]
 800a730:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a734:	2b02      	cmp	r3, #2
 800a736:	d002      	beq.n	800a73e <USBD_StdEPReq+0x8a>
 800a738:	2b03      	cmp	r3, #3
 800a73a:	d015      	beq.n	800a768 <USBD_StdEPReq+0xb4>
 800a73c:	e02b      	b.n	800a796 <USBD_StdEPReq+0xe2>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a73e:	7bbb      	ldrb	r3, [r7, #14]
 800a740:	2b00      	cmp	r3, #0
 800a742:	d00c      	beq.n	800a75e <USBD_StdEPReq+0xaa>
 800a744:	7bbb      	ldrb	r3, [r7, #14]
 800a746:	2b80      	cmp	r3, #128	; 0x80
 800a748:	d009      	beq.n	800a75e <USBD_StdEPReq+0xaa>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 800a74a:	7bbb      	ldrb	r3, [r7, #14]
 800a74c:	4619      	mov	r1, r3
 800a74e:	6878      	ldr	r0, [r7, #4]
 800a750:	f001 f884 	bl	800b85c <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 800a754:	2180      	movs	r1, #128	; 0x80
 800a756:	6878      	ldr	r0, [r7, #4]
 800a758:	f001 f880 	bl	800b85c <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800a75c:	e020      	b.n	800a7a0 <USBD_StdEPReq+0xec>
                USBD_CtlError(pdev, req);
 800a75e:	6839      	ldr	r1, [r7, #0]
 800a760:	6878      	ldr	r0, [r7, #4]
 800a762:	f000 fc1e 	bl	800afa2 <USBD_CtlError>
              break;
 800a766:	e01b      	b.n	800a7a0 <USBD_StdEPReq+0xec>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800a768:	683b      	ldr	r3, [r7, #0]
 800a76a:	885b      	ldrh	r3, [r3, #2]
 800a76c:	2b00      	cmp	r3, #0
 800a76e:	d10e      	bne.n	800a78e <USBD_StdEPReq+0xda>
              {
                if ((ep_addr != 0x00U) &&
 800a770:	7bbb      	ldrb	r3, [r7, #14]
 800a772:	2b00      	cmp	r3, #0
 800a774:	d00b      	beq.n	800a78e <USBD_StdEPReq+0xda>
 800a776:	7bbb      	ldrb	r3, [r7, #14]
 800a778:	2b80      	cmp	r3, #128	; 0x80
 800a77a:	d008      	beq.n	800a78e <USBD_StdEPReq+0xda>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800a77c:	683b      	ldr	r3, [r7, #0]
 800a77e:	88db      	ldrh	r3, [r3, #6]
 800a780:	2b00      	cmp	r3, #0
 800a782:	d104      	bne.n	800a78e <USBD_StdEPReq+0xda>
                {
                  USBD_LL_StallEP(pdev, ep_addr);
 800a784:	7bbb      	ldrb	r3, [r7, #14]
 800a786:	4619      	mov	r1, r3
 800a788:	6878      	ldr	r0, [r7, #4]
 800a78a:	f001 f867 	bl	800b85c <USBD_LL_StallEP>
                }
              }
              USBD_CtlSendStatus(pdev);
 800a78e:	6878      	ldr	r0, [r7, #4]
 800a790:	f000 fccf 	bl	800b132 <USBD_CtlSendStatus>

              break;
 800a794:	e004      	b.n	800a7a0 <USBD_StdEPReq+0xec>

            default:
              USBD_CtlError(pdev, req);
 800a796:	6839      	ldr	r1, [r7, #0]
 800a798:	6878      	ldr	r0, [r7, #4]
 800a79a:	f000 fc02 	bl	800afa2 <USBD_CtlError>
              break;
 800a79e:	bf00      	nop
          }
          break;
 800a7a0:	e0e0      	b.n	800a964 <USBD_StdEPReq+0x2b0>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800a7a2:	687b      	ldr	r3, [r7, #4]
 800a7a4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a7a8:	2b02      	cmp	r3, #2
 800a7aa:	d002      	beq.n	800a7b2 <USBD_StdEPReq+0xfe>
 800a7ac:	2b03      	cmp	r3, #3
 800a7ae:	d015      	beq.n	800a7dc <USBD_StdEPReq+0x128>
 800a7b0:	e026      	b.n	800a800 <USBD_StdEPReq+0x14c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a7b2:	7bbb      	ldrb	r3, [r7, #14]
 800a7b4:	2b00      	cmp	r3, #0
 800a7b6:	d00c      	beq.n	800a7d2 <USBD_StdEPReq+0x11e>
 800a7b8:	7bbb      	ldrb	r3, [r7, #14]
 800a7ba:	2b80      	cmp	r3, #128	; 0x80
 800a7bc:	d009      	beq.n	800a7d2 <USBD_StdEPReq+0x11e>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 800a7be:	7bbb      	ldrb	r3, [r7, #14]
 800a7c0:	4619      	mov	r1, r3
 800a7c2:	6878      	ldr	r0, [r7, #4]
 800a7c4:	f001 f84a 	bl	800b85c <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 800a7c8:	2180      	movs	r1, #128	; 0x80
 800a7ca:	6878      	ldr	r0, [r7, #4]
 800a7cc:	f001 f846 	bl	800b85c <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800a7d0:	e01c      	b.n	800a80c <USBD_StdEPReq+0x158>
                USBD_CtlError(pdev, req);
 800a7d2:	6839      	ldr	r1, [r7, #0]
 800a7d4:	6878      	ldr	r0, [r7, #4]
 800a7d6:	f000 fbe4 	bl	800afa2 <USBD_CtlError>
              break;
 800a7da:	e017      	b.n	800a80c <USBD_StdEPReq+0x158>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800a7dc:	683b      	ldr	r3, [r7, #0]
 800a7de:	885b      	ldrh	r3, [r3, #2]
 800a7e0:	2b00      	cmp	r3, #0
 800a7e2:	d112      	bne.n	800a80a <USBD_StdEPReq+0x156>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800a7e4:	7bbb      	ldrb	r3, [r7, #14]
 800a7e6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a7ea:	2b00      	cmp	r3, #0
 800a7ec:	d004      	beq.n	800a7f8 <USBD_StdEPReq+0x144>
                {
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 800a7ee:	7bbb      	ldrb	r3, [r7, #14]
 800a7f0:	4619      	mov	r1, r3
 800a7f2:	6878      	ldr	r0, [r7, #4]
 800a7f4:	f001 f851 	bl	800b89a <USBD_LL_ClearStallEP>
                }
                USBD_CtlSendStatus(pdev);
 800a7f8:	6878      	ldr	r0, [r7, #4]
 800a7fa:	f000 fc9a 	bl	800b132 <USBD_CtlSendStatus>
              }
              break;
 800a7fe:	e004      	b.n	800a80a <USBD_StdEPReq+0x156>

            default:
              USBD_CtlError(pdev, req);
 800a800:	6839      	ldr	r1, [r7, #0]
 800a802:	6878      	ldr	r0, [r7, #4]
 800a804:	f000 fbcd 	bl	800afa2 <USBD_CtlError>
              break;
 800a808:	e000      	b.n	800a80c <USBD_StdEPReq+0x158>
              break;
 800a80a:	bf00      	nop
          }
          break;
 800a80c:	e0aa      	b.n	800a964 <USBD_StdEPReq+0x2b0>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800a80e:	687b      	ldr	r3, [r7, #4]
 800a810:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a814:	2b02      	cmp	r3, #2
 800a816:	d002      	beq.n	800a81e <USBD_StdEPReq+0x16a>
 800a818:	2b03      	cmp	r3, #3
 800a81a:	d032      	beq.n	800a882 <USBD_StdEPReq+0x1ce>
 800a81c:	e097      	b.n	800a94e <USBD_StdEPReq+0x29a>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a81e:	7bbb      	ldrb	r3, [r7, #14]
 800a820:	2b00      	cmp	r3, #0
 800a822:	d007      	beq.n	800a834 <USBD_StdEPReq+0x180>
 800a824:	7bbb      	ldrb	r3, [r7, #14]
 800a826:	2b80      	cmp	r3, #128	; 0x80
 800a828:	d004      	beq.n	800a834 <USBD_StdEPReq+0x180>
              {
                USBD_CtlError(pdev, req);
 800a82a:	6839      	ldr	r1, [r7, #0]
 800a82c:	6878      	ldr	r0, [r7, #4]
 800a82e:	f000 fbb8 	bl	800afa2 <USBD_CtlError>
                break;
 800a832:	e091      	b.n	800a958 <USBD_StdEPReq+0x2a4>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a834:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a838:	2b00      	cmp	r3, #0
 800a83a:	da0b      	bge.n	800a854 <USBD_StdEPReq+0x1a0>
 800a83c:	7bbb      	ldrb	r3, [r7, #14]
 800a83e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800a842:	4613      	mov	r3, r2
 800a844:	009b      	lsls	r3, r3, #2
 800a846:	4413      	add	r3, r2
 800a848:	009b      	lsls	r3, r3, #2
 800a84a:	3310      	adds	r3, #16
 800a84c:	687a      	ldr	r2, [r7, #4]
 800a84e:	4413      	add	r3, r2
 800a850:	3304      	adds	r3, #4
 800a852:	e00b      	b.n	800a86c <USBD_StdEPReq+0x1b8>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800a854:	7bbb      	ldrb	r3, [r7, #14]
 800a856:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a85a:	4613      	mov	r3, r2
 800a85c:	009b      	lsls	r3, r3, #2
 800a85e:	4413      	add	r3, r2
 800a860:	009b      	lsls	r3, r3, #2
 800a862:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800a866:	687a      	ldr	r2, [r7, #4]
 800a868:	4413      	add	r3, r2
 800a86a:	3304      	adds	r3, #4
 800a86c:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800a86e:	68bb      	ldr	r3, [r7, #8]
 800a870:	2200      	movs	r2, #0
 800a872:	601a      	str	r2, [r3, #0]

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 800a874:	68bb      	ldr	r3, [r7, #8]
 800a876:	2202      	movs	r2, #2
 800a878:	4619      	mov	r1, r3
 800a87a:	6878      	ldr	r0, [r7, #4]
 800a87c:	f000 fbfb 	bl	800b076 <USBD_CtlSendData>
              break;
 800a880:	e06a      	b.n	800a958 <USBD_StdEPReq+0x2a4>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800a882:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a886:	2b00      	cmp	r3, #0
 800a888:	da11      	bge.n	800a8ae <USBD_StdEPReq+0x1fa>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800a88a:	7bbb      	ldrb	r3, [r7, #14]
 800a88c:	f003 020f 	and.w	r2, r3, #15
 800a890:	6879      	ldr	r1, [r7, #4]
 800a892:	4613      	mov	r3, r2
 800a894:	009b      	lsls	r3, r3, #2
 800a896:	4413      	add	r3, r2
 800a898:	009b      	lsls	r3, r3, #2
 800a89a:	440b      	add	r3, r1
 800a89c:	3318      	adds	r3, #24
 800a89e:	681b      	ldr	r3, [r3, #0]
 800a8a0:	2b00      	cmp	r3, #0
 800a8a2:	d117      	bne.n	800a8d4 <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 800a8a4:	6839      	ldr	r1, [r7, #0]
 800a8a6:	6878      	ldr	r0, [r7, #4]
 800a8a8:	f000 fb7b 	bl	800afa2 <USBD_CtlError>
                  break;
 800a8ac:	e054      	b.n	800a958 <USBD_StdEPReq+0x2a4>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800a8ae:	7bbb      	ldrb	r3, [r7, #14]
 800a8b0:	f003 020f 	and.w	r2, r3, #15
 800a8b4:	6879      	ldr	r1, [r7, #4]
 800a8b6:	4613      	mov	r3, r2
 800a8b8:	009b      	lsls	r3, r3, #2
 800a8ba:	4413      	add	r3, r2
 800a8bc:	009b      	lsls	r3, r3, #2
 800a8be:	440b      	add	r3, r1
 800a8c0:	f503 73ac 	add.w	r3, r3, #344	; 0x158
 800a8c4:	681b      	ldr	r3, [r3, #0]
 800a8c6:	2b00      	cmp	r3, #0
 800a8c8:	d104      	bne.n	800a8d4 <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 800a8ca:	6839      	ldr	r1, [r7, #0]
 800a8cc:	6878      	ldr	r0, [r7, #4]
 800a8ce:	f000 fb68 	bl	800afa2 <USBD_CtlError>
                  break;
 800a8d2:	e041      	b.n	800a958 <USBD_StdEPReq+0x2a4>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a8d4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a8d8:	2b00      	cmp	r3, #0
 800a8da:	da0b      	bge.n	800a8f4 <USBD_StdEPReq+0x240>
 800a8dc:	7bbb      	ldrb	r3, [r7, #14]
 800a8de:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800a8e2:	4613      	mov	r3, r2
 800a8e4:	009b      	lsls	r3, r3, #2
 800a8e6:	4413      	add	r3, r2
 800a8e8:	009b      	lsls	r3, r3, #2
 800a8ea:	3310      	adds	r3, #16
 800a8ec:	687a      	ldr	r2, [r7, #4]
 800a8ee:	4413      	add	r3, r2
 800a8f0:	3304      	adds	r3, #4
 800a8f2:	e00b      	b.n	800a90c <USBD_StdEPReq+0x258>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800a8f4:	7bbb      	ldrb	r3, [r7, #14]
 800a8f6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a8fa:	4613      	mov	r3, r2
 800a8fc:	009b      	lsls	r3, r3, #2
 800a8fe:	4413      	add	r3, r2
 800a900:	009b      	lsls	r3, r3, #2
 800a902:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800a906:	687a      	ldr	r2, [r7, #4]
 800a908:	4413      	add	r3, r2
 800a90a:	3304      	adds	r3, #4
 800a90c:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800a90e:	7bbb      	ldrb	r3, [r7, #14]
 800a910:	2b00      	cmp	r3, #0
 800a912:	d002      	beq.n	800a91a <USBD_StdEPReq+0x266>
 800a914:	7bbb      	ldrb	r3, [r7, #14]
 800a916:	2b80      	cmp	r3, #128	; 0x80
 800a918:	d103      	bne.n	800a922 <USBD_StdEPReq+0x26e>
              {
                pep->status = 0x0000U;
 800a91a:	68bb      	ldr	r3, [r7, #8]
 800a91c:	2200      	movs	r2, #0
 800a91e:	601a      	str	r2, [r3, #0]
 800a920:	e00e      	b.n	800a940 <USBD_StdEPReq+0x28c>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 800a922:	7bbb      	ldrb	r3, [r7, #14]
 800a924:	4619      	mov	r1, r3
 800a926:	6878      	ldr	r0, [r7, #4]
 800a928:	f000 ffd6 	bl	800b8d8 <USBD_LL_IsStallEP>
 800a92c:	4603      	mov	r3, r0
 800a92e:	2b00      	cmp	r3, #0
 800a930:	d003      	beq.n	800a93a <USBD_StdEPReq+0x286>
              {
                pep->status = 0x0001U;
 800a932:	68bb      	ldr	r3, [r7, #8]
 800a934:	2201      	movs	r2, #1
 800a936:	601a      	str	r2, [r3, #0]
 800a938:	e002      	b.n	800a940 <USBD_StdEPReq+0x28c>
              }
              else
              {
                pep->status = 0x0000U;
 800a93a:	68bb      	ldr	r3, [r7, #8]
 800a93c:	2200      	movs	r2, #0
 800a93e:	601a      	str	r2, [r3, #0]
              }

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 800a940:	68bb      	ldr	r3, [r7, #8]
 800a942:	2202      	movs	r2, #2
 800a944:	4619      	mov	r1, r3
 800a946:	6878      	ldr	r0, [r7, #4]
 800a948:	f000 fb95 	bl	800b076 <USBD_CtlSendData>
              break;
 800a94c:	e004      	b.n	800a958 <USBD_StdEPReq+0x2a4>

            default:
              USBD_CtlError(pdev, req);
 800a94e:	6839      	ldr	r1, [r7, #0]
 800a950:	6878      	ldr	r0, [r7, #4]
 800a952:	f000 fb26 	bl	800afa2 <USBD_CtlError>
              break;
 800a956:	bf00      	nop
          }
          break;
 800a958:	e004      	b.n	800a964 <USBD_StdEPReq+0x2b0>

        default:
          USBD_CtlError(pdev, req);
 800a95a:	6839      	ldr	r1, [r7, #0]
 800a95c:	6878      	ldr	r0, [r7, #4]
 800a95e:	f000 fb20 	bl	800afa2 <USBD_CtlError>
          break;
 800a962:	bf00      	nop
      }
      break;
 800a964:	e004      	b.n	800a970 <USBD_StdEPReq+0x2bc>

    default:
      USBD_CtlError(pdev, req);
 800a966:	6839      	ldr	r1, [r7, #0]
 800a968:	6878      	ldr	r0, [r7, #4]
 800a96a:	f000 fb1a 	bl	800afa2 <USBD_CtlError>
      break;
 800a96e:	bf00      	nop
  }

  return ret;
 800a970:	7bfb      	ldrb	r3, [r7, #15]
}
 800a972:	4618      	mov	r0, r3
 800a974:	3710      	adds	r7, #16
 800a976:	46bd      	mov	sp, r7
 800a978:	bd80      	pop	{r7, pc}
	...

0800a97c <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 800a97c:	b580      	push	{r7, lr}
 800a97e:	b084      	sub	sp, #16
 800a980:	af00      	add	r7, sp, #0
 800a982:	6078      	str	r0, [r7, #4]
 800a984:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800a986:	2300      	movs	r3, #0
 800a988:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800a98a:	2300      	movs	r3, #0
 800a98c:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800a98e:	2300      	movs	r3, #0
 800a990:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800a992:	683b      	ldr	r3, [r7, #0]
 800a994:	885b      	ldrh	r3, [r3, #2]
 800a996:	0a1b      	lsrs	r3, r3, #8
 800a998:	b29b      	uxth	r3, r3
 800a99a:	3b01      	subs	r3, #1
 800a99c:	2b06      	cmp	r3, #6
 800a99e:	f200 8128 	bhi.w	800abf2 <USBD_GetDescriptor+0x276>
 800a9a2:	a201      	add	r2, pc, #4	; (adr r2, 800a9a8 <USBD_GetDescriptor+0x2c>)
 800a9a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a9a8:	0800a9c5 	.word	0x0800a9c5
 800a9ac:	0800a9dd 	.word	0x0800a9dd
 800a9b0:	0800aa1d 	.word	0x0800aa1d
 800a9b4:	0800abf3 	.word	0x0800abf3
 800a9b8:	0800abf3 	.word	0x0800abf3
 800a9bc:	0800ab93 	.word	0x0800ab93
 800a9c0:	0800abbf 	.word	0x0800abbf
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800a9c4:	687b      	ldr	r3, [r7, #4]
 800a9c6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800a9ca:	681b      	ldr	r3, [r3, #0]
 800a9cc:	687a      	ldr	r2, [r7, #4]
 800a9ce:	7c12      	ldrb	r2, [r2, #16]
 800a9d0:	f107 0108 	add.w	r1, r7, #8
 800a9d4:	4610      	mov	r0, r2
 800a9d6:	4798      	blx	r3
 800a9d8:	60f8      	str	r0, [r7, #12]
      break;
 800a9da:	e112      	b.n	800ac02 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a9dc:	687b      	ldr	r3, [r7, #4]
 800a9de:	7c1b      	ldrb	r3, [r3, #16]
 800a9e0:	2b00      	cmp	r3, #0
 800a9e2:	d10d      	bne.n	800aa00 <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800a9e4:	687b      	ldr	r3, [r7, #4]
 800a9e6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a9ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a9ec:	f107 0208 	add.w	r2, r7, #8
 800a9f0:	4610      	mov	r0, r2
 800a9f2:	4798      	blx	r3
 800a9f4:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800a9f6:	68fb      	ldr	r3, [r7, #12]
 800a9f8:	3301      	adds	r3, #1
 800a9fa:	2202      	movs	r2, #2
 800a9fc:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800a9fe:	e100      	b.n	800ac02 <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800aa00:	687b      	ldr	r3, [r7, #4]
 800aa02:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800aa06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aa08:	f107 0208 	add.w	r2, r7, #8
 800aa0c:	4610      	mov	r0, r2
 800aa0e:	4798      	blx	r3
 800aa10:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800aa12:	68fb      	ldr	r3, [r7, #12]
 800aa14:	3301      	adds	r3, #1
 800aa16:	2202      	movs	r2, #2
 800aa18:	701a      	strb	r2, [r3, #0]
      break;
 800aa1a:	e0f2      	b.n	800ac02 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800aa1c:	683b      	ldr	r3, [r7, #0]
 800aa1e:	885b      	ldrh	r3, [r3, #2]
 800aa20:	b2db      	uxtb	r3, r3
 800aa22:	2b05      	cmp	r3, #5
 800aa24:	f200 80ac 	bhi.w	800ab80 <USBD_GetDescriptor+0x204>
 800aa28:	a201      	add	r2, pc, #4	; (adr r2, 800aa30 <USBD_GetDescriptor+0xb4>)
 800aa2a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aa2e:	bf00      	nop
 800aa30:	0800aa49 	.word	0x0800aa49
 800aa34:	0800aa7d 	.word	0x0800aa7d
 800aa38:	0800aab1 	.word	0x0800aab1
 800aa3c:	0800aae5 	.word	0x0800aae5
 800aa40:	0800ab19 	.word	0x0800ab19
 800aa44:	0800ab4d 	.word	0x0800ab4d
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800aa48:	687b      	ldr	r3, [r7, #4]
 800aa4a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800aa4e:	685b      	ldr	r3, [r3, #4]
 800aa50:	2b00      	cmp	r3, #0
 800aa52:	d00b      	beq.n	800aa6c <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800aa54:	687b      	ldr	r3, [r7, #4]
 800aa56:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800aa5a:	685b      	ldr	r3, [r3, #4]
 800aa5c:	687a      	ldr	r2, [r7, #4]
 800aa5e:	7c12      	ldrb	r2, [r2, #16]
 800aa60:	f107 0108 	add.w	r1, r7, #8
 800aa64:	4610      	mov	r0, r2
 800aa66:	4798      	blx	r3
 800aa68:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800aa6a:	e091      	b.n	800ab90 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800aa6c:	6839      	ldr	r1, [r7, #0]
 800aa6e:	6878      	ldr	r0, [r7, #4]
 800aa70:	f000 fa97 	bl	800afa2 <USBD_CtlError>
            err++;
 800aa74:	7afb      	ldrb	r3, [r7, #11]
 800aa76:	3301      	adds	r3, #1
 800aa78:	72fb      	strb	r3, [r7, #11]
          break;
 800aa7a:	e089      	b.n	800ab90 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800aa7c:	687b      	ldr	r3, [r7, #4]
 800aa7e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800aa82:	689b      	ldr	r3, [r3, #8]
 800aa84:	2b00      	cmp	r3, #0
 800aa86:	d00b      	beq.n	800aaa0 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800aa88:	687b      	ldr	r3, [r7, #4]
 800aa8a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800aa8e:	689b      	ldr	r3, [r3, #8]
 800aa90:	687a      	ldr	r2, [r7, #4]
 800aa92:	7c12      	ldrb	r2, [r2, #16]
 800aa94:	f107 0108 	add.w	r1, r7, #8
 800aa98:	4610      	mov	r0, r2
 800aa9a:	4798      	blx	r3
 800aa9c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800aa9e:	e077      	b.n	800ab90 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800aaa0:	6839      	ldr	r1, [r7, #0]
 800aaa2:	6878      	ldr	r0, [r7, #4]
 800aaa4:	f000 fa7d 	bl	800afa2 <USBD_CtlError>
            err++;
 800aaa8:	7afb      	ldrb	r3, [r7, #11]
 800aaaa:	3301      	adds	r3, #1
 800aaac:	72fb      	strb	r3, [r7, #11]
          break;
 800aaae:	e06f      	b.n	800ab90 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800aab0:	687b      	ldr	r3, [r7, #4]
 800aab2:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800aab6:	68db      	ldr	r3, [r3, #12]
 800aab8:	2b00      	cmp	r3, #0
 800aaba:	d00b      	beq.n	800aad4 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800aabc:	687b      	ldr	r3, [r7, #4]
 800aabe:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800aac2:	68db      	ldr	r3, [r3, #12]
 800aac4:	687a      	ldr	r2, [r7, #4]
 800aac6:	7c12      	ldrb	r2, [r2, #16]
 800aac8:	f107 0108 	add.w	r1, r7, #8
 800aacc:	4610      	mov	r0, r2
 800aace:	4798      	blx	r3
 800aad0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800aad2:	e05d      	b.n	800ab90 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800aad4:	6839      	ldr	r1, [r7, #0]
 800aad6:	6878      	ldr	r0, [r7, #4]
 800aad8:	f000 fa63 	bl	800afa2 <USBD_CtlError>
            err++;
 800aadc:	7afb      	ldrb	r3, [r7, #11]
 800aade:	3301      	adds	r3, #1
 800aae0:	72fb      	strb	r3, [r7, #11]
          break;
 800aae2:	e055      	b.n	800ab90 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800aae4:	687b      	ldr	r3, [r7, #4]
 800aae6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800aaea:	691b      	ldr	r3, [r3, #16]
 800aaec:	2b00      	cmp	r3, #0
 800aaee:	d00b      	beq.n	800ab08 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800aaf0:	687b      	ldr	r3, [r7, #4]
 800aaf2:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800aaf6:	691b      	ldr	r3, [r3, #16]
 800aaf8:	687a      	ldr	r2, [r7, #4]
 800aafa:	7c12      	ldrb	r2, [r2, #16]
 800aafc:	f107 0108 	add.w	r1, r7, #8
 800ab00:	4610      	mov	r0, r2
 800ab02:	4798      	blx	r3
 800ab04:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800ab06:	e043      	b.n	800ab90 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800ab08:	6839      	ldr	r1, [r7, #0]
 800ab0a:	6878      	ldr	r0, [r7, #4]
 800ab0c:	f000 fa49 	bl	800afa2 <USBD_CtlError>
            err++;
 800ab10:	7afb      	ldrb	r3, [r7, #11]
 800ab12:	3301      	adds	r3, #1
 800ab14:	72fb      	strb	r3, [r7, #11]
          break;
 800ab16:	e03b      	b.n	800ab90 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800ab18:	687b      	ldr	r3, [r7, #4]
 800ab1a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800ab1e:	695b      	ldr	r3, [r3, #20]
 800ab20:	2b00      	cmp	r3, #0
 800ab22:	d00b      	beq.n	800ab3c <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800ab24:	687b      	ldr	r3, [r7, #4]
 800ab26:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800ab2a:	695b      	ldr	r3, [r3, #20]
 800ab2c:	687a      	ldr	r2, [r7, #4]
 800ab2e:	7c12      	ldrb	r2, [r2, #16]
 800ab30:	f107 0108 	add.w	r1, r7, #8
 800ab34:	4610      	mov	r0, r2
 800ab36:	4798      	blx	r3
 800ab38:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800ab3a:	e029      	b.n	800ab90 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800ab3c:	6839      	ldr	r1, [r7, #0]
 800ab3e:	6878      	ldr	r0, [r7, #4]
 800ab40:	f000 fa2f 	bl	800afa2 <USBD_CtlError>
            err++;
 800ab44:	7afb      	ldrb	r3, [r7, #11]
 800ab46:	3301      	adds	r3, #1
 800ab48:	72fb      	strb	r3, [r7, #11]
          break;
 800ab4a:	e021      	b.n	800ab90 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800ab4c:	687b      	ldr	r3, [r7, #4]
 800ab4e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800ab52:	699b      	ldr	r3, [r3, #24]
 800ab54:	2b00      	cmp	r3, #0
 800ab56:	d00b      	beq.n	800ab70 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800ab58:	687b      	ldr	r3, [r7, #4]
 800ab5a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800ab5e:	699b      	ldr	r3, [r3, #24]
 800ab60:	687a      	ldr	r2, [r7, #4]
 800ab62:	7c12      	ldrb	r2, [r2, #16]
 800ab64:	f107 0108 	add.w	r1, r7, #8
 800ab68:	4610      	mov	r0, r2
 800ab6a:	4798      	blx	r3
 800ab6c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800ab6e:	e00f      	b.n	800ab90 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800ab70:	6839      	ldr	r1, [r7, #0]
 800ab72:	6878      	ldr	r0, [r7, #4]
 800ab74:	f000 fa15 	bl	800afa2 <USBD_CtlError>
            err++;
 800ab78:	7afb      	ldrb	r3, [r7, #11]
 800ab7a:	3301      	adds	r3, #1
 800ab7c:	72fb      	strb	r3, [r7, #11]
          break;
 800ab7e:	e007      	b.n	800ab90 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
#else
          USBD_CtlError(pdev, req);
 800ab80:	6839      	ldr	r1, [r7, #0]
 800ab82:	6878      	ldr	r0, [r7, #4]
 800ab84:	f000 fa0d 	bl	800afa2 <USBD_CtlError>
          err++;
 800ab88:	7afb      	ldrb	r3, [r7, #11]
 800ab8a:	3301      	adds	r3, #1
 800ab8c:	72fb      	strb	r3, [r7, #11]
#endif
      }
      break;
 800ab8e:	e038      	b.n	800ac02 <USBD_GetDescriptor+0x286>
 800ab90:	e037      	b.n	800ac02 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800ab92:	687b      	ldr	r3, [r7, #4]
 800ab94:	7c1b      	ldrb	r3, [r3, #16]
 800ab96:	2b00      	cmp	r3, #0
 800ab98:	d109      	bne.n	800abae <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800ab9a:	687b      	ldr	r3, [r7, #4]
 800ab9c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800aba0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800aba2:	f107 0208 	add.w	r2, r7, #8
 800aba6:	4610      	mov	r0, r2
 800aba8:	4798      	blx	r3
 800abaa:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800abac:	e029      	b.n	800ac02 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800abae:	6839      	ldr	r1, [r7, #0]
 800abb0:	6878      	ldr	r0, [r7, #4]
 800abb2:	f000 f9f6 	bl	800afa2 <USBD_CtlError>
        err++;
 800abb6:	7afb      	ldrb	r3, [r7, #11]
 800abb8:	3301      	adds	r3, #1
 800abba:	72fb      	strb	r3, [r7, #11]
      break;
 800abbc:	e021      	b.n	800ac02 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800abbe:	687b      	ldr	r3, [r7, #4]
 800abc0:	7c1b      	ldrb	r3, [r3, #16]
 800abc2:	2b00      	cmp	r3, #0
 800abc4:	d10d      	bne.n	800abe2 <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800abc6:	687b      	ldr	r3, [r7, #4]
 800abc8:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800abcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800abce:	f107 0208 	add.w	r2, r7, #8
 800abd2:	4610      	mov	r0, r2
 800abd4:	4798      	blx	r3
 800abd6:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800abd8:	68fb      	ldr	r3, [r7, #12]
 800abda:	3301      	adds	r3, #1
 800abdc:	2207      	movs	r2, #7
 800abde:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800abe0:	e00f      	b.n	800ac02 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800abe2:	6839      	ldr	r1, [r7, #0]
 800abe4:	6878      	ldr	r0, [r7, #4]
 800abe6:	f000 f9dc 	bl	800afa2 <USBD_CtlError>
        err++;
 800abea:	7afb      	ldrb	r3, [r7, #11]
 800abec:	3301      	adds	r3, #1
 800abee:	72fb      	strb	r3, [r7, #11]
      break;
 800abf0:	e007      	b.n	800ac02 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800abf2:	6839      	ldr	r1, [r7, #0]
 800abf4:	6878      	ldr	r0, [r7, #4]
 800abf6:	f000 f9d4 	bl	800afa2 <USBD_CtlError>
      err++;
 800abfa:	7afb      	ldrb	r3, [r7, #11]
 800abfc:	3301      	adds	r3, #1
 800abfe:	72fb      	strb	r3, [r7, #11]
      break;
 800ac00:	bf00      	nop
  }

  if (err != 0U)
 800ac02:	7afb      	ldrb	r3, [r7, #11]
 800ac04:	2b00      	cmp	r3, #0
 800ac06:	d11c      	bne.n	800ac42 <USBD_GetDescriptor+0x2c6>
  {
    return;
  }
  else
  {
    if ((len != 0U) && (req->wLength != 0U))
 800ac08:	893b      	ldrh	r3, [r7, #8]
 800ac0a:	2b00      	cmp	r3, #0
 800ac0c:	d011      	beq.n	800ac32 <USBD_GetDescriptor+0x2b6>
 800ac0e:	683b      	ldr	r3, [r7, #0]
 800ac10:	88db      	ldrh	r3, [r3, #6]
 800ac12:	2b00      	cmp	r3, #0
 800ac14:	d00d      	beq.n	800ac32 <USBD_GetDescriptor+0x2b6>
    {
      len = MIN(len, req->wLength);
 800ac16:	683b      	ldr	r3, [r7, #0]
 800ac18:	88da      	ldrh	r2, [r3, #6]
 800ac1a:	893b      	ldrh	r3, [r7, #8]
 800ac1c:	4293      	cmp	r3, r2
 800ac1e:	bf28      	it	cs
 800ac20:	4613      	movcs	r3, r2
 800ac22:	b29b      	uxth	r3, r3
 800ac24:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800ac26:	893b      	ldrh	r3, [r7, #8]
 800ac28:	461a      	mov	r2, r3
 800ac2a:	68f9      	ldr	r1, [r7, #12]
 800ac2c:	6878      	ldr	r0, [r7, #4]
 800ac2e:	f000 fa22 	bl	800b076 <USBD_CtlSendData>
    }

    if (req->wLength == 0U)
 800ac32:	683b      	ldr	r3, [r7, #0]
 800ac34:	88db      	ldrh	r3, [r3, #6]
 800ac36:	2b00      	cmp	r3, #0
 800ac38:	d104      	bne.n	800ac44 <USBD_GetDescriptor+0x2c8>
    {
      (void)USBD_CtlSendStatus(pdev);
 800ac3a:	6878      	ldr	r0, [r7, #4]
 800ac3c:	f000 fa79 	bl	800b132 <USBD_CtlSendStatus>
 800ac40:	e000      	b.n	800ac44 <USBD_GetDescriptor+0x2c8>
    return;
 800ac42:	bf00      	nop
    }
  }
}
 800ac44:	3710      	adds	r7, #16
 800ac46:	46bd      	mov	sp, r7
 800ac48:	bd80      	pop	{r7, pc}
 800ac4a:	bf00      	nop

0800ac4c <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800ac4c:	b580      	push	{r7, lr}
 800ac4e:	b084      	sub	sp, #16
 800ac50:	af00      	add	r7, sp, #0
 800ac52:	6078      	str	r0, [r7, #4]
 800ac54:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800ac56:	683b      	ldr	r3, [r7, #0]
 800ac58:	889b      	ldrh	r3, [r3, #4]
 800ac5a:	2b00      	cmp	r3, #0
 800ac5c:	d130      	bne.n	800acc0 <USBD_SetAddress+0x74>
 800ac5e:	683b      	ldr	r3, [r7, #0]
 800ac60:	88db      	ldrh	r3, [r3, #6]
 800ac62:	2b00      	cmp	r3, #0
 800ac64:	d12c      	bne.n	800acc0 <USBD_SetAddress+0x74>
 800ac66:	683b      	ldr	r3, [r7, #0]
 800ac68:	885b      	ldrh	r3, [r3, #2]
 800ac6a:	2b7f      	cmp	r3, #127	; 0x7f
 800ac6c:	d828      	bhi.n	800acc0 <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800ac6e:	683b      	ldr	r3, [r7, #0]
 800ac70:	885b      	ldrh	r3, [r3, #2]
 800ac72:	b2db      	uxtb	r3, r3
 800ac74:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ac78:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ac7a:	687b      	ldr	r3, [r7, #4]
 800ac7c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ac80:	2b03      	cmp	r3, #3
 800ac82:	d104      	bne.n	800ac8e <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 800ac84:	6839      	ldr	r1, [r7, #0]
 800ac86:	6878      	ldr	r0, [r7, #4]
 800ac88:	f000 f98b 	bl	800afa2 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ac8c:	e01d      	b.n	800acca <USBD_SetAddress+0x7e>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800ac8e:	687b      	ldr	r3, [r7, #4]
 800ac90:	7bfa      	ldrb	r2, [r7, #15]
 800ac92:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 800ac96:	7bfb      	ldrb	r3, [r7, #15]
 800ac98:	4619      	mov	r1, r3
 800ac9a:	6878      	ldr	r0, [r7, #4]
 800ac9c:	f000 fe48 	bl	800b930 <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 800aca0:	6878      	ldr	r0, [r7, #4]
 800aca2:	f000 fa46 	bl	800b132 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800aca6:	7bfb      	ldrb	r3, [r7, #15]
 800aca8:	2b00      	cmp	r3, #0
 800acaa:	d004      	beq.n	800acb6 <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800acac:	687b      	ldr	r3, [r7, #4]
 800acae:	2202      	movs	r2, #2
 800acb0:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800acb4:	e009      	b.n	800acca <USBD_SetAddress+0x7e>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800acb6:	687b      	ldr	r3, [r7, #4]
 800acb8:	2201      	movs	r2, #1
 800acba:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800acbe:	e004      	b.n	800acca <USBD_SetAddress+0x7e>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800acc0:	6839      	ldr	r1, [r7, #0]
 800acc2:	6878      	ldr	r0, [r7, #4]
 800acc4:	f000 f96d 	bl	800afa2 <USBD_CtlError>
  }
}
 800acc8:	bf00      	nop
 800acca:	bf00      	nop
 800accc:	3710      	adds	r7, #16
 800acce:	46bd      	mov	sp, r7
 800acd0:	bd80      	pop	{r7, pc}
	...

0800acd4 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800acd4:	b580      	push	{r7, lr}
 800acd6:	b082      	sub	sp, #8
 800acd8:	af00      	add	r7, sp, #0
 800acda:	6078      	str	r0, [r7, #4]
 800acdc:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800acde:	683b      	ldr	r3, [r7, #0]
 800ace0:	885b      	ldrh	r3, [r3, #2]
 800ace2:	b2da      	uxtb	r2, r3
 800ace4:	4b41      	ldr	r3, [pc, #260]	; (800adec <USBD_SetConfig+0x118>)
 800ace6:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800ace8:	4b40      	ldr	r3, [pc, #256]	; (800adec <USBD_SetConfig+0x118>)
 800acea:	781b      	ldrb	r3, [r3, #0]
 800acec:	2b01      	cmp	r3, #1
 800acee:	d904      	bls.n	800acfa <USBD_SetConfig+0x26>
  {
    USBD_CtlError(pdev, req);
 800acf0:	6839      	ldr	r1, [r7, #0]
 800acf2:	6878      	ldr	r0, [r7, #4]
 800acf4:	f000 f955 	bl	800afa2 <USBD_CtlError>
 800acf8:	e075      	b.n	800ade6 <USBD_SetConfig+0x112>
  }
  else
  {
    switch (pdev->dev_state)
 800acfa:	687b      	ldr	r3, [r7, #4]
 800acfc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ad00:	2b02      	cmp	r3, #2
 800ad02:	d002      	beq.n	800ad0a <USBD_SetConfig+0x36>
 800ad04:	2b03      	cmp	r3, #3
 800ad06:	d023      	beq.n	800ad50 <USBD_SetConfig+0x7c>
 800ad08:	e062      	b.n	800add0 <USBD_SetConfig+0xfc>
    {
      case USBD_STATE_ADDRESSED:
        if (cfgidx)
 800ad0a:	4b38      	ldr	r3, [pc, #224]	; (800adec <USBD_SetConfig+0x118>)
 800ad0c:	781b      	ldrb	r3, [r3, #0]
 800ad0e:	2b00      	cmp	r3, #0
 800ad10:	d01a      	beq.n	800ad48 <USBD_SetConfig+0x74>
        {
          pdev->dev_config = cfgidx;
 800ad12:	4b36      	ldr	r3, [pc, #216]	; (800adec <USBD_SetConfig+0x118>)
 800ad14:	781b      	ldrb	r3, [r3, #0]
 800ad16:	461a      	mov	r2, r3
 800ad18:	687b      	ldr	r3, [r7, #4]
 800ad1a:	605a      	str	r2, [r3, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800ad1c:	687b      	ldr	r3, [r7, #4]
 800ad1e:	2203      	movs	r2, #3
 800ad20:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800ad24:	4b31      	ldr	r3, [pc, #196]	; (800adec <USBD_SetConfig+0x118>)
 800ad26:	781b      	ldrb	r3, [r3, #0]
 800ad28:	4619      	mov	r1, r3
 800ad2a:	6878      	ldr	r0, [r7, #4]
 800ad2c:	f7ff f9e7 	bl	800a0fe <USBD_SetClassConfig>
 800ad30:	4603      	mov	r3, r0
 800ad32:	2b02      	cmp	r3, #2
 800ad34:	d104      	bne.n	800ad40 <USBD_SetConfig+0x6c>
          {
            USBD_CtlError(pdev, req);
 800ad36:	6839      	ldr	r1, [r7, #0]
 800ad38:	6878      	ldr	r0, [r7, #4]
 800ad3a:	f000 f932 	bl	800afa2 <USBD_CtlError>
            return;
 800ad3e:	e052      	b.n	800ade6 <USBD_SetConfig+0x112>
          }
          USBD_CtlSendStatus(pdev);
 800ad40:	6878      	ldr	r0, [r7, #4]
 800ad42:	f000 f9f6 	bl	800b132 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 800ad46:	e04e      	b.n	800ade6 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800ad48:	6878      	ldr	r0, [r7, #4]
 800ad4a:	f000 f9f2 	bl	800b132 <USBD_CtlSendStatus>
        break;
 800ad4e:	e04a      	b.n	800ade6 <USBD_SetConfig+0x112>

      case USBD_STATE_CONFIGURED:
        if (cfgidx == 0U)
 800ad50:	4b26      	ldr	r3, [pc, #152]	; (800adec <USBD_SetConfig+0x118>)
 800ad52:	781b      	ldrb	r3, [r3, #0]
 800ad54:	2b00      	cmp	r3, #0
 800ad56:	d112      	bne.n	800ad7e <USBD_SetConfig+0xaa>
        {
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800ad58:	687b      	ldr	r3, [r7, #4]
 800ad5a:	2202      	movs	r2, #2
 800ad5c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          pdev->dev_config = cfgidx;
 800ad60:	4b22      	ldr	r3, [pc, #136]	; (800adec <USBD_SetConfig+0x118>)
 800ad62:	781b      	ldrb	r3, [r3, #0]
 800ad64:	461a      	mov	r2, r3
 800ad66:	687b      	ldr	r3, [r7, #4]
 800ad68:	605a      	str	r2, [r3, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 800ad6a:	4b20      	ldr	r3, [pc, #128]	; (800adec <USBD_SetConfig+0x118>)
 800ad6c:	781b      	ldrb	r3, [r3, #0]
 800ad6e:	4619      	mov	r1, r3
 800ad70:	6878      	ldr	r0, [r7, #4]
 800ad72:	f7ff f9e3 	bl	800a13c <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 800ad76:	6878      	ldr	r0, [r7, #4]
 800ad78:	f000 f9db 	bl	800b132 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 800ad7c:	e033      	b.n	800ade6 <USBD_SetConfig+0x112>
        else if (cfgidx != pdev->dev_config)
 800ad7e:	4b1b      	ldr	r3, [pc, #108]	; (800adec <USBD_SetConfig+0x118>)
 800ad80:	781b      	ldrb	r3, [r3, #0]
 800ad82:	461a      	mov	r2, r3
 800ad84:	687b      	ldr	r3, [r7, #4]
 800ad86:	685b      	ldr	r3, [r3, #4]
 800ad88:	429a      	cmp	r2, r3
 800ad8a:	d01d      	beq.n	800adc8 <USBD_SetConfig+0xf4>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800ad8c:	687b      	ldr	r3, [r7, #4]
 800ad8e:	685b      	ldr	r3, [r3, #4]
 800ad90:	b2db      	uxtb	r3, r3
 800ad92:	4619      	mov	r1, r3
 800ad94:	6878      	ldr	r0, [r7, #4]
 800ad96:	f7ff f9d1 	bl	800a13c <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 800ad9a:	4b14      	ldr	r3, [pc, #80]	; (800adec <USBD_SetConfig+0x118>)
 800ad9c:	781b      	ldrb	r3, [r3, #0]
 800ad9e:	461a      	mov	r2, r3
 800ada0:	687b      	ldr	r3, [r7, #4]
 800ada2:	605a      	str	r2, [r3, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800ada4:	4b11      	ldr	r3, [pc, #68]	; (800adec <USBD_SetConfig+0x118>)
 800ada6:	781b      	ldrb	r3, [r3, #0]
 800ada8:	4619      	mov	r1, r3
 800adaa:	6878      	ldr	r0, [r7, #4]
 800adac:	f7ff f9a7 	bl	800a0fe <USBD_SetClassConfig>
 800adb0:	4603      	mov	r3, r0
 800adb2:	2b02      	cmp	r3, #2
 800adb4:	d104      	bne.n	800adc0 <USBD_SetConfig+0xec>
            USBD_CtlError(pdev, req);
 800adb6:	6839      	ldr	r1, [r7, #0]
 800adb8:	6878      	ldr	r0, [r7, #4]
 800adba:	f000 f8f2 	bl	800afa2 <USBD_CtlError>
            return;
 800adbe:	e012      	b.n	800ade6 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800adc0:	6878      	ldr	r0, [r7, #4]
 800adc2:	f000 f9b6 	bl	800b132 <USBD_CtlSendStatus>
        break;
 800adc6:	e00e      	b.n	800ade6 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800adc8:	6878      	ldr	r0, [r7, #4]
 800adca:	f000 f9b2 	bl	800b132 <USBD_CtlSendStatus>
        break;
 800adce:	e00a      	b.n	800ade6 <USBD_SetConfig+0x112>

      default:
        USBD_CtlError(pdev, req);
 800add0:	6839      	ldr	r1, [r7, #0]
 800add2:	6878      	ldr	r0, [r7, #4]
 800add4:	f000 f8e5 	bl	800afa2 <USBD_CtlError>
        USBD_ClrClassConfig(pdev, cfgidx);
 800add8:	4b04      	ldr	r3, [pc, #16]	; (800adec <USBD_SetConfig+0x118>)
 800adda:	781b      	ldrb	r3, [r3, #0]
 800addc:	4619      	mov	r1, r3
 800adde:	6878      	ldr	r0, [r7, #4]
 800ade0:	f7ff f9ac 	bl	800a13c <USBD_ClrClassConfig>
        break;
 800ade4:	bf00      	nop
    }
  }
}
 800ade6:	3708      	adds	r7, #8
 800ade8:	46bd      	mov	sp, r7
 800adea:	bd80      	pop	{r7, pc}
 800adec:	2000037c 	.word	0x2000037c

0800adf0 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800adf0:	b580      	push	{r7, lr}
 800adf2:	b082      	sub	sp, #8
 800adf4:	af00      	add	r7, sp, #0
 800adf6:	6078      	str	r0, [r7, #4]
 800adf8:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800adfa:	683b      	ldr	r3, [r7, #0]
 800adfc:	88db      	ldrh	r3, [r3, #6]
 800adfe:	2b01      	cmp	r3, #1
 800ae00:	d004      	beq.n	800ae0c <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800ae02:	6839      	ldr	r1, [r7, #0]
 800ae04:	6878      	ldr	r0, [r7, #4]
 800ae06:	f000 f8cc 	bl	800afa2 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800ae0a:	e022      	b.n	800ae52 <USBD_GetConfig+0x62>
    switch (pdev->dev_state)
 800ae0c:	687b      	ldr	r3, [r7, #4]
 800ae0e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ae12:	2b02      	cmp	r3, #2
 800ae14:	dc02      	bgt.n	800ae1c <USBD_GetConfig+0x2c>
 800ae16:	2b00      	cmp	r3, #0
 800ae18:	dc03      	bgt.n	800ae22 <USBD_GetConfig+0x32>
 800ae1a:	e015      	b.n	800ae48 <USBD_GetConfig+0x58>
 800ae1c:	2b03      	cmp	r3, #3
 800ae1e:	d00b      	beq.n	800ae38 <USBD_GetConfig+0x48>
 800ae20:	e012      	b.n	800ae48 <USBD_GetConfig+0x58>
        pdev->dev_default_config = 0U;
 800ae22:	687b      	ldr	r3, [r7, #4]
 800ae24:	2200      	movs	r2, #0
 800ae26:	609a      	str	r2, [r3, #8]
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 800ae28:	687b      	ldr	r3, [r7, #4]
 800ae2a:	3308      	adds	r3, #8
 800ae2c:	2201      	movs	r2, #1
 800ae2e:	4619      	mov	r1, r3
 800ae30:	6878      	ldr	r0, [r7, #4]
 800ae32:	f000 f920 	bl	800b076 <USBD_CtlSendData>
        break;
 800ae36:	e00c      	b.n	800ae52 <USBD_GetConfig+0x62>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 800ae38:	687b      	ldr	r3, [r7, #4]
 800ae3a:	3304      	adds	r3, #4
 800ae3c:	2201      	movs	r2, #1
 800ae3e:	4619      	mov	r1, r3
 800ae40:	6878      	ldr	r0, [r7, #4]
 800ae42:	f000 f918 	bl	800b076 <USBD_CtlSendData>
        break;
 800ae46:	e004      	b.n	800ae52 <USBD_GetConfig+0x62>
        USBD_CtlError(pdev, req);
 800ae48:	6839      	ldr	r1, [r7, #0]
 800ae4a:	6878      	ldr	r0, [r7, #4]
 800ae4c:	f000 f8a9 	bl	800afa2 <USBD_CtlError>
        break;
 800ae50:	bf00      	nop
}
 800ae52:	bf00      	nop
 800ae54:	3708      	adds	r7, #8
 800ae56:	46bd      	mov	sp, r7
 800ae58:	bd80      	pop	{r7, pc}

0800ae5a <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ae5a:	b580      	push	{r7, lr}
 800ae5c:	b082      	sub	sp, #8
 800ae5e:	af00      	add	r7, sp, #0
 800ae60:	6078      	str	r0, [r7, #4]
 800ae62:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800ae64:	687b      	ldr	r3, [r7, #4]
 800ae66:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ae6a:	3b01      	subs	r3, #1
 800ae6c:	2b02      	cmp	r3, #2
 800ae6e:	d81e      	bhi.n	800aeae <USBD_GetStatus+0x54>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800ae70:	683b      	ldr	r3, [r7, #0]
 800ae72:	88db      	ldrh	r3, [r3, #6]
 800ae74:	2b02      	cmp	r3, #2
 800ae76:	d004      	beq.n	800ae82 <USBD_GetStatus+0x28>
      {
        USBD_CtlError(pdev, req);
 800ae78:	6839      	ldr	r1, [r7, #0]
 800ae7a:	6878      	ldr	r0, [r7, #4]
 800ae7c:	f000 f891 	bl	800afa2 <USBD_CtlError>
        break;
 800ae80:	e01a      	b.n	800aeb8 <USBD_GetStatus+0x5e>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800ae82:	687b      	ldr	r3, [r7, #4]
 800ae84:	2201      	movs	r2, #1
 800ae86:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup)
 800ae88:	687b      	ldr	r3, [r7, #4]
 800ae8a:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 800ae8e:	2b00      	cmp	r3, #0
 800ae90:	d005      	beq.n	800ae9e <USBD_GetStatus+0x44>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800ae92:	687b      	ldr	r3, [r7, #4]
 800ae94:	68db      	ldr	r3, [r3, #12]
 800ae96:	f043 0202 	orr.w	r2, r3, #2
 800ae9a:	687b      	ldr	r3, [r7, #4]
 800ae9c:	60da      	str	r2, [r3, #12]
      }

      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 800ae9e:	687b      	ldr	r3, [r7, #4]
 800aea0:	330c      	adds	r3, #12
 800aea2:	2202      	movs	r2, #2
 800aea4:	4619      	mov	r1, r3
 800aea6:	6878      	ldr	r0, [r7, #4]
 800aea8:	f000 f8e5 	bl	800b076 <USBD_CtlSendData>
      break;
 800aeac:	e004      	b.n	800aeb8 <USBD_GetStatus+0x5e>

    default:
      USBD_CtlError(pdev, req);
 800aeae:	6839      	ldr	r1, [r7, #0]
 800aeb0:	6878      	ldr	r0, [r7, #4]
 800aeb2:	f000 f876 	bl	800afa2 <USBD_CtlError>
      break;
 800aeb6:	bf00      	nop
  }
}
 800aeb8:	bf00      	nop
 800aeba:	3708      	adds	r7, #8
 800aebc:	46bd      	mov	sp, r7
 800aebe:	bd80      	pop	{r7, pc}

0800aec0 <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800aec0:	b580      	push	{r7, lr}
 800aec2:	b082      	sub	sp, #8
 800aec4:	af00      	add	r7, sp, #0
 800aec6:	6078      	str	r0, [r7, #4]
 800aec8:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800aeca:	683b      	ldr	r3, [r7, #0]
 800aecc:	885b      	ldrh	r3, [r3, #2]
 800aece:	2b01      	cmp	r3, #1
 800aed0:	d106      	bne.n	800aee0 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800aed2:	687b      	ldr	r3, [r7, #4]
 800aed4:	2201      	movs	r2, #1
 800aed6:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    USBD_CtlSendStatus(pdev);
 800aeda:	6878      	ldr	r0, [r7, #4]
 800aedc:	f000 f929 	bl	800b132 <USBD_CtlSendStatus>
  }
}
 800aee0:	bf00      	nop
 800aee2:	3708      	adds	r7, #8
 800aee4:	46bd      	mov	sp, r7
 800aee6:	bd80      	pop	{r7, pc}

0800aee8 <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800aee8:	b580      	push	{r7, lr}
 800aeea:	b082      	sub	sp, #8
 800aeec:	af00      	add	r7, sp, #0
 800aeee:	6078      	str	r0, [r7, #4]
 800aef0:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800aef2:	687b      	ldr	r3, [r7, #4]
 800aef4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800aef8:	3b01      	subs	r3, #1
 800aefa:	2b02      	cmp	r3, #2
 800aefc:	d80b      	bhi.n	800af16 <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800aefe:	683b      	ldr	r3, [r7, #0]
 800af00:	885b      	ldrh	r3, [r3, #2]
 800af02:	2b01      	cmp	r3, #1
 800af04:	d10c      	bne.n	800af20 <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 800af06:	687b      	ldr	r3, [r7, #4]
 800af08:	2200      	movs	r2, #0
 800af0a:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        USBD_CtlSendStatus(pdev);
 800af0e:	6878      	ldr	r0, [r7, #4]
 800af10:	f000 f90f 	bl	800b132 <USBD_CtlSendStatus>
      }
      break;
 800af14:	e004      	b.n	800af20 <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 800af16:	6839      	ldr	r1, [r7, #0]
 800af18:	6878      	ldr	r0, [r7, #4]
 800af1a:	f000 f842 	bl	800afa2 <USBD_CtlError>
      break;
 800af1e:	e000      	b.n	800af22 <USBD_ClrFeature+0x3a>
      break;
 800af20:	bf00      	nop
  }
}
 800af22:	bf00      	nop
 800af24:	3708      	adds	r7, #8
 800af26:	46bd      	mov	sp, r7
 800af28:	bd80      	pop	{r7, pc}

0800af2a <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800af2a:	b480      	push	{r7}
 800af2c:	b083      	sub	sp, #12
 800af2e:	af00      	add	r7, sp, #0
 800af30:	6078      	str	r0, [r7, #4]
 800af32:	6039      	str	r1, [r7, #0]
  req->bmRequest = *(uint8_t *)(pdata);
 800af34:	683b      	ldr	r3, [r7, #0]
 800af36:	781a      	ldrb	r2, [r3, #0]
 800af38:	687b      	ldr	r3, [r7, #4]
 800af3a:	701a      	strb	r2, [r3, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 800af3c:	683b      	ldr	r3, [r7, #0]
 800af3e:	785a      	ldrb	r2, [r3, #1]
 800af40:	687b      	ldr	r3, [r7, #4]
 800af42:	705a      	strb	r2, [r3, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 800af44:	683b      	ldr	r3, [r7, #0]
 800af46:	3302      	adds	r3, #2
 800af48:	781b      	ldrb	r3, [r3, #0]
 800af4a:	b29a      	uxth	r2, r3
 800af4c:	683b      	ldr	r3, [r7, #0]
 800af4e:	3303      	adds	r3, #3
 800af50:	781b      	ldrb	r3, [r3, #0]
 800af52:	b29b      	uxth	r3, r3
 800af54:	021b      	lsls	r3, r3, #8
 800af56:	b29b      	uxth	r3, r3
 800af58:	4413      	add	r3, r2
 800af5a:	b29a      	uxth	r2, r3
 800af5c:	687b      	ldr	r3, [r7, #4]
 800af5e:	805a      	strh	r2, [r3, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 800af60:	683b      	ldr	r3, [r7, #0]
 800af62:	3304      	adds	r3, #4
 800af64:	781b      	ldrb	r3, [r3, #0]
 800af66:	b29a      	uxth	r2, r3
 800af68:	683b      	ldr	r3, [r7, #0]
 800af6a:	3305      	adds	r3, #5
 800af6c:	781b      	ldrb	r3, [r3, #0]
 800af6e:	b29b      	uxth	r3, r3
 800af70:	021b      	lsls	r3, r3, #8
 800af72:	b29b      	uxth	r3, r3
 800af74:	4413      	add	r3, r2
 800af76:	b29a      	uxth	r2, r3
 800af78:	687b      	ldr	r3, [r7, #4]
 800af7a:	809a      	strh	r2, [r3, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 800af7c:	683b      	ldr	r3, [r7, #0]
 800af7e:	3306      	adds	r3, #6
 800af80:	781b      	ldrb	r3, [r3, #0]
 800af82:	b29a      	uxth	r2, r3
 800af84:	683b      	ldr	r3, [r7, #0]
 800af86:	3307      	adds	r3, #7
 800af88:	781b      	ldrb	r3, [r3, #0]
 800af8a:	b29b      	uxth	r3, r3
 800af8c:	021b      	lsls	r3, r3, #8
 800af8e:	b29b      	uxth	r3, r3
 800af90:	4413      	add	r3, r2
 800af92:	b29a      	uxth	r2, r3
 800af94:	687b      	ldr	r3, [r7, #4]
 800af96:	80da      	strh	r2, [r3, #6]

}
 800af98:	bf00      	nop
 800af9a:	370c      	adds	r7, #12
 800af9c:	46bd      	mov	sp, r7
 800af9e:	bc80      	pop	{r7}
 800afa0:	4770      	bx	lr

0800afa2 <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
                   USBD_SetupReqTypedef *req)
{
 800afa2:	b580      	push	{r7, lr}
 800afa4:	b082      	sub	sp, #8
 800afa6:	af00      	add	r7, sp, #0
 800afa8:	6078      	str	r0, [r7, #4]
 800afaa:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev, 0x80U);
 800afac:	2180      	movs	r1, #128	; 0x80
 800afae:	6878      	ldr	r0, [r7, #4]
 800afb0:	f000 fc54 	bl	800b85c <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 800afb4:	2100      	movs	r1, #0
 800afb6:	6878      	ldr	r0, [r7, #4]
 800afb8:	f000 fc50 	bl	800b85c <USBD_LL_StallEP>
}
 800afbc:	bf00      	nop
 800afbe:	3708      	adds	r7, #8
 800afc0:	46bd      	mov	sp, r7
 800afc2:	bd80      	pop	{r7, pc}

0800afc4 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800afc4:	b580      	push	{r7, lr}
 800afc6:	b086      	sub	sp, #24
 800afc8:	af00      	add	r7, sp, #0
 800afca:	60f8      	str	r0, [r7, #12]
 800afcc:	60b9      	str	r1, [r7, #8]
 800afce:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800afd0:	2300      	movs	r3, #0
 800afd2:	75fb      	strb	r3, [r7, #23]

  if (desc != NULL)
 800afd4:	68fb      	ldr	r3, [r7, #12]
 800afd6:	2b00      	cmp	r3, #0
 800afd8:	d032      	beq.n	800b040 <USBD_GetString+0x7c>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 800afda:	68f8      	ldr	r0, [r7, #12]
 800afdc:	f000 f834 	bl	800b048 <USBD_GetLen>
 800afe0:	4603      	mov	r3, r0
 800afe2:	3301      	adds	r3, #1
 800afe4:	b29b      	uxth	r3, r3
 800afe6:	005b      	lsls	r3, r3, #1
 800afe8:	b29a      	uxth	r2, r3
 800afea:	687b      	ldr	r3, [r7, #4]
 800afec:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 800afee:	7dfb      	ldrb	r3, [r7, #23]
 800aff0:	1c5a      	adds	r2, r3, #1
 800aff2:	75fa      	strb	r2, [r7, #23]
 800aff4:	461a      	mov	r2, r3
 800aff6:	68bb      	ldr	r3, [r7, #8]
 800aff8:	4413      	add	r3, r2
 800affa:	687a      	ldr	r2, [r7, #4]
 800affc:	7812      	ldrb	r2, [r2, #0]
 800affe:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 800b000:	7dfb      	ldrb	r3, [r7, #23]
 800b002:	1c5a      	adds	r2, r3, #1
 800b004:	75fa      	strb	r2, [r7, #23]
 800b006:	461a      	mov	r2, r3
 800b008:	68bb      	ldr	r3, [r7, #8]
 800b00a:	4413      	add	r3, r2
 800b00c:	2203      	movs	r2, #3
 800b00e:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 800b010:	e012      	b.n	800b038 <USBD_GetString+0x74>
    {
      unicode[idx++] = *desc++;
 800b012:	68fb      	ldr	r3, [r7, #12]
 800b014:	1c5a      	adds	r2, r3, #1
 800b016:	60fa      	str	r2, [r7, #12]
 800b018:	7dfa      	ldrb	r2, [r7, #23]
 800b01a:	1c51      	adds	r1, r2, #1
 800b01c:	75f9      	strb	r1, [r7, #23]
 800b01e:	4611      	mov	r1, r2
 800b020:	68ba      	ldr	r2, [r7, #8]
 800b022:	440a      	add	r2, r1
 800b024:	781b      	ldrb	r3, [r3, #0]
 800b026:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 800b028:	7dfb      	ldrb	r3, [r7, #23]
 800b02a:	1c5a      	adds	r2, r3, #1
 800b02c:	75fa      	strb	r2, [r7, #23]
 800b02e:	461a      	mov	r2, r3
 800b030:	68bb      	ldr	r3, [r7, #8]
 800b032:	4413      	add	r3, r2
 800b034:	2200      	movs	r2, #0
 800b036:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 800b038:	68fb      	ldr	r3, [r7, #12]
 800b03a:	781b      	ldrb	r3, [r3, #0]
 800b03c:	2b00      	cmp	r3, #0
 800b03e:	d1e8      	bne.n	800b012 <USBD_GetString+0x4e>
    }
  }
}
 800b040:	bf00      	nop
 800b042:	3718      	adds	r7, #24
 800b044:	46bd      	mov	sp, r7
 800b046:	bd80      	pop	{r7, pc}

0800b048 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800b048:	b480      	push	{r7}
 800b04a:	b085      	sub	sp, #20
 800b04c:	af00      	add	r7, sp, #0
 800b04e:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800b050:	2300      	movs	r3, #0
 800b052:	73fb      	strb	r3, [r7, #15]

  while (*buf != '\0')
 800b054:	e005      	b.n	800b062 <USBD_GetLen+0x1a>
  {
    len++;
 800b056:	7bfb      	ldrb	r3, [r7, #15]
 800b058:	3301      	adds	r3, #1
 800b05a:	73fb      	strb	r3, [r7, #15]
    buf++;
 800b05c:	687b      	ldr	r3, [r7, #4]
 800b05e:	3301      	adds	r3, #1
 800b060:	607b      	str	r3, [r7, #4]
  while (*buf != '\0')
 800b062:	687b      	ldr	r3, [r7, #4]
 800b064:	781b      	ldrb	r3, [r3, #0]
 800b066:	2b00      	cmp	r3, #0
 800b068:	d1f5      	bne.n	800b056 <USBD_GetLen+0xe>
  }

  return len;
 800b06a:	7bfb      	ldrb	r3, [r7, #15]
}
 800b06c:	4618      	mov	r0, r3
 800b06e:	3714      	adds	r7, #20
 800b070:	46bd      	mov	sp, r7
 800b072:	bc80      	pop	{r7}
 800b074:	4770      	bx	lr

0800b076 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 800b076:	b580      	push	{r7, lr}
 800b078:	b084      	sub	sp, #16
 800b07a:	af00      	add	r7, sp, #0
 800b07c:	60f8      	str	r0, [r7, #12]
 800b07e:	60b9      	str	r1, [r7, #8]
 800b080:	4613      	mov	r3, r2
 800b082:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800b084:	68fb      	ldr	r3, [r7, #12]
 800b086:	2202      	movs	r2, #2
 800b088:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 800b08c:	88fa      	ldrh	r2, [r7, #6]
 800b08e:	68fb      	ldr	r3, [r7, #12]
 800b090:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 800b092:	88fa      	ldrh	r2, [r7, #6]
 800b094:	68fb      	ldr	r3, [r7, #12]
 800b096:	621a      	str	r2, [r3, #32]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800b098:	88fb      	ldrh	r3, [r7, #6]
 800b09a:	68ba      	ldr	r2, [r7, #8]
 800b09c:	2100      	movs	r1, #0
 800b09e:	68f8      	ldr	r0, [r7, #12]
 800b0a0:	f000 fc65 	bl	800b96e <USBD_LL_Transmit>

  return USBD_OK;
 800b0a4:	2300      	movs	r3, #0
}
 800b0a6:	4618      	mov	r0, r3
 800b0a8:	3710      	adds	r7, #16
 800b0aa:	46bd      	mov	sp, r7
 800b0ac:	bd80      	pop	{r7, pc}

0800b0ae <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 800b0ae:	b580      	push	{r7, lr}
 800b0b0:	b084      	sub	sp, #16
 800b0b2:	af00      	add	r7, sp, #0
 800b0b4:	60f8      	str	r0, [r7, #12]
 800b0b6:	60b9      	str	r1, [r7, #8]
 800b0b8:	4613      	mov	r3, r2
 800b0ba:	80fb      	strh	r3, [r7, #6]
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800b0bc:	88fb      	ldrh	r3, [r7, #6]
 800b0be:	68ba      	ldr	r2, [r7, #8]
 800b0c0:	2100      	movs	r1, #0
 800b0c2:	68f8      	ldr	r0, [r7, #12]
 800b0c4:	f000 fc53 	bl	800b96e <USBD_LL_Transmit>

  return USBD_OK;
 800b0c8:	2300      	movs	r3, #0
}
 800b0ca:	4618      	mov	r0, r3
 800b0cc:	3710      	adds	r7, #16
 800b0ce:	46bd      	mov	sp, r7
 800b0d0:	bd80      	pop	{r7, pc}

0800b0d2 <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint16_t len)
{
 800b0d2:	b580      	push	{r7, lr}
 800b0d4:	b084      	sub	sp, #16
 800b0d6:	af00      	add	r7, sp, #0
 800b0d8:	60f8      	str	r0, [r7, #12]
 800b0da:	60b9      	str	r1, [r7, #8]
 800b0dc:	4613      	mov	r3, r2
 800b0de:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800b0e0:	68fb      	ldr	r3, [r7, #12]
 800b0e2:	2203      	movs	r2, #3
 800b0e4:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 800b0e8:	88fa      	ldrh	r2, [r7, #6]
 800b0ea:	68fb      	ldr	r3, [r7, #12]
 800b0ec:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
  pdev->ep_out[0].rem_length   = len;
 800b0f0:	88fa      	ldrh	r2, [r7, #6]
 800b0f2:	68fb      	ldr	r3, [r7, #12]
 800b0f4:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800b0f8:	88fb      	ldrh	r3, [r7, #6]
 800b0fa:	68ba      	ldr	r2, [r7, #8]
 800b0fc:	2100      	movs	r1, #0
 800b0fe:	68f8      	ldr	r0, [r7, #12]
 800b100:	f000 fc58 	bl	800b9b4 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800b104:	2300      	movs	r3, #0
}
 800b106:	4618      	mov	r0, r3
 800b108:	3710      	adds	r7, #16
 800b10a:	46bd      	mov	sp, r7
 800b10c:	bd80      	pop	{r7, pc}

0800b10e <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 800b10e:	b580      	push	{r7, lr}
 800b110:	b084      	sub	sp, #16
 800b112:	af00      	add	r7, sp, #0
 800b114:	60f8      	str	r0, [r7, #12]
 800b116:	60b9      	str	r1, [r7, #8]
 800b118:	4613      	mov	r3, r2
 800b11a:	80fb      	strh	r3, [r7, #6]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800b11c:	88fb      	ldrh	r3, [r7, #6]
 800b11e:	68ba      	ldr	r2, [r7, #8]
 800b120:	2100      	movs	r1, #0
 800b122:	68f8      	ldr	r0, [r7, #12]
 800b124:	f000 fc46 	bl	800b9b4 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800b128:	2300      	movs	r3, #0
}
 800b12a:	4618      	mov	r0, r3
 800b12c:	3710      	adds	r7, #16
 800b12e:	46bd      	mov	sp, r7
 800b130:	bd80      	pop	{r7, pc}

0800b132 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800b132:	b580      	push	{r7, lr}
 800b134:	b082      	sub	sp, #8
 800b136:	af00      	add	r7, sp, #0
 800b138:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800b13a:	687b      	ldr	r3, [r7, #4]
 800b13c:	2204      	movs	r2, #4
 800b13e:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800b142:	2300      	movs	r3, #0
 800b144:	2200      	movs	r2, #0
 800b146:	2100      	movs	r1, #0
 800b148:	6878      	ldr	r0, [r7, #4]
 800b14a:	f000 fc10 	bl	800b96e <USBD_LL_Transmit>

  return USBD_OK;
 800b14e:	2300      	movs	r3, #0
}
 800b150:	4618      	mov	r0, r3
 800b152:	3708      	adds	r7, #8
 800b154:	46bd      	mov	sp, r7
 800b156:	bd80      	pop	{r7, pc}

0800b158 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800b158:	b580      	push	{r7, lr}
 800b15a:	b082      	sub	sp, #8
 800b15c:	af00      	add	r7, sp, #0
 800b15e:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800b160:	687b      	ldr	r3, [r7, #4]
 800b162:	2205      	movs	r2, #5
 800b164:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800b168:	2300      	movs	r3, #0
 800b16a:	2200      	movs	r2, #0
 800b16c:	2100      	movs	r1, #0
 800b16e:	6878      	ldr	r0, [r7, #4]
 800b170:	f000 fc20 	bl	800b9b4 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800b174:	2300      	movs	r3, #0
}
 800b176:	4618      	mov	r0, r3
 800b178:	3708      	adds	r7, #8
 800b17a:	46bd      	mov	sp, r7
 800b17c:	bd80      	pop	{r7, pc}
	...

0800b180 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800b180:	b580      	push	{r7, lr}
 800b182:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800b184:	2200      	movs	r2, #0
 800b186:	4912      	ldr	r1, [pc, #72]	; (800b1d0 <MX_USB_DEVICE_Init+0x50>)
 800b188:	4812      	ldr	r0, [pc, #72]	; (800b1d4 <MX_USB_DEVICE_Init+0x54>)
 800b18a:	f7fe ff5e 	bl	800a04a <USBD_Init>
 800b18e:	4603      	mov	r3, r0
 800b190:	2b00      	cmp	r3, #0
 800b192:	d001      	beq.n	800b198 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800b194:	f7f6 fcb8 	bl	8001b08 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800b198:	490f      	ldr	r1, [pc, #60]	; (800b1d8 <MX_USB_DEVICE_Init+0x58>)
 800b19a:	480e      	ldr	r0, [pc, #56]	; (800b1d4 <MX_USB_DEVICE_Init+0x54>)
 800b19c:	f7fe ff80 	bl	800a0a0 <USBD_RegisterClass>
 800b1a0:	4603      	mov	r3, r0
 800b1a2:	2b00      	cmp	r3, #0
 800b1a4:	d001      	beq.n	800b1aa <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800b1a6:	f7f6 fcaf 	bl	8001b08 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800b1aa:	490c      	ldr	r1, [pc, #48]	; (800b1dc <MX_USB_DEVICE_Init+0x5c>)
 800b1ac:	4809      	ldr	r0, [pc, #36]	; (800b1d4 <MX_USB_DEVICE_Init+0x54>)
 800b1ae:	f7fe feb1 	bl	8009f14 <USBD_CDC_RegisterInterface>
 800b1b2:	4603      	mov	r3, r0
 800b1b4:	2b00      	cmp	r3, #0
 800b1b6:	d001      	beq.n	800b1bc <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800b1b8:	f7f6 fca6 	bl	8001b08 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800b1bc:	4805      	ldr	r0, [pc, #20]	; (800b1d4 <MX_USB_DEVICE_Init+0x54>)
 800b1be:	f7fe ff88 	bl	800a0d2 <USBD_Start>
 800b1c2:	4603      	mov	r3, r0
 800b1c4:	2b00      	cmp	r3, #0
 800b1c6:	d001      	beq.n	800b1cc <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800b1c8:	f7f6 fc9e 	bl	8001b08 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800b1cc:	bf00      	nop
 800b1ce:	bd80      	pop	{r7, pc}
 800b1d0:	20000144 	.word	0x20000144
 800b1d4:	20000380 	.word	0x20000380
 800b1d8:	20000030 	.word	0x20000030
 800b1dc:	20000134 	.word	0x20000134

0800b1e0 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800b1e0:	b580      	push	{r7, lr}
 800b1e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800b1e4:	2200      	movs	r2, #0
 800b1e6:	4905      	ldr	r1, [pc, #20]	; (800b1fc <CDC_Init_FS+0x1c>)
 800b1e8:	4805      	ldr	r0, [pc, #20]	; (800b200 <CDC_Init_FS+0x20>)
 800b1ea:	f7fe fea9 	bl	8009f40 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800b1ee:	4905      	ldr	r1, [pc, #20]	; (800b204 <CDC_Init_FS+0x24>)
 800b1f0:	4803      	ldr	r0, [pc, #12]	; (800b200 <CDC_Init_FS+0x20>)
 800b1f2:	f7fe febe 	bl	8009f72 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800b1f6:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800b1f8:	4618      	mov	r0, r3
 800b1fa:	bd80      	pop	{r7, pc}
 800b1fc:	20000a44 	.word	0x20000a44
 800b200:	20000380 	.word	0x20000380
 800b204:	20000644 	.word	0x20000644

0800b208 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800b208:	b480      	push	{r7}
 800b20a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800b20c:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800b20e:	4618      	mov	r0, r3
 800b210:	46bd      	mov	sp, r7
 800b212:	bc80      	pop	{r7}
 800b214:	4770      	bx	lr
	...

0800b218 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800b218:	b480      	push	{r7}
 800b21a:	b083      	sub	sp, #12
 800b21c:	af00      	add	r7, sp, #0
 800b21e:	4603      	mov	r3, r0
 800b220:	6039      	str	r1, [r7, #0]
 800b222:	71fb      	strb	r3, [r7, #7]
 800b224:	4613      	mov	r3, r2
 800b226:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800b228:	79fb      	ldrb	r3, [r7, #7]
 800b22a:	2b23      	cmp	r3, #35	; 0x23
 800b22c:	d84a      	bhi.n	800b2c4 <CDC_Control_FS+0xac>
 800b22e:	a201      	add	r2, pc, #4	; (adr r2, 800b234 <CDC_Control_FS+0x1c>)
 800b230:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b234:	0800b2c5 	.word	0x0800b2c5
 800b238:	0800b2c5 	.word	0x0800b2c5
 800b23c:	0800b2c5 	.word	0x0800b2c5
 800b240:	0800b2c5 	.word	0x0800b2c5
 800b244:	0800b2c5 	.word	0x0800b2c5
 800b248:	0800b2c5 	.word	0x0800b2c5
 800b24c:	0800b2c5 	.word	0x0800b2c5
 800b250:	0800b2c5 	.word	0x0800b2c5
 800b254:	0800b2c5 	.word	0x0800b2c5
 800b258:	0800b2c5 	.word	0x0800b2c5
 800b25c:	0800b2c5 	.word	0x0800b2c5
 800b260:	0800b2c5 	.word	0x0800b2c5
 800b264:	0800b2c5 	.word	0x0800b2c5
 800b268:	0800b2c5 	.word	0x0800b2c5
 800b26c:	0800b2c5 	.word	0x0800b2c5
 800b270:	0800b2c5 	.word	0x0800b2c5
 800b274:	0800b2c5 	.word	0x0800b2c5
 800b278:	0800b2c5 	.word	0x0800b2c5
 800b27c:	0800b2c5 	.word	0x0800b2c5
 800b280:	0800b2c5 	.word	0x0800b2c5
 800b284:	0800b2c5 	.word	0x0800b2c5
 800b288:	0800b2c5 	.word	0x0800b2c5
 800b28c:	0800b2c5 	.word	0x0800b2c5
 800b290:	0800b2c5 	.word	0x0800b2c5
 800b294:	0800b2c5 	.word	0x0800b2c5
 800b298:	0800b2c5 	.word	0x0800b2c5
 800b29c:	0800b2c5 	.word	0x0800b2c5
 800b2a0:	0800b2c5 	.word	0x0800b2c5
 800b2a4:	0800b2c5 	.word	0x0800b2c5
 800b2a8:	0800b2c5 	.word	0x0800b2c5
 800b2ac:	0800b2c5 	.word	0x0800b2c5
 800b2b0:	0800b2c5 	.word	0x0800b2c5
 800b2b4:	0800b2c5 	.word	0x0800b2c5
 800b2b8:	0800b2c5 	.word	0x0800b2c5
 800b2bc:	0800b2c5 	.word	0x0800b2c5
 800b2c0:	0800b2c5 	.word	0x0800b2c5
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800b2c4:	bf00      	nop
  }

  return (USBD_OK);
 800b2c6:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800b2c8:	4618      	mov	r0, r3
 800b2ca:	370c      	adds	r7, #12
 800b2cc:	46bd      	mov	sp, r7
 800b2ce:	bc80      	pop	{r7}
 800b2d0:	4770      	bx	lr
 800b2d2:	bf00      	nop

0800b2d4 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800b2d4:	b580      	push	{r7, lr}
 800b2d6:	b082      	sub	sp, #8
 800b2d8:	af00      	add	r7, sp, #0
 800b2da:	6078      	str	r0, [r7, #4]
 800b2dc:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800b2de:	6879      	ldr	r1, [r7, #4]
 800b2e0:	4805      	ldr	r0, [pc, #20]	; (800b2f8 <CDC_Receive_FS+0x24>)
 800b2e2:	f7fe fe46 	bl	8009f72 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800b2e6:	4804      	ldr	r0, [pc, #16]	; (800b2f8 <CDC_Receive_FS+0x24>)
 800b2e8:	f7fe fe85 	bl	8009ff6 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800b2ec:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800b2ee:	4618      	mov	r0, r3
 800b2f0:	3708      	adds	r7, #8
 800b2f2:	46bd      	mov	sp, r7
 800b2f4:	bd80      	pop	{r7, pc}
 800b2f6:	bf00      	nop
 800b2f8:	20000380 	.word	0x20000380

0800b2fc <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800b2fc:	b580      	push	{r7, lr}
 800b2fe:	b084      	sub	sp, #16
 800b300:	af00      	add	r7, sp, #0
 800b302:	6078      	str	r0, [r7, #4]
 800b304:	460b      	mov	r3, r1
 800b306:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800b308:	2300      	movs	r3, #0
 800b30a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800b30c:	4b0d      	ldr	r3, [pc, #52]	; (800b344 <CDC_Transmit_FS+0x48>)
 800b30e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b312:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800b314:	68bb      	ldr	r3, [r7, #8]
 800b316:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800b31a:	2b00      	cmp	r3, #0
 800b31c:	d001      	beq.n	800b322 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800b31e:	2301      	movs	r3, #1
 800b320:	e00b      	b.n	800b33a <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800b322:	887b      	ldrh	r3, [r7, #2]
 800b324:	461a      	mov	r2, r3
 800b326:	6879      	ldr	r1, [r7, #4]
 800b328:	4806      	ldr	r0, [pc, #24]	; (800b344 <CDC_Transmit_FS+0x48>)
 800b32a:	f7fe fe09 	bl	8009f40 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800b32e:	4805      	ldr	r0, [pc, #20]	; (800b344 <CDC_Transmit_FS+0x48>)
 800b330:	f7fe fe32 	bl	8009f98 <USBD_CDC_TransmitPacket>
 800b334:	4603      	mov	r3, r0
 800b336:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800b338:	7bfb      	ldrb	r3, [r7, #15]
}
 800b33a:	4618      	mov	r0, r3
 800b33c:	3710      	adds	r7, #16
 800b33e:	46bd      	mov	sp, r7
 800b340:	bd80      	pop	{r7, pc}
 800b342:	bf00      	nop
 800b344:	20000380 	.word	0x20000380

0800b348 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b348:	b480      	push	{r7}
 800b34a:	b083      	sub	sp, #12
 800b34c:	af00      	add	r7, sp, #0
 800b34e:	4603      	mov	r3, r0
 800b350:	6039      	str	r1, [r7, #0]
 800b352:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800b354:	683b      	ldr	r3, [r7, #0]
 800b356:	2212      	movs	r2, #18
 800b358:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800b35a:	4b03      	ldr	r3, [pc, #12]	; (800b368 <USBD_FS_DeviceDescriptor+0x20>)
}
 800b35c:	4618      	mov	r0, r3
 800b35e:	370c      	adds	r7, #12
 800b360:	46bd      	mov	sp, r7
 800b362:	bc80      	pop	{r7}
 800b364:	4770      	bx	lr
 800b366:	bf00      	nop
 800b368:	20000160 	.word	0x20000160

0800b36c <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b36c:	b480      	push	{r7}
 800b36e:	b083      	sub	sp, #12
 800b370:	af00      	add	r7, sp, #0
 800b372:	4603      	mov	r3, r0
 800b374:	6039      	str	r1, [r7, #0]
 800b376:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800b378:	683b      	ldr	r3, [r7, #0]
 800b37a:	2204      	movs	r2, #4
 800b37c:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800b37e:	4b03      	ldr	r3, [pc, #12]	; (800b38c <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800b380:	4618      	mov	r0, r3
 800b382:	370c      	adds	r7, #12
 800b384:	46bd      	mov	sp, r7
 800b386:	bc80      	pop	{r7}
 800b388:	4770      	bx	lr
 800b38a:	bf00      	nop
 800b38c:	20000174 	.word	0x20000174

0800b390 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b390:	b580      	push	{r7, lr}
 800b392:	b082      	sub	sp, #8
 800b394:	af00      	add	r7, sp, #0
 800b396:	4603      	mov	r3, r0
 800b398:	6039      	str	r1, [r7, #0]
 800b39a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800b39c:	79fb      	ldrb	r3, [r7, #7]
 800b39e:	2b00      	cmp	r3, #0
 800b3a0:	d105      	bne.n	800b3ae <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800b3a2:	683a      	ldr	r2, [r7, #0]
 800b3a4:	4907      	ldr	r1, [pc, #28]	; (800b3c4 <USBD_FS_ProductStrDescriptor+0x34>)
 800b3a6:	4808      	ldr	r0, [pc, #32]	; (800b3c8 <USBD_FS_ProductStrDescriptor+0x38>)
 800b3a8:	f7ff fe0c 	bl	800afc4 <USBD_GetString>
 800b3ac:	e004      	b.n	800b3b8 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800b3ae:	683a      	ldr	r2, [r7, #0]
 800b3b0:	4904      	ldr	r1, [pc, #16]	; (800b3c4 <USBD_FS_ProductStrDescriptor+0x34>)
 800b3b2:	4805      	ldr	r0, [pc, #20]	; (800b3c8 <USBD_FS_ProductStrDescriptor+0x38>)
 800b3b4:	f7ff fe06 	bl	800afc4 <USBD_GetString>
  }
  return USBD_StrDesc;
 800b3b8:	4b02      	ldr	r3, [pc, #8]	; (800b3c4 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800b3ba:	4618      	mov	r0, r3
 800b3bc:	3708      	adds	r7, #8
 800b3be:	46bd      	mov	sp, r7
 800b3c0:	bd80      	pop	{r7, pc}
 800b3c2:	bf00      	nop
 800b3c4:	20000e44 	.word	0x20000e44
 800b3c8:	0800d7cc 	.word	0x0800d7cc

0800b3cc <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b3cc:	b580      	push	{r7, lr}
 800b3ce:	b082      	sub	sp, #8
 800b3d0:	af00      	add	r7, sp, #0
 800b3d2:	4603      	mov	r3, r0
 800b3d4:	6039      	str	r1, [r7, #0]
 800b3d6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800b3d8:	683a      	ldr	r2, [r7, #0]
 800b3da:	4904      	ldr	r1, [pc, #16]	; (800b3ec <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800b3dc:	4804      	ldr	r0, [pc, #16]	; (800b3f0 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800b3de:	f7ff fdf1 	bl	800afc4 <USBD_GetString>
  return USBD_StrDesc;
 800b3e2:	4b02      	ldr	r3, [pc, #8]	; (800b3ec <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800b3e4:	4618      	mov	r0, r3
 800b3e6:	3708      	adds	r7, #8
 800b3e8:	46bd      	mov	sp, r7
 800b3ea:	bd80      	pop	{r7, pc}
 800b3ec:	20000e44 	.word	0x20000e44
 800b3f0:	0800d7e0 	.word	0x0800d7e0

0800b3f4 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b3f4:	b580      	push	{r7, lr}
 800b3f6:	b082      	sub	sp, #8
 800b3f8:	af00      	add	r7, sp, #0
 800b3fa:	4603      	mov	r3, r0
 800b3fc:	6039      	str	r1, [r7, #0]
 800b3fe:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800b400:	683b      	ldr	r3, [r7, #0]
 800b402:	221a      	movs	r2, #26
 800b404:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800b406:	f000 f843 	bl	800b490 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800b40a:	4b02      	ldr	r3, [pc, #8]	; (800b414 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800b40c:	4618      	mov	r0, r3
 800b40e:	3708      	adds	r7, #8
 800b410:	46bd      	mov	sp, r7
 800b412:	bd80      	pop	{r7, pc}
 800b414:	20000178 	.word	0x20000178

0800b418 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b418:	b580      	push	{r7, lr}
 800b41a:	b082      	sub	sp, #8
 800b41c:	af00      	add	r7, sp, #0
 800b41e:	4603      	mov	r3, r0
 800b420:	6039      	str	r1, [r7, #0]
 800b422:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800b424:	79fb      	ldrb	r3, [r7, #7]
 800b426:	2b00      	cmp	r3, #0
 800b428:	d105      	bne.n	800b436 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800b42a:	683a      	ldr	r2, [r7, #0]
 800b42c:	4907      	ldr	r1, [pc, #28]	; (800b44c <USBD_FS_ConfigStrDescriptor+0x34>)
 800b42e:	4808      	ldr	r0, [pc, #32]	; (800b450 <USBD_FS_ConfigStrDescriptor+0x38>)
 800b430:	f7ff fdc8 	bl	800afc4 <USBD_GetString>
 800b434:	e004      	b.n	800b440 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800b436:	683a      	ldr	r2, [r7, #0]
 800b438:	4904      	ldr	r1, [pc, #16]	; (800b44c <USBD_FS_ConfigStrDescriptor+0x34>)
 800b43a:	4805      	ldr	r0, [pc, #20]	; (800b450 <USBD_FS_ConfigStrDescriptor+0x38>)
 800b43c:	f7ff fdc2 	bl	800afc4 <USBD_GetString>
  }
  return USBD_StrDesc;
 800b440:	4b02      	ldr	r3, [pc, #8]	; (800b44c <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800b442:	4618      	mov	r0, r3
 800b444:	3708      	adds	r7, #8
 800b446:	46bd      	mov	sp, r7
 800b448:	bd80      	pop	{r7, pc}
 800b44a:	bf00      	nop
 800b44c:	20000e44 	.word	0x20000e44
 800b450:	0800d7f4 	.word	0x0800d7f4

0800b454 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b454:	b580      	push	{r7, lr}
 800b456:	b082      	sub	sp, #8
 800b458:	af00      	add	r7, sp, #0
 800b45a:	4603      	mov	r3, r0
 800b45c:	6039      	str	r1, [r7, #0]
 800b45e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800b460:	79fb      	ldrb	r3, [r7, #7]
 800b462:	2b00      	cmp	r3, #0
 800b464:	d105      	bne.n	800b472 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800b466:	683a      	ldr	r2, [r7, #0]
 800b468:	4907      	ldr	r1, [pc, #28]	; (800b488 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800b46a:	4808      	ldr	r0, [pc, #32]	; (800b48c <USBD_FS_InterfaceStrDescriptor+0x38>)
 800b46c:	f7ff fdaa 	bl	800afc4 <USBD_GetString>
 800b470:	e004      	b.n	800b47c <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800b472:	683a      	ldr	r2, [r7, #0]
 800b474:	4904      	ldr	r1, [pc, #16]	; (800b488 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800b476:	4805      	ldr	r0, [pc, #20]	; (800b48c <USBD_FS_InterfaceStrDescriptor+0x38>)
 800b478:	f7ff fda4 	bl	800afc4 <USBD_GetString>
  }
  return USBD_StrDesc;
 800b47c:	4b02      	ldr	r3, [pc, #8]	; (800b488 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800b47e:	4618      	mov	r0, r3
 800b480:	3708      	adds	r7, #8
 800b482:	46bd      	mov	sp, r7
 800b484:	bd80      	pop	{r7, pc}
 800b486:	bf00      	nop
 800b488:	20000e44 	.word	0x20000e44
 800b48c:	0800d800 	.word	0x0800d800

0800b490 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800b490:	b580      	push	{r7, lr}
 800b492:	b084      	sub	sp, #16
 800b494:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800b496:	4b0f      	ldr	r3, [pc, #60]	; (800b4d4 <Get_SerialNum+0x44>)
 800b498:	681b      	ldr	r3, [r3, #0]
 800b49a:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800b49c:	4b0e      	ldr	r3, [pc, #56]	; (800b4d8 <Get_SerialNum+0x48>)
 800b49e:	681b      	ldr	r3, [r3, #0]
 800b4a0:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800b4a2:	4b0e      	ldr	r3, [pc, #56]	; (800b4dc <Get_SerialNum+0x4c>)
 800b4a4:	681b      	ldr	r3, [r3, #0]
 800b4a6:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800b4a8:	68fa      	ldr	r2, [r7, #12]
 800b4aa:	687b      	ldr	r3, [r7, #4]
 800b4ac:	4413      	add	r3, r2
 800b4ae:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800b4b0:	68fb      	ldr	r3, [r7, #12]
 800b4b2:	2b00      	cmp	r3, #0
 800b4b4:	d009      	beq.n	800b4ca <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800b4b6:	2208      	movs	r2, #8
 800b4b8:	4909      	ldr	r1, [pc, #36]	; (800b4e0 <Get_SerialNum+0x50>)
 800b4ba:	68f8      	ldr	r0, [r7, #12]
 800b4bc:	f000 f814 	bl	800b4e8 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800b4c0:	2204      	movs	r2, #4
 800b4c2:	4908      	ldr	r1, [pc, #32]	; (800b4e4 <Get_SerialNum+0x54>)
 800b4c4:	68b8      	ldr	r0, [r7, #8]
 800b4c6:	f000 f80f 	bl	800b4e8 <IntToUnicode>
  }
}
 800b4ca:	bf00      	nop
 800b4cc:	3710      	adds	r7, #16
 800b4ce:	46bd      	mov	sp, r7
 800b4d0:	bd80      	pop	{r7, pc}
 800b4d2:	bf00      	nop
 800b4d4:	1ffff7e8 	.word	0x1ffff7e8
 800b4d8:	1ffff7ec 	.word	0x1ffff7ec
 800b4dc:	1ffff7f0 	.word	0x1ffff7f0
 800b4e0:	2000017a 	.word	0x2000017a
 800b4e4:	2000018a 	.word	0x2000018a

0800b4e8 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800b4e8:	b480      	push	{r7}
 800b4ea:	b087      	sub	sp, #28
 800b4ec:	af00      	add	r7, sp, #0
 800b4ee:	60f8      	str	r0, [r7, #12]
 800b4f0:	60b9      	str	r1, [r7, #8]
 800b4f2:	4613      	mov	r3, r2
 800b4f4:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800b4f6:	2300      	movs	r3, #0
 800b4f8:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800b4fa:	2300      	movs	r3, #0
 800b4fc:	75fb      	strb	r3, [r7, #23]
 800b4fe:	e027      	b.n	800b550 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800b500:	68fb      	ldr	r3, [r7, #12]
 800b502:	0f1b      	lsrs	r3, r3, #28
 800b504:	2b09      	cmp	r3, #9
 800b506:	d80b      	bhi.n	800b520 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800b508:	68fb      	ldr	r3, [r7, #12]
 800b50a:	0f1b      	lsrs	r3, r3, #28
 800b50c:	b2da      	uxtb	r2, r3
 800b50e:	7dfb      	ldrb	r3, [r7, #23]
 800b510:	005b      	lsls	r3, r3, #1
 800b512:	4619      	mov	r1, r3
 800b514:	68bb      	ldr	r3, [r7, #8]
 800b516:	440b      	add	r3, r1
 800b518:	3230      	adds	r2, #48	; 0x30
 800b51a:	b2d2      	uxtb	r2, r2
 800b51c:	701a      	strb	r2, [r3, #0]
 800b51e:	e00a      	b.n	800b536 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800b520:	68fb      	ldr	r3, [r7, #12]
 800b522:	0f1b      	lsrs	r3, r3, #28
 800b524:	b2da      	uxtb	r2, r3
 800b526:	7dfb      	ldrb	r3, [r7, #23]
 800b528:	005b      	lsls	r3, r3, #1
 800b52a:	4619      	mov	r1, r3
 800b52c:	68bb      	ldr	r3, [r7, #8]
 800b52e:	440b      	add	r3, r1
 800b530:	3237      	adds	r2, #55	; 0x37
 800b532:	b2d2      	uxtb	r2, r2
 800b534:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800b536:	68fb      	ldr	r3, [r7, #12]
 800b538:	011b      	lsls	r3, r3, #4
 800b53a:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800b53c:	7dfb      	ldrb	r3, [r7, #23]
 800b53e:	005b      	lsls	r3, r3, #1
 800b540:	3301      	adds	r3, #1
 800b542:	68ba      	ldr	r2, [r7, #8]
 800b544:	4413      	add	r3, r2
 800b546:	2200      	movs	r2, #0
 800b548:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800b54a:	7dfb      	ldrb	r3, [r7, #23]
 800b54c:	3301      	adds	r3, #1
 800b54e:	75fb      	strb	r3, [r7, #23]
 800b550:	7dfa      	ldrb	r2, [r7, #23]
 800b552:	79fb      	ldrb	r3, [r7, #7]
 800b554:	429a      	cmp	r2, r3
 800b556:	d3d3      	bcc.n	800b500 <IntToUnicode+0x18>
  }
}
 800b558:	bf00      	nop
 800b55a:	bf00      	nop
 800b55c:	371c      	adds	r7, #28
 800b55e:	46bd      	mov	sp, r7
 800b560:	bc80      	pop	{r7}
 800b562:	4770      	bx	lr

0800b564 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800b564:	b580      	push	{r7, lr}
 800b566:	b084      	sub	sp, #16
 800b568:	af00      	add	r7, sp, #0
 800b56a:	6078      	str	r0, [r7, #4]
  if(pcdHandle->Instance==USB)
 800b56c:	687b      	ldr	r3, [r7, #4]
 800b56e:	681b      	ldr	r3, [r3, #0]
 800b570:	4a0d      	ldr	r2, [pc, #52]	; (800b5a8 <HAL_PCD_MspInit+0x44>)
 800b572:	4293      	cmp	r3, r2
 800b574:	d113      	bne.n	800b59e <HAL_PCD_MspInit+0x3a>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 800b576:	4b0d      	ldr	r3, [pc, #52]	; (800b5ac <HAL_PCD_MspInit+0x48>)
 800b578:	69db      	ldr	r3, [r3, #28]
 800b57a:	4a0c      	ldr	r2, [pc, #48]	; (800b5ac <HAL_PCD_MspInit+0x48>)
 800b57c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800b580:	61d3      	str	r3, [r2, #28]
 800b582:	4b0a      	ldr	r3, [pc, #40]	; (800b5ac <HAL_PCD_MspInit+0x48>)
 800b584:	69db      	ldr	r3, [r3, #28]
 800b586:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800b58a:	60fb      	str	r3, [r7, #12]
 800b58c:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 0, 0);
 800b58e:	2200      	movs	r2, #0
 800b590:	2100      	movs	r1, #0
 800b592:	2014      	movs	r0, #20
 800b594:	f7f7 fcc7 	bl	8002f26 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 800b598:	2014      	movs	r0, #20
 800b59a:	f7f7 fce0 	bl	8002f5e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 800b59e:	bf00      	nop
 800b5a0:	3710      	adds	r7, #16
 800b5a2:	46bd      	mov	sp, r7
 800b5a4:	bd80      	pop	{r7, pc}
 800b5a6:	bf00      	nop
 800b5a8:	40005c00 	.word	0x40005c00
 800b5ac:	40021000 	.word	0x40021000

0800b5b0 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b5b0:	b580      	push	{r7, lr}
 800b5b2:	b082      	sub	sp, #8
 800b5b4:	af00      	add	r7, sp, #0
 800b5b6:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800b5b8:	687b      	ldr	r3, [r7, #4]
 800b5ba:	f8d3 22e8 	ldr.w	r2, [r3, #744]	; 0x2e8
 800b5be:	687b      	ldr	r3, [r7, #4]
 800b5c0:	f503 732c 	add.w	r3, r3, #688	; 0x2b0
 800b5c4:	4619      	mov	r1, r3
 800b5c6:	4610      	mov	r0, r2
 800b5c8:	f7fe fdcb 	bl	800a162 <USBD_LL_SetupStage>
}
 800b5cc:	bf00      	nop
 800b5ce:	3708      	adds	r7, #8
 800b5d0:	46bd      	mov	sp, r7
 800b5d2:	bd80      	pop	{r7, pc}

0800b5d4 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b5d4:	b580      	push	{r7, lr}
 800b5d6:	b082      	sub	sp, #8
 800b5d8:	af00      	add	r7, sp, #0
 800b5da:	6078      	str	r0, [r7, #4]
 800b5dc:	460b      	mov	r3, r1
 800b5de:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800b5e0:	687b      	ldr	r3, [r7, #4]
 800b5e2:	f8d3 02e8 	ldr.w	r0, [r3, #744]	; 0x2e8
 800b5e6:	78fa      	ldrb	r2, [r7, #3]
 800b5e8:	6879      	ldr	r1, [r7, #4]
 800b5ea:	4613      	mov	r3, r2
 800b5ec:	009b      	lsls	r3, r3, #2
 800b5ee:	4413      	add	r3, r2
 800b5f0:	00db      	lsls	r3, r3, #3
 800b5f2:	440b      	add	r3, r1
 800b5f4:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 800b5f8:	681a      	ldr	r2, [r3, #0]
 800b5fa:	78fb      	ldrb	r3, [r7, #3]
 800b5fc:	4619      	mov	r1, r3
 800b5fe:	f7fe fdfd 	bl	800a1fc <USBD_LL_DataOutStage>
}
 800b602:	bf00      	nop
 800b604:	3708      	adds	r7, #8
 800b606:	46bd      	mov	sp, r7
 800b608:	bd80      	pop	{r7, pc}

0800b60a <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b60a:	b580      	push	{r7, lr}
 800b60c:	b082      	sub	sp, #8
 800b60e:	af00      	add	r7, sp, #0
 800b610:	6078      	str	r0, [r7, #4]
 800b612:	460b      	mov	r3, r1
 800b614:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800b616:	687b      	ldr	r3, [r7, #4]
 800b618:	f8d3 02e8 	ldr.w	r0, [r3, #744]	; 0x2e8
 800b61c:	78fa      	ldrb	r2, [r7, #3]
 800b61e:	6879      	ldr	r1, [r7, #4]
 800b620:	4613      	mov	r3, r2
 800b622:	009b      	lsls	r3, r3, #2
 800b624:	4413      	add	r3, r2
 800b626:	00db      	lsls	r3, r3, #3
 800b628:	440b      	add	r3, r1
 800b62a:	333c      	adds	r3, #60	; 0x3c
 800b62c:	681a      	ldr	r2, [r3, #0]
 800b62e:	78fb      	ldrb	r3, [r7, #3]
 800b630:	4619      	mov	r1, r3
 800b632:	f7fe fe54 	bl	800a2de <USBD_LL_DataInStage>
}
 800b636:	bf00      	nop
 800b638:	3708      	adds	r7, #8
 800b63a:	46bd      	mov	sp, r7
 800b63c:	bd80      	pop	{r7, pc}

0800b63e <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b63e:	b580      	push	{r7, lr}
 800b640:	b082      	sub	sp, #8
 800b642:	af00      	add	r7, sp, #0
 800b644:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800b646:	687b      	ldr	r3, [r7, #4]
 800b648:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 800b64c:	4618      	mov	r0, r3
 800b64e:	f7fe ff64 	bl	800a51a <USBD_LL_SOF>
}
 800b652:	bf00      	nop
 800b654:	3708      	adds	r7, #8
 800b656:	46bd      	mov	sp, r7
 800b658:	bd80      	pop	{r7, pc}

0800b65a <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b65a:	b580      	push	{r7, lr}
 800b65c:	b084      	sub	sp, #16
 800b65e:	af00      	add	r7, sp, #0
 800b660:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800b662:	2301      	movs	r3, #1
 800b664:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800b666:	687b      	ldr	r3, [r7, #4]
 800b668:	689b      	ldr	r3, [r3, #8]
 800b66a:	2b02      	cmp	r3, #2
 800b66c:	d001      	beq.n	800b672 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800b66e:	f7f6 fa4b 	bl	8001b08 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800b672:	687b      	ldr	r3, [r7, #4]
 800b674:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 800b678:	7bfa      	ldrb	r2, [r7, #15]
 800b67a:	4611      	mov	r1, r2
 800b67c:	4618      	mov	r0, r3
 800b67e:	f7fe ff14 	bl	800a4aa <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800b682:	687b      	ldr	r3, [r7, #4]
 800b684:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 800b688:	4618      	mov	r0, r3
 800b68a:	f7fe fecd 	bl	800a428 <USBD_LL_Reset>
}
 800b68e:	bf00      	nop
 800b690:	3710      	adds	r7, #16
 800b692:	46bd      	mov	sp, r7
 800b694:	bd80      	pop	{r7, pc}
	...

0800b698 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b698:	b580      	push	{r7, lr}
 800b69a:	b082      	sub	sp, #8
 800b69c:	af00      	add	r7, sp, #0
 800b69e:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800b6a0:	687b      	ldr	r3, [r7, #4]
 800b6a2:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 800b6a6:	4618      	mov	r0, r3
 800b6a8:	f7fe ff0e 	bl	800a4c8 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800b6ac:	687b      	ldr	r3, [r7, #4]
 800b6ae:	699b      	ldr	r3, [r3, #24]
 800b6b0:	2b00      	cmp	r3, #0
 800b6b2:	d005      	beq.n	800b6c0 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800b6b4:	4b04      	ldr	r3, [pc, #16]	; (800b6c8 <HAL_PCD_SuspendCallback+0x30>)
 800b6b6:	691b      	ldr	r3, [r3, #16]
 800b6b8:	4a03      	ldr	r2, [pc, #12]	; (800b6c8 <HAL_PCD_SuspendCallback+0x30>)
 800b6ba:	f043 0306 	orr.w	r3, r3, #6
 800b6be:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800b6c0:	bf00      	nop
 800b6c2:	3708      	adds	r7, #8
 800b6c4:	46bd      	mov	sp, r7
 800b6c6:	bd80      	pop	{r7, pc}
 800b6c8:	e000ed00 	.word	0xe000ed00

0800b6cc <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b6cc:	b580      	push	{r7, lr}
 800b6ce:	b082      	sub	sp, #8
 800b6d0:	af00      	add	r7, sp, #0
 800b6d2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800b6d4:	687b      	ldr	r3, [r7, #4]
 800b6d6:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 800b6da:	4618      	mov	r0, r3
 800b6dc:	f7fe ff08 	bl	800a4f0 <USBD_LL_Resume>
}
 800b6e0:	bf00      	nop
 800b6e2:	3708      	adds	r7, #8
 800b6e4:	46bd      	mov	sp, r7
 800b6e6:	bd80      	pop	{r7, pc}

0800b6e8 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800b6e8:	b580      	push	{r7, lr}
 800b6ea:	b082      	sub	sp, #8
 800b6ec:	af00      	add	r7, sp, #0
 800b6ee:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  /* Link the driver to the stack. */
  hpcd_USB_FS.pData = pdev;
 800b6f0:	4a28      	ldr	r2, [pc, #160]	; (800b794 <USBD_LL_Init+0xac>)
 800b6f2:	687b      	ldr	r3, [r7, #4]
 800b6f4:	f8c2 32e8 	str.w	r3, [r2, #744]	; 0x2e8
  pdev->pData = &hpcd_USB_FS;
 800b6f8:	687b      	ldr	r3, [r7, #4]
 800b6fa:	4a26      	ldr	r2, [pc, #152]	; (800b794 <USBD_LL_Init+0xac>)
 800b6fc:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  hpcd_USB_FS.Instance = USB;
 800b700:	4b24      	ldr	r3, [pc, #144]	; (800b794 <USBD_LL_Init+0xac>)
 800b702:	4a25      	ldr	r2, [pc, #148]	; (800b798 <USBD_LL_Init+0xb0>)
 800b704:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 800b706:	4b23      	ldr	r3, [pc, #140]	; (800b794 <USBD_LL_Init+0xac>)
 800b708:	2208      	movs	r2, #8
 800b70a:	605a      	str	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 800b70c:	4b21      	ldr	r3, [pc, #132]	; (800b794 <USBD_LL_Init+0xac>)
 800b70e:	2202      	movs	r2, #2
 800b710:	609a      	str	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 800b712:	4b20      	ldr	r3, [pc, #128]	; (800b794 <USBD_LL_Init+0xac>)
 800b714:	2200      	movs	r2, #0
 800b716:	619a      	str	r2, [r3, #24]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 800b718:	4b1e      	ldr	r3, [pc, #120]	; (800b794 <USBD_LL_Init+0xac>)
 800b71a:	2200      	movs	r2, #0
 800b71c:	61da      	str	r2, [r3, #28]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 800b71e:	4b1d      	ldr	r3, [pc, #116]	; (800b794 <USBD_LL_Init+0xac>)
 800b720:	2200      	movs	r2, #0
 800b722:	621a      	str	r2, [r3, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 800b724:	481b      	ldr	r0, [pc, #108]	; (800b794 <USBD_LL_Init+0xac>)
 800b726:	f7f7 fdea 	bl	80032fe <HAL_PCD_Init>
 800b72a:	4603      	mov	r3, r0
 800b72c:	2b00      	cmp	r3, #0
 800b72e:	d001      	beq.n	800b734 <USBD_LL_Init+0x4c>
  {
    Error_Handler( );
 800b730:	f7f6 f9ea 	bl	8001b08 <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 800b734:	687b      	ldr	r3, [r7, #4]
 800b736:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800b73a:	2318      	movs	r3, #24
 800b73c:	2200      	movs	r2, #0
 800b73e:	2100      	movs	r1, #0
 800b740:	f7f9 fa5e 	bl	8004c00 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 800b744:	687b      	ldr	r3, [r7, #4]
 800b746:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800b74a:	2358      	movs	r3, #88	; 0x58
 800b74c:	2200      	movs	r2, #0
 800b74e:	2180      	movs	r1, #128	; 0x80
 800b750:	f7f9 fa56 	bl	8004c00 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 800b754:	687b      	ldr	r3, [r7, #4]
 800b756:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800b75a:	23c0      	movs	r3, #192	; 0xc0
 800b75c:	2200      	movs	r2, #0
 800b75e:	2181      	movs	r1, #129	; 0x81
 800b760:	f7f9 fa4e 	bl	8004c00 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 800b764:	687b      	ldr	r3, [r7, #4]
 800b766:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800b76a:	f44f 7388 	mov.w	r3, #272	; 0x110
 800b76e:	2200      	movs	r2, #0
 800b770:	2101      	movs	r1, #1
 800b772:	f7f9 fa45 	bl	8004c00 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 800b776:	687b      	ldr	r3, [r7, #4]
 800b778:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800b77c:	f44f 7380 	mov.w	r3, #256	; 0x100
 800b780:	2200      	movs	r2, #0
 800b782:	2182      	movs	r1, #130	; 0x82
 800b784:	f7f9 fa3c 	bl	8004c00 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 800b788:	2300      	movs	r3, #0
}
 800b78a:	4618      	mov	r0, r3
 800b78c:	3708      	adds	r7, #8
 800b78e:	46bd      	mov	sp, r7
 800b790:	bd80      	pop	{r7, pc}
 800b792:	bf00      	nop
 800b794:	20001044 	.word	0x20001044
 800b798:	40005c00 	.word	0x40005c00

0800b79c <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800b79c:	b580      	push	{r7, lr}
 800b79e:	b084      	sub	sp, #16
 800b7a0:	af00      	add	r7, sp, #0
 800b7a2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b7a4:	2300      	movs	r3, #0
 800b7a6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b7a8:	2300      	movs	r3, #0
 800b7aa:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800b7ac:	687b      	ldr	r3, [r7, #4]
 800b7ae:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800b7b2:	4618      	mov	r0, r3
 800b7b4:	f7f7 feae 	bl	8003514 <HAL_PCD_Start>
 800b7b8:	4603      	mov	r3, r0
 800b7ba:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b7bc:	7bfb      	ldrb	r3, [r7, #15]
 800b7be:	4618      	mov	r0, r3
 800b7c0:	f000 f94e 	bl	800ba60 <USBD_Get_USB_Status>
 800b7c4:	4603      	mov	r3, r0
 800b7c6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b7c8:	7bbb      	ldrb	r3, [r7, #14]
}
 800b7ca:	4618      	mov	r0, r3
 800b7cc:	3710      	adds	r7, #16
 800b7ce:	46bd      	mov	sp, r7
 800b7d0:	bd80      	pop	{r7, pc}

0800b7d2 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800b7d2:	b580      	push	{r7, lr}
 800b7d4:	b084      	sub	sp, #16
 800b7d6:	af00      	add	r7, sp, #0
 800b7d8:	6078      	str	r0, [r7, #4]
 800b7da:	4608      	mov	r0, r1
 800b7dc:	4611      	mov	r1, r2
 800b7de:	461a      	mov	r2, r3
 800b7e0:	4603      	mov	r3, r0
 800b7e2:	70fb      	strb	r3, [r7, #3]
 800b7e4:	460b      	mov	r3, r1
 800b7e6:	70bb      	strb	r3, [r7, #2]
 800b7e8:	4613      	mov	r3, r2
 800b7ea:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b7ec:	2300      	movs	r3, #0
 800b7ee:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b7f0:	2300      	movs	r3, #0
 800b7f2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800b7f4:	687b      	ldr	r3, [r7, #4]
 800b7f6:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800b7fa:	78bb      	ldrb	r3, [r7, #2]
 800b7fc:	883a      	ldrh	r2, [r7, #0]
 800b7fe:	78f9      	ldrb	r1, [r7, #3]
 800b800:	f7f8 f826 	bl	8003850 <HAL_PCD_EP_Open>
 800b804:	4603      	mov	r3, r0
 800b806:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b808:	7bfb      	ldrb	r3, [r7, #15]
 800b80a:	4618      	mov	r0, r3
 800b80c:	f000 f928 	bl	800ba60 <USBD_Get_USB_Status>
 800b810:	4603      	mov	r3, r0
 800b812:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b814:	7bbb      	ldrb	r3, [r7, #14]
}
 800b816:	4618      	mov	r0, r3
 800b818:	3710      	adds	r7, #16
 800b81a:	46bd      	mov	sp, r7
 800b81c:	bd80      	pop	{r7, pc}

0800b81e <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b81e:	b580      	push	{r7, lr}
 800b820:	b084      	sub	sp, #16
 800b822:	af00      	add	r7, sp, #0
 800b824:	6078      	str	r0, [r7, #4]
 800b826:	460b      	mov	r3, r1
 800b828:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b82a:	2300      	movs	r3, #0
 800b82c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b82e:	2300      	movs	r3, #0
 800b830:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800b832:	687b      	ldr	r3, [r7, #4]
 800b834:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800b838:	78fa      	ldrb	r2, [r7, #3]
 800b83a:	4611      	mov	r1, r2
 800b83c:	4618      	mov	r0, r3
 800b83e:	f7f8 f86d 	bl	800391c <HAL_PCD_EP_Close>
 800b842:	4603      	mov	r3, r0
 800b844:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b846:	7bfb      	ldrb	r3, [r7, #15]
 800b848:	4618      	mov	r0, r3
 800b84a:	f000 f909 	bl	800ba60 <USBD_Get_USB_Status>
 800b84e:	4603      	mov	r3, r0
 800b850:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b852:	7bbb      	ldrb	r3, [r7, #14]
}
 800b854:	4618      	mov	r0, r3
 800b856:	3710      	adds	r7, #16
 800b858:	46bd      	mov	sp, r7
 800b85a:	bd80      	pop	{r7, pc}

0800b85c <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b85c:	b580      	push	{r7, lr}
 800b85e:	b084      	sub	sp, #16
 800b860:	af00      	add	r7, sp, #0
 800b862:	6078      	str	r0, [r7, #4]
 800b864:	460b      	mov	r3, r1
 800b866:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b868:	2300      	movs	r3, #0
 800b86a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b86c:	2300      	movs	r3, #0
 800b86e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800b870:	687b      	ldr	r3, [r7, #4]
 800b872:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800b876:	78fa      	ldrb	r2, [r7, #3]
 800b878:	4611      	mov	r1, r2
 800b87a:	4618      	mov	r0, r3
 800b87c:	f7f8 f92d 	bl	8003ada <HAL_PCD_EP_SetStall>
 800b880:	4603      	mov	r3, r0
 800b882:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b884:	7bfb      	ldrb	r3, [r7, #15]
 800b886:	4618      	mov	r0, r3
 800b888:	f000 f8ea 	bl	800ba60 <USBD_Get_USB_Status>
 800b88c:	4603      	mov	r3, r0
 800b88e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b890:	7bbb      	ldrb	r3, [r7, #14]
}
 800b892:	4618      	mov	r0, r3
 800b894:	3710      	adds	r7, #16
 800b896:	46bd      	mov	sp, r7
 800b898:	bd80      	pop	{r7, pc}

0800b89a <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b89a:	b580      	push	{r7, lr}
 800b89c:	b084      	sub	sp, #16
 800b89e:	af00      	add	r7, sp, #0
 800b8a0:	6078      	str	r0, [r7, #4]
 800b8a2:	460b      	mov	r3, r1
 800b8a4:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b8a6:	2300      	movs	r3, #0
 800b8a8:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b8aa:	2300      	movs	r3, #0
 800b8ac:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800b8ae:	687b      	ldr	r3, [r7, #4]
 800b8b0:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800b8b4:	78fa      	ldrb	r2, [r7, #3]
 800b8b6:	4611      	mov	r1, r2
 800b8b8:	4618      	mov	r0, r3
 800b8ba:	f7f8 f96e 	bl	8003b9a <HAL_PCD_EP_ClrStall>
 800b8be:	4603      	mov	r3, r0
 800b8c0:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b8c2:	7bfb      	ldrb	r3, [r7, #15]
 800b8c4:	4618      	mov	r0, r3
 800b8c6:	f000 f8cb 	bl	800ba60 <USBD_Get_USB_Status>
 800b8ca:	4603      	mov	r3, r0
 800b8cc:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b8ce:	7bbb      	ldrb	r3, [r7, #14]
}
 800b8d0:	4618      	mov	r0, r3
 800b8d2:	3710      	adds	r7, #16
 800b8d4:	46bd      	mov	sp, r7
 800b8d6:	bd80      	pop	{r7, pc}

0800b8d8 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b8d8:	b480      	push	{r7}
 800b8da:	b085      	sub	sp, #20
 800b8dc:	af00      	add	r7, sp, #0
 800b8de:	6078      	str	r0, [r7, #4]
 800b8e0:	460b      	mov	r3, r1
 800b8e2:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800b8e4:	687b      	ldr	r3, [r7, #4]
 800b8e6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800b8ea:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800b8ec:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800b8f0:	2b00      	cmp	r3, #0
 800b8f2:	da0c      	bge.n	800b90e <USBD_LL_IsStallEP+0x36>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800b8f4:	78fb      	ldrb	r3, [r7, #3]
 800b8f6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b8fa:	68f9      	ldr	r1, [r7, #12]
 800b8fc:	1c5a      	adds	r2, r3, #1
 800b8fe:	4613      	mov	r3, r2
 800b900:	009b      	lsls	r3, r3, #2
 800b902:	4413      	add	r3, r2
 800b904:	00db      	lsls	r3, r3, #3
 800b906:	440b      	add	r3, r1
 800b908:	3302      	adds	r3, #2
 800b90a:	781b      	ldrb	r3, [r3, #0]
 800b90c:	e00b      	b.n	800b926 <USBD_LL_IsStallEP+0x4e>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800b90e:	78fb      	ldrb	r3, [r7, #3]
 800b910:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800b914:	68f9      	ldr	r1, [r7, #12]
 800b916:	4613      	mov	r3, r2
 800b918:	009b      	lsls	r3, r3, #2
 800b91a:	4413      	add	r3, r2
 800b91c:	00db      	lsls	r3, r3, #3
 800b91e:	440b      	add	r3, r1
 800b920:	f503 73b5 	add.w	r3, r3, #362	; 0x16a
 800b924:	781b      	ldrb	r3, [r3, #0]
  }
}
 800b926:	4618      	mov	r0, r3
 800b928:	3714      	adds	r7, #20
 800b92a:	46bd      	mov	sp, r7
 800b92c:	bc80      	pop	{r7}
 800b92e:	4770      	bx	lr

0800b930 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800b930:	b580      	push	{r7, lr}
 800b932:	b084      	sub	sp, #16
 800b934:	af00      	add	r7, sp, #0
 800b936:	6078      	str	r0, [r7, #4]
 800b938:	460b      	mov	r3, r1
 800b93a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b93c:	2300      	movs	r3, #0
 800b93e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b940:	2300      	movs	r3, #0
 800b942:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800b944:	687b      	ldr	r3, [r7, #4]
 800b946:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800b94a:	78fa      	ldrb	r2, [r7, #3]
 800b94c:	4611      	mov	r1, r2
 800b94e:	4618      	mov	r0, r3
 800b950:	f7f7 ff59 	bl	8003806 <HAL_PCD_SetAddress>
 800b954:	4603      	mov	r3, r0
 800b956:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b958:	7bfb      	ldrb	r3, [r7, #15]
 800b95a:	4618      	mov	r0, r3
 800b95c:	f000 f880 	bl	800ba60 <USBD_Get_USB_Status>
 800b960:	4603      	mov	r3, r0
 800b962:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b964:	7bbb      	ldrb	r3, [r7, #14]
}
 800b966:	4618      	mov	r0, r3
 800b968:	3710      	adds	r7, #16
 800b96a:	46bd      	mov	sp, r7
 800b96c:	bd80      	pop	{r7, pc}

0800b96e <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800b96e:	b580      	push	{r7, lr}
 800b970:	b086      	sub	sp, #24
 800b972:	af00      	add	r7, sp, #0
 800b974:	60f8      	str	r0, [r7, #12]
 800b976:	607a      	str	r2, [r7, #4]
 800b978:	461a      	mov	r2, r3
 800b97a:	460b      	mov	r3, r1
 800b97c:	72fb      	strb	r3, [r7, #11]
 800b97e:	4613      	mov	r3, r2
 800b980:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b982:	2300      	movs	r3, #0
 800b984:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b986:	2300      	movs	r3, #0
 800b988:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800b98a:	68fb      	ldr	r3, [r7, #12]
 800b98c:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800b990:	893b      	ldrh	r3, [r7, #8]
 800b992:	7af9      	ldrb	r1, [r7, #11]
 800b994:	687a      	ldr	r2, [r7, #4]
 800b996:	f7f8 f85d 	bl	8003a54 <HAL_PCD_EP_Transmit>
 800b99a:	4603      	mov	r3, r0
 800b99c:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b99e:	7dfb      	ldrb	r3, [r7, #23]
 800b9a0:	4618      	mov	r0, r3
 800b9a2:	f000 f85d 	bl	800ba60 <USBD_Get_USB_Status>
 800b9a6:	4603      	mov	r3, r0
 800b9a8:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800b9aa:	7dbb      	ldrb	r3, [r7, #22]
}
 800b9ac:	4618      	mov	r0, r3
 800b9ae:	3718      	adds	r7, #24
 800b9b0:	46bd      	mov	sp, r7
 800b9b2:	bd80      	pop	{r7, pc}

0800b9b4 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800b9b4:	b580      	push	{r7, lr}
 800b9b6:	b086      	sub	sp, #24
 800b9b8:	af00      	add	r7, sp, #0
 800b9ba:	60f8      	str	r0, [r7, #12]
 800b9bc:	607a      	str	r2, [r7, #4]
 800b9be:	461a      	mov	r2, r3
 800b9c0:	460b      	mov	r3, r1
 800b9c2:	72fb      	strb	r3, [r7, #11]
 800b9c4:	4613      	mov	r3, r2
 800b9c6:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b9c8:	2300      	movs	r3, #0
 800b9ca:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b9cc:	2300      	movs	r3, #0
 800b9ce:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800b9d0:	68fb      	ldr	r3, [r7, #12]
 800b9d2:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800b9d6:	893b      	ldrh	r3, [r7, #8]
 800b9d8:	7af9      	ldrb	r1, [r7, #11]
 800b9da:	687a      	ldr	r2, [r7, #4]
 800b9dc:	f7f7 ffe6 	bl	80039ac <HAL_PCD_EP_Receive>
 800b9e0:	4603      	mov	r3, r0
 800b9e2:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b9e4:	7dfb      	ldrb	r3, [r7, #23]
 800b9e6:	4618      	mov	r0, r3
 800b9e8:	f000 f83a 	bl	800ba60 <USBD_Get_USB_Status>
 800b9ec:	4603      	mov	r3, r0
 800b9ee:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800b9f0:	7dbb      	ldrb	r3, [r7, #22]
}
 800b9f2:	4618      	mov	r0, r3
 800b9f4:	3718      	adds	r7, #24
 800b9f6:	46bd      	mov	sp, r7
 800b9f8:	bd80      	pop	{r7, pc}

0800b9fa <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b9fa:	b580      	push	{r7, lr}
 800b9fc:	b082      	sub	sp, #8
 800b9fe:	af00      	add	r7, sp, #0
 800ba00:	6078      	str	r0, [r7, #4]
 800ba02:	460b      	mov	r3, r1
 800ba04:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800ba06:	687b      	ldr	r3, [r7, #4]
 800ba08:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800ba0c:	78fa      	ldrb	r2, [r7, #3]
 800ba0e:	4611      	mov	r1, r2
 800ba10:	4618      	mov	r0, r3
 800ba12:	f7f8 f808 	bl	8003a26 <HAL_PCD_EP_GetRxCount>
 800ba16:	4603      	mov	r3, r0
}
 800ba18:	4618      	mov	r0, r3
 800ba1a:	3708      	adds	r7, #8
 800ba1c:	46bd      	mov	sp, r7
 800ba1e:	bd80      	pop	{r7, pc}

0800ba20 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800ba20:	b480      	push	{r7}
 800ba22:	b083      	sub	sp, #12
 800ba24:	af00      	add	r7, sp, #0
 800ba26:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800ba28:	4b02      	ldr	r3, [pc, #8]	; (800ba34 <USBD_static_malloc+0x14>)
}
 800ba2a:	4618      	mov	r0, r3
 800ba2c:	370c      	adds	r7, #12
 800ba2e:	46bd      	mov	sp, r7
 800ba30:	bc80      	pop	{r7}
 800ba32:	4770      	bx	lr
 800ba34:	20001330 	.word	0x20001330

0800ba38 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800ba38:	b480      	push	{r7}
 800ba3a:	b083      	sub	sp, #12
 800ba3c:	af00      	add	r7, sp, #0
 800ba3e:	6078      	str	r0, [r7, #4]

}
 800ba40:	bf00      	nop
 800ba42:	370c      	adds	r7, #12
 800ba44:	46bd      	mov	sp, r7
 800ba46:	bc80      	pop	{r7}
 800ba48:	4770      	bx	lr

0800ba4a <HAL_PCDEx_SetConnectionState>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#else
void HAL_PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ba4a:	b480      	push	{r7}
 800ba4c:	b083      	sub	sp, #12
 800ba4e:	af00      	add	r7, sp, #0
 800ba50:	6078      	str	r0, [r7, #4]
 800ba52:	460b      	mov	r3, r1
 800ba54:	70fb      	strb	r3, [r7, #3]
  {
    /* Configure High connection state. */

  }
  /* USER CODE END 6 */
}
 800ba56:	bf00      	nop
 800ba58:	370c      	adds	r7, #12
 800ba5a:	46bd      	mov	sp, r7
 800ba5c:	bc80      	pop	{r7}
 800ba5e:	4770      	bx	lr

0800ba60 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800ba60:	b480      	push	{r7}
 800ba62:	b085      	sub	sp, #20
 800ba64:	af00      	add	r7, sp, #0
 800ba66:	4603      	mov	r3, r0
 800ba68:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ba6a:	2300      	movs	r3, #0
 800ba6c:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800ba6e:	79fb      	ldrb	r3, [r7, #7]
 800ba70:	2b03      	cmp	r3, #3
 800ba72:	d817      	bhi.n	800baa4 <USBD_Get_USB_Status+0x44>
 800ba74:	a201      	add	r2, pc, #4	; (adr r2, 800ba7c <USBD_Get_USB_Status+0x1c>)
 800ba76:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ba7a:	bf00      	nop
 800ba7c:	0800ba8d 	.word	0x0800ba8d
 800ba80:	0800ba93 	.word	0x0800ba93
 800ba84:	0800ba99 	.word	0x0800ba99
 800ba88:	0800ba9f 	.word	0x0800ba9f
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800ba8c:	2300      	movs	r3, #0
 800ba8e:	73fb      	strb	r3, [r7, #15]
    break;
 800ba90:	e00b      	b.n	800baaa <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800ba92:	2302      	movs	r3, #2
 800ba94:	73fb      	strb	r3, [r7, #15]
    break;
 800ba96:	e008      	b.n	800baaa <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800ba98:	2301      	movs	r3, #1
 800ba9a:	73fb      	strb	r3, [r7, #15]
    break;
 800ba9c:	e005      	b.n	800baaa <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800ba9e:	2302      	movs	r3, #2
 800baa0:	73fb      	strb	r3, [r7, #15]
    break;
 800baa2:	e002      	b.n	800baaa <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800baa4:	2302      	movs	r3, #2
 800baa6:	73fb      	strb	r3, [r7, #15]
    break;
 800baa8:	bf00      	nop
  }
  return usb_status;
 800baaa:	7bfb      	ldrb	r3, [r7, #15]
}
 800baac:	4618      	mov	r0, r3
 800baae:	3714      	adds	r7, #20
 800bab0:	46bd      	mov	sp, r7
 800bab2:	bc80      	pop	{r7}
 800bab4:	4770      	bx	lr
 800bab6:	bf00      	nop

0800bab8 <__errno>:
 800bab8:	4b01      	ldr	r3, [pc, #4]	; (800bac0 <__errno+0x8>)
 800baba:	6818      	ldr	r0, [r3, #0]
 800babc:	4770      	bx	lr
 800babe:	bf00      	nop
 800bac0:	20000194 	.word	0x20000194

0800bac4 <__libc_init_array>:
 800bac4:	b570      	push	{r4, r5, r6, lr}
 800bac6:	2600      	movs	r6, #0
 800bac8:	4d0c      	ldr	r5, [pc, #48]	; (800bafc <__libc_init_array+0x38>)
 800baca:	4c0d      	ldr	r4, [pc, #52]	; (800bb00 <__libc_init_array+0x3c>)
 800bacc:	1b64      	subs	r4, r4, r5
 800bace:	10a4      	asrs	r4, r4, #2
 800bad0:	42a6      	cmp	r6, r4
 800bad2:	d109      	bne.n	800bae8 <__libc_init_array+0x24>
 800bad4:	f001 fe3a 	bl	800d74c <_init>
 800bad8:	2600      	movs	r6, #0
 800bada:	4d0a      	ldr	r5, [pc, #40]	; (800bb04 <__libc_init_array+0x40>)
 800badc:	4c0a      	ldr	r4, [pc, #40]	; (800bb08 <__libc_init_array+0x44>)
 800bade:	1b64      	subs	r4, r4, r5
 800bae0:	10a4      	asrs	r4, r4, #2
 800bae2:	42a6      	cmp	r6, r4
 800bae4:	d105      	bne.n	800baf2 <__libc_init_array+0x2e>
 800bae6:	bd70      	pop	{r4, r5, r6, pc}
 800bae8:	f855 3b04 	ldr.w	r3, [r5], #4
 800baec:	4798      	blx	r3
 800baee:	3601      	adds	r6, #1
 800baf0:	e7ee      	b.n	800bad0 <__libc_init_array+0xc>
 800baf2:	f855 3b04 	ldr.w	r3, [r5], #4
 800baf6:	4798      	blx	r3
 800baf8:	3601      	adds	r6, #1
 800bafa:	e7f2      	b.n	800bae2 <__libc_init_array+0x1e>
 800bafc:	0800da48 	.word	0x0800da48
 800bb00:	0800da48 	.word	0x0800da48
 800bb04:	0800da48 	.word	0x0800da48
 800bb08:	0800da4c 	.word	0x0800da4c

0800bb0c <memset>:
 800bb0c:	4603      	mov	r3, r0
 800bb0e:	4402      	add	r2, r0
 800bb10:	4293      	cmp	r3, r2
 800bb12:	d100      	bne.n	800bb16 <memset+0xa>
 800bb14:	4770      	bx	lr
 800bb16:	f803 1b01 	strb.w	r1, [r3], #1
 800bb1a:	e7f9      	b.n	800bb10 <memset+0x4>

0800bb1c <siprintf>:
 800bb1c:	b40e      	push	{r1, r2, r3}
 800bb1e:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800bb22:	b500      	push	{lr}
 800bb24:	b09c      	sub	sp, #112	; 0x70
 800bb26:	ab1d      	add	r3, sp, #116	; 0x74
 800bb28:	9002      	str	r0, [sp, #8]
 800bb2a:	9006      	str	r0, [sp, #24]
 800bb2c:	9107      	str	r1, [sp, #28]
 800bb2e:	9104      	str	r1, [sp, #16]
 800bb30:	4808      	ldr	r0, [pc, #32]	; (800bb54 <siprintf+0x38>)
 800bb32:	4909      	ldr	r1, [pc, #36]	; (800bb58 <siprintf+0x3c>)
 800bb34:	f853 2b04 	ldr.w	r2, [r3], #4
 800bb38:	9105      	str	r1, [sp, #20]
 800bb3a:	6800      	ldr	r0, [r0, #0]
 800bb3c:	a902      	add	r1, sp, #8
 800bb3e:	9301      	str	r3, [sp, #4]
 800bb40:	f000 f868 	bl	800bc14 <_svfiprintf_r>
 800bb44:	2200      	movs	r2, #0
 800bb46:	9b02      	ldr	r3, [sp, #8]
 800bb48:	701a      	strb	r2, [r3, #0]
 800bb4a:	b01c      	add	sp, #112	; 0x70
 800bb4c:	f85d eb04 	ldr.w	lr, [sp], #4
 800bb50:	b003      	add	sp, #12
 800bb52:	4770      	bx	lr
 800bb54:	20000194 	.word	0x20000194
 800bb58:	ffff0208 	.word	0xffff0208

0800bb5c <__ssputs_r>:
 800bb5c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bb60:	688e      	ldr	r6, [r1, #8]
 800bb62:	4682      	mov	sl, r0
 800bb64:	429e      	cmp	r6, r3
 800bb66:	460c      	mov	r4, r1
 800bb68:	4690      	mov	r8, r2
 800bb6a:	461f      	mov	r7, r3
 800bb6c:	d838      	bhi.n	800bbe0 <__ssputs_r+0x84>
 800bb6e:	898a      	ldrh	r2, [r1, #12]
 800bb70:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800bb74:	d032      	beq.n	800bbdc <__ssputs_r+0x80>
 800bb76:	6825      	ldr	r5, [r4, #0]
 800bb78:	6909      	ldr	r1, [r1, #16]
 800bb7a:	3301      	adds	r3, #1
 800bb7c:	eba5 0901 	sub.w	r9, r5, r1
 800bb80:	6965      	ldr	r5, [r4, #20]
 800bb82:	444b      	add	r3, r9
 800bb84:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800bb88:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800bb8c:	106d      	asrs	r5, r5, #1
 800bb8e:	429d      	cmp	r5, r3
 800bb90:	bf38      	it	cc
 800bb92:	461d      	movcc	r5, r3
 800bb94:	0553      	lsls	r3, r2, #21
 800bb96:	d531      	bpl.n	800bbfc <__ssputs_r+0xa0>
 800bb98:	4629      	mov	r1, r5
 800bb9a:	f000 fb6f 	bl	800c27c <_malloc_r>
 800bb9e:	4606      	mov	r6, r0
 800bba0:	b950      	cbnz	r0, 800bbb8 <__ssputs_r+0x5c>
 800bba2:	230c      	movs	r3, #12
 800bba4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800bba8:	f8ca 3000 	str.w	r3, [sl]
 800bbac:	89a3      	ldrh	r3, [r4, #12]
 800bbae:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800bbb2:	81a3      	strh	r3, [r4, #12]
 800bbb4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bbb8:	464a      	mov	r2, r9
 800bbba:	6921      	ldr	r1, [r4, #16]
 800bbbc:	f000 face 	bl	800c15c <memcpy>
 800bbc0:	89a3      	ldrh	r3, [r4, #12]
 800bbc2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800bbc6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800bbca:	81a3      	strh	r3, [r4, #12]
 800bbcc:	6126      	str	r6, [r4, #16]
 800bbce:	444e      	add	r6, r9
 800bbd0:	6026      	str	r6, [r4, #0]
 800bbd2:	463e      	mov	r6, r7
 800bbd4:	6165      	str	r5, [r4, #20]
 800bbd6:	eba5 0509 	sub.w	r5, r5, r9
 800bbda:	60a5      	str	r5, [r4, #8]
 800bbdc:	42be      	cmp	r6, r7
 800bbde:	d900      	bls.n	800bbe2 <__ssputs_r+0x86>
 800bbe0:	463e      	mov	r6, r7
 800bbe2:	4632      	mov	r2, r6
 800bbe4:	4641      	mov	r1, r8
 800bbe6:	6820      	ldr	r0, [r4, #0]
 800bbe8:	f000 fac6 	bl	800c178 <memmove>
 800bbec:	68a3      	ldr	r3, [r4, #8]
 800bbee:	2000      	movs	r0, #0
 800bbf0:	1b9b      	subs	r3, r3, r6
 800bbf2:	60a3      	str	r3, [r4, #8]
 800bbf4:	6823      	ldr	r3, [r4, #0]
 800bbf6:	4433      	add	r3, r6
 800bbf8:	6023      	str	r3, [r4, #0]
 800bbfa:	e7db      	b.n	800bbb4 <__ssputs_r+0x58>
 800bbfc:	462a      	mov	r2, r5
 800bbfe:	f000 fbb1 	bl	800c364 <_realloc_r>
 800bc02:	4606      	mov	r6, r0
 800bc04:	2800      	cmp	r0, #0
 800bc06:	d1e1      	bne.n	800bbcc <__ssputs_r+0x70>
 800bc08:	4650      	mov	r0, sl
 800bc0a:	6921      	ldr	r1, [r4, #16]
 800bc0c:	f000 face 	bl	800c1ac <_free_r>
 800bc10:	e7c7      	b.n	800bba2 <__ssputs_r+0x46>
	...

0800bc14 <_svfiprintf_r>:
 800bc14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bc18:	4698      	mov	r8, r3
 800bc1a:	898b      	ldrh	r3, [r1, #12]
 800bc1c:	4607      	mov	r7, r0
 800bc1e:	061b      	lsls	r3, r3, #24
 800bc20:	460d      	mov	r5, r1
 800bc22:	4614      	mov	r4, r2
 800bc24:	b09d      	sub	sp, #116	; 0x74
 800bc26:	d50e      	bpl.n	800bc46 <_svfiprintf_r+0x32>
 800bc28:	690b      	ldr	r3, [r1, #16]
 800bc2a:	b963      	cbnz	r3, 800bc46 <_svfiprintf_r+0x32>
 800bc2c:	2140      	movs	r1, #64	; 0x40
 800bc2e:	f000 fb25 	bl	800c27c <_malloc_r>
 800bc32:	6028      	str	r0, [r5, #0]
 800bc34:	6128      	str	r0, [r5, #16]
 800bc36:	b920      	cbnz	r0, 800bc42 <_svfiprintf_r+0x2e>
 800bc38:	230c      	movs	r3, #12
 800bc3a:	603b      	str	r3, [r7, #0]
 800bc3c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800bc40:	e0d1      	b.n	800bde6 <_svfiprintf_r+0x1d2>
 800bc42:	2340      	movs	r3, #64	; 0x40
 800bc44:	616b      	str	r3, [r5, #20]
 800bc46:	2300      	movs	r3, #0
 800bc48:	9309      	str	r3, [sp, #36]	; 0x24
 800bc4a:	2320      	movs	r3, #32
 800bc4c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800bc50:	2330      	movs	r3, #48	; 0x30
 800bc52:	f04f 0901 	mov.w	r9, #1
 800bc56:	f8cd 800c 	str.w	r8, [sp, #12]
 800bc5a:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800be00 <_svfiprintf_r+0x1ec>
 800bc5e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800bc62:	4623      	mov	r3, r4
 800bc64:	469a      	mov	sl, r3
 800bc66:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bc6a:	b10a      	cbz	r2, 800bc70 <_svfiprintf_r+0x5c>
 800bc6c:	2a25      	cmp	r2, #37	; 0x25
 800bc6e:	d1f9      	bne.n	800bc64 <_svfiprintf_r+0x50>
 800bc70:	ebba 0b04 	subs.w	fp, sl, r4
 800bc74:	d00b      	beq.n	800bc8e <_svfiprintf_r+0x7a>
 800bc76:	465b      	mov	r3, fp
 800bc78:	4622      	mov	r2, r4
 800bc7a:	4629      	mov	r1, r5
 800bc7c:	4638      	mov	r0, r7
 800bc7e:	f7ff ff6d 	bl	800bb5c <__ssputs_r>
 800bc82:	3001      	adds	r0, #1
 800bc84:	f000 80aa 	beq.w	800bddc <_svfiprintf_r+0x1c8>
 800bc88:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800bc8a:	445a      	add	r2, fp
 800bc8c:	9209      	str	r2, [sp, #36]	; 0x24
 800bc8e:	f89a 3000 	ldrb.w	r3, [sl]
 800bc92:	2b00      	cmp	r3, #0
 800bc94:	f000 80a2 	beq.w	800bddc <_svfiprintf_r+0x1c8>
 800bc98:	2300      	movs	r3, #0
 800bc9a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800bc9e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800bca2:	f10a 0a01 	add.w	sl, sl, #1
 800bca6:	9304      	str	r3, [sp, #16]
 800bca8:	9307      	str	r3, [sp, #28]
 800bcaa:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800bcae:	931a      	str	r3, [sp, #104]	; 0x68
 800bcb0:	4654      	mov	r4, sl
 800bcb2:	2205      	movs	r2, #5
 800bcb4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bcb8:	4851      	ldr	r0, [pc, #324]	; (800be00 <_svfiprintf_r+0x1ec>)
 800bcba:	f000 fa41 	bl	800c140 <memchr>
 800bcbe:	9a04      	ldr	r2, [sp, #16]
 800bcc0:	b9d8      	cbnz	r0, 800bcfa <_svfiprintf_r+0xe6>
 800bcc2:	06d0      	lsls	r0, r2, #27
 800bcc4:	bf44      	itt	mi
 800bcc6:	2320      	movmi	r3, #32
 800bcc8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800bccc:	0711      	lsls	r1, r2, #28
 800bcce:	bf44      	itt	mi
 800bcd0:	232b      	movmi	r3, #43	; 0x2b
 800bcd2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800bcd6:	f89a 3000 	ldrb.w	r3, [sl]
 800bcda:	2b2a      	cmp	r3, #42	; 0x2a
 800bcdc:	d015      	beq.n	800bd0a <_svfiprintf_r+0xf6>
 800bcde:	4654      	mov	r4, sl
 800bce0:	2000      	movs	r0, #0
 800bce2:	f04f 0c0a 	mov.w	ip, #10
 800bce6:	9a07      	ldr	r2, [sp, #28]
 800bce8:	4621      	mov	r1, r4
 800bcea:	f811 3b01 	ldrb.w	r3, [r1], #1
 800bcee:	3b30      	subs	r3, #48	; 0x30
 800bcf0:	2b09      	cmp	r3, #9
 800bcf2:	d94e      	bls.n	800bd92 <_svfiprintf_r+0x17e>
 800bcf4:	b1b0      	cbz	r0, 800bd24 <_svfiprintf_r+0x110>
 800bcf6:	9207      	str	r2, [sp, #28]
 800bcf8:	e014      	b.n	800bd24 <_svfiprintf_r+0x110>
 800bcfa:	eba0 0308 	sub.w	r3, r0, r8
 800bcfe:	fa09 f303 	lsl.w	r3, r9, r3
 800bd02:	4313      	orrs	r3, r2
 800bd04:	46a2      	mov	sl, r4
 800bd06:	9304      	str	r3, [sp, #16]
 800bd08:	e7d2      	b.n	800bcb0 <_svfiprintf_r+0x9c>
 800bd0a:	9b03      	ldr	r3, [sp, #12]
 800bd0c:	1d19      	adds	r1, r3, #4
 800bd0e:	681b      	ldr	r3, [r3, #0]
 800bd10:	9103      	str	r1, [sp, #12]
 800bd12:	2b00      	cmp	r3, #0
 800bd14:	bfbb      	ittet	lt
 800bd16:	425b      	neglt	r3, r3
 800bd18:	f042 0202 	orrlt.w	r2, r2, #2
 800bd1c:	9307      	strge	r3, [sp, #28]
 800bd1e:	9307      	strlt	r3, [sp, #28]
 800bd20:	bfb8      	it	lt
 800bd22:	9204      	strlt	r2, [sp, #16]
 800bd24:	7823      	ldrb	r3, [r4, #0]
 800bd26:	2b2e      	cmp	r3, #46	; 0x2e
 800bd28:	d10c      	bne.n	800bd44 <_svfiprintf_r+0x130>
 800bd2a:	7863      	ldrb	r3, [r4, #1]
 800bd2c:	2b2a      	cmp	r3, #42	; 0x2a
 800bd2e:	d135      	bne.n	800bd9c <_svfiprintf_r+0x188>
 800bd30:	9b03      	ldr	r3, [sp, #12]
 800bd32:	3402      	adds	r4, #2
 800bd34:	1d1a      	adds	r2, r3, #4
 800bd36:	681b      	ldr	r3, [r3, #0]
 800bd38:	9203      	str	r2, [sp, #12]
 800bd3a:	2b00      	cmp	r3, #0
 800bd3c:	bfb8      	it	lt
 800bd3e:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800bd42:	9305      	str	r3, [sp, #20]
 800bd44:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 800be04 <_svfiprintf_r+0x1f0>
 800bd48:	2203      	movs	r2, #3
 800bd4a:	4650      	mov	r0, sl
 800bd4c:	7821      	ldrb	r1, [r4, #0]
 800bd4e:	f000 f9f7 	bl	800c140 <memchr>
 800bd52:	b140      	cbz	r0, 800bd66 <_svfiprintf_r+0x152>
 800bd54:	2340      	movs	r3, #64	; 0x40
 800bd56:	eba0 000a 	sub.w	r0, r0, sl
 800bd5a:	fa03 f000 	lsl.w	r0, r3, r0
 800bd5e:	9b04      	ldr	r3, [sp, #16]
 800bd60:	3401      	adds	r4, #1
 800bd62:	4303      	orrs	r3, r0
 800bd64:	9304      	str	r3, [sp, #16]
 800bd66:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bd6a:	2206      	movs	r2, #6
 800bd6c:	4826      	ldr	r0, [pc, #152]	; (800be08 <_svfiprintf_r+0x1f4>)
 800bd6e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800bd72:	f000 f9e5 	bl	800c140 <memchr>
 800bd76:	2800      	cmp	r0, #0
 800bd78:	d038      	beq.n	800bdec <_svfiprintf_r+0x1d8>
 800bd7a:	4b24      	ldr	r3, [pc, #144]	; (800be0c <_svfiprintf_r+0x1f8>)
 800bd7c:	bb1b      	cbnz	r3, 800bdc6 <_svfiprintf_r+0x1b2>
 800bd7e:	9b03      	ldr	r3, [sp, #12]
 800bd80:	3307      	adds	r3, #7
 800bd82:	f023 0307 	bic.w	r3, r3, #7
 800bd86:	3308      	adds	r3, #8
 800bd88:	9303      	str	r3, [sp, #12]
 800bd8a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bd8c:	4433      	add	r3, r6
 800bd8e:	9309      	str	r3, [sp, #36]	; 0x24
 800bd90:	e767      	b.n	800bc62 <_svfiprintf_r+0x4e>
 800bd92:	460c      	mov	r4, r1
 800bd94:	2001      	movs	r0, #1
 800bd96:	fb0c 3202 	mla	r2, ip, r2, r3
 800bd9a:	e7a5      	b.n	800bce8 <_svfiprintf_r+0xd4>
 800bd9c:	2300      	movs	r3, #0
 800bd9e:	f04f 0c0a 	mov.w	ip, #10
 800bda2:	4619      	mov	r1, r3
 800bda4:	3401      	adds	r4, #1
 800bda6:	9305      	str	r3, [sp, #20]
 800bda8:	4620      	mov	r0, r4
 800bdaa:	f810 2b01 	ldrb.w	r2, [r0], #1
 800bdae:	3a30      	subs	r2, #48	; 0x30
 800bdb0:	2a09      	cmp	r2, #9
 800bdb2:	d903      	bls.n	800bdbc <_svfiprintf_r+0x1a8>
 800bdb4:	2b00      	cmp	r3, #0
 800bdb6:	d0c5      	beq.n	800bd44 <_svfiprintf_r+0x130>
 800bdb8:	9105      	str	r1, [sp, #20]
 800bdba:	e7c3      	b.n	800bd44 <_svfiprintf_r+0x130>
 800bdbc:	4604      	mov	r4, r0
 800bdbe:	2301      	movs	r3, #1
 800bdc0:	fb0c 2101 	mla	r1, ip, r1, r2
 800bdc4:	e7f0      	b.n	800bda8 <_svfiprintf_r+0x194>
 800bdc6:	ab03      	add	r3, sp, #12
 800bdc8:	9300      	str	r3, [sp, #0]
 800bdca:	462a      	mov	r2, r5
 800bdcc:	4638      	mov	r0, r7
 800bdce:	4b10      	ldr	r3, [pc, #64]	; (800be10 <_svfiprintf_r+0x1fc>)
 800bdd0:	a904      	add	r1, sp, #16
 800bdd2:	f3af 8000 	nop.w
 800bdd6:	1c42      	adds	r2, r0, #1
 800bdd8:	4606      	mov	r6, r0
 800bdda:	d1d6      	bne.n	800bd8a <_svfiprintf_r+0x176>
 800bddc:	89ab      	ldrh	r3, [r5, #12]
 800bdde:	065b      	lsls	r3, r3, #25
 800bde0:	f53f af2c 	bmi.w	800bc3c <_svfiprintf_r+0x28>
 800bde4:	9809      	ldr	r0, [sp, #36]	; 0x24
 800bde6:	b01d      	add	sp, #116	; 0x74
 800bde8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bdec:	ab03      	add	r3, sp, #12
 800bdee:	9300      	str	r3, [sp, #0]
 800bdf0:	462a      	mov	r2, r5
 800bdf2:	4638      	mov	r0, r7
 800bdf4:	4b06      	ldr	r3, [pc, #24]	; (800be10 <_svfiprintf_r+0x1fc>)
 800bdf6:	a904      	add	r1, sp, #16
 800bdf8:	f000 f87c 	bl	800bef4 <_printf_i>
 800bdfc:	e7eb      	b.n	800bdd6 <_svfiprintf_r+0x1c2>
 800bdfe:	bf00      	nop
 800be00:	0800d828 	.word	0x0800d828
 800be04:	0800d82e 	.word	0x0800d82e
 800be08:	0800d832 	.word	0x0800d832
 800be0c:	00000000 	.word	0x00000000
 800be10:	0800bb5d 	.word	0x0800bb5d

0800be14 <_printf_common>:
 800be14:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800be18:	4616      	mov	r6, r2
 800be1a:	4699      	mov	r9, r3
 800be1c:	688a      	ldr	r2, [r1, #8]
 800be1e:	690b      	ldr	r3, [r1, #16]
 800be20:	4607      	mov	r7, r0
 800be22:	4293      	cmp	r3, r2
 800be24:	bfb8      	it	lt
 800be26:	4613      	movlt	r3, r2
 800be28:	6033      	str	r3, [r6, #0]
 800be2a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800be2e:	460c      	mov	r4, r1
 800be30:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800be34:	b10a      	cbz	r2, 800be3a <_printf_common+0x26>
 800be36:	3301      	adds	r3, #1
 800be38:	6033      	str	r3, [r6, #0]
 800be3a:	6823      	ldr	r3, [r4, #0]
 800be3c:	0699      	lsls	r1, r3, #26
 800be3e:	bf42      	ittt	mi
 800be40:	6833      	ldrmi	r3, [r6, #0]
 800be42:	3302      	addmi	r3, #2
 800be44:	6033      	strmi	r3, [r6, #0]
 800be46:	6825      	ldr	r5, [r4, #0]
 800be48:	f015 0506 	ands.w	r5, r5, #6
 800be4c:	d106      	bne.n	800be5c <_printf_common+0x48>
 800be4e:	f104 0a19 	add.w	sl, r4, #25
 800be52:	68e3      	ldr	r3, [r4, #12]
 800be54:	6832      	ldr	r2, [r6, #0]
 800be56:	1a9b      	subs	r3, r3, r2
 800be58:	42ab      	cmp	r3, r5
 800be5a:	dc28      	bgt.n	800beae <_printf_common+0x9a>
 800be5c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800be60:	1e13      	subs	r3, r2, #0
 800be62:	6822      	ldr	r2, [r4, #0]
 800be64:	bf18      	it	ne
 800be66:	2301      	movne	r3, #1
 800be68:	0692      	lsls	r2, r2, #26
 800be6a:	d42d      	bmi.n	800bec8 <_printf_common+0xb4>
 800be6c:	4649      	mov	r1, r9
 800be6e:	4638      	mov	r0, r7
 800be70:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800be74:	47c0      	blx	r8
 800be76:	3001      	adds	r0, #1
 800be78:	d020      	beq.n	800bebc <_printf_common+0xa8>
 800be7a:	6823      	ldr	r3, [r4, #0]
 800be7c:	68e5      	ldr	r5, [r4, #12]
 800be7e:	f003 0306 	and.w	r3, r3, #6
 800be82:	2b04      	cmp	r3, #4
 800be84:	bf18      	it	ne
 800be86:	2500      	movne	r5, #0
 800be88:	6832      	ldr	r2, [r6, #0]
 800be8a:	f04f 0600 	mov.w	r6, #0
 800be8e:	68a3      	ldr	r3, [r4, #8]
 800be90:	bf08      	it	eq
 800be92:	1aad      	subeq	r5, r5, r2
 800be94:	6922      	ldr	r2, [r4, #16]
 800be96:	bf08      	it	eq
 800be98:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800be9c:	4293      	cmp	r3, r2
 800be9e:	bfc4      	itt	gt
 800bea0:	1a9b      	subgt	r3, r3, r2
 800bea2:	18ed      	addgt	r5, r5, r3
 800bea4:	341a      	adds	r4, #26
 800bea6:	42b5      	cmp	r5, r6
 800bea8:	d11a      	bne.n	800bee0 <_printf_common+0xcc>
 800beaa:	2000      	movs	r0, #0
 800beac:	e008      	b.n	800bec0 <_printf_common+0xac>
 800beae:	2301      	movs	r3, #1
 800beb0:	4652      	mov	r2, sl
 800beb2:	4649      	mov	r1, r9
 800beb4:	4638      	mov	r0, r7
 800beb6:	47c0      	blx	r8
 800beb8:	3001      	adds	r0, #1
 800beba:	d103      	bne.n	800bec4 <_printf_common+0xb0>
 800bebc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800bec0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bec4:	3501      	adds	r5, #1
 800bec6:	e7c4      	b.n	800be52 <_printf_common+0x3e>
 800bec8:	2030      	movs	r0, #48	; 0x30
 800beca:	18e1      	adds	r1, r4, r3
 800becc:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800bed0:	1c5a      	adds	r2, r3, #1
 800bed2:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800bed6:	4422      	add	r2, r4
 800bed8:	3302      	adds	r3, #2
 800beda:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800bede:	e7c5      	b.n	800be6c <_printf_common+0x58>
 800bee0:	2301      	movs	r3, #1
 800bee2:	4622      	mov	r2, r4
 800bee4:	4649      	mov	r1, r9
 800bee6:	4638      	mov	r0, r7
 800bee8:	47c0      	blx	r8
 800beea:	3001      	adds	r0, #1
 800beec:	d0e6      	beq.n	800bebc <_printf_common+0xa8>
 800beee:	3601      	adds	r6, #1
 800bef0:	e7d9      	b.n	800bea6 <_printf_common+0x92>
	...

0800bef4 <_printf_i>:
 800bef4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800bef8:	7e0f      	ldrb	r7, [r1, #24]
 800befa:	4691      	mov	r9, r2
 800befc:	2f78      	cmp	r7, #120	; 0x78
 800befe:	4680      	mov	r8, r0
 800bf00:	460c      	mov	r4, r1
 800bf02:	469a      	mov	sl, r3
 800bf04:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800bf06:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800bf0a:	d807      	bhi.n	800bf1c <_printf_i+0x28>
 800bf0c:	2f62      	cmp	r7, #98	; 0x62
 800bf0e:	d80a      	bhi.n	800bf26 <_printf_i+0x32>
 800bf10:	2f00      	cmp	r7, #0
 800bf12:	f000 80d9 	beq.w	800c0c8 <_printf_i+0x1d4>
 800bf16:	2f58      	cmp	r7, #88	; 0x58
 800bf18:	f000 80a4 	beq.w	800c064 <_printf_i+0x170>
 800bf1c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800bf20:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800bf24:	e03a      	b.n	800bf9c <_printf_i+0xa8>
 800bf26:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800bf2a:	2b15      	cmp	r3, #21
 800bf2c:	d8f6      	bhi.n	800bf1c <_printf_i+0x28>
 800bf2e:	a101      	add	r1, pc, #4	; (adr r1, 800bf34 <_printf_i+0x40>)
 800bf30:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800bf34:	0800bf8d 	.word	0x0800bf8d
 800bf38:	0800bfa1 	.word	0x0800bfa1
 800bf3c:	0800bf1d 	.word	0x0800bf1d
 800bf40:	0800bf1d 	.word	0x0800bf1d
 800bf44:	0800bf1d 	.word	0x0800bf1d
 800bf48:	0800bf1d 	.word	0x0800bf1d
 800bf4c:	0800bfa1 	.word	0x0800bfa1
 800bf50:	0800bf1d 	.word	0x0800bf1d
 800bf54:	0800bf1d 	.word	0x0800bf1d
 800bf58:	0800bf1d 	.word	0x0800bf1d
 800bf5c:	0800bf1d 	.word	0x0800bf1d
 800bf60:	0800c0af 	.word	0x0800c0af
 800bf64:	0800bfd1 	.word	0x0800bfd1
 800bf68:	0800c091 	.word	0x0800c091
 800bf6c:	0800bf1d 	.word	0x0800bf1d
 800bf70:	0800bf1d 	.word	0x0800bf1d
 800bf74:	0800c0d1 	.word	0x0800c0d1
 800bf78:	0800bf1d 	.word	0x0800bf1d
 800bf7c:	0800bfd1 	.word	0x0800bfd1
 800bf80:	0800bf1d 	.word	0x0800bf1d
 800bf84:	0800bf1d 	.word	0x0800bf1d
 800bf88:	0800c099 	.word	0x0800c099
 800bf8c:	682b      	ldr	r3, [r5, #0]
 800bf8e:	1d1a      	adds	r2, r3, #4
 800bf90:	681b      	ldr	r3, [r3, #0]
 800bf92:	602a      	str	r2, [r5, #0]
 800bf94:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800bf98:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800bf9c:	2301      	movs	r3, #1
 800bf9e:	e0a4      	b.n	800c0ea <_printf_i+0x1f6>
 800bfa0:	6820      	ldr	r0, [r4, #0]
 800bfa2:	6829      	ldr	r1, [r5, #0]
 800bfa4:	0606      	lsls	r6, r0, #24
 800bfa6:	f101 0304 	add.w	r3, r1, #4
 800bfaa:	d50a      	bpl.n	800bfc2 <_printf_i+0xce>
 800bfac:	680e      	ldr	r6, [r1, #0]
 800bfae:	602b      	str	r3, [r5, #0]
 800bfb0:	2e00      	cmp	r6, #0
 800bfb2:	da03      	bge.n	800bfbc <_printf_i+0xc8>
 800bfb4:	232d      	movs	r3, #45	; 0x2d
 800bfb6:	4276      	negs	r6, r6
 800bfb8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800bfbc:	230a      	movs	r3, #10
 800bfbe:	485e      	ldr	r0, [pc, #376]	; (800c138 <_printf_i+0x244>)
 800bfc0:	e019      	b.n	800bff6 <_printf_i+0x102>
 800bfc2:	680e      	ldr	r6, [r1, #0]
 800bfc4:	f010 0f40 	tst.w	r0, #64	; 0x40
 800bfc8:	602b      	str	r3, [r5, #0]
 800bfca:	bf18      	it	ne
 800bfcc:	b236      	sxthne	r6, r6
 800bfce:	e7ef      	b.n	800bfb0 <_printf_i+0xbc>
 800bfd0:	682b      	ldr	r3, [r5, #0]
 800bfd2:	6820      	ldr	r0, [r4, #0]
 800bfd4:	1d19      	adds	r1, r3, #4
 800bfd6:	6029      	str	r1, [r5, #0]
 800bfd8:	0601      	lsls	r1, r0, #24
 800bfda:	d501      	bpl.n	800bfe0 <_printf_i+0xec>
 800bfdc:	681e      	ldr	r6, [r3, #0]
 800bfde:	e002      	b.n	800bfe6 <_printf_i+0xf2>
 800bfe0:	0646      	lsls	r6, r0, #25
 800bfe2:	d5fb      	bpl.n	800bfdc <_printf_i+0xe8>
 800bfe4:	881e      	ldrh	r6, [r3, #0]
 800bfe6:	2f6f      	cmp	r7, #111	; 0x6f
 800bfe8:	bf0c      	ite	eq
 800bfea:	2308      	moveq	r3, #8
 800bfec:	230a      	movne	r3, #10
 800bfee:	4852      	ldr	r0, [pc, #328]	; (800c138 <_printf_i+0x244>)
 800bff0:	2100      	movs	r1, #0
 800bff2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800bff6:	6865      	ldr	r5, [r4, #4]
 800bff8:	2d00      	cmp	r5, #0
 800bffa:	bfa8      	it	ge
 800bffc:	6821      	ldrge	r1, [r4, #0]
 800bffe:	60a5      	str	r5, [r4, #8]
 800c000:	bfa4      	itt	ge
 800c002:	f021 0104 	bicge.w	r1, r1, #4
 800c006:	6021      	strge	r1, [r4, #0]
 800c008:	b90e      	cbnz	r6, 800c00e <_printf_i+0x11a>
 800c00a:	2d00      	cmp	r5, #0
 800c00c:	d04d      	beq.n	800c0aa <_printf_i+0x1b6>
 800c00e:	4615      	mov	r5, r2
 800c010:	fbb6 f1f3 	udiv	r1, r6, r3
 800c014:	fb03 6711 	mls	r7, r3, r1, r6
 800c018:	5dc7      	ldrb	r7, [r0, r7]
 800c01a:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800c01e:	4637      	mov	r7, r6
 800c020:	42bb      	cmp	r3, r7
 800c022:	460e      	mov	r6, r1
 800c024:	d9f4      	bls.n	800c010 <_printf_i+0x11c>
 800c026:	2b08      	cmp	r3, #8
 800c028:	d10b      	bne.n	800c042 <_printf_i+0x14e>
 800c02a:	6823      	ldr	r3, [r4, #0]
 800c02c:	07de      	lsls	r6, r3, #31
 800c02e:	d508      	bpl.n	800c042 <_printf_i+0x14e>
 800c030:	6923      	ldr	r3, [r4, #16]
 800c032:	6861      	ldr	r1, [r4, #4]
 800c034:	4299      	cmp	r1, r3
 800c036:	bfde      	ittt	le
 800c038:	2330      	movle	r3, #48	; 0x30
 800c03a:	f805 3c01 	strble.w	r3, [r5, #-1]
 800c03e:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 800c042:	1b52      	subs	r2, r2, r5
 800c044:	6122      	str	r2, [r4, #16]
 800c046:	464b      	mov	r3, r9
 800c048:	4621      	mov	r1, r4
 800c04a:	4640      	mov	r0, r8
 800c04c:	f8cd a000 	str.w	sl, [sp]
 800c050:	aa03      	add	r2, sp, #12
 800c052:	f7ff fedf 	bl	800be14 <_printf_common>
 800c056:	3001      	adds	r0, #1
 800c058:	d14c      	bne.n	800c0f4 <_printf_i+0x200>
 800c05a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800c05e:	b004      	add	sp, #16
 800c060:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c064:	4834      	ldr	r0, [pc, #208]	; (800c138 <_printf_i+0x244>)
 800c066:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800c06a:	6829      	ldr	r1, [r5, #0]
 800c06c:	6823      	ldr	r3, [r4, #0]
 800c06e:	f851 6b04 	ldr.w	r6, [r1], #4
 800c072:	6029      	str	r1, [r5, #0]
 800c074:	061d      	lsls	r5, r3, #24
 800c076:	d514      	bpl.n	800c0a2 <_printf_i+0x1ae>
 800c078:	07df      	lsls	r7, r3, #31
 800c07a:	bf44      	itt	mi
 800c07c:	f043 0320 	orrmi.w	r3, r3, #32
 800c080:	6023      	strmi	r3, [r4, #0]
 800c082:	b91e      	cbnz	r6, 800c08c <_printf_i+0x198>
 800c084:	6823      	ldr	r3, [r4, #0]
 800c086:	f023 0320 	bic.w	r3, r3, #32
 800c08a:	6023      	str	r3, [r4, #0]
 800c08c:	2310      	movs	r3, #16
 800c08e:	e7af      	b.n	800bff0 <_printf_i+0xfc>
 800c090:	6823      	ldr	r3, [r4, #0]
 800c092:	f043 0320 	orr.w	r3, r3, #32
 800c096:	6023      	str	r3, [r4, #0]
 800c098:	2378      	movs	r3, #120	; 0x78
 800c09a:	4828      	ldr	r0, [pc, #160]	; (800c13c <_printf_i+0x248>)
 800c09c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800c0a0:	e7e3      	b.n	800c06a <_printf_i+0x176>
 800c0a2:	0659      	lsls	r1, r3, #25
 800c0a4:	bf48      	it	mi
 800c0a6:	b2b6      	uxthmi	r6, r6
 800c0a8:	e7e6      	b.n	800c078 <_printf_i+0x184>
 800c0aa:	4615      	mov	r5, r2
 800c0ac:	e7bb      	b.n	800c026 <_printf_i+0x132>
 800c0ae:	682b      	ldr	r3, [r5, #0]
 800c0b0:	6826      	ldr	r6, [r4, #0]
 800c0b2:	1d18      	adds	r0, r3, #4
 800c0b4:	6961      	ldr	r1, [r4, #20]
 800c0b6:	6028      	str	r0, [r5, #0]
 800c0b8:	0635      	lsls	r5, r6, #24
 800c0ba:	681b      	ldr	r3, [r3, #0]
 800c0bc:	d501      	bpl.n	800c0c2 <_printf_i+0x1ce>
 800c0be:	6019      	str	r1, [r3, #0]
 800c0c0:	e002      	b.n	800c0c8 <_printf_i+0x1d4>
 800c0c2:	0670      	lsls	r0, r6, #25
 800c0c4:	d5fb      	bpl.n	800c0be <_printf_i+0x1ca>
 800c0c6:	8019      	strh	r1, [r3, #0]
 800c0c8:	2300      	movs	r3, #0
 800c0ca:	4615      	mov	r5, r2
 800c0cc:	6123      	str	r3, [r4, #16]
 800c0ce:	e7ba      	b.n	800c046 <_printf_i+0x152>
 800c0d0:	682b      	ldr	r3, [r5, #0]
 800c0d2:	2100      	movs	r1, #0
 800c0d4:	1d1a      	adds	r2, r3, #4
 800c0d6:	602a      	str	r2, [r5, #0]
 800c0d8:	681d      	ldr	r5, [r3, #0]
 800c0da:	6862      	ldr	r2, [r4, #4]
 800c0dc:	4628      	mov	r0, r5
 800c0de:	f000 f82f 	bl	800c140 <memchr>
 800c0e2:	b108      	cbz	r0, 800c0e8 <_printf_i+0x1f4>
 800c0e4:	1b40      	subs	r0, r0, r5
 800c0e6:	6060      	str	r0, [r4, #4]
 800c0e8:	6863      	ldr	r3, [r4, #4]
 800c0ea:	6123      	str	r3, [r4, #16]
 800c0ec:	2300      	movs	r3, #0
 800c0ee:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c0f2:	e7a8      	b.n	800c046 <_printf_i+0x152>
 800c0f4:	462a      	mov	r2, r5
 800c0f6:	4649      	mov	r1, r9
 800c0f8:	4640      	mov	r0, r8
 800c0fa:	6923      	ldr	r3, [r4, #16]
 800c0fc:	47d0      	blx	sl
 800c0fe:	3001      	adds	r0, #1
 800c100:	d0ab      	beq.n	800c05a <_printf_i+0x166>
 800c102:	6823      	ldr	r3, [r4, #0]
 800c104:	079b      	lsls	r3, r3, #30
 800c106:	d413      	bmi.n	800c130 <_printf_i+0x23c>
 800c108:	68e0      	ldr	r0, [r4, #12]
 800c10a:	9b03      	ldr	r3, [sp, #12]
 800c10c:	4298      	cmp	r0, r3
 800c10e:	bfb8      	it	lt
 800c110:	4618      	movlt	r0, r3
 800c112:	e7a4      	b.n	800c05e <_printf_i+0x16a>
 800c114:	2301      	movs	r3, #1
 800c116:	4632      	mov	r2, r6
 800c118:	4649      	mov	r1, r9
 800c11a:	4640      	mov	r0, r8
 800c11c:	47d0      	blx	sl
 800c11e:	3001      	adds	r0, #1
 800c120:	d09b      	beq.n	800c05a <_printf_i+0x166>
 800c122:	3501      	adds	r5, #1
 800c124:	68e3      	ldr	r3, [r4, #12]
 800c126:	9903      	ldr	r1, [sp, #12]
 800c128:	1a5b      	subs	r3, r3, r1
 800c12a:	42ab      	cmp	r3, r5
 800c12c:	dcf2      	bgt.n	800c114 <_printf_i+0x220>
 800c12e:	e7eb      	b.n	800c108 <_printf_i+0x214>
 800c130:	2500      	movs	r5, #0
 800c132:	f104 0619 	add.w	r6, r4, #25
 800c136:	e7f5      	b.n	800c124 <_printf_i+0x230>
 800c138:	0800d839 	.word	0x0800d839
 800c13c:	0800d84a 	.word	0x0800d84a

0800c140 <memchr>:
 800c140:	4603      	mov	r3, r0
 800c142:	b510      	push	{r4, lr}
 800c144:	b2c9      	uxtb	r1, r1
 800c146:	4402      	add	r2, r0
 800c148:	4293      	cmp	r3, r2
 800c14a:	4618      	mov	r0, r3
 800c14c:	d101      	bne.n	800c152 <memchr+0x12>
 800c14e:	2000      	movs	r0, #0
 800c150:	e003      	b.n	800c15a <memchr+0x1a>
 800c152:	7804      	ldrb	r4, [r0, #0]
 800c154:	3301      	adds	r3, #1
 800c156:	428c      	cmp	r4, r1
 800c158:	d1f6      	bne.n	800c148 <memchr+0x8>
 800c15a:	bd10      	pop	{r4, pc}

0800c15c <memcpy>:
 800c15c:	440a      	add	r2, r1
 800c15e:	4291      	cmp	r1, r2
 800c160:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800c164:	d100      	bne.n	800c168 <memcpy+0xc>
 800c166:	4770      	bx	lr
 800c168:	b510      	push	{r4, lr}
 800c16a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c16e:	4291      	cmp	r1, r2
 800c170:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c174:	d1f9      	bne.n	800c16a <memcpy+0xe>
 800c176:	bd10      	pop	{r4, pc}

0800c178 <memmove>:
 800c178:	4288      	cmp	r0, r1
 800c17a:	b510      	push	{r4, lr}
 800c17c:	eb01 0402 	add.w	r4, r1, r2
 800c180:	d902      	bls.n	800c188 <memmove+0x10>
 800c182:	4284      	cmp	r4, r0
 800c184:	4623      	mov	r3, r4
 800c186:	d807      	bhi.n	800c198 <memmove+0x20>
 800c188:	1e43      	subs	r3, r0, #1
 800c18a:	42a1      	cmp	r1, r4
 800c18c:	d008      	beq.n	800c1a0 <memmove+0x28>
 800c18e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c192:	f803 2f01 	strb.w	r2, [r3, #1]!
 800c196:	e7f8      	b.n	800c18a <memmove+0x12>
 800c198:	4601      	mov	r1, r0
 800c19a:	4402      	add	r2, r0
 800c19c:	428a      	cmp	r2, r1
 800c19e:	d100      	bne.n	800c1a2 <memmove+0x2a>
 800c1a0:	bd10      	pop	{r4, pc}
 800c1a2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800c1a6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800c1aa:	e7f7      	b.n	800c19c <memmove+0x24>

0800c1ac <_free_r>:
 800c1ac:	b538      	push	{r3, r4, r5, lr}
 800c1ae:	4605      	mov	r5, r0
 800c1b0:	2900      	cmp	r1, #0
 800c1b2:	d040      	beq.n	800c236 <_free_r+0x8a>
 800c1b4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c1b8:	1f0c      	subs	r4, r1, #4
 800c1ba:	2b00      	cmp	r3, #0
 800c1bc:	bfb8      	it	lt
 800c1be:	18e4      	addlt	r4, r4, r3
 800c1c0:	f000 f910 	bl	800c3e4 <__malloc_lock>
 800c1c4:	4a1c      	ldr	r2, [pc, #112]	; (800c238 <_free_r+0x8c>)
 800c1c6:	6813      	ldr	r3, [r2, #0]
 800c1c8:	b933      	cbnz	r3, 800c1d8 <_free_r+0x2c>
 800c1ca:	6063      	str	r3, [r4, #4]
 800c1cc:	6014      	str	r4, [r2, #0]
 800c1ce:	4628      	mov	r0, r5
 800c1d0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c1d4:	f000 b90c 	b.w	800c3f0 <__malloc_unlock>
 800c1d8:	42a3      	cmp	r3, r4
 800c1da:	d908      	bls.n	800c1ee <_free_r+0x42>
 800c1dc:	6820      	ldr	r0, [r4, #0]
 800c1de:	1821      	adds	r1, r4, r0
 800c1e0:	428b      	cmp	r3, r1
 800c1e2:	bf01      	itttt	eq
 800c1e4:	6819      	ldreq	r1, [r3, #0]
 800c1e6:	685b      	ldreq	r3, [r3, #4]
 800c1e8:	1809      	addeq	r1, r1, r0
 800c1ea:	6021      	streq	r1, [r4, #0]
 800c1ec:	e7ed      	b.n	800c1ca <_free_r+0x1e>
 800c1ee:	461a      	mov	r2, r3
 800c1f0:	685b      	ldr	r3, [r3, #4]
 800c1f2:	b10b      	cbz	r3, 800c1f8 <_free_r+0x4c>
 800c1f4:	42a3      	cmp	r3, r4
 800c1f6:	d9fa      	bls.n	800c1ee <_free_r+0x42>
 800c1f8:	6811      	ldr	r1, [r2, #0]
 800c1fa:	1850      	adds	r0, r2, r1
 800c1fc:	42a0      	cmp	r0, r4
 800c1fe:	d10b      	bne.n	800c218 <_free_r+0x6c>
 800c200:	6820      	ldr	r0, [r4, #0]
 800c202:	4401      	add	r1, r0
 800c204:	1850      	adds	r0, r2, r1
 800c206:	4283      	cmp	r3, r0
 800c208:	6011      	str	r1, [r2, #0]
 800c20a:	d1e0      	bne.n	800c1ce <_free_r+0x22>
 800c20c:	6818      	ldr	r0, [r3, #0]
 800c20e:	685b      	ldr	r3, [r3, #4]
 800c210:	4401      	add	r1, r0
 800c212:	6011      	str	r1, [r2, #0]
 800c214:	6053      	str	r3, [r2, #4]
 800c216:	e7da      	b.n	800c1ce <_free_r+0x22>
 800c218:	d902      	bls.n	800c220 <_free_r+0x74>
 800c21a:	230c      	movs	r3, #12
 800c21c:	602b      	str	r3, [r5, #0]
 800c21e:	e7d6      	b.n	800c1ce <_free_r+0x22>
 800c220:	6820      	ldr	r0, [r4, #0]
 800c222:	1821      	adds	r1, r4, r0
 800c224:	428b      	cmp	r3, r1
 800c226:	bf01      	itttt	eq
 800c228:	6819      	ldreq	r1, [r3, #0]
 800c22a:	685b      	ldreq	r3, [r3, #4]
 800c22c:	1809      	addeq	r1, r1, r0
 800c22e:	6021      	streq	r1, [r4, #0]
 800c230:	6063      	str	r3, [r4, #4]
 800c232:	6054      	str	r4, [r2, #4]
 800c234:	e7cb      	b.n	800c1ce <_free_r+0x22>
 800c236:	bd38      	pop	{r3, r4, r5, pc}
 800c238:	20001550 	.word	0x20001550

0800c23c <sbrk_aligned>:
 800c23c:	b570      	push	{r4, r5, r6, lr}
 800c23e:	4e0e      	ldr	r6, [pc, #56]	; (800c278 <sbrk_aligned+0x3c>)
 800c240:	460c      	mov	r4, r1
 800c242:	6831      	ldr	r1, [r6, #0]
 800c244:	4605      	mov	r5, r0
 800c246:	b911      	cbnz	r1, 800c24e <sbrk_aligned+0x12>
 800c248:	f000 f8bc 	bl	800c3c4 <_sbrk_r>
 800c24c:	6030      	str	r0, [r6, #0]
 800c24e:	4621      	mov	r1, r4
 800c250:	4628      	mov	r0, r5
 800c252:	f000 f8b7 	bl	800c3c4 <_sbrk_r>
 800c256:	1c43      	adds	r3, r0, #1
 800c258:	d00a      	beq.n	800c270 <sbrk_aligned+0x34>
 800c25a:	1cc4      	adds	r4, r0, #3
 800c25c:	f024 0403 	bic.w	r4, r4, #3
 800c260:	42a0      	cmp	r0, r4
 800c262:	d007      	beq.n	800c274 <sbrk_aligned+0x38>
 800c264:	1a21      	subs	r1, r4, r0
 800c266:	4628      	mov	r0, r5
 800c268:	f000 f8ac 	bl	800c3c4 <_sbrk_r>
 800c26c:	3001      	adds	r0, #1
 800c26e:	d101      	bne.n	800c274 <sbrk_aligned+0x38>
 800c270:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 800c274:	4620      	mov	r0, r4
 800c276:	bd70      	pop	{r4, r5, r6, pc}
 800c278:	20001554 	.word	0x20001554

0800c27c <_malloc_r>:
 800c27c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c280:	1ccd      	adds	r5, r1, #3
 800c282:	f025 0503 	bic.w	r5, r5, #3
 800c286:	3508      	adds	r5, #8
 800c288:	2d0c      	cmp	r5, #12
 800c28a:	bf38      	it	cc
 800c28c:	250c      	movcc	r5, #12
 800c28e:	2d00      	cmp	r5, #0
 800c290:	4607      	mov	r7, r0
 800c292:	db01      	blt.n	800c298 <_malloc_r+0x1c>
 800c294:	42a9      	cmp	r1, r5
 800c296:	d905      	bls.n	800c2a4 <_malloc_r+0x28>
 800c298:	230c      	movs	r3, #12
 800c29a:	2600      	movs	r6, #0
 800c29c:	603b      	str	r3, [r7, #0]
 800c29e:	4630      	mov	r0, r6
 800c2a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c2a4:	4e2e      	ldr	r6, [pc, #184]	; (800c360 <_malloc_r+0xe4>)
 800c2a6:	f000 f89d 	bl	800c3e4 <__malloc_lock>
 800c2aa:	6833      	ldr	r3, [r6, #0]
 800c2ac:	461c      	mov	r4, r3
 800c2ae:	bb34      	cbnz	r4, 800c2fe <_malloc_r+0x82>
 800c2b0:	4629      	mov	r1, r5
 800c2b2:	4638      	mov	r0, r7
 800c2b4:	f7ff ffc2 	bl	800c23c <sbrk_aligned>
 800c2b8:	1c43      	adds	r3, r0, #1
 800c2ba:	4604      	mov	r4, r0
 800c2bc:	d14d      	bne.n	800c35a <_malloc_r+0xde>
 800c2be:	6834      	ldr	r4, [r6, #0]
 800c2c0:	4626      	mov	r6, r4
 800c2c2:	2e00      	cmp	r6, #0
 800c2c4:	d140      	bne.n	800c348 <_malloc_r+0xcc>
 800c2c6:	6823      	ldr	r3, [r4, #0]
 800c2c8:	4631      	mov	r1, r6
 800c2ca:	4638      	mov	r0, r7
 800c2cc:	eb04 0803 	add.w	r8, r4, r3
 800c2d0:	f000 f878 	bl	800c3c4 <_sbrk_r>
 800c2d4:	4580      	cmp	r8, r0
 800c2d6:	d13a      	bne.n	800c34e <_malloc_r+0xd2>
 800c2d8:	6821      	ldr	r1, [r4, #0]
 800c2da:	3503      	adds	r5, #3
 800c2dc:	1a6d      	subs	r5, r5, r1
 800c2de:	f025 0503 	bic.w	r5, r5, #3
 800c2e2:	3508      	adds	r5, #8
 800c2e4:	2d0c      	cmp	r5, #12
 800c2e6:	bf38      	it	cc
 800c2e8:	250c      	movcc	r5, #12
 800c2ea:	4638      	mov	r0, r7
 800c2ec:	4629      	mov	r1, r5
 800c2ee:	f7ff ffa5 	bl	800c23c <sbrk_aligned>
 800c2f2:	3001      	adds	r0, #1
 800c2f4:	d02b      	beq.n	800c34e <_malloc_r+0xd2>
 800c2f6:	6823      	ldr	r3, [r4, #0]
 800c2f8:	442b      	add	r3, r5
 800c2fa:	6023      	str	r3, [r4, #0]
 800c2fc:	e00e      	b.n	800c31c <_malloc_r+0xa0>
 800c2fe:	6822      	ldr	r2, [r4, #0]
 800c300:	1b52      	subs	r2, r2, r5
 800c302:	d41e      	bmi.n	800c342 <_malloc_r+0xc6>
 800c304:	2a0b      	cmp	r2, #11
 800c306:	d916      	bls.n	800c336 <_malloc_r+0xba>
 800c308:	1961      	adds	r1, r4, r5
 800c30a:	42a3      	cmp	r3, r4
 800c30c:	6025      	str	r5, [r4, #0]
 800c30e:	bf18      	it	ne
 800c310:	6059      	strne	r1, [r3, #4]
 800c312:	6863      	ldr	r3, [r4, #4]
 800c314:	bf08      	it	eq
 800c316:	6031      	streq	r1, [r6, #0]
 800c318:	5162      	str	r2, [r4, r5]
 800c31a:	604b      	str	r3, [r1, #4]
 800c31c:	4638      	mov	r0, r7
 800c31e:	f104 060b 	add.w	r6, r4, #11
 800c322:	f000 f865 	bl	800c3f0 <__malloc_unlock>
 800c326:	f026 0607 	bic.w	r6, r6, #7
 800c32a:	1d23      	adds	r3, r4, #4
 800c32c:	1af2      	subs	r2, r6, r3
 800c32e:	d0b6      	beq.n	800c29e <_malloc_r+0x22>
 800c330:	1b9b      	subs	r3, r3, r6
 800c332:	50a3      	str	r3, [r4, r2]
 800c334:	e7b3      	b.n	800c29e <_malloc_r+0x22>
 800c336:	6862      	ldr	r2, [r4, #4]
 800c338:	42a3      	cmp	r3, r4
 800c33a:	bf0c      	ite	eq
 800c33c:	6032      	streq	r2, [r6, #0]
 800c33e:	605a      	strne	r2, [r3, #4]
 800c340:	e7ec      	b.n	800c31c <_malloc_r+0xa0>
 800c342:	4623      	mov	r3, r4
 800c344:	6864      	ldr	r4, [r4, #4]
 800c346:	e7b2      	b.n	800c2ae <_malloc_r+0x32>
 800c348:	4634      	mov	r4, r6
 800c34a:	6876      	ldr	r6, [r6, #4]
 800c34c:	e7b9      	b.n	800c2c2 <_malloc_r+0x46>
 800c34e:	230c      	movs	r3, #12
 800c350:	4638      	mov	r0, r7
 800c352:	603b      	str	r3, [r7, #0]
 800c354:	f000 f84c 	bl	800c3f0 <__malloc_unlock>
 800c358:	e7a1      	b.n	800c29e <_malloc_r+0x22>
 800c35a:	6025      	str	r5, [r4, #0]
 800c35c:	e7de      	b.n	800c31c <_malloc_r+0xa0>
 800c35e:	bf00      	nop
 800c360:	20001550 	.word	0x20001550

0800c364 <_realloc_r>:
 800c364:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c368:	4680      	mov	r8, r0
 800c36a:	4614      	mov	r4, r2
 800c36c:	460e      	mov	r6, r1
 800c36e:	b921      	cbnz	r1, 800c37a <_realloc_r+0x16>
 800c370:	4611      	mov	r1, r2
 800c372:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c376:	f7ff bf81 	b.w	800c27c <_malloc_r>
 800c37a:	b92a      	cbnz	r2, 800c388 <_realloc_r+0x24>
 800c37c:	f7ff ff16 	bl	800c1ac <_free_r>
 800c380:	4625      	mov	r5, r4
 800c382:	4628      	mov	r0, r5
 800c384:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c388:	f000 f838 	bl	800c3fc <_malloc_usable_size_r>
 800c38c:	4284      	cmp	r4, r0
 800c38e:	4607      	mov	r7, r0
 800c390:	d802      	bhi.n	800c398 <_realloc_r+0x34>
 800c392:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800c396:	d812      	bhi.n	800c3be <_realloc_r+0x5a>
 800c398:	4621      	mov	r1, r4
 800c39a:	4640      	mov	r0, r8
 800c39c:	f7ff ff6e 	bl	800c27c <_malloc_r>
 800c3a0:	4605      	mov	r5, r0
 800c3a2:	2800      	cmp	r0, #0
 800c3a4:	d0ed      	beq.n	800c382 <_realloc_r+0x1e>
 800c3a6:	42bc      	cmp	r4, r7
 800c3a8:	4622      	mov	r2, r4
 800c3aa:	4631      	mov	r1, r6
 800c3ac:	bf28      	it	cs
 800c3ae:	463a      	movcs	r2, r7
 800c3b0:	f7ff fed4 	bl	800c15c <memcpy>
 800c3b4:	4631      	mov	r1, r6
 800c3b6:	4640      	mov	r0, r8
 800c3b8:	f7ff fef8 	bl	800c1ac <_free_r>
 800c3bc:	e7e1      	b.n	800c382 <_realloc_r+0x1e>
 800c3be:	4635      	mov	r5, r6
 800c3c0:	e7df      	b.n	800c382 <_realloc_r+0x1e>
	...

0800c3c4 <_sbrk_r>:
 800c3c4:	b538      	push	{r3, r4, r5, lr}
 800c3c6:	2300      	movs	r3, #0
 800c3c8:	4d05      	ldr	r5, [pc, #20]	; (800c3e0 <_sbrk_r+0x1c>)
 800c3ca:	4604      	mov	r4, r0
 800c3cc:	4608      	mov	r0, r1
 800c3ce:	602b      	str	r3, [r5, #0]
 800c3d0:	f7f5 ff92 	bl	80022f8 <_sbrk>
 800c3d4:	1c43      	adds	r3, r0, #1
 800c3d6:	d102      	bne.n	800c3de <_sbrk_r+0x1a>
 800c3d8:	682b      	ldr	r3, [r5, #0]
 800c3da:	b103      	cbz	r3, 800c3de <_sbrk_r+0x1a>
 800c3dc:	6023      	str	r3, [r4, #0]
 800c3de:	bd38      	pop	{r3, r4, r5, pc}
 800c3e0:	20001558 	.word	0x20001558

0800c3e4 <__malloc_lock>:
 800c3e4:	4801      	ldr	r0, [pc, #4]	; (800c3ec <__malloc_lock+0x8>)
 800c3e6:	f000 b811 	b.w	800c40c <__retarget_lock_acquire_recursive>
 800c3ea:	bf00      	nop
 800c3ec:	2000155c 	.word	0x2000155c

0800c3f0 <__malloc_unlock>:
 800c3f0:	4801      	ldr	r0, [pc, #4]	; (800c3f8 <__malloc_unlock+0x8>)
 800c3f2:	f000 b80c 	b.w	800c40e <__retarget_lock_release_recursive>
 800c3f6:	bf00      	nop
 800c3f8:	2000155c 	.word	0x2000155c

0800c3fc <_malloc_usable_size_r>:
 800c3fc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c400:	1f18      	subs	r0, r3, #4
 800c402:	2b00      	cmp	r3, #0
 800c404:	bfbc      	itt	lt
 800c406:	580b      	ldrlt	r3, [r1, r0]
 800c408:	18c0      	addlt	r0, r0, r3
 800c40a:	4770      	bx	lr

0800c40c <__retarget_lock_acquire_recursive>:
 800c40c:	4770      	bx	lr

0800c40e <__retarget_lock_release_recursive>:
 800c40e:	4770      	bx	lr

0800c410 <cos>:
 800c410:	b530      	push	{r4, r5, lr}
 800c412:	4a20      	ldr	r2, [pc, #128]	; (800c494 <cos+0x84>)
 800c414:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800c418:	4293      	cmp	r3, r2
 800c41a:	b087      	sub	sp, #28
 800c41c:	dc06      	bgt.n	800c42c <cos+0x1c>
 800c41e:	2200      	movs	r2, #0
 800c420:	2300      	movs	r3, #0
 800c422:	b007      	add	sp, #28
 800c424:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800c428:	f000 bc56 	b.w	800ccd8 <__kernel_cos>
 800c42c:	4a1a      	ldr	r2, [pc, #104]	; (800c498 <cos+0x88>)
 800c42e:	4293      	cmp	r3, r2
 800c430:	dd05      	ble.n	800c43e <cos+0x2e>
 800c432:	4602      	mov	r2, r0
 800c434:	460b      	mov	r3, r1
 800c436:	f7f3 fe97 	bl	8000168 <__aeabi_dsub>
 800c43a:	b007      	add	sp, #28
 800c43c:	bd30      	pop	{r4, r5, pc}
 800c43e:	aa02      	add	r2, sp, #8
 800c440:	f000 fa52 	bl	800c8e8 <__ieee754_rem_pio2>
 800c444:	f000 0003 	and.w	r0, r0, #3
 800c448:	2801      	cmp	r0, #1
 800c44a:	d009      	beq.n	800c460 <cos+0x50>
 800c44c:	2802      	cmp	r0, #2
 800c44e:	d011      	beq.n	800c474 <cos+0x64>
 800c450:	b9b8      	cbnz	r0, 800c482 <cos+0x72>
 800c452:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c456:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c45a:	f000 fc3d 	bl	800ccd8 <__kernel_cos>
 800c45e:	e7ec      	b.n	800c43a <cos+0x2a>
 800c460:	9000      	str	r0, [sp, #0]
 800c462:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c466:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c46a:	f001 f835 	bl	800d4d8 <__kernel_sin>
 800c46e:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
 800c472:	e7e2      	b.n	800c43a <cos+0x2a>
 800c474:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c478:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c47c:	f000 fc2c 	bl	800ccd8 <__kernel_cos>
 800c480:	e7f5      	b.n	800c46e <cos+0x5e>
 800c482:	2301      	movs	r3, #1
 800c484:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c488:	9300      	str	r3, [sp, #0]
 800c48a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c48e:	f001 f823 	bl	800d4d8 <__kernel_sin>
 800c492:	e7d2      	b.n	800c43a <cos+0x2a>
 800c494:	3fe921fb 	.word	0x3fe921fb
 800c498:	7fefffff 	.word	0x7fefffff
 800c49c:	00000000 	.word	0x00000000

0800c4a0 <floor>:
 800c4a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c4a4:	f3c1 580a 	ubfx	r8, r1, #20, #11
 800c4a8:	f2a8 36ff 	subw	r6, r8, #1023	; 0x3ff
 800c4ac:	2e13      	cmp	r6, #19
 800c4ae:	4602      	mov	r2, r0
 800c4b0:	460b      	mov	r3, r1
 800c4b2:	4607      	mov	r7, r0
 800c4b4:	460c      	mov	r4, r1
 800c4b6:	4605      	mov	r5, r0
 800c4b8:	dc33      	bgt.n	800c522 <floor+0x82>
 800c4ba:	2e00      	cmp	r6, #0
 800c4bc:	da14      	bge.n	800c4e8 <floor+0x48>
 800c4be:	a334      	add	r3, pc, #208	; (adr r3, 800c590 <floor+0xf0>)
 800c4c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c4c4:	f7f3 fe52 	bl	800016c <__adddf3>
 800c4c8:	2200      	movs	r2, #0
 800c4ca:	2300      	movs	r3, #0
 800c4cc:	f7f4 fa94 	bl	80009f8 <__aeabi_dcmpgt>
 800c4d0:	b138      	cbz	r0, 800c4e2 <floor+0x42>
 800c4d2:	2c00      	cmp	r4, #0
 800c4d4:	da58      	bge.n	800c588 <floor+0xe8>
 800c4d6:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 800c4da:	431d      	orrs	r5, r3
 800c4dc:	d001      	beq.n	800c4e2 <floor+0x42>
 800c4de:	2500      	movs	r5, #0
 800c4e0:	4c2d      	ldr	r4, [pc, #180]	; (800c598 <floor+0xf8>)
 800c4e2:	4623      	mov	r3, r4
 800c4e4:	462f      	mov	r7, r5
 800c4e6:	e025      	b.n	800c534 <floor+0x94>
 800c4e8:	4a2c      	ldr	r2, [pc, #176]	; (800c59c <floor+0xfc>)
 800c4ea:	fa42 f806 	asr.w	r8, r2, r6
 800c4ee:	ea01 0208 	and.w	r2, r1, r8
 800c4f2:	4302      	orrs	r2, r0
 800c4f4:	d01e      	beq.n	800c534 <floor+0x94>
 800c4f6:	a326      	add	r3, pc, #152	; (adr r3, 800c590 <floor+0xf0>)
 800c4f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c4fc:	f7f3 fe36 	bl	800016c <__adddf3>
 800c500:	2200      	movs	r2, #0
 800c502:	2300      	movs	r3, #0
 800c504:	f7f4 fa78 	bl	80009f8 <__aeabi_dcmpgt>
 800c508:	2800      	cmp	r0, #0
 800c50a:	d0ea      	beq.n	800c4e2 <floor+0x42>
 800c50c:	2c00      	cmp	r4, #0
 800c50e:	bfbe      	ittt	lt
 800c510:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 800c514:	fa43 f606 	asrlt.w	r6, r3, r6
 800c518:	19a4      	addlt	r4, r4, r6
 800c51a:	2500      	movs	r5, #0
 800c51c:	ea24 0408 	bic.w	r4, r4, r8
 800c520:	e7df      	b.n	800c4e2 <floor+0x42>
 800c522:	2e33      	cmp	r6, #51	; 0x33
 800c524:	dd0a      	ble.n	800c53c <floor+0x9c>
 800c526:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800c52a:	d103      	bne.n	800c534 <floor+0x94>
 800c52c:	f7f3 fe1e 	bl	800016c <__adddf3>
 800c530:	4607      	mov	r7, r0
 800c532:	460b      	mov	r3, r1
 800c534:	4638      	mov	r0, r7
 800c536:	4619      	mov	r1, r3
 800c538:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c53c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800c540:	f2a8 4813 	subw	r8, r8, #1043	; 0x413
 800c544:	fa22 f808 	lsr.w	r8, r2, r8
 800c548:	ea18 0f00 	tst.w	r8, r0
 800c54c:	d0f2      	beq.n	800c534 <floor+0x94>
 800c54e:	a310      	add	r3, pc, #64	; (adr r3, 800c590 <floor+0xf0>)
 800c550:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c554:	f7f3 fe0a 	bl	800016c <__adddf3>
 800c558:	2200      	movs	r2, #0
 800c55a:	2300      	movs	r3, #0
 800c55c:	f7f4 fa4c 	bl	80009f8 <__aeabi_dcmpgt>
 800c560:	2800      	cmp	r0, #0
 800c562:	d0be      	beq.n	800c4e2 <floor+0x42>
 800c564:	2c00      	cmp	r4, #0
 800c566:	da02      	bge.n	800c56e <floor+0xce>
 800c568:	2e14      	cmp	r6, #20
 800c56a:	d103      	bne.n	800c574 <floor+0xd4>
 800c56c:	3401      	adds	r4, #1
 800c56e:	ea25 0508 	bic.w	r5, r5, r8
 800c572:	e7b6      	b.n	800c4e2 <floor+0x42>
 800c574:	2301      	movs	r3, #1
 800c576:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 800c57a:	fa03 f606 	lsl.w	r6, r3, r6
 800c57e:	4435      	add	r5, r6
 800c580:	42bd      	cmp	r5, r7
 800c582:	bf38      	it	cc
 800c584:	18e4      	addcc	r4, r4, r3
 800c586:	e7f2      	b.n	800c56e <floor+0xce>
 800c588:	2500      	movs	r5, #0
 800c58a:	462c      	mov	r4, r5
 800c58c:	e7a9      	b.n	800c4e2 <floor+0x42>
 800c58e:	bf00      	nop
 800c590:	8800759c 	.word	0x8800759c
 800c594:	7e37e43c 	.word	0x7e37e43c
 800c598:	bff00000 	.word	0xbff00000
 800c59c:	000fffff 	.word	0x000fffff

0800c5a0 <sin>:
 800c5a0:	b530      	push	{r4, r5, lr}
 800c5a2:	4a20      	ldr	r2, [pc, #128]	; (800c624 <sin+0x84>)
 800c5a4:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800c5a8:	4293      	cmp	r3, r2
 800c5aa:	b087      	sub	sp, #28
 800c5ac:	dc06      	bgt.n	800c5bc <sin+0x1c>
 800c5ae:	2300      	movs	r3, #0
 800c5b0:	2200      	movs	r2, #0
 800c5b2:	9300      	str	r3, [sp, #0]
 800c5b4:	2300      	movs	r3, #0
 800c5b6:	f000 ff8f 	bl	800d4d8 <__kernel_sin>
 800c5ba:	e006      	b.n	800c5ca <sin+0x2a>
 800c5bc:	4a1a      	ldr	r2, [pc, #104]	; (800c628 <sin+0x88>)
 800c5be:	4293      	cmp	r3, r2
 800c5c0:	dd05      	ble.n	800c5ce <sin+0x2e>
 800c5c2:	4602      	mov	r2, r0
 800c5c4:	460b      	mov	r3, r1
 800c5c6:	f7f3 fdcf 	bl	8000168 <__aeabi_dsub>
 800c5ca:	b007      	add	sp, #28
 800c5cc:	bd30      	pop	{r4, r5, pc}
 800c5ce:	aa02      	add	r2, sp, #8
 800c5d0:	f000 f98a 	bl	800c8e8 <__ieee754_rem_pio2>
 800c5d4:	f000 0003 	and.w	r0, r0, #3
 800c5d8:	2801      	cmp	r0, #1
 800c5da:	d009      	beq.n	800c5f0 <sin+0x50>
 800c5dc:	2802      	cmp	r0, #2
 800c5de:	d00e      	beq.n	800c5fe <sin+0x5e>
 800c5e0:	b9c0      	cbnz	r0, 800c614 <sin+0x74>
 800c5e2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c5e6:	2301      	movs	r3, #1
 800c5e8:	9300      	str	r3, [sp, #0]
 800c5ea:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c5ee:	e7e2      	b.n	800c5b6 <sin+0x16>
 800c5f0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c5f4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c5f8:	f000 fb6e 	bl	800ccd8 <__kernel_cos>
 800c5fc:	e7e5      	b.n	800c5ca <sin+0x2a>
 800c5fe:	2301      	movs	r3, #1
 800c600:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c604:	9300      	str	r3, [sp, #0]
 800c606:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c60a:	f000 ff65 	bl	800d4d8 <__kernel_sin>
 800c60e:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
 800c612:	e7da      	b.n	800c5ca <sin+0x2a>
 800c614:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c618:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c61c:	f000 fb5c 	bl	800ccd8 <__kernel_cos>
 800c620:	e7f5      	b.n	800c60e <sin+0x6e>
 800c622:	bf00      	nop
 800c624:	3fe921fb 	.word	0x3fe921fb
 800c628:	7fefffff 	.word	0x7fefffff

0800c62c <roundf>:
 800c62c:	b508      	push	{r3, lr}
 800c62e:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 800c632:	3b7f      	subs	r3, #127	; 0x7f
 800c634:	2b16      	cmp	r3, #22
 800c636:	4601      	mov	r1, r0
 800c638:	4602      	mov	r2, r0
 800c63a:	dc14      	bgt.n	800c666 <roundf+0x3a>
 800c63c:	2b00      	cmp	r3, #0
 800c63e:	da07      	bge.n	800c650 <roundf+0x24>
 800c640:	3301      	adds	r3, #1
 800c642:	f000 4100 	and.w	r1, r0, #2147483648	; 0x80000000
 800c646:	d101      	bne.n	800c64c <roundf+0x20>
 800c648:	f041 517e 	orr.w	r1, r1, #1065353216	; 0x3f800000
 800c64c:	4608      	mov	r0, r1
 800c64e:	bd08      	pop	{r3, pc}
 800c650:	4808      	ldr	r0, [pc, #32]	; (800c674 <roundf+0x48>)
 800c652:	4118      	asrs	r0, r3
 800c654:	4201      	tst	r1, r0
 800c656:	d0f9      	beq.n	800c64c <roundf+0x20>
 800c658:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800c65c:	4119      	asrs	r1, r3
 800c65e:	4411      	add	r1, r2
 800c660:	ea21 0100 	bic.w	r1, r1, r0
 800c664:	e7f2      	b.n	800c64c <roundf+0x20>
 800c666:	2b80      	cmp	r3, #128	; 0x80
 800c668:	d1f0      	bne.n	800c64c <roundf+0x20>
 800c66a:	f7f4 fa63 	bl	8000b34 <__addsf3>
 800c66e:	4601      	mov	r1, r0
 800c670:	e7ec      	b.n	800c64c <roundf+0x20>
 800c672:	bf00      	nop
 800c674:	007fffff 	.word	0x007fffff

0800c678 <fmod>:
 800c678:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c67c:	4680      	mov	r8, r0
 800c67e:	4689      	mov	r9, r1
 800c680:	4616      	mov	r6, r2
 800c682:	461f      	mov	r7, r3
 800c684:	f000 f820 	bl	800c6c8 <__ieee754_fmod>
 800c688:	4632      	mov	r2, r6
 800c68a:	4604      	mov	r4, r0
 800c68c:	460d      	mov	r5, r1
 800c68e:	463b      	mov	r3, r7
 800c690:	4640      	mov	r0, r8
 800c692:	4649      	mov	r1, r9
 800c694:	f7f4 f9ba 	bl	8000a0c <__aeabi_dcmpun>
 800c698:	b990      	cbnz	r0, 800c6c0 <fmod+0x48>
 800c69a:	2200      	movs	r2, #0
 800c69c:	2300      	movs	r3, #0
 800c69e:	4630      	mov	r0, r6
 800c6a0:	4639      	mov	r1, r7
 800c6a2:	f7f4 f981 	bl	80009a8 <__aeabi_dcmpeq>
 800c6a6:	b158      	cbz	r0, 800c6c0 <fmod+0x48>
 800c6a8:	f7ff fa06 	bl	800bab8 <__errno>
 800c6ac:	2321      	movs	r3, #33	; 0x21
 800c6ae:	2200      	movs	r2, #0
 800c6b0:	6003      	str	r3, [r0, #0]
 800c6b2:	2300      	movs	r3, #0
 800c6b4:	4610      	mov	r0, r2
 800c6b6:	4619      	mov	r1, r3
 800c6b8:	f7f4 f838 	bl	800072c <__aeabi_ddiv>
 800c6bc:	4604      	mov	r4, r0
 800c6be:	460d      	mov	r5, r1
 800c6c0:	4620      	mov	r0, r4
 800c6c2:	4629      	mov	r1, r5
 800c6c4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

0800c6c8 <__ieee754_fmod>:
 800c6c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c6cc:	f023 4800 	bic.w	r8, r3, #2147483648	; 0x80000000
 800c6d0:	460e      	mov	r6, r1
 800c6d2:	461d      	mov	r5, r3
 800c6d4:	4619      	mov	r1, r3
 800c6d6:	ea58 0302 	orrs.w	r3, r8, r2
 800c6da:	4607      	mov	r7, r0
 800c6dc:	4614      	mov	r4, r2
 800c6de:	4694      	mov	ip, r2
 800c6e0:	4696      	mov	lr, r2
 800c6e2:	d00c      	beq.n	800c6fe <__ieee754_fmod+0x36>
 800c6e4:	4a7a      	ldr	r2, [pc, #488]	; (800c8d0 <__ieee754_fmod+0x208>)
 800c6e6:	f026 4300 	bic.w	r3, r6, #2147483648	; 0x80000000
 800c6ea:	4293      	cmp	r3, r2
 800c6ec:	46b2      	mov	sl, r6
 800c6ee:	dc06      	bgt.n	800c6fe <__ieee754_fmod+0x36>
 800c6f0:	4262      	negs	r2, r4
 800c6f2:	4878      	ldr	r0, [pc, #480]	; (800c8d4 <__ieee754_fmod+0x20c>)
 800c6f4:	4322      	orrs	r2, r4
 800c6f6:	ea48 72d2 	orr.w	r2, r8, r2, lsr #31
 800c6fa:	4282      	cmp	r2, r0
 800c6fc:	d90c      	bls.n	800c718 <__ieee754_fmod+0x50>
 800c6fe:	460b      	mov	r3, r1
 800c700:	4622      	mov	r2, r4
 800c702:	4638      	mov	r0, r7
 800c704:	4631      	mov	r1, r6
 800c706:	f7f3 fee7 	bl	80004d8 <__aeabi_dmul>
 800c70a:	4602      	mov	r2, r0
 800c70c:	460b      	mov	r3, r1
 800c70e:	f7f4 f80d 	bl	800072c <__aeabi_ddiv>
 800c712:	4607      	mov	r7, r0
 800c714:	460e      	mov	r6, r1
 800c716:	e00e      	b.n	800c736 <__ieee754_fmod+0x6e>
 800c718:	4543      	cmp	r3, r8
 800c71a:	46b9      	mov	r9, r7
 800c71c:	4639      	mov	r1, r7
 800c71e:	f006 4400 	and.w	r4, r6, #2147483648	; 0x80000000
 800c722:	dc0c      	bgt.n	800c73e <__ieee754_fmod+0x76>
 800c724:	db07      	blt.n	800c736 <__ieee754_fmod+0x6e>
 800c726:	4567      	cmp	r7, ip
 800c728:	d305      	bcc.n	800c736 <__ieee754_fmod+0x6e>
 800c72a:	d108      	bne.n	800c73e <__ieee754_fmod+0x76>
 800c72c:	4b6a      	ldr	r3, [pc, #424]	; (800c8d8 <__ieee754_fmod+0x210>)
 800c72e:	eb03 7414 	add.w	r4, r3, r4, lsr #28
 800c732:	e9d4 7600 	ldrd	r7, r6, [r4]
 800c736:	4638      	mov	r0, r7
 800c738:	4631      	mov	r1, r6
 800c73a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c73e:	ea1a 0f00 	tst.w	sl, r0
 800c742:	d14a      	bne.n	800c7da <__ieee754_fmod+0x112>
 800c744:	2b00      	cmp	r3, #0
 800c746:	d141      	bne.n	800c7cc <__ieee754_fmod+0x104>
 800c748:	464a      	mov	r2, r9
 800c74a:	4864      	ldr	r0, [pc, #400]	; (800c8dc <__ieee754_fmod+0x214>)
 800c74c:	2a00      	cmp	r2, #0
 800c74e:	dc3a      	bgt.n	800c7c6 <__ieee754_fmod+0xfe>
 800c750:	4a60      	ldr	r2, [pc, #384]	; (800c8d4 <__ieee754_fmod+0x20c>)
 800c752:	402a      	ands	r2, r5
 800c754:	2a00      	cmp	r2, #0
 800c756:	d14f      	bne.n	800c7f8 <__ieee754_fmod+0x130>
 800c758:	f1b8 0f00 	cmp.w	r8, #0
 800c75c:	d144      	bne.n	800c7e8 <__ieee754_fmod+0x120>
 800c75e:	4666      	mov	r6, ip
 800c760:	f2a2 4213 	subw	r2, r2, #1043	; 0x413
 800c764:	2e00      	cmp	r6, #0
 800c766:	dc3c      	bgt.n	800c7e2 <__ieee754_fmod+0x11a>
 800c768:	4e5d      	ldr	r6, [pc, #372]	; (800c8e0 <__ieee754_fmod+0x218>)
 800c76a:	42b0      	cmp	r0, r6
 800c76c:	db49      	blt.n	800c802 <__ieee754_fmod+0x13a>
 800c76e:	f3ca 0313 	ubfx	r3, sl, #0, #20
 800c772:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800c776:	4e5a      	ldr	r6, [pc, #360]	; (800c8e0 <__ieee754_fmod+0x218>)
 800c778:	42b2      	cmp	r2, r6
 800c77a:	db54      	blt.n	800c826 <__ieee754_fmod+0x15e>
 800c77c:	f3c5 0513 	ubfx	r5, r5, #0, #20
 800c780:	f445 1580 	orr.w	r5, r5, #1048576	; 0x100000
 800c784:	1a80      	subs	r0, r0, r2
 800c786:	1b5e      	subs	r6, r3, r5
 800c788:	eba1 070e 	sub.w	r7, r1, lr
 800c78c:	2800      	cmp	r0, #0
 800c78e:	d161      	bne.n	800c854 <__ieee754_fmod+0x18c>
 800c790:	4571      	cmp	r1, lr
 800c792:	bf38      	it	cc
 800c794:	f106 36ff 	addcc.w	r6, r6, #4294967295	; 0xffffffff
 800c798:	2e00      	cmp	r6, #0
 800c79a:	bfa4      	itt	ge
 800c79c:	4639      	movge	r1, r7
 800c79e:	4633      	movge	r3, r6
 800c7a0:	ea53 0001 	orrs.w	r0, r3, r1
 800c7a4:	d0c2      	beq.n	800c72c <__ieee754_fmod+0x64>
 800c7a6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800c7aa:	db68      	blt.n	800c87e <__ieee754_fmod+0x1b6>
 800c7ac:	484c      	ldr	r0, [pc, #304]	; (800c8e0 <__ieee754_fmod+0x218>)
 800c7ae:	4282      	cmp	r2, r0
 800c7b0:	db6b      	blt.n	800c88a <__ieee754_fmod+0x1c2>
 800c7b2:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800c7b6:	431c      	orrs	r4, r3
 800c7b8:	f202 32ff 	addw	r2, r2, #1023	; 0x3ff
 800c7bc:	ea44 5902 	orr.w	r9, r4, r2, lsl #20
 800c7c0:	460f      	mov	r7, r1
 800c7c2:	464e      	mov	r6, r9
 800c7c4:	e7b7      	b.n	800c736 <__ieee754_fmod+0x6e>
 800c7c6:	3801      	subs	r0, #1
 800c7c8:	0052      	lsls	r2, r2, #1
 800c7ca:	e7bf      	b.n	800c74c <__ieee754_fmod+0x84>
 800c7cc:	4844      	ldr	r0, [pc, #272]	; (800c8e0 <__ieee754_fmod+0x218>)
 800c7ce:	02da      	lsls	r2, r3, #11
 800c7d0:	2a00      	cmp	r2, #0
 800c7d2:	ddbd      	ble.n	800c750 <__ieee754_fmod+0x88>
 800c7d4:	3801      	subs	r0, #1
 800c7d6:	0052      	lsls	r2, r2, #1
 800c7d8:	e7fa      	b.n	800c7d0 <__ieee754_fmod+0x108>
 800c7da:	1518      	asrs	r0, r3, #20
 800c7dc:	f2a0 30ff 	subw	r0, r0, #1023	; 0x3ff
 800c7e0:	e7b6      	b.n	800c750 <__ieee754_fmod+0x88>
 800c7e2:	3a01      	subs	r2, #1
 800c7e4:	0076      	lsls	r6, r6, #1
 800c7e6:	e7bd      	b.n	800c764 <__ieee754_fmod+0x9c>
 800c7e8:	4a3d      	ldr	r2, [pc, #244]	; (800c8e0 <__ieee754_fmod+0x218>)
 800c7ea:	ea4f 26c8 	mov.w	r6, r8, lsl #11
 800c7ee:	2e00      	cmp	r6, #0
 800c7f0:	ddba      	ble.n	800c768 <__ieee754_fmod+0xa0>
 800c7f2:	3a01      	subs	r2, #1
 800c7f4:	0076      	lsls	r6, r6, #1
 800c7f6:	e7fa      	b.n	800c7ee <__ieee754_fmod+0x126>
 800c7f8:	ea4f 5228 	mov.w	r2, r8, asr #20
 800c7fc:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 800c800:	e7b2      	b.n	800c768 <__ieee754_fmod+0xa0>
 800c802:	1a31      	subs	r1, r6, r0
 800c804:	291f      	cmp	r1, #31
 800c806:	dc08      	bgt.n	800c81a <__ieee754_fmod+0x152>
 800c808:	f200 461e 	addw	r6, r0, #1054	; 0x41e
 800c80c:	408b      	lsls	r3, r1
 800c80e:	fa29 f606 	lsr.w	r6, r9, r6
 800c812:	4333      	orrs	r3, r6
 800c814:	fa09 f101 	lsl.w	r1, r9, r1
 800c818:	e7ad      	b.n	800c776 <__ieee754_fmod+0xae>
 800c81a:	4b32      	ldr	r3, [pc, #200]	; (800c8e4 <__ieee754_fmod+0x21c>)
 800c81c:	2100      	movs	r1, #0
 800c81e:	1a1b      	subs	r3, r3, r0
 800c820:	fa09 f303 	lsl.w	r3, r9, r3
 800c824:	e7a7      	b.n	800c776 <__ieee754_fmod+0xae>
 800c826:	eba6 0e02 	sub.w	lr, r6, r2
 800c82a:	f1be 0f1f 	cmp.w	lr, #31
 800c82e:	dc0a      	bgt.n	800c846 <__ieee754_fmod+0x17e>
 800c830:	f202 451e 	addw	r5, r2, #1054	; 0x41e
 800c834:	fa08 f80e 	lsl.w	r8, r8, lr
 800c838:	fa2c f505 	lsr.w	r5, ip, r5
 800c83c:	ea45 0508 	orr.w	r5, r5, r8
 800c840:	fa0c fe0e 	lsl.w	lr, ip, lr
 800c844:	e79e      	b.n	800c784 <__ieee754_fmod+0xbc>
 800c846:	4d27      	ldr	r5, [pc, #156]	; (800c8e4 <__ieee754_fmod+0x21c>)
 800c848:	f04f 0e00 	mov.w	lr, #0
 800c84c:	1aad      	subs	r5, r5, r2
 800c84e:	fa0c f505 	lsl.w	r5, ip, r5
 800c852:	e797      	b.n	800c784 <__ieee754_fmod+0xbc>
 800c854:	4571      	cmp	r1, lr
 800c856:	bf38      	it	cc
 800c858:	f106 36ff 	addcc.w	r6, r6, #4294967295	; 0xffffffff
 800c85c:	2e00      	cmp	r6, #0
 800c85e:	da05      	bge.n	800c86c <__ieee754_fmod+0x1a4>
 800c860:	0fce      	lsrs	r6, r1, #31
 800c862:	eb06 0343 	add.w	r3, r6, r3, lsl #1
 800c866:	0049      	lsls	r1, r1, #1
 800c868:	3801      	subs	r0, #1
 800c86a:	e78c      	b.n	800c786 <__ieee754_fmod+0xbe>
 800c86c:	ea56 0307 	orrs.w	r3, r6, r7
 800c870:	f43f af5c 	beq.w	800c72c <__ieee754_fmod+0x64>
 800c874:	0ffb      	lsrs	r3, r7, #31
 800c876:	eb03 0346 	add.w	r3, r3, r6, lsl #1
 800c87a:	0079      	lsls	r1, r7, #1
 800c87c:	e7f4      	b.n	800c868 <__ieee754_fmod+0x1a0>
 800c87e:	0fc8      	lsrs	r0, r1, #31
 800c880:	eb00 0343 	add.w	r3, r0, r3, lsl #1
 800c884:	0049      	lsls	r1, r1, #1
 800c886:	3a01      	subs	r2, #1
 800c888:	e78d      	b.n	800c7a6 <__ieee754_fmod+0xde>
 800c88a:	1a80      	subs	r0, r0, r2
 800c88c:	2814      	cmp	r0, #20
 800c88e:	dc0a      	bgt.n	800c8a6 <__ieee754_fmod+0x1de>
 800c890:	f202 421e 	addw	r2, r2, #1054	; 0x41e
 800c894:	fa03 f202 	lsl.w	r2, r3, r2
 800c898:	40c1      	lsrs	r1, r0
 800c89a:	430a      	orrs	r2, r1
 800c89c:	4103      	asrs	r3, r0
 800c89e:	4610      	mov	r0, r2
 800c8a0:	ea43 0104 	orr.w	r1, r3, r4
 800c8a4:	e735      	b.n	800c712 <__ieee754_fmod+0x4a>
 800c8a6:	281f      	cmp	r0, #31
 800c8a8:	dc07      	bgt.n	800c8ba <__ieee754_fmod+0x1f2>
 800c8aa:	f202 421e 	addw	r2, r2, #1054	; 0x41e
 800c8ae:	40c1      	lsrs	r1, r0
 800c8b0:	fa03 f202 	lsl.w	r2, r3, r2
 800c8b4:	430a      	orrs	r2, r1
 800c8b6:	4623      	mov	r3, r4
 800c8b8:	e7f1      	b.n	800c89e <__ieee754_fmod+0x1d6>
 800c8ba:	f1c2 427f 	rsb	r2, r2, #4278190080	; 0xff000000
 800c8be:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800c8c2:	f502 427b 	add.w	r2, r2, #64256	; 0xfb00
 800c8c6:	32e2      	adds	r2, #226	; 0xe2
 800c8c8:	fa43 f202 	asr.w	r2, r3, r2
 800c8cc:	e7f3      	b.n	800c8b6 <__ieee754_fmod+0x1ee>
 800c8ce:	bf00      	nop
 800c8d0:	7fefffff 	.word	0x7fefffff
 800c8d4:	7ff00000 	.word	0x7ff00000
 800c8d8:	0800d860 	.word	0x0800d860
 800c8dc:	fffffbed 	.word	0xfffffbed
 800c8e0:	fffffc02 	.word	0xfffffc02
 800c8e4:	fffffbe2 	.word	0xfffffbe2

0800c8e8 <__ieee754_rem_pio2>:
 800c8e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c8ec:	4614      	mov	r4, r2
 800c8ee:	4ac4      	ldr	r2, [pc, #784]	; (800cc00 <__ieee754_rem_pio2+0x318>)
 800c8f0:	f021 4a00 	bic.w	sl, r1, #2147483648	; 0x80000000
 800c8f4:	b08d      	sub	sp, #52	; 0x34
 800c8f6:	4592      	cmp	sl, r2
 800c8f8:	9104      	str	r1, [sp, #16]
 800c8fa:	dc07      	bgt.n	800c90c <__ieee754_rem_pio2+0x24>
 800c8fc:	2200      	movs	r2, #0
 800c8fe:	2300      	movs	r3, #0
 800c900:	e9c4 0100 	strd	r0, r1, [r4]
 800c904:	e9c4 2302 	strd	r2, r3, [r4, #8]
 800c908:	2500      	movs	r5, #0
 800c90a:	e024      	b.n	800c956 <__ieee754_rem_pio2+0x6e>
 800c90c:	4abd      	ldr	r2, [pc, #756]	; (800cc04 <__ieee754_rem_pio2+0x31c>)
 800c90e:	4592      	cmp	sl, r2
 800c910:	dc72      	bgt.n	800c9f8 <__ieee754_rem_pio2+0x110>
 800c912:	9b04      	ldr	r3, [sp, #16]
 800c914:	4dbc      	ldr	r5, [pc, #752]	; (800cc08 <__ieee754_rem_pio2+0x320>)
 800c916:	2b00      	cmp	r3, #0
 800c918:	a3ab      	add	r3, pc, #684	; (adr r3, 800cbc8 <__ieee754_rem_pio2+0x2e0>)
 800c91a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c91e:	dd36      	ble.n	800c98e <__ieee754_rem_pio2+0xa6>
 800c920:	f7f3 fc22 	bl	8000168 <__aeabi_dsub>
 800c924:	45aa      	cmp	sl, r5
 800c926:	4606      	mov	r6, r0
 800c928:	460f      	mov	r7, r1
 800c92a:	d018      	beq.n	800c95e <__ieee754_rem_pio2+0x76>
 800c92c:	a3a8      	add	r3, pc, #672	; (adr r3, 800cbd0 <__ieee754_rem_pio2+0x2e8>)
 800c92e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c932:	f7f3 fc19 	bl	8000168 <__aeabi_dsub>
 800c936:	4602      	mov	r2, r0
 800c938:	460b      	mov	r3, r1
 800c93a:	4630      	mov	r0, r6
 800c93c:	e9c4 2300 	strd	r2, r3, [r4]
 800c940:	4639      	mov	r1, r7
 800c942:	f7f3 fc11 	bl	8000168 <__aeabi_dsub>
 800c946:	a3a2      	add	r3, pc, #648	; (adr r3, 800cbd0 <__ieee754_rem_pio2+0x2e8>)
 800c948:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c94c:	f7f3 fc0c 	bl	8000168 <__aeabi_dsub>
 800c950:	2501      	movs	r5, #1
 800c952:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800c956:	4628      	mov	r0, r5
 800c958:	b00d      	add	sp, #52	; 0x34
 800c95a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c95e:	a39e      	add	r3, pc, #632	; (adr r3, 800cbd8 <__ieee754_rem_pio2+0x2f0>)
 800c960:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c964:	f7f3 fc00 	bl	8000168 <__aeabi_dsub>
 800c968:	a39d      	add	r3, pc, #628	; (adr r3, 800cbe0 <__ieee754_rem_pio2+0x2f8>)
 800c96a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c96e:	4606      	mov	r6, r0
 800c970:	460f      	mov	r7, r1
 800c972:	f7f3 fbf9 	bl	8000168 <__aeabi_dsub>
 800c976:	4602      	mov	r2, r0
 800c978:	460b      	mov	r3, r1
 800c97a:	4630      	mov	r0, r6
 800c97c:	e9c4 2300 	strd	r2, r3, [r4]
 800c980:	4639      	mov	r1, r7
 800c982:	f7f3 fbf1 	bl	8000168 <__aeabi_dsub>
 800c986:	a396      	add	r3, pc, #600	; (adr r3, 800cbe0 <__ieee754_rem_pio2+0x2f8>)
 800c988:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c98c:	e7de      	b.n	800c94c <__ieee754_rem_pio2+0x64>
 800c98e:	f7f3 fbed 	bl	800016c <__adddf3>
 800c992:	45aa      	cmp	sl, r5
 800c994:	4606      	mov	r6, r0
 800c996:	460f      	mov	r7, r1
 800c998:	d016      	beq.n	800c9c8 <__ieee754_rem_pio2+0xe0>
 800c99a:	a38d      	add	r3, pc, #564	; (adr r3, 800cbd0 <__ieee754_rem_pio2+0x2e8>)
 800c99c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c9a0:	f7f3 fbe4 	bl	800016c <__adddf3>
 800c9a4:	4602      	mov	r2, r0
 800c9a6:	460b      	mov	r3, r1
 800c9a8:	4630      	mov	r0, r6
 800c9aa:	e9c4 2300 	strd	r2, r3, [r4]
 800c9ae:	4639      	mov	r1, r7
 800c9b0:	f7f3 fbda 	bl	8000168 <__aeabi_dsub>
 800c9b4:	a386      	add	r3, pc, #536	; (adr r3, 800cbd0 <__ieee754_rem_pio2+0x2e8>)
 800c9b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c9ba:	f7f3 fbd7 	bl	800016c <__adddf3>
 800c9be:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 800c9c2:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800c9c6:	e7c6      	b.n	800c956 <__ieee754_rem_pio2+0x6e>
 800c9c8:	a383      	add	r3, pc, #524	; (adr r3, 800cbd8 <__ieee754_rem_pio2+0x2f0>)
 800c9ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c9ce:	f7f3 fbcd 	bl	800016c <__adddf3>
 800c9d2:	a383      	add	r3, pc, #524	; (adr r3, 800cbe0 <__ieee754_rem_pio2+0x2f8>)
 800c9d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c9d8:	4606      	mov	r6, r0
 800c9da:	460f      	mov	r7, r1
 800c9dc:	f7f3 fbc6 	bl	800016c <__adddf3>
 800c9e0:	4602      	mov	r2, r0
 800c9e2:	460b      	mov	r3, r1
 800c9e4:	4630      	mov	r0, r6
 800c9e6:	e9c4 2300 	strd	r2, r3, [r4]
 800c9ea:	4639      	mov	r1, r7
 800c9ec:	f7f3 fbbc 	bl	8000168 <__aeabi_dsub>
 800c9f0:	a37b      	add	r3, pc, #492	; (adr r3, 800cbe0 <__ieee754_rem_pio2+0x2f8>)
 800c9f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c9f6:	e7e0      	b.n	800c9ba <__ieee754_rem_pio2+0xd2>
 800c9f8:	4a84      	ldr	r2, [pc, #528]	; (800cc0c <__ieee754_rem_pio2+0x324>)
 800c9fa:	4592      	cmp	sl, r2
 800c9fc:	f300 80d5 	bgt.w	800cbaa <__ieee754_rem_pio2+0x2c2>
 800ca00:	f000 fe20 	bl	800d644 <fabs>
 800ca04:	a378      	add	r3, pc, #480	; (adr r3, 800cbe8 <__ieee754_rem_pio2+0x300>)
 800ca06:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca0a:	4606      	mov	r6, r0
 800ca0c:	460f      	mov	r7, r1
 800ca0e:	f7f3 fd63 	bl	80004d8 <__aeabi_dmul>
 800ca12:	2200      	movs	r2, #0
 800ca14:	4b7e      	ldr	r3, [pc, #504]	; (800cc10 <__ieee754_rem_pio2+0x328>)
 800ca16:	f7f3 fba9 	bl	800016c <__adddf3>
 800ca1a:	f7f4 f80d 	bl	8000a38 <__aeabi_d2iz>
 800ca1e:	4605      	mov	r5, r0
 800ca20:	f7f3 fcf0 	bl	8000404 <__aeabi_i2d>
 800ca24:	4602      	mov	r2, r0
 800ca26:	460b      	mov	r3, r1
 800ca28:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800ca2c:	a366      	add	r3, pc, #408	; (adr r3, 800cbc8 <__ieee754_rem_pio2+0x2e0>)
 800ca2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca32:	f7f3 fd51 	bl	80004d8 <__aeabi_dmul>
 800ca36:	4602      	mov	r2, r0
 800ca38:	460b      	mov	r3, r1
 800ca3a:	4630      	mov	r0, r6
 800ca3c:	4639      	mov	r1, r7
 800ca3e:	f7f3 fb93 	bl	8000168 <__aeabi_dsub>
 800ca42:	a363      	add	r3, pc, #396	; (adr r3, 800cbd0 <__ieee754_rem_pio2+0x2e8>)
 800ca44:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca48:	4680      	mov	r8, r0
 800ca4a:	4689      	mov	r9, r1
 800ca4c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ca50:	f7f3 fd42 	bl	80004d8 <__aeabi_dmul>
 800ca54:	2d1f      	cmp	r5, #31
 800ca56:	4606      	mov	r6, r0
 800ca58:	460f      	mov	r7, r1
 800ca5a:	dc0e      	bgt.n	800ca7a <__ieee754_rem_pio2+0x192>
 800ca5c:	4b6d      	ldr	r3, [pc, #436]	; (800cc14 <__ieee754_rem_pio2+0x32c>)
 800ca5e:	1e6a      	subs	r2, r5, #1
 800ca60:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ca64:	4553      	cmp	r3, sl
 800ca66:	d008      	beq.n	800ca7a <__ieee754_rem_pio2+0x192>
 800ca68:	4632      	mov	r2, r6
 800ca6a:	463b      	mov	r3, r7
 800ca6c:	4640      	mov	r0, r8
 800ca6e:	4649      	mov	r1, r9
 800ca70:	f7f3 fb7a 	bl	8000168 <__aeabi_dsub>
 800ca74:	e9c4 0100 	strd	r0, r1, [r4]
 800ca78:	e013      	b.n	800caa2 <__ieee754_rem_pio2+0x1ba>
 800ca7a:	463b      	mov	r3, r7
 800ca7c:	4632      	mov	r2, r6
 800ca7e:	4640      	mov	r0, r8
 800ca80:	4649      	mov	r1, r9
 800ca82:	f7f3 fb71 	bl	8000168 <__aeabi_dsub>
 800ca86:	ea4f 532a 	mov.w	r3, sl, asr #20
 800ca8a:	9305      	str	r3, [sp, #20]
 800ca8c:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800ca90:	ebc3 5a1a 	rsb	sl, r3, sl, lsr #20
 800ca94:	f1ba 0f10 	cmp.w	sl, #16
 800ca98:	dc1f      	bgt.n	800cada <__ieee754_rem_pio2+0x1f2>
 800ca9a:	4602      	mov	r2, r0
 800ca9c:	460b      	mov	r3, r1
 800ca9e:	e9c4 2300 	strd	r2, r3, [r4]
 800caa2:	e9d4 2a00 	ldrd	r2, sl, [r4]
 800caa6:	4640      	mov	r0, r8
 800caa8:	4653      	mov	r3, sl
 800caaa:	4649      	mov	r1, r9
 800caac:	f7f3 fb5c 	bl	8000168 <__aeabi_dsub>
 800cab0:	4632      	mov	r2, r6
 800cab2:	463b      	mov	r3, r7
 800cab4:	f7f3 fb58 	bl	8000168 <__aeabi_dsub>
 800cab8:	460b      	mov	r3, r1
 800caba:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800cabe:	9904      	ldr	r1, [sp, #16]
 800cac0:	4602      	mov	r2, r0
 800cac2:	2900      	cmp	r1, #0
 800cac4:	f6bf af47 	bge.w	800c956 <__ieee754_rem_pio2+0x6e>
 800cac8:	f10a 4100 	add.w	r1, sl, #2147483648	; 0x80000000
 800cacc:	e9c4 1201 	strd	r1, r2, [r4, #4]
 800cad0:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800cad4:	60e3      	str	r3, [r4, #12]
 800cad6:	426d      	negs	r5, r5
 800cad8:	e73d      	b.n	800c956 <__ieee754_rem_pio2+0x6e>
 800cada:	a33f      	add	r3, pc, #252	; (adr r3, 800cbd8 <__ieee754_rem_pio2+0x2f0>)
 800cadc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cae0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800cae4:	f7f3 fcf8 	bl	80004d8 <__aeabi_dmul>
 800cae8:	4606      	mov	r6, r0
 800caea:	460f      	mov	r7, r1
 800caec:	4602      	mov	r2, r0
 800caee:	460b      	mov	r3, r1
 800caf0:	4640      	mov	r0, r8
 800caf2:	4649      	mov	r1, r9
 800caf4:	f7f3 fb38 	bl	8000168 <__aeabi_dsub>
 800caf8:	4602      	mov	r2, r0
 800cafa:	460b      	mov	r3, r1
 800cafc:	4682      	mov	sl, r0
 800cafe:	468b      	mov	fp, r1
 800cb00:	4640      	mov	r0, r8
 800cb02:	4649      	mov	r1, r9
 800cb04:	f7f3 fb30 	bl	8000168 <__aeabi_dsub>
 800cb08:	4632      	mov	r2, r6
 800cb0a:	463b      	mov	r3, r7
 800cb0c:	f7f3 fb2c 	bl	8000168 <__aeabi_dsub>
 800cb10:	a333      	add	r3, pc, #204	; (adr r3, 800cbe0 <__ieee754_rem_pio2+0x2f8>)
 800cb12:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb16:	4606      	mov	r6, r0
 800cb18:	460f      	mov	r7, r1
 800cb1a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800cb1e:	f7f3 fcdb 	bl	80004d8 <__aeabi_dmul>
 800cb22:	4632      	mov	r2, r6
 800cb24:	463b      	mov	r3, r7
 800cb26:	f7f3 fb1f 	bl	8000168 <__aeabi_dsub>
 800cb2a:	4602      	mov	r2, r0
 800cb2c:	460b      	mov	r3, r1
 800cb2e:	4606      	mov	r6, r0
 800cb30:	460f      	mov	r7, r1
 800cb32:	4650      	mov	r0, sl
 800cb34:	4659      	mov	r1, fp
 800cb36:	f7f3 fb17 	bl	8000168 <__aeabi_dsub>
 800cb3a:	9a05      	ldr	r2, [sp, #20]
 800cb3c:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800cb40:	1ad3      	subs	r3, r2, r3
 800cb42:	2b31      	cmp	r3, #49	; 0x31
 800cb44:	dc06      	bgt.n	800cb54 <__ieee754_rem_pio2+0x26c>
 800cb46:	4602      	mov	r2, r0
 800cb48:	460b      	mov	r3, r1
 800cb4a:	46d0      	mov	r8, sl
 800cb4c:	46d9      	mov	r9, fp
 800cb4e:	e9c4 2300 	strd	r2, r3, [r4]
 800cb52:	e7a6      	b.n	800caa2 <__ieee754_rem_pio2+0x1ba>
 800cb54:	a326      	add	r3, pc, #152	; (adr r3, 800cbf0 <__ieee754_rem_pio2+0x308>)
 800cb56:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb5a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800cb5e:	f7f3 fcbb 	bl	80004d8 <__aeabi_dmul>
 800cb62:	4606      	mov	r6, r0
 800cb64:	460f      	mov	r7, r1
 800cb66:	4602      	mov	r2, r0
 800cb68:	460b      	mov	r3, r1
 800cb6a:	4650      	mov	r0, sl
 800cb6c:	4659      	mov	r1, fp
 800cb6e:	f7f3 fafb 	bl	8000168 <__aeabi_dsub>
 800cb72:	4602      	mov	r2, r0
 800cb74:	460b      	mov	r3, r1
 800cb76:	4680      	mov	r8, r0
 800cb78:	4689      	mov	r9, r1
 800cb7a:	4650      	mov	r0, sl
 800cb7c:	4659      	mov	r1, fp
 800cb7e:	f7f3 faf3 	bl	8000168 <__aeabi_dsub>
 800cb82:	4632      	mov	r2, r6
 800cb84:	463b      	mov	r3, r7
 800cb86:	f7f3 faef 	bl	8000168 <__aeabi_dsub>
 800cb8a:	a31b      	add	r3, pc, #108	; (adr r3, 800cbf8 <__ieee754_rem_pio2+0x310>)
 800cb8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb90:	4606      	mov	r6, r0
 800cb92:	460f      	mov	r7, r1
 800cb94:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800cb98:	f7f3 fc9e 	bl	80004d8 <__aeabi_dmul>
 800cb9c:	4632      	mov	r2, r6
 800cb9e:	463b      	mov	r3, r7
 800cba0:	f7f3 fae2 	bl	8000168 <__aeabi_dsub>
 800cba4:	4606      	mov	r6, r0
 800cba6:	460f      	mov	r7, r1
 800cba8:	e75e      	b.n	800ca68 <__ieee754_rem_pio2+0x180>
 800cbaa:	4a1b      	ldr	r2, [pc, #108]	; (800cc18 <__ieee754_rem_pio2+0x330>)
 800cbac:	4592      	cmp	sl, r2
 800cbae:	dd35      	ble.n	800cc1c <__ieee754_rem_pio2+0x334>
 800cbb0:	4602      	mov	r2, r0
 800cbb2:	460b      	mov	r3, r1
 800cbb4:	f7f3 fad8 	bl	8000168 <__aeabi_dsub>
 800cbb8:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800cbbc:	e9c4 0100 	strd	r0, r1, [r4]
 800cbc0:	e6a2      	b.n	800c908 <__ieee754_rem_pio2+0x20>
 800cbc2:	bf00      	nop
 800cbc4:	f3af 8000 	nop.w
 800cbc8:	54400000 	.word	0x54400000
 800cbcc:	3ff921fb 	.word	0x3ff921fb
 800cbd0:	1a626331 	.word	0x1a626331
 800cbd4:	3dd0b461 	.word	0x3dd0b461
 800cbd8:	1a600000 	.word	0x1a600000
 800cbdc:	3dd0b461 	.word	0x3dd0b461
 800cbe0:	2e037073 	.word	0x2e037073
 800cbe4:	3ba3198a 	.word	0x3ba3198a
 800cbe8:	6dc9c883 	.word	0x6dc9c883
 800cbec:	3fe45f30 	.word	0x3fe45f30
 800cbf0:	2e000000 	.word	0x2e000000
 800cbf4:	3ba3198a 	.word	0x3ba3198a
 800cbf8:	252049c1 	.word	0x252049c1
 800cbfc:	397b839a 	.word	0x397b839a
 800cc00:	3fe921fb 	.word	0x3fe921fb
 800cc04:	4002d97b 	.word	0x4002d97b
 800cc08:	3ff921fb 	.word	0x3ff921fb
 800cc0c:	413921fb 	.word	0x413921fb
 800cc10:	3fe00000 	.word	0x3fe00000
 800cc14:	0800d870 	.word	0x0800d870
 800cc18:	7fefffff 	.word	0x7fefffff
 800cc1c:	ea4f 552a 	mov.w	r5, sl, asr #20
 800cc20:	f2a5 4516 	subw	r5, r5, #1046	; 0x416
 800cc24:	ebaa 5105 	sub.w	r1, sl, r5, lsl #20
 800cc28:	460f      	mov	r7, r1
 800cc2a:	4606      	mov	r6, r0
 800cc2c:	f7f3 ff04 	bl	8000a38 <__aeabi_d2iz>
 800cc30:	f7f3 fbe8 	bl	8000404 <__aeabi_i2d>
 800cc34:	4602      	mov	r2, r0
 800cc36:	460b      	mov	r3, r1
 800cc38:	4630      	mov	r0, r6
 800cc3a:	4639      	mov	r1, r7
 800cc3c:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800cc40:	f7f3 fa92 	bl	8000168 <__aeabi_dsub>
 800cc44:	2200      	movs	r2, #0
 800cc46:	4b22      	ldr	r3, [pc, #136]	; (800ccd0 <__ieee754_rem_pio2+0x3e8>)
 800cc48:	f7f3 fc46 	bl	80004d8 <__aeabi_dmul>
 800cc4c:	460f      	mov	r7, r1
 800cc4e:	4606      	mov	r6, r0
 800cc50:	f7f3 fef2 	bl	8000a38 <__aeabi_d2iz>
 800cc54:	f7f3 fbd6 	bl	8000404 <__aeabi_i2d>
 800cc58:	4602      	mov	r2, r0
 800cc5a:	460b      	mov	r3, r1
 800cc5c:	4630      	mov	r0, r6
 800cc5e:	4639      	mov	r1, r7
 800cc60:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800cc64:	f7f3 fa80 	bl	8000168 <__aeabi_dsub>
 800cc68:	2200      	movs	r2, #0
 800cc6a:	4b19      	ldr	r3, [pc, #100]	; (800ccd0 <__ieee754_rem_pio2+0x3e8>)
 800cc6c:	f7f3 fc34 	bl	80004d8 <__aeabi_dmul>
 800cc70:	f04f 0803 	mov.w	r8, #3
 800cc74:	2600      	movs	r6, #0
 800cc76:	2700      	movs	r7, #0
 800cc78:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800cc7c:	f10d 0928 	add.w	r9, sp, #40	; 0x28
 800cc80:	4632      	mov	r2, r6
 800cc82:	e879 0102 	ldrd	r0, r1, [r9], #-8
 800cc86:	463b      	mov	r3, r7
 800cc88:	46c2      	mov	sl, r8
 800cc8a:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 800cc8e:	f7f3 fe8b 	bl	80009a8 <__aeabi_dcmpeq>
 800cc92:	2800      	cmp	r0, #0
 800cc94:	d1f4      	bne.n	800cc80 <__ieee754_rem_pio2+0x398>
 800cc96:	4b0f      	ldr	r3, [pc, #60]	; (800ccd4 <__ieee754_rem_pio2+0x3ec>)
 800cc98:	462a      	mov	r2, r5
 800cc9a:	9301      	str	r3, [sp, #4]
 800cc9c:	2302      	movs	r3, #2
 800cc9e:	4621      	mov	r1, r4
 800cca0:	9300      	str	r3, [sp, #0]
 800cca2:	a806      	add	r0, sp, #24
 800cca4:	4653      	mov	r3, sl
 800cca6:	f000 f8d5 	bl	800ce54 <__kernel_rem_pio2>
 800ccaa:	9b04      	ldr	r3, [sp, #16]
 800ccac:	4605      	mov	r5, r0
 800ccae:	2b00      	cmp	r3, #0
 800ccb0:	f6bf ae51 	bge.w	800c956 <__ieee754_rem_pio2+0x6e>
 800ccb4:	e9d4 2100 	ldrd	r2, r1, [r4]
 800ccb8:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800ccbc:	e9c4 2300 	strd	r2, r3, [r4]
 800ccc0:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
 800ccc4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800ccc8:	e9c4 2302 	strd	r2, r3, [r4, #8]
 800cccc:	e703      	b.n	800cad6 <__ieee754_rem_pio2+0x1ee>
 800ccce:	bf00      	nop
 800ccd0:	41700000 	.word	0x41700000
 800ccd4:	0800d8f0 	.word	0x0800d8f0

0800ccd8 <__kernel_cos>:
 800ccd8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ccdc:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800cce0:	f1b6 5f79 	cmp.w	r6, #1044381696	; 0x3e400000
 800cce4:	4680      	mov	r8, r0
 800cce6:	460f      	mov	r7, r1
 800cce8:	e9cd 2300 	strd	r2, r3, [sp]
 800ccec:	da04      	bge.n	800ccf8 <__kernel_cos+0x20>
 800ccee:	f7f3 fea3 	bl	8000a38 <__aeabi_d2iz>
 800ccf2:	2800      	cmp	r0, #0
 800ccf4:	f000 8086 	beq.w	800ce04 <__kernel_cos+0x12c>
 800ccf8:	4642      	mov	r2, r8
 800ccfa:	463b      	mov	r3, r7
 800ccfc:	4640      	mov	r0, r8
 800ccfe:	4639      	mov	r1, r7
 800cd00:	f7f3 fbea 	bl	80004d8 <__aeabi_dmul>
 800cd04:	2200      	movs	r2, #0
 800cd06:	4b4e      	ldr	r3, [pc, #312]	; (800ce40 <__kernel_cos+0x168>)
 800cd08:	4604      	mov	r4, r0
 800cd0a:	460d      	mov	r5, r1
 800cd0c:	f7f3 fbe4 	bl	80004d8 <__aeabi_dmul>
 800cd10:	a33f      	add	r3, pc, #252	; (adr r3, 800ce10 <__kernel_cos+0x138>)
 800cd12:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd16:	4682      	mov	sl, r0
 800cd18:	468b      	mov	fp, r1
 800cd1a:	4620      	mov	r0, r4
 800cd1c:	4629      	mov	r1, r5
 800cd1e:	f7f3 fbdb 	bl	80004d8 <__aeabi_dmul>
 800cd22:	a33d      	add	r3, pc, #244	; (adr r3, 800ce18 <__kernel_cos+0x140>)
 800cd24:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd28:	f7f3 fa20 	bl	800016c <__adddf3>
 800cd2c:	4622      	mov	r2, r4
 800cd2e:	462b      	mov	r3, r5
 800cd30:	f7f3 fbd2 	bl	80004d8 <__aeabi_dmul>
 800cd34:	a33a      	add	r3, pc, #232	; (adr r3, 800ce20 <__kernel_cos+0x148>)
 800cd36:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd3a:	f7f3 fa15 	bl	8000168 <__aeabi_dsub>
 800cd3e:	4622      	mov	r2, r4
 800cd40:	462b      	mov	r3, r5
 800cd42:	f7f3 fbc9 	bl	80004d8 <__aeabi_dmul>
 800cd46:	a338      	add	r3, pc, #224	; (adr r3, 800ce28 <__kernel_cos+0x150>)
 800cd48:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd4c:	f7f3 fa0e 	bl	800016c <__adddf3>
 800cd50:	4622      	mov	r2, r4
 800cd52:	462b      	mov	r3, r5
 800cd54:	f7f3 fbc0 	bl	80004d8 <__aeabi_dmul>
 800cd58:	a335      	add	r3, pc, #212	; (adr r3, 800ce30 <__kernel_cos+0x158>)
 800cd5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd5e:	f7f3 fa03 	bl	8000168 <__aeabi_dsub>
 800cd62:	4622      	mov	r2, r4
 800cd64:	462b      	mov	r3, r5
 800cd66:	f7f3 fbb7 	bl	80004d8 <__aeabi_dmul>
 800cd6a:	a333      	add	r3, pc, #204	; (adr r3, 800ce38 <__kernel_cos+0x160>)
 800cd6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd70:	f7f3 f9fc 	bl	800016c <__adddf3>
 800cd74:	4622      	mov	r2, r4
 800cd76:	462b      	mov	r3, r5
 800cd78:	f7f3 fbae 	bl	80004d8 <__aeabi_dmul>
 800cd7c:	4622      	mov	r2, r4
 800cd7e:	462b      	mov	r3, r5
 800cd80:	f7f3 fbaa 	bl	80004d8 <__aeabi_dmul>
 800cd84:	e9dd 2300 	ldrd	r2, r3, [sp]
 800cd88:	4604      	mov	r4, r0
 800cd8a:	460d      	mov	r5, r1
 800cd8c:	4640      	mov	r0, r8
 800cd8e:	4639      	mov	r1, r7
 800cd90:	f7f3 fba2 	bl	80004d8 <__aeabi_dmul>
 800cd94:	460b      	mov	r3, r1
 800cd96:	4602      	mov	r2, r0
 800cd98:	4629      	mov	r1, r5
 800cd9a:	4620      	mov	r0, r4
 800cd9c:	f7f3 f9e4 	bl	8000168 <__aeabi_dsub>
 800cda0:	4b28      	ldr	r3, [pc, #160]	; (800ce44 <__kernel_cos+0x16c>)
 800cda2:	4680      	mov	r8, r0
 800cda4:	429e      	cmp	r6, r3
 800cda6:	4689      	mov	r9, r1
 800cda8:	dc0e      	bgt.n	800cdc8 <__kernel_cos+0xf0>
 800cdaa:	4602      	mov	r2, r0
 800cdac:	460b      	mov	r3, r1
 800cdae:	4650      	mov	r0, sl
 800cdb0:	4659      	mov	r1, fp
 800cdb2:	f7f3 f9d9 	bl	8000168 <__aeabi_dsub>
 800cdb6:	4602      	mov	r2, r0
 800cdb8:	2000      	movs	r0, #0
 800cdba:	460b      	mov	r3, r1
 800cdbc:	4922      	ldr	r1, [pc, #136]	; (800ce48 <__kernel_cos+0x170>)
 800cdbe:	f7f3 f9d3 	bl	8000168 <__aeabi_dsub>
 800cdc2:	b003      	add	sp, #12
 800cdc4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cdc8:	2400      	movs	r4, #0
 800cdca:	4b20      	ldr	r3, [pc, #128]	; (800ce4c <__kernel_cos+0x174>)
 800cdcc:	4622      	mov	r2, r4
 800cdce:	429e      	cmp	r6, r3
 800cdd0:	bfcc      	ite	gt
 800cdd2:	4d1f      	ldrgt	r5, [pc, #124]	; (800ce50 <__kernel_cos+0x178>)
 800cdd4:	f5a6 1500 	suble.w	r5, r6, #2097152	; 0x200000
 800cdd8:	462b      	mov	r3, r5
 800cdda:	2000      	movs	r0, #0
 800cddc:	491a      	ldr	r1, [pc, #104]	; (800ce48 <__kernel_cos+0x170>)
 800cdde:	f7f3 f9c3 	bl	8000168 <__aeabi_dsub>
 800cde2:	4622      	mov	r2, r4
 800cde4:	4606      	mov	r6, r0
 800cde6:	460f      	mov	r7, r1
 800cde8:	462b      	mov	r3, r5
 800cdea:	4650      	mov	r0, sl
 800cdec:	4659      	mov	r1, fp
 800cdee:	f7f3 f9bb 	bl	8000168 <__aeabi_dsub>
 800cdf2:	4642      	mov	r2, r8
 800cdf4:	464b      	mov	r3, r9
 800cdf6:	f7f3 f9b7 	bl	8000168 <__aeabi_dsub>
 800cdfa:	4602      	mov	r2, r0
 800cdfc:	460b      	mov	r3, r1
 800cdfe:	4630      	mov	r0, r6
 800ce00:	4639      	mov	r1, r7
 800ce02:	e7dc      	b.n	800cdbe <__kernel_cos+0xe6>
 800ce04:	2000      	movs	r0, #0
 800ce06:	4910      	ldr	r1, [pc, #64]	; (800ce48 <__kernel_cos+0x170>)
 800ce08:	e7db      	b.n	800cdc2 <__kernel_cos+0xea>
 800ce0a:	bf00      	nop
 800ce0c:	f3af 8000 	nop.w
 800ce10:	be8838d4 	.word	0xbe8838d4
 800ce14:	bda8fae9 	.word	0xbda8fae9
 800ce18:	bdb4b1c4 	.word	0xbdb4b1c4
 800ce1c:	3e21ee9e 	.word	0x3e21ee9e
 800ce20:	809c52ad 	.word	0x809c52ad
 800ce24:	3e927e4f 	.word	0x3e927e4f
 800ce28:	19cb1590 	.word	0x19cb1590
 800ce2c:	3efa01a0 	.word	0x3efa01a0
 800ce30:	16c15177 	.word	0x16c15177
 800ce34:	3f56c16c 	.word	0x3f56c16c
 800ce38:	5555554c 	.word	0x5555554c
 800ce3c:	3fa55555 	.word	0x3fa55555
 800ce40:	3fe00000 	.word	0x3fe00000
 800ce44:	3fd33332 	.word	0x3fd33332
 800ce48:	3ff00000 	.word	0x3ff00000
 800ce4c:	3fe90000 	.word	0x3fe90000
 800ce50:	3fd20000 	.word	0x3fd20000

0800ce54 <__kernel_rem_pio2>:
 800ce54:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ce58:	f5ad 7d19 	sub.w	sp, sp, #612	; 0x264
 800ce5c:	9308      	str	r3, [sp, #32]
 800ce5e:	9106      	str	r1, [sp, #24]
 800ce60:	4bb6      	ldr	r3, [pc, #728]	; (800d13c <__kernel_rem_pio2+0x2e8>)
 800ce62:	99a2      	ldr	r1, [sp, #648]	; 0x288
 800ce64:	f112 0f14 	cmn.w	r2, #20
 800ce68:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800ce6c:	bfa8      	it	ge
 800ce6e:	1ed4      	subge	r4, r2, #3
 800ce70:	9302      	str	r3, [sp, #8]
 800ce72:	9b08      	ldr	r3, [sp, #32]
 800ce74:	bfb8      	it	lt
 800ce76:	2400      	movlt	r4, #0
 800ce78:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 800ce7c:	9307      	str	r3, [sp, #28]
 800ce7e:	bfa4      	itt	ge
 800ce80:	2318      	movge	r3, #24
 800ce82:	fb94 f4f3 	sdivge	r4, r4, r3
 800ce86:	f06f 0317 	mvn.w	r3, #23
 800ce8a:	fb04 3303 	mla	r3, r4, r3, r3
 800ce8e:	eb03 0b02 	add.w	fp, r3, r2
 800ce92:	9a07      	ldr	r2, [sp, #28]
 800ce94:	9b02      	ldr	r3, [sp, #8]
 800ce96:	1aa7      	subs	r7, r4, r2
 800ce98:	eb03 0802 	add.w	r8, r3, r2
 800ce9c:	9ba3      	ldr	r3, [sp, #652]	; 0x28c
 800ce9e:	2500      	movs	r5, #0
 800cea0:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 800cea4:	2200      	movs	r2, #0
 800cea6:	2300      	movs	r3, #0
 800cea8:	9009      	str	r0, [sp, #36]	; 0x24
 800ceaa:	ae20      	add	r6, sp, #128	; 0x80
 800ceac:	4545      	cmp	r5, r8
 800ceae:	dd14      	ble.n	800ceda <__kernel_rem_pio2+0x86>
 800ceb0:	f04f 0800 	mov.w	r8, #0
 800ceb4:	9a08      	ldr	r2, [sp, #32]
 800ceb6:	ab20      	add	r3, sp, #128	; 0x80
 800ceb8:	eb03 05c2 	add.w	r5, r3, r2, lsl #3
 800cebc:	f50d 7ae0 	add.w	sl, sp, #448	; 0x1c0
 800cec0:	9b02      	ldr	r3, [sp, #8]
 800cec2:	4598      	cmp	r8, r3
 800cec4:	dc35      	bgt.n	800cf32 <__kernel_rem_pio2+0xde>
 800cec6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cec8:	2200      	movs	r2, #0
 800ceca:	f1a3 0908 	sub.w	r9, r3, #8
 800cece:	2300      	movs	r3, #0
 800ced0:	462f      	mov	r7, r5
 800ced2:	2600      	movs	r6, #0
 800ced4:	e9cd 2300 	strd	r2, r3, [sp]
 800ced8:	e01f      	b.n	800cf1a <__kernel_rem_pio2+0xc6>
 800ceda:	42ef      	cmn	r7, r5
 800cedc:	d40b      	bmi.n	800cef6 <__kernel_rem_pio2+0xa2>
 800cede:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 800cee2:	e9cd 2300 	strd	r2, r3, [sp]
 800cee6:	f7f3 fa8d 	bl	8000404 <__aeabi_i2d>
 800ceea:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ceee:	e8e6 0102 	strd	r0, r1, [r6], #8
 800cef2:	3501      	adds	r5, #1
 800cef4:	e7da      	b.n	800ceac <__kernel_rem_pio2+0x58>
 800cef6:	4610      	mov	r0, r2
 800cef8:	4619      	mov	r1, r3
 800cefa:	e7f8      	b.n	800ceee <__kernel_rem_pio2+0x9a>
 800cefc:	e9d7 2300 	ldrd	r2, r3, [r7]
 800cf00:	e9f9 0102 	ldrd	r0, r1, [r9, #8]!
 800cf04:	f7f3 fae8 	bl	80004d8 <__aeabi_dmul>
 800cf08:	4602      	mov	r2, r0
 800cf0a:	460b      	mov	r3, r1
 800cf0c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800cf10:	f7f3 f92c 	bl	800016c <__adddf3>
 800cf14:	e9cd 0100 	strd	r0, r1, [sp]
 800cf18:	3601      	adds	r6, #1
 800cf1a:	9b07      	ldr	r3, [sp, #28]
 800cf1c:	3f08      	subs	r7, #8
 800cf1e:	429e      	cmp	r6, r3
 800cf20:	ddec      	ble.n	800cefc <__kernel_rem_pio2+0xa8>
 800cf22:	e9dd 2300 	ldrd	r2, r3, [sp]
 800cf26:	f108 0801 	add.w	r8, r8, #1
 800cf2a:	e8ea 2302 	strd	r2, r3, [sl], #8
 800cf2e:	3508      	adds	r5, #8
 800cf30:	e7c6      	b.n	800cec0 <__kernel_rem_pio2+0x6c>
 800cf32:	9b02      	ldr	r3, [sp, #8]
 800cf34:	aa0c      	add	r2, sp, #48	; 0x30
 800cf36:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800cf3a:	930b      	str	r3, [sp, #44]	; 0x2c
 800cf3c:	9ba3      	ldr	r3, [sp, #652]	; 0x28c
 800cf3e:	9e02      	ldr	r6, [sp, #8]
 800cf40:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800cf44:	930a      	str	r3, [sp, #40]	; 0x28
 800cf46:	ab98      	add	r3, sp, #608	; 0x260
 800cf48:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800cf4c:	e953 4528 	ldrd	r4, r5, [r3, #-160]	; 0xa0
 800cf50:	ab70      	add	r3, sp, #448	; 0x1c0
 800cf52:	eb03 0ac6 	add.w	sl, r3, r6, lsl #3
 800cf56:	46d0      	mov	r8, sl
 800cf58:	46b1      	mov	r9, r6
 800cf5a:	af0c      	add	r7, sp, #48	; 0x30
 800cf5c:	9700      	str	r7, [sp, #0]
 800cf5e:	f1b9 0f00 	cmp.w	r9, #0
 800cf62:	f1a8 0808 	sub.w	r8, r8, #8
 800cf66:	dc71      	bgt.n	800d04c <__kernel_rem_pio2+0x1f8>
 800cf68:	465a      	mov	r2, fp
 800cf6a:	4620      	mov	r0, r4
 800cf6c:	4629      	mov	r1, r5
 800cf6e:	f000 fb6f 	bl	800d650 <scalbn>
 800cf72:	2200      	movs	r2, #0
 800cf74:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 800cf78:	4604      	mov	r4, r0
 800cf7a:	460d      	mov	r5, r1
 800cf7c:	f7f3 faac 	bl	80004d8 <__aeabi_dmul>
 800cf80:	f7ff fa8e 	bl	800c4a0 <floor>
 800cf84:	2200      	movs	r2, #0
 800cf86:	4b6e      	ldr	r3, [pc, #440]	; (800d140 <__kernel_rem_pio2+0x2ec>)
 800cf88:	f7f3 faa6 	bl	80004d8 <__aeabi_dmul>
 800cf8c:	4602      	mov	r2, r0
 800cf8e:	460b      	mov	r3, r1
 800cf90:	4620      	mov	r0, r4
 800cf92:	4629      	mov	r1, r5
 800cf94:	f7f3 f8e8 	bl	8000168 <__aeabi_dsub>
 800cf98:	460d      	mov	r5, r1
 800cf9a:	4604      	mov	r4, r0
 800cf9c:	f7f3 fd4c 	bl	8000a38 <__aeabi_d2iz>
 800cfa0:	9004      	str	r0, [sp, #16]
 800cfa2:	f7f3 fa2f 	bl	8000404 <__aeabi_i2d>
 800cfa6:	4602      	mov	r2, r0
 800cfa8:	460b      	mov	r3, r1
 800cfaa:	4620      	mov	r0, r4
 800cfac:	4629      	mov	r1, r5
 800cfae:	f7f3 f8db 	bl	8000168 <__aeabi_dsub>
 800cfb2:	f1bb 0f00 	cmp.w	fp, #0
 800cfb6:	4680      	mov	r8, r0
 800cfb8:	4689      	mov	r9, r1
 800cfba:	dd70      	ble.n	800d09e <__kernel_rem_pio2+0x24a>
 800cfbc:	1e72      	subs	r2, r6, #1
 800cfbe:	ab0c      	add	r3, sp, #48	; 0x30
 800cfc0:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800cfc4:	9c04      	ldr	r4, [sp, #16]
 800cfc6:	f1cb 0118 	rsb	r1, fp, #24
 800cfca:	fa40 f301 	asr.w	r3, r0, r1
 800cfce:	441c      	add	r4, r3
 800cfd0:	408b      	lsls	r3, r1
 800cfd2:	1ac0      	subs	r0, r0, r3
 800cfd4:	ab0c      	add	r3, sp, #48	; 0x30
 800cfd6:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 800cfda:	f1cb 0317 	rsb	r3, fp, #23
 800cfde:	9404      	str	r4, [sp, #16]
 800cfe0:	fa40 f303 	asr.w	r3, r0, r3
 800cfe4:	9300      	str	r3, [sp, #0]
 800cfe6:	9b00      	ldr	r3, [sp, #0]
 800cfe8:	2b00      	cmp	r3, #0
 800cfea:	dd66      	ble.n	800d0ba <__kernel_rem_pio2+0x266>
 800cfec:	2200      	movs	r2, #0
 800cfee:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 800cff2:	4614      	mov	r4, r2
 800cff4:	9b04      	ldr	r3, [sp, #16]
 800cff6:	3301      	adds	r3, #1
 800cff8:	9304      	str	r3, [sp, #16]
 800cffa:	4296      	cmp	r6, r2
 800cffc:	f300 80ac 	bgt.w	800d158 <__kernel_rem_pio2+0x304>
 800d000:	f1bb 0f00 	cmp.w	fp, #0
 800d004:	dd07      	ble.n	800d016 <__kernel_rem_pio2+0x1c2>
 800d006:	f1bb 0f01 	cmp.w	fp, #1
 800d00a:	f000 80b4 	beq.w	800d176 <__kernel_rem_pio2+0x322>
 800d00e:	f1bb 0f02 	cmp.w	fp, #2
 800d012:	f000 80ba 	beq.w	800d18a <__kernel_rem_pio2+0x336>
 800d016:	9b00      	ldr	r3, [sp, #0]
 800d018:	2b02      	cmp	r3, #2
 800d01a:	d14e      	bne.n	800d0ba <__kernel_rem_pio2+0x266>
 800d01c:	4642      	mov	r2, r8
 800d01e:	464b      	mov	r3, r9
 800d020:	2000      	movs	r0, #0
 800d022:	4948      	ldr	r1, [pc, #288]	; (800d144 <__kernel_rem_pio2+0x2f0>)
 800d024:	f7f3 f8a0 	bl	8000168 <__aeabi_dsub>
 800d028:	4680      	mov	r8, r0
 800d02a:	4689      	mov	r9, r1
 800d02c:	2c00      	cmp	r4, #0
 800d02e:	d044      	beq.n	800d0ba <__kernel_rem_pio2+0x266>
 800d030:	465a      	mov	r2, fp
 800d032:	2000      	movs	r0, #0
 800d034:	4943      	ldr	r1, [pc, #268]	; (800d144 <__kernel_rem_pio2+0x2f0>)
 800d036:	f000 fb0b 	bl	800d650 <scalbn>
 800d03a:	4602      	mov	r2, r0
 800d03c:	460b      	mov	r3, r1
 800d03e:	4640      	mov	r0, r8
 800d040:	4649      	mov	r1, r9
 800d042:	f7f3 f891 	bl	8000168 <__aeabi_dsub>
 800d046:	4680      	mov	r8, r0
 800d048:	4689      	mov	r9, r1
 800d04a:	e036      	b.n	800d0ba <__kernel_rem_pio2+0x266>
 800d04c:	2200      	movs	r2, #0
 800d04e:	4b3e      	ldr	r3, [pc, #248]	; (800d148 <__kernel_rem_pio2+0x2f4>)
 800d050:	4620      	mov	r0, r4
 800d052:	4629      	mov	r1, r5
 800d054:	f7f3 fa40 	bl	80004d8 <__aeabi_dmul>
 800d058:	f7f3 fcee 	bl	8000a38 <__aeabi_d2iz>
 800d05c:	f7f3 f9d2 	bl	8000404 <__aeabi_i2d>
 800d060:	4602      	mov	r2, r0
 800d062:	460b      	mov	r3, r1
 800d064:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800d068:	2200      	movs	r2, #0
 800d06a:	4b38      	ldr	r3, [pc, #224]	; (800d14c <__kernel_rem_pio2+0x2f8>)
 800d06c:	f7f3 fa34 	bl	80004d8 <__aeabi_dmul>
 800d070:	4602      	mov	r2, r0
 800d072:	460b      	mov	r3, r1
 800d074:	4620      	mov	r0, r4
 800d076:	4629      	mov	r1, r5
 800d078:	f7f3 f876 	bl	8000168 <__aeabi_dsub>
 800d07c:	f7f3 fcdc 	bl	8000a38 <__aeabi_d2iz>
 800d080:	9b00      	ldr	r3, [sp, #0]
 800d082:	f109 39ff 	add.w	r9, r9, #4294967295	; 0xffffffff
 800d086:	f843 0b04 	str.w	r0, [r3], #4
 800d08a:	9300      	str	r3, [sp, #0]
 800d08c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d090:	e9d8 2300 	ldrd	r2, r3, [r8]
 800d094:	f7f3 f86a 	bl	800016c <__adddf3>
 800d098:	4604      	mov	r4, r0
 800d09a:	460d      	mov	r5, r1
 800d09c:	e75f      	b.n	800cf5e <__kernel_rem_pio2+0x10a>
 800d09e:	d105      	bne.n	800d0ac <__kernel_rem_pio2+0x258>
 800d0a0:	1e73      	subs	r3, r6, #1
 800d0a2:	aa0c      	add	r2, sp, #48	; 0x30
 800d0a4:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800d0a8:	15c3      	asrs	r3, r0, #23
 800d0aa:	e79b      	b.n	800cfe4 <__kernel_rem_pio2+0x190>
 800d0ac:	2200      	movs	r2, #0
 800d0ae:	4b28      	ldr	r3, [pc, #160]	; (800d150 <__kernel_rem_pio2+0x2fc>)
 800d0b0:	f7f3 fc98 	bl	80009e4 <__aeabi_dcmpge>
 800d0b4:	2800      	cmp	r0, #0
 800d0b6:	d13e      	bne.n	800d136 <__kernel_rem_pio2+0x2e2>
 800d0b8:	9000      	str	r0, [sp, #0]
 800d0ba:	2200      	movs	r2, #0
 800d0bc:	2300      	movs	r3, #0
 800d0be:	4640      	mov	r0, r8
 800d0c0:	4649      	mov	r1, r9
 800d0c2:	f7f3 fc71 	bl	80009a8 <__aeabi_dcmpeq>
 800d0c6:	2800      	cmp	r0, #0
 800d0c8:	f000 80b1 	beq.w	800d22e <__kernel_rem_pio2+0x3da>
 800d0cc:	1e74      	subs	r4, r6, #1
 800d0ce:	4623      	mov	r3, r4
 800d0d0:	2200      	movs	r2, #0
 800d0d2:	9902      	ldr	r1, [sp, #8]
 800d0d4:	428b      	cmp	r3, r1
 800d0d6:	da5f      	bge.n	800d198 <__kernel_rem_pio2+0x344>
 800d0d8:	2a00      	cmp	r2, #0
 800d0da:	d074      	beq.n	800d1c6 <__kernel_rem_pio2+0x372>
 800d0dc:	ab0c      	add	r3, sp, #48	; 0x30
 800d0de:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 800d0e2:	f1ab 0b18 	sub.w	fp, fp, #24
 800d0e6:	2b00      	cmp	r3, #0
 800d0e8:	f000 809f 	beq.w	800d22a <__kernel_rem_pio2+0x3d6>
 800d0ec:	465a      	mov	r2, fp
 800d0ee:	2000      	movs	r0, #0
 800d0f0:	4914      	ldr	r1, [pc, #80]	; (800d144 <__kernel_rem_pio2+0x2f0>)
 800d0f2:	f000 faad 	bl	800d650 <scalbn>
 800d0f6:	46a2      	mov	sl, r4
 800d0f8:	4606      	mov	r6, r0
 800d0fa:	460f      	mov	r7, r1
 800d0fc:	f04f 0800 	mov.w	r8, #0
 800d100:	ab70      	add	r3, sp, #448	; 0x1c0
 800d102:	f8df 9044 	ldr.w	r9, [pc, #68]	; 800d148 <__kernel_rem_pio2+0x2f4>
 800d106:	00e5      	lsls	r5, r4, #3
 800d108:	eb03 0bc4 	add.w	fp, r3, r4, lsl #3
 800d10c:	f1ba 0f00 	cmp.w	sl, #0
 800d110:	f280 80c3 	bge.w	800d29a <__kernel_rem_pio2+0x446>
 800d114:	4626      	mov	r6, r4
 800d116:	2e00      	cmp	r6, #0
 800d118:	f2c0 80f5 	blt.w	800d306 <__kernel_rem_pio2+0x4b2>
 800d11c:	4b0d      	ldr	r3, [pc, #52]	; (800d154 <__kernel_rem_pio2+0x300>)
 800d11e:	f04f 0a00 	mov.w	sl, #0
 800d122:	9307      	str	r3, [sp, #28]
 800d124:	ab70      	add	r3, sp, #448	; 0x1c0
 800d126:	f04f 0b00 	mov.w	fp, #0
 800d12a:	f04f 0800 	mov.w	r8, #0
 800d12e:	eb03 09c6 	add.w	r9, r3, r6, lsl #3
 800d132:	1ba7      	subs	r7, r4, r6
 800d134:	e0db      	b.n	800d2ee <__kernel_rem_pio2+0x49a>
 800d136:	2302      	movs	r3, #2
 800d138:	9300      	str	r3, [sp, #0]
 800d13a:	e757      	b.n	800cfec <__kernel_rem_pio2+0x198>
 800d13c:	0800da38 	.word	0x0800da38
 800d140:	40200000 	.word	0x40200000
 800d144:	3ff00000 	.word	0x3ff00000
 800d148:	3e700000 	.word	0x3e700000
 800d14c:	41700000 	.word	0x41700000
 800d150:	3fe00000 	.word	0x3fe00000
 800d154:	0800d9f8 	.word	0x0800d9f8
 800d158:	683b      	ldr	r3, [r7, #0]
 800d15a:	b944      	cbnz	r4, 800d16e <__kernel_rem_pio2+0x31a>
 800d15c:	b11b      	cbz	r3, 800d166 <__kernel_rem_pio2+0x312>
 800d15e:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 800d162:	603b      	str	r3, [r7, #0]
 800d164:	2301      	movs	r3, #1
 800d166:	461c      	mov	r4, r3
 800d168:	3201      	adds	r2, #1
 800d16a:	3704      	adds	r7, #4
 800d16c:	e745      	b.n	800cffa <__kernel_rem_pio2+0x1a6>
 800d16e:	1acb      	subs	r3, r1, r3
 800d170:	603b      	str	r3, [r7, #0]
 800d172:	4623      	mov	r3, r4
 800d174:	e7f7      	b.n	800d166 <__kernel_rem_pio2+0x312>
 800d176:	1e72      	subs	r2, r6, #1
 800d178:	ab0c      	add	r3, sp, #48	; 0x30
 800d17a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d17e:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800d182:	a90c      	add	r1, sp, #48	; 0x30
 800d184:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800d188:	e745      	b.n	800d016 <__kernel_rem_pio2+0x1c2>
 800d18a:	1e72      	subs	r2, r6, #1
 800d18c:	ab0c      	add	r3, sp, #48	; 0x30
 800d18e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d192:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800d196:	e7f4      	b.n	800d182 <__kernel_rem_pio2+0x32e>
 800d198:	a90c      	add	r1, sp, #48	; 0x30
 800d19a:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800d19e:	3b01      	subs	r3, #1
 800d1a0:	430a      	orrs	r2, r1
 800d1a2:	e796      	b.n	800d0d2 <__kernel_rem_pio2+0x27e>
 800d1a4:	3401      	adds	r4, #1
 800d1a6:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800d1aa:	2a00      	cmp	r2, #0
 800d1ac:	d0fa      	beq.n	800d1a4 <__kernel_rem_pio2+0x350>
 800d1ae:	9b08      	ldr	r3, [sp, #32]
 800d1b0:	f106 0801 	add.w	r8, r6, #1
 800d1b4:	18f5      	adds	r5, r6, r3
 800d1b6:	ab20      	add	r3, sp, #128	; 0x80
 800d1b8:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 800d1bc:	4434      	add	r4, r6
 800d1be:	4544      	cmp	r4, r8
 800d1c0:	da04      	bge.n	800d1cc <__kernel_rem_pio2+0x378>
 800d1c2:	4626      	mov	r6, r4
 800d1c4:	e6bf      	b.n	800cf46 <__kernel_rem_pio2+0xf2>
 800d1c6:	2401      	movs	r4, #1
 800d1c8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d1ca:	e7ec      	b.n	800d1a6 <__kernel_rem_pio2+0x352>
 800d1cc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d1ce:	f04f 0900 	mov.w	r9, #0
 800d1d2:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 800d1d6:	f7f3 f915 	bl	8000404 <__aeabi_i2d>
 800d1da:	2600      	movs	r6, #0
 800d1dc:	2700      	movs	r7, #0
 800d1de:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d1e0:	e9c5 0100 	strd	r0, r1, [r5]
 800d1e4:	3b08      	subs	r3, #8
 800d1e6:	9300      	str	r3, [sp, #0]
 800d1e8:	9504      	str	r5, [sp, #16]
 800d1ea:	9b07      	ldr	r3, [sp, #28]
 800d1ec:	4599      	cmp	r9, r3
 800d1ee:	dd05      	ble.n	800d1fc <__kernel_rem_pio2+0x3a8>
 800d1f0:	e9ea 6702 	strd	r6, r7, [sl, #8]!
 800d1f4:	f108 0801 	add.w	r8, r8, #1
 800d1f8:	3508      	adds	r5, #8
 800d1fa:	e7e0      	b.n	800d1be <__kernel_rem_pio2+0x36a>
 800d1fc:	f8dd c010 	ldr.w	ip, [sp, #16]
 800d200:	9900      	ldr	r1, [sp, #0]
 800d202:	f109 0901 	add.w	r9, r9, #1
 800d206:	e9f1 2302 	ldrd	r2, r3, [r1, #8]!
 800d20a:	9100      	str	r1, [sp, #0]
 800d20c:	e87c 0102 	ldrd	r0, r1, [ip], #-8
 800d210:	f8cd c010 	str.w	ip, [sp, #16]
 800d214:	f7f3 f960 	bl	80004d8 <__aeabi_dmul>
 800d218:	4602      	mov	r2, r0
 800d21a:	460b      	mov	r3, r1
 800d21c:	4630      	mov	r0, r6
 800d21e:	4639      	mov	r1, r7
 800d220:	f7f2 ffa4 	bl	800016c <__adddf3>
 800d224:	4606      	mov	r6, r0
 800d226:	460f      	mov	r7, r1
 800d228:	e7df      	b.n	800d1ea <__kernel_rem_pio2+0x396>
 800d22a:	3c01      	subs	r4, #1
 800d22c:	e756      	b.n	800d0dc <__kernel_rem_pio2+0x288>
 800d22e:	f1cb 0200 	rsb	r2, fp, #0
 800d232:	4640      	mov	r0, r8
 800d234:	4649      	mov	r1, r9
 800d236:	f000 fa0b 	bl	800d650 <scalbn>
 800d23a:	2200      	movs	r2, #0
 800d23c:	4ba4      	ldr	r3, [pc, #656]	; (800d4d0 <__kernel_rem_pio2+0x67c>)
 800d23e:	4604      	mov	r4, r0
 800d240:	460d      	mov	r5, r1
 800d242:	f7f3 fbcf 	bl	80009e4 <__aeabi_dcmpge>
 800d246:	b1f8      	cbz	r0, 800d288 <__kernel_rem_pio2+0x434>
 800d248:	2200      	movs	r2, #0
 800d24a:	4ba2      	ldr	r3, [pc, #648]	; (800d4d4 <__kernel_rem_pio2+0x680>)
 800d24c:	4620      	mov	r0, r4
 800d24e:	4629      	mov	r1, r5
 800d250:	f7f3 f942 	bl	80004d8 <__aeabi_dmul>
 800d254:	f7f3 fbf0 	bl	8000a38 <__aeabi_d2iz>
 800d258:	4607      	mov	r7, r0
 800d25a:	f7f3 f8d3 	bl	8000404 <__aeabi_i2d>
 800d25e:	2200      	movs	r2, #0
 800d260:	4b9b      	ldr	r3, [pc, #620]	; (800d4d0 <__kernel_rem_pio2+0x67c>)
 800d262:	f7f3 f939 	bl	80004d8 <__aeabi_dmul>
 800d266:	460b      	mov	r3, r1
 800d268:	4602      	mov	r2, r0
 800d26a:	4629      	mov	r1, r5
 800d26c:	4620      	mov	r0, r4
 800d26e:	f7f2 ff7b 	bl	8000168 <__aeabi_dsub>
 800d272:	f7f3 fbe1 	bl	8000a38 <__aeabi_d2iz>
 800d276:	1c74      	adds	r4, r6, #1
 800d278:	ab0c      	add	r3, sp, #48	; 0x30
 800d27a:	f843 0026 	str.w	r0, [r3, r6, lsl #2]
 800d27e:	f10b 0b18 	add.w	fp, fp, #24
 800d282:	f843 7024 	str.w	r7, [r3, r4, lsl #2]
 800d286:	e731      	b.n	800d0ec <__kernel_rem_pio2+0x298>
 800d288:	4620      	mov	r0, r4
 800d28a:	4629      	mov	r1, r5
 800d28c:	f7f3 fbd4 	bl	8000a38 <__aeabi_d2iz>
 800d290:	ab0c      	add	r3, sp, #48	; 0x30
 800d292:	4634      	mov	r4, r6
 800d294:	f843 0026 	str.w	r0, [r3, r6, lsl #2]
 800d298:	e728      	b.n	800d0ec <__kernel_rem_pio2+0x298>
 800d29a:	ab0c      	add	r3, sp, #48	; 0x30
 800d29c:	f853 002a 	ldr.w	r0, [r3, sl, lsl #2]
 800d2a0:	f7f3 f8b0 	bl	8000404 <__aeabi_i2d>
 800d2a4:	4632      	mov	r2, r6
 800d2a6:	463b      	mov	r3, r7
 800d2a8:	f7f3 f916 	bl	80004d8 <__aeabi_dmul>
 800d2ac:	4642      	mov	r2, r8
 800d2ae:	e86b 0102 	strd	r0, r1, [fp], #-8
 800d2b2:	464b      	mov	r3, r9
 800d2b4:	4630      	mov	r0, r6
 800d2b6:	4639      	mov	r1, r7
 800d2b8:	f7f3 f90e 	bl	80004d8 <__aeabi_dmul>
 800d2bc:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800d2c0:	4606      	mov	r6, r0
 800d2c2:	460f      	mov	r7, r1
 800d2c4:	e722      	b.n	800d10c <__kernel_rem_pio2+0x2b8>
 800d2c6:	f8dd c01c 	ldr.w	ip, [sp, #28]
 800d2ca:	e8f9 2302 	ldrd	r2, r3, [r9], #8
 800d2ce:	e8fc 0102 	ldrd	r0, r1, [ip], #8
 800d2d2:	f8cd c01c 	str.w	ip, [sp, #28]
 800d2d6:	f7f3 f8ff 	bl	80004d8 <__aeabi_dmul>
 800d2da:	4602      	mov	r2, r0
 800d2dc:	460b      	mov	r3, r1
 800d2de:	4650      	mov	r0, sl
 800d2e0:	4659      	mov	r1, fp
 800d2e2:	f7f2 ff43 	bl	800016c <__adddf3>
 800d2e6:	4682      	mov	sl, r0
 800d2e8:	468b      	mov	fp, r1
 800d2ea:	f108 0801 	add.w	r8, r8, #1
 800d2ee:	9b02      	ldr	r3, [sp, #8]
 800d2f0:	4598      	cmp	r8, r3
 800d2f2:	dc01      	bgt.n	800d2f8 <__kernel_rem_pio2+0x4a4>
 800d2f4:	45b8      	cmp	r8, r7
 800d2f6:	dde6      	ble.n	800d2c6 <__kernel_rem_pio2+0x472>
 800d2f8:	ab48      	add	r3, sp, #288	; 0x120
 800d2fa:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 800d2fe:	e9c7 ab00 	strd	sl, fp, [r7]
 800d302:	3e01      	subs	r6, #1
 800d304:	e707      	b.n	800d116 <__kernel_rem_pio2+0x2c2>
 800d306:	9ba2      	ldr	r3, [sp, #648]	; 0x288
 800d308:	2b02      	cmp	r3, #2
 800d30a:	dc09      	bgt.n	800d320 <__kernel_rem_pio2+0x4cc>
 800d30c:	2b00      	cmp	r3, #0
 800d30e:	dc32      	bgt.n	800d376 <__kernel_rem_pio2+0x522>
 800d310:	d05a      	beq.n	800d3c8 <__kernel_rem_pio2+0x574>
 800d312:	9b04      	ldr	r3, [sp, #16]
 800d314:	f003 0007 	and.w	r0, r3, #7
 800d318:	f50d 7d19 	add.w	sp, sp, #612	; 0x264
 800d31c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d320:	9ba2      	ldr	r3, [sp, #648]	; 0x288
 800d322:	2b03      	cmp	r3, #3
 800d324:	d1f5      	bne.n	800d312 <__kernel_rem_pio2+0x4be>
 800d326:	ab48      	add	r3, sp, #288	; 0x120
 800d328:	441d      	add	r5, r3
 800d32a:	46aa      	mov	sl, r5
 800d32c:	46a3      	mov	fp, r4
 800d32e:	f1bb 0f00 	cmp.w	fp, #0
 800d332:	dc76      	bgt.n	800d422 <__kernel_rem_pio2+0x5ce>
 800d334:	46aa      	mov	sl, r5
 800d336:	46a3      	mov	fp, r4
 800d338:	f1bb 0f01 	cmp.w	fp, #1
 800d33c:	f300 8090 	bgt.w	800d460 <__kernel_rem_pio2+0x60c>
 800d340:	2700      	movs	r7, #0
 800d342:	463e      	mov	r6, r7
 800d344:	2c01      	cmp	r4, #1
 800d346:	f300 80aa 	bgt.w	800d49e <__kernel_rem_pio2+0x64a>
 800d34a:	e9dd 5048 	ldrd	r5, r0, [sp, #288]	; 0x120
 800d34e:	e9dd 414a 	ldrd	r4, r1, [sp, #296]	; 0x128
 800d352:	9b00      	ldr	r3, [sp, #0]
 800d354:	2b00      	cmp	r3, #0
 800d356:	f040 80ac 	bne.w	800d4b2 <__kernel_rem_pio2+0x65e>
 800d35a:	4603      	mov	r3, r0
 800d35c:	462a      	mov	r2, r5
 800d35e:	9806      	ldr	r0, [sp, #24]
 800d360:	e9c0 2300 	strd	r2, r3, [r0]
 800d364:	4622      	mov	r2, r4
 800d366:	460b      	mov	r3, r1
 800d368:	e9c0 2302 	strd	r2, r3, [r0, #8]
 800d36c:	463a      	mov	r2, r7
 800d36e:	4633      	mov	r3, r6
 800d370:	e9c0 2304 	strd	r2, r3, [r0, #16]
 800d374:	e7cd      	b.n	800d312 <__kernel_rem_pio2+0x4be>
 800d376:	2000      	movs	r0, #0
 800d378:	46a0      	mov	r8, r4
 800d37a:	4601      	mov	r1, r0
 800d37c:	ab48      	add	r3, sp, #288	; 0x120
 800d37e:	441d      	add	r5, r3
 800d380:	f1b8 0f00 	cmp.w	r8, #0
 800d384:	da3a      	bge.n	800d3fc <__kernel_rem_pio2+0x5a8>
 800d386:	9b00      	ldr	r3, [sp, #0]
 800d388:	2b00      	cmp	r3, #0
 800d38a:	d03e      	beq.n	800d40a <__kernel_rem_pio2+0x5b6>
 800d38c:	f101 4500 	add.w	r5, r1, #2147483648	; 0x80000000
 800d390:	4602      	mov	r2, r0
 800d392:	462b      	mov	r3, r5
 800d394:	9d06      	ldr	r5, [sp, #24]
 800d396:	2601      	movs	r6, #1
 800d398:	e9c5 2300 	strd	r2, r3, [r5]
 800d39c:	460b      	mov	r3, r1
 800d39e:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	; 0x120
 800d3a2:	f7f2 fee1 	bl	8000168 <__aeabi_dsub>
 800d3a6:	4684      	mov	ip, r0
 800d3a8:	460f      	mov	r7, r1
 800d3aa:	ad48      	add	r5, sp, #288	; 0x120
 800d3ac:	42b4      	cmp	r4, r6
 800d3ae:	f105 0508 	add.w	r5, r5, #8
 800d3b2:	da2c      	bge.n	800d40e <__kernel_rem_pio2+0x5ba>
 800d3b4:	9b00      	ldr	r3, [sp, #0]
 800d3b6:	b10b      	cbz	r3, 800d3bc <__kernel_rem_pio2+0x568>
 800d3b8:	f107 4700 	add.w	r7, r7, #2147483648	; 0x80000000
 800d3bc:	4662      	mov	r2, ip
 800d3be:	463b      	mov	r3, r7
 800d3c0:	9906      	ldr	r1, [sp, #24]
 800d3c2:	e9c1 2302 	strd	r2, r3, [r1, #8]
 800d3c6:	e7a4      	b.n	800d312 <__kernel_rem_pio2+0x4be>
 800d3c8:	9ea2      	ldr	r6, [sp, #648]	; 0x288
 800d3ca:	ab48      	add	r3, sp, #288	; 0x120
 800d3cc:	4637      	mov	r7, r6
 800d3ce:	441d      	add	r5, r3
 800d3d0:	2c00      	cmp	r4, #0
 800d3d2:	da09      	bge.n	800d3e8 <__kernel_rem_pio2+0x594>
 800d3d4:	9b00      	ldr	r3, [sp, #0]
 800d3d6:	b10b      	cbz	r3, 800d3dc <__kernel_rem_pio2+0x588>
 800d3d8:	f107 4700 	add.w	r7, r7, #2147483648	; 0x80000000
 800d3dc:	4632      	mov	r2, r6
 800d3de:	463b      	mov	r3, r7
 800d3e0:	9906      	ldr	r1, [sp, #24]
 800d3e2:	e9c1 2300 	strd	r2, r3, [r1]
 800d3e6:	e794      	b.n	800d312 <__kernel_rem_pio2+0x4be>
 800d3e8:	4630      	mov	r0, r6
 800d3ea:	e875 2302 	ldrd	r2, r3, [r5], #-8
 800d3ee:	4639      	mov	r1, r7
 800d3f0:	f7f2 febc 	bl	800016c <__adddf3>
 800d3f4:	3c01      	subs	r4, #1
 800d3f6:	4606      	mov	r6, r0
 800d3f8:	460f      	mov	r7, r1
 800d3fa:	e7e9      	b.n	800d3d0 <__kernel_rem_pio2+0x57c>
 800d3fc:	e875 2302 	ldrd	r2, r3, [r5], #-8
 800d400:	f7f2 feb4 	bl	800016c <__adddf3>
 800d404:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 800d408:	e7ba      	b.n	800d380 <__kernel_rem_pio2+0x52c>
 800d40a:	460d      	mov	r5, r1
 800d40c:	e7c0      	b.n	800d390 <__kernel_rem_pio2+0x53c>
 800d40e:	4660      	mov	r0, ip
 800d410:	e9d5 2300 	ldrd	r2, r3, [r5]
 800d414:	4639      	mov	r1, r7
 800d416:	f7f2 fea9 	bl	800016c <__adddf3>
 800d41a:	3601      	adds	r6, #1
 800d41c:	4684      	mov	ip, r0
 800d41e:	460f      	mov	r7, r1
 800d420:	e7c4      	b.n	800d3ac <__kernel_rem_pio2+0x558>
 800d422:	e9da 6700 	ldrd	r6, r7, [sl]
 800d426:	e95a 8902 	ldrd	r8, r9, [sl, #-8]
 800d42a:	4632      	mov	r2, r6
 800d42c:	463b      	mov	r3, r7
 800d42e:	4640      	mov	r0, r8
 800d430:	4649      	mov	r1, r9
 800d432:	f7f2 fe9b 	bl	800016c <__adddf3>
 800d436:	4602      	mov	r2, r0
 800d438:	460b      	mov	r3, r1
 800d43a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d43e:	4640      	mov	r0, r8
 800d440:	4649      	mov	r1, r9
 800d442:	f7f2 fe91 	bl	8000168 <__aeabi_dsub>
 800d446:	4632      	mov	r2, r6
 800d448:	463b      	mov	r3, r7
 800d44a:	f7f2 fe8f 	bl	800016c <__adddf3>
 800d44e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800d452:	e86a 0102 	strd	r0, r1, [sl], #-8
 800d456:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 800d45a:	e9ca 2300 	strd	r2, r3, [sl]
 800d45e:	e766      	b.n	800d32e <__kernel_rem_pio2+0x4da>
 800d460:	e9da 8900 	ldrd	r8, r9, [sl]
 800d464:	e95a 6702 	ldrd	r6, r7, [sl, #-8]
 800d468:	4642      	mov	r2, r8
 800d46a:	464b      	mov	r3, r9
 800d46c:	4630      	mov	r0, r6
 800d46e:	4639      	mov	r1, r7
 800d470:	f7f2 fe7c 	bl	800016c <__adddf3>
 800d474:	4602      	mov	r2, r0
 800d476:	460b      	mov	r3, r1
 800d478:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d47c:	4630      	mov	r0, r6
 800d47e:	4639      	mov	r1, r7
 800d480:	f7f2 fe72 	bl	8000168 <__aeabi_dsub>
 800d484:	4642      	mov	r2, r8
 800d486:	464b      	mov	r3, r9
 800d488:	f7f2 fe70 	bl	800016c <__adddf3>
 800d48c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800d490:	e86a 0102 	strd	r0, r1, [sl], #-8
 800d494:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 800d498:	e9ca 2300 	strd	r2, r3, [sl]
 800d49c:	e74c      	b.n	800d338 <__kernel_rem_pio2+0x4e4>
 800d49e:	4638      	mov	r0, r7
 800d4a0:	e875 2302 	ldrd	r2, r3, [r5], #-8
 800d4a4:	4631      	mov	r1, r6
 800d4a6:	f7f2 fe61 	bl	800016c <__adddf3>
 800d4aa:	3c01      	subs	r4, #1
 800d4ac:	4607      	mov	r7, r0
 800d4ae:	460e      	mov	r6, r1
 800d4b0:	e748      	b.n	800d344 <__kernel_rem_pio2+0x4f0>
 800d4b2:	9b06      	ldr	r3, [sp, #24]
 800d4b4:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 800d4b8:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
 800d4bc:	f106 4600 	add.w	r6, r6, #2147483648	; 0x80000000
 800d4c0:	e9c3 0401 	strd	r0, r4, [r3, #4]
 800d4c4:	e9c3 1703 	strd	r1, r7, [r3, #12]
 800d4c8:	601d      	str	r5, [r3, #0]
 800d4ca:	615e      	str	r6, [r3, #20]
 800d4cc:	e721      	b.n	800d312 <__kernel_rem_pio2+0x4be>
 800d4ce:	bf00      	nop
 800d4d0:	41700000 	.word	0x41700000
 800d4d4:	3e700000 	.word	0x3e700000

0800d4d8 <__kernel_sin>:
 800d4d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d4dc:	b086      	sub	sp, #24
 800d4de:	e9cd 2300 	strd	r2, r3, [sp]
 800d4e2:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800d4e6:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 800d4ea:	4682      	mov	sl, r0
 800d4ec:	460c      	mov	r4, r1
 800d4ee:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 800d4f0:	da03      	bge.n	800d4fa <__kernel_sin+0x22>
 800d4f2:	f7f3 faa1 	bl	8000a38 <__aeabi_d2iz>
 800d4f6:	2800      	cmp	r0, #0
 800d4f8:	d050      	beq.n	800d59c <__kernel_sin+0xc4>
 800d4fa:	4652      	mov	r2, sl
 800d4fc:	4623      	mov	r3, r4
 800d4fe:	4650      	mov	r0, sl
 800d500:	4621      	mov	r1, r4
 800d502:	f7f2 ffe9 	bl	80004d8 <__aeabi_dmul>
 800d506:	4606      	mov	r6, r0
 800d508:	460f      	mov	r7, r1
 800d50a:	4602      	mov	r2, r0
 800d50c:	460b      	mov	r3, r1
 800d50e:	4650      	mov	r0, sl
 800d510:	4621      	mov	r1, r4
 800d512:	f7f2 ffe1 	bl	80004d8 <__aeabi_dmul>
 800d516:	a33e      	add	r3, pc, #248	; (adr r3, 800d610 <__kernel_sin+0x138>)
 800d518:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d51c:	4680      	mov	r8, r0
 800d51e:	4689      	mov	r9, r1
 800d520:	4630      	mov	r0, r6
 800d522:	4639      	mov	r1, r7
 800d524:	f7f2 ffd8 	bl	80004d8 <__aeabi_dmul>
 800d528:	a33b      	add	r3, pc, #236	; (adr r3, 800d618 <__kernel_sin+0x140>)
 800d52a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d52e:	f7f2 fe1b 	bl	8000168 <__aeabi_dsub>
 800d532:	4632      	mov	r2, r6
 800d534:	463b      	mov	r3, r7
 800d536:	f7f2 ffcf 	bl	80004d8 <__aeabi_dmul>
 800d53a:	a339      	add	r3, pc, #228	; (adr r3, 800d620 <__kernel_sin+0x148>)
 800d53c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d540:	f7f2 fe14 	bl	800016c <__adddf3>
 800d544:	4632      	mov	r2, r6
 800d546:	463b      	mov	r3, r7
 800d548:	f7f2 ffc6 	bl	80004d8 <__aeabi_dmul>
 800d54c:	a336      	add	r3, pc, #216	; (adr r3, 800d628 <__kernel_sin+0x150>)
 800d54e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d552:	f7f2 fe09 	bl	8000168 <__aeabi_dsub>
 800d556:	4632      	mov	r2, r6
 800d558:	463b      	mov	r3, r7
 800d55a:	f7f2 ffbd 	bl	80004d8 <__aeabi_dmul>
 800d55e:	a334      	add	r3, pc, #208	; (adr r3, 800d630 <__kernel_sin+0x158>)
 800d560:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d564:	f7f2 fe02 	bl	800016c <__adddf3>
 800d568:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d56c:	b9dd      	cbnz	r5, 800d5a6 <__kernel_sin+0xce>
 800d56e:	4602      	mov	r2, r0
 800d570:	460b      	mov	r3, r1
 800d572:	4630      	mov	r0, r6
 800d574:	4639      	mov	r1, r7
 800d576:	f7f2 ffaf 	bl	80004d8 <__aeabi_dmul>
 800d57a:	a32f      	add	r3, pc, #188	; (adr r3, 800d638 <__kernel_sin+0x160>)
 800d57c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d580:	f7f2 fdf2 	bl	8000168 <__aeabi_dsub>
 800d584:	4642      	mov	r2, r8
 800d586:	464b      	mov	r3, r9
 800d588:	f7f2 ffa6 	bl	80004d8 <__aeabi_dmul>
 800d58c:	4602      	mov	r2, r0
 800d58e:	460b      	mov	r3, r1
 800d590:	4650      	mov	r0, sl
 800d592:	4621      	mov	r1, r4
 800d594:	f7f2 fdea 	bl	800016c <__adddf3>
 800d598:	4682      	mov	sl, r0
 800d59a:	460c      	mov	r4, r1
 800d59c:	4650      	mov	r0, sl
 800d59e:	4621      	mov	r1, r4
 800d5a0:	b006      	add	sp, #24
 800d5a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d5a6:	2200      	movs	r2, #0
 800d5a8:	e9dd 0100 	ldrd	r0, r1, [sp]
 800d5ac:	4b24      	ldr	r3, [pc, #144]	; (800d640 <__kernel_sin+0x168>)
 800d5ae:	f7f2 ff93 	bl	80004d8 <__aeabi_dmul>
 800d5b2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800d5b6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d5ba:	4640      	mov	r0, r8
 800d5bc:	4649      	mov	r1, r9
 800d5be:	f7f2 ff8b 	bl	80004d8 <__aeabi_dmul>
 800d5c2:	4602      	mov	r2, r0
 800d5c4:	460b      	mov	r3, r1
 800d5c6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d5ca:	f7f2 fdcd 	bl	8000168 <__aeabi_dsub>
 800d5ce:	4632      	mov	r2, r6
 800d5d0:	463b      	mov	r3, r7
 800d5d2:	f7f2 ff81 	bl	80004d8 <__aeabi_dmul>
 800d5d6:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d5da:	f7f2 fdc5 	bl	8000168 <__aeabi_dsub>
 800d5de:	a316      	add	r3, pc, #88	; (adr r3, 800d638 <__kernel_sin+0x160>)
 800d5e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d5e4:	4606      	mov	r6, r0
 800d5e6:	460f      	mov	r7, r1
 800d5e8:	4640      	mov	r0, r8
 800d5ea:	4649      	mov	r1, r9
 800d5ec:	f7f2 ff74 	bl	80004d8 <__aeabi_dmul>
 800d5f0:	4602      	mov	r2, r0
 800d5f2:	460b      	mov	r3, r1
 800d5f4:	4630      	mov	r0, r6
 800d5f6:	4639      	mov	r1, r7
 800d5f8:	f7f2 fdb8 	bl	800016c <__adddf3>
 800d5fc:	4602      	mov	r2, r0
 800d5fe:	460b      	mov	r3, r1
 800d600:	4650      	mov	r0, sl
 800d602:	4621      	mov	r1, r4
 800d604:	f7f2 fdb0 	bl	8000168 <__aeabi_dsub>
 800d608:	e7c6      	b.n	800d598 <__kernel_sin+0xc0>
 800d60a:	bf00      	nop
 800d60c:	f3af 8000 	nop.w
 800d610:	5acfd57c 	.word	0x5acfd57c
 800d614:	3de5d93a 	.word	0x3de5d93a
 800d618:	8a2b9ceb 	.word	0x8a2b9ceb
 800d61c:	3e5ae5e6 	.word	0x3e5ae5e6
 800d620:	57b1fe7d 	.word	0x57b1fe7d
 800d624:	3ec71de3 	.word	0x3ec71de3
 800d628:	19c161d5 	.word	0x19c161d5
 800d62c:	3f2a01a0 	.word	0x3f2a01a0
 800d630:	1110f8a6 	.word	0x1110f8a6
 800d634:	3f811111 	.word	0x3f811111
 800d638:	55555549 	.word	0x55555549
 800d63c:	3fc55555 	.word	0x3fc55555
 800d640:	3fe00000 	.word	0x3fe00000

0800d644 <fabs>:
 800d644:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800d648:	4770      	bx	lr
 800d64a:	0000      	movs	r0, r0
 800d64c:	0000      	movs	r0, r0
	...

0800d650 <scalbn>:
 800d650:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d652:	f3c1 560a 	ubfx	r6, r1, #20, #11
 800d656:	4604      	mov	r4, r0
 800d658:	460d      	mov	r5, r1
 800d65a:	4617      	mov	r7, r2
 800d65c:	460b      	mov	r3, r1
 800d65e:	b996      	cbnz	r6, 800d686 <scalbn+0x36>
 800d660:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800d664:	4303      	orrs	r3, r0
 800d666:	d039      	beq.n	800d6dc <scalbn+0x8c>
 800d668:	4b33      	ldr	r3, [pc, #204]	; (800d738 <scalbn+0xe8>)
 800d66a:	2200      	movs	r2, #0
 800d66c:	f7f2 ff34 	bl	80004d8 <__aeabi_dmul>
 800d670:	4b32      	ldr	r3, [pc, #200]	; (800d73c <scalbn+0xec>)
 800d672:	4604      	mov	r4, r0
 800d674:	429f      	cmp	r7, r3
 800d676:	460d      	mov	r5, r1
 800d678:	da0f      	bge.n	800d69a <scalbn+0x4a>
 800d67a:	a32b      	add	r3, pc, #172	; (adr r3, 800d728 <scalbn+0xd8>)
 800d67c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d680:	f7f2 ff2a 	bl	80004d8 <__aeabi_dmul>
 800d684:	e006      	b.n	800d694 <scalbn+0x44>
 800d686:	f240 72ff 	movw	r2, #2047	; 0x7ff
 800d68a:	4296      	cmp	r6, r2
 800d68c:	d10a      	bne.n	800d6a4 <scalbn+0x54>
 800d68e:	4602      	mov	r2, r0
 800d690:	f7f2 fd6c 	bl	800016c <__adddf3>
 800d694:	4604      	mov	r4, r0
 800d696:	460d      	mov	r5, r1
 800d698:	e020      	b.n	800d6dc <scalbn+0x8c>
 800d69a:	460b      	mov	r3, r1
 800d69c:	f3c1 510a 	ubfx	r1, r1, #20, #11
 800d6a0:	f1a1 0636 	sub.w	r6, r1, #54	; 0x36
 800d6a4:	f240 72fe 	movw	r2, #2046	; 0x7fe
 800d6a8:	19b9      	adds	r1, r7, r6
 800d6aa:	4291      	cmp	r1, r2
 800d6ac:	dd0e      	ble.n	800d6cc <scalbn+0x7c>
 800d6ae:	f005 4400 	and.w	r4, r5, #2147483648	; 0x80000000
 800d6b2:	f044 41fc 	orr.w	r1, r4, #2113929216	; 0x7e000000
 800d6b6:	f441 115f 	orr.w	r1, r1, #3653632	; 0x37c000
 800d6ba:	f441 5110 	orr.w	r1, r1, #9216	; 0x2400
 800d6be:	4820      	ldr	r0, [pc, #128]	; (800d740 <scalbn+0xf0>)
 800d6c0:	f041 013c 	orr.w	r1, r1, #60	; 0x3c
 800d6c4:	a31a      	add	r3, pc, #104	; (adr r3, 800d730 <scalbn+0xe0>)
 800d6c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d6ca:	e7d9      	b.n	800d680 <scalbn+0x30>
 800d6cc:	2900      	cmp	r1, #0
 800d6ce:	dd08      	ble.n	800d6e2 <scalbn+0x92>
 800d6d0:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800d6d4:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800d6d8:	ea43 5501 	orr.w	r5, r3, r1, lsl #20
 800d6dc:	4620      	mov	r0, r4
 800d6de:	4629      	mov	r1, r5
 800d6e0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d6e2:	f111 0f35 	cmn.w	r1, #53	; 0x35
 800d6e6:	da12      	bge.n	800d70e <scalbn+0xbe>
 800d6e8:	f24c 3350 	movw	r3, #50000	; 0xc350
 800d6ec:	429f      	cmp	r7, r3
 800d6ee:	ea4f 73d5 	mov.w	r3, r5, lsr #31
 800d6f2:	ea4f 74c3 	mov.w	r4, r3, lsl #31
 800d6f6:	dcdc      	bgt.n	800d6b2 <scalbn+0x62>
 800d6f8:	a30b      	add	r3, pc, #44	; (adr r3, 800d728 <scalbn+0xd8>)
 800d6fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d6fe:	f044 71d2 	orr.w	r1, r4, #27525120	; 0x1a40000
 800d702:	f441 31b7 	orr.w	r1, r1, #93696	; 0x16e00
 800d706:	480f      	ldr	r0, [pc, #60]	; (800d744 <scalbn+0xf4>)
 800d708:	f041 011f 	orr.w	r1, r1, #31
 800d70c:	e7b8      	b.n	800d680 <scalbn+0x30>
 800d70e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800d712:	3136      	adds	r1, #54	; 0x36
 800d714:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800d718:	ea43 5501 	orr.w	r5, r3, r1, lsl #20
 800d71c:	4620      	mov	r0, r4
 800d71e:	4629      	mov	r1, r5
 800d720:	2200      	movs	r2, #0
 800d722:	4b09      	ldr	r3, [pc, #36]	; (800d748 <scalbn+0xf8>)
 800d724:	e7ac      	b.n	800d680 <scalbn+0x30>
 800d726:	bf00      	nop
 800d728:	c2f8f359 	.word	0xc2f8f359
 800d72c:	01a56e1f 	.word	0x01a56e1f
 800d730:	8800759c 	.word	0x8800759c
 800d734:	7e37e43c 	.word	0x7e37e43c
 800d738:	43500000 	.word	0x43500000
 800d73c:	ffff3cb0 	.word	0xffff3cb0
 800d740:	8800759c 	.word	0x8800759c
 800d744:	c2f8f359 	.word	0xc2f8f359
 800d748:	3c900000 	.word	0x3c900000

0800d74c <_init>:
 800d74c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d74e:	bf00      	nop
 800d750:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d752:	bc08      	pop	{r3}
 800d754:	469e      	mov	lr, r3
 800d756:	4770      	bx	lr

0800d758 <_fini>:
 800d758:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d75a:	bf00      	nop
 800d75c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d75e:	bc08      	pop	{r3}
 800d760:	469e      	mov	lr, r3
 800d762:	4770      	bx	lr
