/*
 * VARCem	Virtual ARchaeological Computer EMulator.
 *		An emulator of (mostly) x86-based PC systems and devices,
 *		using the ISA,EISA,VLB,MCA  and PCI system buses, roughly
 *		spanning the era between 1981 and 1995.
 *
 *		This file is part of the VARCem Project.
 *
 *		Implementation of the UM8669f super-io chip.
 *
 *		  aa to 108 unlocks
 *		  next 108 write is register select (Cx?)
 *		  data read/write to 109
 *		  55 to 108 locks
 *
 *		  C1
 *			bit 7 - enable PnP registers
 *
 *		  PnP registers:
 *
 *			07 - device :
 *		        0 = FDC
 *		        1 = COM1
 *		        2 = COM2
 *		        3 = LPT1
 *		        5 = Game port
 *			30 - enable
 *			60/61 - addr
 *			70 - IRQ
 *			74 - DMA
 *
 * Version:	@(#)sio_um8669f.c	1.0.8	2018/09/19
 *
 * Author:	Miran Grca, <mgrca8@gmail.com>
 *		Sarah Walker, <tommowalker@tommowalker.co.uk>
 *
 *		Copyright 2016-2018 Miran Grca.
 *		Copyright 2008-2018 Sarah Walker.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free  Software  Foundation; either  version 2 of the License, or
 * (at your option) any later version.
 *
 * This program is  distributed in the hope that it will be useful, but
 * WITHOUT   ANY  WARRANTY;  without  even   the  implied  warranty  of
 * MERCHANTABILITY  or FITNESS  FOR A PARTICULAR  PURPOSE. See  the GNU
 * General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the:
 *
 *   Free Software Foundation, Inc.
 *   59 Temple Place - Suite 330
 *   Boston, MA 02111-1307
 *   USA.
 */
#include <stdio.h>
#include <stdint.h>
#include <string.h>
#include <wchar.h>
#include "../../emu.h"
#include "../../io.h"
#include "../../device.h"
#include "../system/pci.h"
#include "../ports/parallel.h"
#include "../ports/serial.h"
#include "../floppy/fdd.h"
#include "../floppy/fdc.h"
#include "sio.h"


typedef struct um8669f_t
{
        int locked;
        int cur_reg_108;
        uint8_t regs_108[256];
        
        int cur_reg;
        int cur_device;
        struct
        {
                int enable;
                uint16_t addr;
                int irq;
                int dma;
        } dev[8];

	fdc_t *fdc;
	int pnp_active;
} um8669f_t;


static um8669f_t um8669f_global;


#define DEV_FDC  0
#define DEV_COM1 1
#define DEV_COM2 2
#define DEV_LPT1 3
#define DEV_GAME 5

#define REG_DEVICE 0x07
#define REG_ENABLE 0x30
#define REG_ADDRHI 0x60
#define REG_ADDRLO 0x61
#define REG_IRQ    0x70
#define REG_DMA    0x74


void um8669f_pnp_write(uint16_t port, uint8_t val, void *p)
{
        um8669f_t *um8669f = (um8669f_t *)p;

	uint8_t valxor = 0;
        
        if (port == 0x279)
                um8669f->cur_reg = val;
        else
        {
                if (um8669f->cur_reg == REG_DEVICE)
                        um8669f->cur_device = val & 7;
                else
                {
                        switch (um8669f->cur_reg)
                        {
                                case REG_ENABLE:
				valxor = um8669f->dev[um8669f->cur_device].enable ^ val;
                                um8669f->dev[um8669f->cur_device].enable = val;
                                break;
                                case REG_ADDRLO:
				valxor = (um8669f->dev[um8669f->cur_device].addr & 0xff) ^ val;
                                um8669f->dev[um8669f->cur_device].addr = (um8669f->dev[um8669f->cur_device].addr & 0xff00) | val;
                                break;
                                case REG_ADDRHI:
				valxor = ((um8669f->dev[um8669f->cur_device].addr >> 8) & 0xff) ^ val;
                                um8669f->dev[um8669f->cur_device].addr = (um8669f->dev[um8669f->cur_device].addr & 0x00ff) | (val << 8);
                                break;
                                case REG_IRQ:
				valxor = um8669f->dev[um8669f->cur_device].irq ^ val;
                                um8669f->dev[um8669f->cur_device].irq = val;
                                break;
                                case REG_DMA:
				valxor = um8669f->dev[um8669f->cur_device].dma ^ val;
                                um8669f->dev[um8669f->cur_device].dma = val;
                                break;
				default:
				valxor = 0;
				break;
                        }

                        switch (um8669f->cur_device)
                        {
                                case DEV_FDC:
				if ((um8669f->cur_reg == REG_ENABLE) && valxor)
				{
	                                fdc_remove(um8669f_global.fdc);
        	                        if (um8669f->dev[DEV_FDC].enable & 1)
                	                        fdc_set_base(um8669f_global.fdc, 0x03f0);
				}
                                break;
                                case DEV_COM1:
				if ((um8669f->cur_reg == REG_ENABLE) && valxor)
				{
#if 0
	                                serial_remove(1);
#endif
        	                        if (um8669f->dev[DEV_COM1].enable & 1)
                	                        serial_setup(1, um8669f->dev[DEV_COM1].addr, um8669f->dev[DEV_COM1].irq);
				}
                                break;
                                case DEV_COM2:
				if ((um8669f->cur_reg == REG_ENABLE) && valxor)
				{
#if 0
	                                serial_remove(2);
#endif
        	                        if (um8669f->dev[DEV_COM2].enable & 1)
                	                        serial_setup(2, um8669f->dev[DEV_COM2].addr, um8669f->dev[DEV_COM2].irq);
				}
                                break;
                                case DEV_LPT1:
				if ((um8669f->cur_reg == REG_ENABLE) && valxor)
				{
//FIXME:        	                        parallel_remove(1);
                	                if (um8669f->dev[DEV_LPT1].enable & 1)
                        	                parallel_setup(1, um8669f->dev[DEV_LPT1].addr);
				}
                                break;
                        }
                }
        }
}


uint8_t um8669f_pnp_read(uint16_t port, void *p)
{
        um8669f_t *um8669f = (um8669f_t *)p;
        
        switch (um8669f->cur_reg)
        {
                case REG_DEVICE:
                return um8669f->cur_device;
                case REG_ENABLE:
                return um8669f->dev[um8669f->cur_device].enable;
                case REG_ADDRLO:
                return um8669f->dev[um8669f->cur_device].addr & 0xff;
                case REG_ADDRHI:
                return um8669f->dev[um8669f->cur_device].addr >> 8;
                case REG_IRQ:
                return um8669f->dev[um8669f->cur_device].irq;
                case REG_DMA:
                return um8669f->dev[um8669f->cur_device].dma;
        }
        
        return 0xff;
}


void um8669f_write(uint16_t port, uint8_t val, void *p)
{
        um8669f_t *um8669f = (um8669f_t *)p;
	int new_pnp_active;

        if (um8669f->locked)
        {
                if (port == 0x108 && val == 0xaa)
                        um8669f->locked = 0;
        }
        else
        {
                if (port == 0x108)
                {
                        if (val == 0x55)
                                um8669f->locked = 1;
                        else
                                um8669f->cur_reg_108 = val;
                }
                else
                {
                        um8669f->regs_108[um8669f->cur_reg_108] = val;

			if (um8669f->cur_reg_108 == 0xc1) {
				new_pnp_active = !!(um8669f->regs_108[0xc1] & 0x80);
				if (new_pnp_active != um8669f->pnp_active) {
        	                	if (new_pnp_active) {
	        	                        io_sethandler(0x0279, 0x0001, NULL, NULL, NULL, um8669f_pnp_write, NULL, NULL, um8669f);
        	        	                io_sethandler(0x0a79, 0x0001, NULL, NULL, NULL, um8669f_pnp_write, NULL, NULL, um8669f);
                	        	        io_sethandler(0x03e3, 0x0001, um8669f_pnp_read, NULL, NULL, NULL, NULL, NULL, um8669f);
	                	        } else {
        			                io_removehandler(0x0279, 0x0001, NULL, NULL, NULL, um8669f_pnp_write, NULL, NULL, um8669f);
        	        		        io_removehandler(0x0a79, 0x0001, NULL, NULL, NULL, um8669f_pnp_write, NULL, NULL, um8669f);
		                	        io_removehandler(0x03e3, 0x0001, um8669f_pnp_read, NULL, NULL, NULL, NULL, NULL, um8669f);
					}
					um8669f->pnp_active = new_pnp_active;
				}
			}
                }
        }
}


uint8_t um8669f_read(uint16_t port, void *p)
{
        um8669f_t *um8669f = (um8669f_t *)p;
        
        if (um8669f->locked)
                return 0xff;
        
        if (port == 0x108)
                return um8669f->cur_reg_108; /*???*/
        else
                return um8669f->regs_108[um8669f->cur_reg_108];
}


void um8669f_reset(void)
{
	fdc_t *temp_fdc = um8669f_global.fdc;

	fdc_reset(um8669f_global.fdc);

#if 0
	serial_remove(1);
#endif
	serial_setup(1, SERIAL1_ADDR, SERIAL1_IRQ);

#if 0
	serial_remove(2);
#endif
	serial_setup(2, SERIAL2_ADDR, SERIAL2_IRQ);

//FIXME:	parallel_remove(1);
//FIXME:	parallel_remove(2);
	parallel_setup(1, 0x378);
        
	if (um8669f_global.pnp_active) {
		io_removehandler(0x0279, 0x0001, NULL, NULL, NULL, um8669f_pnp_write, NULL, NULL, &um8669f_global);
		io_removehandler(0x0a79, 0x0001, NULL, NULL, NULL, um8669f_pnp_write, NULL, NULL, &um8669f_global);
		io_removehandler(0x03e3, 0x0001, um8669f_pnp_read, NULL, NULL, NULL, NULL, NULL, &um8669f_global);
		um8669f_global.pnp_active = 0;
	}

        memset(&um8669f_global, 0, sizeof(um8669f_t));

	um8669f_global.fdc = temp_fdc;

        um8669f_global.locked = 1;

	um8669f_global.dev[DEV_FDC].enable = 1;
	um8669f_global.dev[DEV_FDC].addr = 0x03f0;
	um8669f_global.dev[DEV_FDC].irq = 6;
	um8669f_global.dev[DEV_FDC].dma = 2;

	um8669f_global.dev[DEV_COM1].enable = 1;
	um8669f_global.dev[DEV_COM1].addr = 0x03f8;
	um8669f_global.dev[DEV_COM1].irq = 4;

	um8669f_global.dev[DEV_COM2].enable = 1;
	um8669f_global.dev[DEV_COM2].addr = 0x02f8;
	um8669f_global.dev[DEV_COM2].irq = 3;

	um8669f_global.dev[DEV_LPT1].enable = 1;
	um8669f_global.dev[DEV_LPT1].addr = 0x0378;
	um8669f_global.dev[DEV_LPT1].irq = 7;
}


void um8669f_init(void)
{
	um8669f_global.fdc = (fdc_t *)device_add(&fdc_at_device);

        io_sethandler(0x0108, 0x0002, um8669f_read, NULL, NULL, um8669f_write, NULL, NULL,  &um8669f_global);

	um8669f_reset();
}
