Source Block: oh/eclock/hdl/eclock.v@77:87@HdlIdDef
   wire         cclk_p;
   wire         cclk;
   wire         lclk_s_src;
   wire         lclk_out_src;
   wire         lclk_p_src;
   wire         clkfb;
   
   // PLL Primitive
   PLLE2_BASE
     #(
       .BANDWIDTH("OPTIMIZED"),     // OPTIMIZED, HIGH, LOW

Diff Content:
+ 82    wire 	pll_cclk;          //full speed cclk
+ 82    wire 	pll_lclk;          //full speed lclk etx
+ 82    wire 	pll_lclk_out;      //full speed lclk for pin for etx
+ 82    wire 	pll_lclk_par;      //low speed lclk for etx
+ 82    wire 	pll_cclk_div;      //low speed cclk
+ 82    wire 	pll_cclk_standby;  //standby clock

Clone Blocks:
Clone Blocks 1:
oh/elink/hdl/eclock.v@79:89
   wire         cclk_p_src;
   wire         cclk_p;
   wire         cclk;
   wire         lclk_s_src;
   wire         lclk_out_src;
   wire         lclk_p_src;
   wire         clkfb;
   
   // PLL Primitive
   PLLE2_BASE
     #(

Clone Blocks 2:
oh/elink/hdl/eclock.v@78:88
   wire         cclk_base;
   wire         cclk_p_src;
   wire         cclk_p;
   wire         cclk;
   wire         lclk_s_src;
   wire         lclk_out_src;
   wire         lclk_p_src;
   wire         clkfb;
   
   // PLL Primitive
   PLLE2_BASE

Clone Blocks 3:
oh/elink/hdl/eclock.v@80:90
   wire         cclk_p;
   wire         cclk;
   wire         lclk_s_src;
   wire         lclk_out_src;
   wire         lclk_p_src;
   wire         clkfb;
   
   // PLL Primitive
   PLLE2_BASE
     #(
       .BANDWIDTH("OPTIMIZED"),     // OPTIMIZED, HIGH, LOW

Clone Blocks 4:
oh/eclock/hdl/eclock.v@76:86
   wire         cclk_p_src;
   wire         cclk_p;
   wire         cclk;
   wire         lclk_s_src;
   wire         lclk_out_src;
   wire         lclk_p_src;
   wire         clkfb;
   
   // PLL Primitive
   PLLE2_BASE
     #(

Clone Blocks 5:
oh/eclock/hdl/eclock.v@75:85
   wire         cclk_base;
   wire         cclk_p_src;
   wire         cclk_p;
   wire         cclk;
   wire         lclk_s_src;
   wire         lclk_out_src;
   wire         lclk_p_src;
   wire         clkfb;
   
   // PLL Primitive
   PLLE2_BASE

