// Seed: 3373765898
module module_0;
  tri [-1 : -1] id_1, id_2, id_3;
  tri0 id_4, id_5;
  assign id_3 = -1;
  wire id_6;
  wire id_7;
  assign id_4 = id_7 ? id_1 : -1 - id_3;
  wire id_8;
  parameter id_9 = -1'b0;
  logic id_10;
endmodule
module module_1 (
    input tri0 id_0
);
  logic id_2;
  assign id_2 = -1;
  module_0 modCall_1 ();
endmodule
program module_2 #(
    parameter id_3 = 32'd12
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  module_0 modCall_1 ();
  assign modCall_1.id_5 = 0;
  output wire id_4;
  input wire _id_3;
  bufif1 primCall (id_2, id_5, id_6);
  inout tri1 id_2;
  input wire id_1;
  assign id_2 = -1 & 1'd0;
  wire [1 : id_3] id_7, id_8, id_9;
endprogram
