[options]
mode prove
depth 20

[engines]
smtbmc z3

[script]
read -formal bus_matrix_props.sv
read -formal bus_matrix_regs.sv
read -formal bus_matrix_core.sv
read -formal wb_slave_adapter.sv
read -formal bus_matrix_wb.sv
read -formal bus_matrix_binds.sv
prep -top bus_matrix_wb

[files]
../../rtl/verilog/bus_matrix_regs.sv
../../rtl/verilog/bus_matrix_core.sv
../../rtl/verilog/bus_matrix_wb.sv
../../../../common/lib/rtl/wb_slave_adapter.sv
bus_matrix_props.sv
bus_matrix_binds.sv

[file bus_matrix_wb_binds.sv]
module bus_matrix_wb_binds;
    bind bus_matrix_wb wb_props props_wb (
        .clk(wb_clk_i),
        .rst(wb_rst_i),
        .stb(wb_stb_i),
        .cyc(wb_cyc_i),
        .ack(wb_ack_o)
    );
endmodule
