<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: nceplic100_busif</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_nceplic100_busif'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_nceplic100_busif')">nceplic100_busif</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 80.49</td>
<td class="s10 cl rt"><a href="mod225.html#Line" >100.00</a></td>
<td class="s8 cl rt"><a href="mod225.html#Cond" > 88.24</a></td>
<td class="s3 cl rt"><a href="mod225.html#Toggle" > 38.64</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod225.html#Branch" > 95.06</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/dft_reg_26_jan/gemini_ddr3/DV/subsystem_level/config_ss_verif_env/tb_src/usr_envs/DFT_0.9_Work/acpu/ae350_cpu_subsystem.v')">/nfs_project/gemini/DV/nadeem/dv/dft_reg_26_jan/gemini_ddr3/DV/subsystem_level/config_ss_verif_env/tb_src/usr_envs/DFT_0.9_Work/acpu/ae350_cpu_subsystem.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod225.html#inst_tag_12193"  onclick="showContent('inst_tag_12193')">gemini_tb.DUT.soc_ss_inst.acpu.u_plic_sw.nceplic100_busif</a></td>
<td class="s4 cl rt"> 49.33</td>
<td class="s7 cl rt"><a href="mod225.html#inst_tag_12193_Line" > 75.64</a></td>
<td class="s5 cl rt"><a href="mod225.html#inst_tag_12193_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod225.html#inst_tag_12193_Toggle" > 11.17</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod225.html#inst_tag_12193_Branch" > 60.49</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod225.html#inst_tag_12192"  onclick="showContent('inst_tag_12192')">gemini_tb.DUT.soc_ss_inst.acpu.u_plic.nceplic100_busif</a></td>
<td class="s8 cl rt"> 80.49</td>
<td class="s10 cl rt"><a href="mod225.html#inst_tag_12192_Line" >100.00</a></td>
<td class="s8 cl rt"><a href="mod225.html#inst_tag_12192_Cond" > 88.24</a></td>
<td class="s3 cl rt"><a href="mod225.html#inst_tag_12192_Toggle" > 38.64</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod225.html#inst_tag_12192_Branch" > 95.06</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_12193'>
<hr>
<a name="inst_tag_12193"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy59.html#tag_urg_inst_12193" >gemini_tb.DUT.soc_ss_inst.acpu.u_plic_sw.nceplic100_busif</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 49.33</td>
<td class="s7 cl rt"><a href="mod225.html#inst_tag_12193_Line" > 75.64</a></td>
<td class="s5 cl rt"><a href="mod225.html#inst_tag_12193_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod225.html#inst_tag_12193_Toggle" > 11.17</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod225.html#inst_tag_12193_Branch" > 60.49</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.45</td>
<td class="s8 cl rt"> 81.67</td>
<td class="s3 cl rt"> 39.02</td>
<td class="s1 cl rt"> 15.29</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 65.83</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  9.06</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  9.06</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1853.html#inst_tag_109549" >u_plic_sw</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod509.html#inst_tag_29919" id="tag_urg_inst_29919">gen_axi_plic.b_ch_fifo</a></td>
<td class="s5 cl rt"> 55.52</td>
<td class="s9 cl rt"> 92.86</td>
<td class="s3 cl rt"> 31.25</td>
<td class="s2 cl rt"> 21.05</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 76.92</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod509.html#inst_tag_29917" id="tag_urg_inst_29917">gen_axi_plic.req_fifo</a></td>
<td class="s5 cl rt"> 52.95</td>
<td class="s9 cl rt"> 92.86</td>
<td class="s3 cl rt"> 31.25</td>
<td class="s1 cl rt"> 10.75</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 76.92</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod509.html#inst_tag_29918" id="tag_urg_inst_29918">gen_axi_plic.w_ch_fifo</a></td>
<td class="s5 cl rt"> 58.26</td>
<td class="s9 cl rt"> 92.86</td>
<td class="s3 cl rt"> 31.25</td>
<td class="s3 cl rt"> 32.03</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 76.92</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_12192'>
<hr>
<a name="inst_tag_12192"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy59.html#tag_urg_inst_12192" >gemini_tb.DUT.soc_ss_inst.acpu.u_plic.nceplic100_busif</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 80.49</td>
<td class="s10 cl rt"><a href="mod225.html#inst_tag_12192_Line" >100.00</a></td>
<td class="s8 cl rt"><a href="mod225.html#inst_tag_12192_Cond" > 88.24</a></td>
<td class="s3 cl rt"><a href="mod225.html#inst_tag_12192_Toggle" > 38.64</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod225.html#inst_tag_12192_Branch" > 95.06</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 79.53</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 78.05</td>
<td class="s4 cl rt"> 43.40</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 96.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 23.11</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 23.11</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1853.html#inst_tag_109548" >u_plic</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod509.html#inst_tag_29916" id="tag_urg_inst_29916">gen_axi_plic.b_ch_fifo</a></td>
<td class="s7 cl rt"> 79.03</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 68.75</td>
<td class="s4 cl rt"> 47.37</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod509.html#inst_tag_29914" id="tag_urg_inst_29914">gen_axi_plic.req_fifo</a></td>
<td class="s7 cl rt"> 77.89</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s3 cl rt"> 36.56</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod509.html#inst_tag_29915" id="tag_urg_inst_29915">gen_axi_plic.w_ch_fifo</a></td>
<td class="s8 cl rt"> 83.20</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 68.75</td>
<td class="s6 cl rt"> 64.05</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_nceplic100_busif'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod225.html" >nceplic100_busif</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>78</td><td>78</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>119878</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>119935</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>119944</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>119956</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>119965</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>119976</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>119985</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>119997</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>120006</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>120017</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>120026</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>120066</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>120077</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>120089</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>120098</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>120107</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>120119</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>120128</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ROUTINE</td><td>120423</td><td>9</td><td>9</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
119877                          always @(posedge clk or negedge reset_n) begin
119878     1/1                      if (!reset_n) begin
119879     1/1                          s32 &lt;= 1'b0;
119880                              end
119881                              else begin
119882     1/1                          s32 &lt;= s35;
119883                              end
119884                          end
119885                  
119886                          assign s37 = ~s25 &amp; s24[BIT_REGION_TARGET_THRESHOLD] &amp; s23 &amp; (s21[5:2] == 4'h1);
119887                          assign s36 = ~s25 &amp; s24[BIT_REGION_TARGET_THRESHOLD] &amp; ~s23 &amp; (s21[5:2] == 4'h1);
119888                          assign s38 = ~s25 &amp; s24[BIT_REGION_PREEMPTIVE_STACK] &amp; s23;
119889                          assign s40 = s37 &amp; ((s102 &amp; (s21[15:12] == s99)) | (s107 &amp; (s21[15:12] == s104)));
119890                          assign s39 = s36 &amp; ((s102 &amp; s103) | (s107 &amp; s108));
119891                          assign s41 = wvalid &amp; wlast &amp; wready;
119892                          assign s42 = s27 &amp; s43 &amp; s23 &amp; ~s40 &amp; ~s91;
119893                          assign s43 = ~s45;
119894                          assign s46 = s51[AXI_W_CH_FIFO_WDATA_MSB:AXI_W_CH_FIFO_WDATA_LSB];
119895                          assign s47 = s51[AXI_W_CH_FIFO_BYTE_WEN_MSB:AXI_W_CH_FIFO_BYTE_WEN_LSB];
119896                          assign s48 = wdata;
119897                          assign s49 = wstrb;
119898                          assign wready = ~s44;
119899                          assign s50[AXI_W_CH_FIFO_WDATA_MSB:AXI_W_CH_FIFO_WDATA_LSB] = s48;
119900                          assign s50[AXI_W_CH_FIFO_BYTE_WEN_MSB:AXI_W_CH_FIFO_BYTE_WEN_LSB] = s49;
119901                          nds_sync_fifo_ll #(
119902                              .DATA_WIDTH(AXI_W_CH_FIFO_WIDTH),
119903                              .FIFO_DEPTH(AXI_W_CH_FIFO_DEPTH),
119904                              .POINTER_INDEX_WIDTH(AXI_W_CH_FIFO_POINTER_INDEX_WIDTH)
119905                          ) w_ch_fifo (
119906                              .w_reset_n(reset_n),
119907                              .r_reset_n(reset_n),
119908                              .w_clk(clk),
119909                              .r_clk(clk),
119910                              .wr(s41),
119911                              .wr_data(s50),
119912                              .rd(s42),
119913                              .rd_data(s51),
119914                              .w_clk_empty(),
119915                              .empty(s45),
119916                              .full(s44)
119917                          );
119918                          assign s54 = s27 &amp; ~s23 &amp; ~s60 &amp; ~s39;
119919                          assign s55 = rvalid &amp; rlast &amp; rready;
119920                          assign s60 = s69 &amp; s80;
119921                          assign s56 = s22;
119922                          assign s57 = rd_data;
119923                          assign s58 = s25;
119924                          assign s59 = s26;
119925                          assign s65 = s63 - 8'b0000_0001;
119926                          assign s61 = s52 ? s77 : s66;
119927                          assign s62 = s52 ? s79 : s68;
119928                          assign s63 = s52 ? s84 : s73;
119929                          assign s64 = s52 ? s78 : s67;
119930                          assign rvalid = s69 | s80;
119931                          assign rresp = s62 ? SLVERR : OKAY;
119932                          assign rlast = rvalid &amp; (s63 == 8'b0);
119933                          assign rid = s61;
119934                          always @(posedge clk or negedge reset_n) begin
119935     1/1                      if (!reset_n) begin
119936     1/1                          s52 &lt;= 1'b0;
119937                              end
119938     1/1                      else if (s55) begin
119939     1/1                          s52 &lt;= ~s52;
119940                              end
                        MISSING_ELSE
119941                          end
119942                  
119943                          always @(posedge clk or negedge reset_n) begin
119944     1/1                      if (!reset_n) begin
119945     1/1                          s53 &lt;= 1'b0;
119946                              end
119947     1/1                      else if (s54) begin
119948     1/1                          s53 &lt;= ~s53;
119949                              end
                        MISSING_ELSE
119950                          end
119951                  
119952                          assign s70 = s54 &amp; ~s53;
119953                          assign s71 = s55 &amp; ~s52;
119954                          assign s72 = s70 | (s69 &amp; ~s71);
119955                          always @(posedge clk or negedge reset_n) begin
119956     1/1                      if (!reset_n) begin
119957     1/1                          s69 &lt;= 1'b0;
119958                              end
119959                              else begin
119960     1/1                          s69 &lt;= s72;
119961                              end
119962                          end
119963                  
119964                          always @(posedge clk or negedge reset_n) begin
119965     1/1                      if (!reset_n) begin
119966     1/1                          s66 &lt;= {ID_WIDTH{1'b0}};
119967     1/1                          s68 &lt;= 1'b0;
119968                              end
119969     1/1                      else if (s70) begin
119970     1/1                          s66 &lt;= s56;
119971     1/1                          s68 &lt;= s58;
119972                              end
                        MISSING_ELSE
119973                          end
119974                  
119975                          always @(posedge clk) begin
119976     1/1                      if (s70) begin
119977     1/1                          s67 &lt;= s57;
119978                              end
                        MISSING_ELSE
119979                          end
119980                  
119981                          assign s75 = rvalid &amp; rready &amp; ~rlast &amp; ~s52;
119982                          assign s76 = s75 | s70;
119983                          assign s74 = s75 ? s65 : s59;
119984                          always @(posedge clk or negedge reset_n) begin
119985     1/1                      if (!reset_n) begin
119986     1/1                          s73 &lt;= 8'b0;
119987                              end
119988     1/1                      else if (s76) begin
119989     1/1                          s73 &lt;= s74;
119990                              end
                        MISSING_ELSE
119991                          end
119992                  
119993                          assign s81 = s54 &amp; s53;
119994                          assign s82 = s55 &amp; s52;
119995                          assign s83 = s81 | (s80 &amp; ~s82);
119996                          always @(posedge clk or negedge reset_n) begin
119997     1/1                      if (!reset_n) begin
119998     1/1                          s80 &lt;= 1'b0;
119999                              end
120000                              else begin
120001     1/1                          s80 &lt;= s83;
120002                              end
120003                          end
120004                  
120005                          always @(posedge clk or negedge reset_n) begin
120006     1/1                      if (!reset_n) begin
120007     1/1                          s77 &lt;= {ID_WIDTH{1'b0}};
120008     1/1                          s79 &lt;= 1'b0;
120009                              end
120010     1/1                      else if (s81) begin
120011     1/1                          s77 &lt;= s56;
120012     1/1                          s79 &lt;= s58;
120013                              end
                        MISSING_ELSE
120014                          end
120015                  
120016                          always @(posedge clk) begin
120017     1/1                      if (s81) begin
120018     1/1                          s78 &lt;= s57;
120019                              end
                        MISSING_ELSE
120020                          end
120021                  
120022                          assign s86 = rvalid &amp; rready &amp; ~rlast &amp; s52;
120023                          assign s87 = s86 | s81;
120024                          assign s85 = s86 ? s65 : s59;
120025                          always @(posedge clk or negedge reset_n) begin
120026     1/1                      if (!reset_n) begin
120027     1/1                          s84 &lt;= 8'b0;
120028                              end
120029     1/1                      else if (s87) begin
120030     1/1                          s84 &lt;= s85;
120031                              end
                        MISSING_ELSE
120032                          end
120033                  
120034                          assign s95 = s27 &amp; s43 &amp; s23 &amp; ~s40 &amp; ~s91;
120035                          assign s96 = bvalid &amp; bready;
120036                          assign s93 = s22;
120037                          assign s94 = s25 | s3;
120038                          assign s97[AXI_B_CH_FIFO_ID_MSB:AXI_B_CH_FIFO_ID_LSB] = s93;
120039                          assign s97[AXI_B_CH_FIFO_SLVERR_BIT] = s94;
120040                          assign s89 = s98[AXI_B_CH_FIFO_ID_MSB:AXI_B_CH_FIFO_ID_LSB];
120041                          assign s90 = s98[AXI_B_CH_FIFO_SLVERR_BIT];
120042                          assign s88 = ~s92;
120043                          assign bvalid = s88;
120044                          assign bresp = s90 ? SLVERR : OKAY;
120045                          assign bid = s89;
120046                          nds_sync_fifo_ll #(
120047                              .DATA_WIDTH(AXI_B_CH_FIFO_WIDTH),
120048                              .FIFO_DEPTH(AXI_B_CH_FIFO_DEPTH),
120049                              .POINTER_INDEX_WIDTH(AXI_B_CH_FIFO_POINTER_INDEX_WIDTH)
120050                          ) b_ch_fifo (
120051                              .w_reset_n(reset_n),
120052                              .r_reset_n(reset_n),
120053                              .w_clk(clk),
120054                              .r_clk(clk),
120055                              .wr(s95),
120056                              .wr_data(s97),
120057                              .rd(s96),
120058                              .rd_data(s98),
120059                              .w_clk_empty(),
120060                              .empty(s92),
120061                              .full(s91)
120062                          );
120063                          assign s110 = req_valid &amp; (s37 | s36 | s38);
120064                          assign s111 = s21[15:12];
120065                          always @(posedge clk or negedge reset_n) begin
120066     1/1                      if (!reset_n) begin
120067     1/1                          s109 &lt;= 1'b0;
120068                              end
120069     1/1                      else if (s110) begin
120070     1/1                          s109 &lt;= ~s109;
120071                              end
                        MISSING_ELSE
120072                          end
120073                  
120074                          assign s101 = s110 &amp; ~s109;
120075                          assign s102 = |s100;
120076                          always @(posedge clk or negedge reset_n) begin
120077     1/1                      if (!reset_n) begin
120078     1/1                          s100[0] &lt;= 1'b0;
120079                              end
120080     1/1                      else if (s101) begin
120081     1/1                          s100[0] &lt;= 1'b1;
120082                              end
120083                              else begin
120084     1/1                          s100[0] &lt;= 1'b0;
120085                              end
120086                          end
120087                  
120088                          always @(posedge clk or negedge reset_n) begin
120089     1/1                      if (!reset_n) begin
120090     1/1                          s100[1] &lt;= 1'b0;
120091                              end
120092     1/1                      else if (s102) begin
120093     1/1                          s100[1] &lt;= s100[0];
120094                              end
                        MISSING_ELSE
120095                          end
120096                  
120097                          always @(posedge clk) begin
120098     1/1                      if (s101) begin
120099     1/1                          s99 &lt;= s111;
120100     1/1                          s103 &lt;= s36;
120101                              end
                        MISSING_ELSE
120102                          end
120103                  
120104                          assign s106 = s110 &amp; s109;
120105                          assign s107 = |s105;
120106                          always @(posedge clk or negedge reset_n) begin
120107     1/1                      if (!reset_n) begin
120108     1/1                          s105[0] &lt;= 1'b0;
120109                              end
120110     1/1                      else if (s106) begin
120111     1/1                          s105[0] &lt;= 1'b1;
120112                              end
120113                              else begin
120114     1/1                          s105[0] &lt;= 1'b0;
120115                              end
120116                          end
120117                  
120118                          always @(posedge clk or negedge reset_n) begin
120119     1/1                      if (!reset_n) begin
120120     1/1                          s105[1] &lt;= 1'b0;
120121                              end
120122     1/1                      else if (s107) begin
120123     1/1                          s105[1] &lt;= s105[0];
120124                              end
                        MISSING_ELSE
120125                          end
120126                  
120127                          always @(posedge clk) begin
120128     1/1                      if (s106) begin
120129     1/1                          s104 &lt;= s111;
120130     1/1                          s108 &lt;= s36;
120131                              end
                        MISSING_ELSE
120132                          end
120133                  
120134                          assign s0 = s64;
120135                          assign s1 = s46;
120136                          assign s2 = s47;
120137                          assign s4 = s21;
120138                          assign req_valid = s27 &amp; ~s25 &amp; ~s40 &amp; ~s39 &amp; ((~s60 &amp; ~s23) | (~s91 &amp; s23 &amp; s43 &amp; s112));
120139                          assign req_wr = s23;
120140                          assign s112 = (s5 == 4'hF) &amp; ~s3;
120141                          assign req_region_sel = s24;
120142                          assign dep_delay_wr = 1'b0;
120143                          assign req_hit_dep = 1'b0;
120144                      end
120145                  endgenerate
120146                  generate
120147                      if ((PLIC_BUS == &quot;axi&quot;) &amp;&amp; (DATA_WIDTH == 32)) begin:gen_axi_wr_data_32
120148                          assign wr_data = s1;
120149                          assign s5 = s2;
120150                          assign req_addr = s4;
120151                          assign s3 = (s2 != 4'hF) &amp; (s2 != 4'h0);
120152                      end
120153                      else if ((PLIC_BUS == &quot;axi&quot;) &amp;&amp; (DATA_WIDTH == 64)) begin:gen_axi_wr_data_64
120154                          wire s113;
120155                          wire [21:2] s114;
120156                          wire s115;
120157                          assign s113 = (s2[7:4] == 4'hF);
120158                          assign wr_data = s113 ? s1[63:32] : s1[31:0];
120159                          assign s5 = s113 ? s2[7:4] : s2[3:0];
120160                          assign s114 = s113 ? {s4[21:3],1'b1} : s4;
120161                          assign req_addr = ~req_wr ? s4 : s114;
120162                          assign s115 = ~((s2 == 8'h0F) | (s2 == 8'hF0) | (s2 == 8'h00)) | (s4[2] &amp; (s2 == 8'h0F));
120163                          assign s3 = s115;
120164                      end
120165                      else begin:gen_unused_axi_wr_data
120166                          assign s5 = 4'b0;
120167                          assign s0 = 32'b0;
120168                          assign s1 = {DATA_WIDTH{1'b0}};
120169                          assign s2 = {(DATA_WIDTH / 8){1'b0}};
120170                          assign s4 = 20'b0;
120171                          assign s3 = 1'b0;
120172                      end
120173                  endgenerate
120174                  generate
120175                      if ((PLIC_BUS == &quot;axi&quot;) &amp;&amp; (DATA_WIDTH == 32)) begin:gen_axi_rdata32
120176                          assign rdata = s0;
120177                      end
120178                      else if ((PLIC_BUS == &quot;axi&quot;) &amp;&amp; (DATA_WIDTH == 64)) begin:gen_axi_rdata64
120179                          assign rdata = {s0,s0};
120180                      end
120181                  endgenerate
120182                  generate
120183                      if (PLIC_BUS == &quot;ahb&quot;) begin:gen_ahb_plic
120184                          reg [21:2] s116;
120185                          reg s117;
120186                          reg [1:0] s118;
120187                          reg [1:0] s119;
120188                          reg [3:0] s120;
120189                          reg s121;
120190                          reg [31:0] s122;
120191                          reg s123;
120192                          wire s124;
120193                          wire s125 = hsel &amp; htrans[1] &amp; (hsize == 3'b010);
120194                          wire s126 = s125 &amp; hready &amp; (s119 == IDLE);
120195                          wire [7:0] s127 = addr_predecode(haddr[21:2]);
120196                          wire s128 = s127[BIT_REGION_SOURCE_PRIORITY];
120197                          reg s129;
120198                          wire s130 = s127[BIT_REGION_INTERRUPT_PENDING];
120199                          reg s131;
120200                          wire s132 = s127[BIT_REGION_TARGET_ENABLE];
120201                          reg s133;
120202                          wire s134 = s127[BIT_REGION_TARGET_THRESHOLD];
120203                          reg s135;
120204                          wire s136 = s127[BIT_REGION_PREEMPTIVE_STACK];
120205                          reg s137;
120206                          wire s138 = s127[BIT_REGION_FEATURE];
120207                          reg s139;
120208                          wire s140 = s127[BIT_REGION_TRIGGER_TYPE];
120209                          reg s141;
120210                          wire s142 = s127[BIT_REGION_CONFIG];
120211                          reg s143;
120212                          wire s144 = s128 | s130 | s132 | s134 | s140 | (s142 &amp; ~hwrite) | s136;
120213                          wire s145 = s144 &amp; ~hwrite;
120214                          wire s146 = s144 &amp; hwrite;
120215                          wire s147 = (s119 == IDLE) &amp; (s116[21:2] == haddr[21:2]) &amp; hwrite &amp; ~s117 &amp; (s116[5:2] == 4'b1) &amp; s134 &amp; s126;
120216                          wire s148 = (s119 == IDLE) &amp; (s116[21:2] == haddr[21:2]) &amp; hwrite &amp; s117 &amp; (s116[5:2] == 4'b1) &amp; s134 &amp; s126;
120217                          wire s149 = (s119 == IDLE) &amp; (s116[15:12] == haddr[15:12]) &amp; hwrite &amp; s117 &amp; s137 &amp; s134 &amp; s126;
120218                          wire s150 = (s119 == IDLE) &amp; (s120[3:0] == haddr[15:12]) &amp; hwrite &amp; s121 &amp; s134 &amp; s126 &amp; ~s149 &amp; ~s148 &amp; ~s147;
120219                          wire s151;
120220                          wire s152;
120221                          reg s153;
120222                          reg [1:0] s154;
120223                          wire s155 = s126 &amp; s145;
120224                          wire s156 = s126 &amp; ~hwrite;
120225                          reg s157;
120226                          wire s158 = s126 &amp; s146;
120227                          reg s159;
120228                          reg s160;
120229                          wire s161 = s137 &amp; s160;
120230                          wire s162 = s123 &amp; s125 &amp; ~hwrite;
120231                          always @(posedge clk or negedge reset_n) begin
120232                              if (!reset_n) begin
120233                                  s120 &lt;= 4'b0;
120234                              end
120235                              else if (s161) begin
120236                                  s120 &lt;= s116[15:12];
120237                              end
120238                          end
120239                  
120240                          always @(posedge clk or negedge reset_n) begin
120241                              if (!reset_n) begin
120242                                  s121 &lt;= 1'b0;
120243                              end
120244                              else begin
120245                                  s121 &lt;= s161;
120246                              end
120247                          end
120248                  
120249                          always @(posedge clk or negedge reset_n) begin
120250                              if (!reset_n) begin
120251                                  s154 &lt;= 2'b0;
120252                              end
120253                              else begin
120254                                  s154 &lt;= {s154[0],s152};
120255                              end
120256                          end
120257                  
120258                          assign s152 = (s147 &amp; (VALID_MAX_PRIORITY &gt; 31)) | s148 | s149 | s150;
120259                          assign s151 = s154[1];
120260                          always @(posedge clk or negedge reset_n) begin
120261                              if (!reset_n) begin
120262                                  s129 &lt;= 1'b0;
120263                                  s135 &lt;= 1'b0;
120264                                  s133 &lt;= 1'b0;
120265                                  s139 &lt;= 1'b0;
120266                                  s131 &lt;= 1'b0;
120267                                  s137 &lt;= 1'b0;
120268                                  s143 &lt;= 1'b0;
120269                                  s141 &lt;= 1'b0;
120270                                  s153 &lt;= 1'b0;
120271                              end
120272                              else if (s126) begin
120273                                  s129 &lt;= s128;
120274                                  s135 &lt;= s134;
120275                                  s133 &lt;= s132;
120276                                  s139 &lt;= s138;
120277                                  s131 &lt;= s130;
120278                                  s137 &lt;= s136;
120279                                  s143 &lt;= s142;
120280                                  s141 &lt;= s140;
120281                                  s153 &lt;= s152;
120282                              end
120283                          end
120284                  
120285                          always @* begin
120286                              case (s119)
120287                                  IDLE: begin
120288                                      if (s152) begin
120289                                          s118 = DEP_WAIT;
120290                                      end
120291                                      else if (s156) begin
120292                                          s118 = READ_WAIT1;
120293                                      end
120294                                      else begin
120295                                          s118 = IDLE;
120296                                      end
120297                                  end
120298                                  READ_WAIT1: begin
120299                                      if (s162) begin
120300                                          s118 = READ_WAIT2;
120301                                      end
120302                                      else begin
120303                                          s118 = IDLE;
120304                                      end
120305                                  end
120306                                  READ_WAIT2: begin
120307                                      s118 = IDLE;
120308                                  end
120309                                  DEP_WAIT: begin
120310                                      if (s151) begin
120311                                          s118 = IDLE;
120312                                      end
120313                                      else begin
120314                                          s118 = DEP_WAIT;
120315                                      end
120316                                  end
120317                                  default: s118 = 2'b0;
120318                              endcase
120319                          end
120320                  
120321                          always @(posedge clk or negedge reset_n) begin
120322                              if (!reset_n) begin
120323                                  s119 &lt;= 2'b0;
120324                              end
120325                              else begin
120326                                  s119 &lt;= s118;
120327                              end
120328                          end
120329                  
120330                          always @(posedge clk or negedge reset_n) begin
120331                              if (!reset_n) begin
120332                                  s116 &lt;= 20'b0;
120333                                  s117 &lt;= 1'b0;
120334                              end
120335                              else if (s126) begin
120336                                  s116 &lt;= haddr[21:2];
120337                                  s117 &lt;= hwrite;
120338                              end
120339                          end
120340                  
120341                          always @(posedge clk or negedge reset_n) begin
120342                              if (!reset_n) begin
120343                                  s122 &lt;= 32'b0;
120344                              end
120345                              else if (s157) begin
120346                                  s122 &lt;= rd_data;
120347                              end
120348                          end
120349                  
120350                          assign s124 = s156 | (~hready &amp; s123);
120351                          always @(posedge clk or negedge reset_n) begin
120352                              if (!reset_n) begin
120353                                  s123 &lt;= 1'b0;
120354                              end
120355                              else begin
120356                                  s123 &lt;= s124;
120357                              end
120358                          end
120359                  
120360                          always @(posedge clk or negedge reset_n) begin
120361                              if (!reset_n) begin
120362                                  s159 &lt;= 1'b0;
120363                                  s160 &lt;= 1'b0;
120364                                  s157 &lt;= 1'b0;
120365                              end
120366                              else begin
120367                                  s159 &lt;= s155;
120368                                  s160 &lt;= s158;
120369                                  s157 &lt;= s156;
120370                              end
120371                          end
120372                  
120373                          assign hreadyout = (s119 == IDLE);
120374                          assign s6 = s122;
120375                          assign hresp = 2'b0;
120376                          assign req_valid = s159 | s160;
120377                          assign req_hit_dep = s153;
120378                          assign dep_delay_wr = s151;
120379                          assign req_wr = s160;
120380                          assign req_addr = s116;
120381                          assign req_region_sel = {s129,s131,s133,s135,s137,s139,s141,s143};
120382                          assign wr_data = s7;
120383                      end
120384                  endgenerate
120385                  generate
120386                      if ((PLIC_BUS == &quot;ahb&quot;) &amp;&amp; (DATA_WIDTH == 32)) begin:gen_ahb_data32
120387                          assign hrdata = s6;
120388                          assign s7 = hwdata;
120389                      end
120390                      else if ((PLIC_BUS == &quot;ahb&quot;) &amp;&amp; (DATA_WIDTH == 64)) begin:gen_ahb_data64
120391                          assign hrdata = {s6,s6};
120392                          assign s7 = req_addr[2] ? hwdata[63:32] : hwdata[31:0];
120393                      end
120394                  endgenerate
120395                  generate
120396                      if (PLIC_BUS == &quot;axi&quot;) begin:gen_unused_ahb_output
120397                          assign hreadyout = 1'b0;
120398                          assign hrdata = {DATA_WIDTH{1'b0}};
120399                          assign hresp = 2'b0;
120400                          assign s6 = 32'b0;
120401                          assign s7 = 32'b0;
120402                      end
120403                  endgenerate
120404                  generate
120405                      if (PLIC_BUS == &quot;ahb&quot;) begin:gen_unused_axi_output
120406                          assign awready = 1'b0;
120407                          assign arready = 1'b0;
120408                          assign wready = 1'b0;
120409                          assign bid = 4'b0;
120410                          assign bresp = 2'b0;
120411                          assign bvalid = 1'b0;
120412                          assign rid = 4'b0;
120413                          assign rdata = {DATA_WIDTH{1'b0}};
120414                          assign rresp = 2'b0;
120415                          assign rlast = 1'b0;
120416                          assign rvalid = 1'b0;
120417                      end
120418                  endgenerate
120419                  function  [7:0] addr_predecode;
120420                  input [21:2] addr;
120421                  reg [7:0] s127;
120422                  begin
120423     1/1              s127[BIT_REGION_SOURCE_PRIORITY] = (addr[21:12] == SOURCE_PRIORITY_REGION_BASE) &amp; (addr[11:2] &lt;= INT_NUM[9:0]);
120424     1/1              s127[BIT_REGION_INTERRUPT_PENDING] = (addr[21:7] == INTERRUPT_PENDING_REGION_BASE) &amp; (addr[6:2] &lt;= TARGET_ENABLE_WORD_NUM[4:0]);
120425     1/1              s127[BIT_REGION_TARGET_ENABLE] = (addr[21:11] == TARGET_ENABLE_REGION_BASE) &amp; (addr[10:7] &lt;= INTERNAL_TARGET_NUM[3:0]) &amp; (addr[6:2] &lt;= TARGET_ENABLE_WORD_NUM[4:0]);
120426     1/1              s127[BIT_REGION_TARGET_THRESHOLD] = (addr[21:16] == TARGET_THRESHOLD_REGION_BASE) &amp; (addr[15:12] &lt;= INTERNAL_TARGET_NUM[3:0]) &amp; (addr[11:6] == 6'h0) &amp; (addr[5:3] == 3'b0);
120427     1/1              s127[BIT_REGION_PREEMPTIVE_STACK] = (addr[21:16] == TARGET_THRESHOLD_REGION_BASE) &amp; (addr[15:12] &lt;= INTERNAL_TARGET_NUM[3:0]) &amp; (addr[11:6] == 6'h10) &amp; (addr[5] == 1'b0) &amp; (addr[4:2] &lt;= PREEMPTED_WORD_NUM[2:0]);
120428     1/1              s127[BIT_REGION_FEATURE] = (addr[21:2] == FEATURE_BASE);
120429     1/1              s127[BIT_REGION_TRIGGER_TYPE] = (addr[21:7] == TRIGGER_TYPE_BASE);
120430     1/1              s127[BIT_REGION_CONFIG] = (addr[21:3] == CONFIG_BASE);
120431     1/1              addr_predecode = s127;
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod225.html" >nceplic100_busif</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">Conditions</td><td>34</td><td>30</td><td>88.24</td></tr>
<tr class="s8"><td class="lf">Logical</td><td>34</td><td>30</td><td>88.24</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       119838
 EXPRESSION (gen_axi_plic.s31 ? awaddr[21:2] : araddr[21:2])
             --------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       119839
 EXPRESSION (gen_axi_plic.s31 ? awid : arid)
             --------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       119840
 EXPRESSION (gen_axi_plic.s31 ? gen_axi_plic.s10 : gen_axi_plic.s8)
             --------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       119841
 EXPRESSION (gen_axi_plic.s31 ? gen_axi_plic.s11 : gen_axi_plic.s9)
             --------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       119842
 EXPRESSION (gen_axi_plic.s31 ? awlen : arlen)
             --------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       119926
 EXPRESSION (gen_axi_plic.s52 ? gen_axi_plic.s77 : gen_axi_plic.s66)
             --------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       119927
 EXPRESSION (gen_axi_plic.s52 ? gen_axi_plic.s79 : gen_axi_plic.s68)
             --------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       119928
 EXPRESSION (gen_axi_plic.s52 ? gen_axi_plic.s84 : gen_axi_plic.s73)
             --------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       119929
 EXPRESSION (gen_axi_plic.s52 ? gen_axi_plic.s78 : gen_axi_plic.s67)
             --------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       119931
 EXPRESSION (gen_axi_plic.s62 ? SLVERR : OKAY)
             --------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       119983
 EXPRESSION (gen_axi_plic.s75 ? gen_axi_plic.s65 : gen_axi_plic.s59)
             --------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       120024
 EXPRESSION (gen_axi_plic.s86 ? gen_axi_plic.s65 : gen_axi_plic.s59)
             --------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       120044
 EXPRESSION (gen_axi_plic.s90 ? SLVERR : OKAY)
             --------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       120158
 EXPRESSION (gen_axi_wr_data_64.s113 ? s1[63:32] : s1[31:0])
             -----------1-----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       120159
 EXPRESSION (gen_axi_wr_data_64.s113 ? s2[7:4] : s2[3:0])
             -----------1-----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       120160
 EXPRESSION (gen_axi_wr_data_64.s113 ? ({s4[21:3], 1'b1}) : s4)
             -----------1-----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       120161
 EXPRESSION (((~req_wr)) ? s4 : gen_axi_wr_data_64.s114)
             -----1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod225.html" >nceplic100_busif</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">56</td>
<td class="rt">17</td>
<td class="rt">30.36 </td>
</tr><tr class="s3">
<td>Total Bits</td>
<td class="rt">1092</td>
<td class="rt">422</td>
<td class="rt">38.64 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 0->1</td>
<td class="rt">546</td>
<td class="rt">211</td>
<td class="rt">38.64 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 1->0</td>
<td class="rt">546</td>
<td class="rt">211</td>
<td class="rt">38.64 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">56</td>
<td class="rt">17</td>
<td class="rt">30.36 </td>
</tr><tr class="s3">
<td>Port Bits</td>
<td class="rt">1092</td>
<td class="rt">422</td>
<td class="rt">38.64 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 0->1</td>
<td class="rt">546</td>
<td class="rt">211</td>
<td class="rt">38.64 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 1->0</td>
<td class="rt">546</td>
<td class="rt">211</td>
<td class="rt">38.64 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>awid[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>awaddr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>awaddr[7:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>awaddr[11:8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>awaddr[13:12]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>awaddr[20:14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>awaddr[21]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>awaddr[31:22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>awlen[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>awsize[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>awburst[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>awlock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>awcache[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>awprot[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>awvalid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>awready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>arid[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>araddr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>araddr[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>araddr[6:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>araddr[7]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>araddr[11:8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>araddr[13:12]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>araddr[20:14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>araddr[21]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>araddr[31:22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>arlen[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>arsize[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>arburst[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>arlock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>arcache[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>arprot[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>arvalid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>arready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>wdata[36:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wdata[63:37]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wstrb[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wlast</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wvalid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>bid[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>bresp[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>bvalid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>bready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rid[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rdata[30:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rdata[31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rdata[62:32]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rdata[63]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rresp[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rlast</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rvalid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>htrans[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>hsize[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>hburst[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>haddr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>hsel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>hwrite</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>hwdata[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>hready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>hreadyout</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>hrdata[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>hresp[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>req_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>req_hit_dep</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dep_delay_wr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>req_wr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>req_addr[7:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>req_addr[11:8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>req_addr[13:12]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>req_addr[20:14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>req_addr[21]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>req_region_sel[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>req_region_sel[5:4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>req_region_sel[6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>req_region_sel[7]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rd_data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod225.html" >nceplic100_busif</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Branches</td>
<td></td>
<td class="rt">81</td>
<td class="rt">77</td>
<td class="rt">95.06 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">119838</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">119839</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">119840</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">119841</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">119842</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">119926</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">119927</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">119928</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">119929</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">119931</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">119983</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">120024</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">120044</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">120158</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">120159</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">120160</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">120161</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">119878</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">119935</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">119944</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">119956</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">119965</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">119976</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">119985</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">119997</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">120006</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">120017</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">120026</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">120066</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">120077</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">120089</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">120098</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">120107</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">120119</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">120128</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
119838             assign s12 = s31 ? awaddr[21:2] : araddr[21:2];
                                    <font color = "green">-1-</font>  
                                    <font color = "green">==></font>  
                                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
119839             assign s13 = s31 ? awid : arid;
                                    <font color = "green">-1-</font>  
                                    <font color = "green">==></font>  
                                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
119840             assign s15 = s31 ? s10 : s8;
                                    <font color = "green">-1-</font>  
                                    <font color = "green">==></font>  
                                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
119841             assign s16 = s31 ? s11 : s9;
                                    <font color = "green">-1-</font>  
                                    <font color = "green">==></font>  
                                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
119842             assign s17 = s31 ? awlen : arlen;
                                    <font color = "green">-1-</font>  
                                    <font color = "green">==></font>  
                                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
119926             assign s61 = s52 ? s77 : s66;
                                    <font color = "green">-1-</font>  
                                    <font color = "green">==></font>  
                                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
119927             assign s62 = s52 ? s79 : s68;
                                    <font color = "green">-1-</font>  
                                    <font color = "green">==></font>  
                                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
119928             assign s63 = s52 ? s84 : s73;
                                    <font color = "green">-1-</font>  
                                    <font color = "green">==></font>  
                                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
119929             assign s64 = s52 ? s78 : s67;
                                    <font color = "green">-1-</font>  
                                    <font color = "green">==></font>  
                                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
119931             assign rresp = s62 ? SLVERR : OKAY;
                                      <font color = "red">-1-</font>  
                                      <font color = "red">==></font>  
                                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
119983             assign s74 = s75 ? s65 : s59;
                                    <font color = "red">-1-</font>  
                                    <font color = "red">==></font>  
                                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120024             assign s85 = s86 ? s65 : s59;
                                    <font color = "red">-1-</font>  
                                    <font color = "red">==></font>  
                                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120044             assign bresp = s90 ? SLVERR : OKAY;
                                      <font color = "red">-1-</font>  
                                      <font color = "red">==></font>  
                                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120158             assign wr_data = s113 ? s1[63:32] : s1[31:0];
                                         <font color = "green">-1-</font>  
                                         <font color = "green">==></font>  
                                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120159             assign s5 = s113 ? s2[7:4] : s2[3:0];
                                    <font color = "green">-1-</font>  
                                    <font color = "green">==></font>  
                                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120160             assign s114 = s113 ? {s4[21:3],1'b1} : s4;
                                      <font color = "green">-1-</font>  
                                      <font color = "green">==></font>  
                                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120161             assign req_addr = ~req_wr ? s4 : s114;
                                             <font color = "green">-1-</font>  
                                             <font color = "green">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
119878                 if (!reset_n) begin
                       <font color = "green">-1-</font>  
119879                     s32 <= 1'b0;
           <font color = "green">                ==></font>
119880                 end
119881                 else begin
119882                     s32 <= s35;
           <font color = "green">                ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
119935                 if (!reset_n) begin
                       <font color = "green">-1-</font>  
119936                     s52 <= 1'b0;
           <font color = "green">                ==></font>
119937                 end
119938                 else if (s55) begin
                            <font color = "green">-2-</font>  
119939                     s52 <= ~s52;
           <font color = "green">                ==></font>
119940                 end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
119944                 if (!reset_n) begin
                       <font color = "green">-1-</font>  
119945                     s53 <= 1'b0;
           <font color = "green">                ==></font>
119946                 end
119947                 else if (s54) begin
                            <font color = "green">-2-</font>  
119948                     s53 <= ~s53;
           <font color = "green">                ==></font>
119949                 end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
119956                 if (!reset_n) begin
                       <font color = "green">-1-</font>  
119957                     s69 <= 1'b0;
           <font color = "green">                ==></font>
119958                 end
119959                 else begin
119960                     s69 <= s72;
           <font color = "green">                ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
119965                 if (!reset_n) begin
                       <font color = "green">-1-</font>  
119966                     s66 <= {ID_WIDTH{1'b0}};
           <font color = "green">                ==></font>
119967                     s68 <= 1'b0;
119968                 end
119969                 else if (s70) begin
                            <font color = "green">-2-</font>  
119970                     s66 <= s56;
           <font color = "green">                ==></font>
119971                     s68 <= s58;
119972                 end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
119976                 if (s70) begin
                       <font color = "green">-1-</font>  
119977                     s67 <= s57;
           <font color = "green">                ==></font>
119978                 end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
119985                 if (!reset_n) begin
                       <font color = "green">-1-</font>  
119986                     s73 <= 8'b0;
           <font color = "green">                ==></font>
119987                 end
119988                 else if (s76) begin
                            <font color = "green">-2-</font>  
119989                     s73 <= s74;
           <font color = "green">                ==></font>
119990                 end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
119997                 if (!reset_n) begin
                       <font color = "green">-1-</font>  
119998                     s80 <= 1'b0;
           <font color = "green">                ==></font>
119999                 end
120000                 else begin
120001                     s80 <= s83;
           <font color = "green">                ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120006                 if (!reset_n) begin
                       <font color = "green">-1-</font>  
120007                     s77 <= {ID_WIDTH{1'b0}};
           <font color = "green">                ==></font>
120008                     s79 <= 1'b0;
120009                 end
120010                 else if (s81) begin
                            <font color = "green">-2-</font>  
120011                     s77 <= s56;
           <font color = "green">                ==></font>
120012                     s79 <= s58;
120013                 end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120017                 if (s81) begin
                       <font color = "green">-1-</font>  
120018                     s78 <= s57;
           <font color = "green">                ==></font>
120019                 end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120026                 if (!reset_n) begin
                       <font color = "green">-1-</font>  
120027                     s84 <= 8'b0;
           <font color = "green">                ==></font>
120028                 end
120029                 else if (s87) begin
                            <font color = "green">-2-</font>  
120030                     s84 <= s85;
           <font color = "green">                ==></font>
120031                 end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120066                 if (!reset_n) begin
                       <font color = "green">-1-</font>  
120067                     s109 <= 1'b0;
           <font color = "green">                ==></font>
120068                 end
120069                 else if (s110) begin
                            <font color = "green">-2-</font>  
120070                     s109 <= ~s109;
           <font color = "green">                ==></font>
120071                 end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120077                 if (!reset_n) begin
                       <font color = "green">-1-</font>  
120078                     s100[0] <= 1'b0;
           <font color = "green">                ==></font>
120079                 end
120080                 else if (s101) begin
                            <font color = "green">-2-</font>  
120081                     s100[0] <= 1'b1;
           <font color = "green">                ==></font>
120082                 end
120083                 else begin
120084                     s100[0] <= 1'b0;
           <font color = "green">                ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120089                 if (!reset_n) begin
                       <font color = "green">-1-</font>  
120090                     s100[1] <= 1'b0;
           <font color = "green">                ==></font>
120091                 end
120092                 else if (s102) begin
                            <font color = "green">-2-</font>  
120093                     s100[1] <= s100[0];
           <font color = "green">                ==></font>
120094                 end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120098                 if (s101) begin
                       <font color = "green">-1-</font>  
120099                     s99 <= s111;
           <font color = "green">                ==></font>
120100                     s103 <= s36;
120101                 end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120107                 if (!reset_n) begin
                       <font color = "green">-1-</font>  
120108                     s105[0] <= 1'b0;
           <font color = "green">                ==></font>
120109                 end
120110                 else if (s106) begin
                            <font color = "green">-2-</font>  
120111                     s105[0] <= 1'b1;
           <font color = "green">                ==></font>
120112                 end
120113                 else begin
120114                     s105[0] <= 1'b0;
           <font color = "green">                ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120119                 if (!reset_n) begin
                       <font color = "green">-1-</font>  
120120                     s105[1] <= 1'b0;
           <font color = "green">                ==></font>
120121                 end
120122                 else if (s107) begin
                            <font color = "green">-2-</font>  
120123                     s105[1] <= s105[0];
           <font color = "green">                ==></font>
120124                 end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120128                 if (s106) begin
                       <font color = "green">-1-</font>  
120129                     s104 <= s111;
           <font color = "green">                ==></font>
120130                     s108 <= s36;
120131                 end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_12193'>
<a name="inst_tag_12193_Line"></a>
<b>Line Coverage for Instance : <a href="mod225.html#inst_tag_12193" >gemini_tb.DUT.soc_ss_inst.acpu.u_plic_sw.nceplic100_busif</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>78</td><td>59</td><td>75.64</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>119878</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>119935</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>119944</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>119956</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>119965</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>119976</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>119985</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>119997</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>120006</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>120017</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>120026</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>120066</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>120077</td><td>5</td><td>4</td><td>80.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>120089</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s3"><td class="lf">ALWAYS</td><td>120098</td><td>3</td><td>1</td><td>33.33</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>120107</td><td>5</td><td>4</td><td>80.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>120119</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s3"><td class="lf">ALWAYS</td><td>120128</td><td>3</td><td>1</td><td>33.33</td></tr>
<tr class="s10"><td class="lf">ROUTINE</td><td>120423</td><td>9</td><td>9</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
119877                          always @(posedge clk or negedge reset_n) begin
119878     1/1                      if (!reset_n) begin
119879     1/1                          s32 &lt;= 1'b0;
119880                              end
119881                              else begin
119882     1/1                          s32 &lt;= s35;
119883                              end
119884                          end
119885                  
119886                          assign s37 = ~s25 &amp; s24[BIT_REGION_TARGET_THRESHOLD] &amp; s23 &amp; (s21[5:2] == 4'h1);
119887                          assign s36 = ~s25 &amp; s24[BIT_REGION_TARGET_THRESHOLD] &amp; ~s23 &amp; (s21[5:2] == 4'h1);
119888                          assign s38 = ~s25 &amp; s24[BIT_REGION_PREEMPTIVE_STACK] &amp; s23;
119889                          assign s40 = s37 &amp; ((s102 &amp; (s21[15:12] == s99)) | (s107 &amp; (s21[15:12] == s104)));
119890                          assign s39 = s36 &amp; ((s102 &amp; s103) | (s107 &amp; s108));
119891                          assign s41 = wvalid &amp; wlast &amp; wready;
119892                          assign s42 = s27 &amp; s43 &amp; s23 &amp; ~s40 &amp; ~s91;
119893                          assign s43 = ~s45;
119894                          assign s46 = s51[AXI_W_CH_FIFO_WDATA_MSB:AXI_W_CH_FIFO_WDATA_LSB];
119895                          assign s47 = s51[AXI_W_CH_FIFO_BYTE_WEN_MSB:AXI_W_CH_FIFO_BYTE_WEN_LSB];
119896                          assign s48 = wdata;
119897                          assign s49 = wstrb;
119898                          assign wready = ~s44;
119899                          assign s50[AXI_W_CH_FIFO_WDATA_MSB:AXI_W_CH_FIFO_WDATA_LSB] = s48;
119900                          assign s50[AXI_W_CH_FIFO_BYTE_WEN_MSB:AXI_W_CH_FIFO_BYTE_WEN_LSB] = s49;
119901                          nds_sync_fifo_ll #(
119902                              .DATA_WIDTH(AXI_W_CH_FIFO_WIDTH),
119903                              .FIFO_DEPTH(AXI_W_CH_FIFO_DEPTH),
119904                              .POINTER_INDEX_WIDTH(AXI_W_CH_FIFO_POINTER_INDEX_WIDTH)
119905                          ) w_ch_fifo (
119906                              .w_reset_n(reset_n),
119907                              .r_reset_n(reset_n),
119908                              .w_clk(clk),
119909                              .r_clk(clk),
119910                              .wr(s41),
119911                              .wr_data(s50),
119912                              .rd(s42),
119913                              .rd_data(s51),
119914                              .w_clk_empty(),
119915                              .empty(s45),
119916                              .full(s44)
119917                          );
119918                          assign s54 = s27 &amp; ~s23 &amp; ~s60 &amp; ~s39;
119919                          assign s55 = rvalid &amp; rlast &amp; rready;
119920                          assign s60 = s69 &amp; s80;
119921                          assign s56 = s22;
119922                          assign s57 = rd_data;
119923                          assign s58 = s25;
119924                          assign s59 = s26;
119925                          assign s65 = s63 - 8'b0000_0001;
119926                          assign s61 = s52 ? s77 : s66;
119927                          assign s62 = s52 ? s79 : s68;
119928                          assign s63 = s52 ? s84 : s73;
119929                          assign s64 = s52 ? s78 : s67;
119930                          assign rvalid = s69 | s80;
119931                          assign rresp = s62 ? SLVERR : OKAY;
119932                          assign rlast = rvalid &amp; (s63 == 8'b0);
119933                          assign rid = s61;
119934                          always @(posedge clk or negedge reset_n) begin
119935     1/1                      if (!reset_n) begin
119936     1/1                          s52 &lt;= 1'b0;
119937                              end
119938     1/1                      else if (s55) begin
119939     <font color = "red">0/1     ==>                  s52 &lt;= ~s52;</font>
119940                              end
                        MISSING_ELSE
119941                          end
119942                  
119943                          always @(posedge clk or negedge reset_n) begin
119944     1/1                      if (!reset_n) begin
119945     1/1                          s53 &lt;= 1'b0;
119946                              end
119947     1/1                      else if (s54) begin
119948     <font color = "red">0/1     ==>                  s53 &lt;= ~s53;</font>
119949                              end
                        MISSING_ELSE
119950                          end
119951                  
119952                          assign s70 = s54 &amp; ~s53;
119953                          assign s71 = s55 &amp; ~s52;
119954                          assign s72 = s70 | (s69 &amp; ~s71);
119955                          always @(posedge clk or negedge reset_n) begin
119956     1/1                      if (!reset_n) begin
119957     1/1                          s69 &lt;= 1'b0;
119958                              end
119959                              else begin
119960     1/1                          s69 &lt;= s72;
119961                              end
119962                          end
119963                  
119964                          always @(posedge clk or negedge reset_n) begin
119965     1/1                      if (!reset_n) begin
119966     1/1                          s66 &lt;= {ID_WIDTH{1'b0}};
119967     1/1                          s68 &lt;= 1'b0;
119968                              end
119969     1/1                      else if (s70) begin
119970     <font color = "red">0/1     ==>                  s66 &lt;= s56;</font>
119971     <font color = "red">0/1     ==>                  s68 &lt;= s58;</font>
119972                              end
                        MISSING_ELSE
119973                          end
119974                  
119975                          always @(posedge clk) begin
119976     1/1                      if (s70) begin
119977     <font color = "red">0/1     ==>                  s67 &lt;= s57;</font>
119978                              end
                        MISSING_ELSE
119979                          end
119980                  
119981                          assign s75 = rvalid &amp; rready &amp; ~rlast &amp; ~s52;
119982                          assign s76 = s75 | s70;
119983                          assign s74 = s75 ? s65 : s59;
119984                          always @(posedge clk or negedge reset_n) begin
119985     1/1                      if (!reset_n) begin
119986     1/1                          s73 &lt;= 8'b0;
119987                              end
119988     1/1                      else if (s76) begin
119989     <font color = "red">0/1     ==>                  s73 &lt;= s74;</font>
119990                              end
                        MISSING_ELSE
119991                          end
119992                  
119993                          assign s81 = s54 &amp; s53;
119994                          assign s82 = s55 &amp; s52;
119995                          assign s83 = s81 | (s80 &amp; ~s82);
119996                          always @(posedge clk or negedge reset_n) begin
119997     1/1                      if (!reset_n) begin
119998     1/1                          s80 &lt;= 1'b0;
119999                              end
120000                              else begin
120001     1/1                          s80 &lt;= s83;
120002                              end
120003                          end
120004                  
120005                          always @(posedge clk or negedge reset_n) begin
120006     1/1                      if (!reset_n) begin
120007     1/1                          s77 &lt;= {ID_WIDTH{1'b0}};
120008     1/1                          s79 &lt;= 1'b0;
120009                              end
120010     1/1                      else if (s81) begin
120011     <font color = "red">0/1     ==>                  s77 &lt;= s56;</font>
120012     <font color = "red">0/1     ==>                  s79 &lt;= s58;</font>
120013                              end
                        MISSING_ELSE
120014                          end
120015                  
120016                          always @(posedge clk) begin
120017     1/1                      if (s81) begin
120018     <font color = "red">0/1     ==>                  s78 &lt;= s57;</font>
120019                              end
                        MISSING_ELSE
120020                          end
120021                  
120022                          assign s86 = rvalid &amp; rready &amp; ~rlast &amp; s52;
120023                          assign s87 = s86 | s81;
120024                          assign s85 = s86 ? s65 : s59;
120025                          always @(posedge clk or negedge reset_n) begin
120026     1/1                      if (!reset_n) begin
120027     1/1                          s84 &lt;= 8'b0;
120028                              end
120029     1/1                      else if (s87) begin
120030     <font color = "red">0/1     ==>                  s84 &lt;= s85;</font>
120031                              end
                        MISSING_ELSE
120032                          end
120033                  
120034                          assign s95 = s27 &amp; s43 &amp; s23 &amp; ~s40 &amp; ~s91;
120035                          assign s96 = bvalid &amp; bready;
120036                          assign s93 = s22;
120037                          assign s94 = s25 | s3;
120038                          assign s97[AXI_B_CH_FIFO_ID_MSB:AXI_B_CH_FIFO_ID_LSB] = s93;
120039                          assign s97[AXI_B_CH_FIFO_SLVERR_BIT] = s94;
120040                          assign s89 = s98[AXI_B_CH_FIFO_ID_MSB:AXI_B_CH_FIFO_ID_LSB];
120041                          assign s90 = s98[AXI_B_CH_FIFO_SLVERR_BIT];
120042                          assign s88 = ~s92;
120043                          assign bvalid = s88;
120044                          assign bresp = s90 ? SLVERR : OKAY;
120045                          assign bid = s89;
120046                          nds_sync_fifo_ll #(
120047                              .DATA_WIDTH(AXI_B_CH_FIFO_WIDTH),
120048                              .FIFO_DEPTH(AXI_B_CH_FIFO_DEPTH),
120049                              .POINTER_INDEX_WIDTH(AXI_B_CH_FIFO_POINTER_INDEX_WIDTH)
120050                          ) b_ch_fifo (
120051                              .w_reset_n(reset_n),
120052                              .r_reset_n(reset_n),
120053                              .w_clk(clk),
120054                              .r_clk(clk),
120055                              .wr(s95),
120056                              .wr_data(s97),
120057                              .rd(s96),
120058                              .rd_data(s98),
120059                              .w_clk_empty(),
120060                              .empty(s92),
120061                              .full(s91)
120062                          );
120063                          assign s110 = req_valid &amp; (s37 | s36 | s38);
120064                          assign s111 = s21[15:12];
120065                          always @(posedge clk or negedge reset_n) begin
120066     1/1                      if (!reset_n) begin
120067     1/1                          s109 &lt;= 1'b0;
120068                              end
120069     1/1                      else if (s110) begin
120070     <font color = "red">0/1     ==>                  s109 &lt;= ~s109;</font>
120071                              end
                        MISSING_ELSE
120072                          end
120073                  
120074                          assign s101 = s110 &amp; ~s109;
120075                          assign s102 = |s100;
120076                          always @(posedge clk or negedge reset_n) begin
120077     1/1                      if (!reset_n) begin
120078     1/1                          s100[0] &lt;= 1'b0;
120079                              end
120080     1/1                      else if (s101) begin
120081     <font color = "red">0/1     ==>                  s100[0] &lt;= 1'b1;</font>
120082                              end
120083                              else begin
120084     1/1                          s100[0] &lt;= 1'b0;
120085                              end
120086                          end
120087                  
120088                          always @(posedge clk or negedge reset_n) begin
120089     1/1                      if (!reset_n) begin
120090     1/1                          s100[1] &lt;= 1'b0;
120091                              end
120092     1/1                      else if (s102) begin
120093     <font color = "red">0/1     ==>                  s100[1] &lt;= s100[0];</font>
120094                              end
                        MISSING_ELSE
120095                          end
120096                  
120097                          always @(posedge clk) begin
120098     1/1                      if (s101) begin
120099     <font color = "red">0/1     ==>                  s99 &lt;= s111;</font>
120100     <font color = "red">0/1     ==>                  s103 &lt;= s36;</font>
120101                              end
                        MISSING_ELSE
120102                          end
120103                  
120104                          assign s106 = s110 &amp; s109;
120105                          assign s107 = |s105;
120106                          always @(posedge clk or negedge reset_n) begin
120107     1/1                      if (!reset_n) begin
120108     1/1                          s105[0] &lt;= 1'b0;
120109                              end
120110     1/1                      else if (s106) begin
120111     <font color = "red">0/1     ==>                  s105[0] &lt;= 1'b1;</font>
120112                              end
120113                              else begin
120114     1/1                          s105[0] &lt;= 1'b0;
120115                              end
120116                          end
120117                  
120118                          always @(posedge clk or negedge reset_n) begin
120119     1/1                      if (!reset_n) begin
120120     1/1                          s105[1] &lt;= 1'b0;
120121                              end
120122     1/1                      else if (s107) begin
120123     <font color = "red">0/1     ==>                  s105[1] &lt;= s105[0];</font>
120124                              end
                        MISSING_ELSE
120125                          end
120126                  
120127                          always @(posedge clk) begin
120128     1/1                      if (s106) begin
120129     <font color = "red">0/1     ==>                  s104 &lt;= s111;</font>
120130     <font color = "red">0/1     ==>                  s108 &lt;= s36;</font>
120131                              end
                        MISSING_ELSE
120132                          end
120133                  
120134                          assign s0 = s64;
120135                          assign s1 = s46;
120136                          assign s2 = s47;
120137                          assign s4 = s21;
120138                          assign req_valid = s27 &amp; ~s25 &amp; ~s40 &amp; ~s39 &amp; ((~s60 &amp; ~s23) | (~s91 &amp; s23 &amp; s43 &amp; s112));
120139                          assign req_wr = s23;
120140                          assign s112 = (s5 == 4'hF) &amp; ~s3;
120141                          assign req_region_sel = s24;
120142                          assign dep_delay_wr = 1'b0;
120143                          assign req_hit_dep = 1'b0;
120144                      end
120145                  endgenerate
120146                  generate
120147                      if ((PLIC_BUS == &quot;axi&quot;) &amp;&amp; (DATA_WIDTH == 32)) begin:gen_axi_wr_data_32
120148                          assign wr_data = s1;
120149                          assign s5 = s2;
120150                          assign req_addr = s4;
120151                          assign s3 = (s2 != 4'hF) &amp; (s2 != 4'h0);
120152                      end
120153                      else if ((PLIC_BUS == &quot;axi&quot;) &amp;&amp; (DATA_WIDTH == 64)) begin:gen_axi_wr_data_64
120154                          wire s113;
120155                          wire [21:2] s114;
120156                          wire s115;
120157                          assign s113 = (s2[7:4] == 4'hF);
120158                          assign wr_data = s113 ? s1[63:32] : s1[31:0];
120159                          assign s5 = s113 ? s2[7:4] : s2[3:0];
120160                          assign s114 = s113 ? {s4[21:3],1'b1} : s4;
120161                          assign req_addr = ~req_wr ? s4 : s114;
120162                          assign s115 = ~((s2 == 8'h0F) | (s2 == 8'hF0) | (s2 == 8'h00)) | (s4[2] &amp; (s2 == 8'h0F));
120163                          assign s3 = s115;
120164                      end
120165                      else begin:gen_unused_axi_wr_data
120166                          assign s5 = 4'b0;
120167                          assign s0 = 32'b0;
120168                          assign s1 = {DATA_WIDTH{1'b0}};
120169                          assign s2 = {(DATA_WIDTH / 8){1'b0}};
120170                          assign s4 = 20'b0;
120171                          assign s3 = 1'b0;
120172                      end
120173                  endgenerate
120174                  generate
120175                      if ((PLIC_BUS == &quot;axi&quot;) &amp;&amp; (DATA_WIDTH == 32)) begin:gen_axi_rdata32
120176                          assign rdata = s0;
120177                      end
120178                      else if ((PLIC_BUS == &quot;axi&quot;) &amp;&amp; (DATA_WIDTH == 64)) begin:gen_axi_rdata64
120179                          assign rdata = {s0,s0};
120180                      end
120181                  endgenerate
120182                  generate
120183                      if (PLIC_BUS == &quot;ahb&quot;) begin:gen_ahb_plic
120184                          reg [21:2] s116;
120185                          reg s117;
120186                          reg [1:0] s118;
120187                          reg [1:0] s119;
120188                          reg [3:0] s120;
120189                          reg s121;
120190                          reg [31:0] s122;
120191                          reg s123;
120192                          wire s124;
120193                          wire s125 = hsel &amp; htrans[1] &amp; (hsize == 3'b010);
120194                          wire s126 = s125 &amp; hready &amp; (s119 == IDLE);
120195                          wire [7:0] s127 = addr_predecode(haddr[21:2]);
120196                          wire s128 = s127[BIT_REGION_SOURCE_PRIORITY];
120197                          reg s129;
120198                          wire s130 = s127[BIT_REGION_INTERRUPT_PENDING];
120199                          reg s131;
120200                          wire s132 = s127[BIT_REGION_TARGET_ENABLE];
120201                          reg s133;
120202                          wire s134 = s127[BIT_REGION_TARGET_THRESHOLD];
120203                          reg s135;
120204                          wire s136 = s127[BIT_REGION_PREEMPTIVE_STACK];
120205                          reg s137;
120206                          wire s138 = s127[BIT_REGION_FEATURE];
120207                          reg s139;
120208                          wire s140 = s127[BIT_REGION_TRIGGER_TYPE];
120209                          reg s141;
120210                          wire s142 = s127[BIT_REGION_CONFIG];
120211                          reg s143;
120212                          wire s144 = s128 | s130 | s132 | s134 | s140 | (s142 &amp; ~hwrite) | s136;
120213                          wire s145 = s144 &amp; ~hwrite;
120214                          wire s146 = s144 &amp; hwrite;
120215                          wire s147 = (s119 == IDLE) &amp; (s116[21:2] == haddr[21:2]) &amp; hwrite &amp; ~s117 &amp; (s116[5:2] == 4'b1) &amp; s134 &amp; s126;
120216                          wire s148 = (s119 == IDLE) &amp; (s116[21:2] == haddr[21:2]) &amp; hwrite &amp; s117 &amp; (s116[5:2] == 4'b1) &amp; s134 &amp; s126;
120217                          wire s149 = (s119 == IDLE) &amp; (s116[15:12] == haddr[15:12]) &amp; hwrite &amp; s117 &amp; s137 &amp; s134 &amp; s126;
120218                          wire s150 = (s119 == IDLE) &amp; (s120[3:0] == haddr[15:12]) &amp; hwrite &amp; s121 &amp; s134 &amp; s126 &amp; ~s149 &amp; ~s148 &amp; ~s147;
120219                          wire s151;
120220                          wire s152;
120221                          reg s153;
120222                          reg [1:0] s154;
120223                          wire s155 = s126 &amp; s145;
120224                          wire s156 = s126 &amp; ~hwrite;
120225                          reg s157;
120226                          wire s158 = s126 &amp; s146;
120227                          reg s159;
120228                          reg s160;
120229                          wire s161 = s137 &amp; s160;
120230                          wire s162 = s123 &amp; s125 &amp; ~hwrite;
120231                          always @(posedge clk or negedge reset_n) begin
120232                              if (!reset_n) begin
120233                                  s120 &lt;= 4'b0;
120234                              end
120235                              else if (s161) begin
120236                                  s120 &lt;= s116[15:12];
120237                              end
120238                          end
120239                  
120240                          always @(posedge clk or negedge reset_n) begin
120241                              if (!reset_n) begin
120242                                  s121 &lt;= 1'b0;
120243                              end
120244                              else begin
120245                                  s121 &lt;= s161;
120246                              end
120247                          end
120248                  
120249                          always @(posedge clk or negedge reset_n) begin
120250                              if (!reset_n) begin
120251                                  s154 &lt;= 2'b0;
120252                              end
120253                              else begin
120254                                  s154 &lt;= {s154[0],s152};
120255                              end
120256                          end
120257                  
120258                          assign s152 = (s147 &amp; (VALID_MAX_PRIORITY &gt; 31)) | s148 | s149 | s150;
120259                          assign s151 = s154[1];
120260                          always @(posedge clk or negedge reset_n) begin
120261                              if (!reset_n) begin
120262                                  s129 &lt;= 1'b0;
120263                                  s135 &lt;= 1'b0;
120264                                  s133 &lt;= 1'b0;
120265                                  s139 &lt;= 1'b0;
120266                                  s131 &lt;= 1'b0;
120267                                  s137 &lt;= 1'b0;
120268                                  s143 &lt;= 1'b0;
120269                                  s141 &lt;= 1'b0;
120270                                  s153 &lt;= 1'b0;
120271                              end
120272                              else if (s126) begin
120273                                  s129 &lt;= s128;
120274                                  s135 &lt;= s134;
120275                                  s133 &lt;= s132;
120276                                  s139 &lt;= s138;
120277                                  s131 &lt;= s130;
120278                                  s137 &lt;= s136;
120279                                  s143 &lt;= s142;
120280                                  s141 &lt;= s140;
120281                                  s153 &lt;= s152;
120282                              end
120283                          end
120284                  
120285                          always @* begin
120286                              case (s119)
120287                                  IDLE: begin
120288                                      if (s152) begin
120289                                          s118 = DEP_WAIT;
120290                                      end
120291                                      else if (s156) begin
120292                                          s118 = READ_WAIT1;
120293                                      end
120294                                      else begin
120295                                          s118 = IDLE;
120296                                      end
120297                                  end
120298                                  READ_WAIT1: begin
120299                                      if (s162) begin
120300                                          s118 = READ_WAIT2;
120301                                      end
120302                                      else begin
120303                                          s118 = IDLE;
120304                                      end
120305                                  end
120306                                  READ_WAIT2: begin
120307                                      s118 = IDLE;
120308                                  end
120309                                  DEP_WAIT: begin
120310                                      if (s151) begin
120311                                          s118 = IDLE;
120312                                      end
120313                                      else begin
120314                                          s118 = DEP_WAIT;
120315                                      end
120316                                  end
120317                                  default: s118 = 2'b0;
120318                              endcase
120319                          end
120320                  
120321                          always @(posedge clk or negedge reset_n) begin
120322                              if (!reset_n) begin
120323                                  s119 &lt;= 2'b0;
120324                              end
120325                              else begin
120326                                  s119 &lt;= s118;
120327                              end
120328                          end
120329                  
120330                          always @(posedge clk or negedge reset_n) begin
120331                              if (!reset_n) begin
120332                                  s116 &lt;= 20'b0;
120333                                  s117 &lt;= 1'b0;
120334                              end
120335                              else if (s126) begin
120336                                  s116 &lt;= haddr[21:2];
120337                                  s117 &lt;= hwrite;
120338                              end
120339                          end
120340                  
120341                          always @(posedge clk or negedge reset_n) begin
120342                              if (!reset_n) begin
120343                                  s122 &lt;= 32'b0;
120344                              end
120345                              else if (s157) begin
120346                                  s122 &lt;= rd_data;
120347                              end
120348                          end
120349                  
120350                          assign s124 = s156 | (~hready &amp; s123);
120351                          always @(posedge clk or negedge reset_n) begin
120352                              if (!reset_n) begin
120353                                  s123 &lt;= 1'b0;
120354                              end
120355                              else begin
120356                                  s123 &lt;= s124;
120357                              end
120358                          end
120359                  
120360                          always @(posedge clk or negedge reset_n) begin
120361                              if (!reset_n) begin
120362                                  s159 &lt;= 1'b0;
120363                                  s160 &lt;= 1'b0;
120364                                  s157 &lt;= 1'b0;
120365                              end
120366                              else begin
120367                                  s159 &lt;= s155;
120368                                  s160 &lt;= s158;
120369                                  s157 &lt;= s156;
120370                              end
120371                          end
120372                  
120373                          assign hreadyout = (s119 == IDLE);
120374                          assign s6 = s122;
120375                          assign hresp = 2'b0;
120376                          assign req_valid = s159 | s160;
120377                          assign req_hit_dep = s153;
120378                          assign dep_delay_wr = s151;
120379                          assign req_wr = s160;
120380                          assign req_addr = s116;
120381                          assign req_region_sel = {s129,s131,s133,s135,s137,s139,s141,s143};
120382                          assign wr_data = s7;
120383                      end
120384                  endgenerate
120385                  generate
120386                      if ((PLIC_BUS == &quot;ahb&quot;) &amp;&amp; (DATA_WIDTH == 32)) begin:gen_ahb_data32
120387                          assign hrdata = s6;
120388                          assign s7 = hwdata;
120389                      end
120390                      else if ((PLIC_BUS == &quot;ahb&quot;) &amp;&amp; (DATA_WIDTH == 64)) begin:gen_ahb_data64
120391                          assign hrdata = {s6,s6};
120392                          assign s7 = req_addr[2] ? hwdata[63:32] : hwdata[31:0];
120393                      end
120394                  endgenerate
120395                  generate
120396                      if (PLIC_BUS == &quot;axi&quot;) begin:gen_unused_ahb_output
120397                          assign hreadyout = 1'b0;
120398                          assign hrdata = {DATA_WIDTH{1'b0}};
120399                          assign hresp = 2'b0;
120400                          assign s6 = 32'b0;
120401                          assign s7 = 32'b0;
120402                      end
120403                  endgenerate
120404                  generate
120405                      if (PLIC_BUS == &quot;ahb&quot;) begin:gen_unused_axi_output
120406                          assign awready = 1'b0;
120407                          assign arready = 1'b0;
120408                          assign wready = 1'b0;
120409                          assign bid = 4'b0;
120410                          assign bresp = 2'b0;
120411                          assign bvalid = 1'b0;
120412                          assign rid = 4'b0;
120413                          assign rdata = {DATA_WIDTH{1'b0}};
120414                          assign rresp = 2'b0;
120415                          assign rlast = 1'b0;
120416                          assign rvalid = 1'b0;
120417                      end
120418                  endgenerate
120419                  function  [7:0] addr_predecode;
120420                  input [21:2] addr;
120421                  reg [7:0] s127;
120422                  begin
120423     1/1              s127[BIT_REGION_SOURCE_PRIORITY] = (addr[21:12] == SOURCE_PRIORITY_REGION_BASE) &amp; (addr[11:2] &lt;= INT_NUM[9:0]);
120424     1/1              s127[BIT_REGION_INTERRUPT_PENDING] = (addr[21:7] == INTERRUPT_PENDING_REGION_BASE) &amp; (addr[6:2] &lt;= TARGET_ENABLE_WORD_NUM[4:0]);
120425     1/1              s127[BIT_REGION_TARGET_ENABLE] = (addr[21:11] == TARGET_ENABLE_REGION_BASE) &amp; (addr[10:7] &lt;= INTERNAL_TARGET_NUM[3:0]) &amp; (addr[6:2] &lt;= TARGET_ENABLE_WORD_NUM[4:0]);
120426     1/1              s127[BIT_REGION_TARGET_THRESHOLD] = (addr[21:16] == TARGET_THRESHOLD_REGION_BASE) &amp; (addr[15:12] &lt;= INTERNAL_TARGET_NUM[3:0]) &amp; (addr[11:6] == 6'h0) &amp; (addr[5:3] == 3'b0);
120427     1/1              s127[BIT_REGION_PREEMPTIVE_STACK] = (addr[21:16] == TARGET_THRESHOLD_REGION_BASE) &amp; (addr[15:12] &lt;= INTERNAL_TARGET_NUM[3:0]) &amp; (addr[11:6] == 6'h10) &amp; (addr[5] == 1'b0) &amp; (addr[4:2] &lt;= PREEMPTED_WORD_NUM[2:0]);
120428     1/1              s127[BIT_REGION_FEATURE] = (addr[21:2] == FEATURE_BASE);
120429     1/1              s127[BIT_REGION_TRIGGER_TYPE] = (addr[21:7] == TRIGGER_TYPE_BASE);
120430     1/1              s127[BIT_REGION_CONFIG] = (addr[21:3] == CONFIG_BASE);
120431     1/1              addr_predecode = s127;
</pre>
<hr>
<a name="inst_tag_12193_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod225.html#inst_tag_12193" >gemini_tb.DUT.soc_ss_inst.acpu.u_plic_sw.nceplic100_busif</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>34</td><td>17</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>34</td><td>17</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       119838
 EXPRESSION (gen_axi_plic.s31 ? awaddr[21:2] : araddr[21:2])
             --------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       119839
 EXPRESSION (gen_axi_plic.s31 ? awid : arid)
             --------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       119840
 EXPRESSION (gen_axi_plic.s31 ? gen_axi_plic.s10 : gen_axi_plic.s8)
             --------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       119841
 EXPRESSION (gen_axi_plic.s31 ? gen_axi_plic.s11 : gen_axi_plic.s9)
             --------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       119842
 EXPRESSION (gen_axi_plic.s31 ? awlen : arlen)
             --------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       119926
 EXPRESSION (gen_axi_plic.s52 ? gen_axi_plic.s77 : gen_axi_plic.s66)
             --------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       119927
 EXPRESSION (gen_axi_plic.s52 ? gen_axi_plic.s79 : gen_axi_plic.s68)
             --------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       119928
 EXPRESSION (gen_axi_plic.s52 ? gen_axi_plic.s84 : gen_axi_plic.s73)
             --------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       119929
 EXPRESSION (gen_axi_plic.s52 ? gen_axi_plic.s78 : gen_axi_plic.s67)
             --------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       119931
 EXPRESSION (gen_axi_plic.s62 ? SLVERR : OKAY)
             --------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       119983
 EXPRESSION (gen_axi_plic.s75 ? gen_axi_plic.s65 : gen_axi_plic.s59)
             --------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       120024
 EXPRESSION (gen_axi_plic.s86 ? gen_axi_plic.s65 : gen_axi_plic.s59)
             --------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       120044
 EXPRESSION (gen_axi_plic.s90 ? SLVERR : OKAY)
             --------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       120158
 EXPRESSION (gen_axi_wr_data_64.s113 ? s1[63:32] : s1[31:0])
             -----------1-----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       120159
 EXPRESSION (gen_axi_wr_data_64.s113 ? s2[7:4] : s2[3:0])
             -----------1-----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       120160
 EXPRESSION (gen_axi_wr_data_64.s113 ? ({s4[21:3], 1'b1}) : s4)
             -----------1-----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       120161
 EXPRESSION (((~req_wr)) ? s4 : gen_axi_wr_data_64.s114)
             -----1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_12193_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod225.html#inst_tag_12193" >gemini_tb.DUT.soc_ss_inst.acpu.u_plic_sw.nceplic100_busif</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">56</td>
<td class="rt">3</td>
<td class="rt">5.36  </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">1092</td>
<td class="rt">122</td>
<td class="rt">11.17 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">546</td>
<td class="rt">61</td>
<td class="rt">11.17 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">546</td>
<td class="rt">61</td>
<td class="rt">11.17 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">56</td>
<td class="rt">3</td>
<td class="rt">5.36  </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">1092</td>
<td class="rt">122</td>
<td class="rt">11.17 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">546</td>
<td class="rt">61</td>
<td class="rt">11.17 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">546</td>
<td class="rt">61</td>
<td class="rt">11.17 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>awid[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>awaddr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>awaddr[7:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>awaddr[11:8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>awaddr[13:12]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>awaddr[20:14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>awaddr[21]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>awaddr[31:22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>awlen[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>awsize[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>awburst[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>awlock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>awcache[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>awprot[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>awvalid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>awready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>arid[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>araddr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>araddr[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>araddr[6:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>araddr[7]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>araddr[11:8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>araddr[13:12]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>araddr[20:14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>araddr[21]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>araddr[31:22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>arlen[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>arsize[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>arburst[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>arlock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>arcache[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>arprot[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>arvalid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>arready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wdata[36:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wdata[63:37]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wstrb[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wlast</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wvalid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>bid[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>bresp[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>bvalid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>bready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rid[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rdata[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rresp[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rlast</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rvalid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>htrans[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>hsize[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>hburst[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>haddr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>hsel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>hwrite</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>hwdata[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>hready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>hreadyout</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>hrdata[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>hresp[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>req_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>req_hit_dep</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dep_delay_wr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>req_wr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>req_addr[21:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>req_region_sel[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rd_data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_12193_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod225.html#inst_tag_12193" >gemini_tb.DUT.soc_ss_inst.acpu.u_plic_sw.nceplic100_busif</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">81</td>
<td class="rt">49</td>
<td class="rt">60.49 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">119838</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">119839</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">119840</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">119841</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">119842</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">119926</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">119927</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">119928</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">119929</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">119931</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">119983</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">120024</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">120044</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">120158</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">120159</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">120160</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">120161</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">119878</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">119935</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">119944</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">119956</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">119965</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">119976</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">119985</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">119997</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">120006</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">120017</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">120026</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">120066</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">120077</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">120089</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">120098</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">120107</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">120119</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">120128</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
119838             assign s12 = s31 ? awaddr[21:2] : araddr[21:2];
                                    <font color = "red">-1-</font>  
                                    <font color = "red">==></font>  
                                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
119839             assign s13 = s31 ? awid : arid;
                                    <font color = "red">-1-</font>  
                                    <font color = "red">==></font>  
                                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
119840             assign s15 = s31 ? s10 : s8;
                                    <font color = "red">-1-</font>  
                                    <font color = "red">==></font>  
                                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
119841             assign s16 = s31 ? s11 : s9;
                                    <font color = "red">-1-</font>  
                                    <font color = "red">==></font>  
                                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
119842             assign s17 = s31 ? awlen : arlen;
                                    <font color = "red">-1-</font>  
                                    <font color = "red">==></font>  
                                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
119926             assign s61 = s52 ? s77 : s66;
                                    <font color = "red">-1-</font>  
                                    <font color = "red">==></font>  
                                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
119927             assign s62 = s52 ? s79 : s68;
                                    <font color = "red">-1-</font>  
                                    <font color = "red">==></font>  
                                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
119928             assign s63 = s52 ? s84 : s73;
                                    <font color = "red">-1-</font>  
                                    <font color = "red">==></font>  
                                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
119929             assign s64 = s52 ? s78 : s67;
                                    <font color = "red">-1-</font>  
                                    <font color = "red">==></font>  
                                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
119931             assign rresp = s62 ? SLVERR : OKAY;
                                      <font color = "red">-1-</font>  
                                      <font color = "red">==></font>  
                                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
119983             assign s74 = s75 ? s65 : s59;
                                    <font color = "red">-1-</font>  
                                    <font color = "red">==></font>  
                                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120024             assign s85 = s86 ? s65 : s59;
                                    <font color = "red">-1-</font>  
                                    <font color = "red">==></font>  
                                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120044             assign bresp = s90 ? SLVERR : OKAY;
                                      <font color = "red">-1-</font>  
                                      <font color = "red">==></font>  
                                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120158             assign wr_data = s113 ? s1[63:32] : s1[31:0];
                                         <font color = "red">-1-</font>  
                                         <font color = "red">==></font>  
                                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120159             assign s5 = s113 ? s2[7:4] : s2[3:0];
                                    <font color = "red">-1-</font>  
                                    <font color = "red">==></font>  
                                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120160             assign s114 = s113 ? {s4[21:3],1'b1} : s4;
                                      <font color = "red">-1-</font>  
                                      <font color = "red">==></font>  
                                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120161             assign req_addr = ~req_wr ? s4 : s114;
                                             <font color = "red">-1-</font>  
                                             <font color = "green">==></font>  
                                             <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
119878                 if (!reset_n) begin
                       <font color = "green">-1-</font>  
119879                     s32 <= 1'b0;
           <font color = "green">                ==></font>
119880                 end
119881                 else begin
119882                     s32 <= s35;
           <font color = "green">                ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
119935                 if (!reset_n) begin
                       <font color = "green">-1-</font>  
119936                     s52 <= 1'b0;
           <font color = "green">                ==></font>
119937                 end
119938                 else if (s55) begin
                            <font color = "red">-2-</font>  
119939                     s52 <= ~s52;
           <font color = "red">                ==></font>
119940                 end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
119944                 if (!reset_n) begin
                       <font color = "green">-1-</font>  
119945                     s53 <= 1'b0;
           <font color = "green">                ==></font>
119946                 end
119947                 else if (s54) begin
                            <font color = "red">-2-</font>  
119948                     s53 <= ~s53;
           <font color = "red">                ==></font>
119949                 end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
119956                 if (!reset_n) begin
                       <font color = "green">-1-</font>  
119957                     s69 <= 1'b0;
           <font color = "green">                ==></font>
119958                 end
119959                 else begin
119960                     s69 <= s72;
           <font color = "green">                ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
119965                 if (!reset_n) begin
                       <font color = "green">-1-</font>  
119966                     s66 <= {ID_WIDTH{1'b0}};
           <font color = "green">                ==></font>
119967                     s68 <= 1'b0;
119968                 end
119969                 else if (s70) begin
                            <font color = "red">-2-</font>  
119970                     s66 <= s56;
           <font color = "red">                ==></font>
119971                     s68 <= s58;
119972                 end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
119976                 if (s70) begin
                       <font color = "red">-1-</font>  
119977                     s67 <= s57;
           <font color = "red">                ==></font>
119978                 end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
119985                 if (!reset_n) begin
                       <font color = "green">-1-</font>  
119986                     s73 <= 8'b0;
           <font color = "green">                ==></font>
119987                 end
119988                 else if (s76) begin
                            <font color = "red">-2-</font>  
119989                     s73 <= s74;
           <font color = "red">                ==></font>
119990                 end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
119997                 if (!reset_n) begin
                       <font color = "green">-1-</font>  
119998                     s80 <= 1'b0;
           <font color = "green">                ==></font>
119999                 end
120000                 else begin
120001                     s80 <= s83;
           <font color = "green">                ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120006                 if (!reset_n) begin
                       <font color = "green">-1-</font>  
120007                     s77 <= {ID_WIDTH{1'b0}};
           <font color = "green">                ==></font>
120008                     s79 <= 1'b0;
120009                 end
120010                 else if (s81) begin
                            <font color = "red">-2-</font>  
120011                     s77 <= s56;
           <font color = "red">                ==></font>
120012                     s79 <= s58;
120013                 end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120017                 if (s81) begin
                       <font color = "red">-1-</font>  
120018                     s78 <= s57;
           <font color = "red">                ==></font>
120019                 end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120026                 if (!reset_n) begin
                       <font color = "green">-1-</font>  
120027                     s84 <= 8'b0;
           <font color = "green">                ==></font>
120028                 end
120029                 else if (s87) begin
                            <font color = "red">-2-</font>  
120030                     s84 <= s85;
           <font color = "red">                ==></font>
120031                 end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120066                 if (!reset_n) begin
                       <font color = "green">-1-</font>  
120067                     s109 <= 1'b0;
           <font color = "green">                ==></font>
120068                 end
120069                 else if (s110) begin
                            <font color = "red">-2-</font>  
120070                     s109 <= ~s109;
           <font color = "red">                ==></font>
120071                 end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120077                 if (!reset_n) begin
                       <font color = "green">-1-</font>  
120078                     s100[0] <= 1'b0;
           <font color = "green">                ==></font>
120079                 end
120080                 else if (s101) begin
                            <font color = "red">-2-</font>  
120081                     s100[0] <= 1'b1;
           <font color = "red">                ==></font>
120082                 end
120083                 else begin
120084                     s100[0] <= 1'b0;
           <font color = "green">                ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120089                 if (!reset_n) begin
                       <font color = "green">-1-</font>  
120090                     s100[1] <= 1'b0;
           <font color = "green">                ==></font>
120091                 end
120092                 else if (s102) begin
                            <font color = "red">-2-</font>  
120093                     s100[1] <= s100[0];
           <font color = "red">                ==></font>
120094                 end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120098                 if (s101) begin
                       <font color = "red">-1-</font>  
120099                     s99 <= s111;
           <font color = "red">                ==></font>
120100                     s103 <= s36;
120101                 end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120107                 if (!reset_n) begin
                       <font color = "green">-1-</font>  
120108                     s105[0] <= 1'b0;
           <font color = "green">                ==></font>
120109                 end
120110                 else if (s106) begin
                            <font color = "red">-2-</font>  
120111                     s105[0] <= 1'b1;
           <font color = "red">                ==></font>
120112                 end
120113                 else begin
120114                     s105[0] <= 1'b0;
           <font color = "green">                ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120119                 if (!reset_n) begin
                       <font color = "green">-1-</font>  
120120                     s105[1] <= 1'b0;
           <font color = "green">                ==></font>
120121                 end
120122                 else if (s107) begin
                            <font color = "red">-2-</font>  
120123                     s105[1] <= s105[0];
           <font color = "red">                ==></font>
120124                 end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120128                 if (s106) begin
                       <font color = "red">-1-</font>  
120129                     s104 <= s111;
           <font color = "red">                ==></font>
120130                     s108 <= s36;
120131                 end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_12192'>
<a name="inst_tag_12192_Line"></a>
<b>Line Coverage for Instance : <a href="mod225.html#inst_tag_12192" >gemini_tb.DUT.soc_ss_inst.acpu.u_plic.nceplic100_busif</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>78</td><td>78</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>119878</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>119935</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>119944</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>119956</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>119965</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>119976</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>119985</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>119997</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>120006</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>120017</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>120026</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>120066</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>120077</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>120089</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>120098</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>120107</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>120119</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>120128</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ROUTINE</td><td>120423</td><td>9</td><td>9</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
119877                          always @(posedge clk or negedge reset_n) begin
119878     1/1                      if (!reset_n) begin
119879     1/1                          s32 &lt;= 1'b0;
119880                              end
119881                              else begin
119882     1/1                          s32 &lt;= s35;
119883                              end
119884                          end
119885                  
119886                          assign s37 = ~s25 &amp; s24[BIT_REGION_TARGET_THRESHOLD] &amp; s23 &amp; (s21[5:2] == 4'h1);
119887                          assign s36 = ~s25 &amp; s24[BIT_REGION_TARGET_THRESHOLD] &amp; ~s23 &amp; (s21[5:2] == 4'h1);
119888                          assign s38 = ~s25 &amp; s24[BIT_REGION_PREEMPTIVE_STACK] &amp; s23;
119889                          assign s40 = s37 &amp; ((s102 &amp; (s21[15:12] == s99)) | (s107 &amp; (s21[15:12] == s104)));
119890                          assign s39 = s36 &amp; ((s102 &amp; s103) | (s107 &amp; s108));
119891                          assign s41 = wvalid &amp; wlast &amp; wready;
119892                          assign s42 = s27 &amp; s43 &amp; s23 &amp; ~s40 &amp; ~s91;
119893                          assign s43 = ~s45;
119894                          assign s46 = s51[AXI_W_CH_FIFO_WDATA_MSB:AXI_W_CH_FIFO_WDATA_LSB];
119895                          assign s47 = s51[AXI_W_CH_FIFO_BYTE_WEN_MSB:AXI_W_CH_FIFO_BYTE_WEN_LSB];
119896                          assign s48 = wdata;
119897                          assign s49 = wstrb;
119898                          assign wready = ~s44;
119899                          assign s50[AXI_W_CH_FIFO_WDATA_MSB:AXI_W_CH_FIFO_WDATA_LSB] = s48;
119900                          assign s50[AXI_W_CH_FIFO_BYTE_WEN_MSB:AXI_W_CH_FIFO_BYTE_WEN_LSB] = s49;
119901                          nds_sync_fifo_ll #(
119902                              .DATA_WIDTH(AXI_W_CH_FIFO_WIDTH),
119903                              .FIFO_DEPTH(AXI_W_CH_FIFO_DEPTH),
119904                              .POINTER_INDEX_WIDTH(AXI_W_CH_FIFO_POINTER_INDEX_WIDTH)
119905                          ) w_ch_fifo (
119906                              .w_reset_n(reset_n),
119907                              .r_reset_n(reset_n),
119908                              .w_clk(clk),
119909                              .r_clk(clk),
119910                              .wr(s41),
119911                              .wr_data(s50),
119912                              .rd(s42),
119913                              .rd_data(s51),
119914                              .w_clk_empty(),
119915                              .empty(s45),
119916                              .full(s44)
119917                          );
119918                          assign s54 = s27 &amp; ~s23 &amp; ~s60 &amp; ~s39;
119919                          assign s55 = rvalid &amp; rlast &amp; rready;
119920                          assign s60 = s69 &amp; s80;
119921                          assign s56 = s22;
119922                          assign s57 = rd_data;
119923                          assign s58 = s25;
119924                          assign s59 = s26;
119925                          assign s65 = s63 - 8'b0000_0001;
119926                          assign s61 = s52 ? s77 : s66;
119927                          assign s62 = s52 ? s79 : s68;
119928                          assign s63 = s52 ? s84 : s73;
119929                          assign s64 = s52 ? s78 : s67;
119930                          assign rvalid = s69 | s80;
119931                          assign rresp = s62 ? SLVERR : OKAY;
119932                          assign rlast = rvalid &amp; (s63 == 8'b0);
119933                          assign rid = s61;
119934                          always @(posedge clk or negedge reset_n) begin
119935     1/1                      if (!reset_n) begin
119936     1/1                          s52 &lt;= 1'b0;
119937                              end
119938     1/1                      else if (s55) begin
119939     1/1                          s52 &lt;= ~s52;
119940                              end
                        MISSING_ELSE
119941                          end
119942                  
119943                          always @(posedge clk or negedge reset_n) begin
119944     1/1                      if (!reset_n) begin
119945     1/1                          s53 &lt;= 1'b0;
119946                              end
119947     1/1                      else if (s54) begin
119948     1/1                          s53 &lt;= ~s53;
119949                              end
                        MISSING_ELSE
119950                          end
119951                  
119952                          assign s70 = s54 &amp; ~s53;
119953                          assign s71 = s55 &amp; ~s52;
119954                          assign s72 = s70 | (s69 &amp; ~s71);
119955                          always @(posedge clk or negedge reset_n) begin
119956     1/1                      if (!reset_n) begin
119957     1/1                          s69 &lt;= 1'b0;
119958                              end
119959                              else begin
119960     1/1                          s69 &lt;= s72;
119961                              end
119962                          end
119963                  
119964                          always @(posedge clk or negedge reset_n) begin
119965     1/1                      if (!reset_n) begin
119966     1/1                          s66 &lt;= {ID_WIDTH{1'b0}};
119967     1/1                          s68 &lt;= 1'b0;
119968                              end
119969     1/1                      else if (s70) begin
119970     1/1                          s66 &lt;= s56;
119971     1/1                          s68 &lt;= s58;
119972                              end
                        MISSING_ELSE
119973                          end
119974                  
119975                          always @(posedge clk) begin
119976     1/1                      if (s70) begin
119977     1/1                          s67 &lt;= s57;
119978                              end
                        MISSING_ELSE
119979                          end
119980                  
119981                          assign s75 = rvalid &amp; rready &amp; ~rlast &amp; ~s52;
119982                          assign s76 = s75 | s70;
119983                          assign s74 = s75 ? s65 : s59;
119984                          always @(posedge clk or negedge reset_n) begin
119985     1/1                      if (!reset_n) begin
119986     1/1                          s73 &lt;= 8'b0;
119987                              end
119988     1/1                      else if (s76) begin
119989     1/1                          s73 &lt;= s74;
119990                              end
                        MISSING_ELSE
119991                          end
119992                  
119993                          assign s81 = s54 &amp; s53;
119994                          assign s82 = s55 &amp; s52;
119995                          assign s83 = s81 | (s80 &amp; ~s82);
119996                          always @(posedge clk or negedge reset_n) begin
119997     1/1                      if (!reset_n) begin
119998     1/1                          s80 &lt;= 1'b0;
119999                              end
120000                              else begin
120001     1/1                          s80 &lt;= s83;
120002                              end
120003                          end
120004                  
120005                          always @(posedge clk or negedge reset_n) begin
120006     1/1                      if (!reset_n) begin
120007     1/1                          s77 &lt;= {ID_WIDTH{1'b0}};
120008     1/1                          s79 &lt;= 1'b0;
120009                              end
120010     1/1                      else if (s81) begin
120011     1/1                          s77 &lt;= s56;
120012     1/1                          s79 &lt;= s58;
120013                              end
                        MISSING_ELSE
120014                          end
120015                  
120016                          always @(posedge clk) begin
120017     1/1                      if (s81) begin
120018     1/1                          s78 &lt;= s57;
120019                              end
                        MISSING_ELSE
120020                          end
120021                  
120022                          assign s86 = rvalid &amp; rready &amp; ~rlast &amp; s52;
120023                          assign s87 = s86 | s81;
120024                          assign s85 = s86 ? s65 : s59;
120025                          always @(posedge clk or negedge reset_n) begin
120026     1/1                      if (!reset_n) begin
120027     1/1                          s84 &lt;= 8'b0;
120028                              end
120029     1/1                      else if (s87) begin
120030     1/1                          s84 &lt;= s85;
120031                              end
                        MISSING_ELSE
120032                          end
120033                  
120034                          assign s95 = s27 &amp; s43 &amp; s23 &amp; ~s40 &amp; ~s91;
120035                          assign s96 = bvalid &amp; bready;
120036                          assign s93 = s22;
120037                          assign s94 = s25 | s3;
120038                          assign s97[AXI_B_CH_FIFO_ID_MSB:AXI_B_CH_FIFO_ID_LSB] = s93;
120039                          assign s97[AXI_B_CH_FIFO_SLVERR_BIT] = s94;
120040                          assign s89 = s98[AXI_B_CH_FIFO_ID_MSB:AXI_B_CH_FIFO_ID_LSB];
120041                          assign s90 = s98[AXI_B_CH_FIFO_SLVERR_BIT];
120042                          assign s88 = ~s92;
120043                          assign bvalid = s88;
120044                          assign bresp = s90 ? SLVERR : OKAY;
120045                          assign bid = s89;
120046                          nds_sync_fifo_ll #(
120047                              .DATA_WIDTH(AXI_B_CH_FIFO_WIDTH),
120048                              .FIFO_DEPTH(AXI_B_CH_FIFO_DEPTH),
120049                              .POINTER_INDEX_WIDTH(AXI_B_CH_FIFO_POINTER_INDEX_WIDTH)
120050                          ) b_ch_fifo (
120051                              .w_reset_n(reset_n),
120052                              .r_reset_n(reset_n),
120053                              .w_clk(clk),
120054                              .r_clk(clk),
120055                              .wr(s95),
120056                              .wr_data(s97),
120057                              .rd(s96),
120058                              .rd_data(s98),
120059                              .w_clk_empty(),
120060                              .empty(s92),
120061                              .full(s91)
120062                          );
120063                          assign s110 = req_valid &amp; (s37 | s36 | s38);
120064                          assign s111 = s21[15:12];
120065                          always @(posedge clk or negedge reset_n) begin
120066     1/1                      if (!reset_n) begin
120067     1/1                          s109 &lt;= 1'b0;
120068                              end
120069     1/1                      else if (s110) begin
120070     1/1                          s109 &lt;= ~s109;
120071                              end
                        MISSING_ELSE
120072                          end
120073                  
120074                          assign s101 = s110 &amp; ~s109;
120075                          assign s102 = |s100;
120076                          always @(posedge clk or negedge reset_n) begin
120077     1/1                      if (!reset_n) begin
120078     1/1                          s100[0] &lt;= 1'b0;
120079                              end
120080     1/1                      else if (s101) begin
120081     1/1                          s100[0] &lt;= 1'b1;
120082                              end
120083                              else begin
120084     1/1                          s100[0] &lt;= 1'b0;
120085                              end
120086                          end
120087                  
120088                          always @(posedge clk or negedge reset_n) begin
120089     1/1                      if (!reset_n) begin
120090     1/1                          s100[1] &lt;= 1'b0;
120091                              end
120092     1/1                      else if (s102) begin
120093     1/1                          s100[1] &lt;= s100[0];
120094                              end
                        MISSING_ELSE
120095                          end
120096                  
120097                          always @(posedge clk) begin
120098     1/1                      if (s101) begin
120099     1/1                          s99 &lt;= s111;
120100     1/1                          s103 &lt;= s36;
120101                              end
                        MISSING_ELSE
120102                          end
120103                  
120104                          assign s106 = s110 &amp; s109;
120105                          assign s107 = |s105;
120106                          always @(posedge clk or negedge reset_n) begin
120107     1/1                      if (!reset_n) begin
120108     1/1                          s105[0] &lt;= 1'b0;
120109                              end
120110     1/1                      else if (s106) begin
120111     1/1                          s105[0] &lt;= 1'b1;
120112                              end
120113                              else begin
120114     1/1                          s105[0] &lt;= 1'b0;
120115                              end
120116                          end
120117                  
120118                          always @(posedge clk or negedge reset_n) begin
120119     1/1                      if (!reset_n) begin
120120     1/1                          s105[1] &lt;= 1'b0;
120121                              end
120122     1/1                      else if (s107) begin
120123     1/1                          s105[1] &lt;= s105[0];
120124                              end
                        MISSING_ELSE
120125                          end
120126                  
120127                          always @(posedge clk) begin
120128     1/1                      if (s106) begin
120129     1/1                          s104 &lt;= s111;
120130     1/1                          s108 &lt;= s36;
120131                              end
                        MISSING_ELSE
120132                          end
120133                  
120134                          assign s0 = s64;
120135                          assign s1 = s46;
120136                          assign s2 = s47;
120137                          assign s4 = s21;
120138                          assign req_valid = s27 &amp; ~s25 &amp; ~s40 &amp; ~s39 &amp; ((~s60 &amp; ~s23) | (~s91 &amp; s23 &amp; s43 &amp; s112));
120139                          assign req_wr = s23;
120140                          assign s112 = (s5 == 4'hF) &amp; ~s3;
120141                          assign req_region_sel = s24;
120142                          assign dep_delay_wr = 1'b0;
120143                          assign req_hit_dep = 1'b0;
120144                      end
120145                  endgenerate
120146                  generate
120147                      if ((PLIC_BUS == &quot;axi&quot;) &amp;&amp; (DATA_WIDTH == 32)) begin:gen_axi_wr_data_32
120148                          assign wr_data = s1;
120149                          assign s5 = s2;
120150                          assign req_addr = s4;
120151                          assign s3 = (s2 != 4'hF) &amp; (s2 != 4'h0);
120152                      end
120153                      else if ((PLIC_BUS == &quot;axi&quot;) &amp;&amp; (DATA_WIDTH == 64)) begin:gen_axi_wr_data_64
120154                          wire s113;
120155                          wire [21:2] s114;
120156                          wire s115;
120157                          assign s113 = (s2[7:4] == 4'hF);
120158                          assign wr_data = s113 ? s1[63:32] : s1[31:0];
120159                          assign s5 = s113 ? s2[7:4] : s2[3:0];
120160                          assign s114 = s113 ? {s4[21:3],1'b1} : s4;
120161                          assign req_addr = ~req_wr ? s4 : s114;
120162                          assign s115 = ~((s2 == 8'h0F) | (s2 == 8'hF0) | (s2 == 8'h00)) | (s4[2] &amp; (s2 == 8'h0F));
120163                          assign s3 = s115;
120164                      end
120165                      else begin:gen_unused_axi_wr_data
120166                          assign s5 = 4'b0;
120167                          assign s0 = 32'b0;
120168                          assign s1 = {DATA_WIDTH{1'b0}};
120169                          assign s2 = {(DATA_WIDTH / 8){1'b0}};
120170                          assign s4 = 20'b0;
120171                          assign s3 = 1'b0;
120172                      end
120173                  endgenerate
120174                  generate
120175                      if ((PLIC_BUS == &quot;axi&quot;) &amp;&amp; (DATA_WIDTH == 32)) begin:gen_axi_rdata32
120176                          assign rdata = s0;
120177                      end
120178                      else if ((PLIC_BUS == &quot;axi&quot;) &amp;&amp; (DATA_WIDTH == 64)) begin:gen_axi_rdata64
120179                          assign rdata = {s0,s0};
120180                      end
120181                  endgenerate
120182                  generate
120183                      if (PLIC_BUS == &quot;ahb&quot;) begin:gen_ahb_plic
120184                          reg [21:2] s116;
120185                          reg s117;
120186                          reg [1:0] s118;
120187                          reg [1:0] s119;
120188                          reg [3:0] s120;
120189                          reg s121;
120190                          reg [31:0] s122;
120191                          reg s123;
120192                          wire s124;
120193                          wire s125 = hsel &amp; htrans[1] &amp; (hsize == 3'b010);
120194                          wire s126 = s125 &amp; hready &amp; (s119 == IDLE);
120195                          wire [7:0] s127 = addr_predecode(haddr[21:2]);
120196                          wire s128 = s127[BIT_REGION_SOURCE_PRIORITY];
120197                          reg s129;
120198                          wire s130 = s127[BIT_REGION_INTERRUPT_PENDING];
120199                          reg s131;
120200                          wire s132 = s127[BIT_REGION_TARGET_ENABLE];
120201                          reg s133;
120202                          wire s134 = s127[BIT_REGION_TARGET_THRESHOLD];
120203                          reg s135;
120204                          wire s136 = s127[BIT_REGION_PREEMPTIVE_STACK];
120205                          reg s137;
120206                          wire s138 = s127[BIT_REGION_FEATURE];
120207                          reg s139;
120208                          wire s140 = s127[BIT_REGION_TRIGGER_TYPE];
120209                          reg s141;
120210                          wire s142 = s127[BIT_REGION_CONFIG];
120211                          reg s143;
120212                          wire s144 = s128 | s130 | s132 | s134 | s140 | (s142 &amp; ~hwrite) | s136;
120213                          wire s145 = s144 &amp; ~hwrite;
120214                          wire s146 = s144 &amp; hwrite;
120215                          wire s147 = (s119 == IDLE) &amp; (s116[21:2] == haddr[21:2]) &amp; hwrite &amp; ~s117 &amp; (s116[5:2] == 4'b1) &amp; s134 &amp; s126;
120216                          wire s148 = (s119 == IDLE) &amp; (s116[21:2] == haddr[21:2]) &amp; hwrite &amp; s117 &amp; (s116[5:2] == 4'b1) &amp; s134 &amp; s126;
120217                          wire s149 = (s119 == IDLE) &amp; (s116[15:12] == haddr[15:12]) &amp; hwrite &amp; s117 &amp; s137 &amp; s134 &amp; s126;
120218                          wire s150 = (s119 == IDLE) &amp; (s120[3:0] == haddr[15:12]) &amp; hwrite &amp; s121 &amp; s134 &amp; s126 &amp; ~s149 &amp; ~s148 &amp; ~s147;
120219                          wire s151;
120220                          wire s152;
120221                          reg s153;
120222                          reg [1:0] s154;
120223                          wire s155 = s126 &amp; s145;
120224                          wire s156 = s126 &amp; ~hwrite;
120225                          reg s157;
120226                          wire s158 = s126 &amp; s146;
120227                          reg s159;
120228                          reg s160;
120229                          wire s161 = s137 &amp; s160;
120230                          wire s162 = s123 &amp; s125 &amp; ~hwrite;
120231                          always @(posedge clk or negedge reset_n) begin
120232                              if (!reset_n) begin
120233                                  s120 &lt;= 4'b0;
120234                              end
120235                              else if (s161) begin
120236                                  s120 &lt;= s116[15:12];
120237                              end
120238                          end
120239                  
120240                          always @(posedge clk or negedge reset_n) begin
120241                              if (!reset_n) begin
120242                                  s121 &lt;= 1'b0;
120243                              end
120244                              else begin
120245                                  s121 &lt;= s161;
120246                              end
120247                          end
120248                  
120249                          always @(posedge clk or negedge reset_n) begin
120250                              if (!reset_n) begin
120251                                  s154 &lt;= 2'b0;
120252                              end
120253                              else begin
120254                                  s154 &lt;= {s154[0],s152};
120255                              end
120256                          end
120257                  
120258                          assign s152 = (s147 &amp; (VALID_MAX_PRIORITY &gt; 31)) | s148 | s149 | s150;
120259                          assign s151 = s154[1];
120260                          always @(posedge clk or negedge reset_n) begin
120261                              if (!reset_n) begin
120262                                  s129 &lt;= 1'b0;
120263                                  s135 &lt;= 1'b0;
120264                                  s133 &lt;= 1'b0;
120265                                  s139 &lt;= 1'b0;
120266                                  s131 &lt;= 1'b0;
120267                                  s137 &lt;= 1'b0;
120268                                  s143 &lt;= 1'b0;
120269                                  s141 &lt;= 1'b0;
120270                                  s153 &lt;= 1'b0;
120271                              end
120272                              else if (s126) begin
120273                                  s129 &lt;= s128;
120274                                  s135 &lt;= s134;
120275                                  s133 &lt;= s132;
120276                                  s139 &lt;= s138;
120277                                  s131 &lt;= s130;
120278                                  s137 &lt;= s136;
120279                                  s143 &lt;= s142;
120280                                  s141 &lt;= s140;
120281                                  s153 &lt;= s152;
120282                              end
120283                          end
120284                  
120285                          always @* begin
120286                              case (s119)
120287                                  IDLE: begin
120288                                      if (s152) begin
120289                                          s118 = DEP_WAIT;
120290                                      end
120291                                      else if (s156) begin
120292                                          s118 = READ_WAIT1;
120293                                      end
120294                                      else begin
120295                                          s118 = IDLE;
120296                                      end
120297                                  end
120298                                  READ_WAIT1: begin
120299                                      if (s162) begin
120300                                          s118 = READ_WAIT2;
120301                                      end
120302                                      else begin
120303                                          s118 = IDLE;
120304                                      end
120305                                  end
120306                                  READ_WAIT2: begin
120307                                      s118 = IDLE;
120308                                  end
120309                                  DEP_WAIT: begin
120310                                      if (s151) begin
120311                                          s118 = IDLE;
120312                                      end
120313                                      else begin
120314                                          s118 = DEP_WAIT;
120315                                      end
120316                                  end
120317                                  default: s118 = 2'b0;
120318                              endcase
120319                          end
120320                  
120321                          always @(posedge clk or negedge reset_n) begin
120322                              if (!reset_n) begin
120323                                  s119 &lt;= 2'b0;
120324                              end
120325                              else begin
120326                                  s119 &lt;= s118;
120327                              end
120328                          end
120329                  
120330                          always @(posedge clk or negedge reset_n) begin
120331                              if (!reset_n) begin
120332                                  s116 &lt;= 20'b0;
120333                                  s117 &lt;= 1'b0;
120334                              end
120335                              else if (s126) begin
120336                                  s116 &lt;= haddr[21:2];
120337                                  s117 &lt;= hwrite;
120338                              end
120339                          end
120340                  
120341                          always @(posedge clk or negedge reset_n) begin
120342                              if (!reset_n) begin
120343                                  s122 &lt;= 32'b0;
120344                              end
120345                              else if (s157) begin
120346                                  s122 &lt;= rd_data;
120347                              end
120348                          end
120349                  
120350                          assign s124 = s156 | (~hready &amp; s123);
120351                          always @(posedge clk or negedge reset_n) begin
120352                              if (!reset_n) begin
120353                                  s123 &lt;= 1'b0;
120354                              end
120355                              else begin
120356                                  s123 &lt;= s124;
120357                              end
120358                          end
120359                  
120360                          always @(posedge clk or negedge reset_n) begin
120361                              if (!reset_n) begin
120362                                  s159 &lt;= 1'b0;
120363                                  s160 &lt;= 1'b0;
120364                                  s157 &lt;= 1'b0;
120365                              end
120366                              else begin
120367                                  s159 &lt;= s155;
120368                                  s160 &lt;= s158;
120369                                  s157 &lt;= s156;
120370                              end
120371                          end
120372                  
120373                          assign hreadyout = (s119 == IDLE);
120374                          assign s6 = s122;
120375                          assign hresp = 2'b0;
120376                          assign req_valid = s159 | s160;
120377                          assign req_hit_dep = s153;
120378                          assign dep_delay_wr = s151;
120379                          assign req_wr = s160;
120380                          assign req_addr = s116;
120381                          assign req_region_sel = {s129,s131,s133,s135,s137,s139,s141,s143};
120382                          assign wr_data = s7;
120383                      end
120384                  endgenerate
120385                  generate
120386                      if ((PLIC_BUS == &quot;ahb&quot;) &amp;&amp; (DATA_WIDTH == 32)) begin:gen_ahb_data32
120387                          assign hrdata = s6;
120388                          assign s7 = hwdata;
120389                      end
120390                      else if ((PLIC_BUS == &quot;ahb&quot;) &amp;&amp; (DATA_WIDTH == 64)) begin:gen_ahb_data64
120391                          assign hrdata = {s6,s6};
120392                          assign s7 = req_addr[2] ? hwdata[63:32] : hwdata[31:0];
120393                      end
120394                  endgenerate
120395                  generate
120396                      if (PLIC_BUS == &quot;axi&quot;) begin:gen_unused_ahb_output
120397                          assign hreadyout = 1'b0;
120398                          assign hrdata = {DATA_WIDTH{1'b0}};
120399                          assign hresp = 2'b0;
120400                          assign s6 = 32'b0;
120401                          assign s7 = 32'b0;
120402                      end
120403                  endgenerate
120404                  generate
120405                      if (PLIC_BUS == &quot;ahb&quot;) begin:gen_unused_axi_output
120406                          assign awready = 1'b0;
120407                          assign arready = 1'b0;
120408                          assign wready = 1'b0;
120409                          assign bid = 4'b0;
120410                          assign bresp = 2'b0;
120411                          assign bvalid = 1'b0;
120412                          assign rid = 4'b0;
120413                          assign rdata = {DATA_WIDTH{1'b0}};
120414                          assign rresp = 2'b0;
120415                          assign rlast = 1'b0;
120416                          assign rvalid = 1'b0;
120417                      end
120418                  endgenerate
120419                  function  [7:0] addr_predecode;
120420                  input [21:2] addr;
120421                  reg [7:0] s127;
120422                  begin
120423     1/1              s127[BIT_REGION_SOURCE_PRIORITY] = (addr[21:12] == SOURCE_PRIORITY_REGION_BASE) &amp; (addr[11:2] &lt;= INT_NUM[9:0]);
120424     1/1              s127[BIT_REGION_INTERRUPT_PENDING] = (addr[21:7] == INTERRUPT_PENDING_REGION_BASE) &amp; (addr[6:2] &lt;= TARGET_ENABLE_WORD_NUM[4:0]);
120425     1/1              s127[BIT_REGION_TARGET_ENABLE] = (addr[21:11] == TARGET_ENABLE_REGION_BASE) &amp; (addr[10:7] &lt;= INTERNAL_TARGET_NUM[3:0]) &amp; (addr[6:2] &lt;= TARGET_ENABLE_WORD_NUM[4:0]);
120426     1/1              s127[BIT_REGION_TARGET_THRESHOLD] = (addr[21:16] == TARGET_THRESHOLD_REGION_BASE) &amp; (addr[15:12] &lt;= INTERNAL_TARGET_NUM[3:0]) &amp; (addr[11:6] == 6'h0) &amp; (addr[5:3] == 3'b0);
120427     1/1              s127[BIT_REGION_PREEMPTIVE_STACK] = (addr[21:16] == TARGET_THRESHOLD_REGION_BASE) &amp; (addr[15:12] &lt;= INTERNAL_TARGET_NUM[3:0]) &amp; (addr[11:6] == 6'h10) &amp; (addr[5] == 1'b0) &amp; (addr[4:2] &lt;= PREEMPTED_WORD_NUM[2:0]);
120428     1/1              s127[BIT_REGION_FEATURE] = (addr[21:2] == FEATURE_BASE);
120429     1/1              s127[BIT_REGION_TRIGGER_TYPE] = (addr[21:7] == TRIGGER_TYPE_BASE);
120430     1/1              s127[BIT_REGION_CONFIG] = (addr[21:3] == CONFIG_BASE);
120431     1/1              addr_predecode = s127;
</pre>
<hr>
<a name="inst_tag_12192_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod225.html#inst_tag_12192" >gemini_tb.DUT.soc_ss_inst.acpu.u_plic.nceplic100_busif</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">Conditions</td><td>34</td><td>30</td><td>88.24</td></tr>
<tr class="s8"><td class="lf">Logical</td><td>34</td><td>30</td><td>88.24</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       119838
 EXPRESSION (gen_axi_plic.s31 ? awaddr[21:2] : araddr[21:2])
             --------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       119839
 EXPRESSION (gen_axi_plic.s31 ? awid : arid)
             --------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       119840
 EXPRESSION (gen_axi_plic.s31 ? gen_axi_plic.s10 : gen_axi_plic.s8)
             --------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       119841
 EXPRESSION (gen_axi_plic.s31 ? gen_axi_plic.s11 : gen_axi_plic.s9)
             --------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       119842
 EXPRESSION (gen_axi_plic.s31 ? awlen : arlen)
             --------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       119926
 EXPRESSION (gen_axi_plic.s52 ? gen_axi_plic.s77 : gen_axi_plic.s66)
             --------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       119927
 EXPRESSION (gen_axi_plic.s52 ? gen_axi_plic.s79 : gen_axi_plic.s68)
             --------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       119928
 EXPRESSION (gen_axi_plic.s52 ? gen_axi_plic.s84 : gen_axi_plic.s73)
             --------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       119929
 EXPRESSION (gen_axi_plic.s52 ? gen_axi_plic.s78 : gen_axi_plic.s67)
             --------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       119931
 EXPRESSION (gen_axi_plic.s62 ? SLVERR : OKAY)
             --------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       119983
 EXPRESSION (gen_axi_plic.s75 ? gen_axi_plic.s65 : gen_axi_plic.s59)
             --------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       120024
 EXPRESSION (gen_axi_plic.s86 ? gen_axi_plic.s65 : gen_axi_plic.s59)
             --------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       120044
 EXPRESSION (gen_axi_plic.s90 ? SLVERR : OKAY)
             --------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       120158
 EXPRESSION (gen_axi_wr_data_64.s113 ? s1[63:32] : s1[31:0])
             -----------1-----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       120159
 EXPRESSION (gen_axi_wr_data_64.s113 ? s2[7:4] : s2[3:0])
             -----------1-----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       120160
 EXPRESSION (gen_axi_wr_data_64.s113 ? ({s4[21:3], 1'b1}) : s4)
             -----------1-----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       120161
 EXPRESSION (((~req_wr)) ? s4 : gen_axi_wr_data_64.s114)
             -----1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_12192_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod225.html#inst_tag_12192" >gemini_tb.DUT.soc_ss_inst.acpu.u_plic.nceplic100_busif</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">56</td>
<td class="rt">17</td>
<td class="rt">30.36 </td>
</tr><tr class="s3">
<td>Total Bits</td>
<td class="rt">1092</td>
<td class="rt">422</td>
<td class="rt">38.64 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 0->1</td>
<td class="rt">546</td>
<td class="rt">211</td>
<td class="rt">38.64 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 1->0</td>
<td class="rt">546</td>
<td class="rt">211</td>
<td class="rt">38.64 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">56</td>
<td class="rt">17</td>
<td class="rt">30.36 </td>
</tr><tr class="s3">
<td>Port Bits</td>
<td class="rt">1092</td>
<td class="rt">422</td>
<td class="rt">38.64 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 0->1</td>
<td class="rt">546</td>
<td class="rt">211</td>
<td class="rt">38.64 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 1->0</td>
<td class="rt">546</td>
<td class="rt">211</td>
<td class="rt">38.64 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>awid[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>awaddr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>awaddr[7:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>awaddr[11:8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>awaddr[13:12]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>awaddr[20:14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>awaddr[21]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>awaddr[31:22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>awlen[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>awsize[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>awburst[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>awlock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>awcache[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>awprot[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>awvalid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>awready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>arid[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>araddr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>araddr[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>araddr[6:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>araddr[7]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>araddr[11:8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>araddr[13:12]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>araddr[20:14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>araddr[21]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>araddr[31:22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>arlen[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>arsize[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>arburst[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>arlock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>arcache[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>arprot[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>arvalid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>arready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>wdata[36:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wdata[63:37]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wstrb[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wlast</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wvalid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>bid[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>bresp[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>bvalid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>bready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rid[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rdata[30:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rdata[31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rdata[62:32]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rdata[63]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rresp[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rlast</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rvalid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>htrans[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>hsize[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>hburst[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>haddr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>hsel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>hwrite</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>hwdata[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>hready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>hreadyout</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>hrdata[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>hresp[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>req_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>req_hit_dep</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dep_delay_wr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>req_wr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>req_addr[7:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>req_addr[11:8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>req_addr[13:12]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>req_addr[20:14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>req_addr[21]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>req_region_sel[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>req_region_sel[5:4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>req_region_sel[6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>req_region_sel[7]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rd_data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_12192_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod225.html#inst_tag_12192" >gemini_tb.DUT.soc_ss_inst.acpu.u_plic.nceplic100_busif</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Branches</td>
<td></td>
<td class="rt">81</td>
<td class="rt">77</td>
<td class="rt">95.06 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">119838</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">119839</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">119840</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">119841</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">119842</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">119926</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">119927</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">119928</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">119929</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">119931</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">119983</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">120024</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">120044</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">120158</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">120159</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">120160</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">120161</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">119878</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">119935</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">119944</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">119956</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">119965</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">119976</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">119985</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">119997</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">120006</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">120017</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">120026</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">120066</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">120077</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">120089</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">120098</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">120107</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">120119</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">120128</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
119838             assign s12 = s31 ? awaddr[21:2] : araddr[21:2];
                                    <font color = "green">-1-</font>  
                                    <font color = "green">==></font>  
                                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
119839             assign s13 = s31 ? awid : arid;
                                    <font color = "green">-1-</font>  
                                    <font color = "green">==></font>  
                                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
119840             assign s15 = s31 ? s10 : s8;
                                    <font color = "green">-1-</font>  
                                    <font color = "green">==></font>  
                                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
119841             assign s16 = s31 ? s11 : s9;
                                    <font color = "green">-1-</font>  
                                    <font color = "green">==></font>  
                                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
119842             assign s17 = s31 ? awlen : arlen;
                                    <font color = "green">-1-</font>  
                                    <font color = "green">==></font>  
                                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
119926             assign s61 = s52 ? s77 : s66;
                                    <font color = "green">-1-</font>  
                                    <font color = "green">==></font>  
                                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
119927             assign s62 = s52 ? s79 : s68;
                                    <font color = "green">-1-</font>  
                                    <font color = "green">==></font>  
                                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
119928             assign s63 = s52 ? s84 : s73;
                                    <font color = "green">-1-</font>  
                                    <font color = "green">==></font>  
                                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
119929             assign s64 = s52 ? s78 : s67;
                                    <font color = "green">-1-</font>  
                                    <font color = "green">==></font>  
                                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
119931             assign rresp = s62 ? SLVERR : OKAY;
                                      <font color = "red">-1-</font>  
                                      <font color = "red">==></font>  
                                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
119983             assign s74 = s75 ? s65 : s59;
                                    <font color = "red">-1-</font>  
                                    <font color = "red">==></font>  
                                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120024             assign s85 = s86 ? s65 : s59;
                                    <font color = "red">-1-</font>  
                                    <font color = "red">==></font>  
                                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120044             assign bresp = s90 ? SLVERR : OKAY;
                                      <font color = "red">-1-</font>  
                                      <font color = "red">==></font>  
                                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120158             assign wr_data = s113 ? s1[63:32] : s1[31:0];
                                         <font color = "green">-1-</font>  
                                         <font color = "green">==></font>  
                                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120159             assign s5 = s113 ? s2[7:4] : s2[3:0];
                                    <font color = "green">-1-</font>  
                                    <font color = "green">==></font>  
                                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120160             assign s114 = s113 ? {s4[21:3],1'b1} : s4;
                                      <font color = "green">-1-</font>  
                                      <font color = "green">==></font>  
                                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120161             assign req_addr = ~req_wr ? s4 : s114;
                                             <font color = "green">-1-</font>  
                                             <font color = "green">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
119878                 if (!reset_n) begin
                       <font color = "green">-1-</font>  
119879                     s32 <= 1'b0;
           <font color = "green">                ==></font>
119880                 end
119881                 else begin
119882                     s32 <= s35;
           <font color = "green">                ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
119935                 if (!reset_n) begin
                       <font color = "green">-1-</font>  
119936                     s52 <= 1'b0;
           <font color = "green">                ==></font>
119937                 end
119938                 else if (s55) begin
                            <font color = "green">-2-</font>  
119939                     s52 <= ~s52;
           <font color = "green">                ==></font>
119940                 end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
119944                 if (!reset_n) begin
                       <font color = "green">-1-</font>  
119945                     s53 <= 1'b0;
           <font color = "green">                ==></font>
119946                 end
119947                 else if (s54) begin
                            <font color = "green">-2-</font>  
119948                     s53 <= ~s53;
           <font color = "green">                ==></font>
119949                 end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
119956                 if (!reset_n) begin
                       <font color = "green">-1-</font>  
119957                     s69 <= 1'b0;
           <font color = "green">                ==></font>
119958                 end
119959                 else begin
119960                     s69 <= s72;
           <font color = "green">                ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
119965                 if (!reset_n) begin
                       <font color = "green">-1-</font>  
119966                     s66 <= {ID_WIDTH{1'b0}};
           <font color = "green">                ==></font>
119967                     s68 <= 1'b0;
119968                 end
119969                 else if (s70) begin
                            <font color = "green">-2-</font>  
119970                     s66 <= s56;
           <font color = "green">                ==></font>
119971                     s68 <= s58;
119972                 end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
119976                 if (s70) begin
                       <font color = "green">-1-</font>  
119977                     s67 <= s57;
           <font color = "green">                ==></font>
119978                 end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
119985                 if (!reset_n) begin
                       <font color = "green">-1-</font>  
119986                     s73 <= 8'b0;
           <font color = "green">                ==></font>
119987                 end
119988                 else if (s76) begin
                            <font color = "green">-2-</font>  
119989                     s73 <= s74;
           <font color = "green">                ==></font>
119990                 end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
119997                 if (!reset_n) begin
                       <font color = "green">-1-</font>  
119998                     s80 <= 1'b0;
           <font color = "green">                ==></font>
119999                 end
120000                 else begin
120001                     s80 <= s83;
           <font color = "green">                ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120006                 if (!reset_n) begin
                       <font color = "green">-1-</font>  
120007                     s77 <= {ID_WIDTH{1'b0}};
           <font color = "green">                ==></font>
120008                     s79 <= 1'b0;
120009                 end
120010                 else if (s81) begin
                            <font color = "green">-2-</font>  
120011                     s77 <= s56;
           <font color = "green">                ==></font>
120012                     s79 <= s58;
120013                 end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120017                 if (s81) begin
                       <font color = "green">-1-</font>  
120018                     s78 <= s57;
           <font color = "green">                ==></font>
120019                 end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120026                 if (!reset_n) begin
                       <font color = "green">-1-</font>  
120027                     s84 <= 8'b0;
           <font color = "green">                ==></font>
120028                 end
120029                 else if (s87) begin
                            <font color = "green">-2-</font>  
120030                     s84 <= s85;
           <font color = "green">                ==></font>
120031                 end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120066                 if (!reset_n) begin
                       <font color = "green">-1-</font>  
120067                     s109 <= 1'b0;
           <font color = "green">                ==></font>
120068                 end
120069                 else if (s110) begin
                            <font color = "green">-2-</font>  
120070                     s109 <= ~s109;
           <font color = "green">                ==></font>
120071                 end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120077                 if (!reset_n) begin
                       <font color = "green">-1-</font>  
120078                     s100[0] <= 1'b0;
           <font color = "green">                ==></font>
120079                 end
120080                 else if (s101) begin
                            <font color = "green">-2-</font>  
120081                     s100[0] <= 1'b1;
           <font color = "green">                ==></font>
120082                 end
120083                 else begin
120084                     s100[0] <= 1'b0;
           <font color = "green">                ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120089                 if (!reset_n) begin
                       <font color = "green">-1-</font>  
120090                     s100[1] <= 1'b0;
           <font color = "green">                ==></font>
120091                 end
120092                 else if (s102) begin
                            <font color = "green">-2-</font>  
120093                     s100[1] <= s100[0];
           <font color = "green">                ==></font>
120094                 end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120098                 if (s101) begin
                       <font color = "green">-1-</font>  
120099                     s99 <= s111;
           <font color = "green">                ==></font>
120100                     s103 <= s36;
120101                 end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120107                 if (!reset_n) begin
                       <font color = "green">-1-</font>  
120108                     s105[0] <= 1'b0;
           <font color = "green">                ==></font>
120109                 end
120110                 else if (s106) begin
                            <font color = "green">-2-</font>  
120111                     s105[0] <= 1'b1;
           <font color = "green">                ==></font>
120112                 end
120113                 else begin
120114                     s105[0] <= 1'b0;
           <font color = "green">                ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120119                 if (!reset_n) begin
                       <font color = "green">-1-</font>  
120120                     s105[1] <= 1'b0;
           <font color = "green">                ==></font>
120121                 end
120122                 else if (s107) begin
                            <font color = "green">-2-</font>  
120123                     s105[1] <= s105[0];
           <font color = "green">                ==></font>
120124                 end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120128                 if (s106) begin
                       <font color = "green">-1-</font>  
120129                     s104 <= s111;
           <font color = "green">                ==></font>
120130                     s108 <= s36;
120131                 end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_12192">
    <li>
      <a href="#inst_tag_12192_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_12192_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_12192_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_12192_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_12193">
    <li>
      <a href="#inst_tag_12193_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_12193_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_12193_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_12193_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_nceplic100_busif">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
