$date
	Wed Feb  3 12:25:38 2016
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_for_primitive $end
$var wire 1 ! meta_out $end
$var wire 1 " out $end
$var wire 1 # z $end
$var reg 1 $ clk $end
$var reg 1 % in $end
$var reg 1 & x $end
$var reg 1 ' y $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0'
0&
0%
0$
0#
z"
z!
$end
#1
0"
1$
#2
0$
#3
0!
1$
#4
0$
#5
x!
x"
1%
1$
1&
#6
0$
#7
1"
1$
#8
0$
#9
1!
1$
#10
x!
x"
0%
1'
0$
0&
#11
0"
1$
#12
0$
#13
0!
1$
#14
0$
#15
x!
x"
1%
1#
1$
1&
