- 👋 Hi, I’m @siddarth96
- 👀 I’m interested in VLSI
- 🌱 I’m currently learning RTL designing, LINT, CDC, Synthesis.
- 💞️ I’m looking to collaborate on RISC-V ISA based processor RTL development
- 📫 Reach me at siddartha.hp@frenustech.com

<!---
siddarth96/siddarth96 is a ✨ special ✨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
