From: "Rafael J. Wysocki" <rjw@sisk.pl>
Subject: Re: Apparent bug in pci_platform_power_transition() [drivers/pci/pci.c]
Date: Sat, 13 Apr 2013 01:58:59 +0200
Message-ID: <3004913.OX5v9ZAviA@vostro.rjw.lan>
References: <27806FC4E5928A408B78E88BBC67A2306F466BBA@ORSMSX101.amr.corp.intel.com> <4137609.B6PHIUpiDT@vostro.rjw.lan> <27806FC4E5928A408B78E88BBC67A2306F4675A3@ORSMSX101.amr.corp.intel.com>
Mime-Version: 1.0
Content-Type: text/plain; charset="utf-8"
Content-Transfer-Encoding: 7Bit
Return-path: <linux-pm-owner@vger.kernel.org>
Received: from hydra.sisk.pl ([212.160.235.94]:57540 "EHLO hydra.sisk.pl"
	rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP
	id S1756379Ab3DLXvK (ORCPT <rfc822;linux-pm@vger.kernel.org>);
	Fri, 12 Apr 2013 19:51:10 -0400
In-Reply-To: <27806FC4E5928A408B78E88BBC67A2306F4675A3@ORSMSX101.amr.corp.intel.com>
Sender: linux-pm-owner@vger.kernel.org
List-Id: linux-pm@vger.kernel.org
To: "Benenati, Chris J" <chris.j.benenati@intel.com>
Cc: "linux-pci@vger.kernel.org" <linux-pci@vger.kernel.org>, "linux-pm@vger.kernel.org" <linux-pm@vger.kernel.org>, "Wysocki, Rafael J" <rafael.j.wysocki@intel.com>, Bjorn Helgaas <bhelgaas@google.com>

On Friday, April 12, 2013 10:12:32 PM Benenati, Chris J wrote:
> >On Thursday, April 11, 2013 11:13:49 PM Benenati, Chris J wrote:
> >> In 3.2, the marked lines (***) below were added:
> >> 
> >> static int pci_platform_power_transition(struct pci_dev *dev, pci_power_t state)
> >> {                               
> >>         int error;
> >> 
> >>         if (platform_pci_power_manageable(dev)) {
> >>                error = platform_pci_set_power_state(dev, state);
> >>                if (!error)            
> >>                        pci_update_current_state(dev, state);
> >>  ***           /* Fall back to PCI_D0 if native PM is not supported */
> >>  ***           if (!dev->pm_cap)
> >>  ***                   dev->current_state = PCI_D0;
> >>         } else {
> >>                error = -ENODEV;
> >>                /* Fall back to PCI_D0 if native PM is not supported */
> >>                if (!dev->pm_cap)
> >>                        dev->current_state = PCI_D0;
> >>         }
> >> 
> >>         return error;
> >> }
> >> 
> >> If the target state is PCI_D3, the new code serves to *undo* the marked code below executed by the preceding call to pci_update_current_state() when PCI PM registers are not present:
> >> 
> >> void pci_update_current_state(struct pci_dev *dev, pci_power_t state) 
> >> {
> >>     if (dev->pm_cap) {
> >>         u16 pmcsr;
> >> 
> >>         pci_read_config_word(dev, dev->pm_cap + PCI_PM_CTRL, &pmcsr);
> >>         dev->current_state = (pmcsr & PCI_PM_CTRL_STATE_MASK);
> >>     } else {
> >> ***     dev->current_state = state;
> >>     }
> >> }
> >> 
> >> This is despite the fact that platform_pci_power_manageable() indicated that the platform FW could handle it and the succeeding call to platform_pci_set_power_state() succeeded. That means that devices with FW support but no PCI PM support will be left in the wrong state.
> >> 
> >> It appears the new "if" statement should be "else if":
> >> 
> >>        if (!error)            
> >>                pci_update_current_state(dev, state);
> >>  ***   else if (!dev->pm_cap) /* Fall back to PCI_D0 if native PM is not supported */
> >>  ***           dev->current_state = PCI_D0;
> >> 
> >> Rafael concurs with me.
> >
> >Yes, I do.
> >
> >Are you willing to submit a patch fixing the problem (essentially the change you've proposed above), or do you want me to do that?
> >
> >Rafael
> 
> I have never submitted a patch and do not know the procedure, so would appreciate it if you would do it.  Thanks.

No problem, posted a while ago.

Thanks,
Rafael


-- 
I speak only for myself.
Rafael J. Wysocki, Intel Open Source Technology Center.
