// Seed: 2819845651
module module_0 (
    input id_0,
    input id_1,
    output id_2,
    output logic id_3,
    inout id_4,
    output id_5,
    output logic id_6,
    input id_7,
    output logic id_8,
    input logic id_9,
    input id_10,
    input logic id_11,
    input id_12
);
  initial id_5 = id_0;
  assign id_6 = 1 + 1 > id_4;
  logic id_13 = 1;
endmodule
module module_1;
endmodule
module module_2 (
    output logic id_0,
    input id_1,
    output id_2,
    output logic id_3,
    inout id_4,
    input id_5,
    input logic id_6
);
  assign id_8 = id_7;
  logic id_13;
  logic id_14 = 1, id_15;
endmodule
`timescale 1 ps / 1ps
`define pp_13 0
