{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1726022761577 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1726022761577 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 11 10:46:00 2024 " "Processing started: Wed Sep 11 10:46:00 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1726022761577 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726022761577 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vga_image_player -c vga_image_player " "Command: quartus_map --read_settings_files=on --write_settings_files=off vga_image_player -c vga_image_player" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726022761577 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1726022762482 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1726022762482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/vga_image_player/rtl/zoom_level.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/vga_image_player/rtl/zoom_level.v" { { "Info" "ISGN_ENTITY_NAME" "1 zoom_level " "Found entity 1: zoom_level" {  } { { "../rtl/zoom_level.v" "" { Text "D:/git-repository/fpga_training/vga_image_player/rtl/zoom_level.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726022774350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726022774350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/vga_image_player/rtl/vga_image_player.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/vga_image_player/rtl/vga_image_player.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_image_player " "Found entity 1: vga_image_player" {  } { { "../rtl/vga_image_player.v" "" { Text "D:/git-repository/fpga_training/vga_image_player/rtl/vga_image_player.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726022774354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726022774354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/vga_image_player/rtl/vga_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/vga_image_player/rtl/vga_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_ctrl " "Found entity 1: vga_ctrl" {  } { { "../rtl/vga_ctrl.v" "" { Text "D:/git-repository/fpga_training/vga_image_player/rtl/vga_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726022774359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726022774359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/vga_image_player/rtl/pulse_cnt.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/vga_image_player/rtl/pulse_cnt.v" { { "Info" "ISGN_ENTITY_NAME" "1 pulse_cnt " "Found entity 1: pulse_cnt" {  } { { "../rtl/pulse_cnt.v" "" { Text "D:/git-repository/fpga_training/vga_image_player/rtl/pulse_cnt.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726022774363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726022774363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/vga_image_player/rtl/key_toggle.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/vga_image_player/rtl/key_toggle.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_toggle " "Found entity 1: key_toggle" {  } { { "../rtl/key_toggle.v" "" { Text "D:/git-repository/fpga_training/vga_image_player/rtl/key_toggle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726022774375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726022774375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/vga_image_player/rtl/key_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/vga_image_player/rtl/key_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_filter " "Found entity 1: key_filter" {  } { { "../rtl/key_filter.v" "" { Text "D:/git-repository/fpga_training/vga_image_player/rtl/key_filter.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726022774391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726022774391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/vga_image_player/rtl/img_select.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/vga_image_player/rtl/img_select.v" { { "Info" "ISGN_ENTITY_NAME" "1 img_select " "Found entity 1: img_select" {  } { { "../rtl/img_select.v" "" { Text "D:/git-repository/fpga_training/vga_image_player/rtl/img_select.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726022774402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726022774402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_ip_img1.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_ip_img1.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_ip_img1 " "Found entity 1: rom_ip_img1" {  } { { "rom_ip_img1.v" "" { Text "D:/git-repository/fpga_training/vga_image_player/prj/rom_ip_img1.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726022774406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726022774406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_ip_img2.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_ip_img2.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_ip_img2 " "Found entity 1: rom_ip_img2" {  } { { "rom_ip_img2.v" "" { Text "D:/git-repository/fpga_training/vga_image_player/prj/rom_ip_img2.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726022774411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726022774411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_ip_img3.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_ip_img3.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_ip_img3 " "Found entity 1: rom_ip_img3" {  } { { "rom_ip_img3.v" "" { Text "D:/git-repository/fpga_training/vga_image_player/prj/rom_ip_img3.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726022774417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726022774417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_gen " "Found entity 1: clk_gen" {  } { { "clk_gen.v" "" { Text "D:/git-repository/fpga_training/vga_image_player/prj/clk_gen.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726022774423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726022774423 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "vga_image_player " "Elaborating entity \"vga_image_player\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1726022775451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_gen clk_gen:clk_gen_inst " "Elaborating entity \"clk_gen\" for hierarchy \"clk_gen:clk_gen_inst\"" {  } { { "../rtl/vga_image_player.v" "clk_gen_inst" { Text "D:/git-repository/fpga_training/vga_image_player/rtl/vga_image_player.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726022775496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll clk_gen:clk_gen_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"clk_gen:clk_gen_inst\|altpll:altpll_component\"" {  } { { "clk_gen.v" "altpll_component" { Text "D:/git-repository/fpga_training/vga_image_player/prj/clk_gen.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726022775881 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clk_gen:clk_gen_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"clk_gen:clk_gen_inst\|altpll:altpll_component\"" {  } { { "clk_gen.v" "" { Text "D:/git-repository/fpga_training/vga_image_player/prj/clk_gen.v" 104 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726022775896 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clk_gen:clk_gen_inst\|altpll:altpll_component " "Instantiated megafunction \"clk_gen:clk_gen_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726022775896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 5 " "Parameter \"clk0_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726022775896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726022775896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 4 " "Parameter \"clk0_multiply_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726022775896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726022775896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726022775896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726022775896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726022775896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=clk_gen " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=clk_gen\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726022775896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726022775896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726022775896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726022775896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726022775896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726022775896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726022775896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726022775896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726022775896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726022775896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726022775896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726022775896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726022775896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726022775896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726022775896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726022775896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726022775896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726022775896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726022775896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726022775896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726022775896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726022775896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726022775896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726022775896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726022775896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726022775896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726022775896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726022775896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726022775896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726022775896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726022775896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726022775896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726022775896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726022775896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726022775896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726022775896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726022775896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726022775896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726022775896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726022775896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726022775896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726022775896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726022775896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726022775896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726022775896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726022775896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726022775896 ""}  } { { "clk_gen.v" "" { Text "D:/git-repository/fpga_training/vga_image_player/prj/clk_gen.v" 104 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1726022775896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/clk_gen_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/clk_gen_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_gen_altpll " "Found entity 1: clk_gen_altpll" {  } { { "db/clk_gen_altpll.v" "" { Text "D:/git-repository/fpga_training/vga_image_player/prj/db/clk_gen_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726022776018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726022776018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_gen_altpll clk_gen:clk_gen_inst\|altpll:altpll_component\|clk_gen_altpll:auto_generated " "Elaborating entity \"clk_gen_altpll\" for hierarchy \"clk_gen:clk_gen_inst\|altpll:altpll_component\|clk_gen_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726022776018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_ip_img1 rom_ip_img1:rom_ip_img1_inst " "Elaborating entity \"rom_ip_img1\" for hierarchy \"rom_ip_img1:rom_ip_img1_inst\"" {  } { { "../rtl/vga_image_player.v" "rom_ip_img1_inst" { Text "D:/git-repository/fpga_training/vga_image_player/rtl/vga_image_player.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726022776062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram rom_ip_img1:rom_ip_img1_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"rom_ip_img1:rom_ip_img1_inst\|altsyncram:altsyncram_component\"" {  } { { "rom_ip_img1.v" "altsyncram_component" { Text "D:/git-repository/fpga_training/vga_image_player/prj/rom_ip_img1.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726022776228 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rom_ip_img1:rom_ip_img1_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"rom_ip_img1:rom_ip_img1_inst\|altsyncram:altsyncram_component\"" {  } { { "rom_ip_img1.v" "" { Text "D:/git-repository/fpga_training/vga_image_player/prj/rom_ip_img1.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726022776241 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rom_ip_img1:rom_ip_img1_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"rom_ip_img1:rom_ip_img1_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726022776241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726022776241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726022776241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../image1.mif " "Parameter \"init_file\" = \"../image1.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726022776241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726022776241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726022776241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726022776241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 10000 " "Parameter \"numwords_a\" = \"10000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726022776241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726022776241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726022776241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726022776241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726022776241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726022776241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726022776241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726022776241 ""}  } { { "rom_ip_img1.v" "" { Text "D:/git-repository/fpga_training/vga_image_player/prj/rom_ip_img1.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1726022776241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i0c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_i0c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i0c1 " "Found entity 1: altsyncram_i0c1" {  } { { "db/altsyncram_i0c1.tdf" "" { Text "D:/git-repository/fpga_training/vga_image_player/prj/db/altsyncram_i0c1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726022776307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726022776307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_i0c1 rom_ip_img1:rom_ip_img1_inst\|altsyncram:altsyncram_component\|altsyncram_i0c1:auto_generated " "Elaborating entity \"altsyncram_i0c1\" for hierarchy \"rom_ip_img1:rom_ip_img1_inst\|altsyncram:altsyncram_component\|altsyncram_i0c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726022776308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_c8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_c8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_c8a " "Found entity 1: decode_c8a" {  } { { "db/decode_c8a.tdf" "" { Text "D:/git-repository/fpga_training/vga_image_player/prj/db/decode_c8a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726022776387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726022776387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_c8a rom_ip_img1:rom_ip_img1_inst\|altsyncram:altsyncram_component\|altsyncram_i0c1:auto_generated\|decode_c8a:rden_decode " "Elaborating entity \"decode_c8a\" for hierarchy \"rom_ip_img1:rom_ip_img1_inst\|altsyncram:altsyncram_component\|altsyncram_i0c1:auto_generated\|decode_c8a:rden_decode\"" {  } { { "db/altsyncram_i0c1.tdf" "rden_decode" { Text "D:/git-repository/fpga_training/vga_image_player/prj/db/altsyncram_i0c1.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726022776388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_3nb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_3nb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_3nb " "Found entity 1: mux_3nb" {  } { { "db/mux_3nb.tdf" "" { Text "D:/git-repository/fpga_training/vga_image_player/prj/db/mux_3nb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726022776465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726022776465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_3nb rom_ip_img1:rom_ip_img1_inst\|altsyncram:altsyncram_component\|altsyncram_i0c1:auto_generated\|mux_3nb:mux2 " "Elaborating entity \"mux_3nb\" for hierarchy \"rom_ip_img1:rom_ip_img1_inst\|altsyncram:altsyncram_component\|altsyncram_i0c1:auto_generated\|mux_3nb:mux2\"" {  } { { "db/altsyncram_i0c1.tdf" "mux2" { Text "D:/git-repository/fpga_training/vga_image_player/prj/db/altsyncram_i0c1.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726022776466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_ip_img2 rom_ip_img2:rom_ip_img2_inst " "Elaborating entity \"rom_ip_img2\" for hierarchy \"rom_ip_img2:rom_ip_img2_inst\"" {  } { { "../rtl/vga_image_player.v" "rom_ip_img2_inst" { Text "D:/git-repository/fpga_training/vga_image_player/rtl/vga_image_player.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726022776498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram rom_ip_img2:rom_ip_img2_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"rom_ip_img2:rom_ip_img2_inst\|altsyncram:altsyncram_component\"" {  } { { "rom_ip_img2.v" "altsyncram_component" { Text "D:/git-repository/fpga_training/vga_image_player/prj/rom_ip_img2.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726022776546 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rom_ip_img2:rom_ip_img2_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"rom_ip_img2:rom_ip_img2_inst\|altsyncram:altsyncram_component\"" {  } { { "rom_ip_img2.v" "" { Text "D:/git-repository/fpga_training/vga_image_player/prj/rom_ip_img2.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726022776561 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rom_ip_img2:rom_ip_img2_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"rom_ip_img2:rom_ip_img2_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726022776561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726022776561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726022776561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../image2.mif " "Parameter \"init_file\" = \"../image2.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726022776561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726022776561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726022776561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726022776561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 19200 " "Parameter \"numwords_a\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726022776561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726022776561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726022776561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726022776561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726022776561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726022776561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726022776561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726022776561 ""}  } { { "rom_ip_img2.v" "" { Text "D:/git-repository/fpga_training/vga_image_player/prj/rom_ip_img2.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1726022776561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v0c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_v0c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v0c1 " "Found entity 1: altsyncram_v0c1" {  } { { "db/altsyncram_v0c1.tdf" "" { Text "D:/git-repository/fpga_training/vga_image_player/prj/db/altsyncram_v0c1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726022776629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726022776629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_v0c1 rom_ip_img2:rom_ip_img2_inst\|altsyncram:altsyncram_component\|altsyncram_v0c1:auto_generated " "Elaborating entity \"altsyncram_v0c1\" for hierarchy \"rom_ip_img2:rom_ip_img2_inst\|altsyncram:altsyncram_component\|altsyncram_v0c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726022776630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_e8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_e8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_e8a " "Found entity 1: decode_e8a" {  } { { "db/decode_e8a.tdf" "" { Text "D:/git-repository/fpga_training/vga_image_player/prj/db/decode_e8a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726022776706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726022776706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_e8a rom_ip_img2:rom_ip_img2_inst\|altsyncram:altsyncram_component\|altsyncram_v0c1:auto_generated\|decode_e8a:rden_decode " "Elaborating entity \"decode_e8a\" for hierarchy \"rom_ip_img2:rom_ip_img2_inst\|altsyncram:altsyncram_component\|altsyncram_v0c1:auto_generated\|decode_e8a:rden_decode\"" {  } { { "db/altsyncram_v0c1.tdf" "rden_decode" { Text "D:/git-repository/fpga_training/vga_image_player/prj/db/altsyncram_v0c1.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726022776706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5nb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_5nb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5nb " "Found entity 1: mux_5nb" {  } { { "db/mux_5nb.tdf" "" { Text "D:/git-repository/fpga_training/vga_image_player/prj/db/mux_5nb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726022776781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726022776781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5nb rom_ip_img2:rom_ip_img2_inst\|altsyncram:altsyncram_component\|altsyncram_v0c1:auto_generated\|mux_5nb:mux2 " "Elaborating entity \"mux_5nb\" for hierarchy \"rom_ip_img2:rom_ip_img2_inst\|altsyncram:altsyncram_component\|altsyncram_v0c1:auto_generated\|mux_5nb:mux2\"" {  } { { "db/altsyncram_v0c1.tdf" "mux2" { Text "D:/git-repository/fpga_training/vga_image_player/prj/db/altsyncram_v0c1.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726022776782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_ip_img3 rom_ip_img3:rom_ip_img3_inst " "Elaborating entity \"rom_ip_img3\" for hierarchy \"rom_ip_img3:rom_ip_img3_inst\"" {  } { { "../rtl/vga_image_player.v" "rom_ip_img3_inst" { Text "D:/git-repository/fpga_training/vga_image_player/rtl/vga_image_player.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726022776844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram rom_ip_img3:rom_ip_img3_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"rom_ip_img3:rom_ip_img3_inst\|altsyncram:altsyncram_component\"" {  } { { "rom_ip_img3.v" "altsyncram_component" { Text "D:/git-repository/fpga_training/vga_image_player/prj/rom_ip_img3.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726022776882 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rom_ip_img3:rom_ip_img3_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"rom_ip_img3:rom_ip_img3_inst\|altsyncram:altsyncram_component\"" {  } { { "rom_ip_img3.v" "" { Text "D:/git-repository/fpga_training/vga_image_player/prj/rom_ip_img3.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726022776899 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rom_ip_img3:rom_ip_img3_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"rom_ip_img3:rom_ip_img3_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726022776899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726022776899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726022776899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../image3.mif " "Parameter \"init_file\" = \"../image3.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726022776899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726022776899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726022776899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726022776899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 10000 " "Parameter \"numwords_a\" = \"10000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726022776899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726022776899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726022776899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726022776899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726022776899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726022776899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726022776899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726022776899 ""}  } { { "rom_ip_img3.v" "" { Text "D:/git-repository/fpga_training/vga_image_player/prj/rom_ip_img3.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1726022776899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_k0c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_k0c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_k0c1 " "Found entity 1: altsyncram_k0c1" {  } { { "db/altsyncram_k0c1.tdf" "" { Text "D:/git-repository/fpga_training/vga_image_player/prj/db/altsyncram_k0c1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726022776966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726022776966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_k0c1 rom_ip_img3:rom_ip_img3_inst\|altsyncram:altsyncram_component\|altsyncram_k0c1:auto_generated " "Elaborating entity \"altsyncram_k0c1\" for hierarchy \"rom_ip_img3:rom_ip_img3_inst\|altsyncram:altsyncram_component\|altsyncram_k0c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726022776966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zoom_level zoom_level:zoom_level_inst " "Elaborating entity \"zoom_level\" for hierarchy \"zoom_level:zoom_level_inst\"" {  } { { "../rtl/vga_image_player.v" "zoom_level_inst" { Text "D:/git-repository/fpga_training/vga_image_player/rtl/vga_image_player.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726022777013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "img_select img_select:img_select_inst " "Elaborating entity \"img_select\" for hierarchy \"img_select:img_select_inst\"" {  } { { "../rtl/vga_image_player.v" "img_select_inst" { Text "D:/git-repository/fpga_training/vga_image_player/rtl/vga_image_player.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726022777032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_ctrl vga_ctrl:vga_ctrl_inst " "Elaborating entity \"vga_ctrl\" for hierarchy \"vga_ctrl:vga_ctrl_inst\"" {  } { { "../rtl/vga_image_player.v" "vga_ctrl_inst" { Text "D:/git-repository/fpga_training/vga_image_player/rtl/vga_image_player.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726022777050 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 vga_ctrl.v(61) " "Verilog HDL assignment warning at vga_ctrl.v(61): truncated value with size 32 to match size of target (11)" {  } { { "../rtl/vga_ctrl.v" "" { Text "D:/git-repository/fpga_training/vga_image_player/rtl/vga_ctrl.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726022777061 "|vga_image_player|vga_ctrl:vga_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 vga_ctrl.v(62) " "Verilog HDL assignment warning at vga_ctrl.v(62): truncated value with size 32 to match size of target (11)" {  } { { "../rtl/vga_ctrl.v" "" { Text "D:/git-repository/fpga_training/vga_image_player/rtl/vga_ctrl.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726022777062 "|vga_image_player|vga_ctrl:vga_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_ctrl.v(63) " "Verilog HDL assignment warning at vga_ctrl.v(63): truncated value with size 32 to match size of target (10)" {  } { { "../rtl/vga_ctrl.v" "" { Text "D:/git-repository/fpga_training/vga_image_player/rtl/vga_ctrl.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726022777062 "|vga_image_player|vga_ctrl:vga_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_ctrl.v(64) " "Verilog HDL assignment warning at vga_ctrl.v(64): truncated value with size 32 to match size of target (10)" {  } { { "../rtl/vga_ctrl.v" "" { Text "D:/git-repository/fpga_training/vga_image_player/rtl/vga_ctrl.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726022777062 "|vga_image_player|vga_ctrl:vga_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 vga_ctrl.v(84) " "Verilog HDL assignment warning at vga_ctrl.v(84): truncated value with size 32 to match size of target (16)" {  } { { "../rtl/vga_ctrl.v" "" { Text "D:/git-repository/fpga_training/vga_image_player/rtl/vga_ctrl.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726022777063 "|vga_image_player|vga_ctrl:vga_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 vga_ctrl.v(86) " "Verilog HDL assignment warning at vga_ctrl.v(86): truncated value with size 32 to match size of target (16)" {  } { { "../rtl/vga_ctrl.v" "" { Text "D:/git-repository/fpga_training/vga_image_player/rtl/vga_ctrl.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726022777064 "|vga_image_player|vga_ctrl:vga_ctrl_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_filter key_filter:key_filter_inst1 " "Elaborating entity \"key_filter\" for hierarchy \"key_filter:key_filter_inst1\"" {  } { { "../rtl/vga_image_player.v" "key_filter_inst1" { Text "D:/git-repository/fpga_training/vga_image_player/rtl/vga_image_player.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726022777107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pulse_cnt pulse_cnt:pulse_cnt_inst " "Elaborating entity \"pulse_cnt\" for hierarchy \"pulse_cnt:pulse_cnt_inst\"" {  } { { "../rtl/vga_image_player.v" "pulse_cnt_inst" { Text "D:/git-repository/fpga_training/vga_image_player/rtl/vga_image_player.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726022777125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_toggle key_toggle:key_toggle_inst1 " "Elaborating entity \"key_toggle\" for hierarchy \"key_toggle:key_toggle_inst1\"" {  } { { "../rtl/vga_image_player.v" "key_toggle_inst1" { Text "D:/git-repository/fpga_training/vga_image_player/rtl/vga_image_player.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726022777142 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "vga_ctrl:vga_ctrl_inst\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"vga_ctrl:vga_ctrl_inst\|Mult1\"" {  } { { "../rtl/vga_ctrl.v" "Mult1" { Text "D:/git-repository/fpga_training/vga_image_player/rtl/vga_ctrl.v" 86 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1726022777891 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "vga_ctrl:vga_ctrl_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"vga_ctrl:vga_ctrl_inst\|Mult0\"" {  } { { "../rtl/vga_ctrl.v" "Mult0" { Text "D:/git-repository/fpga_training/vga_image_player/rtl/vga_ctrl.v" 84 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1726022777891 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1726022777891 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_ctrl:vga_ctrl_inst\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"vga_ctrl:vga_ctrl_inst\|lpm_mult:Mult1\"" {  } { { "../rtl/vga_ctrl.v" "" { Text "D:/git-repository/fpga_training/vga_image_player/rtl/vga_ctrl.v" 86 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726022778051 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_ctrl:vga_ctrl_inst\|lpm_mult:Mult1 " "Instantiated megafunction \"vga_ctrl:vga_ctrl_inst\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 15 " "Parameter \"LPM_WIDTHA\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726022778051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726022778051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726022778051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726022778051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726022778051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726022778051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726022778051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726022778051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726022778051 ""}  } { { "../rtl/vga_ctrl.v" "" { Text "D:/git-repository/fpga_training/vga_image_player/rtl/vga_ctrl.v" 86 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1726022778051 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga_ctrl:vga_ctrl_inst\|lpm_mult:Mult1\|multcore:mult_core vga_ctrl:vga_ctrl_inst\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"vga_ctrl:vga_ctrl_inst\|lpm_mult:Mult1\|multcore:mult_core\", which is child of megafunction instantiation \"vga_ctrl:vga_ctrl_inst\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "d:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "../rtl/vga_ctrl.v" "" { Text "D:/git-repository/fpga_training/vga_image_player/rtl/vga_ctrl.v" 86 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726022778158 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga_ctrl:vga_ctrl_inst\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder vga_ctrl:vga_ctrl_inst\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"vga_ctrl:vga_ctrl_inst\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"vga_ctrl:vga_ctrl_inst\|lpm_mult:Mult1\"" {  } { { "multcore.tdf" "" { Text "d:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "../rtl/vga_ctrl.v" "" { Text "D:/git-repository/fpga_training/vga_image_player/rtl/vga_ctrl.v" 86 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726022778215 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga_ctrl:vga_ctrl_inst\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] vga_ctrl:vga_ctrl_inst\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"vga_ctrl:vga_ctrl_inst\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"vga_ctrl:vga_ctrl_inst\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "d:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "../rtl/vga_ctrl.v" "" { Text "D:/git-repository/fpga_training/vga_image_player/rtl/vga_ctrl.v" 86 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726022778285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_kgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_kgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_kgh " "Found entity 1: add_sub_kgh" {  } { { "db/add_sub_kgh.tdf" "" { Text "D:/git-repository/fpga_training/vga_image_player/prj/db/add_sub_kgh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726022778344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726022778344 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga_ctrl:vga_ctrl_inst\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add vga_ctrl:vga_ctrl_inst\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"vga_ctrl:vga_ctrl_inst\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"vga_ctrl:vga_ctrl_inst\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "d:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "../rtl/vga_ctrl.v" "" { Text "D:/git-repository/fpga_training/vga_image_player/rtl/vga_ctrl.v" 86 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726022778430 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga_ctrl:vga_ctrl_inst\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] vga_ctrl:vga_ctrl_inst\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"vga_ctrl:vga_ctrl_inst\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"vga_ctrl:vga_ctrl_inst\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "d:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "../rtl/vga_ctrl.v" "" { Text "D:/git-repository/fpga_training/vga_image_player/rtl/vga_ctrl.v" 86 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726022778448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ogh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ogh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ogh " "Found entity 1: add_sub_ogh" {  } { { "db/add_sub_ogh.tdf" "" { Text "D:/git-repository/fpga_training/vga_image_player/prj/db/add_sub_ogh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726022778508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726022778508 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga_ctrl:vga_ctrl_inst\|lpm_mult:Mult1\|altshift:external_latency_ffs vga_ctrl:vga_ctrl_inst\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"vga_ctrl:vga_ctrl_inst\|lpm_mult:Mult1\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"vga_ctrl:vga_ctrl_inst\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "d:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "../rtl/vga_ctrl.v" "" { Text "D:/git-repository/fpga_training/vga_image_player/rtl/vga_ctrl.v" 86 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726022778601 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1726022778956 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/key_filter.v" "" { Text "D:/git-repository/fpga_training/vga_image_player/rtl/key_filter.v" 8 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1726022778988 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1726022778989 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "img_select:img_select_inst\|q\[0\] img_select:img_select_inst\|q\[0\]~_emulated img_select:img_select_inst\|q\[0\]~1 " "Register \"img_select:img_select_inst\|q\[0\]\" is converted into an equivalent circuit using register \"img_select:img_select_inst\|q\[0\]~_emulated\" and latch \"img_select:img_select_inst\|q\[0\]~1\"" {  } { { "../rtl/img_select.v" "" { Text "D:/git-repository/fpga_training/vga_image_player/rtl/img_select.v" 14 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1726022778989 "|vga_image_player|img_select:img_select_inst|q[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "img_select:img_select_inst\|q\[1\] img_select:img_select_inst\|q\[1\]~_emulated img_select:img_select_inst\|q\[1\]~5 " "Register \"img_select:img_select_inst\|q\[1\]\" is converted into an equivalent circuit using register \"img_select:img_select_inst\|q\[1\]~_emulated\" and latch \"img_select:img_select_inst\|q\[1\]~5\"" {  } { { "../rtl/img_select.v" "" { Text "D:/git-repository/fpga_training/vga_image_player/rtl/img_select.v" 14 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1726022778989 "|vga_image_player|img_select:img_select_inst|q[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "img_select:img_select_inst\|q\[2\] img_select:img_select_inst\|q\[2\]~_emulated img_select:img_select_inst\|q\[2\]~9 " "Register \"img_select:img_select_inst\|q\[2\]\" is converted into an equivalent circuit using register \"img_select:img_select_inst\|q\[2\]~_emulated\" and latch \"img_select:img_select_inst\|q\[2\]~9\"" {  } { { "../rtl/img_select.v" "" { Text "D:/git-repository/fpga_training/vga_image_player/rtl/img_select.v" 14 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1726022778989 "|vga_image_player|img_select:img_select_inst|q[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "img_select:img_select_inst\|q\[3\] img_select:img_select_inst\|q\[3\]~_emulated img_select:img_select_inst\|q\[3\]~13 " "Register \"img_select:img_select_inst\|q\[3\]\" is converted into an equivalent circuit using register \"img_select:img_select_inst\|q\[3\]~_emulated\" and latch \"img_select:img_select_inst\|q\[3\]~13\"" {  } { { "../rtl/img_select.v" "" { Text "D:/git-repository/fpga_training/vga_image_player/rtl/img_select.v" 14 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1726022778989 "|vga_image_player|img_select:img_select_inst|q[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "img_select:img_select_inst\|q\[4\] img_select:img_select_inst\|q\[4\]~_emulated img_select:img_select_inst\|q\[4\]~17 " "Register \"img_select:img_select_inst\|q\[4\]\" is converted into an equivalent circuit using register \"img_select:img_select_inst\|q\[4\]~_emulated\" and latch \"img_select:img_select_inst\|q\[4\]~17\"" {  } { { "../rtl/img_select.v" "" { Text "D:/git-repository/fpga_training/vga_image_player/rtl/img_select.v" 14 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1726022778989 "|vga_image_player|img_select:img_select_inst|q[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "img_select:img_select_inst\|q\[5\] img_select:img_select_inst\|q\[5\]~_emulated img_select:img_select_inst\|q\[5\]~21 " "Register \"img_select:img_select_inst\|q\[5\]\" is converted into an equivalent circuit using register \"img_select:img_select_inst\|q\[5\]~_emulated\" and latch \"img_select:img_select_inst\|q\[5\]~21\"" {  } { { "../rtl/img_select.v" "" { Text "D:/git-repository/fpga_training/vga_image_player/rtl/img_select.v" 14 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1726022778989 "|vga_image_player|img_select:img_select_inst|q[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "img_select:img_select_inst\|q\[6\] img_select:img_select_inst\|q\[6\]~_emulated img_select:img_select_inst\|q\[6\]~25 " "Register \"img_select:img_select_inst\|q\[6\]\" is converted into an equivalent circuit using register \"img_select:img_select_inst\|q\[6\]~_emulated\" and latch \"img_select:img_select_inst\|q\[6\]~25\"" {  } { { "../rtl/img_select.v" "" { Text "D:/git-repository/fpga_training/vga_image_player/rtl/img_select.v" 14 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1726022778989 "|vga_image_player|img_select:img_select_inst|q[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "img_select:img_select_inst\|q\[7\] img_select:img_select_inst\|q\[7\]~_emulated img_select:img_select_inst\|q\[7\]~29 " "Register \"img_select:img_select_inst\|q\[7\]\" is converted into an equivalent circuit using register \"img_select:img_select_inst\|q\[7\]~_emulated\" and latch \"img_select:img_select_inst\|q\[7\]~29\"" {  } { { "../rtl/img_select.v" "" { Text "D:/git-repository/fpga_training/vga_image_player/rtl/img_select.v" 14 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1726022778989 "|vga_image_player|img_select:img_select_inst|q[7]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1726022778989 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1726022779419 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1726022780825 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726022780825 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "681 " "Implemented 681 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1726022781215 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1726022781215 ""} { "Info" "ICUT_CUT_TM_LCELLS" "609 " "Implemented 609 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1726022781215 ""} { "Info" "ICUT_CUT_TM_RAMS" "56 " "Implemented 56 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1726022781215 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1726022781215 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1726022781215 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4858 " "Peak virtual memory: 4858 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1726022781255 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 11 10:46:21 2024 " "Processing ended: Wed Sep 11 10:46:21 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1726022781255 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1726022781255 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1726022781255 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1726022781255 ""}
