\hypertarget{group__CLK__MGR}{}\section{The Clock Manager A\+PI}
\label{group__CLK__MGR}\index{The Clock Manager API@{The Clock Manager API}}
\subsection*{Modules}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{group__CLK__MGR__FREQ}{Clock Frequency Control}}
\item 
\mbox{\hyperlink{group__CLK__MGR__GATE}{Clock Gating Control}}
\item 
\mbox{\hyperlink{group__CLK__MGR__GROUP__CFG}{Clock Group Configuration}}
\item 
\mbox{\hyperlink{group__CLK__MGR__INT}{Clock Manager Interrupt Management}}
\item 
\mbox{\hyperlink{group__CLK__MGR__STATUS}{Clock Manager Status}}
\item 
\mbox{\hyperlink{group__CLK__MGR__CLK__SEL}{Clock Source Selection}}
\item 
\mbox{\hyperlink{group__CLK__MGR__BYPASS}{P\+L\+L Bypass Control}}
\item 
\mbox{\hyperlink{group__CLK__MGR__SAFE__MODE}{Safe Mode Options}}
\end{DoxyCompactItemize}
\subsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
typedef uint32\+\_\+t \mbox{\hyperlink{group__CLK__MGR_gaa32fe6dfaa6def16098e0039eb336383}{alt\+\_\+freq\+\_\+t}}
\item 
typedef enum \mbox{\hyperlink{group__CLK__MGR_ga931510957187a22cb4e6adef8d9d105a}{A\+L\+T\+\_\+\+C\+L\+K\+\_\+e}} \mbox{\hyperlink{group__CLK__MGR_ga4cdb80e84284365fe3d47c2f8050b13d}{A\+L\+T\+\_\+\+C\+L\+K\+\_\+t}}
\end{DoxyCompactItemize}
\subsection*{Enumerations}
\begin{DoxyCompactItemize}
\item 
enum \mbox{\hyperlink{group__CLK__MGR_ga931510957187a22cb4e6adef8d9d105a}{A\+L\+T\+\_\+\+C\+L\+K\+\_\+e}} \{ \newline
\mbox{\hyperlink{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aaa2f619b461c4eb42162ee91aaa330c3f}{A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+I\+N\+\_\+\+P\+I\+N\+\_\+\+O\+S\+C1}}, 
\mbox{\hyperlink{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aae7c24ec877ed3e161d459b85d474dd34}{A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+I\+N\+\_\+\+P\+I\+N\+\_\+\+O\+S\+C2}}, 
{\bfseries A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+F2\+H\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+R\+EF}, 
{\bfseries A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+F2\+H\+\_\+\+S\+D\+R\+A\+M\+\_\+\+R\+EF}, 
\newline
\mbox{\hyperlink{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aa43af2e26cf00f389b934c80824adbd16}{A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+I\+N\+\_\+\+P\+I\+N\+\_\+\+J\+T\+AG}}, 
\mbox{\hyperlink{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aafb240157977b218d3046eead72d771c6}{A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+I\+N\+\_\+\+P\+I\+N\+\_\+\+U\+L\+P\+I0}}, 
\mbox{\hyperlink{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aa799fb5f081730851ad91a2eb96308c8a}{A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+I\+N\+\_\+\+P\+I\+N\+\_\+\+U\+L\+P\+I1}}, 
\mbox{\hyperlink{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aa032cc58f78b9e3b5698b43bce2da547a}{A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+I\+N\+\_\+\+P\+I\+N\+\_\+\+E\+M\+A\+C0\+\_\+\+RX}}, 
\newline
\mbox{\hyperlink{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aae9008c63eced19a2ce1e92ab2b43c2dd}{A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+I\+N\+\_\+\+P\+I\+N\+\_\+\+E\+M\+A\+C1\+\_\+\+RX}}, 
\mbox{\hyperlink{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aa7d46a872d96624605073ef8806987cd2}{A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+M\+A\+I\+N\+\_\+\+P\+LL}}, 
\mbox{\hyperlink{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aa55ae616dcccaeb6f53f865d68ebcd9d6}{A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+P\+E\+R\+I\+P\+H\+E\+R\+A\+L\+\_\+\+P\+LL}}, 
\mbox{\hyperlink{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aac42c9f6c8286dd5232cc56de95f1ec48}{A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+S\+D\+R\+A\+M\+\_\+\+P\+LL}}, 
\newline
\mbox{\hyperlink{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aa04437147392f88c0d6fcdfe38cec087c}{A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+O\+S\+C1}}, 
\mbox{\hyperlink{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aa5ba87bf06759a9e82600f026faf18c90}{A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+M\+A\+I\+N\+\_\+\+P\+L\+L\+\_\+\+C0}}, 
\mbox{\hyperlink{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aaf28f9a412efd3d9a98f0c2bc4bf9eb50}{A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+M\+A\+I\+N\+\_\+\+P\+L\+L\+\_\+\+C1}}, 
\mbox{\hyperlink{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aa998911a1692f31cd3be9b71d8fcb15f0}{A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+M\+A\+I\+N\+\_\+\+P\+L\+L\+\_\+\+C2}}, 
\newline
\mbox{\hyperlink{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aa326c0c578a771fde8f5e637c187968cf}{A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+M\+A\+I\+N\+\_\+\+P\+L\+L\+\_\+\+C3}}, 
\mbox{\hyperlink{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aa3bafbea54aed4f47a6062e14e498e5ae}{A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+M\+A\+I\+N\+\_\+\+P\+L\+L\+\_\+\+C4}}, 
\mbox{\hyperlink{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aa07586d4f6234b5c7ee4c90ab83d09d63}{A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+M\+A\+I\+N\+\_\+\+P\+L\+L\+\_\+\+C5}}, 
\mbox{\hyperlink{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aacea09e96c019296af5a8bc1441a81714}{A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+M\+PU}}, 
\newline
\mbox{\hyperlink{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aa549a44f80f5d518015769cb5e0cef6de}{A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+M\+P\+U\+\_\+\+L2\+\_\+\+R\+AM}}, 
\mbox{\hyperlink{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aa22932c76d0ad16e26c81ce1c433346c7}{A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+M\+P\+U\+\_\+\+P\+E\+R\+I\+PH}}, 
\mbox{\hyperlink{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aa794c33400f5e206e95079cf7d73ff1e7}{A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+L3\+\_\+\+M\+A\+IN}}, 
\mbox{\hyperlink{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aa4d370e8f3d506ebe65098e6d6a4e101a}{A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+L3\+\_\+\+MP}}, 
\newline
\mbox{\hyperlink{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aa6aec0b0dcd8ab4555ae3979a422042e0}{A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+L3\+\_\+\+SP}}, 
\mbox{\hyperlink{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aae10fa4530d5608ddf7b20e590755151c}{A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+L4\+\_\+\+M\+A\+IN}}, 
\mbox{\hyperlink{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aad5a16f89c7757b7050b4cfb244b45bf5}{A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+L4\+\_\+\+MP}}, 
\mbox{\hyperlink{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aae9f1cc0f4be2861d830cb5e38daec823}{A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+L4\+\_\+\+SP}}, 
\newline
\mbox{\hyperlink{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aab36de76ff68402765bac48a552c40dbc}{A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+D\+B\+G\+\_\+\+B\+A\+SE}}, 
\mbox{\hyperlink{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aa1a6749f7340d12446892bec489e1554d}{A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+D\+B\+G\+\_\+\+AT}}, 
\mbox{\hyperlink{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aaa02039589049f04be1e8c9ecf230a3db}{A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+D\+B\+G\+\_\+\+T\+R\+A\+CE}}, 
\mbox{\hyperlink{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aa1da1b91ef0bfce03fb89351672f3f6f2}{A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+D\+B\+G\+\_\+\+T\+I\+M\+ER}}, 
\newline
\mbox{\hyperlink{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aa34d4d0fd365466b4aa73414e15c3868e}{A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+D\+BG}}, 
\mbox{\hyperlink{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aad64b17d501663d720ab8897f33fbbc93}{A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+M\+A\+I\+N\+\_\+\+Q\+S\+PI}}, 
\mbox{\hyperlink{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aacb44c56873677e5fdb11ece686971a4d}{A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+M\+A\+I\+N\+\_\+\+N\+A\+N\+D\+\_\+\+S\+D\+M\+MC}}, 
\mbox{\hyperlink{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aa4ba9537982e6aa158c3fb32aaa435ed4}{A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+C\+FG}}, 
\newline
\mbox{\hyperlink{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aa6d9572d6aa64deb7f31f9e102b0a9aed}{A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+H2\+F\+\_\+\+U\+S\+E\+R0}}, 
\mbox{\hyperlink{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aafab623c5c56954dd4666b263f7bbe23b}{A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+P\+E\+R\+I\+P\+H\+E\+R\+A\+L\+\_\+\+P\+L\+L\+\_\+\+C0}}, 
\mbox{\hyperlink{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aa24c2c8033ca3aa033561256635866554}{A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+P\+E\+R\+I\+P\+H\+E\+R\+A\+L\+\_\+\+P\+L\+L\+\_\+\+C1}}, 
\mbox{\hyperlink{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aa30464de4462265eeb5761e6d6eee4d57}{A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+P\+E\+R\+I\+P\+H\+E\+R\+A\+L\+\_\+\+P\+L\+L\+\_\+\+C2}}, 
\newline
\mbox{\hyperlink{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aabeeca05bf0c60934e1643ae507e581f6}{A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+P\+E\+R\+I\+P\+H\+E\+R\+A\+L\+\_\+\+P\+L\+L\+\_\+\+C3}}, 
\mbox{\hyperlink{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aa484db9c9b746d0b62997c0d4f43edf06}{A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+P\+E\+R\+I\+P\+H\+E\+R\+A\+L\+\_\+\+P\+L\+L\+\_\+\+C4}}, 
\mbox{\hyperlink{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aaf6f90fa56501f8d1f5d66ce2074d90ae}{A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+P\+E\+R\+I\+P\+H\+E\+R\+A\+L\+\_\+\+P\+L\+L\+\_\+\+C5}}, 
\mbox{\hyperlink{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aaede4cae44a6019172ef045080bbaa253}{A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+U\+S\+B\+\_\+\+MP}}, 
\newline
\mbox{\hyperlink{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aa06760c60784324f2de1b671cfe52e7ae}{A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+S\+P\+I\+\_\+M}}, 
\mbox{\hyperlink{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aa55d3c910e7cbf5afed8fea4a5a9b20d0}{A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+Q\+S\+PI}}, 
\mbox{\hyperlink{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aa039e968e7627ff975889fc414bc15348}{A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+N\+A\+N\+D\+\_\+X}}, 
\mbox{\hyperlink{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aadde3fd5d765b2956d39ffeac850506f6}{A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+N\+A\+ND}}, 
\newline
\mbox{\hyperlink{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aa957ce13f7690015fb50b71ee8be8bfa3}{A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+S\+D\+M\+MC}}, 
\mbox{\hyperlink{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aac2b5aedbc5be416383907bedd10467e6}{A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+E\+M\+A\+C0}}, 
\mbox{\hyperlink{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aa59996c24af7a3889ef493a43ce06d840}{A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+E\+M\+A\+C1}}, 
\mbox{\hyperlink{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aa04284165b1f2151b09e06703bf38af02}{A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+C\+A\+N0}}, 
\newline
\mbox{\hyperlink{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aad9057970c5885b4040d5d2c92a097a14}{A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+C\+A\+N1}}, 
\mbox{\hyperlink{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aa5d2afdc34b969d0401187df235798d9d}{A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+G\+P\+I\+O\+\_\+\+DB}}, 
\mbox{\hyperlink{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aad4c9252c4c92dc8710314e4b6ffc2844}{A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+H2\+F\+\_\+\+U\+S\+E\+R1}}, 
\mbox{\hyperlink{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aad31aa2aef1d49588cafac8a830bd95e2}{A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+S\+D\+R\+A\+M\+\_\+\+P\+L\+L\+\_\+\+C0}}, 
\newline
\mbox{\hyperlink{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aa57220566e5d066b02eb416d6d9ead1f8}{A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+S\+D\+R\+A\+M\+\_\+\+P\+L\+L\+\_\+\+C1}}, 
\mbox{\hyperlink{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aa6392af19990ff5ee32971ac9fccf70a4}{A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+S\+D\+R\+A\+M\+\_\+\+P\+L\+L\+\_\+\+C2}}, 
\mbox{\hyperlink{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aa2e810fe19d944f7a003803d20e8dd0e0}{A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+S\+D\+R\+A\+M\+\_\+\+P\+L\+L\+\_\+\+C3}}, 
\mbox{\hyperlink{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aaae5784c47fa355bf2b00f9eb51ce58f0}{A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+S\+D\+R\+A\+M\+\_\+\+P\+L\+L\+\_\+\+C4}}, 
\newline
\mbox{\hyperlink{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aa55722ca2fc6796a013c52d1042b6730a}{A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+S\+D\+R\+A\+M\+\_\+\+P\+L\+L\+\_\+\+C5}}, 
\mbox{\hyperlink{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aaf8b59a6b25637d9a6b3100b4943f5985}{A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+D\+D\+R\+\_\+\+D\+QS}}, 
\mbox{\hyperlink{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aa112e3115d9c2947eb5eeccb07c7ff32e}{A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+D\+D\+R\+\_\+2\+X\+\_\+\+D\+QS}}, 
\mbox{\hyperlink{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aaf95c0f0333336252f7475631a93cebaf}{A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+D\+D\+R\+\_\+\+DQ}}, 
\newline
\mbox{\hyperlink{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aa8ebb41ca56d6c3f9ab7aee6680ac2301}{A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+H2\+F\+\_\+\+U\+S\+E\+R2}}, 
\mbox{\hyperlink{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aaa522a01e7e0665211ad9c25241c59dd7}{A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T\+\_\+\+P\+I\+N\+\_\+\+E\+M\+A\+C0\+\_\+\+TX}}, 
\mbox{\hyperlink{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aa1401fe041a943875cf74a7260ad92d16}{A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T\+\_\+\+P\+I\+N\+\_\+\+E\+M\+A\+C1\+\_\+\+TX}}, 
\mbox{\hyperlink{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aa0da703b9ca5f7a94c231d9ec53875b89}{A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T\+\_\+\+P\+I\+N\+\_\+\+S\+D\+M\+MC}}, 
\newline
\mbox{\hyperlink{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aadeb5a19337af2ef63daac47acbde3731}{A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T\+\_\+\+P\+I\+N\+\_\+\+I2\+C0\+\_\+\+S\+CL}}, 
\mbox{\hyperlink{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aa0e1622f45dcdcf4fc326f86d859b23b0}{A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T\+\_\+\+P\+I\+N\+\_\+\+I2\+C1\+\_\+\+S\+CL}}, 
\mbox{\hyperlink{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aab111c141fc4175b17337b50be2eb9446}{A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T\+\_\+\+P\+I\+N\+\_\+\+I2\+C2\+\_\+\+S\+CL}}, 
\mbox{\hyperlink{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aad0f7812013eff5a44d15e4982163b56c}{A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T\+\_\+\+P\+I\+N\+\_\+\+I2\+C3\+\_\+\+S\+CL}}, 
\newline
\mbox{\hyperlink{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aa46b4e89bbeca87c4933d2554adf9ee02}{A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T\+\_\+\+P\+I\+N\+\_\+\+S\+P\+I\+M0}}, 
\mbox{\hyperlink{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aac2401d3cd2b06aa955045ee5b541ec39}{A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T\+\_\+\+P\+I\+N\+\_\+\+S\+P\+I\+M1}}, 
\mbox{\hyperlink{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aa83c6d03906f409e2a59ce66c14c125af}{A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T\+\_\+\+P\+I\+N\+\_\+\+Q\+S\+PI}}, 
{\bfseries A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+U\+N\+K\+N\+O\+WN}
 \}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
This module defines the Clock Manager A\+PI for accessing, configuring, and controlling the H\+PS clock resources. 

\subsection{Typedef Documentation}
\mbox{\Hypertarget{group__CLK__MGR_ga4cdb80e84284365fe3d47c2f8050b13d}\label{group__CLK__MGR_ga4cdb80e84284365fe3d47c2f8050b13d}} 
\index{The Clock Manager API@{The Clock Manager API}!ALT\_CLK\_t@{ALT\_CLK\_t}}
\index{ALT\_CLK\_t@{ALT\_CLK\_t}!The Clock Manager API@{The Clock Manager API}}
\subsubsection{\texorpdfstring{ALT\_CLK\_t}{ALT\_CLK\_t}}
{\footnotesize\ttfamily typedef enum \mbox{\hyperlink{group__CLK__MGR_ga931510957187a22cb4e6adef8d9d105a}{A\+L\+T\+\_\+\+C\+L\+K\+\_\+e}}  \mbox{\hyperlink{group__CLK__MGR_ga4cdb80e84284365fe3d47c2f8050b13d}{A\+L\+T\+\_\+\+C\+L\+K\+\_\+t}}}

This type definition enumerates the names of the clock and P\+LL resources managed by the Clock Manager. \mbox{\Hypertarget{group__CLK__MGR_gaa32fe6dfaa6def16098e0039eb336383}\label{group__CLK__MGR_gaa32fe6dfaa6def16098e0039eb336383}} 
\index{The Clock Manager API@{The Clock Manager API}!alt\_freq\_t@{alt\_freq\_t}}
\index{alt\_freq\_t@{alt\_freq\_t}!The Clock Manager API@{The Clock Manager API}}
\subsubsection{\texorpdfstring{alt\_freq\_t}{alt\_freq\_t}}
{\footnotesize\ttfamily typedef uint32\+\_\+t \mbox{\hyperlink{group__CLK__MGR_gaa32fe6dfaa6def16098e0039eb336383}{alt\+\_\+freq\+\_\+t}}}

This type definition is an opaque type definition for clock frequency values in Hz. 

\subsection{Enumeration Type Documentation}
\mbox{\Hypertarget{group__CLK__MGR_ga931510957187a22cb4e6adef8d9d105a}\label{group__CLK__MGR_ga931510957187a22cb4e6adef8d9d105a}} 
\index{The Clock Manager API@{The Clock Manager API}!ALT\_CLK\_e@{ALT\_CLK\_e}}
\index{ALT\_CLK\_e@{ALT\_CLK\_e}!The Clock Manager API@{The Clock Manager API}}
\subsubsection{\texorpdfstring{ALT\_CLK\_e}{ALT\_CLK\_e}}
{\footnotesize\ttfamily enum \mbox{\hyperlink{group__CLK__MGR_ga931510957187a22cb4e6adef8d9d105a}{A\+L\+T\+\_\+\+C\+L\+K\+\_\+e}}}

This type definition enumerates the names of the clock and P\+LL resources managed by the Clock Manager. \begin{DoxyEnumFields}{Enumerator}
\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_CLK\_IN\_PIN\_OSC1@{ALT\_CLK\_IN\_PIN\_OSC1}!The Clock Manager API@{The Clock Manager API}}\index{The Clock Manager API@{The Clock Manager API}!ALT\_CLK\_IN\_PIN\_OSC1@{ALT\_CLK\_IN\_PIN\_OSC1}}}\mbox{\Hypertarget{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aaa2f619b461c4eb42162ee91aaa330c3f}\label{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aaa2f619b461c4eb42162ee91aaa330c3f}} 
A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+I\+N\+\_\+\+P\+I\+N\+\_\+\+O\+S\+C1&{\bfseries{O\+S\+C\+\_\+\+C\+L\+K\+\_\+1\+\_\+\+H\+PS}} External oscillator input\+:
\begin{DoxyItemize}
\item Input Pin
\item Clock source to Main P\+LL
\item Clock source to S\+D\+R\+AM P\+LL and Peripheral P\+LL if selected via register write
\item Clock source for clock in safe mode 
\end{DoxyItemize}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_CLK\_IN\_PIN\_OSC2@{ALT\_CLK\_IN\_PIN\_OSC2}!The Clock Manager API@{The Clock Manager API}}\index{The Clock Manager API@{The Clock Manager API}!ALT\_CLK\_IN\_PIN\_OSC2@{ALT\_CLK\_IN\_PIN\_OSC2}}}\mbox{\Hypertarget{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aae7c24ec877ed3e161d459b85d474dd34}\label{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aae7c24ec877ed3e161d459b85d474dd34}} 
A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+I\+N\+\_\+\+P\+I\+N\+\_\+\+O\+S\+C2&{\bfseries{O\+S\+C\+\_\+\+C\+L\+K\+\_\+2\+\_\+\+H\+PS}} External Oscillator input\+:
\begin{DoxyItemize}
\item Input Pin
\item Optional clock source to S\+D\+R\+AM P\+LL and Peripheral P\+LL if selected
\item Typically used for Ethernet reference clock 
\end{DoxyItemize}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_CLK\_IN\_PIN\_JTAG@{ALT\_CLK\_IN\_PIN\_JTAG}!The Clock Manager API@{The Clock Manager API}}\index{The Clock Manager API@{The Clock Manager API}!ALT\_CLK\_IN\_PIN\_JTAG@{ALT\_CLK\_IN\_PIN\_JTAG}}}\mbox{\Hypertarget{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aa43af2e26cf00f389b934c80824adbd16}\label{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aa43af2e26cf00f389b934c80824adbd16}} 
A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+I\+N\+\_\+\+P\+I\+N\+\_\+\+J\+T\+AG&{\bfseries{J\+T\+A\+G\+\_\+\+T\+C\+K\+\_\+\+H\+PS}} 
\begin{DoxyItemize}
\item Input Pin
\item External H\+PS J\+T\+AG clock input. 
\end{DoxyItemize}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_CLK\_IN\_PIN\_ULPI0@{ALT\_CLK\_IN\_PIN\_ULPI0}!The Clock Manager API@{The Clock Manager API}}\index{The Clock Manager API@{The Clock Manager API}!ALT\_CLK\_IN\_PIN\_ULPI0@{ALT\_CLK\_IN\_PIN\_ULPI0}}}\mbox{\Hypertarget{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aafb240157977b218d3046eead72d771c6}\label{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aafb240157977b218d3046eead72d771c6}} 
A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+I\+N\+\_\+\+P\+I\+N\+\_\+\+U\+L\+P\+I0&{\bfseries{U\+L\+P\+I0\+\_\+\+C\+LK}} U\+L\+PI Clock provided by external U\+S\+B0 P\+HY
\begin{DoxyItemize}
\item Input Pin 
\end{DoxyItemize}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_CLK\_IN\_PIN\_ULPI1@{ALT\_CLK\_IN\_PIN\_ULPI1}!The Clock Manager API@{The Clock Manager API}}\index{The Clock Manager API@{The Clock Manager API}!ALT\_CLK\_IN\_PIN\_ULPI1@{ALT\_CLK\_IN\_PIN\_ULPI1}}}\mbox{\Hypertarget{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aa799fb5f081730851ad91a2eb96308c8a}\label{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aa799fb5f081730851ad91a2eb96308c8a}} 
A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+I\+N\+\_\+\+P\+I\+N\+\_\+\+U\+L\+P\+I1&{\bfseries{U\+L\+P\+I1\+\_\+\+C\+LK}} U\+L\+PI Clock provided by external U\+S\+B1 P\+HY
\begin{DoxyItemize}
\item Input Pin 
\end{DoxyItemize}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_CLK\_IN\_PIN\_EMAC0\_RX@{ALT\_CLK\_IN\_PIN\_EMAC0\_RX}!The Clock Manager API@{The Clock Manager API}}\index{The Clock Manager API@{The Clock Manager API}!ALT\_CLK\_IN\_PIN\_EMAC0\_RX@{ALT\_CLK\_IN\_PIN\_EMAC0\_RX}}}\mbox{\Hypertarget{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aa032cc58f78b9e3b5698b43bce2da547a}\label{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aa032cc58f78b9e3b5698b43bce2da547a}} 
A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+I\+N\+\_\+\+P\+I\+N\+\_\+\+E\+M\+A\+C0\+\_\+\+RX&{\bfseries{E\+M\+A\+C0\+:R\+X\+\_\+\+C\+LK}} Rx Reference Clock for E\+M\+A\+C0
\begin{DoxyItemize}
\item Input Pin 
\end{DoxyItemize}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_CLK\_IN\_PIN\_EMAC1\_RX@{ALT\_CLK\_IN\_PIN\_EMAC1\_RX}!The Clock Manager API@{The Clock Manager API}}\index{The Clock Manager API@{The Clock Manager API}!ALT\_CLK\_IN\_PIN\_EMAC1\_RX@{ALT\_CLK\_IN\_PIN\_EMAC1\_RX}}}\mbox{\Hypertarget{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aae9008c63eced19a2ce1e92ab2b43c2dd}\label{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aae9008c63eced19a2ce1e92ab2b43c2dd}} 
A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+I\+N\+\_\+\+P\+I\+N\+\_\+\+E\+M\+A\+C1\+\_\+\+RX&{\bfseries{E\+M\+A\+C1\+:R\+X\+\_\+\+C\+LK}} Rx Reference Clock for E\+M\+A\+C1
\begin{DoxyItemize}
\item Input Pin 
\end{DoxyItemize}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_CLK\_MAIN\_PLL@{ALT\_CLK\_MAIN\_PLL}!The Clock Manager API@{The Clock Manager API}}\index{The Clock Manager API@{The Clock Manager API}!ALT\_CLK\_MAIN\_PLL@{ALT\_CLK\_MAIN\_PLL}}}\mbox{\Hypertarget{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aa7d46a872d96624605073ef8806987cd2}\label{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aa7d46a872d96624605073ef8806987cd2}} 
A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+M\+A\+I\+N\+\_\+\+P\+LL&{\bfseries{main\+\_\+pll\+\_\+ref\+\_\+clkin}} Main P\+LL input reference clock, used to designate the Main P\+LL in P\+LL clock selections. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_CLK\_PERIPHERAL\_PLL@{ALT\_CLK\_PERIPHERAL\_PLL}!The Clock Manager API@{The Clock Manager API}}\index{The Clock Manager API@{The Clock Manager API}!ALT\_CLK\_PERIPHERAL\_PLL@{ALT\_CLK\_PERIPHERAL\_PLL}}}\mbox{\Hypertarget{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aa55ae616dcccaeb6f53f865d68ebcd9d6}\label{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aa55ae616dcccaeb6f53f865d68ebcd9d6}} 
A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+P\+E\+R\+I\+P\+H\+E\+R\+A\+L\+\_\+\+P\+LL&{\bfseries{periph\+\_\+pll\+\_\+ref\+\_\+clkin}} Peripheral P\+LL input reference clock, used to designate the Peripheral P\+LL in P\+LL clock selections. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_CLK\_SDRAM\_PLL@{ALT\_CLK\_SDRAM\_PLL}!The Clock Manager API@{The Clock Manager API}}\index{The Clock Manager API@{The Clock Manager API}!ALT\_CLK\_SDRAM\_PLL@{ALT\_CLK\_SDRAM\_PLL}}}\mbox{\Hypertarget{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aac42c9f6c8286dd5232cc56de95f1ec48}\label{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aac42c9f6c8286dd5232cc56de95f1ec48}} 
A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+S\+D\+R\+A\+M\+\_\+\+P\+LL&{\bfseries{sdram\+\_\+pll\+\_\+ref\+\_\+clkin}} S\+D\+R\+AM P\+LL input reference clock, used to designate the S\+D\+R\+AM P\+LL in P\+LL clock selections. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_CLK\_OSC1@{ALT\_CLK\_OSC1}!The Clock Manager API@{The Clock Manager API}}\index{The Clock Manager API@{The Clock Manager API}!ALT\_CLK\_OSC1@{ALT\_CLK\_OSC1}}}\mbox{\Hypertarget{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aa04437147392f88c0d6fcdfe38cec087c}\label{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aa04437147392f88c0d6fcdfe38cec087c}} 
A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+O\+S\+C1&{\bfseries{osc1\+\_\+clk}} O\+S\+C1 Clock Group -\/ The O\+S\+C1 clock group contains those clocks which are derived directly from the osc\+\_\+clk\+\_\+1\+\_\+\+H\+PS pin.
\begin{DoxyItemize}
\item alias for A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+I\+N\+\_\+\+P\+I\+N\+\_\+\+O\+S\+C1 
\end{DoxyItemize}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_CLK\_MAIN\_PLL\_C0@{ALT\_CLK\_MAIN\_PLL\_C0}!The Clock Manager API@{The Clock Manager API}}\index{The Clock Manager API@{The Clock Manager API}!ALT\_CLK\_MAIN\_PLL\_C0@{ALT\_CLK\_MAIN\_PLL\_C0}}}\mbox{\Hypertarget{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aa5ba87bf06759a9e82600f026faf18c90}\label{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aa5ba87bf06759a9e82600f026faf18c90}} 
A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+M\+A\+I\+N\+\_\+\+P\+L\+L\+\_\+\+C0&{\bfseries{Main}} P\+LL C0 Output \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_CLK\_MAIN\_PLL\_C1@{ALT\_CLK\_MAIN\_PLL\_C1}!The Clock Manager API@{The Clock Manager API}}\index{The Clock Manager API@{The Clock Manager API}!ALT\_CLK\_MAIN\_PLL\_C1@{ALT\_CLK\_MAIN\_PLL\_C1}}}\mbox{\Hypertarget{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aaf28f9a412efd3d9a98f0c2bc4bf9eb50}\label{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aaf28f9a412efd3d9a98f0c2bc4bf9eb50}} 
A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+M\+A\+I\+N\+\_\+\+P\+L\+L\+\_\+\+C1&{\bfseries{Main}} P\+LL C1 Output \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_CLK\_MAIN\_PLL\_C2@{ALT\_CLK\_MAIN\_PLL\_C2}!The Clock Manager API@{The Clock Manager API}}\index{The Clock Manager API@{The Clock Manager API}!ALT\_CLK\_MAIN\_PLL\_C2@{ALT\_CLK\_MAIN\_PLL\_C2}}}\mbox{\Hypertarget{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aa998911a1692f31cd3be9b71d8fcb15f0}\label{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aa998911a1692f31cd3be9b71d8fcb15f0}} 
A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+M\+A\+I\+N\+\_\+\+P\+L\+L\+\_\+\+C2&{\bfseries{Main}} P\+LL C2 Output \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_CLK\_MAIN\_PLL\_C3@{ALT\_CLK\_MAIN\_PLL\_C3}!The Clock Manager API@{The Clock Manager API}}\index{The Clock Manager API@{The Clock Manager API}!ALT\_CLK\_MAIN\_PLL\_C3@{ALT\_CLK\_MAIN\_PLL\_C3}}}\mbox{\Hypertarget{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aa326c0c578a771fde8f5e637c187968cf}\label{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aa326c0c578a771fde8f5e637c187968cf}} 
A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+M\+A\+I\+N\+\_\+\+P\+L\+L\+\_\+\+C3&{\bfseries{Main}} P\+LL C3 Output \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_CLK\_MAIN\_PLL\_C4@{ALT\_CLK\_MAIN\_PLL\_C4}!The Clock Manager API@{The Clock Manager API}}\index{The Clock Manager API@{The Clock Manager API}!ALT\_CLK\_MAIN\_PLL\_C4@{ALT\_CLK\_MAIN\_PLL\_C4}}}\mbox{\Hypertarget{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aa3bafbea54aed4f47a6062e14e498e5ae}\label{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aa3bafbea54aed4f47a6062e14e498e5ae}} 
A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+M\+A\+I\+N\+\_\+\+P\+L\+L\+\_\+\+C4&{\bfseries{Main}} P\+LL C4 Output \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_CLK\_MAIN\_PLL\_C5@{ALT\_CLK\_MAIN\_PLL\_C5}!The Clock Manager API@{The Clock Manager API}}\index{The Clock Manager API@{The Clock Manager API}!ALT\_CLK\_MAIN\_PLL\_C5@{ALT\_CLK\_MAIN\_PLL\_C5}}}\mbox{\Hypertarget{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aa07586d4f6234b5c7ee4c90ab83d09d63}\label{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aa07586d4f6234b5c7ee4c90ab83d09d63}} 
A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+M\+A\+I\+N\+\_\+\+P\+L\+L\+\_\+\+C5&{\bfseries{Main}} P\+LL C5 Output \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_CLK\_MPU@{ALT\_CLK\_MPU}!The Clock Manager API@{The Clock Manager API}}\index{The Clock Manager API@{The Clock Manager API}!ALT\_CLK\_MPU@{ALT\_CLK\_MPU}}}\mbox{\Hypertarget{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aacea09e96c019296af5a8bc1441a81714}\label{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aacea09e96c019296af5a8bc1441a81714}} 
A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+M\+PU&{\bfseries{mpu\+\_\+clk}} Main P\+LL C0 Output. Clock for M\+PU subsystem, including C\+P\+U0 and C\+P\+U1.
\begin{DoxyItemize}
\item Alias for {\itshape A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+M\+A\+I\+N\+\_\+\+P\+L\+L\+\_\+\+C0} 
\end{DoxyItemize}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_CLK\_MPU\_L2\_RAM@{ALT\_CLK\_MPU\_L2\_RAM}!The Clock Manager API@{The Clock Manager API}}\index{The Clock Manager API@{The Clock Manager API}!ALT\_CLK\_MPU\_L2\_RAM@{ALT\_CLK\_MPU\_L2\_RAM}}}\mbox{\Hypertarget{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aa549a44f80f5d518015769cb5e0cef6de}\label{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aa549a44f80f5d518015769cb5e0cef6de}} 
A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+M\+P\+U\+\_\+\+L2\+\_\+\+R\+AM&{\bfseries{mpu\+\_\+l2\+\_\+ram\+\_\+clk}} Clock for M\+PU level 2 (L2) R\+AM \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_CLK\_MPU\_PERIPH@{ALT\_CLK\_MPU\_PERIPH}!The Clock Manager API@{The Clock Manager API}}\index{The Clock Manager API@{The Clock Manager API}!ALT\_CLK\_MPU\_PERIPH@{ALT\_CLK\_MPU\_PERIPH}}}\mbox{\Hypertarget{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aa22932c76d0ad16e26c81ce1c433346c7}\label{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aa22932c76d0ad16e26c81ce1c433346c7}} 
A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+M\+P\+U\+\_\+\+P\+E\+R\+I\+PH&{\bfseries{mpu\+\_\+periph\+\_\+clk}} Clock for M\+PU snoop control unit (S\+CU) peripherals, such as the general interrupt controller (G\+IC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_CLK\_L3\_MAIN@{ALT\_CLK\_L3\_MAIN}!The Clock Manager API@{The Clock Manager API}}\index{The Clock Manager API@{The Clock Manager API}!ALT\_CLK\_L3\_MAIN@{ALT\_CLK\_L3\_MAIN}}}\mbox{\Hypertarget{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aa794c33400f5e206e95079cf7d73ff1e7}\label{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aa794c33400f5e206e95079cf7d73ff1e7}} 
A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+L3\+\_\+\+M\+A\+IN&{\bfseries{main\+\_\+clk}} Main P\+LL C1 Output
\begin{DoxyItemize}
\item Alias for {\itshape A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+M\+A\+I\+N\+\_\+\+P\+L\+L\+\_\+\+C1} 
\end{DoxyItemize}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_CLK\_L3\_MP@{ALT\_CLK\_L3\_MP}!The Clock Manager API@{The Clock Manager API}}\index{The Clock Manager API@{The Clock Manager API}!ALT\_CLK\_L3\_MP@{ALT\_CLK\_L3\_MP}}}\mbox{\Hypertarget{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aa4d370e8f3d506ebe65098e6d6a4e101a}\label{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aa4d370e8f3d506ebe65098e6d6a4e101a}} 
A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+L3\+\_\+\+MP&{\bfseries{l3\+\_\+mp\+\_\+clk}} Clock for L3 Master Peripheral Switch \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_CLK\_L3\_SP@{ALT\_CLK\_L3\_SP}!The Clock Manager API@{The Clock Manager API}}\index{The Clock Manager API@{The Clock Manager API}!ALT\_CLK\_L3\_SP@{ALT\_CLK\_L3\_SP}}}\mbox{\Hypertarget{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aa6aec0b0dcd8ab4555ae3979a422042e0}\label{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aa6aec0b0dcd8ab4555ae3979a422042e0}} 
A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+L3\+\_\+\+SP&{\bfseries{l3\+\_\+sp\+\_\+clk}} Clock for L3 Slave Peripheral Switch \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_CLK\_L4\_MAIN@{ALT\_CLK\_L4\_MAIN}!The Clock Manager API@{The Clock Manager API}}\index{The Clock Manager API@{The Clock Manager API}!ALT\_CLK\_L4\_MAIN@{ALT\_CLK\_L4\_MAIN}}}\mbox{\Hypertarget{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aae10fa4530d5608ddf7b20e590755151c}\label{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aae10fa4530d5608ddf7b20e590755151c}} 
A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+L4\+\_\+\+M\+A\+IN&{\bfseries{l4\+\_\+main\+\_\+clk}} Clock for L4 main bus
\begin{DoxyItemize}
\item Clock for D\+MA
\item Clock for S\+PI masters 
\end{DoxyItemize}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_CLK\_L4\_MP@{ALT\_CLK\_L4\_MP}!The Clock Manager API@{The Clock Manager API}}\index{The Clock Manager API@{The Clock Manager API}!ALT\_CLK\_L4\_MP@{ALT\_CLK\_L4\_MP}}}\mbox{\Hypertarget{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aad5a16f89c7757b7050b4cfb244b45bf5}\label{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aad5a16f89c7757b7050b4cfb244b45bf5}} 
A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+L4\+\_\+\+MP&{\bfseries{l4\+\_\+mp\+\_\+clk}} Clock for L4 master peripherals (MP) bus \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_CLK\_L4\_SP@{ALT\_CLK\_L4\_SP}!The Clock Manager API@{The Clock Manager API}}\index{The Clock Manager API@{The Clock Manager API}!ALT\_CLK\_L4\_SP@{ALT\_CLK\_L4\_SP}}}\mbox{\Hypertarget{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aae9f1cc0f4be2861d830cb5e38daec823}\label{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aae9f1cc0f4be2861d830cb5e38daec823}} 
A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+L4\+\_\+\+SP&{\bfseries{l4\+\_\+sp\+\_\+clk}} Clock for L4 slave peripherals (SP) bus \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_CLK\_DBG\_BASE@{ALT\_CLK\_DBG\_BASE}!The Clock Manager API@{The Clock Manager API}}\index{The Clock Manager API@{The Clock Manager API}!ALT\_CLK\_DBG\_BASE@{ALT\_CLK\_DBG\_BASE}}}\mbox{\Hypertarget{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aab36de76ff68402765bac48a552c40dbc}\label{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aab36de76ff68402765bac48a552c40dbc}} 
A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+D\+B\+G\+\_\+\+B\+A\+SE&{\bfseries{dbg\+\_\+base\+\_\+clk}} Main P\+LL C2 Output
\begin{DoxyItemize}
\item Alias for {\itshape A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+M\+A\+I\+N\+\_\+\+P\+L\+L\+\_\+\+C2} 
\end{DoxyItemize}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_CLK\_DBG\_AT@{ALT\_CLK\_DBG\_AT}!The Clock Manager API@{The Clock Manager API}}\index{The Clock Manager API@{The Clock Manager API}!ALT\_CLK\_DBG\_AT@{ALT\_CLK\_DBG\_AT}}}\mbox{\Hypertarget{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aa1a6749f7340d12446892bec489e1554d}\label{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aa1a6749f7340d12446892bec489e1554d}} 
A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+D\+B\+G\+\_\+\+AT&{\bfseries{dbg\+\_\+at\+\_\+clk}} Clock for Core\+Sight debug Advanced Microcontroller Bus Architecture (A\+M\+BA) Trace Bus (A\+TB) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_CLK\_DBG\_TRACE@{ALT\_CLK\_DBG\_TRACE}!The Clock Manager API@{The Clock Manager API}}\index{The Clock Manager API@{The Clock Manager API}!ALT\_CLK\_DBG\_TRACE@{ALT\_CLK\_DBG\_TRACE}}}\mbox{\Hypertarget{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aaa02039589049f04be1e8c9ecf230a3db}\label{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aaa02039589049f04be1e8c9ecf230a3db}} 
A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+D\+B\+G\+\_\+\+T\+R\+A\+CE&{\bfseries{dbg\+\_\+trace\+\_\+clk}} Clock for Core\+Sight debug Trace Port Interface Unit (T\+P\+IU) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_CLK\_DBG\_TIMER@{ALT\_CLK\_DBG\_TIMER}!The Clock Manager API@{The Clock Manager API}}\index{The Clock Manager API@{The Clock Manager API}!ALT\_CLK\_DBG\_TIMER@{ALT\_CLK\_DBG\_TIMER}}}\mbox{\Hypertarget{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aa1da1b91ef0bfce03fb89351672f3f6f2}\label{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aa1da1b91ef0bfce03fb89351672f3f6f2}} 
A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+D\+B\+G\+\_\+\+T\+I\+M\+ER&{\bfseries{dbg\+\_\+timer\+\_\+clk}} Clock for the trace timestamp generator \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_CLK\_DBG@{ALT\_CLK\_DBG}!The Clock Manager API@{The Clock Manager API}}\index{The Clock Manager API@{The Clock Manager API}!ALT\_CLK\_DBG@{ALT\_CLK\_DBG}}}\mbox{\Hypertarget{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aa34d4d0fd365466b4aa73414e15c3868e}\label{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aa34d4d0fd365466b4aa73414e15c3868e}} 
A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+D\+BG&{\bfseries{dbg\+\_\+clk}} Clock for Debug Access Port (D\+AP) and debug Advanced Peripheral Bus (A\+PB) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_CLK\_MAIN\_QSPI@{ALT\_CLK\_MAIN\_QSPI}!The Clock Manager API@{The Clock Manager API}}\index{The Clock Manager API@{The Clock Manager API}!ALT\_CLK\_MAIN\_QSPI@{ALT\_CLK\_MAIN\_QSPI}}}\mbox{\Hypertarget{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aad64b17d501663d720ab8897f33fbbc93}\label{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aad64b17d501663d720ab8897f33fbbc93}} 
A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+M\+A\+I\+N\+\_\+\+Q\+S\+PI&{\bfseries{main\+\_\+qspi\+\_\+clk}} Main P\+LL C3 Output. Quad S\+PI flash internal logic clock.
\begin{DoxyItemize}
\item Alias for {\itshape A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+M\+A\+I\+N\+\_\+\+P\+L\+L\+\_\+\+C3} 
\end{DoxyItemize}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_CLK\_MAIN\_NAND\_SDMMC@{ALT\_CLK\_MAIN\_NAND\_SDMMC}!The Clock Manager API@{The Clock Manager API}}\index{The Clock Manager API@{The Clock Manager API}!ALT\_CLK\_MAIN\_NAND\_SDMMC@{ALT\_CLK\_MAIN\_NAND\_SDMMC}}}\mbox{\Hypertarget{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aacb44c56873677e5fdb11ece686971a4d}\label{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aacb44c56873677e5fdb11ece686971a4d}} 
A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+M\+A\+I\+N\+\_\+\+N\+A\+N\+D\+\_\+\+S\+D\+M\+MC&{\bfseries{main\+\_\+nand\+\_\+sdmmc\+\_\+clk}} Main P\+LL C4 Output. Input clock to flash controller clocks block.
\begin{DoxyItemize}
\item Alias for {\itshape A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+M\+A\+I\+N\+\_\+\+P\+L\+L\+\_\+\+C4} 
\end{DoxyItemize}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_CLK\_CFG@{ALT\_CLK\_CFG}!The Clock Manager API@{The Clock Manager API}}\index{The Clock Manager API@{The Clock Manager API}!ALT\_CLK\_CFG@{ALT\_CLK\_CFG}}}\mbox{\Hypertarget{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aa4ba9537982e6aa158c3fb32aaa435ed4}\label{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aa4ba9537982e6aa158c3fb32aaa435ed4}} 
A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+C\+FG&{\bfseries{cfg\+\_\+clk}} F\+P\+GA manager configuration clock. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_CLK\_H2F\_USER0@{ALT\_CLK\_H2F\_USER0}!The Clock Manager API@{The Clock Manager API}}\index{The Clock Manager API@{The Clock Manager API}!ALT\_CLK\_H2F\_USER0@{ALT\_CLK\_H2F\_USER0}}}\mbox{\Hypertarget{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aa6d9572d6aa64deb7f31f9e102b0a9aed}\label{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aa6d9572d6aa64deb7f31f9e102b0a9aed}} 
A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+H2\+F\+\_\+\+U\+S\+E\+R0&{\bfseries{h2f\+\_\+user0\+\_\+clock}} Clock to F\+P\+GA fabric \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_CLK\_PERIPHERAL\_PLL\_C0@{ALT\_CLK\_PERIPHERAL\_PLL\_C0}!The Clock Manager API@{The Clock Manager API}}\index{The Clock Manager API@{The Clock Manager API}!ALT\_CLK\_PERIPHERAL\_PLL\_C0@{ALT\_CLK\_PERIPHERAL\_PLL\_C0}}}\mbox{\Hypertarget{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aafab623c5c56954dd4666b263f7bbe23b}\label{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aafab623c5c56954dd4666b263f7bbe23b}} 
A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+P\+E\+R\+I\+P\+H\+E\+R\+A\+L\+\_\+\+P\+L\+L\+\_\+\+C0&{\bfseries{Peripheral}} P\+LL C0 Output \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_CLK\_PERIPHERAL\_PLL\_C1@{ALT\_CLK\_PERIPHERAL\_PLL\_C1}!The Clock Manager API@{The Clock Manager API}}\index{The Clock Manager API@{The Clock Manager API}!ALT\_CLK\_PERIPHERAL\_PLL\_C1@{ALT\_CLK\_PERIPHERAL\_PLL\_C1}}}\mbox{\Hypertarget{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aa24c2c8033ca3aa033561256635866554}\label{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aa24c2c8033ca3aa033561256635866554}} 
A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+P\+E\+R\+I\+P\+H\+E\+R\+A\+L\+\_\+\+P\+L\+L\+\_\+\+C1&{\bfseries{Peripheral}} P\+LL C1 Output \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_CLK\_PERIPHERAL\_PLL\_C2@{ALT\_CLK\_PERIPHERAL\_PLL\_C2}!The Clock Manager API@{The Clock Manager API}}\index{The Clock Manager API@{The Clock Manager API}!ALT\_CLK\_PERIPHERAL\_PLL\_C2@{ALT\_CLK\_PERIPHERAL\_PLL\_C2}}}\mbox{\Hypertarget{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aa30464de4462265eeb5761e6d6eee4d57}\label{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aa30464de4462265eeb5761e6d6eee4d57}} 
A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+P\+E\+R\+I\+P\+H\+E\+R\+A\+L\+\_\+\+P\+L\+L\+\_\+\+C2&{\bfseries{Peripheral}} P\+LL C2 Output \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_CLK\_PERIPHERAL\_PLL\_C3@{ALT\_CLK\_PERIPHERAL\_PLL\_C3}!The Clock Manager API@{The Clock Manager API}}\index{The Clock Manager API@{The Clock Manager API}!ALT\_CLK\_PERIPHERAL\_PLL\_C3@{ALT\_CLK\_PERIPHERAL\_PLL\_C3}}}\mbox{\Hypertarget{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aabeeca05bf0c60934e1643ae507e581f6}\label{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aabeeca05bf0c60934e1643ae507e581f6}} 
A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+P\+E\+R\+I\+P\+H\+E\+R\+A\+L\+\_\+\+P\+L\+L\+\_\+\+C3&{\bfseries{Peripheral}} P\+LL C3 Output \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_CLK\_PERIPHERAL\_PLL\_C4@{ALT\_CLK\_PERIPHERAL\_PLL\_C4}!The Clock Manager API@{The Clock Manager API}}\index{The Clock Manager API@{The Clock Manager API}!ALT\_CLK\_PERIPHERAL\_PLL\_C4@{ALT\_CLK\_PERIPHERAL\_PLL\_C4}}}\mbox{\Hypertarget{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aa484db9c9b746d0b62997c0d4f43edf06}\label{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aa484db9c9b746d0b62997c0d4f43edf06}} 
A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+P\+E\+R\+I\+P\+H\+E\+R\+A\+L\+\_\+\+P\+L\+L\+\_\+\+C4&{\bfseries{Peripheral}} P\+LL C4 Output \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_CLK\_PERIPHERAL\_PLL\_C5@{ALT\_CLK\_PERIPHERAL\_PLL\_C5}!The Clock Manager API@{The Clock Manager API}}\index{The Clock Manager API@{The Clock Manager API}!ALT\_CLK\_PERIPHERAL\_PLL\_C5@{ALT\_CLK\_PERIPHERAL\_PLL\_C5}}}\mbox{\Hypertarget{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aaf6f90fa56501f8d1f5d66ce2074d90ae}\label{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aaf6f90fa56501f8d1f5d66ce2074d90ae}} 
A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+P\+E\+R\+I\+P\+H\+E\+R\+A\+L\+\_\+\+P\+L\+L\+\_\+\+C5&{\bfseries{Peripheral}} P\+LL C5 Output \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_CLK\_USB\_MP@{ALT\_CLK\_USB\_MP}!The Clock Manager API@{The Clock Manager API}}\index{The Clock Manager API@{The Clock Manager API}!ALT\_CLK\_USB\_MP@{ALT\_CLK\_USB\_MP}}}\mbox{\Hypertarget{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aaede4cae44a6019172ef045080bbaa253}\label{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aaede4cae44a6019172ef045080bbaa253}} 
A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+U\+S\+B\+\_\+\+MP&{\bfseries{usb\+\_\+mp\+\_\+clk}} Clock for U\+SB \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_CLK\_SPI\_M@{ALT\_CLK\_SPI\_M}!The Clock Manager API@{The Clock Manager API}}\index{The Clock Manager API@{The Clock Manager API}!ALT\_CLK\_SPI\_M@{ALT\_CLK\_SPI\_M}}}\mbox{\Hypertarget{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aa06760c60784324f2de1b671cfe52e7ae}\label{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aa06760c60784324f2de1b671cfe52e7ae}} 
A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+S\+P\+I\+\_\+M&{\bfseries{spi\+\_\+m\+\_\+clk}} Clock for L4 S\+PI master bus \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_CLK\_QSPI@{ALT\_CLK\_QSPI}!The Clock Manager API@{The Clock Manager API}}\index{The Clock Manager API@{The Clock Manager API}!ALT\_CLK\_QSPI@{ALT\_CLK\_QSPI}}}\mbox{\Hypertarget{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aa55d3c910e7cbf5afed8fea4a5a9b20d0}\label{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aa55d3c910e7cbf5afed8fea4a5a9b20d0}} 
A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+Q\+S\+PI&{\bfseries{qspi\+\_\+clk}} Clock for Quad S\+PI \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_CLK\_NAND\_X@{ALT\_CLK\_NAND\_X}!The Clock Manager API@{The Clock Manager API}}\index{The Clock Manager API@{The Clock Manager API}!ALT\_CLK\_NAND\_X@{ALT\_CLK\_NAND\_X}}}\mbox{\Hypertarget{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aa039e968e7627ff975889fc414bc15348}\label{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aa039e968e7627ff975889fc414bc15348}} 
A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+N\+A\+N\+D\+\_\+X&{\bfseries{nand\+\_\+x\+\_\+clk}} N\+A\+ND flash controller master and slave clock \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_CLK\_NAND@{ALT\_CLK\_NAND}!The Clock Manager API@{The Clock Manager API}}\index{The Clock Manager API@{The Clock Manager API}!ALT\_CLK\_NAND@{ALT\_CLK\_NAND}}}\mbox{\Hypertarget{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aadde3fd5d765b2956d39ffeac850506f6}\label{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aadde3fd5d765b2956d39ffeac850506f6}} 
A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+N\+A\+ND&{\bfseries{nand\+\_\+clk}} Main clock for N\+A\+ND flash controller \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_CLK\_SDMMC@{ALT\_CLK\_SDMMC}!The Clock Manager API@{The Clock Manager API}}\index{The Clock Manager API@{The Clock Manager API}!ALT\_CLK\_SDMMC@{ALT\_CLK\_SDMMC}}}\mbox{\Hypertarget{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aa957ce13f7690015fb50b71ee8be8bfa3}\label{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aa957ce13f7690015fb50b71ee8be8bfa3}} 
A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+S\+D\+M\+MC&{\bfseries{sdmmc\+\_\+clk}} Clock for S\+D/\+M\+MC logic input clock \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_CLK\_EMAC0@{ALT\_CLK\_EMAC0}!The Clock Manager API@{The Clock Manager API}}\index{The Clock Manager API@{The Clock Manager API}!ALT\_CLK\_EMAC0@{ALT\_CLK\_EMAC0}}}\mbox{\Hypertarget{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aac2b5aedbc5be416383907bedd10467e6}\label{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aac2b5aedbc5be416383907bedd10467e6}} 
A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+E\+M\+A\+C0&{\bfseries{emac0\+\_\+clk}} E\+M\+AC 0 clock -\/ Peripheral P\+LL C0 Output
\begin{DoxyItemize}
\item Alias for {\itshape A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+P\+E\+R\+I\+P\+H\+E\+R\+A\+L\+\_\+\+P\+L\+L\+\_\+\+C0} 
\end{DoxyItemize}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_CLK\_EMAC1@{ALT\_CLK\_EMAC1}!The Clock Manager API@{The Clock Manager API}}\index{The Clock Manager API@{The Clock Manager API}!ALT\_CLK\_EMAC1@{ALT\_CLK\_EMAC1}}}\mbox{\Hypertarget{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aa59996c24af7a3889ef493a43ce06d840}\label{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aa59996c24af7a3889ef493a43ce06d840}} 
A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+E\+M\+A\+C1&{\bfseries{emac1\+\_\+clk}} E\+M\+AC 1 clock -\/ Peripheral P\+LL C1 Output
\begin{DoxyItemize}
\item Alias for {\itshape A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+P\+E\+R\+I\+P\+H\+E\+R\+A\+L\+\_\+\+P\+L\+L\+\_\+\+C1} 
\end{DoxyItemize}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_CLK\_CAN0@{ALT\_CLK\_CAN0}!The Clock Manager API@{The Clock Manager API}}\index{The Clock Manager API@{The Clock Manager API}!ALT\_CLK\_CAN0@{ALT\_CLK\_CAN0}}}\mbox{\Hypertarget{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aa04284165b1f2151b09e06703bf38af02}\label{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aa04284165b1f2151b09e06703bf38af02}} 
A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+C\+A\+N0&{\bfseries{can0\+\_\+clk}} Controller area network (C\+AN) controller 0 clock \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_CLK\_CAN1@{ALT\_CLK\_CAN1}!The Clock Manager API@{The Clock Manager API}}\index{The Clock Manager API@{The Clock Manager API}!ALT\_CLK\_CAN1@{ALT\_CLK\_CAN1}}}\mbox{\Hypertarget{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aad9057970c5885b4040d5d2c92a097a14}\label{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aad9057970c5885b4040d5d2c92a097a14}} 
A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+C\+A\+N1&{\bfseries{can1\+\_\+clk}} Controller area network (C\+AN) controller 1 clock \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_CLK\_GPIO\_DB@{ALT\_CLK\_GPIO\_DB}!The Clock Manager API@{The Clock Manager API}}\index{The Clock Manager API@{The Clock Manager API}!ALT\_CLK\_GPIO\_DB@{ALT\_CLK\_GPIO\_DB}}}\mbox{\Hypertarget{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aa5d2afdc34b969d0401187df235798d9d}\label{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aa5d2afdc34b969d0401187df235798d9d}} 
A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+G\+P\+I\+O\+\_\+\+DB&{\bfseries{gpio\+\_\+db\+\_\+clk}} Debounce clock for G\+P\+I\+O0, G\+P\+I\+O1, and G\+P\+I\+O2 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_CLK\_H2F\_USER1@{ALT\_CLK\_H2F\_USER1}!The Clock Manager API@{The Clock Manager API}}\index{The Clock Manager API@{The Clock Manager API}!ALT\_CLK\_H2F\_USER1@{ALT\_CLK\_H2F\_USER1}}}\mbox{\Hypertarget{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aad4c9252c4c92dc8710314e4b6ffc2844}\label{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aad4c9252c4c92dc8710314e4b6ffc2844}} 
A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+H2\+F\+\_\+\+U\+S\+E\+R1&{\bfseries{h2f\+\_\+user1\+\_\+clock}} Clock to F\+P\+GA fabric -\/ Peripheral P\+LL C5 Output
\begin{DoxyItemize}
\item Alias for {\itshape A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+P\+E\+R\+I\+P\+H\+E\+R\+A\+L\+\_\+\+P\+L\+L\+\_\+\+C5} 
\end{DoxyItemize}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_CLK\_SDRAM\_PLL\_C0@{ALT\_CLK\_SDRAM\_PLL\_C0}!The Clock Manager API@{The Clock Manager API}}\index{The Clock Manager API@{The Clock Manager API}!ALT\_CLK\_SDRAM\_PLL\_C0@{ALT\_CLK\_SDRAM\_PLL\_C0}}}\mbox{\Hypertarget{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aad31aa2aef1d49588cafac8a830bd95e2}\label{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aad31aa2aef1d49588cafac8a830bd95e2}} 
A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+S\+D\+R\+A\+M\+\_\+\+P\+L\+L\+\_\+\+C0&{\bfseries{S\+D\+R\+AM}} P\+LL C0 Output \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_CLK\_SDRAM\_PLL\_C1@{ALT\_CLK\_SDRAM\_PLL\_C1}!The Clock Manager API@{The Clock Manager API}}\index{The Clock Manager API@{The Clock Manager API}!ALT\_CLK\_SDRAM\_PLL\_C1@{ALT\_CLK\_SDRAM\_PLL\_C1}}}\mbox{\Hypertarget{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aa57220566e5d066b02eb416d6d9ead1f8}\label{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aa57220566e5d066b02eb416d6d9ead1f8}} 
A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+S\+D\+R\+A\+M\+\_\+\+P\+L\+L\+\_\+\+C1&{\bfseries{S\+D\+R\+AM}} P\+LL C1 Output \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_CLK\_SDRAM\_PLL\_C2@{ALT\_CLK\_SDRAM\_PLL\_C2}!The Clock Manager API@{The Clock Manager API}}\index{The Clock Manager API@{The Clock Manager API}!ALT\_CLK\_SDRAM\_PLL\_C2@{ALT\_CLK\_SDRAM\_PLL\_C2}}}\mbox{\Hypertarget{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aa6392af19990ff5ee32971ac9fccf70a4}\label{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aa6392af19990ff5ee32971ac9fccf70a4}} 
A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+S\+D\+R\+A\+M\+\_\+\+P\+L\+L\+\_\+\+C2&{\bfseries{S\+D\+R\+AM}} P\+LL C2 Output \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_CLK\_SDRAM\_PLL\_C3@{ALT\_CLK\_SDRAM\_PLL\_C3}!The Clock Manager API@{The Clock Manager API}}\index{The Clock Manager API@{The Clock Manager API}!ALT\_CLK\_SDRAM\_PLL\_C3@{ALT\_CLK\_SDRAM\_PLL\_C3}}}\mbox{\Hypertarget{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aa2e810fe19d944f7a003803d20e8dd0e0}\label{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aa2e810fe19d944f7a003803d20e8dd0e0}} 
A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+S\+D\+R\+A\+M\+\_\+\+P\+L\+L\+\_\+\+C3&{\bfseries{S\+D\+R\+AM}} P\+LL C3 Output \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_CLK\_SDRAM\_PLL\_C4@{ALT\_CLK\_SDRAM\_PLL\_C4}!The Clock Manager API@{The Clock Manager API}}\index{The Clock Manager API@{The Clock Manager API}!ALT\_CLK\_SDRAM\_PLL\_C4@{ALT\_CLK\_SDRAM\_PLL\_C4}}}\mbox{\Hypertarget{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aaae5784c47fa355bf2b00f9eb51ce58f0}\label{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aaae5784c47fa355bf2b00f9eb51ce58f0}} 
A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+S\+D\+R\+A\+M\+\_\+\+P\+L\+L\+\_\+\+C4&{\bfseries{S\+D\+R\+AM}} P\+LL C4 Output \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_CLK\_SDRAM\_PLL\_C5@{ALT\_CLK\_SDRAM\_PLL\_C5}!The Clock Manager API@{The Clock Manager API}}\index{The Clock Manager API@{The Clock Manager API}!ALT\_CLK\_SDRAM\_PLL\_C5@{ALT\_CLK\_SDRAM\_PLL\_C5}}}\mbox{\Hypertarget{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aa55722ca2fc6796a013c52d1042b6730a}\label{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aa55722ca2fc6796a013c52d1042b6730a}} 
A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+S\+D\+R\+A\+M\+\_\+\+P\+L\+L\+\_\+\+C5&{\bfseries{S\+D\+R\+AM}} P\+LL C5 Output \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_CLK\_DDR\_DQS@{ALT\_CLK\_DDR\_DQS}!The Clock Manager API@{The Clock Manager API}}\index{The Clock Manager API@{The Clock Manager API}!ALT\_CLK\_DDR\_DQS@{ALT\_CLK\_DDR\_DQS}}}\mbox{\Hypertarget{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aaf8b59a6b25637d9a6b3100b4943f5985}\label{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aaf8b59a6b25637d9a6b3100b4943f5985}} 
A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+D\+D\+R\+\_\+\+D\+QS&{\bfseries{ddr\+\_\+dqs\+\_\+clk}} Clock for M\+P\+FE, single-\/port controller, C\+SR access, and P\+HY -\/ S\+D\+R\+AM P\+LL C0 Output
\begin{DoxyItemize}
\item Alias for {\itshape A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+S\+D\+R\+A\+M\+\_\+\+P\+L\+L\+\_\+\+C0} 
\end{DoxyItemize}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_CLK\_DDR\_2X\_DQS@{ALT\_CLK\_DDR\_2X\_DQS}!The Clock Manager API@{The Clock Manager API}}\index{The Clock Manager API@{The Clock Manager API}!ALT\_CLK\_DDR\_2X\_DQS@{ALT\_CLK\_DDR\_2X\_DQS}}}\mbox{\Hypertarget{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aa112e3115d9c2947eb5eeccb07c7ff32e}\label{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aa112e3115d9c2947eb5eeccb07c7ff32e}} 
A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+D\+D\+R\+\_\+2\+X\+\_\+\+D\+QS&{\bfseries{ddr\+\_\+2x\+\_\+dqs\+\_\+clk}} Clock for P\+HY -\/ S\+D\+R\+AM P\+LL C1 Output
\begin{DoxyItemize}
\item Alias for {\itshape A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+S\+D\+R\+A\+M\+\_\+\+P\+L\+L\+\_\+\+C1} 
\end{DoxyItemize}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_CLK\_DDR\_DQ@{ALT\_CLK\_DDR\_DQ}!The Clock Manager API@{The Clock Manager API}}\index{The Clock Manager API@{The Clock Manager API}!ALT\_CLK\_DDR\_DQ@{ALT\_CLK\_DDR\_DQ}}}\mbox{\Hypertarget{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aaf95c0f0333336252f7475631a93cebaf}\label{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aaf95c0f0333336252f7475631a93cebaf}} 
A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+D\+D\+R\+\_\+\+DQ&{\bfseries{ddr\+\_\+dq\+\_\+clk}} Clock for P\+HY -\/ S\+D\+R\+AM P\+LL C2 Output
\begin{DoxyItemize}
\item Alias for {\itshape A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+S\+D\+R\+A\+M\+\_\+\+P\+L\+L\+\_\+\+C2} 
\end{DoxyItemize}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_CLK\_H2F\_USER2@{ALT\_CLK\_H2F\_USER2}!The Clock Manager API@{The Clock Manager API}}\index{The Clock Manager API@{The Clock Manager API}!ALT\_CLK\_H2F\_USER2@{ALT\_CLK\_H2F\_USER2}}}\mbox{\Hypertarget{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aa8ebb41ca56d6c3f9ab7aee6680ac2301}\label{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aa8ebb41ca56d6c3f9ab7aee6680ac2301}} 
A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+H2\+F\+\_\+\+U\+S\+E\+R2&{\bfseries{h2f\+\_\+user2\+\_\+clock}} Clock to F\+P\+GA fabric -\/ S\+D\+R\+AM P\+LL C5 Output
\begin{DoxyItemize}
\item Alias for {\itshape A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+S\+D\+R\+A\+M\+\_\+\+P\+L\+L\+\_\+\+C5} 
\end{DoxyItemize}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_CLK\_OUT\_PIN\_EMAC0\_TX@{ALT\_CLK\_OUT\_PIN\_EMAC0\_TX}!The Clock Manager API@{The Clock Manager API}}\index{The Clock Manager API@{The Clock Manager API}!ALT\_CLK\_OUT\_PIN\_EMAC0\_TX@{ALT\_CLK\_OUT\_PIN\_EMAC0\_TX}}}\mbox{\Hypertarget{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aaa522a01e7e0665211ad9c25241c59dd7}\label{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aaa522a01e7e0665211ad9c25241c59dd7}} 
A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T\+\_\+\+P\+I\+N\+\_\+\+E\+M\+A\+C0\+\_\+\+TX&{\bfseries{E\+M\+A\+C0\+:T\+X\+\_\+\+C\+LK}} Tx Reference Clock for E\+M\+A\+C0
\begin{DoxyItemize}
\item Output Pin 
\end{DoxyItemize}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_CLK\_OUT\_PIN\_EMAC1\_TX@{ALT\_CLK\_OUT\_PIN\_EMAC1\_TX}!The Clock Manager API@{The Clock Manager API}}\index{The Clock Manager API@{The Clock Manager API}!ALT\_CLK\_OUT\_PIN\_EMAC1\_TX@{ALT\_CLK\_OUT\_PIN\_EMAC1\_TX}}}\mbox{\Hypertarget{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aa1401fe041a943875cf74a7260ad92d16}\label{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aa1401fe041a943875cf74a7260ad92d16}} 
A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T\+\_\+\+P\+I\+N\+\_\+\+E\+M\+A\+C1\+\_\+\+TX&{\bfseries{E\+M\+A\+C1\+:T\+X\+\_\+\+C\+LK}} Tx Reference Clock for E\+M\+A\+C1
\begin{DoxyItemize}
\item Output Pin 
\end{DoxyItemize}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_CLK\_OUT\_PIN\_SDMMC@{ALT\_CLK\_OUT\_PIN\_SDMMC}!The Clock Manager API@{The Clock Manager API}}\index{The Clock Manager API@{The Clock Manager API}!ALT\_CLK\_OUT\_PIN\_SDMMC@{ALT\_CLK\_OUT\_PIN\_SDMMC}}}\mbox{\Hypertarget{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aa0da703b9ca5f7a94c231d9ec53875b89}\label{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aa0da703b9ca5f7a94c231d9ec53875b89}} 
A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T\+\_\+\+P\+I\+N\+\_\+\+S\+D\+M\+MC&{\bfseries{S\+D\+M\+MC\+:C\+LK}} S\+D/\+M\+MC Card Clock
\begin{DoxyItemize}
\item Output Pin 
\end{DoxyItemize}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_CLK\_OUT\_PIN\_I2C0\_SCL@{ALT\_CLK\_OUT\_PIN\_I2C0\_SCL}!The Clock Manager API@{The Clock Manager API}}\index{The Clock Manager API@{The Clock Manager API}!ALT\_CLK\_OUT\_PIN\_I2C0\_SCL@{ALT\_CLK\_OUT\_PIN\_I2C0\_SCL}}}\mbox{\Hypertarget{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aadeb5a19337af2ef63daac47acbde3731}\label{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aadeb5a19337af2ef63daac47acbde3731}} 
A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T\+\_\+\+P\+I\+N\+\_\+\+I2\+C0\+\_\+\+S\+CL&{\bfseries{I2\+C0\+:S\+CL}} I2C Clock for I2\+C0
\begin{DoxyItemize}
\item Output Pin 
\end{DoxyItemize}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_CLK\_OUT\_PIN\_I2C1\_SCL@{ALT\_CLK\_OUT\_PIN\_I2C1\_SCL}!The Clock Manager API@{The Clock Manager API}}\index{The Clock Manager API@{The Clock Manager API}!ALT\_CLK\_OUT\_PIN\_I2C1\_SCL@{ALT\_CLK\_OUT\_PIN\_I2C1\_SCL}}}\mbox{\Hypertarget{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aa0e1622f45dcdcf4fc326f86d859b23b0}\label{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aa0e1622f45dcdcf4fc326f86d859b23b0}} 
A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T\+\_\+\+P\+I\+N\+\_\+\+I2\+C1\+\_\+\+S\+CL&{\bfseries{I2\+C1\+:S\+CL}} I2C Clock for I2\+C1
\begin{DoxyItemize}
\item Output Pin 
\end{DoxyItemize}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_CLK\_OUT\_PIN\_I2C2\_SCL@{ALT\_CLK\_OUT\_PIN\_I2C2\_SCL}!The Clock Manager API@{The Clock Manager API}}\index{The Clock Manager API@{The Clock Manager API}!ALT\_CLK\_OUT\_PIN\_I2C2\_SCL@{ALT\_CLK\_OUT\_PIN\_I2C2\_SCL}}}\mbox{\Hypertarget{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aab111c141fc4175b17337b50be2eb9446}\label{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aab111c141fc4175b17337b50be2eb9446}} 
A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T\+\_\+\+P\+I\+N\+\_\+\+I2\+C2\+\_\+\+S\+CL&{\bfseries{I2\+C2\+:S\+CL}} I2C Clock for I2\+C2/2 wire
\begin{DoxyItemize}
\item Output Pin 
\end{DoxyItemize}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_CLK\_OUT\_PIN\_I2C3\_SCL@{ALT\_CLK\_OUT\_PIN\_I2C3\_SCL}!The Clock Manager API@{The Clock Manager API}}\index{The Clock Manager API@{The Clock Manager API}!ALT\_CLK\_OUT\_PIN\_I2C3\_SCL@{ALT\_CLK\_OUT\_PIN\_I2C3\_SCL}}}\mbox{\Hypertarget{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aad0f7812013eff5a44d15e4982163b56c}\label{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aad0f7812013eff5a44d15e4982163b56c}} 
A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T\+\_\+\+P\+I\+N\+\_\+\+I2\+C3\+\_\+\+S\+CL&{\bfseries{I2\+C3\+:S\+CL}} I2C Clock for I2\+C1/2 wire
\begin{DoxyItemize}
\item Output Pin 
\end{DoxyItemize}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_CLK\_OUT\_PIN\_SPIM0@{ALT\_CLK\_OUT\_PIN\_SPIM0}!The Clock Manager API@{The Clock Manager API}}\index{The Clock Manager API@{The Clock Manager API}!ALT\_CLK\_OUT\_PIN\_SPIM0@{ALT\_CLK\_OUT\_PIN\_SPIM0}}}\mbox{\Hypertarget{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aa46b4e89bbeca87c4933d2554adf9ee02}\label{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aa46b4e89bbeca87c4933d2554adf9ee02}} 
A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T\+\_\+\+P\+I\+N\+\_\+\+S\+P\+I\+M0&{\bfseries{S\+P\+I\+M0\+:C\+LK}} S\+PI Clock
\begin{DoxyItemize}
\item Output Pin 
\end{DoxyItemize}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_CLK\_OUT\_PIN\_SPIM1@{ALT\_CLK\_OUT\_PIN\_SPIM1}!The Clock Manager API@{The Clock Manager API}}\index{The Clock Manager API@{The Clock Manager API}!ALT\_CLK\_OUT\_PIN\_SPIM1@{ALT\_CLK\_OUT\_PIN\_SPIM1}}}\mbox{\Hypertarget{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aac2401d3cd2b06aa955045ee5b541ec39}\label{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aac2401d3cd2b06aa955045ee5b541ec39}} 
A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T\+\_\+\+P\+I\+N\+\_\+\+S\+P\+I\+M1&{\bfseries{S\+P\+I\+M1\+:C\+LK}} S\+PI Clock
\begin{DoxyItemize}
\item Output Pin 
\end{DoxyItemize}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_CLK\_OUT\_PIN\_QSPI@{ALT\_CLK\_OUT\_PIN\_QSPI}!The Clock Manager API@{The Clock Manager API}}\index{The Clock Manager API@{The Clock Manager API}!ALT\_CLK\_OUT\_PIN\_QSPI@{ALT\_CLK\_OUT\_PIN\_QSPI}}}\mbox{\Hypertarget{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aa83c6d03906f409e2a59ce66c14c125af}\label{group__CLK__MGR_gga931510957187a22cb4e6adef8d9d105aa83c6d03906f409e2a59ce66c14c125af}} 
A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T\+\_\+\+P\+I\+N\+\_\+\+Q\+S\+PI&{\bfseries{Q\+S\+PI\+:C\+LK}} Q\+S\+PI Flash Clock
\begin{DoxyItemize}
\item Output Pin 
\end{DoxyItemize}\\
\hline

\end{DoxyEnumFields}
