module top_module (
	input clk,
	input L,
	input r_in,
	input q_in,
	output reg Q);
    
    wire w1;
    
    assign w1 = L ? r_in : q_in;
    
    always @ (posedge clk)
        
        Q <= w1;

endmodule
