// Seed: 3899038302
module module_0 (
    input id_0,
    output id_1,
    input reg id_2,
    output id_3,
    output real id_4
);
  always @(posedge 1) begin
    id_3 <= id_2;
  end
  type_6(
      "", 1
  ); type_7(
      id_0, id_3, 1
  ); timeunit 1ps;
  initial SystemTFIdentifier(id_2);
endmodule
