;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-126
	MOV -1, <-20
	MOV -11, <-20
	DJN -1, @-20
	SUB #210, <0
	ADD <-30, 9
	SUB #0, @50
	SUB #0, @50
	SPL -1
	SUB #121, 138
	SUB #210, <0
	JMN -1, @-90
	SUB 801, <500
	SPL <-121, 106
	SUB <0, @-8
	SUB #10, 400
	SUB @121, 103
	JMP -1, @-320
	DJN -1, @-20
	ADD 210, 60
	SUB -607, <-157
	SUB -607, <-157
	SUB 1, 509
	SUB -21, 0
	JMZ 12, <10
	JMZ 12, <10
	ADD #270, 0
	SUB -21, 0
	SUB #10, 10
	JMN -1, @-20
	SUB -21, 0
	SPL 0, 202
	SUB 1, 509
	SUB @121, 106
	DJN -1, #-80
	SUB -607, <-157
	SUB -607, <-157
	ADD 210, 30
	ADD 210, 30
	SLT 721, 40
	JMZ 12, <10
	SPL -1
	SPL -1
	ADD 210, 30
	SPL -1
	MOV -1, <-20
	DJN -1, @-20
	SPL -1
	MOV -1, <-20
	MOV -1, <-20
	MOV -1, <-20
	MOV -11, <-20
	DJN -1, @-20
	SUB #210, <0
	ADD <-30, 9
	SUB #0, @50
	SUB #72, @204
	SPL -1
