

================================================================
== Vivado HLS Report for 'StreamingDataWidthCo'
================================================================
* Date:           Tue May 10 21:15:46 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        ultra_core
* Solution:       ultracore_125
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 4.00 ns | 3.500 ns |   0.50 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        ?|        ?|         2|          1|          1|     ?|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    128|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      2|     165|     49|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    129|    -|
|Register         |        -|      -|     267|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      2|     432|    306|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      432|    360|  141120|  70560|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT| URAM|
    +-------------------------+----------------------+---------+-------+-----+----+-----+
    |ultra_net_mul_32sbkb_U9  |ultra_net_mul_32sbkb  |        0|      2|  165|  49|    0|
    +-------------------------+----------------------+---------+-------+-----+----+-----+
    |Total                    |                      |        0|      2|  165|  49|    0|
    +-------------------------+----------------------+---------+-------+-----+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |i_fu_136_p2                       |     +    |      0|  0|  39|          32|           1|
    |t_fu_127_p2                       |     +    |      0|  0|  39|          32|           1|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |icmp_ln225_fu_122_p2              |   icmp   |      0|  0|  20|          32|          32|
    |icmp_ln234_fu_142_p2              |   icmp   |      0|  0|  20|          32|           2|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 128|         134|          42|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  33|          6|    1|          6|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |  15|          3|    1|          3|
    |i_1_fu_58                |   9|          2|   32|         64|
    |in_V_V_blk_n             |   9|          2|    1|          2|
    |numReps_blk_n            |   9|          2|    1|          2|
    |numReps_out_blk_n        |   9|          2|    1|          2|
    |out_V_V_blk_n            |   9|          2|    1|          2|
    |r_V_reg_89               |   9|          2|  128|        256|
    |real_start               |   9|          2|    1|          2|
    |t_0_i_reg_101            |   9|          2|   32|         64|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 129|         27|  200|        405|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+-----+----+-----+-----------+
    |           Name          |  FF | LUT| Bits| Const Bits|
    +-------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                |    5|   0|    5|          0|
    |ap_done_reg              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |    1|   0|    1|          0|
    |i_1_fu_58                |   32|   0|   32|          0|
    |icmp_ln225_reg_197       |    1|   0|    1|          0|
    |icmp_ln234_reg_206       |    1|   0|    1|          0|
    |numReps_read_reg_187     |   32|   0|   32|          0|
    |r_V_reg_89               |  128|   0|  128|          0|
    |start_once_reg           |    1|   0|    1|          0|
    |t_0_i_reg_101            |   32|   0|   32|          0|
    |totalIters_reg_192       |   32|   0|   32|          0|
    +-------------------------+-----+----+-----+-----------+
    |Total                    |  267|   0|  267|          0|
    +-------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+----------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+--------------------+-----+-----+------------+----------------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs | StreamingDataWidthCo | return value |
|ap_rst              |  in |    1| ap_ctrl_hs | StreamingDataWidthCo | return value |
|ap_start            |  in |    1| ap_ctrl_hs | StreamingDataWidthCo | return value |
|start_full_n        |  in |    1| ap_ctrl_hs | StreamingDataWidthCo | return value |
|ap_done             | out |    1| ap_ctrl_hs | StreamingDataWidthCo | return value |
|ap_continue         |  in |    1| ap_ctrl_hs | StreamingDataWidthCo | return value |
|ap_idle             | out |    1| ap_ctrl_hs | StreamingDataWidthCo | return value |
|ap_ready            | out |    1| ap_ctrl_hs | StreamingDataWidthCo | return value |
|start_out           | out |    1| ap_ctrl_hs | StreamingDataWidthCo | return value |
|start_write         | out |    1| ap_ctrl_hs | StreamingDataWidthCo | return value |
|in_V_V_dout         |  in |   64|   ap_fifo  |        in_V_V        |    pointer   |
|in_V_V_empty_n      |  in |    1|   ap_fifo  |        in_V_V        |    pointer   |
|in_V_V_read         | out |    1|   ap_fifo  |        in_V_V        |    pointer   |
|out_V_V_din         | out |  192|   ap_fifo  |        out_V_V       |    pointer   |
|out_V_V_full_n      |  in |    1|   ap_fifo  |        out_V_V       |    pointer   |
|out_V_V_write       | out |    1|   ap_fifo  |        out_V_V       |    pointer   |
|numReps_dout        |  in |   32|   ap_fifo  |        numReps       |    pointer   |
|numReps_empty_n     |  in |    1|   ap_fifo  |        numReps       |    pointer   |
|numReps_read        | out |    1|   ap_fifo  |        numReps       |    pointer   |
|numReps_out_din     | out |   32|   ap_fifo  |      numReps_out     |    pointer   |
|numReps_out_full_n  |  in |    1|   ap_fifo  |      numReps_out     |    pointer   |
|numReps_out_write   | out |    1|   ap_fifo  |      numReps_out     |    pointer   |
+--------------------+-----+-----+------------+----------------------+--------------+

