<!-- HTML header for doxygen 1.8.12-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>XeThru Embedded Platform - XEP: Usart Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
  <div id="top"><!-- do not remove this div, it is closed by doxygen! -->
    <!-- Platform title -->
    <div class="page-title-bar container-fluid">
      <div id="projectalign" class="row">
        <div id="projectname" class="col-sm-12">XeThru Embedded Platform - XEP
          &#160;<span id="projectnumber">3.4.7</span>
        </div>
        <div id="projectbrief" class="col-sm-12">Embedded platform for XeThru firmware products</div>
      </div>
    </div>
    <div class="topbar">
      <div class="container">
        <div id="titlearea">
          <div class="xethru-logo">
            <img src="xethru-logo_220x55HD.png" alt="Novelda XeThru web site" id="logo-image" />
          </div>
        </div>
        <!-- end header part -->
        <!-- Generated by Doxygen 1.8.12 -->
        <!--BEGIN MAIN-NAV AND SEARCHENGINE-->
        <div id="main-nav"></div>
        <!--END MAIN-NAV AND SEARCHENGINE-->
      </div>
    </div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="struct_usart-members.xhtml">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">Usart Struct Reference<div class="ingroups"><a class="el" href="group___s_a_m_e70___u_s_a_r_t.xhtml">Universal Synchronous Asynchronous Receiver Transmitter</a> &#124; <a class="el" href="group___s_a_m_s70___u_s_a_r_t.xhtml">Universal Synchronous Asynchronous Receiver Transmitter</a> &#124; <a class="el" href="group___s_a_m_v71___u_s_a_r_t.xhtml">Universal Synchronous Asynchronous Receiver Transmitter</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p><a class="el" href="struct_usart.xhtml" title="Usart hardware registers. ">Usart</a> hardware registers.  
 <a href="struct_usart.xhtml#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="same70_2component_2component__usart_8h_source.xhtml">component_usart.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr class="memitem:a76ed99fe61ef73a9f5e6eee5349bbcc0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usart.xhtml#a76ed99fe61ef73a9f5e6eee5349bbcc0">US_CR</a></td></tr>
<tr class="memdesc:a76ed99fe61ef73a9f5e6eee5349bbcc0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_usart.xhtml" title="Usart hardware registers. ">Usart</a> Offset: 0x0000) Control Register  <a href="#a76ed99fe61ef73a9f5e6eee5349bbcc0">More...</a><br /></td></tr>
<tr class="separator:a76ed99fe61ef73a9f5e6eee5349bbcc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68314d206a9ed9052c3d25e9b2df57d1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usart.xhtml#a68314d206a9ed9052c3d25e9b2df57d1">US_MR</a></td></tr>
<tr class="memdesc:a68314d206a9ed9052c3d25e9b2df57d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_usart.xhtml" title="Usart hardware registers. ">Usart</a> Offset: 0x0004) Mode Register  <a href="#a68314d206a9ed9052c3d25e9b2df57d1">More...</a><br /></td></tr>
<tr class="separator:a68314d206a9ed9052c3d25e9b2df57d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4be2b296e8e8e4f1890bf03dff7cd42b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usart.xhtml#a4be2b296e8e8e4f1890bf03dff7cd42b">US_IER</a></td></tr>
<tr class="memdesc:a4be2b296e8e8e4f1890bf03dff7cd42b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_usart.xhtml" title="Usart hardware registers. ">Usart</a> Offset: 0x0008) Interrupt Enable Register  <a href="#a4be2b296e8e8e4f1890bf03dff7cd42b">More...</a><br /></td></tr>
<tr class="separator:a4be2b296e8e8e4f1890bf03dff7cd42b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b2ead40324f19b2adba6b11704c2500"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usart.xhtml#a4b2ead40324f19b2adba6b11704c2500">US_IDR</a></td></tr>
<tr class="memdesc:a4b2ead40324f19b2adba6b11704c2500"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_usart.xhtml" title="Usart hardware registers. ">Usart</a> Offset: 0x000C) Interrupt Disable Register  <a href="#a4b2ead40324f19b2adba6b11704c2500">More...</a><br /></td></tr>
<tr class="separator:a4b2ead40324f19b2adba6b11704c2500"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a201c0492c512c49f2c8ca95376cf2052"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usart.xhtml#a201c0492c512c49f2c8ca95376cf2052">US_IMR</a></td></tr>
<tr class="memdesc:a201c0492c512c49f2c8ca95376cf2052"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_usart.xhtml" title="Usart hardware registers. ">Usart</a> Offset: 0x0010) Interrupt Mask Register  <a href="#a201c0492c512c49f2c8ca95376cf2052">More...</a><br /></td></tr>
<tr class="separator:a201c0492c512c49f2c8ca95376cf2052"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ca111dea2f880adb0d135784c045e85"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usart.xhtml#a8ca111dea2f880adb0d135784c045e85">US_CSR</a></td></tr>
<tr class="memdesc:a8ca111dea2f880adb0d135784c045e85"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_usart.xhtml" title="Usart hardware registers. ">Usart</a> Offset: 0x0014) Channel Status Register  <a href="#a8ca111dea2f880adb0d135784c045e85">More...</a><br /></td></tr>
<tr class="separator:a8ca111dea2f880adb0d135784c045e85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7d41150cc8cee1e68a5671906d8a314"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usart.xhtml#ac7d41150cc8cee1e68a5671906d8a314">US_RHR</a></td></tr>
<tr class="memdesc:ac7d41150cc8cee1e68a5671906d8a314"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_usart.xhtml" title="Usart hardware registers. ">Usart</a> Offset: 0x0018) Receive Holding Register  <a href="#ac7d41150cc8cee1e68a5671906d8a314">More...</a><br /></td></tr>
<tr class="separator:ac7d41150cc8cee1e68a5671906d8a314"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3dc9b6781d4b2baaa4d8f59ad313e06c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usart.xhtml#a3dc9b6781d4b2baaa4d8f59ad313e06c">US_THR</a></td></tr>
<tr class="memdesc:a3dc9b6781d4b2baaa4d8f59ad313e06c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_usart.xhtml" title="Usart hardware registers. ">Usart</a> Offset: 0x001C) Transmit Holding Register  <a href="#a3dc9b6781d4b2baaa4d8f59ad313e06c">More...</a><br /></td></tr>
<tr class="separator:a3dc9b6781d4b2baaa4d8f59ad313e06c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9e7c76fad7dab06225a4d134582f3b4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usart.xhtml#ab9e7c76fad7dab06225a4d134582f3b4">US_BRGR</a></td></tr>
<tr class="memdesc:ab9e7c76fad7dab06225a4d134582f3b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_usart.xhtml" title="Usart hardware registers. ">Usart</a> Offset: 0x0020) Baud Rate Generator Register  <a href="#ab9e7c76fad7dab06225a4d134582f3b4">More...</a><br /></td></tr>
<tr class="separator:ab9e7c76fad7dab06225a4d134582f3b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a379a01b93548081163fb16fe23ca0792"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usart.xhtml#a379a01b93548081163fb16fe23ca0792">US_RTOR</a></td></tr>
<tr class="memdesc:a379a01b93548081163fb16fe23ca0792"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_usart.xhtml" title="Usart hardware registers. ">Usart</a> Offset: 0x0024) Receiver Time-out Register  <a href="#a379a01b93548081163fb16fe23ca0792">More...</a><br /></td></tr>
<tr class="separator:a379a01b93548081163fb16fe23ca0792"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5498a19b7808fbb304a907813f00ab28"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usart.xhtml#a5498a19b7808fbb304a907813f00ab28">US_TTGR</a></td></tr>
<tr class="memdesc:a5498a19b7808fbb304a907813f00ab28"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_usart.xhtml" title="Usart hardware registers. ">Usart</a> Offset: 0x0028) Transmitter Timeguard Register  <a href="#a5498a19b7808fbb304a907813f00ab28">More...</a><br /></td></tr>
<tr class="separator:a5498a19b7808fbb304a907813f00ab28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94b45d8c1f38f5fc07b9991946d55c3b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usart.xhtml#a94b45d8c1f38f5fc07b9991946d55c3b">Reserved1</a> [5]</td></tr>
<tr class="separator:a94b45d8c1f38f5fc07b9991946d55c3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3585671f3f60e19a816fdd0714ca64a7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usart.xhtml#a3585671f3f60e19a816fdd0714ca64a7">US_FIDI</a></td></tr>
<tr class="memdesc:a3585671f3f60e19a816fdd0714ca64a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_usart.xhtml" title="Usart hardware registers. ">Usart</a> Offset: 0x0040) FI DI Ratio Register  <a href="#a3585671f3f60e19a816fdd0714ca64a7">More...</a><br /></td></tr>
<tr class="separator:a3585671f3f60e19a816fdd0714ca64a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc0736a842a861c4eaba268418b3bfc8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usart.xhtml#afc0736a842a861c4eaba268418b3bfc8">US_NER</a></td></tr>
<tr class="memdesc:afc0736a842a861c4eaba268418b3bfc8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_usart.xhtml" title="Usart hardware registers. ">Usart</a> Offset: 0x0044) Number of Errors Register  <a href="#afc0736a842a861c4eaba268418b3bfc8">More...</a><br /></td></tr>
<tr class="separator:afc0736a842a861c4eaba268418b3bfc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7eca14ffdc15372aa1ef92e5412a3ae"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usart.xhtml#ae7eca14ffdc15372aa1ef92e5412a3ae">Reserved2</a> [1]</td></tr>
<tr class="separator:ae7eca14ffdc15372aa1ef92e5412a3ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a334950675ab1781120e58481d20d7581"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usart.xhtml#a334950675ab1781120e58481d20d7581">US_IF</a></td></tr>
<tr class="memdesc:a334950675ab1781120e58481d20d7581"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_usart.xhtml" title="Usart hardware registers. ">Usart</a> Offset: 0x004C) IrDA Filter Register  <a href="#a334950675ab1781120e58481d20d7581">More...</a><br /></td></tr>
<tr class="separator:a334950675ab1781120e58481d20d7581"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01ffa7ba9dfda7859242682198eccac8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usart.xhtml#a01ffa7ba9dfda7859242682198eccac8">US_MAN</a></td></tr>
<tr class="memdesc:a01ffa7ba9dfda7859242682198eccac8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_usart.xhtml" title="Usart hardware registers. ">Usart</a> Offset: 0x0050) Manchester Configuration Register  <a href="#a01ffa7ba9dfda7859242682198eccac8">More...</a><br /></td></tr>
<tr class="separator:a01ffa7ba9dfda7859242682198eccac8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aecbab0892d8e515361721920f5f2d2f9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usart.xhtml#aecbab0892d8e515361721920f5f2d2f9">US_LINMR</a></td></tr>
<tr class="memdesc:aecbab0892d8e515361721920f5f2d2f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_usart.xhtml" title="Usart hardware registers. ">Usart</a> Offset: 0x0054) LIN Mode Register  <a href="#aecbab0892d8e515361721920f5f2d2f9">More...</a><br /></td></tr>
<tr class="separator:aecbab0892d8e515361721920f5f2d2f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1c2311c3a653045f1e05e8b29f7faa6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usart.xhtml#ae1c2311c3a653045f1e05e8b29f7faa6">US_LINIR</a></td></tr>
<tr class="memdesc:ae1c2311c3a653045f1e05e8b29f7faa6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_usart.xhtml" title="Usart hardware registers. ">Usart</a> Offset: 0x0058) LIN Identifier Register  <a href="#ae1c2311c3a653045f1e05e8b29f7faa6">More...</a><br /></td></tr>
<tr class="separator:ae1c2311c3a653045f1e05e8b29f7faa6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad379864784ee0f62b84c6b35aeecd13"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usart.xhtml#aad379864784ee0f62b84c6b35aeecd13">US_LINBRR</a></td></tr>
<tr class="memdesc:aad379864784ee0f62b84c6b35aeecd13"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_usart.xhtml" title="Usart hardware registers. ">Usart</a> Offset: 0x005C) LIN Baud Rate Register  <a href="#aad379864784ee0f62b84c6b35aeecd13">More...</a><br /></td></tr>
<tr class="separator:aad379864784ee0f62b84c6b35aeecd13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2accbe36c585232fc40389d52d538de6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usart.xhtml#a2accbe36c585232fc40389d52d538de6">US_LONMR</a></td></tr>
<tr class="memdesc:a2accbe36c585232fc40389d52d538de6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_usart.xhtml" title="Usart hardware registers. ">Usart</a> Offset: 0x0060) LON Mode Register  <a href="#a2accbe36c585232fc40389d52d538de6">More...</a><br /></td></tr>
<tr class="separator:a2accbe36c585232fc40389d52d538de6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d14ef17bce35a4627a869123ad13159"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usart.xhtml#a4d14ef17bce35a4627a869123ad13159">US_LONPR</a></td></tr>
<tr class="memdesc:a4d14ef17bce35a4627a869123ad13159"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_usart.xhtml" title="Usart hardware registers. ">Usart</a> Offset: 0x0064) LON Preamble Register  <a href="#a4d14ef17bce35a4627a869123ad13159">More...</a><br /></td></tr>
<tr class="separator:a4d14ef17bce35a4627a869123ad13159"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42aa0a32543306e69557a593f619c447"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usart.xhtml#a42aa0a32543306e69557a593f619c447">US_LONDL</a></td></tr>
<tr class="memdesc:a42aa0a32543306e69557a593f619c447"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_usart.xhtml" title="Usart hardware registers. ">Usart</a> Offset: 0x0068) LON Data Length Register  <a href="#a42aa0a32543306e69557a593f619c447">More...</a><br /></td></tr>
<tr class="separator:a42aa0a32543306e69557a593f619c447"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb042b0a94ceb448a27d1d1f5cb81a1f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usart.xhtml#aeb042b0a94ceb448a27d1d1f5cb81a1f">US_LONL2HDR</a></td></tr>
<tr class="memdesc:aeb042b0a94ceb448a27d1d1f5cb81a1f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_usart.xhtml" title="Usart hardware registers. ">Usart</a> Offset: 0x006C) LON L2HDR Register  <a href="#aeb042b0a94ceb448a27d1d1f5cb81a1f">More...</a><br /></td></tr>
<tr class="separator:aeb042b0a94ceb448a27d1d1f5cb81a1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04a1a0d6add77205eb28b9e56c7ccf8d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usart.xhtml#a04a1a0d6add77205eb28b9e56c7ccf8d">US_LONBL</a></td></tr>
<tr class="memdesc:a04a1a0d6add77205eb28b9e56c7ccf8d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_usart.xhtml" title="Usart hardware registers. ">Usart</a> Offset: 0x0070) LON Backlog Register  <a href="#a04a1a0d6add77205eb28b9e56c7ccf8d">More...</a><br /></td></tr>
<tr class="separator:a04a1a0d6add77205eb28b9e56c7ccf8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae81ace09cca03fe8122bce85103d5f8e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usart.xhtml#ae81ace09cca03fe8122bce85103d5f8e">US_LONB1TX</a></td></tr>
<tr class="memdesc:ae81ace09cca03fe8122bce85103d5f8e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_usart.xhtml" title="Usart hardware registers. ">Usart</a> Offset: 0x0074) LON Beta1 Tx Register  <a href="#ae81ace09cca03fe8122bce85103d5f8e">More...</a><br /></td></tr>
<tr class="separator:ae81ace09cca03fe8122bce85103d5f8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab4bd58c2696f2aebd3239e7e47e7d22"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usart.xhtml#aab4bd58c2696f2aebd3239e7e47e7d22">US_LONB1RX</a></td></tr>
<tr class="memdesc:aab4bd58c2696f2aebd3239e7e47e7d22"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_usart.xhtml" title="Usart hardware registers. ">Usart</a> Offset: 0x0078) LON Beta1 Rx Register  <a href="#aab4bd58c2696f2aebd3239e7e47e7d22">More...</a><br /></td></tr>
<tr class="separator:aab4bd58c2696f2aebd3239e7e47e7d22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24bf712b0013ae7f91de11e575f2feea"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usart.xhtml#a24bf712b0013ae7f91de11e575f2feea">US_LONPRIO</a></td></tr>
<tr class="memdesc:a24bf712b0013ae7f91de11e575f2feea"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_usart.xhtml" title="Usart hardware registers. ">Usart</a> Offset: 0x007C) LON Priority Register  <a href="#a24bf712b0013ae7f91de11e575f2feea">More...</a><br /></td></tr>
<tr class="separator:a24bf712b0013ae7f91de11e575f2feea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a283e625bb186b67bec9957e6d3b0a2c8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usart.xhtml#a283e625bb186b67bec9957e6d3b0a2c8">US_IDTTX</a></td></tr>
<tr class="memdesc:a283e625bb186b67bec9957e6d3b0a2c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_usart.xhtml" title="Usart hardware registers. ">Usart</a> Offset: 0x0080) LON IDT Tx Register  <a href="#a283e625bb186b67bec9957e6d3b0a2c8">More...</a><br /></td></tr>
<tr class="separator:a283e625bb186b67bec9957e6d3b0a2c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac63db3a9418e9d03d55825840e096962"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usart.xhtml#ac63db3a9418e9d03d55825840e096962">US_IDTRX</a></td></tr>
<tr class="memdesc:ac63db3a9418e9d03d55825840e096962"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_usart.xhtml" title="Usart hardware registers. ">Usart</a> Offset: 0x0084) LON IDT Rx Register  <a href="#ac63db3a9418e9d03d55825840e096962">More...</a><br /></td></tr>
<tr class="separator:ac63db3a9418e9d03d55825840e096962"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02b13ce99b079765bac9b088b6f87553"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usart.xhtml#a02b13ce99b079765bac9b088b6f87553">US_ICDIFF</a></td></tr>
<tr class="memdesc:a02b13ce99b079765bac9b088b6f87553"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_usart.xhtml" title="Usart hardware registers. ">Usart</a> Offset: 0x0088) IC DIFF Register  <a href="#a02b13ce99b079765bac9b088b6f87553">More...</a><br /></td></tr>
<tr class="separator:a02b13ce99b079765bac9b088b6f87553"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a997cc31cabe5872606fd76a15f1694c3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usart.xhtml#a997cc31cabe5872606fd76a15f1694c3">Reserved3</a> [22]</td></tr>
<tr class="separator:a997cc31cabe5872606fd76a15f1694c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f68929355c4a31ff533468a720438b7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usart.xhtml#a4f68929355c4a31ff533468a720438b7">US_WPMR</a></td></tr>
<tr class="memdesc:a4f68929355c4a31ff533468a720438b7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_usart.xhtml" title="Usart hardware registers. ">Usart</a> Offset: 0x00E4) Write Protection Mode Register  <a href="#a4f68929355c4a31ff533468a720438b7">More...</a><br /></td></tr>
<tr class="separator:a4f68929355c4a31ff533468a720438b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0acc127462a24739e4d8f21fd0bc32ad"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usart.xhtml#a0acc127462a24739e4d8f21fd0bc32ad">US_WPSR</a></td></tr>
<tr class="memdesc:a0acc127462a24739e4d8f21fd0bc32ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_usart.xhtml" title="Usart hardware registers. ">Usart</a> Offset: 0x00E8) Write Protection Status Register  <a href="#a0acc127462a24739e4d8f21fd0bc32ad">More...</a><br /></td></tr>
<tr class="separator:a0acc127462a24739e4d8f21fd0bc32ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a97863a96d7dfee3e85aa6184a1cbb0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usart.xhtml#a9a97863a96d7dfee3e85aa6184a1cbb0">Reserved4</a> [4]</td></tr>
<tr class="separator:a9a97863a96d7dfee3e85aa6184a1cbb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf96cca990089b272ef1402c545af500"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usart.xhtml#acf96cca990089b272ef1402c545af500">US_VERSION</a></td></tr>
<tr class="memdesc:acf96cca990089b272ef1402c545af500"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_usart.xhtml" title="Usart hardware registers. ">Usart</a> Offset: 0x00FC) Version Register  <a href="#acf96cca990089b272ef1402c545af500">More...</a><br /></td></tr>
<tr class="separator:acf96cca990089b272ef1402c545af500"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p><a class="el" href="struct_usart.xhtml" title="Usart hardware registers. ">Usart</a> hardware registers. </p>
</div><h2 class="groupheader">Member Data Documentation</h2>
<a id="a94b45d8c1f38f5fc07b9991946d55c3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a94b45d8c1f38f5fc07b9991946d55c3b">&sect;&nbsp;</a></span>Reserved1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Usart::Reserved1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae7eca14ffdc15372aa1ef92e5412a3ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae7eca14ffdc15372aa1ef92e5412a3ae">&sect;&nbsp;</a></span>Reserved2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Usart::Reserved2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a997cc31cabe5872606fd76a15f1694c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a997cc31cabe5872606fd76a15f1694c3">&sect;&nbsp;</a></span>Reserved3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Usart::Reserved3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9a97863a96d7dfee3e85aa6184a1cbb0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a97863a96d7dfee3e85aa6184a1cbb0">&sect;&nbsp;</a></span>Reserved4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Usart::Reserved4[4]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab9e7c76fad7dab06225a4d134582f3b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab9e7c76fad7dab06225a4d134582f3b4">&sect;&nbsp;</a></span>US_BRGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Usart::US_BRGR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_usart.xhtml" title="Usart hardware registers. ">Usart</a> Offset: 0x0020) Baud Rate Generator Register </p>

</div>
</div>
<a id="a76ed99fe61ef73a9f5e6eee5349bbcc0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76ed99fe61ef73a9f5e6eee5349bbcc0">&sect;&nbsp;</a></span>US_CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t Usart::US_CR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_usart.xhtml" title="Usart hardware registers. ">Usart</a> Offset: 0x0000) Control Register </p>

</div>
</div>
<a id="a8ca111dea2f880adb0d135784c045e85"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ca111dea2f880adb0d135784c045e85">&sect;&nbsp;</a></span>US_CSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Usart::US_CSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_usart.xhtml" title="Usart hardware registers. ">Usart</a> Offset: 0x0014) Channel Status Register </p>

</div>
</div>
<a id="a3585671f3f60e19a816fdd0714ca64a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3585671f3f60e19a816fdd0714ca64a7">&sect;&nbsp;</a></span>US_FIDI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Usart::US_FIDI</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_usart.xhtml" title="Usart hardware registers. ">Usart</a> Offset: 0x0040) FI DI Ratio Register </p>

</div>
</div>
<a id="a02b13ce99b079765bac9b088b6f87553"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a02b13ce99b079765bac9b088b6f87553">&sect;&nbsp;</a></span>US_ICDIFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Usart::US_ICDIFF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_usart.xhtml" title="Usart hardware registers. ">Usart</a> Offset: 0x0088) IC DIFF Register </p>

</div>
</div>
<a id="a4b2ead40324f19b2adba6b11704c2500"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b2ead40324f19b2adba6b11704c2500">&sect;&nbsp;</a></span>US_IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t Usart::US_IDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_usart.xhtml" title="Usart hardware registers. ">Usart</a> Offset: 0x000C) Interrupt Disable Register </p>

</div>
</div>
<a id="ac63db3a9418e9d03d55825840e096962"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac63db3a9418e9d03d55825840e096962">&sect;&nbsp;</a></span>US_IDTRX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Usart::US_IDTRX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_usart.xhtml" title="Usart hardware registers. ">Usart</a> Offset: 0x0084) LON IDT Rx Register </p>

</div>
</div>
<a id="a283e625bb186b67bec9957e6d3b0a2c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a283e625bb186b67bec9957e6d3b0a2c8">&sect;&nbsp;</a></span>US_IDTTX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Usart::US_IDTTX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_usart.xhtml" title="Usart hardware registers. ">Usart</a> Offset: 0x0080) LON IDT Tx Register </p>

</div>
</div>
<a id="a4be2b296e8e8e4f1890bf03dff7cd42b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4be2b296e8e8e4f1890bf03dff7cd42b">&sect;&nbsp;</a></span>US_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t Usart::US_IER</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_usart.xhtml" title="Usart hardware registers. ">Usart</a> Offset: 0x0008) Interrupt Enable Register </p>

</div>
</div>
<a id="a334950675ab1781120e58481d20d7581"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a334950675ab1781120e58481d20d7581">&sect;&nbsp;</a></span>US_IF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Usart::US_IF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_usart.xhtml" title="Usart hardware registers. ">Usart</a> Offset: 0x004C) IrDA Filter Register </p>

</div>
</div>
<a id="a201c0492c512c49f2c8ca95376cf2052"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a201c0492c512c49f2c8ca95376cf2052">&sect;&nbsp;</a></span>US_IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Usart::US_IMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_usart.xhtml" title="Usart hardware registers. ">Usart</a> Offset: 0x0010) Interrupt Mask Register </p>

</div>
</div>
<a id="aad379864784ee0f62b84c6b35aeecd13"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad379864784ee0f62b84c6b35aeecd13">&sect;&nbsp;</a></span>US_LINBRR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Usart::US_LINBRR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_usart.xhtml" title="Usart hardware registers. ">Usart</a> Offset: 0x005C) LIN Baud Rate Register </p>

</div>
</div>
<a id="ae1c2311c3a653045f1e05e8b29f7faa6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae1c2311c3a653045f1e05e8b29f7faa6">&sect;&nbsp;</a></span>US_LINIR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Usart::US_LINIR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_usart.xhtml" title="Usart hardware registers. ">Usart</a> Offset: 0x0058) LIN Identifier Register </p>

</div>
</div>
<a id="aecbab0892d8e515361721920f5f2d2f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aecbab0892d8e515361721920f5f2d2f9">&sect;&nbsp;</a></span>US_LINMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Usart::US_LINMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_usart.xhtml" title="Usart hardware registers. ">Usart</a> Offset: 0x0054) LIN Mode Register </p>

</div>
</div>
<a id="aab4bd58c2696f2aebd3239e7e47e7d22"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab4bd58c2696f2aebd3239e7e47e7d22">&sect;&nbsp;</a></span>US_LONB1RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Usart::US_LONB1RX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_usart.xhtml" title="Usart hardware registers. ">Usart</a> Offset: 0x0078) LON Beta1 Rx Register </p>

</div>
</div>
<a id="ae81ace09cca03fe8122bce85103d5f8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae81ace09cca03fe8122bce85103d5f8e">&sect;&nbsp;</a></span>US_LONB1TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Usart::US_LONB1TX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_usart.xhtml" title="Usart hardware registers. ">Usart</a> Offset: 0x0074) LON Beta1 Tx Register </p>

</div>
</div>
<a id="a04a1a0d6add77205eb28b9e56c7ccf8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04a1a0d6add77205eb28b9e56c7ccf8d">&sect;&nbsp;</a></span>US_LONBL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Usart::US_LONBL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_usart.xhtml" title="Usart hardware registers. ">Usart</a> Offset: 0x0070) LON Backlog Register </p>

</div>
</div>
<a id="a42aa0a32543306e69557a593f619c447"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a42aa0a32543306e69557a593f619c447">&sect;&nbsp;</a></span>US_LONDL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Usart::US_LONDL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_usart.xhtml" title="Usart hardware registers. ">Usart</a> Offset: 0x0068) LON Data Length Register </p>

</div>
</div>
<a id="aeb042b0a94ceb448a27d1d1f5cb81a1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb042b0a94ceb448a27d1d1f5cb81a1f">&sect;&nbsp;</a></span>US_LONL2HDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Usart::US_LONL2HDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_usart.xhtml" title="Usart hardware registers. ">Usart</a> Offset: 0x006C) LON L2HDR Register </p>

</div>
</div>
<a id="a2accbe36c585232fc40389d52d538de6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2accbe36c585232fc40389d52d538de6">&sect;&nbsp;</a></span>US_LONMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Usart::US_LONMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_usart.xhtml" title="Usart hardware registers. ">Usart</a> Offset: 0x0060) LON Mode Register </p>

</div>
</div>
<a id="a4d14ef17bce35a4627a869123ad13159"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d14ef17bce35a4627a869123ad13159">&sect;&nbsp;</a></span>US_LONPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Usart::US_LONPR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_usart.xhtml" title="Usart hardware registers. ">Usart</a> Offset: 0x0064) LON Preamble Register </p>

</div>
</div>
<a id="a24bf712b0013ae7f91de11e575f2feea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a24bf712b0013ae7f91de11e575f2feea">&sect;&nbsp;</a></span>US_LONPRIO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Usart::US_LONPRIO</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_usart.xhtml" title="Usart hardware registers. ">Usart</a> Offset: 0x007C) LON Priority Register </p>

</div>
</div>
<a id="a01ffa7ba9dfda7859242682198eccac8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a01ffa7ba9dfda7859242682198eccac8">&sect;&nbsp;</a></span>US_MAN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Usart::US_MAN</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_usart.xhtml" title="Usart hardware registers. ">Usart</a> Offset: 0x0050) Manchester Configuration Register </p>

</div>
</div>
<a id="a68314d206a9ed9052c3d25e9b2df57d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a68314d206a9ed9052c3d25e9b2df57d1">&sect;&nbsp;</a></span>US_MR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Usart::US_MR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_usart.xhtml" title="Usart hardware registers. ">Usart</a> Offset: 0x0004) Mode Register </p>

</div>
</div>
<a id="afc0736a842a861c4eaba268418b3bfc8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc0736a842a861c4eaba268418b3bfc8">&sect;&nbsp;</a></span>US_NER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Usart::US_NER</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_usart.xhtml" title="Usart hardware registers. ">Usart</a> Offset: 0x0044) Number of Errors Register </p>

</div>
</div>
<a id="ac7d41150cc8cee1e68a5671906d8a314"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac7d41150cc8cee1e68a5671906d8a314">&sect;&nbsp;</a></span>US_RHR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Usart::US_RHR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_usart.xhtml" title="Usart hardware registers. ">Usart</a> Offset: 0x0018) Receive Holding Register </p>

</div>
</div>
<a id="a379a01b93548081163fb16fe23ca0792"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a379a01b93548081163fb16fe23ca0792">&sect;&nbsp;</a></span>US_RTOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Usart::US_RTOR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_usart.xhtml" title="Usart hardware registers. ">Usart</a> Offset: 0x0024) Receiver Time-out Register </p>

</div>
</div>
<a id="a3dc9b6781d4b2baaa4d8f59ad313e06c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3dc9b6781d4b2baaa4d8f59ad313e06c">&sect;&nbsp;</a></span>US_THR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t Usart::US_THR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_usart.xhtml" title="Usart hardware registers. ">Usart</a> Offset: 0x001C) Transmit Holding Register </p>

</div>
</div>
<a id="a5498a19b7808fbb304a907813f00ab28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5498a19b7808fbb304a907813f00ab28">&sect;&nbsp;</a></span>US_TTGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Usart::US_TTGR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_usart.xhtml" title="Usart hardware registers. ">Usart</a> Offset: 0x0028) Transmitter Timeguard Register </p>

</div>
</div>
<a id="acf96cca990089b272ef1402c545af500"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf96cca990089b272ef1402c545af500">&sect;&nbsp;</a></span>US_VERSION</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Usart::US_VERSION</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_usart.xhtml" title="Usart hardware registers. ">Usart</a> Offset: 0x00FC) Version Register </p>

</div>
</div>
<a id="a4f68929355c4a31ff533468a720438b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f68929355c4a31ff533468a720438b7">&sect;&nbsp;</a></span>US_WPMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Usart::US_WPMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_usart.xhtml" title="Usart hardware registers. ">Usart</a> Offset: 0x00E4) Write Protection Mode Register </p>

</div>
</div>
<a id="a0acc127462a24739e4d8f21fd0bc32ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0acc127462a24739e4d8f21fd0bc32ad">&sect;&nbsp;</a></span>US_WPSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Usart::US_WPSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_usart.xhtml" title="Usart hardware registers. ">Usart</a> Offset: 0x00E8) Write Protection Status Register </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>src/hal/x4m0x_s70/libraries/libchip/include/same70/component/<a class="el" href="same70_2component_2component__usart_8h_source.xhtml">component_usart.h</a></li>
</ul>
</div><!-- contents -->
<!-- HTML footer for doxygen 1.8.12-->
<!-- start footer part -->
<hr class="footer"/>
 <address class="footer">
 Copyright &copy; 2016 Novelda AS - <a href="http://www.xethru.com">www.xehtru.com</a><br />
 <small>
  Generated by &#160;<a href="http://www.doxygen.org/index.html">
  <img class="footer" src="doxygen.png" alt="doxygen"/>
  </a> 1.8.12
 </small>
 </address>
</body>
</html>
