
ubuntu-preinstalled/gpg-agent:     file format elf32-littlearm


Disassembly of section .init:

00004bac <.init>:
    4bac:	push	{r3, lr}
    4bb0:	bl	73a4 <npth_sleep@plt+0x16bc>
    4bb4:	pop	{r3, pc}

Disassembly of section .plt:

00004bb8 <pthread_mutex_unlock@plt-0x14>:
    4bb8:	push	{lr}		; (str lr, [sp, #-4]!)
    4bbc:	ldr	lr, [pc, #4]	; 4bc8 <pthread_mutex_unlock@plt-0x4>
    4bc0:	add	lr, pc, lr
    4bc4:	ldr	pc, [lr, #8]!
    4bc8:	andeq	r9, r4, ip, asr #28

00004bcc <pthread_mutex_unlock@plt>:
    4bcc:	add	ip, pc, #0, 12
    4bd0:	add	ip, ip, #299008	; 0x49000
    4bd4:	ldr	pc, [ip, #3660]!	; 0xe4c

00004bd8 <gcry_mpi_get_nbits@plt>:
    4bd8:	add	ip, pc, #0, 12
    4bdc:	add	ip, ip, #299008	; 0x49000
    4be0:	ldr	pc, [ip, #3652]!	; 0xe44

00004be4 <gcry_xmalloc@plt>:
    4be4:	add	ip, pc, #0, 12
    4be8:	add	ip, ip, #299008	; 0x49000
    4bec:	ldr	pc, [ip, #3644]!	; 0xe3c

00004bf0 <calloc@plt>:
    4bf0:	add	ip, pc, #0, 12
    4bf4:	add	ip, ip, #299008	; 0x49000
    4bf8:	ldr	pc, [ip, #3636]!	; 0xe34

00004bfc <strstr@plt>:
    4bfc:	add	ip, pc, #0, 12
    4c00:	add	ip, ip, #299008	; 0x49000
    4c04:	ldr	pc, [ip, #3628]!	; 0xe2c

00004c08 <raise@plt>:
    4c08:			; <UNDEFINED> instruction: 0xe7fd4778
    4c0c:	add	ip, pc, #0, 12
    4c10:	add	ip, ip, #299008	; 0x49000
    4c14:	ldr	pc, [ip, #3616]!	; 0xe20

00004c18 <gpgrt_funlockfile@plt>:
    4c18:			; <UNDEFINED> instruction: 0xe7fd4778
    4c1c:	add	ip, pc, #0, 12
    4c20:	add	ip, ip, #299008	; 0x49000
    4c24:	ldr	pc, [ip, #3604]!	; 0xe14

00004c28 <gcry_sexp_build_array@plt>:
    4c28:	add	ip, pc, #0, 12
    4c2c:	add	ip, ip, #299008	; 0x49000
    4c30:	ldr	pc, [ip, #3596]!	; 0xe0c

00004c34 <npth_mutex_lock@plt>:
    4c34:	add	ip, pc, #0, 12
    4c38:	add	ip, ip, #299008	; 0x49000
    4c3c:	ldr	pc, [ip, #3588]!	; 0xe04

00004c40 <gcry_malloc@plt>:
    4c40:	add	ip, pc, #0, 12
    4c44:	add	ip, ip, #299008	; 0x49000
    4c48:	ldr	pc, [ip, #3580]!	; 0xdfc

00004c4c <gmtime_r@plt>:
    4c4c:			; <UNDEFINED> instruction: 0xe7fd4778
    4c50:	add	ip, pc, #0, 12
    4c54:	add	ip, ip, #299008	; 0x49000
    4c58:	ldr	pc, [ip, #3568]!	; 0xdf0

00004c5c <gpgrt_write@plt>:
    4c5c:	add	ip, pc, #0, 12
    4c60:	add	ip, ip, #299008	; 0x49000
    4c64:	ldr	pc, [ip, #3560]!	; 0xde8

00004c68 <gpgrt_read_line@plt>:
    4c68:	add	ip, pc, #0, 12
    4c6c:	add	ip, ip, #299008	; 0x49000
    4c70:	ldr	pc, [ip, #3552]!	; 0xde0

00004c74 <gcry_pk_algo_info@plt>:
    4c74:	add	ip, pc, #0, 12
    4c78:	add	ip, ip, #299008	; 0x49000
    4c7c:	ldr	pc, [ip, #3544]!	; 0xdd8

00004c80 <gcry_mpi_cmp@plt>:
    4c80:	add	ip, pc, #0, 12
    4c84:	add	ip, ip, #299008	; 0x49000
    4c88:	ldr	pc, [ip, #3536]!	; 0xdd0

00004c8c <getpwnam@plt>:
    4c8c:	add	ip, pc, #0, 12
    4c90:	add	ip, ip, #299008	; 0x49000
    4c94:	ldr	pc, [ip, #3528]!	; 0xdc8

00004c98 <fsync@plt>:
    4c98:	add	ip, pc, #0, 12
    4c9c:	add	ip, ip, #299008	; 0x49000
    4ca0:	ldr	pc, [ip, #3520]!	; 0xdc0

00004ca4 <iconv_close@plt>:
    4ca4:			; <UNDEFINED> instruction: 0xe7fd4778
    4ca8:	add	ip, pc, #0, 12
    4cac:	add	ip, ip, #299008	; 0x49000
    4cb0:	ldr	pc, [ip, #3508]!	; 0xdb4

00004cb4 <gcry_log_debugsxp@plt>:
    4cb4:	add	ip, pc, #0, 12
    4cb8:	add	ip, ip, #299008	; 0x49000
    4cbc:	ldr	pc, [ip, #3500]!	; 0xdac

00004cc0 <iconv@plt>:
    4cc0:			; <UNDEFINED> instruction: 0xe7fd4778
    4cc4:	add	ip, pc, #0, 12
    4cc8:	add	ip, ip, #299008	; 0x49000
    4ccc:	ldr	pc, [ip, #3488]!	; 0xda0

00004cd0 <gcry_md_get_algo_dlen@plt>:
    4cd0:	add	ip, pc, #0, 12
    4cd4:	add	ip, ip, #299008	; 0x49000
    4cd8:	ldr	pc, [ip, #3480]!	; 0xd98

00004cdc <strcmp@plt>:
    4cdc:			; <UNDEFINED> instruction: 0xe7fd4778
    4ce0:	add	ip, pc, #0, 12
    4ce4:	add	ip, ip, #299008	; 0x49000
    4ce8:	ldr	pc, [ip, #3468]!	; 0xd8c

00004cec <__cxa_finalize@plt>:
    4cec:	add	ip, pc, #0, 12
    4cf0:	add	ip, ip, #299008	; 0x49000
    4cf4:	ldr	pc, [ip, #3460]!	; 0xd84

00004cf8 <npth_clock_gettime@plt>:
    4cf8:	add	ip, pc, #0, 12
    4cfc:	add	ip, ip, #299008	; 0x49000
    4d00:	ldr	pc, [ip, #3452]!	; 0xd7c

00004d04 <gpgrt_vfprintf_unlocked@plt>:
    4d04:	add	ip, pc, #0, 12
    4d08:	add	ip, ip, #299008	; 0x49000
    4d0c:	ldr	pc, [ip, #3444]!	; 0xd74

00004d10 <strtol@plt>:
    4d10:			; <UNDEFINED> instruction: 0xe7fd4778
    4d14:	add	ip, pc, #0, 12
    4d18:	add	ip, ip, #299008	; 0x49000
    4d1c:	ldr	pc, [ip, #3432]!	; 0xd68

00004d20 <npth_usleep@plt>:
    4d20:			; <UNDEFINED> instruction: 0xe7fd4778
    4d24:	add	ip, pc, #0, 12
    4d28:	add	ip, ip, #299008	; 0x49000
    4d2c:	ldr	pc, [ip, #3420]!	; 0xd5c

00004d30 <getpwuid@plt>:
    4d30:	add	ip, pc, #0, 12
    4d34:	add	ip, ip, #299008	; 0x49000
    4d38:	ldr	pc, [ip, #3412]!	; 0xd54

00004d3c <strcspn@plt>:
    4d3c:	add	ip, pc, #0, 12
    4d40:	add	ip, ip, #299008	; 0x49000
    4d44:	ldr	pc, [ip, #3404]!	; 0xd4c

00004d48 <npth_setname_np@plt>:
    4d48:	add	ip, pc, #0, 12
    4d4c:	add	ip, ip, #299008	; 0x49000
    4d50:	ldr	pc, [ip, #3396]!	; 0xd44

00004d54 <gcry_sexp_cadr@plt>:
    4d54:	add	ip, pc, #0, 12
    4d58:	add	ip, ip, #299008	; 0x49000
    4d5c:	ldr	pc, [ip, #3388]!	; 0xd3c

00004d60 <gcry_md_close@plt>:
    4d60:	add	ip, pc, #0, 12
    4d64:	add	ip, ip, #299008	; 0x49000
    4d68:	ldr	pc, [ip, #3380]!	; 0xd34

00004d6c <__assuan_sendmsg@plt>:
    4d6c:	add	ip, pc, #0, 12
    4d70:	add	ip, ip, #299008	; 0x49000
    4d74:	ldr	pc, [ip, #3372]!	; 0xd2c

00004d78 <pthread_attr_destroy@plt>:
    4d78:	add	ip, pc, #0, 12
    4d7c:	add	ip, ip, #299008	; 0x49000
    4d80:	ldr	pc, [ip, #3364]!	; 0xd24

00004d84 <setrlimit64@plt>:
    4d84:	add	ip, pc, #0, 12
    4d88:	add	ip, ip, #299008	; 0x49000
    4d8c:	ldr	pc, [ip, #3356]!	; 0xd1c

00004d90 <read@plt>:
    4d90:	add	ip, pc, #0, 12
    4d94:	add	ip, ip, #299008	; 0x49000
    4d98:	ldr	pc, [ip, #3348]!	; 0xd14

00004d9c <gcry_calloc_secure@plt>:
    4d9c:	add	ip, pc, #0, 12
    4da0:	add	ip, ip, #299008	; 0x49000
    4da4:	ldr	pc, [ip, #3340]!	; 0xd0c

00004da8 <mktime@plt>:
    4da8:	add	ip, pc, #0, 12
    4dac:	add	ip, ip, #299008	; 0x49000
    4db0:	ldr	pc, [ip, #3332]!	; 0xd04

00004db4 <fflush@plt>:
    4db4:			; <UNDEFINED> instruction: 0xe7fd4778
    4db8:	add	ip, pc, #0, 12
    4dbc:	add	ip, ip, #299008	; 0x49000
    4dc0:	ldr	pc, [ip, #3320]!	; 0xcf8

00004dc4 <getuid@plt>:
    4dc4:	add	ip, pc, #0, 12
    4dc8:	add	ip, ip, #299008	; 0x49000
    4dcc:	ldr	pc, [ip, #3312]!	; 0xcf0

00004dd0 <__assuan_write@plt>:
    4dd0:	add	ip, pc, #0, 12
    4dd4:	add	ip, ip, #299008	; 0x49000
    4dd8:	ldr	pc, [ip, #3304]!	; 0xce8

00004ddc <sigprocmask@plt>:
    4ddc:	add	ip, pc, #0, 12
    4de0:	add	ip, ip, #299008	; 0x49000
    4de4:	ldr	pc, [ip, #3296]!	; 0xce0

00004de8 <memmove@plt>:
    4de8:			; <UNDEFINED> instruction: 0xe7fd4778
    4dec:	add	ip, pc, #0, 12
    4df0:	add	ip, ip, #299008	; 0x49000
    4df4:	ldr	pc, [ip, #3284]!	; 0xcd4

00004df8 <gcry_random_bytes@plt>:
    4df8:	add	ip, pc, #0, 12
    4dfc:	add	ip, ip, #299008	; 0x49000
    4e00:	ldr	pc, [ip, #3276]!	; 0xccc

00004e04 <gcry_pk_decrypt@plt>:
    4e04:	add	ip, pc, #0, 12
    4e08:	add	ip, ip, #299008	; 0x49000
    4e0c:	ldr	pc, [ip, #3268]!	; 0xcc4

00004e10 <gcry_md_read@plt>:
    4e10:	add	ip, pc, #0, 12
    4e14:	add	ip, ip, #299008	; 0x49000
    4e18:	ldr	pc, [ip, #3260]!	; 0xcbc

00004e1c <free@plt>:
    4e1c:	add	ip, pc, #0, 12
    4e20:	add	ip, ip, #299008	; 0x49000
    4e24:	ldr	pc, [ip, #3252]!	; 0xcb4

00004e28 <fgets@plt>:
    4e28:	add	ip, pc, #0, 12
    4e2c:	add	ip, ip, #299008	; 0x49000
    4e30:	ldr	pc, [ip, #3244]!	; 0xcac

00004e34 <_gpgrt_putc_overflow@plt>:
    4e34:	add	ip, pc, #0, 12
    4e38:	add	ip, ip, #299008	; 0x49000
    4e3c:	ldr	pc, [ip, #3236]!	; 0xca4

00004e40 <gcry_cipher_setkey@plt>:
    4e40:	add	ip, pc, #0, 12
    4e44:	add	ip, ip, #299008	; 0x49000
    4e48:	ldr	pc, [ip, #3228]!	; 0xc9c

00004e4c <npth_sigev_sigmask@plt>:
    4e4c:	add	ip, pc, #0, 12
    4e50:	add	ip, ip, #299008	; 0x49000
    4e54:	ldr	pc, [ip, #3220]!	; 0xc94

00004e58 <ferror@plt>:
    4e58:	add	ip, pc, #0, 12
    4e5c:	add	ip, ip, #299008	; 0x49000
    4e60:	ldr	pc, [ip, #3212]!	; 0xc8c

00004e64 <assuan_set_log_cb@plt>:
    4e64:			; <UNDEFINED> instruction: 0xe7fd4778
    4e68:	add	ip, pc, #0, 12
    4e6c:	add	ip, ip, #299008	; 0x49000
    4e70:	ldr	pc, [ip, #3200]!	; 0xc80

00004e74 <gcry_sexp_release@plt>:
    4e74:	add	ip, pc, #0, 12
    4e78:	add	ip, ip, #299008	; 0x49000
    4e7c:	ldr	pc, [ip, #3192]!	; 0xc78

00004e80 <gcry_mpi_get_flag@plt>:
    4e80:	add	ip, pc, #0, 12
    4e84:	add	ip, ip, #299008	; 0x49000
    4e88:	ldr	pc, [ip, #3184]!	; 0xc70

00004e8c <inet_pton@plt>:
    4e8c:	add	ip, pc, #0, 12
    4e90:	add	ip, ip, #299008	; 0x49000
    4e94:	ldr	pc, [ip, #3176]!	; 0xc68

00004e98 <clock_gettime@plt>:
    4e98:	add	ip, pc, #0, 12
    4e9c:	add	ip, ip, #299008	; 0x49000
    4ea0:	ldr	pc, [ip, #3168]!	; 0xc60

00004ea4 <_exit@plt>:
    4ea4:	add	ip, pc, #0, 12
    4ea8:	add	ip, ip, #299008	; 0x49000
    4eac:	ldr	pc, [ip, #3160]!	; 0xc58

00004eb0 <pthread_self@plt>:
    4eb0:	add	ip, pc, #0, 12
    4eb4:	add	ip, ip, #299008	; 0x49000
    4eb8:	ldr	pc, [ip, #3152]!	; 0xc50

00004ebc <memcpy@plt>:
    4ebc:	add	ip, pc, #0, 12
    4ec0:	add	ip, ip, #299008	; 0x49000
    4ec4:	ldr	pc, [ip, #3144]!	; 0xc48

00004ec8 <execvp@plt>:
    4ec8:	add	ip, pc, #0, 12
    4ecc:	add	ip, ip, #299008	; 0x49000
    4ed0:	ldr	pc, [ip, #3136]!	; 0xc40

00004ed4 <gcry_sexp_sscan@plt>:
    4ed4:			; <UNDEFINED> instruction: 0xe7fd4778
    4ed8:	add	ip, pc, #0, 12
    4edc:	add	ip, ip, #299008	; 0x49000
    4ee0:	ldr	pc, [ip, #3124]!	; 0xc34

00004ee4 <npth_join@plt>:
    4ee4:	add	ip, pc, #0, 12
    4ee8:	add	ip, ip, #299008	; 0x49000
    4eec:	ldr	pc, [ip, #3116]!	; 0xc2c

00004ef0 <gcry_set_progress_handler@plt>:
    4ef0:	add	ip, pc, #0, 12
    4ef4:	add	ip, ip, #299008	; 0x49000
    4ef8:	ldr	pc, [ip, #3108]!	; 0xc24

00004efc <pthread_mutex_init@plt>:
    4efc:	add	ip, pc, #0, 12
    4f00:	add	ip, ip, #299008	; 0x49000
    4f04:	ldr	pc, [ip, #3100]!	; 0xc1c

00004f08 <gcry_md_open@plt>:
    4f08:	add	ip, pc, #0, 12
    4f0c:	add	ip, ip, #299008	; 0x49000
    4f10:	ldr	pc, [ip, #3092]!	; 0xc14

00004f14 <gpgrt_read@plt>:
    4f14:	add	ip, pc, #0, 12
    4f18:	add	ip, ip, #299008	; 0x49000
    4f1c:	ldr	pc, [ip, #3084]!	; 0xc0c

00004f20 <time@plt>:
    4f20:	add	ip, pc, #0, 12
    4f24:	add	ip, ip, #299008	; 0x49000
    4f28:	ldr	pc, [ip, #3076]!	; 0xc04

00004f2c <assuan_write_status@plt>:
    4f2c:	add	ip, pc, #0, 12
    4f30:	add	ip, ip, #299008	; 0x49000
    4f34:	ldr	pc, [ip, #3068]!	; 0xbfc

00004f38 <__assuan_usleep@plt>:
    4f38:	add	ip, pc, #0, 12
    4f3c:	add	ip, ip, #299008	; 0x49000
    4f40:	ldr	pc, [ip, #3060]!	; 0xbf4

00004f44 <pthread_mutex_trylock@plt>:
    4f44:	add	ip, pc, #0, 12
    4f48:	add	ip, ip, #299008	; 0x49000
    4f4c:	ldr	pc, [ip, #3052]!	; 0xbec

00004f50 <gcry_md_write@plt>:
    4f50:	add	ip, pc, #0, 12
    4f54:	add	ip, ip, #299008	; 0x49000
    4f58:	ldr	pc, [ip, #3044]!	; 0xbe4

00004f5c <ftruncate64@plt>:
    4f5c:	add	ip, pc, #0, 12
    4f60:	add	ip, ip, #299008	; 0x49000
    4f64:	ldr	pc, [ip, #3036]!	; 0xbdc

00004f68 <gcry_cipher_encrypt@plt>:
    4f68:	add	ip, pc, #0, 12
    4f6c:	add	ip, ip, #299008	; 0x49000
    4f70:	ldr	pc, [ip, #3028]!	; 0xbd4

00004f74 <assuan_sock_bind@plt>:
    4f74:	add	ip, pc, #0, 12
    4f78:	add	ip, ip, #299008	; 0x49000
    4f7c:	ldr	pc, [ip, #3020]!	; 0xbcc

00004f80 <gcry_free@plt>:
    4f80:			; <UNDEFINED> instruction: 0xe7fd4778
    4f84:	add	ip, pc, #0, 12
    4f88:	add	ip, ip, #299008	; 0x49000
    4f8c:	ldr	pc, [ip, #3008]!	; 0xbc0

00004f90 <memcmp@plt>:
    4f90:	add	ip, pc, #0, 12
    4f94:	add	ip, ip, #299008	; 0x49000
    4f98:	ldr	pc, [ip, #3000]!	; 0xbb8

00004f9c <select@plt>:
    4f9c:	add	ip, pc, #0, 12
    4fa0:	add	ip, ip, #299008	; 0x49000
    4fa4:	ldr	pc, [ip, #2992]!	; 0xbb0

00004fa8 <assuan_process@plt>:
    4fa8:	add	ip, pc, #0, 12
    4fac:	add	ip, ip, #299008	; 0x49000
    4fb0:	ldr	pc, [ip, #2984]!	; 0xba8

00004fb4 <stpcpy@plt>:
    4fb4:	add	ip, pc, #0, 12
    4fb8:	add	ip, ip, #299008	; 0x49000
    4fbc:	ldr	pc, [ip, #2976]!	; 0xba0

00004fc0 <gpgrt_fwrite@plt>:
    4fc0:	add	ip, pc, #0, 12
    4fc4:	add	ip, ip, #299008	; 0x49000
    4fc8:	ldr	pc, [ip, #2968]!	; 0xb98

00004fcc <uname@plt>:
    4fcc:	add	ip, pc, #0, 12
    4fd0:	add	ip, ip, #299008	; 0x49000
    4fd4:	ldr	pc, [ip, #2960]!	; 0xb90

00004fd8 <assuan_register_reset_notify@plt>:
    4fd8:	add	ip, pc, #0, 12
    4fdc:	add	ip, ip, #299008	; 0x49000
    4fe0:	ldr	pc, [ip, #2952]!	; 0xb88

00004fe4 <dcgettext@plt>:
    4fe4:			; <UNDEFINED> instruction: 0xe7fd4778
    4fe8:	add	ip, pc, #0, 12
    4fec:	add	ip, ip, #299008	; 0x49000
    4ff0:	ldr	pc, [ip, #2940]!	; 0xb7c

00004ff4 <__strncpy_chk@plt>:
    4ff4:	add	ip, pc, #0, 12
    4ff8:	add	ip, ip, #299008	; 0x49000
    4ffc:	ldr	pc, [ip, #2932]!	; 0xb74

00005000 <gcry_mpi_set_flag@plt>:
    5000:	add	ip, pc, #0, 12
    5004:	add	ip, ip, #299008	; 0x49000
    5008:	ldr	pc, [ip, #2924]!	; 0xb6c

0000500c <__stack_chk_fail@plt>:
    500c:	add	ip, pc, #0, 12
    5010:	add	ip, ip, #299008	; 0x49000
    5014:	ldr	pc, [ip, #2916]!	; 0xb64

00005018 <gcry_strerror@plt>:
    5018:	add	ip, pc, #0, 12
    501c:	add	ip, ip, #299008	; 0x49000
    5020:	ldr	pc, [ip, #2908]!	; 0xb5c

00005024 <gpgrt_set_alloc_func@plt>:
    5024:	add	ip, pc, #0, 12
    5028:	add	ip, ip, #299008	; 0x49000
    502c:	ldr	pc, [ip, #2900]!	; 0xb54

00005030 <sysconf@plt>:
    5030:	add	ip, pc, #0, 12
    5034:	add	ip, ip, #299008	; 0x49000
    5038:	ldr	pc, [ip, #2892]!	; 0xb4c

0000503c <unlink@plt>:
    503c:	add	ip, pc, #0, 12
    5040:	add	ip, ip, #299008	; 0x49000
    5044:	ldr	pc, [ip, #2884]!	; 0xb44

00005048 <gpgrt_clearerr@plt>:
    5048:	add	ip, pc, #0, 12
    504c:	add	ip, ip, #299008	; 0x49000
    5050:	ldr	pc, [ip, #2876]!	; 0xb3c

00005054 <assuan_write_line@plt>:
    5054:	add	ip, pc, #0, 12
    5058:	add	ip, ip, #299008	; 0x49000
    505c:	ldr	pc, [ip, #2868]!	; 0xb34

00005060 <dup2@plt>:
    5060:	add	ip, pc, #0, 12
    5064:	add	ip, ip, #299008	; 0x49000
    5068:	ldr	pc, [ip, #2860]!	; 0xb2c

0000506c <gpgrt_ferror@plt>:
    506c:	add	ip, pc, #0, 12
    5070:	add	ip, ip, #299008	; 0x49000
    5074:	ldr	pc, [ip, #2852]!	; 0xb24

00005078 <getrlimit64@plt>:
    5078:	add	ip, pc, #0, 12
    507c:	add	ip, ip, #299008	; 0x49000
    5080:	ldr	pc, [ip, #2844]!	; 0xb1c

00005084 <gcry_pk_get_curve@plt>:
    5084:	add	ip, pc, #0, 12
    5088:	add	ip, ip, #299008	; 0x49000
    508c:	ldr	pc, [ip, #2836]!	; 0xb14

00005090 <realloc@plt>:
    5090:	add	ip, pc, #0, 12
    5094:	add	ip, ip, #299008	; 0x49000
    5098:	ldr	pc, [ip, #2828]!	; 0xb0c

0000509c <gpgrt_fflush@plt>:
    509c:			; <UNDEFINED> instruction: 0xe7fd4778
    50a0:	add	ip, pc, #0, 12
    50a4:	add	ip, ip, #299008	; 0x49000
    50a8:	ldr	pc, [ip, #2816]!	; 0xb00

000050ac <gpgrt_ftello@plt>:
    50ac:	add	ip, pc, #0, 12
    50b0:	add	ip, ip, #299008	; 0x49000
    50b4:	ldr	pc, [ip, #2808]!	; 0xaf8

000050b8 <dup@plt>:
    50b8:	add	ip, pc, #0, 12
    50bc:	add	ip, ip, #299008	; 0x49000
    50c0:	ldr	pc, [ip, #2800]!	; 0xaf0

000050c4 <__fdelt_chk@plt>:
    50c4:	add	ip, pc, #0, 12
    50c8:	add	ip, ip, #299008	; 0x49000
    50cc:	ldr	pc, [ip, #2792]!	; 0xae8

000050d0 <textdomain@plt>:
    50d0:			; <UNDEFINED> instruction: 0xe7fd4778
    50d4:	add	ip, pc, #0, 12
    50d8:	add	ip, ip, #299008	; 0x49000
    50dc:	ldr	pc, [ip, #2780]!	; 0xadc

000050e0 <gcry_sexp_nth_data@plt>:
    50e0:	add	ip, pc, #0, 12
    50e4:	add	ip, ip, #299008	; 0x49000
    50e8:	ldr	pc, [ip, #2772]!	; 0xad4

000050ec <tmpfile64@plt>:
    50ec:			; <UNDEFINED> instruction: 0xe7fd4778
    50f0:	add	ip, pc, #0, 12
    50f4:	add	ip, ip, #299008	; 0x49000
    50f8:	ldr	pc, [ip, #2760]!	; 0xac8

000050fc <chdir@plt>:
    50fc:			; <UNDEFINED> instruction: 0xe7fd4778
    5100:	add	ip, pc, #0, 12
    5104:	add	ip, ip, #299008	; 0x49000
    5108:	ldr	pc, [ip, #2748]!	; 0xabc

0000510c <npth_sigev_add@plt>:
    510c:	add	ip, pc, #0, 12
    5110:	add	ip, ip, #299008	; 0x49000
    5114:	ldr	pc, [ip, #2740]!	; 0xab4

00005118 <geteuid@plt>:
    5118:	add	ip, pc, #0, 12
    511c:	add	ip, ip, #299008	; 0x49000
    5120:	ldr	pc, [ip, #2732]!	; 0xaac

00005124 <assuan_begin_confidential@plt>:
    5124:	add	ip, pc, #0, 12
    5128:	add	ip, ip, #299008	; 0x49000
    512c:	ldr	pc, [ip, #2724]!	; 0xaa4

00005130 <gpgrt_fclose_snatch@plt>:
    5130:	add	ip, pc, #0, 12
    5134:	add	ip, ip, #299008	; 0x49000
    5138:	ldr	pc, [ip, #2716]!	; 0xa9c

0000513c <gpgrt_fputs_unlocked@plt>:
    513c:	add	ip, pc, #0, 12
    5140:	add	ip, ip, #299008	; 0x49000
    5144:	ldr	pc, [ip, #2708]!	; 0xa94

00005148 <assuan_inquire@plt>:
    5148:	add	ip, pc, #0, 12
    514c:	add	ip, ip, #299008	; 0x49000
    5150:	ldr	pc, [ip, #2700]!	; 0xa8c

00005154 <npth_sigev_get_pending@plt>:
    5154:	add	ip, pc, #0, 12
    5158:	add	ip, ip, #299008	; 0x49000
    515c:	ldr	pc, [ip, #2692]!	; 0xa84

00005160 <gpgrt_fread@plt>:
    5160:	add	ip, pc, #0, 12
    5164:	add	ip, ip, #299008	; 0x49000
    5168:	ldr	pc, [ip, #2684]!	; 0xa7c

0000516c <__fxstat64@plt>:
    516c:	add	ip, pc, #0, 12
    5170:	add	ip, ip, #299008	; 0x49000
    5174:	ldr	pc, [ip, #2676]!	; 0xa74

00005178 <assuan_end_confidential@plt>:
    5178:	add	ip, pc, #0, 12
    517c:	add	ip, ip, #299008	; 0x49000
    5180:	ldr	pc, [ip, #2668]!	; 0xa6c

00005184 <sigaction@plt>:
    5184:	add	ip, pc, #0, 12
    5188:	add	ip, ip, #299008	; 0x49000
    518c:	ldr	pc, [ip, #2660]!	; 0xa64

00005190 <__memcpy_chk@plt>:
    5190:	add	ip, pc, #0, 12
    5194:	add	ip, ip, #299008	; 0x49000
    5198:	ldr	pc, [ip, #2652]!	; 0xa5c

0000519c <gpgrt_set_syscall_clamp@plt>:
    519c:	add	ip, pc, #0, 12
    51a0:	add	ip, ip, #299008	; 0x49000
    51a4:	ldr	pc, [ip, #2644]!	; 0xa54

000051a8 <gpgrt_feof@plt>:
    51a8:	add	ip, pc, #0, 12
    51ac:	add	ip, ip, #299008	; 0x49000
    51b0:	ldr	pc, [ip, #2636]!	; 0xa4c

000051b4 <gpg_err_code_from_errno@plt>:
    51b4:	add	ip, pc, #0, 12
    51b8:	add	ip, ip, #299008	; 0x49000
    51bc:	ldr	pc, [ip, #2628]!	; 0xa44

000051c0 <fwrite@plt>:
    51c0:	add	ip, pc, #0, 12
    51c4:	add	ip, ip, #299008	; 0x49000
    51c8:	ldr	pc, [ip, #2620]!	; 0xa3c

000051cc <getsockopt@plt>:
    51cc:	add	ip, pc, #0, 12
    51d0:	add	ip, ip, #299008	; 0x49000
    51d4:	ldr	pc, [ip, #2612]!	; 0xa34

000051d8 <__assuan_connect@plt>:
    51d8:	add	ip, pc, #0, 12
    51dc:	add	ip, ip, #299008	; 0x49000
    51e0:	ldr	pc, [ip, #2604]!	; 0xa2c

000051e4 <lseek64@plt>:
    51e4:	add	ip, pc, #0, 12
    51e8:	add	ip, ip, #299008	; 0x49000
    51ec:	ldr	pc, [ip, #2596]!	; 0xa24

000051f0 <assuan_set_pointer@plt>:
    51f0:	add	ip, pc, #0, 12
    51f4:	add	ip, ip, #299008	; 0x49000
    51f8:	ldr	pc, [ip, #2588]!	; 0xa1c

000051fc <gcry_check_version@plt>:
    51fc:	add	ip, pc, #0, 12
    5200:	add	ip, ip, #299008	; 0x49000
    5204:	ldr	pc, [ip, #2580]!	; 0xa14

00005208 <assuan_set_okay_line@plt>:
    5208:	add	ip, pc, #0, 12
    520c:	add	ip, ip, #299008	; 0x49000
    5210:	ldr	pc, [ip, #2572]!	; 0xa0c

00005214 <waitpid@plt>:
    5214:	add	ip, pc, #0, 12
    5218:	add	ip, ip, #299008	; 0x49000
    521c:	ldr	pc, [ip, #2564]!	; 0xa04

00005220 <gcry_sexp_sprint@plt>:
    5220:	add	ip, pc, #0, 12
    5224:	add	ip, ip, #299008	; 0x49000
    5228:	ldr	pc, [ip, #2556]!	; 0x9fc

0000522c <gcry_pk_get_nbits@plt>:
    522c:	add	ip, pc, #0, 12
    5230:	add	ip, ip, #299008	; 0x49000
    5234:	ldr	pc, [ip, #2548]!	; 0x9f4

00005238 <strcpy@plt>:
    5238:	add	ip, pc, #0, 12
    523c:	add	ip, ip, #299008	; 0x49000
    5240:	ldr	pc, [ip, #2540]!	; 0x9ec

00005244 <assuan_register_post_cmd_notify@plt>:
    5244:	add	ip, pc, #0, 12
    5248:	add	ip, ip, #299008	; 0x49000
    524c:	ldr	pc, [ip, #2532]!	; 0x9e4

00005250 <gcry_sexp_find_token@plt>:
    5250:	add	ip, pc, #0, 12
    5254:	add	ip, ip, #299008	; 0x49000
    5258:	ldr	pc, [ip, #2524]!	; 0x9dc

0000525c <bind_textdomain_codeset@plt>:
    525c:	add	ip, pc, #0, 12
    5260:	add	ip, ip, #299008	; 0x49000
    5264:	ldr	pc, [ip, #2516]!	; 0x9d4

00005268 <gpgrt_fputc@plt>:
    5268:	add	ip, pc, #0, 12
    526c:	add	ip, ip, #299008	; 0x49000
    5270:	ldr	pc, [ip, #2508]!	; 0x9cc

00005274 <gpgrt_flockfile@plt>:
    5274:	add	ip, pc, #0, 12
    5278:	add	ip, ip, #299008	; 0x49000
    527c:	ldr	pc, [ip, #2500]!	; 0x9c4

00005280 <gpgrt_fclose@plt>:
    5280:	add	ip, pc, #0, 12
    5284:	add	ip, ip, #299008	; 0x49000
    5288:	ldr	pc, [ip, #2492]!	; 0x9bc

0000528c <gpgrt_setvbuf@plt>:
    528c:	add	ip, pc, #0, 12
    5290:	add	ip, ip, #299008	; 0x49000
    5294:	ldr	pc, [ip, #2484]!	; 0x9b4

00005298 <gpgrt_printf@plt>:
    5298:	add	ip, pc, #0, 12
    529c:	add	ip, ip, #299008	; 0x49000
    52a0:	ldr	pc, [ip, #2476]!	; 0x9ac

000052a4 <assuan_get_flag@plt>:
    52a4:	add	ip, pc, #0, 12
    52a8:	add	ip, ip, #299008	; 0x49000
    52ac:	ldr	pc, [ip, #2468]!	; 0x9a4

000052b0 <assuan_set_io_monitor@plt>:
    52b0:	add	ip, pc, #0, 12
    52b4:	add	ip, ip, #299008	; 0x49000
    52b8:	ldr	pc, [ip, #2460]!	; 0x99c

000052bc <opendir@plt>:
    52bc:	add	ip, pc, #0, 12
    52c0:	add	ip, ip, #299008	; 0x49000
    52c4:	ldr	pc, [ip, #2452]!	; 0x994

000052c8 <gcry_cipher_ctl@plt>:
    52c8:	add	ip, pc, #0, 12
    52cc:	add	ip, ip, #299008	; 0x49000
    52d0:	ldr	pc, [ip, #2444]!	; 0x98c

000052d4 <assuan_transact@plt>:
    52d4:	add	ip, pc, #0, 12
    52d8:	add	ip, ip, #299008	; 0x49000
    52dc:	ldr	pc, [ip, #2436]!	; 0x984

000052e0 <open64@plt>:
    52e0:			; <UNDEFINED> instruction: 0xe7fd4778
    52e4:	add	ip, pc, #0, 12
    52e8:	add	ip, ip, #299008	; 0x49000
    52ec:	ldr	pc, [ip, #2424]!	; 0x978

000052f0 <gcry_sexp_nth_buffer@plt>:
    52f0:	add	ip, pc, #0, 12
    52f4:	add	ip, ip, #299008	; 0x49000
    52f8:	ldr	pc, [ip, #2416]!	; 0x970

000052fc <getenv@plt>:
    52fc:	add	ip, pc, #0, 12
    5300:	add	ip, ip, #299008	; 0x49000
    5304:	ldr	pc, [ip, #2408]!	; 0x968

00005308 <gcry_malloc_secure@plt>:
    5308:			; <UNDEFINED> instruction: 0xe7fd4778
    530c:	add	ip, pc, #0, 12
    5310:	add	ip, ip, #299008	; 0x49000
    5314:	ldr	pc, [ip, #2396]!	; 0x95c

00005318 <gpgrt_fdopen@plt>:
    5318:	add	ip, pc, #0, 12
    531c:	add	ip, ip, #299008	; 0x49000
    5320:	ldr	pc, [ip, #2388]!	; 0x954

00005324 <assuan_sock_get_nonce@plt>:
    5324:	add	ip, pc, #0, 12
    5328:	add	ip, ip, #299008	; 0x49000
    532c:	ldr	pc, [ip, #2380]!	; 0x94c

00005330 <gcry_xrealloc@plt>:
    5330:	add	ip, pc, #0, 12
    5334:	add	ip, ip, #299008	; 0x49000
    5338:	ldr	pc, [ip, #2372]!	; 0x944

0000533c <assuan_pipe_connect@plt>:
    533c:	add	ip, pc, #0, 12
    5340:	add	ip, ip, #299008	; 0x49000
    5344:	ldr	pc, [ip, #2364]!	; 0x93c

00005348 <malloc@plt>:
    5348:	add	ip, pc, #0, 12
    534c:	add	ip, ip, #299008	; 0x49000
    5350:	ldr	pc, [ip, #2356]!	; 0x934

00005354 <gcry_pk_map_name@plt>:
    5354:	add	ip, pc, #0, 12
    5358:	add	ip, ip, #299008	; 0x49000
    535c:	ldr	pc, [ip, #2348]!	; 0x92c

00005360 <iconv_open@plt>:
    5360:			; <UNDEFINED> instruction: 0xe7fd4778
    5364:	add	ip, pc, #0, 12
    5368:	add	ip, ip, #299008	; 0x49000
    536c:	ldr	pc, [ip, #2336]!	; 0x920

00005370 <__libc_start_main@plt>:
    5370:	add	ip, pc, #0, 12
    5374:	add	ip, ip, #299008	; 0x49000
    5378:	ldr	pc, [ip, #2328]!	; 0x918

0000537c <strerror@plt>:
    537c:	add	ip, pc, #0, 12
    5380:	add	ip, ip, #299008	; 0x49000
    5384:	ldr	pc, [ip, #2320]!	; 0x910

00005388 <strftime@plt>:
    5388:	add	ip, pc, #0, 12
    538c:	add	ip, ip, #299008	; 0x49000
    5390:	ldr	pc, [ip, #2312]!	; 0x908

00005394 <gpgrt_fopenmem_init@plt>:
    5394:	add	ip, pc, #0, 12
    5398:	add	ip, ip, #299008	; 0x49000
    539c:	ldr	pc, [ip, #2304]!	; 0x900

000053a0 <gcry_cipher_open@plt>:
    53a0:	add	ip, pc, #0, 12
    53a4:	add	ip, ip, #299008	; 0x49000
    53a8:	ldr	pc, [ip, #2296]!	; 0x8f8

000053ac <gcry_sexp_nth_mpi@plt>:
    53ac:	add	ip, pc, #0, 12
    53b0:	add	ip, ip, #299008	; 0x49000
    53b4:	ldr	pc, [ip, #2288]!	; 0x8f0

000053b8 <npth_init@plt>:
    53b8:	add	ip, pc, #0, 12
    53bc:	add	ip, ip, #299008	; 0x49000
    53c0:	ldr	pc, [ip, #2280]!	; 0x8e8

000053c4 <localtime@plt>:
    53c4:	add	ip, pc, #0, 12
    53c8:	add	ip, ip, #299008	; 0x49000
    53cc:	ldr	pc, [ip, #2272]!	; 0x8e0

000053d0 <assuan_fdopen@plt>:
    53d0:	add	ip, pc, #0, 12
    53d4:	add	ip, ip, #299008	; 0x49000
    53d8:	ldr	pc, [ip, #2264]!	; 0x8d8

000053dc <__ctype_tolower_loc@plt>:
    53dc:	add	ip, pc, #0, 12
    53e0:	add	ip, ip, #299008	; 0x49000
    53e4:	ldr	pc, [ip, #2256]!	; 0x8d0

000053e8 <__ctype_toupper_loc@plt>:
    53e8:	add	ip, pc, #0, 12
    53ec:	add	ip, ip, #299008	; 0x49000
    53f0:	ldr	pc, [ip, #2248]!	; 0x8c8

000053f4 <gcry_pk_verify@plt>:
    53f4:	add	ip, pc, #0, 12
    53f8:	add	ip, ip, #299008	; 0x49000
    53fc:	ldr	pc, [ip, #2240]!	; 0x8c0

00005400 <__gmon_start__@plt>:
    5400:	add	ip, pc, #0, 12
    5404:	add	ip, ip, #299008	; 0x49000
    5408:	ldr	pc, [ip, #2232]!	; 0x8b8

0000540c <gcry_kdf_derive@plt>:
    540c:	add	ip, pc, #0, 12
    5410:	add	ip, ip, #299008	; 0x49000
    5414:	ldr	pc, [ip, #2224]!	; 0x8b0

00005418 <npth_accept@plt>:
    5418:	add	ip, pc, #0, 12
    541c:	add	ip, ip, #299008	; 0x49000
    5420:	ldr	pc, [ip, #2216]!	; 0x8a8

00005424 <gcry_sexp_extract_param@plt>:
    5424:	add	ip, pc, #0, 12
    5428:	add	ip, ip, #299008	; 0x49000
    542c:	ldr	pc, [ip, #2208]!	; 0x8a0

00005430 <rename@plt>:
    5430:	add	ip, pc, #0, 12
    5434:	add	ip, ip, #299008	; 0x49000
    5438:	ldr	pc, [ip, #2200]!	; 0x898

0000543c <npth_unprotect@plt>:
    543c:	add	ip, pc, #0, 12
    5440:	add	ip, ip, #299008	; 0x49000
    5444:	ldr	pc, [ip, #2192]!	; 0x890

00005448 <kill@plt>:
    5448:			; <UNDEFINED> instruction: 0xe7fd4778
    544c:	add	ip, pc, #0, 12
    5450:	add	ip, ip, #299008	; 0x49000
    5454:	ldr	pc, [ip, #2180]!	; 0x884

00005458 <__ctype_b_loc@plt>:
    5458:	add	ip, pc, #0, 12
    545c:	add	ip, ip, #299008	; 0x49000
    5460:	ldr	pc, [ip, #2172]!	; 0x87c

00005464 <_gpgrt_get_std_stream@plt>:
    5464:	add	ip, pc, #0, 12
    5468:	add	ip, ip, #299008	; 0x49000
    546c:	ldr	pc, [ip, #2164]!	; 0x874

00005470 <getcwd@plt>:
    5470:	add	ip, pc, #0, 12
    5474:	add	ip, ip, #299008	; 0x49000
    5478:	ldr	pc, [ip, #2156]!	; 0x86c

0000547c <getpid@plt>:
    547c:	add	ip, pc, #0, 12
    5480:	add	ip, ip, #299008	; 0x49000
    5484:	ldr	pc, [ip, #2148]!	; 0x864

00005488 <exit@plt>:
    5488:	add	ip, pc, #0, 12
    548c:	add	ip, ip, #299008	; 0x49000
    5490:	ldr	pc, [ip, #2140]!	; 0x85c

00005494 <assuan_register_command@plt>:
    5494:	add	ip, pc, #0, 12
    5498:	add	ip, ip, #299008	; 0x49000
    549c:	ldr	pc, [ip, #2132]!	; 0x854

000054a0 <feof@plt>:
    54a0:	add	ip, pc, #0, 12
    54a4:	add	ip, ip, #299008	; 0x49000
    54a8:	ldr	pc, [ip, #2124]!	; 0x84c

000054ac <assuan_get_command_name@plt>:
    54ac:	add	ip, pc, #0, 12
    54b0:	add	ip, ip, #299008	; 0x49000
    54b4:	ldr	pc, [ip, #2116]!	; 0x844

000054b8 <gpg_strsource@plt>:
    54b8:	add	ip, pc, #0, 12
    54bc:	add	ip, ip, #299008	; 0x49000
    54c0:	ldr	pc, [ip, #2108]!	; 0x83c

000054c4 <gcry_md_map_name@plt>:
    54c4:	add	ip, pc, #0, 12
    54c8:	add	ip, ip, #299008	; 0x49000
    54cc:	ldr	pc, [ip, #2100]!	; 0x834

000054d0 <gpgrt_fprintf_unlocked@plt>:
    54d0:	add	ip, pc, #0, 12
    54d4:	add	ip, ip, #299008	; 0x49000
    54d8:	ldr	pc, [ip, #2092]!	; 0x82c

000054dc <npth_protect@plt>:
    54dc:			; <UNDEFINED> instruction: 0xe7fd4778
    54e0:	add	ip, pc, #0, 12
    54e4:	add	ip, ip, #299008	; 0x49000
    54e8:	ldr	pc, [ip, #2080]!	; 0x820

000054ec <assuan_new@plt>:
    54ec:	add	ip, pc, #0, 12
    54f0:	add	ip, ip, #299008	; 0x49000
    54f4:	ldr	pc, [ip, #2072]!	; 0x818

000054f8 <strtoul@plt>:
    54f8:	add	ip, pc, #0, 12
    54fc:	add	ip, ip, #299008	; 0x49000
    5500:	ldr	pc, [ip, #2064]!	; 0x810

00005504 <ttyname@plt>:
    5504:	add	ip, pc, #0, 12
    5508:	add	ip, ip, #299008	; 0x49000
    550c:	ldr	pc, [ip, #2056]!	; 0x808

00005510 <strlen@plt>:
    5510:	add	ip, pc, #0, 12
    5514:	add	ip, ip, #299008	; 0x49000
    5518:	ldr	pc, [ip, #2048]!	; 0x800

0000551c <inotify_init@plt>:
    551c:	add	ip, pc, #0, 12
    5520:	add	ip, ip, #299008	; 0x49000
    5524:	ldr	pc, [ip, #2040]!	; 0x7f8

00005528 <setsid@plt>:
    5528:	add	ip, pc, #0, 12
    552c:	add	ip, ip, #299008	; 0x49000
    5530:	ldr	pc, [ip, #2032]!	; 0x7f0

00005534 <gcry_cipher_authenticate@plt>:
    5534:	add	ip, pc, #0, 12
    5538:	add	ip, ip, #299008	; 0x49000
    553c:	ldr	pc, [ip, #2024]!	; 0x7e8

00005540 <gcry_cipher_checktag@plt>:
    5540:	add	ip, pc, #0, 12
    5544:	add	ip, ip, #299008	; 0x49000
    5548:	ldr	pc, [ip, #2016]!	; 0x7e0

0000554c <gcry_cipher_get_algo_blklen@plt>:
    554c:	add	ip, pc, #0, 12
    5550:	add	ip, ip, #299008	; 0x49000
    5554:	ldr	pc, [ip, #2008]!	; 0x7d8

00005558 <strchr@plt>:
    5558:	add	ip, pc, #0, 12
    555c:	add	ip, ip, #299008	; 0x49000
    5560:	ldr	pc, [ip, #2000]!	; 0x7d0

00005564 <assuan_sock_close@plt>:
    5564:	add	ip, pc, #0, 12
    5568:	add	ip, ip, #299008	; 0x49000
    556c:	ldr	pc, [ip, #1992]!	; 0x7c8

00005570 <setenv@plt>:
    5570:			; <UNDEFINED> instruction: 0xe7fd4778
    5574:	add	ip, pc, #0, 12
    5578:	add	ip, ip, #299008	; 0x49000
    557c:	ldr	pc, [ip, #1980]!	; 0x7bc

00005580 <gpg_err_code_from_syserror@plt>:
    5580:	add	ip, pc, #0, 12
    5584:	add	ip, ip, #299008	; 0x49000
    5588:	ldr	pc, [ip, #1972]!	; 0x7b4

0000558c <gcry_get_config@plt>:
    558c:	add	ip, pc, #0, 12
    5590:	add	ip, ip, #299008	; 0x49000
    5594:	ldr	pc, [ip, #1964]!	; 0x7ac

00005598 <gcry_md_algo_info@plt>:
    5598:	add	ip, pc, #0, 12
    559c:	add	ip, ip, #299008	; 0x49000
    55a0:	ldr	pc, [ip, #1956]!	; 0x7a4

000055a4 <assuan_init_pipe_server@plt>:
    55a4:	add	ip, pc, #0, 12
    55a8:	add	ip, ip, #299008	; 0x49000
    55ac:	ldr	pc, [ip, #1948]!	; 0x79c

000055b0 <gpgrt_fopenmem@plt>:
    55b0:	add	ip, pc, #0, 12
    55b4:	add	ip, ip, #299008	; 0x49000
    55b8:	ldr	pc, [ip, #1940]!	; 0x794

000055bc <gpgrt_fgets@plt>:
    55bc:	add	ip, pc, #0, 12
    55c0:	add	ip, ip, #299008	; 0x49000
    55c4:	ldr	pc, [ip, #1932]!	; 0x78c

000055c8 <execv@plt>:
    55c8:	add	ip, pc, #0, 12
    55cc:	add	ip, ip, #299008	; 0x49000
    55d0:	ldr	pc, [ip, #1924]!	; 0x784

000055d4 <__open64_2@plt>:
    55d4:	add	ip, pc, #0, 12
    55d8:	add	ip, ip, #299008	; 0x49000
    55dc:	ldr	pc, [ip, #1916]!	; 0x77c

000055e0 <gcry_md_algo_name@plt>:
    55e0:	add	ip, pc, #0, 12
    55e4:	add	ip, ip, #299008	; 0x49000
    55e8:	ldr	pc, [ip, #1908]!	; 0x774

000055ec <pthread_attr_init@plt>:
    55ec:	add	ip, pc, #0, 12
    55f0:	add	ip, ip, #299008	; 0x49000
    55f4:	ldr	pc, [ip, #1900]!	; 0x76c

000055f8 <__assuan_close@plt>:
    55f8:	add	ip, pc, #0, 12
    55fc:	add	ip, ip, #299008	; 0x49000
    5600:	ldr	pc, [ip, #1892]!	; 0x764

00005604 <sigfillset@plt>:
    5604:	add	ip, pc, #0, 12
    5608:	add	ip, ip, #299008	; 0x49000
    560c:	ldr	pc, [ip, #1884]!	; 0x75c

00005610 <assuan_sock_new@plt>:
    5610:	add	ip, pc, #0, 12
    5614:	add	ip, ip, #299008	; 0x49000
    5618:	ldr	pc, [ip, #1876]!	; 0x754

0000561c <assuan_send_data@plt>:
    561c:			; <UNDEFINED> instruction: 0xe7fd4778
    5620:	add	ip, pc, #0, 12
    5624:	add	ip, ip, #299008	; 0x49000
    5628:	ldr	pc, [ip, #1864]!	; 0x748

0000562c <inotify_add_watch@plt>:
    562c:	add	ip, pc, #0, 12
    5630:	add	ip, ip, #299008	; 0x49000
    5634:	ldr	pc, [ip, #1856]!	; 0x740

00005638 <gcry_cipher_map_name@plt>:
    5638:	add	ip, pc, #0, 12
    563c:	add	ip, ip, #299008	; 0x49000
    5640:	ldr	pc, [ip, #1848]!	; 0x738

00005644 <__errno_location@plt>:
    5644:	add	ip, pc, #0, 12
    5648:	add	ip, ip, #299008	; 0x49000
    564c:	ldr	pc, [ip, #1840]!	; 0x730

00005650 <__strcat_chk@plt>:
    5650:	add	ip, pc, #0, 12
    5654:	add	ip, ip, #299008	; 0x49000
    5658:	ldr	pc, [ip, #1832]!	; 0x728

0000565c <strncasecmp@plt>:
    565c:	add	ip, pc, #0, 12
    5660:	add	ip, ip, #299008	; 0x49000
    5664:	ldr	pc, [ip, #1824]!	; 0x720

00005668 <__sprintf_chk@plt>:
    5668:	add	ip, pc, #0, 12
    566c:	add	ip, ip, #299008	; 0x49000
    5670:	ldr	pc, [ip, #1816]!	; 0x718

00005674 <npth_pselect@plt>:
    5674:	add	ip, pc, #0, 12
    5678:	add	ip, ip, #299008	; 0x49000
    567c:	ldr	pc, [ip, #1808]!	; 0x710

00005680 <__cxa_atexit@plt>:
    5680:			; <UNDEFINED> instruction: 0xe7fd4778
    5684:	add	ip, pc, #0, 12
    5688:	add	ip, ip, #299008	; 0x49000
    568c:	ldr	pc, [ip, #1796]!	; 0x704

00005690 <mkdir@plt>:
    5690:			; <UNDEFINED> instruction: 0xe7fd4778
    5694:	add	ip, pc, #0, 12
    5698:	add	ip, ip, #299008	; 0x49000
    569c:	ldr	pc, [ip, #1784]!	; 0x6f8

000056a0 <gcry_cipher_setiv@plt>:
    56a0:	add	ip, pc, #0, 12
    56a4:	add	ip, ip, #299008	; 0x49000
    56a8:	ldr	pc, [ip, #1776]!	; 0x6f0

000056ac <assuan_register_option_handler@plt>:
    56ac:	add	ip, pc, #0, 12
    56b0:	add	ip, ip, #299008	; 0x49000
    56b4:	ldr	pc, [ip, #1768]!	; 0x6e8

000056b8 <memset@plt>:
    56b8:	add	ip, pc, #0, 12
    56bc:	add	ip, ip, #299008	; 0x49000
    56c0:	ldr	pc, [ip, #1760]!	; 0x6e0

000056c4 <gcry_calloc@plt>:
    56c4:			; <UNDEFINED> instruction: 0xe7fd4778
    56c8:	add	ip, pc, #0, 12
    56cc:	add	ip, ip, #299008	; 0x49000
    56d0:	ldr	pc, [ip, #1748]!	; 0x6d4

000056d4 <strncpy@plt>:
    56d4:	add	ip, pc, #0, 12
    56d8:	add	ip, ip, #299008	; 0x49000
    56dc:	ldr	pc, [ip, #1740]!	; 0x6cc

000056e0 <gpgrt_vasprintf@plt>:
    56e0:	add	ip, pc, #0, 12
    56e4:	add	ip, ip, #299008	; 0x49000
    56e8:	ldr	pc, [ip, #1732]!	; 0x6c4

000056ec <__assuan_read@plt>:
    56ec:	add	ip, pc, #0, 12
    56f0:	add	ip, ip, #299008	; 0x49000
    56f4:	ldr	pc, [ip, #1724]!	; 0x6bc

000056f8 <gcry_pk_testkey@plt>:
    56f8:	add	ip, pc, #0, 12
    56fc:	add	ip, ip, #299008	; 0x49000
    5700:	ldr	pc, [ip, #1716]!	; 0x6b4

00005704 <gcry_cipher_algo_name@plt>:
    5704:	add	ip, pc, #0, 12
    5708:	add	ip, ip, #299008	; 0x49000
    570c:	ldr	pc, [ip, #1708]!	; 0x6ac

00005710 <gmtime@plt>:
    5710:	add	ip, pc, #0, 12
    5714:	add	ip, ip, #299008	; 0x49000
    5718:	ldr	pc, [ip, #1700]!	; 0x6a4

0000571c <gpgrt_write_sanitized@plt>:
    571c:	add	ip, pc, #0, 12
    5720:	add	ip, ip, #299008	; 0x49000
    5724:	ldr	pc, [ip, #1692]!	; 0x69c

00005728 <gcry_mpi_release@plt>:
    5728:	add	ip, pc, #0, 12
    572c:	add	ip, ip, #299008	; 0x49000
    5730:	ldr	pc, [ip, #1684]!	; 0x694

00005734 <prctl@plt>:
    5734:	add	ip, pc, #0, 12
    5738:	add	ip, ip, #299008	; 0x49000
    573c:	ldr	pc, [ip, #1676]!	; 0x68c

00005740 <gpgrt_fopen@plt>:
    5740:	add	ip, pc, #0, 12
    5744:	add	ip, ip, #299008	; 0x49000
    5748:	ldr	pc, [ip, #1668]!	; 0x684

0000574c <link@plt>:
    574c:	add	ip, pc, #0, 12
    5750:	add	ip, ip, #299008	; 0x49000
    5754:	ldr	pc, [ip, #1660]!	; 0x67c

00005758 <write@plt>:
    5758:	add	ip, pc, #0, 12
    575c:	add	ip, ip, #299008	; 0x49000
    5760:	ldr	pc, [ip, #1652]!	; 0x674

00005764 <assuan_accept@plt>:
    5764:	add	ip, pc, #0, 12
    5768:	add	ip, ip, #299008	; 0x49000
    576c:	ldr	pc, [ip, #1644]!	; 0x66c

00005770 <gpgrt_fgetc@plt>:
    5770:	add	ip, pc, #0, 12
    5774:	add	ip, ip, #299008	; 0x49000
    5778:	ldr	pc, [ip, #1636]!	; 0x664

0000577c <fileno@plt>:
    577c:	add	ip, pc, #0, 12
    5780:	add	ip, ip, #299008	; 0x49000
    5784:	ldr	pc, [ip, #1628]!	; 0x65c

00005788 <gcry_sexp_nth_string@plt>:
    5788:	add	ip, pc, #0, 12
    578c:	add	ip, ip, #299008	; 0x49000
    5790:	ldr	pc, [ip, #1620]!	; 0x654

00005794 <assuan_sock_set_flag@plt>:
    5794:	add	ip, pc, #0, 12
    5798:	add	ip, ip, #299008	; 0x49000
    579c:	ldr	pc, [ip, #1612]!	; 0x64c

000057a0 <difftime@plt>:
    57a0:	add	ip, pc, #0, 12
    57a4:	add	ip, ip, #299008	; 0x49000
    57a8:	ldr	pc, [ip, #1604]!	; 0x644

000057ac <__fprintf_chk@plt>:
    57ac:	add	ip, pc, #0, 12
    57b0:	add	ip, ip, #299008	; 0x49000
    57b4:	ldr	pc, [ip, #1596]!	; 0x63c

000057b8 <gcry_pk_sign@plt>:
    57b8:	add	ip, pc, #0, 12
    57bc:	add	ip, ip, #299008	; 0x49000
    57c0:	ldr	pc, [ip, #1588]!	; 0x634

000057c4 <gcry_xstrdup@plt>:
    57c4:			; <UNDEFINED> instruction: 0xe7fd4778
    57c8:	add	ip, pc, #0, 12
    57cc:	add	ip, ip, #299008	; 0x49000
    57d0:	ldr	pc, [ip, #1576]!	; 0x628

000057d4 <access@plt>:
    57d4:	add	ip, pc, #0, 12
    57d8:	add	ip, ip, #299008	; 0x49000
    57dc:	ldr	pc, [ip, #1568]!	; 0x620

000057e0 <gcry_realloc@plt>:
    57e0:			; <UNDEFINED> instruction: 0xe7fd4778
    57e4:	add	ip, pc, #0, 12
    57e8:	add	ip, ip, #299008	; 0x49000
    57ec:	ldr	pc, [ip, #1556]!	; 0x614

000057f0 <fclose@plt>:
    57f0:	add	ip, pc, #0, 12
    57f4:	add	ip, ip, #299008	; 0x49000
    57f8:	ldr	pc, [ip, #1548]!	; 0x60c

000057fc <gpgrt_fputs@plt>:
    57fc:			; <UNDEFINED> instruction: 0xe7fd4778
    5800:	add	ip, pc, #0, 12
    5804:	add	ip, ip, #299008	; 0x49000
    5808:	ldr	pc, [ip, #1536]!	; 0x600

0000580c <gcry_pk_algo_name@plt>:
    580c:	add	ip, pc, #0, 12
    5810:	add	ip, ip, #299008	; 0x49000
    5814:	ldr	pc, [ip, #1528]!	; 0x5f8

00005818 <gcry_sexp_build@plt>:
    5818:	add	ip, pc, #0, 12
    581c:	add	ip, ip, #299008	; 0x49000
    5820:	ldr	pc, [ip, #1520]!	; 0x5f0

00005824 <pipe@plt>:
    5824:	add	ip, pc, #0, 12
    5828:	add	ip, ip, #299008	; 0x49000
    582c:	ldr	pc, [ip, #1512]!	; 0x5e8

00005830 <assuan_set_error@plt>:
    5830:			; <UNDEFINED> instruction: 0xe7fd4778
    5834:	add	ip, pc, #0, 12
    5838:	add	ip, ip, #299008	; 0x49000
    583c:	ldr	pc, [ip, #1500]!	; 0x5dc

00005840 <gpgrt_snprintf@plt>:
    5840:	add	ip, pc, #0, 12
    5844:	add	ip, ip, #299008	; 0x49000
    5848:	ldr	pc, [ip, #1492]!	; 0x5d4

0000584c <gcry_mpi_scan@plt>:
    584c:	add	ip, pc, #0, 12
    5850:	add	ip, ip, #299008	; 0x49000
    5854:	ldr	pc, [ip, #1484]!	; 0x5cc

00005858 <gcry_cipher_get_algo_keylen@plt>:
    5858:	add	ip, pc, #0, 12
    585c:	add	ip, ip, #299008	; 0x49000
    5860:	ldr	pc, [ip, #1476]!	; 0x5c4

00005864 <fcntl64@plt>:
    5864:	add	ip, pc, #0, 12
    5868:	add	ip, ip, #299008	; 0x49000
    586c:	ldr	pc, [ip, #1468]!	; 0x5bc

00005870 <gcry_md_hash_buffer@plt>:
    5870:	add	ip, pc, #0, 12
    5874:	add	ip, ip, #299008	; 0x49000
    5878:	ldr	pc, [ip, #1460]!	; 0x5b4

0000587c <npth_read@plt>:
    587c:	add	ip, pc, #0, 12
    5880:	add	ip, ip, #299008	; 0x49000
    5884:	ldr	pc, [ip, #1452]!	; 0x5ac

00005888 <gcry_mpi_aprint@plt>:
    5888:	add	ip, pc, #0, 12
    588c:	add	ip, ip, #299008	; 0x49000
    5890:	ldr	pc, [ip, #1444]!	; 0x5a4

00005894 <assuan_init_socket_server@plt>:
    5894:	add	ip, pc, #0, 12
    5898:	add	ip, ip, #299008	; 0x49000
    589c:	ldr	pc, [ip, #1436]!	; 0x59c

000058a0 <setlocale@plt>:
    58a0:	add	ip, pc, #0, 12
    58a4:	add	ip, ip, #299008	; 0x49000
    58a8:	ldr	pc, [ip, #1428]!	; 0x594

000058ac <gcry_cipher_decrypt@plt>:
    58ac:	add	ip, pc, #0, 12
    58b0:	add	ip, ip, #299008	; 0x49000
    58b4:	ldr	pc, [ip, #1420]!	; 0x58c

000058b8 <sigemptyset@plt>:
    58b8:	add	ip, pc, #0, 12
    58bc:	add	ip, ip, #299008	; 0x49000
    58c0:	ldr	pc, [ip, #1412]!	; 0x584

000058c4 <__assuan_waitpid@plt>:
    58c4:	add	ip, pc, #0, 12
    58c8:	add	ip, ip, #299008	; 0x49000
    58cc:	ldr	pc, [ip, #1404]!	; 0x57c

000058d0 <fork@plt>:
    58d0:	add	ip, pc, #0, 12
    58d4:	add	ip, ip, #299008	; 0x49000
    58d8:	ldr	pc, [ip, #1396]!	; 0x574

000058dc <gcry_md_ctl@plt>:
    58dc:	add	ip, pc, #0, 12
    58e0:	add	ip, ip, #299008	; 0x49000
    58e4:	ldr	pc, [ip, #1388]!	; 0x56c

000058e8 <assuan_release@plt>:
    58e8:	add	ip, pc, #0, 12
    58ec:	add	ip, ip, #299008	; 0x49000
    58f0:	ldr	pc, [ip, #1380]!	; 0x564

000058f4 <putenv@plt>:
    58f4:	add	ip, pc, #0, 12
    58f8:	add	ip, ip, #299008	; 0x49000
    58fc:	ldr	pc, [ip, #1372]!	; 0x55c

00005900 <__explicit_bzero_chk@plt>:
    5900:			; <UNDEFINED> instruction: 0xe7fd4778
    5904:	add	ip, pc, #0, 12
    5908:	add	ip, ip, #299008	; 0x49000
    590c:	ldr	pc, [ip, #1360]!	; 0x550

00005910 <strrchr@plt>:
    5910:	add	ip, pc, #0, 12
    5914:	add	ip, ip, #299008	; 0x49000
    5918:	ldr	pc, [ip, #1352]!	; 0x548

0000591c <listen@plt>:
    591c:	add	ip, pc, #0, 12
    5920:	add	ip, ip, #299008	; 0x49000
    5924:	ldr	pc, [ip, #1344]!	; 0x540

00005928 <gcry_cipher_gettag@plt>:
    5928:	add	ip, pc, #0, 12
    592c:	add	ip, ip, #299008	; 0x49000
    5930:	ldr	pc, [ip, #1336]!	; 0x538

00005934 <gcry_set_outofcore_handler@plt>:
    5934:			; <UNDEFINED> instruction: 0xe7fd4778
    5938:	add	ip, pc, #0, 12
    593c:	add	ip, ip, #299008	; 0x49000
    5940:	ldr	pc, [ip, #1324]!	; 0x52c

00005944 <npth_mutex_timedlock@plt>:
    5944:	add	ip, pc, #0, 12
    5948:	add	ip, ip, #299008	; 0x49000
    594c:	ldr	pc, [ip, #1316]!	; 0x524

00005950 <nl_langinfo@plt>:
    5950:	add	ip, pc, #0, 12
    5954:	add	ip, ip, #299008	; 0x49000
    5958:	ldr	pc, [ip, #1308]!	; 0x51c

0000595c <gpgrt_free@plt>:
    595c:	add	ip, pc, #0, 12
    5960:	add	ip, ip, #299008	; 0x49000
    5964:	ldr	pc, [ip, #1300]!	; 0x514

00005968 <gpgrt_asprintf@plt>:
    5968:	add	ip, pc, #0, 12
    596c:	add	ip, ip, #299008	; 0x49000
    5970:	ldr	pc, [ip, #1292]!	; 0x50c

00005974 <clearerr@plt>:
    5974:	add	ip, pc, #0, 12
    5978:	add	ip, ip, #299008	; 0x49000
    597c:	ldr	pc, [ip, #1284]!	; 0x504

00005980 <assuan_set_gpg_err_source@plt>:
    5980:	add	ip, pc, #0, 12
    5984:	add	ip, ip, #299008	; 0x49000
    5988:	ldr	pc, [ip, #1276]!	; 0x4fc

0000598c <gpg_err_set_errno@plt>:
    598c:			; <UNDEFINED> instruction: 0xe7fd4778
    5990:	add	ip, pc, #0, 12
    5994:	add	ip, ip, #299008	; 0x49000
    5998:	ldr	pc, [ip, #1264]!	; 0x4f0

0000599c <gcry_pk_get_keygrip@plt>:
    599c:	add	ip, pc, #0, 12
    59a0:	add	ip, ip, #299008	; 0x49000
    59a4:	ldr	pc, [ip, #1256]!	; 0x4e8

000059a8 <gpgrt_fseek@plt>:
    59a8:	add	ip, pc, #0, 12
    59ac:	add	ip, ip, #299008	; 0x49000
    59b0:	ldr	pc, [ip, #1248]!	; 0x4e0

000059b4 <readdir64@plt>:
    59b4:	add	ip, pc, #0, 12
    59b8:	add	ip, ip, #299008	; 0x49000
    59bc:	ldr	pc, [ip, #1240]!	; 0x4d8

000059c0 <assuan_sock_check_nonce@plt>:
    59c0:	add	ip, pc, #0, 12
    59c4:	add	ip, ip, #299008	; 0x49000
    59c8:	ldr	pc, [ip, #1232]!	; 0x4d0

000059cc <gcry_sexp_nth@plt>:
    59cc:	add	ip, pc, #0, 12
    59d0:	add	ip, ip, #299008	; 0x49000
    59d4:	ldr	pc, [ip, #1224]!	; 0x4c8

000059d8 <timegm@plt>:
    59d8:	add	ip, pc, #0, 12
    59dc:	add	ip, ip, #299008	; 0x49000
    59e0:	ldr	pc, [ip, #1216]!	; 0x4c0

000059e4 <gpg_strerror@plt>:
    59e4:	add	ip, pc, #0, 12
    59e8:	add	ip, ip, #299008	; 0x49000
    59ec:	ldr	pc, [ip, #1208]!	; 0x4b8

000059f0 <assuan_set_malloc_hooks@plt>:
    59f0:	add	ip, pc, #0, 12
    59f4:	add	ip, ip, #299008	; 0x49000
    59f8:	ldr	pc, [ip, #1200]!	; 0x4b0

000059fc <gpgrt_fopencookie@plt>:
    59fc:	add	ip, pc, #0, 12
    5a00:	add	ip, ip, #299008	; 0x49000
    5a04:	ldr	pc, [ip, #1192]!	; 0x4a8

00005a08 <putc@plt>:
    5a08:	add	ip, pc, #0, 12
    5a0c:	add	ip, ip, #299008	; 0x49000
    5a10:	ldr	pc, [ip, #1184]!	; 0x4a0

00005a14 <__assuan_recvmsg@plt>:
    5a14:	add	ip, pc, #0, 12
    5a18:	add	ip, ip, #299008	; 0x49000
    5a1c:	ldr	pc, [ip, #1176]!	; 0x498

00005a20 <assuan_set_flag@plt>:
    5a20:	add	ip, pc, #0, 12
    5a24:	add	ip, ip, #299008	; 0x49000
    5a28:	ldr	pc, [ip, #1168]!	; 0x490

00005a2c <getsockname@plt>:
    5a2c:	add	ip, pc, #0, 12
    5a30:	add	ip, ip, #299008	; 0x49000
    5a34:	ldr	pc, [ip, #1160]!	; 0x488

00005a38 <npth_create@plt>:
    5a38:	add	ip, pc, #0, 12
    5a3c:	add	ip, ip, #299008	; 0x49000
    5a40:	ldr	pc, [ip, #1152]!	; 0x480

00005a44 <gpg_err_init@plt>:
    5a44:	add	ip, pc, #0, 12
    5a48:	add	ip, ip, #299008	; 0x49000
    5a4c:	ldr	pc, [ip, #1144]!	; 0x478

00005a50 <remove@plt>:
    5a50:			; <UNDEFINED> instruction: 0xe7fd4778
    5a54:	add	ip, pc, #0, 12
    5a58:	add	ip, ip, #299008	; 0x49000
    5a5c:	ldr	pc, [ip, #1132]!	; 0x46c

00005a60 <fopen64@plt>:
    5a60:	add	ip, pc, #0, 12
    5a64:	add	ip, ip, #299008	; 0x49000
    5a68:	ldr	pc, [ip, #1124]!	; 0x464

00005a6c <gcry_create_nonce@plt>:
    5a6c:	add	ip, pc, #0, 12
    5a70:	add	ip, ip, #299008	; 0x49000
    5a74:	ldr	pc, [ip, #1116]!	; 0x45c

00005a78 <gcry_control@plt>:
    5a78:			; <UNDEFINED> instruction: 0xe7fd4778
    5a7c:	add	ip, pc, #0, 12
    5a80:	add	ip, ip, #299008	; 0x49000
    5a84:	ldr	pc, [ip, #1104]!	; 0x450

00005a88 <strpbrk@plt>:
    5a88:	add	ip, pc, #0, 12
    5a8c:	add	ip, ip, #299008	; 0x49000
    5a90:	ldr	pc, [ip, #1096]!	; 0x448

00005a94 <assuan_set_system_hooks@plt>:
    5a94:	add	ip, pc, #0, 12
    5a98:	add	ip, ip, #299008	; 0x49000
    5a9c:	ldr	pc, [ip, #1088]!	; 0x440

00005aa0 <assuan_sock_set_sockaddr_un@plt>:
    5aa0:	add	ip, pc, #0, 12
    5aa4:	add	ip, ip, #299008	; 0x49000
    5aa8:	ldr	pc, [ip, #1080]!	; 0x438

00005aac <gcry_mpi_get_opaque@plt>:
    5aac:	add	ip, pc, #0, 12
    5ab0:	add	ip, ip, #299008	; 0x49000
    5ab4:	ldr	pc, [ip, #1072]!	; 0x430

00005ab8 <gcry_sexp_dump@plt>:
    5ab8:	add	ip, pc, #0, 12
    5abc:	add	ip, ip, #299008	; 0x49000
    5ac0:	ldr	pc, [ip, #1064]!	; 0x428

00005ac4 <assuan_get_pointer@plt>:
    5ac4:	add	ip, pc, #0, 12
    5ac8:	add	ip, ip, #299008	; 0x49000
    5acc:	ldr	pc, [ip, #1056]!	; 0x420

00005ad0 <socket@plt>:
    5ad0:	add	ip, pc, #0, 12
    5ad4:	add	ip, ip, #299008	; 0x49000
    5ad8:	ldr	pc, [ip, #1048]!	; 0x418

00005adc <gpgrt_rewind@plt>:
    5adc:	add	ip, pc, #0, 12
    5ae0:	add	ip, ip, #299008	; 0x49000
    5ae4:	ldr	pc, [ip, #1040]!	; 0x410

00005ae8 <npth_sigev_fini@plt>:
    5ae8:	add	ip, pc, #0, 12
    5aec:	add	ip, ip, #299008	; 0x49000
    5af0:	ldr	pc, [ip, #1032]!	; 0x408

00005af4 <gpgrt_fprintf@plt>:
    5af4:	add	ip, pc, #0, 12
    5af8:	add	ip, ip, #299008	; 0x49000
    5afc:	ldr	pc, [ip, #1024]!	; 0x400

00005b00 <bindtextdomain@plt>:
    5b00:	add	ip, pc, #0, 12
    5b04:	add	ip, ip, #299008	; 0x49000
    5b08:	ldr	pc, [ip, #1016]!	; 0x3f8

00005b0c <gcry_xcalloc@plt>:
    5b0c:	add	ip, pc, #0, 12
    5b10:	add	ip, ip, #299008	; 0x49000
    5b14:	ldr	pc, [ip, #1008]!	; 0x3f0

00005b18 <gcry_pk_genkey@plt>:
    5b18:	add	ip, pc, #0, 12
    5b1c:	add	ip, ip, #299008	; 0x49000
    5b20:	ldr	pc, [ip, #1000]!	; 0x3e8

00005b24 <gpgrt_ungetc@plt>:
    5b24:	add	ip, pc, #0, 12
    5b28:	add	ip, ip, #299008	; 0x49000
    5b2c:	ldr	pc, [ip, #992]!	; 0x3e0

00005b30 <assuan_get_pid@plt>:
    5b30:	add	ip, pc, #0, 12
    5b34:	add	ip, ip, #299008	; 0x49000
    5b38:	ldr	pc, [ip, #984]!	; 0x3d8

00005b3c <gcry_cipher_algo_info@plt>:
    5b3c:	add	ip, pc, #0, 12
    5b40:	add	ip, ip, #299008	; 0x49000
    5b44:	ldr	pc, [ip, #976]!	; 0x3d0

00005b48 <gcry_cipher_close@plt>:
    5b48:	add	ip, pc, #0, 12
    5b4c:	add	ip, ip, #299008	; 0x49000
    5b50:	ldr	pc, [ip, #968]!	; 0x3c8

00005b54 <gcry_sexp_length@plt>:
    5b54:	add	ip, pc, #0, 12
    5b58:	add	ip, ip, #299008	; 0x49000
    5b5c:	ldr	pc, [ip, #960]!	; 0x3c0

00005b60 <gcry_set_log_handler@plt>:
    5b60:	add	ip, pc, #0, 12
    5b64:	add	ip, ip, #299008	; 0x49000
    5b68:	ldr	pc, [ip, #952]!	; 0x3b8

00005b6c <npth_waitpid@plt>:
    5b6c:	add	ip, pc, #0, 12
    5b70:	add	ip, ip, #299008	; 0x49000
    5b74:	ldr	pc, [ip, #944]!	; 0x3b0

00005b78 <gcry_mpi_invm@plt>:
    5b78:	add	ip, pc, #0, 12
    5b7c:	add	ip, ip, #299008	; 0x49000
    5b80:	ldr	pc, [ip, #936]!	; 0x3a8

00005b84 <gcry_set_fatalerror_handler@plt>:
    5b84:	add	ip, pc, #0, 12
    5b88:	add	ip, ip, #299008	; 0x49000
    5b8c:	ldr	pc, [ip, #928]!	; 0x3a0

00005b90 <chmod@plt>:
    5b90:			; <UNDEFINED> instruction: 0xe7fd4778
    5b94:	add	ip, pc, #0, 12
    5b98:	add	ip, ip, #299008	; 0x49000
    5b9c:	ldr	pc, [ip, #916]!	; 0x394

00005ba0 <fseek@plt>:
    5ba0:	add	ip, pc, #0, 12
    5ba4:	add	ip, ip, #299008	; 0x49000
    5ba8:	ldr	pc, [ip, #908]!	; 0x38c

00005bac <__xstat64@plt>:
    5bac:	add	ip, pc, #0, 12
    5bb0:	add	ip, ip, #299008	; 0x49000
    5bb4:	ldr	pc, [ip, #900]!	; 0x384

00005bb8 <isatty@plt>:
    5bb8:	add	ip, pc, #0, 12
    5bbc:	add	ip, ip, #299008	; 0x49000
    5bc0:	ldr	pc, [ip, #892]!	; 0x37c

00005bc4 <pthread_attr_setdetachstate@plt>:
    5bc4:	add	ip, pc, #0, 12
    5bc8:	add	ip, ip, #299008	; 0x49000
    5bcc:	ldr	pc, [ip, #884]!	; 0x374

00005bd0 <unsetenv@plt>:
    5bd0:			; <UNDEFINED> instruction: 0xe7fd4778
    5bd4:	add	ip, pc, #0, 12
    5bd8:	add	ip, ip, #299008	; 0x49000
    5bdc:	ldr	pc, [ip, #872]!	; 0x368

00005be0 <gcry_mpi_set_opaque@plt>:
    5be0:	add	ip, pc, #0, 12
    5be4:	add	ip, ip, #299008	; 0x49000
    5be8:	ldr	pc, [ip, #864]!	; 0x360

00005bec <gpgrt_ftell@plt>:
    5bec:	add	ip, pc, #0, 12
    5bf0:	add	ip, ip, #299008	; 0x49000
    5bf4:	ldr	pc, [ip, #856]!	; 0x358

00005bf8 <assuan_sock_set_system_hooks@plt>:
    5bf8:	add	ip, pc, #0, 12
    5bfc:	add	ip, ip, #299008	; 0x49000
    5c00:	ldr	pc, [ip, #848]!	; 0x350

00005c04 <fputs@plt>:
    5c04:			; <UNDEFINED> instruction: 0xe7fd4778
    5c08:	add	ip, pc, #0, 12
    5c0c:	add	ip, ip, #299008	; 0x49000
    5c10:	ldr	pc, [ip, #836]!	; 0x344

00005c14 <strncmp@plt>:
    5c14:	add	ip, pc, #0, 12
    5c18:	add	ip, ip, #299008	; 0x49000
    5c1c:	ldr	pc, [ip, #828]!	; 0x33c

00005c20 <abort@plt>:
    5c20:	add	ip, pc, #0, 12
    5c24:	add	ip, ip, #299008	; 0x49000
    5c28:	ldr	pc, [ip, #820]!	; 0x334

00005c2c <getc@plt>:
    5c2c:	add	ip, pc, #0, 12
    5c30:	add	ip, ip, #299008	; 0x49000
    5c34:	ldr	pc, [ip, #812]!	; 0x32c

00005c38 <gpgrt_fileno@plt>:
    5c38:			; <UNDEFINED> instruction: 0xe7fd4778
    5c3c:	add	ip, pc, #0, 12
    5c40:	add	ip, ip, #299008	; 0x49000
    5c44:	ldr	pc, [ip, #800]!	; 0x320

00005c48 <gcry_mpi_set_opaque_copy@plt>:
    5c48:	add	ip, pc, #0, 12
    5c4c:	add	ip, ip, #299008	; 0x49000
    5c50:	ldr	pc, [ip, #792]!	; 0x318

00005c54 <close@plt>:
    5c54:	add	ip, pc, #0, 12
    5c58:	add	ip, ip, #299008	; 0x49000
    5c5c:	ldr	pc, [ip, #784]!	; 0x310

00005c60 <dcngettext@plt>:
    5c60:	add	ip, pc, #0, 12
    5c64:	add	ip, ip, #299008	; 0x49000
    5c68:	ldr	pc, [ip, #776]!	; 0x308

00005c6c <gcry_sexp_canon_len@plt>:
    5c6c:	add	ip, pc, #0, 12
    5c70:	add	ip, ip, #299008	; 0x49000
    5c74:	ldr	pc, [ip, #768]!	; 0x300

00005c78 <gcry_strdup@plt>:
    5c78:			; <UNDEFINED> instruction: 0xe7fd4778
    5c7c:	add	ip, pc, #0, 12
    5c80:	add	ip, ip, #299008	; 0x49000
    5c84:	ldr	pc, [ip, #756]!	; 0x2f4

00005c88 <connect@plt>:
    5c88:	add	ip, pc, #0, 12
    5c8c:	add	ip, ip, #299008	; 0x49000
    5c90:	ldr	pc, [ip, #748]!	; 0x2ec

00005c94 <closedir@plt>:
    5c94:	add	ip, pc, #0, 12
    5c98:	add	ip, ip, #299008	; 0x49000
    5c9c:	ldr	pc, [ip, #740]!	; 0x2e4

00005ca0 <assuan_sock_init@plt>:
    5ca0:	add	ip, pc, #0, 12
    5ca4:	add	ip, ip, #299008	; 0x49000
    5ca8:	ldr	pc, [ip, #732]!	; 0x2dc

00005cac <assuan_socket_connect@plt>:
    5cac:	add	ip, pc, #0, 12
    5cb0:	add	ip, ip, #299008	; 0x49000
    5cb4:	ldr	pc, [ip, #724]!	; 0x2d4

00005cb8 <gpgrt_mopen@plt>:
    5cb8:	add	ip, pc, #0, 12
    5cbc:	add	ip, ip, #299008	; 0x49000
    5cc0:	ldr	pc, [ip, #716]!	; 0x2cc

00005cc4 <npth_sigev_init@plt>:
    5cc4:	add	ip, pc, #0, 12
    5cc8:	add	ip, ip, #299008	; 0x49000
    5ccc:	ldr	pc, [ip, #708]!	; 0x2c4

00005cd0 <strspn@plt>:
    5cd0:	add	ip, pc, #0, 12
    5cd4:	add	ip, ip, #299008	; 0x49000
    5cd8:	ldr	pc, [ip, #700]!	; 0x2bc

00005cdc <__assert_fail@plt>:
    5cdc:	add	ip, pc, #0, 12
    5ce0:	add	ip, ip, #299008	; 0x49000
    5ce4:	ldr	pc, [ip, #692]!	; 0x2b4

00005ce8 <npth_sleep@plt>:
    5ce8:			; <UNDEFINED> instruction: 0xe7fd4778
    5cec:	add	ip, pc, #0, 12
    5cf0:	add	ip, ip, #299008	; 0x49000
    5cf4:	ldr	pc, [ip, #680]!	; 0x2a8

Disassembly of section .text:

00005cf8 <.text>:
    5cf8:	svcmi	0x00f0e92d
    5cfc:	blhi	1411b8 <npth_sleep@plt+0x13b4d0>
    5d00:	stcvs	8, cr15, [r0], #892	; 0x37c
    5d04:	stcmi	8, cr15, [r0], #892	; 0x37c
    5d08:			; <UNDEFINED> instruction: 0xf8df447e
    5d0c:	rsclt	r5, r9, r0, lsr #25
    5d10:	blge	3f0550 <npth_sleep@plt+0x3ea868>
    5d14:	ldrbtmi	r9, [sp], #-525	; 0xfffffdf3
    5d18:	ldmdbpl	r4!, {r2, r3, r8, r9, ip, pc}
    5d1c:	strbtls	r6, [r7], #-2084	; 0xfffff7dc
    5d20:	streq	pc, [r0], #-79	; 0xffffffb1
    5d24:	andne	lr, lr, sp, asr #19
    5d28:			; <UNDEFINED> instruction: 0xff0af01d
    5d2c:	andcs	r2, r4, r0, lsl #2
    5d30:	ldclmi	8, cr15, [ip], #-892	; 0xfffffc84
    5d34:	ldcl	7, cr15, [lr], #1020	; 0x3fc
    5d38:	ldc2	0, cr15, [r0, #160]!	; 0xa0
    5d3c:	addeq	pc, r4, #1073741825	; 0x40000001
    5d40:	ldrbtmi	r2, [ip], #-256	; 0xffffff00
    5d44:	addeq	pc, r0, r5, asr #17
    5d48:			; <UNDEFINED> instruction: 0xf7ff2001
    5d4c:	ldmdblt	r0, {r3, r6, fp, sp, lr, pc}
    5d50:			; <UNDEFINED> instruction: 0xf8c52301
    5d54:			; <UNDEFINED> instruction: 0xf8df3104
    5d58:	ldrbtmi	r0, [r8], #-3164	; 0xfffff3a4
    5d5c:	stc2l	0, cr15, [ip, #-112]!	; 0xffffff90
    5d60:			; <UNDEFINED> instruction: 0xf7ff201c
    5d64:			; <UNDEFINED> instruction: 0xf8dfee8c
    5d68:	tstcs	r5, r0, asr ip
    5d6c:			; <UNDEFINED> instruction: 0xf01d4478
    5d70:			; <UNDEFINED> instruction: 0xf019fb9b
    5d74:	andcs	pc, r4, r5, asr #16
    5d78:	andne	lr, ip, #3620864	; 0x374000
    5d7c:	mcr2	0, 7, pc, cr2, cr13, {0}	; <UNPREDICTABLE>
    5d80:	ldcne	8, cr15, [r8], #-892	; 0xfffffc84
    5d84:	ldccs	8, cr15, [r8], #-892	; 0xfffffc84
    5d88:			; <UNDEFINED> instruction: 0xf8dfa819
    5d8c:	stmdapl	r1!, {r3, r4, r5, sl, fp, ip, sp}^
    5d90:	stmiapl	r2!, {r0, sp, lr}
    5d94:	stmiapl	r3!, {r1, r6, sp, lr}^
    5d98:			; <UNDEFINED> instruction: 0xf7ff6083
    5d9c:	andcs	lr, r4, sl, lsr #28
    5da0:	stcl	7, cr15, [lr, #1020]!	; 0x3fc
    5da4:	svc	0x007cf7ff
    5da8:	ldceq	8, cr15, [ip], {223}	; 0xdf
    5dac:			; <UNDEFINED> instruction: 0xf7ff4478
    5db0:			; <UNDEFINED> instruction: 0xf8dfef24
    5db4:	tstcs	r0, r8, lsl ip
    5db8:	ldrmi	r5, [r8], -r3, ror #17
    5dbc:			; <UNDEFINED> instruction: 0xf0259303
    5dc0:			; <UNDEFINED> instruction: 0xf021f91f
    5dc4:	andscs	pc, r6, r5, lsr pc	; <UNPREDICTABLE>
    5dc8:	mrc	7, 2, APSR_nzcv, cr8, cr15, {7}
    5dcc:	stceq	8, cr15, [r0], {223}	; 0xdf
    5dd0:	ldrbtmi	r2, [r8], #-256	; 0xffffff00
    5dd4:	stm	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5dd8:	mcr2	0, 1, pc, cr4, cr14, {0}	; <UNPREDICTABLE>
    5ddc:	strmi	r2, [r8], -r0, lsl #2
    5de0:	ldc2	0, cr15, [r2], {1}
    5de4:	bleq	ffb44168 <npth_sleep@plt+0xffb3e480>
    5de8:			; <UNDEFINED> instruction: 0xf7ff4478
    5dec:	strmi	lr, [r1], r8, lsl #21
    5df0:			; <UNDEFINED> instruction: 0xf7ffb130
    5df4:	stmdacs	r2, {r1, r2, r3, r7, r8, r9, fp, sp, lr, pc}
    5df8:			; <UNDEFINED> instruction: 0xf04fbf98
    5dfc:	ldmdale	sp!, {r8, fp}^
    5e00:			; <UNDEFINED> instruction: 0xf95ef026
    5e04:	orrsvs	r9, r8, r3, lsl #22
    5e08:			; <UNDEFINED> instruction: 0xf0002800
    5e0c:			; <UNDEFINED> instruction: 0xf8df8722
    5e10:			; <UNDEFINED> instruction: 0xf8df5bc8
    5e14:	vmlsls.f64	d4, d19, d8
    5e18:	ldrbtmi	r4, [ip], #-1149	; 0xfffffb83
    5e1c:	stmdavs	ip!, {r1, sp, lr, pc}^
    5e20:	strcc	fp, [r4, #-388]	; 0xfffffe7c
    5e24:			; <UNDEFINED> instruction: 0xf7ff4620
    5e28:	strmi	lr, [r2], -sl, ror #20
    5e2c:	rscsle	r2, r6, r0, lsl #16
    5e30:			; <UNDEFINED> instruction: 0x462169b0
    5e34:			; <UNDEFINED> instruction: 0xf9aef026
    5e38:			; <UNDEFINED> instruction: 0xf0402800
    5e3c:	stmdavs	ip!, {r1, r4, r8, r9, sl, pc}^
    5e40:	mvnle	r2, r0, lsl #24
    5e44:			; <UNDEFINED> instruction: 0xf7ff2000
    5e48:			; <UNDEFINED> instruction: 0x4602eb5e
    5e4c:	blls	f2374 <npth_sleep@plt+0xec68c>
    5e50:	blne	fe3441d4 <npth_sleep@plt+0xfe33e4ec>
    5e54:	ldrbtmi	r6, [r9], #-2456	; 0xfffff668
    5e58:			; <UNDEFINED> instruction: 0xf99cf026
    5e5c:			; <UNDEFINED> instruction: 0xf0402800
    5e60:			; <UNDEFINED> instruction: 0xf8df8700
    5e64:	ldrbtmi	r0, [r8], #-2944	; 0xfffff480
    5e68:	b	1243e6c <npth_sleep@plt+0x123e184>
    5e6c:	mvnvs	r9, r3, lsl #24
    5e70:			; <UNDEFINED> instruction: 0xf7ffb110
    5e74:	mvnvs	lr, sl, lsr #25
    5e78:	bleq	1b441fc <npth_sleep@plt+0x1b3e514>
    5e7c:			; <UNDEFINED> instruction: 0xf7ff4478
    5e80:			; <UNDEFINED> instruction: 0x9c03ea3e
    5e84:	tstlt	r0, r0, lsr #4
    5e88:	ldc	7, cr15, [lr], {255}	; 0xff
    5e8c:	blls	31e714 <npth_sleep@plt+0x318a2c>
    5e90:	bleq	1c422cc <npth_sleep@plt+0x1c3c5e4>
    5e94:	blpl	1544218 <npth_sleep@plt+0x153e530>
    5e98:	strcs	pc, [r1, -r0, asr #4]
    5e9c:	tstcs	r1, r1, asr #4
    5ea0:	ldrbtmi	r6, [sp], #-2078	; 0xfffff7e2
    5ea4:	andcc	pc, r0, fp, asr #17
    5ea8:	blls	3533b0 <npth_sleep@plt+0x34d6c8>
    5eac:	andcs	pc, r8, fp, asr #17
    5eb0:	mrsls	r2, LR_usr
    5eb4:	ldrdge	pc, [r0], -r3
    5eb8:	andcc	pc, r4, fp, asr #17
    5ebc:	strtmi	r9, [r9], -r5, lsl #4
    5ec0:			; <UNDEFINED> instruction: 0xf01b4658
    5ec4:	cmnlt	r0, #4032	; 0xfc0	; <UNPREDICTABLE>
    5ec8:			; <UNDEFINED> instruction: 0x3010f8db
    5ecc:	rscsvc	pc, ip, pc, ror #8
    5ed0:	bcs	4bf40 <npth_sleep@plt+0x46258>
    5ed4:			; <UNDEFINED> instruction: 0xf5a3d91e
    5ed8:			; <UNDEFINED> instruction: 0xf03272fc
    5edc:	svclt	0x00080208
    5ee0:	rscle	r9, ip, r6, lsl #4
    5ee4:			; <UNDEFINED> instruction: 0xf00042bb
    5ee8:	vqrshl.s8	d24, d12, d0
    5eec:	addsmi	r1, r3, #-805306353	; 0xd000000f
    5ef0:	smlattcs	r0, r5, r1, sp
    5ef4:			; <UNDEFINED> instruction: 0xf7ff202c
    5ef8:	strb	lr, [r0, r2, asr #27]!
    5efc:	bne	ffc44280 <npth_sleep@plt+0xffc3e598>
    5f00:	strbmi	r3, [r8], #-2051	; 0xfffff7fd
    5f04:			; <UNDEFINED> instruction: 0xf7fe4479
    5f08:	blx	fec41ac0 <npth_sleep@plt+0xfec3bdd8>
    5f0c:	b	1404514 <npth_sleep@plt+0x13fe82c>
    5f10:			; <UNDEFINED> instruction: 0xe7751959
    5f14:	strtmi	r9, [r9], -r5, lsl #22
    5f18:	movwcc	r4, #5720	; 0x1658
    5f1c:			; <UNDEFINED> instruction: 0xf01b9305
    5f20:	stmdacs	r0, {r0, r4, r8, sl, fp, ip, sp, lr, pc}
    5f24:			; <UNDEFINED> instruction: 0x4604d1d0
    5f28:	vst1.8	{d20-d22}, [pc], r2
    5f2c:	andscs	r3, r8, r0, lsl #3
    5f30:	stc	7, cr15, [r4, #1020]!	; 0x3fc
    5f34:	bne	fef442b8 <npth_sleep@plt+0xfef3e5d0>
    5f38:	ldrbtmi	r9, [r9], #-2822	; 0xfffff4fa
    5f3c:	subvs	r9, ip, r6, lsl #26
    5f40:			; <UNDEFINED> instruction: 0xf0402b00
    5f44:	blls	3273e0 <npth_sleep@plt+0x3216f8>
    5f48:			; <UNDEFINED> instruction: 0xf8df2700
    5f4c:	bls	368a04 <npth_sleep@plt+0x362d1c>
    5f50:	ldrbtmi	r6, [r8], #30
    5f54:	andcc	pc, r0, fp, asr #17
    5f58:	stmdaeq	r0, {r3, r8, ip, sp, lr, pc}^
    5f5c:	bcc	fe7442e0 <npth_sleep@plt+0xfe73e5f8>
    5f60:			; <UNDEFINED> instruction: 0xf8c2ae10
    5f64:	ldrbmi	sl, [sl], r0
    5f68:			; <UNDEFINED> instruction: 0xf8cb447b
    5f6c:	strls	r2, [r9, -r4]
    5f70:	cdp	2, 0, cr2, cr8, cr1, {0}
    5f74:			; <UNDEFINED> instruction: 0xf8df3a10
    5f78:	strls	r3, [fp, -r8, lsl #21]
    5f7c:	smlsdxls	sl, fp, r4, r4
    5f80:	strvc	lr, [r7, -sp, asr #19]
    5f84:	bcc	4417b0 <npth_sleep@plt+0x43bac8>
    5f88:	bcc	1e4430c <npth_sleep@plt+0x1e3e624>
    5f8c:	andcs	pc, r8, fp, asr #17
    5f90:	mcr	4, 0, r4, cr8, cr11, {3}
    5f94:	vstrcs	s6, [r0, #-576]	; 0xfffffdc0
    5f98:			; <UNDEFINED> instruction: 0x81a6f000
    5f9c:	bne	441804 <npth_sleep@plt+0x43bb1c>
    5fa0:			; <UNDEFINED> instruction: 0xf04f4628
    5fa4:			; <UNDEFINED> instruction: 0xf8c60b00
    5fa8:			; <UNDEFINED> instruction: 0xf7ffb000
    5fac:			; <UNDEFINED> instruction: 0x4604ed5a
    5fb0:			; <UNDEFINED> instruction: 0xf0002800
    5fb4:	blls	166658 <npth_sleep@plt+0x160970>
    5fb8:			; <UNDEFINED> instruction: 0xf0402b00
    5fbc:	blls	166620 <npth_sleep@plt+0x160938>
    5fc0:			; <UNDEFINED> instruction: 0xf8df9306
    5fc4:			; <UNDEFINED> instruction: 0x2c00ba44
    5fc8:	svclt	0x001444fb
    5fcc:	movwcs	r2, #8961	; 0x2301
    5fd0:	ldrbmi	r9, [r3], -r4, lsl #6
    5fd4:			; <UNDEFINED> instruction: 0x46294632
    5fd8:			; <UNDEFINED> instruction: 0xf8cd4620
    5fdc:			; <UNDEFINED> instruction: 0xf01c8000
    5fe0:	stmdacs	r0, {r0, r2, r4, r5, fp, ip, sp, lr, pc}
    5fe4:	msrhi	SPSR_fs, r0
    5fe8:	ldrbmi	r2, [r0], -r0, lsl #2
    5fec:	blx	341ffa <npth_sleep@plt+0x33c312>
    5ff0:	mvnle	r2, r0, lsl #16
    5ff4:			; <UNDEFINED> instruction: 0x2010f8da
    5ff8:	svcvc	0x000ef5b2
    5ffc:	adchi	pc, r9, r0, lsl #6
    6000:	svcvc	0x00faf5b2
    6004:	addshi	pc, sl, r0, asr #5
    6008:	rscsvc	pc, sl, #679477248	; 0x28800000
    600c:	vpmax.s8	q1, q0, q2
    6010:	movwge	r8, #8352	; 0x20a0
    6014:	eorcs	pc, r2, r3, asr r8	; <UNPREDICTABLE>
    6018:			; <UNDEFINED> instruction: 0x47184413
    601c:	andeq	r0, r0, r9, lsl r1
    6020:	andeq	r0, r0, r5, lsl r1
    6024:	andeq	r0, r0, r1, lsr #5
    6028:	muleq	r0, sp, r2
    602c:	andeq	r0, r0, r5, lsl #5
    6030:	andeq	r0, r0, r7, lsr r1
    6034:	andeq	r0, r0, r7, lsr r1
    6038:	andeq	r0, r0, r7, lsr r1
    603c:	andeq	r0, r0, sp, ror r2
    6040:			; <UNDEFINED> instruction: 0xffffffb7
    6044:	andeq	r0, r0, r7, lsr r1
    6048:			; <UNDEFINED> instruction: 0xffffffb7
    604c:			; <UNDEFINED> instruction: 0xffffffb7
    6050:	andeq	r0, r0, r3, ror r2
    6054:	andeq	r0, r0, sp, ror #4
    6058:	andeq	r0, r0, r7, lsr r1
    605c:	andeq	r0, r0, r7, lsr r1
    6060:	andeq	r0, r0, r5, ror #4
    6064:	andeq	r0, r0, pc, asr r2
    6068:	andeq	r0, r0, r9, asr r2
    606c:	andeq	r0, r0, sp, asr #4
    6070:	andeq	r0, r0, r5, asr #4
    6074:	andeq	r0, r0, r7, lsr r1
    6078:	andeq	r0, r0, r7, lsr r1
    607c:	andeq	r0, r0, r7, lsr r1
    6080:	andeq	r0, r0, r7, lsr r1
    6084:	andeq	r0, r0, r3, lsr r2
    6088:	andeq	r0, r0, r1, lsr #4
    608c:	andeq	r0, r0, pc, lsl #4
    6090:	strdeq	r0, [r0], -sp
    6094:	andeq	r0, r0, fp, ror #3
    6098:	andeq	r0, r0, r3, asr #3
    609c:	andeq	r0, r0, r7, lsr r1
    60a0:	andeq	r0, r0, r7, lsr r1
    60a4:	andeq	r0, r0, r7, lsr r1
    60a8:	andeq	r0, r0, r7, lsr r1
    60ac:	andeq	r0, r0, r7, lsr r1
    60b0:	andeq	r0, r0, r7, lsr r1
    60b4:	andeq	r0, r0, r7, lsr r1
    60b8:	andeq	r0, r0, r7, lsr r1
    60bc:	andeq	r0, r0, r7, lsr r1
    60c0:	andeq	r0, r0, r7, lsr r1
    60c4:	andeq	r0, r0, r7, lsr r1
    60c8:	andeq	r0, r0, r7, lsr r1
    60cc:			; <UNDEFINED> instruction: 0x000001b3
    60d0:			; <UNDEFINED> instruction: 0x000001b3
    60d4:	ldrdeq	r0, [r0], -r5
    60d8:	muleq	r0, sp, r1
    60dc:	andeq	r0, r0, r7, lsl #3
    60e0:	andeq	r0, r0, r7, lsr r1
    60e4:	andeq	r0, r0, r7, lsr r1
    60e8:	andeq	r0, r0, r7, lsr r1
    60ec:	andeq	r0, r0, r7, lsr r1
    60f0:	andeq	r0, r0, r7, lsr r1
    60f4:	andeq	r0, r0, r7, lsr r1
    60f8:	andeq	r0, r0, r7, lsr r1
    60fc:	andeq	r0, r0, r7, lsr r1
    6100:	andeq	r0, r0, sp, ror r1
    6104:	andeq	r0, r0, r3, ror r1
    6108:	andeq	r0, r0, r5, ror #2
    610c:	andeq	r0, r0, r7, lsr r1
    6110:			; <UNDEFINED> instruction: 0xffffffb7
    6114:	andeq	r0, r0, r7, lsr r1
    6118:	andeq	r0, r0, r7, lsr r1
    611c:	andeq	r0, r0, r7, lsr r1
    6120:	andeq	r0, r0, r7, lsr r1
    6124:	andeq	r0, r0, r7, asr r1
    6128:	andeq	r0, r0, sp, asr #2
    612c:	andeq	r0, r0, pc, lsr r1
    6130:	strb	r2, [lr, -r1, lsl #14]
    6134:	movwcs	r9, #2563	; 0xa03
    6138:	smlsld	r6, sl, r3, r0
    613c:	svclt	0x00082a63
    6140:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    6144:	svcge	0x0045f43f
    6148:	svclt	0x00082a73
    614c:			; <UNDEFINED> instruction: 0xf43f4681
    6150:	blls	131e58 <npth_sleep@plt+0x12c170>
    6154:	andcc	pc, ip, sl, asr #17
    6158:	mrc	7, 0, lr, cr8, cr11, {1}
    615c:			; <UNDEFINED> instruction: 0x46282a90
    6160:			; <UNDEFINED> instruction: 0xf0216831
    6164:	ldr	pc, [r4, -r5, lsr #27]!
    6168:			; <UNDEFINED> instruction: 0x3018f8da
    616c:	andcc	pc, r8, fp, asr #17
    6170:			; <UNDEFINED> instruction: 0xf8dae72f
    6174:	andcs	r1, r0, #24
    6178:			; <UNDEFINED> instruction: 0xf7ff204e
    617c:	str	lr, [r8, -r0, lsl #25]!
    6180:	stmcc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    6184:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    6188:	smlabtcs	r8, r3, r8, pc	; <UNPREDICTABLE>
    618c:	bls	ffe18 <npth_sleep@plt+0xfa130>
    6190:			; <UNDEFINED> instruction: 0xf8c22301
    6194:			; <UNDEFINED> instruction: 0xe71c3090
    6198:	movwcs	r9, #6659	; 0x1a03
    619c:	addcc	pc, ip, r2, asr #17
    61a0:			; <UNDEFINED> instruction: 0xf8dae717
    61a4:			; <UNDEFINED> instruction: 0xf0200018
    61a8:	mcrrne	9, 7, pc, r1, cr5	; <UNPREDICTABLE>
    61ac:	sbchi	pc, r1, r0
    61b0:			; <UNDEFINED> instruction: 0xf0202100
    61b4:	str	pc, [ip, -r1, lsr #16]
    61b8:	ldmdacs	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    61bc:			; <UNDEFINED> instruction: 0xf8da2101
    61c0:	stmdals	r3, {r3, r4, ip, sp}
    61c4:			; <UNDEFINED> instruction: 0x6653447a
    61c8:	addsne	pc, r8, r0, asr #17
    61cc:			; <UNDEFINED> instruction: 0xf8dfe701
    61d0:	strtmi	r2, [r8], -r4, asr #16
    61d4:	ldrbtmi	r6, [sl], #-2097	; 0xfffff7cf
    61d8:	stc2l	0, cr15, [sl, #-132]!	; 0xffffff7c
    61dc:			; <UNDEFINED> instruction: 0xf8dae6f9
    61e0:			; <UNDEFINED> instruction: 0xf7ff0018
    61e4:			; <UNDEFINED> instruction: 0xf8dfeaf2
    61e8:	ldrbtmi	r3, [fp], #-2096	; 0xfffff7d0
    61ec:	usat	r6, #16, r8, asr #3
    61f0:	stmdacs	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    61f4:			; <UNDEFINED> instruction: 0xf8da2101
    61f8:	stmdals	r3, {r3, r4, ip, sp}
    61fc:	ldrbvs	r4, [r3, #1146]	; 0x47a
    6200:	addsne	pc, r4, r0, asr #17
    6204:			; <UNDEFINED> instruction: 0xf8dae6e5
    6208:			; <UNDEFINED> instruction: 0xf7ff0018
    620c:			; <UNDEFINED> instruction: 0xf8dfeade
    6210:	ldrbtmi	r3, [fp], #-2064	; 0xfffff7f0
    6214:			; <UNDEFINED> instruction: 0xe6dc6258
    6218:			; <UNDEFINED> instruction: 0x0018f8da
    621c:	b	ff544220 <npth_sleep@plt+0xff53e538>
    6220:	stmdacc	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    6224:	andsvs	r4, r8, #2063597568	; 0x7b000000
    6228:			; <UNDEFINED> instruction: 0xf8dae6d3
    622c:			; <UNDEFINED> instruction: 0xf7ff0018
    6230:			; <UNDEFINED> instruction: 0xf8dfeacc
    6234:	ldrbtmi	r3, [fp], #-2036	; 0xfffff80c
    6238:			; <UNDEFINED> instruction: 0xe6ca6198
    623c:			; <UNDEFINED> instruction: 0x0018f8da
    6240:	b	ff0c4244 <npth_sleep@plt+0xff0be55c>
    6244:	ubfxcc	pc, pc, #17, #5
    6248:	cmpvs	r8, fp, ror r4
    624c:			; <UNDEFINED> instruction: 0xf8dae6c1
    6250:			; <UNDEFINED> instruction: 0xf7ff0018
    6254:			; <UNDEFINED> instruction: 0xf8dfeaba
    6258:	ldrbtmi	r3, [fp], #-2008	; 0xfffff828
    625c:	ssat	r6, #25, r8, lsl #2
    6260:	movwcs	r9, #6659	; 0x1a03
    6264:	ssat	r6, #21, r3, lsl #2
    6268:			; <UNDEFINED> instruction: 0x37c8f8df
    626c:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    6270:	ssat	r6, #15, sl, lsl #10
    6274:	movwls	r2, #41729	; 0xa301
    6278:	movwcs	lr, #5803	; 0x16ab
    627c:	strt	r9, [r8], r7, lsl #6
    6280:			; <UNDEFINED> instruction: 0x3018f8da
    6284:	strt	r9, [r4], r8, lsl #6
    6288:	movwls	r2, #45825	; 0xb301
    628c:			; <UNDEFINED> instruction: 0xf8dae6a1
    6290:			; <UNDEFINED> instruction: 0xf01f0018
    6294:	ldr	pc, [ip], r3, asr #18
    6298:			; <UNDEFINED> instruction: 0x3018f8da
    629c:	ldr	r9, [r8], r9, lsl #6
    62a0:			; <UNDEFINED> instruction: 0xf47f2c00
    62a4:			; <UNDEFINED> instruction: 0x4628ae96
    62a8:	mcr	7, 3, pc, cr12, cr14, {7}	; <UNPREDICTABLE>
    62ac:			; <UNDEFINED> instruction: 0x0018f8da
    62b0:	b	fe2c42b4 <npth_sleep@plt+0xfe2be5cc>
    62b4:	strbt	r4, [lr], -r5, lsl #12
    62b8:	str	r2, [sl], r3, lsl #14
    62bc:	str	r2, [r8], r2, lsl #14
    62c0:	stccs	0, cr9, [r0], {4}
    62c4:			; <UNDEFINED> instruction: 0xf8dfd03c
    62c8:			; <UNDEFINED> instruction: 0x4620b770
    62cc:	b	fe4442d0 <npth_sleep@plt+0xfe43e5e8>
    62d0:	ldrbtmi	r9, [fp], #2564	; 0xa04
    62d4:	ldrsbteq	pc, [ip], #-139	; 0xffffff75	; <UNPREDICTABLE>
    62d8:	andle	r4, r4, r8, lsr #5
    62dc:	mrc	7, 2, APSR_nzcv, cr2, cr14, {7}
    62e0:			; <UNDEFINED> instruction: 0xf8cb9a04
    62e4:			; <UNDEFINED> instruction: 0x4615507c
    62e8:	strbt	r2, [sl], -r0, lsl #8
    62ec:	bne	441b58 <npth_sleep@plt+0x43be70>
    62f0:	ldrbmi	r2, [r8], -r5, lsl #4
    62f4:	andslt	pc, r8, sp, asr #17
    62f8:	mrc	7, 3, APSR_nzcv, cr6, cr14, {7}
    62fc:			; <UNDEFINED> instruction: 0xf01d4629
    6300:			; <UNDEFINED> instruction: 0xe65ef9bb
    6304:	blcs	2cf24 <npth_sleep@plt+0x2723c>
    6308:	strbthi	pc, [r2], -r0	; <UNPREDICTABLE>
    630c:	blcs	2cf28 <npth_sleep@plt+0x27240>
    6310:	adchi	pc, r5, r0, asr #32
    6314:			; <UNDEFINED> instruction: 0xb724f8df
    6318:			; <UNDEFINED> instruction: 0xf8db44fb
    631c:			; <UNDEFINED> instruction: 0xf7fe007c
    6320:	andcs	lr, r0, r2, lsr lr
    6324:	rsbspl	pc, ip, fp, asr #17
    6328:			; <UNDEFINED> instruction: 0xf7fe4605
    632c:	strls	lr, [r6, #-3628]	; 0xfffff1d4
    6330:			; <UNDEFINED> instruction: 0xf8dae647
    6334:	andcs	r0, sl, #24
    6338:			; <UNDEFINED> instruction: 0xf7ff2100
    633c:			; <UNDEFINED> instruction: 0xe737e8de
    6340:			; <UNDEFINED> instruction: 0xf7fe4628
    6344:	strtmi	lr, [r0], -r0, lsr #28
    6348:			; <UNDEFINED> instruction: 0xf882f01d
    634c:	stmdacs	r0, {r0, r2, r9, sl, lr}
    6350:	strhi	pc, [r4], r0, asr #32
    6354:	blvs	16acf68 <npth_sleep@plt+0x16a7280>
    6358:	bls	c81a8 <npth_sleep@plt+0xc24c0>
    635c:	cmpvs	ip, #72, 30	; 0x120
    6360:	ldrdcc	pc, [r8], -sl
    6364:	vst2.32	{d6-d7}, [r3 :64], r2
    6368:	tstmi	r3, #128, 6
    636c:	bls	33a804 <npth_sleep@plt+0x334b1c>
    6370:	blcs	203c4 <npth_sleep@plt+0x1a6dc>
    6374:			; <UNDEFINED> instruction: 0xf8dfdd20
    6378:	ldrmi	r6, [r0], r8, asr #13
    637c:	ldrbtmi	r9, [lr], #-3085	; 0xfffff3f3
    6380:			; <UNDEFINED> instruction: 0xf8d8e004
    6384:	strcc	r3, [r1, #-0]
    6388:	lfmle	f4, 4, [r5, #-684]	; 0xfffffd54
    638c:	b	13e0420 <npth_sleep@plt+0x13da738>
    6390:			; <UNDEFINED> instruction: 0xf8530a85
    6394:	ldmdavc	sl, {r0, r2, r5, ip, sp}
    6398:	mvnsle	r2, sp, lsr #20
    639c:	blcs	b64510 <npth_sleep@plt+0xb5e828>
    63a0:	ldrtmi	sp, [r1], -pc, ror #3
    63a4:	andcs	r2, r0, r5, lsl #4
    63a8:	mrc	7, 0, APSR_nzcv, cr14, cr14, {7}
    63ac:			; <UNDEFINED> instruction: 0xf8536823
    63b0:			; <UNDEFINED> instruction: 0xf01d100a
    63b4:	strb	pc, [r4, r1, ror #18]!	; <UNPREDICTABLE>
    63b8:	pkhtbne	pc, r8, pc, asr #17	; <UNPREDICTABLE>
    63bc:	pkhtbeq	pc, r8, pc, asr #17	; <UNPREDICTABLE>
    63c0:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    63c4:	svc	0x004af7fe
    63c8:	stmdbls	sl, {r0, r1, r2, r8, r9, fp, ip, pc}
    63cc:			; <UNDEFINED> instruction: 0x267cf8df
    63d0:	ldrbtmi	r4, [sl], #-779	; 0xfffffcf5
    63d4:	ldcvs	3, cr4, [r4, #-236]	; 0xffffff14
    63d8:	addhi	pc, ip, #64	; 0x40
    63dc:			; <UNDEFINED> instruction: 0xf0002c00
    63e0:			; <UNDEFINED> instruction: 0xf0018640
    63e4:			; <UNDEFINED> instruction: 0xf8dffb49
    63e8:	ldrbtmi	r0, [r8], #-1640	; 0xfffff998
    63ec:	ldc2l	0, cr15, [r2, #-168]!	; 0xffffff58
    63f0:	stmdacs	r0, {r1, r2, r9, sl, lr}
    63f4:	ldrthi	pc, [pc], -r0, asr #32	; <UNPREDICTABLE>
    63f8:			; <UNDEFINED> instruction: 0xf860f01f
    63fc:	strmi	sl, [r0], sl, lsr #24
    6400:			; <UNDEFINED> instruction: 0xf8b8f01f
    6404:			; <UNDEFINED> instruction: 0xf0194631
    6408:	strtmi	pc, [r2], -r3, ror #21
    640c:	strmi	r4, [r1], -r5, lsl #12
    6410:			; <UNDEFINED> instruction: 0xf7ff2003
    6414:	cmnlt	r0, #204, 22	; 0x33000
    6418:	ldmdb	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    641c:	strmi	r6, [r2], r3, lsl #16
    6420:			; <UNDEFINED> instruction: 0xf0402b02
    6424:			; <UNDEFINED> instruction: 0xf89883a8
    6428:	blcs	1f92430 <npth_sleep@plt+0x1f8c748>
    642c:	bicshi	pc, r0, #0
    6430:	strtmi	r4, [r8], -r1, asr #12
    6434:	mrrc	7, 15, pc, r4, cr14	; <UNPREDICTABLE>
    6438:			; <UNDEFINED> instruction: 0xf8dfbb50
    643c:			; <UNDEFINED> instruction: 0x46281618
    6440:			; <UNDEFINED> instruction: 0xf01e4479
    6444:	stmdacs	r0, {r0, r2, r3, r8, sl, fp, ip, sp, lr, pc}
    6448:	ldrbhi	pc, [pc, #-64]!	; 6410 <npth_sleep@plt+0x728>	; <UNPREDICTABLE>
    644c:	ldmvs	fp, {r0, r1, r8, r9, fp, ip, pc}
    6450:			; <UNDEFINED> instruction: 0xf0002b00
    6454:			; <UNDEFINED> instruction: 0x462884d8
    6458:	blx	ff7c2466 <npth_sleep@plt+0xff7bc77e>
    645c:			; <UNDEFINED> instruction: 0xf8dfe018
    6460:	andcs	r1, r5, #248, 10	; 0x3e000000
    6464:			; <UNDEFINED> instruction: 0xf7fe4479
    6468:	strtmi	lr, [r9], -r0, asr #27
    646c:			; <UNDEFINED> instruction: 0xf904f01d
    6470:	blls	bc01b8 <npth_sleep@plt+0xbba4d0>
    6474:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
    6478:	svcmi	0x0080f5b3
    647c:			; <UNDEFINED> instruction: 0xf8dfd0eb
    6480:	andcs	r1, r5, #220, 10	; 0x37000000
    6484:			; <UNDEFINED> instruction: 0xf7fe4479
    6488:			; <UNDEFINED> instruction: 0x4629edb0
    648c:			; <UNDEFINED> instruction: 0xf926f01d
    6490:			; <UNDEFINED> instruction: 0xf7fe4628
    6494:	blls	201a7c <npth_sleep@plt+0x1fbd94>
    6498:	bcs	2ccc4 <npth_sleep@plt+0x26fdc>
    649c:	movwcs	fp, #3848	; 0xf08
    64a0:			; <UNDEFINED> instruction: 0xf0402b00
    64a4:	cdpne	2, 11, cr8, cr11, cr4, {3}
    64a8:	vqdmulh.s<illegal width 8>	d18, d0, d1
    64ac:	svccs	0x000086ac
    64b0:	strhi	pc, [r9], -r0, asr #32
    64b4:	cmnlt	sp, r8, lsl #26
    64b8:			; <UNDEFINED> instruction: 0xf01c4628
    64bc:			; <UNDEFINED> instruction: 0x4638ffdb
    64c0:			; <UNDEFINED> instruction: 0xf01c2107
    64c4:	qsub8mi	pc, r8, r1	; <UNPREDICTABLE>
    64c8:	ldmdb	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    64cc:	ldrcc	pc, [r0, #2271]	; 0x8df
    64d0:	addsvs	r4, r8, fp, ror r4
    64d4:	strpl	pc, [ip, #2271]	; 0x8df
    64d8:	stmdbvs	fp!, {r0, r2, r3, r4, r5, r6, sl, lr}^
    64dc:			; <UNDEFINED> instruction: 0xf0002b00
    64e0:			; <UNDEFINED> instruction: 0xf8df83c8
    64e4:	ldrbtmi	r5, [sp], #-1412	; 0xfffffa7c
    64e8:	blcs	20b9c <npth_sleep@plt+0x1aeb4>
    64ec:			; <UNDEFINED> instruction: 0x83a1f000
    64f0:	blcs	2d114 <npth_sleep@plt+0x2742c>
    64f4:	andshi	pc, fp, #64	; 0x40
    64f8:	ldrbcc	pc, [r0, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    64fc:	cfldrsvs	mvf4, [fp, #-492]	; 0xfffffe14
    6500:			; <UNDEFINED> instruction: 0xf0402b00
    6504:	blls	2a6858 <npth_sleep@plt+0x2a0b70>
    6508:			; <UNDEFINED> instruction: 0xf0002b00
    650c:	blls	e6ca4 <npth_sleep@plt+0xe0fbc>
    6510:			; <UNDEFINED> instruction: 0x2090f8d3
    6514:	ldmdavs	fp, {r2, r3, r8, r9, fp, ip, pc}
    6518:			; <UNDEFINED> instruction: 0xf0004313
    651c:			; <UNDEFINED> instruction: 0xf8df846d
    6520:			; <UNDEFINED> instruction: 0xf8df0550
    6524:	ldrbtmi	r5, [r8], #-1360	; 0xfffffab0
    6528:	stc2	0, cr15, [sl, #120]	; 0x78
    652c:	strbeq	pc, [r8, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    6530:	ldrbtmi	r2, [sp], #-257	; 0xfffffeff
    6534:			; <UNDEFINED> instruction: 0xf0024478
    6538:			; <UNDEFINED> instruction: 0xf105f827
    653c:			; <UNDEFINED> instruction: 0xf1050244
    6540:	andls	r0, r0, #88, 6	; 0x60000001
    6544:	andcs	r2, r0, #1073741824	; 0x40000000
    6548:			; <UNDEFINED> instruction: 0xf0026568
    654c:	blls	104660 <npth_sleep@plt+0xfe978>
    6550:			; <UNDEFINED> instruction: 0x3094f8d3
    6554:	blcs	17d74 <npth_sleep@plt+0x1208c>
    6558:	tsthi	pc, #64	; 0x40	; <UNPREDICTABLE>
    655c:	ldrbcc	pc, [pc, pc, asr #32]!	; <UNPREDICTABLE>
    6560:			; <UNDEFINED> instruction: 0xf8d39b03
    6564:	blcs	127cc <npth_sleep@plt+0xcae4>
    6568:	mvnshi	pc, #0
    656c:	strpl	pc, [ip, #-2271]	; 0xfffff721
    6570:	mcrvs	4, 3, r4, cr8, cr13, {3}
    6574:			; <UNDEFINED> instruction: 0xf0002800
    6578:	strdcs	r8, [r0, -r4]
    657c:			; <UNDEFINED> instruction: 0xf804f002
    6580:			; <UNDEFINED> instruction: 0xf8df6668
    6584:	andcs	r0, r0, #252, 8	; 0xfc000000
    6588:			; <UNDEFINED> instruction: 0xf04f9d03
    658c:	ldrbtmi	r0, [r8], #-3074	; 0xfffff3fe
    6590:			; <UNDEFINED> instruction: 0xf1004611
    6594:	movwls	r0, #828	; 0x33c
    6598:	msreq	SPSR_f, #0, 2
    659c:	addsgt	pc, r8, r5, asr #17
    65a0:			; <UNDEFINED> instruction: 0xf0026e40
    65a4:	pkhbtmi	pc, r0, r7, lsl #16	; <UNPREDICTABLE>
    65a8:	ldrbeq	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    65ac:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    65b0:			; <UNDEFINED> instruction: 0xffeaf001
    65b4:	ldrbcc	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    65b8:	tstcs	r0, r1, lsl #4
    65bc:			; <UNDEFINED> instruction: 0xf103447b
    65c0:	cmncc	r0, #56, 10	; 0xe000000
    65c4:			; <UNDEFINED> instruction: 0xf8439500
    65c8:			; <UNDEFINED> instruction: 0xf0020c04
    65cc:	blls	3445e0 <npth_sleep@plt+0x33e8f8>
    65d0:	pkhbtmi	r6, r2, fp, lsl #16
    65d4:			; <UNDEFINED> instruction: 0xf0402b00
    65d8:	andcs	r8, r0, fp, asr #7
    65dc:	bl	ffb445dc <npth_sleep@plt+0xffb3e8f4>
    65e0:	ldmdb	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    65e4:	strmi	r1, [r5], -r3, asr #24
    65e8:	ldrbhi	pc, [r5], #0	; <UNPREDICTABLE>
    65ec:			; <UNDEFINED> instruction: 0xf0002800
    65f0:			; <UNDEFINED> instruction: 0x4630835d
    65f4:	bl	bc45f8 <npth_sleep@plt+0xbbe910>
    65f8:	ldrne	pc, [r0], #2271	; 0x8df
    65fc:			; <UNDEFINED> instruction: 0xf8d14479
    6600:	blcs	12a18 <npth_sleep@plt+0xcd30>
    6604:			; <UNDEFINED> instruction: 0x83aef000
    6608:	andcs	r3, r0, #132, 2	; 0x21
    660c:			; <UNDEFINED> instruction: 0xf7fe2002
    6610:	stmdacs	r0, {r1, r2, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    6614:	strhi	pc, [r2], #-64	; 0xffffffc0
    6618:	ldrbtcc	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    661c:			; <UNDEFINED> instruction: 0xf8d3447b
    6620:	bcs	ea48 <npth_sleep@plt+0x8d60>
    6624:	ldrbhi	pc, [pc], #-64	; 662c <npth_sleep@plt+0x944>	; <UNPREDICTABLE>
    6628:	strbtcs	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    662c:	ldrbtmi	r2, [sl], #-768	; 0xfffffd00
    6630:	andvc	r6, fp, r1, asr sp
    6634:			; <UNDEFINED> instruction: 0xf8d19903
    6638:	swplt	r1, r4, [r9]
    663c:			; <UNDEFINED> instruction: 0x70136dd2
    6640:			; <UNDEFINED> instruction: 0xf8d39b03
    6644:			; <UNDEFINED> instruction: 0xb12b3098
    6648:	strbcc	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    664c:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
    6650:	andsvc	r6, sl, fp, asr lr
    6654:	strbcc	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    6658:	ldrbtmi	r2, [fp], #-256	; 0xffffff00
    665c:			; <UNDEFINED> instruction: 0xf8d36eda
    6660:	andsvc	r3, r1, r8, lsl #2
    6664:	ldmdavs	r2, {r2, r3, r9, fp, ip, pc}
    6668:			; <UNDEFINED> instruction: 0xf0002a00
    666c:	blcs	27504 <npth_sleep@plt+0x2181c>
    6670:	mvnhi	pc, #0
    6674:			; <UNDEFINED> instruction: 0xf7ff9818
    6678:	stmdblt	r8!, {r1, r2, r3, r4, r5, r8, fp, sp, lr, pc}
    667c:			; <UNDEFINED> instruction: 0xf7ff982a
    6680:	stmdacs	r0, {r1, r3, r4, r5, r8, fp, sp, lr, pc}
    6684:	bicshi	pc, r7, #0
    6688:	svc	0x00dcf7fe
    668c:			; <UNDEFINED> instruction: 0xf7fe6800
    6690:			; <UNDEFINED> instruction: 0x4601ee76
    6694:	streq	pc, [r8], #-2271	; 0xfffff721
    6698:			; <UNDEFINED> instruction: 0xf01d4478
    669c:			; <UNDEFINED> instruction: 0x4628f81f
    66a0:			; <UNDEFINED> instruction: 0xf7fe210f
    66a4:	ldrdcs	lr, [r1], -r4
    66a8:	mcr	7, 7, pc, cr14, cr14, {7}	; <UNPREDICTABLE>
    66ac:	mcrr2	0, 0, pc, r2, cr1	; <UNPREDICTABLE>
    66b0:	ldmdblt	fp, {r3, r8, r9, fp, ip, pc}
    66b4:			; <UNDEFINED> instruction: 0x46184619
    66b8:	mrc2	0, 7, pc, cr6, cr12, {0}
    66bc:			; <UNDEFINED> instruction: 0xf01a200b
    66c0:	andls	pc, r4, sp, lsr lr	; <UNPREDICTABLE>
    66c4:			; <UNDEFINED> instruction: 0xf01a200d
    66c8:	stmdbls	r4, {r0, r3, r4, r5, r9, sl, fp, ip, sp, lr, pc}
    66cc:	ldmmi	r5!, {r1, r9, sl, lr}^
    66d0:			; <UNDEFINED> instruction: 0xf01c4478
    66d4:	blls	106620 <npth_sleep@plt+0x100938>
    66d8:			; <UNDEFINED> instruction: 0x3090f8d3
    66dc:	ldmmi	r2!, {r0, r1, r3, r4, r8, fp, ip, sp, pc}^
    66e0:			; <UNDEFINED> instruction: 0xf01e4478
    66e4:	ldmmi	r1!, {r0, r2, r3, r5, r7, sl, fp, ip, sp, lr, pc}^
    66e8:	mrcmi	13, 7, sl, cr1, cr5, {0}
    66ec:	stmdaeq	r4, {r0, r2, r3, r8, ip, sp, lr, pc}^
    66f0:	svcge	0x00144478
    66f4:	stc2	0, cr15, [r4], #120	; 0x78
    66f8:	stmiami	pc!, {r1, r2, r3, r5, r6, r7, r8, r9, fp, lr}^	; <UNPREDICTABLE>
    66fc:	stmibmi	pc!, {r1, r2, r3, r4, r5, r6, sl, lr}^	; <UNPREDICTABLE>
    6700:	bge	4d78f4 <npth_sleep@plt+0x4d1c0c>
    6704:	andls	r9, r6, #68, 12	; 0x4400000
    6708:			; <UNDEFINED> instruction: 0x9605ae12
    670c:			; <UNDEFINED> instruction: 0xf1034478
    6710:	ldrbtmi	r0, [r9], #-1644	; 0xfffff994
    6714:	subvs	lr, r6, sp, asr #19
    6718:			; <UNDEFINED> instruction: 0xf103aa18
    671c:	subls	r0, r5, #100	; 0x64
    6720:	smlalbteq	lr, r9, sp, r9
    6724:	cmpeq	ip, r3, lsl #2	; <UNPREDICTABLE>
    6728:	cmpcc	r4, #24576	; 0x6000
    672c:	stmiami	r4!, {r2, r3, r6, r8, ip, pc}^
    6730:			; <UNDEFINED> instruction: 0xf8df9905
    6734:	ldrbtmi	ip, [r8], #-912	; 0xfffffc70
    6738:			; <UNDEFINED> instruction: 0xf04f934f
    673c:	ldrbtmi	r3, [ip], #1023	; 0x3ff
    6740:	andcc	pc, r0, r8, asr #17
    6744:	andsvs	r9, r3, r4, lsl r3
    6748:	blge	59e77c <npth_sleep@plt+0x598a94>
    674c:	movtls	r9, #46855	; 0xb707
    6750:			; <UNDEFINED> instruction: 0xf8cdab17
    6754:	strbls	ip, [lr, #-308]	; 0xfffffecc
    6758:	andhi	pc, r0, r5, asr #17
    675c:	tstls	r6, r8, lsl r7
    6760:	movtls	r9, #33303	; 0x8217
    6764:	stcl	7, cr15, [sl, #1016]	; 0x3f8
    6768:	stmdacs	r0, {r1, r2, r9, sl, lr}
    676c:	subhi	pc, r5, #0
    6770:	tstcs	r0, sl, lsl #4
    6774:	mcr	7, 6, pc, cr0, cr14, {7}	; <UNPREDICTABLE>
    6778:			; <UNDEFINED> instruction: 0xf7fe4607
    677c:	addmi	lr, r7, #128, 28	; 0x800
    6780:	andcs	sp, sl, #13
    6784:	ldrtmi	r2, [r0], -r0, lsl #2
    6788:	mrc	7, 5, APSR_nzcv, cr6, cr14, {7}
    678c:			; <UNDEFINED> instruction: 0xf7fe9003
    6790:	stmdbls	r3, {r1, r2, r4, r5, r6, r9, sl, fp, sp, lr, pc}
    6794:	stmiami	ip, {r1, r9, sl, lr}^
    6798:			; <UNDEFINED> instruction: 0xf01c4478
    679c:	stmiami	fp, {r0, r1, r2, r3, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
    67a0:			; <UNDEFINED> instruction: 0xf7fe4478
    67a4:	strmi	lr, [r6], -ip, lsr #27
    67a8:			; <UNDEFINED> instruction: 0xf0002800
    67ac:	stmibmi	r8, {r1, r2, r3, r5, r6, r7, r9, pc}^
    67b0:			; <UNDEFINED> instruction: 0xf0194479
    67b4:			; <UNDEFINED> instruction: 0x4606fc19
    67b8:			; <UNDEFINED> instruction: 0xf0002800
    67bc:	stmdavs	r5, {r2, r3, r4, sl, pc}
    67c0:			; <UNDEFINED> instruction: 0xf0002d00
    67c4:	strmi	r8, [r3], -sl, lsr #7
    67c8:			; <UNDEFINED> instruction: 0xf8532500
    67cc:	strcc	r2, [r1, #-3844]	; 0xfffff0fc
    67d0:	mvnsle	r2, r0, lsl #20
    67d4:	ldrbtmi	r4, [r8], #-2239	; 0xfffff741
    67d8:	ldc	7, cr15, [r0, #1016]	; 0x3f8
    67dc:	stmdacs	r0, {r2, r9, sl, lr}
    67e0:	sbchi	pc, sp, #0
    67e4:	strtmi	r2, [r0], -sl, lsl #4
    67e8:			; <UNDEFINED> instruction: 0xf7fe2100
    67ec:			; <UNDEFINED> instruction: 0x1e02ea94
    67f0:	bichi	pc, sl, #64, 6
    67f4:			; <UNDEFINED> instruction: 0xf0404295
    67f8:	bmi	fede768c <npth_sleep@plt+0xfede19a4>
    67fc:	movwls	sl, #15172	; 0x3b44
    6800:	bleq	142ea0 <npth_sleep@plt+0x13d1b8>
    6804:	blmi	fed579f4 <npth_sleep@plt+0xfed51d0c>
    6808:	strls	r2, [r4, #-1792]	; 0xfffff900
    680c:	bcs	442034 <npth_sleep@plt+0x43c34c>
    6810:	ldrbtmi	r4, [fp], #-2739	; 0xfffff54d
    6814:	ldrbtmi	r9, [sl], #-1544	; 0xfffff9f8
    6818:	mcr	6, 0, r4, cr8, cr10, {4}
    681c:			; <UNDEFINED> instruction: 0x9c032a90
    6820:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    6824:	svcvs	0x0004f85b
    6828:	ldrtmi	r6, [r0], -r5, lsr #16
    682c:			; <UNDEFINED> instruction: 0xf7fe4629
    6830:	cmnlt	r8, r8, asr sl
    6834:	svceq	0x0003f1b9
    6838:	streq	pc, [ip], #-260	; 0xfffffefc
    683c:	stmdavs	r5!, {r3, ip, lr, pc}
    6840:			; <UNDEFINED> instruction: 0xf1094630
    6844:	strtmi	r0, [r9], -r1, lsl #18
    6848:	b	12c4848 <npth_sleep@plt+0x12beb60>
    684c:	mvnsle	r2, r0, lsl #16
    6850:	andcs	sl, ip, #104, 22	; 0x1a000
    6854:			; <UNDEFINED> instruction: 0x46291cfc
    6858:	stmdbcc	r9, {r1, r8, r9, fp, ip, sp, lr, pc}
    685c:	stcvs	8, cr15, [ip], {89}	; 0x59
    6860:	stmdavs	r0, {r4, r5, fp, sp, lr}
    6864:			; <UNDEFINED> instruction: 0xf0003001
    6868:	ldrbmi	r8, [r0], -lr, asr #3
    686c:			; <UNDEFINED> instruction: 0xff36f01c
    6870:			; <UNDEFINED> instruction: 0xf7ff4620
    6874:	blls	14103c <npth_sleep@plt+0x13b354>
    6878:	addsmi	r3, pc, #262144	; 0x40000
    687c:	vmlsls.f64	d13, d24, d15
    6880:			; <UNDEFINED> instruction: 0xf7fe4630
    6884:			; <UNDEFINED> instruction: 0xf8d8eb80
    6888:	movwcc	r3, #4096	; 0x1000
    688c:	orrhi	pc, sp, #0
    6890:	ldrbtmi	r4, [r9], #-2452	; 0xfffff66c
    6894:	ldrdcc	pc, [r4, -r1]
    6898:			; <UNDEFINED> instruction: 0xf0002b00
    689c:	orrcc	r8, r4, r1, lsl #4
    68a0:	andcs	r2, r2, r0, lsl #4
    68a4:	b	fe6c48a4 <npth_sleep@plt+0xfe6bebbc>
    68a8:			; <UNDEFINED> instruction: 0xf0402800
    68ac:	stcls	3, cr8, [r7], {98}	; 0x62
    68b0:	cdpls	13, 0, cr9, cr5, cr6, {0}
    68b4:	stmmi	ip, {r0, r5, fp, sp, lr}
    68b8:	ldmdavs	r2!, {r0, r1, r3, r5, fp, sp, lr}
    68bc:	tstls	r0, r8, ror r4
    68c0:	ldrdne	pc, [r0], -r8
    68c4:	mrc2	0, 6, pc, cr8, cr12, {0}
    68c8:	stmdavs	sl!, {r0, r1, r5, fp, sp, lr}
    68cc:			; <UNDEFINED> instruction: 0xf8d86831
    68d0:			; <UNDEFINED> instruction: 0xf0020000
    68d4:	bmi	fe185018 <npth_sleep@plt+0xfe17f330>
    68d8:	ldrbtmi	r4, [sl], #-2867	; 0xfffff4cd
    68dc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    68e0:	subsmi	r9, sl, r7, ror #22
    68e4:	bicshi	pc, r0, #64	; 0x40
    68e8:	rsblt	r2, r9, r0
    68ec:	blhi	141be8 <npth_sleep@plt+0x13bf00>
    68f0:	svchi	0x00f0e8bd
    68f4:			; <UNDEFINED> instruction: 0xf47f2c00
    68f8:	stmdbls	r3, {r2, r4, r5, r6, r8, sl, fp, sp, pc}
    68fc:			; <UNDEFINED> instruction: 0x3094f8d1
    6900:			; <UNDEFINED> instruction: 0xf0402b00
    6904:	movwcs	r8, #4379	; 0x111b
    6908:	addscc	pc, r4, r1, asr #17
    690c:			; <UNDEFINED> instruction: 0xf8d39b03
    6910:	blcs	12b78 <npth_sleep@plt+0xce90>
    6914:	rscshi	pc, r2, r0, asr #32
    6918:	movwcs	r9, #6659	; 0x1a03
    691c:	addscc	pc, r8, r2, asr #17
    6920:			; <UNDEFINED> instruction: 0xf8dbe55f
    6924:			; <UNDEFINED> instruction: 0xf01e0018
    6928:			; <UNDEFINED> instruction: 0xf7fffdf9
    692c:			; <UNDEFINED> instruction: 0xf001bac8
    6930:	orrscs	pc, ip, r1, lsl #22
    6934:			; <UNDEFINED> instruction: 0xf7fe2001
    6938:	strmi	lr, [r4], -r8, asr #29
    693c:			; <UNDEFINED> instruction: 0xf0002800
    6940:			; <UNDEFINED> instruction: 0xf02583a5
    6944:	msrvs	LR_irq, sp
    6948:			; <UNDEFINED> instruction: 0xf0002800
    694c:	strtmi	r8, [r0], -ip, lsr #7
    6950:	blx	14295c <npth_sleep@plt+0x13cc74>
    6954:	rscscc	pc, pc, #79	; 0x4f
    6958:			; <UNDEFINED> instruction: 0x46204611
    695c:	ldc2	0, cr15, [r2, #-24]!	; 0xffffffe8
    6960:			; <UNDEFINED> instruction: 0xf0014620
    6964:			; <UNDEFINED> instruction: 0x4620fa5b
    6968:	bl	344968 <npth_sleep@plt+0x33ec80>
    696c:			; <UNDEFINED> instruction: 0xf001e7b3
    6970:			; <UNDEFINED> instruction: 0xf7fef9d3
    6974:	strmi	lr, [r1], -r4, lsl #27
    6978:	ldrbtmi	r4, [r8], #-2141	; 0xfffff7a3
    697c:			; <UNDEFINED> instruction: 0xff46f01c
    6980:			; <UNDEFINED> instruction: 0xf01e9809
    6984:	ldmdami	fp, {r0, r1, r2, r8, fp, ip, sp, lr, pc}^
    6988:			; <UNDEFINED> instruction: 0xf01c4478
    698c:	str	pc, [sl, #3903]	; 0xf3f
    6990:	ldc2l	0, cr15, [r0, #120]!	; 0x78
    6994:			; <UNDEFINED> instruction: 0x46224958
    6998:			; <UNDEFINED> instruction: 0xf0194479
    699c:			; <UNDEFINED> instruction: 0x4605f819
    69a0:	blt	ff4849a4 <npth_sleep@plt+0xff47ecbc>
    69a4:	andeq	r8, r4, r8, lsl #26
    69a8:	muleq	r0, ip, r5
    69ac:	andeq	r9, r4, r2, lsl #17
    69b0:	andeq	r8, r4, lr, asr #25
    69b4:	strdeq	r2, [r0], -fp
    69b8:	andeq	fp, r2, r0, lsr fp
    69bc:	muleq	r0, r0, r5
    69c0:	andeq	r0, r0, r8, asr #11
    69c4:	andeq	r0, r0, r0, lsr #11
    69c8:	andeq	r9, r4, r8, ror #4
    69cc:	andeq	r0, r0, r4, ror #11
    69d0:	andeq	r1, r0, r3, ror #15
    69d4:	andeq	fp, r2, r0, asr #21
    69d8:	andeq	r8, r4, r0, ror r3
    69dc:	andeq	fp, r2, r6, asr #4
    69e0:	andeq	fp, r2, r2, lsl r2
    69e4:	andeq	fp, r2, sl, ror sl
    69e8:	andeq	fp, r2, r0, ror sl
    69ec:	andeq	r9, r4, r6, lsr #3
    69f0:	andeq	fp, r2, ip, lsr #19
    69f4:	andeq	r9, r4, sl, asr #1
    69f8:	strdeq	r9, [r4], -r6
    69fc:	andeq	r3, r3, r8, asr #11
    6a00:			; <UNDEFINED> instruction: 0x0002b9b0
    6a04:	andeq	fp, r2, ip, asr #19
    6a08:	andeq	r9, r4, ip, lsr r0
    6a0c:	andeq	r9, r4, r2, lsl r4
    6a10:	ldrdeq	r9, [r4], -r4
    6a14:	andeq	fp, r2, r2, ror r7
    6a18:	andeq	r9, r4, lr, lsr #7
    6a1c:	muleq	r4, ip, r3
    6a20:	andeq	r9, r4, r6, lsl #7
    6a24:	andeq	r9, r4, r4, ror r3
    6a28:	andeq	r9, r4, r2, ror #6
    6a2c:	andeq	r9, r4, r0, asr r3
    6a30:	andeq	r9, r4, lr, lsr r3
    6a34:	andeq	r9, r4, sl, lsr #6
    6a38:	andeq	r9, r4, r6, asr #5
    6a3c:	andeq	r9, r4, r0, lsl #5
    6a40:	strdeq	fp, [r2], -lr
    6a44:	andeq	fp, r2, ip, lsr #11
    6a48:			; <UNDEFINED> instruction: 0x0002b5b2
    6a4c:	andeq	r9, r4, r6, asr #3
    6a50:	andeq	r2, r0, r7, ror r0
    6a54:	andeq	sl, r2, ip, lsl #23
    6a58:	andeq	fp, r2, r4, lsr #9
    6a5c:	andeq	fp, r2, r8, asr r5
    6a60:	andeq	r9, r4, r8, asr #1
    6a64:	andeq	r9, r4, r0, asr #1
    6a68:	strheq	r9, [r4], -r2
    6a6c:	muleq	r4, ip, r0
    6a70:	andeq	fp, r2, lr, ror r8
    6a74:	andeq	r9, r4, r6, rrx
    6a78:	andeq	sl, r2, r0, ror #19
    6a7c:	andeq	r9, r4, r8, lsr #32
    6a80:	andeq	r9, r4, sl
    6a84:	andeq	fp, r2, r6, lsl ip
    6a88:	ldrdeq	r8, [r4], -ip
    6a8c:	muleq	r4, ip, pc	; <UNPREDICTABLE>
    6a90:	andeq	r8, r4, ip, ror pc
    6a94:	andeq	r8, r4, sl, ror #30
    6a98:	andeq	r8, r4, sl, asr #30
    6a9c:	andeq	r8, r4, lr, lsr pc
    6aa0:	muleq	r2, r0, fp
    6aa4:			; <UNDEFINED> instruction: 0x0002b6b0
    6aa8:	andeq	sl, r2, r0, lsl #19
    6aac:			; <UNDEFINED> instruction: 0x0002b6b4
    6ab0:	ldrdeq	fp, [r2], -r4
    6ab4:	muleq	r4, r8, lr
    6ab8:			; <UNDEFINED> instruction: 0x0002bab0
    6abc:	muleq	r2, r6, sl
    6ac0:	andeq	fp, r2, lr, ror r6
    6ac4:	muleq	r2, r6, lr
    6ac8:	andeq	fp, r2, r4, ror r6
    6acc:	ldrdeq	fp, [r2], -r0
    6ad0:	andeq	r2, r3, ip, asr r8
    6ad4:	andeq	fp, r2, r2, asr #13
    6ad8:			; <UNDEFINED> instruction: 0x0002b8b4
    6adc:	andeq	fp, r2, lr, asr #17
    6ae0:	andeq	fp, r2, r2, lsl #17
    6ae4:	andeq	r8, r4, r6, lsl #26
    6ae8:	andeq	fp, r2, ip, lsr #17
    6aec:	andeq	r8, r4, r6, lsr r1
    6af0:	andeq	fp, r2, r6, lsl #1
    6af4:	andeq	fp, r2, r4, lsr #1
    6af8:	andeq	sl, r2, r0, ror #30
    6afc:			; <UNDEFINED> instruction: 0x370cf8df
    6b00:	mrcvs	4, 2, r4, cr12, cr11, {3}
    6b04:			; <UNDEFINED> instruction: 0xf43f2c00
    6b08:			; <UNDEFINED> instruction: 0xf8dfac6c
    6b0c:	strtmi	r1, [r0], -r4, lsl #14
    6b10:			; <UNDEFINED> instruction: 0xf7fe4479
    6b14:	smlalttlt	lr, r0, r6, r8
    6b18:	usatne	pc, #24, pc, asr #17	; <UNPREDICTABLE>
    6b1c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    6b20:	ldm	lr, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6b24:			; <UNDEFINED> instruction: 0xf47f2800
    6b28:			; <UNDEFINED> instruction: 0xf8dfac5c
    6b2c:	andcs	r3, r0, #236, 12	; 0xec00000
    6b30:	ldrbtmi	r9, [fp], #-2307	; 0xfffff6fd
    6b34:	addscs	pc, r8, r1, asr #17
    6b38:	ldrb	r6, [r2], #-1626	; 0xfffff9a6
    6b3c:	stccs	13, cr6, [r0], {212}	; 0xd4
    6b40:	mcrge	4, 7, pc, cr4, cr15, {1}	; <UNPREDICTABLE>
    6b44:			; <UNDEFINED> instruction: 0x16d4f8df
    6b48:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    6b4c:	stmia	r8, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6b50:			; <UNDEFINED> instruction: 0xf8dfb140
    6b54:	strtmi	r1, [r0], -ip, asr #13
    6b58:			; <UNDEFINED> instruction: 0xf7fe4479
    6b5c:	stmdacs	r0, {r1, r6, r7, fp, sp, lr, pc}
    6b60:	mrcge	4, 6, APSR_nzcv, cr4, cr15, {3}
    6b64:	ssatcc	pc, #29, pc, asr #17	; <UNPREDICTABLE>
    6b68:	stmdbls	r3, {r9, sp}
    6b6c:			; <UNDEFINED> instruction: 0xf8c1447b
    6b70:	ldrbvs	r2, [sl, #148]	; 0x94
    6b74:			; <UNDEFINED> instruction: 0xf8dfe6ca
    6b78:			; <UNDEFINED> instruction: 0x463016b0
    6b7c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    6b80:	b	cc4b80 <npth_sleep@plt+0xcbee98>
    6b84:			; <UNDEFINED> instruction: 0xf8da4606
    6b88:			; <UNDEFINED> instruction: 0xf7fe0000
    6b8c:			; <UNDEFINED> instruction: 0x4629ebf8
    6b90:	ldrtmi	r4, [r0], -r2, lsl #12
    6b94:	stc2	0, cr15, [r2, #112]!	; 0x70
    6b98:	cfstrdvs	mvd14, [r8, #488]!	; 0x1e8
    6b9c:			; <UNDEFINED> instruction: 0xf0002800
    6ba0:	ldrdcs	r8, [r0, -r9]
    6ba4:	ldc2l	0, cr15, [r0], #4
    6ba8:			; <UNDEFINED> instruction: 0xf8df65e8
    6bac:	andcs	r0, r0, #128, 12	; 0x8000000
    6bb0:	ldrmi	r9, [r1], -r3, lsl #30
    6bb4:	strcs	r4, [r2, #-1144]	; 0xfffffb88
    6bb8:	movteq	pc, #256	; 0x100	; <UNPREDICTABLE>
    6bbc:			; <UNDEFINED> instruction: 0xf1009300
    6bc0:			; <UNDEFINED> instruction: 0xf8c70360
    6bc4:	stclvs	0, cr5, [r0, #592]	; 0x250
    6bc8:	stc2	0, cr15, [r4, #-4]
    6bcc:	strb	r4, [r7], #1543	; 0x607
    6bd0:			; <UNDEFINED> instruction: 0xf1084628
    6bd4:			; <UNDEFINED> instruction: 0xf7fe0801
    6bd8:			; <UNDEFINED> instruction: 0x4606ec9c
    6bdc:			; <UNDEFINED> instruction: 0xf7fe4640
    6be0:	addmi	lr, r6, #152, 24	; 0x9800
    6be4:	cfldrdge	mvd15, [r4], {255}	; 0xff
    6be8:			; <UNDEFINED> instruction: 0x46411a30
    6bec:			; <UNDEFINED> instruction: 0xf7fe4428
    6bf0:	stmdacs	r0, {r3, r4, r5, r6, fp, sp, lr, pc}
    6bf4:	cfstrsge	mvf15, [r1], #-252	; 0xffffff04
    6bf8:			; <UNDEFINED> instruction: 0xf8dfe44a
    6bfc:	ldrbtmi	r0, [r8], #-1588	; 0xfffff9cc
    6c00:	stc2l	0, cr15, [ip, #-112]!	; 0xffffff90
    6c04:	strtmi	lr, [r0], -fp, asr #11
    6c08:			; <UNDEFINED> instruction: 0xf01e9509
    6c0c:	stmdbls	r9, {r0, r1, r4, r5, r8, r9, fp, ip, sp, lr, pc}
    6c10:	eorsle	r2, fp, r0, lsl #16
    6c14:	ldrd	pc, [r0], -r6
    6c18:			; <UNDEFINED> instruction: 0xf859460a
    6c1c:	strmi	r6, [r3], -r8, lsl #25
    6c20:			; <UNDEFINED> instruction: 0xf8ce4621
    6c24:	eorsvs	r4, r0, r0
    6c28:	beq	fe442490 <npth_sleep@plt+0xfe43c7a8>
    6c2c:	stc2	0, cr15, [r4, #-112]!	; 0xffffff90
    6c30:			; <UNDEFINED> instruction: 0xf8dfe621
    6c34:	ldrbtmi	r6, [lr], #-1536	; 0xfffffa00
    6c38:			; <UNDEFINED> instruction: 0xf7fe4630
    6c3c:	stmdacs	r0, {r5, r6, r8, r9, fp, sp, lr, pc}
    6c40:	cfldrdge	mvd15, [r6], {63}	; 0x3f
    6c44:			; <UNDEFINED> instruction: 0xf7fe4630
    6c48:			; <UNDEFINED> instruction: 0xf7feeb5a
    6c4c:			; <UNDEFINED> instruction: 0x61a8edbe
    6c50:			; <UNDEFINED> instruction: 0xf7fee44e
    6c54:	stmdacs	r0, {r1, r2, r4, r7, sl, fp, sp, lr, pc}
    6c58:	ldmge	r9, {r0, r1, r2, r3, r4, r5, sl, ip, sp, lr, pc}^
    6c5c:			; <UNDEFINED> instruction: 0xf040b280
    6c60:			; <UNDEFINED> instruction: 0xf7fe6080
    6c64:	strmi	lr, [r1], -r0, asr #29
    6c68:	strbeq	pc, [ip, #2271]	; 0x8df	; <UNPREDICTABLE>
    6c6c:			; <UNDEFINED> instruction: 0xf01c4478
    6c70:	andcs	pc, r1, r1, ror sp	; <UNPREDICTABLE>
    6c74:	mcrr	7, 15, pc, r6, cr14	; <UNPREDICTABLE>
    6c78:			; <UNDEFINED> instruction: 0xf43f2800
    6c7c:	andcs	sl, r1, r2, lsr ip
    6c80:	mcrr	7, 15, pc, r0, cr14	; <UNPREDICTABLE>
    6c84:	stc	7, cr15, [r0, #1016]!	; 0x3f8
    6c88:	strt	r6, [sl], #-360	; 0xfffffe98
    6c8c:	beq	4424f4 <npth_sleep@plt+0x43c80c>
    6c90:	strtmi	r4, [r1], -sl, lsl #12
    6c94:	stc2	0, cr15, [r2, #-112]!	; 0xffffff90
    6c98:			; <UNDEFINED> instruction: 0xf7fe4620
    6c9c:	strb	lr, [sl, #4060]!	; 0xfdc
    6ca0:	ldreq	pc, [r8, #2271]	; 0x8df
    6ca4:			; <UNDEFINED> instruction: 0xf01c4478
    6ca8:	str	pc, [r0], -r7, ror #25
    6cac:			; <UNDEFINED> instruction: 0xf942f001
    6cb0:	bllt	14ed8e4 <npth_sleep@plt+0x14e7bfc>
    6cb4:	strpl	pc, [r8, #2271]	; 0x8df
    6cb8:	ldrbtmi	r4, [sp], #-1689	; 0xfffff967
    6cbc:			; <UNDEFINED> instruction: 0xf01c4648
    6cc0:	strbmi	pc, [lr, #-3135]	; 0xfffff3c1	; <UNPREDICTABLE>
    6cc4:	stmdblt	r8!, {r1, r2, ip, lr, pc}
    6cc8:			; <UNDEFINED> instruction: 0xf7fe4648
    6ccc:	stmdacs	r0, {r2, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    6cd0:	rschi	pc, pc, r0
    6cd4:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
    6cd8:	svceq	0x0003f1b9
    6cdc:			; <UNDEFINED> instruction: 0xf7fed1ee
    6ce0:	andcc	lr, r1, r4, lsr #24
    6ce4:	msrhi	SPSR_sc, r0
    6ce8:			; <UNDEFINED> instruction: 0xf01c4620
    6cec:	stmdbls	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}
    6cf0:	vst4.8	{d18-d21}, [r1], r0
    6cf4:			; <UNDEFINED> instruction: 0xf01c7180
    6cf8:	blls	345c5c <npth_sleep@plt+0x33ff74>
    6cfc:	ldmdavs	sl, {r0, r1, r8, fp, ip, pc}
    6d00:	strvs	r2, [fp, -r1, lsl #6]
    6d04:			; <UNDEFINED> instruction: 0xf0002a00
    6d08:	stmdage	r5, {r4, r6, r7, pc}^
    6d0c:	strbls	r2, [r4], #-1025	; 0xfffffbff
    6d10:	ldcl	7, cr15, [r2, #1016]	; 0x3f8
    6d14:	stmdbge	r4, {r9, sp}^
    6d18:	rsbls	r2, r5, #13
    6d1c:	b	cc4d1c <npth_sleep@plt+0xcbf034>
    6d20:	mcrr2	0, 1, pc, r4, cr14	; <UNPREDICTABLE>
    6d24:			; <UNDEFINED> instruction: 0xf8b0f01e
    6d28:			; <UNDEFINED> instruction: 0xf0402800
    6d2c:	andcs	r8, fp, r1, lsl #3
    6d30:	blx	142da2 <npth_sleep@plt+0x13d0ba>
    6d34:	andcs	r9, sp, r3
    6d38:	blx	42daa <npth_sleep@plt+0x3d0c2>
    6d3c:	strmi	r9, [r2], -r3, lsl #18
    6d40:	streq	pc, [r0, #-2271]	; 0xfffff721
    6d44:			; <UNDEFINED> instruction: 0xf01c4478
    6d48:			; <UNDEFINED> instruction: 0x4630fc97
    6d4c:			; <UNDEFINED> instruction: 0x46424653
    6d50:			; <UNDEFINED> instruction: 0xf0014639
    6d54:	ldrtmi	pc, [r0], -pc, lsl #31	; <UNPREDICTABLE>
    6d58:	stc	7, cr15, [r4], {254}	; 0xfe
    6d5c:			; <UNDEFINED> instruction: 0xf04fe5bb
    6d60:	strt	r3, [r1], #-2303	; 0xfffff701
    6d64:	strbteq	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    6d68:			; <UNDEFINED> instruction: 0xf01c4478
    6d6c:	ldrb	pc, [r3], #-3205	; 0xfffff37b	; <UNPREDICTABLE>
    6d70:	bl	fe144d70 <npth_sleep@plt+0xfe13f088>
    6d74:	ldrbcc	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    6d78:	sbcsvs	r4, r8, fp, ror r4
    6d7c:			; <UNDEFINED> instruction: 0xf8dfe42d
    6d80:	ldrbtmi	r0, [r8], #-1232	; 0xfffffb30
    6d84:	stc2	0, cr15, [sl], #112	; 0x70
    6d88:			; <UNDEFINED> instruction: 0xf8dfe537
    6d8c:	ldrbtmi	r0, [r8], #-1224	; 0xfffffb38
    6d90:	b	fed44d90 <npth_sleep@plt+0xfed3f0a8>
    6d94:	rsble	r2, sp, r0, lsl #16
    6d98:	andcs	r4, sl, #51380224	; 0x3100000
    6d9c:	svc	0x00baf7fd
    6da0:	vcge.f32	d17, d0, d1
    6da4:	stmdbcs	r1, {r1, r2, r4, r6, r8, pc}
    6da8:			; <UNDEFINED> instruction: 0xf8dfd069
    6dac:	ldrbtmi	r0, [r8], #-1196	; 0xfffffb54
    6db0:	ldc2	0, cr15, [r4], {28}
    6db4:			; <UNDEFINED> instruction: 0xf1b9e063
    6db8:	subsle	r0, r5, r0, lsl #30
    6dbc:	subsle	r2, r6, r0, lsl #22
    6dc0:	ldmdals	r8, {r0, r2, r3, r4, r5, r8, sp}
    6dc4:	bl	ff244dc4 <npth_sleep@plt+0xff23f0dc>
    6dc8:	lfmge	f2, 4, [r8], {32}
    6dcc:			; <UNDEFINED> instruction: 0xf8df4603
    6dd0:	andsvc	r0, sl, ip, lsl #9
    6dd4:	stmdavs	r1!, {r3, r4, r5, r6, sl, lr}
    6dd8:	b	17c4dd8 <npth_sleep@plt+0x17bf0f0>
    6ddc:	strcc	pc, [r0], #2271	; 0x8df
    6de0:			; <UNDEFINED> instruction: 0xf8d3447b
    6de4:	blcs	1320c <npth_sleep@plt+0xd524>
    6de8:	stmdavs	r0!, {r0, r6, ip, lr, pc}
    6dec:	stmia	sl, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6df0:			; <UNDEFINED> instruction: 0xf7fe982a
    6df4:	eors	lr, sl, r8, asr #17
    6df8:	strbteq	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    6dfc:			; <UNDEFINED> instruction: 0xf01e4478
    6e00:			; <UNDEFINED> instruction: 0xf7fff91f
    6e04:			; <UNDEFINED> instruction: 0xf8dfbb8c
    6e08:	andcs	r1, r5, #96, 8	; 0x60000000
    6e0c:			; <UNDEFINED> instruction: 0xf7fe4479
    6e10:	strtmi	lr, [r9], -ip, ror #17
    6e14:	ldc2	0, cr15, [r0], #-112	; 0xffffff90
    6e18:	bllt	784e1c <npth_sleep@plt+0x77f134>
    6e1c:	ldc	7, cr15, [r2], {254}	; 0xfe
    6e20:			; <UNDEFINED> instruction: 0xf7fe6800
    6e24:	strmi	lr, [r1], -ip, lsr #21
    6e28:	strbeq	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    6e2c:			; <UNDEFINED> instruction: 0xf01c4478
    6e30:			; <UNDEFINED> instruction: 0xf7fffc55
    6e34:			; <UNDEFINED> instruction: 0xf8dfbbf1
    6e38:	andcs	r3, r3, r8, lsr r4
    6e3c:			; <UNDEFINED> instruction: 0xf8d3447b
    6e40:			; <UNDEFINED> instruction: 0xf0271080
    6e44:	blls	385f80 <npth_sleep@plt+0x380298>
    6e48:	stmdavs	r8, {r0, r3, r4, fp, sp, lr}
    6e4c:	ldmda	ip!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6e50:	bl	ffe44e50 <npth_sleep@plt+0xffe3f168>
    6e54:			; <UNDEFINED> instruction: 0xf7fe6800
    6e58:			; <UNDEFINED> instruction: 0x4601ea92
    6e5c:	ldreq	pc, [r4], #-2271	; 0xfffff721
    6e60:			; <UNDEFINED> instruction: 0xf01c4478
    6e64:	ldr	pc, [sl], #-3131	; 0xfffff3c5
    6e68:			; <UNDEFINED> instruction: 0xf0402b00
    6e6c:	ldrdcs	r8, [r0], -sl
    6e70:	bl	2c4e70 <npth_sleep@plt+0x2bf188>
    6e74:	streq	pc, [r0], #-2271	; 0xfffff721
    6e78:			; <UNDEFINED> instruction: 0xf01c4478
    6e7c:	tstcs	r3, pc, lsr #24	; <UNPREDICTABLE>
    6e80:	strmi	r4, [r8], -r2, lsr #12
    6e84:	ldmdb	r2!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6e88:	tstle	r5, r1
    6e8c:	bl	ff6c4e8c <npth_sleep@plt+0xff6bf1a4>
    6e90:	blcs	260ea4 <npth_sleep@plt+0x25b1bc>
    6e94:	sbchi	pc, r1, r0
    6e98:	andcs	r6, r3, fp, lsr #16
    6e9c:			; <UNDEFINED> instruction: 0xf01e6018
    6ea0:	blmi	ffdc564c <npth_sleep@plt+0xffdbf964>
    6ea4:	ldrbvs	r4, [r8, #-1147]	; 0xfffffb85
    6ea8:	bmi	ffd80258 <npth_sleep@plt+0xffd7a570>
    6eac:			; <UNDEFINED> instruction: 0x6793447a
    6eb0:			; <UNDEFINED> instruction: 0xf1b9e72b
    6eb4:	strtmi	r0, [r8], -r0, lsl #2
    6eb8:	tstcs	r1, r8, lsl pc
    6ebc:	bl	fe2c4ebc <npth_sleep@plt+0xfe2bf1d4>
    6ec0:			; <UNDEFINED> instruction: 0xf47f3001
    6ec4:			; <UNDEFINED> instruction: 0xf7feaf07
    6ec8:	stmdavs	r0, {r1, r2, r3, r4, r5, r7, r8, r9, fp, sp, lr, pc}
    6ecc:	b	15c4ecc <npth_sleep@plt+0x15bf1e4>
    6ed0:	strmi	r4, [r2], -r9, lsr #12
    6ed4:	ldrbtmi	r4, [r8], #-2283	; 0xfffff715
    6ed8:	stc2	0, cr15, [r0], {28}
    6edc:	blx	ff0c2ee8 <npth_sleep@plt+0xff0bd200>
    6ee0:			; <UNDEFINED> instruction: 0xf7fe2001
    6ee4:	stmibmi	r8!, {r1, r4, r6, r7, r9, fp, sp, lr, pc}^
    6ee8:	mrcvs	8, 6, sl, cr10, cr8, {0}
    6eec:			; <UNDEFINED> instruction: 0xf7fe4479
    6ef0:	stmdacs	r0, {r2, r3, r4, r5, r8, sl, fp, sp, lr, pc}
    6ef4:	addhi	pc, lr, r0, asr #5
    6ef8:	b	ff044ef8 <npth_sleep@plt+0xff03f210>
    6efc:	ldrbtmi	r4, [r9], #-2531	; 0xfffff61d
    6f00:	strtmi	r4, [r0], -r2, lsl #12
    6f04:	ldc	7, cr15, [r0, #-1016]!	; 0xfffffc08
    6f08:			; <UNDEFINED> instruction: 0xf6bf2800
    6f0c:	stmiami	r0!, {r0, r2, r3, r7, r8, r9, fp, sp, pc}^
    6f10:			; <UNDEFINED> instruction: 0xf01c4478
    6f14:			; <UNDEFINED> instruction: 0xf7fffbe3
    6f18:	ldmmi	lr, {r1, r6, r7, r8, r9, fp, ip, sp, pc}^
    6f1c:			; <UNDEFINED> instruction: 0xf7fe4478
    6f20:	strmi	lr, [r4], -lr, ror #19
    6f24:			; <UNDEFINED> instruction: 0xf47f2800
    6f28:	ldmmi	fp, {r0, r2, r3, r4, r6, sl, fp, sp, pc}^
    6f2c:	ldrbtmi	r4, [r8], #-1573	; 0xfffff9db
    6f30:	blx	ff542faa <npth_sleep@plt+0xff53d2c2>
    6f34:			; <UNDEFINED> instruction: 0x462148d9
    6f38:			; <UNDEFINED> instruction: 0xf01c4478
    6f3c:	andcs	pc, r1, #211968	; 0x33c00
    6f40:			; <UNDEFINED> instruction: 0x462948d7
    6f44:			; <UNDEFINED> instruction: 0xf01c4478
    6f48:	ldmibmi	r6, {r0, r2, sl, fp, ip, sp, lr, pc}^
    6f4c:	andcs	r2, r0, r5, lsl #4
    6f50:			; <UNDEFINED> instruction: 0xe6154479
    6f54:	ldrdcs	r4, [r1, -r4]
    6f58:			; <UNDEFINED> instruction: 0xf0014478
    6f5c:	strbvs	pc, [r8, #2837]!	; 0xb15	; <UNPREDICTABLE>
    6f60:	ldmmi	r2, {r0, r1, r5, r9, sl, sp, lr, pc}^
    6f64:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    6f68:	blx	3c2f76 <npth_sleep@plt+0x3bd28e>
    6f6c:			; <UNDEFINED> instruction: 0xf7ff6668
    6f70:			; <UNDEFINED> instruction: 0xf7febb08
    6f74:	stmdavs	r0, {r3, r5, r6, r8, r9, fp, sp, lr, pc}
    6f78:	b	44f78 <npth_sleep@plt+0x3f290>
    6f7c:	stmiami	ip, {r0, r9, sl, lr}^
    6f80:			; <UNDEFINED> instruction: 0xf01c4478
    6f84:	ldr	pc, [r2], #2987	; 0xbab
    6f88:	ldrmi	r4, [r1], -sl, asr #17
    6f8c:			; <UNDEFINED> instruction: 0xf01c4478
    6f90:	andcs	pc, r1, #168960	; 0x29400
    6f94:			; <UNDEFINED> instruction: 0xf7fee42e
    6f98:	stmdavs	r0, {r1, r2, r4, r6, r8, r9, fp, sp, lr, pc}
    6f9c:	stmib	lr!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6fa0:	stmiami	r5, {r0, r9, sl, lr}^
    6fa4:			; <UNDEFINED> instruction: 0xf01c4478
    6fa8:	stmiami	r4, {r0, r2, r4, r6, r7, r8, r9, fp, ip, sp, lr, pc}^
    6fac:			; <UNDEFINED> instruction: 0xf01c4478
    6fb0:			; <UNDEFINED> instruction: 0xf7fefbd1
    6fb4:	stmdavs	r0, {r3, r6, r8, r9, fp, sp, lr, pc}
    6fb8:	stmib	r0!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6fbc:	stmiami	r0, {r0, r9, sl, lr}^
    6fc0:			; <UNDEFINED> instruction: 0xf01c4478
    6fc4:			; <UNDEFINED> instruction: 0xf001fb8b
    6fc8:	andcs	pc, r1, sp, asr #20
    6fcc:	b	1744fcc <npth_sleep@plt+0x173f2e4>
    6fd0:	andcs	r4, r5, #188, 18	; 0x2f0000
    6fd4:			; <UNDEFINED> instruction: 0xf7fe4479
    6fd8:	strmi	lr, [r4], -r8, lsl #16
    6fdc:	bl	cc4fdc <npth_sleep@plt+0xcbf2f4>
    6fe0:			; <UNDEFINED> instruction: 0xf7fe6800
    6fe4:	strtmi	lr, [r9], -ip, asr #19
    6fe8:	strtmi	r4, [r0], -r2, lsl #12
    6fec:	blx	1dc3066 <npth_sleep@plt+0x1dbd37e>
    6ff0:			; <UNDEFINED> instruction: 0xf7fe2002
    6ff4:			; <UNDEFINED> instruction: 0xf7feea4a
    6ff8:	smlabtlt	r8, r4, sl, lr
    6ffc:	andmi	pc, r0, r0, asr #5
    7000:	ldcl	7, cr15, [r0], #1016	; 0x3f8
    7004:	ldmmi	r0!, {r0, r9, sl, lr}
    7008:			; <UNDEFINED> instruction: 0xf01c4478
    700c:	andcs	pc, r1, r7, ror #22
    7010:	blx	fe3c301c <npth_sleep@plt+0xfe3bd334>
    7014:	ldrbtmi	r4, [r8], #-2221	; 0xfffff753
    7018:	stmiami	sp!, {r0, r1, r3, r4, r5, r6, r8, r9, sl, sp, lr, pc}
    701c:			; <UNDEFINED> instruction: 0xf01c4478
    7020:	stmiami	ip!, {r0, r3, r4, r7, r8, r9, fp, ip, sp, lr, pc}
    7024:	stmdavs	r1!, {r3, r4, sl, fp, sp, pc}
    7028:			; <UNDEFINED> instruction: 0xf7fe4478
    702c:			; <UNDEFINED> instruction: 0xe6d5e936
    7030:	blx	fef430b0 <npth_sleep@plt+0xfef3d3c8>
    7034:			; <UNDEFINED> instruction: 0xf7fe9003
    7038:	stmdavs	r0, {r1, r2, r8, r9, fp, sp, lr, pc}
    703c:	ldmib	lr, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7040:	strmi	r9, [r2], -r3, lsl #18
    7044:	ldrbtmi	r4, [r8], #-2212	; 0xfffff75c
    7048:	blx	12430c2 <npth_sleep@plt+0x123d3da>
    704c:			; <UNDEFINED> instruction: 0xf7fe4620
    7050:	stmiami	r2!, {r2, r3, r4, r9, fp, sp, lr, pc}
    7054:			; <UNDEFINED> instruction: 0xf01c4478
    7058:	ldr	pc, [r0, -r1, asr #22]
    705c:			; <UNDEFINED> instruction: 0xf7fe2002
    7060:	blls	1018b8 <npth_sleep@plt+0xfbbd0>
    7064:			; <UNDEFINED> instruction: 0xf000601c
    7068:	strtmi	pc, [r0], -r7, lsl #26
    706c:	ldc2	0, cr15, [r0], {0}
    7070:			; <UNDEFINED> instruction: 0xf0014620
    7074:	ldmmi	sl, {r0, r2, r3, r4, r6, r9, fp, ip, sp, lr, pc}
    7078:			; <UNDEFINED> instruction: 0xf01c4478
    707c:			; <UNDEFINED> instruction: 0xf001fb2f
    7080:	strdcs	pc, [r1], -r1
    7084:	b	45084 <npth_sleep@plt+0x3f39c>
    7088:	svc	0x00c0f7fd
    708c:	b	ff6c508c <npth_sleep@plt+0xff6bf3a4>
    7090:			; <UNDEFINED> instruction: 0xf7fe6800
    7094:			; <UNDEFINED> instruction: 0x4601e974
    7098:	ldrbtmi	r4, [r8], #-2194	; 0xfffff76e
    709c:	blx	7c3116 <npth_sleep@plt+0x7bd42e>
    70a0:			; <UNDEFINED> instruction: 0xf0012001
    70a4:			; <UNDEFINED> instruction: 0xf7fefa45
    70a8:	stmdavs	r0, {r1, r2, r3, r6, r7, r9, fp, sp, lr, pc}
    70ac:	stmdb	r6!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    70b0:	stmmi	sp, {r0, r9, sl, lr}
    70b4:			; <UNDEFINED> instruction: 0xf01c4478
    70b8:			; <UNDEFINED> instruction: 0x4620fb11
    70bc:	svc	0x0062f7fd
    70c0:			; <UNDEFINED> instruction: 0xf0012001
    70c4:			; <UNDEFINED> instruction: 0xf01efa35
    70c8:	stmibmi	r8, {r0, r2, r4, r6, r9, fp, ip, sp, lr, pc}
    70cc:	strcs	r2, [r8], #-512	; 0xfffffe00
    70d0:			; <UNDEFINED> instruction: 0xf0184479
    70d4:	tstcs	r0, sp, ror ip	; <UNPREDICTABLE>
    70d8:			; <UNDEFINED> instruction: 0xf0184606
    70dc:	bmi	fe146be0 <npth_sleep@plt+0xfe140ef8>
    70e0:	stmibmi	r4, {r4, r8, r9, sp}
    70e4:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    70e8:	andls	r4, r0, r5, lsl #12
    70ec:	ldrbtmi	r4, [r8], #-2178	; 0xfffff77e
    70f0:	ldm	r2, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    70f4:			; <UNDEFINED> instruction: 0xf7fd4630
    70f8:	strtmi	lr, [r8], -r6, asr #30
    70fc:	svc	0x0042f7fd
    7100:	tstcs	r8, #8257536	; 0x7e0000
    7104:	strtmi	r4, [r1], -r2, lsr #12
    7108:	strls	r4, [r0], #-1144	; 0xfffffb88
    710c:	stmia	r4, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7110:	vst2.16	{d20-d21}, [pc :256], fp
    7114:	tstcs	r8, r6, lsl r2
    7118:			; <UNDEFINED> instruction: 0xf7fe4478
    711c:	ldmdami	r9!, {r1, r2, r3, r4, r5, r7, fp, sp, lr, pc}^
    7120:	rscvs	pc, r1, #1325400064	; 0x4f000000
    7124:	ldrbtmi	r2, [r8], #-280	; 0xfffffee8
    7128:	ldm	r6!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    712c:	vst2.16	{d20-d21}, [pc :256], r6
    7130:	tstcs	r8, r1, ror #5
    7134:			; <UNDEFINED> instruction: 0xf7fe4478
    7138:	ldmdami	r4!, {r4, r5, r7, fp, sp, lr, pc}^
    713c:	rscpl	pc, r1, #1325400064	; 0x4f000000
    7140:	ldrbtmi	r2, [r8], #-280	; 0xfffffee8
    7144:	stmia	r8!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7148:			; <UNDEFINED> instruction: 0x46214871
    714c:			; <UNDEFINED> instruction: 0xf7fe4478
    7150:	ldmdami	r0!, {r2, r5, r7, fp, sp, lr, pc}^
    7154:	tstcs	r8, r2, lsr #12
    7158:			; <UNDEFINED> instruction: 0xf7fe4478
    715c:	stmdami	lr!, {r1, r2, r3, r4, r7, fp, sp, lr, pc}^
    7160:	tstcs	r8, r1, lsl #4
    7164:			; <UNDEFINED> instruction: 0xf7fe4478
    7168:	stmdami	ip!, {r3, r4, r7, fp, sp, lr, pc}^
    716c:	ldrbtmi	r2, [r8], #-280	; 0xfffffee8
    7170:	ldm	r2, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7174:	andcs	r4, r0, #6946816	; 0x6a0000
    7178:	ldrbtmi	r2, [r8], #-280	; 0xfffffee8
    717c:	stm	ip, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7180:	strtmi	r4, [r1], -r8, ror #16
    7184:			; <UNDEFINED> instruction: 0xf7fe4478
    7188:	stmdami	r7!, {r3, r7, fp, sp, lr, pc}^
    718c:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
    7190:	stm	r2, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7194:	strtmi	r4, [r1], -r5, ror #16
    7198:			; <UNDEFINED> instruction: 0xf7fe4478
    719c:	stmdami	r4!, {r1, r2, r3, r4, r5, r6, fp, sp, lr, pc}^
    71a0:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
    71a4:	ldmda	r8!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    71a8:	strtmi	r4, [r1], -r2, ror #16
    71ac:			; <UNDEFINED> instruction: 0xf7fe4478
    71b0:	stmdami	r1!, {r2, r4, r5, r6, fp, sp, lr, pc}^
    71b4:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
    71b8:	stmda	lr!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    71bc:	tstcs	r0, pc, asr r8
    71c0:			; <UNDEFINED> instruction: 0xf7fe4478
    71c4:	bmi	17c1374 <npth_sleep@plt+0x17bb68c>
    71c8:	tstcs	r8, lr, asr r8
    71cc:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    71d0:	stmda	r2!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    71d4:			; <UNDEFINED> instruction: 0x4621485c
    71d8:			; <UNDEFINED> instruction: 0xf7fe4478
    71dc:	ldmdami	fp, {r1, r2, r3, r4, r6, fp, sp, lr, pc}^
    71e0:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
    71e4:	ldmda	r8, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    71e8:	tstcs	r8, r9, asr r8
    71ec:			; <UNDEFINED> instruction: 0xf7fe4478
    71f0:	ldmdami	r8, {r2, r4, r6, fp, sp, lr, pc}^
    71f4:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
    71f8:	stmda	lr, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    71fc:			; <UNDEFINED> instruction: 0x46214856
    7200:			; <UNDEFINED> instruction: 0xf7fe4478
    7204:	andcs	lr, r0, sl, asr #16
    7208:			; <UNDEFINED> instruction: 0xf992f001
    720c:	muleq	r4, r8, sl
    7210:	andeq	sl, r2, ip, asr r4
    7214:	andeq	sl, r2, r6, lsl #29
    7218:	andeq	r8, r4, r6, ror #20
    721c:	andeq	sl, r2, r2, lsr #8
    7220:	andeq	sl, r2, ip, asr #28
    7224:	andeq	r8, r4, ip, lsr #20
    7228:	andeq	sl, r2, r2, asr #28
    722c:	andeq	r8, r4, r4, ror #19
    7230:	andeq	fp, r2, r2, asr #3
    7234:	andeq	sl, r2, sl, lsr r4
    7238:	andeq	sl, r2, r8, asr #24
    723c:	andeq	fp, r2, ip, lsr #9
    7240:	andeq	sl, r2, sl, ror #25
    7244:	muleq	r2, ip, r5
    7248:	andeq	fp, r2, r8, ror #7
    724c:	andeq	r8, r4, ip, lsl #5
    7250:	andeq	fp, r2, r2, lsr #2
    7254:	andeq	fp, r2, sl, lsl #2
    7258:	andeq	fp, r2, lr, asr #3
    725c:	muleq	r2, r4, r4
    7260:			; <UNDEFINED> instruction: 0x000487b8
    7264:	andeq	sl, r2, r4, ror #4
    7268:	andeq	sl, r2, ip, ror #3
    726c:	andeq	fp, r2, r0, lsl #6
    7270:	andeq	r8, r4, ip, asr r7
    7274:	andeq	fp, r2, r8, ror #7
    7278:	muleq	r2, r0, r0
    727c:	strdeq	r8, [r4], -r4
    7280:	andeq	r8, r4, ip, ror #13
    7284:			; <UNDEFINED> instruction: 0x0002b3ba
    7288:	strdeq	fp, [r2], -ip
    728c:	andeq	fp, r2, lr, lsl #6
    7290:	andeq	fp, r2, ip, ror #5
    7294:	andeq	sl, r2, ip, ror pc
    7298:	andeq	sl, r2, r6, ror pc
    729c:			; <UNDEFINED> instruction: 0x0002b3b8
    72a0:	strdeq	fp, [r2], -r8
    72a4:	andeq	sl, r2, r4, lsl #1
    72a8:	andeq	fp, r2, r4, asr #4
    72ac:	andeq	fp, r2, sl, asr #4
    72b0:	andeq	fp, r2, ip, lsr #3
    72b4:	andeq	fp, r2, r4, ror #6
    72b8:	andeq	fp, r2, r0, lsr r2
    72bc:	andeq	fp, r2, r0, ror #2
    72c0:	andeq	fp, r2, ip, ror #5
    72c4:	andeq	sl, r2, r8, ror #11
    72c8:	andeq	sl, r2, r8, ror lr
    72cc:	andeq	fp, r2, r6, ror #3
    72d0:	andeq	sl, r2, ip, asr #31
    72d4:	andeq	fp, r2, ip, asr #4
    72d8:	andeq	fp, r2, lr, ror r2
    72dc:	muleq	r2, ip, r2
    72e0:	andeq	sl, r2, r8, lsr r9
    72e4:	andeq	sl, r2, r6, lsl #25
    72e8:	muleq	r2, ip, ip
    72ec:	andeq	sl, r2, r8, lsr #16
    72f0:			; <UNDEFINED> instruction: 0x0002a7b8
    72f4:	andeq	sl, r2, r2, asr r9
    72f8:	andeq	sl, r2, r2, asr r9
    72fc:	andeq	sl, r2, ip, asr #18
    7300:	andeq	sl, r2, ip, ror r9
    7304:	andeq	sl, r2, sl, lsl #19
    7308:	muleq	r2, ip, r9
    730c:	andeq	sl, r2, r6, lsr #19
    7310:			; <UNDEFINED> instruction: 0x0002a9b8
    7314:	ldrdeq	sl, [r2], -r4
    7318:	andeq	sl, r2, r4, ror #19
    731c:	strdeq	sl, [r2], -lr
    7320:	andeq	sl, r2, r2, lsl sl
    7324:	andeq	sl, r2, r8, lsr #20
    7328:	andeq	sl, r2, lr, lsr sl
    732c:	andeq	sl, r2, r4, asr #20
    7330:	andeq	sl, r2, sl, asr sl
    7334:	andeq	sl, r2, r0, ror sl
    7338:	andeq	sl, r2, r2, lsl #21
    733c:	muleq	r2, r0, sl
    7340:	andeq	sl, r2, r0, lsr #21
    7344:	andeq	sl, r2, r2, lsr #21
    7348:			; <UNDEFINED> instruction: 0x0002aabc
    734c:	ldrdeq	sl, [r2], -r6
    7350:	andeq	sl, r2, r8, ror #21
    7354:	strdeq	sl, [r2], -sl	; <UNPREDICTABLE>
    7358:	andeq	sl, r2, r4, lsl fp
    735c:	bleq	434a0 <npth_sleep@plt+0x3d7b8>
    7360:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    7364:	strbtmi	fp, [sl], -r2, lsl #24
    7368:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    736c:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    7370:	ldrmi	sl, [sl], #776	; 0x308
    7374:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    7378:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    737c:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    7380:			; <UNDEFINED> instruction: 0xf85a4b06
    7384:	stmdami	r6, {r0, r1, ip, sp}
    7388:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    738c:	svc	0x00f0f7fd
    7390:	mcrr	7, 15, pc, r6, cr14	; <UNPREDICTABLE>
    7394:	andeq	r7, r4, r0, lsl #13
    7398:	andeq	r0, r0, ip, lsl #11
    739c:			; <UNDEFINED> instruction: 0x000005bc
    73a0:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    73a4:	ldr	r3, [pc, #20]	; 73c0 <npth_sleep@plt+0x16d8>
    73a8:	ldr	r2, [pc, #20]	; 73c4 <npth_sleep@plt+0x16dc>
    73ac:	add	r3, pc, r3
    73b0:	ldr	r2, [r3, r2]
    73b4:	cmp	r2, #0
    73b8:	bxeq	lr
    73bc:	b	5400 <__gmon_start__@plt>
    73c0:	andeq	r7, r4, r0, ror #12
    73c4:	andeq	r0, r0, ip, lsr #11
    73c8:	blmi	1d93e8 <npth_sleep@plt+0x1d3700>
    73cc:	bmi	1d85b4 <npth_sleep@plt+0x1d28cc>
    73d0:	addmi	r4, r3, #2063597568	; 0x7b000000
    73d4:	andle	r4, r3, sl, ror r4
    73d8:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    73dc:	ldrmi	fp, [r8, -r3, lsl #2]
    73e0:	svclt	0x00004770
    73e4:	andeq	r8, r4, r8, asr #3
    73e8:	andeq	r8, r4, r4, asr #3
    73ec:	andeq	r7, r4, ip, lsr r6
    73f0:	muleq	r0, r8, r5
    73f4:	stmdbmi	r9, {r3, fp, lr}
    73f8:	bmi	2585e0 <npth_sleep@plt+0x2528f8>
    73fc:	bne	2585e8 <npth_sleep@plt+0x252900>
    7400:	svceq	0x00cb447a
    7404:			; <UNDEFINED> instruction: 0x01a1eb03
    7408:	andle	r1, r3, r9, asr #32
    740c:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    7410:	ldrmi	fp, [r8, -r3, lsl #2]
    7414:	svclt	0x00004770
    7418:	muleq	r4, ip, r1
    741c:	muleq	r4, r8, r1
    7420:	andeq	r7, r4, r0, lsl r6
    7424:	ldrdeq	r0, [r0], -ip
    7428:	blmi	2b4850 <npth_sleep@plt+0x2aeb68>
    742c:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    7430:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    7434:	blmi	2759e8 <npth_sleep@plt+0x26fd00>
    7438:	ldrdlt	r5, [r3, -r3]!
    743c:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    7440:			; <UNDEFINED> instruction: 0xf7fd6818
    7444:			; <UNDEFINED> instruction: 0xf7ffec54
    7448:	blmi	1c734c <npth_sleep@plt+0x1c1664>
    744c:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    7450:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    7454:	andeq	r8, r4, r6, ror #2
    7458:	andeq	r7, r4, r0, ror #11
    745c:	muleq	r0, r4, r5
    7460:	andeq	r7, r4, r2, asr #23
    7464:	andeq	r8, r4, r6, asr #2
    7468:	svclt	0x0000e7c4
    746c:	addlt	fp, r5, r0, lsl #10
    7470:	andne	lr, r2, sp, asr #19
    7474:	andcc	lr, r0, #3358720	; 0x334000
    7478:	svc	0x00e0f7fd
    747c:	andcc	lr, r0, #3620864	; 0x374000
    7480:	ldrdne	lr, [r2], -sp
    7484:	mcr	7, 5, pc, cr8, cr13, {7}	; <UNPREDICTABLE>
    7488:			; <UNDEFINED> instruction: 0xf7fe9000
    748c:	stmdals	r0, {r1, r3, r5, fp, sp, lr, pc}
    7490:			; <UNDEFINED> instruction: 0xf85db005
    7494:	svclt	0x0000fb04
    7498:	addlt	fp, r6, r0, lsl r5
    749c:	stmib	sp, {r3, sl, fp, ip, pc}^
    74a0:	stmib	sp, {r2, ip}^
    74a4:			; <UNDEFINED> instruction: 0xf7fd3202
    74a8:	ldmib	sp, {r1, r3, r6, r7, r8, r9, sl, fp, sp, lr, pc}^
    74ac:	ldmib	sp, {r1, r9, ip, sp}^
    74b0:	strls	r1, [r0], #-4
    74b4:	b	1c54b4 <npth_sleep@plt+0x1bf7cc>
    74b8:			; <UNDEFINED> instruction: 0xf7fe9002
    74bc:	stmdals	r2, {r1, r4, fp, sp, lr, pc}
    74c0:	ldclt	0, cr11, [r0, #-24]	; 0xffffffe8
    74c4:	addlt	fp, r5, r0, lsl #10
    74c8:	andne	lr, r2, sp, asr #19
    74cc:	andcc	lr, r0, #3358720	; 0x334000
    74d0:	svc	0x00b4f7fd
    74d4:	andcc	lr, r0, #3620864	; 0x374000
    74d8:	ldrdne	lr, [r2], -sp
    74dc:	mcrr	7, 15, pc, r6, cr13	; <UNPREDICTABLE>
    74e0:			; <UNDEFINED> instruction: 0xf7fd9000
    74e4:	stmdals	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    74e8:			; <UNDEFINED> instruction: 0xf85db005
    74ec:	svclt	0x0000fb04
    74f0:	addlt	fp, r5, r0, lsl #10
    74f4:	andne	lr, r2, sp, asr #19
    74f8:	andcc	lr, r0, #3358720	; 0x334000
    74fc:	svc	0x009ef7fd
    7500:	andcc	lr, r0, #3620864	; 0x374000
    7504:	ldrdne	lr, [r2], -sp
    7508:	b	fe145508 <npth_sleep@plt+0xfe13f820>
    750c:			; <UNDEFINED> instruction: 0xf7fd9000
    7510:	stmdals	r0, {r3, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    7514:			; <UNDEFINED> instruction: 0xf85db005
    7518:	svclt	0x0000fb04
    751c:	addlt	fp, r5, r0, lsl #10
    7520:	andne	lr, r2, sp, asr #19
    7524:	andcc	lr, r0, #3358720	; 0x334000
    7528:	svc	0x0088f7fd
    752c:	andcc	lr, r0, #3620864	; 0x374000
    7530:	ldrdne	lr, [r2], -sp
    7534:	mcrr	7, 15, pc, ip, cr13	; <UNPREDICTABLE>
    7538:			; <UNDEFINED> instruction: 0xf7fd9000
    753c:	stmdals	r0, {r1, r4, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    7540:			; <UNDEFINED> instruction: 0xf85db005
    7544:	svclt	0x0000fb04
    7548:	addlt	fp, r5, r0, lsl #10
    754c:	andne	lr, r2, sp, asr #19
    7550:	andcc	lr, r0, #3358720	; 0x334000
    7554:	svc	0x0072f7fd
    7558:	andcc	lr, r0, #3620864	; 0x374000
    755c:	ldrdne	lr, [r2], -sp
    7560:	stmia	r4, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7564:			; <UNDEFINED> instruction: 0xf7fd9000
    7568:	stmdals	r0, {r2, r3, r4, r5, r7, r8, r9, sl, fp, sp, lr, pc}
    756c:			; <UNDEFINED> instruction: 0xf85db005
    7570:	svclt	0x0000fb04
    7574:	addlt	fp, r3, r0, lsl #10
    7578:	andne	lr, r0, sp, asr #19
    757c:	svc	0x005ef7fd
    7580:	ldrdne	lr, [r0], -sp
    7584:	ldmda	r8!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7588:			; <UNDEFINED> instruction: 0xf7fd9000
    758c:	stmdals	r0, {r1, r3, r5, r7, r8, r9, sl, fp, sp, lr, pc}
    7590:			; <UNDEFINED> instruction: 0xf85db003
    7594:	svclt	0x0000fb04
    7598:	addlt	fp, r3, r0, lsl #10
    759c:	andne	lr, r0, sp, asr #19
    75a0:	svc	0x004cf7fd
    75a4:	ldrdne	lr, [r0], -sp
    75a8:	stcl	7, cr15, [r6], {253}	; 0xfd
    75ac:			; <UNDEFINED> instruction: 0xf85db003
    75b0:			; <UNDEFINED> instruction: 0xf7fdeb04
    75b4:	svclt	0x0000bf93
    75b8:	ldrbmi	lr, [r0, sp, lsr #18]!
    75bc:	ldcmi	6, cr4, [r0], {144}	; 0x90
    75c0:			; <UNDEFINED> instruction: 0x460f4699
    75c4:	ldcl	7, cr15, [r4], #-1012	; 0xfffffc0c
    75c8:	ldrbtmi	r4, [ip], #-2830	; 0xfffff4f2
    75cc:	stmiapl	r3!, {r3, r9, fp, ip, pc}^
    75d0:	teqlt	ip, ip, lsl r8
    75d4:	tstlt	r5, r5, ror #16
    75d8:	addmi	r6, r6, #10878976	; 0xa60000
    75dc:	stmdavs	r4!, {r2, ip, lr, pc}
    75e0:	mvnsle	r2, r0, lsl #24
    75e4:			; <UNDEFINED> instruction: 0x87f0e8bd
    75e8:	stccs	8, cr6, [r0], {228}	; 0xe4
    75ec:	andls	sp, r8, #250	; 0xfa
    75f0:	strbmi	r4, [r2], -fp, asr #12
    75f4:			; <UNDEFINED> instruction: 0x46284639
    75f8:	pop	{r2, r5, r7, r9, sl, lr}
    75fc:			; <UNDEFINED> instruction: 0x476047f0
    7600:	andeq	r7, r4, r6, asr #8
    7604:	andeq	r0, r0, r0, asr #11
    7608:			; <UNDEFINED> instruction: 0x4604b5f8
    760c:	ldrbtmi	r4, [pc], #-4055	; 7614 <npth_sleep@plt+0x192c>
    7610:	subsle	r2, r9, r0, lsl #16
    7614:	vmla.i8	d22, d0, d3
    7618:	addsmi	r2, r3, #1342177283	; 0x50000003
    761c:			; <UNDEFINED> instruction: 0xf5b3dc46
    7620:	stclle	15, cr7, [r5, #-1008]	; 0xfffffc10
    7624:	rscsvc	pc, ip, #1862270976	; 0x6f000000
    7628:	blcs	f1867c <npth_sleep@plt+0xf12994>
    762c:	ldm	pc, {r1, r2, r3, r4, r5, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    7630:	tsteq	lr, r3, lsl r0	; <UNPREDICTABLE>
    7634:	tsteq	r1, r7, lsl r1
    7638:	eorseq	r0, sp, sp, lsr r0
    763c:	eorseq	r0, sp, fp, lsl #2
    7640:	eorseq	r0, sp, sp, lsr r0
    7644:	tsteq	r3, sp, lsr r0
    7648:	strdeq	r0, [r6], #12	; <UNPREDICTABLE>
    764c:	eorseq	r0, sp, sp, lsr r0
    7650:	eorseq	r0, sp, sp, lsr r0
    7654:	sbcseq	r0, sl, r0, ror #1
    7658:	sbceq	r0, r8, lr, asr #1
    765c:	eorseq	r0, sp, sp, lsr r0
    7660:	eorseq	r0, sp, sp, lsr r0
    7664:	eorseq	r0, sp, sp, lsr r0
    7668:	adcseq	r0, ip, r2, asr #1
    766c:	ldrhteq	r0, [r0], r6
    7670:	cmpeq	r1, sl, lsr #1
    7674:	cmpeq	r5, fp, asr #2
    7678:	teqeq	r9, pc, lsr r1
    767c:			; <UNDEFINED> instruction: 0x012d0133
    7680:	eorseq	r0, sp, sp, lsr r0
    7684:	eorseq	r0, sp, sp, lsr r0
    7688:			; <UNDEFINED> instruction: 0x0127003d
    768c:	cmneq	r4, sl, ror #2
    7690:	cmpeq	r7, lr, asr r1
    7694:	cmneq	r0, r7, ror r1
    7698:	eorseq	r0, sp, r3, lsr #1
    769c:	eorseq	r0, sp, sp, lsr r0
    76a0:	mlaseq	sp, r6, r0, r0
    76a4:	umulleq	r0, sl, r0, r0
    76a8:	rsbseq	r0, lr, r3, lsl #1
    76ac:	ldcllt	0, cr2, [r8]
    76b0:			; <UNDEFINED> instruction: 0xf0002b71
    76b4:	blcs	1da7bac <npth_sleep@plt+0x1da1ec4>
    76b8:	blmi	feb7bea0 <npth_sleep@plt+0xfeb761b8>
    76bc:	ldmpl	sl!, {r0, sp}^
    76c0:	strmi	r6, [r3], #-2131	; 0xfffff7ad
    76c4:	ldcllt	0, cr6, [r8, #332]!	; 0x14c
    76c8:	strcs	r4, [r1], -r9, lsr #23
    76cc:	blvs	ffa1dac8 <npth_sleep@plt+0xffa17de0>
    76d0:	strmi	lr, [r1], #-2501	; 0xfffff63b
    76d4:	stmib	r5, {r2, r3, r5, sp, lr}^
    76d8:	stmib	r5, {r0, r3, sl, lr}^
    76dc:			; <UNDEFINED> instruction: 0xf7fd640d
    76e0:	blmi	fe942830 <npth_sleep@plt+0xfe93cb48>
    76e4:	vst1.8	{d20-d22}, [pc :128], r0
    76e8:	vst4.<illegal width 64>	{d22,d24,d26,d28}, [pc :128], r1
    76ec:	ldrbtmi	r7, [fp], #-534	; 0xfffffdea
    76f0:	mvnvs	r6, #1778384896	; 0x6a000000
    76f4:	andsvs	r2, ip, r8, lsl #4
    76f8:	mvnpl	pc, #1325400064	; 0x4f000000
    76fc:	rscvs	r6, ip, #44, 8	; 0x2c000000
    7700:	stmib	r5, {r2, r3, r5, r6, r8, sl, sp, lr}^
    7704:	stmib	r5, {r0, r1, r2, r4, sl, sp, lr}^
    7708:	usatvs	r4, #12, r9, lsl #8
    770c:	ldrmi	lr, [sp], -r5, asr #19
    7710:	strtvs	lr, [r0], -r5, asr #19
    7714:	addmi	pc, r8, r5, asr #17
    7718:	stmib	r5, {r2, r3, r5, r8, r9, sp, lr}^
    771c:	strtvs	r6, [r9], #1063	; 0x427
    7720:	stmib	r5, {r1, r3, r5, r7, r8, sl, sp, lr}^
    7724:			; <UNDEFINED> instruction: 0xf00f3313
    7728:			; <UNDEFINED> instruction: 0x4630fa77
    772c:	stmibvs	r0, {r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
    7730:	blx	1cc3774 <npth_sleep@plt+0x1cbda8c>
    7734:	ldcllt	0, cr2, [r8, #4]!
    7738:	andcs	r4, r1, sp, lsl #23
    773c:	ldmpl	fp!, {r1, r5, r7, r8, fp, sp, lr}^
    7740:	adccs	pc, r0, r3, asr #17
    7744:	blmi	fe336f2c <npth_sleep@plt+0xfe331244>
    7748:	ldrmi	r2, [r0], -r1, lsl #4
    774c:	andsvs	r4, sl, fp, ror r4
    7750:	blmi	fe1f6f38 <npth_sleep@plt+0xfe1f1250>
    7754:	ldrmi	r2, [r0], -r1, lsl #4
    7758:	tstvs	sl, #16449536	; 0xfb0000
    775c:	stmibvs	r0, {r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
    7760:	mrc	7, 5, APSR_nzcv, cr0, cr13, {7}
    7764:	stmdacs	r0, {r0, r1, r9, sl, lr}
    7768:	rscshi	pc, r6, r0
    776c:	andcs	r4, r1, r0, lsl #21
    7770:			; <UNDEFINED> instruction: 0xf8c258ba
    7774:	ldcllt	0, cr3, [r8, #624]!	; 0x270
    7778:	andcs	r4, r1, #128000	; 0x1f400
    777c:	ldmpl	fp!, {r4, r9, sl, lr}^
    7780:	addcs	pc, r8, r3, asr #17
    7784:	blmi	1eb6f6c <npth_sleep@plt+0x1eb1284>
    7788:	stmibvs	r2!, {r0, sp}
    778c:	ldrvs	r5, [sl, #-2299]	; 0xfffff705
    7790:	blmi	1df6f78 <npth_sleep@plt+0x1df1290>
    7794:	stmibvs	r2!, {r0, sp}
    7798:	ldrbvs	r5, [sl], #2299	; 0x8fb
    779c:	blmi	1d36f84 <npth_sleep@plt+0x1d3129c>
    77a0:	stmibvs	r2!, {r0, sp}
    77a4:	ldrvs	r5, [sl], #2299	; 0x8fb
    77a8:	blmi	1c76f90 <npth_sleep@plt+0x1c712a8>
    77ac:	stmibvs	r2!, {r0, sp}
    77b0:	ldrbvs	r5, [sl], #-2299	; 0xfffff705
    77b4:	blmi	1bb6f9c <npth_sleep@plt+0x1bb12b4>
    77b8:	stmibvs	r2!, {r0, sp}
    77bc:	sbcsvs	r5, sl, #16449536	; 0xfb0000
    77c0:	blmi	1af6fa8 <npth_sleep@plt+0x1af12c0>
    77c4:	stmibvs	r2!, {r0, sp}
    77c8:	ldrvs	r5, [sl], #-2299	; 0xfffff705
    77cc:	blmi	1a36fb4 <npth_sleep@plt+0x1a312cc>
    77d0:	blvs	ffa1dbcc <npth_sleep@plt+0xffa17ee4>
    77d4:	bl	ff5c57d0 <npth_sleep@plt+0xff5bfae8>
    77d8:			; <UNDEFINED> instruction: 0xf7fe69a0
    77dc:			; <UNDEFINED> instruction: 0x4603ea50
    77e0:	mvnvs	r2, #1
    77e4:	blmi	18b6fcc <npth_sleep@plt+0x18b12e4>
    77e8:	stmibvs	r2!, {r0, sp}
    77ec:	orrsvs	r5, sl, #16449536	; 0xfb0000
    77f0:	blmi	17f6fd8 <npth_sleep@plt+0x17f12f0>
    77f4:	stmibvs	r2!, {r0, sp}
    77f8:	addsvs	r5, sl, #16449536	; 0xfb0000
    77fc:			; <UNDEFINED> instruction: 0x460dbdf8
    7800:			; <UNDEFINED> instruction: 0xf43f2900
    7804:	blmi	1773558 <npth_sleep@plt+0x176d870>
    7808:	ldrbtmi	r6, [fp], #-2470	; 0xfffff65a
    780c:	stmdacs	r0, {r3, r4, r7, fp, sp, lr}
    7810:	addshi	pc, r3, r0
    7814:			; <UNDEFINED> instruction: 0xf0002e00
    7818:			; <UNDEFINED> instruction: 0x46318090
    781c:	b	1845818 <npth_sleep@plt+0x183fb30>
    7820:			; <UNDEFINED> instruction: 0xf0402800
    7824:	strtmi	r8, [r8], -sl, lsl #1
    7828:	blmi	1477010 <npth_sleep@plt+0x1471328>
    782c:	ldmpl	sl!, {r0, sp}^
    7830:	movwmi	r6, #15187	; 0x3b53
    7834:	ldcllt	3, cr6, [r8, #332]!	; 0x14c
    7838:	andcs	r4, r1, sp, asr #22
    783c:	blvs	14ddc2c <npth_sleep@plt+0x14d7f44>
    7840:	movweq	pc, #8259	; 0x2043	; <UNPREDICTABLE>
    7844:	ldcllt	3, cr6, [r8, #332]!	; 0x14c
    7848:	andcs	r4, r1, #74752	; 0x12400
    784c:	ldmpl	fp!, {r4, r9, sl, lr}^
    7850:	lfmlt	f6, 2, [r8, #360]!	; 0x168
    7854:	stmibvs	r2, {r1, r3, r6, r8, r9, fp, lr}
    7858:	ldrbtmi	r2, [fp], #-1
    785c:	ldcllt	0, cr6, [r8, #360]!	; 0x168
    7860:			; <UNDEFINED> instruction: 0xf04f4b43
    7864:	strdcs	r3, [r1], -pc	; <UNPREDICTABLE>
    7868:			; <UNDEFINED> instruction: 0x601a58fb
    786c:	blmi	1037054 <npth_sleep@plt+0x103136c>
    7870:	stmibvs	r0, {r2, r6, r9, fp, lr}
    7874:	ldrbtmi	r5, [sl], #-2297	; 0xfffff707
    7878:	stc2l	0, cr15, [r8], #-128	; 0xffffff80
    787c:	ldcllt	0, cr2, [r8, #4]!
    7880:	andcs	r4, r1, #60416	; 0xec00
    7884:	ldmpl	fp!, {r4, r9, sl, lr}^
    7888:	ldcllt	7, cr6, [r8, #360]!	; 0x168
    788c:	andcs	r4, r1, #56, 22	; 0xe000
    7890:	ldmpl	fp!, {r4, r9, sl, lr}^
    7894:	ldcllt	6, cr6, [r8, #872]!	; 0x368
    7898:	andcs	r4, r1, #54272	; 0xd400
    789c:	ldmpl	fp!, {r4, r9, sl, lr}^
    78a0:	ldcllt	6, cr6, [r8, #616]!	; 0x268
    78a4:	andcs	r4, r1, r2, lsr fp
    78a8:	ldmpl	fp!, {r1, r5, r7, r8, fp, sp, lr}^
    78ac:	ldcllt	6, cr6, [r8, #360]!	; 0x168
    78b0:	andcs	r4, r1, pc, lsr #22
    78b4:	ldmpl	fp!, {r1, r5, r7, r8, fp, sp, lr}^
    78b8:	ldcllt	6, cr6, [r8, #104]!	; 0x68
    78bc:	andcs	r4, r1, ip, lsr #22
    78c0:	ldmpl	fp!, {r1, r5, r7, r8, fp, sp, lr}^
    78c4:	cfldr64lt	mvdx6, [r8, #872]!	; 0x368
    78c8:	andcs	r4, r1, r9, lsr #22
    78cc:	ldmpl	fp!, {r1, r5, r7, r8, fp, sp, lr}^
    78d0:	cfldr64lt	mvdx6, [r8, #616]!	; 0x268
    78d4:	andcs	r4, r1, #38912	; 0x9800
    78d8:	ldmpl	fp!, {r4, r9, sl, lr}^
    78dc:	cfldr64lt	mvdx6, [r8, #360]!	; 0x168
    78e0:	andcs	r4, r1, #35840	; 0x8c00
    78e4:	ldmpl	fp!, {r4, r9, sl, lr}^
    78e8:	addcs	pc, r0, r3, asr #17
    78ec:	blmi	8370d4 <npth_sleep@plt+0x8313ec>
    78f0:	ldrmi	r2, [r0], -r1, lsl #4
    78f4:			; <UNDEFINED> instruction: 0x67da58fb
    78f8:	blmi	7770e0 <npth_sleep@plt+0x7713f8>
    78fc:	andcs	r2, r1, r0, lsl #4
    7900:			; <UNDEFINED> instruction: 0x679a58fb
    7904:	blmi	6b70ec <npth_sleep@plt+0x6b1404>
    7908:	ldrmi	r2, [r0], -r1, lsl #4
    790c:			; <UNDEFINED> instruction: 0x679a58fb
    7910:	blmi	5f70f8 <npth_sleep@plt+0x5f1410>
    7914:	andcs	r2, r1, r0, lsl #4
    7918:			; <UNDEFINED> instruction: 0xf8c358fb
    791c:	ldcllt	0, cr2, [r8, #528]!	; 0x210
    7920:	andcs	r4, r0, #19456	; 0x4c00
    7924:	ldmpl	fp!, {r0, sp}^
    7928:	addcs	pc, r0, r3, asr #17
    792c:	blmi	437114 <npth_sleep@plt+0x43142c>
    7930:	ldrmi	r2, [r0], -r1, lsl #4
    7934:			; <UNDEFINED> instruction: 0x609a58fb
    7938:	svcmi	0x0013bdf8
    793c:			; <UNDEFINED> instruction: 0xf01b4630
    7940:	ldrbtmi	pc, [pc], #-3481	; 7948 <npth_sleep@plt+0x1c60>	; <UNPREDICTABLE>
    7944:			; <UNDEFINED> instruction: 0xf7fd68b8
    7948:	stmibvs	r0!, {r1, r2, r3, r4, r8, r9, fp, sp, lr, pc}
    794c:	ldmib	r6, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7950:	strtmi	r4, [r8], -r3, lsl #12
    7954:	ldcllt	0, cr6, [r8, #748]!	; 0x2ec
    7958:	andcs	r4, r5, #12, 18	; 0x30000
    795c:			; <UNDEFINED> instruction: 0xf7fd4479
    7960:			; <UNDEFINED> instruction: 0xf01beb44
    7964:			; <UNDEFINED> instruction: 0x2001febb
    7968:	svclt	0x0000bdf8
    796c:	andeq	r7, r4, r2, lsl #8
    7970:	andeq	r0, r0, r4, ror #11
    7974:	andeq	r7, r4, sl, lsr #29
    7978:	andeq	r7, r4, ip, asr #28
    797c:	andeq	r7, r4, lr, lsl #27
    7980:	andeq	r7, r4, lr, lsr sp
    7984:	ldrdeq	r7, [r4], -r2
    7988:	andeq	r7, r4, r6, asr ip
    798c:	muleq	r2, r0, r5
    7990:	blmi	c9a25c <npth_sleep@plt+0xc94574>
    7994:	ldrblt	r4, [r0, #1146]!	; 0x47a
    7998:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    799c:	strmi	r2, [r5], -r0, lsl #8
    79a0:	ldmdavs	fp, {r0, r1, r2, r3, r5, r8, r9, sl, fp, lr}
    79a4:			; <UNDEFINED> instruction: 0xf04f9301
    79a8:	strls	r0, [r0], #-768	; 0xfffffd00
    79ac:			; <UNDEFINED> instruction: 0xff60f01d
    79b0:	strtmi	r4, [r2], -ip, lsr #18
    79b4:	ldrbtmi	r4, [r9], #-1151	; 0xfffffb81
    79b8:			; <UNDEFINED> instruction: 0xf834f018
    79bc:	eorsle	r2, r5, r0, lsl #16
    79c0:	strbtmi	r4, [r8], -r4, lsl #12
    79c4:	ldc	7, cr15, [r2, #1012]	; 0x3f4
    79c8:	cmplt	r8, r3, lsl #12
    79cc:			; <UNDEFINED> instruction: 0xf7fd4620
    79d0:	vstrcs	s28, [r0, #-872]	; 0xfffffc98
    79d4:	stmdals	r0, {r2, r4, r5, ip, lr, pc}
    79d8:			; <UNDEFINED> instruction: 0xf7fdb378
    79dc:			; <UNDEFINED> instruction: 0xf04fef86
    79e0:	ldrsh	r3, [r4], -pc	; <UNPREDICTABLE>
    79e4:			; <UNDEFINED> instruction: 0xf04f9800
    79e8:			; <UNDEFINED> instruction: 0x462132ff
    79ec:	ldmdb	lr, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    79f0:	strtmi	r4, [r0], -r6, lsl #12
    79f4:	b	ff1c59f0 <npth_sleep@plt+0xff1bfd08>
    79f8:	mvnle	r2, r0, lsl #28
    79fc:	ldmpl	fp!, {r1, r3, r4, r8, r9, fp, lr}^
    7a00:			; <UNDEFINED> instruction: 0x432b689b
    7a04:	stmdals	r0, {r0, r2, r3, ip, lr, pc}
    7a08:	svc	0x006ef7fd
    7a0c:	bmi	5cfa14 <npth_sleep@plt+0x5c9d2c>
    7a10:	ldrbtmi	r4, [sl], #-2834	; 0xfffff4ee
    7a14:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    7a18:	subsmi	r9, sl, r1, lsl #22
    7a1c:	andlt	sp, r3, r9, lsl r1
    7a20:	ldmdami	r3, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
    7a24:			; <UNDEFINED> instruction: 0xf01b4478
    7a28:	strb	pc, [ip, r7, lsr #28]!	; <UNPREDICTABLE>
    7a2c:	stc	7, cr15, [r8, #1012]!	; 0x3f4
    7a30:	rscle	r2, ip, r0, lsl #16
    7a34:	andmi	pc, r0, r0, asr #5
    7a38:			; <UNDEFINED> instruction: 0xf04fe7e9
    7a3c:			; <UNDEFINED> instruction: 0xe7e630ff
    7a40:	andcs	r4, r5, #12, 18	; 0x30000
    7a44:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    7a48:	b	ff3c5a44 <npth_sleep@plt+0xff3bfd5c>
    7a4c:	mcr2	0, 2, pc, cr6, cr11, {0}	; <UNPREDICTABLE>
    7a50:			; <UNDEFINED> instruction: 0xf7fde7c1
    7a54:	svclt	0x0000eadc
    7a58:	andeq	r7, r4, ip, ror r0
    7a5c:	muleq	r0, ip, r5
    7a60:	andeq	r7, r4, ip, asr r0
    7a64:	andeq	r9, r2, lr, asr r5
    7a68:	andeq	r0, r0, r4, ror #11
    7a6c:	strdeq	r6, [r4], -lr
    7a70:	andeq	r9, r2, r4, lsr #10
    7a74:	ldrdeq	r9, [r2], -sl
    7a78:	push	{r1, r3, r4, r6, r8, r9, fp, lr}
    7a7c:	ldrbtmi	r4, [fp], #-496	; 0xfffffe10
    7a80:	ldmdavs	ip, {r0, r3, r4, r6, r8, sl, fp, lr}^
    7a84:	cfstrscs	mvf4, [r0], {125}	; 0x7d
    7a88:	stmdavc	r3!, {r0, r6, ip, lr, pc}
    7a8c:	blcs	256754 <npth_sleep@plt+0x250a6c>
    7a90:	ldmdbmi	r6, {r1, r4, r8, fp, ip, lr, pc}^
    7a94:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    7a98:	stmdb	r2!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7a9c:	cmple	r2, r0, lsl #16
    7aa0:	andcs	r4, r0, #84992	; 0x14c00
    7aa4:	eorvs	r5, r2, ip, ror #17
    7aa8:	andscs	r6, r3, r1, ror #16
    7aac:	svc	0x00e6f7fd
    7ab0:	bllt	8e1b44 <npth_sleep@plt+0x8dbe5c>
    7ab4:	ldrhhi	lr, [r0, #141]!	; 0x8d
    7ab8:	andcs	r2, sl, #0, 2
    7abc:			; <UNDEFINED> instruction: 0xf7fd4620
    7ac0:	stmdbmi	ip, {r1, r3, r5, r8, fp, sp, lr, pc}^
    7ac4:			; <UNDEFINED> instruction: 0x46064479
    7ac8:			; <UNDEFINED> instruction: 0xf7fd4620
    7acc:	stmdacs	r0, {r1, r3, r8, fp, sp, lr, pc}
    7ad0:	cdpcs	0, 0, cr13, cr0, cr6, {7}
    7ad4:	stmdbmi	r8, {r2, r5, r6, r7, r8, sl, fp, ip, lr, pc}^
    7ad8:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    7adc:	stmdb	r0, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7ae0:	eorsle	r2, r6, r0, lsl #16
    7ae4:	ldcle	14, cr2, [r4, #-8]!
    7ae8:	strtmi	r4, [r0], -r4, asr #18
    7aec:			; <UNDEFINED> instruction: 0xf7fd4479
    7af0:	cmnlt	r0, #248, 16	; 0xf80000
    7af4:	stcle	14, cr2, [ip, #-20]!	; 0xffffffec
    7af8:	ldrtmi	r2, [r8], r1, lsl #14
    7afc:	bmi	103fbec <npth_sleep@plt+0x1039f04>
    7b00:	andcs	r4, r0, r1, lsr #12
    7b04:	ldrhmi	lr, [r0, #141]!	; 0x8d
    7b08:			; <UNDEFINED> instruction: 0xf020447a
    7b0c:	blmi	e36790 <npth_sleep@plt+0xe30aa8>
    7b10:	stmdavs	r3!, {r2, r3, r5, r6, r7, fp, ip, lr}
    7b14:	sbcle	r2, r7, r0, lsl #22
    7b18:	movweq	pc, #8195	; 0x2003	; <UNPREDICTABLE>
    7b1c:	stmdblt	sl, {r1, r5, r6, fp, sp, lr}
    7b20:	rsbvs	r2, r2, r1, lsl #4
    7b24:	smlatblt	sl, r2, r8, r6
    7b28:	adcvs	r2, r2, r0, lsl #4
    7b2c:	tstcs	r2, fp, lsl r1
    7b30:			; <UNDEFINED> instruction: 0xf7fd2014
    7b34:	stmdavs	r3!, {r2, r5, r7, r8, r9, sl, fp, sp, lr, pc}
    7b38:	ldrle	r0, [r5, #1883]!	; 0x75b
    7b3c:	andscs	r2, r4, r1, lsl #2
    7b40:	svc	0x009cf7fd
    7b44:	stmdbmi	pc!, {r4, r5, r7, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
    7b48:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    7b4c:	stmia	r8, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7b50:	bmi	9f6018 <npth_sleep@plt+0x9f0330>
    7b54:	orrvs	pc, r0, pc, asr #8
    7b58:	stmiapl	ip!, {r8, r9, sp}
    7b5c:	ldrb	r6, [sp, r1, lsr #32]
    7b60:	strtmi	r4, [r0], -r9, lsr #18
    7b64:	ldrbtmi	r2, [r9], #-1792	; 0xfffff900
    7b68:			; <UNDEFINED> instruction: 0xf7fd46b8
    7b6c:			; <UNDEFINED> instruction: 0x463ee8ba
    7b70:	rscle	r2, lr, r0, lsl #16
    7b74:	strtmi	r4, [r0], -r5, lsr #18
    7b78:			; <UNDEFINED> instruction: 0xf7fd4479
    7b7c:			; <UNDEFINED> instruction: 0xb198e8b2
    7b80:	svclt	0x00cc2e08
    7b84:			; <UNDEFINED> instruction: 0xf0082600
    7b88:	stmdblt	lr!, {r0, r9, sl}^
    7b8c:	strtmi	r4, [r0], -r0, lsr #18
    7b90:			; <UNDEFINED> instruction: 0xf7fd4479
    7b94:	cmnlt	r0, r6, lsr #17
    7b98:	blmi	57427c <npth_sleep@plt+0x56e594>
    7b9c:	vld2.<illegal width 64>	{d21-d22}, [pc :128], ip
    7ba0:	movwcs	r7, #8704	; 0x2200
    7ba4:	ldr	r6, [r9, r2, lsr #32]!
    7ba8:	vst1.8	{d20-d21}, [pc :64], r1
    7bac:	movwcs	r6, #392	; 0x188
    7bb0:	eorvs	r5, r1, ip, lsr #17
    7bb4:	blmi	3c1a84 <npth_sleep@plt+0x3bbd9c>
    7bb8:	rscscc	pc, pc, #79	; 0x4f
    7bbc:	movwcs	r5, #10476	; 0x28ec
    7bc0:	svccs	0x00006022
    7bc4:	strb	sp, [sl, sl, lsr #1]!
    7bc8:	andcs	r4, r5, #294912	; 0x48000
    7bcc:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    7bd0:	b	2c5bcc <npth_sleep@plt+0x2bfee4>
    7bd4:			; <UNDEFINED> instruction: 0xf01b4621
    7bd8:	blmi	1871e4 <npth_sleep@plt+0x1814fc>
    7bdc:	eorvs	r5, r7, ip, ror #17
    7be0:	svclt	0x0000e762
    7be4:	andeq	r7, r4, sl, lsl fp
    7be8:	andeq	r6, r4, ip, lsl #31
    7bec:	ldrdeq	r9, [r2], -r6
    7bf0:	andeq	r0, r0, r4, ror #11
    7bf4:	andeq	r9, r2, r8, lsr #9
    7bf8:	muleq	r2, sl, r4
    7bfc:	muleq	r2, r0, r4
    7c00:	andeq	r7, r4, r0, asr #10
    7c04:	andeq	r9, r2, sl, lsr #8
    7c08:	andeq	r9, r2, r6, lsl r4
    7c0c:	andeq	r9, r2, r0, lsl r4
    7c10:	andeq	r9, r2, r0, lsl #8
    7c14:	andeq	r9, r2, sl, asr #7
    7c18:	andcs	fp, r0, #112, 10	; 0x1c000000
    7c1c:	addslt	r4, ip, r3, lsr ip
    7c20:	ldrbtmi	r4, [ip], #-2867	; 0xfffff4cd
    7c24:			; <UNDEFINED> instruction: 0x4d344933
    7c28:	ldrbtmi	r5, [r9], #-2275	; 0xfffff71d
    7c2c:	ldmdavs	fp, {r0, r2, r3, r4, r5, r6, sl, lr}
    7c30:			; <UNDEFINED> instruction: 0xf04f931b
    7c34:			; <UNDEFINED> instruction: 0xf0170300
    7c38:	strbtmi	pc, [sl], -fp, asr #29	; <UNPREDICTABLE>
    7c3c:	andcs	r4, r3, r4, lsl #12
    7c40:			; <UNDEFINED> instruction: 0xf7fd4621
    7c44:			; <UNDEFINED> instruction: 0xb128efb4
    7c48:	ldcl	7, cr15, [ip], #1012	; 0x3f4
    7c4c:	strmi	r6, [r6], -r3, lsl #16
    7c50:	eorle	r2, r4, r2, lsl #22
    7c54:	strtmi	r4, [r0], -r9, lsr #18
    7c58:			; <UNDEFINED> instruction: 0xf01d4479
    7c5c:	stmdblt	r0!, {r0, r1, r2, r4, r8, fp, ip, sp, lr, pc}^
    7c60:			; <UNDEFINED> instruction: 0xf7fd4620
    7c64:	bmi	9c22ac <npth_sleep@plt+0x9bc5c4>
    7c68:	ldrbtmi	r4, [sl], #-2849	; 0xfffff4df
    7c6c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    7c70:	subsmi	r9, sl, fp, lsl fp
    7c74:	andslt	sp, ip, r7, lsr r1
    7c78:	stmdbmi	r2!, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
    7c7c:	andcs	r2, r0, r5, lsl #4
    7c80:			; <UNDEFINED> instruction: 0xf7fd4479
    7c84:			; <UNDEFINED> instruction: 0x4605e9b2
    7c88:	ldcl	7, cr15, [ip], {253}	; 0xfd
    7c8c:			; <UNDEFINED> instruction: 0xf7fd6800
    7c90:			; <UNDEFINED> instruction: 0x4621eb76
    7c94:	strtmi	r4, [r8], -r2, lsl #12
    7c98:	stc2	0, cr15, [r0, #-108]!	; 0xffffff94
    7c9c:	ldmdbmi	sl, {r5, r6, r7, r8, r9, sl, sp, lr, pc}
    7ca0:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    7ca4:			; <UNDEFINED> instruction: 0xf8dcf01d
    7ca8:	blmi	636250 <npth_sleep@plt+0x630568>
    7cac:	ldmvs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    7cb0:	bicle	r2, pc, r0, lsl #22
    7cb4:	andcs	r4, r5, #360448	; 0x58000
    7cb8:			; <UNDEFINED> instruction: 0xf7fd4479
    7cbc:			; <UNDEFINED> instruction: 0x4621e996
    7cc0:	ldc2l	0, cr15, [sl], {27}
    7cc4:	ldmdbmi	r3, {r1, r2, r6, r7, r8, r9, sl, sp, lr, pc}
    7cc8:	andcs	r2, r0, r5, lsl #4
    7ccc:			; <UNDEFINED> instruction: 0xf7fd4479
    7cd0:	strmi	lr, [r5], -ip, lsl #19
    7cd4:			; <UNDEFINED> instruction: 0xf7fd6830
    7cd8:			; <UNDEFINED> instruction: 0x4621eb52
    7cdc:	strtmi	r4, [r8], -r2, lsl #12
    7ce0:	ldc2l	0, cr15, [ip], #108	; 0x6c
    7ce4:			; <UNDEFINED> instruction: 0xf7fde7b6
    7ce8:	svclt	0x0000e992
    7cec:	andeq	r6, r4, lr, ror #27
    7cf0:	muleq	r0, ip, r5
    7cf4:	andeq	r9, r2, lr, lsl #7
    7cf8:	andeq	r6, r4, r4, ror #27
    7cfc:	andeq	r9, r2, r4, ror r3
    7d00:	andeq	r6, r4, r6, lsr #27
    7d04:	muleq	r2, r0, r3
    7d08:	andeq	r9, r2, sl, lsr #6
    7d0c:	andeq	r0, r0, r4, ror #11
    7d10:	andeq	r9, r2, r0, asr #6
    7d14:	andeq	r9, r2, r8, lsl #6
    7d18:	ldrlt	r4, [r0, #-2828]	; 0xfffff4f4
    7d1c:	cfstrsmi	mvf4, [ip], {123}	; 0x7b
    7d20:	ldrbtmi	r6, [ip], #-2266	; 0xfffff726
    7d24:	bmi	2f42b4 <npth_sleep@plt+0x2ee5cc>
    7d28:	stmiapl	r1!, {r0, r1, r3, r8, r9, fp, lr}
    7d2c:			; <UNDEFINED> instruction: 0xf7fd58e0
    7d30:	andcs	lr, r0, #221184	; 0x36000
    7d34:			; <UNDEFINED> instruction: 0x4010e8bd
    7d38:	subcs	r4, sp, r1, lsl r6
    7d3c:	mrclt	7, 4, APSR_nzcv, cr12, cr13, {7}
    7d40:	sbcsvs	r2, sl, r1, lsl #4
    7d44:	bl	e45d40 <npth_sleep@plt+0xe40058>
    7d48:	svclt	0x0000e7ed
    7d4c:	andeq	r7, r4, ip, ror r8
    7d50:	andeq	r6, r4, lr, ror #25
    7d54:			; <UNDEFINED> instruction: 0x000005b8
    7d58:			; <UNDEFINED> instruction: 0x000005b0
    7d5c:			; <UNDEFINED> instruction: 0x4604b538
    7d60:	stmdacs	r0, {r8, fp, sp, lr}
    7d64:	stcmi	0, cr13, [r2, #-228]!	; 0xffffff1c
    7d68:	ldrbtmi	r4, [sp], #-2338	; 0xfffff6de
    7d6c:	stmdbvs	sl!, {r0, r3, r4, r5, r6, sl, lr}
    7d70:	blx	443e08 <npth_sleep@plt+0x43e120>
    7d74:	stmdbvs	sl!, {r5, r8, fp, lr}^
    7d78:	stmdbvs	r0!, {r0, r3, r4, r5, r6, sl, lr}
    7d7c:	blx	2c3e14 <npth_sleep@plt+0x2be12c>
    7d80:	stmibvs	sl!, {r1, r2, r3, r4, r8, fp, lr}
    7d84:	stmdbvs	r0!, {r0, r3, r4, r5, r6, sl, lr}
    7d88:	blx	143e20 <npth_sleep@plt+0x13e138>
    7d8c:	stmibvs	sl!, {r2, r3, r4, r8, fp, lr}^
    7d90:	stmdbvs	r0!, {r0, r3, r4, r5, r6, sl, lr}
    7d94:			; <UNDEFINED> instruction: 0xf9fef024
    7d98:	stmdbvs	r0!, {r1, r3, r4, r8, fp, lr}
    7d9c:	ldrbtmi	r2, [r9], #-512	; 0xfffffe00
    7da0:			; <UNDEFINED> instruction: 0xf9f8f024
    7da4:	tstlt	r8, r0, ror #18
    7da8:	stmia	ip!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7dac:	ldrbtmi	r4, [fp], #-2838	; 0xfffff4ea
    7db0:	tstlt	r8, r8, lsl sl
    7db4:	svc	0x0062f7fd
    7db8:	cmnvs	r0, r3, lsr #19
    7dbc:			; <UNDEFINED> instruction: 0x4618b113
    7dc0:	stmia	r0!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7dc4:	ldrbtmi	r4, [fp], #-2833	; 0xfffff4ef
    7dc8:	tstlt	r8, r8, asr sl
    7dcc:	svc	0x0056f7fd
    7dd0:	msrvc	SPSR_c, #1325400064	; 0x4f000000
    7dd4:	rsbvs	r6, r3, #160, 2	; 0x28
    7dd8:	blmi	3772c0 <npth_sleep@plt+0x3715d8>
    7ddc:	adcvc	pc, r3, #64, 4
    7de0:	stmdami	sp, {r2, r3, r8, fp, lr}
    7de4:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    7de8:			; <UNDEFINED> instruction: 0xf7fd4478
    7dec:	svclt	0x0000ef78
    7df0:	andeq	r7, r4, lr, lsr #16
    7df4:	strdeq	r9, [r2], -r4
    7df8:	strdeq	r9, [r2], -r0
    7dfc:	andeq	r9, r2, ip, ror #5
    7e00:	andeq	r9, r2, r8, ror #5
    7e04:	andeq	r9, r2, r6, ror #5
    7e08:	andeq	r7, r4, sl, ror #15
    7e0c:	ldrdeq	r7, [r4], -r2
    7e10:	andeq	sl, r2, ip, asr sp
    7e14:	andeq	r9, r2, lr, asr #4
    7e18:	andeq	r9, r2, r4, ror #4
    7e1c:			; <UNDEFINED> instruction: 0x4604b538
    7e20:	stmda	r6, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7e24:	bmi	3db264 <npth_sleep@plt+0x3d557c>
    7e28:			; <UNDEFINED> instruction: 0x462b447d
    7e2c:	ldmdavs	fp, {r0, r1, r3, r5, r7, fp, ip, lr}
    7e30:	ldmdavs	sl, {r0, r1, r6, r8, ip, sp, pc}^
    7e34:	rscsle	r2, sl, r0, lsl #20
    7e38:	addsmi	r6, r0, #10092544	; 0x9a0000
    7e3c:	andcs	sp, r0, #-1073741763	; 0xc000003d
    7e40:	sbcsvs	r6, sl, sl, asr r0
    7e44:			; <UNDEFINED> instruction: 0xf0246920
    7e48:	stmdbvs	r0!, {r0, r3, r4, r6, r8, fp, ip, sp, lr, pc}^
    7e4c:			; <UNDEFINED> instruction: 0xf7fdb108
    7e50:	stmibvs	r0!, {r1, r3, r4, r7, fp, sp, lr, pc}
    7e54:	pop	{r3, r4, r8, ip, sp, pc}
    7e58:			; <UNDEFINED> instruction: 0xf7fd4038
    7e5c:	ldclt	8, cr11, [r8, #-580]!	; 0xfffffdbc
    7e60:	andeq	r6, r4, r8, ror #23
    7e64:	andeq	r0, r0, r0, asr #11
    7e68:	ldrlt	r4, [r0, #-2603]!	; 0xfffff5d5
    7e6c:	addlt	r4, r3, sl, ror r4
    7e70:	bvs	fe4daf20 <npth_sleep@plt+0xfe4d5238>
    7e74:	ldrbtmi	r9, [ip], #-1
    7e78:	addsvs	r3, r3, #67108864	; 0x4000000
    7e7c:			; <UNDEFINED> instruction: 0xff6ef7ff
    7e80:	stmiapl	r4!, {r0, r1, r2, r5, r8, r9, fp, lr}^
    7e84:	tstlt	fp, r3, ror #16
    7e88:			; <UNDEFINED> instruction: 0xf4106820
    7e8c:	eorsle	r6, r3, r0, lsl #1
    7e90:			; <UNDEFINED> instruction: 0xf04f9b01
    7e94:	ldmdavs	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, ip, sp}
    7e98:			; <UNDEFINED> instruction: 0xf0054618
    7e9c:	stmdavs	r3!, {r0, r1, r4, r7, r9, fp, ip, sp, lr, pc}^
    7ea0:	stmdavs	r0!, {r0, r1, r3, r4, r8, ip, sp, pc}
    7ea4:	addvs	pc, r0, r0, lsl r4	; <UNPREDICTABLE>
    7ea8:	stmdals	r1, {r0, r1, r2, r4, ip, lr, pc}
    7eac:			; <UNDEFINED> instruction: 0xffb6f7ff
    7eb0:			; <UNDEFINED> instruction: 0xf7fd9801
    7eb4:	bmi	70205c <npth_sleep@plt+0x6fc374>
    7eb8:	bvs	fe4d90a8 <npth_sleep@plt+0xfe4d33c0>
    7ebc:	addsvs	r3, r3, #1024	; 0x400
    7ec0:	andcs	fp, r0, r3, lsl r1
    7ec4:	ldclt	0, cr11, [r0, #-12]!
    7ec8:	tstcs	r2, r7, lsl fp
    7ecc:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
    7ed0:	b	fef45ecc <npth_sleep@plt+0xfef401e4>
    7ed4:	andlt	r2, r3, r0
    7ed8:	ldmdbmi	r4, {r4, r5, r8, sl, fp, ip, sp, pc}
    7edc:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    7ee0:	stm	r2, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7ee4:			; <UNDEFINED> instruction: 0xf7fc4604
    7ee8:	blls	83e80 <npth_sleep@plt+0x7e198>
    7eec:			; <UNDEFINED> instruction: 0x4601681a
    7ef0:			; <UNDEFINED> instruction: 0xf01b4620
    7ef4:	ldrb	pc, [r8, r1, asr #23]	; <UNPREDICTABLE>
    7ef8:	andcs	r4, r5, #212992	; 0x34000
    7efc:			; <UNDEFINED> instruction: 0xf7fd4479
    7f00:			; <UNDEFINED> instruction: 0x4605e874
    7f04:	svc	0x00d4f7fc
    7f08:	ldmdavs	sl, {r0, r8, r9, fp, ip, pc}
    7f0c:	strtmi	r4, [r8], -r1, lsl #12
    7f10:	blx	fecc3f86 <npth_sleep@plt+0xfecbe29e>
    7f14:	svclt	0x0000e7bc
    7f18:	andeq	r7, r4, ip, lsr #14
    7f1c:	muleq	r4, sl, fp
    7f20:	andeq	r0, r0, r4, ror #11
    7f24:	andeq	r7, r4, r0, ror #13
    7f28:	andeq	r7, r4, r8, lsr r1
    7f2c:	andeq	r9, r2, lr, lsr r3
    7f30:	strdeq	r9, [r2], -r8
    7f34:			; <UNDEFINED> instruction: 0xf7ffb508
    7f38:	stmdami	r7, {r0, r1, r2, r3, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    7f3c:			; <UNDEFINED> instruction: 0xf7fd4478
    7f40:			; <UNDEFINED> instruction: 0xf00aedaa
    7f44:			; <UNDEFINED> instruction: 0xf009fe5f
    7f48:			; <UNDEFINED> instruction: 0xf015fc85
    7f4c:	pop	{r0, r1, r2, r4, sl, fp, ip, sp, lr, pc}
    7f50:			; <UNDEFINED> instruction: 0xf0114008
    7f54:	svclt	0x0000bde1
    7f58:	ldrdeq	r7, [r4], -r8
    7f5c:	bmi	8da3ec <npth_sleep@plt+0x8d4704>
    7f60:	blmi	8d914c <npth_sleep@plt+0x8d3464>
    7f64:	ldrbtmi	fp, [fp], #-1328	; 0xfffffad0
    7f68:	addlt	r5, sp, sl, lsl #17
    7f6c:	strne	lr, [fp], #-2515	; 0xfffff62d
    7f70:	andls	r6, fp, #1179648	; 0x120000
    7f74:	andeq	pc, r0, #79	; 0x4f
    7f78:	movwmi	r6, #43034	; 0xa81a
    7f7c:	andle	r4, r9, r4, lsl r3
    7f80:	blmi	69a7f8 <npth_sleep@plt+0x694b10>
    7f84:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    7f88:	blls	2e1ff8 <npth_sleep@plt+0x2dc310>
    7f8c:	qsuble	r4, sl, r9
    7f90:	ldclt	0, cr11, [r0, #-52]!	; 0xffffffcc
    7f94:	stc2l	0, cr15, [ip], #-116	; 0xffffff8c
    7f98:			; <UNDEFINED> instruction: 0x46224917
    7f9c:			; <UNDEFINED> instruction: 0xf0174479
    7fa0:	strmi	pc, [r4], -r1, asr #26
    7fa4:	rscle	r2, fp, r0, lsl #16
    7fa8:	strtmi	sl, [r8], -r2, lsl #26
    7fac:	bl	7c5fa8 <npth_sleep@plt+0x7c02c0>
    7fb0:	mvnle	r2, r0, lsl #16
    7fb4:	strtmi	r2, [r8], -r1, lsl #2
    7fb8:	mcr	7, 0, pc, cr4, cr13, {7}	; <UNPREDICTABLE>
    7fbc:	stmdage	r1, {r0, r1, r2, r3, r9, fp, lr}
    7fc0:	ldrbtmi	r4, [sl], #-1571	; 0xfffff9dd
    7fc4:			; <UNDEFINED> instruction: 0xf7fd4629
    7fc8:	ldmdblt	r8, {r3, r4, r5, r8, sl, fp, sp, lr, pc}
    7fcc:			; <UNDEFINED> instruction: 0xf7fc4628
    7fd0:			; <UNDEFINED> instruction: 0xe7d5eed4
    7fd4:	ldmib	r2, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7fd8:	stmdami	r9, {r0, r9, sl, lr}
    7fdc:			; <UNDEFINED> instruction: 0xf01b4478
    7fe0:			; <UNDEFINED> instruction: 0xe7f3fb7d
    7fe4:	ldmda	r2, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7fe8:			; <UNDEFINED> instruction: 0x00046ab0
    7fec:	muleq	r0, ip, r5
    7ff0:	andeq	r7, r4, r2, lsr r6
    7ff4:	andeq	r6, r4, ip, lsl #21
    7ff8:	andeq	r8, r2, r8, ror pc
    7ffc:	andeq	r0, r0, fp, asr #32
    8000:	strheq	r9, [r2], -ip
    8004:			; <UNDEFINED> instruction: 0xf020b508
    8008:	andcs	pc, r0, r1, asr #20
    800c:	svclt	0x0000bd08
    8010:	blmi	169a57c <npth_sleep@plt+0x1694894>
    8014:	bmi	1699200 <npth_sleep@plt+0x1693518>
    8018:	mvnsmi	lr, #737280	; 0xb4000
    801c:	stmiapl	fp, {r1, r3, r4, r5, r6, sl, lr}^
    8020:	strmi	fp, [r5], -fp, lsl #1
    8024:	ldmdavs	fp, {r2, fp, sp, pc}
    8028:			; <UNDEFINED> instruction: 0xf04f9309
    802c:	bvs	ff4c8c34 <npth_sleep@plt+0xff4c2f4c>
    8030:	mrsls	r2, (UNDEF: 20)
    8034:	sbcsvs	r3, r3, #67108864	; 0x4000000
    8038:	b	1646034 <npth_sleep@plt+0x164034c>
    803c:	ldrbtmi	r4, [pc], #-3921	; 8044 <npth_sleep@plt+0x235c>
    8040:	cmnle	sp, r0, lsl #16
    8044:	andcs	r4, r1, #4, 12	; 0x400000
    8048:	tstcs	r5, r4, lsl #16
    804c:	stcl	7, cr15, [r8], #1012	; 0x3f4
    8050:	stmdals	r4, {r0, r1, r5, r9, sl, lr}
    8054:	rscscc	pc, pc, #79	; 0x4f
    8058:			; <UNDEFINED> instruction: 0xf7fd4629
    805c:	strmi	lr, [r4], -r8, lsr #28
    8060:	cmple	r5, r0, lsl #16
    8064:			; <UNDEFINED> instruction: 0xf8dfae05
    8068:	cmncs	r4, r0, lsr #2
    806c:	ldrbtmi	r4, [r8], #1584	; 0x630
    8070:			; <UNDEFINED> instruction: 0xf9d8f020
    8074:	ldrtmi	r4, [r3], -r5, asr #20
    8078:	ldrbtmi	r4, [sl], #-1601	; 0xfffff9bf
    807c:	strmi	lr, [r2], #-2509	; 0xfffff633
    8080:	strls	r9, [r0], #-1025	; 0xfffffbff
    8084:			; <UNDEFINED> instruction: 0xf7fd9804
    8088:	stmdbmi	r1, {r1, r2, r5, r8, fp, sp, lr, pc}^
    808c:	ldrbtmi	r2, [r9], #-513	; 0xfffffdff
    8090:	ldrtmi	r4, [r0], -r1, lsl #13
    8094:			; <UNDEFINED> instruction: 0xf9faf020
    8098:	ldrtmi	r4, [r0], -r1, lsr #12
    809c:	blx	fe0c4124 <npth_sleep@plt+0xfe0be43c>
    80a0:			; <UNDEFINED> instruction: 0xf180fab0
    80a4:	stmdbeq	r9, {r2, r9, sl, lr}^
    80a8:	svceq	0x0000f1b9
    80ac:	tstcs	r1, r8, lsl pc
    80b0:	eorsle	r2, sp, r0, lsl #18
    80b4:			; <UNDEFINED> instruction: 0xf7fd4648
    80b8:			; <UNDEFINED> instruction: 0x4641ec96
    80bc:	ldmdami	r5!, {r1, r9, sl, lr}
    80c0:			; <UNDEFINED> instruction: 0xf01b4478
    80c4:	strtmi	pc, [r0], -fp, lsl #22
    80c8:	svc	0x005cf7fc
    80cc:			; <UNDEFINED> instruction: 0xf7fc4628
    80d0:	stmdals	r4, {r1, r3, r4, r6, r8, r9, sl, fp, sp, lr, pc}
    80d4:			; <UNDEFINED> instruction: 0xf7fdb108
    80d8:	blmi	c03100 <npth_sleep@plt+0xbfd418>
    80dc:	stmdami	pc!, {r0, r8, sp}	; <UNPREDICTABLE>
    80e0:	ldrbtmi	r2, [fp], #-514	; 0xfffffdfe
    80e4:	stmib	r3, {r3, r4, r5, r6, sl, lr}^
    80e8:			; <UNDEFINED> instruction: 0xf01b210c
    80ec:	bmi	b46c08 <npth_sleep@plt+0xb40f20>
    80f0:	bvs	ff4d92e0 <npth_sleep@plt+0xff4d35f8>
    80f4:	sbcsvs	r3, r3, #1024	; 0x400
    80f8:	blmi	81a9a8 <npth_sleep@plt+0x814cc0>
    80fc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    8100:	blls	262170 <npth_sleep@plt+0x25c488>
    8104:	teqle	r5, sl, asr r0
    8108:	andlt	r2, fp, r0
    810c:	mvnshi	lr, #12386304	; 0xbd0000
    8110:	stcl	7, cr15, [r8], #-1012	; 0xfffffc0c
    8114:	stmdami	r4!, {r0, r9, sl, lr}
    8118:			; <UNDEFINED> instruction: 0xf01b4478
    811c:			; <UNDEFINED> instruction: 0xe7d5fadf
    8120:	stcl	7, cr15, [r0], #-1012	; 0xfffffc0c
    8124:	stmdami	r1!, {r0, r9, sl, lr}
    8128:			; <UNDEFINED> instruction: 0xf01b4478
    812c:			; <UNDEFINED> instruction: 0xe7cdfad7
    8130:			; <UNDEFINED> instruction: 0xf7fd220a
    8134:	strmi	lr, [r6], -r2, ror #19
    8138:	stmib	r0!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    813c:	tstle	r4, r6, lsl #5
    8140:	ldmpl	fp!, {r0, r1, r3, r4, r8, r9, fp, lr}^
    8144:	blcs	622b8 <npth_sleep@plt+0x5c5d0>
    8148:	ldmdami	sl, {r0, r1, r8, sl, fp, ip, lr, pc}
    814c:			; <UNDEFINED> instruction: 0xf01b4478
    8150:	strtmi	pc, [r0], -r5, asr #21
    8154:	svc	0x0016f7fc
    8158:			; <UNDEFINED> instruction: 0xf7fc4628
    815c:	stmdals	r4, {r2, r4, r8, r9, sl, fp, sp, lr, pc}
    8160:	sbcle	r2, r4, r0, lsl #16
    8164:	bl	ff046160 <npth_sleep@plt+0xff040478>
    8168:	ldmdami	r3, {r0, r6, r7, r8, r9, sl, sp, lr, pc}
    816c:			; <UNDEFINED> instruction: 0xf01b4478
    8170:			; <UNDEFINED> instruction: 0xe7a8fab5
    8174:	svc	0x004af7fc
    8178:	strdeq	r6, [r4], -ip
    817c:	muleq	r0, ip, r5
    8180:	andeq	r7, r4, ip, ror r5
    8184:	ldrdeq	r6, [r4], -r2
    8188:	muleq	r2, lr, r0
    818c:			; <UNDEFINED> instruction: 0xffffff87
    8190:	andeq	lr, r2, sl, lsl #17
    8194:	andeq	r9, r2, r8, asr r0
    8198:			; <UNDEFINED> instruction: 0x000474b6
    819c:	strheq	r9, [r2], -ip
    81a0:	andeq	r7, r4, r8, lsr #9
    81a4:	andeq	r6, r4, r4, lsl r9
    81a8:	ldrdeq	r8, [r2], -r0
    81ac:	muleq	r2, ip, pc	; <UNPREDICTABLE>
    81b0:	andeq	r0, r0, r4, ror #11
    81b4:	andeq	r9, r2, ip, lsr #32
    81b8:	andeq	r8, r2, r0, ror #31
    81bc:			; <UNDEFINED> instruction: 0x4604b530
    81c0:	stmdavs	r0, {r0, r1, r7, ip, sp, pc}
    81c4:	bl	fff461c0 <npth_sleep@plt+0xfff404d8>
    81c8:	andlt	fp, r3, r8, lsl #18
    81cc:	stmdbmi	lr, {r4, r5, r8, sl, fp, ip, sp, pc}
    81d0:	andcs	r2, r0, r5, lsl #4
    81d4:			; <UNDEFINED> instruction: 0xf7fc4479
    81d8:	strmi	lr, [r5], -r8, lsl #30
    81dc:	b	cc61d8 <npth_sleep@plt+0xcc04f0>
    81e0:	tstls	r1, r1, lsr #16
    81e4:			; <UNDEFINED> instruction: 0xf7fd6800
    81e8:	stmdbls	r1, {r1, r3, r6, r7, fp, sp, lr, pc}
    81ec:	strtmi	r4, [r8], -r2, lsl #12
    81f0:	blx	10c4264 <npth_sleep@plt+0x10be57c>
    81f4:			; <UNDEFINED> instruction: 0xf7fd6820
    81f8:			; <UNDEFINED> instruction: 0x4620e9b6
    81fc:	mcr	7, 6, pc, cr2, cr12, {7}	; <UNPREDICTABLE>
    8200:	rscscc	pc, pc, pc, asr #32
    8204:	svclt	0x0000e7e1
    8208:	strdeq	r8, [r2], -r8	; <UNPREDICTABLE>
    820c:			; <UNDEFINED> instruction: 0x4604b5f8
    8210:	svcmi	0x00284e27
    8214:			; <UNDEFINED> instruction: 0xf106447e
    8218:	ldrbtmi	r0, [pc], #-312	; 8220 <npth_sleep@plt+0x2538>
    821c:			; <UNDEFINED> instruction: 0xffcef7ff
    8220:	andcs	fp, r0, r8, lsl #2
    8224:	bvs	fecf7a0c <npth_sleep@plt+0xfecf1d24>
    8228:	strtmi	r4, [r0], -r5, lsl #12
    822c:	adcsvs	r3, r3, #67108864	; 0x4000000
    8230:	ldc2	7, cr15, [r4, #1020]	; 0x3fc
    8234:	ldmpl	lr!, {r5, r8, r9, fp, lr}^
    8238:	bllt	12e240c <npth_sleep@plt+0x12dc724>
    823c:	strtmi	r6, [r0], -r1, lsr #16
    8240:			; <UNDEFINED> instruction: 0xf8e8f008
    8244:	stmiblt	r3!, {r0, r1, r4, r5, r6, fp, sp, lr}
    8248:			; <UNDEFINED> instruction: 0xf7ff4620
    824c:	strtmi	pc, [r0], -r7, ror #27
    8250:	mrc	7, 4, APSR_nzcv, cr8, cr12, {7}
    8254:	ldrbtmi	r4, [sl], #-2585	; 0xfffff5e7
    8258:	blcc	62cac <npth_sleep@plt+0x5cfc4>
    825c:	blcs	20cb0 <npth_sleep@plt+0x1afc8>
    8260:	blmi	5fc9e4 <npth_sleep@plt+0x5f6cfc>
    8264:	ldrbtmi	r2, [fp], #-274	; 0xfffffeee
    8268:			; <UNDEFINED> instruction: 0xf7fd6818
    826c:	strdcs	lr, [r0], -r0
    8270:	ldmdbmi	r4, {r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
    8274:	andcs	r2, r0, r5, lsl #4
    8278:			; <UNDEFINED> instruction: 0xf7fc4479
    827c:			; <UNDEFINED> instruction: 0x4605eeb6
    8280:	mrc	7, 0, APSR_nzcv, cr6, cr12, {7}
    8284:	strmi	r6, [r1], -r2, lsr #16
    8288:			; <UNDEFINED> instruction: 0xf01b4628
    828c:			; <UNDEFINED> instruction: 0xe7dbf9f5
    8290:	andcs	r4, r5, #212992	; 0x34000
    8294:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    8298:	mcr	7, 5, pc, cr6, cr12, {7}	; <UNPREDICTABLE>
    829c:			; <UNDEFINED> instruction: 0xf7fc4605
    82a0:	stmdavs	r2!, {r3, r9, sl, fp, sp, lr, pc}
    82a4:	strtmi	r4, [r8], -r1, lsl #12
    82a8:			; <UNDEFINED> instruction: 0xf9e6f01b
    82ac:	svclt	0x0000e7c6
    82b0:	andeq	r7, r4, r4, lsl #7
    82b4:	strdeq	r6, [r4], -r6	; <UNPREDICTABLE>
    82b8:	andeq	r0, r0, r4, ror #11
    82bc:	andeq	r7, r4, r2, asr #6
    82c0:	muleq	r4, lr, sp
    82c4:	andeq	r8, r2, r0, lsr #31
    82c8:	andeq	r8, r2, sl, asr pc
    82cc:			; <UNDEFINED> instruction: 0xf7fcb508
    82d0:			; <UNDEFINED> instruction: 0x4601edf0
    82d4:	ldrbtmi	r4, [r8], #-2050	; 0xfffff7fe
    82d8:	blx	4434c <npth_sleep@plt+0x3e664>
    82dc:	stclt	0, cr2, [r8, #-0]
    82e0:	andeq	r8, r2, sl, ror #30
    82e4:	ldrlt	r4, [r0, #-2312]	; 0xfffff6f8
    82e8:	teqcc	ip, r9, ror r4
    82ec:			; <UNDEFINED> instruction: 0xf7ff4604
    82f0:	stmdblt	r8!, {r0, r2, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    82f4:	strtmi	r2, [r0], -r2, lsl #6
    82f8:	pop	{r0, r1, r5, r6, sp, lr}
    82fc:	ldr	r4, [r3, #16]!
    8300:			; <UNDEFINED> instruction: 0x4010e8bd
    8304:	svclt	0x0000e7e2
    8308:			; <UNDEFINED> instruction: 0x000472b0
    830c:	ldrlt	r4, [r0, #-2312]	; 0xfffff6f8
    8310:	hvccc	1097	; 0x449
    8314:			; <UNDEFINED> instruction: 0xf7ff4604
    8318:	stmdblt	r8!, {r0, r4, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    831c:	strtmi	r2, [r0], -r1, lsl #6
    8320:	pop	{r0, r1, r5, r6, sp, lr}
    8324:	ldr	r4, [pc, #16]	; 833c <npth_sleep@plt+0x2654>
    8328:			; <UNDEFINED> instruction: 0x4010e8bd
    832c:	svclt	0x0000e7ce
    8330:	andeq	r7, r4, r8, lsl #5
    8334:	ldrlt	r4, [r0, #-2311]	; 0xfffff6f9
    8338:	hvccc	17481	; 0x4449
    833c:			; <UNDEFINED> instruction: 0xf7ff4604
    8340:	ldmdblt	r8, {r0, r2, r3, r4, r5, r8, r9, sl, fp, ip, sp, lr, pc}
    8344:	pop	{r5, r9, sl, lr}
    8348:	str	r4, [sp, #16]
    834c:			; <UNDEFINED> instruction: 0x4010e8bd
    8350:	svclt	0x0000e7bc
    8354:	andeq	r7, r4, r0, ror #4
    8358:	ldrlt	r3, [r8, #-2049]!	; 0xfffff7ff
    835c:	ldmdale	r6, {r3, r5, fp, sp}
    8360:			; <UNDEFINED> instruction: 0xf000e8df
    8364:	ldrne	r1, [r5, #-1304]	; 0xfffffae8
    8368:	ldrne	r1, [r5, #-1301]	; 0xfffffaeb
    836c:	ldrbne	r1, [ip, #-1301]	; 0xfffffaeb
    8370:	ldrne	r1, [r5, #-1375]	; 0xfffffaa1
    8374:	ldrbcs	r1, [r4], #-1312	; 0xfffffae0
    8378:	ldrne	r1, [r5, #-1301]	; 0xfffffaeb
    837c:	ldrne	r1, [r5, #-1301]	; 0xfffffaeb
    8380:	ldrne	r1, [r5, #-1301]	; 0xfffffaeb
    8384:	ldrne	r1, [r5, #-1301]	; 0xfffffaeb
    8388:	ldmdane	r5, {r0, r2, r4, r8, sl, ip}
    838c:	strcs	r0, [r0], #-76	; 0xffffffb4
    8390:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
    8394:	andcs	r4, r5, #40, 18	; 0xa0000
    8398:	ldrhtmi	lr, [r8], -sp
    839c:	andcs	r4, r0, r9, ror r4
    83a0:	mcrlt	7, 1, pc, cr0, cr12, {7}	; <UNPREDICTABLE>
    83a4:	ldrbtmi	r4, [ip], #-3109	; 0xfffff3db
    83a8:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
    83ac:	ldrbtmi	r4, [fp], #-2852	; 0xfffff4dc
    83b0:	stccs	12, cr6, [r0], {156}	; 0x9c
    83b4:	stfmid	f5, [r3, #-944]!	; 0xfffffc50
    83b8:	stmdavs	fp!, {r0, r2, r3, r4, r5, r6, sl, lr}^
    83bc:	andcs	fp, r0, r3, lsr #23
    83c0:	svc	0x001cf7fc
    83c4:			; <UNDEFINED> instruction: 0xf7fd4605
    83c8:	andcc	lr, fp, r4, lsr #17
    83cc:	stc	7, cr15, [sl], {252}	; 0xfc
    83d0:	bmi	79b04c <npth_sleep@plt+0x795364>
    83d4:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    83d8:			; <UNDEFINED> instruction: 0x46048812
    83dc:			; <UNDEFINED> instruction: 0xf8a4cb03
    83e0:	ldmdavc	fp, {r0, r3, sp}
    83e4:			; <UNDEFINED> instruction: 0xf1046020
    83e8:	rsbvs	r0, r1, sl
    83ec:	eorvc	r4, r3, #42991616	; 0x2900000
    83f0:	svc	0x0022f7fc
    83f4:	ldrbtmi	r4, [fp], #-2838	; 0xfffff4ea
    83f8:	bfi	r6, ip, #9, #1
    83fc:	andcs	r4, r5, #344064	; 0x54000
    8400:	ldrhtmi	lr, [r8], -sp
    8404:	andcs	r4, r0, r9, ror r4
    8408:	stcllt	7, cr15, [ip, #1008]!	; 0x3f0
    840c:	andcs	r4, r5, #294912	; 0x48000
    8410:	ldrhtmi	lr, [r8], -sp
    8414:	andcs	r4, r0, r9, ror r4
    8418:	stcllt	7, cr15, [r4, #1008]!	; 0x3f0
    841c:	ldrbtmi	r4, [ip], #-3087	; 0xfffff3f1
    8420:	stcmi	7, cr14, [pc], {182}	; 0xb6
    8424:			; <UNDEFINED> instruction: 0xe7b3447c
    8428:	strtmi	r4, [r1], -r2, lsr #12
    842c:			; <UNDEFINED> instruction: 0xf7fd2018
    8430:	rsbvs	lr, ip, r6, lsr #22
    8434:	svclt	0x0000e7c3
    8438:	andeq	r8, r2, r4, lsr #30
    843c:	ldrdeq	r8, [r2], -r6
    8440:	andeq	r7, r4, sl, ror #3
    8444:	andeq	r6, r4, ip, asr #24
    8448:	andeq	r8, r2, r0, ror #29
    844c:	andeq	r2, r3, r6, lsl #23
    8450:	andeq	r7, r4, r2, lsr #3
    8454:	andeq	r8, r2, r8, ror #29
    8458:	andeq	r8, r2, ip, ror lr
    845c:	andeq	r8, r2, r6, asr #28
    8460:	andeq	r8, r2, r4, ror #28
    8464:	cfstr32mi	mvfx11, [ip], #-448	; 0xfffffe40
    8468:	ldrbtmi	r4, [ip], #-3372	; 0xfffff2d4
    846c:	cfstrdvs	mvd4, [r3], #500	; 0x1f4
    8470:	ldfltp	f3, [r0, #-12]!
    8474:	strbtvs	r2, [r3], #769	; 0x301
    8478:	blx	ff6444aa <npth_sleep@plt+0xff63e7c2>
    847c:	blvs	19a3910 <npth_sleep@plt+0x199dc28>
    8480:	mvnsle	r4, lr, lsl r3
    8484:	tstlt	fp, r3, ror #26
    8488:	bllt	10a64f8 <npth_sleep@plt+0x10a0810>
    848c:	stmiapl	ip!, {r2, r5, r8, r9, fp, lr}^
    8490:			; <UNDEFINED> instruction: 0x3094f8d4
    8494:	vstrle	d2, [r6, #-4]
    8498:	ldrbtmi	r4, [sl], #-2594	; 0xfffff5de
    849c:			; <UNDEFINED> instruction: 0xb1136dd3
    84a0:	stmdbcs	r0, {r0, r3, r4, fp, ip, sp, lr}
    84a4:			; <UNDEFINED> instruction: 0xf8d4d12e
    84a8:	blcs	54710 <npth_sleep@plt+0x4ea28>
    84ac:	bmi	7bf8c8 <npth_sleep@plt+0x7b9be0>
    84b0:	mrcvs	4, 2, r4, cr3, cr10, {3}
    84b4:	ldmdavc	r9, {r0, r1, r3, r8, ip, sp, pc}
    84b8:	bmi	736c04 <npth_sleep@plt+0x730f1c>
    84bc:	mrcvs	4, 6, r4, cr3, cr10, {3}
    84c0:	sbcsle	r2, r6, r0, lsl #22
    84c4:	stmdbcs	r0, {r0, r3, r4, fp, ip, sp, lr}
    84c8:	svcvs	0x0014d0d3
    84cc:	svclt	0x00082c00
    84d0:			; <UNDEFINED> instruction: 0x4620461c
    84d4:	stc2l	0, cr15, [r8], #-112	; 0xffffff90
    84d8:	eorvc	r2, r3, r0, lsl #6
    84dc:	stcvs	13, cr11, [r4, #448]!	; 0x1c0
    84e0:	svclt	0x00082c00
    84e4:			; <UNDEFINED> instruction: 0x4620461c
    84e8:	mrrc2	0, 1, pc, lr, cr12	; <UNPREDICTABLE>
    84ec:	strb	r7, [sp, r6, lsr #32]
    84f0:	stccs	14, cr6, [r0], {148}	; 0x94
    84f4:	ldrmi	fp, [ip], -r8, lsl #30
    84f8:			; <UNDEFINED> instruction: 0xf01c4620
    84fc:	movwcs	pc, #3157	; 0xc55	; <UNPREDICTABLE>
    8500:	ldrb	r7, [sl, r3, lsr #32]
    8504:	stccs	14, cr6, [r0, #-84]	; 0xffffffac
    8508:	ldrmi	fp, [sp], -r8, lsl #30
    850c:			; <UNDEFINED> instruction: 0xf01c4628
    8510:	movwcs	pc, #3147	; 0xc4b	; <UNPREDICTABLE>
    8514:	strb	r7, [r6, fp, lsr #32]
    8518:	andeq	r7, r4, lr, lsr #2
    851c:	andeq	r6, r4, r4, lsr #11
    8520:	andeq	r0, r0, r4, ror #11
    8524:	strdeq	r7, [r4], -lr
    8528:	andeq	r7, r4, r8, ror #1
    852c:	ldrdeq	r7, [r4], -ip
    8530:	strmi	fp, [r4], -r8, lsl #10
    8534:			; <UNDEFINED> instruction: 0xff96f7ff
    8538:	bmi	49b984 <npth_sleep@plt+0x495c9c>
    853c:			; <UNDEFINED> instruction: 0x462b447d
    8540:	stmdavs	fp!, {r0, r2, r3, r5, r7, fp, ip, lr}
    8544:	strle	r0, [r7], #-1562	; 0xfffff9e6
    8548:	andscs	fp, r9, fp, ror r9
    854c:	b	fe5c6548 <npth_sleep@plt+0xfe5c0860>
    8550:			; <UNDEFINED> instruction: 0x4620b17c
    8554:	svc	0x0098f7fc
    8558:			; <UNDEFINED> instruction: 0xf7fd2017
    855c:	mulcs	sp, r0, sl
    8560:	b	fe34655c <npth_sleep@plt+0xfe340874>
    8564:	blcs	22618 <npth_sleep@plt+0x1c930>
    8568:	andcs	sp, lr, pc, ror #1
    856c:	b	fe1c6568 <npth_sleep@plt+0xfe1c0880>
    8570:	strtmi	lr, [r0], -fp, ror #15
    8574:			; <UNDEFINED> instruction: 0xff6cf01a
    8578:	svclt	0x00181e04
    857c:	strb	r2, [r8, r2, lsl #8]!
    8580:	ldrdeq	r6, [r4], -r4
    8584:	andeq	r0, r0, r4, ror #11
    8588:	addlt	fp, r2, r0, lsl r5
    858c:	strmi	fp, [r4], -r1, lsl #3
    8590:			; <UNDEFINED> instruction: 0xf96ef01d
    8594:	andcs	r4, r0, #34603008	; 0x2100000
    8598:	blx	6c45fc <npth_sleep@plt+0x6be914>
    859c:	andls	r4, r1, r4, lsl #12
    85a0:			; <UNDEFINED> instruction: 0x4620213a
    85a4:	svc	0x00d8f7fc
    85a8:			; <UNDEFINED> instruction: 0x4620b938
    85ac:	ldclt	0, cr11, [r0, #-8]
    85b0:	blx	3c4614 <npth_sleep@plt+0x3be92c>
    85b4:	andls	r4, r1, r4, lsl #12
    85b8:	stmdbmi	r4, {r1, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    85bc:	ldrbtmi	r4, [r9], #-2052	; 0xfffff7fc
    85c0:			; <UNDEFINED> instruction: 0xf01b4478
    85c4:	andcs	pc, r2, fp, lsl #17
    85c8:			; <UNDEFINED> instruction: 0xffb2f7ff
    85cc:	andeq	r0, r3, lr, asr #20
    85d0:	andeq	r8, r2, r0, lsl #27
    85d4:	svcmi	0x00f0e92d
    85d8:	bmi	fe819e30 <npth_sleep@plt+0xfe814148>
    85dc:	pkhbtmi	r4, r0, lr, lsl #12
    85e0:	blmi	fe7e2648 <npth_sleep@plt+0xfe7dc960>
    85e4:	addlt	r4, r3, sl, ror r4
    85e8:	strcs	r4, [r0, -sl, lsl #13]
    85ec:	rsbsls	pc, r4, #14614528	; 0xdf0000
    85f0:			; <UNDEFINED> instruction: 0xf8dd58d3
    85f4:	ldrbtmi	fp, [r9], #48	; 0x30
    85f8:	movwls	r6, #6171	; 0x181b
    85fc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    8600:	stcl	7, cr15, [r0], {252}	; 0xfc
    8604:	ldrtmi	r2, [sl], -r1, lsl #2
    8608:	eorsvs	r4, r7, r8, lsl #12
    860c:	stmda	r0, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8610:			; <UNDEFINED> instruction: 0xf0001c43
    8614:			; <UNDEFINED> instruction: 0x460580dc
    8618:			; <UNDEFINED> instruction: 0xf0402c00
    861c:	rsbcs	r8, lr, sp, lsl #1
    8620:	b	ff846618 <npth_sleep@plt+0xff840930>
    8624:	strmi	r4, [r4], -sl, ror #12
    8628:	strbmi	r4, [r0], -r1, lsl #12
    862c:	b	e46628 <npth_sleep@plt+0xe40940>
    8630:			; <UNDEFINED> instruction: 0xf0402800
    8634:	blls	289c0 <npth_sleep@plt+0x22cd8>
    8638:	blcs	f8dc <npth_sleep@plt+0x9bf4>
    863c:	addhi	pc, r2, r0, asr #32
    8640:			; <UNDEFINED> instruction: 0xf7fc4638
    8644:	strtmi	lr, [r1], -r6, ror #30
    8648:	strtmi	r1, [r8], -r6, lsl #25
    864c:			; <UNDEFINED> instruction: 0xf7fc4632
    8650:	mulcc	r1, r2, ip
    8654:			; <UNDEFINED> instruction: 0x4631d056
    8658:			; <UNDEFINED> instruction: 0x4620465a
    865c:	mcr	7, 3, pc, cr2, cr12, {7}	; <UNPREDICTABLE>
    8660:	bllt	c19e80 <npth_sleep@plt+0xc14198>
    8664:	ldrtmi	r4, [r8], -r0, lsl #19
    8668:			; <UNDEFINED> instruction: 0xf01c4479
    866c:	stmdacs	r0, {r0, r1, r2, r3, sl, fp, ip, sp, lr, pc}
    8670:	blmi	1fbcc60 <npth_sleep@plt+0x1fb6f78>
    8674:	ldrbtmi	r4, [fp], #-1576	; 0xfffff9d8
    8678:			; <UNDEFINED> instruction: 0x4631689e
    867c:	stmdb	lr, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8680:			; <UNDEFINED> instruction: 0xf0003001
    8684:	blmi	1ea88c0 <npth_sleep@plt+0x1ea2bd8>
    8688:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    868c:	blcs	22800 <npth_sleep@plt+0x1cb18>
    8690:			; <UNDEFINED> instruction: 0x4620d17c
    8694:	ldcl	7, cr15, [r6], #-1008	; 0xfffffc10
    8698:	blmi	1c5b078 <npth_sleep@plt+0x1c55390>
    869c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    86a0:	blls	62710 <npth_sleep@plt+0x5ca28>
    86a4:			; <UNDEFINED> instruction: 0xf040405a
    86a8:			; <UNDEFINED> instruction: 0x462880ba
    86ac:	pop	{r0, r1, ip, sp, pc}
    86b0:	ldmdbmi	r1!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}^
    86b4:	andcs	r2, r0, r5, lsl #4
    86b8:			; <UNDEFINED> instruction: 0xf7fc4479
    86bc:			; <UNDEFINED> instruction: 0xf01bec96
    86c0:	strcc	pc, [r1], -sp, lsl #16
    86c4:	stmdbmi	sp!, {r1, r2, r3, r6, r7, r8, ip, lr, pc}^
    86c8:	andcs	r2, r0, r5, lsl #4
    86cc:			; <UNDEFINED> instruction: 0xf7fc4479
    86d0:	strmi	lr, [r6], -ip, lsl #25
    86d4:	svc	0x0054f7fc
    86d8:	vaddw.s8	<illegal reg q13.5>, q0, d8
    86dc:			; <UNDEFINED> instruction: 0xf7fd4000
    86e0:	ldrtmi	lr, [r9], -r2, lsl #19
    86e4:	ldrtmi	r4, [r0], -r2, lsl #12
    86e8:			; <UNDEFINED> instruction: 0xfff8f01a
    86ec:			; <UNDEFINED> instruction: 0xf7fc4628
    86f0:	qasxmi	lr, r0, sl
    86f4:			; <UNDEFINED> instruction: 0xf8882300
    86f8:			; <UNDEFINED> instruction: 0xf7fc3000
    86fc:	andcs	lr, r2, r4, asr #24
    8700:			; <UNDEFINED> instruction: 0xff16f7ff
    8704:	svc	0x009ef7fc
    8708:	blcs	18a271c <npth_sleep@plt+0x189ca34>
    870c:			; <UNDEFINED> instruction: 0xf1bad1db
    8710:	andle	r0, r6, r0, lsl #30
    8714:			; <UNDEFINED> instruction: 0xf7ff2001
    8718:			; <UNDEFINED> instruction: 0x4682f93b
    871c:			; <UNDEFINED> instruction: 0xf0002800
    8720:	ldrtmi	r8, [r8], -sl, lsl #1
    8724:	blx	104479e <npth_sleep@plt+0x103eab6>
    8728:			; <UNDEFINED> instruction: 0x46214632
    872c:			; <UNDEFINED> instruction: 0xf7fc4628
    8730:	andcc	lr, r1, r2, lsr #24
    8734:	str	sp, [lr, r7, asr #1]
    8738:	andcs	r4, r1, #1327104	; 0x144000
    873c:			; <UNDEFINED> instruction: 0xf7fd4479
    8740:	strb	lr, [ip, -sl, lsr #16]!
    8744:			; <UNDEFINED> instruction: 0xf7fd4638
    8748:	blmi	1282850 <npth_sleep@plt+0x127cb68>
    874c:			; <UNDEFINED> instruction: 0xf8596030
    8750:	ldmdavs	fp, {r0, r1, ip, sp}^
    8754:			; <UNDEFINED> instruction: 0xf43f2b00
    8758:			; <UNDEFINED> instruction: 0x4602af73
    875c:	strbmi	r4, [r1], -r9, asr #16
    8760:			; <UNDEFINED> instruction: 0xf01a4478
    8764:	strb	pc, [fp, -r9, lsl #31]!	; <UNPREDICTABLE>
    8768:	andcs	r4, r5, #1163264	; 0x11c000
    876c:	ldrbtmi	r2, [r9], #-0
    8770:	ldc	7, cr15, [sl], #-1008	; 0xfffffc10
    8774:			; <UNDEFINED> instruction: 0xf7fc4606
    8778:	stmdavs	r0, {r1, r2, r5, r6, r8, r9, sl, fp, sp, lr, pc}
    877c:	ldcl	7, cr15, [lr, #1008]!	; 0x3f0
    8780:			; <UNDEFINED> instruction: 0x46024639
    8784:			; <UNDEFINED> instruction: 0xf01a4630
    8788:	ldrb	pc, [r2, -r9, lsr #31]!	; <UNPREDICTABLE>
    878c:	andcs	r4, r5, #1032192	; 0xfc000
    8790:	ldrbtmi	r2, [r9], #-0
    8794:	stc	7, cr15, [r8], #-1008	; 0xfffffc10
    8798:			; <UNDEFINED> instruction: 0xf01a4639
    879c:	ldrb	pc, [r8, -sp, ror #30]!	; <UNPREDICTABLE>
    87a0:	svc	0x0050f7fc
    87a4:			; <UNDEFINED> instruction: 0xf7fc6800
    87a8:	ldrtmi	lr, [r1], -sl, ror #27
    87ac:	ldmdami	r8!, {r1, r9, sl, lr}
    87b0:			; <UNDEFINED> instruction: 0xf01a4478
    87b4:	qadd8mi	pc, r8, r3	; <UNPREDICTABLE>
    87b8:			; <UNDEFINED> instruction: 0xf8882300
    87bc:			; <UNDEFINED> instruction: 0xf7fc3000
    87c0:			; <UNDEFINED> instruction: 0x4620eed2
    87c4:	bl	ff7c67bc <npth_sleep@plt+0xff7c0ad4>
    87c8:			; <UNDEFINED> instruction: 0xf7ff2002
    87cc:	ldmdbmi	r1!, {r0, r4, r5, r7, r9, sl, fp, ip, sp, lr, pc}
    87d0:	ldrtmi	r2, [r8], -r5, lsl #4
    87d4:			; <UNDEFINED> instruction: 0xf7fc4479
    87d8:	strmi	lr, [r4], -r8, lsl #24
    87dc:	svc	0x0032f7fc
    87e0:			; <UNDEFINED> instruction: 0xf7fc6800
    87e4:	strmi	lr, [r1], -ip, asr #27
    87e8:			; <UNDEFINED> instruction: 0xf01a4620
    87ec:	andcs	pc, r2, r7, ror pc	; <UNPREDICTABLE>
    87f0:	andvc	pc, r0, r8, lsl #17
    87f4:	mrc2	7, 4, pc, cr12, cr15, {7}
    87f8:	svc	0x0024f7fc
    87fc:	blcs	922810 <npth_sleep@plt+0x91cb28>
    8800:			; <UNDEFINED> instruction: 0xf7fcd00f
    8804:			; <UNDEFINED> instruction: 0xb108eebe
    8808:	andmi	pc, r0, r0, asr #5
    880c:	stmia	sl!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8810:	strmi	r4, [r2], -r1, asr #12
    8814:	ldrbtmi	r4, [r8], #-2080	; 0xfffff7e0
    8818:			; <UNDEFINED> instruction: 0xff60f01a
    881c:			; <UNDEFINED> instruction: 0xf7fce769
    8820:	ldmdbmi	lr, {r1, r2, r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    8824:	andcs	r2, r0, r5, lsl #4
    8828:			; <UNDEFINED> instruction: 0xf7fc4479
    882c:			; <UNDEFINED> instruction: 0x4641ebde
    8830:			; <UNDEFINED> instruction: 0xff54f01a
    8834:	tstcs	r1, sp, asr r7
    8838:	mrc2	0, 1, pc, cr6, cr10, {0}
    883c:			; <UNDEFINED> instruction: 0xf01a4650
    8840:	ldmdbmi	r7, {r0, r3, r4, r9, sl, fp, ip, sp, lr, pc}
    8844:	ldrbmi	r2, [r0], -r5, lsl #4
    8848:			; <UNDEFINED> instruction: 0xf7fc4479
    884c:			; <UNDEFINED> instruction: 0xf01aebce
    8850:	strtmi	pc, [r8], -r5, asr #30
    8854:	andge	pc, r0, r8, lsl #17
    8858:	svclt	0x0000e7b1
    885c:	andeq	r6, r4, ip, lsr #8
    8860:	muleq	r0, ip, r5
    8864:	andeq	r6, r4, sl, lsl r4
    8868:	andeq	r8, r2, r4, ror #18
    886c:	andeq	r6, r4, lr, lsl #19
    8870:	andeq	r0, r0, r4, ror #11
    8874:	andeq	r6, r4, r4, ror r3
    8878:	andeq	r8, r2, r0, lsr #27
    887c:	andeq	r8, r2, ip, lsr #26
    8880:	andeq	r8, r2, ip, asr #24
    8884:	andeq	r8, r2, r4, ror ip
    8888:	andeq	r8, r2, r2, lsr #17
    888c:	andeq	r8, r2, r6, lsl #26
    8890:	andeq	r8, r2, ip, asr #25
    8894:	muleq	r2, r8, fp
    8898:	muleq	r2, sl, fp
    889c:	andeq	r8, r2, r8, ror #22
    88a0:	ldrdeq	r8, [r2], -r4
    88a4:	blmi	bdb164 <npth_sleep@plt+0xbd547c>
    88a8:	strlt	r4, [r0, #-1146]	; 0xfffffb86
    88ac:	ldmpl	r3, {r0, r1, r2, r3, r4, r7, ip, sp, pc}^
    88b0:	tstls	sp, #1769472	; 0x1b0000
    88b4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    88b8:			; <UNDEFINED> instruction: 0xffa4f014
    88bc:	ldrbtmi	r4, [fp], #-2858	; 0xfffff4d6
    88c0:	mcrrne	8, 13, r6, r3, cr8
    88c4:	tstcs	r0, r3
    88c8:	stcl	7, cr15, [r0, #1008]	; 0x3f0
    88cc:			; <UNDEFINED> instruction: 0xf00abb68
    88d0:	blmi	9c6fbc <npth_sleep@plt+0x9c12d4>
    88d4:	blvs	699ac8 <npth_sleep@plt+0x693de0>
    88d8:	svcvs	0x005ab91a
    88dc:	svcvs	0x009bb162
    88e0:	bmi	8f4e34 <npth_sleep@plt+0x8ef14c>
    88e4:	ldrbtmi	r4, [sl], #-2847	; 0xfffff4e1
    88e8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    88ec:	subsmi	r9, sl, sp, lsl fp
    88f0:	andslt	sp, pc, r9, lsl r1	; <UNPREDICTABLE>
    88f4:	blx	146a72 <npth_sleep@plt+0x140d8a>
    88f8:	mrc2	0, 1, pc, cr12, cr12, {0}
    88fc:	strmi	sl, [r1], -r2, lsl #20
    8900:			; <UNDEFINED> instruction: 0xf7fd2003
    8904:	stmdacs	r0, {r2, r4, r6, r8, fp, sp, lr, pc}
    8908:			; <UNDEFINED> instruction: 0xf7fcd0eb
    890c:	stmdavs	r3, {r2, r3, r4, r7, r9, sl, fp, sp, lr, pc}
    8910:	mvnle	r2, r2, lsl #22
    8914:	andcs	r4, r1, #23552	; 0x5c00
    8918:	ldrbtmi	r4, [fp], #-2071	; 0xfffff7e9
    891c:	tstvs	sl, #120, 8	; 0x78000000
    8920:	mcr2	0, 5, pc, cr10, cr10, {0}	; <UNPREDICTABLE>
    8924:			; <UNDEFINED> instruction: 0xf7fce7dd
    8928:	blmi	5436f8 <npth_sleep@plt+0x53da10>
    892c:	ldmdami	r4, {r1, r9, sp}
    8930:	ldrbtmi	r4, [r8], #-1147	; 0xfffffb85
    8934:			; <UNDEFINED> instruction: 0xf01a631a
    8938:	mulcs	fp, pc, lr	; <UNPREDICTABLE>
    893c:	ldc2l	0, cr15, [lr], #96	; 0x60
    8940:	andcs	r9, sp, r1
    8944:	ldc2l	0, cr15, [sl], #96	; 0x60
    8948:	strmi	r9, [r2], -r1, lsl #18
    894c:	ldrbtmi	r4, [r8], #-2061	; 0xfffff7f3
    8950:	mrc2	0, 4, pc, cr2, cr10, {0}
    8954:	stc2	7, cr15, [r6, #1020]	; 0x3fc
    8958:			; <UNDEFINED> instruction: 0xf7ff2000
    895c:	svclt	0x0000fde9
    8960:	andeq	r6, r4, r8, ror #2
    8964:	muleq	r0, ip, r5
    8968:	andeq	r6, r4, r6, asr #14
    896c:	andeq	r6, r4, r4, asr #25
    8970:	andeq	r6, r4, sl, lsr #2
    8974:	andeq	r6, r4, lr, ror ip
    8978:	ldrdeq	r8, [r2], -r0
    897c:	andeq	r6, r4, r8, ror #24
    8980:	andeq	r8, r2, r2, lsl #23
    8984:	andeq	r8, r2, lr, lsl #23
    8988:	mvnsmi	lr, sp, lsr #18
    898c:	strmi	r4, [pc], -r6, lsl #12
    8990:	b	fe3c6988 <npth_sleep@plt+0xfe3c0ca0>
    8994:	bmi	71ba08 <npth_sleep@plt+0x715d20>
    8998:	stmiapl	r5!, {r2, r3, r4, r5, r6, sl, lr}
    899c:	stmdavs	fp!, {r0, r1, r5, r9, sl, lr}
    89a0:			; <UNDEFINED> instruction: 0xb1b34680
    89a4:	and	r2, r4, r0, lsl #8
    89a8:	strbmi	r6, [r2, #-2202]	; 0xfffff766
    89ac:	ldmdavs	fp, {r1, r2, r3, ip, lr, pc}
    89b0:	ldmdavs	sl, {r0, r1, r6, r8, ip, sp, pc}^
    89b4:	mvnsle	r2, r0, lsl #20
    89b8:	svclt	0x00082c00
    89bc:	ldmdavs	fp, {r2, r3, r4, r9, sl, lr}
    89c0:	mvnsle	r2, r0, lsl #22
    89c4:	strtmi	fp, [r3], -ip, lsr #2
    89c8:	stmdavc	r1, {r2, r6, r7, r8, fp, sp, lr, pc}
    89cc:	pop	{r1, r2, r3, r4, r6, r7, sp, lr}
    89d0:			; <UNDEFINED> instruction: 0x211081f0
    89d4:			; <UNDEFINED> instruction: 0xf7fc2001
    89d8:			; <UNDEFINED> instruction: 0x4604ee78
    89dc:	stmdavs	fp!, {r3, r4, r8, ip, sp, pc}
    89e0:	andvs	r6, r3, r8, lsr #32
    89e4:			; <UNDEFINED> instruction: 0xf7fce7ef
    89e8:	smlabtlt	r8, ip, sp, lr
    89ec:	andmi	pc, r0, r0, asr #5
    89f0:	svc	0x00f8f7fc
    89f4:	ldrhmi	lr, [r0, #141]!	; 0x8d
    89f8:	stmdami	r4, {r0, r9, sl, lr}
    89fc:			; <UNDEFINED> instruction: 0xf01a4478
    8a00:	svclt	0x0000be6d
    8a04:	andeq	r6, r4, r8, ror r0
    8a08:	andeq	r0, r0, r0, asr #11
    8a0c:	andeq	r8, r2, ip, lsl fp
    8a10:	blmi	d1b2e4 <npth_sleep@plt+0xd155fc>
    8a14:	ldrblt	r4, [r0, #1146]!	; 0x47a
    8a18:	ldmpl	r3, {r0, r2, r7, ip, sp, pc}^
    8a1c:	ldcmi	14, cr10, [r2, #-8]!
    8a20:	ldmdavs	fp, {r0, r1, r2, r9, sl, lr}
    8a24:			; <UNDEFINED> instruction: 0xf04f9303
    8a28:	movwcs	r0, #768	; 0x300
    8a2c:	movwls	r4, #9341	; 0x247d
    8a30:	blmi	bc0a50 <npth_sleep@plt+0xbbad68>
    8a34:	stmiapl	fp!, {r0, r5, r9, sl, lr}^
    8a38:			; <UNDEFINED> instruction: 0xf0236998
    8a3c:	ldmiblt	r8!, {r0, r1, r2, r3, r6, r7, r8, r9, fp, ip, sp, lr, pc}
    8a40:	ldrtmi	r2, [r0], -r0, lsl #2
    8a44:	blx	944ada <npth_sleep@plt+0x93edf2>
    8a48:	stmdacs	r0, {r2, r9, sl, lr}
    8a4c:	ldmdbvs	fp!, {r0, r4, r5, r6, r7, r8, ip, lr, pc}^
    8a50:	ldmibvs	fp!, {r0, r1, r3, r4, r5, r6, r7, r8, ip, sp, pc}
    8a54:	eorle	r2, pc, r0, lsl #22
    8a58:	bmi	951a60 <npth_sleep@plt+0x94bd78>
    8a5c:	ldrbtmi	r4, [sl], #-2849	; 0xfffff4df
    8a60:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    8a64:	subsmi	r9, sl, r3, lsl #22
    8a68:			; <UNDEFINED> instruction: 0x4620d138
    8a6c:	ldcllt	0, cr11, [r0, #20]!
    8a70:	strtmi	r4, [r1], -r2, lsl #12
    8a74:			; <UNDEFINED> instruction: 0xf0236938
    8a78:	strmi	pc, [r4], -sp, lsl #23
    8a7c:	sbcsle	r2, pc, r0, lsl #16
    8a80:			; <UNDEFINED> instruction: 0xf7fc4620
    8a84:			; <UNDEFINED> instruction: 0x4601efb0
    8a88:	ldrbtmi	r4, [r8], #-2074	; 0xfffff7e6
    8a8c:	mcr2	0, 1, pc, cr6, cr10, {0}	; <UNPREDICTABLE>
    8a90:	blmi	5c2a24 <npth_sleep@plt+0x5bcd3c>
    8a94:	ldmibvs	r8, {r0, r1, r3, r5, r6, r7, fp, ip, lr}^
    8a98:	stmdacs	r0, {r0, r8, r9, ip, pc}
    8a9c:			; <UNDEFINED> instruction: 0xf7fdd0d9
    8aa0:	cmnvs	r8, lr, ror #17
    8aa4:	bicsle	r2, r4, r0, lsl #16
    8aa8:	stcl	7, cr15, [sl, #-1008]!	; 0xfffffc10
    8aac:	ldmibvs	sl!, {r4, r7, r8, fp, ip, sp, pc}
    8ab0:	bcs	2f6bc <npth_sleep@plt+0x299d4>
    8ab4:	ldrd	sp, [r1], -r0
    8ab8:	stmiapl	fp!, {r2, r3, r8, r9, fp, lr}^
    8abc:	stmdacs	r0, {r3, r4, r9, fp, sp, lr}
    8ac0:			; <UNDEFINED> instruction: 0xf7fdd0ca
    8ac4:			; <UNDEFINED> instruction: 0x61b8e8dc
    8ac8:	bicle	r2, r5, r0, lsl #16
    8acc:	ldcl	7, cr15, [r8, #-1008]	; 0xfffffc10
    8ad0:	sbcle	r2, r1, r0, lsl #16
    8ad4:			; <UNDEFINED> instruction: 0xf040b280
    8ad8:	ldrb	r6, [r1, r0, lsl #9]
    8adc:	b	fe5c6ad4 <npth_sleep@plt+0xfe5c0dec>
    8ae0:	strdeq	r5, [r4], -ip
    8ae4:	muleq	r0, ip, r5
    8ae8:	andeq	r5, r4, r4, ror #31
    8aec:	andeq	r0, r0, r4, ror #11
    8af0:			; <UNDEFINED> instruction: 0x00045fb2
    8af4:	andeq	r8, r2, r2, asr #21
    8af8:	ldrbtmi	r4, [fp], #-2820	; 0xfffff4fc
    8afc:	tstlt	r8, r8, asr sp
    8b00:	blcs	26b14 <npth_sleep@plt+0x20e2c>
    8b04:	andcs	fp, r0, r8, lsl #30
    8b08:	svclt	0x00004770
    8b0c:	muleq	r4, lr, sl
    8b10:	ldrbtmi	r4, [fp], #-2820	; 0xfffff4fc
    8b14:			; <UNDEFINED> instruction: 0xb1186ed8
    8b18:	blcs	26b2c <npth_sleep@plt+0x20e44>
    8b1c:	andcs	fp, r0, r8, lsl #30
    8b20:	svclt	0x00004770
    8b24:	andeq	r6, r4, r6, lsl #21
    8b28:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    8b2c:			; <UNDEFINED> instruction: 0x47706a98
    8b30:	andeq	r6, r4, lr, ror #20
    8b34:	blmi	119b450 <npth_sleep@plt+0x1195768>
    8b38:	svcmi	0x00f0e92d
    8b3c:			; <UNDEFINED> instruction: 0xf8df447a
    8b40:	addslt	r9, r7, r4, lsl r1
    8b44:	strcs	r4, [r0, #-2116]	; 0xfffff7bc
    8b48:	ldrbtmi	r5, [r9], #2259	; 0x8d3
    8b4c:			; <UNDEFINED> instruction: 0xf8df4478
    8b50:	ldmdavs	fp, {r2, r3, r8, pc}
    8b54:			; <UNDEFINED> instruction: 0xf04f9315
    8b58:			; <UNDEFINED> instruction: 0xf01a0300
    8b5c:			; <UNDEFINED> instruction: 0xf00afd8d
    8b60:			; <UNDEFINED> instruction: 0xf8d9f8a7
    8b64:	ldrbtmi	r0, [r8], #124	; 0x7c
    8b68:	stmdacs	r0, {r0, r2, r8, sl, ip, pc}
    8b6c:	ldmdbmi	ip!, {r0, r1, r2, r3, r4, r6, ip, lr, pc}
    8b70:			; <UNDEFINED> instruction: 0xf7fc4479
    8b74:			; <UNDEFINED> instruction: 0x4604ef76
    8b78:	suble	r2, r5, r0, lsl #16
    8b7c:	tstcs	r1, r9, lsr lr
    8b80:			; <UNDEFINED> instruction: 0xf10d4628
    8b84:	ldrbtmi	r0, [lr], #-2844	; 0xfffff4e4
    8b88:	beq	544fc4 <npth_sleep@plt+0x53f2dc>
    8b8c:			; <UNDEFINED> instruction: 0xf7fe3640
    8b90:	stmdage	r8, {r0, r1, r3, r4, r5, r8, sl, fp, ip, sp, lr, pc}
    8b94:			; <UNDEFINED> instruction: 0x46292234
    8b98:			; <UNDEFINED> instruction: 0xf7fc2701
    8b9c:	blge	1c41dc <npth_sleep@plt+0x1be4f4>
    8ba0:	strls	r9, [r9, -r6, lsl #10]
    8ba4:			; <UNDEFINED> instruction: 0xf8d99307
    8ba8:			; <UNDEFINED> instruction: 0x465b107c
    8bac:			; <UNDEFINED> instruction: 0x46204652
    8bb0:			; <UNDEFINED> instruction: 0xf0199600
    8bb4:	strmi	pc, [r5], -fp, asr #20
    8bb8:	blls	2f50e0 <npth_sleep@plt+0x2ef3f8>
    8bbc:	svclt	0x00b83301
    8bc0:	blle	ffc2e7f0 <npth_sleep@plt+0xffc28b08>
    8bc4:	ldrbmi	r2, [r8], -r1, lsl #2
    8bc8:	ldc2	7, cr15, [lr, #-1016]	; 0xfffffc08
    8bcc:	strtmi	lr, [r0], -fp, ror #15
    8bd0:	mcr	7, 0, pc, cr14, cr12, {7}	; <UNPREDICTABLE>
    8bd4:			; <UNDEFINED> instruction: 0xf8584b24
    8bd8:	blvs	18d8bec <npth_sleep@plt+0x18d2f04>
    8bdc:	svclt	0x0048079b
    8be0:			; <UNDEFINED> instruction: 0xf7fe6365
    8be4:			; <UNDEFINED> instruction: 0xf011ff49
    8be8:			; <UNDEFINED> instruction: 0xf01dfb0b
    8bec:	blvs	906e90 <npth_sleep@plt+0x9011a8>
    8bf0:	bmi	7b78e4 <npth_sleep@plt+0x7b1bfc>
    8bf4:	ldrbtmi	r4, [sl], #-2838	; 0xfffff4ea
    8bf8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    8bfc:	subsmi	r9, sl, r5, lsl fp
    8c00:	andslt	sp, r7, r2, lsr #2
    8c04:	svchi	0x00f0e8bd
    8c08:	andcs	r4, r5, #409600	; 0x64000
    8c0c:			; <UNDEFINED> instruction: 0xf7fc4479
    8c10:	strmi	lr, [r4], -ip, ror #19
    8c14:	ldc	7, cr15, [r6, #-1008]	; 0xfffffc10
    8c18:	ldrsbtne	pc, [ip], #-137	; 0xffffff77	; <UNPREDICTABLE>
    8c1c:	stmdavs	r0, {r0, r1, r8, ip, pc}
    8c20:	bl	feb46c18 <npth_sleep@plt+0xfeb40f30>
    8c24:	strmi	r9, [r2], -r3, lsl #18
    8c28:			; <UNDEFINED> instruction: 0xf01a4620
    8c2c:	blmi	3c80c8 <npth_sleep@plt+0x3c23e0>
    8c30:	andmi	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    8c34:	blx	ff944c80 <npth_sleep@plt+0xff93ef98>
    8c38:			; <UNDEFINED> instruction: 0xf880f01d
    8c3c:	blcs	238d0 <npth_sleep@plt+0x1dbe8>
    8c40:			; <UNDEFINED> instruction: 0xf015d0d7
    8c44:	ldrb	pc, [r4, fp, asr #26]	; <UNPREDICTABLE>
    8c48:	stmib	r0!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8c4c:	ldrdeq	r5, [r4], -r4
    8c50:	muleq	r0, ip, r5
    8c54:	andeq	r6, r4, lr, asr #20
    8c58:	andeq	r8, r2, r0, lsr sl
    8c5c:	andeq	r5, r4, sl, lsr #29
    8c60:	andeq	r0, r3, r0, asr #19
    8c64:	andeq	r6, r4, r2, asr #9
    8c68:	andeq	r0, r0, r4, ror #11
    8c6c:	andeq	r5, r4, sl, lsl lr
    8c70:			; <UNDEFINED> instruction: 0x000289b0
    8c74:	svcmi	0x00f0e92d
    8c78:	stc	6, cr4, [sp, #-608]!	; 0xfffffda0
    8c7c:	strmi	r8, [lr], -r2, lsl #22
    8c80:	ldmdbgt	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    8c84:			; <UNDEFINED> instruction: 0xf8df2100
    8c88:			; <UNDEFINED> instruction: 0x46173914
    8c8c:	eorcs	r4, r8, #252, 8	; 0xfc000000
    8c90:	cfldr32vc	mvfx15, [r7, #-692]	; 0xfffffd4c
    8c94:	ldmibcc	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    8c98:	ldcge	12, cr10, [r3, #-80]	; 0xffffffb0
    8c9c:	strmi	r9, [r4], -r5, lsl #8
    8ca0:	stmdage	pc!, {r2, r3, sl, ip, pc}	; <UNPREDICTABLE>
    8ca4:	strls	r9, [r2, #-3077]	; 0xfffff3fb
    8ca8:	andcc	pc, r3, ip, asr r8	; <UNPREDICTABLE>
    8cac:	orrsls	r6, r5, #1769472	; 0x1b0000
    8cb0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    8cb4:	andls	pc, r0, r4, asr #17
    8cb8:	subls	pc, ip, sp, asr #17
    8cbc:	ldcl	7, cr15, [ip], #1008	; 0x3f0
    8cc0:			; <UNDEFINED> instruction: 0xf8dfab2d
    8cc4:			; <UNDEFINED> instruction: 0xf8dfe8dc
    8cc8:	eorcs	ip, r4, #220, 16	; 0xdc0000
    8ccc:	ldrbtmi	r4, [lr], #1565	; 0x61d
    8cd0:			; <UNDEFINED> instruction: 0xf8c544fc
    8cd4:			; <UNDEFINED> instruction: 0xf8c5e000
    8cd8:	tstcs	r0, r4
    8cdc:	stmiami	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    8ce0:			; <UNDEFINED> instruction: 0xf8dfa824
    8ce4:			; <UNDEFINED> instruction: 0xf8df38c8
    8ce8:	ldrbtmi	lr, [ip], #-2248	; 0xfffff738
    8cec:	stmiagt	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    8cf0:	strls	r4, [r9, #-1147]	; 0xfffffb85
    8cf4:	strdvs	r4, [ip], #78	; 0x4e	; <UNPREDICTABLE>
    8cf8:	strdvs	r4, [fp, -ip]!
    8cfc:			; <UNDEFINED> instruction: 0xec06e9c5
    8d00:	stfeqp	f7, [r8], #-52	; 0xffffffcc
    8d04:			; <UNDEFINED> instruction: 0xf8df9d09
    8d08:			; <UNDEFINED> instruction: 0xf8df48b0
    8d0c:	ldrbtmi	r3, [ip], #-2224	; 0xfffff750
    8d10:	ldrbtmi	r6, [fp], #-620	; 0xfffffd94
    8d14:	sfmge	f6, 4, [r3], #-684	; 0xfffffd54
    8d18:	eorsgt	pc, r8, sp, asr #17
    8d1c:			; <UNDEFINED> instruction: 0xf7fc9407
    8d20:			; <UNDEFINED> instruction: 0xf8dfeccc
    8d24:			; <UNDEFINED> instruction: 0x2104289c
    8d28:	ldmcc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    8d2c:	ldrbtmi	r6, [sl], #-33	; 0xffffffdf
    8d30:	teqcs	ip, fp, ror r4
    8d34:	cmnvs	r1, r2, lsr #1
    8d38:	stmdals	lr, {r0, r1, r5, r6, r7, r8, sp, lr}
    8d3c:	mrrc	7, 15, pc, r6, cr12	; <UNPREDICTABLE>
    8d40:	stmmi	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    8d44:	stmdacs	r0, {r2, r3, r4, r5, r6, sl, lr}
    8d48:	strhi	pc, [lr], #-64	; 0xffffffc0
    8d4c:	stmdals	lr, {r0, r8, sp}
    8d50:	svc	0x0038f7fc
    8d54:	svc	0x00b6f7fc
    8d58:			; <UNDEFINED> instruction: 0xf7fc2001
    8d5c:	ldrdcs	lr, [sl], -r8
    8d60:	ldmib	r4, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8d64:			; <UNDEFINED> instruction: 0xf7fc200c
    8d68:	ldrdcs	lr, [r2], -r2
    8d6c:	stmib	lr, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8d70:			; <UNDEFINED> instruction: 0xf7fc2012
    8d74:	andcs	lr, pc, ip, asr #19
    8d78:	stmib	r8, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8d7c:	mrc	7, 5, APSR_nzcv, cr4, cr12, {7}
    8d80:	bl	1f46d78 <npth_sleep@plt+0x1f41090>
    8d84:	stmdacs	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    8d88:	stmdacc	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    8d8c:	ldrbtmi	r4, [fp], #-1146	; 0xfffffb86
    8d90:	andsvs	r6, r8, r1, lsl r8
    8d94:			; <UNDEFINED> instruction: 0xf0002900
    8d98:	blls	a9c38 <npth_sleep@plt+0xa3f50>
    8d9c:	andls	pc, r0, r3, asr #17
    8da0:			; <UNDEFINED> instruction: 0xf04f9a05
    8da4:			; <UNDEFINED> instruction: 0x601333ff
    8da8:	stmdane	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    8dac:	movwls	sl, #43860	; 0xab54
    8db0:	blvc	ffa461ec <npth_sleep@plt+0xffa40504>
    8db4:	stmdapl	r1!, {r9, sp}^
    8db8:	tstls	r6, r8, lsl #12
    8dbc:	cmpvs	r1, r1, lsl #2
    8dc0:	svccs	0x0004f843
    8dc4:			; <UNDEFINED> instruction: 0xd1fb459b
    8dc8:	ldclge	12, cr9, [r5, #-48]	; 0xffffffd0
    8dcc:	strtmi	r9, [r0], -r3, lsl #10
    8dd0:	ldmdb	r8!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8dd4:			; <UNDEFINED> instruction: 0xf0014261
    8dd8:			; <UNDEFINED> instruction: 0xf004011f
    8ddc:	strls	r0, [ip], #-799	; 0xfffffce1
    8de0:	submi	fp, fp, #88, 30	; 0x160
    8de4:	blx	111df0 <npth_sleep@plt+0x10c108>
    8de8:			; <UNDEFINED> instruction: 0xf855f303
    8dec:	tstmi	r3, #32
    8df0:	eorcc	pc, r0, r5, asr #16
    8df4:			; <UNDEFINED> instruction: 0xf0001c70
    8df8:			; <UNDEFINED> instruction: 0x46308373
    8dfc:	stmdb	r2!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8e00:			; <UNDEFINED> instruction: 0xf0014271
    8e04:			; <UNDEFINED> instruction: 0xf006011f
    8e08:	svclt	0x0058031f
    8e0c:	stmdbls	ip, {r0, r1, r3, r6, r9, lr}
    8e10:	vpmax.u8	d15, d3, d4
    8e14:	svclt	0x00b842b1
    8e18:			; <UNDEFINED> instruction: 0x46894631
    8e1c:	eorcs	pc, r0, r5, asr r8	; <UNPREDICTABLE>
    8e20:			; <UNDEFINED> instruction: 0xf8454313
    8e24:	ldclne	0, cr3, [r9], #-128	; 0xffffff80
    8e28:			; <UNDEFINED> instruction: 0x4638d017
    8e2c:	stmdb	sl, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8e30:			; <UNDEFINED> instruction: 0xf002427a
    8e34:	sfmls	f0, 4, [r3], {31}
    8e38:	tsteq	pc, r7	; <UNPREDICTABLE>
    8e3c:	subsmi	fp, r1, #88, 30	; 0x160
    8e40:			; <UNDEFINED> instruction: 0x464a45b9
    8e44:	movweq	pc, #4175	; 0x104f	; <UNPREDICTABLE>
    8e48:			; <UNDEFINED> instruction: 0x463abfb8
    8e4c:	ldrmi	r4, [r1], fp, lsl #1
    8e50:	eorcs	pc, r0, r4, asr r8	; <UNPREDICTABLE>
    8e54:			; <UNDEFINED> instruction: 0xf8444313
    8e58:			; <UNDEFINED> instruction: 0xf1b83020
    8e5c:			; <UNDEFINED> instruction: 0xd0183fff
    8e60:			; <UNDEFINED> instruction: 0xf7fc4640
    8e64:			; <UNDEFINED> instruction: 0xf1d8e930
    8e68:			; <UNDEFINED> instruction: 0xf0020200
    8e6c:	sfmls	f0, 4, [r3], {31}
    8e70:	tsteq	pc, r8	; <UNPREDICTABLE>
    8e74:	subsmi	fp, r1, #88, 30	; 0x160
    8e78:	strbmi	r4, [sl], -r1, asr #11
    8e7c:	movweq	pc, #4175	; 0x104f	; <UNPREDICTABLE>
    8e80:			; <UNDEFINED> instruction: 0x4642bfb8
    8e84:	ldrmi	r4, [r1], fp, lsl #1
    8e88:	eorcs	pc, r0, r4, asr r8	; <UNPREDICTABLE>
    8e8c:			; <UNDEFINED> instruction: 0xf8444313
    8e90:	stcls	0, cr3, [r2], {32}
    8e94:	mcrrne	8, 2, r6, r2, cr0
    8e98:			; <UNDEFINED> instruction: 0xf7fcd018
    8e9c:	stmdavs	r1!, {r2, r4, r8, fp, sp, lr, pc}
    8ea0:	movwcs	r9, #6659	; 0x1a03
    8ea4:			; <UNDEFINED> instruction: 0xf001424d
    8ea8:			; <UNDEFINED> instruction: 0xf005041f
    8eac:	svclt	0x0058051f
    8eb0:	strmi	r4, [r9, #620]	; 0x26c
    8eb4:	vpmax.u8	d15, d4, d3
    8eb8:	svclt	0x00b8464d
    8ebc:	strtmi	r4, [r9], sp, lsl #12
    8ec0:	eorcs	pc, r0, r2, asr r8	; <UNPREDICTABLE>
    8ec4:	bls	d9b18 <npth_sleep@plt+0xd3e30>
    8ec8:	eorcc	pc, r0, r2, asr #16
    8ecc:	stmdavs	r0!, {r0, r2, sl, fp, ip, pc}
    8ed0:	andsle	r1, r8, r3, asr #24
    8ed4:	ldm	r6!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8ed8:	bls	e2f64 <npth_sleep@plt+0xdd27c>
    8edc:	submi	r2, sp, #67108864	; 0x4000000
    8ee0:	ldreq	pc, [pc], #-1	; 8ee8 <npth_sleep@plt+0x3200>
    8ee4:	ldreq	pc, [pc, #-5]	; 8ee7 <npth_sleep@plt+0x31ff>
    8ee8:	rsbmi	fp, ip, #88, 30	; 0x160
    8eec:	blx	da518 <npth_sleep@plt+0xd4830>
    8ef0:	strbmi	pc, [sp], -r4, lsl #6	; <UNPREDICTABLE>
    8ef4:			; <UNDEFINED> instruction: 0x460dbfb8
    8ef8:			; <UNDEFINED> instruction: 0xf85246a9
    8efc:	tstmi	r3, #32
    8f00:			; <UNDEFINED> instruction: 0xf8429a03
    8f04:			; <UNDEFINED> instruction: 0xf8df3020
    8f08:	vst1.64	{d19-d21}, [pc :64], r0
    8f0c:	vsra.s8	<illegal reg q10.5>, q4, #4
    8f10:	tstls	fp, r5, ror #2
    8f14:			; <UNDEFINED> instruction: 0x16c4f8df
    8f18:	bls	25a10c <npth_sleep@plt+0x254424>
    8f1c:	rscsne	pc, pc, ip, asr #12
    8f20:	blvs	6da10c <npth_sleep@plt+0x6d4424>
    8f24:	addscc	pc, sl, r3, asr #13
    8f28:	cdp	0, 0, cr9, cr8, cr8, {0}
    8f2c:	andsvs	r1, r7, #16, 20	; 0x10000
    8f30:	cmpvs	r6, pc, asr #12
    8f34:	eorhi	pc, ip, r2, asr #17
    8f38:	submi	pc, sl, #1325400064	; 0x4f000000
    8f3c:	addscc	pc, sl, #204472320	; 0xc300000
    8f40:	blcs	2d77c <npth_sleep@plt+0x27a94>
    8f44:	msrhi	CPSR_sxc, r0, asr #32
    8f48:	stmiavc	sl!, {r0, r2, r3, r8, sl, ip, sp, lr, pc}^
    8f4c:	addcs	r9, r0, #49152	; 0xc000
    8f50:			; <UNDEFINED> instruction: 0xf7fb4640
    8f54:			; <UNDEFINED> instruction: 0xf8dfefb4
    8f58:	ldrbtmi	r3, [fp], #-1672	; 0xfffff978
    8f5c:	movwcc	r6, #6363	; 0x18db
    8f60:	andshi	pc, r1, #0
    8f64:	blls	90f7c <npth_sleep@plt+0x8b294>
    8f68:	ldmdbeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}^
    8f6c:	strcs	r9, [r0, #-3079]	; 0xfffff3f9
    8f70:	strtmi	r4, [sl], lr, lsr #12
    8f74:	eorvs	r6, r0, fp, lsl r8
    8f78:	mrrcne	6, 4, r4, r9, cr8
    8f7c:	teqcs	ip, #12, 30	; 0x30
    8f80:	cmnvs	r3, fp, lsr #12
    8f84:	mrc	7, 5, APSR_nzcv, cr8, cr11, {7}
    8f88:	ldrdcc	lr, [r3], -r4
    8f8c:	andeq	lr, r0, #339968	; 0x53000
    8f90:			; <UNDEFINED> instruction: 0xf8d9d03c
    8f94:	addsmi	r2, sl, #0
    8f98:	mvnhi	pc, r0
    8f9c:	smlatbcs	r1, ip, pc, fp	; <UNPREDICTABLE>
    8fa0:	b	11913a8 <npth_sleep@plt+0x118b6c0>
    8fa4:	mvnlt	r0, r5, lsl #4
    8fa8:	andls	r6, r4, #10682368	; 0xa30000
    8fac:			; <UNDEFINED> instruction: 0x46484798
    8fb0:	mcr	7, 5, pc, cr2, cr11, {7}	; <UNPREDICTABLE>
    8fb4:	movwne	lr, #2516	; 0x9d4
    8fb8:	movwmi	r9, #47620	; 0xba04
    8fbc:	andhi	pc, r1, #0
    8fc0:	ldrdcc	lr, [r0], -r9
    8fc4:	stmdbls	r8, {r0, r1, r3, sl, lr}
    8fc8:	addmi	r6, r8, #32, 2
    8fcc:	svclt	0x00c160e3
    8fd0:	stmdbls	fp, {r0, r8, r9, ip, sp}
    8fd4:	stmib	r4, {r6, fp, ip}^
    8fd8:	ldmib	r4, {r0, r1, ip, sp}^
    8fdc:	b	14d4ff0 <npth_sleep@plt+0x14cf308>
    8fe0:	andle	r0, r8, r0, lsl #2
    8fe4:	adcmi	fp, fp, #-2147483642	; 0x80000006
    8fe8:	bichi	pc, r6, r0
    8fec:	b	103f800 <npth_sleep@plt+0x1039b18>
    8ff0:	strmi	r0, [r6], -r3, lsl #4
    8ff4:	ldrcc	r4, [r4], #-1565	; 0xfffff9e3
    8ff8:	svceq	0x0000f1ba
    8ffc:	ldmib	r4, {r1, r5, r8, ip, lr, pc}^
    9000:			; <UNDEFINED> instruction: 0xf04f3003
    9004:	b	14cb810 <npth_sleep@plt+0x14c5b28>
    9008:	bicle	r0, r2, r0, lsl #4
    900c:	movwcs	lr, #2516	; 0x9d4
    9010:	andsle	r4, r1, r3, lsl r3
    9014:	ldrdcc	lr, [r0, -r9]
    9018:	bls	21a06c <npth_sleep@plt+0x214384>
    901c:	addsmi	r6, r1, #1073741832	; 0x40000008
    9020:	svclt	0x00c160e3
    9024:	bls	2d5c30 <npth_sleep@plt+0x2cff48>
    9028:	stmib	r4, {r0, r3, r7, fp, ip}^
    902c:	ldmib	r4, {r0, r1, r8, ip, sp}^
    9030:	b	14d5044 <npth_sleep@plt+0x14cf35c>
    9034:			; <UNDEFINED> instruction: 0xd1ac0200
    9038:	andeq	lr, r5, #286720	; 0x46000
    903c:			; <UNDEFINED> instruction: 0xf1ba3414
    9040:	sbcsle	r0, ip, r0, lsl #30
    9044:			; <UNDEFINED> instruction: 0xb1a24614
    9048:	ldrdne	pc, [r4], -r9
    904c:			; <UNDEFINED> instruction: 0xf8d9ab18
    9050:	bne	1d91058 <npth_sleep@plt+0x1d8b370>
    9054:	mcrcs	0, 0, r6, cr0, cr14, {2}
    9058:	streq	lr, [r2, #-2981]	; 0xfffff45b
    905c:	svclt	0x00bd601d
    9060:	ldrbcc	pc, [pc, #261]!	; 916d <npth_sleep@plt+0x3485>	; <UNPREDICTABLE>
    9064:	ldrmi	r9, [ip], -sp, lsl #20
    9068:	svclt	0x00be461c
    906c:	ldmne	r6!, {r0, r2, r3, r4, sp, lr}
    9070:			; <UNDEFINED> instruction: 0xf7fb605e
    9074:	movwcs	lr, #3820	; 0xeec
    9078:	ldrmi	r4, [sl], -r1, asr #12
    907c:	strbls	pc, [r4, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    9080:	strbhi	pc, [r4, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    9084:	ldrbtmi	r4, [r8], #1273	; 0x4f9
    9088:	andmi	lr, r0, sp, asr #19
    908c:			; <UNDEFINED> instruction: 0xf7fc1c78
    9090:			; <UNDEFINED> instruction: 0xac15eaf2
    9094:			; <UNDEFINED> instruction: 0xf7fc4605
    9098:			; <UNDEFINED> instruction: 0xf8d0ead6
    909c:	strmi	sl, [r6], -r0
    90a0:			; <UNDEFINED> instruction: 0xf7fc4620
    90a4:	cmnlt	r8, #88, 16	; 0x580000
    90a8:	cdpne	8, 4, cr6, cr11, cr1, {1}
    90ac:	vpadd.i8	d2, d0, d1
    90b0:	andge	r8, r2, #178	; 0xb2
    90b4:	eorcc	pc, r3, r2, asr r8	; <UNPREDICTABLE>
    90b8:			; <UNDEFINED> instruction: 0x4710441a
    90bc:	ldrdeq	r0, [r0], -r3
    90c0:	andeq	r0, r0, fp, ror r4
    90c4:	andeq	r0, r0, fp, asr r1
    90c8:	andeq	r0, r0, fp, asr r1
    90cc:	andeq	r0, r0, fp, asr r1
    90d0:	andeq	r0, r0, fp, asr r1
    90d4:	andeq	r0, r0, fp, asr r1
    90d8:	andeq	r0, r0, fp, asr r1
    90dc:	andeq	r0, r0, fp, asr r1
    90e0:	andeq	r0, r0, r1, asr #3
    90e4:	andeq	r0, r0, fp, asr r1
    90e8:			; <UNDEFINED> instruction: 0x000001b3
    90ec:	andeq	r0, r0, fp, asr r1
    90f0:	andeq	r0, r0, fp, asr r1
    90f4:	andeq	r0, r0, r5, ror #2
    90f8:	andeq	r0, r0, fp, asr r1
    90fc:	andeq	r0, r0, fp, asr r1
    9100:			; <UNDEFINED> instruction: 0xffffffe5
    9104:	mvnscc	pc, #1073741865	; 0x40000029
    9108:	svceq	0x0004f1ba
    910c:			; <UNDEFINED> instruction: 0xf383fab3
    9110:	cmpne	r3, #323584	; 0x4f000
    9114:	movwcs	fp, #3848	; 0xf08
    9118:			; <UNDEFINED> instruction: 0xf0402b00
    911c:	stfcsd	f0, [r0, #-248]	; 0xffffff08
    9120:	teqhi	r7, r0, asr #6	; <UNPREDICTABLE>
    9124:	ldmdavs	r8, {r1, r8, r9, fp, ip, pc}
    9128:	andsle	r1, r5, r2, asr #24
    912c:	svc	0x00caf7fb
    9130:	strcs	r9, [r1, #-2818]	; 0xfffff4fe
    9134:	blge	fe5a31a4 <npth_sleep@plt+0xfe59d4bc>
    9138:			; <UNDEFINED> instruction: 0xf0014251
    913c:	bl	c95c0 <npth_sleep@plt+0xc38d8>
    9140:			; <UNDEFINED> instruction: 0xf0020080
    9144:	svclt	0x0058031f
    9148:			; <UNDEFINED> instruction: 0xf850424b
    914c:	blx	14c364 <npth_sleep@plt+0x14667c>
    9150:	andmi	pc, r3, #201326592	; 0xc000000
    9154:	cmphi	r7, r0, asr #32	; <UNPREDICTABLE>
    9158:	stmdavs	r8!, {r0, r2, r8, sl, fp, ip, pc}
    915c:	andsle	r1, r4, r3, asr #24
    9160:	svc	0x00b0f7fb
    9164:	blge	fe5a3214 <npth_sleep@plt+0xfe59d52c>
    9168:	subsmi	r2, r1, #4194304	; 0x400000
    916c:	tsteq	pc, r1	; <UNPREDICTABLE>
    9170:	addeq	lr, r0, r3, lsl #22
    9174:	tsteq	pc, #2	; <UNPREDICTABLE>
    9178:	submi	fp, fp, #88, 30	; 0x160
    917c:	stceq	8, cr15, [r4], {80}	; 0x50
    9180:	vpmax.u8	d15, d3, d5
    9184:			; <UNDEFINED> instruction: 0xf0404203
    9188:			; <UNDEFINED> instruction: 0xf8df811f
    918c:	ldrbtmi	r3, [fp], #-1120	; 0xfffffba0
    9190:	blcs	23e04 <npth_sleep@plt+0x1e11c>
    9194:			; <UNDEFINED> instruction: 0xf8dfd07e
    9198:	ldrbtmi	r3, [fp], #-1112	; 0xfffffba8
    919c:	blcs	23c10 <npth_sleep@plt+0x1df28>
    91a0:	mrshi	pc, (UNDEF: 70)	; <UNPREDICTABLE>
    91a4:	andcs	r9, r0, #10240	; 0x2800
    91a8:	svccs	0x0004f843
    91ac:			; <UNDEFINED> instruction: 0xd1fb459b
    91b0:	stmdavs	r7!, {r1, sl, fp, ip, pc}
    91b4:	andsle	r1, r2, lr, ror ip
    91b8:			; <UNDEFINED> instruction: 0xf7fb4638
    91bc:	stmdavs	r7!, {r2, r7, r8, r9, sl, fp, sp, lr, pc}
    91c0:	movwcs	r9, #7427	; 0x1d03
    91c4:			; <UNDEFINED> instruction: 0xf007427c
    91c8:			; <UNDEFINED> instruction: 0xf004011f
    91cc:	svclt	0x0058041f
    91d0:	addmi	r4, fp, r1, ror #4
    91d4:	eorcs	pc, r0, r5, asr r8	; <UNPREDICTABLE>
    91d8:			; <UNDEFINED> instruction: 0xf8454313
    91dc:	stcls	0, cr3, [r5], {32}
    91e0:	mcrrne	8, 2, r6, r5, cr0
    91e4:	mrcge	4, 5, APSR_nzcv, cr0, cr15, {1}
    91e8:	svc	0x006cf7fb
    91ec:	cdpls	8, 0, cr6, cr3, cr1, {1}
    91f0:	submi	r2, sp, #67108864	; 0x4000000
    91f4:	ldreq	pc, [pc], #-1	; 91fc <npth_sleep@plt+0x3514>
    91f8:	ldreq	pc, [pc, #-5]	; 91fb <npth_sleep@plt+0x3513>
    91fc:	rsbmi	fp, ip, #88, 30	; 0x160
    9200:	blx	d9c44 <npth_sleep@plt+0xd3f5c>
    9204:	svclt	0x00b8f304
    9208:			; <UNDEFINED> instruction: 0xf856460f
    920c:	tstmi	r3, #32
    9210:	eorcc	pc, r0, r6, asr #16
    9214:	mrc	6, 0, lr, cr8, cr8, {4}
    9218:			; <UNDEFINED> instruction: 0xf01a0a10
    921c:	ldr	pc, [pc, -sp, lsr #20]!
    9220:	ldrsbtcc	pc, [r0], -r9	; <UNPREDICTABLE>
    9224:			; <UNDEFINED> instruction: 0xf0402b00
    9228:	ldmmi	r2!, {r0, r1, r4, r7, pc}^
    922c:			; <UNDEFINED> instruction: 0xf01a4478
    9230:			; <UNDEFINED> instruction: 0xf8d8fa23
    9234:	movwcc	r3, #4144	; 0x1030
    9238:	eorscc	pc, r0, r8, asr #17
    923c:			; <UNDEFINED> instruction: 0xf77f2b02
    9240:	stmiami	sp!, {r0, r1, r2, r3, r5, r8, r9, sl, fp, sp, pc}^
    9244:			; <UNDEFINED> instruction: 0xf01a4478
    9248:	andcs	pc, fp, r7, lsl sl	; <UNPREDICTABLE>
    924c:			; <UNDEFINED> instruction: 0xf876f018
    9250:	andcs	r9, sp, r2
    9254:			; <UNDEFINED> instruction: 0xf872f018
    9258:	strmi	r9, [r2], -r2, lsl #18
    925c:	ldrbtmi	r4, [r8], #-2279	; 0xfffff719
    9260:	blx	2c52d0 <npth_sleep@plt+0x2bf5e8>
    9264:			; <UNDEFINED> instruction: 0xf8fef7ff
    9268:			; <UNDEFINED> instruction: 0xf7ff2000
    926c:	blls	1c77f8 <npth_sleep@plt+0x1c1b10>
    9270:	blcs	233e4 <npth_sleep@plt+0x1d6fc>
    9274:			; <UNDEFINED> instruction: 0xf004d17b
    9278:			; <UNDEFINED> instruction: 0xe711f895
    927c:	ldrbtmi	r4, [r8], #-2272	; 0xfffff720
    9280:			; <UNDEFINED> instruction: 0xf9faf01a
    9284:	blx	452ae <npth_sleep@plt+0x3f5c6>
    9288:	blx	fe4452e0 <npth_sleep@plt+0xfe43f5f8>
    928c:			; <UNDEFINED> instruction: 0xf7ffe708
    9290:	smusd	r5, r1, ip
    9294:			; <UNDEFINED> instruction: 0xf10d4bdb
    9298:			; <UNDEFINED> instruction: 0xf8dd0ae4
    929c:	ldrbtmi	r8, [fp], #-48	; 0xffffffd0
    92a0:	blmi	ff66dee4 <npth_sleep@plt+0xff6681fc>
    92a4:	ldrbtmi	r9, [fp], #-3337	; 0xfffff2f7
    92a8:	blmi	ff62dec0 <npth_sleep@plt+0xff6281d8>
    92ac:	tstls	r0, #2063597568	; 0x7b000000
    92b0:	strtmi	r4, [r8], r3, asr #12
    92b4:	stclne	6, cr4, [r8], #-116	; 0xffffff8c
    92b8:			; <UNDEFINED> instruction: 0x4628d03a
    92bc:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    92c0:	svc	0x0000f7fb
    92c4:	rsbmi	sl, fp, #614400	; 0x96000
    92c8:	addeq	lr, r0, r2, lsl #22
    92cc:	andseq	pc, pc, #3
    92d0:	tsteq	pc, #5	; <UNPREDICTABLE>
    92d4:	subsmi	fp, r3, #88, 30	; 0x160
    92d8:	stcne	8, cr15, [r4], {80}	; 0x50
    92dc:	vpmax.u8	d15, d3, d9
    92e0:	eorle	r4, r5, fp, lsl #4
    92e4:			; <UNDEFINED> instruction: 0x4628aa12
    92e8:	cmncs	lr, #84934656	; 0x5100000
    92ec:			; <UNDEFINED> instruction: 0xf7fc6013
    92f0:	mcrrne	8, 9, lr, r1, cr4
    92f4:			; <UNDEFINED> instruction: 0xf0004605
    92f8:	strbmi	r8, [r8], -lr, lsl #1
    92fc:			; <UNDEFINED> instruction: 0xf7fc219c
    9300:	strmi	lr, [r1], r4, ror #19
    9304:			; <UNDEFINED> instruction: 0xf0002800
    9308:			; <UNDEFINED> instruction: 0xf0228136
    930c:			; <UNDEFINED> instruction: 0xf8c9fed9
    9310:	stmdacs	r0, {r4}
    9314:	adcshi	pc, fp, r0
    9318:	ldrdcs	pc, [r4], -r8
    931c:	stmdbls	lr, {r0, r1, r3, r6, r9, sl, lr}
    9320:			; <UNDEFINED> instruction: 0xf8c94620
    9324:			; <UNDEFINED> instruction: 0xf7fc5000
    9328:	stmdacs	r0, {r3, r7, r8, r9, fp, sp, lr, pc}
    932c:	sbchi	pc, r1, r0, asr #32
    9330:	stmdaeq	ip, {r3, r8, ip, sp, lr, pc}
    9334:	andle	r4, r7, r2, asr #11
    9338:	ldrdpl	pc, [r8], -r8
    933c:			; <UNDEFINED> instruction: 0xd1bc1c68
    9340:	stmdaeq	ip, {r3, r8, ip, sp, lr, pc}
    9344:	mvnsle	r4, r2, asr #11
    9348:	ldrbtmi	r4, [fp], #-2993	; 0xfffff44f
    934c:	ldrb	r6, [r8, #2843]!	; 0xb1b
    9350:			; <UNDEFINED> instruction: 0xf8d948b0
    9354:	ldrbtmi	r1, [r8], #-40	; 0xffffffd8
    9358:			; <UNDEFINED> instruction: 0xf98ef01a
    935c:	stmdbvs	r1!, {r0, r3, r5, r6, r8, r9, sl, sp, lr, pc}
    9360:	ldrdcs	pc, [r4], -r9
    9364:	svclt	0x00b4428a
    9368:	mrscs	r2, (UNDEF: 17)
    936c:	stmiami	sl!, {r0, r3, r4, r9, sl, sp, lr, pc}
    9370:			; <UNDEFINED> instruction: 0xf01a4478
    9374:	ldrb	pc, [lr, -r1, lsl #19]!	; <UNPREDICTABLE>
    9378:	adcsmi	r6, r3, #573440	; 0x8c000
    937c:	b	1039274 <npth_sleep@plt+0x103358c>
    9380:	strmi	r0, [r6], -r5, lsl #4
    9384:			; <UNDEFINED> instruction: 0xf014e637
    9388:	stmdacs	r0, {r0, r1, r4, r5, r9, fp, ip, sp, lr, pc}
    938c:	cfstrdge	mvd15, [fp, #252]!	; 0xfc
    9390:	blmi	fe8c2b38 <npth_sleep@plt+0xfe8bce50>
    9394:	blvs	6da588 <npth_sleep@plt+0x6d48a0>
    9398:	stmibmi	r1!, {r0, r1, r4, r6, r7, r8, sl, sp, lr, pc}
    939c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    93a0:	mcr	7, 1, pc, cr2, cr11, {7}	; <UNPREDICTABLE>
    93a4:	ldrbmi	r4, [r0], -r4, lsl #12
    93a8:	svc	0x00e8f7fb
    93ac:	strtmi	r4, [r0], -r1, lsl #12
    93b0:			; <UNDEFINED> instruction: 0xf994f01a
    93b4:			; <UNDEFINED> instruction: 0xf7fc2001
    93b8:	blmi	fe6c4628 <npth_sleep@plt+0xfe6be940>
    93bc:	blvs	6da5b0 <npth_sleep@plt+0x6d48c8>
    93c0:	stmib	r4, {r0, r1, r2, r3, r4, r5, r7, r8, sl, sp, lr, pc}^
    93c4:	str	r3, [r8], -r3, lsl #6
    93c8:			; <UNDEFINED> instruction: 0x46104b97
    93cc:	tstvs	sp, #2063597568	; 0x7b000000
    93d0:	mcrr	7, 15, pc, r0, cr12	; <UNPREDICTABLE>
    93d4:			; <UNDEFINED> instruction: 0xf04f9a05
    93d8:	ldmmi	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, ip, sp}
    93dc:	andsvs	r4, r3, r8, ror r4
    93e0:			; <UNDEFINED> instruction: 0xf94af01a
    93e4:	ldmibmi	r2, {r0, r4, r6, r7, r9, sl, sp, lr, pc}
    93e8:	ldrbtmi	r4, [r9], #-1552	; 0xfffff9f0
    93ec:	mrc2	0, 7, pc, cr6, cr11, {0}
    93f0:			; <UNDEFINED> instruction: 0xf43f2800
    93f4:	bls	b4ec0 <npth_sleep@plt+0xaf1d8>
    93f8:	ldrbtmi	r4, [fp], #-2958	; 0xfffff472
    93fc:	tstvs	sp, #16, 16	; 0x100000
    9400:	stc	7, cr15, [r8], #-1008	; 0xfffffc10
    9404:			; <UNDEFINED> instruction: 0xf04f9a02
    9408:	stmmi	fp, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, ip, sp}
    940c:	andsvs	r4, r3, r8, ror r4
    9410:			; <UNDEFINED> instruction: 0xf932f01a
    9414:			; <UNDEFINED> instruction: 0xf8d8e6a0
    9418:	ldmdavs	r0!, {ip}
    941c:			; <UNDEFINED> instruction: 0xf7fb9111
    9420:	ldmdbls	r1, {r1, r2, r3, r5, r7, r8, r9, sl, fp, sp, lr, pc}
    9424:	stmmi	r5, {r1, r9, sl, lr}
    9428:			; <UNDEFINED> instruction: 0xf01a4478
    942c:			; <UNDEFINED> instruction: 0xe77ff957
    9430:	ldmdavs	r8, {r1, r8, r9, fp, ip, pc}
    9434:	cmple	r0, r2, asr #24
    9438:	ldmdavs	r8, {r0, r2, r8, r9, fp, ip, pc}
    943c:	cmple	r9, r3, asr #24
    9440:			; <UNDEFINED> instruction: 0xf810f7ff
    9444:	andcs	r4, r5, #2064384	; 0x1f8000
    9448:	ldrbtmi	r2, [r9], #-0
    944c:	stcl	7, cr15, [ip, #1004]	; 0x3ec
    9450:	andcs	r4, fp, r4, lsl #12
    9454:			; <UNDEFINED> instruction: 0xff72f017
    9458:	andcs	r9, sp, r2
    945c:			; <UNDEFINED> instruction: 0xff6ef017
    9460:	strmi	r9, [r2], -r2, lsl #18
    9464:			; <UNDEFINED> instruction: 0xf01a4620
    9468:	stmdals	lr, {r0, r1, r2, r8, fp, ip, sp, lr, pc}
    946c:	stc	7, cr15, [r4], {251}	; 0xfb
    9470:	blmi	129be48 <npth_sleep@plt+0x1296160>
    9474:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    9478:	blls	fe5634e8 <npth_sleep@plt+0xfe55d800>
    947c:			; <UNDEFINED> instruction: 0xf040405a
    9480:			; <UNDEFINED> instruction: 0xf50d8089
    9484:	ldc	13, cr7, [sp], #92	; 0x5c
    9488:	pop	{r1, r8, r9, fp, pc}
    948c:			; <UNDEFINED> instruction: 0xf8d88ff0
    9490:	ldmdavs	r0!, {ip}
    9494:			; <UNDEFINED> instruction: 0xf7fb9111
    9498:	ldmdbls	r1, {r1, r4, r5, r6, r8, r9, sl, fp, sp, lr, pc}
    949c:	stmdals	r4, {r1, r9, sl, lr}
    94a0:			; <UNDEFINED> instruction: 0xf91cf01a
    94a4:			; <UNDEFINED> instruction: 0xf7fb4648
    94a8:	strtmi	lr, [r8], -lr, ror #26
    94ac:	ldmda	sl, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    94b0:			; <UNDEFINED> instruction: 0xf8d8e73e
    94b4:	tstls	r1, r0
    94b8:	svc	0x0060f7fb
    94bc:			; <UNDEFINED> instruction: 0x46029911
    94c0:			; <UNDEFINED> instruction: 0xf01a980f
    94c4:	strtmi	pc, [r8], -fp, lsl #18
    94c8:	stmda	ip, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    94cc:			; <UNDEFINED> instruction: 0xf7fb4648
    94d0:			; <UNDEFINED> instruction: 0xe72ded5a
    94d4:	bl	fefc74cc <npth_sleep@plt+0xfefc17e4>
    94d8:			; <UNDEFINED> instruction: 0xf7fce7b2
    94dc:			; <UNDEFINED> instruction: 0xe7abebbc
    94e0:	ldrmi	r9, [r9], ip, lsl #22
    94e4:	cfldrdvs	mvd14, [r1, #-636]	; 0xfffffd84
    94e8:			; <UNDEFINED> instruction: 0xf01b9802
    94ec:	cmplt	r8, sp, lsl #28	; <UNPREDICTABLE>
    94f0:	blcs	f35f04 <npth_sleep@plt+0xf3021c>
    94f4:			; <UNDEFINED> instruction: 0xf7fcd006
    94f8:			; <UNDEFINED> instruction: 0x4601ea76
    94fc:	ldrbtmi	r4, [r8], #-2130	; 0xfffff7ae
    9500:			; <UNDEFINED> instruction: 0xf8baf01a
    9504:	ldrbtmi	r4, [sp], #-3409	; 0xfffff2af
    9508:	blcs	235bc <npth_sleep@plt+0x1d8d4>
    950c:	cfstrdge	mvd15, [r8], {127}	; 0x7f
    9510:			; <UNDEFINED> instruction: 0xf830f01c
    9514:	stmdals	r5, {r0, r9, sl, lr}
    9518:	ldc2	0, cr15, [r0, #108]!	; 0x6c
    951c:	addlt	fp, r3, #8, 6	; 0x20000000
    9520:			; <UNDEFINED> instruction: 0xf43f2b3c
    9524:			; <UNDEFINED> instruction: 0xf7fcac41
    9528:			; <UNDEFINED> instruction: 0x4601ea5e
    952c:	ldrbtmi	r4, [r8], #-2120	; 0xfffff7b8
    9530:			; <UNDEFINED> instruction: 0xf8a2f01a
    9534:	stmdami	r7, {r3, r4, r5, sl, sp, lr, pc}^
    9538:			; <UNDEFINED> instruction: 0xf01a4478
    953c:	mulcs	fp, sp, r8
    9540:	mrc2	0, 7, pc, cr12, cr7, {0}
    9544:	andcs	r9, sp, r2
    9548:	mrc2	0, 7, pc, cr8, cr7, {0}
    954c:	strmi	r9, [r2], -r2, lsl #18
    9550:	ldrbtmi	r4, [r8], #-2113	; 0xfffff7bf
    9554:			; <UNDEFINED> instruction: 0xf890f01a
    9558:			; <UNDEFINED> instruction: 0xff84f7fe
    955c:			; <UNDEFINED> instruction: 0xf7fe2000
    9560:	movwcs	pc, #8167	; 0x1fe7	; <UNPREDICTABLE>
    9564:	ldr	r6, [pc], #-1899	; 956c <npth_sleep@plt+0x3884>
    9568:	svc	0x0008f7fb
    956c:	ldmdami	fp!, {r0, r9, sl, lr}
    9570:			; <UNDEFINED> instruction: 0xf01a4478
    9574:			; <UNDEFINED> instruction: 0xf8d8f8ef
    9578:	ldmdavs	r0!, {ip}
    957c:			; <UNDEFINED> instruction: 0xf7fb9111
    9580:			; <UNDEFINED> instruction: 0x4602eefe
    9584:			; <UNDEFINED> instruction: 0x0110e9dd
    9588:			; <UNDEFINED> instruction: 0xf8a8f01a
    958c:			; <UNDEFINED> instruction: 0xf7fb4628
    9590:	strb	lr, [sp], sl, ror #31
    9594:	ldc	7, cr15, [sl, #-1004]!	; 0xfffffc14
    9598:	andeq	r5, r4, r4, lsl #27
    959c:	muleq	r0, ip, r5
    95a0:	andeq	r8, r2, r6, lsl #18
    95a4:			; <UNDEFINED> instruction: 0xfffff661
    95a8:			; <UNDEFINED> instruction: 0x000294be
    95ac:			; <UNDEFINED> instruction: 0xfffff619
    95b0:	andeq	r9, r2, r8, asr #9
    95b4:			; <UNDEFINED> instruction: 0xfffff5e9
    95b8:	andeq	r9, r2, r2, asr #9
    95bc:			; <UNDEFINED> instruction: 0xfffff4f7
    95c0:			; <UNDEFINED> instruction: 0xfffffb73
    95c4:			; <UNDEFINED> instruction: 0xfffff229
    95c8:	andeq	r5, r4, ip, asr #25
    95cc:	andeq	r6, r4, ip, lsl #16
    95d0:	andeq	r6, r4, r6, ror r2
    95d4:	andeq	r0, r0, r4, ror #11
    95d8:	andeq	r6, r4, r0, lsl #13
    95dc:	andeq	r8, r2, r0, asr r8
    95e0:	andeq	r6, r4, sl, lsr #1
    95e4:	andeq	r6, r4, r4, lsl r5
    95e8:	andeq	r6, r4, r2, lsl r5
    95ec:	andeq	r6, r4, sl, lsl #8
    95f0:	strdeq	r6, [r4], -lr
    95f4:			; <UNDEFINED> instruction: 0x000284b0
    95f8:	strdeq	r8, [r2], -r0
    95fc:	andeq	r8, r2, lr, ror r2
    9600:	strdeq	r8, [r2], -sl
    9604:	andeq	r8, r2, lr, asr #11
    9608:	muleq	r2, r6, r5
    960c:	andeq	r8, r2, r0, ror #10
    9610:	andeq	r6, r4, lr, asr #4
    9614:	andeq	r8, r2, lr, lsr #7
    9618:	andeq	r8, r2, ip, lsr r3
    961c:	andeq	r6, r4, r4, lsl #4
    9620:	strdeq	r8, [r2], -sl
    9624:	ldrdeq	r6, [r4], -ip
    9628:	andeq	r6, r4, ip, asr #3
    962c:	andeq	r8, r2, r0, lsl r1
    9630:	andeq	r7, r2, sl, lsr #22
    9634:	muleq	r4, lr, r1
    9638:			; <UNDEFINED> instruction: 0x000283b4
    963c:	andeq	r8, r2, r8, asr #7
    9640:	muleq	r2, r2, r0
    9644:	muleq	r4, ip, r5
    9648:	andeq	r8, r2, r2, lsl #2
    964c:	muleq	r4, r2, r0
    9650:	andeq	r8, r2, lr, lsl #2
    9654:	andeq	r8, r2, r0, lsl r2
    9658:	andeq	r7, r2, sl, lsl #31
    965c:	andeq	r8, r2, r8, rrx
    9660:	tstcs	r2, r2, lsl #22
    9664:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
    9668:	mcrlt	7, 7, pc, cr14, cr11, {7}	; <UNPREDICTABLE>
    966c:	andeq	r5, r4, r0, lsr #19
    9670:			; <UNDEFINED> instruction: 0xf7fcb508
    9674:	stmvs	r3, {r3, r5, r9, fp, sp, lr, pc}
    9678:	vmul.p32	d23, d15, d10
    967c:	tstvc	sl, r1, asr #4
    9680:	svclt	0x0000bd08
    9684:	mvnsmi	lr, sp, lsr #18
    9688:			; <UNDEFINED> instruction: 0x461f4615
    968c:			; <UNDEFINED> instruction: 0xf7fc4604
    9690:			; <UNDEFINED> instruction: 0x4606ea1a
    9694:	suble	r2, r0, r0, lsl #24
    9698:	ldrdhi	pc, [r8], -r0
    969c:	movweq	pc, #4517	; 0x11a5	; <UNPREDICTABLE>
    96a0:			; <UNDEFINED> instruction: 0xf383fab3
    96a4:	mulmi	r4, r8, r8
    96a8:			; <UNDEFINED> instruction: 0xf084095b
    96ac:	b	4c9ed4 <npth_sleep@plt+0x4c41ec>
    96b0:	ldrdle	r0, [pc, -r2]
    96b4:	strtle	r0, [sp], #-1889	; 0xfffff89f
    96b8:	blcs	3b02d8 <npth_sleep@plt+0x3aa5f0>
    96bc:	andcs	fp, r0, #148, 30	; 0x250
    96c0:	sfmcs	f2, 4, [r0, #-4]
    96c4:	ldrmi	fp, [r5], -ip, lsl #30
    96c8:	bllt	1352ad0 <npth_sleep@plt+0x134cde8>
    96cc:	subeq	pc, r0, r4, asr #7
    96d0:	ldrhhi	lr, [r0, #141]!	; 0x8d
    96d4:			; <UNDEFINED> instruction: 0xf0449b06
    96d8:			; <UNDEFINED> instruction: 0xf8880408
    96dc:	blcs	8196f4 <npth_sleep@plt+0x813a0c>
    96e0:	ldmdbmi	fp, {r2, r4, r8, fp, ip, lr, pc}
    96e4:	ldrtmi	r2, [r8], -r0, lsr #4
    96e8:			; <UNDEFINED> instruction: 0xf7fc4479
    96ec:	stmdblt	r8!, {r2, r4, r7, r9, fp, sp, lr, pc}^
    96f0:	andcs	r4, sl, #1048576	; 0x100000
    96f4:	eoreq	pc, r0, r7, lsl #2
    96f8:	mrc	7, 7, APSR_nzcv, cr14, cr11, {7}
    96fc:			; <UNDEFINED> instruction: 0xf7fb4604
    9700:	addmi	lr, r4, #3040	; 0xbe0
    9704:			; <UNDEFINED> instruction: 0xf8d6bf18
    9708:	andle	r8, r3, r8
    970c:	mulmi	r4, r8, r8
    9710:	ldrble	r0, [fp, #1891]	; 0x763
    9714:	pop	{r0, sp}
    9718:	stmvs	r3, {r4, r5, r6, r7, r8, pc}
    971c:	bfi	r7, ip, #18, #4
    9720:	andcs	r4, pc, #12, 18	; 0x30000
    9724:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    9728:	b	1d47720 <npth_sleep@plt+0x1d41a38>
    972c:	bicle	r2, sp, r0, lsl #16
    9730:	blcs	3f0350 <npth_sleep@plt+0x3ea668>
    9734:	blvc	ffefd74c <npth_sleep@plt+0xffef7a64>
    9738:	svclt	0x00182b09
    973c:	bicle	r2, r5, r0, lsr #22
    9740:	mulmi	r4, r8, r8
    9744:	streq	pc, [r2], #-68	; 0xffffffbc
    9748:	andmi	pc, r4, r8, lsl #17
    974c:	svclt	0x0000e7be
    9750:	andeq	r9, r2, r0, ror r4
    9754:	andeq	r9, r2, r6, asr r4
    9758:	mvnsmi	lr, sp, lsr #18
    975c:	ldrmi	r4, [r6], -pc, lsl #12
    9760:	ldmib	r0!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9764:			; <UNDEFINED> instruction: 0xf8df499d
    9768:	ldrbtmi	r8, [r9], #-632	; 0xfffffd88
    976c:			; <UNDEFINED> instruction: 0x460544f8
    9770:			; <UNDEFINED> instruction: 0xf7fb4638
    9774:			; <UNDEFINED> instruction: 0xb320eab6
    9778:	stmiblt	r3!, {r0, r1, r3, r5, r6, fp, sp, lr}^
    977c:			; <UNDEFINED> instruction: 0x46384999
    9780:			; <UNDEFINED> instruction: 0xf7fb4479
    9784:	cmnlt	r8, #712704	; 0xae000
    9788:			; <UNDEFINED> instruction: 0x46384997
    978c:			; <UNDEFINED> instruction: 0xf7fb4479
    9790:	movwlt	lr, #35496	; 0x8aa8
    9794:			; <UNDEFINED> instruction: 0x46384995
    9798:			; <UNDEFINED> instruction: 0xf7fb4479
    979c:	bllt	124422c <npth_sleep@plt+0x123e544>
    97a0:			; <UNDEFINED> instruction: 0xf8584b93
    97a4:			; <UNDEFINED> instruction: 0xf8d33003
    97a8:	blcs	159e0 <npth_sleep@plt+0xfcf8>
    97ac:	strcs	sp, [r0], #-79	; 0xffffffb1
    97b0:	pop	{r5, r9, sl, lr}
    97b4:	ldrbtcs	r8, [fp], #496	; 0x1f0
    97b8:	strmi	pc, [r0], #-704	; 0xfffffd40
    97bc:	pop	{r5, r9, sl, lr}
    97c0:	stmibmi	ip, {r4, r5, r6, r7, r8, pc}
    97c4:	ldrtmi	r4, [r0], -r4, lsl #12
    97c8:	ldrbtmi	r6, [r9], #-2221	; 0xfffff753
    97cc:	ldc2l	0, cr15, [r4], #-120	; 0xffffff88
    97d0:	strtmi	r6, [r0], -r8, ror #2
    97d4:	ldrhhi	lr, [r0, #141]!	; 0x8d
    97d8:	ldrtmi	r4, [r2], -r7, lsl #19
    97dc:	ldrbtmi	r6, [r9], #-2344	; 0xfffff6d8
    97e0:	ldrhmi	lr, [r0, #141]!	; 0x8d
    97e4:	ldcllt	0, cr15, [r6], {34}	; 0x22
    97e8:	ldrtmi	r6, [r1], -r8, lsr #18
    97ec:	ldrhmi	lr, [r0, #141]!	; 0x8d
    97f0:	stclt	0, cr15, [ip], #136	; 0x88
    97f4:	ldrtmi	r4, [r8], -r1, lsl #19
    97f8:			; <UNDEFINED> instruction: 0xf7fb4479
    97fc:			; <UNDEFINED> instruction: 0xb1b8ea72
    9800:			; <UNDEFINED> instruction: 0x4638497f
    9804:			; <UNDEFINED> instruction: 0xf7fb4479
    9808:	bllt	10441c0 <npth_sleep@plt+0x103e4d8>
    980c:	tstlt	r8, r8, ror #18
    9810:	bl	fee47804 <npth_sleep@plt+0xfee41b1c>
    9814:			; <UNDEFINED> instruction: 0xf7fc4630
    9818:	cmnvs	r8, r2, lsr sl
    981c:	bicle	r2, r6, r0, lsl #16
    9820:	mcr	7, 5, pc, cr14, cr11, {7}	; <UNPREDICTABLE>
    9824:	sbcle	r2, r2, r0, lsl #16
    9828:			; <UNDEFINED> instruction: 0xf044b284
    982c:	strb	r6, [r5, r0, lsl #9]
    9830:			; <UNDEFINED> instruction: 0xf8584b6f
    9834:			; <UNDEFINED> instruction: 0xf8d33003
    9838:	blcs	15a70 <npth_sleep@plt+0xfd88>
    983c:	ldmdbmi	r1!, {r0, r1, r2, r4, r5, r7, r8, ip, lr, pc}^
    9840:	stmdbvs	r8!, {r1, r4, r5, r9, sl, lr}
    9844:	pop	{r0, r3, r4, r5, r6, sl, lr}
    9848:			; <UNDEFINED> instruction: 0xf02241f0
    984c:	stmdbmi	lr!, {r0, r1, r5, r7, sl, fp, ip, sp, pc}^
    9850:	stmdbvs	r8!, {r1, r4, r5, r9, sl, lr}
    9854:	pop	{r0, r3, r4, r5, r6, sl, lr}
    9858:			; <UNDEFINED> instruction: 0xf02241f0
    985c:	stmdbmi	fp!, {r0, r1, r3, r4, r7, sl, fp, ip, sp, pc}^
    9860:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    9864:	b	f47858 <npth_sleep@plt+0xf41b70>
    9868:	stmibvs	r8!, {r4, r6, r8, fp, ip, sp, pc}
    986c:			; <UNDEFINED> instruction: 0xf7fbb108
    9870:	ldrtmi	lr, [r0], -sl, lsl #23
    9874:	b	c786c <npth_sleep@plt+0xc1b84>
    9878:	stmdacs	r0, {r3, r5, r7, r8, sp, lr}
    987c:	bfi	sp, r7, #3, #13
    9880:	ldrtmi	r4, [r8], -r3, ror #18
    9884:			; <UNDEFINED> instruction: 0xf7fb4479
    9888:	lsrslt	lr, ip, #20
    988c:	ldrtmi	r4, [r8], -r1, ror #18
    9890:			; <UNDEFINED> instruction: 0xf7fb4479
    9894:			; <UNDEFINED> instruction: 0xb328ea26
    9898:			; <UNDEFINED> instruction: 0x4638495f
    989c:			; <UNDEFINED> instruction: 0xf7fb4479
    98a0:	ldmiblt	r0, {r5, r9, fp, sp, lr, pc}
    98a4:	blcs	27978 <npth_sleep@plt+0x21c90>
    98a8:			; <UNDEFINED> instruction: 0x4618d135
    98ac:	strcs	r6, [r0], #-2219	; 0xfffff755
    98b0:	vmul.p32	d23, d0, d10
    98b4:	tstvc	sl, r0, lsl #4
    98b8:	ldmdbmi	r8, {r7, r8, r9, sl, sp, lr, pc}^
    98bc:	stmdbvs	r8!, {r1, r4, r5, r9, sl, lr}
    98c0:	pop	{r0, r3, r4, r5, r6, sl, lr}
    98c4:			; <UNDEFINED> instruction: 0xf02241f0
    98c8:	ldmdbmi	r5, {r0, r2, r5, r6, sl, fp, ip, sp, pc}^
    98cc:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    98d0:	b	1c78c4 <npth_sleep@plt+0x1c1bdc>
    98d4:	stmdblt	r8!, {r2, r9, sl, lr}^
    98d8:	ldmdbvc	r3, {r1, r3, r5, r7, fp, sp, lr}
    98dc:	nopeq	{67}	; 0x43
    98e0:			; <UNDEFINED> instruction: 0xe76b7113
    98e4:	ldrtmi	r4, [r2], -pc, asr #18
    98e8:	ldrbtmi	r6, [r9], #-2344	; 0xfffff6d8
    98ec:	ldrhmi	lr, [r0, #141]!	; 0x8d
    98f0:	mrrclt	0, 2, pc, r0, cr2	; <UNPREDICTABLE>
    98f4:	ldrtmi	r4, [r8], -ip, asr #18
    98f8:			; <UNDEFINED> instruction: 0xf7fb4479
    98fc:	movwlt	lr, #2546	; 0x9f2
    9900:	ldrtmi	r4, [r8], -sl, asr #18
    9904:			; <UNDEFINED> instruction: 0xf7fb4479
    9908:	stmdblt	r8!, {r2, r3, r5, r6, r7, r8, fp, sp, lr, pc}^
    990c:	bllt	2e79e0 <npth_sleep@plt+0x2e1cf8>
    9910:	rsbvs	r2, r8, #0, 8
    9914:			; <UNDEFINED> instruction: 0x4601e752
    9918:	ldrtmi	r2, [r0], -sl, lsl #4
    991c:	ldmib	sl!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9920:	svclt	0x00183800
    9924:	strb	r2, [r1, r1]
    9928:	ldrtmi	r4, [r8], -r1, asr #18
    992c:			; <UNDEFINED> instruction: 0xf7fb4479
    9930:			; <UNDEFINED> instruction: 0x4604e9d8
    9934:	ldmdavc	r3!, {r5, r7, r8, fp, ip, sp, pc}
    9938:			; <UNDEFINED> instruction: 0x461cbb3b
    993c:	addscc	pc, r4, r5, asr #17
    9940:			; <UNDEFINED> instruction: 0x4630e73c
    9944:	blx	ff6459da <npth_sleep@plt+0xff63fcf2>
    9948:	suble	r1, r0, r3, asr #24
    994c:	eorsle	r2, r3, r3, lsl #16
    9950:	str	r6, [ip, -r8, lsr #4]!
    9954:	andcs	r4, sl, #1048576	; 0x100000
    9958:			; <UNDEFINED> instruction: 0xf7fb4630
    995c:			; <UNDEFINED> instruction: 0xe7d7e9dc
    9960:			; <UNDEFINED> instruction: 0x46384934
    9964:			; <UNDEFINED> instruction: 0xf7fb4479
    9968:			; <UNDEFINED> instruction: 0x4604e9bc
    996c:	ldrtmi	fp, [r0], -r0, lsl #22
    9970:	ldc2	0, cr15, [r6], {35}	; 0x23
    9974:	andsle	r2, r9, r1, lsl #16
    9978:	andsle	r2, r7, r2, lsl #16
    997c:	movwcs	fp, #4952	; 0x1358
    9980:	rsbvs	r2, fp, r7, lsr r4
    9984:	strmi	pc, [r0], #-704	; 0xfffffd40
    9988:	andcs	lr, sl, #24, 14	; 0x600000
    998c:			; <UNDEFINED> instruction: 0x46214630
    9990:	ldc	7, cr15, [r2, #1004]!	; 0x3ec
    9994:	mvnsvc	pc, #82837504	; 0x4f00000
    9998:	addsmi	r1, sl, #1056	; 0x420
    999c:			; <UNDEFINED> instruction: 0xf8c5bf88
    99a0:			; <UNDEFINED> instruction: 0xf63f0094
    99a4:			; <UNDEFINED> instruction: 0xf8c5af04
    99a8:			; <UNDEFINED> instruction: 0xe7074094
    99ac:	str	r6, [r5, -r8, rrx]
    99b0:	vaddhn.i16	d18, q8, q15
    99b4:	str	r4, [r1, -r0, lsl #8]
    99b8:			; <UNDEFINED> instruction: 0xf8584b0d
    99bc:			; <UNDEFINED> instruction: 0xf8d33003
    99c0:	blcs	15bc8 <npth_sleep@plt+0xfee0>
    99c4:	ldrtcs	sp, [ip], #-452	; 0xfffffe3c
    99c8:	strmi	pc, [r0], #-704	; 0xfffffd40
    99cc:	ldrtcs	lr, [r7], #-1782	; 0xfffff90a
    99d0:	strmi	pc, [r0], #-704	; 0xfffffd40
    99d4:			; <UNDEFINED> instruction: 0x4604e6f2
    99d8:	strbt	r6, [pc], r8, rrx
    99dc:	andeq	r9, r2, r2, lsr #8
    99e0:	andeq	r5, r4, r4, lsr #5
    99e4:	andeq	r9, r2, r4, lsr #8
    99e8:	andeq	r8, r2, r8, ror #31
    99ec:	andeq	r8, r2, r8, asr #30
    99f0:	andeq	r0, r0, r4, ror #11
    99f4:	ldrdeq	r9, [r2], -r2
    99f8:	andeq	r7, r2, r2, lsl #17
    99fc:	strdeq	r8, [r2], -r0
    9a00:	andeq	r8, r2, ip, ror #29
    9a04:	andeq	r7, r2, ip, lsr #16
    9a08:	andeq	r7, r2, r4, lsl r8
    9a0c:	muleq	r2, sl, lr
    9a10:	andeq	r8, r2, r4, lsl #29
    9a14:	andeq	r9, r2, ip, lsl r3
    9a18:	andeq	r9, r2, r4, lsr #6
    9a1c:			; <UNDEFINED> instruction: 0x000277b8
    9a20:	andeq	r9, r2, sl, lsl #6
    9a24:	muleq	r2, sl, r7
    9a28:	strdeq	r9, [r2], -r8
    9a2c:	strdeq	r9, [r2], -ip
    9a30:			; <UNDEFINED> instruction: 0x000291bc
    9a34:			; <UNDEFINED> instruction: 0x000292b4
    9a38:	blmi	ffbdc5f8 <npth_sleep@plt+0xffbd6910>
    9a3c:	push	{r1, r3, r4, r5, r6, sl, lr}
    9a40:			; <UNDEFINED> instruction: 0xb09447f0
    9a44:			; <UNDEFINED> instruction: 0x460c58d3
    9a48:			; <UNDEFINED> instruction: 0xf8df4606
    9a4c:	ldmdavs	fp, {r4, r5, r7, r8, r9, ip, pc}
    9a50:			; <UNDEFINED> instruction: 0xf04f9313
    9a54:			; <UNDEFINED> instruction: 0xf7fc0300
    9a58:	stmibmi	r9!, {r1, r2, r4, r5, fp, sp, lr, pc}^
    9a5c:	ldrbtmi	r4, [r9], #-1273	; 0xfffffb07
    9a60:	strtmi	r4, [r0], -r0, lsl #13
    9a64:	ldmdb	ip!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9a68:	suble	r2, r6, r0, lsl #16
    9a6c:	andcs	r4, lr, #3751936	; 0x394000
    9a70:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    9a74:	stmia	lr, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9a78:	blvc	fe8f87e0 <npth_sleep@plt+0xfe8f2af8>
    9a7c:	andeq	pc, r9, #-1073741784	; 0xc0000028
    9a80:	svceq	0x00dff013
    9a84:			; <UNDEFINED> instruction: 0xf282fab2
    9a88:	tstcs	r1, r8, lsl #30
    9a8c:	subsne	lr, r2, #323584	; 0x4f000
    9a90:	sadd16mi	fp, r1, r8
    9a94:	blcs	836240 <npth_sleep@plt+0x830558>
    9a98:			; <UNDEFINED> instruction: 0xf042bf08
    9a9c:			; <UNDEFINED> instruction: 0xf1040201
    9aa0:			; <UNDEFINED> instruction: 0xb12a010e
    9aa4:	svccc	0x0001f811
    9aa8:	svclt	0x00182b09
    9aac:	rscsle	r2, r9, r0, lsr #22
    9ab0:	cmnle	sp, r0, lsl #22
    9ab4:	vaddl.s8	q9, d16, d0
    9ab8:	bmi	ff4d9ac0 <npth_sleep@plt+0xff4d3dd8>
    9abc:	ldrbtmi	r4, [sl], #-3022	; 0xfffff432
    9ac0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    9ac4:	subsmi	r9, sl, r3, lsl fp
    9ac8:	cmphi	ip, r0, asr #32	; <UNPREDICTABLE>
    9acc:	pop	{r2, r4, ip, sp, pc}
    9ad0:	stmibmi	lr, {r4, r5, r6, r7, r8, r9, sl, pc}^
    9ad4:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    9ad8:	stmdb	r2, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9adc:			; <UNDEFINED> instruction: 0xf0002800
    9ae0:	stmibmi	fp, {r0, r3, r7, pc}^
    9ae4:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    9ae8:	ldm	sl!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9aec:	ldrdcc	pc, [r4], -r8
    9af0:	blcs	38038 <npth_sleep@plt+0x32350>
    9af4:	andcs	sp, r0, r9, ror r0
    9af8:	stmibmi	r6, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
    9afc:	andcs	r4, r6, #48, 12	; 0x3000000
    9b00:			; <UNDEFINED> instruction: 0xf7fb4479
    9b04:	ldrb	lr, [r8, lr, lsl #27]
    9b08:	vshr.s64	q9, <illegal reg q13.5>, #64
    9b0c:	blcs	19b14 <npth_sleep@plt+0x13e2c>
    9b10:	stmibmi	r1, {r0, r1, r4, r6, r7, r8, ip, lr, pc}^
    9b14:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    9b18:	stmia	r2!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9b1c:	rsbsle	r2, ip, r0, lsl #16
    9b20:			; <UNDEFINED> instruction: 0x462049be
    9b24:			; <UNDEFINED> instruction: 0xf7fb4479
    9b28:	stmdacs	r0, {r2, r3, r4, r6, r7, fp, sp, lr, pc}
    9b2c:	ldmibmi	ip!, {r0, r1, r3, r4, r5, r6, ip, lr, pc}
    9b30:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    9b34:	ldm	r4, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9b38:	rsbsle	r2, sp, r0, lsl #16
    9b3c:			; <UNDEFINED> instruction: 0x462049b9
    9b40:			; <UNDEFINED> instruction: 0xf7fb4479
    9b44:	stmdacs	r0, {r1, r2, r3, r6, r7, fp, sp, lr, pc}
    9b48:	adcshi	pc, r8, r0
    9b4c:			; <UNDEFINED> instruction: 0x462049b6
    9b50:			; <UNDEFINED> instruction: 0xf7fb4479
    9b54:	stmdacs	r0, {r1, r2, r6, r7, fp, sp, lr, pc}
    9b58:			; <UNDEFINED> instruction: 0x466fd174
    9b5c:	and	r9, r6, r0
    9b60:	strmi	r4, [r1], -r2, lsl #12
    9b64:			; <UNDEFINED> instruction: 0xf7fb4630
    9b68:	stmdacs	r0, {r2, r3, r4, r6, r8, sl, fp, sp, lr, pc}
    9b6c:	smlatbcs	r0, r5, r1, sp
    9b70:			; <UNDEFINED> instruction: 0xf0224638
    9b74:	strmi	pc, [r4], -sp, lsl #21
    9b78:	adcsle	r2, ip, r0, lsl #16
    9b7c:	stcl	7, cr15, [r8], {251}	; 0xfb
    9b80:	mcrrne	6, 2, r4, r2, cr1
    9b84:			; <UNDEFINED> instruction: 0xf7fb4630
    9b88:	stmdacs	r0, {r2, r3, r6, r8, sl, fp, sp, lr, pc}
    9b8c:			; <UNDEFINED> instruction: 0xe7e7d195
    9b90:	strmi	r7, [ip], -fp, lsl #16
    9b94:	usada8	sp, r3, r9, fp
    9b98:	addle	r2, fp, r0, lsl #22
    9b9c:	svclt	0x00182b20
    9ba0:	strtmi	r2, [r0], -r9, lsl #22
    9ba4:			; <UNDEFINED> instruction: 0xf1047863
    9ba8:	svclt	0x00140401
    9bac:	andcs	r2, r0, #268435456	; 0x10000000
    9bb0:	mvnsle	r2, r0, lsl #20
    9bb4:	svclt	0x00182b20
    9bb8:	andvc	r2, r2, r9, lsl #22
    9bbc:			; <UNDEFINED> instruction: 0xf814d105
    9bc0:	blcs	2597cc <npth_sleep@plt+0x253ae4>
    9bc4:	blcs	83982c <npth_sleep@plt+0x833b44>
    9bc8:	blcs	3dfb4 <npth_sleep@plt+0x382cc>
    9bcc:	svcge	0x0072f43f
    9bd0:	ldmibmi	r6, {r3, r9, sl, lr}
    9bd4:			; <UNDEFINED> instruction: 0xf7fb4479
    9bd8:	ldmdblt	r0!, {r2, r7, fp, sp, lr, pc}
    9bdc:			; <UNDEFINED> instruction: 0x46204994
    9be0:			; <UNDEFINED> instruction: 0xf7fb4479
    9be4:	stmdacs	r0, {r1, r2, r3, r4, r5, r6, fp, sp, lr, pc}
    9be8:	vst4.32	{d29-d32}, [pc], r5
    9bec:	vaddl.s8	<illegal reg q11.5>, d16, d0
    9bf0:	strb	r4, [r2, -r0]!
    9bf4:			; <UNDEFINED> instruction: 0xf83cf00d
    9bf8:	ldrbtmi	r4, [sl], #-2702	; 0xfffff572
    9bfc:	stcge	6, cr4, [r6], {3}
    9c00:			; <UNDEFINED> instruction: 0x46202132
    9c04:	mrc	7, 0, APSR_nzcv, cr12, cr11, {7}
    9c08:			; <UNDEFINED> instruction: 0xf7fb4620
    9c0c:	strtmi	lr, [r1], -r2, lsl #25
    9c10:	ldrtmi	r4, [r0], -r2, lsl #12
    9c14:	stc	7, cr15, [r4, #-1004]	; 0xfffffc14
    9c18:			; <UNDEFINED> instruction: 0xf7fbe74f
    9c1c:	bmi	fe1c4ce4 <npth_sleep@plt+0xfe1beffc>
    9c20:			; <UNDEFINED> instruction: 0x4603447a
    9c24:			; <UNDEFINED> instruction: 0xf7fee7eb
    9c28:	strmi	pc, [r4], -r7, ror #30
    9c2c:	mvnle	r2, r0, lsl #16
    9c30:	vmvn.i32	d18, #10	; 0x0000000a
    9c34:	strb	r4, [r0, -r0]
    9c38:			; <UNDEFINED> instruction: 0xff6af7fe
    9c3c:	stmdacs	r0, {r2, r9, sl, lr}
    9c40:	ldrb	sp, [r5, r3, ror #3]!
    9c44:			; <UNDEFINED> instruction: 0x4620497d
    9c48:			; <UNDEFINED> instruction: 0xf7fb4479
    9c4c:	stmdacs	r0, {r1, r3, r6, fp, sp, lr, pc}
    9c50:	ldmdbmi	fp!, {r0, r3, r4, r5, ip, lr, pc}^
    9c54:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    9c58:	stmda	r2, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9c5c:	eorsle	r2, r2, r0, lsl #16
    9c60:	andcs	r4, r6, #120, 18	; 0x1e0000
    9c64:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    9c68:	svc	0x00d4f7fb
    9c6c:	cmnle	sl, r0, lsl #16
    9c70:			; <UNDEFINED> instruction: 0xf1a379a3
    9c74:	submi	r0, sl, #1073741826	; 0x40000002
    9c78:			; <UNDEFINED> instruction: 0xf013414a
    9c7c:	ldrdle	r0, [r1], -pc	; <UNPREDICTABLE>
    9c80:	rsble	r2, r0, r0, lsl #20
    9c84:			; <UNDEFINED> instruction: 0xf1042b20
    9c88:	andle	r0, r0, r6
    9c8c:			; <UNDEFINED> instruction: 0xf810b12a
    9c90:	blcs	25989c <npth_sleep@plt+0x253bb4>
    9c94:	blcs	8398fc <npth_sleep@plt+0x833c14>
    9c98:	blcs	3e084 <npth_sleep@plt+0x3839c>
    9c9c:	svcge	0x000af43f
    9ca0:	bl	b47c94 <npth_sleep@plt+0xb41fac>
    9ca4:	stmdacs	r0, {r2, r9, sl, lr}
    9ca8:	bmi	19fe36c <npth_sleep@plt+0x19f8684>
    9cac:	tstcs	fp, r0, lsr r6
    9cb0:	smlabtmi	r0, r0, r2, pc	; <UNPREDICTABLE>
    9cb4:			; <UNDEFINED> instruction: 0xf7fb447a
    9cb8:			; <UNDEFINED> instruction: 0xe6feedbe
    9cbc:	ldc2	0, cr15, [r8, #76]	; 0x4c
    9cc0:	addsle	r2, r2, r0, lsl #16
    9cc4:			; <UNDEFINED> instruction: 0xf8dfe717
    9cc8:	strbtmi	sl, [pc], -r4, lsl #3
    9ccc:	movwls	r2, #768	; 0x300
    9cd0:	strdcs	r4, [r0, -sl]
    9cd4:			; <UNDEFINED> instruction: 0xf0224638
    9cd8:			; <UNDEFINED> instruction: 0x4605f9db
    9cdc:			; <UNDEFINED> instruction: 0xf43f2800
    9ce0:	stmdbvc	r3!, {r1, r3, r8, r9, sl, fp, sp, pc}^
    9ce4:	svclt	0x00182b74
    9ce8:			; <UNDEFINED> instruction: 0x0010f8d8
    9cec:	blmi	163e100 <npth_sleep@plt+0x1638418>
    9cf0:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    9cf4:	andcs	r6, r0, #152, 18	; 0x260000
    9cf8:			; <UNDEFINED> instruction: 0xf0224629
    9cfc:	stmdacs	r0, {r0, r3, r4, r7, r9, fp, ip, sp, lr, pc}
    9d00:	strmi	sp, [r2], -r7, ror #1
    9d04:	ldrbmi	r4, [r0], -r9, lsr #12
    9d08:	blx	1345d8a <npth_sleep@plt+0x13400a2>
    9d0c:	orrlt	r4, r8, r5, lsl #12
    9d10:	bl	fffc7d04 <npth_sleep@plt+0xfffc201c>
    9d14:	mcrrne	6, 2, r4, r2, cr9
    9d18:			; <UNDEFINED> instruction: 0xf7fb4630
    9d1c:	stmdacs	r0, {r1, r7, sl, fp, sp, lr, pc}
    9d20:	mcrge	4, 6, pc, cr11, cr15, {3}	; <UNPREDICTABLE>
    9d24:	strmi	r4, [r1], -r2, lsl #12
    9d28:			; <UNDEFINED> instruction: 0xf7fb4630
    9d2c:	stmdacs	r0, {r1, r3, r4, r5, r6, sl, fp, sp, lr, pc}
    9d30:	strb	sp, [r2], pc, asr #1
    9d34:	stc	7, cr15, [r4], #-1004	; 0xfffffc14
    9d38:	rscsle	r2, r8, r0, lsl #16
    9d3c:	andmi	pc, r0, r0, asr #5
    9d40:	sbcle	r2, r6, r0, lsl #16
    9d44:	stmdbmi	r3, {r0, r3, r4, r5, r7, r9, sl, sp, lr, pc}^
    9d48:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    9d4c:	svc	0x00c8f7fa
    9d50:	stmdbmi	r1, {r4, r6, r7, r8, ip, sp, pc}^
    9d54:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    9d58:	svc	0x00c2f7fa
    9d5c:	mvnlt	r4, r5, lsl #12
    9d60:			; <UNDEFINED> instruction: 0x4620493e
    9d64:			; <UNDEFINED> instruction: 0xf7fa4479
    9d68:			; <UNDEFINED> instruction: 0xb3a8efbc
    9d6c:			; <UNDEFINED> instruction: 0x4620493c
    9d70:			; <UNDEFINED> instruction: 0xf7fa4479
    9d74:	bllt	a45c54 <npth_sleep@plt+0xa3ff6c>
    9d78:			; <UNDEFINED> instruction: 0xff8cf00c
    9d7c:	ldrbtmi	r4, [sl], #-2617	; 0xfffff5c7
    9d80:	ldr	r4, [ip, -r3, lsl #12]!
    9d84:	stmdb	r2, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9d88:	mcr2	7, 6, pc, cr14, cr14, {7}	; <UNPREDICTABLE>
    9d8c:	bmi	db4dac <npth_sleep@plt+0xdaf0c4>
    9d90:	ldrbtmi	r2, [sl], #-276	; 0xfffffeec
    9d94:	strtmi	r4, [r0], -r3, lsl #12
    9d98:	ldmdbmi	r4!, {r2, r4, r5, r8, r9, sl, sp, lr, pc}
    9d9c:			; <UNDEFINED> instruction: 0xf7fb4479
    9da0:			; <UNDEFINED> instruction: 0x4604ebf6
    9da4:	stmdbge	r1, {r3, r5, r8, ip, sp, pc}
    9da8:			; <UNDEFINED> instruction: 0xf0162205
    9dac:	stmdacs	r4, {r0, r5, r6, r7, r8, fp, ip, sp, lr, pc}
    9db0:			; <UNDEFINED> instruction: 0xf44fdc18
    9db4:	vabal.s8	<illegal reg q11.5>, d16, d0
    9db8:	strtmi	r4, [r0], -r0, lsl #10
    9dbc:	stmia	r2!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9dc0:	ldrbt	r4, [sl], -r8, lsr #12
    9dc4:	ldrtmi	r4, [r0], -sl, lsr #20
    9dc8:	orrvc	pc, ip, pc, asr #8
    9dcc:	smlabtmi	r0, r0, r2, pc	; <UNPREDICTABLE>
    9dd0:			; <UNDEFINED> instruction: 0xf7fb447a
    9dd4:			; <UNDEFINED> instruction: 0xe670ed30
    9dd8:			; <UNDEFINED> instruction: 0xff34f00c
    9ddc:	ldrbtmi	r4, [sl], #-2597	; 0xfffff5db
    9de0:	str	r4, [ip, -r3, lsl #12]
    9de4:	andcs	r9, sl, #327680	; 0x50000
    9de8:			; <UNDEFINED> instruction: 0xf7fa4629
    9dec:	stmdacs	r0, {r2, r4, r7, r8, r9, sl, fp, sp, lr, pc}
    9df0:	ldrb	sp, [lr, r3, ror #25]
    9df4:	ldrdeq	r4, [r4], -r4	; <UNPREDICTABLE>
    9df8:	muleq	r0, ip, r5
    9dfc:			; <UNDEFINED> instruction: 0x00044fb4
    9e00:	andeq	r3, r3, r6, ror #3
    9e04:			; <UNDEFINED> instruction: 0x000291be
    9e08:	andeq	r4, r4, r2, asr pc
    9e0c:	andeq	r9, r2, r2, lsl #3
    9e10:	andeq	r3, r3, r6, rrx
    9e14:	andeq	r7, r2, r8, lsl #15
    9e18:	strdeq	r7, [r2], -lr
    9e1c:	ldrdeq	r0, [r3], -r4
    9e20:	andeq	r9, r2, r6, lsr r1
    9e24:	andeq	r9, r2, r8, lsr r1
    9e28:	andeq	r9, r2, r4, lsr r1
    9e2c:	andeq	r9, r2, ip, rrx
    9e30:	andeq	r9, r2, r0, ror r0
    9e34:	andeq	r9, r2, sl, rrx
    9e38:	andeq	r9, r2, r4, asr #32
    9e3c:	andeq	r9, r2, ip, asr #32
    9e40:	andeq	r9, r2, lr, asr #32
    9e44:	andeq	r9, r2, r6, asr r0
    9e48:	andeq	r9, r2, r0, lsl r0
    9e4c:	andeq	r8, r2, r4, ror #31
    9e50:	andeq	r0, r0, r4, ror #11
    9e54:	andeq	r8, r2, sl, lsl #31
    9e58:	andeq	r8, r2, sl, lsl #31
    9e5c:	muleq	r2, r4, pc	; <UNPREDICTABLE>
    9e60:	muleq	r2, r8, pc	; <UNPREDICTABLE>
    9e64:	andeq	r8, r2, r6, ror #29
    9e68:			; <UNDEFINED> instruction: 0x000296be
    9e6c:	andeq	r8, r2, r0, asr pc
    9e70:	andeq	r8, r2, r4, asr #30
    9e74:	andeq	r8, r2, r6, lsl #29
    9e78:	ldrlt	r6, [r0, #-2178]!	; 0xfffff77e
    9e7c:	ldmibvs	r1, {r2, r9, sl, lr}
    9e80:	cmplt	r9, r3, lsl #1
    9e84:	andcs	r2, r5, #0, 10
    9e88:	strls	r4, [r0, #-1579]	; 0xfffff9d5
    9e8c:			; <UNDEFINED> instruction: 0xff64f008
    9e90:	ldmibvs	r8, {r0, r1, r5, r7, fp, sp, lr}
    9e94:	ldmda	r6!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9e98:	orrsvs	r6, r5, r2, lsr #17
    9e9c:	ldrdlt	r6, [r1, #-145]!	; 0xffffff6f
    9ea0:	andcs	r2, r5, #0, 10
    9ea4:	strtmi	r4, [r0], -fp, lsr #12
    9ea8:			; <UNDEFINED> instruction: 0xf0089500
    9eac:	stmiavs	r3!, {r0, r2, r4, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    9eb0:			; <UNDEFINED> instruction: 0xf7fb69d8
    9eb4:	stmiavs	r3!, {r3, r5, r6, fp, sp, lr, pc}
    9eb8:	ldrdlt	r6, [r3], -sp
    9ebc:	svclt	0x0000bd30
    9ec0:			; <UNDEFINED> instruction: 0xf7fbb538
    9ec4:	strcs	lr, [r0, #-3584]	; 0xfffff200
    9ec8:	strmi	r6, [r4], -r3, lsl #17
    9ecc:	strvs	r6, [r5, r5, asr #14]
    9ed0:			; <UNDEFINED> instruction: 0xf8c067c5
    9ed4:			; <UNDEFINED> instruction: 0xf8c05080
    9ed8:			; <UNDEFINED> instruction: 0xf8c05084
    9edc:	ldmvs	r8, {r3, r7, ip, lr}
    9ee0:			; <UNDEFINED> instruction: 0xf7fb66e5
    9ee4:	stmiavs	r3!, {r4, r6, fp, sp, lr, pc}
    9ee8:	addsvs	r4, sp, r0, lsr #12
    9eec:			; <UNDEFINED> instruction: 0xffc4f7ff
    9ef0:	ldclt	6, cr4, [r8, #-160]!	; 0xffffff60
    9ef4:	blmi	45c73c <npth_sleep@plt+0x456a54>
    9ef8:	ldrlt	r4, [r0, #-1146]	; 0xfffffb86
    9efc:	ldmpl	r3, {r1, r7, ip, sp, pc}^
    9f00:	ldmdavs	fp, {r0, r3, r5, r6, r9, sl, lr}
    9f04:			; <UNDEFINED> instruction: 0xf04f9301
    9f08:			; <UNDEFINED> instruction: 0xf01e0300
    9f0c:	teqlt	r0, fp, asr #22	; <UNPREDICTABLE>
    9f10:	stmdbls	r0, {r2, r9, sl, lr}
    9f14:	ldc2l	0, cr15, [lr, #-100]!	; 0xffffff9c
    9f18:			; <UNDEFINED> instruction: 0xf7fb4620
    9f1c:	bmi	243ff4 <npth_sleep@plt+0x23e30c>
    9f20:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
    9f24:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    9f28:	subsmi	r9, sl, r1, lsl #22
    9f2c:	andlt	sp, r2, r1, lsl #2
    9f30:			; <UNDEFINED> instruction: 0xf7fbbd10
    9f34:	svclt	0x0000e86c
    9f38:	andeq	r4, r4, r8, lsl fp
    9f3c:	muleq	r0, ip, r5
    9f40:	andeq	r4, r4, lr, ror #21
    9f44:			; <UNDEFINED> instruction: 0x460cb5f8
    9f48:			; <UNDEFINED> instruction: 0xf7fb4607
    9f4c:	stmdavc	r3!, {r2, r3, r4, r5, r7, r8, sl, fp, sp, lr, pc}
    9f50:	strmi	r2, [r6], -r0, lsr #22
    9f54:			; <UNDEFINED> instruction: 0xf814d103
    9f58:	blcs	819b64 <npth_sleep@plt+0x813e7c>
    9f5c:	strdcs	sp, [r0, -fp]!
    9f60:			; <UNDEFINED> instruction: 0xf7fb4620
    9f64:	strdlt	lr, [r8, -sl]
    9f68:	andvc	r2, r3, r0, lsl #6
    9f6c:	strtmi	r7, [r3], -r5, lsr #16
    9f70:	movtlt	r2, #21024	; 0x5220
    9f74:	svclt	0x00082d2b
    9f78:			; <UNDEFINED> instruction: 0xf813701a
    9f7c:	stccs	15, cr5, [r0, #-4]
    9f80:	ldmvs	r3!, {r3, r4, r5, r6, r7, r8, ip, lr, pc}
    9f84:			; <UNDEFINED> instruction: 0xf7fa6898
    9f88:	ldmdavs	r3!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}^
    9f8c:	blcs	b6640 <npth_sleep@plt+0xb0958>
    9f90:			; <UNDEFINED> instruction: 0xf04f4628
    9f94:	eorle	r0, r1, r5, lsl #4
    9f98:	ldrbtmi	r4, [r9], #-2327	; 0xfffff6e9
    9f9c:	stmda	r4!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9fa0:			; <UNDEFINED> instruction: 0x46224916
    9fa4:	ldmvs	r5!, {r8, r9, sp}
    9fa8:			; <UNDEFINED> instruction: 0xf0154479
    9fac:	adcvs	pc, r8, r3, ror #30
    9fb0:	ldmvs	fp, {r0, r1, r4, r5, r7, fp, sp, lr}
    9fb4:			; <UNDEFINED> instruction: 0x2000b1bb
    9fb8:			; <UNDEFINED> instruction: 0x4620bdf8
    9fbc:			; <UNDEFINED> instruction: 0xf7fb68b5
    9fc0:	adcvs	lr, r8, lr, asr lr
    9fc4:	bmi	3c3f9c <npth_sleep@plt+0x3be2b4>
    9fc8:	vst1.8	{d20-d22}, [pc :256], r8
    9fcc:	vaddw.s8	<illegal reg q11.5>, q8, d12
    9fd0:	pop	{r8, lr}
    9fd4:	ldrbtmi	r4, [sl], #-248	; 0xffffff08
    9fd8:	stclt	7, cr15, [sl], #-1004	; 0xfffffc14
    9fdc:	ldrbtmi	r4, [r9], #-2313	; 0xfffff6f7
    9fe0:	stmda	r2, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9fe4:			; <UNDEFINED> instruction: 0xf7fbe7dc
    9fe8:	stmdacs	r0, {r2, r3, r6, r7, r9, fp, sp, lr, pc}
    9fec:	addlt	sp, r0, #227	; 0xe3
    9ff0:	addvs	pc, r0, r0, asr #32
    9ff4:	svclt	0x0000bdf8
    9ff8:	andeq	r8, r2, lr, asr #27
    9ffc:	andeq	r8, r2, r4, ror #27
    a000:	andeq	r8, r2, r6, asr sp
    a004:	andeq	r8, r2, r6, ror #26
    a008:	addlt	fp, r2, r0, ror r5
    a00c:	strmi	r4, [r5], -ip, lsl #12
    a010:	b	1348004 <npth_sleep@plt+0x134231c>
    a014:	cmnlt	r0, #6291456	; 0x600000
    a018:	blcs	ff1b6aac <npth_sleep@plt+0xff1b0dc4>
    a01c:			; <UNDEFINED> instruction: 0xf014d02e
    a020:			; <UNDEFINED> instruction: 0xf3c44ffe
    a024:	tstle	r5, r6, lsl #4
    a028:	strvs	pc, [r0, #67]	; 0x43
    a02c:	ldrmi	fp, [ip], -fp, lsr #19
    a030:	strtmi	r4, [r5], -r0, lsr #12
    a034:	ldcl	7, cr15, [r6], {251}	; 0xfb
    a038:	strtmi	r9, [r0], -r1
    a03c:	b	f48030 <npth_sleep@plt+0xf42348>
    a040:	ldrtmi	r9, [r1], -r1, lsl #20
    a044:	ldmdami	sl, {r0, r1, r9, sl, lr}
    a048:			; <UNDEFINED> instruction: 0xf0194478
    a04c:	strtmi	pc, [r8], -r7, asr #22
    a050:	ldcllt	0, cr11, [r0, #-8]!
    a054:	mvnle	r2, r4, lsl #20
    a058:	strtmi	r4, [r8], -r5, lsr #12
    a05c:	stcl	7, cr15, [r2], {251}	; 0xfb
    a060:			; <UNDEFINED> instruction: 0x46024631
    a064:	ldrbtmi	r4, [r8], #-2067	; 0xfffff7ed
    a068:	blx	e460d6 <npth_sleep@plt+0xe403ee>
    a06c:	andlt	r4, r2, r8, lsr #12
    a070:	adclt	fp, r3, #112, 26	; 0x1c00
    a074:	blcs	ff19d8bc <npth_sleep@plt+0xff197bd4>
    a078:	bicsle	r4, r0, lr, ror r4
    a07c:			; <UNDEFINED> instruction: 0xf7fb4628
    a080:	stmvs	r3, {r1, r5, r8, sl, fp, sp, lr, pc}
    a084:	ldmdblt	r3, {r0, r1, r3, r4, r6, r8, fp, sp, lr}^
    a088:	mvnsmi	pc, #4
    a08c:	strbteq	pc, [r3], #-67	; 0xffffffbd	; <UNPREDICTABLE>
    a090:	blcs	d900 <npth_sleep@plt+0x7c18>
    a094:	strbcs	sp, [r3, #-478]!	; 0xfffffe22
    a098:	strmi	pc, [r0, #-704]	; 0xfffffd40
    a09c:			; <UNDEFINED> instruction: 0xf014e7dd
    a0a0:			; <UNDEFINED> instruction: 0xf3c44ffe
    a0a4:	bicsle	r6, r5, r6, lsl #4
    a0a8:	vmls.f<illegal width 8>	d18, d16, d2[1]
    a0ac:	ldrb	r4, [r4, r0, lsl #10]
    a0b0:	andeq	r8, r2, r8, ror #26
    a0b4:	andeq	r8, r2, lr, lsr #26
    a0b8:	andeq	sp, r2, ip, lsr #18
    a0bc:	blmi	129c9e8 <npth_sleep@plt+0x1296d00>
    a0c0:	push	{r1, r3, r4, r5, r6, sl, lr}
    a0c4:	strdlt	r4, [r3], r0
    a0c8:			; <UNDEFINED> instruction: 0x460458d3
    a0cc:			; <UNDEFINED> instruction: 0x811cf8df
    a0d0:	movwls	r6, #6171	; 0x181b
    a0d4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    a0d8:	ldcl	7, cr15, [r4], #1004	; 0x3ec
    a0dc:	stmdavs	r3, {r3, r4, r5, r6, r7, sl, lr}^
    a0e0:	teqle	r8, r0, lsl #22
    a0e4:			; <UNDEFINED> instruction: 0xf0214605
    a0e8:	strmi	pc, [r7], -fp, ror #31
    a0ec:	subsle	r2, sl, r0, lsl #16
    a0f0:	strbtmi	r2, [lr], -r0, lsl #6
    a0f4:	and	r9, r5, r0, lsl #6
    a0f8:	strtmi	r6, [r1], -r8, lsr #18
    a0fc:			; <UNDEFINED> instruction: 0xf86ef022
    a100:	teqle	fp, r0, lsl #16
    a104:	ldrtmi	r2, [r0], -r0, lsl #2
    a108:			; <UNDEFINED> instruction: 0xffc2f021
    a10c:	stmdacs	r0, {r2, r9, sl, lr}
    a110:	stmdbvs	r8!, {r1, r4, r5, r6, r7, r8, ip, lr, pc}^
    a114:	eorsle	r2, pc, r0, lsl #16
    a118:	ldc	7, cr15, [r0, #1004]!	; 0x3ec
    a11c:	stmdacs	r0, {r1, r2, r9, sl, lr}
    a120:	stmibvs	r8!, {r1, r2, r4, r5, ip, lr, pc}
    a124:	eorsle	r2, fp, r0, lsl #16
    a128:	stc	7, cr15, [r8, #1004]!	; 0x3ec
    a12c:	stmdacs	r0, {r0, r7, r9, sl, lr}
    a130:	blmi	bfe268 <npth_sleep@plt+0xbf8580>
    a134:			; <UNDEFINED> instruction: 0xf8582400
    a138:	stmibvs	r8!, {r0, r1, ip, lr}
    a13c:			; <UNDEFINED> instruction: 0xffdef021
    a140:			; <UNDEFINED> instruction: 0x61af69e8
    a144:	svc	0x001ef7fa
    a148:	mvnvs	r6, r8, lsr #20
    a14c:	svc	0x001af7fa
    a150:	eorls	pc, r0, r5, asr #17
    a154:	strtmi	lr, [r0], -r6
    a158:	vsra.s64	q9, <illegal reg q13.5>, #64
    a15c:			; <UNDEFINED> instruction: 0xf7ff4100
    a160:			; <UNDEFINED> instruction: 0x4604ff53
    a164:	blmi	81c9f8 <npth_sleep@plt+0x816d10>
    a168:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    a16c:	blls	641dc <npth_sleep@plt+0x5e4f4>
    a170:	teqle	r4, sl, asr r0
    a174:	andlt	r4, r3, r0, lsr #12
    a178:	mvnshi	lr, #12386304	; 0xbd0000
    a17c:	strtmi	r4, [r1], -r2, lsl #12
    a180:			; <UNDEFINED> instruction: 0xf0224638
    a184:	strmi	pc, [r4], -r7, lsl #16
    a188:	adcsle	r2, fp, r0, lsl #16
    a18c:	ands	r2, r3, r0, lsl #12
    a190:	ldmib	r6!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a194:	ldmiblt	r0!, {r0, r1, r9, sl, lr}^
    a198:	strcs	r6, [r0], -r8, lsr #19
    a19c:	bicle	r2, r3, r0, lsl #16
    a1a0:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    a1a4:			; <UNDEFINED> instruction: 0xf7fbe7c5
    a1a8:	stmdacs	r0, {r2, r3, r5, r6, r7, r8, fp, sp, lr, pc}
    a1ac:	addlt	sp, r0, #160	; 0xa0
    a1b0:			; <UNDEFINED> instruction: 0xf040463e
    a1b4:	strls	r6, [r0, -r0, lsl #9]
    a1b8:			; <UNDEFINED> instruction: 0xf0214638
    a1bc:	shadd8mi	pc, r0, pc	; <UNPREDICTABLE>
    a1c0:	mcr	7, 7, pc, cr0, cr10, {7}	; <UNPREDICTABLE>
    a1c4:			; <UNDEFINED> instruction: 0xf7fa2000
    a1c8:			; <UNDEFINED> instruction: 0xe7cbeede
    a1cc:	ldmib	r8, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a1d0:	stmdacs	r0, {r0, r1, r9, sl, lr}
    a1d4:	addslt	sp, fp, #228	; 0xe4
    a1d8:	strvs	pc, [r0], #67	; 0x43
    a1dc:			; <UNDEFINED> instruction: 0xf7fae7ec
    a1e0:	svclt	0x0000ef16
    a1e4:	andeq	r4, r4, r0, asr r9
    a1e8:	muleq	r0, ip, r5
    a1ec:	andeq	r4, r4, r4, lsr r9
    a1f0:	andeq	r0, r0, r4, ror #11
    a1f4:	andeq	r4, r4, r8, lsr #17
    a1f8:	svcmi	0x00f0e92d
    a1fc:	stc	6, cr4, [sp, #-548]!	; 0xfffffddc
    a200:	strmi	r8, [r5], -r2, lsl #22
    a204:	blmi	ffadcdb4 <npth_sleep@plt+0xffad70cc>
    a208:	addslt	r4, r9, sl, ror r4
    a20c:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    a210:			; <UNDEFINED> instruction: 0xf04f9317
    a214:			; <UNDEFINED> instruction: 0xf7fb0300
    a218:	movwcs	lr, #3158	; 0xc56
    a21c:	stmib	sp, {r0, r1, r2, r8, r9, ip, pc}^
    a220:	stmib	sp, {r0, r3, r8, r9, ip, sp}^
    a224:	movwls	r3, #54027	; 0xd30b
    a228:	bcs	24338 <npth_sleep@plt+0x1e650>
    a22c:	addhi	pc, r7, r0, asr #32
    a230:	strmi	r6, [r4], -r3, lsl #17
    a234:	mcrcs	8, 0, r6, cr0, cr14, {6}
    a238:	ldmibmi	pc, {r0, r1, r3, r4, r5, r6, ip, lr, pc}^	; <UNPREDICTABLE>
    a23c:	ldrbtmi	r4, [r9], #-1608	; 0xfffff9b8
    a240:	blx	1e462d4 <npth_sleep@plt+0x1e405ec>
    a244:	ldrbtmi	r4, [r9], #-2525	; 0xfffff623
    a248:	strbmi	r4, [r8], -r0, lsl #13
    a24c:	blx	1cc62e0 <npth_sleep@plt+0x1cc05f8>
    a250:	strbmi	r4, [r8], -r7, lsl #12
    a254:			; <UNDEFINED> instruction: 0xf0239704
    a258:	stmdavc	r3, {r0, r1, r6, r9, fp, ip, sp, lr, pc}
    a25c:	sbcseq	pc, pc, #3
    a260:	svclt	0x00182b09
    a264:	strmi	r2, [r2], -r0, lsl #20
    a268:			; <UNDEFINED> instruction: 0xf812d007
    a26c:			; <UNDEFINED> instruction: 0xf0033f01
    a270:	blcs	24a9f4 <npth_sleep@plt+0x244d0c>
    a274:	stmdbcs	r0, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
    a278:	movwcs	sp, #503	; 0x1f7
    a27c:	stmdavc	r6, {r0, r1, r4, ip, sp, lr}
    a280:	cmnle	r3, r0, lsl #28
    a284:			; <UNDEFINED> instruction: 0xf7fa4628
    a288:	stmibmi	sp, {r1, r2, r3, r6, r8, r9, sl, fp, sp, lr, pc}^
    a28c:			; <UNDEFINED> instruction: 0xf44fab08
    a290:	ldrbtmi	r5, [r9], #-512	; 0xfffffe00
    a294:	strtmi	r9, [r8], -r0, lsl #4
    a298:			; <UNDEFINED> instruction: 0xf7faaa07
    a29c:			; <UNDEFINED> instruction: 0x4603ef56
    a2a0:	movwls	r4, #26152	; 0x6628
    a2a4:	svc	0x0068f7fa
    a2a8:			; <UNDEFINED> instruction: 0x9018f8dd
    a2ac:	svceq	0x0000f1b9
    a2b0:	blls	23e6f0 <npth_sleep@plt+0x238a08>
    a2b4:	stmdale	sp, {r0, r1, r2, r4, r8, r9, fp, sp}^
    a2b8:	stmdals	sp, {r0, r1, r3, r7, r8, r9, sp}
    a2bc:	movwmi	pc, #704	; 0x2c0	; <UNPREDICTABLE>
    a2c0:	and	r9, r6, r6, lsl #6
    a2c4:	ldmdb	ip, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a2c8:	vaddw.s8	<illegal reg q13.5>, q0, d8
    a2cc:	andls	r4, r6, r0
    a2d0:			; <UNDEFINED> instruction: 0xf7fa980d
    a2d4:	stmdals	ip, {r4, r6, r7, r8, sl, fp, sp, lr, pc}
    a2d8:	mrc	7, 2, APSR_nzcv, cr4, cr10, {7}
    a2dc:			; <UNDEFINED> instruction: 0xf7fa980b
    a2e0:	stmdals	sl, {r1, r4, r6, r9, sl, fp, sp, lr, pc}
    a2e4:	mcr	7, 2, pc, cr14, cr10, {7}	; <UNPREDICTABLE>
    a2e8:			; <UNDEFINED> instruction: 0xf7fb9809
    a2ec:	stmdals	r7, {r1, r2, r3, r5, sl, fp, sp, lr, pc}
    a2f0:	mcr	7, 2, pc, cr8, cr10, {7}	; <UNPREDICTABLE>
    a2f4:			; <UNDEFINED> instruction: 0xf7fa4630
    a2f8:	stmiavs	r3!, {r1, r2, r6, r9, sl, fp, sp, lr, pc}
    a2fc:			; <UNDEFINED> instruction: 0xf7fa6898
    a300:	stmiavs	r3!, {r1, r6, r9, sl, fp, sp, lr, pc}
    a304:	andcs	r9, r0, #393216	; 0x60000
    a308:	stmdblt	r8!, {r1, r3, r4, r7, sp, lr}^
    a30c:	blmi	fea5cdc8 <npth_sleep@plt+0xfea570e0>
    a310:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    a314:	blls	5e4384 <npth_sleep@plt+0x5de69c>
    a318:			; <UNDEFINED> instruction: 0xf040405a
    a31c:	andslt	r8, r9, r0, lsr #2
    a320:	blhi	c561c <npth_sleep@plt+0xbf934>
    a324:	svchi	0x00f0e8bd
    a328:	strtmi	r4, [r8], -r1, lsl #12
    a32c:	mcr2	7, 3, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    a330:			; <UNDEFINED> instruction: 0x23b5e7ec
    a334:	vmvn.i32	d20, #0	; 0x00000000
    a338:	movwls	r4, #25344	; 0x6300
    a33c:	strtmi	lr, [r8], -r9, asr #15
    a340:	vsra.s64	q9, <illegal reg q13.5>, #64
    a344:			; <UNDEFINED> instruction: 0xf7ff4100
    a348:			; <UNDEFINED> instruction: 0xe7dffe5f
    a34c:	ldc	7, cr15, [r6], {251}	; 0xfb
    a350:	ldr	r4, [r7, r6, lsl #12]
    a354:	bleq	2469e8 <npth_sleep@plt+0x240d00>
    a358:			; <UNDEFINED> instruction: 0xf7fa4658
    a35c:	ldrdls	lr, [sl], -r8
    a360:	adcle	r2, pc, r0, lsl #16
    a364:	stmdage	r9, {r0, r1, r2, r9, sp}
    a368:	ldrmi	r4, [r1], -fp, asr #12
    a36c:	ldmda	r8, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a370:	stmdacs	r0, {r1, r2, ip, pc}
    a374:	stmiavs	r3!, {r2, r3, r5, r7, r8, ip, lr, pc}
    a378:	stmdals	r9, {r4, r9, sp}
    a37c:			; <UNDEFINED> instruction: 0xf7fa68d9
    a380:	andls	lr, r6, r0, ror #26
    a384:			; <UNDEFINED> instruction: 0xd1a32800
    a388:	ldrbmi	r9, [sl], -r8, lsl #16
    a38c:	stmdbls	sl, {r0, r1, r2, r8, r9, fp, ip, pc}
    a390:	stmdals	r9, {ip, pc}
    a394:	b	fe2c8388 <npth_sleep@plt+0xfe2c26a0>
    a398:	andls	r4, r6, r1, lsl #13
    a39c:	orrsle	r2, r7, r0, lsl #16
    a3a0:			; <UNDEFINED> instruction: 0xf10d9809
    a3a4:			; <UNDEFINED> instruction: 0xf7fb0a18
    a3a8:	stmdals	r7, {r4, r6, r7, r8, r9, fp, sp, lr, pc}
    a3ac:	eorls	pc, r4, sp, asr #17
    a3b0:	stcl	7, cr15, [r8, #1000]!	; 0x3e8
    a3b4:	stmdals	sl, {r0, r3, r4, r6, r9, sl, lr}
    a3b8:			; <UNDEFINED> instruction: 0x464a4653
    a3bc:	andsls	pc, ip, sp, asr #17
    a3c0:	mrrc	7, 15, pc, r4, cr11	; <UNPREDICTABLE>
    a3c4:	stmdacs	r0, {r0, r1, r7, r9, sl, lr}
    a3c8:	blge	4be5d8 <npth_sleep@plt+0x4b88f0>
    a3cc:	stmdals	sl, {r0, r9, sl, lr}
    a3d0:	mcr	6, 0, r4, cr8, cr10, {0}
    a3d4:			; <UNDEFINED> instruction: 0xf0193a10
    a3d8:	andls	pc, r6, sp, ror sp	; <UNPREDICTABLE>
    a3dc:	blls	378a84 <npth_sleep@plt+0x372d9c>
    a3e0:			; <UNDEFINED> instruction: 0xf1b8bb0b
    a3e4:			; <UNDEFINED> instruction: 0xf0400f00
    a3e8:	blls	12a650 <npth_sleep@plt+0x124968>
    a3ec:	cmnle	pc, r0, lsl #22
    a3f0:	beq	445c58 <npth_sleep@plt+0x43ff70>
    a3f4:	blx	f46426 <npth_sleep@plt+0xf4073e>
    a3f8:	cmnle	r9, r0, lsl #16
    a3fc:	msreq	CPSR_xc, #72, 4	; 0x80000004
    a400:	vmlal.s8	<illegal reg q12.5>, d0, d13
    a404:	movwls	r4, #25344	; 0x6300
    a408:	strbmi	lr, [r9], -r3, ror #14
    a40c:	stmdage	sp, {r1, r3, r9, fp, ip, pc}
    a410:			; <UNDEFINED> instruction: 0xf7fa465b
    a414:	strmi	lr, [r1], -r2, ror #26
    a418:			; <UNDEFINED> instruction: 0xf0002800
    a41c:	stmdals	sp, {r0, r1, r3, r7, pc}
    a420:			; <UNDEFINED> instruction: 0xf43f2800
    a424:	stmdals	sl, {r1, r2, r4, r6, r8, r9, sl, fp, sp, pc}
    a428:	stc	7, cr15, [ip, #1000]!	; 0x3e8
    a42c:	movwcs	r6, #2210	; 0x8a2
    a430:	movwls	r9, #43277	; 0xa90d
    a434:			; <UNDEFINED> instruction: 0xf1b86892
    a438:	tstle	r0, r0, lsl #30
    a43c:	movwls	sl, #15115	; 0x3b0b
    a440:	stmib	sp, {r5, r9, sl, lr}^
    a444:	bge	293c4c <npth_sleep@plt+0x28df64>
    a448:	bcc	445cb0 <npth_sleep@plt+0x43ffc8>
    a44c:	bls	12ec5c <npth_sleep@plt+0x128f74>
    a450:			; <UNDEFINED> instruction: 0xf846f012
    a454:	andls	r4, r6, r2, lsl #12
    a458:			; <UNDEFINED> instruction: 0xf47f2800
    a45c:			; <UNDEFINED> instruction: 0x4601af39
    a460:	stmdals	sl, {r0, r1, r4, r6, r9, sl, lr}
    a464:	stc	7, cr15, [r2], {251}	; 0xfb
    a468:	stmdacs	r0, {r0, r1, r7, r9, sl, lr}
    a46c:	svcge	0x0030f43f
    a470:	blcs	310a4 <npth_sleep@plt+0x2b3bc>
    a474:			; <UNDEFINED> instruction: 0xf1b8d046
    a478:			; <UNDEFINED> instruction: 0xf0400f00
    a47c:	cdpcs	0, 0, cr8, cr0, cr15, {4}
    a480:	rsbscs	sp, r8, #119	; 0x77
    a484:	andls	r9, r0, #11264	; 0x2c00
    a488:	andcs	r4, r5, #51380224	; 0x3100000
    a48c:			; <UNDEFINED> instruction: 0xf0084620
    a490:	stmdacs	r0, {r0, r1, r5, r6, sl, fp, ip, sp, lr, pc}
    a494:	stmdbls	fp, {r0, r1, r3, r4, r5, r6, ip, lr, pc}
    a498:	eorsle	r2, r3, r0, lsl #18
    a49c:	mvnscc	pc, #79	; 0x4f
    a4a0:			; <UNDEFINED> instruction: 0xf8d49301
    a4a4:	blge	3a66fc <npth_sleep@plt+0x3a0a14>
    a4a8:	bge	3304d8 <npth_sleep@plt+0x32a7f0>
    a4ac:			; <UNDEFINED> instruction: 0xf00c9700
    a4b0:	andls	pc, r6, sp, lsr ip	; <UNPREDICTABLE>
    a4b4:			; <UNDEFINED> instruction: 0xf47f2800
    a4b8:	blls	1360ec <npth_sleep@plt+0x130404>
    a4bc:	beq	445d24 <npth_sleep@plt+0x44003c>
    a4c0:	stmdbls	ip, {r1, r2, r3, r9, fp, ip, pc}
    a4c4:	blx	fe7464f0 <npth_sleep@plt+0xfe740808>
    a4c8:	stmdals	sp, {r0, r1, r9, sl, lr}
    a4cc:	str	r9, [r0, -r6, lsl #6]
    a4d0:	andcs	r4, r5, #999424	; 0xf4000
    a4d4:	ldrbtmi	r2, [r9], #-0
    a4d8:	stc	7, cr15, [r6, #1000]	; 0x3e8
    a4dc:	ldrbtmi	r4, [r9], #-2363	; 0xfffff6c5
    a4e0:			; <UNDEFINED> instruction: 0xff60f01d
    a4e4:	stmdacs	r0, {r7, r9, sl, lr}
    a4e8:			; <UNDEFINED> instruction: 0x4601d032
    a4ec:	strtmi	sl, [r0], -fp, lsl #20
    a4f0:			; <UNDEFINED> instruction: 0xff12f00b
    a4f4:	strbmi	r9, [r0], -r6
    a4f8:	stcl	7, cr15, [r4, #-1000]	; 0xfffffc18
    a4fc:	blcs	3111c <npth_sleep@plt+0x2b434>
    a500:	strbt	sp, [r5], r9, asr #1
    a504:	ldrbmi	r9, [sl], -r4, lsl #22
    a508:	beq	445d70 <npth_sleep@plt+0x440088>
    a50c:			; <UNDEFINED> instruction: 0xf009990a
    a510:			; <UNDEFINED> instruction: 0x4603fa77
    a514:	movwls	r9, #26637	; 0x680d
    a518:	bmi	b8408c <npth_sleep@plt+0xb7e3a4>
    a51c:	orrvc	pc, ip, pc, asr #8
    a520:	vsubhn.i16	d20, q0, q12
    a524:	ldrbtmi	r4, [sl], #-256	; 0xffffff00
    a528:	stmib	r4, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a52c:	stmdals	sp, {r0, r1, r9, sl, lr}
    a530:	strb	r9, [lr], r6, lsl #6
    a534:	bge	3b0570 <npth_sleep@plt+0x3aa888>
    a538:	ldcl	7, cr15, [r2, #1000]	; 0x3e8
    a53c:	bls	3b6984 <npth_sleep@plt+0x3b0c9c>
    a540:	andle	r2, lr, r3, lsl sl
    a544:			; <UNDEFINED> instruction: 0xf7fa980d
    a548:	movwcs	lr, #3222	; 0xc96
    a54c:	strb	r9, [r6, -sp, lsl #6]!
    a550:	ldmda	r6, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a554:	sbcle	r2, sp, r0, lsl #16
    a558:	andmi	pc, r0, r0, asr #5
    a55c:			; <UNDEFINED> instruction: 0xf7fae7ca
    a560:	ldmdbmi	ip, {r1, r2, r4, r6, r8, sl, fp, sp, lr, pc}
    a564:			; <UNDEFINED> instruction: 0xf7fa4479
    a568:	stmdacs	r0, {r2, r4, r8, sl, fp, sp, lr, pc}
    a56c:	svcge	0x0057f43f
    a570:	stmdage	pc, {r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
    a574:	andls	r2, r5, ip, lsl #2
    a578:	b	1e4856c <npth_sleep@plt+0x1e42884>
    a57c:	stmdals	r5, {r1, r4, r5, r9, sl, lr}
    a580:			; <UNDEFINED> instruction: 0xf01d210c
    a584:	strmi	pc, [r6], -r1, lsr #16
    a588:	addle	r2, r4, r0, lsl #16
    a58c:	ldmdbmi	r2, {r0, r3, r4, r5, r6, r8, r9, sl, sp, lr, pc}
    a590:			; <UNDEFINED> instruction: 0x46284632
    a594:			; <UNDEFINED> instruction: 0xf7fa4479
    a598:	ldrb	lr, [ip, -sl, asr #25]!
    a59c:			; <UNDEFINED> instruction: 0xf6404b0f
    a5a0:	stmdbmi	pc, {r2, r3, r7, r9}	; <UNPREDICTABLE>
    a5a4:	ldrbtmi	r4, [fp], #-2063	; 0xfffff7f1
    a5a8:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    a5ac:	bl	fe5c85a0 <npth_sleep@plt+0xfe5c28b8>
    a5b0:	andeq	r4, r4, r8, lsl #16
    a5b4:	muleq	r0, ip, r5
    a5b8:	muleq	r2, r2, fp
    a5bc:	muleq	r2, sl, fp
    a5c0:	andeq	r8, r2, r6, asr fp
    a5c4:	andeq	r4, r4, r0, lsl #14
    a5c8:	muleq	r2, r6, r9
    a5cc:	andeq	r8, r2, r2, ror #19
    a5d0:	andeq	r8, r2, r2, lsl r9
    a5d4:	andeq	r8, r2, ip, lsl #17
    a5d8:	muleq	r2, r8, r8
    a5dc:	andeq	r9, r2, sl, ror #1
    a5e0:	andeq	r8, r2, ip, asr r8
    a5e4:	andeq	r8, r2, r2, ror r8
    a5e8:	mvnsmi	lr, #737280	; 0xb4000
    a5ec:	strmi	r4, [r4], -lr, lsl #12
    a5f0:	b	1a485e4 <npth_sleep@plt+0x1a428fc>
    a5f4:	ldrbtmi	r4, [r9], #-2368	; 0xfffff6c0
    a5f8:	ldrtmi	r4, [r0], -r5, lsl #12
    a5fc:			; <UNDEFINED> instruction: 0xf89af023
    a600:	ldrdhi	pc, [r4], -r5
    a604:	svceq	0x0000f1b8
    a608:			; <UNDEFINED> instruction: 0x4681d134
    a60c:			; <UNDEFINED> instruction: 0xf7fa4620
    a610:	ldmdbmi	sl!, {r1, r3, r7, r8, sl, fp, sp, lr, pc}
    a614:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    a618:			; <UNDEFINED> instruction: 0xf88cf023
    a61c:	cmnlt	r8, r7, lsl #12
    a620:	ldmvs	r8, {r0, r1, r3, r5, r7, fp, sp, lr}^
    a624:	stc	7, cr15, [lr], #1000	; 0x3e8
    a628:	svceq	0x0000f1b9
    a62c:	stmiavs	fp!, {r3, r4, r5, ip, lr, pc}
    a630:			; <UNDEFINED> instruction: 0xf8c34620
    a634:			; <UNDEFINED> instruction: 0xf7fa800c
    a638:	andcs	lr, r0, r0, lsr #27
    a63c:	mvnshi	lr, #12386304	; 0xbd0000
    a640:	ldrtmi	r4, [r0], -pc, lsr #18
    a644:			; <UNDEFINED> instruction: 0xf0234479
    a648:	ldmiblt	r0, {r0, r2, r4, r5, r6, fp, ip, sp, lr, pc}^
    a64c:	vst1.8	{d20-d21}, [pc :128]!
    a650:	strtmi	r7, [r0], -ip, lsl #3
    a654:	smlabtmi	r0, r0, r2, pc	; <UNPREDICTABLE>
    a658:			; <UNDEFINED> instruction: 0xf7fb447a
    a65c:	strmi	lr, [r5], -ip, ror #17
    a660:			; <UNDEFINED> instruction: 0xf7fa4620
    a664:	stccs	13, cr14, [r0, #-552]	; 0xfffffdd8
    a668:	strtmi	sp, [r9], -r7, ror #1
    a66c:	pop	{r5, r9, sl, lr}
    a670:	strb	r4, [r9], #1016	; 0x3f8
    a674:	mvnscs	r4, r0, lsr #12
    a678:	mvnsmi	lr, #12386304	; 0xbd0000
    a67c:	smlabtmi	r0, r0, r2, pc	; <UNPREDICTABLE>
    a680:	stmiavs	fp!, {r1, r6, r7, sl, sp, lr, pc}
    a684:			; <UNDEFINED> instruction: 0xf7fa6918
    a688:			; <UNDEFINED> instruction: 0xf1b9ec7e
    a68c:	andsle	r0, r6, r0, lsl #30
    a690:	strtmi	r6, [r0], -fp, lsr #17
    a694:			; <UNDEFINED> instruction: 0xf7fa611f
    a698:	andcs	lr, r0, r0, ror sp
    a69c:	mvnshi	lr, #12386304	; 0xbd0000
    a6a0:	andscs	r2, r0, r1, lsl #2
    a6a4:			; <UNDEFINED> instruction: 0xf7fa68ae
    a6a8:	rscsvs	lr, r0, r8, lsr #23
    a6ac:	stmiavs	fp!, {r4, r5, r7, r8, ip, sp, pc}
    a6b0:			; <UNDEFINED> instruction: 0x46202210
    a6b4:			; <UNDEFINED> instruction: 0xf7fa68d9
    a6b8:			; <UNDEFINED> instruction: 0x4605efb4
    a6bc:	ldrdcs	lr, [r1, -r0]
    a6c0:	stmiavs	lr!, {r4, sp}
    a6c4:	bl	fe6486b4 <npth_sleep@plt+0xfe6429cc>
    a6c8:	teqlt	r8, r0, lsr r1
    a6cc:	andscs	r6, r0, #11206656	; 0xab0000
    a6d0:	ldmdbvs	r9, {r5, r9, sl, lr}
    a6d4:	svc	0x00a4f7fa
    a6d8:	strb	r4, [r1, r5, lsl #12]
    a6dc:	svc	0x0050f7fa
    a6e0:			; <UNDEFINED> instruction: 0x4620b918
    a6e4:	stcl	7, cr15, [r8, #-1000]	; 0xfffffc18
    a6e8:	addlt	lr, r0, #43778048	; 0x29c0000
    a6ec:	strvs	pc, [r0, #64]	; 0x40
    a6f0:			; <UNDEFINED> instruction: 0xf7fa4620
    a6f4:	ldr	lr, [r8, r2, asr #26]!
    a6f8:	ldrdeq	r8, [r2], -r2
    a6fc:			; <UNDEFINED> instruction: 0x000288ba
    a700:	muleq	r2, r8, r8
    a704:	muleq	r2, r0, r8
    a708:	addlt	fp, r2, r0, ror r5
    a70c:	strmi	r4, [r6], -ip, lsl #12
    a710:	ldmib	r8, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a714:	bllt	1ee4828 <npth_sleep@plt+0x1edeb40>
    a718:	strmi	r7, [r5], -r3, lsr #16
    a71c:	tstle	r3, r0, lsr #22
    a720:	svccc	0x0001f814
    a724:	rscsle	r2, fp, r0, lsr #22
    a728:	strtmi	r2, [r0], -r0, lsr #2
    a72c:	svc	0x0014f7fa
    a730:	movwcs	fp, #264	; 0x108
    a734:	stmdavc	r3!, {r0, r1, ip, sp, lr}
    a738:	blcs	163740c <npth_sleep@plt+0x1631724>
    a73c:	stmdavc	r2!, {r0, r2, r3, r8, ip, lr, pc}^
    a740:			; <UNDEFINED> instruction: 0x4614b95a
    a744:	strtmi	r2, [r1], -r0, lsl #6
    a748:	ldrmi	r4, [sl], -r8, lsr #12
    a74c:			; <UNDEFINED> instruction: 0xf0079300
    a750:			; <UNDEFINED> instruction: 0x4601fdfd
    a754:	andlt	fp, r2, r8, asr r9
    a758:			; <UNDEFINED> instruction: 0x4622bd70
    a75c:	blcs	ad2be4 <npth_sleep@plt+0xaccefc>
    a760:	andsvc	fp, r1, r8, lsl #30
    a764:	svccc	0x0001f812
    a768:	mvnsle	r2, r0, lsl #22
    a76c:	ldrtmi	lr, [r0], -sl, ror #15
    a770:	pop	{r1, ip, sp, pc}
    a774:	strb	r4, [r7], #-112	; 0xffffff90
    a778:	mvnscs	r4, r0, lsr r6
    a77c:	smlabtmi	r0, r0, r2, pc	; <UNPREDICTABLE>
    a780:	pop	{r1, ip, sp, pc}
    a784:	ldrt	r4, [pc], #-112	; a78c <npth_sleep@plt+0x4aa4>
    a788:	ldrtmi	r4, [r0], -r5, lsl #20
    a78c:	orrvc	pc, ip, pc, asr #8
    a790:	smlabtmi	r0, r0, r2, pc	; <UNPREDICTABLE>
    a794:	andlt	r4, r2, sl, ror r4
    a798:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    a79c:	stmdalt	r8, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a7a0:	muleq	r2, r8, r5
    a7a4:	strdlt	fp, [r3], r0
    a7a8:	strmi	r4, [r6], -ip, lsl #12
    a7ac:	stmib	sl, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a7b0:	blcs	248c4 <npth_sleep@plt+0x1ebdc>
    a7b4:	stmdbmi	r8!, {r1, r2, r6, r8, ip, lr, pc}
    a7b8:	strtmi	r4, [r0], -r5, lsl #12
    a7bc:			; <UNDEFINED> instruction: 0xf0224479
    a7c0:	movtlt	pc, #36793	; 0x8fb9	; <UNPREDICTABLE>
    a7c4:	strtmi	r2, [r0], -r2, lsl #14
    a7c8:			; <UNDEFINED> instruction: 0xff8af022
    a7cc:	strmi	r7, [r4], -r3, lsl #16
    a7d0:	tstle	r3, r0, lsr #22
    a7d4:	svccc	0x0001f814
    a7d8:	rscsle	r2, fp, r0, lsr #22
    a7dc:	strtmi	r2, [r0], -r0, lsr #2
    a7e0:	mrc	7, 5, APSR_nzcv, cr10, cr10, {7}
    a7e4:	movwcs	fp, #264	; 0x108
    a7e8:	stmdavc	r3!, {r0, r1, ip, sp, lr}
    a7ec:			; <UNDEFINED> instruction: 0x4620b1f3
    a7f0:	mcr	7, 4, pc, cr14, cr10, {7}	; <UNPREDICTABLE>
    a7f4:	ldmdale	r9, {r1, r4, r5, fp, sp}
    a7f8:	ldrtmi	r2, [sl], -r0, lsl #12
    a7fc:			; <UNDEFINED> instruction: 0x46214633
    a800:	strls	r4, [r0], -r8, lsr #12
    a804:	blx	fea4682c <npth_sleep@plt+0xfea40b44>
    a808:			; <UNDEFINED> instruction: 0x4621463a
    a80c:			; <UNDEFINED> instruction: 0xf0084628
    a810:			; <UNDEFINED> instruction: 0x4630f853
    a814:	ldcllt	0, cr11, [r0, #12]!
    a818:			; <UNDEFINED> instruction: 0x46204910
    a81c:			; <UNDEFINED> instruction: 0xf0224479
    a820:	stmdacs	r0, {r0, r3, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    a824:	strcs	fp, [r3, -ip, lsl #30]
    a828:	strb	r2, [ip, r4, lsl #14]
    a82c:	ldrtmi	r4, [r0], -ip, lsl #20
    a830:	orrvc	pc, ip, pc, asr #8
    a834:	smlabtmi	r0, r0, r2, pc	; <UNPREDICTABLE>
    a838:	andlt	r4, r3, sl, ror r4
    a83c:	ldrhtmi	lr, [r0], #141	; 0x8d
    a840:	svclt	0x00f6f7fa
    a844:	mvnscs	r4, r0, lsr r6
    a848:	smlabtmi	r0, r0, r2, pc	; <UNPREDICTABLE>
    a84c:	pop	{r0, r1, ip, sp, pc}
    a850:			; <UNDEFINED> instruction: 0xf7ff40f0
    a854:	svclt	0x0000bbd9
    a858:	andeq	r8, r2, r4, asr #14
    a85c:	strdeq	r8, [r2], -r4
    a860:	andeq	r8, r2, r4, ror #13
    a864:			; <UNDEFINED> instruction: 0x460cb5f8
    a868:			; <UNDEFINED> instruction: 0xf7fb4607
    a86c:	ldmdbmi	pc, {r2, r3, r5, r8, fp, sp, lr, pc}	; <UNPREDICTABLE>
    a870:			; <UNDEFINED> instruction: 0x46054479
    a874:			; <UNDEFINED> instruction: 0xf0224620
    a878:			; <UNDEFINED> instruction: 0x4606ff5d
    a87c:	ldmdbmi	ip, {r3, r4, r5, r6, r8, ip, sp, pc}
    a880:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    a884:			; <UNDEFINED> instruction: 0xff56f022
    a888:	strmi	r6, [r3], -sl, ror #16
    a88c:			; <UNDEFINED> instruction: 0x4631bb32
    a890:			; <UNDEFINED> instruction: 0x4628463a
    a894:			; <UNDEFINED> instruction: 0xf922f014
    a898:	ldmiblt	r0, {r0, r9, sl, lr}^
    a89c:	ldmdbmi	r5, {r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
    a8a0:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    a8a4:			; <UNDEFINED> instruction: 0xff46f022
    a8a8:	ldrbtmi	r4, [r9], #-2323	; 0xfffff6ed
    a8ac:	strtmi	r4, [r0], -r3, lsl #12
    a8b0:			; <UNDEFINED> instruction: 0xf022461c
    a8b4:	stmdavs	sl!, {r0, r1, r2, r3, r4, r5, r8, r9, sl, fp, ip, sp, lr, pc}^
    a8b8:	ldmdblt	sl!, {r0, r1, r9, sl, lr}^
    a8bc:	ldrtmi	r2, [r1], -r0, lsl #24
    a8c0:	svclt	0x00144628
    a8c4:	andcs	r4, r0, #60817408	; 0x3a00000
    a8c8:			; <UNDEFINED> instruction: 0xf908f014
    a8cc:	stmdacs	r0, {r0, r9, sl, lr}
    a8d0:	ldrtmi	sp, [r8], -r4, ror #1
    a8d4:	ldrhtmi	lr, [r8], #141	; 0x8d
    a8d8:	bllt	fe5c88dc <npth_sleep@plt+0xfe5c2bf4>
    a8dc:	mvnscs	r4, r8, lsr r6
    a8e0:	ldrhtmi	lr, [r8], #141	; 0x8d
    a8e4:	smlabtmi	r0, r0, r2, pc	; <UNPREDICTABLE>
    a8e8:	bllt	fe3c88ec <npth_sleep@plt+0xfe3c2c04>
    a8ec:	andeq	r8, r2, r8, asr #13
    a8f0:	andeq	r8, r2, lr, asr r5
    a8f4:	muleq	r2, lr, r6
    a8f8:	andeq	r8, r2, r6, lsr r5
    a8fc:			; <UNDEFINED> instruction: 0x460cb5f8
    a900:			; <UNDEFINED> instruction: 0xf7fb4607
    a904:	stmdavs	r3, {r5, r6, r7, fp, sp, lr, pc}^
    a908:	stmdavc	r3!, {r0, r1, r5, r7, r8, r9, fp, ip, sp, pc}
    a90c:	tstle	r3, r0, lsr #22
    a910:	svccc	0x0001f814
    a914:	rscsle	r2, fp, r0, lsr #22
    a918:	strtmi	r2, [r0], -r0, lsr #2
    a91c:	mrc	7, 0, APSR_nzcv, cr12, cr10, {7}
    a920:			; <UNDEFINED> instruction: 0x4602b158
    a924:			; <UNDEFINED> instruction: 0xf8022300
    a928:	stmdavc	r3, {r0, r8, r9, fp, ip, sp}^
    a92c:	tstle	r3, r0, lsr #22
    a930:	svccc	0x0001f812
    a934:	rscsle	r2, fp, r0, lsr #22
    a938:	stmdavc	r3!, {r0, r1, r4, r6, r8, r9, fp, ip, sp, pc}
    a93c:	blmi	7f77b0 <npth_sleep@plt+0x7f1ac8>
    a940:	ldmdavs	sp, {r0, r1, r3, r4, r5, r6, sl, lr}
    a944:	ands	fp, r1, r5, lsl r9
    a948:	cmnlt	sp, sp, lsr #16
    a94c:	streq	pc, [ip], -r5, lsl #2
    a950:	ldrtmi	r4, [r0], -r1, lsr #12
    a954:	stmib	r4, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a958:	mvnsle	r2, r0, lsl #16
    a95c:	ldrtmi	r6, [r8], -r9, ror #16
    a960:	ldrtmi	r6, [r1], #-2218	; 0xfffff756
    a964:	mrc	7, 2, APSR_nzcv, cr12, cr10, {7}
    a968:			; <UNDEFINED> instruction: 0xbdf8b960
    a96c:	vmvn.i32	d18, #10	; 0x0000000a
    a970:	ldcllt	0, cr4, [r8]
    a974:	mvnscs	r4, r8, lsr r6
    a978:	ldrhtmi	lr, [r8], #141	; 0x8d
    a97c:	smlabtmi	r0, r0, r2, pc	; <UNPREDICTABLE>
    a980:	bllt	10c8984 <npth_sleep@plt+0x10c2c9c>
    a984:	ldrtmi	r4, [r8], -r1, lsl #12
    a988:	ldrhtmi	lr, [r8], #141	; 0x8d
    a98c:	bllt	f48990 <npth_sleep@plt+0xf42ca8>
    a990:	ldrtmi	r4, [r8], -fp, lsl #20
    a994:	orrvc	pc, ip, pc, asr #8
    a998:	smlabtmi	r0, r0, r2, pc	; <UNPREDICTABLE>
    a99c:	ldrhtmi	lr, [r8], #141	; 0x8d
    a9a0:			; <UNDEFINED> instruction: 0xf7fa447a
    a9a4:	bmi	1fa6c0 <npth_sleep@plt+0x1f49d8>
    a9a8:	vst1.8	{d20-d22}, [pc :256], r8
    a9ac:	vaddw.s8	<illegal reg q11.5>, q8, d12
    a9b0:	pop	{r8, lr}
    a9b4:	ldrbtmi	r4, [sl], #-248	; 0xffffff08
    a9b8:	svclt	0x003af7fa
    a9bc:	andeq	r4, r4, r4, ror #26
    a9c0:	andeq	r8, r2, ip, lsr #11
    a9c4:	andeq	r8, r2, sl, lsr #11
    a9c8:	mvnsmi	lr, #737280	; 0xb4000
    a9cc:	strmi	r4, [r7], -ip, lsl #12
    a9d0:	ldmda	r8!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a9d4:	blcs	24ae8 <npth_sleep@plt+0x1ee00>
    a9d8:	addhi	pc, r5, r0, asr #32
    a9dc:	blcs	828a70 <npth_sleep@plt+0x822d88>
    a9e0:			; <UNDEFINED> instruction: 0xf814d103
    a9e4:	blcs	81a5f0 <npth_sleep@plt+0x814908>
    a9e8:	strdcs	sp, [r0, -fp]!
    a9ec:			; <UNDEFINED> instruction: 0xf7fa4620
    a9f0:	stmdacs	r0, {r2, r4, r5, r7, r8, sl, fp, sp, lr, pc}
    a9f4:	strmi	sp, [r6], -sp, rrx
    a9f8:			; <UNDEFINED> instruction: 0xf8062300
    a9fc:	stmdavc	r3, {r0, r8, r9, fp, ip, sp}^
    aa00:	tstle	r3, r0, lsr #22
    aa04:	svccc	0x0001f816
    aa08:	rscsle	r2, fp, r0, lsr #22
    aa0c:	stmdavc	r2!, {r0, r1, r5, r8, r9, fp, ip, sp, pc}
    aa10:	rsbsle	r2, r0, r0, lsl #20
    aa14:	ldrmi	r4, [lr], -r5, asr #20
    aa18:	ldrbtmi	r4, [sl], #-1689	; 0xfffff967
    aa1c:	biclt	r6, r5, r5, lsl r8
    aa20:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    aa24:	strtmi	lr, [r8], r2
    aa28:	cmnlt	fp, sp, lsl r6
    aa2c:	andeq	pc, ip, r5, lsl #2
    aa30:			; <UNDEFINED> instruction: 0xf7fa4621
    aa34:	stmdavs	fp!, {r1, r2, r4, r6, r8, fp, sp, lr, pc}
    aa38:	mvnsle	r2, r0, lsl #16
    aa3c:	svceq	0x0000f1b8
    aa40:			; <UNDEFINED> instruction: 0xf8c8d064
    aa44:	strtmi	r3, [r8], -r0
    aa48:	b	fe748a38 <npth_sleep@plt+0xfe742d50>
    aa4c:	svceq	0x0000f1b9
    aa50:	andcs	sp, r0, r9, lsl r1
    aa54:	mvnshi	lr, #12386304	; 0xbd0000
    aa58:	ldrtmi	r2, [r0], -r0, lsr #2
    aa5c:	ldcl	7, cr15, [ip, #-1000]!	; 0xfffffc18
    aa60:	movwcs	fp, #264	; 0x108
    aa64:	tstcs	r0, r3
    aa68:			; <UNDEFINED> instruction: 0xf01c4630
    aa6c:	stmdavc	r3!, {r0, r1, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    aa70:	blcs	1c47c <npth_sleep@plt+0x16794>
    aa74:	blmi	bbeb78 <npth_sleep@plt+0xbb8e90>
    aa78:	ldmdavs	sp, {r0, r1, r3, r4, r5, r6, sl, lr}
    aa7c:	bicle	r2, pc, r0, lsl #26
    aa80:	svceq	0x0000f1b9
    aa84:	strtmi	sp, [r0], -r5, ror #1
    aa88:	stcl	7, cr15, [r2, #-1000]	; 0xfffffc18
    aa8c:	tsteq	r0, #1073741826	; 0x40000002	; <UNPREDICTABLE>
    aa90:			; <UNDEFINED> instruction: 0xf7fa4418
    aa94:			; <UNDEFINED> instruction: 0x4605e8d6
    aa98:	eorsle	r2, fp, r0, lsl #16
    aa9c:	andls	pc, r8, r0, asr #17
    aaa0:			; <UNDEFINED> instruction: 0xf7fa4620
    aaa4:			; <UNDEFINED> instruction: 0xf105ed36
    aaa8:	strtmi	r0, [r1], -ip, lsl #6
    aaac:	ldrmi	r1, [r8], -r7, asr #24
    aab0:	ldrtmi	r6, [sl], -pc, rrx
    aab4:	b	c8aa4 <npth_sleep@plt+0xc2dbc>
    aab8:	ldrtmi	r4, [r1], -sl, asr #12
    aabc:			; <UNDEFINED> instruction: 0xf7fa4438
    aac0:	blmi	7452c0 <npth_sleep@plt+0x73f5d8>
    aac4:	ldrbtmi	r2, [fp], #-0
    aac8:	andsvs	r6, sp, sl, lsl r8
    aacc:	pop	{r1, r3, r5, sp, lr}
    aad0:	stmdavc	r3!, {r3, r4, r5, r6, r7, r8, r9, pc}
    aad4:	blmi	6370c8 <npth_sleep@plt+0x6313e0>
    aad8:	strmi	r4, [r1], r6, lsl #12
    aadc:	ldmdavs	sp, {r0, r1, r3, r4, r5, r6, sl, lr}
    aae0:	orrsle	r2, sp, r0, lsl #26
    aae4:			; <UNDEFINED> instruction: 0x4638e7b5
    aae8:	pop	{r0, r1, r3, r4, r5, r6, r7, r8, sp}
    aaec:	vrsra.s64	q10, q12, #64
    aaf0:			; <UNDEFINED> instruction: 0xf7ff4100
    aaf4:	bmi	479520 <npth_sleep@plt+0x473838>
    aaf8:	vst1.8	{d20-d22}, [pc :256], r8
    aafc:	vaddw.s8	<illegal reg q11.5>, q8, d12
    ab00:	pop	{r8, lr}
    ab04:	ldrbtmi	r4, [sl], #-1016	; 0xfffffc08
    ab08:	mrclt	7, 4, APSR_nzcv, cr2, cr10, {7}
    ab0c:	ldrbtmi	r4, [sl], #-2572	; 0xfffff5f4
    ab10:			; <UNDEFINED> instruction: 0xe7986013
    ab14:	ldc	7, cr15, [r4, #-1000]!	; 0xfffffc18
    ab18:	addsle	r2, sl, r0, lsl #16
    ab1c:	ldrtmi	fp, [r8], -r1, lsl #5
    ab20:	orrvs	pc, r0, r1, asr #32
    ab24:	mvnsmi	lr, #12386304	; 0xbd0000
    ab28:	blt	1bc8b2c <npth_sleep@plt+0x1bc2e44>
    ab2c:	andeq	r4, r4, sl, lsl #25
    ab30:	andeq	r4, r4, ip, lsr #24
    ab34:	ldrdeq	r4, [r4], -lr
    ab38:	andeq	r4, r4, r8, asr #23
    ab3c:	andeq	r8, r2, sl, asr r4
    ab40:	muleq	r4, r6, fp
    ab44:	blmi	14dd494 <npth_sleep@plt+0x14d77ac>
    ab48:	push	{r1, r3, r4, r5, r6, sl, lr}
    ab4c:	strdlt	r4, [sp], r0
    ab50:	pkhtbmi	r5, r9, r3, asr #17
    ab54:	ldmdavs	fp, {r7, r9, sl, lr}
    ab58:			; <UNDEFINED> instruction: 0xf04f930b
    ab5c:			; <UNDEFINED> instruction: 0xf7fa0300
    ab60:			; <UNDEFINED> instruction: 0xf8d0efb2
    ab64:			; <UNDEFINED> instruction: 0xf1bee004
    ab68:	cmnle	r3, r0, lsl #30
    ab6c:	ldrbcc	pc, [pc, r9, lsl #2]!	; <UNPREDICTABLE>
    ab70:	smlabteq	r1, r9, r1, pc	; <UNPREDICTABLE>
    ab74:	ldrtmi	r4, [ip], -r4, lsl #13
    ab78:			; <UNDEFINED> instruction: 0xf814190e
    ab7c:			; <UNDEFINED> instruction: 0xf0233f01
    ab80:			; <UNDEFINED> instruction: 0xf1a30220
    ab84:	bcc	104c04c <npth_sleep@plt+0x1046364>
    ab88:	svclt	0x00882d09
    ab8c:	ldmible	r3!, {r0, r2, r9, fp, sp}^
    ab90:	svclt	0x00182b20
    ab94:	cmple	r9, r9, lsl #22
    ab98:	movweq	pc, #32806	; 0x8026	; <UNPREDICTABLE>
    ab9c:	cmple	r5, r0, lsr #22
    aba0:	svclt	0x00182e20
    aba4:	rsble	r4, r6, ip, ror #12
    aba8:	msreq	CPSR_sxc, r9, lsl #2
    abac:	andeq	lr, lr, #4, 22	; 0x1000
    abb0:	smlatbeq	lr, r1, fp, lr
    abb4:	svccc	0x0001f817
    abb8:	svclt	0x00882b60
    abbc:	bicseq	pc, pc, #3
    abc0:			; <UNDEFINED> instruction: 0xf80242b9
    abc4:	mvnsle	r3, r1, lsl #22
    abc8:	abseq<illegal precision>m	f7, #0.5
    abcc:			; <UNDEFINED> instruction: 0xf88d2300
    abd0:	bl	256c78 <npth_sleep@plt+0x250f90>
    abd4:			; <UNDEFINED> instruction: 0xf819020e
    abd8:	blcs	816c18 <npth_sleep@plt+0x810f30>
    abdc:	blcs	27a844 <npth_sleep@plt+0x274b5c>
    abe0:			; <UNDEFINED> instruction: 0xf812d105
    abe4:	blcs	25a7f0 <npth_sleep@plt+0x254b08>
    abe8:	blcs	83a850 <npth_sleep@plt+0x834b68>
    abec:	blcs	14fefd8 <npth_sleep@plt+0x14f92f0>
    abf0:	blcs	143a858 <npth_sleep@plt+0x1434b70>
    abf4:	ldmdavc	r0, {r0, r2, r4, r5, r8, ip, lr, pc}^
    abf8:	svclt	0x00182820
    abfc:	teqle	r0, r9, lsl #16
    ac00:	svclt	0x00182809
    ac04:			; <UNDEFINED> instruction: 0xf1022820
    ac08:	tstle	r5, r1, lsl #2
    ac0c:	svccs	0x0001f811
    ac10:	svclt	0x00182a09
    ac14:	rscsle	r2, r9, r0, lsr #20
    ac18:	strbtmi	r4, [r0], -r2, lsr #12
    ac1c:			; <UNDEFINED> instruction: 0xf812f00f
    ac20:	strmi	fp, [r1], -r8, ror #2
    ac24:			; <UNDEFINED> instruction: 0xf7ff4640
    ac28:	and	pc, r8, pc, ror #19
    ac2c:	vst1.8	{d20-d21}, [pc :64], sl
    ac30:	strbmi	r7, [r0], -ip, lsl #3
    ac34:	smlabtmi	r0, r0, r2, pc	; <UNPREDICTABLE>
    ac38:			; <UNDEFINED> instruction: 0xf7fa447a
    ac3c:	bmi	606434 <npth_sleep@plt+0x60074c>
    ac40:	ldrbtmi	r4, [sl], #-2836	; 0xfffff4ec
    ac44:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    ac48:	subsmi	r9, sl, fp, lsl #22
    ac4c:	andlt	sp, sp, sp, lsl r1
    ac50:	mvnshi	lr, #12386304	; 0xbd0000
    ac54:	mvnscs	r4, r0, asr #12
    ac58:	smlabtmi	r0, r0, r2, pc	; <UNPREDICTABLE>
    ac5c:			; <UNDEFINED> instruction: 0xf9d4f7ff
    ac60:	bmi	404c1c <npth_sleep@plt+0x3fef34>
    ac64:	vst1.16	{d20-d22}, [pc], r0
    ac68:	vaddw.s8	<illegal reg q11.5>, q8, d12
    ac6c:	ldrbtmi	r4, [sl], #-256	; 0xffffff00
    ac70:	stcl	7, cr15, [r0, #1000]!	; 0x3e8
    ac74:	bmi	304c08 <npth_sleep@plt+0x2fef20>
    ac78:	strtmi	r4, [r3], -ip, ror #12
    ac7c:	cdpeq	0, 0, cr15, cr8, cr15, {2}
    ac80:	bgt	1dbe70 <npth_sleep@plt+0x1d6188>
    ac84:	andsvc	ip, sl, r3, lsl #6
    ac88:			; <UNDEFINED> instruction: 0xf7fae78e
    ac8c:	svclt	0x0000e9c0
    ac90:	andeq	r3, r4, r8, asr #29
    ac94:	muleq	r0, ip, r5
    ac98:	andeq	r8, r2, r8, lsr r3
    ac9c:	andeq	r3, r4, lr, asr #27
    aca0:	andeq	r8, r2, r2, lsr #6
    aca4:	andeq	r8, r2, r4, lsl #6
    aca8:	blmi	e9d594 <npth_sleep@plt+0xe978ac>
    acac:	push	{r1, r3, r4, r5, r6, sl, lr}
    acb0:	strdlt	r4, [ip], r0
    acb4:	pkhtbmi	r5, r8, r3, asr #17
    acb8:	ldmdavs	fp, {r0, r1, r2, r9, sl, lr}
    acbc:			; <UNDEFINED> instruction: 0xf04f930b
    acc0:			; <UNDEFINED> instruction: 0xf7fa0300
    acc4:			; <UNDEFINED> instruction: 0xf108ef00
    acc8:			; <UNDEFINED> instruction: 0xf1c83cff
    accc:	strbtmi	r0, [r4], -r1, lsl #2
    acd0:	stmdbne	lr, {r1, r2, r7, r9, sl, lr}
    acd4:	svccs	0x0001f814
    acd8:	nopeq	{34}	; 0x22
    acdc:	ldreq	pc, [r0, #-418]!	; 0xfffffe5e
    ace0:	vstrcs	d3, [r9, #-260]	; 0xfffffefc
    ace4:	blcs	17ab0c <npth_sleep@plt+0x174e24>
    ace8:	bllt	feec14bc <npth_sleep@plt+0xfeebb7d4>
    acec:	movweq	pc, #32806	; 0x8026	; <UNPREDICTABLE>
    acf0:	teqle	r3, r0, lsr #22
    acf4:	svclt	0x001c2e20
    acf8:	ldrmi	r4, [r3], -ip, ror #12
    acfc:			; <UNDEFINED> instruction: 0xf108d038
    ad00:	stmiane	r0!, {r0, r1, r2, r5, r9}^
    ad04:			; <UNDEFINED> instruction: 0xf81c1ad2
    ad08:	stmdbcs	r0!, {r0, r8, r9, sl, fp, ip}^
    ad0c:			; <UNDEFINED> instruction: 0xf001bf88
    ad10:	strbmi	r0, [r2, #-479]!	; 0xfffffe21
    ad14:	blne	88d1c <npth_sleep@plt+0x83034>
    ad18:	andcs	sp, r0, #1073741885	; 0x4000003d
    ad1c:	ldrbtmi	r4, [r0], -r1, lsr #12
    ad20:	eorcs	pc, r8, sp, lsl #17
    ad24:			; <UNDEFINED> instruction: 0xff14f00e
    ad28:	addlt	fp, r3, #104, 2
    ad2c:	andle	r2, sl, r2, ror #22
    ad30:	rscsvc	pc, pc, #70254592	; 0x4300000
    ad34:	svclt	0x00184293
    ad38:	svccc	0x00fff1b0
    ad3c:	strmi	sp, [r1], -r1, lsr #32
    ad40:			; <UNDEFINED> instruction: 0xf7ff4638
    ad44:	bmi	5492d0 <npth_sleep@plt+0x5435e8>
    ad48:	ldrbtmi	r4, [sl], #-2834	; 0xfffff4ee
    ad4c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    ad50:	subsmi	r9, sl, fp, lsl #22
    ad54:	andlt	sp, ip, r9, lsl r1
    ad58:	ldrhhi	lr, [r0, #141]!	; 0x8d
    ad5c:	ldrtmi	r4, [r8], -pc, lsl #20
    ad60:	orrvc	pc, ip, pc, asr #8
    ad64:	smlabtmi	r0, r0, r2, pc	; <UNPREDICTABLE>
    ad68:			; <UNDEFINED> instruction: 0xf7fa447a
    ad6c:	strb	lr, [sl, r4, ror #26]!
    ad70:	strbtmi	r4, [ip], -fp, lsl #20
    ad74:	movwcs	r4, #34341	; 0x8625
    ad78:	bgt	1dbf68 <npth_sleep@plt+0x1d6280>
    ad7c:	eorvc	ip, sl, r3, lsl #10
    ad80:	strhtcs	lr, [r2], #-125	; 0xffffff83
    ad84:	andmi	pc, r0, r0, asr #5
    ad88:			; <UNDEFINED> instruction: 0xf7fae7dd
    ad8c:	svclt	0x0000e940
    ad90:	andeq	r3, r4, r4, ror #26
    ad94:	muleq	r0, ip, r5
    ad98:	andeq	r3, r4, r6, asr #25
    ad9c:	andeq	r8, r2, r8, lsl #4
    ada0:	andeq	r8, r2, ip, lsl #4
    ada4:			; <UNDEFINED> instruction: 0x4614b5f8
    ada8:	strmi	r4, [r7], -lr, lsl #12
    adac:	ldmib	sl!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    adb0:			; <UNDEFINED> instruction: 0xf7fa4620
    adb4:	strmi	lr, [r5], -lr, lsr #23
    adb8:			; <UNDEFINED> instruction: 0x4602b136
    adbc:	ldrtmi	r4, [r8], -r1, lsr #12
    adc0:	ldrhtmi	lr, [r8], #141	; 0x8d
    adc4:	stclt	7, cr15, [sl], #-1000	; 0xfffffc18
    adc8:	andcc	r0, r1, r0, asr #32
    adcc:	b	fe7c8dbc <npth_sleep@plt+0xfe7c30d4>
    add0:	cmnlt	r0, r6, lsl #12
    add4:	strtmi	r4, [r0], -r9, lsr #12
    add8:			; <UNDEFINED> instruction: 0xf01c4632
    addc:			; <UNDEFINED> instruction: 0x4631fbf5
    ade0:			; <UNDEFINED> instruction: 0xf7fa4638
    ade4:			; <UNDEFINED> instruction: 0x4604ea12
    ade8:			; <UNDEFINED> instruction: 0xf7fa4630
    adec:	strtmi	lr, [r0], -ip, asr #17
    adf0:			; <UNDEFINED> instruction: 0xf7fabdf8
    adf4:	smlabtlt	r8, r6, fp, lr
    adf8:	andmi	pc, r0, r0, asr #5
    adfc:	ldrb	r4, [r6, r4, lsl #12]!
    ae00:	svcmi	0x00f0e92d
    ae04:	stc	6, cr4, [sp, #-52]!	; 0xffffffcc
    ae08:	bmi	ffbeda20 <npth_sleep@plt+0xffbe7d38>
    ae0c:	ldrbtmi	r4, [sl], #-3055	; 0xfffff411
    ae10:	ldmpl	r3, {r0, r4, r7, ip, sp, pc}^
    ae14:	movwls	r6, #63515	; 0xf81b
    ae18:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    ae1c:			; <UNDEFINED> instruction: 0xf7fa9004
    ae20:	stmibmi	fp!, {r1, r4, r6, r9, sl, fp, sp, lr, pc}^
    ae24:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    ae28:	andcs	r4, r0, r0, lsl #13
    ae2c:	ldm	ip, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ae30:	ldrdge	pc, [r4], -r8
    ae34:	movwls	r2, #54016	; 0xd300
    ae38:	svceq	0x0000f1ba
    ae3c:	cmphi	r7, r0, asr #32	; <UNPREDICTABLE>
    ae40:	vmls.f16	s8, s17, s9
    ae44:			; <UNDEFINED> instruction: 0x46280a10
    ae48:	ldrbtmi	r4, [r9], #-3811	; 0xfffff11d
    ae4c:	ldc2l	0, cr15, [r2], #-136	; 0xffffff78
    ae50:	ldrbtmi	r4, [lr], #-2530	; 0xfffff61e
    ae54:			; <UNDEFINED> instruction: 0x46034479
    ae58:	movwls	r4, #38440	; 0x9628
    ae5c:	stc2l	0, cr15, [sl], #-136	; 0xffffff78
    ae60:	ldrbtmi	r4, [r9], #-2527	; 0xfffff621
    ae64:	strtmi	r4, [r8], -r3, lsl #12
    ae68:			; <UNDEFINED> instruction: 0xf0229308
    ae6c:	ldrtmi	pc, [r1], -r3, ror #24	; <UNPREDICTABLE>
    ae70:	strtmi	r4, [r8], -r4, lsl #12
    ae74:	ldc2l	0, cr15, [r0], {34}	; 0x22
    ae78:			; <UNDEFINED> instruction: 0x4631b158
    ae7c:			; <UNDEFINED> instruction: 0xf0224628
    ae80:	stmdacs	r0, {r0, r1, r3, r5, r8, sl, fp, ip, sp, lr, pc}
    ae84:	teqhi	fp, r0	; <UNPREDICTABLE>
    ae88:	andcs	r4, sl, #84934656	; 0x5100000
    ae8c:	svc	0x0042f7f9
    ae90:	ldmibmi	r4, {r1, r7, r9, sl, lr}^
    ae94:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    ae98:	mcrr2	0, 2, pc, ip, cr2	; <UNPREDICTABLE>
    ae9c:	strtmi	r4, [r8], -r3, lsl #12
    aea0:			; <UNDEFINED> instruction: 0xf0229307
    aea4:	msrcs	CPSR_, sp, lsl ip
    aea8:			; <UNDEFINED> instruction: 0xf7fa4681
    aeac:	pkhtbmi	lr, r3, r6, asr #22
    aeb0:	strmi	r4, [r7], -r6, lsl #12
    aeb4:	andcs	fp, r0, #136, 6	; 0x20000002
    aeb8:	blcs	88ed8 <npth_sleep@plt+0x831f0>
    aebc:	blcs	828fd0 <npth_sleep@plt+0x8232e8>
    aec0:			; <UNDEFINED> instruction: 0xf816d103
    aec4:	blcs	81aad0 <npth_sleep@plt+0x814de8>
    aec8:	strdcs	sp, [r0, -fp]!
    aecc:			; <UNDEFINED> instruction: 0xf7fa4630
    aed0:	strmi	lr, [r7], -r4, asr #22
    aed4:	movwlt	r4, #1667	; 0x683
    aed8:			; <UNDEFINED> instruction: 0xf80b2200
    aedc:	stmdavc	r2, {r0, r8, r9, fp, sp}^
    aee0:	tstle	r3, r0, lsr #20
    aee4:	svccc	0x0001f81b
    aee8:	rscsle	r2, fp, r0, lsr #22
    aeec:	ldrbmi	r2, [r8], -r0, lsr #2
    aef0:	bl	cc8ee0 <npth_sleep@plt+0xcc31f8>
    aef4:	orrlt	r4, r0, r7, lsl #12
    aef8:			; <UNDEFINED> instruction: 0xf8072200
    aefc:	stmdavc	r2, {r0, r8, r9, fp, sp}^
    af00:	tstle	r3, r0, lsr #20
    af04:	svccc	0x0001f817
    af08:	rscsle	r2, fp, r0, lsr #22
    af0c:	ldrtmi	r2, [r8], -r0, lsr #2
    af10:	bl	8c8f00 <npth_sleep@plt+0x8c3218>
    af14:	andcs	fp, r0, #8, 2
    af18:			; <UNDEFINED> instruction: 0xf8997002
    af1c:	cmnlt	r5, #0
    af20:			; <UNDEFINED> instruction: 0xf7fa4648
    af24:	ldmdacs	r2!, {r1, r2, r4, r5, r6, r7, r9, fp, sp, lr, pc}
    af28:	svccs	0x0000d827
    af2c:	msrhi	CPSR_xc, r0
    af30:			; <UNDEFINED> instruction: 0xf0002d58
    af34:	ldmdavc	r2!, {r0, r1, r2, r5, r6, r7, pc}
    af38:			; <UNDEFINED> instruction: 0xf0002a58
    af3c:			; <UNDEFINED> instruction: 0xf89b8102
    af40:	bcs	1612f48 <npth_sleep@plt+0x160d260>
    af44:	rscshi	pc, r2, r0
    af48:	bcs	1629038 <npth_sleep@plt+0x1623350>
    af4c:	rschi	pc, r5, r0
    af50:	svceq	0x0000f1b9
    af54:	andcs	sp, r3, #42	; 0x2a
    af58:	strbmi	r4, [r0], -r9, asr #12
    af5c:			; <UNDEFINED> instruction: 0xf800f008
    af60:	tstlt	r8, #5242880	; 0x500000
    af64:	stmdbls	r9, {r1, r9, sl, lr}
    af68:			; <UNDEFINED> instruction: 0xf7ff9804
    af6c:			; <UNDEFINED> instruction: 0x4604ff1b
    af70:			; <UNDEFINED> instruction: 0xf7fa4628
    af74:	cmplt	r4, r8, lsl #16
    af78:	bmi	fe703340 <npth_sleep@plt+0xfe6fd658>
    af7c:	orrvc	pc, ip, pc, asr #8
    af80:	vmlal.s8	<illegal reg q12.5>, d0, d4
    af84:	ldrbtmi	r4, [sl], #-256	; 0xffffff00
    af88:	mrrc	7, 15, pc, r4, cr10	; <UNPREDICTABLE>
    af8c:	bmi	fe5dc7a4 <npth_sleep@plt+0xfe5d6abc>
    af90:	ldrbtmi	r4, [sl], #-2958	; 0xfffff472
    af94:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    af98:	subsmi	r9, sl, pc, lsl #22
    af9c:	tsthi	r1, r0, asr #32	; <UNPREDICTABLE>
    afa0:	andslt	r4, r1, r0, lsr #12
    afa4:	blhi	1462a0 <npth_sleep@plt+0x1405b8>
    afa8:	svchi	0x00f0e8bd
    afac:			; <UNDEFINED> instruction: 0xf0402c00
    afb0:	ldrsblt	r8, [r6, #-2]
    afb4:	cmplt	r2, r2, lsr r8
    afb8:	eorcs	r4, r0, r1, lsr r6
    afbc:	svclt	0x00082a2b
    afc0:			; <UNDEFINED> instruction: 0xf8117008
    afc4:	bcs	16bd0 <npth_sleep@plt+0x10ee8>
    afc8:			; <UNDEFINED> instruction: 0xf1bbd1f8
    afcc:	andle	r0, fp, r0, lsl #30
    afd0:	mulcs	r0, fp, r8
    afd4:	ldrbmi	fp, [r9], -r2, asr #2
    afd8:	bcs	ad3060 <npth_sleep@plt+0xacd378>
    afdc:	andvc	fp, r8, r8, lsl #30
    afe0:	svccs	0x0001f811
    afe4:	mvnsle	r2, r0, lsl #20
    afe8:	ldmdavc	sl!, {r0, r1, r2, r4, r6, r8, ip, sp, pc}
    afec:	ldrtmi	fp, [r9], -r2, asr #2
    aff0:	bcs	ad3078 <npth_sleep@plt+0xacd390>
    aff4:	andvc	fp, r8, r8, lsl #30
    aff8:	svccs	0x0001f811
    affc:	mvnsle	r2, r0, lsl #20
    b000:	stmdals	sp, {r2, r3, r8, r9, fp, sp, pc}
    b004:	strbmi	r9, [lr], -r5, lsl #12
    b008:	bcc	fe446830 <npth_sleep@plt+0xfe440b48>
    b00c:			; <UNDEFINED> instruction: 0xf8cdab0e
    b010:	mcr	0, 0, sl, cr9, cr8, {0}
    b014:	blmi	1d9985c <npth_sleep@plt+0x1d93b74>
    b018:	ldrbtmi	r9, [fp], #-1802	; 0xfffff8f6
    b01c:	blls	16fc50 <npth_sleep@plt+0x169f68>
    b020:	cdp	2, 1, cr2, cr8, cr3, {0}
    b024:	stmdacs	r0, {r4, r7, r9, fp, ip}
    b028:	ldrmi	fp, [r8], -r8, lsl #30
    b02c:	andls	r9, r0, r7, lsl #22
    b030:	andls	r4, r3, #64, 12	; 0x4000000
    b034:	ldrbmi	r9, [fp], -r1, lsl #6
    b038:	strls	r9, [r2], -sl, lsl #20
    b03c:			; <UNDEFINED> instruction: 0xffd6f006
    b040:	stmdals	sp, {r2, r9, sl, lr}
    b044:	svc	0x009ef7f9
    b048:	movwls	r2, #54016	; 0xd300
    b04c:			; <UNDEFINED> instruction: 0xf0402c00
    b050:	blls	22b26c <npth_sleep@plt+0x225584>
    b054:	stmdbls	ip, {r0, r1, r3, r4, r5, r8, ip, sp, pc}
    b058:	strbmi	sl, [r0], -sp, lsl #20
    b05c:	cdp2	0, 9, cr15, cr14, cr10, {0}
    b060:			; <UNDEFINED> instruction: 0xf0402800
    b064:	blls	1ab270 <npth_sleep@plt+0x1a5588>
    b068:	vstmdble	r6!, {d2-d1}
    b06c:	bls	4468d4 <npth_sleep@plt+0x440bec>
    b070:	bge	4468dc <npth_sleep@plt+0x440bf4>
    b074:	stmdals	r5, {r0, r2, r3, r4, sp, lr, pc}
    b078:	tstcs	r0, r3, lsl #6
    b07c:	tstls	r1, r3, lsl #6
    b080:	andls	r4, r0, fp, asr r6
    b084:	ldrbmi	r4, [r1], -sl, asr #12
    b088:	strls	r4, [r2], -r0, asr #12
    b08c:			; <UNDEFINED> instruction: 0xffaef006
    b090:	stmdacs	r0, {r0, r2, r9, sl, lr}
    b094:	svcls	0x000ed16d
    b098:	ldrtmi	r9, [r8], -ip, lsl #18
    b09c:	mcr	7, 1, pc, cr0, cr9, {7}	; <UNPREDICTABLE>
    b0a0:	cmnle	r3, r0, lsl #16
    b0a4:	strcc	r4, [r1], #-1592	; 0xfffff9c8
    b0a8:	svc	0x006cf7f9
    b0ac:	adcmi	r9, r3, #6144	; 0x1800
    b0b0:			; <UNDEFINED> instruction: 0xf8d8d003
    b0b4:	blcs	d713c <npth_sleep@plt+0xd1454>
    b0b8:	ssatmi	sp, #18, sp, asr #3
    b0bc:			; <UNDEFINED> instruction: 0xf1b99a0c
    b0c0:	andle	r0, r8, r0, lsl #30
    b0c4:			; <UNDEFINED> instruction: 0x46494613
    b0c8:	strbmi	r2, [r0], -r0, lsl #4
    b0cc:	andcs	r9, r3, #0, 4
    b0d0:	cdp2	0, 4, cr15, cr2, cr7, {0}
    b0d4:	stmdbls	r9, {r2, r3, r9, fp, ip, pc}
    b0d8:			; <UNDEFINED> instruction: 0xf7ff9804
    b0dc:	strmi	pc, [r4], -r3, ror #28
    b0e0:			; <UNDEFINED> instruction: 0xf7f9980c
    b0e4:	stccs	15, cr14, [r0], {80}	; 0x50
    b0e8:	svcge	0x0051f43f
    b0ec:	stmdals	r4, {r1, r2, r4, r5, sp, lr, pc}
    b0f0:	vsra.s64	q9, <illegal reg q13.5>, #64
    b0f4:			; <UNDEFINED> instruction: 0xf7fe4100
    b0f8:	strmi	pc, [r4], -r7, lsl #31
    b0fc:			; <UNDEFINED> instruction: 0xf04fe747
    b100:	strb	r0, [r6], r1, lsl #20
    b104:	mulcs	r1, r9, r8
    b108:	ldmdavc	r2!, {r9, fp, sp}
    b10c:			; <UNDEFINED> instruction: 0xf04fbf08
    b110:	bcs	160d518 <npth_sleep@plt+0x1607830>
    b114:	svcge	0x0013f47f
    b118:	ldmdavc	sl!, {r0, r1, r4, sp, lr, pc}^
    b11c:	svclt	0x00082a00
    b120:			; <UNDEFINED> instruction: 0xf1b92700
    b124:			; <UNDEFINED> instruction: 0xf47f0f00
    b128:			; <UNDEFINED> instruction: 0xe73faf16
    b12c:	mulcs	r1, fp, r8
    b130:	ldmdavc	sl!, {r9, fp, sp}
    b134:			; <UNDEFINED> instruction: 0xf04fbf08
    b138:	bcs	160dd40 <npth_sleep@plt+0x1608058>
    b13c:	svcge	0x0008f47f
    b140:	ldmdavc	r2!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
    b144:			; <UNDEFINED> instruction: 0xf89b2a00
    b148:	svclt	0x00082000
    b14c:	bcs	1614954 <npth_sleep@plt+0x160ec6c>
    b150:	mrcge	4, 7, APSR_nzcv, cr10, cr15, {3}
    b154:	ldrtcs	lr, [sl], #-2026	; 0xfffff816
    b158:	strmi	pc, [r0], #-704	; 0xfffffd40
    b15c:	stmdals	r4, {r0, r5, r9, sl, lr}
    b160:			; <UNDEFINED> instruction: 0xff52f7fe
    b164:	ldr	r4, [r2, -r4, lsl #12]
    b168:			; <UNDEFINED> instruction: 0xf7f9980c
    b16c:	stmdals	sp, {r2, r3, r8, r9, sl, fp, sp, lr, pc}
    b170:			; <UNDEFINED> instruction: 0x4604e755
    b174:	bmi	80504c <npth_sleep@plt+0x7ff364>
    b178:	orrvc	pc, ip, pc, asr #8
    b17c:	vmlal.s8	<illegal reg q12.5>, d0, d4
    b180:	ldrbtmi	r4, [sl], #-256	; 0xffffff00
    b184:	bl	15c9174 <npth_sleep@plt+0x15c348c>
    b188:	str	r4, [r0, -r4, lsl #12]
    b18c:			; <UNDEFINED> instruction: 0xf7f94638
    b190:	stmdals	ip, {r1, r3, r4, r5, r6, r7, r9, sl, fp, sp, lr, pc}
    b194:	mrc	7, 7, APSR_nzcv, cr6, cr9, {7}
    b198:	andcs	r9, r5, #180224	; 0x2c000
    b19c:			; <UNDEFINED> instruction: 0xf7f94628
    b1a0:	strtmi	lr, [r9], -r4, lsr #30
    b1a4:	mcr2	0, 3, pc, cr0, cr4, {0}	; <UNPREDICTABLE>
    b1a8:	stmdacs	r0, {r0, r2, r3, ip, pc}
    b1ac:	svcge	0x0037f47f
    b1b0:			; <UNDEFINED> instruction: 0xf7fa46b1
    b1b4:	stmdacs	r0, {r1, r2, r5, r6, r7, r8, fp, sp, lr, pc}
    b1b8:	addlt	sp, r4, #128	; 0x80
    b1bc:	strvs	pc, [r0], #68	; 0x44
    b1c0:			; <UNDEFINED> instruction: 0xf7f9e78e
    b1c4:	svclt	0x0000ef24
    b1c8:	andeq	r3, r4, r2, lsl #24
    b1cc:	muleq	r0, ip, r5
    b1d0:	andeq	r8, r2, sl, lsl #3
    b1d4:	andeq	r8, r2, r6, lsl #3
    b1d8:	muleq	r2, sl, r1
    b1dc:	andeq	r8, r2, r4, lsl #3
    b1e0:	andeq	r8, r2, lr, ror r1
    b1e4:	andeq	r8, r2, r2, ror #2
    b1e8:	muleq	r2, r6, pc	; <UNPREDICTABLE>
    b1ec:	andeq	r3, r4, lr, ror sl
    b1f0:	andeq	r7, r2, lr, ror #31
    b1f4:	andeq	r7, r2, sl, lsr #23
    b1f8:	blmi	69ca28 <npth_sleep@plt+0x696d40>
    b1fc:			; <UNDEFINED> instruction: 0x4605b530
    b200:	bmi	65ca48 <npth_sleep@plt+0x656d60>
    b204:	ldrbtmi	fp, [sl], #-131	; 0xffffff7d
    b208:	ldmpl	r3, {r0, r3, r5, r6, r9, sl, lr}^
    b20c:	movwls	r6, #6171	; 0x181b
    b210:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    b214:			; <UNDEFINED> instruction: 0xf9c6f01d
    b218:	strmi	fp, [r4], -r8, asr #3
    b21c:	strtmi	r9, [r8], -r0, lsl #20
    b220:			; <UNDEFINED> instruction: 0xf7fa4621
    b224:	bls	45a24 <npth_sleep@plt+0x3fd3c>
    b228:	strmi	r2, [r5], -r0, lsl #2
    b22c:			; <UNDEFINED> instruction: 0xf7fa4620
    b230:	strtmi	lr, [r0], -r4, asr #20
    b234:	mcr	7, 5, pc, cr6, cr9, {7}	; <UNPREDICTABLE>
    b238:	blmi	29da70 <npth_sleep@plt+0x297d88>
    b23c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    b240:	blls	652b0 <npth_sleep@plt+0x5f5c8>
    b244:	qaddle	r4, sl, sl
    b248:	andlt	r4, r3, r8, lsr #12
    b24c:			; <UNDEFINED> instruction: 0xf7fabd30
    b250:			; <UNDEFINED> instruction: 0x4605e998
    b254:	rscle	r2, pc, r0, lsl #16
    b258:	strmi	pc, [r0, #-704]	; 0xfffffd40
    b25c:			; <UNDEFINED> instruction: 0xf7f9e7ec
    b260:	svclt	0x0000eed6
    b264:	muleq	r0, ip, r5
    b268:	andeq	r3, r4, sl, lsl #16
    b26c:	ldrdeq	r3, [r4], -r4
    b270:	blmi	fe39dcac <npth_sleep@plt+0xfe397fc4>
    b274:	push	{r1, r3, r4, r5, r6, sl, lr}
    b278:			; <UNDEFINED> instruction: 0xb0914ff0
    b27c:	pkhtbmi	r5, fp, r3, asr #17
    b280:	ldmdavs	fp, {r1, r2, r9, sl, lr}
    b284:			; <UNDEFINED> instruction: 0xf04f930f
    b288:			; <UNDEFINED> instruction: 0xf7fa0300
    b28c:	movwcs	lr, #3100	; 0xc1c
    b290:	movwls	r9, #37639	; 0x9307
    b294:	bcs	253a4 <npth_sleep@plt+0x1f6bc>
    b298:	sbchi	pc, r1, r0, asr #32
    b29c:	strmi	r4, [r0], r4, lsl #19
    b2a0:	ldrbtmi	r4, [r9], #-1624	; 0xfffff9a8
    b2a4:	blx	11c7334 <npth_sleep@plt+0x11c164c>
    b2a8:	ldrbtmi	r4, [r9], #-2434	; 0xfffff67e
    b2ac:	ldrbmi	r4, [r8], -r7, lsl #12
    b2b0:	blx	1047340 <npth_sleep@plt+0x1041658>
    b2b4:	ldrbtmi	r4, [r9], #-2432	; 0xfffff680
    b2b8:	ldrbmi	r4, [r8], -r2, lsl #13
    b2bc:	andsge	pc, r0, sp, asr #17
    b2c0:	blx	e47350 <npth_sleep@plt+0xe41668>
    b2c4:	ldrbtmi	r4, [r9], #-2429	; 0xfffff683
    b2c8:	ldrbmi	r4, [r8], -r1, lsl #13
    b2cc:	blx	14735e <npth_sleep@plt+0x141676>
    b2d0:	lslslt	r4, r5, #12
    b2d4:	strmi	r7, [r2], r4, lsl #16
    b2d8:	and	fp, r6, ip, lsl r9
    b2dc:	svcmi	0x0001f81a
    b2e0:	stfcsd	f3, [r0], #-112	; 0xffffff90
    b2e4:	stccs	15, cr11, [r9], {24}
    b2e8:			; <UNDEFINED> instruction: 0x4628d1f8
    b2ec:			; <UNDEFINED> instruction: 0xf88a2200
    b2f0:			; <UNDEFINED> instruction: 0xf7fa2000
    b2f4:			; <UNDEFINED> instruction: 0xf88aecc4
    b2f8:	strmi	r4, [r5], -r0
    b2fc:			; <UNDEFINED> instruction: 0xf0002800
    b300:	ldrbmi	r8, [r8], -r9, asr #1
    b304:			; <UNDEFINED> instruction: 0xf9ecf022
    b308:			; <UNDEFINED> instruction: 0xf0037803
    b30c:	blcs	24be90 <npth_sleep@plt+0x2461a8>
    b310:	bcs	3af78 <npth_sleep@plt+0x35290>
    b314:	andle	r4, r7, r2, lsl #12
    b318:	svccc	0x0001f812
    b31c:	bicseq	pc, pc, r3
    b320:	svclt	0x00182b09
    b324:	mvnsle	r2, r0, lsl #18
    b328:	andsvc	r2, r3, r0, lsl #6
    b32c:	stccs	8, cr7, [r0], {4}
    b330:	bmi	18ff8fc <npth_sleep@plt+0x18f9c14>
    b334:	orrvs	pc, r0, #1325400064	; 0x4f000000
    b338:	ldrtmi	r4, [r0], -r2, ror #18
    b33c:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    b340:	blx	fe1c73ca <npth_sleep@plt+0xfe1c16e2>
    b344:	cmnlt	r0, r1, lsl #12
    b348:	blmi	161dccc <npth_sleep@plt+0x1617fe4>
    b34c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    b350:	blls	3e53c0 <npth_sleep@plt+0x3df6d8>
    b354:			; <UNDEFINED> instruction: 0xf040405a
    b358:			; <UNDEFINED> instruction: 0x4608809b
    b35c:	pop	{r0, r4, ip, sp, pc}
    b360:	ldmdbmi	sl, {r4, r5, r6, r7, r8, r9, sl, fp, pc}^
    b364:	addvs	pc, r0, #1325400064	; 0x4f000000
    b368:	andls	sl, r0, #8, 22	; 0x2000
    b36c:	bge	1dc558 <npth_sleep@plt+0x1d6870>
    b370:			; <UNDEFINED> instruction: 0xf7f94630
    b374:	strmi	lr, [r1], -sl, ror #29
    b378:	mvnle	r2, r0, lsl #16
    b37c:	bleq	b477b8 <npth_sleep@plt+0xb41ad0>
    b380:	tstvc	r0, pc, asr #8	; <UNPREDICTABLE>
    b384:			; <UNDEFINED> instruction: 0xf01d4658
    b388:	blx	fee094c4 <npth_sleep@plt+0xfee037dc>
    b38c:	ldmdbeq	fp, {r0, r1, r2, r7, r8, r9, ip, sp, lr, pc}^
    b390:	svceq	0x0000f1b9
    b394:	movwcs	fp, #3848	; 0xf08
    b398:	cmple	pc, r0, lsl #22
    b39c:	teqlt	r5, r9, lsl #22
    b3a0:	strtmi	r2, [r9], -r5, lsl #4
    b3a4:			; <UNDEFINED> instruction: 0xf0074640
    b3a8:			; <UNDEFINED> instruction: 0x4603fddb
    b3ac:	bls	12f3d8 <npth_sleep@plt+0x1296f0>
    b3b0:	stmib	sp, {r6, r9, sl, lr}^
    b3b4:	strtmi	r7, [r1], -r0, lsl #6
    b3b8:	andlt	pc, ip, sp, asr #17
    b3bc:	ldmib	sp, {r1, r9, ip, pc}^
    b3c0:			; <UNDEFINED> instruction: 0xf00b2307
    b3c4:	strmi	pc, [r7], -r9, lsr #17
    b3c8:	ldrdhi	pc, [r4], -sp	; <UNPREDICTABLE>
    b3cc:	svceq	0x0000f1b8
    b3d0:	strbmi	sp, [r0], -r9
    b3d4:	ldm	ip, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    b3d8:	strbmi	r4, [r0], -r1, lsl #12
    b3dc:	blx	6c7446 <npth_sleep@plt+0x6c175e>
    b3e0:			; <UNDEFINED> instruction: 0xf7f99809
    b3e4:	stmdals	r7, {r4, r6, r7, r8, sl, fp, sp, lr, pc}
    b3e8:	stcl	7, cr15, [ip, #996]	; 0x3e4
    b3ec:			; <UNDEFINED> instruction: 0x4659b9ff
    b3f0:			; <UNDEFINED> instruction: 0xf7ff4630
    b3f4:	strmi	pc, [r1], -r1, lsl #30
    b3f8:	tstls	r4, r0, lsr #12
    b3fc:	stcl	7, cr15, [r2, #996]	; 0x3e4
    b400:			; <UNDEFINED> instruction: 0xf7f94628
    b404:	stmdbls	r4, {r6, r7, r8, sl, fp, sp, lr, pc}
    b408:	addsle	r2, sp, r0, lsl #18
    b40c:			; <UNDEFINED> instruction: 0xf7fe4630
    b410:			; <UNDEFINED> instruction: 0x4601fdfb
    b414:			; <UNDEFINED> instruction: 0xf7fae798
    b418:			; <UNDEFINED> instruction: 0x4604ec32
    b41c:	ldrtmi	lr, [r0], -r9, lsl #15
    b420:	vsra.s64	q9, <illegal reg q13.5>, #64
    b424:			; <UNDEFINED> instruction: 0xf7fe4100
    b428:	strmi	pc, [r1], -pc, ror #27
    b42c:	ldrtmi	lr, [r9], -ip, lsl #15
    b430:	tstls	r4, r8, asr r6
    b434:	ldc2l	7, cr15, [lr, #-1016]	; 0xfffffc08
    b438:	ldrb	r9, [sp, r4, lsl #18]
    b43c:			; <UNDEFINED> instruction: 0xf7f94630
    b440:	stmdbmi	r3!, {r1, r4, r5, r6, r9, sl, fp, sp, lr, pc}
    b444:			; <UNDEFINED> instruction: 0xf44fab0a
    b448:	ldrbtmi	r7, [r9], #-640	; 0xfffffd80
    b44c:	ldrtmi	r9, [r0], -r0, lsl #4
    b450:			; <UNDEFINED> instruction: 0xf7f9aa09
    b454:			; <UNDEFINED> instruction: 0x4607ee7a
    b458:	smladxls	r5, r0, r6, r4
    b45c:	mcr	7, 4, pc, cr12, cr9, {7}	; <UNPREDICTABLE>
    b460:	ldmdblt	r7, {r0, r2, r8, fp, ip, pc}^
    b464:	ldmdavc	sl, {r0, r3, r8, r9, fp, ip, pc}
    b468:	lslle	r2, r0, #20
    b46c:			; <UNDEFINED> instruction: 0xf7f94618
    b470:	ldrtmi	lr, [fp], -sl, lsl #27
    b474:	strcs	r9, [r1, -r9, lsl #14]
    b478:			; <UNDEFINED> instruction: 0xf8dde799
    b47c:			; <UNDEFINED> instruction: 0xf1b88024
    b480:			; <UNDEFINED> instruction: 0xd1a60f00
    b484:	tstls	r4, r7, lsl #16
    b488:	ldcl	7, cr15, [ip, #-996]!	; 0xfffffc1c
    b48c:	strb	r9, [pc, r4, lsl #18]
    b490:	ldc	7, cr15, [ip, #996]!	; 0x3e4
    b494:	ldmda	r4!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b498:	vaddw.s8	<illegal reg q13.5>, q0, d8
    b49c:			; <UNDEFINED> instruction: 0xf10d4000
    b4a0:	strmi	r0, [r7], -ip, lsr #22
    b4a4:	str	r2, [pc, r0, lsl #8]
    b4a8:	muleq	r4, ip, r7
    b4ac:	muleq	r0, ip, r5
    b4b0:	andeq	r7, r2, r2, lsl #27
    b4b4:	andeq	r7, r2, sl, lsl #27
    b4b8:	andeq	r7, r2, sl, lsl #27
    b4bc:	andeq	r7, r2, sl, lsl #27
    b4c0:	muleq	r3, r4, r1
    b4c4:	andeq	r7, r2, r2, lsr #26
    b4c8:	andeq	r3, r4, r4, asr #13
    b4cc:	andeq	r7, r2, r4, lsl #26
    b4d0:	andeq	r7, r2, r2, lsr ip
    b4d4:	blmi	f1ddc8 <npth_sleep@plt+0xf180e0>
    b4d8:	push	{r1, r3, r4, r5, r6, sl, lr}
    b4dc:	strdlt	r4, [sl], r0
    b4e0:			; <UNDEFINED> instruction: 0x460658d3
    b4e4:	movwls	r6, #38939	; 0x981b
    b4e8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    b4ec:	b	ffac94dc <npth_sleep@plt+0xffac37f4>
    b4f0:	vst1.8	{d20-d21}, [pc :256], r6
    b4f4:	ldmdbmi	r6!, {r7, r8, r9, ip, lr}
    b4f8:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    b4fc:	ldrtmi	r4, [r0], -r7, lsl #12
    b500:	blx	fe9c7588 <npth_sleep@plt+0xfe9c18a0>
    b504:	cmplt	r8, r4, lsl #12
    b508:	blmi	bdddd8 <npth_sleep@plt+0xbd80f0>
    b50c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    b510:	blls	265580 <npth_sleep@plt+0x25f898>
    b514:	cmple	r2, sl, asr r0
    b518:	andlt	r4, sl, r0, lsr #12
    b51c:	ldrhhi	lr, [r0, #141]!	; 0x8d
    b520:	vst2.8	{d20,d22}, [pc :128]!
    b524:	blge	dff2c <npth_sleep@plt+0xda244>
    b528:	ldrbtmi	r9, [r9], #-512	; 0xfffffe00
    b52c:	ldrtmi	sl, [r0], -r2, lsl #20
    b530:	mcr	7, 0, pc, cr10, cr9, {7}	; <UNPREDICTABLE>
    b534:	stmdacs	r0, {r2, r9, sl, lr}
    b538:			; <UNDEFINED> instruction: 0xf10dd1e6
    b53c:	vst2.8	{d16-d17}, [pc :64], r4
    b540:	stfges	f7, [r4, #-0]
    b544:			; <UNDEFINED> instruction: 0xf01c4640
    b548:	ldmvs	r9!, {r0, r2, r3, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    b54c:	movwcs	lr, #10717	; 0x29dd
    b550:	stmvs	r9, {r3, r4, r5, r9, sl, lr}
    b554:			; <UNDEFINED> instruction: 0xf8cd9501
    b558:			; <UNDEFINED> instruction: 0xf00a8000
    b55c:	strmi	pc, [r5], -fp, ror #19
    b560:			; <UNDEFINED> instruction: 0xf7f99802
    b564:	ldmiblt	r5, {r4, r8, sl, fp, sp, lr, pc}^
    b568:	mrrcne	11, 0, r9, sl, cr4
    b56c:	bmi	6ff594 <npth_sleep@plt+0x6f98ac>
    b570:	ldmdbmi	fp, {r4, r5, r9, sl, lr}
    b574:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    b578:	blx	1ac7600 <npth_sleep@plt+0x1ac1918>
    b57c:	stmdblt	r0!, {r2, r9, sl, lr}
    b580:	ldrtmi	r4, [r0], -r1, asr #12
    b584:	mrc2	7, 1, pc, cr8, cr15, {7}
    b588:	ldmvs	fp!, {r2, r9, sl, lr}
    b58c:			; <UNDEFINED> instruction: 0xf7f96898
    b590:	ldmvs	fp!, {r1, r3, r4, r5, r6, r7, sl, fp, sp, lr, pc}
    b594:	addsvs	r2, sl, r0, lsl #4
    b598:	adcsle	r2, r5, r0, lsl #24
    b59c:	strbmi	lr, [r0], -r9
    b5a0:	stc2	7, cr15, [r8], #1016	; 0x3f8
    b5a4:	ldmvs	r8, {r0, r1, r3, r4, r5, r7, fp, sp, lr}
    b5a8:	stcl	7, cr15, [ip], #996	; 0x3e4
    b5ac:			; <UNDEFINED> instruction: 0x609c68bb
    b5b0:	strtmi	r4, [r1], -ip, lsr #12
    b5b4:			; <UNDEFINED> instruction: 0xf7fe4630
    b5b8:	strmi	pc, [r4], -r7, lsr #26
    b5bc:			; <UNDEFINED> instruction: 0xf7f9e7a4
    b5c0:	svclt	0x0000ed26
    b5c4:	andeq	r3, r4, r8, lsr r5
    b5c8:	muleq	r0, ip, r5
    b5cc:	ldrdeq	pc, [r2], -r8
    b5d0:	andeq	r7, r2, r6, ror #22
    b5d4:	andeq	r3, r4, r4, lsl #10
    b5d8:	andeq	r7, r2, lr, asr fp
    b5dc:	ldrdeq	r7, [r2], -ip
    b5e0:	andeq	r7, r2, lr, lsl fp
    b5e4:	blmi	101dee8 <npth_sleep@plt+0x1018200>
    b5e8:	push	{r1, r3, r4, r5, r6, sl, lr}
    b5ec:	strdlt	r4, [r8], r0
    b5f0:			; <UNDEFINED> instruction: 0x460c58d3
    b5f4:	ldmdavs	fp, {r1, r2, r9, sl, lr}
    b5f8:			; <UNDEFINED> instruction: 0xf04f9307
    b5fc:			; <UNDEFINED> instruction: 0xf7fa0300
    b600:	strmi	lr, [r5], -r2, ror #20
    b604:			; <UNDEFINED> instruction: 0xf0224620
    b608:	ldcmi	8, cr15, [r8], #-428	; 0xfffffe54
    b60c:	stmdavc	r3, {r2, r3, r4, r5, r6, sl, lr}
    b610:	sbcseq	pc, pc, #3
    b614:	svclt	0x00182b09
    b618:	strmi	r2, [r2], -r0, lsl #20
    b61c:			; <UNDEFINED> instruction: 0xf812d007
    b620:			; <UNDEFINED> instruction: 0xf0033f01
    b624:	blcs	24bda8 <npth_sleep@plt+0x2460c0>
    b628:	stmdbcs	r0, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
    b62c:	movwcs	sp, #503	; 0x1f7
    b630:	stmdavc	r7, {r0, r1, r4, ip, sp, lr}
    b634:	cmple	lr, r0, lsl #30
    b638:	stmiapl	r3!, {r0, r2, r3, r5, r8, r9, fp, lr}^
    b63c:	blcs	273b0 <npth_sleep@plt+0x216c8>
    b640:	stmiavs	fp!, {r0, r1, r2, r6, r8, ip, lr, pc}
    b644:			; <UNDEFINED> instruction: 0xf013791b
    b648:	svclt	0x000c0f01
    b64c:	strcs	r2, [r2], #-1024	; 0xfffffc00
    b650:	stmdaeq	ip, {r0, r2, r3, r8, ip, sp, lr, pc}
    b654:	tstvc	r0, pc, asr #8	; <UNPREDICTABLE>
    b658:			; <UNDEFINED> instruction: 0xf01c4640
    b65c:	stmiavs	sl!, {r0, r1, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    b660:	ldrtmi	r4, [r9], -r3, asr #12
    b664:	ldmvs	r2, {r3, r5, r9, sl, lr}
    b668:			; <UNDEFINED> instruction: 0xf00a9400
    b66c:	strmi	pc, [r4], -pc, ror #17
    b670:	strbmi	fp, [r0], -r8, ror #3
    b674:	ldc2	7, cr15, [lr], #-1016	; 0xfffffc08
    b678:			; <UNDEFINED> instruction: 0xf7f94638
    b67c:	stmiavs	fp!, {r2, r7, sl, fp, sp, lr, pc}
    b680:			; <UNDEFINED> instruction: 0xf7f96898
    b684:	stmiavs	fp!, {r7, sl, fp, sp, lr, pc}
    b688:	addsvs	r2, sl, r0, lsl #4
    b68c:	ldrtmi	r4, [r0], -r1, lsr #12
    b690:	ldc2	7, cr15, [sl], #1016	; 0x3f8
    b694:	bmi	5dceac <npth_sleep@plt+0x5d71c4>
    b698:	ldrbtmi	r4, [sl], #-2835	; 0xfffff4ed
    b69c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    b6a0:	subsmi	r9, sl, r7, lsl #22
    b6a4:			; <UNDEFINED> instruction: 0x4620d11b
    b6a8:	pop	{r3, ip, sp, pc}
    b6ac:			; <UNDEFINED> instruction: 0x464181f0
    b6b0:			; <UNDEFINED> instruction: 0xf7ff4630
    b6b4:	strmi	pc, [r4], -r1, lsr #27
    b6b8:			; <UNDEFINED> instruction: 0xf7f94638
    b6bc:	stmiavs	fp!, {r2, r5, r6, sl, fp, sp, lr, pc}
    b6c0:			; <UNDEFINED> instruction: 0xf7f96898
    b6c4:	stmiavs	fp!, {r5, r6, sl, fp, sp, lr, pc}
    b6c8:	addsvs	r2, sl, r0, lsl #4
    b6cc:	rscle	r2, r2, r0, lsl #24
    b6d0:	strcs	lr, [r0], #-2012	; 0xfffff824
    b6d4:			; <UNDEFINED> instruction: 0xf7fae7bc
    b6d8:			; <UNDEFINED> instruction: 0x4607ead2
    b6dc:			; <UNDEFINED> instruction: 0xf7f9e7ac
    b6e0:	svclt	0x0000ec96
    b6e4:	andeq	r3, r4, r8, lsr #8
    b6e8:	muleq	r0, ip, r5
    b6ec:	andeq	r3, r4, r4, lsl #8
    b6f0:	andeq	r0, r0, r4, ror #11
    b6f4:	andeq	r3, r4, r6, ror r3
    b6f8:	mcrne	4, 2, fp, cr12, cr0, {7}
    b6fc:	streq	pc, [r1, -r1, asr #3]
    b700:			; <UNDEFINED> instruction: 0x0c04eb07
    b704:	svccc	0x0001f814
    b708:	bicseq	pc, pc, r3
    b70c:	ldrteq	pc, [r0], -r3, lsr #3	; <UNPREDICTABLE>
    b710:	strbeq	pc, [r1, #-417]	; 0xfffffe5f	; <UNPREDICTABLE>
    b714:	svclt	0x00882d05
    b718:	ldmible	r1!, {r0, r3, r9, sl, fp, sp}^
    b71c:	svclt	0x00182b09
    b720:	tstle	r0, r0, lsl #18
    b724:	movweq	pc, #4124	; 0x101c	; <UNPREDICTABLE>
    b728:	ldrmi	sp, [r8], -r4, lsl #2
    b72c:	andgt	pc, r0, r2, asr #17
    b730:			; <UNDEFINED> instruction: 0x4770bcf0
    b734:	vst1.8	{d20-d21}, [pc], r8
    b738:	ldflte	f7, [r0], #560	; 0x230
    b73c:	vmvn.i32	q10, #655360	; 0x000a0000
    b740:			; <UNDEFINED> instruction: 0xf7fa4100
    b744:	bmi	179920 <npth_sleep@plt+0x173c38>
    b748:	orrvc	pc, ip, pc, asr #8
    b74c:	ldrbtmi	fp, [sl], #-3312	; 0xfffff310
    b750:	smlabtmi	r0, r0, r2, pc	; <UNPREDICTABLE>
    b754:	stmdalt	ip!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b758:	andeq	r7, r2, r4, ror r9
    b75c:	andeq	r7, r2, lr, asr #18
    b760:	blmi	fea5e208 <npth_sleep@plt+0xfea58520>
    b764:	push	{r1, r3, r4, r5, r6, sl, lr}
    b768:	strdlt	r4, [r4], r0
    b76c:			; <UNDEFINED> instruction: 0x460d58d3
    b770:	ldmdavs	fp, {r0, r1, r2, r9, sl, lr}
    b774:			; <UNDEFINED> instruction: 0xf04f9303
    b778:			; <UNDEFINED> instruction: 0xf7fa0300
    b77c:	stmibmi	r3!, {r2, r5, r7, r8, fp, sp, lr, pc}
    b780:			; <UNDEFINED> instruction: 0x46044479
    b784:			; <UNDEFINED> instruction: 0xf0224628
    b788:	stmdacs	r0, {r0, r1, r2, r6, fp, ip, sp, lr, pc}
    b78c:	stmibmi	r0!, {r2, r4, r5, ip, lr, pc}
    b790:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    b794:			; <UNDEFINED> instruction: 0xffcef021
    b798:	strtmi	fp, [r8], -r0, lsl #6
    b79c:			; <UNDEFINED> instruction: 0xffa0f021
    b7a0:	strmi	r2, [r6], -r2, lsl #2
    b7a4:			; <UNDEFINED> instruction: 0x3070f894
    b7a8:	adcvs	sl, r1, #4096	; 0x1000
    b7ac:	vmin.u32	d20, d15, d24
    b7b0:	ldrtmi	r0, [r1], -r0, lsl #6
    b7b4:	rsbscc	pc, r0, r4, lsl #17
    b7b8:	movwls	r2, #4864	; 0x1300
    b7bc:			; <UNDEFINED> instruction: 0xff9cf7ff
    b7c0:	subsle	r2, r7, r0, lsl #16
    b7c4:	blmi	fe41e218 <npth_sleep@plt+0xfe418530>
    b7c8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    b7cc:	blls	e583c <npth_sleep@plt+0xdfb54>
    b7d0:			; <UNDEFINED> instruction: 0xf040405a
    b7d4:	andlt	r8, r4, sl, ror #1
    b7d8:	ldrhhi	lr, [r0, #141]!	; 0x8d
    b7dc:	strtmi	r4, [r8], -lr, lsl #19
    b7e0:			; <UNDEFINED> instruction: 0xf0214479
    b7e4:	stmdacs	r0, {r0, r1, r2, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    b7e8:	addhi	pc, lr, r0
    b7ec:			; <UNDEFINED> instruction: 0xf0214628
    b7f0:	tstcs	fp, r7, ror pc	; <UNPREDICTABLE>
    b7f4:	ldrb	r4, [r5, r6, lsl #12]
    b7f8:			; <UNDEFINED> instruction: 0xf0214628
    b7fc:	stmdbge	r2, {r0, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    b800:			; <UNDEFINED> instruction: 0xf7f9220a
    b804:	mcrls	14, 0, lr, cr2, cr10, {3}
    b808:	blcs	8298dc <npth_sleep@plt+0x823bf4>
    b80c:	blcs	27b474 <npth_sleep@plt+0x27578c>
    b810:	tstle	r5, r5, lsl #12
    b814:	svccc	0x0001f816
    b818:	svclt	0x00182b09
    b81c:	rscsle	r2, r9, r0, lsr #22
    b820:	rsble	r2, r9, r0, lsl #26
    b824:	mrscs	r2, (UNDEF: 56)
    b828:			; <UNDEFINED> instruction: 0x4628461a
    b82c:	mrc	7, 5, APSR_nzcv, cr4, cr9, {7}
    b830:	stmdacs	r0, {r0, r1, r9, sl, lr}
    b834:			; <UNDEFINED> instruction: 0xf894d160
    b838:	bge	4ba00 <npth_sleep@plt+0x45d18>
    b83c:	adcvs	r4, r5, #51380224	; 0x3100000
    b840:	andeq	pc, r0, r3, ror #6
    b844:	rsbseq	pc, r0, r4, lsl #17
    b848:	movwls	r4, #5688	; 0x1638
    b84c:			; <UNDEFINED> instruction: 0xff54f7ff
    b850:			; <UNDEFINED> instruction: 0xd1b72800
    b854:	vqdmulh.s<illegal width 8>	d25, d0, d1
    b858:	addsmi	r4, r5, #268435456	; 0x10000000
    b85c:	cmpeq	r3, #323584	; 0x4f000
    b860:	tstle	sl, r1, lsl #6
    b864:	tstle	r8, r4, lsr #22
    b868:			; <UNDEFINED> instruction: 0xf10466e3
    b86c:	movwcs	r0, #1324	; 0x52c
    b870:	ands	r9, sl, r1, lsl #6
    b874:	ldmdaeq	fp, {r0, r8, r9, fp, ip, pc}^
    b878:			; <UNDEFINED> instruction: 0xf0239301
    b87c:			; <UNDEFINED> instruction: 0xf023020c
    b880:	bcs	40bcc8 <npth_sleep@plt+0x405fe0>
    b884:	stmdbcs	r0!, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
    b888:	andcs	fp, r1, #20, 30	; 0x50
    b88c:	blcs	1014094 <npth_sleep@plt+0x100e3ac>
    b890:	andcs	fp, r0, #12, 30	; 0x30
    b894:	andeq	pc, r1, #2
    b898:	cmple	r7, r0, lsl #20
    b89c:	ldmdale	pc!, {r6, r8, r9, fp, sp}	; <UNPREDICTABLE>
    b8a0:	streq	pc, [ip, #-260]!	; 0xfffffefc
    b8a4:	andls	r6, r1, #238026752	; 0xe300000
    b8a8:	ldcne	3, cr11, [r0], #140	; 0x8c
    b8ac:			; <UNDEFINED> instruction: 0xf8102100
    b8b0:	blcs	e5a8c0 <npth_sleep@plt+0xe54bd8>
    b8b4:			; <UNDEFINED> instruction: 0x011bbf9c
    b8b8:	mvnseq	pc, #3
    b8bc:	blcs	11c1cd8 <npth_sleep@plt+0x11bbff0>
    b8c0:	blcc	dfb718 <npth_sleep@plt+0xdf5a30>
    b8c4:	tsteq	fp, r7, asr fp
    b8c8:			; <UNDEFINED> instruction: 0xf810b2db
    b8cc:	bcs	e568d8 <npth_sleep@plt+0xe50bf0>
    b8d0:	bcc	c3b748 <npth_sleep@plt+0xc35a60>
    b8d4:	stmdble	r4, {r1, r4, r6, r7, r9, ip, sp, pc}
    b8d8:	svclt	0x00942a46
    b8dc:	bcc	15da1c0 <npth_sleep@plt+0x15d44d8>
    b8e0:	ldrmi	fp, [r3], #-722	; 0xfffffd2e
    b8e4:	stmdbls	r1, {r0, r1, r3, r5, r6, sl, ip, lr}
    b8e8:	cdpvs	0, 14, cr3, cr3, cr2, {0}
    b8ec:	tstls	r1, r1, lsl #2
    b8f0:	bicsle	r4, ip, #-1879048183	; 0x90000009
    b8f4:	strb	r2, [r5, -r0]!
    b8f8:	cmpcs	r4, r8, lsr r6
    b8fc:	vsubl.s8	q9, d0, d0
    b900:			; <UNDEFINED> instruction: 0xf7f94100
    b904:			; <UNDEFINED> instruction: 0xe75def98
    b908:	strtmi	r4, [r8], -r4, asr #18
    b90c:			; <UNDEFINED> instruction: 0xf0214479
    b910:	cmnlt	r8, r1, lsl pc	; <UNPREDICTABLE>
    b914:			; <UNDEFINED> instruction: 0xf0214628
    b918:	smlattcs	r8, r3, lr, pc	; <UNPREDICTABLE>
    b91c:	strb	r4, [r1, -r6, lsl #12]
    b920:			; <UNDEFINED> instruction: 0x46384a3f
    b924:	orrvc	pc, ip, pc, asr #8
    b928:	smlabtmi	r0, r0, r2, pc	; <UNPREDICTABLE>
    b92c:			; <UNDEFINED> instruction: 0xf7f9447a
    b930:	strb	lr, [r7, -r2, lsl #31]
    b934:			; <UNDEFINED> instruction: 0x4628493b
    b938:			; <UNDEFINED> instruction: 0xf0214479
    b93c:	ldrshlt	pc, [r8, #-235]!	; 0xffffff15	; <UNPREDICTABLE>
    b940:			; <UNDEFINED> instruction: 0xf0214628
    b944:	smlabtcs	r9, sp, lr, pc	; <UNPREDICTABLE>
    b948:	str	r4, [fp, -r6, lsl #12]!
    b94c:			; <UNDEFINED> instruction: 0x46384a36
    b950:	orrvc	pc, ip, pc, asr #8
    b954:	smlabtmi	r0, r0, r2, pc	; <UNPREDICTABLE>
    b958:			; <UNDEFINED> instruction: 0xf7f9447a
    b95c:	ldr	lr, [r1, -ip, ror #30]!
    b960:			; <UNDEFINED> instruction: 0x46284932
    b964:			; <UNDEFINED> instruction: 0xf0214479
    b968:	msrlt	R8_fiq, r5
    b96c:			; <UNDEFINED> instruction: 0xf0214628
    b970:			; <UNDEFINED> instruction: 0x210afeb7
    b974:	ldr	r4, [r5, -r6, lsl #12]
    b978:	strtmi	r4, [r8], -sp, lsr #18
    b97c:			; <UNDEFINED> instruction: 0xf0214479
    b980:	ldrdlt	pc, [r8, -r9]!
    b984:			; <UNDEFINED> instruction: 0xf0214628
    b988:	smlatbcs	r3, fp, lr, pc	; <UNPREDICTABLE>
    b98c:	str	r4, [r9, -r6, lsl #12]
    b990:	strtmi	r4, [r8], -r8, lsr #18
    b994:			; <UNDEFINED> instruction: 0xf0214479
    b998:	strmi	pc, [r0], sp, asr #29
    b99c:			; <UNDEFINED> instruction: 0x4628b138
    b9a0:	cdp2	0, 9, cr15, cr14, cr1, {1}
    b9a4:	strmi	r2, [r6], -r1, lsl #2
    b9a8:			; <UNDEFINED> instruction: 0xf7f9e6fc
    b9ac:	stmdbmi	r2!, {r4, r5, r8, r9, fp, sp, lr, pc}
    b9b0:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    b9b4:	cdp2	0, 11, cr15, cr14, cr1, {1}
    b9b8:			; <UNDEFINED> instruction: 0x4628b1d0
    b9bc:	cdp2	0, 9, cr15, cr0, cr1, {1}
    b9c0:			; <UNDEFINED> instruction: 0x3070f894
    b9c4:	andmi	pc, r1, #64, 4
    b9c8:	vhsub.u32	d22, d24, d18
    b9cc:	bge	4c5d4 <npth_sleep@plt+0x468ec>
    b9d0:	rsbscc	pc, r0, r4, lsl #17
    b9d4:	andhi	pc, r4, sp, asr #17
    b9d8:	strmi	r4, [r1], -r6, lsl #12
    b9dc:			; <UNDEFINED> instruction: 0xf7ff4638
    b9e0:	stmdacs	r0, {r0, r1, r3, r7, r9, sl, fp, ip, sp, lr, pc}
    b9e4:	mcrge	4, 7, pc, cr14, cr15, {3}	; <UNPREDICTABLE>
    b9e8:	ldmdaeq	fp, {r0, r8, r9, fp, ip, pc}^
    b9ec:	ldr	r9, [r9, -r1, lsl #6]!
    b9f0:			; <UNDEFINED> instruction: 0x46384a12
    b9f4:	orrvc	pc, ip, pc, asr #8
    b9f8:	smlabtmi	r0, r0, r2, pc	; <UNPREDICTABLE>
    b9fc:			; <UNDEFINED> instruction: 0xf7f9447a
    ba00:			; <UNDEFINED> instruction: 0xe6dfef1a
    ba04:	andeq	r3, r4, ip, lsr #5
    ba08:	muleq	r0, ip, r5
    ba0c:	andeq	r7, r2, r8, asr #18
    ba10:	andeq	r7, r2, lr, lsr r9
    ba14:	andeq	r3, r4, r8, asr #4
    ba18:	strdeq	r7, [r2], -ip
    ba1c:	andeq	r7, r2, r0, ror #15
    ba20:	andeq	r7, r2, r4, asr r8
    ba24:	andeq	r7, r2, r4, asr #15
    ba28:	andeq	r7, r2, ip, lsl #16
    ba2c:	andeq	r7, r2, r8, lsr #15
    ba30:	andeq	r7, r2, r0, lsr #15
    ba34:	muleq	r2, r8, r7
    ba38:	andeq	r7, r2, r6, lsl #15
    ba3c:	andeq	r7, r2, r0, asr r7
    ba40:	blmi	1e1e424 <npth_sleep@plt+0x1e1873c>
    ba44:	push	{r1, r3, r4, r5, r6, sl, lr}
    ba48:	strdlt	r4, [r7], r0
    ba4c:			; <UNDEFINED> instruction: 0x460c58d3
    ba50:	ldmdavs	fp, {r1, r2, r9, sl, lr}
    ba54:			; <UNDEFINED> instruction: 0xf04f9305
    ba58:			; <UNDEFINED> instruction: 0xf7fa0300
    ba5c:	blmi	1cc5b34 <npth_sleep@plt+0x1cbfe4c>
    ba60:	mrsls	r2, (UNDEF: 19)
    ba64:	stmdavs	r2, {r0, r1, r3, r4, r5, r6, sl, lr}^
    ba68:			; <UNDEFINED> instruction: 0xf0402a00
    ba6c:	bmi	1bebc88 <npth_sleep@plt+0x1be5fa0>
    ba70:	svcvs	0x00db589b
    ba74:	rsbsle	r2, r6, r0, lsl #22
    ba78:	strmi	r4, [r5], -sp, ror #18
    ba7c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    ba80:	cdp2	0, 5, cr15, cr8, cr1, {1}
    ba84:	strtmi	r4, [r0], -r0, lsl #13
    ba88:	cdp2	0, 2, cr15, cr10, cr1, {1}
    ba8c:	strmi	r7, [r7], -r3, lsl #16
    ba90:	stmdblt	fp!, {r0, r9, sl, lr}
    ba94:	vaddl.s8	q9, d16, d0
    ba98:	subs	r4, r9, r0
    ba9c:	rscsle	r2, r9, r0, lsl #22
    baa0:	svclt	0x00182b20
    baa4:	strmi	r2, [r8], -r9, lsl #22
    baa8:			; <UNDEFINED> instruction: 0xf101784b
    baac:	svclt	0x00140101
    bab0:	andcs	r2, r0, #268435456	; 0x10000000
    bab4:	mvnsle	r2, r0, lsl #20
    bab8:	stmdblt	r3!, {r1, ip, sp, lr}
    babc:			; <UNDEFINED> instruction: 0xf811e045
    bac0:	blcs	1b6cc <npth_sleep@plt+0x159e4>
    bac4:	blcs	27fbd0 <npth_sleep@plt+0x279ee8>
    bac8:	blcs	83b730 <npth_sleep@plt+0x835a48>
    bacc:	blcs	b7feb0 <npth_sleep@plt+0xb7a1c8>
    bad0:	stmdavc	fp, {r0, r1, r3, r4, r5, r8, ip, lr, pc}^
    bad4:	teqle	r8, r1, lsr fp
    bad8:	stcne	8, cr7, [ip], {139}	; 0x8b
    badc:	svclt	0x00182b20
    bae0:	tstle	r5, r9, lsl #22
    bae4:	svccc	0x0001f814
    bae8:	svclt	0x00182b09
    baec:	rscsle	r2, r9, r0, lsr #22
    baf0:	ldmdbeq	r0, {r0, r2, r3, r8, ip, sp, lr, pc}
    baf4:	ldrtmi	r4, [r0], -r1, lsr #12
    baf8:	strbmi	r2, [sl], -r0, lsl #6
    bafc:			; <UNDEFINED> instruction: 0xf7ff9304
    bb00:	bllt	a4b2f4 <npth_sleep@plt+0xa4560c>
    bb04:	strbtpl	r9, [r0], #2820	; 0xb04
    bb08:	blcs	29b9c <npth_sleep@plt+0x23eb4>
    bb0c:			; <UNDEFINED> instruction: 0xf1b8d03b
    bb10:	cmnle	ip, r0, lsl #30
    bb14:	strls	r4, [r3], #-1568	; 0xfffff9e0
    bb18:	ldcl	7, cr15, [sl], #996	; 0x3e4
    bb1c:	strtmi	r4, [r1], -r3, asr #12
    bb20:	strtmi	r1, [r0], -r2, asr #24
    bb24:	ldc2l	0, cr15, [r4, #-108]	; 0xffffff94
    bb28:	rsble	r2, sl, r0, lsl #16
    bb2c:	rscscc	pc, pc, #79	; 0x4f
    bb30:	andls	r9, r0, #3072	; 0xc00
    bb34:			; <UNDEFINED> instruction: 0x46284639
    bb38:			; <UNDEFINED> instruction: 0xf0072201
    bb3c:	teqlt	r8, sp, lsl #18	; <UNPREDICTABLE>
    bb40:	ldrtmi	r4, [r0], -r1, lsl #12
    bb44:	blx	1849b44 <npth_sleep@plt+0x1843e5c>
    bb48:	subcs	lr, r5, r2
    bb4c:	andmi	pc, r0, r0, asr #5
    bb50:	blmi	d1e438 <npth_sleep@plt+0xd18750>
    bb54:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    bb58:	blls	165bc8 <npth_sleep@plt+0x15fee0>
    bb5c:	cmple	ip, sl, asr r0
    bb60:	pop	{r0, r1, r2, ip, sp, pc}
    bb64:	bmi	d2cb2c <npth_sleep@plt+0xd26e44>
    bb68:	teqcs	ip, r0, lsr r6
    bb6c:	smlabtmi	r0, r0, r2, pc	; <UNPREDICTABLE>
    bb70:			; <UNDEFINED> instruction: 0xf7f9447a
    bb74:	strb	lr, [fp, r0, ror #28]!
    bb78:	mvnscs	r4, r0, lsr r6
    bb7c:	smlabtmi	r0, r0, r2, pc	; <UNPREDICTABLE>
    bb80:	blx	10c9b80 <npth_sleep@plt+0x10c3e98>
    bb84:			; <UNDEFINED> instruction: 0xf1b8e7e4
    bb88:	eorle	r0, r5, r0, lsl #30
    bb8c:	vst1.8	{d20-d21}, [pc :128], fp
    bb90:	stmdbmi	fp!, {r4, r5, r6, r7, r8, r9, ip, sp, lr}
    bb94:	ldrbtmi	r4, [sl], #-1584	; 0xfffff9d0
    bb98:			; <UNDEFINED> instruction: 0xf01f4479
    bb9c:	stmdacs	r0, {r0, r3, r4, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    bba0:	vst4.<illegal width 64>	{d29,d31,d33,d35}, [pc], lr
    bba4:	strdls	r7, [r0, -r0]
    bba8:	bge	de048 <npth_sleep@plt+0xd8360>
    bbac:	ldrtmi	r4, [r0], -fp, asr #12
    bbb0:			; <UNDEFINED> instruction: 0xf7f94479
    bbb4:	stmdacs	r0, {r1, r3, r6, r7, r9, fp, sp, lr, pc}
    bbb8:	blls	1002c8 <npth_sleep@plt+0xfa5e0>
    bbbc:			; <UNDEFINED> instruction: 0xf04f4639
    bbc0:			; <UNDEFINED> instruction: 0x462832ff
    bbc4:	andcs	r9, r1, #0, 4
    bbc8:			; <UNDEFINED> instruction: 0xf8c6f007
    bbcc:	stmdals	r3, {r2, r9, sl, lr}
    bbd0:	ldmib	r8, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    bbd4:	ldr	r4, [r2, r0, lsr #12]!
    bbd8:	cmpcs	r5, fp, lsl sl
    bbdc:	vmvn.i32	d20, #0	; 0x00000000
    bbe0:	ldrbtmi	r4, [sl], #-256	; 0xffffff00
    bbe4:	mcr	7, 1, pc, cr6, cr9, {7}	; <UNPREDICTABLE>
    bbe8:			; <UNDEFINED> instruction: 0xd1a92800
    bbec:	bmi	605a6c <npth_sleep@plt+0x5ffd84>
    bbf0:	orrvc	pc, ip, pc, asr #8
    bbf4:	vmvn.i32	d20, #0	; 0x00000000
    bbf8:	ldrbtmi	r4, [sl], #-256	; 0xffffff00
    bbfc:	mrc	7, 0, APSR_nzcv, cr10, cr9, {7}
    bc00:	bmi	505a7c <npth_sleep@plt+0x4ffd94>
    bc04:	orrvc	pc, ip, pc, asr #8
    bc08:	vmvn.i32	d20, #0	; 0x00000000
    bc0c:	ldrbtmi	r4, [sl], #-256	; 0xffffff00
    bc10:	mrc	7, 0, APSR_nzcv, cr0, cr9, {7}
    bc14:	orrsle	r2, r3, r0, lsl #16
    bc18:			; <UNDEFINED> instruction: 0xf7f9e788
    bc1c:	svclt	0x0000e9f8
    bc20:	andeq	r2, r4, ip, asr #31
    bc24:	muleq	r0, ip, r5
    bc28:	andeq	r2, r4, ip, lsr #31
    bc2c:	andeq	r0, r0, r4, ror #11
    bc30:	andeq	r7, r2, r6, lsr r7
    bc34:			; <UNDEFINED> instruction: 0x00042ebc
    bc38:	andeq	r7, r2, r4, lsr #12
    bc3c:	andeq	r7, r2, r2, asr r6
    bc40:	andeq	r7, r2, r8, asr #9
    bc44:	muleq	r2, r4, r0
    bc48:	andeq	r7, r2, sl, lsl #12
    bc4c:	andeq	r7, r2, r6, asr #11
    bc50:	andeq	r7, r2, lr, lsl #9
    bc54:	strdlt	fp, [r3], r0
    bc58:			; <UNDEFINED> instruction: 0x46174c1e
    bc5c:			; <UNDEFINED> instruction: 0x466a4b1e
    bc60:			; <UNDEFINED> instruction: 0x4605447c
    bc64:	stmiapl	r3!, {r1, r2, r3, r9, sl, lr}^
    bc68:	movwls	r6, #6171	; 0x181b
    bc6c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    bc70:	movwls	r2, #768	; 0x300
    bc74:	stc2l	7, cr15, [r0, #-1020]	; 0xfffffc04
    bc78:	ldmdblt	r0!, {r2, r9, sl, lr}^
    bc7c:	ldmdaeq	sl, {r8, r9, fp, ip, pc}^
    bc80:	bcs	530488 <npth_sleep@plt+0x52a7a0>
    bc84:	bmi	57fcdc <npth_sleep@plt+0x579ff4>
    bc88:	vst1.8	{d20-d22}, [pc :128], r8
    bc8c:	vaddw.s8	<illegal reg q11.5>, q8, d12
    bc90:	ldrbtmi	r4, [sl], #-256	; 0xffffff00
    bc94:	stcl	7, cr15, [lr, #996]	; 0x3e4
    bc98:	bmi	45d4b0 <npth_sleep@plt+0x4577c8>
    bc9c:	ldrbtmi	r4, [sl], #-2830	; 0xfffff4f2
    bca0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    bca4:	subsmi	r9, sl, r1, lsl #22
    bca8:			; <UNDEFINED> instruction: 0x4620d112
    bcac:	ldcllt	0, cr11, [r0, #12]!
    bcb0:			; <UNDEFINED> instruction: 0x46304639
    bcb4:	blx	fe4c7d2a <npth_sleep@plt+0xfe4c2042>
    bcb8:	ble	ffb95cc0 <npth_sleep@plt+0xffb8ffd8>
    bcbc:	strtmi	r4, [r8], -r9, lsl #20
    bcc0:	vbic.i32	d18, #11	; 0x0000000b
    bcc4:	ldrbtmi	r4, [sl], #-256	; 0xffffff00
    bcc8:	ldc	7, cr15, [r4, #996]!	; 0x3e4
    bccc:	strb	r4, [r4, r4, lsl #12]!
    bcd0:	ldmib	ip, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    bcd4:			; <UNDEFINED> instruction: 0x00042db0
    bcd8:	muleq	r0, ip, r5
    bcdc:	andeq	r7, r2, r2, ror r5
    bce0:	andeq	r2, r4, r2, ror sp
    bce4:	andeq	r7, r2, sl, asr r5
    bce8:	addlt	fp, r3, r0, lsr r5
    bcec:	tstls	r1, r5, lsl #12
    bcf0:	mcr	7, 7, pc, cr8, cr9, {7}	; <UNPREDICTABLE>
    bcf4:	strmi	r9, [r4], -r1, lsl #18
    bcf8:			; <UNDEFINED> instruction: 0xf1044628
    bcfc:			; <UNDEFINED> instruction: 0xf7ff0274
    bd00:	ldmdblt	r0, {r0, r3, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    bd04:			; <UNDEFINED> instruction: 0xf8c42301
    bd08:	andlt	r3, r3, r8, lsl #1
    bd0c:	svclt	0x0000bd30
    bd10:	blmi	89e59c <npth_sleep@plt+0x8988b4>
    bd14:	ldrblt	r4, [r0, #1146]!	; 0x47a
    bd18:	ldmpl	r3, {r0, r1, r2, r7, ip, sp, pc}^
    bd1c:	strbtmi	r4, [lr], -r7, lsl #12
    bd20:	ldmdavs	fp, {r2, r3, r9, sl, lr}
    bd24:			; <UNDEFINED> instruction: 0xf04f9305
    bd28:	ldrtmi	r0, [r2], -r0, lsl #6
    bd2c:	ldrtmi	r4, [r8], -r1, lsr #12
    bd30:			; <UNDEFINED> instruction: 0xff90f7ff
    bd34:	bllt	21d550 <npth_sleep@plt+0x217868>
    bd38:			; <UNDEFINED> instruction: 0xf0084630
    bd3c:	stlexhlt	pc, r9, [r8]
    bd40:			; <UNDEFINED> instruction: 0xf0037823
    bd44:	blcs	24c8c8 <npth_sleep@plt+0x246be0>
    bd48:	bcs	3b9b0 <npth_sleep@plt+0x35cc8>
    bd4c:			; <UNDEFINED> instruction: 0xf814d00d
    bd50:			; <UNDEFINED> instruction: 0xf0033f01
    bd54:	blcs	24c4d8 <npth_sleep@plt+0x2467f0>
    bd58:	stmdbcs	r0, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
    bd5c:	blcs	280540 <npth_sleep@plt+0x27a858>
    bd60:	blcs	83b9c8 <npth_sleep@plt+0x835ce0>
    bd64:			; <UNDEFINED> instruction: 0xf814d105
    bd68:	blcs	25b974 <npth_sleep@plt+0x255c8c>
    bd6c:	blcs	83b9d4 <npth_sleep@plt+0x835cec>
    bd70:	blcs	4015c <npth_sleep@plt+0x3a474>
    bd74:	ldrcs	sp, [r1, #-473]	; 0xfffffe27
    bd78:	strmi	pc, [r0, #-704]	; 0xfffffd40
    bd7c:	blmi	1de5a4 <npth_sleep@plt+0x1d88bc>
    bd80:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    bd84:	blls	165df4 <npth_sleep@plt+0x16010c>
    bd88:	qaddle	r4, sl, r2
    bd8c:	andlt	r4, r7, r8, lsr #12
    bd90:			; <UNDEFINED> instruction: 0xf7f9bdf0
    bd94:	svclt	0x0000e93c
    bd98:	strdeq	r2, [r4], -ip
    bd9c:	muleq	r0, ip, r5
    bda0:	muleq	r4, r0, ip
    bda4:	blmi	fe1de7c4 <npth_sleep@plt+0xfe1d8adc>
    bda8:	push	{r1, r3, r4, r5, r6, sl, lr}
    bdac:	strdlt	r4, [pc], r0
    bdb0:			; <UNDEFINED> instruction: 0x460c58d3
    bdb4:	ldmdavs	fp, {r0, r1, r2, r9, sl, lr}
    bdb8:			; <UNDEFINED> instruction: 0xf04f930d
    bdbc:			; <UNDEFINED> instruction: 0xf7f90300
    bdc0:	movwcs	lr, #3714	; 0xe82
    bdc4:	movwls	r9, #29446	; 0x7306
    bdc8:	bcs	25ed8 <npth_sleep@plt+0x201f0>
    bdcc:	adchi	pc, r7, r0, asr #32
    bdd0:			; <UNDEFINED> instruction: 0x4680497d
    bdd4:			; <UNDEFINED> instruction: 0xf10d4620
    bdd8:	ldrbtmi	r0, [r9], #-2592	; 0xfffff5e0
    bddc:	stc2	0, cr15, [sl], #132	; 0x84
    bde0:	strtmi	r4, [r0], -r1, lsl #13
    bde4:	ldc2l	0, cr15, [ip], #-132	; 0xffffff7c
    bde8:			; <UNDEFINED> instruction: 0x46064652
    bdec:			; <UNDEFINED> instruction: 0x46314638
    bdf0:			; <UNDEFINED> instruction: 0xff30f7ff
    bdf4:	orrlt	r4, r8, r5, lsl #12
    bdf8:	ldrtmi	r4, [r8], -r9, lsr #12
    bdfc:			; <UNDEFINED> instruction: 0xf904f7fe
    be00:	bmi	1c9d61c <npth_sleep@plt+0x1c97934>
    be04:	ldrbtmi	r4, [sl], #-2927	; 0xfffff491
    be08:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    be0c:	subsmi	r9, sl, sp, lsl #22
    be10:	sbchi	pc, r7, r0, asr #32
    be14:	andlt	r4, pc, r8, lsr #12
    be18:	svchi	0x00f0e8bd
    be1c:			; <UNDEFINED> instruction: 0xf0084650
    be20:	stmdacs	r0, {r0, r1, r2, r5, r9, sl, fp, ip, sp, lr, pc}
    be24:	addhi	pc, r3, r0, asr #32
    be28:	mlacc	r8, r6, r8, pc	; <UNPREDICTABLE>
    be2c:	stmdblt	r3!, {r3, r5, r9, sl, ip, sp}
    be30:			; <UNDEFINED> instruction: 0xf816e071
    be34:	blcs	1ba40 <npth_sleep@plt+0x15d58>
    be38:	blcs	27fff4 <npth_sleep@plt+0x27a30c>
    be3c:	blcs	83baa4 <npth_sleep@plt+0x835dbc>
    be40:	ldmdavc	r3!, {r0, r1, r2, r4, r5, r6, r7, ip, lr, pc}
    be44:	ldmdblt	r3, {r2, r4, r5, r9, sl, lr}
    be48:	blcs	43fe4 <npth_sleep@plt+0x3e2fc>
    be4c:	blcs	83ffe0 <npth_sleep@plt+0x83a2f8>
    be50:	blcs	27bab8 <npth_sleep@plt+0x275dd0>
    be54:	stmdavc	r3!, {r0, r5, r9, sl, lr}^
    be58:	streq	pc, [r1], #-260	; 0xfffffefc
    be5c:	andcs	fp, r1, #20, 30	; 0x50
    be60:	bcs	14668 <npth_sleep@plt+0xe980>
    be64:	strdvc	sp, [sl], -r1
    be68:	subs	fp, r4, r3, lsr #18
    be6c:	svccc	0x0001f814
    be70:	subsle	r2, r0, r0, lsl #22
    be74:	svclt	0x00182b09
    be78:	rscsle	r2, r7, r0, lsr #22
    be7c:	strtmi	r7, [r0], -r3, lsr #16
    be80:	sub	fp, r8, r3, lsl r9
    be84:	suble	r2, r6, r0, lsl #22
    be88:	svclt	0x00182b20
    be8c:	strmi	r2, [r1], -r9, lsl #22
    be90:			; <UNDEFINED> instruction: 0xf1007843
    be94:	svclt	0x00140001
    be98:	andcs	r2, r0, #268435456	; 0x10000000
    be9c:	mvnsle	r2, r0, lsl #20
    bea0:	ldmdblt	fp, {r1, r3, ip, sp, lr}
    bea4:			; <UNDEFINED> instruction: 0xf810e015
    bea8:	orrslt	r3, r3, r1, lsl #30
    beac:	svclt	0x00182b09
    beb0:	rscsle	r2, r8, r0, lsr #22
    beb4:	strmi	r7, [r2], -r3, lsl #16
    beb8:	and	fp, sl, fp, lsl r9
    bebc:	svccc	0x0001f812
    bec0:	blcs	8383b4 <npth_sleep@plt+0x8326cc>
    bec4:	blcs	27bb2c <npth_sleep@plt+0x275e44>
    bec8:	movwcs	fp, #7956	; 0x1f14
    becc:	mvnsle	r2, r0, lsl #6
    bed0:			; <UNDEFINED> instruction: 0xf01a7013
    bed4:			; <UNDEFINED> instruction: 0xf1b0fadf
    bed8:			; <UNDEFINED> instruction: 0x46833fff
    bedc:			; <UNDEFINED> instruction: 0xf8d8d02e
    bee0:	tstcs	r0, r8
    bee4:	ldrbmi	sl, [r3], -r6, lsl #16
    bee8:	mulls	r3, r2, r8
    beec:	tstls	r4, r7, lsl #16
    bef0:	strbmi	r9, [r0], -r0
    bef4:	smlabtne	r1, sp, r9, lr
    bef8:			; <UNDEFINED> instruction: 0xf848f008
    befc:	stmdals	r7, {r0, r2, r9, sl, lr}
    bf00:	mvnslt	fp, sp, asr #19
    bf04:	ldmda	lr!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    bf08:	ldrcs	r9, [r6, #-2054]!	; 0xfffff7fa
    bf0c:	svc	0x00b2f7f8
    bf10:	strmi	pc, [r0, #-704]	; 0xfffffd40
    bf14:	strcs	lr, [r0, #1904]	; 0x770
    bf18:	strmi	pc, [r0, #-704]	; 0xfffffd40
    bf1c:	ldrtmi	lr, [r8], -ip, ror #14
    bf20:	vsra.s64	q9, <illegal reg q13.5>, #64
    bf24:			; <UNDEFINED> instruction: 0xf7fe4100
    bf28:	strmi	pc, [r5], -pc, ror #16
    bf2c:	ldrcs	lr, [r1, #-1897]	; 0xfffff897
    bf30:	strmi	pc, [r0, #-704]	; 0xfffffd40
    bf34:			; <UNDEFINED> instruction: 0xf7f9e760
    bf38:	ldrb	lr, [sp, -r6, lsr #16]
    bf3c:	vabal.s8	q9, d16, d17
    bf40:	ldrb	r4, [r9, -r0, lsl #10]
    bf44:	strtmi	r4, [sl], -fp, lsr #12
    bf48:	stmdals	r6, {r0, r8, sp}
    bf4c:	stmdb	r8!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    bf50:	andscc	r4, lr, r5, lsl #12
    bf54:	ldmib	sl, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    bf58:			; <UNDEFINED> instruction: 0xb3204682
    bf5c:	strmi	r4, [r2], -fp, lsr #12
    bf60:	stmdals	r6, {r0, r8, sp}
    bf64:	ldmdb	ip, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    bf68:			; <UNDEFINED> instruction: 0xf7f89806
    bf6c:	bmi	647d84 <npth_sleep@plt+0x64209c>
    bf70:	ldrbmi	r1, [fp], -r8, lsr #29
    bf74:	tstcs	lr, sl, ror r4
    bf78:	ldrcc	r4, [fp, #-1104]	; 0xfffffbb0
    bf7c:	stcl	7, cr15, [r0], #-996	; 0xfffffc1c
    bf80:	strtmi	r9, [r3], -r1, lsl #10
    bf84:			; <UNDEFINED> instruction: 0x46494632
    bf88:			; <UNDEFINED> instruction: 0xf8cd4640
    bf8c:			; <UNDEFINED> instruction: 0xf00fa000
    bf90:			; <UNDEFINED> instruction: 0x4605f911
    bf94:			; <UNDEFINED> instruction: 0xf7f84650
    bf98:	stccs	15, cr14, [r0, #-984]	; 0xfffffc28
    bf9c:	svcge	0x0031f43f
    bfa0:			; <UNDEFINED> instruction: 0xf7f9e72a
    bfa4:			; <UNDEFINED> instruction: 0xf7f9e834
    bfa8:	strmi	lr, [r5], -ip, ror #21
    bfac:	ldmdblt	r5, {r1, r2, fp, ip, pc}
    bfb0:	svc	0x0060f7f8
    bfb4:	vabdl.s8	q15, d0, d21
    bfb8:			; <UNDEFINED> instruction: 0xf7f84500
    bfbc:			; <UNDEFINED> instruction: 0xe71bef5c
    bfc0:	andeq	r2, r4, r8, ror #24
    bfc4:	muleq	r0, ip, r5
    bfc8:	andeq	r7, r2, r6
    bfcc:	andeq	r2, r4, sl, lsl #24
    bfd0:			; <UNDEFINED> instruction: 0x000272b4
    bfd4:	blmi	d9e8b0 <npth_sleep@plt+0xd98bc8>
    bfd8:	push	{r1, r3, r4, r5, r6, sl, lr}
    bfdc:	strdlt	r4, [sl], r0
    bfe0:	pkhtbmi	r5, sl, r3, asr #17
    bfe4:	ldcmi	6, cr4, [r3], #-24	; 0xffffffe8
    bfe8:	movwls	r6, #38939	; 0x981b
    bfec:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    bff0:	stcl	7, cr15, [r8, #-996]!	; 0xfffffc1c
    bff4:			; <UNDEFINED> instruction: 0xf8d0447c
    bff8:			; <UNDEFINED> instruction: 0xf1b99004
    bffc:	cmple	fp, r0, lsl #30
    c000:	strmi	r4, [r5], -sp, lsr #18
    c004:	ldrbtmi	r4, [r9], #-1616	; 0xfffff9b0
    c008:	blx	fe548096 <npth_sleep@plt+0xfe5423ae>
    c00c:	ldrbtmi	r4, [r9], #-2347	; 0xfffff6d5
    c010:	ldrbmi	r4, [r0], -r7, lsl #12
    c014:	blx	fe3c80a2 <npth_sleep@plt+0xfe3c23ba>
    c018:	ldrbmi	r4, [r0], -r0, lsl #13
    c01c:	blx	18480aa <npth_sleep@plt+0x18423c2>
    c020:	bge	11ecc4 <npth_sleep@plt+0x118fdc>
    c024:	andls	r5, r3, #14876672	; 0xe30000
    c028:	ldrdcc	pc, [r0], r3
    c02c:	svclt	0x00082b00
    c030:	strmi	r2, [r1], -r0, lsl #14
    c034:			; <UNDEFINED> instruction: 0xf7ff4630
    c038:	strmi	pc, [r4], -sp, lsl #28
    c03c:			; <UNDEFINED> instruction: 0xb1b84682
    c040:	ldmvs	r8, {r0, r1, r3, r5, r7, fp, sp, lr}
    c044:	svc	0x009ef7f8
    c048:			; <UNDEFINED> instruction: 0xf8c368ab
    c04c:	strtmi	r9, [r1], -r8
    c050:			; <UNDEFINED> instruction: 0xf7fd4630
    c054:			; <UNDEFINED> instruction: 0x4604ffd9
    c058:	blmi	55e8c8 <npth_sleep@plt+0x558be0>
    c05c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    c060:	blls	2660d0 <npth_sleep@plt+0x2603e8>
    c064:	tstle	pc, sl, asr r0	; <UNPREDICTABLE>
    c068:	andlt	r4, sl, r0, lsr #12
    c06c:			; <UNDEFINED> instruction: 0x87f0e8bd
    c070:	ldrtmi	r6, [fp], -r9, lsr #17
    c074:	strtmi	r9, [r8], -r3, lsl #20
    c078:			; <UNDEFINED> instruction: 0xf8cd6889
    c07c:			; <UNDEFINED> instruction: 0xf0088000
    c080:	stmiavs	fp!, {r0, r1, r2, r3, r6, r7, r8, sl, fp, ip, sp, lr, pc}
    c084:	ldmvs	r8, {r2, r9, sl, lr}
    c088:	svc	0x007cf7f8
    c08c:			; <UNDEFINED> instruction: 0xf8c368ab
    c090:	stccs	0, cr10, [r0], {8}
    c094:	ldrb	sp, [sl, r0, ror #1]
    c098:	mvnscs	r4, r0, lsr r6
    c09c:	smlabtmi	r0, r0, r2, pc	; <UNPREDICTABLE>
    c0a0:			; <UNDEFINED> instruction: 0xffb2f7fd
    c0a4:	ldrb	r4, [r7, r4, lsl #12]
    c0a8:	svc	0x00b0f7f8
    c0ac:	andeq	r2, r4, r8, lsr sl
    c0b0:	muleq	r0, ip, r5
    c0b4:	andeq	r2, r4, ip, lsl sl
    c0b8:	ldrdeq	r6, [r2], -sl
    c0bc:	andeq	r7, r2, r6, lsr r2
    c0c0:	andeq	r0, r0, r4, ror #11
    c0c4:			; <UNDEFINED> instruction: 0x000429b4
    c0c8:	blmi	fec1eb8c <npth_sleep@plt+0xfec18ea4>
    c0cc:	push	{r1, r3, r4, r5, r6, sl, lr}
    c0d0:			; <UNDEFINED> instruction: 0xb09847f0
    c0d4:	pkhtbmi	r5, r8, r3, asr #17
    c0d8:	ldmdavs	fp, {r0, r7, r9, sl, lr}
    c0dc:			; <UNDEFINED> instruction: 0xf04f9317
    c0e0:			; <UNDEFINED> instruction: 0xf7f90300
    c0e4:	movwcs	lr, #3312	; 0xcf0
    c0e8:	movwls	r9, #41737	; 0xa309
    c0ec:	movwcc	lr, #51661	; 0xc9cd
    c0f0:	stmdavs	r2, {r1, r2, r3, r8, r9, ip, pc}^
    c0f4:	cmnle	pc, r0, lsl #20
    c0f8:	strmi	r4, [r7], -r5, lsr #19
    c0fc:	ldrbtmi	r4, [r9], #-1600	; 0xfffff9c0
    c100:	blx	64818e <npth_sleep@plt+0x6424a6>
    c104:	ldrbtmi	r4, [r9], #-2467	; 0xfffff65d
    c108:	strbmi	r4, [r0], -r2, lsl #13
    c10c:	blx	ff94819a <npth_sleep@plt+0xff9424b2>
    c110:	lsllt	r4, r6, #12
    c114:	strmi	r7, [r5], -r4, lsl #16
    c118:	and	fp, r6, ip, lsl r9
    c11c:	svcmi	0x0001f815
    c120:	stfcsd	f3, [r0], #-112	; 0xffffff90
    c124:	stccs	15, cr11, [r9], {24}
    c128:			; <UNDEFINED> instruction: 0x4630d1f8
    c12c:	eorvc	r2, fp, r0, lsl #6
    c130:	stc	7, cr15, [r4, #996]!	; 0x3e4
    c134:	strmi	r7, [r6], -ip, lsr #32
    c138:			; <UNDEFINED> instruction: 0xf0002800
    c13c:			; <UNDEFINED> instruction: 0x46408114
    c140:	blx	ff3c81cc <npth_sleep@plt+0xff3c24e4>
    c144:	ldmdbvs	sp, {r0, r1, r3, r4, r5, r7, fp, sp, lr}
    c148:	stccs	6, cr4, [r0, #-4]
    c14c:	ldcge	0, cr13, [r2, #-412]	; 0xfffffe64
    c150:	strtmi	r4, [sl], -r8, asr #12
    c154:	ldc2l	7, cr15, [lr, #-1020]!	; 0xfffffc04
    c158:	cmplt	r8, #4, 12	; 0x400000
    c15c:	ldrtmi	r2, [r0], -r0, lsl #10
    c160:	svc	0x0010f7f8
    c164:			; <UNDEFINED> instruction: 0xf7f8980d
    c168:	strtmi	lr, [r8], -lr, lsl #30
    c16c:	svc	0x000af7f8
    c170:			; <UNDEFINED> instruction: 0xf7f9980c
    c174:	stmdals	sl, {r1, r3, r5, r6, r7, sl, fp, sp, lr, pc}
    c178:	svc	0x0004f7f8
    c17c:			; <UNDEFINED> instruction: 0xf7f89809
    c180:	ldmvs	fp!, {r1, r3, r4, r5, r6, r9, sl, fp, sp, lr, pc}
    c184:			; <UNDEFINED> instruction: 0xf7f86898
    c188:	ldmvs	fp!, {r1, r2, r3, r4, r5, r6, r7, r9, sl, fp, sp, lr, pc}
    c18c:	stmdals	lr, {r9, sp}
    c190:			; <UNDEFINED> instruction: 0xf7f8609a
    c194:	stccs	14, cr14, [r0], {248}	; 0xf8
    c198:	bmi	2000678 <npth_sleep@plt+0x1ffa990>
    c19c:	ldrbtmi	r4, [sl], #-2939	; 0xfffff485
    c1a0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    c1a4:	subsmi	r9, sl, r7, lsl fp
    c1a8:	sbcshi	pc, fp, r0, asr #32
    c1ac:	andslt	r4, r8, r0, lsr #12
    c1b0:			; <UNDEFINED> instruction: 0x87f0e8bd
    c1b4:			; <UNDEFINED> instruction: 0xf0084628
    c1b8:	bllt	164b32c <npth_sleep@plt+0x1645644>
    c1bc:	ldmvs	sl, {r0, r1, r3, r4, r5, r7, fp, sp, lr}
    c1c0:			; <UNDEFINED> instruction: 0xf1ba4653
    c1c4:	andle	r0, r0, r0, lsl #30
    c1c8:	stmdbge	r9, {r0, r2, r3, r8, r9, fp, sp, pc}
    c1cc:	movwls	sl, #18446	; 0x480e
    c1d0:	andls	r4, r0, fp, lsr #12
    c1d4:	ldrtmi	r2, [r8], -r0, lsl #10
    c1d8:	smlabtpl	r2, sp, r9, lr
    c1dc:	ldrtmi	r9, [r1], -r1, lsl #10
    c1e0:	cdp2	0, 13, cr15, cr4, cr7, {0}
    c1e4:	stmdacs	r0, {r2, r9, sl, lr}
    c1e8:	stflsd	f5, [lr, #-740]	; 0xfffffd1c
    c1ec:	strmi	fp, [r5], -sp, lsl #6
    c1f0:	vmvn.i32	d18, #393216	; 0x00060000
    c1f4:	ldr	r4, [r2, r0, lsl #8]!
    c1f8:	mvnscs	r4, r8, asr #12
    c1fc:	smlabtmi	r0, r0, r2, pc	; <UNPREDICTABLE>
    c200:			; <UNDEFINED> instruction: 0xff02f7fd
    c204:	strb	r4, [r8, r4, lsl #12]
    c208:	strbmi	r4, [r8], -r1, lsr #12
    c20c:	mrc2	7, 7, pc, cr12, cr13, {7}
    c210:	strb	r4, [r2, r4, lsl #12]
    c214:	ldrcs	r4, [r1], #-1573	; 0xfffff9db
    c218:	strmi	pc, [r0], #-704	; 0xfffffd40
    c21c:	bmi	18060a0 <npth_sleep@plt+0x18003b8>
    c220:			; <UNDEFINED> instruction: 0x464821b5
    c224:	smlabtmi	r0, r0, r2, pc	; <UNPREDICTABLE>
    c228:			; <UNDEFINED> instruction: 0xf7f9447a
    c22c:	strmi	lr, [r4], -r4, lsl #22
    c230:			; <UNDEFINED> instruction: 0xf1bae795
    c234:	subsle	r0, ip, r0, lsl #30
    c238:	bcs	32a74 <npth_sleep@plt+0x2cd8c>
    c23c:	stmdbge	fp, {r2, r5, r6, ip, lr, pc}
    c240:	tstls	r0, sl, lsl #22
    c244:	stmdbls	r9, {r3, r4, r5, r9, sl, lr}
    c248:	blx	848292 <npth_sleep@plt+0x8425aa>
    c24c:	stmdacs	r0, {r2, r9, sl, lr}
    c250:	blls	38086c <npth_sleep@plt+0x37ab84>
    c254:	mcrcs	1, 0, fp, cr0, cr11, {2}
    c258:	cmncs	r8, r6, rrx
    c25c:	tstls	r0, r5, lsl #4
    c260:			; <UNDEFINED> instruction: 0x46314638
    c264:	ldc2l	0, cr15, [r8, #-24]!	; 0xffffffe8
    c268:	stmdacs	r0, {r2, r9, sl, lr}
    c26c:	stmdals	r9, {r0, r1, r3, r5, r6, ip, lr, pc}
    c270:	mcr	7, 0, pc, cr0, cr8, {7}	; <UNPREDICTABLE>
    c274:	movwcs	r2, #519	; 0x207
    c278:	ldrmi	sl, [r1], -ip, lsl #16
    c27c:			; <UNDEFINED> instruction: 0xf7f99309
    c280:			; <UNDEFINED> instruction: 0x4604e890
    c284:			; <UNDEFINED> instruction: 0xf47f2800
    c288:	ldmvs	fp!, {r1, r3, r5, r6, r8, r9, sl, fp, sp, pc}
    c28c:	stmdals	ip, {r4, r9, sp}
    c290:			; <UNDEFINED> instruction: 0xf7f86919
    c294:			; <UNDEFINED> instruction: 0x4604edd6
    c298:			; <UNDEFINED> instruction: 0xf47f2800
    c29c:	blls	2f8024 <npth_sleep@plt+0x2f233c>
    c2a0:	stmdaeq	r8, {r0, r1, r8, ip, sp, lr, pc}
    c2a4:			; <UNDEFINED> instruction: 0xf7f84640
    c2a8:	strmi	lr, [r5], -ip, asr #25
    c2ac:	rsble	r2, r2, r0, lsl #16
    c2b0:	strmi	r9, [r1], -fp, lsl #24
    c2b4:	strbmi	r9, [r2], -sl, lsl #22
    c2b8:	strls	r9, [r0], #-2060	; 0xfffff7f4
    c2bc:	mrc	7, 2, APSR_nzcv, cr4, cr8, {7}
    c2c0:	stmdacs	r0, {r2, r9, sl, lr}
    c2c4:	svcge	0x004bf47f
    c2c8:			; <UNDEFINED> instruction: 0xf7f8980a
    c2cc:	stmdals	ip, {r2, r3, r4, r6, r9, sl, fp, sp, lr, pc}
    c2d0:			; <UNDEFINED> instruction: 0xf7f9940a
    c2d4:			; <UNDEFINED> instruction: 0x4648ec3a
    c2d8:			; <UNDEFINED> instruction: 0xf7f8940c
    c2dc:	strbmi	lr, [r2], -r4, lsr #30
    c2e0:	strbmi	r4, [r8], -r9, lsr #12
    c2e4:	ldmib	ip, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    c2e8:	strbmi	r4, [r8], -r4, lsl #12
    c2ec:	svc	0x0044f7f8
    c2f0:	stmdals	r9, {r0, r2, r4, r5, r8, r9, sl, sp, lr, pc}
    c2f4:	bge	2b6f28 <npth_sleep@plt+0x2b1240>
    c2f8:			; <UNDEFINED> instruction: 0xf0172101
    c2fc:	strmi	pc, [r4], -pc, lsr #27
    c300:			; <UNDEFINED> instruction: 0xf47f2800
    c304:	ldr	sl, [r2, ip, lsr #30]!
    c308:	andcs	r4, r5, #606208	; 0x94000
    c30c:			; <UNDEFINED> instruction: 0xf7f84479
    c310:	bge	387cc8 <npth_sleep@plt+0x381fe0>
    c314:	ldrtmi	r4, [r8], -r1, lsl #12
    c318:			; <UNDEFINED> instruction: 0xfffef009
    c31c:	stmdacs	r0, {r2, r9, sl, lr}
    c320:	svcge	0x001df47f
    c324:	str	r9, [sl, sp, lsl #20]
    c328:	tstcs	ip, pc, lsl #16
    c32c:			; <UNDEFINED> instruction: 0xf7f99007
    c330:			; <UNDEFINED> instruction: 0x4632eb9e
    c334:	tstcs	ip, r7, lsl #16
    c338:			; <UNDEFINED> instruction: 0xf946f01b
    c33c:	stmdacs	r0, {r1, r2, r9, sl, lr}
    c340:	blls	38059c <npth_sleep@plt+0x37a8b4>
    c344:	ldmdbmi	r7, {r0, r3, r7, r8, r9, sl, sp, lr, pc}
    c348:			; <UNDEFINED> instruction: 0x46484632
    c34c:			; <UNDEFINED> instruction: 0xf7f84479
    c350:	ldmvs	fp!, {r1, r2, r3, r5, r6, r7, r8, sl, fp, sp, lr, pc}
    c354:			; <UNDEFINED> instruction: 0xf7f86998
    c358:	ldmvs	fp!, {r1, r2, r4, r9, sl, fp, sp, lr, pc}
    c35c:			; <UNDEFINED> instruction: 0x4626619e
    c360:			; <UNDEFINED> instruction: 0xf7f8e785
    c364:			; <UNDEFINED> instruction: 0xf7f9ee54
    c368:	strmi	lr, [r4], -ip, lsl #18
    c36c:	vorr.i32	<illegal reg q13.5>, #0	; 0x00000000
    c370:	ldrtmi	r4, [r5], -r0, lsl #8
    c374:			; <UNDEFINED> instruction: 0xf7f9e6f3
    c378:	strmi	lr, [r4], -r4, lsl #18
    c37c:			; <UNDEFINED> instruction: 0xf43f2800
    c380:	ldr	sl, [r6, -lr, ror #29]!
    c384:			; <UNDEFINED> instruction: 0xe6ea4635
    c388:	andeq	r2, r4, r4, asr #18
    c38c:	muleq	r0, ip, r5
    c390:	andeq	r7, r2, r2, asr r1
    c394:	andeq	r7, r2, r6, asr r1
    c398:	andeq	r2, r4, r2, ror r8
    c39c:	andeq	r7, r2, r4, asr #32
    c3a0:	andeq	r6, r2, ip, ror pc
    c3a4:	andeq	r6, r2, r0, ror #21
    c3a8:	blmi	ff69ef14 <npth_sleep@plt+0xff69922c>
    c3ac:	push	{r1, r3, r4, r5, r6, sl, lr}
    c3b0:			; <UNDEFINED> instruction: 0xb09f4ff0
    c3b4:			; <UNDEFINED> instruction: 0x460f58d3
    c3b8:	ldmdavs	fp, {r7, r9, sl, lr}
    c3bc:			; <UNDEFINED> instruction: 0xf04f931d
    c3c0:			; <UNDEFINED> instruction: 0xf7f90300
    c3c4:	movwcs	lr, #2944	; 0xb80
    c3c8:	stmib	sp, {r0, r3, r8, r9, ip, pc}^
    c3cc:	stmdavs	r2, {r1, r3, r8, r9, ip, sp}^
    c3d0:			; <UNDEFINED> instruction: 0xf0402a00
    c3d4:	ldmibmi	r0, {r0, r4, r5, r7, pc}^
    c3d8:	ldrtmi	r4, [r8], -r5, lsl #12
    c3dc:			; <UNDEFINED> instruction: 0xf0214479
    c3e0:	stmibmi	lr, {r0, r3, r5, r7, r8, fp, ip, sp, lr, pc}^
    c3e4:	sxtab16mi	r4, r2, r9, ror #8
    c3e8:			; <UNDEFINED> instruction: 0xf8cd4638
    c3ec:			; <UNDEFINED> instruction: 0xf021a018
    c3f0:	stmibmi	fp, {r0, r1, r4, r5, r6, r9, fp, ip, sp, lr, pc}^
    c3f4:			; <UNDEFINED> instruction: 0x46064479
    c3f8:			; <UNDEFINED> instruction: 0xf0214638
    c3fc:	pkhbtmi	pc, r1, fp, lsl #19	; <UNPREDICTABLE>
    c400:	ldmdavc	r4!, {r1, r2, r3, r5, r7, r8, ip, sp, pc}
    c404:	ldmdblt	ip, {r0, r1, r4, r5, r7, r9, sl, lr}
    c408:			; <UNDEFINED> instruction: 0xf81be006
    c40c:	tstlt	ip, r1, lsl #30
    c410:	svclt	0x00182c20
    c414:	mvnsle	r2, r9, lsl #24
    c418:	movwcs	r4, #1584	; 0x630
    c41c:	andcc	pc, r0, fp, lsl #17
    c420:	stc	7, cr15, [ip], #-996	; 0xfffffc1c
    c424:	andmi	pc, r0, fp, lsl #17
    c428:	stmdacs	r0, {r1, r2, r9, sl, lr}
    c42c:	ldmibmi	sp!, {r1, r3, r4, r6, ip, lr, pc}
    c430:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    c434:	blx	14484c0 <npth_sleep@plt+0x14427d8>
    c438:	mvnlt	r4, r4, lsl #12
    c43c:	mullt	r0, r0, r8
    c440:			; <UNDEFINED> instruction: 0xf1bb4682
    c444:	tstle	r5, r0, lsl #30
    c448:			; <UNDEFINED> instruction: 0xf81ae00a
    c44c:			; <UNDEFINED> instruction: 0xf1bbbf01
    c450:	andle	r0, r5, r0, lsl #30
    c454:	svceq	0x0020f1bb
    c458:			; <UNDEFINED> instruction: 0xf1bbbf18
    c45c:	mvnsle	r0, r9, lsl #30
    c460:	andcs	r4, r0, #32, 12	; 0x2000000
    c464:	andcs	pc, r0, sl, lsl #17
    c468:	stc	7, cr15, [r8], {249}	; 0xf9
    c46c:	andlt	pc, r0, sl, lsl #17
    c470:	stmdacs	r0, {r2, r9, sl, lr}
    c474:	teqhi	r3, r0	; <UNPREDICTABLE>
    c478:			; <UNDEFINED> instruction: 0xf10d4638
    c47c:			; <UNDEFINED> instruction: 0xf0210b34
    c480:	ldrbmi	pc, [sl], -pc, lsr #18	; <UNPREDICTABLE>
    c484:	strbmi	r4, [r0], -r1, lsl #12
    c488:	blx	ff94a48e <npth_sleep@plt+0xff9447a6>
    c48c:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    c490:	stmiavs	sl!, {r0, r4, r5, r8, ip, lr, pc}
    c494:	svceq	0x0000f1b9
    c498:			; <UNDEFINED> instruction: 0x3090f8d5
    c49c:	ldrtmi	fp, [r1], -ip, lsl #30
    c4a0:	ldmvs	r2, {r8, sp}
    c4a4:			; <UNDEFINED> instruction: 0xf8c53301
    c4a8:	blge	2d86f0 <npth_sleep@plt+0x2d2a08>
    c4ac:	andeq	lr, r1, sp, asr #19
    c4b0:	movwls	sl, #18442	; 0x480a
    c4b4:	andls	sl, r0, r9, lsl #22
    c4b8:	movwls	r4, #13864	; 0x3628
    c4bc:			; <UNDEFINED> instruction: 0xf007465b
    c4c0:	strmi	pc, [r7], -r5, ror #26
    c4c4:			; <UNDEFINED> instruction: 0xf0402800
    c4c8:	blls	2ac6d8 <npth_sleep@plt+0x2a69f0>
    c4cc:			; <UNDEFINED> instruction: 0xf0002b00
    c4d0:	ldmmi	r5, {r2, r3, r4, r7, pc}
    c4d4:	vqdmlsl.s<illegal width 8>	q9, d0, d1[1]
    c4d8:	ldrbtmi	r4, [r8], #-1792	; 0xfffff900
    c4dc:			; <UNDEFINED> instruction: 0xf8fef017
    c4e0:	rsbs	r6, r5, sl, lsr #17
    c4e4:	stmda	ip, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    c4e8:			; <UNDEFINED> instruction: 0xf0002800
    c4ec:	addlt	r8, r0, #255	; 0xff
    c4f0:			; <UNDEFINED> instruction: 0xf0404634
    c4f4:	stmdals	fp, {r7, r8, r9, sl, sp, lr}
    c4f8:	stcl	7, cr15, [r4, #-992]	; 0xfffffc20
    c4fc:			; <UNDEFINED> instruction: 0xf7f89809
    c500:	stmdals	sl, {r1, r3, r4, r5, r7, sl, fp, sp, lr, pc}
    c504:	ldc	7, cr15, [lr, #-992]!	; 0xfffffc20
    c508:			; <UNDEFINED> instruction: 0xf7f84630
    c50c:			; <UNDEFINED> instruction: 0x4620ed3c
    c510:	ldc	7, cr15, [r8, #-992]!	; 0xfffffc20
    c514:			; <UNDEFINED> instruction: 0x46404639
    c518:	ldc2l	7, cr15, [r6, #-1012]!	; 0xfffffc0c
    c51c:	bmi	fe0ddd40 <npth_sleep@plt+0xfe0d8058>
    c520:	ldrbtmi	r4, [sl], #-2940	; 0xfffff484
    c524:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    c528:	subsmi	r9, sl, sp, lsl fp
    c52c:	sbcshi	pc, r5, r0, asr #32
    c530:	andslt	r4, pc, r8, lsr r6	; <UNPREDICTABLE>
    c534:	svchi	0x00f0e8bd
    c538:	mvnscs	r4, r0, asr #12
    c53c:	smlabtmi	r0, r0, r2, pc	; <UNPREDICTABLE>
    c540:	stc2l	7, cr15, [r2, #-1012]!	; 0xfffffc0c
    c544:	strb	r4, [sl, r7, lsl #12]!
    c548:	eorsls	pc, r0, sp, asr #17
    c54c:	andcs	fp, r5, #44, 2
    c550:	strtmi	r4, [r8], -r1, lsr #12
    c554:	stc2	0, cr15, [r4, #-24]	; 0xffffffe8
    c558:	stmdbls	r9, {r2, r3, ip, pc}
    c55c:	strtmi	sl, [r8], -ip, lsl #20
    c560:			; <UNDEFINED> instruction: 0xf98af00a
    c564:	bllt	1e1dd88 <npth_sleep@plt+0x1e180a0>
    c568:	bicslt	r9, fp, fp, lsl #22
    c56c:	rsbsle	r2, sl, r0, lsl #28
    c570:	andcs	r2, r5, #120, 2
    c574:	strtmi	r9, [r8], -r0, lsl #2
    c578:			; <UNDEFINED> instruction: 0xf0064631
    c57c:	strmi	pc, [r1], sp, ror #23
    c580:			; <UNDEFINED> instruction: 0xf0002800
    c584:	blls	32c7c4 <npth_sleep@plt+0x326adc>
    c588:	stfcsd	f3, [r0], {99}	; 0x63
    c58c:	cmncs	r8, sl, ror r0
    c590:	tstls	r0, r5, lsl #4
    c594:	strtmi	r4, [r1], -r8, lsr #12
    c598:	blx	ff7c85ba <npth_sleep@plt+0xff7c28d2>
    c59c:	stmdacs	r0, {r0, r7, r9, sl, lr}
    c5a0:	addhi	pc, sp, r0
    c5a4:	cmnlt	fp, r6, lsl #22
    c5a8:	stmdbeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}^
    c5ac:			; <UNDEFINED> instruction: 0x46582114
    c5b0:			; <UNDEFINED> instruction: 0xf01b464a
    c5b4:	bvs	1c0a5e0 <npth_sleep@plt+0x1c048f8>
    c5b8:	strbmi	r9, [r9], -ip, lsl #22
    c5bc:	strtmi	r2, [r8], -r1, lsl #4
    c5c0:			; <UNDEFINED> instruction: 0xf0069700
    c5c4:	strmi	pc, [r7], -r9, asr #23
    c5c8:			; <UNDEFINED> instruction: 0xf7f8980c
    c5cc:	stmiavs	sl!, {r2, r3, r4, r6, r7, sl, fp, sp, lr, pc}
    c5d0:			; <UNDEFINED> instruction: 0x3090f8d5
    c5d4:	blcc	6681c <npth_sleep@plt+0x60b34>
    c5d8:	addscc	pc, r0, r5, asr #17
    c5dc:	ldcl	7, cr15, [r2], {248}	; 0xf8
    c5e0:	andcs	r6, r0, #11206656	; 0xab0000
    c5e4:	addsvs	r9, sl, fp, lsl #16
    c5e8:	stcl	7, cr15, [ip], {248}	; 0xf8
    c5ec:			; <UNDEFINED> instruction: 0xf7f89809
    c5f0:	stmdals	sl, {r1, r6, sl, fp, sp, lr, pc}
    c5f4:	stcl	7, cr15, [r6], {248}	; 0xf8
    c5f8:			; <UNDEFINED> instruction: 0xf7f84630
    c5fc:	strtmi	lr, [r0], -r4, asr #25
    c600:	stcl	7, cr15, [r0], {248}	; 0xf8
    c604:	addle	r2, sl, r0, lsl #30
    c608:			; <UNDEFINED> instruction: 0xf1b9e784
    c60c:	addsle	r0, fp, r0, lsl #30
    c610:	blcs	33244 <npth_sleep@plt+0x2d55c>
    c614:	ldrsblt	sp, [ip, fp]!
    c618:	andcs	r2, r5, #120, 2
    c61c:	strtmi	r9, [r8], -r0, lsl #2
    c620:			; <UNDEFINED> instruction: 0xf0064621
    c624:	pkhbtmi	pc, r1, r9, lsl #23	; <UNPREDICTABLE>
    c628:	bicsle	r2, r0, r0, lsl #16
    c62c:	strtmi	r4, [r2], -r0, asr #18
    c630:	ldrbtmi	r4, [r9], #-1600	; 0xfffff9c0
    c634:	ldcl	7, cr15, [sl], #-992	; 0xfffffc20
    c638:	ldmibvs	r8, {r0, r1, r3, r5, r7, fp, sp, lr}^
    c63c:	stc	7, cr15, [r2], #992	; 0x3e0
    c640:	bicsvs	r6, r4, sl, lsr #17
    c644:	strb	r4, [r3, ip, asr #12]
    c648:	tstcs	ip, r2, lsl r8
    c64c:			; <UNDEFINED> instruction: 0xf7f99006
    c650:	strtmi	lr, [r2], -lr, lsl #20
    c654:	tstcs	ip, r6, lsl #16
    c658:			; <UNDEFINED> instruction: 0xffb6f01a
    c65c:	stmdacs	r0, {r2, r9, sl, lr}
    c660:	blls	30093c <npth_sleep@plt+0x2fac54>
    c664:	ldmdage	r2, {r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    c668:	andls	r2, r7, ip, lsl #2
    c66c:	ldmib	lr!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    c670:	stmdals	r7, {r1, r4, r5, r9, sl, lr}
    c674:			; <UNDEFINED> instruction: 0xf01a210c
    c678:	strmi	pc, [r6], -r7, lsr #31
    c67c:	addle	r2, r2, r0, lsl #16
    c680:	ldrb	r9, [r5, -fp, lsl #22]!
    c684:	tstcs	ip, r2, lsl r8
    c688:			; <UNDEFINED> instruction: 0xf7f99007
    c68c:			; <UNDEFINED> instruction: 0x4622e9f0
    c690:	tstcs	ip, r7, lsl #16
    c694:			; <UNDEFINED> instruction: 0xff98f01a
    c698:	stmdacs	r0, {r2, r9, sl, lr}
    c69c:	blls	3408ac <npth_sleep@plt+0x33abc4>
    c6a0:	stmdbmi	r4!, {r0, r2, r4, r5, r6, r8, r9, sl, sp, lr, pc}
    c6a4:			; <UNDEFINED> instruction: 0x46404632
    c6a8:			; <UNDEFINED> instruction: 0xf7f84479
    c6ac:	stmiavs	fp!, {r6, sl, fp, sp, lr, pc}
    c6b0:			; <UNDEFINED> instruction: 0xf7f86998
    c6b4:	stmiavs	fp!, {r3, r5, r6, sl, fp, sp, lr, pc}
    c6b8:			; <UNDEFINED> instruction: 0x464e619e
    c6bc:	ldmdbmi	lr, {r0, r1, r5, r6, r8, r9, sl, sp, lr, pc}
    c6c0:	strbmi	r4, [r0], -r2, lsr #12
    c6c4:			; <UNDEFINED> instruction: 0xf7f84479
    c6c8:	stmiavs	fp!, {r1, r4, r5, sl, fp, sp, lr, pc}
    c6cc:			; <UNDEFINED> instruction: 0xf7f869d8
    c6d0:	stmiavs	fp!, {r1, r3, r4, r6, sl, fp, sp, lr, pc}
    c6d4:			; <UNDEFINED> instruction: 0x464c61dc
    c6d8:			; <UNDEFINED> instruction: 0xf7f8e764
    c6dc:			; <UNDEFINED> instruction: 0xf7f8ec98
    c6e0:	tstlt	r8, r0, asr pc
    c6e4:			; <UNDEFINED> instruction: 0xf040b280
    c6e8:	str	r6, [r4, -r0, lsl #15]
    c6ec:	strcs	r9, [r0, -fp, lsl #16]
    c6f0:	mcrr	7, 15, pc, r8, cr8	; <UNPREDICTABLE>
    c6f4:			; <UNDEFINED> instruction: 0xf7f89809
    c6f8:	stmdals	sl, {r1, r2, r3, r4, r5, r7, r8, r9, fp, sp, lr, pc}
    c6fc:	mcrr	7, 15, pc, r2, cr8	; <UNPREDICTABLE>
    c700:			; <UNDEFINED> instruction: 0xf7f84630
    c704:	ldrtmi	lr, [r8], -r0, asr #24
    c708:	ldc	7, cr15, [ip], #-992	; 0xfffffc20
    c70c:	svclt	0x0000e707
    c710:	andeq	r2, r4, r4, ror #12
    c714:	muleq	r0, ip, r5
    c718:	andeq	r6, r2, r8, asr ip
    c71c:	andeq	r6, r2, r8, ror lr
    c720:	strdeq	r6, [r2], -ip
    c724:	andeq	r6, r2, lr, lsl ip
    c728:	andeq	r6, r2, r2, lsr #28
    c72c:	andeq	r2, r4, lr, ror #9
    c730:	strdeq	r6, [r2], -sl
    c734:	andeq	r6, r2, r4, lsl #15
    c738:	andeq	r6, r2, r8, ror #24
    c73c:	blmi	1edf12c <npth_sleep@plt+0x1ed9444>
    c740:	push	{r1, r3, r4, r5, r6, sl, lr}
    c744:	strdlt	r4, [ip], r0
    c748:			; <UNDEFINED> instruction: 0x460c58d3
    c74c:	ldmdavs	fp, {r1, r2, r9, sl, lr}
    c750:			; <UNDEFINED> instruction: 0xf04f930b
    c754:			; <UNDEFINED> instruction: 0xf7f90300
    c758:	movwcs	lr, #2486	; 0x9b6
    c75c:	stmib	sp, {r0, r1, r8, r9, ip, pc}^
    c760:			; <UNDEFINED> instruction: 0xf8d03304
    c764:			; <UNDEFINED> instruction: 0xf1b88004
    c768:	teqle	r7, r0, lsl #30
    c76c:			; <UNDEFINED> instruction: 0x46054970
    c770:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    c774:			; <UNDEFINED> instruction: 0xf850f021
    c778:	strtmi	r4, [r0], -r7, lsl #12
    c77c:			; <UNDEFINED> instruction: 0xffb0f020
    c780:	eorsle	r2, r3, r0, lsl #30
    c784:	bge	15ed38 <npth_sleep@plt+0x159050>
    c788:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    c78c:	mrc2	0, 0, pc, cr4, cr1, {0}
    c790:	stmdacs	r0, {r2, r9, sl, lr}
    c794:	bge	140d58 <npth_sleep@plt+0x13b070>
    c798:	ldrtmi	r4, [r9], -r8, lsr #12
    c79c:	stc2l	0, cr15, [r6], #68	; 0x44
    c7a0:	eorsle	r2, pc, r0, lsl #16
    c7a4:	stmdals	r5, {r2, r9, sl, lr}
    c7a8:	bl	ffb4a790 <npth_sleep@plt+0xffb44aa8>
    c7ac:			; <UNDEFINED> instruction: 0xf7f89804
    c7b0:	stmdals	r3, {r1, r3, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    c7b4:	bl	17ca79c <npth_sleep@plt+0x17c4ab4>
    c7b8:	ldrtmi	r4, [r0], -r1, lsr #12
    c7bc:	stc2	7, cr15, [r4], #-1012	; 0xfffffc0c
    c7c0:	bmi	175dfd8 <npth_sleep@plt+0x17582f0>
    c7c4:	ldrbtmi	r4, [sl], #-2905	; 0xfffff4a7
    c7c8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    c7cc:	subsmi	r9, sl, fp, lsl #22
    c7d0:	addhi	pc, ip, r0, asr #32
    c7d4:	andlt	r4, ip, r0, lsr #12
    c7d8:	ldrhhi	lr, [r0, #141]!	; 0x8d
    c7dc:	mvnscs	r4, r0, lsr r6
    c7e0:	smlabtmi	r0, r0, r2, pc	; <UNPREDICTABLE>
    c7e4:	ldc2	7, cr15, [r0], {253}	; 0xfd
    c7e8:	strb	r4, [sl, r4, lsl #12]!
    c7ec:	strmi	sl, [r1], -r6, lsl #24
    c7f0:			; <UNDEFINED> instruction: 0x46224630
    c7f4:	blx	bca7f8 <npth_sleep@plt+0xbc4b10>
    c7f8:	bicsle	r2, r3, r0, lsl #16
    c7fc:	bge	de088 <npth_sleep@plt+0xd83a0>
    c800:			; <UNDEFINED> instruction: 0xf0074628
    c804:	strmi	pc, [r4], -sp, asr #30
    c808:	suble	r2, r3, r0, lsl #16
    c80c:			; <UNDEFINED> instruction: 0xf7f89805
    c810:	stmdals	r4, {r1, r3, r4, r5, r7, r8, r9, fp, sp, lr, pc}
    c814:	bl	fedca7fc <npth_sleep@plt+0xfedc4b14>
    c818:			; <UNDEFINED> instruction: 0xf7f89803
    c81c:			; <UNDEFINED> instruction: 0x2c00eb2c
    c820:	strb	sp, [r9, pc, asr #1]
    c824:	strtmi	r4, [r2], -r3, lsr #12
    c828:	stmdals	r4, {r0, r5, r9, sl, lr}
    c82c:	b	7ca818 <npth_sleep@plt+0x7c4b30>
    c830:	bls	11e0bc <npth_sleep@plt+0x1183d4>
    c834:	strmi	r4, [r5], -r3, lsl #12
    c838:			; <UNDEFINED> instruction: 0xf7f8a803
    c83c:	strmi	lr, [r4], -lr, asr #22
    c840:	mvnle	r2, r0, lsl #16
    c844:	ldmdaeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}
    c848:	strbmi	r9, [r1], -r3, lsl #16
    c84c:	stmia	r6!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    c850:	eorsle	r2, r8, r0, lsl #16
    c854:	ldrtmi	r9, [sl], -r0, lsl #8
    c858:	ldrdcc	lr, [r4, -sp]
    c85c:			; <UNDEFINED> instruction: 0xf0084640
    c860:	strmi	pc, [r4], -fp, asr #22
    c864:	bicsle	r2, r1, r0, lsl #16
    c868:	strtmi	r9, [sl], -r4, lsl #18
    c86c:			; <UNDEFINED> instruction: 0xf7f84630
    c870:			; <UNDEFINED> instruction: 0x4604eed8
    c874:	ldmdbmi	r1!, {r1, r3, r6, r7, r8, r9, sl, sp, lr, pc}
    c878:	strbmi	r2, [r0], -r5, lsl #4
    c87c:			; <UNDEFINED> instruction: 0xf7f84479
    c880:			; <UNDEFINED> instruction: 0x4605ebb4
    c884:			; <UNDEFINED> instruction: 0xf7f94620
    c888:	strmi	lr, [r1], -lr, lsr #17
    c88c:			; <UNDEFINED> instruction: 0xf0164628
    c890:	str	pc, [r8, r5, lsr #30]
    c894:	strmi	r4, [r2], -r3, lsl #12
    c898:	stmdals	r3, {r0, r8, sp}
    c89c:	stcl	7, cr15, [r0], {248}	; 0xf8
    c8a0:	cmnlt	r8, #4, 12	; 0x400000
    c8a4:	stmib	ip, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    c8a8:	andls	r4, r4, r2, lsl #12
    c8ac:	strtmi	fp, [r3], -r0, lsl #6
    c8b0:	stmdals	r3, {r0, r8, sp}
    c8b4:	ldc	7, cr15, [r4], #992	; 0x3e0
    c8b8:	strmi	r9, [r2], -r4, lsl #18
    c8bc:			; <UNDEFINED> instruction: 0xf7f84630
    c8c0:			; <UNDEFINED> instruction: 0x4604eeb0
    c8c4:	stmdals	r3, {r1, r5, r7, r8, r9, sl, sp, lr, pc}
    c8c8:	svc	0x0016f7f8
    c8cc:	stmdacs	r0, {r2, r9, sl, lr}
    c8d0:	stmdals	r5, {r2, r3, r4, r7, r8, ip, lr, pc}
    c8d4:			; <UNDEFINED> instruction: 0xf7f8243f
    c8d8:	stmdals	r4, {r1, r2, r4, r6, r8, r9, fp, sp, lr, pc}
    c8dc:	bl	14ca8c4 <npth_sleep@plt+0x14c4bdc>
    c8e0:			; <UNDEFINED> instruction: 0xf7f89803
    c8e4:	vmull.s<illegal width 8>	q15, d16, d0[2]
    c8e8:	strb	r4, [r5, -r0, lsl #8]!
    c8ec:	bl	fe3ca8d4 <npth_sleep@plt+0xfe3c4bec>
    c8f0:	mcr	7, 2, pc, cr6, cr8, {7}	; <UNPREDICTABLE>
    c8f4:	stmdals	r5, {r2, r9, sl, lr}
    c8f8:	vmla.f<illegal width 8>	d27, d0, d0[7]
    c8fc:	ldrb	r4, [r3, -r0, lsl #8]
    c900:	vqdmulh.s<illegal width 8>	d20, d0, d15
    c904:	stmdbmi	pc, {r2, r9, lr}	; <UNPREDICTABLE>
    c908:	ldrbtmi	r4, [fp], #-2063	; 0xfffff7f1
    c90c:	tstcc	r0, #2030043136	; 0x79000000
    c910:			; <UNDEFINED> instruction: 0xf0174478
    c914:			; <UNDEFINED> instruction: 0xf7f8f871
    c918:	stmdals	r4, {r1, r2, r4, r5, r8, r9, fp, sp, lr, pc}
    c91c:	bl	cca904 <npth_sleep@plt+0xcc4c1c>
    c920:			; <UNDEFINED> instruction: 0xf7f89803
    c924:	strb	lr, [ip, -r8, lsr #21]
    c928:	ldrdeq	r2, [r4], -r0
    c92c:	muleq	r0, ip, r5
    c930:	andeq	r6, r2, sl, asr #23
    c934:			; <UNDEFINED> instruction: 0x00026bba
    c938:	andeq	r2, r4, sl, asr #4
    c93c:	ldrdeq	r6, [r2], -r4
    c940:	andeq	r6, r2, r6, lsl #27
    c944:	strdeq	r6, [r2], -r8
    c948:	andeq	r6, r2, ip, ror #20
    c94c:			; <UNDEFINED> instruction: 0x4604b538
    c950:	ldm	r8!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    c954:	ldmdblt	sp, {r0, r2, r6, fp, sp, lr}
    c958:			; <UNDEFINED> instruction: 0xf8ecf7fc
    c95c:	ldclt	6, cr4, [r8, #-160]!	; 0xffffff60
    c960:	mvnscs	r4, r0, lsr #12
    c964:	ldrhtmi	lr, [r8], -sp
    c968:	smlabtmi	r0, r0, r2, pc	; <UNPREDICTABLE>
    c96c:	bllt	134a968 <npth_sleep@plt+0x1344c80>
    c970:			; <UNDEFINED> instruction: 0x460db538
    c974:			; <UNDEFINED> instruction: 0xf7f94604
    c978:	stmdavs	r3, {r1, r2, r5, r7, fp, sp, lr, pc}^
    c97c:	strtmi	fp, [r2], -fp, lsr #18
    c980:	pop	{r0, r3, r5, r9, sl, lr}
    c984:			; <UNDEFINED> instruction: 0xf00e4038
    c988:	strtmi	fp, [r0], -r5, lsr #24
    c98c:	pop	{r0, r1, r3, r4, r5, r6, r7, r8, sp}
    c990:	vmvn.i32	d20, #8	; 0x00000008
    c994:			; <UNDEFINED> instruction: 0xf7fd4100
    c998:	svclt	0x0000bb37
    c99c:			; <UNDEFINED> instruction: 0x4604b570
    c9a0:	ldm	r0, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    c9a4:	ldmdblt	sp, {r0, r2, r6, fp, sp, lr}^
    c9a8:	andcs	r6, r1, #8781824	; 0x860000
    c9ac:	tstcs	r6, r0, lsr #12
    c9b0:			; <UNDEFINED> instruction: 0xf0437933
    c9b4:	teqvc	r3, r0, lsl r3
    c9b8:	ldmda	r2!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    c9bc:	ldcllt	6, cr4, [r0, #-160]!	; 0xffffff60
    c9c0:	mvnscs	r4, r0, lsr #12
    c9c4:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    c9c8:	smlabtmi	r0, r0, r2, pc	; <UNPREDICTABLE>
    c9cc:	bllt	74a9c8 <npth_sleep@plt+0x744ce0>
    c9d0:			; <UNDEFINED> instruction: 0x4604b510
    c9d4:	ldmda	r6!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    c9d8:	strtmi	r6, [r0], -r3, asr #16
    c9dc:			; <UNDEFINED> instruction: 0xf00db94b
    c9e0:			; <UNDEFINED> instruction: 0x4601f8b9
    c9e4:	vldrlt.16	s22, [r0, #-0]	; <UNPREDICTABLE>
    c9e8:	pop	{r5, r9, sl, lr}
    c9ec:			; <UNDEFINED> instruction: 0xf7fd4010
    c9f0:	mvnscs	fp, fp, lsl #22
    c9f4:	smlabtmi	r0, r0, r2, pc	; <UNPREDICTABLE>
    c9f8:			; <UNDEFINED> instruction: 0x4010e8bd
    c9fc:	bllt	14a9f8 <npth_sleep@plt+0x144d10>
    ca00:	stmvs	r3, {r1, r2, r3, sl, ip, sp, pc}
    ca04:	ldmdbmi	r0, {r0, r1, r2, r3, fp, lr}
    ca08:	strlt	r4, [r0, #-1144]	; 0xfffffb88
    ca0c:	stmdapl	r1, {r1, r7, ip, sp, pc}^
    ca10:	ldmdavs	r8, {r0, r1, r9, fp, sp, pc}
    ca14:	tstls	r1, r9, lsl #16
    ca18:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    ca1c:	blne	14ab6c <npth_sleep@plt+0x144e84>
    ca20:			; <UNDEFINED> instruction: 0xf01f9200
    ca24:	bmi	28ab20 <npth_sleep@plt+0x284e38>
    ca28:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    ca2c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    ca30:	subsmi	r9, sl, r1, lsl #22
    ca34:	andlt	sp, r2, r4, lsl #2
    ca38:	bl	14abb4 <npth_sleep@plt+0x144ecc>
    ca3c:	ldrbmi	fp, [r0, -r3]!
    ca40:	b	ff94aa28 <npth_sleep@plt+0xff944d40>
    ca44:	andeq	r2, r4, r8
    ca48:	muleq	r0, ip, r5
    ca4c:	andeq	r1, r4, r6, ror #31
    ca50:	svcmi	0x00f0e92d
    ca54:	ldcmi	0, cr11, [lr, #652]	; 0x28c
    ca58:	ldcmi	6, cr4, [lr], {145}	; 0x91
    ca5c:	ldrbtmi	sl, [sp], #-2570	; 0xfffff5f6
    ca60:	blge	2de4c8 <npth_sleep@plt+0x2d87e0>
    ca64:	stmdbpl	ip!, {r1, r2, r9, sl, lr}
    ca68:	stcls	6, cr4, [sp, #-60]!	; 0xffffffc4
    ca6c:	strtls	r6, [r1], #-2084	; 0xfffff7dc
    ca70:	streq	pc, [r0], #-79	; 0xffffffb1
    ca74:	strls	r2, [r9], #-1024	; 0xfffffc00
    ca78:	strmi	lr, [fp], #-2509	; 0xfffff633
    ca7c:			; <UNDEFINED> instruction: 0xf008940d
    ca80:			; <UNDEFINED> instruction: 0x4604f837
    ca84:	stfcsd	f3, [r0, #-160]	; 0xffffff60
    ca88:	addlt	sp, r3, #106	; 0x6a
    ca8c:	cmnle	r7, fp, lsl fp
    ca90:			; <UNDEFINED> instruction: 0xf10d462c
    ca94:	tstcs	r4, r8, asr sl
    ca98:			; <UNDEFINED> instruction: 0x46524638
    ca9c:	ldc2	0, cr15, [r4, #104]	; 0x68
    caa0:	blcs	33760 <npth_sleep@plt+0x2da78>
    caa4:			; <UNDEFINED> instruction: 0x232dbfdc
    caa8:	subcc	pc, r4, sp, lsr #17
    caac:	bmi	fe2c3ec8 <npth_sleep@plt+0xfe2be1e0>
    cab0:	tstcs	r4, r1, lsl r8
    cab4:			; <UNDEFINED> instruction: 0xf7f8447a
    cab8:	movwcs	lr, #3780	; 0xec4
    cabc:	eorscc	pc, ip, sp, lsl #17
    cac0:	blcs	33784 <npth_sleep@plt+0x2da9c>
    cac4:	adcshi	pc, r1, r0, asr #32
    cac8:			; <UNDEFINED> instruction: 0xf0402d00
    cacc:	blls	c2cd1c <npth_sleep@plt+0xc27034>
    cad0:			; <UNDEFINED> instruction: 0xf0402b00
    cad4:			; <UNDEFINED> instruction: 0xf89d8098
    cad8:	blcs	18bd0 <npth_sleep@plt+0x12ee8>
    cadc:	addshi	pc, lr, r0
    cae0:	subsle	r2, r6, r0, lsl #24
    cae4:	ldrbtmi	r4, [sp], #-3453	; 0xfffff283
    cae8:	blls	b1e59c <npth_sleep@plt+0xb188b4>
    caec:			; <UNDEFINED> instruction: 0xf0402b00
    caf0:	andcs	r8, r2, #172	; 0xac
    caf4:			; <UNDEFINED> instruction: 0x46304651
    caf8:	blx	cc8b18 <npth_sleep@plt+0xcc2e30>
    cafc:			; <UNDEFINED> instruction: 0xf0002800
    cb00:	svcmi	0x007780e1
    cb04:			; <UNDEFINED> instruction: 0xf7f8447f
    cb08:	stmdals	fp, {r1, r2, r3, r4, r5, r9, fp, sp, lr, pc}
    cb0c:	bge	378fd4 <npth_sleep@plt+0x3732ec>
    cb10:	movwcs	sl, #2316	; 0x90c
    cb14:	blx	fefc8b4c <npth_sleep@plt+0xfefc2e64>
    cb18:	bllt	21e330 <npth_sleep@plt+0x218648>
    cb1c:			; <UNDEFINED> instruction: 0xf1b8990c
    cb20:	cmple	r0, r0, lsl #30
    cb24:			; <UNDEFINED> instruction: 0xf0002900
    cb28:	stcls	0, cr8, [sp], {173}	; 0xad
    cb2c:			; <UNDEFINED> instruction: 0xf0002c00
    cb30:	blls	26cde8 <npth_sleep@plt+0x267100>
    cb34:			; <UNDEFINED> instruction: 0xf0002b00
    cb38:	smlatbls	r0, r2, r0, r8
    cb3c:	tstls	r6, pc, lsl #18
    cb40:	tstls	r5, r1, lsl r9
    cb44:	stmdbmi	r7!, {r1, r4, r6, r9, sl, lr}^
    cb48:	movwls	r4, #17968	; 0x4630
    cb4c:	strls	r4, [r1], #-1627	; 0xfffff9a5
    cb50:	strcs	r4, [r0], #-1145	; 0xfffffb87
    cb54:	strls	r9, [r7], #-1283	; 0xfffffafd
    cb58:			; <UNDEFINED> instruction: 0xf7ff9702
    cb5c:			; <UNDEFINED> instruction: 0x4604ff51
    cb60:			; <UNDEFINED> instruction: 0xf7f89809
    cb64:	stmdals	fp, {r4, r9, fp, sp, lr, pc}
    cb68:	b	34ab50 <npth_sleep@plt+0x344e68>
    cb6c:			; <UNDEFINED> instruction: 0xf7f8980c
    cb70:	stmdals	sp, {r1, r3, r9, fp, sp, lr, pc}
    cb74:	b	1cab5c <npth_sleep@plt+0x1c4e74>
    cb78:	blmi	159f4ec <npth_sleep@plt+0x1599804>
    cb7c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    cb80:	blls	866bf0 <npth_sleep@plt+0x860f08>
    cb84:			; <UNDEFINED> instruction: 0xf040405a
    cb88:	strtmi	r8, [r0], -r0, lsr #1
    cb8c:	pop	{r0, r1, r5, ip, sp, pc}
    cb90:	blls	2b0b58 <npth_sleep@plt+0x2aae70>
    cb94:	blcs	11b7a0 <npth_sleep@plt+0x115ab8>
    cb98:	addhi	pc, lr, r0, lsl #4
    cb9c:			; <UNDEFINED> instruction: 0xf003e8df
    cba0:	stchi	6, cr8, [r0], {76}	; 0x4c
    cba4:	stmdbcs	r0, {r2, r3, r6}
    cba8:	stmdals	sp, {r1, r2, r5, r6, ip, lr, pc}
    cbac:	rsble	r2, r0, r0, lsl #16
    cbb0:	blcs	337dc <npth_sleep@plt+0x2daf4>
    cbb4:	andls	sp, r0, sl, asr r0
    cbb8:	andls	sl, r5, pc, lsl #16
    cbbc:	andls	sl, r4, r1, lsl r8
    cbc0:	stmdami	sl, {r1, r3, r4, r6, r9, sl, lr}^
    cbc4:	strmi	r9, [fp], -r3, lsl #6
    cbc8:	ldrbtmi	r9, [r8], #-1282	; 0xfffffafe
    cbcc:	smlsdls	r1, r1, r6, r4
    cbd0:	blx	ffa48c46 <npth_sleep@plt+0xffa42f5e>
    cbd4:	stmdacs	r0, {r0, r2, r9, sl, lr}
    cbd8:			; <UNDEFINED> instruction: 0xf7f8d05a
    cbdc:			; <UNDEFINED> instruction: 0x4629ec9a
    cbe0:	strbmi	r4, [r8], -r2, lsl #12
    cbe4:	ldc	7, cr15, [ip, #-992]	; 0xfffffc20
    cbe8:	strtmi	r4, [r8], -r4, lsl #12
    cbec:	stmib	sl, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    cbf0:	ldmdbmi	pc!, {r1, r2, r4, r5, r7, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
    cbf4:	andcs	sl, r5, #983040	; 0xf0000
    cbf8:			; <UNDEFINED> instruction: 0xf7f84479
    cbfc:	blls	c480ac <npth_sleep@plt+0xc423c4>
    cc00:			; <UNDEFINED> instruction: 0xf43f2b00
    cc04:	ldmdbmi	fp!, {r3, r5, r6, r8, r9, sl, fp, sp, pc}
    cc08:	andcs	sl, r5, #983040	; 0xf0000
    cc0c:			; <UNDEFINED> instruction: 0xf7f84479
    cc10:			; <UNDEFINED> instruction: 0xf89ded20
    cc14:	blcs	18d0c <npth_sleep@plt+0x13024>
    cc18:	svcge	0x0062f47f
    cc1c:			; <UNDEFINED> instruction: 0xf8ad232d
    cc20:	stccs	0, cr3, [r0], {60}	; 0x3c
    cc24:	svcge	0x005ef47f
    cc28:	movtcs	lr, #18355	; 0x47b3
    cc2c:	eorscc	pc, ip, sp, lsr #17
    cc30:			; <UNDEFINED> instruction: 0xf43f2d00
    cc34:	ldrb	sl, [ip, ip, asr #30]
    cc38:	vstmdbmi	pc!, {d9-d30}
    cc3c:	ldrsbtlt	pc, [ip], pc	; <UNPREDICTABLE>
    cc40:	ldrbtmi	r4, [fp], #1149	; 0x47d
    cc44:			; <UNDEFINED> instruction: 0xf43f2b00
    cc48:	bge	3b89a0 <npth_sleep@plt+0x3b2cb8>
    cc4c:			; <UNDEFINED> instruction: 0x46304639
    cc50:	stc2	0, cr15, [r0, #-28]	; 0xffffffe4
    cc54:			; <UNDEFINED> instruction: 0xf47f2800
    cc58:	stmdbls	ip!, {r2, r3, r6, r8, r9, sl, fp, sp, pc}
    cc5c:	stmdals	lr, {r0, r3, r9, fp, sp, pc}
    cc60:	blx	848ce8 <npth_sleep@plt+0x843000>
    cc64:			; <UNDEFINED> instruction: 0xf7f8980e
    cc68:	strb	lr, [r2, -r6, lsl #18]
    cc6c:	ldrbtmi	r4, [fp], #-2852	; 0xfffff4dc
    cc70:	stmdami	r4!, {r0, r5, r7, r8, r9, sl, sp, lr, pc}
    cc74:			; <UNDEFINED> instruction: 0xe79b4478
    cc78:	ldrbtmi	r4, [r9], #-2339	; 0xfffff6dd
    cc7c:	blmi	906ad8 <npth_sleep@plt+0x900df0>
    cc80:			; <UNDEFINED> instruction: 0xe75a447b
    cc84:	ldrbtmi	r4, [r9], #-2338	; 0xfffff6de
    cc88:	stcmi	7, cr14, [r2], #-316	; 0xfffffec4
    cc8c:			; <UNDEFINED> instruction: 0xe750447c
    cc90:	ldcl	7, cr15, [r6], #-992	; 0xfffffc20
    cc94:	stmdacs	r0, {r2, r9, sl, lr}
    cc98:	vaddl.s8	<illegal reg q14.5>, d16, d23
    cc9c:	str	r4, [r4, r0, lsl #8]!
    cca0:			; <UNDEFINED> instruction: 0xf8df4d1d
    cca4:	ldrbtmi	fp, [sp], #-120	; 0xffffff88
    cca8:			; <UNDEFINED> instruction: 0xe71e44fb
    ccac:			; <UNDEFINED> instruction: 0xf8df4d1c
    ccb0:	ldrbtmi	fp, [sp], #-116	; 0xffffff8c
    ccb4:			; <UNDEFINED> instruction: 0xe71844fb
    ccb8:			; <UNDEFINED> instruction: 0xf8df4d1b
    ccbc:	ldrbtmi	fp, [sp], #-112	; 0xffffff90
    ccc0:			; <UNDEFINED> instruction: 0xe71244fb
    ccc4:	ldrbtmi	r4, [pc], #-3866	; cccc <npth_sleep@plt+0x6fe4>
    ccc8:			; <UNDEFINED> instruction: 0xf7f8e71d
    cccc:	svclt	0x0000e9a0
    ccd0:			; <UNDEFINED> instruction: 0x00041fb2
    ccd4:	muleq	r0, ip, r5
    ccd8:	muleq	r2, ip, r9
    ccdc:	andeq	r6, r2, r2, lsr #17
    cce0:	andeq	r0, r3, r4, asr #6
    cce4:	andeq	r6, r2, r0, asr #16
    cce8:	muleq	r4, r4, lr
    ccec:	andeq	r6, r2, lr, asr #15
    ccf0:			; <UNDEFINED> instruction: 0x000263b4
    ccf4:	andeq	r0, r3, r0, lsr #19
    ccf8:	andeq	r6, r2, ip, asr #14
    ccfc:	andeq	r6, r2, lr, lsl #18
    cd00:	andeq	r6, r2, sl, lsl r7
    cd04:	andeq	r6, r2, r4, lsl r7
    cd08:	andeq	r6, r2, lr, lsl #14
    cd0c:	andeq	r6, r2, r8, lsl #14
    cd10:	andeq	r6, r2, r2, lsl #14
    cd14:	strdeq	r6, [r2], -ip
    cd18:	andeq	r6, r2, r2, ror #13
    cd1c:	andeq	sl, r2, r8, lsl #31
    cd20:	andeq	pc, r2, r6, asr #19
    cd24:	muleq	r2, ip, r8
    cd28:	andeq	r6, r2, sl, asr #13
    cd2c:			; <UNDEFINED> instruction: 0x0002e3b8
    cd30:	andeq	r6, r2, r2, asr #13
    cd34:	svcmi	0x00f0e92d
    cd38:	stc	6, cr4, [sp, #-544]!	; 0xfffffde0
    cd3c:	strmi	r8, [r5], -r2, lsl #22
    cd40:	strtcs	pc, [r8], #-2271	; 0xfffff721
    cd44:	strtcc	pc, [r8], #-2271	; 0xfffff721
    cd48:			; <UNDEFINED> instruction: 0xf8df447a
    cd4c:	addslt	r6, pc, r8, lsr #8
    cd50:	ldrbtmi	r5, [lr], #-2259	; 0xfffff72d
    cd54:	tstls	sp, #1769472	; 0x1b0000
    cd58:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    cd5c:	mrc	7, 5, APSR_nzcv, cr2, cr8, {7}
    cd60:	movwls	r6, #30787	; 0x7843
    cd64:			; <UNDEFINED> instruction: 0xf0402b00
    cd68:			; <UNDEFINED> instruction: 0xf8df80db
    cd6c:	strmi	r1, [r3], ip, lsl #8
    cd70:	ldrbtmi	r4, [r9], #-1600	; 0xfffff9c0
    cd74:	ldc2l	0, cr15, [lr], {32}
    cd78:	cmnlt	r8, #6
    cd7c:			; <UNDEFINED> instruction: 0x464049ff
    cd80:			; <UNDEFINED> instruction: 0xf0204479
    cd84:	ldmibmi	lr!, {r0, r1, r2, r4, r6, r7, sl, fp, ip, sp, lr, pc}^
    cd88:	sxtab16mi	r4, r1, r9, ror #8
    cd8c:			; <UNDEFINED> instruction: 0xf0204640
    cd90:	stmdacs	r0, {r0, r1, r6, r8, sl, fp, ip, sp, lr, pc}
    cd94:	sbcshi	pc, sl, r0
    cd98:			; <UNDEFINED> instruction: 0x464049fa
    cd9c:			; <UNDEFINED> instruction: 0xf0204479
    cda0:	stmdacs	r0, {r0, r3, r6, r7, sl, fp, ip, sp, lr, pc}
    cda4:	orrshi	pc, r6, r0, asr #32
    cda8:			; <UNDEFINED> instruction: 0x464049f7
    cdac:			; <UNDEFINED> instruction: 0xf0204479
    cdb0:	stmdacs	r0, {r0, r6, r7, sl, fp, ip, sp, lr, pc}
    cdb4:			; <UNDEFINED> instruction: 0x81a3f040
    cdb8:			; <UNDEFINED> instruction: 0x464049f4
    cdbc:			; <UNDEFINED> instruction: 0xf0204479
    cdc0:	stmdacs	r0, {r0, r3, r4, r5, r7, sl, fp, ip, sp, lr, pc}
    cdc4:			; <UNDEFINED> instruction: 0x81a9f040
    cdc8:	strcs	r2, [r1, -r2, lsl #8]
    cdcc:	ldmpl	r3!, {r4, r5, r6, r7, r8, r9, fp, lr}^
    cdd0:			; <UNDEFINED> instruction: 0x309cf8d3
    cdd4:	eor	r9, r2, r6, lsl #6
    cdd8:	strbmi	r4, [r0], -lr, ror #19
    cddc:			; <UNDEFINED> instruction: 0xf0204479
    cde0:	stmibmi	sp!, {r0, r3, r5, r7, sl, fp, ip, sp, lr, pc}^
    cde4:			; <UNDEFINED> instruction: 0x46044479
    cde8:			; <UNDEFINED> instruction: 0xf0204640
    cdec:	stmibmi	fp!, {r0, r1, r5, r7, sl, fp, ip, sp, lr, pc}^
    cdf0:	sxtab16mi	r4, r1, r9, ror #8
    cdf4:			; <UNDEFINED> instruction: 0xf0204640
    cdf8:	stmdacs	r0, {r0, r1, r2, r3, r8, sl, fp, ip, sp, lr, pc}
    cdfc:	rscshi	pc, r3, r0
    ce00:	strbmi	r4, [r0], -r7, ror #19
    ce04:	streq	pc, [r2, -r4, lsr #3]
    ce08:	blx	fedddff4 <npth_sleep@plt+0xfedd830c>
    ce0c:			; <UNDEFINED> instruction: 0xf020f787
    ce10:	ldmdbeq	pc!, {r0, r4, r7, sl, fp, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    ce14:			; <UNDEFINED> instruction: 0xf0002800
    ce18:	movwcs	r8, #4501	; 0x1195
    ce1c:	stmibmi	r1!, {r1, r2, r8, r9, ip, pc}^
    ce20:	ldrbtmi	r4, [r9], #-1600	; 0xfffff9c0
    ce24:	stc2	0, cr15, [r6], {32}
    ce28:	strbmi	r4, [r0], -r6, lsl #12
    ce2c:	mrrc2	0, 2, pc, r8, cr0	; <UNPREDICTABLE>
    ce30:	svclt	0x000c2e00
    ce34:	movwcs	r4, #5691	; 0x163b
    ce38:	blcs	1e848 <npth_sleep@plt+0x18b60>
    ce3c:	cmnhi	fp, r0, asr #32	; <UNPREDICTABLE>
    ce40:			; <UNDEFINED> instruction: 0x4698461e
    ce44:			; <UNDEFINED> instruction: 0xf0002c00
    ce48:			; <UNDEFINED> instruction: 0xf01880d9
    ce4c:	ldmibmi	r6, {r0, r1, r4, r7, r8, r9, fp, ip, sp, lr, pc}^
    ce50:	ldrbtmi	r2, [r9], #-512	; 0xfffffe00
    ce54:	stc2l	0, cr15, [r6, #72]!	; 0x48
    ce58:	stmdacs	r0, {r2, r9, sl, lr}
    ce5c:	tsthi	r4, r0	; <UNPREDICTABLE>
    ce60:	b	b4ae48 <npth_sleep@plt+0xb45160>
    ce64:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    ce68:	tsthi	sl, r0	; <UNPREDICTABLE>
    ce6c:	strtmi	r4, [r0], -pc, asr #23
    ce70:	mcr	4, 0, r4, cr8, cr11, {3}
    ce74:			; <UNDEFINED> instruction: 0xf7f83a10
    ce78:	ldrtmi	lr, [r8], -r6, lsl #17
    ce7c:	ldc	7, cr15, [sl, #992]	; 0x3e0
    ce80:	stmdacs	r0, {r2, r9, sl, lr}
    ce84:			; <UNDEFINED> instruction: 0xf104d045
    ce88:			; <UNDEFINED> instruction: 0x46500a13
    ce8c:	bl	104ae74 <npth_sleep@plt+0x104518c>
    ce90:	mvnsle	r2, ip, lsr #16
    ce94:	eorseq	pc, fp, r4, lsl #2
    ce98:	bne	448700 <npth_sleep@plt+0x442a18>
    ce9c:	svc	0x0020f7f7
    cea0:	stmdacs	r0, {r2, r9, sl, lr}
    cea4:	blge	4c1650 <npth_sleep@plt+0x4bb968>
    cea8:	ldrbmi	sl, [r1], -sp, lsl #20
    ceac:	ldrmi	r9, [r8], -r8, lsl #4
    ceb0:			; <UNDEFINED> instruction: 0xf7f82228
    ceb4:	stmdbls	r8, {r4, sl, fp, sp, lr, pc}
    ceb8:			; <UNDEFINED> instruction: 0xf88d2214
    cebc:	andls	r4, r9, r0, ror r0
    cec0:	blx	fe348f30 <npth_sleep@plt+0xfe343248>
    cec4:	blle	ff616ecc <npth_sleep@plt+0xff6111e4>
    cec8:	strmi	lr, [fp], #-2509	; 0xfffff633
    cecc:	cdpcs	4, 0, cr9, cr0, cr10, {0}
    ced0:	addhi	pc, pc, r0
    ced4:	bge	333b00 <npth_sleep@plt+0x32de18>
    ced8:	andls	r4, r0, #64, 12	; 0x4000000
    cedc:	ldrmi	sl, [r9], -sl, lsl #20
    cee0:			; <UNDEFINED> instruction: 0xf003ab0b
    cee4:	stmdacs	r0, {r0, r1, r4, r6, r9, fp, ip, sp, lr, pc}
    cee8:	adchi	pc, r6, r0, asr #32
    ceec:	strcs	r9, [r1], #-2571	; 0xfffff5f5
    cef0:	stmdbls	ip, {r1, r3, r8, r9, fp, ip, pc}
    cef4:	ldrbmi	r9, [r8], -r1, lsl #8
    cef8:	tstls	r4, r6, lsl #24
    cefc:	strbmi	r9, [fp], -r3, lsl #6
    cf00:	strtmi	r9, [sl], -r2, lsl #4
    cf04:	strls	r9, [r0], #-2312	; 0xfffff6f8
    cf08:	stc2	7, cr15, [r2, #1020]!	; 0x3fc
    cf0c:	adcsle	r2, r4, r0, lsl #16
    cf10:	strbmi	r9, [r0], -r7
    cf14:	blx	348f28 <npth_sleep@plt+0x343240>
    cf18:			; <UNDEFINED> instruction: 0xf7f84638
    cf1c:	ldrh	lr, [r5], #-236	; 0xffffff14
    cf20:	mvnscs	r4, r8, lsr #12
    cf24:	smlabtmi	r0, r0, r2, pc	; <UNPREDICTABLE>
    cf28:			; <UNDEFINED> instruction: 0xf86ef7fd
    cf2c:	bmi	fe81e74c <npth_sleep@plt+0xfe818a64>
    cf30:	ldrbtmi	r4, [sl], #-2959	; 0xfffff471
    cf34:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    cf38:	subsmi	r9, sl, sp, lsl fp
    cf3c:	sbcshi	pc, sp, r0, asr #32
    cf40:	andslt	r4, pc, r0, lsr r6	; <UNPREDICTABLE>
    cf44:	blhi	c8240 <npth_sleep@plt+0xc2558>
    cf48:	svchi	0x00f0e8bd
    cf4c:			; <UNDEFINED> instruction: 0x46404999
    cf50:			; <UNDEFINED> instruction: 0xf0204479
    cf54:	strbmi	pc, [r0], -pc, ror #23	; <UNPREDICTABLE>
    cf58:	blx	ff0c8fe2 <npth_sleep@plt+0xff0c32fa>
    cf5c:	movwls	r9, #27399	; 0x6b07
    cf60:			; <UNDEFINED> instruction: 0xf9c0f003
    cf64:			; <UNDEFINED> instruction: 0xf1b84680
    cf68:			; <UNDEFINED> instruction: 0xf0000f00
    cf6c:			; <UNDEFINED> instruction: 0xf10d80c1
    cf70:	svcge	0x000a0a2c
    cf74:	mcrge	12, 0, sl, cr13, cr2, {0}
    cf78:	movwls	sl, #35596	; 0x8b0c
    cf7c:	ldrtmi	r9, [sl], -r8, lsl #22
    cf80:	strbmi	r4, [r0], -r1, lsr #12
    cf84:	ldrbmi	r9, [r3], -r0, lsl #6
    cf88:			; <UNDEFINED> instruction: 0xf9d6f003
    cf8c:	andscs	fp, r4, #216, 18	; 0x360000
    cf90:			; <UNDEFINED> instruction: 0x46204631
    cf94:	blx	8c9004 <npth_sleep@plt+0x8c331c>
    cf98:	blle	ffbd6fa0 <npth_sleep@plt+0xffbd12b8>
    cf9c:			; <UNDEFINED> instruction: 0xf04f9a06
    cfa0:	stmdbls	sl, {r0, sl, fp}
    cfa4:	stmdals	fp, {r0, r1, r3, r6, r9, sl, lr}
    cfa8:	bls	3317b0 <npth_sleep@plt+0x32bac8>
    cfac:	ldrtmi	r9, [r1], -r3, lsl #2
    cfb0:	ldrbmi	r9, [r8], -r2
    cfb4:	strtmi	r9, [sl], -r4, lsl #4
    cfb8:	andgt	pc, r4, sp, asr #17
    cfbc:	stc2l	7, cr15, [r8, #-1020]	; 0xfffffc04
    cfc0:	sbcsle	r2, fp, r0, lsl #16
    cfc4:	strbmi	r9, [r0], -r7
    cfc8:			; <UNDEFINED> instruction: 0xf9b2f003
    cfcc:	vmlals.f64	d9, d7, d7
    cfd0:	adcle	r2, ip, r0, lsl #22
    cfd4:	adcslt	r9, r3, #7, 28	; 0x70
    cfd8:	adcle	r2, r8, fp, lsl fp
    cfdc:	ldrtmi	r4, [r1], -r8, lsr #12
    cfe0:			; <UNDEFINED> instruction: 0xf812f7fd
    cfe4:			; <UNDEFINED> instruction: 0xf1a4e7a3
    cfe8:	blx	fedcebf8 <npth_sleep@plt+0xfedc8f10>
    cfec:	ldmdbeq	pc!, {r0, r1, r2, r7, r8, r9, sl, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    cff0:			; <UNDEFINED> instruction: 0x4631e715
    cff4:			; <UNDEFINED> instruction: 0x46324633
    cff8:			; <UNDEFINED> instruction: 0xe77b4634
    cffc:	ldrbmi	sl, [r1], -sp, lsl #30
    d000:	ldrtmi	r4, [sl], -r8, lsr #12
    d004:	mcr2	7, 1, pc, cr6, cr14, {7}	; <UNPREDICTABLE>
    d008:	stmiblt	r8!, {r0, r1, r9, sl, lr}^
    d00c:	strmi	lr, [fp], #-2509	; 0xfffff633
    d010:	mvnslt	r9, sl, lsl #8
    d014:	bge	2b7c4c <npth_sleep@plt+0x2b1f64>
    d018:	ldrbmi	r9, [r1], -r0, lsl #6
    d01c:	strbmi	sl, [r0], -fp, lsl #22
    d020:			; <UNDEFINED> instruction: 0xf9b4f003
    d024:	cmplt	r0, #6291456	; 0x600000
    d028:	blcs	6f9a3c <npth_sleep@plt+0x6f3d54>
    d02c:	ldmib	sp, {r0, r1, r6, r8, ip, lr, pc}^
    d030:	strtmi	r1, [r6], -sl, lsl #4
    d034:	ands	r9, r0, ip, lsl #22
    d038:	blcs	6f9a4c <npth_sleep@plt+0x6f3d64>
    d03c:	svcge	0x0068f47f
    d040:	andcc	lr, sl, #3620864	; 0x374000
    d044:	ldrb	r9, [r5, -ip, lsl #18]
    d048:			; <UNDEFINED> instruction: 0x4640461e
    d04c:			; <UNDEFINED> instruction: 0xf970f003
    d050:			; <UNDEFINED> instruction: 0xe7c1b2b3
    d054:			; <UNDEFINED> instruction: 0x46314633
    d058:	stcls	6, cr4, [r6], {50}	; 0x32
    d05c:	movwls	r4, #18008	; 0x4658
    d060:	tstls	r3, fp, asr #12
    d064:	andls	r4, r2, #59768832	; 0x3900000
    d068:	strls	r4, [r1], -sl, lsr #12
    d06c:			; <UNDEFINED> instruction: 0xf7ff9400
    d070:	strmi	pc, [r1], -pc, ror #25
    d074:	tstls	r7, r0, asr #12
    d078:			; <UNDEFINED> instruction: 0xf95af003
    d07c:	bls	306f1c <npth_sleep@plt+0x301234>
    d080:	stmdbls	sl, {r0, r9, sl, sp}
    d084:	strb	r9, [r8, ip, lsl #22]!
    d088:	b	1ecb070 <npth_sleep@plt+0x1ec5388>
    d08c:	cmnlt	r0, r6, lsl #12
    d090:	strbmi	fp, [r0], -r6, lsl #5
    d094:	orrvs	pc, r0, #70	; 0x46
    d098:			; <UNDEFINED> instruction: 0xf0039307
    d09c:	ldr	pc, [r9, r9, asr #18]
    d0a0:	b	1bcb088 <npth_sleep@plt+0x1bc53a0>
    d0a4:	ldmdblt	r0, {r1, r2, r9, sl, lr}^
    d0a8:			; <UNDEFINED> instruction: 0xf7f74620
    d0ac:	strbmi	lr, [r0], -ip, ror #30
    d0b0:			; <UNDEFINED> instruction: 0xf93ef003
    d0b4:			; <UNDEFINED> instruction: 0x4640e73b
    d0b8:			; <UNDEFINED> instruction: 0xf93af003
    d0bc:	addlt	lr, r6, #37224448	; 0x2380000
    d0c0:			; <UNDEFINED> instruction: 0xf0464620
    d0c4:	movwls	r6, #29568	; 0x7380
    d0c8:	svc	0x005cf7f7
    d0cc:			; <UNDEFINED> instruction: 0xf0034640
    d0d0:	ldrb	pc, [pc, -pc, lsr #18]!	; <UNPREDICTABLE>
    d0d4:			; <UNDEFINED> instruction: 0x46404938
    d0d8:			; <UNDEFINED> instruction: 0xf0204479
    d0dc:	strbmi	pc, [r0], -fp, lsr #22	; <UNPREDICTABLE>
    d0e0:	blx	fffc9168 <npth_sleep@plt+0xfffc3480>
    d0e4:	movwls	r2, #25345	; 0x6301
    d0e8:			; <UNDEFINED> instruction: 0xf8fcf003
    d0ec:	ldr	r4, [sl, -r0, lsl #13]!
    d0f0:	strbmi	r4, [r6], -r0, asr #12
    d0f4:			; <UNDEFINED> instruction: 0xf91cf003
    d0f8:			; <UNDEFINED> instruction: 0xf7f7e719
    d0fc:	stmdbmi	pc!, {r3, r7, r8, r9, sl, fp, sp, lr, pc}	; <UNPREDICTABLE>
    d100:	ldrbtmi	r4, [r9], #-1600	; 0xfffff9c0
    d104:	blx	5c918e <npth_sleep@plt+0x5c34a6>
    d108:			; <UNDEFINED> instruction: 0xf0204640
    d10c:	movwcs	pc, #10985	; 0x2ae9	; <UNPREDICTABLE>
    d110:			; <UNDEFINED> instruction: 0xf0039306
    d114:	strmi	pc, [r0], r7, ror #17
    d118:	stmdbmi	r9!, {r0, r2, r5, r8, r9, sl, sp, lr, pc}
    d11c:	strcs	r4, [r2], #-1600	; 0xfffff9c0
    d120:	ldrbtmi	r2, [r9], #-1793	; 0xfffff8ff
    d124:	blx	1c91ae <npth_sleep@plt+0x1c34c6>
    d128:	strbmi	r4, [r0], -r6, lsl #12
    d12c:	blx	ff6491b4 <npth_sleep@plt+0xff6434cc>
    d130:	movwls	r2, #25352	; 0x6308
    d134:			; <UNDEFINED> instruction: 0xf0034682
    d138:	pkhtbmi	pc, r0, r5, asr #17	; <UNPREDICTABLE>
    d13c:			; <UNDEFINED> instruction: 0xf43f2f00
    d140:	ldr	sl, [r0, -r1, lsl #29]
    d144:			; <UNDEFINED> instruction: 0x4640491f
    d148:			; <UNDEFINED> instruction: 0xf0204479
    d14c:			; <UNDEFINED> instruction: 0xb110faf3
    d150:	movwls	r2, #25346	; 0x6302
    d154:	ldmdbmi	ip, {r0, r1, r5, r6, r9, sl, sp, lr, pc}
    d158:	ldrbtmi	r4, [r9], #-1600	; 0xfffff9c0
    d15c:	blx	ffac91e4 <npth_sleep@plt+0xffac34fc>
    d160:			; <UNDEFINED> instruction: 0xf43f2800
    d164:	movwcs	sl, #36403	; 0x8e33
    d168:	ldrb	r9, [r8], -r6, lsl #6
    d16c:	andeq	r1, r4, r8, asr #25
    d170:	muleq	r0, ip, r5
    d174:			; <UNDEFINED> instruction: 0x00041cbe
    d178:	andeq	r6, r2, r2, asr #12
    d17c:	andeq	r6, r2, r0, asr r2
    d180:	andeq	r6, r2, r0, asr #12
    d184:	andeq	r6, r2, r8, lsr r6
    d188:	andeq	r6, r2, r8, lsr r6
    d18c:	andeq	r6, r2, r8, lsr r6
    d190:	andeq	r0, r0, r4, ror #11
    d194:	andeq	r6, r2, r4, ror #11
    d198:	andeq	r6, r2, ip, ror #3
    d19c:	ldrdeq	r6, [r2], -r8
    d1a0:	andeq	r6, r2, ip, asr #11
    d1a4:	andeq	r6, r2, r6, ror #11
    d1a8:	andeq	r4, r2, r6, ror #2
    d1ac:	andeq	r6, r2, r4, lsr #11
    d1b0:	ldrdeq	r1, [r4], -lr
    d1b4:			; <UNDEFINED> instruction: 0x000264b8
    d1b8:	andeq	r6, r2, r0, lsr r3
    d1bc:	andeq	r6, r2, r6, lsl #6
    d1c0:	andeq	r6, r2, r6, ror #5
    d1c4:	muleq	r2, ip, r2
    d1c8:	muleq	r2, sl, r2
    d1cc:	ldrdgt	pc, [r4], #-143	; 0xffffff71
    d1d0:	ldrbtmi	fp, [ip], #1036	; 0x40c
    d1d4:	strlt	r4, [r0, #-2576]	; 0xfffff5f0
    d1d8:			; <UNDEFINED> instruction: 0xf85cb083
    d1dc:	blge	1151ec <npth_sleep@plt+0x10f504>
    d1e0:	ldmdavs	r2, {r7, fp, sp, lr}
    d1e4:			; <UNDEFINED> instruction: 0xf04f9201
    d1e8:			; <UNDEFINED> instruction: 0xf8530200
    d1ec:	stmdavs	r0, {r2, r8, r9, fp, sp}
    d1f0:			; <UNDEFINED> instruction: 0xf01e9300
    d1f4:	bmi	28c190 <npth_sleep@plt+0x2864a8>
    d1f8:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    d1fc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    d200:	subsmi	r9, sl, r1, lsl #22
    d204:	andlt	sp, r3, r4, lsl #2
    d208:	bl	14b384 <npth_sleep@plt+0x14569c>
    d20c:	ldrbmi	fp, [r0, -r2]!
    d210:	mrc	7, 7, APSR_nzcv, cr12, cr7, {7}
    d214:	andeq	r1, r4, lr, lsr r8
    d218:	muleq	r0, ip, r5
    d21c:	andeq	r1, r4, r6, lsl r8
    d220:	strdlt	fp, [r5], r0
    d224:	orrlt	r9, r0, #10, 30	; 0x28
    d228:	stmvs	r3, {r0, r2, r3, r4, r9, sl, lr}
    d22c:	cmnlt	r3, #4, 12	; 0x400000
    d230:	cmplt	r3, #1769472	; 0x1b0000
    d234:	movweq	pc, #41378	; 0xa1a2	; <UNPREDICTABLE>
    d238:	blx	fecd7640 <npth_sleep@plt+0xfecd1958>
    d23c:	strmi	pc, [lr], -r3, lsl #7
    d240:	cmpne	r3, #323584	; 0x4f000
    d244:	movwcs	fp, #3848	; 0xf08
    d248:	ldmdbmi	r1, {r0, r1, r3, r7, r8, ip, sp, pc}
    d24c:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    d250:	stcl	7, cr15, [r6, #-988]	; 0xfffffc24
    d254:	stmdblt	r8!, {r3, r4, r6, r9, sp}^
    d258:	ldrtmi	r4, [r3], -lr, lsl #20
    d25c:	strtmi	r4, [r0], -lr, lsl #18
    d260:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    d264:	pop	{r0, r2, ip, sp, pc}
    d268:			; <UNDEFINED> instruction: 0xf7ff40f0
    d26c:	bcs	2bd130 <npth_sleep@plt+0x2b7448>
    d270:	subscs	fp, r8, #8, 30
    d274:	ldrtmi	r4, [r3], -r9, lsl #18
    d278:	strtmi	r9, [r0], -r0, lsl #4
    d27c:	ldrbtmi	r4, [r9], #-2568	; 0xfffff5f8
    d280:	ldrbtmi	r9, [sl], #-1794	; 0xfffff8fe
    d284:			; <UNDEFINED> instruction: 0xf7ff9501
    d288:	andlt	pc, r5, r1, lsr #31
    d28c:	svclt	0x0000bdf0
    d290:	andeq	r6, r2, lr, asr #3
    d294:	andeq	r6, r2, r8, asr #3
    d298:	ldrdeq	r6, [r2], -r6	; <UNPREDICTABLE>
    d29c:			; <UNDEFINED> instruction: 0x000261ba
    d2a0:	andeq	r6, r2, r2, asr #3
    d2a4:	addlt	fp, r3, r0, lsr r5
    d2a8:			; <UNDEFINED> instruction: 0xf7f84604
    d2ac:	stcmi	12, cr14, [sp, #-48]	; 0xffffffd0
    d2b0:	stmdavs	r3, {r0, r2, r3, r4, r5, r6, sl, lr}^
    d2b4:	blmi	33b848 <npth_sleep@plt+0x335b60>
    d2b8:	stmdbmi	sp, {r2, r3, r9, fp, lr}
    d2bc:	ldrbtmi	r5, [sl], #-2284	; 0xfffff714
    d2c0:	cfldrsgt	mvf4, [r8], #-484	; 0xfffffe1c
    d2c4:	strmi	lr, [r0, #-2509]	; 0xfffff633
    d2c8:			; <UNDEFINED> instruction: 0xff80f7ff
    d2cc:	ldclt	0, cr11, [r0, #-12]!
    d2d0:	mvnscs	r4, r0, lsr #12
    d2d4:	smlabtmi	r0, r0, r2, pc	; <UNPREDICTABLE>
    d2d8:	pop	{r0, r1, ip, sp, pc}
    d2dc:			; <UNDEFINED> instruction: 0xf7fc4030
    d2e0:	svclt	0x0000be93
    d2e4:	andeq	r1, r4, r0, ror #14
    d2e8:			; <UNDEFINED> instruction: 0x000005b4
    d2ec:	muleq	r2, r6, r1
    d2f0:	andeq	r6, r2, r0, lsr #3
    d2f4:	sbclt	fp, r6, r0, ror r5
    d2f8:			; <UNDEFINED> instruction: 0x46054b1c
    d2fc:	bmi	731b10 <npth_sleep@plt+0x72be28>
    d300:	ldrbtmi	r9, [sl], #-3587	; 0xfffff1fd
    d304:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    d308:			; <UNDEFINED> instruction: 0xf04f9345
    d30c:	mvnlt	r0, r0, lsl #6
    d310:	bicslt	r6, r8, r0, lsl #17
    d314:			; <UNDEFINED> instruction: 0xf0147904
    d318:	svclt	0x00080220
    d31c:	andsle	r4, r5, r0, lsl r6
    d320:	blmi	539b00 <npth_sleep@plt+0x533e18>
    d324:	cfstrsge	mvf4, [r5], {123}	; 0x7b
    d328:	stmib	sp, {r0, r1, r4, r9, fp, lr}^
    d32c:	strmi	r3, [fp], -r0, lsl #12
    d330:	vst3.16	{d20-d22}, [pc :256], sl
    d334:	strtmi	r7, [r0], -r0, lsl #3
    d338:	b	fe0cb320 <npth_sleep@plt+0xfe0c5638>
    d33c:	movwcs	r6, #2216	; 0x8a8
    d340:	ldrmi	r4, [sl], -r1, lsr #12
    d344:	movwls	r6, #2048	; 0x800
    d348:	mrc	7, 7, APSR_nzcv, cr14, cr7, {7}
    d34c:	blmi	1dfb80 <npth_sleep@plt+0x1d9e98>
    d350:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    d354:	blls	11673c4 <npth_sleep@plt+0x11616dc>
    d358:	qaddle	r4, sl, r5
    d35c:	ldcllt	0, cr11, [r0, #-280]!	; 0xfffffee8
    d360:	ldrbtmi	r4, [fp], #-2823	; 0xfffff4f9
    d364:	bfi	r4, lr, #12, #19
    d368:	mrc	7, 2, APSR_nzcv, cr0, cr7, {7}
    d36c:	muleq	r0, ip, r5
    d370:	andeq	r1, r4, lr, lsl #14
    d374:	andeq	sp, r2, r8, lsr ip
    d378:	andeq	r6, r2, r0, asr #2
    d37c:	andeq	r1, r4, r0, asr #13
    d380:			; <UNDEFINED> instruction: 0x000295b6
    d384:	bmi	19ffa0 <npth_sleep@plt+0x19a2b8>
    d388:	ldmpl	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    d38c:	ldrdcs	lr, [r0, -r3]
    d390:	andcc	r3, r1, #1073741824	; 0x40000000
    d394:	andsvs	r6, sl, r9, asr r0
    d398:	svclt	0x00004770
    d39c:	andeq	r1, r4, r8, lsl #13
    d3a0:			; <UNDEFINED> instruction: 0x000005b4
    d3a4:	bmi	19ffc0 <npth_sleep@plt+0x19a2d8>
    d3a8:	ldmpl	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    d3ac:	ldmdavs	sl, {r0, r3, r4, r7, fp, sp, lr}
    d3b0:	addsvs	r3, r9, r1, lsl #2
    d3b4:	andsvs	r3, sl, r1, lsl #4
    d3b8:	svclt	0x00004770
    d3bc:	andeq	r1, r4, r8, ror #12
    d3c0:			; <UNDEFINED> instruction: 0x000005b4
    d3c4:	mvnsmi	lr, sp, lsr #18
    d3c8:	stmibmi	r2, {r2, r3, r9, sl, lr}
    d3cc:	bmi	fe09ec2c <npth_sleep@plt+0xfe098f44>
    d3d0:	ldrbtmi	fp, [r9], #-132	; 0xffffff7c
    d3d4:	strmi	r6, [r5], -r3, asr #16
    d3d8:	smlabbcs	r0, sl, r8, r5
    d3dc:	andls	r6, r3, #1179648	; 0x120000
    d3e0:	andeq	pc, r0, #79	; 0x4f
    d3e4:	tstlt	fp, r0, lsl #2
    d3e8:	blx	4cb3de <npth_sleep@plt+0x4c56f6>
    d3ec:	cmnle	r1, r0, lsl #16
    d3f0:			; <UNDEFINED> instruction: 0xf7f84668
    d3f4:			; <UNDEFINED> instruction: 0x4603e87c
    d3f8:			; <UNDEFINED> instruction: 0xf0402800
    d3fc:	b	12d788 <npth_sleep@plt+0x127aa0>
    d400:	andcc	r0, r1, #1610612736	; 0x60000000
    d404:	adcshi	pc, pc, r0
    d408:	stmdals	r0, {r0, r1, r2, r5, r6, sl, fp, ip}
    d40c:	sadd16mi	fp, sl, r9
    d410:	ldrtmi	r4, [r1], -r1, lsr #12
    d414:			; <UNDEFINED> instruction: 0xf7f82202
    d418:	stmdacs	r0, {r1, r2, r3, r4, r5, r9, fp, sp, lr, pc}
    d41c:	sbchi	pc, r6, r0, asr #32
    d420:			; <UNDEFINED> instruction: 0x4c6f4b6e
    d424:	ldrbtmi	r4, [fp], #-2671	; 0xfffff591
    d428:			; <UNDEFINED> instruction: 0x81bcf8df
    d42c:	svcls	0x0000447c
    d430:	ldrbtmi	r3, [sl], #-796	; 0xfffffce4
    d434:	strd	r4, [r6], -r8
    d438:	svchi	0x000cf854
    d43c:	svceq	0x0000f1b8
    d440:	ldmib	r4, {r0, r1, r6, ip, lr, pc}^
    d444:	strbmi	r2, [r1], -r1, lsl #6
    d448:			; <UNDEFINED> instruction: 0xf7f84638
    d44c:	stmdacs	r0, {r2, r5, fp, sp, lr, pc}
    d450:			; <UNDEFINED> instruction: 0xf7f8d0f2
    d454:	strmi	lr, [r1], -r8, asr #21
    d458:	ldrbtmi	r4, [r8], #-2148	; 0xfffff79c
    d45c:			; <UNDEFINED> instruction: 0xf93ef016
    d460:			; <UNDEFINED> instruction: 0xf7fb2002
    d464:			; <UNDEFINED> instruction: 0xf7f8f865
    d468:			; <UNDEFINED> instruction: 0x4601eabe
    d46c:	ldrbtmi	r4, [r8], #-2144	; 0xfffff7a0
    d470:			; <UNDEFINED> instruction: 0xf902f016
    d474:			; <UNDEFINED> instruction: 0xf7fc4628
    d478:			; <UNDEFINED> instruction: 0x4628fcff
    d47c:	blx	17494c4 <npth_sleep@plt+0x17437dc>
    d480:			; <UNDEFINED> instruction: 0xf0054628
    d484:	stmdals	r0, {r0, r1, r3, r9, fp, ip, sp, lr, pc}
    d488:	b	bcb470 <npth_sleep@plt+0xbc5788>
    d48c:	ldmvs	r8, {r0, r1, r3, r5, r7, fp, sp, lr}
    d490:	ldcl	7, cr15, [r8, #-988]!	; 0xfffffc24
    d494:	ldmvs	r8, {r0, r1, r3, r5, r7, fp, sp, lr}^
    d498:	ldcl	7, cr15, [r4, #-988]!	; 0xfffffc24
    d49c:	ldmdbvs	r8, {r0, r1, r3, r5, r7, fp, sp, lr}
    d4a0:	ldcl	7, cr15, [r0, #-988]!	; 0xfffffc24
    d4a4:	stmdbvc	r3, {r3, r5, r7, fp, sp, lr}
    d4a8:	ldreq	pc, [r0], #-19	; 0xffffffed
    d4ac:			; <UNDEFINED> instruction: 0xf7f7d179
    d4b0:	adcvs	lr, ip, sl, ror #26
    d4b4:	blmi	121fdf8 <npth_sleep@plt+0x121a110>
    d4b8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    d4bc:	blls	e752c <npth_sleep@plt+0xe1844>
    d4c0:	cmnle	r1, sl, asr r0
    d4c4:	pop	{r2, ip, sp, pc}
    d4c8:	stmdbmi	fp, {r4, r5, r6, r7, r8, pc}^
    d4cc:			; <UNDEFINED> instruction: 0xf6434638
    d4d0:	ldrbtmi	r7, [r9], #-1791	; 0xfffff901
    d4d4:	mrc	7, 5, APSR_nzcv, cr6, cr7, {7}
    d4d8:	ldrtmi	r4, [r8], -r8, asr #18
    d4dc:			; <UNDEFINED> instruction: 0xf7f74479
    d4e0:	stmdbmi	r7, {r2, r3, r4, r5, r6, r8, sl, fp, sp, lr, pc}^
    d4e4:	svcmi	0x00474638
    d4e8:			; <UNDEFINED> instruction: 0xf7f84479
    d4ec:	stmdals	r0, {r5, r6, r7, fp, sp, lr, pc}
    d4f0:	ldrbtmi	r4, [pc], #-1577	; d4f8 <npth_sleep@plt+0x7810>
    d4f4:	mrc	7, 3, APSR_nzcv, cr12, cr7, {7}
    d4f8:	andcs	r2, r1, r0, lsr #2
    d4fc:	bl	1cb4e4 <npth_sleep@plt+0x1c57fc>
    d500:	strmi	r4, [r3], -r2, asr #12
    d504:	ldmdbvc	r9, {fp, ip, pc}
    d508:	andsvs	r6, r8, fp, lsr #1
    d50c:	tsteq	r1, r1, asr #32	; <UNPREDICTABLE>
    d510:			; <UNDEFINED> instruction: 0xf8957119
    d514:	ldmdbmi	ip!, {r4, r5, r6, ip, sp}
    d518:	movweq	pc, #872	; 0x368	; <UNPREDICTABLE>
    d51c:	rsbscc	pc, r0, r5, lsl #17
    d520:			; <UNDEFINED> instruction: 0xf7f74479
    d524:	ldmdami	r9!, {r1, r2, r6, r7, r9, sl, fp, sp, lr, pc}
    d528:	ldrbtmi	r4, [r8], #-1577	; 0xfffff9d7
    d52c:	blx	b4b520 <npth_sleep@plt+0xb45838>
    d530:			; <UNDEFINED> instruction: 0xf7f89800
    d534:	addlt	lr, r2, #24, 18	; 0x60000
    d538:	svccc	0x00fff1b0
    d53c:	adcsmi	fp, r2, #24, 30	; 0x60
    d540:	stmdacs	r0, {r3, r4, r7, ip, lr, pc}
    d544:	stmdals	r0, {r0, r1, r2, r3, r7, r8, ip, lr, pc}
    d548:	b	ffccb530 <npth_sleep@plt+0xffcc5848>
    d54c:			; <UNDEFINED> instruction: 0xf7f74604
    d550:	stmiavs	sl!, {r1, r2, r4, r7, r8, r9, sl, fp, sp, lr, pc}
    d554:	ldmdbvc	r1, {r0, r5, r6, sl, fp, ip}
    d558:	movweq	lr, #19360	; 0x4ba0
    d55c:	strcs	fp, [r0], #-3848	; 0xfffff0f8
    d560:			; <UNDEFINED> instruction: 0xf383fab3
    d564:	ldmdbeq	fp, {fp, ip, pc}^
    d568:	orreq	pc, r2, r3, ror #6
    d56c:	mvnvs	r7, r1, lsl r1
    d570:	ldc	7, cr15, [sl, #-988]	; 0xfffffc24
    d574:	sbcsle	r2, fp, r0, lsl #16
    d578:	b	d4b560 <npth_sleep@plt+0xd45878>
    d57c:	ldrtmi	r4, [r8], -r1, lsl #12
    d580:			; <UNDEFINED> instruction: 0xf87af016
    d584:			; <UNDEFINED> instruction: 0xf7f7e7d4
    d588:	strmi	lr, [r3], -r4, lsr #30
    d58c:	movwls	r2, #4097	; 0x1001
    d590:	svc	0x001ef7f7
    d594:	strmi	sl, [r3], -r1, lsl #18
    d598:	movwls	r9, #10240	; 0x2800
    d59c:	stmda	r2, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    d5a0:	andcs	lr, r0, fp, lsr r7
    d5a4:			; <UNDEFINED> instruction: 0xffc4f7fa
    d5a8:	ldc	7, cr15, [r0, #-988]!	; 0xfffffc24
    d5ac:	b	6cb594 <npth_sleep@plt+0x6c58ac>
    d5b0:	ldmdami	r7, {r0, r9, sl, lr}
    d5b4:			; <UNDEFINED> instruction: 0xf0164478
    d5b8:	mulcs	r2, r1, r8
    d5bc:			; <UNDEFINED> instruction: 0xffb8f7fa
    d5c0:	b	44b5a8 <npth_sleep@plt+0x4458c0>
    d5c4:	ldmdami	r3, {r0, r9, sl, lr}
    d5c8:			; <UNDEFINED> instruction: 0xf0164478
    d5cc:	andcs	pc, r2, r7, lsl #17
    d5d0:			; <UNDEFINED> instruction: 0xffaef7fa
    d5d4:	andeq	r1, r4, lr, lsr r6
    d5d8:	muleq	r0, ip, r5
    d5dc:	andeq	r6, r2, sl, ror #4
    d5e0:	andeq	r0, r4, r0, ror sp
    d5e4:			; <UNDEFINED> instruction: 0xfffffe6f
    d5e8:	andeq	r5, r2, r8, asr #14
    d5ec:	andeq	r6, r2, r2, lsl #1
    d5f0:	muleq	r2, lr, r0
    d5f4:	andeq	r1, r4, r8, asr r5
    d5f8:			; <UNDEFINED> instruction: 0xffffc19b
    d5fc:			; <UNDEFINED> instruction: 0xffffc9e1
    d600:			; <UNDEFINED> instruction: 0xffffc26d
    d604:	andeq	r6, r2, r6, lsr r0
    d608:			; <UNDEFINED> instruction: 0xffffc161
    d60c:			; <UNDEFINED> instruction: 0xfffffcf3
    d610:	andeq	r5, r2, r0, lsl #30
    d614:	andeq	r5, r2, r4, asr #29
    d618:	mvnsmi	lr, #737280	; 0xb4000
    d61c:	stmvs	r5, {r0, r1, r7, ip, sp, pc}
    d620:			; <UNDEFINED> instruction: 0xf8dd4616
    d624:	ldrmi	r8, [r9], r8, lsr #32
    d628:	stmdavs	pc!, {r0, r1, r2, r3, r9, fp, lr}	; <UNPREDICTABLE>
    d62c:	stmdbmi	pc, {r0, r2, r3, r9, sl, lr}	; <UNPREDICTABLE>
    d630:			; <UNDEFINED> instruction: 0x4643447a
    d634:			; <UNDEFINED> instruction: 0x46384479
    d638:	blx	2c96b8 <npth_sleep@plt+0x2c39d0>
    d63c:	ldmdblt	r0!, {r2, r9, sl, lr}^
    d640:			; <UNDEFINED> instruction: 0xf7f74638
    d644:			; <UNDEFINED> instruction: 0x464bed70
    d648:			; <UNDEFINED> instruction: 0x46294632
    d64c:			; <UNDEFINED> instruction: 0xf8cd4638
    d650:			; <UNDEFINED> instruction: 0xf7f78000
    d654:			; <UNDEFINED> instruction: 0x4604ed7a
    d658:			; <UNDEFINED> instruction: 0xf7f74638
    d65c:	strtmi	lr, [r0], -lr, lsl #27
    d660:	pop	{r0, r1, ip, sp, pc}
    d664:	svclt	0x000083f0
    d668:			; <UNDEFINED> instruction: 0x00025bb8
    d66c:	andeq	r5, r2, ip, lsr #20
    d670:			; <UNDEFINED> instruction: 0x4606b5f0
    d674:	strmi	fp, [sp], -r3, lsl #1
    d678:	cmpcs	r8, r1
    d67c:	stmda	r4!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    d680:	stmdacs	r0, {r2, r9, sl, lr}
    d684:			; <UNDEFINED> instruction: 0xf017d074
    d688:	ldmdbmi	sp!, {r0, r2, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    d68c:	ldrbtmi	r2, [r9], #-512	; 0xfffffe00
    d690:			; <UNDEFINED> instruction: 0xf9c8f012
    d694:	stmdacs	r0, {r5, sp, lr}
    d698:	ldmdblt	sp, {r1, r2, r3, r4, r5, ip, lr, pc}^
    d69c:	ldrbtmi	r4, [sp], #-3385	; 0xfffff2c7
    d6a0:			; <UNDEFINED> instruction: 0xf7f84629
    d6a4:	ldrdvs	lr, [r0], #-158	; 0xffffff62	; <UNPREDICTABLE>
    d6a8:	strcs	fp, [r0, #-352]	; 0xfffffea0
    d6ac:	eorsvs	r4, r4, r8, lsr #12
    d6b0:	ldcllt	0, cr11, [r0, #12]!
    d6b4:	ldrbtmi	r4, [sp], #-3380	; 0xfffff2cc
    d6b8:			; <UNDEFINED> instruction: 0xf7f84629
    d6bc:	ldrdvs	lr, [r0], #-146	; 0xffffff6e	; <UNPREDICTABLE>
    d6c0:	mvnsle	r2, r0, lsl #16
    d6c4:	svc	0x00bef7f7
    d6c8:	blcs	a76dc <npth_sleep@plt+0xa19f4>
    d6cc:			; <UNDEFINED> instruction: 0xf7f7d02c
    d6d0:			; <UNDEFINED> instruction: 0x4605ef58
    d6d4:	teqle	lr, r0, lsl #16
    d6d8:	andcs	r4, r5, #44, 18	; 0xb0000
    d6dc:	andcs	r4, r0, r9, ror r4
    d6e0:	stc	7, cr15, [r2], {247}	; 0xf7
    d6e4:	tstls	r1, r1, lsr #16
    d6e8:	strtmi	r4, [r8], -r7, lsl #12
    d6ec:	ldmdb	sl!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d6f0:	strmi	r9, [r2], -r1, lsl #18
    d6f4:			; <UNDEFINED> instruction: 0xf0154638
    d6f8:	stccs	15, cr15, [r0, #-964]	; 0xfffffc3c
    d6fc:	stmdavs	r0!, {r0, r2, r4, r6, r7, ip, lr, pc}^
    d700:			; <UNDEFINED> instruction: 0xf7f8b108
    d704:	stmdavs	r0!, {r1, r2, r4, r5, r6, fp, sp, lr, pc}
    d708:	ldc	7, cr15, [ip], #-988	; 0xfffffc24
    d70c:			; <UNDEFINED> instruction: 0xf7f74620
    d710:			; <UNDEFINED> instruction: 0x4628ec3a
    d714:	ldcllt	0, cr11, [r0, #12]!
    d718:	svc	0x0032f7f7
    d71c:	sbcle	r2, r4, r0, lsl #16
    d720:			; <UNDEFINED> instruction: 0xf040b280
    d724:	strb	r6, [sl, r0, lsl #11]!
    d728:	stmdavs	r0!, {r0, r3, r4, r8, fp, lr}
    d72c:			; <UNDEFINED> instruction: 0xf7f84479
    d730:	strmi	lr, [r7], -r8, lsl #16
    d734:			; <UNDEFINED> instruction: 0x4601b190
    d738:	ldrbtmi	r4, [r8], #-2070	; 0xfffff7ea
    d73c:	stmda	r0!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d740:			; <UNDEFINED> instruction: 0xf7f74638
    d744:	stmdavs	r0!, {r1, r2, r3, r4, r7, r8, sl, fp, sp, lr, pc}
    d748:			; <UNDEFINED> instruction: 0xf7f84629
    d74c:	rsbvs	lr, r0, sl, lsl #19
    d750:			; <UNDEFINED> instruction: 0xd1aa2800
    d754:	vqshl.s64	d30, d27, #0
    d758:	ldr	r4, [sp, r0, lsl #10]!
    d75c:	svc	0x0010f7f7
    d760:	tstlt	r8, r5, lsl #12
    d764:	strmi	pc, [r0, #-704]	; 0xfffffd40
    d768:	andcs	r4, r5, #180224	; 0x2c000
    d76c:			; <UNDEFINED> instruction: 0xe7b64479
    d770:	svc	0x0006f7f7
    d774:	addsle	r2, r8, r0, lsl #16
    d778:			; <UNDEFINED> instruction: 0xf040b280
    d77c:	ldr	r6, [r5, r0, lsl #11]
    d780:	strdeq	r9, [r2], -r2
    d784:	muleq	r2, r2, lr
    d788:	andeq	r9, r2, r6, asr #3
    d78c:	ldrdeq	r9, [r2], -r8
    d790:	andeq	r9, r2, r0, ror #2
    d794:	andeq	r9, r2, r2, ror fp
    d798:	andeq	r9, r2, r0, lsr r1
    d79c:	movwcs	r4, #2447	; 0x98f
    d7a0:	ldrbtmi	r4, [r9], #-2703	; 0xfffff571
    d7a4:	ldrbmi	lr, [r0, sp, lsr #18]!
    d7a8:	stmpl	sl, {r2, r6, r7, ip, sp, pc}
    d7ac:	stcge	6, cr4, [r3, #-24]	; 0xffffffe8
    d7b0:	subls	r6, r3, #1179648	; 0x120000
    d7b4:	andeq	pc, r0, #79	; 0x4f
    d7b8:	stmdavs	r0, {r0, r1, r6, r7, sp, lr}^
    d7bc:	ldm	sl, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d7c0:	mvnscs	r6, r2, ror r8
    d7c4:			; <UNDEFINED> instruction: 0xf7f74628
    d7c8:	stmdacs	r0, {r4, r5, r8, r9, fp, sp, lr, pc}
    d7cc:	adcshi	pc, r3, r0
    d7d0:	ldmvs	r7!, {r2, r3, r5, fp, ip, sp, lr}
    d7d4:	adcsvs	r3, r7, r1, lsl #14
    d7d8:			; <UNDEFINED> instruction: 0xf0002c00
    d7dc:	strtmi	r8, [r8], -pc, lsl #1
    d7e0:	mrc	7, 4, APSR_nzcv, cr6, cr7, {7}
    d7e4:			; <UNDEFINED> instruction: 0xf8104428
    d7e8:	blcs	29c7f4 <npth_sleep@plt+0x296b0c>
    d7ec:	addhi	pc, r6, r0, asr #32
    d7f0:	svclt	0x00182c09
    d7f4:	strtmi	r2, [fp], -r0, lsr #24
    d7f8:			; <UNDEFINED> instruction: 0xf813d105
    d7fc:	stccs	15, cr4, [r9], {1}
    d800:	stccs	15, cr11, [r0], #-96	; 0xffffffa0
    d804:			; <UNDEFINED> instruction: 0xf1a4d0f9
    d808:	blx	fec4dc38 <npth_sleep@plt+0xfec47f50>
    d80c:	stmdbeq	r9, {r0, r7, r8, ip, sp, lr, pc}^
    d810:	svclt	0x00082c00
    d814:	stfcss	f2, [r3], #-4
    d818:			; <UNDEFINED> instruction: 0xf041bf08
    d81c:	stmdbcs	r0, {r0, r8}
    d820:	stfcsd	f5, [r1], #-824	; 0xfffffcc8
    d824:	svclt	0x00186131
    d828:			; <UNDEFINED> instruction: 0xf0007819
    d82c:			; <UNDEFINED> instruction: 0xf10680c4
    d830:	strcs	r0, [r0], #-3099	; 0xfffff3e5
    d834:	sbcseq	pc, pc, r1
    d838:	eorseq	pc, r0, #1073741864	; 0x40000028
    d83c:	strbeq	pc, [r1, #-416]	; 0xfffffe60	; <UNPREDICTABLE>
    d840:	svclt	0x00882d05
    d844:	svclt	0x00942a09
    d848:	andcs	r2, r0, #268435456	; 0x10000000
    d84c:	addhi	pc, r3, r0, asr #4
    d850:			; <UNDEFINED> instruction: 0x2c281930
    d854:			; <UNDEFINED> instruction: 0xf0407702
    d858:			; <UNDEFINED> instruction: 0xf1a18089
    d85c:	stmdbcs	r0!, {r0, r3, r9}
    d860:	bcs	7d4c8 <npth_sleep@plt+0x777e0>
    d864:	addhi	pc, r2, r0, lsl #4
    d868:	ldrmi	sl, [r8], -r2, lsl #24
    d86c:	strtmi	r2, [r1], -sl, lsl #4
    d870:	b	144b854 <npth_sleep@plt+0x1445b6c>
    d874:	stmdavc	r3!, {r2, r5, fp, sp, lr}
    d878:	andeq	pc, r9, #-1073741784	; 0xc0000028
    d87c:	svclt	0x00182b20
    d880:	strmi	r2, [r5], -r1, lsl #20
    d884:	addshi	pc, r0, r0, lsl #4
    d888:	vqdmulh.s<illegal width 8>	d17, d0, d3[0]
    d88c:	movwcs	r8, #141	; 0x8d
    d890:			; <UNDEFINED> instruction: 0x61b36175
    d894:	cmnlt	fp, #2293760	; 0x230000
    d898:			; <UNDEFINED> instruction: 0xf8df4f52
    d89c:			; <UNDEFINED> instruction: 0xf8df814c
    d8a0:	ldrbtmi	r9, [pc], #-332	; d8a8 <npth_sleep@plt+0x7bc0>
    d8a4:	ldrbtmi	r4, [r9], #1272	; 0x4f8
    d8a8:	blcs	2c58bc <npth_sleep@plt+0x2bfbd4>
    d8ac:			; <UNDEFINED> instruction: 0xf814d022
    d8b0:	blcs	25d4bc <npth_sleep@plt+0x2577d4>
    d8b4:	blcs	83d51c <npth_sleep@plt+0x837834>
    d8b8:	blcs	2c1c9c <npth_sleep@plt+0x2bbfb4>
    d8bc:	blcs	3d524 <npth_sleep@plt+0x3783c>
    d8c0:			; <UNDEFINED> instruction: 0x4639d018
    d8c4:			; <UNDEFINED> instruction: 0xf7f74620
    d8c8:			; <UNDEFINED> instruction: 0x5c23ea3a
    d8cc:	beq	484e4 <npth_sleep@plt+0x427fc>
    d8d0:	blcs	f5f0ec <npth_sleep@plt+0xf59404>
    d8d4:	stmdacs	r7, {r0, r1, r3, r4, r6, ip, lr, pc}
    d8d8:			; <UNDEFINED> instruction: 0x4602d150
    d8dc:	strtmi	r4, [r0], -r9, asr #12
    d8e0:	bl	15cb8c4 <npth_sleep@plt+0x15c5bdc>
    d8e4:	cmple	r9, r0, lsl #16
    d8e8:	movwcs	r4, #5716	; 0x1654
    d8ec:	stmdavc	r3!, {r0, r1, r4, r5, r7, r8, sp, lr}
    d8f0:	bicsle	r2, lr, r0, lsl #22
    d8f4:	andcs	r2, r0, r1, lsl #6
    d8f8:	ldrsh	r6, [r1], -r3
    d8fc:			; <UNDEFINED> instruction: 0xf7f86870
    d900:			; <UNDEFINED> instruction: 0xf1b0e996
    d904:	svclt	0x00183fff
    d908:	mvnsle	r2, sl, lsl #16
    d90c:	rsbcs	r7, r1, sl, lsr #16
    d910:	vqdmlal.s<illegal width 8>	q9, d0, d3[2]
    d914:	vaddl.s8	q10, d0, d0
    d918:	bcs	1e520 <npth_sleep@plt+0x18838>
    d91c:	ldrmi	fp, [r8], -r8, lsl #30
    d920:	blmi	be01f4 <npth_sleep@plt+0xbda50c>
    d924:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    d928:	blls	10e7998 <npth_sleep@plt+0x10e1cb0>
    d92c:	cmple	r2, sl, asr r0
    d930:	pop	{r2, r6, ip, sp, pc}
    d934:	ldmdavs	r0!, {r4, r5, r6, r7, r8, r9, sl, pc}^
    d938:	ldc	7, cr15, [r2, #988]!	; 0x3dc
    d93c:			; <UNDEFINED> instruction: 0xf643b120
    d940:	vshr.s64	<illegal reg q11.5>, <illegal reg q15.5>, #64
    d944:	strb	r4, [fp, r0]!
    d948:	mrc	7, 0, APSR_nzcv, cr10, cr7, {7}
    d94c:	rscle	r2, r7, r0, lsl #16
    d950:	andmi	pc, r0, r0, asr #5
    d954:	stccs	7, cr14, [r8], #-912	; 0xfffffc70
    d958:	stmdbcs	r0!, {r1, r5, ip, lr, pc}^
    d95c:			; <UNDEFINED> instruction: 0x4608bf98
    d960:			; <UNDEFINED> instruction: 0xf8133401
    d964:			; <UNDEFINED> instruction: 0xf80c1f01
    d968:	strb	r0, [r3, -r1, lsl #30]!
    d96c:	ldrtmi	r4, [sl], -r1, lsr #16
    d970:	ldrbtmi	r6, [r8], #-2097	; 0xfffff7cf
    d974:	mrc2	0, 5, pc, cr2, cr5, {0}
    d978:	ubfx	r2, r9, #0, #10
    d97c:	strtmi	r9, [fp], -r0, lsl #8
    d980:			; <UNDEFINED> instruction: 0x464068b2
    d984:			; <UNDEFINED> instruction: 0x46546831
    d988:	mcr2	0, 5, pc, cr8, cr5, {0}	; <UNPREDICTABLE>
    d98c:	ldmdami	sl, {r0, r1, r2, r3, r5, r7, r8, r9, sl, sp, lr, pc}
    d990:	ldmvs	r2!, {r0, r8, sl, ip, sp}
    d994:	ldmdavs	r1!, {r2, r3, r5, sl, lr}
    d998:			; <UNDEFINED> instruction: 0xf0154478
    d99c:			; <UNDEFINED> instruction: 0xe7a6fe9f
    d9a0:			; <UNDEFINED> instruction: 0xf8862200
    d9a4:	ldrb	r2, [r8, -r4, asr #32]
    d9a8:	ldmvs	r2!, {r2, r4, fp, lr}
    d9ac:	ldrbtmi	r6, [r8], #-2097	; 0xfffff7cf
    d9b0:	mrc2	0, 4, pc, cr4, cr5, {0}
    d9b4:	ldmdavc	r9, {r0, r1, r3, r5, r6, r8, r9, sl, sp, lr, pc}^
    d9b8:	ldrmi	r2, [r3], #-513	; 0xfffffdff
    d9bc:	stmdbcs	r0!, {r1, r4, r5, r8, sp, lr}
    d9c0:	stmdbcs	r9, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
    d9c4:	svcge	0x0033f47f
    d9c8:	svcne	0x0001f813
    d9cc:	svclt	0x00182909
    d9d0:	rscsle	r2, r9, r0, lsr #18
    d9d4:			; <UNDEFINED> instruction: 0xf7f7e72b
    d9d8:	svclt	0x0000eb1a
    d9dc:	andeq	r1, r4, lr, ror #4
    d9e0:	muleq	r0, ip, r5
    d9e4:	andeq	r9, r2, r2, ror r0
    d9e8:	andeq	r9, r2, r8, asr #1
    d9ec:	strheq	r9, [r2], -lr
    d9f0:	andeq	r1, r4, ip, ror #1
    d9f4:	andeq	r8, r2, sl, asr pc
    d9f8:	andeq	r8, r2, r4, lsl #31
    d9fc:	andeq	r8, r2, lr, lsr pc
    da00:	mvnsmi	lr, sp, lsr #18
    da04:	ldcmi	6, cr4, [r5, #-24]	; 0xffffffe8
    da08:	ldrmi	r4, [r0], pc, lsl #12
    da0c:	ldrbtmi	r2, [sp], #-1024	; 0xfffffc00
    da10:	tstlt	lr, r0, lsr r6
    da14:			; <UNDEFINED> instruction: 0xf7f76829
    da18:	cmnlt	r0, r4, ror #18
    da1c:	ldrcc	r6, [r4, #-2219]!	; 0xfffff755
    da20:			; <UNDEFINED> instruction: 0xd00842bb
    da24:	cfstrscs	mvf3, [ip], {1}
    da28:			; <UNDEFINED> instruction: 0x261bd1f2
    da2c:	strmi	pc, [r0], -r0, asr #5
    da30:	pop	{r4, r5, r9, sl, lr}
    da34:	blmi	2ae1fc <npth_sleep@plt+0x2a8514>
    da38:			; <UNDEFINED> instruction: 0x46452234
    da3c:	ldrbtmi	r2, [fp], #-1536	; 0xfffffa00
    da40:	strcc	pc, [r4], #-2818	; 0xfffff4fe
    da44:	strgt	ip, [pc, #-3087]	; ce3d <npth_sleep@plt+0x7155>
    da48:	strgt	ip, [pc, #-3087]	; ce41 <npth_sleep@plt+0x7159>
    da4c:	stmdavs	r4!, {r0, r1, r2, r3, sl, fp, lr, pc}
    da50:	ldrtmi	ip, [r0], -pc, lsl #10
    da54:	pop	{r2, r3, r5, sp, lr}
    da58:	svclt	0x000081f0
    da5c:	andeq	r0, r4, r2, lsr r9
    da60:	andeq	r0, r4, r2, lsl #18
    da64:	mvnsmi	lr, sp, lsr #18
    da68:	ldcmi	6, cr4, [r2], {7}
    da6c:	ldcmi	6, cr4, [r2, #-544]	; 0xfffffde0
    da70:	ldrbtmi	r2, [ip], #-1536	; 0xfffffa00
    da74:	and	r4, r0, sp, ror r4
    da78:	ldrtmi	r6, [r9], -r5, ror #20
    da7c:	cmplt	r5, r8, lsr #12
    da80:	stmdb	lr!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    da84:	cmplt	r8, r9, lsr r6
    da88:	tstlt	r0, r0, lsr #21
    da8c:	stmdb	r8!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    da90:			; <UNDEFINED> instruction: 0x3601b130
    da94:	cfmvdhrcs	mvd12, r3
    da98:	andcs	sp, r0, lr, ror #3
    da9c:	ldrhhi	lr, [r0, #141]!	; 0x8d
    daa0:	bmi	196778 <npth_sleep@plt+0x190a90>
    daa4:			; <UNDEFINED> instruction: 0xf606fb03
    daa8:			; <UNDEFINED> instruction: 0xf8c8447a
    daac:	ldmibpl	r0, {ip, lr}
    dab0:	ldrhhi	lr, [r0, #141]!	; 0x8d
    dab4:	andeq	r0, r4, lr, asr #17
    dab8:	andeq	r8, r2, r0, lsr #30
    dabc:	muleq	r4, r8, r8
    dac0:	teqeq	r0, r0, lsl #2	; <UNPREDICTABLE>
    dac4:	strlt	r6, [r8, #-2624]	; 0xfffff5c0
    dac8:	stmdb	sl, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    dacc:	vsubw.s8	q9, q0, d11
    dad0:	stmdacs	r0, {r8, r9, lr}
    dad4:	sadd16mi	fp, r8, r4
    dad8:	stclt	0, cr2, [r8, #-0]
    dadc:			; <UNDEFINED> instruction: 0xf7f7b108
    dae0:			; <UNDEFINED> instruction: 0x4608be7f
    dae4:	ldclt	7, cr15, [r0], {247}	; 0xf7
    dae8:	strcs	fp, [r0], #-1392	; 0xfffffa90
    daec:	andvs	r4, ip, sp, lsl #12
    daf0:	strtmi	r4, [r2], -fp, lsl #18
    daf4:			; <UNDEFINED> instruction: 0xf7f74479
    daf8:	cmnlt	r0, ip, lsr #23
    dafc:	strmi	r2, [r6], -r1, lsl #2
    db00:	mcr	7, 2, pc, cr2, cr7, {7}	; <UNPREDICTABLE>
    db04:	ldrtmi	r4, [r0], -r3, lsl #12
    db08:			; <UNDEFINED> instruction: 0xf7f7602b
    db0c:	stmdavs	fp!, {r2, r4, r5, r7, r8, fp, sp, lr, pc}
    db10:	tstlt	r3, r0, lsr #12
    db14:	subscs	fp, r3, r0, ror sp
    db18:	andmi	pc, r0, r0, asr #5
    db1c:	svclt	0x0000bd70
    db20:	andeq	r8, r2, r8, lsr #29
    db24:			; <UNDEFINED> instruction: 0x4604b510
    db28:			; <UNDEFINED> instruction: 0xf7f76840
    db2c:	stmdavs	r0!, {r1, r5, r6, r9, sl, fp, sp, lr, pc}
    db30:	b	a4bb14 <npth_sleep@plt+0xa45e2c>
    db34:	pop	{r5, r9, sl, lr}
    db38:			; <UNDEFINED> instruction: 0xf7f74010
    db3c:	svclt	0x0000ba21
    db40:	ldrbmi	lr, [r0, sp, lsr #18]!
    db44:	strmi	r4, [r8], -r5, lsl #12
    db48:	ldrmi	r4, [r1], lr, lsl #12
    db4c:			; <UNDEFINED> instruction: 0xf7f74698
    db50:			; <UNDEFINED> instruction: 0xf8ddece0
    db54:	stmdacs	r8!, {r5, sp, pc}
    db58:			; <UNDEFINED> instruction: 0xf1b9d140
    db5c:	andle	r0, r2, r0, lsl #30
    db60:			; <UNDEFINED> instruction: 0xf8c92300
    db64:			; <UNDEFINED> instruction: 0xf1b83000
    db68:	andle	r0, r2, r0, lsl #30
    db6c:			; <UNDEFINED> instruction: 0xf8c82300
    db70:			; <UNDEFINED> instruction: 0xf1ba3000
    db74:	andle	r0, r2, r0, lsl #30
    db78:			; <UNDEFINED> instruction: 0xf8ca2300
    db7c:	andcs	r3, r0, #0
    db80:	ldrmi	r6, [r1], -r8, ror #16
    db84:	ldreq	pc, [ip, -r5, lsl #2]
    db88:	stmda	sl, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    db8c:	stmdavs	r8!, {r8, r9, sp}^
    db90:			; <UNDEFINED> instruction: 0xf7f760ab
    db94:			; <UNDEFINED> instruction: 0x4628eef0
    db98:	mcr2	7, 0, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
    db9c:	ldmiblt	r0, {r2, r9, sl, lr}^
    dba0:	blcs	27f54 <npth_sleep@plt+0x2226c>
    dba4:			; <UNDEFINED> instruction: 0x4639d0f7
    dba8:			; <UNDEFINED> instruction: 0xf7f74630
    dbac:	stmdacs	r0, {r1, r3, r4, r7, fp, sp, lr, pc}
    dbb0:			; <UNDEFINED> instruction: 0xf1b9d1f1
    dbb4:	andle	r0, r2, r0, lsl #30
    dbb8:			; <UNDEFINED> instruction: 0xf8c9692b
    dbbc:			; <UNDEFINED> instruction: 0xf1b83000
    dbc0:	andle	r0, r2, r0, lsl #30
    dbc4:			; <UNDEFINED> instruction: 0xf8c8696b
    dbc8:			; <UNDEFINED> instruction: 0xf1ba3000
    dbcc:	andle	r0, r2, r0, lsl #30
    dbd0:			; <UNDEFINED> instruction: 0xf8ca69ab
    dbd4:	strtmi	r3, [r0], -r0
    dbd8:			; <UNDEFINED> instruction: 0x87f0e8bd
    dbdc:	vqdmulh.s<illegal width 8>	d20, d0, d5
    dbe0:	stmdbmi	r5, {r2, r9, lr}
    dbe4:	ldrbtmi	r4, [fp], #-2053	; 0xfffff7fb
    dbe8:			; <UNDEFINED> instruction: 0xf5034479
    dbec:	ldrbtmi	r7, [r8], #-810	; 0xfffffcd6
    dbf0:	ldmda	r4!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    dbf4:	andeq	r9, r2, r6, asr #13
    dbf8:			; <UNDEFINED> instruction: 0x00028dbc
    dbfc:	ldrdeq	r8, [r2], -r2
    dc00:	blmi	6e0470 <npth_sleep@plt+0x6da788>
    dc04:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
    dc08:	ldmpl	r3, {r0, r1, r2, r7, ip, sp, pc}^
    dc0c:	ldmdavs	fp, {r2, r9, sl, lr}
    dc10:			; <UNDEFINED> instruction: 0xf04f9305
    dc14:	tstlt	r8, r0, lsl #6
    dc18:	ldcl	7, cr15, [sl], #-988	; 0xfffffc24
    dc1c:	andle	r2, sl, r8, lsr #16
    dc20:	bmi	515c28 <npth_sleep@plt+0x50ff40>
    dc24:	ldrbtmi	r4, [sl], #-2834	; 0xfffff4ee
    dc28:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    dc2c:	subsmi	r9, sl, r5, lsl #22
    dc30:	andlt	sp, r7, r9, lsl r1
    dc34:	stmdage	r2, {r4, r5, r8, sl, fp, ip, sp, pc}
    dc38:			; <UNDEFINED> instruction: 0xf7ff2100
    dc3c:			; <UNDEFINED> instruction: 0x4605fd19
    dc40:	mvnle	r2, r0, lsl #16
    dc44:	andls	sl, r0, r4, lsl #22
    dc48:	stmdals	r2, {r0, r1, r9, fp, sp, pc}
    dc4c:			; <UNDEFINED> instruction: 0xf7ff4621
    dc50:	blls	10da34 <npth_sleep@plt+0x107d4c>
    dc54:	stmdals	r2, {r0, r1, r8, r9, lr}
    dc58:	strls	fp, [r4, #-3864]	; 0xfffff0e8
    dc5c:			; <UNDEFINED> instruction: 0xf7ffb108
    dc60:	stmdals	r4, {r0, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    dc64:			; <UNDEFINED> instruction: 0xf7f7e7dd
    dc68:	svclt	0x0000e9d2
    dc6c:	andeq	r0, r4, ip, lsl #28
    dc70:	muleq	r0, ip, r5
    dc74:	andeq	r0, r4, sl, ror #27
    dc78:	addlt	fp, r4, r0, lsl r5
    dc7c:	ldrd	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
    dc80:			; <UNDEFINED> instruction: 0xf8df460c
    dc84:	blge	7de0c <npth_sleep@plt+0x78124>
    dc88:	stmdbge	r2, {r1, r2, r3, r4, r5, r6, r7, sl, lr}
    dc8c:			; <UNDEFINED> instruction: 0xf85e2204
    dc90:			; <UNDEFINED> instruction: 0xf8dcc00c
    dc94:			; <UNDEFINED> instruction: 0xf8cdc000
    dc98:			; <UNDEFINED> instruction: 0xf04fc00c
    dc9c:			; <UNDEFINED> instruction: 0xf7f70c00
    dca0:	stmiblt	r8!, {r1, r3, r4, r5, r8, fp, sp, lr, pc}
    dca4:	blcs	1348b0 <npth_sleep@plt+0x12ebc8>
    dca8:			; <UNDEFINED> instruction: 0xf643bf18
    dcac:	strdle	r7, [fp], -pc	; <UNPREDICTABLE>
    dcb0:	andmi	pc, r0, r0, asr #5
    dcb4:	blmi	2e04ec <npth_sleep@plt+0x2da804>
    dcb8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    dcbc:	blls	e7d2c <npth_sleep@plt+0xe2044>
    dcc0:	qaddle	r4, sl, sl
    dcc4:	ldclt	0, cr11, [r0, #-16]
    dcc8:	blt	6f48d8 <npth_sleep@plt+0x6eebf0>
    dccc:	ldrb	r6, [r1, r3, lsr #32]!
    dcd0:	mrrc	7, 15, pc, r6, cr7	; <UNPREDICTABLE>
    dcd4:	rscle	r2, sp, r0, lsl #16
    dcd8:			; <UNDEFINED> instruction: 0xf7f7e7ea
    dcdc:	svclt	0x0000e998
    dce0:	andeq	r0, r4, r8, lsl #27
    dce4:	muleq	r0, ip, r5
    dce8:	andeq	r0, r4, r8, asr sp
    dcec:	ldrsbgt	pc, [r8], #-143	; 0xffffff71	; <UNPREDICTABLE>
    dcf0:	ldrbtmi	fp, [ip], #1296	; 0x510
    dcf4:	addlt	r4, r2, r5, lsl ip
    dcf8:			; <UNDEFINED> instruction: 0xf85c466b
    dcfc:	stmdavs	r4!, {r2, lr}
    dd00:			; <UNDEFINED> instruction: 0xf04f9401
    dd04:	ldrmi	r0, [r4], -r0, lsl #8
    dd08:	stmdb	r4, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    dd0c:	blls	3c334 <npth_sleep@plt+0x3664c>
    dd10:	svclt	0x001c42a3
    dd14:	rscsvc	pc, pc, r3, asr #12
    dd18:	andmi	pc, r0, r0, asr #5
    dd1c:	bmi	341d54 <npth_sleep@plt+0x33c06c>
    dd20:	ldrbtmi	r4, [sl], #-2826	; 0xfffff4f6
    dd24:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    dd28:	subsmi	r9, sl, r1, lsl #22
    dd2c:	andlt	sp, r2, sl, lsl #2
    dd30:			; <UNDEFINED> instruction: 0xf7f7bd10
    dd34:	stmdblt	r8, {r1, r2, r5, sl, fp, sp, lr, pc}
    dd38:	ldrb	r2, [r0, r0]!
    dd3c:			; <UNDEFINED> instruction: 0xf040b280
    dd40:	strb	r6, [ip, r0, lsl #1]!
    dd44:	stmdb	r2!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    dd48:	andeq	r0, r4, lr, lsl sp
    dd4c:	muleq	r0, ip, r5
    dd50:	andeq	r0, r4, lr, ror #25
    dd54:	blmi	7a05d0 <npth_sleep@plt+0x79a8e8>
    dd58:	push	{r1, r3, r4, r5, r6, sl, lr}
    dd5c:	strdlt	r4, [r3], r0	; <UNPREDICTABLE>
    dd60:			; <UNDEFINED> instruction: 0xf10d58d3
    dd64:	strbtmi	r0, [r9], r4, lsl #16
    dd68:	ldmdavs	fp, {r0, r1, r2, r9, sl, lr}
    dd6c:			; <UNDEFINED> instruction: 0xf04f9321
    dd70:	strmi	r0, [ip], -r0, lsl #6
    dd74:	stcls	0, cr14, [r0, #-16]
    dd78:			; <UNDEFINED> instruction: 0xd11c42b5
    dd7c:	andle	r1, lr, r4, ror #22
    dd80:	strtmi	r2, [r6], -r0, lsl #25
    dd84:	strbmi	r4, [r1], -fp, asr #12
    dd88:	strcs	fp, [r0], r8, lsr #30
    dd8c:			; <UNDEFINED> instruction: 0x46324638
    dd90:	stmia	r0, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    dd94:	rscle	r2, lr, r0, lsl #16
    dd98:	bl	ffccbd7c <npth_sleep@plt+0xffcc6094>
    dd9c:	andcs	fp, r0, r0, lsl #19
    dda0:	blmi	2e05d8 <npth_sleep@plt+0x2da8f0>
    dda4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    dda8:	blls	867e18 <npth_sleep@plt+0x862130>
    ddac:	qaddle	r4, sl, fp
    ddb0:	pop	{r0, r1, r5, ip, sp, pc}
    ddb4:			; <UNDEFINED> instruction: 0xf64383f0
    ddb8:	vshr.s64	<illegal reg q11.5>, <illegal reg q15.5>, #64
    ddbc:	strb	r4, [pc, r0]!
    ddc0:			; <UNDEFINED> instruction: 0xf040b280
    ddc4:	strb	r6, [fp, r0, lsl #1]!
    ddc8:	stmdb	r0!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    ddcc:			; <UNDEFINED> instruction: 0x00040cb8
    ddd0:	muleq	r0, ip, r5
    ddd4:	andeq	r0, r4, ip, ror #24
    ddd8:	mvnsmi	lr, sp, lsr #18
    dddc:	stmdbmi	fp!, {r0, r1, r2, r3, r9, sl, lr}
    dde0:	bmi	adf828 <npth_sleep@plt+0xad9b40>
    dde4:	ldrbtmi	fp, [r9], #-130	; 0xffffff7e
    dde8:			; <UNDEFINED> instruction: 0x4606461c
    ddec:	stmpl	sl, {r8, r9, sp}
    ddf0:	andls	r6, r1, #1179648	; 0x120000
    ddf4:	andeq	pc, r0, #79	; 0x4f
    ddf8:	mrslt	r9, LR_abt
    ddfc:	strbtmi	r6, [r9], -r3, lsr #32
    de00:			; <UNDEFINED> instruction: 0xf7ff4630
    de04:			; <UNDEFINED> instruction: 0x4605ff39
    de08:	stmdbls	r0, {r3, r5, r8, r9, fp, ip, sp, pc}
    de0c:	svceq	0x0000f1b8
    de10:	mcrrne	0, 2, sp, r8, cr9
    de14:			; <UNDEFINED> instruction: 0xf7f7b1df
    de18:			; <UNDEFINED> instruction: 0x4607ea7a
    de1c:	bls	3ac00 <npth_sleep@plt+0x34f18>
    de20:			; <UNDEFINED> instruction: 0x46394630
    de24:			; <UNDEFINED> instruction: 0xff62f7ff
    de28:	blls	3c590 <npth_sleep@plt+0x368a8>
    de2c:	andvc	pc, r0, r8, asr #17
    de30:	strdlt	r5, [r4, -r8]
    de34:	bmi	5e5ec8 <npth_sleep@plt+0x5e01e0>
    de38:	ldrbtmi	r4, [sl], #-2837	; 0xfffff4eb
    de3c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    de40:	subsmi	r9, sl, r1, lsl #22
    de44:			; <UNDEFINED> instruction: 0x4628d118
    de48:	pop	{r1, ip, sp, pc}
    de4c:			; <UNDEFINED> instruction: 0xf7f681f0
    de50:			; <UNDEFINED> instruction: 0x4607eef8
    de54:	strcs	lr, [r0, -r2, ror #15]
    de58:			; <UNDEFINED> instruction: 0xf7f74638
    de5c:			; <UNDEFINED> instruction: 0xe7eae894
    de60:	strmi	r4, [r5], -pc, lsr #12
    de64:			; <UNDEFINED> instruction: 0x4630e7f8
    de68:			; <UNDEFINED> instruction: 0xff74f7ff
    de6c:	mvnsle	r2, r0, lsl #16
    de70:	rscle	r2, r0, r0, lsl #24
    de74:	ldrb	r9, [sp, r0, lsl #22]
    de78:	stmia	r8, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    de7c:	bl	fe04be60 <npth_sleep@plt+0xfe046178>
    de80:	sbcsle	r2, r8, r0, lsl #16
    de84:			; <UNDEFINED> instruction: 0xf040b280
    de88:	strb	r6, [r5, r0, lsl #11]!
    de8c:	andeq	r0, r4, sl, lsr #24
    de90:	muleq	r0, ip, r5
    de94:	ldrdeq	r0, [r4], -r6
    de98:	ldrsbtgt	pc, [r8], #-143	; 0xffffff71	; <UNPREDICTABLE>
    de9c:	ldrbtmi	fp, [ip], #1328	; 0x530
    dea0:	addlt	r4, r7, sp, lsl ip
    dea4:	ldrmi	sl, [r5], -r3, lsl #22
    dea8:			; <UNDEFINED> instruction: 0xf85caa02
    deac:	stmdavs	r4!, {r2, lr}
    deb0:			; <UNDEFINED> instruction: 0xf04f9405
    deb4:	strcs	r0, [r0], #-1024	; 0xfffffc00
    deb8:			; <UNDEFINED> instruction: 0xf7ff9402
    debc:	strmi	pc, [r4], -sp, lsl #31
    dec0:	blls	fc468 <npth_sleep@plt+0xf6780>
    dec4:	svcvc	0x0002f5b3
    dec8:	andls	sp, r0, r7, lsl r8
    decc:	bls	962d8 <npth_sleep@plt+0x905f0>
    ded0:			; <UNDEFINED> instruction: 0xf7f7a804
    ded4:			; <UNDEFINED> instruction: 0x4604ecbc
    ded8:	blls	13c300 <npth_sleep@plt+0x136618>
    dedc:	stmdals	r2, {r0, r1, r3, r5, sp, lr}
    dee0:	ldmda	r0, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    dee4:	blmi	320720 <npth_sleep@plt+0x31aa38>
    dee8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    deec:	blls	167f5c <npth_sleep@plt+0x162274>
    def0:	qaddle	r4, sl, sp
    def4:	andlt	r4, r7, r0, lsr #12
    def8:	stmdbmi	r9, {r4, r5, r8, sl, fp, ip, sp, pc}
    defc:	strbcs	r2, [r3], #-517	; 0xfffffdfb
    df00:			; <UNDEFINED> instruction: 0xf7f74479
    df04:	vst2.16	{d30-d31}, [pc :256], r2
    df08:			; <UNDEFINED> instruction: 0xf0155180
    df0c:	strb	pc, [r6, r7, ror #23]!	; <UNPREDICTABLE>
    df10:	ldmda	ip!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    df14:	andeq	r0, r4, r2, ror fp
    df18:	muleq	r0, ip, r5
    df1c:	andeq	r0, r4, r8, lsr #22
    df20:	ldrdeq	r8, [r2], -r8	; <UNPREDICTABLE>
    df24:			; <UNDEFINED> instruction: 0x460cb5f8
    df28:	ldrbtmi	r4, [r9], #-2318	; 0xfffff6f2
    df2c:	mrc	7, 6, APSR_nzcv, cr8, cr6, {7}
    df30:	andcs	fp, r0, r8, lsl #2
    df34:	ldmib	r4, {r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}^
    df38:	stmiavs	r7!, {r2, r9, sl, ip, lr}^
    df3c:	ldrtmi	r4, [r1], -r8, lsr #12
    df40:	mrc	7, 4, APSR_nzcv, cr14, cr6, {7}
    df44:	stcle	8, cr2, [r5, #-0]
    df48:	movwcs	lr, #18900	; 0x49d4
    df4c:	stmib	r4, {sp}^
    df50:	lfmlt	f3, 2, [r8, #16]!
    df54:			; <UNDEFINED> instruction: 0x46294632
    df58:			; <UNDEFINED> instruction: 0xf7f74638
    df5c:	andcs	lr, r0, lr, lsl #28
    df60:	svclt	0x0000bdf8
    df64:	andeq	r8, r2, r2, ror #21
    df68:			; <UNDEFINED> instruction: 0xf7f7b508
    df6c:	tstlt	r8, sl, lsl #22
    df70:	andmi	pc, r0, r0, asr #5
    df74:	svclt	0x0000bd08
    df78:	strlt	r4, [r0, #-2058]	; 0xfffff7f6
    df7c:	ldrbtmi	fp, [r8], #-131	; 0xffffff7d
    df80:			; <UNDEFINED> instruction: 0xf0159201
    df84:	stmdbls	r1, {r0, r1, r3, r5, r7, r8, r9, fp, ip, sp, lr, pc}
    df88:			; <UNDEFINED> instruction: 0xf7f72006
    df8c:	andcc	lr, r1, lr, ror #18
    df90:	andcs	sp, r0, r3
    df94:			; <UNDEFINED> instruction: 0xf85db003
    df98:	andlt	pc, r3, r4, lsl #22
    df9c:	bl	14c118 <npth_sleep@plt+0x146430>
    dfa0:	svclt	0x0000e7e2
    dfa4:	muleq	r2, r6, sl
    dfa8:	strlt	r4, [r0, #-2058]	; 0xfffff7f6
    dfac:	ldrbtmi	fp, [r8], #-131	; 0xffffff7d
    dfb0:			; <UNDEFINED> instruction: 0xf0159201
    dfb4:	stmdbls	r1, {r0, r1, r4, r7, r8, r9, fp, ip, sp, lr, pc}
    dfb8:			; <UNDEFINED> instruction: 0xf7f72006
    dfbc:	andcc	lr, r1, r6, asr r9
    dfc0:	andcs	sp, r0, r3
    dfc4:			; <UNDEFINED> instruction: 0xf85db003
    dfc8:	andlt	pc, r3, r4, lsl #22
    dfcc:	bl	14c148 <npth_sleep@plt+0x146460>
    dfd0:	svclt	0x0000e7ca
    dfd4:	muleq	r2, r6, sl
    dfd8:	ldrmi	r2, [r1], -r6
    dfdc:			; <UNDEFINED> instruction: 0xf7f7b508
    dfe0:	andcc	lr, r1, r4, asr #18
    dfe4:	andcs	sp, r0, r1
    dfe8:	pop	{r3, r8, sl, fp, ip, sp, pc}
    dfec:	ldr	r4, [fp, r8]!
    dff0:			; <UNDEFINED> instruction: 0x4605b538
    dff4:	teqlt	r0, r0, lsl #16
    dff8:			; <UNDEFINED> instruction: 0xf7f7462c
    dffc:			; <UNDEFINED> instruction: 0xf854eb96
    e000:	stmdacs	r0, {r2, r8, r9, sl, fp}
    e004:			; <UNDEFINED> instruction: 0x4628d1f9
    e008:	ldrhtmi	lr, [r8], -sp
    e00c:	svclt	0x00b8f7f6
    e010:	svcmi	0x00f0e92d
    e014:	stc2	10, cr15, [r3], {179}	; 0xb3	; <UNPREDICTABLE>
    e018:	vmovne.32	d14[0], r6
    e01c:			; <UNDEFINED> instruction: 0xa010f8d2
    e020:	mrrcne	10, 4, lr, ip, cr15
    e024:	streq	pc, [r0, #133]	; 0x85
    e028:			; <UNDEFINED> instruction: 0xf3c568d4
    e02c:	addlt	r1, r3, r0, asr #11
    e030:	ldrbmi	fp, [r4], -r8, lsl #30
    e034:	svclt	0x001845ac
    e038:	andle	r2, r5, r4, lsr #5
    e03c:	andmi	pc, r0, #192, 4
    e040:	andlt	r4, r3, r0, lsl r6
    e044:	svchi	0x00f0e8bd
    e048:	strtmi	r4, [r0], -r7, lsl #12
    e04c:			; <UNDEFINED> instruction: 0xf7f74698
    e050:	tstcs	r4, r0, ror #20
    e054:	andcc	r4, r1, r5, lsl #12
    e058:	bl	dcc03c <npth_sleep@plt+0xdc6354>
    e05c:	stmdacs	r0, {r0, ip, pc}
    e060:	orrslt	sp, r5, #60	; 0x3c
    e064:	bleq	4a74c <npth_sleep@plt+0x44a64>
    e068:	movweq	lr, #23300	; 0x5b04
    e06c:	ldrdls	pc, [r4], -sp
    e070:	streq	pc, [r0, #-79]	; 0xffffffb1
    e074:			; <UNDEFINED> instruction: 0xf04fbf18
    e078:	movwls	r0, #2817	; 0xb01
    e07c:	blls	4608c <npth_sleep@plt+0x403a4>
    e080:	eorle	r4, r2, r3, lsr #5
    e084:			; <UNDEFINED> instruction: 0xb12e4650
    e088:			; <UNDEFINED> instruction: 0xf7f77821
    e08c:	blx	fec48a2c <npth_sleep@plt+0xfec42d44>
    e090:	stmdbeq	sp!, {r7, r8, sl, ip, sp, lr, pc}^
    e094:	stceq	0, cr15, [r1], {133}	; 0x85
    e098:	b	6df9c8 <npth_sleep@plt+0x6d9ce0>
    e09c:	strtmi	r0, [r9], -ip, lsl #30
    e0a0:			; <UNDEFINED> instruction: 0xf1044638
    e0a4:	svclt	0x001c0401
    e0a8:	strbmi	r2, [r0], -r0, lsl #2
    e0ac:	mrc2	7, 7, pc, cr4, cr15, {7}
    e0b0:	stmdbeq	r4, {r0, r3, r8, ip, sp, lr, pc}
    e0b4:	rscle	r2, r2, r0, lsl #16
    e0b8:	stmdals	r1, {ip, pc}
    e0bc:			; <UNDEFINED> instruction: 0xff98f7ff
    e0c0:	ldrmi	r9, [r0], -r0, lsl #20
    e0c4:	pop	{r0, r1, ip, sp, pc}
    e0c8:	blls	332090 <npth_sleep@plt+0x32c3a8>
    e0cc:	blls	5f93c <npth_sleep@plt+0x59c54>
    e0d0:	andcs	r6, r0, #19
    e0d4:	andlt	r4, r3, r0, lsl r6
    e0d8:	svchi	0x00f0e8bd
    e0dc:	b	144c0c0 <npth_sleep@plt+0x14463d8>
    e0e0:	stmdacs	r0, {r1, r9, sl, lr}
    e0e4:	str	sp, [r9, ip, lsr #1]!
    e0e8:			; <UNDEFINED> instruction: 0x4604b510
    e0ec:	mrrc	7, 15, pc, r6, cr7	; <UNPREDICTABLE>
    e0f0:	andcs	fp, r0, r8, lsl #2
    e0f4:			; <UNDEFINED> instruction: 0x4620bd10
    e0f8:	b	fffcc0dc <npth_sleep@plt+0xfffc63f4>
    e0fc:	vbic.i32	d18, #3840	; 0x00000f00
    e100:	stmdacs	r0, {r8, r9, lr}
    e104:	ldrmi	fp, [r8], -r8, lsl #30
    e108:	svclt	0x0000bd10
    e10c:	movwcs	fp, #1288	; 0x508
    e110:	stc	7, cr15, [r4, #984]!	; 0x3d8
    e114:	vstrlt.16	s22, [r8, #-0]	; <UNPREDICTABLE>
    e118:			; <UNDEFINED> instruction: 0x4008e8bd
    e11c:	svclt	0x0000e724
    e120:			; <UNDEFINED> instruction: 0x460eb5f0
    e124:			; <UNDEFINED> instruction: 0xf5ad491d
    e128:	bmi	765530 <npth_sleep@plt+0x75f848>
    e12c:	ldrbtmi	fp, [r9], #-131	; 0xffffff7d
    e130:	movwpl	pc, #1293	; 0x50d	; <UNPREDICTABLE>
    e134:	stcge	3, cr3, [r1, #-16]
    e138:	strbtmi	r5, [ip], -sl, lsl #17
    e13c:	ldmdavs	r2, {r0, r1, r2, r9, sl, lr}
    e140:			; <UNDEFINED> instruction: 0xf04f601a
    e144:	and	r0, r6, r0, lsl #4
    e148:	orrlt	r6, sl, r2, lsr #16
    e14c:	ldrtmi	r4, [r8], -r9, lsr #12
    e150:	stc	7, cr15, [r4, #984]	; 0x3d8
    e154:	strtmi	fp, [r3], -r8, asr #18
    e158:	andpl	pc, r0, #1325400064	; 0x4f000000
    e15c:	ldrtmi	r4, [r0], -r9, lsr #12
    e160:	mrc	7, 6, APSR_nzcv, cr8, cr6, {7}
    e164:	stmdacs	r0, {r0, r1, r9, sl, lr}
    e168:			; <UNDEFINED> instruction: 0xf7f7d0ee
    e16c:	ldmdblt	r8!, {r1, r3, r9, fp, sp, lr, pc}^
    e170:	stmdbmi	ip, {sp}
    e174:	movwpl	pc, #1293	; 0x50d	; <UNPREDICTABLE>
    e178:	movwcc	r4, #18953	; 0x4a09
    e17c:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
    e180:	ldmdavs	sl, {r0, r4, fp, sp, lr}
    e184:	qaddle	r4, r1, r7
    e188:	cfstr32pl	mvfx15, [r0, #-52]	; 0xffffffcc
    e18c:	ldcllt	0, cr11, [r0, #12]!
    e190:			; <UNDEFINED> instruction: 0xf040b280
    e194:	strb	r6, [ip, r0, lsl #1]!
    e198:	svc	0x0038f7f6
    e19c:	andeq	r0, r4, r2, ror #17
    e1a0:	muleq	r0, ip, r5
    e1a4:	muleq	r4, r4, r8
    e1a8:	addlt	fp, r2, r0, lsl r5
    e1ac:	ldrsb	pc, [r4], #-143	; 0xffffff71	; <UNPREDICTABLE>
    e1b0:			; <UNDEFINED> instruction: 0xf8df460c
    e1b4:	movwcs	ip, #84	; 0x54
    e1b8:	andcs	r4, r4, #-33554432	; 0xfe000000
    e1bc:	blt	91fb68 <npth_sleep@plt+0x919e80>
    e1c0:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
    e1c4:	ldrdgt	pc, [r0], -ip
    e1c8:	andgt	pc, r4, sp, asr #17
    e1cc:	stceq	0, cr15, [r0], {79}	; 0x4f
    e1d0:			; <UNDEFINED> instruction: 0xf7f69400
    e1d4:	ldmdblt	r0, {r2, r6, r8, sl, fp, sp, lr, pc}^
    e1d8:	bmi	3161e0 <npth_sleep@plt+0x3104f8>
    e1dc:	ldrbtmi	r4, [sl], #-2826	; 0xfffff4f6
    e1e0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    e1e4:	subsmi	r9, sl, r1, lsl #22
    e1e8:	andlt	sp, r2, r9, lsl #2
    e1ec:			; <UNDEFINED> instruction: 0xf7f7bd10
    e1f0:	stmdacs	r0, {r3, r6, r7, r8, fp, sp, lr, pc}
    e1f4:	addlt	sp, r0, #240	; 0xf0
    e1f8:	addvs	pc, r0, r0, asr #32
    e1fc:			; <UNDEFINED> instruction: 0xf7f6e7ed
    e200:	svclt	0x0000ef06
    e204:	andeq	r0, r4, r8, asr r8
    e208:	muleq	r0, ip, r5
    e20c:	andeq	r0, r4, r2, lsr r8
    e210:			; <UNDEFINED> instruction: 0x460db570
    e214:			; <UNDEFINED> instruction: 0x46164611
    e218:			; <UNDEFINED> instruction: 0xf7ff4604
    e21c:	smlabtlt	r0, r5, pc, pc	; <UNPREDICTABLE>
    e220:			; <UNDEFINED> instruction: 0x4632bd70
    e224:	strtmi	r4, [r0], -r9, lsr #12
    e228:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    e22c:	svclt	0x0000e76e
    e230:	svcmi	0x00f0e92d
    e234:	stc	6, cr4, [sp, #-520]!	; 0xfffffdf8
    e238:	ldrmi	r8, [r0], -r2, lsl #22
    e23c:	strmi	r4, [fp], -r5, ror #20
    e240:	strcs	r2, [r0, #-257]	; 0xfffffeff
    e244:	addslt	r4, r3, sl, ror r4
    e248:	blmi	18f2e5c <npth_sleep@plt+0x18ed174>
    e24c:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    e250:			; <UNDEFINED> instruction: 0xf04f9311
    e254:	strls	r0, [r5, #-768]	; 0xfffffd00
    e258:	bl	fee4c23c <npth_sleep@plt+0xfee46554>
    e25c:	stmdacs	r0, {r2, r9, sl, lr}
    e260:	addshi	pc, r4, r0
    e264:			; <UNDEFINED> instruction: 0x0014f8da
    e268:	ldmdb	r2, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    e26c:	strmi	r2, [r3], r4, lsl #2
    e270:			; <UNDEFINED> instruction: 0xf7f73001
    e274:	andls	lr, r1, sl, lsr #20
    e278:			; <UNDEFINED> instruction: 0xf0002800
    e27c:			; <UNDEFINED> instruction: 0xf1bb80a4
    e280:	eorsle	r0, fp, r0, lsl #30
    e284:			; <UNDEFINED> instruction: 0xf1a39b01
    e288:	strbmi	r0, [r7], -r4, lsl #16
    e28c:	andcs	lr, r5, #14
    e290:			; <UNDEFINED> instruction: 0xf7f72101
    e294:	strmi	lr, [r6], -ip, lsl #17
    e298:	rsbsle	r2, r2, r0, lsl #16
    e29c:	strbmi	r3, [r8], -r1, lsl #10
    e2a0:	stcl	7, cr15, [r8, #984]!	; 0x3d8
    e2a4:			; <UNDEFINED> instruction: 0xf84745ab
    e2a8:	eorle	r6, r9, r4, lsl #30
    e2ac:			; <UNDEFINED> instruction: 0x1014f8da
    e2b0:	strtmi	r2, [r0], -r1, lsl #4
    e2b4:			; <UNDEFINED> instruction: 0xf7f64429
    e2b8:	strmi	lr, [r1], ip, asr #31
    e2bc:	mvnle	r2, r0, lsl #16
    e2c0:	ldrbcs	r9, [r3, #-3845]	; 0xfffff0fb
    e2c4:	strmi	pc, [r0, #-704]	; 0xfffffd40
    e2c8:			; <UNDEFINED> instruction: 0xf7f64638
    e2cc:			; <UNDEFINED> instruction: 0x4620ee5c
    e2d0:	ldcl	7, cr15, [r0, #984]	; 0x3d8
    e2d4:			; <UNDEFINED> instruction: 0xf7f64648
    e2d8:	stmdals	r1, {r1, r2, r3, r6, r7, r8, sl, fp, sp, lr, pc}
    e2dc:	mcr2	7, 4, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
    e2e0:	blmi	f60be0 <npth_sleep@plt+0xf5aef8>
    e2e4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    e2e8:	blls	468358 <npth_sleep@plt+0x462670>
    e2ec:	qdsuble	r4, sl, r8
    e2f0:	andslt	r4, r3, r8, lsr #12
    e2f4:	blhi	c95f0 <npth_sleep@plt+0xc3908>
    e2f8:	svchi	0x00f0e8bd
    e2fc:	stmdaeq	r4, {r5, r7, r8, ip, sp, lr, pc}
    e300:	movwls	sl, #11015	; 0x2b07
    e304:	bleq	64a740 <npth_sleep@plt+0x644a58>
    e308:	bmi	fe449b30 <npth_sleep@plt+0xfe443e48>
    e30c:	blge	15fd7c <npth_sleep@plt+0x15a094>
    e310:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    e314:	bcc	449b3c <npth_sleep@plt+0x443e54>
    e318:	bne	449b80 <npth_sleep@plt+0x443e98>
    e31c:			; <UNDEFINED> instruction: 0xf858465a
    e320:	andcs	r3, r5, r4, lsl #30
    e324:	b	fec4c308 <npth_sleep@plt+0xfec46620>
    e328:	stmdacs	r0, {r0, r2, r9, sl, lr}
    e32c:	ldmib	sp, {r0, r1, r3, r4, r5, r8, ip, lr, pc}^
    e330:	cfmsub32cs	mvax0, mvfx4, mvfx4, mvfx5
    e334:			; <UNDEFINED> instruction: 0xf1c6d83d
    e338:			; <UNDEFINED> instruction: 0x46010714
    e33c:			; <UNDEFINED> instruction: 0xf10a4650
    e340:			; <UNDEFINED> instruction: 0x463a0a14
    e344:	ldmib	r8!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    e348:	bl	1f4f58 <npth_sleep@plt+0x1ef270>
    e34c:	strtmi	r0, [r1], -r9, lsl #4
    e350:			; <UNDEFINED> instruction: 0x46321898
    e354:	ldc	7, cr15, [r2, #984]!	; 0x3d8
    e358:	ldmdbeq	r4, {r0, r3, r8, ip, sp, lr, pc}
    e35c:			; <UNDEFINED> instruction: 0xf7f64620
    e360:			; <UNDEFINED> instruction: 0xf1b9ee12
    e364:	strls	r0, [r5, #-3880]	; 0xfffff0d8
    e368:			; <UNDEFINED> instruction: 0x464ad1d6
    e36c:	ldrdne	lr, [r2], -sp
    e370:			; <UNDEFINED> instruction: 0xff4ef7ff
    e374:	bmi	fe449bdc <npth_sleep@plt+0xfe443ef4>
    e378:			; <UNDEFINED> instruction: 0xf04f9f05
    e37c:	strmi	r0, [r5], -r0, lsl #18
    e380:	ldrcs	lr, [pc, #-1954]!	; dbe6 <npth_sleep@plt+0x7efe>
    e384:			; <UNDEFINED> instruction: 0xf2c09f05
    e388:	ldr	r4, [sp, r0, lsl #10]
    e38c:	vorr.i32	q9, #196608	; 0x00030000
    e390:	stmdals	r5, {r8, sl, lr}
    e394:	ldcl	7, cr15, [r6, #984]!	; 0x3d8
    e398:			; <UNDEFINED> instruction: 0xf7f64620
    e39c:	andcs	lr, r0, ip, ror #26
    e3a0:	stcl	7, cr15, [r8, #-984]!	; 0xfffffc28
    e3a4:	mrc	7, 0, lr, cr8, cr12, {4}
    e3a8:			; <UNDEFINED> instruction: 0xf04f4a90
    e3ac:	svcls	0x00050900
    e3b0:	strtmi	lr, [r7], -sl, lsl #15
    e3b4:	mrc	5, 0, r2, cr8, cr15, {1}
    e3b8:			; <UNDEFINED> instruction: 0xf2c04a90
    e3bc:	strmi	r4, [r1], r0, lsl #10
    e3c0:			; <UNDEFINED> instruction: 0xf7f6e782
    e3c4:			; <UNDEFINED> instruction: 0xf7f7ee24
    e3c8:			; <UNDEFINED> instruction: 0x4605e8dc
    e3cc:	rscle	r2, r0, r0, lsl #16
    e3d0:	svclt	0x0000e7dd
    e3d4:	andeq	r0, r4, ip, asr #15
    e3d8:	muleq	r0, ip, r5
    e3dc:	andeq	r0, r4, ip, lsr #14
    e3e0:	svcmi	0x00f0e92d
    e3e4:	ldrmi	r4, [r0], -r0, lsl #13
    e3e8:	blmi	11e0d08 <npth_sleep@plt+0x11db020>
    e3ec:	ldrbtmi	fp, [sl], #-135	; 0xffffff79
    e3f0:			; <UNDEFINED> instruction: 0xf8cd468b
    e3f4:	tstcs	r1, r4
    e3f8:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    e3fc:			; <UNDEFINED> instruction: 0xf04f9305
    e400:			; <UNDEFINED> instruction: 0xf7f70300
    e404:	strmi	lr, [r7], -r4, ror #21
    e408:	subsle	r2, ip, r0, lsl #16
    e40c:			; <UNDEFINED> instruction: 0x0014f8d8
    e410:	ldmda	lr!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    e414:	strmi	r2, [r1], r4, lsl #2
    e418:			; <UNDEFINED> instruction: 0xf7f73001
    e41c:	pkhtbmi	lr, r2, r6, asr #18
    e420:	subsle	r2, fp, r0, lsl #16
    e424:	strcs	r1, [r0, #-3846]	; 0xfffff0fa
    e428:	svceq	0x0000f1b9
    e42c:	eors	sp, r0, pc, lsl #2
    e430:	tstcs	r1, r5, lsl #4
    e434:	svc	0x00baf7f6
    e438:	stmdacs	r0, {r0, r1, r7, r9, sl, lr}
    e43c:	strcc	sp, [r1, #-63]	; 0xffffffc1
    e440:			; <UNDEFINED> instruction: 0xf7f64620
    e444:	strbmi	lr, [sp, #-3352]	; 0xfffff2e8
    e448:	svclt	0x0004f846
    e44c:			; <UNDEFINED> instruction: 0xf8d8d021
    e450:	andcs	r1, r1, #20
    e454:	strtmi	r4, [r9], #-1592	; 0xfffff9c8
    e458:	mrc	7, 7, APSR_nzcv, cr10, cr6, {7}
    e45c:	stmdacs	r0, {r2, r9, sl, lr}
    e460:	ldrbcs	sp, [r3, #-486]	; 0xfffffe1a
    e464:	strmi	pc, [r0, #-704]	; 0xfffffd40
    e468:			; <UNDEFINED> instruction: 0xf7f64638
    e46c:	strtmi	lr, [r0], -r4, lsl #26
    e470:	stc	7, cr15, [r0, #-984]	; 0xfffffc28
    e474:			; <UNDEFINED> instruction: 0xf7ff4650
    e478:	bmi	94db6c <npth_sleep@plt+0x947e84>
    e47c:	ldrbtmi	r4, [sl], #-2850	; 0xfffff4de
    e480:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    e484:	subsmi	r9, sl, r5, lsl #22
    e488:	strtmi	sp, [r8], -r6, lsr #2
    e48c:	pop	{r0, r1, r2, ip, sp, pc}
    e490:			; <UNDEFINED> instruction: 0xf8da8ff0
    e494:	bge	11a49c <npth_sleep@plt+0x1147b4>
    e498:	andcs	sl, r5, r3, lsl #18
    e49c:	ldmib	r4!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    e4a0:	strmi	r2, [r5], -r0, lsl #8
    e4a4:	bicsle	r2, pc, r0, lsl #16
    e4a8:	strcs	r9, [r0], #-2049	; 0xfffff7ff
    e4ac:	andne	lr, r3, #3620864	; 0x374000
    e4b0:	mcr2	7, 5, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
    e4b4:	stmdals	r3, {r0, r2, r9, sl, lr}
    e4b8:	stcl	7, cr15, [r4, #-984]!	; 0xfffffc28
    e4bc:	ldrcs	lr, [pc, #-2004]!	; dcf0 <npth_sleep@plt+0x8008>
    e4c0:	strmi	pc, [r0, #-704]	; 0xfffffd40
    e4c4:			; <UNDEFINED> instruction: 0xf7f6e7d0
    e4c8:			; <UNDEFINED> instruction: 0x4638ecd6
    e4cc:			; <UNDEFINED> instruction: 0xf7f62553
    e4d0:			; <UNDEFINED> instruction: 0xf2c0ecd2
    e4d4:	ldrb	r4, [r0, r0, lsl #10]
    e4d8:	ldc	7, cr15, [r8, #984]	; 0x3d8
    e4dc:	ldmda	r0, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    e4e0:	ldrtmi	r4, [r8], -r5, lsl #12
    e4e4:			; <UNDEFINED> instruction: 0xf7f6b92d
    e4e8:	strtmi	lr, [r8], -r6, asr #25
    e4ec:	stcl	7, cr15, [r2], {246}	; 0xf6
    e4f0:			; <UNDEFINED> instruction: 0xf7f6e7c3
    e4f4:	ldrbmi	lr, [r0], -r0, asr #25
    e4f8:	strmi	pc, [r0, #-704]	; 0xfffffd40
    e4fc:	ldc	7, cr15, [sl], #984	; 0x3d8
    e500:	svclt	0x0000e7bb
    e504:	andeq	r0, r4, r2, lsr #12
    e508:	muleq	r0, ip, r5
    e50c:	muleq	r4, r2, r5
    e510:	svcmi	0x00f0e92d
    e514:	stc	6, cr4, [sp, #-512]!	; 0xfffffe00
    e518:	ldrmi	r8, [r0], -r2, lsl #22
    e51c:	pkhtbmi	r4, fp, r6, asr #20
    e520:	tstcs	r1, r6, asr fp
    e524:	strcs	r4, [r0, #-1146]	; 0xfffffb86
    e528:	ldmpl	r3, {r0, r1, r2, r7, ip, sp, pc}^
    e52c:	movwls	r6, #22555	; 0x581b
    e530:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    e534:	strpl	lr, [r1, #-2509]	; 0xfffff633
    e538:	b	124c51c <npth_sleep@plt+0x1246834>
    e53c:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    e540:	addhi	pc, r2, r0
    e544:			; <UNDEFINED> instruction: 0x0014f8d8
    e548:	svc	0x00e2f7f6
    e54c:	strmi	r2, [r1], r4, lsl #2
    e550:			; <UNDEFINED> instruction: 0xf7f73001
    e554:			; <UNDEFINED> instruction: 0x4682e8ba
    e558:			; <UNDEFINED> instruction: 0xf0002800
    e55c:	cdp	0, 0, cr8, cr8, cr7, {4}
    e560:	svcne	0x0006ba10
    e564:	svceq	0x0000f1b9
    e568:	ands	sp, ip, pc, lsl #2
    e56c:	tstcs	r1, r5, lsl #4
    e570:	svc	0x001cf7f6
    e574:	stmdacs	r0, {r0, r1, r7, r9, sl, lr}
    e578:	strcc	sp, [r1, #-98]	; 0xffffff9e
    e57c:			; <UNDEFINED> instruction: 0xf7f64620
    e580:	strbmi	lr, [sp, #-3194]	; 0xfffff386
    e584:	svclt	0x0004f846
    e588:			; <UNDEFINED> instruction: 0xf8d8d00d
    e58c:	andcs	r1, r1, #20
    e590:	strtmi	r4, [r9], #-1592	; 0xfffff9c8
    e594:	mrc	7, 2, APSR_nzcv, cr12, cr6, {7}
    e598:	stmdacs	r0, {r2, r9, sl, lr}
    e59c:	ldrbcs	sp, [r3, #-486]	; 0xfffffe1a
    e5a0:	strmi	pc, [r0, #-704]	; 0xfffffd40
    e5a4:			; <UNDEFINED> instruction: 0xf8dae02d
    e5a8:	bge	da5b0 <npth_sleep@plt+0xd48c8>
    e5ac:	andcs	sl, r1, r1, lsl #18
    e5b0:	stmdb	sl!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    e5b4:	stmdacs	r0, {r0, r2, r9, sl, lr}
    e5b8:			; <UNDEFINED> instruction: 0xf8dad140
    e5bc:	bge	11a5d4 <npth_sleep@plt+0x1148ec>
    e5c0:	andcs	sl, r1, r2, lsl #18
    e5c4:			; <UNDEFINED> instruction: 0xf7f79c03
    e5c8:	strmi	lr, [r5], -r0, ror #18
    e5cc:	teqle	r5, r0, lsl #16
    e5d0:	vnmls.f16	s18, s16, s8
    e5d4:	strtmi	r0, [r1], #-2576	; 0xfffff5f0
    e5d8:			; <UNDEFINED> instruction: 0xf7ff3108
    e5dc:	strmi	pc, [r5], -r5, ror #27
    e5e0:	vnmla.f64	d11, d8, d16
    e5e4:	bls	d0e2c <npth_sleep@plt+0xcb144>
    e5e8:			; <UNDEFINED> instruction: 0xf7ff9901
    e5ec:			; <UNDEFINED> instruction: 0x4605fe11
    e5f0:	vnmls.f64	d11, d8, d16
    e5f4:	strcs	r0, [r0], #-2576	; 0xfffff5f0
    e5f8:	stmdbls	r2, {r2, r9, fp, ip, pc}
    e5fc:	mcr2	7, 0, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
    e600:	stmdals	r1, {r0, r2, r9, sl, lr}
    e604:	ldc	7, cr15, [lr], #984	; 0x3d8
    e608:			; <UNDEFINED> instruction: 0xf7f69802
    e60c:			; <UNDEFINED> instruction: 0x4638ecbc
    e610:	ldc	7, cr15, [r0], #-984	; 0xfffffc28
    e614:			; <UNDEFINED> instruction: 0xf7f64620
    e618:	ldrbmi	lr, [r0], -lr, lsr #24
    e61c:	stc2l	7, cr15, [r8], #1020	; 0x3fc
    e620:	blmi	5a0e84 <npth_sleep@plt+0x59b19c>
    e624:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    e628:	blls	168698 <npth_sleep@plt+0x1629b0>
    e62c:	tstle	fp, sl, asr r0
    e630:	andlt	r4, r7, r8, lsr #12
    e634:	blhi	c9930 <npth_sleep@plt+0xc3c48>
    e638:	svchi	0x00f0e8bd
    e63c:	strb	r2, [r0, r0, lsl #8]!
    e640:	vbic.i32	d18, #983040	; 0x000f0000
    e644:	ldrb	r4, [ip, r0, lsl #10]
    e648:	vorr.i32	q9, #196608	; 0x00030000
    e64c:	stmdals	r1, {r8, sl, lr}
    e650:	ldc	7, cr15, [r8], {246}	; 0xf6
    e654:			; <UNDEFINED> instruction: 0xf7f69802
    e658:			; <UNDEFINED> instruction: 0x4638ec96
    e65c:	stc	7, cr15, [sl], {246}	; 0xf6
    e660:			; <UNDEFINED> instruction: 0xf7f62000
    e664:	ldrb	lr, [fp, r8, lsl #24]
    e668:	ldcl	7, cr15, [r0], {246}	; 0xf6
    e66c:	svc	0x0088f7f6
    e670:	stmdacs	r0, {r0, r2, r9, sl, lr}
    e674:	strb	sp, [r8, fp, ror #1]!
    e678:	andeq	r0, r4, ip, ror #9
    e67c:	muleq	r0, ip, r5
    e680:	andeq	r0, r4, ip, ror #7
    e684:	svcmi	0x00f0e92d
    e688:	ldrmi	r4, [r0], -r6, lsl #12
    e68c:	blmi	1260fb4 <npth_sleep@plt+0x125b2cc>
    e690:	ldrbtmi	fp, [sl], #-137	; 0xffffff77
    e694:	smlabbcs	r1, r8, r6, r4
    e698:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    e69c:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    e6a0:			; <UNDEFINED> instruction: 0xf04f9307
    e6a4:	stmib	sp, {r8, r9}^
    e6a8:			; <UNDEFINED> instruction: 0xf7f79903
    e6ac:			; <UNDEFINED> instruction: 0x4605e990
    e6b0:	rsble	r2, r6, r0, lsl #16
    e6b4:			; <UNDEFINED> instruction: 0x46206974
    e6b8:	svc	0x002af7f6
    e6bc:	cmple	r0, r2, lsl #16
    e6c0:	andcs	r4, r1, #34603008	; 0x2100000
    e6c4:			; <UNDEFINED> instruction: 0xf7f64628
    e6c8:	strmi	lr, [r4], -r4, asr #27
    e6cc:	subsle	r2, pc, r0, lsl #16
    e6d0:	tstcs	r1, r5, lsl #20
    e6d4:	mcr	7, 0, pc, cr12, cr6, {7}	; <UNPREDICTABLE>
    e6d8:	andls	r4, r3, r2, lsl #13
    e6dc:	subsle	r2, pc, r0, lsl #16
    e6e0:			; <UNDEFINED> instruction: 0xf8dd4620
    e6e4:			; <UNDEFINED> instruction: 0xf7f6b014
    e6e8:	ldmdbvs	r1!, {r1, r2, r6, r7, r8, r9, fp, sp, lr, pc}^
    e6ec:	strtmi	r2, [r8], -r1, lsl #4
    e6f0:			; <UNDEFINED> instruction: 0xf7f64411
    e6f4:	strmi	lr, [r4], -lr, lsr #27
    e6f8:	suble	r2, r9, r0, lsl #16
    e6fc:	tstcs	r1, r6, lsl #20
    e700:	ldcl	7, cr15, [r6, #984]!	; 0x3d8
    e704:	andls	r4, r4, r7, lsl #12
    e708:	suble	r2, r9, r0, lsl #16
    e70c:	strtmi	r9, [r0], -r6, lsl #18
    e710:	tstls	r1, r9, asr r4
    e714:	bl	febcc6f4 <npth_sleep@plt+0xfebc6a0c>
    e718:	strbmi	r9, [r0], -r1, lsl #18
    e71c:	stc2l	7, cr15, [r4, #-1020]	; 0xfffffc04
    e720:	bllt	181ff40 <npth_sleep@plt+0x181a258>
    e724:	ldrbmi	r9, [r1], -r5, lsl #20
    e728:			; <UNDEFINED> instruction: 0xf7ff4640
    e72c:	strmi	pc, [r6], -pc, ror #25
    e730:	bls	1bd3d8 <npth_sleep@plt+0x1b76f0>
    e734:	ldrtmi	r4, [r9], -r0, asr #12
    e738:			; <UNDEFINED> instruction: 0xf7ff464c
    e73c:	strmi	pc, [r6], -r7, ror #25
    e740:	ldrbcs	lr, [r3], -r5
    e744:	strmi	pc, [r0], -r0, asr #5
    e748:	strbmi	r4, [sl], pc, asr #12
    e74c:	ldrbmi	r4, [r0], -ip, asr #12
    e750:	ldc	7, cr15, [r8], {246}	; 0xf6
    e754:			; <UNDEFINED> instruction: 0xf7f64638
    e758:			; <UNDEFINED> instruction: 0x4628ec16
    e75c:	bl	fe2cc73c <npth_sleep@plt+0xfe2c6a54>
    e760:			; <UNDEFINED> instruction: 0xf7f64620
    e764:	bmi	54958c <npth_sleep@plt+0x5438a4>
    e768:	ldrbtmi	r4, [sl], #-2834	; 0xfffff4ee
    e76c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    e770:	subsmi	r9, sl, r7, lsl #22
    e774:			; <UNDEFINED> instruction: 0x4630d119
    e778:	pop	{r0, r3, ip, sp, pc}
    e77c:			; <UNDEFINED> instruction: 0x464c8ff0
    e780:	ldrbcs	lr, [r3], -r5, ror #15
    e784:	vsubhn.i16	d20, q0, <illegal reg q3.5>
    e788:	strmi	r4, [r2], r0, lsl #12
    e78c:	ldrb	r4, [lr, r4, lsl #12]
    e790:	ldrbcs	r2, [r3], -r0, lsl #14
    e794:	ldrdge	pc, [ip], -sp
    e798:	strmi	pc, [r0], -r0, asr #5
    e79c:			; <UNDEFINED> instruction: 0xe7d6463c
    e7a0:	svcls	0x0004263f
    e7a4:	strmi	pc, [r0], -r0, asr #5
    e7a8:			; <UNDEFINED> instruction: 0xf7f6e7d1
    e7ac:	svclt	0x0000ec30
    e7b0:	andeq	r0, r4, lr, ror r3
    e7b4:	muleq	r0, ip, r5
    e7b8:	andeq	r0, r4, r6, lsr #5
    e7bc:	svcmi	0x00f0e92d
    e7c0:	stc	6, cr4, [sp, #-24]!	; 0xffffffe8
    e7c4:	strmi	r8, [r8], -r4, lsl #22
    e7c8:			; <UNDEFINED> instruction: 0x460d4bd4
    e7cc:	addslt	r2, r7, r0, lsl #14
    e7d0:	bmi	ff4f2fd8 <npth_sleep@plt+0xff4ed2f0>
    e7d4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    e7d8:	tstls	r5, #1769472	; 0x1b0000
    e7dc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    e7e0:			; <UNDEFINED> instruction: 0xf0159703
    e7e4:	selmi	pc, r0, r3	; <UNPREDICTABLE>
    e7e8:	stmiblt	r0!, {r2, r9, sl, lr}
    e7ec:			; <UNDEFINED> instruction: 0xf7f69803
    e7f0:	strbmi	lr, [r0], -sl, asr #23
    e7f4:	ldm	r2!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    e7f8:	blmi	ff221328 <npth_sleep@plt+0xff21b640>
    e7fc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    e800:	blls	568870 <npth_sleep@plt+0x562b88>
    e804:			; <UNDEFINED> instruction: 0xf040405a
    e808:	strtmi	r8, [r0], -r7, lsl #3
    e80c:	ldc	0, cr11, [sp], #92	; 0x5c
    e810:	pop	{r2, r8, r9, fp, pc}
    e814:			; <UNDEFINED> instruction: 0x46018ff0
    e818:	ldrtmi	sl, [r8], -r8, lsl #20
    e81c:			; <UNDEFINED> instruction: 0xf7ff46b8
    e820:	strmi	pc, [r4], -pc, ror #17
    e824:	mvnle	r2, r0, lsl #16
    e828:			; <UNDEFINED> instruction: 0xf8dd49bf
    e82c:	ldrbtmi	fp, [r9], #-32	; 0xffffffe0
    e830:	ldrsbthi	pc, [r0], -sp	; <UNPREDICTABLE>
    e834:	ldrsbge	pc, [r0], #-141	; 0xffffff73	; <UNPREDICTABLE>
    e838:			; <UNDEFINED> instruction: 0xf7f69004
    e83c:			; <UNDEFINED> instruction: 0x4681eeba
    e840:			; <UNDEFINED> instruction: 0xf0002800
    e844:	blge	16ebac <npth_sleep@plt+0x168ec4>
    e848:	strtmi	r4, [r8], -r1, lsr #12
    e84c:	mcr	6, 0, r4, cr8, cr10, {0}
    e850:			; <UNDEFINED> instruction: 0xf7f63a90
    e854:	strmi	lr, [r7], -r6, asr #24
    e858:			; <UNDEFINED> instruction: 0xf0002800
    e85c:	bls	16ec44 <npth_sleep@plt+0x168f5c>
    e860:			; <UNDEFINED> instruction: 0xf0002a0a
    e864:	bcs	56eb2c <npth_sleep@plt+0x568e44>
    e868:	addshi	pc, r2, r0
    e86c:			; <UNDEFINED> instruction: 0xf0002a14
    e870:	bcs	2eec10 <npth_sleep@plt+0x2e8f28>
    e874:	addshi	pc, r3, r0, asr #32
    e878:	ldrbtmi	r4, [r9], #-2476	; 0xfffff654
    e87c:	stmib	sl, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    e880:			; <UNDEFINED> instruction: 0xf0402800
    e884:	strtmi	r8, [r8], -ip, lsl #1
    e888:	b	194c868 <npth_sleep@plt+0x1946b80>
    e88c:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    e890:	sbcshi	pc, sp, r0
    e894:	movweq	pc, #8218	; 0x201a	; <UNPREDICTABLE>
    e898:	addshi	pc, sp, r0
    e89c:	strtmi	r2, [r8], -r0, lsl #4
    e8a0:			; <UNDEFINED> instruction: 0xf7f64611
    e8a4:	stmdacs	r0, {r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    e8a8:	adchi	pc, pc, r0
    e8ac:			; <UNDEFINED> instruction: 0xf7ffa907
    e8b0:			; <UNDEFINED> instruction: 0x4604f8d9
    e8b4:			; <UNDEFINED> instruction: 0xf0002800
    e8b8:			; <UNDEFINED> instruction: 0xf7f68104
    e8bc:	strtmi	lr, [r1], -sl, lsr #28
    e8c0:	strbmi	r4, [r8], -r2, lsl #12
    e8c4:	stc2	7, cr15, [r4], #1020	; 0x3fc
    e8c8:	stmdacs	r0, {r2, r9, sl, lr}
    e8cc:	addshi	pc, r0, r0, asr #32
    e8d0:	strmi	r9, [r8], -r7, lsl #18
    e8d4:			; <UNDEFINED> instruction: 0xf7f69101
    e8d8:	stmdbls	r1, {r2, r3, r4, r9, sl, fp, sp, lr, pc}
    e8dc:	strbmi	r4, [r8], -r2, lsl #12
    e8e0:	ldc2	7, cr15, [r6], {255}	; 0xff
    e8e4:	stmdacs	r0, {r2, r9, sl, lr}
    e8e8:	addhi	pc, r2, r0, asr #32
    e8ec:	mulcc	r0, r8, r8
    e8f0:			; <UNDEFINED> instruction: 0xf0002b00
    e8f4:			; <UNDEFINED> instruction: 0xf00a810f
    e8f8:	bge	1cf510 <npth_sleep@plt+0x1c9828>
    e8fc:	cfmadd32	mvax0, mvfx9, mvfx9, mvfx1
    e900:	vmov	r5, s16
    e904:			; <UNDEFINED> instruction: 0xf04fba90
    e908:	vmla.f32	s0, s16, s0
    e90c:			; <UNDEFINED> instruction: 0x461e2a10
    e910:	tstcs	r1, r8, lsl r0
    e914:			; <UNDEFINED> instruction: 0xf7f6465a
    e918:	strmi	lr, [r1], -r4, ror #23
    e91c:			; <UNDEFINED> instruction: 0xf0002800
    e920:			; <UNDEFINED> instruction: 0xf898809b
    e924:	bls	15a92c <npth_sleep@plt+0x154c44>
    e928:			; <UNDEFINED> instruction: 0xf0002b71
    e92c:	strbmi	r8, [r8], -r1, lsl #1
    e930:	stc2l	7, cr15, [lr], #-1020	; 0xfffffc04
    e934:	stmdacs	r0, {r2, r9, sl, lr}
    e938:			; <UNDEFINED> instruction: 0xf818d136
    e93c:	blcs	1e548 <npth_sleep@plt+0x18860>
    e940:	sbchi	pc, pc, r0
    e944:			; <UNDEFINED> instruction: 0xf7f64650
    e948:	andcs	lr, r1, #614400	; 0x96000
    e94c:	ldrtmi	r4, [r8], -r1, asr #12
    e950:	ldcl	7, cr15, [lr], #-984	; 0xfffffc28
    e954:	stmdacs	r0, {r1, r7, r9, sl, lr}
    e958:	mcrcs	0, 0, sp, cr0, cr14, {3}
    e95c:	andcs	sp, r1, #1073741878	; 0x40000036
    e960:			; <UNDEFINED> instruction: 0xf7f64611
    e964:	strmi	lr, [r5], -r4, lsr #26
    e968:	rsbsle	r2, r5, r0, lsl #16
    e96c:	cfmsub32	mvax0, mvfx4, mvfx8, mvfx3
    e970:	stmdbge	r6, {r4, r9, fp, sp}
    e974:	strls	r2, [r6], -r1
    e978:	svc	0x0086f7f6
    e97c:	stmdacs	r0, {r2, r9, sl, lr}
    e980:	stmdals	r6, {r0, r1, r2, r6, ip, lr, pc}
    e984:	b	fffcc964 <npth_sleep@plt+0xfffc6c7c>
    e988:			; <UNDEFINED> instruction: 0xf7f64628
    e98c:	and	lr, fp, lr, asr #29
    e990:	ldrbtmi	r4, [r9], #-2407	; 0xfffff699
    e994:	ldmdb	lr!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    e998:			; <UNDEFINED> instruction: 0xf43f2800
    e99c:			; <UNDEFINED> instruction: 0x46a2af74
    e9a0:	ldrbcs	r4, [r3], #-1575	; 0xfffff9d9
    e9a4:	strmi	pc, [r0], #-704	; 0xfffffd40
    e9a8:			; <UNDEFINED> instruction: 0xf04f4638
    e9ac:			; <UNDEFINED> instruction: 0xf7f60800
    e9b0:	ldrbmi	lr, [r0], -r2, ror #20
    e9b4:	b	17cc994 <npth_sleep@plt+0x17c6cac>
    e9b8:			; <UNDEFINED> instruction: 0xf7f64648
    e9bc:	stmdals	r4, {r1, r5, r6, sl, fp, sp, lr, pc}
    e9c0:	svc	0x00ccf7f6
    e9c4:	ldmdbmi	fp, {r1, r4, r8, r9, sl, sp, lr, pc}^
    e9c8:			; <UNDEFINED> instruction: 0xf7f74479
    e9cc:	stmdacs	r0, {r2, r5, r8, fp, sp, lr, pc}
    e9d0:	svcge	0x0059f43f
    e9d4:	ldrbmi	lr, [r8], -r3, ror #15
    e9d8:			; <UNDEFINED> instruction: 0xf7f69301
    e9dc:			; <UNDEFINED> instruction: 0x4659ed9a
    e9e0:	strbmi	r4, [r8], -r2, lsl #12
    e9e4:	ldc2	7, cr15, [r4], {255}	; 0xff
    e9e8:	stmdacs	r0, {r2, r9, sl, lr}
    e9ec:	svcge	0x007ef43f
    e9f0:	beq	4ab34 <npth_sleep@plt+0x44e4c>
    e9f4:			; <UNDEFINED> instruction: 0xf7f6e7d8
    e9f8:	strmi	lr, [r4], -r4, asr #27
    e9fc:	addlt	fp, r0, #128, 6
    ea00:			; <UNDEFINED> instruction: 0xf04046ca
    ea04:	strbmi	r6, [pc], -r0, lsl #9
    ea08:	ldrtcs	lr, [fp], #1998	; 0x7ce
    ea0c:	strmi	pc, [r0], #-704	; 0xfffffd40
    ea10:	bls	2089d0 <npth_sleep@plt+0x202ce8>
    ea14:	stmdbls	r6, {r3, r6, r9, sl, lr}
    ea18:	blx	ffecca1e <npth_sleep@plt+0xffec6d36>
    ea1c:	stmdals	r6, {r2, r9, sl, lr}
    ea20:	b	fec4ca00 <npth_sleep@plt+0xfec46d18>
    ea24:			; <UNDEFINED> instruction: 0xf7f64628
    ea28:	stccs	14, cr14, [r0], {128}	; 0x80
    ea2c:	ldr	sp, [fp, r5, lsl #1]!
    ea30:			; <UNDEFINED> instruction: 0xf43f2a00
    ea34:	bcc	7a82c <npth_sleep@plt+0x74b44>
    ea38:	andls	r3, r5, #1073741824	; 0x40000000
    ea3c:	ldmdbmi	lr!, {r0, r1, r2, r4, r5, r6, r8, r9, sl, sp, lr, pc}
    ea40:			; <UNDEFINED> instruction: 0xf7f74479
    ea44:	stmdacs	r0, {r3, r5, r6, r7, fp, sp, lr, pc}
    ea48:	svcge	0x001df43f
    ea4c:	ldrbcs	lr, [r3], #-1959	; 0xfffff859
    ea50:			; <UNDEFINED> instruction: 0xf2c046ba
    ea54:	str	r4, [r7, r0, lsl #8]!
    ea58:	vmov.i32	q9, #196608	; 0x00030000
    ea5c:	str	r4, [r3, r0, lsl #8]!
    ea60:	strmi	r4, [r2], r0, lsl #13
    ea64:	ldrtmi	r4, [r8], -r7, lsl #12
    ea68:	b	14ca48 <npth_sleep@plt+0x146d60>
    ea6c:			; <UNDEFINED> instruction: 0xf7f64650
    ea70:	strbmi	lr, [r8], -r2, lsl #20
    ea74:	stc	7, cr15, [r4], {246}	; 0xf6
    ea78:			; <UNDEFINED> instruction: 0xf7f69804
    ea7c:	qsub16mi	lr, r2, r0
    ea80:	ldrtmi	r4, [r0], -r1, asr #12
    ea84:	blx	ff14ca8a <npth_sleep@plt+0xff146da2>
    ea88:	stmdacs	r0, {r2, r9, sl, lr}
    ea8c:	mcrge	4, 5, pc, cr14, cr15, {3}	; <UNPREDICTABLE>
    ea90:	cmplt	ip, r0, lsl #24
    ea94:			; <UNDEFINED> instruction: 0xf7f64620
    ea98:			; <UNDEFINED> instruction: 0x4621ed3c
    ea9c:	ldrtmi	r4, [r0], -r2, lsl #12
    eaa0:	blx	fedccaa6 <npth_sleep@plt+0xfedc6dbe>
    eaa4:	strt	r4, [r1], r4, lsl #12
    eaa8:	strtmi	sl, [r8], -r3, lsl #18
    eaac:			; <UNDEFINED> instruction: 0xf81cf7ff
    eab0:	stmdbmi	r2!, {r3, r4, r6, r8, ip, sp, pc}
    eab4:	andcs	r4, r6, #48, 12	; 0x3000000
    eab8:			; <UNDEFINED> instruction: 0xf7ff4479
    eabc:	strmi	pc, [r4], -r9, lsr #23
    eac0:	ldrtcs	lr, [ip], #1684	; 0x694
    eac4:	strmi	pc, [r0], #-704	; 0xfffffd40
    eac8:	stmdbls	r3, {r1, r4, r7, r8, r9, sl, sp, lr, pc}
    eacc:	tstls	r0, r8, lsl #12
    ead0:	ldc	7, cr15, [lr, #-984]	; 0xfffffc28
    ead4:	strmi	r9, [r2], -r0, lsl #18
    ead8:			; <UNDEFINED> instruction: 0xf7ff4630
    eadc:			; <UNDEFINED> instruction: 0x4604fb99
    eae0:	cfmsub32	mvax4, mvfx14, mvfx9, mvfx4
    eae4:	vmovls	s2, r5
    eae8:	stmdbge	r4, {r0, r1, r2, r9, fp, sp, pc}
    eaec:			; <UNDEFINED> instruction: 0xf7f64648
    eaf0:	stmdblt	r8!, {r5, r8, r9, fp, sp, lr, pc}
    eaf4:			; <UNDEFINED> instruction: 0x8010f8dd
    eaf8:	stcls	6, cr4, [r7], {129}	; 0x81
    eafc:	ldr	r9, [r2, r4]!
    eb00:	ldc	7, cr15, [lr, #-984]!	; 0xfffffc28
    eb04:	tstlt	r8, r4, lsl #12
    eb08:			; <UNDEFINED> instruction: 0xf044b284
    eb0c:	strb	r6, [fp, -r0, lsl #9]
    eb10:	str	r4, [r8, r0, lsl #13]!
    eb14:			; <UNDEFINED> instruction: 0xe7e7469a
    eb18:	b	1e4caf8 <npth_sleep@plt+0x1e46e10>
    eb1c:	muleq	r0, ip, r5
    eb20:	andeq	r0, r4, ip, lsr r2
    eb24:	andeq	r0, r4, r4, lsl r2
    eb28:	andeq	r8, r2, r6, asr #4
    eb2c:	andeq	r4, r2, lr, ror r5
    eb30:	andeq	r8, r2, r6, ror #1
    eb34:	andeq	r7, r2, r8, lsr #29
    eb38:	andeq	sl, r2, r4, ror #13
    eb3c:	ldrdeq	r7, [r2], -r8
    eb40:	svcmi	0x00f0e92d
    eb44:	stc	7, cr2, [sp, #-0]
    eb48:	strmi	r8, [r5], -r2, lsl #22
    eb4c:	ldrcc	pc, [r4, #2271]	; 0x8df
    eb50:			; <UNDEFINED> instruction: 0xf8df4638
    eb54:	mcr	5, 0, r1, cr8, cr4, {4}
    eb58:			; <UNDEFINED> instruction: 0xf8df2a10
    eb5c:	umullslt	r2, r7, r0, r5
    eb60:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    eb64:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    eb68:			; <UNDEFINED> instruction: 0xf04f9315
    eb6c:	stmib	sp, {r8, r9}^
    eb70:			; <UNDEFINED> instruction: 0xf7f67706
    eb74:			; <UNDEFINED> instruction: 0xf8dfed1e
    eb78:	ldrbtmi	r3, [fp], #-1400	; 0xfffffa88
    eb7c:	stmdacs	r0, {r7, r9, sl, lr}
    eb80:	rsbshi	pc, fp, #0
    eb84:	strbcs	pc, [ip, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    eb88:	andls	pc, r2, r3, asr r8	; <UNPREDICTABLE>
    eb8c:	ldrsbtmi	pc, [r0], -r9	; <UNPREDICTABLE>
    eb90:			; <UNDEFINED> instruction: 0xf0002c00
    eb94:	stmdage	r7, {r0, r1, r3, r7, pc}
    eb98:			; <UNDEFINED> instruction: 0xf7fe2100
    eb9c:	strmi	pc, [r3], r9, ror #26
    eba0:			; <UNDEFINED> instruction: 0xf0402800
    eba4:			; <UNDEFINED> instruction: 0xf8df8106
    eba8:	cfldr32ge	mvfx6, [r0], {80}	; 0x50
    ebac:	ldrbtmi	r9, [lr], #-2055	; 0xfffff7f9
    ebb0:	ldc2l	7, cr15, [r4, #1016]!	; 0x3f8
    ebb4:	stmdals	r7, {r4, r5, r6, r8, r9, fp, ip, sp, pc}
    ebb8:	blcs	28ecc <npth_sleep@plt+0x231e4>
    ebbc:	stmdbvs	r3, {r3, r4, r5, r6, r7, ip, lr, pc}
    ebc0:	mvnsle	r2, r0, lsl #22
    ebc4:	ldmdbeq	ip, {r8, ip, sp, lr, pc}
    ebc8:			; <UNDEFINED> instruction: 0xf7f64648
    ebcc:	stmdacs	r8!, {r1, r5, r7, sl, fp, sp, lr, pc}
    ebd0:	rsbshi	pc, sl, #64	; 0x40
    ebd4:			; <UNDEFINED> instruction: 0x46212214
    ebd8:			; <UNDEFINED> instruction: 0xf0184648
    ebdc:	bge	1cdbe0 <npth_sleep@plt+0x1c7ef8>
    ebe0:	strtmi	r4, [r8], -r1, lsr #12
    ebe4:	ldc2l	0, cr15, [ip, #-20]	; 0xffffffec
    ebe8:	stmdacs	r0, {r1, r9, sl, lr}
    ebec:	stmdbls	r6, {r1, r3, r6, r8, ip, lr, pc}
    ebf0:			; <UNDEFINED> instruction: 0xf7ff4640
    ebf4:	strmi	pc, [r3], r3, ror #27
    ebf8:			; <UNDEFINED> instruction: 0xf0402800
    ebfc:	stmdals	r6, {r1, r3, r4, r6, r7, pc}
    ec00:			; <UNDEFINED> instruction: 0xf7f63701
    ec04:	stmdals	r7, {r3, r4, r5, r8, fp, sp, lr, pc}
    ec08:	andslt	pc, r8, sp, asr #17
    ec0c:	stc2l	7, cr15, [r6, #1016]	; 0x3f8
    ec10:	sbcsle	r2, r0, r0, lsl #16
    ec14:	strbmi	r2, [r0], -r0, lsl #4
    ec18:			; <UNDEFINED> instruction: 0xf7f64611
    ec1c:	stmdacs	r0, {r1, r2, r6, r7, r9, sl, fp, sp, lr, pc}
    ec20:	eorshi	pc, r5, #64	; 0x40
    ec24:			; <UNDEFINED> instruction: 0xf7f69806
    ec28:	vnmls.f16	s28, s16, s13
    ec2c:	andcs	r1, ip, r0, lsl sl
    ec30:	bl	6ccc10 <npth_sleep@plt+0x6c6f28>
    ec34:			; <UNDEFINED> instruction: 0xf0003001
    ec38:	mrc	2, 0, r8, cr8, cr9, {0}
    ec3c:			; <UNDEFINED> instruction: 0x46390a10
    ec40:	blx	fecccc44 <npth_sleep@plt+0xfecc6f5c>
    ec44:	stmdblt	r8!, {r2, r9, sl, lr}
    ec48:	beq	44a4b0 <npth_sleep@plt+0x4447c8>
    ec4c:			; <UNDEFINED> instruction: 0xf7ff4641
    ec50:	strmi	pc, [r4], -r7, ror #20
    ec54:			; <UNDEFINED> instruction: 0xf7f64640
    ec58:	stmdals	r7, {r2, r4, r8, r9, fp, sp, lr, pc}
    ec5c:			; <UNDEFINED> instruction: 0xf7feb108
    ec60:			; <UNDEFINED> instruction: 0xf8dfff61
    ec64:			; <UNDEFINED> instruction: 0xf8df2498
    ec68:	ldrbtmi	r3, [sl], #-1148	; 0xfffffb84
    ec6c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    ec70:	subsmi	r9, sl, r5, lsl fp
    ec74:	eorshi	pc, r4, #64	; 0x40
    ec78:	andslt	r4, r7, r0, lsr #12
    ec7c:	blhi	c9f78 <npth_sleep@plt+0xc4290>
    ec80:	svchi	0x00f0e8bd
    ec84:			; <UNDEFINED> instruction: 0x901cf8dd
    ec88:	ldrdne	pc, [r0], -r9
    ec8c:	ldrdcs	pc, [r8], -r9
    ec90:	andls	r9, r3, #4, 2
    ec94:	mcr	7, 5, pc, cr6, cr6, {7}	; <UNPREDICTABLE>
    ec98:			; <UNDEFINED> instruction: 0xf1099904
    ec9c:	bls	cf914 <npth_sleep@plt+0xc9c2c>
    eca0:	ldrtmi	r9, [r0], -r0
    eca4:	ldc2	0, cr15, [sl, #-80]	; 0xffffffb0
    eca8:	str	r9, [r1, r7, lsl #16]
    ecac:	strtmi	sl, [r2], -r8, lsl #18
    ecb0:	stmib	sp, {r3, r5, r9, sl, lr}^
    ecb4:			; <UNDEFINED> instruction: 0xf00e4408
    ecb8:			; <UNDEFINED> instruction: 0x4607fef9
    ecbc:			; <UNDEFINED> instruction: 0xf0002800
    ecc0:	addlt	r8, r2, #112, 2
    ecc4:	cmpeq	r0, #72, 4	; 0x80000004	; <UNPREDICTABLE>
    ecc8:	mulsle	r1, sl, r2
    eccc:	ldrdcc	pc, [r4], -r9
    ecd0:			; <UNDEFINED> instruction: 0xf8dfb173
    ecd4:	strtmi	r1, [r0], -ip, lsr #8
    ecd8:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    ecdc:	stmib	r4, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    ece0:	ldrtmi	r4, [r8], -r4, lsl #12
    ece4:	mrc	7, 3, APSR_nzcv, cr14, cr6, {7}
    ece8:	strtmi	r4, [r0], -r1, lsl #12
    ecec:	stc2l	0, cr15, [r4], {20}
    ecf0:	cdpcs	14, 0, cr9, cr0, cr9, {0}
    ecf4:	mvnhi	pc, r0
    ecf8:	strcs	pc, [r8], #-2271	; 0xfffff721
    ecfc:			; <UNDEFINED> instruction: 0xf8df2700
    ed00:			; <UNDEFINED> instruction: 0xf10d3408
    ed04:	ldrbtmi	r0, [sl], #-2600	; 0xfffff5d8
    ed08:	ldrbtmi	r9, [fp], #-1795	; 0xfffff8fd
    ed0c:	bcs	fe44a534 <npth_sleep@plt+0xfe44484c>
    ed10:			; <UNDEFINED> instruction: 0x469b4afe
    ed14:	andls	r4, r5, #2046820352	; 0x7a000000
    ed18:			; <UNDEFINED> instruction: 0xf8d9e007
    ed1c:	blcs	1ad34 <npth_sleep@plt+0x1504c>
    ed20:	addhi	pc, r2, r0, asr #32
    ed24:	mcrcs	8, 0, r6, cr0, cr6, {1}
    ed28:			; <UNDEFINED> instruction: 0xf106d034
    ed2c:	ldrbmi	r0, [r1], -r8, lsl #4
    ed30:			; <UNDEFINED> instruction: 0xf00e4628
    ed34:			; <UNDEFINED> instruction: 0x4604febb
    ed38:	mvnle	r2, r0, lsl #16
    ed3c:	stmdals	sl, {r0, r1, r3, r8, r9, sl, fp, sp, pc}
    ed40:	stmdb	r0!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    ed44:			; <UNDEFINED> instruction: 0x463a4659
    ed48:	strls	r4, [ip], #-1576	; 0xfffff9d8
    ed4c:			; <UNDEFINED> instruction: 0xf00f9406
    ed50:	addlt	pc, r2, #52224	; 0xcc00
    ed54:	bcs	1ba0568 <npth_sleep@plt+0x1b9a880>
    ed58:	blcs	42e84 <npth_sleep@plt+0x3d19c>
    ed5c:	rschi	pc, sp, r0, asr #32
    ed60:	bcs	35598 <npth_sleep@plt+0x2f8b0>
    ed64:	sbchi	pc, fp, r0
    ed68:	bge	37519c <npth_sleep@plt+0x36f4b4>
    ed6c:			; <UNDEFINED> instruction: 0xf00f4628
    ed70:			; <UNDEFINED> instruction: 0x4604f9fd
    ed74:	rsble	r2, r6, r0, lsl #16
    ed78:	ldrdcc	pc, [r4], -r9
    ed7c:			; <UNDEFINED> instruction: 0xf0402b00
    ed80:	stmdals	ip, {r4, r5, r6, r7, pc}
    ed84:	ldm	lr!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ed88:			; <UNDEFINED> instruction: 0xf7f6980b
    ed8c:	ldmdavs	r6!, {r2, r3, r4, r5, r6, r7, fp, sp, lr, pc}
    ed90:	bicle	r2, sl, r0, lsl #28
    ed94:	stmdals	r8, {r0, r1, r8, r9, sl, fp, ip, pc}
    ed98:	ldm	r4!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ed9c:			; <UNDEFINED> instruction: 0xf0119809
    eda0:	stmdage	r7, {r0, r1, r3, r5, r6, r7, r9, fp, ip, sp, lr, pc}
    eda4:			; <UNDEFINED> instruction: 0xf7fe2100
    eda8:	strmi	pc, [r3], r3, ror #24
    edac:			; <UNDEFINED> instruction: 0xf43f2800
    edb0:	stmdals	r6, {r1, r3, r4, r5, r6, r7, r9, sl, fp, sp, pc}
    edb4:	ldmda	lr, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    edb8:			; <UNDEFINED> instruction: 0xf7f64658
    edbc:	andls	lr, r3, r4, lsl lr
    edc0:			; <UNDEFINED> instruction: 0xf7f64658
    edc4:	stmdbls	r3, {r1, r3, r4, r5, r6, r8, r9, fp, sp, lr, pc}
    edc8:	ldmmi	r1, {r1, r9, sl, lr}^
    edcc:			; <UNDEFINED> instruction: 0xf0144478
    edd0:	cdp	12, 1, cr15, cr8, cr5, {4}
    edd4:	andcs	r1, r5, r0, lsl sl
    edd8:	b	11ccdb8 <npth_sleep@plt+0x11c70d0>
    eddc:	svclt	0x00183001
    ede0:			; <UNDEFINED> instruction: 0xf47f2400
    ede4:			; <UNDEFINED> instruction: 0xf7ffaf37
    ede8:			; <UNDEFINED> instruction: 0x4604f8bf
    edec:	stmdbge	ip, {r1, r4, r5, r8, r9, sl, sp, lr, pc}
    edf0:	strtmi	r4, [r8], -r2, lsr #12
    edf4:	cdp2	0, 5, cr15, cr10, cr14, {0}
    edf8:			; <UNDEFINED> instruction: 0xf0002800
    edfc:			; <UNDEFINED> instruction: 0xf8d980f2
    ee00:	bcs	16e18 <npth_sleep@plt+0x11130>
    ee04:	stmibmi	r3, {r1, r2, r3, r7, ip, lr, pc}^
    ee08:	andls	r2, r4, r5, lsl #4
    ee0c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    ee10:	stmia	sl!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ee14:	strmi	r9, [r4], -r4, lsl #22
    ee18:			; <UNDEFINED> instruction: 0xf7f64618
    ee1c:	strmi	lr, [r1], -r4, ror #27
    ee20:			; <UNDEFINED> instruction: 0xf0144620
    ee24:	ldrb	pc, [sp, -r9, lsr #24]!	; <UNPREDICTABLE>
    ee28:	andcs	r4, r5, #3063808	; 0x2ec000
    ee2c:	ldrbtmi	r2, [r9], #-0
    ee30:	ldm	sl, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ee34:	strtmi	r4, [r0], -r7, lsl #12
    ee38:	ldcl	7, cr15, [r4, #984]	; 0x3d8
    ee3c:	ldrtmi	r4, [r8], -r1, lsl #12
    ee40:	ldc2	0, cr15, [sl], {20}
    ee44:	strmi	lr, [r3], -lr, ror #14
    ee48:	strmi	r4, [r1], -r2, lsl #12
    ee4c:			; <UNDEFINED> instruction: 0xf7f6980d
    ee50:	bls	38aa90 <npth_sleep@plt+0x384da8>
    ee54:	strmi	r4, [r3], -r1, lsr #12
    ee58:			; <UNDEFINED> instruction: 0xf7f6a80e
    ee5c:	stmdacs	r0, {r1, r2, r3, r4, r5, fp, sp, lr, pc}
    ee60:	addhi	pc, lr, r0, asr #32
    ee64:	stmdals	lr, {r4, r8, r9, sl, fp, sp, pc}
    ee68:			; <UNDEFINED> instruction: 0xf7ff4639
    ee6c:			; <UNDEFINED> instruction: 0x4604f93d
    ee70:			; <UNDEFINED> instruction: 0xf0402800
    ee74:	ldrtmi	r8, [r8], -sp, ror #1
    ee78:	ldc2l	0, cr15, [sl, #20]!
    ee7c:			; <UNDEFINED> instruction: 0xf0402800
    ee80:	cdp	0, 1, cr8, cr8, cr5, {6}
    ee84:	bge	3d58cc <npth_sleep@plt+0x3cfbe4>
    ee88:			; <UNDEFINED> instruction: 0xf00f4628
    ee8c:	stmdacs	r0, {r0, r2, r4, r7, r9, fp, ip, sp, lr, pc}
    ee90:	adcshi	pc, r6, r0, asr #32
    ee94:	stmdbls	pc, {r0, r5, r7, fp, lr}	; <UNPREDICTABLE>
    ee98:			; <UNDEFINED> instruction: 0xf0194478
    ee9c:	strmi	pc, [r4], -r3, lsl #21
    eea0:			; <UNDEFINED> instruction: 0xf7f6980f
    eea4:	stccs	8, cr14, [r0], {112}	; 0x70
    eea8:	rscshi	pc, sl, r0
    eeac:			; <UNDEFINED> instruction: 0xf7f6980d
    eeb0:	stmdals	ip, {r1, r3, r5, r6, fp, sp, lr, pc}
    eeb4:	stmda	r6!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    eeb8:			; <UNDEFINED> instruction: 0xf7f6980b
    eebc:	stmdbls	lr, {r2, r5, r6, fp, sp, lr, pc}
    eec0:	strtmi	r9, [r2], -r6, lsl #2
    eec4:			; <UNDEFINED> instruction: 0xf7ff4640
    eec8:			; <UNDEFINED> instruction: 0x4607fc79
    eecc:			; <UNDEFINED> instruction: 0xf0002800
    eed0:			; <UNDEFINED> instruction: 0xf8d980ae
    eed4:	strmi	r3, [r3], r4
    eed8:	blcs	352f8 <npth_sleep@plt+0x2f610>
    eedc:	adcshi	pc, r2, r0, asr #32
    eee0:			; <UNDEFINED> instruction: 0xf7f54608
    eee4:	strtmi	lr, [r0], -r8, asr #31
    eee8:	movwls	r2, #25344	; 0x6300
    eeec:	stmda	sl, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    eef0:			; <UNDEFINED> instruction: 0xf7f69808
    eef4:	stmdals	r9, {r3, r6, fp, sp, lr, pc}
    eef8:	blx	fcaf44 <npth_sleep@plt+0xfc525c>
    eefc:	stmibmi	r8, {r0, r3, r4, r6, r8, r9, sl, sp, lr, pc}
    ef00:	strtmi	sl, [r8], -ip, lsl #20
    ef04:	ldrbtmi	r9, [r9], #-772	; 0xfffffcfc
    ef08:	blx	15caf4c <npth_sleep@plt+0x15c5264>
    ef0c:	strmi	r9, [r4], -r4, lsl #22
    ef10:			; <UNDEFINED> instruction: 0xf43f2800
    ef14:	stmibmi	r3, {r0, r3, r5, r8, r9, sl, fp, sp, pc}
    ef18:	andcs	r4, r5, #24, 12	; 0x1800000
    ef1c:			; <UNDEFINED> instruction: 0xf7f64479
    ef20:	strmi	lr, [r7], -r4, ror #16
    ef24:			; <UNDEFINED> instruction: 0xf7f64620
    ef28:			; <UNDEFINED> instruction: 0x4601ed5e
    ef2c:			; <UNDEFINED> instruction: 0xf0144638
    ef30:	stmdals	fp, {r0, r2, r4, r6, r7, r8, r9, fp, ip, sp, lr, pc}
    ef34:	stmda	r6!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    ef38:	ldmdbmi	fp!, {r2, r4, r5, r6, r7, r9, sl, sp, lr, pc}^
    ef3c:	andcs	r2, r0, r5, lsl #4
    ef40:	ldrbtmi	r9, [r9], #-772	; 0xfffffcfc
    ef44:	ldmda	r0, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ef48:	strmi	r9, [r4], -r4, lsl #22
    ef4c:			; <UNDEFINED> instruction: 0xf7f64618
    ef50:	strmi	lr, [r1], -sl, asr #26
    ef54:			; <UNDEFINED> instruction: 0xf0144620
    ef58:	stmdals	ip, {r0, r6, r7, r8, r9, fp, ip, sp, lr, pc}
    ef5c:	ldmda	r2, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    ef60:	ldmdbmi	r2!, {r5, r6, r7, r9, sl, sp, lr, pc}^
    ef64:	andcs	r2, r0, r5, lsl #4
    ef68:			; <UNDEFINED> instruction: 0xf7f64479
    ef6c:			; <UNDEFINED> instruction: 0x4607e83e
    ef70:			; <UNDEFINED> instruction: 0xf7f64620
    ef74:			; <UNDEFINED> instruction: 0x4601ed38
    ef78:			; <UNDEFINED> instruction: 0xf0144638
    ef7c:	smusdx	r0, sp, fp
    ef80:	ldc	7, cr15, [r0, #-984]!	; 0xfffffc28
    ef84:	stmdami	sl!, {r0, r9, sl, lr}^
    ef88:			; <UNDEFINED> instruction: 0xf0144478
    ef8c:	stmdals	sp, {r0, r1, r2, r5, r7, r8, r9, fp, ip, sp, lr, pc}
    ef90:	svc	0x00f8f7f5
    ef94:			; <UNDEFINED> instruction: 0xf7f5980c
    ef98:	stmdals	fp, {r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    ef9c:	svc	0x00f2f7f5
    efa0:	stmdbge	r9, {r6, r7, r9, sl, sp, lr, pc}
    efa4:			; <UNDEFINED> instruction: 0xf00f4628
    efa8:	strmi	pc, [r4], -r3, lsr #21
    efac:			; <UNDEFINED> instruction: 0xf43f2800
    efb0:	stmdals	r8, {r0, r1, r2, r3, r4, r7, r9, sl, fp, sp, pc}
    efb4:	svc	0x00e6f7f5
    efb8:	ldrdcc	pc, [r4], -r9
    efbc:	blcs	34be4 <npth_sleep@plt+0x2eefc>
    efc0:	cfstrdge	mvd15, [r9, #252]!	; 0xfc
    efc4:	andcs	r4, r5, #1490944	; 0x16c000
    efc8:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    efcc:	stmda	ip, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    efd0:	strtmi	r4, [r0], -r6, lsl #12
    efd4:	stc	7, cr15, [r6, #-984]	; 0xfffffc28
    efd8:	ldrtmi	r4, [r0], -r1, lsl #12
    efdc:	blx	134b036 <npth_sleep@plt+0x134534e>
    efe0:	ldmdbmi	r5, {r0, r3, r4, r6, r7, r8, sl, sp, lr, pc}^
    efe4:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    efe8:	svc	0x00fef7f5
    efec:			; <UNDEFINED> instruction: 0xf014990c
    eff0:	ldrtmi	pc, [sl], -r3, asr #22	; <UNPREDICTABLE>
    eff4:			; <UNDEFINED> instruction: 0x46284659
    eff8:			; <UNDEFINED> instruction: 0xf9def00f
    effc:	strt	r4, [ip], r3, lsl #12
    f000:	stmdals	r5, {r2, r3, r8, fp, ip, pc}
    f004:			; <UNDEFINED> instruction: 0xf9cef019
    f008:	strb	r4, [ip, -r4, lsl #12]
    f00c:	ldrtmi	r9, [r8], -sp, lsl #22
    f010:	ldrdcs	lr, [fp, -sp]
    f014:			; <UNDEFINED> instruction: 0xf0059400
    f018:	stmdacs	r0, {r0, r1, r2, r3, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    f01c:	svcge	0x0031f43f
    f020:			; <UNDEFINED> instruction: 0xf7f5980d
    f024:	stmdals	lr, {r4, r5, r7, r8, r9, sl, fp, sp, lr, pc}
    f028:	svc	0x0024f7f5
    f02c:	blls	108ad8 <npth_sleep@plt+0x102df0>
    f030:	movwcc	r9, #6150	; 0x1806
    f034:			; <UNDEFINED> instruction: 0xf7f59303
    f038:	qadd16mi	lr, r0, lr
    f03c:			; <UNDEFINED> instruction: 0xf7f59706
    f040:	strbt	lr, [pc], -r2, lsr #31
    f044:	ldrbtmi	r4, [r8], #-2109	; 0xfffff7c3
    f048:	mrc	7, 1, APSR_nzcv, cr4, cr5, {7}
    f04c:	strb	r9, [r7, -r6, lsl #18]
    f050:	svc	0x00e2f7f5
    f054:	ldmdami	sl!, {r0, r9, sl, lr}
    f058:			; <UNDEFINED> instruction: 0xf0144478
    f05c:	stmdals	sp, {r0, r1, r2, r4, r6, r7, r8, r9, fp, ip, sp, lr, pc}
    f060:	svc	0x0090f7f5
    f064:			; <UNDEFINED> instruction: 0xf7f5980e
    f068:	str	lr, [sl], r6, lsl #30
    f06c:			; <UNDEFINED> instruction: 0xff7cf7fe
    f070:	stmdacs	r0, {r2, r9, sl, lr}
    f074:	cfstrdge	mvd15, [r1, #252]!	; 0xfc
    f078:			; <UNDEFINED> instruction: 0xf7f6e5ec
    f07c:	strmi	lr, [r7], -r2, lsl #21
    f080:			; <UNDEFINED> instruction: 0xf43f2800
    f084:	addlt	sl, r7, #13248	; 0x33c0
    f088:	blvs	fe04b1ac <npth_sleep@plt+0xfe0454c4>
    f08c:			; <UNDEFINED> instruction: 0xf7f6e691
    f090:	stmdacs	r0, {r3, r4, r5, r6, r9, fp, sp, lr, pc}
    f094:	cfstrdge	mvd15, [r6, #252]	; 0xfc
    f098:			; <UNDEFINED> instruction: 0xf040b280
    f09c:	str	r6, [r8], r0, lsl #23
    f0a0:	b	1bcd080 <npth_sleep@plt+0x1bc7398>
    f0a4:			; <UNDEFINED> instruction: 0xd1bb2800
    f0a8:			; <UNDEFINED> instruction: 0xf7f5980d
    f0ac:	stmdals	lr, {r2, r3, r5, r6, r8, r9, sl, fp, sp, lr, pc}
    f0b0:	mcr	7, 7, pc, cr0, cr5, {7}	; <UNPREDICTABLE>
    f0b4:			; <UNDEFINED> instruction: 0xf7f5980c
    f0b8:	stmdals	fp, {r1, r2, r5, r6, r8, r9, sl, fp, sp, lr, pc}
    f0bc:	svc	0x0062f7f5
    f0c0:	ldrbt	r9, [lr], r6, lsl #18
    f0c4:			; <UNDEFINED> instruction: 0xe6664637
    f0c8:			; <UNDEFINED> instruction: 0xf6404b1e
    f0cc:	ldmdbmi	lr, {r2, r4, r6, r9, sp}
    f0d0:	ldrbtmi	r4, [fp], #-2078	; 0xfffff7e2
    f0d4:			; <UNDEFINED> instruction: 0xf5034479
    f0d8:	ldrbtmi	r7, [r8], #-815	; 0xfffffcd1
    f0dc:	ldcl	7, cr15, [lr, #984]!	; 0x3d8
    f0e0:	svc	0x0094f7f5
    f0e4:	muleq	r0, ip, r5
    f0e8:	andeq	r7, r2, r4, lsl pc
    f0ec:	andeq	pc, r3, lr, lsr #29
    f0f0:	muleq	r3, r6, lr
    f0f4:	andeq	r0, r0, r4, ror #11
    f0f8:	andeq	r8, r2, lr, lsr #32
    f0fc:	andeq	pc, r3, r6, lsr #27
    f100:	andeq	r4, r2, r6, ror r6
    f104:	muleq	r2, r2, lr
    f108:			; <UNDEFINED> instruction: 0x00027db2
    f10c:	muleq	r2, r4, lr
    f110:	andeq	r7, r2, r0, lsr lr
    f114:	andeq	r4, r2, r2, asr #10
    f118:	andeq	r4, r2, r2, lsr #10
    f11c:	andeq	r7, r2, r0, lsl sp
    f120:	andeq	r4, r2, lr, lsr r4
    f124:	andeq	r4, r2, r4, lsr r4
    f128:	andeq	r7, r2, r2, lsr #23
    f12c:	andeq	r7, r2, r8, lsr #23
    f130:	andeq	r7, r2, r8, lsr #23
    f134:	andeq	r7, r2, lr, asr #21
    f138:	andeq	r7, r2, r2, ror #21
    f13c:	andeq	r7, r2, lr, ror #22
    f140:	andeq	r7, r2, ip, lsl #22
    f144:	ldrdeq	r8, [r2], -sl
    f148:	ldrdeq	r7, [r2], -r0
    f14c:	andeq	r7, r2, r2, ror #21
    f150:	svcmi	0x00f0e92d
    f154:	cfstrs	mvf2, [sp, #-0]
    f158:	strmi	r8, [sl], r4, lsl #22
    f15c:			; <UNDEFINED> instruction: 0x761cf8df
    f160:			; <UNDEFINED> instruction: 0xf8df4616
    f164:			; <UNDEFINED> instruction: 0x4698561c
    f168:			; <UNDEFINED> instruction: 0x4621447f
    f16c:	strtmi	fp, [r3], -r3, lsr #1
    f170:	bge	22576c <npth_sleep@plt+0x21fa84>
    f174:	stmdavs	sp!, {r0, r1, r2, r9, sl, lr}
    f178:			; <UNDEFINED> instruction: 0xf04f9521
    f17c:	cfldr32ls	mvfx0, [r0, #-0]
    f180:	stmib	sp, {r3, sl, ip, pc}^
    f184:	strls	r4, [r2, #-1033]	; 0xfffffbf7
    f188:	strmi	lr, [fp], #-2509	; 0xfffff633
    f18c:	mcr2	7, 1, pc, cr4, cr14, {7}	; <UNPREDICTABLE>
    f190:	mvnlt	r4, r5, lsl #12
    f194:			; <UNDEFINED> instruction: 0xf7f64620
    f198:	stmdals	fp, {r2, r4, r5, r6, fp, sp, lr, pc}
    f19c:			; <UNDEFINED> instruction: 0xf7feb108
    f1a0:	stmdals	r8, {r0, r1, r2, r5, r8, r9, sl, fp, ip, sp, lr, pc}
    f1a4:	mcr	7, 7, pc, cr14, cr5, {7}	; <UNPREDICTABLE>
    f1a8:			; <UNDEFINED> instruction: 0xf7f59809
    f1ac:			; <UNDEFINED> instruction: 0xf8dfeeec
    f1b0:			; <UNDEFINED> instruction: 0xf8df25d4
    f1b4:	ldrbtmi	r3, [sl], #-1484	; 0xfffffa34
    f1b8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    f1bc:	subsmi	r9, sl, r1, lsr #22
    f1c0:	sbcshi	pc, r6, #64	; 0x40
    f1c4:	eorlt	r4, r3, r8, lsr #12
    f1c8:	blhi	14a4c4 <npth_sleep@plt+0x1447dc>
    f1cc:	svchi	0x00f0e8bd
    f1d0:	stmdbeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}^
    f1d4:	stmdals	r8, {r0, r9, sl, lr}
    f1d8:			; <UNDEFINED> instruction: 0xf7fe464a
    f1dc:			; <UNDEFINED> instruction: 0x4605fc11
    f1e0:	bicsle	r2, r7, r0, lsl #16
    f1e4:			; <UNDEFINED> instruction: 0xf0139b1e
    f1e8:			; <UNDEFINED> instruction: 0xf0400b80
    f1ec:			; <UNDEFINED> instruction: 0xf01380c3
    f1f0:			; <UNDEFINED> instruction: 0xd12c0404
    f1f4:	movweq	pc, #8211	; 0x2013	; <UNPREDICTABLE>
    f1f8:	ldrmi	fp, [ip], -r8, lsl #30
    f1fc:			; <UNDEFINED> instruction: 0xf10dd014
    f200:	ldrtmi	r0, [r8], -r4, asr #22
    f204:	ldrbmi	r2, [sl], -r0, lsl #6
    f208:			; <UNDEFINED> instruction: 0xf7fe4619
    f20c:	strmi	pc, [r5], -r5, ror #27
    f210:			; <UNDEFINED> instruction: 0xd1bf2800
    f214:	stmdbge	ip, {r0, r4, fp, ip, pc}
    f218:	stc2	7, cr15, [r4], #-1016	; 0xfffffc08
    f21c:			; <UNDEFINED> instruction: 0xf0002800
    f220:	ldmdals	r1, {r0, r1, r4, r8, pc}
    f224:	mcr	7, 5, pc, cr14, cr5, {7}	; <UNPREDICTABLE>
    f228:	strtmi	sl, [r3], -fp, lsl #20
    f22c:	ldrtmi	r9, [r1], -r0, lsl #4
    f230:	ldrtmi	r4, [r8], -sl, asr #12
    f234:	mcr2	7, 7, pc, cr12, cr14, {7}	; <UNPREDICTABLE>
    f238:	stmdacs	r0, {r0, r2, r9, sl, lr}
    f23c:			; <UNDEFINED> instruction: 0xf1b8d1aa
    f240:			; <UNDEFINED> instruction: 0xf0400f00
    f244:	cdpcs	0, 0, cr8, cr0, cr10, {7}
    f248:	ldmdals	r5, {r0, r2, r3, r4, r6, ip, lr, pc}
    f24c:	qaddcs	lr, ip, r4
    f250:			; <UNDEFINED> instruction: 0xf7f62003
    f254:			; <UNDEFINED> instruction: 0x465cea3a
    f258:			; <UNDEFINED> instruction: 0xf10d463a
    f25c:	andls	r0, r3, r4, asr #22
    f260:	ldmiblt	r8, {r0, r1, r3, ip, pc}
    f264:	stmib	ip, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    f268:	stmdacs	r0, {r0, r2, r9, sl, lr}
    f26c:	addhi	pc, r2, #0
    f270:	vmull.s8	<illegal reg q12.5>, d0, d3
    f274:	str	r4, [sp, r0, lsl #10]
    f278:	andcs	r2, r3, r4, lsl #2
    f27c:	b	94d25c <npth_sleep@plt+0x947574>
    f280:	andls	r9, fp, r3
    f284:			; <UNDEFINED> instruction: 0xf0002800
    f288:			; <UNDEFINED> instruction: 0x46228277
    f28c:	movwcs	r9, #2051	; 0x803
    f290:	tstls	r1, #93323264	; 0x5900000
    f294:	andvs	r9, r3, r4, lsl #4
    f298:			; <UNDEFINED> instruction: 0xf7fe4610
    f29c:	movwcs	pc, #3309	; 0xced	; <UNPREDICTABLE>
    f2a0:	stmdacs	r0, {r0, r2, r9, sl, lr}
    f2a4:	adcshi	pc, r5, r0, asr #32
    f2a8:	bls	135ef4 <npth_sleep@plt+0x13020c>
    f2ac:	svcvc	0x0002f5b3
    f2b0:	eorhi	pc, lr, #0, 4
    f2b4:	andls	r1, r4, #88, 24	; 0x5800
    f2b8:	stcl	7, cr15, [r2], {245}	; 0xf5
    f2bc:	strmi	r9, [r3], -r4, lsl #20
    f2c0:			; <UNDEFINED> instruction: 0xf0002800
    f2c4:	mrrcne	0, 9, r8, r9, cr12
    f2c8:	bls	460b10 <npth_sleep@plt+0x45ae28>
    f2cc:			; <UNDEFINED> instruction: 0xf7fe9304
    f2d0:	blls	14e70c <npth_sleep@plt+0x148a24>
    f2d4:	stmdacs	r0, {r0, r2, r9, sl, lr}
    f2d8:	addshi	pc, fp, r0, asr #32
    f2dc:	cmpcs	r0, r1, lsl sl
    f2e0:			; <UNDEFINED> instruction: 0x46197019
    f2e4:	sbcseq	r3, r2, r1, lsl #4
    f2e8:	ldcl	7, cr15, [sl], #-984	; 0xfffffc28
    f2ec:	strmi	r9, [r3], -r3, lsl #20
    f2f0:	andsvs	r4, r3, r8, lsr #12
    f2f4:	mcr	7, 2, pc, cr6, cr5, {7}	; <UNPREDICTABLE>
    f2f8:			; <UNDEFINED> instruction: 0xf0402e00
    f2fc:			; <UNDEFINED> instruction: 0xf1b88142
    f300:			; <UNDEFINED> instruction: 0xf0400f00
    f304:	ldmdals	r6, {r0, r2, r4, r6, r7, r8, pc}
    f308:	blls	67573c <npth_sleep@plt+0x66fa54>
    f30c:	teqlt	r3, r3, lsl #2
    f310:			; <UNDEFINED> instruction: 0x46054798
    f314:			; <UNDEFINED> instruction: 0xf47f2800
    f318:	blls	2fb014 <npth_sleep@plt+0x2f532c>
    f31c:	ldmdals	lr, {r0, r1, r8, r9, ip, pc}
    f320:			; <UNDEFINED> instruction: 0xf0109a09
    f324:			; <UNDEFINED> instruction: 0xf0000504
    f328:	stmdbls	r3, {r1, r2, r4, r7, pc}
    f32c:	cdpcs	8, 0, cr6, cr0, cr11, {0}
    f330:	msrhi	SPSR_fs, r0
    f334:	bcs	29460 <npth_sleep@plt+0x23778>
    f338:	andhi	pc, r6, #0
    f33c:	andne	lr, r0, #3358720	; 0x334000
    f340:			; <UNDEFINED> instruction: 0xf8dfa80a
    f344:	tstcs	r0, r4, asr #8
    f348:			; <UNDEFINED> instruction: 0xf7f6447a
    f34c:	strmi	lr, [r5], -r6, ror #20
    f350:	cmplt	lr, r2, lsl #28
    f354:			; <UNDEFINED> instruction: 0x000fe8b9
    f358:	ldm	r9!, {r0, r1, r2, r3, r9, sl, lr, pc}
    f35c:	strgt	r0, [pc], -pc
    f360:			; <UNDEFINED> instruction: 0x000fe8b9
    f364:	ldrdvc	pc, [r0], -r9
    f368:	eorsvs	ip, r7, pc, lsl #12
    f36c:			; <UNDEFINED> instruction: 0xf8ca9b0a
    f370:	str	r3, [pc, -r0]
    f374:	blge	420b80 <npth_sleep@plt+0x41ae98>
    f378:	ldrtmi	sl, [r8], -pc, lsl #20
    f37c:	stc2	7, cr15, [ip, #-1016]!	; 0xfffffc08
    f380:	stmdacs	r0, {r0, r2, r9, sl, lr}
    f384:	svcge	0x0006f47f
    f388:	strne	pc, [r0], #-2271	; 0xfffff721
    f38c:	movwcs	lr, #63965	; 0xf9dd
    f390:			; <UNDEFINED> instruction: 0xf7f64479
    f394:	strmi	lr, [r4], -r0, lsl #16
    f398:			; <UNDEFINED> instruction: 0xf7f5980f
    f39c:	stccs	13, cr14, [r0], {244}	; 0xf4
    f3a0:			; <UNDEFINED> instruction: 0xf10dd049
    f3a4:	strtmi	r0, [fp], -r4, asr #22
    f3a8:	strtmi	r4, [r0], -r9, lsr #12
    f3ac:			; <UNDEFINED> instruction: 0xf7fe465a
    f3b0:			; <UNDEFINED> instruction: 0x4605fd13
    f3b4:			; <UNDEFINED> instruction: 0xf47f2800
    f3b8:	blls	47af74 <npth_sleep@plt+0x47528c>
    f3bc:	ldrmi	r9, [r8], -r8, lsl #18
    f3c0:			; <UNDEFINED> instruction: 0xf7f59303
    f3c4:	blls	10a604 <npth_sleep@plt+0x10491c>
    f3c8:	ldrmi	r4, [r8], -r5, lsl #12
    f3cc:			; <UNDEFINED> instruction: 0xf0402d00
    f3d0:			; <UNDEFINED> instruction: 0xf7f5817d
    f3d4:			; <UNDEFINED> instruction: 0x462bedd8
    f3d8:	strtmi	r4, [r9], -sl, lsr #12
    f3dc:			; <UNDEFINED> instruction: 0xf7fe4620
    f3e0:			; <UNDEFINED> instruction: 0x4605fcfb
    f3e4:			; <UNDEFINED> instruction: 0xf47f2800
    f3e8:	blls	7baf44 <npth_sleep@plt+0x7b525c>
    f3ec:			; <UNDEFINED> instruction: 0xf53f075a
    f3f0:	ldreq	sl, [fp, r3, asr #30]
    f3f4:	strtmi	fp, [r0], -r8, asr #30
    f3f8:	svcge	0x0004f53f
    f3fc:	andls	lr, r3, r4, lsl r7
    f400:	ldm	lr!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    f404:	stmdacs	r0, {r0, r1, r8, r9, fp, ip, pc}
    f408:	svcge	0x0074f43f
    f40c:			; <UNDEFINED> instruction: 0xf042b282
    f410:	ldrmi	r6, [r8], -r0, lsl #11
    f414:	ldc	7, cr15, [r6, #980]!	; 0x3d4
    f418:	movwcs	lr, #1724	; 0x6bc
    f41c:	ldrtmi	sl, [r8], -r9, lsl #20
    f420:			; <UNDEFINED> instruction: 0xf7fe4619
    f424:			; <UNDEFINED> instruction: 0x4605fcd9
    f428:			; <UNDEFINED> instruction: 0xf47f2800
    f42c:	mcrcs	14, 0, sl, cr0, cr3, {5}
    f430:	svcge	0x000bf47f
    f434:			; <UNDEFINED> instruction: 0xf7f6e767
    f438:	strmi	lr, [r5], -r4, lsr #17
    f43c:			; <UNDEFINED> instruction: 0xf43f2800
    f440:	vmull.p8	q13, d16, d25
    f444:	strt	r4, [r5], r0, lsl #10
    f448:	ldrcs	r9, [ip, #2065]!	; 0x811
    f44c:	ldc	7, cr15, [sl, #980]	; 0x3d4
    f450:	strmi	pc, [r0, #-704]	; 0xfffffd40
    f454:	stmdals	ip, {r1, r2, r3, r4, r7, r9, sl, sp, lr, pc}
    f458:			; <UNDEFINED> instruction: 0xf0002a00
    f45c:	blls	5af934 <npth_sleep@plt+0x5a9c4c>
    f460:			; <UNDEFINED> instruction: 0xf8dd2700
    f464:	stmibmi	sl, {r5, r6, ip, sp, pc}^
    f468:	svclt	0x000842be
    f46c:	blmi	ff260ee0 <npth_sleep@plt+0xff25b1f8>
    f470:	ldrbtmi	r9, [r9], #-13
    f474:	ldrbtmi	r4, [fp], #-1624	; 0xfffff9a8
    f478:	stmib	sp, {r1, r2, r3, r9, ip, pc}^
    f47c:	stmib	sp, {r0, r1, r2, r3, r4, r8, r9, ip}^
    f480:	ldrls	r7, [r1, -pc, lsl #14]
    f484:	stmda	r4, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    f488:	ldrbtmi	r4, [r9], #-2499	; 0xfffff63d
    f48c:	ldrtmi	r4, [r8], -r3, lsl #12
    f490:	ldmib	sp, {r0, r1, r2, r3, r4, r9, sl, lr}^
    f494:	movwls	r8, #21268	; 0x5314
    f498:	stm	sl, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    f49c:	beq	44acc8 <npth_sleep@plt+0x444fe0>
    f4a0:			; <UNDEFINED> instruction: 0xf0002800
    f4a4:	ldfnep	f0, [r8, #-348]!	; 0xfffffea4
    f4a8:			; <UNDEFINED> instruction: 0xf7f50080
    f4ac:	andls	lr, r4, sl, asr #23
    f4b0:			; <UNDEFINED> instruction: 0xf0002800
    f4b4:	ldmmi	r9!, {r0, r1, r3, r4, r5, r8, pc}
    f4b8:	bne	44ad24 <npth_sleep@plt+0x44503c>
    f4bc:			; <UNDEFINED> instruction: 0xf7f64478
    f4c0:	bls	149b48 <npth_sleep@plt+0x143e60>
    f4c4:			; <UNDEFINED> instruction: 0x4640ab1f
    f4c8:	orreq	lr, r6, #3072	; 0xc00
    f4cc:			; <UNDEFINED> instruction: 0xf7f66013
    f4d0:			; <UNDEFINED> instruction: 0xf7f6e99e
    f4d4:			; <UNDEFINED> instruction: 0x9011ebd4
    f4d8:			; <UNDEFINED> instruction: 0xf0002800
    f4dc:			; <UNDEFINED> instruction: 0xf01080ff
    f4e0:	stmdbls	r4, {r0, r3, r7, sl, fp, ip, sp, lr, pc}
    f4e4:	bge	476120 <npth_sleep@plt+0x470438>
    f4e8:	blcs	27618 <npth_sleep@plt+0x21930>
    f4ec:	mrshi	pc, (UNDEF: 10)	; <UNPREDICTABLE>
    f4f0:			; <UNDEFINED> instruction: 0xf04f48ab
    f4f4:	cdp	8, 1, cr0, cr9, cr12, {0}
    f4f8:	ldrbtmi	r1, [r8], #-2576	; 0xfffff5f0
    f4fc:	stmib	r0, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    f500:	tstcs	r0, #4, 18	; 0x10000
    f504:	addvs	sl, sl, sp, lsl #20
    f508:	andls	r2, r6, #805306368	; 0x30000000
    f50c:			; <UNDEFINED> instruction: 0xf0002f00
    f510:	stmdbls	r6, {r1, r2, r4, r7, pc}
    f514:	blcc	b948 <npth_sleep@plt+0x5c60>
    f518:	vmla.f64	d4, d24, d18
    f51c:	bls	121d64 <npth_sleep@plt+0x11c07c>
    f520:	bls	fe44ad48 <npth_sleep@plt+0xfe445060>
    f524:			; <UNDEFINED> instruction: 0x465c447b
    f528:	addeq	lr, r1, #2048	; 0x800
    f52c:	cfmul32	mvfx9, mvfx9, mvfx7
    f530:			; <UNDEFINED> instruction: 0xf04fba10
    f534:	stcls	8, cr0, [r3, #-0]
    f538:			; <UNDEFINED> instruction: 0xf8cd4699
    f53c:	ldrtmi	sl, [r2], ip
    f540:	and	r4, r7, r6, lsl r6
    f544:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
    f548:	orreq	lr, r3, #5120	; 0x1400
    f54c:			; <UNDEFINED> instruction: 0xf8464547
    f550:	rsble	r3, r7, r4, lsl #22
    f554:	svccs	0x0001f814
    f558:	ldrbmi	r4, [r8], -r9, asr #12
    f55c:	b	ff2cd53c <npth_sleep@plt+0xff2c7854>
    f560:			; <UNDEFINED> instruction: 0xf1ba4643
    f564:	rscle	r0, sp, r0, lsl #30
    f568:	stmdavc	r0!, {r0, r2, r8, r9, fp, ip, pc}
    f56c:	movwcs	r1, #3674	; 0xe5a
    f570:	svcne	0x0001f812
    f574:	rscle	r4, r5, r1, lsl #5
    f578:	addsmi	r3, pc, #67108864	; 0x4000000
    f57c:			; <UNDEFINED> instruction: 0x463bd1f8
    f580:	ldrbmi	lr, [r9], -r0, ror #15
    f584:	movwcs	r4, #1592	; 0x638
    f588:			; <UNDEFINED> instruction: 0xf7fe9311
    f58c:			; <UNDEFINED> instruction: 0x4605fb75
    f590:			; <UNDEFINED> instruction: 0xf47f2800
    f594:	blls	47ad98 <npth_sleep@plt+0x4750b0>
    f598:			; <UNDEFINED> instruction: 0xf0333b20
    f59c:	svclt	0x001c0320
    f5a0:	vabal.s8	q9, d0, d7
    f5a4:			; <UNDEFINED> instruction: 0xf47f4500
    f5a8:	strdcs	sl, [r0], -r5	; <UNPREDICTABLE>
    f5ac:	mcr	7, 5, pc, cr14, cr5, {7}	; <UNPREDICTABLE>
    f5b0:	stmdacs	r0, {r0, r1, r7, r9, sl, lr}
    f5b4:	svcge	0x003ff43f
    f5b8:	eorcs	r4, r0, #1048576	; 0x100000
    f5bc:			; <UNDEFINED> instruction: 0xf7fe4638
    f5c0:			; <UNDEFINED> instruction: 0x4605fb95
    f5c4:			; <UNDEFINED> instruction: 0xf0402800
    f5c8:	ldrbmi	r8, [r9], -pc, asr #1
    f5cc:	addvc	pc, r0, #1325400064	; 0x4f000000
    f5d0:			; <UNDEFINED> instruction: 0xf7f69d0b
    f5d4:	blls	48a1f4 <npth_sleep@plt+0x48450c>
    f5d8:	rsbvs	r2, r8, r0, asr #22
    f5dc:			; <UNDEFINED> instruction: 0xf1b8d00e
    f5e0:			; <UNDEFINED> instruction: 0xf43f0f00
    f5e4:	movwcs	sl, #3634	; 0xe32
    f5e8:	ldrtmi	sl, [r8], -r9, lsl #20
    f5ec:			; <UNDEFINED> instruction: 0xf7fe4619
    f5f0:			; <UNDEFINED> instruction: 0x4605fbf3
    f5f4:			; <UNDEFINED> instruction: 0xf43f2800
    f5f8:	strb	sl, [fp, #3624]	; 0xe28
    f5fc:	ldrtmi	r2, [r8], -r0, lsr #2
    f600:	blx	fea4d602 <npth_sleep@plt+0xfea4791a>
    f604:	stmdacs	r0, {r0, r2, r9, sl, lr}
    f608:	strb	sp, [r3, #233]	; 0xe9
    f60c:			; <UNDEFINED> instruction: 0xf0002a00
    f610:	andls	r8, r0, #158	; 0x9e
    f614:	bmi	1939644 <npth_sleep@plt+0x193395c>
    f618:	ldrbtmi	r2, [sl], #-256	; 0xffffff00
    f61c:	ldm	ip!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    f620:	ldr	r4, [r5], r5, lsl #12
    f624:	bmi	44ae8c <npth_sleep@plt+0x4451a4>
    f628:	bls	fe44ae90 <npth_sleep@plt+0xfe4451a8>
    f62c:	vstrls	d9, [r7, #-24]	; 0xffffffe8
    f630:			; <UNDEFINED> instruction: 0xf8dd443b
    f634:	b	13f766c <npth_sleep@plt+0x13f1984>
    f638:			; <UNDEFINED> instruction: 0xf1080883
    f63c:	ldmdami	fp, {r2, r8, r9}^
    f640:	bne	44aeac <npth_sleep@plt+0x4451c4>
    f644:	movwls	r4, #13432	; 0x3478
    f648:	ldm	sl, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    f64c:	bge	3b6264 <npth_sleep@plt+0x3b057c>
    f650:	bne	44aebc <npth_sleep@plt+0x4451d4>
    f654:			; <UNDEFINED> instruction: 0xf8432000
    f658:	ldrmi	r2, [lr], -r8
    f65c:	rscspl	r9, r0, r3, lsl #22
    f660:	mcr	7, 0, pc, cr2, cr5, {7}	; <UNPREDICTABLE>
    f664:	beq	44aed0 <npth_sleep@plt+0x4451e8>
    f668:	stc	7, cr15, [r0, #-980]	; 0xfffffc2c
    f66c:	stmdacs	r0, {r1, r9, sl, lr}
    f670:	mrc	1, 0, sp, cr9, cr4, {1}
    f674:	ldmdbge	r0, {r4, r9, fp}
    f678:	ldcl	7, cr15, [sl, #-980]	; 0xfffffc2c
    f67c:	bllt	1a20e9c <npth_sleep@plt+0x1a1b1b4>
    f680:	strmi	r9, [r1], -r4, lsl #30
    f684:	stmdage	pc, {r4, r9, fp, ip, pc}	; <UNPREDICTABLE>
    f688:			; <UNDEFINED> instruction: 0xf7f5463b
    f68c:	strmi	lr, [r5], -lr, asr #21
    f690:	cmple	r7, r0, lsl #16
    f694:	movwls	r9, #43791	; 0xab0f
    f698:	ldcl	7, cr15, [r2, #980]!	; 0x3d4
    f69c:			; <UNDEFINED> instruction: 0xf7f54638
    f6a0:	ldmdals	r0, {r1, r4, r5, r6, sl, fp, sp, lr, pc}
    f6a4:	stcl	7, cr15, [lr], #-980	; 0xfffffc2c
    f6a8:			; <UNDEFINED> instruction: 0xf7f59811
    f6ac:	strb	lr, [pc], -ip, ror #24
    f6b0:	ldrtmi	sl, [r8], -r9, lsl #20
    f6b4:			; <UNDEFINED> instruction: 0x46314633
    f6b8:	blx	fe3cd6ba <npth_sleep@plt+0xfe3c79d2>
    f6bc:	stmdacs	r0, {r0, r2, r9, sl, lr}
    f6c0:	mcrge	4, 1, pc, cr1, cr15, {1}	; <UNPREDICTABLE>
    f6c4:	bmi	ec8c64 <npth_sleep@plt+0xec2f7c>
    f6c8:	uxtab16	r4, r8, sl, ror #8
    f6cc:	mrrc	7, 15, pc, sl, cr5	; <UNPREDICTABLE>
    f6d0:	strcs	r4, [r4, #2104]!	; 0x838
    f6d4:			; <UNDEFINED> instruction: 0xf0144478
    f6d8:	ldrt	pc, [r2], r1, lsl #16	; <UNPREDICTABLE>
    f6dc:	svc	0x0050f7f5
    f6e0:	addlt	fp, r0, #80, 6	; 0x40000001
    f6e4:	strvs	pc, [r0, #64]	; 0x40
    f6e8:	beq	44af54 <npth_sleep@plt+0x44526c>
    f6ec:	stcl	7, cr15, [r8, #980]	; 0x3d4
    f6f0:			; <UNDEFINED> instruction: 0xf7f59804
    f6f4:	ldmdals	r0, {r3, r6, sl, fp, sp, lr, pc}
    f6f8:	mcrr	7, 15, pc, r4, cr5	; <UNPREDICTABLE>
    f6fc:			; <UNDEFINED> instruction: 0xf7f59811
    f700:	strb	lr, [r7, #-3138]	; 0xfffff3be
    f704:	movwcs	r2, #49666	; 0xc202
    f708:	stmdaeq	r8, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    f70c:	ldrbt	r9, [sp], r6, lsl #4
    f710:	andcs	r4, r5, #671744	; 0xa4000
    f714:			; <UNDEFINED> instruction: 0xf7f54479
    f718:			; <UNDEFINED> instruction: 0xf44fec68
    f71c:			; <UNDEFINED> instruction: 0xf0135180
    f720:			; <UNDEFINED> instruction: 0x4628ffdd
    f724:	stc	7, cr15, [lr], #-980	; 0xfffffc2c
    f728:	ldr	r2, [r3, #-1347]!	; 0xfffffabd
    f72c:	svc	0x0028f7f5
    f730:	bicsle	r2, r6, r0, lsl #16
    f734:	movwls	r2, #17152	; 0x4300
    f738:	beq	44afa4 <npth_sleep@plt+0x4452bc>
    f73c:	stc	7, cr15, [r0, #980]!	; 0x3d4
    f740:	str	r9, [ip, r4, lsl #16]!
    f744:			; <UNDEFINED> instruction: 0xe7d14630
    f748:	ldrbtmi	r4, [sl], #-2588	; 0xfffff5e4
    f74c:	bmi	748f2c <npth_sleep@plt+0x743244>
    f750:			; <UNDEFINED> instruction: 0xe75e447a
    f754:	svc	0x0014f7f5
    f758:	rscle	r2, fp, r0, lsl #16
    f75c:	sfm	f3, 1, [sp, #512]	; 0x200
    f760:			; <UNDEFINED> instruction: 0xf0409a04
    f764:	ldr	r6, [pc, r0, lsl #11]!
    f768:			; <UNDEFINED> instruction: 0xf7f54658
    f76c:	ldr	lr, [r1, #-3084]	; 0xfffff3f4
    f770:	mcrr	7, 15, pc, ip, cr5	; <UNPREDICTABLE>
    f774:	str	r9, [sp, #-3075]	; 0xfffff3fd
    f778:	ldrb	r9, [r3, #-1027]!	; 0xfffffbfd
    f77c:	andeq	pc, r3, r8, lsr #17
    f780:	muleq	r0, ip, r5
    f784:	andeq	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    f788:	andeq	r7, r2, r4, lsl r9
    f78c:	muleq	r2, r4, r8
    f790:	strdeq	r7, [r2], -lr
    f794:	andeq	r3, r2, r2, lsl #19
    f798:	andeq	r7, r2, lr, asr r8
    f79c:	andeq	r7, r2, r0, lsr r8
    f7a0:	strdeq	r7, [r2], -sl
    f7a4:	ldrdeq	r7, [r2], -ip
    f7a8:	andeq	r7, r2, sl, lsl #13
    f7ac:	andeq	r7, r2, r4, asr #13
    f7b0:	andeq	r7, r2, r0, asr r2
    f7b4:	andeq	r7, r2, r4, asr r5
    f7b8:	andeq	r7, r2, r4, asr #5
    f7bc:	andeq	r7, r2, lr, asr #3
    f7c0:	andeq	r7, r2, r8, asr #3
    f7c4:	mvnsmi	lr, sp, lsr #18
    f7c8:	ldmdbmi	ip, {r1, r2, r3, r9, sl, lr}
    f7cc:	strmi	fp, [r4], -r2, lsl #1
    f7d0:	ldrbtmi	r2, [r9], #-0
    f7d4:			; <UNDEFINED> instruction: 0x46984617
    f7d8:	mcr	7, 7, pc, cr10, cr5, {7}	; <UNPREDICTABLE>
    f7dc:			; <UNDEFINED> instruction: 0xb3204605
    f7e0:	ldrtmi	r4, [r2], -r1, lsr #12
    f7e4:	ldc2	7, cr15, [r2], {254}	; 0xfe
    f7e8:	teqlt	r0, r4, lsl #12
    f7ec:			; <UNDEFINED> instruction: 0xf7f54628
    f7f0:	strtmi	lr, [r0], -r8, asr #26
    f7f4:	pop	{r1, ip, sp, pc}
    f7f8:			; <UNDEFINED> instruction: 0x460281f0
    f7fc:	strtmi	r4, [r8], -r1, lsl #12
    f800:	ldm	r2, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    f804:	stmdacs	r0, {r2, r9, sl, lr}
    f808:			; <UNDEFINED> instruction: 0x4603d1f0
    f80c:	ldrtmi	r4, [r9], -r2, lsl #12
    f810:			; <UNDEFINED> instruction: 0xf8cd4628
    f814:			; <UNDEFINED> instruction: 0xf7ff8000
    f818:			; <UNDEFINED> instruction: 0x4604fc9b
    f81c:			; <UNDEFINED> instruction: 0xf7f54628
    f820:			; <UNDEFINED> instruction: 0x4620ed30
    f824:	pop	{r1, ip, sp, pc}
    f828:			; <UNDEFINED> instruction: 0xf7f581f0
    f82c:	strmi	lr, [r4], -sl, lsr #29
    f830:	sbcsle	r2, fp, r0, lsl #16
    f834:	strmi	pc, [r0], #-704	; 0xfffffd40
    f838:	svclt	0x0000e7d8
    f83c:	andeq	r7, r2, r2, lsr #5
    f840:	addlt	fp, fp, r0, lsr r5
    f844:	ldrd	pc, [ip], pc	; <UNPREDICTABLE>
    f848:			; <UNDEFINED> instruction: 0xf8df2500
    f84c:	strmi	ip, [r8], -ip, lsr #1
    f850:			; <UNDEFINED> instruction: 0x461444fe
    f854:	strtmi	sl, [r9], -r1, lsl #22
    f858:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
    f85c:			; <UNDEFINED> instruction: 0xf8dc466a
    f860:			; <UNDEFINED> instruction: 0xf8cdc000
    f864:			; <UNDEFINED> instruction: 0xf04fc024
    f868:	strls	r0, [r0, #-3072]	; 0xfffff400
    f86c:			; <UNDEFINED> instruction: 0xf7fe9502
    f870:	lsrslt	pc, r3	; <illegal shifter operand>	; <UNPREDICTABLE>
    f874:			; <UNDEFINED> instruction: 0xf7f59800
    f878:	stmdals	r2, {r1, r2, r7, r8, r9, fp, sp, lr, pc}
    f87c:	b	ffecd858 <npth_sleep@plt+0xffec7b70>
    f880:	andcs	r4, r5, r1, lsr #12
    f884:	ldcl	7, cr15, [r0], #980	; 0x3d4
    f888:	eorle	r3, sp, r1
    f88c:	bmi	6d7894 <npth_sleep@plt+0x6d1bac>
    f890:	ldrbtmi	r4, [sl], #-2841	; 0xfffff4e7
    f894:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    f898:	subsmi	r9, sl, r9, lsl #22
    f89c:	andlt	sp, fp, r7, lsr #2
    f8a0:			; <UNDEFINED> instruction: 0x4603bd30
    f8a4:	ldmib	sp, {r1, r9, fp, sp, pc}^
    f8a8:			; <UNDEFINED> instruction: 0xf7ff0100
    f8ac:	strmi	pc, [r3], -fp, lsl #31
    f8b0:	bicsle	r2, pc, r0, lsl #16
    f8b4:	stmdals	r2, {r0, r1, r8, fp, sp, pc}
    f8b8:	movwcc	lr, #14797	; 0x39cd
    f8bc:	movwcc	lr, #22989	; 0x59cd
    f8c0:			; <UNDEFINED> instruction: 0xf88d9307
    f8c4:			; <UNDEFINED> instruction: 0xf7fe3020
    f8c8:	strmi	pc, [r5], -pc, lsl #24
    f8cc:			; <UNDEFINED> instruction: 0xf7f59800
    f8d0:	stmdals	r2, {r1, r3, r4, r6, r8, r9, fp, sp, lr, pc}
    f8d4:	b	ff3cd8b0 <npth_sleep@plt+0xff3c7bc8>
    f8d8:	bicsle	r2, r1, r0, lsl #26
    f8dc:	andcs	r4, r6, r1, lsr #12
    f8e0:	stcl	7, cr15, [r2], {245}	; 0xf5
    f8e4:	bicsle	r3, r1, r1
    f8e8:	blx	fcd8ea <npth_sleep@plt+0xfc7c02>
    f8ec:			; <UNDEFINED> instruction: 0xf7f5e7cf
    f8f0:	svclt	0x0000eb8e
    f8f4:	andeq	pc, r3, r0, asr #3
    f8f8:	muleq	r0, ip, r5
    f8fc:	andeq	pc, r3, lr, ror r1	; <UNPREDICTABLE>
    f900:	svcmi	0x00f0e92d
    f904:	stc	3, cr2, [sp, #-4]!
    f908:	strmi	r8, [r9], r4, lsl #22
    f90c:	ldrbpl	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    f910:			; <UNDEFINED> instruction: 0xf8df4606
    f914:			; <UNDEFINED> instruction: 0x460844d0
    f918:			; <UNDEFINED> instruction: 0x4617447d
    f91c:			; <UNDEFINED> instruction: 0x461ab0bb
    f920:			; <UNDEFINED> instruction: 0xf8dfa91c
    f924:	smlabtls	r0, r4, r4, r8
    f928:	stmdbpl	ip!, {r0, r4, r8, fp, sp, pc}
    f92c:	stmdavs	r4!, {r3, r4, r5, r6, r7, sl, lr}
    f930:			; <UNDEFINED> instruction: 0xf04f9439
    f934:	strcs	r0, [r0], #-1024	; 0xfffffc00
    f938:			; <UNDEFINED> instruction: 0xf7ff9411
    f93c:	stmdacs	r0, {r0, r3, sl, fp, ip, sp, lr, pc}
    f940:			; <UNDEFINED> instruction: 0xf10dd169
    f944:	strmi	r0, [r5], -ip, ror #22
    f948:	strmi	r4, [r2], r4, lsl #12
    f94c:			; <UNDEFINED> instruction: 0xf7f54648
    f950:	mcrrne	15, 1, lr, r3, cr0
    f954:	sbclt	sp, r0, #10
    f958:	suble	r2, r9, r1, lsl #16
    f95c:	strbmi	r2, [r8], -r2, lsl #16
    f960:	strcs	fp, [r1], #-3848	; 0xfffff0f8
    f964:	svc	0x0004f7f5
    f968:	mvnsle	r1, r3, asr #24
    f96c:			; <UNDEFINED> instruction: 0xf7f54648
    f970:	stmdacs	r0, {r1, r2, r3, r4, r5, r6, r8, r9, fp, sp, lr, pc}
    f974:	movwcs	sp, #326	; 0x146
    f978:	ldrdls	pc, [r4], #-141	; 0xffffff73
    f97c:	tstls	r4, #1207959552	; 0x48000000
    f980:			; <UNDEFINED> instruction: 0xf0002e00
    f984:			; <UNDEFINED> instruction: 0xf8df80ba
    f988:	ldmibvs	r0!, {r2, r5, r6, sl, ip}
    f98c:			; <UNDEFINED> instruction: 0xf00f4479
    f990:	andls	pc, lr, r3, lsr #21
    f994:	beq	fe94bdd0 <npth_sleep@plt+0xfe9460e8>
    f998:	movwcs	r4, #1608	; 0x648
    f99c:			; <UNDEFINED> instruction: 0x46519315
    f9a0:			; <UNDEFINED> instruction: 0xf7fe9316
    f9a4:	strmi	pc, [r3], r1, lsr #23
    f9a8:	suble	r2, ip, r0, lsl #16
    f9ac:	ldrbmi	r2, [lr], -r0
    f9b0:	b	ffa4d98c <npth_sleep@plt+0xffa47ca4>
    f9b4:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    f9b8:			; <UNDEFINED> instruction: 0xf7f54640
    f9bc:	ldmdals	r2, {r2, r5, r6, r7, r9, fp, sp, lr, pc}
    f9c0:	b	ff84d99c <npth_sleep@plt+0xff847cb4>
    f9c4:			; <UNDEFINED> instruction: 0xf7f59815
    f9c8:	ldmdals	r6, {r1, r2, r3, r4, r6, r7, r9, fp, sp, lr, pc}
    f9cc:	b	ff6cd9a8 <npth_sleep@plt+0xff6c7cc0>
    f9d0:			; <UNDEFINED> instruction: 0xf7f59814
    f9d4:	ldmdals	r1, {r3, r4, r6, r7, r9, fp, sp, lr, pc}
    f9d8:	b	134d9b4 <npth_sleep@plt+0x1347ccc>
    f9dc:			; <UNDEFINED> instruction: 0x4639b9f6
    f9e0:			; <UNDEFINED> instruction: 0xf7f52006
    f9e4:	andcc	lr, r1, r2, asr #24
    f9e8:			; <UNDEFINED> instruction: 0xf7fed11e
    f9ec:			; <UNDEFINED> instruction: 0xe01cfabd
    f9f0:			; <UNDEFINED> instruction: 0x46484659
    f9f4:	rsbge	pc, ip, sp, asr #17
    f9f8:			; <UNDEFINED> instruction: 0xf93ef7fe
    f9fc:			; <UNDEFINED> instruction: 0xd1a52800
    fa00:			; <UNDEFINED> instruction: 0xe7a39d1b
    fa04:	ldc	7, cr15, [ip, #980]!	; 0x3d4
    fa08:	addsle	r2, pc, r0, lsl #16
    fa0c:			; <UNDEFINED> instruction: 0xf643b280
    fa10:	addsmi	r7, r8, #-67108861	; 0xfc000003
    fa14:	ldmdals	r1, {r0, r1, r2, r3, r5, r7, ip, lr, pc}
    fa18:	b	b4d9f4 <npth_sleep@plt+0xb47d0c>
    fa1c:	andcs	r4, r5, r9, lsr r6
    fa20:	stc	7, cr15, [r2], #-980	; 0xfffffc2c
    fa24:	rscle	r3, r0, r1
    fa28:	bmi	ffc57a30 <npth_sleep@plt+0xffc51d48>
    fa2c:	ldrbtmi	r4, [sl], #-3053	; 0xfffff413
    fa30:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    fa34:	subsmi	r9, sl, r9, lsr fp
    fa38:			; <UNDEFINED> instruction: 0x81aff040
    fa3c:	ldc	0, cr11, [sp], #236	; 0xec
    fa40:	pop	{r2, r8, r9, fp, pc}
    fa44:	blge	bb3a0c <npth_sleep@plt+0xbadd24>
    fa48:			; <UNDEFINED> instruction: 0x46502114
    fa4c:	mcr	6, 0, r4, cr8, cr10, {0}
    fa50:			; <UNDEFINED> instruction: 0xf0173a90
    fa54:	blmi	ffa0f140 <npth_sleep@plt+0xffa09458>
    fa58:			; <UNDEFINED> instruction: 0x4648aa16
    fa5c:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    fa60:			; <UNDEFINED> instruction: 0x109cf8d3
    fa64:	blx	7cbae2 <npth_sleep@plt+0x7c5dfa>
    fa68:	stmdacs	r0, {r0, r1, r7, r9, sl, lr}
    fa6c:			; <UNDEFINED> instruction: 0x4650d19e
    fa70:			; <UNDEFINED> instruction: 0xfffef004
    fa74:	stmdacs	r0, {r7, r9, sl, lr}
    fa78:	ldmdage	r7, {r0, r1, r2, r6, r8, ip, lr, pc}
    fa7c:	stmib	sp, {r0, r8, sp}^
    fa80:			; <UNDEFINED> instruction: 0xf7fdbb19
    fa84:			; <UNDEFINED> instruction: 0x4606fdf5
    fa88:			; <UNDEFINED> instruction: 0xf0402800
    fa8c:	ldrbmi	r8, [r8], r4, lsr #3
    fa90:	eorslt	pc, r4, sp, asr #17
    fa94:	cfmsub32	mvax0, mvfx2, mvfx8, mvfx0
    fa98:	ldmdals	r7, {r4, r7, r9, fp, ip}
    fa9c:			; <UNDEFINED> instruction: 0x4633aa18
    faa0:			; <UNDEFINED> instruction: 0xf7fe9600
    faa4:	msrlt	CPSR_f, sp, asr #16
    faa8:			; <UNDEFINED> instruction: 0xf643b280
    faac:	addsmi	r7, r8, #-67108861	; 0xfc000003
    fab0:	teqhi	r0, r0	; <UNPREDICTABLE>
    fab4:			; <UNDEFINED> instruction: 0xf7f59819
    fab8:	ldmdals	sl, {r1, r2, r5, r6, r9, fp, sp, lr, pc}
    fabc:	b	18cda98 <npth_sleep@plt+0x18c7db0>
    fac0:	tstlt	r8, r7, lsl r8
    fac4:			; <UNDEFINED> instruction: 0xf82ef7fe
    fac8:	blcs	36704 <npth_sleep@plt+0x30a1c>
    facc:	msrhi	SPSR_sxc, r0
    fad0:			; <UNDEFINED> instruction: 0x2e006ade
    fad4:	addhi	pc, sp, r0, asr #32
    fad8:			; <UNDEFINED> instruction: 0xf7f5980d
    fadc:			; <UNDEFINED> instruction: 0xf1b8ea54
    fae0:			; <UNDEFINED> instruction: 0xf43f0f00
    fae4:			; <UNDEFINED> instruction: 0xf8d8af69
    fae8:	stmdbcs	r0, {r2, r3, r5, ip}
    faec:	svcge	0x0064f43f
    faf0:	eorseq	pc, r0, r8, lsl #2
    faf4:			; <UNDEFINED> instruction: 0xff8ef013
    faf8:	ldmibmi	pc!, {r1, r2, r3, r4, r6, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
    fafc:	ldrtmi	r2, [r0], -r5, lsl #4
    fb00:			; <UNDEFINED> instruction: 0xf7f54479
    fb04:	andls	lr, lr, r2, ror sl
    fb08:	ldmdbge	r5, {r2, r6, r8, r9, sl, sp, lr, pc}
    fb0c:			; <UNDEFINED> instruction: 0xf7fd4648
    fb10:	stmdacs	r0, {r0, r1, r3, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    fb14:	mcrcs	1, 0, sp, cr0, cr13, {3}
    fb18:	sbcshi	pc, r0, r0
    fb1c:	ldmibvs	r0!, {r0, r1, r2, r4, r5, r7, r8, fp, lr}
    fb20:			; <UNDEFINED> instruction: 0xf00f4479
    fb24:			; <UNDEFINED> instruction: 0x4601f9d9
    fb28:	andscc	lr, r5, #3620864	; 0x374000
    fb2c:			; <UNDEFINED> instruction: 0xf0002b00
    fb30:	ldmdage	r4, {r2, r3, r6, r7, pc}
    fb34:	svc	0x0018f7f5
    fb38:	vmlal.s8	q9, d0, d0
    fb3c:	vst4.<illegal width 64>	{d24-d27}, [pc], r9
    fb40:	mulcs	r1, sl, r1
    fb44:	stmdb	sl!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    fb48:	stmdacs	r0, {r7, r9, sl, lr}
    fb4c:	sbchi	pc, r0, r0
    fb50:	orrsvc	pc, sl, pc, asr #8
    fb54:			; <UNDEFINED> instruction: 0xf7f52001
    fb58:	andls	lr, sp, r2, lsr #18
    fb5c:			; <UNDEFINED> instruction: 0xf0002800
    fb60:	blmi	fe9effe8 <npth_sleep@plt+0xfe9ea300>
    fb64:	stceq	0, cr15, [r0], {79}	; 0x4f
    fb68:	vst2.8	{d25-d26}, [pc]!
    fb6c:	ldrbtmi	r7, [fp], #-384	; 0xfffffe80
    fb70:			; <UNDEFINED> instruction: 0xf8c84aa4
    fb74:	cdp	0, 0, cr1, cr9, cr12, {1}
    fb78:	blmi	fe8de3c0 <npth_sleep@plt+0xfe8d86d8>
    fb7c:	andvs	r4, r2, #2046820352	; 0x7a000000
    fb80:	andcs	r4, r1, #2063597568	; 0x7b000000
    fb84:	andcs	pc, r8, r8, asr #17
    fb88:	bcc	44b3b0 <npth_sleep@plt+0x4456c8>
    fb8c:	teqeq	r0, #8, 2	; <UNPREDICTABLE>
    fb90:	andscs	pc, r4, r8, asr #17
    fb94:	ldrbmi	r6, [sl], -r2, lsl #1
    fb98:	bcc	fe44b3c4 <npth_sleep@plt+0xfe4456dc>
    fb9c:	subvs	r4, r3, #170917888	; 0xa300000
    fba0:			; <UNDEFINED> instruction: 0x46634614
    fba4:	andcs	r6, r0, #268435468	; 0x1000000c
    fba8:			; <UNDEFINED> instruction: 0x46309914
    fbac:	andcs	lr, r1, #3358720	; 0x334000
    fbb0:	andhi	pc, r0, sp, asr #17
    fbb4:	cdp2	0, 14, cr15, cr0, cr1, {0}
    fbb8:	cmnle	r5, r0, lsl #16
    fbbc:	mlascc	r0, r8, r8, pc	; <UNPREDICTABLE>
    fbc0:			; <UNDEFINED> instruction: 0xf8d8b34b
    fbc4:	bllt	cdbc2c <npth_sleep@plt+0xcd5f44>
    fbc8:	ldrmi	r9, [sl], -sp, lsl #18
    fbcc:	stmib	sp, {r4, r5, r9, sl, lr}^
    fbd0:	tstls	r0, r1, lsl #6
    fbd4:			; <UNDEFINED> instruction: 0xf001990e
    fbd8:	addlt	pc, r0, #3312	; 0xcf0
    fbdc:	tstle	sl, fp, lsl #16
    fbe0:	mrc	1, 0, fp, cr8, cr14, {3}
    fbe4:	ldmibvs	r0!, {r4, r9, fp, ip}
    fbe8:			; <UNDEFINED> instruction: 0xf976f00f
    fbec:	ldrb	r4, [sl, r3, lsl #12]
    fbf0:	blls	361664 <npth_sleep@plt+0x35b97c>
    fbf4:			; <UNDEFINED> instruction: 0x465e4631
    fbf8:	eorseq	pc, r0, r3, lsl #2
    fbfc:			; <UNDEFINED> instruction: 0xff0af013
    fc00:	cdp	7, 1, cr14, cr9, cr10, {3}
    fc04:	andcs	r1, r5, #16, 20	; 0x10000
    fc08:			; <UNDEFINED> instruction: 0xf7f54630
    fc0c:	strmi	lr, [r3], -lr, ror #19
    fc10:	strmi	lr, [r3], r9, asr #15
    fc14:	strtmi	lr, [r3], -sl, asr #13
    fc18:			; <UNDEFINED> instruction: 0x469b465c
    fc1c:	ldrmi	r2, [sl], -r0, lsl #6
    fc20:	strbmi	r2, [r8], -r1, lsl #2
    fc24:	b	fff4dc00 <npth_sleep@plt+0xfff47f18>
    fc28:			; <UNDEFINED> instruction: 0xf7f5900e
    fc2c:	blls	3ca9f4 <npth_sleep@plt+0x3c4d0c>
    fc30:	beq	44b458 <npth_sleep@plt+0x445770>
    fc34:			; <UNDEFINED> instruction: 0xf0002800
    fc38:	strmi	r8, [r2], -r1, asr #1
    fc3c:	strbmi	r2, [r8], -r1, lsl #2
    fc40:	b	ffbcdc1c <npth_sleep@plt+0xffbc7f34>
    fc44:	mlascs	r0, r8, r8, pc	; <UNPREDICTABLE>
    fc48:	bcs	2145c <npth_sleep@plt+0x1b774>
    fc4c:	ldrmi	sp, [r0], -fp, asr #2
    fc50:	bcs	44b4b8 <npth_sleep@plt+0x4457d0>
    fc54:	tstcs	r2, #3358720	; 0x334000
    fc58:	ldmib	r4, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    fc5c:	andsne	lr, r2, #3620864	; 0x374000
    fc60:	movwcs	r4, #1616	; 0x650
    fc64:	cdp2	0, 12, cr15, cr12, cr3, {0}
    fc68:			; <UNDEFINED> instruction: 0xee19b9f0
    fc6c:			; <UNDEFINED> instruction: 0x46303a90
    fc70:	bne	fe44b4d8 <npth_sleep@plt+0xfe4457f0>
    fc74:	strls	r2, [r0, #-516]	; 0xfffffdfc
    fc78:			; <UNDEFINED> instruction: 0xf86ef003
    fc7c:	stmdacs	r0, {r0, r1, r9, sl, lr}
    fc80:	ldmdage	r7, {r1, r2, r6, r8, ip, lr, pc}
    fc84:	stmib	sp, {r0, r8, sp}^
    fc88:			; <UNDEFINED> instruction: 0xf7fd3319
    fc8c:			; <UNDEFINED> instruction: 0x4603fcf1
    fc90:			; <UNDEFINED> instruction: 0xf43f2800
    fc94:	bls	37b898 <npth_sleep@plt+0x375bb0>
    fc98:			; <UNDEFINED> instruction: 0x2e006ad6
    fc9c:	stmdals	sp, {r3, r5, r7, r8, ip, lr, pc}
    fca0:			; <UNDEFINED> instruction: 0xf7f5461e
    fca4:			; <UNDEFINED> instruction: 0xe71ee970
    fca8:	blls	3616bc <npth_sleep@plt+0x35b9d4>
    fcac:			; <UNDEFINED> instruction: 0x2e006ade
    fcb0:	stmdals	sp, {r0, r1, r2, r3, r4, r7, r8, ip, lr, pc}
    fcb4:			; <UNDEFINED> instruction: 0xf7f5465e
    fcb8:	ldr	lr, [r4, -r6, ror #18]
    fcbc:	andcs	r4, r5, #1359872	; 0x14c000
    fcc0:			; <UNDEFINED> instruction: 0xf7f54479
    fcc4:			; <UNDEFINED> instruction: 0x4601e992
    fcc8:	blmi	1489988 <npth_sleep@plt+0x1483ca0>
    fccc:			; <UNDEFINED> instruction: 0xe730447b
    fcd0:	mrrc	7, 15, pc, r6, cr5	; <UNPREDICTABLE>
    fcd4:	bleq	4be18 <npth_sleep@plt+0x46130>
    fcd8:			; <UNDEFINED> instruction: 0xf43f2800
    fcdc:	addlt	sl, r0, #1648	; 0x670
    fce0:	blvs	fe04bde8 <npth_sleep@plt+0xfe046100>
    fce4:	cfmsub32	mvax3, mvfx14, mvfx9, mvfx2
    fce8:			; <UNDEFINED> instruction: 0xf04f1a90
    fcec:	andcs	r3, r0, #-67108861	; 0xfc000003
    fcf0:	andls	r9, r0, #67108864	; 0x4000000
    fcf4:	bge	4ba948 <npth_sleep@plt+0x4b4c60>
    fcf8:	beq	44b560 <npth_sleep@plt+0x445878>
    fcfc:			; <UNDEFINED> instruction: 0xf816f007
    fd00:	cdp	0, 1, cr9, cr8, cr14, {0}
    fd04:			; <UNDEFINED> instruction: 0xf7f50a10
    fd08:	blls	3ca208 <npth_sleep@plt+0x3c4520>
    fd0c:	adcle	r2, r5, r0, lsl #22
    fd10:	bfi	r4, fp, (invalid: 13:10)
    fd14:			; <UNDEFINED> instruction: 0xf7f54630
    fd18:	bge	68a130 <npth_sleep@plt+0x684448>
    fd1c:	strmi	r2, [r3], -r1, lsl #2
    fd20:	tstls	fp, #72, 12	; 0x4800000
    fd24:			; <UNDEFINED> instruction: 0xf9bef01d
    fd28:			; <UNDEFINED> instruction: 0xf47f2800
    fd2c:	bge	6bb840 <npth_sleep@plt+0x6b5b58>
    fd30:	tstcs	r8, r8, asr #12
    fd34:			; <UNDEFINED> instruction: 0xf9b6f01d
    fd38:			; <UNDEFINED> instruction: 0xf47f2800
    fd3c:	ldmdage	fp, {r0, r1, r3, r4, r5, r7, r9, sl, fp, sp, pc}
    fd40:	bl	104dd1c <npth_sleep@plt+0x1048034>
    fd44:			; <UNDEFINED> instruction: 0xf8dd9b17
    fd48:	ldmib	r0, {r3, r5, r6, sp, lr, pc}^
    fd4c:			; <UNDEFINED> instruction: 0xf8d02104
    fd50:	vhadd.s8	d10, d1, d12
    fd54:	ldmib	r0, {r2, r3, r5, r6, sl, fp, ip, sp, lr}^
    fd58:	stmdavs	r6, {r0, r8, fp, ip}
    fd5c:	ldmdavs	r8, {r0, r9, ip, sp}^
    fd60:	ldmdbls	r9, {r1, r2, r3, r8, ip, pc}
    fd64:	tstls	pc, sp, lsl fp	; <UNPREDICTABLE>
    fd68:	stmdbmi	sl!, {r2, r3, r5, r8, r9, fp, ip, sp, pc}
    fd6c:	cfstrsls	mvf4, [pc], {121}	; 0x79
    fd70:	bcs	8a4ac <npth_sleep@plt+0x847c4>
    fd74:	stmib	sp, {r3, r5, r9, fp, lr}^
    fd78:	cfstrsls	mvf6, [lr], {5}
    fd7c:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    fd80:	tstcs	r1, r9, lsl #2
    fd84:	bhi	24b4c0 <npth_sleep@plt+0x2457d8>
    fd88:	ands	pc, ip, sp, asr #17
    fd8c:	strls	lr, [r3], #-2509	; 0xfffff633
    fd90:	andgt	pc, r0, sp, asr #17
    fd94:	stc	7, cr15, [sl, #-980]	; 0xfffffc2c
    fd98:			; <UNDEFINED> instruction: 0xf7f5e68c
    fd9c:			; <UNDEFINED> instruction: 0x9e0de938
    fda0:			; <UNDEFINED> instruction: 0xf7f5e69a
    fda4:	strmi	lr, [r6], -lr, ror #23
    fda8:	vaddw.s8	<illegal reg q13.5>, q0, d8
    fdac:	andcs	r4, r0, r0, lsl #12
    fdb0:	stmia	r8!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    fdb4:	ldmdbmi	r9, {r0, r1, r2, r4, r7, r9, sl, sp, lr, pc}
    fdb8:			; <UNDEFINED> instruction: 0xe7d84479
    fdbc:	bl	ff84dd98 <npth_sleep@plt+0xff8480b0>
    fdc0:			; <UNDEFINED> instruction: 0xf43f2800
    fdc4:	addlt	sl, r3, #292	; 0x124
    fdc8:	beq	44b630 <npth_sleep@plt+0x445948>
    fdcc:	blvs	fe04bee0 <npth_sleep@plt+0xfe0461f8>
    fdd0:	ldm	r8, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    fdd4:	strbmi	lr, [r0], -r9, ror #14
    fdd8:	ldm	r4, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    fddc:	svclt	0x0000e5ec
    fde0:	strdeq	pc, [r3], -r8
    fde4:	muleq	r0, ip, r5
    fde8:	andeq	pc, r3, r4, ror #1
    fdec:	andeq	r3, r2, r4, lsr #12
    fdf0:	andeq	lr, r3, r2, ror #31
    fdf4:	andeq	r0, r0, r4, ror #11
    fdf8:			; <UNDEFINED> instruction: 0x000234b0
    fdfc:	andeq	r7, r2, r4, lsl #4
    fe00:	muleq	r2, sl, r4
    fe04:			; <UNDEFINED> instruction: 0xffffdf41
    fe08:	andeq	r3, r2, r8, lsl #9
    fe0c:	andeq	r7, r2, r4, rrx
    fe10:	andeq	r6, r2, ip, asr #24
    fe14:	andeq	r6, r2, ip, lsr #23
    fe18:	andeq	r7, r2, ip, lsl r0
    fe1c:	andeq	r6, r2, r0, ror #30
    fe20:	svcmi	0x00f0e92d
    fe24:	ldcmi	6, cr4, [r5, #16]
    fe28:	ldmmi	r5, {r0, r1, r3, r4, r7, ip, sp, pc}
    fe2c:	ldrbtmi	r4, [sp], #-1567	; 0xfffff9e1
    fe30:	bls	94a5ac <npth_sleep@plt+0x9448c4>
    fe34:	stmdapl	r8!, {r0, r1, r4, r7, r8, r9, fp, lr}
    fe38:	ldrbtmi	r2, [fp], #-1280	; 0xfffffb00
    fe3c:	andsls	r6, r9, r0, lsl #16
    fe40:	andeq	pc, r0, pc, asr #32
    fe44:	andpl	pc, r0, r9, asr #17
    fe48:	andpl	pc, r0, sl, asr #17
    fe4c:	ldrdeq	pc, [r8], r4
    fe50:	stmib	sp, {r0, r2, r9, ip, pc}^
    fe54:	movwls	r5, #25865	; 0x6509
    fe58:	rsble	r2, r7, r0, lsl #16
    fe5c:			; <UNDEFINED> instruction: 0xf104ae0e
    fe60:			; <UNDEFINED> instruction: 0x46880b74
    fe64:			; <UNDEFINED> instruction: 0x46322114
    fe68:			; <UNDEFINED> instruction: 0xf0174658
    fe6c:	ldrtmi	pc, [r0], -sp, lsr #23	; <UNPREDICTABLE>
    fe70:	bl	13cde4c <npth_sleep@plt+0x13c8164>
    fe74:	svclt	0x00182828
    fe78:	andsle	sl, lr, ip, lsl #26
    fe7c:	ldrbmi	r4, [r9], -sl, lsr #12
    fe80:			; <UNDEFINED> instruction: 0xf0044620
    fe84:	strmi	pc, [r5], -r7, ror #23
    fe88:	subsle	r2, r4, r0, lsl #16
    fe8c:	strcs	r9, [r0], #-2058	; 0xfffff7f6
    fe90:	ldmda	r8!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    fe94:			; <UNDEFINED> instruction: 0xf7f54620
    fe98:	stmdals	r9, {r2, r4, r5, r6, r7, r8, fp, sp, lr, pc}
    fe9c:	svc	0x00eaf7f4
    fea0:	blmi	1de288c <npth_sleep@plt+0x1ddcba4>
    fea4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    fea8:	blls	669f18 <npth_sleep@plt+0x664230>
    feac:			; <UNDEFINED> instruction: 0xf040405a
    feb0:	strtmi	r8, [r8], -r0, ror #1
    feb4:	pop	{r0, r1, r3, r4, ip, sp, pc}
    feb8:	qsub8mi	r8, r9, r0
    febc:			; <UNDEFINED> instruction: 0xf7fda80b
    fec0:	vstrge	d15, [ip, #-860]	; 0xfffffca4
    fec4:	stmdacs	r0, {r0, r1, r9, sl, lr}
    fec8:			; <UNDEFINED> instruction: 0x4631d1d8
    fecc:	andls	r4, r7, sl, lsr #12
    fed0:	stmdals	fp, {r0, r2, r3, r9, sl, fp, sp, pc}
    fed4:			; <UNDEFINED> instruction: 0xf7fd9600
    fed8:	bls	34f7ac <npth_sleep@plt+0x349ac4>
    fedc:	movweq	lr, #10832	; 0x2a50
    fee0:	cmnle	r8, fp, lsl #16
    fee4:			; <UNDEFINED> instruction: 0xf7fdb108
    fee8:	blls	38f764 <npth_sleep@plt+0x389a7c>
    feec:	bicle	r2, r5, r0, lsl #22
    fef0:	movwcs	r4, #6502	; 0x1966
    fef4:	ldrbtmi	r6, [r9], #-2464	; 0xfffff660
    fef8:	addcc	pc, ip, r4, asr #17
    fefc:			; <UNDEFINED> instruction: 0xffecf00e
    ff00:	stmdbmi	r3!, {r0, r2, r8, r9, fp, ip, pc}^
    ff04:	ldrbtmi	r9, [r9], #-1795	; 0xfffff8fd
    ff08:	tstls	r1, r2, lsl #6
    ff0c:	tstcs	r0, r9, lsl #22
    ff10:	andcs	r4, r4, r2, lsl #12
    ff14:	strtmi	r9, [r0], -r0
    ff18:			; <UNDEFINED> instruction: 0xf930f005
    ff1c:			; <UNDEFINED> instruction: 0xf8c42300
    ff20:	strmi	r3, [r5], -ip, lsl #1
    ff24:	ldrmi	fp, [ip], -r0, asr #3
    ff28:	ldr	r9, [r1, sl, lsl #16]!
    ff2c:			; <UNDEFINED> instruction: 0x46042511
    ff30:	strmi	pc, [r0, #-704]	; 0xfffffd40
    ff34:	stmdbls	r6, {r2, r3, r5, r7, r8, r9, sl, sp, lr, pc}
    ff38:	blmi	15bb774 <npth_sleep@plt+0x15b5a8c>
    ff3c:	ldrtmi	r9, [r2], -ip, lsl #16
    ff40:			; <UNDEFINED> instruction: 0xf8d358cb
    ff44:			; <UNDEFINED> instruction: 0xf01d109c
    ff48:	strmi	pc, [r5], -sp, lsr #17
    ff4c:	eorsle	r2, r7, r0, lsl #16
    ff50:			; <UNDEFINED> instruction: 0xf7f4980c
    ff54:			; <UNDEFINED> instruction: 0xe799ef90
    ff58:	ldrbtmi	r4, [r9], #-2383	; 0xfffff6b1
    ff5c:	bl	a4df38 <npth_sleep@plt+0xa48250>
    ff60:	stmdacs	r0, {r2, r9, sl, lr}
    ff64:			; <UNDEFINED> instruction: 0xf8d8d07b
    ff68:	strmi	r1, [r8], -r0
    ff6c:			; <UNDEFINED> instruction: 0xf7f59105
    ff70:	stmdbls	r5, {r4, r6, r7, r9, fp, sp, lr, pc}
    ff74:	strtmi	r4, [r0], -r2, lsl #12
    ff78:			; <UNDEFINED> instruction: 0xf94af7fe
    ff7c:	stmdacs	r0, {r0, r2, r9, sl, lr}
    ff80:			; <UNDEFINED> instruction: 0xf8d8d1d2
    ff84:	strbmi	r3, [r0], -r0, lsr #32
    ff88:	strtmi	r9, [r1], -r9, lsl #20
    ff8c:			; <UNDEFINED> instruction: 0x46054798
    ff90:	bicle	r2, r9, r0, lsl #16
    ff94:	ldrtmi	sl, [r2], -sl, lsl #18
    ff98:			; <UNDEFINED> instruction: 0xf7f54620
    ff9c:	strmi	lr, [r5], -sl, asr #17
    ffa0:	bicle	r2, r1, r0, lsl #16
    ffa4:	strmi	r9, [r4], -sl, lsl #18
    ffa8:	andls	r9, sl, sp, lsl #22
    ffac:	andne	pc, r0, r9, asr #17
    ffb0:	andcc	pc, r0, sl, asr #17
    ffb4:	blls	209d6c <npth_sleep@plt+0x204084>
    ffb8:	stmdacs	r0, {r0, r2, r3, r8, r9, ip, pc}
    ffbc:			; <UNDEFINED> instruction: 0xe797d193
    ffc0:			; <UNDEFINED> instruction: 0x46024936
    ffc4:	ldrbtmi	r9, [r9], #-2060	; 0xfffff7f4
    ffc8:	stmdb	r2, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ffcc:	stmdacs	r0, {r0, r2, r9, sl, lr}
    ffd0:	tstcs	r1, r7, lsr r0
    ffd4:	bl	ff64dfb0 <npth_sleep@plt+0xff6482c8>
    ffd8:	strtmi	r4, [r8], -r3, lsl #12
    ffdc:			; <UNDEFINED> instruction: 0xf7f4461d
    ffe0:	stmdals	ip, {r1, r3, r6, r8, r9, sl, fp, sp, lr, pc}
    ffe4:	svc	0x0046f7f4
    ffe8:	stmibvs	r0!, {r0, r2, r3, r5, r8, fp, lr}
    ffec:			; <UNDEFINED> instruction: 0xf00e4479
    fff0:	stmdbls	sp, {r0, r1, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    fff4:	stccs	6, cr4, [r0, #-168]	; 0xffffff58
    fff8:			; <UNDEFINED> instruction: 0xf018d03d
    fffc:	pkhtbmi	pc, r3, r3, asr #19	; <UNPREDICTABLE>
   10000:			; <UNDEFINED> instruction: 0xf7f4980d
   10004:	strtmi	lr, [r8], -r0, asr #31
   10008:	svc	0x00bcf7f4
   1000c:	stmibvs	r0!, {r0, r2, r5, r8, fp, lr}
   10010:			; <UNDEFINED> instruction: 0xf00e4479
   10014:	stmdbmi	r4!, {r0, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   10018:	andls	r4, r6, r9, ror r4
   1001c:			; <UNDEFINED> instruction: 0xf00e69a0
   10020:	bls	1cfd94 <npth_sleep@plt+0x1ca0ac>
   10024:			; <UNDEFINED> instruction: 0x46034659
   10028:	andls	r2, r0, r0
   1002c:			; <UNDEFINED> instruction: 0xf0024620
   10030:	strmi	pc, [r5], -sp, lsl #19
   10034:			; <UNDEFINED> instruction: 0xf7f44658
   10038:	stccs	15, cr14, [r0, #-664]	; 0xfffffd68
   1003c:	svcge	0x0058f43f
   10040:			; <UNDEFINED> instruction: 0xf7f4e724
   10044:	stmdals	ip, {r3, r4, r8, r9, sl, fp, sp, lr, pc}
   10048:	svc	0x0014f7f4
   1004c:	stmibvs	r0!, {r0, r1, r2, r4, r8, fp, lr}
   10050:			; <UNDEFINED> instruction: 0xf00e4479
   10054:	bmi	5cfd60 <npth_sleep@plt+0x5ca078>
   10058:	ldrbtmi	r9, [sl], #-2317	; 0xfffff6f3
   1005c:			; <UNDEFINED> instruction: 0xf7f5e7cd
   10060:			; <UNDEFINED> instruction: 0x4605ea90
   10064:			; <UNDEFINED> instruction: 0xf43f2800
   10068:	stmdals	sl, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, sp, pc}
   1006c:	strmi	pc, [r0, #-704]	; 0xfffffd40
   10070:			; <UNDEFINED> instruction: 0xf7f4e70e
   10074:	bmi	40bfac <npth_sleep@plt+0x4062c4>
   10078:			; <UNDEFINED> instruction: 0xe7be447a
   1007c:	andeq	lr, r3, r2, ror #23
   10080:	muleq	r0, ip, r5
   10084:	ldrdeq	lr, [r3], -r6
   10088:	andeq	lr, r3, ip, ror #22
   1008c:	andeq	r6, r2, lr, asr pc
   10090:			; <UNDEFINED> instruction: 0xffffdcf7
   10094:	andeq	r0, r0, r4, ror #11
   10098:	andeq	r6, r2, sl, lsl fp
   1009c:	ldrdeq	r6, [r2], -r6	; <UNPREDICTABLE>
   100a0:	andeq	r6, r2, r0, lsl lr
   100a4:	andeq	r6, r2, r4, lsl #29
   100a8:	andeq	r6, r2, r4, lsl #29
   100ac:	andeq	r6, r2, ip, lsr #27
   100b0:			; <UNDEFINED> instruction: 0x000268be
   100b4:	andeq	r6, r2, r0, lsr #17
   100b8:	svcmi	0x00f0e92d
   100bc:			; <UNDEFINED> instruction: 0xf8df2400
   100c0:	adclt	lr, pc, ip, lsl #4
   100c4:	andgt	pc, r8, #14614528	; 0xdf0000
   100c8:	ldrbtmi	sl, [lr], #2822	; 0xb06
   100cc:	strmi	r4, [r6], -pc, lsl #12
   100d0:			; <UNDEFINED> instruction: 0xf85e4615
   100d4:	strmi	ip, [r8], -ip
   100d8:	strtmi	sl, [r1], -r5, lsl #20
   100dc:	ldrdgt	pc, [r0], -ip
   100e0:	adcsgt	pc, r4, sp, asr #17
   100e4:	stceq	0, cr15, [r0], {79}	; 0x4f
   100e8:	strmi	lr, [r4], #-2509	; 0xfffff633
   100ec:	strmi	lr, [r7], #-2509	; 0xfffff633
   100f0:	mrc2	7, 3, pc, cr2, cr13, {7}
   100f4:	cmnlt	r0, #4, 12	; 0x400000
   100f8:			; <UNDEFINED> instruction: 0xf7f54620
   100fc:	andls	lr, r3, r4, ror ip
   10100:			; <UNDEFINED> instruction: 0xf7f54620
   10104:	stmdbls	r3, {r1, r3, r4, r6, r7, r8, fp, sp, lr, pc}
   10108:	ldmdami	r2!, {r1, r9, sl, lr}^
   1010c:			; <UNDEFINED> instruction: 0xf0134478
   10110:	strtmi	pc, [r9], -r5, ror #21
   10114:			; <UNDEFINED> instruction: 0xf7f52005
   10118:	andcc	lr, r1, r8, lsr #17
   1011c:	strcs	fp, [r0], #-3864	; 0xfffff0e8
   10120:	addhi	pc, sp, r0
   10124:			; <UNDEFINED> instruction: 0xf7f49804
   10128:	stmdals	r5, {r1, r2, r5, r7, r9, sl, fp, sp, lr, pc}
   1012c:	svc	0x002af7f4
   10130:			; <UNDEFINED> instruction: 0xf7f49807
   10134:	stmdals	r8, {r3, r5, r8, r9, sl, fp, sp, lr, pc}
   10138:	ldc	7, cr15, [r0], {245}	; 0xf5
   1013c:	blmi	1922adc <npth_sleep@plt+0x191cdf4>
   10140:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   10144:	blls	b6a1b4 <npth_sleep@plt+0xb644cc>
   10148:			; <UNDEFINED> instruction: 0xf040405a
   1014c:			; <UNDEFINED> instruction: 0x462080bd
   10150:	pop	{r0, r1, r2, r3, r5, ip, sp, pc}
   10154:			; <UNDEFINED> instruction: 0xf10d8ff0
   10158:	stmdbls	r6, {r2, r3, r5, fp}
   1015c:	bge	136178 <npth_sleep@plt+0x130490>
   10160:			; <UNDEFINED> instruction: 0xf7ff4643
   10164:	strmi	pc, [r4], -pc, lsr #22
   10168:	bicle	r2, r5, r0, lsl #16
   1016c:	blge	261978 <npth_sleep@plt+0x25bc90>
   10170:	ldrtmi	sl, [r8], -r7, lsl #20
   10174:	mrc2	7, 1, pc, cr0, cr13, {7}
   10178:	stmdacs	r0, {r2, r9, sl, lr}
   1017c:			; <UNDEFINED> instruction: 0xf10dd1bc
   10180:	ldrtmi	r0, [r8], -r8, lsr #20
   10184:			; <UNDEFINED> instruction: 0xf7fd4651
   10188:			; <UNDEFINED> instruction: 0x4604fd77
   1018c:			; <UNDEFINED> instruction: 0xd1b32800
   10190:			; <UNDEFINED> instruction: 0xf8dd9b0d
   10194:	blcs	7423c <npth_sleep@plt+0x6e554>
   10198:	strtcs	sp, [lr], #91	; 0x5b
   1019c:	strmi	pc, [r0], #-704	; 0xfffffd40
   101a0:	svceq	0x0000f1b9
   101a4:			; <UNDEFINED> instruction: 0xf8ddd1a8
   101a8:	svcge	0x0018b058
   101ac:			; <UNDEFINED> instruction: 0xf8969b17
   101b0:			; <UNDEFINED> instruction: 0xf1bb2070
   101b4:			; <UNDEFINED> instruction: 0xf0030f00
   101b8:	stmdals	r4, {r0, r8, r9}
   101bc:	mvnscc	pc, #-1073741824	; 0xc0000000
   101c0:			; <UNDEFINED> instruction: 0xf04fbf08
   101c4:	vqrdmulh.s32	d16, d3, d2
   101c8:	ldrtmi	r0, [r9], -r0, lsl #4
   101cc:	rsbscs	pc, r0, r6, lsl #17
   101d0:	eorlt	pc, r8, r6, asr #17
   101d4:			; <UNDEFINED> instruction: 0xff88f7fd
   101d8:	stmdacs	r0, {r2, r9, sl, lr}
   101dc:	ldrtmi	sp, [ip], ip, lsl #3
   101e0:	ldm	ip!, {r0, r8, r9, sl, sp}
   101e4:			; <UNDEFINED> instruction: 0xf8c6000f
   101e8:			; <UNDEFINED> instruction: 0xf8c67088
   101ec:	blls	5dc3f4 <npth_sleep@plt+0x5d670c>
   101f0:			; <UNDEFINED> instruction: 0xf8dc6770
   101f4:	ldrbvs	r0, [r2, r0]!
   101f8:	sbfxvs	r0, sl, #14, #18
   101fc:	addeq	pc, r4, r6, asr #17
   10200:			; <UNDEFINED> instruction: 0xf8c6bf48
   10204:	ldrle	r9, [r9, #-108]!	; 0xffffff94
   10208:	blls	27aa30 <npth_sleep@plt+0x274d48>
   1020c:	strbmi	r9, [r1], -r0, lsl #4
   10210:	ldrtmi	r9, [r0], -r7, lsl #20
   10214:	andge	pc, r4, sp, asr #17
   10218:	mcr2	7, 0, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
   1021c:	stccs	6, cr4, [r0], {4}
   10220:	svcge	0x006af47f
   10224:	andcs	r4, lr, r9, lsr #12
   10228:	ldmda	lr, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1022c:	andle	r3, sl, r1
   10230:	strtmi	r9, [r8], -sl, lsl #20
   10234:			; <UNDEFINED> instruction: 0xf7fd9908
   10238:	strmi	pc, [r4], -fp, ror #31
   1023c:			; <UNDEFINED> instruction: 0xf7fde772
   10240:			; <UNDEFINED> instruction: 0x4604fe93
   10244:			; <UNDEFINED> instruction: 0xf7fde76e
   10248:	strmi	pc, [r4], -pc, lsl #29
   1024c:	rscle	r2, pc, r0, lsl #16
   10250:			; <UNDEFINED> instruction: 0xf019e768
   10254:	andle	r0, r6, r4, lsl #30
   10258:			; <UNDEFINED> instruction: 0xf0294b20
   1025c:	andcs	r0, sl, #4, 18	; 0x10000
   10260:	ldrbtmi	r9, [fp], #-534	; 0xfffffdea
   10264:			; <UNDEFINED> instruction: 0xf019930b
   10268:	addsle	r0, r6, r2, lsl #30
   1026c:	andcs	r4, r8, #28, 22	; 0x7000
   10270:	stmdbeq	r2, {r0, r3, r5, ip, sp, lr, pc}
   10274:	ldrbtmi	r9, [fp], #-534	; 0xfffffdea
   10278:	str	r9, [lr, fp, lsl #6]
   1027c:			; <UNDEFINED> instruction: 0xf7f44658
   10280:	strmi	lr, [r7], -r8, lsr #26
   10284:	ldrtcs	fp, [pc], #-2328	; 1028c <npth_sleep@plt+0xa5a4>
   10288:	strmi	pc, [r0], #-704	; 0xfffffd40
   1028c:	blls	289f64 <npth_sleep@plt+0x28427c>
   10290:	bls	1fa70c <npth_sleep@plt+0x1f4a24>
   10294:	tstls	r3, r8, asr r6
   10298:	b	fface274 <npth_sleep@plt+0xffac858c>
   1029c:			; <UNDEFINED> instruction: 0xf1069903
   102a0:	ldrtmi	r0, [sl], -ip, lsr #32
   102a4:	mcr	7, 0, pc, cr10, cr4, {7}	; <UNPREDICTABLE>
   102a8:	usatvs	r9, #23, r7, lsl #22
   102ac:	strtle	r0, [fp], #1883	; 0x75b
   102b0:	strtmi	sl, [r2], -r8, lsl #22
   102b4:	strbmi	r9, [r1], -r0, lsl #6
   102b8:	ldrtmi	r4, [r0], -r3, lsr #12
   102bc:	andge	pc, r4, sp, asr #17
   102c0:	stc2	7, cr15, [lr, #1020]!	; 0x3fc
   102c4:	str	r4, [sl, r4, lsl #12]!
   102c8:	mcr	7, 5, pc, cr0, cr4, {7}	; <UNPREDICTABLE>
   102cc:	andeq	lr, r3, r6, asr #18
   102d0:	muleq	r0, ip, r5
   102d4:			; <UNDEFINED> instruction: 0x00026db8
   102d8:	ldrdeq	lr, [r3], -r0
   102dc:	andeq	r6, r2, r2, asr #24
   102e0:	andeq	r6, r2, lr, lsr ip
   102e4:	tstcs	r0, pc, lsl #20
   102e8:	ldrbtmi	r4, [sl], #-2831	; 0xfffff4f1
   102ec:	addlt	fp, r3, r0, lsl #10
   102f0:			; <UNDEFINED> instruction: 0x466858d3
   102f4:	movwls	r6, #6171	; 0x181b
   102f8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   102fc:			; <UNDEFINED> instruction: 0xf9b8f7fd
   10300:	stmdals	r0, {r3, r4, r6, r8, fp, ip, sp, pc}
   10304:	blmi	222b30 <npth_sleep@plt+0x21ce48>
   10308:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1030c:	blls	6a37c <npth_sleep@plt+0x64694>
   10310:	qaddle	r4, sl, r4
   10314:			; <UNDEFINED> instruction: 0xf85db003
   10318:	andcs	pc, r0, r4, lsl #22
   1031c:			; <UNDEFINED> instruction: 0xf7f4e7f2
   10320:	svclt	0x0000ee76
   10324:	andeq	lr, r3, r6, lsr #14
   10328:	muleq	r0, ip, r5
   1032c:	andeq	lr, r3, r8, lsl #14
   10330:			; <UNDEFINED> instruction: 0xf7fdb108
   10334:			; <UNDEFINED> instruction: 0x4770bbf7
   10338:	mvnsmi	lr, sp, lsr #18
   1033c:	strmi	r4, [pc], -r5, lsl #12
   10340:			; <UNDEFINED> instruction: 0x461e4690
   10344:	stmiavs	r8!, {r0, sp, lr, pc}^
   10348:	strtmi	fp, [r8], -r0, asr #18
   1034c:	blx	9ce348 <npth_sleep@plt+0x9c8660>
   10350:	stmdacs	r0, {r2, r9, sl, lr}
   10354:			; <UNDEFINED> instruction: 0x4620d0f7
   10358:	ldrhhi	lr, [r0, #141]!	; 0x8d
   1035c:			; <UNDEFINED> instruction: 0xf105b127
   10360:			; <UNDEFINED> instruction: 0x4638011c
   10364:	svc	0x0068f7f4
   10368:	svceq	0x0000f1b8
   1036c:	stmdbvs	fp!, {r1, ip, lr, pc}
   10370:	andcc	pc, r0, r8, asr #17
   10374:	stmdbvs	fp!, {r1, r2, r3, r8, ip, sp, pc}^
   10378:	blls	1a844c <npth_sleep@plt+0x1a2764>
   1037c:	rscle	r2, sl, r0, lsl #22
   10380:	strtmi	r6, [r0], -fp, lsr #19
   10384:	andsvs	r9, r3, r6, lsl #20
   10388:	ldrhhi	lr, [r0, #141]!	; 0x8d
   1038c:	strdlt	fp, [pc], r0
   10390:			; <UNDEFINED> instruction: 0xf1014d1d
   10394:	ldcmi	6, cr0, [sp], {39}	; 0x27
   10398:	svcls	0x0014447d
   1039c:			; <UNDEFINED> instruction: 0xf10d592c
   103a0:	stmdavs	r4!, {r0, r1, r2, r8, sl}
   103a4:			; <UNDEFINED> instruction: 0xf04f940d
   103a8:	cdpne	4, 4, cr0, cr12, cr0, {0}
   103ac:	stmdbcs	r0!, {r0, r1, r2, sp, lr, pc}^
   103b0:			; <UNDEFINED> instruction: 0xf001bf88
   103b4:	adcsmi	r0, r4, #-1073741769	; 0xc0000037
   103b8:	svcne	0x0001f805
   103bc:			; <UNDEFINED> instruction: 0xf814d010
   103c0:	stmdbcs	r0, {r0, r8, r9, sl, fp, ip}
   103c4:	strdcs	sp, [fp], r3
   103c8:	andmi	pc, r0, r0, asr #5
   103cc:	blmi	3e2c14 <npth_sleep@plt+0x3dcf2c>
   103d0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   103d4:	blls	36a444 <npth_sleep@plt+0x36475c>
   103d8:	tstle	r2, sl, asr r0
   103dc:	ldcllt	0, cr11, [r0, #60]!	; 0x3c
   103e0:	strls	sl, [r0, -r2, lsl #18]
   103e4:			; <UNDEFINED> instruction: 0xf88d2400
   103e8:			; <UNDEFINED> instruction: 0xf7fd4030
   103ec:	tstcs	fp, #173056	; 0x2a400	; <UNPREDICTABLE>
   103f0:	movwmi	pc, #704	; 0x2c0	; <UNPREDICTABLE>
   103f4:	rscsvc	pc, pc, #70254592	; 0x4300000
   103f8:	addsmi	fp, r1, #268435464	; 0x10000008
   103fc:	ldrmi	fp, [r8], -r8, lsl #30
   10400:			; <UNDEFINED> instruction: 0xf7f4e7e4
   10404:	svclt	0x0000ee04
   10408:	andeq	lr, r3, r8, ror r6
   1040c:	muleq	r0, ip, r5
   10410:	andeq	lr, r3, r0, asr #12
   10414:	svcmi	0x00f0e92d
   10418:	stc	6, cr4, [sp, #-52]!	; 0xffffffcc
   1041c:	bmi	ffb3302c <npth_sleep@plt+0xffb2d344>
   10420:	ldrbtmi	r4, [sl], #-3052	; 0xfffff414
   10424:	movshi	pc, #14614528	; 0xdf0000
   10428:	ldmpl	r3, {r0, r1, r2, r3, r7, ip, sp, pc}^
   1042c:	ldmdavs	fp, {r3, r4, r5, r6, r7, sl, lr}
   10430:			; <UNDEFINED> instruction: 0xf04f930d
   10434:	andls	r0, r4, r0, lsl #6
   10438:	blx	fface420 <npth_sleep@plt+0xffac8738>
   1043c:	bmi	ff9fc9e4 <npth_sleep@plt+0xff9f6cfc>
   10440:	ldrbtmi	r4, [sl], #-3044	; 0xfffff41c
   10444:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   10448:	subsmi	r9, sl, sp, lsl #22
   1044c:			; <UNDEFINED> instruction: 0x81bdf040
   10450:	ldc	0, cr11, [sp], #60	; 0x3c
   10454:	pop	{r1, r8, r9, fp, pc}
   10458:			; <UNDEFINED> instruction: 0xf10d8ff0
   1045c:			; <UNDEFINED> instruction: 0xf10d0928
   10460:	strmi	r0, [r4], -r4, lsr #20
   10464:			; <UNDEFINED> instruction: 0x464b2211
   10468:	strtmi	r2, [r8], -r1, lsl #2
   1046c:	andge	pc, r0, sp, asr #17
   10470:	strls	r2, [r9], -ip, lsl #12
   10474:	mcr	7, 5, pc, cr10, cr4, {7}	; <UNPREDICTABLE>
   10478:			; <UNDEFINED> instruction: 0x9c0ab900
   1047c:	strtmi	r9, [r8], -r4, lsl #22
   10480:	ldrsbvs	r4, [ip, #151]	; 0x97
   10484:			; <UNDEFINED> instruction: 0xf7f44479
   10488:	strmi	lr, [r5], -r8, asr #30
   1048c:			; <UNDEFINED> instruction: 0xf0002800
   10490:	movwcs	r8, #359	; 0x167
   10494:	ldrmi	r2, [r9], -r2, lsl #4
   10498:	mrc	7, 7, APSR_nzcv, cr8, cr4, {7}
   1049c:			; <UNDEFINED> instruction: 0xf0402800
   104a0:	bmi	ff430a78 <npth_sleep@plt+0xff42ad90>
   104a4:	ldrbtmi	r4, [sl], #-3024	; 0xfffff430
   104a8:	mcr	4, 0, r4, cr8, cr11, {3}
   104ac:			; <UNDEFINED> instruction: 0xf5032a10
   104b0:	movwls	r7, #21276	; 0x531c
   104b4:	ldrbmi	r4, [r2], -fp, asr #12
   104b8:	strtmi	r2, [r8], -r1, lsl #2
   104bc:	strls	r2, [r9], #-1024	; 0xfffffc00
   104c0:	stc2	7, cr15, [sl], {253}	; 0xfd
   104c4:	bllt	21ce8 <npth_sleep@plt+0x1c000>
   104c8:	stmdbls	sl, {r3, r6, r7, r8, r9, fp, lr}
   104cc:	andlt	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   104d0:	ldrdcc	pc, [r4], -fp
   104d4:	mcrrle	11, 0, r2, r2, cr1
   104d8:	strcs	fp, [r0], #-2873	; 0xfffff4c7
   104dc:	tstcs	r1, r6, lsr #12
   104e0:			; <UNDEFINED> instruction: 0xf7fd4628
   104e4:	stmdacs	r0, {r0, r5, r6, r9, sl, fp, ip, sp, lr, pc}
   104e8:	ldrtmi	sp, [r0], -pc, asr #32
   104ec:	mcr	7, 6, pc, cr8, cr4, {7}	; <UNPREDICTABLE>
   104f0:			; <UNDEFINED> instruction: 0xf7f44620
   104f4:	stmdals	r9, {r1, r2, r6, r7, r9, sl, fp, sp, lr, pc}
   104f8:	stcl	7, cr15, [r4, #-976]	; 0xfffffc30
   104fc:			; <UNDEFINED> instruction: 0xf00d9804
   10500:			; <UNDEFINED> instruction: 0x4628fa1b
   10504:	mrc	7, 5, APSR_nzcv, cr12, cr4, {7}
   10508:	pkhbtmi	lr, r3, r9, lsl #15
   1050c:	strtmi	r4, [r8], -r6, lsr #12
   10510:	mcr	7, 2, pc, cr10, cr4, {7}	; <UNPREDICTABLE>
   10514:	rscle	r2, r8, r0, lsl #16
   10518:			; <UNDEFINED> instruction: 0xf7f54658
   1051c:	strmi	lr, [r1], -r4, ror #20
   10520:	ldrbtmi	r4, [r8], #-2227	; 0xfffff74d
   10524:			; <UNDEFINED> instruction: 0xf8daf013
   10528:	stmdbls	r9, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   1052c:	blmi	fec58d60 <npth_sleep@plt+0xfec53078>
   10530:	stmdavc	r9, {r0, r1, r3, r4, r5, r6, sl, lr}
   10534:	tstvc	ip, #12582912	; 0xc00000	; <UNPREDICTABLE>
   10538:			; <UNDEFINED> instruction: 0xf813e001
   1053c:	addsmi	r2, r1, #16, 30	; 0x40
   10540:	smladxcc	r1, fp, r0, sp
   10544:	mvnsle	r2, r8, lsl #30
   10548:	ldrdcc	pc, [r4], -fp
   1054c:	sbcle	r2, r4, r0, lsl #22
   10550:	strcs	r4, [r0], #-2217	; 0xfffff757
   10554:	ldrbtmi	r4, [r8], #-1574	; 0xfffff9da
   10558:			; <UNDEFINED> instruction: 0xf88ef013
   1055c:	stmiami	r7!, {r0, r1, r2, sp, lr, pc}
   10560:			; <UNDEFINED> instruction: 0xf0134478
   10564:	stcls	8, cr15, [sl], {137}	; 0x89
   10568:	stccs	6, cr4, [r0], {38}	; 0x26
   1056c:			; <UNDEFINED> instruction: 0xf8dbd1dd
   10570:	blcs	5c588 <npth_sleep@plt+0x568a0>
   10574:	mrc	13, 0, sp, cr8, cr3, {5}
   10578:			; <UNDEFINED> instruction: 0xf0130a10
   1057c:	tstcs	r1, sp, ror r8	; <UNPREDICTABLE>
   10580:			; <UNDEFINED> instruction: 0xf7fd4628
   10584:	stmdacs	r0, {r0, r4, r9, sl, fp, ip, sp, lr, pc}
   10588:	strtmi	sp, [r9], -pc, lsr #3
   1058c:			; <UNDEFINED> instruction: 0xf7f42005
   10590:	andcc	lr, r1, ip, ror #28
   10594:			; <UNDEFINED> instruction: 0x4630d07f
   10598:	mrc	7, 3, APSR_nzcv, cr2, cr4, {7}
   1059c:			; <UNDEFINED> instruction: 0xf7f44620
   105a0:	stmdals	r9, {r4, r5, r6, r9, sl, fp, sp, lr, pc}
   105a4:	stcl	7, cr15, [lr], #976	; 0x3d0
   105a8:			; <UNDEFINED> instruction: 0xf7f54628
   105ac:	mcrrne	8, 14, lr, r3, cr2
   105b0:	strtmi	sp, [r9], -r4, lsr #1
   105b4:	b	fedce590 <npth_sleep@plt+0xfedc88a8>
   105b8:	bls	18a3b0 <npth_sleep@plt+0x1846c8>
   105bc:	movwls	r0, #28987	; 0x713b
   105c0:	movwls	r1, #26835	; 0x68d3
   105c4:	bcs	2a934 <npth_sleep@plt+0x24c4c>
   105c8:	stcmi	0, cr13, [sp], {118}	; 0x76
   105cc:	stmmi	sp, {r9, sp}
   105d0:	blmi	fe361e1c <npth_sleep@plt+0xfe35c134>
   105d4:	andls	r4, r2, r8, ror r4
   105d8:	andmi	pc, r4, r8, asr r8	; <UNPREDICTABLE>
   105dc:			; <UNDEFINED> instruction: 0x4610447b
   105e0:	movwcs	r9, #4864	; 0x1300
   105e4:			; <UNDEFINED> instruction: 0xf7f59401
   105e8:	strmi	lr, [r6], -r8, ror #22
   105ec:	rsbsle	r2, r6, r0, lsl #28
   105f0:	andcs	r2, r2, #0, 6
   105f4:			; <UNDEFINED> instruction: 0x46304619
   105f8:	mcr	7, 2, pc, cr8, cr4, {7}	; <UNPREDICTABLE>
   105fc:	stmdacs	r0, {r2, r9, sl, lr}
   10600:	adchi	pc, r1, r0, asr #32
   10604:	ldrtmi	r9, [r0], -sl, lsl #20
   10608:	bcc	76a34 <npth_sleep@plt+0x70d4c>
   1060c:			; <UNDEFINED> instruction: 0xf7fd3101
   10610:			; <UNDEFINED> instruction: 0x4607fd7d
   10614:			; <UNDEFINED> instruction: 0xf0402800
   10618:			; <UNDEFINED> instruction: 0x46308094
   1061c:	b	17ce5f8 <npth_sleep@plt+0x17c8910>
   10620:			; <UNDEFINED> instruction: 0x4638497a
   10624:			; <UNDEFINED> instruction: 0xf7f44479
   10628:	strmi	lr, [r4], -r4, asr #31
   1062c:			; <UNDEFINED> instruction: 0xf0002800
   10630:			; <UNDEFINED> instruction: 0xf8db80c3
   10634:	blcs	1c64c <npth_sleep@plt+0x16964>
   10638:	adcshi	pc, r4, r0, asr #32
   1063c:	strtmi	r9, [r2], -r6, lsl #22
   10640:	ldrtmi	r9, [r1], -r4, lsl #16
   10644:			; <UNDEFINED> instruction: 0x4798685b
   10648:	ldrdcc	pc, [r4], -fp
   1064c:	blcs	21e70 <npth_sleep@plt+0x1c188>
   10650:	addhi	pc, r3, r0
   10654:	bls	1f7274 <npth_sleep@plt+0x1f158c>
   10658:	blls	16a8c4 <npth_sleep@plt+0x164bdc>
   1065c:	stmdacs	r0, {r1, r3, r4, r7, sl, fp, ip, lr}
   10660:	stmib	sp, {r1, r6, ip, lr, pc}^
   10664:			; <UNDEFINED> instruction: 0xf7f52106
   10668:	ldmib	sp, {r1, r2, r3, r4, r5, r7, r8, fp, sp, lr, pc}^
   1066c:	strmi	r2, [r3], -r6, lsl #2
   10670:	ldrbtmi	r4, [r8], #-2151	; 0xfffff799
   10674:			; <UNDEFINED> instruction: 0xf800f013
   10678:			; <UNDEFINED> instruction: 0xf7f44628
   1067c:	stmdacs	r0, {r1, r2, r4, r7, r8, sl, fp, sp, lr, pc}
   10680:	svcge	0x0075f43f
   10684:			; <UNDEFINED> instruction: 0xf7f54638
   10688:	strmi	lr, [r1], -lr, lsr #19
   1068c:	ldrbtmi	r4, [r8], #-2145	; 0xfffff79f
   10690:			; <UNDEFINED> instruction: 0xf824f013
   10694:			; <UNDEFINED> instruction: 0xf7fde76b
   10698:	strmi	pc, [r3], -r7, ror #24
   1069c:			; <UNDEFINED> instruction: 0x461e4630
   106a0:	stcl	7, cr15, [lr, #976]!	; 0x3d0
   106a4:			; <UNDEFINED> instruction: 0xf7f44620
   106a8:	stmdals	r9, {r2, r3, r5, r6, r7, r8, sl, fp, sp, lr, pc}
   106ac:	stcl	7, cr15, [sl], #-976	; 0xfffffc30
   106b0:			; <UNDEFINED> instruction: 0xf43f2e00
   106b4:			; <UNDEFINED> instruction: 0xe721af79
   106b8:	movwcs	r4, #6225	; 0x1851
   106bc:			; <UNDEFINED> instruction: 0x4e574956
   106c0:	tstls	r2, r9, ror r4
   106c4:	andmi	pc, r0, r8, asr r8	; <UNPREDICTABLE>
   106c8:			; <UNDEFINED> instruction: 0x46104611
   106cc:			; <UNDEFINED> instruction: 0xf8589401
   106d0:	strls	r4, [r0], #-6
   106d4:	b	ffc4e6b0 <npth_sleep@plt+0xffc489c8>
   106d8:	cfmadd32cs	mvax0, mvfx4, mvfx0, mvfx6
   106dc:			; <UNDEFINED> instruction: 0xf7f4d188
   106e0:	bllt	fe64c428 <npth_sleep@plt+0xfe646740>
   106e4:	smmlar	r6, r4, r6, r4
   106e8:	ldrbtmi	r4, [r8], #-2125	; 0xfffff7b3
   106ec:			; <UNDEFINED> instruction: 0xffc4f012
   106f0:			; <UNDEFINED> instruction: 0xf7f54620
   106f4:			; <UNDEFINED> instruction: 0xf8dbea7c
   106f8:	blcs	5c710 <npth_sleep@plt+0x56a28>
   106fc:	stcle	0, cr9, [r4, #-24]	; 0xffffffe8
   10700:	stmdami	r8, {r0, r9, sl, lr}^
   10704:			; <UNDEFINED> instruction: 0xf0124478
   10708:	andcs	pc, r0, #732	; 0x2dc
   1070c:	ldrmi	r4, [r1], -r0, lsr #12
   10710:	stmdb	sl, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   10714:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
   10718:	stmdbls	r6, {r1, r2, r3, r5, r7, r8, ip, lr, pc}
   1071c:			; <UNDEFINED> instruction: 0xf7fd4628
   10720:	strmi	pc, [r7], -r3, asr #26
   10724:			; <UNDEFINED> instruction: 0xd1a72800
   10728:	strtmi	r4, [r8], -r1, lsr #12
   1072c:	ldc2l	7, cr15, [r8], #1012	; 0x3f4
   10730:	ldmdblt	r0!, {r0, r1, r2, r9, sl, lr}
   10734:			; <UNDEFINED> instruction: 0xf7f44628
   10738:			; <UNDEFINED> instruction: 0x4607ecb4
   1073c:			; <UNDEFINED> instruction: 0xf43f2800
   10740:	ldrtmi	sl, [fp], sl, lsr #30
   10744:			; <UNDEFINED> instruction: 0xf7f4e6e3
   10748:			; <UNDEFINED> instruction: 0xb120ef1c
   1074c:	strcs	fp, [r0], #-640	; 0xfffffd80
   10750:	blvs	fe04c858 <npth_sleep@plt+0xfe046b70>
   10754:			; <UNDEFINED> instruction: 0x4604e6db
   10758:	stmdacs	r0, {r0, r2, r3, r4, r8, r9, sl, sp, lr, pc}
   1075c:	strb	sp, [r7, ip, lsl #3]
   10760:	svc	0x000ef7f4
   10764:	tstlt	r8, r4, lsl #12
   10768:	strmi	pc, [r0], #-704	; 0xfffffd40
   1076c:	andcs	r4, r5, #753664	; 0xb8000
   10770:	ldrbtmi	r2, [r9], #-0
   10774:	ldc	7, cr15, [r8], #-976	; 0xfffffc30
   10778:	strtmi	r4, [r0], -r5, lsl #12
   1077c:	ldmdb	r2!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   10780:	strtmi	r4, [r8], -r1, lsl #12
   10784:			; <UNDEFINED> instruction: 0xffaaf012
   10788:			; <UNDEFINED> instruction: 0xf7f4e659
   1078c:	strdlt	lr, [r8, -sl]
   10790:	andmi	pc, r0, r0, asr #5
   10794:	stmdb	r6!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   10798:	stmdami	r4!, {r0, r9, sl, lr}
   1079c:			; <UNDEFINED> instruction: 0xf0124478
   107a0:	ssat	pc, #15, sp, lsl #31	; <UNPREDICTABLE>
   107a4:	bls	1f73c0 <npth_sleep@plt+0x1f16d8>
   107a8:	ldcpl	8, cr4, [sl], {33}	; 0x21
   107ac:	blls	1a1994 <npth_sleep@plt+0x19bcac>
   107b0:			; <UNDEFINED> instruction: 0xf0126899
   107b4:	strb	pc, [r1, -r1, ror #30]	; <UNPREDICTABLE>
   107b8:	mcr	7, 7, pc, cr2, cr4, {7}	; <UNPREDICTABLE>
   107bc:			; <UNDEFINED> instruction: 0xf43f2800
   107c0:	addlt	sl, r0, #3744	; 0xea0
   107c4:	blvs	fe04c8cc <npth_sleep@plt+0xfe046be4>
   107c8:			; <UNDEFINED> instruction: 0xf7f4e6a1
   107cc:	svclt	0x0000ec20
   107d0:	andeq	lr, r3, lr, ror #11
   107d4:	muleq	r0, ip, r5
   107d8:	andeq	lr, r3, r4, ror #11
   107dc:	andeq	lr, r3, lr, asr #11
   107e0:	andeq	r6, r2, r4, ror #20
   107e4:	muleq	r2, r2, fp
   107e8:	muleq	r3, r8, lr
   107ec:	andeq	r0, r0, r4, ror #11
   107f0:	andeq	r6, r2, r2, lsr fp
   107f4:	andeq	sp, r3, r0, lsl lr
   107f8:	andeq	r6, r2, sl, lsl sl
   107fc:	andeq	r6, r2, ip, ror #19
   10800:	andeq	r0, r0, r0, lsr #11
   10804:	andeq	r6, r2, r0, lsr #9
   10808:			; <UNDEFINED> instruction: 0xffffd4fd
   1080c:	andeq	r6, r2, r0, asr r4
   10810:	andeq	r6, r2, lr, asr #18
   10814:	andeq	r6, r2, r6, asr #19
   10818:			; <UNDEFINED> instruction: 0x000263b4
   1081c:	andeq	r0, r0, r8, asr #11
   10820:	andeq	r6, r2, r2, lsl #18
   10824:	andeq	r6, r2, r0, lsl r9
   10828:	andeq	r6, r2, sl, ror r7
   1082c:	andeq	r6, r2, ip, ror r7
   10830:	andeq	r6, r2, r8, ror #15
   10834:	addlt	fp, r5, r0, lsr r5
   10838:	strcs	r4, [r0], #-3337	; 0xfffff2f7
   1083c:	strtmi	r4, [r3], -r9, lsl #18
   10840:	stmib	sp, {r0, r2, r3, r4, r5, r6, sl, lr}^
   10844:	ldrbtmi	r4, [r9], #-1026	; 0xfffffbfe
   10848:	stmdavs	r8!, {r1, r5, r9, sl, lr}
   1084c:	strmi	lr, [r0], #-2509	; 0xfffff633
   10850:	stcl	7, cr15, [r0, #-976]	; 0xfffffc30
   10854:	movwcs	r4, #5664	; 0x1620
   10858:	andlt	r6, r5, fp, rrx
   1085c:	svclt	0x0000bd30
   10860:	andeq	lr, r3, r8, ror #28
   10864:	andeq	r6, r2, r2, asr #26
   10868:	blmi	19e3208 <npth_sleep@plt+0x19dd520>
   1086c:	ldrblt	r4, [r0, #1146]!	; 0x47a
   10870:	stmdbmi	r6!, {r0, r2, r3, r9, sl, lr}^
   10874:	ldmpl	r3, {r0, r1, r2, r7, ip, sp, pc}^
   10878:	ldrbtmi	r4, [r9], #-1542	; 0xfffff9fa
   1087c:	ldmdavs	fp, {r3, r5, r9, sl, lr}
   10880:			; <UNDEFINED> instruction: 0xf04f9305
   10884:			; <UNDEFINED> instruction: 0xf00e0300
   10888:	svcmi	0x0061fefb
   1088c:	stmdacs	r0, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
   10890:	adchi	pc, r5, r0
   10894:			; <UNDEFINED> instruction: 0xf7f44604
   10898:	andcc	lr, r1, ip, lsr lr
   1089c:	ldc	7, cr15, [r6, #-976]!	; 0xfffffc30
   108a0:	stmdacs	r0, {r0, r2, r9, sl, lr}
   108a4:	adchi	pc, r5, r0
   108a8:	mulgt	r0, r4, r8
   108ac:			; <UNDEFINED> instruction: 0x21204602
   108b0:	svceq	0x0000f1bc
   108b4:	sub	sp, r2, pc, lsl #2
   108b8:	svceq	0x002bf1bc
   108bc:	streq	pc, [r1], #-260	; 0xfffffefc
   108c0:			; <UNDEFINED> instruction: 0xf802bf08
   108c4:	andle	r1, r1, r1, lsl #24
   108c8:	stcgt	8, cr15, [r1], {2}
   108cc:	mulgt	r0, r4, r8
   108d0:	svceq	0x0000f1bc
   108d4:			; <UNDEFINED> instruction: 0xf1bcd033
   108d8:	svclt	0x00180f20
   108dc:	svceq	0x0009f1bc
   108e0:			; <UNDEFINED> instruction: 0xf1bcd02d
   108e4:			; <UNDEFINED> instruction: 0xf1020f25
   108e8:	mvnle	r0, r1, lsl #4
   108ec:	blcs	2ea80 <npth_sleep@plt+0x28d98>
   108f0:	stmiavc	r0!, {r0, r1, r4, r5, r6, ip, lr, pc}
   108f4:	rsbsle	r2, r0, r0, lsl #16
   108f8:	svclt	0x009c2b39
   108fc:			; <UNDEFINED> instruction: 0xf003011b
   10900:	stmdble	r5, {r4, r5, r6, r7, r8, r9}
   10904:	svclt	0x00942b46
   10908:	blcc	15df5ec <npth_sleep@plt+0x15d9904>
   1090c:	sbcslt	r0, fp, #-1073741818	; 0xc0000006
   10910:	svclt	0x009c2839
   10914:	sbclt	r3, r0, #48, 16	; 0x300000
   10918:	stmdacs	r6, {r2, r8, fp, ip, lr, pc}^
   1091c:	ldmdacc	r7!, {r2, r4, r7, r8, r9, sl, fp, ip, sp, pc}
   10920:	sbclt	r3, r0, #5701632	; 0x570000
   10924:	strcc	r4, [r3], #-1027	; 0xfffffbfd
   10928:	mvnseq	pc, #19
   1092c:	mvnscs	fp, #8, 30
   10930:	stccc	8, cr15, [r1], {2}
   10934:	mulgt	r0, r4, r8
   10938:	svceq	0x0000f1bc
   1093c:	ldmdbmi	r5!, {r0, r1, r3, r6, r7, r8, ip, lr, pc}
   10940:	andsvc	r2, r0, r0
   10944:			; <UNDEFINED> instruction: 0x23abf64a
   10948:			; <UNDEFINED> instruction: 0x23aaf6ca
   1094c:	ldcvs	8, cr5, [r1, #488]	; 0x1e8
   10950:	movwcs	pc, #7075	; 0x1ba3	; <UNPREDICTABLE>
   10954:	cmpeq	r3, r1, lsl #22
   10958:	svclt	0x00d84281
   1095c:	ldcle	6, cr4, [r6, #-16]
   10960:	strtmi	r7, [fp], -ip, lsr #16
   10964:	stfcsd	f3, [r0], #-624	; 0xfffffd90
   10968:	stccs	15, cr11, [r9], {24}
   1096c:	svcmi	0x0001f813
   10970:	andcc	fp, r1, r8, lsl pc
   10974:	mvnsle	r2, r0, lsl #24
   10978:	svclt	0x00b84281
   1097c:	blle	199b14 <npth_sleep@plt+0x193e2c>
   10980:	blx	1199b2 <npth_sleep@plt+0x113cca>
   10984:			; <UNDEFINED> instruction: 0xf020f000
   10988:	blx	14ea4e <npth_sleep@plt+0x148d66>
   1098c:	andcs	pc, r0, #0, 8
   10990:	ldrmi	r4, [r0], -r9, lsr #12
   10994:	blx	cc9b0 <npth_sleep@plt+0xc6cc8>
   10998:	rsbmi	fp, r4, #0, 2
   1099c:			; <UNDEFINED> instruction: 0x46234a1e
   109a0:	tstcs	r4, ip, ror #12
   109a4:			; <UNDEFINED> instruction: 0x4620447a
   109a8:	svc	0x004af7f4
   109ac:			; <UNDEFINED> instruction: 0xf7f44620
   109b0:			; <UNDEFINED> instruction: 0x4621edb0
   109b4:	ldrtmi	r4, [r0], -r2, lsl #12
   109b8:	mrc	7, 1, APSR_nzcv, cr2, cr4, {7}
   109bc:	strtmi	r4, [r8], -r4, lsl #12
   109c0:	b	ff84e998 <npth_sleep@plt+0xff848cb0>
   109c4:	blmi	423220 <npth_sleep@plt+0x41d538>
   109c8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   109cc:	blls	16aa3c <npth_sleep@plt+0x164d54>
   109d0:	tstle	r4, sl, asr r0
   109d4:	andlt	r4, r7, r0, lsr #12
   109d8:	strcc	fp, [r1], #-3568	; 0xfffff210
   109dc:	ldmdami	r0, {r2, r4, r5, r6, r8, r9, sl, sp, lr, pc}
   109e0:	vmax.s8	d20, d0, d25
   109e4:	ldrbtmi	r1, [r8], #-1049	; 0xfffffbe7
   109e8:	mrc2	0, 3, pc, cr8, cr2, {0}
   109ec:	strmi	pc, [r0], #-704	; 0xfffffd40
   109f0:			; <UNDEFINED> instruction: 0xf7f4e7e8
   109f4:	strmi	lr, [r4], -r6, asr #27
   109f8:	mvnsle	r2, r0, lsl #16
   109fc:			; <UNDEFINED> instruction: 0xf7f4e7e2
   10a00:	svclt	0x0000eb06
   10a04:	andeq	lr, r3, r4, lsr #3
   10a08:	muleq	r0, ip, r5
   10a0c:	andeq	r6, r2, r6, lsr #26
   10a10:	andeq	lr, r3, r4, lsl #3
   10a14:	andeq	r0, r0, r4, ror #11
   10a18:	andeq	r2, r2, ip, lsr #21
   10a1c:	andeq	lr, r3, r8, asr #32
   10a20:	andeq	r6, r2, r2, asr #23
   10a24:			; <UNDEFINED> instruction: 0x4614b570
   10a28:			; <UNDEFINED> instruction: 0x2c314a15
   10a2c:	addlt	r4, lr, r5, lsl fp
   10a30:			; <UNDEFINED> instruction: 0x4606447a
   10a34:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   10a38:			; <UNDEFINED> instruction: 0xf04f930d
   10a3c:	stmdale	fp, {r8, r9}
   10a40:	bmi	47efb8 <npth_sleep@plt+0x4792d0>
   10a44:	ldrbtmi	r4, [sl], #-2831	; 0xfffff4f1
   10a48:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   10a4c:	subsmi	r9, sl, sp, lsl #22
   10a50:	andcs	sp, r0, r4, lsl r1
   10a54:	ldcllt	0, cr11, [r0, #-56]!	; 0xffffffc8
   10a58:			; <UNDEFINED> instruction: 0x466d2431
   10a5c:	teqcs	r2, #35651584	; 0x2200000
   10a60:			; <UNDEFINED> instruction: 0xf7f44628
   10a64:	blge	3cb58c <npth_sleep@plt+0x3c58a4>
   10a68:	tstcs	r0, ip, lsl r4
   10a6c:	andcs	r4, sl, #40, 12	; 0x2800000
   10a70:	ldcne	8, cr15, [r8], #-16
   10a74:	stcl	7, cr15, [r0, #-976]	; 0xfffffc30
   10a78:			; <UNDEFINED> instruction: 0xe7e26030
   10a7c:	b	ff1cea54 <npth_sleep@plt+0xff1c8d6c>
   10a80:	andeq	sp, r3, r0, ror #31
   10a84:	muleq	r0, ip, r5
   10a88:	andeq	sp, r3, sl, asr #31
   10a8c:	ldrblt	fp, [r0, #-433]!	; 0xfffffe4f
   10a90:	stmdavs	r6, {r2, r9, sl, lr}
   10a94:	stmdavs	r3, {r1, r2, r3, r5, r6, r8, fp, ip, sp, pc}^
   10a98:	addsmi	r4, r3, #22020096	; 0x1500000
   10a9c:	stmvs	r0, {r0, r3, r8, fp, ip, lr, pc}
   10aa0:	b	34ea78 <npth_sleep@plt+0x348d90>
   10aa4:	ldrtmi	r6, [r0], -r3, lsr #17
   10aa8:	stmdavs	r3!, {r1, r2, r3, r4, r6, r8, sl, ip, lr}
   10aac:	eorvs	r3, r3, r1, lsl #6
   10ab0:	vmla.f32	<illegal reg q13.5>, q0, q8
   10ab4:	vmov.i32	d17, #1	; 0x00000001
   10ab8:	ldcllt	0, cr4, [r0, #-0]
   10abc:	ldrbmi	r4, [r0, -r8, lsl #12]!
   10ac0:			; <UNDEFINED> instruction: 0x460cb538
   10ac4:			; <UNDEFINED> instruction: 0x46054914
   10ac8:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   10acc:	ldc2l	0, cr15, [r8, #56]	; 0x38
   10ad0:	ldmdbmi	r2, {r4, r6, r8, ip, sp, pc}
   10ad4:			; <UNDEFINED> instruction: 0xf7f44479
   10ad8:	ldmdblt	r8, {r2, r8, fp, sp, lr, pc}
   10adc:			; <UNDEFINED> instruction: 0xf043682b
   10ae0:	eorvs	r0, fp, r1, lsl #6
   10ae4:	ldclt	0, cr2, [r8, #-0]
   10ae8:	strtmi	r4, [r0], -sp, lsl #18
   10aec:			; <UNDEFINED> instruction: 0xf00e4479
   10af0:	smlawtlt	r8, r7, sp, pc	; <UNPREDICTABLE>
   10af4:	andcs	r6, r0, fp, lsr #16
   10af8:	orrvc	pc, r0, #1124073472	; 0x43000000
   10afc:	ldclt	0, cr6, [r8, #-172]!	; 0xffffff54
   10b00:	strtmi	r4, [r0], -r8, lsl #18
   10b04:			; <UNDEFINED> instruction: 0xf00e4479
   10b08:	stmdacs	r0, {r0, r1, r3, r4, r5, r7, r8, sl, fp, ip, sp, lr, pc}
   10b0c:	stmdavs	fp!, {r1, r3, r5, r6, r7, ip, lr, pc}
   10b10:	movwvc	pc, #1091	; 0x443	; <UNPREDICTABLE>
   10b14:	strb	r6, [r5, fp, lsr #32]!
   10b18:	andeq	r6, r2, r6, lsl #22
   10b1c:	andeq	r6, r2, r8, lsl #22
   10b20:	strdeq	r6, [r2], -r8
   10b24:	strdeq	r6, [r2], -r0
   10b28:	ldmdbmi	r6, {r3, r9, sl, lr}
   10b2c:	ldrbtmi	fp, [r9], #-1528	; 0xfffffa08
   10b30:	stc2	0, cr15, [r6, #56]!	; 0x38
   10b34:	ldmdbmi	r4, {r3, r4, r6, r7, r8, ip, sp, pc}
   10b38:			; <UNDEFINED> instruction: 0xf00f4479
   10b3c:			; <UNDEFINED> instruction: 0x4607fa55
   10b40:	stmdavs	r0, {r3, r4, r5, r7, r8, ip, sp, pc}
   10b44:	mnfmid	f3, f0
   10b48:	ldcmi	6, cr4, [r1, #-240]	; 0xffffff10
   10b4c:	ldrbtmi	r4, [sp], #-1150	; 0xfffffb82
   10b50:			; <UNDEFINED> instruction: 0xf7f44631
   10b54:	ldmdblt	r8, {r1, r2, r6, r7, fp, sp, lr, pc}
   10b58:			; <UNDEFINED> instruction: 0xf0437a2b
   10b5c:	eorvc	r0, fp, #67108864	; 0x4000000
   10b60:	svceq	0x0004f854
   10b64:	mvnsle	r2, r0, lsl #16
   10b68:			; <UNDEFINED> instruction: 0xf7f44638
   10b6c:	andcs	lr, r0, ip, lsl #20
   10b70:			; <UNDEFINED> instruction: 0xf7f4bdf8
   10b74:	stmdacs	r0, {r1, r2, r8, sl, fp, sp, lr, pc}
   10b78:	addlt	sp, r0, #249	; 0xf9
   10b7c:	addvs	pc, r0, r0, asr #32
   10b80:	svclt	0x0000bdf8
   10b84:	ldrdeq	r6, [r2], -sl
   10b88:	andeq	sl, r2, r4, lsr #8
   10b8c:	andeq	r6, r2, r8, asr #21
   10b90:	andeq	lr, r3, sl, asr fp
   10b94:	blmi	aa3440 <npth_sleep@plt+0xa9d758>
   10b98:	svcmi	0x00f0e92d
   10b9c:			; <UNDEFINED> instruction: 0xf8df447a
   10ba0:	addlt	fp, r5, r4, lsr #1
   10ba4:	ldrdhi	pc, [r0], pc	; <UNPREDICTABLE>
   10ba8:			; <UNDEFINED> instruction: 0xf8dfae02
   10bac:	stcge	0, cr10, [r1, #-640]	; 0xfffffd80
   10bb0:	ldrbtmi	r5, [fp], #2259	; 0x8d3
   10bb4:	ldrbtmi	r4, [sl], #1272	; 0x4f8
   10bb8:	strmi	r4, [r9], r7, lsl #12
   10bbc:	movwls	r6, #14363	; 0x381b
   10bc0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   10bc4:	movwls	r2, #4864	; 0x1300
   10bc8:			; <UNDEFINED> instruction: 0x46284631
   10bcc:	blx	184cc40 <npth_sleep@plt+0x1846f58>
   10bd0:	movwlt	r4, #1540	; 0x604
   10bd4:	cmplt	fp, r2, lsl #22
   10bd8:			; <UNDEFINED> instruction: 0xf7f44641
   10bdc:	smlawblt	r8, r2, r8, lr
   10be0:			; <UNDEFINED> instruction: 0x46204651
   10be4:	ldmda	ip!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   10be8:	mvnle	r2, r0, lsl #16
   10bec:			; <UNDEFINED> instruction: 0x46216838
   10bf0:	blx	ffd4cc64 <npth_sleep@plt+0xffd46f7c>
   10bf4:	rscle	r2, r7, r0, lsl #16
   10bf8:	svceq	0x0000f1b9
   10bfc:			; <UNDEFINED> instruction: 0x4602d016
   10c00:	ldrbmi	r4, [r8], -r1, lsr #12
   10c04:	mcr2	0, 0, pc, cr2, cr2, {0}	; <UNPREDICTABLE>
   10c08:			; <UNDEFINED> instruction: 0x46284631
   10c0c:	blx	104cc80 <npth_sleep@plt+0x1046f98>
   10c10:	stmdacs	r0, {r2, r9, sl, lr}
   10c14:	bmi	3c5394 <npth_sleep@plt+0x3bf6ac>
   10c18:	ldrbtmi	r4, [sl], #-2825	; 0xfffff4f7
   10c1c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   10c20:	subsmi	r9, sl, r3, lsl #22
   10c24:	andlt	sp, r5, r8, lsl #2
   10c28:	svchi	0x00f0e8bd
   10c2c:	andcs	r4, r1, #1048576	; 0x100000
   10c30:			; <UNDEFINED> instruction: 0xf0144620
   10c34:	strb	pc, [r7, r3, lsl #20]	; <UNPREDICTABLE>
   10c38:	stmib	r8!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   10c3c:	andeq	sp, r3, r4, ror lr
   10c40:	muleq	r0, ip, r5
   10c44:	andeq	r6, r2, sl, ror #20
   10c48:	andeq	r0, r2, r4, asr #9
   10c4c:	andeq	r0, r2, lr, asr #9
   10c50:	strdeq	sp, [r3], -r6
   10c54:	ldrbmi	fp, [r0, -r1, lsl #2]!
   10c58:			; <UNDEFINED> instruction: 0x4605b538
   10c5c:	andscs	r4, r9, ip, lsl #12
   10c60:	svc	0x000cf7f4
   10c64:	andseq	pc, r0, r5, lsl #2
   10c68:	pop	{r0, r5, r9, sl, lr}
   10c6c:			; <UNDEFINED> instruction: 0xe7914038
   10c70:	bmi	14239b4 <npth_sleep@plt+0x141dccc>
   10c74:	ldrblt	r4, [r0, #-1147]!	; 0xfffffb85
   10c78:	addlt	r4, r2, sl, ror r4
   10c7c:	ldmdavs	lr, {r0, r2, r9, sl, lr}
   10c80:	blmi	137d22c <npth_sleep@plt+0x1377544>
   10c84:	ldmpl	r3, {r2, r3, r9, sl, lr}^
   10c88:	ldrbeq	r6, [fp, #-2075]	; 0xfffff7e5
   10c8c:	adclt	sp, r3, #108, 8	; 0x6c000000
   10c90:	stmdale	ip, {r1, r3, r5, r6, r8, r9, fp, sp}
   10c94:	ldmdale	r2!, {r2, r4, r6, r8, r9, fp, sp}
   10c98:	andle	r2, r1, fp, lsl #22
   10c9c:	strcs	fp, [r0], #-2451	; 0xfffff66d
   10ca0:	blcc	6ad54 <npth_sleep@plt+0x6506c>
   10ca4:			; <UNDEFINED> instruction: 0xb1a3602b
   10ca8:	andlt	r4, r2, r0, lsr #12
   10cac:	vmla.f32	<illegal reg q13.5>, q0, q8
   10cb0:	addsmi	r1, r3, #268435457	; 0x10000001
   10cb4:			; <UNDEFINED> instruction: 0xf5b3d0f4
   10cb8:	tstle	r9, #548	; 0x224
   10cbc:	andsne	pc, r9, #64, 4
   10cc0:	smlalle	r4, sp, r3, r2
   10cc4:	strtvs	pc, [r0], #67	; 0x43
   10cc8:	blcc	6ad7c <npth_sleep@plt+0x65094>
   10ccc:	blcs	28d80 <npth_sleep@plt+0x23098>
   10cd0:	ldmdami	sl!, {r1, r3, r5, r6, r7, r8, ip, lr, pc}
   10cd4:			; <UNDEFINED> instruction: 0xf8404478
   10cd8:			; <UNDEFINED> instruction: 0xf7f33b0c
   10cdc:			; <UNDEFINED> instruction: 0x4605ef78
   10ce0:	cmple	r2, r0, lsl #16
   10ce4:			; <UNDEFINED> instruction: 0xf7f44630
   10ce8:	strtmi	lr, [r0], -r0, lsl #28
   10cec:	ldcllt	0, cr11, [r0, #-8]!
   10cf0:	ldrhle	r2, [r5], #177	; 0xb1
   10cf4:	sbcsle	r2, r3, r6, asr #23
   10cf8:	strtvs	pc, [r0], #67	; 0x43
   10cfc:			; <UNDEFINED> instruction: 0xf1a3e7e4
   10d00:	bcs	55165c <npth_sleep@plt+0x54b974>
   10d04:	smlabtge	r2, sl, r8, sp
   10d08:	eorcs	pc, r2, r1, asr r8	; <UNPREDICTABLE>
   10d0c:	smladmi	r8, r1, r4, r4
   10d10:			; <UNDEFINED> instruction: 0xffffff91
   10d14:			; <UNDEFINED> instruction: 0xffffff8d
   10d18:			; <UNDEFINED> instruction: 0xffffff91
   10d1c:			; <UNDEFINED> instruction: 0xffffff8d
   10d20:			; <UNDEFINED> instruction: 0xffffff8d
   10d24:			; <UNDEFINED> instruction: 0xffffff8d
   10d28:			; <UNDEFINED> instruction: 0xffffff8d
   10d2c:			; <UNDEFINED> instruction: 0xffffff8d
   10d30:			; <UNDEFINED> instruction: 0xffffff8d
   10d34:			; <UNDEFINED> instruction: 0xffffff8d
   10d38:			; <UNDEFINED> instruction: 0xffffff8d
   10d3c:			; <UNDEFINED> instruction: 0xffffff8d
   10d40:			; <UNDEFINED> instruction: 0xffffff8d
   10d44:			; <UNDEFINED> instruction: 0xffffff8d
   10d48:			; <UNDEFINED> instruction: 0xffffff91
   10d4c:			; <UNDEFINED> instruction: 0xffffff8d
   10d50:			; <UNDEFINED> instruction: 0xffffff8d
   10d54:			; <UNDEFINED> instruction: 0xffffff8d
   10d58:			; <UNDEFINED> instruction: 0xffffff8d
   10d5c:			; <UNDEFINED> instruction: 0xffffff8d
   10d60:			; <UNDEFINED> instruction: 0xffffff8d
   10d64:			; <UNDEFINED> instruction: 0xffffff91
   10d68:			; <UNDEFINED> instruction: 0xf7f44608
   10d6c:	andls	lr, r1, ip, lsr lr
   10d70:			; <UNDEFINED> instruction: 0xf7f44620
   10d74:	stmdbls	r1, {r1, r5, r7, r8, r9, fp, sp, lr, pc}
   10d78:	ldmdami	r1, {r1, r9, sl, lr}
   10d7c:			; <UNDEFINED> instruction: 0xf0124478
   10d80:	adclt	pc, r3, #4416	; 0x1140
   10d84:	stmible	r5, {r1, r3, r5, r6, r8, r9, fp, sp}
   10d88:			; <UNDEFINED> instruction: 0xf7f4e791
   10d8c:			; <UNDEFINED> instruction: 0x4601eaf8
   10d90:	ldrbtmi	r4, [r8], #-2060	; 0xfffff7f4
   10d94:	stc2	0, cr15, [r2], #72	; 0x48
   10d98:			; <UNDEFINED> instruction: 0xd1a32c00
   10d9c:			; <UNDEFINED> instruction: 0xf7f44628
   10da0:	strmi	lr, [r4], -sl, lsl #20
   10da4:	addsle	r2, sp, r0, lsl #16
   10da8:	strmi	pc, [r0], #-704	; 0xfffffd40
   10dac:	svclt	0x0000e79a
   10db0:	andeq	lr, r3, r4, lsr sl
   10db4:	muleq	r3, r8, sp
   10db8:	andeq	r0, r0, r4, ror #11
   10dbc:	ldrdeq	lr, [r3], -r4
   10dc0:	andeq	r6, r2, r8, asr #17
   10dc4:	ldrdeq	r6, [r2], -r6	; <UNPREDICTABLE>
   10dc8:	ldrblt	r4, [r8, #2578]!	; 0xa12
   10dcc:			; <UNDEFINED> instruction: 0x460b447a
   10dd0:	mvncc	pc, r0, asr #4
   10dd4:			; <UNDEFINED> instruction: 0xf7f44605
   10dd8:	blmi	40c2b0 <npth_sleep@plt+0x4065c8>
   10ddc:	bvc	6e1fd0 <npth_sleep@plt+0x6dc2e8>
   10de0:	ldrle	r0, [r6], #-2011	; 0xfffff825
   10de4:	orrslt	r7, r4, ip, lsr #16
   10de8:	strtmi	r4, [lr], -ip, lsl #30
   10dec:	and	r4, r2, pc, ror r4
   10df0:	svcmi	0x0001f816
   10df4:			; <UNDEFINED> instruction: 0x4621b15c
   10df8:			; <UNDEFINED> instruction: 0xf7f44638
   10dfc:	stmdacs	r0, {r1, r2, r3, r5, r7, r8, r9, fp, sp, lr, pc}
   10e00:			; <UNDEFINED> instruction: 0xf805d1f6
   10e04:			; <UNDEFINED> instruction: 0xf8164b01
   10e08:	stccs	15, cr4, [r0], {1}
   10e0c:	movwcs	sp, #499	; 0x1f3
   10e10:	ldcllt	0, cr7, [r8, #172]!	; 0xac
   10e14:	andeq	r6, r2, r4, asr #17
   10e18:	andeq	lr, r3, ip, asr #17
   10e1c:			; <UNDEFINED> instruction: 0x000268b0
   10e20:	blmi	1463768 <npth_sleep@plt+0x145da80>
   10e24:	ldrblt	r4, [r0, #1146]!	; 0x47a
   10e28:	sfmmi	f7, 1, [r4, #-692]	; 0xfffffd4c
   10e2c:			; <UNDEFINED> instruction: 0x460558d3
   10e30:	mvnsls	r6, #1769472	; 0x1b0000
   10e34:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   10e38:	rsbsle	r2, r0, r0, lsl #16
   10e3c:	stmibvs	r0, {r0, r1, r3, r6, r8, fp, lr}
   10e40:			; <UNDEFINED> instruction: 0xf00e4479
   10e44:	stmdbmi	sl, {r0, r3, r6, fp, ip, sp, lr, pc}^
   10e48:			; <UNDEFINED> instruction: 0xf00f4479
   10e4c:	strmi	pc, [r4], -sp, lsl #16
   10e50:	stmdacs	r0, {r0, r1, r9, sl, lr}
   10e54:	cdpge	0, 0, cr13, cr4, cr9, {3}
   10e58:	vpmax.s8	q10, q0, q3
   10e5c:	ldrbtmi	r3, [sl], #-490	; 0xfffffe16
   10e60:			; <UNDEFINED> instruction: 0xf7f44630
   10e64:	strtmi	lr, [r0], -lr, ror #25
   10e68:	stm	ip, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   10e6c:	movwcs	r4, #2626	; 0xa42
   10e70:	ldrbtmi	r4, [sl], #-1585	; 0xfffff9cf
   10e74:	ldmdavs	r0, {r0, r1, r8, r9, ip, pc}
   10e78:	stmib	sp, {r1, r3, r4, r9, sl, lr}^
   10e7c:	movwls	r3, #769	; 0x301
   10e80:	b	a4ee58 <npth_sleep@plt+0xa49170>
   10e84:	andle	r2, r6, r7, ror #16
   10e88:	vhsub.s8	d27, d16, d3
   10e8c:	addsmi	r1, r3, #805306369	; 0x30000001
   10e90:	stmdacs	r0, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
   10e94:	svcmi	0x0039d138
   10e98:	ldrbtmi	r2, [pc], #-256	; 10ea0 <npth_sleep@plt+0xb1b8>
   10e9c:			; <UNDEFINED> instruction: 0xf01c4638
   10ea0:			; <UNDEFINED> instruction: 0x4604fbbf
   10ea4:	suble	r2, r6, r0, lsl #16
   10ea8:	ldmdbmi	r5!, {r0, r2, r9, sl, lr}
   10eac:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   10eb0:			; <UNDEFINED> instruction: 0xffdaf00e
   10eb4:	strtmi	r4, [r0], -r5, lsl #12
   10eb8:	stmda	r4!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   10ebc:	stccs	6, cr4, [r0, #-172]	; 0xffffff54
   10ec0:	bmi	c44fa0 <npth_sleep@plt+0xc3f2b8>
   10ec4:	mvncc	pc, r0, asr #4
   10ec8:	strcs	r4, [r0], #-1584	; 0xfffff9d0
   10ecc:			; <UNDEFINED> instruction: 0xf7f4447a
   10ed0:			; <UNDEFINED> instruction: 0x4628ecb8
   10ed4:	ldmda	r6, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   10ed8:	strls	r4, [r3], #-2603	; 0xfffff5d5
   10edc:	ldrbtmi	r4, [sl], #-1585	; 0xfffff9cf
   10ee0:	ldmdavs	r0, {r0, r1, r5, r9, sl, lr}
   10ee4:	stmib	sp, {r1, r5, r9, sl, lr}^
   10ee8:	strls	r4, [r0], #-1025	; 0xfffffbff
   10eec:	ldmib	r2!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   10ef0:	svclt	0x00082867
   10ef4:	andle	r4, r7, r0, lsr #12
   10ef8:	vhsub.s8	d27, d16, d2
   10efc:	addsmi	r1, sl, #1275068416	; 0x4c000000
   10f00:	adcmi	fp, r0, #24, 30	; 0x60
   10f04:	strtmi	fp, [r0], -r8, lsl #30
   10f08:	blmi	5e3790 <npth_sleep@plt+0x5ddaa8>
   10f0c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   10f10:	blls	fffeaf80 <npth_sleep@plt+0xfffe5298>
   10f14:	qsuble	r4, sl, r3
   10f18:	sfmmi	f7, 1, [r4, #-52]	; 0xffffffcc
   10f1c:	ldmdbmi	ip, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
   10f20:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   10f24:	stmda	r0!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   10f28:	blmi	6cad64 <npth_sleep@plt+0x6c507c>
   10f2c:			; <UNDEFINED> instruction: 0xe792447b
   10f30:	ldrbtmi	r4, [fp], #-2841	; 0xfffff4e7
   10f34:	ldrtmi	lr, [r9], -r5, asr #15
   10f38:	stmibvs	r8!, {r0, r2, r3, r5, r6, r8, ip, sp, pc}
   10f3c:			; <UNDEFINED> instruction: 0xffccf00d
   10f40:	ldmdami	r6, {r0, r2, r9, sl, lr}
   10f44:	ldrbtmi	r4, [r8], #-1577	; 0xfffff9d7
   10f48:	mcr	7, 6, pc, cr10, cr3, {7}	; <UNPREDICTABLE>
   10f4c:			; <UNDEFINED> instruction: 0xd1ac2800
   10f50:	ldrbtmi	r4, [sp], #-3347	; 0xfffff2ed
   10f54:	andcs	lr, r5, #44302336	; 0x2a40000
   10f58:	stmda	r6, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   10f5c:	ldrb	r4, [r0, r5, lsl #12]!
   10f60:	ldmda	r4, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   10f64:	andeq	sp, r3, ip, ror #23
   10f68:	muleq	r0, ip, r5
   10f6c:	andeq	r6, r2, r8, asr #17
   10f70:	andeq	r6, r2, ip, asr #17
   10f74:			; <UNDEFINED> instruction: 0x000268be
   10f78:	andeq	lr, r3, r6, lsr r8
   10f7c:	muleq	r2, r6, r8
   10f80:	andeq	r6, r2, r6, ror #16
   10f84:	andeq	r6, r2, r0, lsl #17
   10f88:	andeq	lr, r3, sl, asr #15
   10f8c:	andeq	sp, r3, r4, lsl #22
   10f90:	andeq	r6, r2, r6, ror #15
   10f94:	andeq	r5, r2, ip, ror #19
   10f98:	andeq	r5, r2, r6, ror #19
   10f9c:	andeq	r6, r2, sl, ror #15
   10fa0:	andeq	r6, r2, lr, asr #14
   10fa4:			; <UNDEFINED> instruction: 0x2794f8df
   10fa8:			; <UNDEFINED> instruction: 0x3794f8df
   10fac:	svcmi	0x00f0e92d
   10fb0:	rscslt	r4, fp, sl, ror r4
   10fb4:			; <UNDEFINED> instruction: 0x778cf8df
   10fb8:	ldmpl	r3, {r0, r3, sl, fp, sp, pc}^
   10fbc:	ldrbtmi	r4, [pc], #-1541	; 10fc4 <npth_sleep@plt+0xb2dc>
   10fc0:	ldmdavs	fp, {r5, r9, sl, lr}
   10fc4:			; <UNDEFINED> instruction: 0xf04f9379
   10fc8:			; <UNDEFINED> instruction: 0xf7f30300
   10fcc:	stmdavs	r3!, {r1, r2, r4, r7, r9, sl, fp, sp, lr, pc}
   10fd0:	andeq	pc, ip, r7, lsl #2
   10fd4:	teqcc	ip, #34603008	; 0x2100000
   10fd8:			; <UNDEFINED> instruction: 0xf7f46023
   10fdc:			; <UNDEFINED> instruction: 0xf8dfecb4
   10fe0:	ldrbtmi	r6, [lr], #-1896	; 0xfffff898
   10fe4:			; <UNDEFINED> instruction: 0xf0402800
   10fe8:	ldmdavs	fp!, {r4, r5, r7, pc}
   10fec:			; <UNDEFINED> instruction: 0x4604b17b
   10ff0:	smmlscs	r8, pc, r8, pc	; <UNPREDICTABLE>
   10ff4:			; <UNDEFINED> instruction: 0x3748f8df
   10ff8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   10ffc:	blls	1e6b06c <npth_sleep@plt+0x1e65384>
   11000:			; <UNDEFINED> instruction: 0xf040405a
   11004:			; <UNDEFINED> instruction: 0x46208399
   11008:	pop	{r0, r1, r3, r4, r5, r6, ip, sp, pc}
   1100c:			; <UNDEFINED> instruction: 0xf8df8ff0
   11010:	ldmpl	r7!, {r6, r8, r9, sl, ip, sp}^
   11014:	blcs	2b208 <npth_sleep@plt+0x25520>
   11018:	bichi	pc, r5, r0, asr #32
   1101c:			; <UNDEFINED> instruction: 0xf7f32000
   11020:	strmi	lr, [r4], -ip, asr #29
   11024:			; <UNDEFINED> instruction: 0xf0402800
   11028:			; <UNDEFINED> instruction: 0xf8d781ed
   1102c:			; <UNDEFINED> instruction: 0xf1b88028
   11030:	andle	r0, r2, r0, lsl #30
   11034:	mulcc	r0, r8, r8
   11038:	andcs	fp, r2, fp, lsl r9
   1103c:	stc2l	0, cr15, [r8], {20}
   11040:	smlawbcs	pc, r0, r6, r4	; <UNPREDICTABLE>
   11044:			; <UNDEFINED> instruction: 0xf7f44640
   11048:	strmi	lr, [r3], -r4, ror #24
   1104c:			; <UNDEFINED> instruction: 0xf0002800
   11050:	movwcc	r8, #4567	; 0x11d7
   11054:			; <UNDEFINED> instruction: 0xa090f8d7
   11058:	stmdbeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}^
   1105c:	andcc	pc, r0, r9, asr #17
   11060:	svceq	0x0000f1ba
   11064:			; <UNDEFINED> instruction: 0x81bdf000
   11068:			; <UNDEFINED> instruction: 0xf8c92300
   1106c:			; <UNDEFINED> instruction: 0xf8d73004
   11070:			; <UNDEFINED> instruction: 0xf10db070
   11074:			; <UNDEFINED> instruction: 0xf1bb0a3c
   11078:			; <UNDEFINED> instruction: 0xf0000f00
   1107c:			; <UNDEFINED> instruction: 0xf10d81a2
   11080:			; <UNDEFINED> instruction: 0xf04f0b20
   11084:			; <UNDEFINED> instruction: 0xf84a33ff
   11088:	ldrbmi	r3, [r8], -r4, lsr #32
   1108c:	b	bcf064 <npth_sleep@plt+0xbc937c>
   11090:	stmdacs	r0, {r2, r9, sl, lr}
   11094:	orrhi	pc, sp, r0, asr #32
   11098:	movwcs	r6, #6778	; 0x1a7a
   1109c:	ssatmi	pc, #21, pc, asr #17	; <UNPREDICTABLE>
   110a0:			; <UNDEFINED> instruction: 0xf8db2105
   110a4:	blx	fec910ac <npth_sleep@plt+0xfec8b3c4>
   110a8:	ldrbtmi	pc, [ip], #-642	; 0xfffffd7e	; <UNPREDICTABLE>
   110ac:	addscc	pc, r8, r5, asr #17
   110b0:	eorvs	r4, r0, sl, asr #1
   110b4:	ldc	7, cr15, [r4], #976	; 0x3d0
   110b8:			; <UNDEFINED> instruction: 0x169cf8df
   110bc:	stmdavs	r0!, {r0, r1, r4, r6, r9, sl, lr}
   110c0:	ldrbtmi	r4, [r9], #-1610	; 0xfffff9b6
   110c4:	smlabbls	r0, r0, r4, r2
   110c8:	strls	r4, [r1, #-1601]	; 0xfffff9bf
   110cc:			; <UNDEFINED> instruction: 0xf7f49402
   110d0:	stmdacs	r0, {r1, r2, r4, r5, r8, fp, sp, lr, pc}
   110d4:	bichi	pc, r5, r0, asr #32
   110d8:	ldrbeq	r6, [sl, #-2107]	; 0xfffff7c5
   110dc:			; <UNDEFINED> instruction: 0x81bcf100
   110e0:	blcs	2bad4 <npth_sleep@plt+0x25dec>
   110e4:			; <UNDEFINED> instruction: 0x81b2f040
   110e8:			; <UNDEFINED> instruction: 0x1670f8df
   110ec:	ldrbtmi	r6, [r9], #-2344	; 0xfffff6d8
   110f0:			; <UNDEFINED> instruction: 0xf874f01b
   110f4:	stmdacs	r0, {r1, r9, sl, lr}
   110f8:			; <UNDEFINED> instruction: 0xf8dfd04f
   110fc:			; <UNDEFINED> instruction: 0xf10d1664
   11100:	ldrbtmi	r0, [r9], #-2092	; 0xfffff7d4
   11104:			; <UNDEFINED> instruction: 0xf7f44640
   11108:	stmdacs	r0, {r4, r5, sl, fp, sp, lr, pc}
   1110c:			; <UNDEFINED> instruction: 0xf8dfdb3a
   11110:	movwcs	r1, #1620	; 0x654
   11114:	stmib	sp, {r1, r3, r4, r9, sl, lr}^
   11118:	ldrbtmi	r3, [r9], #-770	; 0xfffffcfe
   1111c:	stmib	sp, {r3, fp, sp, lr}^
   11120:			; <UNDEFINED> instruction: 0xf8d83300
   11124:			; <UNDEFINED> instruction: 0xf7f41000
   11128:			; <UNDEFINED> instruction: 0x4604e8d6
   1112c:	ldrdeq	pc, [r0], -r8
   11130:	svc	0x0028f7f3
   11134:	adclt	fp, r3, #140, 6	; 0x30000002
   11138:	eorle	r2, lr, lr, lsr #23
   1113c:			; <UNDEFINED> instruction: 0xf1054621
   11140:			; <UNDEFINED> instruction: 0xf7ff0098
   11144:			; <UNDEFINED> instruction: 0x4604fd95
   11148:	stmdacs	lr!, {r1, r4, r6, r8, r9, sl, sp, lr, pc}^
   1114c:	ldrtcs	fp, [lr], #-3848	; 0xfffff0f8
   11150:	vorr.i32	d29, #1	; 0x00000001
   11154:			; <UNDEFINED> instruction: 0xf8df4400
   11158:	andcs	r1, r5, #16, 12	; 0x1000000
   1115c:	ldrbtmi	r2, [r9], #-0
   11160:	svc	0x0042f7f3
   11164:	strtmi	r4, [r0], -r5, lsl #12
   11168:	ldc	7, cr15, [ip], #-976	; 0xfffffc30
   1116c:	strtmi	r4, [r8], -r1, lsl #12
   11170:	blx	fed4d1c0 <npth_sleep@plt+0xfed474d8>
   11174:	andcs	lr, r0, ip, lsr r7
   11178:	ldmda	ip, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1117c:	stmdacs	r0, {r2, r9, sl, lr}
   11180:	strb	sp, [r6, r9, ror #1]!
   11184:	ldmib	ip!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   11188:	tstlt	r8, r1, lsl #12
   1118c:	smlabtmi	r0, r0, r2, pc	; <UNPREDICTABLE>
   11190:	addseq	pc, r8, r5, lsl #2
   11194:	stc2l	7, cr15, [ip, #-1020]!	; 0xfffffc04
   11198:			; <UNDEFINED> instruction: 0xf8dfe729
   1119c:	blvs	1e9e8e4 <npth_sleep@plt+0x1e98bfc>
   111a0:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
   111a4:			; <UNDEFINED> instruction: 0xf0402a00
   111a8:			; <UNDEFINED> instruction: 0xf8df8146
   111ac:	ldrbtmi	r1, [r9], #-1476	; 0xfffffa3c
   111b0:	stmib	sp, {r8, r9, sp}^
   111b4:	ldrmi	r3, [sl], -r2, lsl #6
   111b8:	movwls	r9, #769	; 0x301
   111bc:	stm	sl, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   111c0:	stmdacs	r0, {r2, r9, sl, lr}
   111c4:			; <UNDEFINED> instruction: 0xf8dfd1ba
   111c8:	stmdbvs	r8!, {r2, r3, r5, r7, r8, sl, ip}
   111cc:			; <UNDEFINED> instruction: 0xf01b4479
   111d0:	strmi	pc, [r2], -r5, lsl #16
   111d4:			; <UNDEFINED> instruction: 0xf8dfb300
   111d8:			; <UNDEFINED> instruction: 0xf10d15a0
   111dc:	ldrbtmi	r0, [r9], #-2092	; 0xfffff7d4
   111e0:			; <UNDEFINED> instruction: 0xf7f44640
   111e4:	stmdacs	r0, {r1, r6, r7, r8, r9, fp, sp, lr, pc}
   111e8:			; <UNDEFINED> instruction: 0xf8dfdbcc
   111ec:			; <UNDEFINED> instruction: 0x46231590
   111f0:	strtmi	r9, [r2], -r3, lsl #8
   111f4:	strls	r4, [r2], #-1145	; 0xfffffb87
   111f8:	stmib	sp, {r3, fp, sp, lr}^
   111fc:			; <UNDEFINED> instruction: 0xf8d84400
   11200:			; <UNDEFINED> instruction: 0xf7f41000
   11204:	strmi	lr, [r1], r8, ror #16
   11208:	ldrdeq	pc, [r0], -r8
   1120c:	mrc	7, 5, APSR_nzcv, cr10, cr3, {7}
   11210:	svceq	0x0000f1b9
   11214:	teqhi	r6, r0, asr #32	; <UNPREDICTABLE>
   11218:	strbne	pc, [r4, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
   1121c:	ldrbtmi	r6, [r9], #-2344	; 0xfffff6d8
   11220:			; <UNDEFINED> instruction: 0xffdcf01a
   11224:	movwlt	r4, #1538	; 0x602
   11228:	ldrbne	pc, [r8, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
   1122c:	stmdaeq	ip!, {r0, r2, r3, r8, ip, sp, lr, pc}
   11230:			; <UNDEFINED> instruction: 0x46404479
   11234:	bl	fe64f20c <npth_sleep@plt+0xfe649524>
   11238:	blle	fe8db240 <npth_sleep@plt+0xfe8d5558>
   1123c:	strbne	pc, [r8, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
   11240:	ldrmi	r2, [sl], -r0, lsl #6
   11244:	movwcc	lr, #10701	; 0x29cd
   11248:	stmdavs	r8, {r0, r3, r4, r5, r6, sl, lr}
   1124c:	movwcc	lr, #2509	; 0x9cd
   11250:	ldrdne	pc, [r0], -r8
   11254:	ldmda	lr!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   11258:			; <UNDEFINED> instruction: 0xf8d84681
   1125c:			; <UNDEFINED> instruction: 0xf7f30000
   11260:			; <UNDEFINED> instruction: 0xf1b9ee92
   11264:			; <UNDEFINED> instruction: 0xf0400f00
   11268:	stmdbvs	sl!, {r0, r2, r3, r8, pc}^
   1126c:			; <UNDEFINED> instruction: 0xf8dfb302
   11270:			; <UNDEFINED> instruction: 0xf10d151c
   11274:	ldrbtmi	r0, [r9], #-2092	; 0xfffff7d4
   11278:			; <UNDEFINED> instruction: 0xf7f44640
   1127c:	stmdacs	r0, {r1, r2, r4, r5, r6, r8, r9, fp, sp, lr, pc}
   11280:			; <UNDEFINED> instruction: 0xf8dfdb80
   11284:	movwcs	r1, #1292	; 0x50c
   11288:	stmib	sp, {r1, r3, r4, r9, sl, lr}^
   1128c:	ldrbtmi	r3, [r9], #-770	; 0xfffffcfe
   11290:	stmib	sp, {r3, fp, sp, lr}^
   11294:			; <UNDEFINED> instruction: 0xf8d83300
   11298:			; <UNDEFINED> instruction: 0xf7f41000
   1129c:	pkhbtmi	lr, r1, ip, lsl #16
   112a0:	ldrdeq	pc, [r0], -r8
   112a4:	mcr	7, 3, pc, cr14, cr3, {7}	; <UNPREDICTABLE>
   112a8:	svceq	0x0000f1b9
   112ac:	rschi	pc, sl, r0, asr #32
   112b0:	movwlt	r6, #43434	; 0xa9aa
   112b4:	ldrbne	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
   112b8:	stmdaeq	ip!, {r0, r2, r3, r8, ip, sp, lr, pc}
   112bc:			; <UNDEFINED> instruction: 0x46404479
   112c0:	bl	14cf298 <npth_sleep@plt+0x14c95b0>
   112c4:			; <UNDEFINED> instruction: 0xf6ff2800
   112c8:			; <UNDEFINED> instruction: 0xf8dfaf5d
   112cc:	movwcs	r1, #1228	; 0x4cc
   112d0:	stmib	sp, {r1, r3, r4, r9, sl, lr}^
   112d4:	ldrbtmi	r3, [r9], #-770	; 0xfffffcfe
   112d8:	stmib	sp, {r3, fp, sp, lr}^
   112dc:			; <UNDEFINED> instruction: 0xf8d83300
   112e0:			; <UNDEFINED> instruction: 0xf7f31000
   112e4:			; <UNDEFINED> instruction: 0x4681eff8
   112e8:	ldrdeq	pc, [r0], -r8
   112ec:	mcr	7, 2, pc, cr10, cr3, {7}	; <UNPREDICTABLE>
   112f0:	svceq	0x0000f1b9
   112f4:	sbchi	pc, r6, r0, asr #32
   112f8:	ldrdcc	pc, [r4], r7
   112fc:			; <UNDEFINED> instruction: 0xf0402b00
   11300:			; <UNDEFINED> instruction: 0xf8d78184
   11304:	blcs	1d52c <npth_sleep@plt+0x17844>
   11308:	orrshi	pc, ip, r0, asr #32
   1130c:	strcc	pc, [ip], #2271	; 0x8df
   11310:	stmdaeq	ip!, {r0, r2, r3, r8, ip, sp, lr, pc}
   11314:	strcs	pc, [r8], #2271	; 0x8df
   11318:	beq	4d45c <npth_sleep@plt+0x47774>
   1131c:	strls	pc, [r4], #2271	; 0x8df
   11320:			; <UNDEFINED> instruction: 0xf8df447b
   11324:	ldrbtmi	fp, [sl], #-1156	; 0xfffffb7c
   11328:	strmi	lr, [r6], -sp, asr #19
   1132c:	ldrbtmi	r4, [fp], #1273	; 0x4f9
   11330:			; <UNDEFINED> instruction: 0x4616461c
   11334:			; <UNDEFINED> instruction: 0x465ae01e
   11338:	strbmi	r4, [r0], -r1, lsr #12
   1133c:	bl	54f314 <npth_sleep@plt+0x54962c>
   11340:			; <UNDEFINED> instruction: 0xf6ff2800
   11344:	movwcs	sl, #3871	; 0xf1f
   11348:			; <UNDEFINED> instruction: 0x461a6830
   1134c:	andge	pc, ip, sp, asr #17
   11350:	bge	8ba8c <npth_sleep@plt+0x85da4>
   11354:	andge	pc, r0, sp, asr #17
   11358:	ldrdne	pc, [r0], -r8
   1135c:	svc	0x00baf7f3
   11360:	ldrdeq	pc, [r0], -r8
   11364:	mcr	7, 0, pc, cr14, cr3, {7}	; <UNPREDICTABLE>
   11368:	svclt	0x000cf859
   1136c:	svceq	0x0000f1bb
   11370:	addhi	pc, pc, r0
   11374:	ldrdcc	pc, [r4], r7
   11378:			; <UNDEFINED> instruction: 0xf8d9b91b
   1137c:	blcs	5d3a4 <npth_sleep@plt+0x576bc>
   11380:			; <UNDEFINED> instruction: 0xf8d9d0f2
   11384:	stmibvs	r8!, {r2, ip}
   11388:	stc2	0, cr15, [r6, #52]!	; 0x34
   1138c:	strmi	r7, [r3], -r1, lsl #16
   11390:	bicsle	r2, r0, ip, ror r9
   11394:	movwls	r1, #23640	; 0x5c58
   11398:	ldm	lr, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1139c:	stmdacs	r0, {r0, r2, r8, r9, fp, ip, pc}
   113a0:	mcrrne	0, 12, sp, r3, cr9
   113a4:			; <UNDEFINED> instruction: 0xf8dfe7c7
   113a8:	ldrbtmi	r0, [r8], #-1028	; 0xfffffbfc
   113ac:			; <UNDEFINED> instruction: 0xf964f012
   113b0:			; <UNDEFINED> instruction: 0xf7f4e634
   113b4:			; <UNDEFINED> instruction: 0x4601eb18
   113b8:	ldrbtmi	r4, [r8], #-2301	; 0xfffff703
   113bc:			; <UNDEFINED> instruction: 0xf98ef012
   113c0:			; <UNDEFINED> instruction: 0xf012e616
   113c4:			; <UNDEFINED> instruction: 0xf10df8dd
   113c8:	andcc	r0, r1, ip, lsr sl
   113cc:	strcs	fp, [r1], #-3848	; 0xfffff0f8
   113d0:	blmi	ffe458a8 <npth_sleep@plt+0xffe3fbc0>
   113d4:	ldmdavs	r8, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
   113d8:	ldmib	r0, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   113dc:	eoreq	pc, fp, sl, asr #16
   113e0:	ldmibmi	r5!, {r0, r2, r3, r6, r9, sl, sp, lr, pc}^
   113e4:	ldrbtmi	r6, [r9], #-2344	; 0xfffff6d8
   113e8:	mrc2	0, 7, pc, cr8, cr10, {0}
   113ec:			; <UNDEFINED> instruction: 0xf43f2800
   113f0:	blmi	ffcbcce4 <npth_sleep@plt+0xffcb6ffc>
   113f4:	beq	cbb20 <npth_sleep@plt+0xc5e38>
   113f8:			; <UNDEFINED> instruction: 0xf8c9447b
   113fc:	ldrt	r3, [r6], -r4
   11400:	strt	r4, [r7], -r3, asr #12
   11404:	ldmdb	lr, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   11408:	stmdavs	r0, {r1, r2, r9, sl, lr}
   1140c:	mrc	7, 6, APSR_nzcv, cr2, cr3, {7}
   11410:	tstlt	r8, r4, lsl #12
   11414:	strmi	pc, [r0], #-704	; 0xfffffd40
   11418:			; <UNDEFINED> instruction: 0xf7f36830
   1141c:			; <UNDEFINED> instruction: 0x4601efb0
   11420:	ldrbtmi	r4, [r8], #-2279	; 0xfffff719
   11424:			; <UNDEFINED> instruction: 0xf95af012
   11428:			; <UNDEFINED> instruction: 0xf1054621
   1142c:			; <UNDEFINED> instruction: 0xf7ff0098
   11430:			; <UNDEFINED> instruction: 0x4604fc1f
   11434:	stmibmi	r3!, {r2, r3, r4, r6, r7, r8, sl, sp, lr, pc}^
   11438:	sxtah	r4, r9, r9, ror #8
   1143c:			; <UNDEFINED> instruction: 0xf8a0f012
   11440:			; <UNDEFINED> instruction: 0xf04f2402
   11444:			; <UNDEFINED> instruction: 0xf8ca0b01
   11448:	strb	r0, [r2, r0]
   1144c:	andseq	pc, r0, r5, lsl #2
   11450:			; <UNDEFINED> instruction: 0xf7ff2101
   11454:			; <UNDEFINED> instruction: 0xe647fb9f
   11458:	ldrbtmi	r4, [r8], #-2267	; 0xfffff725
   1145c:			; <UNDEFINED> instruction: 0xf9d6f012
   11460:			; <UNDEFINED> instruction: 0xf7f4e63e
   11464:	strbmi	lr, [r1], -r0, asr #21
   11468:	ldmmi	r8, {r1, r9, sl, lr}^
   1146c:			; <UNDEFINED> instruction: 0xf0124478
   11470:			; <UNDEFINED> instruction: 0xf105f935
   11474:			; <UNDEFINED> instruction: 0x21550098
   11478:	smlabtmi	r0, r0, r2, pc	; <UNPREDICTABLE>
   1147c:	blx	ffe4f482 <npth_sleep@plt+0xffe4979a>
   11480:	ldr	r4, [r5, #1540]!	; 0x604
   11484:	addseq	pc, r8, r5, lsl #2
   11488:			; <UNDEFINED> instruction: 0xf7ff4649
   1148c:			; <UNDEFINED> instruction: 0x4604fbf1
   11490:	blvs	ffe8ab50 <npth_sleep@plt+0xffe84e68>
   11494:			; <UNDEFINED> instruction: 0x4606e9dd
   11498:	stmiami	sp, {r0, r4, r5, r7, r8, ip, sp, pc}^
   1149c:			; <UNDEFINED> instruction: 0xf0164478
   114a0:	strmi	pc, [r1], r1, lsl #31
   114a4:	stmiami	fp, {r7, r8, ip, sp, pc}^
   114a8:			; <UNDEFINED> instruction: 0xf8cd465b
   114ac:	ldrbmi	fp, [sl], -ip
   114b0:			; <UNDEFINED> instruction: 0xf8cd4478
   114b4:	strbmi	fp, [r9], -r8
   114b8:	stmib	sp, {fp, sp, lr}^
   114bc:			; <UNDEFINED> instruction: 0xf7f3bb00
   114c0:	strbmi	lr, [r8], -sl, lsl #30
   114c4:	ldcl	7, cr15, [lr, #-972]	; 0xfffffc34
   114c8:	stmdbcs	r0, {r0, r3, r4, r5, sl, fp, sp, lr}
   114cc:	sbcshi	pc, r5, r0, asr #32
   114d0:	svccs	0x00006bbf
   114d4:	msrhi	CPSR_c, r0
   114d8:			; <UNDEFINED> instruction: 0x463849bf
   114dc:			; <UNDEFINED> instruction: 0xf7f34479
   114e0:	biclt	lr, r0, r0, lsl #24
   114e4:			; <UNDEFINED> instruction: 0x463a49bd
   114e8:	ldrbtmi	r4, [r9], #-1600	; 0xfffff9c0
   114ec:	b	f4f4c4 <npth_sleep@plt+0xf497dc>
   114f0:	blle	41b4f8 <npth_sleep@plt+0x415810>
   114f4:	movwcs	r4, #2490	; 0x9ba
   114f8:	stmib	sp, {r1, r3, r4, r9, sl, lr}^
   114fc:	ldrbtmi	r3, [r9], #-770	; 0xfffffcfe
   11500:	stmib	sp, {r3, fp, sp, lr}^
   11504:			; <UNDEFINED> instruction: 0xf8d83300
   11508:			; <UNDEFINED> instruction: 0xf7f31000
   1150c:			; <UNDEFINED> instruction: 0xf8d8eee4
   11510:			; <UNDEFINED> instruction: 0xf7f30000
   11514:	stmibvs	fp!, {r3, r4, r5, r8, sl, fp, sp, lr, pc}^
   11518:			; <UNDEFINED> instruction: 0xf0402b00
   1151c:	vst4.<illegal width 64>	{d24-d27}, [pc :64]!
   11520:	strbmi	r7, [r0], -r0, lsl #3
   11524:			; <UNDEFINED> instruction: 0xff7ef016
   11528:	stmiami	pc!, {r1, r2, r3, r5, r7, r8, r9, sl, fp, lr}	; <UNPREDICTABLE>
   1152c:	bmi	febd9934 <npth_sleep@plt+0xfebd3c4c>
   11530:	ldrbtmi	r4, [r8], #-1603	; 0xfffff9bd
   11534:	ldrbtmi	r5, [sl], #-2550	; 0xfffff60a
   11538:	tstls	r3, r0, lsl #16
   1153c:	smlabtne	r0, sp, r9, lr
   11540:	andls	r4, r2, #2801664	; 0x2ac000
   11544:	ldrbtmi	r4, [r9], #-1586	; 0xfffff9ce
   11548:	mcr	7, 6, pc, cr4, cr3, {7}	; <UNPREDICTABLE>
   1154c:			; <UNDEFINED> instruction: 0xf0402800
   11550:	stmibmi	r8!, {r0, r2, r3, r4, r5, r7, pc}
   11554:	ldrbtmi	r4, [r9], #-1600	; 0xfffff9c0
   11558:			; <UNDEFINED> instruction: 0xffd2f016
   1155c:	smlatbcs	r0, r6, r8, r4
   11560:	ldrbtmi	r9, [r8], #-259	; 0xfffffefd
   11564:	ldrtmi	r4, [r2], -r3, asr #12
   11568:	stmib	sp, {fp, sp, lr}^
   1156c:	tstls	r0, r1, lsl #2
   11570:	ldrbtmi	r4, [r9], #-2466	; 0xfffff65e
   11574:	mcr	7, 5, pc, cr14, cr3, {7}	; <UNPREDICTABLE>
   11578:			; <UNDEFINED> instruction: 0xf0402800
   1157c:	stmibmi	r0!, {r0, r5, r7, pc}
   11580:	ldrbtmi	r4, [r9], #-1600	; 0xfffff9c0
   11584:			; <UNDEFINED> instruction: 0xffbcf016
   11588:			; <UNDEFINED> instruction: 0x2100489e
   1158c:	ldrbtmi	r9, [r8], #-259	; 0xfffffefd
   11590:			; <UNDEFINED> instruction: 0x46434632
   11594:	stmib	sp, {fp, sp, lr}^
   11598:	tstls	r0, r1, lsl #2
   1159c:	ldrbtmi	r4, [r9], #-2458	; 0xfffff666
   115a0:	mrc	7, 4, APSR_nzcv, cr8, cr3, {7}
   115a4:			; <UNDEFINED> instruction: 0xf0402800
   115a8:	ldmibmi	r8, {r0, r2, r7, pc}
   115ac:	strbmi	r2, [r0], -r1, lsl #4
   115b0:			; <UNDEFINED> instruction: 0xf0164479
   115b4:	tstcs	r0, fp, ror #30	; <UNPREDICTABLE>
   115b8:			; <UNDEFINED> instruction: 0xf0164640
   115bc:	bmi	fe551590 <npth_sleep@plt+0xfe54b8a8>
   115c0:	stmib	sp, {r8, sp}^
   115c4:	ldrbtmi	r1, [sl], #-258	; 0xfffffefe
   115c8:	strmi	r4, [r6], -r3, asr #12
   115cc:	bmi	fe46b614 <npth_sleep@plt+0xfe46592c>
   115d0:	smlabtne	r0, sp, r9, lr
   115d4:	ldrbtmi	r4, [sl], #-2448	; 0xfffff670
   115d8:			; <UNDEFINED> instruction: 0xf7f34479
   115dc:	stmdacs	r0, {r2, r3, r4, r5, r6, r9, sl, fp, sp, lr, pc}
   115e0:			; <UNDEFINED> instruction: 0xf8d8d163
   115e4:	marne	acc0, r1, fp
   115e8:	addshi	pc, lr, r0
   115ec:			; <UNDEFINED> instruction: 0x46284632
   115f0:	mcr2	7, 4, pc, cr0, cr11, {7}	; <UNPREDICTABLE>
   115f4:	stmdacs	r3!, {r7, r9, ip, sp, pc}^
   115f8:	addshi	pc, fp, r0
   115fc:			; <UNDEFINED> instruction: 0xf00028c6
   11600:			; <UNDEFINED> instruction: 0x46308098
   11604:	ldc	7, cr15, [lr], #972	; 0x3cc
   11608:	stmibmi	r4, {r1, r4, r5, r6, r7, sl, sp, lr, pc}
   1160c:	stmib	sp, {r8, r9, sp}^
   11610:	ldrmi	r3, [sl], -r2, lsl #6
   11614:	stmdavs	r8, {r0, r3, r4, r5, r6, sl, lr}
   11618:	stmib	sp, {r0, r7, r8, fp, lr}^
   1161c:	ldrbtmi	r3, [r9], #-768	; 0xfffffd00
   11620:	mrc	7, 2, APSR_nzcv, cr8, cr3, {7}
   11624:	stmdacs	r0, {r0, r2, ip, pc}
   11628:	mcrge	4, 3, pc, cr11, cr15, {1}	; <UNPREDICTABLE>
   1162c:			; <UNDEFINED> instruction: 0x3014f8bd
   11630:			; <UNDEFINED> instruction: 0xf43f2bae
   11634:	stmdbls	r5, {r1, r2, r5, r6, r9, sl, fp, sp, pc}
   11638:	addseq	pc, r8, r5, lsl #2
   1163c:	blx	64f642 <npth_sleep@plt+0x64995a>
   11640:	ldrb	r4, [r5], #1540	; 0x604
   11644:	movwcs	r4, #2423	; 0x977
   11648:	movwcc	lr, #10701	; 0x29cd
   1164c:	ldrbtmi	r4, [r9], #-1562	; 0xfffff9e6
   11650:	ldmdbmi	r5!, {r3, fp, sp, lr}^
   11654:	movwcc	lr, #2509	; 0x9cd
   11658:			; <UNDEFINED> instruction: 0xf7f34479
   1165c:	stmdacs	r0, {r2, r3, r4, r5, r9, sl, fp, sp, lr, pc}
   11660:	mrcge	4, 2, APSR_nzcv, cr4, cr15, {1}
   11664:	blcs	febbe078 <npth_sleep@plt+0xfebb8390>
   11668:	mrcge	4, 2, APSR_nzcv, cr0, cr15, {1}
   1166c:			; <UNDEFINED> instruction: 0xf1054601
   11670:			; <UNDEFINED> instruction: 0xf7ff0098
   11674:			; <UNDEFINED> instruction: 0x4604fafd
   11678:	stmdami	ip!, {r1, r3, r4, r5, r7, sl, sp, lr, pc}^
   1167c:			; <UNDEFINED> instruction: 0xf0164478
   11680:	pkhbtmi	pc, r1, r1, lsl #29	; <UNPREDICTABLE>
   11684:			; <UNDEFINED> instruction: 0xf43f2800
   11688:	stmdbmi	r9!, {r0, r1, r5, r8, r9, sl, fp, sp, pc}^
   1168c:	ldrmi	r2, [sl], -r0, lsl #6
   11690:	movwcc	lr, #10701	; 0x29cd
   11694:	stmdavs	r8, {r0, r3, r4, r5, r6, sl, lr}
   11698:	stmib	sp, {r0, r3, r6, r9, sl, lr}^
   1169c:			; <UNDEFINED> instruction: 0xf7f33300
   116a0:			; <UNDEFINED> instruction: 0x4648ee1a
   116a4:	stcl	7, cr15, [lr], #-972	; 0xfffffc34
   116a8:	stmdami	r2!, {r1, r4, r8, r9, sl, sp, lr, pc}^
   116ac:			; <UNDEFINED> instruction: 0xf0114478
   116b0:	str	pc, [r6, r3, ror #31]!
   116b4:	strbmi	r4, [r0], -r0, ror #18
   116b8:			; <UNDEFINED> instruction: 0xf0164479
   116bc:	ldrb	pc, [r4, -r1, lsr #30]!	; <UNPREDICTABLE>
   116c0:			; <UNDEFINED> instruction: 0x4640495e
   116c4:			; <UNDEFINED> instruction: 0xf0164479
   116c8:	smmul	r8, fp, pc	; <UNPREDICTABLE>
   116cc:			; <UNDEFINED> instruction: 0x4640495c
   116d0:			; <UNDEFINED> instruction: 0xf0164479
   116d4:	udiv	ip, r5, pc
   116d8:			; <UNDEFINED> instruction: 0xf7f3a817
   116dc:			; <UNDEFINED> instruction: 0xf10dec78
   116e0:			; <UNDEFINED> instruction: 0xb108029d
   116e4:	ldrbtmi	r4, [sl], #-2647	; 0xfffff5a9
   116e8:	stmibvs	r9!, {r0, r1, r2, r4, r6, fp, lr}^
   116ec:			; <UNDEFINED> instruction: 0xf0164478
   116f0:			; <UNDEFINED> instruction: 0x4607fe59
   116f4:			; <UNDEFINED> instruction: 0xf43f2800
   116f8:	ldmdbmi	r4, {r1, r4, r8, r9, sl, fp, sp, pc}^
   116fc:	ldrmi	r2, [sl], -r0, lsl #6
   11700:	movwcc	lr, #10701	; 0x29cd
   11704:	stmdavs	r8, {r0, r3, r4, r5, r6, sl, lr}
   11708:	stmib	sp, {r0, r3, r4, r5, r9, sl, lr}^
   1170c:			; <UNDEFINED> instruction: 0xf7f33300
   11710:	ldrtmi	lr, [r8], -r2, ror #27
   11714:	ldc	7, cr15, [r6], #-972	; 0xfffffc34
   11718:			; <UNDEFINED> instruction: 0xf7f7e701
   1171c:	strmi	pc, [r7], -sp, ror #19
   11720:			; <UNDEFINED> instruction: 0xf43f2800
   11724:			; <UNDEFINED> instruction: 0xe6ddaef8
   11728:	ldrbtmi	r4, [r8], #-2121	; 0xfffff7b7
   1172c:			; <UNDEFINED> instruction: 0xffd6f011
   11730:			; <UNDEFINED> instruction: 0xf040e767
   11734:	str	r6, [fp, #-384]!	; 0xfffffe80
   11738:	stcl	7, cr15, [r8], #-972	; 0xfffffc34
   1173c:	andeq	sp, r3, r0, ror #20
   11740:	muleq	r0, ip, r5
   11744:	andeq	lr, r3, sl, ror #13
   11748:	andeq	sp, r3, lr, lsr #20
   1174c:	andeq	sp, r3, r8, lsl sl
   11750:	andeq	r0, r0, r4, ror #11
   11754:	strdeq	lr, [r3], -lr	; <UNPREDICTABLE>
   11758:			; <UNDEFINED> instruction: 0xfffffb8f
   1175c:	muleq	r1, r6, pc	; <UNPREDICTABLE>
   11760:	andeq	r6, r2, lr, asr #14
   11764:	andeq	lr, r3, lr, lsl #11
   11768:	andeq	r6, r2, r2, lsr #12
   1176c:	andeq	lr, r3, r8, lsl #10
   11770:	andeq	r6, r2, r2, asr #11
   11774:	muleq	r1, ip, lr
   11778:	muleq	r2, r2, r6
   1177c:			; <UNDEFINED> instruction: 0x0003e4b4
   11780:	andeq	pc, r1, r2, asr lr	; <UNPREDICTABLE>
   11784:	andeq	r6, r2, r4, asr r6
   11788:	andeq	lr, r3, r0, ror #8
   1178c:	andeq	r6, r2, r2, lsr #12
   11790:	andeq	lr, r3, sl, lsl r4
   11794:	strdeq	r6, [r2], -r0
   11798:	ldrdeq	lr, [r3], -r2
   1179c:	andeq	r6, r2, r8, ror #11
   117a0:	andeq	lr, r3, r2, lsl #7
   117a4:	andeq	sp, r3, r4, lsl #6
   117a8:	andeq	r6, r2, lr, asr #8
   117ac:	andeq	r6, r2, r2, lsl #8
   117b0:	andeq	pc, r1, sl, lsl #26
   117b4:	andeq	r0, r0, r4, lsr #11
   117b8:	andeq	pc, r1, sl, ror ip	; <UNPREDICTABLE>
   117bc:	strdeq	r6, [r2], -r4
   117c0:	andeq	r6, r2, r6, lsr #7
   117c4:	andeq	r6, r2, r8, lsr #6
   117c8:	andeq	r6, r2, lr, asr #7
   117cc:	andeq	r6, r2, ip, lsl #7
   117d0:	andeq	r6, r2, r4, lsl #9
   117d4:	strdeq	lr, [r3], -r8
   117d8:	andeq	r0, r2, r8, asr #9
   117dc:	andeq	r6, r2, r2, ror #8
   117e0:	andeq	lr, r3, sl, lsr #3
   117e4:	ldrdeq	r0, [r0], -r4
   117e8:	andeq	lr, r3, r6, ror r1
   117ec:			; <UNDEFINED> instruction: 0xfffff5ef
   117f0:	andeq	r6, r2, r2, lsr r4
   117f4:	andeq	r9, r2, r6, lsl #20
   117f8:	andeq	lr, r3, r6, asr #2
   117fc:	andeq	fp, r2, sl, asr #13
   11800:	ldrdeq	r9, [r2], -sl
   11804:	andeq	lr, r3, sl, lsl r1
   11808:	strdeq	r6, [r2], -r2
   1180c:	andeq	r5, r2, r8, ror #6
   11810:	andeq	lr, r3, r2, ror #1
   11814:			; <UNDEFINED> instruction: 0xfffff44b
   11818:	andeq	pc, r1, r4, lsr fp	; <UNPREDICTABLE>
   1181c:	muleq	r3, r4, r0
   11820:	andeq	r6, r2, r6, lsr #5
   11824:	andeq	lr, r3, sl, asr r0
   11828:	muleq	r2, r4, r2
   1182c:	andeq	r6, r2, r0, asr #5
   11830:	andeq	lr, r3, r4, lsl r0
   11834:	strdeq	r6, [r2], -ip
   11838:	andeq	r6, r2, r8, ror #5
   1183c:	andeq	r6, r2, r4, asr #5
   11840:			; <UNDEFINED> instruction: 0x000262b8
   11844:	andeq	r5, r2, r2, lsr r2
   11848:	andeq	r6, r2, r8, ror r2
   1184c:	andeq	sp, r3, r4, lsr #31
   11850:	andeq	r6, r2, sl, lsr #5
   11854:	cfstr32mi	mvfx11, [sl], {16}
   11858:	bvs	1862a50 <npth_sleep@plt+0x185cd68>
   1185c:	ldfltd	f3, [r0, #-4]
   11860:	andeq	pc, ip, r4, lsl #2
   11864:	bl	12cf838 <npth_sleep@plt+0x12c9b50>
   11868:	movwcs	fp, #6416	; 0x1910
   1186c:	lfmlt	f6, 4, [r0, #-396]	; 0xfffffe74
   11870:	stc	7, cr15, [r4, #972]	; 0x3cc
   11874:	stmdami	r3, {r0, r9, sl, lr}
   11878:			; <UNDEFINED> instruction: 0xf0114478
   1187c:	svclt	0x0000ff6b
   11880:	andeq	sp, r3, r0, asr lr
   11884:	andeq	r6, r2, ip, ror r1
   11888:	addlt	fp, r2, r0, lsl r5
   1188c:	ldrbtmi	r4, [ip], #-3080	; 0xfffff3f8
   11890:	strmi	r6, [r8], -r1, lsr #16
   11894:			; <UNDEFINED> instruction: 0xf7f49101
   11898:	stmdbls	r1, {r2, r3, r6, r8, fp, sp, lr, pc}
   1189c:	strmi	r6, [r2], -r3, lsr #21
   118a0:	ldrbtmi	r4, [r8], #-2052	; 0xfffff7fc
   118a4:	pop	{r1, ip, sp, pc}
   118a8:			; <UNDEFINED> instruction: 0xf0114010
   118ac:	svclt	0x0000bee5
   118b0:	andeq	sp, r3, sl, lsl lr
   118b4:	andeq	r6, r2, r2, ror r1
   118b8:	blmi	a64160 <npth_sleep@plt+0xa5e478>
   118bc:	ldrlt	r4, [r0, #-1146]	; 0xfffffb86
   118c0:	ldmpl	r3, {r2, r3, r9, sl, fp, ip}^
   118c4:	ldmdavs	fp, {r1, r2, r7, ip, sp, pc}
   118c8:			; <UNDEFINED> instruction: 0xf04f9305
   118cc:	ldcle	3, cr0, [r7, #-0]
   118d0:	tstls	r1, r3, lsl #18
   118d4:			; <UNDEFINED> instruction: 0xf7f34608
   118d8:	stmdami	r2!, {r4, r9, fp, sp, lr, pc}
   118dc:	ldrbtmi	r9, [r8], #-2819	; 0xfffff4fd
   118e0:	andcc	r9, ip, r1, lsl #18
   118e4:	strls	r4, [r3], #-1052	; 0xfffffbe4
   118e8:	stmda	ip!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   118ec:	ldmdami	lr, {r3, r5, r6, r7, r8, fp, ip, sp, pc}
   118f0:	andcc	r4, ip, r8, ror r4
   118f4:	stmdb	sl!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   118f8:	bmi	73fe20 <npth_sleep@plt+0x73a138>
   118fc:	ldrbtmi	r4, [sl], #-2840	; 0xfffff4e8
   11900:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   11904:	subsmi	r9, sl, r5, lsl #22
   11908:	andlt	sp, r6, r5, lsr #2
   1190c:			; <UNDEFINED> instruction: 0xf7f3bd10
   11910:	stmdavs	r0, {r1, r3, r4, r7, r9, sl, fp, sp, lr, pc}
   11914:	ldc	7, cr15, [r2, #-972]!	; 0xfffffc34
   11918:	bicscs	pc, r5, r0, asr #4
   1191c:	ldmdami	r4, {r1, r9, sl, lr}
   11920:			; <UNDEFINED> instruction: 0xf0114478
   11924:	ldrdcs	pc, [r0], -fp
   11928:	teqcs	lr, #60555264	; 0x39c0000
   1192c:	vmvn.i32	d18, #3840	; 0x00000f00
   11930:	vsubw.s8	q10, q0, d0
   11934:	stmdacs	lr!, {r9, lr}^
   11938:	ldrmi	fp, [r8], -ip, lsl #30
   1193c:	bfi	r4, r0, #12, #17
   11940:	ldrbtmi	r4, [r8], #-2060	; 0xfffff7f4
   11944:			; <UNDEFINED> instruction: 0xf7f3300c
   11948:	stmdacs	r0, {r1, r2, r3, r4, r5, r6, r7, r9, fp, sp, lr, pc}
   1194c:	adccs	sp, sp, pc, asr #1
   11950:	andmi	pc, r0, r0, asr #5
   11954:			; <UNDEFINED> instruction: 0xf7f3e7d1
   11958:	svclt	0x0000eb5a
   1195c:	andeq	sp, r3, r4, asr r1
   11960:	muleq	r0, ip, r5
   11964:	andeq	sp, r3, sl, asr #27
   11968:			; <UNDEFINED> instruction: 0x0003ddb8
   1196c:	andeq	sp, r3, r2, lsl r1
   11970:	andeq	r6, r2, r0, lsr r1
   11974:	andeq	sp, r3, r6, ror #26
   11978:	svcmi	0x00f0e92d
   1197c:	stc	6, cr4, [sp, #-544]!	; 0xfffffde0
   11980:			; <UNDEFINED> instruction: 0xf8df8b02
   11984:			; <UNDEFINED> instruction: 0xf8df65c8
   11988:	ldrbtmi	r5, [lr], #-1480	; 0xfffffa38
   1198c:	strbmi	pc, [r4, #2271]	; 0x8df	; <UNPREDICTABLE>
   11990:	strbvc	pc, [r4, #2271]	; 0x8df	; <UNPREDICTABLE>
   11994:	sfmmi	f7, 1, [r4, #-692]!	; 0xfffffd4c
   11998:	ldrbtmi	r5, [ip], #-2421	; 0xfffff68b
   1199c:			; <UNDEFINED> instruction: 0xf8dd4616
   119a0:	stmdavs	sp!, {r2, r4, r6, sl, sp}
   119a4:	ldrpl	pc, [ip], #-2253	; 0xfffff733
   119a8:	streq	pc, [r0, #-79]	; 0xffffffb1
   119ac:	stmibpl	r7!, {r0, r5, r9, sl, lr}^
   119b0:	ldrbmi	pc, [r0], #-2269	; 0xfffff723	; <UNPREDICTABLE>
   119b4:			; <UNDEFINED> instruction: 0xa010f8d7
   119b8:	strcs	r9, [r0, -r5, lsl #14]
   119bc:	svceq	0x0000f1ba
   119c0:	teqhi	r4, r0, asr #32	; <UNPREDICTABLE>
   119c4:	bvs	e3430 <npth_sleep@plt+0xdd748>
   119c8:	blcs	231e4 <npth_sleep@plt+0x1d4fc>
   119cc:	teqhi	pc, r0, asr #32	; <UNPREDICTABLE>
   119d0:			; <UNDEFINED> instruction: 0xf0002c00
   119d4:	bvs	ff8f2254 <npth_sleep@plt+0xff8ec56c>
   119d8:			; <UNDEFINED> instruction: 0xf0002b00
   119dc:			; <UNDEFINED> instruction: 0xf1b8821a
   119e0:			; <UNDEFINED> instruction: 0xf0000f00
   119e4:	mvfcssz	f0, f3
   119e8:	cmnhi	r3, r0	; <UNPREDICTABLE>
   119ec:	strbne	pc, [ip, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
   119f0:	andls	r4, r6, #48, 12	; 0x3000000
   119f4:			; <UNDEFINED> instruction: 0xf7f34479
   119f8:	bls	1cbe08 <npth_sleep@plt+0x1c6120>
   119fc:	beq	4e0c4 <npth_sleep@plt+0x483dc>
   11a00:			; <UNDEFINED> instruction: 0xf04fbf18
   11a04:			; <UNDEFINED> instruction: 0xf8d50a01
   11a08:	blcs	1dc70 <npth_sleep@plt+0x17f88>
   11a0c:	mvnshi	pc, r0
   11a10:			; <UNDEFINED> instruction: 0xf8c53301
   11a14:	bcs	1dc7c <npth_sleep@plt+0x17f94>
   11a18:	mvnhi	pc, r0
   11a1c:	ldrbcc	pc, [r8], #-2269	; 0xfffff723	; <UNPREDICTABLE>
   11a20:	blcs	a0630 <npth_sleep@plt+0x9a948>
   11a24:	mvnhi	pc, r0, lsl #4
   11a28:	ldrbcc	pc, [r8], #-2269	; 0xfffff723	; <UNPREDICTABLE>
   11a2c:	svclt	0x00082b03
   11a30:	andle	r2, r3, r5, ror r3
   11a34:	svclt	0x000c2b04
   11a38:	cmncs	lr, #-872415231	; 0xcc000001
   11a3c:	bleq	c4de78 <npth_sleep@plt+0xc48190>
   11a40:			; <UNDEFINED> instruction: 0xf8df9200
   11a44:	vqrshl.s8	d18, d12, d0
   11a48:	ldrbmi	r3, [r8], -sl, ror #3
   11a4c:			; <UNDEFINED> instruction: 0xf7f3447a
   11a50:			; <UNDEFINED> instruction: 0xf8dfeef8
   11a54:	movwcs	r1, #1296	; 0x510
   11a58:	stmib	sp, {r1, r3, r4, r9, sl, lr}^
   11a5c:	ldrbtmi	r3, [r9], #-770	; 0xfffffcfe
   11a60:	ldreq	pc, [r8, r5, lsl #2]
   11a64:	stmdavs	r8, {r1, r2, r8, r9, sl, ip, pc}
   11a68:	stmib	sp, {r0, r3, r4, r6, r9, sl, lr}^
   11a6c:			; <UNDEFINED> instruction: 0xf7f33300
   11a70:			; <UNDEFINED> instruction: 0xb128ec32
   11a74:	vhsub.s8	d27, d16, d2
   11a78:	addsmi	r1, sl, #1275068416	; 0x4c000000
   11a7c:	cmnhi	r9, r0, asr #32	; <UNPREDICTABLE>
   11a80:	ldrbmi	r4, [r8], -r1, asr #12
   11a84:			; <UNDEFINED> instruction: 0xf9a0f7ff
   11a88:	ldrbcs	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
   11a8c:	ldrbmi	r2, [r9], -r0, lsl #6
   11a90:	movwls	r4, #13434	; 0x347a
   11a94:			; <UNDEFINED> instruction: 0x461a6810
   11a98:	movwcc	lr, #6605	; 0x19cd
   11a9c:			; <UNDEFINED> instruction: 0xf7f39300
   11aa0:	stmdacs	r0, {r1, r3, r4, sl, fp, sp, lr, pc}
   11aa4:	msrhi	SPSR_sc, r0, asr #32
   11aa8:			; <UNDEFINED> instruction: 0xf0002e00
   11aac:			; <UNDEFINED> instruction: 0xf8df81f0
   11ab0:			; <UNDEFINED> instruction: 0x463324bc
   11ab4:	mvncc	pc, r0, asr #4
   11ab8:	ldrbtmi	r4, [sl], #-1624	; 0xfffff9a8
   11abc:	mcr	7, 6, pc, cr0, cr3, {7}	; <UNPREDICTABLE>
   11ac0:	strtcs	pc, [ip], #2271	; 0x8df
   11ac4:	ldrbmi	r2, [r9], -r0, lsl #6
   11ac8:	movwls	r4, #13434	; 0x347a
   11acc:			; <UNDEFINED> instruction: 0x461a6810
   11ad0:	movwcc	lr, #6605	; 0x19cd
   11ad4:			; <UNDEFINED> instruction: 0xf7f39300
   11ad8:	stmdacs	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}
   11adc:	cmphi	r9, r0, asr #32	; <UNPREDICTABLE>
   11ae0:	cmplt	r3, r3, lsr #18
   11ae4:	vldrvs	d9, [fp, #20]
   11ae8:	strtmi	fp, [r8], -fp, lsr #2
   11aec:			; <UNDEFINED> instruction: 0xf998f7ff
   11af0:			; <UNDEFINED> instruction: 0xf0402800
   11af4:			; <UNDEFINED> instruction: 0xf1b9813e
   11af8:	andsle	r0, r8, r0, lsl #30
   11afc:	ldrbtcs	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   11b00:	vmax.s8	q10, q0, <illegal reg q5.5>
   11b04:	ldrbmi	r3, [r8], -sl, ror #3
   11b08:			; <UNDEFINED> instruction: 0xf7f3447a
   11b0c:			; <UNDEFINED> instruction: 0xf8dfee9a
   11b10:	movwcs	r2, #1128	; 0x468
   11b14:	ldrbtmi	r4, [sl], #-1625	; 0xfffff9a7
   11b18:	ldmdavs	r0, {r0, r1, r8, r9, ip, pc}
   11b1c:	stmib	sp, {r1, r3, r4, r9, sl, lr}^
   11b20:	movwls	r3, #769	; 0x301
   11b24:	bl	ff5cfaf8 <npth_sleep@plt+0xff5c9e10>
   11b28:			; <UNDEFINED> instruction: 0xf0402800
   11b2c:	stmdbvs	r3!, {r1, r5, r8, pc}^
   11b30:			; <UNDEFINED> instruction: 0xf0402b00
   11b34:	stmiavs	r1!, {r1, r2, r4, r5, r7, r8, pc}
   11b38:	stmiavs	r2!, {r8, r9, sp}^
   11b3c:	movwcc	lr, #27076	; 0x69c4
   11b40:	vqsub.u8	d20, d16, d1
   11b44:	bvs	ff8b2298 <npth_sleep@plt+0xff8ac5b0>
   11b48:	stmdaeq	r4!, {r0, r2, r3, r8, ip, sp, lr, pc}
   11b4c:			; <UNDEFINED> instruction: 0xf8df46a1
   11b50:			; <UNDEFINED> instruction: 0xf809142c
   11b54:	stmib	r8, {r4, r5, r8, r9, sl, fp, ip, sp}^
   11b58:	ldrbtmi	r3, [r9], #-512	; 0xfffffe00
   11b5c:	strtcc	pc, [r0], #-2271	; 0xfffff721
   11b60:	andsge	pc, ip, sp, asr #17
   11b64:	ldrbtmi	r4, [fp], #-1674	; 0xfffff976
   11b68:	andls	pc, r8, r8, asr #17
   11b6c:	bcc	44d394 <npth_sleep@plt+0x4476ac>
   11b70:	ldrcc	pc, [r0], #-2271	; 0xfffff721
   11b74:	movwls	r4, #21627	; 0x547b
   11b78:	blcs	2c10c <npth_sleep@plt+0x26424>
   11b7c:	rscshi	pc, pc, r0, asr #32
   11b80:	strvs	pc, [r4], #-2271	; 0xfffff721
   11b84:	ldrbtmi	r2, [lr], #-258	; 0xfffffefe
   11b88:			; <UNDEFINED> instruction: 0xf7f36830
   11b8c:	strmi	lr, [r7], -ip, lsl #23
   11b90:			; <UNDEFINED> instruction: 0xf7f36830
   11b94:	ldmibmi	sp!, {r3, r6, r7, r9, fp, sp, lr, pc}^
   11b98:			; <UNDEFINED> instruction: 0xf1046830
   11b9c:	ldrbtmi	r0, [r9], #-540	; 0xfffffde4
   11ba0:	tstls	r0, r3, lsl #4
   11ba4:			; <UNDEFINED> instruction: 0xf8df4643
   11ba8:	bmi	ffec2b50 <npth_sleep@plt+0xffebce68>
   11bac:	ldrbtmi	r4, [ip], #2554	; 0x9fa
   11bb0:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
   11bb4:	ldrbtmi	r0, [r9], #-3073	; 0xfffff3ff
   11bb8:	bl	fe34fb8c <npth_sleep@plt+0xfe349ea4>
   11bbc:	tstcs	r2, sl, lsr r6
   11bc0:	ldmdavs	r0!, {r0, r1, r2, r9, sl, lr}
   11bc4:	svc	0x002cf7f3
   11bc8:			; <UNDEFINED> instruction: 0xf0402f00
   11bcc:	stmdavs	r6!, {r0, r1, r4, r5, r6, r7, pc}
   11bd0:			; <UNDEFINED> instruction: 0xf0402e00
   11bd4:	bvs	8f20c0 <npth_sleep@plt+0x8ec3d8>
   11bd8:	andcs	fp, r0, #-1073741768	; 0xc0000038
   11bdc:	adcvs	r4, r2, #32, 12	; 0x2000000
   11be0:			; <UNDEFINED> instruction: 0xb1b84798
   11be4:	streq	r6, [lr, #2529]	; 0x9e1
   11be8:	sbchi	pc, r3, r0, lsl #2
   11bec:	blcs	2fe600 <npth_sleep@plt+0x2f8918>
   11bf0:	adcshi	pc, pc, r0, asr #32
   11bf4:	svccs	0x00006aa7
   11bf8:	addhi	pc, sl, r0, asr #32
   11bfc:	stmibvs	r8!, {r0, r1, r2, r8, r9, fp, ip, pc}
   11c00:			; <UNDEFINED> instruction: 0xf0002b00
   11c04:	stmibmi	r5!, {r0, r2, r3, r7, r8, pc}^
   11c08:			; <UNDEFINED> instruction: 0xf00d4479
   11c0c:	strmi	pc, [r7], -r5, ror #18
   11c10:	cmnle	ip, r0, lsl #30
   11c14:			; <UNDEFINED> instruction: 0xb1236963
   11c18:	ldrbeq	r6, [sl, #2531]	; 0x9e3
   11c1c:	movwcs	fp, #8004	; 0x1f44
   11c20:	stmdals	r6, {r0, r1, r5, r7, r8, sp, lr}
   11c24:			; <UNDEFINED> instruction: 0xf7ff2100
   11c28:	strmi	pc, [r7], -r3, lsr #16
   11c2c:	blmi	ff2247a4 <npth_sleep@plt+0xff21eabc>
   11c30:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   11c34:			; <UNDEFINED> instruction: 0xf8dd681a
   11c38:	subsmi	r3, sl, ip, lsl r4
   11c3c:	orrhi	pc, r3, r0, asr #32
   11c40:	vmin.s8	d4, d13, d24
   11c44:	ldc	13, cr4, [sp], #144	; 0x90
   11c48:	pop	{r1, r8, r9, fp, pc}
   11c4c:	blcs	75c14 <npth_sleep@plt+0x6ff2c>
   11c50:	rscshi	pc, r6, r0
   11c54:	svclt	0x001c2b03
   11c58:	vorr.i32	q9, #83886080	; 0x05000000
   11c5c:	mvnle	r4, r0, lsl #14
   11c60:	vstrge	s12, [r9, #-900]	; 0xfffffc7c
   11c64:	eorsge	pc, r0, r4, lsl #17
   11c68:	stmdbcc	r1, {r3, r9, sl, fp, sp, pc}
   11c6c:	stmibmi	sp, {r8, ip, pc}^
   11c70:	ldrtmi	r4, [r2], -fp, lsr #12
   11c74:			; <UNDEFINED> instruction: 0xf7fb4479
   11c78:	strmi	pc, [r7], -pc, asr #25
   11c7c:	bicsle	r2, r5, r0, lsl #16
   11c80:			; <UNDEFINED> instruction: 0xf1046836
   11c84:	stmdavs	sl!, {r4, r5}
   11c88:			; <UNDEFINED> instruction: 0xf7f34631
   11c8c:			; <UNDEFINED> instruction: 0x4630e918
   11c90:	ldmdb	r8!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   11c94:	strtmi	r6, [r2], #-2090	; 0xfffff7d6
   11c98:	eorsvc	pc, r0, r2, lsl #17
   11c9c:	bcs	2c52c <npth_sleep@plt+0x26844>
   11ca0:	adcvs	sp, r7, #196	; 0xc4
   11ca4:	ldrmi	r4, [r0, r0, lsr #12]
   11ca8:	ldr	r4, [pc, r7, lsl #12]!
   11cac:	stmibvs	r0, {r0, r1, r5, fp, sp, lr}
   11cb0:	blcs	364d0 <npth_sleep@plt+0x307e8>
   11cb4:	adcshi	pc, sp, r0, asr #32
   11cb8:	ldrbtmi	r4, [r9], #-2491	; 0xfffff645
   11cbc:			; <UNDEFINED> instruction: 0xf90cf00d
   11cc0:	strmi	r9, [r0], r6, lsl #20
   11cc4:			; <UNDEFINED> instruction: 0xf47f2e00
   11cc8:			; <UNDEFINED> instruction: 0xf1b8ae91
   11ccc:			; <UNDEFINED> instruction: 0xf43f0f00
   11cd0:	ldmibmi	r6!, {r1, r3, r4, r7, r9, sl, fp, sp, pc}
   11cd4:	andls	r4, r6, #64, 12	; 0x4000000
   11cd8:			; <UNDEFINED> instruction: 0xf7f24479
   11cdc:	bls	1cdb24 <npth_sleep@plt+0x1c7e3c>
   11ce0:	beq	4e3a8 <npth_sleep@plt+0x486c0>
   11ce4:			; <UNDEFINED> instruction: 0xf04fbf18
   11ce8:	str	r0, [ip], r1, lsl #20
   11cec:	tstne	r1, #64, 4	; <UNPREDICTABLE>
   11cf0:			; <UNDEFINED> instruction: 0xd174429a
   11cf4:	stmibvs	r8!, {r0, r1, r2, r8, r9, fp, ip, pc}
   11cf8:			; <UNDEFINED> instruction: 0xf0002b00
   11cfc:	stmibmi	ip!, {r1, r2, r3, r7, pc}
   11d00:			; <UNDEFINED> instruction: 0xf00d4479
   11d04:	strmi	pc, [r7], -r9, ror #17
   11d08:			; <UNDEFINED> instruction: 0xf43f2f00
   11d0c:	stmibvs	r1!, {r5, r6, r8, r9, sl, fp, sp, pc}^
   11d10:	streq	r6, [fp, #2274]	; 0x8e2
   11d14:	svclt	0x005868a1
   11d18:	addsmi	r3, r1, #268435456	; 0x10000000
   11d1c:	vhadd.u8	q11, q8, q9
   11d20:	bvs	ff8b20bc <npth_sleep@plt+0xff8ac3d4>
   11d24:	stmibmi	r3!, {r9, sl, sp}
   11d28:	eorsvs	pc, r0, r4, lsl #17
   11d2c:	stmib	r8, {r0, r3, r4, r5, r6, sl, lr}^
   11d30:	stmibvs	r8!, {r9, sp, lr}
   11d34:	andls	pc, r8, r8, asr #17
   11d38:			; <UNDEFINED> instruction: 0xf8cef00d
   11d3c:	vmin.s8	d20, d0, d27
   11d40:	strmi	r3, [r2], -sl, ror #3
   11d44:	mcrrne	8, 14, r6, r7, cr0
   11d48:	stmib	sp, {r5, r7, fp, sp, lr}^
   11d4c:	ldrbmi	r7, [r8], -r0
   11d50:	ldcl	7, cr15, [r6, #-972]!	; 0xfffffc34
   11d54:			; <UNDEFINED> instruction: 0x96034998
   11d58:	ldrbtmi	r4, [r9], #-1587	; 0xfffff9cd
   11d5c:	ldrtmi	r9, [r2], -r2, lsl #12
   11d60:	ldrbmi	r6, [r9], -r8, lsl #16
   11d64:	strvs	lr, [r0], -sp, asr #19
   11d68:	b	fed4fd3c <npth_sleep@plt+0xfed4a054>
   11d6c:			; <UNDEFINED> instruction: 0xf43f2800
   11d70:	strmi	sl, [r1], -r3, lsl #30
   11d74:			; <UNDEFINED> instruction: 0xf7fe9806
   11d78:			; <UNDEFINED> instruction: 0x4607ff7b
   11d7c:			; <UNDEFINED> instruction: 0x4651e756
   11d80:			; <UNDEFINED> instruction: 0xf00d69a8
   11d84:	cdp	8, 1, cr15, cr8, cr9, {5}
   11d88:	vpmin.s8	d18, d0, d0
   11d8c:	strmi	r3, [r3], -sl, ror #3
   11d90:			; <UNDEFINED> instruction: 0xf7f34658
   11d94:	blls	18d2f4 <npth_sleep@plt+0x18760c>
   11d98:	ldmdavs	r8, {r0, r3, r4, r6, r9, sl, lr}
   11d9c:	ldrmi	r2, [sl], -r0, lsl #6
   11da0:	movwcc	lr, #10701	; 0x29cd
   11da4:	movwls	r9, #769	; 0x301
   11da8:	b	fe54fd7c <npth_sleep@plt+0xfe54a094>
   11dac:			; <UNDEFINED> instruction: 0xf43f2800
   11db0:	ldrb	sl, [lr, r7, ror #29]
   11db4:			; <UNDEFINED> instruction: 0xf01769e3
   11db8:			; <UNDEFINED> instruction: 0xf3c74ffe
   11dbc:	adcslt	r6, sl, #-2147483647	; 0x80000001
   11dc0:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
   11dc4:	vhadd.s8	d29, d0, d3
   11dc8:	addmi	r1, r2, #21
   11dcc:	blcs	45e80 <npth_sleep@plt+0x40198>
   11dd0:	bcs	1906008 <npth_sleep@plt+0x1900320>
   11dd4:			; <UNDEFINED> instruction: 0xf007d18a
   11dd8:			; <UNDEFINED> instruction: 0xf04141fe
   11ddc:	ldrtmi	r0, [r9], -r6, asr #15
   11de0:			; <UNDEFINED> instruction: 0xf7fe9806
   11de4:	strmi	pc, [r7], -r5, asr #30
   11de8:			; <UNDEFINED> instruction: 0xf10de720
   11dec:	bmi	1cd4ab4 <npth_sleep@plt+0x1ccedcc>
   11df0:	mvncc	pc, r0, asr #4
   11df4:			; <UNDEFINED> instruction: 0x4658447a
   11df8:	stc	7, cr15, [r2, #-972]!	; 0xfffffc34
   11dfc:	strtmi	lr, [r8], -r9, lsr #12
   11e00:			; <UNDEFINED> instruction: 0xf7ff9206
   11e04:	bls	1d0148 <npth_sleep@plt+0x1ca460>
   11e08:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
   11e0c:	cfmvdhrge	mvd3, pc
   11e10:	ldrcs	lr, [r7, -ip, lsl #14]!
   11e14:	strmi	pc, [r0, -r0, asr #5]
   11e18:	stmdbmi	r9!, {r3, r8, r9, sl, sp, lr, pc}^
   11e1c:			; <UNDEFINED> instruction: 0xf00d4479
   11e20:			; <UNDEFINED> instruction: 0x4607f85b
   11e24:			; <UNDEFINED> instruction: 0x0609e770
   11e28:	strbeq	pc, [r3, -r1, asr #32]!	; <UNPREDICTABLE>
   11e2c:	bicsle	r2, r4, r0, lsl #22
   11e30:	stmdbmi	r4!, {r0, r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
   11e34:			; <UNDEFINED> instruction: 0xf00d4479
   11e38:	bls	1cff7c <npth_sleep@plt+0x1ca294>
   11e3c:	strb	r4, [r1, -r0, lsl #13]
   11e40:	vqdmlsl.s<illegal width 8>	q9, d0, d3[4]
   11e44:	ldrbt	r4, [r1], r0, lsl #14
   11e48:	mlascc	r0, r4, r8, pc	; <UNPREDICTABLE>
   11e4c:	eorseq	pc, r0, #-1073741784	; 0xc0000028
   11e50:	stmdale	r6, {r0, r3, r9, fp, sp}
   11e54:			; <UNDEFINED> instruction: 0xf812464a
   11e58:			; <UNDEFINED> instruction: 0xf1a33f01
   11e5c:	stmdbcs	r9, {r4, r5, r8}
   11e60:	blcs	4864c <npth_sleep@plt+0x42964>
   11e64:	stmdavs	r7!, {r1, r4, r6, r8, ip, lr, pc}^
   11e68:			; <UNDEFINED> instruction: 0xf7f34648
   11e6c:	tstlt	pc, r2, asr fp	; <UNPREDICTABLE>
   11e70:	cmple	lr, #1879048200	; 0x70000008
   11e74:			; <UNDEFINED> instruction: 0xf67f4286
   11e78:	ldmdbmi	r3, {r1, r2, r3, r5, r7, r9, sl, fp, sp, pc}^
   11e7c:	ldrbtmi	r6, [r9], #-2472	; 0xfffff658
   11e80:			; <UNDEFINED> instruction: 0xf82af00d
   11e84:	svccs	0x00004607
   11e88:	svcge	0x0041f47f
   11e8c:	stmibvs	r8!, {r0, r1, r5, r7, r9, sl, sp, lr, pc}
   11e90:	svceq	0x0000f1ba
   11e94:	stmdbmi	sp, {r2, r5, ip, lr, pc}^
   11e98:			; <UNDEFINED> instruction: 0xf00d4479
   11e9c:			; <UNDEFINED> instruction: 0x4606f81d
   11ea0:	stmdbmi	fp, {r0, r2, r9, sl, sp, lr, pc}^
   11ea4:	stmibvs	r8!, {r9, sl, sp}
   11ea8:			; <UNDEFINED> instruction: 0xf00d4479
   11eac:	bmi	128ff08 <npth_sleep@plt+0x128a220>
   11eb0:	mvncc	pc, r0, asr #4
   11eb4:			; <UNDEFINED> instruction: 0x4603447a
   11eb8:			; <UNDEFINED> instruction: 0xf7f34658
   11ebc:	stmdbmi	r6, {r1, r6, r7, sl, fp, sp, lr, pc}^
   11ec0:	ldrtmi	r9, [r3], -r3, lsl #12
   11ec4:			; <UNDEFINED> instruction: 0x96024479
   11ec8:	stmdavs	r8, {r1, r4, r5, r9, sl, lr}
   11ecc:	stmib	sp, {r0, r3, r4, r6, r9, sl, lr}^
   11ed0:			; <UNDEFINED> instruction: 0xf7f36600
   11ed4:	stmdacs	r0, {r9, fp, sp, lr, pc}
   11ed8:	mcrge	4, 1, pc, cr13, cr15, {1}	; <UNPREDICTABLE>
   11edc:	strt	r6, [sl], -r6, ror #2
   11ee0:	ldrbtmi	r4, [r9], #-2366	; 0xfffff6c2
   11ee4:			; <UNDEFINED> instruction: 0xfff8f00c
   11ee8:	strb	r4, [r0, #1542]!	; 0x606
   11eec:	subscs	r6, r7, #2162688	; 0x210000
   11ef0:	vsubw.s8	q9, q0, d11
   11ef4:	vsubl.s8	q10, d0, d0
   11ef8:	stmdals	r6, {r8, r9, lr}
   11efc:	svclt	0x00142900
   11f00:			; <UNDEFINED> instruction: 0x46194611
   11f04:	mrc2	7, 5, pc, cr4, cr14, {7}
   11f08:	str	r4, [pc], r7, lsl #12
   11f0c:	stmibvs	r8!, {r2, r4, r5, r8, fp, lr}
   11f10:			; <UNDEFINED> instruction: 0xf00c4479
   11f14:	strmi	pc, [r7], -r1, ror #31
   11f18:			; <UNDEFINED> instruction: 0xf47f2f00
   11f1c:			; <UNDEFINED> instruction: 0xe65aaef8
   11f20:	ldrbtmi	r4, [r9], #-2352	; 0xfffff6d0
   11f24:			; <UNDEFINED> instruction: 0xffd8f00c
   11f28:	svccs	0x00004607
   11f2c:	mrcge	4, 3, APSR_nzcv, cr2, cr15, {1}
   11f30:	pushmi	{r0, r2, r3, r5, r6, r7, r9, sl, sp, lr, pc}
   11f34:	ldrbtmi	r6, [r9], #-2472	; 0xfffff658
   11f38:			; <UNDEFINED> instruction: 0xffcef00c
   11f3c:	svccs	0x00004607
   11f40:	mcrge	4, 7, pc, cr5, cr15, {3}	; <UNPREDICTABLE>
   11f44:			; <UNDEFINED> instruction: 0xf7f3e647
   11f48:	svclt	0x0000e862
   11f4c:	andeq	sp, r3, r6, lsl #1
   11f50:	muleq	r0, ip, r5
   11f54:	andeq	sp, r3, r6, ror r0
   11f58:	andeq	r0, r0, r4, ror #11
   11f5c:	andeq	r6, r2, r8, lsl #4
   11f60:	ldrdeq	r6, [r2], -r8
   11f64:	andeq	sp, r3, sl, asr #24
   11f68:	andeq	sp, r3, r8, lsl ip
   11f6c:	muleq	r2, lr, r0
   11f70:	andeq	sp, r3, r0, ror #23
   11f74:	andeq	r6, r2, r0, rrx
   11f78:	muleq	r3, r2, fp
   11f7c:	andeq	r6, r2, lr, lsr #32
   11f80:	andeq	r6, r2, sl, lsr #32
   11f84:	andeq	sp, r3, r4, lsr fp
   11f88:	andeq	sp, r3, r2, lsr #22
   11f8c:			; <UNDEFINED> instruction: 0xffffecc7
   11f90:			; <UNDEFINED> instruction: 0xffffef0f
   11f94:			; <UNDEFINED> instruction: 0xffffeed9
   11f98:	andeq	r5, r2, sl, ror #31
   11f9c:	strdeq	r5, [r2], -r0
   11fa0:	andeq	ip, r3, r0, ror #27
   11fa4:	ldrdeq	r0, [r2], -r0	; <UNPREDICTABLE>
   11fa8:	andeq	r5, r2, r2, lsl lr
   11fac:	andeq	r5, r2, r4, lsr #30
   11fb0:	andeq	r5, r2, r8, lsr #29
   11fb4:	andeq	r5, r2, r4, ror #29
   11fb8:	andeq	sp, r3, lr, asr #18
   11fbc:	andeq	r5, r2, r4, asr #26
   11fc0:	muleq	r2, ip, sp
   11fc4:	andeq	r5, r2, r8, asr #24
   11fc8:	andeq	r5, r2, sl, ror #26
   11fcc:	andeq	r5, r2, r8, lsl #30
   11fd0:	andeq	r1, r2, r0, ror #2
   11fd4:	andeq	r5, r2, r0, asr #25
   11fd8:	andeq	sp, r3, r4, ror #15
   11fdc:	andeq	r5, r2, sl, ror #24
   11fe0:			; <UNDEFINED> instruction: 0x00025cbc
   11fe4:	ldrdeq	r5, [r2], -lr
   11fe8:	andeq	r5, r2, r2, ror ip
   11fec:	svcmi	0x00f0e92d
   11ff0:	svcmi	0x00c0460d
   11ff4:	lfmmi	f7, 1, [ip, #-692]	; 0xfffffd4c
   11ff8:	ldrbtmi	r4, [pc], #-2495	; 12000 <npth_sleep@plt+0xc318>
   11ffc:	mcrmi	12, 6, r4, cr0, cr15, {5}
   12000:	ldrbtmi	r5, [ip], #-2169	; 0xfffff787
   12004:	strbge	pc, [r0], #-2269	; 0xfffff723	; <UNPREDICTABLE>
   12008:			; <UNDEFINED> instruction: 0xf8cd6809
   1200c:			; <UNDEFINED> instruction: 0xf04f1414
   12010:	mrscs	r0, (UNDEF: 16)
   12014:	strtmi	r6, [r1], -r9, lsr #32
   12018:	ldrmi	r5, [lr], -r7, lsr #19
   1201c:	strblt	pc, [r8], #-2269	; 0xfffff723	; <UNPREDICTABLE>
   12020:	blcs	2c514 <npth_sleep@plt+0x2682c>
   12024:	bvs	10653c <npth_sleep@plt+0x100854>
   12028:			; <UNDEFINED> instruction: 0xb1bb4604
   1202c:			; <UNDEFINED> instruction: 0xf0002b01
   12030:	blcs	f2554 <npth_sleep@plt+0xec86c>
   12034:	subscs	fp, r5, ip, lsl pc
   12038:	andmi	pc, r0, r0, asr #5
   1203c:	msrhi	CPSR_xc, r0
   12040:	blmi	feb64b08 <npth_sleep@plt+0xfeb5ee20>
   12044:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   12048:			; <UNDEFINED> instruction: 0xf8dd681a
   1204c:	subsmi	r3, sl, r4, lsl r4
   12050:	cmphi	r6, r0, asr #32	; <UNPREDICTABLE>
   12054:	lfmmi	f7, 1, [ip, #-52]	; 0xffffffcc
   12058:	svchi	0x00f0e8bd
   1205c:			; <UNDEFINED> instruction: 0x3098f8d0
   12060:	blcs	23aac <npth_sleep@plt+0x1ddc4>
   12064:	mrshi	pc, (UNDEF: 6)	; <UNPREDICTABLE>
   12068:			; <UNDEFINED> instruction: 0xf8c03301
   1206c:	mcrcs	0, 0, r3, cr0, cr8, {4}
   12070:	rschi	pc, r2, r0
   12074:	svceq	0x0000f1bb
   12078:			; <UNDEFINED> instruction: 0xf8ddd01e
   1207c:	blcc	9f1b4 <npth_sleep@plt+0x994cc>
   12080:	ldmdale	r9, {r1, r8, r9, fp, sp}
   12084:	strbcc	pc, [ip], #-2269	; 0xfffff723	; <UNPREDICTABLE>
   12088:	svclt	0x00082b03
   1208c:	andle	r2, r3, r5, ror r3
   12090:	svclt	0x000c2b04
   12094:	cmncs	lr, #-872415231	; 0xcc000001
   12098:	stmdaeq	r8!, {r0, r2, r3, r8, ip, sp, lr, pc}
   1209c:	vpmin.s8	d20, d16, d10
   120a0:			; <UNDEFINED> instruction: 0xf8cd31ea
   120a4:	ldrbtmi	fp, [sl], #-0
   120a8:			; <UNDEFINED> instruction: 0xf7f34640
   120ac:	and	lr, ip, sl, asr #23
   120b0:	vaddl.s8	q9, d0, d11
   120b4:	strb	r4, [r3, r0]
   120b8:			; <UNDEFINED> instruction: 0xf10d4a94
   120bc:	vadd.i8	d16, d0, d24
   120c0:	ldrbtmi	r3, [sl], #-490	; 0xfffffe16
   120c4:			; <UNDEFINED> instruction: 0xf7f34640
   120c8:	ldmibmi	r1, {r2, r3, r4, r5, r7, r8, r9, fp, sp, lr, pc}
   120cc:	stmib	sp, {r8, r9, sp}^
   120d0:			; <UNDEFINED> instruction: 0xf1043302
   120d4:	ldrbtmi	r0, [r9], #-152	; 0xffffff68
   120d8:	ldrmi	r9, [sl], -r5
   120dc:	ldrdgt	pc, [r0], -r1
   120e0:	stmib	sp, {r0, r6, r9, sl, lr}^
   120e4:	strbtmi	r3, [r0], -r0, lsl #6
   120e8:	ldm	r4!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   120ec:	addlt	fp, r2, #40, 2
   120f0:	tstne	r3, #64, 4	; <UNPREDICTABLE>
   120f4:			; <UNDEFINED> instruction: 0xf040429a
   120f8:			; <UNDEFINED> instruction: 0xf1b980b5
   120fc:			; <UNDEFINED> instruction: 0xf0000f00
   12100:			; <UNDEFINED> instruction: 0x464980d0
   12104:			; <UNDEFINED> instruction: 0xf7fe4640
   12108:			; <UNDEFINED> instruction: 0xf8dffe5f
   1210c:	movwcs	fp, #520	; 0x208
   12110:	stmib	sp, {r1, r3, r4, r9, sl, lr}^
   12114:	ldrbtmi	r3, [fp], #770	; 0x302
   12118:			; <UNDEFINED> instruction: 0xf8db4641
   1211c:	stmib	sp, {}^	; <UNPREDICTABLE>
   12120:			; <UNDEFINED> instruction: 0xf7f33300
   12124:	pkhtbmi	lr, r1, r8, asr #17
   12128:			; <UNDEFINED> instruction: 0xf0402800
   1212c:	bmi	1eb2408 <npth_sleep@plt+0x1eac720>
   12130:	vmin.s8	d20, d0, d19
   12134:	strbmi	r3, [r0], -sl, ror #3
   12138:			; <UNDEFINED> instruction: 0xf7f3447a
   1213c:			; <UNDEFINED> instruction: 0xf8dbeb82
   12140:	strbmi	r0, [fp], -r0
   12144:	strbmi	r4, [r1], -sl, asr #12
   12148:	andls	pc, ip, sp, asr #17
   1214c:	andls	pc, r8, sp, asr #17
   12150:	stmdbls	r0, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
   12154:	ldm	lr!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   12158:			; <UNDEFINED> instruction: 0xf0402800
   1215c:			; <UNDEFINED> instruction: 0xf8dd8083
   12160:	tstlt	r3, r4, asr #8
   12164:	blcs	2d858 <npth_sleep@plt+0x27b70>
   12168:			; <UNDEFINED> instruction: 0xf1bad177
   1216c:	andsle	r0, r5, r0, lsl #30
   12170:	ldrbmi	r4, [r3], -sl, ror #20
   12174:	mvncc	pc, r0, asr #4
   12178:	ldrbtmi	r4, [sl], #-1600	; 0xfffff9c0
   1217c:	bl	1850150 <npth_sleep@plt+0x184a468>
   12180:	movwcs	r4, #2663	; 0xa67
   12184:	ldrbtmi	r4, [sl], #-1601	; 0xfffff9bf
   12188:	ldmdavs	r0, {r0, r1, r8, r9, ip, pc}
   1218c:	stmib	sp, {r1, r3, r4, r9, sl, lr}^
   12190:	movwls	r3, #769	; 0x301
   12194:	ldm	lr, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   12198:	cmnle	r3, r0, lsl #16
   1219c:	strcs	sl, [r0], #-3591	; 0xfffff1f9
   121a0:	mvnsvc	pc, #1325400064	; 0x4f000000
   121a4:	rscsvc	pc, sp, pc, asr #8
   121a8:	movwmi	lr, #2502	; 0x9c6
   121ac:			; <UNDEFINED> instruction: 0xf7f360b4
   121b0:	adcsvs	lr, r0, lr, lsr #17
   121b4:			; <UNDEFINED> instruction: 0xf0002800
   121b8:	svcmi	0x005a8095
   121bc:			; <UNDEFINED> instruction: 0xf10d2102
   121c0:	ldrbtmi	r0, [pc], #-2328	; 121c8 <npth_sleep@plt+0xc4e0>
   121c4:			; <UNDEFINED> instruction: 0xf7f36838
   121c8:	strmi	lr, [r0], lr, ror #16
   121cc:			; <UNDEFINED> instruction: 0xf7f26838
   121d0:	ldmdavs	r8!, {r1, r3, r5, r7, r8, r9, sl, fp, sp, lr, pc}
   121d4:			; <UNDEFINED> instruction: 0x46334954
   121d8:	ldrbtmi	r4, [r9], #-2644	; 0xfffff5ac
   121dc:	smlabteq	r1, sp, r9, lr
   121e0:	ldmdbmi	r3, {r1, r3, r4, r5, r6, sl, lr}^
   121e4:	bmi	14f69ec <npth_sleep@plt+0x14f0d04>
   121e8:			; <UNDEFINED> instruction: 0xf8cd4479
   121ec:	ldrbtmi	r9, [sl], #-12
   121f0:	andmi	pc, r0, r9, asr #17
   121f4:	stmda	lr!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   121f8:	tstcs	r2, r2, asr #12
   121fc:	ldmdavs	r8!, {r2, r9, sl, lr}
   12200:	stc	7, cr15, [lr], {243}	; 0xf3
   12204:			; <UNDEFINED> instruction: 0xf014b39c
   12208:			; <UNDEFINED> instruction: 0xf3c44ffe
   1220c:	andle	r6, r4, r6, lsl #6
   12210:	vhsub.s8	d27, d16, d17
   12214:	addsmi	r1, r1, #1342177281	; 0x50000001
   12218:			; <UNDEFINED> instruction: 0xf8d9d056
   1221c:	ldrbeq	r3, [fp, r0]
   12220:	adclt	sp, r3, #8388608	; 0x800000
   12224:	subsle	r2, r6, r3, ror #22
   12228:			; <UNDEFINED> instruction: 0xf7f268b0
   1222c:	strtmi	lr, [r1], -ip, lsr #29
   12230:			; <UNDEFINED> instruction: 0xf7fe9805
   12234:	smuad	r3, sp, sp
   12238:			; <UNDEFINED> instruction: 0xf1b969a6
   1223c:	eorsle	r0, r8, r0, lsl #30
   12240:			; <UNDEFINED> instruction: 0x4648493d
   12244:			; <UNDEFINED> instruction: 0xf7f24479
   12248:	orrslt	lr, r0, #55808	; 0xda00
   1224c:			; <UNDEFINED> instruction: 0x4630493b
   12250:			; <UNDEFINED> instruction: 0xf00c4479
   12254:	strmi	pc, [r6], -r1, asr #28
   12258:	strtmi	lr, [r0], -ip, lsl #14
   1225c:	stc2l	7, cr15, [r0, #1016]!	; 0x3f8
   12260:	addle	r2, r2, r0, lsl #16
   12264:	stmdals	r5, {r0, r9, sl, lr}
   12268:	stc2	7, cr15, [r2, #-1016]	; 0xfffffc08
   1226c:	ldmvs	r3!, {r3, r5, r6, r7, r9, sl, sp, lr, pc}
   12270:	ldrb	r6, [ip, fp, lsr #32]
   12274:	mrc2	7, 4, pc, cr6, cr14, {7}
   12278:			; <UNDEFINED> instruction: 0xf47f2800
   1227c:	cdpcs	14, 0, cr10, cr0, cr1, {7}
   12280:	mrcge	4, 7, APSR_nzcv, cr8, cr15, {3}
   12284:	ldrsbcs	lr, [pc, #120]	; 12304 <npth_sleep@plt+0xc61c>
   12288:	pushmi	{r8, ip, pc}
   1228c:	strtmi	sl, [sl], -r7, lsl #22
   12290:			; <UNDEFINED> instruction: 0xf7fb4479
   12294:	ldrb	pc, [r3], r1, asr #19	; <UNPREDICTABLE>
   12298:	stmdals	r5, {r0, r9, sl, lr}
   1229c:	stc2l	7, cr15, [r8], #1016	; 0x3f8
   122a0:	bmi	a4bde0 <npth_sleep@plt+0xa460f8>
   122a4:	mvncc	pc, r0, asr #4
   122a8:	ldrbtmi	r4, [sl], #-1600	; 0xfffff9c0
   122ac:	b	ff250280 <npth_sleep@plt+0xff24a598>
   122b0:	stmdbmi	r5!, {r0, r1, r3, r5, r8, r9, sl, sp, lr, pc}
   122b4:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
   122b8:	cdp2	0, 0, cr15, cr14, cr12, {0}
   122bc:	ldrb	r4, [r9], r6, lsl #12
   122c0:	vmla.i<illegal width 8>	d18, d0, d3[4]
   122c4:	ldrt	r4, [fp], r0
   122c8:	ldrdcs	pc, [r0], -r9
   122cc:			; <UNDEFINED> instruction: 0xf043061b
   122d0:	ldrbeq	r0, [r2, r3, ror #8]
   122d4:			; <UNDEFINED> instruction: 0xf004d5a8
   122d8:			; <UNDEFINED> instruction: 0xf04444fe
   122dc:	str	r0, [r3, r6, asr #9]!
   122e0:	mrc	7, 4, APSR_nzcv, cr4, cr2, {7}
   122e4:	stmdb	ip, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   122e8:	stmdacs	r0, {r0, r9, sl, lr}
   122ec:	vaddl.s8	<illegal reg q14.5>, d16, d16
   122f0:	ldr	r4, [sp, r0, lsl #2]
   122f4:	andeq	ip, r3, r6, lsl sl
   122f8:	muleq	r0, ip, r5
   122fc:	andeq	ip, r3, lr, lsl #20
   12300:	andeq	r0, r0, r4, ror #11
   12304:	andeq	ip, r3, ip, asr #19
   12308:	andeq	r5, r2, lr, ror sl
   1230c:	andeq	r5, r2, r6, ror sl
   12310:	ldrdeq	sp, [r3], -r2
   12314:	muleq	r3, r2, r5
   12318:	andeq	r5, r2, r0, lsr #20
   1231c:	andeq	r5, r2, lr, ror #19
   12320:	andeq	sp, r3, r2, lsr #10
   12324:	andeq	sp, r3, r6, ror #9
   12328:			; <UNDEFINED> instruction: 0xffffe8e3
   1232c:			; <UNDEFINED> instruction: 0xffffe685
   12330:			; <UNDEFINED> instruction: 0x000259b8
   12334:			; <UNDEFINED> instruction: 0xffffe89b
   12338:			; <UNDEFINED> instruction: 0x000259b8
   1233c:	andeq	r5, r2, r0, asr fp
   12340:			; <UNDEFINED> instruction: 0x000209b4
   12344:	andeq	r5, r2, r2, lsl #19
   12348:	muleq	r2, r6, r8
   1234c:	mvnsmi	lr, #737280	; 0xb4000
   12350:	bmi	19e3bb4 <npth_sleep@plt+0x19ddecc>
   12354:	blmi	19e3dbc <npth_sleep@plt+0x19de0d4>
   12358:	sfmmi	f7, 1, [r4, #-692]	; 0xfffffd4c
   1235c:	bvs	16354c <npth_sleep@plt+0x15d864>
   12360:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   12364:			; <UNDEFINED> instruction: 0xf04f93ff
   12368:			; <UNDEFINED> instruction: 0xb1ad0300
   1236c:	cmpcs	r5, #99	; 0x63
   12370:	andmi	pc, r0, r0, asr #5
   12374:	movwmi	pc, #704	; 0x2c0	; <UNPREDICTABLE>
   12378:	svclt	0x00182d01
   1237c:	bmi	17a3be4 <npth_sleep@plt+0x179defc>
   12380:	ldrbtmi	r4, [sl], #-2908	; 0xfffff4a4
   12384:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   12388:	ldrshmi	r9, [sl], #-191	; 0xffffff41
   1238c:	adchi	pc, sp, r0, asr #32
   12390:	sfmmi	f7, 1, [r4, #-52]	; 0xffffffcc
   12394:	mvnshi	lr, #12386304	; 0xbd0000
   12398:			; <UNDEFINED> instruction: 0x3098f8d0
   1239c:	strmi	r4, [lr], -r4, lsl #12
   123a0:	movwcc	fp, #4955	; 0x135b
   123a4:	addscc	pc, r8, r0, asr #17
   123a8:	ldmdbeq	r0, {r0, r2, r3, r8, ip, sp, lr, pc}
   123ac:	rsbsle	r2, sl, r0, lsl #28
   123b0:			; <UNDEFINED> instruction: 0x46484631
   123b4:	stc2	7, cr15, [r8, #-1016]	; 0xfffffc08
   123b8:	movwcs	r4, #3664	; 0xe50
   123bc:	stmib	sp, {r1, r3, r4, r9, sl, lr}^
   123c0:	ldrbtmi	r3, [lr], #-770	; 0xfffffcfe
   123c4:	ldrcc	r4, [r8], #1609	; 0x649
   123c8:	movwls	r6, #6192	; 0x1830
   123cc:			; <UNDEFINED> instruction: 0xf7f29300
   123d0:	strmi	lr, [r5], -r2, lsl #31
   123d4:			; <UNDEFINED> instruction: 0xf010b1b0
   123d8:			; <UNDEFINED> instruction: 0xf3c04ffe
   123dc:	andle	r6, r7, r6, lsl #6
   123e0:	vhsub.s8	d27, d16, d1
   123e4:	addsmi	r1, r1, #1342177281	; 0x50000001
   123e8:	ldreq	fp, [sp], -r4, lsl #30
   123ec:	strbeq	pc, [r3, #-69]!	; 0xffffffbb	; <UNPREDICTABLE>
   123f0:	strtmi	r4, [r0], -r9, lsr #12
   123f4:	ldc2	7, cr15, [ip], #-1016	; 0xfffffc08
   123f8:			; <UNDEFINED> instruction: 0xf7fee7c1
   123fc:	stmdacs	r0, {r0, r1, r4, r6, r7, r8, sl, fp, ip, sp, lr, pc}
   12400:			; <UNDEFINED> instruction: 0xe7d1d1bd
   12404:	bmi	fbea88 <npth_sleep@plt+0xfb8da0>
   12408:	vmin.s8	d20, d0, d27
   1240c:	strbmi	r3, [r8], -sl, ror #3
   12410:			; <UNDEFINED> instruction: 0xf7f3447a
   12414:	ldmdavs	r0!, {r1, r2, r4, r9, fp, sp, lr, pc}
   12418:	strtmi	r4, [sl], -fp, lsr #12
   1241c:	strls	r4, [r3, #-1609]	; 0xfffff9b7
   12420:	stmib	sp, {r1, r8, sl, ip, pc}^
   12424:			; <UNDEFINED> instruction: 0xf7f25500
   12428:	stmdacs	r0, {r1, r2, r4, r6, r8, r9, sl, fp, sp, lr, pc}
   1242c:			; <UNDEFINED> instruction: 0xf1b8d136
   12430:	andsle	r0, r8, r0, lsl #30
   12434:	strtcc	pc, [r0], #-2269	; 0xfffff723
   12438:	teqle	ip, r0, lsl #22
   1243c:			; <UNDEFINED> instruction: 0x46434a31
   12440:	mvncc	pc, r0, asr #4
   12444:	ldrbtmi	r4, [sl], #-1608	; 0xfffff9b8
   12448:	ldmib	sl!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1244c:	movwcs	r4, #2606	; 0xa2e
   12450:	ldrbtmi	r4, [sl], #-1609	; 0xfffff9b7
   12454:	ldmdavs	r0, {r0, r1, r8, r9, ip, pc}
   12458:	stmib	sp, {r1, r3, r4, r9, sl, lr}^
   1245c:	movwls	r3, #769	; 0x301
   12460:	svc	0x0038f7f2
   12464:	stmdbmi	r9!, {r4, r6, r7, r8, fp, ip, sp, pc}
   12468:	stmib	sp, {r8, r9, sp}^
   1246c:	ldrmi	r3, [sl], -r2, lsl #6
   12470:	stmdavs	r8, {r0, r3, r4, r5, r6, sl, lr}
   12474:	stmib	sp, {r1, r2, r5, r8, fp, lr}^
   12478:	ldrbtmi	r3, [r9], #-768	; 0xfffffd00
   1247c:	svc	0x002af7f2
   12480:			; <UNDEFINED> instruction: 0xf010b160
   12484:			; <UNDEFINED> instruction: 0xf3c04ffe
   12488:	andle	r6, r7, r6, lsl #6
   1248c:	vhsub.s8	d27, d16, d1
   12490:	addsmi	r1, r1, #1342177281	; 0x50000001
   12494:	ldreq	fp, [r8], -r4, lsl #30
   12498:	rsbeq	pc, r3, r0, asr #32
   1249c:	strtmi	r4, [r0], -r1, lsl #12
   124a0:	blx	ff9d04a2 <npth_sleep@plt+0xff9ca7ba>
   124a4:	bmi	70c258 <npth_sleep@plt+0x706570>
   124a8:	mvncc	pc, r0, asr #4
   124ac:	ldrbtmi	r4, [sl], #-1608	; 0xfffff9b8
   124b0:	stmib	r6, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   124b4:	bmi	64c2bc <npth_sleep@plt+0x6465d4>
   124b8:	vmax.s8	q10, q0, <illegal reg q1.5>
   124bc:	strbmi	r3, [r8], -sl, ror #3
   124c0:			; <UNDEFINED> instruction: 0xf7f3447a
   124c4:	bmi	58cbc4 <npth_sleep@plt+0x586edc>
   124c8:	strbmi	r2, [r9], -r0, lsl #6
   124cc:	movwls	r4, #13434	; 0x347a
   124d0:			; <UNDEFINED> instruction: 0x461a6810
   124d4:	movwcc	lr, #6605	; 0x19cd
   124d8:			; <UNDEFINED> instruction: 0xf7f29300
   124dc:			; <UNDEFINED> instruction: 0xf240eefc
   124e0:	addlt	r1, r2, #1275068416	; 0x4c000000
   124e4:			; <UNDEFINED> instruction: 0xd1bd429a
   124e8:			; <UNDEFINED> instruction: 0xf7f2e7a8
   124ec:	svclt	0x0000ed90
   124f0:			; <UNDEFINED> instruction: 0x0003c6b4
   124f4:	muleq	r0, ip, r5
   124f8:	andeq	ip, r3, lr, lsl #13
   124fc:	andeq	sp, r3, r6, ror #5
   12500:	andeq	r5, r2, r4, lsr #16
   12504:	strdeq	r5, [r2], -sl
   12508:	andeq	sp, r3, r6, asr r2
   1250c:	andeq	sp, r3, r8, lsr r2
   12510:	andeq	r5, r2, r2, ror #15
   12514:	andeq	r5, r2, lr, ror r7
   12518:	muleq	r2, r0, r7
   1251c:	ldrdeq	sp, [r3], -ip
   12520:	mvnsmi	lr, sp, lsr #18
   12524:	stmdbmi	r9, {r0, r2, r3, r9, sl, lr}^
   12528:	bmi	1263d88 <npth_sleep@plt+0x125e0a0>
   1252c:	cfstr32vs	mvfx15, [r0, #692]	; 0x2b4
   12530:	bvs	e371c <npth_sleep@plt+0xdda34>
   12534:	ldmdavs	r2, {r1, r3, r7, fp, ip, lr}
   12538:			; <UNDEFINED> instruction: 0xf04f92ff
   1253c:	blcs	12d44 <npth_sleep@plt+0xd05c>
   12540:			; <UNDEFINED> instruction: 0xf8d0d175
   12544:			; <UNDEFINED> instruction: 0x46043098
   12548:	movwcc	fp, #4963	; 0x1363
   1254c:	addscc	pc, r8, r0, asr #17
   12550:	stccs	15, cr10, [r0, #-16]
   12554:	strtmi	sp, [r9], -pc, rrx
   12558:			; <UNDEFINED> instruction: 0xf7fe4638
   1255c:			; <UNDEFINED> instruction: 0xf8dffc35
   12560:	movwcs	r8, #244	; 0xf4
   12564:	stmib	sp, {r1, r3, r4, r9, sl, lr}^
   12568:	ldrbtmi	r3, [r8], #770	; 0x302
   1256c:	ldrcc	r4, [r8], #1593	; 0x639
   12570:	ldrdeq	pc, [r0], -r8
   12574:	movwls	r9, #769	; 0x301
   12578:	mcr	7, 5, pc, cr12, cr2, {7}	; <UNPREDICTABLE>
   1257c:	movwlt	r4, #34309	; 0x8605
   12580:	svcmi	0x00fef010
   12584:	movwvs	pc, #25536	; 0x63c0	; <UNPREDICTABLE>
   12588:	addlt	sp, r1, #7
   1258c:	andsne	pc, r5, #64, 4
   12590:	svclt	0x00044291
   12594:			; <UNDEFINED> instruction: 0xf045061d
   12598:	strtmi	r0, [r9], -r3, ror #10
   1259c:			; <UNDEFINED> instruction: 0xf7fe4620
   125a0:	and	pc, r3, r7, ror #22
   125a4:	ldc2l	7, cr15, [lr], #1016	; 0x3f8
   125a8:	sbcsle	r2, r1, r0, lsl #16
   125ac:	blmi	a24e5c <npth_sleep@plt+0xa1f174>
   125b0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   125b4:	blls	fffec624 <npth_sleep@plt+0xfffe693c>
   125b8:	qdaddle	r4, sl, r4
   125bc:	cfstr32vs	mvfx15, [r0, #52]	; 0x34
   125c0:	ldrhhi	lr, [r0, #141]!	; 0x8d
   125c4:	bmi	97ec44 <npth_sleep@plt+0x978f5c>
   125c8:	vmin.s8	d20, d0, d19
   125cc:	ldrtmi	r3, [r8], -sl, ror #3
   125d0:			; <UNDEFINED> instruction: 0xf7f3447a
   125d4:			; <UNDEFINED> instruction: 0xf8d8e936
   125d8:	ldrtmi	r0, [r9], -r0
   125dc:	strtmi	r4, [sl], -fp, lsr #12
   125e0:	strls	r9, [r2, #-1283]	; 0xfffffafd
   125e4:	strpl	lr, [r0, #-2509]	; 0xfffff633
   125e8:	mrc	7, 3, APSR_nzcv, cr4, cr2, {7}
   125ec:	ldmdbmi	ip, {r4, r6, r7, r8, fp, ip, sp, pc}
   125f0:	stmib	sp, {r8, r9, sp}^
   125f4:	ldrmi	r3, [sl], -r2, lsl #6
   125f8:	stmdavs	r8, {r0, r3, r4, r5, r6, sl, lr}
   125fc:	stmib	sp, {r0, r3, r4, r8, fp, lr}^
   12600:	ldrbtmi	r3, [r9], #-768	; 0xfffffd00
   12604:	mcr	7, 3, pc, cr6, cr2, {7}	; <UNPREDICTABLE>
   12608:			; <UNDEFINED> instruction: 0xf010b160
   1260c:			; <UNDEFINED> instruction: 0xf3c04ffe
   12610:	andle	r6, r7, r6, lsl #6
   12614:	vhsub.s8	d27, d16, d1
   12618:	addsmi	r1, r1, #1342177281	; 0x50000001
   1261c:	ldreq	fp, [r8], -r4, lsl #30
   12620:	rsbeq	pc, r3, r0, asr #32
   12624:	strtmi	r4, [r0], -r1, lsl #12
   12628:	blx	8d062a <npth_sleep@plt+0x8ca942>
   1262c:	strhtcs	lr, [r3], #-126	; 0xffffff82
   12630:	andmi	pc, r0, r0, asr #5
   12634:	bmi	34c524 <npth_sleep@plt+0x34683c>
   12638:	mvncc	pc, r0, asr #4
   1263c:	ldrbtmi	r4, [sl], #-1592	; 0xfffff9c8
   12640:	ldm	lr!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   12644:			; <UNDEFINED> instruction: 0xf7f2e78b
   12648:	svclt	0x0000ece2
   1264c:	andeq	ip, r3, r0, ror #9
   12650:	muleq	r0, ip, r5
   12654:	andeq	sp, r3, lr, lsr r1
   12658:	andeq	ip, r3, r0, ror #8
   1265c:	andeq	r5, r2, r4, ror #12
   12660:	strheq	sp, [r3], -r0
   12664:	andeq	r4, r2, r6, lsl #31
   12668:	andeq	r5, r2, lr, ror #11
   1266c:	mvnsmi	lr, sp, lsr #18
   12670:	cfstr32vs	mvfx15, [r6, #692]	; 0x2b4
   12674:	bmi	1623ed8 <npth_sleep@plt+0x161e1f0>
   12678:	ldmdbmi	r8, {r0, r2, r8, ip, pc}^
   1267c:	ldrbtmi	r6, [r9], #-2563	; 0xfffff5fd
   12680:	stmpl	sl, {r0, r2, r9, sl, fp, ip, pc}
   12684:			; <UNDEFINED> instruction: 0xf8cd6812
   12688:			; <UNDEFINED> instruction: 0xf04f242c
   1268c:	blcs	12e94 <npth_sleep@plt+0xd1ac>
   12690:			; <UNDEFINED> instruction: 0xf8d0d167
   12694:			; <UNDEFINED> instruction: 0x46043098
   12698:	suble	r2, pc, r0, lsl #22
   1269c:			; <UNDEFINED> instruction: 0xf8c03301
   126a0:			; <UNDEFINED> instruction: 0xf10d3098
   126a4:	cdpcs	8, 0, cr0, cr0, cr0, {2}
   126a8:			; <UNDEFINED> instruction: 0x4631d073
   126ac:			; <UNDEFINED> instruction: 0xf7fe4640
   126b0:	vmlami.f64	d31, d27, d11
   126b4:	ldrmi	r2, [sl], -r0, lsl #6
   126b8:	movwcc	lr, #10701	; 0x29cd
   126bc:			; <UNDEFINED> instruction: 0x4641447e
   126c0:	stmib	sp, {r4, r5, fp, sp, lr}^
   126c4:			; <UNDEFINED> instruction: 0xf7f23300
   126c8:	strmi	lr, [r5], -r6, lsl #28
   126cc:	cmnle	r0, r0, lsl #16
   126d0:	bmi	113ed54 <npth_sleep@plt+0x113906c>
   126d4:	vmin.s8	d20, d0, d27
   126d8:	strbmi	r3, [r0], -sl, ror #3
   126dc:			; <UNDEFINED> instruction: 0xf7f3447a
   126e0:	ldmdavs	r0!, {r4, r5, r7, fp, sp, lr, pc}
   126e4:	strtmi	r4, [fp], -r1, asr #12
   126e8:	strls	r4, [r3, #-1578]	; 0xfffff9d6
   126ec:	stmib	sp, {r1, r8, sl, ip, pc}^
   126f0:			; <UNDEFINED> instruction: 0xf7f25500
   126f4:	stmdacs	r0, {r4, r5, r6, r7, r8, sl, fp, sp, lr, pc}
   126f8:	mvfgesz	f5, f2
   126fc:			; <UNDEFINED> instruction: 0xf7f24630
   12700:			; <UNDEFINED> instruction: 0x4605ef76
   12704:	cmple	ip, r0, lsl #16
   12708:	svcmi	0x00374601
   1270c:			; <UNDEFINED> instruction: 0xf7f34630
   12710:	bmi	dcd080 <npth_sleep@plt+0xdc7398>
   12714:			; <UNDEFINED> instruction: 0x462b447f
   12718:	eoreq	pc, r8, r7, lsl #2
   1271c:			; <UNDEFINED> instruction: 0x4631447a
   12720:			; <UNDEFINED> instruction: 0xf7f3607d
   12724:	strmi	lr, [r5], -sl, lsl #19
   12728:			; <UNDEFINED> instruction: 0xf7f24630
   1272c:	stmiblt	r5!, {r1, r2, r5, r8, r9, fp, sp, lr, pc}^
   12730:	bvs	fee24bf4 <npth_sleep@plt+0xfee1ef0c>
   12734:			; <UNDEFINED> instruction: 0xf7f24479
   12738:	and	lr, r4, r8, lsl #22
   1273c:	ldc2	7, cr15, [r2], #-1016	; 0xfffffc08
   12740:	stmdacs	r0, {r0, r2, r9, sl, lr}
   12744:	bmi	b06a00 <npth_sleep@plt+0xb00d18>
   12748:	ldrbtmi	r4, [sl], #-2851	; 0xfffff4dd
   1274c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   12750:	strtcc	pc, [ip], #-2269	; 0xfffff723
   12754:	teqle	sp, sl, asr r0
   12758:			; <UNDEFINED> instruction: 0xf50d4628
   1275c:	pop	{r1, r2, r7, r8, sl, fp, sp, lr}
   12760:	strbcs	r8, [r3, #-496]!	; 0xfffffe10
   12764:	strmi	pc, [r0, #-704]	; 0xfffffd40
   12768:	strtmi	lr, [r8], -sp, ror #15
   1276c:	stc	7, cr15, [r2, #-968]!	; 0xfffffc38
   12770:	bllt	1823f90 <npth_sleep@plt+0x181e2a8>
   12774:			; <UNDEFINED> instruction: 0xf7f24628
   12778:	strmi	lr, [r1], -r2, lsl #28
   1277c:	ldrbtmi	r4, [r8], #-2078	; 0xfffff7e2
   12780:			; <UNDEFINED> instruction: 0xffacf010
   12784:			; <UNDEFINED> instruction: 0xf1044631
   12788:			; <UNDEFINED> instruction: 0xf7fe0098
   1278c:			; <UNDEFINED> instruction: 0x4605fa71
   12790:	bmi	6cc6fc <npth_sleep@plt+0x6c6a14>
   12794:	mvncc	pc, r0, asr #4
   12798:	ldrbtmi	r4, [sl], #-1600	; 0xfffff9c0
   1279c:	ldmda	r0, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   127a0:			; <UNDEFINED> instruction: 0xf7f2e787
   127a4:	strmi	lr, [r1], -r8, lsl #26
   127a8:	rscle	r2, ip, r0, lsl #16
   127ac:	smlabtmi	r0, r0, r2, pc	; <UNPREDICTABLE>
   127b0:	strmi	lr, [r1], -r9, ror #15
   127b4:	addseq	pc, r8, r4, lsl #2
   127b8:	blx	16d07b8 <npth_sleep@plt+0x16caad0>
   127bc:	strb	r4, [r2, r5, lsl #12]
   127c0:			; <UNDEFINED> instruction: 0xf1044601
   127c4:			; <UNDEFINED> instruction: 0xf7fe0098
   127c8:			; <UNDEFINED> instruction: 0x4605fa53
   127cc:	vqshl.s64	d30, d27, #0
   127d0:	strb	r4, [pc, r0, lsl #12]
   127d4:	ldc	7, cr15, [sl], {242}	; 0xf2
   127d8:	muleq	r0, ip, r5
   127dc:	muleq	r3, r2, r3
   127e0:	andeq	ip, r3, ip, ror #31
   127e4:	andeq	r5, r2, r8, asr r5
   127e8:	muleq	r3, r4, pc	; <UNPREDICTABLE>
   127ec:			; <UNDEFINED> instruction: 0xffffe115
   127f0:	andeq	r5, r2, ip, asr r5
   127f4:	andeq	ip, r3, r6, asr #5
   127f8:	andeq	r5, r2, r6, ror #9
   127fc:	muleq	r2, r2, r4
   12800:	cfstr32mi	mvfx11, [r1, #-448]!	; 0xfffffe40
   12804:	bvs	feae3a00 <npth_sleep@plt+0xfeaddd18>
   12808:			; <UNDEFINED> instruction: 0x4604b1db
   1280c:	biclt	r6, r0, r8, lsr #16
   12810:	stmib	lr, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   12814:	strmi	r1, [r6], -r3, asr #24
   12818:	stmdble	r1, {r0, r8, r9, fp, sp}
   1281c:	mvnslt	r6, r9, ror #16
   12820:	tstcs	r0, sl, lsl fp
   12824:	bvs	fe623a18 <npth_sleep@plt+0xfe61dd30>
   12828:	bl	17507f8 <npth_sleep@plt+0x174ab10>
   1282c:	blmi	640e14 <npth_sleep@plt+0x63b12c>
   12830:	addseq	pc, r8, r4, lsl #2
   12834:	ldrbtmi	r2, [fp], #-256	; 0xffffff00
   12838:	pop	{r0, r3, r4, r7, r9, sp, lr}
   1283c:			; <UNDEFINED> instruction: 0xf7fe4070
   12840:	ldmdami	r4, {r0, r1, r2, r4, r9, fp, ip, sp, pc}
   12844:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   12848:			; <UNDEFINED> instruction: 0xf0104478
   1284c:			; <UNDEFINED> instruction: 0xf7f2bfdf
   12850:			; <UNDEFINED> instruction: 0x4601ed96
   12854:	ldrbtmi	r4, [r8], #-2064	; 0xfffff7f0
   12858:			; <UNDEFINED> instruction: 0xffd8f010
   1285c:	andcs	lr, r1, #60555264	; 0x39c0000
   12860:	ldcl	7, cr15, [r8], {242}	; 0xf2
   12864:	sbcsle	r1, fp, r3, asr #24
   12868:	andle	r4, r6, r6, lsl #5
   1286c:	ldclle	14, cr2, [r7]
   12870:	tstcs	r2, r0, lsr r6
   12874:	stcl	7, cr15, [sl, #968]!	; 0x3c8
   12878:	andcs	lr, r1, #55050240	; 0x3480000
   1287c:	ldrmi	r6, [r1], -r8, lsr #16
   12880:	stmia	lr, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   12884:	svclt	0x0000e7cc
   12888:	andeq	ip, r3, r4, lsr #29
   1288c:	andeq	ip, r3, r4, lsl #29
   12890:	andeq	ip, r3, r2, ror lr
   12894:	andeq	r5, r2, r8, asr r4
   12898:	andeq	r5, r2, r2, lsl #9
   1289c:	ldrbtmi	r4, [sl], #-2565	; 0xfffff5fb
   128a0:			; <UNDEFINED> instruction: 0xb1216811
   128a4:			; <UNDEFINED> instruction: 0xb1126a92
   128a8:			; <UNDEFINED> instruction: 0x3098f8d0
   128ac:	ldrbmi	fp, [r0, -r3, lsl #18]!
   128b0:	svclt	0x00a6f7ff
   128b4:	andeq	ip, r3, sl, lsl #28
   128b8:			; <UNDEFINED> instruction: 0x4614b570
   128bc:			; <UNDEFINED> instruction: 0xf5ad4a27
   128c0:	blmi	9edec8 <npth_sleep@plt+0x9e81e0>
   128c4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   128c8:	mvnsls	r6, #1769472	; 0x1b0000
   128cc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   128d0:	eorsle	r2, ip, r0, lsl #18
   128d4:	blcs	9a368 <npth_sleep@plt+0x94680>
   128d8:			; <UNDEFINED> instruction: 0xf8d0d839
   128dc:			; <UNDEFINED> instruction: 0x460e3098
   128e0:	cmnlt	fp, #5242880	; 0x500000
   128e4:			; <UNDEFINED> instruction: 0xf8c03301
   128e8:	stccs	0, cr3, [r3], {152}	; 0x98
   128ec:	cmncs	r5, #8, 30
   128f0:	stccs	0, cr13, [r4], {3}
   128f4:	cmncs	r3, #12, 30	; 0x30
   128f8:	stcge	3, cr2, [r4], {110}	; 0x6e
   128fc:	vpmin.s8	d20, d0, d9
   12900:	strls	r3, [r0], -sl, ror #3
   12904:			; <UNDEFINED> instruction: 0x4620447a
   12908:	svc	0x009af7f2
   1290c:	movwcs	r4, #2582	; 0xa16
   12910:	ldrbtmi	r4, [sl], #-1569	; 0xfffff9df
   12914:	ldmdavs	r0, {r0, r1, r8, r9, ip, pc}
   12918:	stmib	sp, {r1, r3, r4, r9, sl, lr}^
   1291c:	movwls	r3, #769	; 0x301
   12920:	ldcl	7, cr15, [r8], {242}	; 0xf2
   12924:			; <UNDEFINED> instruction: 0xf1054601
   12928:			; <UNDEFINED> instruction: 0xf7fe0098
   1292c:	bmi	410fb8 <npth_sleep@plt+0x40b2d0>
   12930:	ldrbtmi	r4, [sl], #-2827	; 0xfffff4f5
   12934:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   12938:	ldrshmi	r9, [sl], #-191	; 0xffffff41
   1293c:			; <UNDEFINED> instruction: 0xf50dd10b
   12940:	ldcllt	13, cr6, [r0, #-512]!	; 0xfffffe00
   12944:	blx	bd0946 <npth_sleep@plt+0xbcac5e>
   12948:	mvnsle	r2, r0, lsl #16
   1294c:	eorscs	lr, ip, sp, asr #15
   12950:	andmi	pc, r0, r0, asr #5
   12954:			; <UNDEFINED> instruction: 0xf7f2e7eb
   12958:	svclt	0x0000eb5a
   1295c:	andeq	ip, r3, ip, asr #2
   12960:	muleq	r0, ip, r5
   12964:	andeq	r5, r2, r4, lsl #8
   12968:	muleq	r3, r6, sp
   1296c:	ldrdeq	ip, [r3], -lr
   12970:	ldrbmi	lr, [r0, sp, lsr #18]!
   12974:	blx	ff8ce9ca <npth_sleep@plt+0xff8c8ce2>
   12978:			; <UNDEFINED> instruction: 0xf8df4b45
   1297c:	ldrbtmi	r9, [fp], #-280	; 0xfffffee8
   12980:	ldmdavs	sp, {r0, r3, r4, r5, r6, r7, sl, lr}
   12984:	rsble	r2, pc, r0, lsl #26
   12988:	ldrdhi	pc, [ip, -pc]
   1298c:	strcs	r4, [r0], #-1543	; 0xfffff9f9
   12990:	stmdbvs	r8!, {r3, r4, r5, r6, r7, sl, lr}
   12994:	stmiavs	fp!, {r7, r8, ip, sp, pc}^
   12998:	blle	35d5a0 <npth_sleep@plt+0x3578b8>
   1299c:	ldmdbmi	pc!, {r1, r3, r5, r7, fp, sp, lr}	; <UNPREDICTABLE>
   129a0:	adcsmi	r4, sl, #436207616	; 0x1a000000
   129a4:			; <UNDEFINED> instruction: 0xf859da08
   129a8:	ldmdavs	r2!, {r0, sp, lr}
   129ac:	strbtle	r0, [r1], #-1617	; 0xfffff9af
   129b0:	b	ffa50980 <npth_sleep@plt+0xffa4ac98>
   129b4:	adcvs	r6, pc, ip, lsr #2
   129b8:	stccs	8, cr6, [r0, #-180]	; 0xffffff4c
   129bc:	blmi	e47168 <npth_sleep@plt+0xe41480>
   129c0:	ldmdavs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}
   129c4:	suble	r2, pc, r0, lsl #24
   129c8:			; <UNDEFINED> instruction: 0xf8df4b34
   129cc:			; <UNDEFINED> instruction: 0xf85980d8
   129d0:	ldrbtmi	r6, [r8], #3
   129d4:			; <UNDEFINED> instruction: 0xf7f2e005
   129d8:	ldrdvs	lr, [r5, -r6]!
   129dc:	stmdavs	r4!, {r0, r1, r2, r5, r7, sp, lr}
   129e0:	stmdbvs	r0!, {r2, r3, r4, r5, r7, r8, ip, sp, pc}
   129e4:	andscc	lr, r3, #3506176	; 0x358000
   129e8:	stmdbcs	r4, {r0, r5, r6, r8, fp, sp, lr}
   129ec:	sadd16mi	fp, sl, r8
   129f0:	rscsle	r2, r4, r0, lsl #16
   129f4:	strmi	r6, [sl], #-2145	; 0xfffff79f
   129f8:	rscsle	r4, r0, #-1610612725	; 0xa000000b
   129fc:			; <UNDEFINED> instruction: 0x06526832
   12a00:	strbmi	sp, [r0], -r9, ror #11
   12a04:			; <UNDEFINED> instruction: 0xf10469a2
   12a08:			; <UNDEFINED> instruction: 0xf010011c
   12a0c:	stmdbvs	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}
   12a10:	blmi	98c99c <npth_sleep@plt+0x986cb4>
   12a14:	ldmdavs	sp, {r0, r1, r3, r4, r5, r6, sl, lr}
   12a18:			; <UNDEFINED> instruction: 0xf8dfb335
   12a1c:			; <UNDEFINED> instruction: 0xf8dfa090
   12a20:	ldrbtmi	r9, [sl], #144	; 0x90
   12a24:	stmdbvs	fp!, {r0, r3, r4, r5, r6, r7, sl, lr}
   12a28:	stmdavs	sp!, {r3, r5, r7, r9, sl, lr}
   12a2c:			; <UNDEFINED> instruction: 0xf8d8b9f3
   12a30:	blcs	1ea68 <npth_sleep@plt+0x18d80>
   12a34:			; <UNDEFINED> instruction: 0xf8d8db1a
   12a38:			; <UNDEFINED> instruction: 0xf5033008
   12a3c:	adcsmi	r6, fp, #-2080374781	; 0x84000003
   12a40:	ldmdavs	r3!, {r2, r4, r9, fp, ip, lr, pc}
   12a44:	strle	r0, [r8, #-1627]	; 0xfffff9a5
   12a48:			; <UNDEFINED> instruction: 0x3014f8d8
   12a4c:	tsteq	ip, r8, lsl #2	; <UNPREDICTABLE>
   12a50:			; <UNDEFINED> instruction: 0x2018f8d8
   12a54:			; <UNDEFINED> instruction: 0xf0104648
   12a58:			; <UNDEFINED> instruction: 0x4640fed9
   12a5c:	b	fe4d0a2c <npth_sleep@plt+0xfe4cad44>
   12a60:	eorvs	fp, r5, r4, lsl #3
   12a64:	bicsle	r2, lr, r0, lsl #26
   12a68:			; <UNDEFINED> instruction: 0x87f0e8bd
   12a6c:	stccs	6, cr4, [r0, #-272]	; 0xfffffef0
   12a70:	ubfx	sp, r9, #3, #26
   12a74:	stmibvs	sl!, {r6, r9, sl, lr}
   12a78:	tsteq	ip, r5, lsl #2	; <UNPREDICTABLE>
   12a7c:	mcr2	0, 6, pc, cr6, cr0, {0}	; <UNPREDICTABLE>
   12a80:	ldr	r6, [r5, r8, lsr #18]
   12a84:	andpl	pc, r0, sl, asr #17
   12a88:	bicle	r2, ip, r0, lsl #26
   12a8c:	svclt	0x0000e7ec
   12a90:	andeq	ip, r3, r6, asr sp
   12a94:	muleq	r3, r0, r0
   12a98:	strdeq	r5, [r2], -r0
   12a9c:	andeq	r0, r0, r4, ror #11
   12aa0:	andeq	ip, r3, r4, lsl sp
   12aa4:	ldrdeq	r5, [r2], -sl
   12aa8:	andeq	ip, r3, r0, asr #25
   12aac:			; <UNDEFINED> instruction: 0x0003ccb2
   12ab0:			; <UNDEFINED> instruction: 0x000254b4
   12ab4:	andcs	fp, r7, #112, 10	; 0x1c000000
   12ab8:			; <UNDEFINED> instruction: 0x46114d1c
   12abc:	ldrbtmi	r2, [sp], #-769	; 0xfffffcff
   12ac0:			; <UNDEFINED> instruction: 0xf7f21d28
   12ac4:	strmi	lr, [r4], -lr, ror #24
   12ac8:	strtmi	fp, [r0], -r0, ror #2
   12acc:			; <UNDEFINED> instruction: 0xf7f224b8
   12ad0:			; <UNDEFINED> instruction: 0xf2c0ef8a
   12ad4:	strmi	r4, [r1], -r0, lsl #8
   12ad8:	ldrbtmi	r4, [r8], #-2069	; 0xfffff7eb
   12adc:	ldc2l	0, cr15, [lr, #64]!	; 0x40
   12ae0:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
   12ae4:	andscs	r2, r0, r1, lsl #2
   12ae8:	stmib	r6, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   12aec:	lsllt	r4, r6, #12
   12af0:	andscs	r6, r0, #104, 16	; 0x680000
   12af4:			; <UNDEFINED> instruction: 0xf7f24631
   12af8:	strmi	lr, [r5], -r4, lsr #19
   12afc:			; <UNDEFINED> instruction: 0xf7f24630
   12b00:	vstrcs	s28, [r0, #-264]	; 0xfffffef8
   12b04:	blmi	306ebc <npth_sleep@plt+0x3011d4>
   12b08:	ldrbtmi	r4, [fp], #-1580	; 0xfffff9d4
   12b0c:	ldmdavs	r8, {r0, r2, r3, r4, r9, sl, lr}^
   12b10:	ldmda	sl, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   12b14:	rsbvs	r2, fp, r0, lsl #6
   12b18:			; <UNDEFINED> instruction: 0xf7f2e7d7
   12b1c:	stmdacs	r0, {r1, r4, r5, r8, sl, fp, sp, lr, pc}
   12b20:	addlt	sp, r0, #222	; 0xde
   12b24:	strvs	pc, [r0, #64]	; 0x40
   12b28:	svclt	0x0000e7ed
   12b2c:	andeq	ip, r3, r6, lsl ip
   12b30:	andeq	r5, r2, r6, lsr r4
   12b34:	andeq	ip, r3, sl, asr #23
   12b38:	andcs	r4, r0, #48, 22	; 0xc000
   12b3c:	mvnsmi	lr, #737280	; 0xb4000
   12b40:			; <UNDEFINED> instruction: 0x460e447b
   12b44:	ldmdavs	fp, {r0, r2, r7, ip, sp, pc}^
   12b48:	eorsvs	r4, r2, r1, lsl #12
   12b4c:	strmi	fp, [r8], -r3, lsr #7
   12b50:			; <UNDEFINED> instruction: 0xf7f29103
   12b54:			; <UNDEFINED> instruction: 0xf100ecde
   12b58:	cfstrdne	mvd0, [r5], {9}
   12b5c:	ldreq	pc, [pc], #-4	; 12b64 <npth_sleep@plt+0xce7c>
   12b60:			; <UNDEFINED> instruction: 0xf1041b2c
   12b64:			; <UNDEFINED> instruction: 0xf104092f
   12b68:	strbmi	r0, [r8], -r8, lsr #16
   12b6c:	bl	ff3d0b3c <npth_sleep@plt+0xff3cae54>
   12b70:	strmi	r9, [r7], -r3, lsl #18
   12b74:	stcne	3, cr11, [r3, #-480]	; 0xfffffe20
   12b78:	movwls	r4, #13866	; 0x362a
   12b7c:			; <UNDEFINED> instruction: 0xf7f24618
   12b80:			; <UNDEFINED> instruction: 0x4648e99e
   12b84:	ldmda	ip, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   12b88:	strmi	r9, [r5], -r3, lsl #22
   12b8c:	ldmdami	ip, {r3, r4, r6, r8, r9, ip, sp, pc}
   12b90:	strtcc	r4, [r0], #-1577	; 0xfffff9d7
   12b94:	blhi	150ca0 <npth_sleep@plt+0x14afb8>
   12b98:			; <UNDEFINED> instruction: 0x46424478
   12b9c:	strls	r6, [r0], #-2112	; 0xfffff7c0
   12ba0:	stmib	r2!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   12ba4:	ldrtmi	r4, [r8], -r4, lsl #12
   12ba8:	stmib	ip!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   12bac:	eorsvs	fp, r5, r4, ror #18
   12bb0:	andlt	r4, r5, r0, lsr #12
   12bb4:	mvnshi	lr, #12386304	; 0xbd0000
   12bb8:			; <UNDEFINED> instruction: 0xf7ff9003
   12bbc:	stmdbls	r3, {r0, r1, r3, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   12bc0:	stmdacs	r0, {r2, r9, sl, lr}
   12bc4:	ldrb	sp, [r3, r3, asr #1]!
   12bc8:			; <UNDEFINED> instruction: 0xf7f24628
   12bcc:			; <UNDEFINED> instruction: 0x4620e9dc
   12bd0:	pop	{r0, r2, ip, sp, pc}
   12bd4:			; <UNDEFINED> instruction: 0xf7f283f0
   12bd8:			; <UNDEFINED> instruction: 0x4604ecd4
   12bdc:	rscle	r2, r7, r0, lsl #16
   12be0:	strmi	pc, [r0], #-704	; 0xfffffd40
   12be4:			; <UNDEFINED> instruction: 0xf7f2e7e4
   12be8:	strmi	lr, [r4], -ip, asr #25
   12bec:	vaddw.s8	<illegal reg q13.5>, q0, d8
   12bf0:	ldrtmi	r4, [r8], -r0, lsl #8
   12bf4:	stmib	r6, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   12bf8:	svclt	0x0000e7da
   12bfc:	muleq	r3, r4, fp
   12c00:	andeq	ip, r3, ip, lsr fp
   12c04:	tstcs	r0, r7, lsl #16
   12c08:	ldrbtmi	fp, [r8], #-1288	; 0xfffffaf8
   12c0c:			; <UNDEFINED> instruction: 0xf7f23008
   12c10:	stmdblt	r0, {r1, r2, r4, r5, r6, r8, fp, sp, lr, pc}
   12c14:			; <UNDEFINED> instruction: 0xf7f2bd08
   12c18:			; <UNDEFINED> instruction: 0x4601ebb2
   12c1c:	ldrbtmi	r4, [r8], #-2050	; 0xfffff7fe
   12c20:	ldc2	0, cr15, [r8, #64]	; 0x40
   12c24:	andeq	ip, r3, sl, asr #21
   12c28:	andeq	r5, r2, r6, lsr #6
   12c2c:	cfstr32mi	mvfx11, [r4], {16}
   12c30:	stmdavs	r0!, {r2, r3, r4, r5, r6, sl, lr}^
   12c34:	svc	0x0088f7f2
   12c38:	rsbvs	r2, r3, r0, lsl #6
   12c3c:	svclt	0x0000bd10
   12c40:	andeq	ip, r3, r4, lsr #21
   12c44:	bmi	56589c <npth_sleep@plt+0x55fbb4>
   12c48:	ldrlt	r4, [r0, #-1147]	; 0xfffffb85
   12c4c:	ldmdavs	fp, {r0, r1, r3, r4, r7, fp, ip, lr}
   12c50:	strle	r0, [sp], #-1627	; 0xfffff9a5
   12c54:	ldrbtmi	r4, [ip], #-3090	; 0xfffff3ee
   12c58:	strtmi	r3, [r0], -r8, lsl #8
   12c5c:	svc	0x00eaf7f1
   12c60:			; <UNDEFINED> instruction: 0xf7ffb990
   12c64:	strtmi	pc, [r0], -r5, lsl #29
   12c68:	svc	0x00b0f7f1
   12c6c:	vldrlt.16	s22, [r0, #-80]	; 0xffffffb0	; <UNPREDICTABLE>
   12c70:	ldrbtmi	r4, [r8], #-2060	; 0xfffff7f4
   12c74:	stc2l	0, cr15, [sl, #64]	; 0x40
   12c78:			; <UNDEFINED> instruction: 0xf7f2e7ec
   12c7c:	strmi	lr, [r1], -r0, lsl #23
   12c80:	ldrbtmi	r4, [r8], #-2057	; 0xfffff7f7
   12c84:	stc2l	0, cr15, [r6, #-64]!	; 0xffffffc0
   12c88:	bl	1e50c58 <npth_sleep@plt+0x1e4af70>
   12c8c:	stmdami	r7, {r0, r9, sl, lr}
   12c90:			; <UNDEFINED> instruction: 0xf0104478
   12c94:	svclt	0x0000fd5f
   12c98:	andeq	fp, r3, r8, asr #27
   12c9c:	andeq	r0, r0, r4, ror #11
   12ca0:	andeq	ip, r3, lr, ror sl
   12ca4:	strdeq	r5, [r2], -sl
   12ca8:	andeq	r5, r2, sl, lsr #6
   12cac:	strdeq	r5, [r2], -r8
   12cb0:	blmi	880498 <npth_sleep@plt+0x87a7b0>
   12cb4:	ldrbtmi	r4, [fp], #-2593	; 0xfffff5df
   12cb8:	ldmdavs	r3!, {r1, r2, r3, r4, r7, fp, ip, lr}
   12cbc:	strtle	r0, [r7], #-1626	; 0xfffff9a6
   12cc0:	ldrbtmi	r4, [ip], #-3103	; 0xfffff3e1
   12cc4:	andeq	pc, r8, r4, lsl #2
   12cc8:	svc	0x00b4f7f1
   12ccc:	bllt	16244e8 <npth_sleep@plt+0x161e800>
   12cd0:			; <UNDEFINED> instruction: 0xb1b46824
   12cd4:	ldrbtmi	r4, [pc], #-3867	; 12cdc <npth_sleep@plt+0xcff4>
   12cd8:			; <UNDEFINED> instruction: 0xf7f2e005
   12cdc:			; <UNDEFINED> instruction: 0x6125e954
   12ce0:	stmdavs	r4!, {r0, r2, r5, r7, sp, lr}
   12ce4:	stmdbvs	r0!, {r2, r3, r5, r6, r8, ip, sp, pc}
   12ce8:	rscsle	r2, sl, r0, lsl #16
   12cec:			; <UNDEFINED> instruction: 0x065b6833
   12cf0:			; <UNDEFINED> instruction: 0x4638d5f3
   12cf4:			; <UNDEFINED> instruction: 0xf10469a2
   12cf8:			; <UNDEFINED> instruction: 0xf010011c
   12cfc:	stmdbvs	r0!, {r0, r1, r2, r7, r8, sl, fp, ip, sp, lr, pc}
   12d00:	ldmdami	r1, {r0, r1, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   12d04:	andcc	r4, r8, r8, ror r4
   12d08:	svc	0x0060f7f1
   12d0c:			; <UNDEFINED> instruction: 0xbdf8b928
   12d10:	ldrbtmi	r4, [r8], #-2062	; 0xfffff7f2
   12d14:	ldc2l	0, cr15, [sl, #-64]!	; 0xffffffc0
   12d18:			; <UNDEFINED> instruction: 0xf7f2e7d2
   12d1c:			; <UNDEFINED> instruction: 0x4601eb30
   12d20:	ldrbtmi	r4, [r8], #-2059	; 0xfffff7f5
   12d24:	ldc2	0, cr15, [r6, #-64]	; 0xffffffc0
   12d28:	bl	a50cf8 <npth_sleep@plt+0xa4b010>
   12d2c:	stmdami	r9, {r0, r9, sl, lr}
   12d30:			; <UNDEFINED> instruction: 0xf0104478
   12d34:	svclt	0x0000fd0f
   12d38:	andeq	fp, r3, sl, asr sp
   12d3c:	andeq	r0, r0, r4, ror #11
   12d40:	andeq	ip, r3, r2, lsl sl
   12d44:	andeq	r5, r2, lr, lsl #6
   12d48:	ldrdeq	ip, [r3], -r0
   12d4c:			; <UNDEFINED> instruction: 0x000252be
   12d50:	andeq	r5, r2, sl, lsl #5
   12d54:	andeq	r5, r2, r8, asr r2
   12d58:	ldrbmi	lr, [r0, sp, lsr #18]!
   12d5c:	ldclmi	0, cr11, [r5], #-528	; 0xfffffdf0
   12d60:			; <UNDEFINED> instruction: 0xf8dd460f
   12d64:			; <UNDEFINED> instruction: 0x46159030
   12d68:			; <UNDEFINED> instruction: 0x4698447c
   12d6c:	ldrbtcc	pc, [pc], pc, asr #32	; <UNPREDICTABLE>
   12d70:	stmdavs	r6, {r8, ip, sp, pc}^
   12d74:	ldrbtmi	r4, [r8], #-2160	; 0xfffff790
   12d78:			; <UNDEFINED> instruction: 0xf7f13008
   12d7c:	stmdacs	r0, {r2, r3, r4, r6, r8, r9, sl, fp, sp, lr, pc}
   12d80:	sbchi	pc, r7, r0, asr #32
   12d84:	stmiapl	r4!, {r0, r2, r3, r5, r6, r8, r9, fp, lr}^
   12d88:	ldrbeq	r6, [fp], -r3, lsr #16
   12d8c:	addshi	pc, sl, r0, lsl #2
   12d90:	stc2l	7, cr15, [lr, #1020]!	; 0x3fc
   12d94:	svceq	0x0000f1b9
   12d98:			; <UNDEFINED> instruction: 0xf1b8d11a
   12d9c:	svclt	0x00180300
   12da0:	stccs	3, cr2, [r4, #-4]
   12da4:	addshi	pc, r8, r0
   12da8:	ldrdls	pc, [r4], #-132	; 0xffffff7c
   12dac:	svceq	0x0000f1b9
   12db0:	movwcs	fp, #3864	; 0xf18
   12db4:	strcs	fp, [r0], #-355	; 0xfffffe9d
   12db8:	ldrbtmi	r4, [r8], #-2145	; 0xfffff79f
   12dbc:			; <UNDEFINED> instruction: 0xf7f13008
   12dc0:	stmdacs	r0, {r1, r2, r8, r9, sl, fp, sp, lr, pc}
   12dc4:	addshi	pc, lr, r0, asr #32
   12dc8:	andlt	r4, r4, r0, lsr #12
   12dcc:			; <UNDEFINED> instruction: 0x87f0e8bd
   12dd0:	rscsle	r2, r0, r0, lsl #26
   12dd4:	ldrbtmi	r4, [fp], #-2907	; 0xfffff4a5
   12dd8:	mvnslt	r6, ip, lsl r8
   12ddc:	beq	10f478 <npth_sleep@plt+0x109790>
   12de0:	beq	cee90 <npth_sleep@plt+0xc91a8>
   12de4:	svceq	0x0000f1ba
   12de8:	stmdbvs	r0!, {r0, r4, r8, ip, lr, pc}^
   12dec:	andle	r2, lr, r1, lsl #16
   12df0:	movweq	pc, #4517	; 0x11a5	; <UNPREDICTABLE>
   12df4:	blx	fecdcdfc <npth_sleep@plt+0xfecd7114>
   12df8:	b	140fc0c <npth_sleep@plt+0x1409f24>
   12dfc:	svclt	0x00081353
   12e00:	adcmi	r2, r8, #0, 6
   12e04:	sadd16mi	fp, r8, r4
   12e08:	andeq	pc, r1, r3, asr #32
   12e0c:	stmibvs	r0!, {r4, r8, ip, sp, pc}
   12e10:	strhtle	r4, [pc], -r0
   12e14:	stccs	8, cr6, [r0], {36}	; 0x24
   12e18:			; <UNDEFINED> instruction: 0xf1b8d1e4
   12e1c:	sbcle	r0, sl, r0, lsl #30
   12e20:			; <UNDEFINED> instruction: 0xf7f24638
   12e24:			; <UNDEFINED> instruction: 0x4601eb76
   12e28:			; <UNDEFINED> instruction: 0x31202001
   12e2c:	mcrr	7, 15, pc, ip, cr2	; <UNPREDICTABLE>
   12e30:	stmdacs	r0, {r1, r7, r9, sl, lr}
   12e34:			; <UNDEFINED> instruction: 0x4639d074
   12e38:			; <UNDEFINED> instruction: 0xf7f2301c
   12e3c:			; <UNDEFINED> instruction: 0xf8cae9fe
   12e40:			; <UNDEFINED> instruction: 0xf0136018
   12e44:			; <UNDEFINED> instruction: 0xf10af97b
   12e48:			; <UNDEFINED> instruction: 0xf8ca0110
   12e4c:			; <UNDEFINED> instruction: 0x46035014
   12e50:	stmdbeq	r2, {r1, r3, r6, r7, r8, fp, sp, lr, pc}
   12e54:	andcc	pc, r4, sl, asr #17
   12e58:			; <UNDEFINED> instruction: 0xf7ff4640
   12e5c:	strmi	pc, [r4], -sp, ror #28
   12e60:	cmple	r3, r0, lsl #16
   12e64:	ldrbtmi	r4, [fp], #-2872	; 0xfffff4c8
   12e68:			; <UNDEFINED> instruction: 0xf8c3681a
   12e6c:			; <UNDEFINED> instruction: 0xf8caa000
   12e70:	str	r2, [r1, r0]!
   12e74:	andseq	pc, ip, r4, lsl #2
   12e78:			; <UNDEFINED> instruction: 0xf7f14639
   12e7c:			; <UNDEFINED> instruction: 0x4603ef32
   12e80:	bicle	r2, r7, r0, lsl #16
   12e84:			; <UNDEFINED> instruction: 0xb1206920
   12e88:			; <UNDEFINED> instruction: 0xf7f29303
   12e8c:	blls	10d084 <npth_sleep@plt+0x10739c>
   12e90:			; <UNDEFINED> instruction: 0xf1b86123
   12e94:	addle	r0, lr, r0, lsl #30
   12e98:			; <UNDEFINED> instruction: 0xf950f013
   12e9c:	tsteq	r0, r4, lsl #2	; <UNPREDICTABLE>
   12ea0:	stmib	r4, {r0, r2, r5, r6, r8, sp, lr}^
   12ea4:	rsbvs	r0, r0, r2, lsl #18
   12ea8:			; <UNDEFINED> instruction: 0xf7ff4640
   12eac:	strmi	pc, [r4], -r5, asr #28
   12eb0:	addle	r2, r1, r0, lsl #16
   12eb4:	ldc	7, cr15, [r6, #968]	; 0x3c8
   12eb8:	stmdami	r4!, {r0, r9, sl, lr}
   12ebc:			; <UNDEFINED> instruction: 0xf0104478
   12ec0:	ldrb	pc, [r9, -sp, lsl #24]!	; <UNPREDICTABLE>
   12ec4:	strtmi	r4, [fp], -r2, lsr #16
   12ec8:			; <UNDEFINED> instruction: 0x46394632
   12ecc:			; <UNDEFINED> instruction: 0xf8cd4478
   12ed0:			; <UNDEFINED> instruction: 0xf0109000
   12ed4:			; <UNDEFINED> instruction: 0xe75bfc9b
   12ed8:	ldrdls	pc, [r8], #-132	; 0xffffff7c
   12edc:	svceq	0x0000f1b9
   12ee0:	movwcs	fp, #3864	; 0xf18
   12ee4:			; <UNDEFINED> instruction: 0xf47f2b00
   12ee8:	ldrb	sl, [r3, -r6, ror #30]!
   12eec:			; <UNDEFINED> instruction: 0xf7f24650
   12ef0:	strtmi	lr, [r0], -sl, asr #16
   12ef4:	ldcl	7, cr15, [r6, #-968]!	; 0xfffffc38
   12ef8:	ldmdami	r6, {r0, r9, sl, lr}
   12efc:			; <UNDEFINED> instruction: 0xf0104478
   12f00:	ldrb	pc, [r9, -sp, ror #23]	; <UNPREDICTABLE>
   12f04:	b	ed0ed4 <npth_sleep@plt+0xecb1ec>
   12f08:	ldmdami	r3, {r0, r9, sl, lr}
   12f0c:			; <UNDEFINED> instruction: 0xf0104478
   12f10:			; <UNDEFINED> instruction: 0xf7f2fc21
   12f14:			; <UNDEFINED> instruction: 0x4601ea34
   12f18:	ldrbtmi	r4, [r8], #-2064	; 0xfffff7f0
   12f1c:	ldc2	0, cr15, [sl], {16}
   12f20:	bl	bd0ef0 <npth_sleep@plt+0xbcb208>
   12f24:			; <UNDEFINED> instruction: 0xf43f2800
   12f28:	addlt	sl, r0, #280	; 0x118
   12f2c:	strvs	pc, [r0], #64	; 0x40
   12f30:	svclt	0x0000e7df
   12f34:	andeq	fp, r3, r8, lsr #25
   12f38:	andeq	ip, r3, lr, asr r9
   12f3c:	andeq	r0, r0, r4, ror #11
   12f40:	andeq	ip, r3, sl, lsl r9
   12f44:	strdeq	ip, [r3], -lr
   12f48:	andeq	ip, r3, lr, ror #16
   12f4c:	andeq	r5, r2, r0, ror r1
   12f50:	andeq	r5, r2, ip, lsr #2
   12f54:	andeq	r5, r2, r0, asr r1
   12f58:	andeq	r5, r2, r0, lsr #1
   12f5c:	andeq	r5, r2, lr, rrx
   12f60:	mvnsmi	lr, #737280	; 0xb4000
   12f64:			; <UNDEFINED> instruction: 0xf8df460f
   12f68:			; <UNDEFINED> instruction: 0xb08381bc
   12f6c:			; <UNDEFINED> instruction: 0x46044615
   12f70:			; <UNDEFINED> instruction: 0xf04f44f8
   12f74:	strdlt	r3, [r0, -pc]
   12f78:	stccs	8, cr6, [r0, #-280]	; 0xfffffee8
   12f7c:	addhi	pc, ip, r0
   12f80:	ldrdls	pc, [r4, pc]!	; <UNPREDICTABLE>
   12f84:			; <UNDEFINED> instruction: 0xf10944f9
   12f88:			; <UNDEFINED> instruction: 0xf7f10008
   12f8c:	stmdacs	r0, {r2, r4, r6, r9, sl, fp, sp, lr, pc}
   12f90:	adcshi	pc, r9, r0, asr #32
   12f94:			; <UNDEFINED> instruction: 0xf0002f00
   12f98:	blmi	19331ac <npth_sleep@plt+0x192d4c4>
   12f9c:	andhi	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   12fa0:	ldrdcc	pc, [r0], -r8
   12fa4:	strle	r0, [r9, #-1627]	; 0xfffff9a5
   12fa8:	stmdavs	r2!, {r0, r5, r6, r8, r9, fp, lr}^
   12fac:	stmdami	r1!, {r0, r1, r3, r4, r5, r6, sl, lr}^
   12fb0:	movwls	r4, #1593	; 0x639
   12fb4:	ldrbtmi	r4, [r8], #-1579	; 0xfffff9d5
   12fb8:	stc2	0, cr15, [r8], #-64	; 0xffffffc0
   12fbc:	ldc2l	7, cr15, [r8], {255}	; 0xff
   12fc0:	ldrbtmi	r4, [fp], #-2909	; 0xfffff4a3
   12fc4:	stccs	8, cr6, [r0], {28}
   12fc8:			; <UNDEFINED> instruction: 0xf1a5d079
   12fcc:			; <UNDEFINED> instruction: 0xf0290903
   12fd0:	and	r0, r2, r2, lsl #18
   12fd4:	stccs	8, cr6, [r0], {36}	; 0x24
   12fd8:	stmdbvs	r3!, {r0, r4, r5, r6, ip, lr, pc}
   12fdc:	rscsle	r2, r9, r0, lsl #22
   12fe0:	svceq	0x0000f1b9
   12fe4:	stmdbvs	r3!, {r1, r4, r8, ip, lr, pc}^
   12fe8:	andle	r2, pc, r1, lsl #22
   12fec:	andeq	pc, r1, #1073741865	; 0x40000029
   12ff0:	blx	fec9dbf8 <npth_sleep@plt+0xfec97f10>
   12ff4:	b	140fa04 <npth_sleep@plt+0x1409d1c>
   12ff8:	svclt	0x00081252
   12ffc:	adcmi	r2, fp, #0, 4
   13000:	sadd16mi	fp, r3, r4
   13004:	movweq	pc, #4162	; 0x1042	; <UNPREDICTABLE>
   13008:	rscle	r2, r3, r0, lsl #22
   1300c:	adcsmi	r6, r3, #2670592	; 0x28c000
   13010:			; <UNDEFINED> instruction: 0xf104d1e0
   13014:			; <UNDEFINED> instruction: 0x4639001c
   13018:	mcr	7, 3, pc, cr2, cr1, {7}	; <UNPREDICTABLE>
   1301c:	bicsle	r2, r9, r0, lsl #16
   13020:			; <UNDEFINED> instruction: 0xf88cf013
   13024:	ldrdcc	pc, [r0], -r8
   13028:	adcvs	r0, r0, r9, asr r6
   1302c:	stmdbvs	r3!, {r0, r4, r6, sl, ip, lr, pc}
   13030:	ldmdacs	pc, {r3, r4, fp, sp, lr}	; <UNPREDICTABLE>
   13034:	blmi	108a584 <npth_sleep@plt+0x108489c>
   13038:	ldmdavs	sp, {r0, r1, r3, r4, r5, r6, sl, lr}^
   1303c:	subsle	r2, r3, r0, lsl #26
   13040:			; <UNDEFINED> instruction: 0xf7f23808
   13044:	strmi	lr, [r5], -r4, ror #18
   13048:	rsble	r2, r3, r0, lsl #16
   1304c:	strmi	r6, [r1], -r3, lsr #18
   13050:			; <UNDEFINED> instruction: 0xf8534a3b
   13054:	ldrbtmi	r4, [sl], #-2820	; 0xfffff4fc
   13058:			; <UNDEFINED> instruction: 0xf1a46850
   1305c:	strls	r0, [r0], #-520	; 0xfffffdf8
   13060:	stc	7, cr15, [r4], #-968	; 0xfffffc38
   13064:	orrlt	r4, r8, r1, lsl #13
   13068:			; <UNDEFINED> instruction: 0xf7f14628
   1306c:	strbmi	lr, [r8], -ip, lsl #31
   13070:	ldc	7, cr15, [r8], #968	; 0x3c8
   13074:			; <UNDEFINED> instruction: 0x46394632
   13078:	ldmdami	r2!, {r0, r1, r9, sl, lr}
   1307c:			; <UNDEFINED> instruction: 0xf0104478
   13080:			; <UNDEFINED> instruction: 0xf8d8fb2d
   13084:	ldrbeq	r3, [sl], -r0
   13088:	strcs	sp, [r0, #-1053]	; 0xfffffbe3
   1308c:	ldrbtmi	r4, [r8], #-2094	; 0xfffff7d2
   13090:			; <UNDEFINED> instruction: 0xf7f13008
   13094:	bllt	1e4e70c <npth_sleep@plt+0x1e48a24>
   13098:	andlt	r4, r3, r8, lsr #12
   1309c:	mvnshi	lr, #12386304	; 0xbd0000
   130a0:	ldrdvc	pc, [r0], -r9	; <UNPREDICTABLE>
   130a4:	rscsle	r2, r0, r0, lsl #30
   130a8:			; <UNDEFINED> instruction: 0xf8584b20
   130ac:			; <UNDEFINED> instruction: 0xf8d88003
   130b0:	ldrbeq	r3, [r8], -r0
   130b4:	blmi	9886c4 <npth_sleep@plt+0x9829dc>
   130b8:	ldrbtmi	r6, [fp], #-2146	; 0xfffff79e
   130bc:			; <UNDEFINED> instruction: 0xf8d8e777
   130c0:	ldrbeq	r3, [fp], -r0
   130c4:	stmdami	r2!, {r0, r5, r6, r7, r8, sl, ip, lr, pc}
   130c8:	ldrbtmi	r2, [r8], #-1280	; 0xfffffb00
   130cc:	blx	fe7cf116 <npth_sleep@plt+0xfe7c942e>
   130d0:	stmdami	r0!, {r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   130d4:			; <UNDEFINED> instruction: 0xf0104478
   130d8:			; <UNDEFINED> instruction: 0xe7a8fb99
   130dc:	stmibeq	fp, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   130e0:	vabal.s8	q9, d0, d0
   130e4:	ldr	r4, [pc, r0, lsl #18]!
   130e8:	stc2l	7, cr15, [r4], #1020	; 0x3fc
   130ec:	stmdacs	r0, {r0, r7, r9, sl, lr}
   130f0:	stmdbvs	r3!, {r1, r3, r4, r5, r7, r8, ip, lr, pc}
   130f4:			; <UNDEFINED> instruction: 0xe7a36818
   130f8:	stmdb	r0, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   130fc:	ldmdami	r6, {r0, r9, sl, lr}
   13100:			; <UNDEFINED> instruction: 0xf0104478
   13104:			; <UNDEFINED> instruction: 0xf7f2fb27
   13108:			; <UNDEFINED> instruction: 0x4601e93a
   1310c:	ldrbtmi	r4, [r8], #-2067	; 0xfffff7ed
   13110:	blx	84f15a <npth_sleep@plt+0x849472>
   13114:	b	d510e4 <npth_sleep@plt+0xd4b3fc>
   13118:	sbcsle	r2, r0, r0, lsl #16
   1311c:			; <UNDEFINED> instruction: 0xf040b280
   13120:	str	r6, [r1, r0, lsl #19]!
   13124:	andeq	fp, r3, r0, lsr #21
   13128:	andeq	ip, r3, r0, asr r7
   1312c:	andeq	r0, r0, r4, ror #11
   13130:	andeq	r3, r2, ip, ror #18
   13134:	andeq	r5, r2, sl, asr #1
   13138:	andeq	ip, r3, r2, lsl r7
   1313c:	muleq	r3, ip, r6
   13140:	andeq	ip, r3, lr, ror r6
   13144:	andeq	r5, r2, ip, lsr r0
   13148:	andeq	ip, r3, r6, asr #12
   1314c:			; <UNDEFINED> instruction: 0x00024fb2
   13150:	andeq	r5, r2, sl, lsl r0
   13154:	ldrdeq	r4, [r2], -r8
   13158:	andeq	r4, r2, ip, lsr #29
   1315c:	andeq	r4, r2, sl, ror lr
   13160:	strmi	fp, [r3], -r8, lsl #10
   13164:			; <UNDEFINED> instruction: 0xf7f2b110
   13168:	strmi	lr, [r3], -sl, lsl #27
   1316c:	ldrbtmi	r4, [sl], #-2563	; 0xfffff5fd
   13170:	andsvs	r6, r3, #16, 20	; 0x10000
   13174:			; <UNDEFINED> instruction: 0x4008e8bd
   13178:	svclt	0x0002f7f1
   1317c:	andeq	ip, r3, r6, ror #10
   13180:	svclt	0x00004770
   13184:			; <UNDEFINED> instruction: 0x460db5f0
   13188:	ldrmi	r4, [pc], -r0, ror #18
   1318c:	addlt	r4, r7, r0, ror #22
   13190:			; <UNDEFINED> instruction: 0x46064479
   13194:	smlabtcs	r0, fp, r8, r5
   13198:	movwls	r6, #22555	; 0x581b
   1319c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   131a0:	smlabtne	r2, sp, r9, lr
   131a4:	stmdbge	r4, {r1, r4, r5, r6, r8, r9, ip, sp, pc}
   131a8:	strtmi	sl, [sl], -r2, lsl #16
   131ac:			; <UNDEFINED> instruction: 0xf8a0f01b
   131b0:			; <UNDEFINED> instruction: 0xb1204604
   131b4:	vhsub.s8	d27, d24, d2
   131b8:	addsmi	r0, sl, #1140850689	; 0x44000001
   131bc:			; <UNDEFINED> instruction: 0x4628d15f
   131c0:	svc	0x0042f7f1
   131c4:	stmdage	r3, {r2, r3, r8, r9, fp, ip, pc}
   131c8:	tstcs	r0, sl, lsr r6
   131cc:	mcr	7, 4, pc, cr4, cr1, {7}	; <UNPREDICTABLE>
   131d0:	teqlt	r8, #4, 12	; 0x400000
   131d4:			; <UNDEFINED> instruction: 0xf7f24628
   131d8:			; <UNDEFINED> instruction: 0x4630e854
   131dc:	mrc	7, 6, APSR_nzcv, cr2, cr1, {7}
   131e0:			; <UNDEFINED> instruction: 0xf7f19803
   131e4:	stmdals	r2, {r3, r6, r9, sl, fp, sp, lr, pc}
   131e8:	stc2l	0, cr15, [ip], #104	; 0x68
   131ec:	blmi	1225b18 <npth_sleep@plt+0x121fe30>
   131f0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   131f4:	blls	16d264 <npth_sleep@plt+0x16757c>
   131f8:			; <UNDEFINED> instruction: 0xf040405a
   131fc:	strtmi	r8, [r0], -r4, lsl #1
   13200:	ldcllt	0, cr11, [r0, #28]!
   13204:	ldc2l	0, cr15, [r2], {26}
   13208:	stmdacs	r0, {r1, ip, pc}
   1320c:			; <UNDEFINED> instruction: 0xf7f2d1d7
   13210:			; <UNDEFINED> instruction: 0x4604e9b8
   13214:	stccs	6, cr4, [r0], {40}	; 0x28
   13218:	vshr.s64	<illegal reg q14.5>, <illegal reg q6.5>, #64
   1321c:			; <UNDEFINED> instruction: 0xf7f24400
   13220:			; <UNDEFINED> instruction: 0xe7dae830
   13224:	ldrdeq	lr, [r2, -sp]
   13228:			; <UNDEFINED> instruction: 0xffaef01a
   1322c:	stmdacs	r0, {r2, r9, sl, lr}
   13230:			; <UNDEFINED> instruction: 0x4602d1d0
   13234:	strtmi	r4, [r8], -r1, lsl #12
   13238:	bl	fedd1208 <npth_sleep@plt+0xfedcb520>
   1323c:	stmdacs	r0, {r2, r9, sl, lr}
   13240:	stmdals	r2, {r3, r6, r7, r8, ip, lr, pc}
   13244:			; <UNDEFINED> instruction: 0xf01b4629
   13248:			; <UNDEFINED> instruction: 0x4604f855
   1324c:	teqle	fp, r0, lsl #16
   13250:			; <UNDEFINED> instruction: 0xf7f24628
   13254:			; <UNDEFINED> instruction: 0x4607ecf4
   13258:			; <UNDEFINED> instruction: 0xf7f14628
   1325c:	strmi	lr, [r2], -r8, lsr #30
   13260:	ldrtmi	r4, [r8], -fp, lsl #12
   13264:	mrc	7, 3, APSR_nzcv, cr10, cr1, {7}
   13268:	strtmi	fp, [r8], -r0, asr #19
   1326c:	stmda	r8, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   13270:			; <UNDEFINED> instruction: 0xf7fabbb0
   13274:	strtmi	pc, [r0], -r7, lsl #17
   13278:	stmda	r2, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1327c:	bls	14d138 <npth_sleep@plt+0x147450>
   13280:			; <UNDEFINED> instruction: 0xf7f29201
   13284:	bls	8e14c <npth_sleep@plt+0x88464>
   13288:			; <UNDEFINED> instruction: 0x46034631
   1328c:	ldrbtmi	r4, [r8], #-2082	; 0xfffff7de
   13290:	blx	94f2d8 <npth_sleep@plt+0x9495f0>
   13294:			; <UNDEFINED> instruction: 0xf7f14628
   13298:			; <UNDEFINED> instruction: 0xe79eeff4
   1329c:	ldmdb	r0!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   132a0:	tstlt	r8, r4, lsl #12
   132a4:	strmi	pc, [r0], #-704	; 0xfffffd40
   132a8:			; <UNDEFINED> instruction: 0xf7f24620
   132ac:			; <UNDEFINED> instruction: 0x4631eb9c
   132b0:	ldmdami	sl, {r1, r9, sl, lr}
   132b4:			; <UNDEFINED> instruction: 0xf0104478
   132b8:			; <UNDEFINED> instruction: 0x4628fa11
   132bc:	svc	0x00e0f7f1
   132c0:			; <UNDEFINED> instruction: 0xf0114630
   132c4:			; <UNDEFINED> instruction: 0xe788fd71
   132c8:	bl	fe351298 <npth_sleep@plt+0xfe34b5b0>
   132cc:			; <UNDEFINED> instruction: 0x46024631
   132d0:	ldrbtmi	r4, [r8], #-2067	; 0xfffff7ed
   132d4:	blx	cf31c <npth_sleep@plt+0xc9634>
   132d8:			; <UNDEFINED> instruction: 0xf7f14628
   132dc:	ubfx	lr, r2, #31, #16
   132e0:	stmdb	lr, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   132e4:	tstlt	r8, r4, lsl #12
   132e8:	strmi	pc, [r0], #-704	; 0xfffffd40
   132ec:			; <UNDEFINED> instruction: 0xf7f24620
   132f0:			; <UNDEFINED> instruction: 0x4631eb7a
   132f4:	stmdami	fp, {r1, r9, sl, lr}
   132f8:			; <UNDEFINED> instruction: 0xf0104478
   132fc:	strtmi	pc, [r8], -pc, ror #19
   13300:	svc	0x00bef7f1
   13304:			; <UNDEFINED> instruction: 0xf7f1e7dc
   13308:	svclt	0x0000ee82
   1330c:	andeq	fp, r3, r0, lsl #17
   13310:	muleq	r0, ip, r5
   13314:	andeq	fp, r3, r0, lsr #16
   13318:	andeq	r4, r2, r2, ror #28
   1331c:	andeq	r4, r2, r4, ror lr
   13320:	andeq	r4, r2, lr, lsr lr
   13324:	andeq	r4, r2, ip, asr #28
   13328:	andcs	fp, r0, #240, 10	; 0x3c000000
   1332c:	addlt	r4, r3, sp, lsl ip
   13330:	ldrbtmi	r4, [ip], #-2845	; 0xfffff4e3
   13334:	stmiapl	r3!, {r0, r2, r3, r4, r8, fp, lr}^
   13338:	ldmdavs	fp, {r0, r3, r4, r5, r6, sl, lr}
   1333c:			; <UNDEFINED> instruction: 0xf04f9301
   13340:			; <UNDEFINED> instruction: 0xf7f10300
   13344:	strmi	lr, [r5], -r6, lsl #31
   13348:			; <UNDEFINED> instruction: 0xf7f2b1d8
   1334c:	cdpne	12, 4, cr14, cr4, cr4, {0}
   13350:	ldcle	12, cr2, [r6, #-0]
   13354:	uqadd16mi	r4, lr, r6
   13358:	and	r4, r1, pc, ror r4
   1335c:	andsle	r3, r0, r1, lsl #24
   13360:			; <UNDEFINED> instruction: 0x46214632
   13364:			; <UNDEFINED> instruction: 0xf7f14628
   13368:	stmdacs	r0, {r2, r3, r4, r5, r7, r9, sl, fp, sp, lr, pc}
   1336c:	bls	4774c <npth_sleep@plt+0x41a64>
   13370:	mvnsle	r2, r5, lsl #20
   13374:			; <UNDEFINED> instruction: 0xf7f14639
   13378:	stmdacs	r0, {r2, r3, r9, sl, fp, sp, lr, pc}
   1337c:	strcs	sp, [r1], #-494	; 0xfffffe12
   13380:	strcs	lr, [r0], #-0
   13384:			; <UNDEFINED> instruction: 0xf7f14628
   13388:	bmi	2ce968 <npth_sleep@plt+0x2c8c80>
   1338c:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
   13390:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   13394:	subsmi	r9, sl, r1, lsl #22
   13398:	strtmi	sp, [r0], -r2, lsl #2
   1339c:	ldcllt	0, cr11, [r0, #12]!
   133a0:	mrc	7, 1, APSR_nzcv, cr4, cr1, {7}
   133a4:	ldrdeq	fp, [r3], -lr
   133a8:	muleq	r0, ip, r5
   133ac:	andeq	r4, r2, r4, lsr #28
   133b0:	andeq	r4, r2, ip, lsl #28
   133b4:	andeq	fp, r3, r2, lsl #13
   133b8:	tstcs	r4, sp, lsl sl
   133bc:	ldrbtmi	r4, [sl], #-2845	; 0xfffff4e3
   133c0:	addslt	fp, r1, r0, lsr r5
   133c4:	bge	e9718 <npth_sleep@plt+0xe3a30>
   133c8:	movwls	r6, #63515	; 0xf81b
   133cc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   133d0:			; <UNDEFINED> instruction: 0xf0149201
   133d4:	blmi	6517c0 <npth_sleep@plt+0x64bad8>
   133d8:	ldm	r3, {r0, r1, r3, r4, r5, r6, sl, lr}
   133dc:			; <UNDEFINED> instruction: 0xf88d0003
   133e0:	andls	r1, sp, r8, lsr r0
   133e4:			; <UNDEFINED> instruction: 0xf8c6f012
   133e8:	movwcs	r4, #2324	; 0x914
   133ec:	ldrbtmi	r9, [r9], #-2561	; 0xfffff5ff
   133f0:	blx	ffbcf428 <npth_sleep@plt+0xffbc9740>
   133f4:			; <UNDEFINED> instruction: 0xf0114604
   133f8:	ldmdblt	r0!, {r0, r1, r2, r4, r6, r7, sl, fp, ip, sp, lr, pc}^
   133fc:	strtmi	r2, [r0], -r0, lsl #10
   13400:	stcl	7, cr15, [r0, #964]	; 0x3c4
   13404:	blmi	2e5c44 <npth_sleep@plt+0x2dff5c>
   13408:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1340c:	blls	3ed47c <npth_sleep@plt+0x3e7794>
   13410:	qaddle	r4, sl, sl
   13414:	andslt	r4, r1, r8, lsr #12
   13418:			; <UNDEFINED> instruction: 0xf7f2bd30
   1341c:	stmdacs	r0, {r1, r4, r5, r7, fp, sp, lr, pc}
   13420:	addlt	sp, r0, #236	; 0xec
   13424:	strvs	pc, [r0, #64]	; 0x40
   13428:			; <UNDEFINED> instruction: 0xf7f1e7e9
   1342c:	svclt	0x0000edf0
   13430:	andeq	fp, r3, r2, asr r6
   13434:	muleq	r0, ip, r5
   13438:	andeq	r0, r2, ip, lsr r0
   1343c:	andeq	sp, r1, sl, asr #23
   13440:	andeq	fp, r3, r8, lsl #12
   13444:	blmi	fe665eac <npth_sleep@plt+0xfe6601c4>
   13448:	push	{r1, r3, r4, r5, r6, sl, lr}
   1344c:	strdlt	r4, [pc], r0	; <UNPREDICTABLE>
   13450:	strcs	r5, [r0], #-2259	; 0xfffff72d
   13454:	strmi	sl, [sp], -r1, lsr #20
   13458:			; <UNDEFINED> instruction: 0x932d681b
   1345c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   13460:	tstcs	r4, ip
   13464:			; <UNDEFINED> instruction: 0xf0149201
   13468:	blmi	fe49172c <npth_sleep@plt+0xfe48ba44>
   1346c:	ldm	r3, {r0, r1, r3, r4, r5, r6, sl, lr}
   13470:			; <UNDEFINED> instruction: 0xf88d0003
   13474:	strhtls	r1, [fp], -r0
   13478:			; <UNDEFINED> instruction: 0xf87cf012
   1347c:	strtmi	r4, [r3], -sp, lsl #19
   13480:	ldrbtmi	r9, [r9], #-2561	; 0xfffff5ff
   13484:	blx	fe94f4bc <npth_sleep@plt+0xfe9497d4>
   13488:	ldrbtmi	r4, [r9], #-2443	; 0xfffff675
   1348c:			; <UNDEFINED> instruction: 0xf7f24606
   13490:	andls	lr, r1, r8, asr r9
   13494:			; <UNDEFINED> instruction: 0xf0002800
   13498:	andcs	r8, r1, #134	; 0x86
   1349c:			; <UNDEFINED> instruction: 0xf10d9b01
   134a0:	ldrmi	r0, [r1], -pc
   134a4:	mrc	7, 2, APSR_nzcv, cr12, cr1, {7}
   134a8:	strmi	r2, [r1], r1, lsl #16
   134ac:			; <UNDEFINED> instruction: 0xf7f2d021
   134b0:	strmi	lr, [r4], -r8, ror #16
   134b4:	vaddw.s8	<illegal reg q13.5>, q0, d8
   134b8:	strtmi	r4, [r0], -r0, lsl #8
   134bc:	b	fe4d148c <npth_sleep@plt+0xfe4cb7a4>
   134c0:			; <UNDEFINED> instruction: 0x46024631
   134c4:	ldrbtmi	r4, [r8], #-2173	; 0xfffff783
   134c8:			; <UNDEFINED> instruction: 0xf908f010
   134cc:			; <UNDEFINED> instruction: 0xf7f14630
   134d0:	stmdals	r1, {r1, r3, r4, r6, r8, sl, fp, sp, lr, pc}
   134d4:	mrc	7, 6, APSR_nzcv, cr4, cr1, {7}
   134d8:	blmi	1d25ec4 <npth_sleep@plt+0x1d201dc>
   134dc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   134e0:	blls	b6d550 <npth_sleep@plt+0xb67868>
   134e4:			; <UNDEFINED> instruction: 0xf040405a
   134e8:	strtmi	r8, [r0], -r3, asr #1
   134ec:	pop	{r0, r1, r2, r3, r5, ip, sp, pc}
   134f0:	stmdals	r1, {r4, r5, r6, r7, r8, r9, pc}
   134f4:	strtmi	r4, [r1], -r2, lsr #12
   134f8:	b	15d14c8 <npth_sleep@plt+0x15cb7e0>
   134fc:	cmnle	r7, r0, lsl #16
   13500:	mulcc	pc, sp, r8	; <UNPREDICTABLE>
   13504:	teqle	r4, r8, lsr #22
   13508:			; <UNDEFINED> instruction: 0xf7f29801
   1350c:	bge	1ce374 <npth_sleep@plt+0x1c868c>
   13510:	andcs	r4, r3, r1, lsl #12
   13514:	mcr	7, 1, pc, cr10, cr1, {7}	; <UNPREDICTABLE>
   13518:	cmnle	fp, r0, lsl #16
   1351c:	ldrdhi	pc, [r8], #-141	; 0xffffff73
   13520:	andeq	pc, r1, r8, lsl #2
   13524:	bl	fe3514f0 <npth_sleep@plt+0xfe34b808>
   13528:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
   1352c:	adchi	pc, r2, r0
   13530:	strbmi	r9, [sl], -r1, lsl #22
   13534:			; <UNDEFINED> instruction: 0xf7f14641
   13538:	stmdacs	r1, {r2, r4, r9, sl, fp, sp, lr, pc}
   1353c:			; <UNDEFINED> instruction: 0xf7f2d078
   13540:	strmi	lr, [r4], -r0, lsr #16
   13544:	vaddw.s8	<illegal reg q13.5>, q0, d8
   13548:	strtmi	r4, [r0], -r0, lsl #8
   1354c:	b	12d151c <npth_sleep@plt+0x12cb834>
   13550:			; <UNDEFINED> instruction: 0x46414632
   13554:	ldmdami	fp, {r0, r1, r9, sl, lr}^
   13558:			; <UNDEFINED> instruction: 0xf0104478
   1355c:			; <UNDEFINED> instruction: 0x4630f8bf
   13560:	ldc	7, cr15, [r0, #-964]	; 0xfffffc3c
   13564:			; <UNDEFINED> instruction: 0xf7f19801
   13568:	ldrtmi	lr, [r8], -ip, lsl #29
   1356c:	stc	7, cr15, [sl, #-964]	; 0xfffffc3c
   13570:	bls	8d440 <npth_sleep@plt+0x87758>
   13574:	stmdage	r5, {r1, r2, r8, fp, sp, pc}
   13578:	mrc2	0, 5, pc, cr10, cr10, {0}
   1357c:	stmdals	r1, {r2, r9, sl, lr}
   13580:	mrc	7, 3, APSR_nzcv, cr14, cr1, {7}
   13584:	bls	1c03dc <npth_sleep@plt+0x1ba6f4>
   13588:	andls	r4, r1, #32, 12	; 0x2000000
   1358c:	b	ad155c <npth_sleep@plt+0xacb874>
   13590:	ldrtmi	r9, [r1], -r1, lsl #20
   13594:	stmdami	ip, {r0, r1, r9, sl, lr}^
   13598:			; <UNDEFINED> instruction: 0xf0104478
   1359c:			; <UNDEFINED> instruction: 0x4630f89f
   135a0:	ldcl	7, cr15, [r0], #964	; 0x3c4
   135a4:			; <UNDEFINED> instruction: 0xf7f1e798
   135a8:	strmi	lr, [r4], -ip, ror #31
   135ac:	addlt	fp, r3, #48, 2
   135b0:	subseq	pc, r1, #72, 4	; 0x80000004
   135b4:			; <UNDEFINED> instruction: 0xf0434293
   135b8:	rscsle	r6, r0, r0, lsl #9
   135bc:			; <UNDEFINED> instruction: 0xf7f24620
   135c0:			; <UNDEFINED> instruction: 0x4631ea12
   135c4:	stmdami	r1, {r1, r9, sl, lr}^
   135c8:			; <UNDEFINED> instruction: 0xf0104478
   135cc:	strb	pc, [r6, r7, lsl #17]!	; <UNPREDICTABLE>
   135d0:	svc	0x00d6f7f1
   135d4:	tstlt	r8, r4, lsl #12
   135d8:	strmi	pc, [r0], #-704	; 0xfffffd40
   135dc:			; <UNDEFINED> instruction: 0xf7f24620
   135e0:	ldrtmi	lr, [r1], -r2, lsl #20
   135e4:	ldmdami	sl!, {r1, r9, sl, lr}
   135e8:			; <UNDEFINED> instruction: 0xe76d4478
   135ec:	strtmi	r9, [r9], -r5, lsl #16
   135f0:	ldc2	0, cr15, [r6, #104]	; 0x68
   135f4:	stmdals	r5, {r2, r9, sl, lr}
   135f8:	blx	ff94f668 <npth_sleep@plt+0xff949980>
   135fc:	sbcle	r2, lr, r0, lsl #24
   13600:			; <UNDEFINED> instruction: 0xf7f24620
   13604:			; <UNDEFINED> instruction: 0x4631e9f0
   13608:	ldmdami	r2!, {r1, r9, sl, lr}
   1360c:			; <UNDEFINED> instruction: 0xf0104478
   13610:	strb	pc, [r4, r5, ror #16]	; <UNPREDICTABLE>
   13614:	svc	0x00b4f7f1
   13618:	tstlt	r8, r4, lsl #12
   1361c:	strmi	pc, [r0], #-704	; 0xfffffd40
   13620:			; <UNDEFINED> instruction: 0xf7f24620
   13624:	ldrtmi	lr, [r1], -r0, ror #19
   13628:	stmdami	fp!, {r1, r9, sl, lr}
   1362c:	smlsldx	r4, fp, r8, r4
   13630:	strbmi	sl, [r3], -r4, lsl #18
   13634:	stmdage	r5, {r1, r3, r4, r5, r9, sl, lr}
   13638:	mcrr	7, 15, pc, lr, cr1	; <UNPREDICTABLE>
   1363c:	ldrtmi	r4, [r0], -r4, lsl #12
   13640:	stc	7, cr15, [r0], #964	; 0x3c4
   13644:			; <UNDEFINED> instruction: 0xf7f19801
   13648:			; <UNDEFINED> instruction: 0x4638ee1c
   1364c:	ldc	7, cr15, [sl], {241}	; 0xf1
   13650:	blls	181aa8 <npth_sleep@plt+0x17bdc0>
   13654:	ldr	r6, [pc, -fp, lsr #32]!
   13658:	strtmi	r9, [r0], -r4, lsl #18
   1365c:			; <UNDEFINED> instruction: 0xf7f29101
   13660:	stmdbls	r1, {r1, r6, r7, r8, fp, sp, lr, pc}
   13664:	ldmdami	sp, {r1, r9, sl, lr}
   13668:			; <UNDEFINED> instruction: 0xf0104478
   1366c:			; <UNDEFINED> instruction: 0xe733f837
   13670:	stcl	7, cr15, [ip], {241}	; 0xf1
   13674:	svc	0x0084f7f1
   13678:	tstlt	r8, r4, lsl #12
   1367c:	strmi	pc, [r0], #-704	; 0xfffffd40
   13680:			; <UNDEFINED> instruction: 0xf7f24620
   13684:			; <UNDEFINED> instruction: 0x4632e9b0
   13688:	strmi	r4, [r3], -r1, asr #12
   1368c:	ldrbtmi	r4, [r8], #-2068	; 0xfffff7ec
   13690:			; <UNDEFINED> instruction: 0xf824f010
   13694:			; <UNDEFINED> instruction: 0xf7f14630
   13698:	stmdals	r1, {r1, r2, r4, r5, r6, sl, fp, sp, lr, pc}
   1369c:	ldcl	7, cr15, [r0, #964]!	; 0x3c4
   136a0:			; <UNDEFINED> instruction: 0xf7f12000
   136a4:			; <UNDEFINED> instruction: 0xe717ec70
   136a8:	andeq	fp, r3, r8, asr #11
   136ac:	muleq	r0, ip, r5
   136b0:	andeq	pc, r1, r8, lsr #31
   136b4:	andeq	sp, r1, r6, lsr fp
   136b8:	muleq	r2, sl, r7
   136bc:	andeq	r4, r2, r6, lsr #25
   136c0:	andeq	fp, r3, r4, lsr r5
   136c4:	andeq	r4, r2, r8, asr #25
   136c8:	andeq	r4, r2, r8, asr fp
   136cc:	andeq	r3, r2, ip, ror #5
   136d0:	andeq	r4, r2, ip, lsr #23
   136d4:	andeq	r4, r2, r4, lsr #23
   136d8:			; <UNDEFINED> instruction: 0x00024bb0
   136dc:	andeq	r4, r2, r0, ror #23
   136e0:	andeq	r4, r2, r6, ror #22
   136e4:			; <UNDEFINED> instruction: 0x460db5f0
   136e8:			; <UNDEFINED> instruction: 0x46164952
   136ec:	movwcs	r4, #2642	; 0xa52
   136f0:	addlt	r4, r3, r9, ror r4
   136f4:	stmpl	sl, {r0, r1, r2, r9, sl, lr}
   136f8:	ldmdavs	r2, {r4, r6, r8, fp, lr}
   136fc:			; <UNDEFINED> instruction: 0xf04f9201
   13700:	ldrmi	r0, [sl], -r0, lsl #4
   13704:	eorvs	r4, fp, r9, ror r4
   13708:	stc	7, cr15, [r2, #964]!	; 0x3c4
   1370c:	stmdacs	r0, {r2, r9, sl, lr}
   13710:			; <UNDEFINED> instruction: 0x4620d056
   13714:	bl	7d16e0 <npth_sleep@plt+0x7cb9f8>
   13718:	strtmi	r4, [r0], -r7, lsl #12
   1371c:	bl	fead16e8 <npth_sleep@plt+0xfeacba00>
   13720:	ldrtmi	r4, [r8], -sl, ror #12
   13724:			; <UNDEFINED> instruction: 0xf7f12100
   13728:	bls	4eaa0 <npth_sleep@plt+0x48db8>
   1372c:	strmi	r2, [r3], -r3, lsl #20
   13730:	bcs	18777c <npth_sleep@plt+0x181a94>
   13734:	bcs	1477c8 <npth_sleep@plt+0x141ae0>
   13738:	ldmdavc	sl, {r1, r8, ip, lr, pc}
   1373c:	rsble	r2, r3, r5, ror #20
   13740:	ldrbtmi	r4, [r8], #-2111	; 0xfffff7c1
   13744:			; <UNDEFINED> instruction: 0xffcaf00f
   13748:			; <UNDEFINED> instruction: 0xf7f14638
   1374c:	mulcs	r7, r4, fp
   13750:	andmi	pc, r0, r0, asr #5
   13754:	stmdavc	r2, {r5, sp, lr, pc}
   13758:	suble	r2, fp, r2, ror sl
   1375c:	eorle	r2, r5, r4, ror #20
   13760:	mvnle	r2, r5, ror #20
   13764:	bcs	18f1874 <npth_sleep@plt+0x18ebb8c>
   13768:	ldmdavc	sl, {r2, r3, r4, r6, ip, lr, pc}^
   1376c:	bcs	1b20378 <npth_sleep@plt+0x1b1a690>
   13770:	ldmdavc	fp, {r1, r2, r5, r6, r7, r8, ip, lr, pc}^
   13774:	mvnle	r2, r7, ror #22
   13778:	ldrbtmi	r4, [r9], #-2354	; 0xfffff6ce
   1377c:	ldcmi	0, cr14, [r2], #-28	; 0xffffffe4
   13780:			; <UNDEFINED> instruction: 0x4621447c
   13784:	stc	7, cr15, [r4], {241}	; 0xf1
   13788:	bicsle	r2, r9, r0, lsl #16
   1378c:	ldrtmi	r4, [r0], -r1, lsr #12
   13790:	ldcl	7, cr15, [r2, #-964]	; 0xfffffc3c
   13794:	eorvs	r2, pc, r0
   13798:	blmi	9e6050 <npth_sleep@plt+0x9e0368>
   1379c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   137a0:	blls	6d810 <npth_sleep@plt+0x67b28>
   137a4:	qdaddle	r4, sl, r3
   137a8:	ldcllt	0, cr11, [r0, #12]!
   137ac:	movwcc	r7, #6210	; 0x1842
   137b0:	bicle	r2, r5, r3, ror sl
   137b4:	blcs	1871928 <npth_sleep@plt+0x186bc40>
   137b8:	stmdbmi	r5!, {r1, r6, r7, r8, ip, lr, pc}
   137bc:			; <UNDEFINED> instruction: 0xe7e64479
   137c0:	strmi	r4, [r2], -r4, lsr #18
   137c4:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
   137c8:	stcl	7, cr15, [r2, #-964]	; 0xfffffc3c
   137cc:	stmdacs	r0, {r2, r9, sl, lr}
   137d0:	stmdbmi	r1!, {r0, r1, r2, r3, r4, r7, r8, ip, lr, pc}
   137d4:	ldrtmi	r4, [r8], -r2, lsl #12
   137d8:			; <UNDEFINED> instruction: 0xf7f14479
   137dc:			; <UNDEFINED> instruction: 0x4604ed3a
   137e0:	orrsle	r2, r6, r0, lsl #16
   137e4:	ldrbtmi	r4, [r8], #-2077	; 0xfffff7e3
   137e8:			; <UNDEFINED> instruction: 0xff78f00f
   137ec:	vaddl.s8	q9, d0, d7
   137f0:	ldrb	r4, [r1, r0]
   137f4:	movwcc	r7, #6210	; 0x1842
   137f8:			; <UNDEFINED> instruction: 0xd1a12a73
   137fc:	blcs	1871970 <npth_sleep@plt+0x186bc88>
   13800:	ldmdbmi	r7, {r1, r2, r3, r4, r7, r8, ip, lr, pc}
   13804:			; <UNDEFINED> instruction: 0xe7c24479
   13808:	movwcc	r7, #6234	; 0x185a
   1380c:	orrsle	r2, r7, r3, ror #20
   13810:	svccs	0x0001f813
   13814:	orrsle	r2, r3, r4, ror #20
   13818:	blcs	1a3198c <npth_sleep@plt+0x1a2bca4>
   1381c:	ldmdbmi	r1, {r4, r7, r8, ip, lr, pc}
   13820:			; <UNDEFINED> instruction: 0xe7b44479
   13824:	bcs	18f1a34 <npth_sleep@plt+0x18ebd4c>
   13828:	stmdbmi	pc, {r0, r1, r2, r3, r4, r7, r8, ip, lr, pc}	; <UNPREDICTABLE>
   1382c:			; <UNDEFINED> instruction: 0xe7ae4479
   13830:	bl	ffb517fc <npth_sleep@plt+0xffb4bb14>
   13834:	andeq	fp, r3, r0, lsr #6
   13838:	muleq	r0, ip, r5
   1383c:	andeq	r5, r2, r0, lsr #20
   13840:	andeq	r4, r2, r2, ror #22
   13844:	andeq	r4, r2, sl, lsl #22
   13848:	andeq	r4, r2, ip, ror #21
   1384c:	andeq	fp, r3, r4, ror r2
   13850:			; <UNDEFINED> instruction: 0x00024abc
   13854:			; <UNDEFINED> instruction: 0x000232b2
   13858:	andeq	pc, r1, r0, lsr #12
   1385c:	andeq	r4, r2, r2, lsr #21
   13860:	muleq	r2, ip, r8
   13864:	andeq	r4, r2, ip, asr sl
   13868:	andeq	r4, r2, r8, asr #20
   1386c:	push	{r0, r1, r2, r4, r6, r9, fp, lr}
   13870:	ldrbtmi	r4, [sl], #-2032	; 0xfffff810
   13874:	addslt	r6, r2, r4, asr #20
   13878:	svcmi	0x00564b55
   1387c:	ldmpl	r3, {r1, r2, r5, fp, sp, lr}^
   13880:	stmiavs	r2!, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
   13884:	tstls	r1, #1769472	; 0x1b0000
   13888:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1388c:			; <UNDEFINED> instruction: 0xf0402a00
   13890:			; <UNDEFINED> instruction: 0xf10d8093
   13894:	rscvs	r0, r2, r4, lsr #16
   13898:			; <UNDEFINED> instruction: 0xf1006861
   1389c:			; <UNDEFINED> instruction: 0x46430230
   138a0:	andls	sl, r1, r4, lsl #16
   138a4:	andeq	pc, r8, r4, lsl #2
   138a8:	ldrtmi	r9, [r0], -r0
   138ac:			; <UNDEFINED> instruction: 0xff34f003
   138b0:	bllt	12250cc <npth_sleep@plt+0x121f3e4>
   138b4:	ldmpl	pc!, {r3, r6, r8, r9, fp, lr}^	; <UNPREDICTABLE>
   138b8:			; <UNDEFINED> instruction: 0xb32b6e7b
   138bc:			; <UNDEFINED> instruction: 0x3090f8d6
   138c0:			; <UNDEFINED> instruction: 0xf89dbb13
   138c4:	bllt	16df95c <npth_sleep@plt+0x16d9c74>
   138c8:	ldmibvs	r0!, {r2, r6, r8, fp, lr}
   138cc:			; <UNDEFINED> instruction: 0xf00b4479
   138d0:			; <UNDEFINED> instruction: 0xf7f2fb03
   138d4:	pkhtbmi	lr, r0, r4, asr #19
   138d8:	suble	r2, r6, r0, lsl #16
   138dc:	ldmibvs	r0!, {r0, r1, r2, r3, r4, r5, r6, r8, sl, fp, sp, lr}
   138e0:	suble	r2, sl, r0, lsl #30
   138e4:	ldrbtmi	r4, [r9], #-2366	; 0xfffff6c2
   138e8:	blx	ffdcf91c <npth_sleep@plt+0xffdc9c34>
   138ec:	strbmi	r2, [r1], -r0, lsl #6
   138f0:	strmi	r9, [r2], -r0, lsl #6
   138f4:			; <UNDEFINED> instruction: 0xf7fe4630
   138f8:	strmi	pc, [r5], -r9, lsr #26
   138fc:	movwcs	fp, #6408	; 0x1908
   13900:	strbmi	r6, [r0], -r3, ror #1
   13904:	bl	fd18d0 <npth_sleep@plt+0xfcbbe8>
   13908:	blmi	c661e8 <npth_sleep@plt+0xc60500>
   1390c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   13910:	blls	46d980 <npth_sleep@plt+0x467c98>
   13914:	qdaddle	r4, sl, sp
   13918:	andslt	r4, r2, r8, lsr #12
   1391c:			; <UNDEFINED> instruction: 0x87f0e8bd
   13920:	beq	54fd5c <npth_sleep@plt+0x54a074>
   13924:	ldmdbeq	r4!, {r0, r2, r3, r8, ip, sp, lr, pc}
   13928:			; <UNDEFINED> instruction: 0xf0124650
   1392c:	strbmi	pc, [r8], -r5, lsr #24	; <UNPREDICTABLE>
   13930:			; <UNDEFINED> instruction: 0xf0134641
   13934:	mrcvs	9, 3, APSR_nzcv, cr9, cr11, {6}	; <UNPREDICTABLE>
   13938:			; <UNDEFINED> instruction: 0xf0134648
   1393c:	stmdacs	r0, {r0, r2, r3, r4, r5, r6, r7, r9, fp, ip, sp, lr, pc}
   13940:			; <UNDEFINED> instruction: 0x4649d136
   13944:			; <UNDEFINED> instruction: 0xf7f14650
   13948:	stmdacs	r0, {r2, r3, r6, r7, r8, fp, sp, lr, pc}
   1394c:	stmdbmi	r6!, {r2, r3, r4, r6, r7, r8, sl, fp, ip, lr, pc}
   13950:	ldrbtmi	r6, [r9], #-2480	; 0xfffff650
   13954:	blx	ff04f988 <npth_sleep@plt+0xff049ca0>
   13958:			; <UNDEFINED> instruction: 0xf10d4641
   1395c:	bge	29460c <npth_sleep@plt+0x28e924>
   13960:	stc2	0, cr15, [r0, #-80]!	; 0xffffffb0
   13964:	stmdacs	r0, {r7, r9, sl, lr}
   13968:			; <UNDEFINED> instruction: 0xf7f1d1b8
   1396c:	stmdacs	r0, {r1, r3, r9, sl, fp, sp, lr, pc}
   13970:	addlt	sp, r0, #202	; 0xca
   13974:	strvs	pc, [r0, #64]	; 0x40
   13978:	ldmdbmi	ip, {r1, r2, r6, r7, r8, r9, sl, sp, lr, pc}
   1397c:			; <UNDEFINED> instruction: 0xf00b4479
   13980:	ldmdbmi	fp, {r0, r1, r3, r5, r7, r9, fp, ip, sp, lr, pc}
   13984:	andls	r4, r3, r9, ror r4
   13988:			; <UNDEFINED> instruction: 0xf00b69b0
   1398c:	bls	112428 <npth_sleep@plt+0x10c740>
   13990:	strls	r4, [r0, -r1, asr #12]
   13994:	ldrtmi	r4, [r0], -r3, lsl #12
   13998:	ldc2l	7, cr15, [r8], {254}	; 0xfe
   1399c:	strmi	fp, [r5], -r8, lsl #18
   139a0:	addlt	lr, r3, #45350912	; 0x2b40000
   139a4:	svclt	0x00182bc6
   139a8:	svclt	0x00182b63
   139ac:	str	r4, [r8, r5, lsl #12]!
   139b0:	str	r4, [r9, r5, lsl #12]!
   139b4:	bl	ad1980 <npth_sleep@plt+0xacbc98>
   139b8:			; <UNDEFINED> instruction: 0xf44f4b0e
   139bc:	stmdbmi	lr, {r0, r1, r2, r7, r9, ip, sp, lr}
   139c0:	ldrbtmi	r4, [fp], #-2062	; 0xfffff7f2
   139c4:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   139c8:	stmib	r8, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   139cc:	muleq	r3, lr, r1
   139d0:	muleq	r0, ip, r5
   139d4:	muleq	r3, r0, r1
   139d8:	andeq	r0, r0, r4, ror #11
   139dc:	andeq	r4, r2, r8, lsr #20
   139e0:	andeq	r4, r2, lr, lsr #21
   139e4:	andeq	fp, r3, r4, lsl #2
   139e8:	andeq	r4, r2, sl, ror #19
   139ec:	andeq	r4, r2, r8, lsl sl
   139f0:	andeq	r4, r2, r4, lsr #20
   139f4:	andeq	r4, r2, r2, asr #25
   139f8:	andeq	r4, r2, r0, lsl #18
   139fc:	andeq	r4, r2, r6, lsl r9
   13a00:	ldrbmi	lr, [r0, sp, lsr #18]!
   13a04:	stcmi	6, cr4, [r9], #120	; 0x78
   13a08:	blmi	fea7fc58 <npth_sleep@plt+0xfea79f70>
   13a0c:	ldrbtmi	r4, [ip], #-1680	; 0xfffff970
   13a10:	andls	sl, r3, #20480	; 0x5000
   13a14:	stmiapl	r3!, {r0, r1, r2, r3, r9, sl, lr}^
   13a18:			; <UNDEFINED> instruction: 0xf8df2114
   13a1c:	ldmdavs	fp, {r3, r4, r7, r9, ip, pc}
   13a20:			; <UNDEFINED> instruction: 0xf04f9311
   13a24:			; <UNDEFINED> instruction: 0xf0130300
   13a28:	stmiami	r3!, {r0, r1, r2, r3, r6, r7, r8, sl, fp, ip, sp, lr, pc}
   13a2c:	ldrbtmi	r4, [r8], #-1273	; 0xfffffb07
   13a30:			; <UNDEFINED> instruction: 0xf88dc803
   13a34:	andls	r1, pc, r0, asr #32
   13a38:	ldc2	0, cr15, [ip, #68]	; 0x44
   13a3c:	movwcs	r4, #2463	; 0x99f
   13a40:	ldrbtmi	r9, [r9], #-2563	; 0xfffff5fd
   13a44:			; <UNDEFINED> instruction: 0xffc4f00b
   13a48:	movtlt	r4, #58885	; 0xe605
   13a4c:	ldrbtmi	r4, [r9], #-2460	; 0xfffff664
   13a50:	mrc	7, 3, APSR_nzcv, cr6, cr1, {7}
   13a54:	stmdacs	r0, {r2, r9, sl, lr}
   13a58:	andcs	sp, r1, #99	; 0x63
   13a5c:	andseq	pc, r3, sp, lsl #2
   13a60:	ldrmi	r4, [r1], -r3, lsr #12
   13a64:	bl	1f51a30 <npth_sleep@plt+0x1f4bd48>
   13a68:	strmi	r2, [r2], r1, lsl #16
   13a6c:			; <UNDEFINED> instruction: 0xf7f1d06b
   13a70:	strmi	lr, [r6], -r8, lsl #27
   13a74:	addlt	fp, r0, #16, 2
   13a78:	strvs	pc, [r0], r0, asr #32
   13a7c:	stcl	7, cr15, [r2, #964]!	; 0x3c4
   13a80:			; <UNDEFINED> instruction: 0xf7f16800
   13a84:			; <UNDEFINED> instruction: 0x4629ec7c
   13a88:	stmmi	lr, {r1, r9, sl, lr}
   13a8c:			; <UNDEFINED> instruction: 0xf00f4478
   13a90:	strtmi	pc, [r8], -r5, lsr #28
   13a94:	b	1dd1a60 <npth_sleep@plt+0x1dcbd78>
   13a98:			; <UNDEFINED> instruction: 0xf7f14620
   13a9c:	ldrsht	lr, [r3], -r2
   13aa0:			; <UNDEFINED> instruction: 0xf7f14631
   13aa4:	stmdacs	r0, {r3, r4, r7, r9, sl, fp, sp, lr, pc}
   13aa8:	sbcshi	pc, r2, r0
   13aac:	strtmi	r4, [r8], -r6, lsl #19
   13ab0:			; <UNDEFINED> instruction: 0xf7f14479
   13ab4:	strmi	lr, [r4], -r6, asr #28
   13ab8:			; <UNDEFINED> instruction: 0xf0002800
   13abc:	blmi	fe0f3dc0 <npth_sleep@plt+0xfe0ee0d8>
   13ac0:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   13ac4:	ldmiblt	r3!, {r0, r1, r3, r4, r6, r7, r9, sl, fp, sp, lr}
   13ac8:	ldrtmi	r4, [r8], -r1, asr #12
   13acc:	andcs	r4, r1, #36700160	; 0x2300000
   13ad0:	b	1dd1a9c <npth_sleep@plt+0x1dcbdb4>
   13ad4:			; <UNDEFINED> instruction: 0xf0402801
   13ad8:	cdpcs	0, 0, cr8, cr0, cr5, {4}
   13adc:			; <UNDEFINED> instruction: 0x4620d150
   13ae0:	bl	ff3d1aac <npth_sleep@plt+0xff3cbdc4>
   13ae4:	stmdacs	r0, {r1, r2, r9, sl, lr}
   13ae8:			; <UNDEFINED> instruction: 0xf7f9d166
   13aec:	strtmi	pc, [r8], -fp, asr #24
   13af0:	b	1251abc <npth_sleep@plt+0x124bdd4>
   13af4:	ldrtmi	lr, [fp], -r8
   13af8:	strtmi	r4, [r8], -r1, lsr #12
   13afc:			; <UNDEFINED> instruction: 0xf8cd2200
   13b00:			; <UNDEFINED> instruction: 0xf7ff8000
   13b04:			; <UNDEFINED> instruction: 0x4606fb3f
   13b08:	blmi	1a664d4 <npth_sleep@plt+0x1a607ec>
   13b0c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   13b10:	blls	46db80 <npth_sleep@plt+0x467e98>
   13b14:			; <UNDEFINED> instruction: 0xf040405a
   13b18:	ldrtmi	r8, [r0], -r6, asr #1
   13b1c:	pop	{r1, r4, ip, sp, pc}
   13b20:			; <UNDEFINED> instruction: 0xf7f187f0
   13b24:	stmdacs	r0, {r1, r2, r3, r5, r8, sl, fp, sp, lr, pc}
   13b28:			; <UNDEFINED> instruction: 0x2600d176
   13b2c:			; <UNDEFINED> instruction: 0xf7f14630
   13b30:	qsaxmi	lr, r9, sl
   13b34:	stmdami	r7!, {r1, r9, sl, lr}^
   13b38:			; <UNDEFINED> instruction: 0xf00f4478
   13b3c:	strtmi	pc, [r8], -pc, asr #27
   13b40:	b	851b0c <npth_sleep@plt+0x84be24>
   13b44:	andcs	lr, r0, #224, 14	; 0x3800000
   13b48:	ldrmi	r4, [r1], -r0, lsr #12
   13b4c:	svc	0x002cf7f1
   13b50:	stmdacs	r0, {r1, r2, r9, sl, lr}
   13b54:	addshi	pc, r3, r0, asr #32
   13b58:	mulscc	r3, sp, r8
   13b5c:			; <UNDEFINED> instruction: 0xf0402b28
   13b60:	blmi	16b3d78 <npth_sleep@plt+0x16ae090>
   13b64:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   13b68:	blcs	2f6dc <npth_sleep@plt+0x299f4>
   13b6c:	addshi	pc, r1, r0, asr #32
   13b70:			; <UNDEFINED> instruction: 0x46414652
   13b74:			; <UNDEFINED> instruction: 0x46234638
   13b78:	b	8d1b44 <npth_sleep@plt+0x8cbe5c>
   13b7c:	teqle	r1, r1, lsl #16
   13b80:			; <UNDEFINED> instruction: 0xf7f24620
   13b84:			; <UNDEFINED> instruction: 0x4606e85c
   13b88:			; <UNDEFINED> instruction: 0xf7f14620
   13b8c:			; <UNDEFINED> instruction: 0x4602ea90
   13b90:	ldrtmi	r4, [r0], -fp, lsl #12
   13b94:	stmib	r2!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   13b98:	adcle	r2, r0, r0, lsl #16
   13b9c:	ldcl	7, cr15, [r0], #964	; 0x3c4
   13ba0:	tstlt	r0, r6, lsl #12
   13ba4:	andmi	pc, r0, r0, asr #5
   13ba8:			; <UNDEFINED> instruction: 0xf7f14606
   13bac:	qadd16mi	lr, r9, ip
   13bb0:	stmdami	r9, {r1, r9, sl, lr}^
   13bb4:	eor	r4, r3, r8, ror r4
   13bb8:	stcl	7, cr15, [r2], #964	; 0x3c4
   13bbc:	tstlt	r0, r6, lsl #12
   13bc0:	andmi	pc, r0, r0, asr #5
   13bc4:			; <UNDEFINED> instruction: 0xf7f14606
   13bc8:	strtmi	lr, [r9], -lr, lsl #30
   13bcc:	stmdami	r3, {r1, r9, sl, lr}^
   13bd0:			; <UNDEFINED> instruction: 0xf00f4478
   13bd4:	strtmi	pc, [r8], -r3, lsl #27
   13bd8:			; <UNDEFINED> instruction: 0xf8e6f011
   13bdc:			; <UNDEFINED> instruction: 0xf7f14628
   13be0:			; <UNDEFINED> instruction: 0xe791e9d2
   13be4:	stcl	7, cr15, [ip], {241}	; 0xf1
   13be8:	andls	r4, r3, r6, lsl #12
   13bec:	vorr.i32	d27, #0	; 0x00000000
   13bf0:	strmi	r4, [r6], -r0
   13bf4:	mrc	7, 7, APSR_nzcv, cr6, cr1, {7}
   13bf8:	strmi	r4, [r2], -r9, lsr #12
   13bfc:	ldrbtmi	r4, [r8], #-2104	; 0xfffff7c8
   13c00:	stc2l	0, cr15, [ip, #-60]!	; 0xffffffc4
   13c04:			; <UNDEFINED> instruction: 0xf7f14620
   13c08:			; <UNDEFINED> instruction: 0x4628eb3c
   13c0c:			; <UNDEFINED> instruction: 0xf8ccf011
   13c10:			; <UNDEFINED> instruction: 0xf7f14628
   13c14:			; <UNDEFINED> instruction: 0xe777e9b8
   13c18:	vhsub.s8	d27, d24, d3
   13c1c:	addsmi	r0, r3, #268435461	; 0x10000005
   13c20:	addvs	pc, r0, r3, asr #32
   13c24:	strmi	sp, [r6], -r1
   13c28:	stmdbmi	lr!, {r0, r7, r8, r9, sl, sp, lr, pc}
   13c2c:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   13c30:	stc	7, cr15, [r6, #964]	; 0x3c4
   13c34:	stmdacs	r0, {r2, r9, sl, lr}
   13c38:	svcge	0x0041f47f
   13c3c:	stc	7, cr15, [r0], #964	; 0x3c4
   13c40:			; <UNDEFINED> instruction: 0xf43f2800
   13c44:	addlt	sl, r0, #456	; 0x1c8
   13c48:	addvs	pc, r0, r0, asr #32
   13c4c:	strb	r4, [lr, -r6, lsl #12]!
   13c50:	strtmi	r4, [r9], -r5, lsr #16
   13c54:	strteq	pc, [r3], -r8, asr #4
   13c58:	strmi	pc, [r0], -r0, asr #5
   13c5c:			; <UNDEFINED> instruction: 0xf00f4478
   13c60:			; <UNDEFINED> instruction: 0x4628fd3d
   13c64:	stmib	lr, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   13c68:	ldrtmi	lr, [fp], -lr, asr #14
   13c6c:			; <UNDEFINED> instruction: 0x46214652
   13c70:			; <UNDEFINED> instruction: 0xf8cd4628
   13c74:			; <UNDEFINED> instruction: 0xf7ff8000
   13c78:	strmi	pc, [r6], -r5, lsl #21
   13c7c:			; <UNDEFINED> instruction: 0xf7f1e744
   13c80:	stmdavs	r0, {r1, r5, r6, r7, sl, fp, sp, lr, pc}
   13c84:	bl	1ed1c50 <npth_sleep@plt+0x1ecbf68>
   13c88:	strmi	r4, [r2], -r9, lsr #12
   13c8c:	ldrbtmi	r4, [r8], #-2071	; 0xfffff7e9
   13c90:			; <UNDEFINED> instruction: 0x4602e6fd
   13c94:			; <UNDEFINED> instruction: 0x4621463b
   13c98:			; <UNDEFINED> instruction: 0xf8cd4628
   13c9c:			; <UNDEFINED> instruction: 0xf7ff8000
   13ca0:			; <UNDEFINED> instruction: 0x4606fa71
   13ca4:			; <UNDEFINED> instruction: 0xf7f1e730
   13ca8:	svclt	0x0000e9b2
   13cac:	andeq	fp, r3, r2
   13cb0:	muleq	r0, ip, r5
   13cb4:	andeq	sl, r3, r4, ror #31
   13cb8:	andeq	pc, r1, r6, ror #19
   13cbc:	andeq	sp, r1, r6, ror r5
   13cc0:	andeq	r4, r2, sl, lsr #19
   13cc4:	andeq	r4, r2, r0, ror #13
   13cc8:	andeq	r4, r2, r8, lsr r9
   13ccc:	andeq	r0, r0, r4, ror #11
   13cd0:	andeq	sl, r3, r4, lsl #30
   13cd4:	andeq	r2, r2, r4, ror #26
   13cd8:	andeq	r4, r2, r4, ror r5
   13cdc:	andeq	r4, r2, r4, ror r5
   13ce0:	andeq	r4, r2, r2, lsl r5
   13ce4:			; <UNDEFINED> instruction: 0x000247ba
   13ce8:	andeq	r4, r2, r4, ror #14
   13cec:	andeq	r4, r2, r6, lsl #10
   13cf0:	svcmi	0x00f0e92d
   13cf4:	ldrmi	fp, [sl], r9, lsl #1
   13cf8:	andls	r4, r0, #158720	; 0x26c00
   13cfc:	bmi	fe6e551c <npth_sleep@plt+0xfe6df834>
   13d00:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   13d04:	movwls	r6, #30747	; 0x781b
   13d08:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   13d0c:			; <UNDEFINED> instruction: 0xf8ca2300
   13d10:	movwls	r3, #24576	; 0x6000
   13d14:			; <UNDEFINED> instruction: 0x91014b96
   13d18:	movwls	r4, #13435	; 0x347b
   13d1c:			; <UNDEFINED> instruction: 0xf0002900
   13d20:	strmi	r8, [r8], -r4, lsl #2
   13d24:	bl	ffd51cf0 <npth_sleep@plt+0xffd4c008>
   13d28:	ldrtmi	r4, [r0], -r1, lsl #13
   13d2c:			; <UNDEFINED> instruction: 0xf7f12500
   13d30:			; <UNDEFINED> instruction: 0x46a8ebf0
   13d34:	bleq	8fe78 <npth_sleep@plt+0x8a190>
   13d38:	movwls	sl, #19206	; 0x4b06
   13d3c:	andls	r4, r2, r7, lsl #12
   13d40:	eorsle	r2, r9, r0, lsl #30
   13d44:			; <UNDEFINED> instruction: 0xf1092400
   13d48:	movwls	r0, #8962	; 0x2302
   13d4c:	ldmdbne	r2!, {r0, r1, r4, r5, r8, sl, fp, ip, lr}
   13d50:	andle	r2, fp, r5, lsr #22
   13d54:	cfstrscs	mvf3, [r0, #-4]
   13d58:	adchi	pc, r8, r0
   13d5c:			; <UNDEFINED> instruction: 0xf80542bc
   13d60:	eorle	r3, r9, #1024	; 0x400
   13d64:	svccc	0x0001f812
   13d68:	mvnsle	r2, r5, lsr #22
   13d6c:	addsmi	r1, pc, #25344	; 0x6300
   13d70:			; <UNDEFINED> instruction: 0x5cf3d922
   13d74:	blcs	11a0d84 <npth_sleep@plt+0x119b09c>
   13d78:	stmdale	r2, {r0, r1, r5, r6, ip, lr, pc}^
   13d7c:			; <UNDEFINED> instruction: 0xf0002b25
   13d80:	blcs	10f3fbc <npth_sleep@plt+0x10ee2d4>
   13d84:			; <UNDEFINED> instruction: 0xf1b9d17d
   13d88:	suble	r0, r9, r0, lsl #30
   13d8c:			; <UNDEFINED> instruction: 0xf0002d00
   13d90:	strtmi	r8, [fp], -r0, asr #1
   13d94:	strbmi	r2, [sl], -r8, lsr #2
   13d98:	blne	91dac <npth_sleep@plt+0x8c0c4>
   13d9c:	ldrmi	r9, [r8], -r1, lsl #18
   13da0:	stm	ip, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   13da4:			; <UNDEFINED> instruction: 0xf04f42a7
   13da8:	bl	14654 <npth_sleep@plt+0xe96c>
   13dac:			; <UNDEFINED> instruction: 0xf8000509
   13db0:			; <UNDEFINED> instruction: 0xf1052009
   13db4:	stmiale	r9, {r0, r8, sl}^
   13db8:	svceq	0x0001f1bb
   13dbc:			; <UNDEFINED> instruction: 0xf1bbd035
   13dc0:	teqle	fp, r2, lsl #30
   13dc4:	ldrdcc	pc, [r0], -sl
   13dc8:	eorvc	r2, sl, r0, lsl #4
   13dcc:	addsmi	r4, sp, #1124073472	; 0x43000000
   13dd0:	adcshi	pc, pc, r0, asr #32
   13dd4:			; <UNDEFINED> instruction: 0xf7f19806
   13dd8:			; <UNDEFINED> instruction: 0xf8dae8d6
   13ddc:	strtmi	r4, [r0], -r0
   13de0:	bl	fe5d1dac <npth_sleep@plt+0xfe5cc0c4>
   13de4:	ldmdale	r4!, {r1, fp, sp}^
   13de8:	bmi	189bdf0 <npth_sleep@plt+0x1896108>
   13dec:	ldrbtmi	r4, [sl], #-2910	; 0xfffff4a2
   13df0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   13df4:	subsmi	r9, sl, r7, lsl #22
   13df8:	addshi	pc, sp, r0, asr #32
   13dfc:	pop	{r0, r3, ip, sp, pc}
   13e00:	blcs	18f7dc8 <npth_sleep@plt+0x18f20e0>
   13e04:	stfcsd	f5, [r0, #-244]	; 0xffffff0c
   13e08:			; <UNDEFINED> instruction: 0x4628d056
   13e0c:	strbmi	r9, [sl], -r1, lsl #18
   13e10:			; <UNDEFINED> instruction: 0xf7f1444d
   13e14:	adcmi	lr, r7, #84, 16	; 0x540000
   13e18:	bfi	sp, r8, (invalid: 17:13)
   13e1c:	stmdaeq	r2, {r3, r8, ip, sp, lr, pc}
   13e20:	ldmle	r3, {r0, r1, r2, r5, r7, r9, lr}
   13e24:	svceq	0x0001f1bb
   13e28:			; <UNDEFINED> instruction: 0xf108d1c9
   13e2c:			; <UNDEFINED> instruction: 0xf7f00001
   13e30:	strmi	lr, [r5], -r8, lsl #30
   13e34:	andeq	pc, r0, sl, asr #17
   13e38:	rsbsle	r2, lr, r0, lsl #16
   13e3c:	bleq	90270 <npth_sleep@plt+0x8a588>
   13e40:	blls	4dc40 <npth_sleep@plt+0x47f58>
   13e44:	blcc	3a264 <npth_sleep@plt+0x3457c>
   13e48:	movwcs	fp, #7960	; 0x1f18
   13e4c:	svclt	0x00182900
   13e50:	ldmdblt	fp, {r8, r9, sp}^
   13e54:	rscle	r2, r3, r0, lsl #18
   13e58:			; <UNDEFINED> instruction: 0x4628b39d
   13e5c:	stmia	sl!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   13e60:	strmi	r4, [r5], -r7, lsr #5
   13e64:			; <UNDEFINED> instruction: 0xf63f9005
   13e68:			; <UNDEFINED> instruction: 0xe7a5af71
   13e6c:	blmi	10ba280 <npth_sleep@plt+0x10b4598>
   13e70:	stmdals	r0, {r2, r9, fp, ip, pc}
   13e74:			; <UNDEFINED> instruction: 0xf8d358cb
   13e78:			; <UNDEFINED> instruction: 0xf019109c
   13e7c:	stmdbls	r6, {r0, r1, r4, r8, fp, ip, sp, lr, pc}
   13e80:	stccs	7, cr14, [r0, #-928]	; 0xfffffc60
   13e84:	adcmi	sp, r7, #202	; 0xca
   13e88:			; <UNDEFINED> instruction: 0xf04f462a
   13e8c:			; <UNDEFINED> instruction: 0xf8020125
   13e90:	rsbvc	r1, fp, r2, lsl #22
   13e94:			; <UNDEFINED> instruction: 0xf63f4615
   13e98:			; <UNDEFINED> instruction: 0xe78daf59
   13e9c:	eorsle	r2, lr, r0, lsl #26
   13ea0:			; <UNDEFINED> instruction: 0xf80542a7
   13ea4:			; <UNDEFINED> instruction: 0xf63f3b01
   13ea8:			; <UNDEFINED> instruction: 0xe785af51
   13eac:			; <UNDEFINED> instruction: 0xf10842bc
   13eb0:			; <UNDEFINED> instruction: 0xf4ff0801
   13eb4:			; <UNDEFINED> instruction: 0xe77faf57
   13eb8:	strbmi	r4, [r8], #679	; 0x2a7
   13ebc:	svcge	0x0046f63f
   13ec0:			; <UNDEFINED> instruction: 0x4608e77a
   13ec4:	bl	951e90 <npth_sleep@plt+0x94c1a8>
   13ec8:	strmi	r4, [r0], #679	; 0x2a7
   13ecc:	svcge	0x003ef63f
   13ed0:	stmdacc	r2, {r1, r4, r5, r6, r8, r9, sl, sp, lr, pc}
   13ed4:	stcpl	8, cr1, [r2], #-140	; 0xffffff74
   13ed8:	orrle	r2, r5, r8, lsr #20
   13edc:	bcs	a7204c <npth_sleep@plt+0xa6c364>
   13ee0:	ldmvc	r9, {r1, r7, r8, ip, lr, pc}
   13ee4:			; <UNDEFINED> instruction: 0xf47f2900
   13ee8:	strtpl	sl, [r1], #-3967	; 0xfffff081
   13eec:			; <UNDEFINED> instruction: 0xf8da3b01
   13ef0:	addsmi	r2, r3, #0
   13ef4:	ldrb	sp, [r7, -r6, lsl #16]!
   13ef8:			; <UNDEFINED> instruction: 0xf8da7059
   13efc:	addsmi	r2, sl, #0
   13f00:	svcge	0x0072f4bf
   13f04:	stmdbcs	r1, {r0, r1, r4, fp, ip, sp, lr, pc}
   13f08:	svclt	0x00182a09
   13f0c:	rscsle	r2, r3, r0, lsr #20
   13f10:	blls	cdcc0 <npth_sleep@plt+0xc7fd8>
   13f14:	ldrmi	r4, [r8], #679	; 0x2a7
   13f18:	svcge	0x0018f63f
   13f1c:	adcmi	lr, r7, #76, 14	; 0x1300000
   13f20:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
   13f24:	svcge	0x0012f63f
   13f28:	blmi	54dc48 <npth_sleep@plt+0x547f60>
   13f2c:	ldrdls	pc, [r4], -sp
   13f30:	movwls	r4, #5243	; 0x147b
   13f34:			; <UNDEFINED> instruction: 0xf7f1e6f9
   13f38:	stmdals	r6, {r1, r3, r5, r6, fp, sp, lr, pc}
   13f3c:	stmda	r2!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   13f40:	bl	7d1f0c <npth_sleep@plt+0x7cc224>
   13f44:			; <UNDEFINED> instruction: 0xf43f2800
   13f48:	addlt	sl, r0, #316	; 0x13c
   13f4c:	addvs	pc, r0, r0, asr #32
   13f50:	blmi	30dc84 <npth_sleep@plt+0x307f9c>
   13f54:	rscvc	pc, r6, #1325400064	; 0x4f000000
   13f58:	stmdami	fp, {r1, r3, r8, fp, lr}
   13f5c:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   13f60:	ldrbtmi	r3, [r8], #-788	; 0xfffffcec
   13f64:	stc2l	0, cr15, [r8, #-60]	; 0xffffffc4
   13f68:	muleq	r0, ip, r5
   13f6c:	andeq	sl, r3, r0, lsl sp
   13f70:	strdeq	sl, [r3], -r8
   13f74:	andeq	sl, r3, r2, lsr #24
   13f78:	andeq	r0, r0, r4, ror #11
   13f7c:	andeq	r2, r2, r8, ror #19
   13f80:	andeq	r4, r2, r8, lsr #14
   13f84:	andeq	r4, r2, r6, ror #6
   13f88:	andeq	r4, r2, r6, lsr #9
   13f8c:	svcmi	0x00f0e92d
   13f90:			; <UNDEFINED> instruction: 0xf8df4616
   13f94:	ldrmi	r2, [ip], -r8, asr #10
   13f98:	strbcc	pc, [r4, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
   13f9c:	ldrbtmi	fp, [sl], #-161	; 0xffffff5f
   13fa0:	tstls	r5, r5, lsl #12
   13fa4:	ldrsbtlt	pc, [r4], sp	; <UNPREDICTABLE>
   13fa8:	bls	b2a2fc <npth_sleep@plt+0xb24614>
   13fac:	ldrdls	pc, [r8], sp	; <UNPREDICTABLE>
   13fb0:	tstls	pc, #1769472	; 0x1b0000
   13fb4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   13fb8:	ldrsbthi	pc, [r8], sp	; <UNPREDICTABLE>
   13fbc:	andls	r2, r6, #0, 6
   13fc0:	andcc	pc, r0, fp, asr #17
   13fc4:	svceq	0x0000f1b9
   13fc8:			; <UNDEFINED> instruction: 0xf8c9d001
   13fcc:			; <UNDEFINED> instruction: 0xf1b83000
   13fd0:	andle	r0, r2, r0, lsl #30
   13fd4:			; <UNDEFINED> instruction: 0xf8c82300
   13fd8:			; <UNDEFINED> instruction: 0xf10d3000
   13fdc:	strtmi	r0, [r0], -r8, lsr #20
   13fe0:			; <UNDEFINED> instruction: 0xf7ff4651
   13fe4:	strmi	pc, [r7], -pc, lsr #20
   13fe8:	addlt	fp, r0, #184, 2	; 0x2e
   13fec:	vmov.i32	d18, #256	; 0x00000100
   13ff0:	vhsub.s8	d20, d8, d0
   13ff4:	addmi	r0, r8, #1073741844	; 0x40000014
   13ff8:	ldrmi	fp, [r7], -r8, lsl #30
   13ffc:	strbtcs	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
   14000:	ldrbcc	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
   14004:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   14008:	blls	7ee078 <npth_sleep@plt+0x7e8390>
   1400c:			; <UNDEFINED> instruction: 0xf040405a
   14010:	ldrtmi	r8, [r8], -r4, lsr #4
   14014:	pop	{r0, r5, ip, sp, pc}
   14018:	stmdals	sl, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1401c:	stmdbge	r8, {r0, r3, r9, fp, sp, pc}
   14020:	cdp2	0, 14, cr15, cr14, cr15, {0}
   14024:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
   14028:	stmdals	r8, {r3, r5, r6, r7, r8, ip, lr, pc}
   1402c:	blx	650046 <npth_sleep@plt+0x64a35e>
   14030:	stmdacs	r4, {r0, fp, ip, sp}
   14034:	addshi	pc, r4, r0, lsl #4
   14038:			; <UNDEFINED> instruction: 0xf000e8df
   1403c:	rsbls	r4, sl, #260046848	; 0xf800000
   14040:			; <UNDEFINED> instruction: 0xf8df0003
   14044:	blge	3dd2dc <npth_sleep@plt+0x3d75f4>
   14048:			; <UNDEFINED> instruction: 0xac109908
   1404c:	ldrbtmi	r9, [sl], #-768	; 0xfffffd00
   14050:	movwcs	r4, #1576	; 0x628
   14054:			; <UNDEFINED> instruction: 0xf0039401
   14058:			; <UNDEFINED> instruction: 0x4607fb5f
   1405c:			; <UNDEFINED> instruction: 0xf0002800
   14060:			; <UNDEFINED> instruction: 0xf7f1809b
   14064:	strmi	lr, [r1], -r0, asr #25
   14068:	streq	pc, [r0], #2271	; 0x8df
   1406c:			; <UNDEFINED> instruction: 0xf00f4478
   14070:	stmdals	sl, {r0, r2, r4, r5, r8, r9, fp, ip, sp, lr, pc}
   14074:	mrc	7, 7, APSR_nzcv, cr14, cr0, {7}
   14078:	andls	r2, sl, #0, 4
   1407c:	cmnle	r0, r0, lsl #30
   14080:	movwcs	sl, #3088	; 0xc10
   14084:	ldrmi	r9, [sl], -r8, lsl #16
   14088:			; <UNDEFINED> instruction: 0xf7f14619
   1408c:	bls	24f854 <npth_sleep@plt+0x249b6c>
   14090:	strmi	r4, [r5], -r1, lsr #12
   14094:			; <UNDEFINED> instruction: 0x462b4650
   14098:	svc	0x001ef7f0
   1409c:	strmi	r4, [r7], -r9, lsr #12
   140a0:			; <UNDEFINED> instruction: 0xf00f9808
   140a4:	stmdals	r8, {r0, r1, r2, r4, r5, r7, sl, fp, ip, sp, lr, pc}
   140a8:	svc	0x006cf7f0
   140ac:	cmnle	r4, r0, lsl #30
   140b0:			; <UNDEFINED> instruction: 0xf8cb9a0a
   140b4:	str	r2, [r1, r0]!
   140b8:	ldcge	8, cr9, [r0], {10}
   140bc:	mrc	7, 6, APSR_nzcv, cr10, cr0, {7}
   140c0:	movwls	r2, #41728	; 0xa300
   140c4:			; <UNDEFINED> instruction: 0xf8dfe7dd
   140c8:	andcs	r1, r0, #40, 8	; 0x28000000
   140cc:	ldrbtmi	r9, [r9], #-2058	; 0xfffff7f6
   140d0:	ldm	lr!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   140d4:	strmi	r4, [r1], r7, lsl #12
   140d8:	tstcs	r1, r8, lsl r1
   140dc:	bl	15520a8 <npth_sleep@plt+0x154c3c0>
   140e0:	ldrtmi	r4, [r8], -r1, lsl #13
   140e4:	mcr	7, 6, pc, cr6, cr0, {7}	; <UNPREDICTABLE>
   140e8:	movwls	r2, #45824	; 0xb300
   140ec:	rsble	r2, r2, r0, lsl #28
   140f0:	blge	2fa920 <npth_sleep@plt+0x2f4c38>
   140f4:			; <UNDEFINED> instruction: 0x46494630
   140f8:	ldc2l	7, cr15, [sl, #1020]!	; 0x3fc
   140fc:	strbmi	r4, [r8], -r7, lsl #12
   14100:	svc	0x0040f7f0
   14104:	subsle	r2, r9, r0, lsl #30
   14108:			; <UNDEFINED> instruction: 0xf7f0980b
   1410c:			; <UNDEFINED> instruction: 0xe7b0ef3c
   14110:	svceq	0x0000f1b9
   14114:	ldcge	0, cr13, [r0], {70}	; 0x46
   14118:	strtmi	r9, [r1], -r8, lsl #16
   1411c:	cdp2	0, 10, cr15, cr2, cr4, {0}
   14120:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
   14124:	rscshi	pc, r1, r0
   14128:			; <UNDEFINED> instruction: 0xf7f14638
   1412c:			; <UNDEFINED> instruction: 0x4601ec5c
   14130:	ldrbtmi	r4, [r8], #-2288	; 0xfffff710
   14134:	blx	ff4d0178 <npth_sleep@plt+0xff4ca490>
   14138:			; <UNDEFINED> instruction: 0xf7f0980a
   1413c:	andcs	lr, r0, #156, 28	; 0x9c0
   14140:	stmdals	r8, {r1, r3, r9, ip, pc}
   14144:	svc	0x001ef7f0
   14148:	svceq	0x0000f1b8
   1414c:	svcge	0x0056f43f
   14150:	ldrdeq	pc, [r0], -r8
   14154:	svc	0x0016f7f0
   14158:			; <UNDEFINED> instruction: 0xf8c82200
   1415c:	strb	r2, [sp, -r0]
   14160:	strcs	r4, [r7, -r5, ror #17]
   14164:	strmi	pc, [r0, -r0, asr #5]
   14168:			; <UNDEFINED> instruction: 0xf00f4478
   1416c:	stmdals	sl, {r0, r1, r2, r4, r5, r7, r9, fp, ip, sp, lr, pc}
   14170:	mcr	7, 4, pc, cr0, cr0, {7}	; <UNPREDICTABLE>
   14174:	andls	r2, sl, #0, 4
   14178:	ldmdbls	r0, {r0, r1, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   1417c:	tstls	r5, r8, lsr r6
   14180:	ldc	7, cr15, [r0], #-964	; 0xfffffc3c
   14184:	strmi	r9, [r2], -r5, lsl #18
   14188:	ldrbtmi	r4, [r8], #-2268	; 0xfffff724
   1418c:	blx	fe9d01d0 <npth_sleep@plt+0xfe9ca4e8>
   14190:	svceq	0x0000f1b8
   14194:			; <UNDEFINED> instruction: 0xe731d1dc
   14198:			; <UNDEFINED> instruction: 0xf7f09808
   1419c:	bls	40fd74 <npth_sleep@plt+0x40a08c>
   141a0:	strb	r9, [r6, -r8, lsl #4]!
   141a4:	ldrcs	r9, [r6, -sl, lsl #16]!
   141a8:	mcr	7, 3, pc, cr4, cr0, {7}	; <UNPREDICTABLE>
   141ac:	strmi	pc, [r0, -r0, asr #5]
   141b0:	eorls	pc, r8, sp, asr #17
   141b4:	strbmi	lr, [r8], -r5, asr #15
   141b8:	mcr	7, 7, pc, cr4, cr0, {7}	; <UNPREDICTABLE>
   141bc:	movwls	r9, #31499	; 0x7b0b
   141c0:	svceq	0x0000f1b8
   141c4:	movwcs	sp, #2
   141c8:	andcc	pc, r0, r8, asr #17
   141cc:			; <UNDEFINED> instruction: 0x4620ae14
   141d0:			; <UNDEFINED> instruction: 0x46322114
   141d4:			; <UNDEFINED> instruction: 0xf9f8f013
   141d8:			; <UNDEFINED> instruction: 0xb1b39b05
   141dc:	andcs	r4, r5, #26214400	; 0x1900000
   141e0:			; <UNDEFINED> instruction: 0xf7fe4628
   141e4:			; <UNDEFINED> instruction: 0x4604febd
   141e8:	blge	3807d0 <npth_sleep@plt+0x37aae8>
   141ec:	movwls	sl, #6668	; 0x1a0c
   141f0:	andls	r2, r0, #0, 6
   141f4:	stmdbls	r8, {r1, r9, sl, lr}
   141f8:			; <UNDEFINED> instruction: 0xf0034628
   141fc:	stmdacs	r0, {r0, r2, r3, r7, r9, fp, ip, sp, lr, pc}
   14200:	sbcshi	pc, r2, r0
   14204:			; <UNDEFINED> instruction: 0xf7f04620
   14208:	blls	b0fd08 <npth_sleep@plt+0xb0a020>
   1420c:	suble	r2, r0, r0, lsl #22
   14210:	ands	sl, fp, sp, lsl #30
   14214:	stmdbls	r8, {r2, r3, r9, fp, sp, pc}
   14218:	movwcs	r9, #512	; 0x200
   1421c:	strls	r4, [r1, -r2, lsl #12]
   14220:			; <UNDEFINED> instruction: 0xf0034628
   14224:	stmdacs	r0, {r0, r3, r4, r5, r6, r9, fp, ip, sp, lr, pc}
   14228:	adcshi	pc, r8, r0
   1422c:			; <UNDEFINED> instruction: 0xf7f04620
   14230:	smlatbcs	r0, sl, lr, lr
   14234:			; <UNDEFINED> instruction: 0xf7fd4628
   14238:	cmplt	r0, #64512	; 0xfc00	; <UNPREDICTABLE>
   1423c:			; <UNDEFINED> instruction: 0x4628213c
   14240:	blx	ed223e <npth_sleep@plt+0xecc556>
   14244:	andcs	fp, r1, r8, lsr #22
   14248:	ldcl	7, cr15, [r0, #-964]	; 0xfffffc3c
   1424c:	ldrtmi	r9, [r1], -fp, lsr #20
   14250:			; <UNDEFINED> instruction: 0xf7fe4628
   14254:	strmi	pc, [r4], -r5, lsl #29
   14258:	bicsle	r2, fp, r0, lsl #16
   1425c:	blcs	baf10 <npth_sleep@plt+0xb5228>
   14260:	strmi	sp, [r1], -r7, ror #3
   14264:			; <UNDEFINED> instruction: 0x4628461a
   14268:	mrc2	7, 3, pc, cr10, cr14, {7}
   1426c:	stmdacs	r0, {r0, r7, r9, sl, lr}
   14270:	stmdbge	ip, {r0, r1, r2, r3, r4, r6, r7, ip, lr, pc}
   14274:	tstls	r0, r2, lsl #12
   14278:	stmdbls	r8, {r0, r1, r5, r9, sl, lr}
   1427c:	strls	r4, [r1, -r8, lsr #12]
   14280:	blx	12d0294 <npth_sleep@plt+0x12ca5ac>
   14284:			; <UNDEFINED> instruction: 0xf0002800
   14288:	strbmi	r8, [r8], -sl, ror #1
   1428c:	mrc	7, 3, APSR_nzcv, cr10, cr0, {7}
   14290:	vst1.64	{d30}, [pc]
   14294:	mulcs	r1, sl, r1
   14298:	stc	7, cr15, [r0, #960]	; 0x3c0
   1429c:	stmdacs	r0, {r0, r7, r9, sl, lr}
   142a0:	mrshi	pc, (UNDEF: 6)	; <UNPREDICTABLE>
   142a4:	movwcs	r4, #2710	; 0xa96
   142a8:	vst4.8	{d22-d25}, [pc], r3
   142ac:	ldrbtmi	r7, [sl], #-1152	; 0xfffffb80
   142b0:	andscs	r6, r0, r2, lsl #4
   142b4:	andeq	pc, r4, r9, asr #17
   142b8:	andcs	r9, r3, #2818048	; 0x2b0000
   142bc:			; <UNDEFINED> instruction: 0xf8c99f08
   142c0:	ldcge	0, cr4, [r0], {44}	; 0x2c
   142c4:	andcs	pc, r8, r9, asr #17
   142c8:			; <UNDEFINED> instruction: 0xf8c9461a
   142cc:	stmdbls	r7, {r2, r5, lr}
   142d0:	strtmi	r9, [r8], -r2
   142d4:	strls	lr, [r0], -sp, asr #19
   142d8:	ldrls	r9, [r0, #-1809]	; 0xfffff8ef
   142dc:	tstcc	r2, #3358720	; 0x334000
   142e0:	blx	12d22de <npth_sleep@plt+0x12cc5f6>
   142e4:	cmplt	r0, #7340032	; 0x700000
   142e8:			; <UNDEFINED> instruction: 0x201cf8d9
   142ec:			; <UNDEFINED> instruction: 0xf1000593
   142f0:			; <UNDEFINED> instruction: 0x46488092
   142f4:	mcr	7, 2, pc, cr6, cr0, {7}	; <UNPREDICTABLE>
   142f8:			; <UNDEFINED> instruction: 0xf7f14638
   142fc:			; <UNDEFINED> instruction: 0x4601eb74
   14300:	ldrbtmi	r4, [r8], #-2176	; 0xfffff780
   14304:			; <UNDEFINED> instruction: 0xf9eaf00f
   14308:			; <UNDEFINED> instruction: 0x4603e6fe
   1430c:	strmi	r4, [r1], -r2, lsl #12
   14310:			; <UNDEFINED> instruction: 0xf7f19810
   14314:	strmi	lr, [r5], -ip, lsr #25
   14318:			; <UNDEFINED> instruction: 0xf0002800
   1431c:			; <UNDEFINED> instruction: 0xf7f080ba
   14320:			; <UNDEFINED> instruction: 0xf8c9ec90
   14324:	stmdacs	r0, {}	; <UNPREDICTABLE>
   14328:	adchi	pc, sl, r0
   1432c:			; <UNDEFINED> instruction: 0x462a9910
   14330:	stcl	7, cr15, [r4, #960]	; 0x3c0
   14334:			; <UNDEFINED> instruction: 0xf7f0980a
   14338:			; <UNDEFINED> instruction: 0x970aed9e
   1433c:	bls	4cddc8 <npth_sleep@plt+0x4c80e0>
   14340:			; <UNDEFINED> instruction: 0xf0002a00
   14344:	ldmdals	r3, {r1, r4, r7, pc}
   14348:	teqle	sl, r0, lsl #16
   1434c:			; <UNDEFINED> instruction: 0xf1099b06
   14350:	tstlt	fp, r0, lsr r7
   14354:			; <UNDEFINED> instruction: 0x47984630
   14358:	ldrtmi	r9, [fp], -r0
   1435c:	strtmi	r9, [r8], -fp, lsr #20
   14360:			; <UNDEFINED> instruction: 0xf7fe4631
   14364:			; <UNDEFINED> instruction: 0x4630fcf9
   14368:	mrc2	7, 7, pc, cr10, cr14, {7}
   1436c:	svceq	0x0000f1b8
   14370:			; <UNDEFINED> instruction: 0xf899d003
   14374:	blcs	2043c <npth_sleep@plt+0x1a754>
   14378:	stmdals	r8, {r1, r3, r4, r6, r8, ip, lr, pc}
   1437c:	mcr	7, 0, pc, cr2, cr0, {7}	; <UNPREDICTABLE>
   14380:			; <UNDEFINED> instruction: 0x46489b12
   14384:			; <UNDEFINED> instruction: 0xf7f09308
   14388:	stmdals	fp, {r1, r2, r3, r4, r5, r6, r7, r8, sl, fp, sp, lr, pc}
   1438c:	ldcl	7, cr15, [sl, #960]!	; 0x3c0
   14390:			; <UNDEFINED> instruction: 0xf7f0980a
   14394:	movwcs	lr, #3440	; 0xd70
   14398:	ldrbt	r9, [r2], -sl, lsl #6
   1439c:	blcs	bb050 <npth_sleep@plt+0xb5368>
   143a0:	ldrtmi	sp, [r0], -r2, lsl #2
   143a4:	mrc2	7, 6, pc, cr12, cr14, {7}
   143a8:	svceq	0x0000f1b8
   143ac:			; <UNDEFINED> instruction: 0xf8c8d046
   143b0:	stmdals	r8, {lr}
   143b4:			; <UNDEFINED> instruction: 0xf7f0ac10
   143b8:	ldmib	sp, {r1, r2, r5, r6, r7, r8, sl, fp, sp, lr, pc}^
   143bc:	movwls	r0, #33547	; 0x830b
   143c0:	ldrtmi	lr, [fp], -r4, ror #15
   143c4:			; <UNDEFINED> instruction: 0x46104639
   143c8:			; <UNDEFINED> instruction: 0xf7f1463a
   143cc:	bls	4cf514 <npth_sleep@plt+0x4c982c>
   143d0:	strmi	sl, [r3], -lr, lsl #18
   143d4:	stmdage	pc, {r1, r2, r9, sl, lr}	; <UNPREDICTABLE>
   143d8:	ldcl	7, cr15, [lr, #-960]!	; 0xfffffc40
   143dc:	bllt	fe225c00 <npth_sleep@plt+0xfe21ff18>
   143e0:	stmdbls	pc, {r1, r9, sl, lr}	; <UNPREDICTABLE>
   143e4:			; <UNDEFINED> instruction: 0xf0024628
   143e8:	strmi	pc, [r7], -r7, asr #20
   143ec:			; <UNDEFINED> instruction: 0xf7f0980f
   143f0:	svccs	0x0000ed42
   143f4:	ldrtmi	sp, [r8], -r1, asr #1
   143f8:	b	ffd523c4 <npth_sleep@plt+0xffd4c6dc>
   143fc:	stmdami	r2, {r0, r9, sl, lr}^
   14400:			; <UNDEFINED> instruction: 0xf00f4478
   14404:	ldmdals	r2, {r0, r1, r3, r5, r6, r8, fp, ip, sp, lr, pc}
   14408:			; <UNDEFINED> instruction: 0xf00f4631
   1440c:	ldmdals	r2, {r0, r1, r8, r9, fp, ip, sp, lr, pc}
   14410:	ldc	7, cr15, [r8, #960]!	; 0x3c0
   14414:			; <UNDEFINED> instruction: 0xf7f1e76d
   14418:	strmi	lr, [r1], -r6, ror #21
   1441c:	ldrbtmi	r4, [r8], #-2107	; 0xfffff7c5
   14420:			; <UNDEFINED> instruction: 0xf95cf00f
   14424:	ldrtmi	r9, [r1], -fp, lsr #20
   14428:			; <UNDEFINED> instruction: 0xf7fe4628
   1442c:	strb	pc, [r0, -r5, asr #20]!	; <UNPREDICTABLE>
   14430:			; <UNDEFINED> instruction: 0xf7f14638
   14434:			; <UNDEFINED> instruction: 0xf8c8ec24
   14438:	ldr	r0, [lr, r0]
   1443c:			; <UNDEFINED> instruction: 0xf7f04620
   14440:	ldr	lr, [r6, r2, lsr #27]!
   14444:	tstls	r5, lr, lsl #18
   14448:	b	ff352414 <npth_sleep@plt+0xff34c72c>
   1444c:	strmi	r9, [r2], -r5, lsl #18
   14450:	ldrbtmi	r4, [r8], #-2095	; 0xfffff7d1
   14454:			; <UNDEFINED> instruction: 0xf942f00f
   14458:			; <UNDEFINED> instruction: 0xf7f0e7d5
   1445c:			; <UNDEFINED> instruction: 0xf1b8edd8
   14460:	eorsle	r0, r2, r0, lsl #30
   14464:	andls	pc, r0, r8, asr #17
   14468:	blmi	ace2fc <npth_sleep@plt+0xac8614>
   1446c:	addcs	pc, r7, #64, 4
   14470:	stmdami	sl!, {r0, r3, r5, r8, fp, lr}
   14474:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   14478:	ldrbtmi	r3, [r8], #-816	; 0xfffffcd0
   1447c:	stc	7, cr15, [lr], #-964	; 0xfffffc3c
   14480:	ldmda	lr!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   14484:	ldmdblt	r8!, {r0, r2, r9, sl, lr}^
   14488:			; <UNDEFINED> instruction: 0xf7f0980a
   1448c:	strls	lr, [sl, #-3316]	; 0xfffff30c
   14490:	blmi	90dc74 <npth_sleep@plt+0x907f8c>
   14494:	rsbvc	pc, pc, #1325400064	; 0x4f000000
   14498:	stmdami	r3!, {r1, r5, r8, fp, lr}
   1449c:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   144a0:	ldrbtmi	r3, [r8], #-828	; 0xfffffcc4
   144a4:	blx	fea504e8 <npth_sleep@plt+0xfea4a800>
   144a8:			; <UNDEFINED> instruction: 0xf043b283
   144ac:	ldrt	r6, [fp], -r0, lsl #15
   144b0:	stmda	r6!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   144b4:	stmdblt	r0!, {r0, r2, r9, sl, lr}^
   144b8:	ldcge	8, cr9, [r0], {11}
   144bc:	stcl	7, cr15, [r2, #-960]!	; 0xfffffc40
   144c0:			; <UNDEFINED> instruction: 0xf7f0980a
   144c4:	strls	lr, [sl, #-3288]	; 0xfffff328
   144c8:			; <UNDEFINED> instruction: 0x4648e5db
   144cc:	ldcl	7, cr15, [sl, #-960]	; 0xfffffc40
   144d0:	addlt	lr, r3, #29097984	; 0x1bc0000
   144d4:	strvs	pc, [r0, r3, asr #32]
   144d8:	svclt	0x0000e70e
   144dc:	andeq	sl, r3, r2, ror sl
   144e0:	muleq	r0, ip, r5
   144e4:	andeq	sl, r3, ip, lsl #20
   144e8:	andeq	r2, r2, sl, asr #17
   144ec:			; <UNDEFINED> instruction: 0x000243b8
   144f0:	andeq	r2, r2, lr, asr #17
   144f4:			; <UNDEFINED> instruction: 0x000243b2
   144f8:	andeq	r4, r2, r0, lsr #2
   144fc:	strheq	r4, [r2], -lr
   14500:			; <UNDEFINED> instruction: 0xfffff5bb
   14504:			; <UNDEFINED> instruction: 0x000241ba
   14508:	muleq	r2, r8, r0
   1450c:	andeq	r4, r2, r6, lsr r0
   14510:	strdeq	r3, [r2], -r6
   14514:	andeq	r4, r2, r0, lsl r2
   14518:	andeq	r3, r2, lr, asr #28
   1451c:	andeq	r4, r2, sl
   14520:	andeq	r4, r2, r8, ror #3
   14524:	andeq	r3, r2, r6, lsr #28
   14528:	muleq	r2, sl, fp
   1452c:	blmi	926dc0 <npth_sleep@plt+0x9210d8>
   14530:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
   14534:	ldmpl	r3, {r2, r7, ip, sp, pc}^
   14538:	movwls	r6, #14363	; 0x381b
   1453c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   14540:	stcge	3, cr11, [r1, #-128]	; 0xffffff80
   14544:	strtmi	r4, [sl], -r9, ror #12
   14548:			; <UNDEFINED> instruction: 0xf8ccf7ff
   1454c:	stmiblt	r8!, {r2, r9, sl, lr}^
   14550:	vpmax.s8	d25, d7, d1
   14554:	vqdmlal.s<illegal width 8>	<illegal reg q9.5>, d0, d0[5]
   14558:	cdpls	3, 0, cr0, cr0, cr1, {3}
   1455c:	svclt	0x0008429a
   14560:	andle	r2, pc, r1, lsl r4	; <UNPREDICTABLE>
   14564:	msrcc	SPSR_sc, #1610612740	; 0x60000004
   14568:	msreq	SPSR_xc, #192, 4
   1456c:	mulsle	r9, sl, r2
   14570:			; <UNDEFINED> instruction: 0x46284914
   14574:	strtne	pc, [sp], #-576	; 0xfffffdc0
   14578:			; <UNDEFINED> instruction: 0xf7f04479
   1457c:	stmdacs	r0, {r1, r4, r5, r7, r8, r9, fp, sp, lr, pc}
   14580:	strcs	fp, [r0], #-3864	; 0xfffff0e8
   14584:			; <UNDEFINED> instruction: 0xf7f04630
   14588:	and	lr, r0, r6, ror ip
   1458c:	bmi	39d594 <npth_sleep@plt+0x3978ac>
   14590:	ldrbtmi	r4, [sl], #-2827	; 0xfffff4f5
   14594:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   14598:	subsmi	r9, sl, r3, lsl #22
   1459c:	strtmi	sp, [r0], -ip, lsl #2
   145a0:	ldcllt	0, cr11, [r0, #-16]!
   145a4:			; <UNDEFINED> instruction: 0xf7fe4630
   145a8:			; <UNDEFINED> instruction: 0xb108febf
   145ac:	strb	r9, [r9, r0, lsl #28]!
   145b0:	vceq.f32	d25, d0, d0
   145b4:	strb	r1, [r5, sp, lsr #8]!
   145b8:	stc	7, cr15, [r8, #-960]!	; 0xfffffc40
   145bc:	andeq	sl, r3, r0, ror #9
   145c0:	muleq	r0, ip, r5
   145c4:	strdeq	r3, [r2], -r4
   145c8:	andeq	sl, r3, lr, ror r4
   145cc:	blmi	7a6e48 <npth_sleep@plt+0x7a1160>
   145d0:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
   145d4:	ldmpl	r3, {r0, r2, r7, ip, sp, pc}^
   145d8:	movwls	r6, #14363	; 0x381b
   145dc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   145e0:	stfged	f3, [r1], {200}	; 0xc8
   145e4:	strtmi	r4, [r2], -r9, ror #12
   145e8:			; <UNDEFINED> instruction: 0xf87cf7ff
   145ec:	bls	82c54 <npth_sleep@plt+0x7cf6c>
   145f0:	msrcc	SPSR_sc, #1610612740	; 0x60000004
   145f4:	msreq	SPSR_xc, #192, 4
   145f8:	addsmi	r9, sl, #0, 26
   145fc:	ldmdbmi	r3, {r0, r1, r2, r4, ip, lr, pc}
   14600:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   14604:	bl	1b525cc <npth_sleep@plt+0x1b4c8e4>
   14608:	vst3.32			; <UNDEFINED> instruction: 0xf480fab0
   1460c:	strtmi	r0, [r8], -r4, ror #18
   14610:	ldc	7, cr15, [r0], #-960	; 0xfffffc40
   14614:	strcs	lr, [r0], #-0
   14618:	blmi	2e6e54 <npth_sleep@plt+0x2e116c>
   1461c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   14620:	blls	ee690 <npth_sleep@plt+0xe89a8>
   14624:	qaddle	r4, sl, sl
   14628:	andlt	r4, r5, r0, lsr #12
   1462c:			; <UNDEFINED> instruction: 0x4628bd30
   14630:	mrc2	7, 3, pc, cr10, cr14, {7}
   14634:	stmdacs	r0, {r8, sl, fp, ip, pc}
   14638:	strcs	sp, [r1], #-225	; 0xffffff1f
   1463c:			; <UNDEFINED> instruction: 0xf7f0e7e7
   14640:	svclt	0x0000ece6
   14644:	andeq	sl, r3, r0, asr #8
   14648:	muleq	r0, ip, r5
   1464c:	andeq	r3, r2, r2, ror #22
   14650:	strdeq	sl, [r3], -r4
   14654:			; <UNDEFINED> instruction: 0x4614b510
   14658:	addlt	r4, r2, lr, lsl #20
   1465c:	strmi	r4, [r8], -lr, lsl #22
   14660:			; <UNDEFINED> instruction: 0x4669447a
   14664:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   14668:			; <UNDEFINED> instruction: 0xf04f9301
   1466c:	movwcs	r0, #768	; 0x300
   14670:			; <UNDEFINED> instruction: 0xf7fe6023
   14674:	stmdblt	r8, {r0, r1, r2, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}
   14678:	eorvs	r9, r3, r0, lsl #22
   1467c:	blmi	1a6ea0 <npth_sleep@plt+0x1a11b8>
   14680:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   14684:	blls	6e6f4 <npth_sleep@plt+0x68a0c>
   14688:	qaddle	r4, sl, r1
   1468c:	ldclt	0, cr11, [r0, #-8]
   14690:	ldc	7, cr15, [ip], #960	; 0x3c0
   14694:			; <UNDEFINED> instruction: 0x0003a3b0
   14698:	muleq	r0, ip, r5
   1469c:	muleq	r3, r0, r3
   146a0:	svcmi	0x00f0e92d
   146a4:	bmi	ff665f08 <npth_sleep@plt+0xff660220>
   146a8:	blmi	ff680974 <npth_sleep@plt+0xff67ac8c>
   146ac:	ldrbtmi	r4, [sl], #-1544	; 0xfffff9f8
   146b0:	ldmpl	r3, {r1, r3, r8, fp, sp, pc}^
   146b4:			; <UNDEFINED> instruction: 0x932f681b
   146b8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   146bc:	eorsvs	r2, fp, r0, lsl #6
   146c0:	movwcc	lr, #59853	; 0xe9cd
   146c4:			; <UNDEFINED> instruction: 0xf7fe9316
   146c8:			; <UNDEFINED> instruction: 0x4604febd
   146cc:			; <UNDEFINED> instruction: 0xf0402800
   146d0:	ldmdbge	r7, {r5, r8, pc}
   146d4:	ldmdbeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}^
   146d8:	strmi	sl, [sp], -r0, lsr #20
   146dc:			; <UNDEFINED> instruction: 0xf843464b
   146e0:	addsmi	r4, r3, #4, 30
   146e4:	bge	348ed8 <npth_sleep@plt+0x3431f0>
   146e8:	tstls	r2, sl, lsl #6
   146ec:	strls	sl, [r0], #-3599	; 0xfffff1f1
   146f0:	beq	e50b2c <npth_sleep@plt+0xe4ae44>
   146f4:	tstcs	r0, r1, lsl #4
   146f8:	bcc	10ee34 <npth_sleep@plt+0x10914c>
   146fc:	stmdals	sl, {r0, r1, r3, r9, fp, sp, pc}
   14700:	strls	sl, [r5], -sp, lsl #22
   14704:			; <UNDEFINED> instruction: 0xff5af007
   14708:	stmdacs	r0, {r2, r9, sl, lr}
   1470c:	tsthi	sp, r0, asr #32	; <UNPREDICTABLE>
   14710:	strmi	r4, [r2], -r0, asr #19
   14714:	ldrbtmi	r9, [r9], #-2058	; 0xfffff7f6
   14718:	ldrls	r9, [r2], #-1040	; 0xfffffbf0
   1471c:	ldc	7, cr15, [r8, #960]	; 0x3c0
   14720:			; <UNDEFINED> instruction: 0xb1209008
   14724:	tstcs	r1, r2, lsl sl
   14728:	ldcl	7, cr15, [sl], {240}	; 0xf0
   1472c:	ldmibmi	sl!, {r4, ip, pc}
   14730:	stmdals	sl, {r9, sp}
   14734:	andsls	r4, r1, #2030043136	; 0x79000000
   14738:			; <UNDEFINED> instruction: 0xf7f09213
   1473c:	andls	lr, r9, sl, lsl #27
   14740:	bge	500bc8 <npth_sleep@plt+0x4faee0>
   14744:			; <UNDEFINED> instruction: 0xf7f02101
   14748:	andsls	lr, r1, ip, asr #25
   1474c:			; <UNDEFINED> instruction: 0xf7f0980a
   14750:	stmdals	sp, {r1, r4, r7, r8, r9, fp, sp, lr, pc}
   14754:	movwls	r2, #41728	; 0xa300
   14758:	sbceq	lr, r0, r0, asr #23
   1475c:			; <UNDEFINED> instruction: 0xf7f0302e
   14760:			; <UNDEFINED> instruction: 0x4680ea70
   14764:			; <UNDEFINED> instruction: 0xf0002800
   14768:	blmi	feb34c44 <npth_sleep@plt+0xfeb2ef5c>
   1476c:	ldrbtmi	r4, [fp], #-1540	; 0xfffff9fc
   14770:	ldmdavc	fp, {r0, r1, r2, r8, r9, fp, lr, pc}
   14774:	andeq	pc, r0, r8, asr #17
   14778:	andne	pc, r4, r8, asr #17
   1477c:	andcs	pc, r8, r8, asr #17
   14780:			; <UNDEFINED> instruction: 0xf804990b
   14784:	strtmi	r3, [r0], -ip, lsl #30
   14788:	ldc	7, cr15, [r4], {240}	; 0xf0
   1478c:	bls	367624 <npth_sleep@plt+0x36193c>
   14790:			; <UNDEFINED> instruction: 0x9622447b
   14794:	vmlals.f32	s4, s24, s0
   14798:			; <UNDEFINED> instruction: 0xf8cd9207
   1479c:	strmi	sl, [r4], -r4, lsl #1
   147a0:	ldmdbvc	fp, {r3, r4, fp, sp, lr}
   147a4:			; <UNDEFINED> instruction: 0x71236020
   147a8:	sbchi	pc, r3, r0, asr #6
   147ac:			; <UNDEFINED> instruction: 0xf04f4a9d
   147b0:			; <UNDEFINED> instruction: 0xf8840b28
   147b4:			; <UNDEFINED> instruction: 0xf104b004
   147b8:	ldrbtmi	r0, [sl], #-780	; 0xfffffcf4
   147bc:			; <UNDEFINED> instruction: 0xf8927831
   147c0:	ldmdavs	r0, {r2, lr, pc}
   147c4:	cmnvc	r1, r3, lsr #20
   147c8:	andgt	pc, sl, r4, lsl #17
   147cc:	subsgt	pc, r8, #14614528	; 0xdf0000
   147d0:	ldrbtmi	r9, [ip], #2311	; 0x907
   147d4:	andeq	pc, r6, r4, asr #17
   147d8:	mvfeqs	f7, f1
   147dc:	strmi	r2, [r8], -r2, lsl #2
   147e0:	ldrbmi	r3, [r1, #-257]!	; 0xfffffeff
   147e4:	blpl	1528f4 <npth_sleep@plt+0x14cc0c>
   147e8:			; <UNDEFINED> instruction: 0xf803d01e
   147ec:	stmdbcs	lr, {r1, sl, fp, ip, sp, pc}
   147f0:	svcge	0x0001f816
   147f4:	streq	pc, [r4, #-261]	; 0xfffffefb
   147f8:	ldrdeq	pc, [r0], -ip
   147fc:	movweq	pc, #24835	; 0x6103	; <UNPREDICTABLE>
   14800:	mulmi	r4, ip, r8
   14804:	stcge	8, cr15, [r7], {3}
   14808:	stceq	8, cr15, [r6], {67}	; 0x43
   1480c:	stcmi	8, cr15, [r2], {3}
   14810:	blmi	fe1c8fac <npth_sleep@plt+0xfe1c32c4>
   14814:	andspl	pc, fp, #64, 4
   14818:	stmmi	r6, {r0, r2, r7, r8, fp, lr}
   1481c:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   14820:	ldrbtmi	r3, [r8], #-848	; 0xfffffcb0
   14824:	b	16d27f0 <npth_sleep@plt+0x16ccb08>
   14828:			; <UNDEFINED> instruction: 0x21299a10
   1482c:			; <UNDEFINED> instruction: 0xf8031e5d
   14830:	mvnslt	r1, r2, lsl #24
   14834:	vstmiane	r4, {s8-s135}
   14838:	ldrbtmi	r2, [sl], #-3085	; 0xfffff3f3
   1483c:	ldmdavc	r2, {r0, r1, r9, fp, lr, pc}
   14840:	stceq	8, cr15, [r1], {67}	; 0x43
   14844:	eorvc	r6, sl, #105	; 0x69
   14848:	streq	pc, [r7, #-259]	; 0xfffffefd
   1484c:	blls	2047cc <npth_sleep@plt+0x1feae4>
   14850:			; <UNDEFINED> instruction: 0xf1034672
   14854:	vcge.f32	d0, d0, d4
   14858:	ldmdbge	r0!, {r4, r5, r7, pc}
   1485c:	bl	7b4ac <npth_sleep@plt+0x757c4>
   14860:	bl	55270 <npth_sleep@plt+0x4f588>
   14864:	ldmdbge	r4, {r2, r7}
   14868:	blge	4394c0 <npth_sleep@plt+0x4337d8>
   1486c:	ldcne	8, cr15, [ip], #-264	; 0xfffffef8
   14870:	ldccc	8, cr15, [ip], #-256	; 0xffffff00
   14874:	mvnlt	r9, r1, lsl fp
   14878:			; <UNDEFINED> instruction: 0xf10e4b70
   1487c:	cfmadd32cs	mvax0, mvfx0, mvfx13, mvfx1
   14880:	blgt	1e5a74 <npth_sleep@plt+0x1dfd8c>
   14884:	eorvs	r7, r8, fp, lsl r8
   14888:	adcvs	r6, sl, r9, rrx
   1488c:	svccc	0x000cf805
   14890:	addhi	pc, r8, r0, lsl #6
   14894:	bge	c3b4e8 <npth_sleep@plt+0xc35800>
   14898:	streq	lr, [r6], r2, lsl #22
   1489c:	bl	b94f8 <npth_sleep@plt+0xb3810>
   148a0:			; <UNDEFINED> instruction: 0xf10e038e
   148a4:	bge	5580b4 <npth_sleep@plt+0x5523cc>
   148a8:	ldccs	8, cr15, [ip], #-268	; 0xfffffef4
   148ac:			; <UNDEFINED> instruction: 0xf846ab11
   148b0:			; <UNDEFINED> instruction: 0xf1be3c3c
   148b4:			; <UNDEFINED> instruction: 0xf04f0f0d
   148b8:	eorvc	r0, fp, r9, lsr #6
   148bc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   148c0:	stclle	0, cr7, [r4], #-428	; 0xfffffe54
   148c4:	tstcs	r0, r0, lsr fp
   148c8:	vdiveq.f64	d14, d14, d3
   148cc:	blge	8661dc <npth_sleep@plt+0x8604f4>
   148d0:			; <UNDEFINED> instruction: 0xf84e4648
   148d4:			; <UNDEFINED> instruction: 0xf7f01c3c
   148d8:	vldrge.16	s28, [r8, #-336]	; 0xfffffeb0	; <UNPREDICTABLE>
   148dc:	strbmi	r4, [r0], -r4, lsl #12
   148e0:	bl	14528a8 <npth_sleep@plt+0x144cbc0>
   148e4:			; <UNDEFINED> instruction: 0xb1289817
   148e8:	svc	0x001ef7f0
   148ec:	bleq	152a48 <npth_sleep@plt+0x14cd60>
   148f0:	mvnsle	r2, r0, lsl #16
   148f4:			; <UNDEFINED> instruction: 0xf7f0980e
   148f8:	stmdals	pc, {r1, r2, r3, r4, r5, r7, r9, fp, sp, lr, pc}	; <UNPREDICTABLE>
   148fc:	b	feed28c4 <npth_sleep@plt+0xfeeccbdc>
   14900:			; <UNDEFINED> instruction: 0xf7f09808
   14904:	stmdals	r9, {r3, r4, r5, r7, r9, fp, sp, lr, pc}
   14908:	b	fed528d0 <npth_sleep@plt+0xfed4cbe8>
   1490c:	blls	5c2d44 <npth_sleep@plt+0x5bd05c>
   14910:	bmi	12eca04 <npth_sleep@plt+0x12e6d1c>
   14914:	ldrbtmi	r4, [sl], #-2878	; 0xfffff4c2
   14918:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1491c:	subsmi	r9, sl, pc, lsr #22
   14920:			; <UNDEFINED> instruction: 0x4620d156
   14924:	pop	{r0, r4, r5, ip, sp, pc}
   14928:	stmdals	sl, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1492c:	b	fe8d28f4 <npth_sleep@plt+0xfe8ccc0c>
   14930:	ldmdbls	r0, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   14934:	sfmne	f2, 2, [r3, #-164]!	; 0xffffff5c
   14938:	cmnlt	r1, r2, lsr #2
   1493c:			; <UNDEFINED> instruction: 0xf1044e41
   14940:			; <UNDEFINED> instruction: 0xf04f050d
   14944:	andcs	r0, r2, #4, 28	; 0x40
   14948:	mcrgt	4, 0, r4, cr3, cr14, {3}
   1494c:			; <UNDEFINED> instruction: 0xf8c47836
   14950:	strcs	r0, [r3], #-5
   14954:	andsvc	r6, lr, #89	; 0x59
   14958:	ldmdbls	r1, {r0, r1, r2, r3, r4, r5, r6, r8, r9, sl, sp, lr, pc}
   1495c:			; <UNDEFINED> instruction: 0xf8dfb191
   14960:			; <UNDEFINED> instruction: 0xf104c0e8
   14964:			; <UNDEFINED> instruction: 0xf04f0511
   14968:	strcs	r0, [r3], -r2, lsl #28
   1496c:	ldm	ip!, {r2, r3, r4, r5, r6, r7, sl, lr}
   14970:			; <UNDEFINED> instruction: 0xf89c0007
   14974:			; <UNDEFINED> instruction: 0xf8c4c000
   14978:	subsvs	r0, r9, r5
   1497c:	andgt	pc, ip, r3, lsl #17
   14980:			; <UNDEFINED> instruction: 0xe787609a
   14984:	cdpeq	0, 0, cr15, cr2, cr15, {2}
   14988:			; <UNDEFINED> instruction: 0x71a17162
   1498c:	blmi	c0e7fc <npth_sleep@plt+0xc08b14>
   14990:	eorspl	pc, r1, #64, 4
   14994:	stmdami	pc!, {r1, r2, r3, r5, r8, fp, lr}	; <UNPREDICTABLE>
   14998:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   1499c:	ldrbtmi	r3, [r8], #-848	; 0xfffffcb0
   149a0:	ldmib	ip, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   149a4:	vqdmulh.s<illegal width 8>	d20, d0, d28
   149a8:	stmdbmi	ip!, {r1, r3, r5, r9, ip, lr}
   149ac:	ldrbtmi	r4, [fp], #-2092	; 0xfffff7d4
   149b0:	cmpcc	r0, #2030043136	; 0x79000000
   149b4:			; <UNDEFINED> instruction: 0xf7f14478
   149b8:	blmi	acf008 <npth_sleep@plt+0xac9320>
   149bc:	eorpl	pc, r2, #64, 4
   149c0:	stmdami	sl!, {r0, r3, r5, r8, fp, lr}
   149c4:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   149c8:	ldrbtmi	r3, [r8], #-848	; 0xfffffcb0
   149cc:	stmib	r6, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   149d0:	bl	752998 <npth_sleep@plt+0x74ccb0>
   149d4:	ldcl	7, cr15, [r4, #960]	; 0x3c0
   149d8:	tstlt	r8, r4, lsl #12
   149dc:	strmi	pc, [r0], #-704	; 0xfffffd40
   149e0:	ldcge	8, cr9, [r8, #-92]	; 0xffffffa4
   149e4:			; <UNDEFINED> instruction: 0xf7f0b128
   149e8:			; <UNDEFINED> instruction: 0xf855eea0
   149ec:	stmdacs	r0, {r2, r8, r9, fp}
   149f0:	stmdals	lr, {r0, r3, r4, r5, r6, r7, r8, ip, lr, pc}
   149f4:	b	fd29bc <npth_sleep@plt+0xfcccd4>
   149f8:			; <UNDEFINED> instruction: 0xf7f0980f
   149fc:	stmdals	r8, {r2, r3, r4, r5, r9, fp, sp, lr, pc}
   14a00:	b	e529c8 <npth_sleep@plt+0xe4cce0>
   14a04:			; <UNDEFINED> instruction: 0xf7f09809
   14a08:			; <UNDEFINED> instruction: 0xe782ea36
   14a0c:	andeq	sl, r3, r2, ror #6
   14a10:	muleq	r0, ip, r5
   14a14:	andeq	r3, r2, sl, ror #27
   14a18:	andeq	r2, r2, r8, ror #4
   14a1c:	muleq	r2, r6, sp
   14a20:	andeq	r3, r2, r4, lsl #27
   14a24:	andeq	r3, r2, r2, ror #26
   14a28:	andeq	r3, r2, sl, asr #26
   14a2c:	andeq	r3, r2, r8, ror #28
   14a30:	andeq	r3, r2, r6, lsr #21
   14a34:	andeq	r3, r2, r2, lsl #26
   14a38:	strdeq	r3, [r2], -lr
   14a3c:	ldrdeq	r3, [r2], -ip
   14a40:	strdeq	sl, [r3], -sl	; <UNPREDICTABLE>
   14a44:	strdeq	r3, [r2], -r0
   14a48:	strdeq	r3, [r2], -r0
   14a4c:	andeq	r3, r2, ip, ror #25
   14a50:	andeq	r3, r2, sl, lsr #18
   14a54:	andeq	r3, r2, r6, lsl #23
   14a58:	ldrdeq	r3, [r2], -r6
   14a5c:	andeq	r3, r2, r4, lsl r9
   14a60:	muleq	r2, r0, fp
   14a64:	andeq	r3, r2, r0, asr #25
   14a68:	strdeq	r3, [r2], -lr
   14a6c:	andeq	r3, r2, sl, ror fp
   14a70:	tstcs	r4, sl, lsl sl
   14a74:	ldrbtmi	r4, [sl], #-2842	; 0xfffff4e6
   14a78:	addslt	fp, r1, r0, lsr r5
   14a7c:	bge	eadd0 <npth_sleep@plt+0xe50e8>
   14a80:	movwls	r6, #63515	; 0xf81b
   14a84:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   14a88:			; <UNDEFINED> instruction: 0xf0129201
   14a8c:	blmi	594108 <npth_sleep@plt+0x58e420>
   14a90:	ldm	r3, {r0, r1, r3, r4, r5, r6, sl, lr}
   14a94:			; <UNDEFINED> instruction: 0xf88d0003
   14a98:	andls	r1, sp, r8, lsr r0
   14a9c:	stc2l	0, cr15, [sl, #-64]!	; 0xffffffc0
   14aa0:	movwcs	r4, #2321	; 0x911
   14aa4:	ldrbtmi	r9, [r9], #-2561	; 0xfffff5ff
   14aa8:			; <UNDEFINED> instruction: 0xff92f00a
   14aac:	strmi	r2, [r5], -r4, lsl #2
   14ab0:	mrc	7, 4, APSR_nzcv, cr0, cr0, {7}
   14ab4:	strtmi	r4, [r8], -r4, lsl #12
   14ab8:	b	1952a80 <npth_sleep@plt+0x194cd98>
   14abc:	blmi	2272f0 <npth_sleep@plt+0x221608>
   14ac0:	ldrbtmi	r3, [sl], #-3072	; 0xfffff400
   14ac4:	strcs	fp, [r1], #-3864	; 0xfffff0e8
   14ac8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   14acc:	subsmi	r9, sl, pc, lsl #22
   14ad0:	rsbmi	sp, r0, #-2147483648	; 0x80000000
   14ad4:	ldclt	0, cr11, [r0, #-68]!	; 0xffffffbc
   14ad8:	b	fe652aa0 <npth_sleep@plt+0xfe64cdb8>
   14adc:	muleq	r3, sl, pc	; <UNPREDICTABLE>
   14ae0:	muleq	r0, ip, r5
   14ae4:	andeq	lr, r1, r4, lsl #19
   14ae8:	andeq	ip, r1, r2, lsl r5
   14aec:	andeq	r9, r3, lr, asr #30
   14af0:	stmdbmi	r5, {r3, r9, sl, lr}^
   14af4:	mvnsmi	lr, #737280	; 0xb4000
   14af8:	blmi	112637c <npth_sleep@plt+0x1120694>
   14afc:	addlt	r4, r5, r9, ror r4
   14b00:	stmiapl	fp, {r1, r2, r4, r9, sl, lr}^
   14b04:	movwls	r6, #14363	; 0x381b
   14b08:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   14b0c:	movwcs	fp, #266	; 0x10a
   14b10:	tstlt	pc, r3, lsl r0	; <UNPREDICTABLE>
   14b14:	eorsvs	r2, fp, r0, lsl #6
   14b18:	strtmi	sl, [r9], -r2, lsl #26
   14b1c:	ldc2	7, cr15, [r2], {254}	; 0xfe
   14b20:	lsllt	r4, r4, #12
   14b24:	tstcs	fp, #268435464	; 0x10000008
   14b28:	movwmi	pc, #704	; 0x2c0	; <UNPREDICTABLE>
   14b2c:	subseq	pc, r1, #72, 4	; 0x80000004
   14b30:	svclt	0x00084291
   14b34:	bmi	da63ac <npth_sleep@plt+0xda06c4>
   14b38:	ldrbtmi	r4, [sl], #-2868	; 0xfffff4cc
   14b3c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   14b40:	subsmi	r9, sl, r3, lsl #22
   14b44:	strtmi	sp, [r0], -r9, asr #2
   14b48:	pop	{r0, r2, ip, sp, pc}
   14b4c:	stmdals	r2, {r4, r5, r6, r7, r8, r9, pc}
   14b50:	strbtmi	sl, [r9], -r1, lsl #20
   14b54:			; <UNDEFINED> instruction: 0xf954f00f
   14b58:	stmdals	r2, {r2, r9, sl, lr}
   14b5c:	stmib	sl, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   14b60:	mvnle	r2, r0, lsl #24
   14b64:			; <UNDEFINED> instruction: 0xf0039800
   14b68:	stmdacs	r3, {r0, r1, r3, r4, r5, r6, r8, sl, fp, ip, sp, lr, pc}
   14b6c:	andsle	r4, r5, r0, lsl #13
   14b70:	cdpne	12, 4, cr13, cr3, cr13, {0}
   14b74:	stmdale	ip, {r0, r8, r9, fp, sp}
   14b78:	movwcs	r9, #6144	; 0x1800
   14b7c:	svclt	0x00082e00
   14b80:	mrslt	r2, (UNDEF: 59)
   14b84:	andhi	pc, r0, r6, asr #17
   14b88:	ldmib	ip!, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   14b8c:	stmdacs	r5, {r0, r1, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   14b90:	strcs	sp, [r7], #-242	; 0xffffff0e
   14b94:	vmlal.s8	<illegal reg q12.5>, d0, d0
   14b98:	ldrb	r4, [r5, r0, lsl #8]!
   14b9c:	teqlt	pc, r0, lsl #16
   14ba0:			; <UNDEFINED> instruction: 0xf0044629
   14ba4:	movwcs	pc, #2399	; 0x95f	; <UNPREDICTABLE>
   14ba8:	tstlt	r8, r4, lsl #12
   14bac:	strb	r9, [r5, r0, lsl #16]!
   14bb0:	strb	r2, [r3, r1, lsl #6]!
   14bb4:	strmi	r4, [r2], -r3, lsl #12
   14bb8:	stmdals	r2, {r0, r9, sl, lr}
   14bbc:	ldmda	r6, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   14bc0:	lsllt	r4, r1, #13
   14bc4:	ldmda	ip!, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   14bc8:	eorsvs	r4, r8, r5, lsl #12
   14bcc:	stmdbls	r2, {r3, r4, r5, r8, ip, sp, pc}
   14bd0:			; <UNDEFINED> instruction: 0xf7f0464a
   14bd4:	movwcs	lr, #6516	; 0x1974
   14bd8:			; <UNDEFINED> instruction: 0xf7f0e7e8
   14bdc:			; <UNDEFINED> instruction: 0xf7f0ea18
   14be0:			; <UNDEFINED> instruction: 0x4604ecd0
   14be4:	vbic.i32	<illegal reg q13.5>, #0	; 0x00000000
   14be8:	strtmi	r4, [fp], -r0, lsl #8
   14bec:	blmi	28eb6c <npth_sleep@plt+0x288e84>
   14bf0:	addspl	pc, r2, #64, 4
   14bf4:	stmdami	r9, {r3, r8, fp, lr}
   14bf8:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   14bfc:	ldrbtmi	r3, [r8], #-876	; 0xfffffc94
   14c00:	stmda	ip!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   14c04:	ldrb	r2, [r1, r1, lsl #6]
   14c08:	andeq	r9, r3, r4, lsl pc
   14c0c:	muleq	r0, ip, r5
   14c10:	ldrdeq	r9, [r3], -r6
   14c14:	andeq	r3, r2, ip, lsl #21
   14c18:	andeq	r3, r2, sl, asr #13
   14c1c:	andeq	r4, r2, lr, lsr r4
   14c20:	svcmi	0x00f0e92d
   14c24:	ldrmi	r4, [r6], -r1, lsl #13
   14c28:	bmi	fe866470 <npth_sleep@plt+0xfe860788>
   14c2c:	blmi	fe8664b0 <npth_sleep@plt+0xfe8607c8>
   14c30:	ldrbtmi	fp, [sl], #-149	; 0xffffff6b
   14c34:	stmdbge	r3, {r3, r7, r9, sl, lr}
   14c38:	ldmpl	r3, {sl, sp}^
   14c3c:	tstls	r3, #1769472	; 0x1b0000
   14c40:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   14c44:	strmi	lr, [r3], #-2509	; 0xfffff633
   14c48:			; <UNDEFINED> instruction: 0xf7fe9406
   14c4c:	vpadd.i8	<illegal reg q15.5>, q12, <illegal reg q13.5>
   14c50:	addlt	r0, r3, #268435461	; 0x10000005
   14c54:			; <UNDEFINED> instruction: 0xf0004293
   14c58:	strmi	r8, [r5], -fp, lsl #1
   14c5c:	strtmi	fp, [r7], -r0, lsl #6
   14c60:	ldrtmi	r4, [r8], -r3, lsr #13
   14c64:	blx	1952c5a <npth_sleep@plt+0x194cf72>
   14c68:			; <UNDEFINED> instruction: 0xf7f04658
   14c6c:	stmdals	r6, {r2, r3, r7, r8, fp, sp, lr, pc}
   14c70:	stmib	r8, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   14c74:			; <UNDEFINED> instruction: 0xf7f04620
   14c78:	stmdals	r4, {r1, r2, r7, r8, fp, sp, lr, pc}
   14c7c:	stmib	r2, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   14c80:			; <UNDEFINED> instruction: 0xf7f09803
   14c84:	bmi	fe34f06c <npth_sleep@plt+0xfe349384>
   14c88:	ldrbtmi	r4, [sl], #-2954	; 0xfffff476
   14c8c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   14c90:	subsmi	r9, sl, r3, lsl fp
   14c94:	rscshi	pc, r5, r0, asr #32
   14c98:	andslt	r4, r5, r8, lsr #12
   14c9c:	svchi	0x00f0e8bd
   14ca0:	bge	17acb4 <npth_sleep@plt+0x174fcc>
   14ca4:			; <UNDEFINED> instruction: 0xf00fa904
   14ca8:	strmi	pc, [r5], -fp, lsr #17
   14cac:	bicsle	r2, r6, r0, lsl #16
   14cb0:			; <UNDEFINED> instruction: 0xf0039804
   14cb4:	blls	7d4010 <npth_sleep@plt+0x7ce328>
   14cb8:	svclt	0x00181ec4
   14cbc:	blcs	1dcc8 <npth_sleep@plt+0x17fe0>
   14cc0:	strcs	fp, [r0], #-3848	; 0xfffff0f8
   14cc4:	cmnle	r1, r0, lsl #24
   14cc8:	rsble	r2, r8, r3, lsl #16
   14ccc:	stmdacc	r1, {r1, r2, r4, r6, sl, fp, ip, lr, pc}
   14cd0:	ldmdale	r5, {r0, fp, sp}^
   14cd4:	beq	751110 <npth_sleep@plt+0x74b428>
   14cd8:			; <UNDEFINED> instruction: 0x46302114
   14cdc:			; <UNDEFINED> instruction: 0xf0124652
   14ce0:	svccs	0x0000fc73
   14ce4:			; <UNDEFINED> instruction: 0xf1b8d157
   14ce8:	rsbsle	r0, r6, r0, lsl #30
   14cec:			; <UNDEFINED> instruction: 0x463a4973
   14cf0:	ldrtmi	r9, [ip], -r3, lsl #16
   14cf4:			; <UNDEFINED> instruction: 0xf7f04479
   14cf8:	strmi	lr, [r5], -ip, lsr #21
   14cfc:	subsle	r2, ip, r0, lsl #16
   14d00:	strtmi	r2, [r8], -r1, lsl #2
   14d04:	stcl	7, cr15, [r0, #-960]	; 0xfffffc40
   14d08:	strtmi	r4, [r8], -r3, lsl #13
   14d0c:	ldm	r2!, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   14d10:	svceq	0x0000f1b8
   14d14:	svcls	0x0006d155
   14d18:	svceq	0x0000f1b9
   14d1c:	stmdbmi	r8!, {r0, r1, r2, r4, r5, r6, ip, lr, pc}^
   14d20:			; <UNDEFINED> instruction: 0x0018f8d9
   14d24:			; <UNDEFINED> instruction: 0xf00a4479
   14d28:	stmdbmi	r6!, {r0, r1, r2, r4, r6, r7, fp, ip, sp, lr, pc}^
   14d2c:			; <UNDEFINED> instruction: 0x46054479
   14d30:			; <UNDEFINED> instruction: 0x0018f8d9
   14d34:			; <UNDEFINED> instruction: 0xf8d0f00a
   14d38:	strtmi	r4, [sl], -r3, lsl #12
   14d3c:			; <UNDEFINED> instruction: 0x46484639
   14d40:	strls	r2, [r0, -r0, lsl #14]
   14d44:	blx	d2d42 <npth_sleep@plt+0xcd05a>
   14d48:	stmdacs	r0, {r0, r2, r9, sl, lr}
   14d4c:			; <UNDEFINED> instruction: 0xf7fbd189
   14d50:	strmi	pc, [r7], -r9, asr #21
   14d54:			; <UNDEFINED> instruction: 0x4651b138
   14d58:	strtmi	r4, [sl], -fp, lsr #12
   14d5c:			; <UNDEFINED> instruction: 0xf7fb9500
   14d60:	stmdacs	r0, {r0, r2, r4, r8, r9, fp, ip, sp, lr, pc}
   14d64:	ldrtmi	sp, [r0], -r9, rrx
   14d68:	blx	9d2d6a <npth_sleep@plt+0x9cd082>
   14d6c:	ldrb	r4, [r8, -r5, lsl #12]!
   14d70:			; <UNDEFINED> instruction: 0x46272511
   14d74:	strmi	pc, [r0, #-704]	; 0xfffffd40
   14d78:	ldrb	r4, [r2, -r3, lsr #13]!
   14d7c:	adcle	r2, r9, r5, lsl #16
   14d80:	strcs	r4, [r0], #-2129	; 0xfffff7af
   14d84:	strtmi	r2, [r7], -r7, lsl #10
   14d88:	vmvn.i32	q10, #524288	; 0x00080000
   14d8c:			; <UNDEFINED> instruction: 0xf00e4500
   14d90:	strtmi	pc, [r3], r5, lsr #25
   14d94:	strcs	lr, [r0], #-1893	; 0xfffff89b
   14d98:	strtmi	r4, [r3], r7, lsr #12
   14d9c:	ldrtmi	lr, [r0], -r3, ror #15
   14da0:			; <UNDEFINED> instruction: 0xf7fe4627
   14da4:	strtmi	pc, [r3], r9, lsl #22
   14da8:	ldrb	r4, [sl, -r5, lsl #12]
   14dac:	strtmi	r4, [pc], -ip, lsr #12
   14db0:	ldrbcs	r4, [fp, #1707]!	; 0x6ab
   14db4:	strmi	pc, [r0, #-704]	; 0xfffffd40
   14db8:			; <UNDEFINED> instruction: 0xf7f0e753
   14dbc:			; <UNDEFINED> instruction: 0x463ce85c
   14dc0:	bls	e68b4 <npth_sleep@plt+0xe0bcc>
   14dc4:	strbmi	sl, [r0], -r6, lsl #22
   14dc8:			; <UNDEFINED> instruction: 0xf7fe4659
   14dcc:			; <UNDEFINED> instruction: 0x2700ff91
   14dd0:	stmdacs	r0, {r0, r2, r9, sl, lr}
   14dd4:	svcge	0x0045f47f
   14dd8:			; <UNDEFINED> instruction: 0xf1b9e79d
   14ddc:	eorle	r0, r5, r0, lsl #30
   14de0:			; <UNDEFINED> instruction: 0xf8d9493a
   14de4:	ldrbtmi	r0, [r9], #-24	; 0xffffffe8
   14de8:			; <UNDEFINED> instruction: 0xf876f00a
   14dec:			; <UNDEFINED> instruction: 0xf0134651
   14df0:	ldmdbmi	r7!, {r0, r3, r4, r6, r7, r9, fp, ip, sp, lr, pc}
   14df4:	ldrbtmi	r2, [r9], #-512	; 0xfffffe00
   14df8:	stmdals	r3, {r7, r9, sl, lr}
   14dfc:	b	a52dc4 <npth_sleep@plt+0xa4d0dc>
   14e00:	strmi	r4, [r5], -r4, asr #12
   14e04:	stmdacs	r0, {r0, r1, r7, r9, sl, lr}
   14e08:	svcge	0x007af47f
   14e0c:	ldmdbmi	r1!, {r0, r2, r3, r4, r5, r6, r8, r9, sl, sp, lr, pc}
   14e10:	strbmi	r2, [r8], -r5, lsl #4
   14e14:			; <UNDEFINED> instruction: 0xf7f04479
   14e18:	stmdbmi	pc!, {r3, r5, r6, r7, fp, sp, lr, pc}	; <UNPREDICTABLE>
   14e1c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   14e20:	strbmi	r4, [r8], -r5, lsl #12
   14e24:	stmia	r0!, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   14e28:	str	r4, [r6, r3, lsl #12]
   14e2c:	andcs	r4, r5, #704512	; 0xac000
   14e30:	ldrbtmi	r4, [r9], #-1608	; 0xfffff9b8
   14e34:	ldm	r8, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   14e38:			; <UNDEFINED> instruction: 0xf1b9e7d8
   14e3c:	eorle	r0, r2, r0, lsl #30
   14e40:			; <UNDEFINED> instruction: 0xf8d94927
   14e44:	ldrbtmi	r0, [r9], #-24	; 0xffffffe8
   14e48:			; <UNDEFINED> instruction: 0xf846f00a
   14e4c:	ldrbtmi	r4, [r9], #-2341	; 0xfffff6db
   14e50:			; <UNDEFINED> instruction: 0xf8d94605
   14e54:			; <UNDEFINED> instruction: 0xf00a0018
   14e58:	stmdbmi	r3!, {r0, r1, r2, r3, r4, r5, fp, ip, sp, lr, pc}
   14e5c:	sxtab16mi	r4, r0, r9, ror #8
   14e60:			; <UNDEFINED> instruction: 0x0018f8d9
   14e64:			; <UNDEFINED> instruction: 0xf838f00a
   14e68:	strtmi	r4, [r9], -r3, lsl #12
   14e6c:	strcs	r4, [r0, #-1602]	; 0xfffff9be
   14e70:	strls	r4, [r0, #-1608]	; 0xfffff9b8
   14e74:	blx	1ad2e70 <npth_sleep@plt+0x1acd188>
   14e78:	stmdacs	r0, {r0, r2, r9, sl, lr}
   14e7c:	svcge	0x0073f43f
   14e80:			; <UNDEFINED> instruction: 0xf7f0e6ef
   14e84:	ldmdbmi	r9, {r2, r6, r7, fp, sp, lr, pc}
   14e88:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   14e8c:	stmia	ip!, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   14e90:	andcs	r4, r5, #376832	; 0x5c000
   14e94:			; <UNDEFINED> instruction: 0x46054479
   14e98:			; <UNDEFINED> instruction: 0xf7f04648
   14e9c:	ldmdbmi	r5, {r1, r2, r5, r7, fp, sp, lr, pc}
   14ea0:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   14ea4:	strbmi	r4, [r8], -r0, lsl #13
   14ea8:	ldm	lr, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   14eac:	svclt	0x0000e7dc
   14eb0:	ldrdeq	r9, [r3], -lr
   14eb4:	muleq	r0, ip, r5
   14eb8:	andeq	r9, r3, r6, lsl #27
   14ebc:	andeq	r1, r2, r8, lsr #25
   14ec0:	muleq	r2, ip, r8
   14ec4:	andeq	r3, r2, r0, lsr #17
   14ec8:	andeq	r3, r2, r0, lsl #10
   14ecc:	andeq	r3, r2, r6, lsl #15
   14ed0:	andeq	r1, r2, r6, lsr #23
   14ed4:	andeq	r3, r2, ip, lsr #15
   14ed8:	andeq	r3, r2, lr, lsr #15
   14edc:	andeq	r3, r2, sl, lsr r7
   14ee0:	andeq	r3, r2, sl, lsl #15
   14ee4:	andeq	r3, r2, r2, ror r7
   14ee8:	andeq	r3, r2, r0, ror r7
   14eec:	andeq	r3, r2, r6, asr #14
   14ef0:	andeq	r3, r2, ip, lsr #14
   14ef4:	andeq	r3, r2, sl, lsr #14
   14ef8:			; <UNDEFINED> instruction: 0x460cb570
   14efc:	bmi	a66748 <npth_sleep@plt+0xa60a60>
   14f00:	strtmi	r4, [r0], -r6, lsl #12
   14f04:	blmi	a2677c <npth_sleep@plt+0xa20a94>
   14f08:	addlt	r4, r2, sl, ror r4
   14f0c:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   14f10:			; <UNDEFINED> instruction: 0xf04f9301
   14f14:			; <UNDEFINED> instruction: 0xf0030300
   14f18:	stmdacs	r0, {r0, r1, r2, r4, r5, r7, r8, sl, fp, ip, sp, lr, pc}
   14f1c:			; <UNDEFINED> instruction: 0x4605d038
   14f20:	strtmi	r4, [r0], -sl, ror #12
   14f24:			; <UNDEFINED> instruction: 0xf0034629
   14f28:			; <UNDEFINED> instruction: 0x4604fe55
   14f2c:			; <UNDEFINED> instruction: 0xf7f04628
   14f30:	ldmiblt	ip, {r1, r3, r5, fp, sp, lr, pc}^
   14f34:	strtmi	r4, [r2], -r3, lsr #12
   14f38:	stmdals	r0, {r0, r5, r9, sl, lr}
   14f3c:	mrc	7, 4, APSR_nzcv, cr6, cr0, {7}
   14f40:	stmdbls	r0, {r1, r2, r8, r9, fp, ip, pc}
   14f44:	ldrtmi	r4, [r0], -r2, lsl #12
   14f48:	ldc2l	7, cr15, [sl, #-1016]	; 0xfffffc08
   14f4c:	stmdals	r0, {r2, r9, sl, lr}
   14f50:	ldmda	r8, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   14f54:	bmi	5835cc <npth_sleep@plt+0x57d8e4>
   14f58:	ldrbtmi	r4, [sl], #-2835	; 0xfffff4ed
   14f5c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   14f60:	subsmi	r9, sl, r1, lsl #22
   14f64:			; <UNDEFINED> instruction: 0x4620d11c
   14f68:	ldcllt	0, cr11, [r0, #-8]!
   14f6c:			; <UNDEFINED> instruction: 0xf7f04620
   14f70:			; <UNDEFINED> instruction: 0x4601ed3a
   14f74:	ldrbtmi	r4, [r8], #-2062	; 0xfffff7f2
   14f78:	blx	fec50fba <npth_sleep@plt+0xfec4b2d2>
   14f7c:	strtmi	lr, [r0], -fp, ror #15
   14f80:	ldc	7, cr15, [r0, #-960]!	; 0xfffffc40
   14f84:	stmdami	fp, {r0, r9, sl, lr}
   14f88:			; <UNDEFINED> instruction: 0xf00e4478
   14f8c:	strb	pc, [r2, r7, lsr #23]!	; <UNPREDICTABLE>
   14f90:	b	ffdd2f58 <npth_sleep@plt+0xffdcd270>
   14f94:	stmdacs	r0, {r2, r9, sl, lr}
   14f98:	vshr.s64	<illegal reg q14.5>, <illegal reg q6.5>, #64
   14f9c:	ldrb	r4, [sl, r0, lsl #8]
   14fa0:	ldmda	r4!, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   14fa4:	andeq	r9, r3, r8, lsl #22
   14fa8:	muleq	r0, ip, r5
   14fac:			; <UNDEFINED> instruction: 0x00039ab6
   14fb0:	ldrdeq	r3, [r2], -r6
   14fb4:	andeq	r3, r2, r4, ror #13
   14fb8:	push	{r0, r1, r2, r9, ip, sp}
   14fbc:	ldmeq	r4, {r4, r5, r6, r7, r8, r9, sl, lr}^
   14fc0:	ldrmi	r4, [pc], -pc, lsr #20
   14fc4:	addlt	r4, r4, pc, lsr #22
   14fc8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   14fcc:	movwls	r6, #14363	; 0x381b
   14fd0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   14fd4:	eorsle	r2, sp, r0, lsl #18
   14fd8:	movweq	pc, #49409	; 0xc101	; <UNPREDICTABLE>
   14fdc:	adcmi	r4, r3, #13631488	; 0xd00000
   14fe0:			; <UNDEFINED> instruction: 0x4680d838
   14fe4:			; <UNDEFINED> instruction: 0xf7ef4620
   14fe8:	strmi	lr, [r6], -ip, lsr #28
   14fec:	suble	r2, r0, r0, lsl #16
   14ff0:	stmdbeq	r5, {r2, r5, r7, r8, r9, fp, sp, lr, pc}
   14ff4:	beq	51138 <npth_sleep@plt+0x4b450>
   14ff8:	andeq	pc, r3, #1073741866	; 0x4000002a
   14ffc:	bcs	1ddc08 <npth_sleep@plt+0x1d7f20>
   15000:	andge	pc, r0, r0, lsl #17
   15004:	stmdble	fp!, {r0, r1, r6, ip, sp, lr}
   15008:	strdcc	r2, [r2], -pc	; <UNPREDICTABLE>
   1500c:	bl	1552fd4 <npth_sleep@plt+0x154d2ec>
   15010:	andeq	lr, r9, r6, lsl #22
   15014:	strbmi	r4, [r1], -sl, lsr #12
   15018:	stcge	8, cr15, [r1], {-0}
   1501c:	svc	0x004ef7ef
   15020:			; <UNDEFINED> instruction: 0x46234a19
   15024:	ldrbtmi	r4, [sl], #-1617	; 0xfffff9af
   15028:	strls	sl, [r0], -r2, lsl #16
   1502c:	bl	ffd52ff4 <npth_sleep@plt+0xffd4d30c>
   15030:	ldrtmi	r4, [r0], -r4, lsl #12
   15034:	svc	0x00a6f7ef
   15038:	eorsvs	r9, fp, r2, lsl #22
   1503c:	blmi	467890 <npth_sleep@plt+0x461ba8>
   15040:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   15044:	blls	ef0b4 <npth_sleep@plt+0xe93cc>
   15048:	qaddle	r4, sl, r7
   1504c:	andlt	r4, r4, r0, lsr #12
   15050:			; <UNDEFINED> instruction: 0x87f0e8bd
   15054:	vmls.i<illegal width 8>	d18, d0, d2[0]
   15058:	strb	r4, [pc, r0, lsl #8]!
   1505c:	svc	0x00d6f7ef
   15060:	rscscs	r4, sp, #11264	; 0x2c00
   15064:	stmdami	ip, {r0, r1, r3, r8, fp, lr}
   15068:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   1506c:			; <UNDEFINED> instruction: 0xf7f04478
   15070:			; <UNDEFINED> instruction: 0xf7f0ee36
   15074:	smlabblt	r8, r6, sl, lr
   15078:	andmi	pc, r0, r0, asr #5
   1507c:	ldrb	r4, [sp, r4, lsl #12]
   15080:	andeq	r9, r3, r8, asr #20
   15084:	muleq	r0, ip, r5
   15088:	andeq	r3, r2, r6, lsl #14
   1508c:	ldrdeq	r9, [r3], -r0
   15090:	andeq	r3, r2, r0, lsl #19
   15094:	andeq	r3, r2, r2, lsr #13
   15098:			; <UNDEFINED> instruction: 0x000236b8
   1509c:	mvnsmi	lr, #737280	; 0xb4000
   150a0:	ldrmi	r4, [r0], -r6, lsl #12
   150a4:	addlt	r4, fp, r0, lsr sl
   150a8:	blmi	c26924 <npth_sleep@plt+0xc20c3c>
   150ac:	cfldrsls	mvf4, [r2], {122}	; 0x7a
   150b0:	ldmpl	r3, {r0, r1, r2, r3, r9, sl, lr}^
   150b4:	movwls	r6, #38939	; 0x981b
   150b8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   150bc:	teqle	r8, r0, lsl #24
   150c0:	b	fe3d3088 <npth_sleep@plt+0xfe3cd3a0>
   150c4:	ldmdaeq	r0, {r0, r2, r3, r8, ip, sp, lr, pc}
   150c8:	bicslt	r4, r0, r1, lsl #13
   150cc:	b	853094 <npth_sleep@plt+0x84d3ac>
   150d0:	ldmdaeq	r0, {r0, r2, r3, r8, ip, sp, lr, pc}
   150d4:	stmdble	sp, {r0, r1, r2, r3, fp, sp}
   150d8:			; <UNDEFINED> instruction: 0xf7f0e013
   150dc:			; <UNDEFINED> instruction: 0xf819e980
   150e0:	stmdavs	r3, {r2, sp}
   150e4:			; <UNDEFINED> instruction: 0xf8534648
   150e8:			; <UNDEFINED> instruction: 0xf8083022
   150ec:	strcc	r3, [r1], #-4
   150f0:	b	3d30b8 <npth_sleep@plt+0x3cd3d0>
   150f4:	ldmle	r0!, {r5, r7, r9, lr}^
   150f8:	ldrmi	sl, [ip], #-2826	; 0xfffff4f6
   150fc:			; <UNDEFINED> instruction: 0xf8042300
   15100:	bmi	6e4168 <npth_sleep@plt+0x6de480>
   15104:	strls	sl, [r1], -r2, lsl #16
   15108:	ldrbtmi	r4, [sl], #-1603	; 0xfffff9bd
   1510c:	strls	r2, [r0, -r0, lsl #2]
   15110:	bl	fe0d30d8 <npth_sleep@plt+0xfe0cd3f0>
   15114:	strmi	r9, [r4], -r2, lsl #28
   15118:	blmi	527978 <npth_sleep@plt+0x521c90>
   1511c:	eorvs	r4, lr, sl, ror r4
   15120:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   15124:	subsmi	r9, sl, r9, lsl #22
   15128:			; <UNDEFINED> instruction: 0x4620d11b
   1512c:	pop	{r0, r1, r3, ip, sp, pc}
   15130:			; <UNDEFINED> instruction: 0x460b83f0
   15134:	stmdage	r3, {r1, r4, r5, r9, sl, lr}
   15138:	tstcs	r5, r0, lsl #12
   1513c:			; <UNDEFINED> instruction: 0xf7f09600
   15140:	strmi	lr, [r4], -r6, lsl #23
   15144:	mvnle	r2, r0, lsl #16
   15148:	strmi	r4, [r1], -fp, lsl #20
   1514c:	stmdage	r2, {r0, r1, r8, r9, fp, ip, pc}
   15150:			; <UNDEFINED> instruction: 0xf7f0447a
   15154:	strmi	lr, [r4], -r2, ror #22
   15158:			; <UNDEFINED> instruction: 0xf7f09803
   1515c:	vmlsls.f32	s28, s5, s13
   15160:			; <UNDEFINED> instruction: 0xf7efe7da
   15164:	svclt	0x0000ef54
   15168:	andeq	r9, r3, r4, ror #18
   1516c:	muleq	r0, ip, r5
   15170:	andeq	r3, r2, r2, asr #12
   15174:	strdeq	r9, [r3], -r4
   15178:	andeq	r3, r2, r0, lsr #12
   1517c:	svcmi	0x00f0e92d
   15180:			; <UNDEFINED> instruction: 0xf8df4616
   15184:	ldrmi	r2, [pc], -r4, asr #12
   15188:			; <UNDEFINED> instruction: 0x3640f8df
   1518c:	ldrbtmi	fp, [sl], #-147	; 0xffffff6d
   15190:			; <UNDEFINED> instruction: 0xa63cf8df
   15194:	ldrsbtls	pc, [r8], #-141	; 0xffffff73	; <UNPREDICTABLE>
   15198:	ldmpl	r3, {r0, r2, r9, sl, lr}^
   1519c:	bls	76658c <npth_sleep@plt+0x7608a4>
   151a0:	tstls	r1, #1769472	; 0x1b0000
   151a4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   151a8:	stmib	sp, {r8, r9, sp}^
   151ac:	stmib	sp, {r0, r3, r8, r9, ip, sp}^
   151b0:	movwls	r3, #54027	; 0xd30b
   151b4:	svceq	0x0000f1b9
   151b8:	adcshi	pc, r7, r0
   151bc:	ldrsbthi	pc, [ip], #-141	; 0xffffff73	; <UNPREDICTABLE>
   151c0:	ldrdcc	pc, [r8], r5
   151c4:			; <UNDEFINED> instruction: 0xf0002b00
   151c8:	blls	735480 <npth_sleep@plt+0x72f798>
   151cc:	bleq	1d515e8 <npth_sleep@plt+0x1d4b900>
   151d0:	andls	sl, r2, #851968	; 0xd0000
   151d4:	andcs	r9, r0, #0
   151d8:	strtmi	r9, [r8], -r1, lsl #6
   151dc:	ldrbmi	r9, [fp], -r4, lsl #4
   151e0:	andls	sl, r3, #36864	; 0x9000
   151e4:			; <UNDEFINED> instruction: 0xf7fe4632
   151e8:			; <UNDEFINED> instruction: 0x4604fed1
   151ec:	cmnle	r8, r0, lsl #16
   151f0:	stmdbcs	r0, {r0, r2, r3, r8, fp, ip, pc}
   151f4:	adchi	pc, fp, r0
   151f8:	ldrbmi	sl, [r9], -ip, lsl #20
   151fc:	strls	r4, [pc], #-1576	; 15204 <npth_sleep@plt+0xf51c>
   15200:	blx	13d3204 <npth_sleep@plt+0x13cd51c>
   15204:	stmdacs	r0, {r2, r9, sl, lr}
   15208:	addshi	pc, fp, r0, asr #32
   1520c:			; <UNDEFINED> instruction: 0xf7ff9809
   15210:	pkhtbmi	pc, r2, sp, asr #19	; <UNPREDICTABLE>
   15214:			; <UNDEFINED> instruction: 0xf0002800
   15218:			; <UNDEFINED> instruction: 0x46a380f3
   1521c:	movwcs	r4, #5794	; 0x16a2
   15220:	tstcs	r0, r6, lsl #6
   15224:	fltcss	f0, r9
   15228:	adcshi	pc, r5, r0
   1522c:	blge	43ba58 <npth_sleep@plt+0x435d70>
   15230:			; <UNDEFINED> instruction: 0xf7fe4630
   15234:	ldmdbls	r0, {r0, r2, r3, r4, r6, r8, sl, fp, ip, sp, lr, pc}
   15238:			; <UNDEFINED> instruction: 0xf0002900
   1523c:	bvs	feab54f4 <npth_sleep@plt+0xfeaaf80c>
   15240:	blls	37f280 <npth_sleep@plt+0x379598>
   15244:	stmdage	pc, {r0, r1, ip, pc}	; <UNPREDICTABLE>
   15248:	strbmi	r9, [sl], -r0, lsl #4
   1524c:	strbmi	r9, [r3], -r1, lsl #6
   15250:	strtmi	r9, [r8], -r2
   15254:	stc2l	0, cr15, [r4], #-20	; 0xffffffec
   15258:	ldmdals	r0, {r2, r9, sl, lr}
   1525c:	cdp	7, 9, cr15, cr2, cr15, {7}
   15260:			; <UNDEFINED> instruction: 0xf0402c00
   15264:	mcrls	1, 0, r8, cr15, cr8, {2}
   15268:	svceq	0x0000f1ba
   1526c:	addshi	pc, r5, r0
   15270:	mulcs	r0, r6, r9
   15274:	bcs	3beb4 <npth_sleep@plt+0x361cc>
   15278:	sbcshi	pc, r6, r0, asr #5
   1527c:	ldrbcs	pc, [r4, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
   15280:	tstcs	r0, sl, lsl #16
   15284:	ldrbtmi	r9, [sl], #-1536	; 0xfffffa00
   15288:	b	ff1d3250 <npth_sleep@plt+0xff1cd568>
   1528c:	stmdals	pc, {r2, r9, sl, lr}	; <UNPREDICTABLE>
   15290:	cdp	7, 7, cr15, cr8, cr15, {7}
   15294:			; <UNDEFINED> instruction: 0xf0402c00
   15298:	mvflse	f0, #4.0
   1529c:			; <UNDEFINED> instruction: 0xf0002e00
   152a0:	stmdbls	fp, {r0, r4, r8, pc}
   152a4:			; <UNDEFINED> instruction: 0xf0002900
   152a8:	stmdals	sl, {r0, r1, r2, r3, r8, pc}
   152ac:			; <UNDEFINED> instruction: 0xf7f04632
   152b0:	strmi	lr, [r4], -r2, lsr #17
   152b4:			; <UNDEFINED> instruction: 0xf8dfb1c0
   152b8:	andcs	r1, r5, #32, 10	; 0x8000000
   152bc:	ldrbtmi	r2, [r9], #-0
   152c0:	cdp	7, 9, cr15, cr2, cr15, {7}
   152c4:	strtmi	r4, [r0], -r5, lsl #12
   152c8:	bl	fe353290 <npth_sleep@plt+0xfe34d5a8>
   152cc:	strtmi	r4, [r8], -r1, lsl #12
   152d0:	blx	151310 <npth_sleep@plt+0x14b628>
   152d4:			; <UNDEFINED> instruction: 0xf7ef980a
   152d8:	movwcs	lr, #3534	; 0xdce
   152dc:	movwls	r4, #42521	; 0xa619
   152e0:	addlt	lr, r3, #3
   152e4:			; <UNDEFINED> instruction: 0xd1252b11
   152e8:	eorsvs	r9, r9, sl, lsl #18
   152ec:			; <UNDEFINED> instruction: 0xf7ef980c
   152f0:	stmdals	r9, {r1, r6, r7, r8, sl, fp, sp, lr, pc}
   152f4:	ldc	7, cr15, [lr, #956]!	; 0x3bc
   152f8:			; <UNDEFINED> instruction: 0xf7ef980b
   152fc:	stmdals	sp, {r2, r3, r4, r5, r7, r8, sl, fp, sp, lr, pc}
   15300:	cdp	7, 4, cr15, cr0, cr15, {7}
   15304:	ldrbcs	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
   15308:	strbcc	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
   1530c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   15310:	blls	46f380 <npth_sleep@plt+0x469698>
   15314:			; <UNDEFINED> instruction: 0xf040405a
   15318:	strtmi	r8, [r0], -r2, asr #4
   1531c:	pop	{r0, r1, r4, ip, sp, pc}
   15320:	ldrcs	r8, [r1], #-4080	; 0xfffff010
   15324:	strmi	pc, [r0], #-704	; 0xfffffd40
   15328:			; <UNDEFINED> instruction: 0xf8d0e7ec
   1532c:			; <UNDEFINED> instruction: 0xf100806c
   15330:	strb	r0, [r5, -ip, lsr #18]
   15334:	strteq	pc, [r8], #2271	; 0x8df
   15338:			; <UNDEFINED> instruction: 0xf00e4478
   1533c:	stmdbls	sl, {r0, r1, r2, r3, r6, r7, r8, fp, ip, sp, lr, pc}
   15340:			; <UNDEFINED> instruction: 0xf8dfe7d3
   15344:	ldrbtmi	r0, [r8], #-1184	; 0xfffffb60
   15348:			; <UNDEFINED> instruction: 0xf9c8f00e
   1534c:	stmdals	r9, {r2, r3, r6, r7, r8, r9, sl, sp, lr, pc}
   15350:			; <UNDEFINED> instruction: 0xf7ff9106
   15354:	stmdbls	r6, {r0, r1, r3, r4, r5, r8, fp, ip, sp, lr, pc}
   15358:	stmdacs	r0, {r1, r2, r9, sl, lr}
   1535c:	sbchi	pc, fp, r0, asr #32
   15360:	vpmax.s8	d22, d16, d26
   15364:	stmdals	r9, {r0, r8, r9, lr}
   15368:			; <UNDEFINED> instruction: 0xf000429a
   1536c:			; <UNDEFINED> instruction: 0xf7ff80dd
   15370:	pkhtbmi	pc, r3, sp, asr #17	; <UNPREDICTABLE>
   15374:	rsble	r2, fp, r0, lsl #16
   15378:	msrne	CPSR_fsc, #64, 4
   1537c:	sfmls	f4, 4, [r9, #-608]	; 0xfffffda0
   15380:			; <UNDEFINED> instruction: 0xf000960b
   15384:	ldmdacs	r1, {r0, r5, r8, pc}
   15388:	mrshi	pc, (UNDEF: 77)	; <UNPREDICTABLE>
   1538c:	stmdbls	sl, {r0, r3, r5, sl, sp}
   15390:	strmi	pc, [r0], #-704	; 0xfffffd40
   15394:	ldrtmi	lr, [r1], -r9, lsr #15
   15398:	blls	1cf0e4 <npth_sleep@plt+0x1c93fc>
   1539c:			; <UNDEFINED> instruction: 0xf0402b00
   153a0:			; <UNDEFINED> instruction: 0xf1bb80d9
   153a4:	rsbsle	r0, lr, r0, lsl #30
   153a8:			; <UNDEFINED> instruction: 0xf9969d0e
   153ac:	stmdaeq	sp!, {ip, sp}^
   153b0:	strtmi	r2, [r9], r0, lsl #22
   153b4:	cmnhi	r2, r0, asr #5	; <UNPREDICTABLE>
   153b8:			; <UNDEFINED> instruction: 0x8018f8dd
   153bc:			; <UNDEFINED> instruction: 0x462b4634
   153c0:	strtmi	r5, [r5], #-1890	; 0xfffff89e
   153c4:	svclt	0x00a82a00
   153c8:	beq	5150c <npth_sleep@plt+0x4b824>
   153cc:	rschi	pc, r3, r0, asr #5
   153d0:	ldrcs	pc, [r4], #-2271	; 0xfffff721
   153d4:	stmdage	sl, {r8, sp}
   153d8:	strls	lr, [r1, #-2509]	; 0xfffff633
   153dc:			; <UNDEFINED> instruction: 0x9600447a
   153e0:	b	6d33a8 <npth_sleep@plt+0x6cd6c0>
   153e4:	strbmi	r4, [r0], -r4, lsl #12
   153e8:	stcl	7, cr15, [ip, #956]	; 0x3bc
   153ec:			; <UNDEFINED> instruction: 0xf7ef4650
   153f0:	stmdals	pc, {r1, r3, r6, r7, r8, sl, fp, sp, lr, pc}	; <UNPREDICTABLE>
   153f4:	stcl	7, cr15, [r6, #956]	; 0x3bc
   153f8:			; <UNDEFINED> instruction: 0xf43f2c00
   153fc:	subs	sl, r8, r5, ror pc
   15400:			; <UNDEFINED> instruction: 0xf7ff9809
   15404:	pkhbtmi	pc, r3, r3, lsl #17	; <UNPREDICTABLE>
   15408:			; <UNDEFINED> instruction: 0xf04fb918
   1540c:	andls	r0, r6, r1, lsl #20
   15410:	vabd.s8	d30, d0, d7
   15414:	bl	fe81a0d0 <npth_sleep@plt+0xfe8143e8>
   15418:	blx	feed802c <npth_sleep@plt+0xfeed2344>
   1541c:			; <UNDEFINED> instruction: 0xf8cdfb8b
   15420:	b	13fd488 <npth_sleep@plt+0x13f77a0>
   15424:	usat	r1, #28, fp, asr #22
   15428:			; <UNDEFINED> instruction: 0x46301c59
   1542c:			; <UNDEFINED> instruction: 0xf7f0910e
   15430:			; <UNDEFINED> instruction: 0x4601e9da
   15434:	stmdacs	r0, {r0, r1, r2, r3, ip, pc}
   15438:	svcge	0x0056f43f
   1543c:	andcc	r9, r1, lr, lsl #20
   15440:			; <UNDEFINED> instruction: 0xf7ef3a01
   15444:	blls	41079c <npth_sleep@plt+0x40aab4>
   15448:	ldmib	sp, {r2, r3, r4, ip, sp, lr}^
   1544c:	ldr	r3, [r5, -lr, lsl #12]
   15450:			; <UNDEFINED> instruction: 0x4070f895
   15454:	bvs	feac0088 <npth_sleep@plt+0xfeaba3a0>
   15458:	vmax.u8	q10, q2, <illegal reg q0.5>
   1545c:	strbmi	r0, [r8], -r0, lsl #8
   15460:	strls	fp, [r0], #-612	; 0xfffffd9c
   15464:	mrc2	7, 0, pc, cr10, cr15, {7}
   15468:	stccs	6, cr4, [r0], {4}
   1546c:	svcge	0x003cf47f
   15470:	bls	2683f0 <npth_sleep@plt+0x262708>
   15474:	andmi	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   15478:	ldrbeq	r6, [fp, -r3, lsr #16]
   1547c:	stmdbls	fp, {r1, r2, r3, r4, r6, sl, ip, lr, pc}
   15480:			; <UNDEFINED> instruction: 0xf7f0a80a
   15484:			; <UNDEFINED> instruction: 0x4605e99a
   15488:	cmnle	sl, r0, lsl #16
   1548c:	stmdbls	sl, {r2, r5, fp, sp, lr}
   15490:	streq	pc, [r4], #-20	; 0xffffffec
   15494:	svcge	0x0029f43f
   15498:			; <UNDEFINED> instruction: 0x462c48d5
   1549c:			; <UNDEFINED> instruction: 0xf7ef4478
   154a0:	stmdbls	sl, {r1, r3, sl, fp, sp, lr, pc}
   154a4:	ldrtmi	lr, [r0], -r1, lsr #14
   154a8:			; <UNDEFINED> instruction: 0xf7ef2445
   154ac:	vqrdmulh.s<illegal width 8>	d30, d0, d0[7]
   154b0:	strtmi	r4, [r0], -r0, lsl #8
   154b4:	b	fe5d347c <npth_sleep@plt+0xfe5cd794>
   154b8:	stmiami	lr, {r0, r9, sl, lr}^
   154bc:			; <UNDEFINED> instruction: 0xf00e4478
   154c0:	ldr	pc, [r1, -sp, lsl #18]
   154c4:	strbt	r9, [ip], r9, lsl #28
   154c8:	vpmax.s8	d22, d16, d26
   154cc:	addsmi	r4, sl, #67108864	; 0x4000000
   154d0:	rscshi	pc, sp, r0
   154d4:			; <UNDEFINED> instruction: 0x4070f895
   154d8:	strbmi	sl, [r1], -fp, lsl #22
   154dc:	vmax.u8	q10, q2, q4
   154e0:	rsblt	r0, r4, #0, 8
   154e4:			; <UNDEFINED> instruction: 0xf7ff9400
   154e8:			; <UNDEFINED> instruction: 0x4604fdd9
   154ec:			; <UNDEFINED> instruction: 0xf47f2c00
   154f0:	stmdbls	fp, {r1, r5, r6, r7, r9, sl, fp, sp, pc}
   154f4:	bmi	ff04f060 <npth_sleep@plt+0xff049378>
   154f8:			; <UNDEFINED> instruction: 0x4643a810
   154fc:	andls	pc, r0, sp, asr #17
   15500:	tstls	fp, sl, ror r4
   15504:	stmib	r8, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   15508:	stmdacs	r0, {r2, r9, sl, lr}
   1550c:	mcrge	4, 7, pc, cr12, cr15, {3}	; <UNPREDICTABLE>
   15510:	movwls	r9, #47888	; 0xbb10
   15514:	strtmi	lr, [r0], -ip, lsr #15
   15518:	b	19534e0 <npth_sleep@plt+0x194d7f8>
   1551c:	ldmmi	r7!, {r0, r9, sl, lr}
   15520:			; <UNDEFINED> instruction: 0xf00e4478
   15524:			; <UNDEFINED> instruction: 0xe6dff8db
   15528:	cdp	7, 8, cr15, cr0, cr15, {7}
   1552c:	strbmi	sl, [r1], -fp, lsl #22
   15530:	strbmi	r4, [r8], -r2, lsl #12
   15534:	stc2l	7, cr15, [r0, #-1020]	; 0xfffffc04
   15538:	ldr	r4, [r6, r4, lsl #12]
   1553c:			; <UNDEFINED> instruction: 0x461148b0
   15540:			; <UNDEFINED> instruction: 0xf7ef4478
   15544:	stmiami	pc!, {r3, r4, r5, r7, r8, r9, fp, sp, lr, pc}	; <UNPREDICTABLE>
   15548:	ldrbtmi	r9, [r8], #-2315	; 0xfffff6f5
   1554c:	bl	fecd3510 <npth_sleep@plt+0xfeccd828>
   15550:	ldr	r9, [r4, r9, lsl #20]
   15554:	strtmi	r9, [r1], -lr, lsl #26
   15558:	stmdage	sl, {r0, r1, r3, r5, r7, r9, fp, lr}
   1555c:	bl	17ad64 <npth_sleep@plt+0x17507c>
   15560:	ldrbtmi	r7, [sl], #-981	; 0xfffffc2b
   15564:	ldrbeq	lr, [r5], -r6, lsl #22
   15568:	subsne	r9, fp, r2, lsl #12
   1556c:			; <UNDEFINED> instruction: 0xf7f09301
   15570:			; <UNDEFINED> instruction: 0x4604e954
   15574:			; <UNDEFINED> instruction: 0xf7ef980f
   15578:	stccs	13, cr14, [r0], {6}
   1557c:	mrcge	4, 5, APSR_nzcv, cr4, cr15, {1}
   15580:			; <UNDEFINED> instruction: 0xf7f0e797
   15584:			; <UNDEFINED> instruction: 0x462cea30
   15588:	stmiami	r0!, {r0, r9, sl, lr}
   1558c:			; <UNDEFINED> instruction: 0xf00e4478
   15590:	stmdbls	sl, {r0, r2, r5, r7, fp, ip, sp, lr, pc}
   15594:			; <UNDEFINED> instruction: 0xf109e6a9
   15598:	movwls	r0, #26881	; 0x6901
   1559c:			; <UNDEFINED> instruction: 0xf7ef4648
   155a0:	blls	1d02e8 <npth_sleep@plt+0x1ca600>
   155a4:	stmdacs	r0, {r1, r7, r9, sl, lr}
   155a8:	rscshi	pc, fp, r0
   155ac:	andcc	r9, r1, lr, lsl #20
   155b0:	ldrbmi	r9, [r5], -pc, lsl #18
   155b4:	ldmdaeq	r2, {r1, r2, r8, r9, ip, pc}^
   155b8:			; <UNDEFINED> instruction: 0xf7ef4411
   155bc:	andcs	lr, r0, #128, 24	; 0x8000
   155c0:			; <UNDEFINED> instruction: 0xf88a9b06
   155c4:	str	r2, [r3, -r0]
   155c8:			; <UNDEFINED> instruction: 0xf7ef4628
   155cc:	ldmcs	pc, {r4, r5, r9, sl, fp, sp, lr, pc}	; <UNPREDICTABLE>
   155d0:	vmax.s8	d20, d0, d4
   155d4:			; <UNDEFINED> instruction: 0xf5b080a8
   155d8:	svclt	0x00887f00
   155dc:	ldmdble	r8, {r6, sl, sp}^
   155e0:			; <UNDEFINED> instruction: 0xf0c045a0
   155e4:	strbmi	r8, [r4, #-180]	; 0xffffff4c
   155e8:	strbmi	fp, [r4], -r8, lsr #30
   155ec:	rsbsle	r2, ip, r0, lsr ip
   155f0:	ldccs	8, cr13, [r4], {20}
   155f4:	blmi	fe1c97d4 <npth_sleep@plt+0xfe1c3aec>
   155f8:	ldrbtmi	r2, [fp], #-3100	; 0xfffff3e4
   155fc:	blmi	fe189a08 <npth_sleep@plt+0xfe183d20>
   15600:	bmi	fe1667f4 <npth_sleep@plt+0xfe160b0c>
   15604:	stmib	sp, {r4, fp, sp, pc}^
   15608:	tstcs	r0, r0, lsl #18
   1560c:			; <UNDEFINED> instruction: 0xf7f0447a
   15610:	strmi	lr, [r4], -r4, lsl #18
   15614:			; <UNDEFINED> instruction: 0xf47f2800
   15618:	ldrb	sl, [r9, -r7, ror #28]!
   1561c:	eorsle	r2, sl, r0, asr #24
   15620:	ldrbtmi	r4, [fp], #-2942	; 0xfffff482
   15624:	ldmdbmi	lr!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
   15628:	strtmi	r4, [r8], -r2, lsr #12
   1562c:			; <UNDEFINED> instruction: 0xf7ef4479
   15630:			; <UNDEFINED> instruction: 0x4606ee10
   15634:	subsle	r2, fp, r0, lsl #16
   15638:			; <UNDEFINED> instruction: 0xf7ef4630
   1563c:	andls	lr, r6, ip, lsl #23
   15640:			; <UNDEFINED> instruction: 0xf7ef4630
   15644:	blls	1d06ac <npth_sleep@plt+0x1ca9c4>
   15648:	andcs	r4, r1, #1933312	; 0x1d8000
   1564c:	ldrbtmi	r4, [r9], #-1560	; 0xfffff9e8
   15650:	ldcl	7, cr15, [lr, #956]!	; 0x3bc
   15654:	strmi	r9, [r6], -r6, lsl #22
   15658:			; <UNDEFINED> instruction: 0xf7ef4618
   1565c:	cdpcs	12, 0, cr14, cr0, cr12, {0}
   15660:	andcs	sp, r5, #97	; 0x61
   15664:	ldrtmi	r2, [r0], -r1, lsl #2
   15668:	cdp	7, 10, cr15, cr0, cr15, {7}
   1566c:	ldrtmi	r9, [r0], -r6
   15670:	stc	7, cr15, [r0], {239}	; 0xef
   15674:	blcs	3c294 <npth_sleep@plt+0x365ac>
   15678:			; <UNDEFINED> instruction: 0x4618d055
   1567c:	b	feb53640 <npth_sleep@plt+0xfeb4d958>
   15680:	strmi	r9, [r4], -r6, lsl #22
   15684:			; <UNDEFINED> instruction: 0xf7f04618
   15688:			; <UNDEFINED> instruction: 0x0762e850
   1568c:	ldfcsd	f5, [pc], {122}	; 0x7a
   15690:	stmiaeq	r4!, {r0, r3, r6, r8, fp, ip, lr, pc}^
   15694:	blmi	194f52c <npth_sleep@plt+0x1949844>
   15698:			; <UNDEFINED> instruction: 0xe7b2447b
   1569c:	movwls	r1, #31851	; 0x7c6b
   156a0:			; <UNDEFINED> instruction: 0xf7ef4618
   156a4:	blls	2101e4 <npth_sleep@plt+0x20a4fc>
   156a8:	stmdacs	r0, {r7, r9, sl, lr}
   156ac:	addhi	pc, r3, r0
   156b0:	andcc	r9, r1, lr, lsl #26
   156b4:	strbmi	r9, [r6], -pc, lsl #24
   156b8:	stmdaeq	sp!, {r0, r1, r2, r8, r9, ip, pc}^
   156bc:	strtmi	r4, [sl], -r1, lsr #12
   156c0:	bl	fff53684 <npth_sleep@plt+0xfff4d99c>
   156c4:			; <UNDEFINED> instruction: 0xf8889b06
   156c8:	blls	1e16d0 <npth_sleep@plt+0x1db9e8>
   156cc:			; <UNDEFINED> instruction: 0x4630e678
   156d0:	stc	7, cr15, [ip, #956]!	; 0x3bc
   156d4:	strbmi	sl, [r1], -fp, lsl #22
   156d8:	strbmi	r4, [r8], -r2, lsl #12
   156dc:	stc2l	7, cr15, [ip], #-1020	; 0xfffffc04
   156e0:	str	r4, [r3, -r4, lsl #12]
   156e4:	ldrbtmi	r4, [fp], #-2897	; 0xfffff4af
   156e8:	blmi	148f51c <npth_sleep@plt+0x1489834>
   156ec:			; <UNDEFINED> instruction: 0xe788447b
   156f0:			; <UNDEFINED> instruction: 0x46024950
   156f4:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   156f8:	stc	7, cr15, [sl, #956]!	; 0x3bc
   156fc:	stmdacs	r0, {r1, r2, r9, sl, lr}
   15700:	stmdbmi	sp, {r1, r3, r4, r7, r8, ip, lr, pc}^
   15704:	strtmi	r2, [r8], -r0, lsl #4
   15708:			; <UNDEFINED> instruction: 0xf7ef4479
   1570c:	strmi	lr, [r6], -r2, lsr #27
   15710:	orrsle	r2, r1, r0, lsl #16
   15714:	strmi	r4, [r2], -r9, asr #18
   15718:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   1571c:	ldc	7, cr15, [r8, #956]	; 0x3bc
   15720:	stmdacs	r0, {r1, r2, r9, sl, lr}
   15724:	stmdbmi	r6, {r3, r7, r8, ip, lr, pc}^
   15728:	andcs	r2, r0, r5, lsl #4
   1572c:			; <UNDEFINED> instruction: 0xf7ef4479
   15730:			; <UNDEFINED> instruction: 0x4605ec5c
   15734:			; <UNDEFINED> instruction: 0xf7f04658
   15738:	strtmi	lr, [r2], -sl, ror #16
   1573c:	vaddhn.i16	d18, q8, <illegal reg q5.5>
   15740:	strmi	r4, [r1], -r0, lsl #8
   15744:			; <UNDEFINED> instruction: 0xf00d4628
   15748:	stmdbls	sl, {r0, r3, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   1574c:	ldmdbmi	sp!, {r0, r2, r3, r6, r7, r8, sl, sp, lr, pc}
   15750:	andcs	r2, r0, r5, lsl #4
   15754:	ldrbtmi	r2, [r9], #-1163	; 0xfffffb75
   15758:	strmi	pc, [r0], #-704	; 0xfffffd40
   1575c:	mcrr	7, 14, pc, r4, cr15	; <UNPREDICTABLE>
   15760:	strtmi	r4, [r8], -r3, lsl #12
   15764:			; <UNDEFINED> instruction: 0xf7ef461d
   15768:	andls	lr, r6, r2, ror #26
   1576c:			; <UNDEFINED> instruction: 0xf7f04658
   15770:	b	140f8b0 <npth_sleep@plt+0x1409bc8>
   15774:	bls	195e9c <npth_sleep@plt+0x1901b4>
   15778:	strtmi	r4, [r8], -r3, lsl #12
   1577c:			; <UNDEFINED> instruction: 0xffaef00d
   15780:	ldr	r9, [r2, #2314]!	; 0x90a
   15784:	andcs	r4, r5, #48, 18	; 0xc0000
   15788:	strcs	r2, [fp], #0
   1578c:	vmvn.i32	q10, #589824	; 0x00090000
   15790:			; <UNDEFINED> instruction: 0xf7ef4400
   15794:			; <UNDEFINED> instruction: 0xf00dec2a
   15798:	stmdbls	sl, {r0, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   1579c:			; <UNDEFINED> instruction: 0xf7efe5a5
   157a0:			; <UNDEFINED> instruction: 0xf7efec36
   157a4:	strmi	lr, [r4], -lr, ror #29
   157a8:	vaddw.s8	<illegal reg q13.5>, q0, d8
   157ac:	strbmi	r4, [r0], -r0, lsl #8
   157b0:	bl	ffa53774 <npth_sleep@plt+0xffa4da8c>
   157b4:			; <UNDEFINED> instruction: 0xf7efe598
   157b8:	stmdacs	r0, {r2, r5, r6, r7, r9, sl, fp, sp, lr, pc}
   157bc:	cfldrsge	mvf15, [r4, #252]	; 0xfc
   157c0:			; <UNDEFINED> instruction: 0xf040b280
   157c4:	str	r6, [pc, #1152]	; 15c4c <npth_sleep@plt+0xff64>
   157c8:	andeq	r9, r3, r2, lsl #17
   157cc:	muleq	r0, ip, r5
   157d0:	andeq	r9, r3, r4, ror r8
   157d4:	muleq	r2, r2, r5
   157d8:	andeq	r3, r2, r2, lsl #14
   157dc:	andeq	r9, r3, r4, lsl #14
   157e0:	andeq	r3, r2, r0, lsl #9
   157e4:	muleq	r2, r2, r4
   157e8:	andeq	r3, r2, ip, ror #8
   157ec:	andeq	r0, r0, r4, ror #11
   157f0:	andeq	r3, r2, ip, lsl r5
   157f4:	andeq	r3, r2, r8, lsr #7
   157f8:	andeq	r3, r2, r8, lsr #7
   157fc:	ldrdeq	r3, [r2], -r8
   15800:	andeq	r3, r2, r4, asr r4
   15804:	andeq	r3, r2, r2, asr r4
   15808:	andeq	r3, r2, sl, asr #5
   1580c:	andeq	r3, r2, r8, lsl r4
   15810:	andeq	r3, r2, lr, lsr #3
   15814:	muleq	r2, r8, r1
   15818:	andeq	r3, r2, r4, ror #6
   1581c:	andeq	r3, r2, r6, lsl #3
   15820:	andeq	sp, r1, ip, asr #15
   15824:	andeq	r1, r2, r6, asr #20
   15828:	strdeq	r3, [r2], -r8
   1582c:	strheq	r3, [r2], -sl
   15830:	andeq	r3, r2, r4, asr #1
   15834:	andeq	r1, r2, r2, lsl #7
   15838:	andeq	r3, r2, ip, lsl sl
   1583c:	andeq	r1, r2, r6, asr r1
   15840:	andeq	r3, r2, r8, ror #3
   15844:	andeq	r3, r2, r6, ror #3
   15848:	andeq	r3, r2, ip, asr #2
   1584c:	strdlt	fp, [r7], r0
   15850:	strcs	r4, [r0], #-3887	; 0xfffff0d1
   15854:	ldrmi	r9, [lr], -ip, lsl #26
   15858:	stmib	sp, {r0, r1, r2, r3, r4, r5, r6, sl, lr}^
   1585c:	blge	12686c <npth_sleep@plt+0x120b84>
   15860:	strpl	lr, [r0], #-2509	; 0xfffff633
   15864:	ldmdbpl	sp!, {r0, r1, r3, r5, r8, sl, fp, lr}^
   15868:	strls	r6, [r5, #-2093]	; 0xfffff7d3
   1586c:	streq	pc, [r0, #-79]	; 0xffffffb1
   15870:			; <UNDEFINED> instruction: 0xf7ff9404
   15874:	strmi	pc, [r5], -r3, lsl #25
   15878:	stmdals	r4, {r7, r8, ip, sp, pc}
   1587c:	b	ffed3840 <npth_sleep@plt+0xffecdb58>
   15880:			; <UNDEFINED> instruction: 0xf7ef4620
   15884:	bmi	95068c <npth_sleep@plt+0x94a9a4>
   15888:	ldrbtmi	r4, [sl], #-2850	; 0xfffff4de
   1588c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   15890:	subsmi	r9, sl, r5, lsl #22
   15894:			; <UNDEFINED> instruction: 0x4628d11b
   15898:	ldcllt	0, cr11, [r0, #28]!
   1589c:	strmi	r4, [r2], -r3, lsl #12
   158a0:	stmdals	r4, {r0, r8, sp}
   158a4:	ldc	7, cr15, [ip], #956	; 0x3bc
   158a8:	orrslt	r4, r0, r7, lsl #12
   158ac:	stmib	r8, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   158b0:	biclt	r4, r8, r4, lsl #12
   158b4:	ldrtmi	r4, [fp], -r2, lsl #12
   158b8:	tstcs	r1, r4, lsl #16
   158bc:	ldc	7, cr15, [r0], #956	; 0x3bc
   158c0:	biclt	r4, r8, r2, lsl #12
   158c4:			; <UNDEFINED> instruction: 0x46214630
   158c8:	stc2l	0, cr15, [r0, #72]!	; 0x48
   158cc:			; <UNDEFINED> instruction: 0xf7efe7d5
   158d0:	blmi	4d0750 <npth_sleep@plt+0x4caa68>
   158d4:	eorscs	pc, r1, #64, 4
   158d8:	ldmdami	r2, {r0, r4, r8, fp, lr}
   158dc:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   158e0:	ldrbtmi	r3, [r8], #-788	; 0xfffffcec
   158e4:			; <UNDEFINED> instruction: 0xf888f00e
   158e8:	cdp	7, 4, cr15, cr10, cr15, {7}
   158ec:	stmdacs	r0, {r0, r2, r9, sl, lr}
   158f0:	vmla.i<illegal width 8>	d29, d16, d3[0]
   158f4:	strb	r4, [r0, r0, lsl #10]
   158f8:	vqdmulh.s<illegal width 8>	d20, d0, d11
   158fc:	stmdbmi	fp, {r0, r3, r4, r5, r9, sp}
   15900:	ldrbtmi	r4, [fp], #-2059	; 0xfffff7f5
   15904:	tstcc	r4, #2030043136	; 0x79000000
   15908:			; <UNDEFINED> instruction: 0xf00e4478
   1590c:	svclt	0x0000f875
   15910:			; <UNDEFINED> instruction: 0x000391b8
   15914:	muleq	r0, ip, r5
   15918:	andeq	r9, r3, r6, lsl #3
   1591c:	andeq	r3, r2, ip, lsl #2
   15920:	andeq	r2, r2, lr, lsr #28
   15924:			; <UNDEFINED> instruction: 0x000276ba
   15928:	andeq	r3, r2, r6, ror #1
   1592c:	andeq	r2, r2, r8, lsl #28
   15930:	muleq	r2, r4, r6
   15934:	svcmi	0x00f0e92d
   15938:	stcmi	6, cr4, [pc], {5}
   1593c:	stmmi	pc, {r0, r4, r7, ip, sp, pc}	; <UNPREDICTABLE>
   15940:	ldrbtmi	r4, [ip], #-1550	; 0xfffff9f2
   15944:	ldrdls	pc, [ip], #-141	; 0xffffff73	; <UNPREDICTABLE>
   15948:			; <UNDEFINED> instruction: 0xf8dd2100
   1594c:	stmdapl	r0!, {r3, r5, r6, sp, pc}
   15950:	stmdavs	r0, {r0, r1, r3, r7, sl, fp, lr}
   15954:			; <UNDEFINED> instruction: 0xf04f900f
   15958:			; <UNDEFINED> instruction: 0xf04f0000
   1595c:			; <UNDEFINED> instruction: 0xf8c930ff
   15960:	ldrbtmi	r0, [ip], #-0
   15964:	ldrdeq	pc, [r8], r5
   15968:	smlabtne	r9, sp, r9, lr
   1596c:	smlabtne	fp, sp, r9, lr
   15970:	stmdacs	r0, {r0, r2, r3, r8, ip, pc}
   15974:	addhi	pc, r1, r0
   15978:	ldrmi	sl, [r7], -sl, lsl #16
   1597c:			; <UNDEFINED> instruction: 0xf7ef4698
   15980:	stmdacs	r0, {r2, r3, r5, r7, r9, fp, sp, lr, pc}
   15984:	sbchi	pc, r4, r0, asr #32
   15988:			; <UNDEFINED> instruction: 0xf1054a7e
   1598c:	stmiapl	r2!, {r2, r4, r5, r6, r8, r9}
   15990:	ldmdavs	r2, {r1, r2, r9, ip, pc}
   15994:	strbtle	r0, [r1], #-1874	; 0xfffff8ae
   15998:	bge	25dda0 <npth_sleep@plt+0x2580b8>
   1599c:	andls	sl, r3, #12, 16	; 0xc0000
   159a0:			; <UNDEFINED> instruction: 0xf04f9000
   159a4:	ldrtmi	r0, [r2], -r2, lsl #22
   159a8:	tstls	r4, r8, lsr #12
   159ac:			; <UNDEFINED> instruction: 0xf8cd9102
   159b0:			; <UNDEFINED> instruction: 0xf7feb004
   159b4:	strmi	pc, [r4], -fp, ror #21
   159b8:	cmple	r7, r0, lsl #16
   159bc:	blcs	3c5f4 <npth_sleep@plt+0x3690c>
   159c0:	strmi	sp, [r3], -fp, rrx
   159c4:	strbmi	r4, [r1], -r2, lsl #12
   159c8:			; <UNDEFINED> instruction: 0xf7f04638
   159cc:	stmdacs	r0, {r4, r6, r8, fp, sp, lr, pc}
   159d0:	addshi	pc, sl, r0
   159d4:	ldrtmi	sl, [sl], -lr, lsl #22
   159d8:	ldrtmi	r9, [r1], -r1, lsl #6
   159dc:	strtmi	sl, [r8], -sp, lsl #22
   159e0:			; <UNDEFINED> instruction: 0xf8cd9300
   159e4:	blls	339a0c <npth_sleep@plt+0x333d24>
   159e8:			; <UNDEFINED> instruction: 0xf96af005
   159ec:	stmdacs	r0, {r2, r9, sl, lr}
   159f0:	stmdbmi	r5!, {r0, r1, r3, r6, r8, ip, lr, pc}^
   159f4:	bls	3a733c <npth_sleep@plt+0x3a1654>
   159f8:			; <UNDEFINED> instruction: 0xf0124479
   159fc:	ldmib	sp, {r0, r4, r7, r8, sl, fp, ip, sp, lr, pc}^
   15a00:	ldrbmi	r1, [r0], -sp, lsl #4
   15a04:	stc2l	0, cr15, [r2, #-72]	; 0xffffffb8
   15a08:	ldrbmi	r4, [sl], -r0, ror #18
   15a0c:	ldrbtmi	r4, [r9], #-1616	; 0xfffff9b0
   15a10:	ldc2	0, cr15, [ip, #-72]!	; 0xffffffb8
   15a14:			; <UNDEFINED> instruction: 0xf7ef9809
   15a18:	stmdals	fp, {r1, r2, r3, r5, r9, fp, sp, lr, pc}
   15a1c:	b	ad39e0 <npth_sleep@plt+0xacdcf8>
   15a20:			; <UNDEFINED> instruction: 0xf7ef980a
   15a24:	stmdals	sp, {r3, r5, r9, fp, sp, lr, pc}
   15a28:	b	feb539ec <npth_sleep@plt+0xfeb4dd04>
   15a2c:			; <UNDEFINED> instruction: 0xf7ef980c
   15a30:	bmi	16104e0 <npth_sleep@plt+0x160a7f8>
   15a34:	ldrbtmi	r4, [sl], #-2897	; 0xfffff4af
   15a38:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   15a3c:	subsmi	r9, sl, pc, lsl #22
   15a40:	addhi	pc, r6, r0, asr #32
   15a44:	andslt	r4, r1, r0, lsr #12
   15a48:	svchi	0x00f0e8bd
   15a4c:	blcs	482460 <npth_sleep@plt+0x47c778>
   15a50:	ldmdami	r0, {r5, r6, r7, ip, lr, pc}^
   15a54:			; <UNDEFINED> instruction: 0xf00d4478
   15a58:	ldrb	pc, [fp, r1, asr #28]	; <UNPREDICTABLE>
   15a5c:	ldrmi	r4, [r9], -lr, asr #16
   15a60:	movwls	r2, #29204	; 0x7214
   15a64:			; <UNDEFINED> instruction: 0xf00d4478
   15a68:	stmdami	ip, {r0, r3, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}^
   15a6c:	ldrtmi	r4, [r9], -r2, asr #12
   15a70:			; <UNDEFINED> instruction: 0xf00d4478
   15a74:	blls	215808 <npth_sleep@plt+0x20fb20>
   15a78:	stmdami	r9, {r1, r2, r3, r7, r8, r9, sl, sp, lr, pc}^
   15a7c:	vmov.i32	d18, #65536	; 0x00010000
   15a80:	ldrbtmi	r4, [r8], #-1024	; 0xfffffc00
   15a84:	cdp2	0, 2, cr15, cr10, cr13, {0}
   15a88:			; <UNDEFINED> instruction: 0xf7efe7c4
   15a8c:	strmi	lr, [r1], -ip, lsr #31
   15a90:	ldrbtmi	r4, [r8], #-2116	; 0xfffff7bc
   15a94:	cdp2	0, 2, cr15, cr2, cr13, {0}
   15a98:	bls	28f990 <npth_sleep@plt+0x289ca8>
   15a9c:	stmdbls	sl, {r0, r1, r3, fp, sp, pc}
   15aa0:	ldmib	r0!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   15aa4:	stmdacs	r0, {r2, r9, sl, lr}
   15aa8:	blls	1c9fd8 <npth_sleep@plt+0x1c42f0>
   15aac:	smmlaeq	fp, fp, r8, r6
   15ab0:	movwcs	sp, #1086	; 0x43e
   15ab4:	tstcs	r1, fp, lsl #16
   15ab8:			; <UNDEFINED> instruction: 0xf7ef461a
   15abc:			; <UNDEFINED> instruction: 0x900eebb2
   15ac0:	subsle	r2, r0, r0, lsl #16
   15ac4:	stm	lr, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   15ac8:	tstcs	r1, lr, lsl #22
   15acc:	stmdals	fp, {r1, r9, sl, lr}
   15ad0:			; <UNDEFINED> instruction: 0xf7ef920d
   15ad4:	andls	lr, lr, r6, lsr #23
   15ad8:	eorsle	r2, fp, r0, lsl #16
   15adc:	stmdavc	fp, {r0, r2, r3, r8, fp, ip, pc}
   15ae0:	eorle	r2, r0, r8, lsr #22
   15ae4:			; <UNDEFINED> instruction: 0x46504930
   15ae8:	ldrbtmi	r2, [r9], #-520	; 0xfffffdf8
   15aec:	stc2l	0, cr15, [lr], {18}
   15af0:	andne	lr, sp, #3620864	; 0x374000
   15af4:			; <UNDEFINED> instruction: 0xf0124650
   15af8:	stmdbmi	ip!, {r0, r3, r6, r7, sl, fp, ip, sp, lr, pc}
   15afc:	andcs	r4, r2, #80, 12	; 0x5000000
   15b00:			; <UNDEFINED> instruction: 0xf0124479
   15b04:	str	pc, [r5, r3, asr #25]
   15b08:	vmov.i32	q9, #196608	; 0x00030000
   15b0c:	str	r4, [r1, r0, lsl #8]
   15b10:	svc	0x0068f7ef
   15b14:	vmls.i<illegal width 8>	d18, d0, d3[3]
   15b18:	strmi	r4, [r1], -r0, lsl #8
   15b1c:	ldrbtmi	r4, [r8], #-2084	; 0xfffff7dc
   15b20:	ldc2l	0, cr15, [ip, #52]	; 0x34
   15b24:			; <UNDEFINED> instruction: 0x4602e776
   15b28:			; <UNDEFINED> instruction: 0xf0124650
   15b2c:	ldrb	pc, [r1, -pc, lsr #25]!	; <UNPREDICTABLE>
   15b30:	ldrbtmi	r4, [r8], #-2080	; 0xfffff7e0
   15b34:	cdp2	0, 6, cr15, cr10, cr13, {0}
   15b38:			; <UNDEFINED> instruction: 0xf7ef980b
   15b3c:			; <UNDEFINED> instruction: 0xe7b8efbe
   15b40:	svc	0x0050f7ef
   15b44:	ldmdami	ip, {r0, r9, sl, lr}
   15b48:			; <UNDEFINED> instruction: 0xf00d4478
   15b4c:	strb	pc, [r1, -r7, asr #27]!	; <UNPREDICTABLE>
   15b50:	b	1753b14 <npth_sleep@plt+0x174de2c>
   15b54:	rsbscs	r4, sp, #25600	; 0x6400
   15b58:	ldmdami	sl, {r0, r3, r4, r8, fp, lr}
   15b5c:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   15b60:			; <UNDEFINED> instruction: 0xf7f04478
   15b64:	blmi	64fe5c <npth_sleep@plt+0x64a174>
   15b68:	ldmdbmi	r8, {r1, r3, r4, r5, r6, r9, sp}
   15b6c:	ldrbtmi	r4, [fp], #-2072	; 0xfffff7e8
   15b70:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   15b74:	ldm	r2!, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   15b78:	andeq	r9, r3, lr, asr #1
   15b7c:	muleq	r0, ip, r5
   15b80:	andeq	r9, r3, lr, lsr #1
   15b84:	andeq	r0, r0, r4, ror #11
   15b88:	andeq	r3, r2, r0, lsr #1
   15b8c:	andeq	r4, r2, lr, lsr r3
   15b90:	ldrdeq	r8, [r3], -sl
   15b94:	andeq	r2, r2, r4, ror #26
   15b98:	strdeq	r2, [r2], -r8
   15b9c:	strdeq	r2, [r2], -r8
   15ba0:	andeq	r2, r2, sl, lsl #31
   15ba4:	andeq	r2, r2, r2, ror #31
   15ba8:	strdeq	r2, [r2], -r2	; <UNPREDICTABLE>
   15bac:	andeq	r4, r2, ip, asr #4
   15bb0:	andeq	r2, r2, sl, lsl pc
   15bb4:	andeq	r2, r2, sl, lsl #31
   15bb8:	andeq	r2, r2, ip, asr pc
   15bbc:	andeq	r2, r2, ip, lsl #31
   15bc0:	andeq	r2, r2, r6, ror #30
   15bc4:	andeq	r7, r2, ip, lsr r4
   15bc8:	andeq	r2, r2, sl, ror pc
   15bcc:	andeq	r2, r2, r4, asr pc
   15bd0:	andeq	r7, r2, sl, lsr #8
   15bd4:	teqeq	r0, r0, lsl #2	; <UNPREDICTABLE>
   15bd8:	strlt	r6, [r8, #-2624]	; 0xfffff5c0
   15bdc:	stm	r0, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   15be0:	vsubw.s8	q9, q0, d11
   15be4:	stmdacs	r0, {r8, r9, lr}
   15be8:	sadd16mi	fp, r8, r4
   15bec:	stclt	0, cr2, [r8, #-0]
   15bf0:	mvnsmi	lr, #737280	; 0xb4000
   15bf4:	bmi	ee7454 <npth_sleep@plt+0xee176c>
   15bf8:	blmi	ee7664 <npth_sleep@plt+0xee197c>
   15bfc:	ldrbtmi	fp, [sl], #-139	; 0xffffff75
   15c00:	strmi	sl, [r8], r4, lsl #30
   15c04:	ldmpl	r3, {r0, r2, r9, sl, lr}^
   15c08:	ldmdavs	fp, {r0, r3, r4, r5, r9, sl, lr}
   15c0c:			; <UNDEFINED> instruction: 0xf04f9309
   15c10:			; <UNDEFINED> instruction: 0xf7ef0300
   15c14:	stmdacs	r0, {r2, r6, r7, r9, sl, fp, sp, lr, pc}
   15c18:	movwcs	sp, #65	; 0x41
   15c1c:	ldrmi	r2, [sl], -r1, lsl #2
   15c20:			; <UNDEFINED> instruction: 0xf7ef4628
   15c24:	strdls	lr, [r2], -lr	; <UNPREDICTABLE>
   15c28:	suble	r2, r0, r0, lsl #16
   15c2c:	bl	1bd3bf0 <npth_sleep@plt+0x1bcdf08>
   15c30:	stmdacs	r0, {r2, r9, sl, lr}
   15c34:	strtmi	sp, [r2], -pc, asr #32
   15c38:	strtmi	r9, [r8], -r2, lsl #22
   15c3c:			; <UNDEFINED> instruction: 0xf7ef2101
   15c40:			; <UNDEFINED> instruction: 0x4602eaf0
   15c44:	stmdacs	r0, {r1, ip, pc}
   15c48:			; <UNDEFINED> instruction: 0xf1b8d03a
   15c4c:	andsle	r0, r1, r0, lsl #30
   15c50:	rscscc	pc, pc, #79	; 0x4f
   15c54:	andls	sl, r1, #2048	; 0x800
   15c58:	bge	e7564 <npth_sleep@plt+0xe187c>
   15c5c:			; <UNDEFINED> instruction: 0xf8cd4620
   15c60:			; <UNDEFINED> instruction: 0xf0019000
   15c64:	strmi	pc, [r5], -r3, ror #16
   15c68:	ldmdblt	r5, {r5, r9, sl, lr}^
   15c6c:	stmib	sl, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   15c70:	strcs	lr, [r2], #-2525	; 0xfffff623
   15c74:			; <UNDEFINED> instruction: 0x46384633
   15c78:			; <UNDEFINED> instruction: 0xf7fd4621
   15c7c:	strmi	pc, [r5], -r1, asr #29
   15c80:			; <UNDEFINED> instruction: 0xf7ef4620
   15c84:	bmi	69028c <npth_sleep@plt+0x68a5a4>
   15c88:	ldrbtmi	r4, [sl], #-2839	; 0xfffff4e9
   15c8c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   15c90:	subsmi	r9, sl, r9, lsl #22
   15c94:			; <UNDEFINED> instruction: 0x4628d11d
   15c98:	pop	{r0, r1, r3, ip, sp, pc}
   15c9c:	ldmdami	r4, {r4, r5, r6, r7, r8, r9, pc}
   15ca0:	vabal.s8	q9, d0, d1
   15ca4:	ldrbtmi	r4, [r8], #-1280	; 0xfffffb00
   15ca8:	ldc2	0, cr15, [r8, #-52]	; 0xffffffcc
   15cac:	blmi	48fc60 <npth_sleep@plt+0x489f78>
   15cb0:	ldmdbmi	r1, {r1, r4, r5, r9, sp}
   15cb4:	ldrbtmi	r4, [fp], #-2065	; 0xfffff7ef
   15cb8:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   15cbc:	stmda	lr, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   15cc0:	eorscs	r4, r7, #15360	; 0x3c00
   15cc4:	ldmdami	r0, {r0, r1, r2, r3, r8, fp, lr}
   15cc8:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   15ccc:			; <UNDEFINED> instruction: 0xf7f04478
   15cd0:			; <UNDEFINED> instruction: 0xf7efe806
   15cd4:			; <UNDEFINED> instruction: 0xf7efe99c
   15cd8:	tstlt	r8, r4, asr ip
   15cdc:	andmi	pc, r0, r0, asr #5
   15ce0:	ldrb	r4, [r0, r5, lsl #12]
   15ce4:	andeq	r8, r3, r2, lsl lr
   15ce8:	muleq	r0, ip, r5
   15cec:	andeq	r8, r3, r6, lsl #27
   15cf0:	andeq	r2, r2, r2, asr lr
   15cf4:	andeq	r3, r2, r6, ror r2
   15cf8:	andeq	r2, r2, ip, asr lr
   15cfc:	andeq	r7, r2, r2, ror #5
   15d00:	andeq	r3, r2, r4, ror #4
   15d04:	andeq	r2, r2, sl, asr #28
   15d08:	ldrdeq	r7, [r2], -r0
   15d0c:	ldrblt	r4, [r0, #2845]!	; 0xb1d
   15d10:	mrcmi	4, 0, r4, cr13, cr11, {3}
   15d14:	strmi	fp, [sp], -r3, lsl #1
   15d18:	ldmibpl	fp, {r2, r9, sl, lr}
   15d1c:	orrslt	r6, r3, fp, asr sp
   15d20:	ldmdbmi	sl, {r4, r8, r9, ip, sp, pc}
   15d24:	ldrbtmi	r6, [r9], #-2432	; 0xfffff680
   15d28:			; <UNDEFINED> instruction: 0xf8d6f009
   15d2c:	strtmi	r4, [r9], -r2, lsl #12
   15d30:			; <UNDEFINED> instruction: 0xf7fc4620
   15d34:	msrcs	SPSR_xc, #250880	; 0x3d400
   15d38:	movwmi	pc, #704	; 0x2c0	; <UNPREDICTABLE>
   15d3c:	svclt	0x00082800
   15d40:	andlt	r4, r3, r8, lsl r6
   15d44:			; <UNDEFINED> instruction: 0x4617bdf0
   15d48:	ldmdbmi	r1, {r3, r5, r7, r8, ip, sp, pc}
   15d4c:	ldrbtmi	r6, [r9], #-2432	; 0xfffff680
   15d50:			; <UNDEFINED> instruction: 0xf8c2f009
   15d54:	ldrtmi	r4, [sl], -r3, lsl #12
   15d58:	strtmi	r4, [r0], -r9, lsr #12
   15d5c:	strls	r2, [r0], #-1024	; 0xfffffc00
   15d60:	blx	ffd53d58 <npth_sleep@plt+0xffd4e070>
   15d64:	ldcllt	0, cr11, [r0, #12]!
   15d68:	andcs	r4, r5, #163840	; 0x28000
   15d6c:			; <UNDEFINED> instruction: 0xf7ef4479
   15d70:			; <UNDEFINED> instruction: 0x4602e93c
   15d74:	stmdbmi	r8, {r0, r1, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   15d78:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   15d7c:	ldmdb	r4!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   15d80:	strb	r4, [r8, r3, lsl #12]!
   15d84:	andeq	r8, r3, r0, lsl #26
   15d88:	andeq	r0, r0, r4, ror #11
   15d8c:	andeq	r2, r2, r6, lsl #28
   15d90:	ldrdeq	r2, [r2], -lr
   15d94:	andeq	r2, r2, r0, asr #27
   15d98:			; <UNDEFINED> instruction: 0x00022db2
   15d9c:	svcmi	0x00f0e92d
   15da0:			; <UNDEFINED> instruction: 0xf8df4614
   15da4:			; <UNDEFINED> instruction: 0xb09524f0
   15da8:	strbtcc	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
   15dac:	ldrbtmi	r4, [sl], #-1550	; 0xfffff9f2
   15db0:	ldmpl	r3, {r0, r2, r9, sl, lr}^
   15db4:	tstls	r3, #1769472	; 0x1b0000
   15db8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   15dbc:	ldrbcc	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
   15dc0:			; <UNDEFINED> instruction: 0xb128447b
   15dc4:	bcs	f05d4 <npth_sleep@plt+0xea8ec>
   15dc8:	strcs	fp, [r0, -r8, lsl #30]
   15dcc:	sbcshi	pc, r7, r0
   15dd0:			; <UNDEFINED> instruction: 0xf0002e00
   15dd4:	ldmdavc	r2!, {r0, r1, r2, r3, r5, r7, pc}
   15dd8:			; <UNDEFINED> instruction: 0xf0002a00
   15ddc:			; <UNDEFINED> instruction: 0xf8df80ab
   15de0:			; <UNDEFINED> instruction: 0xf04f24c0
   15de4:			; <UNDEFINED> instruction: 0x463031ff
   15de8:	andls	pc, r2, r3, asr r8	; <UNPREDICTABLE>
   15dec:	tstvc	r6, #3555328	; 0x364000
   15df0:			; <UNDEFINED> instruction: 0xf0099307
   15df4:	adcsmi	pc, r8, #3888	; 0xf30
   15df8:	smlalbbhi	pc, fp, r0, r0	; <UNPREDICTABLE>
   15dfc:			; <UNDEFINED> instruction: 0xf0002c00
   15e00:	andcs	r8, r5, #216	; 0xd8
   15e04:	ldrne	pc, [ip], #2271	; 0x8df
   15e08:	ldrtmi	r9, [fp], -r0, lsl #4
   15e0c:	ldrcs	pc, [r8], #2271	; 0x8df
   15e10:	andcs	r4, r0, r9, ror r4
   15e14:			; <UNDEFINED> instruction: 0xf7ef447a
   15e18:	ldrtmi	lr, [r9], -r4, lsr #30
   15e1c:	blx	ff0d1e6c <npth_sleep@plt+0xff0cc184>
   15e20:	stmdacs	r0, {r1, r7, r9, sl, lr}
   15e24:	bicshi	pc, ip, r0
   15e28:	mullt	r0, r6, r8
   15e2c:	svceq	0x0000f1bb
   15e30:	sbcshi	pc, ip, r0
   15e34:			; <UNDEFINED> instruction: 0x270046b0
   15e38:	svceq	0x0080f01b
   15e3c:			; <UNDEFINED> instruction: 0xf7efd109
   15e40:			; <UNDEFINED> instruction: 0xf640eb0c
   15e44:	stmdavs	r3, {r2, r9}
   15e48:	andscc	pc, fp, r3, lsr r8	; <UNPREDICTABLE>
   15e4c:	svclt	0x0018421a
   15e50:			; <UNDEFINED> instruction: 0xf8183701
   15e54:			; <UNDEFINED> instruction: 0xf1bbbf01
   15e58:	mvnle	r0, r0, lsl #30
   15e5c:	adcsmi	r9, fp, #7168	; 0x1c00
   15e60:	adchi	pc, sp, r0, asr #4
   15e64:			; <UNDEFINED> instruction: 0xf0002c00
   15e68:	svcls	0x00078133
   15e6c:			; <UNDEFINED> instruction: 0xf8df2205
   15e70:	andcs	r1, r0, ip, lsr r4
   15e74:			; <UNDEFINED> instruction: 0xf8df9200
   15e78:	ldrbtmi	r2, [r9], #-1080	; 0xfffffbc8
   15e7c:	ldrbtmi	r4, [sl], #-1595	; 0xfffff9c5
   15e80:	cdp	7, 14, cr15, cr14, cr15, {7}
   15e84:			; <UNDEFINED> instruction: 0xf0124639
   15e88:	strmi	pc, [r0], sp, lsl #21
   15e8c:			; <UNDEFINED> instruction: 0xf0002800
   15e90:	ldmdavc	r3!, {r1, r3, r4, r6, r7, r8, pc}
   15e94:			; <UNDEFINED> instruction: 0xf0002b00
   15e98:			; <UNDEFINED> instruction: 0xf8d980ae
   15e9c:	blcs	22024 <npth_sleep@plt+0x1c33c>
   15ea0:	adchi	pc, r9, r0
   15ea4:			; <UNDEFINED> instruction: 0xf00f2006
   15ea8:	mulls	r7, r3, sp
   15eac:	cdp2	0, 11, cr15, cr4, cr14, {0}
   15eb0:	stmdacs	r0, {r0, r1, r7, r9, sl, lr}
   15eb4:			; <UNDEFINED> instruction: 0x81aaf000
   15eb8:			; <UNDEFINED> instruction: 0xf7ef4630
   15ebc:	ldrbmi	lr, [fp], -sl, lsr #22
   15ec0:	strmi	r2, [r1], -r1, lsl #4
   15ec4:			; <UNDEFINED> instruction: 0xf7ef4630
   15ec8:	stmdacs	r1, {r2, r3, r4, r5, r6, r8, fp, sp, lr, pc}
   15ecc:			; <UNDEFINED> instruction: 0xf0004607
   15ed0:			; <UNDEFINED> instruction: 0xf7ef8133
   15ed4:			; <UNDEFINED> instruction: 0x4606eb56
   15ed8:	vaddw.s8	<illegal reg q13.5>, q0, d8
   15edc:	ldmibmi	r5!, {r9, sl, lr}^
   15ee0:	andcs	r2, r0, r5, lsl #4
   15ee4:			; <UNDEFINED> instruction: 0xf7ef4479
   15ee8:	strmi	lr, [r7], -r0, lsl #17
   15eec:			; <UNDEFINED> instruction: 0xf7ef4630
   15ef0:			; <UNDEFINED> instruction: 0x4601ed7a
   15ef4:			; <UNDEFINED> instruction: 0xf00d4638
   15ef8:			; <UNDEFINED> instruction: 0x4658fbf1
   15efc:	ldcl	7, cr15, [r8], #-956	; 0xfffffc44
   15f00:			; <UNDEFINED> instruction: 0xf0002c00
   15f04:	stfcsd	f0, [r0, #-672]	; 0xfffffd60
   15f08:			; <UNDEFINED> instruction: 0x81b3f000
   15f0c:	stmibvs	r8!, {r1, r3, r5, r6, r7, r8, fp, lr}
   15f10:			; <UNDEFINED> instruction: 0xf0084479
   15f14:			; <UNDEFINED> instruction: 0xf012ffe1
   15f18:	strmi	pc, [r3], r5, asr #20
   15f1c:	cmnle	pc, r0, lsl #16
   15f20:	bl	bd3ee4 <npth_sleep@plt+0xbce1fc>
   15f24:	strmi	r4, [r4], -r7, lsl #12
   15f28:	addlt	fp, r7, #0, 6
   15f2c:			; <UNDEFINED> instruction: 0xf0472400
   15f30:	ands	r6, fp, r0, lsl #15
   15f34:			; <UNDEFINED> instruction: 0xf8534ada
   15f38:			; <UNDEFINED> instruction: 0xf8d99002
   15f3c:	cmplt	fp, #84	; 0x54
   15f40:	suble	r2, r3, r0, lsl #26
   15f44:	stmibvs	r8!, {r0, r2, r3, r4, r6, r7, r8, fp, lr}
   15f48:			; <UNDEFINED> instruction: 0xf0084479
   15f4c:	strmi	pc, [r6], -r5, asr #31
   15f50:			; <UNDEFINED> instruction: 0xf8d9b35c
   15f54:	blcs	220ac <npth_sleep@plt+0x1c3c4>
   15f58:	addhi	pc, fp, r0
   15f5c:	smladxcs	r1, r0, r6, r4
   15f60:	ldc	7, cr15, [r2], #-956	; 0xfffffc44
   15f64:	strcs	r6, [r0], #-32	; 0xffffffe0
   15f68:	strtmi	r4, [r2], r0, lsr #13
   15f6c:			; <UNDEFINED> instruction: 0xf7ef4650
   15f70:	strbmi	lr, [r0], -sl, lsl #16
   15f74:	stmda	r6, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   15f78:			; <UNDEFINED> instruction: 0xf7ef4620
   15f7c:	bmi	ff44ff94 <npth_sleep@plt+0xff44a2ac>
   15f80:	ldrbtmi	r4, [sl], #-3013	; 0xfffff43b
   15f84:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   15f88:	subsmi	r9, sl, r3, lsl fp
   15f8c:	cmnhi	lr, r0, asr #32	; <UNPREDICTABLE>
   15f90:	andslt	r4, r5, r8, lsr r6
   15f94:	svchi	0x00f0e8bd
   15f98:	stmibmi	sl, {r0, r2, r8, r9, ip, sp, pc}^
   15f9c:	ldrbtmi	r6, [r9], #-2472	; 0xfffff658
   15fa0:			; <UNDEFINED> instruction: 0xff9af008
   15fa4:	stccs	6, cr4, [r0], {6}
   15fa8:	ssatmi	sp, #1, r3, asr #3
   15fac:	strcs	r4, [r1, -r2, lsr #13]
   15fb0:			; <UNDEFINED> instruction: 0x271fe7dc
   15fb4:	vsubhn.i16	d20, q8, q8
   15fb8:	strtmi	r4, [r2], r0, lsl #14
   15fbc:			; <UNDEFINED> instruction: 0xf8d9e7d6
   15fc0:			; <UNDEFINED> instruction: 0xf1b88060
   15fc4:	rsbsle	r0, r5, r0, lsl #30
   15fc8:			; <UNDEFINED> instruction: 0xe76b46d8
   15fcc:	andcs	r4, r5, #3112960	; 0x2f8000
   15fd0:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   15fd4:	stmda	r8, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   15fd8:	ldr	r4, [r9, r6, lsl #12]!
   15fdc:	andcs	r4, r5, #3063808	; 0x2ec000
   15fe0:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   15fe4:	stmda	r0, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   15fe8:	ldr	r4, [r1, r6, lsl #12]!
   15fec:	blcs	3cc10 <npth_sleep@plt+0x36f28>
   15ff0:	svcge	0x003bf47f
   15ff4:	stccs	6, cr4, [r0, #-608]	; 0xfffffda0
   15ff8:	addshi	pc, r6, r0
   15ffc:	bleq	52140 <npth_sleep@plt+0x4c458>
   16000:	stmibvs	r8!, {r0, r1, r4, r5, r7, r8, fp, lr}
   16004:			; <UNDEFINED> instruction: 0xf0084479
   16008:			; <UNDEFINED> instruction: 0xf1baff67
   1600c:	rsble	r0, ip, r0, lsl #30
   16010:			; <UNDEFINED> instruction: 0x46524bb0
   16014:			; <UNDEFINED> instruction: 0xf1b8447b
   16018:	rsble	r0, lr, r0, lsl #30
   1601c:	strbmi	r4, [r1], -lr, lsr #31
   16020:			; <UNDEFINED> instruction: 0xf1bb447f
   16024:	rsble	r0, r4, r0, lsl #30
   16028:	adcsgt	pc, r0, #14614528	; 0xdf0000
   1602c:	ldrbtmi	r4, [ip], #1630	; 0x65e
   16030:	strne	lr, [r0, -sp, asr #19]
   16034:	stmib	sp, {r1, r3, r5, r7, r8, fp, lr}^
   16038:	strcs	r6, [r0], -r2, lsl #24
   1603c:			; <UNDEFINED> instruction: 0x96044479
   16040:			; <UNDEFINED> instruction: 0xff18f009
   16044:	stmdacs	r0, {r1, r2, r9, sl, lr}
   16048:	sbcshi	pc, r5, r0
   1604c:	b	1854010 <npth_sleep@plt+0x184e328>
   16050:	stmdble	r6, {r0, r1, fp, sp}
   16054:	vdivne.f16	s9, s15, s7	; <UNPREDICTABLE>
   16058:	ldrbtmi	r1, [r9], #-2544	; 0xfffff610
   1605c:	cdp	7, 4, cr15, cr0, cr14, {7}
   16060:			; <UNDEFINED> instruction: 0xf8d9b360
   16064:	blcs	221bc <npth_sleep@plt+0x1c4d4>
   16068:	eorvs	sp, r6, fp, asr #32
   1606c:	ldrbmi	r2, [ip], -r1, lsl #14
   16070:	orrslt	lr, r5, #124, 14	; 0x1f00000
   16074:	stmibvs	r8!, {r2, r3, r4, r7, r8, fp, lr}
   16078:			; <UNDEFINED> instruction: 0xf0084479
   1607c:	strmi	pc, [r2], -sp, lsr #30
   16080:			; <UNDEFINED> instruction: 0x46284631
   16084:	mcr2	7, 2, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
   16088:	strtmi	r2, [r0], r0, lsl #8
   1608c:	strmi	r4, [r7], -r2, lsr #13
   16090:			; <UNDEFINED> instruction: 0xf896e76c
   16094:			; <UNDEFINED> instruction: 0xf04fb000
   16098:			; <UNDEFINED> instruction: 0xf1bb0a00
   1609c:			; <UNDEFINED> instruction: 0xf47f0f00
   160a0:	blls	201bcc <npth_sleep@plt+0x1fbee4>
   160a4:			; <UNDEFINED> instruction: 0xf0402b00
   160a8:	stmdblt	r4!, {r0, r1, r4, r5, r6, r7, pc}^
   160ac:	strtmi	r4, [r2], r0, lsr #13
   160b0:	ldrb	r4, [fp, -r7, lsr #12]
   160b4:	strtmi	fp, [r0], r4, lsr #18
   160b8:	ldrb	r4, [r7, -r7, lsr #12]
   160bc:			; <UNDEFINED> instruction: 0xe7d055f0
   160c0:	svceq	0x0000f1ba
   160c4:			; <UNDEFINED> instruction: 0x2700d197
   160c8:			; <UNDEFINED> instruction: 0x46b8463c
   160cc:			; <UNDEFINED> instruction: 0xe74d46ba
   160d0:	ssatmi	r2, #1, pc, lsl #14	; <UNPREDICTABLE>
   160d4:	strmi	pc, [r0, -r0, asr #5]
   160d8:	stmibmi	r4, {r3, r6, r8, r9, sl, sp, lr, pc}
   160dc:	strtmi	r2, [r8], -r5, lsl #4
   160e0:			; <UNDEFINED> instruction: 0xf7ee4479
   160e4:	strmi	lr, [r2], -r2, lsl #31
   160e8:	bmi	fe090018 <npth_sleep@plt+0xfe08a330>
   160ec:			; <UNDEFINED> instruction: 0x4613447a
   160f0:	mcrmi	7, 4, lr, cr0, cr1, {4}
   160f4:	sxtahmi	r4, r4, lr, ror #8
   160f8:	ldmdbmi	pc!, {r1, r3, r4, r7, r8, r9, sl, sp, lr, pc}^	; <UNPREDICTABLE>
   160fc:			; <UNDEFINED> instruction: 0x460f4479
   16100:	stccs	7, cr14, [r0, #-572]	; 0xfffffdc4
   16104:	addshi	pc, r7, r0
   16108:	stmibvs	r8!, {r2, r3, r4, r5, r6, r8, fp, lr}
   1610c:			; <UNDEFINED> instruction: 0xf0084479
   16110:	strmi	pc, [r2], -r3, ror #29
   16114:	ldrtmi	r4, [r1], -r8, lsr #12
   16118:	ldc2l	7, cr15, [r8, #1020]!	; 0x3fc
   1611c:			; <UNDEFINED> instruction: 0x4607465c
   16120:			; <UNDEFINED> instruction: 0xf7ee4630
   16124:			; <UNDEFINED> instruction: 0xe721ef30
   16128:	ldmdbmi	r5!, {r0, r1, r3, r5, r7, r9, sl, lr}^
   1612c:	andcs	r2, r0, r5, lsl #4
   16130:			; <UNDEFINED> instruction: 0xf7ee4479
   16134:			; <UNDEFINED> instruction: 0xe768ef5a
   16138:	ldrbmi	r2, [r8], -r0, lsl #4
   1613c:			; <UNDEFINED> instruction: 0xf7ef4611
   16140:			; <UNDEFINED> instruction: 0x4658ed30
   16144:	ldc	7, cr15, [r6], {239}	; 0xef
   16148:	blmi	1be8708 <npth_sleep@plt+0x1be2a20>
   1614c:	ldrbtmi	r4, [r9], #-1624	; 0xfffff9a8
   16150:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
   16154:	movwne	lr, #39373	; 0x99cd
   16158:	ldrdcc	pc, [r0], #-137	; 0xffffff77	; <UNPREDICTABLE>
   1615c:	andcc	lr, fp, #3358720	; 0x334000
   16160:	bl	354124 <npth_sleep@plt+0x34e43c>
   16164:	mvnscc	pc, #79	; 0x4f
   16168:	movwls	sl, #2313	; 0x909
   1616c:	stmdage	r8, {r1, r9, sl, lr}
   16170:	stmdals	r7, {r0, ip, pc}
   16174:	stc2	0, cr15, [lr, #-96]!	; 0xffffffa0
   16178:	rsbsle	r2, r0, r0, lsl #16
   1617c:			; <UNDEFINED> instruction: 0xf0189808
   16180:	andcs	pc, r0, #292	; 0x124
   16184:			; <UNDEFINED> instruction: 0x46584611
   16188:	stc	7, cr15, [sl, #-956]	; 0xfffffc44
   1618c:			; <UNDEFINED> instruction: 0xf7ef4658
   16190:			; <UNDEFINED> instruction: 0x4630ebf2
   16194:	ldmib	ip!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   16198:	tstpl	pc, #72, 4	; 0x80000004	; <UNPREDICTABLE>
   1619c:	mvnne	pc, #1342177292	; 0x5000000c
   161a0:	rsbcc	r2, r3, r4, ror #12
   161a4:	movwcs	pc, #2979	; 0xba3	; <UNPREDICTABLE>
   161a8:	blx	19871e <npth_sleep@plt+0x192a36>
   161ac:	cfmadd32cs	mvax0, mvfx15, mvfx0, mvfx3
   161b0:	ldrbmi	sp, [r9], -r5, lsl #26
   161b4:			; <UNDEFINED> instruction: 0xf7ef20ff
   161b8:	cdpcc	12, 0, cr14, cr1, cr8, {1}
   161bc:			; <UNDEFINED> instruction: 0x4658d1f9
   161c0:	ldcl	7, cr15, [sl, #952]!	; 0x3b8
   161c4:			; <UNDEFINED> instruction: 0xf7ef4658
   161c8:	svccs	0x0000eb14
   161cc:	mrcge	4, 4, APSR_nzcv, cr8, cr15, {3}
   161d0:			; <UNDEFINED> instruction: 0xf43f2c00
   161d4:	b	1641d08 <npth_sleep@plt+0x163c020>
   161d8:			; <UNDEFINED> instruction: 0xf43f030a
   161dc:	smlsdx	sl, r4, pc, sl	; <UNPREDICTABLE>
   161e0:	stmib	lr, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   161e4:			; <UNDEFINED> instruction: 0xf43f2800
   161e8:	addlt	sl, r7, #440	; 0x1b8
   161ec:			; <UNDEFINED> instruction: 0xf0474654
   161f0:	ldrbmi	r6, [r0], r0, lsl #15
   161f4:			; <UNDEFINED> instruction: 0xf7efe6ba
   161f8:	ldrbmi	lr, [ip], -r4, asr #19
   161fc:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
   16200:	mrcge	4, 5, APSR_nzcv, cr4, cr15, {1}
   16204:			; <UNDEFINED> instruction: 0xf047b287
   16208:	strt	r6, [pc], r0, lsl #15
   1620c:	ldmib	r8!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   16210:	tstlt	r8, r6, lsl #12
   16214:	strmi	pc, [r0], -r0, asr #5
   16218:	andcs	r4, r5, #60, 18	; 0xf0000
   1621c:	ldrbtmi	r2, [r9], #-0
   16220:	cdp	7, 14, cr15, cr2, cr14, {7}
   16224:	ldrtmi	r4, [r0], -r7, lsl #12
   16228:	bl	ff7541ec <npth_sleep@plt+0xff74e504>
   1622c:	ldrtmi	r4, [r8], -r1, lsl #12
   16230:	blx	155226c <npth_sleep@plt+0x154c584>
   16234:	ldmdbmi	r6!, {r2, r5, r6, r9, sl, sp, lr, pc}
   16238:	strtmi	r2, [r8], -r5, lsl #4
   1623c:			; <UNDEFINED> instruction: 0xf7ee4479
   16240:			; <UNDEFINED> instruction: 0x4602eed4
   16244:			; <UNDEFINED> instruction: 0xf7efe766
   16248:			; <UNDEFINED> instruction: 0x4644e99c
   1624c:	stmdacs	r0, {r0, r1, r2, r6, r9, sl, lr}
   16250:	mcrge	4, 4, pc, cr12, cr15, {1}	; <UNPREDICTABLE>
   16254:	ldrcs	lr, [pc, -r9, ror #12]
   16258:	strmi	pc, [r0, -r0, asr #5]
   1625c:	strmi	lr, [r3], -r6, lsl #13
   16260:	ldmib	sp, {r1, r3, r4, r5, r9, sl, lr}^
   16264:			; <UNDEFINED> instruction: 0xf0180107
   16268:	mcrne	12, 0, pc, cr7, cr15, {7}	; <UNPREDICTABLE>
   1626c:	smladcs	r1, r8, pc, fp	; <UNPREDICTABLE>
   16270:	stmdbmi	r8!, {r2, r7, r8, r9, sl, sp, lr, pc}
   16274:	strtmi	r2, [r8], -r5, lsl #4
   16278:			; <UNDEFINED> instruction: 0xf7ee4479
   1627c:			; <UNDEFINED> instruction: 0xf012eeb6
   16280:	pkhbtmi	pc, r3, r1, lsl #17	; <UNPREDICTABLE>
   16284:			; <UNDEFINED> instruction: 0xf47f2800
   16288:			; <UNDEFINED> instruction: 0xe649af50
   1628c:	cdp	7, 11, cr15, cr14, cr14, {7}
   16290:	strb	r4, [r7, #1754]!	; 0x6da
   16294:	andeq	r8, r3, r2, ror #24
   16298:	muleq	r0, ip, r5
   1629c:	andeq	r8, r3, r0, asr ip
   162a0:	andeq	r0, r0, r4, ror #11
   162a4:	andeq	r2, r2, r8, ror #28
   162a8:	andeq	r2, r2, r0, lsr lr
   162ac:	andeq	r2, r2, lr, ror lr
   162b0:	andeq	r2, r2, lr, lsr #28
   162b4:	andeq	r2, r2, r0, lsl #29
   162b8:	andeq	r2, r2, r8, lsl #29
   162bc:	andeq	r2, r2, r0, lsl #24
   162c0:	andeq	r8, r3, lr, lsl #21
   162c4:	strdeq	r2, [r2], -r6
   162c8:	andeq	r2, r2, r6, ror fp
   162cc:			; <UNDEFINED> instruction: 0x00022bb2
   162d0:	ldrdeq	r2, [r2], -r8
   162d4:	andeq	r2, r2, r0, lsr fp
   162d8:	andeq	r2, r2, r4, lsr #22
   162dc:	andeq	r2, r2, r6, lsl fp
   162e0:	andeq	ip, r1, r0, asr sp
   162e4:	andeq	r2, r2, sl, ror #21
   162e8:	andeq	r2, r2, ip, lsr #23
   162ec:	andeq	r2, r2, r4, asr #22
   162f0:	andeq	r0, r2, ip, lsr #16
   162f4:	andeq	r0, r2, r4, lsr #16
   162f8:	andeq	r0, r2, ip, lsl r8
   162fc:	andeq	r2, r2, r4, lsl #26
   16300:	andeq	r2, r2, ip, lsr #25
   16304:	andeq	r2, r2, lr, lsr ip
   16308:	andeq	r2, r2, r2, asr #24
   1630c:	andeq	r2, r2, r2, lsr #22
   16310:	ldrdeq	r2, [r2], -r4
   16314:	andeq	r2, r2, r0, lsr #22
   16318:	svcmi	0x00f0e92d
   1631c:	stc	6, cr4, [sp, #-548]!	; 0xfffffddc
   16320:	strmi	r8, [r5], -r2, lsl #22
   16324:	addlt	r4, fp, r4, ror fp
   16328:	bmi	1d3ab44 <npth_sleep@plt+0x1d34e5c>
   1632c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   16330:	movwls	r6, #38939	; 0x981b
   16334:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   16338:			; <UNDEFINED> instruction: 0xf0002800
   1633c:	ldmdbmi	r0!, {r0, r1, r5, r7, pc}^
   16340:	ldrbtmi	r6, [r9], #-2432	; 0xfffff680
   16344:	stc2l	0, cr15, [r8, #32]
   16348:	beq	451b70 <npth_sleep@plt+0x44be88>
   1634c:	strcs	r6, [r0], -fp, lsr #20
   16350:	blcs	fcb6c <npth_sleep@plt+0xf6e84>
   16354:	andsvs	r9, r6, r6, lsl #12
   16358:	addshi	pc, lr, r0
   1635c:	orrsvc	pc, sl, pc, asr #8
   16360:			; <UNDEFINED> instruction: 0xf7ee2001
   16364:			; <UNDEFINED> instruction: 0x4607ed1c
   16368:			; <UNDEFINED> instruction: 0xf0002800
   1636c:	vst4.32	{d24-d27}, [pc :256], fp
   16370:	mulcs	r1, sl, r1
   16374:	ldc	7, cr15, [r2, #-952]	; 0xfffffc48
   16378:	stmdacs	r0, {r7, r9, sl, lr}
   1637c:	adchi	pc, r8, r0
   16380:			; <UNDEFINED> instruction: 0xf10d4960
   16384:	blls	198fec <npth_sleep@plt+0x193304>
   16388:	addvc	pc, r0, pc, asr #8
   1638c:	bmi	17a7578 <npth_sleep@plt+0x17a1890>
   16390:	beq	c527b4 <npth_sleep@plt+0xc4cacc>
   16394:	ldrbtmi	r6, [sl], #-760	; 0xfffffd08
   16398:	bne	fe451bc0 <npth_sleep@plt+0xfe44bed8>
   1639c:	eorcs	pc, r0, r8, asr #17
   163a0:	andcs	r2, r1, #-1073741824	; 0xc0000000
   163a4:	eoreq	pc, ip, r8, asr #17
   163a8:			; <UNDEFINED> instruction: 0xf8c860b9
   163ac:	stmib	r7, {r3, ip}^
   163b0:			; <UNDEFINED> instruction: 0xf8c82204
   163b4:	andcs	sl, r0, #36	; 0x24
   163b8:	strtmi	r4, [r8], -r9, asr #12
   163bc:	strvs	lr, [r1], -sp, asr #19
   163c0:			; <UNDEFINED> instruction: 0xf7fb9700
   163c4:			; <UNDEFINED> instruction: 0x4604fad9
   163c8:			; <UNDEFINED> instruction: 0xf7ee9806
   163cc:			; <UNDEFINED> instruction: 0x9606eddc
   163d0:	cmple	pc, r0, lsl #24
   163d4:			; <UNDEFINED> instruction: 0x4651465a
   163d8:			; <UNDEFINED> instruction: 0xf7ff4628
   163dc:	bllt	c55760 <npth_sleep@plt+0xc4fa78>
   163e0:	mlascc	r0, r7, r8, pc	; <UNPREDICTABLE>
   163e4:	eorsle	r2, r6, r0, lsl #22
   163e8:	bllt	10f0adc <npth_sleep@plt+0x10eadf4>
   163ec:	cfmsub32	mvax1, mvfx4, mvfx8, mvfx3
   163f0:			; <UNDEFINED> instruction: 0x46221a10
   163f4:	strls	r4, [r2], #-1576	; 0xfffff9d8
   163f8:			; <UNDEFINED> instruction: 0xf8cd9401
   163fc:			; <UNDEFINED> instruction: 0xf7fb8000
   16400:	addlt	pc, r3, #765952	; 0xbb000
   16404:	cmple	fp, fp, lsl #22
   16408:	bne	fe451c70 <npth_sleep@plt+0xfe44bf88>
   1640c:			; <UNDEFINED> instruction: 0xf00869a8
   16410:			; <UNDEFINED> instruction: 0xf7effd63
   16414:			; <UNDEFINED> instruction: 0x4603ec34
   16418:	stmdacs	r0, {r1, r2, ip, pc}
   1641c:			; <UNDEFINED> instruction: 0xf7efd1cb
   16420:	strhlt	lr, [r8, #-128]	; 0xffffff80
   16424:	stmdals	r6, {r2, r7, r9, ip, sp, pc}
   16428:	strvs	pc, [r0], #68	; 0x44
   1642c:	blls	1ce484 <npth_sleep@plt+0x1c879c>
   16430:			; <UNDEFINED> instruction: 0xf8c860fc
   16434:	ldr	r4, [lr, ip]!
   16438:	mlascc	r0, r7, r8, pc	; <UNPREDICTABLE>
   1643c:			; <UNDEFINED> instruction: 0x4650b15b
   16440:	ldc	7, cr15, [ip], {239}	; 0xef
   16444:	andsvs	r9, r8, r5, lsl #22
   16448:			; <UNDEFINED> instruction: 0xf7efb928
   1644c:			; <UNDEFINED> instruction: 0x4604e89a
   16450:	vaddw.s8	<illegal reg q13.5>, q0, d8
   16454:	stmdals	r6, {sl, lr}
   16458:	ldc	7, cr15, [r4, #952]	; 0x3b8
   1645c:			; <UNDEFINED> instruction: 0xf7ee4640
   16460:			; <UNDEFINED> instruction: 0x4638ed92
   16464:	stc	7, cr15, [lr, #952]	; 0x3b8
   16468:	blmi	8e8d10 <npth_sleep@plt+0x8e3028>
   1646c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   16470:	blls	2704e0 <npth_sleep@plt+0x26a7f8>
   16474:	teqle	sp, sl, asr r0
   16478:	andlt	r4, fp, r0, lsr #12
   1647c:	blhi	d1778 <npth_sleep@plt+0xcba90>
   16480:	svchi	0x00f0e8bd
   16484:	andcs	r4, r5, #557056	; 0x88000
   16488:			; <UNDEFINED> instruction: 0xf7ee4479
   1648c:	cdp	13, 0, cr14, cr8, cr14, {5}
   16490:	smmla	fp, r0, sl, r0
   16494:	ldrb	r2, [pc, r0]
   16498:	rscscs	r4, pc, #491520	; 0x78000
   1649c:	andls	sl, r0, #7168	; 0x1c00
   164a0:	bge	22768c <npth_sleep@plt+0x2219a4>
   164a4:			; <UNDEFINED> instruction: 0xf7f74628
   164a8:			; <UNDEFINED> instruction: 0x4604f8b7
   164ac:	bicsle	r2, fp, r0, lsl #16
   164b0:	cmplt	r3, r7, lsl #22
   164b4:	ldrbpl	r9, [r0], #2568	; 0xa08
   164b8:	bls	17d0e0 <npth_sleep@plt+0x1773f8>
   164bc:	bfi	r6, r3, #0, #20
   164c0:	adcsle	r2, r9, r0, lsl #16
   164c4:	stmdals	r6, {r2, r9, sl, lr}
   164c8:	blls	1903e8 <npth_sleep@plt+0x18a700>
   164cc:	bfi	r6, r8, #0, #12
   164d0:	ldmda	r6, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   164d4:	tstlt	r8, r4, lsl #12
   164d8:	strmi	pc, [r0], #-704	; 0xfffffd40
   164dc:			; <UNDEFINED> instruction: 0xf7ee2000
   164e0:			; <UNDEFINED> instruction: 0xe7c1ed52
   164e4:	stmda	ip, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   164e8:	stmdacs	r0, {r2, r9, sl, lr}
   164ec:	vshr.s64	d29, d28, #64
   164f0:	ldr	r4, [r9, r0, lsl #8]!
   164f4:	stc	7, cr15, [sl, #952]	; 0x3b8
   164f8:	muleq	r0, ip, r5
   164fc:	andeq	r8, r3, r4, ror #13
   16500:	andeq	ip, r1, lr, ror #24
   16504:	andeq	ip, r1, ip, ror ip
   16508:			; <UNDEFINED> instruction: 0xfffff83b
   1650c:	andeq	r8, r3, r4, lsr #11
   16510:	andeq	ip, r1, r8, lsr #22
   16514:	andeq	r2, r2, r8, lsl #19
   16518:	svcmi	0x00f0e92d
   1651c:	svcmi	0x00c0b09b
   16520:	strls	r4, [r3], -lr, lsl #12
   16524:	cdpmi	4, 11, cr2, cr15, cr0, {0}
   16528:			; <UNDEFINED> instruction: 0x4605447f
   1652c:	stmdage	r6, {r0, r5, r9, sl, lr}
   16530:			; <UNDEFINED> instruction: 0xb09cf8dd
   16534:	svcls	0x002559be
   16538:			; <UNDEFINED> instruction: 0x96196836
   1653c:	streq	pc, [r0], -pc, asr #32
   16540:			; <UNDEFINED> instruction: 0xf7ee9408
   16544:			; <UNDEFINED> instruction: 0xf8dfecca
   16548:	ldrbtmi	r8, [r8], #736	; 0x2e0
   1654c:			; <UNDEFINED> instruction: 0xf0402800
   16550:	svccs	0x000080d7
   16554:	addshi	pc, r6, r0
   16558:	stmdage	r7, {r1, r2, r8, fp, ip, pc}
   1655c:	b	ff754520 <npth_sleep@plt+0xff74e838>
   16560:	stmdals	r6, {r2, r9, sl, lr}
   16564:	stc	7, cr15, [r6], {238}	; 0xee
   16568:	cmnle	r3, r0, lsl #24
   1656c:	strtmi	r4, [r2], -pc, lsr #19
   16570:	ldrbtmi	r9, [r9], #-2055	; 0xfffff7f9
   16574:	cdp	7, 6, cr15, cr12, cr14, {7}
   16578:	stmdacs	r0, {r0, r7, r9, sl, lr}
   1657c:	mrshi	pc, (UNDEF: 10)	; <UNPREDICTABLE>
   16580:	strtmi	r4, [r2], -fp, lsr #19
   16584:	ldrbtmi	r9, [r9], #-2055	; 0xfffff7f9
   16588:	cdp	7, 6, cr15, cr2, cr14, {7}
   1658c:	stmdacs	r0, {r1, r7, r9, sl, lr}
   16590:	mrshi	pc, (UNDEF: 14)	; <UNPREDICTABLE>
   16594:			; <UNDEFINED> instruction: 0xf7ee9807
   16598:	blmi	fe9d1758 <npth_sleep@plt+0xfe9cba70>
   1659c:			; <UNDEFINED> instruction: 0xf8589407
   165a0:	movwls	r3, #16387	; 0x4003
   165a4:	smmlaeq	sl, fp, r8, r6
   165a8:	adchi	pc, r5, r0, lsl #2
   165ac:			; <UNDEFINED> instruction: 0x3094f8d5
   165b0:	ldrtmi	r2, [r9], -r0, lsl #4
   165b4:			; <UNDEFINED> instruction: 0xf7ff4648
   165b8:			; <UNDEFINED> instruction: 0x4604fb1b
   165bc:	cmnle	lr, r0, lsl #16
   165c0:	blcs	3d1d4 <npth_sleep@plt+0x374ec>
   165c4:	rscshi	pc, sp, r0
   165c8:	blx	fecfd260 <npth_sleep@plt+0xfecf7578>
   165cc:	blls	1147e0 <npth_sleep@plt+0x10eaf8>
   165d0:	ldmdane	r8, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
   165d4:	svclt	0x00142b00
   165d8:	movwcs	r4, #1603	; 0x643
   165dc:			; <UNDEFINED> instruction: 0xf0402b00
   165e0:	blls	9b6900 <npth_sleep@plt+0x9b0c18>
   165e4:	svclt	0x00142b00
   165e8:	strcs	r4, [r0], -r6, asr #12
   165ec:			; <UNDEFINED> instruction: 0xf0402e00
   165f0:	stmdals	r8, {r0, r1, r2, r4, r7, pc}
   165f4:	stcl	7, cr15, [r6], {238}	; 0xee
   165f8:	strls	r4, [r8], -r8, asr #12
   165fc:	ldc	7, cr15, [sl], #-952	; 0xfffffc48
   16600:	ldmdavs	fp, {r2, r8, r9, fp, ip, pc}
   16604:			; <UNDEFINED> instruction: 0xf100075b
   16608:	movwcs	r8, #134	; 0x86
   1660c:	ldrmi	r2, [sl], -r1, lsl #2
   16610:			; <UNDEFINED> instruction: 0xf7ee4650
   16614:	strmi	lr, [r6], -r6, lsl #28
   16618:			; <UNDEFINED> instruction: 0xf0002800
   1661c:			; <UNDEFINED> instruction: 0xf7ee80e0
   16620:			; <UNDEFINED> instruction: 0x4605eb10
   16624:			; <UNDEFINED> instruction: 0xf0002800
   16628:			; <UNDEFINED> instruction: 0x460280f0
   1662c:	tstcs	r1, r3, lsr r6
   16630:			; <UNDEFINED> instruction: 0xf7ee4650
   16634:			; <UNDEFINED> instruction: 0x4602edf6
   16638:			; <UNDEFINED> instruction: 0xf0002800
   1663c:			; <UNDEFINED> instruction: 0x465880db
   16640:			; <UNDEFINED> instruction: 0xf0114629
   16644:	ldrbmi	pc, [r0], -r3, lsr #30	; <UNPREDICTABLE>
   16648:	ldc	7, cr15, [r4], {238}	; 0xee
   1664c:			; <UNDEFINED> instruction: 0xf7ee4628
   16650:	mul	sl, sl, ip
   16654:			; <UNDEFINED> instruction: 0xf7ef4620
   16658:	strmi	lr, [r1], -r6, asr #19
   1665c:	ldrbtmi	r4, [r8], #-2166	; 0xfffff78a
   16660:			; <UNDEFINED> instruction: 0xf83cf00d
   16664:			; <UNDEFINED> instruction: 0xf7ee9808
   16668:	bmi	1d518a8 <npth_sleep@plt+0x1d4bbc0>
   1666c:	ldrbtmi	r4, [sl], #-2925	; 0xfffff493
   16670:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   16674:	subsmi	r9, sl, r9, lsl fp
   16678:	adchi	pc, pc, r0, asr #32
   1667c:	andslt	r4, fp, r0, lsr #12
   16680:	svchi	0x00f0e8bd
   16684:	bls	93d298 <npth_sleep@plt+0x9375b0>
   16688:			; <UNDEFINED> instruction: 0xf383fab3
   1668c:	bcs	18c00 <npth_sleep@plt+0x12f18>
   16690:	movwcs	fp, #7960	; 0x1f18
   16694:	blls	942e88 <npth_sleep@plt+0x93d1a0>
   16698:			; <UNDEFINED> instruction: 0xf47f433b
   1669c:	tstlt	r5, #372	; 0x174
   166a0:	stmibvs	r8!, {r0, r1, r2, r5, r6, r8, fp, lr}
   166a4:			; <UNDEFINED> instruction: 0xf0084479
   166a8:			; <UNDEFINED> instruction: 0x4601fc17
   166ac:	strtmi	sl, [r8], -r8, lsl #20
   166b0:	mrc2	7, 1, pc, cr2, cr15, {7}
   166b4:	stmdacs	r0, {r2, r9, sl, lr}
   166b8:	svcls	0x0008d1d7
   166bc:	stmdals	r8, {r2, r3, r6, r8, r9, sl, sp, lr, pc}
   166c0:	stcl	7, cr15, [r0], #-952	; 0xfffffc48
   166c4:	movwcs	r4, #1608	; 0x648
   166c8:			; <UNDEFINED> instruction: 0xf7ee9308
   166cc:			; <UNDEFINED> instruction: 0x4650ebd4
   166d0:	bl	ff454690 <npth_sleep@plt+0xff44e9a8>
   166d4:	stmdbls	r3, {r0, r3, r6, r7, r8, r9, sl, sp, lr, pc}
   166d8:	strtmi	r2, [r8], -r5, lsl #4
   166dc:	mcrr2	7, 15, pc, r0, cr12	; <UNPREDICTABLE>
   166e0:	andls	r4, r8, r7, lsl #12
   166e4:	ldmdbmi	r7, {r0, r1, r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
   166e8:	strtmi	r2, [r8], -r5, lsl #4
   166ec:			; <UNDEFINED> instruction: 0xf7ee4479
   166f0:			; <UNDEFINED> instruction: 0x4601ec7c
   166f4:	ldmdami	r4, {r1, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
   166f8:			; <UNDEFINED> instruction: 0xf00d4478
   166fc:	ldrb	pc, [r5, -r7, lsl #17]	; <UNPREDICTABLE>
   16700:	ldmdb	r0!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   16704:	vmls.i<illegal width 8>	d18, d0, d3[3]
   16708:	strmi	r4, [r1], -r0, lsl #8
   1670c:	ldrbtmi	r4, [r8], #-2127	; 0xfffff7b1
   16710:			; <UNDEFINED> instruction: 0xffe4f00c
   16714:	stmdami	lr, {r0, r3, r5, r7, r8, r9, sl, sp, lr, pc}^
   16718:			; <UNDEFINED> instruction: 0xf00d4478
   1671c:			; <UNDEFINED> instruction: 0xe774f877
   16720:	stmdaeq	r4!, {r0, r2, r3, r8, ip, sp, lr, pc}
   16724:	strbmi	r4, [r1], -r8, asr #12
   16728:	ldmdb	r8!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1672c:	stmdacs	r0, {r1, r2, r9, sl, lr}
   16730:	svcge	0x005ff43f
   16734:			; <UNDEFINED> instruction: 0xf10d4640
   16738:	tstcs	r4, r8, lsr r8
   1673c:			; <UNDEFINED> instruction: 0xf0104642
   16740:	bvs	1bd6454 <npth_sleep@plt+0x1bd076c>
   16744:			; <UNDEFINED> instruction: 0x4641463b
   16748:	andcs	r4, r1, #40, 12	; 0x2800000
   1674c:			; <UNDEFINED> instruction: 0xf7fc9600
   16750:	strmi	pc, [r5], -r3, lsl #22
   16754:			; <UNDEFINED> instruction: 0xf7ee9808
   16758:			; <UNDEFINED> instruction: 0x4648ec16
   1675c:	movwls	r2, #33536	; 0x8300
   16760:	bl	fe254720 <npth_sleep@plt+0xfe24ea38>
   16764:			; <UNDEFINED> instruction: 0xf43f2d00
   16768:	strtmi	sl, [ip], -fp, asr #30
   1676c:	bvs	1bd0630 <npth_sleep@plt+0x1bca948>
   16770:	stmdbls	r3, {r0, r1, r3, r4, r5, r9, sl, lr}
   16774:	strtmi	r2, [r8], -r5, lsl #4
   16778:			; <UNDEFINED> instruction: 0xf7fc9600
   1677c:	stmdacs	r0, {r0, r2, r3, r5, r6, r7, r9, fp, ip, sp, lr, pc}
   16780:	svcge	0x002ff47f
   16784:			; <UNDEFINED> instruction: 0x46034933
   16788:	strtmi	r9, [r8], -r3, lsl #20
   1678c:			; <UNDEFINED> instruction: 0xf7f64479
   16790:			; <UNDEFINED> instruction: 0xe726f937
   16794:	strbcs	r4, [pc], #-2096	; 1679c <npth_sleep@plt+0x10ab4>
   16798:			; <UNDEFINED> instruction: 0xf00c4478
   1679c:	stmdals	r7, {r0, r1, r2, r3, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   167a0:	strmi	pc, [r0], #-704	; 0xfffffd40
   167a4:	bl	19d4764 <npth_sleep@plt+0x19cea7c>
   167a8:			; <UNDEFINED> instruction: 0xf7ee9808
   167ac:	ldrb	lr, [ip, -ip, ror #23]
   167b0:	strbcs	r4, [pc], #-2090	; 167b8 <npth_sleep@plt+0x10ad0>
   167b4:			; <UNDEFINED> instruction: 0xf00c4478
   167b8:			; <UNDEFINED> instruction: 0x4648ff91
   167bc:	bl	16d477c <npth_sleep@plt+0x16cea94>
   167c0:	stmdage	lr, {r0, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   167c4:	andls	r2, r5, ip, lsl #2
   167c8:	ldmdb	r0, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   167cc:	tstcs	ip, r3, lsl #20
   167d0:			; <UNDEFINED> instruction: 0xf0109805
   167d4:	strdls	pc, [r3], -r9
   167d8:			; <UNDEFINED> instruction: 0xf7eee6f6
   167dc:	blmi	851844 <npth_sleep@plt+0x84bb5c>
   167e0:	andvc	pc, ip, #1325400064	; 0x4f000000
   167e4:	stmdami	r0!, {r0, r1, r2, r3, r4, r8, fp, lr}
   167e8:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   167ec:	ldrbtmi	r3, [r8], #-780	; 0xfffffcf4
   167f0:	b	1d547b4 <npth_sleep@plt+0x1d4eacc>
   167f4:	vpadd.i8	d20, d0, d13
   167f8:	ldmdbmi	sp, {r1, r3, r4, r5, r9, sp}
   167fc:	ldrbtmi	r4, [fp], #-2077	; 0xfffff7e3
   16800:	movwcc	r4, #50297	; 0xc479
   16804:			; <UNDEFINED> instruction: 0xf7ef4478
   16808:			; <UNDEFINED> instruction: 0xf7eeea6a
   1680c:			; <UNDEFINED> instruction: 0x4604eeba
   16810:	vaddw.s8	<illegal reg q13.5>, q0, d8
   16814:	strbmi	r4, [r8], -r0, lsl #8
   16818:	bl	b547d8 <npth_sleep@plt+0xb4eaf0>
   1681c:	svclt	0x0000e757
   16820:	andeq	r8, r3, r8, ror #9
   16824:	muleq	r0, ip, r5
   16828:	andeq	r8, r3, r6, asr #9
   1682c:	andeq	ip, r1, r6, lsl #17
   16830:	andeq	r0, r2, sl, ror #5
   16834:	andeq	r0, r0, r4, ror #11
   16838:	andeq	r2, r2, r2, lsr r8
   1683c:	andeq	r8, r3, r2, lsr #7
   16840:			; <UNDEFINED> instruction: 0x000227b4
   16844:	andeq	r2, r2, ip, ror #14
   16848:	andeq	r2, r2, r4, ror #15
   1684c:	andeq	r2, r2, sl, lsr #14
   16850:	ldrdeq	r2, [r2], -ip
   16854:	andeq	ip, r1, r0, lsr #13
   16858:	andeq	r2, r2, r4, lsl r7
   1685c:	strdeq	r2, [r2], -r8
   16860:	andeq	r2, r2, r4, asr #14
   16864:	andeq	r2, r2, sl, lsr #6
   16868:	andeq	r6, r2, lr, lsr #15
   1686c:	andeq	r2, r2, lr, lsr #14
   16870:	andeq	r2, r2, r4, lsl r3
   16874:	muleq	r2, r8, r7
   16878:			; <UNDEFINED> instruction: 0x460eb5f0
   1687c:	addlt	r4, r3, sp, lsr #18
   16880:	strmi	r4, [r7], -sp, lsr #22
   16884:			; <UNDEFINED> instruction: 0x46144479
   16888:	ldmdavs	fp, {r0, r1, r3, r6, r7, fp, ip, lr}
   1688c:			; <UNDEFINED> instruction: 0xf04f9301
   16890:	bcs	17498 <npth_sleep@plt+0x117b0>
   16894:	ldmdavs	r5, {r0, r1, r2, r3, r4, r5, ip, lr, pc}
   16898:	stmdavc	r9!, {r0, r2, r4, r5, r7, r8, ip, sp, pc}
   1689c:			; <UNDEFINED> instruction: 0xf8d74630
   168a0:	andcs	r3, r1, #148	; 0x94
   168a4:	svclt	0x00142900
   168a8:	tstcs	r0, r9, lsr #12
   168ac:			; <UNDEFINED> instruction: 0xf9a0f7ff
   168b0:	bmi	8a80cc <npth_sleep@plt+0x8a23e4>
   168b4:	ldrbtmi	r4, [sl], #-2848	; 0xfffff4e0
   168b8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   168bc:	subsmi	r9, sl, r1, lsl #22
   168c0:			; <UNDEFINED> instruction: 0x4628d134
   168c4:	ldcllt	0, cr11, [r0, #12]!
   168c8:	strls	r4, [r0, #-1576]	; 0xfffff9d8
   168cc:	bl	16d488c <npth_sleep@plt+0x16ceba4>
   168d0:	tstlt	pc, #37	; 0x25
   168d4:	ldmibvs	r8!, {r1, r3, r4, r8, fp, lr}
   168d8:			; <UNDEFINED> instruction: 0xf0084479
   168dc:			; <UNDEFINED> instruction: 0x4601fafd
   168e0:	ldrtmi	r4, [r8], -sl, ror #12
   168e4:	ldc2	7, cr15, [r8, #-1020]	; 0xfffffc04
   168e8:	tstlt	r8, r5, lsl #12
   168ec:			; <UNDEFINED> instruction: 0xf7ee9800
   168f0:	ldrb	lr, [lr, sl, asr #22]
   168f4:			; <UNDEFINED> instruction: 0x3094f8d7
   168f8:	stmdbls	r0, {r4, r5, r9, sl, lr}
   168fc:			; <UNDEFINED> instruction: 0xf7ff2201
   16900:			; <UNDEFINED> instruction: 0x1e23f977
   16904:	movwcs	fp, #7960	; 0x1f18
   16908:	svclt	0x00182800
   1690c:	cmnlt	fp, r0, lsl #6
   16910:	eorvs	r9, r3, r0, lsl #22
   16914:	andls	lr, r0, #53739520	; 0x3340000
   16918:	bicsle	r2, fp, r0, lsl #30
   1691c:	andcs	r4, r5, #147456	; 0x24000
   16920:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
   16924:	bl	18548e4 <npth_sleep@plt+0x184ebfc>
   16928:	ldrb	r4, [r9, r1, lsl #12]
   1692c:	bl	1bd48ec <npth_sleep@plt+0x1bcec04>
   16930:	ldrb	r4, [fp, r5, lsl #12]
   16934:	andeq	r8, r3, ip, lsl #3
   16938:	muleq	r0, ip, r5
   1693c:	andeq	r8, r3, sl, asr r1
   16940:	andeq	r2, r2, r4, lsr r6
   16944:	andeq	r2, r2, sl, ror #11
   16948:	stmdavs	r4, {r4, r5, r6, r7, sl, ip, sp, pc}
   1694c:			; <UNDEFINED> instruction: 0xf1b37823
   16950:	svclt	0x0018013a
   16954:	blcs	1ed60 <npth_sleep@plt+0x19078>
   16958:	tstcs	r0, r8, lsl #30
   1695c:	strmi	fp, [r7], -r1, ror #3
   16960:	strcs	r2, [sl], -r0, lsl #2
   16964:			; <UNDEFINED> instruction: 0xf814e00b
   16968:	blx	1a6576 <npth_sleep@plt+0x1a088e>
   1696c:			; <UNDEFINED> instruction: 0xf1b32101
   16970:	svclt	0x0018023a
   16974:	blcs	1f180 <npth_sleep@plt+0x19498>
   16978:	blcs	ec65e0 <npth_sleep@plt+0xec08f8>
   1697c:			; <UNDEFINED> instruction: 0xf1a3d008
   16980:	sbcslt	r0, r5, #48, 4
   16984:	stmible	lr!, {r0, r3, r8, sl, fp, sp}^
   16988:	eorseq	pc, sl, #-1073741780	; 0xc000002c
   1698c:	andcs	fp, r1, #24, 30	; 0x60
   16990:	svclt	0x00082900
   16994:	tstlt	r2, r1, lsl #4
   16998:	ldcllt	0, cr2, [r0]
   1699c:	strcc	r4, [r1], #-1904	; 0xfffff890
   169a0:	eorsvs	r4, ip, r8, lsl #12
   169a4:			; <UNDEFINED> instruction: 0x4770bcf0
   169a8:	blmi	72921c <npth_sleep@plt+0x723534>
   169ac:	ldrblt	r4, [r0, #1146]!	; 0x47a
   169b0:	ldmpl	r3, {r0, r2, r7, ip, sp, pc}^
   169b4:	strmi	sl, [r6], -r1, lsl #18
   169b8:	ldmdavs	fp, {r0, r1, sp}
   169bc:			; <UNDEFINED> instruction: 0xf04f9303
   169c0:			; <UNDEFINED> instruction: 0xf7ee0300
   169c4:			; <UNDEFINED> instruction: 0x9c02ea6a
   169c8:	movtmi	pc, #42063	; 0xa44f	; <UNPREDICTABLE>
   169cc:			; <UNDEFINED> instruction: 0xf6c39a01
   169d0:	vcge.s8	d19, d20, d10
   169d4:	vqdmlsl.s<illegal width 8>	q9, d0, d0[0]
   169d8:	strbne	r0, [r5, pc, lsl #14]!
   169dc:	strmi	pc, [r2, #-3011]	; 0xfffff43d
   169e0:	ldmib	r3, {r0, r1, r3, r8, r9, sp, pc}^
   169e4:	blx	fe91f5ee <npth_sleep@plt+0xfe919906>
   169e8:	blx	1d6e0e <npth_sleep@plt+0x1d1126>
   169ec:			; <UNDEFINED> instruction: 0xf01a1105
   169f0:	bmi	315084 <npth_sleep@plt+0x30f39c>
   169f4:	ldrbtmi	r4, [sl], #-2825	; 0xfffff4f7
   169f8:	ldmpl	r3, {r4, r5, sp, lr}^
   169fc:	blls	f0a6c <npth_sleep@plt+0xead84>
   16a00:	qaddle	r4, sl, r1
   16a04:	ldcllt	0, cr11, [r0, #20]!
   16a08:	bl	549c8 <npth_sleep@plt+0x4ece0>
   16a0c:	andhi	pc, r0, pc, lsr #7
   16a10:	blcc	fe6c9218 <npth_sleep@plt+0xfe6c3530>
   16a14:	andeq	r0, r0, r0
   16a18:	andeq	r8, r3, r4, rrx
   16a1c:	muleq	r0, ip, r5
   16a20:	andeq	r8, r3, sl, lsl r0
   16a24:	strdlt	fp, [r7], r0
   16a28:			; <UNDEFINED> instruction: 0x460f4614
   16a2c:			; <UNDEFINED> instruction: 0x4605461e
   16a30:	stcl	7, cr15, [lr, #-952]!	; 0xfffffc48
   16a34:	svclt	0x00082c03
   16a38:			; <UNDEFINED> instruction: 0x46012213
   16a3c:	movweq	lr, #51677	; 0xc9dd
   16a40:	stccs	0, cr13, [r1], {7}
   16a44:	andscs	fp, r1, #8, 30
   16a48:	stccs	0, cr13, [r0], {3}
   16a4c:	andscs	fp, r0, #12, 30	; 0x30
   16a50:	sfmls	f2, 4, [lr], {-0}
   16a54:	ldrtmi	r9, [fp], -r4, lsl #6
   16a58:	stmib	sp, {r9, sl, ip, pc}^
   16a5c:	strtmi	r0, [r8], -r2, lsl #8
   16a60:	strls	r2, [r1], #-1032	; 0xfffffbf8
   16a64:	ldcl	7, cr15, [r2], {238}	; 0xee
   16a68:	ldcllt	0, cr11, [r0, #28]!
   16a6c:	blmi	9e930c <npth_sleep@plt+0x9e3624>
   16a70:	ldrlt	r4, [r0, #-1146]	; 0xfffffb86
   16a74:	ldmpl	r3, {r2, r3, r7, ip, sp, pc}^
   16a78:	stmdage	r5, {r2, r9, sl, lr}
   16a7c:	movwls	r6, #47131	; 0xb81b
   16a80:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   16a84:			; <UNDEFINED> instruction: 0xff90f7ff
   16a88:	stmdami	r1!, {r4, r8, r9, sp}
   16a8c:	blge	1fb69c <npth_sleep@plt+0x1f59b4>
   16a90:	ldrbtmi	r9, [r8], #-769	; 0xfffffcff
   16a94:	andcs	r4, r3, #31744	; 0x7c00
   16a98:	strls	r2, [r0], #-258	; 0xfffffefe
   16a9c:			; <UNDEFINED> instruction: 0xf7ff447b
   16aa0:	ldmiblt	r8!, {r0, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
   16aa4:			; <UNDEFINED> instruction: 0xf7ffa806
   16aa8:	ldmib	sp, {r0, r1, r2, r3, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}^
   16aac:	ldc	3, cr2, [pc, #20]	; 16ac8 <npth_sleep@plt+0x10de0>
   16ab0:	bne	fe6e9700 <npth_sleep@plt+0xfe6e3a18>
   16ab4:			; <UNDEFINED> instruction: 0xee074a18
   16ab8:	blmi	525500 <npth_sleep@plt+0x51f818>
   16abc:	blpl	452140 <npth_sleep@plt+0x44c458>
   16ac0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   16ac4:	blvs	ffa125ac <npth_sleep@plt+0xffa0c8c4>
   16ac8:	blls	2f0b38 <npth_sleep@plt+0x2eae50>
   16acc:	mcr	0, 4, r4, cr6, cr10, {2}
   16ad0:	vmul.f64	d7, d7, d4
   16ad4:	vmov.f64	d23, #197	; 0xbe280000 -0.1640625
   16ad8:	vnmla.f64	d7, d23, d7
   16adc:			; <UNDEFINED> instruction: 0xd1080a90
   16ae0:	ldclt	0, cr11, [r0, #-48]	; 0xffffffd0
   16ae4:			; <UNDEFINED> instruction: 0x21a74a0d
   16ae8:	ldrbtmi	r4, [sl], #-2061	; 0xfffff7f3
   16aec:			; <UNDEFINED> instruction: 0xf00c4478
   16af0:			; <UNDEFINED> instruction: 0xf7eeff73
   16af4:	svclt	0x0000ea8c
   16af8:	andeq	r0, r0, r0
   16afc:	smlawbmi	lr, r0, r4, r8
   16b00:	andeq	r0, r0, r0
   16b04:	addmi	r4, pc, r0
   16b08:	andeq	r7, r3, r0, lsr #31
   16b0c:	muleq	r0, ip, r5
   16b10:	andeq	r2, r2, r2, asr #9
   16b14:	andeq	r2, r2, ip, lsr #9
   16b18:	andeq	r7, r3, r0, asr pc
   16b1c:	andeq	r2, r2, sl, lsr #13
   16b20:	andeq	r2, r2, ip, ror r4
   16b24:	mvnsmi	lr, #737280	; 0xb4000
   16b28:	blmi	ae0370 <npth_sleep@plt+0xada688>
   16b2c:	strcc	pc, [r0, #1103]	; 0x44f
   16b30:	ldrbtmi	r4, [fp], #-2602	; 0xfffff5d6
   16b34:	ldrdls	pc, [r8], pc	; <UNPREDICTABLE>
   16b38:	ldrdhi	pc, [r8], pc	; <UNPREDICTABLE>
   16b3c:	ldrbtmi	r5, [r9], #2207	; 0x89f
   16b40:			; <UNDEFINED> instruction: 0x462844f8
   16b44:			; <UNDEFINED> instruction: 0xff92f7ff
   16b48:			; <UNDEFINED> instruction: 0x4629687b
   16b4c:	strmi	r2, [r4], -r1, lsl #22
   16b50:	strtmi	r4, [r2], -r8, asr #12
   16b54:			; <UNDEFINED> instruction: 0xf00cdd01
   16b58:			; <UNDEFINED> instruction: 0xf8d8fd8f
   16b5c:	adcmi	r3, r3, #0
   16b60:	cdpcc	3, 0, cr13, cr1, cr4, {1}
   16b64:	strbeq	lr, [r5, #-2639]	; 0xfffff5b1
   16b68:	ldfd	f5, [pc, #940]	; 16f1c <npth_sleep@plt+0x11234>
   16b6c:	ldmdavs	sl!, {r0, r3, r4, r8, r9, fp, sp, lr}^
   16b70:	bmi	fe452394 <npth_sleep@plt+0xfe44c6ac>
   16b74:	blvc	1a1265c <npth_sleep@plt+0x1a0c974>
   16b78:	blpl	212598 <npth_sleep@plt+0x20c8b0>
   16b7c:	bcc	fe4523a0 <npth_sleep@plt+0xfe44c6b8>
   16b80:	blvc	1a12668 <npth_sleep@plt+0x1a0c980>
   16b84:	blvc	212420 <npth_sleep@plt+0x20c738>
   16b88:	blvc	ff212680 <npth_sleep@plt+0xff20c998>
   16b8c:	bcc	4523f0 <npth_sleep@plt+0x44c708>
   16b90:	rsbsvc	pc, pc, r3, lsr #8
   16b94:	andeq	pc, r3, r0, lsr #32
   16b98:	svccc	0x0080f5b0
   16b9c:			; <UNDEFINED> instruction: 0xf44fbf38
   16ba0:	strmi	r3, [r4], -r0, lsl #1
   16ba4:			; <UNDEFINED> instruction: 0x4620b93a
   16ba8:	mvnshi	lr, #12386304	; 0xbd0000
   16bac:	bpl	fe4523d0 <npth_sleep@plt+0xfe44c6e8>
   16bb0:	blvs	1a12698 <npth_sleep@plt+0x1a0c9b0>
   16bb4:			; <UNDEFINED> instruction: 0xf7ffe7db
   16bb8:	qsaxmi	pc, r1, r9	; <UNPREDICTABLE>
   16bbc:	stmdami	sl, {r1, r9, sl, lr}
   16bc0:			; <UNDEFINED> instruction: 0xf00c4478
   16bc4:			; <UNDEFINED> instruction: 0x4620fd59
   16bc8:	mvnshi	lr, #12386304	; 0xbd0000
   16bcc:	andhi	pc, r0, pc, lsr #7
	...
   16bd8:	ldrdeq	r7, [r3], -lr
   16bdc:	andeq	r0, r0, r4, ror #11
   16be0:	andeq	r2, r2, r2, asr #8
   16be4:	andeq	r8, r3, r8, lsl #20
   16be8:	andeq	r2, r2, r0, asr #7
   16bec:	cfstr32mi	mvfx11, [r9], {16}
   16bf0:	stmdavs	r0!, {r2, r3, r4, r5, r6, sl, lr}
   16bf4:			; <UNDEFINED> instruction: 0xf5b0b128
   16bf8:	svclt	0x00383f80
   16bfc:	addcc	pc, r0, pc, asr #8
   16c00:			; <UNDEFINED> instruction: 0xf7ffbd10
   16c04:			; <UNDEFINED> instruction: 0xf5b0ff8f
   16c08:	eorvs	r3, r0, r0, lsl #31
   16c0c:			; <UNDEFINED> instruction: 0xf44fbf38
   16c10:	ldclt	0, cr3, [r0, #-512]	; 0xfffffe00
   16c14:	andeq	r8, r3, r8, lsl #22
   16c18:			; <UNDEFINED> instruction: 0xf64eb160
   16c1c:	addsmi	r2, r8, #96, 6	; 0x80000001
   16c20:	ldrmi	fp, [r8], -r8, lsr #30
   16c24:	tstcs	r0, r5, lsl #20
   16c28:	ldrbtmi	r4, [sl], #-2821	; 0xfffff4fb
   16c2c:	andsvs	r4, r0, fp, ror r4
   16c30:			; <UNDEFINED> instruction: 0x47706019
   16c34:	addsvc	pc, r6, pc, asr #8
   16c38:	svclt	0x0000e7f4
   16c3c:	andeq	r8, r3, lr, lsl r9
   16c40:	andeq	r8, r3, ip, asr #21
   16c44:	cfstr32mi	mvfx11, [r9], {16}
   16c48:	stmdavs	r0!, {r2, r3, r4, r5, r6, sl, lr}
   16c4c:			; <UNDEFINED> instruction: 0xf5b0b128
   16c50:	svclt	0x00383f80
   16c54:	addcc	pc, r0, pc, asr #8
   16c58:			; <UNDEFINED> instruction: 0xf7ffbd10
   16c5c:			; <UNDEFINED> instruction: 0xf5b0ff63
   16c60:	eorvs	r3, r0, r0, lsl #31
   16c64:			; <UNDEFINED> instruction: 0xf44fbf38
   16c68:	ldclt	0, cr3, [r0, #-512]	; 0xfffffe00
   16c6c:			; <UNDEFINED> instruction: 0x00038ab0
   16c70:	bmi	1e9890 <npth_sleep@plt+0x1e3ba8>
   16c74:	ldmpl	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   16c78:	ldrdeq	pc, [r0], r3	; <UNPREDICTABLE>
   16c7c:	ldr	fp, [r5, r0, lsl #18]!
   16c80:	svccc	0x0080f5b0
   16c84:			; <UNDEFINED> instruction: 0xf44fbf38
   16c88:	ldrbmi	r3, [r0, -r0, lsl #1]!
   16c8c:	muleq	r3, ip, sp
   16c90:	andeq	r0, r0, r4, ror #11
   16c94:	blmi	2c40bc <npth_sleep@plt+0x2be3d4>
   16c98:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
   16c9c:			; <UNDEFINED> instruction: 0xf8d3589b
   16ca0:	stmdblt	r0!, {r5, r7}
   16ca4:			; <UNDEFINED> instruction: 0xffa2f7ff
   16ca8:			; <UNDEFINED> instruction: 0x4008e8bd
   16cac:			; <UNDEFINED> instruction: 0xf5b0e6de
   16cb0:	pop	{r7, r8, r9, sl, fp, ip, sp}
   16cb4:	svclt	0x00384008
   16cb8:	addcc	pc, r0, pc, asr #8
   16cbc:	svclt	0x0000e6d6
   16cc0:	andeq	r7, r3, r6, ror sp
   16cc4:	andeq	r0, r0, r4, ror #11
   16cc8:	bmi	5e9928 <npth_sleep@plt+0x5e3c40>
   16ccc:	ldrlt	r4, [r0, #-1147]	; 0xfffffb85
   16cd0:			; <UNDEFINED> instruction: 0xf8d3589b
   16cd4:	ldmiblt	r9!, {r5, r7, ip}^
   16cd8:			; <UNDEFINED> instruction: 0xff88f7ff
   16cdc:			; <UNDEFINED> instruction: 0xf1b14601
   16ce0:	svclt	0x00287f78
   16ce4:	andsle	r2, r6, #255	; 0xff
   16ce8:	andcs	r0, r0, #2277376	; 0x22c000
   16cec:	andcc	r0, r1, #5963776	; 0x5b0000
   16cf0:	sbcslt	r2, r2, #31744	; 0x7c00
   16cf4:	blcc	44d0e4 <npth_sleep@plt+0x4473fc>
   16cf8:	movwne	lr, #10819	; 0x2a43
   16cfc:	andeq	pc, pc, #3
   16d00:	strne	pc, [r3], #-963	; 0xfffffc3d
   16d04:	strcc	r3, [r6], #-528	; 0xfffffdf0
   16d08:	blx	c3870 <npth_sleep@plt+0xbdb88>
   16d0c:	addmi	pc, fp, #4, 6	; 0x10000000
   16d10:	mcrrne	15, 3, fp, r3, cr12
   16d14:	lfmlt	f3, 1, [r0, #-864]	; 0xfffffca0
   16d18:	svccc	0x0080f5b1
   16d1c:			; <UNDEFINED> instruction: 0xf44fbf38
   16d20:	ldrb	r3, [ip, r0, lsl #3]
   16d24:	andeq	r7, r3, r4, asr #26
   16d28:	andeq	r0, r0, r4, ror #11
   16d2c:	svcmi	0x00f0e92d
   16d30:	stc	6, cr4, [sp, #-524]!	; 0xfffffdf4
   16d34:	adcslt	r8, r5, r2, lsl #22
   16d38:	andcc	lr, sp, #3358720	; 0x334000
   16d3c:	ldmdbcs	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   16d40:	ldmdbcc	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   16d44:	tstls	fp, sl, ror r4
   16d48:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   16d4c:			; <UNDEFINED> instruction: 0xf04f9333
   16d50:			; <UNDEFINED> instruction: 0xf8df0300
   16d54:	ldrbtmi	r3, [fp], #-2384	; 0xfffff6b0
   16d58:	blls	107b988 <npth_sleep@plt+0x1075ca0>
   16d5c:	tstle	r5, r1, lsl #6
   16d60:	stmdbcc	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   16d64:	ldmpl	r3, {r1, r3, r9, fp, ip, pc}^
   16d68:	movtls	r6, #7899	; 0x1edb
   16d6c:	ldmdbpl	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   16d70:	movwls	sl, #52001	; 0xcb21
   16d74:			; <UNDEFINED> instruction: 0x461c447d
   16d78:	stmdavs	sp!, {r0, r1, r2, r3, r8, sl, fp, lr, pc}
   16d7c:			; <UNDEFINED> instruction: 0xf10dc40f
   16d80:			; <UNDEFINED> instruction: 0xf8240097
   16d84:			; <UNDEFINED> instruction: 0x0c2d5b02
   16d88:			; <UNDEFINED> instruction: 0xf00f7025
   16d8c:			; <UNDEFINED> instruction: 0xf89bf9f5
   16d90:	eorcs	r3, r9, #0
   16d94:	adccs	pc, r6, sp, lsl #17
   16d98:	andsle	r2, r3, r8, lsr #22
   16d9c:	vorr.i32	q9, #196608	; 0x00030000
   16da0:			; <UNDEFINED> instruction: 0xf8df4500
   16da4:			; <UNDEFINED> instruction: 0xf8df290c
   16da8:	ldrbtmi	r3, [sl], #-2296	; 0xfffff708
   16dac:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   16db0:	subsmi	r9, sl, r3, lsr fp
   16db4:	cmnhi	pc, #64	; 0x40	; <UNPREDICTABLE>
   16db8:	eorslt	r4, r5, r8, lsr #12
   16dbc:	blhi	d20b8 <npth_sleep@plt+0xcc3d0>
   16dc0:	svchi	0x00f0e8bd
   16dc4:	mulcc	r1, fp, r8
   16dc8:	streq	pc, [r1, #-267]	; 0xfffffef5
   16dcc:	svclt	0x00182b00
   16dd0:	svclt	0x001c2b3a
   16dd4:	andcs	r2, sl, r0, lsl #4
   16dd8:	ldrb	sp, [pc, r1, lsl #2]
   16ddc:			; <UNDEFINED> instruction: 0xf1a34645
   16de0:	sbclt	r0, fp, #48, 2
   16de4:	ldmle	r9, {r0, r3, r8, r9, fp, sp}^
   16de8:			; <UNDEFINED> instruction: 0xf105786b
   16dec:	blx	18dfa <npth_sleep@plt+0x13112>
   16df0:			; <UNDEFINED> instruction: 0xf1b31202
   16df4:	svclt	0x0018013a
   16df8:	blcs	1f204 <npth_sleep@plt+0x1951c>
   16dfc:	blcs	ec6a64 <npth_sleep@plt+0xec0d7c>
   16e00:	bcs	4b5b8 <npth_sleep@plt+0x458d0>
   16e04:	tstcs	r1, r8, lsl #30
   16e08:	bicle	r2, r7, r0, lsl #18
   16e0c:			; <UNDEFINED> instruction: 0xf0402a0b
   16e10:			; <UNDEFINED> instruction: 0xf8df8120
   16e14:	stcne	8, cr1, [r8], #640	; 0x280
   16e18:			; <UNDEFINED> instruction: 0xf7ee4479
   16e1c:			; <UNDEFINED> instruction: 0x4604e8ba
   16e20:			; <UNDEFINED> instruction: 0xf0402800
   16e24:			; <UNDEFINED> instruction: 0xf8988116
   16e28:	blcs	a22e60 <npth_sleep@plt+0xa1d178>
   16e2c:	tsthi	r1, r0, asr #32	; <UNPREDICTABLE>
   16e30:	mulcc	sp, r8, r8
   16e34:	blcs	24274 <npth_sleep@plt+0x1e58c>
   16e38:	blcs	ec6aa0 <npth_sleep@plt+0xec0db8>
   16e3c:			; <UNDEFINED> instruction: 0x4607bf1c
   16e40:	tstle	ip, sl
   16e44:			; <UNDEFINED> instruction: 0xf815e7aa
   16e48:	blx	26a56 <npth_sleep@plt+0x20d6e>
   16e4c:			; <UNDEFINED> instruction: 0xf1b32707
   16e50:	svclt	0x0018023a
   16e54:	blcs	1f660 <npth_sleep@plt+0x19978>
   16e58:	blcs	ec6ac0 <npth_sleep@plt+0xec0dd8>
   16e5c:			; <UNDEFINED> instruction: 0xf1a3d008
   16e60:	sbcslt	r0, r1, #48, 4
   16e64:	stmible	lr!, {r0, r3, r8, fp, sp}^
   16e68:	eorseq	pc, sl, #-1073741780	; 0xc000002c
   16e6c:	andcs	fp, r1, #24, 30	; 0x60
   16e70:	svclt	0x00082f00
   16e74:	bcs	1f680 <npth_sleep@plt+0x19998>
   16e78:			; <UNDEFINED> instruction: 0xf8dfd190
   16e7c:	strcc	r9, [r1, #-2108]	; 0xfffff7c4
   16e80:	ldmdavs	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   16e84:	ldrbtmi	r2, [r9], #3
   16e88:	addmi	r4, r7, #2113929216	; 0x7e000000
   16e8c:	rschi	pc, r5, r0, asr #32
   16e90:			; <UNDEFINED> instruction: 0x463a4631
   16e94:			; <UNDEFINED> instruction: 0xf7ee4628
   16e98:	stmdacs	r0, {r2, r3, r4, r5, r6, fp, sp, lr, pc}
   16e9c:	sbcshi	pc, sp, r0, asr #32
   16ea0:			; <UNDEFINED> instruction: 0xf8df2314
   16ea4:	blx	dcf1e <npth_sleep@plt+0xd7236>
   16ea8:	ldrbtmi	pc, [r9], #-772	; 0xfffffcfc	; <UNPREDICTABLE>
   16eac:	stmibne	ip!, {r1, r3, r5, r6, r7, r8, sl, fp, ip, lr}^
   16eb0:	ldmib	r1, {r0, r3, r4, sl, lr}^
   16eb4:			; <UNDEFINED> instruction: 0xf8d1e501
   16eb8:			; <UNDEFINED> instruction: 0xf89ec00c
   16ebc:	ldrls	r1, [r0, #-0]
   16ec0:			; <UNDEFINED> instruction: 0xf43f2900
   16ec4:			; <UNDEFINED> instruction: 0xf8dfaf6b
   16ec8:			; <UNDEFINED> instruction: 0x460677fc
   16ecc:	ubfxpl	pc, pc, #17, #25
   16ed0:	ldrbtmi	r4, [pc], #-1713	; 16ed8 <npth_sleep@plt+0x111f0>
   16ed4:			; <UNDEFINED> instruction: 0x46079711
   16ed8:	ubfxeq	pc, pc, #17, #17
   16edc:			; <UNDEFINED> instruction: 0xf8cd447d
   16ee0:	ldrbtmi	fp, [r8], #-76	; 0xffffffb4
   16ee4:	tstls	r2, #15400960	; 0xeb0000
   16ee8:	beq	2d302c <npth_sleep@plt+0x2cd344>
   16eec:	ubfxcc	pc, pc, #17, #1
   16ef0:	mcr	6, 0, r4, cr8, cr3, {5}
   16ef4:	ldmdals	r0, {r4, r9, fp}
   16ef8:			; <UNDEFINED> instruction: 0xf8cd447b
   16efc:	movwls	r8, #61504	; 0xf040
   16f00:	svclt	0x00084287
   16f04:	bcs	a28990 <npth_sleep@plt+0xa22ca8>
   16f08:	svcge	0x0048f47f
   16f0c:	strcc	r7, [r1], #-2147	; 0xfffff79d
   16f10:	svclt	0x00182b00
   16f14:			; <UNDEFINED> instruction: 0xf43f2b3a
   16f18:			; <UNDEFINED> instruction: 0xf04faf41
   16f1c:	and	r0, fp, r0, lsl #16
   16f20:	svccc	0x0001f814
   16f24:	stmdacs	r8, {r1, r3, r8, r9, fp, ip, sp, lr, pc}
   16f28:	eorseq	pc, sl, #-1073741780	; 0xc000002c
   16f2c:	andcs	fp, r1, #24, 30	; 0x60
   16f30:	svclt	0x00182b00
   16f34:	andle	r2, r8, sl, lsr fp
   16f38:	eorseq	pc, r0, #-1073741784	; 0xc0000028
   16f3c:	sfmcs	f3, 1, [r9, #-852]	; 0xfffffcac
   16f40:			; <UNDEFINED> instruction: 0xf1b3d9ee
   16f44:	svclt	0x0018023a
   16f48:			; <UNDEFINED> instruction: 0xf1b82201
   16f4c:	svclt	0x00080f00
   16f50:	bcs	1f75c <npth_sleep@plt+0x19a74>
   16f54:	svcge	0x0022f47f
   16f58:	svceq	0x0001f1b8
   16f5c:	streq	pc, [r1, #-260]	; 0xfffffefc
   16f60:	addhi	pc, r3, r0, asr #32
   16f64:	addmi	r7, fp, #6488064	; 0x630000
   16f68:	svcge	0x0018f47f
   16f6c:	andcc	pc, r8, r5, lsl r8	; <UNPREDICTABLE>
   16f70:	blcs	ea808c <npth_sleep@plt+0xea23a4>
   16f74:	blcs	46bdc <npth_sleep@plt+0x40ef4>
   16f78:	svcge	0x0010f43f
   16f7c:	and	r2, r0, r0, lsl #2
   16f80:			; <UNDEFINED> instruction: 0xf1a34625
   16f84:	sbcslt	r0, r3, #48, 4
   16f88:			; <UNDEFINED> instruction: 0xf63f2b09
   16f8c:	stmdavc	fp!, {r0, r1, r2, r8, r9, sl, fp, sp, pc}^
   16f90:	blx	29e14a <npth_sleep@plt+0x298462>
   16f94:			; <UNDEFINED> instruction: 0xf1b32101
   16f98:	svclt	0x0018023a
   16f9c:	blcs	1f7a8 <npth_sleep@plt+0x19ac0>
   16fa0:	blcs	ec6c08 <npth_sleep@plt+0xec0f20>
   16fa4:	stmdbcs	r0, {r2, r3, r5, r6, r7, r8, ip, lr, pc}
   16fa8:	andcs	fp, r1, #8, 30
   16fac:			; <UNDEFINED> instruction: 0xf47f2a00
   16fb0:	strdcc	sl, [r2, -r5]
   16fb4:	stclpl	8, cr1, [sl], #-428	; 0xfffffe54
   16fb8:			; <UNDEFINED> instruction: 0xf47f2a29
   16fbc:	ldrmi	sl, [ip, #3823]!	; 0xeef
   16fc0:	ldrmi	fp, [fp], r8, lsl #30
   16fc4:	ldmdavc	sl, {r0, r8, r9, sl, ip, sp}^
   16fc8:			; <UNDEFINED> instruction: 0xf81e1c5c
   16fcc:	stmdbcs	r0, {r0, r1, r2, ip}
   16fd0:	bcs	a8b630 <npth_sleep@plt+0xa85948>
   16fd4:			; <UNDEFINED> instruction: 0xf8cd4659
   16fd8:			; <UNDEFINED> instruction: 0xf8ddb044
   16fdc:			; <UNDEFINED> instruction: 0xf8dd8040
   16fe0:			; <UNDEFINED> instruction: 0xf47fb04c
   16fe4:	stmdbcs	r0, {r0, r1, r3, r4, r6, r7, r9, sl, fp, sp, pc}
   16fe8:			; <UNDEFINED> instruction: 0xf1b9bf18
   16fec:			; <UNDEFINED> instruction: 0xf43f0f00
   16ff0:	ldcne	14, cr10, [lr], {213}	; 0xd5
   16ff4:	strcs	r2, [sl, -r1, lsl #10]
   16ff8:	blcs	a350cc <npth_sleep@plt+0xa2f3e4>
   16ffc:	strcc	fp, [r1, #-3844]	; 0xfffff0fc
   17000:	rscsle	r3, r9, r1, lsl #12
   17004:	rsble	r2, r5, r9, lsr #22
   17008:	svclt	0x00182b3a
   1700c:			; <UNDEFINED> instruction: 0xf43f2b00
   17010:	smlabtcs	r0, r5, lr, sl
   17014:			; <UNDEFINED> instruction: 0xf816e00b
   17018:	blx	1e6c26 <npth_sleep@plt+0x1e0f3e>
   1701c:			; <UNDEFINED> instruction: 0xf1b32101
   17020:	svclt	0x0018023a
   17024:	blcs	1f830 <npth_sleep@plt+0x19b48>
   17028:	blcs	ec6c90 <npth_sleep@plt+0xec0fa8>
   1702c:			; <UNDEFINED> instruction: 0xf1a3d008
   17030:	sbcslt	r0, r0, #48, 4
   17034:	stmible	lr!, {r0, r3, fp, sp}^
   17038:	eorseq	pc, sl, #-1073741780	; 0xc000002c
   1703c:	andcs	fp, r1, #24, 30	; 0x60
   17040:	svclt	0x00082900
   17044:	bcs	1f850 <npth_sleep@plt+0x19b68>
   17048:	mcrge	4, 5, pc, cr8, cr15, {3}	; <UNPREDICTABLE>
   1704c:	strmi	r3, [lr], #-257	; 0xfffffeff
   17050:	strbcs	lr, [r8, #-2002]!	; 0xfffff82e
   17054:	strmi	pc, [r0, #-704]	; 0xfffffd40
   17058:			; <UNDEFINED> instruction: 0xf859e6a3
   1705c:	strcc	r6, [r1], #-3860	; 0xfffff0ec
   17060:	ldrtmi	fp, [r0], -r6, lsr #7
   17064:	b	1555024 <npth_sleep@plt+0x154f33c>
   17068:			; <UNDEFINED> instruction: 0xf1b8e70f
   1706c:			; <UNDEFINED> instruction: 0xf47f0f05
   17070:	ldmdbls	r1, {r0, r2, r4, r7, r9, sl, fp, sp, pc}
   17074:	strtmi	r4, [r8], -r2, asr #12
   17078:	svc	0x008af7ed
   1707c:	movweq	lr, #31312	; 0x7a50
   17080:	blls	4cb4b8 <npth_sleep@plt+0x4c57d0>
   17084:	blcs	314f8 <npth_sleep@plt+0x2b810>
   17088:	mcrge	4, 4, pc, cr8, cr15, {1}	; <UNPREDICTABLE>
   1708c:			; <UNDEFINED> instruction: 0xe644f8df
   17090:	stceq	0, cr15, [r2], {79}	; 0x4f
   17094:	strcs	r4, [r1], -r0, ror #12
   17098:			; <UNDEFINED> instruction: 0xe76744fe
   1709c:	bne	452904 <npth_sleep@plt+0x44cc1c>
   170a0:	strtmi	r4, [r8], -r2, asr #12
   170a4:	svc	0x0074f7ed
   170a8:			; <UNDEFINED> instruction: 0xf47f2800
   170ac:	svccs	0x0001ae77
   170b0:			; <UNDEFINED> instruction: 0x2600bf14
   170b4:	streq	pc, [r1], -r6
   170b8:			; <UNDEFINED> instruction: 0xf43f2e00
   170bc:			; <UNDEFINED> instruction: 0xf04fae6f
   170c0:			; <UNDEFINED> instruction: 0xf8dd0c03
   170c4:			; <UNDEFINED> instruction: 0x2601e03c
   170c8:	strb	r4, [pc, -r0, ror #12]
   170cc:	vorr.i32	q9, #262144	; 0x00040000
   170d0:	strbt	r4, [r6], -r0, lsl #10
   170d4:			; <UNDEFINED> instruction: 0xf1063d01
   170d8:	andle	r0, r1, r1, lsl #6
   170dc:	usada8	fp, lr, r6, r4
   170e0:			; <UNDEFINED> instruction: 0x96159b11
   170e4:	movweq	lr, #39843	; 0x9ba3
   170e8:	blls	107bd3c <npth_sleep@plt+0x1076054>
   170ec:			; <UNDEFINED> instruction: 0xf0002b00
   170f0:	ldmdage	r8, {r0, r3, r4, r6, r7, pc}
   170f4:	andcs	r2, fp, #67108864	; 0x4000000
   170f8:			; <UNDEFINED> instruction: 0xf7ee2107
   170fc:	stmdacs	r0, {r1, r4, r6, r8, fp, sp, lr, pc}
   17100:	sbchi	pc, lr, r0, asr #32
   17104:	andcs	r9, r7, r3, lsl pc
   17108:	tstcc	r5, #61865984	; 0x3b00000
   1710c:			; <UNDEFINED> instruction: 0x461e9314
   17110:	b	7550d0 <npth_sleep@plt+0x74f3e8>
   17114:	ldrtmi	r4, [r0], -r3, lsl #12
   17118:			; <UNDEFINED> instruction: 0x461e9310
   1711c:	ldm	r6!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   17120:			; <UNDEFINED> instruction: 0x96171d7b
   17124:	andls	r9, pc, r2, lsl r3	; <UNPREDICTABLE>
   17128:			; <UNDEFINED> instruction: 0xf0002800
   1712c:			; <UNDEFINED> instruction: 0xf8df827f
   17130:	ldrcs	r3, [r4, -r8, lsr #11]
   17134:	mcr	4, 0, r4, cr8, cr11, {3}
   17138:			; <UNDEFINED> instruction: 0x46383a90
   1713c:	stc	7, cr15, [r0, #948]	; 0x3b4
   17140:	beq	452968 <npth_sleep@plt+0x44cc80>
   17144:			; <UNDEFINED> instruction: 0xf0002800
   17148:			; <UNDEFINED> instruction: 0x4639829d
   1714c:			; <UNDEFINED> instruction: 0xf7ee3f08
   17150:	cdp	12, 1, cr14, cr8, cr14, {4}
   17154:	ldrtmi	r3, [fp], #-2576	; 0xfffff5f0
   17158:	andscs	r9, r0, r6, lsl r3
   1715c:	ldm	r6, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   17160:	stmdacs	r0, {r1, r7, r9, sl, lr}
   17164:	addhi	pc, r7, #0
   17168:	blcs	3de70 <npth_sleep@plt+0x38188>
   1716c:			; <UNDEFINED> instruction: 0x81a5f040
   17170:	ldrcc	pc, [r4, #-2271]!	; 0xfffff721
   17174:	ldmpl	r3, {r1, r3, r9, fp, ip, pc}^
   17178:	ldrdcc	pc, [r0], r3	; <UNPREDICTABLE>
   1717c:			; <UNDEFINED> instruction: 0xf0402b00
   17180:			; <UNDEFINED> instruction: 0xf7ff8232
   17184:			; <UNDEFINED> instruction: 0x4603fd33
   17188:	bcs	3d9bc <npth_sleep@plt+0x37cd4>
   1718c:	orrshi	pc, r7, r0
   17190:	ldmdavc	r2, {r0, r1, r3, r9, fp, ip, pc}
   17194:			; <UNDEFINED> instruction: 0xf0002a00
   17198:	andscs	r8, r0, #-2147483612	; 0x80000024
   1719c:	andls	r9, r2, #0, 6
   171a0:	stmdals	fp, {r1, r8, sp}
   171a4:	blls	59f9b8 <npth_sleep@plt+0x599cd0>
   171a8:	andge	pc, r4, sp, asr #17
   171ac:	ldc2	7, cr15, [sl], #-1020	; 0xfffffc04
   171b0:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
   171b4:	orrhi	pc, fp, r0
   171b8:			; <UNDEFINED> instruction: 0xf7ed4650
   171bc:	ldmdals	r8, {r2, r5, r6, r7, r9, sl, fp, sp, lr, pc}
   171c0:			; <UNDEFINED> instruction: 0xf0002f00
   171c4:			; <UNDEFINED> instruction: 0xf7ee8099
   171c8:	cdp	12, 1, cr14, cr8, cr0, {6}
   171cc:			; <UNDEFINED> instruction: 0xf7ed0a10
   171d0:	stmdals	pc, {r1, r3, r4, r6, r7, r9, sl, fp, sp, lr, pc}	; <UNPREDICTABLE>
   171d4:	cdp	7, 13, cr15, cr6, cr13, {7}
   171d8:			; <UNDEFINED> instruction: 0xf0402f00
   171dc:	ldrtmi	r8, [r8], r9, asr #4
   171e0:	blls	468cd0 <npth_sleep@plt+0x462fe8>
   171e4:	stmdbeq	fp, {r0, r3, r5, r7, r8, r9, fp, sp, lr, pc}
   171e8:			; <UNDEFINED> instruction: 0xf1099a15
   171ec:	bne	ff5972a8 <npth_sleep@plt+0xff5915c0>
   171f0:	ldrtmi	r9, [r0], #-2829	; 0xfffff4f3
   171f4:	andsvs	r4, r8, r0, asr #8
   171f8:	stc	7, cr15, [r2, #-948]!	; 0xfffffc4c
   171fc:	strmi	r9, [r4], -lr, lsl #22
   17200:	stmdacs	r0, {r3, r4, sp, lr}
   17204:	andhi	pc, r9, #0
   17208:	ldrbcc	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
   1720c:	stfeqd	f7, [lr], {-0}
   17210:	mvfeqdp	f7, #1.0
   17214:	bl	328408 <npth_sleep@plt+0x322720>
   17218:	blgt	1d8e58 <npth_sleep@plt+0x1d3170>
   1721c:	eorvs	r8, r0, fp, lsl r8
   17220:	rsbvs	r4, r1, r0, ror #12
   17224:	tsteq	r4, fp, lsl #2	; <UNPREDICTABLE>
   17228:	ldrbtmi	r6, [r2], -r2, lsr #1
   1722c:			; <UNDEFINED> instruction: 0xf7ed81a3
   17230:	strbmi	lr, [r2], -r6, asr #28
   17234:			; <UNDEFINED> instruction: 0x46514638
   17238:	cdp	7, 4, cr15, cr0, cr13, {7}
   1723c:	vmlaeq.f64	d14, d8, d7
   17240:	ldrsbtls	pc, [r0], -sp	; <UNPREDICTABLE>
   17244:	stmiaeq	r4!, {r0, r2, r3, r8, ip, sp, lr, pc}
   17248:			; <UNDEFINED> instruction: 0x464f46f4
   1724c:	ldfeqd	f7, [r0], {12}
   17250:			; <UNDEFINED> instruction: 0xf109cf0f
   17254:	strbmi	r0, [r7, #-2320]	; 0xfffff6f0
   17258:	ldceq	8, cr15, [r0], {76}	; 0x4c
   1725c:	stcne	8, cr15, [ip], {76}	; 0x4c
   17260:	stccs	8, cr15, [r8], {76}	; 0x4c
   17264:	stccc	8, cr15, [r4], {76}	; 0x4c
   17268:			; <UNDEFINED> instruction: 0xf10ed1ef
   1726c:			; <UNDEFINED> instruction: 0xf8990323
   17270:			; <UNDEFINED> instruction: 0xf8b97002
   17274:	ldrtmi	lr, [r2], -r0
   17278:			; <UNDEFINED> instruction: 0x46189911
   1727c:	andvc	pc, r2, ip, lsl #17
   17280:			; <UNDEFINED> instruction: 0xf8ac3101
   17284:			; <UNDEFINED> instruction: 0xf7ede000
   17288:	blls	392af8 <npth_sleep@plt+0x38ce10>
   1728c:	strmi	r6, [r6], #-2075	; 0xfffff7e5
   17290:	addsmi	r1, ip, #52, 22	; 0xd000
   17294:	bicshi	pc, r6, r0, asr #32
   17298:			; <UNDEFINED> instruction: 0xf7ed4650
   1729c:	str	lr, [r0, #3700]	; 0xe74
   172a0:	ldrb	r4, [lr, #-1541]!	; 0xfffff9fb
   172a4:	movwcs	sl, #6168	; 0x1818
   172a8:	tstcs	r7, r3, lsl #4
   172ac:	ldmda	r8!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   172b0:	mvnsle	r2, r0, lsl #16
   172b4:			; <UNDEFINED> instruction: 0xf7ee2007
   172b8:	blls	5117e8 <npth_sleep@plt+0x50bb00>
   172bc:	strmi	r3, [r3], #-810	; 0xfffffcd6
   172c0:	strmi	r4, [r6], -r1, lsl #12
   172c4:	andsls	r9, r7, r0, lsl r0
   172c8:			; <UNDEFINED> instruction: 0x461f4618
   172cc:			; <UNDEFINED> instruction: 0xf0199312
   172d0:	strmi	pc, [r3], -fp, lsl #23
   172d4:	blx	1a8bbe <npth_sleep@plt+0x1a2ed6>
   172d8:	tstls	r4, #201326592	; 0xc000000	; <UNPREDICTABLE>
   172dc:	ldmda	r6, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   172e0:	stmdacs	r0, {r0, r1, r2, r3, ip, pc}
   172e4:			; <UNDEFINED> instruction: 0x81a2f000
   172e8:	vldrne	d9, [pc, #-64]	; 172b0 <npth_sleep@plt+0x115c8>
   172ec:	ldrbtmi	r4, [fp], #-3068	; 0xfffff404
   172f0:	mcr	0, 0, r0, cr8, cr15, {3}
   172f4:			; <UNDEFINED> instruction: 0xe7203a90
   172f8:			; <UNDEFINED> instruction: 0xf1089b13
   172fc:	bl	fe919334 <npth_sleep@plt+0xfe91364c>
   17300:			; <UNDEFINED> instruction: 0xf1030408
   17304:	blls	1059b10 <npth_sleep@plt+0x1053e28>
   17308:	stmiblt	fp, {r0, sl, ip, sp}
   1730c:	bne	452b74 <npth_sleep@plt+0x44ce8c>
   17310:			; <UNDEFINED> instruction: 0xf7ee9a10
   17314:	strmi	lr, [r7], -r6, asr #19
   17318:	ldrtmi	fp, [sl], -r0, asr #18
   1731c:	tstcs	r2, fp, lsl r8
   17320:	ldcl	7, cr15, [r2, #948]!	; 0x3b4
   17324:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
   17328:	sbcshi	pc, pc, r0
   1732c:	smlald	r9, sl, r8, r8
   17330:	bne	452b98 <npth_sleep@plt+0x44ceb0>
   17334:			; <UNDEFINED> instruction: 0xf7ee220c
   17338:			; <UNDEFINED> instruction: 0x4607e9b4
   1733c:	mvnsle	r2, r0, lsl #16
   17340:	bl	fea7d3a8 <npth_sleep@plt+0xfea776c0>
   17344:	strbmi	r0, [r1], -r8, lsl #4
   17348:	ldm	r4!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1734c:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
   17350:	stmdbls	ip, {r2, r3, r5, r6, r7, r8, ip, lr, pc}
   17354:	ldmdals	r8, {r0, r1, r5, r9, sp}
   17358:	stmia	ip!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1735c:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
   17360:	bl	28baf8 <npth_sleep@plt+0x285e10>
   17364:	ldmdals	r8, {r1, r3, r8}
   17368:	stmdaeq	r8, {r0, r5, r7, r8, r9, fp, sp, lr, pc}
   1736c:	andeq	lr, r8, #164, 22	; 0x29000
   17370:	stmia	r0!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   17374:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
   17378:	stflsd	f5, [pc], {216}	; 0xd8
   1737c:	ldrbmi	r2, [r2], -r8, lsr #32
   17380:	strtmi	r4, [r3], -r9, asr #12
   17384:	bleq	d5398 <npth_sleep@plt+0xcf6b0>
   17388:	ldrmi	r7, [r8], -r0, rrx
   1738c:	ldc	7, cr15, [r6, #948]	; 0x3b4
   17390:	tsteq	sl, r0, lsl #22
   17394:	stcne	6, cr4, [sl], {3}
   17398:			; <UNDEFINED> instruction: 0xf8032029
   1739c:	blne	4973cc <npth_sleep@plt+0x4916e4>
   173a0:	subvc	r9, r8, r2, lsl fp
   173a4:			; <UNDEFINED> instruction: 0xf040429a
   173a8:			; <UNDEFINED> instruction: 0x463b8158
   173ac:	tstcs	r5, sl, lsr r6
   173b0:			; <UNDEFINED> instruction: 0xf7ed9818
   173b4:	ldrtmi	lr, [fp], -sl, lsl #31
   173b8:	bls	4bcfc0 <npth_sleep@plt+0x4b72d8>
   173bc:	ldmdals	r8, {r0, r1, r2, r3, r8, fp, ip, pc}
   173c0:	ldcl	7, cr15, [r2, #948]	; 0x3b4
   173c4:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
   173c8:	blls	4cba90 <npth_sleep@plt+0x4c5da8>
   173cc:	tstcc	r0, #20, 20	; 0x14000
   173d0:			; <UNDEFINED> instruction: 0xf0404293
   173d4:	bls	3f7838 <npth_sleep@plt+0x3f1b50>
   173d8:	ldmdals	r8, {r1, r4, r8, r9, fp, ip, pc}
   173dc:	andscs	r4, r0, #318767104	; 0x13000000
   173e0:	movwcs	r4, #50713	; 0xc619
   173e4:			; <UNDEFINED> instruction: 0xf7ee9310
   173e8:	strmi	lr, [r7], -r0, lsr #21
   173ec:	svccs	0x00009818
   173f0:	mcrge	4, 7, pc, cr9, cr15, {3}	; <UNPREDICTABLE>
   173f4:	bl	fea553b4 <npth_sleep@plt+0xfea4f6cc>
   173f8:	stmdblt	fp, {r6, r8, r9, fp, ip, pc}^
   173fc:	bls	2aa2ac <npth_sleep@plt+0x2a45c4>
   17400:			; <UNDEFINED> instruction: 0xf8d358d3
   17404:	blcs	2368c <npth_sleep@plt+0x1d9a4>
   17408:			; <UNDEFINED> instruction: 0xf7ffd168
   1740c:	subls	pc, r0, pc, ror #23
   17410:	bmi	fed424c0 <npth_sleep@plt+0xfed3c7d8>
   17414:			; <UNDEFINED> instruction: 0x21239b40
   17418:			; <UNDEFINED> instruction: 0x4620447a
   1741c:	b	4553dc <npth_sleep@plt+0x44f6f4>
   17420:	beq	fe452c88 <npth_sleep@plt+0xfe44cfa0>
   17424:	ldmda	r4!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   17428:	ldrbtmi	r4, [pc], #-4015	; 17430 <npth_sleep@plt+0x11748>
   1742c:	strtmi	r4, [r0], -r1, lsl #12
   17430:			; <UNDEFINED> instruction: 0xf7ee910a
   17434:	blls	10915f4 <npth_sleep@plt+0x108b90c>
   17438:	bcs	fe452ca0 <npth_sleep@plt+0xfe44cfb8>
   1743c:	blls	5e2044 <npth_sleep@plt+0x5dc35c>
   17440:	svclt	0x0018990a
   17444:	strls	r2, [r1], #-780	; 0xfffffcf4
   17448:	movwls	r9, #8964	; 0x2304
   1744c:	smladls	r9, r4, fp, r9
   17450:	movwls	r9, #34565	; 0x8705
   17454:	blge	67c074 <npth_sleep@plt+0x67638c>
   17458:	ldmdage	fp, {ip, pc}
   1745c:	ldmdage	sl, {r0, r1, r2, ip, pc}
   17460:	stmiami	r2!, {r0, r1, ip, pc}
   17464:			; <UNDEFINED> instruction: 0xf0104478
   17468:	pkhbtmi	pc, r2, sp, lsl #31	; <UNPREDICTABLE>
   1746c:			; <UNDEFINED> instruction: 0xf0002800
   17470:			; <UNDEFINED> instruction: 0xf7ee80c0
   17474:	ldcls	8, cr14, [r6], {78}	; 0x4e
   17478:	bls	43e0e4 <npth_sleep@plt+0x4383fc>
   1747c:	stmdavs	r7!, {r0, r5, fp, sp, lr}^
   17480:	streq	lr, [r3], #-2826	; 0xfffff4f6
   17484:	andne	pc, r3, sl, asr #16
   17488:	bne	452cf0 <npth_sleep@plt+0x44d008>
   1748c:	strmi	r6, [r0], r7, rrx
   17490:	ldrbmi	r9, [r0], #-2074	; 0xfffff7e6
   17494:	ldc	7, cr15, [r2, #-948]	; 0xfffffc4c
   17498:	ldmdals	fp, {r0, r1, r2, r3, sl, fp, ip, pc}
   1749c:			; <UNDEFINED> instruction: 0x46219a14
   174a0:			; <UNDEFINED> instruction: 0xf7ed4450
   174a4:	cdp	13, 1, cr14, cr8, cr12, {0}
   174a8:			; <UNDEFINED> instruction: 0xf7ed0a10
   174ac:	strtmi	lr, [r0], -ip, ror #26
   174b0:	stcl	7, cr15, [r8, #-948]!	; 0xfffffc4c
   174b4:			; <UNDEFINED> instruction: 0xf7ede695
   174b8:	blls	1052b68 <npth_sleep@plt+0x104ce80>
   174bc:	ldrbmi	lr, [r0], -r4, ror #12
   174c0:			; <UNDEFINED> instruction: 0xf7ed27b1
   174c4:	vqrdmulh.s<illegal width 8>	d30, d0, d0[4]
   174c8:	ldmdals	r8, {r8, r9, sl, lr}
   174cc:	ldmdals	r8, {r0, r1, r3, r4, r5, r6, r9, sl, sp, lr, pc}
   174d0:			; <UNDEFINED> instruction: 0x46512210
   174d4:	ldc	7, cr15, [r4], #948	; 0x3b4
   174d8:	strbt	r4, [sp], -r7, lsl #12
   174dc:	svccc	0x0080f5b3
   174e0:			; <UNDEFINED> instruction: 0xf44fbf38
   174e4:	movtls	r3, #896	; 0x380
   174e8:	bl	fea91338 <npth_sleep@plt+0xfea8b650>
   174ec:	strbmi	r0, [r1], -r8, lsl #4
   174f0:	mcrls	8, 0, r9, cr15, cr11, {0}
   174f4:	stc	7, cr15, [ip, #-948]!	; 0xfffffc4c
   174f8:			; <UNDEFINED> instruction: 0x4652981b
   174fc:			; <UNDEFINED> instruction: 0xf7ed4649
   17500:	stmdbls	ip, {r3, r5, r8, sl, fp, sp, lr, pc}
   17504:	eorcs	r9, r3, #1769472	; 0x1b0000
   17508:	stc	7, cr15, [r2, #-948]!	; 0xfffffc4c
   1750c:	tsteq	sl, r9, lsl #22
   17510:	stmdaeq	r8, {r0, r5, r7, r8, r9, fp, sp, lr, pc}
   17514:	bl	fe93d588 <npth_sleep@plt+0xfe9378a0>
   17518:	lfmge	f0, 4, [ip], {8}
   1751c:	ldc	7, cr15, [r8, #-948]	; 0xfffffc4c
   17520:	ldmdals	fp, {r1, r8, sp}
   17524:	ldmdaeq	r0!, {r0, r2, r3, r8, ip, sp, lr, pc}^
   17528:	ldcl	7, cr15, [r2], #-948	; 0xfffffc4c
   1752c:	stmdavs	r0, {r2, r7, r9, sl, lr}
   17530:	ldrdne	pc, [r4], -ip
   17534:	ldrdcs	pc, [r8], -ip
   17538:	ldrdcc	pc, [ip], -ip
   1753c:			; <UNDEFINED> instruction: 0xf8dcc40f
   17540:	eorvs	r0, r0, r0, lsl r0
   17544:			; <UNDEFINED> instruction: 0xf7ed981b
   17548:	ldrtmi	lr, [r1], -ip, lsl #24
   1754c:			; <UNDEFINED> instruction: 0xf8012328
   17550:	strmi	r3, [ip], -r2, lsl #22
   17554:			; <UNDEFINED> instruction: 0x46527073
   17558:	strtmi	r4, [r0], -r9, asr #12
   1755c:			; <UNDEFINED> instruction: 0xf7ed960f
   17560:	strtmi	lr, [r6], lr, lsr #25
   17564:			; <UNDEFINED> instruction: 0xf8df4454
   17568:			; <UNDEFINED> instruction: 0xf104c188
   1756c:	strls	r0, [fp], -r7, lsr #12
   17570:	bvs	452dd8 <npth_sleep@plt+0x44d0f0>
   17574:	ldm	ip!, {r2, r3, r4, r5, r6, r7, sl, lr}
   17578:			; <UNDEFINED> instruction: 0xf84e000f
   1757c:			; <UNDEFINED> instruction: 0xf04f000a
   17580:	rsbvs	r0, r1, r9, lsr #28
   17584:	rscvs	r6, r3, r2, lsr #1
   17588:			; <UNDEFINED> instruction: 0x000fe8b8
   1758c:	mulgt	r0, ip, r8
   17590:	eor	pc, r5, r4, lsl #17
   17594:	eor	pc, r6, r4, lsl #17
   17598:	andsne	pc, r5, r4, asr #17
   1759c:			; <UNDEFINED> instruction: 0xf8c49910
   175a0:			; <UNDEFINED> instruction: 0xf8d80011
   175a4:	ldmdane	r1!, {}^	; <UNPREDICTABLE>
   175a8:	ldrdhi	pc, [r0], #-141	; 0xffffff73
   175ac:			; <UNDEFINED> instruction: 0xf8c49e0b
   175b0:			; <UNDEFINED> instruction: 0xf8c42019
   175b4:	strbmi	r0, [r2], -r1, lsr #32
   175b8:	andscc	pc, sp, r4, asr #17
   175bc:			; <UNDEFINED> instruction: 0xf8844630
   175c0:			; <UNDEFINED> instruction: 0xf7edc010
   175c4:	stmdals	pc, {r2, r3, r4, r5, r6, sl, fp, sp, lr, pc}	; <UNPREDICTABLE>
   175c8:			; <UNDEFINED> instruction: 0x46419a12
   175cc:	bne	6dd7a0 <npth_sleep@plt+0x6d7ab8>
   175d0:			; <UNDEFINED> instruction: 0xd1424293
   175d4:	smladxls	r0, fp, r6, r4
   175d8:	stmdbls	pc, {r2, r4, r9, fp, ip, pc}	; <UNPREDICTABLE>
   175dc:			; <UNDEFINED> instruction: 0xf7ed9818
   175e0:	strmi	lr, [r7], -r4, asr #25
   175e4:			; <UNDEFINED> instruction: 0xf5b3e702
   175e8:	svclt	0x00383f80
   175ec:	orrcc	pc, r0, #1325400064	; 0x4f000000
   175f0:			; <UNDEFINED> instruction: 0xf7ede5ca
   175f4:	strmi	lr, [r7], -r6, asr #31
   175f8:			; <UNDEFINED> instruction: 0xf43f2800
   175fc:	vqrdmulh.s<illegal width 8>	d26, d16, d2[5]
   17600:	strb	r4, [r2, #1792]!	; 0x700
   17604:			; <UNDEFINED> instruction: 0xf44f4b3b
   17608:	ldmdbmi	fp!, {r0, r1, r2, r9, ip, sp, lr}
   1760c:	ldrbtmi	r4, [fp], #-2107	; 0xfffff7c5
   17610:			; <UNDEFINED> instruction: 0x33284479
   17614:			; <UNDEFINED> instruction: 0xf00c4478
   17618:			; <UNDEFINED> instruction: 0xf7edf9ef
   1761c:			; <UNDEFINED> instruction: 0x4605efb2
   17620:			; <UNDEFINED> instruction: 0xf43f2800
   17624:	vmov.i64	d26, #0x00000000ff0000ff
   17628:	ldrt	r4, [r5], -r0, lsl #10
   1762c:	svc	0x00a8f7ed
   17630:	vaddw.s8	<illegal reg q13.5>, q0, d8
   17634:	movwcs	r4, #0
   17638:	cfmadd32	mvax0, mvfx4, mvfx8, mvfx7
   1763c:	ldmdals	r8, {r4, r9, fp, ip, sp}
   17640:	strb	r9, [r0, #783]	; 0x30f
   17644:	vqdmulh.s<illegal width 8>	d20, d0, d30
   17648:	stmdbmi	lr!, {r0, r2, r3, r4, r5, r6, r7, r9, sp}
   1764c:	ldrbtmi	r4, [fp], #-2094	; 0xfffff7d2
   17650:	teqcc	r8, #2030043136	; 0x79000000
   17654:			; <UNDEFINED> instruction: 0xf7ee4478
   17658:	blmi	b52368 <npth_sleep@plt+0xb4c680>
   1765c:	andscs	pc, r5, #64, 4
   17660:	stmdami	ip!, {r0, r1, r3, r5, r8, fp, lr}
   17664:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   17668:	ldrbtmi	r3, [r8], #-792	; 0xfffffce8
   1766c:	bl	dd562c <npth_sleep@plt+0xdcf944>
   17670:			; <UNDEFINED> instruction: 0xf7ff463d
   17674:			; <UNDEFINED> instruction: 0xf7edbb96
   17678:	smlabblt	r8, r4, pc, lr	; <UNPREDICTABLE>
   1767c:	andmi	pc, r0, r0, asr #5
   17680:	ldr	r4, [ip, #1543]	; 0x607
   17684:	svc	0x007cf7ed
   17688:	vstr.16	s22, [sp, #32]
   1768c:	strb	r8, [r4, #-2582]!	; 0xfffff5ea
   17690:	ldmdals	r8, {r0, r1, r2, r7, r9, ip, sp, pc}
   17694:	strvs	pc, [r0, r7, asr #32]
   17698:	svclt	0x0000e595
   1769c:	andeq	r7, r3, ip, asr #25
   176a0:	muleq	r0, ip, r5
   176a4:			; <UNDEFINED> instruction: 0x00037cba
   176a8:	andeq	r0, r0, r4, ror #11
   176ac:	andeq	r2, r2, ip, ror #4
   176b0:	andeq	r7, r3, r6, ror #24
   176b4:	andeq	fp, r1, r0, ror #31
   176b8:	andeq	r7, r3, r2, lsr #16
   176bc:	andeq	r0, r2, r8, lsl r2
   176c0:	strdeq	r7, [r3], -lr
   176c4:	andeq	r2, r2, r2, lsr #2
   176c8:	andeq	r7, r3, ip, asr #15
   176cc:	andeq	r1, r2, sl, ror r2
   176d0:	andeq	r2, r2, ip, lsr #1
   176d4:	andeq	r1, r2, r8, lsl #30
   176d8:	muleq	r2, r4, lr
   176dc:	andeq	r1, r2, ip, ror #28
   176e0:			; <UNDEFINED> instruction: 0x00021cbe
   176e4:	andeq	fp, r1, ip, asr #16
   176e8:	andeq	pc, r1, lr, ror #9
   176ec:	ldrdeq	r1, [r2], -ip
   176f0:	andeq	r1, r2, r8, lsl #21
   176f4:	andeq	r1, r2, r6, lsl #23
   176f8:	andeq	r1, r2, r8, asr r9
   176fc:	andeq	r1, r2, r4, lsl sl
   17700:	andeq	r1, r2, r6, asr #22
   17704:	andeq	r1, r2, r8, lsl r9
   17708:	andeq	r1, r2, ip, lsr sl
   1770c:	andeq	r1, r2, r0, lsr fp
   17710:	andeq	r1, r2, r2, lsl #18
   17714:	andeq	r1, r2, r6, lsr #19
   17718:	svcmi	0x00f0e92d
   1771c:	stc	6, cr4, [sp, #-60]!	; 0xffffffc4
   17720:	ldrmi	r8, [r8], r2, lsl #22
   17724:	mcrrne	8, 13, pc, r8, cr15	; <UNPREDICTABLE>
   17728:	addslt	r4, pc, r9, ror r4	; <UNPREDICTABLE>
   1772c:			; <UNDEFINED> instruction: 0xf8df9205
   17730:	blls	aa2848 <npth_sleep@plt+0xa9cb60>
   17734:	stmpl	sl, {r3, ip, pc}
   17738:	andsls	r6, sp, #1179648	; 0x120000
   1773c:	andeq	pc, r0, #79	; 0x4f
   17740:	blls	afc360 <npth_sleep@plt+0xaf6678>
   17744:			; <UNDEFINED> instruction: 0xf1b89307
   17748:	andle	r0, r2, r0, lsl #30
   1774c:			; <UNDEFINED> instruction: 0xf8882300
   17750:	ldmdavc	fp!, {ip, sp}
   17754:	andsle	r2, r3, r8, lsr #22
   17758:	vmov.i32	q9, #196608	; 0x00030000
   1775c:			; <UNDEFINED> instruction: 0xf8df4400
   17760:			; <UNDEFINED> instruction: 0xf8df2c18
   17764:	ldrbtmi	r3, [sl], #-3088	; 0xfffff3f0
   17768:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1776c:	subsmi	r9, sl, sp, lsl fp
   17770:	orrshi	pc, r8, #64	; 0x40
   17774:	andslt	r4, pc, r0, lsr #12
   17778:	blhi	d2a74 <npth_sleep@plt+0xccd8c>
   1777c:	svchi	0x00f0e8bd
   17780:	ldclne	8, cr7, [sp], #-492	; 0xfffffe14
   17784:	svclt	0x00182b00
   17788:	svclt	0x001c2b3a
   1778c:	andcs	r2, sl, r0, lsl #4
   17790:	strb	sp, [r1, r1, lsl #2]!
   17794:			; <UNDEFINED> instruction: 0xf1a34625
   17798:	sbclt	r0, fp, #48, 2
   1779c:	ldmle	fp, {r0, r3, r8, r9, fp, sp}^
   177a0:	stclne	8, cr7, [ip], #-428	; 0xfffffe54
   177a4:	andne	pc, r2, #0, 22
   177a8:	teqeq	sl, r3	; <illegal shifter operand>	; <UNPREDICTABLE>
   177ac:	tstcs	r1, r8, lsl pc
   177b0:	svclt	0x00182b00
   177b4:	mvnle	r2, sl, lsr fp
   177b8:	svclt	0x00082a00
   177bc:	stmdbcs	r0, {r0, r8, sp}
   177c0:	bcs	58bef0 <npth_sleep@plt+0x586208>
   177c4:	andeq	pc, r2, r5, lsl #2
   177c8:	cmple	r0, r0, lsl r0
   177cc:	blne	feb55b50 <npth_sleep@plt+0xfeb4fe68>
   177d0:			; <UNDEFINED> instruction: 0xf7ed4479
   177d4:	stmdacs	r0, {r1, r2, r3, r4, r6, r7, r8, r9, fp, sp, lr, pc}
   177d8:	stfvcd	f5, [r3, #228]!	; 0xe4
   177dc:	andseq	pc, r7, #1073741825	; 0x40000001
   177e0:	blcs	a3c010 <npth_sleep@plt+0xa36328>
   177e4:	teqle	r2, r0, lsl r2
   177e8:	andseq	pc, r8, #1073741825	; 0x40000001
   177ec:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   177f0:	stceq	0, cr15, [sl], {79}	; 0x4f
   177f4:	ldmdavc	r3!, {r1, r2, r4, r9, sl, lr}
   177f8:	svclt	0x00042b28
   177fc:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
   17800:	rscsle	r3, r8, r1, lsl #12
   17804:	eorle	r2, r6, r9, lsr #22
   17808:	svclt	0x00182b00
   1780c:	adcle	r2, r3, sl, lsr fp
   17810:	and	r2, fp, r0, lsl #2
   17814:	svccc	0x0001f816
   17818:	tsteq	r1, ip, lsl #22	; <UNPREDICTABLE>
   1781c:	ldrhteq	pc, [sl], -r3	; <UNPREDICTABLE>
   17820:	andcs	fp, r1, r8, lsl pc
   17824:	svclt	0x00182b00
   17828:	andle	r2, r8, sl, lsr fp
   1782c:	eorseq	pc, r0, r3, lsr #3
   17830:	sfmcs	f3, 1, [r9, #-788]	; 0xfffffcec
   17834:			; <UNDEFINED> instruction: 0xf1b3d9ee
   17838:	svclt	0x0018003a
   1783c:	stmdbcs	r0, {r0, sp}
   17840:	andcs	fp, r1, r8, lsl #30
   17844:	orrle	r2, r7, r0, lsl #16
   17848:	strmi	r3, [lr], #-257	; 0xfffffeff
   1784c:	strbtcs	lr, [r8], #-2003	; 0xfffff82d
   17850:	strmi	pc, [r0], #-704	; 0xfffffd40
   17854:			; <UNDEFINED> instruction: 0xf1b9e783
   17858:			; <UNDEFINED> instruction: 0xf1060901
   1785c:	bicle	r0, sl, r1, lsl #12
   17860:	blcs	eb6ff4 <npth_sleep@plt+0xeb130c>
   17864:	blcs	474cc <npth_sleep@plt+0x417e4>
   17868:	svcge	0x0076f43f
   1786c:	and	r2, fp, sl, lsl #8
   17870:	svccc	0x0001f812
   17874:	stmdbne	r9, {r2, r8, r9, fp, ip, sp, lr, pc}
   17878:	teqeq	sl, r3	; <illegal shifter operand>	; <UNPREDICTABLE>
   1787c:	tstcs	r1, r8, lsl pc
   17880:	svclt	0x00182b00
   17884:	andle	r2, r8, sl, lsr fp
   17888:	teqeq	r0, r3, lsr #3	; <UNPREDICTABLE>
   1788c:	stmdacs	r9, {r3, r6, r7, r9, ip, sp, pc}
   17890:			; <UNDEFINED> instruction: 0xf1b3d9ee
   17894:	svclt	0x0018013a
   17898:			; <UNDEFINED> instruction: 0xf1b92101
   1789c:	svclt	0x00080f00
   178a0:	stmdbcs	r0, {r0, r8, sp}
   178a4:	svcge	0x0058f47f
   178a8:	bmi	ff555c2c <npth_sleep@plt+0xff54ff44>
   178ac:			; <UNDEFINED> instruction: 0xf8df1c53
   178b0:	ldrdcs	r5, [r3], -r4
   178b4:			; <UNDEFINED> instruction: 0x469a447c
   178b8:	movwls	r4, #54397	; 0xd47d
   178bc:	strmi	r9, [r1, #784]	; 0x310
   178c0:	tsthi	r4, r0, asr #32	; <UNPREDICTABLE>
   178c4:	strbmi	r4, [sl], -r9, lsr #12
   178c8:			; <UNDEFINED> instruction: 0xf7ed4650
   178cc:	stmdacs	r0, {r1, r5, r6, r8, r9, fp, sp, lr, pc}
   178d0:	tsthi	ip, r0, asr #32	; <UNPREDICTABLE>
   178d4:	bl	fe510 <npth_sleep@plt+0xf8828>
   178d8:	ldrls	r0, [r0, #-1289]	; 0xfffffaf7
   178dc:	andcc	pc, r9, r3, lsl r8	; <UNPREDICTABLE>
   178e0:	svceq	0x0000f1b8
   178e4:	blcs	a4bae8 <npth_sleep@plt+0xa45e00>
   178e8:	svcge	0x0036f47f
   178ec:	bne	fe655c70 <npth_sleep@plt+0xfe64ff88>
   178f0:			; <UNDEFINED> instruction: 0xf04f462c
   178f4:	stmib	sp, {r1, r3, r9, fp}^
   178f8:	ldrbtmi	r5, [r9], #-2059	; 0xfffff7f5
   178fc:	strcc	r7, [r1], #-2147	; 0xfffff79d
   17900:	svclt	0x00182b00
   17904:			; <UNDEFINED> instruction: 0xf43f2b3a
   17908:			; <UNDEFINED> instruction: 0xf04faf27
   1790c:	and	r0, r0, r0, lsl #16
   17910:			; <UNDEFINED> instruction: 0xf1a3465c
   17914:	sbcslt	r0, r3, #48, 4
   17918:			; <UNDEFINED> instruction: 0xf63f2b09
   1791c:	stmdavc	r3!, {r0, r2, r3, r4, r8, r9, sl, fp, sp, pc}^
   17920:	bleq	93d38 <npth_sleep@plt+0x8e050>
   17924:	stmdacs	r8, {r1, r3, r8, r9, fp, ip, sp, lr, pc}
   17928:	ldrhteq	pc, [sl], -r3	; <UNPREDICTABLE>
   1792c:	andcs	fp, r1, r8, lsl pc
   17930:	svclt	0x00182b00
   17934:	mvnle	r2, sl, lsr fp
   17938:	svceq	0x0000f1b8
   1793c:	andcs	fp, r1, r8, lsl #30
   17940:			; <UNDEFINED> instruction: 0xf47f2800
   17944:			; <UNDEFINED> instruction: 0xf1b8af09
   17948:			; <UNDEFINED> instruction: 0xf1040f0c
   1794c:	ldrls	r0, [r0, #-1282]	; 0xfffffafe
   17950:	sbcshi	pc, r5, r0, asr #32
   17954:	strtmi	r4, [r8], -r2, asr #12
   17958:			; <UNDEFINED> instruction: 0xf7ed9109
   1795c:	stmdbls	r9, {r1, r3, r4, r8, r9, fp, sp, lr, pc}
   17960:			; <UNDEFINED> instruction: 0xf0402800
   17964:			; <UNDEFINED> instruction: 0xf89b80cc
   17968:	strcc	r3, [lr], #-13
   1796c:	stmdapl	fp, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
   17970:	svclt	0x00182b3a
   17974:			; <UNDEFINED> instruction: 0xf43f2b00
   17978:	smlattcs	sl, pc, lr, sl
   1797c:	strbtmi	lr, [r4], -r0
   17980:	eorseq	pc, r0, #-1073741784	; 0xc0000028
   17984:	blcs	2844d8 <npth_sleep@plt+0x27e7f0>
   17988:	mcrge	6, 7, pc, cr6, cr15, {1}	; <UNPREDICTABLE>
   1798c:			; <UNDEFINED> instruction: 0xf1047863
   17990:	blx	5a99e <npth_sleep@plt+0x54cb6>
   17994:			; <UNDEFINED> instruction: 0xf1b32000
   17998:	svclt	0x0018023a
   1799c:	blcs	201a8 <npth_sleep@plt+0x1a4c0>
   179a0:	blcs	ec7608 <npth_sleep@plt+0xec1920>
   179a4:	stmdacs	r0, {r0, r1, r3, r5, r6, r7, r8, ip, lr, pc}
   179a8:	andcs	fp, r1, #8, 30
   179ac:			; <UNDEFINED> instruction: 0xf47f2a00
   179b0:	stmdacs	pc, {r0, r1, r4, r6, r7, r9, sl, fp, sp, pc}	; <UNPREDICTABLE>
   179b4:	streq	pc, [r2], #-260	; 0xfffffefc
   179b8:			; <UNDEFINED> instruction: 0xf47f9410
   179bc:	stmdavs	r1!, {r3, r6, r8, r9, sl, fp, sp, pc}^
   179c0:	stmdavs	r0!, {r0, r1, r5, r7, fp, sp, lr}
   179c4:	andne	pc, r4, r8, asr #17
   179c8:	andcc	pc, r8, r8, asr #17
   179cc:	andeq	pc, r0, r8, asr #17
   179d0:	stmibhi	r1!, {r0, r1, r5, r7, r8, r9, fp, ip, sp, lr}
   179d4:	andcs	pc, pc, r8, lsl #17
   179d8:	andcc	pc, lr, r8, lsl #17
   179dc:			; <UNDEFINED> instruction: 0xf8a89b0d
   179e0:			; <UNDEFINED> instruction: 0xf813100c
   179e4:	blcs	a23a10 <npth_sleep@plt+0xa1dd28>
   179e8:			; <UNDEFINED> instruction: 0xf47f9510
   179ec:			; <UNDEFINED> instruction: 0xf8dfaeb5
   179f0:			; <UNDEFINED> instruction: 0xf04f199c
   179f4:	strls	r0, [r9], -sl, lsl #18
   179f8:	smlsdxls	fp, r9, r4, r4
   179fc:			; <UNDEFINED> instruction: 0xf895468b
   17a00:	stclne	0, cr10, [lr], #-4
   17a04:	svceq	0x003af1ba
   17a08:			; <UNDEFINED> instruction: 0xf1babf18
   17a0c:			; <UNDEFINED> instruction: 0xf43f0f00
   17a10:	ldrtmi	sl, [r0], r3, lsr #29
   17a14:	smlsdcs	r0, r1, r6, r4
   17a18:			; <UNDEFINED> instruction: 0xf818e00b
   17a1c:	blx	25f62a <npth_sleep@plt+0x259942>
   17a20:			; <UNDEFINED> instruction: 0xf1b13707
   17a24:	svclt	0x0018003a
   17a28:	stmdbcs	r0, {r0, sp}
   17a2c:	ldmdbcs	sl!, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
   17a30:			; <UNDEFINED> instruction: 0xf1a1d008
   17a34:	sbcslt	r0, sl, #48, 6	; 0xc0000000
   17a38:	stmible	lr!, {r0, r3, r9, fp, sp}^
   17a3c:	ldrhteq	pc, [sl], -r1	; <UNPREDICTABLE>
   17a40:	andcs	fp, r1, r8, lsl pc
   17a44:	svclt	0x00082f00
   17a48:	stmdacs	r0, {r0, sp}
   17a4c:	mcrge	4, 4, pc, cr4, cr15, {3}	; <UNPREDICTABLE>
   17a50:			; <UNDEFINED> instruction: 0xf1082f09
   17a54:	ldrls	r0, [r0], #-1025	; 0xfffffbff
   17a58:	addhi	pc, pc, r0, asr #32
   17a5c:			; <UNDEFINED> instruction: 0x4659463a
   17a60:			; <UNDEFINED> instruction: 0xf7ed4620
   17a64:	stmdacs	r0, {r1, r2, r4, r7, r9, fp, sp, lr, pc}
   17a68:	addhi	pc, r7, r0, asr #32
   17a6c:			; <UNDEFINED> instruction: 0x960c46b3
   17a70:			; <UNDEFINED> instruction: 0xf1089f0b
   17a74:	cdpls	3, 0, cr0, cr9, cr10, {0}
   17a78:	andcs	r2, sl, r1, lsl #8
   17a7c:	svceq	0x0028f1ba
   17a80:	strcc	fp, [r1], #-3844	; 0xfffff0fc
   17a84:	bleq	93eb8 <npth_sleep@plt+0x8e1d0>
   17a88:			; <UNDEFINED> instruction: 0xf1bad02d
   17a8c:			; <UNDEFINED> instruction: 0xf0000f29
   17a90:			; <UNDEFINED> instruction: 0xf1ba80ae
   17a94:	svclt	0x00180f3a
   17a98:	svceq	0x0000f1ba
   17a9c:	mrcge	4, 2, APSR_nzcv, cr12, cr15, {1}
   17aa0:	and	r2, sp, r0, lsl #2
   17aa4:	svcge	0x0001f81b
   17aa8:	tstcs	r1, r0, lsl #22	; <UNPREDICTABLE>
   17aac:	eorseq	pc, sl, #-2147483602	; 0x8000002e
   17ab0:	andcs	fp, r1, #24, 30	; 0x60
   17ab4:	svceq	0x0000f1ba
   17ab8:			; <UNDEFINED> instruction: 0xf1babf18
   17abc:	andle	r0, sl, sl, lsr pc
   17ac0:	eorseq	pc, r0, #-2147483606	; 0x8000002a
   17ac4:	stc2	10, cr15, [r2], {95}	; 0x5f	; <UNPREDICTABLE>
   17ac8:	svceq	0x0009f1bc
   17acc:			; <UNDEFINED> instruction: 0xf1bad9ea
   17ad0:	svclt	0x0018023a
   17ad4:	stmdbcs	r0, {r0, r9, sp}
   17ad8:	andcs	fp, r1, #8, 30
   17adc:			; <UNDEFINED> instruction: 0xf47f2a00
   17ae0:	tstcc	r1, fp, lsr lr
   17ae4:			; <UNDEFINED> instruction: 0xf89b448b
   17ae8:	strb	sl, [r7, r0]
   17aec:	svcpl	0x0014f854
   17af0:			; <UNDEFINED> instruction: 0xf0002d00
   17af4:	strtmi	r8, [r8], -r3, lsr #3
   17af8:	stc	7, cr15, [sl, #-948]	; 0xfffffc4c
   17afc:	bl	191680 <npth_sleep@plt+0x18b998>
   17b00:	movwcs	r0, #4616	; 0x1208
   17b04:	stccs	8, cr7, [r8], #-80	; 0xffffffb0
   17b08:	movwcc	fp, #7940	; 0x1f04
   17b0c:	eorle	r1, r7, r4, asr ip
   17b10:	eorle	r2, r7, r9, lsr #24
   17b14:	svclt	0x00182c00
   17b18:			; <UNDEFINED> instruction: 0xf43f2c3a
   17b1c:	andcs	sl, r0, sp, lsl lr
   17b20:			; <UNDEFINED> instruction: 0xf812e00b
   17b24:	blx	2ab732 <npth_sleep@plt+0x2a5a4a>
   17b28:			; <UNDEFINED> instruction: 0xf1b45000
   17b2c:	svclt	0x0018053a
   17b30:	cfstr32cs	mvfx2, [r0], {1}
   17b34:	ldccs	15, cr11, [sl], #-96	; 0xffffffa0
   17b38:			; <UNDEFINED> instruction: 0xf1a4d00a
   17b3c:	blx	17d9004 <npth_sleep@plt+0x17d331c>
   17b40:			; <UNDEFINED> instruction: 0xf1bcfc85
   17b44:	stmible	ip!, {r0, r3, r8, r9, sl, fp}^
   17b48:	ldreq	pc, [sl, #-436]!	; 0xfffffe4c
   17b4c:	strcs	fp, [r1, #-3864]	; 0xfffff0e8
   17b50:	svclt	0x00082800
   17b54:	cfstr32cs	mvfx2, [r0, #-4]
   17b58:	cfldrdge	mvd15, [lr, #508]!	; 0x1fc
   17b5c:	ldmdane	r4, {r0, ip, sp}
   17b60:	strb	r4, [pc, r2, lsr #12]
   17b64:			; <UNDEFINED> instruction: 0xf1023b01
   17b68:	mvnsle	r0, r1, lsl #8
   17b6c:	ldrls	r7, [r0], #-2131	; 0xfffff7ad
   17b70:			; <UNDEFINED> instruction: 0xf43f2b28
   17b74:	stcls	14, cr10, [fp, #-780]	; 0xfffffcf4
   17b78:	stmibne	r2!, {r0, r3, r4, r5, r8, r9, sl, sp, lr, pc}^
   17b7c:	ldmdavc	r3, {r0, r8, sp}
   17b80:	svclt	0x00042b28
   17b84:	ldfnee	f3, [r5], {1}
   17b88:	blcs	a8bc24 <npth_sleep@plt+0xa85f3c>
   17b8c:	blcs	4bc28 <npth_sleep@plt+0x45f40>
   17b90:	blcs	ec77f8 <npth_sleep@plt+0xec1b10>
   17b94:	cfstrdge	mvd15, [r0, #252]!	; 0xfc
   17b98:	and	r2, fp, r0
   17b9c:	svccc	0x0001f812
   17ba0:	andmi	pc, r0, r9, lsl #22
   17ba4:	ldrteq	pc, [sl], #-435	; 0xfffffe4d	; <UNPREDICTABLE>
   17ba8:	strcs	fp, [r1], #-3864	; 0xfffff0e8
   17bac:	svclt	0x00182b00
   17bb0:	andle	r2, r8, sl, lsr fp
   17bb4:	ldrteq	pc, [r0], #-419	; 0xfffffe5d	; <UNPREDICTABLE>
   17bb8:	sfmcs	f3, 1, [r9, #-916]	; 0xfffffc6c
   17bbc:			; <UNDEFINED> instruction: 0xf1b3d9ee
   17bc0:	svclt	0x0018043a
   17bc4:	stmdacs	r0, {r0, sl, sp}
   17bc8:	strcs	fp, [r1], #-3848	; 0xfffff0f8
   17bcc:			; <UNDEFINED> instruction: 0xf47f2c00
   17bd0:	andcc	sl, r1, r3, asr #27
   17bd4:			; <UNDEFINED> instruction: 0x462a1815
   17bd8:	stmdbcc	r1, {r0, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   17bdc:	streq	pc, [r1, #-258]	; 0xfffffefe
   17be0:	ldmdavc	r3, {r0, r3, r4, r5, r6, r7, r8, ip, lr, pc}^
   17be4:	blcs	a3d02c <npth_sleep@plt+0xa37344>
   17be8:	svcge	0x0009f43f
   17bec:	cfstr32cc	mvfx14, [r1], {180}	; 0xb4
   17bf0:	bleq	94024 <npth_sleep@plt+0x8e33c>
   17bf4:	svcge	0x0077f47f
   17bf8:	mulcs	sl, r8, r8
   17bfc:	svclt	0x00182a3a
   17c00:	svclt	0x001c2a00
   17c04:			; <UNDEFINED> instruction: 0xf04f46a2
   17c08:	tstle	r1, sl, lsl #24
   17c0c:	strmi	lr, [r3], -r4, lsr #11
   17c10:	teqeq	r0, r2, lsr #3	; <UNPREDICTABLE>
   17c14:	bcs	284744 <npth_sleep@plt+0x27ea5c>
   17c18:	ldcge	6, cr15, [lr, #252]	; 0xfc
   17c1c:	mrrcne	8, 5, r7, r8, cr10
   17c20:	bne	2d6858 <npth_sleep@plt+0x2d0b70>
   17c24:	teqeq	sl, r2	; <illegal shifter operand>	; <UNPREDICTABLE>
   17c28:	tstcs	r1, r8, lsl pc
   17c2c:	svclt	0x00182a00
   17c30:	mvnle	r2, sl, lsr sl
   17c34:	svceq	0x0000f1ba
   17c38:	tstcs	r1, r8, lsl #30
   17c3c:			; <UNDEFINED> instruction: 0xf47f2900
   17c40:			; <UNDEFINED> instruction: 0xf8dfad8b
   17c44:			; <UNDEFINED> instruction: 0xf103274c
   17c48:	strls	r0, [sp, #-2306]	; 0xfffff6fe
   17c4c:	ldrbtmi	r4, [sl], #-1573	; 0xfffff9db
   17c50:	subls	pc, r0, sp, asr #17
   17c54:	orreq	pc, ip, #-2147483648	; 0x80000000
   17c58:	strls	r9, [fp], -r9, lsl #4
   17c5c:	b	13e94d4 <npth_sleep@plt+0x13e37ec>
   17c60:			; <UNDEFINED> instruction: 0xf8581805
   17c64:	ldrtmi	r6, [r0], -r4
   17c68:	mrrc	7, 14, pc, r2, cr13	; <UNPREDICTABLE>
   17c6c:			; <UNDEFINED> instruction: 0xf0404582
   17c70:	ldrtmi	r8, [r1], -r9, ror #1
   17c74:			; <UNDEFINED> instruction: 0x46484652
   17c78:	stmib	sl, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   17c7c:			; <UNDEFINED> instruction: 0xf0402800
   17c80:	blls	27800c <npth_sleep@plt+0x272324>
   17c84:	strbmi	r9, [r3], #-3595	; 0xfffff1f5
   17c88:	ldrmi	r9, [r8], sp, lsl #26
   17c8c:	movweq	lr, #43785	; 0xab09
   17c90:			; <UNDEFINED> instruction: 0x4090f8d8
   17c94:	stccs	3, cr9, [r0], {16}
   17c98:	sbcshi	pc, ip, r0
   17c9c:	andcs	pc, sl, r9, lsl r8	; <UNPREDICTABLE>
   17ca0:			; <UNDEFINED> instruction: 0xf47f2a28
   17ca4:	ldmdavc	sl, {r0, r3, r4, r6, r8, sl, fp, sp, pc}^
   17ca8:			; <UNDEFINED> instruction: 0xf47f2a28
   17cac:			; <UNDEFINED> instruction: 0xf8d8ad55
   17cb0:			; <UNDEFINED> instruction: 0xf10d1094
   17cb4:			; <UNDEFINED> instruction: 0xf8980940
   17cb8:	movwcc	r2, #8344	; 0x2098
   17cbc:	tstls	r0, #72, 12	; 0x4800000
   17cc0:	bne	4534e8 <npth_sleep@plt+0x44d800>
   17cc4:	movweq	pc, #4098	; 0x1002	; <UNPREDICTABLE>
   17cc8:			; <UNDEFINED> instruction: 0xf7fe9308
   17ccc:			; <UNDEFINED> instruction: 0x4602fe3d
   17cd0:			; <UNDEFINED> instruction: 0xf43f2800
   17cd4:	stmdacs	r4, {r0, r6, r8, sl, fp, sp, pc}
   17cd8:	adcshi	pc, r8, r0, asr #32
   17cdc:	ldrdhi	pc, [r0], #-141	; 0xffffff73
   17ce0:	ssatne	pc, #17, pc, asr #17	; <UNPREDICTABLE>
   17ce4:	ldrbtmi	r4, [r9], #-1600	; 0xfffff9c0
   17ce8:	ldmdb	r2, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   17cec:			; <UNDEFINED> instruction: 0xf0402800
   17cf0:	strbmi	r8, [r8], -sp, lsr #1
   17cf4:	movweq	pc, #16648	; 0x4108	; <UNPREDICTABLE>
   17cf8:			; <UNDEFINED> instruction: 0xf7fe9310
   17cfc:	stmdacs	r8, {r0, r2, r5, r9, sl, fp, ip, sp, lr, pc}
   17d00:	sbcshi	pc, r5, r0, asr #32
   17d04:			; <UNDEFINED> instruction: 0x46489b10
   17d08:	movwcc	r9, #33550	; 0x830e
   17d0c:			; <UNDEFINED> instruction: 0xf7fe9310
   17d10:	pkhbtmi	pc, r0, fp, lsl #28	; <UNPREDICTABLE>
   17d14:			; <UNDEFINED> instruction: 0xf0002800
   17d18:	ldmdals	r0, {r1, r3, r6, r7, pc}
   17d1c:	andcc	pc, r8, r0, lsl r8	; <UNPREDICTABLE>
   17d20:			; <UNDEFINED> instruction: 0xf47f2b29
   17d24:	andcs	sl, sl, #1600	; 0x640
   17d28:			; <UNDEFINED> instruction: 0xf7ed2100
   17d2c:	andls	lr, r9, r6, ror #23
   17d30:			; <UNDEFINED> instruction: 0xf0002800
   17d34:	ldmcs	pc!, {r2, r3, r4, r5, r7, pc}^	; <UNPREDICTABLE>
   17d38:			; <UNDEFINED> instruction: 0xf000d807
   17d3c:	stmdbeq	r3, {r0, r1, r2, r3, r9}
   17d40:	movwcc	r3, #25104	; 0x6210
   17d44:	vpmax.u8	d15, d3, d2
   17d48:	blls	27c974 <npth_sleep@plt+0x276c8c>
   17d4c:	svccc	0x0080f5b3
   17d50:	adchi	pc, sp, r0, asr #1
   17d54:			; <UNDEFINED> instruction: 0xf1089b10
   17d58:	strbmi	r0, [r8], -r1, lsl #16
   17d5c:	tstls	r0, #1124073472	; 0x43000000
   17d60:	ldc2l	7, cr15, [r2, #1016]!	; 0x3f8
   17d64:	blcs	3e98c <npth_sleep@plt+0x38ca4>
   17d68:	addshi	pc, lr, r0
   17d6c:			; <UNDEFINED> instruction: 0xf040280c
   17d70:	bls	437ff0 <npth_sleep@plt+0x432308>
   17d74:	tstls	r0, #1245184	; 0x130000
   17d78:	lfmpl	f1, 1, [r2], {15}
   17d7c:			; <UNDEFINED> instruction: 0xf47f2a29
   17d80:	strbmi	sl, [r8], -fp, ror #25
   17d84:	tstls	r0, #67108864	; 0x4000000
   17d88:	ldc2l	7, cr15, [lr, #1016]	; 0x3f8
   17d8c:	stmdacs	r0, {r1, r7, r9, sl, lr}
   17d90:	cfstrdge	mvd15, [r2], #252	; 0xfc
   17d94:	vmov.32	d8[0], r9
   17d98:	blls	2267e0 <npth_sleep@plt+0x220af8>
   17d9c:			; <UNDEFINED> instruction: 0xf0002b00
   17da0:			; <UNDEFINED> instruction: 0x46208439
   17da4:	bl	ff4d5d60 <npth_sleep@plt+0xff4d0078>
   17da8:	svceq	0x0013f1ba
   17dac:	ldmdble	lr!, {r0, r1, r3, ip, pc}^
   17db0:	movwcs	r2, #49675	; 0xc20b
   17db4:	strtmi	r9, [r1], -sp, lsl #6
   17db8:	movwcs	sl, #6162	; 0x1812
   17dbc:	b	ffc55d78 <npth_sleep@plt+0xffc50090>
   17dc0:	stmdacs	r0, {r2, r9, sl, lr}
   17dc4:	cfstrdge	mvd15, [fp], {127}	; 0x7f
   17dc8:			; <UNDEFINED> instruction: 0xf7ed4650
   17dcc:	strmi	lr, [r1], r0, lsr #21
   17dd0:			; <UNDEFINED> instruction: 0xf0002800
   17dd4:	cfmvrdl	r8, mvd8
   17dd8:			; <UNDEFINED> instruction: 0xf7ed0a10
   17ddc:	pkhbtmi	lr, r0, r8, lsl #21
   17de0:			; <UNDEFINED> instruction: 0xf0002800
   17de4:	stmdals	r5, {r0, r1, r2, sl, pc}
   17de8:	rsble	r2, r4, r0, lsl #16
   17dec:	blcs	35e00 <npth_sleep@plt+0x30118>
   17df0:	bls	28bf7c <npth_sleep@plt+0x286294>
   17df4:	blls	3a0204 <npth_sleep@plt+0x39a51c>
   17df8:	bhi	d3434 <npth_sleep@plt+0xcd74c>
   17dfc:	andcs	r9, r3, #0, 4
   17e00:	andhi	pc, r4, sp, asr #17
   17e04:	mcr2	7, 0, pc, cr14, cr14, {7}	; <UNPREDICTABLE>
   17e08:	ldmdblt	r0!, {r0, r1, r9, sl, lr}
   17e0c:	bcs	453674 <npth_sleep@plt+0x44d98c>
   17e10:	ldmdals	r2, {r0, r6, r9, sl, lr}
   17e14:	ldmda	r4, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   17e18:	strbmi	r4, [r0], -r3, lsl #12
   17e1c:			; <UNDEFINED> instruction: 0xf7ed9305
   17e20:	blls	1920f0 <npth_sleep@plt+0x18c408>
   17e24:	suble	r2, sl, r0, lsl #22
   17e28:	movwls	r9, #22546	; 0x5812
   17e2c:	cdp	7, 8, cr15, cr12, cr13, {7}
   17e30:	strbmi	r9, [r8], -r5, lsl #22
   17e34:			; <UNDEFINED> instruction: 0xf7ed461c
   17e38:	ldr	lr, [r0], #2214	; 0x8a6
   17e3c:	vmov.i32	q9, #262144	; 0x00040000
   17e40:	str	r4, [ip], #1024	; 0x400
   17e44:	cfstr32cs	mvfx3, [r4, #-4]
   17e48:	svcge	0x0009f47f
   17e4c:	vmls.i<illegal width 8>	d18, d0, d1[6]
   17e50:	str	r4, [r4], #1024	; 0x400
   17e54:	strtmi	r4, [r2], -r3, lsr #12
   17e58:	strtmi	r4, [r8], -r1, lsr #12
   17e5c:	svc	0x0006f7ed
   17e60:	strtmi	r4, [sl], -r1, lsr #12
   17e64:	ldmdage	r2, {r0, r1, r9, sl, lr}
   17e68:	ldmda	r6!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   17e6c:	stmdacs	r0, {r2, r9, sl, lr}
   17e70:	cfldrdge	mvd15, [r5], #-508	; 0xfffffe04
   17e74:	blge	47e690 <npth_sleep@plt+0x4789a8>
   17e78:	ldmdbls	r2, {r3, fp, ip, pc}
   17e7c:	blx	1053e96 <npth_sleep@plt+0x104e1ae>
   17e80:	ldmdals	r2, {r2, r9, sl, lr}
   17e84:	svc	0x00f6f7ec
   17e88:			; <UNDEFINED> instruction: 0xf47f2c00
   17e8c:	ldmdals	r1, {r3, r5, r6, sl, fp, sp, pc}
   17e90:	strtmi	r4, [r2], -r3, lsr #12
   17e94:	stcls	6, cr4, [r6, #-132]	; 0xffffff7c
   17e98:			; <UNDEFINED> instruction: 0xf7ed6028
   17e9c:	blls	213a44 <npth_sleep@plt+0x20dd5c>
   17ea0:	ldrb	r6, [ip], #-24	; 0xffffffe8
   17ea4:	ldm	r2!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   17ea8:			; <UNDEFINED> instruction: 0xf43f2810
   17eac:	strbtcs	sl, [sl], #-3938	; 0xfffff09e
   17eb0:	strmi	pc, [r0], #-704	; 0xfffffd40
   17eb4:			; <UNDEFINED> instruction: 0x23b1e453
   17eb8:	movwmi	pc, #704	; 0x2c0	; <UNPREDICTABLE>
   17ebc:	bls	391d78 <npth_sleep@plt+0x38c090>
   17ec0:	ldmdals	r2, {r0, r1, r2, r3, r8, fp, ip, pc}
   17ec4:	bl	ffb55e80 <npth_sleep@plt+0xffb50198>
   17ec8:	stmdacs	r0, {r0, r1, r9, sl, lr}
   17ecc:	blls	24c584 <npth_sleep@plt+0x24689c>
   17ed0:	blcs	3df20 <npth_sleep@plt+0x38238>
   17ed4:	cmnhi	sp, #0	; <UNPREDICTABLE>
   17ed8:	bne	ffabeb08 <npth_sleep@plt+0xffab8e20>
   17edc:			; <UNDEFINED> instruction: 0xf7ed4619
   17ee0:	strmi	lr, [r3], -sl, lsr #22
   17ee4:	orrsle	r2, pc, r0, lsl #16
   17ee8:	bl	fe9bdf38 <npth_sleep@plt+0xfe9b8250>
   17eec:	ldrbmi	r0, [r9], -fp, lsl #4
   17ef0:	bl	855eac <npth_sleep@plt+0x8501c4>
   17ef4:	stmdacs	r0, {r0, r1, r9, sl, lr}
   17ef8:			; <UNDEFINED> instruction: 0xf1aad196
   17efc:			; <UNDEFINED> instruction: 0x46020610
   17f00:	ldmdals	r2, {r0, r2, r8, sp}
   17f04:	stmib	r0!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   17f08:	bcc	fe453770 <npth_sleep@plt+0xfe44da88>
   17f0c:			; <UNDEFINED> instruction: 0x46329812
   17f10:	strls	r4, [r0], -r9, asr #12
   17f14:	stcl	7, cr15, [sl], {237}	; 0xed
   17f18:	stmdacs	r0, {r0, r1, r9, sl, lr}
   17f1c:	mnf<illegal precision>	f5, f4
   17f20:	andscs	r3, r0, #144, 20	; 0x90000
   17f24:	ldrtmi	r9, [r3], #-2066	; 0xfffff7ee
   17f28:			; <UNDEFINED> instruction: 0xf7ed4619
   17f2c:	addlt	lr, r3, #10240	; 0x2800
   17f30:			; <UNDEFINED> instruction: 0xf0002b0a
   17f34:	andls	r8, r5, sl, asr #6
   17f38:			; <UNDEFINED> instruction: 0xf7ed9812
   17f3c:	blls	19375c <npth_sleep@plt+0x18da74>
   17f40:			; <UNDEFINED> instruction: 0xf47f2b00
   17f44:			; <UNDEFINED> instruction: 0xf899af76
   17f48:	blcs	a23f50 <npth_sleep@plt+0xa1e268>
   17f4c:			; <UNDEFINED> instruction: 0xf899d004
   17f50:	blcs	a23f5c <npth_sleep@plt+0xa1e274>
   17f54:	movthi	pc, #24640	; 0x6040	; <UNPREDICTABLE>
   17f58:	ldrbmi	r2, [r1], -r0, lsl #6
   17f5c:			; <UNDEFINED> instruction: 0x4648461a
   17f60:	cdp	7, 8, cr15, cr4, cr13, {7}
   17f64:			; <UNDEFINED> instruction: 0xf0002800
   17f68:	blls	2f8c64 <npth_sleep@plt+0x2f2f7c>
   17f6c:	strmi	r4, [r2, #1048]	; 0x418
   17f70:	teqhi	r8, #0, 4	; <UNPREDICTABLE>
   17f74:	bl	fe97eb9c <npth_sleep@plt+0xfe978eb4>
   17f78:	blcs	19f9c <npth_sleep@plt+0x142b4>
   17f7c:	msrhi	CPSR_x, #0
   17f80:	movwls	r2, #21248	; 0x5300
   17f84:	svceq	0x0019f1b8
   17f88:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   17f8c:	stmdble	r6!, {r0, r4, r8, r9, ip, pc}^
   17f90:			; <UNDEFINED> instruction: 0x4619461a
   17f94:			; <UNDEFINED> instruction: 0xf7ed4638
   17f98:	strmi	lr, [r6], -sl, ror #28
   17f9c:	subsle	r2, lr, r0, lsl #16
   17fa0:	strbmi	r2, [r8], -r0, lsl #6
   17fa4:			; <UNDEFINED> instruction: 0x4619461a
   17fa8:	cdp	7, 6, cr15, cr0, cr13, {7}
   17fac:	subsle	r2, r6, r0, lsl #16
   17fb0:			; <UNDEFINED> instruction: 0x46181833
   17fb4:	bcc	4537dc <npth_sleep@plt+0x44daf4>
   17fb8:	stmib	r8!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   17fbc:	stmdacs	r0, {r0, r1, r7, r9, sl, lr}
   17fc0:	mrcmi	0, 7, sp, cr5, cr11, {1}
   17fc4:	tsteq	r9, #168, 2	; 0x2a	; <UNPREDICTABLE>
   17fc8:	mrseq	pc, (UNDEF: 31)	; <UNPREDICTABLE>
   17fcc:	ldrbtmi	r9, [lr], #-778	; 0xfffffcf6
   17fd0:	mvfgte	f1, #1.0
   17fd4:	andeq	pc, r0, fp, asr #17
   17fd8:	andne	pc, r4, fp, asr #17
   17fdc:	tsteq	r9, r7, lsl #2	; <UNPREDICTABLE>
   17fe0:	andcs	pc, r8, fp, asr #17
   17fe4:	andcc	pc, ip, fp, asr #17
   17fe8:	bls	2be014 <npth_sleep@plt+0x2b832c>
   17fec:	svc	0x0066f7ec
   17ff0:	mulcc	r0, r9, r8
   17ff4:	andle	r2, r3, r8, lsr #22
   17ff8:	mulcc	r1, r9, r8
   17ffc:			; <UNDEFINED> instruction: 0xd12e2b28
   18000:	movweq	pc, #8457	; 0x2109	; <UNPREDICTABLE>
   18004:	movwls	r2, #45322	; 0xb10a
   18008:			; <UNDEFINED> instruction: 0xf8984698
   1800c:	blcs	a24014 <npth_sleep@plt+0xa1e32c>
   18010:			; <UNDEFINED> instruction: 0xf108d142
   18014:	andcs	r0, r0, r1, lsl #4
   18018:	blx	90026 <npth_sleep@plt+0x8a33e>
   1801c:	ldrmi	r6, [r7], -r0
   18020:	blvs	96070 <npth_sleep@plt+0x90388>
   18024:	teqeq	sl, #-2147483603	; 0x8000002d	; <UNPREDICTABLE>
   18028:	movwcs	fp, #7960	; 0x1f18
   1802c:	ldrsblt	fp, [r3, #30]
   18030:	rscslt	r3, r3, #48, 28	; 0x300
   18034:	ldmible	r0!, {r0, r3, r8, r9, fp, sp}^
   18038:			; <UNDEFINED> instruction: 0xf7ede11d
   1803c:	strmi	lr, [r5], -r2, lsr #21
   18040:			; <UNDEFINED> instruction: 0xf0002800
   18044:	addlt	r8, r4, #36, 2
   18048:	strvs	pc, [r0], #68	; 0x44
   1804c:	ldrbmi	r4, [r1], -r8, asr #12
   18050:	stc2l	0, cr15, [r0], #44	; 0x2c
   18054:			; <UNDEFINED> instruction: 0xf7ec4648
   18058:			; <UNDEFINED> instruction: 0xf7ffef96
   1805c:	ldrtcs	fp, [fp], #-2944	; 0xfffff480
   18060:	strmi	pc, [r0], #-704	; 0xfffffd40
   18064:	stmdacs	r0, {r1, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   18068:	mrshi	pc, (UNDEF: 5)	; <UNPREDICTABLE>
   1806c:			; <UNDEFINED> instruction: 0xf0402b00
   18070:	andcc	r8, r1, r2, lsl #2
   18074:	and	r4, r1, r8, lsr r4
   18078:	movwcs	pc, #15105	; 0x3b01	; <UNPREDICTABLE>
   1807c:			; <UNDEFINED> instruction: 0xf8104606
   18080:			; <UNDEFINED> instruction: 0xf1b22b01
   18084:	svclt	0x0018073a
   18088:			; <UNDEFINED> instruction: 0xb32a2701
   1808c:	bcc	c44d30 <npth_sleep@plt+0xc3f048>
   18090:	mcrcs	2, 0, fp, cr9, cr6, {6}
   18094:	strd	sp, [lr], #144	; 0x90	; <UNPREDICTABLE>
   18098:			; <UNDEFINED> instruction: 0xf0402b29
   1809c:	blls	178454 <npth_sleep@plt+0x17276c>
   180a0:	suble	r2, lr, r0, lsl #22
   180a4:	mulcc	r1, r8, r8
   180a8:			; <UNDEFINED> instruction: 0xf0402b28
   180ac:			; <UNDEFINED> instruction: 0xf10880e4
   180b0:	andcs	r0, r0, #-2147483648	; 0x80000000
   180b4:	and	r2, r1, sl
   180b8:	andcc	pc, r2, #0, 22
   180bc:			; <UNDEFINED> instruction: 0xf811460e
   180c0:			; <UNDEFINED> instruction: 0xf1b33b01
   180c4:	svclt	0x0018073a
   180c8:			; <UNDEFINED> instruction: 0xb1a32701
   180cc:	blcc	c44750 <npth_sleep@plt+0xc3ea68>
   180d0:	mcrcs	2, 0, fp, cr9, cr14, {6}
   180d4:	strd	sp, [lr], #144	; 0x90
   180d8:			; <UNDEFINED> instruction: 0xf0002b00
   180dc:	svccs	0x000080cc
   180e0:	sbchi	pc, r9, r0, asr #32
   180e4:	ldmne	r2!, {r0, r8, r9, ip, sp}^
   180e8:	blcs	a6f4bc <npth_sleep@plt+0xa697d4>
   180ec:	sbchi	pc, r3, r0, asr #32
   180f0:	stmdaeq	r1, {r1, r8, ip, sp, lr, pc}
   180f4:	bcs	51f20 <npth_sleep@plt+0x4c238>
   180f8:	adcshi	pc, sp, r0
   180fc:			; <UNDEFINED> instruction: 0xf0402f00
   18100:	bcs	1383f0 <npth_sleep@plt+0x132708>
   18104:	andeq	pc, r1, r6, lsl #2
   18108:	adcshi	pc, r5, r0, asr #32
   1810c:	ldrbtmi	r4, [r9], #-2467	; 0xfffff65d
   18110:	svc	0x003ef7ec
   18114:	stmdacs	r0, {r1, r9, sl, lr}
   18118:	adchi	pc, sp, r0, asr #32
   1811c:	andcs	r1, sl, r1, ror sp
   18120:	blx	5012e <npth_sleep@plt+0x4a446>
   18124:	strmi	r3, [lr], -r2, lsl #4
   18128:	blcc	96174 <npth_sleep@plt+0x9048c>
   1812c:			; <UNDEFINED> instruction: 0x073af1b3
   18130:	smladcs	r1, r8, pc, fp	; <UNPREDICTABLE>
   18134:	cmnlt	pc, #-872415231	; 0xcc000001
   18138:	sbcslt	r3, lr, #48, 22	; 0xc000
   1813c:	ldmible	r0!, {r0, r3, r9, sl, fp, sp}^
   18140:	stmdbls	fp, {r0, r3, r4, r7, sp, lr, pc}
   18144:	movweq	lr, #39389	; 0x99dd
   18148:	stmdaeq	r1, {r3, r5, r7, r8, r9, fp, sp, lr, pc}
   1814c:	andls	r4, r5, r8, lsl r4
   18150:			; <UNDEFINED> instruction: 0xf7ec4642
   18154:	stmdavc	fp!, {r2, r4, r5, r7, r9, sl, fp, sp, lr, pc}
   18158:			; <UNDEFINED> instruction: 0xf0402b28
   1815c:	blls	33840c <npth_sleep@plt+0x332724>
   18160:	strcs	r2, [sl], -r1, lsl #10
   18164:	bcs	a361d4 <npth_sleep@plt+0xa304ec>
   18168:	addshi	pc, pc, r0
   1816c:	eorsle	r2, ip, r9, lsr #20
   18170:	and	r2, r1, r0, lsl #4
   18174:	andne	pc, r2, #6144	; 0x1800
   18178:			; <UNDEFINED> instruction: 0xf8134618
   1817c:			; <UNDEFINED> instruction: 0xf1b11b01
   18180:	svclt	0x0018073a
   18184:	movtlt	r2, #5889	; 0x1701
   18188:	ldmdbcc	r0!, {r0, r1, r2, r3, r4, r5, r8, r9, ip, sp, pc}
   1818c:	stmdacs	r9, {r3, r6, r7, r9, ip, sp, pc}
   18190:	ldrsht	sp, [r0], #-144	; 0xffffff70
   18194:	rsble	r2, lr, r0, lsl #20
   18198:	cmnle	ip, r0, lsl #30
   1819c:			; <UNDEFINED> instruction: 0xf1062a04
   181a0:	cmnle	r8, r1
   181a4:	ldrbtmi	r4, [r9], #-2430	; 0xfffff682
   181a8:	cdp	7, 15, cr15, cr2, cr12, {7}
   181ac:	cmnle	r2, r0, lsl #16
   181b0:	andcs	r3, sl, #5242880	; 0x500000
   181b4:	blx	d01c2 <npth_sleep@plt+0xca4da>
   181b8:	ldrtmi	r3, [r4], r0
   181bc:	blcc	9621c <npth_sleep@plt+0x90534>
   181c0:	teqeq	sl, r3	; <illegal shifter operand>	; <UNPREDICTABLE>
   181c4:	tstcs	r1, r8, lsl pc
   181c8:	eorsle	r2, ip, r0, lsl #22
   181cc:	eorsle	r2, sl, r0, lsl #18
   181d0:	sbcslt	r3, r9, #48, 22	; 0xc000
   181d4:	stmible	lr!, {r0, r3, r8, fp, sp}^
   181d8:	bcs	50314 <npth_sleep@plt+0x4a62c>
   181dc:	svccs	0x0000d04b
   181e0:	andcc	sp, r1, #1073741842	; 0x40000012
   181e4:	ldrmi	r4, [r3], -r2, lsl #8
   181e8:	stccc	7, cr14, [r1, #-752]	; 0xfffffd10
   181ec:	andeq	pc, r1, #-1073741824	; 0xc0000000
   181f0:	movwls	sp, #49657	; 0xc1f9
   181f4:	ldmdavc	fp, {r0, r1, r2, r4, r9, sl, lr}^
   181f8:			; <UNDEFINED> instruction: 0xf0002b28
   181fc:			; <UNDEFINED> instruction: 0x463a817a
   18200:	stceq	0, cr15, [r2], {79}	; 0x4f
   18204:	cdpeq	0, 0, cr15, cr10, cr15, {2}
   18208:	blcs	a3625c <npth_sleep@plt+0xa30574>
   1820c:	sbcshi	pc, r0, r0
   18210:			; <UNDEFINED> instruction: 0xf0002b29
   18214:	ldrmi	r8, [r3], -r4, lsl #1
   18218:	and	r2, r6, r0, lsl #2
   1821c:	ldmdacc	r0!, {r1, r2, r4, r5, r6, r8, ip, sp, pc}
   18220:	bcs	284d30 <npth_sleep@plt+0x27f048>
   18224:	blx	3ce2ca <npth_sleep@plt+0x3c85e2>
   18228:	ldrmi	r0, [sl], -r1, lsl #2
   1822c:	bleq	96280 <npth_sleep@plt+0x90598>
   18230:			; <UNDEFINED> instruction: 0x063af1b0
   18234:			; <UNDEFINED> instruction: 0x2601bf18
   18238:	mvnle	r2, r0, lsl #16
   1823c:	ldmiblt	r6, {r0, r3, r4, r6, r7, r8, ip, sp, pc}^
   18240:	strmi	r3, [sl], #-257	; 0xfffffeff
   18244:	rorslt	lr, r0, #15
   18248:	ldmdacs	r4, {r0, r3, r5, r7, r8, fp, ip, sp, pc}
   1824c:	streq	pc, [r1, -ip, lsl #2]
   18250:			; <UNDEFINED> instruction: 0xf8dcd111
   18254:			; <UNDEFINED> instruction: 0xf8dc0001
   18258:			; <UNDEFINED> instruction: 0xf8dc1005
   1825c:			; <UNDEFINED> instruction: 0xf8dc2009
   18260:	cdpls	0, 0, cr3, cr5, cr13, {0}
   18264:	mulsgt	r5, ip, r8
   18268:			; <UNDEFINED> instruction: 0xf1bcc60f
   1826c:	ldmdbvs	r8!, {r0, r3, r5, r8, r9, sl, fp}
   18270:			; <UNDEFINED> instruction: 0xf43f6030
   18274:	cdp	15, 1, cr10, cr8, cr6, {3}
   18278:			; <UNDEFINED> instruction: 0x46581a10
   1827c:	blx	ff2d42b2 <npth_sleep@plt+0xff2ce5ca>
   18280:	ldrbcs	r4, [r3], #-1624	; 0xfffff9a8
   18284:	cdp	7, 7, cr15, cr14, cr12, {7}
   18288:	strmi	pc, [r0], #-704	; 0xfffffd40
   1828c:			; <UNDEFINED> instruction: 0x4651e6de
   18290:			; <UNDEFINED> instruction: 0xf00b4648
   18294:			; <UNDEFINED> instruction: 0x4648fbbf
   18298:	cdp	7, 7, cr15, cr4, cr12, {7}
   1829c:	orrslt	r9, fp, r8, lsl #22
   182a0:	ldmdals	r1, {r8, r9, sp}
   182a4:			; <UNDEFINED> instruction: 0x4619461a
   182a8:	cfldr64ne	mvdx14, [sl], {245}	; 0xf5
   182ac:	ldrmi	r3, [r3], -r1, lsl #10
   182b0:	blmi	f52018 <npth_sleep@plt+0xf4c330>
   182b4:	rsbsvc	pc, fp, #1325400064	; 0x4f000000
   182b8:	ldmdami	ip!, {r0, r1, r3, r4, r5, r8, fp, lr}
   182bc:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   182c0:	ldrbtmi	r3, [r8], #-840	; 0xfffffcb8
   182c4:	stc	7, cr15, [sl, #-948]	; 0xfffffc4c
   182c8:	bpl	453af0 <npth_sleep@plt+0x44de08>
   182cc:	blls	469b8c <npth_sleep@plt+0x463ea4>
   182d0:	bcs	a36340 <npth_sleep@plt+0xa30658>
   182d4:	movwcc	sp, #4373	; 0x1115
   182d8:			; <UNDEFINED> instruction: 0xf04f2200
   182dc:	and	r0, r1, sl, lsl #24
   182e0:	andne	pc, r2, #12, 22	; 0x3000
   182e4:			; <UNDEFINED> instruction: 0xf813461f
   182e8:			; <UNDEFINED> instruction: 0xf1b11b01
   182ec:	svclt	0x0018003a
   182f0:	stmdbcs	r0, {r0, sp}
   182f4:	stmdacs	r0, {r5, r6, ip, lr, pc}
   182f8:	ldmdbcc	r0!, {r1, r2, r3, r4, r6, ip, lr, pc}
   182fc:	stmdacs	r9, {r3, r6, r7, r9, ip, sp, pc}
   18300:	cmpcs	r3, #3899392	; 0x3b8000
   18304:	movwmi	pc, #704	; 0x2c0	; <UNPREDICTABLE>
   18308:	ldmdals	r1, {r2, r3, r4, r9, sl, lr}
   1830c:	bne	453b74 <npth_sleep@plt+0x44de8c>
   18310:	blx	fe054346 <npth_sleep@plt+0xfe04e65e>
   18314:			; <UNDEFINED> instruction: 0xf7ec9811
   18318:			; <UNDEFINED> instruction: 0xf7ffee36
   1831c:			; <UNDEFINED> instruction: 0xf1bcba20
   18320:			; <UNDEFINED> instruction: 0xf1020c01
   18324:			; <UNDEFINED> instruction: 0xf47f0201
   18328:	blls	1840ec <npth_sleep@plt+0x17e404>
   1832c:	ldrmi	r4, [r8], -r3, asr #8
   18330:			; <UNDEFINED> instruction: 0xf0002d00
   18334:	blne	ff4b8704 <npth_sleep@plt+0xff4b2a1c>
   18338:	bl	fe829c24 <npth_sleep@plt+0xfe823f3c>
   1833c:			; <UNDEFINED> instruction: 0xf7ec060b
   18340:			; <UNDEFINED> instruction: 0x4651edbe
   18344:			; <UNDEFINED> instruction: 0xf8cd4648
   18348:			; <UNDEFINED> instruction: 0xf00bb044
   1834c:	strbmi	pc, [r8], -r3, ror #22	; <UNPREDICTABLE>
   18350:	cdp	7, 1, cr15, cr8, cr12, {7}
   18354:	blcs	3ef7c <npth_sleep@plt+0x39294>
   18358:	mrc	0, 0, sp, cr8, cr9, {5}
   1835c:	stmibne	r9!, {r4, r9, fp, ip, sp}
   18360:	bne	16be3ac <npth_sleep@plt+0x16b86c4>
   18364:	ldrtmi	r4, [r0], #-1025	; 0xfffffbff
   18368:	stcl	7, cr15, [r0, #-944]	; 0xfffffc50
   1836c:	svclt	0x0000e798
   18370:	andeq	r7, r3, r8, ror #5
   18374:	muleq	r0, ip, r5
   18378:	andeq	r7, r3, sl, lsr #5
   1837c:	andeq	pc, r1, r8, lsr #5
   18380:	strdeq	r6, [r3], -r4
   18384:	andeq	pc, r1, r8, ror #15
   18388:			; <UNDEFINED> instruction: 0x000217b2
   1838c:	andeq	r1, r2, r4, asr #13
   18390:	andeq	r6, r3, sl, asr sl
   18394:			; <UNDEFINED> instruction: 0x00020aba
   18398:	strdeq	r1, [r2], -sl
   1839c:	andeq	r0, r2, lr, lsl #17
   183a0:	strdeq	r0, [r2], -sl
   183a4:	ldrdeq	r0, [r2], -r8
   183a8:	andeq	r0, r2, sl, lsr #25
   183ac:	andeq	r0, r2, r6, lsl lr
   183b0:	stfeqd	f7, [r1], {12}
   183b4:	str	r3, [r7, -r1, lsl #4]!
   183b8:	adcle	r2, r2, r0, lsl #20
   183bc:	lslle	r2, r0, #16
   183c0:			; <UNDEFINED> instruction: 0xf1072a0b
   183c4:	rsbsle	r0, r3, r1
   183c8:	cmnle	sp, sp, lsl #20
   183cc:	ldrbtmi	r4, [r9], #-2465	; 0xfffff65f
   183d0:	ldcl	7, cr15, [lr, #944]	; 0x3b0
   183d4:	cmnle	r7, r0, lsl #16
   183d8:	blcs	a372cc <npth_sleep@plt+0xa315e4>
   183dc:			; <UNDEFINED> instruction: 0xf107d164
   183e0:	ldrmi	r0, [sl], -lr, lsl #6
   183e4:	ldmdavc	r9, {r1, r3, sp}
   183e8:	teqle	r4, r8, lsr #18
   183ec:	smlsdcs	r0, r9, ip, r1
   183f0:	blx	503fe <npth_sleep@plt+0x4a716>
   183f4:	strmi	ip, [lr], r7, lsl #14
   183f8:	blgt	96444 <npth_sleep@plt+0x9075c>
   183fc:	teqeq	sl, #188, 2	; 0x2f	; <UNPREDICTABLE>
   18400:	movwcs	fp, #7960	; 0x1f18
   18404:	svceq	0x0000f1bc
   18408:	teqlt	r3, r7
   1840c:	ldfeqd	f7, [r0], #-688	; 0xfffffd50
   18410:			; <UNDEFINED> instruction: 0xf38cfa5f
   18414:	stmible	ip!, {r0, r3, r8, r9, fp, sp}^
   18418:	svccs	0x0000e773
   1841c:	svcge	0x0071f43f
   18420:			; <UNDEFINED> instruction: 0xf47f2b00
   18424:	strcc	sl, [r1, -lr, ror #30]
   18428:	and	r4, r1, r7, ror r4
   1842c:	movwne	pc, #15104	; 0x3b00	; <UNPREDICTABLE>
   18430:			; <UNDEFINED> instruction: 0xf81746bc
   18434:			; <UNDEFINED> instruction: 0xf1b11b01
   18438:	svclt	0x00180e3a
   1843c:	cdpeq	0, 0, cr15, cr1, cr15, {2}
   18440:			; <UNDEFINED> instruction: 0xf1beb1e9
   18444:	andsle	r0, sl, r0, lsl #30
   18448:	blx	17e6910 <npth_sleep@plt+0x17e0c28>
   1844c:			; <UNDEFINED> instruction: 0xf1bcfc81
   18450:	stmible	fp!, {r0, r3, r8, r9, sl, fp}^
   18454:	stmdbcs	r9!, {r0, r2, r4, r6, r8, r9, sl, sp, lr, pc}
   18458:	svcge	0x0053f47f
   1845c:	ldmdbge	r8, {r0, r8, r9, ip, sp}
   18460:	mulcs	r2, fp, sl
   18464:			; <UNDEFINED> instruction: 0xf7ed9105
   18468:	stmdbls	r5, {r2, r9, fp, sp, lr, pc}
   1846c:	andscs	sl, r4, #1245184	; 0x130000
   18470:	stc	7, cr15, [lr, #944]	; 0x3b0
   18474:	vstrcs.16	s22, [r0, #-320]	; 0xfffffec0	; <UNPREDICTABLE>
   18478:	svcge	0x0012f43f
   1847c:	blcs	52238 <npth_sleep@plt+0x4c550>
   18480:	svcge	0x003ff43f
   18484:	svceq	0x0000f1be
   18488:	svcge	0x003bf47f
   1848c:	bl	325098 <npth_sleep@plt+0x31f3b0>
   18490:			; <UNDEFINED> instruction: 0xf81c0103
   18494:	blcs	a644a8 <npth_sleep@plt+0xa5e7c0>
   18498:	svcge	0x0033f47f
   1849c:	str	r1, [r2, fp, asr #24]!
   184a0:	vmls.i<illegal width 8>	d18, d0, d2[6]
   184a4:	ldr	r4, [r0, -r0, lsl #8]!
   184a8:	vqdmlal.s<illegal width 8>	q9, d0, d0[6]
   184ac:	str	r4, [fp, -r0, lsl #6]!
   184b0:	ldrbtmi	r4, [r9], #-2409	; 0xfffff697
   184b4:	stcl	7, cr15, [ip, #-944]!	; 0xfffffc50
   184b8:	mvnsle	r2, r0, lsl #16
   184bc:	blcs	a371b0 <npth_sleep@plt+0xa314c8>
   184c0:			; <UNDEFINED> instruction: 0xf107d1f2
   184c4:			; <UNDEFINED> instruction: 0xf04f010d
   184c8:	and	r0, r1, sl, lsl #28
   184cc:	andcs	pc, r0, lr, lsl #22
   184d0:			; <UNDEFINED> instruction: 0xf811460b
   184d4:			; <UNDEFINED> instruction: 0xf1b22b01
   184d8:	svclt	0x00180c3a
   184dc:	stceq	0, cr15, [r1], {79}	; 0x4f
   184e0:			; <UNDEFINED> instruction: 0xf1bcb372
   184e4:	eorle	r0, fp, r0, lsl #30
   184e8:	sbcslt	r3, r3, #48, 20	; 0x30000
   184ec:	stmible	sp!, {r0, r3, r8, r9, fp, sp}^
   184f0:	stmdbls	ip, {r0, r1, r2, r8, r9, sl, sp, lr, pc}
   184f4:	andcs	r4, sl, sl, lsr #12
   184f8:	strmi	r3, [sp], -r2, lsl #2
   184fc:	blcc	96548 <npth_sleep@plt+0x90860>
   18500:			; <UNDEFINED> instruction: 0x063af1b3
   18504:			; <UNDEFINED> instruction: 0x2601bf18
   18508:	teqlt	lr, #201326593	; 0xc000001
   1850c:	sbcslt	r3, sp, #48, 22	; 0xc000
   18510:	stmdale	r1!, {r0, r3, r8, sl, fp, sp}
   18514:	andcc	pc, r2, #0, 22
   18518:	blne	ff4d24dc <npth_sleep@plt+0xff4cc7f4>
   1851c:			; <UNDEFINED> instruction: 0xf7ec4639
   18520:	ldrbmi	lr, [r1], -lr, asr #25
   18524:			; <UNDEFINED> instruction: 0xf8cd4648
   18528:			; <UNDEFINED> instruction: 0xf00bb044
   1852c:			; <UNDEFINED> instruction: 0x4648fa73
   18530:	stc	7, cr15, [r8, #-944]!	; 0xfffffc50
   18534:	blcs	3f15c <npth_sleep@plt+0x39474>
   18538:	mrcge	4, 5, APSR_nzcv, cr2, cr15, {3}
   1853c:	strb	r4, [r6], lr, lsr #12
   18540:			; <UNDEFINED> instruction: 0xf43f2800
   18544:			; <UNDEFINED> instruction: 0xf1bcaede
   18548:			; <UNDEFINED> instruction: 0xf47f0f00
   1854c:	mcrrne	14, 13, sl, r1, cr10
   18550:	andeq	pc, ip, #-1073741823	; 0xc0000001
   18554:	strb	r4, [r5, -fp, lsl #8]
   18558:	ldrb	r2, [r0], -r0, lsl #10
   1855c:	rscsle	r2, fp, r0, lsl #20
   18560:	mvnsle	r2, r0, lsl #28
   18564:			; <UNDEFINED> instruction: 0xf1052a0c
   18568:	cmnle	r0, r1
   1856c:	ldrbtmi	r4, [r9], #-2363	; 0xfffff6c5
   18570:	stc	7, cr15, [lr, #-944]	; 0xfffffc50
   18574:	cmnle	sl, r0, lsl #16
   18578:	strcs	r3, [r1], -sp, lsl #10
   1857c:	stceq	0, cr15, [sl], {79}	; 0x4f
   18580:	blcs	a36634 <npth_sleep@plt+0xa3094c>
   18584:	blcs	a8c70c <npth_sleep@plt+0xa86a24>
   18588:			; <UNDEFINED> instruction: 0x462bd058
   1858c:	and	r2, r7, r0, lsl #4
   18590:	ldmdbcc	r0!, {r3, r4, r5, r6, r8, ip, sp, pc}
   18594:	stmdacs	r9, {r3, r6, r7, r9, ip, sp, pc}
   18598:	mcrge	6, 3, pc, cr13, cr15, {1}	; <UNPREDICTABLE>
   1859c:	andne	pc, r2, #12, 22	; 0x3000
   185a0:			; <UNDEFINED> instruction: 0xf813461d
   185a4:			; <UNDEFINED> instruction: 0xf1b11b01
   185a8:	svclt	0x0018003a
   185ac:	stmdbcs	r0, {r0, sp}
   185b0:	bcs	4cd70 <npth_sleep@plt+0x47088>
   185b4:	mrcge	4, 2, APSR_nzcv, cr15, cr15, {1}
   185b8:			; <UNDEFINED> instruction: 0xf47f2800
   185bc:	andcc	sl, r1, #92, 28	; 0x5c0
   185c0:	bfi	r4, r5, #8, #22
   185c4:	movwls	sl, #23315	; 0x5b13
   185c8:	movwcs	lr, #46300	; 0xb4dc
   185cc:	movwmi	pc, #704	; 0x2c0	; <UNPREDICTABLE>
   185d0:	cfmuld	mvd14, mvd8, mvd10
   185d4:			; <UNDEFINED> instruction: 0x46523a90
   185d8:			; <UNDEFINED> instruction: 0xf8cd4649
   185dc:			; <UNDEFINED> instruction: 0xf7eda000
   185e0:	strt	lr, [r8], #2406	; 0x966
   185e4:	strcs	r4, [fp], #-1608	; 0xfffff9b8
   185e8:	stcl	7, cr15, [ip], {236}	; 0xec
   185ec:	strmi	pc, [r0], #-704	; 0xfffffd40
   185f0:	ldmlt	r5!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   185f4:	svc	0x00c4f7ec
   185f8:	vaddw.s8	<illegal reg q13.5>, q0, d8
   185fc:	strmi	r4, [r3], -r0
   18600:			; <UNDEFINED> instruction: 0xf7ece410
   18604:	stmdacs	r0, {r1, r2, r3, r4, r5, r7, r8, r9, sl, fp, sp, lr, pc}
   18608:	blge	ff99570c <npth_sleep@plt+0xff98fa24>
   1860c:			; <UNDEFINED> instruction: 0xf043b283
   18610:	str	r6, [r9], #-896	; 0xfffffc80
   18614:			; <UNDEFINED> instruction: 0xf7ec4620
   18618:			; <UNDEFINED> instruction: 0xf1baef9a
   1861c:	andls	r0, fp, r3, lsl #30
   18620:	mcrrge	6, 7, pc, r5, cr15	; <UNPREDICTABLE>
   18624:	ldrbmi	r9, [r0], -fp, lsl #18
   18628:			; <UNDEFINED> instruction: 0xf9d0f018
   1862c:			; <UNDEFINED> instruction: 0xf47f2900
   18630:	tstcs	r0, #15872	; 0x3e00
   18634:	movwls	r2, #53763	; 0xd203
   18638:	bllt	fef9663c <npth_sleep@plt+0xfef90954>
   1863c:			; <UNDEFINED> instruction: 0xf1053e01
   18640:	orrsle	r0, sp, r1, lsl #10
   18644:	ldrb	r1, [sl, #3053]	; 0xbed
   18648:	strcc	r3, [r1, #-1537]	; 0xfffff9ff
   1864c:			; <UNDEFINED> instruction: 0x4635e798
   18650:	svclt	0x0000e5d5
   18654:	andeq	r0, r2, r6, lsr #26
   18658:	andeq	sl, r1, r6, asr #18
   1865c:	andeq	r0, r2, lr, lsr fp
   18660:	blmi	ffd6b238 <npth_sleep@plt+0xffd65550>
   18664:	push	{r1, r3, r4, r5, r6, sl, lr}
   18668:	strdlt	r4, [r3], r0
   1866c:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   18670:			; <UNDEFINED> instruction: 0xf04f9301
   18674:	stmdavc	r3, {r8, r9}
   18678:	andle	r2, ip, r8, lsr #22
   1867c:	bmi	ffbe0684 <npth_sleep@plt+0xffbda99c>
   18680:	ldrbtmi	r4, [sl], #-3053	; 0xfffff413
   18684:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   18688:	subsmi	r9, sl, r1, lsl #22
   1868c:	bichi	pc, r5, r0, asr #32
   18690:	pop	{r0, r1, ip, sp, pc}
   18694:	stmdavc	r3, {r4, r5, r6, r7, r8, r9, pc}^
   18698:	blcs	1f7b0 <npth_sleep@plt+0x19ac8>
   1869c:	blcs	ec8304 <npth_sleep@plt+0xec261c>
   186a0:	andcs	fp, r0, #28, 30	; 0x70
   186a4:	tstle	ip, sl, lsl #10
   186a8:			; <UNDEFINED> instruction: 0xf814e7e8
   186ac:	blx	1682ba <npth_sleep@plt+0x1625d2>
   186b0:			; <UNDEFINED> instruction: 0xf1b31202
   186b4:	svclt	0x0018013a
   186b8:	blcs	20ac4 <npth_sleep@plt+0x1addc>
   186bc:	blcs	ec8324 <npth_sleep@plt+0xec263c>
   186c0:			; <UNDEFINED> instruction: 0xf1a3d008
   186c4:	sbclt	r0, r8, #48, 2
   186c8:	stmible	lr!, {r0, r3, fp, sp}^
   186cc:	teqeq	sl, r3	; <illegal shifter operand>	; <UNPREDICTABLE>
   186d0:	tstcs	r1, r8, lsl pc
   186d4:	svclt	0x00082a00
   186d8:	stmdbcs	r0, {r0, r8, sp}
   186dc:	bcs	58ce1c <npth_sleep@plt+0x587134>
   186e0:	andeq	pc, r1, r4, lsl #2
   186e4:	andle	r9, sl, r0
   186e8:			; <UNDEFINED> instruction: 0xf0402a14
   186ec:	ldmibmi	r4, {r3, r4, r7, r8, pc}^
   186f0:			; <UNDEFINED> instruction: 0xf7ec4479
   186f4:	stmdacs	r0, {r1, r2, r3, r6, sl, fp, sp, lr, pc}
   186f8:	andcs	sp, r3, r0, asr #3
   186fc:	ldmibmi	r1, {r0, r1, r2, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}^
   18700:			; <UNDEFINED> instruction: 0xf7ec4479
   18704:	stmdacs	r0, {r1, r2, r6, sl, fp, sp, lr, pc}
   18708:	stfvcd	f5, [r3, #736]!	; 0x2e0
   1870c:			; <UNDEFINED> instruction: 0xf0402b28
   18710:	stfvcp	f0, [r3, #44]!	; 0x2c
   18714:	blcs	25778 <npth_sleep@plt+0x1fa90>
   18718:	blcs	ec8380 <npth_sleep@plt+0xec2698>
   1871c:	strcs	fp, [sl, #-3864]	; 0xfffff0e8
   18720:	str	sp, [fp, ip, lsl #2]!
   18724:	svccc	0x0001f814
   18728:	andcs	pc, r0, r5, lsl #22
   1872c:	eorseq	pc, sl, #-1073741780	; 0xc000002c
   18730:	andcs	fp, r1, #24, 30	; 0x60
   18734:	svclt	0x00182b00
   18738:	andle	r2, r8, sl, lsr fp
   1873c:	eorseq	pc, r0, #-1073741784	; 0xc0000028
   18740:	stmdbcs	r9, {r0, r4, r6, r7, r9, ip, sp, pc}
   18744:			; <UNDEFINED> instruction: 0xf1b3d9ee
   18748:	svclt	0x0018023a
   1874c:	stmdacs	r0, {r0, r9, sp}
   18750:	andcs	fp, r1, #8, 30
   18754:	orrsle	r2, r1, r0, lsl #20
   18758:	stmdane	r3!, {r0, ip, sp}
   1875c:	stcpl	3, cr9, [r2], #-0
   18760:	orrle	r2, fp, r8, lsr #20
   18764:			; <UNDEFINED> instruction: 0x260a4fb8
   18768:	ldmdavc	r8, {r0, r1, r2, r3, r4, r5, r6, sl, lr}^
   1876c:	ldmdacs	sl!, {r2, r3, r4, r6, sl, fp, ip}
   18770:	stmdacs	r0, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
   18774:			; <UNDEFINED> instruction: 0xf04fd082
   18778:	and	r0, r0, r0, lsl #16
   1877c:			; <UNDEFINED> instruction: 0xf1a0464c
   18780:	sbcslt	r0, sl, #48, 6	; 0xc0000000
   18784:			; <UNDEFINED> instruction: 0xf63f2a09
   18788:	stmdavc	r0!, {r0, r3, r4, r5, r6, r8, r9, sl, fp, sp, pc}^
   1878c:	stmdbeq	r1, {r2, r8, ip, sp, lr, pc}
   18790:	stmdacc	r8, {r1, r2, r8, r9, fp, ip, sp, lr, pc}
   18794:	teqeq	sl, #176, 2	; 0x2c	; <UNPREDICTABLE>
   18798:	movwcs	fp, #7960	; 0x1f18
   1879c:	svclt	0x00182800
   187a0:	mvnle	r2, sl, lsr r8
   187a4:	svceq	0x0000f1b8
   187a8:	movwcs	fp, #7944	; 0x1f08
   187ac:			; <UNDEFINED> instruction: 0xf47f2b00
   187b0:			; <UNDEFINED> instruction: 0xf1b8af65
   187b4:			; <UNDEFINED> instruction: 0xf1040f09
   187b8:	strls	r0, [r0, #-1282]	; 0xfffffafe
   187bc:	adcshi	pc, r6, r0, asr #32
   187c0:	ldrtmi	r4, [r9], -r2, asr #12
   187c4:			; <UNDEFINED> instruction: 0xf7ec4628
   187c8:	stmdacs	r0, {r2, r5, r6, r7, r8, r9, fp, sp, lr, pc}
   187cc:	adchi	pc, lr, r0, asr #32
   187d0:	mulcs	sl, r9, r8
   187d4:	bcs	ea5808 <npth_sleep@plt+0xe9fb20>
   187d8:	bcs	48440 <npth_sleep@plt+0x42758>
   187dc:	svcge	0x004ef43f
   187e0:	and	r2, fp, sl, lsl #2
   187e4:	svccs	0x0001f814
   187e8:	andcc	pc, r0, r1, lsl #22
   187ec:	teqeq	sl, #-2147483604	; 0x8000002c	; <UNPREDICTABLE>
   187f0:	movwcs	fp, #7960	; 0x1f18
   187f4:	svclt	0x00182a00
   187f8:	andle	r2, r8, sl, lsr sl
   187fc:	teqeq	r0, #-2147483608	; 0x80000028	; <UNPREDICTABLE>
   18800:	sfmcs	f3, 1, [r9, #-884]	; 0xfffffc8c
   18804:			; <UNDEFINED> instruction: 0xf1b2d9ee
   18808:	svclt	0x0018033a
   1880c:	stmdacs	r0, {r0, r8, r9, sp}
   18810:	movwcs	fp, #7944	; 0x1f08
   18814:			; <UNDEFINED> instruction: 0xf47f2b00
   18818:	stmdacs	lr, {r0, r4, r5, r8, r9, sl, fp, sp, pc}
   1881c:	movweq	pc, #4356	; 0x1104	; <UNPREDICTABLE>
   18820:			; <UNDEFINED> instruction: 0xf0409300
   18824:	stmibmi	r9, {r0, r7, pc}
   18828:	ldrmi	r4, [r8], -r2, lsl #12
   1882c:			; <UNDEFINED> instruction: 0xf7ec4479
   18830:	stmdacs	r0, {r4, r5, r7, r8, r9, fp, sp, lr, pc}
   18834:	blvc	ff90ce1c <npth_sleep@plt+0xff907134>
   18838:			; <UNDEFINED> instruction: 0xf47f2b28
   1883c:	stcvc	15, cr10, [r3], #-124	; 0xffffff84
   18840:	blcs	25888 <npth_sleep@plt+0x1fba0>
   18844:	blcs	ec84ac <npth_sleep@plt+0xec27c4>
   18848:			; <UNDEFINED> instruction: 0x4602bf1c
   1884c:	tstle	r1, sl, lsl #10
   18850:			; <UNDEFINED> instruction: 0x4604e714
   18854:	teqeq	r0, r3, lsr #3	; <UNPREDICTABLE>
   18858:	blcs	28538c <npth_sleep@plt+0x27f6a4>
   1885c:	svcge	0x000ef63f
   18860:	stclne	8, cr7, [r0], #-396	; 0xfffffe74
   18864:	andne	pc, r2, #5120	; 0x1400
   18868:	teqeq	sl, r3	; <illegal shifter operand>	; <UNPREDICTABLE>
   1886c:	tstcs	r1, r8, lsl pc
   18870:	svclt	0x00182b00
   18874:	mvnle	r2, sl, lsr fp
   18878:			; <UNDEFINED> instruction: 0xf43f2a00
   1887c:	stmdbcs	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r9, sl, fp, sp, pc}
   18880:	mrcge	4, 7, APSR_nzcv, cr12, cr15, {3}
   18884:	stmiane	r5!, {r1, r9, ip, sp}
   18888:	cfstr32pl	mvfx9, [r3]
   1888c:			; <UNDEFINED> instruction: 0xf47f2b28
   18890:	svcmi	0x006faef5
   18894:	ldrbtmi	r2, [pc], #-1546	; 1889c <npth_sleep@plt+0x12bb4>
   18898:	strcc	r7, [r1, #-2155]	; 0xfffff795
   1889c:	svclt	0x00182b00
   188a0:			; <UNDEFINED> instruction: 0xf43f2b3a
   188a4:			; <UNDEFINED> instruction: 0xf04faeeb
   188a8:	and	r0, fp, r0, lsl #16
   188ac:	svccc	0x0001f815
   188b0:	stmdane	r8, {r1, r2, r8, r9, fp, ip, sp, lr, pc}
   188b4:	eorseq	pc, sl, #-1073741780	; 0xc000002c
   188b8:	andcs	fp, r1, #24, 30	; 0x60
   188bc:	svclt	0x00182b00
   188c0:	andle	r2, r8, sl, lsr fp
   188c4:	teqeq	r0, r3, lsr #3	; <UNPREDICTABLE>
   188c8:	bcs	2853f8 <npth_sleep@plt+0x27f710>
   188cc:			; <UNDEFINED> instruction: 0xf1b3d9ee
   188d0:	svclt	0x0018023a
   188d4:			; <UNDEFINED> instruction: 0xf1b82201
   188d8:	svclt	0x00080f00
   188dc:	bcs	210e8 <npth_sleep@plt+0x1b400>
   188e0:	mcrge	4, 6, pc, cr12, cr15, {3}	; <UNPREDICTABLE>
   188e4:	svceq	0x000af1b8
   188e8:	streq	pc, [r1], #-261	; 0xfffffefb
   188ec:	cmple	r8, r0, lsl #8
   188f0:	ldrtmi	r4, [r9], -r2, asr #12
   188f4:			; <UNDEFINED> instruction: 0xf7ec4620
   188f8:	stmdacs	r0, {r2, r3, r6, r8, r9, fp, sp, lr, pc}
   188fc:			; <UNDEFINED> instruction: 0x4668d151
   18900:	strls	r3, [r0, #-1291]	; 0xfffffaf5
   18904:			; <UNDEFINED> instruction: 0xf820f7fe
   18908:			; <UNDEFINED> instruction: 0xf43f2800
   1890c:	stmdacs	r4, {r0, r1, r2, r4, r5, r7, r9, sl, fp, sp, pc}
   18910:	ldmdbmi	r0, {r1, r3, r8, ip, lr, pc}^
   18914:	stmdals	r0, {r1, r9, sl, lr}
   18918:			; <UNDEFINED> instruction: 0xf7ec4479
   1891c:	stmdacs	r0, {r1, r3, r4, r5, r8, r9, fp, sp, lr, pc}
   18920:	andcs	fp, r5, ip, lsl #30
   18924:	strt	r2, [sl], r2
   18928:	strt	r2, [r8], r2
   1892c:	andeq	lr, r8, #5120	; 0x1400
   18930:	ldmdavc	r4, {r0, r8, sp}
   18934:	svclt	0x00042c28
   18938:	ldfnee	f3, [r3], {1}
   1893c:	stccs	0, cr13, [r9], #-148	; 0xffffff6c
   18940:	ldccs	0, cr13, [sl], #-148	; 0xffffff6c
   18944:	stccs	15, cr11, [r0], {24}
   18948:	mrcge	4, 4, APSR_nzcv, cr8, cr15, {1}
   1894c:	and	r2, fp, r0, lsl #6
   18950:	svcmi	0x0001f812
   18954:	movweq	pc, #15110	; 0x3b06	; <UNPREDICTABLE>
   18958:	ldrhteq	pc, [sl], -r4	; <UNPREDICTABLE>
   1895c:	andcs	fp, r1, r8, lsl pc
   18960:	svclt	0x00182c00
   18964:	andle	r2, r8, sl, lsr ip
   18968:	eorseq	pc, r0, r4, lsr #3
   1896c:	sfmcs	f3, 1, [r9, #-788]	; 0xfffffcec
   18970:			; <UNDEFINED> instruction: 0xf1b4d9ee
   18974:	svclt	0x0018003a
   18978:	blcs	20984 <npth_sleep@plt+0x1ac9c>
   1897c:	andcs	fp, r1, r8, lsl #30
   18980:			; <UNDEFINED> instruction: 0xf47f2800
   18984:	movwcc	sl, #7803	; 0x1e7b
   18988:			; <UNDEFINED> instruction: 0x461a4413
   1898c:	stmdbcc	r1, {r0, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   18990:	movweq	pc, #4354	; 0x1102	; <UNPREDICTABLE>
   18994:	ldmdavc	r2, {r0, r3, r4, r5, r6, r7, r8, ip, lr, pc}^
   18998:	bcs	a3d5a0 <npth_sleep@plt+0xa378b8>
   1899c:	mcrge	4, 7, pc, cr5, cr15, {1}	; <UNPREDICTABLE>
   189a0:	bl	152358 <npth_sleep@plt+0x14c670>
   189a4:	tstcs	r1, r8, lsl #4
   189a8:	blcs	a369fc <npth_sleep@plt+0xa30d14>
   189ac:	tstcc	r1, r4, lsl #30
   189b0:	rscsle	r3, r9, r1, lsl #4
   189b4:	eorle	r2, r4, r9, lsr #22
   189b8:	svclt	0x00182b3a
   189bc:			; <UNDEFINED> instruction: 0xf43f2b00
   189c0:	strcs	sl, [r0], #-3677	; 0xfffff1a3
   189c4:			; <UNDEFINED> instruction: 0xf812e00b
   189c8:	blx	1a85d6 <npth_sleep@plt+0x1a28ee>
   189cc:			; <UNDEFINED> instruction: 0xf1b30404
   189d0:	svclt	0x0018003a
   189d4:	blcs	209e0 <npth_sleep@plt+0x1acf8>
   189d8:	blcs	ec8640 <npth_sleep@plt+0xec2958>
   189dc:			; <UNDEFINED> instruction: 0xf1a3d008
   189e0:	sbclt	r0, r5, #48	; 0x30
   189e4:	stmible	lr!, {r0, r3, r8, sl, fp, sp}^
   189e8:	ldrhteq	pc, [sl], -r3	; <UNPREDICTABLE>
   189ec:	andcs	fp, r1, r8, lsl pc
   189f0:	svclt	0x00082c00
   189f4:	stmdacs	r0, {r0, sp}
   189f8:	mcrge	4, 2, pc, cr0, cr15, {3}	; <UNPREDICTABLE>
   189fc:	strtmi	r3, [r2], #-1025	; 0xfffffbff
   18a00:	stmdbcc	r1, {r1, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   18a04:	streq	pc, [r1, #-258]	; 0xfffffefe
   18a08:	strtmi	sp, [sl], -r1
   18a0c:	ldmdavc	r3, {r2, r3, r6, r7, r8, r9, sl, sp, lr, pc}^
   18a10:	blcs	a3de18 <npth_sleep@plt+0xa38130>
   18a14:	svcge	0x0040f43f
   18a18:			; <UNDEFINED> instruction: 0xf7ece630
   18a1c:	bcs	313604 <npth_sleep@plt+0x30d91c>
   18a20:	mcrge	4, 1, pc, cr12, cr15, {3}	; <UNPREDICTABLE>
   18a24:	ldrbtmi	r4, [r9], #-2316	; 0xfffff6f4
   18a28:	b	fecd69e0 <npth_sleep@plt+0xfecd0cf8>
   18a2c:			; <UNDEFINED> instruction: 0xf080fab0
   18a30:	strt	r0, [r4], -r0, asr #18
   18a34:	andeq	r6, r3, ip, lsr #7
   18a38:	muleq	r0, ip, r5
   18a3c:	andeq	r6, r3, lr, lsl #7
   18a40:	andeq	r0, r2, r4, lsr sl
   18a44:	andeq	lr, r1, r8, ror r3
   18a48:	andeq	r0, r2, r4, asr r9
   18a4c:	ldrdeq	r0, [r2], -r8
   18a50:	andeq	r0, r2, lr, ror r8
   18a54:	andeq	r8, r1, r4, asr r6
   18a58:	ldrdeq	sl, [r1], -r2
   18a5c:	cfstrsls	mvf11, [r2], {48}	; 0x30
   18a60:	stmdavc	r5, {r5, r6, r8, ip, sp, pc}
   18a64:			; <UNDEFINED> instruction: 0xf004b155
   18a68:	stmdbeq	r4!, {r0, r1, r2, r3, r8, sl}
   18a6c:	strcc	r3, [r6], #-1296	; 0xfffffaf0
   18a70:	vst1.8	{d15-d16}, [r4], r5
   18a74:	cfldrslt	mvf9, [r0], #-8
   18a78:	svclt	0x00d4f7fd
   18a7c:	vshr.s64	d18, d17, #64
   18a80:	ldclt	0, cr4, [r0], #-0
   18a84:	svclt	0x00004770
   18a88:	blmi	142b3cc <npth_sleep@plt+0x14256e4>
   18a8c:	push	{r1, r3, r4, r5, r6, sl, lr}
   18a90:	strdlt	r4, [r6], r0
   18a94:	strmi	r7, [r1], r4, lsl #16
   18a98:			; <UNDEFINED> instruction: 0x460f58d3
   18a9c:	movwls	r6, #22555	; 0x581b
   18aa0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   18aa4:	stfnep	f3, [r2], {84}	; 0x54
   18aa8:	and	r2, r3, r0, lsl #8
   18aac:			; <UNDEFINED> instruction: 0xf8193401
   18ab0:	tstlt	fp, r4, lsl r0
   18ab4:	andscc	pc, r4, r2, lsl r8	; <UNPREDICTABLE>
   18ab8:	mvnsle	r2, r0, lsl #22
   18abc:			; <UNDEFINED> instruction: 0xf7ec4638
   18ac0:	strtmi	lr, [r0], #-3368	; 0xfffff2d8
   18ac4:			; <UNDEFINED> instruction: 0xf7ec302b
   18ac8:			; <UNDEFINED> instruction: 0x4606e8bc
   18acc:	rsble	r2, sp, r0, lsl #16
   18ad0:	ldreq	pc, [r2, #-269]	; 0xfffffef3
   18ad4:	stclmi	6, cr15, [sp], {76}	; 0x4c
   18ad8:	stclmi	6, cr15, [ip], {204}	; 0xcc
   18adc:	strtmi	r4, [r9], -r8, ror #13
   18ae0:	cdpeq	0, 0, cr15, cr10, cr15, {2}
   18ae4:			; <UNDEFINED> instruction: 0xf8002328
   18ae8:	teqcs	sl, #1024	; 0x400
   18aec:	andscc	pc, r2, sp, lsr #17
   18af0:	movwcs	pc, #19372	; 0x4bac	; <UNPREDICTABLE>
   18af4:	ldmeq	fp, {r1, r5, r9, sl, lr}^
   18af8:	bmi	517738 <npth_sleep@plt+0x511a50>
   18afc:			; <UNDEFINED> instruction: 0xf10a461c
   18b00:			; <UNDEFINED> instruction: 0xf8010330
   18b04:	bcs	267f10 <npth_sleep@plt+0x262228>
   18b08:	strbmi	fp, [r1, #-3976]	; 0xfffff078
   18b0c:			; <UNDEFINED> instruction: 0xf7ecd8f0
   18b10:			; <UNDEFINED> instruction: 0xf899ea52
   18b14:	strmi	r2, [r4], -r0
   18b18:	strbmi	fp, [r8], -r2, lsl #6
   18b1c:	bcs	e90b90 <npth_sleep@plt+0xe8aea8>
   18b20:			; <UNDEFINED> instruction: 0x0112bf9c
   18b24:	mvnseq	pc, r2
   18b28:	bcs	11cef44 <npth_sleep@plt+0x11c925c>
   18b2c:	bcc	e08984 <npth_sleep@plt+0xe02c9c>
   18b30:	tsteq	r2, r7, asr sl
   18b34:	blcs	e85680 <npth_sleep@plt+0xe7f998>
   18b38:	blcc	c489b0 <npth_sleep@plt+0xc42cc8>
   18b3c:	stmdble	r4, {r0, r1, r3, r4, r6, r7, r9, ip, sp, pc}
   18b40:	svclt	0x00942b46
   18b44:	blcc	15e7828 <npth_sleep@plt+0x15e1b40>
   18b48:			; <UNDEFINED> instruction: 0xf810b2db
   18b4c:	strmi	r2, [fp], #-3842	; 0xfffff0fe
   18b50:	blcc	96b68 <npth_sleep@plt+0x90e80>
   18b54:	stmdavc	r3, {r1, r4, r8, ip, sp, pc}^
   18b58:	mvnle	r2, r0, lsl #22
   18b5c:			; <UNDEFINED> instruction: 0xf7ec4638
   18b60:			; <UNDEFINED> instruction: 0xf64cecd8
   18b64:			; <UNDEFINED> instruction: 0xf6cc4ccd
   18b68:	strtmi	r4, [r9], -ip, asr #25
   18b6c:	cdpeq	0, 0, cr15, cr10, cr15, {2}
   18b70:			; <UNDEFINED> instruction: 0xf8ad233a
   18b74:	blx	feb24bc6 <npth_sleep@plt+0xfeb1eede>
   18b78:	strmi	r2, [r5], -r0, lsl #6
   18b7c:	blx	39aef2 <npth_sleep@plt+0x39520a>
   18b80:			; <UNDEFINED> instruction: 0x46180213
   18b84:	teqeq	r0, #-2147483648	; 0x80000000	; <UNPREDICTABLE>
   18b88:	stccc	8, cr15, [r1, #-4]
   18b8c:	svclt	0x00882d09
   18b90:	svclt	0x008c4541
   18b94:	strcs	r2, [r0, #-1281]	; 0xfffffaff
   18b98:	strtmi	sp, [r0], -sp, ror #17
   18b9c:	b	2d6b54 <npth_sleep@plt+0x2d0e6c>
   18ba0:			; <UNDEFINED> instruction: 0xf7ec4639
   18ba4:			; <UNDEFINED> instruction: 0x2329ea08
   18ba8:	andvc	r7, r3, r5, asr #32
   18bac:	blmi	1eb3d4 <npth_sleep@plt+0x1e56ec>
   18bb0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   18bb4:	blls	172c24 <npth_sleep@plt+0x16cf3c>
   18bb8:	qaddle	r4, sl, r3
   18bbc:	andlt	r4, r6, r0, lsr r6
   18bc0:			; <UNDEFINED> instruction: 0x87f0e8bd
   18bc4:	b	8d6b7c <npth_sleep@plt+0x8d0e94>
   18bc8:	andeq	r5, r3, r4, lsl #31
   18bcc:	muleq	r0, ip, r5
   18bd0:	andeq	r5, r3, r0, ror #28
   18bd4:	push	{r8, r9, sp}
   18bd8:			; <UNDEFINED> instruction: 0x46894ff0
   18bdc:	ldrmi	fp, [r9], -r3, lsl #1
   18be0:			; <UNDEFINED> instruction: 0x461a4692
   18be4:			; <UNDEFINED> instruction: 0xf7ed4606
   18be8:	movwcs	lr, #2114	; 0x842
   18bec:			; <UNDEFINED> instruction: 0x4619461a
   18bf0:	strbmi	r4, [r8], -r0, lsl #13
   18bf4:	ldmda	sl!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   18bf8:			; <UNDEFINED> instruction: 0xf280fab0
   18bfc:			; <UNDEFINED> instruction: 0xf1b80952
   18c00:	svclt	0x00140f00
   18c04:	strcs	r4, [r1], #-1556	; 0xfffff9ec
   18c08:	cmple	ip, r0, lsl #24
   18c0c:	blcs	a36ce0 <npth_sleep@plt+0xa30ff8>
   18c10:	ldrbcs	sp, [r3, #-6]
   18c14:	strmi	pc, [r0, #-704]	; 0xfffffd40
   18c18:	andlt	r4, r3, r8, lsr #12
   18c1c:	svchi	0x00f0e8bd
   18c20:			; <UNDEFINED> instruction: 0xf1067873
   18c24:	blcs	e9b830 <npth_sleep@plt+0xe95b48>
   18c28:	blcs	48890 <npth_sleep@plt+0x42ba8>
   18c2c:			; <UNDEFINED> instruction: 0x4607bf1c
   18c30:	tstle	ip, sl
   18c34:			; <UNDEFINED> instruction: 0xf81be7ed
   18c38:	blx	28846 <npth_sleep@plt+0x22b5e>
   18c3c:			; <UNDEFINED> instruction: 0xf1b32404
   18c40:	svclt	0x0018023a
   18c44:	blcs	21450 <npth_sleep@plt+0x1b768>
   18c48:	blcs	ec88b0 <npth_sleep@plt+0xec2bc8>
   18c4c:			; <UNDEFINED> instruction: 0xf1a3d008
   18c50:	sbcslt	r0, r1, #48, 4
   18c54:	stmible	lr!, {r0, r3, r8, fp, sp}^
   18c58:	eorseq	pc, sl, #-1073741780	; 0xc000002c
   18c5c:	andcs	fp, r1, #24, 30	; 0x60
   18c60:	svclt	0x00082c00
   18c64:	bcs	21470 <npth_sleep@plt+0x1b788>
   18c68:	stfcsd	f5, [sl], {211}	; 0xd3
   18c6c:	andeq	pc, r1, fp, lsl #2
   18c70:	ldmdbmi	r9!, {r4, r5, r8, ip, lr, pc}^
   18c74:	ldrbtmi	r4, [r9], #-1570	; 0xfffff9de
   18c78:	stmib	sl, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   18c7c:	bllt	122a498 <npth_sleep@plt+0x12247b0>
   18c80:	mulcc	fp, fp, r8
   18c84:			; <UNDEFINED> instruction: 0xd1252b28
   18c88:	mulcc	ip, fp, r8
   18c8c:	bleq	3550c0 <npth_sleep@plt+0x34f3d8>
   18c90:	svclt	0x00182b00
   18c94:	svclt	0x00182b3a
   18c98:	tstle	fp, r2, lsl #12
   18c9c:			; <UNDEFINED> instruction: 0xf89be7b9
   18ca0:			; <UNDEFINED> instruction: 0xf1b33001
   18ca4:	svclt	0x0018013a
   18ca8:	blcs	210b4 <npth_sleep@plt+0x1b3cc>
   18cac:	blcs	ec8914 <npth_sleep@plt+0xec2c2c>
   18cb0:	pkhbtmi	sp, r3, r7
   18cb4:			; <UNDEFINED> instruction: 0xf10b3b30
   18cb8:	sbcslt	r0, r9, #1
   18cbc:	blx	1230ea <npth_sleep@plt+0x11d402>
   18cc0:	stmible	ip!, {r1, r9, ip, sp}^
   18cc4:	ldrcs	lr, [r7, #-1957]!	; 0xfffff85b
   18cc8:	strmi	pc, [r0, #-704]	; 0xfffffd40
   18ccc:	andlt	r4, r3, r8, lsr #12
   18cd0:	svchi	0x00f0e8bd
   18cd4:	vmls.f<illegal width 8>	d18, d0, d0[6]
   18cd8:	strtmi	r4, [r8], -r0, lsl #10
   18cdc:	pop	{r0, r1, ip, sp, pc}
   18ce0:	bcs	3cca8 <npth_sleep@plt+0x36fc0>
   18ce4:	tstcs	r1, r8, lsl #30
   18ce8:	orrsle	r2, r2, r0, lsl #18
   18cec:	bl	2e54fc <npth_sleep@plt+0x2df814>
   18cf0:	strls	r0, [r1], #-1026	; 0xfffffbfe
   18cf4:	andcc	pc, r2, fp, lsl r8	; <UNPREDICTABLE>
   18cf8:	suble	r2, pc, r9, lsr #22
   18cfc:	blcs	a2112c <npth_sleep@plt+0xa1b444>
   18d00:	stmdavc	r3!, {r0, r1, r2, r7, r8, ip, lr, pc}^
   18d04:	blcs	ea5d10 <npth_sleep@plt+0xea0028>
   18d08:	blcs	48970 <npth_sleep@plt+0x42c88>
   18d0c:	andcs	sp, r0, r1, lsl #1
   18d10:	stmdavc	r3!, {r0, r3, sp, lr, pc}^
   18d14:	eorseq	pc, sl, #-1073741780	; 0xc000002c
   18d18:	andcs	fp, r1, #24, 30	; 0x60
   18d1c:	svclt	0x00182b00
   18d20:	andle	r2, r9, sl, lsr fp
   18d24:	blcc	c2a6bc <npth_sleep@plt+0xc249d4>
   18d28:	stfeqd	f7, [r1], {4}
   18d2c:	bcs	28589c <npth_sleep@plt+0x27fbb4>
   18d30:	andcc	pc, r0, r1, lsl #22
   18d34:	strb	sp, [ip, -sp, ror #19]!
   18d38:	svclt	0x00082800
   18d3c:	bcs	21548 <npth_sleep@plt+0x1b860>
   18d40:	svcge	0x0067f47f
   18d44:	stmiane	r0!, {r0, r1, r7, sl, fp, ip}^
   18d48:	blcs	300dc <npth_sleep@plt+0x2a3f4>
   18d4c:	blcs	ec89b4 <npth_sleep@plt+0xec2ccc>
   18d50:	ldrb	sp, [lr, -sl, lsl #2]
   18d54:			; <UNDEFINED> instruction: 0xf1b37843
   18d58:	svclt	0x0018043a
   18d5c:	blcs	21d68 <npth_sleep@plt+0x1c080>
   18d60:	blcs	ec89c8 <npth_sleep@plt+0xec2ce0>
   18d64:	strbtmi	sp, [r0], -r9
   18d68:			; <UNDEFINED> instruction: 0xf1003b30
   18d6c:	sbcslt	r0, ip, #256	; 0x100
   18d70:	blx	63d9e <npth_sleep@plt+0x5e0b6>
   18d74:	stmible	sp!, {r1, r9, ip, sp}^
   18d78:	bcs	52aac <npth_sleep@plt+0x4cdc4>
   18d7c:	strcs	fp, [r1], #-3848	; 0xfffff0f8
   18d80:			; <UNDEFINED> instruction: 0xf47f2c00
   18d84:	andcc	sl, r2, #280	; 0x118
   18d88:	stcpl	8, cr1, [r3], {132}	; 0x84
   18d8c:			; <UNDEFINED> instruction: 0xf47f2b29
   18d90:	stmdavc	r3!, {r6, r8, r9, sl, fp, sp, pc}^
   18d94:	blcs	a65da0 <npth_sleep@plt+0xa600b8>
   18d98:	strls	sp, [r1], #-433	; 0xfffffe4f
   18d9c:	andeq	lr, r7, r8, lsl #22
   18da0:			; <UNDEFINED> instruction: 0xf7eb3020
   18da4:	strmi	lr, [r4], lr, asr #30
   18da8:	andeq	pc, r0, sl, asr #17
   18dac:	suble	r2, ip, r0, lsl #16
   18db0:			; <UNDEFINED> instruction: 0xf1069b01
   18db4:			; <UNDEFINED> instruction: 0xf8df0b0e
   18db8:	strmi	lr, [r2], r4, lsr #1
   18dbc:	movweq	lr, #48035	; 0xbba3
   18dc0:			; <UNDEFINED> instruction: 0x461c44fe
   18dc4:			; <UNDEFINED> instruction: 0x000fe8be
   18dc8:	andeq	pc, r0, ip, asr #17
   18dcc:	andne	pc, r4, ip, asr #17
   18dd0:			; <UNDEFINED> instruction: 0x0003e8be
   18dd4:	andcc	pc, ip, ip, asr #17
   18dd8:	andcs	pc, r8, ip, asr #17
   18ddc:			; <UNDEFINED> instruction: 0xf89e4622
   18de0:			; <UNDEFINED> instruction: 0xf8cc3000
   18de4:			; <UNDEFINED> instruction: 0xf8cc0010
   18de8:			; <UNDEFINED> instruction: 0x46591014
   18dec:	svccc	0x0018f80a
   18df0:			; <UNDEFINED> instruction: 0xf7ec4650
   18df4:			; <UNDEFINED> instruction: 0xf8dfe864
   18df8:	bl	2c8fa0 <npth_sleep@plt+0x2c32b8>
   18dfc:	ldrbtmi	r0, [ip], #3588	; 0xe04
   18e00:	ldm	ip!, {r0, r1, r4, r5, r6, r7, r9, sl, lr}
   18e04:			; <UNDEFINED> instruction: 0xf84a000f
   18e08:			; <UNDEFINED> instruction: 0xf89c0004
   18e0c:			; <UNDEFINED> instruction: 0xf8bc0002
   18e10:			; <UNDEFINED> instruction: 0xf8cea000
   18e14:	strbmi	r1, [r9], -r4
   18e18:	andcs	pc, r8, lr, asr #17
   18e1c:			; <UNDEFINED> instruction: 0xf8ce463a
   18e20:			; <UNDEFINED> instruction: 0xf8ae300c
   18e24:			; <UNDEFINED> instruction: 0xf80ba010
   18e28:	uadd16mi	r0, r8, r2
   18e2c:	stmda	r6, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   18e30:	bl	2ff23c <npth_sleep@plt+0x2f9554>
   18e34:			; <UNDEFINED> instruction: 0x23290007
   18e38:			; <UNDEFINED> instruction: 0xf80b1b8a
   18e3c:	bl	fea24e60 <npth_sleep@plt+0xfea1f178>
   18e40:	andcc	r0, r1, r2, lsl #4
   18e44:	ldmda	sl!, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   18e48:			; <UNDEFINED> instruction: 0xf7ece6e6
   18e4c:			; <UNDEFINED> instruction: 0xb108eb9a
   18e50:	andmi	pc, r0, r0, asr #5
   18e54:	ldrb	r4, [pc], r5, lsl #12
   18e58:	strdeq	sp, [r1], -sl
   18e5c:	andeq	r0, r2, r0, ror #6
   18e60:	andeq	r0, r2, lr, lsr r3
   18e64:	mvnsmi	lr, #737280	; 0xb4000
   18e68:	blcs	a36e7c <npth_sleep@plt+0xa31194>
   18e6c:	subscs	sp, r3, r4
   18e70:	andmi	pc, r0, r0, asr #5
   18e74:	mvnshi	lr, #12386304	; 0xbd0000
   18e78:	mcrrne	8, 4, r7, r4, cr3
   18e7c:	svclt	0x00182b3a
   18e80:	svclt	0x001e2b00
   18e84:	andcs	r4, r0, #13631488	; 0xd00000
   18e88:	tstle	r1, sl
   18e8c:	ldrtmi	lr, [r4], -pc, ror #15
   18e90:			; <UNDEFINED> instruction: 0x1c663b30
   18e94:	stmdbcs	r9, {r0, r3, r4, r6, r7, r9, ip, sp, pc}
   18e98:	andcc	pc, r2, #0, 22
   18e9c:	stmdavc	r3!, {r0, r1, r2, r5, r6, r7, fp, ip, lr, pc}^
   18ea0:	teqeq	sl, r3	; <illegal shifter operand>	; <UNPREDICTABLE>
   18ea4:	tstcs	r1, r8, lsl pc
   18ea8:	svclt	0x00182b00
   18eac:	mvnle	r2, sl, lsr fp
   18eb0:	svclt	0x00082a00
   18eb4:	stmdbcs	r0, {r0, r8, sp}
   18eb8:	bcs	54d624 <npth_sleep@plt+0x54793c>
   18ebc:	sbcshi	pc, sl, r0, asr #32
   18ec0:			; <UNDEFINED> instruction: 0x1ca04971
   18ec4:			; <UNDEFINED> instruction: 0xf7ec4479
   18ec8:	stmdacs	r0, {r2, r5, r6, fp, sp, lr, pc}
   18ecc:	sbcshi	pc, r2, r0, asr #32
   18ed0:	blcs	a384a4 <npth_sleep@plt+0xa327bc>
   18ed4:	sbchi	pc, lr, r0, asr #32
   18ed8:	ldrcc	r7, [r7], #-3507	; 0xfffff24d
   18edc:	svclt	0x00182b00
   18ee0:	svclt	0x00182b3a
   18ee4:	tstle	ip, sl, lsl #12
   18ee8:			; <UNDEFINED> instruction: 0xf814e7c1
   18eec:	blx	1a8afa <npth_sleep@plt+0x1a2e12>
   18ef0:			; <UNDEFINED> instruction: 0xf1b32000
   18ef4:	svclt	0x0018023a
   18ef8:	blcs	21704 <npth_sleep@plt+0x1ba1c>
   18efc:	blcs	ec8b64 <npth_sleep@plt+0xec2e7c>
   18f00:			; <UNDEFINED> instruction: 0xf1a3d008
   18f04:	sbcslt	r0, r1, #48, 4
   18f08:	stmible	lr!, {r0, r3, r8, fp, sp}^
   18f0c:	eorseq	pc, sl, #-1073741780	; 0xc000002c
   18f10:	andcs	fp, r1, #24, 30	; 0x60
   18f14:	svclt	0x00082800
   18f18:	bcs	21724 <npth_sleep@plt+0x1ba3c>
   18f1c:	andcc	sp, r1, r7, lsr #3
   18f20:	stmdaeq	r0, {r2, r8, r9, fp, sp, lr, pc}
   18f24:	blcs	a6ffb8 <npth_sleep@plt+0xa6a2d0>
   18f28:	adchi	pc, r4, r0
   18f2c:			; <UNDEFINED> instruction: 0x260a4f57
   18f30:	blcs	a2a134 <npth_sleep@plt+0xa2444c>
   18f34:			; <UNDEFINED> instruction: 0xf898d19b
   18f38:			; <UNDEFINED> instruction: 0xf1083001
   18f3c:	blcs	e9af48 <npth_sleep@plt+0xe95260>
   18f40:	blcs	48ba8 <npth_sleep@plt+0x42ec0>
   18f44:			; <UNDEFINED> instruction: 0xf04fd093
   18f48:	and	r0, fp, r0, lsl #18
   18f4c:	svccc	0x0001f818
   18f50:	stmdbcs	r9, {r1, r2, r8, r9, fp, ip, sp, lr, pc}
   18f54:	eorseq	pc, sl, #-1073741780	; 0xc000002c
   18f58:	andcs	fp, r1, #24, 30	; 0x60
   18f5c:	svclt	0x00182b00
   18f60:	andle	r2, r8, sl, lsr fp
   18f64:	eorseq	pc, r0, #-1073741784	; 0xc0000028
   18f68:	stmdbcs	r9, {r0, r4, r6, r7, r9, ip, sp, pc}
   18f6c:			; <UNDEFINED> instruction: 0xf1b3d9ee
   18f70:	svclt	0x0018023a
   18f74:			; <UNDEFINED> instruction: 0xf1b92201
   18f78:	svclt	0x00080f00
   18f7c:	bcs	21788 <npth_sleep@plt+0x1baa0>
   18f80:	svcge	0x0075f47f
   18f84:	svceq	0x0008f1b9
   18f88:	streq	pc, [r1], #-264	; 0xfffffef8
   18f8c:	strbmi	sp, [sl], -r1, asr #2
   18f90:			; <UNDEFINED> instruction: 0x46204639
   18f94:	svc	0x00fcf7eb
   18f98:	teqle	sl, r0, lsl #16
   18f9c:	mulcc	r9, r8, r8
   18fa0:	stmdaeq	r9, {r3, r8, ip, sp, lr, pc}
   18fa4:	svclt	0x00182b00
   18fa8:			; <UNDEFINED> instruction: 0xf43f2b3a
   18fac:	tstcs	sl, r0, ror #30
   18fb0:			; <UNDEFINED> instruction: 0xf818e00b
   18fb4:	blx	68bc2 <npth_sleep@plt+0x62eda>
   18fb8:			; <UNDEFINED> instruction: 0xf1b32000
   18fbc:	svclt	0x0018023a
   18fc0:	blcs	217cc <npth_sleep@plt+0x1bae4>
   18fc4:	blcs	ec8c2c <npth_sleep@plt+0xec2f44>
   18fc8:			; <UNDEFINED> instruction: 0xf1a3d008
   18fcc:	sbcslt	r0, r4, #48, 4
   18fd0:	stmible	lr!, {r0, r3, sl, fp, sp}^
   18fd4:	eorseq	pc, sl, #-1073741780	; 0xc000002c
   18fd8:	andcs	fp, r1, #24, 30	; 0x60
   18fdc:	svclt	0x00082800
   18fe0:	bcs	217ec <npth_sleep@plt+0x1bb04>
   18fe4:	svcge	0x0043f47f
   18fe8:			; <UNDEFINED> instruction: 0xf1082805
   18fec:	cmple	r6, r1, lsl #6
   18ff0:	strmi	r4, [r2], -r7, lsr #18
   18ff4:	ldrbtmi	r4, [r9], #-1560	; 0xfffff9e8
   18ff8:	svc	0x00caf7eb
   18ffc:	teqle	lr, r0, lsl #16
   19000:	mulcc	r6, r8, r8
   19004:			; <UNDEFINED> instruction: 0xf47f2b28
   19008:			; <UNDEFINED> instruction: 0xf108af32
   1900c:	eorvs	r0, fp, r6, lsl #6
   19010:			; <UNDEFINED> instruction: 0xf814e730
   19014:	bl	125040 <npth_sleep@plt+0x11f358>
   19018:	blcs	19844 <npth_sleep@plt+0x13b5c>
   1901c:	blcs	ec8c84 <npth_sleep@plt+0xec2f9c>
   19020:	svcge	0x0025f43f
   19024:	and	r2, r0, r0
   19028:	blcc	c2a8b8 <npth_sleep@plt+0xc24bd0>
   1902c:	sbcslt	r1, r9, #84, 24	; 0x5400
   19030:	blx	1a345e <npth_sleep@plt+0x19d776>
   19034:			; <UNDEFINED> instruction: 0xf63f3000
   19038:	ldmdavc	r3, {r1, r3, r4, r8, r9, sl, fp, sp, pc}^
   1903c:	teqeq	sl, r3	; <illegal shifter operand>	; <UNPREDICTABLE>
   19040:	tstcs	r1, r8, lsl pc
   19044:	svclt	0x00182b00
   19048:	mvnle	r2, sl, lsr fp
   1904c:	svclt	0x00082800
   19050:	stmdbcs	r0, {r0, r8, sp}
   19054:	svcge	0x000bf47f
   19058:	bl	a5068 <npth_sleep@plt+0x9f380>
   1905c:	ldcpl	8, cr0, [r3], {-0}
   19060:			; <UNDEFINED> instruction: 0xf47f2b29
   19064:			; <UNDEFINED> instruction: 0xf898af04
   19068:			; <UNDEFINED> instruction: 0xf1083001
   1906c:	blcs	a5b078 <npth_sleep@plt+0xa55390>
   19070:	svcge	0x005ff47f
   19074:	vmla.i<illegal width 8>	d18, d0, d0[6]
   19078:	ldmfd	sp!, {lr}
   1907c:	ldrshtcs	r8, [r9], #-56	; 0xffffffc8
   19080:	andmi	pc, r0, r0, asr #5
   19084:	svclt	0x0000e6f6
   19088:	andeq	r0, r2, r0, ror #4
   1908c:	andeq	r0, r2, r0, lsr #4
   19090:	andeq	r0, r2, r6, ror #2
   19094:	svcmi	0x00f8e92d
   19098:			; <UNDEFINED> instruction: 0x461f4616
   1909c:	tstlt	r9, sp, lsl #12
   190a0:	andvs	r2, fp, r0, lsl #6
   190a4:	movwcs	fp, #270	; 0x10e
   190a8:	tstlt	pc, r3, lsr r0	; <UNPREDICTABLE>
   190ac:	eorsvs	r2, fp, r0, lsl #6
   190b0:	blcs	a370c4 <npth_sleep@plt+0xa313dc>
   190b4:	subscs	sp, r3, r4
   190b8:	andmi	pc, r0, r0, asr #5
   190bc:	svchi	0x00f8e8bd
   190c0:	andcc	r7, r1, r4, asr #16
   190c4:	svclt	0x00182c00
   190c8:	svclt	0x001c2c3a
   190cc:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   190d0:	stceq	0, cr15, [sl], {79}	; 0x4f
   190d4:	strb	sp, [lr, r1, lsl #2]!
   190d8:	ldccc	6, cr4, [r0], #-32	; 0xffffffe0
   190dc:	rsclt	r1, r3, #16640	; 0x4100
   190e0:	blx	323d0e <npth_sleep@plt+0x31e026>
   190e4:	stmiale	r6!, {r3, fp, lr}^
   190e8:			; <UNDEFINED> instruction: 0xf1b47844
   190ec:	svclt	0x0018023a
   190f0:	sfmcs	f2, 4, [r0], {1}
   190f4:	ldccs	15, cr11, [sl], #-96	; 0xffffffa0
   190f8:			; <UNDEFINED> instruction: 0xf1b8d1ee
   190fc:	svclt	0x00080f00
   19100:	bcs	2190c <npth_sleep@plt+0x1bc24>
   19104:	stfned	f5, [r4], {215}	; 0xd7
   19108:			; <UNDEFINED> instruction: 0xf0002d00
   1910c:	strbmi	r8, [r1], -sp, lsl #1
   19110:			; <UNDEFINED> instruction: 0xf00e4620
   19114:	eorvs	pc, r8, r9, asr sl	; <UNPREDICTABLE>
   19118:			; <UNDEFINED> instruction: 0xf0002800
   1911c:			; <UNDEFINED> instruction: 0xf814809b
   19120:	bl	125148 <npth_sleep@plt+0x11f460>
   19124:	blcs	e9914c <npth_sleep@plt+0xe93464>
   19128:	blcs	48d90 <npth_sleep@plt+0x430a8>
   1912c:			; <UNDEFINED> instruction: 0xf04fd017
   19130:	tstcs	sl, r0, lsl #16
   19134:	stmdavc	r3, {r0, r3, sp, lr, pc}^
   19138:	eorseq	pc, sl, #-1073741780	; 0xc000002c
   1913c:	andcs	fp, r1, #24, 30	; 0x60
   19140:	svclt	0x00182b00
   19144:	andsle	r2, r3, sl, lsr fp
   19148:	blcc	c2aa70 <npth_sleep@plt+0xc24d88>
   1914c:	stmdbeq	r1, {r8, ip, sp, lr, pc}
   19150:	bcs	285cc0 <npth_sleep@plt+0x27ffd8>
   19154:	stmdacc	r8, {r0, r8, r9, fp, ip, sp, lr, pc}
   19158:	vstrcs.16	s26, [r0, #-474]	; 0xfffffe26	; <UNPREDICTABLE>
   1915c:	stmdavs	r8!, {r0, r1, r3, r5, r7, ip, lr, pc}
   19160:	svc	0x0010f7eb
   19164:	subscs	r2, r3, r0, lsl #6
   19168:	vaddl.s8	q11, d0, d27
   1916c:	str	r4, [r5, r0]!
   19170:	svceq	0x0000f1b8
   19174:			; <UNDEFINED> instruction: 0x4692bf14
   19178:	beq	952bc <npth_sleep@plt+0x8f5d4>
   1917c:	svceq	0x0000f1ba
   19180:	stfned	f5, [r4], {235}	; 0xeb
   19184:			; <UNDEFINED> instruction: 0xf108b16e
   19188:			; <UNDEFINED> instruction: 0xf7eb0001
   1918c:	pkhtbmi	lr, r3, sl, asr #26
   19190:	stmdacs	r0, {r4, r5, sp, lr}
   19194:	strbmi	sp, [r2], -r6, rrx
   19198:			; <UNDEFINED> instruction: 0xf7eb4621
   1919c:			; <UNDEFINED> instruction: 0xf80bee90
   191a0:			; <UNDEFINED> instruction: 0xf899a008
   191a4:	blcs	251b0 <npth_sleep@plt+0x1f4c8>
   191a8:	blcs	ec8e10 <npth_sleep@plt+0xec3128>
   191ac:			; <UNDEFINED> instruction: 0xf04fbf1c
   191b0:			; <UNDEFINED> instruction: 0xf04f0900
   191b4:	tstle	sl, sl, lsl #24
   191b8:	stmdavc	r3!, {r4, sp, lr, pc}^
   191bc:	ldrhteq	pc, [sl], -r3	; <UNPREDICTABLE>
   191c0:	andcs	fp, r1, r8, lsl pc
   191c4:	svclt	0x00182b00
   191c8:	andle	r2, sl, sl, lsr fp
   191cc:	blcc	c2aa04 <npth_sleep@plt+0xc24d1c>
   191d0:	sbcslt	r1, sl, #24832	; 0x6100
   191d4:	blx	323a02 <npth_sleep@plt+0x31dd1a>
   191d8:	stmible	lr!, {r0, r3, r8, fp, ip, sp}^
   191dc:	ldmfd	sp!, {sp}
   191e0:			; <UNDEFINED> instruction: 0xf1b98ff8
   191e4:	svclt	0x00140f00
   191e8:			; <UNDEFINED> instruction: 0xf04f4680
   191ec:			; <UNDEFINED> instruction: 0xf1b80801
   191f0:	mvnsle	r0, r0, lsl #30
   191f4:	rscsle	r2, r1, r0, lsl #30
   191f8:	andeq	pc, r1, r9, lsl #2
   191fc:	stc	7, cr15, [r0, #-940]!	; 0xfffffc54
   19200:	bicslt	r4, r8, r2, lsl #13
   19204:	strbmi	r1, [sl], -r1, lsr #25
   19208:	cdp	7, 5, cr15, cr8, cr11, {7}
   1920c:	strbmi	r2, [r1], -sl, lsl #4
   19210:			; <UNDEFINED> instruction: 0xf80a4650
   19214:			; <UNDEFINED> instruction: 0xf7eb8009
   19218:			; <UNDEFINED> instruction: 0x4603ed7e
   1921c:	eorsvs	r4, fp, r0, asr r6
   19220:	cdp	7, 11, cr15, cr0, cr11, {7}
   19224:	strb	r4, [r9, -r0, asr #12]
   19228:	andcc	pc, r8, r4, lsl r8	; <UNPREDICTABLE>
   1922c:	andeq	lr, r8, r4, lsl #22
   19230:	svclt	0x00182b3a
   19234:			; <UNDEFINED> instruction: 0xf47f2b00
   19238:			; <UNDEFINED> instruction: 0xe73caf7a
   1923c:	stmdavs	r8!, {r0, r2, r5, r8, ip, sp, pc}
   19240:	cdp	7, 10, cr15, cr0, cr11, {7}
   19244:	andge	pc, r0, r5, asr #17
   19248:	ldmdavs	r0!, {r1, r2, r5, r8, ip, sp, pc}
   1924c:	cdp	7, 9, cr15, cr10, cr11, {7}
   19250:	eorsvs	r2, r3, r0, lsl #6
   19254:	ldmib	r4, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   19258:	adcsle	r2, pc, r0, lsl #16
   1925c:			; <UNDEFINED> instruction: 0xf040b280
   19260:	str	r6, [fp, -r0, lsl #1]!
   19264:	rscsle	r2, r5, r0, lsl #26
   19268:			; <UNDEFINED> instruction: 0xf7eb6828
   1926c:			; <UNDEFINED> instruction: 0xf8c5ee8c
   19270:	strb	fp, [pc, r0]!
   19274:	strlt	r4, [r8, #-2055]	; 0xfffff7f9
   19278:			; <UNDEFINED> instruction: 0xf7eb4478
   1927c:	stmdblt	r0, {r2, r3, r4, r6, r7, sl, fp, sp, lr, pc}
   19280:			; <UNDEFINED> instruction: 0xf7ecbd08
   19284:	stmdbmi	r4, {r2, r3, r4, r5, r6, fp, sp, lr, pc}
   19288:			; <UNDEFINED> instruction: 0x46024479
   1928c:	ldrbtmi	r4, [r8], #-2051	; 0xfffff7fd
   19290:	blx	18552c0 <npth_sleep@plt+0x184f5d8>
   19294:	andeq	r6, r3, r4, lsl #9
   19298:	andeq	pc, r1, r0, ror #30
   1929c:	andeq	pc, r1, r2, ror pc	; <UNPREDICTABLE>
   192a0:	svcmi	0x00f0e92d
   192a4:	stc	6, cr4, [sp, #-520]!	; 0xfffffdf8
   192a8:			; <UNDEFINED> instruction: 0xf8df8b04
   192ac:	ldrbtmi	ip, [ip], #1176	; 0x498
   192b0:	stcge	0, cr11, [lr, #-844]	; 0xfffffcb4
   192b4:	tstls	ip, r0, lsl lr
   192b8:	stclls	15, cr10, [r0], #-60	; 0xffffffc4
   192bc:	strne	pc, [r8], #2271	; 0x8df
   192c0:	movwcs	lr, #39373	; 0x99cd
   192c4:	strls	r9, [r7, #-1035]	; 0xfffffbf5
   192c8:	strls	r9, [r5, -r8, lsl #12]
   192cc:	andne	pc, r1, ip, asr r8	; <UNPREDICTABLE>
   192d0:	stmdavs	r9, {r1, r4, fp, sp, lr}
   192d4:			; <UNDEFINED> instruction: 0xf04f9151
   192d8:	ldmdavs	fp, {r8}
   192dc:			; <UNDEFINED> instruction: 0xf8df6824
   192e0:	andls	r1, lr, #108, 8	; 0x6c000000
   192e4:	tstls	r0, #2030043136	; 0x79000000
   192e8:			; <UNDEFINED> instruction: 0xf7ec940f
   192ec:	strmi	lr, [r5], -sl, lsr #20
   192f0:			; <UNDEFINED> instruction: 0xf0002800
   192f4:			; <UNDEFINED> instruction: 0xf8df81f8
   192f8:	smlsdcs	r0, r8, r4, fp
   192fc:	ldrbcc	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   19300:	ldrbtmi	sl, [fp], #3601	; 0xe11
   19304:	ldrbtmi	r4, [fp], #-1720	; 0xfffff948
   19308:	vmlal.s<illegal width 8>	q9, d0, d3[2]
   1930c:	andls	r4, r4, #0, 4
   19310:	bcc	454b3c <npth_sleep@plt+0x44ee54>
   19314:	vqdmlal.s<illegal width 8>	q9, d0, d1[4]
   19318:	movwls	r4, #13056	; 0x3300
   1931c:	mvnscs	r4, sl, lsr #12
   19320:			; <UNDEFINED> instruction: 0xf7ec4630
   19324:	stmdacs	r0, {r2, r3, r6, r8, fp, sp, lr, pc}
   19328:	adcshi	pc, lr, r0
   1932c:	smladxcc	r1, r0, r6, r4
   19330:	stmia	lr!, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   19334:			; <UNDEFINED> instruction: 0xf0002800
   19338:	mcrne	0, 2, r8, cr3, cr9, {6}
   1933c:	bcs	2b070c <npth_sleep@plt+0x2aaa24>
   19340:	sbcshi	pc, r4, r0, asr #32
   19344:	ldrbtpl	r2, [r2], #512	; 0x200
   19348:	stmdacc	r2, {r0, r1, r5, r8, ip, sp, pc}
   1934c:	blcs	370420 <npth_sleep@plt+0x36a738>
   19350:	ldrtpl	fp, [r2], #-3848	; 0xfffff0f8
   19354:			; <UNDEFINED> instruction: 0x46b17833
   19358:	svclt	0x00182b09
   1935c:	tstle	r5, r0, lsr #22
   19360:	svccc	0x0001f819
   19364:	svclt	0x00182b09
   19368:	rscsle	r2, r9, r0, lsr #22
   1936c:	svclt	0x00182b23
   19370:	sbcsle	r2, r3, r0, lsl #22
   19374:	andcs	r4, pc, #248, 18	; 0x3e0000
   19378:	ldrbtmi	r4, [r9], #-1608	; 0xfffff9b8
   1937c:	mcrr	7, 14, pc, sl, cr12	; <UNPREDICTABLE>
   19380:			; <UNDEFINED> instruction: 0xf899b940
   19384:			; <UNDEFINED> instruction: 0xf013300f
   19388:			; <UNDEFINED> instruction: 0xf0000fdf
   1938c:	blcs	2796e0 <npth_sleep@plt+0x2739f8>
   19390:	sbcshi	pc, r0, r0
   19394:	bls	23ffb0 <npth_sleep@plt+0x23a2c8>
   19398:	ldmdavs	fp, {r0, r1, r2, r8, fp, ip, pc}
   1939c:	stmdavs	r8, {r1, r4, fp, sp, lr}
   193a0:			; <UNDEFINED> instruction: 0xf0004293
   193a4:	tstcs	r8, r6, lsr r1
   193a8:	blx	61bb2 <npth_sleep@plt+0x5beca>
   193ac:	stmiane	r1, {r0, r1, r8, r9, ip, sp, lr, pc}^
   193b0:	sbcpl	r9, r2, r6, lsl #2
   193b4:	mulcs	r0, r9, r8
   193b8:			; <UNDEFINED> instruction: 0xf0002a21
   193bc:	blls	1b99c0 <npth_sleep@plt+0x1b3cd8>
   193c0:			; <UNDEFINED> instruction: 0x46482214
   193c4:			; <UNDEFINED> instruction: 0xf00e1d19
   193c8:	stmdacs	r0, {r0, r2, r7, fp, ip, sp, lr, pc}
   193cc:	teqhi	r1, r0, asr #5	; <UNPREDICTABLE>
   193d0:	andcc	pc, r0, r9, lsl r8	; <UNPREDICTABLE>
   193d4:	blcs	82a5e0 <npth_sleep@plt+0x8248f8>
   193d8:	blcs	289040 <npth_sleep@plt+0x283358>
   193dc:			; <UNDEFINED> instruction: 0xf819d105
   193e0:	blcs	268fec <npth_sleep@plt+0x263304>
   193e4:	blcs	84904c <npth_sleep@plt+0x843364>
   193e8:			; <UNDEFINED> instruction: 0xf1a3d0f9
   193ec:	blx	fec1949c <npth_sleep@plt+0xfec137b4>
   193f0:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
   193f4:	svclt	0x00082b00
   193f8:	stmdacs	r0, {r0, sp}
   193fc:	adchi	pc, r9, r0, asr #32
   19400:	bicseq	pc, pc, #3
   19404:			; <UNDEFINED> instruction: 0xf0402b50
   19408:	bls	1b98c8 <npth_sleep@plt+0x1b3be0>
   1940c:			; <UNDEFINED> instruction: 0xf0437813
   19410:	andsvc	r0, r3, r2, lsl #6
   19414:	mulcc	r1, r9, r8
   19418:	svceq	0x00dff013
   1941c:	adchi	pc, r6, r0
   19420:			; <UNDEFINED> instruction: 0xf0402b09
   19424:			; <UNDEFINED> instruction: 0x960d811c
   19428:	streq	pc, [r1], #-265	; 0xfffffef7
   1942c:	bvs	454c98 <npth_sleep@plt+0x44efb0>
   19430:	vmls.f32	s8, s17, s20
   19434:	ldrbtmi	r5, [sl], #-2576	; 0xfffff5f0
   19438:	bcs	fe454c60 <npth_sleep@plt+0xfe44ef78>
   1943c:	svclt	0x00182b09
   19440:	svclt	0x00082b20
   19444:	svccc	0x0001f814
   19448:	ldrshlt	sp, [r3, #8]!
   1944c:			; <UNDEFINED> instruction: 0x46204659
   19450:	ldcl	7, cr15, [r4], #-940	; 0xfffffc54
   19454:	bl	1304e4 <npth_sleep@plt+0x12a7fc>
   19458:	strmi	r0, [r5], -r0, lsl #18
   1945c:			; <UNDEFINED> instruction: 0xf0002a3d
   19460:	stmdacs	r5, {r6, r7, pc}
   19464:	adchi	pc, sp, r0
   19468:	tstle	r3, r2, lsl #16
   1946c:	bcs	18f74fc <npth_sleep@plt+0x18f1814>
   19470:	sbchi	pc, r4, r0
   19474:	strtmi	r4, [r9], -r2, lsr #12
   19478:			; <UNDEFINED> instruction: 0x46304653
   1947c:	strbmi	r9, [ip], -r0, lsl #14
   19480:			; <UNDEFINED> instruction: 0xf92cf00a
   19484:	blcs	37518 <npth_sleep@plt+0x31830>
   19488:	mrc	1, 0, sp, cr8, cr8, {6}
   1948c:	vmovls	s26, r5
   19490:	mvnscs	r9, r5, lsl #20
   19494:	ldmdavs	r3, {r4, r5, r9, sl, lr}
   19498:	andsvs	r3, r3, r1, lsl #6
   1949c:			; <UNDEFINED> instruction: 0xf7ec462a
   194a0:	stmdacs	r0, {r1, r2, r3, r7, fp, sp, lr, pc}
   194a4:	svcge	0x0042f47f
   194a8:	svceq	0x0000f1b8
   194ac:	sbcshi	pc, r0, r0
   194b0:			; <UNDEFINED> instruction: 0xf7eb4628
   194b4:	blls	215054 <npth_sleep@plt+0x20f36c>
   194b8:	ldmdavs	r9, {r0, r3, fp, ip, pc}
   194bc:	andvs	r9, r1, r8, lsl #22
   194c0:	stmdbls	sl, {r1, r3, r4, fp, sp, lr}
   194c4:	andvs	r9, sl, r5, lsl #22
   194c8:	bls	2f353c <npth_sleep@plt+0x2ed854>
   194cc:	bmi	fe931520 <npth_sleep@plt+0xfe92b838>
   194d0:	ldrbtmi	r4, [sl], #-2973	; 0xfffff463
   194d4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   194d8:	subsmi	r9, sl, r1, asr fp
   194dc:	msrhi	CPSR_fsxc, r0, asr #32
   194e0:	subslt	r4, r3, r0, asr #12
   194e4:	blhi	1547e0 <npth_sleep@plt+0x14eaf8>
   194e8:	svchi	0x00f0e8bd
   194ec:			; <UNDEFINED> instruction: 0xf7ec4628
   194f0:			; <UNDEFINED> instruction: 0xf1b0e940
   194f4:	svclt	0x00183fff
   194f8:	svclt	0x0014280a
   194fc:	andcs	r2, r0, r1
   19500:			; <UNDEFINED> instruction: 0xf896d1f4
   19504:	andcs	r8, r5, #0
   19508:	strcc	lr, [r3], #-2525	; 0xfffff623
   1950c:			; <UNDEFINED> instruction: 0xf1b84995
   19510:	svclt	0x00080f00
   19514:	ldrbtmi	r4, [r9], #-1571	; 0xfffff9dd
   19518:			; <UNDEFINED> instruction: 0xf7eb4698
   1951c:	strmi	lr, [r4], -r6, ror #26
   19520:			; <UNDEFINED> instruction: 0xf7ec4640
   19524:	ldrtmi	lr, [sl], -r0, ror #20
   19528:			; <UNDEFINED> instruction: 0x46034651
   1952c:			; <UNDEFINED> instruction: 0xf00a4620
   19530:	usat	pc, #19, r5, asr #17	; <UNPREDICTABLE>
   19534:	stmiblt	fp!, {r2, r3, r8, r9, fp, ip, pc}^
   19538:	andcs	r4, r5, #2277376	; 0x22c000
   1953c:	ldrbtmi	r4, [r9], #-1560	; 0xfffff9e8
   19540:	ldcl	7, cr15, [r2, #-940]	; 0xfffffc54
   19544:	ldrtmi	r4, [fp], -r9, lsl #19
   19548:	ldrbtmi	r4, [r9], #-1618	; 0xfffff9ae
   1954c:			; <UNDEFINED> instruction: 0xf8c6f00a
   19550:	bls	1d30e8 <npth_sleep@plt+0x1cd400>
   19554:			; <UNDEFINED> instruction: 0xf0237813
   19558:			; <UNDEFINED> instruction: 0xf0430306
   1955c:	andsvc	r0, r3, r6, lsl #6
   19560:	mulcc	r1, r9, r8
   19564:	svceq	0x00dff013
   19568:	svcge	0x005af47f
   1956c:			; <UNDEFINED> instruction: 0xf47f2b00
   19570:			; <UNDEFINED> instruction: 0xe78daf5a
   19574:			; <UNDEFINED> instruction: 0xf9a4f00c
   19578:	andcs	r4, r0, #2048000	; 0x1f4000
   1957c:			; <UNDEFINED> instruction: 0xf0064479
   19580:	ldrbmi	pc, [r1], -r7, lsr #20	; <UNPREDICTABLE>
   19584:			; <UNDEFINED> instruction: 0xf7eb4604
   19588:	stmdacs	r0, {r2, r3, r5, r7, r8, r9, fp, sp, lr, pc}
   1958c:	tstcs	r0, r3, ror r0
   19590:			; <UNDEFINED> instruction: 0xf7ec4620
   19594:			; <UNDEFINED> instruction: 0xb128e920
   19598:	ldmda	r4, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1959c:	blcs	b35b0 <npth_sleep@plt+0xad8c8>
   195a0:	sbchi	pc, r3, r0
   195a4:	tstcs	r0, r5, lsl #22
   195a8:	movwls	r4, #1568	; 0x620
   195ac:	movwcs	lr, #31197	; 0x79dd
   195b0:	mrc2	7, 3, pc, cr6, cr15, {7}
   195b4:	svclt	0x00182800
   195b8:	strtmi	r4, [r0], -r0, lsl #13
   195bc:	stcl	7, cr15, [r2], #940	; 0x3ac
   195c0:	strmi	lr, [r2], -ip, lsr #13
   195c4:	bne	fe454e2c <npth_sleep@plt+0xfe44f144>
   195c8:			; <UNDEFINED> instruction: 0xf7eb4620
   195cc:	stmdacs	r0, {r1, r5, r6, r7, sl, fp, sp, lr, pc}
   195d0:	svcge	0x0050f47f
   195d4:	strbmi	r9, [ip], -r6, lsl #20
   195d8:			; <UNDEFINED> instruction: 0xf0437813
   195dc:	andsvc	r0, r3, r8, lsl #6
   195e0:	stmdami	r4!, {r4, r6, r8, r9, sl, sp, lr, pc}^
   195e4:			; <UNDEFINED> instruction: 0x4651463a
   195e8:	ldmdaeq	r9, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^
   195ec:	vmvn.i32	q10, #524288	; 0x00080000
   195f0:			; <UNDEFINED> instruction: 0xf00a4800
   195f4:	stclne	8, cr15, [fp], #-460	; 0xfffffe34
   195f8:	smlald	r4, r3, ip, r4
   195fc:	bcs	1b7778c <npth_sleep@plt+0x1b71aa4>
   19600:	svcge	0x0038f47f
   19604:	strbmi	r9, [ip], -r6, lsl #20
   19608:			; <UNDEFINED> instruction: 0xf0437813
   1960c:	andsvc	r0, r3, r0, lsl r3
   19610:			; <UNDEFINED> instruction: 0xf103e738
   19614:	tstcs	r8, r4, lsl r4
   19618:			; <UNDEFINED> instruction: 0xf104fb01
   1961c:	stmia	r2!, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   19620:	rsbsle	r2, sl, r0, lsl #16
   19624:	blls	17fe48 <npth_sleep@plt+0x17a160>
   19628:	bls	231670 <npth_sleep@plt+0x22b988>
   1962c:	andsvs	r6, r4, fp, lsl r8
   19630:	ldmdbmi	r1, {r0, r3, r4, r5, r7, r9, sl, sp, lr, pc}^
   19634:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   19638:			; <UNDEFINED> instruction: 0xf7eb2000
   1963c:			; <UNDEFINED> instruction: 0x463aecd6
   19640:			; <UNDEFINED> instruction: 0xf04f4651
   19644:	vmov.i16	q8, #9	; 0x0009
   19648:			; <UNDEFINED> instruction: 0xf00a4800
   1964c:	strbt	pc, [r5], -r7, asr #16	; <UNPREDICTABLE>
   19650:			; <UNDEFINED> instruction: 0xf7eb4628
   19654:	bicslt	lr, r0, sl, lsr #27
   19658:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   1965c:	stmdbmi	r7, {r3, r5, r8, r9, sl, sp, lr, pc}^
   19660:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   19664:	blcs	151360c <npth_sleep@plt+0x150d924>
   19668:	bls	1cdbbc <npth_sleep@plt+0x1c7ed4>
   1966c:			; <UNDEFINED> instruction: 0xf0437813
   19670:	andsvc	r0, r3, r4, lsl #6
   19674:	stmdbmi	r2, {r1, r2, r3, r6, r7, r9, sl, sp, lr, pc}^
   19678:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   1967c:	ldc	7, cr15, [r4], #940	; 0x3ac
   19680:	ldrtmi	r4, [fp], -r0, asr #18
   19684:	ldrbtmi	r4, [r9], #-1618	; 0xfffff9ae
   19688:			; <UNDEFINED> instruction: 0xfff6f009
   1968c:			; <UNDEFINED> instruction: 0xf7ebe795
   19690:			; <UNDEFINED> instruction: 0x4680ef78
   19694:	vaddw.s8	<illegal reg q13.5>, q0, d8
   19698:	ldmdbmi	fp!, {fp, lr}
   1969c:	andcs	r2, r0, r5, lsl #4
   196a0:			; <UNDEFINED> instruction: 0xf7eb4479
   196a4:	strmi	lr, [r4], -r2, lsr #25
   196a8:			; <UNDEFINED> instruction: 0xf7ec4640
   196ac:			; <UNDEFINED> instruction: 0x463ae99c
   196b0:			; <UNDEFINED> instruction: 0x46034651
   196b4:			; <UNDEFINED> instruction: 0xf00a4620
   196b8:	usat	pc, #25, r1, lsl #16	; <UNPREDICTABLE>
   196bc:			; <UNDEFINED> instruction: 0xf1095cc2
   196c0:			; <UNDEFINED> instruction: 0xf0420101
   196c4:	strbpl	r0, [r2], #513	; 0x201
   196c8:	mulcc	r1, r9, r8
   196cc:	blcs	82b0f8 <npth_sleep@plt+0x825410>
   196d0:	blcs	289338 <npth_sleep@plt+0x283650>
   196d4:	mrcge	4, 3, APSR_nzcv, cr3, cr15, {3}
   196d8:	svccc	0x0001f819
   196dc:	svclt	0x00182b09
   196e0:	rscsle	r2, r9, r0, lsr #22
   196e4:			; <UNDEFINED> instruction: 0xf7ebe66b
   196e8:	strmi	lr, [r0], ip, asr #30
   196ec:	vaddw.s8	<illegal reg q13.5>, q0, d8
   196f0:	stmdbmi	r6!, {fp, lr}
   196f4:	andcs	r2, r0, r5, lsl #4
   196f8:			; <UNDEFINED> instruction: 0xf7eb4479
   196fc:			; <UNDEFINED> instruction: 0x4604ec76
   19700:			; <UNDEFINED> instruction: 0xf7ec4640
   19704:			; <UNDEFINED> instruction: 0x4651e970
   19708:	strtmi	r4, [r0], -r2, lsl #12
   1970c:			; <UNDEFINED> instruction: 0xffe6f009
   19710:	ldmdbmi	pc, {r1, r2, r3, r6, r7, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
   19714:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   19718:			; <UNDEFINED> instruction: 0xf7ebe78f
   1971c:	stmdacs	r0, {r1, r4, r5, r8, r9, sl, fp, sp, lr, pc}
   19720:	addlt	sp, r0, #154	; 0x9a
   19724:	stmvs	r0, {r6, ip, sp, lr, pc}
   19728:	ldmdbmi	sl, {r1, r6, r7, r9, sl, sp, lr, pc}
   1972c:	andcs	r2, r0, r5, lsl #4
   19730:			; <UNDEFINED> instruction: 0xf7eb4479
   19734:			; <UNDEFINED> instruction: 0x4621ec5a
   19738:			; <UNDEFINED> instruction: 0xff9ef009
   1973c:			; <UNDEFINED> instruction: 0xf7ebe73d
   19740:	svclt	0x0000ec66
   19744:	andeq	r5, r3, r2, ror #14
   19748:	muleq	r0, ip, r5
   1974c:	andeq	r0, r2, ip, asr #4
   19750:	andeq	r0, r2, lr
   19754:	andeq	r0, r2, lr, asr r0
   19758:	ldrdeq	pc, [r1], -sl
   1975c:	andeq	pc, r1, r2, lsr #30
   19760:	andeq	r5, r3, lr, lsr r5
   19764:	andeq	pc, r1, r6, lsr #26
   19768:	andeq	pc, r1, r6, lsr #26
   1976c:	andeq	pc, r1, sl, lsl #26
   19770:	andeq	pc, r1, r4, lsl sp	; <UNPREDICTABLE>
   19774:	andeq	pc, r1, r8, lsr #26
   19778:	muleq	r1, r2, ip
   1977c:	andeq	pc, r1, sl, lsl #25
   19780:	andeq	pc, r1, sl, ror #23
   19784:	andeq	pc, r1, lr, asr #23
   19788:	andeq	pc, r1, ip, ror #25
   1978c:	andeq	pc, r1, ip, lsr #22
   19790:	ldrdeq	pc, [r1], -r6
   19794:	andeq	pc, r1, r0, ror fp	; <UNPREDICTABLE>
   19798:	andscs	r4, r4, pc, asr #20
   1979c:	tstcs	r8, pc, asr #22
   197a0:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
   197a4:	ldmpl	r3, {r1, r2, r7, ip, sp, pc}^
   197a8:	movwls	r6, #22555	; 0x581b
   197ac:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   197b0:			; <UNDEFINED> instruction: 0xf7eb9004
   197b4:	andls	lr, r2, sl, lsl #31
   197b8:			; <UNDEFINED> instruction: 0xf0002800
   197bc:	strcs	r8, [r0, #-131]	; 0xffffff7d
   197c0:			; <UNDEFINED> instruction: 0xf00b9503
   197c4:	stmdbmi	r6, {r0, r1, r2, r4, r6, r7, r9, sl, fp, ip, sp, lr, pc}^
   197c8:	ldrbtmi	r4, [r9], #-1578	; 0xfffff9d6
   197cc:			; <UNDEFINED> instruction: 0xf92af006
   197d0:	stmdacs	r0, {r2, r9, sl, lr}
   197d4:			; <UNDEFINED> instruction: 0x4629d057
   197d8:	svc	0x00fcf7eb
   197dc:			; <UNDEFINED> instruction: 0xb3202101
   197e0:	svc	0x0030f7eb
   197e4:	blcs	b37f8 <npth_sleep@plt+0xadb10>
   197e8:			; <UNDEFINED> instruction: 0xf7ebd013
   197ec:	strmi	lr, [r5], -sl, asr #29
   197f0:	cmple	r2, r0, lsl #16
   197f4:	andcs	r4, r5, #966656	; 0xec000
   197f8:	ldrbtmi	r2, [r9], #-0
   197fc:	bl	ffd577b0 <npth_sleep@plt+0xffd51ac8>
   19800:	strtmi	r4, [r8], -r6, lsl #12
   19804:	stmia	lr!, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   19808:	strmi	r4, [r2], -r1, lsr #12
   1980c:			; <UNDEFINED> instruction: 0xf0094630
   19810:	strtmi	pc, [r0], -r5, ror #30
   19814:	bl	fedd77c8 <npth_sleep@plt+0xfedd1ae0>
   19818:			; <UNDEFINED> instruction: 0xf852f00c
   1981c:	andcs	r4, r0, #819200	; 0xc8000
   19820:			; <UNDEFINED> instruction: 0xf0064479
   19824:	ldrdcs	pc, [r0, -r5]
   19828:	bge	eb040 <npth_sleep@plt+0xe5358>
   1982c:	andls	sl, r0, #4, 22	; 0x1000
   19830:	bge	ab0b8 <npth_sleep@plt+0xa53d0>
   19834:	ldc2	7, cr15, [r4, #-1020]!	; 0xfffffc04
   19838:	strtmi	r4, [r0], -r6, lsl #12
   1983c:	bl	fe8d77f0 <npth_sleep@plt+0xfe8d1b08>
   19840:	ldmib	sp, {r1, r2, r4, r5, r6, r8, r9, fp, ip, sp, pc}^
   19844:	tstcs	r8, r2, lsl #6
   19848:			; <UNDEFINED> instruction: 0xf7ebb9b3
   1984c:	strmi	lr, [r4], -ip, asr #31
   19850:	stfmid	f3, [r6, #-800]!	; 0xfffffce0
   19854:	stmibvs	r8!, {r0, r2, r3, r4, r5, r6, sl, lr}
   19858:	bl	fe55780c <npth_sleep@plt+0xfe551b24>
   1985c:	stmib	r5, {r0, r1, r8, r9, fp, ip, pc}^
   19860:	bmi	8ea480 <npth_sleep@plt+0x8e4798>
   19864:	ldrbtmi	r4, [sl], #-2845	; 0xfffff4e3
   19868:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1986c:	subsmi	r9, sl, r5, lsl #22
   19870:			; <UNDEFINED> instruction: 0x4630d130
   19874:	ldcllt	0, cr11, [r0, #-24]!	; 0xffffffe8
   19878:			; <UNDEFINED> instruction: 0xf103fb01
   1987c:	svc	0x00b2f7eb
   19880:	stmdacs	r0, {r2, r9, sl, lr}
   19884:			; <UNDEFINED> instruction: 0xf7ebd1e5
   19888:			; <UNDEFINED> instruction: 0x4606ee7c
   1988c:	vaddw.s8	<illegal reg q13.5>, q0, d8
   19890:	stmdals	r2, {r9, sl, lr}
   19894:	bl	1dd7848 <npth_sleep@plt+0x1dd1b60>
   19898:	vqdmlsl.s<illegal width 8>	q15, d16, d3[4]
   1989c:	str	r4, [r9, r0, lsl #10]!
   198a0:			; <UNDEFINED> instruction: 0xf7eb9802
   198a4:	adcslt	lr, r2, #112, 22	; 0x1c000
   198a8:	cmpeq	r1, #72, 4	; 0x80000004	; <UNPREDICTABLE>
   198ac:			; <UNDEFINED> instruction: 0xd1d8429a
   198b0:	ldrbtmi	r4, [ip], #-3088	; 0xfffff3f0
   198b4:			; <UNDEFINED> instruction: 0xf7eb69a0
   198b8:	movwcs	lr, #2918	; 0xb66
   198bc:	stmib	r4, {r1, r2, r3, r4, r9, sl, lr}^
   198c0:	strb	r3, [lr, r6, lsl #6]
   198c4:	cdp	7, 5, cr15, cr12, cr11, {7}
   198c8:	stmdacs	r0, {r1, r2, r9, sl, lr}
   198cc:	vmla.i<illegal width 8>	d29, d16, d1[2]
   198d0:	strb	r4, [r6, r0, lsl #12]
   198d4:	bl	fe6d7888 <npth_sleep@plt+0xfe6d1ba0>
   198d8:	andeq	r5, r3, r0, ror r2
   198dc:	muleq	r0, ip, r5
   198e0:	andeq	pc, r1, r6, asr #21
   198e4:	andeq	pc, r1, sl, lsr #20
   198e8:	andeq	pc, r1, r0, ror sl	; <UNPREDICTABLE>
   198ec:	andeq	r5, r3, r8, lsr #29
   198f0:	andeq	r5, r3, sl, lsr #3
   198f4:	andeq	r5, r3, sl, asr #28
   198f8:	strlt	r4, [r8, #-2055]	; 0xfffff7f9
   198fc:			; <UNDEFINED> instruction: 0xf7eb4478
   19900:	stmdblt	r0, {r1, r2, r5, r6, r8, fp, sp, lr, pc}
   19904:			; <UNDEFINED> instruction: 0xf7ebbd08
   19908:	stmdbmi	r4, {r1, r3, r4, r5, r8, sl, fp, sp, lr, pc}
   1990c:			; <UNDEFINED> instruction: 0x46024479
   19910:	ldrbtmi	r4, [r8], #-2051	; 0xfffff7fd
   19914:			; <UNDEFINED> instruction: 0xff1ef009
   19918:	andeq	r5, r3, r0, lsl #28
   1991c:	ldrdeq	pc, [r1], -ip
   19920:	muleq	r1, lr, sl
   19924:	ldrbmi	lr, [r0, sp, lsr #18]!
   19928:	strmi	r4, [r8], -r1, lsl #13
   1992c:			; <UNDEFINED> instruction: 0x461f4952
   19930:	ldrbtmi	r4, [r9], #-2898	; 0xfffff4ae
   19934:	ldrmi	fp, [r0], r6, lsl #1
   19938:	ldmdavs	fp, {r0, r1, r3, r6, r7, fp, ip, lr}
   1993c:			; <UNDEFINED> instruction: 0xf04f9305
   19940:	mrslt	r0, (UNDEF: 58)
   19944:	andsvs	r2, r3, r0, lsl #6
   19948:	andscs	r4, r4, #115343360	; 0x6e00000
   1994c:			; <UNDEFINED> instruction: 0xf00d4631
   19950:	stmdacs	r0, {r0, r6, r7, r8, sl, fp, ip, sp, lr, pc}
   19954:	svccs	0x0000db5b
   19958:			; <UNDEFINED> instruction: 0xf8dfd056
   1995c:	ldrbtmi	sl, [sl], #292	; 0x124
   19960:			; <UNDEFINED> instruction: 0x4018f8da
   19964:	blmi	120615c <npth_sleep@plt+0x1200474>
   19968:	ldmibvs	sp, {r0, r1, r3, r4, r5, r6, sl, lr}^
   1996c:	eor	fp, r3, r5, lsr #18
   19970:			; <UNDEFINED> instruction: 0xf1043d01
   19974:	andsle	r0, pc, r8, lsl r4	; <UNPREDICTABLE>
   19978:	andscs	r1, r4, #32, 26	; 0x800
   1997c:			; <UNDEFINED> instruction: 0xf7eb4631
   19980:	stmdacs	r0, {r3, r8, r9, fp, sp, lr, pc}
   19984:	stmdavc	r2!, {r2, r4, r5, r6, r7, r8, ip, lr, pc}
   19988:	svceq	0x0000f1b8
   1998c:	movwcs	fp, #3852	; 0xf0c
   19990:	movweq	pc, #4098	; 0x1002	; <UNPREDICTABLE>
   19994:	streq	pc, [r1, #-2]
   19998:	teqlt	r7, #19456	; 0x4c00
   1999c:	strbcs	fp, [r2, #-421]!	; 0xfffffe5b
   199a0:	strmi	pc, [r0, #-704]	; 0xfffffd40
   199a4:			; <UNDEFINED> instruction: 0xf7ffe010
   199a8:			; <UNDEFINED> instruction: 0x4605fef7
   199ac:	cmple	r7, r0, lsl #16
   199b0:			; <UNDEFINED> instruction: 0x4018f8da
   199b4:	bicsle	r2, r6, r0, lsl #24
   199b8:	vmls.f<illegal width 8>	d18, d0, d2[4]
   199bc:	movwcs	r4, #5376	; 0x1500
   199c0:	streq	pc, [r1, -r7, lsl #1]
   199c4:	tstle	ip, pc, lsl r2
   199c8:	blmi	b2c28c <npth_sleep@plt+0xb265a4>
   199cc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   199d0:	blls	173a40 <npth_sleep@plt+0x16dd58>
   199d4:	qdaddle	r4, sl, sp
   199d8:	andlt	r4, r6, r8, lsr #12
   199dc:			; <UNDEFINED> instruction: 0x87f0e8bd
   199e0:			; <UNDEFINED> instruction: 0xf8c82301
   199e4:	svccs	0x00003000
   199e8:			; <UNDEFINED> instruction: 0xf012d1d9
   199ec:	tstle	r3, r8, lsl #12
   199f0:	strtle	r0, [r7], #-1747	; 0xfffff92d
   199f4:			; <UNDEFINED> instruction: 0xf04f2d00
   199f8:	vmls.f<illegal width 8>	d16, d0, d2[4]
   199fc:	svclt	0x00084500
   19a00:			; <UNDEFINED> instruction: 0xf7ff2500
   19a04:			; <UNDEFINED> instruction: 0xe7dfff79
   19a08:	ldc2	7, cr15, [r4], #-1020	; 0xfffffc04
   19a0c:	ldrcs	lr, [r7, #-1957]!	; 0xfffff85b
   19a10:	vmvn.i32	d20, #184549376	; 0x0b000000
   19a14:	ldrb	r4, [r3, r0, lsl #10]
   19a18:			; <UNDEFINED> instruction: 0xff6ef7ff
   19a1c:	ldmdbmi	ip, {r0, r1, r3, r4, r9, fp, lr}
   19a20:	ldrbtmi	r4, [sl], #-1608	; 0xfffff9b8
   19a24:	ldrbtmi	r2, [r9], #-768	; 0xfffffd00
   19a28:			; <UNDEFINED> instruction: 0xffeaf7f2
   19a2c:	stccs	6, cr4, [r0, #-20]	; 0xffffffec
   19a30:	stmdavc	r2!, {r1, r3, r6, r7, r8, ip, lr, pc}
   19a34:	vqdmlal.s<illegal width 8>	q9, d0, d2[4]
   19a38:			; <UNDEFINED> instruction: 0xf0124300
   19a3c:	svclt	0x00180f01
   19a40:	bfi	r4, sp, (invalid: 12:1)
   19a44:			; <UNDEFINED> instruction: 0xff58f7ff
   19a48:	ldmdbmi	r3, {r1, r4, r9, fp, lr}
   19a4c:	ldrbtmi	r4, [sl], #-1587	; 0xfffff9cd
   19a50:	ldrbtmi	r4, [r9], #-1608	; 0xfffff9b8
   19a54:			; <UNDEFINED> instruction: 0xffd4f7f2
   19a58:	stccs	6, cr4, [r0, #-20]	; 0xffffffec
   19a5c:			; <UNDEFINED> instruction: 0xe7e8d1b4
   19a60:	andcs	r4, r5, #229376	; 0x38000
   19a64:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   19a68:	b	fefd7a1c <npth_sleep@plt+0xfefd1d34>
   19a6c:	cdp2	0, 3, cr15, cr6, cr9, {0}
   19a70:	str	r2, [r5, r1, lsl #6]!
   19a74:	b	ff2d7a28 <npth_sleep@plt+0xff2d1d40>
   19a78:	ldrdeq	r5, [r3], -lr
   19a7c:	muleq	r0, ip, r5
   19a80:	muleq	r3, lr, sp
   19a84:	muleq	r3, r4, sp
   19a88:	andeq	r5, r3, r4, asr #32
   19a8c:	andeq	pc, r1, r6, lsr r9	; <UNPREDICTABLE>
   19a90:	andeq	pc, r1, r2, ror #19
   19a94:	andeq	pc, r1, r2, lsl r9	; <UNPREDICTABLE>
   19a98:			; <UNDEFINED> instruction: 0x0001f9b6
   19a9c:	andeq	pc, r1, lr, ror #18
   19aa0:	stmdavc	r3, {r3, r4, r5, r6, r7, r8, sl, ip, sp, pc}
   19aa4:	teqle	r3, pc, lsr #22
   19aa8:	mcrrne	8, 4, r7, r5, cr4
   19aac:	strmi	r4, [lr], -r7, lsl #12
   19ab0:	strmi	fp, [r8], -ip, ror #2
   19ab4:	stc	7, cr15, [ip, #-940]!	; 0xfffffc54
   19ab8:	andcs	r4, r0, #45088768	; 0x2b00000
   19abc:			; <UNDEFINED> instruction: 0xf8132c2f
   19ac0:	svclt	0x00084f01
   19ac4:	sfmcs	f3, 4, [r0], {1}
   19ac8:	blx	4e2b2 <npth_sleep@plt+0x485ca>
   19acc:	ldrtmi	pc, [r8], -r2, lsl #8	; <UNPREDICTABLE>
   19ad0:	ldc	7, cr15, [lr, #-940]	; 0xfffffc54
   19ad4:	andcc	r4, r1, r0, lsr #8
   19ad8:	ldm	r2!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   19adc:			; <UNDEFINED> instruction: 0xb1a84604
   19ae0:	ldmdblt	fp, {r0, r1, r3, r4, r5, r6, fp, ip, sp, lr}
   19ae4:			; <UNDEFINED> instruction: 0xf815e010
   19ae8:	cmnlt	fp, r1, lsl #30
   19aec:	strmi	r2, [r2], -pc, lsr #22
   19af0:			; <UNDEFINED> instruction: 0xf802bf1c
   19af4:	ldrmi	r3, [r0], -r1, lsl #22
   19af8:			; <UNDEFINED> instruction: 0x4631d1f5
   19afc:	b	16d7ab0 <npth_sleep@plt+0x16d1dc8>
   19b00:	svccc	0x0001f815
   19b04:	mvnsle	r2, r0, lsl #22
   19b08:	andvc	r2, r3, r0, lsl #6
   19b0c:	ldcllt	6, cr4, [r8, #128]!	; 0x80
   19b10:	ldrhtmi	lr, [r8], #141	; 0x8d
   19b14:	ldmlt	r0!, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   19b18:	cfstr32mi	mvfx11, [sl], {16}
   19b1c:	bvs	86ad14 <npth_sleep@plt+0x86502c>
   19b20:	ldfltd	f3, [r0, #-4]
   19b24:			; <UNDEFINED> instruction: 0xf7eb4620
   19b28:	ldmdblt	r0, {r1, r3, r5, r6, r7, r8, fp, sp, lr, pc}
   19b2c:	eorvs	r2, r3, #67108864	; 0x4000000
   19b30:			; <UNDEFINED> instruction: 0xf7ebbd10
   19b34:	stmdbmi	r4, {r2, r5, sl, fp, sp, lr, pc}
   19b38:			; <UNDEFINED> instruction: 0x46024479
   19b3c:	ldrbtmi	r4, [r8], #-2051	; 0xfffff7fd
   19b40:	cdp2	0, 0, cr15, cr8, cr9, {0}
   19b44:	andeq	r5, r3, r0, ror #23
   19b48:			; <UNDEFINED> instruction: 0x0001f6b0
   19b4c:	ldrdeq	pc, [r1], -sl
   19b50:	strbt	r2, [r7], r0, lsl #6
   19b54:	blmi	dac430 <npth_sleep@plt+0xda6748>
   19b58:	mvnsmi	lr, sp, lsr #18
   19b5c:	svcmi	0x0035447a
   19b60:	ldmpl	r3, {r1, r2, r3, r7, ip, sp, pc}^
   19b64:	ldrbtmi	r4, [pc], #-1542	; 19b6c <npth_sleep@plt+0x13e84>
   19b68:	movwls	r6, #55323	; 0xd81b
   19b6c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   19b70:	blx	fe057b76 <npth_sleep@plt+0xfe051e8e>
   19b74:			; <UNDEFINED> instruction: 0x2c0069bc
   19b78:	blmi	c0dc88 <npth_sleep@plt+0xc07fa0>
   19b7c:	ldmibvs	sp, {r0, r1, r3, r4, r5, r6, sl, lr}^
   19b80:			; <UNDEFINED> instruction: 0x466fb37d
   19b84:	stmdaeq	r0!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   19b88:	ldrbeq	r7, [r9, r3, lsr #16]
   19b8c:	ldrtmi	sp, [sl], -r5, lsr #8
   19b90:	tstcs	r4, r0, lsr #26
   19b94:	ldc2	0, cr15, [r8, #-52]	; 0xffffffcc
   19b98:	eorhi	pc, r8, sp, lsl #17
   19b9c:			; <UNDEFINED> instruction: 0xf0037823
   19ba0:	bcs	19a3c0 <npth_sleep@plt+0x1946d8>
   19ba4:			; <UNDEFINED> instruction: 0x232abf08
   19ba8:	ldrbeq	sp, [sl, -r8]
   19bac:	cmpcs	r3, #72, 30	; 0x120
   19bb0:			; <UNDEFINED> instruction: 0xf013d404
   19bb4:	svclt	0x00140f02
   19bb8:			; <UNDEFINED> instruction: 0x23202350
   19bbc:	ldrtmi	r2, [r9], -fp, lsr #4
   19bc0:			; <UNDEFINED> instruction: 0xf88d4630
   19bc4:	movwcs	r3, #41001	; 0xa029
   19bc8:	eorcc	pc, sl, sp, lsl #17
   19bcc:	stc	7, cr15, [r8, #-940]!	; 0xfffffc54
   19bd0:	ldrmi	r2, [r1], -r0, lsl #4
   19bd4:			; <UNDEFINED> instruction: 0xf7eb4630
   19bd8:	stccc	13, cr14, [r1, #-144]	; 0xffffff70
   19bdc:	ldreq	pc, [r8], #-260	; 0xfffffefc
   19be0:			; <UNDEFINED> instruction: 0xf7ffd1d2
   19be4:	strcs	pc, [r0, #-3721]	; 0xfffff177
   19be8:	blmi	46c440 <npth_sleep@plt+0x466758>
   19bec:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   19bf0:	blls	373c60 <npth_sleep@plt+0x36df78>
   19bf4:	tstle	r6, sl, asr r0
   19bf8:	andlt	r4, lr, r8, lsr #12
   19bfc:	ldrhhi	lr, [r0, #141]!	; 0x8d
   19c00:	stc2l	7, cr15, [sl, #1020]	; 0x3fc
   19c04:	ldmdblt	r8, {r0, r2, r9, sl, lr}
   19c08:			; <UNDEFINED> instruction: 0x2c0069bc
   19c0c:	ldr	sp, [r4, r9, ror #1]!
   19c10:	mrc2	7, 3, pc, cr2, cr15, {7}
   19c14:	andcs	r4, r5, #163840	; 0x28000
   19c18:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   19c1c:	stmib	r4!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   19c20:	ldc2l	0, cr15, [ip, #-36]	; 0xffffffdc
   19c24:			; <UNDEFINED> instruction: 0xf7ebe7e0
   19c28:	svclt	0x0000e9f2
   19c2c:			; <UNDEFINED> instruction: 0x00034eb4
   19c30:	muleq	r0, ip, r5
   19c34:	muleq	r3, r6, fp
   19c38:	andeq	r5, r3, r0, lsl #23
   19c3c:	andeq	r4, r3, r4, lsr #28
   19c40:			; <UNDEFINED> instruction: 0x0001f7ba
   19c44:	svcmi	0x00f0e92d
   19c48:	ldrmi	fp, [r6], -r7, lsl #1
   19c4c:	ldrcs	pc, [r0, #-2271]	; 0xfffff721
   19c50:	strmi	r9, [pc], -r2, lsl #6
   19c54:	strcc	pc, [ip, #-2271]	; 0xfffff721
   19c58:			; <UNDEFINED> instruction: 0x4605447a
   19c5c:	strls	pc, [r8, #-2271]	; 0xfffff721
   19c60:	ldrbtmi	r5, [r9], #2259	; 0x8d3
   19c64:	movwls	r6, #22555	; 0x581b
   19c68:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   19c6c:	stc2	0, cr15, [r2], {11}
   19c70:	ldrbtne	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
   19c74:	ldrbtmi	r2, [r9], #-512	; 0xfffffe00
   19c78:	cdp2	0, 13, cr15, cr4, cr5, {0}
   19c7c:			; <UNDEFINED> instruction: 0xf0002800
   19c80:	tstcs	r2, r2, ror #2
   19c84:			; <UNDEFINED> instruction: 0xf7eb4604
   19c88:			; <UNDEFINED> instruction: 0xb128eda6
   19c8c:	ldcl	7, cr15, [sl], {235}	; 0xeb
   19c90:	blcs	b3ca4 <npth_sleep@plt+0xadfbc>
   19c94:	cmphi	pc, r0, asr #32	; <UNPREDICTABLE>
   19c98:	ldmdaeq	r0, {r0, r2, r3, r8, ip, sp, lr, pc}
   19c9c:			; <UNDEFINED> instruction: 0xf7eb4620
   19ca0:	movwcs	lr, #2418	; 0x972
   19ca4:	ldrtmi	r4, [r1], -r2, asr #12
   19ca8:			; <UNDEFINED> instruction: 0xf7ff4628
   19cac:	stmdacs	r0, {r0, r1, r3, r4, r5, r9, sl, fp, ip, sp, lr, pc}
   19cb0:	teqhi	r5, r0	; <UNPREDICTABLE>
   19cb4:	ldrtcc	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
   19cb8:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   19cbc:	blcs	35b30 <npth_sleep@plt+0x2fe48>
   19cc0:	msrhi	SPSR_f, r0
   19cc4:	blcs	408dc <npth_sleep@plt+0x3abf4>
   19cc8:	cmphi	r8, r0, asr #32	; <UNPREDICTABLE>
   19ccc:	strtne	pc, [r4], #2271	; 0x8df
   19cd0:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
   19cd4:	mcr2	7, 7, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
   19cd8:	stmdacs	r0, {r0, r7, r9, sl, lr}
   19cdc:	teqhi	r3, r0	; <UNPREDICTABLE>
   19ce0:			; <UNDEFINED> instruction: 0xf0002d00
   19ce4:			; <UNDEFINED> instruction: 0xf8df8160
   19ce8:	stmibvs	r8!, {r4, r7, sl, ip}
   19cec:			; <UNDEFINED> instruction: 0xf0054479
   19cf0:			; <UNDEFINED> instruction: 0x4649f8f3
   19cf4:	blx	15d5d36 <npth_sleep@plt+0x15d004e>
   19cf8:	stmdacs	r0, {r1, r7, r9, sl, lr}
   19cfc:	msrhi	CPSR_, r0
   19d00:	ldrbtne	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   19d04:	ldrbtmi	r6, [r9], #-2472	; 0xfffff658
   19d08:			; <UNDEFINED> instruction: 0xf8e6f005
   19d0c:	ldrbtne	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   19d10:			; <UNDEFINED> instruction: 0x46044479
   19d14:			; <UNDEFINED> instruction: 0xf00569a8
   19d18:			; <UNDEFINED> instruction: 0x4603f8df
   19d1c:			; <UNDEFINED> instruction: 0xf04f4622
   19d20:	ldrbmi	r0, [r1], -r1, lsl #22
   19d24:			; <UNDEFINED> instruction: 0xf8cd4628
   19d28:			; <UNDEFINED> instruction: 0xf7f8b000
   19d2c:	strmi	pc, [r4], -pc, lsl #22
   19d30:			; <UNDEFINED> instruction: 0xf7eb4650
   19d34:			; <UNDEFINED> instruction: 0x2c00e928
   19d38:	cmphi	r0, r0	; <UNPREDICTABLE>
   19d3c:	blcs	1cc67d0 <npth_sleep@plt+0x1cc0ae8>
   19d40:	movwcs	fp, #3844	; 0xf04
   19d44:	cmple	r5, r3, lsl #6
   19d48:			; <UNDEFINED> instruction: 0xf7eb4630
   19d4c:			; <UNDEFINED> instruction: 0xf100ebe2
   19d50:	bl	1c55c <npth_sleep@plt+0x16874>
   19d54:			; <UNDEFINED> instruction: 0xf10a0a5a
   19d58:			; <UNDEFINED> instruction: 0xf7ea0001
   19d5c:			; <UNDEFINED> instruction: 0x4683ef72
   19d60:			; <UNDEFINED> instruction: 0xf0002800
   19d64:	ldmdavc	r0!, {r0, r2, r3, r5, r6, r7, pc}
   19d68:			; <UNDEFINED> instruction: 0x463146dc
   19d6c:	cdpeq	0, 3, cr15, cr10, cr15, {2}
   19d70:			; <UNDEFINED> instruction: 0xf0002800
   19d74:	stmdavc	sl, {r3, r4, r6, r7, r8, pc}^
   19d78:			; <UNDEFINED> instruction: 0xf8034663
   19d7c:	bcs	1c988 <npth_sleep@plt+0x16ca0>
   19d80:	tsthi	r0, r0, asr #32	; <UNPREDICTABLE>
   19d84:	ldrbmi	r2, [r8], -r0, lsl #4
   19d88:			; <UNDEFINED> instruction: 0xf7eb701a
   19d8c:	strmi	lr, [r2, #3010]	; 0xbc2
   19d90:	bicshi	pc, fp, r0, asr #1
   19d94:	orrslt	r9, fp, #3072	; 0xc00
   19d98:			; <UNDEFINED> instruction: 0xf0002d00
   19d9c:	ldmibmi	r9!, {r1, r5, r8, pc}^
   19da0:	ldrbtmi	r6, [r9], #-2472	; 0xfffff658
   19da4:			; <UNDEFINED> instruction: 0xf898f005
   19da8:			; <UNDEFINED> instruction: 0x4649465a
   19dac:	blx	ffed5dec <npth_sleep@plt+0xffed0104>
   19db0:	stmdacs	r0, {r1, r7, r9, sl, lr}
   19db4:	sbchi	pc, r1, r0
   19db8:	stmibvs	r8!, {r0, r1, r4, r5, r6, r7, r8, fp, lr}
   19dbc:			; <UNDEFINED> instruction: 0xf0054479
   19dc0:	ldmibmi	r2!, {r0, r1, r3, r7, fp, ip, sp, lr, pc}^
   19dc4:			; <UNDEFINED> instruction: 0x46044479
   19dc8:			; <UNDEFINED> instruction: 0xf00569a8
   19dcc:	strmi	pc, [r3], -r5, lsl #17
   19dd0:	andcs	r4, r1, r2, lsr #12
   19dd4:	andls	r4, r0, r1, asr r6
   19dd8:			; <UNDEFINED> instruction: 0xf7f84628
   19ddc:			; <UNDEFINED> instruction: 0x4604fab7
   19de0:			; <UNDEFINED> instruction: 0xf7eb4650
   19de4:	adclt	lr, r3, #208, 16	; 0xd00000
   19de8:	andle	r2, r7, r2, ror fp
   19dec:	ldrbmi	fp, [r8], -r4, asr #2
   19df0:	stmia	r8, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   19df4:			; <UNDEFINED> instruction: 0xf7eb4648
   19df8:	adds	lr, r1, r6, asr #17
   19dfc:	movwls	r2, #13056	; 0x3300
   19e00:	orrge	pc, ip, #14614528	; 0xdf0000
   19e04:	blx	dd7e08 <npth_sleep@plt+0xdd2120>
   19e08:			; <UNDEFINED> instruction: 0xf8da44fa
   19e0c:			; <UNDEFINED> instruction: 0xf7eb0018
   19e10:			; <UNDEFINED> instruction: 0x4628e8ba
   19e14:	ldrtmi	r4, [r1], -r2, asr #12
   19e18:	strcs	r2, [r0, #-769]	; 0xfffffcff
   19e1c:	strpl	lr, [r6, #-2506]	; 0xfffff636
   19e20:	stc2	7, cr15, [r0, #1020]	; 0x3fc
   19e24:			; <UNDEFINED> instruction: 0xf0002800
   19e28:	stcls	0, cr8, [r4, #-632]	; 0xfffffd88
   19e2c:			; <UNDEFINED> instruction: 0xf0402d00
   19e30:			; <UNDEFINED> instruction: 0xf00b809a
   19e34:	ldmibmi	r7, {r0, r1, r2, r3, r4, r7, r8, r9, fp, ip, sp, lr, pc}^
   19e38:	ldrbtmi	r4, [r9], #-1578	; 0xfffff9d6
   19e3c:	ldc2l	0, cr15, [r2, #20]!
   19e40:	stmdacs	r0, {r1, r2, r9, sl, lr}
   19e44:	msrhi	CPSR_x, r0
   19e48:			; <UNDEFINED> instruction: 0xf7eb4629
   19e4c:	smlawtlt	r8, r4, ip, lr
   19e50:	bl	ffe57e04 <npth_sleep@plt+0xffe5211c>
   19e54:	blcs	b3e68 <npth_sleep@plt+0xae180>
   19e58:	teqhi	r4, r0	; <UNPREDICTABLE>
   19e5c:	ldrtmi	r4, [r0], -lr, asr #19
   19e60:			; <UNDEFINED> instruction: 0xf7eb4479
   19e64:	strmi	lr, [r5], -lr, ror #24
   19e68:			; <UNDEFINED> instruction: 0xf0002800
   19e6c:			; <UNDEFINED> instruction: 0xf8df8118
   19e70:	strmi	r8, [r1], -ip, lsr #6
   19e74:			; <UNDEFINED> instruction: 0x464044f8
   19e78:	stcl	7, cr15, [r2], {235}	; 0xeb
   19e7c:			; <UNDEFINED> instruction: 0xf7eb4648
   19e80:	strbmi	lr, [r1], -r2, lsl #17
   19e84:			; <UNDEFINED> instruction: 0xf7ff4638
   19e88:	strmi	pc, [r0], fp, lsl #28
   19e8c:	tstcs	sl, r0, lsr r1
   19e90:			; <UNDEFINED> instruction: 0xf7eb4638
   19e94:	stmdacs	r0, {r1, r5, r6, r8, r9, fp, sp, lr, pc}
   19e98:	mrshi	pc, (UNDEF: 64)	; <UNPREDICTABLE>
   19e9c:			; <UNDEFINED> instruction: 0xf7eb4638
   19ea0:	movwcs	lr, #2872	; 0xb38
   19ea4:	movwls	r4, #1593	; 0x639
   19ea8:	strtmi	r4, [r8], -r2, lsl #12
   19eac:	ldc	7, cr15, [r6], #-940	; 0xfffffc54
   19eb0:	blcs	40ac4 <npth_sleep@plt+0x3addc>
   19eb4:	adcshi	pc, r1, r0, asr #32
   19eb8:	ldrbtmi	r4, [sl], #-2745	; 0xfffff547
   19ebc:	blcs	1500acc <npth_sleep@plt+0x14fade4>
   19ec0:	adchi	pc, lr, r0
   19ec4:	ldrbtmi	r4, [fp], #-2999	; 0xfffff449
   19ec8:	strtmi	r9, [r8], -r1, lsl #6
   19ecc:	ldmibmi	r6!, {r1, r8, r9, fp, ip, pc}
   19ed0:	ldrbtmi	r9, [r9], #-768	; 0xfffffd00
   19ed4:			; <UNDEFINED> instruction: 0xf7eb465b
   19ed8:	strtmi	lr, [r8], -lr, lsl #28
   19edc:	stmia	r6, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   19ee0:			; <UNDEFINED> instruction: 0xf0402800
   19ee4:			; <UNDEFINED> instruction: 0x462880bc
   19ee8:	stmib	sl, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   19eec:	stmdacs	r0, {r0, r2, r9, sl, lr}
   19ef0:	addshi	pc, r9, r0, asr #32
   19ef4:	ldrbtmi	r4, [pc], #-4013	; 19efc <npth_sleep@plt+0x14214>
   19ef8:			; <UNDEFINED> instruction: 0xf7eb69b8
   19efc:	ldrtmi	lr, [r0], -r4, asr #16
   19f00:	strpl	lr, [r6, #-2503]	; 0xfffff639
   19f04:	ldmda	lr!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   19f08:	ldc2l	7, cr15, [r6], #1020	; 0x3fc
   19f0c:			; <UNDEFINED> instruction: 0xf7eb4658
   19f10:			; <UNDEFINED> instruction: 0x4640e83a
   19f14:	ldmda	r6!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   19f18:			; <UNDEFINED> instruction: 0xf7f3b914
   19f1c:	strcs	pc, [r0], #-2611	; 0xfffff5cd
   19f20:	blmi	fe42c9b4 <npth_sleep@plt+0xfe426ccc>
   19f24:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   19f28:	blls	173f98 <npth_sleep@plt+0x16e2b0>
   19f2c:			; <UNDEFINED> instruction: 0xf040405a
   19f30:	strtmi	r8, [r0], -sl, lsl #2
   19f34:	pop	{r0, r1, r2, ip, sp, pc}
   19f38:	usub8mi	r8, r8, r0
   19f3c:	stmda	r2!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   19f40:			; <UNDEFINED> instruction: 0xf7eb4648
   19f44:			; <UNDEFINED> instruction: 0xf7ebe820
   19f48:	stmdacs	r0, {r2, r3, r4, r8, r9, fp, sp, lr, pc}
   19f4c:	addlt	sp, r0, #231	; 0xe7
   19f50:	strvs	pc, [r0], #64	; 0x40
   19f54:	strtmi	lr, [r0], -r4, ror #15
   19f58:	strbteq	pc, [fp], #-584	; 0xfffffdb8	; <UNPREDICTABLE>
   19f5c:	ldmda	r2, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   19f60:	strmi	pc, [r0], #-704	; 0xfffffd40
   19f64:			; <UNDEFINED> instruction: 0xf7ffe7dc
   19f68:	ldrbmi	pc, [r8], -r7, asr #25	; <UNPREDICTABLE>
   19f6c:	stmda	sl, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   19f70:			; <UNDEFINED> instruction: 0xf7eb4648
   19f74:	blls	153f9c <npth_sleep@plt+0x14e2b4>
   19f78:	sbcsle	r2, r0, r0, lsl #22
   19f7c:	vmls.i<illegal width 8>	d18, d0, d2[4]
   19f80:	strb	r4, [sp, r0, lsl #8]
   19f84:	smlabbcc	r2, r8, r8, r7
   19f88:	andcs	pc, r1, ip, lsl #17
   19f8c:			; <UNDEFINED> instruction: 0xf10cb930
   19f90:	strbt	r0, [sp], r2, lsl #24
   19f94:	vmvn.i32	d18, #786432	; 0x000c0000
   19f98:	strb	r4, [r1, r0, lsl #8]
   19f9c:	and	pc, r2, ip, lsl #17
   19fa0:	stfeqd	f7, [r3], {12}
   19fa4:	stmibmi	r3, {r2, r5, r6, r7, r9, sl, sp, lr, pc}
   19fa8:	strtmi	r2, [r8], -r5, lsl #4
   19fac:			; <UNDEFINED> instruction: 0xf7eb4479
   19fb0:			; <UNDEFINED> instruction: 0x4649e81c
   19fb4:			; <UNDEFINED> instruction: 0xf9f6f00e
   19fb8:	stmdacs	r0, {r1, r7, r9, sl, lr}
   19fbc:	ldmdbmi	lr!, {r6, r7, ip, lr, pc}^
   19fc0:	strtmi	r2, [r8], -r5, lsl #4
   19fc4:			; <UNDEFINED> instruction: 0xf7eb4479
   19fc8:	ldmdbmi	ip!, {r4, fp, sp, lr, pc}^
   19fcc:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   19fd0:	strtmi	r4, [r8], -r4, lsl #12
   19fd4:	stmda	r8, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   19fd8:	ldr	r4, [pc], r3, lsl #12
   19fdc:	andlt	pc, ip, sp, asr #17
   19fe0:	ldmdbmi	r7!, {r1, r4, r5, r7, r9, sl, sp, lr, pc}^
   19fe4:	strtmi	r2, [r8], -r5, lsl #4
   19fe8:			; <UNDEFINED> instruction: 0xf7ea4479
   19fec:	usub8mi	lr, sl, lr
   19ff0:			; <UNDEFINED> instruction: 0xf00e4649
   19ff4:	pkhtbmi	pc, r2, r7, asr #19	; <UNPREDICTABLE>
   19ff8:	addsle	r2, lr, r0, lsl #16
   19ffc:	andcs	r4, r5, #1851392	; 0x1c4000
   1a000:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   1a004:	svc	0x00f0f7ea
   1a008:	andcs	r4, r5, #1818624	; 0x1bc000
   1a00c:			; <UNDEFINED> instruction: 0x46044479
   1a010:			; <UNDEFINED> instruction: 0xf7ea4628
   1a014:	strmi	lr, [r3], -sl, ror #31
   1a018:	bmi	1b53b88 <npth_sleep@plt+0x1b4dea0>
   1a01c:	smlsldx	r4, sp, sl, r4
   1a020:	ldrbtmi	r4, [fp], #-2923	; 0xfffff495
   1a024:			; <UNDEFINED> instruction: 0xf7ebe750
   1a028:	strmi	lr, [r4], -ip, lsr #21
   1a02c:	rsbsle	r2, r2, r0, lsl #16
   1a030:	addlt	r4, r4, #104, 26	; 0x1a00
   1a034:	strvs	pc, [r0], #68	; 0x44
   1a038:	stmibvs	r8!, {r0, r2, r3, r4, r5, r6, sl, lr}
   1a03c:	svc	0x00a2f7ea
   1a040:	movwcs	r4, #1584	; 0x630
   1a044:	movwcc	lr, #27077	; 0x69c5
   1a048:	svc	0x009cf7ea
   1a04c:	mrrc2	7, 15, pc, r4, cr15	; <UNPREDICTABLE>
   1a050:			; <UNDEFINED> instruction: 0xf7ea4658
   1a054:			; <UNDEFINED> instruction: 0x4640ef98
   1a058:	svc	0x0094f7ea
   1a05c:			; <UNDEFINED> instruction: 0xf7ebe760
   1a060:			; <UNDEFINED> instruction: 0x4604ea90
   1a064:	stccs	6, cr4, [r0], {40}	; 0x28
   1a068:			; <UNDEFINED> instruction: 0xf7ebd03d
   1a06c:	strmi	lr, [r5], -sl, lsl #18
   1a070:	bicsle	r2, r8, r0, lsl #16
   1a074:	adclt	r4, r4, #88, 30	; 0x160
   1a078:	strvs	pc, [r0], #68	; 0x44
   1a07c:	ldmibvs	r8!, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
   1a080:	svc	0x0080f7ea
   1a084:	stmib	r7, {r4, r5, r9, sl, lr}^
   1a088:	ldrb	r5, [sp, r6, lsl #10]
   1a08c:	b	1e58040 <npth_sleep@plt+0x1e52358>
   1a090:	tstlt	r8, r4, lsl #12
   1a094:	strmi	pc, [r0], #-704	; 0xfffffd40
   1a098:	stc2	7, cr15, [lr], #-1020	; 0xfffffc04
   1a09c:			; <UNDEFINED> instruction: 0xf7ebe6a7
   1a0a0:			; <UNDEFINED> instruction: 0x4604ea70
   1a0a4:	vaddw.s8	<illegal reg q13.5>, q0, d8
   1a0a8:	strtmi	r4, [r0], -r0, lsl #8
   1a0ac:	ldc	7, cr15, [sl], {235}	; 0xeb
   1a0b0:			; <UNDEFINED> instruction: 0x46024631
   1a0b4:	ldrbtmi	r4, [r8], #-2121	; 0xfffff7b7
   1a0b8:	blx	4560e6 <npth_sleep@plt+0x4503fe>
   1a0bc:			; <UNDEFINED> instruction: 0xf7ea4630
   1a0c0:	strb	lr, [r9, r2, ror #30]!
   1a0c4:	ldrtmi	r4, [r0], -r6, asr #18
   1a0c8:			; <UNDEFINED> instruction: 0xf7eb4479
   1a0cc:			; <UNDEFINED> instruction: 0x4605eb3a
   1a0d0:	stmdami	r4, {r3, r4, r6, r8, r9, ip, sp, pc}^
   1a0d4:	ldrbtmi	r4, [r8], #-1577	; 0xfffff9d7
   1a0d8:			; <UNDEFINED> instruction: 0xf7eb3010
   1a0dc:			; <UNDEFINED> instruction: 0x4628eb92
   1a0e0:	stmia	lr, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1a0e4:			; <UNDEFINED> instruction: 0xf7ebe6ba
   1a0e8:	strmi	lr, [r4], -ip, asr #17
   1a0ec:	orrsle	r2, sl, r0, lsl #16
   1a0f0:	ldrbtmi	r4, [sp], #-3389	; 0xfffff2c3
   1a0f4:			; <UNDEFINED> instruction: 0xf7ea69a8
   1a0f8:	ldrtmi	lr, [r0], -r6, asr #30
   1a0fc:	strmi	lr, [r6], #-2501	; 0xfffff63b
   1a100:	svc	0x0040f7ea
   1a104:	blx	ffe5810a <npth_sleep@plt+0xffe52422>
   1a108:			; <UNDEFINED> instruction: 0xf7ea4658
   1a10c:			; <UNDEFINED> instruction: 0x4640ef3c
   1a110:	svc	0x0038f7ea
   1a114:	ldcmi	7, cr14, [r5, #-4]!
   1a118:			; <UNDEFINED> instruction: 0xe7eb447d
   1a11c:	strbmi	r4, [r0], -r9, lsr #12
   1a120:	bl	1bd80d4 <npth_sleep@plt+0x1bd23ec>
   1a124:	strbtmi	lr, [r3], -r4, asr #13
   1a128:			; <UNDEFINED> instruction: 0xf7ebe62c
   1a12c:	strmi	lr, [r4], -sl, lsr #20
   1a130:	vaddw.s8	<illegal reg q13.5>, q0, d8
   1a134:	strtmi	r4, [r0], -r0, lsl #8
   1a138:	mrrc	7, 14, pc, r4, cr11	; <UNPREDICTABLE>
   1a13c:			; <UNDEFINED> instruction: 0x46024631
   1a140:	ldrbtmi	r4, [r8], #-2091	; 0xfffff7d5
   1a144:			; <UNDEFINED> instruction: 0xf7eae7b8
   1a148:	blmi	ad5ed8 <npth_sleep@plt+0xad01f0>
   1a14c:	eorcs	pc, r9, #64, 4
   1a150:	stmdami	sl!, {r0, r3, r5, r8, fp, lr}
   1a154:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   1a158:			; <UNDEFINED> instruction: 0xf7eb4478
   1a15c:	svclt	0x0000edc0
   1a160:			; <UNDEFINED> instruction: 0x00034db8
   1a164:	muleq	r0, ip, r5
   1a168:	andeq	r4, r3, lr, lsr #27
   1a16c:	andeq	pc, r1, sl, lsl r6	; <UNPREDICTABLE>
   1a170:	andeq	r0, r0, r4, ror #11
   1a174:	andeq	pc, r1, r2, ror r7	; <UNPREDICTABLE>
   1a178:	andeq	pc, r1, r0, ror #14
   1a17c:	muleq	r1, r6, r7
   1a180:			; <UNDEFINED> instruction: 0x0001e8bc
   1a184:	andeq	pc, r1, r6, lsl r7	; <UNPREDICTABLE>
   1a188:	andeq	pc, r1, r8, asr r7	; <UNPREDICTABLE>
   1a18c:	andeq	pc, r1, r8, asr r7	; <UNPREDICTABLE>
   1a190:	strdeq	r5, [r3], -r4
   1a194:	andeq	pc, r1, r6, asr r4	; <UNPREDICTABLE>
   1a198:	andeq	pc, r1, r4, asr #13
   1a19c:	andeq	pc, r1, r0, asr #13
   1a1a0:	andeq	pc, r1, lr, ror r5	; <UNPREDICTABLE>
   1a1a4:	andeq	ip, r1, r2, asr sl
   1a1a8:	andeq	pc, r1, r6, ror #12
   1a1ac:	andeq	r5, r3, r6, lsl #16
   1a1b0:	andeq	r4, r3, ip, ror #21
   1a1b4:	andeq	pc, r1, r0, lsr #9
   1a1b8:	ldrdeq	pc, [r1], -r8
   1a1bc:	strdeq	lr, [r1], -lr	; <UNPREDICTABLE>
   1a1c0:	ldrdeq	pc, [r1], -r0
   1a1c4:	andeq	pc, r1, r2, lsl r5	; <UNPREDICTABLE>
   1a1c8:	andeq	pc, r1, r0, lsl r5	; <UNPREDICTABLE>
   1a1cc:	strdeq	ip, [r1], -ip	; <UNPREDICTABLE>
   1a1d0:	andeq	pc, r1, sl, lsl r4	; <UNPREDICTABLE>
   1a1d4:	andeq	r5, r3, r4, asr #13
   1a1d8:	andeq	r5, r3, r0, lsl #13
   1a1dc:	strdeq	ip, [r1], -lr
   1a1e0:	andeq	ip, r1, r4, asr #15
   1a1e4:	andeq	pc, r1, lr, ror #8
   1a1e8:	andeq	r5, r3, sl, lsl #12
   1a1ec:	andeq	r5, r3, r4, ror #11
   1a1f0:	andeq	ip, r1, sl, asr r7
   1a1f4:	strdeq	pc, [r1], -r0
   1a1f8:	muleq	r1, r2, r0
   1a1fc:	andeq	pc, r1, r8, asr #6
   1a200:			; <UNDEFINED> instruction: 0xf7ffb510
   1a204:	stcmi	8, cr15, [r7], {55}	; 0x37
   1a208:	stmibvs	r0!, {r2, r3, r4, r5, r6, sl, lr}
   1a20c:	cdp	7, 11, cr15, cr10, cr10, {7}
   1a210:	stmib	r4, {r8, r9, sp}^
   1a214:			; <UNDEFINED> instruction: 0xf7ff3306
   1a218:	pop	{r0, r1, r2, r3, r5, r6, r8, r9, fp, ip, sp, lr, pc}
   1a21c:			; <UNDEFINED> instruction: 0xf7f34010
   1a220:	svclt	0x0000b8b1
   1a224:	strdeq	r5, [r3], -r4
   1a228:			; <UNDEFINED> instruction: 0x4604b510
   1a22c:			; <UNDEFINED> instruction: 0xf7ebb168
   1a230:	stmdacs	r2, {r4, r5, r6, r8, fp, sp, lr, pc}
   1a234:	stmdbmi	r6, {r0, r3, r8, fp, ip, lr, pc}
   1a238:	strtmi	r3, [r0], #-2051	; 0xfffff7fd
   1a23c:			; <UNDEFINED> instruction: 0xf7ea4479
   1a240:	blx	fec55788 <npth_sleep@plt+0xfec4faa0>
   1a244:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
   1a248:	andcs	fp, r0, r0, lsl sp
   1a24c:	svclt	0x0000bd10
   1a250:	andeq	lr, r1, r8, lsl #18
   1a254:	svcmi	0x00f0e92d
   1a258:	stc	6, cr4, [sp, #-16]!
   1a25c:	movwcs	r8, #2818	; 0xb02
   1a260:	ldmdami	lr!, {r0, r2, r3, r4, r5, r6, r8, sl, fp, lr}^
   1a264:	addlt	r4, fp, sp, ror r4
   1a268:	stmdapl	r8!, {r0, r1, r9, ip, pc}
   1a26c:	andls	r6, r9, r0, lsl #16
   1a270:	andeq	pc, r0, pc, asr #32
   1a274:	andsvs	r4, r3, r8, lsl #12
   1a278:	bge	24469c <npth_sleep@plt+0x23e9b4>
   1a27c:			; <UNDEFINED> instruction: 0xff0af7fe
   1a280:	cmnlt	r0, r5, lsl #12
   1a284:	blmi	1d6cc64 <npth_sleep@plt+0x1d66f7c>
   1a288:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1a28c:	blls	2742fc <npth_sleep@plt+0x26e614>
   1a290:			; <UNDEFINED> instruction: 0xf040405a
   1a294:			; <UNDEFINED> instruction: 0x462880d5
   1a298:	ldc	0, cr11, [sp], #44	; 0x2c
   1a29c:	pop	{r1, r8, r9, fp, pc}
   1a2a0:	stmdals	r7, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1a2a4:	stcl	7, cr15, [sl], #940	; 0x3ac
   1a2a8:	stmdacs	r0, {r1, r2, r9, sl, lr}
   1a2ac:	sbchi	pc, sl, r0
   1a2b0:	stmdb	lr!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1a2b4:	strmi	r2, [r7], -r0, lsr #16
   1a2b8:	adchi	pc, r1, r0
   1a2bc:			; <UNDEFINED> instruction: 0xf0002814
   1a2c0:	blmi	1a3a52c <npth_sleep@plt+0x1a34844>
   1a2c4:			; <UNDEFINED> instruction: 0xf8dfaf05
   1a2c8:	ldrbtmi	r9, [fp], #-416	; 0xfffffe60
   1a2cc:	mcr	4, 0, r4, cr8, cr9, {7}
   1a2d0:	blmi	19a8d18 <npth_sleep@plt+0x19a3030>
   1a2d4:	mcr	4, 0, r4, cr8, cr11, {3}
   1a2d8:	bls	1e8b20 <npth_sleep@plt+0x1e2e38>
   1a2dc:			; <UNDEFINED> instruction: 0x46204639
   1a2e0:	blx	ff9562f6 <npth_sleep@plt+0xff95060e>
   1a2e4:	biclt	r4, r0, r3, lsl #13
   1a2e8:	vhsub.s8	d27, d24, d2
   1a2ec:	addmi	r0, sl, #80, 2
   1a2f0:	bcs	1c4e420 <npth_sleep@plt+0x1c48738>
   1a2f4:			; <UNDEFINED> instruction: 0xf7ebd05c
   1a2f8:			; <UNDEFINED> instruction: 0x4601eb76
   1a2fc:	ldrbtmi	r4, [r8], #-2140	; 0xfffff7a4
   1a300:			; <UNDEFINED> instruction: 0xf9ecf009
   1a304:			; <UNDEFINED> instruction: 0x465d4630
   1a308:	cdp	7, 3, cr15, cr12, cr10, {7}
   1a30c:			; <UNDEFINED> instruction: 0xf7ea9807
   1a310:	stmdals	r8, {r1, r3, r4, r5, r9, sl, fp, sp, lr, pc}
   1a314:	cdp	7, 3, cr15, cr6, cr10, {7}
   1a318:	ldmdami	r6, {r2, r4, r5, r7, r8, r9, sl, sp, lr, pc}^
   1a31c:	ldrbtmi	r9, [r8], #-2309	; 0xfffff6fb
   1a320:	blx	1d5634c <npth_sleep@plt+0x1d50664>
   1a324:			; <UNDEFINED> instruction: 0xa014f8dd
   1a328:	ldrbmi	r9, [r0], -r7, lsl #18
   1a32c:	ldcl	7, cr15, [r8], {234}	; 0xea
   1a330:	ldrbmi	r4, [r0], -r0, lsl #13
   1a334:	cdp	7, 2, cr15, cr6, cr10, {7}
   1a338:	andslt	pc, r4, sp, asr #17
   1a33c:	svceq	0x0000f1b8
   1a340:	bllt	d8e514 <npth_sleep@plt+0xd8882c>
   1a344:	suble	r2, sp, r0, lsl #24
   1a348:	stmibvs	r0!, {r0, r1, r3, r6, r8, fp, lr}
   1a34c:			; <UNDEFINED> instruction: 0xf0044479
   1a350:	strmi	pc, [r2], -r3, asr #27
   1a354:	stmdage	r6, {r0, r3, r6, r8, fp, lr}
   1a358:	ldrbtmi	r4, [r9], #-1587	; 0xfffff9cd
   1a35c:	bl	158310 <npth_sleep@plt+0x152628>
   1a360:	blle	764368 <npth_sleep@plt+0x75e680>
   1a364:	stmdbls	r6, {r8, r9, sp}
   1a368:			; <UNDEFINED> instruction: 0x4620461a
   1a36c:			; <UNDEFINED> instruction: 0xf7f79300
   1a370:	bvs	8da32c <npth_sleep@plt+0x8d4644>
   1a374:	strmi	r2, [r3], r3, lsl #20
   1a378:	eorle	r9, r8, r6, lsl #16
   1a37c:	cdp	7, 0, cr15, cr2, cr10, {7}
   1a380:	svceq	0x0000f1bb
   1a384:	ldr	sp, [sp, r9, lsr #1]!
   1a388:	strcs	r4, [r1, #-2109]	; 0xfffff7c3
   1a38c:			; <UNDEFINED> instruction: 0xf0094478
   1a390:			; <UNDEFINED> instruction: 0xb1a4fa3d
   1a394:	strbmi	r6, [r9], -r0, lsr #19
   1a398:	ldc2	0, cr15, [lr, #16]
   1a39c:	ldrb	r4, [r9, r2, lsl #12]
   1a3a0:	stmia	lr!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1a3a4:	addsle	r2, r8, r0, lsl #16
   1a3a8:			; <UNDEFINED> instruction: 0xf040b280
   1a3ac:	str	r6, [r9, r0, lsl #23]!
   1a3b0:	beq	455c18 <npth_sleep@plt+0x44ff30>
   1a3b4:			; <UNDEFINED> instruction: 0xf0092502
   1a3b8:			; <UNDEFINED> instruction: 0x2c00fa29
   1a3bc:	andcs	sp, r5, #-2147483590	; 0x8000003a
   1a3c0:	bne	fe455c28 <npth_sleep@plt+0xfe44ff40>
   1a3c4:			; <UNDEFINED> instruction: 0xf7ea4620
   1a3c8:			; <UNDEFINED> instruction: 0x4602ee10
   1a3cc:	blx	8142dc <npth_sleep@plt+0x80e5f4>
   1a3d0:	bcs	1596e04 <npth_sleep@plt+0x159111c>
   1a3d4:			; <UNDEFINED> instruction: 0xf04fd1d2
   1a3d8:			; <UNDEFINED> instruction: 0xf7ea0b70
   1a3dc:			; <UNDEFINED> instruction: 0xf2c0edd4
   1a3e0:	str	r4, [pc, r0, lsl #22]
   1a3e4:	andcs	r4, r5, #638976	; 0x9c000
   1a3e8:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   1a3ec:	ldcl	7, cr15, [ip, #936]!	; 0x3a8
   1a3f0:	str	r4, [pc, r2, lsl #12]!
   1a3f4:	blcs	c397c8 <npth_sleep@plt+0xc33ae0>
   1a3f8:	ldrbtvc	fp, [r5], #3848	; 0xf08
   1a3fc:	stmdbmi	r2!, {r0, r5, r6, r8, r9, sl, sp, lr, pc}
   1a400:	ldrtmi	r2, [r0], -ip, lsl #4
   1a404:			; <UNDEFINED> instruction: 0xf7eb4479
   1a408:	stmdacs	r0, {r1, r2, sl, fp, sp, lr, pc}
   1a40c:	svcge	0x0059f47f
   1a410:			; <UNDEFINED> instruction: 0x46336932
   1a414:	eorsvs	r7, r2, r7, lsr r1
   1a418:	svccs	0x0014f853
   1a41c:			; <UNDEFINED> instruction: 0xf8c6685b
   1a420:	cmnvc	r5, #5
   1a424:	andcc	pc, r9, r6, asr #17
   1a428:	ldrtmi	lr, [r0], -fp, asr #14
   1a42c:			; <UNDEFINED> instruction: 0xf7ea4645
   1a430:	stmdals	r7, {r1, r3, r5, r7, r8, sl, fp, sp, lr, pc}
   1a434:	stc	7, cr15, [r6, #936]!	; 0x3a8
   1a438:	bls	101060 <npth_sleep@plt+0xfb378>
   1a43c:			; <UNDEFINED> instruction: 0xe7216013
   1a440:	stcl	7, cr15, [r4, #936]!	; 0x3a8
   1a444:	ldm	ip, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1a448:	stmdacs	r0, {r0, r2, r9, sl, lr}
   1a44c:	svcge	0x005ef43f
   1a450:	strmi	pc, [r0, #-704]	; 0xfffffd40
   1a454:	svclt	0x0000e75a
   1a458:	andeq	r4, r3, ip, lsr #15
   1a45c:	muleq	r0, ip, r5
   1a460:	andeq	r4, r3, r8, lsl #15
   1a464:	andeq	pc, r1, sl, lsr #11
   1a468:	andeq	pc, r1, r8, lsr #11
   1a46c:	andeq	pc, r1, r0, ror r5	; <UNPREDICTABLE>
   1a470:	andeq	pc, r1, sl, asr r5	; <UNPREDICTABLE>
   1a474:	strdeq	pc, [r1], -r6
   1a478:	andeq	pc, r1, r4, asr r5	; <UNPREDICTABLE>
   1a47c:	andeq	pc, r1, lr, lsl #11
   1a480:	andeq	pc, r1, r4, lsr #9
   1a484:			; <UNDEFINED> instruction: 0x0001f4b6
   1a488:	andeq	pc, r1, r0, lsl #8
   1a48c:	svcmi	0x00f0e92d
   1a490:	stc	6, cr4, [sp, #-544]!	; 0xfffffde0
   1a494:	ldrmi	r8, [r1], r2, lsl #22
   1a498:	strbne	pc, [r0, #2271]	; 0x8df	; <UNPREDICTABLE>
   1a49c:	strbcs	pc, [r0, #2271]	; 0x8df	; <UNPREDICTABLE>
   1a4a0:	addslt	r4, r1, r9, ror r4
   1a4a4:	ldcls	8, cr5, [ip], {138}	; 0x8a
   1a4a8:	andls	r6, pc, #1179648	; 0x120000
   1a4ac:	andeq	pc, r0, #79	; 0x4f
   1a4b0:	stccs	3, cr9, [r1], {13}
   1a4b4:	strcs	fp, [r0, #-3980]	; 0xfffff074
   1a4b8:	blcs	238c4 <npth_sleep@plt+0x1dbdc>
   1a4bc:	strcs	fp, [r0, #-3848]	; 0xfffff0f8
   1a4c0:			; <UNDEFINED> instruction: 0xf0402d00
   1a4c4:			; <UNDEFINED> instruction: 0x46068132
   1a4c8:	svceq	0x0000f1b9
   1a4cc:	teqhi	r1, r0	; <UNPREDICTABLE>
   1a4d0:	mulne	r0, r9, r8
   1a4d4:			; <UNDEFINED> instruction: 0xf000297c
   1a4d8:			; <UNDEFINED> instruction: 0xf8df8141
   1a4dc:	strls	sl, [r8, #-1416]	; 0xfffffa78
   1a4e0:	strls	r4, [r5, #-1274]	; 0xfffffb06
   1a4e4:	strpl	lr, [r9, #-2509]	; 0xfffff633
   1a4e8:	blcs	41124 <npth_sleep@plt+0x3b43c>
   1a4ec:	tsthi	r5, r0	; <UNPREDICTABLE>
   1a4f0:	smladcs	r0, ip, fp, r9
   1a4f4:	andsls	pc, ip, sp, asr #17
   1a4f8:	bleq	fd690c <npth_sleep@plt+0xfd0c24>
   1a4fc:	strbcc	pc, [r8, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
   1a500:	movwls	r4, #46203	; 0xb47b
   1a504:	strbcc	pc, [r4, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
   1a508:	movwls	r4, #50299	; 0xc47b
   1a50c:	strbcc	pc, [r0, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
   1a510:	mcr	4, 0, r4, cr8, cr11, {3}
   1a514:	eors	r3, r6, r0, lsl sl
   1a518:			; <UNDEFINED> instruction: 0xf0002e00
   1a51c:			; <UNDEFINED> instruction: 0xf8df80bb
   1a520:	ldmibvs	r0!, {r2, r4, r6, r8, sl, ip}
   1a524:			; <UNDEFINED> instruction: 0xf0044479
   1a528:			; <UNDEFINED> instruction: 0x4601fcd7
   1a52c:	ldrbmi	r2, [r2], -r0, lsl #6
   1a530:	movwcc	lr, #6605	; 0x19cd
   1a534:	strls	r4, [r0, #-1584]	; 0xfffff9d0
   1a538:	blx	7d851c <npth_sleep@plt+0x7d2834>
   1a53c:	stmdacs	r0, {r0, r1, r9, sl, lr}
   1a540:	sbcshi	pc, r0, r0, asr #32
   1a544:	teqeq	r0, r5, lsl #2	; <UNPREDICTABLE>
   1a548:	eorseq	pc, r0, r4, lsl #2
   1a54c:	bl	ff2584fc <npth_sleep@plt+0xff252814>
   1a550:	stmdacs	r0, {r0, r1, r9, sl, lr}
   1a554:	sbchi	pc, r6, r0
   1a558:	blcs	41174 <npth_sleep@plt+0x3b48c>
   1a55c:	addhi	pc, r6, r0, asr #32
   1a560:	blcs	41188 <npth_sleep@plt+0x3b4a0>
   1a564:	mcrcs	0, 0, sp, cr0, cr9, {3}
   1a568:	adchi	pc, ip, r0
   1a56c:	strne	pc, [r8, #-2271]	; 0xfffff721
   1a570:	ldrbtmi	r6, [r9], #-2480	; 0xfffff650
   1a574:	ldc2	0, cr15, [r0], #16
   1a578:	strtmi	r4, [r8], -r7, lsl #12
   1a57c:	stc	7, cr15, [r2, #-936]	; 0xfffffc58
   1a580:			; <UNDEFINED> instruction: 0xf7ea4620
   1a584:	ldrbmi	lr, [r9], -r0, lsl #26
   1a588:			; <UNDEFINED> instruction: 0xf7ea2001
   1a58c:	strmi	lr, [r4], -r8, lsl #24
   1a590:			; <UNDEFINED> instruction: 0xf0002800
   1a594:	blls	73ad58 <npth_sleep@plt+0x735070>
   1a598:			; <UNDEFINED> instruction: 0xf1032210
   1a59c:	movwcs	r3, #2559	; 0x9ff
   1a5a0:	movwcs	r6, #12291	; 0x3003
   1a5a4:	movwcs	lr, #6592	; 0x19c0
   1a5a8:			; <UNDEFINED> instruction: 0xf8c09b0a
   1a5ac:	blcs	3e664 <npth_sleep@plt+0x3897c>
   1a5b0:	msrhi	CPSR_sc, r0
   1a5b4:	svceq	0x0000f1b8
   1a5b8:	strbmi	sp, [r0], -r1, rrx
   1a5bc:	mrc2	7, 1, pc, cr4, cr15, {7}
   1a5c0:	ldrdcs	lr, [fp, -sp]
   1a5c4:	stmdacs	r0, {r8, r9, sp}
   1a5c8:	svclt	0x00184640
   1a5cc:	bls	1ebe18 <npth_sleep@plt+0x1e6130>
   1a5d0:	mrrc2	0, 0, pc, r0, cr5	; <UNPREDICTABLE>
   1a5d4:	vmlane.f64	d9, d5, d7
   1a5d8:	qadd16mi	fp, r9, r4
   1a5dc:			; <UNDEFINED> instruction: 0x463b4619
   1a5e0:	smlsdcs	r0, r2, r6, r4
   1a5e4:	strls	r4, [r0], #-1584	; 0xfffff9d0
   1a5e8:	strvc	lr, [r1, -sp, asr #19]
   1a5ec:			; <UNDEFINED> instruction: 0xf9c4f7f7
   1a5f0:	strtmi	r4, [r8], -r3, lsl #12
   1a5f4:			; <UNDEFINED> instruction: 0xf7ea9306
   1a5f8:	blls	295918 <npth_sleep@plt+0x28fc30>
   1a5fc:	blls	1abe6c <npth_sleep@plt+0x1a6184>
   1a600:	svclt	0x001842bb
   1a604:	bcs	2bef4 <npth_sleep@plt+0x2620c>
   1a608:	teqhi	sl, r0	; <UNPREDICTABLE>
   1a60c:	andcs	r4, r1, r9, asr r6
   1a610:	bl	ff1585c0 <npth_sleep@plt+0xff1528d8>
   1a614:	stmdacs	r0, {r0, r2, r9, sl, lr}
   1a618:	mvnhi	pc, r0
   1a61c:	andscs	r2, r0, #67108864	; 0x4000000
   1a620:	movwcs	lr, #6592	; 0x19c0
   1a624:			; <UNDEFINED> instruction: 0xf8c09b05
   1a628:	andvs	r9, r7, ip, lsr #32
   1a62c:	blls	248bc0 <npth_sleep@plt+0x242ed8>
   1a630:			; <UNDEFINED> instruction: 0xf47f2b00
   1a634:			; <UNDEFINED> instruction: 0xb32eaf71
   1a638:	strbne	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   1a63c:	ldrbtmi	r6, [r9], #-2480	; 0xfffff650
   1a640:	mcrr2	0, 0, pc, sl, cr4	; <UNPREDICTABLE>
   1a644:	ldrb	r4, [r1, -r1, lsl #12]!
   1a648:			; <UNDEFINED> instruction: 0xf8dfb366
   1a64c:	ldmibvs	r0!, {r2, r4, r5, sl, ip}
   1a650:			; <UNDEFINED> instruction: 0xf0044479
   1a654:	strmi	pc, [r1], -r1, asr #24
   1a658:	cmplt	lr, #104, 14	; 0x1a00000
   1a65c:	strtne	pc, [r4], #-2271	; 0xfffff721
   1a660:	ldrbtmi	r6, [r9], #-2480	; 0xfffff650
   1a664:	ldc2	0, cr15, [r8], #-16
   1a668:	str	r4, [r6, r7, lsl #12]
   1a66c:			; <UNDEFINED> instruction: 0xf8dfb396
   1a670:	ldmibvs	r0!, {r3, r4, sl, ip}
   1a674:			; <UNDEFINED> instruction: 0xf0044479
   1a678:	strmi	pc, [r7], -pc, lsr #24
   1a67c:	stmdbls	r7, {r0, r2, r3, r4, r5, r6, r8, r9, sl, sp, lr, pc}
   1a680:	str	r4, [ip, r5, asr #12]!
   1a684:	bne	455eec <npth_sleep@plt+0x450204>
   1a688:	ldrtmi	r2, [r0], -r5, lsl #4
   1a68c:	stc	7, cr15, [ip], #936	; 0x3a8
   1a690:	strb	r4, [fp, -r1, lsl #12]
   1a694:	andcs	r4, r5, #4145152	; 0x3f4000
   1a698:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
   1a69c:	stc	7, cr15, [r4], #936	; 0x3a8
   1a6a0:	strb	r4, [r3, -r1, lsl #12]
   1a6a4:	andcs	r4, r5, #4096000	; 0x3e8000
   1a6a8:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
   1a6ac:	ldc	7, cr15, [ip], {234}	; 0xea
   1a6b0:	ldr	r4, [fp, -r1, lsl #12]!
   1a6b4:	andcs	r4, r5, #4046848	; 0x3dc000
   1a6b8:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
   1a6bc:	ldc	7, cr15, [r4], {234}	; 0xea
   1a6c0:	ldrb	r4, [sl, -r7, lsl #12]
   1a6c4:	andcs	r4, r5, #244, 18	; 0x3d0000
   1a6c8:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
   1a6cc:	stc	7, cr15, [ip], {234}	; 0xea
   1a6d0:	ldrb	r4, [r2, -r7, lsl #12]
   1a6d4:	andcs	r4, r5, #3948544	; 0x3c4000
   1a6d8:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
   1a6dc:	stc	7, cr15, [r4], {234}	; 0xea
   1a6e0:	strb	r4, [sl, -r7, lsl #12]
   1a6e4:	movwls	r4, #22056	; 0x5628
   1a6e8:	mcrr	7, 14, pc, ip, cr10	; <UNPREDICTABLE>
   1a6ec:	strbmi	r9, [pc], -r5, lsl #22
   1a6f0:	strtmi	fp, [r0], -fp, asr #6
   1a6f4:			; <UNDEFINED> instruction: 0xf7ea9305
   1a6f8:	blls	195818 <npth_sleep@plt+0x18fb30>
   1a6fc:	bmi	ff62cea4 <npth_sleep@plt+0xff6271bc>
   1a700:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
   1a704:	bls	3f4750 <npth_sleep@plt+0x3eea68>
   1a708:			; <UNDEFINED> instruction: 0xf0404051
   1a70c:	ldrmi	r8, [r8], -r4, lsr #3
   1a710:	ldc	0, cr11, [sp], #68	; 0x44
   1a714:	pop	{r1, r8, r9, fp, pc}
   1a718:	blls	73e6e0 <npth_sleep@plt+0x7389f8>
   1a71c:			; <UNDEFINED> instruction: 0xf0002b00
   1a720:	blls	73ac28 <npth_sleep@plt+0x734f40>
   1a724:			; <UNDEFINED> instruction: 0xf0002b01
   1a728:	teqcs	r7, #215	; 0xd7
   1a72c:	movwmi	pc, #704	; 0x2c0	; <UNPREDICTABLE>
   1a730:			; <UNDEFINED> instruction: 0xf8dfe7e4
   1a734:			; <UNDEFINED> instruction: 0xf8cda370
   1a738:	ldrbtmi	r9, [sl], #32
   1a73c:	andsls	pc, r4, sp, asr #17
   1a740:	stmdbls	r9, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
   1a744:	stcls	6, cr14, [sp, #-832]	; 0xfffffcc0
   1a748:	teqeq	r0, r4, lsl #2	; <UNPREDICTABLE>
   1a74c:	movwls	r4, #22074	; 0x563a
   1a750:			; <UNDEFINED> instruction: 0xf7ea4628
   1a754:	blls	19665c <npth_sleep@plt+0x190974>
   1a758:	strb	r5, [sl, fp, ror #11]
   1a75c:	streq	pc, [r1, -r9, lsl #2]
   1a760:			; <UNDEFINED> instruction: 0xf7ea4638
   1a764:			; <UNDEFINED> instruction: 0x4604eefa
   1a768:	addmi	fp, r7, #88, 6	; 0x60000001
   1a76c:	smlawbhi	r7, r0, r0, pc	; <UNPREDICTABLE>
   1a770:	teqge	r4, #14614528	; 0xdf0000	; <UNPREDICTABLE>
   1a774:	bmi	ff36c028 <npth_sleep@plt+0xff366340>
   1a778:	ldrbtmi	r4, [sl], #4045	; 0xfcd
   1a77c:	teqlt	r4, #14614528	; 0xdf0000	; <UNPREDICTABLE>
   1a780:	strls	r4, [r8, #-1146]	; 0xfffffb86
   1a784:	mcrne	4, 2, r4, cr5, cr15, {3}
   1a788:			; <UNDEFINED> instruction: 0x465044fb
   1a78c:	movwls	r9, #20998	; 0x5206
   1a790:	and	r9, r3, r9, lsl #6
   1a794:	rsbsle	r2, r5, r2, asr fp
   1a798:	andle	r4, ip, sp, asr #10
   1a79c:	svccc	0x0001f819
   1a7a0:	andsle	r2, sl, r1, asr #22
   1a7a4:	eorle	r2, r0, r0, asr fp
   1a7a8:	mvnsle	r2, lr, asr #22
   1a7ac:			; <UNDEFINED> instruction: 0xf04f454d
   1a7b0:	movwls	r0, #37633	; 0x9301
   1a7b4:			; <UNDEFINED> instruction: 0x4682d1f2
   1a7b8:			; <UNDEFINED> instruction: 0xf1042301
   1a7bc:	movwls	r0, #43265	; 0xa901
   1a7c0:	mulls	r8, r2, r6
   1a7c4:			; <UNDEFINED> instruction: 0xf8df48bc
   1a7c8:	ldrbtmi	sl, [r8], #-756	; 0xfffffd0c
   1a7cc:	stmib	sp, {r0, r2, sl, ip, pc}^
   1a7d0:	ldrbtmi	r4, [sl], #1033	; 0x409
   1a7d4:			; <UNDEFINED> instruction: 0xf81af009
   1a7d8:	cfmadd32cs	mvax4, mvfx14, mvfx0, mvfx6
   1a7dc:	ldmibmi	r8!, {r0, r1, r5, r6, ip, lr, pc}
   1a7e0:	ldrbtmi	r6, [r9], #-2480	; 0xfffff650
   1a7e4:	blx	1e567fe <npth_sleep@plt+0x1e50b16>
   1a7e8:	mcrcs	7, 0, lr, cr0, cr6, {6}
   1a7ec:	ldmibmi	r5!, {r2, r3, r5, r6, ip, lr, pc}
   1a7f0:	ldmibvs	r0!, {r0, r8, r9, sp}
   1a7f4:	movwls	r4, #33913	; 0x8479
   1a7f8:	blx	1bd6812 <npth_sleep@plt+0x1bd0b2a>
   1a7fc:	strbmi	lr, [pc], -ip, asr #15
   1a800:			; <UNDEFINED> instruction: 0x901cf8dd
   1a804:			; <UNDEFINED> instruction: 0xf0002e00
   1a808:	stmibmi	pc!, {r2, r6, r7, pc}	; <UNPREDICTABLE>
   1a80c:	ldrbtmi	r6, [r9], #-2480	; 0xfffff650
   1a810:	blx	18d682a <npth_sleep@plt+0x18d0b42>
   1a814:			; <UNDEFINED> instruction: 0xf1b94601
   1a818:			; <UNDEFINED> instruction: 0xf0000f00
   1a81c:	bmi	feafaaf8 <npth_sleep@plt+0xfeaf4e10>
   1a820:	stmiami	fp!, {r0, r1, r3, r6, r9, sl, lr}
   1a824:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
   1a828:	stmdage	lr, {ip, pc}
   1a82c:	ldm	ip, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1a830:	blle	c64838 <npth_sleep@plt+0xc5eb50>
   1a834:			; <UNDEFINED> instruction: 0xf1b89d0e
   1a838:	eorsle	r0, ip, r0, lsl #30
   1a83c:			; <UNDEFINED> instruction: 0xf7ff4640
   1a840:	stmdacs	r0, {r0, r1, r4, r5, r6, r7, sl, fp, ip, sp, lr, pc}
   1a844:	stmibmi	r3!, {r0, r2, r3, r4, r5, r8, ip, lr, pc}
   1a848:			; <UNDEFINED> instruction: 0x462a4479
   1a84c:	movwcs	r4, #1600	; 0x640
   1a850:	blx	45686e <npth_sleep@plt+0x450b86>
   1a854:	strmi	r4, [r0], r5, lsl #12
   1a858:	movwcs	fp, #864	; 0x360
   1a85c:			; <UNDEFINED> instruction: 0x46294652
   1a860:	movwcc	lr, #6605	; 0x19cd
   1a864:	strls	r4, [r0], #-1584	; 0xfffff9d0
   1a868:			; <UNDEFINED> instruction: 0xf886f7f7
   1a86c:	strbmi	r4, [r0], -r3, lsl #12
   1a870:			; <UNDEFINED> instruction: 0xf7ea9305
   1a874:	stmdals	lr, {r3, r7, r8, r9, fp, sp, lr, pc}
   1a878:	bl	fe158828 <npth_sleep@plt+0xfe152b40>
   1a87c:	ldr	r9, [r7, -r5, lsl #22]!
   1a880:	ldr	r4, [r5, -pc, asr #12]!
   1a884:			; <UNDEFINED> instruction: 0xf0002e00
   1a888:	ldmibvs	r0!, {r1, r4, r7, pc}
   1a88c:			; <UNDEFINED> instruction: 0xf0044639
   1a890:	movwcs	pc, #6947	; 0x1b23	; <UNPREDICTABLE>
   1a894:	ldrb	r9, [pc, -r5, lsl #6]!
   1a898:	strls	r2, [lr, #-1280]	; 0xfffffb00
   1a89c:	svceq	0x0000f1b8
   1a8a0:	strbmi	sp, [sp], -ip, asr #3
   1a8a4:	stmibmi	ip, {r0, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   1a8a8:	ldrtmi	r2, [r0], -r5, lsl #4
   1a8ac:			; <UNDEFINED> instruction: 0xf7ea4479
   1a8b0:			; <UNDEFINED> instruction: 0xe771eb9c
   1a8b4:	stccs	13, cr9, [r0, #-56]	; 0xffffffc8
   1a8b8:	addshi	pc, r2, r0
   1a8bc:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   1a8c0:	stmibmi	r6, {r0, r1, r3, r6, r7, r8, r9, sl, sp, lr, pc}
   1a8c4:			; <UNDEFINED> instruction: 0xe7c04479
   1a8c8:	ldrbmi	r2, [r9], -r5, lsl #4
   1a8cc:	movwcs	r4, #5680	; 0x1630
   1a8d0:			; <UNDEFINED> instruction: 0xf7ea9308
   1a8d4:	ldrb	lr, [pc, -sl, lsl #23]
   1a8d8:	svceq	0x0000f1b9
   1a8dc:	stmibmi	r0, {r0, r3, r4, r5, r6, ip, lr, pc}
   1a8e0:	ldrbtmi	r4, [r9], #-1608	; 0xfffff9b8
   1a8e4:	ldmib	ip!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1a8e8:			; <UNDEFINED> instruction: 0xf1b8b350
   1a8ec:			; <UNDEFINED> instruction: 0xf0000f00
   1a8f0:	strbmi	r8, [r0], -fp, lsl #1
   1a8f4:	ldc2	7, cr15, [r8], {255}	; 0xff
   1a8f8:	cmnle	r7, r0, lsl #16
   1a8fc:	ldrbtmi	r4, [ip], #-3193	; 0xfffff387
   1a900:	rsbsle	r2, r0, r0, lsl #28
   1a904:	ldmibvs	r0!, {r3, r4, r5, r6, r8, fp, lr}
   1a908:			; <UNDEFINED> instruction: 0xf0044479
   1a90c:	movwcs	pc, #2789	; 0xae5	; <UNPREDICTABLE>
   1a910:	blmi	1dbf51c <npth_sleep@plt+0x1db9834>
   1a914:	andls	r4, r0, r1, lsr #12
   1a918:	ldrbtmi	r4, [fp], #-1610	; 0xfffff9b6
   1a91c:			; <UNDEFINED> instruction: 0xf0054640
   1a920:	strmi	pc, [r4], -r9, lsr #21
   1a924:			; <UNDEFINED> instruction: 0x46a0b330
   1a928:	andcs	r4, r0, #34603008	; 0x2100000
   1a92c:			; <UNDEFINED> instruction: 0xf7f74630
   1a930:			; <UNDEFINED> instruction: 0x4603fe9d
   1a934:	movwls	r4, #22080	; 0x5640
   1a938:	bl	9588e8 <npth_sleep@plt+0x952c00>
   1a93c:	ldrb	r9, [sp], r5, lsl #22
   1a940:	rsbsle	r2, r6, r0, lsl #28
   1a944:	ldmibvs	r0!, {r1, r3, r5, r6, r8, fp, lr}
   1a948:			; <UNDEFINED> instruction: 0xf0044479
   1a94c:	strmi	pc, [r4], -r5, asr #21
   1a950:	svceq	0x0000f1b8
   1a954:			; <UNDEFINED> instruction: 0x4640d074
   1a958:	stc2l	7, cr15, [r6], #-1020	; 0xfffffc04
   1a95c:	cmnle	r5, r0, lsl #16
   1a960:	ldrbtmi	r4, [r9], #-2404	; 0xfffff69c
   1a964:	strbmi	r4, [r0], -r2, lsr #12
   1a968:			; <UNDEFINED> instruction: 0xf0052300
   1a96c:	strmi	pc, [r4], -r3, lsl #21
   1a970:	bicsle	r2, r8, r0, lsl #16
   1a974:	cdp	7, 0, cr15, cr4, cr10, {7}
   1a978:			; <UNDEFINED> instruction: 0xf043b283
   1a97c:	stmdacs	r0, {r7, r8, r9, sp, lr}
   1a980:	mrcge	4, 5, APSR_nzcv, cr12, cr15, {3}
   1a984:	ldrt	r4, [r9], r3, lsl #12
   1a988:	ldrbtmi	r4, [fp], #-2907	; 0xfffff4a5
   1a98c:			; <UNDEFINED> instruction: 0x4618461a
   1a990:	ldmdbmi	sl, {r1, r3, r6, r8, r9, sl, sp, lr, pc}^
   1a994:	ldrtmi	r2, [r0], -r5, lsl #4
   1a998:			; <UNDEFINED> instruction: 0xf7ea4479
   1a99c:	strmi	lr, [r1], -r6, lsr #22
   1a9a0:			; <UNDEFINED> instruction: 0x4630e739
   1a9a4:			; <UNDEFINED> instruction: 0xf7f79305
   1a9a8:	blls	19a65c <npth_sleep@plt+0x194974>
   1a9ac:	stmdbls	r6, {r1, r2, r5, r7, r9, sl, sp, lr, pc}
   1a9b0:	ldrtmi	r2, [r0], -r5, lsl #4
   1a9b4:	movwls	r2, #21249	; 0x5301
   1a9b8:	bl	5d8968 <npth_sleep@plt+0x5d2c80>
   1a9bc:			; <UNDEFINED> instruction: 0xf8dfe6ec
   1a9c0:	strls	sl, [r8, #-320]	; 0xfffffec0
   1a9c4:	strls	r4, [r5, #-1274]	; 0xfffffb06
   1a9c8:	ldrbt	r9, [r5], r9, lsl #10
   1a9cc:	ldrbtmi	r4, [ip], #-3149	; 0xfffff3b3
   1a9d0:			; <UNDEFINED> instruction: 0x464ae796
   1a9d4:	ldrtmi	r4, [r0], -r1, asr #12
   1a9d8:	mcr2	7, 2, pc, cr8, cr7, {7}	; <UNPREDICTABLE>
   1a9dc:	str	r4, [sp], r3, lsl #12
   1a9e0:	strbmi	r4, [sp], -r8, lsr #13
   1a9e4:	stmdbmi	r8, {r0, r3, r4, r5, r8, r9, sl, sp, lr, pc}^
   1a9e8:	ldrtmi	r2, [r0], -r5, lsl #4
   1a9ec:			; <UNDEFINED> instruction: 0xf7ea4479
   1a9f0:			; <UNDEFINED> instruction: 0xe78ceafc
   1a9f4:	stcl	7, cr15, [r4, #936]	; 0x3a8
   1a9f8:			; <UNDEFINED> instruction: 0xf043b283
   1a9fc:	stmdacs	r0, {r7, r8, r9, sp, lr}
   1aa00:	mrcge	4, 3, APSR_nzcv, cr7, cr15, {3}
   1aa04:	ldrbt	r4, [r4], -r3, lsl #12
   1aa08:	stmdbmi	r0, {r1, r2, r4, r5, r6, r7, r8, ip, sp, pc}^
   1aa0c:	ldrbtmi	r6, [r9], #-2480	; 0xfffff650
   1aa10:	blx	18d6a28 <npth_sleep@plt+0x18d0d40>
   1aa14:			; <UNDEFINED> instruction: 0x4602493e
   1aa18:	strbmi	r2, [r8], -r0, lsl #6
   1aa1c:			; <UNDEFINED> instruction: 0xf0054479
   1aa20:	strmi	pc, [r4], -r9, lsr #20
   1aa24:			; <UNDEFINED> instruction: 0xf47f2800
   1aa28:			; <UNDEFINED> instruction: 0xe7a3af7e
   1aa2c:	ldrbtmi	r4, [r9], #-2361	; 0xfffff6c7
   1aa30:	ldmdbmi	r9!, {r3, r4, r7, r8, r9, sl, sp, lr, pc}
   1aa34:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   1aa38:	b	ff5d89e8 <npth_sleep@plt+0xff5d2d00>
   1aa3c:	str	r4, [r7, r4, lsl #12]
   1aa40:			; <UNDEFINED> instruction: 0xf47f2c00
   1aa44:			; <UNDEFINED> instruction: 0xe795af71
   1aa48:	andcs	r4, r5, #52, 18	; 0xd0000
   1aa4c:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
   1aa50:	b	ff2d8a00 <npth_sleep@plt+0xff2d2d18>
   1aa54:			; <UNDEFINED> instruction: 0xf7eae7de
   1aa58:	svclt	0x0000eada
   1aa5c:	andeq	r4, r3, r0, ror r5
   1aa60:	muleq	r0, ip, r5
   1aa64:	andeq	sp, r1, ip, lsl r7
   1aa68:	andeq	lr, r1, r4, asr #12
   1aa6c:	andeq	r8, r1, r4, lsl #17
   1aa70:	andeq	pc, r1, ip, ror #8
   1aa74:	andeq	pc, r1, r8, asr #8
   1aa78:	andeq	pc, r1, sl, asr #8
   1aa7c:	andeq	pc, r1, lr, lsr r3	; <UNPREDICTABLE>
   1aa80:	andeq	pc, r1, r4, lsl #6
   1aa84:	andeq	pc, r1, r2, lsl #7
   1aa88:	andeq	pc, r1, r8, lsl r3	; <UNPREDICTABLE>
   1aa8c:	ldrdeq	pc, [r1], -r2
   1aa90:	andeq	pc, r1, sl, lsr #5
   1aa94:	andeq	pc, r1, sl, lsr #6
   1aa98:	strdeq	pc, [r1], -r2
   1aa9c:			; <UNDEFINED> instruction: 0x0001f2b2
   1aaa0:	andeq	r4, r3, r0, lsl r3
   1aaa4:	andeq	sp, r1, r2, asr #9
   1aaa8:	andeq	sp, r1, r2, lsl #9
   1aaac:	andeq	pc, r1, r0, ror #3
   1aab0:	ldrdeq	pc, [r1], -ip
   1aab4:	strdeq	pc, [r1], -r0
   1aab8:	andeq	pc, r1, r2, ror r2	; <UNPREDICTABLE>
   1aabc:	andeq	sp, r1, sl, lsr #8
   1aac0:	andeq	pc, r1, sl, lsl r1	; <UNPREDICTABLE>
   1aac4:	andeq	pc, r1, r4, lsl #3
   1aac8:	strdeq	pc, [r1], -lr
   1aacc:	ldrdeq	pc, [r1], -r4
   1aad0:	andeq	pc, r1, r6, lsr #10
   1aad4:	andeq	r8, r1, r4, asr #10
   1aad8:	andeq	pc, r1, r0, asr r0	; <UNPREDICTABLE>
   1aadc:	andeq	lr, r1, r0, lsl #5
   1aae0:	andeq	pc, r1, r6, lsr #32
   1aae4:	andeq	r8, r1, lr, lsl #9
   1aae8:	andeq	pc, r1, r8, lsr #32
   1aaec:	andeq	r8, r1, r2, ror r4
   1aaf0:	andeq	lr, r1, r8, asr #31
   1aaf4:	andeq	r8, r1, sl, lsr #8
   1aaf8:	andeq	fp, r1, lr, lsl #31
   1aafc:	andeq	pc, r1, r4, ror r0	; <UNPREDICTABLE>
   1ab00:	andeq	sp, r1, r8, lsr r2
   1ab04:	andeq	lr, r1, r6, ror r1
   1ab08:	andeq	lr, r1, r4, asr #30
   1ab0c:	andeq	lr, r1, r2, lsr #30
   1ab10:	andeq	r8, r1, r0, ror r3
   1ab14:	andeq	lr, r1, r6, lsl r1
   1ab18:	ldrdeq	lr, [r1], -sl
   1ab1c:	andeq	lr, r1, r2, ror #29
   1ab20:	svcmi	0x00f0e92d
   1ab24:	mrrcmi	6, 1, r4, sp, cr13
   1ab28:	blmi	1786dcc <npth_sleep@plt+0x17810e4>
   1ab2c:	ldrbtmi	r4, [ip], #-1558	; 0xfffff9ea
   1ab30:	bge	280ffc <npth_sleep@plt+0x27b314>
   1ab34:	stmiapl	r3!, {r4, r5, r8, r9, sl, fp, ip, pc}^
   1ab38:	ldmib	sp, {r2, r9, sl, lr}^
   1ab3c:	ldmdavs	fp, {r1, r4, r5, r8, fp, sp, pc}
   1ab40:			; <UNDEFINED> instruction: 0xf04f9325
   1ab44:	movwcs	r0, #768	; 0x300
   1ab48:			; <UNDEFINED> instruction: 0xf7ff930a
   1ab4c:			; <UNDEFINED> instruction: 0xf8dffb83
   1ab50:	ldrbtmi	r8, [r8], #340	; 0x154
   1ab54:	stmdacs	r0, {r0, r1, r7, r9, sl, lr}
   1ab58:	vand	<illegal reg q14.5>, q0, q5
   1ab5c:	addsmi	r4, pc, #67108864	; 0x4000000
   1ab60:	cmncs	r4, #98	; 0x62
   1ab64:	svccs	0x0000930b
   1ab68:			; <UNDEFINED> instruction: 0x4603d076
   1ab6c:	tstcs	r8, r2, lsl #12
   1ab70:			; <UNDEFINED> instruction: 0xf7ea4638
   1ab74:	stmdacs	r0, {r1, r4, r8, sl, fp, sp, lr, pc}
   1ab78:	bge	34f138 <npth_sleep@plt+0x349450>
   1ab7c:	tstcs	sl, fp, lsl #22
   1ab80:	andls	r4, r6, #56, 12	; 0x3800000
   1ab84:			; <UNDEFINED> instruction: 0xf7ea9307
   1ab88:	bls	1d5fb0 <npth_sleep@plt+0x1d02c8>
   1ab8c:	cmnle	r0, r0, lsl #16
   1ab90:	andls	r9, r6, #720896	; 0xb0000
   1ab94:			; <UNDEFINED> instruction: 0xf7ea4428
   1ab98:	bls	1d4cf0 <npth_sleep@plt+0x1cf008>
   1ab9c:	stmdacs	r0, {r0, r1, r7, r9, sl, lr}
   1aba0:	blls	30ed74 <npth_sleep@plt+0x30908c>
   1aba4:			; <UNDEFINED> instruction: 0x461a4611
   1aba8:			; <UNDEFINED> instruction: 0xf7ea9306
   1abac:	blls	1d51d4 <npth_sleep@plt+0x1cf4ec>
   1abb0:	ldrtmi	r4, [r1], -sl, lsr #12
   1abb4:	andeq	lr, r3, fp, lsl #22
   1abb8:	stmib	r0, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1abbc:	blls	1ad0ac <npth_sleep@plt+0x1a73c4>
   1abc0:			; <UNDEFINED> instruction: 0xf85818ea
   1abc4:	ldmdavs	fp, {r0, ip, sp}
   1abc8:	strble	r0, [sl], #-1883	; 0xfffff8a5
   1abcc:	tstcs	r0, r7, lsl #22
   1abd0:	bge	2bf3e4 <npth_sleep@plt+0x2b96fc>
   1abd4:	strtmi	r9, [r0], -r4, lsl #4
   1abd8:	movwls	r4, #23092	; 0x5a34
   1abdc:			; <UNDEFINED> instruction: 0xf8cd4623
   1abe0:	ldrbtmi	fp, [sl], #-8
   1abe4:	strls	r9, [r1, -r0, lsl #2]
   1abe8:			; <UNDEFINED> instruction: 0xf0029909
   1abec:			; <UNDEFINED> instruction: 0x4603ffd9
   1abf0:			; <UNDEFINED> instruction: 0x469b4658
   1abf4:	stmib	r6, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1abf8:	svceq	0x0000f1bb
   1abfc:	ldmib	sp, {r0, r2, r8, ip, lr, pc}^
   1ac00:			; <UNDEFINED> instruction: 0xf8ca230a
   1ac04:			; <UNDEFINED> instruction: 0xf8c92000
   1ac08:	stmdals	r9, {ip, sp}
   1ac0c:	ldmib	sl!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1ac10:	blmi	8ed4b4 <npth_sleep@plt+0x8e77cc>
   1ac14:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1ac18:	blls	974c88 <npth_sleep@plt+0x96efa0>
   1ac1c:	teqle	r2, sl, asr r0
   1ac20:	eorlt	r4, r7, r8, asr r6
   1ac24:	svchi	0x00f0e8bd
   1ac28:	ldrdhi	pc, [ip], r4
   1ac2c:	andls	r2, r0, r1, lsl #4
   1ac30:	stmib	sp, {r0, r1, r5, r9, sl, lr}^
   1ac34:	strtmi	r6, [r0], -r2, lsl #10
   1ac38:			; <UNDEFINED> instruction: 0xf8c49701
   1ac3c:	bge	2e2e74 <npth_sleep@plt+0x2dd18c>
   1ac40:	bge	2bf45c <npth_sleep@plt+0x2b9774>
   1ac44:	bmi	6ff45c <npth_sleep@plt+0x6f9774>
   1ac48:	ldrbtmi	r9, [sl], #-2313	; 0xfffff6f7
   1ac4c:			; <UNDEFINED> instruction: 0xffa8f002
   1ac50:	addhi	pc, ip, r4, asr #17
   1ac54:	strb	r4, [pc, r3, lsl #13]
   1ac58:	bleq	196d9c <npth_sleep@plt+0x1910b4>
   1ac5c:	blmi	57764 <npth_sleep@plt+0x51a7c>
   1ac60:	ldmdami	r5, {r0, r1, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   1ac64:	ldrbtmi	r4, [r8], #-1625	; 0xfffff9a7
   1ac68:	cdp2	0, 6, cr15, cr8, cr8, {0}
   1ac6c:	stmiane	sl!, {r0, r1, r3, r8, r9, fp, ip, pc}^
   1ac70:	ldmdami	r2, {r2, r3, r5, r7, r8, r9, sl, sp, lr, pc}
   1ac74:			; <UNDEFINED> instruction: 0xf04f4639
   1ac78:	vbic.i16	d16, #3840	; 0x0f00
   1ac7c:	ldrbtmi	r4, [r8], #-2816	; 0xfffff500
   1ac80:	stc2	0, cr15, [ip, #-32]!	; 0xffffffe0
   1ac84:			; <UNDEFINED> instruction: 0xf7eae7c1
   1ac88:			; <UNDEFINED> instruction: 0xf7eae9c2
   1ac8c:			; <UNDEFINED> instruction: 0x4602ec7a
   1ac90:	addsle	r2, fp, r0, lsl #16
   1ac94:			; <UNDEFINED> instruction: 0xf043b283
   1ac98:	ldr	r6, [r6, r0, lsl #23]!
   1ac9c:	andeq	r3, r3, r2, ror #29
   1aca0:	muleq	r0, ip, r5
   1aca4:			; <UNDEFINED> instruction: 0x00033ebe
   1aca8:	andeq	r0, r0, r4, ror #11
   1acac:			; <UNDEFINED> instruction: 0xfffff8a7
   1acb0:	strdeq	r3, [r3], -ip
   1acb4:			; <UNDEFINED> instruction: 0xfffff83f
   1acb8:	andeq	lr, r1, r6, lsr #28
   1acbc:	andeq	lr, r1, sl, ror #27
   1acc0:	svcmi	0x00f0e92d
   1acc4:			; <UNDEFINED> instruction: 0xf8dfb08d
   1acc8:			; <UNDEFINED> instruction: 0xf8df44d4
   1accc:	ldrbtmi	r1, [ip], #-1236	; 0xfffffb2c
   1acd0:	ldmib	sp, {r3, r4, r9, sl, fp, ip, pc}^
   1acd4:	stmdapl	r1!, {r1, r2, r4, fp, ip, sp, lr}^
   1acd8:	tstls	fp, r9, lsl #16
   1acdc:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
   1ace0:	mvnscc	pc, pc, asr #32
   1ace4:	ldmdavc	r1, {r0, r4, r5, sp, lr}
   1ace8:	andsle	r2, r1, r8, lsr #18
   1acec:	vmov.i32	q9, #768	; 0x00000300
   1acf0:			; <UNDEFINED> instruction: 0xf8df4200
   1acf4:			; <UNDEFINED> instruction: 0xf8df14b0
   1acf8:	ldrbtmi	r3, [r9], #-1192	; 0xfffffb58
   1acfc:	ldmdavs	r9, {r0, r1, r3, r6, r7, fp, ip, lr}
   1ad00:	subsmi	r9, r9, fp, lsl #22
   1ad04:	subhi	pc, r8, #64	; 0x40
   1ad08:	andlt	r4, sp, r0, lsl r6
   1ad0c:	svchi	0x00f0e8bd
   1ad10:	mrrcne	8, 5, r7, r4, cr1
   1ad14:	svclt	0x00182900
   1ad18:	svclt	0x001f293a
   1ad1c:	ldrmi	r4, [fp], r5, lsl #12
   1ad20:			; <UNDEFINED> instruction: 0xf04f2200
   1ad24:	tstle	r1, sl, lsl #24
   1ad28:	strbmi	lr, [ip], -r0, ror #15
   1ad2c:	eorseq	pc, r0, r1, lsr #3
   1ad30:	stmdbcs	r9, {r0, r6, r7, r9, ip, sp, pc}
   1ad34:	stmdavc	r1!, {r1, r3, r4, r6, r7, fp, ip, lr, pc}^
   1ad38:	stmdbeq	r1, {r2, r8, ip, sp, lr, pc}
   1ad3c:	andeq	pc, r2, #12, 22	; 0x3000
   1ad40:	ldrhteq	pc, [sl], -r1	; <UNPREDICTABLE>
   1ad44:	andcs	fp, r1, r8, lsl pc
   1ad48:	svclt	0x00182900
   1ad4c:	mvnle	r2, sl, lsr r9
   1ad50:	svclt	0x00082a00
   1ad54:	stmdacs	r0, {r0, sp}
   1ad58:	bcs	20f480 <npth_sleep@plt+0x209798>
   1ad5c:	cmphi	r0, r0, asr #32	; <UNPREDICTABLE>
   1ad60:	strbne	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   1ad64:	ldrbtmi	r1, [r9], #-3232	; 0xfffff360
   1ad68:	ldmdb	r2, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1ad6c:			; <UNDEFINED> instruction: 0xf0402800
   1ad70:			; <UNDEFINED> instruction: 0xf8998137
   1ad74:	bcs	a22d9c <npth_sleep@plt+0xa1d0b4>
   1ad78:	teqhi	r2, r0, asr #32	; <UNPREDICTABLE>
   1ad7c:	mulne	r9, r9, r8
   1ad80:	ldmdbcs	sl!, {r1, r3, sl, ip, sp}
   1ad84:	stmdbcs	r0, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
   1ad88:			; <UNDEFINED> instruction: 0xf04fd0b0
   1ad8c:	and	r0, fp, sl, lsl #28
   1ad90:	svcne	0x0001f814
   1ad94:	andgt	pc, r0, lr, lsl #22
   1ad98:	eorseq	pc, sl, #1073741868	; 0x4000002c
   1ad9c:	andcs	fp, r1, #24, 30	; 0x60
   1ada0:	svclt	0x00182900
   1ada4:	andle	r2, r9, sl, lsr r9
   1ada8:	ldfeqd	f7, [r0], #-644	; 0xfffffd7c
   1adac:			; <UNDEFINED> instruction: 0xf28cfa5f
   1adb0:	stmible	sp!, {r0, r3, r9, fp, sp}^
   1adb4:	eorseq	pc, sl, #1073741868	; 0x4000002c
   1adb8:	andcs	fp, r1, #24, 30	; 0x60
   1adbc:	svclt	0x00082800
   1adc0:	bcs	235cc <npth_sleep@plt+0x1d8e4>
   1adc4:	stmdacs	r5, {r1, r4, r7, r8, ip, lr, pc}
   1adc8:	stfeqd	f7, [r1], {4}
   1adcc:			; <UNDEFINED> instruction: 0xf0404686
   1add0:	ldmibmi	r6!, {r0, r2, r3, r4, r5, r8, pc}^
   1add4:	strbtmi	r4, [r0], -r2, lsl #12
   1add8:			; <UNDEFINED> instruction: 0xf7ea4479
   1addc:	stmdacs	r0, {r1, r3, r4, r6, r7, fp, sp, lr, pc}
   1ade0:	teqhi	ip, r0, asr #32	; <UNPREDICTABLE>
   1ade4:			; <UNDEFINED> instruction: 0xf04f3406
   1ade8:			; <UNDEFINED> instruction: 0xf04f0e01
   1adec:	stmdavc	r2!, {r1, r3, r8, fp}
   1adf0:	svclt	0x00042a28
   1adf4:	mvfeqs	f7, #0.5
   1adf8:	rscsle	r3, r8, r1, lsl #8
   1adfc:			; <UNDEFINED> instruction: 0xf0002a29
   1ae00:	bcs	3b1d4 <npth_sleep@plt+0x354ec>
   1ae04:	bcs	ecaa6c <npth_sleep@plt+0xec4d84>
   1ae08:	svcge	0x0070f43f
   1ae0c:	and	r2, fp, r0, lsl #2
   1ae10:	svccs	0x0001f814
   1ae14:	tsteq	r1, r9, lsl #22	; <UNPREDICTABLE>
   1ae18:	ldrhteq	pc, [sl], -r2	; <UNPREDICTABLE>
   1ae1c:	andcs	fp, r1, r8, lsl pc
   1ae20:	svclt	0x00182a00
   1ae24:	andle	r2, sl, sl, lsr sl
   1ae28:	eorseq	pc, r0, r2, lsr #3
   1ae2c:	stc2	10, cr15, [r0], {95}	; 0x5f	; <UNPREDICTABLE>
   1ae30:	svceq	0x0009f1bc
   1ae34:			; <UNDEFINED> instruction: 0xf1b2d9ec
   1ae38:	svclt	0x0018003a
   1ae3c:	stmdbcs	r0, {r0, sp}
   1ae40:	andcs	fp, r1, r8, lsl #30
   1ae44:			; <UNDEFINED> instruction: 0xf47f2800
   1ae48:	tstcc	r1, r1, asr pc
   1ae4c:	strmi	r4, [ip], -r1, lsr #8
   1ae50:			; <UNDEFINED> instruction: 0xf1bee7cd
   1ae54:			; <UNDEFINED> instruction: 0xf0400f04
   1ae58:			; <UNDEFINED> instruction: 0xf89c8101
   1ae5c:	bcs	1962e64 <npth_sleep@plt+0x195d17c>
   1ae60:	rscshi	pc, ip, r0, asr #32
   1ae64:	mulne	r1, ip, r8
   1ae68:	andeq	pc, r1, #12, 2
   1ae6c:			; <UNDEFINED> instruction: 0xf0402963
   1ae70:			; <UNDEFINED> instruction: 0xf81280f5
   1ae74:	stmdbcs	r4!, {r0, r8, r9, sl, fp, ip}^
   1ae78:	rscshi	pc, r0, r0, asr #32
   1ae7c:	bcs	1a38fcc <npth_sleep@plt+0x1a332e4>
   1ae80:	rschi	pc, ip, r0, asr #32
   1ae84:	mulcs	r4, ip, r8
   1ae88:	bcs	a23290 <npth_sleep@plt+0xa1d5a8>
   1ae8c:	adchi	pc, r8, r0, asr #32
   1ae90:	mulcs	r5, ip, r8
   1ae94:	streq	pc, [r5], #-268	; 0xfffffef4
   1ae98:	svclt	0x00182a3a
   1ae9c:	svclt	0x001c2a00
   1aea0:			; <UNDEFINED> instruction: 0xf04f468c
   1aea4:	tstle	ip, sl, lsl #18
   1aea8:			; <UNDEFINED> instruction: 0xf814e720
   1aeac:	blx	266aba <npth_sleep@plt+0x260dd2>
   1aeb0:			; <UNDEFINED> instruction: 0xf1b20c0c
   1aeb4:	svclt	0x0018003a
   1aeb8:	bcs	22ec4 <npth_sleep@plt+0x1d1dc>
   1aebc:	bcs	ecab24 <npth_sleep@plt+0xec4e3c>
   1aec0:			; <UNDEFINED> instruction: 0xf1a2d00a
   1aec4:	blx	17daf8c <npth_sleep@plt+0x17d52a4>
   1aec8:			; <UNDEFINED> instruction: 0xf1befe80
   1aecc:	stmible	ip!, {r0, r3, r8, r9, sl, fp}^
   1aed0:	ldrhteq	pc, [sl], -r2	; <UNPREDICTABLE>
   1aed4:	andcs	fp, r1, r8, lsl pc
   1aed8:	svceq	0x0000f1bc
   1aedc:	andcs	fp, r1, r8, lsl #30
   1aee0:			; <UNDEFINED> instruction: 0xf47f2800
   1aee4:			; <UNDEFINED> instruction: 0xf1bcaf03
   1aee8:	cmnle	r9, r1, lsl #30
   1aeec:	bcs	1cf907c <npth_sleep@plt+0x1cf3394>
   1aef0:	strcc	fp, [r1], #-3864	; 0xfffff0e8
   1aef4:	stmiavc	r2!, {r0, r2, r4, r6, r8, ip, lr, pc}
   1aef8:	bcs	ea7f08 <npth_sleep@plt+0xea2220>
   1aefc:	bcs	4ab64 <npth_sleep@plt+0x44e7c>
   1af00:			; <UNDEFINED> instruction: 0x4603bf1b
   1af04:	cdpeq	0, 0, cr15, cr1, cr15, {2}
   1af08:	cdpeq	0, 0, cr15, cr0, cr15, {2}
   1af0c:	svclt	0x00184620
   1af10:	beq	2d7054 <npth_sleep@plt+0x2d136c>
   1af14:	ands	sp, r5, r0, lsl r1
   1af18:			; <UNDEFINED> instruction: 0xf1007842
   1af1c:	blx	29d32a <npth_sleep@plt+0x297642>
   1af20:			; <UNDEFINED> instruction: 0xf1b2c303
   1af24:	svclt	0x00180c3a
   1af28:	stceq	0, cr15, [r1], {79}	; 0x4f
   1af2c:	svclt	0x00182a00
   1af30:			; <UNDEFINED> instruction: 0xf0002a3a
   1af34:			; <UNDEFINED> instruction: 0x4648811e
   1af38:	ldfeqd	f7, [r0], #-648	; 0xfffffd78
   1af3c:			; <UNDEFINED> instruction: 0xf28cfa5f
   1af40:	stmible	r9!, {r0, r3, r9, fp, sp}^
   1af44:	sfmpl	f2, 4, [r0]
   1af48:	stmdacs	r9!, {r2, r4, sl, lr}
   1af4c:	mcrge	4, 6, pc, cr14, cr15, {3}	; <UNPREDICTABLE>
   1af50:	bcs	a390e0 <npth_sleep@plt+0xa333f8>
   1af54:	stmiavc	r0!, {r2, r6, r8, ip, lr, pc}
   1af58:			; <UNDEFINED> instruction: 0xf43f2800
   1af5c:	ldmdacs	sl!, {r0, r1, r2, r6, r7, r9, sl, fp, sp, pc}
   1af60:	mcrge	4, 6, pc, cr4, cr15, {1}	; <UNPREDICTABLE>
   1af64:	movwcs	r1, #3234	; 0xca2
   1af68:	stmdbeq	sl, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   1af6c:	ldrbtmi	lr, [r2], -r0
   1af70:	ldrteq	pc, [r0], #-416	; 0xfffffe60	; <UNPREDICTABLE>
   1af74:	stmdacs	r9, {r5, r6, r7, r9, ip, sp, pc}
   1af78:	mrcge	6, 5, APSR_nzcv, cr8, cr15, {1}
   1af7c:			; <UNDEFINED> instruction: 0xf1027850
   1af80:	blx	25e78e <npth_sleep@plt+0x258aa6>
   1af84:	stmdacs	r0, {r0, r1, r8, r9, lr}
   1af88:	ldmdacs	sl!, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
   1af8c:	blcs	4f750 <npth_sleep@plt+0x49a68>
   1af90:	mcrge	4, 5, pc, cr12, cr15, {1}	; <UNPREDICTABLE>
   1af94:			; <UNDEFINED> instruction: 0xf47f283a
   1af98:	blcs	86a44 <npth_sleep@plt+0x80d5c>
   1af9c:	streq	pc, [r2], #-258	; 0xfffffefe
   1afa0:	stmdavc	r2!, {r1, r2, r3, r4, r8, ip, lr, pc}
   1afa4:	tstle	fp, r5, ror #20
   1afa8:	strcc	r7, [r1], #-2146	; 0xfffff79e
   1afac:	bcs	ec76bc <npth_sleep@plt+0xec19d4>
   1afb0:			; <UNDEFINED> instruction: 0xf04fd016
   1afb4:	and	r0, lr, sl, lsl #28
   1afb8:			; <UNDEFINED> instruction: 0xf1047862
   1afbc:	blx	39dfca <npth_sleep@plt+0x3982e2>
   1afc0:			; <UNDEFINED> instruction: 0xf1b20101
   1afc4:	svclt	0x0018003a
   1afc8:	bcs	22fd4 <npth_sleep@plt+0x1d2ec>
   1afcc:	bcs	ecac34 <npth_sleep@plt+0xec4f4c>
   1afd0:	sbcshi	pc, r9, r0
   1afd4:			; <UNDEFINED> instruction: 0xf1a24664
   1afd8:	sbclt	r0, r2, #48	; 0x30
   1afdc:	stmible	fp!, {r0, r3, r9, fp, sp}^
   1afe0:	vmlal.s<illegal width 8>	q9, d0, d0[6]
   1afe4:	str	r4, [r4], r0, lsl #4
   1afe8:	mcreq	1, 0, pc, cr1, cr14, {5}	; <UNPREDICTABLE>
   1afec:	tsteq	r1, r4, lsl #2	; <UNPREDICTABLE>
   1aff0:	svcge	0x002df47f
   1aff4:	bcs	a39184 <npth_sleep@plt+0xa3349c>
   1aff8:	mrcge	4, 3, APSR_nzcv, cr8, cr15, {3}
   1affc:	strcc	r7, [r2], #-2210	; 0xfffff75e
   1b000:	svclt	0x00182a00
   1b004:			; <UNDEFINED> instruction: 0xf43f2a3a
   1b008:			; <UNDEFINED> instruction: 0xf04fae71
   1b00c:	and	r0, fp, sl, lsl #24
   1b010:	svccs	0x0001f814
   1b014:	vmlane.f64	d15, d14, d12
   1b018:	teqeq	sl, r2	; <illegal shifter operand>	; <UNPREDICTABLE>
   1b01c:	tstcs	r1, r8, lsl pc
   1b020:	svclt	0x00182a00
   1b024:	andle	r2, r8, sl, lsr sl
   1b028:	teqeq	r0, r2, lsr #3	; <UNPREDICTABLE>
   1b02c:	stmdacs	r9, {r3, r6, r7, r9, ip, sp, pc}
   1b030:			; <UNDEFINED> instruction: 0xf1b2d9ee
   1b034:	svclt	0x0018013a
   1b038:			; <UNDEFINED> instruction: 0xf1be2101
   1b03c:	svclt	0x00080f00
   1b040:	stmdbcs	r0, {r0, r8, sp}
   1b044:	mrcge	4, 2, APSR_nzcv, cr2, cr15, {3}
   1b048:	stfeqd	f7, [r1], {4}
   1b04c:	svceq	0x0003f1be
   1b050:	mrcge	4, 7, APSR_nzcv, cr15, cr15, {3}
   1b054:	mulcs	r0, ip, r8
   1b058:	andle	r2, r3, r2, ror sl
   1b05c:	vmov.i32	q9, #1024	; 0x00000400
   1b060:	strb	r4, [r6], -r0, lsl #4
   1b064:	mulcs	r1, ip, r8
   1b068:	mvnsle	r2, r3, ror sl
   1b06c:	mulcs	r2, ip, r8
   1b070:	mvnsle	r2, r1, ror #20
   1b074:	mulcs	r3, ip, r8
   1b078:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   1b07c:			; <UNDEFINED> instruction: 0xd1af2a28
   1b080:	mulne	r4, ip, r8
   1b084:	andeq	pc, r4, #12, 2
   1b088:	svclt	0x0018293a
   1b08c:	svclt	0x001c2900
   1b090:			; <UNDEFINED> instruction: 0xf04f464c
   1b094:	tstle	ip, sl, lsl #28
   1b098:			; <UNDEFINED> instruction: 0xf812e628
   1b09c:	blx	3a2caa <npth_sleep@plt+0x39cfc2>
   1b0a0:			; <UNDEFINED> instruction: 0xf1b10404
   1b0a4:	svclt	0x0018003a
   1b0a8:	stmdbcs	r0, {r0, sp}
   1b0ac:	ldmdbcs	sl!, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
   1b0b0:			; <UNDEFINED> instruction: 0xf1a1d00a
   1b0b4:	blx	17db17c <npth_sleep@plt+0x17d5494>
   1b0b8:			; <UNDEFINED> instruction: 0xf1bcfc80
   1b0bc:	stmible	ip!, {r0, r3, r8, r9, sl, fp}^
   1b0c0:	ldrhteq	pc, [sl], -r1	; <UNPREDICTABLE>
   1b0c4:	andcs	fp, r1, r8, lsl pc
   1b0c8:	svclt	0x00082c00
   1b0cc:	stmdacs	r0, {r0, sp}
   1b0d0:	mcrge	4, 0, pc, cr12, cr15, {3}	; <UNPREDICTABLE>
   1b0d4:	orrle	r2, r3, r1, lsl #24
   1b0d8:	stmdbcs	r1!, {r0, r4, r6, fp, ip, sp, lr}^
   1b0dc:	ldmvc	r1, {r7, r8, ip, lr, pc}
   1b0e0:	ldmdbcs	sl!, {r1, r9, ip, sp}
   1b0e4:	stmdbcs	r0, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
   1b0e8:	svcge	0x007af43f
   1b0ec:	stceq	0, cr15, [sl], {79}	; 0x4f
   1b0f0:	ldmdavc	r1, {r2, r3, sp, lr, pc}^
   1b0f4:	blx	32224e <npth_sleep@plt+0x31c566>
   1b0f8:			; <UNDEFINED> instruction: 0xf1b10909
   1b0fc:	svclt	0x0018003a
   1b100:	stmdbcs	r0, {r0, sp}
   1b104:	ldmdbcs	sl!, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
   1b108:	strtmi	sp, [r2], -r6
   1b10c:	eorseq	pc, r0, r1, lsr #3
   1b110:	stmdbcs	r9, {r0, r6, r7, r9, ip, sp, pc}
   1b114:	strb	sp, [r3, -sp, ror #19]!
   1b118:	svceq	0x0000f1b9
   1b11c:	andcs	fp, r1, r8, lsl #30
   1b120:	stmdacs	r0, {r2, r4, r7, sl, fp, ip}
   1b124:	svcge	0x005cf47f
   1b128:	ldrbmi	sl, [r9], -r8, lsl #20
   1b12c:			; <UNDEFINED> instruction: 0xf7ff4628
   1b130:			; <UNDEFINED> instruction: 0x4602f891
   1b134:			; <UNDEFINED> instruction: 0xf47f2800
   1b138:	andls	sl, r0, #220, 26	; 0x3700
   1b13c:	andls	sl, r4, #40960	; 0xa000
   1b140:	andls	sl, r3, #36864	; 0x9000
   1b144:	bmi	6ac9f8 <npth_sleep@plt+0x6a6d10>
   1b148:	stmdbls	r8, {r3, r5, r9, sl, lr}
   1b14c:			; <UNDEFINED> instruction: 0x9605447a
   1b150:	stmdbmi	r1, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
   1b154:	cdp2	0, 5, cr15, cr4, cr2, {0}
   1b158:	stmdblt	r0!, {r1, r9, sl, lr}
   1b15c:	movwne	lr, #39389	; 0x99dd
   1b160:			; <UNDEFINED> instruction: 0xf8c86039
   1b164:	stmdals	r8, {ip, sp}
   1b168:			; <UNDEFINED> instruction: 0xf7e99207
   1b16c:	bls	216da4 <npth_sleep@plt+0x2110bc>
   1b170:	blcs	54874 <npth_sleep@plt+0x4eb8c>
   1b174:	mcrge	4, 7, pc, cr6, cr15, {1}	; <UNPREDICTABLE>
   1b178:	svceq	0x0000f1bc
   1b17c:	mcrge	4, 7, pc, cr2, cr15, {3}	; <UNPREDICTABLE>
   1b180:	ldrmi	r1, [sl], -r4, lsl #25
   1b184:	stmdbcs	r0, {r0, r1, r2, r3, r4, r6, r7, r9, sl, sp, lr, pc}
   1b188:	svcge	0x002af43f
   1b18c:			; <UNDEFINED> instruction: 0xf47f2800
   1b190:	strcc	sl, [r2], #-3879	; 0xfffff0d9
   1b194:	strb	r4, [r7, r9, lsl #13]
   1b198:	svc	0x0038f7e9
   1b19c:	andeq	r3, r3, r2, asr #26
   1b1a0:	muleq	r0, ip, r5
   1b1a4:	andeq	r3, r3, r6, lsl sp
   1b1a8:	andeq	lr, r1, r6, lsr sp
   1b1ac:	andeq	sp, r1, r4, lsl #7
   1b1b0:			; <UNDEFINED> instruction: 0xfffff33d
   1b1b4:	addlt	fp, r4, r0, ror r5
   1b1b8:	ldmib	sp, {r0, r2, sl, fp, lr}^
   1b1bc:	ldrbtmi	r6, [ip], #-1288	; 0xfffffaf8
   1b1c0:	strls	r9, [r2], #-3
   1b1c4:	strvs	lr, [r0, #-2509]	; 0xfffff633
   1b1c8:			; <UNDEFINED> instruction: 0xf882f003
   1b1cc:	ldcllt	0, cr11, [r0, #-16]!
   1b1d0:			; <UNDEFINED> instruction: 0xfffff2cb
   1b1d4:	addlt	fp, r3, r0, lsl #10
   1b1d8:	andls	r4, r0, #3145728	; 0x300000
   1b1dc:	ldrbtmi	r4, [sl], #-2563	; 0xfffff5fd
   1b1e0:	blx	571f4 <npth_sleep@plt+0x5150c>
   1b1e4:			; <UNDEFINED> instruction: 0xf85db003
   1b1e8:	svclt	0x0000fb04
   1b1ec:			; <UNDEFINED> instruction: 0xfffff2ab
   1b1f0:	mvnsmi	lr, sp, lsr #18
   1b1f4:	stmdavs	sp, {r1, r2, r3, r9, sl, lr}
   1b1f8:	ldrmi	r4, [r7], -r4, lsl #12
   1b1fc:	rsble	r2, sl, r0, lsl #26
   1b200:	strcs	r4, [r0, #-1546]	; 0xfffff9f6
   1b204:	svcne	0x0004f852
   1b208:	stmdbcs	r0, {r0, r8, sl, ip, sp}
   1b20c:			; <UNDEFINED> instruction: 0x4628d1fa
   1b210:	svclt	0x008442af
   1b214:	andcs	r4, r0, #42991616	; 0x2900000
   1b218:	andcc	sp, r1, r5, lsl #18
   1b21c:	eorcs	pc, r1, r6, asr #16
   1b220:			; <UNDEFINED> instruction: 0x460142b8
   1b224:	vcge.s8	<illegal reg q14.5>, q8, <illegal reg q12.5>
   1b228:	addsmi	r3, r3, #-1879048178	; 0x9000000e
   1b22c:	movwcs	sp, #70	; 0x46
   1b230:	ldrmi	r2, [sl], -r8, lsl #2
   1b234:			; <UNDEFINED> instruction: 0xf7e94620
   1b238:	stmdacs	r0, {r1, r2, r3, r4, r8, sl, fp, sp, lr, pc}
   1b23c:	mcrne	1, 3, sp, cr0, cr13, {2}
   1b240:	stmdale	fp, {r0, r1, r4, fp, sp}
   1b244:			; <UNDEFINED> instruction: 0xf000e8df
   1b248:	beq	29daa8 <npth_sleep@plt+0x297dc0>
   1b24c:	beq	29da7c <npth_sleep@plt+0x297d94>
   1b250:	beq	29da80 <npth_sleep@plt+0x297d98>
   1b254:	svceq	0x000a0a0a
   1b258:	svceq	0x000a6d2f
   1b25c:	vmvn.i32	d18, #15	; 0x0000000f
   1b260:	ldmfd	sp!, {lr}
   1b264:	stfcsd	f0, [r3, #-960]	; 0xfffffc40
   1b268:	svccs	0x0005d937
   1b26c:	strcs	sp, [r4, -r2, lsr #18]
   1b270:	and	r2, r5, r3, lsl #8
   1b274:	ldmdble	r0!, {r1, r8, sl, fp, sp}
   1b278:	ldmdble	fp, {r0, r1, r2, r8, r9, sl, fp, sp}
   1b27c:	strcs	r2, [r2], #-1798	; 0xfffff8fa
   1b280:	stmeq	r4, {r1, r2, r8, r9, fp, sp, lr, pc}
   1b284:			; <UNDEFINED> instruction: 0xf7e9e004
   1b288:	ldmdblt	r8!, {r2, r3, r4, r5, r6, r7, r8, sl, fp, sp, lr, pc}
   1b28c:	strhtle	r4, [r9], -r0
   1b290:	bleq	1593f0 <npth_sleep@plt+0x153708>
   1b294:	orrvc	pc, r0, pc, asr #8
   1b298:	mvnsle	r2, r0, lsl #16
   1b29c:	vaddl.s8	q9, d0, d7
   1b2a0:	ldmfd	sp!, {lr}
   1b2a4:	stfcsd	f0, [r4, #-960]	; 0xfffffc40
   1b2a8:	svccs	0x0006d917
   1b2ac:	strcs	sp, [r5, -r2, lsl #18]
   1b2b0:	strb	r2, [r5, r4, lsl #8]!
   1b2b4:	vmla.i<illegal width 8>	d18, d16, d0[2]
   1b2b8:	ldrb	r4, [r2, r0]
   1b2bc:	andcs	r4, r5, #28, 18	; 0x70000
   1b2c0:	ldrbtmi	r2, [r9], #-0
   1b2c4:	cdp	7, 9, cr15, cr0, cr9, {7}
   1b2c8:			; <UNDEFINED> instruction: 0xf9d6f008
   1b2cc:	vmvn.i32	d18, #6	; 0x00000006
   1b2d0:	ldmfd	sp!, {lr}
   1b2d4:			; <UNDEFINED> instruction: 0x462881f0
   1b2d8:	umullcs	lr, r0, sl, r7
   1b2dc:	andmi	pc, r0, r0, asr #5
   1b2e0:	ldrhhi	lr, [r0, #141]!	; 0x8d
   1b2e4:	tstlt	r3, r6, lsl #22
   1b2e8:	blls	1f3360 <npth_sleep@plt+0x1ed678>
   1b2ec:	andsvs	fp, pc, r3, lsl #2
   1b2f0:	blcs	41f18 <npth_sleep@plt+0x3c230>
   1b2f4:	ldrhvs	sp, [sp], -r5
   1b2f8:	stmdbmi	lr, {r0, r1, r4, r5, r7, r8, r9, sl, sp, lr, pc}
   1b2fc:	andcs	r2, r0, r5, lsl #4
   1b300:			; <UNDEFINED> instruction: 0xf7e94479
   1b304:			; <UNDEFINED> instruction: 0x4605ee72
   1b308:			; <UNDEFINED> instruction: 0xf7ea4620
   1b30c:	strtmi	lr, [r1], -r0, lsl #21
   1b310:	strtmi	r4, [r8], -r2, lsl #12
   1b314:			; <UNDEFINED> instruction: 0xf9b0f008
   1b318:	vaddl.s8	q9, d0, d4
   1b31c:	ldmfd	sp!, {lr}
   1b320:	stfcsd	f0, [r1, #-960]	; 0xfffffc40
   1b324:	svccs	0x0003d9d9
   1b328:	strcs	sp, [r2, -r4, asr #19]
   1b32c:	str	r2, [r7, r1, lsl #8]!
   1b330:	andeq	lr, r1, r2, ror #15
   1b334:	andeq	lr, r1, r8, asr #15
   1b338:	mvnsmi	lr, sp, lsr #18
   1b33c:	addlt	r4, r4, r4, lsl #12
   1b340:			; <UNDEFINED> instruction: 0x460f4610
   1b344:			; <UNDEFINED> instruction: 0xf7ea4698
   1b348:	mvnslt	lr, r8, lsl #21
   1b34c:			; <UNDEFINED> instruction: 0xf7e94605
   1b350:			; <UNDEFINED> instruction: 0x4606efde
   1b354:	blls	347f5c <npth_sleep@plt+0x342274>
   1b358:	andls	r4, r1, r2, asr #12
   1b35c:	strls	r4, [r2, #-1568]	; 0xfffff9e0
   1b360:	ldmib	sp, {r8, r9, ip, pc}^
   1b364:			; <UNDEFINED> instruction: 0xf7fd130a
   1b368:			; <UNDEFINED> instruction: 0x4604fb79
   1b36c:			; <UNDEFINED> instruction: 0x4630b130
   1b370:	cdp	7, 0, cr15, cr8, cr9, {7}
   1b374:	andlt	r4, r4, r0, lsr #12
   1b378:	ldrhhi	lr, [r0, #141]!	; 0x8d
   1b37c:	ldrtmi	r4, [r8], -sl, lsr #12
   1b380:			; <UNDEFINED> instruction: 0xf7e94631
   1b384:			; <UNDEFINED> instruction: 0x4604ed5e
   1b388:	ldrtcs	lr, [pc], #-2033	; 1b390 <npth_sleep@plt+0x156a8>
   1b38c:	strmi	pc, [r0], #-704	; 0xfffffd40
   1b390:	andlt	r4, r4, r0, lsr #12
   1b394:	ldrhhi	lr, [r0, #141]!	; 0x8d
   1b398:	ldm	r2!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1b39c:	stmdacs	r0, {r2, r9, sl, lr}
   1b3a0:	ldrb	sp, [r3, r8, ror #1]!
   1b3a4:	usatcs	pc, #4, pc, asr #17	; <UNPREDICTABLE>
   1b3a8:	stceq	0, cr15, [r0], {79}	; 0x4f
   1b3ac:	usatcc	pc, #0, pc, asr #17	; <UNPREDICTABLE>
   1b3b0:	push	{r1, r3, r4, r5, r6, sl, lr}
   1b3b4:			; <UNDEFINED> instruction: 0xb09b4ff0
   1b3b8:	strmi	r6, [r6], -r5, asr #20
   1b3bc:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   1b3c0:			; <UNDEFINED> instruction: 0xf04f9319
   1b3c4:	ldmib	r5, {r8, r9}^
   1b3c8:	stmiavs	sl!, {r8, r9, sl, ip, sp}
   1b3cc:	stmiavs	fp!, {r0, r1, r5, r6, r8, sl, lr}^
   1b3d0:	stmdbhi	ip, {r0, r2, r4, r6, r7, r8, fp, sp, lr, pc}
   1b3d4:	andls	r4, sp, #16, 12	; 0x1000000
   1b3d8:	svclt	0x0014930e
   1b3dc:	movwcs	r2, #13060	; 0x3304
   1b3e0:	stmdbvs	fp!, {r2, r3, r8, r9, ip, pc}^
   1b3e4:	blvs	ffaaccf0 <npth_sleep@plt+0xffaa7008>
   1b3e8:	movwls	r6, #43500	; 0xa9ec
   1b3ec:	andls	r6, r6, #2801664	; 0x2ac000
   1b3f0:			; <UNDEFINED> instruction: 0xf8cd464a
   1b3f4:	movwls	ip, #45136	; 0xb050
   1b3f8:	movwlt	lr, #35285	; 0x89d5
   1b3fc:			; <UNDEFINED> instruction: 0xa010f8d5
   1b400:	bvs	feb00028 <npth_sleep@plt+0xfeafa340>
   1b404:	stchi	3, cr9, [fp, #36]!	; 0x24
   1b408:	blls	1c002c <npth_sleep@plt+0x1ba344>
   1b40c:	andgt	pc, r0, r3, asr #17
   1b410:	stfeqp	f7, [ip], {13}
   1b414:			; <UNDEFINED> instruction: 0xf8cd4623
   1b418:			; <UNDEFINED> instruction: 0xf10dc008
   1b41c:			; <UNDEFINED> instruction: 0xf8cd0c48
   1b420:			; <UNDEFINED> instruction: 0xf10dc004
   1b424:			; <UNDEFINED> instruction: 0xf8cd0c44
   1b428:			; <UNDEFINED> instruction: 0xf7ffc000
   1b42c:	strmi	pc, [r3], -r1, ror #29
   1b430:	svccs	0x0000bb78
   1b434:	ldmib	sp, {r1, r2, r3, r6, r8, ip, lr, pc}^
   1b438:	ldrmi	r9, [r9, #785]	; 0x311
   1b43c:	adcshi	pc, r0, #128	; 0x80
   1b440:	streq	lr, [r9], r8, lsl #22
   1b444:	beq	1557880 <npth_sleep@plt+0x1551b98>
   1b448:			; <UNDEFINED> instruction: 0xf85646bb
   1b44c:	stmdacs	r0, {r2, r8, r9, fp}
   1b450:	tsthi	fp, r0	; <UNPREDICTABLE>
   1b454:	orrvc	pc, r0, pc, asr #8
   1b458:	ldc	7, cr15, [r2, #-932]	; 0xfffffc5c
   1b45c:	stmdacs	r0, {r2, r9, sl, lr}
   1b460:	tsthi	r3, r0, asr #32	; <UNPREDICTABLE>
   1b464:	stceq	8, cr15, [r4], {86}	; 0x56
   1b468:			; <UNDEFINED> instruction: 0xf7e92102
   1b46c:	stmdacs	r0, {r1, r3, r8, sl, fp, sp, lr, pc}
   1b470:	rschi	pc, r5, r0, asr #32
   1b474:	stccc	8, cr15, [r4], {86}	; 0x56
   1b478:			; <UNDEFINED> instruction: 0x4652a918
   1b47c:			; <UNDEFINED> instruction: 0xf7ea2002
   1b480:	stmdacs	r0, {r2, r9, fp, sp, lr, pc}
   1b484:	mrshi	pc, (UNDEF: 5)	; <UNPREDICTABLE>
   1b488:	ldmdals	r8, {r1, r2, ip, pc}
   1b48c:	ldcl	7, cr15, [sl, #-932]!	; 0xfffffc5c
   1b490:	blvs	1b420b0 <npth_sleep@plt+0x1b3c3c8>
   1b494:			; <UNDEFINED> instruction: 0x63aa2200
   1b498:	blvs	a87a50 <npth_sleep@plt+0xa81d68>
   1b49c:	stmdbcc	r4, {r0, r9, sp}
   1b4a0:	addsmi	lr, r4, #5
   1b4a4:	andeq	pc, r1, r2, lsl #2
   1b4a8:	andle	r6, r4, sl, lsr #7
   1b4ac:			; <UNDEFINED> instruction: 0xf8514602
   1b4b0:	stmdacs	r0, {r2, r8, r9, sl, fp}
   1b4b4:			; <UNDEFINED> instruction: 0xf8dfd1f5
   1b4b8:			; <UNDEFINED> instruction: 0xf8df15dc
   1b4bc:	ldrbtmi	r2, [r9], #-1492	; 0xfffffa2c
   1b4c0:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
   1b4c4:	subsmi	r9, r1, r9, lsl sl
   1b4c8:	sbcshi	pc, r6, #64	; 0x40
   1b4cc:	andslt	r4, fp, r8, lsl r6
   1b4d0:	svchi	0x00f0e8bd
   1b4d4:	andls	r4, pc, r2, lsl #12
   1b4d8:	ldrbmi	r2, [r0], -r8, lsl #2
   1b4dc:	bl	bd948c <npth_sleep@plt+0xbd37a4>
   1b4e0:	strmi	r9, [r2], -pc, lsl #22
   1b4e4:			; <UNDEFINED> instruction: 0xf0402800
   1b4e8:			; <UNDEFINED> instruction: 0x460380f2
   1b4ec:	tstcs	r8, pc
   1b4f0:			; <UNDEFINED> instruction: 0xf7ea4658
   1b4f4:	bls	415644 <npth_sleep@plt+0x40f95c>
   1b4f8:			; <UNDEFINED> instruction: 0xf0402800
   1b4fc:			; <UNDEFINED> instruction: 0xf1ba8243
   1b500:	ldmdage	r4, {r0, r1, r5, r6, r8, r9, sl, fp}
   1b504:	andeq	pc, r2, #79	; 0x4f
   1b508:	svclt	0x00cc4651
   1b50c:	movwcs	r2, #13057	; 0x3301
   1b510:	svc	0x0046f7e9
   1b514:			; <UNDEFINED> instruction: 0xf0402800
   1b518:	blls	27b85c <npth_sleep@plt+0x275b74>
   1b51c:	eorseq	pc, r0, r6, lsl #2
   1b520:	ldmdbls	r4, {r3, r9, fp, ip, pc}
   1b524:	strtmi	r9, [r3], -r2, lsl #6
   1b528:	ldrbmi	r9, [r2], -r1, lsl #4
   1b52c:	andlt	pc, r0, sp, asr #17
   1b530:			; <UNDEFINED> instruction: 0xff02f7ff
   1b534:	stmdacs	r0, {r0, r1, r9, sl, lr}
   1b538:	andshi	pc, lr, #64	; 0x40
   1b53c:	ldmib	sp, {r3, ip, pc}^
   1b540:	ldmdals	r4, {r1, r3, r9, ip}
   1b544:	stmia	ip!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1b548:	blcs	142180 <npth_sleep@plt+0x13c498>
   1b54c:			; <UNDEFINED> instruction: 0xf0009b08
   1b550:	ldmib	sp, {r2, r4, r5, r6, r7, pc}^
   1b554:	ldrmi	sl, [r2, #529]	; 0x211
   1b558:	rsbshi	pc, sp, #128	; 0x80
   1b55c:	stmibeq	sl, {r3, r8, r9, fp, sp, lr, pc}
   1b560:	bleq	185799c <npth_sleep@plt+0x1851cb4>
   1b564:			; <UNDEFINED> instruction: 0xf859461c
   1b568:	stmdacs	r0, {r2, r8, r9, fp}
   1b56c:	mvnshi	pc, r0
   1b570:			; <UNDEFINED> instruction: 0xf7e92102
   1b574:	stmdacs	r0, {r1, r2, r7, sl, fp, sp, lr, pc}
   1b578:	mvnhi	pc, r0
   1b57c:	stceq	8, cr15, [r4], {89}	; 0x59
   1b580:			; <UNDEFINED> instruction: 0xf7ea4659
   1b584:	blls	655fdc <npth_sleep@plt+0x6502f4>
   1b588:	ldclne	6, cr4, [r8, #28]
   1b58c:	andsls	r0, r7, r0, asr #17
   1b590:	vadd.i8	d18, d0, d1
   1b594:	ldmdavc	sl!, {r1, r5, r6, r7, r8, pc}
   1b598:	b	10f978c <npth_sleep@plt+0x10f3aa4>
   1b59c:	movwcc	r2, #29442	; 0x7302
   1b5a0:	movwcc	r1, #8411	; 0x20db
   1b5a4:			; <UNDEFINED> instruction: 0xf0404298
   1b5a8:			; <UNDEFINED> instruction: 0xf7e981d8
   1b5ac:			; <UNDEFINED> instruction: 0x4606eeb0
   1b5b0:			; <UNDEFINED> instruction: 0xf0002800
   1b5b4:	movwcs	r8, #475	; 0x1db
   1b5b8:	ldrmi	r2, [sl], -r3, lsl #2
   1b5bc:			; <UNDEFINED> instruction: 0xf7e99814
   1b5c0:			; <UNDEFINED> instruction: 0xf897ee84
   1b5c4:	ldcne	0, cr12, [fp]
   1b5c8:	ldmdals	r4, {r0, r1, r2, r4, r9, fp, ip, pc}
   1b5cc:			; <UNDEFINED> instruction: 0xf8861cb1
   1b5d0:	bcc	cb5d8 <npth_sleep@plt+0xc58f0>
   1b5d4:	rsbsvc	r7, r7, pc, ror r8
   1b5d8:			; <UNDEFINED> instruction: 0xf7ea9200
   1b5dc:	blls	615b84 <npth_sleep@plt+0x60fe9c>
   1b5e0:	ldmne	r7!, {r0, r1, r4, r6, r8, ip, sp, pc}^
   1b5e4:	andcs	r4, r0, #48, 12	; 0x3000000
   1b5e8:	blne	99630 <npth_sleep@plt+0x93948>
   1b5ec:	adcsmi	r4, r8, #167772160	; 0xa000000
   1b5f0:			; <UNDEFINED> instruction: 0xd1f9b292
   1b5f4:	adclt	r4, r4, #20, 8	; 0x14000000
   1b5f8:	ldmdage	r6, {r0, r1, r2, r4, r8, fp, sp, pc}
   1b5fc:	ldrtmi	r9, [r2], -r0, lsl #2
   1b600:			; <UNDEFINED> instruction: 0xf7ea2102
   1b604:	strmi	lr, [r7], -r4, lsr #18
   1b608:			; <UNDEFINED> instruction: 0xf7e94630
   1b60c:	svccs	0x0000ecbc
   1b610:	bichi	pc, r8, r0, asr #32
   1b614:	stceq	8, cr15, [r4], {89}	; 0x59
   1b618:	beq	97a48 <npth_sleep@plt+0x91d60>
   1b61c:	stm	r4, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1b620:	bls	5c2270 <npth_sleep@plt+0x5bc588>
   1b624:			; <UNDEFINED> instruction: 0xf849459a
   1b628:	orrsle	r2, ip, #4, 24	; 0x400
   1b62c:			; <UNDEFINED> instruction: 0xf7ea9814
   1b630:	blls	216068 <npth_sleep@plt+0x210380>
   1b634:			; <UNDEFINED> instruction: 0xf04042a3
   1b638:	blls	4bbda0 <npth_sleep@plt+0x4b60b8>
   1b63c:	ldmdbge	r8, {r1, r5, sp, lr, pc}
   1b640:	stceq	8, cr15, [r4], {86}	; 0x56
   1b644:	b	cd95f4 <npth_sleep@plt+0xcd390c>
   1b648:	tstcc	r7, r8, lsl r9
   1b64c:	tstls	r5, r9, asr #17
   1b650:	strmi	fp, [r1], #-337	; 0xfffffeaf
   1b654:			; <UNDEFINED> instruction: 0xf8104623
   1b658:	ldrmi	r2, [r3], #-2817	; 0xfffff4ff
   1b65c:	addslt	r4, fp, #136, 4	; 0x80000008
   1b660:	ldrmi	sp, [fp], #505	; 0x1f9
   1b664:	blx	fe319eea <npth_sleep@plt+0xfe314202>
   1b668:			; <UNDEFINED> instruction: 0xf1099b12
   1b66c:	strbmi	r0, [fp, #-2305]	; 0xfffff6ff
   1b670:	mcrge	6, 7, pc, cr11, cr15, {1}	; <UNPREDICTABLE>
   1b674:	ldrbmi	r9, [sl, #-2567]	; 0xfffff5f9
   1b678:	movwcs	fp, #44828	; 0xaf1c
   1b67c:	movwmi	pc, #704	; 0x2c0	; <UNPREDICTABLE>
   1b680:	svcge	0x0007f47f
   1b684:	addsmi	r9, r3, #77824	; 0x13000
   1b688:	movwcs	sp, #28728	; 0x7038
   1b68c:	movwmi	pc, #704	; 0x2c0	; <UNPREDICTABLE>
   1b690:	ldcls	6, cr14, [r5], {255}	; 0xff
   1b694:	cmplt	ip, r8, lsl pc
   1b698:			; <UNDEFINED> instruction: 0x4603443c
   1b69c:			; <UNDEFINED> instruction: 0xf8114639
   1b6a0:	ldrmi	r2, [r3], #-2817	; 0xfffff4ff
   1b6a4:	addslt	r4, fp, #268435466	; 0x1000000a
   1b6a8:	ldrmi	sp, [fp], #505	; 0x1f9
   1b6ac:	blx	fe319f32 <npth_sleep@plt+0xfe31424a>
   1b6b0:			; <UNDEFINED> instruction: 0xf7e94638
   1b6b4:	ldrb	lr, [r7, r8, ror #24]
   1b6b8:			; <UNDEFINED> instruction: 0xf7ea9006
   1b6bc:			; <UNDEFINED> instruction: 0x4651e994
   1b6c0:	ldmmi	r5!, {r1, r9, sl, lr}^
   1b6c4:			; <UNDEFINED> instruction: 0xf0084478
   1b6c8:	blls	1d96f4 <npth_sleep@plt+0x1d3a0c>
   1b6cc:	ldmibmi	r3!, {r0, r5, r6, r7, r9, sl, sp, lr, pc}^
   1b6d0:	ldrmi	r2, [r8], -r5, lsl #4
   1b6d4:	ldrbtmi	r2, [r9], #-780	; 0xfffffcf4
   1b6d8:			; <UNDEFINED> instruction: 0xf7e99306
   1b6dc:	strmi	lr, [r4], -r6, lsl #25
   1b6e0:			; <UNDEFINED> instruction: 0xf00c4650
   1b6e4:			; <UNDEFINED> instruction: 0x4651fad3
   1b6e8:	blls	1acef8 <npth_sleep@plt+0x1a7210>
   1b6ec:	vsubhn.i16	d20, q0, q8
   1b6f0:	movwls	r4, #25344	; 0x6300
   1b6f4:			; <UNDEFINED> instruction: 0xffc0f007
   1b6f8:	strb	r9, [sl], r6, lsl #22
   1b6fc:	andcs	r9, r0, #13312	; 0x3400
   1b700:	blcc	81b20 <npth_sleep@plt+0x7be38>
   1b704:	andvs	r9, sl, r8, lsl r2
   1b708:	vpadd.i8	d2, d0, d3
   1b70c:	ldm	pc, {r1, r2, r5, r7, pc}^	; <UNPREDICTABLE>
   1b710:	adceq	pc, r8, r3, lsl r0	; <UNPREDICTABLE>
   1b714:	adceq	r0, r8, r8, lsr #1
   1b718:	adceq	r0, r4, r4, lsr #1
   1b71c:	adceq	r0, r4, r4, lsr #1
   1b720:	adceq	r0, r4, r4, lsr #1
   1b724:	adceq	r0, r4, r4, lsr #1
   1b728:	adceq	r0, r4, r4, lsr #1
   1b72c:	adceq	r0, r4, r4, lsr #1
   1b730:	ldrdeq	r0, [fp], #8	; <UNPREDICTABLE>
   1b734:	adceq	r0, r4, r1, lsl #2
   1b738:	bls	45baa0 <npth_sleep@plt+0x455db8>
   1b73c:	movwls	r2, #28930	; 0x7102
   1b740:	eoreq	pc, r2, r8, asr r8	; <UNPREDICTABLE>
   1b744:	bl	fe7596f0 <npth_sleep@plt+0xfe753a08>
   1b748:	stmdacs	r0, {r0, r1, r2, r8, r9, fp, ip, pc}
   1b74c:	mrshi	pc, (UNDEF: 5)	; <UNPREDICTABLE>
   1b750:	ldmdbge	r7, {r0, r4, r9, fp, ip, pc}
   1b754:			; <UNDEFINED> instruction: 0xf8589307
   1b758:			; <UNDEFINED> instruction: 0xf7ea0022
   1b75c:	bls	615e04 <npth_sleep@plt+0x61011c>
   1b760:	andcc	r9, r7, #7168	; 0x1c00
   1b764:	beq	ff4d60a8 <npth_sleep@plt+0xff4d03c0>
   1b768:	svceq	0x0001f1ba
   1b76c:			; <UNDEFINED> instruction: 0xf1aabf88
   1b770:	ldrbmi	r0, [r3], r2, lsl #6
   1b774:	sadd8mi	fp, lr, r2
   1b778:	stclpl	8, cr1, [r3], {194}	; 0xc2
   1b77c:	ldrbmi	r4, [r0], -r4, lsl #12
   1b780:	ldmdavc	r6, {r2, r7, r8, r9, sl, fp, ip, sp, pc}^
   1b784:	strcs	lr, [r3], -r6, asr #20
   1b788:	stcl	7, cr15, [r0, #932]	; 0x3a4
   1b78c:	stmdacs	r0, {r3, ip, pc}
   1b790:	rschi	pc, ip, r0
   1b794:	strtmi	r9, [r3], -r8, lsl #18
   1b798:			; <UNDEFINED> instruction: 0x46529814
   1b79c:	andge	pc, r0, sp, asr #17
   1b7a0:	stm	r4, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1b7a4:			; <UNDEFINED> instruction: 0xf0002f02
   1b7a8:			; <UNDEFINED> instruction: 0xf1ba8106
   1b7ac:	vmax.f32	d16, d0, d1
   1b7b0:	stflsd	f0, [r8], {20}
   1b7b4:	movweq	pc, #8618	; 0x21aa	; <UNPREDICTABLE>
   1b7b8:	stclpl	8, cr1, [r2], #900	; 0x384
   1b7bc:	b	10398e4 <npth_sleep@plt+0x1033bfc>
   1b7c0:	teqlt	fp, r2
   1b7c4:	movwcs	r4, #1570	; 0x622
   1b7c8:	blmi	99818 <npth_sleep@plt+0x93b30>
   1b7cc:	addsmi	r4, r1, #587202560	; 0x23000000
   1b7d0:			; <UNDEFINED> instruction: 0xd1f9b29b
   1b7d4:	blls	2003f8 <npth_sleep@plt+0x1fa710>
   1b7d8:	mulle	r3, r8, r2
   1b7dc:	addsmi	r9, lr, #7168	; 0x1c00
   1b7e0:	teqhi	r0, r0, asr #32	; <UNPREDICTABLE>
   1b7e4:	tstvs	r1, #3620864	; 0x374000
   1b7e8:			; <UNDEFINED> instruction: 0xf080429e
   1b7ec:			; <UNDEFINED> instruction: 0xf8dd8136
   1b7f0:	blge	583878 <npth_sleep@plt+0x57db90>
   1b7f4:	streq	lr, [r6], #2824	; 0xb08
   1b7f8:	eorhi	pc, r4, sp, asr #17
   1b7fc:			; <UNDEFINED> instruction: 0x46d0af16
   1b800:	ldrmi	r4, [sp], -sl, lsr #13
   1b804:	stmdavs	r0!, {r1, r2, r3, sp, lr, pc}
   1b808:			; <UNDEFINED> instruction: 0xf7e93601
   1b80c:	ldmdals	r2, {r1, r2, r3, r7, r8, r9, sl, fp, sp, lr, pc}
   1b810:			; <UNDEFINED> instruction: 0x3115e9dd
   1b814:	bl	feaec2dc <npth_sleep@plt+0xfeae65f4>
   1b818:	ldrmi	r0, [r8], #2819	; 0xb03
   1b81c:	blne	159934 <npth_sleep@plt+0x153c4c>
   1b820:	sbcshi	pc, r4, r0, asr #4
   1b824:			; <UNDEFINED> instruction: 0x4642465b
   1b828:	ldrtmi	r2, [r8], -r2, lsl #2
   1b82c:			; <UNDEFINED> instruction: 0xf7ea9500
   1b830:	stmdacs	r0, {r1, r2, r3, fp, sp, lr, pc}
   1b834:			; <UNDEFINED> instruction: 0xf8ddd0e7
   1b838:	strtmi	r8, [r3], -r4, lsr #32
   1b83c:	strcs	r4, [r1], #-1621	; 0xfffff9ab
   1b840:	andls	r2, r7, #0, 4
   1b844:			; <UNDEFINED> instruction: 0xf04f45b1
   1b848:	andsvs	r0, sl, r0, lsl #4
   1b84c:			; <UNDEFINED> instruction: 0xf0c09613
   1b850:	stmdals	r8, {r3, r8, pc}
   1b854:	bl	fe5d9800 <npth_sleep@plt+0xfe5d3b18>
   1b858:	movwcs	lr, #18152	; 0x46e8
   1b85c:	movwmi	pc, #704	; 0x2c0	; <UNPREDICTABLE>
   1b860:			; <UNDEFINED> instruction: 0xf8d8e617
   1b864:	ldmdage	r8, {r2, r4, sp}
   1b868:	ldrdcc	pc, [r0], -r8
   1b86c:	andls	r2, r4, #0, 2
   1b870:			; <UNDEFINED> instruction: 0x4010f8d8
   1b874:	strls	r4, [r3], #-2698	; 0xfffff576
   1b878:			; <UNDEFINED> instruction: 0xf8d8447a
   1b87c:	strls	r4, [r2], #-12
   1b880:	ldrdmi	pc, [r8], -r8
   1b884:			; <UNDEFINED> instruction: 0xf8d89401
   1b888:	strls	r4, [r0], #-4
   1b88c:	svc	0x00c4f7e9
   1b890:	blcs	2d0a4 <npth_sleep@plt+0x273bc>
   1b894:	cfldrdge	mvd15, [sp, #508]!	; 0x1fc
   1b898:	ldmdals	r8, {r1, r2, r8, r9, fp, ip, pc}
   1b89c:			; <UNDEFINED> instruction: 0xf7e96018
   1b8a0:	strmi	lr, [r3], -ip, lsr #30
   1b8a4:			; <UNDEFINED> instruction: 0xf43f2800
   1b8a8:	stcls	13, cr10, [r6], {244}	; 0xf4
   1b8ac:	movwls	r2, #25355	; 0x630b
   1b8b0:			; <UNDEFINED> instruction: 0xf7e96820
   1b8b4:	blls	1d643c <npth_sleep@plt+0x1d0754>
   1b8b8:	eorvs	r2, r2, r0, lsl #4
   1b8bc:	movwmi	pc, #704	; 0x2c0	; <UNPREDICTABLE>
   1b8c0:			; <UNDEFINED> instruction: 0xf8d8e5e7
   1b8c4:	ldmdage	r8, {r2, r3, sp}
   1b8c8:	ldrdcc	pc, [r0], -r8
   1b8cc:	andls	r2, r2, #0, 2
   1b8d0:	ldrdmi	pc, [r8], -r8
   1b8d4:	strls	r4, [r1], #-2675	; 0xfffff58d
   1b8d8:			; <UNDEFINED> instruction: 0xf8d8447a
   1b8dc:	strls	r4, [r0], #-4
   1b8e0:	svc	0x009af7e9
   1b8e4:	ldrb	r4, [r4, r3, lsl #12]
   1b8e8:			; <UNDEFINED> instruction: 0x2010f8d8
   1b8ec:			; <UNDEFINED> instruction: 0xf8d8a818
   1b8f0:	mrscs	r3, (UNDEF: 0)
   1b8f4:			; <UNDEFINED> instruction: 0xf8d89203
   1b8f8:	bmi	1aeb930 <npth_sleep@plt+0x1ae5c48>
   1b8fc:	ldrbtmi	r9, [sl], #-1026	; 0xfffffbfe
   1b900:	ldrdmi	pc, [r8], -r8
   1b904:			; <UNDEFINED> instruction: 0xf8d89401
   1b908:	strls	r4, [r0], #-4
   1b90c:	svc	0x0084f7e9
   1b910:	ldr	r4, [lr, r3, lsl #12]!
   1b914:	stccs	12, cr9, [r0], {14}
   1b918:	mrcge	4, 5, APSR_nzcv, cr7, cr15, {1}
   1b91c:	strtmi	r4, [r0], -r3, ror #18
   1b920:			; <UNDEFINED> instruction: 0xf7e94479
   1b924:	stmdacs	r0, {r1, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
   1b928:	addhi	pc, pc, r0
   1b92c:	strtmi	r4, [r0], -r0, ror #18
   1b930:			; <UNDEFINED> instruction: 0xf7e94479
   1b934:	stmdacs	r0, {r1, r2, r4, r6, r7, r8, fp, sp, lr, pc}
   1b938:	addhi	pc, sl, r0
   1b93c:	ldrbtmi	r4, [sl], #-2653	; 0xfffff5a3
   1b940:	ldrdeq	pc, [r4], -r8
   1b944:	blls	3a3d4c <npth_sleep@plt+0x39e064>
   1b948:	ldmdage	r8, {r0, ip, pc}
   1b94c:	ldrdmi	pc, [r0], -r8
   1b950:			; <UNDEFINED> instruction: 0xf7e99400
   1b954:	strmi	lr, [r3], -r2, ror #30
   1b958:	ldmdals	r4, {r0, r1, r3, r4, r7, r8, r9, sl, sp, lr, pc}
   1b95c:	movwls	r2, #25351	; 0x6307
   1b960:	ldm	r2!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1b964:	vqdmlsl.s<illegal width 8>	<illegal reg q12.5>, d0, d6
   1b968:	ldr	r4, [r2, #768]	; 0x300
   1b96c:	cdp	7, 0, cr15, cr8, cr9, {7}
   1b970:	tstlt	r8, r3, lsl #12
   1b974:	movwmi	pc, #704	; 0x2c0	; <UNPREDICTABLE>
   1b978:	movwls	r9, #26644	; 0x6814
   1b97c:	stmia	r4!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1b980:	str	r9, [r6, #2822]	; 0xb06
   1b984:	ldrmi	r4, [r0], -ip, asr #18
   1b988:	andls	r2, r6, #1342177280	; 0x50000000
   1b98c:			; <UNDEFINED> instruction: 0xf7e94479
   1b990:	strmi	lr, [r4], -ip, lsr #22
   1b994:			; <UNDEFINED> instruction: 0xf7e94658
   1b998:	ldrbmi	lr, [r9], -r4, lsr #28
   1b99c:	strt	r4, [r4], r2, lsl #12
   1b9a0:			; <UNDEFINED> instruction: 0xe66746bb
   1b9a4:	movwcs	r9, #47124	; 0xb814
   1b9a8:			; <UNDEFINED> instruction: 0xf7ea9306
   1b9ac:	blls	1d5cec <npth_sleep@plt+0x1d0004>
   1b9b0:	movwmi	pc, #704	; 0x2c0	; <UNPREDICTABLE>
   1b9b4:			; <UNDEFINED> instruction: 0xf1bae56d
   1b9b8:	ldmdale	sl, {r0, r1, r4, r8, r9, sl, fp}
   1b9bc:	strcs	r4, [r1], #-2111	; 0xfffff7c1
   1b9c0:			; <UNDEFINED> instruction: 0xf0074478
   1b9c4:	movwcs	pc, #3723	; 0xe8b	; <UNPREDICTABLE>
   1b9c8:	strb	r9, [r2, -r7, lsl #6]
   1b9cc:	ldrdhi	pc, [r4], -sp	; <UNPREDICTABLE>
   1b9d0:	stcls	6, cr4, [r7], {85}	; 0x55
   1b9d4:	orreq	lr, r6, #8, 22	; 0x2000
   1b9d8:	ldmdami	r9!, {r2, r4, r5, r8, r9, sl, sp, lr, pc}
   1b9dc:	ldrbtmi	r2, [r8], #-1025	; 0xfffffbff
   1b9e0:	cdp2	0, 7, cr15, cr12, cr7, {0}
   1b9e4:	movwls	r2, #29440	; 0x7300
   1b9e8:	movwcs	lr, #46899	; 0xb733
   1b9ec:	movwmi	pc, #704	; 0x2c0	; <UNPREDICTABLE>
   1b9f0:	ldmdage	r8, {r0, r1, r2, r3, r6, r8, sl, sp, lr, pc}
   1b9f4:	ldrtmi	r2, [r9], -r1, lsl #4
   1b9f8:	b	fe1d99a4 <npth_sleep@plt+0xfe1d3cbc>
   1b9fc:	stmdacs	r0, {r2, r9, sl, lr}
   1ba00:			; <UNDEFINED> instruction: 0xf1aad13c
   1ba04:	stmdbls	r8, {r2, r4, r9, fp}
   1ba08:			; <UNDEFINED> instruction: 0x46269818
   1ba0c:			; <UNDEFINED> instruction: 0xf7e94652
   1ba10:	strtmi	lr, [r3], -r0, lsr #21
   1ba14:	ldmdals	r8, {r1, r5, r9, sl, lr}
   1ba18:			; <UNDEFINED> instruction: 0xf7e92105
   1ba1c:	ldrtmi	lr, [r9], -r0, ror #30
   1ba20:			; <UNDEFINED> instruction: 0xf7e99818
   1ba24:	blls	256204 <npth_sleep@plt+0x25051c>
   1ba28:	bl	e4280 <npth_sleep@plt+0xde598>
   1ba2c:			; <UNDEFINED> instruction: 0xf7e9010a
   1ba30:			; <UNDEFINED> instruction: 0x4603eab0
   1ba34:	ldmdals	r8, {r8, r9, fp, ip, sp}
   1ba38:	movwcs	fp, #7960	; 0x1f18
   1ba3c:			; <UNDEFINED> instruction: 0xf7e99307
   1ba40:			; <UNDEFINED> instruction: 0xe6cbe990
   1ba44:	strls	r9, [r7], -r7, lsl #24
   1ba48:	bmi	7d565c <npth_sleep@plt+0x7cf974>
   1ba4c:			; <UNDEFINED> instruction: 0xe777447a
   1ba50:	ldrbtmi	r4, [sl], #-2589	; 0xfffff5e3
   1ba54:			; <UNDEFINED> instruction: 0x461ce774
   1ba58:	cfstr32ls	mvfx14, [r7], {232}	; 0xe8
   1ba5c:	orreq	lr, r6, #8, 22	; 0x2000
   1ba60:	blmi	6d5628 <npth_sleep@plt+0x6cf940>
   1ba64:	eorscs	pc, lr, #64, 4
   1ba68:	ldmdami	sl, {r0, r3, r4, r8, fp, lr}
   1ba6c:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   1ba70:	ldrbtmi	r3, [r8], #-784	; 0xfffffcf0
   1ba74:	ldmdb	r2!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1ba78:	b	ff259a24 <npth_sleep@plt+0xff253d3c>
   1ba7c:	vpmin.s8	d20, d0, d6
   1ba80:	ldmdami	r6, {r0, r2, r3, r8, sp}
   1ba84:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
   1ba88:			; <UNDEFINED> instruction: 0xffa6f007
   1ba8c:	andeq	r3, r3, r0, ror #12
   1ba90:	muleq	r0, ip, r5
   1ba94:	andeq	r3, r3, r2, asr r5
   1ba98:	andeq	lr, r1, ip, lsr #10
   1ba9c:			; <UNDEFINED> instruction: 0x0001e4b6
   1baa0:	andeq	lr, r1, r8, ror #8
   1baa4:	andeq	lr, r1, r0, ror #7
   1baa8:	andeq	lr, r1, lr, lsl #7
   1baac:	andeq	fp, r1, r4, ror r0
   1bab0:	andeq	lr, r1, r4, ror #7
   1bab4:	andeq	lr, r1, r6, lsr #4
   1bab8:	andeq	lr, r1, r0, lsr r2
   1babc:	andeq	lr, r1, r4, asr r2
   1bac0:	andeq	lr, r1, sl, ror r2
   1bac4:	andeq	lr, r1, ip, lsr #1
   1bac8:	ldrdeq	lr, [r1], -sl
   1bacc:	andeq	lr, r1, r8, ror #12
   1bad0:	andeq	lr, r1, lr, asr #3
   1bad4:	andeq	lr, r1, r6, lsl #4
   1bad8:	andeq	lr, r1, r0, asr r6
   1badc:			; <UNDEFINED> instruction: 0x0001e1b6
   1bae0:	svcmi	0x00f0e92d
   1bae4:	strmi	fp, [sl], r1, asr #1
   1bae8:			; <UNDEFINED> instruction: 0xf8df920a
   1baec:	movwls	r2, #35208	; 0x8988
   1baf0:	stmibcc	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   1baf4:	andls	r4, r7, sl, ror r4
   1baf8:	stmdalt	sp, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}^
   1bafc:	bls	12b1e50 <npth_sleep@plt+0x12ac168>
   1bb00:	teqls	pc, #1769472	; 0x1b0000
   1bb04:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1bb08:			; <UNDEFINED> instruction: 0xf8cb2300
   1bb0c:	andls	r3, fp, #0
   1bb10:	tstls	lr, #307200	; 0x4b000
   1bb14:	bls	1340330 <npth_sleep@plt+0x133a648>
   1bb18:			; <UNDEFINED> instruction: 0xf1b89204
   1bb1c:	rsble	r0, fp, r0, lsl #30
   1bb20:			; <UNDEFINED> instruction: 0xf8c89309
   1bb24:	movwls	r3, #24576	; 0x6000
   1bb28:	ldmdbne	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   1bb2c:	ldrbmi	r2, [r0], -r0, lsl #4
   1bb30:			; <UNDEFINED> instruction: 0xf7e94479
   1bb34:	strmi	lr, [r5], -lr, lsl #23
   1bb38:	subsle	r2, r5, r0, lsl #16
   1bb3c:	stmdbne	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   1bb40:	ldrbtmi	r2, [r9], #-512	; 0xfffffe00
   1bb44:	bl	fe159af0 <npth_sleep@plt+0xfe153e08>
   1bb48:	biclt	r4, r0, r6, lsl #12
   1bb4c:	ldmdbeq	r4!, {r0, r2, r3, r8, ip, sp, lr, pc}^
   1bb50:	strbmi	r2, [sl], -r1, lsl #2
   1bb54:	b	ff159b00 <npth_sleep@plt+0xff153e18>
   1bb58:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
   1bb5c:	blls	78fcc4 <npth_sleep@plt+0x789fdc>
   1bb60:	movwls	r2, #51969	; 0xcb01
   1bb64:	stmdavc	r3, {r0, r4, r5, r8, ip, lr, pc}
   1bb68:	blcc	d007a4 <npth_sleep@plt+0xcfaabc>
   1bb6c:	ldmdble	r5, {r0, r8, r9, fp, sp}^
   1bb70:	stmdbeq	r7, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   1bb74:	vmull.s8	<illegal reg q12.5>, d0, d12
   1bb78:	strcs	r4, [r0, -r0, lsl #18]
   1bb7c:			; <UNDEFINED> instruction: 0xf04fe005
   1bb80:	vqdmlal.s<illegal width 8>	q8, d0, d7
   1bb84:	ldrtmi	r4, [r7], -r0, lsl #18
   1bb88:	ldrtmi	r2, [r8], -r1, lsl #8
   1bb8c:	ldmib	sl!, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1bb90:			; <UNDEFINED> instruction: 0xf7e9981e
   1bb94:			; <UNDEFINED> instruction: 0x4630e970
   1bb98:	stmdb	ip!, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1bb9c:			; <UNDEFINED> instruction: 0xf7e94628
   1bba0:			; <UNDEFINED> instruction: 0xf1b8e96a
   1bba4:	svclt	0x00080f00
   1bba8:	stmiblt	ip!, {sl, sp}
   1bbac:	ldmcs	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   1bbb0:	stmiacc	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   1bbb4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1bbb8:	blls	ff5c28 <npth_sleep@plt+0xfeff40>
   1bbbc:			; <UNDEFINED> instruction: 0xf040405a
   1bbc0:			; <UNDEFINED> instruction: 0x46488251
   1bbc4:	pop	{r0, r6, ip, sp, pc}
   1bbc8:			; <UNDEFINED> instruction: 0xf04f8ff0
   1bbcc:	strcs	r0, [r1], #-2311	; 0xfffff6f9
   1bbd0:	stmdbmi	r0, {r6, r7, r9, ip, sp, lr, pc}
   1bbd4:	ldrb	r2, [r8, r0, lsl #14]
   1bbd8:	ldrdeq	pc, [r0], -r8
   1bbdc:	ldmib	r2, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1bbe0:			; <UNDEFINED> instruction: 0xf8c82300
   1bbe4:	strb	r3, [r1, r0]!
   1bbe8:	stmdbeq	r7, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   1bbec:	vsubhn.i16	d20, q0, <illegal reg q3.5>
   1bbf0:	strmi	r4, [r6], -r0, lsl #18
   1bbf4:	strb	r2, [r8, r1, lsl #8]
   1bbf8:	andcs	r9, r1, #4, 22	; 0x1000
   1bbfc:	blcc	40428 <npth_sleep@plt+0x3a740>
   1bc00:	svclt	0x00189a05
   1bc04:	bcs	24810 <npth_sleep@plt+0x1eb28>
   1bc08:	movwcs	fp, #3864	; 0xf18
   1bc0c:	str	r9, [fp, r6, lsl #6]
   1bc10:	stmdbeq	r7, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   1bc14:	vaddhn.i16	d18, q0, <illegal reg q0.5>
   1bc18:	ldr	r4, [r6, r0, lsl #18]!
   1bc1c:			; <UNDEFINED> instruction: 0xf7e94630
   1bc20:			; <UNDEFINED> instruction: 0xf8dfe92a
   1bc24:	andcs	r1, r0, #100, 16	; 0x640000
   1bc28:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   1bc2c:	bl	459bd8 <npth_sleep@plt+0x453ef0>
   1bc30:	stmdacs	r0, {r1, r2, r9, sl, lr}
   1bc34:	stmdbls	ip, {r2, r3, r4, r7, ip, lr, pc}
   1bc38:			; <UNDEFINED> instruction: 0xf7e9464a
   1bc3c:			; <UNDEFINED> instruction: 0x4607ea52
   1bc40:			; <UNDEFINED> instruction: 0xf0002800
   1bc44:	blls	77bf00 <npth_sleep@plt+0x776218>
   1bc48:			; <UNDEFINED> instruction: 0xf0002b04
   1bc4c:	blcs	fc104 <npth_sleep@plt+0xf641c>
   1bc50:	stmdavc	r3, {r1, r2, r3, r7, r8, ip, lr, pc}
   1bc54:			; <UNDEFINED> instruction: 0xd1b82b73
   1bc58:	svccc	0x0001f817
   1bc5c:			; <UNDEFINED> instruction: 0xd1b42b75
   1bc60:	blcs	1b79e54 <npth_sleep@plt+0x1b7416c>
   1bc64:	movwcs	fp, #7940	; 0x1f04
   1bc68:			; <UNDEFINED> instruction: 0xd1ae9311
   1bc6c:	ldrtmi	r2, [r0], -r2, lsl #2
   1bc70:	stc	7, cr15, [sl, #932]	; 0x3a4
   1bc74:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
   1bc78:			; <UNDEFINED> instruction: 0xf7e9d0ca
   1bc7c:			; <UNDEFINED> instruction: 0x4603ecde
   1bc80:	tstls	r4, #56, 12	; 0x3800000
   1bc84:	ldmdb	lr!, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1bc88:	tstcs	r3, sl, asr #12
   1bc8c:			; <UNDEFINED> instruction: 0xf7e94630
   1bc90:	strmi	lr, [r7], -r8, lsr #20
   1bc94:	adcsle	r2, fp, r0, lsl #16
   1bc98:	mcrne	12, 3, r9, cr3, cr13, {0}
   1bc9c:	ldmle	r4, {r0, r1, r2, r3, r8, r9, fp, sp}
   1bca0:	tstcs	r0, #1048576	; 0x100000
   1bca4:	ldmdage	fp!, {r1, r5, r9, sl, lr}
   1bca8:	b	1cd9c54 <npth_sleep@plt+0x1cd3f6c>
   1bcac:	ldrtmi	r2, [r0], -r4, lsl #2
   1bcb0:	stcl	7, cr15, [sl, #-932]!	; 0xfffffc5c
   1bcb4:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
   1bcb8:	andcs	sp, sl, #170	; 0xaa
   1bcbc:			; <UNDEFINED> instruction: 0xf7e92100
   1bcc0:	strmi	lr, [r3], -sl, lsr #16
   1bcc4:	tstls	r3, #56, 12	; 0x3800000
   1bcc8:	ldmdb	ip, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1bccc:	ldrtmi	r2, [r0], -r5, lsl #2
   1bcd0:	ldcl	7, cr15, [sl, #-932]	; 0xfffffc5c
   1bcd4:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
   1bcd8:			; <UNDEFINED> instruction: 0xf7e9d09a
   1bcdc:			; <UNDEFINED> instruction: 0x4603ebf4
   1bce0:	tstls	r6, #56, 12	; 0x3800000
   1bce4:	stmdb	lr, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1bce8:	tstcs	r6, sl, asr #12
   1bcec:			; <UNDEFINED> instruction: 0xf7e94630
   1bcf0:			; <UNDEFINED> instruction: 0x4607e9f8
   1bcf4:	addle	r2, fp, r0, lsl #16
   1bcf8:			; <UNDEFINED> instruction: 0x1e539a1d
   1bcfc:			; <UNDEFINED> instruction: 0xf63f2b07
   1bd00:	strmi	sl, [r1], -r4, ror #30
   1bd04:	ldmdage	r9!, {r3, r8, r9, sp}
   1bd08:	b	10d9cb4 <npth_sleep@plt+0x10d3fcc>
   1bd0c:	ldrtmi	r2, [r0], -r7, lsl #2
   1bd10:	ldc	7, cr15, [sl, #-932]!	; 0xfffffc5c
   1bd14:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
   1bd18:	svcge	0x007af43f
   1bd1c:	tstcs	r0, sl, lsl #4
   1bd20:	bl	ffad9ccc <npth_sleep@plt+0xffad3fe4>
   1bd24:			; <UNDEFINED> instruction: 0x46039415
   1bd28:	tstls	r7, #56, 12	; 0x3800000
   1bd2c:	stmdb	sl!, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1bd30:			; <UNDEFINED> instruction: 0xf7e94630
   1bd34:			; <UNDEFINED> instruction: 0xf8dfe8a0
   1bd38:	andcs	r1, r0, #84, 14	; 0x1500000
   1bd3c:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   1bd40:	b	fe1d9cec <npth_sleep@plt+0xfe1d4004>
   1bd44:	stmdacs	r0, {r1, r2, r9, sl, lr}
   1bd48:	svcge	0x0019f43f
   1bd4c:			; <UNDEFINED> instruction: 0xf7e92101
   1bd50:			; <UNDEFINED> instruction: 0x4607ed1c
   1bd54:			; <UNDEFINED> instruction: 0xf43f2800
   1bd58:			; <UNDEFINED> instruction: 0xf7e9af5b
   1bd5c:			; <UNDEFINED> instruction: 0x4603eafc
   1bd60:	andsls	r3, r8, r1, lsl #22
   1bd64:			; <UNDEFINED> instruction: 0x461c4638
   1bd68:			; <UNDEFINED> instruction: 0xf7e99319
   1bd6c:	strtmi	lr, [r3], -ip, lsl #18
   1bd70:	ldmdale	fp, {r0, r1, r4, r8, r9, fp, sp}
   1bd74:			; <UNDEFINED> instruction: 0xf013e8df
   1bd78:	andseq	r0, sl, r1, ror r1
   1bd7c:	andseq	r0, sl, sl, lsl r0
   1bd80:	andseq	r0, sl, sl, lsl r0
   1bd84:	andseq	r0, sl, sl, lsl r0
   1bd88:	andseq	r0, sl, sl, lsl r0
   1bd8c:	andseq	r0, sl, sl, lsl r0
   1bd90:	andseq	r0, sl, sl, lsl r0
   1bd94:	eorseq	r0, r9, sl, lsl r0
   1bd98:			; <UNDEFINED> instruction: 0x0125013c
   1bd9c:	eorseq	r0, r9, sl, lsl r0
   1bda0:	stmdbeq	r7, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   1bda4:	vmull.s8	<illegal reg q12.5>, d0, d12
   1bda8:	strbt	r4, [lr], r0, lsl #18
   1bdac:			; <UNDEFINED> instruction: 0xf04f2400
   1bdb0:	vqdmlal.s<illegal width 8>	q8, d0, d7
   1bdb4:	strtmi	r4, [r7], -r0, lsl #18
   1bdb8:			; <UNDEFINED> instruction: 0xf7e94638
   1bdbc:	ldmdals	lr, {r2, r5, r6, r7, fp, sp, lr, pc}
   1bdc0:	ldmda	r8, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1bdc4:			; <UNDEFINED> instruction: 0xf7e94630
   1bdc8:			; <UNDEFINED> instruction: 0x4628e856
   1bdcc:	ldmda	r2, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1bdd0:	stcle	12, cr2, [r8, #-0]
   1bdd4:	strcs	sl, [r0, #-3630]	; 0xfffff1d2
   1bdd8:	svceq	0x0004f856
   1bddc:			; <UNDEFINED> instruction: 0xf7e93501
   1bde0:	adcmi	lr, r5, #164, 24	; 0xa400
   1bde4:	strcs	sp, [r1], #-3064	; 0xfffff408
   1bde8:	strcs	lr, [r4], #-1755	; 0xfffff925
   1bdec:	movwcs	r2, #14080	; 0x3700
   1bdf0:	ldrtmi	r9, [r0], -ip, lsl #6
   1bdf4:	ldmda	lr!, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1bdf8:			; <UNDEFINED> instruction: 0x1694f8df
   1bdfc:	strtmi	r2, [r8], -r0, lsl #4
   1be00:			; <UNDEFINED> instruction: 0xf7e94479
   1be04:	strmi	lr, [r6], -r6, lsr #20
   1be08:			; <UNDEFINED> instruction: 0xf0002800
   1be0c:	ldrls	r8, [sl], #-279	; 0xfffffee9
   1be10:	stmib	sp, {sl, sp}^
   1be14:	strmi	r5, [r7], -lr, lsl #14
   1be18:	subhi	pc, r0, sp, asr #17
   1be1c:	blge	bed944 <npth_sleep@plt+0xbe7c5c>
   1be20:	b	1400a70 <npth_sleep@plt+0x13fad88>
   1be24:	strbmi	r0, [r2], -r4, asr #18
   1be28:	tsteq	r1, r9, lsl #2	; <UNPREDICTABLE>
   1be2c:			; <UNDEFINED> instruction: 0xf7e94638
   1be30:	stmdacs	r0, {r3, r4, r6, r8, fp, sp, lr, pc}
   1be34:	blls	6cffcc <npth_sleep@plt+0x6ca2e4>
   1be38:			; <UNDEFINED> instruction: 0xf000429c
   1be3c:	stfcsd	f0, [r9], {21}
   1be40:	sbcshi	pc, fp, r0
   1be44:			; <UNDEFINED> instruction: 0xf0002800
   1be48:	mrcls	0, 0, r8, cr13, cr0, {7}
   1be4c:			; <UNDEFINED> instruction: 0xf0402e01
   1be50:	stmdavc	r5, {r2, r3, r5, r6, r7, pc}
   1be54:	svclt	0x00182d5f
   1be58:	svclt	0x00142d65
   1be5c:	movwcs	r2, #769	; 0x301
   1be60:			; <UNDEFINED> instruction: 0xf040931b
   1be64:			; <UNDEFINED> instruction: 0xf10980e2
   1be68:	strbmi	r0, [r2], -r2, lsl #2
   1be6c:			; <UNDEFINED> instruction: 0xf7e94638
   1be70:			; <UNDEFINED> instruction: 0x4601e938
   1be74:			; <UNDEFINED> instruction: 0xf0002800
   1be78:	bls	77c1e0 <npth_sleep@plt+0x7764f8>
   1be7c:			; <UNDEFINED> instruction: 0xf0002a00
   1be80:	stclcs	0, cr8, [r5, #-848]!	; 0xfffffcb0
   1be84:			; <UNDEFINED> instruction: 0xf0009b1b
   1be88:	movwls	r8, #142	; 0x8e
   1be8c:			; <UNDEFINED> instruction: 0x46024613
   1be90:			; <UNDEFINED> instruction: 0x46319812
   1be94:	addeq	lr, r4, r0, lsl #22
   1be98:	ldcl	7, cr15, [r8], {233}	; 0xe9
   1be9c:			; <UNDEFINED> instruction: 0xf0402800
   1bea0:	strcc	r8, [r1], #-196	; 0xffffff3c
   1bea4:	stmdavc	r3, {r0, r2, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}
   1bea8:	andsle	r2, r8, r3, ror fp
   1beac:			; <UNDEFINED> instruction: 0xf47f2b6e
   1beb0:	stmdavc	r3, {r2, r3, r7, r9, sl, fp, sp, pc}^
   1beb4:	blcs	1be9ac0 <npth_sleep@plt+0x1be3dd8>
   1beb8:	mcrge	4, 4, pc, cr7, cr15, {3}	; <UNPREDICTABLE>
   1bebc:	svccc	0x0001f817
   1bec0:			; <UNDEFINED> instruction: 0xf47f2b6e
   1bec4:	ldmdavc	fp!, {r1, r7, r9, sl, fp, sp, pc}^
   1bec8:			; <UNDEFINED> instruction: 0xf47f2b65
   1becc:	movwcs	sl, #3710	; 0xe7e
   1bed0:	tstls	r1, #20, 6	; 0x50000000
   1bed4:	tstls	r3, #1476395008	; 0x58000000
   1bed8:	tstls	r7, #1409286144	; 0x54000000
   1bedc:	stmdavc	r3, {r3, r5, r8, r9, sl, sp, lr, pc}^
   1bee0:	blcs	1a29aec <npth_sleep@plt+0x1a23e04>
   1bee4:	mrcge	4, 3, APSR_nzcv, cr1, cr15, {3}
   1bee8:	svccc	0x0001f817
   1beec:			; <UNDEFINED> instruction: 0xf47f2b61
   1bef0:	ldmdavc	fp!, {r2, r3, r5, r6, r9, sl, fp, sp, pc}^
   1bef4:			; <UNDEFINED> instruction: 0xf47f2b31
   1bef8:	movwcs	sl, #11880	; 0x2e68
   1befc:	ssat	r9, #22, r1, lsl #6
   1bf00:	addsmi	r9, ip, #12, 22	; 0x3000
   1bf04:	blge	1050d68 <npth_sleep@plt+0x104b080>
   1bf08:	bl	ed808 <npth_sleep@plt+0xe7b20>
   1bf0c:	strmi	r0, [r2], -r4, lsl #7
   1bf10:	stclne	13, cr9, [r1], #-56	; 0xffffffc8
   1bf14:			; <UNDEFINED> instruction: 0x46309012
   1bf18:			; <UNDEFINED> instruction: 0xf8434614
   1bf1c:	tstls	ip, r4, asr #24
   1bf20:	ldmib	sp, {r0, r5, r7, r9, sl, lr}^
   1bf24:			; <UNDEFINED> instruction: 0xf7e8780f
   1bf28:			; <UNDEFINED> instruction: 0xf8dfefa6
   1bf2c:	strtmi	r1, [r2], -r8, ror #10
   1bf30:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   1bf34:	stmib	ip, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1bf38:	stmdacs	r0, {r1, r2, r9, sl, lr}
   1bf3c:	addshi	pc, r7, #0
   1bf40:			; <UNDEFINED> instruction: 0xf7e92101
   1bf44:	strmi	lr, [r4], -r2, lsr #24
   1bf48:			; <UNDEFINED> instruction: 0xf0002800
   1bf4c:	andcs	r8, sl, #-1610612728	; 0xa0000008
   1bf50:			; <UNDEFINED> instruction: 0xf7e94649
   1bf54:			; <UNDEFINED> instruction: 0x4603ead2
   1bf58:	addslt	r4, fp, #32, 12	; 0x2000000
   1bf5c:			; <UNDEFINED> instruction: 0xf7e9930e
   1bf60:			; <UNDEFINED> instruction: 0x4630e812
   1bf64:	svc	0x0086f7e8
   1bf68:			; <UNDEFINED> instruction: 0xf7e84628
   1bf6c:	movwcs	lr, #3972	; 0xf84
   1bf70:	blls	680bf4 <npth_sleep@plt+0x67af0c>
   1bf74:	vpadd.i8	d2, d0, d3
   1bf78:	ldm	pc, {r0, r1, r2, r3, r5, r6, r9, pc}^	; <UNPREDICTABLE>
   1bf7c:	rsbeq	pc, r1, #19
   1bf80:	rsbeq	r0, sp, #-805306362	; 0xd0000006
   1bf84:	rsbeq	r0, sp, #-805306362	; 0xd0000006
   1bf88:	rsbeq	r0, sp, #-805306362	; 0xd0000006
   1bf8c:	rsbeq	r0, sp, #-805306362	; 0xd0000006
   1bf90:	rsbeq	r0, sp, #-805306362	; 0xd0000006
   1bf94:	rsbeq	r0, sp, #-805306362	; 0xd0000006
   1bf98:	rsbeq	r0, sp, #-805306362	; 0xd0000006
   1bf9c:	adcseq	r0, sl, sp, ror #4
   1bfa0:	rsbeq	r0, sp, #159	; 0x9f
   1bfa4:	sbcseq	r0, r2, sl, lsl #1
   1bfa8:			; <UNDEFINED> instruction: 0xf7e94618
   1bfac:	bls	4d78ec <npth_sleep@plt+0x4d1c04>
   1bfb0:	eoreq	pc, r4, r2, asr #16
   1bfb4:	suble	r2, r7, r0, lsl #16
   1bfb8:	orrvc	pc, r0, pc, asr #8
   1bfbc:	stmda	r0!, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1bfc0:	ldrtmi	lr, [r0], -pc, ror #14
   1bfc4:	svc	0x0056f7e8
   1bfc8:	strbne	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
   1bfcc:	strtmi	r2, [r8], -r0, lsl #4
   1bfd0:			; <UNDEFINED> instruction: 0xf7e94479
   1bfd4:			; <UNDEFINED> instruction: 0x4606e93e
   1bfd8:			; <UNDEFINED> instruction: 0xf43f2800
   1bfdc:	ldrdcs	sl, [r1, -r0]
   1bfe0:	bl	ff4d9f8c <npth_sleep@plt+0xff4d42a4>
   1bfe4:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
   1bfe8:	mrcge	4, 0, APSR_nzcv, cr2, cr15, {1}
   1bfec:	str	r2, [r0, -r2, lsl #8]
   1bff0:	strcs	r2, [r5], #-772	; 0xfffffcfc
   1bff4:	movwls	r2, #50944	; 0xc700
   1bff8:	stcls	6, cr14, [lr, #-1004]	; 0xfffffc14
   1bffc:	ldmib	sp, {r1, r2, r3, r4, r5, r9, sl, lr}^
   1c000:			; <UNDEFINED> instruction: 0xf04f780f
   1c004:	vqdmlal.s<illegal width 8>	q8, d0, d7
   1c008:	strls	r4, [ip], #-2304	; 0xfffff700
   1c00c:			; <UNDEFINED> instruction: 0x46389512
   1c010:			; <UNDEFINED> instruction: 0xf7e89c0c
   1c014:	ldmdals	lr, {r3, r4, r5, r7, r8, r9, sl, fp, sp, lr, pc}
   1c018:	svc	0x002cf7e8
   1c01c:			; <UNDEFINED> instruction: 0xf7e84630
   1c020:	ldmdals	r2, {r1, r3, r5, r8, r9, sl, fp, sp, lr, pc}
   1c024:	svc	0x0026f7e8
   1c028:			; <UNDEFINED> instruction: 0x463ee6d4
   1c02c:	stmdbeq	r7, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   1c030:	vqdmull.s<illegal width 8>	<illegal reg q12.5>, d0, d14
   1c034:	ldmib	sp, {r8, fp, lr}^
   1c038:	ldrt	r7, [sp], pc, lsl #16
   1c03c:	stmdbeq	r7, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   1c040:	vaddhn.i16	d18, q0, <illegal reg q0.5>
   1c044:	str	r4, [r0, #2304]!	; 0x900
   1c048:	vmin.s8	d20, d8, d30
   1c04c:	vstrls.16	s0, [lr, #-172]	; 0xffffff54	; <UNPREDICTABLE>
   1c050:	stmdbmi	r0, {r6, r7, r9, ip, sp, lr, pc}
   1c054:	stmdavc	pc, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}	; <UNPREDICTABLE>
   1c058:	movwcs	lr, #9902	; 0x26ae
   1c05c:	strcs	r2, [r0, -r6, lsl #8]
   1c060:	strb	r9, [r6], ip, lsl #6
   1c064:	svc	0x00d2f7e8
   1c068:	ldmib	sp, {r1, r2, r3, r4, r5, r9, sl, lr}^
   1c06c:	stcls	8, cr7, [lr, #-60]	; 0xffffffc4
   1c070:	stmdbeq	r7, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   1c074:	stmdbmi	r0, {r6, r7, r9, ip, sp, lr, pc}
   1c078:			; <UNDEFINED> instruction: 0xf7e84638
   1c07c:	ldmdals	lr, {r2, r7, r8, r9, sl, fp, sp, lr, pc}
   1c080:	cdp	7, 15, cr15, cr8, cr8, {7}
   1c084:			; <UNDEFINED> instruction: 0xf7e84630
   1c088:			; <UNDEFINED> instruction: 0x4628eef6
   1c08c:	cdp	7, 15, cr15, cr2, cr8, {7}
   1c090:	bls	c95b18 <npth_sleep@plt+0xc8fe30>
   1c094:	ldcls	12, cr10, [r0, #-124]!	; 0xffffff84
   1c098:	blls	be44a0 <npth_sleep@plt+0xbde7b8>
   1c09c:	stmib	sp, {r5, r9, sl, lr}^
   1c0a0:	bmi	fffb08a8 <npth_sleep@plt+0xfffaabc0>
   1c0a4:			; <UNDEFINED> instruction: 0xf7e9447a
   1c0a8:			; <UNDEFINED> instruction: 0x4681ebb8
   1c0ac:	svceq	0x0000f1b9
   1c0b0:	ldmdals	pc, {r1, r4, r5, ip, lr, pc}	; <UNPREDICTABLE>
   1c0b4:			; <UNDEFINED> instruction: 0xf7e82600
   1c0b8:	sbfx	lr, lr, #29, #9
   1c0bc:	rsble	r2, r6, r0, lsl #30
   1c0c0:			; <UNDEFINED> instruction: 0x463849f7
   1c0c4:			; <UNDEFINED> instruction: 0xf7e84479
   1c0c8:	stmdacs	r0, {r2, r3, r9, sl, fp, sp, lr, pc}
   1c0cc:	ldmibmi	r5!, {r2, r3, r4, r6, ip, lr, pc}^
   1c0d0:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
   1c0d4:	cdp	7, 0, cr15, cr4, cr8, {7}
   1c0d8:	bmi	ffd08840 <npth_sleep@plt+0xffd02b58>
   1c0dc:	cfstrsls	mvf4, [pc, #-488]!	; 1befc <npth_sleep@plt+0x16214>
   1c0e0:			; <UNDEFINED> instruction: 0x463bac1f
   1c0e4:	strtmi	r2, [r0], -r0, lsl #2
   1c0e8:			; <UNDEFINED> instruction: 0xf7e99500
   1c0ec:	pkhbtmi	lr, r1, r6, lsl #23
   1c0f0:	bls	cd6068 <npth_sleep@plt+0xcd0380>
   1c0f4:	blls	c87178 <npth_sleep@plt+0xc81490>
   1c0f8:	ldflss	f2, [r0, #-0]
   1c0fc:	stmib	sp, {r5, r9, sl, lr}^
   1c100:	bmi	ffaa890c <npth_sleep@plt+0xffaa2c24>
   1c104:	ldrbtmi	r9, [sl], #-2863	; 0xfffff4d1
   1c108:			; <UNDEFINED> instruction: 0xf7e99500
   1c10c:	strmi	lr, [r1], r6, lsl #23
   1c110:	bmi	ffa16048 <npth_sleep@plt+0xffa10360>
   1c114:			; <UNDEFINED> instruction: 0xe7e2447a
   1c118:	ldmdals	pc, {r3, r8, fp, ip, pc}	; <UNPREDICTABLE>
   1c11c:	ldc	7, cr15, [lr], #-932	; 0xfffffc5c
   1c120:			; <UNDEFINED> instruction: 0xf0002800
   1c124:	ldmdals	pc, {r3, r7, r8, pc}	; <UNPREDICTABLE>
   1c128:	cdp	7, 10, cr15, cr4, cr8, {7}
   1c12c:	bls	2c2d4c <npth_sleep@plt+0x2bd064>
   1c130:			; <UNDEFINED> instruction: 0xf0004313
   1c134:	blls	1bc70c <npth_sleep@plt+0x1b6a24>
   1c138:			; <UNDEFINED> instruction: 0xf0402b00
   1c13c:	blls	27c3cc <npth_sleep@plt+0x2766e4>
   1c140:			; <UNDEFINED> instruction: 0xf0002b00
   1c144:	stcge	0, cr8, [pc, #-632]!	; 1bed4 <npth_sleep@plt+0x161ec>
   1c148:	blls	4e5950 <npth_sleep@plt+0x4dfc68>
   1c14c:	ldmdals	r8, {r1, r3, r9, sp}
   1c150:	stmib	sp, {r0, r3, r5, r9, sl, lr}^
   1c154:	strls	r6, [r0], -r1, lsl #12
   1c158:			; <UNDEFINED> instruction: 0xf84af7ff
   1c15c:	stmdacs	r0, {r0, r7, r9, sl, lr}
   1c160:	svcge	0x0055f47f
   1c164:	stmib	sp, {r0, r3, r4, r8, r9, fp, ip, pc}^
   1c168:	blcs	4dc1e8 <npth_sleep@plt+0x4d6500>
   1c16c:	addhi	pc, r3, r0, lsl #4
   1c170:			; <UNDEFINED> instruction: 0xf003e8df
   1c174:	orrhi	r8, r1, r4, ror r1
   1c178:	orrhi	r8, r1, r1, lsl #3
   1c17c:	orrhi	r8, r1, r1, lsl #3
   1c180:	orrhi	r8, r1, r1, lsl #3
   1c184:	addne	r3, r1, #100, 22	; 0x19000
   1c188:	ldrbtmi	r4, [sl], #-2762	; 0xfffff536
   1c18c:			; <UNDEFINED> instruction: 0xf04fe7a7
   1c190:	vqdmlal.s<illegal width 8>	q8, d0, d7
   1c194:	str	r4, [ip, r0, lsl #18]
   1c198:			; <UNDEFINED> instruction: 0x46209a31
   1c19c:	tstcs	r0, r0, lsr fp
   1c1a0:	bcs	968dc <npth_sleep@plt+0x90bf4>
   1c1a4:	movwls	r4, #2756	; 0xac4
   1c1a8:	blls	bed398 <npth_sleep@plt+0xbe76b0>
   1c1ac:	bl	d5a158 <npth_sleep@plt+0xd54470>
   1c1b0:			; <UNDEFINED> instruction: 0xf1b94681
   1c1b4:	teqle	r5, r0, lsl #30
   1c1b8:	tstls	lr, #31744	; 0x7c00
   1c1bc:	and	r2, r4, r0, lsl #8
   1c1c0:	bleq	15a31c <npth_sleep@plt+0x154634>
   1c1c4:			; <UNDEFINED> instruction: 0xf7e93401
   1c1c8:	blls	356c90 <npth_sleep@plt+0x350fa8>
   1c1cc:	blle	ffdecc44 <npth_sleep@plt+0xffde6f5c>
   1c1d0:			; <UNDEFINED> instruction: 0x465a981e
   1c1d4:	mrscs	r2, SP_irq
   1c1d8:	cdp2	0, 4, cr15, cr0, cr7, {0}
   1c1dc:	ldrtmi	r2, [r5], -r0, lsl #12
   1c1e0:	strmi	r1, [r1], r4, lsl #23
   1c1e4:	strcs	fp, [r1], #-3864	; 0xfffff0e8
   1c1e8:	movwlt	lr, #29903	; 0x74cf
   1c1ec:			; <UNDEFINED> instruction: 0x463849b3
   1c1f0:			; <UNDEFINED> instruction: 0xf7e84479
   1c1f4:			; <UNDEFINED> instruction: 0xb1b8ed76
   1c1f8:			; <UNDEFINED> instruction: 0x463849b1
   1c1fc:			; <UNDEFINED> instruction: 0xf7e84479
   1c200:	smclt	3792	; 0xed0
   1c204:	ldrbtmi	r4, [sl], #-2735	; 0xfffff551
   1c208:	strtmi	r9, [r0], -pc, lsr #28
   1c20c:	tstcs	r0, fp, lsr r6
   1c210:	andge	pc, r4, sp, asr #17
   1c214:			; <UNDEFINED> instruction: 0xf7e99600
   1c218:	strmi	lr, [r1], r0, lsl #22
   1c21c:	bmi	fead6148 <npth_sleep@plt+0xfead0460>
   1c220:			; <UNDEFINED> instruction: 0xe7f1447a
   1c224:	ldrbt	r2, [r2], r0, lsl #12
   1c228:	ldrbtmi	r4, [sl], #-2728	; 0xfffff558
   1c22c:			; <UNDEFINED> instruction: 0xf04fe7ec
   1c230:	ldrtmi	r0, [lr], -r7, lsl #18
   1c234:	stmdbmi	r0, {r6, r7, r9, ip, sp, lr, pc}
   1c238:	usat	r9, #8, r2, lsl #14
   1c23c:			; <UNDEFINED> instruction: 0x46209a32
   1c240:	tstcs	r0, r1, lsr fp
   1c244:	stmib	sp, {r4, r5, sl, fp, ip, pc}^
   1c248:	bmi	fe866a58 <npth_sleep@plt+0xfe860d70>
   1c24c:	movwmi	lr, #2509	; 0x9cd
   1c250:	blls	bed440 <npth_sleep@plt+0xbe7758>
   1c254:	b	ff85a200 <npth_sleep@plt+0xff854518>
   1c258:	str	r4, [sl, r1, lsl #13]!
   1c25c:			; <UNDEFINED> instruction: 0x46209a30
   1c260:	tstcs	r0, pc, lsr #22
   1c264:	andge	pc, r4, sp, asr #17
   1c268:	bmi	fe6c0a70 <npth_sleep@plt+0xfe6bad88>
   1c26c:			; <UNDEFINED> instruction: 0xf7e9447a
   1c270:	pkhtbmi	lr, r1, r4, asr #21
   1c274:			; <UNDEFINED> instruction: 0xf04fe79d
   1c278:	strcs	r0, [r0], -r4, lsl #18
   1c27c:	stmdbmi	r0, {r6, r7, r9, ip, sp, lr, pc}
   1c280:	vst1.64	{d30-d32}, [pc], r5
   1c284:	mulcs	r1, sl, r1
   1c288:	stc	7, cr15, [r8, #928]	; 0x3a0
   1c28c:	stmdacs	r0, {r1, r2, r9, sl, lr}
   1c290:	adcshi	pc, r4, r0
   1c294:	vst1.8	{d25-d26}, [pc]!
   1c298:	ldcls	12, cr7, [r4, #-512]	; 0xfffffe00
   1c29c:	ldmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   1c2a0:	teqeq	r4, r2, lsr #3	; <UNPREDICTABLE>
   1c2a4:	submi	r4, sl, #140, 22	; 0x23000
   1c2a8:	cmpmi	sl, r4, asr #4
   1c2ac:	ldmdbls	r8, {r0, r1, r5, r8, sl, ip, pc}
   1c2b0:	cfldrsls	mvf4, [r5, #-492]	; 0xfffffe14
   1c2b4:	andsls	r2, pc, #0, 8
   1c2b8:	cdpeq	0, 0, cr15, cr3, cr15, {2}
   1c2bc:			; <UNDEFINED> instruction: 0x91219a11
   1c2c0:	stmdbls	lr, {r0, r2, r5, r8, sl, ip, pc}
   1c2c4:	eorls	r9, r0, #1216	; 0x4c0
   1c2c8:	adcne	pc, r8, sp, lsr #17
   1c2cc:	stmdbls	ip, {r0, r1, r2, r4, r9, fp, ip, pc}
   1c2d0:	cfldr32ls	mvfx9, [r6, #-152]	; 0xffffff68
   1c2d4:	andcs	r9, sl, #-1879048190	; 0x90000002
   1c2d8:	blge	ef4aec <npth_sleep@plt+0xeeee04>
   1c2dc:	cfstr32ge	mvfx9, [pc, #-156]!	; 1c248 <npth_sleep@plt+0x16560>
   1c2e0:	blge	e80f78 <npth_sleep@plt+0xe7b290>
   1c2e4:			; <UNDEFINED> instruction: 0x93289722
   1c2e8:			; <UNDEFINED> instruction: 0x912dab1e
   1c2ec:	eorgt	pc, ip, r0, asr #17
   1c2f0:	stmdbmi	r0, {r6, r7, r8, fp, sp, lr, pc}
   1c2f4:	and	pc, r8, r0, asr #17
   1c2f8:	eorpl	lr, fp, #3358720	; 0x334000
   1c2fc:	bls	480fbc <npth_sleep@plt+0x47b2d4>
   1c300:	eorsle	r2, ip, r0, lsl #20
   1c304:	mvnslt	r9, r5, lsl #22
   1c308:	ldrmi	r9, [r9], -r7, lsl #16
   1c30c:			; <UNDEFINED> instruction: 0xf7f62205
   1c310:	strmi	pc, [r4], -r7, lsr #28
   1c314:			; <UNDEFINED> instruction: 0xf7e9b138
   1c318:	bvs	ffd16710 <npth_sleep@plt+0xffd10a28>
   1c31c:	cmnle	r7, #152, 4	; 0x80000009
   1c320:			; <UNDEFINED> instruction: 0xf7e84620
   1c324:			; <UNDEFINED> instruction: 0xf896ee30
   1c328:	bllt	ee83f0 <npth_sleep@plt+0xee2708>
   1c32c:	cmnlt	fp, r6, lsl #22
   1c330:	stcls	6, cr4, [sp], #-192	; 0xffffff40
   1c334:	cdp	7, 2, cr15, cr6, cr8, {7}
   1c338:	stmdbeq	fp, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   1c33c:	stmdbmi	r0, {r6, r7, r9, ip, sp, lr, pc}
   1c340:	ldrtmi	r2, [r5], -r0, lsl #12
   1c344:	blls	1d582c <npth_sleep@plt+0x1cfb44>
   1c348:	teqle	sl, r0, lsl #22
   1c34c:	stmdbls	fp, {r8, r9, sp}
   1c350:	ldrmi	r9, [sl], -r7, lsl #16
   1c354:	stmib	sp, {r9, sl, ip, pc}^
   1c358:			; <UNDEFINED> instruction: 0xf7f53301
   1c35c:	strmi	pc, [r1], sp, lsl #22
   1c360:			; <UNDEFINED> instruction: 0xf1b99c2d
   1c364:	teqle	fp, r0, lsl #30
   1c368:	svceq	0x0000f1b8
   1c36c:	blls	490454 <npth_sleep@plt+0x48a76c>
   1c370:			; <UNDEFINED> instruction: 0x4630b99b
   1c374:	cdp	7, 0, cr15, cr6, cr8, {7}
   1c378:	ldr	r9, [pc, -ip, lsl #8]
   1c37c:			; <UNDEFINED> instruction: 0xf7ff4630
   1c380:	addlt	pc, r3, #1114112	; 0x110000
   1c384:	blcs	2edd90 <npth_sleep@plt+0x2e80a8>
   1c388:	blls	1d0b38 <npth_sleep@plt+0x1cae50>
   1c38c:	sbcsle	r2, sp, r0, lsl #22
   1c390:	stcls	6, cr4, [sp], #-192	; 0xffffff40
   1c394:	ldcl	7, cr15, [r6, #928]!	; 0x3a0
   1c398:			; <UNDEFINED> instruction: 0xf106e7d2
   1c39c:			; <UNDEFINED> instruction: 0xf7e90030
   1c3a0:			; <UNDEFINED> instruction: 0xf8c8ec6e
   1c3a4:	stmdacs	r0, {}	; <UNPREDICTABLE>
   1c3a8:			; <UNDEFINED> instruction: 0xf7e9d1e3
   1c3ac:	stmdacs	r0, {r1, r3, r5, r6, r7, fp, sp, lr, pc}
   1c3b0:	blx	810734 <npth_sleep@plt+0x80aa4c>
   1c3b4:	ldrtmi	pc, [r0], -r0, lsl #19	; <UNPREDICTABLE>
   1c3b8:	stmibvs	r0, {r0, r3, r6, ip, sp, lr, pc}
   1c3bc:	stcl	7, cr15, [r2, #928]!	; 0x3a0
   1c3c0:	stmdals	r4, {r1, r2, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}
   1c3c4:	stmia	r4!, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1c3c8:	ldmdble	r0, {r0, r1, r2, r3, r4, r5, r6, r7, fp, sp}
   1c3cc:			; <UNDEFINED> instruction: 0xf7fe4630
   1c3d0:	stcls	15, cr15, [sp], #-932	; 0xfffffc5c
   1c3d4:			; <UNDEFINED> instruction: 0xf1b84681
   1c3d8:	andle	r0, r1, r0, lsl #30
   1c3dc:	sbcsle	r2, ip, r0, lsl #16
   1c3e0:			; <UNDEFINED> instruction: 0xf7e84630
   1c3e4:			; <UNDEFINED> instruction: 0xf1b9edd0
   1c3e8:	sbcle	r0, r5, r0, lsl #30
   1c3ec:	mcrrne	7, 10, lr, r2, cr8
   1c3f0:			; <UNDEFINED> instruction: 0xf1069904
   1c3f4:			; <UNDEFINED> instruction: 0xf7e80030
   1c3f8:	strb	lr, [r7, r2, ror #26]!
   1c3fc:	stmia	r0, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1c400:	stmdacs	r0, {r0, r7, r9, sl, lr}
   1c404:	blge	ff4d9508 <npth_sleep@plt+0xff4d3820>
   1c408:	stmdbmi	r0, {r6, r7, r9, ip, sp, lr, pc}
   1c40c:	bllt	ff3da410 <npth_sleep@plt+0xff3d4728>
   1c410:	strtmi	r1, [r1], -r2, asr #24
   1c414:	eorseq	pc, r0, r6, lsl #2
   1c418:	ldcl	7, cr15, [r0, #-928]	; 0xfffffc60
   1c41c:	stmdals	r8, {r7, r8, r9, sl, sp, lr, pc}
   1c420:	blx	9da40a <npth_sleep@plt+0x9d4722>
   1c424:			; <UNDEFINED> instruction: 0xf47f2800
   1c428:	strbmi	sl, [lr], -r6, lsl #29
   1c42c:	stmdbeq	r3!, {r3, r6, r9, ip, sp, lr, pc}
   1c430:	stmdbmi	r0, {r6, r7, r9, ip, sp, lr, pc}
   1c434:			; <UNDEFINED> instruction: 0xf04fe5eb
   1c438:	vbic.i16	d16, #15	; 0x000f
   1c43c:	ldrt	r4, [r8], -r0, lsl #18
   1c440:	ldcge	13, cr9, [pc], {48}	; 0x30
   1c444:	tstcs	r0, r5, lsr #20
   1c448:	strtmi	r9, [r0], -pc, lsr #22
   1c44c:	strls	r4, [r0, #-1146]	; 0xfffffb86
   1c450:	stmib	r2!, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1c454:	strt	r4, [r9], -r1, lsl #13
   1c458:	stmdbeq	r4, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   1c45c:	stmdbmi	r0, {r6, r7, r9, ip, sp, lr, pc}
   1c460:			; <UNDEFINED> instruction: 0xf04fe627
   1c464:	ldrls	r0, [r2, #-2311]	; 0xfffff6f9
   1c468:	stmdbmi	r0, {r6, r7, r9, ip, sp, lr, pc}
   1c46c:	andls	lr, lr, pc, asr #11
   1c470:	svclt	0x0000e577
   1c474:	andeq	r2, r3, ip, lsl pc
   1c478:	muleq	r0, ip, r5
   1c47c:	andeq	r7, r1, r0, asr #5
   1c480:	andeq	r1, r2, r2, lsl #2
   1c484:	andeq	r2, r3, ip, asr lr
   1c488:	andeq	sp, r1, sl, ror #9
   1c48c:	andeq	lr, r1, sl, ror #2
   1c490:	muleq	r1, r4, fp
   1c494:	andeq	sp, r1, lr, ror pc
   1c498:	andeq	sp, r1, r4, lsr #32
   1c49c:	andeq	sp, r1, ip, lsr lr
   1c4a0:	ldrdeq	sl, [r1], -r0
   1c4a4:	andeq	sp, r1, r2, asr #24
   1c4a8:	andeq	sp, r1, r8, lsr #25
   1c4ac:			; <UNDEFINED> instruction: 0x0001ddb2
   1c4b0:	andeq	sp, r1, ip, lsr ip
   1c4b4:	muleq	r1, r6, fp
   1c4b8:	andeq	sp, r1, r8, asr #27
   1c4bc:	andeq	sl, r1, r4, lsr #15
   1c4c0:	andeq	sp, r1, r8, lsl fp
   1c4c4:	andeq	sp, r1, r6, asr ip
   1c4c8:	andeq	sp, r1, r0, ror #23
   1c4cc:	andeq	sp, r1, lr, ror fp
   1c4d0:	ldrdeq	sp, [r1], -r0
   1c4d4:	andeq	sp, r1, ip, asr #26
   1c4d8:			; <UNDEFINED> instruction: 0xfffff0f1
   1c4dc:			; <UNDEFINED> instruction: 0x0001dab8
   1c4e0:	addlt	fp, r6, r0, ror r5
   1c4e4:	cfstr32ls	mvfx2, [sl], {-0}
   1c4e8:	strls	r9, [r2, #-3595]	; 0xfffff1f5
   1c4ec:	cfstrsls	mvf9, [ip, #-0]
   1c4f0:	strls	r9, [r1], -sp, lsl #24
   1c4f4:	strpl	lr, [r3], #-2509	; 0xfffff633
   1c4f8:	blx	ffcda4fc <npth_sleep@plt+0xffcd4814>
   1c4fc:	ldcllt	0, cr11, [r0, #-24]!	; 0xffffffe8
   1c500:	mvnsmi	lr, sp, lsr #18
   1c504:	stcmi	6, cr4, [sl], #-120	; 0xffffff88
   1c508:	blmi	ac8748 <npth_sleep@plt+0xac2a60>
   1c50c:	stmiapl	r3!, {r2, r3, r4, r5, r6, sl, lr}^
   1c510:	movwls	r6, #55323	; 0xd81b
   1c514:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1c518:	suble	r2, r2, r0, lsl #20
   1c51c:	stmdaeq	r0!, {r0, r2, r3, r8, ip, sp, lr, pc}
   1c520:	andcs	r4, r0, #22020096	; 0x1500000
   1c524:	strpl	lr, [r2], -sp, asr #19
   1c528:	andls	r4, r4, #70254592	; 0x4300000
   1c52c:	andcs	lr, r0, #3358720	; 0x334000
   1c530:			; <UNDEFINED> instruction: 0xf7ff4607
   1c534:			; <UNDEFINED> instruction: 0x4604fad5
   1c538:	stmdavc	fp!, {r3, r4, r7, r8, fp, ip, sp, pc}
   1c53c:	mvnlt	r6, r6, lsr r8
   1c540:			; <UNDEFINED> instruction: 0x2094f8d7
   1c544:	mvnscc	pc, #79	; 0x4f
   1c548:	movwls	r4, #5673	; 0x1629
   1c54c:	blge	1ede14 <npth_sleep@plt+0x1e812c>
   1c550:	bge	1c0d58 <npth_sleep@plt+0x1bb070>
   1c554:			; <UNDEFINED> instruction: 0xf7fa9406
   1c558:	bicslt	pc, r8, r9, ror #23
   1c55c:			; <UNDEFINED> instruction: 0xf7e89806
   1c560:	bmi	5979b0 <npth_sleep@plt+0x591cc8>
   1c564:	ldrbtmi	r4, [sl], #-2835	; 0xfffff4ed
   1c568:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1c56c:	subsmi	r9, sl, sp, lsl #22
   1c570:			; <UNDEFINED> instruction: 0x4620d11b
   1c574:	pop	{r1, r2, r3, ip, sp, pc}
   1c578:			; <UNDEFINED> instruction: 0x460381f0
   1c57c:	strmi	r4, [r1], -r2, lsl #12
   1c580:			; <UNDEFINED> instruction: 0xf7e94630
   1c584:			; <UNDEFINED> instruction: 0x4631eb74
   1c588:	strmi	r2, [r2], -r1, lsl #6
   1c58c:			; <UNDEFINED> instruction: 0xf7f74640
   1c590:			; <UNDEFINED> instruction: 0xe7e6fa37
   1c594:	andne	lr, r6, #3620864	; 0x374000
   1c598:	movwcs	r4, #5696	; 0x1640
   1c59c:	blx	c5a580 <npth_sleep@plt+0xc54898>
   1c5a0:	ldrtcs	lr, [pc], #-2012	; 1c5a8 <npth_sleep@plt+0x168c0>
   1c5a4:	strmi	pc, [r0], #-704	; 0xfffffd40
   1c5a8:			; <UNDEFINED> instruction: 0xf7e8e7db
   1c5ac:	svclt	0x0000ed30
   1c5b0:	andeq	r2, r3, r4, lsl #10
   1c5b4:	muleq	r0, ip, r5
   1c5b8:	andeq	r2, r3, sl, lsr #9
   1c5bc:	svcmi	0x00f0e92d
   1c5c0:	ldrmi	fp, [fp], fp, lsl #1
   1c5c4:	blls	62e014 <npth_sleep@plt+0x62832c>
   1c5c8:	cdpls	2, 1, cr2, cr6, cr0, {0}
   1c5cc:	blls	67463c <npth_sleep@plt+0x66e954>
   1c5d0:	stmdbcs	r0, {r1, r3, r4, sp, lr}
   1c5d4:	strmi	sp, [sl], -r1, ror #2
   1c5d8:			; <UNDEFINED> instruction: 0x46054999
   1c5dc:			; <UNDEFINED> instruction: 0xf7e84479
   1c5e0:			; <UNDEFINED> instruction: 0x4604ee38
   1c5e4:			; <UNDEFINED> instruction: 0xf0002800
   1c5e8:	strtmi	r8, [r0], -r6, asr #1
   1c5ec:	bl	fecda594 <npth_sleep@plt+0xfecd48ac>
   1c5f0:	strtmi	r4, [r0], -r5, lsl #12
   1c5f4:	ldc	7, cr15, [lr], #-928	; 0xfffffc60
   1c5f8:	tstcs	r0, r8, lsr #12
   1c5fc:	stmia	r4, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1c600:	stmdacs	r0, {r2, r9, sl, lr}
   1c604:	mrshi	pc, (UNDEF: 12)	; <UNPREDICTABLE>
   1c608:	blcs	1c326c <npth_sleep@plt+0x1bd584>
   1c60c:	tsthi	pc, r0, asr #6	; <UNPREDICTABLE>
   1c610:	eorsls	pc, r0, #14614528	; 0xdf0000
   1c614:	blx	ffbd862a <npth_sleep@plt+0xffbd2942>
   1c618:	ldrbtmi	r4, [r9], #1568	; 0x620
   1c61c:			; <UNDEFINED> instruction: 0xf7e84649
   1c620:	stmdacs	r0, {r5, r6, r8, r9, fp, sp, lr, pc}
   1c624:			; <UNDEFINED> instruction: 0xf8dfd04b
   1c628:	strtmi	r9, [r0], -r0, lsr #4
   1c62c:			; <UNDEFINED> instruction: 0x464944f9
   1c630:	bl	15da5d8 <npth_sleep@plt+0x15d48f0>
   1c634:			; <UNDEFINED> instruction: 0xf0002800
   1c638:			; <UNDEFINED> instruction: 0xf8df8083
   1c63c:			; <UNDEFINED> instruction: 0x46209210
   1c640:			; <UNDEFINED> instruction: 0x464944f9
   1c644:	bl	135a5ec <npth_sleep@plt+0x1354904>
   1c648:			; <UNDEFINED> instruction: 0xf0002800
   1c64c:	stmibmi	r0, {r0, r1, r3, r6, r7, pc}
   1c650:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   1c654:	bl	115a5fc <npth_sleep@plt+0x1154914>
   1c658:			; <UNDEFINED> instruction: 0xf0002800
   1c65c:	ldmdbmi	sp!, {r0, r5, r7, pc}^
   1c660:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   1c664:	bl	f5a60c <npth_sleep@plt+0xf54924>
   1c668:			; <UNDEFINED> instruction: 0xf0002800
   1c66c:			; <UNDEFINED> instruction: 0x46208099
   1c670:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   1c674:	stc	7, cr15, [r6], {232}	; 0xe8
   1c678:			; <UNDEFINED> instruction: 0xf7e84628
   1c67c:			; <UNDEFINED> instruction: 0x2704ebfc
   1c680:	strmi	pc, [r0, -r0, asr #5]
   1c684:	strbmi	r4, [r8], -r1, asr #13
   1c688:	bl	ffd5a630 <npth_sleep@plt+0xffd54948>
   1c68c:			; <UNDEFINED> instruction: 0xf7e84640
   1c690:			; <UNDEFINED> instruction: 0x4638ebf2
   1c694:	pop	{r0, r1, r3, ip, sp, pc}
   1c698:	stmdbmi	pc!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}^	; <UNPREDICTABLE>
   1c69c:			; <UNDEFINED> instruction: 0xf7e84479
   1c6a0:			; <UNDEFINED> instruction: 0x4604edd8
   1c6a4:	lslle	r2, r0, #24
   1c6a8:	strcs	r4, [r7, -ip, ror #16]
   1c6ac:	strmi	pc, [r0, -r0, asr #5]
   1c6b0:			; <UNDEFINED> instruction: 0xf0074478
   1c6b4:			; <UNDEFINED> instruction: 0x4638f813
   1c6b8:	pop	{r0, r1, r3, ip, sp, pc}
   1c6bc:	svcmi	0x00688ff0
   1c6c0:	tsteq	r4, #-2147483647	; 0x80000001	; <UNPREDICTABLE>
   1c6c4:	tsteq	r0, r6, lsl #2	; <UNPREDICTABLE>
   1c6c8:	ldrbtmi	r9, [pc], #-5	; 1c6d0 <npth_sleep@plt+0x169e8>
   1c6cc:			; <UNDEFINED> instruction: 0xf1069304
   1c6d0:	stmib	sp, {r2, r3, r8, r9}^
   1c6d4:	ldrtmi	r3, [sl], -r2, lsl #2
   1c6d8:	tsteq	r8, r6, lsl #2	; <UNPREDICTABLE>
   1c6dc:	stmib	sp, {r0, r1, r4, r5, r8, sl, fp, ip}^
   1c6e0:	ldrtmi	r3, [r3], -r0, lsl #2
   1c6e4:	strtmi	r4, [r8], -r1, lsl #12
   1c6e8:			; <UNDEFINED> instruction: 0xf7e84688
   1c6ec:			; <UNDEFINED> instruction: 0x464eee9c
   1c6f0:	strbmi	r9, [r1], r8, lsl #14
   1c6f4:	movwls	r2, #37638	; 0x9306
   1c6f8:	movwls	r2, #29442	; 0x7302
   1c6fc:	strtmi	r4, [r0], -r7, lsl #12
   1c700:	mcrr	7, 14, pc, r0, cr8	; <UNPREDICTABLE>
   1c704:			; <UNDEFINED> instruction: 0xf7e84628
   1c708:	svccs	0x0000ebb6
   1c70c:	blls	590e00 <npth_sleep@plt+0x58b118>
   1c710:	andvs	pc, r0, sl, asr #17
   1c714:			; <UNDEFINED> instruction: 0x461ab113
   1c718:	andsvs	r9, r3, r8, lsl #22
   1c71c:			; <UNDEFINED> instruction: 0xf8cb9b07
   1c720:	blls	528728 <npth_sleep@plt+0x522a40>
   1c724:			; <UNDEFINED> instruction: 0x461ab113
   1c728:	andsvs	r9, r3, r9, lsl #22
   1c72c:			; <UNDEFINED> instruction: 0xf8c39b18
   1c730:	blls	680738 <npth_sleep@plt+0x67aa50>
   1c734:	andhi	pc, r0, r3, asr #17
   1c738:	andlt	r4, fp, r8, lsr r6
   1c73c:	svchi	0x00f0e8bd
   1c740:			; <UNDEFINED> instruction: 0xf1064f48
   1c744:			; <UNDEFINED> instruction: 0xf106030c
   1c748:	andls	r0, r3, r8, lsl #2
   1c74c:	movwls	r4, #9343	; 0x247f
   1c750:	stmib	sp, {r0, r1, r4, r5, r8, sl, fp, ip}^
   1c754:	ldrtmi	r3, [sl], -r0, lsl #2
   1c758:			; <UNDEFINED> instruction: 0x46014633
   1c75c:	strmi	r4, [r8], r8, lsr #12
   1c760:	cdp	7, 6, cr15, cr0, cr8, {7}
   1c764:	movwcs	r4, #17998	; 0x464e
   1c768:	strbmi	r9, [r1], r8, lsl #14
   1c76c:	movwcs	r9, #13065	; 0x3309
   1c770:	strmi	r9, [r7], -r7, lsl #6
   1c774:	ldmdbmi	ip!, {r0, r1, r6, r7, r8, r9, sl, sp, lr, pc}
   1c778:	strtmi	r4, [r8], -r2, lsl #12
   1c77c:			; <UNDEFINED> instruction: 0xf7e84479
   1c780:	strmi	lr, [r4], -r8, ror #26
   1c784:			; <UNDEFINED> instruction: 0xf47f2800
   1c788:	ldmdbmi	r8!, {r4, r5, r8, r9, sl, fp, sp, pc}
   1c78c:	strtmi	r4, [r8], -r2, lsl #12
   1c790:			; <UNDEFINED> instruction: 0xf7e84479
   1c794:			; <UNDEFINED> instruction: 0x4604ed5e
   1c798:			; <UNDEFINED> instruction: 0xf47f2c00
   1c79c:	str	sl, [r3, r6, lsr #30]
   1c7a0:	andcs	r4, r0, #835584	; 0xcc000
   1c7a4:	svcmi	0x00334628
   1c7a8:			; <UNDEFINED> instruction: 0xf7e84479
   1c7ac:	ldmdbmi	r2!, {r1, r4, r6, r8, sl, fp, sp, lr, pc}
   1c7b0:	ldrbtmi	r2, [pc], #-512	; 1c7b8 <npth_sleep@plt+0x16ad0>
   1c7b4:	sxtab16mi	r4, r1, r9, ror #8
   1c7b8:			; <UNDEFINED> instruction: 0xf7e84628
   1c7bc:	ldrtmi	lr, [r3], -sl, asr #26
   1c7c0:	ldrtmi	r2, [sl], -r0, lsl #2
   1c7c4:	strmi	r9, [r0], r1, lsl #2
   1c7c8:	andls	r1, r0, r0, lsr sp
   1c7cc:			; <UNDEFINED> instruction: 0xf7e84628
   1c7d0:	cdpmi	14, 2, cr14, cr10, cr10, {1}
   1c7d4:	strls	r2, [r8, -r2, lsl #6]
   1c7d8:	ldrbtmi	r9, [lr], #-777	; 0xfffffcf7
   1c7dc:	movwls	r2, #29441	; 0x7301
   1c7e0:	str	r4, [ip, r7, lsl #12]
   1c7e4:			; <UNDEFINED> instruction: 0xf1064f26
   1c7e8:			; <UNDEFINED> instruction: 0xf1060310
   1c7ec:	andls	r0, r4, ip, lsl #2
   1c7f0:	movwls	r4, #13439	; 0x347f
   1c7f4:	movweq	pc, #33030	; 0x8106	; <UNPREDICTABLE>
   1c7f8:	smlabtcc	r1, sp, r9, lr
   1c7fc:	ldcne	6, cr4, [r1, #-232]!	; 0xffffff18
   1c800:	tstls	r0, r3, lsr r6
   1c804:	strtmi	r4, [r8], -r1, lsl #12
   1c808:			; <UNDEFINED> instruction: 0xf7e84688
   1c80c:	strbmi	lr, [lr], -ip, lsl #28
   1c810:	strls	r2, [r8, -r5, lsl #6]
   1c814:	movwls	r4, #38593	; 0x96c1
   1c818:	movwls	r2, #29444	; 0x7304
   1c81c:	strb	r4, [lr, -r7, lsl #12]!
   1c820:	strbcs	r4, [r1, -r8, lsr #12]
   1c824:	bl	9da7cc <npth_sleep@plt+0x9d4ae4>
   1c828:	strmi	pc, [r0, -r0, asr #5]
   1c82c:	bmi	596644 <npth_sleep@plt+0x59095c>
   1c830:	bicsmi	pc, r6, r0, asr #4
   1c834:	ldrbtmi	r4, [sl], #-2068	; 0xfffff7ec
   1c838:	eorcc	r4, r0, #120, 8	; 0x78000000
   1c83c:			; <UNDEFINED> instruction: 0xf8ccf007
   1c840:	andeq	ip, r1, r8, asr #22
   1c844:	andeq	sl, r1, r6, lsl #21
   1c848:	andeq	fp, r1, r8, asr ip
   1c84c:	andeq	fp, r1, r8, lsr ip
   1c850:	andeq	fp, r1, r2, lsr #24
   1c854:	andeq	fp, r1, sl, lsl #24
   1c858:	andeq	r6, r1, ip, asr r7
   1c85c:	ldrdeq	fp, [r1], -r8
   1c860:	andeq	sp, r1, r2, lsr r9
   1c864:			; <UNDEFINED> instruction: 0x0001d8bc
   1c868:	strdeq	sl, [r1], -ip
   1c86c:	andeq	r6, r1, r8, ror #12
   1c870:	andeq	ip, r1, ip, asr #16
   1c874:	andeq	sp, r1, r6, ror #16
   1c878:	andeq	fp, r1, r8, lsr #19
   1c87c:	muleq	r1, sl, sl
   1c880:	andeq	sp, r1, r0, lsr #16
   1c884:	muleq	r1, lr, r8
   1c888:	andeq	sp, r1, r4, lsl #8
   1c88c:	svcmi	0x00f0e92d
   1c890:	cfstr32	mvfx2, [sp, #-0]
   1c894:	ldrmi	r8, [ip], r2, lsl #22
   1c898:	cdpge	0, 2, cr11, cr10, cr5, {7}
   1c89c:	ldmdals	r0!, {r0, r1, r5, sl, fp, sp, pc}^
   1c8a0:	beq	fe958cdc <npth_sleep@plt+0xfe952ff4>
   1c8a4:	svcge	0x0033960c
   1c8a8:			; <UNDEFINED> instruction: 0xf8df9611
   1c8ac:	andsls	r6, r4, ip, asr #8
   1c8b0:	andls	sl, sl, r2, lsr #16
   1c8b4:			; <UNDEFINED> instruction: 0xf8df4608
   1c8b8:	ldrbtmi	r1, [lr], #-1092	; 0xfffffbbc
   1c8bc:	bls	2c110c <npth_sleep@plt+0x2bb424>
   1c8c0:	strtmi	r9, [ip], -fp, lsl #8
   1c8c4:			; <UNDEFINED> instruction: 0x46539313
   1c8c8:	stmdavs	r9, {r0, r4, r5, r6, fp, ip, lr}
   1c8cc:			; <UNDEFINED> instruction: 0xf04f9163
   1c8d0:	andsvs	r0, r5, r0, lsl #2
   1c8d4:			; <UNDEFINED> instruction: 0xf8cc9a0b
   1c8d8:	andsvs	r5, r5, r0
   1c8dc:	svcmi	0x0004f843
   1c8e0:			; <UNDEFINED> instruction: 0xd1fb429f
   1c8e4:	blge	842d18 <npth_sleep@plt+0x83d030>
   1c8e8:	vstmdbge	r1!, {s20-s50}
   1c8ec:	ldrmi	r9, [r8], r0, lsl #10
   1c8f0:	stmdbls	sl, {r0, r2, r8, ip, pc}
   1c8f4:	andsls	r9, r5, #1006632960	; 0x3c000000
   1c8f8:	stmdbls	ip, {r2, r8, ip, pc}
   1c8fc:	smlabtmi	r1, sp, r9, lr
   1c900:	tstls	r3, sl, lsl #2
   1c904:			; <UNDEFINED> instruction: 0xf7ff2101
   1c908:			; <UNDEFINED> instruction: 0x4604fe59
   1c90c:	bmi	fff48ed4 <npth_sleep@plt+0xfff431ec>
   1c910:	ldrbtmi	r4, [sl], #-3066	; 0xfffff406
   1c914:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1c918:	subsmi	r9, sl, r3, ror #22
   1c91c:			; <UNDEFINED> instruction: 0x81b3f040
   1c920:	rsblt	r4, r5, r0, lsr #12
   1c924:	blhi	d7c20 <npth_sleep@plt+0xd1f38>
   1c928:	svchi	0x00f0e8bd
   1c92c:	ldmdbge	r4, {r1, r2, r4, r6, r9, fp, sp, pc}^
   1c930:			; <UNDEFINED> instruction: 0x4610911d
   1c934:	tstcs	r0, lr, lsl #12
   1c938:	bcs	458160 <npth_sleep@plt+0x452478>
   1c93c:	ldm	r6, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1c940:	tstcs	r8, r0, lsr r6
   1c944:	ldm	r2, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1c948:			; <UNDEFINED> instruction: 0xf9bef7fa
   1c94c:			; <UNDEFINED> instruction: 0xf8d8682a
   1c950:	addsmi	r3, r3, #0
   1c954:	tstls	r0, #-805306368	; 0xd0000000
   1c958:	vmov.i32	d9, #8	; 0x00000008
   1c95c:	blls	37cfbc <npth_sleep@plt+0x3772d4>
   1c960:	vqdmulh.s<illegal width 8>	d2, d0, d9
   1c964:	ldmdbls	r0, {r0, r2, r3, r4, r7, r8, pc}
   1c968:	vstrls	s20, [sp, #-284]	; 0xfffffee4
   1c96c:			; <UNDEFINED> instruction: 0xf101a834
   1c970:			; <UNDEFINED> instruction: 0xf10d4380
   1c974:	blcc	5f15c <npth_sleep@plt+0x59474>
   1c978:	tstls	r9, r9, ror #20
   1c97c:	stmdbls	ip, {r5, r7, r9, sl, lr}
   1c980:			; <UNDEFINED> instruction: 0x9716009b
   1c984:			; <UNDEFINED> instruction: 0x46072514
   1c988:	stmiane	lr, {r0, r1, r4, r7, r9, sl, lr}^
   1c98c:	andsls	r9, ip, #25
   1c990:			; <UNDEFINED> instruction: 0x961a931b
   1c994:			; <UNDEFINED> instruction: 0xf8cd9217
   1c998:			; <UNDEFINED> instruction: 0xf856a038
   1c99c:	strbmi	r3, [sl], -r4, lsl #30
   1c9a0:	andcs	r4, r5, r9, lsr r6
   1c9a4:	svc	0x0070f7e8
   1c9a8:	stmdacs	r0, {r1, r7, r9, sl, lr}
   1c9ac:	ldmdavs	r0!, {r2, r4, r5, r6, r8, ip, lr, pc}
   1c9b0:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
   1c9b4:	ldmdb	r0, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1c9b8:			; <UNDEFINED> instruction: 0xf8d99b09
   1c9bc:	strcc	r2, [r2, #-0]
   1c9c0:			; <UNDEFINED> instruction: 0xf1094598
   1c9c4:			; <UNDEFINED> instruction: 0xf1070904
   1c9c8:	ldrmi	r0, [r5], #-1796	; 0xfffff8fc
   1c9cc:	svceq	0x0004f84b
   1c9d0:	strtmi	sp, [r8], -r3, ror #3
   1c9d4:	uadd16mi	r9, r4, r6
   1c9d8:	ldrsbtge	pc, [r8], -sp	; <UNPREDICTABLE>
   1c9dc:	ldc	7, cr15, [r6], {232}	; 0xe8
   1c9e0:	stmdacs	r0, {r1, r2, r3, ip, pc}
   1c9e4:	msrhi	SPSR_sxc, r0
   1c9e8:			; <UNDEFINED> instruction: 0xf10d9e0e
   1c9ec:			; <UNDEFINED> instruction: 0xf8dd0bf4
   1c9f0:	ssatmi	r9, #25, ip, asr #0
   1c9f4:	ldrpl	lr, [r6, -sp, asr #19]
   1c9f8:			; <UNDEFINED> instruction: 0x465e4637
   1c9fc:	ldrdlt	pc, [r4], -sp	; <UNPREDICTABLE>
   1ca00:	svceq	0x0004f859
   1ca04:			; <UNDEFINED> instruction: 0xf856463b
   1ca08:	strcc	r5, [r1], #-3844	; 0xfffff0fc
   1ca0c:	svcne	0x0004f858
   1ca10:			; <UNDEFINED> instruction: 0x2c10ea4f
   1ca14:	blgt	daa28 <npth_sleep@plt+0xd4d40>
   1ca18:	rsbsvc	r4, r8, sl, lsr #12
   1ca1c:	tstls	r9, r8, lsl r6
   1ca20:	b	135a9c8 <npth_sleep@plt+0x1354ce0>
   1ca24:	strmi	r9, [r3], -r9, lsl #18
   1ca28:	ldmdbne	pc, {r3, r9, sl, lr}^	; <UNPREDICTABLE>
   1ca2c:	b	feada9d4 <npth_sleep@plt+0xfead4cec>
   1ca30:			; <UNDEFINED> instruction: 0xf04f455c
   1ca34:			; <UNDEFINED> instruction: 0xf8c80300
   1ca38:	blle	ff868a40 <npth_sleep@plt+0xff862d58>
   1ca3c:			; <UNDEFINED> instruction: 0x463e9d16
   1ca40:			; <UNDEFINED> instruction: 0xf1a59a0e
   1ca44:	svcls	0x00170314
   1ca48:	addsmi	r4, r6, #436207616	; 0x1a000000
   1ca4c:	cmphi	r9, r0, asr #32	; <UNPREDICTABLE>
   1ca50:	ldmibeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}
   1ca54:	ldrtmi	r9, [r1], -lr, lsl #20
   1ca58:			; <UNDEFINED> instruction: 0xf7e82002
   1ca5c:	strbmi	lr, [r8], -sl, lsl #30
   1ca60:	andcs	r2, r2, #67108864	; 0x4000000
   1ca64:			; <UNDEFINED> instruction: 0xf7e82107
   1ca68:			; <UNDEFINED> instruction: 0x4604ec9c
   1ca6c:	stmdals	r6!, {r3, r5, r6, r8, r9, ip, sp, pc}
   1ca70:	stmda	sl!, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1ca74:			; <UNDEFINED> instruction: 0xf7e8980e
   1ca78:			; <UNDEFINED> instruction: 0xf85aea86
   1ca7c:			; <UNDEFINED> instruction: 0xf7e80f04
   1ca80:	ldrbmi	lr, [r7, #-3668]	; 0xfffff1ac
   1ca84:	blls	2d1270 <npth_sleep@plt+0x2cb588>
   1ca88:			; <UNDEFINED> instruction: 0xf7e86818
   1ca8c:	blls	317264 <npth_sleep@plt+0x31157c>
   1ca90:			; <UNDEFINED> instruction: 0xf7e86818
   1ca94:			; <UNDEFINED> instruction: 0xe73ae9f0
   1ca98:	ldrsbtge	pc, [r8], -sp	; <UNPREDICTABLE>
   1ca9c:	svcls	0x00164604
   1caa0:	svceq	0x0000f1b8
   1caa4:	blls	690e50 <npth_sleep@plt+0x68b168>
   1caa8:	blcc	12e3a4 <npth_sleep@plt+0x1286bc>
   1caac:	stmeq	r8, {r0, r1, r8, r9, fp, sp, lr, pc}
   1cab0:	svceq	0x0004f855
   1cab4:	b	19daa5c <npth_sleep@plt+0x19d4d74>
   1cab8:	mvnsle	r4, r5, asr #10
   1cabc:	svceq	0x0004f85a
   1cac0:	cdp	7, 3, cr15, cr2, cr8, {7}
   1cac4:	bicsle	r4, r8, r7, asr r5
   1cac8:	blls	656a44 <npth_sleep@plt+0x650d5c>
   1cacc:	ldmdals	r2, {r1, r9, sp}
   1cad0:	andcs	r9, r7, #0, 4
   1cad4:	blls	7816e4 <npth_sleep@plt+0x77b9fc>
   1cad8:	movwls	r9, #6438	; 0x1926
   1cadc:			; <UNDEFINED> instruction: 0xf7fe2303
   1cae0:	strmi	pc, [r4], -fp, lsr #24
   1cae4:	bicle	r2, r2, r0, lsl #16
   1cae8:	bne	458350 <npth_sleep@plt+0x452668>
   1caec:	stmdals	r6!, {r4, r9, sp}
   1caf0:	ldcl	7, cr15, [r6, #928]	; 0x3a0
   1caf4:	stmdacs	r0, {r2, r9, sl, lr}
   1caf8:			; <UNDEFINED> instruction: 0x4603d1b9
   1cafc:	stmdbls	lr, {ip, pc}
   1cb00:	stmdals	r6!, {r1, r3, r5, r9, sl, lr}
   1cb04:	b	c5aaac <npth_sleep@plt+0xc54dc4>
   1cb08:	stmdals	r6!, {r2, r9, sl, lr}
   1cb0c:	ldmda	ip, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1cb10:			; <UNDEFINED> instruction: 0xd1af2c00
   1cb14:	ldrsbtlt	pc, [r4], -sp	; <UNPREDICTABLE>
   1cb18:			; <UNDEFINED> instruction: 0xf8dd9e1a
   1cb1c:			; <UNDEFINED> instruction: 0xf8568040
   1cb20:			; <UNDEFINED> instruction: 0xf1080f04
   1cb24:			; <UNDEFINED> instruction: 0xf7e80801
   1cb28:	strbmi	lr, [r3, #3584]	; 0xe00
   1cb2c:	ldclle	0, cr6, [r6], #208	; 0xd0
   1cb30:	stmdbls	lr, {r1, r3, r5, r6, r7}
   1cb34:			; <UNDEFINED> instruction: 0xf7e92000
   1cb38:	blls	716c90 <npth_sleep@plt+0x710fa8>
   1cb3c:	ldrmi	sl, [r3], #-2660	; 0xfffff59c
   1cb40:	stcleq	8, cr15, [r4], #268	; 0x10c
   1cb44:			; <UNDEFINED> instruction: 0xf50d4a6f
   1cb48:	blls	63ae20 <npth_sleep@plt+0x635138>
   1cb4c:	ldrbtmi	r2, [sl], #-291	; 0xfffffedd
   1cb50:	strcs	r4, [r0], #-1600	; 0xfffff9c0
   1cb54:			; <UNDEFINED> instruction: 0xf7e89425
   1cb58:	teqcs	r2, r4, ror lr
   1cb5c:			; <UNDEFINED> instruction: 0xf00b4648
   1cb60:	stmdbmi	r9!, {r0, r5, r6, sl, fp, ip, sp, lr, pc}^
   1cb64:	ldrbtmi	r4, [r9], #-1608	; 0xfffff9b8
   1cb68:	stc2l	0, cr15, [sl], {11}
   1cb6c:	ldmdavs	r3, {r0, r1, r2, r3, r9, fp, ip, pc}
   1cb70:	lfmle	f4, 4, [fp, #-652]	; 0xfffffd74
   1cb74:			; <UNDEFINED> instruction: 0x464b9e1c
   1cb78:			; <UNDEFINED> instruction: 0xf8cd4d64
   1cb7c:	ldrtmi	r8, [r8], r4, lsr #32
   1cb80:	sxtahmi	r4, r3, sp, ror #8
   1cb84:			; <UNDEFINED> instruction: 0x46179e11
   1cb88:	ldrmi	r4, [sp], -r9, lsr #13
   1cb8c:	strtmi	r4, [r8], -r9, asr #12
   1cb90:	ldc2	0, cr15, [r6], #44	; 0x2c
   1cb94:	strcc	r6, [r1], #-2107	; 0xfffff7c5
   1cb98:	svcvs	0x0004f84b
   1cb9c:			; <UNDEFINED> instruction: 0xf10642a3
   1cba0:	ldclle	6, cr0, [r3], #16
   1cba4:			; <UNDEFINED> instruction: 0xf8dd4647
   1cba8:	strtmi	r8, [r9], r4, lsr #32
   1cbac:			; <UNDEFINED> instruction: 0x46484958
   1cbb0:	ldrbtmi	sl, [r9], #-3364	; 0xfffff2dc
   1cbb4:	stc2	0, cr15, [r4], #44	; 0x2c
   1cbb8:	bge	19437fc <npth_sleep@plt+0x193db14>
   1cbbc:	bl	af118 <npth_sleep@plt+0xa9430>
   1cbc0:	bls	31ddd8 <npth_sleep@plt+0x3180f0>
   1cbc4:	ldrbtmi	r6, [r9], #-2075	; 0xfffff7e5
   1cbc8:	bl	ae4f0 <npth_sleep@plt+0xa8808>
   1cbcc:			; <UNDEFINED> instruction: 0xf8440383
   1cbd0:			; <UNDEFINED> instruction: 0xf00b3c70
   1cbd4:	ldmdbmi	r0, {r0, r2, r4, r7, sl, fp, ip, sp, lr, pc}^
   1cbd8:	andcs	r2, r1, #0, 8
   1cbdc:			; <UNDEFINED> instruction: 0x46484479
   1cbe0:	mrrc2	0, 0, pc, r4, cr11	; <UNPREDICTABLE>
   1cbe4:	strtmi	r4, [r1], -r8, asr #12
   1cbe8:			; <UNDEFINED> instruction: 0xf00b602c
   1cbec:			; <UNDEFINED> instruction: 0x4606fcdb
   1cbf0:	strtmi	fp, [r1], -r0, asr #3
   1cbf4:	blge	122e404 <npth_sleep@plt+0x122871c>
   1cbf8:			; <UNDEFINED> instruction: 0xf7e84628
   1cbfc:			; <UNDEFINED> instruction: 0x4604e816
   1cc00:			; <UNDEFINED> instruction: 0xf7e84630
   1cc04:	orrslt	lr, r4, r0, asr #19
   1cc08:			; <UNDEFINED> instruction: 0xf7e86828
   1cc0c:	stmdals	r5!, {r2, r4, r5, r8, fp, sp, lr, pc}
   1cc10:	ldmdb	r0!, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1cc14:	svceq	0x0004f85a
   1cc18:	stc	7, cr15, [r6, #928]	; 0x3a0
   1cc1c:			; <UNDEFINED> instruction: 0xf47f4557
   1cc20:	ldr	sl, [r0, -ip, lsr #30]!
   1cc24:	stc	7, cr15, [ip], #928	; 0x3a0
   1cc28:			; <UNDEFINED> instruction: 0xf7e8bb30
   1cc2c:	blls	2d72e4 <npth_sleep@plt+0x2d15fc>
   1cc30:	stmdavs	r9!, {r4, r9, sp}
   1cc34:	ldmdavs	r8, {r3, sl, sp}
   1cc38:	vstr	d9, [sp, #116]	; 0x74
   1cc3c:			; <UNDEFINED> instruction: 0xf8cd8a03
   1cc40:	movwls	r8, #20504	; 0x5018
   1cc44:	ldmdavs	fp, {r0, r2, r4, r8, r9, fp, ip, pc}
   1cc48:	bmi	d41458 <npth_sleep@plt+0xd3b770>
   1cc4c:	tstcs	r0, r1, lsl #2
   1cc50:	ldrbtmi	r9, [sl], #-0
   1cc54:	stmdage	r5!, {r2, sl, ip, pc}
   1cc58:	ldcl	7, cr15, [lr, #928]	; 0x3a0
   1cc5c:	stmdavs	r8!, {r2, r9, sl, lr}
   1cc60:	stmdb	r8, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1cc64:	bicsle	r2, r2, r0, lsl #24
   1cc68:	ldmib	sp, {r0, r5, r9, sl, lr}^
   1cc6c:	stmdals	r5!, {r0, r1, r4, r8, r9, sp}
   1cc70:			; <UNDEFINED> instruction: 0xf8f4f007
   1cc74:	strb	r4, [sl, r4, lsl #12]
   1cc78:	ldrtmi	fp, [r0], -r4, lsl #5
   1cc7c:	strvs	pc, [r0], #68	; 0x44
   1cc80:	stmib	r0, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1cc84:			; <UNDEFINED> instruction: 0xf7e8e7c0
   1cc88:	blmi	997398 <npth_sleep@plt+0x9916b0>
   1cc8c:	subsmi	pc, r3, #64, 4
   1cc90:	stmdami	r5!, {r2, r5, r8, fp, lr}
   1cc94:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   1cc98:	ldrbtmi	r3, [r8], #-820	; 0xfffffccc
   1cc9c:	ldmda	lr, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1cca0:	vqdmulh.s<illegal width 8>	d20, d0, d18
   1cca4:	stmdbmi	r2!, {r2, r4, r6, r9, lr}
   1cca8:	ldrbtmi	r4, [fp], #-2082	; 0xfffff7de
   1ccac:	teqcc	r4, #2030043136	; 0x79000000
   1ccb0:			; <UNDEFINED> instruction: 0xf7e94478
   1ccb4:			; <UNDEFINED> instruction: 0xf7e8e814
   1ccb8:	strmi	lr, [r4], -r4, ror #24
   1ccbc:	vaddw.s8	<illegal reg q13.5>, q0, d8
   1ccc0:	cfmulsls	mvf4, mvf9, mvf0
   1ccc4:			; <UNDEFINED> instruction: 0xf8562500
   1ccc8:	strcc	r0, [r1, #-2820]	; 0xfffff4fc
   1cccc:	ldmdb	sl, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1ccd0:	addsmi	r9, sp, #9216	; 0x2400
   1ccd4:			; <UNDEFINED> instruction: 0x2c00dbf7
   1ccd8:	mcrge	4, 6, pc, cr15, cr15, {3}	; <UNPREDICTABLE>
   1ccdc:	ldmibeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}
   1cce0:	blmi	5969a8 <npth_sleep@plt+0x590cc0>
   1cce4:	rsbsmi	pc, r9, #64, 4
   1cce8:	ldmdami	r5, {r2, r4, r8, fp, lr}
   1ccec:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   1ccf0:	ldrbtmi	r3, [r8], #-820	; 0xfffffccc
   1ccf4:	svc	0x00f2f7e8
   1ccf8:	andeq	r2, r3, r6, asr r1
   1ccfc:	muleq	r0, ip, r5
   1cd00:	strdeq	r2, [r3], -lr
   1cd04:	andeq	r6, r1, r6, lsl r1
   1cd08:	strdeq	sp, [r1], -r6
   1cd0c:	andeq	sp, r1, r4, ror #9
   1cd10:			; <UNDEFINED> instruction: 0x0001d4ba
   1cd14:	andeq	r5, r1, lr, lsl #15
   1cd18:	andeq	r9, r1, ip, lsr sp
   1cd1c:	andeq	sp, r1, r2, lsr #8
   1cd20:	andeq	sp, r1, r0, asr #8
   1cd24:	andeq	ip, r1, r6, lsr #31
   1cd28:	andeq	sp, r1, r2, lsl #7
   1cd2c:	andeq	sp, r1, sl, lsr #8
   1cd30:	muleq	r1, r0, pc	; <UNPREDICTABLE>
   1cd34:	andeq	sp, r1, ip, ror r3
   1cd38:	andeq	sp, r1, r8, ror #7
   1cd3c:	andeq	ip, r1, lr, asr #30
   1cd40:	andeq	sp, r1, r2, asr r3
   1cd44:	mvnsmi	lr, sp, lsr #18
   1cd48:	stmdavc	ip, {r0, r1, r2, r3, r9, sl, lr}
   1cd4c:	strmi	r4, [sp], -r0, lsl #13
   1cd50:	stmdblt	r4!, {r9, sl, sp}
   1cd54:			; <UNDEFINED> instruction: 0xf815e017
   1cd58:	strcc	r4, [r1], -r1, lsl #30
   1cd5c:	stfcsd	f3, [r0], #-464	; 0xfffffe30
   1cd60:	stccs	15, cr11, [r9], {24}
   1cd64:	stmdavc	ip!, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
   1cd68:	svclt	0x00182c09
   1cd6c:	tstle	r5, r0, lsr #24
   1cd70:	svcmi	0x0001f815
   1cd74:	svclt	0x00182c09
   1cd78:	rscsle	r2, r9, r0, lsr #24
   1cd7c:	andsle	r2, r3, r8, lsl #28
   1cd80:	andle	r2, r3, fp, lsl #28
   1cd84:			; <UNDEFINED> instruction: 0x2000b9be
   1cd88:	ldrhhi	lr, [r0, #141]!	; 0x8d
   1cd8c:			; <UNDEFINED> instruction: 0x46324913
   1cd90:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
   1cd94:	ldm	ip!, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1cd98:	ldmib	r8, {r3, r5, r6, r8, fp, ip, sp, pc}^
   1cd9c:	strtmi	r3, [r9], -r0
   1cda0:	mulcs	r0, r8, r7
   1cda4:	ldrhhi	lr, [r0, #141]!	; 0x8d
   1cda8:	ldrtmi	r4, [r2], -sp, lsl #18
   1cdac:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
   1cdb0:	stmia	lr!, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1cdb4:	stfcsd	f3, [r0], {80}	; 0x50
   1cdb8:	ldmib	r8, {r0, r2, r5, r6, r7, ip, lr, pc}^
   1cdbc:	strtmi	r4, [fp], -r4
   1cdc0:			; <UNDEFINED> instruction: 0x46394632
   1cdc4:	andcs	r4, r0, r0, lsr #15
   1cdc8:	ldrhhi	lr, [r0, #141]!	; 0x8d
   1cdcc:	ldrdcc	lr, [r2], -r8
   1cdd0:	ldrmi	r4, [r8, r9, lsr #12]
   1cdd4:	ldmfd	sp!, {sp}
   1cdd8:	svclt	0x000081f0
   1cddc:	muleq	r1, r6, r3
   1cde0:	andeq	sp, r1, lr, ror #6
   1cde4:	ldrbmi	fp, [r0, -r1, lsl #2]!
   1cde8:			; <UNDEFINED> instruction: 0xf7e82019
   1cdec:	svclt	0x0000be45
   1cdf0:	strbcs	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   1cdf4:	strbcc	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   1cdf8:	push	{r1, r3, r4, r5, r6, sl, lr}
   1cdfc:	strdlt	r4, [pc], r0	; <UNPREDICTABLE>
   1ce00:	andcs	r5, r0, #13828096	; 0xd30000
   1ce04:	ldrtvs	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   1ce08:			; <UNDEFINED> instruction: 0x932d681b
   1ce0c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1ce10:	strtcc	pc, [ip], #-2271	; 0xfffff721
   1ce14:	andls	r4, r6, #2113929216	; 0x7e000000
   1ce18:	blvs	ef31fc <npth_sleep@plt+0xeed514>
   1ce1c:	cmple	r8, r0, lsl #22
   1ce20:	strmi	r6, [r5], -r3, asr #17
   1ce24:	subsle	r2, r8, r0, lsl #22
   1ce28:	stccs	8, cr6, [r0], {220}	; 0xdc
   1ce2c:	ldmvs	sl, {r0, r2, r5, r6, r8, ip, lr, pc}
   1ce30:	sbcsvs	r2, r9, r1, lsl #2
   1ce34:			; <UNDEFINED> instruction: 0xf8dfb16a
   1ce38:	blmi	fffe5e70 <npth_sleep@plt+0xfffe0188>
   1ce3c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1ce40:	blls	b76eb0 <npth_sleep@plt+0xb711c8>
   1ce44:			; <UNDEFINED> instruction: 0xf040405a
   1ce48:	strtmi	r8, [r0], -r1, ror #3
   1ce4c:	pop	{r0, r1, r2, r3, r5, ip, sp, pc}
   1ce50:			; <UNDEFINED> instruction: 0xf8df8ff0
   1ce54:	ldrbtmi	r8, [r8], #1012	; 0x3f4
   1ce58:	andeq	pc, r4, r8, lsl #2
   1ce5c:	cdp	7, 14, cr15, cr10, cr7, {7}
   1ce60:	stmdacs	r0, {r2, r9, sl, lr}
   1ce64:			; <UNDEFINED> instruction: 0xf8d8d152
   1ce68:	tstlt	fp, ip, lsl r0
   1ce6c:	ldrdcs	pc, [r0], -r8	; <UNPREDICTABLE>
   1ce70:	cmnle	r8, r0, lsl #20
   1ce74:			; <UNDEFINED> instruction: 0xf7e8a806
   1ce78:			; <UNDEFINED> instruction: 0x4680eb3a
   1ce7c:			; <UNDEFINED> instruction: 0xf0402800
   1ce80:			; <UNDEFINED> instruction: 0xf8df810c
   1ce84:	ldrbtmi	r9, [r9], #968	; 0x3c8
   1ce88:	ldrdne	pc, [r4], -r9	; <UNPREDICTABLE>
   1ce8c:	rsbsle	r2, r8, r0, lsl #18
   1ce90:	strmi	r4, [r2], -r3, lsl #12
   1ce94:			; <UNDEFINED> instruction: 0xf7e89806
   1ce98:	strmi	lr, [r6], -sl, lsl #30
   1ce9c:	cmple	r0, r0, lsl #16
   1cea0:	blcs	37094 <npth_sleep@plt+0x313ac>
   1cea4:	tsthi	r2, r0, asr #32	; <UNPREDICTABLE>
   1cea8:			; <UNDEFINED> instruction: 0xf7e82000
   1ceac:	stmiavs	fp!, {r2, r3, r5, r6, fp, sp, lr, pc}^
   1ceb0:	addsvs	r9, sl, r6, lsl #20
   1ceb4:	ldrbtmi	r4, [r8], #-2278	; 0xfffff71a
   1ceb8:			; <UNDEFINED> instruction: 0xf7e73004
   1cebc:	stmdacs	r0, {r3, r7, r9, sl, fp, sp, lr, pc}
   1cec0:			; <UNDEFINED> instruction: 0xf7e8d0b9
   1cec4:			; <UNDEFINED> instruction: 0x4601ea5c
   1cec8:	ldrbtmi	r4, [r8], #-2274	; 0xfffff71e
   1cecc:	stc2	0, cr15, [r6], {6}
   1ced0:	ldrtcs	lr, [ip], #-1969	; 0xfffff84f
   1ced4:	strmi	pc, [r0], #-704	; 0xfffffd40
   1ced8:	tstcs	r0, sp, lsr #15
   1cedc:			; <UNDEFINED> instruction: 0xf7e82001
   1cee0:			; <UNDEFINED> instruction: 0x4603ebf4
   1cee4:	stmdacs	r0, {r3, r5, r6, r7, sp, lr}
   1cee8:	orrshi	pc, r2, r0
   1ceec:	ldrdvs	r4, [r5], #-170	; 0xffffff56
   1cef0:	ldmdavs	r1, {r1, r3, r4, r5, r6, sl, lr}
   1cef4:	andvs	r6, r1, r0, lsl r0
   1cef8:	ldmmi	r8, {r1, r2, r4, r7, r8, r9, sl, sp, lr, pc}^
   1cefc:	ldrtcs	r4, [pc], #-1569	; 1cf04 <npth_sleep@plt+0x1721c>
   1cf00:	strmi	pc, [r0], #-704	; 0xfffffd40
   1cf04:			; <UNDEFINED> instruction: 0xf0064478
   1cf08:	ldr	pc, [r4, r9, ror #23]
   1cf0c:	b	ddaeb4 <npth_sleep@plt+0xdd51cc>
   1cf10:	vmvn.i32	d18, #983040	; 0x000f0000
   1cf14:	strmi	r4, [r1], -r0, lsl #8
   1cf18:	ldrbtmi	r4, [r8], #-2257	; 0xfffff72f
   1cf1c:	blx	ff7d8f3e <npth_sleep@plt+0xff7d3256>
   1cf20:			; <UNDEFINED> instruction: 0xf8d9e789
   1cf24:	ldrbtcs	r1, [r7], #-36	; 0xffffffdc
   1cf28:	strmi	pc, [r0], #-704	; 0xfffffd40
   1cf2c:			; <UNDEFINED> instruction: 0xf7e89105
   1cf30:	stmdbls	r5, {r1, r3, r4, r6, r8, sl, fp, sp, lr, pc}
   1cf34:	stmiami	fp, {r1, r9, sl, lr}^
   1cf38:			; <UNDEFINED> instruction: 0xf0064478
   1cf3c:	strbmi	pc, [r0], -pc, asr #23	; <UNPREDICTABLE>
   1cf40:	stmda	r0!, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1cf44:	ldmvs	r9, {r0, r1, r3, r5, r6, r7, fp, sp, lr}^
   1cf48:	andle	r2, r4, r1, lsl #18
   1cf4c:	ldrbtmi	r4, [r8], #-2246	; 0xfffff73a
   1cf50:	blx	ff158f72 <npth_sleep@plt+0xff15328a>
   1cf54:	stmdals	r6, {r0, r1, r3, r5, r6, r7, fp, sp, lr}
   1cf58:	sbcsvs	r2, sl, r0, lsl #4
   1cf5c:	adcle	r2, r9, r0, lsl #16
   1cf60:	stcl	7, cr15, [r2], {232}	; 0xe8
   1cf64:	ldmdavs	sl!, {r1, r2, r5, r7, r8, r9, sl, sp, lr, pc}^
   1cf68:			; <UNDEFINED> instruction: 0xf8c89306
   1cf6c:	bcs	1cff4 <npth_sleep@plt+0x1730c>
   1cf70:	ldmmi	lr!, {r1, r3, r4, r7, ip, lr, pc}
   1cf74:			; <UNDEFINED> instruction: 0xf0064478
   1cf78:			; <UNDEFINED> instruction: 0x4620fb7f
   1cf7c:	stmda	r2, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1cf80:			; <UNDEFINED> instruction: 0xf8d9e795
   1cf84:			; <UNDEFINED> instruction: 0xf1baa01c
   1cf88:			; <UNDEFINED> instruction: 0xf0400f00
   1cf8c:	ldmdavs	fp!, {r1, r4, r7, pc}^
   1cf90:			; <UNDEFINED> instruction: 0xf0402b00
   1cf94:	andcs	r8, r0, r3, lsr #1
   1cf98:	svc	0x000ef7e7
   1cf9c:	stmdacs	r0, {r7, r9, sl, lr}
   1cfa0:	rschi	pc, r0, r0, asr #32
   1cfa4:	ldrdls	pc, [ip], -r7	; <UNPREDICTABLE>
   1cfa8:	svceq	0x0000f1b9
   1cfac:			; <UNDEFINED> instruction: 0xf899d002
   1cfb0:	stmdblt	r3!, {ip, sp}
   1cfb4:			; <UNDEFINED> instruction: 0xf0082003
   1cfb8:	strmi	pc, [r1], fp, lsl #26
   1cfbc:	strdcs	r6, [pc, -r8]!
   1cfc0:			; <UNDEFINED> instruction: 0xf7e84648
   1cfc4:	smlatblt	r8, r6, ip, lr
   1cfc8:	stmdbeq	r1, {r8, ip, sp, lr, pc}
   1cfcc:	ldrbtmi	r4, [fp], #-2984	; 0xfffff458
   1cfd0:	movwls	lr, #63949	; 0xf9cd
   1cfd4:	blx	ff858ffc <npth_sleep@plt+0xff853314>
   1cfd8:	stmdacs	r0, {r0, r7, r9, sl, lr}
   1cfdc:	addhi	pc, r3, r0
   1cfe0:	tstls	r1, #0, 6
   1cfe4:	ldrsbtls	pc, [r0], #-135	; 0xffffff79	; <UNPREDICTABLE>
   1cfe8:	svceq	0x0000f1b9
   1cfec:	addhi	pc, r9, r0
   1cff0:	bvs	ffe87cb0 <npth_sleep@plt+0xffe81fc8>
   1cff4:	stmeq	r8, {r0, r1, r8, r9, fp, sp, lr, pc}
   1cff8:	andcs	r4, r0, #161792	; 0x27800
   1cffc:	ldrbtmi	r2, [fp], #-128	; 0xffffff80
   1d000:	andcs	lr, r1, sp, asr #19
   1d004:			; <UNDEFINED> instruction: 0xf04f9300
   1d008:	blge	32940c <npth_sleep@plt+0x323724>
   1d00c:	stceq	8, cr15, [r8], {72}	; 0x48
   1d010:	stmdals	r6, {r0, r1, r2, r3, r9, fp, sp, pc}
   1d014:	ldmib	r2, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1d018:			; <UNDEFINED> instruction: 0xf0402800
   1d01c:	ldmdavs	fp!, {r0, r2, r4, r5, r7, pc}^
   1d020:			; <UNDEFINED> instruction: 0xf0402b00
   1d024:			; <UNDEFINED> instruction: 0xf8df809a
   1d028:			; <UNDEFINED> instruction: 0xf10db250
   1d02c:			; <UNDEFINED> instruction: 0xf04f0920
   1d030:	ldrbtmi	r0, [fp], #2048	; 0x800
   1d034:	ldrdeq	pc, [r4], -fp	; <UNPREDICTABLE>
   1d038:	svc	0x00a4f7e7
   1d03c:	vst1.16	{d20-d22}, [pc], r8
   1d040:			; <UNDEFINED> instruction: 0xf8cb7180
   1d044:			; <UNDEFINED> instruction: 0xf00b8024
   1d048:	bmi	fe35b804 <npth_sleep@plt+0xfe355b1c>
   1d04c:	strbmi	r4, [fp], -ip, lsl #19
   1d050:	ldmpl	r2!, {r1, r2, fp, ip, pc}
   1d054:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
   1d058:	stmib	sp, {r1, fp, pc}^
   1d05c:			; <UNDEFINED> instruction: 0xf7e88800
   1d060:	stmdbge	r7, {r1, r3, r4, r5, r8, fp, sp, lr, pc}
   1d064:			; <UNDEFINED> instruction: 0xf00b4648
   1d068:			; <UNDEFINED> instruction: 0x4606fa9d
   1d06c:	stmdals	r7, {r3, r4, r8, ip, sp, pc}
   1d070:			; <UNDEFINED> instruction: 0xf0402800
   1d074:			; <UNDEFINED> instruction: 0x46308097
   1d078:	svc	0x0084f7e7
   1d07c:	blcs	37670 <npth_sleep@plt+0x31988>
   1d080:	blmi	fe0515e8 <npth_sleep@plt+0xfe04b900>
   1d084:	bls	1a548c <npth_sleep@plt+0x19f7a4>
   1d088:	stmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
   1d08c:			; <UNDEFINED> instruction: 0xf7ec2107
   1d090:	ldrbmi	pc, [r0], -r7, ror #21	; <UNPREDICTABLE>
   1d094:	svc	0x0076f7e7
   1d098:			; <UNDEFINED> instruction: 0xf7e8e709
   1d09c:	strbmi	lr, [r4], -r4, lsr #25
   1d0a0:	ldmdami	r9!, {r0, r9, sl, lr}^
   1d0a4:			; <UNDEFINED> instruction: 0xf0064478
   1d0a8:	andcs	pc, r0, r9, lsl fp	; <UNPREDICTABLE>
   1d0ac:	svc	0x006af7e7
   1d0b0:	ldmdami	r6!, {r3, r6, r8, r9, sl, sp, lr, pc}^
   1d0b4:	tstls	r5, r7, ror r4
   1d0b8:	strmi	pc, [r0], #-704	; 0xfffffd40
   1d0bc:			; <UNDEFINED> instruction: 0xf0064478
   1d0c0:	stmdbls	r5, {r0, r1, r3, r4, r6, r7, r9, fp, ip, sp, lr, pc}
   1d0c4:			; <UNDEFINED> instruction: 0xf7e74608
   1d0c8:			; <UNDEFINED> instruction: 0xe73bef5e
   1d0cc:	ldrbtmi	r4, [r8], #-2160	; 0xfffff790
   1d0d0:	blx	ff4d90f0 <npth_sleep@plt+0xff4d3408>
   1d0d4:			; <UNDEFINED> instruction: 0xf7e74630
   1d0d8:	usat	lr, #8, r6, asr #30
   1d0dc:	ldrbtmi	r4, [r8], #-2157	; 0xfffff793
   1d0e0:	blx	ff2d9100 <npth_sleep@plt+0xff2d3418>
   1d0e4:			; <UNDEFINED> instruction: 0xf008e757
   1d0e8:	strbmi	pc, [r9], -r5, asr #20	; <UNPREDICTABLE>
   1d0ec:	stc2l	0, cr15, [lr], #8
   1d0f0:	stmdacs	r0, {r1, r7, r9, sl, lr}
   1d0f4:	blmi	1a512f0 <npth_sleep@plt+0x1a4b608>
   1d0f8:	ldmdbeq	r2, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
   1d0fc:	tstls	r1, #2063597568	; 0x7b000000
   1d100:			; <UNDEFINED> instruction: 0xf006e770
   1d104:	andcc	pc, r1, sp, lsr sl	; <UNPREDICTABLE>
   1d108:			; <UNDEFINED> instruction: 0xf04fbf08
   1d10c:	andle	r0, r6, r1, lsl #16
   1d110:	blx	dd9130 <npth_sleep@plt+0xdd3448>
   1d114:	stmdaeq	r2, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   1d118:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   1d11c:	blmi	1801154 <npth_sleep@plt+0x17fb46c>
   1d120:	ldmdavs	r8, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
   1d124:	bl	adb0cc <npth_sleep@plt+0xad53e4>
   1d128:	bl	107de8 <npth_sleep@plt+0x102100>
   1d12c:			; <UNDEFINED> instruction: 0xf8490989
   1d130:	ldrb	r0, [sp, -r8, lsl #25]
   1d134:	bmi	16c898c <npth_sleep@plt+0x16c2ca4>
   1d138:	cmncs	r4, ip, lsl #6
   1d13c:			; <UNDEFINED> instruction: 0x4630447a
   1d140:	bl	1fdb0e8 <npth_sleep@plt+0x1fd5400>
   1d144:	stmdals	r6, {r8, r9, sp}
   1d148:			; <UNDEFINED> instruction: 0x461a4631
   1d14c:	movwcc	lr, #10701	; 0x29cd
   1d150:	movwls	r9, #769	; 0x301
   1d154:	ldm	lr!, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1d158:	ldmdami	r2, {r0, r1, r4, r7, r8, r9, sl, sp, lr, pc}^
   1d15c:			; <UNDEFINED> instruction: 0xf0064478
   1d160:			; <UNDEFINED> instruction: 0xe760fb55
   1d164:	b	35b10c <npth_sleep@plt+0x355424>
   1d168:			; <UNDEFINED> instruction: 0xf7e84606
   1d16c:	stmdavs	r0, {r2, r3, r5, r6, r9, fp, sp, lr, pc}
   1d170:			; <UNDEFINED> instruction: 0xf7e8bb8e
   1d174:	strmi	lr, [r1], -r4, lsl #18
   1d178:	ldrbtmi	r4, [r8], #-2123	; 0xfffff7b5
   1d17c:	blx	febd919c <npth_sleep@plt+0xfebd34b4>
   1d180:			; <UNDEFINED> instruction: 0xf7e74630
   1d184:	ldr	lr, [r2], r0, lsl #30
   1d188:	stc	7, cr15, [ip], #-928	; 0xfffffc60
   1d18c:	vmvn.i32	q9, #458752	; 0x00070000
   1d190:	strmi	r4, [r1], -r0, lsl #8
   1d194:	ldrbtmi	r4, [r8], #-2117	; 0xfffff7bb
   1d198:	blx	fe8591b8 <npth_sleep@plt+0xfe8534d0>
   1d19c:			; <UNDEFINED> instruction: 0xf7e74650
   1d1a0:			; <UNDEFINED> instruction: 0xe6cfeef2
   1d1a4:			; <UNDEFINED> instruction: 0xf7e73001
   1d1a8:	strmi	lr, [r1], ip, asr #26
   1d1ac:	eoreq	pc, r4, fp, asr #17
   1d1b0:			; <UNDEFINED> instruction: 0xf8ddb3a8
   1d1b4:			; <UNDEFINED> instruction: 0x4631b01c
   1d1b8:			; <UNDEFINED> instruction: 0xf7e7465a
   1d1bc:	ldmdavs	fp!, {r7, r9, sl, fp, sp, lr, pc}
   1d1c0:	andhi	pc, fp, r9, lsl #16
   1d1c4:			; <UNDEFINED> instruction: 0xf57f055b
   1d1c8:	ldmdami	r9!, {r1, r2, r4, r6, r8, r9, sl, fp, sp, pc}
   1d1cc:	ldrbtmi	r4, [r8], #-1609	; 0xfffff9b7
   1d1d0:	blx	7591f2 <npth_sleep@plt+0x75350a>
   1d1d4:			; <UNDEFINED> instruction: 0xf7e8e74f
   1d1d8:	adcslt	lr, r4, #13762560	; 0xd20000
   1d1dc:	strvs	pc, [r0], #68	; 0x44
   1d1e0:	ldmdami	r4!, {r0, r9, sl, lr}
   1d1e4:			; <UNDEFINED> instruction: 0xf0064478
   1d1e8:	andcs	pc, r0, r9, ror sl	; <UNPREDICTABLE>
   1d1ec:	cdp	7, 12, cr15, cr10, cr7, {7}
   1d1f0:			; <UNDEFINED> instruction: 0xf7e8e6a8
   1d1f4:	smlabtlt	r8, r6, r9, lr
   1d1f8:	andmi	pc, r0, r0, asr #5
   1d1fc:	bl	ffcdb1a4 <npth_sleep@plt+0xffcd54bc>
   1d200:	stmdami	sp!, {r0, r9, sl, lr}
   1d204:			; <UNDEFINED> instruction: 0xf0064478
   1d208:	strb	pc, [sp], -r9, ror #20	; <UNPREDICTABLE>
   1d20c:	cdp	7, 15, cr15, cr14, cr7, {7}
   1d210:	ldmib	r6!, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1d214:	vaddw.s8	<illegal reg q13.5>, q0, d8
   1d218:	strmi	r4, [r4], -r0
   1d21c:			; <UNDEFINED> instruction: 0xf7e8e60b
   1d220:	stmdavs	r0, {r1, r4, r9, fp, sp, lr, pc}
   1d224:	stmia	sl!, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1d228:	stmdami	r4!, {r0, r9, sl, lr}
   1d22c:			; <UNDEFINED> instruction: 0xf0064478
   1d230:			; <UNDEFINED> instruction: 0xe720fa55
   1d234:	andeq	r1, r3, r8, lsl ip
   1d238:	muleq	r0, ip, r5
   1d23c:	strdeq	r1, [r3], -ip
   1d240:	andeq	r0, r0, r4, ror #11
   1d244:	ldrdeq	r1, [r3], -r4
   1d248:	andeq	r2, r3, sl, asr #17
   1d24c:	muleq	r3, sl, r8
   1d250:	andeq	r2, r3, sl, ror #16
   1d254:	andeq	sp, r1, r2, asr #9
   1d258:	andeq	r2, r3, r0, lsr r8
   1d25c:	andeq	sp, r1, r0, lsr r2
   1d260:	andeq	sp, r1, lr, lsr r2
   1d264:	andeq	sp, r1, r0, lsl #5
   1d268:	andeq	sp, r1, r6, lsl r4
   1d26c:	andeq	sp, r1, r0, lsl r2
   1d270:	muleq	r1, r6, r2
   1d274:			; <UNDEFINED> instruction: 0xfffffde3
   1d278:	andeq	r2, r3, lr, ror #13
   1d27c:	ldrdeq	r0, [r0], -r4
   1d280:	muleq	r1, ip, r2
   1d284:	muleq	r3, r8, r6
   1d288:	andeq	r4, r1, r0, lsr #32
   1d28c:	andeq	sp, r1, r8, asr #2
   1d290:	andeq	sp, r1, lr, lsl #2
   1d294:	andeq	sp, r1, r2, ror #2
   1d298:	muleq	r1, r8, r1
   1d29c:	andeq	r0, r0, r4, lsr #11
   1d2a0:	andeq	sp, r1, r0, lsl r2
   1d2a4:	andeq	sp, r1, r8, ror #2
   1d2a8:	andeq	sl, r1, lr, asr #12
   1d2ac:	andeq	sp, r1, sl, lsl #2
   1d2b0:	andeq	sp, r1, lr, asr r1
   1d2b4:	andeq	sl, r1, r4, ror #11
   1d2b8:	andeq	sp, r1, r0, ror r0
   1d2bc:	ldrdeq	sp, [r1], -r8
   1d2c0:	blcs	3b2f4 <npth_sleep@plt+0x3560c>
   1d2c4:	ldrblt	sp, [r0, #91]!	; 0x5b
   1d2c8:	addlt	r2, r3, r0, lsl #4
   1d2cc:	strmi	r4, [ip], -r6, lsl #12
   1d2d0:			; <UNDEFINED> instruction: 0xf814e003
   1d2d4:	andcc	r3, r1, #1, 30
   1d2d8:	blcs	8498ac <npth_sleep@plt+0x843bc4>
   1d2dc:	blcs	28cf44 <npth_sleep@plt+0x28725c>
   1d2e0:	stmdavc	r3!, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
   1d2e4:	svclt	0x00182b09
   1d2e8:	tstle	r5, r0, lsr #22
   1d2ec:	svccc	0x0001f814
   1d2f0:	svclt	0x00182b09
   1d2f4:	rscsle	r2, r9, r0, lsr #22
   1d2f8:	andle	r2, r2, r8, lsl #20
   1d2fc:	andlt	r2, r3, r0
   1d300:			; <UNDEFINED> instruction: 0x4608bdf0
   1d304:	ldrbtmi	r4, [r9], #-2339	; 0xfffff6dd
   1d308:	cdp	7, 4, cr15, cr2, cr7, {7}
   1d30c:	mvnsle	r2, r0, lsl #16
   1d310:	subcs	r6, r6, r3, lsr r8
   1d314:	andmi	pc, r0, r0, asr #5
   1d318:	mvnsle	r2, r0, lsl #22
   1d31c:			; <UNDEFINED> instruction: 0xf1c41e61
   1d320:	bl	32032c <npth_sleep@plt+0x31a644>
   1d324:			; <UNDEFINED> instruction: 0xf8110201
   1d328:			; <UNDEFINED> instruction: 0xf0033f01
   1d32c:			; <UNDEFINED> instruction: 0xf1a300df
   1d330:			; <UNDEFINED> instruction: 0xf1a00730
   1d334:	cfstr32cs	mvfx0, [r5, #-260]	; 0xfffffefc
   1d338:	svccs	0x0009bf88
   1d33c:	strdlt	sp, [r2, #145]	; 0x91
   1d340:	ldrle	r0, [r6], #-2001	; 0xfffff82f
   1d344:	svclt	0x00182b09
   1d348:	svclt	0x00142800
   1d34c:	strcs	r2, [r0, #-1281]	; 0xfffffaff
   1d350:	ldfnep	f5, [r0], {15}
   1d354:			; <UNDEFINED> instruction: 0xf7e79201
   1d358:	bls	98530 <npth_sleep@plt+0x92848>
   1d35c:	eorsvs	r4, r0, r7, lsl #12
   1d360:			; <UNDEFINED> instruction: 0x4621b178
   1d364:			; <UNDEFINED> instruction: 0xf7e79201
   1d368:	bls	98a18 <npth_sleep@plt+0x92d30>
   1d36c:	ldrtpl	r4, [sp], #1576	; 0x628
   1d370:	vst1.64	{d30}, [pc], r5
   1d374:	vaddl.s8	<illegal reg q11.5>, d16, d12
   1d378:	andlt	r4, r3, r0
   1d37c:	strdcs	fp, [r0], -r0
   1d380:			; <UNDEFINED> instruction: 0xf7e84770
   1d384:	stmdacs	r0, {r1, r2, r3, r4, r5, r6, r7, fp, sp, lr, pc}
   1d388:	addlt	sp, r0, #184	; 0xb8
   1d38c:	addvs	pc, r0, r0, asr #32
   1d390:	svclt	0x0000e7b5
   1d394:	andeq	r6, r1, lr, lsr r0
   1d398:			; <UNDEFINED> instruction: 0xf7e8b508
   1d39c:	andcs	lr, r0, r2, asr #18
   1d3a0:	svclt	0x0000bd08
   1d3a4:	blmi	19afd40 <npth_sleep@plt+0x19aa058>
   1d3a8:	ldrblt	r4, [r0, #1146]!	; 0x47a
   1d3ac:	stmdbmi	r5!, {r1, r2, r3, r9, sl, lr}^
   1d3b0:	ldmpl	r3, {r0, r1, r2, r7, ip, sp, pc}^
   1d3b4:	ldrbtmi	r4, [r9], #-1541	; 0xfffff9fb
   1d3b8:	ldmdavs	fp, {r4, r5, r9, sl, lr}
   1d3bc:			; <UNDEFINED> instruction: 0xf04f9305
   1d3c0:			; <UNDEFINED> instruction: 0xf0020300
   1d3c4:			; <UNDEFINED> instruction: 0x4604f95d
   1d3c8:	subscs	fp, sl, r0, lsr r3
   1d3cc:	svc	0x009ef7e7
   1d3d0:	stmdacs	r0, {r1, r2, r9, sl, lr}
   1d3d4:	adchi	pc, sl, r0
   1d3d8:	strmi	r4, [r3], -r2, lsr #12
   1d3dc:	ldrbcs	r6, [sl, -ip, ror #16]
   1d3e0:	ldmib	r5, {r8, r9, sl, ip, pc}^
   1d3e4:	strmi	r0, [r0, r2, lsl #2]!
   1d3e8:	cmnlt	r0, r4, lsl #12
   1d3ec:			; <UNDEFINED> instruction: 0xf7e74630
   1d3f0:	bmi	1598b20 <npth_sleep@plt+0x1592e38>
   1d3f4:	ldrbtmi	r4, [sl], #-2898	; 0xfffff4ae
   1d3f8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1d3fc:	subsmi	r9, sl, r5, lsl #22
   1d400:	addshi	pc, r2, r0, asr #32
   1d404:	andlt	r4, r7, r0, lsr #12
   1d408:	stmdavs	r8!, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
   1d40c:			; <UNDEFINED> instruction: 0x4631463a
   1d410:	stmdb	r6, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1d414:	strb	r4, [r9, r4, lsl #12]!
   1d418:	ldrtmi	r4, [r0], -ip, asr #18
   1d41c:			; <UNDEFINED> instruction: 0xf0024479
   1d420:	strmi	pc, [r7], -pc, lsr #18
   1d424:	strtmi	fp, [r3], -r8, asr #2
   1d428:	stmdavs	ip!, {r1, r9, sl, lr}^
   1d42c:	tstls	r0, r1, lsl #2
   1d430:	ldrdeq	lr, [r2, -r5]
   1d434:	strmi	r4, [r4], -r0, lsr #15
   1d438:	stmdbmi	r5, {r0, r1, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
   1d43c:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
   1d440:			; <UNDEFINED> instruction: 0xf91ef002
   1d444:	bmi	110996c <npth_sleep@plt+0x1103c84>
   1d448:	smladxls	r0, fp, r6, r4
   1d44c:	stmdavs	ip!, {r1, r3, r4, r5, r6, sl, lr}^
   1d450:	ldrdeq	lr, [r2, -r5]
   1d454:	strmi	r4, [r4], -r0, lsr #15
   1d458:	stmdbvs	ip!, {r0, r1, r3, r6, r7, r8, r9, sl, sp, lr, pc}
   1d45c:	subsle	r2, r9, r0, lsl #24
   1d460:			; <UNDEFINED> instruction: 0x4630493d
   1d464:			; <UNDEFINED> instruction: 0xf7e74479
   1d468:	lsrlt	lr, ip, ip
   1d46c:	vst1.8	{d20-d22}, [pc :128], r0
   1d470:	blge	13206c <npth_sleep@plt+0x12c384>
   1d474:	ldrtmi	r9, [r1], -r0, lsl #4
   1d478:			; <UNDEFINED> instruction: 0xf7e7aa03
   1d47c:	strmi	lr, [r4], -r6, ror #28
   1d480:	stmdavs	r8!, {r3, r6, r7, r8, fp, ip, sp, pc}
   1d484:	andne	lr, r3, #3620864	; 0x374000
   1d488:	stmia	sl, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1d48c:	stmdals	r3, {r2, r9, sl, lr}
   1d490:	ldcl	7, cr15, [r8, #-924]!	; 0xfffffc64
   1d494:	strtmi	lr, [r0], -sp, lsr #15
   1d498:			; <UNDEFINED> instruction: 0xf7e72102
   1d49c:	lsllt	lr, r4, #30
   1d4a0:	rscspl	pc, sp, #1325400064	; 0x4f000000
   1d4a4:	andls	sl, r0, #4, 22	; 0x1000
   1d4a8:	stmdbvs	r8!, {r0, r4, r5, r9, sl, lr}
   1d4ac:			; <UNDEFINED> instruction: 0xf7e7aa03
   1d4b0:	strmi	lr, [r4], -ip, asr #28
   1d4b4:			; <UNDEFINED> instruction: 0x4620b1d8
   1d4b8:	b	fe55b460 <npth_sleep@plt+0xfe555778>
   1d4bc:			; <UNDEFINED> instruction: 0x46024631
   1d4c0:	ldrbtmi	r4, [r8], #-2086	; 0xfffff7da
   1d4c4:			; <UNDEFINED> instruction: 0xf90af006
   1d4c8:	stmdbvs	r8!, {r0, r1, r4, r7, r8, r9, sl, sp, lr, pc}
   1d4cc:	cdp	7, 2, cr15, cr10, cr7, {7}
   1d4d0:	rscspl	pc, sp, #1325400064	; 0x4f000000
   1d4d4:	andls	sl, r0, #4, 22	; 0x1000
   1d4d8:	stmdbvs	r8!, {r0, r4, r5, r9, sl, lr}
   1d4dc:			; <UNDEFINED> instruction: 0xf7e7aa03
   1d4e0:			; <UNDEFINED> instruction: 0x4604ee34
   1d4e4:			; <UNDEFINED> instruction: 0xf7e76928
   1d4e8:	stccs	14, cr14, [r0], {72}	; 0x48
   1d4ec:	stmdavs	r8!, {r0, r1, r5, r6, r7, r8, ip, lr, pc}
   1d4f0:			; <UNDEFINED> instruction: 0xf7e72102
   1d4f4:	stmdacs	r0, {r3, r4, r6, r7, r9, sl, fp, sp, lr, pc}
   1d4f8:	stmdavs	r8!, {r0, r1, r6, r7, r8, ip, lr, pc}
   1d4fc:	cdp	7, 1, cr15, cr2, cr7, {7}
   1d500:	andne	lr, r3, #3620864	; 0x374000
   1d504:			; <UNDEFINED> instruction: 0xf7e86828
   1d508:	strmi	lr, [r4], -ip, lsl #17
   1d50c:			; <UNDEFINED> instruction: 0xf7e76828
   1d510:			; <UNDEFINED> instruction: 0xe7bcee34
   1d514:			; <UNDEFINED> instruction: 0x46314812
   1d518:	ldrne	pc, [r9], #-576	; 0xfffffdc0
   1d51c:			; <UNDEFINED> instruction: 0xf0064478
   1d520:			; <UNDEFINED> instruction: 0xf2c0f8dd
   1d524:	strb	r4, [r4, -r0, lsl #8]!
   1d528:	ldcl	7, cr15, [r0, #-924]!	; 0xfffffc64
   1d52c:	stmda	r8!, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1d530:	stmdacs	r0, {r2, r9, sl, lr}
   1d534:	svcge	0x005df43f
   1d538:	svclt	0x0000e7f3
   1d53c:	andeq	r1, r3, r8, ror #12
   1d540:	muleq	r0, ip, r5
   1d544:	andeq	sp, r1, r2
   1d548:	andeq	r1, r3, sl, lsl r6
   1d54c:	andeq	ip, r1, r4, lsr #31
   1d550:	muleq	r1, r6, pc	; <UNPREDICTABLE>
   1d554:	andeq	r9, r1, ip, asr #9
   1d558:	andeq	r5, r1, r4, lsl #19
   1d55c:	andeq	ip, r1, r6, lsr #30
   1d560:	strdeq	ip, [r1], -r0
   1d564:			; <UNDEFINED> instruction: 0x460db538
   1d568:	strmi	r4, [r4], -r9, lsl #18
   1d56c:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   1d570:			; <UNDEFINED> instruction: 0xf886f002
   1d574:	ldmib	r4, {r4, r5, r8, ip, sp, pc}^
   1d578:	stmdavs	r0!, {r0, r2, r9, ip}
   1d57c:	ldrhtmi	lr, [r8], -sp
   1d580:	stmdalt	ip, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1d584:	strtmi	r4, [r0], -r9, lsr #12
   1d588:	ldrhtmi	lr, [r8], -sp
   1d58c:	svclt	0x0000e70a
   1d590:	andeq	r5, r1, sl, ror r8
   1d594:	stmdbmi	r7, {r1, r3, r9, sl, lr}
   1d598:	ldrbtmi	fp, [r9], #-1296	; 0xfffffaf0
   1d59c:	ldrmi	r4, [r0], -r4, lsl #12
   1d5a0:			; <UNDEFINED> instruction: 0xf86ef002
   1d5a4:	andcs	fp, sl, #32, 2
   1d5a8:			; <UNDEFINED> instruction: 0xf7e72100
   1d5ac:	strhtvs	lr, [r0], -r4
   1d5b0:	ldclt	0, cr2, [r0, #-0]
   1d5b4:	strdeq	r5, [r1], -sl
   1d5b8:	andcs	fp, r0, #248, 10	; 0x3e000000
   1d5bc:	strmi	r7, [r5], -fp, lsl #16
   1d5c0:	stmdblt	r3!, {r2, r3, r9, sl, lr}
   1d5c4:			; <UNDEFINED> instruction: 0xf814e014
   1d5c8:	andcc	r3, r1, #1, 30
   1d5cc:	blcs	849ba0 <npth_sleep@plt+0x843eb8>
   1d5d0:	blcs	28d238 <npth_sleep@plt+0x287550>
   1d5d4:	stmdavc	r3!, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
   1d5d8:	svclt	0x00182b20
   1d5dc:	tstle	r5, r9, lsl #22
   1d5e0:	svccc	0x0001f814
   1d5e4:	svclt	0x00182b09
   1d5e8:	rscsle	r2, r9, r0, lsr #22
   1d5ec:	andle	r2, r1, r8, lsl #20
   1d5f0:	ldcllt	0, cr2, [r8]
   1d5f4:	ldmdbmi	r4, {r3, r9, sl, lr}
   1d5f8:			; <UNDEFINED> instruction: 0xf7e74479
   1d5fc:	stmdacs	r0, {r1, r3, r6, r7, sl, fp, sp, lr, pc}
   1d600:	mcrne	1, 3, sp, cr2, cr6, {7}
   1d604:	streq	pc, [r1, -r4, asr #3]
   1d608:			; <UNDEFINED> instruction: 0xf81218be
   1d60c:			; <UNDEFINED> instruction: 0xf0211f01
   1d610:			; <UNDEFINED> instruction: 0xf1a10320
   1d614:	blcc	105d6dc <npth_sleep@plt+0x10579f4>
   1d618:	svclt	0x00882809
   1d61c:	ldmible	r3!, {r0, r2, r8, r9, fp, sp}^
   1d620:			; <UNDEFINED> instruction: 0xf006b136
   1d624:	stmdbcs	r0, {r0, r9, sl}
   1d628:	ldrtmi	fp, [r1], -ip, lsl #30
   1d62c:	teqlt	r1, r1, lsl #2
   1d630:	orrvc	pc, ip, #1325400064	; 0x4f000000
   1d634:	vaddl.s8	q9, d0, d0
   1d638:	eorvs	r4, fp, r0, lsl #6
   1d63c:	stcne	13, cr11, [r8, #-992]!	; 0xfffffc20
   1d640:			; <UNDEFINED> instruction: 0xf0024621
   1d644:			; <UNDEFINED> instruction: 0xe7d3febb
   1d648:	andeq	r5, r1, ip, asr #26
   1d64c:	adcslt	fp, r4, r0, lsl r5
   1d650:	bmi	b70708 <npth_sleep@plt+0xb6aa20>
   1d654:	stmdavc	fp, {r2, r3, r4, r5, r6, sl, lr}
   1d658:	blcs	8f38e8 <npth_sleep@plt+0x8edc00>
   1d65c:	eorsls	r6, r3, #1179648	; 0x120000
   1d660:	andeq	pc, r0, #79	; 0x4f
   1d664:	blcs	51758 <npth_sleep@plt+0x4ba70>
   1d668:			; <UNDEFINED> instruction: 0xf10dd042
   1d66c:	andcs	r0, r0, #50331648	; 0x3000000
   1d670:	bcs	ff215698 <npth_sleep@plt+0xff20f9b0>
   1d674:			; <UNDEFINED> instruction: 0xf804d00a
   1d678:	andcc	r3, r1, #1, 30
   1d67c:	svccc	0x0001f811
   1d680:	eorsle	r2, r8, r0, lsl #22
   1d684:	svclt	0x00182b20
   1d688:	mvnsle	r2, r9, lsl #22
   1d68c:	stmdavc	fp, {r2, r4, r5, sl, fp, sp, pc}
   1d690:	strcs	r4, [r0], #-1058	; 0xfffffbde
   1d694:	stclmi	8, cr15, [ip], {2}
   1d698:	ands	fp, r1, fp, lsl r9
   1d69c:	svccc	0x0001f811
   1d6a0:	blcs	849c74 <npth_sleep@plt+0x843f8c>
   1d6a4:	blcs	28d30c <npth_sleep@plt+0x287624>
   1d6a8:	stmdavc	fp, {r3, r4, r5, r6, r7, r8, ip, lr, pc}
   1d6ac:	svclt	0x00182b20
   1d6b0:	tstle	r5, r9, lsl #22
   1d6b4:	svccc	0x0001f811
   1d6b8:	svclt	0x00182b09
   1d6bc:	rscsle	r2, r9, r0, lsr #22
   1d6c0:	stmdbge	r1, {r1, r3, r9, sl, lr}
   1d6c4:	ldc	7, cr15, [r2], #-924	; 0xfffffc64
   1d6c8:	blmi	3eff10 <npth_sleep@plt+0x3ea228>
   1d6cc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1d6d0:	blls	cf7740 <npth_sleep@plt+0xcf1a58>
   1d6d4:	tstle	r3, sl, asr r0
   1d6d8:	eorslt	r2, r4, r0
   1d6dc:	stmdavc	sl, {r4, r8, sl, fp, ip, sp, pc}^
   1d6e0:	svceq	0x00dff012
   1d6e4:	bcs	2916f0 <npth_sleep@plt+0x28ba08>
   1d6e8:			; <UNDEFINED> instruction: 0xf7e7d1bf
   1d6ec:			; <UNDEFINED> instruction: 0xe7ebecb4
   1d6f0:	andcc	pc, r4, sp, lsl #17
   1d6f4:	ldcge	7, cr14, [r4], #-912	; 0xfffffc70
   1d6f8:			; <UNDEFINED> instruction: 0xf8024422
   1d6fc:	ldrb	r3, [pc, ip, asr #25]
   1d700:	stc	7, cr15, [r4], {231}	; 0xe7
   1d704:			; <UNDEFINED> instruction: 0x000313bc
   1d708:	muleq	r0, ip, r5
   1d70c:	andeq	r1, r3, r4, asr #6
   1d710:	smlabblt	sl, r2, r8, r6
   1d714:	ldrbmi	r2, [r0, -r0]!
   1d718:			; <UNDEFINED> instruction: 0x4605b538
   1d71c:	strmi	r7, [ip], -fp, lsl #16
   1d720:	eor	fp, r9, r3, lsr #18
   1d724:	svccc	0x0001f814
   1d728:	cmnlt	r3, r1, lsl #4
   1d72c:	svclt	0x00182b20
   1d730:	mvnsle	r2, r9, lsl #22
   1d734:	blcs	83b7c8 <npth_sleep@plt+0x835ae0>
   1d738:	blcs	28d3a0 <npth_sleep@plt+0x2876b8>
   1d73c:			; <UNDEFINED> instruction: 0xf814d105
   1d740:	blcs	26d34c <npth_sleep@plt+0x267664>
   1d744:	blcs	84d3ac <npth_sleep@plt+0x8476c4>
   1d748:	stmdavs	fp!, {r0, r3, r4, r5, r6, r7, ip, lr, pc}^
   1d74c:	mulle	r1, r3, r2
   1d750:	ldclt	0, cr2, [r8, #-0]
   1d754:	stmdavs	r9!, {r3, r9, sl, lr}
   1d758:	ldc	7, cr15, [sl], {231}	; 0xe7
   1d75c:	mvnsle	r2, r0, lsl #16
   1d760:	mvnscs	r4, r0, lsr #12
   1d764:			; <UNDEFINED> instruction: 0xf95ef00a
   1d768:	stmdacs	r0, {r3, r5, r7, sp, lr}
   1d76c:			; <UNDEFINED> instruction: 0xf7e7d1f0
   1d770:	stmdavs	r3, {r1, r3, r5, r6, r8, r9, sl, fp, sp, lr, pc}
   1d774:	strb	r6, [fp, fp, ror #1]!
   1d778:			; <UNDEFINED> instruction: 0xe7e6461a
   1d77c:	cfstr32mi	mvfx11, [r9], {16}
   1d780:	bvs	fe86e978 <npth_sleep@plt+0xfe868c90>
   1d784:	ldfltd	f3, [r0, #-4]
   1d788:			; <UNDEFINED> instruction: 0xf7e71d20
   1d78c:	ldmdblt	r0, {r3, r4, r5, r7, r8, r9, fp, sp, lr, pc}
   1d790:	adcvs	r2, r3, #67108864	; 0x4000000
   1d794:			; <UNDEFINED> instruction: 0xf7e7bd10
   1d798:			; <UNDEFINED> instruction: 0x4601edf2
   1d79c:	ldrbtmi	r4, [r8], #-2050	; 0xfffff7fe
   1d7a0:			; <UNDEFINED> instruction: 0xffd8f005
   1d7a4:	andeq	r1, r3, r0, lsr #31
   1d7a8:	andeq	sl, r1, r6, asr r2
   1d7ac:	addlt	fp, r2, r0, lsl r5
   1d7b0:	ldrbtmi	r4, [ip], #-3084	; 0xfffff3f4
   1d7b4:	strmi	r6, [r8], -r1, ror #19
   1d7b8:			; <UNDEFINED> instruction: 0xf7e89101
   1d7bc:	stmdbls	r1, {r1, r3, r4, r5, r7, r8, fp, sp, lr, pc}
   1d7c0:	strmi	r6, [r2], -r3, lsr #20
   1d7c4:	ldrbtmi	r4, [r8], #-2056	; 0xfffff7f8
   1d7c8:			; <UNDEFINED> instruction: 0xff56f005
   1d7cc:	teqlt	r1, r1, ror #20
   1d7d0:	ldrbtmi	r4, [r8], #-2054	; 0xfffff7fa
   1d7d4:	pop	{r1, ip, sp, pc}
   1d7d8:			; <UNDEFINED> instruction: 0xf0054010
   1d7dc:	andlt	fp, r2, sp, asr #30
   1d7e0:	svclt	0x0000bd10
   1d7e4:	andeq	r1, r3, lr, ror #30
   1d7e8:	andeq	ip, r1, r2, ror #24
   1d7ec:	muleq	r1, r6, ip
   1d7f0:	ldrbtmi	r4, [fp], #-2819	; 0xfffff4fd
   1d7f4:	stmdacc	r0, {r3, r4, r6, r7, r8, fp, sp, lr}
   1d7f8:	andcs	fp, r1, r8, lsl pc
   1d7fc:	svclt	0x00004770
   1d800:	andeq	r1, r3, lr, lsr #30
   1d804:	blmi	107010c <npth_sleep@plt+0x106a424>
   1d808:	ldrbtmi	fp, [sl], #-1392	; 0xfffffa90
   1d80c:	addlt	r4, r6, r0, asr #28
   1d810:	ldrbtmi	r5, [lr], #-2259	; 0xfffff72d
   1d814:	ldmdavs	fp, {r0, r1, r2, r3, r4, r5, r8, sl, fp, lr}
   1d818:			; <UNDEFINED> instruction: 0xf04f9305
   1d81c:	ldmibvs	r3!, {r8, r9}^
   1d820:	bicslt	r4, fp, sp, ror r4
   1d824:	tstls	r1, r3, lsl #18
   1d828:			; <UNDEFINED> instruction: 0xf7e74608
   1d82c:	blls	1181cc <npth_sleep@plt+0x1124e4>
   1d830:			; <UNDEFINED> instruction: 0x1d309901
   1d834:	movwls	r3, #13057	; 0x3301
   1d838:	stm	r4, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1d83c:	ldmiblt	r8!, {r2, r9, sl, lr}
   1d840:	strdlt	r6, [r8, -r0]!
   1d844:	ldmdb	r4!, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1d848:	strmi	r1, [r5], -r3, asr #24
   1d84c:	stmdale	lr!, {r0, r8, r9, fp, sp}
   1d850:	ldrbtmi	r4, [r8], #-2097	; 0xfffff7cf
   1d854:			; <UNDEFINED> instruction: 0xf7e73004
   1d858:	stmiblt	r0, {r1, r3, r4, r5, r7, r8, fp, sp, lr, pc}^
   1d85c:	blmi	af0120 <npth_sleep@plt+0xaea438>
   1d860:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1d864:	blls	1778d4 <npth_sleep@plt+0x171bec>
   1d868:	qdaddle	r4, sl, sl
   1d86c:	ldcllt	0, cr11, [r0, #-24]!	; 0xffffffe8
   1d870:	tstle	r4, lr, ror #16
   1d874:	stmiapl	fp!, {r1, r3, r5, r8, r9, fp, lr}^
   1d878:	blcs	779ec <npth_sleep@plt+0x71d04>
   1d87c:			; <UNDEFINED> instruction: 0xf7e7ddee
   1d880:			; <UNDEFINED> instruction: 0x4601ed7e
   1d884:	ldrbtmi	r4, [r8], #-2087	; 0xfffff7d9
   1d888:	cdp2	0, 15, cr15, cr6, cr5, {0}
   1d88c:			; <UNDEFINED> instruction: 0xf7e7e7e6
   1d890:			; <UNDEFINED> instruction: 0x4601ed76
   1d894:	ldrbtmi	r4, [r8], #-2084	; 0xfffff7dc
   1d898:			; <UNDEFINED> instruction: 0xff20f005
   1d89c:			; <UNDEFINED> instruction: 0xf7e7e7de
   1d8a0:	strmi	lr, [r1], -lr, ror #26
   1d8a4:	ldrbtmi	r4, [r8], #-2081	; 0xfffff7df
   1d8a8:			; <UNDEFINED> instruction: 0xff18f005
   1d8ac:	andcs	lr, r1, #56098816	; 0x3580000
   1d8b0:			; <UNDEFINED> instruction: 0xf7e74621
   1d8b4:	addmi	lr, r5, #176, 24	; 0xb000
   1d8b8:			; <UNDEFINED> instruction: 0xf1b0bf18
   1d8bc:	strdle	r3, [r7, #255]	; 0xff
   1d8c0:	ldmibvs	r0!, {r0, r9, sp}^
   1d8c4:			; <UNDEFINED> instruction: 0xf7e84611
   1d8c8:	ldmibvs	r0!, {r2, r3, r5, r7, fp, sp, lr, pc}^
   1d8cc:	stmda	ip, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1d8d0:	cmnlt	r5, r5, lsr r8
   1d8d4:	ldrbtmi	r4, [lr], #-3606	; 0xfffff1ea
   1d8d8:			; <UNDEFINED> instruction: 0xb12868a8
   1d8dc:	addsmi	r6, r8, #3981312	; 0x3cc000
   1d8e0:			; <UNDEFINED> instruction: 0xf7e8d001
   1d8e4:	adcvs	lr, ip, r2, lsl #16
   1d8e8:	stccs	8, cr6, [r0, #-180]	; 0xffffff4c
   1d8ec:	ldfmid	f5, [r1], {244}	; 0xf4
   1d8f0:	ldrbtmi	r2, [ip], #-1280	; 0xfffffb00
   1d8f4:	stmib	r4, {r5, r6, r9, fp, sp, lr}^
   1d8f8:			; <UNDEFINED> instruction: 0xf7e75507
   1d8fc:	rsbvs	lr, r5, #68, 22	; 0x11000
   1d900:			; <UNDEFINED> instruction: 0xf7e7e7a6
   1d904:	svclt	0x0000eb84
   1d908:	andeq	r1, r3, r6, lsl #4
   1d90c:	muleq	r0, ip, r5
   1d910:	andeq	r1, r3, lr, lsl #30
   1d914:	strdeq	r1, [r3], -r0
   1d918:	andeq	r1, r3, lr, asr #29
   1d91c:			; <UNDEFINED> instruction: 0x000311b0
   1d920:	andeq	r0, r0, r4, ror #11
   1d924:	andeq	ip, r1, r6, lsl #24
   1d928:	andeq	ip, r1, r2, asr #24
   1d92c:	andeq	ip, r1, r6, ror #23
   1d930:	andeq	r1, r3, sl, asr #28
   1d934:	andeq	r1, r3, lr, lsr #28
   1d938:	cmnlt	r2, #12713984	; 0xc20000
   1d93c:			; <UNDEFINED> instruction: 0x4604b530
   1d940:	umulllt	r6, r5, r0, r8
   1d944:	ldfmid	f3, [pc, #-288]	; 1d82c <npth_sleep@plt+0x17b44>
   1d948:	stmibvs	fp!, {r0, r2, r3, r4, r5, r6, sl, lr}^
   1d94c:	mlale	r4, r8, r2, r4
   1d950:	svc	0x00caf7e7
   1d954:	movwcs	r6, #2274	; 0x8e2
   1d958:	ldmdbmi	fp, {r0, r1, r4, r7, sp, lr}
   1d95c:	stmdavs	fp, {r0, r3, r4, r5, r6, sl, lr}
   1d960:	addsmi	fp, r3, #201326593	; 0xc000001
   1d964:	ldmdavs	r3, {r0, r1, r3, r8, ip, lr, pc}
   1d968:	andvs	r4, fp, r0, lsl r6
   1d96c:	bl	2db910 <npth_sleep@plt+0x2d5c28>
   1d970:	andcs	r2, r0, r0, lsl #6
   1d974:	andlt	r6, r5, r3, ror #1
   1d978:	addsmi	fp, sl, #48, 26	; 0xc00
   1d97c:			; <UNDEFINED> instruction: 0x4619d0f3
   1d980:	blcs	379f4 <npth_sleep@plt+0x31d0c>
   1d984:	bmi	492170 <npth_sleep@plt+0x48c488>
   1d988:	cmpcs	r6, r0, asr #4	; <UNPREDICTABLE>
   1d98c:	ldrbtmi	r4, [sl], #-2064	; 0xfffff7f0
   1d990:			; <UNDEFINED> instruction: 0xf0064478
   1d994:	andcs	pc, r0, r1, lsr #16
   1d998:	stmdbmi	lr, {r4, r5, r6, r8, r9, sl, lr}
   1d99c:	ldrmi	r2, [sl], -r0, lsl #6
   1d9a0:	movwcc	lr, #10701	; 0x29cd
   1d9a4:	movwcc	lr, #2509	; 0x9cd
   1d9a8:			; <UNDEFINED> instruction: 0xf7e74479
   1d9ac:	movwcs	lr, #7316	; 0x1c94
   1d9b0:	strb	r6, [pc, fp, lsr #4]
   1d9b4:	vpmax.s8	d20, d0, d8
   1d9b8:	stmdami	r8, {r0, r1, r3, r4, r5, r8, sp}
   1d9bc:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
   1d9c0:			; <UNDEFINED> instruction: 0xf80af006
   1d9c4:	ldrdeq	r1, [r3], -r8
   1d9c8:	andeq	r1, r3, r4, asr #27
   1d9cc:	andeq	ip, r1, r6, lsl #25
   1d9d0:	muleq	r1, ip, fp
   1d9d4:	andeq	ip, r1, ip, ror fp
   1d9d8:	andeq	ip, r1, r8, asr ip
   1d9dc:	andeq	ip, r1, lr, ror #22
   1d9e0:	svcmi	0x00f0e92d
   1d9e4:	bmi	aaf248 <npth_sleep@plt+0xaa9560>
   1d9e8:	blmi	aaf268 <npth_sleep@plt+0xaa9580>
   1d9ec:	ldrbtmi	fp, [sl], #-141	; 0xffffff73
   1d9f0:	ldmib	sp, {r3, r7, r9, sl, lr}^
   1d9f4:			; <UNDEFINED> instruction: 0x4605ba16
   1d9f8:			; <UNDEFINED> instruction: 0xf8dd58d3
   1d9fc:	ldmdavs	fp, {r5, r6, ip, pc}
   1da00:			; <UNDEFINED> instruction: 0xf04f930b
   1da04:			; <UNDEFINED> instruction: 0xf7ff0300
   1da08:			; <UNDEFINED> instruction: 0x4604f9f3
   1da0c:	bmi	8c9f74 <npth_sleep@plt+0x8c428c>
   1da10:	ldrbtmi	r4, [sl], #-2848	; 0xfffff4e0
   1da14:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1da18:	subsmi	r9, sl, fp, lsl #22
   1da1c:			; <UNDEFINED> instruction: 0x4620d135
   1da20:	pop	{r0, r2, r3, ip, sp, pc}
   1da24:	stmiavs	sl!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}^
   1da28:	ldmdbmi	sp, {r2, r3, r4, r8, r9, fp, lr}
   1da2c:	ldrbtmi	r6, [fp], #-2192	; 0xfffff770
   1da30:			; <UNDEFINED> instruction: 0x46224479
   1da34:	strmi	lr, [r0], #-2509	; 0xfffff633
   1da38:	blge	182648 <npth_sleep@plt+0x17c960>
   1da3c:	strtmi	r9, [r3], -r3, lsl #6
   1da40:	andshi	pc, r4, sp, asr #17
   1da44:	stmib	sp, {r1, r2, r8, r9, sl, ip, pc}^
   1da48:	stmib	sp, {r0, r1, r2, r8, r9, fp, sp, lr}^
   1da4c:			; <UNDEFINED> instruction: 0xf7e7a909
   1da50:	stmiavs	fp!, {r1, r6, sl, fp, sp, lr, pc}^
   1da54:			; <UNDEFINED> instruction: 0x460468d9
   1da58:	stmdbcs	r1, {r3, r4, r5, r6, r8, fp, ip, sp, pc}
   1da5c:	andcs	sp, r0, #-2147483648	; 0x80000000
   1da60:			; <UNDEFINED> instruction: 0xe7d460da
   1da64:	ldrtcs	r4, [pc], #-2063	; 1da6c <npth_sleep@plt+0x17d84>
   1da68:	strmi	pc, [r0], #-704	; 0xfffffd40
   1da6c:			; <UNDEFINED> instruction: 0xf0054478
   1da70:	stmiavs	fp!, {r0, r2, r4, r5, r9, sl, fp, ip, sp, lr, pc}^
   1da74:	sbcsvs	r2, sl, r0, lsl #4
   1da78:	stmdbcs	r1, {r0, r3, r6, r7, r8, r9, sl, sp, lr, pc}
   1da7c:	stmdami	sl, {r0, r1, r2, r3, r5, r6, r7, ip, lr, pc}
   1da80:			; <UNDEFINED> instruction: 0xf0054478
   1da84:	stmiavs	fp!, {r0, r1, r3, r5, r9, sl, fp, ip, sp, lr, pc}^
   1da88:			; <UNDEFINED> instruction: 0xf7e7e7e9
   1da8c:	svclt	0x0000eac0
   1da90:	andeq	r1, r3, r2, lsr #32
   1da94:	muleq	r0, ip, r5
   1da98:	strdeq	r0, [r3], -lr
   1da9c:			; <UNDEFINED> instruction: 0xfffff313
   1daa0:	andeq	ip, r1, r4, lsl fp
   1daa4:	strdeq	ip, [r1], -r8
   1daa8:	andeq	ip, r1, r4, ror #17
   1daac:	mvnsmi	lr, sp, lsr #18
   1dab0:	bmi	cef310 <npth_sleep@plt+0xce9628>
   1dab4:	cfstr32vs	mvfx15, [r1, #692]	; 0x2b4
   1dab8:			; <UNDEFINED> instruction: 0xf10d4b32
   1dabc:	ldrbtmi	r0, [sl], #-2068	; 0xfffff7ec
   1dac0:	strmi	r4, [r5], -pc, lsl #12
   1dac4:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   1dac8:	strcc	pc, [r4], #-2253	; 0xfffff733
   1dacc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1dad0:			; <UNDEFINED> instruction: 0xf8c82300
   1dad4:			; <UNDEFINED> instruction: 0xf7ff3000
   1dad8:	strmi	pc, [r4], -fp, lsl #19
   1dadc:			; <UNDEFINED> instruction: 0x2e00bb50
   1dae0:	bmi	a91bc0 <npth_sleep@plt+0xa8bed8>
   1dae4:	ldrtmi	sl, [r3], -r6, lsl #24
   1dae8:	mvncc	pc, r0, asr #4
   1daec:			; <UNDEFINED> instruction: 0x4620447a
   1daf0:	cdp	7, 10, cr15, cr6, cr7, {7}
   1daf4:	movwcs	r6, #2280	; 0x8e8
   1daf8:	strtmi	r4, [r1], -r4, lsr #20
   1dafc:	ldrbtmi	r6, [sl], #-2176	; 0xfffff780
   1db00:	movwcc	lr, #2509	; 0x9cd
   1db04:	stmdacs	r2, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
   1db08:			; <UNDEFINED> instruction: 0xf7e7461a
   1db0c:	strmi	lr, [r4], -r4, ror #23
   1db10:	stmiavs	fp!, {r4, r5, r8, r9, fp, ip, sp, pc}^
   1db14:	ldrdcs	pc, [r0], -r8
   1db18:	ldrsbtvs	r6, [sl], -r9
   1db1c:	andle	r2, r7, r1, lsl #18
   1db20:	ldrtcs	r4, [pc], #-2075	; 1db28 <npth_sleep@plt+0x17e40>
   1db24:	strmi	pc, [r0], #-704	; 0xfffffd40
   1db28:			; <UNDEFINED> instruction: 0xf0054478
   1db2c:	stmiavs	fp!, {r0, r1, r2, r4, r6, r7, r8, sl, fp, ip, sp, lr, pc}^
   1db30:	sbcsvs	r2, sl, r0, lsl #4
   1db34:	blmi	4f0398 <npth_sleep@plt+0x4ea6b0>
   1db38:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1db3c:			; <UNDEFINED> instruction: 0xf8dd681a
   1db40:	subsmi	r3, sl, r4, lsl #8
   1db44:			; <UNDEFINED> instruction: 0x4620d11a
   1db48:	cfstr32vs	mvfx15, [r1, #52]	; 0x34
   1db4c:	ldrhhi	lr, [r0, #141]!	; 0x8d
   1db50:			; <UNDEFINED> instruction: 0xac064a11
   1db54:			; <UNDEFINED> instruction: 0x4623447a
   1db58:	movwgt	ip, #14855	; 0x3a07
   1db5c:	bfi	r7, sl, #0, #10
   1db60:	ldrdeq	pc, [r0], -r8
   1db64:	b	3dbb08 <npth_sleep@plt+0x3d5e20>
   1db68:	ldmvs	r9, {r0, r1, r3, r5, r6, r7, fp, sp, lr}^
   1db6c:	sbcsle	r2, pc, r1, lsl #18
   1db70:	ldrbtmi	r4, [r8], #-2058	; 0xfffff7f6
   1db74:	ldc2	0, cr15, [r2, #20]!
   1db78:	ldrb	r6, [r9, fp, ror #17]
   1db7c:	b	11dbb20 <npth_sleep@plt+0x11d5e38>
   1db80:	andeq	r0, r3, r2, asr pc
   1db84:	muleq	r0, ip, r5
   1db88:	andeq	ip, r1, r8, ror #20
   1db8c:			; <UNDEFINED> instruction: 0xfffff7bf
   1db90:	andeq	ip, r1, ip, lsr r8
   1db94:	ldrdeq	r0, [r3], -r8
   1db98:	strdeq	r5, [r1], -r0
   1db9c:	strdeq	ip, [r1], -r2
   1dba0:	svcmi	0x00f0e92d
   1dba4:	sfmmi	f7, 3, [ip, #-692]	; 0xfffffd4c
   1dba8:	stcmi	13, cr4, [r1], {128}	; 0x80
   1dbac:			; <UNDEFINED> instruction: 0xf8dd447d
   1dbb0:			; <UNDEFINED> instruction: 0xf8dd7480
   1dbb4:	stmdbpl	ip!, {r3, r4, r5, r6, sl, pc}
   1dbb8:	stmdavs	r4!, {r1, r2, r3, r4, r5, r6, r9, sl, fp, lr}
   1dbbc:	strbmi	pc, [r4], #-2253	; 0xfffff733	; <UNPREDICTABLE>
   1dbc0:	streq	pc, [r0], #-79	; 0xffffffb1
   1dbc4:			; <UNDEFINED> instruction: 0xf8dd9307
   1dbc8:	strcs	r3, [r0], #-1136	; 0xfffffb90
   1dbcc:			; <UNDEFINED> instruction: 0x4604603c
   1dbd0:	andne	lr, r5, #3358720	; 0x334000
   1dbd4:	movwls	r4, #33918	; 0x847e
   1dbd8:	strcc	pc, [r4], #2269	; 0x8dd
   1dbdc:			; <UNDEFINED> instruction: 0xf7ff9309
   1dbe0:	strmi	pc, [r5], -r7, lsl #18
   1dbe4:			; <UNDEFINED> instruction: 0xf8ddbb60
   1dbe8:	vqshl.s8	<illegal reg q9.5>, q14, q0
   1dbec:			; <UNDEFINED> instruction: 0xf1033aea
   1dbf0:	bl	fee9e45c <npth_sleep@plt+0xfee98774>
   1dbf4:	teqle	r2, #264	; 0x108
   1dbf8:			; <UNDEFINED> instruction: 0xf10d4a6f
   1dbfc:	ldrbtmi	r0, [sl], #-2392	; 0xfffff6a8
   1dc00:	bgt	1ef738 <npth_sleep@plt+0x1e9a50>
   1dc04:	andeq	lr, r3, ip, lsr #17
   1dc08:			; <UNDEFINED> instruction: 0xf88c4640
   1dc0c:	bge	625c14 <npth_sleep@plt+0x61ff2c>
   1dc10:	ldrbtne	pc, [ip], #-2269	; 0xfffff723	; <UNPREDICTABLE>
   1dc14:	ldc2l	0, cr15, [r8], {9}
   1dc18:	strtmi	r6, [fp], -r0, ror #17
   1dc1c:	strbmi	r4, [r9], -sl, lsr #12
   1dc20:	stmib	sp, {r7, fp, sp, lr}^
   1dc24:	stmib	sp, {r1, r8, sl, ip, lr}^
   1dc28:			; <UNDEFINED> instruction: 0xf7e75500
   1dc2c:			; <UNDEFINED> instruction: 0x4605eb54
   1dc30:	stmiavs	r2!, {r3, r4, r5, r6, r7, r8, ip, sp, pc}^
   1dc34:	stmdbcs	r1, {r0, r4, r6, r7, fp, sp, lr}
   1dc38:	addhi	pc, r3, r0, asr #32
   1dc3c:	sbcsvs	r2, r1, r0, lsl #2
   1dc40:	blmi	16f05c0 <npth_sleep@plt+0x16ea8d8>
   1dc44:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1dc48:			; <UNDEFINED> instruction: 0xf8dd681a
   1dc4c:	subsmi	r3, sl, r4, asr #8
   1dc50:	adchi	pc, sl, r0, asr #32
   1dc54:	vmax.s8	d4, d13, d24
   1dc58:	pop	{r2, r3, r6, r8, sl, fp, lr}
   1dc5c:	stmiavs	r2!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}^
   1dc60:	stmdbcs	r1, {r0, r4, r6, r7, fp, sp, lr}
   1dc64:	tstcs	r0, r2, ror #2
   1dc68:	sbcsvs	r2, r1, r1, lsl #10
   1dc6c:	strmi	pc, [r0, #-704]	; 0xfffffd40
   1dc70:			; <UNDEFINED> instruction: 0xf10de7e6
   1dc74:			; <UNDEFINED> instruction: 0xf44f0b2c
   1dc78:			; <UNDEFINED> instruction: 0xf10d6180
   1dc7c:			; <UNDEFINED> instruction: 0x4658083c
   1dc80:	blx	ff459cb2 <npth_sleep@plt+0xff453fca>
   1dc84:	stmiavs	r1!, {r1, r2, r8, r9, fp, ip, pc}^
   1dc88:	ldrdcs	pc, [ip], r4
   1dc8c:	andcc	pc, r4, r8, asr #17
   1dc90:	stmvs	r9, {r0, r1, r2, r8, r9, fp, ip, pc}
   1dc94:	strpl	lr, [r4, #-2504]	; 0xfffff638
   1dc98:	andcc	pc, r8, r8, asr #17
   1dc9c:			; <UNDEFINED> instruction: 0xf8c89b08
   1dca0:			; <UNDEFINED> instruction: 0xf8c81000
   1dca4:			; <UNDEFINED> instruction: 0xf8c85018
   1dca8:	bcs	29ce0 <npth_sleep@plt+0x23ff8>
   1dcac:			; <UNDEFINED> instruction: 0xf8ddd162
   1dcb0:	blcc	6ae88 <npth_sleep@plt+0x651a0>
   1dcb4:	stmdale	r8!, {r1, r3, r8, r9, fp, sp}^
   1dcb8:			; <UNDEFINED> instruction: 0xf003e8df
   1dcbc:	smladxvs	r6, r5, sl, r6
   1dcc0:	stclvs	7, cr6, [r7, #-412]!	; 0xfffffe64
   1dcc4:	rsbeq	r7, r4, r0, ror r3
   1dcc8:	ldrbtmi	r4, [fp], #-2877	; 0xfffff4c3
   1dccc:	vpmax.s8	d25, d0, d5
   1dcd0:	strbmi	r3, [r8], -sl, ror #3
   1dcd4:	bmi	f024dc <npth_sleep@plt+0xefc7f4>
   1dcd8:			; <UNDEFINED> instruction: 0xf7e7447a
   1dcdc:	blmi	ed93ac <npth_sleep@plt+0xed36c4>
   1dce0:	stmiavs	r0!, {r8, sl, sp}^
   1dce4:	ldmpl	r2!, {r0, r3, r6, r9, sl, lr}^
   1dce8:	stmvs	r0, {r3, r4, r5, r8, r9, fp, lr}
   1dcec:	strls	r4, [r3, #-1147]	; 0xfffffb85
   1dcf0:	ldrbmi	r9, [fp], -r0, lsl #6
   1dcf4:			; <UNDEFINED> instruction: 0xf8cd9502
   1dcf8:			; <UNDEFINED> instruction: 0xf7e78004
   1dcfc:	strmi	lr, [r5], -ip, ror #21
   1dd00:	stmdbls	r9, {r3, r4, r5, r8, r9, fp, ip, sp, pc}
   1dd04:			; <UNDEFINED> instruction: 0xf00a4658
   1dd08:	stmiavs	r2!, {r0, r2, r3, r6, sl, fp, ip, sp, lr, pc}^
   1dd0c:	stmdbcs	r1, {r0, r4, r6, r7, fp, sp, lr}
   1dd10:	addsle	r6, r3, r8, lsr r0
   1dd14:	ldrcs	r4, [pc, #-2094]!	; 1d4ee <npth_sleep@plt+0x17806>
   1dd18:	strmi	pc, [r0, #-704]	; 0xfffffd40
   1dd1c:			; <UNDEFINED> instruction: 0xf0054478
   1dd20:	stmiavs	r2!, {r0, r2, r3, r4, r6, r7, sl, fp, ip, sp, lr, pc}^
   1dd24:	blmi	b17b54 <npth_sleep@plt+0xb11e6c>
   1dd28:			; <UNDEFINED> instruction: 0xe7cf447b
   1dd2c:	strcs	r4, [r1, #-2090]	; 0xfffff7d6
   1dd30:	strmi	pc, [r0, #-704]	; 0xfffffd40
   1dd34:			; <UNDEFINED> instruction: 0xf0054478
   1dd38:	stmiavs	r2!, {r0, r4, r6, r7, sl, fp, ip, sp, lr, pc}^
   1dd3c:	sbcsvs	r2, r1, r0, lsl #2
   1dd40:	stmdami	r6!, {r1, r2, r3, r4, r5, r6, r8, r9, sl, sp, lr, pc}
   1dd44:			; <UNDEFINED> instruction: 0xf0054478
   1dd48:	stmiavs	r2!, {r0, r3, r6, r7, sl, fp, ip, sp, lr, pc}^
   1dd4c:	sbcsvs	r2, r1, r0, lsl #2
   1dd50:	stmdbge	sl, {r1, r2, r4, r5, r6, r8, r9, sl, sp, lr, pc}
   1dd54:			; <UNDEFINED> instruction: 0xf00a4658
   1dd58:			; <UNDEFINED> instruction: 0xf7e7fc25
   1dd5c:	stmiavs	r2!, {r2, r4, r8, fp, sp, lr, pc}^
   1dd60:	stmdbcs	r1, {r0, r4, r6, r7, fp, sp, lr}
   1dd64:	svcge	0x006af43f
   1dd68:	ldrbtmi	r4, [r8], #-2077	; 0xfffff7e3
   1dd6c:	ldc2	0, cr15, [r6], #20
   1dd70:	strb	r6, [r3, -r2, ror #17]!
   1dd74:			; <UNDEFINED> instruction: 0x46514a1b
   1dd78:	strbmi	r9, [r8], -r5, lsl #22
   1dd7c:			; <UNDEFINED> instruction: 0xf7e7447a
   1dd80:	str	lr, [ip, r0, ror #26]!
   1dd84:	ldrbtmi	r4, [fp], #-2840	; 0xfffff4e8
   1dd88:	blmi	657c10 <npth_sleep@plt+0x651f28>
   1dd8c:			; <UNDEFINED> instruction: 0xe79d447b
   1dd90:	ldrbtmi	r4, [fp], #-2839	; 0xfffff4e9
   1dd94:	blmi	617c04 <npth_sleep@plt+0x611f1c>
   1dd98:			; <UNDEFINED> instruction: 0xe797447b
   1dd9c:	ldrbtmi	r4, [fp], #-2838	; 0xfffff4ea
   1dda0:	blmi	5d7bf8 <npth_sleep@plt+0x5d1f10>
   1dda4:			; <UNDEFINED> instruction: 0xe791447b
   1dda8:	ldmdb	r0!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1ddac:	andeq	r0, r3, r4, ror #28
   1ddb0:	muleq	r0, ip, r5
   1ddb4:	andeq	r0, r3, ip, lsr lr
   1ddb8:	andeq	ip, r1, lr, ror #18
   1ddbc:	andeq	r0, r3, ip, asr #27
   1ddc0:	andeq	r5, r1, r2, asr r4
   1ddc4:	andeq	ip, r1, ip, lsr #17
   1ddc8:	ldrdeq	r0, [r0], -r4
   1ddcc:			; <UNDEFINED> instruction: 0xfffff6b5
   1ddd0:	andeq	ip, r1, r8, asr #12
   1ddd4:	andeq	r5, r1, r4, lsl #8
   1ddd8:	andeq	ip, r1, r0, lsr r6
   1dddc:	andeq	ip, r1, r0, lsr #12
   1dde0:	strdeq	ip, [r1], -sl
   1dde4:	strdeq	ip, [r1], -ip	; <UNPREDICTABLE>
   1dde8:	andeq	r5, r1, r6, asr r3
   1ddec:	andeq	r8, r1, ip, lsl #23
   1ddf0:	andeq	r5, r1, lr, lsr r3
   1ddf4:	andeq	r5, r1, r4, asr r3
   1ddf8:	andeq	r5, r1, lr, asr r3
   1ddfc:	andeq	r5, r1, r8, ror #6
   1de00:	svcmi	0x00f0e92d
   1de04:	lfmmi	f7, 3, [ip, #-692]	; 0xfffffd4c
   1de08:	strmi	r4, [r3], r0, lsl #27
   1de0c:	strvs	pc, [ip], #2269	; 0x8dd
   1de10:	ldrbtmi	r4, [sp], #-3199	; 0xfffff381
   1de14:	ldrvc	pc, [r4], #2269	; 0x8dd
   1de18:	stmdbpl	ip!, {r2, r3, r9, sl, ip, pc}
   1de1c:			; <UNDEFINED> instruction: 0xf8dd2500
   1de20:	stmdavs	r4!, {r2, r7, sl, pc}
   1de24:	ldrbmi	pc, [r4], #-2253	; 0xfffff733	; <UNPREDICTABLE>
   1de28:	streq	pc, [r0], #-79	; 0xffffffb1
   1de2c:			; <UNDEFINED> instruction: 0xf8dd9308
   1de30:			; <UNDEFINED> instruction: 0xf04f3480
   1de34:	ldrshtvs	r3, [r5], -pc
   1de38:	movwls	r6, #36924	; 0x903c
   1de3c:	ldrcc	pc, [r0], #2269	; 0x8dd
   1de40:	strvs	pc, [r8], #2269	; 0x8dd
   1de44:	movwls	r9, #55050	; 0xd70a
   1de48:	stmib	sp, {r2, ip, pc}^
   1de4c:			; <UNDEFINED> instruction: 0xf7fe1206
   1de50:	blmi	1c5dd94 <npth_sleep@plt+0x1c580ac>
   1de54:	movwls	r4, #46203	; 0xb47b
   1de58:	stmdacs	r0, {r2, r9, sl, lr}
   1de5c:	addhi	pc, r3, r0, asr #32
   1de60:	vstrge	d4, [lr, #-436]	; 0xfffffe4c
   1de64:			; <UNDEFINED> instruction: 0x91b4f8df
   1de68:	beq	1a5a2a4 <npth_sleep@plt+0x1a545bc>
   1de6c:	bmi	1b2f060 <npth_sleep@plt+0x1b29378>
   1de70:	strmi	r9, [r3], -r4, lsl #6
   1de74:	ldrbtmi	r4, [sl], #-691	; 0xfffffd4d
   1de78:	andls	r4, r5, #-117440512	; 0xf9000000
   1de7c:	eorle	r6, lr, #40	; 0x28
   1de80:	muleq	r7, r9, r8
   1de84:	strgt	r4, [r3], #-1620	; 0xfffff9ac
   1de88:	ldcge	0, cr7, [ip], {34}	; 0x22
   1de8c:	cmnle	r8, r0, lsl #22
   1de90:	strbvc	pc, [lr, -r4, lsl #10]!	; <UNPREDICTABLE>
   1de94:	adcsmi	lr, ip, #1
   1de98:			; <UNDEFINED> instruction: 0xf818d010
   1de9c:	strtmi	ip, [r0], -r3
   1dea0:	vqdmulh.s<illegal width 8>	d25, d0, d4
   1dea4:	smlattcs	r1, r2, r2, r3
   1dea8:			; <UNDEFINED> instruction: 0xf8cd3402
   1deac:			; <UNDEFINED> instruction: 0xf7e7c000
   1deb0:	stmdavs	fp!, {r2, r3, r4, r6, r7, r8, r9, fp, sp, lr, pc}
   1deb4:	eorvs	r3, fp, r1, lsl #6
   1deb8:	mvnle	r4, #805306379	; 0x3000000b
   1debc:	ldrdeq	pc, [ip], -fp
   1dec0:	ldrmi	r2, [sl], -r0, lsl #6
   1dec4:	stmvs	r0, {r0, r4, r6, r9, sl, lr}
   1dec8:	movwcc	lr, #10701	; 0x29cd
   1decc:	movwcc	lr, #2509	; 0x9cd
   1ded0:	b	5be74 <npth_sleep@plt+0x5618c>
   1ded4:	cmple	ip, r0, lsl #16
   1ded8:	adcsmi	r6, r3, #2818048	; 0x2b0000
   1dedc:	mcrge	3, 0, sp, cr15, cr0, {6}
   1dee0:	orrvs	pc, r0, pc, asr #8
   1dee4:			; <UNDEFINED> instruction: 0x4630ac13
   1dee8:	blx	fe759f18 <npth_sleep@plt+0xfe754230>
   1deec:	ldrdeq	pc, [ip], -fp
   1def0:	andcc	lr, r6, #3620864	; 0x374000
   1def4:	mvncc	pc, r0, asr #4
   1def8:	stmvs	r0, {r3, r8, r9, sl, fp, ip, pc}
   1defc:	adcvs	r6, r7, r2, rrx
   1df00:	svcls	0x00094a48
   1df04:	ldrbtmi	r6, [sl], #-32	; 0xffffffe0
   1df08:	rscvs	r4, r7, r0, asr r6
   1df0c:	stmib	r4, {r8, r9, sl, sp}^
   1df10:			; <UNDEFINED> instruction: 0x61a77704
   1df14:	ldc	7, cr15, [r4], {231}	; 0xe7
   1df18:	ldrdeq	pc, [ip], -fp
   1df1c:	svcls	0x000b4651
   1df20:	bmi	106f7f4 <npth_sleep@plt+0x1069b0c>
   1df24:			; <UNDEFINED> instruction: 0xf8df6880
   1df28:	ldmpl	sl!, {r2, r8, lr, pc}
   1df2c:	ldrbtmi	r9, [ip], #1025	; 0x401
   1df30:	svcmi	0x003f9c0a
   1df34:	andgt	pc, r8, sp, asr #17
   1df38:	ldrbtmi	r9, [pc], #-1027	; 1df40 <npth_sleep@plt+0x18258>
   1df3c:			; <UNDEFINED> instruction: 0xf7e79700
   1df40:	strmi	lr, [r4], -sl, asr #19
   1df44:	teqle	sp, r0, lsl #16
   1df48:	ldrtmi	r9, [r0], -sp, lsl #18
   1df4c:	blx	ad9f7e <npth_sleep@plt+0xad4296>
   1df50:	andsvs	r9, r8, ip, lsl #22
   1df54:	ldrdcc	pc, [ip], -fp
   1df58:	stmdacs	r0, {r0, r3, r4, r6, r7, fp, sp, lr}
   1df5c:	stmdbcs	r1, {r2, r6, ip, lr, pc}
   1df60:	andcs	sp, r0, #-2147483639	; 0x80000009
   1df64:	bmi	cf62d4 <npth_sleep@plt+0xcf05ec>
   1df68:	ldrbtmi	r4, [sl], #-2857	; 0xfffff4d7
   1df6c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1df70:	ldrbcc	pc, [r4], #-2269	; 0xfffff723	; <UNPREDICTABLE>
   1df74:	qdaddle	r4, sl, r6
   1df78:	vmax.s8	d4, d13, d16
   1df7c:	pop	{r2, r3, r4, r6, r8, sl, fp, lr}
   1df80:	bls	181f48 <npth_sleep@plt+0x17c260>
   1df84:			; <UNDEFINED> instruction: 0xf10daf1c
   1df88:	bgt	1df174 <npth_sleep@plt+0x1d948c>
   1df8c:	eorshi	ip, sl, r3, lsl #14
   1df90:			; <UNDEFINED> instruction: 0xf8dbe77e
   1df94:	strmi	r3, [r4], -ip
   1df98:	stmdbcs	r1, {r0, r3, r4, r6, r7, fp, sp, lr}
   1df9c:	stmdami	r6!, {r0, r5, r6, r7, ip, lr, pc}
   1dfa0:			; <UNDEFINED> instruction: 0xf0054478
   1dfa4:			; <UNDEFINED> instruction: 0xf8dbfb9b
   1dfa8:	andcs	r3, r0, #12
   1dfac:			; <UNDEFINED> instruction: 0xe7da60da
   1dfb0:	ldrtcs	r4, [pc], #-2082	; 1dfb8 <npth_sleep@plt+0x182d0>
   1dfb4:	strmi	pc, [r0], #-704	; 0xfffffd40
   1dfb8:			; <UNDEFINED> instruction: 0xf0054478
   1dfbc:			; <UNDEFINED> instruction: 0xf8dbfb8f
   1dfc0:	strb	r3, [lr, ip]
   1dfc4:	ldrtmi	r4, [r0], -r9, lsr #12
   1dfc8:	blx	ffb59ff8 <npth_sleep@plt+0xffb54310>
   1dfcc:	svc	0x00daf7e6
   1dfd0:	ldrdcc	pc, [ip], -fp
   1dfd4:	stmdbcs	r1, {r0, r3, r4, r6, r7, fp, sp, lr}
   1dfd8:	ldmdami	r9, {r0, r1, r6, r7, ip, lr, pc}
   1dfdc:			; <UNDEFINED> instruction: 0xf0054478
   1dfe0:			; <UNDEFINED> instruction: 0xf8dbfb7d
   1dfe4:	ldr	r3, [ip, ip]!
   1dfe8:	andle	r2, r5, r1, lsl #18
   1dfec:	ldrbtmi	r4, [r8], #-2069	; 0xfffff7eb
   1dff0:	blx	1d5a00e <npth_sleep@plt+0x1d54326>
   1dff4:	ldrdcc	pc, [ip], -fp
   1dff8:	vhsub.s8	d18, d8, d0
   1dffc:	sbcsvs	r0, sl, r6, asr r4
   1e000:	strmi	pc, [r0], #-704	; 0xfffffd40
   1e004:			; <UNDEFINED> instruction: 0xf7e7e7af
   1e008:	svclt	0x0000e802
   1e00c:	strdeq	r0, [r3], -lr
   1e010:	muleq	r0, ip, r5
   1e014:			; <UNDEFINED> instruction: 0x00030bbc
   1e018:	andeq	ip, r1, r4, lsr r7
   1e01c:	strdeq	ip, [r1], -r4
   1e020:	andeq	ip, r1, lr, lsl r7
   1e024:	andeq	ip, r1, r2, lsr #13
   1e028:	ldrdeq	r0, [r0], -r4
   1e02c:			; <UNDEFINED> instruction: 0xfffff663
   1e030:			; <UNDEFINED> instruction: 0xfffff467
   1e034:	andeq	r0, r3, r6, lsr #21
   1e038:	andeq	ip, r1, r4, asr #7
   1e03c:	andeq	ip, r1, ip, lsr #7
   1e040:	andeq	ip, r1, r8, lsl #7
   1e044:	andeq	ip, r1, r6, ror r3
   1e048:	ldrbmi	lr, [r0, sp, lsr #18]!
   1e04c:	ldcmi	6, cr4, [lr], #-88	; 0xffffffa8
   1e050:	cfstr32vs	mvfx15, [r3, #692]	; 0x2b4
   1e054:			; <UNDEFINED> instruction: 0x460d4a3d
   1e058:			; <UNDEFINED> instruction: 0x4698447c
   1e05c:			; <UNDEFINED> instruction: 0xf8df4607
   1e060:	stmiapl	r2!, {r4, r5, r6, r7, ip, pc}
   1e064:	ldmdavs	r2, {r0, r3, r4, r5, r6, r7, sl, lr}
   1e068:	ldrcs	pc, [r4], #-2253	; 0xfffff733
   1e06c:	andeq	pc, r0, #79	; 0x4f
   1e070:	eorsvs	r2, r2, r0, lsl #4
   1e074:	mrc2	7, 5, pc, cr12, cr14, {7}
   1e078:	cmnlt	r8, r4, lsl #12
   1e07c:	blmi	cf0958 <npth_sleep@plt+0xceac70>
   1e080:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1e084:			; <UNDEFINED> instruction: 0xf8dd681a
   1e088:	subsmi	r3, sl, r4, lsl r4
   1e08c:			; <UNDEFINED> instruction: 0x4620d159
   1e090:	cfstr32vs	mvfx15, [r3, #52]	; 0x34
   1e094:			; <UNDEFINED> instruction: 0x87f0e8bd
   1e098:	beq	65a4d4 <npth_sleep@plt+0x6547ec>
   1e09c:	orrvs	pc, r0, pc, asr #8
   1e0a0:			; <UNDEFINED> instruction: 0xf00a4650
   1e0a4:			; <UNDEFINED> instruction: 0x462bf9bf
   1e0a8:	vstrge	s8, [sl, #-172]	; 0xffffff54
   1e0ac:	mvncc	pc, r0, asr #4
   1e0b0:			; <UNDEFINED> instruction: 0x4628447a
   1e0b4:	bl	ff15c058 <npth_sleep@plt+0xff156370>
   1e0b8:	bmi	a384a0 <npth_sleep@plt+0xa327b8>
   1e0bc:	ldrbmi	r4, [r3], -r9, lsr #12
   1e0c0:			; <UNDEFINED> instruction: 0xf8596880
   1e0c4:	stmib	sp, {r1, sp}^
   1e0c8:	stmib	sp, {r1, sl, lr}^
   1e0cc:			; <UNDEFINED> instruction: 0xf7e74400
   1e0d0:	strmi	lr, [r4], -r2, lsl #18
   1e0d4:			; <UNDEFINED> instruction: 0x4641b9b8
   1e0d8:			; <UNDEFINED> instruction: 0xf00a4650
   1e0dc:	ldmvs	fp!, {r0, r1, r5, r6, r9, fp, ip, sp, lr, pc}^
   1e0e0:	ldrsbtvs	r6, [r0], -r9
   1e0e4:	stmdbcs	r1, {r3, r4, r5, r6, r7, r8, ip, sp, pc}
   1e0e8:	andcs	sp, r0, #-2147483648	; 0x80000000
   1e0ec:			; <UNDEFINED> instruction: 0xe7c560da
   1e0f0:	ldrtcs	r4, [pc], #-2075	; 1e0f8 <npth_sleep@plt+0x18410>
   1e0f4:	strmi	pc, [r0], #-704	; 0xfffffd40
   1e0f8:			; <UNDEFINED> instruction: 0xf0054478
   1e0fc:	ldmvs	fp!, {r0, r1, r2, r3, r5, r6, r7, r9, fp, ip, sp, lr, pc}^
   1e100:	sbcsvs	r2, sl, r0, lsl #4
   1e104:	stmdbge	r5, {r1, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}
   1e108:			; <UNDEFINED> instruction: 0xf00a4650
   1e10c:			; <UNDEFINED> instruction: 0xf7e6fa4b
   1e110:	ldmvs	fp!, {r1, r3, r4, r5, r8, r9, sl, fp, sp, lr, pc}^
   1e114:	stmdbcs	r1, {r0, r3, r4, r6, r7, fp, sp, lr}
   1e118:	ldmdami	r2, {r0, r1, r2, r5, r6, r7, ip, lr, pc}
   1e11c:			; <UNDEFINED> instruction: 0xf0054478
   1e120:	ldmvs	fp!, {r0, r2, r3, r4, r6, r7, r9, fp, ip, sp, lr, pc}^
   1e124:	stmdbcs	r1, {r0, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   1e128:	stmdami	pc, {r2, ip, lr, pc}	; <UNPREDICTABLE>
   1e12c:			; <UNDEFINED> instruction: 0xf0054478
   1e130:	ldmvs	fp!, {r0, r2, r4, r6, r7, r9, fp, ip, sp, lr, pc}^
   1e134:	vhsub.s8	d18, d8, d0
   1e138:	sbcsvs	r0, sl, r6, asr r4
   1e13c:	strmi	pc, [r0], #-704	; 0xfffffd40
   1e140:			; <UNDEFINED> instruction: 0xf7e6e79c
   1e144:	svclt	0x0000ef64
   1e148:			; <UNDEFINED> instruction: 0x000309b8
   1e14c:	muleq	r0, ip, r5
   1e150:	andeq	r0, r3, ip, lsr #19
   1e154:	muleq	r3, r0, r9
   1e158:	andeq	ip, r1, r8, lsl #10
   1e15c:	ldrdeq	r0, [r0], -r4
   1e160:	andeq	ip, r1, ip, ror #4
   1e164:	andeq	ip, r1, r8, asr #4
   1e168:	andeq	ip, r1, r8, lsr r2
   1e16c:	mvnsmi	lr, #737280	; 0xb4000
   1e170:	bmi	136f9d0 <npth_sleep@plt+0x1369ce8>
   1e174:	lfmmi	f7, 1, [ip, #-692]	; 0xfffffd4c
   1e178:	strmi	r4, [sp], -ip, asr #22
   1e17c:			; <UNDEFINED> instruction: 0x4607447a
   1e180:	ldrdhi	pc, [ip, -pc]!	; <UNPREDICTABLE>
   1e184:	ldrbtmi	r5, [r8], #2259	; 0x8d3
   1e188:			; <UNDEFINED> instruction: 0xf8cd681b
   1e18c:			; <UNDEFINED> instruction: 0xf04f3414
   1e190:	movwcs	r0, #768	; 0x300
   1e194:			; <UNDEFINED> instruction: 0xf7fe6033
   1e198:	strmi	pc, [r4], -fp, lsr #28
   1e19c:	bmi	118a744 <npth_sleep@plt+0x1184a5c>
   1e1a0:	ldrbtmi	r4, [sl], #-2882	; 0xfffff4be
   1e1a4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1e1a8:	ldrcc	pc, [r4], #-2269	; 0xfffff723
   1e1ac:	cmnle	r8, sl, asr r0
   1e1b0:	vmax.s8	d4, d13, d16
   1e1b4:	pop	{r2, r3, r4, r8, sl, fp, lr}
   1e1b8:			; <UNDEFINED> instruction: 0xf10d83f0
   1e1bc:	vst2.8	{d16,d18}, [pc :64], r8
   1e1c0:	strbmi	r6, [r8], -r0, lsl #3
   1e1c4:			; <UNDEFINED> instruction: 0xf92ef00a
   1e1c8:	bmi	eefa7c <npth_sleep@plt+0xee9d94>
   1e1cc:	vadd.f32	d26, d0, d10
   1e1d0:	ldrbtmi	r3, [sl], #-490	; 0xfffffe16
   1e1d4:			; <UNDEFINED> instruction: 0xf7e74628
   1e1d8:	ldmvs	r8!, {r2, r4, r5, r8, r9, fp, sp, lr, pc}^
   1e1dc:			; <UNDEFINED> instruction: 0x46294a37
   1e1e0:	stmvs	r0, {r0, r1, r3, r6, r9, sl, lr}
   1e1e4:	andcs	pc, r2, r8, asr r8	; <UNPREDICTABLE>
   1e1e8:	strmi	lr, [r2], #-2509	; 0xfffff633
   1e1ec:	strmi	lr, [r0], #-2509	; 0xfffff633
   1e1f0:	ldmda	r0!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1e1f4:	bllt	2fa0c <npth_sleep@plt+0x29d24>
   1e1f8:	strbmi	sl, [r8], -r5, lsl #26
   1e1fc:			; <UNDEFINED> instruction: 0xf00a4629
   1e200:	ldrsbtvs	pc, [r0], -r1	; <UNPREDICTABLE>
   1e204:	stmdavs	r9!, {r3, r6, r8, r9, ip, sp, pc}
   1e208:	strtmi	r4, [r2], -r3, lsr #12
   1e20c:	stc	7, cr15, [lr, #-924]!	; 0xfffffc64
   1e210:	stmdacs	r0, {r0, r2, r9, sl, lr}
   1e214:	ldmvs	fp!, {r1, r4, r5, ip, lr, pc}^
   1e218:	stmdbcs	r1, {r0, r3, r4, r6, r7, fp, sp, lr}
   1e21c:	andcs	sp, r0, #-2147483648	; 0x80000000
   1e220:	sbfx	r6, sl, #1, #29
   1e224:	ldrtcs	r4, [pc], #-2086	; 1e22c <npth_sleep@plt+0x18544>
   1e228:	strmi	pc, [r0], #-704	; 0xfffffd40
   1e22c:			; <UNDEFINED> instruction: 0xf0054478
   1e230:	ldmvs	fp!, {r0, r2, r4, r6, r9, fp, ip, sp, lr, pc}^
   1e234:	sbcsvs	r2, sl, r0, lsl #4
   1e238:	stmdbge	r5, {r0, r4, r5, r7, r8, r9, sl, sp, lr, pc}
   1e23c:			; <UNDEFINED> instruction: 0xf00a4648
   1e240:			; <UNDEFINED> instruction: 0xf7e6f9b1
   1e244:	ldmvs	fp!, {r5, r7, r9, sl, fp, sp, lr, pc}^
   1e248:	stmdbcs	r1, {r0, r3, r4, r6, r7, fp, sp, lr}
   1e24c:	ldmdami	sp, {r0, r1, r2, r5, r6, r7, ip, lr, pc}
   1e250:			; <UNDEFINED> instruction: 0xf0054478
   1e254:	ldmvs	fp!, {r0, r1, r6, r9, fp, ip, sp, lr, pc}^
   1e258:	ldmvs	fp!, {r0, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
   1e25c:	stmdbcs	r1, {r0, r3, r4, r6, r7, fp, sp, lr}
   1e260:	andcs	sp, r0, #-2147483647	; 0x80000001
   1e264:	ldrbeq	pc, [r6], #-584	; 0xfffffdb8	; <UNPREDICTABLE>
   1e268:	vshr.s64	q11, q5, #64
   1e26c:	ldr	r4, [r6, r0, lsl #8]
   1e270:	ldrbtmi	r4, [r8], #-2069	; 0xfffff7eb
   1e274:	blx	cda290 <npth_sleep@plt+0xcd45a8>
   1e278:	udf	#9867	; 0x268b
   1e27c:			; <UNDEFINED> instruction: 0xf7e66830
   1e280:	ldmvs	fp!, {r1, r7, r9, sl, fp, sp, lr, pc}^
   1e284:	ldmvs	r9, {r0, r2, r4, r5, sp, lr}^
   1e288:	andle	r2, r4, r1, lsl #18
   1e28c:	ldrbtmi	r4, [r8], #-2063	; 0xfffff7f1
   1e290:	blx	95a2ac <npth_sleep@plt+0x9545c4>
   1e294:	andcs	r6, r0, #16449536	; 0xfb0000
   1e298:	sbcsvs	r2, sl, r7, lsr r4
   1e29c:	strmi	pc, [r0], #-704	; 0xfffffd40
   1e2a0:			; <UNDEFINED> instruction: 0xf7e6e77d
   1e2a4:	svclt	0x0000eeb4
   1e2a8:	muleq	r3, r4, r8
   1e2ac:	muleq	r0, ip, r5
   1e2b0:	andeq	r0, r3, sl, lsl #17
   1e2b4:	andeq	r0, r3, lr, ror #16
   1e2b8:	strdeq	ip, [r1], -r2
   1e2bc:	ldrdeq	r0, [r0], -r4
   1e2c0:	andeq	ip, r1, r8, lsr r1
   1e2c4:	andeq	ip, r1, r4, lsl r1
   1e2c8:	strdeq	ip, [r1], -r2
   1e2cc:	ldrdeq	ip, [r1], -r6
   1e2d0:	push	{r0, r4, r5, r9, fp, lr}
   1e2d4:			; <UNDEFINED> instruction: 0x461e47f0
   1e2d8:	ldrbtmi	r4, [sl], #-2864	; 0xfffff4d0
   1e2dc:	cfstr32vs	mvfx15, [r4, #692]	; 0x2b4
   1e2e0:	strmi	r4, [r5], -sl, lsl #13
   1e2e4:			; <UNDEFINED> instruction: 0xf8dd58d3
   1e2e8:			; <UNDEFINED> instruction: 0xf8dd7440
   1e2ec:	ldmdavs	fp, {r3, r6, sl, ip, pc}
   1e2f0:	ldrcc	pc, [ip], #-2253	; 0xfffff733
   1e2f4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1e2f8:	strbhi	pc, [ip], #-2269	; 0xfffff723	; <UNPREDICTABLE>
   1e2fc:	ldc2l	7, cr15, [r8, #-1016]!	; 0xfffffc08
   1e300:	stmdacs	r0, {r2, r9, sl, lr}
   1e304:			; <UNDEFINED> instruction: 0xf1bad135
   1e308:	cmple	r0, r0, lsl #30
   1e30c:	ldrbtmi	r4, [fp], #-2852	; 0xfffff4dc
   1e310:	cfmadd32ge	mvax0, mvfx9, mvfx12, mvfx0
   1e314:	vpmax.s8	d20, d0, d19
   1e318:	ldrtmi	r3, [r0], -sl, ror #3
   1e31c:	ldrbtmi	sl, [sl], #-3077	; 0xfffff3fb
   1e320:	b	fe3dc2c4 <npth_sleep@plt+0xfe3d65dc>
   1e324:	ldrtmi	r6, [r1], -r8, ror #17
   1e328:			; <UNDEFINED> instruction: 0xf8dd4a1f
   1e32c:	movwcs	r6, #1092	; 0x444
   1e330:	ldrbtmi	r6, [sl], #-2176	; 0xfffff780
   1e334:	stmib	sp, {r0, sl, ip, pc}^
   1e338:	andls	r3, r0, #134217728	; 0x8000000
   1e33c:	stmib	sp, {r1, r3, r4, r9, sl, lr}^
   1e340:	stmib	sp, {r3, r8, r9, ip, sp}^
   1e344:			; <UNDEFINED> instruction: 0xf8cd0905
   1e348:	smladls	sl, ip, r0, r8
   1e34c:			; <UNDEFINED> instruction: 0xf7e6960b
   1e350:	stmiavs	fp!, {r1, r6, r7, r8, r9, sl, fp, sp, lr, pc}^
   1e354:	stmdbcs	r1, {r0, r3, r4, r6, r7, fp, sp, lr}
   1e358:	andle	r4, r8, r4, lsl #12
   1e35c:	ldrbtmi	r4, [r8], #-2067	; 0xfffff7ed
   1e360:			; <UNDEFINED> instruction: 0xf9bcf005
   1e364:	ldmdblt	r4, {r0, r1, r3, r5, r6, r7, fp, sp, lr}
   1e368:	vmvn.i32	d18, #983040	; 0x000f0000
   1e36c:	andcs	r4, r0, #0, 8
   1e370:	bmi	3f66e0 <npth_sleep@plt+0x3f09f8>
   1e374:	ldrbtmi	r4, [sl], #-2825	; 0xfffff4f7
   1e378:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1e37c:	ldrcc	pc, [ip], #-2269	; 0xfffff723
   1e380:	qaddle	r4, sl, r7
   1e384:			; <UNDEFINED> instruction: 0xf50d4620
   1e388:	pop	{r2, r7, r8, sl, fp, sp, lr}
   1e38c:	blmi	280354 <npth_sleep@plt+0x27a66c>
   1e390:			; <UNDEFINED> instruction: 0xe7bd447b
   1e394:	cdp	7, 3, cr15, cr10, cr6, {7}
   1e398:	andeq	r0, r3, r6, lsr r7
   1e39c:	muleq	r0, ip, r5
   1e3a0:	andeq	r8, r1, sl, lsl #12
   1e3a4:			; <UNDEFINED> instruction: 0x0001c2be
   1e3a8:			; <UNDEFINED> instruction: 0xfffff22f
   1e3ac:	andeq	ip, r1, r6
   1e3b0:	muleq	r3, sl, r6
   1e3b4:	andeq	ip, r1, r0, asr #4
   1e3b8:	mvnsmi	lr, sp, lsr #18
   1e3bc:	bmi	116fc18 <npth_sleep@plt+0x1169f30>
   1e3c0:	cfstr32vs	mvfx15, [r2, #692]	; 0x2b4
   1e3c4:	ldrbtmi	r4, [sl], #-2884	; 0xfffff4bc
   1e3c8:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   1e3cc:	strcc	pc, [ip], #-2253	; 0xfffff733
   1e3d0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1e3d4:	eorvs	r2, fp, r0, lsl #6
   1e3d8:	bcs	3c408 <npth_sleep@plt+0x36720>
   1e3dc:			; <UNDEFINED> instruction: 0x4606d051
   1e3e0:	stmib	sp, {r3, r9, sl, lr}^
   1e3e4:	strmi	r3, [ip], -r5, lsl #6
   1e3e8:	svcge	0x00049307
   1e3ec:			; <UNDEFINED> instruction: 0xf7e76039
   1e3f0:	vtst.8	d30, d16, d0
   1e3f4:			; <UNDEFINED> instruction: 0xf10033e9
   1e3f8:	rsbsvs	r0, r8, r8, lsl #4
   1e3fc:	stmdale	pc!, {r1, r3, r4, r7, r9, lr}	; <UNPREDICTABLE>
   1e400:	mcrrne	9, 3, r4, r2, cr6	; <UNPREDICTABLE>
   1e404:	stmdaeq	r0!, {r0, r2, r3, r8, ip, sp, lr, pc}
   1e408:	mvncc	pc, #64, 4
   1e40c:	stmdbgt	r3, {r0, r3, r4, r5, r6, sl, lr}
   1e410:	andeq	lr, r3, r8, lsl #17
   1e414:	stmdage	sl, {r0, r5, r9, sl, lr}
   1e418:	cdp	7, 11, cr15, cr10, cr6, {7}
   1e41c:			; <UNDEFINED> instruction: 0xf7fe4630
   1e420:	strmi	pc, [r4], -r7, ror #25
   1e424:	ldmvs	r2!, {r3, r4, r5, r6, r7, r8, fp, ip, sp, pc}^
   1e428:	stcmi	6, cr4, [sp], #-12
   1e42c:	ldmvs	r0, {r0, r6, r9, sl, lr}
   1e430:			; <UNDEFINED> instruction: 0x461a447c
   1e434:	strls	r9, [r3, -r2, lsl #8]
   1e438:	movwcc	lr, #2509	; 0x9cd
   1e43c:	svc	0x004af7e6
   1e440:	bllt	42fc58 <npth_sleep@plt+0x429f70>
   1e444:	stmdacs	r0, {r3, r4, r5, r6, r7, fp, sp, lr}
   1e448:	ldmvs	r8!, {r0, r2, r4, r5, r8, ip, lr, pc}
   1e44c:	eorsle	r2, fp, r0, lsl #16
   1e450:	strdvs	r6, [r8], -r3	; <UNPREDICTABLE>
   1e454:	stmdbcs	r1, {r0, r3, r4, r6, r7, fp, sp, lr}
   1e458:	andcs	sp, r0, #36, 2
   1e45c:	ldrd	r6, [r2], -sl
   1e460:	vmls.i<illegal width 8>	d18, d0, d3[0]
   1e464:	bmi	7ef46c <npth_sleep@plt+0x7e9784>
   1e468:	ldrbtmi	r4, [sl], #-2843	; 0xfffff4e5
   1e46c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1e470:	strcc	pc, [ip], #-2269	; 0xfffff723
   1e474:	qsuble	r4, sl, fp
   1e478:			; <UNDEFINED> instruction: 0xf50d4620
   1e47c:	pop	{r1, r7, r8, sl, fp, sp, lr}
   1e480:	ldrtcs	r8, [r7], #-496	; 0xfffffe10
   1e484:	strmi	pc, [r0], #-704	; 0xfffffd40
   1e488:	ldmvs	r8!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   1e48c:	ldcl	7, cr15, [sl, #-920]!	; 0xfffffc68
   1e490:	ldmvs	r9, {r0, r1, r4, r5, r6, r7, fp, sp, lr}^
   1e494:	rscle	r2, r0, r1, lsl #18
   1e498:	ldrbtmi	r4, [r8], #-2067	; 0xfffff7ed
   1e49c:			; <UNDEFINED> instruction: 0xf91ef005
   1e4a0:			; <UNDEFINED> instruction: 0xe7da68f3
   1e4a4:	ldrtcs	r4, [pc], #-2065	; 1e4ac <npth_sleep@plt+0x187c4>
   1e4a8:	strmi	pc, [r0], #-704	; 0xfffffd40
   1e4ac:			; <UNDEFINED> instruction: 0xf0054478
   1e4b0:	ldmvs	r3!, {r0, r2, r4, r8, fp, ip, sp, lr, pc}^
   1e4b4:			; <UNDEFINED> instruction: 0xf7e6e7d1
   1e4b8:	stmdacs	r0, {r1, r2, r3, r4, r5, r6, r9, sl, fp, sp, lr, pc}
   1e4bc:	addlt	sp, r4, #197	; 0xc5
   1e4c0:			; <UNDEFINED> instruction: 0xf04468b8
   1e4c4:	strb	r6, [r1, r0, lsl #9]!
   1e4c8:	vmvn.i32	d18, #655360	; 0x000a0000
   1e4cc:	ldrb	r4, [sp, r0, lsl #8]
   1e4d0:	ldc	7, cr15, [ip, #920]	; 0x398
   1e4d4:	andeq	r0, r3, sl, asr #12
   1e4d8:	muleq	r0, ip, r5
   1e4dc:	andeq	ip, r1, r0, ror #3
   1e4e0:			; <UNDEFINED> instruction: 0xfffff2dd
   1e4e4:	andeq	r0, r3, r6, lsr #11
   1e4e8:	andeq	fp, r1, sl, asr #29
   1e4ec:			; <UNDEFINED> instruction: 0x0001beb8
   1e4f0:	ldrsbgt	pc, [r4], #143	; 0x8f	; <UNPREDICTABLE>
   1e4f4:	mvnsmi	lr, sp, lsr #18
   1e4f8:			; <UNDEFINED> instruction: 0x460544fc
   1e4fc:	ldm	ip!, {r1, r2, r3, r9, sl, lr}
   1e500:			; <UNDEFINED> instruction: 0xf5ad000f
   1e504:	svcmi	0x00316d81
   1e508:	ldmdaeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}
   1e50c:			; <UNDEFINED> instruction: 0xf04f4c30
   1e510:	ldrbtmi	r0, [pc], #-3584	; 1e518 <npth_sleep@plt+0x18830>
   1e514:	ldrdgt	pc, [r0], -ip
   1e518:	svcge	0x0004593c
   1e51c:			; <UNDEFINED> instruction: 0xf8cd6824
   1e520:			; <UNDEFINED> instruction: 0xf04f4404
   1e524:	strbmi	r0, [r4], -r0, lsl #8
   1e528:	strtmi	ip, [r8], -pc, lsl #8
   1e52c:	andgt	pc, r0, r4, lsr #17
   1e530:	and	pc, r0, r6, asr #17
   1e534:	and	pc, r0, r7, asr #17
   1e538:	and	pc, r4, r7, asr #17
   1e53c:	mrrc2	7, 15, pc, r8, cr14	; <UNPREDICTABLE>
   1e540:	cmnlt	r8, r4, lsl #12
   1e544:	blmi	8b0dd8 <npth_sleep@plt+0x8ab0f0>
   1e548:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1e54c:			; <UNDEFINED> instruction: 0xf8dd681a
   1e550:	subsmi	r3, sl, r4, lsl #8
   1e554:			; <UNDEFINED> instruction: 0x4620d136
   1e558:	cfstr32vs	mvfx15, [r1, #52]	; 0x34
   1e55c:	ldrhhi	lr, [r0, #141]!	; 0x8d
   1e560:	strmi	r6, [r3], -sl, ror #17
   1e564:			; <UNDEFINED> instruction: 0x46414c1c
   1e568:	ldrbtmi	r6, [ip], #-2192	; 0xfffff770
   1e56c:	strls	r4, [r2], #-1562	; 0xfffff9e6
   1e570:	stmib	sp, {r0, r1, r8, r9, sl, ip, pc}^
   1e574:			; <UNDEFINED> instruction: 0xf7e63300
   1e578:	strmi	lr, [r4], -lr, lsr #29
   1e57c:	ldmib	r7, {r4, r6, r8, fp, ip, sp, pc}^
   1e580:	stmiblt	r3!, {ip, sp}
   1e584:	eorsvs	r6, r0, fp, ror #17
   1e588:	stmdbcs	r1, {r0, r3, r4, r6, r7, fp, sp, lr}
   1e58c:	andcs	sp, r0, #1073741828	; 0x40000004
   1e590:			; <UNDEFINED> instruction: 0xe7d760da
   1e594:			; <UNDEFINED> instruction: 0xf0016878
   1e598:	stmiavs	fp!, {r0, r1, r2, r3, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}^
   1e59c:	stmdbcs	r1, {r0, r3, r4, r6, r7, fp, sp, lr}
   1e5a0:	stmdami	lr, {r0, r2, r4, r5, r6, r7, ip, lr, pc}
   1e5a4:			; <UNDEFINED> instruction: 0xf0054478
   1e5a8:	stmiavs	fp!, {r0, r3, r4, r7, fp, ip, sp, lr, pc}^
   1e5ac:	ldrmi	lr, [ip], -pc, ror #15
   1e5b0:	stmdami	fp, {r0, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   1e5b4:	vmvn.i32	d18, #983040	; 0x000f0000
   1e5b8:	ldrbtmi	r4, [r8], #-1024	; 0xfffffc00
   1e5bc:			; <UNDEFINED> instruction: 0xf88ef005
   1e5c0:	strb	r6, [r4, fp, ror #17]!
   1e5c4:	stc	7, cr15, [r2, #-920]!	; 0xfffffc68
   1e5c8:	andeq	ip, r1, r0, lsl #2
   1e5cc:	strdeq	r0, [r3], -lr
   1e5d0:	muleq	r0, ip, r5
   1e5d4:	andeq	r0, r3, r8, asr #9
   1e5d8:			; <UNDEFINED> instruction: 0xfffff04b
   1e5dc:	andeq	fp, r1, r0, asr #27
   1e5e0:	andeq	fp, r1, sl, lsr #27
   1e5e4:	mvnsmi	lr, #737280	; 0xb4000
   1e5e8:	ldrmi	fp, [r8], pc, lsl #1
   1e5ec:	andls	r4, r5, #52224	; 0xcc00
   1e5f0:	bmi	cefe34 <npth_sleep@plt+0xcea14c>
   1e5f4:			; <UNDEFINED> instruction: 0xf8dd4605
   1e5f8:	ldrbtmi	r9, [sl], #-20	; 0xffffffec
   1e5fc:	ldmpl	r3, {r1, r2, r4, r9, sl, fp, ip, pc}^
   1e600:	movwls	r6, #55323	; 0xd81b
   1e604:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1e608:	blx	ffcdc60a <npth_sleep@plt+0xffcd6922>
   1e60c:	cmplt	r8, r4, lsl #12
   1e610:	blmi	ab0ec8 <npth_sleep@plt+0xaab1e0>
   1e614:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1e618:	blls	378688 <npth_sleep@plt+0x3729a0>
   1e61c:	qdaddle	r4, sl, sl
   1e620:	andlt	r4, pc, r0, lsr #12
   1e624:	mvnshi	lr, #12386304	; 0xbd0000
   1e628:	smlattcs	r4, fp, r8, r6
   1e62c:	andsls	pc, ip, sp, asr #17
   1e630:	stmib	sp, {r3, r4, r7, fp, sp, lr}^
   1e634:	stmib	sp, {r3, sl, pc}^
   1e638:	strls	r6, [ip], #-1034	; 0xfffffbf6
   1e63c:			; <UNDEFINED> instruction: 0xf7e69006
   1e640:	stmiavs	fp!, {r1, r4, r5, r9, sl, fp, sp, lr, pc}^
   1e644:	tstcs	r4, r1, lsl #4
   1e648:	ldrbtmi	r4, [ip], #-3103	; 0xfffff3e1
   1e64c:	ldmvs	r8, {r7, r9, sl, lr}
   1e650:	stmib	r6!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1e654:	bmi	7789fc <npth_sleep@plt+0x772d14>
   1e658:			; <UNDEFINED> instruction: 0x46334639
   1e65c:	ldrbtmi	r6, [sl], #-2176	; 0xfffff780
   1e660:	bge	1c2e68 <npth_sleep@plt+0x1bd180>
   1e664:	bmi	6c2e70 <npth_sleep@plt+0x6bd188>
   1e668:	strmi	lr, [r2], -sp, asr #19
   1e66c:			; <UNDEFINED> instruction: 0xf7e6447a
   1e670:	stmiavs	fp!, {r1, r4, r5, r9, sl, fp, sp, lr, pc}^
   1e674:	strbmi	r2, [r2], -r4, lsl #2
   1e678:	ldmvs	r8, {r2, r9, sl, lr}
   1e67c:	ldmib	r0, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1e680:	ldmvs	r9, {r0, r1, r3, r5, r6, r7, fp, sp, lr}^
   1e684:	stmdbcs	r1, {r2, r3, r4, r5, r6, r8, fp, ip, sp, pc}
   1e688:	andcs	sp, r0, #-2147483648	; 0x80000000
   1e68c:	sbfx	r6, sl, #1, #32
   1e690:	ldrtcs	r4, [pc], #-2064	; 1e698 <npth_sleep@plt+0x189b0>
   1e694:	strmi	pc, [r0], #-704	; 0xfffffd40
   1e698:			; <UNDEFINED> instruction: 0xf0054478
   1e69c:	stmiavs	fp!, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}^
   1e6a0:	sbcsvs	r2, sl, r0, lsl #4
   1e6a4:	stmdbcs	r1, {r2, r4, r5, r7, r8, r9, sl, sp, lr, pc}
   1e6a8:	stmdami	fp, {r0, r1, r2, r3, r5, r6, r7, ip, lr, pc}
   1e6ac:			; <UNDEFINED> instruction: 0xf0054478
   1e6b0:	stmiavs	fp!, {r0, r2, r4, fp, ip, sp, lr, pc}^
   1e6b4:			; <UNDEFINED> instruction: 0xf7e6e7e9
   1e6b8:	svclt	0x0000ecaa
   1e6bc:	muleq	r0, ip, r5
   1e6c0:	andeq	r0, r3, r6, lsl r4
   1e6c4:	strdeq	r0, [r3], -ip
   1e6c8:			; <UNDEFINED> instruction: 0xffffefff
   1e6cc:			; <UNDEFINED> instruction: 0xffffed43
   1e6d0:			; <UNDEFINED> instruction: 0xffffed29
   1e6d4:	andeq	fp, r1, ip, asr #25
   1e6d8:			; <UNDEFINED> instruction: 0x0001bcb8
   1e6dc:	ldrbtmi	r4, [fp], #-2825	; 0xfffff4f7
   1e6e0:	ldrsblt	r6, [r0, #-152]!	; 0xffffff68
   1e6e4:	addlt	fp, r5, r0, lsl #10
   1e6e8:	movwcs	r4, #2311	; 0x907
   1e6ec:	stmib	sp, {r1, r3, r4, r9, sl, lr}^
   1e6f0:	ldrbtmi	r3, [r9], #-770	; 0xfffffcfe
   1e6f4:	movwcc	lr, #2509	; 0x9cd
   1e6f8:	stcl	7, cr15, [ip, #920]!	; 0x398
   1e6fc:			; <UNDEFINED> instruction: 0xf85db005
   1e700:	ldrbmi	pc, [r0, -r4, lsl #22]!	; <UNPREDICTABLE>
   1e704:	andeq	r1, r3, r2, asr #32
   1e708:	andeq	fp, r1, sl, lsl pc
   1e70c:			; <UNDEFINED> instruction: 0x460db570
   1e710:	addlt	r4, r6, r4, lsr r9
   1e714:	ldrbtmi	r4, [r9], #-2612	; 0xfffff5cc
   1e718:	stmpl	sl, {r0, r1, r6, fp, sp, lr}
   1e71c:	andls	r6, r5, #1179648	; 0x120000
   1e720:	andeq	pc, r0, #79	; 0x4f
   1e724:	bmi	c8ac58 <npth_sleep@plt+0xc84f70>
   1e728:	ldrbtmi	r4, [sl], #-2863	; 0xfffff4d1
   1e72c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1e730:	subsmi	r9, sl, r5, lsl #22
   1e734:	andlt	sp, r6, ip, asr #2
   1e738:	bmi	b8dd00 <npth_sleep@plt+0xb88018>
   1e73c:	movwls	r4, #9732	; 0x2604
   1e740:	blmi	b2f930 <npth_sleep@plt+0xb29c48>
   1e744:	andcs	lr, r0, #3358720	; 0x334000
   1e748:	ldrbtmi	r4, [fp], #-2347	; 0xfffff6d5
   1e74c:	stmdavs	r0, {r0, r1, r3, r5, r9, fp, lr}
   1e750:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
   1e754:			; <UNDEFINED> instruction: 0xf954f7ee
   1e758:	stmdacs	r0, {r5, r6, sp, lr}
   1e75c:	strtmi	sp, [r8], -r3, ror #3
   1e760:	stmdbge	r4, {r1, r3, r9, sp}
   1e764:	b	ff5dc704 <npth_sleep@plt+0xff5d6a1c>
   1e768:	ldmdavc	r3, {r2, r9, fp, ip, pc}
   1e76c:	svclt	0x00182b09
   1e770:	strmi	r2, [r5], -r0, lsr #22
   1e774:	andcc	sp, r1, #-2147483647	; 0x80000001
   1e778:	ldmdavc	r3, {r2, r9, ip, pc}
   1e77c:	svclt	0x00182b09
   1e780:	rscsle	r2, r8, r0, lsr #22
   1e784:	ldmdblt	fp, {r0, r4, r9, sl, lr}
   1e788:			; <UNDEFINED> instruction: 0xf811e008
   1e78c:	tstlt	fp, r1, lsl #30
   1e790:	svclt	0x00182b20
   1e794:	mvnsle	r2, r9, lsl #22
   1e798:	smlabble	r4, sl, r2, r4
   1e79c:	vqdmlal.s<illegal width 8>	q9, d0, d0[3]
   1e7a0:	rsbvs	r4, r3, r0, lsl #6
   1e7a4:	movwcs	lr, #1983	; 0x7bf
   1e7a8:	stmdals	r4, {r0, r1, r3, ip, sp, lr}
   1e7ac:	cdp	7, 11, cr15, cr0, cr6, {7}
   1e7b0:	andcs	r4, r1, r1, lsl #12
   1e7b4:			; <UNDEFINED> instruction: 0xf7e63110
   1e7b8:	strmi	lr, [r6], -r8, lsl #31
   1e7bc:	subvs	fp, r5, r0, asr r1
   1e7c0:	stmdbls	r4, {r2, r3, ip, sp}
   1e7c4:	ldc	7, cr15, [r8, #-920]!	; 0xfffffc68
   1e7c8:	adcvs	r6, r6, r3, lsr #17
   1e7cc:			; <UNDEFINED> instruction: 0xe7aa6033
   1e7d0:	ldc	7, cr15, [ip], {230}	; 0xe6
   1e7d4:	cdp	7, 13, cr15, cr4, cr6, {7}
   1e7d8:	vaddw.s8	<illegal reg q13.5>, q0, d8
   1e7dc:	rsbvs	r4, r0, r0
   1e7e0:	svclt	0x0000e7a1
   1e7e4:	strdeq	r0, [r3], -sl
   1e7e8:	muleq	r0, ip, r5
   1e7ec:	andeq	r0, r3, r6, ror #5
   1e7f0:	andeq	r4, r1, r0, ror #8
   1e7f4:	andeq	lr, r1, r2, ror #28
   1e7f8:	andeq	r4, r1, r8, ror #25
   1e7fc:	ldrdeq	fp, [r1], -r2
   1e800:	addlt	fp, r4, r0, ror r5
   1e804:	blge	b1d14 <npth_sleep@plt+0xac02c>
   1e808:	ldrmi	r4, [r6], -r2, asr #24
   1e80c:	bge	6fa08 <npth_sleep@plt+0x69d20>
   1e810:	strmi	r5, [sp], -ip, lsr #18
   1e814:	strls	r6, [r3], #-2084	; 0xfffff7dc
   1e818:	streq	pc, [r0], #-79	; 0xffffffb1
   1e81c:	ldc2	7, cr15, [r4], {255}	; 0xff
   1e820:	ldrbtmi	r4, [fp], #-2877	; 0xfffff4c3
   1e824:	eorle	r2, pc, r0, lsl #16
   1e828:	strmi	fp, [r4], -r2, lsl #5
   1e82c:	andsle	r2, r8, fp, lsl sl
   1e830:	andsle	r2, r6, r6, ror sl
   1e834:	suble	r2, pc, r0, lsl #26
   1e838:	ldm	r4, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1e83c:			; <UNDEFINED> instruction: 0x46294b37
   1e840:			; <UNDEFINED> instruction: 0x4602447b
   1e844:	ldrbtmi	r4, [r8], #-2102	; 0xfffff7ca
   1e848:			; <UNDEFINED> instruction: 0xff16f004
   1e84c:	blmi	c71128 <npth_sleep@plt+0xc6b440>
   1e850:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1e854:	blls	f88c4 <npth_sleep@plt+0xf2bdc>
   1e858:	cmple	r6, sl, asr r0
   1e85c:	andlt	r4, r4, r0, lsr #12
   1e860:	bmi	c8de28 <npth_sleep@plt+0xc88140>
   1e864:	ldmdavs	fp, {r0, r1, r3, r4, r7, fp, ip, lr}^
   1e868:	stfcsd	f3, [r0, #-396]	; 0xfffffe74
   1e86c:	strtmi	sp, [r0], -r0, asr #32
   1e870:	ldm	r8!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1e874:	strtmi	r4, [r9], -sp, lsr #22
   1e878:			; <UNDEFINED> instruction: 0x4602447b
   1e87c:	ldrbtmi	r4, [r8], #-2092	; 0xfffff7d4
   1e880:	cdp2	0, 15, cr15, cr10, cr4, {0}
   1e884:	strb	r2, [r1, r0, lsl #8]!
   1e888:	ldrtmi	r9, [r0], -r2, lsl #20
   1e88c:			; <UNDEFINED> instruction: 0xf7e69901
   1e890:	strmi	lr, [r5], -r8, asr #29
   1e894:	strtmi	r9, [ip], -r1, lsl #16
   1e898:	bl	1d5c838 <npth_sleep@plt+0x1d56b50>
   1e89c:	strtmi	fp, [r8], -r5, asr #2
   1e8a0:	stmia	r0!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1e8a4:	stmdami	r3!, {r0, r9, sl, lr}
   1e8a8:			; <UNDEFINED> instruction: 0xf0044478
   1e8ac:	bfi	pc, r7, (invalid: 30:13)	; <UNPREDICTABLE>
   1e8b0:	strtmi	r4, [r9], -sl, lsr #12
   1e8b4:			; <UNDEFINED> instruction: 0xf7e64630
   1e8b8:			; <UNDEFINED> instruction: 0x4605eeb4
   1e8bc:	stmdacs	r0, {r2, r9, sl, lr}
   1e8c0:	ldmdbmi	sp, {r0, r2, r3, r5, r6, r7, r8, ip, lr, pc}
   1e8c4:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
   1e8c8:	bl	ff15c868 <npth_sleep@plt+0xff156b80>
   1e8cc:	strmi	r4, [r4], -r5, lsl #12
   1e8d0:	mvnle	r2, r0, lsl #16
   1e8d4:	ldr	r2, [r9, r0, lsl #8]!
   1e8d8:	stm	r4, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1e8dc:	ldmdbmi	r8, {r0, r1, r2, r4, r8, r9, fp, lr}
   1e8e0:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   1e8e4:	ldmdami	r7, {r1, r9, sl, lr}
   1e8e8:			; <UNDEFINED> instruction: 0xf0044478
   1e8ec:	str	pc, [sp, r5, asr #29]!
   1e8f0:			; <UNDEFINED> instruction: 0xf7e74620
   1e8f4:	blmi	558adc <npth_sleep@plt+0x552df4>
   1e8f8:	ldrbtmi	r4, [fp], #-2324	; 0xfffff6ec
   1e8fc:			; <UNDEFINED> instruction: 0x46024479
   1e900:	ldrbtmi	r4, [r8], #-2067	; 0xfffff7ed
   1e904:	cdp2	0, 11, cr15, cr8, cr4, {0}
   1e908:			; <UNDEFINED> instruction: 0xf7e6e7bc
   1e90c:	svclt	0x0000eb80
   1e910:	andeq	r0, r3, r4, lsl #4
   1e914:	muleq	r0, ip, r5
   1e918:	andeq	r0, r3, lr, ror #3
   1e91c:	ldrdeq	r8, [r1], -r8	; <UNPREDICTABLE>
   1e920:	andeq	fp, r1, sl, lsl lr
   1e924:	andeq	r0, r3, r0, asr #3
   1e928:	andeq	r0, r0, r4, ror #11
   1e92c:	ldrdeq	fp, [r1], -ip
   1e930:	andeq	fp, r1, r2, ror #27
   1e934:	andeq	fp, r1, ip, lsl #27
   1e938:	andeq	fp, r1, sl, ror #26
   1e93c:	andeq	r8, r1, r8, lsr r0
   1e940:	andeq	r9, r1, r2, asr #1
   1e944:	andeq	fp, r1, r8, ror sp
   1e948:	andeq	fp, r1, sl, asr sp
   1e94c:	andeq	r9, r1, r8, lsr #1
   1e950:	andeq	fp, r1, lr, asr sp
   1e954:	mvnsmi	lr, #737280	; 0xb4000
   1e958:	ldrdhi	pc, [r0], -r0
   1e95c:	svceq	0x0000f1b8
   1e960:	pop	{r0, ip, lr, pc}
   1e964:			; <UNDEFINED> instruction: 0x460483f8
   1e968:			; <UNDEFINED> instruction: 0x46154618
   1e96c:	ldrmi	r4, [lr], -r9, lsl #13
   1e970:	stcl	7, cr15, [lr, #920]	; 0x398
   1e974:	movweq	pc, #53509	; 0xd105	; <UNPREDICTABLE>
   1e978:	andcs	r4, r1, r1, lsl #12
   1e97c:			; <UNDEFINED> instruction: 0xf7e64419
   1e980:	strmi	lr, [r7], -r4, lsr #29
   1e984:			; <UNDEFINED> instruction: 0xf100b1a8
   1e988:	strbmi	r0, [r9], -r8, lsl #6
   1e98c:	ldrmi	r4, [r8], -sl, lsr #12
   1e990:	b	fe55c930 <npth_sleep@plt+0xfe556c48>
   1e994:	stmdbne	r2, {r0, r4, r5, r9, sl, lr}^
   1e998:			; <UNDEFINED> instruction: 0xf800607a
   1e99c:	ldmdavs	fp!, {r0, r2, pc}^
   1e9a0:	rsbsvs	r1, r8, r8, asr ip
   1e9a4:	mcrr	7, 14, pc, r8, cr6	; <UNPREDICTABLE>
   1e9a8:	rsbvs	r6, r7, r3, ror #16
   1e9ac:	pop	{r0, r1, r3, r4, r5, sp, lr}
   1e9b0:			; <UNDEFINED> instruction: 0xf7e683f8
   1e9b4:	smlattlt	r8, r6, sp, lr
   1e9b8:	andmi	pc, r0, r0, asr #5
   1e9bc:	ldrb	r6, [r0, r0, lsr #32]
   1e9c0:	tstlt	r3, r3, asr #16
   1e9c4:	push	{r4, r5, r6, r8, r9, sl, lr}
   1e9c8:	strdlt	r4, [r4], r0
   1e9cc:			; <UNDEFINED> instruction: 0x460c4a3f
   1e9d0:	strmi	r9, [r6], -r2, lsl #6
   1e9d4:	blmi	fafbc4 <npth_sleep@plt+0xfa9edc>
   1e9d8:	andcs	lr, r0, #3358720	; 0x334000
   1e9dc:	ldrbtmi	r4, [fp], #-2365	; 0xfffff6c3
   1e9e0:	stmdavs	r0, {r0, r2, r3, r4, r5, r9, fp, lr}
   1e9e4:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
   1e9e8:			; <UNDEFINED> instruction: 0xf80af7ee
   1e9ec:	stmdacs	r0, {r4, r5, r6, sp, lr}
   1e9f0:	strtmi	sp, [r0], -sp, asr #2
   1e9f4:	stc	7, cr15, [ip, #920]	; 0x398
   1e9f8:	andcs	r4, r1, r1, lsl #12
   1e9fc:			; <UNDEFINED> instruction: 0xf7e63110
   1ea00:	strmi	lr, [r0], r4, ror #28
   1ea04:	subsle	r2, r9, r0, lsl #16
   1ea08:	streq	pc, [ip, -r0, lsl #2]
   1ea0c:	ldrtmi	r4, [r8], -r1, lsr #12
   1ea10:	ldc	7, cr15, [r2], {230}	; 0xe6
   1ea14:	stmdavc	sl, {r0, r3, r4, r5, r9, sl, lr}
   1ea18:	tstcc	r1, ip, lsl #12
   1ea1c:	nopeq	{34}	; 0x22
   1ea20:	ldreq	pc, [r0, #-418]!	; 0xfffffe5e
   1ea24:	vstrcs	d3, [r9, #-260]	; 0xfffffefc
   1ea28:	blcs	18e850 <npth_sleep@plt+0x188b68>
   1ea2c:	adcmi	sp, r7, #3981312	; 0x3cc000
   1ea30:	bcs	164e658 <npth_sleep@plt+0x1648970>
   1ea34:	blne	ffa12b1c <npth_sleep@plt+0xffa0ce34>
   1ea38:			; <UNDEFINED> instruction: 0xd12b2f28
   1ea3c:	svclt	0x00182a20
   1ea40:			; <UNDEFINED> instruction: 0xd1272a09
   1ea44:	movwcs	r4, #1570	; 0x622
   1ea48:	blcc	9ca58 <npth_sleep@plt+0x96d70>
   1ea4c:	blcs	83cbe0 <npth_sleep@plt+0x836ef8>
   1ea50:	blcs	28e6b8 <npth_sleep@plt+0x2889d0>
   1ea54:			; <UNDEFINED> instruction: 0xf812d105
   1ea58:	blcs	26e664 <npth_sleep@plt+0x26897c>
   1ea5c:	blcs	84e6c4 <npth_sleep@plt+0x8489dc>
   1ea60:			; <UNDEFINED> instruction: 0xf8c8d0f9
   1ea64:	ldrmi	r2, [r1], -r8
   1ea68:	ldmdblt	fp, {r0, r1, r4, fp, ip, sp, lr}
   1ea6c:			; <UNDEFINED> instruction: 0xf811e012
   1ea70:	tstlt	fp, r1, lsl #30
   1ea74:	svclt	0x00182b20
   1ea78:	mvnsle	r2, r9, lsl #22
   1ea7c:	andle	r4, r9, sl, lsl #5
   1ea80:	andcs	r6, r0, #11730944	; 0xb30000
   1ea84:	andhi	pc, r8, r6, asr #17
   1ea88:			; <UNDEFINED> instruction: 0xf8c8700a
   1ea8c:	andlt	r3, r4, r0
   1ea90:	ldrhhi	lr, [r0, #141]!	; 0x8d
   1ea94:	movtcs	r4, #50752	; 0xc640
   1ea98:	movwmi	pc, #704	; 0x2c0	; <UNPREDICTABLE>
   1ea9c:	andlt	r6, r4, r3, ror r0
   1eaa0:	ldrhmi	lr, [r0, #141]!	; 0x8d
   1eaa4:	blt	1b5ca44 <npth_sleep@plt+0x1b56d5c>
   1eaa8:	blcs	27cc3c <npth_sleep@plt+0x276f54>
   1eaac:	blcs	84e714 <npth_sleep@plt+0x848a2c>
   1eab0:	movwcs	sp, #4592	; 0x11f0
   1eab4:			; <UNDEFINED> instruction: 0xf8c8460c
   1eab8:	strb	r3, [r3, r4]
   1eabc:	stcl	7, cr15, [r0, #-920]!	; 0xfffffc68
   1eac0:	vaddw.s8	<illegal reg q13.5>, q0, d8
   1eac4:	rsbsvs	r4, r0, r0
   1eac8:	svclt	0x0000e7e1
   1eacc:	andeq	r4, r1, ip, asr #3
   1ead0:	andeq	sl, r1, lr, lsr #30
   1ead4:	andeq	r4, r1, r4, asr sl
   1ead8:	andeq	fp, r1, lr, lsr ip
   1eadc:	svcmi	0x00f0e92d
   1eae0:	stc	6, cr4, [sp, #-88]!	; 0xffffffa8
   1eae4:	strmi	r8, [pc], -r2, lsl #22
   1eae8:			; <UNDEFINED> instruction: 0x21004ab4
   1eaec:			; <UNDEFINED> instruction: 0x46834cb4
   1eaf0:			; <UNDEFINED> instruction: 0xf8df447a
   1eaf4:			; <UNDEFINED> instruction: 0xb09782d0
   1eaf8:	ldrbtmi	r4, [r8], #1148	; 0x47c
   1eafc:	blmi	fecc3714 <npth_sleep@plt+0xfecbda2c>
   1eb00:	cfstrsge	mvf9, [r8], {1}
   1eb04:	ldmpl	r3, {r1, sl, ip, pc}^
   1eb08:	ldmdavs	fp, {r1, r3, r9, fp, sp, pc}
   1eb0c:			; <UNDEFINED> instruction: 0xf04f9315
   1eb10:	blge	35f718 <npth_sleep@plt+0x359a30>
   1eb14:	andne	lr, ip, sp, asr #19
   1eb18:	mrsls	r9, (UNDEF: 59)
   1eb1c:	tstls	r8, lr, lsl #2
   1eb20:	tstls	r9, pc, lsl #2
   1eb24:	stmibmi	sl!, {r0, r3, r5, r7, r8, r9, fp, lr}
   1eb28:	andls	r4, sl, fp, ror r4
   1eb2c:			; <UNDEFINED> instruction: 0xf7fe4479
   1eb30:			; <UNDEFINED> instruction: 0x4605ff57
   1eb34:	eorle	r2, lr, r0, lsl #16
   1eb38:			; <UNDEFINED> instruction: 0xf7e64628
   1eb3c:			; <UNDEFINED> instruction: 0x4601ef54
   1eb40:	ldrbtmi	r4, [r8], #-2212	; 0xfffff75c
   1eb44:	cdp2	0, 6, cr15, cr2, cr4, {0}
   1eb48:			; <UNDEFINED> instruction: 0xb12c9c0c
   1eb4c:	stmdavs	r4!, {r5, r9, sl, lr}
   1eb50:	b	65caf0 <npth_sleep@plt+0x656e08>
   1eb54:	mvnsle	r2, r0, lsl #24
   1eb58:			; <UNDEFINED> instruction: 0xb12c9c0f
   1eb5c:	stmdavs	r4!, {r5, r9, sl, lr}
   1eb60:	b	45cb00 <npth_sleep@plt+0x456e18>
   1eb64:	mvnsle	r2, r0, lsl #24
   1eb68:			; <UNDEFINED> instruction: 0xb12c9c09
   1eb6c:	stmdavs	r4!, {r5, r9, sl, lr}
   1eb70:	b	25cb10 <npth_sleep@plt+0x256e28>
   1eb74:	mvnsle	r2, r0, lsl #24
   1eb78:	blmi	fe4f15dc <npth_sleep@plt+0xfe4eb8f4>
   1eb7c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1eb80:	blls	578bf0 <npth_sleep@plt+0x572f08>
   1eb84:			; <UNDEFINED> instruction: 0xf040405a
   1eb88:			; <UNDEFINED> instruction: 0x46288116
   1eb8c:	ldc	0, cr11, [sp], #92	; 0x5c
   1eb90:	pop	{r1, r8, r9, fp, pc}
   1eb94:	stcls	15, cr8, [fp, #-960]	; 0xfffffc40
   1eb98:	bicle	r2, sp, r0, lsl #26
   1eb9c:	stccs	13, cr9, [r0, #-56]	; 0xffffffc8
   1eba0:	stflsd	f5, [r8, #-808]	; 0xfffffcd8
   1eba4:	bicle	r2, r7, r0, lsl #26
   1eba8:	stccs	12, cr9, [r0], {9}
   1ebac:	rscshi	pc, r4, r0
   1ebb0:	eorls	pc, r8, #14614528	; 0xdf0000
   1ebb4:			; <UNDEFINED> instruction: 0x462f46ba
   1ebb8:			; <UNDEFINED> instruction: 0xf10444f9
   1ebbc:	strbmi	r0, [r9], -r8, lsl #10
   1ebc0:			; <UNDEFINED> instruction: 0xf7e64628
   1ebc4:	stmdblt	r0, {r1, r2, r3, r7, fp, sp, lr, pc}
   1ebc8:			; <UNDEFINED> instruction: 0xb1266867
   1ebcc:	strtmi	r6, [r9], -r2, ror #16
   1ebd0:			; <UNDEFINED> instruction: 0xf7e64630
   1ebd4:	stmdavs	r4!, {r2, r3, r5, r7, r8, fp, sp, lr, pc}
   1ebd8:	mvnle	r2, r0, lsl #24
   1ebdc:	smladxls	r5, fp, r6, r4
   1ebe0:	blcs	30544 <npth_sleep@plt+0x2a85c>
   1ebe4:	sbcshi	pc, r8, r0
   1ebe8:			; <UNDEFINED> instruction: 0x4619487d
   1ebec:	ldrsbls	pc, [r4, #143]!	; 0x8f	; <UNPREDICTABLE>
   1ebf0:	beq	1c1ad34 <npth_sleep@plt+0x1c1504c>
   1ebf4:			; <UNDEFINED> instruction: 0x46554478
   1ebf8:	ldc2	0, cr15, [lr, #-16]!
   1ebfc:	ldrbtmi	r4, [r9], #2938	; 0xb7a
   1ec00:	movwcc	r4, #17531	; 0x447b
   1ec04:	stcls	6, cr4, [pc], {154}	; 0x9a
   1ec08:	eor	fp, r6, r4, lsr r9
   1ec0c:	svclt	0x00182e00
   1ec10:	tstle	r4, r0, lsl #30
   1ec14:	movwlt	r6, #18468	; 0x4824
   1ec18:	adcmi	r6, fp, #6488064	; 0x630000
   1ec1c:	blmi	1d1340c <npth_sleep@plt+0x1d0d724>
   1ec20:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   1ec24:	blcs	38d98 <npth_sleep@plt+0x330b0>
   1ec28:			; <UNDEFINED> instruction: 0xf104d0f0
   1ec2c:	strtmi	r0, [sl], -ip, lsl #2
   1ec30:			; <UNDEFINED> instruction: 0xf0044648
   1ec34:	cdpcs	13, 0, cr15, cr0, cr1, {1}
   1ec38:	svccs	0x0000bf18
   1ec3c:			; <UNDEFINED> instruction: 0xf104d0ea
   1ec40:	ldrtmi	r0, [r2], -ip, lsl #2
   1ec44:			; <UNDEFINED> instruction: 0xf7ff4658
   1ec48:	stmdacs	r0, {r0, r1, r3, r4, r6, r7, r8, sl, fp, ip, sp, lr, pc}
   1ec4c:	addshi	pc, ip, r0, asr #32
   1ec50:	adcvs	r2, r3, r1, lsl #6
   1ec54:	stccs	8, cr6, [r0], {36}	; 0x24
   1ec58:			; <UNDEFINED> instruction: 0xf85ad1de
   1ec5c:			; <UNDEFINED> instruction: 0x1c6b5b04
   1ec60:	stflsd	f5, [ip], {209}	; 0xd1
   1ec64:			; <UNDEFINED> instruction: 0xf0002c00
   1ec68:	blmi	183ef00 <npth_sleep@plt+0x1839218>
   1ec6c:			; <UNDEFINED> instruction: 0xf8df4a60
   1ec70:			; <UNDEFINED> instruction: 0xf8589184
   1ec74:	ldrbtmi	r8, [sl], #-3
   1ec78:	ldrbtmi	r4, [r9], #2911	; 0xb5f
   1ec7c:			; <UNDEFINED> instruction: 0xa014f8dd
   1ec80:	bcs	fe45a4a8 <npth_sleep@plt+0xfe4547c0>
   1ec84:	smlsdxls	r5, fp, r4, r4
   1ec88:	bcc	45a4b0 <npth_sleep@plt+0x4547c8>
   1ec8c:	stmdavs	r4!, {r0, r1, sp, lr, pc}
   1ec90:			; <UNDEFINED> instruction: 0xf0002c00
   1ec94:			; <UNDEFINED> instruction: 0xf8d88083
   1ec98:	blcs	2acb0 <npth_sleep@plt+0x24fc8>
   1ec9c:	stmdavs	r1!, {r0, r2, r3, r5, r6, r8, ip, lr, pc}^
   1eca0:	mvnsle	r2, r0, lsl #18
   1eca4:	andeq	pc, ip, #4, 2
   1eca8:	stmiavs	r3!, {r1, r2, r4, r5, r8, ip, sp, pc}
   1ecac:	tstls	r0, r8, asr r6
   1ecb0:	bne	45a518 <npth_sleep@plt+0x454830>
   1ecb4:	cdp2	7, 10, cr15, cr4, cr13, {7}
   1ecb8:			; <UNDEFINED> instruction: 0xf104ad10
   1ecbc:			; <UNDEFINED> instruction: 0xf10d000e
   1ecc0:	ssatmi	r0, #13, r4, asr #28
   1ecc4:	stccc	8, cr15, [r2], {16}
   1ecc8:	svclt	0x009c2b39
   1eccc:			; <UNDEFINED> instruction: 0xf003011b
   1ecd0:	stmdble	r5, {r4, r5, r6, r7, r9}
   1ecd4:	svclt	0x00942b46
   1ecd8:	blcc	15ed9bc <npth_sleep@plt+0x15e7cd4>
   1ecdc:	sbcslt	r0, sl, #-1073741818	; 0xc0000006
   1ece0:	stccc	8, cr15, [r1], {16}
   1ece4:	svclt	0x009c2b39
   1ece8:	sbcslt	r3, fp, #48, 22	; 0xc000
   1ecec:	blcs	11d5104 <npth_sleep@plt+0x11cf41c>
   1ecf0:	blcc	e0eb48 <npth_sleep@plt+0xe08e60>
   1ecf4:	sbcslt	r3, fp, #89088	; 0x15c00
   1ecf8:			; <UNDEFINED> instruction: 0xf80c4413
   1ecfc:	ldrbmi	r3, [r4, #2817]!	; 0xb01
   1ed00:	andeq	pc, r2, r0, lsl #2
   1ed04:	blls	153484 <npth_sleep@plt+0x14d79c>
   1ed08:	strtmi	fp, [r8], -r3, lsr #18
   1ed0c:	mrc2	7, 5, pc, cr0, cr5, {7}
   1ed10:	adcsle	r2, ip, r0, lsl #16
   1ed14:	bge	1f8fa0 <npth_sleep@plt+0x1f32b8>
   1ed18:			; <UNDEFINED> instruction: 0xf7ff4658
   1ed1c:	stmdacs	r0, {r0, r1, r2, r5, r9, fp, ip, sp, lr, pc}
   1ed20:	blls	153220 <npth_sleep@plt+0x14d538>
   1ed24:	stmiavs	r2!, {r3, r5, r9, sl, lr}
   1ed28:	movwls	r4, #1617	; 0x651
   1ed2c:			; <UNDEFINED> instruction: 0xf7f69b07
   1ed30:	strmi	pc, [r7], -r3, ror #17
   1ed34:			; <UNDEFINED> instruction: 0xf7e69807
   1ed38:	stmiblt	r7!, {r1, r2, r5, r8, fp, sp, lr, pc}^
   1ed3c:	ldrdcc	pc, [r4], -r8
   1ed40:	blls	18d9d4 <npth_sleep@plt+0x187cec>
   1ed44:	svclt	0x00182e00
   1ed48:	adcle	r2, r0, r0, lsl #22
   1ed4c:	stmiavs	r7!, {r0, r1, r2, r3, r8, sl, fp, ip, pc}
   1ed50:			; <UNDEFINED> instruction: 0xf105b14d
   1ed54:	ldrtmi	r0, [r9], -ip
   1ed58:	svc	0x00c2f7e5
   1ed5c:	addsle	r2, r6, r0, lsl #16
   1ed60:	stccs	8, cr6, [r0, #-180]	; 0xffffff4c
   1ed64:			; <UNDEFINED> instruction: 0x4639d1f5
   1ed68:			; <UNDEFINED> instruction: 0x46584632
   1ed6c:	stc2l	7, cr15, [r8, #-1020]	; 0xfffffc04
   1ed70:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
   1ed74:	ldrtmi	sp, [sp], -fp, lsl #1
   1ed78:	stmiavs	r1!, {r1, r2, r5, r6, r7, r9, sl, sp, lr, pc}
   1ed7c:	andeq	pc, ip, #4, 2
   1ed80:			; <UNDEFINED> instruction: 0xf0044648
   1ed84:			; <UNDEFINED> instruction: 0xe78afc79
   1ed88:	ldrb	r4, [sp], r5, lsl #12
   1ed8c:	beq	fe45a5f4 <npth_sleep@plt+0xfe45490c>
   1ed90:			; <UNDEFINED> instruction: 0xf00468a1
   1ed94:			; <UNDEFINED> instruction: 0xe7d4fc71
   1ed98:			; <UNDEFINED> instruction: 0xe6d5251b
   1ed9c:	ldrb	r4, [r3], r5, lsr #12
   1eda0:			; <UNDEFINED> instruction: 0xf7e64605
   1eda4:	strmi	lr, [r1], -r0, lsr #28
   1eda8:	ldrbtmi	r4, [r8], #-2068	; 0xfffff7ec
   1edac:	stc2	0, cr15, [lr, #-16]!
   1edb0:	strtmi	lr, [r5], -sl, asr #13
   1edb4:			; <UNDEFINED> instruction: 0xf7e6e6d0
   1edb8:	svclt	0x0000e92a
   1edbc:	andeq	pc, r2, r0, lsr #30
   1edc0:			; <UNDEFINED> instruction: 0xfffffe59
   1edc4:	andeq	pc, r2, r6, lsl pc	; <UNPREDICTABLE>
   1edc8:	muleq	r0, ip, r5
   1edcc:			; <UNDEFINED> instruction: 0xfffffbe1
   1edd0:			; <UNDEFINED> instruction: 0xfffffe91
   1edd4:	andeq	fp, r1, r6, asr #22
   1edd8:	muleq	r2, r4, lr
   1eddc:	andeq	r4, r1, ip, lsl #15
   1ede0:			; <UNDEFINED> instruction: 0x0001bab4
   1ede4:			; <UNDEFINED> instruction: 0x0001babe
   1ede8:	andeq	fp, r1, r4, asr #22
   1edec:	andeq	r0, r0, r4, ror #11
   1edf0:	andeq	fp, r1, r6, lsr #21
   1edf4:	andeq	fp, r1, r2, ror #20
   1edf8:	andeq	fp, r1, r4, lsr #9
   1edfc:	andeq	fp, r1, r2, asr r9
   1ee00:	andcs	r4, r6, r8, lsl #18
   1ee04:	ldrbtmi	fp, [r9], #-1296	; 0xfffffaf0
   1ee08:			; <UNDEFINED> instruction: 0xf7e64c07
   1ee0c:	stmdbmi	r7, {r1, r3, r6, r8, sl, fp, sp, lr, pc}
   1ee10:	ldrbtmi	r4, [r9], #-1148	; 0xfffffb84
   1ee14:			; <UNDEFINED> instruction: 0xf7e64620
   1ee18:			; <UNDEFINED> instruction: 0x4620ee74
   1ee1c:			; <UNDEFINED> instruction: 0x4010e8bd
   1ee20:	ldmdblt	r6, {r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1ee24:	andeq	r7, r1, r2, lsl fp
   1ee28:	andeq	r2, r1, r4, ror #22
   1ee2c:	andeq	fp, r1, r6, asr #18
   1ee30:	tstcs	r0, r1, lsl r8
   1ee34:	ldrbtmi	fp, [r8], #-1296	; 0xfffffaf0
   1ee38:	b	45cdd8 <npth_sleep@plt+0x4570f0>
   1ee3c:	cmnlt	r8, r4, lsl #12
   1ee40:			; <UNDEFINED> instruction: 0xf7e64620
   1ee44:	stmdbmi	sp, {r1, r6, r7, sl, fp, sp, lr, pc}
   1ee48:			; <UNDEFINED> instruction: 0x46044479
   1ee4c:	ldrbtmi	r4, [r8], #-2060	; 0xfffff7f4
   1ee50:	b	15cdf0 <npth_sleep@plt+0x157108>
   1ee54:	cmplt	r8, r3, lsl #12
   1ee58:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
   1ee5c:			; <UNDEFINED> instruction: 0xf7e6200e
   1ee60:			; <UNDEFINED> instruction: 0x4604ed78
   1ee64:	mvnle	r2, r0, lsl #16
   1ee68:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
   1ee6c:	ldrmi	r4, [ip], -r0, lsr #12
   1ee70:	stm	r8, {r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1ee74:	svclt	0x0000e7f0
   1ee78:	andeq	r2, r1, lr, lsr fp
   1ee7c:	andeq	fp, r1, r4, lsr #18
   1ee80:	andeq	r2, r1, r6, lsr #22
   1ee84:	ldrlt	fp, [r0, #-344]	; 0xfffffea8
   1ee88:	strmi	r4, [r4], -r1, lsl #12
   1ee8c:	ldrbtmi	r4, [r8], #-2052	; 0xfffff7fc
   1ee90:	stmib	r4!, {r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1ee94:	pop	{r5, r9, sl, lr}
   1ee98:			; <UNDEFINED> instruction: 0xf7e64010
   1ee9c:			; <UNDEFINED> instruction: 0x4770b871
   1eea0:	andeq	r2, r1, r6, ror #21
   1eea4:	addlt	fp, r3, r0, lsr r5
   1eea8:			; <UNDEFINED> instruction: 0xf7ff9001
   1eeac:	stmdbls	r1, {r0, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   1eeb0:	strmi	r2, [r4], -r5, lsl #4
   1eeb4:			; <UNDEFINED> instruction: 0xf7e62000
   1eeb8:			; <UNDEFINED> instruction: 0x4605e898
   1eebc:	stmdami	r5, {r2, r3, r4, r5, r8, ip, sp, pc}
   1eec0:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
   1eec4:	stmib	sl, {r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1eec8:			; <UNDEFINED> instruction: 0xf7e64620
   1eecc:			; <UNDEFINED> instruction: 0x4628e85c
   1eed0:	ldclt	0, cr11, [r0, #-12]!
   1eed4:			; <UNDEFINED> instruction: 0x00012ab2
   1eed8:	ldrbmi	lr, [r0, sp, lsr #18]!
   1eedc:	stmdacs	r0, {r1, r2, r3, r9, sl, lr}
   1eee0:	blmi	f13034 <npth_sleep@plt+0xf0d34c>
   1eee4:	ldrbtmi	r4, [fp], #-1541	; 0xfffff9fb
   1eee8:	ldmdblt	r4, {r2, r3, r4, fp, sp, lr}
   1eeec:	stmdavs	r4!, {r1, r3, r4, sp, lr, pc}
   1eef0:			; <UNDEFINED> instruction: 0xf104b1c4
   1eef4:	strtmi	r0, [r9], -r8
   1eef8:	cdp	7, 15, cr15, cr2, cr5, {7}
   1eefc:	mvnsle	r2, r0, lsl #16
   1ef00:	ldmdblt	r3, {r0, r1, r5, r6, fp, sp, lr}
   1ef04:	ldmdavs	fp, {r1, r2, r3, sp, lr, pc}
   1ef08:	ldmdavs	sl, {r0, r1, r5, r6, r8, ip, sp, pc}^
   1ef0c:	ldrhle	r4, [sl, #34]!	; 0x22
   1ef10:			; <UNDEFINED> instruction: 0xf04f689f
   1ef14:	strbmi	r0, [r0], -r0, lsl #16
   1ef18:	ldmda	r4!, {r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1ef1c:	ldrtmi	fp, [r8], -r7, asr #7
   1ef20:			; <UNDEFINED> instruction: 0x87f0e8bd
   1ef24:	andcs	r2, r5, r0, lsl #2
   1ef28:	ldc	7, cr15, [sl], #920	; 0x398
   1ef2c:			; <UNDEFINED> instruction: 0xf7e6b368
   1ef30:	strmi	lr, [r0], r6, lsr #29
   1ef34:	strtmi	fp, [r9], -r8, asr #6
   1ef38:			; <UNDEFINED> instruction: 0xf7e62005
   1ef3c:	stmdacs	r0, {r1, r4, r5, r7, sl, fp, sp, lr, pc}
   1ef40:			; <UNDEFINED> instruction: 0xf8dfd042
   1ef44:			; <UNDEFINED> instruction: 0xf8dfa090
   1ef48:	ldrbtmi	r9, [sl], #144	; 0x90
   1ef4c:			; <UNDEFINED> instruction: 0x465144f9
   1ef50:			; <UNDEFINED> instruction: 0xf7e64648
   1ef54:	andcs	lr, r5, #13696	; 0x3580
   1ef58:	andcs	r4, r0, r1, lsr r6
   1ef5c:	stmda	r4, {r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1ef60:	strmi	r4, [r7], -r1, asr #12
   1ef64:			; <UNDEFINED> instruction: 0xf7e62005
   1ef68:			; <UNDEFINED> instruction: 0x4651ec9c
   1ef6c:			; <UNDEFINED> instruction: 0xf7e64648
   1ef70:			; <UNDEFINED> instruction: 0xb1a4edc8
   1ef74:			; <UNDEFINED> instruction: 0xf7e5200c
   1ef78:	stmdacs	r0, {r2, r5, r6, r9, sl, fp, sp, lr, pc}
   1ef7c:	stmdavs	r3!, {r0, r1, r3, r6, r7, ip, lr, pc}^
   1ef80:	strvs	lr, [r1, -r0, asr #19]
   1ef84:	rsbvs	r6, r0, r3
   1ef88:	andcs	lr, r0, r5, asr #15
   1ef8c:	svc	0x00faf7e5
   1ef90:	andcs	r4, r5, #51380224	; 0x3100000
   1ef94:			; <UNDEFINED> instruction: 0x47f0e8bd
   1ef98:			; <UNDEFINED> instruction: 0xf7e62000
   1ef9c:	strtmi	fp, [r8], -r3, lsr #16
   1efa0:	b	feddcf40 <npth_sleep@plt+0xfedd7258>
   1efa4:			; <UNDEFINED> instruction: 0xf7e5300c
   1efa8:	strmi	lr, [r4], -ip, asr #28
   1efac:	adcsle	r2, r2, r0, lsl #16
   1efb0:	strtmi	r3, [r9], -r8
   1efb4:	stmdb	r0, {r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1efb8:	andcs	r4, r0, #8, 22	; 0x2000
   1efbc:	ldrbtmi	r6, [fp], #-98	; 0xffffff9e
   1efc0:	andsvs	r6, ip, sl, lsl r8
   1efc4:	ldrb	r6, [r5, r2, lsr #32]
   1efc8:			; <UNDEFINED> instruction: 0xf7e54640
   1efcc:			; <UNDEFINED> instruction: 0xe7dfefdc
   1efd0:	andeq	r0, r3, r6, ror #16
   1efd4:	andeq	fp, r1, lr, lsl #16
   1efd8:	andeq	r2, r1, r8, lsr #20
   1efdc:	andeq	r0, r3, lr, lsl #15
   1efe0:	stmdavc	r4, {r4, r5, r6, r7, r8, sl, ip, sp, pc}
   1efe4:	eorsle	r2, lr, r0, lsr ip
   1efe8:	ldfeqd	f7, [r0], #-656	; 0xfffffd70
   1efec:	vst3.32			; <UNDEFINED> instruction: 0xf48cfa5f
   1eff0:	svclt	0x00882c09
   1eff4:	ldmdale	r3, {r8, r9, sl, sp}
   1eff8:			; <UNDEFINED> instruction: 0xf1a47844
   1effc:	cfstr64ne	mvdx0, [r6], {48}	; 0x30
   1f000:			; <UNDEFINED> instruction: 0xf04f2700
   1f004:	and	r0, r3, sl, lsl #28
   1f008:	svcmi	0x0001f816
   1f00c:	ldreq	pc, [r0, #-420]!	; 0xfffffe5c
   1f010:	ldrtmi	fp, [r0], -sp, ror #5
   1f014:	blx	3aa442 <npth_sleep@plt+0x3a475a>
   1f018:			; <UNDEFINED> instruction: 0xf1a4c707
   1f01c:	ldmible	r3!, {r4, r5, sl, fp}^
   1f020:	stmdavc	r1, {r0, r1, r2, r3, sp, lr}
   1f024:			; <UNDEFINED> instruction: 0xd127292e
   1f028:	mcrrne	8, 4, r7, r4, cr5
   1f02c:	eorle	r2, r6, r0, lsr sp
   1f030:	teqeq	r0, r5, lsr #3	; <UNPREDICTABLE>
   1f034:	stmdacs	r9, {r3, r6, r7, r9, ip, sp, pc}
   1f038:	andcs	fp, r0, r8, lsl #31
   1f03c:	andcs	sp, r0, sl, lsl #16
   1f040:			; <UNDEFINED> instruction: 0xf814260a
   1f044:	blx	1b6c52 <npth_sleep@plt+0x1b0f6a>
   1f048:			; <UNDEFINED> instruction: 0xf1a51000
   1f04c:	sbclt	r0, sp, #48, 2
   1f050:	ldmible	r6!, {r0, r3, r8, sl, fp, sp}^
   1f054:	stmdavc	r2!, {r4, sp, lr}
   1f058:	svclt	0x001c2a2e
   1f05c:	andsvs	r2, sl, r0, lsl #4
   1f060:			; <UNDEFINED> instruction: 0x4620d013
   1f064:	stmdavc	r4, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}^
   1f068:	ldreq	pc, [r0, #-420]!	; 0xfffffe5c
   1f06c:	cdpcs	2, 0, cr11, cr9, cr14, {7}
   1f070:			; <UNDEFINED> instruction: 0xf04fbf88
   1f074:	stmiale	r2, {sl, fp}^
   1f078:	strtmi	r2, [r0], -r0, lsl #8
   1f07c:	stmvc	r1, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
   1f080:	stmdbcs	r9, {r4, r5, r8, fp, ip, sp}
   1f084:	strdcs	sp, [r0, -r8]
   1f088:	stmdavc	r1!, {r0, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
   1f08c:	ldmdbcs	r0!, {r5, r6, sl, fp, ip}
   1f090:			; <UNDEFINED> instruction: 0xf1a1d016
   1f094:	sbcslt	r0, r1, #48, 4
   1f098:	svclt	0x00842909
   1f09c:	andcs	r4, r0, r4, lsl #12
   1f0a0:	strmi	sp, [r4], -fp, lsl #16
   1f0a4:	andcs	r2, r0, sl, lsl #10
   1f0a8:	svcne	0x0001f814
   1f0ac:	andcs	pc, r0, r5, lsl #22
   1f0b0:	eorseq	pc, r0, #1073741864	; 0x40000028
   1f0b4:	stmdbcs	r9, {r0, r4, r6, r7, r9, ip, sp, pc}
   1f0b8:			; <UNDEFINED> instruction: 0x6018d9f6
   1f0bc:	ldcllt	6, cr4, [r0, #128]!	; 0x80
   1f0c0:	bcc	c3d350 <npth_sleep@plt+0xc37668>
   1f0c4:	ldmible	r7, {r0, r3, r9, fp, sp}^
   1f0c8:	strb	r2, [sl, r0, lsl #4]!
   1f0cc:			; <UNDEFINED> instruction: 0x4604b510
   1f0d0:	strmi	fp, [r8], -r9, ror #2
   1f0d4:	ldcl	7, cr15, [sl, #916]	; 0x394
   1f0d8:	stmdbvs	r0, {r3, r4, r5, r6, r8, ip, sp, pc}^
   1f0dc:	pop	{r2, r3, r4, r8, ip, sp, pc}
   1f0e0:			; <UNDEFINED> instruction: 0xf7e64010
   1f0e4:	pop	{r0, r1, r2, r3, r5, r6, r8, r9, fp, ip, sp, pc}
   1f0e8:			; <UNDEFINED> instruction: 0xf7e64010
   1f0ec:			; <UNDEFINED> instruction: 0xf7e5bdc5
   1f0f0:			; <UNDEFINED> instruction: 0xf7e5ee6a
   1f0f4:	stmdacs	r0, {r1, r2, r3, r4, r9, sl, fp, sp, lr, pc}
   1f0f8:	ldfltd	f5, [r0, #-956]	; 0xfffffc44
   1f0fc:	blmi	931990 <npth_sleep@plt+0x92bca8>
   1f100:	push	{r1, r3, r4, r5, r6, sl, lr}
   1f104:	ldrshtlt	r4, [r2], r0
   1f108:			; <UNDEFINED> instruction: 0x460d58d3
   1f10c:	ldmdavs	fp, {r0, r1, r2, r9, sl, lr}
   1f110:			; <UNDEFINED> instruction: 0xf04f9331
   1f114:			; <UNDEFINED> instruction: 0xf7e60300
   1f118:			; <UNDEFINED> instruction: 0xf855e9fc
   1f11c:	movwls	r3, #11012	; 0x2b04
   1f120:	orrslt	r4, r3, r6, lsl #12
   1f124:	stcge	6, cr4, [r3], {24}
   1f128:	ldmib	r2!, {r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1f12c:	stmiaeq	r4, {r0, r2, r3, r8, ip, sp, lr, pc}^
   1f130:	and	r4, r4, r6, lsl #8
   1f134:	stmib	ip!, {r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1f138:	strmi	r4, [r6], #-1440	; 0xfffffa60
   1f13c:			; <UNDEFINED> instruction: 0xf855d01e
   1f140:			; <UNDEFINED> instruction: 0xf8440b04
   1f144:	stmdacs	r0, {r2, r8, r9, fp}
   1f148:	ldfnep	f5, [r0], #-976	; 0xfffffc30
   1f14c:	ldcl	7, cr15, [r8, #-916]!	; 0xfffffc6c
   1f150:	teqlt	r8, r5, lsl #12
   1f154:	ldrtmi	sl, [r9], -r2, lsl #24
   1f158:	svc	0x002cf7e5
   1f15c:	blvc	15d2b4 <npth_sleep@plt+0x1575cc>
   1f160:	mvnsle	r2, r0, lsl #30
   1f164:	blmi	2b1998 <npth_sleep@plt+0x2abcb0>
   1f168:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1f16c:	blls	c791dc <npth_sleep@plt+0xc734f4>
   1f170:	qaddle	r4, sl, r8
   1f174:	eorslt	r4, r2, r8, lsr #12
   1f178:	ldrhhi	lr, [r0, #141]!	; 0x8d
   1f17c:	strcs	r2, [r0, #-22]	; 0xffffffea
   1f180:	stc	7, cr15, [r6], {230}	; 0xe6
   1f184:			; <UNDEFINED> instruction: 0xf7e5e7ee
   1f188:	svclt	0x0000ef42
   1f18c:	andeq	pc, r2, r0, lsl r9	; <UNPREDICTABLE>
   1f190:	muleq	r0, ip, r5
   1f194:	andeq	pc, r2, r8, lsr #17
   1f198:	svcmi	0x00f0e92d
   1f19c:	bmi	fef70be8 <npth_sleep@plt+0xfef6af00>
   1f1a0:	blmi	fef8b43c <npth_sleep@plt+0xfef85754>
   1f1a4:	ldrbtmi	r4, [sl], #-1543	; 0xfffff9f9
   1f1a8:	strmi	r4, [lr], -r8, lsl #12
   1f1ac:	stmdaeq	r1, {r0, r1, r2, ip, sp, lr, pc}
   1f1b0:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   1f1b4:			; <UNDEFINED> instruction: 0xf04f9323
   1f1b8:			; <UNDEFINED> instruction: 0xf7e60300
   1f1bc:			; <UNDEFINED> instruction: 0xf859e9aa
   1f1c0:	blmi	fedb1dd8 <npth_sleep@plt+0xfedac0f0>
   1f1c4:	movwls	r4, #1147	; 0x47b
   1f1c8:	stccs	6, cr4, [r0], {131}	; 0x83
   1f1cc:	tsthi	sp, r0	; <UNPREDICTABLE>
   1f1d0:			; <UNDEFINED> instruction: 0xf10b4620
   1f1d4:			; <UNDEFINED> instruction: 0xf7e60b02
   1f1d8:			; <UNDEFINED> instruction: 0xf10de99c
   1f1dc:	vstmdbge	r3!, {s0-s15}
   1f1e0:	and	r4, r7, r3, lsl #9
   1f1e4:	ldmib	r4, {r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1f1e8:			; <UNDEFINED> instruction: 0xf10045aa
   1f1ec:	strmi	r0, [r3], #1
   1f1f0:	addshi	pc, ip, r0
   1f1f4:	bleq	15d360 <npth_sleep@plt+0x157678>
   1f1f8:	bleq	15d328 <npth_sleep@plt+0x157640>
   1f1fc:	mvnsle	r2, r0, lsl #16
   1f200:			; <UNDEFINED> instruction: 0xf10b7832
   1f204:	bcs	1f9fe10 <npth_sleep@plt+0x1f9a128>
   1f208:			; <UNDEFINED> instruction: 0xf04fbf1e
   1f20c:	strcs	r0, [r1, #-2304]	; 0xfffff700
   1f210:	suble	r4, fp, fp, asr #13
   1f214:			; <UNDEFINED> instruction: 0xf1b84618
   1f218:	eorsle	r0, lr, r0, lsl #30
   1f21c:	stcl	7, cr15, [r2], #916	; 0x394
   1f220:			; <UNDEFINED> instruction: 0xf1b94682
   1f224:			; <UNDEFINED> instruction: 0xf0000f00
   1f228:			; <UNDEFINED> instruction: 0x464980d5
   1f22c:			; <UNDEFINED> instruction: 0xf7e54650
   1f230:	ldmdbne	r1!, {r1, r6, r7, r9, sl, fp, sp, lr, pc}^
   1f234:	cdp	7, 11, cr15, cr14, cr5, {7}
   1f238:	ldrbmi	r4, [r8], -r5, lsl #12
   1f23c:	ldmdbeq	r0, {r0, r2, r3, r8, ip, sp, lr, pc}
   1f240:	cdp	7, 10, cr15, cr0, cr5, {7}
   1f244:	bleq	5b388 <npth_sleep@plt+0x556a0>
   1f248:	orrslt	r2, ip, pc, lsr #12
   1f24c:	svceq	0x0000f1bb
   1f250:			; <UNDEFINED> instruction: 0xf89ad103
   1f254:	bcs	be725c <npth_sleep@plt+0xbe1574>
   1f258:			; <UNDEFINED> instruction: 0x4628d05e
   1f25c:			; <UNDEFINED> instruction: 0xf8004621
   1f260:			; <UNDEFINED> instruction: 0xf7e56b01
   1f264:	strmi	lr, [r5], -r8, lsr #29
   1f268:	blmi	15d3d4 <npth_sleep@plt+0x1576ec>
   1f26c:	bleq	9b6a0 <npth_sleep@plt+0x959b8>
   1f270:	mvnle	r2, r0, lsl #24
   1f274:	strle	r0, [r3, #-1979]	; 0xfffff845
   1f278:	mulcc	r0, sl, r8
   1f27c:	cmple	lr, pc, lsr #22
   1f280:	blmi	fe171ca4 <npth_sleep@plt+0xfe16bfbc>
   1f284:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1f288:	blls	8f92f8 <npth_sleep@plt+0x8f3610>
   1f28c:			; <UNDEFINED> instruction: 0xf040405a
   1f290:	ldrbmi	r8, [r0], -ip, ror #1
   1f294:	pop	{r0, r2, r5, ip, sp, pc}
   1f298:			; <UNDEFINED> instruction: 0xf7e58ff0
   1f29c:	pkhtbmi	lr, r2, r2, asr #25
   1f2a0:			; <UNDEFINED> instruction: 0xd1be2800
   1f2a4:			; <UNDEFINED> instruction: 0xf7e54658
   1f2a8:	strb	lr, [r9, lr, ror #28]!
   1f2ac:	bcs	3d47c <npth_sleep@plt+0x37794>
   1f2b0:	bcs	c0ef18 <npth_sleep@plt+0xc09230>
   1f2b4:	ldclne	0, cr13, [r0], #-480	; 0xfffffe20
   1f2b8:			; <UNDEFINED> instruction: 0xf1b89301
   1f2bc:			; <UNDEFINED> instruction: 0xf0000f00
   1f2c0:			; <UNDEFINED> instruction: 0xf7e6808f
   1f2c4:	blls	99cd4 <npth_sleep@plt+0x93fec>
   1f2c8:	smlawbcs	pc, r2, r6, r4	; <UNPREDICTABLE>
   1f2cc:	movwls	r4, #5712	; 0x1650
   1f2d0:	stmdb	r2, {r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1f2d4:	tstlt	r8, r1, lsl #22
   1f2d8:	andvc	r2, r2, r0, lsl #4
   1f2dc:	movwls	r4, #5712	; 0x1650
   1f2e0:	ldmdb	r6, {r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1f2e4:			; <UNDEFINED> instruction: 0x46054651
   1f2e8:			; <UNDEFINED> instruction: 0xf7ff4640
   1f2ec:	strcc	pc, [r1, #-3823]	; 0xfffff111
   1f2f0:	ldrbmi	r4, [r0], -r3, lsl #13
   1f2f4:	cdp	7, 4, cr15, cr6, cr5, {7}
   1f2f8:			; <UNDEFINED> instruction: 0xf1bb9b01
   1f2fc:			; <UNDEFINED> instruction: 0xf0000f00
   1f300:	ldrbmi	r8, [r8], -r7, lsl #1
   1f304:			; <UNDEFINED> instruction: 0xf7e646d9
   1f308:	blls	99720 <npth_sleep@plt+0x93a38>
   1f30c:	ldrmi	r4, [r8], -r3, lsl #8
   1f310:	svceq	0x0000f1b8
   1f314:	str	sp, [r1, r1, asr #1]
   1f318:	mulcs	r1, sl, r8
   1f31c:	orrsle	r2, ip, r0, lsl #20
   1f320:	strtmi	r4, [r1], -r8, lsr #12
   1f324:	cdp	7, 4, cr15, cr6, cr5, {7}
   1f328:	ldr	r4, [sp, r5, lsl #12]
   1f32c:	svceq	0x0000f1b8
   1f330:	addshi	pc, r3, r0, asr #32
   1f334:			; <UNDEFINED> instruction: 0x46c22016
   1f338:	bl	add2d8 <npth_sleep@plt+0xad75f0>
   1f33c:			; <UNDEFINED> instruction: 0xf005e7a0
   1f340:	strmi	pc, [r4], -r1, lsl #29
   1f344:	rsbsle	r2, r6, r0, lsl #16
   1f348:	stmia	r2!, {r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1f34c:	ldrbmi	r4, [r0], -r5, lsl #12
   1f350:	ldm	lr, {r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1f354:	andcc	r4, r2, r8, lsr #8
   1f358:	svceq	0x0000f1b8
   1f35c:			; <UNDEFINED> instruction: 0xf7e5d048
   1f360:	strmi	lr, [r5], -r2, asr #24
   1f364:	blcs	bfd3f8 <npth_sleep@plt+0xbf7710>
   1f368:	stmdavc	r2!, {r1, r8, ip, lr, pc}^
   1f36c:	subsle	r2, r2, r0, lsl #20
   1f370:	strtmi	r4, [r8], -r1, lsr #12
   1f374:	cdp	7, 1, cr15, cr14, cr5, {7}
   1f378:	ldrbmi	r2, [r1], -pc, lsr #6
   1f37c:	blcc	9d384 <npth_sleep@plt+0x9769c>
   1f380:	svc	0x005af7e5
   1f384:			; <UNDEFINED> instruction: 0xf7e54620
   1f388:			; <UNDEFINED> instruction: 0x4650edfe
   1f38c:	ldcl	7, cr15, [sl, #916]!	; 0x394
   1f390:			; <UNDEFINED> instruction: 0xf7e64628
   1f394:	stmdacs	r2, {r1, r2, r3, r4, r5, r7, fp, sp, lr, pc}
   1f398:	vdivne.f16	s26, s6, s8	; <UNPREDICTABLE>
   1f39c:	stclpl	8, cr1, [fp], #936	; 0x3a8
   1f3a0:	eorsle	r2, pc, pc, lsr #22
   1f3a4:	strb	r4, [fp, -sl, lsr #13]!
   1f3a8:			; <UNDEFINED> instruction: 0xf04f483e
   1f3ac:	movwls	r0, #6912	; 0x1b00
   1f3b0:			; <UNDEFINED> instruction: 0xf7e54478
   1f3b4:	blls	9b24c <npth_sleep@plt+0x95564>
   1f3b8:	stmdacs	r0, {r0, r7, r9, sl, lr}
   1f3bc:			; <UNDEFINED> instruction: 0xf899d043
   1f3c0:	teqlt	r2, #0
   1f3c4:	movwls	r4, #5704	; 0x1648
   1f3c8:	stmia	r2!, {r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1f3cc:	strcs	r9, [r1, #-2817]	; 0xfffff4ff
   1f3d0:	ldr	r4, [pc, -r3, lsl #8]
   1f3d4:			; <UNDEFINED> instruction: 0x46504631
   1f3d8:	stcl	7, cr15, [ip, #916]!	; 0x394
   1f3dc:	str	r4, [ip, -r5, lsl #12]!
   1f3e0:	mcrr	7, 14, pc, ip, cr6	; <UNPREDICTABLE>
   1f3e4:	strmi	r9, [r2], r1, lsl #22
   1f3e8:			; <UNDEFINED> instruction: 0xf47f2800
   1f3ec:	strb	sl, [r7, -lr, ror #30]
   1f3f0:	stc	7, cr15, [r6], #-916	; 0xfffffc6c
   1f3f4:	stmdacs	r0, {r0, r2, r9, sl, lr}
   1f3f8:			; <UNDEFINED> instruction: 0x4620d1b4
   1f3fc:	stcl	7, cr15, [r2, #916]	; 0x394
   1f400:			; <UNDEFINED> instruction: 0xf7e54650
   1f404:	strbmi	lr, [r2], r0, asr #27
   1f408:			; <UNDEFINED> instruction: 0xf100e73a
   1f40c:	ldrbt	r0, [r7], r1, lsl #22
   1f410:	strcs	r4, [r1, #-1753]	; 0xfffff927
   1f414:			; <UNDEFINED> instruction: 0x4628e6fe
   1f418:			; <UNDEFINED> instruction: 0xf8004651
   1f41c:			; <UNDEFINED> instruction: 0xf7e53b01
   1f420:	str	lr, [pc, ip, lsl #30]!
   1f424:	strtmi	r4, [sl], r8, lsr #8
   1f428:	stccc	8, cr15, [r1], {16}
   1f42c:	svclt	0x00042b2e
   1f430:	andsvc	r2, r3, r0, lsl #6
   1f434:			; <UNDEFINED> instruction: 0xf1b8e724
   1f438:	tstle	r8, r0, lsl #30
   1f43c:			; <UNDEFINED> instruction: 0x46c24650
   1f440:	stc	7, cr15, [r0, #916]!	; 0x394
   1f444:			; <UNDEFINED> instruction: 0x4601e71c
   1f448:			; <UNDEFINED> instruction: 0xf7ff4640
   1f44c:	blls	9ed50 <npth_sleep@plt+0x99068>
   1f450:	strmi	r4, [r1], r3, lsl #13
   1f454:	sbcsle	r2, ip, r0, lsl #16
   1f458:	bmi	519324 <npth_sleep@plt+0x51363c>
   1f45c:	bicsvc	pc, r8, pc, asr #8
   1f460:	ldrbtmi	r4, [sl], #-2066	; 0xfffff7ee
   1f464:			; <UNDEFINED> instruction: 0xf0044478
   1f468:			; <UNDEFINED> instruction: 0xf7e5fab7
   1f46c:	bls	5abb4 <npth_sleep@plt+0x54ecc>
   1f470:	ldmpl	r3, {r0, r1, r2, r3, r8, r9, fp, lr}^
   1f474:			; <UNDEFINED> instruction: 0xf7e6681c
   1f478:	stmdavs	r0, {r1, r2, r5, r6, r7, fp, sp, lr, pc}
   1f47c:	svc	0x007ef7e5
   1f480:	tstcs	r1, ip, lsl #20
   1f484:			; <UNDEFINED> instruction: 0x4603447a
   1f488:			; <UNDEFINED> instruction: 0xf7e64620
   1f48c:	mulcs	r2, r0, r9
   1f490:	svc	0x00faf7e5
   1f494:	andeq	pc, r2, sl, ror #16
   1f498:	muleq	r0, ip, r5
   1f49c:	andeq	pc, r2, ip, asr #16
   1f4a0:	andeq	pc, r2, ip, lsl #15
   1f4a4:	andeq	fp, r1, r0, ror #7
   1f4a8:	andeq	fp, r1, r2, asr #7
   1f4ac:	andeq	fp, r1, r0, lsl r3
   1f4b0:	andeq	r0, r0, r4, lsr #11
   1f4b4:	andeq	fp, r1, r4, lsl r3
   1f4b8:	svcmi	0x00f0e92d
   1f4bc:	stmdavc	r3, {r1, r2, r9, sl, lr}
   1f4c0:	strmi	fp, [sl], r3, lsl #1
   1f4c4:	blcs	30d28 <npth_sleep@plt+0x2b040>
   1f4c8:	addshi	pc, fp, r0
   1f4cc:	stmdaeq	r1, {r6, r7, r8, ip, sp, lr, pc}
   1f4d0:	strcs	r4, [r0, #-1540]	; 0xfffff9fc
   1f4d4:	and	r4, r5, r9, lsl r6
   1f4d8:	bl	22c8e4 <npth_sleep@plt+0x226bfc>
   1f4dc:			; <UNDEFINED> instruction: 0xf8140004
   1f4e0:	biclt	r1, r9, r1, lsl #30
   1f4e4:	svclt	0x00182925
   1f4e8:	svclt	0x000c293a
   1f4ec:	movwcs	r2, #769	; 0x301
   1f4f0:	svclt	0x0008290a
   1f4f4:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
   1f4f8:	mvnle	r2, r0, lsl #22
   1f4fc:			; <UNDEFINED> instruction: 0xf1ba4650
   1f500:	rscle	r0, sl, r0, lsl #30
   1f504:	stmda	r8!, {r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1f508:	mvnle	r2, r0, lsl #16
   1f50c:	andeq	lr, r4, r8, lsl #22
   1f510:	svcne	0x0001f814
   1f514:	mvnle	r2, r0, lsl #18
   1f518:	subeq	lr, r5, r0, lsl #22
   1f51c:	svccs	0x00003001
   1f520:			; <UNDEFINED> instruction: 0xf7e5d065
   1f524:	ldmdavc	r1!, {r5, r6, r8, r9, fp, sp, lr, pc}
   1f528:	stmdbcs	r0, {r0, r2, r9, sl, lr}
   1f52c:	strcs	sp, [r0], #-103	; 0xffffff99
   1f530:	bleq	99b674 <npth_sleep@plt+0x99598c>
   1f534:	eorscs	r2, r3, #-2080374783	; 0x84000001
   1f538:	stmdbcs	r5!, {r0, r2, r5, sp, lr, pc}
   1f53c:	stmdbcs	sl, {r0, r2, r3, r4, r5, ip, lr, pc}
   1f540:			; <UNDEFINED> instruction: 0xf1bad047
   1f544:	suble	r0, lr, r0, lsl #30
   1f548:	tstls	r1, r0, asr r6
   1f54c:	stmda	r4, {r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1f550:	cmncs	r1, #16384	; 0x4000
   1f554:	stmdacs	r0, {r0, r1, r4, r5, r9, sp}
   1f558:	stmdbeq	r8, {r0, r2, r6, ip, lr, pc}
   1f55c:	svclt	0x0094299f
   1f560:	subscc	r3, r7, r0, lsr r0
   1f564:	andlt	pc, r0, r9, lsl #17
   1f568:	tsteq	pc, r1	; <UNPREDICTABLE>
   1f56c:	stcne	0, cr7, [r0], #224	; 0xe0
   1f570:	stmdbcs	r9, {r0, r1, sl, ip, sp}
   1f574:	streq	lr, [r4, -r5, lsl #22]
   1f578:	teqcc	r0, r4	; <illegal shifter operand>
   1f57c:	strtpl	r3, [r9], #-343	; 0xfffffea9
   1f580:	svcne	0x0001f816
   1f584:	ldmdbcs	sl!, {r0, r3, r4, r7, r8, ip, sp, pc}
   1f588:	stmdaeq	r1, {r2, r8, ip, sp, lr, pc}
   1f58c:	stmdbeq	r4, {r0, r2, r8, r9, fp, sp, lr, pc}
   1f590:	streq	lr, [r8, -r5, lsl #22]
   1f594:	stfned	f5, [r1], #836	; 0x344
   1f598:	andlt	pc, r4, r5, lsl #16
   1f59c:	andcs	pc, r8, r5, lsl #16
   1f5a0:	strbtpl	r3, [fp], #-1027	; 0xfffffbfd
   1f5a4:			; <UNDEFINED> instruction: 0xf816192f
   1f5a8:	stmdbcs	r0, {r0, r8, r9, sl, fp, ip}
   1f5ac:	movwcs	sp, #491	; 0x1eb
   1f5b0:			; <UNDEFINED> instruction: 0x4628703b
   1f5b4:	pop	{r0, r1, ip, sp, pc}
   1f5b8:	stcne	15, cr8, [r0], #960	; 0x3c0
   1f5bc:			; <UNDEFINED> instruction: 0xf8893403
   1f5c0:			; <UNDEFINED> instruction: 0xf04f1000
   1f5c4:	eorsvc	r0, r9, r2, lsr r1
   1f5c8:	teqeq	r5, pc, asr #32	; <UNPREDICTABLE>
   1f5cc:	strtpl	r1, [r9], #-2351	; 0xfffff6d1
   1f5d0:	stcne	7, cr14, [r1], #856	; 0x358
   1f5d4:			; <UNDEFINED> instruction: 0xf8893403
   1f5d8:			; <UNDEFINED> instruction: 0xf04fb000
   1f5dc:	eorsvc	r0, r8, r0, lsr r0
   1f5e0:	strbtpl	r1, [fp], #-2351	; 0xfffff6d1
   1f5e4:	strbmi	lr, [r4], -ip, asr #15
   1f5e8:	andne	pc, r0, r9, lsl #17
   1f5ec:			; <UNDEFINED> instruction: 0xf7e5e7c8
   1f5f0:	strmi	lr, [r5], -r8, lsr #22
   1f5f4:	sbcsle	r2, ip, r0, lsl #16
   1f5f8:	stmdbcs	r0, {r0, r4, r5, fp, ip, sp, lr}
   1f5fc:			; <UNDEFINED> instruction: 0x462fd197
   1f600:	ldrdcs	lr, [r1], -r5
   1f604:	svclt	0x0000e78b
   1f608:	cmnlt	fp, r3, lsl #16
   1f60c:			; <UNDEFINED> instruction: 0xf0032200
   1f610:	blcs	fe020518 <npth_sleep@plt+0xfe01a830>
   1f614:	andcc	fp, r1, #24, 30	; 0x60
   1f618:	andle	r1, r1, fp, asr #24
   1f61c:	andle	r3, r3, r1, lsl #18
   1f620:	svccc	0x0001f810
   1f624:	mvnsle	r2, r0, lsl #22
   1f628:			; <UNDEFINED> instruction: 0x47704610
   1f62c:			; <UNDEFINED> instruction: 0xe7fb461a
   1f630:	strmi	fp, [r2], #-794	; 0xfffffce6
   1f634:	ldrbtlt	r1, [r0], #3651	; 0xe43
   1f638:	mcrne	14, 2, r1, cr13, cr6, {2}
   1f63c:	svcmi	0x0001f813
   1f640:	svcne	0x0001f815
   1f644:	stfeqp	f7, [r1], #-656	; 0xfffffd70
   1f648:			; <UNDEFINED> instruction: 0xf1a1428c
   1f64c:	strtmi	r0, [r2], -r1, ror #14
   1f650:	andle	r4, sl, r8, lsl #12
   1f654:	svceq	0x0019f1bc
   1f658:			; <UNDEFINED> instruction: 0xf024bf98
   1f65c:	svccs	0x00190220
   1f660:			; <UNDEFINED> instruction: 0xf021bf98
   1f664:	addsmi	r0, r0, #32
   1f668:	adcsmi	sp, r3, #4, 2
   1f66c:	andcs	sp, r0, r6, ror #3
   1f670:			; <UNDEFINED> instruction: 0x4770bcf0
   1f674:	vldmialt	r0!, {s3-s18}
   1f678:			; <UNDEFINED> instruction: 0x46104770
   1f67c:	svclt	0x00004770
   1f680:	addlt	fp, r3, r0, lsr r5
   1f684:	strmi	r4, [r8], -r4, lsl #12
   1f688:			; <UNDEFINED> instruction: 0xf7e59101
   1f68c:	stmdbls	r1, {r1, r6, r8, r9, sl, fp, sp, lr, pc}
   1f690:	strmi	r4, [r2], -r5, lsl #12
   1f694:			; <UNDEFINED> instruction: 0xf7e64620
   1f698:	ldmiblt	r0!, {r1, r2, r3, r4, r5, r7, r9, fp, sp, lr, pc}^
   1f69c:	stmdbne	r0!, {r1, r5, r6, r8, sl, fp, ip, lr}^
   1f6a0:	movweq	pc, #37282	; 0x91a2	; <UNPREDICTABLE>
   1f6a4:	svceq	0x00dff012
   1f6a8:			; <UNDEFINED> instruction: 0xf383fab3
   1f6ac:	tstcs	r1, r8, lsl #30
   1f6b0:	cmpne	r3, #323584	; 0x4f000
   1f6b4:	sadd16mi	fp, r9, r8
   1f6b8:	bcs	84bc44 <npth_sleep@plt+0x845f5c>
   1f6bc:			; <UNDEFINED> instruction: 0xf043bf08
   1f6c0:			; <UNDEFINED> instruction: 0xb12b0301
   1f6c4:	svccc	0x0001f810
   1f6c8:	svclt	0x00182b09
   1f6cc:	rscsle	r2, r9, r0, lsr #22
   1f6d0:	ldclt	0, cr11, [r0, #-12]!
   1f6d4:	andlt	r4, r3, r8, lsl #12
   1f6d8:	andcs	fp, r0, r0, lsr sp
   1f6dc:	ldclt	0, cr11, [r0, #-12]!
   1f6e0:	svcmi	0x00f8e92d
   1f6e4:			; <UNDEFINED> instruction: 0xb1a1460e
   1f6e8:	pkhbtmi	r4, r0, r1, lsl #13
   1f6ec:	cdp	7, 7, cr15, cr12, cr5, {7}
   1f6f0:			; <UNDEFINED> instruction: 0xf81e46ce
   1f6f4:	stmdavs	r4, {r0, r8, r9, fp, ip, sp}
   1f6f8:	eorlt	pc, r3, r4, asr r8	; <UNPREDICTABLE>
   1f6fc:	cfmadd32cc	mvax2, mvfx4, mvfx1, mvfx5
   1f700:	blcc	9d75c <npth_sleep@plt+0x97a74>
   1f704:	eorcc	pc, r3, r4, asr r8	; <UNPREDICTABLE>
   1f708:	mulle	r5, fp, r5
   1f70c:	strtmi	fp, [r8], lr, lsl #2
   1f710:			; <UNDEFINED> instruction: 0x4630e7f4
   1f714:	svchi	0x00f8e8bd
   1f718:	mulne	r1, r9, r8
   1f71c:			; <UNDEFINED> instruction: 0xb1a64673
   1f720:	beq	1da360 <npth_sleep@plt+0x1d4678>
   1f724:	and	r4, r3, r7, asr #12
   1f728:	svcne	0x0001f813
   1f72c:	andle	r4, r7, r3, asr r5
   1f730:	svcgt	0x0001f817
   1f734:	eoreq	pc, r1, r4, asr r8	; <UNPREDICTABLE>
   1f738:	eorcs	pc, ip, r4, asr r8	; <UNPREDICTABLE>
   1f73c:	rscsle	r4, r3, r2, lsl #5
   1f740:	mvnle	r2, r0, lsl #18
   1f744:	pop	{r6, r9, sl, lr}
   1f748:	stmdbcs	r0, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1f74c:	strbmi	fp, [r0], -ip, lsl #30
   1f750:	ldmfd	sp!, {sp}
   1f754:	svclt	0x00008ff8
   1f758:	suble	r2, r8, r0, lsl #18
   1f75c:	svcmi	0x00f0e92d
   1f760:			; <UNDEFINED> instruction: 0xf81b4693
   1f764:	addlt	sl, r3, r1, lsl #22
   1f768:			; <UNDEFINED> instruction: 0xf1aa1843
   1f76c:	movwls	r0, #5217	; 0x1461
   1f770:	nopeq	{42}	; 0x2a
   1f774:	svclt	0x00982c19
   1f778:	stmdavc	r4, {r1, r3, r4, r7, r9, sl, lr}
   1f77c:	stmdbcc	r1, {r0, r1, r6, sl, fp, ip}
   1f780:	strbeq	pc, [r1, #-420]!	; 0xfffffe5c	; <UNPREDICTABLE>
   1f784:	ldccs	6, cr4, [r9, #-608]	; 0xfffffda0
   1f788:			; <UNDEFINED> instruction: 0xf024bf98
   1f78c:	strmi	r0, [r2, #1056]!	; 0x420
   1f790:	tstlt	r9, #2
   1f794:	ldrb	r4, [r0, r0, asr #12]!
   1f798:	ldrbmi	r9, [lr], -r1, lsl #24
   1f79c:	addsmi	r7, ip, #5570560	; 0x550000
   1f7a0:	bl	313828 <npth_sleep@plt+0x30db40>
   1f7a4:	and	r0, r3, r1, lsl #18
   1f7a8:	svcpl	0x0001f816
   1f7ac:	andsle	r4, r2, lr, asr #10
   1f7b0:			; <UNDEFINED> instruction: 0xf1a5781c
   1f7b4:	strtmi	r0, [pc], -r1, ror #24
   1f7b8:			; <UNDEFINED> instruction: 0xf1a43301
   1f7bc:			; <UNDEFINED> instruction: 0xf1be0e61
   1f7c0:	svclt	0x00980f19
   1f7c4:	strteq	pc, [r0], #-36	; 0xffffffdc
   1f7c8:	svceq	0x0019f1bc
   1f7cc:			; <UNDEFINED> instruction: 0xf025bf98
   1f7d0:	adcmi	r0, r7, #32, 14	; 0x800000
   1f7d4:	tstlt	r5, r8, ror #1
   1f7d8:	strb	r4, [lr, r0, asr #12]
   1f7dc:	andlt	r2, r3, r0
   1f7e0:	svchi	0x00f0e8bd
   1f7e4:	rscsle	r2, sl, r0, lsl #26
   1f7e8:	bicsle	r2, r3, r0, lsl #18
   1f7ec:	strdcs	lr, [r0], -r6
   1f7f0:	svclt	0x00004770
   1f7f4:	ldrlt	fp, [r0, #-418]	; 0xfffffe5e
   1f7f8:	orrslt	fp, r0, r2, lsl #1
   1f7fc:	andsle	r3, r8, r1, lsl #20
   1f800:	stmne	r4, {r0, r8, fp, ip, sp}
   1f804:	and	r4, r3, r3, lsl #12
   1f808:	blcs	9d81c <npth_sleep@plt+0x97b34>
   1f80c:	andle	r4, r3, r3, lsr #5
   1f810:	svccs	0x0001f811
   1f814:	mvnsle	r2, r0, lsl #20
   1f818:	andsvc	r2, sl, r0, lsl #4
   1f81c:	ldclt	0, cr11, [r0, #-8]
   1f820:			; <UNDEFINED> instruction: 0x46104770
   1f824:	andls	r9, r0, #1073741824	; 0x40000000
   1f828:	ldmib	ip, {r0, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1f82c:	ldrdcs	lr, [r0, -sp]
   1f830:	strmi	lr, [r3], -r4, ror #15
   1f834:	svclt	0x0000e7f0
   1f838:			; <UNDEFINED> instruction: 0x4605b570
   1f83c:			; <UNDEFINED> instruction: 0xb3247804
   1f840:	cdp	7, 0, cr15, cr10, cr5, {7}
   1f844:	stmdavs	r1, {r1, r3, r5, r9, sl, lr}
   1f848:			; <UNDEFINED> instruction: 0xf812e002
   1f84c:	mvnslt	r4, r1, lsl #30
   1f850:	andscc	pc, r4, r1, lsr r8	; <UNPREDICTABLE>
   1f854:	movwpl	pc, #1043	; 0x413	; <UNPREDICTABLE>
   1f858:	ldmdavc	r1, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
   1f85c:	eorvc	r4, r9, ip, lsr #12
   1f860:	ldmdavc	r6, {r0, r3, r4, r7, r8, ip, sp, pc}
   1f864:			; <UNDEFINED> instruction: 0xf8316801
   1f868:			; <UNDEFINED> instruction: 0xf4111016
   1f86c:	svclt	0x00085100
   1f870:	andle	r4, r2, fp, lsl #12
   1f874:	svclt	0x00082b00
   1f878:			; <UNDEFINED> instruction: 0xf8124623
   1f87c:			; <UNDEFINED> instruction: 0xf8041f01
   1f880:	stmdbcs	r0, {r0, r8, r9, sl, fp, ip}
   1f884:	smlattlt	r3, sp, r1, sp
   1f888:			; <UNDEFINED> instruction: 0x46287019
   1f88c:			; <UNDEFINED> instruction: 0x4628bd70
   1f890:	ldcllt	0, cr7, [r0, #-176]!	; 0xffffff50
   1f894:			; <UNDEFINED> instruction: 0x4606b570
   1f898:			; <UNDEFINED> instruction: 0xb1a47804
   1f89c:	ldcl	7, cr15, [ip, #916]	; 0x394
   1f8a0:	tstcs	r0, r2, lsr r6
   1f8a4:			; <UNDEFINED> instruction: 0xf8356805
   1f8a8:			; <UNDEFINED> instruction: 0xf4133014
   1f8ac:	svclt	0x00085300
   1f8b0:	andle	r4, r2, r9, lsl r6
   1f8b4:	svclt	0x00082900
   1f8b8:			; <UNDEFINED> instruction: 0xf8124611
   1f8bc:	stccs	15, cr4, [r0], {1}
   1f8c0:	strdlt	sp, [r1, -r1]
   1f8c4:	ldrtmi	r7, [r0], -ip
   1f8c8:	svclt	0x0000bd70
   1f8cc:	ldrbmi	lr, [r0, sp, lsr #18]!
   1f8d0:	mvnlt	r4, r8, lsl #13
   1f8d4:	strmi	r1, [r1], r7, asr #16
   1f8d8:			; <UNDEFINED> instruction: 0x46044616
   1f8dc:	and	r2, r4, r0, lsl #10
   1f8e0:	svclt	0x00082d00
   1f8e4:	adcsmi	r4, ip, #89128960	; 0x5500000
   1f8e8:	stmdavc	r1!, {r1, r3, ip, lr, pc}
   1f8ec:			; <UNDEFINED> instruction: 0x46a24630
   1f8f0:			; <UNDEFINED> instruction: 0xf7e53401
   1f8f4:	stmdacs	r0, {r1, r4, r5, r9, sl, fp, sp, lr, pc}
   1f8f8:	adcsmi	sp, ip, #-2147483588	; 0x8000003c
   1f8fc:	mvnsle	r4, r5, lsl #12
   1f900:	movwcs	fp, #301	; 0x12d
   1f904:	andeq	lr, r9, r5, lsr #23
   1f908:	pop	{r0, r1, r3, r5, ip, sp, lr}
   1f90c:			; <UNDEFINED> instruction: 0x464087f0
   1f910:			; <UNDEFINED> instruction: 0x87f0e8bd
   1f914:	ldrbtmi	r4, [sl], #-2561	; 0xfffff5ff
   1f918:	svclt	0x00d8f7ff
   1f91c:	muleq	r1, lr, lr
   1f920:	ldrbmi	lr, [r0, sp, lsr #18]!
   1f924:	mvnslt	r4, r8, lsl #13
   1f928:	strmi	r1, [r1], r7, asr #16
   1f92c:			; <UNDEFINED> instruction: 0x46044616
   1f930:	beq	5ba74 <npth_sleep@plt+0x55d8c>
   1f934:			; <UNDEFINED> instruction: 0xf1bae005
   1f938:	svclt	0x00080f00
   1f93c:	adcsmi	r4, ip, #178257920	; 0xaa00000
   1f940:	stmdavc	r1!, {r1, r3, ip, lr, pc}
   1f944:			; <UNDEFINED> instruction: 0x46254630
   1f948:			; <UNDEFINED> instruction: 0xf7e53401
   1f94c:	stmdacs	r0, {r1, r2, r9, sl, fp, sp, lr, pc}
   1f950:	adcsmi	sp, ip, #1073741884	; 0x4000003c
   1f954:	mvnsle	r4, r2, lsl #13
   1f958:	andeq	lr, r9, sl, lsr #23
   1f95c:	svceq	0x0000f1ba
   1f960:	pop	{r0, ip, lr, pc}
   1f964:			; <UNDEFINED> instruction: 0x464087f0
   1f968:			; <UNDEFINED> instruction: 0x87f0e8bd
   1f96c:	ldrbtmi	r4, [sl], #-2561	; 0xfffff5ff
   1f970:	svclt	0x00d6f7ff
   1f974:	andeq	sl, r1, r6, asr #28
   1f978:			; <UNDEFINED> instruction: 0x212fb510
   1f97c:			; <UNDEFINED> instruction: 0xf7e54604
   1f980:	smlawtlt	r0, r8, pc, lr	; <UNPREDICTABLE>
   1f984:			; <UNDEFINED> instruction: 0x4010e8bd
   1f988:			; <UNDEFINED> instruction: 0xf7e53001
   1f98c:	qadd16mi	fp, r0, fp
   1f990:			; <UNDEFINED> instruction: 0x4010e8bd
   1f994:	svclt	0x0016f7e5
   1f998:			; <UNDEFINED> instruction: 0x212fb538
   1f99c:			; <UNDEFINED> instruction: 0xf7e54605
   1f9a0:	strhlt	lr, [r0, #-248]!	; 0xffffff08
   1f9a4:			; <UNDEFINED> instruction: 0x1c601b44
   1f9a8:	ldmdb	ip, {r0, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1f9ac:	strtmi	r4, [r2], -r9, lsr #12
   1f9b0:			; <UNDEFINED> instruction: 0xf7e54605
   1f9b4:	movwcs	lr, #3728	; 0xe90
   1f9b8:	strpl	r4, [fp, #-1576]!	; 0xfffff9d8
   1f9bc:	stmdami	r3, {r3, r4, r5, r8, sl, fp, ip, sp, pc}
   1f9c0:	ldrhtmi	lr, [r8], -sp
   1f9c4:			; <UNDEFINED> instruction: 0xf7e54478
   1f9c8:	svclt	0x0000befd
   1f9cc:	andeq	fp, r1, r4, asr r4
   1f9d0:	andcs	fp, r1, pc, lsl #8
   1f9d4:	addlt	fp, r3, r0, lsl #10
   1f9d8:	ldrsbtgt	pc, [ip], -pc	; <UNPREDICTABLE>
   1f9dc:	blmi	40a1f4 <npth_sleep@plt+0x40450c>
   1f9e0:			; <UNDEFINED> instruction: 0xf85244fc
   1f9e4:			; <UNDEFINED> instruction: 0xf85c1b04
   1f9e8:	ldmdavs	fp, {r0, r1, ip, sp}
   1f9ec:			; <UNDEFINED> instruction: 0xf04f9301
   1f9f0:	andls	r0, r0, #0, 6
   1f9f4:	blx	ff45d9fa <npth_sleep@plt+0xff457d12>
   1f9f8:	blmi	232224 <npth_sleep@plt+0x22c53c>
   1f9fc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1fa00:	blls	79a70 <npth_sleep@plt+0x73d88>
   1fa04:	qaddle	r4, sl, r4
   1fa08:			; <UNDEFINED> instruction: 0xf85db003
   1fa0c:	andlt	lr, r4, r4, lsl #22
   1fa10:			; <UNDEFINED> instruction: 0xf7e54770
   1fa14:	svclt	0x0000eafc
   1fa18:	andeq	pc, r2, r0, lsr r0	; <UNPREDICTABLE>
   1fa1c:	muleq	r0, ip, r5
   1fa20:	andeq	pc, r2, r4, lsl r0	; <UNPREDICTABLE>
   1fa24:	andcs	fp, r0, pc, lsl #8
   1fa28:	addlt	fp, r3, r0, lsl #10
   1fa2c:	ldrsbtgt	pc, [ip], -pc	; <UNPREDICTABLE>
   1fa30:	blmi	40a248 <npth_sleep@plt+0x404560>
   1fa34:			; <UNDEFINED> instruction: 0xf85244fc
   1fa38:			; <UNDEFINED> instruction: 0xf85c1b04
   1fa3c:	ldmdavs	fp, {r0, r1, ip, sp}
   1fa40:			; <UNDEFINED> instruction: 0xf04f9301
   1fa44:	andls	r0, r0, #0, 6
   1fa48:	blx	fe9dda4e <npth_sleep@plt+0xfe9d7d66>
   1fa4c:	blmi	232278 <npth_sleep@plt+0x22c590>
   1fa50:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1fa54:	blls	79ac4 <npth_sleep@plt+0x73ddc>
   1fa58:	qaddle	r4, sl, r4
   1fa5c:			; <UNDEFINED> instruction: 0xf85db003
   1fa60:	andlt	lr, r4, r4, lsl #22
   1fa64:			; <UNDEFINED> instruction: 0xf7e54770
   1fa68:	svclt	0x0000ead2
   1fa6c:	ldrdeq	lr, [r2], -ip
   1fa70:	muleq	r0, ip, r5
   1fa74:	andeq	lr, r2, r0, asr #31
   1fa78:	andcs	fp, r3, pc, lsl #8
   1fa7c:	addlt	fp, r3, r0, lsl #10
   1fa80:	ldrsbtgt	pc, [ip], -pc	; <UNPREDICTABLE>
   1fa84:	blmi	40a29c <npth_sleep@plt+0x4045b4>
   1fa88:			; <UNDEFINED> instruction: 0xf85244fc
   1fa8c:			; <UNDEFINED> instruction: 0xf85c1b04
   1fa90:	ldmdavs	fp, {r0, r1, ip, sp}
   1fa94:			; <UNDEFINED> instruction: 0xf04f9301
   1fa98:	andls	r0, r0, #0, 6
   1fa9c:	blx	1f5daa2 <npth_sleep@plt+0x1f57dba>
   1faa0:	blmi	2322cc <npth_sleep@plt+0x22c5e4>
   1faa4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1faa8:	blls	79b18 <npth_sleep@plt+0x73e30>
   1faac:	qaddle	r4, sl, r4
   1fab0:			; <UNDEFINED> instruction: 0xf85db003
   1fab4:	andlt	lr, r4, r4, lsl #22
   1fab8:			; <UNDEFINED> instruction: 0xf7e54770
   1fabc:	svclt	0x0000eaa8
   1fac0:	andeq	lr, r2, r8, lsl #31
   1fac4:	muleq	r0, ip, r5
   1fac8:	andeq	lr, r2, ip, ror #30
   1facc:	andcs	fp, r2, pc, lsl #8
   1fad0:	addlt	fp, r3, r0, lsl #10
   1fad4:	ldrsbtgt	pc, [ip], -pc	; <UNPREDICTABLE>
   1fad8:	blmi	40a2f0 <npth_sleep@plt+0x404608>
   1fadc:			; <UNDEFINED> instruction: 0xf85244fc
   1fae0:			; <UNDEFINED> instruction: 0xf85c1b04
   1fae4:	ldmdavs	fp, {r0, r1, ip, sp}
   1fae8:			; <UNDEFINED> instruction: 0xf04f9301
   1faec:	andls	r0, r0, #0, 6
   1faf0:	blx	14ddaf6 <npth_sleep@plt+0x14d7e0e>
   1faf4:	blmi	232320 <npth_sleep@plt+0x22c638>
   1faf8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1fafc:	blls	79b6c <npth_sleep@plt+0x73e84>
   1fb00:	qaddle	r4, sl, r4
   1fb04:			; <UNDEFINED> instruction: 0xf85db003
   1fb08:	andlt	lr, r4, r4, lsl #22
   1fb0c:			; <UNDEFINED> instruction: 0xf7e54770
   1fb10:	svclt	0x0000ea7e
   1fb14:	andeq	lr, r2, r4, lsr pc
   1fb18:	muleq	r0, ip, r5
   1fb1c:	andeq	lr, r2, r8, lsl pc
   1fb20:	ldmlt	ip, {r0, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1fb24:			; <UNDEFINED> instruction: 0x4607b4f0
   1fb28:	cdpcs	8, 0, cr7, cr9, cr6, {0}
   1fb2c:	mcrcs	15, 1, fp, cr0, cr8, {0}
   1fb30:			; <UNDEFINED> instruction: 0xf817d105
   1fb34:	cdpcs	15, 0, cr6, cr9, cr1, {0}
   1fb38:	mcrcs	15, 1, fp, cr0, cr8, {0}
   1fb3c:			; <UNDEFINED> instruction: 0xf1a6d0f9
   1fb40:	andcs	r0, r0, r0, lsr ip
   1fb44:	blx	17e7f4c <npth_sleep@plt+0x17e2264>
   1fb48:	blcs	29c980 <npth_sleep@plt+0x296c98>
   1fb4c:	stmdane	r3, {r1, r2, r4, fp, ip, lr, pc}
   1fb50:	svcvs	0x0001f817
   1fb54:	andeq	lr, r1, #66560	; 0x10400
   1fb58:	ldrsbmi	r1, [r2, #-139]	; 0xffffff75
   1fb5c:	bl	1065bd0 <npth_sleep@plt+0x105fee8>
   1fb60:	ldmne	ip, {r1, r9}^
   1fb64:	streq	lr, [r2, #-2882]	; 0xfffff4be
   1fb68:	andeq	lr, ip, r4, lsl fp
   1fb6c:	mvnvc	lr, r5, asr #22
   1fb70:	ldfeqd	f7, [r0], #-664	; 0xfffffd68
   1fb74:			; <UNDEFINED> instruction: 0xf38cfa5f
   1fb78:	stmible	r8!, {r0, r3, r8, r9, fp, sp}^
   1fb7c:			; <UNDEFINED> instruction: 0x4770bcf0
   1fb80:			; <UNDEFINED> instruction: 0xf1a27802
   1fb84:	sbcslt	r0, r9, #48, 6	; 0xc0000000
   1fb88:	stmdble	sp, {r0, r3, r8, fp, sp}
   1fb8c:	movteq	pc, #4514	; 0x11a2	; <UNPREDICTABLE>
   1fb90:	svclt	0x009c2b05
   1fb94:	teqeq	r7, #-2147483608	; 0x80000028	; <UNPREDICTABLE>
   1fb98:	stmdble	r6, {r0, r1, r3, r4, r8}
   1fb9c:	msreq	SPSR_c, #-2147483608	; 0x80000028
   1fba0:	ldmdale	r8, {r0, r2, r8, r9, fp, sp}
   1fba4:	cmpeq	r7, #-2147483608	; 0x80000028	; <UNPREDICTABLE>
   1fba8:	stmdavc	r2, {r0, r1, r3, r4, r8}^
   1fbac:	eorseq	pc, r0, r2, lsr #3
   1fbb0:	stmdbcs	r9, {r0, r6, r7, r9, ip, sp, pc}
   1fbb4:			; <UNDEFINED> instruction: 0xf1a2d905
   1fbb8:	stmdbcs	r5, {r0, r6, r8}
   1fbbc:			; <UNDEFINED> instruction: 0xf1a2d803
   1fbc0:	ldrmi	r0, [r8], #-55	; 0xffffffc9
   1fbc4:			; <UNDEFINED> instruction: 0xf1a24770
   1fbc8:	stmdbcs	r5, {r0, r5, r6, r8}
   1fbcc:			; <UNDEFINED> instruction: 0xf1a2d803
   1fbd0:	ldrmi	r0, [r8], #-87	; 0xffffffa9
   1fbd4:			; <UNDEFINED> instruction: 0xf04f4770
   1fbd8:			; <UNDEFINED> instruction: 0x477030ff
   1fbdc:	ldr	fp, [r3, #-257]	; 0xfffffeff
   1fbe0:	ldrbmi	r4, [r0, -r8, lsl #12]!
   1fbe4:	ldmdacs	r9, {r0, r6, fp, ip, sp}
   1fbe8:	andcs	fp, r0, ip, lsl #31
   1fbec:	ldrbmi	r2, [r0, -r1]!
   1fbf0:	ldmdacs	r9, {r0, r5, r6, fp, ip, sp}
   1fbf4:	andcs	fp, r0, ip, lsl #31
   1fbf8:	ldrbmi	r2, [r0, -r1]!
   1fbfc:	msreq	SPSR_c, #160, 2	; 0x28
   1fc00:	svclt	0x00982b19
   1fc04:	eoreq	pc, r0, r0, lsr #32
   1fc08:	svclt	0x00004770
   1fc0c:	movteq	pc, #4512	; 0x11a0	; <UNPREDICTABLE>
   1fc10:	svclt	0x00982b19
   1fc14:	eoreq	pc, r0, r0, asr #32
   1fc18:	svclt	0x00004770
   1fc1c:	mvnlt	r7, r3, lsl #16
   1fc20:			; <UNDEFINED> instruction: 0x4604b410
   1fc24:			; <UNDEFINED> instruction: 0xf814e002
   1fc28:			; <UNDEFINED> instruction: 0xb1a33f01
   1fc2c:	svceq	0x0080f013
   1fc30:	subeq	pc, r1, #-1073741784	; 0xc0000028
   1fc34:	tstcs	r1, ip, lsl #30
   1fc38:	bcs	668040 <npth_sleep@plt+0x662358>
   1fc3c:	andcs	fp, r0, #140, 30	; 0x230
   1fc40:	andeq	pc, r1, #1
   1fc44:	rscle	r2, lr, r0, lsl #20
   1fc48:	nopeq	{67}	; 0x43
   1fc4c:			; <UNDEFINED> instruction: 0xf8147023
   1fc50:	blcs	2f85c <npth_sleep@plt+0x29b74>
   1fc54:			; <UNDEFINED> instruction: 0xf85dd1ea
   1fc58:	ldrbmi	r4, [r0, -r4, lsl #22]!
   1fc5c:	svclt	0x00004770
   1fc60:	mvnlt	r7, r3, lsl #16
   1fc64:			; <UNDEFINED> instruction: 0x4604b410
   1fc68:			; <UNDEFINED> instruction: 0xf814e002
   1fc6c:			; <UNDEFINED> instruction: 0xb1a33f01
   1fc70:	svceq	0x0080f013
   1fc74:	rsbeq	pc, r1, #-1073741784	; 0xc0000028
   1fc78:	tstcs	r1, ip, lsl #30
   1fc7c:	bcs	668084 <npth_sleep@plt+0x66239c>
   1fc80:	andcs	fp, r0, #140, 30	; 0x230
   1fc84:	andeq	pc, r1, #1
   1fc88:	rscle	r2, lr, r0, lsl #20
   1fc8c:	nopeq	{35}	; 0x23
   1fc90:			; <UNDEFINED> instruction: 0xf8147023
   1fc94:	blcs	2f8a0 <npth_sleep@plt+0x29bb8>
   1fc98:			; <UNDEFINED> instruction: 0xf85dd1ea
   1fc9c:	ldrbmi	r4, [r0, -r4, lsl #22]!
   1fca0:	svclt	0x00004770
   1fca4:	eorsle	r4, r9, r8, lsl #5
   1fca8:	stmdavc	r3, {r4, r5, r6, r7, sl, ip, sp, pc}
   1fcac:	strmi	fp, [sl], -fp, lsr #6
   1fcb0:	ands	r4, r3, r4, lsl #12
   1fcb4:	mulle	sp, r8, r2
   1fcb8:			; <UNDEFINED> instruction: 0xf1a02919
   1fcbc:	ldrmi	r0, [sp], -r1, ror #14
   1fcc0:			; <UNDEFINED> instruction: 0xf023bf98
   1fcc4:	svccs	0x00190520
   1fcc8:	svclt	0x00984606
   1fccc:	strteq	pc, [r0], -r0, lsr #32
   1fcd0:	tstle	lr, lr, lsr #5
   1fcd4:	svccc	0x0001f814
   1fcd8:	cmnlt	r3, r1, lsl r6
   1fcdc:	bleq	9dd2c <npth_sleep@plt+0x98044>
   1fce0:	msreq	SPSR_c, r3, lsr #3
   1fce4:	stmdacs	r0, {r2, r3, r4, r7, r9, sl, lr}
   1fce8:	ldmdbcs	r9, {r2, r5, r6, r7, r8, ip, lr, pc}
   1fcec:			; <UNDEFINED> instruction: 0xf02cbf98
   1fcf0:	bl	feb22d78 <npth_sleep@plt+0xfeb1d090>
   1fcf4:	ldcllt	0, cr0, [r0]
   1fcf8:	stmdavc	r8, {r4, r5, r6, r8, r9, sl, lr}
   1fcfc:	stceq	0, cr15, [r0], {79}	; 0x4f
   1fd00:	strbeq	pc, [r1, -r0, lsr #3]!	; <UNPREDICTABLE>
   1fd04:	rscsle	r2, r6, r0, lsl #16
   1fd08:	svclt	0x00982f19
   1fd0c:	eoreq	pc, r0, r0, lsr #32
   1fd10:	ldmdbcs	r9, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   1fd14:			; <UNDEFINED> instruction: 0xf023bf98
   1fd18:	ldrb	r0, [r5, r0, lsr #24]!
   1fd1c:	ldrbmi	r2, [r0, -r0]!
   1fd20:	svclt	0x00182a00
   1fd24:	andsle	r4, sp, r8, lsl #5
   1fd28:	stmdbcc	r1, {r0, r9, fp, ip, sp}
   1fd2c:	stmne	r4, {r4, r5, sl, ip, sp, pc}
   1fd30:			; <UNDEFINED> instruction: 0xb1a3e002
   1fd34:			; <UNDEFINED> instruction: 0xd1124293
   1fd38:			; <UNDEFINED> instruction: 0xf1a37803
   1fd3c:	bcs	660648 <npth_sleep@plt+0x65a960>
   1fd40:	svccs	0x0001f811
   1fd44:			; <UNDEFINED> instruction: 0xf043bf98
   1fd48:			; <UNDEFINED> instruction: 0xf1a20320
   1fd4c:	cfldr32cs	mvfx0, [r9, #-260]	; 0xfffffefc
   1fd50:			; <UNDEFINED> instruction: 0xf042bf98
   1fd54:	adcmi	r0, r0, #32, 4
   1fd58:	andeq	pc, r1, r0, lsl #2
   1fd5c:	bne	fe654508 <npth_sleep@plt+0xfe64e820>
   1fd60:			; <UNDEFINED> instruction: 0x4770bc30
   1fd64:	ldrbmi	r2, [r0, -r0]!
   1fd68:	andle	r4, r0, r1, lsl #5
   1fd6c:	andcs	lr, r0, r0, ror #8
   1fd70:	svclt	0x00004770
   1fd74:	andsle	r4, ip, r8, lsl #5
   1fd78:	stmdavc	r2, {r4, sl, ip, sp, pc}
   1fd7c:	stmdblt	sl!, {r2, r3, fp, ip, sp, lr}
   1fd80:			; <UNDEFINED> instruction: 0xf810e00d
   1fd84:			; <UNDEFINED> instruction: 0xf8112f01
   1fd88:	cmplt	r2, r1, lsl #30
   1fd8c:			; <UNDEFINED> instruction: 0xf384fab4
   1fd90:	adcmi	r0, r2, #1490944	; 0x16c000
   1fd94:			; <UNDEFINED> instruction: 0xf043bf18
   1fd98:	blcs	209a4 <npth_sleep@plt+0x1acbc>
   1fd9c:	adcmi	sp, r2, #241	; 0xf1
   1fda0:	andcs	fp, r0, r8, lsl #30
   1fda4:	subslt	sp, r2, #2
   1fda8:	bne	44c730 <npth_sleep@plt+0x446a48>
   1fdac:	blmi	15df28 <npth_sleep@plt+0x158240>
   1fdb0:	andcs	r4, r0, r0, ror r7
   1fdb4:	svclt	0x00004770
   1fdb8:			; <UNDEFINED> instruction: 0x4604b5f8
   1fdbc:	addmi	fp, fp, #-1073741778	; 0xc000002e
   1fdc0:	ldmdale	r2, {r0, r1, r2, r3, r4, r9, sl, lr}
   1fdc4:	stmdbne	r5, {r0, r2, r3, r6, r7, r9, fp, ip}^
   1fdc8:	addsmi	sp, r0, #-268435456	; 0xf0000000
   1fdcc:	andle	r4, lr, r6, lsl r6
   1fdd0:			; <UNDEFINED> instruction: 0x4631463a
   1fdd4:			; <UNDEFINED> instruction: 0xf7ff4620
   1fdd8:	cmplt	r0, fp, lsr #24	; <UNPREDICTABLE>
   1fddc:	adcmi	r3, r5, #16777216	; 0x1000000
   1fde0:	adcmi	sp, r6, #201326592	; 0xc000000
   1fde4:			; <UNDEFINED> instruction: 0x4630d1f4
   1fde8:	strdcs	fp, [r0], -r8
   1fdec:			; <UNDEFINED> instruction: 0x4620bdf8
   1fdf0:	svclt	0x0000bdf8
   1fdf4:			; <UNDEFINED> instruction: 0x4605b538
   1fdf8:	cmplt	ip, r4, lsl #16
   1fdfc:	b	ffbddd98 <npth_sleep@plt+0xffbd80b0>
   1fe00:	strmi	r4, [r1], -fp, lsr #12
   1fe04:			; <UNDEFINED> instruction: 0xf852680a
   1fe08:	andsvc	r2, sl, r4, lsr #32
   1fe0c:	svcmi	0x0001f813
   1fe10:	mvnsle	r2, r0, lsl #24
   1fe14:	ldclt	6, cr4, [r8, #-160]!	; 0xffffff60
   1fe18:	bcc	8c5c8 <npth_sleep@plt+0x868e0>
   1fe1c:	mvnsmi	lr, sp, lsr #18
   1fe20:	bl	2773c <npth_sleep@plt+0x21a54>
   1fe24:	cdpne	8, 4, cr0, cr15, cr2, {0}
   1fe28:	svcmi	0x0001f815
   1fe2c:	svcvs	0x0001f817
   1fe30:			; <UNDEFINED> instruction: 0xd00842b4
   1fe34:	b	ff65ddd0 <npth_sleep@plt+0xff6580e8>
   1fe38:			; <UNDEFINED> instruction: 0xf8536803
   1fe3c:			; <UNDEFINED> instruction: 0xf8532026
   1fe40:	addsmi	r3, sl, #36	; 0x24
   1fe44:	strmi	sp, [r8, #260]!	; 0x104
   1fe48:	andcs	sp, r0, lr, ror #3
   1fe4c:	ldrhhi	lr, [r0, #141]!	; 0x8d
   1fe50:	pop	{r5, r7, r8, r9, fp, ip}
   1fe54:			; <UNDEFINED> instruction: 0x461081f0
   1fe58:	svclt	0x00004770
   1fe5c:	andcs	fp, r1, #16, 2
   1fe60:	bllt	adde64 <npth_sleep@plt+0xad817c>
   1fe64:	svclt	0x00004770
   1fe68:	andcs	fp, r0, #16, 2
   1fe6c:	bllt	95de70 <npth_sleep@plt+0x958188>
   1fe70:	svclt	0x00004770
   1fe74:	bmi	4cceb8 <npth_sleep@plt+0x4c71d0>
   1fe78:	addlt	fp, r3, r0, lsl #10
   1fe7c:	ldrbtmi	r4, [sl], #-2833	; 0xfffff4ef
   1fe80:	ldmpl	r3, {r2, fp, ip, pc}^
   1fe84:	movwls	r6, #6171	; 0x181b
   1fe88:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1fe8c:	stmdbge	r5, {r7, r8, ip, sp, pc}
   1fe90:			; <UNDEFINED> instruction: 0xf7ff9100
   1fe94:	bmi	35e368 <npth_sleep@plt+0x358680>
   1fe98:	ldrbtmi	r4, [sl], #-2826	; 0xfffff4f6
   1fe9c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1fea0:	subsmi	r9, sl, r1, lsl #22
   1fea4:	andlt	sp, r3, r9, lsl #2
   1fea8:	bl	15e024 <npth_sleep@plt+0x15833c>
   1feac:	ldrbmi	fp, [r0, -r4]!
   1feb0:	ldrbtmi	r4, [r8], #-2054	; 0xfffff7fa
   1feb4:	cdp	7, 14, cr15, cr2, cr5, {7}
   1feb8:			; <UNDEFINED> instruction: 0xf7e5e7ed
   1febc:	svclt	0x0000e8a8
   1fec0:	muleq	r2, r2, fp
   1fec4:	muleq	r0, ip, r5
   1fec8:	andeq	lr, r2, r6, ror fp
   1fecc:	andeq	r6, r1, r6, ror #20
   1fed0:	bmi	80cf14 <npth_sleep@plt+0x80722c>
   1fed4:	addlt	fp, r2, r0, lsl r5
   1fed8:	ldrbtmi	r4, [sl], #-2846	; 0xfffff4e2
   1fedc:	ldcmi	8, cr9, [lr], {4}
   1fee0:	ldrbtmi	r5, [ip], #-2259	; 0xfffff72d
   1fee4:	movwls	r6, #6171	; 0x181b
   1fee8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1feec:	stmdbge	r5, {r3, r7, r8, ip, sp, pc}
   1fef0:			; <UNDEFINED> instruction: 0xf7ff9100
   1fef4:	orrslt	pc, r8, r3, lsl #18
   1fef8:	blmi	5b2760 <npth_sleep@plt+0x5aca78>
   1fefc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1ff00:	blls	79f70 <npth_sleep@plt+0x74288>
   1ff04:	qaddle	r4, sl, r9
   1ff08:	pop	{r1, ip, sp, pc}
   1ff0c:	andlt	r4, r4, r0, lsl r0
   1ff10:	ldmdami	r3, {r4, r5, r6, r8, r9, sl, lr}
   1ff14:			; <UNDEFINED> instruction: 0xf7e54478
   1ff18:	ubfx	lr, r8, #24, #13
   1ff1c:	ldmda	r6!, {r0, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1ff20:	bl	fe45debc <npth_sleep@plt+0xfe4581d4>
   1ff24:	stmiapl	r3!, {r0, r1, r2, r3, r8, r9, fp, lr}^
   1ff28:	stmdavs	r2, {r0, r1, r3, r4, fp, sp, lr}
   1ff2c:	andle	r2, r8, r6, lsl sl
   1ff30:	andscs	r4, r6, #851968	; 0xd0000
   1ff34:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
   1ff38:	stmdb	r2, {r0, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1ff3c:			; <UNDEFINED> instruction: 0xf7e52002
   1ff40:	stmdami	sl, {r2, r5, r7, r9, fp, sp, lr, pc}
   1ff44:	tstcs	r1, r5, lsr #4
   1ff48:			; <UNDEFINED> instruction: 0xf7e54478
   1ff4c:			; <UNDEFINED> instruction: 0xe7f5e93a
   1ff50:	andeq	lr, r2, r6, lsr fp
   1ff54:	muleq	r0, ip, r5
   1ff58:	andeq	lr, r2, lr, lsr #22
   1ff5c:	andeq	lr, r2, r4, lsl fp
   1ff60:	andeq	r6, r1, r4, lsl #20
   1ff64:	andeq	r0, r0, r4, lsr #11
   1ff68:	andeq	sl, r1, lr, lsr #17
   1ff6c:	andeq	sl, r1, r4, ror r8
   1ff70:	mvnsmi	lr, #737280	; 0xb4000
   1ff74:	ldrmi	fp, [lr], -r3, lsl #1
   1ff78:	pkhbtmi	r4, r0, r5, lsl #12
   1ff7c:	andls	r4, r1, #12, 12	; 0xc00000
   1ff80:	b	ffaddf1c <npth_sleep@plt+0xffad8234>
   1ff84:	smlsdcs	r1, r8, r3, fp
   1ff88:	strtmi	r3, [r1], -r1
   1ff8c:	b	ff95df28 <npth_sleep@plt+0xff958240>
   1ff90:	smladxcc	r1, fp, r6, r4
   1ff94:	mvnsle	r2, r0, lsl #16
   1ff98:			; <UNDEFINED> instruction: 0x21041c98
   1ff9c:	bl	fe55df38 <npth_sleep@plt+0xfe558250>
   1ffa0:	biclt	r4, r0, r7, lsl #12
   1ffa4:	andhi	pc, r0, r0, asr #17
   1ffa8:	strbmi	r4, [r0], -r1, lsr #12
   1ffac:	b	ff55df48 <npth_sleep@plt+0xff558260>
   1ffb0:			; <UNDEFINED> instruction: 0x46b9b1b8
   1ffb4:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   1ffb8:	andvc	r1, r5, r3, asr #24
   1ffbc:			; <UNDEFINED> instruction: 0xf8494621
   1ffc0:	ldrmi	r3, [r8], -r4, lsl #30
   1ffc4:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
   1ffc8:	b	ff1ddf64 <npth_sleep@plt+0xff1d827c>
   1ffcc:	mvnsle	r2, r0, lsl #16
   1ffd0:			; <UNDEFINED> instruction: 0xf8c6b10e
   1ffd4:	ldrtmi	r8, [r8], -r0
   1ffd8:	pop	{r0, r1, ip, sp, pc}
   1ffdc:	strdcs	r8, [r2], -r0
   1ffe0:			; <UNDEFINED> instruction: 0xf04fe7db
   1ffe4:	ldrb	r0, [r3, r1, lsl #16]!
   1ffe8:	ldrbmi	lr, [r0, sp, lsr #18]!
   1ffec:	strmi	r4, [sp], -r4, lsl #12
   1fff0:	stcl	7, cr15, [sl, #-916]	; 0xfffffc6c
   1fff4:			; <UNDEFINED> instruction: 0xf0002800
   1fff8:	strcs	r8, [r1], -r3, lsl #1
   1fffc:	strtmi	r3, [r9], -r1
   20000:	stcl	7, cr15, [r2, #-916]	; 0xfffffc6c
   20004:			; <UNDEFINED> instruction: 0x36014633
   20008:	mvnsle	r2, r0, lsl #16
   2000c:			; <UNDEFINED> instruction: 0xf0133302
   20010:	b	13f3d18 <npth_sleep@plt+0x13ee030>
   20014:	smulbble	fp, r3, r9
   20018:			; <UNDEFINED> instruction: 0xf7e54620
   2001c:	andcc	lr, r1, sl, ror sl
   20020:	andeq	lr, r0, r9, lsl fp
   20024:	strcs	fp, [r1], -ip, lsr #30
   20028:	rsble	r2, r1, #0, 12
   2002c:	cdp	7, 0, cr15, cr8, cr4, {7}
   20030:	stmdacs	r0, {r7, r9, sl, lr}
   20034:	strmi	sp, [r1], #89	; 0x59
   20038:	svcne	0x00074621
   2003c:			; <UNDEFINED> instruction: 0x464846b2
   20040:			; <UNDEFINED> instruction: 0xf7e5464c
   20044:			; <UNDEFINED> instruction: 0x4629e8fa
   20048:			; <UNDEFINED> instruction: 0xf7e54620
   2004c:			; <UNDEFINED> instruction: 0xb328ed1e
   20050:	andge	pc, r0, r0, lsl #17
   20054:	blcs	27e0e8 <npth_sleep@plt+0x278400>
   20058:	blcs	84fcc0 <npth_sleep@plt+0x849fd8>
   2005c:			; <UNDEFINED> instruction: 0xf814d105
   20060:	blcs	26fc6c <npth_sleep@plt+0x269f84>
   20064:	blcs	84fccc <npth_sleep@plt+0x849fe4>
   20068:	mcrne	0, 2, sp, cr3, cr9, {7}
   2006c:	stmdale	fp, {r2, r3, r4, r7, r9, lr}
   20070:	and	r4, r3, r3, lsl #12
   20074:			; <UNDEFINED> instruction: 0xf883429c
   20078:	andle	sl, r5, r0
   2007c:	stccs	8, cr15, [r1, #-76]	; 0xffffffb4
   20080:	svclt	0x00182a09
   20084:	rscsle	r2, r5, r0, lsr #20
   20088:	svcmi	0x0004f847
   2008c:	strtmi	r1, [r9], -r4, asr #24
   20090:	strtmi	r3, [r0], -r1, lsl #12
   20094:	ldcl	7, cr15, [r8], #916	; 0x394
   20098:	bicsle	r2, r9, r0, lsl #16
   2009c:	blcs	27e130 <npth_sleep@plt+0x278448>
   200a0:	blcs	84fd08 <npth_sleep@plt+0x84a020>
   200a4:			; <UNDEFINED> instruction: 0xf814d105
   200a8:	blcs	26fcb4 <npth_sleep@plt+0x269fcc>
   200ac:	blcs	84fd14 <npth_sleep@plt+0x84a02c>
   200b0:			; <UNDEFINED> instruction: 0x4620d0f9
   200b4:	b	b5e050 <npth_sleep@plt+0xb58368>
   200b8:	stmdane	r3!, {r0, fp, ip, sp}
   200bc:	tstcs	r0, sl, lsl #4
   200c0:	addsmi	lr, ip, #2
   200c4:	stmdale	r5, {r0, r3, r4, r6, ip, sp, lr}
   200c8:	stmdbcs	r1, {r0, r1, r4, fp, ip, sp, lr, pc}
   200cc:	svclt	0x00182a09
   200d0:	rscsle	r2, r6, r0, lsr #20
   200d4:	strhcs	r0, [r0, -r3]
   200d8:	andeq	lr, r3, #8, 22	; 0x2000
   200dc:	strbmi	r3, [r3], #-776	; 0xfffffcf8
   200e0:	eormi	pc, r6, r8, asr #16
   200e4:			; <UNDEFINED> instruction: 0x60514599
   200e8:	strbmi	sp, [r0], -sp, lsl #2
   200ec:			; <UNDEFINED> instruction: 0x87f0e8bd
   200f0:			; <UNDEFINED> instruction: 0xf04f200c
   200f4:			; <UNDEFINED> instruction: 0xf7e50800
   200f8:	strbmi	lr, [r0], -ip, asr #24
   200fc:			; <UNDEFINED> instruction: 0x87f0e8bd
   20100:	stmdbeq	r8, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   20104:	blmi	199f2c <npth_sleep@plt+0x194244>
   20108:	andspl	pc, pc, #64, 4
   2010c:	stmdami	r5, {r2, r8, fp, lr}
   20110:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   20114:	ldrbtmi	r3, [r8], #-788	; 0xfffffcec
   20118:	stcl	7, cr15, [r0, #916]!	; 0x394
   2011c:	andeq	sl, r1, r4, lsl r7
   20120:	andeq	sl, r1, r2, ror #12
   20124:	andeq	sl, r1, r6, ror #13
   20128:			; <UNDEFINED> instruction: 0x4616b5f8
   2012c:	blcs	83e140 <npth_sleep@plt+0x838458>
   20130:			; <UNDEFINED> instruction: 0xf810d103
   20134:	blcs	82fd40 <npth_sleep@plt+0x82a058>
   20138:	strcs	sp, [r0], #-251	; 0xffffff05
   2013c:	strtmi	r1, [r7], -sp, lsl #30
   20140:			; <UNDEFINED> instruction: 0xd01242b4
   20144:			; <UNDEFINED> instruction: 0xf8452120
   20148:			; <UNDEFINED> instruction: 0xf7e50f04
   2014c:	strcc	lr, [r1], #-2566	; 0xfffff5fa
   20150:	cmplt	r0, r3, lsl #12
   20154:	blvc	9e15c <npth_sleep@plt+0x98474>
   20158:	blcs	83e2cc <npth_sleep@plt+0x8385e4>
   2015c:			; <UNDEFINED> instruction: 0xf810d103
   20160:	blcs	82fd6c <npth_sleep@plt+0x82a084>
   20164:	blcs	54558 <npth_sleep@plt+0x4e870>
   20168:	strtmi	sp, [r0], -sl, ror #3
   2016c:	svclt	0x0000bdf8
   20170:	strcs	fp, [r0], #-1528	; 0xfffffa08
   20174:	strmi	r1, [r3], -sp, lsl #30
   20178:			; <UNDEFINED> instruction: 0x46274616
   2017c:			; <UNDEFINED> instruction: 0xf845e00a
   20180:	strcc	r3, [r1], #-3844	; 0xfffff0fc
   20184:	stmib	r8!, {r0, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   20188:	strmi	fp, [r3], -r8, asr #2
   2018c:	blvc	9e1a0 <npth_sleep@plt+0x984b8>
   20190:			; <UNDEFINED> instruction: 0xb1217841
   20194:			; <UNDEFINED> instruction: 0x461842b4
   20198:	teqeq	sl, pc, asr #32	; <UNPREDICTABLE>
   2019c:	strtmi	sp, [r0], -pc, ror #3
   201a0:	svclt	0x0000bdf8
   201a4:	blmi	8f2a34 <npth_sleep@plt+0x8ecd4c>
   201a8:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
   201ac:	ldmpl	r3, {r0, r3, r7, ip, sp, pc}^
   201b0:	movwls	r6, #30747	; 0x781b
   201b4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   201b8:	eorsle	r2, r3, r0, lsl #16
   201bc:	bge	cadd0 <npth_sleep@plt+0xc50e8>
   201c0:	stmdbge	r1, {r2, r3, r9, sl, lr}
   201c4:			; <UNDEFINED> instruction: 0xff0cf7fe
   201c8:	cmplt	r8, #5242880	; 0x500000
   201cc:	blge	1ccee4 <npth_sleep@plt+0x1c71fc>
   201d0:	stmdbge	r4, {r0, r2, r9, fp, sp, pc}
   201d4:			; <UNDEFINED> instruction: 0xf7fe4620
   201d8:	tstlt	r8, #3, 30	; <UNPREDICTABLE>
   201dc:	bls	146de8 <npth_sleep@plt+0x141100>
   201e0:	mulle	pc, r3, r2	; <UNPREDICTABLE>
   201e4:	stmdacs	r0, {r3, r4, r7, r9, fp, ip}
   201e8:			; <UNDEFINED> instruction: 0xf04fbfb4
   201ec:	strdcs	r3, [r1], -pc	; <UNPREDICTABLE>
   201f0:	blmi	432a3c <npth_sleep@plt+0x42cd54>
   201f4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   201f8:	blls	1fa268 <npth_sleep@plt+0x1f4580>
   201fc:	tstle	r4, sl, asr r0
   20200:	ldclt	0, cr11, [r0, #-36]!	; 0xffffffdc
   20204:	bls	186e14 <npth_sleep@plt+0x18112c>
   20208:			; <UNDEFINED> instruction: 0xd1eb4293
   2020c:	bls	1c6e20 <npth_sleep@plt+0x1c1138>
   20210:			; <UNDEFINED> instruction: 0xd1e74293
   20214:	strtmi	r4, [r8], -r1, lsl #12
   20218:	stcl	7, cr15, [r2, #-912]!	; 0xfffffc70
   2021c:	mvnle	r2, r0, lsl #16
   20220:	strb	r2, [r5, r0]!
   20224:	andmi	pc, r0, pc, asr #32
   20228:			; <UNDEFINED> instruction: 0xf7e4e7e2
   2022c:	svclt	0x0000eef0
   20230:	andeq	lr, r2, r8, ror #16
   20234:	muleq	r0, ip, r5
   20238:	andeq	lr, r2, ip, lsl r8
   2023c:	svcmi	0x00f0e92d
   20240:	strmi	fp, [lr], -r3, lsl #1
   20244:			; <UNDEFINED> instruction: 0xf7e59200
   20248:	andls	lr, r1, sl, lsl sp
   2024c:			; <UNDEFINED> instruction: 0xf0002800
   20250:			; <UNDEFINED> instruction: 0xf8df8088
   20254:	smladcs	r0, ip, r1, r9
   20258:	ldrtmi	r4, [sp], -r4, lsl #12
   2025c:			; <UNDEFINED> instruction: 0x46b844f9
   20260:	ldrbmi	r4, [r8], -r3, lsl #13
   20264:			; <UNDEFINED> instruction: 0xf7e44649
   20268:	bl	31b818 <npth_sleep@plt+0x315b30>
   2026c:	rfeda	fp
   20270:			; <UNDEFINED> instruction: 0xf1bbb000
   20274:	eorsle	r0, pc, sl, lsl #30
   20278:			; <UNDEFINED> instruction: 0x0004ebba
   2027c:	strmi	sp, [r1], -r3
   20280:			; <UNDEFINED> instruction: 0xf7ff4620
   20284:	addmi	pc, r6, #3162112	; 0x304000
   20288:	blls	57328 <npth_sleep@plt+0x51640>
   2028c:	bl	fe9a70a4 <npth_sleep@plt+0xfe9a13bc>
   20290:	addmi	r0, r3, #1280	; 0x500
   20294:	strbeq	lr, [r4], #-2639	; 0xfffff5b1
   20298:	bne	ff050190 <npth_sleep@plt+0xff04a4a8>
   2029c:	streq	lr, [r0], #2820	; 0xb04
   202a0:	svclt	0x00b44564
   202a4:	strcs	r2, [r1], #-1024	; 0xfffffc00
   202a8:	svclt	0x00142d00
   202ac:	strcs	r4, [r0, #-1573]	; 0xfffff9db
   202b0:			; <UNDEFINED> instruction: 0xf898b115
   202b4:	strbmi	fp, [r2], r0
   202b8:	svceq	0x0000f1bb
   202bc:			; <UNDEFINED> instruction: 0x46d3d03b
   202c0:			; <UNDEFINED> instruction: 0xf80b210a
   202c4:			; <UNDEFINED> instruction: 0xf89a1b01
   202c8:	stmdbcs	r0!, {r0, ip}
   202cc:	smladcs	r0, fp, r0, sp
   202d0:			; <UNDEFINED> instruction: 0x463d465c
   202d4:			; <UNDEFINED> instruction: 0xe7c446b8
   202d8:	svceq	0x0000f1bb
   202dc:			; <UNDEFINED> instruction: 0xf89ad02b
   202e0:			; <UNDEFINED> instruction: 0xf10a1001
   202e4:	stmdbcs	r0!, {r0, r8, r9, fp}
   202e8:			; <UNDEFINED> instruction: 0xf81bd103
   202ec:	stmdbcs	r0!, {r0, r8, r9, sl, fp, ip}
   202f0:			; <UNDEFINED> instruction: 0x4605d0fb
   202f4:	sbfx	r4, r0, #13, #21
   202f8:	bleq	9c728 <npth_sleep@plt+0x96a40>
   202fc:	strtmi	r2, [r8], r0, lsl #10
   20300:	ldrbmi	r2, [ip], -r1, lsl #14
   20304:			; <UNDEFINED> instruction: 0xf89ae7ad
   20308:	stmdbcs	r0!, {r1, ip}
   2030c:			; <UNDEFINED> instruction: 0xf10ad12d
   20310:	ldrmi	r0, [r4], -r3, lsl #4
   20314:	stmdavc	r1!, {r0, r9, ip, sp}
   20318:	rscsle	r2, sl, r0, lsr #18
   2031c:	strcs	r4, [r0, -r0, lsr #12]
   20320:	ldm	r6!, {r0, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   20324:	ldrtmi	r4, [sp], -r1, lsr #12
   20328:			; <UNDEFINED> instruction: 0x465c46b8
   2032c:	ldrbmi	r1, [r8], -r2, asr #24
   20330:	ldcl	7, cr15, [ip, #-912]	; 0xfffffc70
   20334:	stcls	7, cr14, [r1], {149}	; 0x95
   20338:			; <UNDEFINED> instruction: 0xf7e54620
   2033c:	bmi	39a6ec <npth_sleep@plt+0x394a04>
   20340:			; <UNDEFINED> instruction: 0x4601447a
   20344:			; <UNDEFINED> instruction: 0xf7ff4620
   20348:	ldmdblt	r7, {r0, r6, r7, r9, fp, ip, sp, lr, pc}^
   2034c:	cmplt	r3, r3, lsr #16
   20350:			; <UNDEFINED> instruction: 0xf7e54620
   20354:	stmdacc	r1, {r1, r2, r3, r4, r6, r7, fp, sp, lr, pc}
   20358:	blcs	2b73ec <npth_sleep@plt+0x2b1704>
   2035c:	blls	8ff74 <npth_sleep@plt+0x8a28c>
   20360:	stmdals	r1, {r0, r1, r2, r3, r4, sl, ip, lr}
   20364:	pop	{r0, r1, ip, sp, pc}
   20368:			; <UNDEFINED> instruction: 0xf10a8ff0
   2036c:	ldrb	r0, [r5, r2, lsl #8]
   20370:	andeq	sl, r1, r4, asr #11
   20374:	andeq	sl, r1, ip, lsl ip
   20378:	ldrlt	fp, [r0, #-320]	; 0xfffffec0
   2037c:	strtmi	r4, [r0], -r4, lsl #12
   20380:			; <UNDEFINED> instruction: 0xf7e46824
   20384:	stccs	14, cr14, [r0], {-0}
   20388:	ldfltd	f5, [r0, #-996]	; 0xfffffc1c
   2038c:	svclt	0x00004770
   20390:	ldrlt	fp, [r8, #-400]!	; 0xfffffe70
   20394:	strtmi	r4, [r5], -r4, lsl #12
   20398:	andeq	pc, r8, r5, lsl #2
   2039c:	ldm	r8!, {r0, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   203a0:	strmi	r6, [r1], -r4, lsr #16
   203a4:	tstcc	ip, r8, lsr #12
   203a8:	blx	d5c3be <npth_sleep@plt+0xd566d6>
   203ac:			; <UNDEFINED> instruction: 0xf7e44628
   203b0:	stccs	13, cr14, [r0], {234}	; 0xea
   203b4:	ldfltd	f5, [r8, #-956]!	; 0xfffffc44
   203b8:	svclt	0x00004770
   203bc:	addlt	fp, r3, r0, lsr r5
   203c0:	strmi	r4, [r8], -r5, lsl #12
   203c4:			; <UNDEFINED> instruction: 0xf7e59101
   203c8:	andcc	lr, ip, r4, lsr #17
   203cc:	stc	7, cr15, [sl], {228}	; 0xe4
   203d0:	movwcs	r9, #2305	; 0x901
   203d4:	andcc	r4, r8, r4, lsl #12
   203d8:			; <UNDEFINED> instruction: 0xf7e46063
   203dc:	stmdavs	fp!, {r1, r2, r3, r5, r8, r9, sl, fp, sp, lr, pc}
   203e0:	eorvs	r4, ip, r0, lsr #12
   203e4:	andlt	r6, r3, r3, lsr #32
   203e8:	svclt	0x0000bd30
   203ec:	addlt	fp, r3, r0, lsr r5
   203f0:	strmi	r4, [r8], -r5, lsl #12
   203f4:			; <UNDEFINED> instruction: 0xf7e59101
   203f8:	andcc	lr, ip, ip, lsl #17
   203fc:	stc	7, cr15, [r0], #-912	; 0xfffffc70
   20400:	cmplt	r0, r4, lsl #12
   20404:	stmdbls	r1, {r8, r9, sp}
   20408:	andcc	r6, r8, r3, rrx
   2040c:	svc	0x0014f7e4
   20410:	eorvs	r6, ip, fp, lsr #16
   20414:	strtmi	r6, [r0], -r3, lsr #32
   20418:	ldclt	0, cr11, [r0, #-12]!
   2041c:			; <UNDEFINED> instruction: 0xf7ffb10a
   20420:	ldrlt	fp, [r8, #-4045]!	; 0xfffff033
   20424:	strmi	r4, [r8], -r4, lsl #12
   20428:	ldc2	0, cr15, [r4]
   2042c:	strtmi	r4, [r0], -r5, lsl #12
   20430:			; <UNDEFINED> instruction: 0xf7ff4629
   20434:	strmi	pc, [r4], -r3, asr #31
   20438:			; <UNDEFINED> instruction: 0xf7e44628
   2043c:	strtmi	lr, [r0], -r4, lsr #27
   20440:	svclt	0x0000bd38
   20444:	addlt	fp, r2, r0, ror r5
   20448:	strmi	r4, [r8], -r5, lsl #12
   2044c:			; <UNDEFINED> instruction: 0xf7e59101
   20450:	andcc	lr, ip, r0, ror #16
   20454:	bl	ffd5e3ec <npth_sleep@plt+0xffd58704>
   20458:	cmnlt	r8, r4, lsl #12
   2045c:	stmdbls	r1, {r9, sl, sp}
   20460:	rsbvs	r3, r6, r8
   20464:	cdp	7, 14, cr15, cr8, cr4, {7}
   20468:	eorvs	r6, r6, fp, lsr #16
   2046c:			; <UNDEFINED> instruction: 0x461ab13b
   20470:	blcs	3a4e4 <npth_sleep@plt+0x347fc>
   20474:			; <UNDEFINED> instruction: 0x6014d1fb
   20478:	andlt	r4, r2, r0, lsr #12
   2047c:			; <UNDEFINED> instruction: 0x4620bd70
   20480:	andlt	r6, r2, ip, lsr #32
   20484:	svclt	0x0000bd70
   20488:	addlt	fp, r3, r0, lsl #10
   2048c:			; <UNDEFINED> instruction: 0xffdaf7ff
   20490:	andlt	fp, r3, r0, lsl r1
   20494:	blx	15e612 <npth_sleep@plt+0x15892a>
   20498:			; <UNDEFINED> instruction: 0xf0079001
   2049c:	stmdals	r1, {r0, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}
   204a0:			; <UNDEFINED> instruction: 0xf85db003
   204a4:	svclt	0x0000fb04
   204a8:			; <UNDEFINED> instruction: 0xb12ab538
   204ac:			; <UNDEFINED> instruction: 0xffcaf7ff
   204b0:	lsllt	r4, r4, #12
   204b4:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
   204b8:	strmi	r4, [r8], -r4, lsl #12
   204bc:	stc2l	0, cr15, [sl], #-0
   204c0:	strtmi	r4, [r0], -r5, lsl #12
   204c4:			; <UNDEFINED> instruction: 0xf7ff4629
   204c8:			; <UNDEFINED> instruction: 0x4604ffbd
   204cc:	strtmi	fp, [r8], -r0, lsr #2
   204d0:	ldcl	7, cr15, [r8, #-912]	; 0xfffffc70
   204d4:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
   204d8:	blx	ff0dc4fe <npth_sleep@plt+0xff0d6816>
   204dc:			; <UNDEFINED> instruction: 0xf007e7f7
   204e0:			; <UNDEFINED> instruction: 0xe7e7fbbf
   204e4:	blmi	732d58 <npth_sleep@plt+0x72d070>
   204e8:	push	{r1, r3, r4, r5, r6, sl, lr}
   204ec:	strdlt	r4, [r6], r0
   204f0:			; <UNDEFINED> instruction: 0x270058d3
   204f4:	ldmdavs	fp, {r0, r2, r9, sl, lr}
   204f8:			; <UNDEFINED> instruction: 0xf04f9305
   204fc:	strls	r0, [r3, -r0, lsl #6]
   20500:	fltgedm	f3, fp
   20504:	ldmdaeq	r0, {r0, r2, r3, r8, ip, sp, lr, pc}
   20508:	tsteq	r8, r5, lsl #2	; <UNPREDICTABLE>
   2050c:	strmi	r9, [r8], -r1, lsl #2
   20510:	svc	0x00fef7e4
   20514:			; <UNDEFINED> instruction: 0xf7e4300c
   20518:	stmdavs	fp!, {r1, r2, r5, r6, r8, r9, fp, sp, lr, pc}^
   2051c:	strmi	r9, [r4], -r1, lsl #18
   20520:	strls	r3, [r4], #-8
   20524:			; <UNDEFINED> instruction: 0xf7e46063
   20528:	eorvs	lr, r7, r8, lsl #29
   2052c:	eorsvs	r6, r4, sp, lsr #16
   20530:	stccs	6, cr4, [r0, #-280]	; 0xfffffee8
   20534:	stmdals	r3, {r3, r5, r6, r7, r8, ip, lr, pc}
   20538:	blmi	1f2d60 <npth_sleep@plt+0x1ed078>
   2053c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   20540:	blls	17a5b0 <npth_sleep@plt+0x1748c8>
   20544:	qaddle	r4, sl, r2
   20548:	pop	{r1, r2, ip, sp, pc}
   2054c:			; <UNDEFINED> instruction: 0xf7e481f0
   20550:	svclt	0x0000ed5e
   20554:	andeq	lr, r2, r8, lsr #10
   20558:	muleq	r0, ip, r5
   2055c:	ldrdeq	lr, [r2], -r4
   20560:	svclt	0x00181a43
   20564:	stmdacs	r0, {r0, r8, r9, sp}
   20568:	movwcs	fp, #3848	; 0xf08
   2056c:	strmi	fp, [r3], -fp, lsr #2
   20570:	stmdacs	r0, {fp, sp, lr}
   20574:	addmi	fp, r1, #24, 30	; 0x60
   20578:			; <UNDEFINED> instruction: 0x4618d1f9
   2057c:	svclt	0x00004770
   20580:	tstlt	r8, r3, lsl #12
   20584:	stmdavs	r0, {r0, r1, r9, sl, lr}
   20588:	mvnsle	r2, r0, lsl #16
   2058c:			; <UNDEFINED> instruction: 0x47704618
   20590:	addlt	fp, r2, r0, ror r5
   20594:	strtmi	r6, [lr], -r5, lsl #16
   20598:			; <UNDEFINED> instruction: 0xf105b195
   2059c:	strmi	r0, [r4], -r8, lsl #2
   205a0:	strmi	r9, [r8], -r1, lsl #2
   205a4:	svc	0x00b4f7e4
   205a8:			; <UNDEFINED> instruction: 0xf7e43001
   205ac:	stmdbls	r1, {r2, r3, r4, r8, r9, fp, sp, lr, pc}
   205b0:			; <UNDEFINED> instruction: 0xf7e44606
   205b4:	stmdavs	fp!, {r1, r6, r9, sl, fp, sp, lr, pc}
   205b8:	eorvs	r4, r3, r8, lsr #12
   205bc:	stcl	7, cr15, [r2], #912	; 0x390
   205c0:	andlt	r4, r2, r0, lsr r6
   205c4:	svclt	0x0000bd70
   205c8:			; <UNDEFINED> instruction: 0x4604b538
   205cc:			; <UNDEFINED> instruction: 0x460db150
   205d0:	stmdavs	r4!, {r0, sp, lr, pc}
   205d4:			; <UNDEFINED> instruction: 0xf104b134
   205d8:	strtmi	r0, [r9], -r8
   205dc:	bl	fe05e574 <npth_sleep@plt+0xfe05888c>
   205e0:	mvnsle	r2, r0, lsl #16
   205e4:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
   205e8:	movwcs	fp, #304	; 0x130
   205ec:	movwcc	r6, #6144	; 0x1800
   205f0:	mvnsle	r2, r0, lsl #16
   205f4:			; <UNDEFINED> instruction: 0x47704618
   205f8:	ldrmi	r4, [r8], -r3, lsl #12
   205fc:	svclt	0x00004770
   20600:	stmdavs	r0, {r0, r9, sl, lr}
   20604:	andcs	fp, r0, #56, 2
   20608:	ldrmi	lr, [r8], -r0
   2060c:	andvs	r6, r2, r3, lsl #16
   20610:	blcs	31e20 <npth_sleep@plt+0x2c138>
   20614:	strdvs	sp, [r8], -r9
   20618:	svclt	0x00004770
   2061c:			; <UNDEFINED> instruction: 0x4607b5f8
   20620:	ldrmi	r4, [r5], -lr, lsl #12
   20624:	stmda	lr, {r0, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   20628:	blcs	5ba63c <npth_sleep@plt+0x5b4954>
   2062c:	blmi	8946bc <npth_sleep@plt+0x88e9d4>
   20630:	ldrbtmi	r4, [fp], #-1540	; 0xfffff9fc
   20634:			; <UNDEFINED> instruction: 0xb1786898
   20638:	andcs	r4, r1, #31744	; 0x7c00
   2063c:	addsvs	r4, sl, fp, ror r4
   20640:	bmi	7ccb7c <npth_sleep@plt+0x7c6e94>
   20644:	blmi	7a864c <npth_sleep@plt+0x7a2964>
   20648:	ldrbtmi	r4, [sl], #-2334	; 0xfffff6e2
   2064c:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   20650:	stmib	r3, {r0, r4, sp, lr}^
   20654:	ldcllt	0, cr0, [r8, #12]!
   20658:	andcs	r4, r5, #442368	; 0x6c000
   2065c:			; <UNDEFINED> instruction: 0xf7e44479
   20660:	strmi	lr, [r6], -r4, asr #25
   20664:			; <UNDEFINED> instruction: 0xf7e46820
   20668:	strmi	lr, [r1], -sl, lsl #29
   2066c:			; <UNDEFINED> instruction: 0xf0034630
   20670:	strb	pc, [r1, r3, lsl #16]!	; <UNPREDICTABLE>
   20674:	ldmdbmi	r5, {r0, r1, r2, r4, r5, r7, r8, ip, sp, pc}
   20678:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
   2067c:	bl	c5e614 <npth_sleep@plt+0xc5892c>
   20680:	blmi	50ec88 <npth_sleep@plt+0x508fa0>
   20684:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
   20688:	andsvs	r6, sl, r8, lsl r8
   2068c:	bicsle	r2, r7, r0, lsl #16
   20690:	andcs	r4, r5, #16, 18	; 0x40000
   20694:			; <UNDEFINED> instruction: 0xf7e44479
   20698:	ldrtmi	lr, [sl], -r8, lsr #25
   2069c:			; <UNDEFINED> instruction: 0xf0024631
   206a0:	strb	pc, [sp, fp, ror #31]	; <UNPREDICTABLE>
   206a4:	andcs	r4, r1, #12, 22	; 0x3000
   206a8:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}^
   206ac:	stmdacs	r0, {r1, r3, r4, r6, sp, lr}
   206b0:	strb	sp, [sp, r6, asr #3]!
   206b4:	andeq	pc, r2, lr, lsl r1	; <UNPREDICTABLE>
   206b8:	andeq	pc, r2, r4, lsl r1	; <UNPREDICTABLE>
   206bc:	andeq	lr, r2, r2, lsl #30
   206c0:	andeq	pc, r2, r4, lsl #2
   206c4:	andeq	sl, r1, lr, lsl r1
   206c8:	andeq	sl, r1, r4, lsl r2
   206cc:	strdeq	sl, [r1], -r2
   206d0:	andeq	pc, r2, sl, asr #1
   206d4:			; <UNDEFINED> instruction: 0x0001a1b0
   206d8:	andeq	pc, r2, r8, lsr #1
   206dc:	svcmi	0x00f0e92d
   206e0:	stc	7, cr2, [sp, #-0]
   206e4:	ldrtmi	r8, [r8], r2, lsl #22
   206e8:	strbtmi	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
   206ec:	addslt	r4, r3, ip, ror r4
   206f0:			; <UNDEFINED> instruction: 0xf8df9204
   206f4:	movwls	r2, #38116	; 0x94e4
   206f8:	strbtcc	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
   206fc:	strls	r4, [r8], #-1146	; 0xfffffb86
   20700:	andne	lr, r6, sp, asr #19
   20704:	strvc	lr, [r2, -sp, asr #19]
   20708:			; <UNDEFINED> instruction: 0xf8df58d3
   2070c:	ldmdavs	fp, {r2, r4, r6, r7, sl, lr}
   20710:			; <UNDEFINED> instruction: 0xf04f9311
   20714:	blls	1a131c <npth_sleep@plt+0x19b634>
   20718:	mcr	4, 0, r4, cr8, cr12, {3}
   2071c:	blcs	32f64 <npth_sleep@plt+0x2d27c>
   20720:	bls	214850 <npth_sleep@plt+0x20eb68>
   20724:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   20728:	strbmi	r9, [lr], -r3, lsl #24
   2072c:	beq	11b33c <npth_sleep@plt+0x115654>
   20730:			; <UNDEFINED> instruction: 0x46431e55
   20734:	bcc	1cb64 <npth_sleep@plt+0x16e7c>
   20738:	ldrmi	r4, [pc], -r8, asr #13
   2073c:	svccc	0x0001f815
   20740:			; <UNDEFINED> instruction: 0xf103b157
   20744:	ldmibeq	sl, {r6, r8}^
   20748:	ldmdbcs	sp!, {r0, r3, r6, r7, r9, ip, sp, pc}
   2074c:	andcs	fp, r0, #148, 30	; 0x250
   20750:	andeq	pc, r1, #2
   20754:	cmple	ip, r0, lsl #20
   20758:	svceq	0x0000f1b8
   2075c:	ldreq	sp, [pc], -r1, ror #2
   20760:	addhi	pc, fp, r0, lsl #2
   20764:	mrrcne	10, 0, r9, r0, cr4
   20768:	andsle	r4, r1, r1, lsl r6
   2076c:	svclt	0x00182b7f
   20770:	vpadd.i8	d18, d0, d15
   20774:	addsmi	r8, r3, #170	; 0xaa
   20778:	adchi	pc, r7, r0
   2077c:	subseq	pc, ip, #-1073741784	; 0xc0000028
   20780:			; <UNDEFINED> instruction: 0xf282fab2
   20784:	stmdbcs	r0, {r1, r4, r6, r8, fp}
   20788:	andcs	fp, r0, #8, 30
   2078c:	cmple	r0, r0, lsl #20
   20790:			; <UNDEFINED> instruction: 0xf804b10c
   20794:	ldrbmi	r3, [r5, #-2817]	; 0xfffff4ff
   20798:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
   2079c:	streq	pc, [r0, -pc, asr #32]
   207a0:	blls	114ed8 <npth_sleep@plt+0x10f1f0>
   207a4:	stmdblt	fp!, {r3, r4, r5, r7, r9, sl, lr}^
   207a8:	andeq	pc, r1, r9, lsl #2
   207ac:	b	6de744 <npth_sleep@plt+0x6d8a5c>
   207b0:	andls	r9, r3, r6, lsl #22
   207b4:			; <UNDEFINED> instruction: 0xd1b42b00
   207b8:			; <UNDEFINED> instruction: 0x9c039b03
   207bc:			; <UNDEFINED> instruction: 0x9018f8dd
   207c0:	rscsle	r2, r1, r0, lsl #22
   207c4:	blcs	473f0 <npth_sleep@plt+0x41708>
   207c8:	cmnhi	r0, r0, asr #32	; <UNPREDICTABLE>
   207cc:	eorvc	r9, r3, r9, lsl #22
   207d0:	ldrcs	pc, [r0], #-2271	; 0xfffff721
   207d4:	strcc	pc, [r4], #-2271	; 0xfffff721
   207d8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   207dc:	blls	47a84c <npth_sleep@plt+0x474b64>
   207e0:			; <UNDEFINED> instruction: 0xf040405a
   207e4:	stmdals	r3, {r2, r3, r5, r6, r7, r8, pc}
   207e8:	ldc	0, cr11, [sp], #76	; 0x4c
   207ec:	pop	{r1, r8, r9, fp, pc}
   207f0:	strdlt	r8, [ip, #-240]	; 0xffffff10
   207f4:	strtmi	r9, [r0], -r0, lsl #6
   207f8:			; <UNDEFINED> instruction: 0xf04f4bfb
   207fc:	strdcs	r3, [r1, -pc]
   20800:	ldrbtmi	r3, [fp], #-1028	; 0xfffffbfc
   20804:	svc	0x0030f7e4
   20808:	stmdbeq	r4, {r0, r3, r8, ip, sp, lr, pc}
   2080c:	orrsle	r4, r5, r5, asr r5
   20810:	stccs	7, cr14, [r0], {199}	; 0xc7
   20814:	teqhi	r7, r0	; <UNPREDICTABLE>
   20818:	cmpcs	ip, #32, 12	; 0x2000000
   2081c:	blcc	9e824 <npth_sleep@plt+0x98b3c>
   20820:			; <UNDEFINED> instruction: 0xf083e137
   20824:			; <UNDEFINED> instruction: 0xf1060280
   20828:	bcs	fe3434 <npth_sleep@plt+0xfdd74c>
   2082c:			; <UNDEFINED> instruction: 0x2c00d908
   20830:	addshi	pc, r4, r0, asr #32
   20834:	bl	26a03c <npth_sleep@plt+0x264354>
   20838:	ldrtmi	r0, [r0], fp, lsl #19
   2083c:	strb	r2, [r5, r1, lsl #14]!
   20840:			; <UNDEFINED> instruction: 0xf0039902
   20844:			; <UNDEFINED> instruction: 0xf1b8023f
   20848:	b	10a2854 <npth_sleep@plt+0x109cb6c>
   2084c:	andls	r1, r2, #268435464	; 0x10000008
   20850:	svclt	0x0018aa12
   20854:	ldrtmi	r2, [r2], #-1792	; 0xfffff900
   20858:	uadd16mi	fp, lr, r8
   2085c:	stccc	8, cr15, [ip], {2}
   20860:	blls	254fb8 <npth_sleep@plt+0x24f2d0>
   20864:	svccs	0x000068df
   20868:	adchi	pc, fp, r0
   2086c:			; <UNDEFINED> instruction: 0xf0402c00
   20870:			; <UNDEFINED> instruction: 0x270080d5
   20874:			; <UNDEFINED> instruction: 0x463e44d9
   20878:			; <UNDEFINED> instruction: 0xf003e7c8
   2087c:	bcs	ff021404 <npth_sleep@plt+0xff01b71c>
   20880:	addshi	pc, r6, r0
   20884:	rscseq	pc, r0, #3
   20888:			; <UNDEFINED> instruction: 0xf0002ae0
   2088c:			; <UNDEFINED> instruction: 0xf00380a2
   20890:	bcs	ffc21478 <npth_sleep@plt+0xffc1b790>
   20894:	adcshi	pc, r8, r0
   20898:	rscseq	pc, ip, #3
   2089c:			; <UNDEFINED> instruction: 0xf0002af8
   208a0:			; <UNDEFINED> instruction: 0xf00380c8
   208a4:	bcs	fff214a4 <npth_sleep@plt+0xfff1b7bc>
   208a8:	rschi	pc, r1, r0
   208ac:	movwls	fp, #332	; 0x14c
   208b0:	blmi	ff3b2138 <npth_sleep@plt+0xff3ac450>
   208b4:	rscscc	pc, pc, #79	; 0x4f
   208b8:	strcc	r2, [r4], #-257	; 0xfffffeff
   208bc:			; <UNDEFINED> instruction: 0xf7e4447b
   208c0:			; <UNDEFINED> instruction: 0xf109eed4
   208c4:	strcs	r0, [r1, -r4, lsl #18]
   208c8:			; <UNDEFINED> instruction: 0xb3bce7a0
   208cc:	eorvc	r2, r2, ip, asr r2
   208d0:	vqdmulh.s<illegal width 8>	d2, d0, d13
   208d4:	ldm	pc, {r0, r2, r3, r4, r6, r7, pc}^	; <UNPREDICTABLE>
   208d8:	blle	adc8ec <npth_sleep@plt+0xad6c04>
   208dc:	blle	ff717850 <npth_sleep@plt+0xff711b68>
   208e0:	blle	917854 <npth_sleep@plt+0x911b6c>
   208e4:	smladeq	lr, ip, r5, r1
   208e8:			; <UNDEFINED> instruction: 0xf1092372
   208ec:	rsbvc	r0, r3, r2, lsl #18
   208f0:	strcc	r2, [r2], #-1792	; 0xfffff900
   208f4:	cmncs	r6, #36175872	; 0x2280000
   208f8:	stmdbeq	r2, {r0, r3, r8, ip, sp, lr, pc}
   208fc:	strcs	r7, [r0, -r3, rrx]
   20900:	str	r3, [r3, r2, lsl #8]
   20904:			; <UNDEFINED> instruction: 0xf1092376
   20908:	rsbvc	r0, r3, r2, lsl #18
   2090c:	strcc	r2, [r2], #-1792	; 0xfffff900
   20910:	cmncs	lr, #124, 14	; 0x1f00000
   20914:	stmdbeq	r2, {r0, r3, r8, ip, sp, lr, pc}
   20918:	strcs	r7, [r0, -r3, rrx]
   2091c:	ldrb	r3, [r5, -r2, lsl #8]!
   20920:			; <UNDEFINED> instruction: 0xf1092362
   20924:	rsbvc	r0, r3, r2, lsl #18
   20928:	strcc	r2, [r2], #-1792	; 0xfffff900
   2092c:	teqcs	r0, #28835840	; 0x1b80000
   20930:	stmdbeq	r2, {r0, r3, r8, ip, sp, lr, pc}
   20934:	strcs	r7, [r0, -r3, rrx]
   20938:	strb	r3, [r7, -r2, lsl #8]!
   2093c:	vqdmulh.s<illegal width 8>	d2, d0, d13
   20940:	ldm	pc, {r1, r5, r7, pc}^	; <UNPREDICTABLE>
   20944:	andge	pc, r7, r3
   20948:	adcge	sl, r0, r0, lsr #1
   2094c:	andge	sl, r7, r0, lsr #1
   20950:	streq	r0, [r7, -r7, lsl #14]
   20954:	stmdbeq	r2, {r0, r3, r8, ip, sp, lr, pc}
   20958:	ldrb	r2, [r7, -r0, lsl #14]
   2095c:			; <UNDEFINED> instruction: 0xf0002e00
   20960:			; <UNDEFINED> instruction: 0xf8df8090
   20964:	bl	14139c <npth_sleep@plt+0x13b6b4>
   20968:	svcge	0x000f0686
   2096c:	andslt	pc, r4, sp, asr #17
   20970:			; <UNDEFINED> instruction: 0x46d344f8
   20974:			; <UNDEFINED> instruction: 0xf81746aa
   20978:	strtmi	r5, [r0], -r1, lsl #22
   2097c:	strcc	r4, [r4], #-1603	; 0xfffff9bd
   20980:	rscscc	pc, pc, #79	; 0x4f
   20984:	strls	r2, [r0, #-257]	; 0xfffffeff
   20988:	cdp	7, 6, cr15, cr14, cr4, {7}
   2098c:	ldrhle	r4, [r2, #36]!	; 0x24
   20990:			; <UNDEFINED> instruction: 0x46da4655
   20994:			; <UNDEFINED> instruction: 0xf8dd782b
   20998:	movwls	fp, #20
   2099c:	blmi	fe572264 <npth_sleep@plt+0xfe56c57c>
   209a0:	rscscc	pc, pc, #79	; 0x4f
   209a4:	ldfnes	f2, [r4, #-4]!
   209a8:			; <UNDEFINED> instruction: 0xf7e4447b
   209ac:	smlsld	lr, r1, lr, lr
   209b0:	strbmi	r2, [r7], -r1, lsl #12
   209b4:	eorscc	pc, ip, sp, lsl #17
   209b8:			; <UNDEFINED> instruction: 0xf00346b0
   209bc:	movwls	r0, #8991	; 0x231f
   209c0:	blls	29a658 <npth_sleep@plt+0x294970>
   209c4:	stfcsd	f3, [r0], {123}	; 0x7b
   209c8:	strcs	sp, [r0], -r6, asr #2
   209cc:	ssatmi	r4, #17, r9, asr #9
   209d0:			; <UNDEFINED> instruction: 0x4647e71c
   209d4:	eorscc	pc, ip, sp, lsl #17
   209d8:			; <UNDEFINED> instruction: 0xf0032601
   209dc:			; <UNDEFINED> instruction: 0xf04f030f
   209e0:	movwls	r0, #10242	; 0x2802
   209e4:	bls	da634 <npth_sleep@plt+0xd494c>
   209e8:	orreq	pc, r0, #-2147483608	; 0x80000028
   209ec:	stmdale	sl!, {r0, r1, r2, r3, r4, r5, r6, r8, r9, fp, sp}
   209f0:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
   209f4:	stccs	6, cr4, [r0], {94}	; 0x5e
   209f8:	adchi	pc, pc, r0
   209fc:	ldrdhi	pc, [r4], -sp	; <UNPREDICTABLE>
   20a00:	blcs	9ea18 <npth_sleep@plt+0x98d30>
   20a04:	str	r4, [r1, -r7, asr #12]
   20a08:			; <UNDEFINED> instruction: 0xf88d4647
   20a0c:			; <UNDEFINED> instruction: 0x2601303c
   20a10:	movweq	pc, #28675	; 0x7003	; <UNPREDICTABLE>
   20a14:	stmdaeq	r3, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   20a18:	ldrbt	r9, [r7], r2, lsl #6
   20a1c:	bge	3f1abc <npth_sleep@plt+0x3ebdd4>
   20a20:			; <UNDEFINED> instruction: 0xf8121e63
   20a24:			; <UNDEFINED> instruction: 0xf8031b01
   20a28:	addsmi	r1, lr, #1, 30
   20a2c:	ldrbmi	sp, [ip], #-505	; 0xfffffe07
   20a30:			; <UNDEFINED> instruction: 0x4647e71f
   20a34:	eorscc	pc, ip, sp, lsl #17
   20a38:			; <UNDEFINED> instruction: 0xf0032601
   20a3c:			; <UNDEFINED> instruction: 0xf04f0303
   20a40:	movwls	r0, #10244	; 0x2804
   20a44:	b	141a5d4 <npth_sleep@plt+0x14148ec>
   20a48:			; <UNDEFINED> instruction: 0x2c000b8b
   20a4c:	strcs	sp, [r0, -pc, ror #2]
   20a50:			; <UNDEFINED> instruction: 0x463e44d9
   20a54:			; <UNDEFINED> instruction: 0xe6d946b8
   20a58:	bge	3f1af8 <npth_sleep@plt+0x3ebe10>
   20a5c:			; <UNDEFINED> instruction: 0xf8121e63
   20a60:			; <UNDEFINED> instruction: 0xf8031b01
   20a64:	adcsmi	r1, r3, #1, 30
   20a68:	ldrbmi	sp, [ip], #-505	; 0xfffffe07
   20a6c:	strbmi	lr, [r7], -sp, lsr #15
   20a70:	eorscc	pc, ip, sp, lsl #17
   20a74:			; <UNDEFINED> instruction: 0xf0032601
   20a78:			; <UNDEFINED> instruction: 0xf04f0301
   20a7c:	movwls	r0, #10245	; 0x2805
   20a80:	strtmi	lr, [r6], -r4, asr #13
   20a84:	strcs	lr, [r0, -r9, lsl #15]
   20a88:	stmdbeq	r4, {r0, r3, r8, ip, sp, lr, pc}
   20a8c:			; <UNDEFINED> instruction: 0xe6bd463c
   20a90:	movwls	r1, #3168	; 0xc60
   20a94:	rscscc	pc, pc, #79	; 0x4f
   20a98:	tstcs	r1, r7, asr fp
   20a9c:			; <UNDEFINED> instruction: 0xf1091cc4
   20aa0:	ldrbtmi	r0, [fp], #-2308	; 0xfffff6fc
   20aa4:			; <UNDEFINED> instruction: 0xf7e42700
   20aa8:	strt	lr, [pc], r0, ror #27
   20aac:			; <UNDEFINED> instruction: 0x26004f53
   20ab0:	ldrdhi	pc, [ip, #-143]	; 0xffffff71
   20ab4:	eorvc	r4, r6, pc, ror r4
   20ab8:			; <UNDEFINED> instruction: 0x463944f8
   20abc:	ldrdeq	pc, [r0], -r8
   20ac0:	mrrc	7, 14, pc, r0, cr4	; <UNPREDICTABLE>
   20ac4:	strmi	r1, [r5], -r3, asr #24
   20ac8:	blls	114c68 <npth_sleep@plt+0x10ef80>
   20acc:	strls	r1, [sp], #-2788	; 0xfffff51c
   20ad0:	stclne	3, cr9, [r3], #-44	; 0xffffffd4
   20ad4:	andls	r0, lr, r8, lsl r1
   20ad8:	svcne	0x0010ebb3
   20adc:			; <UNDEFINED> instruction: 0xf7e4d171
   20ae0:	bge	3dacf0 <npth_sleep@plt+0x3d5008>
   20ae4:	andls	sl, r0, #12, 22	; 0x3000
   20ae8:	bge	38af1c <npth_sleep@plt+0x385234>
   20aec:	strtmi	r4, [r8], -r4, lsl #12
   20af0:			; <UNDEFINED> instruction: 0xf7e4940c
   20af4:	andcc	lr, r1, r8, ror #17
   20af8:	blmi	10d4fc8 <npth_sleep@plt+0x10cf2e0>
   20afc:	ldmdbvs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}^
   20b00:	eorsle	r2, r4, r0, lsl #16
   20b04:	andcs	r4, r1, #64, 22	; 0x10000
   20b08:	ldrbtmi	r9, [fp], #-2051	; 0xfffff7fd
   20b0c:			; <UNDEFINED> instruction: 0xf7e4615a
   20b10:			; <UNDEFINED> instruction: 0x4620ea3a
   20b14:	b	ddeaac <npth_sleep@plt+0xdd8dc4>
   20b18:	ldmib	sp, {r2, r9, fp, ip, pc}^
   20b1c:	movwcs	r1, #6
   20b20:	ldc2l	7, cr15, [ip, #1020]	; 0x3fc
   20b24:	strtmi	r9, [r8], -r3
   20b28:	ldm	lr!, {r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   20b2c:	strls	lr, [r5, #-1616]	; 0xfffff9b0
   20b30:	streq	lr, [fp, -r4, lsl #22]
   20b34:	bpl	45c39c <npth_sleep@plt+0x4566b4>
   20b38:	ldrtmi	sl, [r8], pc, lsl #28
   20b3c:	blvc	9eb9c <npth_sleep@plt+0x98eb4>
   20b40:	strtmi	r4, [fp], -r0, lsr #12
   20b44:			; <UNDEFINED> instruction: 0xf04f3404
   20b48:	strdcs	r3, [r1, -pc]
   20b4c:			; <UNDEFINED> instruction: 0xf7e49700
   20b50:	strbmi	lr, [r4, #-3468]	; 0xfffff274
   20b54:	stflsd	f5, [r5, #-968]	; 0xfffffc38
   20b58:			; <UNDEFINED> instruction: 0x4627e779
   20b5c:	ldrb	r4, [r5], -r0, lsr #13
   20b60:	stmdals	r3, {r2, r3, r8, r9, fp, ip, pc}
   20b64:	andsvc	r9, lr, r3, lsl #8
   20b68:	b	35eb00 <npth_sleep@plt+0x358e18>
   20b6c:	stmdbmi	r7!, {r0, r1, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   20b70:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   20b74:	b	e5eb0c <npth_sleep@plt+0xe58e24>
   20b78:			; <UNDEFINED> instruction: 0xf7e44606
   20b7c:			; <UNDEFINED> instruction: 0xf8d8ed64
   20b80:	andls	r2, r2, #0
   20b84:			; <UNDEFINED> instruction: 0xf7e46800
   20b88:	bls	dbb78 <npth_sleep@plt+0xd5e90>
   20b8c:			; <UNDEFINED> instruction: 0x46034639
   20b90:			; <UNDEFINED> instruction: 0xf0024630
   20b94:			; <UNDEFINED> instruction: 0xe7b5fd71
   20b98:	andcs	r4, r1, #59768832	; 0x3900000
   20b9c:	ldrdeq	pc, [r0], -r8
   20ba0:	ldc2	7, cr15, [ip, #-1020]!	; 0xfffffc04
   20ba4:			; <UNDEFINED> instruction: 0xf7e49803
   20ba8:	blmi	69b368 <npth_sleep@plt+0x695680>
   20bac:	ldrbtmi	r9, [fp], #-2564	; 0xfffff5fc
   20bb0:	ldrdne	lr, [r6], -sp
   20bb4:			; <UNDEFINED> instruction: 0xf7ff691b
   20bb8:	mulls	r3, r1, sp
   20bbc:			; <UNDEFINED> instruction: 0xf7e4e608
   20bc0:	bmi	55b460 <npth_sleep@plt+0x555778>
   20bc4:	orrcs	pc, r3, r0, asr #4
   20bc8:	ldrbtmi	r4, [sl], #-2067	; 0xfffff7ed
   20bcc:			; <UNDEFINED> instruction: 0xf0024478
   20bd0:	svclt	0x0000ff03
   20bd4:	andeq	pc, r2, r4, rrx
   20bd8:	andeq	lr, r2, r4, lsl r3
   20bdc:	muleq	r0, ip, r5
   20be0:	andeq	sl, r1, r0, ror r1
   20be4:	andeq	lr, r2, r8, lsr r2
   20be8:	andeq	sl, r1, r6, lsl #1
   20bec:	andeq	r9, r1, ip, asr #31
   20bf0:	andeq	r9, r1, r8, lsl pc
   20bf4:	andeq	r9, r1, r0, ror #29
   20bf8:	andeq	r9, r1, lr, ror #27
   20bfc:			; <UNDEFINED> instruction: 0x00019cb8
   20c00:	muleq	r2, r4, sl
   20c04:	andeq	lr, r2, r4, asr ip
   20c08:	andeq	lr, r2, r6, asr #24
   20c0c:	andeq	r9, r1, lr, lsr sp
   20c10:	andeq	lr, r2, r2, lsr #23
   20c14:	andeq	r9, r1, r6, asr #26
   20c18:	andeq	r9, r1, ip, asr #25
   20c1c:			; <UNDEFINED> instruction: 0x4604b570
   20c20:	subsle	r2, r4, r0, lsl #16
   20c24:			; <UNDEFINED> instruction: 0xf7e44620
   20c28:	stmdacs	r3, {r2, r4, r5, r6, sl, fp, sp, lr, pc}
   20c2c:	stmdavc	r3!, {r1, r2, r3, fp, ip, lr, pc}
   20c30:	stmiblt	fp!, {r0, r2, r5, r9, sl, lr}^
   20c34:	andcs	r4, r0, #1081344	; 0x108000
   20c38:	ldrmi	r4, [r0], -r2, asr #22
   20c3c:	cfstrdmi	mvd4, [r2], {121}	; 0x79
   20c40:	ldrbtmi	r4, [ip], #-1147	; 0xfffffb85
   20c44:	stmib	r3, {r2, r3, sp, lr}^
   20c48:	lfmlt	f2, 2, [r0, #-12]!
   20c4c:	andcs	r4, r3, #1032192	; 0xfc000
   20c50:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   20c54:			; <UNDEFINED> instruction: 0xf888f7ff
   20c58:	mvnle	r2, r0, lsl #16
   20c5c:	blcs	17feff0 <npth_sleep@plt+0x17f9308>
   20c60:	blcs	b908c8 <npth_sleep@plt+0xb8abe0>
   20c64:	stclne	15, cr11, [r5], #72	; 0x48
   20c68:	stmdbvc	r3!, {r0, r2, r5, r8, sl, fp, ip}
   20c6c:	rscle	r2, r1, r0, lsl #22
   20c70:			; <UNDEFINED> instruction: 0x46284937
   20c74:			; <UNDEFINED> instruction: 0xf7ff4479
   20c78:	stmdacs	r0, {r0, r2, r4, fp, ip, sp, lr, pc}
   20c7c:	ldmdbmi	r5!, {r1, r3, r4, r6, r7, ip, lr, pc}
   20c80:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   20c84:			; <UNDEFINED> instruction: 0xf80ef7ff
   20c88:	sbcsle	r2, r3, r0, lsl #16
   20c8c:			; <UNDEFINED> instruction: 0x46284932
   20c90:			; <UNDEFINED> instruction: 0xf7ff4479
   20c94:	stmdacs	r0, {r0, r1, r2, fp, ip, sp, lr, pc}
   20c98:	ldmdbmi	r0!, {r2, r3, r6, r7, ip, lr, pc}
   20c9c:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   20ca0:			; <UNDEFINED> instruction: 0xf800f7ff
   20ca4:	sbcle	r2, r5, r0, lsl #16
   20ca8:	strtmi	r4, [r8], -sp, lsr #18
   20cac:			; <UNDEFINED> instruction: 0xf7fe4479
   20cb0:	stmiblt	r8, {r0, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   20cb4:	strcs	r4, [r0], #-2603	; 0xfffff5d5
   20cb8:	strcs	r4, [r1, #-2859]	; 0xfffff4d5
   20cbc:	stmdbmi	fp!, {r1, r3, r4, r5, r6, sl, lr}
   20cc0:			; <UNDEFINED> instruction: 0x4620447b
   20cc4:	andsvs	r4, r1, r9, ror r4
   20cc8:	strpl	lr, [r3], #-2499	; 0xfffff63d
   20ccc:	andcs	fp, lr, r0, ror sp
   20cd0:	cdp	7, 3, cr15, cr14, cr4, {7}
   20cd4:	str	r4, [r5, r4, lsl #12]!
   20cd8:	strtmi	r4, [r8], -r5, lsr #28
   20cdc:			; <UNDEFINED> instruction: 0x4631447e
   20ce0:			; <UNDEFINED> instruction: 0xffe0f7fe
   20ce4:	rscle	r2, r5, r0, lsl #16
   20ce8:			; <UNDEFINED> instruction: 0x46204631
   20cec:	bl	edec84 <npth_sleep@plt+0xed8f9c>
   20cf0:	strmi	r1, [r5], -r2, asr #24
   20cf4:			; <UNDEFINED> instruction: 0xf7e3d015
   20cf8:			; <UNDEFINED> instruction: 0x4621efd8
   20cfc:			; <UNDEFINED> instruction: 0xf7e44630
   20d00:	vmovne	d18, lr, r3
   20d04:	andsle	r4, r3, r5, lsl #12
   20d08:	svc	0x00cef7e3
   20d0c:	blmi	6b3578 <npth_sleep@plt+0x6ad890>
   20d10:	ldrbtmi	r2, [sl], #-256	; 0xffffff00
   20d14:	ldrbtmi	r2, [fp], #-1281	; 0xfffffaff
   20d18:	andsvs	r4, r4, r8, lsl #12
   20d1c:	strne	lr, [r3, #-2499]	; 0xfffff63d
   20d20:			; <UNDEFINED> instruction: 0x4620bd70
   20d24:	andcs	r4, r0, #51380224	; 0x3100000
   20d28:	ldc2l	7, cr15, [r8], #-1020	; 0xfffffc04
   20d2c:	ldcllt	6, cr4, [r0, #-160]!	; 0xffffff60
   20d30:			; <UNDEFINED> instruction: 0x46214630
   20d34:			; <UNDEFINED> instruction: 0xf7ff2200
   20d38:			; <UNDEFINED> instruction: 0x4628fc71
   20d3c:	svclt	0x0000bd70
   20d40:	andeq	lr, r2, r0, lsl r9
   20d44:	andeq	lr, r2, r0, lsl fp
   20d48:	muleq	r1, lr, ip
   20d4c:	andeq	r9, r1, sl, lsl #25
   20d50:	andeq	r9, r1, r0, ror ip
   20d54:	andeq	r9, r1, sl, ror #24
   20d58:	andeq	r9, r1, r0, ror #24
   20d5c:	andeq	r9, r1, sl, asr ip
   20d60:	andeq	r9, r1, ip, asr ip
   20d64:	muleq	r2, r0, r8
   20d68:	muleq	r2, r0, sl
   20d6c:	andeq	r9, r1, r8, lsr #21
   20d70:	muleq	r1, r0, sl
   20d74:	andeq	lr, r2, sl, lsr r8
   20d78:	andeq	lr, r2, sl, lsr sl
   20d7c:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
   20d80:			; <UNDEFINED> instruction: 0x47706818
   20d84:	andeq	lr, r2, lr, asr #15
   20d88:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
   20d8c:			; <UNDEFINED> instruction: 0x477068d8
   20d90:	andeq	lr, r2, r6, asr #19
   20d94:	ldmdbmi	lr, {r0, r2, r3, r4, r6, r8, r9, fp, lr}^
   20d98:	ldrbtmi	r4, [fp], #-2654	; 0xfffff5a2
   20d9c:	push	{r0, r3, r4, r5, r6, sl, lr}
   20da0:	strdlt	r4, [sl], r0
   20da4:	stmpl	sl, {r1, r2, r3, r4, r6, r7, fp, sp, lr}
   20da8:	andls	r6, r9, #1179648	; 0x120000
   20dac:	andeq	pc, r0, #79	; 0x4f
   20db0:	cmnle	r1, r0, lsl #28
   20db4:	ldmdbvs	r8, {r2, r9, sl, lr}
   20db8:	teqle	r7, r0, lsl #16
   20dbc:	blcs	3ee50 <npth_sleep@plt+0x39168>
   20dc0:	addshi	pc, sp, r0
   20dc4:	ldreq	r4, [r9], -r2, lsr #12
   20dc8:	svccc	0x0001f812
   20dcc:	andcc	fp, r1, r4, asr pc
   20dd0:	blcs	2cde0 <npth_sleep@plt+0x270f8>
   20dd4:	strdcc	sp, [r1], -r7
   20dd8:	svc	0x0004f7e3
   20ddc:	strmi	r7, [r5], -r3, lsr #16
   20de0:			; <UNDEFINED> instruction: 0xb1ab4602
   20de4:	stmdbcs	r0, {r0, r3, r4, r6, r9, ip, sp, pc}
   20de8:			; <UNDEFINED> instruction: 0xf802bfa8
   20dec:	ble	2ef9f8 <npth_sleep@plt+0x2e9d10>
   20df0:	ldmibeq	fp, {r4, r9, sl, lr}
   20df4:	teqeq	pc, r1	; <UNPREDICTABLE>
   20df8:	teqeq	pc, #99	; 0x63	; <UNPREDICTABLE>
   20dfc:	cmneq	pc, r1, rrx	; <UNPREDICTABLE>
   20e00:	blcc	dee08 <npth_sleep@plt+0xd9120>
   20e04:			; <UNDEFINED> instruction: 0x46027051
   20e08:	svccc	0x0001f814
   20e0c:	mvnle	r2, r0, lsl #22
   20e10:	andsvc	r2, r3, r0, lsl #6
   20e14:	blmi	ff371c <npth_sleep@plt+0xfeda34>
   20e18:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   20e1c:	blls	27ae8c <npth_sleep@plt+0x2751a4>
   20e20:	cmnle	r1, sl, asr r0
   20e24:	andlt	r4, sl, r8, lsr #12
   20e28:	ldrhhi	lr, [r0, #141]!	; 0x8d
   20e2c:	ldrdhi	pc, [ip], #143	; 0x8f	; <UNPREDICTABLE>
   20e30:	ldrbtmi	r4, [r8], #3387	; 0xd3b
   20e34:			; <UNDEFINED> instruction: 0xf8d8447d
   20e38:	strtmi	r1, [r8], -r0
   20e3c:	b	fe4dedd4 <npth_sleep@plt+0xfe4d90ec>
   20e40:	strmi	r1, [r7], -r2, asr #24
   20e44:	stmdavc	r3!, {r4, r6, ip, lr, pc}
   20e48:	blcs	326d8 <npth_sleep@plt+0x2c9f0>
   20e4c:			; <UNDEFINED> instruction: 0x061bd059
   20e50:	svccc	0x0001f812
   20e54:			; <UNDEFINED> instruction: 0x3601bf54
   20e58:	blcs	2e678 <npth_sleep@plt+0x28990>
   20e5c:	ldfnep	f5, [r0], #-988	; 0xfffffc24
   20e60:	cdp	7, 12, cr15, cr0, cr3, {7}
   20e64:	strmi	r9, [r5], -r5, lsl #8
   20e68:			; <UNDEFINED> instruction: 0xf7e44620
   20e6c:	bge	25bbbc <npth_sleep@plt+0x255ed4>
   20e70:	andls	sl, r0, #6144	; 0x1800
   20e74:	bge	20b290 <npth_sleep@plt+0x2055a8>
   20e78:	strmi	r9, [r4], r6, lsl #10
   20e7c:	stmib	sp, {r3, r4, r5, r9, sl, lr}^
   20e80:			; <UNDEFINED> instruction: 0xf7e3c607
   20e84:	andcc	lr, r1, r0, lsr #30
   20e88:	blls	1d4eb8 <npth_sleep@plt+0x1cf1d0>
   20e8c:	andsvc	r2, sl, r0, lsl #4
   20e90:			; <UNDEFINED> instruction: 0xf7e34638
   20e94:	ldr	lr, [sp, sl, lsl #30]!
   20e98:	ldc	7, cr15, [r6], {228}	; 0xe4
   20e9c:	ldr	r4, [r9, r5, lsl #12]!
   20ea0:	ldrbtmi	r4, [fp], #-2848	; 0xfffff4e0
   20ea4:			; <UNDEFINED> instruction: 0xb1406998
   20ea8:			; <UNDEFINED> instruction: 0x46214b1f
   20eac:	andcs	r4, r1, #40, 12	; 0x2800000
   20eb0:	orrsvs	r4, sl, fp, ror r4
   20eb4:	stmib	r0, {r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   20eb8:	ldmdbmi	ip, {r1, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   20ebc:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   20ec0:	ldm	r2, {r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   20ec4:	ldrbtmi	r4, [fp], #-2842	; 0xfffff4e6
   20ec8:	tstls	r3, r9, lsl r8
   20ecc:			; <UNDEFINED> instruction: 0xf7e44606
   20ed0:	stmdavs	r0, {r1, r3, r4, r5, r7, r8, r9, fp, sp, lr, pc}
   20ed4:	b	14dee6c <npth_sleep@plt+0x14d9184>
   20ed8:	stmdbls	r3, {r1, r2, r4, r9, fp, lr}
   20edc:			; <UNDEFINED> instruction: 0x4603447a
   20ee0:			; <UNDEFINED> instruction: 0xf0024630
   20ee4:	ldrb	pc, [pc, r9, asr #23]	; <UNPREDICTABLE>
   20ee8:			; <UNDEFINED> instruction: 0xf8d84628
   20eec:	andcs	r1, r1, #0
   20ef0:	blx	fe55eef6 <npth_sleep@plt+0xfe55920e>
   20ef4:			; <UNDEFINED> instruction: 0xf7ff4620
   20ef8:	strmi	pc, [r5], -sp, asr #30
   20efc:	andcs	lr, r1, sl, lsl #15
   20f00:	ldrmi	lr, [lr], -sl, ror #14
   20f04:	str	r2, [fp, r1]!
   20f08:	stm	r0, {r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   20f0c:			; <UNDEFINED> instruction: 0x0002e9b6
   20f10:	andeq	sp, r2, r4, ror ip
   20f14:	muleq	r0, ip, r5
   20f18:	strdeq	sp, [r2], -r8
   20f1c:	andeq	lr, r2, sl, lsl r7
   20f20:	andeq	r9, r1, r8, lsr r9
   20f24:	andeq	lr, r2, lr, lsr #17
   20f28:	andeq	lr, r2, r0, lsr #17
   20f2c:	strdeq	r9, [r1], -r2
   20f30:	andeq	lr, r2, r6, lsl #13
   20f34:	muleq	r1, r0, r8
   20f38:	ldrbtmi	r4, [fp], #-2818	; 0xfffff4fe
   20f3c:			; <UNDEFINED> instruction: 0xf7ff691b
   20f40:	svclt	0x0000bbcd
   20f44:	andeq	lr, r2, r6, lsl r8
   20f48:	blt	2deee0 <npth_sleep@plt+0x2d91f8>
   20f4c:	cdplt	7, 11, cr15, cr8, cr3, {7}
   20f50:	cdplt	7, 10, cr15, cr8, cr3, {7}
   20f54:			; <UNDEFINED> instruction: 0x4604b570
   20f58:			; <UNDEFINED> instruction: 0xf4106880
   20f5c:	tstle	r1, r0, lsl #6
   20f60:	vst2.8	{d22-d23}, [r0 :128], r2
   20f64:	mvnvs	r4, r0
   20f68:	stmib	r4, {r5, r7, sp, lr}^
   20f6c:	rscvs	r3, r3, r8, lsl #6
   20f70:	stmib	r4, {r1, r4, fp, sp, lr}^
   20f74:	bcs	2dba4 <npth_sleep@plt+0x27ebc>
   20f78:	movwcc	lr, #51652	; 0xc9c4
   20f7c:	movwcs	sp, #2939	; 0xb7b
   20f80:	ldflte	f6, [r0, #-652]!	; 0xfffffd74
   20f84:	blcs	3b318 <npth_sleep@plt+0x35630>
   20f88:	stmdbvs	r3!, {r0, r3, r4, r5, r6, r7, ip, lr, pc}
   20f8c:	mvnlt	r4, lr, lsl #12
   20f90:			; <UNDEFINED> instruction: 0x46151d99
   20f94:	andeq	pc, r5, #79	; 0x4f
   20f98:	ldclne	0, cr13, [r8, #-232]	; 0xffffff18
   20f9c:	ldcne	0, cr13, [r9, #-308]	; 0xfffffecc
   20fa0:	ldclne	0, cr13, [r8], {82}	; 0x52
   20fa4:			; <UNDEFINED> instruction: 0xf113d06e
   20fa8:	rsbsle	r0, fp, ip, lsl #30
   20fac:			; <UNDEFINED> instruction: 0xf0001dd9
   20fb0:			; <UNDEFINED> instruction: 0xf1138089
   20fb4:			; <UNDEFINED> instruction: 0xf0000f0a
   20fb8:	movwcc	r8, #45205	; 0xb095
   20fbc:	ldmdbmi	fp, {r0, r1, r3, r6, ip, lr, pc}^
   20fc0:	ldrbtmi	r2, [r9], #-0
   20fc4:	ldmda	r0, {r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   20fc8:	eor	r4, r7, r3, lsl #12
   20fcc:	vstrcs	s12, [r0, #-660]	; 0xfffffd6c
   20fd0:	ldclne	0, cr13, [lr], {85}	; 0x55
   20fd4:	andeq	pc, r5, #79	; 0x4f
   20fd8:			; <UNDEFINED> instruction: 0xf113d05b
   20fdc:	rsble	r0, r8, ip, lsl #30
   20fe0:			; <UNDEFINED> instruction: 0xd0761d98
   20fe4:			; <UNDEFINED> instruction: 0xf0001dd9
   20fe8:			; <UNDEFINED> instruction: 0xf1138084
   20fec:	eorsle	r0, r9, r8, lsl #30
   20ff0:	svceq	0x0009f113
   20ff4:	addshi	pc, r1, r0
   20ff8:			; <UNDEFINED> instruction: 0xf000330b
   20ffc:	stmdbmi	ip, {r0, r1, r7, pc}^
   21000:	ldrbtmi	r2, [r9], #-0
   21004:	svc	0x00f0f7e3
   21008:			; <UNDEFINED> instruction: 0xf0024629
   2100c:	and	pc, fp, r7, ror #22
   21010:	andcs	r4, r0, r8, asr #18
   21014:			; <UNDEFINED> instruction: 0xf7e34479
   21018:	strmi	lr, [r3], -r8, ror #31
   2101c:	ldrtmi	r4, [r1], -r6, asr #16
   21020:	ldrbtmi	r6, [r8], #-2090	; 0xfffff7d6
   21024:	blx	16dd036 <npth_sleep@plt+0x16d734e>
   21028:	blcs	7b3bc <npth_sleep@plt+0x756d4>
   2102c:	movwcs	fp, #3844	; 0xf04
   21030:	adcle	r6, r4, r3, ror #1
   21034:			; <UNDEFINED> instruction: 0xf7e42002
   21038:	stmdbmi	r0, {r3, r5, r9, fp, sp, lr, pc}^
   2103c:	ldrbtmi	r2, [r9], #-0
   21040:	svc	0x00d2f7e3
   21044:	strb	r4, [r9, r3, lsl #12]!
   21048:	andcs	r4, r0, sp, lsr r9
   2104c:			; <UNDEFINED> instruction: 0xf7e34479
   21050:	strmi	lr, [r3], -ip, asr #31
   21054:	ldmdbmi	fp!, {r1, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   21058:	ldrbtmi	r2, [r9], #-0
   2105c:	svc	0x00c4f7e3
   21060:	ldrb	r4, [fp, r3, lsl #12]
   21064:	andcs	r4, r0, r8, lsr r9
   21068:			; <UNDEFINED> instruction: 0xf7e34479
   2106c:			; <UNDEFINED> instruction: 0x4629efbe
   21070:	blx	d5d082 <npth_sleep@plt+0xd5739a>
   21074:	ldmdami	r5!, {r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   21078:			; <UNDEFINED> instruction: 0xf0024478
   2107c:	fldmdbxmi	r4!, {d15-d96}	;@ Deprecated
   21080:			; <UNDEFINED> instruction: 0xe7a6447d
   21084:	andcs	r4, r0, r3, lsr r9
   21088:			; <UNDEFINED> instruction: 0xf7e34479
   2108c:	strmi	lr, [r3], -lr, lsr #31
   21090:	ldmdbmi	r1!, {r2, r6, r7, r8, r9, sl, sp, lr, pc}
   21094:	ldrbtmi	r2, [r9], #-0
   21098:	svc	0x00a6f7e3
   2109c:			; <UNDEFINED> instruction: 0xf0024629
   210a0:	bfi	pc, sp, (invalid: 22:1)	; <UNPREDICTABLE>
   210a4:	andcs	r4, r0, sp, lsr #18
   210a8:			; <UNDEFINED> instruction: 0xf7e34479
   210ac:			; <UNDEFINED> instruction: 0x4603ef9e
   210b0:	stmdbmi	fp!, {r2, r4, r5, r7, r8, r9, sl, sp, lr, pc}
   210b4:	ldrbtmi	r2, [r9], #-0
   210b8:	svc	0x0096f7e3
   210bc:			; <UNDEFINED> instruction: 0xf0024629
   210c0:	ldr	pc, [r1, sp, lsl #22]!
   210c4:	andcs	r4, r0, r7, lsr #18
   210c8:			; <UNDEFINED> instruction: 0xf7e34479
   210cc:	strmi	lr, [r3], -lr, lsl #31
   210d0:	stmdbmi	r5!, {r2, r5, r7, r8, r9, sl, sp, lr, pc}
   210d4:	ldrbtmi	r2, [r9], #-0
   210d8:	svc	0x0086f7e3
   210dc:			; <UNDEFINED> instruction: 0xf0024629
   210e0:			; <UNDEFINED> instruction: 0xe7a1fafd
   210e4:	andcs	r4, r0, r1, lsr #18
   210e8:			; <UNDEFINED> instruction: 0xf7e34479
   210ec:			; <UNDEFINED> instruction: 0x4603ef7e
   210f0:	ldmdbmi	pc, {r2, r4, r7, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
   210f4:	ldrbtmi	r2, [r9], #-0
   210f8:	svc	0x0076f7e3
   210fc:			; <UNDEFINED> instruction: 0xf0024629
   21100:	ldr	pc, [r1, sp, ror #21]
   21104:	andcs	r4, r0, fp, lsl r9
   21108:			; <UNDEFINED> instruction: 0xf7e34479
   2110c:	strmi	lr, [r1], -lr, ror #30
   21110:	ldrbtmi	r4, [r8], #-2073	; 0xfffff7e7
   21114:	blx	ff8dd124 <npth_sleep@plt+0xff8d743c>
   21118:	ldmdbmi	r8, {r1, r2, r7, r8, r9, sl, sp, lr, pc}
   2111c:	ldrbtmi	r2, [r9], #-0
   21120:	svc	0x0062f7e3
   21124:			; <UNDEFINED> instruction: 0xf0024629
   21128:			; <UNDEFINED> instruction: 0xe77dfad9
   2112c:	andeq	r9, r1, r6, asr #20
   21130:	strdeq	r9, [r1], -sl
   21134:	andeq	r9, r1, ip, asr r9
   21138:	strdeq	r9, [r1], -r6
   2113c:	andeq	r9, r1, sl, asr #18
   21140:	andeq	r9, r1, r8, asr #18
   21144:	andeq	r9, r1, r2, lsr #19
   21148:	andeq	r9, r1, r4, asr sl
   2114c:	ldrdeq	r9, [r1], -r8
   21150:	andeq	r9, r1, r8, asr #17
   21154:	andeq	r9, r1, r0, lsr #18
   21158:	andeq	r9, r1, lr, lsl #19
   2115c:	andeq	r9, r1, r4, lsl r9
   21160:	muleq	r1, r6, r9
   21164:	andeq	r9, r1, r8, lsl #18
   21168:	muleq	r1, lr, r9
   2116c:	strdeq	r9, [r1], -r8
   21170:	andeq	r9, r1, sl, lsr #19
   21174:	strdeq	r1, [r1], -r4
   21178:	andeq	r6, r1, r2, lsl r7
   2117c:			; <UNDEFINED> instruction: 0x000199be
   21180:	svceq	0x0010f011
   21184:	tsteq	r7, r1	; <UNPREDICTABLE>
   21188:	mvnsmi	lr, sp, lsr #18
   2118c:	smladcs	r0, r4, pc, fp	; <UNPREDICTABLE>
   21190:	stmdbcs	r3, {r1, r3, r8, r9, sl, sp}
   21194:	ldrmi	r4, [r4], -r6, lsl #12
   21198:	andle	r6, r8, r1, asr #2
   2119c:	andsle	r2, fp, r4, lsl #18
   211a0:	svclt	0x001c2901
   211a4:	andcs	r6, r1, r2, lsl #3
   211a8:	pop	{r0, ip, lr, pc}
   211ac:			; <UNDEFINED> instruction: 0xf7e481f0
   211b0:	tstcs	r0, sl, asr #20
   211b4:			; <UNDEFINED> instruction: 0x4605463a
   211b8:	eorvs	r4, r9, r0, lsr #12
   211bc:	stc	7, cr15, [sl, #908]!	; 0x38c
   211c0:	movwmi	pc, #256	; 0x100	; <UNPREDICTABLE>
   211c4:	movwcc	r3, #15105	; 0x3b01
   211c8:	stmdavs	fp!, {r1, r8, fp, ip, lr, pc}
   211cc:	eorle	r2, r9, r2, lsr #22
   211d0:			; <UNDEFINED> instruction: 0x200061b0
   211d4:	ldrhhi	lr, [r0, #141]!	; 0x8d
   211d8:			; <UNDEFINED> instruction: 0x06297815
   211dc:			; <UNDEFINED> instruction: 0xf7e4d40b
   211e0:	stmdavs	r1, {r2, r3, r4, r5, r8, fp, sp, lr, pc}
   211e4:			; <UNDEFINED> instruction: 0xf814e003
   211e8:	strteq	r5, [sl], -r1, lsl #30
   211ec:			; <UNDEFINED> instruction: 0xf831d403
   211f0:	ldreq	r3, [fp], #21
   211f4:	cfstrscs	mvf13, [sp, #-988]!	; 0xfffffc24
   211f8:			; <UNDEFINED> instruction: 0xf7e4d01a
   211fc:	strcs	lr, [r0, #-2596]	; 0xfffff5dc
   21200:			; <UNDEFINED> instruction: 0x4629463a
   21204:	strtmi	r4, [r0], -r0, lsl #13
   21208:	andpl	pc, r0, r8, asr #17
   2120c:	ldmdb	r4!, {r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   21210:			; <UNDEFINED> instruction: 0x300161b0
   21214:	strtmi	sp, [r8], -r2
   21218:	ldrhhi	lr, [r0, #141]!	; 0x8d
   2121c:	ldrdcc	pc, [r0], -r8
   21220:	mvnsle	r2, r2, lsr #22
   21224:	movweq	pc, #45167	; 0xb06f	; <UNPREDICTABLE>
   21228:	rscscc	pc, pc, pc, asr #32
   2122c:			; <UNDEFINED> instruction: 0xe7bc6133
   21230:			; <UNDEFINED> instruction: 0xf06f2200
   21234:			; <UNDEFINED> instruction: 0xf04f030b
   21238:	ldrshvs	r3, [r2, pc]!
   2123c:	pop	{r0, r1, r4, r5, r8, sp, lr}
   21240:	svclt	0x000081f0
   21244:	bmi	98e284 <npth_sleep@plt+0x98859c>
   21248:	ldrbmi	lr, [r0, sp, lsr #18]!
   2124c:	blmi	94d460 <npth_sleep@plt+0x947778>
   21250:	cfstrsls	mvf4, [fp], {122}	; 0x7a
   21254:	ldrdge	pc, [ip], pc	; <UNPREDICTABLE>
   21258:	ldrbtmi	r5, [sl], #2259	; 0x8d3
   2125c:	ldmdavs	fp, {r1, r2, r5, r9, sl, lr}
   21260:			; <UNDEFINED> instruction: 0xf04f9301
   21264:	tstlt	ip, #0, 6
   21268:	svcmi	0x001fab0c
   2126c:	stmdbeq	r1, {r8, ip, sp, lr, pc}
   21270:	ldrbtmi	r4, [pc], #-1664	; 21278 <npth_sleep@plt+0x1b590>
   21274:	ldrmi	r2, [sp], -r0, lsl #12
   21278:	and	r9, fp, r0, lsl #6
   2127c:	strbmi	r4, [r8], -r1, lsr #12
   21280:			; <UNDEFINED> instruction: 0x46204798
   21284:			; <UNDEFINED> instruction: 0xf7e43504
   21288:	strls	lr, [r0, #-2372]	; 0xfffff6bc
   2128c:	stcmi	8, cr15, [r4], {85}	; 0x55
   21290:	cmnlt	ip, r6, lsl #8
   21294:	blcs	3b388 <npth_sleep@plt+0x356a0>
   21298:			; <UNDEFINED> instruction: 0xf1b8d1f0
   2129c:	andsle	r0, r5, r0, lsl #30
   212a0:			; <UNDEFINED> instruction: 0xf85a4b12
   212a4:	ldmdavs	r9, {r0, r1, ip, sp}
   212a8:			; <UNDEFINED> instruction: 0xf7e44620
   212ac:	strb	lr, [r8, lr, lsr #25]!
   212b0:	blmi	2f3af4 <npth_sleep@plt+0x2ede0c>
   212b4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   212b8:	blls	7b328 <npth_sleep@plt+0x75640>
   212bc:	qaddle	r4, sl, sl
   212c0:	andlt	r4, r3, r0, lsr r6
   212c4:			; <UNDEFINED> instruction: 0x47f0e8bd
   212c8:	ldrbmi	fp, [r0, -r3]!
   212cc:			; <UNDEFINED> instruction: 0xf85a4b09
   212d0:	ldmdavs	r9, {r0, r1, ip, sp}
   212d4:			; <UNDEFINED> instruction: 0xf7e3e7e8
   212d8:	svclt	0x0000ee9a
   212dc:	andeq	sp, r2, r0, asr #15
   212e0:	muleq	r0, ip, r5
   212e4:			; <UNDEFINED> instruction: 0x0002d7b6
   212e8:	strdeq	lr, [r2], -sl
   212ec:	andeq	r0, r0, r4, lsr #11
   212f0:	andeq	sp, r2, ip, asr r7
   212f4:	andeq	r0, r0, r4, asr #11
   212f8:	bmi	2b3f24 <npth_sleep@plt+0x2ae23c>
   212fc:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
   21300:	tstlt	r3, fp, lsl r8
   21304:	tstcs	r0, r1
   21308:	stmdblt	r0!, {r3, r4, r8, r9, sl, lr}
   2130c:	ldmpl	r3, {r1, r2, r8, r9, fp, lr}^
   21310:			; <UNDEFINED> instruction: 0xf7e36818
   21314:	blmi	190858 <npth_sleep@plt+0x18ab70>
   21318:	ldmdavs	r8, {r0, r1, r4, r6, r7, fp, ip, lr}
   2131c:	stcllt	7, cr15, [sl, #-908]	; 0xfffffc74
   21320:	andeq	lr, r2, r0, ror r4
   21324:	andeq	sp, r2, r2, lsl r7
   21328:	andeq	r0, r0, r4, asr #11
   2132c:	andeq	r0, r0, r4, lsr #11
   21330:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
   21334:			; <UNDEFINED> instruction: 0x47706018
   21338:	andeq	lr, r2, sl, lsr r4
   2133c:	ldrlt	r4, [r0, #-2844]	; 0xfffff4e4
   21340:			; <UNDEFINED> instruction: 0x4604447b
   21344:	tstlt	fp, fp, asr r8
   21348:	ldmiblt	r8!, {r3, r4, r7, r8, r9, sl, lr}
   2134c:	andeq	pc, sl, r4, lsr #3
   21350:	ldmdale	r1, {r0, r1, r2, r3, r4, fp, sp}
   21354:			; <UNDEFINED> instruction: 0xf000e8df
   21358:			; <UNDEFINED> instruction: 0x1c101928
   2135c:	eorne	r2, r5, pc, lsl r2
   21360:	andsne	r1, r0, r0, lsl r0
   21364:	andsne	r1, r0, r0, lsl r0
   21368:	andsne	r1, r0, r0, lsl r0
   2136c:	andsne	r1, r0, r0, lsl r0
   21370:	andsne	r1, r0, r0, lsl r0
   21374:			; <UNDEFINED> instruction: 0x16161010
   21378:	ldclt	0, cr2, [r0, #-0]
   2137c:			; <UNDEFINED> instruction: 0x4010e8bd
   21380:	svclt	0x004af00d
   21384:	ldrbtmi	r4, [r8], #-2059	; 0xfffff7f5
   21388:	stmdami	fp, {r4, r8, sl, fp, ip, sp, pc}
   2138c:	cfldrslt	mvf4, [r0, #-480]	; 0xfffffe20
   21390:	ldrbtmi	r4, [r8], #-2058	; 0xfffff7f6
   21394:	stmdami	sl, {r4, r8, sl, fp, ip, sp, pc}
   21398:	cfldrslt	mvf4, [r0, #-480]	; 0xfffffe20
   2139c:	ldrbtmi	r4, [r8], #-2057	; 0xfffff7f7
   213a0:	stmdami	r9, {r4, r8, sl, fp, ip, sp, pc}
   213a4:	cfldrslt	mvf4, [r0, #-480]	; 0xfffffe20
   213a8:	ldrbtmi	r4, [r8], #-2056	; 0xfffff7f8
   213ac:	svclt	0x0000bd10
   213b0:	andeq	lr, r2, ip, lsr #8
   213b4:	muleq	r1, r2, r5
   213b8:	andeq	r9, r1, r8, lsl #15
   213bc:	andeq	r9, r1, sl, lsl #21
   213c0:	andeq	r9, r1, r0, asr sl
   213c4:	andeq	r9, r1, lr, asr #19
   213c8:	andeq	r9, r1, r4, ror r7
   213cc:	andeq	r9, r1, r6, ror sl
   213d0:	andcs	fp, fp, r0, lsr r5
   213d4:			; <UNDEFINED> instruction: 0xf7ffb083
   213d8:	andcs	pc, r0, #708	; 0x2c4
   213dc:	ldrmi	r4, [r0], -r1, lsl #12
   213e0:			; <UNDEFINED> instruction: 0xff30f7ff
   213e4:			; <UNDEFINED> instruction: 0xf7ff200c
   213e8:	smlaltblt	pc, r0, r9, pc	; <UNPREDICTABLE>
   213ec:	strmi	r4, [r2], -lr, lsr #22
   213f0:	andcs	r4, r0, lr, lsr #18
   213f4:	andls	r4, r0, fp, ror r4
   213f8:			; <UNDEFINED> instruction: 0xf7ff4479
   213fc:	andcs	pc, sp, r3, lsr #30
   21400:			; <UNDEFINED> instruction: 0xf7ff4d2b
   21404:	blmi	b21278 <npth_sleep@plt+0xb1b590>
   21408:	ldrbtmi	r4, [sp], #-2347	; 0xfffff6d5
   2140c:	ldrcs	r4, [r4], #-1147	; 0xfffffb85
   21410:			; <UNDEFINED> instruction: 0x46024479
   21414:	andls	r2, r0, r0
   21418:			; <UNDEFINED> instruction: 0xff14f7ff
   2141c:	strcc	r4, [r1], #-1568	; 0xfffff9e0
   21420:			; <UNDEFINED> instruction: 0xff8cf7ff
   21424:	strtmi	r2, [sl], -r0, lsl #6
   21428:	ldrmi	r4, [r8], -r1, lsl #12
   2142c:			; <UNDEFINED> instruction: 0xf7ffb109
   21430:	ldccs	15, cr15, [lr], {9}
   21434:	strdcs	sp, [lr], -r2
   21438:			; <UNDEFINED> instruction: 0xff80f7ff
   2143c:			; <UNDEFINED> instruction: 0xb1284601
   21440:	movwcs	r4, #2590	; 0xa1e
   21444:	ldrbtmi	r4, [sl], #-1560	; 0xfffff9e8
   21448:	mrc2	7, 7, pc, cr12, cr15, {7}
   2144c:			; <UNDEFINED> instruction: 0xf7ff200a
   21450:			; <UNDEFINED> instruction: 0x4601ff75
   21454:	bmi	6cd8fc <npth_sleep@plt+0x6c7c14>
   21458:	ldrmi	r2, [r8], -r0, lsl #6
   2145c:			; <UNDEFINED> instruction: 0xf7ff447a
   21460:	strdcs	pc, [pc], -r1
   21464:			; <UNDEFINED> instruction: 0xff6af7ff
   21468:	tstlt	r8, r1, lsl #12
   2146c:	ldrmi	r2, [r0], -r0, lsl #4
   21470:	mcr2	7, 7, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
   21474:			; <UNDEFINED> instruction: 0xf7ff2012
   21478:	strmi	pc, [r1], -r1, ror #30
   2147c:	andcs	fp, r0, #24, 2
   21480:			; <UNDEFINED> instruction: 0xf7ff4610
   21484:			; <UNDEFINED> instruction: 0x4620fedf
   21488:			; <UNDEFINED> instruction: 0xf7ff3401
   2148c:	andcs	pc, r0, #348	; 0x15c
   21490:	ldrmi	r4, [r0], -r1, lsl #12
   21494:			; <UNDEFINED> instruction: 0xf7ffb109
   21498:	stccs	14, cr15, [r8], #-852	; 0xfffffcac
   2149c:	strdcs	sp, [r0], -r3
   214a0:	pop	{r0, r1, ip, sp, pc}
   214a4:			; <UNDEFINED> instruction: 0xe7274030
   214a8:	andeq	r8, r1, r8, asr r9
   214ac:	andeq	r8, r1, r0, lsl #10
   214b0:	andeq	sl, r1, r6, ror #23
   214b4:	andeq	sl, r1, r4, ror #23
   214b8:	andeq	r9, r1, ip, asr #22
   214bc:	andeq	sl, r1, sl, lsr #23
   214c0:	muleq	r1, r4, fp
   214c4:	svcmi	0x00f0e92d
   214c8:	stc	6, cr4, [sp, #-28]!	; 0xffffffe4
   214cc:			; <UNDEFINED> instruction: 0xf8df8b02
   214d0:			; <UNDEFINED> instruction: 0xf8df2420
   214d4:	ldrbtmi	r3, [sl], #-1056	; 0xfffffbe0
   214d8:	ldrmi	pc, [ip], #-2271	; 0xfffff721
   214dc:	ldrbtmi	fp, [ip], #-137	; 0xffffff77
   214e0:	ldmpl	r3, {r0, r1, r8, ip, pc}^
   214e4:	movwls	r6, #30747	; 0x781b
   214e8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   214ec:			; <UNDEFINED> instruction: 0xff70f7ff
   214f0:	strtmi	r2, [r1], -r0, lsl #4
   214f4:			; <UNDEFINED> instruction: 0xf7ff4610
   214f8:	eorcs	pc, sl, r5, lsr #29
   214fc:			; <UNDEFINED> instruction: 0xff1ef7ff
   21500:	stmdavc	r3, {r3, r4, r8, ip, sp, pc}
   21504:			; <UNDEFINED> instruction: 0xf0002b31
   21508:	strhtcs	r8, [r9], -r4
   2150c:			; <UNDEFINED> instruction: 0xff16f7ff
   21510:	movwcs	r4, #2810	; 0xafa
   21514:			; <UNDEFINED> instruction: 0x4601447a
   21518:			; <UNDEFINED> instruction: 0xf7ff4618
   2151c:	ldmvs	fp!, {r0, r1, r4, r7, r9, sl, fp, ip, sp, lr, pc}^
   21520:	eorsle	r2, r4, r0, lsl #22
   21524:			; <UNDEFINED> instruction: 0xb32a683a
   21528:			; <UNDEFINED> instruction: 0x2600463c
   2152c:			; <UNDEFINED> instruction: 0xf893e018
   21530:			; <UNDEFINED> instruction: 0xf1b88000
   21534:	andsle	r0, r0, r0, asr #30
   21538:	svc	0x00eaf7e3
   2153c:	svceq	0x007cf1b8
   21540:			; <UNDEFINED> instruction: 0xf0004605
   21544:	stfcsd	f0, [r2, #-168]!	; 0xffffff58
   21548:	movwcs	fp, #8148	; 0x1fd4
   2154c:	adcsmi	r2, r5, #0, 6
   21550:	movwcs	fp, #4056	; 0xfd8
   21554:	svclt	0x00182b00
   21558:			; <UNDEFINED> instruction: 0xf854462e
   2155c:	cmnlt	r3, #16, 30	; 0x40
   21560:	stmdacs	r0, {r5, r6, fp, sp, lr}
   21564:	stmiavs	r3!, {r0, r3, r4, r5, r6, r7, ip, lr, pc}^
   21568:	mvnle	r2, r0, lsl #22
   2156c:	svc	0x00d0f7e3
   21570:	strb	r4, [r8, r5, lsl #12]!
   21574:	blcs	103f5e8 <npth_sleep@plt+0x1039900>
   21578:	tsthi	r5, r0, asr #32	; <UNPREDICTABLE>
   2157c:	ldreq	r9, [fp], r3, lsl #22
   21580:	ldmibmi	pc, {r0, r2, r8, sl, ip, lr, pc}^	; <UNPREDICTABLE>
   21584:	ldrmi	r2, [r0], -r0, lsl #4
   21588:			; <UNDEFINED> instruction: 0xf7ff4479
   2158c:	andscs	pc, r3, fp, asr lr	; <UNPREDICTABLE>
   21590:	mrc2	7, 6, pc, cr4, cr15, {7}
   21594:	cmplt	r0, r4, lsl #12
   21598:	andcs	r4, r0, #3571712	; 0x368000
   2159c:	ldrbtmi	r4, [r9], #-1552	; 0xfffff9f0
   215a0:	mrc2	7, 2, pc, cr0, cr15, {7}
   215a4:	strtmi	r2, [r1], -r0, lsl #4
   215a8:			; <UNDEFINED> instruction: 0xf7ff4610
   215ac:	andcs	pc, r0, fp, asr #28
   215b0:	mcr2	7, 5, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
   215b4:			; <UNDEFINED> instruction: 0xf7e32000
   215b8:	ldmvs	fp!, {r3, r5, r6, r8, r9, sl, fp, sp, lr, pc}^
   215bc:	ldmdavc	fp, {r1, r3, r9, sl, ip, sp}
   215c0:			; <UNDEFINED> instruction: 0xf0402b40
   215c4:	ldmdavs	fp!, {r0, r5, r6, r7, pc}
   215c8:	sbcsle	r2, r7, r0, lsl #22
   215cc:	ldrcc	r4, [r0, -lr, asr #23]
   215d0:	teqlt	r8, #14614528	; 0xdf0000	; <UNPREDICTABLE>
   215d4:	movwls	r4, #17531	; 0x447b
   215d8:	ldrbtmi	r4, [fp], #3021	; 0xbcd
   215dc:	teqge	r4, #14614528	; 0xdf0000	; <UNPREDICTABLE>
   215e0:	ldrbtmi	r4, [sl], #1147	; 0x47b
   215e4:	bcc	45ce0c <npth_sleep@plt+0x457124>
   215e8:	stcne	8, cr15, [r4], {87}	; 0x57
   215ec:	andcs	r2, r0, r5, lsl #4
   215f0:	ldcl	7, cr15, [sl], #908	; 0x38c
   215f4:	cdp2	0, 1, cr15, cr0, cr13, {0}
   215f8:	tstlt	r8, r4, lsl #12
   215fc:	blcs	103f610 <npth_sleep@plt+0x1039928>
   21600:	addshi	pc, r4, r0
   21604:	ldcne	8, cr15, [r0], {87}	; 0x57
   21608:	mcrrle	9, 15, r2, pc, cr15	; <UNPREDICTABLE>
   2160c:	andsne	pc, r8, sp, lsl #17
   21610:	ldmdbeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}
   21614:	movwcs	r4, #2496	; 0x9c0
   21618:			; <UNDEFINED> instruction: 0x464a4618
   2161c:			; <UNDEFINED> instruction: 0xf88d4479
   21620:			; <UNDEFINED> instruction: 0xf7ff3019
   21624:			; <UNDEFINED> instruction: 0xf857fe0f
   21628:	strcs	r3, [r3, #-3084]	; 0xfffff3f4
   2162c:			; <UNDEFINED> instruction: 0xf0002b00
   21630:			; <UNDEFINED> instruction: 0xf85780a3
   21634:			; <UNDEFINED> instruction: 0xf04f2c10
   21638:	strbmi	r0, [r0], -r0, lsl #16
   2163c:			; <UNDEFINED> instruction: 0xf5b24649
   21640:	bmi	fedc1448 <npth_sleep@plt+0xfedbb760>
   21644:	andhi	pc, r0, sp, asr #17
   21648:	svclt	0x00b4447a
   2164c:	stceq	0, cr15, [ip], #-316	; 0xfffffec4
   21650:	stceq	0, cr15, [r0], #-316	; 0xfffffec4
   21654:	andshi	pc, r9, sp, lsl #17
   21658:	andsgt	pc, r8, sp, lsl #17
   2165c:	ldc2l	7, cr15, [r2, #1020]!	; 0x3fc
   21660:	tstlt	ip, r5, lsl #8
   21664:	blcs	1f3f6f8 <npth_sleep@plt+0x1f39a10>
   21668:	adcshi	pc, r3, r0
   2166c:	andcs	r4, r0, #172, 18	; 0x2b0000
   21670:	strcc	r4, [r3, #-1552]	; 0xfffff9f0
   21674:			; <UNDEFINED> instruction: 0xf7ff4479
   21678:	adcsmi	pc, r5, #14656	; 0x3940
   2167c:			; <UNDEFINED> instruction: 0xf8dfda0a
   21680:	ldrbtmi	r8, [r8], #676	; 0x2a4
   21684:	strcc	r2, [r1, #-512]	; 0xfffffe00
   21688:			; <UNDEFINED> instruction: 0x46414610
   2168c:	ldc2l	7, cr15, [sl, #1020]	; 0x3fc
   21690:	ldrhle	r4, [r7, #37]!	; 0x25
   21694:	stmibmi	r4!, {r2, r6, r7, r8, fp, ip, sp, pc}
   21698:	ldrmi	r2, [r0], -r0, lsl #4
   2169c:			; <UNDEFINED> instruction: 0xf7ff4479
   216a0:			; <UNDEFINED> instruction: 0xf857fdd1
   216a4:	blcs	302ec <npth_sleep@plt+0x2a604>
   216a8:			; <UNDEFINED> instruction: 0xe767d19e
   216ac:	andcs	r4, r0, #2605056	; 0x27c000
   216b0:			; <UNDEFINED> instruction: 0xf10d4610
   216b4:	ldrbtmi	r0, [r9], #-2328	; 0xfffff6e8
   216b8:			; <UNDEFINED> instruction: 0xf7ff2503
   216bc:			; <UNDEFINED> instruction: 0xf857fdc3
   216c0:	blcs	306f8 <npth_sleep@plt+0x2aa10>
   216c4:			; <UNDEFINED> instruction: 0xe7dad1b5
   216c8:	blcs	3f75c <npth_sleep@plt+0x39a74>
   216cc:	adcsmi	fp, r5, #24, 30	; 0x60
   216d0:	adcshi	pc, sp, r0, lsl #6
   216d4:	sbcsle	r2, lr, r0, lsl #22
   216d8:			; <UNDEFINED> instruction: 0xf04f2b0a
   216dc:	tstle	r7, r0, lsl #10
   216e0:	blcs	3f874 <npth_sleep@plt+0x39b8c>
   216e4:	andcs	sp, r0, #215	; 0xd7
   216e8:			; <UNDEFINED> instruction: 0x46104659
   216ec:			; <UNDEFINED> instruction: 0xf7ff4690
   216f0:	andcs	pc, r0, #10816	; 0x2a40
   216f4:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
   216f8:			; <UNDEFINED> instruction: 0x46514610
   216fc:	stc2	7, cr15, [r2, #1020]!	; 0x3fc
   21700:	ldrhle	r4, [r6, #80]!	; 0x50
   21704:	strcc	r7, [r1], #-2147	; 0xfffff79d
   21708:	sbcle	r2, r4, r0, lsl #22
   2170c:	rscle	r2, r7, sl, lsl #22
   21710:	stmdbge	r6, {r9, sp}
   21714:			; <UNDEFINED> instruction: 0xf88d4610
   21718:			; <UNDEFINED> instruction: 0xf88d3018
   2171c:			; <UNDEFINED> instruction: 0xf7ff5019
   21720:	stmdavc	r3!, {r0, r4, r7, r8, sl, fp, ip, sp, lr, pc}^
   21724:	blcs	2e730 <npth_sleep@plt+0x28a48>
   21728:			; <UNDEFINED> instruction: 0xe7b4d1f0
   2172c:	blcs	3f840 <npth_sleep@plt+0x39b58>
   21730:			; <UNDEFINED> instruction: 0xf8dfd0b7
   21734:	blcs	2c5f2c <npth_sleep@plt+0x2c0244>
   21738:	streq	pc, [r1], #-260	; 0xfffffefc
   2173c:	ldrbtmi	sl, [r9], #3334	; 0xd06
   21740:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   21744:	stmdavc	r3!, {r0, r2, r3, r8, ip, lr, pc}^
   21748:	adcle	r2, r4, r0, lsl #22
   2174c:	strbmi	r2, [r9], -r0, lsl #4
   21750:			; <UNDEFINED> instruction: 0xf7ff4610
   21754:	stmdavc	r3!, {r0, r1, r2, r4, r5, r6, r8, sl, fp, ip, sp, lr, pc}^
   21758:	blcs	2e764 <npth_sleep@plt+0x28a7c>
   2175c:	blcs	2d59d0 <npth_sleep@plt+0x2cfce8>
   21760:	andcs	sp, r0, #241	; 0xf1
   21764:	ldrmi	r4, [r0], -r9, lsr #12
   21768:	andscc	pc, r8, sp, lsl #17
   2176c:	andshi	pc, r9, sp, lsl #17
   21770:	stc2l	7, cr15, [r8, #-1020]!	; 0xfffffc04
   21774:	strb	r7, [pc, r3, ror #16]!
   21778:	stmdavc	r2!, {r2, r3, r4, r8, ip, sp, pc}
   2177c:			; <UNDEFINED> instruction: 0xf0002a7c
   21780:	strcs	r8, [r3, #-139]	; 0xffffff75
   21784:			; <UNDEFINED> instruction: 0x260ae77b
   21788:	movwcs	r4, #2666	; 0xa6a
   2178c:	ldrmi	r4, [r8], -sl, ror #18
   21790:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   21794:	ldc2l	7, cr15, [r6, #-1020]	; 0xfffffc04
   21798:			; <UNDEFINED> instruction: 0xf7ffe715
   2179c:	stmiavs	r3!, {r0, r2, r4, r5, r6, r7, r9, fp, ip, sp, lr, pc}^
   217a0:	ldmdavc	fp, {r1, r3, r4, r6, sl, fp, ip}^
   217a4:	andle	r2, r7, sp, lsr fp
   217a8:			; <UNDEFINED> instruction: 0xf1052b7c
   217ac:			; <UNDEFINED> instruction: 0xf43f0501
   217b0:	blcs	4d2e0 <npth_sleep@plt+0x475f8>
   217b4:	mcrge	4, 6, pc, cr7, cr15, {1}	; <UNPREDICTABLE>
   217b8:			; <UNDEFINED> instruction: 0xf003b120
   217bc:	blcs	fe0226c4 <npth_sleep@plt+0xfe01c9dc>
   217c0:	strcc	fp, [r1, #-3864]	; 0xfffff0e8
   217c4:	svccc	0x0001f812
   217c8:	svclt	0x00182b00
   217cc:	mvnsle	r2, ip, ror fp
   217d0:			; <UNDEFINED> instruction: 0xf894e6b9
   217d4:	stclne	0, cr12, [r3], #-4
   217d8:			; <UNDEFINED> instruction: 0xf1bc9305
   217dc:			; <UNDEFINED> instruction: 0xd1200f3d
   217e0:	stmdaeq	r2, {r2, r8, ip, sp, lr, pc}
   217e4:	ldmdbne	ip, {r0, r1, r5, r6, r7, r8, r9, lr}^
   217e8:	andcs	r2, r0, #0, 10
   217ec:	ldrmi	r4, [r0], -r9, asr #12
   217f0:	andsgt	pc, r8, sp, lsl #17
   217f4:	andspl	pc, r9, sp, lsl #17
   217f8:	stc2	7, cr15, [r4, #-1020]!	; 0xfffffc04
   217fc:	andeq	lr, r8, r4, lsl #22
   21800:			; <UNDEFINED> instruction: 0xf8184643
   21804:			; <UNDEFINED> instruction: 0xf1bccb01
   21808:	svclt	0x00180f00
   2180c:	svceq	0x007cf1bc
   21810:	strmi	sp, [r5], -fp, ror #3
   21814:			; <UNDEFINED> instruction: 0xf1bc461c
   21818:			; <UNDEFINED> instruction: 0xf43f0f00
   2181c:	strcc	sl, [r1], #-3879	; 0xfffff0d9
   21820:	stmdbmi	r6, {r2, r5, r8, r9, sl, sp, lr, pc}^
   21824:	strbmi	r4, [r0], -r2, asr #12
   21828:	ldrbtmi	r3, [r9], #-1281	; 0xfffffaff
   2182c:	stc2	7, cr15, [sl, #-1020]	; 0xfffffc04
   21830:	mulgt	r1, r4, r8
   21834:			; <UNDEFINED> instruction: 0xf1bc9b05
   21838:	andle	r0, r2, ip, ror pc
   2183c:	svceq	0x0000f1bc
   21840:	ldrmi	sp, [ip], -lr, asr #3
   21844:	svceq	0x0000f1bc
   21848:	svcge	0x0010f43f
   2184c:	andcs	lr, r0, #60555264	; 0x39c0000
   21850:	ldrmi	r9, [r0], -r4, lsl #18
   21854:			; <UNDEFINED> instruction: 0xf7ff4615
   21858:	mrc	12, 0, APSR_nzcv, cr8, cr5, {7}
   2185c:	andcs	r8, r0, #16, 20	; 0x10000
   21860:	ldrmi	r3, [r0], -r1, lsl #10
   21864:			; <UNDEFINED> instruction: 0xf7ff4641
   21868:	adcsmi	pc, r5, #60672	; 0xed00
   2186c:	stmdavc	r3!, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
   21870:	eorcs	lr, r8, r0, lsr r7
   21874:	stc2l	7, cr15, [r2, #-1020]!	; 0xfffffc04
   21878:	strmi	r2, [r5], -r0, lsl #4
   2187c:	andcs	r4, r1, r1, lsl #12
   21880:	stc2l	7, cr15, [r0], #1020	; 0x3fc
   21884:	blcs	3f938 <npth_sleep@plt+0x39c50>
   21888:	mrcge	4, 1, APSR_nzcv, cr15, cr15, {1}
   2188c:	andcs	r4, r0, #34603008	; 0x2100000
   21890:			; <UNDEFINED> instruction: 0xf7ff2001
   21894:			; <UNDEFINED> instruction: 0xe638fcd7
   21898:	ldrmi	r4, [sl], -r9, lsr #18
   2189c:			; <UNDEFINED> instruction: 0xf1044618
   218a0:	ldrbtmi	r0, [r9], #-2049	; 0xfffff7ff
   218a4:	streq	pc, [r3], #-452	; 0xfffffe3c
   218a8:	stc2l	7, cr15, [ip], {255}	; 0xff
   218ac:	blcs	1f598e4 <npth_sleep@plt+0x1f53bfc>
   218b0:	andcs	sp, r0, #24
   218b4:	ldrmi	r4, [r0], -r9, asr #12
   218b8:	andscc	pc, r8, sp, lsl #17
   218bc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   218c0:	andscc	pc, r9, sp, lsl #17
   218c4:	ldc2	7, cr15, [lr], #1020	; 0x3fc
   218c8:	streq	lr, [r8, #-2820]	; 0xfffff4fc
   218cc:			; <UNDEFINED> instruction: 0xf8184642
   218d0:	blcs	304dc <npth_sleep@plt+0x2a7f4>
   218d4:	ldrmi	sp, [r4], -fp, ror #3
   218d8:	stccc	8, cr15, [ip], {87}	; 0x57
   218dc:			; <UNDEFINED> instruction: 0xf47f2b00
   218e0:	strb	sl, [sl], r8, lsr #29
   218e4:	blcs	3335c <npth_sleep@plt+0x2d674>
   218e8:			; <UNDEFINED> instruction: 0x4644d0f5
   218ec:	svclt	0x0000e7f4
   218f0:	andeq	sp, r2, sl, lsr r5
   218f4:	muleq	r0, ip, r5
   218f8:	andeq	sl, r1, r2, lsl fp
   218fc:	ldrdeq	sl, [r1], -ip
   21900:	andeq	r9, r1, r0, lsl #18
   21904:	andeq	sl, r1, r2, asr sl
   21908:	andeq	sl, r1, ip, lsl sl
   2190c:	andeq	sl, r1, r6, lsl sl
   21910:	andeq	r9, r1, ip, ror r9
   21914:	andeq	r9, r1, sl, ror r9
   21918:	andeq	r9, r1, r0, ror #16
   2191c:	andeq	r9, r1, ip, lsr r8
   21920:	andeq	r9, r1, ip, lsl #16
   21924:	ldrdeq	r9, [r1], -sl
   21928:	andeq	sl, r1, r4, asr r9
   2192c:	andeq	r9, r1, sl, asr #15
   21930:			; <UNDEFINED> instruction: 0x0001a8b2
   21934:	andeq	sl, r1, r0, ror #16
   21938:	ldrdeq	r9, [r1], -lr
   2193c:	andeq	r9, r1, r2, lsr r7
   21940:			; <UNDEFINED> instruction: 0x000196ba
   21944:	svcmi	0x00f0e92d
   21948:	stc	6, cr4, [sp, #-560]!	; 0xfffffdd0
   2194c:	strmi	r8, [r4], -r2, lsl #22
   21950:			; <UNDEFINED> instruction: 0x56c8f8df
   21954:	addslt	r4, sp, sp, ror r4
   21958:	ldreq	pc, [r0, -r5, lsl #2]
   2195c:	bge	44c594 <npth_sleep@plt+0x4468ac>
   21960:			; <UNDEFINED> instruction: 0xf1059307
   21964:	andls	r0, r8, #32, 16	; 0x200000
   21968:	logeqs	f7, #5.0
   2196c:	muleq	pc, r5, r8	; <UNPREDICTABLE>
   21970:	cfmv64hrls	mvdx7, r3
   21974:	eor	pc, r4, sp, asr #17
   21978:	andsgt	pc, r0, sp, asr #17
   2197c:	andeq	lr, pc, r6, lsl #17
   21980:	muleq	pc, r7, r8	; <UNPREDICTABLE>
   21984:	mcrls	15, 0, sl, cr8, cr8, {0}
   21988:	stm	r6, {r0, r1, r3, r8, r9, sl, ip, pc}
   2198c:	ldm	r8, {r0, r1, r2, r3}
   21990:	cdpls	0, 0, cr0, cr9, cr15, {0}
   21994:	andeq	lr, pc, r6, lsl #17
   21998:	muleq	pc, r5, r8	; <UNPREDICTABLE>
   2199c:	ldrdls	pc, [r0], -ip
   219a0:	andeq	lr, pc, r7, lsl #17
   219a4:	svceq	0x0000f1b9
   219a8:	cmnhi	ip, r0	; <UNPREDICTABLE>
   219ac:	movwls	r2, #21248	; 0x5300
   219b0:			; <UNDEFINED> instruction: 0x4699461d
   219b4:			; <UNDEFINED> instruction: 0xf10c9306
   219b8:	movwls	r0, #14864	; 0x3a10
   219bc:			; <UNDEFINED> instruction: 0x3660f8df
   219c0:			; <UNDEFINED> instruction: 0x8660f8df
   219c4:			; <UNDEFINED> instruction: 0xf8df447b
   219c8:	ldrbtmi	fp, [r8], #1632	; 0x660
   219cc:	bcc	45d1f4 <npth_sleep@plt+0x45750c>
   219d0:			; <UNDEFINED> instruction: 0x3658f8df
   219d4:	ldrbtmi	r4, [fp], #-1275	; 0xfffffb05
   219d8:	ands	r9, sp, sl, lsl #6
   219dc:			; <UNDEFINED> instruction: 0x46384659
   219e0:	ldmdb	lr!, {r0, r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   219e4:			; <UNDEFINED> instruction: 0xf0002800
   219e8:	mrc	0, 0, r8, cr8, cr7, {4}
   219ec:			; <UNDEFINED> instruction: 0x46381a10
   219f0:	ldmdb	r6!, {r0, r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   219f4:			; <UNDEFINED> instruction: 0xf0002800
   219f8:	stmdbls	sl, {r1, r2, r3, r5, r6, r7, pc}
   219fc:			; <UNDEFINED> instruction: 0xf7e34638
   21a00:	blls	19bfc8 <npth_sleep@plt+0x1962e0>
   21a04:	svclt	0x00082800
   21a08:	movwls	r2, #21249	; 0x5301
   21a0c:	blcs	45fb7c <npth_sleep@plt+0x459e94>
   21a10:	stfeqd	f7, [r1], {5}
   21a14:			; <UNDEFINED> instruction: 0x4665b19a
   21a18:	stcvc	8, cr15, [ip], {90}	; 0x5a
   21a1c:	svccs	0x00004656
   21a20:			; <UNDEFINED> instruction: 0x4641d0f4
   21a24:			; <UNDEFINED> instruction: 0xf7e34638
   21a28:	stmdacs	r0, {r2, r3, r4, r6, r8, fp, sp, lr, pc}
   21a2c:			; <UNDEFINED> instruction: 0xf85ad1d6
   21a30:	movwcs	r2, #6928	; 0x1b10
   21a34:	stfeqd	f7, [r1], {5}
   21a38:	bcs	4664c <npth_sleep@plt+0x40964>
   21a3c:	blls	1161f0 <npth_sleep@plt+0x110508>
   21a40:			; <UNDEFINED> instruction: 0xf0002b00
   21a44:			; <UNDEFINED> instruction: 0xf1b980cb
   21a48:	tstle	ip, r0, lsl #30
   21a4c:	strbcc	pc, [r0, #2271]!	; 0x8df	; <UNPREDICTABLE>
   21a50:	ldrbtmi	r9, [fp], #-2564	; 0xfffff5fc
   21a54:	blls	2466a0 <npth_sleep@plt+0x2409b8>
   21a58:	strne	lr, [ip, #-2818]	; 0xfffff4fe
   21a5c:	stfeqd	f7, [r1], {12}
   21a60:	stm	r5, {r0, r1, r2, r3, r8, r9, fp, lr, pc}
   21a64:	blls	1a1aa8 <npth_sleep@plt+0x19bdc0>
   21a68:			; <UNDEFINED> instruction: 0xf8dfb963
   21a6c:	bls	12f194 <npth_sleep@plt+0x1294ac>
   21a70:	tstls	r5, #2063597568	; 0x7b000000
   21a74:	bl	c86a0 <npth_sleep@plt+0xc29b8>
   21a78:			; <UNDEFINED> instruction: 0xf10c150c
   21a7c:	blgt	3e4a88 <npth_sleep@plt+0x3deda0>
   21a80:	andeq	lr, pc, r5, lsl #17
   21a84:	ldmdblt	r3, {r0, r2, r8, r9, fp, ip, pc}^
   21a88:	strcc	pc, [ip, #2271]!	; 0x8df
   21a8c:	ldrbtmi	r9, [fp], #-2564	; 0xfffff5fc
   21a90:	blls	3066fc <npth_sleep@plt+0x300a14>
   21a94:			; <UNDEFINED> instruction: 0x1c0ceb02
   21a98:	stm	ip, {r0, r1, r2, r3, r8, r9, fp, lr, pc}
   21a9c:	andcs	r0, r0, #15
   21aa0:			; <UNDEFINED> instruction: 0x46204611
   21aa4:	blx	15dfaa8 <npth_sleep@plt+0x15d9dc0>
   21aa8:	ldrdlt	pc, [r0], -r4
   21aac:			; <UNDEFINED> instruction: 0x901cf8d4
   21ab0:			; <UNDEFINED> instruction: 0xf8db6863
   21ab4:			; <UNDEFINED> instruction: 0xf8cd8000
   21ab8:			; <UNDEFINED> instruction: 0xf1b8b00c
   21abc:	ldmdavs	pc, {r9}	; <UNPREDICTABLE>
   21ac0:	svclt	0x00189305
   21ac4:			; <UNDEFINED> instruction: 0xf1b92201
   21ac8:	svclt	0x00180f00
   21acc:	mrslt	r2, (UNDEF: 98)
   21ad0:	ldrbeq	r6, [r2], r2, lsr #17
   21ad4:	addhi	pc, sp, r0, lsl #2
   21ad8:	ldmcc	pc!, {r3, r8, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   21adc:			; <UNDEFINED> instruction: 0xf04f3704
   21ae0:			; <UNDEFINED> instruction: 0xf1b80901
   21ae4:	rsbsle	r0, r2, r0, lsl #30
   21ae8:	ldmdavs	sp!, {r0, r8, sp}
   21aec:	adcvs	r6, r5, #417792	; 0x66000
   21af0:	stmiavs	r3!, {r1, r2, r3, r5, r7, r8, ip, sp, pc}
   21af4:	movweq	pc, #8211	; 0x2013	; <UNPREDICTABLE>
   21af8:			; <UNDEFINED> instruction: 0x6123bf08
   21afc:	blls	1160f4 <npth_sleep@plt+0x11040c>
   21b00:	andhi	pc, r0, r3, asr #17
   21b04:	stmdbvs	r0!, {r0, r2, r8, r9, fp, ip, pc}
   21b08:			; <UNDEFINED> instruction: 0xf8c4601f
   21b0c:	andslt	r9, sp, ip, lsl r0
   21b10:	blhi	dce0c <npth_sleep@plt+0xd7124>
   21b14:	svchi	0x00f0e8bd
   21b18:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   21b1c:	stmdavc	sl!, {r1, r2, r4, r5, r6, r8, r9, sl, sp, lr, pc}
   21b20:	andle	r2, r7, sp, lsr #20
   21b24:	bcs	3c3b4 <npth_sleep@plt+0x366cc>
   21b28:	stmiavs	r2!, {r1, r4, r5, r6, r8, ip, lr, pc}
   21b2c:	strbtle	r0, [r3], #-1872	; 0xfffff8b0
   21b30:	ldrb	r6, [sl, r1, ror #4]
   21b34:	bcs	b7fce4 <npth_sleep@plt+0xb79ffc>
   21b38:	bcs	55c14 <npth_sleep@plt+0x4ff2c>
   21b3c:	bls	155f0c <npth_sleep@plt+0x150224>
   21b40:	ldrdge	pc, [r0], -r4	; <UNPREDICTABLE>
   21b44:	tstls	r7, r1, lsl r8
   21b48:	svceq	0x0000f1ba
   21b4c:	subshi	pc, lr, #64	; 0x40
   21b50:			; <UNDEFINED> instruction: 0xf04f68a2
   21b54:	bl	164b60 <npth_sleep@plt+0x15ee78>
   21b58:			; <UNDEFINED> instruction: 0xf8c4000c
   21b5c:	ldreq	ip, [r2], r0, lsr #32
   21b60:			; <UNDEFINED> instruction: 0xf1409006
   21b64:	stmdbls	r7, {r0, r2, r5, r7, pc}
   21b68:			; <UNDEFINED> instruction: 0xf0002900
   21b6c:	bls	1422cc <npth_sleep@plt+0x13c5e4>
   21b70:	strmi	r9, [r6], -r9, lsl #12
   21b74:	ldrbmi	r9, [r5], -sl, lsl #10
   21b78:	ldrmi	r9, [sl], r8, lsl #8
   21b7c:	stmdavs	r0!, {r2, r4, r9, sl, lr}^
   21b80:	ldrtmi	fp, [r1], -r8, lsr #2
   21b84:	stmia	ip!, {r0, r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   21b88:			; <UNDEFINED> instruction: 0xf0002800
   21b8c:			; <UNDEFINED> instruction: 0xf85480c9
   21b90:	strcc	r1, [r1, #-3856]	; 0xfffff0f0
   21b94:	mvnsle	r2, r0, lsl #18
   21b98:	strvs	lr, [r9, #-2525]	; 0xfffff623
   21b9c:	stcls	6, cr4, [r8], {83}	; 0x53
   21ba0:	stmdavc	r8!, {r0, r9, sp}^
   21ba4:	eorvs	lr, r6, #62	; 0x3e
   21ba8:	bcs	3fe58 <npth_sleep@plt+0x3a170>
   21bac:	orrhi	pc, r5, r0, asr #32
   21bb0:	ldreq	r6, [r6, -r2, lsr #17]
   21bb4:	adcshi	pc, sl, r0, lsl #2
   21bb8:	stmdaeq	r1, {r3, r4, r5, r7, r8, ip, sp, lr, pc}
   21bbc:	addvc	pc, r0, #1107296256	; 0x42000000
   21bc0:	streq	pc, [r4, -r7, lsl #2]
   21bc4:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
   21bc8:	adcvs	r6, r2, r1, ror #4
   21bcc:	movwcs	sp, #397	; 0x18d
   21bd0:	ldrmi	r6, [r8], r3, lsr #2
   21bd4:	movwcs	lr, #6035	; 0x1793
   21bd8:	ldr	r9, [r7, -r6, lsl #6]
   21bdc:	stfeqd	f7, [r2], {5}
   21be0:	ldrbcc	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   21be4:	movwls	r4, #54395	; 0xd47b
   21be8:	blgt	40880c <npth_sleep@plt+0x402b24>
   21bec:	andeq	lr, pc, r6, lsl #17
   21bf0:			; <UNDEFINED> instruction: 0xf04fe729
   21bf4:	ldrb	r0, [r7, -r0, lsl #18]!
   21bf8:	rscscc	pc, pc, #79	; 0x4f
   21bfc:			; <UNDEFINED> instruction: 0xf1082302
   21c00:			; <UNDEFINED> instruction: 0x370438ff
   21c04:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
   21c08:	stmib	r4, {r0, r2, r5, r7, r8, sp, lr}^
   21c0c:	ldrb	r2, [r6, -r4, lsl #6]!
   21c10:	stmdavs	r9, {r2, r8, fp, ip, pc}
   21c14:	stmib	sp, {r3, r5, r7, fp, ip}^
   21c18:	stmdals	r6, {r1, r2, r8}
   21c1c:	stmdbcs	r0, {fp, ip, sp, lr}
   21c20:	cmnhi	sp, r0	; <UNPREDICTABLE>
   21c24:			; <UNDEFINED> instruction: 0xf04f9904
   21c28:	vstrls	s0, [r7, #-0]
   21c2c:	stmdbvs	sp, {r0, r2, sp, lr, pc}
   21c30:			; <UNDEFINED> instruction: 0xf10a3110
   21c34:	vstrcs	s0, [r0, #-4]
   21c38:	adcmi	sp, r8, #105	; 0x69
   21c3c:	stmdbls	r4, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
   21c40:	bne	2dc584 <npth_sleep@plt+0x2d689c>
   21c44:	streq	lr, [sl, #-2817]	; 0xfffff4ff
   21c48:	andeq	pc, sl, r1, asr r8	; <UNPREDICTABLE>
   21c4c:	suble	r2, r6, r0, lsl #16
   21c50:			; <UNDEFINED> instruction: 0x612068a9
   21c54:	movweq	pc, #28689	; 0x7011	; <UNPREDICTABLE>
   21c58:	bls	1d5d10 <npth_sleep@plt+0x1d0028>
   21c5c:	movweq	pc, #4230	; 0x1086	; <UNPREDICTABLE>
   21c60:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
   21c64:	bcs	3fdb4 <npth_sleep@plt+0x3a0cc>
   21c68:	movwcs	fp, #3848	; 0xf08
   21c6c:			; <UNDEFINED> instruction: 0xf0402b00
   21c70:	ldmdavs	sl!, {r1, r3, r6, r8, pc}^
   21c74:	suble	r2, ip, r0, lsl #20
   21c78:	stmdacs	sp!, {r4, fp, ip, sp, lr}
   21c7c:	ldmdavc	r0, {r0, r2, r8, ip, lr, pc}^
   21c80:	smladeq	sp, r8, r1, fp
   21c84:	cmnvs	r3, r8, asr #30
   21c88:			; <UNDEFINED> instruction: 0xf108d421
   21c8c:			; <UNDEFINED> instruction: 0x370438ff
   21c90:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
   21c94:			; <UNDEFINED> instruction: 0xf7ff4620
   21c98:	stmdavs	r3!, {r0, r1, r4, r5, r6, r9, fp, ip, sp, lr, pc}
   21c9c:	stmdavs	r3!, {r0, r1, r8, r9, ip, pc}^
   21ca0:	ands	r9, r4, r5, lsl #6
   21ca4:			; <UNDEFINED> instruction: 0xf04f9e04
   21ca8:	stmib	sp, {r0, sl, fp}^
   21cac:	ldr	r9, [r7, r5, lsl #18]
   21cb0:	ldr	r4, [r2, r2, ror #12]!
   21cb4:	cmnvs	r3, r1, lsl #4
   21cb8:	blls	1ba548 <npth_sleep@plt+0x1b4860>
   21cbc:	streq	pc, [r1], -r6
   21cc0:	blcs	3fe34 <npth_sleep@plt+0x3a14c>
   21cc4:	strcs	fp, [r1], -r8, lsl #30
   21cc8:			; <UNDEFINED> instruction: 0xf43f2e00
   21ccc:	movwcs	sl, #3864	; 0xf18
   21cd0:	ldmcc	pc!, {r3, r8, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   21cd4:			; <UNDEFINED> instruction: 0xf1093704
   21cd8:	eorvs	r0, r3, #16384	; 0x4000
   21cdc:	stmdbls	r6, {r0, r1, r2, r3, r8, r9, sl, sp, lr, pc}
   21ce0:	ldmdacs	pc!, {r3, fp, ip, sp, lr}	; <UNPREDICTABLE>
   21ce4:	stmdacs	r8!, {r3, r4, r8, r9, sl, fp, ip, sp, pc}^
   21ce8:	orrshi	pc, r2, r0
   21cec:	andcc	r6, r1, #11075584	; 0xa90000
   21cf0:			; <UNDEFINED> instruction: 0xf0119806
   21cf4:	movwls	r0, #24448	; 0x5f80
   21cf8:	andlt	pc, ip, sp, asr #17
   21cfc:			; <UNDEFINED> instruction: 0xf06fbf14
   21d00:			; <UNDEFINED> instruction: 0xf06f0306
   21d04:	lslvs	r0, r1, #6
   21d08:			; <UNDEFINED> instruction: 0x61236222
   21d0c:			; <UNDEFINED> instruction: 0x460de7d5
   21d10:	streq	lr, [lr, -r7, ror #15]
   21d14:	cmnvs	r2, lr, asr #30
   21d18:	movweq	pc, #8303	; 0x206f	; <UNPREDICTABLE>
   21d1c:	ldrb	r6, [r6, r3, lsr #2]
   21d20:	ldrbmi	r2, [r3], -r1, lsl #12
   21d24:	strtmi	r9, [sl], r8, lsl #24
   21d28:			; <UNDEFINED> instruction: 0xe7884632
   21d2c:	teqcs	sp, lr, lsr #25
   21d30:	ldrtmi	r9, [r0], -r5, lsl #6
   21d34:	ldc	7, cr15, [r0], {227}	; 0xe3
   21d38:	andls	r9, r3, r5, lsl #22
   21d3c:	eorsle	r2, lr, r0, lsl #16
   21d40:	movwcs	r9, #2563	; 0xa03
   21d44:	stmiavc	fp!, {r0, r1, r4, ip, sp, lr}
   21d48:			; <UNDEFINED> instruction: 0xf0002b00
   21d4c:	blls	1422bc <npth_sleep@plt+0x13c5d4>
   21d50:	movwls	r6, #22555	; 0x581b
   21d54:	blls	14eb28 <npth_sleep@plt+0x148e40>
   21d58:	bleq	5de9c <npth_sleep@plt+0x581b4>
   21d5c:	movwls	r4, #26266	; 0x669a
   21d60:	ldrdeq	pc, [r4], -sl
   21d64:	ldrtmi	fp, [r1], -r0, lsr #2
   21d68:	svc	0x00baf7e2
   21d6c:	rsble	r2, sp, r0, lsl #16
   21d70:	svcpl	0x0010f85a
   21d74:	bleq	9e1a8 <npth_sleep@plt+0x984c0>
   21d78:	mvnsle	r2, r0, lsl #26
   21d7c:			; <UNDEFINED> instruction: 0x46a34630
   21d80:	bl	ff1dfd14 <npth_sleep@plt+0xff1da02c>
   21d84:			; <UNDEFINED> instruction: 0xa010f8dd
   21d88:	strls	r9, [r7, -r5, lsl #24]
   21d8c:			; <UNDEFINED> instruction: 0xf8da4607
   21d90:			; <UNDEFINED> instruction: 0xb1200004
   21d94:			; <UNDEFINED> instruction: 0x4631463a
   21d98:	svc	0x003cf7e3
   21d9c:			; <UNDEFINED> instruction: 0xf85ab1e0
   21da0:	strcc	r4, [r1, #-3856]	; 0xfffff0f0
   21da4:	mvnsle	r2, r0, lsl #24
   21da8:	ldrbmi	r9, [ip], -r3, lsl #22
   21dac:	blcs	499d0 <npth_sleep@plt+0x43ce8>
   21db0:	rschi	pc, r0, r0
   21db4:	teqcs	sp, #12288	; 0x3000
   21db8:	ldmib	r4, {r0, r1, r4, ip, sp, lr}^
   21dbc:			; <UNDEFINED> instruction: 0xf06fb300
   21dc0:			; <UNDEFINED> instruction: 0x61a60201
   21dc4:			; <UNDEFINED> instruction: 0xf1086122
   21dc8:			; <UNDEFINED> instruction: 0x370438ff
   21dcc:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
   21dd0:	andlt	pc, ip, sp, asr #17
   21dd4:	ldr	r9, [r2], r5, lsl #6
   21dd8:	stmdbls	r4, {r0, r1, r3, r5, r6, sl, fp, ip}
   21ddc:			; <UNDEFINED> instruction: 0x46a4463a
   21de0:			; <UNDEFINED> instruction: 0x465c011b
   21de4:	bl	89a08 <npth_sleep@plt+0x83d20>
   21de8:	stmiapl	r8, {r0, r1, r8, r9, fp}^
   21dec:			; <UNDEFINED> instruction: 0xf0002800
   21df0:	blcc	442244 <npth_sleep@plt+0x43c55c>
   21df4:	andshi	pc, r4, sp, asr #17
   21df8:			; <UNDEFINED> instruction: 0xf8cd440b
   21dfc:	strls	r9, [r9, #-28]	; 0xffffffe4
   21e00:	strls	r4, [r8], #-1721	; 0xfffff947
   21e04:			; <UNDEFINED> instruction: 0x461f4690
   21e08:	strmi	r4, [r4], -r5, ror #12
   21e0c:	ldrdeq	pc, [r4], -fp
   21e10:			; <UNDEFINED> instruction: 0x4642b170
   21e14:			; <UNDEFINED> instruction: 0xf7e34631
   21e18:	stmdblt	r8, {r1, r2, r3, r4, r5, r6, r7, r9, sl, fp, sp, lr, pc}^
   21e1c:			; <UNDEFINED> instruction: 0xf04042ac
   21e20:			; <UNDEFINED> instruction: 0xf8db80c7
   21e24:			; <UNDEFINED> instruction: 0xf8da2008
   21e28:	addsmi	r3, sl, #8
   21e2c:	sbchi	pc, r0, r0, asr #32
   21e30:			; <UNDEFINED> instruction: 0xf10b6a3c
   21e34:			; <UNDEFINED> instruction: 0x37100b10
   21e38:	mvnle	r2, r0, lsl #24
   21e3c:	strmi	lr, [r8, #-2525]	; 0xfffff623
   21e40:			; <UNDEFINED> instruction: 0xf8dd464f
   21e44:			; <UNDEFINED> instruction: 0xf8dd8014
   21e48:	ssatmi	r9, #12, ip
   21e4c:	bcs	48660 <npth_sleep@plt+0x42978>
   21e50:			; <UNDEFINED> instruction: 0xf1bbd05d
   21e54:			; <UNDEFINED> instruction: 0xf04f0f00
   21e58:	andsvc	r0, r3, sp, lsr r3
   21e5c:	blls	1593e8 <npth_sleep@plt+0x153700>
   21e60:	blne	31c7a4 <npth_sleep@plt+0x316abc>
   21e64:	andcc	pc, fp, r3, asr r8	; <UNPREDICTABLE>
   21e68:	svcmi	0x0000f5b3
   21e6c:	sbcshi	pc, r0, r0
   21e70:	andeq	pc, r1, #72, 4	; 0x80000004
   21e74:	mlasle	ip, r3, r2, r4
   21e78:	andeq	pc, r2, #72, 4	; 0x80000004
   21e7c:			; <UNDEFINED> instruction: 0xf0004293
   21e80:	vhadd.s8	d24, d24, d10
   21e84:	addsmi	r0, r3, #805306368	; 0x30000000
   21e88:	blls	155fe4 <npth_sleep@plt+0x1502fc>
   21e8c:	andeq	lr, fp, #3072	; 0xc00
   21e90:	andcc	pc, fp, r3, asr r8	; <UNPREDICTABLE>
   21e94:			; <UNDEFINED> instruction: 0x61236891
   21e98:	eorle	r0, r0, fp, asr #14
   21e9c:	blcs	48ab0 <npth_sleep@plt+0x42dc8>
   21ea0:	addshi	pc, r7, r0
   21ea4:	blcs	40018 <npth_sleep@plt+0x3a330>
   21ea8:	bls	11604c <npth_sleep@plt+0x110364>
   21eac:	andcc	r4, r1, #32, 12	; 0x2000000
   21eb0:			; <UNDEFINED> instruction: 0xf966f7ff
   21eb4:	movwlt	lr, #2516	; 0x9d4
   21eb8:	stcne	7, cr14, [lr], #532	; 0x214
   21ebc:	movwls	r2, #20797	; 0x513d
   21ec0:			; <UNDEFINED> instruction: 0xf7e34630
   21ec4:	blls	19cbf4 <npth_sleep@plt+0x196f0c>
   21ec8:	stmdacs	r0, {r0, r1, ip, pc}
   21ecc:	svcge	0x0038f47f
   21ed0:	ldmdavs	r2, {r2, r9, fp, ip, pc}
   21ed4:	bcs	466f0 <npth_sleep@plt+0x40a08>
   21ed8:	svcge	0x003df47f
   21edc:	blls	11bca0 <npth_sleep@plt+0x115fb8>
   21ee0:	rsbsle	r2, r1, r0, lsl #22
   21ee4:	movweq	pc, #20591	; 0x506f	; <UNPREDICTABLE>
   21ee8:	ldrdlt	pc, [r0], -r4
   21eec:	stmdavs	r3!, {r0, r1, r5, r6, r8, sp, lr}^
   21ef0:	stmiavs	r0!, {r0, r3, r5, r6, r8, r9, sl, sp, lr, pc}
   21ef4:	subeq	pc, r0, r0, lsl r0	; <UNPREDICTABLE>
   21ef8:	andls	sp, r3, r7, asr #3
   21efc:	blx	1a5ff00 <npth_sleep@plt+0x1a5a218>
   21f00:			; <UNDEFINED> instruction: 0xf7e39803
   21f04:	bls	1dca14 <npth_sleep@plt+0x1d6d2c>
   21f08:	andcc	r4, r1, #32, 12	; 0x2000000
   21f0c:			; <UNDEFINED> instruction: 0xf1bbe6c3
   21f10:			; <UNDEFINED> instruction: 0xd1a40f00
   21f14:	bleq	5e058 <npth_sleep@plt+0x58370>
   21f18:	stmdavc	r8!, {r0, r1, r2, r4, r5, r7, r8, r9, sl, sp, lr, pc}^
   21f1c:	stcls	6, cr4, [r4, #-392]	; 0xfffffe78
   21f20:			; <UNDEFINED> instruction: 0xf11be6df
   21f24:			; <UNDEFINED> instruction: 0xd1220f02
   21f28:	movweq	pc, #28783	; 0x706f	; <UNPREDICTABLE>
   21f2c:	ldrdlt	pc, [r0], -r4
   21f30:	stmdavs	r3!, {r0, r1, r5, r8, sp, lr}^
   21f34:	blls	15bc58 <npth_sleep@plt+0x155f70>
   21f38:			; <UNDEFINED> instruction: 0xb1ab681b
   21f3c:	mcrrmi	13, 4, r4, r1, cr0
   21f40:	ldrbtmi	r9, [sp], #-3590	; 0xfffff1fa
   21f44:	and	r4, r2, ip, ror r4
   21f48:	svccs	0x0010f856
   21f4c:	ldmdavs	r2!, {r1, r5, r6, r8, ip, sp, pc}^
   21f50:	rscsle	r2, r9, r0, lsl #20
   21f54:			; <UNDEFINED> instruction: 0xf01068b0
   21f58:	mvnsle	r0, r0, asr #32
   21f5c:	strtmi	r4, [r1], -fp, lsr #12
   21f60:			; <UNDEFINED> instruction: 0xf7ff9000
   21f64:	strb	pc, [pc, pc, ror #18]!	; <UNPREDICTABLE>
   21f68:			; <UNDEFINED> instruction: 0xf7e32000
   21f6c:			; <UNDEFINED> instruction: 0xf1bbea8e
   21f70:	strdle	r3, [pc, #255]	; 22077 <npth_sleep@plt+0x1c38f>
   21f74:	movwlt	lr, #2516	; 0x9d4
   21f78:	streq	lr, [sp, -r1, lsr #14]
   21f7c:	movwcs	fp, #3915	; 0xf4b
   21f80:	movweq	pc, #8303	; 0x206f	; <UNPREDICTABLE>
   21f84:			; <UNDEFINED> instruction: 0x61236163
   21f88:			; <UNDEFINED> instruction: 0xf8d4bf4c
   21f8c:			; <UNDEFINED> instruction: 0xf8d4b000
   21f90:	stmdavs	r3!, {ip, sp, pc}^
   21f94:	andscs	lr, r0, r7, lsl r7
   21f98:			; <UNDEFINED> instruction: 0xf9d0f7ff
   21f9c:	movwcs	r4, #2602	; 0xa2a
   21fa0:			; <UNDEFINED> instruction: 0x4601447a
   21fa4:			; <UNDEFINED> instruction: 0xf7ff4618
   21fa8:	andcs	pc, r0, sp, asr #18
   21fac:	b	1b5ff40 <npth_sleep@plt+0x1b5a258>
   21fb0:	strbmi	r9, [pc], -r3, lsl #22
   21fb4:			; <UNDEFINED> instruction: 0x8014f8dd
   21fb8:	strls	lr, [r7], #-2525	; 0xfffff623
   21fbc:	adcsle	r2, r3, r0, lsl #22
   21fc0:	teqcs	sp, #12288	; 0x3000
   21fc4:			; <UNDEFINED> instruction: 0xe7af7013
   21fc8:	ldmib	r4, {r0, r1, r9, fp, ip, pc}^
   21fcc:	cmnvs	r2, r0, lsl #6
   21fd0:	ldmdavs	sl!, {r0, r3, r4, r5, r6, r7, r9, sl, sp, lr, pc}^
   21fd4:	sbcsle	r2, r0, r0, lsl #20
   21fd8:	blcs	b8002c <npth_sleep@plt+0xb7a344>
   21fdc:	strtmi	sp, [r0], -sl
   21fe0:	ldmcc	pc!, {r3, r8, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   21fe4:			; <UNDEFINED> instruction: 0xf8ccf7ff
   21fe8:	ldmib	r4, {r2, r8, r9, sl, ip, sp}^
   21fec:			; <UNDEFINED> instruction: 0xf109b300
   21ff0:	strbt	r0, [r8], r1, lsl #18
   21ff4:	ldrble	r0, [r2, #1800]!	; 0x708
   21ff8:	cmnvs	r3, r3, lsl #22
   21ffc:	movwlt	lr, #2516	; 0x9d4
   22000:	teqcs	sp, #235929600	; 0xe100000
   22004:	ldmib	r4, {r0, r1, r4, ip, sp, lr}^
   22008:	ldrb	fp, [r8], r0, lsl #6
   2200c:			; <UNDEFINED> instruction: 0xe6014652
   22010:	stmdals	r4, {r0, r5, r7, fp, sp, lr}
   22014:	blx	15e0018 <npth_sleep@plt+0x15da330>
   22018:	ldr	r4, [r7, -fp, lsr #13]
   2201c:	strdeq	sp, [r2], -ip
   22020:	andeq	r8, r1, r8, ror #30
   22024:	andeq	r8, r1, sl, asr pc
   22028:	andeq	fp, r1, r0, ror r2
   2202c:	andeq	r8, r1, r2, ror #30
   22030:	strdeq	fp, [r1], -r2
   22034:			; <UNDEFINED> instruction: 0x00018ebc
   22038:	andeq	r8, r1, sl, lsr #29
   2203c:	andeq	r8, r1, r0, asr #26
   22040:	andeq	sl, r1, lr, lsr #1
   22044:	andeq	r6, r1, r0, asr lr
   22048:	andeq	sl, r1, r0, asr r0
   2204c:	svcmi	0x00f0e92d
   22050:	blhi	dd50c <npth_sleep@plt+0xd7824>
   22054:	usatmi	pc, #0, pc, asr #17	; <UNPREDICTABLE>
   22058:	sbclt	r4, r1, ip, ror r4
   2205c:			; <UNDEFINED> instruction: 0xf8df9300
   22060:	stmiapl	r3!, {r2, r3, r4, r6, r7, r9, sl, ip, sp}^
   22064:	teqls	pc, #1769472	; 0x1b0000
   22068:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   2206c:	movwls	r9, #6988	; 0x1b4c
   22070:			; <UNDEFINED> instruction: 0xf0002800
   22074:			; <UNDEFINED> instruction: 0x46928174
   22078:	beq	45d8a0 <npth_sleep@plt+0x457bb8>
   2207c:			; <UNDEFINED> instruction: 0xf7fe9800
   22080:			; <UNDEFINED> instruction: 0xf8daff69
   22084:	blcs	2e08c <npth_sleep@plt+0x283a4>
   22088:	tsthi	sp, r0	; <UNPREDICTABLE>
   2208c:	bleq	5e1d0 <npth_sleep@plt+0x584e8>
   22090:	movwls	r2, #17152	; 0x4300
   22094:			; <UNDEFINED> instruction: 0x4698461c
   22098:	stmib	sp, {r0, r3, r4, r7, r9, sl, lr}^
   2209c:			; <UNDEFINED> instruction: 0xf8df3302
   220a0:			; <UNDEFINED> instruction: 0xf64636a0
   220a4:	vmlal.s<illegal width 8>	q10, d6, d1[4]
   220a8:	andls	r1, r5, #-1879048186	; 0x90000006
   220ac:	movwls	r4, #25723	; 0x647b
   220b0:			; <UNDEFINED> instruction: 0x3690f8df
   220b4:	mcr	4, 0, r4, cr8, cr11, {3}
   220b8:			; <UNDEFINED> instruction: 0xf1bb3a90
   220bc:	eorle	r0, r8, r0, lsl #30
   220c0:	movweq	pc, #12747	; 0x31cb	; <UNPREDICTABLE>
   220c4:			; <UNDEFINED> instruction: 0xf10baa40
   220c8:	bl	b10cc <npth_sleep@plt+0xab3e4>
   220cc:			; <UNDEFINED> instruction: 0xf8530383
   220d0:			; <UNDEFINED> instruction: 0xf1b77cd8
   220d4:	svclt	0x00183fff
   220d8:			; <UNDEFINED> instruction: 0xd1242f0a
   220dc:	svclt	0x001e1c7a
   220e0:	ldrdcc	pc, [r0], -sl
   220e4:			; <UNDEFINED> instruction: 0xf8ca3301
   220e8:	stclne	0, cr3, [r3], #-0
   220ec:	teqhi	r4, r0	; <UNPREDICTABLE>
   220f0:	suble	r2, r6, r2, lsl #24
   220f4:			; <UNDEFINED> instruction: 0xf0002c03
   220f8:	stfcsd	f0, [r4], {56}	; 0x38
   220fc:	mrshi	pc, (UNDEF: 68)	; <UNPREDICTABLE>
   22100:			; <UNDEFINED> instruction: 0xf0003701
   22104:			; <UNDEFINED> instruction: 0xf04f816b
   22108:	strbmi	r0, [ip], -r0, lsl #18
   2210c:	svceq	0x0000f1bb
   22110:	mrc	1, 0, sp, cr8, cr6, {6}
   22114:			; <UNDEFINED> instruction: 0xf7e30a10
   22118:	strmi	lr, [r7], -sl, lsl #27
   2211c:	svccc	0x00fff1b7
   22120:	svccs	0x000abf18
   22124:	stclne	0, cr13, [r6], #-872	; 0xfffffc98
   22128:	orrlt	sp, r4, r7, asr #1
   2212c:	sbcle	r2, r4, r1, lsl #24
   22130:	suble	r2, pc, r2, lsl #24
   22134:			; <UNDEFINED> instruction: 0xf0402c03
   22138:			; <UNDEFINED> instruction: 0xf03780b6
   2213c:			; <UNDEFINED> instruction: 0xf000037f
   22140:			; <UNDEFINED> instruction: 0xf04f80a4
   22144:	strcs	r0, [r4], #-2305	; 0xfffff6ff
   22148:	eorsvc	pc, r4, sp, lsl #17
   2214c:			; <UNDEFINED> instruction: 0xf037e7b5
   22150:	andle	r0, fp, pc, ror r4
   22154:	svceq	0x0062f1b9
   22158:	addshi	pc, r0, r0, lsl #6
   2215c:	blge	102b16c <npth_sleep@plt+0x1025484>
   22160:			; <UNDEFINED> instruction: 0xf109444b
   22164:			; <UNDEFINED> instruction: 0xf8030901
   22168:	str	r7, [r6, ip, asr #25]!
   2216c:	ldmdb	r4!, {r0, r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   22170:			; <UNDEFINED> instruction: 0xf8336803
   22174:	ldreq	r3, [sp], #23
   22178:	svccs	0x0023d49f
   2217c:	strcs	sp, [r1], #-490	; 0xfffffe16
   22180:	stcls	7, cr14, [r1, #-620]	; 0xfffffd94
   22184:	ldrmi	sl, [r9], #2880	; 0xb40
   22188:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   2218c:			; <UNDEFINED> instruction: 0xf809682c
   22190:	stccs	12, cr8, [r0], {204}	; 0xcc
   22194:	cmphi	r7, r0	; <UNPREDICTABLE>
   22198:	stmdavs	r8!, {r0, r2, r3, r9, sl, fp, sp, pc}^
   2219c:	ldrtmi	fp, [r1], -r0, lsr #2
   221a0:	ldc	7, cr15, [lr, #904]	; 0x388
   221a4:	suble	r2, sl, r0, lsl #16
   221a8:	svcmi	0x0010f855
   221ac:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
   221b0:	mvnsle	r2, r0, lsl #24
   221b4:	stmiavs	sp!, {r8, r9, fp, ip, pc}
   221b8:			; <UNDEFINED> instruction: 0x066b611c
   221bc:	svcge	0x000dd408
   221c0:	bne	fe45da28 <npth_sleep@plt+0xfe457d40>
   221c4:			; <UNDEFINED> instruction: 0xf7e24638
   221c8:	strmi	lr, [r4], -ip, lsl #27
   221cc:	cmple	r5, r0, lsl #16
   221d0:	ldrb	r4, [r2, -r1, lsr #13]!
   221d4:	ldrbeq	pc, [pc, #-55]!	; 221a5 <npth_sleep@plt+0x1c4bd>	; <UNPREDICTABLE>
   221d8:			; <UNDEFINED> instruction: 0xf7e3d1bc
   221dc:	stmdavs	r3, {r1, r2, r3, r4, r5, r8, fp, sp, lr, pc}
   221e0:			; <UNDEFINED> instruction: 0xf8334606
   221e4:	ldreq	r3, [r8], #23
   221e8:	cfstr32ls	mvfx13, [r1], {180}	; 0xb4
   221ec:	strbmi	sl, [fp], #-2880	; 0xfffff4c0
   221f0:	ldrdls	pc, [r0], -r4
   221f4:	stclpl	8, cr15, [ip], {3}
   221f8:	svceq	0x0000f1b9
   221fc:	subhi	pc, r0, #0
   22200:	ldrtmi	sl, [r0], sp, lsl #30
   22204:	stmdavs	r0!, {r1, r2, r3, r6, r9, sl, lr}^
   22208:	ldrtmi	fp, [r9], -r8, lsr #2
   2220c:	stcl	7, cr15, [r8, #-904]!	; 0xfffffc78
   22210:			; <UNDEFINED> instruction: 0xf0002800
   22214:			; <UNDEFINED> instruction: 0xf854813f
   22218:	strcc	r6, [r1, #-3856]	; 0xfffff0f0
   2221c:	mvnsle	r2, r0, lsl #28
   22220:			; <UNDEFINED> instruction: 0x464646b1
   22224:	ldrdhi	pc, [r8], -r4
   22228:			; <UNDEFINED> instruction: 0xf0189b00
   2222c:			; <UNDEFINED> instruction: 0xf8c30f40
   22230:			; <UNDEFINED> instruction: 0xf0009010
   22234:			; <UNDEFINED> instruction: 0x46a8813c
   22238:	strtmi	r2, [r9], r1, lsl #8
   2223c:	stmiavs	sl!, {r0, r2, r3, r4, r5, r8, r9, sl, sp, lr, pc}
   22240:	blls	33c4c <npth_sleep@plt+0x2df64>
   22244:	cmpeq	r0, r2, lsl r0	; <UNPREDICTABLE>
   22248:			; <UNDEFINED> instruction: 0xf47f611c
   2224c:			; <UNDEFINED> instruction: 0xf012af5e
   22250:			; <UNDEFINED> instruction: 0xf0400307
   22254:	bls	429c8 <npth_sleep@plt+0x3cce0>
   22258:	rsb	r6, sp, r3, asr r1
   2225c:	blvs	17c8e64 <npth_sleep@plt+0x17c317c>
   22260:	rsb	fp, r0, lr, lsl r9
   22264:	mcrcs	8, 0, r6, cr0, cr6, {1}
   22268:	ldcne	0, cr13, [r0, #-372]!	; 0xfffffe8c
   2226c:			; <UNDEFINED> instruction: 0xf7e24639
   22270:	stmdacs	r0, {r3, r4, r5, r8, sl, fp, sp, lr, pc}
   22274:			; <UNDEFINED> instruction: 0x4604d1f6
   22278:	ldr	r4, [lr, -r1, lsr #13]
   2227c:			; <UNDEFINED> instruction: 0xf06f9a00
   22280:			; <UNDEFINED> instruction: 0xf04f0303
   22284:			; <UNDEFINED> instruction: 0x611334ff
   22288:			; <UNDEFINED> instruction: 0xf7e3e717
   2228c:	stmdavs	r3, {r1, r2, r5, r6, r7, fp, sp, lr, pc}
   22290:	andscc	pc, r7, r3, lsr r8	; <UNPREDICTABLE>
   22294:			; <UNDEFINED> instruction: 0xf53f049a
   22298:			; <UNDEFINED> instruction: 0xf04faf10
   2229c:	strcs	r0, [r4], #-2305	; 0xfffff6ff
   222a0:	eorsvc	pc, r4, sp, lsl #17
   222a4:	stccs	7, cr14, [r4], {9}
   222a8:	svcge	0x0054f47f
   222ac:	strbmi	r9, [sp], -r2, lsl #20
   222b0:			; <UNDEFINED> instruction: 0xf0002a00
   222b4:	blls	102568 <npth_sleep@plt+0xfc880>
   222b8:	ldrmi	r3, [r9, #2817]	; 0xb01
   222bc:			; <UNDEFINED> instruction: 0xf109d224
   222c0:	ldrbpl	r0, [r7, #-2305]	; 0xfffff6ff
   222c4:	mrc	6, 0, lr, cr8, cr9, {7}
   222c8:			; <UNDEFINED> instruction: 0xf04f0a10
   222cc:			; <UNDEFINED> instruction: 0xf7e30b03
   222d0:	strmi	lr, [r4], -lr, lsr #25
   222d4:	beq	45db3c <npth_sleep@plt+0x457e54>
   222d8:			; <UNDEFINED> instruction: 0xf7e3940a
   222dc:	strmi	lr, [r5], -r8, lsr #25
   222e0:	beq	45db48 <npth_sleep@plt+0x457e60>
   222e4:			; <UNDEFINED> instruction: 0xf7e3950b
   222e8:	ldccs	12, cr14, [fp, #648]!	; 0x288
   222ec:	stclcs	15, cr11, [pc], #32	; 22314 <npth_sleep@plt+0x1c62c>
   222f0:	strcs	fp, [r1], #-3860	; 0xfffff0ec
   222f4:	ldmcs	pc!, {sl, sp}	; <UNPREDICTABLE>
   222f8:			; <UNDEFINED> instruction: 0xf044bf18
   222fc:	andls	r0, ip, r1, lsl #8
   22300:			; <UNDEFINED> instruction: 0xf47f2c00
   22304:	strb	sl, [r1], r5, asr #29
   22308:	stmdals	r2, {r0, r1, r8, r9, fp, ip, pc}
   2230c:	movwls	r3, #13106	; 0x3332
   22310:			; <UNDEFINED> instruction: 0xf7e34619
   22314:	stmdacs	r0, {r3, r5, r6, r9, fp, sp, lr, pc}
   22318:	bicshi	pc, r9, r0
   2231c:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
   22320:	andls	r5, r2, r7, asr #10
   22324:			; <UNDEFINED> instruction: 0xf015e6c9
   22328:	svclt	0x00140f80
   2232c:	streq	pc, [r6], #-111	; 0xffffff91
   22330:	streq	pc, [r1], #-111	; 0xffffff91
   22334:	tstvs	ip, r0, lsl #22
   22338:	strcs	pc, [ip], #-2271	; 0xfffff721
   2233c:	ldrbtmi	r4, [sl], #-3071	; 0xfffff401
   22340:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   22344:	subsmi	r9, sl, pc, lsr fp
   22348:	bicshi	pc, fp, r0, asr #32
   2234c:	sublt	r4, r1, r0, lsr #12
   22350:	blhi	dd64c <npth_sleep@plt+0xd7964>
   22354:	svchi	0x00f0e8bd
   22358:	ldmdbvs	ip, {r8, r9, fp, ip, pc}
   2235c:	ldmib	sp, {r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
   22360:			; <UNDEFINED> instruction: 0xf7ff0100
   22364:	strmi	pc, [r4], -pc, ror #21
   22368:	blls	15c308 <npth_sleep@plt+0x156620>
   2236c:	cmnle	r5, r0, lsl #22
   22370:	bl	108f7c <npth_sleep@plt+0x103294>
   22374:			; <UNDEFINED> instruction: 0xf8d81808
   22378:	ldrbeq	r3, [sl, -r8]
   2237c:	bls	568f4 <npth_sleep@plt+0x50c0c>
   22380:	ldmdbvs	r4, {r8, r9, sp}
   22384:			; <UNDEFINED> instruction: 0xe7d76153
   22388:	bicslt	r9, fp, r4, lsl #22
   2238c:	movwlt	r9, #15106	; 0x3b02
   22390:	strcs	r9, [r0, #-2050]	; 0xfffff7fe
   22394:			; <UNDEFINED> instruction: 0xf80049ed
   22398:	ldrbtmi	r5, [r9], #-9
   2239c:	bl	1d60330 <npth_sleep@plt+0x1d5a648>
   223a0:	teqlt	r0, r4, lsl #12
   223a4:	blpl	a03ac <npth_sleep@plt+0x9a6c4>
   223a8:	blx	11e03a4 <npth_sleep@plt+0x11da6bc>
   223ac:	blcs	40540 <npth_sleep@plt+0x3a858>
   223b0:	stmdals	r2, {r1, r4, r6, r7, r8, ip, lr, pc}
   223b4:	stcl	7, cr15, [r6, #904]!	; 0x388
   223b8:			; <UNDEFINED> instruction: 0xf06f9a00
   223bc:	ldrmi	r0, [ip], -r9, lsl #6
   223c0:			; <UNDEFINED> instruction: 0xe7b96113
   223c4:	bl	108fd0 <npth_sleep@plt+0x1032e8>
   223c8:			; <UNDEFINED> instruction: 0xf8d81808
   223cc:	ldrbeq	r3, [pc, -r8]
   223d0:	blls	568e0 <npth_sleep@plt+0x50bf8>
   223d4:	streq	pc, [r5], #-111	; 0xffffff91
   223d8:			; <UNDEFINED> instruction: 0xe7ad611c
   223dc:	blvs	1748fe4 <npth_sleep@plt+0x17432fc>
   223e0:	strtmi	fp, [r0], -ip, lsr #2
   223e4:			; <UNDEFINED> instruction: 0xf7e26824
   223e8:	stccs	13, cr14, [r0], {206}	; 0xce
   223ec:	bls	56bd8 <npth_sleep@plt+0x50ef0>
   223f0:	cdp	3, 1, cr2, cr8, cr0, {0}
   223f4:	cmpvs	r3, #16, 20	; 0x10000
   223f8:	stc	7, cr15, [lr, #-904]!	; 0xfffffc78
   223fc:	stmdacs	r0, {r2, r9, sl, lr}
   22400:	blls	56668 <npth_sleep@plt+0x50980>
   22404:	streq	pc, [r4], #-111	; 0xffffff91
   22408:			; <UNDEFINED> instruction: 0xe795611c
   2240c:	svceq	0x0062f1b9
   22410:	mcrge	7, 5, pc, cr5, cr15, {3}	; <UNPREDICTABLE>
   22414:			; <UNDEFINED> instruction: 0xf7e22096
   22418:			; <UNDEFINED> instruction: 0x4606ec14
   2241c:	stmdacs	r0, {r1, ip, pc}
   22420:	tsthi	pc, r0	; <UNPREDICTABLE>
   22424:	stmdbge	sp, {r1, r3, r6, r9, sl, lr}
   22428:	stcl	7, cr15, [r8, #-904]	; 0xfffffc78
   2242c:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
   22430:	ldrbpl	r2, [r7, #-662]!	; 0xfffffd6a
   22434:	strb	r9, [r0], -r3, lsl #4
   22438:	strtle	r0, [r0], #1819	; 0x71b
   2243c:			; <UNDEFINED> instruction: 0xf06f9b00
   22440:	tstvs	ip, r2, lsl #8
   22444:	blls	9c22c <npth_sleep@plt+0x96544>
   22448:	ldmvs	sp, {r5, r7, r9, sl, lr}
   2244c:	strbteq	r9, [lr], -r0, lsl #22
   22450:			; <UNDEFINED> instruction: 0xf53f611c
   22454:			; <UNDEFINED> instruction: 0xe6b2aebd
   22458:	blcs	49068 <npth_sleep@plt+0x43380>
   2245c:	rscshi	pc, r5, r0
   22460:	ldrmi	r9, [sl], -r2, lsl #22
   22464:			; <UNDEFINED> instruction: 0xf8029b04
   22468:	stcls	0, cr3, [r2], {9}
   2246c:			; <UNDEFINED> instruction: 0xf7fd4620
   22470:	stmdavc	r3!, {r0, r1, r5, r6, r7, r8, fp, ip, sp, lr, pc}
   22474:	svclt	0x00182b22
   22478:			; <UNDEFINED> instruction: 0xf0004622
   2247c:	stcls	0, cr8, [r0], {211}	; 0xd3
   22480:	ldrdne	pc, [r8], -r8
   22484:			; <UNDEFINED> instruction: 0xf7fe4620
   22488:	stmdacs	r0, {r0, r1, r3, r4, r5, r6, r9, sl, fp, ip, sp, lr, pc}
   2248c:	sbchi	pc, r4, r0
   22490:	ldrb	r6, [r1, -r4, lsr #18]
   22494:	strtmi	r6, [r9], r3, lsr #17
   22498:	ldrbeq	r9, [r9], -r0, lsl #20
   2249c:	svclt	0x00446116
   224a0:	strtmi	r2, [r8], r1, lsl #8
   224a4:	mcrge	5, 0, pc, cr9, cr15, {1}	; <UNPREDICTABLE>
   224a8:	strbmi	r2, [r8], r3, lsl #8
   224ac:	blls	39bcc8 <npth_sleep@plt+0x395fe0>
   224b0:	bls	18e0ec <npth_sleep@plt+0x188404>
   224b4:			; <UNDEFINED> instruction: 0xf0004293
   224b8:	stmdbls	r6, {r0, r3, r4, r6, r7, pc}
   224bc:			; <UNDEFINED> instruction: 0xf7e24638
   224c0:			; <UNDEFINED> instruction: 0x4604ec10
   224c4:			; <UNDEFINED> instruction: 0xf0402800
   224c8:	cdp	0, 1, cr8, cr8, cr7, {7}
   224cc:			; <UNDEFINED> instruction: 0xf7e30a10
   224d0:	ldmdavs	r3!, {r1, r2, r3, r5, r7, r8, r9, fp, sp, lr, pc}
   224d4:	stmdacs	sl, {r0, r3, sl, ip, pc}
   224d8:			; <UNDEFINED> instruction: 0xf1b0bf18
   224dc:			; <UNDEFINED> instruction: 0x46073fff
   224e0:	strcs	fp, [sl, -r6, lsl #30]
   224e4:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   224e8:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   224ec:	movwhi	lr, #31181	; 0x79cd
   224f0:			; <UNDEFINED> instruction: 0xf0379b08
   224f4:			; <UNDEFINED> instruction: 0xf833027f
   224f8:	vst4.8	{d3-d6}, [r3 :64], r7
   224fc:	cmnle	sp, r0, lsl #6
   22500:	teqle	r9, r0, lsl #22
   22504:	ldrmi	r2, [ip], -r1, lsl #6
   22508:	ldrmi	sl, [sl], #-2880	; 0xfffff4c0
   2250c:			; <UNDEFINED> instruction: 0xf8029b07
   22510:	blcs	416b8 <npth_sleep@plt+0x3b9d0>
   22514:	tsthi	r6, r0, asr #32	; <UNPREDICTABLE>
   22518:	beq	45dd80 <npth_sleep@plt+0x458098>
   2251c:	bl	fe1e04b0 <npth_sleep@plt+0xfe1da7c8>
   22520:	strmi	r1, [r7], -r1, asr #24
   22524:	rscshi	pc, r9, r0
   22528:			; <UNDEFINED> instruction: 0xf000280a
   2252c:			; <UNDEFINED> instruction: 0xf8dd80f6
   22530:	subeq	r9, r2, ip, lsl r0
   22534:	bpl	fe6bc608 <npth_sleep@plt+0xfe6b6920>
   22538:	ldrtle	r0, [r1], #-1170	; 0xfffffb6e
   2253c:			; <UNDEFINED> instruction: 0xf0402c63
   22540:			; <UNDEFINED> instruction: 0xf1b980e7
   22544:			; <UNDEFINED> instruction: 0xf0400f00
   22548:	cdp	0, 1, cr8, cr8, cr13, {7}
   2254c:			; <UNDEFINED> instruction: 0xf7e30a10
   22550:	mcrrne	11, 6, lr, r4, cr14
   22554:	sbcshi	pc, r7, r0
   22558:			; <UNDEFINED> instruction: 0xf000280a
   2255c:	ldrdeq	r8, [r3], #-4
   22560:	andcs	r4, r0, #7340032	; 0x700000
   22564:	ldmdavs	r2!, {r0, r1, r2, r9, ip, pc}
   22568:	ldreq	r5, [fp], #2771	; 0xad3
   2256c:	adcshi	pc, r8, r0, asr #2
   22570:	cmneq	pc, #55	; 0x37	; <UNPREDICTABLE>
   22574:	tstle	r7, r8, lsl #4
   22578:	blcs	4919c <npth_sleep@plt+0x434b4>
   2257c:	sbcshi	pc, r2, r0, asr #32
   22580:	beq	45dde8 <npth_sleep@plt+0x458100>
   22584:	bl	14e0518 <npth_sleep@plt+0x14da830>
   22588:	movwls	r6, #34867	; 0x8833
   2258c:	svclt	0x0018280a
   22590:	svccc	0x00fff1b0
   22594:			; <UNDEFINED> instruction: 0xd1ab4607
   22598:	strcs	r2, [sl, -r1, lsl #6]
   2259c:	str	r9, [r7, r7, lsl #6]!
   225a0:	andsls	pc, ip, sp, asr #17
   225a4:	movwls	r4, #34465	; 0x86a1
   225a8:	blvs	17491b0 <npth_sleep@plt+0x17434c8>
   225ac:	bl	10d2b4 <npth_sleep@plt+0x1075cc>
   225b0:			; <UNDEFINED> instruction: 0xf04f0209
   225b4:			; <UNDEFINED> instruction: 0xf8020300
   225b8:	cmplt	r4, r8, ror #24
   225bc:	ldmeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}
   225c0:	strbmi	r1, [r1], -r0, lsr #26
   225c4:	bl	fe360554 <npth_sleep@plt+0xfe35a86c>
   225c8:	addsle	r2, r1, r0, lsl #16
   225cc:	stccs	8, cr6, [r0], {36}	; 0x24
   225d0:			; <UNDEFINED> instruction: 0xf109d1f6
   225d4:			; <UNDEFINED> instruction: 0xf7e20008
   225d8:			; <UNDEFINED> instruction: 0x4681eb34
   225dc:	suble	r2, r0, r0, lsl #16
   225e0:			; <UNDEFINED> instruction: 0xf109a926
   225e4:			; <UNDEFINED> instruction: 0xf7e20004
   225e8:	bls	5de90 <npth_sleep@plt+0x581a8>
   225ec:			; <UNDEFINED> instruction: 0xf8c26b53
   225f0:	ldmdavs	r2!, {r2, r4, r5, ip, pc}
   225f4:	andcc	pc, r0, r9, asr #17
   225f8:	ldrb	r9, [r9, -r8, lsl #4]!
   225fc:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   22600:	bicsle	r2, r1, r0, lsl #22
   22604:	movwcs	r4, #5658	; 0x161a
   22608:			; <UNDEFINED> instruction: 0xe77d461c
   2260c:			; <UNDEFINED> instruction: 0xf57f0710
   22610:	blls	4e26c <npth_sleep@plt+0x48584>
   22614:	pkhtb	r6, pc, r9, asr #2	; <UNPREDICTABLE>
   22618:			; <UNDEFINED> instruction: 0xf7e29802
   2261c:	blls	5d8f4 <npth_sleep@plt+0x57c0c>
   22620:	pkhbt	r6, r9, ip, lsl #18
   22624:	ldmdavc	r3, {r1, r9, fp, ip, pc}^
   22628:	andcc	r4, r1, #20, 12	; 0x1400000
   2262c:			; <UNDEFINED> instruction: 0xf43f2b00
   22630:	ldrmi	sl, [r0], -r6, lsr #30
   22634:			; <UNDEFINED> instruction: 0xf7e29201
   22638:	bls	9e3f0 <npth_sleep@plt+0x98708>
   2263c:	blcs	8b96d0 <npth_sleep@plt+0x8b39e8>
   22640:	stmdbls	r2, {r1, r8, r9, sl, fp, ip, sp, pc}
   22644:	strpl	r2, [fp], #-768	; 0xfffffd00
   22648:	blge	105c2b4 <npth_sleep@plt+0x10565cc>
   2264c:	ldrmi	sl, [r9], #2061	; 0x80d
   22650:			; <UNDEFINED> instruction: 0xf8099b02
   22654:			; <UNDEFINED> instruction: 0xf7e33ccc
   22658:	andls	lr, r2, r2, lsl fp
   2265c:			; <UNDEFINED> instruction: 0xf47f2800
   22660:	blls	4e278 <npth_sleep@plt+0x48590>
   22664:	streq	pc, [sl], #-111	; 0xffffff91
   22668:			; <UNDEFINED> instruction: 0xe665611c
   2266c:	blcs	1d04960 <npth_sleep@plt+0x1cfec78>
   22670:	svcge	0x0023f47f
   22674:	strtmi	r2, [r8], r1, lsl #6
   22678:	strcs	r4, [r3], #-1705	; 0xfffff957
   2267c:	ldr	r9, [ip, #-772]	; 0xfffffcfc
   22680:			; <UNDEFINED> instruction: 0xf8d39b01
   22684:	blls	426ac <npth_sleep@plt+0x3c9c4>
   22688:	svceq	0x0040f018
   2268c:	andsls	pc, r0, r3, asr #17
   22690:	svcge	0x000df43f
   22694:	ldrb	r4, [r2, #-1736]!	; 0xfffff938
   22698:	blvs	17492a0 <npth_sleep@plt+0x17435b8>
   2269c:	stfned	f3, [r0, #-304]!	; 0xfffffed0
   226a0:			; <UNDEFINED> instruction: 0xf7e24639
   226a4:	stmdacs	r0, {r1, r2, r3, r4, r8, r9, fp, sp, lr, pc}
   226a8:	cfstrdge	mvd15, [r5, #252]	; 0xfc
   226ac:	stccs	8, cr6, [r0], {36}	; 0x24
   226b0:	bls	56e8c <npth_sleep@plt+0x511a4>
   226b4:	svceq	0x0080f018
   226b8:	strtmi	r4, [r8], r9, lsr #13
   226bc:			; <UNDEFINED> instruction: 0xf06fbf14
   226c0:			; <UNDEFINED> instruction: 0xf06f0306
   226c4:			; <UNDEFINED> instruction: 0xf04f0301
   226c8:			; <UNDEFINED> instruction: 0x611334ff
   226cc:	stmdals	r2, {r0, r2, r4, r5, r6, r7, sl, sp, lr, pc}
   226d0:	mrrc	7, 14, pc, r8, cr2	; <UNPREDICTABLE>
   226d4:			; <UNDEFINED> instruction: 0xf06f9a00
   226d8:	ldrmi	r0, [ip], -sl, lsl #6
   226dc:			; <UNDEFINED> instruction: 0xe62b6113
   226e0:	ldmiblt	fp!, {r0, r1, r2, r8, r9, fp, ip, pc}^
   226e4:	beq	45df4c <npth_sleep@plt+0x458264>
   226e8:			; <UNDEFINED> instruction: 0xf7e3270a
   226ec:	movwcs	lr, #6816	; 0x1aa0
   226f0:	tstcs	r4, #469762048	; 0x1c000000
   226f4:	svccc	0x00fff1b0
   226f8:	adcsmi	fp, r8, #24, 30	; 0x60
   226fc:	svcge	0x0033f43f
   22700:			; <UNDEFINED> instruction: 0xf7e2e72d
   22704:	andcs	lr, r1, #132, 24	; 0x8400
   22708:	smladcs	sl, r4, r3, r2
   2270c:	str	r9, [sl, -r7, lsl #4]!
   22710:			; <UNDEFINED> instruction: 0xf8cd4622
   22714:	strcc	r9, [r1], #-28	; 0xffffffe4
   22718:	andscs	lr, r4, #257949696	; 0xf600000
   2271c:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   22720:	str	r2, [r7, -sl, lsl #14]
   22724:	ldrdcc	pc, [r0], -sl
   22728:	stcls	6, cr4, [r9], {168}	; 0xa8
   2272c:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   22730:			; <UNDEFINED> instruction: 0xf8ca3301
   22734:	strb	r3, [r0], #0
   22738:			; <UNDEFINED> instruction: 0x0002c9b8
   2273c:	muleq	r0, ip, r5
   22740:	andeq	r8, r1, r8, lsl lr
   22744:	andeq	r8, r1, r0, lsl lr
   22748:	ldrdeq	ip, [r2], -r2
   2274c:	andeq	r8, r1, r2, asr #22
   22750:			; <UNDEFINED> instruction: 0x4604b530
   22754:	smlawblt	r8, r7, r0, fp
   22758:	suble	r2, ip, r1, lsl #16
   2275c:	eorle	r2, r3, r2, lsl #16
   22760:	ldclt	0, cr11, [r0, #-28]!	; 0xffffffe4
   22764:	stcmi	0, cr2, [lr, #-44]!	; 0xffffffd4
   22768:	stc2l	7, cr15, [r8, #1016]!	; 0x3f8
   2276c:			; <UNDEFINED> instruction: 0x4601447d
   22770:	tstls	r5, sp
   22774:	stc2l	7, cr15, [r2, #1016]!	; 0x3f8
   22778:	andcs	r4, lr, r3, lsl #12
   2277c:			; <UNDEFINED> instruction: 0xf7fe9304
   22780:	bmi	a61efc <npth_sleep@plt+0xa5c214>
   22784:	ldrbtmi	r9, [sl], #-2820	; 0xfffff4fc
   22788:	bmi	a06f90 <npth_sleep@plt+0xa012a8>
   2278c:	ldrbtmi	r9, [sl], #-2309	; 0xfffff6fb
   22790:	strpl	lr, [r2], #-2509	; 0xfffff633
   22794:	andcs	r9, r1, r1
   22798:	ldc2l	7, cr15, [r4, #-1016]	; 0xfffffc08
   2279c:	andlt	r2, r7, r1
   227a0:	ldrhtmi	lr, [r0], -sp
   227a4:	stclt	7, cr15, [r8, #1016]!	; 0x3f8
   227a8:			; <UNDEFINED> instruction: 0xf7fe202a
   227ac:	tstlt	r0, r7, asr #27	; <UNPREDICTABLE>
   227b0:	blcs	c807c4 <npth_sleep@plt+0xc7aadc>
   227b4:	eorcs	sp, r9, ip
   227b8:	stc2l	7, cr15, [r0, #1016]	; 0x3f8
   227bc:	movwcs	r4, #2587	; 0xa1b
   227c0:			; <UNDEFINED> instruction: 0x4601447a
   227c4:			; <UNDEFINED> instruction: 0xf7fe4618
   227c8:	andcs	pc, r0, sp, lsr sp	; <UNPREDICTABLE>
   227cc:	cdp	7, 5, cr15, cr12, cr2, {7}
   227d0:			; <UNDEFINED> instruction: 0xf7fe2028
   227d4:	andcs	pc, r0, #11456	; 0x2cc0
   227d8:	strmi	r4, [r1], -r4, lsl #12
   227dc:			; <UNDEFINED> instruction: 0xf7fe2001
   227e0:	stmdavc	r3!, {r0, r4, r5, r8, sl, fp, ip, sp, lr, pc}
   227e4:	rscle	r2, r6, r0, lsl #22
   227e8:	andcs	r4, r0, #278528	; 0x44000
   227ec:	ldrbtmi	r2, [r9], #-1
   227f0:	stc2	7, cr15, [r8, #-1016]!	; 0xfffffc08
   227f4:	ldrdcs	lr, [r8], -pc	; <UNPREDICTABLE>
   227f8:	stc2	7, cr15, [r0, #1016]!	; 0x3f8
   227fc:	strmi	r2, [r5], -r0, lsl #4
   22800:	strtmi	r4, [r0], -r1, lsl #12
   22804:	ldc2	7, cr15, [lr, #-1016]	; 0xfffffc08
   22808:			; <UNDEFINED> instruction: 0xb12b782b
   2280c:	strtmi	r4, [r0], -r9, lsl #18
   22810:	ldrbtmi	r2, [r9], #-512	; 0xfffffe00
   22814:	ldc2	7, cr15, [r6, #-1016]	; 0xfffffc08
   22818:			; <UNDEFINED> instruction: 0xf7e22002
   2281c:	svclt	0x0000ee36
   22820:	andeq	r9, r1, r4, lsl #17
   22824:	andeq	r8, r1, r2, ror #14
   22828:	andeq	r8, r1, lr, asr #15
   2282c:	andeq	r9, r1, r0, lsr r8
   22830:	andeq	r9, r1, r2, lsl #16
   22834:	ldrdeq	r9, [r1], -lr
   22838:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
   2283c:			; <UNDEFINED> instruction: 0x47706058
   22840:	andeq	ip, r2, r2, lsr pc
   22844:			; <UNDEFINED> instruction: 0x4604b510
   22848:			; <UNDEFINED> instruction: 0xf1b06800
   2284c:	svclt	0x00183fff
   22850:	tstle	r9, r2, lsl #16
   22854:			; <UNDEFINED> instruction: 0xf7e24620
   22858:	blmi	19d6b8 <npth_sleep@plt+0x1979d0>
   2285c:	rscscc	pc, pc, #79	; 0x4f
   22860:	ldrbtmi	r2, [fp], #-0
   22864:	ldclt	0, cr6, [r0, #-104]	; 0xffffff98
   22868:	ldmib	r4!, {r0, r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2286c:	svclt	0x0000e7f2
   22870:	andeq	ip, r2, lr, lsr #26
   22874:			; <UNDEFINED> instruction: 0x4606b5f0
   22878:	addlt	r4, r7, r0, asr sp
   2287c:	ldrbtmi	r4, [sp], #-1548	; 0xfffff9f4
   22880:	cmnlt	r3, fp, lsr #16
   22884:			; <UNDEFINED> instruction: 0xf7e22002
   22888:	stmdavs	fp!, {r1, r2, r3, r5, r6, r7, r8, sl, fp, sp, lr, pc}
   2288c:	andle	r4, r2, r3, lsl #5
   22890:			; <UNDEFINED> instruction: 0xf7e24618
   22894:	blmi	12ddc74 <npth_sleep@plt+0x12d7f8c>
   22898:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
   2289c:	cmplt	lr, sl, lsl r0
   228a0:	blcs	b80974 <npth_sleep@plt+0xb7ac8c>
   228a4:	ldmdavc	r3!, {r2, r3, r4, r5, r8, ip, lr, pc}^
   228a8:	teqle	r9, r0, lsl #22
   228ac:			; <UNDEFINED> instruction: 0xf7e22002
   228b0:			; <UNDEFINED> instruction: 0xf7e3edda
   228b4:	strmi	lr, [r4], -r4, asr #19
   228b8:			; <UNDEFINED> instruction: 0xf7e22014
   228bc:	movwcs	lr, #2452	; 0x994
   228c0:			; <UNDEFINED> instruction: 0x4605461f
   228c4:	strvc	r6, [r3], #-4
   228c8:	stmib	r0, {r0, r1, r6, sp, lr}^
   228cc:	ldmdbmi	sp!, {r1, r8, r9, ip, sp}
   228d0:	bmi	f6c0d8 <npth_sleep@plt+0xf663f0>
   228d4:	ldrbtmi	sl, [r9], #-2818	; 0xfffff4fe
   228d8:	smlabtvs	r4, sp, r9, lr
   228dc:	ldrbtmi	sl, [sl], #-2310	; 0xfffff6fa
   228e0:	andeq	lr, r3, r1, lsl r9
   228e4:	andvs	lr, r2, #3358720	; 0x334000
   228e8:	stm	sp, {r3, r4, r5, r9, sl, fp, lr}
   228ec:	strtmi	r0, [r8], -r3
   228f0:	ldrbtmi	r4, [lr], #-2359	; 0xfffff6c9
   228f4:	eorsvs	ip, r4, ip, lsl #22
   228f8:			; <UNDEFINED> instruction: 0xf7e34479
   228fc:	strmi	lr, [r4], -r0, lsl #17
   22900:	subsle	r2, r5, r0, lsl #16
   22904:	andcs	r2, r1, #0, 6
   22908:			; <UNDEFINED> instruction: 0x46204619
   2290c:	ldc	7, cr15, [lr], #904	; 0x388
   22910:	andcs	r4, r0, #48, 22	; 0xc000
   22914:	stmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
   22918:	addsvs	r4, sl, r0, lsl #14
   2291c:	ldcllt	0, cr11, [r0, #28]!
   22920:	andcs	r4, r6, #737280	; 0xb4000
   22924:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
   22928:	ldmdb	r4!, {r0, r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2292c:	ldrtmi	r4, [r0], -r5, lsl #12
   22930:	stcl	7, cr15, [lr, #904]!	; 0x388
   22934:	ldreq	pc, [r4], #-256	; 0xffffff00
   22938:	ldmibvc	r3!, {r0, r2, r4, r7, r8, fp, ip, sp, pc}
   2293c:	strcs	fp, [r1, -r3, lsl #3]
   22940:			; <UNDEFINED> instruction: 0xf04f4620
   22944:			; <UNDEFINED> instruction: 0xf7e234ff
   22948:	ldrtmi	lr, [r1], -lr, asr #18
   2294c:	andscc	r4, r0, r5, lsl #12
   22950:	ldcl	7, cr15, [r2], #-904	; 0xfffffc78
   22954:	adcvs	r2, pc, r0, lsl #6
   22958:	movwmi	lr, #2501	; 0x9c5
   2295c:	ldr	r6, [r6, fp, ror #1]!
   22960:	andcs	r4, r9, #491520	; 0x78000
   22964:	smladxcs	r2, r0, r6, r4
   22968:			; <UNDEFINED> instruction: 0xf7e34479
   2296c:	stmdacs	r0, {r2, r4, r6, r8, fp, sp, lr, pc}
   22970:	strtmi	sp, [r0], -r6, ror #1
   22974:	ldmdb	r6!, {r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   22978:			; <UNDEFINED> instruction: 0x46054631
   2297c:			; <UNDEFINED> instruction: 0xf7e23010
   22980:	movwcs	lr, #3164	; 0xc5c
   22984:	stmib	r5, {r0, r1, r3, r5, r6, sp, lr}^
   22988:	and	r3, r4, r2, lsl #6
   2298c:	cdp	7, 5, cr15, cr10, cr2, {7}
   22990:	blcs	13c9a4 <npth_sleep@plt+0x136cbc>
   22994:	vst4.8	{d29,d31,d33,d35}, [pc], sl
   22998:	vqsub.s8	<illegal reg q11.5>, q8, <illegal reg q5.5>
   2299c:	ldrtmi	r4, [r0], -r1, asr #2
   229a0:	stc	7, cr15, [r0], #904	; 0x388
   229a4:	strmi	r1, [r4], -r3, asr #24
   229a8:	rscle	r6, pc, r8, lsr #32
   229ac:	str	r2, [lr, r0, lsl #14]
   229b0:			; <UNDEFINED> instruction: 0xf7e22002
   229b4:			; <UNDEFINED> instruction: 0x4604ed58
   229b8:	svclt	0x0000e7a4
   229bc:	strdeq	ip, [r2], -r6
   229c0:	ldrdeq	ip, [r2], -sl
   229c4:			; <UNDEFINED> instruction: 0xffffff6b
   229c8:	andeq	r0, r0, r3, asr #13
   229cc:	muleq	r2, lr, ip
   229d0:	andeq	r4, r1, r0, lsr #11
   229d4:	andeq	ip, r2, r0, ror #28
   229d8:	andeq	r8, r1, r6, asr #11
   229dc:	andeq	r8, r1, ip, lsl #11
   229e0:	stmdacs	r1, {r0, r2, r4, r5, r6, r9, fp, lr}
   229e4:	ldrbtmi	r4, [sl], #-2933	; 0xfffff48b
   229e8:	strdlt	fp, [r9], r0
   229ec:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   229f0:			; <UNDEFINED> instruction: 0xf04f9307
   229f4:	eorsle	r0, lr, r0, lsl #6
   229f8:			; <UNDEFINED> instruction: 0x46044e71
   229fc:	ldrbtmi	r4, [lr], #-1549	; 0xfffff9f3
   22a00:	ldmdavs	r0!, {r0, r1, r4, r5, r6, r7, fp, sp, lr}^
   22a04:	cmple	r1, r0, lsl #22
   22a08:	ldrbtmi	r4, [sl], #-2670	; 0xfffff592
   22a0c:	tstmi	r8, #311296	; 0x4c000
   22a10:	sbchi	pc, r5, r0, asr #32
   22a14:	ldrbtmi	r4, [lr], #-3692	; 0xfffff194
   22a18:	movwmi	r6, #15987	; 0x3e73
   22a1c:	addhi	pc, r4, r0, asr #32
   22a20:	blcs	3cdf4 <npth_sleep@plt+0x3710c>
   22a24:	ldmiblt	r5!, {r0, r5, r6, ip, lr, pc}
   22a28:	ldrbtmi	r4, [sl], #-2664	; 0xfffff598
   22a2c:	ldrdcc	lr, [r3, -r2]
   22a30:	movwmi	r6, #48720	; 0xbe50
   22a34:	movwmi	r6, #14417	; 0x3851
   22a38:	andle	r4, ip, fp, lsl #6
   22a3c:	stmvc	fp, {r0, r4, fp, sp, lr}
   22a40:	strle	r0, [lr, #-2011]!	; 0xfffff825
   22a44:	stmvs	sl, {r0, r1, r3, r8, fp, sp, lr}
   22a48:	eorle	r4, sl, #805306377	; 0x30000009
   22a4c:	mrrcne	8, 4, r6, r8, cr10
   22a50:			; <UNDEFINED> instruction: 0x21206108
   22a54:	cfstrscs	mvf5, [r7], {209}	; 0xd1
   22a58:	adchi	pc, r5, r0, lsl #4
   22a5c:			; <UNDEFINED> instruction: 0xf004e8df
   22a60:	bleq	2e5694 <npth_sleep@plt+0x2df9ac>
   22a64:	strteq	r2, [r5], #-3339	; 0xfffff2f5
   22a68:	ldmdami	sl, {r0, r3, r4, r6, r8, r9, fp, lr}^
   22a6c:	ldrbtmi	r4, [r8], #-1147	; 0xfffffb85
   22a70:			; <UNDEFINED> instruction: 0xf7e26819
   22a74:	bmi	165d80c <npth_sleep@plt+0x1657b24>
   22a78:	ldrbtmi	r4, [sl], #-2896	; 0xfffff4b0
   22a7c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   22a80:	subsmi	r9, sl, r7, lsl #22
   22a84:	addhi	pc, sp, r0, asr #32
   22a88:	ldcllt	0, cr11, [r0, #36]!	; 0x24
   22a8c:	stmdacs	r0, {r0, r4, r5, fp, sp, lr}
   22a90:	cdpmi	0, 5, cr13, cr2, cr3, {3}
   22a94:			; <UNDEFINED> instruction: 0xf106447e
   22a98:			; <UNDEFINED> instruction: 0xf7e20014
   22a9c:	ldmdavs	r0!, {r4, r6, r8, r9, fp, sp, lr, pc}^
   22aa0:	strhtcs	lr, [r0], -r8
   22aa4:	stmib	r6, {r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   22aa8:	blmi	139ca04 <npth_sleep@plt+0x1396d1c>
   22aac:	ldrbtmi	r4, [fp], #-2125	; 0xfffff7b3
   22ab0:	ldmdavs	r9, {r3, r4, r5, r6, sl, lr}
   22ab4:	bl	10e0a44 <npth_sleep@plt+0x10dad5c>
   22ab8:	blmi	131ca34 <npth_sleep@plt+0x1316d4c>
   22abc:	ldrbtmi	r4, [fp], #-2123	; 0xfffff7b5
   22ac0:	ldmdavs	r9, {r3, r4, r5, r6, sl, lr}
   22ac4:	bl	ee0a54 <npth_sleep@plt+0xedad6c>
   22ac8:	blmi	129ca24 <npth_sleep@plt+0x1296d3c>
   22acc:	ldmdavs	lr, {r0, r1, r3, r4, r5, r6, sl, lr}
   22ad0:	ldcl	7, cr15, [r4], {226}	; 0xe2
   22ad4:	ldrbtmi	r4, [r9], #-2375	; 0xfffff6b9
   22ad8:	ldrtmi	r4, [r0], -r2, lsl #12
   22adc:	ldcl	7, cr15, [r8], #904	; 0x388
   22ae0:	ldrbtmi	r4, [fp], #-2885	; 0xfffff4bb
   22ae4:	stmiblt	sl!, {r1, r3, r4, r6, r7, fp, sp, lr}
   22ae8:	bmi	113e45c <npth_sleep@plt+0x1138774>
   22aec:	ldmdbvs	r2, {r1, r3, r4, r5, r6, sl, lr}
   22af0:	andle	r4, pc, r3, lsl r3	; <UNPREDICTABLE>
   22af4:	ldrbtmi	r4, [fp], #-2882	; 0xfffff4be
   22af8:	stmvc	fp, {r0, r3, r4, fp, sp, lr}
   22afc:	strle	r0, [pc, #-2010]	; 2232a <npth_sleep@plt+0x1c642>
   22b00:	stmvs	sl, {r0, r1, r3, r8, fp, sp, lr}
   22b04:	andle	r4, fp, #805306377	; 0x30000009
   22b08:	mrrcne	8, 4, r6, r8, cr10
   22b0c:	teqcs	sl, r8, lsl #2
   22b10:			; <UNDEFINED> instruction: 0xe78854d1
   22b14:	ldrbtmi	r4, [fp], #-2875	; 0xfffff4c5
   22b18:	blcs	3cc8c <npth_sleep@plt+0x36fa4>
   22b1c:	str	sp, [r2, sl, ror #3]
   22b20:			; <UNDEFINED> instruction: 0xf7e2203a
   22b24:	ldrb	lr, [lr, -r8, lsl #19]!
   22b28:	blcs	3e5fc <npth_sleep@plt+0x38914>
   22b2c:	stmdage	r6, {r0, r2, r3, r6, r7, ip, lr, pc}
   22b30:	stmdacs	r0, {r3, r4, r7, r8, r9, sl, lr}
   22b34:	stmdacs	r1, {r0, r3, r6, r7, ip, lr, pc}
   22b38:	andle	r6, fp, r6, lsr r8
   22b3c:	ldrbtmi	r4, [r9], #-2354	; 0xfffff6ce
   22b40:			; <UNDEFINED> instruction: 0xf7e29105
   22b44:	stmdbls	r5, {r2, r3, r4, r7, sl, fp, sp, lr, pc}
   22b48:	strmi	r9, [r2], -r6, lsl #22
   22b4c:			; <UNDEFINED> instruction: 0xf7e24630
   22b50:	strb	lr, [r5, r0, asr #25]
   22b54:	ldrbtmi	r4, [r9], #-2349	; 0xfffff6d3
   22b58:	strdls	lr, [r5, -r2]
   22b5c:	stmib	r0!, {r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   22b60:	stmdage	r6, {r0, r1, r9, sl, lr}
   22b64:			; <UNDEFINED> instruction: 0xf7e29306
   22b68:	stmdbls	r5, {r1, r2, r3, r5, sl, fp, sp, lr, pc}
   22b6c:	strmi	r4, [r8], -r4, lsl #13
   22b70:	ldrdne	pc, [r0], -ip
   22b74:	andcc	lr, r4, #220, 18	; 0x370000
   22b78:	movwcc	r9, #4355	; 0x1103
   22b7c:	ldrdvc	pc, [r4], -ip
   22b80:	rsbvc	pc, ip, #536870912	; 0x20000000
   22b84:	strls	r4, [r2, -r2, lsr #18]
   22b88:			; <UNDEFINED> instruction: 0xf8dc4479
   22b8c:	strls	r7, [r1, -r8]
   22b90:	ldrdvc	pc, [ip], -ip
   22b94:			; <UNDEFINED> instruction: 0xf7e29700
   22b98:	ldmdavs	r0!, {r2, r3, r4, r7, sl, fp, sp, lr, pc}^
   22b9c:	ldmdavs	r1, {r2, r4, r5, r8, r9, sl, sp, lr, pc}
   22ba0:			; <UNDEFINED> instruction: 0xf7e2e777
   22ba4:	blmi	71d47c <npth_sleep@plt+0x717794>
   22ba8:	ldmdbmi	fp, {r1, r5, r9, sl, lr}
   22bac:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   22bb0:			; <UNDEFINED> instruction: 0xf7e26818
   22bb4:	ldrb	lr, [lr, -lr, lsl #25]
   22bb8:	andeq	ip, r2, sl, lsr #32
   22bbc:	muleq	r0, ip, r5
   22bc0:	andeq	ip, r2, r6, ror sp
   22bc4:	andeq	ip, r2, sl, ror #26
   22bc8:	andeq	ip, r2, lr, asr sp
   22bcc:	andeq	ip, r2, sl, asr #26
   22bd0:	andeq	ip, r2, r8, lsl #26
   22bd4:	andeq	r8, r1, sl, ror #9
   22bd8:	muleq	r2, r6, pc	; <UNPREDICTABLE>
   22bdc:	andeq	ip, r2, r0, ror #25
   22be0:	andeq	ip, r2, r6, asr #25
   22be4:	muleq	r1, r8, r4
   22be8:			; <UNDEFINED> instruction: 0x0002ccb6
   22bec:	andeq	r8, r1, r0, lsl #9
   22bf0:	andeq	ip, r2, r8, lsr #25
   22bf4:	andeq	r8, r1, r2, ror #8
   22bf8:	muleq	r2, r2, ip
   22bfc:	andeq	ip, r2, r8, lsl #25
   22c00:	andeq	ip, r2, lr, ror ip
   22c04:	andeq	ip, r2, lr, asr ip
   22c08:	andeq	r8, r1, lr, asr #7
   22c0c:	andeq	r8, r1, sl, lsr #7
   22c10:	muleq	r1, r0, r3
   22c14:	andeq	ip, r2, r8, asr #23
   22c18:			; <UNDEFINED> instruction: 0x000183b2
   22c1c:	svcmi	0x00f0e92d
   22c20:	stc	6, cr4, [sp, #-28]!	; 0xffffffe4
   22c24:	strmi	r8, [r8], r2, lsl #22
   22c28:	addlt	r4, r5, ip, lsl r6
   22c2c:			; <UNDEFINED> instruction: 0xf8dd9e10
   22c30:	andls	sl, r3, #68	; 0x44
   22c34:	teqlt	lr, r1	; <illegal shifter operand>
   22c38:	mulls	r0, r6, r8
   22c3c:	stmdbeq	r8, {r0, r3, r5, r7, r8, ip, sp, lr, pc}
   22c40:			; <UNDEFINED> instruction: 0xf989fab9
   22c44:	ldmdbne	r9, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
   22c48:	addlt	pc, r8, #14614528	; 0xdf0000
   22c4c:			; <UNDEFINED> instruction: 0xf8db44fb
   22c50:	stmdacs	r0, {}	; <UNPREDICTABLE>
   22c54:	rschi	pc, lr, r0
   22c58:	bl	360be8 <npth_sleep@plt+0x35af00>
   22c5c:	ldrbtmi	r4, [fp], #-2974	; 0xfffff462
   22c60:	bcs	3ced0 <npth_sleep@plt+0x371e8>
   22c64:	svccs	0x0001bf18
   22c68:	rscshi	pc, r9, r0, asr #32
   22c6c:			; <UNDEFINED> instruction: 0x46494b9b
   22c70:	andcs	r4, r0, #56, 12	; 0x3800000
   22c74:	addsvs	r4, sl, fp, ror r4
   22c78:	mrc2	7, 5, pc, cr2, cr15, {7}
   22c7c:	svceq	0x0000f1b9
   22c80:	mcrcs	1, 0, sp, cr0, cr2, {2}
   22c84:	blls	1171d0 <npth_sleep@plt+0x1114e8>
   22c88:			; <UNDEFINED> instruction: 0xf0002b00
   22c8c:	blmi	fe54308c <npth_sleep@plt+0xfe53d3a4>
   22c90:	ldmvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   22c94:			; <UNDEFINED> instruction: 0xf0402b00
   22c98:	ldcmi	0, cr8, [r2], {164}	; 0xa4
   22c9c:	ldrtmi	r4, [r8], -r9, asr #12
   22ca0:	ldrbtmi	r9, [ip], #-3331	; 0xfffff2fd
   22ca4:	mrc2	7, 4, pc, cr12, cr15, {7}
   22ca8:	strcs	r4, [r1], -pc, lsl #17
   22cac:	ldrbtmi	r6, [r8], #-2081	; 0xfffff7df
   22cb0:	eorshi	pc, r8, #14614528	; 0xdf0000
   22cb4:	b	10e0c44 <npth_sleep@plt+0x10daf5c>
   22cb8:	blcc	a0d14 <npth_sleep@plt+0x9b02c>
   22cbc:	ldrbtmi	r6, [r8], #2081	; 0x821
   22cc0:	ldmiblt	r3!, {r1, r2, r5, r7, sp, lr}
   22cc4:	blcs	39ad68 <npth_sleep@plt+0x395080>
   22cc8:	addshi	pc, sl, r0
   22ccc:			; <UNDEFINED> instruction: 0xf0002b0a
   22cd0:	stmvc	sl, {r0, r2, r3, r4, r7, pc}
   22cd4:			; <UNDEFINED> instruction: 0xf14007d2
   22cd8:	stmdbvs	r8, {r0, r2, r3, r7, pc}
   22cdc:	addsmi	r6, r0, #9043968	; 0x8a0000
   22ce0:	addhi	pc, r8, r0, lsl #1
   22ce4:	tstvs	sl, r2, asr #24
   22ce8:	ldrpl	r6, [r3], #-2122	; 0xfffff7b6
   22cec:	blcc	a0d48 <npth_sleep@plt+0x9b060>
   22cf0:	blcs	174f264 <npth_sleep@plt+0x174957c>
   22cf4:	mvnle	r6, r6, lsr #1
   22cf8:	ldrbtmi	r4, [r8], #-2173	; 0xfffff783
   22cfc:	b	7e0c8c <npth_sleep@plt+0x7dafa4>
   22d00:	blcc	a0d5c <npth_sleep@plt+0x9b074>
   22d04:	blcs	3cd90 <npth_sleep@plt+0x370a8>
   22d08:	blmi	1ed74dc <npth_sleep@plt+0x1ed17f4>
   22d0c:	ldmvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   22d10:			; <UNDEFINED> instruction: 0xf0002b00
   22d14:	andcs	r8, sl, r3, lsl #1
   22d18:	stm	ip, {r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   22d1c:	andcs	r4, r0, #120832	; 0x1d800
   22d20:	ldmdavs	r9, {r0, r1, r3, r4, r5, r6, sl, lr}
   22d24:			; <UNDEFINED> instruction: 0xe079609a
   22d28:			; <UNDEFINED> instruction: 0xf8df3601
   22d2c:	ldrbtmi	fp, [fp], #464	; 0x1d0
   22d30:	ldrdpl	pc, [r0], -fp
   22d34:	strtmi	fp, [r9], -ip, lsr #2
   22d38:			; <UNDEFINED> instruction: 0xf7e24620
   22d3c:			; <UNDEFINED> instruction: 0xf8dbea00
   22d40:			; <UNDEFINED> instruction: 0xf1b85000
   22d44:			; <UNDEFINED> instruction: 0xf0000f00
   22d48:			; <UNDEFINED> instruction: 0xf8df809a
   22d4c:			; <UNDEFINED> instruction: 0x46b381b4
   22d50:	asrsge	pc, pc	; <illegal shifter operand>	; <UNPREDICTABLE>
   22d54:			; <UNDEFINED> instruction: 0xf10844f8
   22d58:	ldrbtmi	r0, [sl], #788	; 0x314
   22d5c:	bcc	45e584 <npth_sleep@plt+0x45889c>
   22d60:	ldrmi	lr, [r3, #32]!
   22d64:	andcs	fp, r0, #8, 30
   22d68:			; <UNDEFINED> instruction: 0xf8d8d00b
   22d6c:			; <UNDEFINED> instruction: 0xf8d80010
   22d70:	b	1426d88 <npth_sleep@plt+0x14210a0>
   22d74:	andle	r0, r4, r1, lsl #4
   22d78:	beq	45e5e0 <npth_sleep@plt+0x4588f8>
   22d7c:	bl	ff260d0c <npth_sleep@plt+0xff25b024>
   22d80:	bl	fe929f90 <npth_sleep@plt+0xfe9242a8>
   22d84:	strtmi	r0, [r8], -fp, lsl #2
   22d88:	tstls	r0, r1, lsl #2
   22d8c:			; <UNDEFINED> instruction: 0x4653495e
   22d90:	andlt	pc, r4, sp, asr #17
   22d94:	bleq	9f1ac <npth_sleep@plt+0x994c4>
   22d98:			; <UNDEFINED> instruction: 0xf7e24479
   22d9c:	blmi	171dc0c <npth_sleep@plt+0x1717f24>
   22da0:	ldmdavs	sp, {r0, r1, r3, r4, r5, r6, sl, lr}
   22da4:	ldrbmi	r2, [r8], -sl, lsl #2
   22da8:	bl	ff5e0d38 <npth_sleep@plt+0xff5db050>
   22dac:	stmdacs	r0, {r2, r9, sl, lr}
   22db0:			; <UNDEFINED> instruction: 0x4629d1d7
   22db4:			; <UNDEFINED> instruction: 0xf7e24658
   22db8:	ldmdavc	r3!, {r1, r6, r7, r8, fp, sp, lr, pc}
   22dbc:			; <UNDEFINED> instruction: 0xf43f2b00
   22dc0:	ldrtmi	sl, [r0], -r2, ror #30
   22dc4:	bl	fe960d54 <npth_sleep@plt+0xfe95b06c>
   22dc8:			; <UNDEFINED> instruction: 0xf8104430
   22dcc:	blcs	2b1dd8 <npth_sleep@plt+0x2ac0f0>
   22dd0:	svcge	0x0059f43f
   22dd4:	andcs	r4, r1, #79872	; 0x13800
   22dd8:	addsvs	r4, sl, fp, ror r4
   22ddc:	bcs	495f0 <npth_sleep@plt+0x43908>
   22de0:	mcrrmi	0, 6, sp, ip, cr5
   22de4:	ldrbtmi	r2, [ip], #-10
   22de8:			; <UNDEFINED> instruction: 0xf7e26821
   22dec:	movwcs	lr, #2084	; 0x824
   22df0:	ldrb	r6, [r2, -r3, lsr #1]
   22df4:			; <UNDEFINED> instruction: 0xf7e24618
   22df8:			; <UNDEFINED> instruction: 0xf8d8e81e
   22dfc:	ldrb	r1, [r5, -r0]!
   22e00:	ldrbtmi	r4, [r8], #-2117	; 0xfffff7bb
   22e04:	ldmib	sl, {r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   22e08:	strb	r6, [pc, -r1, lsr #16]!
   22e0c:	ldrbtmi	r4, [r8], #-2115	; 0xfffff7bd
   22e10:	ldmib	r4, {r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   22e14:	bllt	f00ec8 <npth_sleep@plt+0xefb1e0>
   22e18:	adcvs	r6, r3, r1, lsr #16
   22e1c:	eorsle	r2, lr, r5, lsl #30
   22e20:	suble	r2, r8, r6, lsl #30
   22e24:	andlt	r4, r5, r8, lsl #12
   22e28:	blhi	de124 <npth_sleep@plt+0xd843c>
   22e2c:	svcmi	0x00f0e8bd
   22e30:	cdplt	7, 15, cr15, cr2, cr1, {7}
   22e34:			; <UNDEFINED> instruction: 0xf04f483a
   22e38:	ldrbtmi	r3, [r8], #-511	; 0xfffffe01
   22e3c:	ldc2	7, cr15, [sl, #-1020]	; 0xfffffc04
   22e40:	ldrdeq	pc, [r0], -fp
   22e44:			; <UNDEFINED> instruction: 0xf47f2800
   22e48:	blmi	dcea6c <npth_sleep@plt+0xdc8d84>
   22e4c:	rscscs	pc, r1, #64, 4
   22e50:	ldmdami	r6!, {r0, r2, r4, r5, r8, fp, lr}
   22e54:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   22e58:			; <UNDEFINED> instruction: 0xf7e24478
   22e5c:	ldmdavs	r9, {r6, r8, r9, sl, fp, sp, lr, pc}
   22e60:			; <UNDEFINED> instruction: 0xf7e1200a
   22e64:	str	lr, [r1, -r8, ror #31]
   22e68:	ldrtmi	r4, [r8], -r9, asr #12
   22e6c:	ldc2	7, cr15, [r8, #1020]!	; 0x3fc
   22e70:	stmdavs	r1!, {r0, r1, r2, r3, r5, fp, lr}
   22e74:			; <UNDEFINED> instruction: 0xf7e24478
   22e78:	stmdavs	r1!, {r1, r5, r6, r8, fp, sp, lr, pc}
   22e7c:			; <UNDEFINED> instruction: 0x4652e736
   22e80:	ldrtmi	r4, [r1], -r8, lsr #12
   22e84:	svc	0x003ef7e1
   22e88:	blmi	adccec <npth_sleep@plt+0xad7004>
   22e8c:	ldrbtmi	r2, [fp], #-3845	; 0xfffff0fb
   22e90:	bicle	r6, r5, r9, lsl r8
   22e94:			; <UNDEFINED> instruction: 0xb113689b
   22e98:			; <UNDEFINED> instruction: 0xf7e1200a
   22e9c:	blmi	9dedd4 <npth_sleep@plt+0x9d90ec>
   22ea0:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
   22ea4:	cdp	7, 11, cr15, cr10, cr1, {7}
   22ea8:			; <UNDEFINED> instruction: 0xf7e22002
   22eac:	svccs	0x0005eaee
   22eb0:			; <UNDEFINED> instruction: 0xd1b56819
   22eb4:	blmi	89ce7c <npth_sleep@plt+0x897194>
   22eb8:	ldmvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   22ebc:	blmi	851390 <npth_sleep@plt+0x84b6a8>
   22ec0:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
   22ec4:	cdp	7, 10, cr15, cr10, cr1, {7}
   22ec8:	cdp	7, 10, cr15, cr10, cr2, {7}
   22ecc:			; <UNDEFINED> instruction: 0xf7e1200a
   22ed0:			; <UNDEFINED> instruction: 0xe7f4efb2
   22ed4:	andeq	ip, r2, r8, lsr #22
   22ed8:	andeq	ip, r2, r6, lsl fp
   22edc:	andeq	ip, r2, r0, lsl #22
   22ee0:	andeq	ip, r2, r4, ror #21
   22ee4:	ldrdeq	ip, [r2], -r2
   22ee8:	strdeq	r8, [r1], -sl
   22eec:			; <UNDEFINED> instruction: 0x0002cab6
   22ef0:			; <UNDEFINED> instruction: 0x000182b2
   22ef4:	andeq	ip, r2, r8, ror #20
   22ef8:	andeq	ip, r2, r4, asr sl
   22efc:	andeq	ip, r2, r6, asr #20
   22f00:	andeq	ip, r2, r0, lsr #20
   22f04:			; <UNDEFINED> instruction: 0x00013bbe
   22f08:	andeq	r8, r1, r8, lsl #4
   22f0c:	ldrdeq	ip, [r2], -r4
   22f10:	muleq	r2, ip, r9
   22f14:	andeq	ip, r2, lr, lsl #19
   22f18:	andeq	r8, r1, lr, lsr #3
   22f1c:	andeq	r8, r1, r6, lsr #3
   22f20:	andeq	r0, r1, lr, asr #10
   22f24:	muleq	r1, r0, r2
   22f28:	andeq	r8, r1, r6, lsr #2
   22f2c:	andeq	r8, r1, ip, lsr r1
   22f30:	andeq	r8, r1, r4, lsr r1
   22f34:	andeq	ip, r2, r6, ror #17
   22f38:	ldrdeq	ip, [r2], -r4
   22f3c:			; <UNDEFINED> instruction: 0x0002c8bc
   22f40:			; <UNDEFINED> instruction: 0x0002c8b4
   22f44:	movwcs	fp, #1038	; 0x40e
   22f48:	addlt	fp, r4, r0, lsr r5
   22f4c:	ldrd	pc, [r8], #-143	; 0xffffff71
   22f50:			; <UNDEFINED> instruction: 0xf8dfac07
   22f54:	ldrmi	ip, [sl], -r8, asr #32
   22f58:			; <UNDEFINED> instruction: 0xf85444fe
   22f5c:	tstcs	r1, r4, lsl #22
   22f60:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
   22f64:	ldrdgt	pc, [r0], -ip
   22f68:	andgt	pc, ip, sp, asr #17
   22f6c:	stceq	0, cr15, [r0], {79}	; 0x4f
   22f70:	strpl	lr, [r0], #-2509	; 0xfffff633
   22f74:			; <UNDEFINED> instruction: 0xf7ff9402
   22f78:	bmi	2a28c4 <npth_sleep@plt+0x29cbdc>
   22f7c:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
   22f80:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   22f84:	subsmi	r9, sl, r3, lsl #22
   22f88:	andlt	sp, r4, r4, lsl #2
   22f8c:	ldrhtmi	lr, [r0], -sp
   22f90:	ldrbmi	fp, [r0, -r3]!
   22f94:	ldmda	sl!, {r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   22f98:			; <UNDEFINED> instruction: 0x0002bab8
   22f9c:	muleq	r0, ip, r5
   22fa0:	muleq	r2, r2, sl
   22fa4:	svcmi	0x00f0e92d
   22fa8:			; <UNDEFINED> instruction: 0xf8df460d
   22fac:	ldrmi	r1, [r6], -r4, asr #8
   22fb0:	strbcs	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   22fb4:	ldrbtmi	fp, [r9], #-173	; 0xffffff53
   22fb8:			; <UNDEFINED> instruction: 0xf8d06883
   22fbc:	strmi	r8, [r4], -r0
   22fc0:	ldmdavs	r2, {r1, r3, r7, fp, ip, lr}
   22fc4:			; <UNDEFINED> instruction: 0xf04f922b
   22fc8:	blcs	237d0 <npth_sleep@plt+0x1dae8>
   22fcc:	adcshi	pc, sp, r0
   22fd0:	svccc	0x00fff1b8
   22fd4:			; <UNDEFINED> instruction: 0xf8dfd056
   22fd8:	ldrbtmi	r3, [fp], #-1056	; 0xfffffbe0
   22fdc:	andhi	pc, r0, r3, asr #17
   22fe0:	suble	r2, r2, r0, lsl #28
   22fe4:	and	r4, r2, r7, lsr r6
   22fe8:	strmi	r1, [r5], #-2623	; 0xfffff5c1
   22fec:			; <UNDEFINED> instruction: 0x463ad03d
   22ff0:	strbmi	r4, [r0], -r9, lsr #12
   22ff4:	bl	fec60f84 <npth_sleep@plt+0xfec5b29c>
   22ff8:	ble	ffd6d000 <npth_sleep@plt+0xffd67318>
   22ffc:	bl	8e0f8c <npth_sleep@plt+0x8db2a4>
   23000:	blcs	13d014 <npth_sleep@plt+0x13732c>
   23004:	blmi	fff973d8 <npth_sleep@plt+0xfff916f0>
   23008:	svcvs	0x001b447b
   2300c:	stmdavs	r3!, {r0, r1, r8, r9, fp, ip, sp, pc}
   23010:	eorle	r3, sl, r1, lsl #6
   23014:			; <UNDEFINED> instruction: 0xf7e22002
   23018:			; <UNDEFINED> instruction: 0xf7e2ea26
   2301c:			; <UNDEFINED> instruction: 0xf7e2ee10
   23020:			; <UNDEFINED> instruction: 0xb1a8edcc
   23024:	bl	3e0fb4 <npth_sleep@plt+0x3db2cc>
   23028:	strmi	r7, [r5], -r3, lsr #24
   2302c:	blcs	2b03c <npth_sleep@plt+0x25354>
   23030:	mrshi	pc, (UNDEF: 3)	; <UNPREDICTABLE>
   23034:	b	5e0fc4 <npth_sleep@plt+0x5db2dc>
   23038:	stmdavs	r8!, {r0, r1, r2, r9, sl, lr}
   2303c:	ldmib	lr, {r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   23040:			; <UNDEFINED> instruction: 0xf10449ef
   23044:	ldrbtmi	r0, [r9], #-528	; 0xfffffdf0
   23048:	ldrtmi	r4, [r8], -r3, lsl #12
   2304c:	ldcl	7, cr15, [r2, #-904]	; 0xfffffc78
   23050:	cmplt	r3, r3, ror #17
   23054:	mcrrne	8, 2, r6, r3, cr0
   23058:			; <UNDEFINED> instruction: 0xf7e2d007
   2305c:	blmi	ffa9e854 <npth_sleep@plt+0xffa98b6c>
   23060:	rscscc	pc, pc, #79	; 0x4f
   23064:	ldrbtmi	r6, [fp], #-34	; 0xffffffde
   23068:	bmi	ff9fb0d8 <npth_sleep@plt+0xff9f53f0>
   2306c:	ldrbtmi	r4, [sl], #-3041	; 0xfffff41f
   23070:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   23074:	subsmi	r9, sl, fp, lsr #22
   23078:			; <UNDEFINED> instruction: 0x81aef040
   2307c:	eorlt	r4, sp, r0, lsr r6
   23080:	svchi	0x00f0e8bd
   23084:			; <UNDEFINED> instruction: 0xf10049e1
   23088:	movwcs	r0, #1808	; 0x710
   2308c:	sbcvs	r2, r3, r6, lsl #4
   23090:			; <UNDEFINED> instruction: 0x46384479
   23094:	ldc	7, cr15, [lr, #904]!	; 0x388
   23098:			; <UNDEFINED> instruction: 0x7da3b910
   2309c:	cmple	sp, r0, lsl #22
   230a0:	andcs	r4, r9, #3588096	; 0x36c000
   230a4:			; <UNDEFINED> instruction: 0xf1044638
   230a8:	ldrbtmi	r0, [r9], #-2073	; 0xfffff7e7
   230ac:	ldc	7, cr15, [r2, #904]!	; 0x388
   230b0:	ldrtmi	fp, [r8], r0, lsl #2
   230b4:	mulge	r0, r8, r8
   230b8:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   230bc:	eorsls	pc, ip, sp, lsr #17
   230c0:	svceq	0x0000f1ba
   230c4:	sbchi	pc, r9, r0, asr #32
   230c8:	ldrbtmi	r4, [fp], #-3026	; 0xfffff42e
   230cc:			; <UNDEFINED> instruction: 0x47986edb
   230d0:	strmi	r7, [r0], r3, lsl #16
   230d4:			; <UNDEFINED> instruction: 0xf0002800
   230d8:	blcs	43668 <npth_sleep@plt+0x3d980>
   230dc:	addshi	pc, r8, r0
   230e0:	b	5e1070 <npth_sleep@plt+0x5db388>
   230e4:	stmdacs	sl!, {r0, r1, r2, ip, sp}^
   230e8:	addshi	pc, r2, r0, lsl #4
   230ec:	teqeq	lr, #1073741827	; 0x40000003	; <UNPREDICTABLE>
   230f0:	rsbcs	r4, fp, #68157440	; 0x4100000
   230f4:			; <UNDEFINED> instruction: 0xf7e24618
   230f8:	stmibmi	r7, {r1, r2, r3, r5, r6, r7, r9, fp, sp, lr, pc}^
   230fc:	ldrbtmi	r2, [r9], #-620	; 0xfffffd94
   23100:	b	fe9e1090 <npth_sleep@plt+0xfe9db3a8>
   23104:	adcge	pc, r9, sp, lsl #17
   23108:	beq	f5f544 <npth_sleep@plt+0xf5985c>
   2310c:			; <UNDEFINED> instruction: 0xf7e24680
   23110:			; <UNDEFINED> instruction: 0xf100ea00
   23114:	strbmi	r0, [r8], -r2, lsl #22
   23118:	mrscs	r2, R9_usr
   2311c:	ldcl	7, cr15, [r8], {226}	; 0xe2
   23120:	movwcc	r4, #5635	; 0x1603
   23124:	rsbsle	r6, r6, r0, lsr #32
   23128:			; <UNDEFINED> instruction: 0x4651465a
   2312c:	stc	7, cr15, [ip, #904]!	; 0x388
   23130:			; <UNDEFINED> instruction: 0xf0003001
   23134:			; <UNDEFINED> instruction: 0xf8d480c5
   23138:			; <UNDEFINED> instruction: 0xf1b88000
   2313c:			; <UNDEFINED> instruction: 0xf0003fff
   23140:	movwcs	r8, #339	; 0x153
   23144:	movwcs	r6, #4195	; 0x1063
   23148:	blmi	fed3b4dc <npth_sleep@plt+0xfed357f4>
   2314c:	svccc	0x00fff1b8
   23150:			; <UNDEFINED> instruction: 0xf8c3447b
   23154:			; <UNDEFINED> instruction: 0xf43f8000
   23158:	smlsld	sl, r1, r6, pc	; <UNPREDICTABLE>
   2315c:	ldmdbeq	r6, {r2, r8, ip, sp, lr, pc}
   23160:			; <UNDEFINED> instruction: 0xf7e24648
   23164:	ldrdcc	lr, [r1], -r6
   23168:	stcl	7, cr15, [sl, #-900]!	; 0xfffffc7c
   2316c:	stmdacs	r0, {r7, r9, sl, lr}
   23170:	stcvc	0, cr13, [r3, #276]!	; 0x114
   23174:			; <UNDEFINED> instruction: 0xf0002b5b
   23178:	strbmi	r8, [r9], -r5, asr #1
   2317c:	ldmda	ip, {r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   23180:			; <UNDEFINED> instruction: 0x4640213a
   23184:	stmib	r8!, {r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   23188:	eorsle	r2, fp, r0, lsl #16
   2318c:			; <UNDEFINED> instruction: 0xf1007843
   23190:	blcc	c2559c <npth_sleep@plt+0xc1f8b4>
   23194:	bcs	28fd04 <npth_sleep@plt+0x28a01c>
   23198:			; <UNDEFINED> instruction: 0xf04fd834
   2319c:	and	r0, r4, sl, lsl #28
   231a0:	movwcs	pc, #15118	; 0x3b0e	; <UNPREDICTABLE>
   231a4:	svccc	0x0080f5b3
   231a8:			; <UNDEFINED> instruction: 0xf819d22c
   231ac:			; <UNDEFINED> instruction: 0xf1a11f01
   231b0:	blx	17e3a78 <npth_sleep@plt+0x17ddd90>
   231b4:			; <UNDEFINED> instruction: 0xf1bcfc82
   231b8:	ldmible	r1!, {r0, r3, r8, r9, sl, fp}^
   231bc:	svclt	0x00183900
   231c0:	blcs	2b5cc <npth_sleep@plt+0x258e4>
   231c4:	tstcs	r1, r8, lsl #30
   231c8:	blt	1711954 <npth_sleep@plt+0x170bc6c>
   231cc:	andscc	pc, r2, sp, lsr #17
   231d0:			; <UNDEFINED> instruction: 0xf04fab05
   231d4:			; <UNDEFINED> instruction: 0xf10d0c02
   231d8:	usatmi	r0, #1, r0, lsl #20
   231dc:			; <UNDEFINED> instruction: 0xf04f461a
   231e0:	andvc	r0, r1, r0, lsl fp
   231e4:	stmib	sp, {r0, r2, r8, ip, pc}^
   231e8:			; <UNDEFINED> instruction: 0xf8ad1106
   231ec:			; <UNDEFINED> instruction: 0x4641c010
   231f0:			; <UNDEFINED> instruction: 0xf7e14648
   231f4:	stmdacs	r1, {r2, r3, r6, r9, sl, fp, sp, lr, pc}
   231f8:			; <UNDEFINED> instruction: 0xf0004640
   231fc:			; <UNDEFINED> instruction: 0xf7e180ef
   23200:	and	lr, r5, r2, asr #29
   23204:			; <UNDEFINED> instruction: 0xf7e22016
   23208:	strbmi	lr, [r0], -r4, asr #23
   2320c:	cdp	7, 11, cr15, cr10, cr1, {7}
   23210:	mvnscc	pc, #79	; 0x4f
   23214:	blmi	fe0bb2a8 <npth_sleep@plt+0xfe0b55c0>
   23218:	ldrbtmi	r6, [fp], #-2146	; 0xfffff79e
   2321c:	bcs	3ee90 <npth_sleep@plt+0x391a8>
   23220:	adcshi	pc, r8, r0, asr #32
   23224:			; <UNDEFINED> instruction: 0xf8d4b393
   23228:			; <UNDEFINED> instruction: 0xf1b88000
   2322c:	strdle	r3, [r8, pc]
   23230:	ldrbtmi	r4, [fp], #-2940	; 0xfffff484
   23234:	andhi	pc, r0, r3, asr #17
   23238:			; <UNDEFINED> instruction: 0xf7e2e6e5
   2323c:	stmdavs	r2!, {r2, r4, r8, fp, sp, lr, pc}
   23240:	strmi	r9, [r7], -r3, lsl #4
   23244:			; <UNDEFINED> instruction: 0xf7e26828
   23248:	ldmdbmi	r7!, {r1, r3, r4, r7, fp, sp, lr, pc}^
   2324c:	ldrbtmi	r9, [r9], #-2563	; 0xfffff5fd
   23250:	ldrtmi	r4, [r8], -r3, lsl #12
   23254:	mcrr	7, 14, pc, lr, cr2	; <UNPREDICTABLE>
   23258:			; <UNDEFINED> instruction: 0x4640e6fa
   2325c:	ldmdb	r8, {r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   23260:	ldmle	r5, {r1, r3, r5, r6, fp, sp}^
   23264:	teqeq	lr, #1073741827	; 0x40000003	; <UNPREDICTABLE>
   23268:	rsbcs	r4, fp, #68157440	; 0x4100000
   2326c:			; <UNDEFINED> instruction: 0x81bcf8df
   23270:			; <UNDEFINED> instruction: 0xf10d4618
   23274:			; <UNDEFINED> instruction: 0xf7e20a3c
   23278:	movwcs	lr, #2606	; 0xa2e
   2327c:	adccc	pc, r9, sp, lsl #17
   23280:	stmdb	r6, {r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   23284:			; <UNDEFINED> instruction: 0xf10044f8
   23288:	strb	r0, [r4, -r2, lsl #22]
   2328c:			; <UNDEFINED> instruction: 0xf7e22002
   23290:			; <UNDEFINED> instruction: 0xf7e2e8ea
   23294:			; <UNDEFINED> instruction: 0xf7e2ecd4
   23298:	stmdacs	r0, {r4, r7, sl, fp, sp, lr, pc}
   2329c:	svcge	0x004bf43f
   232a0:			; <UNDEFINED> instruction: 0xf7e22002
   232a4:	strmi	lr, [r7], -r0, ror #17
   232a8:	stmib	ip, {r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   232ac:			; <UNDEFINED> instruction: 0xf7e26800
   232b0:	ldmdbmi	pc, {r1, r2, r5, r6, fp, sp, lr, pc}^	; <UNPREDICTABLE>
   232b4:			; <UNDEFINED> instruction: 0x46024479
   232b8:			; <UNDEFINED> instruction: 0xf7e24638
   232bc:			; <UNDEFINED> instruction: 0xe73aec1c
   232c0:	stmdavs	r2!, {r2, r3, r4, r6, r8, r9, fp, lr}^
   232c4:	svcvs	0x001b447b
   232c8:	rsble	r4, r9, r3, lsl r3
   232cc:			; <UNDEFINED> instruction: 0xf7e26820
   232d0:	blmi	169e5e0 <npth_sleep@plt+0x16988f8>
   232d4:	rscscc	pc, pc, #79	; 0x4f
   232d8:	ldrbtmi	r6, [fp], #-34	; 0xffffffde
   232dc:	blcs	3ef50 <npth_sleep@plt+0x39268>
   232e0:	stmdavs	r3!, {r1, r3, r4, r6, r8, ip, lr, pc}^
   232e4:	movwcs	fp, #6411	; 0x190b
   232e8:	bmi	153b47c <npth_sleep@plt+0x1535794>
   232ec:	mvnscc	pc, pc, asr #32
   232f0:	ldrbtmi	r4, [sl], #-2899	; 0xfffff4ad
   232f4:	ldrbtmi	r6, [fp], #-33	; 0xffffffdf
   232f8:	andsvs	r6, r9, r2, lsl pc
   232fc:			; <UNDEFINED> instruction: 0xf47f2a00
   23300:	ldrt	sl, [r2], r7, lsr #29
   23304:	tsteq	r7, r4, lsl #2	; <UNPREDICTABLE>
   23308:	svc	0x0096f7e1
   2330c:			; <UNDEFINED> instruction: 0x4640215d
   23310:	stmdb	r2!, {r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   23314:			; <UNDEFINED> instruction: 0xf43f2800
   23318:	stmdavc	r3, {r0, r2, r4, r5, r6, r8, r9, sl, fp, sp, pc}^
   2331c:			; <UNDEFINED> instruction: 0xf47f2b3a
   23320:	stmvc	r3, {r0, r4, r5, r6, r8, r9, sl, fp, sp, pc}
   23324:	stmdbeq	r2, {r8, ip, sp, lr, pc}
   23328:	sbcslt	r3, sl, #48, 22	; 0xc000
   2332c:			; <UNDEFINED> instruction: 0xf63f2a09
   23330:			; <UNDEFINED> instruction: 0xf04faf69
   23334:	and	r0, r5, sl, lsl #28
   23338:	movwcs	pc, #15118	; 0x3b0e	; <UNPREDICTABLE>
   2333c:	svccc	0x0080f5b3
   23340:	svcge	0x0060f4bf
   23344:	svcne	0x0001f819
   23348:	eorseq	pc, r0, #1073741864	; 0x40000028
   2334c:	stc2	10, cr15, [r2], {95}	; 0x5f	; <UNPREDICTABLE>
   23350:	svceq	0x0009f1bc
   23354:	blx	fed19b1c <npth_sleep@plt+0xfed13e34>
   23358:	ldmdbeq	r2, {r0, r1, r7, r9, ip, sp, lr, pc}^
   2335c:	svclt	0x000c2900
   23360:	tstcs	r1, r1, lsl r6
   23364:			; <UNDEFINED> instruction: 0xf47f2900
   23368:			; <UNDEFINED> instruction: 0xf04faf4d
   2336c:	blt	16e639c <npth_sleep@plt+0x16e06b4>
   23370:	beq	85f7ac <npth_sleep@plt+0x859ac4>
   23374:	strbtmi	sl, [r1], sl, lsl #20
   23378:	bleq	75f4bc <npth_sleep@plt+0x7597d4>
   2337c:			; <UNDEFINED> instruction: 0xf8ad7001
   23380:	tstls	r9, r2, lsr #32
   23384:	smlabtne	sl, sp, r9, lr
   23388:	smlabtne	ip, sp, r9, lr
   2338c:			; <UNDEFINED> instruction: 0xf8ad910e
   23390:	str	ip, [ip, -r0, lsr #32]!
   23394:	adcle	r2, r8, r0, lsl #22
   23398:	ldrdhi	pc, [r0], -r4
   2339c:	mrcle	6, 7, lr, cr15, cr5, {6}
   233a0:			; <UNDEFINED> instruction: 0xf7e22002
   233a4:			; <UNDEFINED> instruction: 0xf7e2e860
   233a8:			; <UNDEFINED> instruction: 0xf7e2ec4a
   233ac:	stmdacs	r0, {r1, r2, sl, fp, sp, lr, pc}
   233b0:	andcs	sp, r2, ip, lsl #1
   233b4:	ldmda	r6, {r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   233b8:			; <UNDEFINED> instruction: 0xf7e24681
   233bc:	stmdavs	r0, {r2, r6, r8, fp, sp, lr, pc}
   233c0:	svc	0x00dcf7e1
   233c4:			; <UNDEFINED> instruction: 0x4643491f
   233c8:			; <UNDEFINED> instruction: 0x46024479
   233cc:	andls	r4, r0, #72, 12	; 0x4800000
   233d0:			; <UNDEFINED> instruction: 0xf7e2463a
   233d4:			; <UNDEFINED> instruction: 0xe779eb90
   233d8:	cdp	7, 1, cr15, cr8, cr1, {7}
   233dc:	ldrdhi	pc, [r8], #-143	; 0xffffff71	; <UNPREDICTABLE>
   233e0:			; <UNDEFINED> instruction: 0xf7e144f8
   233e4:			; <UNDEFINED> instruction: 0xe696edd0
   233e8:	ldrbtmi	r4, [fp], #-2840	; 0xfffff4e8
   233ec:			; <UNDEFINED> instruction: 0xe7766f1b
   233f0:	andeq	fp, r2, sl, asr sl
   233f4:	muleq	r0, ip, r5
   233f8:			; <UNDEFINED> instruction: 0x0002c5b6
   233fc:	andeq	ip, r2, ip, ror #14
   23400:	andeq	r7, r1, r6, asr #31
   23404:	andeq	ip, r2, sl, lsr #10
   23408:	andeq	fp, r2, r2, lsr #19
   2340c:	andeq	r7, r1, ip, asr lr
   23410:	andeq	r7, r1, sl, asr #28
   23414:	andeq	ip, r2, sl, lsr #13
   23418:			; <UNDEFINED> instruction: 0x00017eba
   2341c:	andeq	ip, r2, r0, asr #8
   23420:	andeq	ip, r2, sl, asr r5
   23424:	andeq	ip, r2, lr, asr r3
   23428:	ldrdeq	r7, [r1], -sl
   2342c:	muleq	r1, r4, r6
   23430:	andeq	r7, r1, ip, lsl #26
   23434:			; <UNDEFINED> instruction: 0x0002c4b0
   23438:	muleq	r2, sl, r4
   2343c:	andeq	ip, r2, r2, lsl #9
   23440:	muleq	r2, sl, r2
   23444:	andeq	r7, r1, r4, lsr #24
   23448:	andeq	r3, r1, r8, lsr r5
   2344c:	andeq	ip, r2, sl, lsl #7
   23450:	ldrbtmi	r4, [fp], #-2819	; 0xfffff4fd
   23454:	tstlt	r8, sl, asr pc
   23458:	ldrbvs	r2, [r9, -r0, lsl #2]
   2345c:			; <UNDEFINED> instruction: 0x47704610
   23460:	andeq	ip, r2, r2, lsr #6
   23464:	ldrbtmi	r4, [sl], #-2562	; 0xfffff5fe
   23468:	movwcc	r6, #8019	; 0x1f53
   2346c:			; <UNDEFINED> instruction: 0x47706753
   23470:	andeq	ip, r2, lr, lsl #6
   23474:			; <UNDEFINED> instruction: 0xf04fb118
   23478:			; <UNDEFINED> instruction: 0xf7ff31ff
   2347c:	stmdami	r3, {r0, r1, r3, r4, r5, r6, r7, r8, fp, ip, sp, pc}
   23480:	mvnscc	pc, pc, asr #32
   23484:			; <UNDEFINED> instruction: 0xf7ff4478
   23488:	svclt	0x0000b9f5
   2348c:	andeq	pc, r0, r4, lsl #30
   23490:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
   23494:			; <UNDEFINED> instruction: 0x477066d8
   23498:	andeq	ip, r2, r2, ror #5
   2349c:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
   234a0:			; <UNDEFINED> instruction: 0x47706698
   234a4:	ldrdeq	ip, [r2], -r6
   234a8:			; <UNDEFINED> instruction: 0x460cb538
   234ac:	stfmid	f3, [sp, #-320]	; 0xfffffec0
   234b0:	subcs	r4, pc, #1048576	; 0x100000
   234b4:			; <UNDEFINED> instruction: 0xf105447d
   234b8:			; <UNDEFINED> instruction: 0xf7e20014
   234bc:	movwcs	lr, #2316	; 0x90c
   234c0:	rsbcc	pc, r3, r5, lsl #17
   234c4:			; <UNDEFINED> instruction: 0xf0044b08
   234c8:			; <UNDEFINED> instruction: 0xf0040001
   234cc:			; <UNDEFINED> instruction: 0xf0040102
   234d0:	ldrbtmi	r0, [fp], #-516	; 0xfffffdfc
   234d4:	strvc	pc, [r0], #1028	; 0x404
   234d8:	andne	lr, r3, r3, asr #19
   234dc:			; <UNDEFINED> instruction: 0x671c665a
   234e0:	svclt	0x0000bd38
   234e4:	andeq	ip, r2, r0, asr #5
   234e8:	andeq	ip, r2, r2, lsr #5
   234ec:	blmi	44fc54 <npth_sleep@plt+0x449f6c>
   234f0:	ldmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
   234f4:	blcc	2c108 <npth_sleep@plt+0x26420>
   234f8:	movwcs	fp, #7960	; 0x1f18
   234fc:	tstlt	r2, r3
   23500:	movweq	pc, #8259	; 0x2043	; <UNPREDICTABLE>
   23504:	blmi	2fb518 <npth_sleep@plt+0x2f5830>
   23508:	mrcvs	4, 2, r4, cr11, cr11, {3}
   2350c:	stmdavs	r3, {r0, r1, r3, r4, r8, ip, sp, pc}
   23510:	movweq	pc, #16451	; 0x4043	; <UNPREDICTABLE>
   23514:	blmi	23b528 <npth_sleep@plt+0x235840>
   23518:	svcvs	0x001b447b
   2351c:	stmdavs	r3, {r0, r1, r3, r4, r8, ip, sp, pc}
   23520:	orrvc	pc, r0, #1124073472	; 0x43000000
   23524:	stmdami	r5, {r0, r1, sp, lr}
   23528:	andscc	r4, r4, r8, ror r4
   2352c:	svclt	0x00004770
   23530:	andeq	ip, r2, r4, lsl #5
   23534:	andeq	ip, r2, ip, ror #4
   23538:	andeq	ip, r2, ip, asr r2
   2353c:	andeq	ip, r2, ip, asr #4
   23540:	ldrlt	r4, [r0, #-2829]	; 0xfffff4f3
   23544:			; <UNDEFINED> instruction: 0x4604447b
   23548:	cmplt	r0, r8, lsl r8
   2354c:	bl	1de14dc <npth_sleep@plt+0x1ddb7f4>
   23550:	svclt	0x00181c43
   23554:	adcmi	r2, r0, #67108864	; 0x4000000
   23558:	movwcs	fp, #3864	; 0xf18
   2355c:	blmi	211a90 <npth_sleep@plt+0x20bda8>
   23560:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   23564:	svclt	0x00181c58
   23568:	adcmi	r2, r3, #1
   2356c:	andcs	fp, r0, r8, lsl pc
   23570:	andcs	fp, r1, r0, lsl sp
   23574:	svclt	0x0000bd10
   23578:	andeq	ip, r2, r0, lsr r2
   2357c:	andeq	ip, r2, r0, lsr r0
   23580:	ldrbtmi	r4, [fp], #-2820	; 0xfffff4fc
   23584:	tstlt	r8, r8, lsl r8
   23588:	bllt	15e1518 <npth_sleep@plt+0x15db830>
   2358c:	rscscc	pc, pc, pc, asr #32
   23590:	svclt	0x00004770
   23594:	strdeq	ip, [r2], -r2
   23598:	cfstr32mi	mvfx11, [ip], {16}
   2359c:	stmdavs	r0!, {r2, r3, r4, r5, r6, sl, lr}
   235a0:	ldfltd	f3, [r0, #-0]
   235a4:			; <UNDEFINED> instruction: 0xf04f480a
   235a8:	ldrbtmi	r3, [r8], #-511	; 0xfffffe01
   235ac:			; <UNDEFINED> instruction: 0xf962f7ff
   235b0:	stmdacs	r0, {r5, fp, sp, lr}
   235b4:	blmi	217d90 <npth_sleep@plt+0x2120a8>
   235b8:	eorvc	pc, r8, #1325400064	; 0x4f000000
   235bc:	stmdami	r7, {r1, r2, r8, fp, lr}
   235c0:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   235c4:	ldrbtmi	r3, [r8], #-776	; 0xfffffcf8
   235c8:	bl	fe261558 <npth_sleep@plt+0xfe25b870>
   235cc:	ldrdeq	ip, [r2], -r8
   235d0:	ldrdeq	pc, [r0], -lr
   235d4:	andeq	r7, r1, r4, lsr #22
   235d8:			; <UNDEFINED> instruction: 0x000179ba
   235dc:	andeq	r7, r1, lr, asr #19
   235e0:	movwcs	fp, #1038	; 0x40e
   235e4:	addlt	fp, r4, r0, lsr r5
   235e8:	ldrd	pc, [r8], #-143	; 0xffffff71
   235ec:			; <UNDEFINED> instruction: 0xf8dfac07
   235f0:	ldrmi	ip, [sl], -r8, asr #32
   235f4:			; <UNDEFINED> instruction: 0xf85444fe
   235f8:	ldrmi	r5, [r9], -r4, lsl #22
   235fc:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
   23600:	ldrdgt	pc, [r0], -ip
   23604:	andgt	pc, ip, sp, asr #17
   23608:	stceq	0, cr15, [r0], {79}	; 0x4f
   2360c:	strpl	lr, [r0], #-2509	; 0xfffff633
   23610:			; <UNDEFINED> instruction: 0xf7ff9402
   23614:	bmi	2a2228 <npth_sleep@plt+0x29c540>
   23618:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
   2361c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   23620:	subsmi	r9, sl, r3, lsl #22
   23624:	andlt	sp, r4, r4, lsl #2
   23628:	ldrhtmi	lr, [r0], -sp
   2362c:	ldrbmi	fp, [r0, -r3]!
   23630:	stcl	7, cr15, [ip], #900	; 0x384
   23634:	andeq	fp, r2, ip, lsl r4
   23638:	muleq	r0, ip, r5
   2363c:	strdeq	fp, [r2], -r6
   23640:	addlt	fp, r3, r0, lsl #10
   23644:	stmib	sp, {r8, r9, sp}^
   23648:	ldrmi	r1, [sl], -r0, lsl #4
   2364c:			; <UNDEFINED> instruction: 0xf7ff4619
   23650:	andlt	pc, r3, r5, ror #21
   23654:	blx	1617d2 <npth_sleep@plt+0x15baea>
   23658:	addlt	fp, r3, r0, lsr r5
   2365c:			; <UNDEFINED> instruction: 0x460c4615
   23660:	movwls	r2, #4608	; 0x1200
   23664:			; <UNDEFINED> instruction: 0x46234611
   23668:			; <UNDEFINED> instruction: 0xf7ff9500
   2366c:	ldrdlt	pc, [r3], -r7
   23670:	svclt	0x0000bd30
   23674:	svclt	0x0000e466
   23678:	movwcs	fp, #1039	; 0x40f
   2367c:	addlt	fp, r5, r0, lsr r5
   23680:	ldrd	pc, [ip], #-143	; 0xffffff71
   23684:			; <UNDEFINED> instruction: 0xf8dfac08
   23688:	ldrmi	ip, [sl], -ip, asr #32
   2368c:			; <UNDEFINED> instruction: 0xf85444fe
   23690:	ldrmi	r5, [r9], -r4, lsl #22
   23694:			; <UNDEFINED> instruction: 0xf85e2002
   23698:			; <UNDEFINED> instruction: 0xf8dcc00c
   2369c:			; <UNDEFINED> instruction: 0xf8cdc000
   236a0:			; <UNDEFINED> instruction: 0xf04fc00c
   236a4:	stmib	sp, {sl, fp}^
   236a8:	strls	r5, [r2], #-1024	; 0xfffffc00
   236ac:	blx	fede16b0 <npth_sleep@plt+0xfeddb9c8>
   236b0:	blmi	235edc <npth_sleep@plt+0x2301f4>
   236b4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   236b8:	blls	fd728 <npth_sleep@plt+0xf7a40>
   236bc:	qaddle	r4, sl, r4
   236c0:	pop	{r0, r2, ip, sp, pc}
   236c4:	andlt	r4, r4, r0, lsr r0
   236c8:			; <UNDEFINED> instruction: 0xf7e14770
   236cc:	svclt	0x0000eca0
   236d0:	andeq	fp, r2, r4, lsl #7
   236d4:	muleq	r0, ip, r5
   236d8:	andeq	fp, r2, ip, asr r3
   236dc:	movwcs	fp, #1039	; 0x40f
   236e0:	addlt	fp, r5, r0, lsr r5
   236e4:	ldrsb	pc, [ip], #-143	; 0xffffff71	; <UNPREDICTABLE>
   236e8:			; <UNDEFINED> instruction: 0xf8dfac08
   236ec:			; <UNDEFINED> instruction: 0x461ac05c
   236f0:			; <UNDEFINED> instruction: 0xf85444fe
   236f4:	ldrmi	r5, [r9], -r4, lsl #22
   236f8:			; <UNDEFINED> instruction: 0xf85e2004
   236fc:			; <UNDEFINED> instruction: 0xf8dcc00c
   23700:			; <UNDEFINED> instruction: 0xf8cdc000
   23704:			; <UNDEFINED> instruction: 0xf04fc00c
   23708:	stmib	sp, {sl, fp}^
   2370c:	strls	r5, [r2], #-1024	; 0xfffffc00
   23710:	blx	fe161714 <npth_sleep@plt+0xfe15ba2c>
   23714:	vpmax.s8	d20, d7, d13
   23718:	ldrbtmi	r5, [sl], #-303	; 0xfffffed1
   2371c:	addmi	r6, fp, #332	; 0x14c
   23720:	movwcc	fp, #8156	; 0x1fdc
   23724:	bmi	2bd478 <npth_sleep@plt+0x2b7790>
   23728:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
   2372c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   23730:	subsmi	r9, sl, r3, lsl #22
   23734:	andlt	sp, r5, r4, lsl #2
   23738:	ldrhtmi	lr, [r0], -sp
   2373c:	ldrbmi	fp, [r0, -r4]!
   23740:	stcl	7, cr15, [r4], #-900	; 0xfffffc7c
   23744:	andeq	fp, r2, r0, lsr #6
   23748:	muleq	r0, ip, r5
   2374c:	andeq	ip, r2, sl, asr r0
   23750:	andeq	fp, r2, r6, ror #5
   23754:	movwcs	fp, #1039	; 0x40f
   23758:	addlt	fp, r5, r0, lsl #10
   2375c:	ldrsbt	pc, [r0], -pc	; <UNPREDICTABLE>
   23760:			; <UNDEFINED> instruction: 0xf8dfac06
   23764:			; <UNDEFINED> instruction: 0x461ac030
   23768:			; <UNDEFINED> instruction: 0xf85444fe
   2376c:	ldrmi	r5, [r9], -r4, lsl #22
   23770:			; <UNDEFINED> instruction: 0xf85e2005
   23774:			; <UNDEFINED> instruction: 0xf8dcc00c
   23778:			; <UNDEFINED> instruction: 0xf8cdc000
   2377c:			; <UNDEFINED> instruction: 0xf04fc00c
   23780:	stmib	sp, {sl, fp}^
   23784:	strls	r5, [r2], #-1024	; 0xfffffc00
   23788:	blx	126178c <npth_sleep@plt+0x125baa4>
   2378c:	b	126171c <npth_sleep@plt+0x125ba34>
   23790:	andeq	fp, r2, r8, lsr #5
   23794:	muleq	r0, ip, r5
   23798:			; <UNDEFINED> instruction: 0x4604b510
   2379c:	ldc2l	0, cr15, [r8, #4]!
   237a0:	strtmi	fp, [r1], -r8, lsr #2
   237a4:	ldmfd	sp!, {sp}
   237a8:			; <UNDEFINED> instruction: 0xf7ff4010
   237ac:			; <UNDEFINED> instruction: 0xf7e1b863
   237b0:	stmdavs	r0, {r1, r3, r6, r8, r9, sl, fp, sp, lr, pc}
   237b4:	stcl	7, cr15, [r2, #900]!	; 0x384
   237b8:	stmdami	r2, {r0, r9, sl, lr}
   237bc:			; <UNDEFINED> instruction: 0xf7ff4478
   237c0:	svclt	0x0000ffc9
   237c4:	muleq	r1, r8, r8
   237c8:	movwcs	fp, #1039	; 0x40f
   237cc:	addlt	fp, r5, r0, lsl #10
   237d0:	ldrsbt	pc, [r0], -pc	; <UNPREDICTABLE>
   237d4:			; <UNDEFINED> instruction: 0xf8dfac06
   237d8:			; <UNDEFINED> instruction: 0x461ac030
   237dc:			; <UNDEFINED> instruction: 0xf85444fe
   237e0:	ldrmi	r5, [r9], -r4, lsl #22
   237e4:			; <UNDEFINED> instruction: 0xf85e2006
   237e8:			; <UNDEFINED> instruction: 0xf8dcc00c
   237ec:			; <UNDEFINED> instruction: 0xf8cdc000
   237f0:			; <UNDEFINED> instruction: 0xf04fc00c
   237f4:	stmib	sp, {sl, fp}^
   237f8:	strls	r5, [r2], #-1024	; 0xfffffc00
   237fc:	blx	3e1800 <npth_sleep@plt+0x3dbb18>
   23800:	b	3e1790 <npth_sleep@plt+0x3dbaa8>
   23804:	andeq	fp, r2, r4, lsr r2
   23808:	muleq	r0, ip, r5
   2380c:	movwcs	fp, #1039	; 0x40f
   23810:	addlt	fp, r5, r0, lsr r5
   23814:	ldrd	pc, [ip], #-143	; 0xffffff71
   23818:			; <UNDEFINED> instruction: 0xf8dfac08
   2381c:	ldrmi	ip, [sl], -ip, asr #32
   23820:			; <UNDEFINED> instruction: 0xf85444fe
   23824:	ldrmi	r5, [r9], -r4, lsl #22
   23828:			; <UNDEFINED> instruction: 0xf85e2007
   2382c:			; <UNDEFINED> instruction: 0xf8dcc00c
   23830:			; <UNDEFINED> instruction: 0xf8cdc000
   23834:			; <UNDEFINED> instruction: 0xf04fc00c
   23838:	stmib	sp, {sl, fp}^
   2383c:	strls	r5, [r2], #-1024	; 0xfffffc00
   23840:			; <UNDEFINED> instruction: 0xf9ecf7ff
   23844:	blmi	236070 <npth_sleep@plt+0x230388>
   23848:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2384c:	blls	fd8bc <npth_sleep@plt+0xf7bd4>
   23850:	qaddle	r4, sl, r4
   23854:	pop	{r0, r2, ip, sp, pc}
   23858:	andlt	r4, r4, r0, lsr r0
   2385c:			; <UNDEFINED> instruction: 0xf7e14770
   23860:	svclt	0x0000ebd6
   23864:	strdeq	fp, [r2], -r0
   23868:	muleq	r0, ip, r5
   2386c:	andeq	fp, r2, r8, asr #3
   23870:	movwcs	fp, #1038	; 0x40e
   23874:	addlt	fp, r4, r0, lsr r5
   23878:	ldrd	pc, [ip], #-143	; 0xffffff71
   2387c:			; <UNDEFINED> instruction: 0xf8dfac07
   23880:	strmi	ip, [r2], -ip, asr #32
   23884:			; <UNDEFINED> instruction: 0xf85444fe
   23888:	ldrmi	r5, [r9], -r4, lsl #22
   2388c:			; <UNDEFINED> instruction: 0xf85e2007
   23890:			; <UNDEFINED> instruction: 0xf8dcc00c
   23894:			; <UNDEFINED> instruction: 0xf8cdc000
   23898:			; <UNDEFINED> instruction: 0xf04fc00c
   2389c:	stmib	sp, {sl, fp}^
   238a0:	strls	r5, [r2], #-1024	; 0xfffffc00
   238a4:			; <UNDEFINED> instruction: 0xf9baf7ff
   238a8:	blmi	2360d4 <npth_sleep@plt+0x2303ec>
   238ac:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   238b0:	blls	fd920 <npth_sleep@plt+0xf7c38>
   238b4:	qaddle	r4, sl, r4
   238b8:	pop	{r2, ip, sp, pc}
   238bc:	andlt	r4, r3, r0, lsr r0
   238c0:			; <UNDEFINED> instruction: 0xf7e14770
   238c4:	svclt	0x0000eba4
   238c8:	andeq	fp, r2, ip, lsl #3
   238cc:	muleq	r0, ip, r5
   238d0:	andeq	fp, r2, r4, ror #2
   238d4:	ldrsbgt	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
   238d8:	ldrbtmi	fp, [ip], #1039	; 0x40f
   238dc:	addlt	fp, r5, r0, lsr r5
   238e0:	stcge	8, cr4, [r8], {18}
   238e4:			; <UNDEFINED> instruction: 0xf8542300
   238e8:	ldrmi	r5, [sl], -r4, lsl #22
   238ec:	andeq	pc, r0, ip, asr r8	; <UNPREDICTABLE>
   238f0:	stmdavs	r0, {r0, r3, r4, r9, sl, lr}
   238f4:			; <UNDEFINED> instruction: 0xf04f9003
   238f8:	bne	ffa23900 <npth_sleep@plt+0xffa1dc18>
   238fc:	strpl	lr, [r0], #-2509	; 0xfffff633
   23900:	andcs	fp, r1, r8, lsl pc
   23904:			; <UNDEFINED> instruction: 0xf7ff9402
   23908:	bmi	2a1f34 <npth_sleep@plt+0x29c24c>
   2390c:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
   23910:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   23914:	subsmi	r9, sl, r3, lsl #22
   23918:	andlt	sp, r5, r4, lsl #2
   2391c:	ldrhtmi	lr, [r0], -sp
   23920:	ldrbmi	fp, [r0, -r4]!
   23924:	bl	1ce18b0 <npth_sleep@plt+0x1cdbbc8>
   23928:	andeq	fp, r2, r6, lsr r1
   2392c:	muleq	r0, ip, r5
   23930:	andeq	fp, r2, r2, lsl #2
   23934:	andcs	r2, r1, r0, lsl #2
   23938:	bllt	16193c <npth_sleep@plt+0x15bc54>
   2393c:			; <UNDEFINED> instruction: 0x460cb5f8
   23940:			; <UNDEFINED> instruction: 0x46054616
   23944:	stmdavc	r3, {r6, r8, r9, ip, sp, pc}
   23948:	stmdblt	lr!, {r0, r1, r4, r5, r6, r7, r8, fp, ip, sp, pc}
   2394c:	pop	{r0, r3, r4, fp, lr}
   23950:	ldrbtmi	r4, [r8], #-248	; 0xffffff08
   23954:	svclt	0x00bef7ff
   23958:			; <UNDEFINED> instruction: 0xf8144817
   2395c:	ldrbtmi	r1, [r8], #-2817	; 0xfffff4ff
   23960:			; <UNDEFINED> instruction: 0xffb8f7ff
   23964:			; <UNDEFINED> instruction: 0xf1a62e01
   23968:	rscle	r0, pc, r2, lsl #6
   2396c:	mrrcne	15, 1, r4, lr, cr3
   23970:	ldrbtmi	r4, [pc], #-1062	; 23978 <npth_sleep@plt+0x1dc90>
   23974:	blne	a19cc <npth_sleep@plt+0x9bce4>
   23978:			; <UNDEFINED> instruction: 0xf7ff4638
   2397c:	adcsmi	pc, r4, #684	; 0x2ac
   23980:	stfcsd	f5, [r0, #-992]	; 0xfffffc20
   23984:	ldfltp	f5, [r8, #904]!	; 0x388
   23988:	stmdami	sp, {r0, r9, sl, lr}
   2398c:			; <UNDEFINED> instruction: 0xf7ff4478
   23990:	mcrcs	15, 0, pc, cr0, cr13, {1}	; <UNPREDICTABLE>
   23994:			; <UNDEFINED> instruction: 0xe7dfd0da
   23998:	rscsle	r2, r4, r0, lsl #20
   2399c:			; <UNDEFINED> instruction: 0xf8144809
   239a0:	ldrbtmi	r1, [r8], #-2817	; 0xfffff4ff
   239a4:			; <UNDEFINED> instruction: 0xff96f7ff
   239a8:			; <UNDEFINED> instruction: 0xf1a62e01
   239ac:	bicsle	r0, sp, r2, lsl #6
   239b0:	svclt	0x0000bdf8
   239b4:	muleq	r1, lr, r6
   239b8:	andeq	r6, r1, r2, asr #24
   239bc:	andeq	r7, r1, r2, lsl #14
   239c0:	andeq	r7, r1, r4, ror #13
   239c4:	strdeq	r6, [r1], -lr
   239c8:	stmdami	r2, {r0, r9, sl, lr}
   239cc:			; <UNDEFINED> instruction: 0xf7ff4478
   239d0:	svclt	0x0000bf1d
   239d4:			; <UNDEFINED> instruction: 0x000176b0
   239d8:	strmi	fp, [fp], -r0, lsl #10
   239dc:	stmdbmi	r5, {r0, r1, r7, ip, sp, pc}
   239e0:			; <UNDEFINED> instruction: 0x46024614
   239e4:	andcs	r4, r6, r9, ror r4
   239e8:			; <UNDEFINED> instruction: 0xf7ff9400
   239ec:			; <UNDEFINED> instruction: 0xf7e2fdf9
   239f0:	svclt	0x0000e918
   239f4:			; <UNDEFINED> instruction: 0x000176b8
   239f8:	addlt	fp, r3, r0, lsl #10
   239fc:	andne	lr, r0, #3358720	; 0x334000
   23a00:	stmdbmi	r3, {r1, r9, sl, lr}
   23a04:	ldrbtmi	r2, [r9], #-6
   23a08:	stc2l	7, cr15, [sl, #1020]!	; 0x3fc
   23a0c:	stmdb	r8, {r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   23a10:			; <UNDEFINED> instruction: 0x000176b6
   23a14:	rscscc	pc, pc, #79	; 0x4f
   23a18:	svclt	0x0072f7e1
   23a1c:	blmi	7f629c <npth_sleep@plt+0x7f05b4>
   23a20:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
   23a24:	ldmpl	r3, {r0, r1, r2, r4, r5, r7, ip, sp, pc}^
   23a28:	strmi	r4, [sp], -r4, lsl #12
   23a2c:	teqls	r5, #1769472	; 0x1b0000
   23a30:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   23a34:			; <UNDEFINED> instruction: 0xf874f7fc
   23a38:	andcs	fp, r1, r0, asr r9
   23a3c:	blmi	5f62a4 <npth_sleep@plt+0x5f05bc>
   23a40:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   23a44:	blls	d7dab4 <npth_sleep@plt+0xd77dcc>
   23a48:	qsuble	r4, sl, r2
   23a4c:	ldclt	0, cr11, [r0, #-220]!	; 0xffffff24
   23a50:	strbtmi	r4, [sl], -r1, lsr #12
   23a54:			; <UNDEFINED> instruction: 0xf7e22003
   23a58:	smlatblt	r8, sl, r8, lr
   23a5c:	strb	r2, [sp, r0]!
   23a60:			; <UNDEFINED> instruction: 0x4629aa1a
   23a64:			; <UNDEFINED> instruction: 0xf7e22003
   23a68:	stmdacs	r0, {r1, r5, r7, fp, sp, lr, pc}
   23a6c:	ldmib	sp, {r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}^
   23a70:	ldmib	sp, {r8}^
   23a74:	addsmi	r2, r9, #1744830464	; 0x68000000
   23a78:	addsmi	fp, r0, #8, 30
   23a7c:	ldmib	sp, {r1, r2, r3, r5, r6, r7, r8, ip, lr, pc}^
   23a80:	ldmib	sp, {r3, r4, r8}^
   23a84:	addsmi	r2, r9, #-939524096	; 0xc8000000
   23a88:	addsmi	fp, r0, #6, 30
   23a8c:	andcs	r2, r0, r1
   23a90:			; <UNDEFINED> instruction: 0xf7e1e7d4
   23a94:	svclt	0x0000eabc
   23a98:	strdeq	sl, [r2], -r0
   23a9c:	muleq	r0, ip, r5
   23aa0:	ldrdeq	sl, [r2], -r0
   23aa4:	cfstr32mi	mvfx11, [r7, #-224]	; 0xffffff20
   23aa8:	stmdavs	ip!, {r0, r2, r3, r4, r5, r6, sl, lr}
   23aac:	strtmi	fp, [r3], -ip, asr #2
   23ab0:	ldmdavs	fp, {r2, r5, fp, sp, lr}^
   23ab4:	stmdavs	r8!, {r3, r4, r7, r8, r9, sl, lr}
   23ab8:	ldmib	r0!, {r0, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   23abc:	stccs	0, cr6, [r0], {44}	; 0x2c
   23ac0:	ldfltd	f5, [r8, #-980]!	; 0xfffffc2c
   23ac4:	andeq	fp, r2, r4, asr #26
   23ac8:	bcs	6b3d8 <npth_sleep@plt+0x656f0>
   23acc:	ldrlt	sp, [r0, #-2070]	; 0xfffff7ea
   23ad0:	cmplt	r1, ip, lsl #12
   23ad4:	svclt	0x00182801
   23ad8:			; <UNDEFINED> instruction: 0xf7e12002
   23adc:	strmi	lr, [r1], -r4, asr #25
   23ae0:	pop	{r5, r9, sl, lr}
   23ae4:			; <UNDEFINED> instruction: 0xf7e14010
   23ae8:	stmdacs	r1, {r0, r3, r7, r9, sl, fp, ip, sp, pc}
   23aec:	andcs	fp, r2, r8, lsl pc
   23af0:	ldc	7, cr15, [r8], #900	; 0x384
   23af4:			; <UNDEFINED> instruction: 0x4010e8bd
   23af8:	blt	ff461a84 <npth_sleep@plt+0xff45bd9c>
   23afc:	rscscc	pc, pc, pc, asr #32
   23b00:	svclt	0x00004770
   23b04:			; <UNDEFINED> instruction: 0x4604b538
   23b08:	ldrbtmi	r4, [fp], #-2827	; 0xfffff4f5
   23b0c:	teqlt	sp, sp, lsl r8
   23b10:	and	r4, r1, fp, lsr #12
   23b14:	tstlt	fp, fp, lsl r8
   23b18:	adcmi	r6, r2, #5898240	; 0x5a0000
   23b1c:	ldfltd	f5, [r8, #-1000]!	; 0xfffffc18
   23b20:			; <UNDEFINED> instruction: 0xf7e12008
   23b24:	stmdacs	r0, {r1, r4, sl, fp, sp, lr, pc}
   23b28:	blmi	157f14 <npth_sleep@plt+0x15222c>
   23b2c:	strpl	lr, [r0], #-2496	; 0xfffff640
   23b30:	andsvs	r4, r8, fp, ror r4
   23b34:	svclt	0x0000bd38
   23b38:	andeq	fp, r2, r2, ror #25
   23b3c:			; <UNDEFINED> instruction: 0x0002bcbc
   23b40:	svclt	0x00004770
   23b44:			; <UNDEFINED> instruction: 0x46024b1e
   23b48:	ldrbtmi	fp, [fp], #-1392	; 0xfffffa90
   23b4c:	ldmdami	lr, {r0, r2, r3, r4, r9, sl, fp, lr}
   23b50:	subsvs	r4, sl, lr, ror r4
   23b54:	cfldrsmi	mvf4, [sp, #-480]	; 0xfffffe20
   23b58:			; <UNDEFINED> instruction: 0xf9bcf00d
   23b5c:			; <UNDEFINED> instruction: 0xf7fd2000
   23b60:			; <UNDEFINED> instruction: 0x4630f85d
   23b64:			; <UNDEFINED> instruction: 0xf7e1447d
   23b68:	biclt	lr, r0, sl, asr #22
   23b6c:	svc	0x006af7e1
   23b70:	stmiapl	r8!, {r0, r1, r2, r4, r8, r9, fp, lr}^
   23b74:	b	15e1b00 <npth_sleep@plt+0x15dbe18>
   23b78:			; <UNDEFINED> instruction: 0xf7e12000
   23b7c:	andcs	lr, r1, r4, ror ip
   23b80:	ldcl	7, cr15, [r0], #-900	; 0xfffffc7c
   23b84:			; <UNDEFINED> instruction: 0xf7e12002
   23b88:	ldmdami	r2, {r1, r2, r3, r5, r6, sl, fp, sp, lr, pc}
   23b8c:			; <UNDEFINED> instruction: 0xf7fd4478
   23b90:	blmi	4a2ad4 <npth_sleep@plt+0x49cdec>
   23b94:	pop	{r3, r5, r6, r7, fp, ip, lr}
   23b98:			; <UNDEFINED> instruction: 0xf7ff4070
   23b9c:	stmdbmi	pc, {r0, r3, r4, r5, r6, sl, fp, ip, sp, pc}	; <UNPREDICTABLE>
   23ba0:	strmi	r2, [r4], -r5, lsl #4
   23ba4:			; <UNDEFINED> instruction: 0xf7e14479
   23ba8:	strmi	lr, [r5], -r0, lsr #20
   23bac:			; <UNDEFINED> instruction: 0xf7e14620
   23bb0:	stmdbmi	fp, {r1, r2, r5, r8, r9, fp, sp, lr, pc}
   23bb4:	ldrbtmi	r4, [r9], #-1586	; 0xfffff9ce
   23bb8:	strtmi	r4, [r8], -r3, lsl #12
   23bbc:	stc2l	7, cr15, [sl, #1020]	; 0x3fc
   23bc0:	andeq	fp, r2, r2, lsr #25
   23bc4:	andeq	r7, r1, ip, lsr #11
   23bc8:			; <UNDEFINED> instruction: 0xffffff4d
   23bcc:	andeq	sl, r2, ip, lsr #29
   23bd0:	andeq	r0, r0, r8, asr #11
   23bd4:			; <UNDEFINED> instruction: 0xffffff39
   23bd8:	andeq	r0, r0, r8, ror #11
   23bdc:	andeq	r7, r1, r0, ror #10
   23be0:	strdeq	sp, [r0], -lr
   23be4:	rorlt	fp, r0, r5
   23be8:	mrscs	r2, SP_svc
   23bec:			; <UNDEFINED> instruction: 0x4604461a
   23bf0:	bl	5e1b7c <npth_sleep@plt+0x5dbe94>
   23bf4:	cmnlt	r0, r5, lsl #12
   23bf8:	stmda	r2!, {r0, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   23bfc:	strmi	r4, [r6], -r2, lsl #12
   23c00:			; <UNDEFINED> instruction: 0x462bb138
   23c04:	tstcs	r3, r0, lsr #12
   23c08:	bl	2e1b94 <npth_sleep@plt+0x2dbeac>
   23c0c:	ldrtmi	fp, [r0], -r0, lsr #2
   23c10:			; <UNDEFINED> instruction: 0x2600bd70
   23c14:	ldcllt	6, cr4, [r0, #-192]!	; 0xffffff40
   23c18:	cmpcs	r5, r3, lsl #20
   23c1c:	ldrbtmi	r4, [sl], #-2051	; 0xfffff7fd
   23c20:			; <UNDEFINED> instruction: 0xf7ff4478
   23c24:	svclt	0x0000fed9
   23c28:	andeq	r7, r1, lr, asr #11
   23c2c:	andeq	r7, r1, r8, lsl #10
   23c30:	ldrsbgt	pc, [ip], #-143	; 0xffffff71	; <UNPREDICTABLE>
   23c34:	ldrlt	r2, [r0, #-768]	; 0xfffffd00
   23c38:	cfldrsmi	mvf4, [r6], {252}	; 0xfc
   23c3c:	ldrmi	fp, [sl], -r2, lsl #1
   23c40:	andmi	pc, r4, ip, asr r8	; <UNPREDICTABLE>
   23c44:	strls	r6, [r1], #-2084	; 0xfffff7dc
   23c48:	streq	pc, [r0], #-79	; 0xffffffb1
   23c4c:			; <UNDEFINED> instruction: 0xf7e24604
   23c50:	cmnlt	r0, lr, lsl #16
   23c54:	strtmi	r4, [r2], -r3, lsl #12
   23c58:	strbtmi	r2, [r8], -r0, lsl #2
   23c5c:	ldmdb	ip!, {r0, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   23c60:	stmdals	r0, {r3, r4, r5, r8, fp, ip, sp, pc}
   23c64:			; <UNDEFINED> instruction: 0xffbef7ff
   23c68:	stmdals	r0, {r2, r9, sl, lr}
   23c6c:	stmdb	r2, {r0, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   23c70:	strcs	lr, [r0], #-0
   23c74:	blmi	1f649c <npth_sleep@plt+0x1f07b4>
   23c78:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   23c7c:	blls	7dcec <npth_sleep@plt+0x78004>
   23c80:	qaddle	r4, sl, r2
   23c84:	andlt	r4, r2, r0, lsr #12
   23c88:			; <UNDEFINED> instruction: 0xf7e1bd10
   23c8c:	svclt	0x0000e9c0
   23c90:	ldrdeq	sl, [r2], -r8
   23c94:	muleq	r0, ip, r5
   23c98:	muleq	r2, r8, sp
   23c9c:			; <UNDEFINED> instruction: 0x460cb538
   23ca0:	mvnslt	r4, r5, lsl r6
   23ca4:	stmiblt	r3!, {r0, r1, fp, ip, sp, lr}
   23ca8:	strtmi	fp, [r0], -ip, ror #2
   23cac:			; <UNDEFINED> instruction: 0xf7ff4629
   23cb0:			; <UNDEFINED> instruction: 0x4604ffbf
   23cb4:			; <UNDEFINED> instruction: 0x4601b338
   23cb8:	ldrbtmi	r4, [r8], #-2077	; 0xfffff7e3
   23cbc:	mcr2	7, 0, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
   23cc0:			; <UNDEFINED> instruction: 0xf7e14620
   23cc4:	ldmdami	fp, {r5, r6, r8, fp, sp, lr, pc}
   23cc8:	ldrhtmi	lr, [r8], -sp
   23ccc:			; <UNDEFINED> instruction: 0xf7ff4478
   23cd0:	strmi	fp, [r1], -r1, lsl #28
   23cd4:	ldrbtmi	r4, [r8], #-2072	; 0xfffff7e8
   23cd8:	ldc2	7, cr15, [r8, #1020]	; 0x3fc
   23cdc:	mvnle	r2, r0, lsl #24
   23ce0:	ldrshlt	lr, [r9, #-113]!	; 0xffffff8f
   23ce4:	ldrmi	r4, [r1], -r0, lsr #12
   23ce8:			; <UNDEFINED> instruction: 0xffa2f7ff
   23cec:	lsllt	r4, r4, #12
   23cf0:			; <UNDEFINED> instruction: 0x46214812
   23cf4:			; <UNDEFINED> instruction: 0xf7ff4478
   23cf8:	strtmi	pc, [r0], -sp, ror #27
   23cfc:	ldrhtmi	lr, [r8], -sp
   23d00:	ldmdblt	lr!, {r0, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   23d04:	stmdbmi	lr, {r3, r4, r5, r8, sl, fp, ip, sp, pc}
   23d08:	ldrbtmi	r4, [r9], #-2062	; 0xfffff7f2
   23d0c:			; <UNDEFINED> instruction: 0xf7ff4478
   23d10:	strtmi	pc, [r0], -r1, ror #27
   23d14:	ldmdb	r6!, {r0, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   23d18:	stmdbmi	fp, {r0, r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   23d1c:	ldrbtmi	r4, [r9], #-2059	; 0xfffff7f5
   23d20:			; <UNDEFINED> instruction: 0xf7ff4478
   23d24:			; <UNDEFINED> instruction: 0x4620fdd7
   23d28:	ldrhtmi	lr, [r8], -sp
   23d2c:	stmdblt	r8!, {r0, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   23d30:	andeq	r9, r1, r2, ror #9
   23d34:	andeq	r8, r1, r4, lsr #6
   23d38:	muleq	r1, sl, r3
   23d3c:	andeq	r9, r1, r8, lsr #9
   23d40:	andeq	r7, r1, r6, lsr r4
   23d44:	muleq	r1, r0, r4
   23d48:	andeq	r7, r1, r2, lsr #8
   23d4c:	andeq	r9, r1, ip, ror r4
   23d50:			; <UNDEFINED> instruction: 0x460cb510
   23d54:	stmdavc	r3, {r3, r5, r6, r7, r8, ip, sp, pc}
   23d58:			; <UNDEFINED> instruction: 0xb164b99b
   23d5c:			; <UNDEFINED> instruction: 0xf7ff4620
   23d60:	strmi	pc, [r4], -r1, asr #30
   23d64:			; <UNDEFINED> instruction: 0x4601b330
   23d68:	ldrbtmi	r4, [r8], #-2077	; 0xfffff7e3
   23d6c:	ldc2	7, cr15, [r2, #1020]!	; 0x3fc
   23d70:			; <UNDEFINED> instruction: 0xf7e14620
   23d74:	ldmdami	fp, {r3, r8, fp, sp, lr, pc}
   23d78:			; <UNDEFINED> instruction: 0x4010e8bd
   23d7c:			; <UNDEFINED> instruction: 0xf7ff4478
   23d80:	strmi	fp, [r1], -r9, lsr #27
   23d84:	ldrbtmi	r4, [r8], #-2072	; 0xfffff7e8
   23d88:	stc2l	7, cr15, [r0, #-1020]	; 0xfffffc04
   23d8c:	mvnle	r2, r0, lsl #24
   23d90:	ldrshlt	lr, [r1, #-113]!	; 0xffffff8f
   23d94:			; <UNDEFINED> instruction: 0xf7ff4608
   23d98:	strmi	pc, [r4], -r5, lsr #30
   23d9c:	ldmdami	r3, {r5, r7, r8, ip, sp, pc}
   23da0:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
   23da4:	ldc2	7, cr15, [r6, #1020]	; 0x3fc
   23da8:	pop	{r5, r9, sl, lr}
   23dac:			; <UNDEFINED> instruction: 0xf7e14010
   23db0:	ldclt	8, cr11, [r0, #-924]	; 0xfffffc64
   23db4:	stmdami	pc, {r1, r2, r3, r8, fp, lr}	; <UNPREDICTABLE>
   23db8:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   23dbc:	stc2	7, cr15, [sl, #1020]	; 0x3fc
   23dc0:			; <UNDEFINED> instruction: 0xf7e14620
   23dc4:	ldrb	lr, [r6, r0, ror #17]
   23dc8:	stmdami	ip, {r0, r1, r3, r8, fp, lr}
   23dcc:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   23dd0:	stc2	7, cr15, [r0, #1020]	; 0x3fc
   23dd4:	pop	{r5, r9, sl, lr}
   23dd8:			; <UNDEFINED> instruction: 0xf7e14010
   23ddc:	svclt	0x0000b8d1
   23de0:	andeq	r9, r1, r2, lsr r4
   23de4:	andeq	r8, r1, r4, ror r2
   23de8:	andeq	r7, r1, sl, ror #5
   23dec:	strdeq	r9, [r1], -sl
   23df0:	andeq	r7, r1, r8, lsl #7
   23df4:	andeq	r9, r1, r2, ror #7
   23df8:	andeq	r7, r1, r4, ror r3
   23dfc:	andeq	r9, r1, lr, asr #7
   23e00:	mvnsmi	lr, sp, lsr #18
   23e04:	strmi	r2, [pc], -r0, lsl #6
   23e08:	ldrmi	r4, [r4], -r5, lsl #12
   23e0c:	tstlt	r2, fp
   23e10:	movwcs	r6, #19
   23e14:	ldrmi	r2, [sl], -r1, lsl #2
   23e18:			; <UNDEFINED> instruction: 0xf7e14628
   23e1c:	strmi	lr, [r6], -r2, lsl #20
   23e20:			; <UNDEFINED> instruction: 0xf7e0b188
   23e24:	strmi	lr, [r0], lr, lsl #30
   23e28:			; <UNDEFINED> instruction: 0x4633b198
   23e2c:	strbmi	r4, [r2], -r8, lsr #12
   23e30:			; <UNDEFINED> instruction: 0xf7e12101
   23e34:	teqlt	r0, r6	; <illegal shifter operand>
   23e38:	andhi	pc, r0, r7, asr #17
   23e3c:	eorvs	fp, r0, r4, lsr r1
   23e40:	ldmfd	sp!, {sp}
   23e44:	ldrshtcs	r8, [fp], -r0
   23e48:	ldrhhi	lr, [r0, #141]!	; 0x8d
   23e4c:	pop	{r5, r9, sl, lr}
   23e50:			; <UNDEFINED> instruction: 0xf7e181f0
   23e54:	addlt	lr, r0, #153600	; 0x25800
   23e58:	svclt	0x0000e7f3
   23e5c:	mvnsmi	lr, sp, lsr #18
   23e60:			; <UNDEFINED> instruction: 0x46064617
   23e64:	strmi	r2, [r8], r0, lsl #4
   23e68:	eorsvs	r4, sl, ip, lsl r6
   23e6c:	andsvs	fp, sl, r3, lsl #2
   23e70:	mrscs	r2, SP_irq
   23e74:			; <UNDEFINED> instruction: 0x4630461a
   23e78:	ldmib	r2, {r0, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   23e7c:	movwlt	r4, #34309	; 0x8605
   23e80:	andcs	r4, r1, r3, asr #4
   23e84:	movweq	pc, #28675	; 0x7003	; <UNPREDICTABLE>
   23e88:			; <UNDEFINED> instruction: 0x4629441d
   23e8c:	svceq	0x0000f1b8
   23e90:			; <UNDEFINED> instruction: 0xf7e0d014
   23e94:	strmi	lr, [r0], r4, lsl #31
   23e98:	svceq	0x0000f1b8
   23e9c:			; <UNDEFINED> instruction: 0x4630d015
   23ea0:	strbmi	r4, [r2], -fp, lsr #12
   23ea4:			; <UNDEFINED> instruction: 0xf7e12101
   23ea8:	ldrhlt	lr, [r8, #-156]	; 0xffffff64
   23eac:			; <UNDEFINED> instruction: 0xf8c74620
   23eb0:	mrslt	r8, (UNDEF: 12)
   23eb4:	eorvs	r2, r5, r0
   23eb8:	ldrhhi	lr, [r0, #141]!	; 0x8d
   23ebc:	stc	7, cr15, [r4], {225}	; 0xe1
   23ec0:	strb	r4, [r9, r0, lsl #13]!
   23ec4:	pop	{r0, r1, r3, r4, r5, sp}
   23ec8:			; <UNDEFINED> instruction: 0xf7e181f0
   23ecc:	addlt	lr, r0, #92160	; 0x16800
   23ed0:	svclt	0x0000e7f2
   23ed4:			; <UNDEFINED> instruction: 0x460bb530
   23ed8:	addlt	r4, r3, r5, lsl ip
   23edc:	ldrbtmi	r4, [ip], #-2325	; 0xfffff6eb
   23ee0:	ldrtcs	r5, [r7], #-2145	; 0xfffff79f
   23ee4:	tstls	r1, r9, lsl #16
   23ee8:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
   23eec:			; <UNDEFINED> instruction: 0x4615b13a
   23ef0:	strmi	r2, [r2], -r0, lsl #2
   23ef4:			; <UNDEFINED> instruction: 0xf7e04668
   23ef8:			; <UNDEFINED> instruction: 0x4604eff0
   23efc:	bmi	3d0444 <npth_sleep@plt+0x3ca75c>
   23f00:	ldrbtmi	r4, [sl], #-2828	; 0xfffff4f4
   23f04:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   23f08:	subsmi	r9, sl, r1, lsl #22
   23f0c:	strtmi	sp, [r0], -sp, lsl #2
   23f10:	ldclt	0, cr11, [r0, #-12]!
   23f14:	strtmi	r9, [r9], -r0, lsl #16
   23f18:	stcl	7, cr15, [r0, #-900]	; 0xfffffc7c
   23f1c:	stmdals	r0, {fp, sp}
   23f20:	ldrtcs	fp, [pc], #-3848	; 23f28 <npth_sleep@plt+0x1e240>
   23f24:	svc	0x00a6f7e0
   23f28:			; <UNDEFINED> instruction: 0xf7e1e7e9
   23f2c:	svclt	0x0000e870
   23f30:	andeq	sl, r2, r2, lsr fp
   23f34:	muleq	r0, ip, r5
   23f38:	andeq	sl, r2, lr, lsl #22
   23f3c:	blmi	9f67dc <npth_sleep@plt+0x9f0af4>
   23f40:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
   23f44:	ldmpl	r3, {r0, r2, r7, ip, sp, pc}^
   23f48:	movwls	r6, #14363	; 0x381b
   23f4c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   23f50:	movweq	lr, #6736	; 0x1a50
   23f54:	stmdbcs	r0, {r3, r4, r5, ip, lr, pc}
   23f58:	stmdacs	r0, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
   23f5c:	eorle	r4, r8, sp, lsl #12
   23f60:	blcs	a41f74 <npth_sleep@plt+0xa3c28c>
   23f64:	stmdavc	fp, {r1, r4, r5, r8, ip, lr, pc}
   23f68:			; <UNDEFINED> instruction: 0xd12f2b28
   23f6c:	andcs	sl, sl, #32768	; 0x8000
   23f70:	tstls	r1, r1
   23f74:	b	ff061f00 <npth_sleep@plt+0xff05c218>
   23f78:	strne	lr, [r1], #-2525	; 0xfffff623
   23f7c:	strmi	r2, [r3], -sl, lsl #4
   23f80:	ldrmi	r1, [sp], -r8, ror #24
   23f84:	b	fee61f10 <npth_sleep@plt+0xfee5c228>
   23f88:	bls	c201c <npth_sleep@plt+0xbc334>
   23f8c:	tstle	sp, sl, lsr fp
   23f90:	blcs	ec1fe4 <npth_sleep@plt+0xebc2fc>
   23f94:	addmi	sp, r5, #-2147483642	; 0x80000006
   23f98:			; <UNDEFINED> instruction: 0xb1add10b
   23f9c:	strtmi	r1, [r3], -r0, ror #18
   23fa0:	addmi	lr, r3, #1
   23fa4:			; <UNDEFINED> instruction: 0xf813d010
   23fa8:			; <UNDEFINED> instruction: 0xf8124f01
   23fac:	addmi	r1, ip, #1, 30
   23fb0:	strdcs	sp, [r1], -r7
   23fb4:	blmi	2767e4 <npth_sleep@plt+0x270afc>
   23fb8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   23fbc:	blls	fe02c <npth_sleep@plt+0xf8344>
   23fc0:	qaddle	r4, sl, r7
   23fc4:	ldclt	0, cr11, [r0, #-20]!	; 0xffffffec
   23fc8:	ldrb	r2, [r3, r0]!
   23fcc:	ldrbtmi	r4, [r8], #-2053	; 0xfffff7fb
   23fd0:	blx	ffee1fd6 <npth_sleep@plt+0xffedc2ee>
   23fd4:	ldmda	sl, {r0, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   23fd8:	ldrdeq	sl, [r2], -r0
   23fdc:	muleq	r0, ip, r5
   23fe0:	andeq	sl, r2, r8, asr sl
   23fe4:	andeq	r7, r1, sl, lsl #3
   23fe8:	blmi	143692c <npth_sleep@plt+0x1430c44>
   23fec:	push	{r1, r3, r4, r5, r6, sl, lr}
   23ff0:	strdlt	r4, [lr], r0
   23ff4:	mcrne	8, 2, r5, cr4, cr3, {6}
   23ff8:			; <UNDEFINED> instruction: 0xf1c04605
   23ffc:	ldmdavs	fp, {r0}
   24000:			; <UNDEFINED> instruction: 0xf04f930d
   24004:	stmdbne	r7, {r8, r9}
   24008:	svccc	0x0001f814
   2400c:	eoreq	pc, r0, #35	; 0x23
   24010:	bcc	1072cd8 <npth_sleep@plt+0x106cff0>
   24014:	svclt	0x00882b09
   24018:	ldmible	r4!, {r0, r2, r9, fp, sp}^
   2401c:	andvs	fp, pc, r1, lsl #2
   24020:	rsbsle	r2, sl, r0, lsl #30
   24024:	stmdaeq	r1, {r0, r1, r2, r8, ip, sp, lr, pc}
   24028:	strbmi	pc, [sp], #1612	; 0x64c	; <UNPREDICTABLE>
   2402c:			; <UNDEFINED> instruction: 0xf6ccae0c
   24030:	b	13f5368 <npth_sleep@plt+0x13ef680>
   24034:	usatmi	r0, #14, r8, asr #16
   24038:	stceq	0, cr15, [sl], {79}	; 0x4f
   2403c:			; <UNDEFINED> instruction: 0x4642233a
   24040:	eorscc	pc, r0, sp, lsr #17
   24044:	movwne	pc, #11172	; 0x2ba4	; <UNPREDICTABLE>
   24048:	ldmeq	fp, {r0, r4, r9, sl, lr}^
   2404c:	andscs	pc, r3, ip, lsl #22
   24050:			; <UNDEFINED> instruction: 0xf100461a
   24054:			; <UNDEFINED> instruction: 0xf8060330
   24058:	stmdbcs	r9, {r0, r8, sl, fp, ip, sp}
   2405c:	ldrbmi	fp, [r6, #-3976]!	; 0xfffff078
   24060:			; <UNDEFINED> instruction: 0xf10dd8f0
   24064:			; <UNDEFINED> instruction: 0xf1080032
   24068:	blne	fe02607c <npth_sleep@plt+0xfe020394>
   2406c:			; <UNDEFINED> instruction: 0xf7e04440
   24070:	strmi	lr, [r4], -r8, ror #27
   24074:	subsle	r2, r0, r0, lsl #16
   24078:	ldrtmi	r2, [r1], -r8, lsr #6
   2407c:	blcc	a2084 <npth_sleep@plt+0x9c39c>
   24080:	svc	0x0098f7e0
   24084:			; <UNDEFINED> instruction: 0x460607fb
   24088:	svccs	0x0001d437
   2408c:			; <UNDEFINED> instruction: 0x1eb9d947
   24090:	bl	1b14a0 <npth_sleep@plt+0x1ab7b8>
   24094:	tstcc	r1, r1, asr r1
   24098:	stccc	8, cr15, [r2], {21}
   2409c:	svclt	0x009c2b39
   240a0:			; <UNDEFINED> instruction: 0xf003011b
   240a4:	stmdble	r5, {r4, r5, r6, r7, r8, r9}
   240a8:	svclt	0x00942b46
   240ac:	blcc	15f2d90 <npth_sleep@plt+0x15ed0a8>
   240b0:	sbcslt	r0, fp, #-1073741818	; 0xc0000006
   240b4:	stccs	8, cr15, [r1], {21}
   240b8:	svclt	0x009c2a39
   240bc:	sbcslt	r3, r2, #48, 20	; 0x30000
   240c0:	bcs	11da4d8 <npth_sleep@plt+0x11d47f0>
   240c4:	bcc	e13f1c <npth_sleep@plt+0xe0e234>
   240c8:	sbcslt	r3, r2, #356352	; 0x57000
   240cc:			; <UNDEFINED> instruction: 0xf8064413
   240d0:	addmi	r3, lr, #1024	; 0x400
   240d4:	streq	pc, [r2, #-261]	; 0xfffffefb
   240d8:	eorcs	sp, r9, #-2147483593	; 0x80000037
   240dc:	andvc	r2, sl, r0, lsl #6
   240e0:	bmi	500214 <npth_sleep@plt+0x4fa52c>
   240e4:	ldrbtmi	r4, [sl], #-2833	; 0xfffff4ef
   240e8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   240ec:	subsmi	r9, sl, sp, lsl #22
   240f0:			; <UNDEFINED> instruction: 0x4620d117
   240f4:	pop	{r1, r2, r3, ip, sp, pc}
   240f8:	stmdavc	fp!, {r4, r5, r6, r7, r8, pc}
   240fc:	svclt	0x009c2b39
   24100:	sbcslt	r3, fp, #48, 22	; 0xc000
   24104:	blcs	11da51c <npth_sleep@plt+0x11d4834>
   24108:	blcc	e13f60 <npth_sleep@plt+0xe0e278>
   2410c:	sbcslt	r3, fp, #89088	; 0x15c00
   24110:	svccc	0x00013501
   24114:	blcc	a2134 <npth_sleep@plt+0x9c44c>
   24118:	strcs	lr, [r0], #-1975	; 0xfffff849
   2411c:	ldrtmi	lr, [r1], -r1, ror #15
   24120:			; <UNDEFINED> instruction: 0xf7e0e7db
   24124:	svclt	0x0000ef74
   24128:	andeq	sl, r2, r4, lsr #20
   2412c:	muleq	r0, ip, r5
   24130:	andeq	sl, r2, sl, lsr #18
   24134:	blmi	1e36b18 <npth_sleep@plt+0x1e30e30>
   24138:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
   2413c:	ldmpl	r3, {r1, r2, r3, r7, ip, sp, pc}^
   24140:	movwls	r6, #55323	; 0xd81b
   24144:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   24148:	stmdavc	r3, {r3, r4, r8, ip, sp, pc}
   2414c:	andle	r2, fp, r8, lsr #22
   24150:	bmi	1cac158 <npth_sleep@plt+0x1ca6470>
   24154:	ldrbtmi	r4, [sl], #-2928	; 0xfffff490
   24158:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2415c:	subsmi	r9, sl, sp, lsl #22
   24160:	sbcshi	pc, r6, r0, asr #32
   24164:	ldcllt	0, cr11, [r0, #-56]!	; 0xffffffc8
   24168:	mcrrne	8, 4, r7, r4, cr3
   2416c:	tstcs	sl, r0, lsl #10
   24170:	ldrhteq	pc, [sl], -r3	; <UNPREDICTABLE>
   24174:	andcs	fp, r1, r8, lsl pc
   24178:	svclt	0x00082b00
   2417c:	stmdblt	r8, {sp}
   24180:	ldrtmi	lr, [r4], -r7, ror #15
   24184:	eorseq	pc, r0, #-1073741784	; 0xc0000028
   24188:	blcs	290cdc <npth_sleep@plt+0x28aff4>
   2418c:	stmdavc	r3!, {r5, r6, r7, fp, ip, lr, pc}^
   24190:	blx	6b332 <npth_sleep@plt+0x6564a>
   24194:			; <UNDEFINED> instruction: 0xf1b32505
   24198:	svclt	0x0018023a
   2419c:	blcs	2c9a8 <npth_sleep@plt+0x26cc0>
   241a0:	sadd16mi	fp, r0, r4
   241a4:	stmdacs	r0, {sp}
   241a8:	stfcsd	f5, [r7, #-940]	; 0xfffffc54
   241ac:	ldrmi	fp, [r5], -ip, lsl #30
   241b0:	streq	pc, [r1, #-66]	; 0xffffffbe
   241b4:	bicle	r2, ip, r0, lsl #26
   241b8:			; <UNDEFINED> instruction: 0x1ca04959
   241bc:	ldrbtmi	r2, [r9], #-519	; 0xfffffdf9
   241c0:	cdp	7, 14, cr15, cr6, cr0, {7}
   241c4:	bicle	r2, r3, r0, lsl #16
   241c8:	blcs	a42a9c <npth_sleep@plt+0xa3cdb4>
   241cc:	strcc	sp, [sl], #-449	; 0xfffffe3f
   241d0:	strcs	r2, [sl, #-1537]	; 0xfffff9ff
   241d4:	blcs	a42268 <npth_sleep@plt+0xa3c580>
   241d8:	strcc	fp, [r1], -r4, lsl #30
   241dc:	rscsle	r3, r9, r1, lsl #8
   241e0:	andsle	r2, sp, r9, lsr #22
   241e4:	svclt	0x00182b3a
   241e8:	adcsle	r2, r2, r0, lsl #22
   241ec:			; <UNDEFINED> instruction: 0xf1a32100
   241f0:	sbcslt	r0, r3, #48, 4
   241f4:	stmiale	ip!, {r0, r3, r8, r9, fp, sp}
   241f8:	svccc	0x0001f814
   241fc:	tstcs	r1, r5, lsl #22	; <UNPREDICTABLE>
   24200:	eorseq	pc, sl, #-1073741780	; 0xc000002c
   24204:	andcs	fp, r1, #24, 30	; 0x60
   24208:	svclt	0x00182b00
   2420c:	mvnle	r2, sl, lsr fp
   24210:	svclt	0x00082900
   24214:	bcs	2ca20 <npth_sleep@plt+0x26d38>
   24218:			; <UNDEFINED> instruction: 0x3101d19b
   2421c:	ldrb	r4, [r9, ip, lsl #8]
   24220:			; <UNDEFINED> instruction: 0xf1043e01
   24224:	andle	r0, r1, r1, lsl #6
   24228:	bfi	r4, ip, #12, #8
   2422c:	blcs	a423c0 <npth_sleep@plt+0xa3c6d8>
   24230:	stmiavc	r3!, {r1, r2, r3, r7, r8, ip, lr, pc}
   24234:	blcs	eb1244 <npth_sleep@plt+0xeab55c>
   24238:	blcs	53ea0 <npth_sleep@plt+0x4e1b8>
   2423c:	andcs	fp, sl, r8, lsl pc
   24240:	str	sp, [r5, ip, lsl #2]
   24244:	svccc	0x0001f814
   24248:	strcs	pc, [r6], -r0, lsl #22
   2424c:	eorseq	pc, sl, #-1073741780	; 0xc000002c
   24250:	andcs	fp, r1, #24, 30	; 0x60
   24254:	svclt	0x00182b00
   24258:	andle	r2, r8, sl, lsr fp
   2425c:	eorseq	pc, r0, #-1073741784	; 0xc0000028
   24260:	stmdbcs	r9, {r0, r4, r6, r7, r9, ip, sp, pc}
   24264:			; <UNDEFINED> instruction: 0xf1b3d9ee
   24268:	svclt	0x0018023a
   2426c:	cdpcs	2, 0, cr2, cr4, cr1, {0}
   24270:	ldrmi	fp, [r0], -ip, lsl #30
   24274:	andeq	pc, r1, r2, asr #32
   24278:			; <UNDEFINED> instruction: 0xf47f2800
   2427c:	stmdavc	r2!, {r0, r3, r5, r6, r8, r9, sl, fp, sp, pc}^
   24280:			; <UNDEFINED> instruction: 0xf47f2a68
   24284:	stmiavc	r2!, {r0, r2, r5, r6, r8, r9, sl, fp, sp, pc}
   24288:	bcs	186b51c <npth_sleep@plt+0x1865834>
   2428c:	svcge	0x0060f47f
   24290:	svccs	0x0001f813
   24294:			; <UNDEFINED> instruction: 0xf47f2a73
   24298:	ldmdavc	fp, {r0, r1, r3, r4, r6, r8, r9, sl, fp, sp, pc}^
   2429c:			; <UNDEFINED> instruction: 0xf47f2b68
   242a0:	stmdbvc	r3!, {r0, r1, r2, r4, r6, r8, r9, sl, fp, sp, pc}^
   242a4:	blcs	312c0 <npth_sleep@plt+0x2b5d8>
   242a8:	svcge	0x0053f43f
   242ac:			; <UNDEFINED> instruction: 0xf43f2b3a
   242b0:			; <UNDEFINED> instruction: 0x4606af50
   242b4:	and	r2, r0, sl, lsl #10
   242b8:			; <UNDEFINED> instruction: 0xf1a34614
   242bc:	sbclt	r0, fp, #48, 2
   242c0:			; <UNDEFINED> instruction: 0xf63f2b09
   242c4:	stmdavc	r3!, {r1, r2, r6, r8, r9, sl, fp, sp, pc}^
   242c8:	blx	16b45a <npth_sleep@plt+0x165772>
   242cc:	blcs	29aec <npth_sleep@plt+0x23e04>
   242d0:	blcs	ed3f38 <npth_sleep@plt+0xece250>
   242d4:	fltcsdz	f0, sp
   242d8:	svcge	0x003bf43f
   242dc:	ldreq	pc, [sl, #-435]!	; 0xfffffe4d
   242e0:	strcs	fp, [r1, #-3864]	; 0xfffff0e8
   242e4:			; <UNDEFINED> instruction: 0xf47f2d00
   242e8:	ldclne	15, cr10, [r3], #-208	; 0xffffff30
   242ec:	blcs	c6b578 <npth_sleep@plt+0xc65890>
   242f0:	svcge	0x002ff63f
   242f4:	ldrtmi	r4, [r2], -ip, ror #12
   242f8:			; <UNDEFINED> instruction: 0x46202332
   242fc:	svc	0x0048f7e0
   24300:	ldrmi	sl, [lr], #-2830	; 0xfffff4f2
   24304:			; <UNDEFINED> instruction: 0xf8064620
   24308:			; <UNDEFINED> instruction: 0xf7e15c38
   2430c:			; <UNDEFINED> instruction: 0xe720e8dc
   24310:	cdp	7, 7, cr15, cr12, cr0, {7}
   24314:	ldrdeq	sl, [r2], -r8
   24318:	muleq	r0, ip, r5
   2431c:			; <UNDEFINED> instruction: 0x0002a8ba
   24320:	andeq	r6, r1, r2, asr #31
   24324:	svcmi	0x00f0e92d
   24328:			; <UNDEFINED> instruction: 0xf8df4606
   2432c:	strmi	lr, [sp], -r0, asr #3
   24330:			; <UNDEFINED> instruction: 0x81bcf8df
   24334:	ldrbtmi	r4, [lr], #1559	; 0x617
   24338:			; <UNDEFINED> instruction: 0xc1b8f8df
   2433c:			; <UNDEFINED> instruction: 0x461c44f8
   24340:			; <UNDEFINED> instruction: 0x000fe8be
   24344:			; <UNDEFINED> instruction: 0xf858b0a7
   24348:			; <UNDEFINED> instruction: 0xf10dc00c
   2434c:			; <UNDEFINED> instruction: 0xf8df0a30
   24350:			; <UNDEFINED> instruction: 0xf8dc81a8
   24354:			; <UNDEFINED> instruction: 0xf8cdc000
   24358:			; <UNDEFINED> instruction: 0xf04fc094
   2435c:	ldrbmi	r0, [r4], r0, lsl #24
   24360:	andeq	lr, pc, ip, lsr #17
   24364:	ldm	lr, {r3, r4, r5, r6, r7, sl, lr}
   24368:			; <UNDEFINED> instruction: 0xf6420007
   2436c:	vsubw.s8	<illegal reg q8.5>, q0, d25
   24370:	movwls	r0, #37673	; 0x9329
   24374:	stmia	ip!, {r4, r5, r8, r9, fp, ip, pc}
   24378:	ldmib	r8, {r0, r1}^
   2437c:	movwls	r0, #24832	; 0x6100
   24380:			; <UNDEFINED> instruction: 0xf88c4633
   24384:	andls	r2, sl, r0
   24388:	eorne	pc, ip, sp, lsr #17
   2438c:	adds	fp, sp, r5, lsr #18
   24390:	ldrmi	r3, [lr], -r1, lsl #26
   24394:	addhi	pc, pc, r0
   24398:			; <UNDEFINED> instruction: 0xf813461e
   2439c:	bcs	2efa8 <npth_sleep@plt+0x292c0>
   243a0:	stccs	0, cr13, [r0], {246}	; 0xf6
   243a4:			; <UNDEFINED> instruction: 0x463bd073
   243a8:	stccc	0, cr14, [r1], {2}
   243ac:	andle	r4, r4, pc, lsl r6
   243b0:	movwcc	r4, #5663	; 0x161f
   243b4:	bcs	424a4 <npth_sleep@plt+0x3c7bc>
   243b8:	stccs	0, cr13, [r0, #-988]	; 0xfffffc24
   243bc:	stfnep	f5, [r3], #-412	; 0xfffffe64
   243c0:	movwcs	r9, #4869	; 0x1305
   243c4:	andls	r2, r4, #268435456	; 0x10000000
   243c8:	sfmcs	f1, 1, [r0], {7}
   243cc:			; <UNDEFINED> instruction: 0xf997d06d
   243d0:	bcs	2c3d8 <npth_sleep@plt+0x266f0>
   243d4:	strtmi	sp, [r3], r9, ror #22
   243d8:	andls	r2, r1, #0, 4
   243dc:			; <UNDEFINED> instruction: 0xf10d9203
   243e0:	bmi	11a6918 <npth_sleep@plt+0x11a0c30>
   243e4:	ldmdaeq	r0!, {r0, r2, r3, r8, ip, sp, lr, pc}^
   243e8:	ldrbtmi	r2, [sl], #-291	; 0xfffffedd
   243ec:	andls	r4, r2, #72, 12	; 0x4800000
   243f0:	b	9e237c <npth_sleep@plt+0x9dc694>
   243f4:	bls	b5d68 <npth_sleep@plt+0xb0080>
   243f8:	strbmi	r2, [r0], -r3, lsr #2
   243fc:	b	862388 <npth_sleep@plt+0x85c6a0>
   24400:			; <UNDEFINED> instruction: 0xf7e14648
   24404:	strmi	lr, [r3], r6, lsl #17
   24408:			; <UNDEFINED> instruction: 0xf7e14640
   2440c:	bls	9e61c <npth_sleep@plt+0x98934>
   24410:	ldrmi	r9, [r3], #-2820	; 0xfffff4fc
   24414:	ldrmi	r9, [r3], #-2565	; 0xfffff5fb
   24418:	ldrbmi	r4, [r8], #-1179	; 0xfffffb65
   2441c:			; <UNDEFINED> instruction: 0xf7e03020
   24420:	pkhbtmi	lr, r3, r0, lsl #24
   24424:			; <UNDEFINED> instruction: 0x4651b338
   24428:	stcl	7, cr15, [r4, #896]	; 0x380
   2442c:			; <UNDEFINED> instruction: 0xf7e04649
   24430:	bls	21fb40 <npth_sleep@plt+0x219e58>
   24434:	tstlt	r2, r3, lsl #12
   24438:	strtmi	r3, [sl], -r1, lsl #6
   2443c:			; <UNDEFINED> instruction: 0x46314618
   24440:	ldc	7, cr15, [ip, #-896]!	; 0xfffffc80
   24444:	strtmi	sl, [r8], #-2314	; 0xfffff6f6
   24448:	ldc	7, cr15, [r4, #896]!	; 0x380
   2444c:			; <UNDEFINED> instruction: 0xf7e04641
   24450:	bls	11fb20 <npth_sleep@plt+0x119e38>
   24454:	tstlt	r2, r3, lsl #12
   24458:	ldrmi	r3, [r8], -r1, lsl #6
   2445c:			; <UNDEFINED> instruction: 0x46224639
   24460:	stc	7, cr15, [ip, #-896]!	; 0xfffffc80
   24464:	strtmi	sl, [r0], #-2313	; 0xfffff6f7
   24468:	stc	7, cr15, [r4, #896]!	; 0x380
   2446c:	tstlt	r3, r6, lsl #22
   24470:	andeq	lr, fp, r0, lsr #23
   24474:	bmi	8bc4dc <npth_sleep@plt+0x8b67f4>
   24478:	ldrbtmi	r4, [sl], #-2846	; 0xfffff4e2
   2447c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   24480:	subsmi	r9, sl, r5, lsr #22
   24484:	ldrbmi	sp, [r8], -pc, lsr #2
   24488:	pop	{r0, r1, r2, r5, ip, sp, pc}
   2448c:			; <UNDEFINED> instruction: 0xf9968ff0
   24490:	stmdbne	sl!, {ip, sp}
   24494:	andls	r3, r5, #268435456	; 0x10000000
   24498:	blle	56f0a0 <npth_sleep@plt+0x5693b8>
   2449c:	movwls	r2, #17152	; 0x4300
   244a0:			; <UNDEFINED> instruction: 0x462b461a
   244a4:	sfmcs	f1, 1, [r0], {7}
   244a8:	andcs	sp, r1, #1073741860	; 0x40000024
   244ac:	bleq	df0c4 <npth_sleep@plt+0xd93dc>
   244b0:	andls	r9, r3, #268435456	; 0x10000000
   244b4:	stccs	7, cr14, [r0], {147}	; 0x93
   244b8:	svcge	0x0075f47f
   244bc:	strtmi	r2, [r5], -r1, lsl #6
   244c0:	movwls	r9, #17157	; 0x4305
   244c4:	ldrb	r9, [r0, r7, lsl #6]!
   244c8:	ldrb	r1, [fp, -fp, ror #24]!
   244cc:			; <UNDEFINED> instruction: 0xf47f2c00
   244d0:	andcs	sl, r1, #424	; 0x1a8
   244d4:	ldrmi	r4, [r3], r5, lsr #12
   244d8:	andls	r4, r5, #19922944	; 0x1300000
   244dc:	andls	r9, r4, #268435456	; 0x10000000
   244e0:	andls	r9, r3, #1879048192	; 0x70000000
   244e4:			; <UNDEFINED> instruction: 0xf7e0e77b
   244e8:	svclt	0x0000ed92
   244ec:	andeq	r6, r1, r2, asr lr
   244f0:	ldrdeq	sl, [r2], -r4
   244f4:	muleq	r0, ip, r5
   244f8:	andeq	r6, r1, r0, asr #28
   244fc:			; <UNDEFINED> instruction: 0x000146b6
   24500:	muleq	r2, r6, r5
   24504:	svcmi	0x00f0e92d
   24508:			; <UNDEFINED> instruction: 0x4693b095
   2450c:			; <UNDEFINED> instruction: 0x9c1e4a8b
   24510:	blmi	fe2f5f80 <npth_sleep@plt+0xfe2f0298>
   24514:	sxtab16mi	r4, lr, sl, ror #8
   24518:	ldrsbtls	pc, [ip], #-141	; 0xffffff73	; <UNPREDICTABLE>
   2451c:			; <UNDEFINED> instruction: 0xf10d9403
   24520:	stmdbls	r3, {r2, r3, r5, fp}
   24524:	ldmpl	r3, {r1, r2, r3, r8, r9, sl, fp, sp, pc}^
   24528:	stcge	13, cr10, [sl], {12}
   2452c:	stceq	0, cr15, [r0], {79}	; 0x4f
   24530:	tstls	r3, #1769472	; 0x1b0000
   24534:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   24538:			; <UNDEFINED> instruction: 0xf8cb4606
   2453c:	strbmi	ip, [r3], -r0
   24540:	andgt	pc, r0, sl, asr #17
   24544:			; <UNDEFINED> instruction: 0xf8c1463a
   24548:	strtmi	ip, [r0], -r0
   2454c:	andgt	pc, r0, r9, asr #17
   24550:	strls	r4, [sl], -r9, lsr #12
   24554:	strls	sl, [r0], -sp, lsl #28
   24558:	eors	pc, r0, sp, asr #17
   2455c:			; <UNDEFINED> instruction: 0xcc0fe9cd
   24560:	eorsgt	pc, r8, sp, asr #17
   24564:	stc2	0, cr15, [r4, #44]	; 0x2c
   24568:	bmi	1dd0ad0 <npth_sleep@plt+0x1dcade8>
   2456c:	ldrbtmi	r4, [sl], #-2932	; 0xfffff48c
   24570:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   24574:	subsmi	r9, sl, r3, lsl fp
   24578:	sbcshi	pc, lr, r0, asr #32
   2457c:	pop	{r0, r2, r4, ip, sp, pc}
   24580:			; <UNDEFINED> instruction: 0x46438ff0
   24584:			; <UNDEFINED> instruction: 0x4629463a
   24588:	strls	r4, [r0], -r0, lsr #12
   2458c:	ldc2l	0, cr15, [r0, #-44]!	; 0xffffffd4
   24590:	mvnle	r2, r0, lsl #16
   24594:	tstlt	r9, #180224	; 0x2c000
   24598:	bcs	2cadd4 <npth_sleep@plt+0x2c50ec>
   2459c:	stmdami	sl!, {r5, r8, ip, lr, pc}^
   245a0:			; <UNDEFINED> instruction: 0xf7e04478
   245a4:	ldmiblt	r8, {r1, r2, r4, r5, r6, r7, sl, fp, sp, lr, pc}^
   245a8:	ldrtmi	r4, [sl], -r3, asr #12
   245ac:	strtmi	r4, [r0], -r9, lsr #12
   245b0:			; <UNDEFINED> instruction: 0xf00b9600
   245b4:	stmdacs	r0, {r0, r2, r3, r4, r6, r8, sl, fp, ip, sp, lr, pc}
   245b8:			; <UNDEFINED> instruction: 0x4643d1d7
   245bc:			; <UNDEFINED> instruction: 0x4629463a
   245c0:	strls	r4, [r0], -r0, lsr #12
   245c4:	ldc2l	0, cr15, [r4, #-44]	; 0xffffffd4
   245c8:	bicle	r2, lr, r0, lsl #16
   245cc:			; <UNDEFINED> instruction: 0xb12a9a0b
   245d0:	stmdbcs	r3, {r0, r2, r3, r8, fp, ip, pc}
   245d4:	ldmdavc	r1, {r1, r8, ip, lr, pc}
   245d8:	andle	r2, r3, r2, ror r9
   245dc:	strb	r2, [r4, r9, lsr #32]
   245e0:	strb	r2, [r2, r6]
   245e4:	svcne	0x0001f812
   245e8:	mvnsle	r2, r3, ror r9
   245ec:	bcs	188273c <npth_sleep@plt+0x187ca54>
   245f0:	blls	3d8dc8 <npth_sleep@plt+0x3d30e0>
   245f4:			; <UNDEFINED> instruction: 0xf8cdaa12
   245f8:	andls	sl, r4, #32
   245fc:			; <UNDEFINED> instruction: 0x469aaa10
   24600:			; <UNDEFINED> instruction: 0xf8cd9205
   24604:	bge	48869c <npth_sleep@plt+0x4829b4>
   24608:	blcs	1ded44 <npth_sleep@plt+0x1d905c>
   2460c:	ldrtmi	r4, [sl], -r3, asr #12
   24610:	strtmi	r4, [r0], -r9, lsr #12
   24614:			; <UNDEFINED> instruction: 0xf00b9600
   24618:	stmdacs	r0, {r0, r1, r3, r5, r8, sl, fp, ip, sp, lr, pc}
   2461c:	stmdbls	lr, {r0, r2, r5, r7, r8, ip, lr, pc}
   24620:	svclt	0x00b44551
   24624:	movwcs	r2, #4864	; 0x1300
   24628:	svclt	0x00082900
   2462c:	blcs	2d234 <npth_sleep@plt+0x2754c>
   24630:	blls	3187bc <npth_sleep@plt+0x312ad4>
   24634:	cmnle	fp, r0, lsl #22
   24638:	ldrtmi	r4, [sl], -r3, asr #12
   2463c:	strtmi	r4, [r0], -r9, lsr #12
   24640:			; <UNDEFINED> instruction: 0xf00b9600
   24644:	stmdacs	r0, {r0, r2, r4, r8, sl, fp, ip, sp, lr, pc}
   24648:	stmdbls	fp, {r0, r1, r2, r3, r7, r8, ip, lr, pc}
   2464c:	blls	390a98 <npth_sleep@plt+0x38adb0>
   24650:	andsle	r2, r6, r1, lsl #22
   24654:	ldrsbtls	pc, [r8], -sp	; <UNPREDICTABLE>
   24658:	bls	3dc684 <npth_sleep@plt+0x3d699c>
   2465c:	svclt	0x00b4454a
   24660:	movwcs	r2, #4864	; 0x1300
   24664:	svclt	0x00082a00
   24668:	blcs	2d270 <npth_sleep@plt+0x27588>
   2466c:	strbmi	sp, [r3], -lr, asr #1
   24670:			; <UNDEFINED> instruction: 0x4629463a
   24674:	strls	r4, [r0], -r0, lsr #12
   24678:	ldc2l	0, cr15, [sl], #44	; 0x2c
   2467c:	rscle	r2, ip, r0, lsl #16
   24680:	stmdavc	fp, {r0, r1, r4, r5, r6, r8, r9, sl, sp, lr, pc}
   24684:	eorsle	r2, r2, r5, ror #22
   24688:			; <UNDEFINED> instruction: 0xd1262b6e
   2468c:			; <UNDEFINED> instruction: 0xf10d9b0f
   24690:			; <UNDEFINED> instruction: 0xf8dd093c
   24694:	blcs	506fc <npth_sleep@plt+0x4aa14>
   24698:	strbmi	sp, [r3], -ip, asr #2
   2469c:			; <UNDEFINED> instruction: 0x4629463a
   246a0:	strls	r4, [r0], -r0, lsr #12
   246a4:	stc2l	0, cr15, [r4], #44	; 0x2c
   246a8:			; <UNDEFINED> instruction: 0xf47f2800
   246ac:	stmdals	fp, {r1, r2, r3, r4, r6, r8, r9, sl, fp, sp, pc}
   246b0:	sbcle	r2, pc, r0, lsl #16
   246b4:	cmplt	r9, sp, lsl #18
   246b8:	and	r4, r4, r3, lsl #12
   246bc:	ldrmi	r3, [r8], -r1, lsl #18
   246c0:	tstls	sp, fp, lsl #6
   246c4:	ldrmi	fp, [r8], -r1, lsr #2
   246c8:	stmdavc	r2, {r0, r8, r9, ip, sp}
   246cc:	rscsle	r2, r5, r0, lsl #20
   246d0:	andeq	pc, r0, r9, asr #17
   246d4:	andne	pc, r0, fp, asr #17
   246d8:			; <UNDEFINED> instruction: 0x4643e7bc
   246dc:			; <UNDEFINED> instruction: 0x4629463a
   246e0:	strls	r4, [r0], -r0, lsr #12
   246e4:	stc2l	0, cr15, [r4], {11}
   246e8:	adcsle	r2, r3, r0, lsl #16
   246ec:	blls	45e3e8 <npth_sleep@plt+0x458700>
   246f0:	stmdblt	r4, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
   246f4:	blls	41e638 <npth_sleep@plt+0x418950>
   246f8:	blt	21ee74 <npth_sleep@plt+0x21918c>
   246fc:	ldrdls	pc, [r4], -sp	; <UNPREDICTABLE>
   24700:			; <UNDEFINED> instruction: 0xf43f2b00
   24704:	bls	4904c0 <npth_sleep@plt+0x48a7d8>
   24708:			; <UNDEFINED> instruction: 0xf43f2a00
   2470c:	ldmdbls	r0, {r0, r3, r5, r6, r8, r9, sl, fp, sp, pc}
   24710:			; <UNDEFINED> instruction: 0xf43f2900
   24714:	ldcls	15, cr10, [r2], {101}	; 0x65
   24718:			; <UNDEFINED> instruction: 0xf43f2c00
   2471c:			; <UNDEFINED> instruction: 0xf8cbaf61
   24720:	blls	f0728 <npth_sleep@plt+0xeaa40>
   24724:	andcs	pc, r0, sl, asr #17
   24728:			; <UNDEFINED> instruction: 0xf8c96019
   2472c:	ldr	r4, [ip, -r0]
   24730:	ldr	r2, [sl, -r8, rrx]
   24734:			; <UNDEFINED> instruction: 0xe718209d
   24738:	stcl	7, cr15, [r8], #-896	; 0xfffffc80
   2473c:	strdeq	sl, [r2], -ip
   24740:	muleq	r0, ip, r5
   24744:	andeq	sl, r2, r2, lsr #9
   24748:	ldrdeq	r2, [r1], -r0
   2474c:	tstcs	r1, r2, lsr sl
   24750:	ldrbtmi	r4, [sl], #-2866	; 0xfffff4ce
   24754:	mvnsmi	lr, #737280	; 0xb4000
   24758:	ldmpl	r3, {r0, r2, r7, ip, sp, pc}^
   2475c:	movwls	r6, #14363	; 0x381b
   24760:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   24764:	ldmdb	r2!, {r0, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   24768:	cmplt	r0, r4, lsl #12
   2476c:	tstcs	r0, pc, ror #12
   24770:			; <UNDEFINED> instruction: 0xf7e0463a
   24774:			; <UNDEFINED> instruction: 0xb110ecb6
   24778:	stccs	13, cr9, [r5, #-0]
   2477c:	strcs	sp, [r0], -pc, lsl #18
   24780:			; <UNDEFINED> instruction: 0xf7e04620
   24784:	bmi	9df56c <npth_sleep@plt+0x9d9884>
   24788:	ldrbtmi	r4, [sl], #-2852	; 0xfffff4dc
   2478c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   24790:	subsmi	r9, sl, r3, lsl #22
   24794:			; <UNDEFINED> instruction: 0x4630d13e
   24798:	pop	{r0, r2, ip, sp, pc}
   2479c:	mcrge	3, 0, r8, cr1, cr0, {7}
   247a0:	strtmi	r4, [sl], -r1, lsl #12
   247a4:	ldrtmi	r2, [r0], -r6, lsl #6
   247a8:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   247ac:	ldcl	7, cr15, [r0], #896	; 0x380
   247b0:	ldrmi	sl, [sp], #-2820	; 0xfffff4fc
   247b4:			; <UNDEFINED> instruction: 0xf8054630
   247b8:			; <UNDEFINED> instruction: 0xf7e08c0c
   247bc:	ldmdacs	r2, {r2, r3, r6, r7, r8, sl, fp, sp, lr, pc}
   247c0:	bicsle	r4, sp, r6, lsl #12
   247c4:			; <UNDEFINED> instruction: 0x46424917
   247c8:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   247cc:	stcl	7, cr15, [r0, #-896]	; 0xfffffc80
   247d0:	bicslt	r4, r8, r0, lsl #13
   247d4:	ldmib	lr!, {r0, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   247d8:	stccs	14, cr1, [r0, #-276]	; 0xfffffeec
   247dc:			; <UNDEFINED> instruction: 0xf8dfdd16
   247e0:	ldrbtmi	r9, [r9], #72	; 0x48
   247e4:	stccc	0, cr14, [r1, #-4]
   247e8:			; <UNDEFINED> instruction: 0x463ad010
   247ec:	strbmi	r4, [r0], -r9, lsr #12
   247f0:	ldcl	7, cr15, [r6], #-896	; 0xfffffc80
   247f4:	rscsle	r2, r6, r0, lsl #16
   247f8:	bcs	18b000 <npth_sleep@plt+0x185318>
   247fc:			; <UNDEFINED> instruction: 0x4649d1f3
   24800:	bl	ff1e2788 <npth_sleep@plt+0xff1dcaa0>
   24804:	mvnle	r2, r0, lsl #16
   24808:	strtne	pc, [pc], -r0, asr #4
   2480c:			; <UNDEFINED> instruction: 0xf7e04640
   24810:			; <UNDEFINED> instruction: 0xe7b5eb32
   24814:	bl	ffee279c <npth_sleep@plt+0xffedcab4>
   24818:			; <UNDEFINED> instruction: 0x0002a2be
   2481c:	muleq	r0, ip, r5
   24820:	andeq	sl, r2, r6, lsl #5
   24824:	muleq	r1, r2, r9
   24828:	andeq	r3, r1, r2, lsl #19
   2482c:	ldrdgt	pc, [ip], #-143	; 0xffffff71
   24830:	ldrlt	r4, [r0, #-1538]	; 0xfffff9fe
   24834:	cfldrsmi	mvf4, [r2], {252}	; 0xfc
   24838:	strmi	fp, [fp], -r2, lsl #1
   2483c:	strbtmi	r2, [r8], -r0, lsl #2
   24840:	andmi	pc, r4, ip, asr r8	; <UNPREDICTABLE>
   24844:	strls	r6, [r1], #-2084	; 0xfffff7dc
   24848:	streq	pc, [r0], #-79	; 0xffffffb1
   2484c:	bl	11627d4 <npth_sleep@plt+0x115caec>
   24850:	ldmdblt	r0!, {sl, sp}
   24854:			; <UNDEFINED> instruction: 0xf7ff9800
   24858:			; <UNDEFINED> instruction: 0x4604ff79
   2485c:			; <UNDEFINED> instruction: 0xf7e09800
   24860:	bmi	25f490 <npth_sleep@plt+0x2597a8>
   24864:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
   24868:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2486c:	subsmi	r9, sl, r1, lsl #22
   24870:	strtmi	sp, [r0], -r2, lsl #2
   24874:	ldclt	0, cr11, [r0, #-8]
   24878:	bl	ff262800 <npth_sleep@plt+0xff25cb18>
   2487c:	ldrdeq	sl, [r2], -ip
   24880:	muleq	r0, ip, r5
   24884:	andeq	sl, r2, sl, lsr #3
   24888:	mvnsmi	lr, sp, lsr #18
   2488c:	strmi	r4, [ip], -r6, lsl #12
   24890:	movwcs	fp, #265	; 0x109
   24894:	ldmdbmi	ip!, {r0, r1, r3, sp, lr}
   24898:	ldrtmi	r2, [r0], -r0, lsl #4
   2489c:			; <UNDEFINED> instruction: 0xf7e04479
   248a0:			; <UNDEFINED> instruction: 0x4605ecd8
   248a4:	subsle	r2, r3, r0, lsl #16
   248a8:	b	1562830 <npth_sleep@plt+0x155cb48>
   248ac:	strtmi	r4, [r8], -r7, lsl #12
   248b0:	b	ff862838 <npth_sleep@plt+0xff85cb50>
   248b4:	tstcs	r0, r8, lsr r6
   248b8:	svc	0x0066f7e0
   248bc:	ldrtmi	r4, [r8], -r5, lsl #12
   248c0:	b	ff662848 <npth_sleep@plt+0xff65cb60>
   248c4:	subsle	r2, r1, r0, lsl #26
   248c8:			; <UNDEFINED> instruction: 0xf7e04628
   248cc:	cdpne	13, 4, cr14, cr3, cr4, {2}
   248d0:	blcs	4f60f4 <npth_sleep@plt+0x4f040c>
   248d4:	ldm	pc, {r0, r1, r5, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   248d8:	subscs	pc, r2, #3
   248dc:	eorcs	r2, r2, #536870914	; 0x20000002
   248e0:	eorcs	r2, r2, #536870914	; 0x20000002
   248e4:	eorcs	r2, r2, #536870914	; 0x20000002
   248e8:	beq	ded178 <npth_sleep@plt+0xde7490>
   248ec:	andcs	r2, r0, #557056	; 0x88000
   248f0:			; <UNDEFINED> instruction: 0x46114630
   248f4:	bl	ff1e287c <npth_sleep@plt+0xff1dcb94>
   248f8:	strmi	r2, [r6], -r0, lsl #2
   248fc:			; <UNDEFINED> instruction: 0xffe2f007
   24900:			; <UNDEFINED> instruction: 0xf0082100
   24904:	movtlt	pc, #34863	; 0x882f	; <UNPREDICTABLE>
   24908:	ldmib	r8!, {r0, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2490c:	tstlt	r4, r6, lsl #12
   24910:	strtmi	r6, [r8], -r7, lsr #32
   24914:	bl	de289c <npth_sleep@plt+0xddcbb4>
   24918:	pop	{r4, r5, r9, sl, lr}
   2491c:			; <UNDEFINED> instruction: 0x460181f0
   24920:	ldrbtmi	r4, [r8], #-2074	; 0xfffff7e6
   24924:	ldc2	0, cr15, [lr, #-12]!
   24928:	ldrb	r4, [r0, r6, lsl #12]!
   2492c:	ldrdhi	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
   24930:			; <UNDEFINED> instruction: 0x463044f8
   24934:	ldcl	7, cr15, [sl], #-896	; 0xfffffc80
   24938:	strmi	r4, [r2], -r1, asr #12
   2493c:	ldrbtmi	r4, [r8], #-2069	; 0xfffff7eb
   24940:	ldc2	0, cr15, [r0, #-12]!
   24944:	strb	r4, [r2, r6, lsl #12]!
   24948:	ldrdhi	pc, [ip], #-143	; 0xffffff71
   2494c:	udf	#1096	; 0x448
   24950:	pop	{r1, r4, fp, lr}
   24954:	ldrbtmi	r4, [r8], #-496	; 0xfffffe10
   24958:	stmiblt	lr, {r0, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2495c:	ldmdami	r0, {r1, r2, r5, r6, r8, ip, sp, pc}
   24960:	ldrbtmi	r4, [r8], #-1585	; 0xfffff9cf
   24964:	ldc2	0, cr15, [lr, #-12]
   24968:	ldrb	r4, [r0, r6, lsl #12]
   2496c:	pop	{r0, r2, r3, fp, lr}
   24970:	ldrbtmi	r4, [r8], #-496	; 0xfffffe10
   24974:	stmiblt	r0, {r0, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   24978:	ldrbtmi	r4, [r8], #-2059	; 0xfffff7f5
   2497c:			; <UNDEFINED> instruction: 0xf8dfe7c4
   24980:	ldrbtmi	r8, [r8], #44	; 0x2c
   24984:	svclt	0x0000e7d5
   24988:	ldrdeq	r1, [r1], -r4
   2498c:			; <UNDEFINED> instruction: 0x000168be
   24990:	andeq	r3, r1, r4, asr r9
   24994:	andeq	r6, r1, r6, lsl #17
   24998:	andeq	r3, r1, ip, lsr #18
   2499c:	andeq	r6, r1, r6, asr r8
   249a0:	andeq	r6, r1, sl, ror #16
   249a4:	andeq	r6, r1, r6, asr #16
   249a8:	andeq	r6, r1, sl, asr r8
   249ac:	andeq	r2, r1, lr, lsl r7
   249b0:	orrslt	r7, fp, #4390912	; 0x430000
   249b4:	blcs	1cc2bc4 <npth_sleep@plt+0x1cbcedc>
   249b8:	movwcs	fp, #3860	; 0xf14
   249bc:	orrvc	pc, r0, #1325400064	; 0x4f000000
   249c0:	bcs	1e11750 <npth_sleep@plt+0x1e0ba68>
   249c4:	svclt	0x000878c2
   249c8:	orreq	pc, r0, #67	; 0x43
   249cc:	bcs	1e5169c <npth_sleep@plt+0x1e4b9b4>
   249d0:	svclt	0x00087902
   249d4:	movteq	pc, #67	; 0x43	; <UNPREDICTABLE>
   249d8:	bcs	1cd15e8 <npth_sleep@plt+0x1ccb900>
   249dc:	svclt	0x00087942
   249e0:	nopeq	{67}	; 0x43
   249e4:	bcs	1e11134 <npth_sleep@plt+0x1e0b44c>
   249e8:	svclt	0x00087982
   249ec:	tsteq	r0, #67	; 0x43	; <UNPREDICTABLE>
   249f0:	bcs	1e51080 <npth_sleep@plt+0x1e4b398>
   249f4:	svclt	0x000879c2
   249f8:	movweq	pc, #32835	; 0x8043	; <UNPREDICTABLE>
   249fc:	bcs	1cd0fcc <npth_sleep@plt+0x1ccb2e4>
   24a00:	svclt	0x00087a02
   24a04:	movweq	pc, #16451	; 0x4043	; <UNPREDICTABLE>
   24a08:	bcs	1e10f18 <npth_sleep@plt+0x1e0b230>
   24a0c:	svclt	0x00087a42
   24a10:	movweq	pc, #8259	; 0x2043	; <UNPREDICTABLE>
   24a14:	svclt	0x00082a78
   24a18:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
   24a1c:			; <UNDEFINED> instruction: 0x47704618
   24a20:	svclt	0x00004770
   24a24:	andcs	r4, r4, r0, lsr #20
   24a28:	ldrbtmi	r4, [sl], #-2848	; 0xfffff4e0
   24a2c:	addlt	fp, r9, r0, lsr r5
   24a30:	stmdbge	r2, {r0, r1, r4, r6, r7, fp, ip, lr}
   24a34:	movwls	r6, #30747	; 0x781b
   24a38:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   24a3c:			; <UNDEFINED> instruction: 0xf7e09101
   24a40:	stmdbls	r1, {r2, r3, r4, r8, r9, fp, sp, lr, pc}
   24a44:	andcs	fp, r0, #24, 2
   24a48:	stmib	sp, {r8, r9, sp}^
   24a4c:	andcs	r2, r4, r4, lsl #6
   24a50:	movwcs	r2, #512	; 0x200
   24a54:	movwcs	lr, #10701	; 0x29cd
   24a58:	ldmib	r4, {r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   24a5c:			; <UNDEFINED> instruction: 0xf7e0b148
   24a60:	stmdavs	r3, {r1, r4, r5, r6, r7, r8, sl, fp, sp, lr, pc}
   24a64:	blcc	5b627c <npth_sleep@plt+0x5b0594>
   24a68:	tsteq	r0, #51	; 0x33	; <UNPREDICTABLE>
   24a6c:	andcs	fp, r1, r8, lsl #30
   24a70:	bmi	418ea4 <npth_sleep@plt+0x4131bc>
   24a74:	ldrbtmi	r4, [sl], #-2829	; 0xfffff4f3
   24a78:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   24a7c:	subsmi	r9, sl, r7, lsl #22
   24a80:	andlt	sp, r9, r1, lsl #2
   24a84:			; <UNDEFINED> instruction: 0xf7e0bd30
   24a88:	stmdbmi	sl, {r1, r6, r7, r9, fp, sp, lr, pc}
   24a8c:	andcs	r2, r0, r5, lsl #4
   24a90:			; <UNDEFINED> instruction: 0xf7e04479
   24a94:	strmi	lr, [r5], -sl, lsr #21
   24a98:			; <UNDEFINED> instruction: 0xf7e06820
   24a9c:			; <UNDEFINED> instruction: 0x4601ec70
   24aa0:			; <UNDEFINED> instruction: 0xf7fe4628
   24aa4:	svclt	0x0000fe57
   24aa8:	andeq	r9, r2, r6, ror #31
   24aac:	muleq	r0, ip, r5
   24ab0:	muleq	r2, sl, pc	; <UNPREDICTABLE>
   24ab4:	andeq	r6, r1, ip, ror #14
   24ab8:	andcs	r4, r4, r2, lsl sl
   24abc:	ldrbtmi	r4, [sl], #-2834	; 0xfffff4ee
   24ac0:	addlt	fp, r9, r0, lsl #10
   24ac4:	stmdbge	r2, {r0, r1, r4, r6, r7, fp, ip, lr}
   24ac8:	movwls	r6, #30747	; 0x781b
   24acc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   24ad0:			; <UNDEFINED> instruction: 0xf7e09101
   24ad4:	ldmdblt	r8!, {r1, r4, r6, r7, r9, fp, sp, lr, pc}
   24ad8:	movwcs	lr, #18909	; 0x49dd
   24adc:	stmdbls	r1, {r2, sp}
   24ae0:	movwcs	lr, #10701	; 0x29cd
   24ae4:	stmdb	lr, {r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   24ae8:	blmi	1f7310 <npth_sleep@plt+0x1f1628>
   24aec:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   24af0:	blls	1feb60 <npth_sleep@plt+0x1f8e78>
   24af4:	qaddle	r4, sl, r3
   24af8:	andlt	r2, r9, r1
   24afc:	blx	162c7a <npth_sleep@plt+0x15cf92>
   24b00:	b	fe162a88 <npth_sleep@plt+0xfe15cda0>
   24b04:	andeq	r9, r2, r2, asr pc
   24b08:	muleq	r0, ip, r5
   24b0c:	andeq	r9, r2, r4, lsr #30
   24b10:	andcs	r4, r1, #2048	; 0x800
   24b14:	andsvs	r4, sl, fp, ror r4
   24b18:	svclt	0x00004770
   24b1c:	andeq	sl, r2, r0, ror #25
   24b20:			; <UNDEFINED> instruction: 0x4604b538
   24b24:	ldrbtmi	r4, [sp], #-3336	; 0xfffff2f8
   24b28:			; <UNDEFINED> instruction: 0xb12b686b
   24b2c:	andcs	r4, r8, #7168	; 0x1c00
   24b30:	ldrbtmi	r6, [fp], #-34	; 0xffffffde
   24b34:	ldclt	8, cr1, [r8, #-608]!	; 0xfffffda0
   24b38:	stmdane	r8!, {r3, r8, sp}^
   24b3c:	svc	0x0096f7e0
   24b40:	rsbvs	r2, fp, r1, lsl #6
   24b44:	svclt	0x0000e7f2
   24b48:	andeq	sl, r2, lr, asr #25
   24b4c:	andeq	sl, r2, r2, asr #25
   24b50:	tstcs	r4, sp, lsl #20
   24b54:	ldrbtmi	r4, [sl], #-2829	; 0xfffff4f3
   24b58:	addlt	fp, r3, r0, lsl #10
   24b5c:			; <UNDEFINED> instruction: 0x466858d3
   24b60:	movwls	r6, #6171	; 0x181b
   24b64:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   24b68:	svc	0x0080f7e0
   24b6c:	blmi	1f7394 <npth_sleep@plt+0x1f16ac>
   24b70:	stmdals	r0, {r1, r3, r4, r5, r6, sl, lr}
   24b74:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   24b78:	subsmi	r9, sl, r1, lsl #22
   24b7c:	andlt	sp, r3, r2, lsl #2
   24b80:	blx	162cfe <npth_sleep@plt+0x15d016>
   24b84:	b	10e2b0c <npth_sleep@plt+0x10dce24>
   24b88:			; <UNDEFINED> instruction: 0x00029eba
   24b8c:	muleq	r0, ip, r5
   24b90:	andeq	r9, r2, r0, lsr #29
   24b94:	stmialt	r8!, {r0, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   24b98:	stmialt	r2, {r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   24b9c:	svclt	0x00004770
   24ba0:	svclt	0x00004770
   24ba4:	ldrbtmi	r4, [fp], #-2843	; 0xfffff4e5
   24ba8:	blcs	3ec1c <npth_sleep@plt+0x38f34>
   24bac:	stmdacs	r0, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
   24bb0:	stmdavc	r3, {r0, r2, r3, r5, ip, lr, pc}
   24bb4:			; <UNDEFINED> instruction: 0xd12a2b2d
   24bb8:	blcs	9c2ccc <npth_sleep@plt+0x9bcfe4>
   24bbc:	stmvc	r3, {r0, r1, r2, r5, r8, ip, lr, pc}
   24bc0:			; <UNDEFINED> instruction: 0xf1a33002
   24bc4:	stmdbcs	r9, {r4, r5, r8}
   24bc8:	ldrtlt	sp, [r0], #-2071	; 0xfffff7e9
   24bcc:			; <UNDEFINED> instruction: 0xf8144604
   24bd0:			; <UNDEFINED> instruction: 0xf1a33f01
   24bd4:	cfstr32cs	mvfx0, [r9, #-192]	; 0xffffff40
   24bd8:	ldmdblt	r3, {r0, r3, r4, r5, r6, r7, r8, fp, ip, lr, pc}^
   24bdc:	ldfltd	f3, [r0], #-136	; 0xffffff78
   24be0:	andcs	r4, sl, #26214400	; 0x1900000
   24be4:	ldmlt	r4, {r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   24be8:	andcs	r4, sl, #17825792	; 0x1100000
   24bec:			; <UNDEFINED> instruction: 0xf7e0bc30
   24bf0:			; <UNDEFINED> instruction: 0xf04fb88f
   24bf4:	ldclt	0, cr3, [r0], #-1020	; 0xfffffc04
   24bf8:	stmdblt	r3, {r4, r5, r6, r8, r9, sl, lr}^
   24bfc:			; <UNDEFINED> instruction: 0x4619b11a
   24c00:			; <UNDEFINED> instruction: 0xf7e0220a
   24c04:	ldrmi	fp, [r1], -r5, lsl #17
   24c08:			; <UNDEFINED> instruction: 0xf7e0220a
   24c0c:			; <UNDEFINED> instruction: 0xf04fb881
   24c10:			; <UNDEFINED> instruction: 0x477030ff
   24c14:	andeq	sl, r2, lr, asr #24
   24c18:	blt	1a62ba0 <npth_sleep@plt+0x1a5ceb8>
   24c1c:	mvnsmi	lr, #737280	; 0xb4000
   24c20:	strmi	r2, [r4], -r1, lsl #2
   24c24:			; <UNDEFINED> instruction: 0xf7e02000
   24c28:	mcrmi	14, 2, lr, cr14, cr14, {0}
   24c2c:	andcc	r4, r1, lr, ror r4
   24c30:	strcs	sp, [r0, -sl, rrx]
   24c34:	strmi	r2, [r8], -r1, lsl #2
   24c38:	cdp	7, 1, cr15, cr4, cr0, {7}
   24c3c:	rsbsle	r3, r2, r1
   24c40:	tstcs	r1, r0, lsl #10
   24c44:			; <UNDEFINED> instruction: 0xf7e02002
   24c48:	andcc	lr, r1, lr, lsl #28
   24c4c:	blmi	11d8cec <npth_sleep@plt+0x11d3004>
   24c50:	svclt	0x00182d02
   24c54:			; <UNDEFINED> instruction: 0xf04f2f02
   24c58:	svclt	0x000c0900
   24c5c:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   24c60:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   24c64:	ldmdavs	lr, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
   24c68:	svccs	0x0001b19e
   24c6c:	stccs	0, cr13, [r1, #-184]	; 0xffffff48
   24c70:			; <UNDEFINED> instruction: 0xf1b9d035
   24c74:	eorsle	r0, ip, r1, lsl #30
   24c78:	svceq	0x0000f1b8
   24c7c:	bmi	f18cb4 <npth_sleep@plt+0xf12fcc>
   24c80:	ldrtmi	r4, [r0], -r3, lsr #12
   24c84:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
   24c88:	ldc	7, cr15, [r0, #896]	; 0x380
   24c8c:			; <UNDEFINED> instruction: 0xf7e02003
   24c90:			; <UNDEFINED> instruction: 0xf1b8ebfc
   24c94:	mvnsle	r0, r0, lsl #30
   24c98:	mvnshi	lr, #12386304	; 0xbd0000
   24c9c:	ldcl	7, cr15, [r2], {224}	; 0xe0
   24ca0:	blcs	27ecb4 <npth_sleep@plt+0x278fcc>
   24ca4:	ldmdami	r2!, {r0, r1, r4, r6, r7, r8, ip, lr, pc}
   24ca8:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
   24cac:	bl	6e2c34 <npth_sleep@plt+0x6dcf4c>
   24cb0:	suble	r2, r7, r2, lsl #16
   24cb4:	mvnle	r2, r0, lsl #26
   24cb8:	ldmpl	r3!, {r1, r2, r3, r5, r8, r9, fp, lr}^
   24cbc:	mcrcs	8, 0, r6, cr0, cr14, {0}
   24cc0:	svccs	0x0001d0e4
   24cc4:	ssatmi	sp, #25, fp, asr #3
   24cc8:	stmdbeq	r2, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   24ccc:	strtmi	r4, [r3], -sl, lsr #20
   24cd0:	ldrtmi	r2, [r0], -r1, lsl #2
   24cd4:			; <UNDEFINED> instruction: 0xf7e0447a
   24cd8:	stccs	13, cr14, [r1, #-424]	; 0xfffffe58
   24cdc:	bmi	a19408 <npth_sleep@plt+0xa13720>
   24ce0:	strtmi	r4, [r3], -r9, lsr #12
   24ce4:	ldrbtmi	r4, [sl], #-1584	; 0xfffff9d0
   24ce8:	stcl	7, cr15, [r0, #-896]!	; 0xfffffc80
   24cec:	svceq	0x0001f1b9
   24cf0:	bmi	919400 <npth_sleep@plt+0x913718>
   24cf4:	strtmi	r4, [r3], -r9, asr #12
   24cf8:	ldrbtmi	r4, [sl], #-1584	; 0xfffff9d0
   24cfc:	ldcl	7, cr15, [r6, #-896]	; 0xfffffc80
   24d00:	svceq	0x0000f1b8
   24d04:			; <UNDEFINED> instruction: 0xe7c7d1bb
   24d08:	ldc	7, cr15, [ip], {224}	; 0xe0
   24d0c:	blcs	27ed20 <npth_sleep@plt+0x279038>
   24d10:	ldmdami	ip, {r0, r1, r2, r3, r7, r8, ip, lr, pc}
   24d14:	ldrbtmi	r2, [r8], #-256	; 0xffffff00
   24d18:	b	ff962ca0 <npth_sleep@plt+0xff95cfb8>
   24d1c:	svclt	0x000c2800
   24d20:	strcs	r2, [r2, -r1, lsl #14]
   24d24:			; <UNDEFINED> instruction: 0xf7e0e786
   24d28:	stmdavs	r3, {r1, r2, r3, r7, sl, fp, sp, lr, pc}
   24d2c:	orrle	r2, r7, r9, lsl #22
   24d30:	tstcs	r1, r5, lsl r8
   24d34:			; <UNDEFINED> instruction: 0xf7e04478
   24d38:	stmdacs	r1, {r1, r2, r4, r6, r7, r9, fp, sp, lr, pc}
   24d3c:	svclt	0x00184605
   24d40:	ldrb	r2, [lr, -r2, lsl #10]!
   24d44:	svclt	0x00182d02
   24d48:	svclt	0x000c2f02
   24d4c:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   24d50:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   24d54:	orrsle	r2, ip, r0, lsl #26
   24d58:			; <UNDEFINED> instruction: 0xf04f4b06
   24d5c:	ldmpl	r3!, {r0, r8, fp}^
   24d60:	usada8	r1, lr, r8, r6
   24d64:	andeq	r9, r2, r4, ror #27
   24d68:	andeq	r0, r0, r4, lsr #11
   24d6c:	andeq	r6, r1, lr, lsl #12
   24d70:	strdeq	ip, [r0], -sl
   24d74:	andeq	r0, r0, r4, asr #11
   24d78:	andeq	r6, r1, r8, asr #10
   24d7c:	andeq	r6, r1, lr, asr r5
   24d80:	andeq	r6, r1, r2, ror r5
   24d84:	andeq	ip, r0, lr, lsl #25
   24d88:	andeq	ip, r0, r0, ror ip
   24d8c:	ldrbmi	fp, [r0, -r0, lsl #2]!
   24d90:	strmi	r4, [r2], -r3, lsl #18
   24d94:	ldrbtmi	r4, [r9], #-2051	; 0xfffff7fd
   24d98:			; <UNDEFINED> instruction: 0xf7fe4478
   24d9c:	svclt	0x0000bc6d
   24da0:	andeq	r6, r1, lr, lsr r5
   24da4:	andeq	r6, r1, r0, ror #10
   24da8:	cdplt	7, 5, cr15, cr2, cr0, {7}
   24dac:			; <UNDEFINED> instruction: 0x4606b5f8
   24db0:	strmi	r4, [pc], -r8, lsr #26
   24db4:	bcs	35fb0 <npth_sleep@plt+0x302c8>
   24db8:	ldmdavs	r3, {r0, r3, r4, r5, ip, lr, pc}
   24dbc:	bllt	1af6614 <npth_sleep@plt+0x1af092c>
   24dc0:			; <UNDEFINED> instruction: 0x46304639
   24dc4:	bl	d62d4c <npth_sleep@plt+0xd5d064>
   24dc8:	strcs	fp, [r0, #-2320]	; 0xfffff6f0
   24dcc:	ldcllt	6, cr4, [r8, #160]!	; 0xa0
   24dd0:	stmiapl	fp!, {r0, r5, r8, r9, fp, lr}^
   24dd4:			; <UNDEFINED> instruction: 0xf7e0681d
   24dd8:	stmdacs	r0, {r2, r4, r6, r7, r8, r9, fp, sp, lr, pc}
   24ddc:	stmdavs	r3!, {r0, r2, r4, r5, r6, r7, ip, lr, pc}
   24de0:			; <UNDEFINED> instruction: 0xf005062d
   24de4:	addlt	r4, r0, #1065353216	; 0x3f800000
   24de8:	orrlt	r4, r3, #335544320	; 0x14000000
   24dec:	rscle	r2, ip, r0, lsl #26
   24df0:			; <UNDEFINED> instruction: 0xf85ef007
   24df4:	eorvs	r2, r3, r0, lsl #6
   24df8:	andcs	r4, r5, #24, 18	; 0x60000
   24dfc:	ldrbtmi	r2, [r9], #-0
   24e00:	ldm	r2!, {r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   24e04:	strtmi	r4, [r8], -r4, lsl #12
   24e08:	stcl	7, cr15, [ip, #896]!	; 0x380
   24e0c:			; <UNDEFINED> instruction: 0x4631463a
   24e10:	strtmi	r4, [r0], -r3, lsl #12
   24e14:	stc2l	7, cr15, [r2], #-1016	; 0xfffffc08
   24e18:	ldcllt	6, cr4, [r8, #160]!	; 0xa0
   24e1c:			; <UNDEFINED> instruction: 0xf812f007
   24e20:			; <UNDEFINED> instruction: 0x46304639
   24e24:	bl	162dac <npth_sleep@plt+0x15d0c4>
   24e28:	sbcle	r2, lr, r0, lsl #16
   24e2c:			; <UNDEFINED> instruction: 0xf7e0e7d0
   24e30:	stmdacs	r0, {r8, r9, fp, sp, lr, pc}
   24e34:	blmi	259160 <npth_sleep@plt+0x253478>
   24e38:	ldmdavs	sp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
   24e3c:	bl	fe862dc4 <npth_sleep@plt+0xfe85d0dc>
   24e40:	sbcle	r2, r2, r0, lsl #16
   24e44:	addlt	r0, r0, #47185920	; 0x2d00000
   24e48:	ldrbmi	pc, [lr, #5]!	; <UNPREDICTABLE>
   24e4c:	stccs	3, cr4, [r0, #-20]	; 0xffffffec
   24e50:	sbfx	sp, r2, #3, #27
   24e54:	andeq	r9, r2, ip, asr ip
   24e58:	ldrdeq	r0, [r0], -r8
   24e5c:	andeq	r6, r1, sl, lsl r5
   24e60:			; <UNDEFINED> instruction: 0x4604b510
   24e64:	stmdavc	fp, {r0, r3, r5, r8, ip, sp, pc}
   24e68:	strmi	fp, [r8], -r3, asr #2
   24e6c:	stc2	7, cr15, [r0, #1020]!	; 0x3fc
   24e70:	strtmi	r4, [r0], -r1, lsl #12
   24e74:			; <UNDEFINED> instruction: 0x4010e8bd
   24e78:	stclt	7, cr15, [sl], {224}	; 0xe0
   24e7c:	ldrmi	r4, [r9], -r0, lsr #12
   24e80:			; <UNDEFINED> instruction: 0x4010e8bd
   24e84:	stclt	7, cr15, [r4], {224}	; 0xe0
   24e88:	ldmdblt	r8!, {r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   24e8c:			; <UNDEFINED> instruction: 0x4604b510
   24e90:	stmdavc	fp, {r0, r3, r5, r8, ip, sp, pc}
   24e94:	strmi	fp, [r8], -r3, asr #2
   24e98:	stc2	7, cr15, [sl, #1020]	; 0x3fc
   24e9c:	strtmi	r4, [r0], -r1, lsl #12
   24ea0:			; <UNDEFINED> instruction: 0x4010e8bd
   24ea4:	cdplt	7, 7, cr15, cr4, cr0, {7}
   24ea8:	ldrmi	r4, [r9], -r0, lsr #12
   24eac:			; <UNDEFINED> instruction: 0x4010e8bd
   24eb0:	cdplt	7, 6, cr15, cr14, cr0, {7}
   24eb4:	blmi	1737828 <npth_sleep@plt+0x1731b40>
   24eb8:	push	{r1, r3, r4, r5, r6, sl, lr}
   24ebc:	strdlt	r4, [r7], r0
   24ec0:	pkhtbmi	r5, r1, r3, asr #17
   24ec4:	movwls	r6, #22555	; 0x581b
   24ec8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   24ecc:	bl	862e54 <npth_sleep@plt+0x85d16c>
   24ed0:	vadd.i8	d18, d0, d5
   24ed4:	stmdacc	r6, {r1, r2, r3, r4, r7, pc}
   24ed8:	bl	277430 <npth_sleep@plt+0x271748>
   24edc:	ldrbtmi	r0, [r9], #-1280	; 0xfffffb00
   24ee0:			; <UNDEFINED> instruction: 0xf7df4628
   24ee4:	stmdacs	r0, {r1, r2, r3, r4, r5, r6, r7, r9, sl, fp, sp, lr, pc}
   24ee8:	addshi	pc, r3, r0, asr #32
   24eec:	bl	feae2e74 <npth_sleep@plt+0xfeadd18c>
   24ef0:			; <UNDEFINED> instruction: 0xf8df4e4f
   24ef4:	tstcs	r8, r0, asr #2
   24ef8:	ldmcs	r8!, {r1, r3, r6, r9, ip, sp, lr, pc}^
   24efc:	ldrbtmi	r4, [fp], #1150	; 0x47e
   24f00:	stmdaeq	r3, {r6, r7, r9, ip, sp, lr, pc}
   24f04:	bl	376914 <npth_sleep@plt+0x370c2c>
   24f08:			; <UNDEFINED> instruction: 0xf8da0001
   24f0c:	movwls	r3, #4096	; 0x1000
   24f10:	stc	7, cr15, [ip, #896]!	; 0x380
   24f14:	svcls	0x00039c02
   24f18:			; <UNDEFINED> instruction: 0xf8dae010
   24f1c:	ldmdacs	r1, {}	; <UNPREDICTABLE>
   24f20:	blls	d9518 <npth_sleep@plt+0xd3830>
   24f24:	strbtvs	pc, [r1], #-1601	; 0xfffff9bf	; <UNPREDICTABLE>
   24f28:	strcs	r9, [r0, -r3, lsl #20]
   24f2c:	strls	r1, [r2], #-2276	; 0xfffff71c
   24f30:	streq	lr, [r7, -r2, asr #22]
   24f34:	stmdaeq	r1, {r3, r4, r5, r7, r8, ip, sp, lr, pc}
   24f38:	rsble	r9, fp, r3, lsl #14
   24f3c:	ldrtmi	r4, [r9], -r0, lsr #12
   24f40:	movwcs	r2, #574	; 0x23e
   24f44:	cdp2	0, 15, cr15, cr8, cr11, {0}
   24f48:	ldrtmi	r4, [r9], -r0, lsr #12
   24f4c:			; <UNDEFINED> instruction: 0xf8162300
   24f50:	eorscs	ip, lr, #2
   24f54:	andgt	pc, r0, r5, lsl #17
   24f58:	cdp2	0, 14, cr15, cr14, cr11, {0}
   24f5c:	movwcs	r2, #574	; 0x23e
   24f60:	strmi	r4, [ip], -r7, lsl #12
   24f64:	cdp2	0, 14, cr15, cr8, cr11, {0}
   24f68:			; <UNDEFINED> instruction: 0x46214638
   24f6c:			; <UNDEFINED> instruction: 0xf8162300
   24f70:	eorscs	ip, lr, #2
   24f74:	andgt	pc, r1, r5, lsl #17
   24f78:	cdp2	0, 13, cr15, cr14, cr11, {0}
   24f7c:	movwcs	r2, #574	; 0x23e
   24f80:	strmi	r4, [ip], -r7, lsl #12
   24f84:	cdp2	0, 13, cr15, cr8, cr11, {0}
   24f88:			; <UNDEFINED> instruction: 0x46214638
   24f8c:			; <UNDEFINED> instruction: 0xf8162300
   24f90:	eorscs	ip, lr, #2
   24f94:	andgt	pc, r2, r5, lsl #17
   24f98:	cdp2	0, 12, cr15, cr14, cr11, {0}
   24f9c:	movwcs	r2, #574	; 0x23e
   24fa0:	strmi	r4, [ip], -r7, lsl #12
   24fa4:	cdp2	0, 12, cr15, cr8, cr11, {0}
   24fa8:			; <UNDEFINED> instruction: 0x46214638
   24fac:			; <UNDEFINED> instruction: 0xf8162300
   24fb0:	eorscs	ip, lr, #2
   24fb4:	andgt	pc, r3, r5, lsl #17
   24fb8:	cdp2	0, 11, cr15, cr14, cr11, {0}
   24fbc:	movwcs	r2, #574	; 0x23e
   24fc0:	strmi	r4, [ip], -r7, lsl #12
   24fc4:	cdp2	0, 11, cr15, cr8, cr11, {0}
   24fc8:	ldrtmi	r2, [r8], -r0, lsl #6
   24fcc:			; <UNDEFINED> instruction: 0xf8164621
   24fd0:	eorscs	ip, lr, #2
   24fd4:	andgt	pc, r4, r5, lsl #17
   24fd8:	cdp2	0, 10, cr15, cr14, cr11, {0}
   24fdc:	movwcs	r2, #574	; 0x23e
   24fe0:	cdp2	0, 10, cr15, cr10, cr11, {0}
   24fe4:			; <UNDEFINED> instruction: 0x46484659
   24fe8:	strhvc	r5, [fp, #-195]!	; 0xffffff3d
   24fec:			; <UNDEFINED> instruction: 0xff38f7ff
   24ff0:	orrsle	r2, r2, r0, lsl #16
   24ff4:			; <UNDEFINED> instruction: 0xf7e09801
   24ff8:	strbmi	lr, [r8], -ip, asr #25
   24ffc:	blmi	2b783c <npth_sleep@plt+0x2b1b54>
   25000:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   25004:	blls	17f074 <npth_sleep@plt+0x17938c>
   25008:	qaddle	r4, sl, r9
   2500c:	pop	{r0, r1, r2, ip, sp, pc}
   25010:			; <UNDEFINED> instruction: 0x20168ff0
   25014:	ldc	7, cr15, [ip], #896	; 0x380
   25018:	strb	r2, [pc, r0]!
   2501c:	strb	r2, [sp, r0]!
   25020:	svc	0x00f4f7df
   25024:	andeq	r9, r2, r8, asr fp
   25028:	muleq	r0, ip, r5
   2502c:	andeq	r6, r1, lr, asr r4
   25030:	andeq	r6, r1, ip, asr #10
   25034:	andeq	ip, r0, lr, asr #1
   25038:	andeq	r9, r2, r0, lsl sl
   2503c:	blt	fe662fc4 <npth_sleep@plt+0xfe65d2dc>
   25040:	stcllt	7, cr15, [r6, #896]	; 0x380
   25044:	strbcs	fp, [r4, #-1336]!	; 0xfffffac8
   25048:			; <UNDEFINED> instruction: 0xf7dfe006
   2504c:			; <UNDEFINED> instruction: 0xf7e0ef9c
   25050:	stmdavs	r3, {r1, r3, r4, r5, r6, r7, r9, fp, sp, lr, pc}
   25054:	tstle	lr, r2, lsr #22
   25058:			; <UNDEFINED> instruction: 0xf7df1c68
   2505c:			; <UNDEFINED> instruction: 0x4629edf2
   25060:	cmplt	r0, r4, lsl #12
   25064:	b	162fec <npth_sleep@plt+0x15d304>
   25068:	strmi	r0, [r3], -sp, rrx
   2506c:			; <UNDEFINED> instruction: 0x4620429c
   25070:	ldrmi	sp, [r8], -fp, ror #3
   25074:	movwcs	fp, #3384	; 0xd38
   25078:	ldclt	6, cr4, [r8, #-96]!	; 0xffffffa0
   2507c:			; <UNDEFINED> instruction: 0xf04fb5f8
   25080:	svcmi	0x001f33ff
   25084:	ldrbtmi	r6, [pc], #-3	; 2508c <npth_sleep@plt+0x1f3a4>
   25088:			; <UNDEFINED> instruction: 0x4605b191
   2508c:			; <UNDEFINED> instruction: 0xf7e0460c
   25090:	mcrrne	10, 4, lr, r3, cr6
   25094:	eorle	r4, r5, r6, lsl #12
   25098:	vst1.8	{d20-d22}, [pc :128], r1
   2509c:			; <UNDEFINED> instruction: 0xf7e06280
   250a0:	andcc	lr, r1, r6, asr #21
   250a4:	eorvs	fp, lr, ip, lsl pc
   250a8:	andle	r2, fp, r0, lsl #8
   250ac:	ldcllt	6, cr4, [r8, #128]!	; 0x80
   250b0:	ldmpl	fp!, {r2, r4, r8, r9, fp, lr}^
   250b4:			; <UNDEFINED> instruction: 0x0624681c
   250b8:	ldrbtmi	pc, [lr], #4	; <UNPREDICTABLE>
   250bc:	ldrteq	pc, [r7], #-68	; 0xffffffbc	; <UNPREDICTABLE>
   250c0:	ldcllt	6, cr4, [r8, #128]!	; 0x80
   250c4:	ldmpl	fp!, {r0, r1, r2, r3, r8, r9, fp, lr}^
   250c8:			; <UNDEFINED> instruction: 0xf7e0681d
   250cc:			; <UNDEFINED> instruction: 0x4604ea5a
   250d0:	strteq	fp, [sp], -r0, lsr #2
   250d4:			; <UNDEFINED> instruction: 0xf005b284
   250d8:	movwmi	r4, #16638	; 0x40fe
   250dc:			; <UNDEFINED> instruction: 0xf7e04630
   250e0:			; <UNDEFINED> instruction: 0xe7e3edba
   250e4:	ldmpl	fp!, {r0, r1, r2, r8, r9, fp, lr}^
   250e8:			; <UNDEFINED> instruction: 0xf7e0681d
   250ec:	strmi	lr, [r4], -sl, asr #20
   250f0:	sbcsle	r2, fp, r0, lsl #16
   250f4:	addlt	r0, r4, #47185920	; 0x2d00000
   250f8:	rscsmi	pc, lr, r5
   250fc:	ldrb	r4, [r5, r4, lsl #6]
   25100:	andeq	r9, r2, sl, lsl #19
   25104:	ldrdeq	r0, [r0], -r8
   25108:			; <UNDEFINED> instruction: 0xf04fb5f8
   2510c:	ldcmi	3, cr3, [r1], #-1020	; 0xfffffc04
   25110:	andvs	r4, r3, r6, lsl #12
   25114:	tstlt	r1, #124, 8	; 0x7c000000
   25118:			; <UNDEFINED> instruction: 0xf7e04608
   2511c:			; <UNDEFINED> instruction: 0x4605edb0
   25120:	suble	r2, r8, r0, lsl #16
   25124:	ldmib	sl!, {r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   25128:	strmi	r1, [r7], -r3, asr #24
   2512c:			; <UNDEFINED> instruction: 0x212fd035
   25130:			; <UNDEFINED> instruction: 0xf7e04628
   25134:	smlattlt	r8, lr, fp, lr
   25138:	andvc	r2, r3, r0, lsl #6
   2513c:	sbcvs	pc, r0, #1325400064	; 0x4f000000
   25140:	vsubhn.i16	d20, q0, <illegal reg q12.5>
   25144:	ldrtmi	r4, [r8], -r0, lsl #4
   25148:	b	1c630d0 <npth_sleep@plt+0x1c5d3e8>
   2514c:	andsle	r3, r0, r1
   25150:	strcs	r4, [r0], #-1576	; 0xfffff9d8
   25154:	svc	0x0016f7df
   25158:			; <UNDEFINED> instruction: 0x46206037
   2515c:	blmi	7d4944 <npth_sleep@plt+0x7cec5c>
   25160:	ldmdavs	ip, {r0, r1, r5, r6, r7, fp, ip, lr}
   25164:			; <UNDEFINED> instruction: 0xf0040624
   25168:			; <UNDEFINED> instruction: 0xf04444fe
   2516c:			; <UNDEFINED> instruction: 0x46200437
   25170:	blmi	694958 <npth_sleep@plt+0x68ec70>
   25174:	ldmdavs	lr, {r0, r1, r5, r6, r7, fp, ip, lr}
   25178:	b	e3100 <npth_sleep@plt+0xdd418>
   2517c:			; <UNDEFINED> instruction: 0xb1204604
   25180:	addlt	r0, r4, #56623104	; 0x3600000
   25184:	rscsmi	pc, lr, r6
   25188:	ldrtmi	r4, [r8], -r4, lsl #6
   2518c:	stcl	7, cr15, [r2, #-896]!	; 0xfffffc80
   25190:			; <UNDEFINED> instruction: 0xf7df4628
   25194:			; <UNDEFINED> instruction: 0x4620eef8
   25198:	blmi	414980 <npth_sleep@plt+0x40ec98>
   2519c:	ldmdavs	lr, {r0, r1, r5, r6, r7, fp, ip, lr}
   251a0:	stmib	lr!, {r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   251a4:	stmdacs	r0, {r2, r9, sl, lr}
   251a8:			; <UNDEFINED> instruction: 0x0636d0f2
   251ac:			; <UNDEFINED> instruction: 0xf006b284
   251b0:	movwmi	r4, #16638	; 0x40fe
   251b4:	blmi	25f16c <npth_sleep@plt+0x259484>
   251b8:	ldmdavs	sp, {r0, r1, r5, r6, r7, fp, ip, lr}
   251bc:	stmib	r0!, {r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   251c0:	stmdacs	r0, {r2, r9, sl, lr}
   251c4:	strteq	sp, [fp], -r9, asr #1
   251c8:			; <UNDEFINED> instruction: 0xf003b284
   251cc:	tstmi	ip, #-134217725	; 0xf8000003
   251d0:	svclt	0x0000e7c3
   251d4:	strdeq	r9, [r2], -ip
   251d8:	ldrdeq	r0, [r0], -r8
   251dc:	mvnsmi	lr, sp, lsr #18
   251e0:	stcmi	0, cr11, [r1], #-792	; 0xfffffce8
   251e4:	blmi	8905f0 <npth_sleep@plt+0x88a908>
   251e8:	addvc	pc, r8, #1325400064	; 0x4f000000
   251ec:			; <UNDEFINED> instruction: 0x460f447c
   251f0:	stmiapl	r3!, {r0, r3, r5, r9, sl, lr}^
   251f4:	movtls	r6, #22555	; 0x581b
   251f8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   251fc:	bl	fe3184 <npth_sleep@plt+0xfdd49c>
   25200:	stmdble	r9!, {r0, r1, r2, r3, fp, sp}
   25204:			; <UNDEFINED> instruction: 0xf06f4606
   25208:	ands	r0, r6, pc, lsl #16
   2520c:	strtle	r0, [r5], #-1370	; 0xfffffaa6
   25210:	stmiavs	ip!, {r0, r1, r3, r4, r7, r8, sl}^
   25214:	ldrtmi	sp, [r8], -sl, lsl #10
   25218:	ldmdb	sl!, {r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2521c:	stmdale	r5, {r5, r7, r9, lr}
   25220:	andseq	pc, r0, r5, lsl #2
   25224:			; <UNDEFINED> instruction: 0xf7df4639
   25228:	biclt	lr, r8, ip, asr sp
   2522c:	movweq	lr, #19368	; 0x4ba8
   25230:	ldrmi	r3, [lr], #-1040	; 0xfffffbf0
   25234:	cdpcs	4, 0, cr4, cr15, cr5, {1}
   25238:	stmdavs	fp!, {r1, r2, r3, r8, fp, ip, lr, pc}^
   2523c:	strble	r0, [r5, #1177]!	; 0x499
   25240:	bmi	2ed254 <npth_sleep@plt+0x2e756c>
   25244:	ldrbtmi	r4, [sl], #-2825	; 0xfffff4f7
   25248:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2524c:	subsmi	r9, sl, r5, asr #22
   25250:	sublt	sp, r6, r8, lsl #2
   25254:	ldrhhi	lr, [r0, #141]!	; 0x8d
   25258:	ldrb	r2, [r2, r0]!
   2525c:	ldrb	r2, [r0, r2]!
   25260:	strb	r2, [lr, r1]!
   25264:	mrc	7, 6, APSR_nzcv, cr2, cr15, {6}
   25268:	andeq	r9, r2, r4, lsr #16
   2526c:	muleq	r0, ip, r5
   25270:	andeq	r9, r2, sl, asr #15
   25274:	mvnsmi	lr, sp, lsr #18
   25278:	ldcmi	0, cr11, [fp], #-632	; 0xfffffd88
   2527c:	blmi	f0f688 <npth_sleep@plt+0xf099a0>
   25280:	ldrbtmi	r4, [ip], #-1642	; 0xfffff996
   25284:	strbcs	r4, [lr, #-1664]!	; 0xfffff980
   25288:	stmiapl	r3!, {r0, r3, r4, r5, r8, r9, sl, fp, lr}^
   2528c:	ldmdavs	fp, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
   25290:			; <UNDEFINED> instruction: 0xf04f931d
   25294:	strls	r0, [r0, #-768]	; 0xfffffd00
   25298:	bl	ff263220 <npth_sleep@plt+0xff25d538>
   2529c:			; <UNDEFINED> instruction: 0xf8bdbb80
   252a0:	strmi	r3, [r4], -r4
   252a4:	tstle	sp, r1, lsl #22
   252a8:	blcs	cbeb0 <npth_sleep@plt+0xc61c8>
   252ac:	blcs	1bdb738 <npth_sleep@plt+0x1bd5a50>
   252b0:	mrcne	8, 2, sp, cr8, cr11, {1}
   252b4:			; <UNDEFINED> instruction: 0xf7df1e9d
   252b8:	strmi	lr, [r6], -r4, asr #25
   252bc:	eorsle	r2, lr, r0, lsl #16
   252c0:	tsteq	r6, sp, lsl #2	; <UNPREDICTABLE>
   252c4:			; <UNDEFINED> instruction: 0xf7df462a
   252c8:	ldrbpl	lr, [r4, #-3578]!	; 0xfffff206
   252cc:	blmi	9f7b78 <npth_sleep@plt+0x9f1e90>
   252d0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   252d4:	blls	77f344 <npth_sleep@plt+0x77965c>
   252d8:	qsuble	r4, sl, lr
   252dc:	andslt	r4, lr, r0, lsr r6
   252e0:	ldrhhi	lr, [r0, #141]!	; 0x8d
   252e4:	strbmi	r4, [r1], -r4, lsr #16
   252e8:	ldrbtmi	r4, [r8], #-1574	; 0xfffff9da
   252ec:			; <UNDEFINED> instruction: 0xf9f6f7fe
   252f0:	stmdami	r2!, {r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   252f4:	strtmi	r4, [r6], -r1, asr #12
   252f8:			; <UNDEFINED> instruction: 0xf7fe4478
   252fc:	strb	pc, [r5, pc, ror #19]!	; <UNPREDICTABLE>
   25300:	ldmpl	fp!, {r0, r1, r2, r3, r4, r8, r9, fp, lr}^
   25304:			; <UNDEFINED> instruction: 0xf7e0681c
   25308:			; <UNDEFINED> instruction: 0xb120e93c
   2530c:	addlt	r0, r0, #36, 12	; 0x2400000
   25310:	ldrbtmi	pc, [lr], #4	; <UNPREDICTABLE>
   25314:			; <UNDEFINED> instruction: 0xf7e04320
   25318:	strbmi	lr, [r1], -r6, ror #22
   2531c:	strmi	r2, [r2], -r0, lsl #12
   25320:	ldrbtmi	r4, [r8], #-2072	; 0xfffff7e8
   25324:			; <UNDEFINED> instruction: 0xf9daf7fe
   25328:	ldmdami	r7, {r4, r6, r7, r8, r9, sl, sp, lr, pc}
   2532c:	strbmi	r4, [r1], -sl, lsr #12
   25330:	ldrbtmi	r4, [r8], #-1574	; 0xfffff9da
   25334:			; <UNDEFINED> instruction: 0xf9d2f7fe
   25338:			; <UNDEFINED> instruction: 0xf7dfe7c8
   2533c:	blmi	460ce4 <npth_sleep@plt+0x45affc>
   25340:	ldmdavs	ip, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
   25344:	ldmdb	ip, {r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   25348:	strteq	fp, [r4], -r0, lsr #2
   2534c:			; <UNDEFINED> instruction: 0xf004b280
   25350:			; <UNDEFINED> instruction: 0x432044fe
   25354:	bl	11e32dc <npth_sleep@plt+0x11dd5f4>
   25358:	strmi	r4, [r2], -r1, asr #12
   2535c:	ldrbtmi	r4, [r8], #-2059	; 0xfffff7f5
   25360:			; <UNDEFINED> instruction: 0xf9bcf7fe
   25364:	svclt	0x0000e7b2
   25368:	andeq	r9, r2, lr, lsl #15
   2536c:	muleq	r0, ip, r5
   25370:	andeq	r9, r2, r4, lsl #15
   25374:	andeq	r9, r2, r0, asr #14
   25378:	andeq	r6, r1, sl, ror r0
   2537c:	muleq	r1, ip, r0
   25380:	ldrdeq	r0, [r0], -r8
   25384:	andeq	r6, r1, r2, lsr #32
   25388:	muleq	r1, r2, r0
   2538c:	strheq	r6, [r1], -r6	; <UNPREDICTABLE>
   25390:			; <UNDEFINED> instruction: 0xf7dfb508
   25394:	stmdacs	r0, {r1, r4, r7, r9, sl, fp, sp, lr, pc}
   25398:			; <UNDEFINED> instruction: 0x2000bfb8
   2539c:			; <UNDEFINED> instruction: 0xf7e0db02
   253a0:	andcs	lr, r1, sl, asr ip
   253a4:	svclt	0x0000bd08
   253a8:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
   253ac:	svclt	0x00004770
   253b0:	ldrdeq	r6, [r1], -lr
   253b4:	tstcs	r0, r8, lsr r5
   253b8:	blx	17e33aa <npth_sleep@plt+0x17dd6c2>
   253bc:	strmi	r2, [r4], -r0, lsl #2
   253c0:	ldrbtmi	r4, [r8], #-2058	; 0xfffff7f6
   253c4:	blx	16633b6 <npth_sleep@plt+0x165d6ce>
   253c8:	strtmi	r4, [r0], -r5, lsl #12
   253cc:			; <UNDEFINED> instruction: 0xf7fa4629
   253d0:	strmi	pc, [r3], -r7, lsr #23
   253d4:	ldrmi	r4, [sp], -r8, lsr #12
   253d8:	ldcl	7, cr15, [r4, #892]	; 0x37c
   253dc:			; <UNDEFINED> instruction: 0xf7df4620
   253e0:	blx	feda0b30 <npth_sleep@plt+0xfed9ae48>
   253e4:	stmdbeq	r0, {r0, r2, r7, ip, sp, lr, pc}^
   253e8:	svclt	0x0000bd38
   253ec:	ldrdeq	r6, [r1], -r2
   253f0:	cfldr32mi	mvfx11, [sl, #-448]	; 0xfffffe40
   253f4:	stmdavs	ip!, {r0, r2, r3, r4, r5, r6, sl, lr}
   253f8:	teqlt	r4, r0, lsl r9
   253fc:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
   25400:			; <UNDEFINED> instruction: 0xf7df4620
   25404:	movwcs	lr, #3520	; 0xdc0
   25408:			; <UNDEFINED> instruction: 0xf7ff602b
   2540c:	ldmdbmi	r4, {r0, r2, r3, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   25410:	ldrbtmi	r2, [r9], #-512	; 0xfffffe00
   25414:			; <UNDEFINED> instruction: 0xf7fa4605
   25418:	tstcs	r0, fp, asr sp	; <UNPREDICTABLE>
   2541c:			; <UNDEFINED> instruction: 0xf7e04604
   25420:			; <UNDEFINED> instruction: 0xb198e9da
   25424:	strtmi	r4, [r8], -pc, lsl #28
   25428:	andcs	r4, r0, #245760	; 0x3c000
   2542c:	ldrbtmi	r4, [r9], #-1150	; 0xfffffb82
   25430:			; <UNDEFINED> instruction: 0xf7fa6034
   25434:	tstcs	r0, sp, asr #26	; <UNPREDICTABLE>
   25438:			; <UNDEFINED> instruction: 0xf7e04604
   2543c:	smlawtlt	r8, ip, r9, lr
   25440:			; <UNDEFINED> instruction: 0xf7df4620
   25444:	ldmdavs	r4!, {r5, r7, r8, sl, fp, sp, lr, pc}
   25448:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
   2544c:	ldrbtmi	r4, [sp], #-3335	; 0xfffff2f9
   25450:			; <UNDEFINED> instruction: 0xf7df6828
   25454:	mlavs	ip, r8, sp, lr
   25458:	svclt	0x0000e7d0
   2545c:	andeq	sl, r2, r0, lsl r4
   25460:	andeq	r6, r1, lr, lsl #1
   25464:	ldrdeq	sl, [r2], -r8
   25468:	andeq	r6, r1, lr, ror r0
   2546c:			; <UNDEFINED> instruction: 0x0002a3b6
   25470:	stmdavc	r4, {r3, r4, r5, r8, sl, ip, sp, pc}
   25474:	strmi	fp, [r5], -ip, asr #2
   25478:	stmda	sl, {r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2547c:			; <UNDEFINED> instruction: 0xf8104428
   25480:	blcs	bf448c <npth_sleep@plt+0xbee7a4>
   25484:	strcs	fp, [r0], #-3864	; 0xfffff0e8
   25488:	strtmi	sp, [r0], -r1
   2548c:			; <UNDEFINED> instruction: 0x4628bd38
   25490:	ldmib	sl, {r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   25494:			; <UNDEFINED> instruction: 0xf7e04604
   25498:	mcrne	8, 2, lr, cr3, cr12, {1}
   2549c:	addsmi	r4, ip, #587202560	; 0x23000000
   254a0:	stmdane	r3!, {r0, r1, r4, r5, r6, r7, r9, ip, lr, pc}
   254a4:	stfnee	f2, [r0], #-0
   254a8:	addmi	lr, r3, #2
   254ac:	rscle	r7, ip, r9, lsl r0
   254b0:	stccs	8, cr15, [r1, #-76]	; 0xffffffb4
   254b4:	rscsle	r2, r8, pc, lsr #20
   254b8:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
   254bc:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
   254c0:	svclt	0x00004770
   254c4:	ldrdeq	r5, [r1], -r6
   254c8:	ldrlt	r4, [r0, #-2064]	; 0xfffff7f0
   254cc:			; <UNDEFINED> instruction: 0xf7df4478
   254d0:	lslslt	lr, r6, pc
   254d4:	strmi	r7, [r4], -r3, lsl #16
   254d8:			; <UNDEFINED> instruction: 0x4c0db91b
   254dc:			; <UNDEFINED> instruction: 0x4620447c
   254e0:			; <UNDEFINED> instruction: 0xf7ffbd10
   254e4:	stmdacs	r0, {r0, r2, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   254e8:			; <UNDEFINED> instruction: 0x4604bf18
   254ec:			; <UNDEFINED> instruction: 0xf7ff4620
   254f0:	stmdacs	r0, {r0, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   254f4:	blmi	219cc8 <npth_sleep@plt+0x213fe0>
   254f8:	strtmi	r2, [r0], -r1, lsl #4
   254fc:	tstvc	sl, fp, ror r4
   25500:	stcmi	13, cr11, [r5], {16}
   25504:			; <UNDEFINED> instruction: 0x4620447c
   25508:	svclt	0x0000bd10
   2550c:	strdeq	r5, [r1], -r0
   25510:			; <UNDEFINED> instruction: 0x00015fb8
   25514:	andeq	sl, r2, r8, lsl #6
   25518:	muleq	r1, r0, pc	; <UNPREDICTABLE>
   2551c:	tstlt	r0, r0, ror r5
   25520:	strmi	r7, [r4], -r3, lsl #16
   25524:			; <UNDEFINED> instruction: 0xf7ffb99b
   25528:	strcs	pc, [r0, #-4047]	; 0xfffff031
   2552c:	cfmadd32mi	mvax0, mvfx4, mvfx15, mvfx4
   25530:	ldmvs	r0!, {r1, r2, r3, r4, r5, r6, sl, lr}
   25534:	stc	7, cr15, [r6, #-892]!	; 0xfffffc84
   25538:	tstcs	r0, r0, lsr #12
   2553c:	blx	fe76352c <npth_sleep@plt+0xfe75d844>
   25540:	strtmi	r4, [r8], -r3, lsl #12
   25544:	pop	{r0, r1, r4, r5, r7, sp, lr}
   25548:			; <UNDEFINED> instruction: 0xf7df4070
   2554c:			; <UNDEFINED> instruction: 0xf7ffbd19
   25550:	cdpne	15, 0, cr15, cr5, cr15, {4}
   25554:	qadd16mi	fp, ip, r8
   25558:			; <UNDEFINED> instruction: 0xf7ff4620
   2555c:	stmdacs	r0, {r0, r1, r3, r5, r8, r9, sl, fp, ip, sp, lr, pc}
   25560:	blmi	119cfc <npth_sleep@plt+0x114014>
   25564:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
   25568:			; <UNDEFINED> instruction: 0xe7e0711a
   2556c:	ldrdeq	sl, [r2], -r4
   25570:	muleq	r2, lr, r2
   25574:	cfstr32mi	mvfx11, [r7, #-224]	; 0xffffff20
   25578:	stmiavs	ip!, {r0, r2, r3, r4, r5, r6, sl, lr}
   2557c:	strtmi	fp, [r0], -ip, lsl #2
   25580:			; <UNDEFINED> instruction: 0xf7ffbd38
   25584:	strtmi	pc, [r1], -r1, lsr #31
   25588:	blx	1de3578 <npth_sleep@plt+0x1ddd890>
   2558c:	adcvs	r4, r8, r4, lsl #12
   25590:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
   25594:	andeq	sl, r2, ip, lsl #5
   25598:	ldrbtmi	r4, [fp], #-2819	; 0xfffff4fd
   2559c:	blx	fec43a04 <npth_sleep@plt+0xfec3dd1c>
   255a0:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
   255a4:	svclt	0x00004770
   255a8:	andeq	sl, r2, sl, ror #4
   255ac:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
   255b0:	svclt	0x00004770
   255b4:	andeq	r5, r1, lr, asr #18
   255b8:	blmi	fe8f8048 <npth_sleep@plt+0xfe8f2360>
   255bc:	push	{r1, r3, r4, r5, r6, sl, lr}
   255c0:	ldrshtlt	r4, [r0], r0
   255c4:	pkhtbmi	r5, r9, r3, asr #17
   255c8:	stcmi	6, cr4, [r0, #520]!	; 0x208
   255cc:			; <UNDEFINED> instruction: 0x932f681b
   255d0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   255d4:	andvs	r2, fp, r0, lsl #6
   255d8:			; <UNDEFINED> instruction: 0xf7ff447d
   255dc:	ldcmi	15, cr15, [ip], {203}	; 0xcb
   255e0:	rsbshi	pc, r0, #14614528	; 0xdf0000
   255e4:	ldrbtmi	sl, [ip], #-3619	; 0xfffff1dd
   255e8:	ldrbtmi	sl, [r8], #3844	; 0xf04
   255ec:			; <UNDEFINED> instruction: 0xf7df3504
   255f0:	strbmi	lr, [r2], -sl, ror #23
   255f4:	strtmi	r2, [r3], -pc, lsr #2
   255f8:	ldrtmi	r9, [r0], -r0
   255fc:	stmdb	r0!, {r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   25600:			; <UNDEFINED> instruction: 0x4631463a
   25604:			; <UNDEFINED> instruction: 0xf7e02003
   25608:	stmdblt	r8!, {r1, r4, r6, r7, r9, fp, sp, lr, pc}
   2560c:			; <UNDEFINED> instruction: 0xf4039b08
   25610:			; <UNDEFINED> instruction: 0xf5b34370
   25614:	andsle	r4, sp, r0, lsl #31
   25618:	blmi	163774 <npth_sleep@plt+0x15da8c>
   2561c:	mvnle	r2, r0, lsl #24
   25620:	ldrdcc	pc, [r0], -r9
   25624:	movweq	pc, #8259	; 0x2043	; <UNPREDICTABLE>
   25628:	orreq	pc, r0, #67	; 0x43
   2562c:	andcc	pc, r0, r9, asr #17
   25630:			; <UNDEFINED> instruction: 0xffa0f7ff
   25634:	stmia	r8, {r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   25638:	bmi	fe1f6e50 <npth_sleep@plt+0xfe1f1168>
   2563c:	ldrbtmi	r4, [sl], #-2946	; 0xfffff47e
   25640:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   25644:	subsmi	r9, sl, pc, lsr #22
   25648:	rschi	pc, r7, r0, asr #32
   2564c:	eorslt	r4, r0, r0, lsr #12
   25650:			; <UNDEFINED> instruction: 0x87f0e8bd
   25654:			; <UNDEFINED> instruction: 0xf7df9c0a
   25658:	addmi	lr, r4, #186368	; 0x2d800
   2565c:			; <UNDEFINED> instruction: 0xf8d9d008
   25660:			; <UNDEFINED> instruction: 0xf0433000
   25664:			; <UNDEFINED> instruction: 0xf8c90304
   25668:			; <UNDEFINED> instruction: 0xf1ba3000
   2566c:	sbcsle	r0, fp, r0, lsl #30
   25670:			; <UNDEFINED> instruction: 0xf7df4630
   25674:	stclne	15, cr14, [r3, #312]	; 0x138
   25678:	stmdble	r4, {r1, r2, r3, r5, r8, r9, fp, sp}
   2567c:	ldrdcc	pc, [r0], -r9
   25680:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
   25684:	ldmdbmi	r5!, {r4, r6, r7, r8, r9, sl, sp, lr, pc}^
   25688:	msreq	CPSR_fsxc, #192, 2	; 0x30
   2568c:	ldrtmi	r2, [r0], #-519	; 0xfffffdf9
   25690:			; <UNDEFINED> instruction: 0xf7df4479
   25694:			; <UNDEFINED> instruction: 0x463aed7e
   25698:	andcs	r4, r3, r1, lsr r6
   2569c:	b	fe1e3624 <npth_sleep@plt+0xfe1dd93c>
   256a0:	cmple	r6, r0, lsl #16
   256a4:			; <UNDEFINED> instruction: 0xf4039b08
   256a8:			; <UNDEFINED> instruction: 0xf5b34370
   256ac:	rsble	r4, sl, r0, lsl #31
   256b0:	ldrdcc	pc, [r0], -r9
   256b4:	movweq	pc, #16451	; 0x4043	; <UNPREDICTABLE>
   256b8:	andcc	pc, r0, r9, asr #17
   256bc:	svceq	0x0000f1ba
   256c0:	blmi	1a19990 <npth_sleep@plt+0x1a13ca8>
   256c4:	ldmdbvc	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   256c8:	subsle	r2, r2, r0, lsl #22
   256cc:	ldrdcc	pc, [r0], -r9
   256d0:			; <UNDEFINED> instruction: 0xf043ac1e
   256d4:			; <UNDEFINED> instruction: 0xf8c90320
   256d8:			; <UNDEFINED> instruction: 0xf7ff3000
   256dc:	andls	pc, r3, fp, asr #30
   256e0:	svc	0x0016f7df
   256e4:	strtmi	r9, [r1], -r3, lsl #20
   256e8:	andcs	r4, r2, r3, lsl #12
   256ec:	stmia	r0, {r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   256f0:	cmncs	r8, r0, lsr #12
   256f4:	ldc2l	0, cr15, [r2], {1}
   256f8:	stmdacs	r0, {r0, r2, r9, sl, lr}
   256fc:	ldmdbmi	r9, {r1, r2, r3, r4, r5, r7, ip, lr, pc}^
   25700:	movwcs	r4, #1538	; 0x602
   25704:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
   25708:	blx	fed636fa <npth_sleep@plt+0xfed5da12>
   2570c:	strtmi	r4, [r8], -r4, lsl #12
   25710:	ldc	7, cr15, [r8], #-892	; 0xfffffc84
   25714:	subsle	r2, r9, r0, lsl #24
   25718:			; <UNDEFINED> instruction: 0x4621463a
   2571c:			; <UNDEFINED> instruction: 0xf7e02003
   25720:	stmdacs	r0, {r1, r2, r6, r9, fp, sp, lr, pc}
   25724:			; <UNDEFINED> instruction: 0xf7dfd041
   25728:	stmdavs	r3, {r1, r2, r3, r7, r8, r9, sl, fp, sp, lr, pc}
   2572c:	blcs	b6f48 <npth_sleep@plt+0xb1260>
   25730:			; <UNDEFINED> instruction: 0xf8d9d053
   25734:			; <UNDEFINED> instruction: 0xf0433000
   25738:			; <UNDEFINED> instruction: 0xf8c90301
   2573c:			; <UNDEFINED> instruction: 0xf1ba3000
   25740:			; <UNDEFINED> instruction: 0xf47f0f00
   25744:	qsub16mi	sl, r0, sl
   25748:	ldc	7, cr15, [ip], {223}	; 0xdf
   2574c:	ldrdcc	pc, [r0], -r9
   25750:			; <UNDEFINED> instruction: 0xf7dfe76a
   25754:	stmdavs	r3, {r3, r4, r5, r6, r8, r9, sl, fp, sp, lr, pc}
   25758:	orrle	r2, pc, r2, lsl #22
   2575c:	ldrtmi	r4, [r0], -r2, asr #18
   25760:			; <UNDEFINED> instruction: 0xf7ff4479
   25764:			; <UNDEFINED> instruction: 0xb1b8fb7d
   25768:	ldrdcc	pc, [r0], -r9
   2576c:	tsteq	r0, #67	; 0x43	; <UNPREDICTABLE>
   25770:			; <UNDEFINED> instruction: 0x4630e75a
   25774:	stmda	r8!, {r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   25778:	stccs	6, cr4, [r0], {4}
   2577c:	svcge	0x005df47f
   25780:	ldrdcc	pc, [r0], -r9
   25784:	stcls	7, cr14, [sl], {80}	; 0x50
   25788:	bl	76370c <npth_sleep@plt+0x75da24>
   2578c:	orrle	r4, pc, r4, lsl #5
   25790:	ldreq	r9, [sl], r8, lsl #22
   25794:	ldr	sp, [r4, ip, lsl #3]
   25798:			; <UNDEFINED> instruction: 0x4631463a
   2579c:			; <UNDEFINED> instruction: 0xf7e02003
   257a0:	stmdacs	r0, {r1, r2, r9, fp, sp, lr, pc}
   257a4:	svcge	0x007ef43f
   257a8:	blls	25f550 <npth_sleep@plt+0x259868>
   257ac:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
   257b0:	svcmi	0x0080f5b3
   257b4:			; <UNDEFINED> instruction: 0xf8d9d01b
   257b8:			; <UNDEFINED> instruction: 0xf0433000
   257bc:			; <UNDEFINED> instruction: 0xf8c90308
   257c0:			; <UNDEFINED> instruction: 0xf1ba3000
   257c4:			; <UNDEFINED> instruction: 0xf47f0f00
   257c8:			; <UNDEFINED> instruction: 0xe7bcaf38
   257cc:	ldrdcc	pc, [r0], -r9
   257d0:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
   257d4:	andcc	pc, r0, r9, asr #17
   257d8:			; <UNDEFINED> instruction: 0xf1bae726
   257dc:	andle	r0, pc, r0, lsl #30
   257e0:	ldrdcc	pc, [r0], -r9
   257e4:	movteq	pc, #67	; 0x43	; <UNPREDICTABLE>
   257e8:	andcc	pc, r0, r9, asr #17
   257ec:	stcls	7, cr14, [sl, #-148]	; 0xffffff6c
   257f0:	b	ffa63774 <npth_sleep@plt+0xffa5da8c>
   257f4:	bicsle	r4, lr, r5, lsl #5
   257f8:	ldreq	r9, [fp], r8, lsl #22
   257fc:			; <UNDEFINED> instruction: 0xe71cd1db
   25800:			; <UNDEFINED> instruction: 0x4620491a
   25804:			; <UNDEFINED> instruction: 0xf7ff4479
   25808:	cmplt	r0, fp, lsr #22	; <UNPREDICTABLE>
   2580c:	ldrdcc	pc, [r0], -r9
   25810:	tsteq	r0, #67	; 0x43	; <UNPREDICTABLE>
   25814:	andcc	pc, r0, r9, asr #17
   25818:			; <UNDEFINED> instruction: 0xf7dfe795
   2581c:			; <UNDEFINED> instruction: 0x463aebf8
   25820:	andcs	r4, r3, r1, lsr r6
   25824:	stmib	r2, {r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   25828:	adcle	r2, r6, r0, lsl #16
   2582c:	ldrdcc	pc, [r0], -r9
   25830:	bcs	bf8e0 <npth_sleep@plt+0xb9bf8>
   25834:			; <UNDEFINED> instruction: 0xf043bf14
   25838:			; <UNDEFINED> instruction: 0xf0430301
   2583c:			; <UNDEFINED> instruction: 0xf8c90340
   25840:	str	r3, [r0, r0]
   25844:	andeq	r9, r2, r4, asr r4
   25848:	muleq	r0, ip, r5
   2584c:	muleq	r2, ip, r1
   25850:	andeq	r6, r1, r6, ror #1
   25854:	ldrdeq	r5, [r1], -lr
   25858:	ldrdeq	r9, [r2], -r2
   2585c:	andeq	r5, r1, ip, asr lr
   25860:	andeq	sl, r2, r0, asr #2
   25864:	andeq	r5, r1, lr, asr #27
   25868:	andeq	fp, r0, ip, ror #16
   2586c:	andeq	fp, r0, r8, asr #15
   25870:	addlt	fp, r2, r0, lsl r5
   25874:	bmi	3f88b4 <npth_sleep@plt+0x3f2bcc>
   25878:	ldrbtmi	r4, [ip], #-2831	; 0xfffff4f1
   2587c:	stmiavs	r0!, {r1, r3, r4, r5, r6, sl, lr}^
   25880:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   25884:			; <UNDEFINED> instruction: 0xf04f9301
   25888:	mrslt	r0, (UNDEF: 120)
   2588c:	blmi	2b80c0 <npth_sleep@plt+0x2b23d8>
   25890:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   25894:	blls	7f904 <npth_sleep@plt+0x79c1c>
   25898:	qaddle	r4, sl, r6
   2589c:	ldclt	0, cr11, [r0, #-8]
   258a0:			; <UNDEFINED> instruction: 0xf7ff4669
   258a4:	rscvs	pc, r0, r9, lsl #29
   258a8:			; <UNDEFINED> instruction: 0xf7dfe7f0
   258ac:	svclt	0x0000ebb0
   258b0:	andeq	r9, r2, sl, lsl #31
   258b4:	muleq	r2, r4, r1
   258b8:	muleq	r0, ip, r5
   258bc:	andeq	r9, r2, r0, lsl #3
   258c0:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
   258c4:	svclt	0x00004770
   258c8:	andeq	r5, r1, r6, lsl ip
   258cc:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
   258d0:	svclt	0x00004770
   258d4:	andeq	r5, r1, r6, lsl ip
   258d8:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
   258dc:	svclt	0x00004770
   258e0:	andeq	r5, r1, sl, lsl ip
   258e4:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
   258e8:	svclt	0x00004770
   258ec:	andeq	r5, r1, r2, lsr ip
   258f0:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
   258f4:	svclt	0x00004770
   258f8:	andeq	r4, r1, r6, ror #28
   258fc:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
   25900:	svclt	0x00004770
   25904:	andeq	r5, r1, lr, lsr #24
   25908:	addlt	fp, r2, r0, lsl r5
   2590c:	bmi	538960 <npth_sleep@plt+0x532c78>
   25910:	ldrbtmi	r4, [ip], #-2836	; 0xfffff4ec
   25914:	stmdbvs	r0!, {r1, r3, r4, r5, r6, sl, lr}
   25918:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   2591c:			; <UNDEFINED> instruction: 0xf04f9301
   25920:	mrslt	r0, (UNDEF: 120)
   25924:	blmi	3f816c <npth_sleep@plt+0x3f2484>
   25928:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2592c:	blls	7f99c <npth_sleep@plt+0x79cb4>
   25930:	tstle	r1, sl, asr r0
   25934:	ldclt	0, cr11, [r0, #-8]
   25938:	smlalttlt	r6, r0, r0, r8
   2593c:	andcs	r4, r0, #180224	; 0x2c000
   25940:			; <UNDEFINED> instruction: 0xf7fa4479
   25944:	blmi	2e3a60 <npth_sleep@plt+0x2ddd78>
   25948:	tstvs	r8, fp, ror r4
   2594c:	strbtmi	lr, [r9], -sl, ror #15
   25950:	mrc2	7, 1, pc, cr2, cr15, {7}
   25954:	ldrb	r6, [r1, r0, ror #1]!
   25958:	bl	16638dc <npth_sleep@plt+0x165dbf4>
   2595c:	strdeq	r9, [r2], -r2
   25960:	strdeq	r9, [r2], -ip
   25964:	muleq	r0, ip, r5
   25968:	andeq	r9, r2, r8, ror #1
   2596c:	andeq	r5, r1, r0, lsl #24
   25970:			; <UNDEFINED> instruction: 0x00029ebc
   25974:	cfstr32mi	mvfx11, [pc], {16}
   25978:	stmdbvs	r3!, {r2, r3, r4, r5, r6, sl, lr}^
   2597c:	stmibvs	r3!, {r0, r1, r3, r5, r8, fp, ip, sp, pc}
   25980:			; <UNDEFINED> instruction: 0xf7e0b96b
   25984:	rorvs	lr, ip, r9
   25988:	blmi	314dd0 <npth_sleep@plt+0x30f0e8>
   2598c:	andmi	pc, sp, #64, 4
   25990:	stmdami	fp, {r1, r3, r8, fp, lr}
   25994:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   25998:			; <UNDEFINED> instruction: 0xf7fe4478
   2599c:	blmi	2a3a58 <npth_sleep@plt+0x29dd70>
   259a0:	andmi	pc, lr, #64, 4
   259a4:	stmdami	r9, {r3, r8, fp, lr}
   259a8:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   259ac:			; <UNDEFINED> instruction: 0xf7fe4478
   259b0:	svclt	0x0000f823
   259b4:	andeq	r9, r2, ip, lsl #29
   259b8:	andeq	r5, r1, r0, asr #26
   259bc:			; <UNDEFINED> instruction: 0x00015bb6
   259c0:	andeq	r5, r1, ip, asr #23
   259c4:	andeq	r5, r1, ip, lsr #26
   259c8:	andeq	r5, r1, r2, lsr #23
   259cc:	ldrdeq	r5, [r1], -r4
   259d0:	stmdacc	r1, {r3, r8, sl, ip, sp, pc}
   259d4:	andcs	r4, r1, #162816	; 0x27c00
   259d8:	cmpvs	sl, fp, ror r4
   259dc:	vadd.i8	d2, d0, d11
   259e0:	ldm	pc, {r0, r1, r2, r3, r5, r8, pc}^	; <UNPREDICTABLE>
   259e4:	andseq	pc, r3, r0, lsl r0	; <UNPREDICTABLE>
   259e8:	eoreq	r0, sl, r6, lsr #32
   259ec:	subseq	r0, r0, sp, lsr r0
   259f0:	rsbseq	r0, r6, r3, rrx
   259f4:	addseq	r0, fp, r9, lsl #1
   259f8:	sbceq	r0, r1, lr, lsr #1
   259fc:	blmi	fe5a5a34 <npth_sleep@plt+0xfe59fd4c>
   25a00:	blvs	ff636bf4 <npth_sleep@plt+0xff630f0c>
   25a04:			; <UNDEFINED> instruction: 0xf0002800
   25a08:	stclt	0, cr8, [r8, #-772]	; 0xfffffcfc
   25a0c:	ldrbtmi	r4, [fp], #-2963	; 0xfffff46d
   25a10:	stmdacs	r0, {r3, r4, r6, r7, r8, fp, sp, lr}
   25a14:	ldmibvs	fp, {r0, r3, r4, r5, r6, r7, r8, ip, lr, pc}
   25a18:	blcs	37228 <npth_sleep@plt+0x31540>
   25a1c:	mrshi	pc, (UNDEF: 9)	; <UNPREDICTABLE>
   25a20:	ldrmi	r4, [r8], -pc, lsl #19
   25a24:			; <UNDEFINED> instruction: 0xf7fa4479
   25a28:	blmi	fe3e437c <npth_sleep@plt+0xfe3de694>
   25a2c:	bicsvs	r4, r8, fp, ror r4
   25a30:	pop	{r3, r8, sl, fp, ip, sp, pc}
   25a34:	andcs	r4, r0, r8
   25a38:	blmi	fe31eda8 <npth_sleep@plt+0xfe3190c0>
   25a3c:	bvs	636c30 <npth_sleep@plt+0x630f48>
   25a40:	mvnle	r2, r0, lsl #16
   25a44:			; <UNDEFINED> instruction: 0x4602699b
   25a48:			; <UNDEFINED> instruction: 0xf0002b00
   25a4c:	stmibmi	r7, {r0, r1, r3, r5, r6, r7, pc}
   25a50:	ldrbtmi	r4, [r9], #-1560	; 0xfffff9e8
   25a54:	blx	f63a44 <npth_sleep@plt+0xf5dd5c>
   25a58:	ldrbtmi	r4, [fp], #-2949	; 0xfffff47b
   25a5c:	sfmlt	f6, 4, [r8, #-96]	; 0xffffffa0
   25a60:	ldrbtmi	r4, [fp], #-2948	; 0xfffff47c
   25a64:	stmdacs	r0, {r3, r4, r6, r9, fp, sp, lr}
   25a68:	ldmibvs	fp, {r0, r1, r2, r3, r6, r7, r8, ip, lr, pc}
   25a6c:	blcs	3727c <npth_sleep@plt+0x31594>
   25a70:	adchi	pc, r0, r0
   25a74:	ldrmi	r4, [r8], -r0, lsl #19
   25a78:			; <UNDEFINED> instruction: 0xf7fa4479
   25a7c:	blmi	2024328 <npth_sleep@plt+0x201e640>
   25a80:	subsvs	r4, r8, #2063597568	; 0x7b000000
   25a84:	blmi	1fd4eac <npth_sleep@plt+0x1fcf1c4>
   25a88:	bvs	fe636c7c <npth_sleep@plt+0xfe630f94>
   25a8c:			; <UNDEFINED> instruction: 0xd1bc2800
   25a90:			; <UNDEFINED> instruction: 0x4602699b
   25a94:			; <UNDEFINED> instruction: 0xf0002b00
   25a98:	ldmdbmi	sl!, {r1, r5, r7, pc}^
   25a9c:	ldrbtmi	r4, [r9], #-1560	; 0xfffff9e8
   25aa0:	blx	5e3a90 <npth_sleep@plt+0x5ddda8>
   25aa4:	ldrbtmi	r4, [fp], #-2936	; 0xfffff488
   25aa8:	sfmlt	f6, 4, [r8, #-608]	; 0xfffffda0
   25aac:	ldrbtmi	r4, [fp], #-2935	; 0xfffff489
   25ab0:	stmdacs	r0, {r3, r4, r8, r9, fp, sp, lr}
   25ab4:	ldmibvs	fp, {r0, r3, r5, r7, r8, ip, lr, pc}
   25ab8:	blcs	372c8 <npth_sleep@plt+0x315e0>
   25abc:	addshi	pc, sp, r0
   25ac0:			; <UNDEFINED> instruction: 0x46184973
   25ac4:			; <UNDEFINED> instruction: 0xf7fa4479
   25ac8:	blmi	1ce42dc <npth_sleep@plt+0x1cde5f4>
   25acc:	tstvs	r8, #2063597568	; 0x7b000000
   25ad0:	blmi	1c94ef8 <npth_sleep@plt+0x1c8f210>
   25ad4:	blvs	1636cc8 <npth_sleep@plt+0x1630fe0>
   25ad8:	orrsle	r2, r6, r0, lsl #16
   25adc:			; <UNDEFINED> instruction: 0x4602699b
   25ae0:			; <UNDEFINED> instruction: 0xf0002b00
   25ae4:	stmdbmi	sp!, {r0, r1, r7, pc}^
   25ae8:	ldrbtmi	r4, [r9], #-1560	; 0xfffff9e8
   25aec:			; <UNDEFINED> instruction: 0xf9f0f7fa
   25af0:	ldrbtmi	r4, [fp], #-2923	; 0xfffff495
   25af4:	stclt	3, cr6, [r8, #-352]	; 0xfffffea0
   25af8:	ldrbtmi	r4, [fp], #-2922	; 0xfffff496
   25afc:	stmdacs	r0, {r3, r4, r7, r8, r9, fp, sp, lr}
   25b00:	ldmibvs	fp, {r0, r1, r7, r8, ip, lr, pc}
   25b04:	blcs	37314 <npth_sleep@plt+0x3162c>
   25b08:	stmdbmi	r7!, {r1, r2, r3, r4, r5, r6, ip, lr, pc}^
   25b0c:	ldrbtmi	r4, [r9], #-1560	; 0xfffff9e8
   25b10:			; <UNDEFINED> instruction: 0xf9def7fa
   25b14:	ldrbtmi	r4, [fp], #-2917	; 0xfffff49b
   25b18:	stclt	3, cr6, [r8, #-608]	; 0xfffffda0
   25b1c:	ldrbtmi	r4, [fp], #-2916	; 0xfffff49c
   25b20:	stmdacs	r0, {r3, r4, sl, fp, sp, lr}
   25b24:	svcge	0x0071f47f
   25b28:			; <UNDEFINED> instruction: 0x4602699b
   25b2c:	suble	r2, pc, r0, lsl #22
   25b30:	ldrmi	r4, [r8], -r0, ror #18
   25b34:			; <UNDEFINED> instruction: 0xf7fa4479
   25b38:	blmi	182426c <npth_sleep@plt+0x181e584>
   25b3c:	ldrvs	r4, [r8], #-1147	; 0xfffffb85
   25b40:	blmi	17d4f68 <npth_sleep@plt+0x17cf280>
   25b44:	cfldrdvs	mvd4, [r8], {123}	; 0x7b
   25b48:			; <UNDEFINED> instruction: 0xf47f2800
   25b4c:	ldmibvs	fp, {r1, r2, r3, r4, r6, r8, r9, sl, fp, sp, pc}
   25b50:	blcs	37360 <npth_sleep@plt+0x31678>
   25b54:	ldmdbmi	sl, {r0, r2, r4, r5, ip, lr, pc}^
   25b58:	ldrbtmi	r4, [r9], #-1560	; 0xfffff9e8
   25b5c:			; <UNDEFINED> instruction: 0xf9b8f7fa
   25b60:	ldrbtmi	r4, [fp], #-2904	; 0xfffff4a8
   25b64:	cfstrslt	mvf6, [r8, #-352]	; 0xfffffea0
   25b68:	ldrbtmi	r4, [fp], #-2903	; 0xfffff4a9
   25b6c:	stmdacs	r0, {r3, r4, r6, r7, r9, fp, sp, lr}
   25b70:	svcge	0x004bf47f
   25b74:			; <UNDEFINED> instruction: 0x4602699b
   25b78:	ldmdbmi	r4, {r0, r1, r3, r5, r7, r8, ip, sp, pc}^
   25b7c:	ldrbtmi	r4, [r9], #-1560	; 0xfffff9e8
   25b80:			; <UNDEFINED> instruction: 0xf9a6f7fa
   25b84:	ldrbtmi	r4, [fp], #-2898	; 0xfffff4ae
   25b88:	sfmlt	f6, 4, [r8, #-864]	; 0xfffffca0
   25b8c:			; <UNDEFINED> instruction: 0x4602699b
   25b90:	suble	r2, r0, r0, lsl #22
   25b94:	ldrmi	r4, [r8], -pc, asr #18
   25b98:			; <UNDEFINED> instruction: 0xf7fa4479
   25b9c:	blmi	13e4208 <npth_sleep@plt+0x13de520>
   25ba0:	bicsvs	r4, r8, #2063597568	; 0x7b000000
   25ba4:	stmdbmi	sp, {r3, r8, sl, fp, ip, sp, pc}^
   25ba8:	ldrbtmi	r4, [r9], #-2125	; 0xfffff7b3
   25bac:			; <UNDEFINED> instruction: 0xf7fa4478
   25bb0:	strb	pc, [r7, pc, lsl #19]!	; <UNPREDICTABLE>
   25bb4:	stmdami	ip, {r0, r1, r3, r6, r8, fp, lr}^
   25bb8:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   25bbc:			; <UNDEFINED> instruction: 0xf988f7fa
   25bc0:	stmdbmi	sl, {r0, r2, r3, r4, r6, r8, r9, sl, sp, lr, pc}^
   25bc4:	ldrbtmi	r4, [r9], #-2122	; 0xfffff7b6
   25bc8:			; <UNDEFINED> instruction: 0xf7fa4478
   25bcc:	strb	pc, [r7, r1, lsl #19]	; <UNPREDICTABLE>
   25bd0:	stmdami	r9, {r3, r6, r8, fp, lr}^
   25bd4:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   25bd8:			; <UNDEFINED> instruction: 0xf97af7fa
   25bdc:	stmdbmi	r7, {r0, r2, r3, r5, r7, r8, r9, sl, sp, lr, pc}^
   25be0:	ldrbtmi	r4, [r9], #-2119	; 0xfffff7b9
   25be4:			; <UNDEFINED> instruction: 0xf7fa4478
   25be8:			; <UNDEFINED> instruction: 0xe75bf973
   25bec:	stmdami	r6, {r0, r2, r6, r8, fp, lr}^
   25bf0:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   25bf4:			; <UNDEFINED> instruction: 0xf96cf7fa
   25bf8:	stmdbmi	r4, {r1, r3, r4, r5, r6, r8, r9, sl, sp, lr, pc}^
   25bfc:	ldrbtmi	r4, [r9], #-2116	; 0xfffff7bc
   25c00:			; <UNDEFINED> instruction: 0xf7fa4478
   25c04:	strb	pc, [r0, -r5, ror #18]!	; <UNPREDICTABLE>
   25c08:	stmdami	r3, {r1, r6, r8, fp, lr}^
   25c0c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   25c10:			; <UNDEFINED> instruction: 0xf95ef7fa
   25c14:	stmdbmi	r1, {r1, r2, r3, r4, r5, r6, r8, r9, sl, sp, lr, pc}^
   25c18:	ldrbtmi	r4, [r9], #-2113	; 0xfffff7bf
   25c1c:			; <UNDEFINED> instruction: 0xf7fa4478
   25c20:	sbfx	pc, r7, #18, #29
   25c24:	stmdami	r0, {r0, r1, r2, r3, r4, r5, r8, fp, lr}^
   25c28:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   25c2c:			; <UNDEFINED> instruction: 0xf950f7fa
   25c30:	ldmdbmi	lr!, {r1, r4, r8, r9, sl, sp, lr, pc}
   25c34:	ldrbtmi	r4, [r9], #-2110	; 0xfffff7c2
   25c38:			; <UNDEFINED> instruction: 0xf7fa4478
   25c3c:	ldrbt	pc, [r4], r9, asr #18	; <UNPREDICTABLE>
   25c40:	vpmin.s8	d20, d0, d28
   25c44:	ldmdami	ip!, {r1, r2, r3, r4, r5, r6, r8, lr}
   25c48:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
   25c4c:			; <UNDEFINED> instruction: 0xf7fd3214
   25c50:	svclt	0x0000fec3
   25c54:	andeq	r9, r2, ip, lsr #28
   25c58:	andeq	r9, r2, r4, lsl #28
   25c5c:	strdeq	r9, [r2], -r6
   25c60:	andeq	r5, r1, r4, ror fp
   25c64:	ldrdeq	r9, [r2], -r8
   25c68:	andeq	r9, r2, r8, asr #27
   25c6c:	andeq	r5, r1, r6, ror #22
   25c70:	andeq	r9, r2, sl, lsr #27
   25c74:	andeq	r9, r2, r2, lsr #27
   25c78:	andeq	r5, r1, r0, asr fp
   25c7c:	andeq	r9, r2, r4, lsl #27
   25c80:	andeq	r9, r2, ip, ror sp
   25c84:	andeq	r5, r1, lr, lsr fp
   25c88:	andeq	r9, r2, lr, asr sp
   25c8c:	andeq	r9, r2, r6, asr sp
   25c90:	andeq	r5, r1, ip, asr fp
   25c94:	andeq	r9, r2, r8, lsr sp
   25c98:	andeq	r9, r2, r0, lsr sp
   25c9c:	andeq	r5, r1, r6, ror #22
   25ca0:	andeq	r9, r2, r2, lsl sp
   25ca4:	andeq	r9, r2, sl, lsl #26
   25ca8:	andeq	r5, r1, r6, asr fp
   25cac:	andeq	r9, r2, lr, ror #25
   25cb0:	andeq	r9, r2, r6, ror #25
   25cb4:	andeq	r5, r1, r8, asr #22
   25cb8:	andeq	r9, r2, r8, asr #25
   25cbc:	andeq	r9, r2, r0, asr #25
   25cc0:	andeq	r5, r1, r2, asr fp
   25cc4:	andeq	r9, r2, r2, lsr #25
   25cc8:	muleq	r2, sl, ip
   25ccc:	andeq	r5, r1, sl, lsl #21
   25cd0:	andeq	r9, r2, lr, ror ip
   25cd4:	ldrdeq	r5, [r1], -r8
   25cd8:	andeq	r9, r2, r4, ror #24
   25cdc:	andeq	r5, r1, r6, ror #20
   25ce0:	andeq	r5, r1, r8, lsr r9
   25ce4:	andeq	r5, r1, r8, lsl sl
   25ce8:	andeq	r5, r1, lr, asr #17
   25cec:	strdeq	r5, [r1], -r6
   25cf0:	andeq	r5, r1, r0, asr #17
   25cf4:	andeq	r5, r1, r4, asr #21
   25cf8:			; <UNDEFINED> instruction: 0x000158b2
   25cfc:	andeq	r5, r1, r2, lsl sl
   25d00:	andeq	r5, r1, r0, lsl #18
   25d04:	andeq	r5, r1, ip, ror #20
   25d08:	muleq	r1, r6, r8
   25d0c:	andeq	r5, r1, lr, lsr sl
   25d10:	andeq	r5, r1, r4, ror #17
   25d14:	andeq	r5, r1, ip, asr sl
   25d18:	andeq	r5, r1, sl, ror r8
   25d1c:	andeq	r5, r1, sl, asr sl
   25d20:	andeq	r5, r1, ip, ror #16
   25d24:	muleq	r1, r4, r9
   25d28:			; <UNDEFINED> instruction: 0x000158ba
   25d2c:	andeq	r5, r1, r6, ror r9
   25d30:	andeq	r5, r1, r0, asr r8
   25d34:	andeq	r5, r1, ip, lsl #21
   25d38:	andeq	r5, r1, r2, lsl #18
   25d3c:			; <UNDEFINED> instruction: 0xf7ff2001
   25d40:	svclt	0x0000bb57
   25d44:	andeq	r0, r0, r0
   25d48:	mcrne	4, 2, fp, cr12, cr0, {0}
   25d4c:	msrne	SPSR_fsc, #64, 4
   25d50:	bl	ff130160 <npth_sleep@plt+0xff12a478>
   25d54:	svclt	0x00c41444
   25d58:	tstcc	r7, r9, lsl #1
   25d5c:	movwmi	pc, #2819	; 0xb03	; <UNPREDICTABLE>
   25d60:			; <UNDEFINED> instruction: 0xf100bfd8
   25d64:	vqadd.s8	<illegal reg q9.5>, q12, <illegal reg q15.5>
   25d68:	vmov.i32	d21, #6225920	; 0x005f0000
   25d6c:	ldrmi	r1, [sl], #-1259	; 0xfffffb15
   25d70:			; <UNDEFINED> instruction: 0xf64cbfc4
   25d74:			; <UNDEFINED> instruction: 0xf6cc43cd
   25d78:			; <UNDEFINED> instruction: 0xf50243cc
   25d7c:	blx	fe12a8ce <npth_sleep@plt+0xfe124be6>
   25d80:			; <UNDEFINED> instruction: 0xf502c400
   25d84:	svclt	0x00c87239
   25d88:	smlatbcc	r1, r3, fp, pc	; <UNPREDICTABLE>
   25d8c:	movweq	pc, #12544	; 0x3100	; <UNPREDICTABLE>
   25d90:	bl	fe8d5cb8 <npth_sleep@plt+0xfe8cffd0>
   25d94:			; <UNDEFINED> instruction: 0x17c102d1
   25d98:	cmnne	r4, r1, asr #23
   25d9c:	eoreq	lr, r0, r0, lsr sl
   25da0:	ldrmi	fp, [r8], -r8, lsr #30
   25da4:			; <UNDEFINED> instruction: 0xf85d3101
   25da8:	addne	r4, r3, r4, lsl #22
   25dac:	cmpeq	r1, r1, lsl #22
   25db0:	b	c6d0d8 <npth_sleep@plt+0xc673f0>
   25db4:	svclt	0x00280121
   25db8:	bl	fe8f75c4 <npth_sleep@plt+0xfe8f18dc>
   25dbc:	ldrmi	r0, [r0], #-161	; 0xffffff5f
   25dc0:	svclt	0x00004770
   25dc4:	svcmi	0x00f0e92d
   25dc8:	ldrbne	pc, [r2], #1440	; 0x5a0	; <UNPREDICTABLE>
   25dcc:	ldrtvc	pc, [r9], #-1444	; 0xfffffa5c	; <UNPREDICTABLE>
   25dd0:	ldrbcc	pc, [r3], -r6, asr #4	; <UNPREDICTABLE>
   25dd4:	strcc	pc, [pc], -fp, asr #5
   25dd8:	addlt	r4, r5, r5, lsl #12
   25ddc:	strmi	pc, [r9, -r5, asr #12]!
   25de0:	streq	pc, [r4], #-2982	; 0xfffff45a
   25de4:	stmdbvc	sl, {r0, r2, r3, r6, r9, ip, sp, lr, pc}
   25de8:	strtmi	pc, [r8], -r5, asr #12
   25dec:	strcs	pc, [pc, ip, asr #5]
   25df0:	strcs	pc, [pc], r0, asr #5
   25df4:	stmibeq	r3!, {r6, r7, r9, ip, sp, lr, pc}
   25df8:	stmdane	sp!, {r6, r9, ip, sp, lr, pc}^
   25dfc:	andne	lr, r1, #3358720	; 0x334000
   25e00:	beq	94aa14 <npth_sleep@plt+0x944d2c>
   25e04:	strcc	lr, [r1], #-0
   25e08:	strtmi	r2, [r0], -r1, lsl #4
   25e0c:			; <UNDEFINED> instruction: 0xf7ff4611
   25e10:	blx	225c86 <npth_sleep@plt+0x21ff9e>
   25e14:			; <UNDEFINED> instruction: 0xf004f304
   25e18:	bl	feda662c <npth_sleep@plt+0xfeda0944>
   25e1c:	bl	fe969cf0 <npth_sleep@plt+0xfe964008>
   25e20:	movwle	r0, #20480	; 0x5000
   25e24:	svcne	0x0033ebb9
   25e28:	vrecps.f32	d27, d0, d24
   25e2c:	movwle	r1, #17261	; 0x436d
   25e30:	svclt	0x000c2a00
   25e34:			; <UNDEFINED> instruction: 0x73b7f44f
   25e38:	addsmi	r4, r8, #70254592	; 0x4300000
   25e3c:			; <UNDEFINED> instruction: 0xf640dce3
   25e40:	vmlal.s<illegal width 8>	q8, d8, d3[0]
   25e44:	strbne	r4, [r3, r1, lsr #4]
   25e48:	ldmdbpl	pc, {r3, r6, r9, ip, sp, lr, pc}	; <UNPREDICTABLE>
   25e4c:	andne	pc, r0, #133120	; 0x20800
   25e50:	stmibne	fp!, {r0, r2, r6, r7, r9, ip, sp, lr, pc}^
   25e54:	bl	ff0f6e9c <npth_sleep@plt+0xff0f11b4>
   25e58:	movwcc	r1, #4896	; 0x1320
   25e5c:	strcs	pc, [r4], -r9, lsr #23
   25e60:	bleq	a2274 <npth_sleep@plt+0x9c58c>
   25e64:			; <UNDEFINED> instruction: 0xf0042364
   25e68:	ldmdbeq	r7!, {r0, r1, fp}^
   25e6c:	blx	e864e <npth_sleep@plt+0xe2966>
   25e70:	vst1.8	{d20}, [pc :64], r7
   25e74:	blx	102d9e <npth_sleep@plt+0xfd0b6>
   25e78:			; <UNDEFINED> instruction: 0xf10b4616
   25e7c:	andcs	r3, r1, #1044480	; 0xff000
   25e80:	ldrbmi	r4, [r1], -r0, lsr #12
   25e84:			; <UNDEFINED> instruction: 0xff60f7ff
   25e88:	mvnscc	pc, #-2147483646	; 0x80000002
   25e8c:	blcs	2ec734 <npth_sleep@plt+0x2e6a4c>
   25e90:	ldm	pc, {r1, r2, r5, r6, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   25e94:	blmi	1e1ea8 <npth_sleep@plt+0x1dc1c0>
   25e98:	svceq	0x00060f06
   25e9c:	streq	r0, [pc], -r6, lsl #12
   25ea0:	andscs	r0, pc, #15728640	; 0xf00000
   25ea4:	sfmle	f4, 4, [r8, #-576]	; 0xfffffdc0
   25ea8:	svceq	0x000df1bb
   25eac:			; <UNDEFINED> instruction: 0xf10bd050
   25eb0:	strb	r0, [r2, r1, lsl #22]!
   25eb4:	addsmi	r2, r0, #-536870911	; 0xe0000001
   25eb8:	strdcc	sp, [r1], -r6
   25ebc:	lfmle	f4, 4, [pc, #-576]!	; 25c84 <npth_sleep@plt+0x1ff9c>
   25ec0:	svceq	0x000df1bb
   25ec4:	svclt	0x000146da
   25ec8:	beq	a200c <npth_sleep@plt+0x9c324>
   25ecc:	ldrbmi	r4, [r0], -r2, lsr #12
   25ed0:	cmple	r2, r4, asr r4
   25ed4:	ldrpl	pc, [pc], -r8, asr #4
   25ed8:	strbtne	pc, [fp], r5, asr #5	; <UNPREDICTABLE>
   25edc:	blx	fe1ccaea <npth_sleep@plt+0xfe1c6e02>
   25ee0:	andsvs	r1, ip, r2, lsl #14
   25ee4:	stmdbls	r2, {r0, r1, r4, r6, r7, r8, r9, sl, ip}
   25ee8:	strbtne	pc, [sp], -r0, asr #4	; <UNPREDICTABLE>
   25eec:	ldrpl	pc, [r4], #-2822	; 0xfffff4fa
   25ef0:	andge	pc, r0, r1, asr #17
   25ef4:	cmnne	r7, #199680	; 0x30c00
   25ef8:	movwcc	r9, #7427	; 0x1d03
   25efc:	b	cad248 <npth_sleep@plt+0xca7560>
   25f00:	svclt	0x00280222
   25f04:	bl	f7734 <npth_sleep@plt+0xf1a4c>
   25f08:	eorvs	r0, r8, r3, asr #6
   25f0c:			; <UNDEFINED> instruction: 0xf5a41cd9
   25f10:	b	cea260 <npth_sleep@plt+0xce4578>
   25f14:	svclt	0x00280323
   25f18:	addsne	r4, r2, fp, lsl #12
   25f1c:	eorsvc	pc, r9, r0, lsr #11
   25f20:			; <UNDEFINED> instruction: 0x03a3eba2
   25f24:	andlt	r1, r5, r0, asr #21
   25f28:	svchi	0x00f0e8bd
   25f2c:	cmplt	lr, r7, asr r9
   25f30:	addsmi	r2, r0, #28, 4	; 0xc0000001
   25f34:			; <UNDEFINED> instruction: 0x3001dcbb
   25f38:	sfmle	f4, 4, [ip], {144}	; 0x90
   25f3c:	beq	e2080 <npth_sleep@plt+0xdc398>
   25f40:	strb	r1, [r7, r2, ror #28]
   25f44:	svceq	0x0000f1b8
   25f48:	andscs	fp, sp, #12, 30	; 0x30
   25f4c:			; <UNDEFINED> instruction: 0xe7f0221c
   25f50:	movwcs	r3, #5121	; 0x1401
   25f54:			; <UNDEFINED> instruction: 0xf04fe782
   25f58:	vmulne.f32	s1, s4, s6
   25f5c:	ldr	r2, [r9, r1]!
   25f60:	vpmax.s8	d20, d0, d3
   25f64:	stmdami	r3, {r0, r1, r4, r8, ip, sp}
   25f68:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
   25f6c:	ldc2	7, cr15, [r4, #-1012]!	; 0xfffffc0c
   25f70:	andeq	r5, r1, r4, lsl #18
   25f74:	muleq	r1, r2, r7
   25f78:	mrseq	pc, (UNDEF: 24)	; <UNPREDICTABLE>
   25f7c:			; <UNDEFINED> instruction: 0xf8104602
   25f80:	blcc	c34b8c <npth_sleep@plt+0xc2eea4>
   25f84:	stmdale	r7!, {r0, r3, r8, r9, fp, sp}
   25f88:	mvnsle	r4, r8, lsl #5
   25f8c:	blcs	1543fa0 <npth_sleep@plt+0x153e2b8>
   25f90:	ldrlt	sp, [r0, #-290]	; 0xfffffede
   25f94:			; <UNDEFINED> instruction: 0xf1021c93
   25f98:	ldrmi	r0, [r8], -r8, lsl #8
   25f9c:	stmdavc	r1, {r0, r8, r9, ip, sp}
   25fa0:	stmdbcs	r9, {r4, r5, r8, fp, ip, sp}
   25fa4:	addsmi	sp, ip, #28, 16	; 0x1c0000
   25fa8:	bvc	55a78c <npth_sleep@plt+0x554aa4>
   25fac:	svclt	0x00082c5a
   25fb0:	orrslt	r7, ip, r4, lsl #17
   25fb4:	strle	r0, [r6], #-1570	; 0xfffff9de
   25fb8:	b	13e3f3c <npth_sleep@plt+0x13de254>
   25fbc:			; <UNDEFINED> instruction: 0xf8336803
   25fc0:	ldreq	r3, [fp], #20
   25fc4:	cfstrscs	mvf13, [ip], #-40	; 0xffffffd8
   25fc8:	ldccs	15, cr11, [sl], #-96	; 0xffffffa0
   25fcc:	strcs	fp, [r1], #-3860	; 0xfffff0ec
   25fd0:			; <UNDEFINED> instruction: 0xf0842400
   25fd4:	ldclt	0, cr0, [r0, #-4]
   25fd8:	ldrbmi	r2, [r0, -r0]!
   25fdc:	ldclt	0, cr2, [r0, #-4]
   25fe0:	ldclt	0, cr2, [r0, #-0]
   25fe4:			; <UNDEFINED> instruction: 0xf8101d02
   25fe8:	blcc	c34bf4 <npth_sleep@plt+0xc2ef0c>
   25fec:	vqdmulh.s<illegal width 8>	d2, d0, d9
   25ff0:	addsmi	r8, r0, #131	; 0x83
   25ff4:	stmdavc	r3, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
   25ff8:	cmnle	sp, sp, lsr #22
   25ffc:	blcc	c44110 <npth_sleep@plt+0xc3e428>
   26000:	bcs	292b70 <npth_sleep@plt+0x28ce88>
   26004:	ldrtlt	sp, [r0], #-2168	; 0xfffff788
   26008:	bcc	c44218 <npth_sleep@plt+0xc3e530>
   2600c:	sfmcs	f3, 1, [r9], {212}	; 0xd4
   26010:	stmiavc	r4, {r2, r4, r5, r6, fp, ip, lr, pc}^
   26014:	cmnle	r1, sp, lsr #24
   26018:	blx	12f04a <npth_sleep@plt+0x129362>
   2601c:	blcc	6ec30 <npth_sleep@plt+0x68f48>
   26020:	stmdale	fp!, {r0, r1, r3, r8, r9, fp, sp}^
   26024:	blcc	c44438 <npth_sleep@plt+0xc3e750>
   26028:	bcs	292b98 <npth_sleep@plt+0x28ceb0>
   2602c:	stmdbvc	r2, {r1, r2, r5, r6, fp, ip, lr, pc}^
   26030:	sbcslt	r3, r5, #48, 20	; 0x30000
   26034:	stmdale	r1!, {r0, r3, r8, sl, fp, sp}^
   26038:	movwcs	pc, #15108	; 0x3b04	; <UNPREDICTABLE>
   2603c:	blcs	7b4c48 <npth_sleep@plt+0x7aef60>
   26040:	stmibvc	r2, {r2, r3, r4, r6, fp, ip, lr, pc}
   26044:	msreq	CPSR_fs, #-2147483608	; 0x80000028
   26048:			; <UNDEFINED> instruction: 0xf383fab3
   2604c:	bcs	285c0 <npth_sleep@plt+0x228d8>
   26050:	movwcs	fp, #7944	; 0x1f08
   26054:	cmple	r4, r0, lsl #22
   26058:	svclt	0x00182a20
   2605c:	cmple	sp, r9, lsl #20
   26060:	cmple	lr, r0, lsl #18
   26064:	blcs	284778 <npth_sleep@plt+0x27ea90>
   26068:	blcs	855cd0 <npth_sleep@plt+0x84ffe8>
   2606c:	blcc	c5a198 <npth_sleep@plt+0xc544b0>
   26070:	bcs	292be0 <npth_sleep@plt+0x28cef8>
   26074:	bvc	dc184 <npth_sleep@plt+0xd649c>
   26078:	sbcslt	r3, r4, #48, 20	; 0x30000
   2607c:	ldmdale	sp!, {r0, r3, sl, fp, sp}
   26080:	blx	12f0b2 <npth_sleep@plt+0x1293ca>
   26084:	blcs	5eec98 <npth_sleep@plt+0x5e8fb0>
   26088:	bvc	111d170 <npth_sleep@plt+0x1117488>
   2608c:	eorsle	r2, r8, r0, lsl #22
   26090:	eorsle	r2, r6, ip, lsr #22
   26094:	teqle	r1, sl, lsr fp
   26098:	blcc	c44aac <npth_sleep@plt+0xc3edc4>
   2609c:	bcs	292c0c <npth_sleep@plt+0x28cf24>
   260a0:	bvc	ff0dc158 <npth_sleep@plt+0xff0d6470>
   260a4:	sbcslt	r3, r1, #48, 20	; 0x30000
   260a8:	stmdale	r7!, {r0, r3, r8, fp, sp}
   260ac:	movwcs	pc, #15108	; 0x3b04	; <UNPREDICTABLE>
   260b0:			; <UNDEFINED> instruction: 0xdc232b3b
   260b4:			; <UNDEFINED> instruction: 0xb3227b02
   260b8:	msreq	CPSR_fs, r2, lsr #3
   260bc:	cmpmi	fp, fp, asr #4
   260c0:	bcs	ed48b4 <npth_sleep@plt+0xecebcc>
   260c4:	blvc	10da534 <npth_sleep@plt+0x10d484c>
   260c8:	sbcslt	r3, r1, #48, 20	; 0x30000
   260cc:	ldmdale	r5, {r0, r3, r8, fp, sp}
   260d0:	ldmdbcc	r0!, {r0, r7, r8, r9, fp, ip, sp, lr}
   260d4:	sfmcs	f3, 1, [r9, #-820]	; 0xfffffccc
   260d8:	blx	15c122 <npth_sleep@plt+0x15643a>
   260dc:	bcs	f2a8ec <npth_sleep@plt+0xf24c04>
   260e0:	blvc	ff05d118 <npth_sleep@plt+0xff057430>
   260e4:	svceq	0x00dff010
   260e8:	stmdacs	ip!, {r0, r1, r3, ip, lr, pc}
   260ec:			; <UNDEFINED> instruction: 0xf1a0d009
   260f0:	subsmi	r0, r8, #603979776	; 0x24000000
   260f4:	and	r4, r2, r8, asr r1
   260f8:	ldrbmi	r2, [r0, -r0]!
   260fc:	ldclt	0, cr2, [r0], #-0
   26100:	andcs	r4, r1, r0, ror r7
   26104:	svclt	0x0000e7fb
   26108:	mrseq	pc, (UNDEF: 24)	; <UNPREDICTABLE>
   2610c:	andcc	r4, r1, r2, lsl #12
   26110:	blcc	c44164 <npth_sleep@plt+0xc3e47c>
   26114:	stmdale	pc, {r0, r3, r8, r9, fp, sp}	; <UNPREDICTABLE>
   26118:	mvnsle	r4, r8, lsl #5
   2611c:	blcs	1544130 <npth_sleep@plt+0x153e448>
   26120:	andcc	sp, r7, #-2147483646	; 0x80000002
   26124:			; <UNDEFINED> instruction: 0xf8114601
   26128:	blcc	c35d34 <npth_sleep@plt+0xc3004c>
   2612c:	stmdale	r3, {r0, r3, r8, r9, fp, sp}
   26130:	mvnsle	r4, sl, lsl #5
   26134:	ldrbmi	r2, [r0, -r0]!
   26138:	ldrbmi	r2, [r0, -r1, lsr #1]!
   2613c:	andcs	fp, r0, r8, lsl #10
   26140:	mcr	7, 7, pc, cr14, cr14, {6}	; <UNPREDICTABLE>
   26144:	andle	r1, sp, r3, asr #24
   26148:	ldrbtmi	r4, [sl], #-2568	; 0xfffff5f8
   2614c:	cmplt	r3, r3, lsl r8
   26150:	blcs	802a0 <npth_sleep@plt+0x7a5b8>
   26154:	ldrmi	fp, [r0], -r8, lsl #30
   26158:	blcs	da16c <npth_sleep@plt+0xd4484>
   2615c:	stmne	r0, {r2, r3, r8, r9, sl, fp, ip, sp, pc}
   26160:	vstrlt	s2, [r8, #-512]	; 0xfffffe00
   26164:	ldrbtmi	r4, [r8], #-2050	; 0xfffff7fe
   26168:	blx	ffd64164 <npth_sleep@plt+0xffd5e47c>
   2616c:	andeq	r9, r2, r2, lsl #14
   26170:	andeq	r5, r1, lr, lsr #11
   26174:	stcllt	7, cr15, [sl, #-888]!	; 0xfffffc88
   26178:	blmi	7389ec <npth_sleep@plt+0x732d04>
   2617c:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
   26180:	ldmpl	r3, {r2, r4, r7, ip, sp, pc}^
   26184:	ldmdavs	fp, {r0, r2, r9, sl, lr}
   26188:			; <UNDEFINED> instruction: 0xf04f9313
   2618c:			; <UNDEFINED> instruction: 0xf7ff0300
   26190:	stmdbge	r8, {r0, r2, r4, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   26194:	stmdage	r7, {r0, r1, r9, sl, lr}
   26198:			; <UNDEFINED> instruction: 0xf7de9307
   2619c:			; <UNDEFINED> instruction: 0x4604ed5a
   261a0:	stmdavs	r6, {r3, r5, r6, r7, r8, ip, sp, pc}
   261a4:	stmdbvs	r3!, {r3, r5, r9, sl, lr}^
   261a8:	bmi	46e5f0 <npth_sleep@plt+0x468908>
   261ac:	vmax.s8	d9, d3, d4
   261b0:	stmdavs	r5!, {r2, r3, r5, r6, r8, r9, ip, sp, lr}^
   261b4:	strls	r4, [r3, #-1146]	; 0xfffffb86
   261b8:	strls	r6, [r2, #-2213]	; 0xfffff75b
   261bc:	strls	r6, [r1, #-2277]	; 0xfffff71b
   261c0:	strcc	r6, [r1], #-2340	; 0xfffff6dc
   261c4:			; <UNDEFINED> instruction: 0xf7df9400
   261c8:	bmi	2e0ec0 <npth_sleep@plt+0x2db1d8>
   261cc:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
   261d0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   261d4:	subsmi	r9, sl, r3, lsl fp
   261d8:	andslt	sp, r4, r3, lsl #2
   261dc:	eorvc	fp, r8, r0, ror sp
   261e0:			; <UNDEFINED> instruction: 0xf7dee7f3
   261e4:	svclt	0x0000ef14
   261e8:	muleq	r2, r4, r8
   261ec:	muleq	r0, ip, r5
   261f0:	andeq	r5, r1, r0, ror r5
   261f4:	andeq	r8, r2, r2, asr #16
   261f8:			; <UNDEFINED> instruction: 0x4604b538
   261fc:	strmi	r2, [sp], -r0
   26200:	mcr	7, 4, pc, cr14, cr14, {6}	; <UNPREDICTABLE>
   26204:	svclt	0x001842a0
   26208:	svccc	0x00fff1b4
   2620c:	blmi	3da628 <npth_sleep@plt+0x3d4940>
   26210:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
   26214:	andcs	lr, r0, #3194880	; 0x30c000
   26218:			; <UNDEFINED> instruction: 0xb12dbd38
   2621c:	andcs	r4, r1, #11264	; 0x2c00
   26220:	stmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
   26224:	cfldrslt	mvf2, [r8, #-0]
   26228:	ble	1b6cb0 <npth_sleep@plt+0x1b0fc8>
   2622c:	bne	938e54 <npth_sleep@plt+0x93316c>
   26230:	ldrbtmi	r2, [fp], #-514	; 0xfffffdfe
   26234:	strcs	lr, [r0], #-2499	; 0xfffff63d
   26238:	blmi	1d5720 <npth_sleep@plt+0x1cfa38>
   2623c:	andcs	r1, r3, #4, 22	; 0x1000
   26240:	stmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
   26244:	cfldrslt	mvf2, [r8, #-0]
   26248:	andeq	r9, r2, sl, lsr r6
   2624c:	andeq	r9, r2, ip, lsr #12
   26250:	andeq	r9, r2, sl, lsl r6
   26254:	andeq	r9, r2, ip, lsl #12
   26258:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
   2625c:			; <UNDEFINED> instruction: 0x47706818
   26260:	strdeq	r9, [r2], -r2
   26264:	svclt	0x006af7ff
   26268:	blmi	e78b50 <npth_sleep@plt+0xe72e68>
   2626c:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
   26270:	ldmpl	r3, {r2, r3, r7, ip, sp, pc}^
   26274:	ldmdavs	fp, {r2, r9, sl, lr}
   26278:			; <UNDEFINED> instruction: 0xf04f930b
   2627c:			; <UNDEFINED> instruction: 0xf7df0300
   26280:	stmdacs	sl, {r3, r6, r8, fp, sp, lr, pc}
   26284:	stmdbvc	r3!, {r1, r8, ip, lr, pc}
   26288:	andle	r2, sl, sp, lsr #22
   2628c:	bmi	c6e294 <npth_sleep@plt+0xc685ac>
   26290:	ldrbtmi	r4, [sl], #-2863	; 0xfffff4d1
   26294:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   26298:	subsmi	r9, sl, fp, lsl #22
   2629c:	andlt	sp, ip, r4, asr r1
   262a0:	stmibvc	r3!, {r4, r5, r6, r8, sl, fp, ip, sp, pc}^
   262a4:	mvnsle	r2, sp, lsr #22
   262a8:	stclne	14, cr1, [r1], #392	; 0x188
   262ac:	svccc	0x0001f812
   262b0:	blcs	274f78 <npth_sleep@plt+0x26f290>
   262b4:	addmi	sp, sl, #15335424	; 0xea0000
   262b8:	stmdbvc	r3!, {r3, r4, r5, r6, r7, r8, ip, lr, pc}^
   262bc:	blcs	274f84 <npth_sleep@plt+0x26f29c>
   262c0:	stmibvc	r3!, {r2, r5, r6, r7, fp, ip, lr, pc}
   262c4:	blcs	274f8c <npth_sleep@plt+0x26f2a4>
   262c8:	bvc	91c650 <npth_sleep@plt+0x916968>
   262cc:	blcs	274f94 <npth_sleep@plt+0x26f2ac>
   262d0:	bvc	191c648 <npth_sleep@plt+0x1916960>
   262d4:	blcs	274f9c <npth_sleep@plt+0x26f2b4>
   262d8:	andcs	sp, sl, #216, 16	; 0xd80000
   262dc:	strtmi	r2, [r0], -r0, lsl #2
   262e0:	ldc	7, cr15, [r8, #-888]	; 0xfffffc88
   262e4:	tstcs	r0, sl, lsl #4
   262e8:	stclne	6, cr4, [r0, #-20]!	; 0xffffffec
   262ec:	ldc	7, cr15, [r2, #-888]	; 0xfffffc88
   262f0:	andcs	r2, sl, #0, 2
   262f4:			; <UNDEFINED> instruction: 0xf1044603
   262f8:	ldrmi	r0, [ip], -r8
   262fc:	stc	7, cr15, [sl, #-888]	; 0xfffffc88
   26300:			; <UNDEFINED> instruction: 0x71b1f240
   26304:			; <UNDEFINED> instruction: 0xf104428d
   26308:	svclt	0x00cc34ff
   2630c:	mrscs	r2, (UNDEF: 17)
   26310:	svclt	0x00882c0b
   26314:	tsteq	r1, r1, asr #32	; <UNPREDICTABLE>
   26318:	stmdbcs	r0, {r1, r2, r9, sl, lr}
   2631c:	mcrne	1, 2, sp, cr3, cr6, {5}
   26320:	ldmle	r3!, {r1, r2, r3, r4, r8, r9, fp, sp}
   26324:	eorcs	r4, ip, #112197632	; 0x6b00000
   26328:			; <UNDEFINED> instruction: 0xf2a54618
   2632c:			; <UNDEFINED> instruction: 0xf7df756c
   26330:			; <UNDEFINED> instruction: 0xf04fe9c4
   26334:			; <UNDEFINED> instruction: 0x960333ff
   26338:	strls	r9, [r5, #-776]	; 0xfffffcf8
   2633c:			; <UNDEFINED> instruction: 0xf7de9404
   26340:	mcrrne	13, 3, lr, r3, cr4
   26344:	str	sp, [r1, r3, lsr #3]!
   26348:	mcr	7, 3, pc, cr0, cr14, {6}	; <UNPREDICTABLE>
   2634c:	andeq	r8, r2, r4, lsr #15
   26350:	muleq	r0, ip, r5
   26354:	andeq	r8, r2, lr, ror r7
   26358:	tstlt	r3, r3, lsl #16
   2635c:	ldrmi	lr, [r8], -ip, lsl #12
   26360:	svclt	0x00004770
   26364:	tstlt	r3, r3, lsl #16
   26368:			; <UNDEFINED> instruction: 0x4618e63c
   2636c:	svclt	0x00004770
   26370:	blmi	11b8c8c <npth_sleep@plt+0x11b2fa4>
   26374:	push	{r1, r3, r4, r5, r6, sl, lr}
   26378:	strdlt	r4, [r6], r0
   2637c:	stcge	8, cr5, [r1], {211}	; 0xd3
   26380:	ldmdavs	fp, {r3, r7, r9, sl, lr}
   26384:			; <UNDEFINED> instruction: 0xf04f9305
   26388:	mrslt	r0, LR_irq
   2638c:	strcs	r4, [r0, -r4, lsl #12]
   26390:			; <UNDEFINED> instruction: 0xf8987027
   26394:	strtmi	r5, [r8], -r0
   26398:			; <UNDEFINED> instruction: 0x4640b155
   2639c:	stc2l	7, cr15, [ip, #1020]!	; 0x3fc
   263a0:	stmdacs	r0, {r1, r2, r9, sl, lr}
   263a4:			; <UNDEFINED> instruction: 0x4601d15c
   263a8:			; <UNDEFINED> instruction: 0xf7ff4640
   263ac:	ldmdblt	r0, {r0, r1, r3, r4, r9, sl, fp, ip, sp, lr, pc}^
   263b0:	blmi	db8c94 <npth_sleep@plt+0xdb2fac>
   263b4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   263b8:	blls	180428 <npth_sleep@plt+0x17a740>
   263bc:	qdsuble	r4, sl, r1
   263c0:	pop	{r1, r2, ip, sp, pc}
   263c4:	strdvc	r8, [r5], -r0	; <UNPREDICTABLE>
   263c8:	teqcc	r0, #79	; 0x4f	; <UNPREDICTABLE>
   263cc:	mulcs	r1, r8, r8
   263d0:	rsbvc	r2, r2, r4, asr r1
   263d4:	mulcs	r2, r8, r8
   263d8:			; <UNDEFINED> instruction: 0xf89870a2
   263dc:	rscvc	r2, r2, r3
   263e0:	mulcs	r5, r8, r8
   263e4:			; <UNDEFINED> instruction: 0xf8987122
   263e8:	cmnvc	r2, r6
   263ec:	mulcs	r8, r8, r8
   263f0:			; <UNDEFINED> instruction: 0xf89871a2
   263f4:	mvnvc	r2, #9
   263f8:	mvnvc	r7, r1, lsr #4
   263fc:	andcc	pc, r9, r4, asr #17
   26400:	andcc	pc, sp, r4, lsr #17
   26404:	mulcc	sl, r8, r8
   26408:	svclt	0x00182b20
   2640c:	svclt	0x00182b09
   26410:	bicle	r2, sp, sl
   26414:	mulcc	fp, r8, r8
   26418:	svclt	0x00182b09
   2641c:	svclt	0x00082b20
   26420:	sbcle	r2, r5, fp
   26424:			; <UNDEFINED> instruction: 0xf8987263
   26428:	adcvc	r3, r3, #12
   2642c:	mulcc	sp, r8, r8
   26430:	svclt	0x00182b3a
   26434:			; <UNDEFINED> instruction: 0xd1bb200d
   26438:	mulcc	lr, r8, r8
   2643c:			; <UNDEFINED> instruction: 0xf89872e3
   26440:			; <UNDEFINED> instruction: 0x7323300f
   26444:	mulscc	r0, r8, r8
   26448:	svclt	0x00052b3a
   2644c:	mulscc	r1, r8, r8
   26450:	andscs	r2, r0, r3, lsl r0
   26454:	svclt	0x00047363
   26458:	mulscc	r2, r8, r8
   2645c:	str	r7, [r7, r3, lsr #7]!
   26460:	ldrdcs	pc, [r4], -r8
   26464:			; <UNDEFINED> instruction: 0xf8d8200f
   26468:			; <UNDEFINED> instruction: 0xf8d83008
   2646c:	rsbvs	r1, r2, r0
   26470:	eorvs	r6, r1, r3, lsr #1
   26474:			; <UNDEFINED> instruction: 0x200cf8b8
   26478:	mulcc	lr, r8, r8
   2647c:			; <UNDEFINED> instruction: 0x81a273e7
   26480:	ldr	r7, [r5, r3, lsr #7]
   26484:	stcl	7, cr15, [r2, #888]	; 0x378
   26488:	muleq	r2, ip, r6
   2648c:	muleq	r0, ip, r5
   26490:	andeq	r8, r2, ip, asr r6
   26494:	blmi	1138da8 <npth_sleep@plt+0x11330c0>
   26498:	push	{r1, r3, r4, r5, r6, sl, lr}
   2649c:	strdlt	r4, [sp], r0
   264a0:	ldmpl	r3, {r0, r2, fp, ip, sp, lr}^
   264a4:	movwls	r6, #47131	; 0xb81b
   264a8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   264ac:	rsbsle	r2, r3, r0, lsl #26
   264b0:			; <UNDEFINED> instruction: 0xf7ff4604
   264b4:	stmdacs	r0, {r0, r5, r6, r8, sl, fp, ip, sp, lr, pc}
   264b8:	stmdavc	r0!, {r1, r2, r3, r5, r6, ip, lr, pc}^
   264bc:	stmiavc	r3!, {r4, r5, r8, sl, fp, ip, sp}
   264c0:	stmiavc	r1!, {r1, r3, r9, sl, sp}^
   264c4:	blcc	c3458c <npth_sleep@plt+0xc2e8a4>
   264c8:	ldmdbcc	r0!, {r1, r5, r8, fp, ip, sp, lr}
   264cc:	blx	1c4a72 <npth_sleep@plt+0x1bed8a>
   264d0:	bcc	c278ec <npth_sleep@plt+0xc21c04>
   264d4:	movwne	pc, #15110	; 0x3b06	; <UNPREDICTABLE>
   264d8:	blx	1aea72 <npth_sleep@plt+0x1a8d8a>
   264dc:			; <UNDEFINED> instruction: 0xf8947202
   264e0:			; <UNDEFINED> instruction: 0xf8949006
   264e4:	vhadd.s8	d28, d0, d7
   264e8:			; <UNDEFINED> instruction: 0xf1a970b1
   264ec:			; <UNDEFINED> instruction: 0xf8940930
   264f0:	blx	8651e <npth_sleep@plt+0x80836>
   264f4:			; <UNDEFINED> instruction: 0xf1ac3505
   264f8:	bvc	fe8671c0 <npth_sleep@plt+0xfe8614d8>
   264fc:	ldreq	pc, [r1, -r2, lsr #3]!
   26500:	mul	fp, r4, r8
   26504:	ldmdaeq	r0!, {r3, r5, r7, r8, ip, sp, lr, pc}
   26508:	blvc	8b6f24 <npth_sleep@plt+0x8b123c>
   2650c:	stmdbcc	r9, {r1, r2, r8, r9, fp, ip, sp, lr, pc}
   26510:	blvc	fe9452a4 <npth_sleep@plt+0xfe93f5bc>
   26514:	teqeq	r0, r1, lsr #3	; <UNPREDICTABLE>
   26518:	rndeqdp	f7, #0.5
   2651c:	eorseq	pc, r0, #-2147483608	; 0x80000028
   26520:	teqeq	r0, #-1073741784	; 0xc0000028	; <UNPREDICTABLE>
   26524:	ldrteq	pc, [r0], #-420	; 0xfffffe5c	; <UNPREDICTABLE>
   26528:	andcs	fp, r0, ip, asr #31
   2652c:	svccs	0x000b2001
   26530:			; <UNDEFINED> instruction: 0xf040bf88
   26534:	blx	1a6542 <npth_sleep@plt+0x1a085a>
   26538:	blx	1aa962 <npth_sleep@plt+0x1a4c7a>
   2653c:	blx	1aed7e <npth_sleep@plt+0x1a9096>
   26540:	bllt	1237154 <npth_sleep@plt+0x123146c>
   26544:	rscscc	pc, pc, r9, lsl #2
   26548:	stmdale	r5!, {r1, r2, r3, r4, fp, sp}
   2654c:			; <UNDEFINED> instruction: 0xdc232917
   26550:	svclt	0x00d82b3d
   26554:	svclt	0x00cc2a3b
   26558:	strcs	r2, [r0], #-1025	; 0xfffffbff
   2655c:			; <UNDEFINED> instruction: 0x4668dc1c
   26560:	strbvc	pc, [ip, #-677]!	; 0xfffffd5b	; <UNPREDICTABLE>
   26564:	strls	r9, [r5, #-1030]	; 0xfffffbfa
   26568:	ldrbcc	pc, [pc, #79]!	; 265bf <npth_sleep@plt+0x208d7>	; <UNPREDICTABLE>
   2656c:	stmib	sp, {r8, r9, ip, pc}^
   26570:	stmib	sp, {r0, r8, sp}^
   26574:	strls	r9, [r7], #-1795	; 0xfffff8fd
   26578:	strmi	lr, [r9], #-2509	; 0xfffff633
   2657c:			; <UNDEFINED> instruction: 0xf7df9508
   26580:	bmi	2e0e38 <npth_sleep@plt+0x2db150>
   26584:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
   26588:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2658c:	subsmi	r9, sl, fp, lsl #22
   26590:	andlt	sp, sp, r5, lsl #2
   26594:	mvnshi	lr, #12386304	; 0xbd0000
   26598:	rscscc	pc, pc, pc, asr #32
   2659c:			; <UNDEFINED> instruction: 0xf7dee7f1
   265a0:	svclt	0x0000ed36
   265a4:	andeq	r8, r2, r8, ror r5
   265a8:	muleq	r0, ip, r5
   265ac:	andeq	r8, r2, sl, lsl #9
   265b0:	blmi	6f8e20 <npth_sleep@plt+0x6f3138>
   265b4:	ldrbtmi	fp, [sl], #-1328	; 0xfffffad0
   265b8:			; <UNDEFINED> instruction: 0x4605b095
   265bc:	tstcc	r1, r7, lsl #2
   265c0:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   265c4:			; <UNDEFINED> instruction: 0xf04f9313
   265c8:	svclt	0x00040300
   265cc:	andvc	r2, r3, r0, lsl #6
   265d0:	stmdbge	r8, {r3, r4, ip, lr, pc}
   265d4:			; <UNDEFINED> instruction: 0xf7dea807
   265d8:	bmi	4e12d0 <npth_sleep@plt+0x4db5e8>
   265dc:	ldrbtmi	r2, [sl], #-272	; 0xfffffef0
   265e0:	strtmi	r4, [r8], -r4, lsl #12
   265e4:	stmdbvs	r3!, {r0, r2, r5, fp, sp, lr}^
   265e8:	vrshl.s8	d9, d4, d3
   265ec:	stmdavs	r5!, {r2, r3, r5, r6, r8, r9, ip, sp, lr}^
   265f0:	stmiavs	r5!, {r0, r1, r8, sl, ip, pc}
   265f4:	stmiavs	r5!, {r1, r8, sl, ip, pc}^
   265f8:	stmdbvs	r4!, {r0, r8, sl, ip, pc}
   265fc:	strls	r3, [r0], #-1025	; 0xfffffbff
   26600:	ldmdb	lr, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   26604:	blmi	1b8e2c <npth_sleep@plt+0x1b3144>
   26608:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2660c:	blls	50067c <npth_sleep@plt+0x4fa994>
   26610:	qaddle	r4, sl, r1
   26614:	ldclt	0, cr11, [r0, #-84]!	; 0xffffffac
   26618:	ldcl	7, cr15, [r8], #888	; 0x378
   2661c:	andeq	r8, r2, sl, asr r4
   26620:	muleq	r0, ip, r5
   26624:	andeq	r5, r1, r6, asr #2
   26628:	andeq	r8, r2, r8, lsl #8
   2662c:	stmdavc	r6, {r3, r4, r5, r6, r7, r8, sl, ip, sp, pc}
   26630:	suble	r2, r2, r0, lsl #28
   26634:	tstcs	r1, ip, lsl #12
   26638:			; <UNDEFINED> instruction: 0xf7ff4605
   2663c:	stmdacs	r0, {r0, r1, r4, r6, r7, sl, fp, ip, sp, lr, pc}
   26640:	stmdavc	sl!, {r0, r1, r3, r4, r5, ip, lr, pc}^
   26644:	stmiavc	fp!, {r4, r5, r9, sl, fp, ip, sp}
   26648:	stmiavc	r9!, {r1, r3, sp}^
   2664c:	blcc	c34f14 <npth_sleep@plt+0xc2f22c>
   26650:	ldmdbcc	r0!, {r0, r1, r2, r3, r5, r7, r8, fp, ip, sp, lr}
   26654:	strcs	pc, [r6], -r0, lsl #22
   26658:	blx	44c0a <npth_sleep@plt+0x3ef22>
   2665c:	bcc	c2b270 <npth_sleep@plt+0xc25588>
   26660:	blx	2ebfa <npth_sleep@plt+0x28f12>
   26664:	blx	82e76 <npth_sleep@plt+0x7d18e>
   26668:	vmax.s8	d19, d0, d6
   2666c:	bvc	a83538 <npth_sleep@plt+0xa7d850>
   26670:	bvc	1b74f3c <npth_sleep@plt+0x1b6f254>
   26674:			; <UNDEFINED> instruction: 0xf1a1429e
   26678:			; <UNDEFINED> instruction: 0xf1a50130
   2667c:	svclt	0x00cc0530
   26680:	movwcs	r2, #4864	; 0x1300
   26684:	svclt	0x00882a0b
   26688:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
   2668c:	tstpl	r1, r0, lsl #22	; <UNPREDICTABLE>
   26690:			; <UNDEFINED> instruction: 0x1e48b99b
   26694:	ldmdale	r0, {r1, r2, r3, r4, fp, sp}
   26698:	strbtvc	pc, [ip], -r6, lsr #5	; <UNPREDICTABLE>
   2669c:	ldrbcc	pc, [pc, #79]!	; 266f3 <npth_sleep@plt+0x20a0b>	; <UNPREDICTABLE>
   266a0:			; <UNDEFINED> instruction: 0x61a34618
   266a4:	mvnvs	r6, r6, ror #2
   266a8:	adcvs	r6, r3, #805306374	; 0x30000006
   266ac:	movwcc	lr, #2500	; 0x9c4
   266b0:	smlabtcc	r2, r4, r9, lr
   266b4:	eorvs	r6, r5, #-2147483640	; 0x80000008
   266b8:			; <UNDEFINED> instruction: 0xf04fbdf8
   266bc:	ldcllt	0, cr3, [r8, #1020]!	; 0x3fc
   266c0:	blmi	1138fd4 <npth_sleep@plt+0x11332ec>
   266c4:	ldrbtmi	fp, [sl], #-1520	; 0xfffffa10
   266c8:	addlt	r7, sp, r4, lsl #16
   266cc:			; <UNDEFINED> instruction: 0x460558d3
   266d0:	strmi	r2, [lr], -r0, lsr #24
   266d4:	movwls	r6, #47131	; 0xb81b
   266d8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   266dc:			; <UNDEFINED> instruction: 0xf815d103
   266e0:	stccs	15, cr4, [r0], #-4
   266e4:			; <UNDEFINED> instruction: 0x4620d0fb
   266e8:	subsle	r2, pc, r0, lsl #24
   266ec:			; <UNDEFINED> instruction: 0xf7de4628
   266f0:	stmdacs	lr, {r4, r8, r9, sl, fp, sp, lr, pc}
   266f4:	bvc	b1cc8c <npth_sleep@plt+0xb16fa4>
   266f8:	cmnle	r1, r4, asr fp
   266fc:			; <UNDEFINED> instruction: 0xf1a47868
   26700:	stmiavc	sl!, {r4, r5, r8, r9}
   26704:	stmiavc	r9!, {r1, r3, r8, r9, sl, sp}^
   26708:	ldrteq	pc, [r0], #-416	; 0xfffffe60	; <UNPREDICTABLE>
   2670c:	rsbcs	r3, r4, r0, lsr sl
   26710:	blx	1f4bda <npth_sleep@plt+0x1eeef2>
   26714:	blx	1f732a <npth_sleep@plt+0x1f1642>
   26718:	vhsub.s8	d17, d0, d2
   2671c:	blx	42cd2 <npth_sleep@plt+0x3cfea>
   26720:	addmi	r2, fp, #201326592	; 0xc000000
   26724:			; <UNDEFINED> instruction: 0xf04fbfd8
   26728:	ldcle	0, cr3, [pc, #-1020]!	; 26334 <npth_sleep@plt+0x2064c>
   2672c:			; <UNDEFINED> instruction: 0xf105b116
   26730:	eorsvs	r0, r2, pc, lsl #4
   26734:	rscsvc	pc, r5, #64, 4
   26738:	svclt	0x00c44293
   2673c:	rscvs	pc, fp, r0, asr #12
   26740:	rscvc	pc, r8, r7, asr #13
   26744:	bvc	fea9d814 <npth_sleep@plt+0xfea97b2c>
   26748:	msrvc	SPSR_fs, #805306378	; 0x3000000a
   2674c:	andcs	r7, sl, pc, lsr #19
   26750:	bvc	1bc4f08 <npth_sleep@plt+0x1bbf220>
   26754:	stmdbvc	sl!, {r4, r5, r8, r9, sl, fp, ip, sp}
   26758:	movwls	r3, #23600	; 0x5c30
   2675c:	teqeq	r0, #1073741864	; 0x40000028	; <UNPREDICTABLE>
   26760:	bcc	c44d0c <npth_sleep@plt+0xc3f024>
   26764:			; <UNDEFINED> instruction: 0xf8953e30
   26768:	blx	567a2 <npth_sleep@plt+0x50aba>
   2676c:	bvc	ffb38390 <npth_sleep@plt+0xffb326a8>
   26770:	strcc	pc, [r6], -r0, lsl #22
   26774:	blx	3583e <npth_sleep@plt+0x2fb56>
   26778:	blvc	1a6b388 <npth_sleep@plt+0x1a656a0>
   2677c:			; <UNDEFINED> instruction: 0xf1ac7baa
   26780:	ldmdbcc	r0!, {r4, r5, sl, fp}
   26784:	bcc	c4c398 <npth_sleep@plt+0xc466b0>
   26788:	blx	35456 <npth_sleep@plt+0x2f76e>
   2678c:	movwls	ip, #17412	; 0x4404
   26790:	tstcs	r1, r0, lsl #22	; <UNPREDICTABLE>
   26794:	andcs	r4, r0, #104, 12	; 0x6800000
   26798:	andls	r9, r7, #2097152	; 0x200000
   2679c:	andls	r9, r6, #16777216	; 0x1000000
   267a0:	stmib	sp, {r8, ip, pc}^
   267a4:	andls	r2, sl, #8, 4	; 0x80000000
   267a8:	ldmdb	r6, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   267ac:	blmi	278fdc <npth_sleep@plt+0x2732f4>
   267b0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   267b4:	blls	300824 <npth_sleep@plt+0x2fab3c>
   267b8:	qaddle	r4, sl, r7
   267bc:	ldcllt	0, cr11, [r0, #52]!	; 0x34
   267c0:			; <UNDEFINED> instruction: 0x46284631
   267c4:			; <UNDEFINED> instruction: 0xf7de220a
   267c8:			; <UNDEFINED> instruction: 0xe7efee98
   267cc:	ldc	7, cr15, [lr], {222}	; 0xde
   267d0:	andeq	r8, r2, sl, asr #6
   267d4:	muleq	r0, ip, r5
   267d8:	andeq	r8, r2, r0, ror #4
   267dc:			; <UNDEFINED> instruction: 0x43a3f44f
   267e0:	movweq	pc, #4800	; 0x12c0	; <UNPREDICTABLE>
   267e4:	andeq	pc, r1, r3, lsl #22
   267e8:	svclt	0x00004770
   267ec:	mvnsmi	lr, #737280	; 0xb4000
   267f0:	streq	pc, [r9, #1608]	; 0x648
   267f4:	streq	pc, [r8, #1736]	; 0x6c8
   267f8:			; <UNDEFINED> instruction: 0x21abf64a
   267fc:			; <UNDEFINED> instruction: 0x21aaf6ca
   26800:	rsbcc	pc, r1, #-268435452	; 0xf0000004
   26804:	vmlacc.f64	d15, d16, d21
   26808:	andsvc	pc, r9, #1610612748	; 0x6000000c
   2680c:	ldmdaeq	ip!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   26810:	ldceq	0, cr15, [r8], {79}	; 0x4f
   26814:	strbne	pc, [sp, -r0, asr #4]!	; <UNPREDICTABLE>
   26818:	addlt	r4, r5, lr, lsl ip
   2681c:	ldrbtmi	r4, [ip], #-1542	; 0xfffff9fa
   26820:	vnmlane.f32	s29, s28, s30
   26824:	blx	fe97384e <npth_sleep@plt+0xfe96db66>
   26828:	blmi	6f3c68 <npth_sleep@plt+0x6edf80>
   2682c:	ldrbtmi	r4, [fp], #-1568	; 0xfffff9e0
   26830:	blx	fe868dee <npth_sleep@plt+0xfe863106>
   26834:	blx	24ac52 <npth_sleep@plt+0x244f6a>
   26838:	stmdbeq	r9, {r0, r2, r4, r9, sl, fp, sp, lr, pc}
   2683c:	andhi	pc, r1, #165888	; 0x28800
   26840:	and	pc, ip, sp, asr #17
   26844:			; <UNDEFINED> instruction: 0x5c11fb0c
   26848:	bl	ad284 <npth_sleep@plt+0xa759c>
   2684c:	beq	5671a8 <npth_sleep@plt+0x5614c0>
   26850:	andgt	pc, r8, sp, asr #17
   26854:	andls	r4, r0, #44040192	; 0x2a00000
   26858:	ldrne	pc, [r5, #-2823]	; 0xfffff4f9
   2685c:	tstcs	r1, lr, lsl r2
   26860:			; <UNDEFINED> instruction: 0xf7de9501
   26864:	vmax.f32	d30, d3, d2
   26868:	vbic.i32	<illegal reg q9.5>, #3840	; 0x00000f00
   2686c:	strtmi	r1, [r0], -r1, ror #7
   26870:	stmdale	r4, {r1, r2, r3, r4, r7, r9, lr}
   26874:	cmncs	r4, r5, lsr r9
   26878:	mcr	7, 3, pc, cr14, cr14, {6}	; <UNPREDICTABLE>
   2687c:	andlt	r3, r5, r1
   26880:	mvnshi	lr, #12386304	; 0xbd0000
   26884:			; <UNDEFINED> instruction: 0xf7de2179
   26888:	andcc	lr, r1, r8, ror #28
   2688c:	pop	{r0, r2, ip, sp, pc}
   26890:	svclt	0x000083f0
   26894:	andeq	r9, r2, lr, lsr #32
   26898:	andeq	r4, r1, r2, lsl pc
   2689c:	strmi	r4, [r1], -fp, lsl #12
   268a0:			; <UNDEFINED> instruction: 0x4618b5f0
   268a4:	blcs	52ac0 <npth_sleep@plt+0x4cdd8>
   268a8:			; <UNDEFINED> instruction: 0xf7ded046
   268ac:	mrc	15, 5, lr, cr5, cr10, {3}
   268b0:	vsqrt.f64	d16, d0
   268b4:	strble	pc, [sl], #-2576	; 0xfffff5f0	; <UNPREDICTABLE>
   268b8:	blvs	e21f3c <npth_sleep@plt+0xe1c254>
   268bc:	streq	pc, [r9], #1608	; 0x648
   268c0:	streq	pc, [r8], #1736	; 0x6c8
   268c4:	strcs	pc, [fp, #1610]!	; 0x64a
   268c8:	strcs	pc, [sl, #1738]!	; 0x6ca
   268cc:	cdpeq	0, 3, cr15, cr12, cr15, {2}
   268d0:	rsbcc	pc, r1, pc, asr #4
   268d4:	andsvc	pc, r9, r6, asr #5
   268d8:	blvc	1e22e0 <npth_sleep@plt+0x1dc5f8>
   268dc:	ldceq	0, cr15, [r8], {79}	; 0x4f
   268e0:	strbne	pc, [sp, -r0, asr #4]!	; <UNPREDICTABLE>
   268e4:	blvs	ff0624dc <npth_sleep@plt+0xff05c7f4>
   268e8:	bvs	fe462148 <npth_sleep@plt+0xfe45c460>
   268ec:	andcc	pc, r6, #164, 22	; 0x29000
   268f0:	blx	3a8e42 <npth_sleep@plt+0x3a315a>
   268f4:	mrc	2, 7, r6, cr12, cr2, {0}
   268f8:	vnmla.f64	d7, d23, d7
   268fc:	blx	fe935346 <npth_sleep@plt+0xfe92f65e>
   26900:	stmdbeq	r1!, {r0, r1, sl, ip}^
   26904:	strvs	pc, [r1, #-2981]	; 0xfffff45b
   26908:	ldrcc	pc, [r1], #-2830	; 0xfffff4f2
   2690c:	blx	fe828dc2 <npth_sleep@plt+0xfe8230da>
   26910:	blx	33e926 <npth_sleep@plt+0x338c3e>
   26914:	bne	66bd68 <npth_sleep@plt+0x666080>
   26918:	subseq	lr, r1, r0, lsl #22
   2691c:	blx	1e912a <npth_sleep@plt+0x1e3442>
   26920:	ldmiblt	r9, {r0, r4, r8, ip, sp}^
   26924:	tstlt	r4, #95232	; 0x17400
   26928:			; <UNDEFINED> instruction: 0x4621481d
   2692c:	andlt	r4, r5, r8, ror r4
   26930:	ldrhtmi	lr, [r0], #141	; 0x8d
   26934:	ldclt	0, cr15, [r6, #-4]!
   26938:			; <UNDEFINED> instruction: 0xf7ff9103
   2693c:	stmdbls	r3, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}
   26940:	svc	0x002ef7de
   26944:	bleq	ff062420 <npth_sleep@plt+0xff05c738>
   26948:	blx	462514 <npth_sleep@plt+0x45c82c>
   2694c:	ldmdami	r5, {r2, r4, r5, r7, r8, sl, ip, lr, pc}
   26950:	andlt	r4, r5, r8, ror r4
   26954:	ldrhtmi	lr, [r0], #141	; 0x8d
   26958:	stmiblt	lr, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2695c:			; <UNDEFINED> instruction: 0x46234812
   26960:	strtmi	r9, [sl], -r0, lsl #4
   26964:			; <UNDEFINED> instruction: 0xf0014478
   26968:	andlt	pc, r5, sp, lsl sp	; <UNPREDICTABLE>
   2696c:	stmdami	pc, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}	; <UNPREDICTABLE>
   26970:	ldrbtmi	r4, [r8], #-1553	; 0xfffff9ef
   26974:	pop	{r0, r2, ip, sp, pc}
   26978:			; <UNDEFINED> instruction: 0xf00140f0
   2697c:	stmdami	ip, {r0, r1, r4, r8, sl, fp, ip, sp, pc}
   26980:			; <UNDEFINED> instruction: 0x46294613
   26984:	ldrbtmi	r4, [r8], #-1570	; 0xfffff9de
   26988:	pop	{r0, r2, ip, sp, pc}
   2698c:			; <UNDEFINED> instruction: 0xf00140f0
   26990:	svclt	0x0000bd09
   26994:	andhi	pc, r0, pc, lsr #7
   26998:	andeq	r0, r0, r0
   2699c:	submi	r0, lr, r0
   269a0:	andeq	r4, r1, ip, asr #28
   269a4:	andeq	r4, r1, r0, lsl #28
   269a8:	strdeq	r4, [r1], -r8
   269ac:	andeq	r4, r1, lr, lsl #28
   269b0:	andeq	r4, r1, r6, ror #27
   269b4:	stmdacs	r0, {r0, r2, r3, r4, r9, fp, lr}
   269b8:	ldrbtmi	r4, [sl], #-2845	; 0xfffff4e3
   269bc:	addlt	fp, r5, r0, lsr r5
   269c0:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   269c4:			; <UNDEFINED> instruction: 0xf04f9303
   269c8:	andls	r0, r2, r0, lsl #6
   269cc:	stmdage	r2, {r5, r8, r9, fp, ip, lr, pc}
   269d0:	mrc	7, 4, APSR_nzcv, cr14, cr14, {6}
   269d4:	tstcs	r0, r7, lsl sl
   269d8:			; <UNDEFINED> instruction: 0x4604447a
   269dc:	stmiavs	r5!, {r1, r2, r4, fp, lr}^
   269e0:	ldrbtmi	r6, [r8], #-2403	; 0xfffff69d
   269e4:	strls	r3, [r1, #-40]	; 0xffffffd8
   269e8:	msrvc	SPSR_fs, #805306368	; 0x30000000
   269ec:	strcc	r6, [r1], #-2340	; 0xfffff6dc
   269f0:			; <UNDEFINED> instruction: 0xf7de9400
   269f4:	bmi	4a2694 <npth_sleep@plt+0x49c9ac>
   269f8:	ldrbtmi	r4, [sl], #-2829	; 0xfffff4f3
   269fc:	ldmpl	r3, {r4, fp, lr}^
   26a00:	eorcc	r4, r8, r8, ror r4
   26a04:	blls	100a74 <npth_sleep@plt+0xfad8c>
   26a08:	qaddle	r4, sl, sp
   26a0c:	ldclt	0, cr11, [r0, #-20]!	; 0xffffffec
   26a10:	blmi	379248 <npth_sleep@plt+0x373560>
   26a14:	ldrbtmi	r4, [fp], #-1146	; 0xfffffb86
   26a18:			; <UNDEFINED> instruction: 0x3328ca07
   26a1c:	movwgt	r0, #15380	; 0x3c14
   26a20:	blcs	e4ab4 <npth_sleep@plt+0xdedcc>
   26a24:			; <UNDEFINED> instruction: 0xe7e6701c
   26a28:	b	ffc649a8 <npth_sleep@plt+0xffc5ecc0>
   26a2c:	andeq	r8, r2, r6, asr r0
   26a30:	muleq	r0, ip, r5
   26a34:			; <UNDEFINED> instruction: 0x00014db8
   26a38:	andeq	r8, r2, sl, ror #28
   26a3c:	andeq	r8, r2, r6, lsl r0
   26a40:	andeq	r8, r2, ip, asr #28
   26a44:	andeq	r4, r1, r0, ror sp
   26a48:	andeq	r8, r2, r6, lsr lr
   26a4c:	stmdacs	r0, {r0, r1, r2, r3, r4, r9, fp, lr}
   26a50:	ldrbtmi	r4, [sl], #-2847	; 0xfffff4e1
   26a54:	addlt	fp, r9, r0, lsr r5
   26a58:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   26a5c:			; <UNDEFINED> instruction: 0xf04f9307
   26a60:	andls	r0, r6, r0, lsl #6
   26a64:	stmdage	r6, {r1, r2, r5, r8, r9, fp, ip, lr, pc}
   26a68:	mrc	7, 2, APSR_nzcv, cr2, cr14, {6}
   26a6c:	tstcs	lr, r9, lsl sl
   26a70:			; <UNDEFINED> instruction: 0x4604447a
   26a74:	stmdavs	r5!, {r3, r4, fp, lr}
   26a78:	ldrbtmi	r6, [r8], #-2403	; 0xfffff69d
   26a7c:	strls	r3, [r4, #-56]	; 0xffffffc8
   26a80:	msrvc	SPSR_fs, #805306368	; 0x30000000
   26a84:	strls	r6, [r3, #-2149]	; 0xfffff79b
   26a88:	strls	r6, [r2, #-2213]	; 0xfffff75b
   26a8c:	strls	r6, [r1, #-2277]	; 0xfffff71b
   26a90:	strcc	r6, [r1], #-2340	; 0xfffff6dc
   26a94:			; <UNDEFINED> instruction: 0xf7de9400
   26a98:	bmi	4625f0 <npth_sleep@plt+0x45c908>
   26a9c:	ldrbtmi	r4, [sl], #-2828	; 0xfffff4f4
   26aa0:	ldmpl	r3, {r0, r1, r2, r3, fp, lr}^
   26aa4:	eorscc	r4, r8, r8, ror r4
   26aa8:	blls	200b18 <npth_sleep@plt+0x1fae30>
   26aac:	qaddle	r4, sl, fp
   26ab0:	ldclt	0, cr11, [r0, #-36]!	; 0xffffffdc
   26ab4:	stcmi	13, cr4, [ip], {11}
   26ab8:	ldrbtmi	r4, [ip], #-1149	; 0xfffffb83
   26abc:	ldrtcc	ip, [r8], #-3343	; 0xfffff2f1
   26ac0:	strgt	r6, [pc], #-2093	; 26ac8 <npth_sleep@plt+0x20de0>
   26ac4:	strb	r6, [r8, r5, lsr #32]!
   26ac8:	b	fe864a48 <npth_sleep@plt+0xfe85ed60>
   26acc:			; <UNDEFINED> instruction: 0x00027fbe
   26ad0:	muleq	r0, ip, r5
   26ad4:	andeq	r4, r1, r4, asr #26
   26ad8:	ldrdeq	r8, [r2], -r2
   26adc:	andeq	r7, r2, r2, ror pc
   26ae0:	andeq	r8, r2, r8, lsr #27
   26ae4:	andeq	r4, r1, r8, ror #25
   26ae8:	muleq	r2, r2, sp
   26aec:	stmdacs	r0, {r1, r3, r5, r9, fp, lr}
   26af0:	ldrbtmi	r4, [sl], #-2858	; 0xfffff4d6
   26af4:	addlt	fp, r4, r0, lsl r5
   26af8:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   26afc:			; <UNDEFINED> instruction: 0xf04f9303
   26b00:	andls	r0, r2, r0, lsl #6
   26b04:	stmdage	r2, {r0, r4, r5, r8, r9, fp, ip, lr, pc}
   26b08:			; <UNDEFINED> instruction: 0xf7de4c25
   26b0c:	ldrbtmi	lr, [ip], #-3164	; 0xfffff3a4
   26b10:	strmi	r3, [r3], -ip, lsl #9
   26b14:	vaddl.s8	q9, d0, d24
   26b18:	movwls	r0, #4098	; 0x1002
   26b1c:	svc	0x0018f7de
   26b20:	strmi	r2, [r1], -pc, lsr #4
   26b24:			; <UNDEFINED> instruction: 0xf7f84620
   26b28:	ldmdbmi	lr, {r0, r2, r5, r6, r9, sl, fp, ip, sp, lr, pc}
   26b2c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   26b30:	stmda	r4!, {r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   26b34:			; <UNDEFINED> instruction: 0xb3209b01
   26b38:	teqcs	r1, fp, lsl ip
   26b3c:			; <UNDEFINED> instruction: 0xf104447c
   26b40:			; <UNDEFINED> instruction: 0xf104028c
   26b44:			; <UNDEFINED> instruction: 0xf7de0058
   26b48:	movwcs	lr, #3104	; 0xc20
   26b4c:	addcc	pc, r9, r4, lsl #17
   26b50:	blmi	4b93b0 <npth_sleep@plt+0x4b36c8>
   26b54:	ldmdami	r6, {r1, r3, r4, r5, r6, sl, lr}
   26b58:	ldrbtmi	r5, [r8], #-2259	; 0xfffff72d
   26b5c:	ldmdavs	sl, {r3, r4, r6, ip, sp}
   26b60:	subsmi	r9, sl, r3, lsl #22
   26b64:	andlt	sp, r4, r5, lsl r1
   26b68:	bmi	4d5fb0 <npth_sleep@plt+0x4d02c8>
   26b6c:	ldrbtmi	r4, [sl], #-2834	; 0xfffff4ee
   26b70:	bgt	1f7d64 <npth_sleep@plt+0x1f207c>
   26b74:	ldceq	3, cr3, [r4], {88}	; 0x58
   26b78:			; <UNDEFINED> instruction: 0xf823c303
   26b7c:	andsvc	r2, ip, r2, lsl #22
   26b80:	stmdbmi	lr, {r1, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   26b84:	eorscs	r4, r2, #32, 12	; 0x2000000
   26b88:			; <UNDEFINED> instruction: 0xf7de4479
   26b8c:	blls	a211c <npth_sleep@plt+0x9c434>
   26b90:			; <UNDEFINED> instruction: 0xf7dee7d2
   26b94:	svclt	0x0000ea3c
   26b98:	andeq	r7, r2, lr, lsl pc
   26b9c:	muleq	r0, ip, r5
   26ba0:	andeq	r8, r2, lr, lsr sp
   26ba4:	andeq	r4, r1, r6, lsr #25
   26ba8:	andeq	r8, r2, r0, lsl sp
   26bac:			; <UNDEFINED> instruction: 0x00027ebc
   26bb0:	strdeq	r8, [r2], -r2
   26bb4:	andeq	r4, r1, r6, lsl ip
   26bb8:	ldrdeq	r8, [r2], -ip
   26bbc:	andeq	r4, r1, r0, asr ip
   26bc0:	stmdacs	r0, {r0, r1, r3, r5, r9, fp, lr}
   26bc4:	ldrbtmi	r4, [sl], #-2859	; 0xfffff4d5
   26bc8:			; <UNDEFINED> instruction: 0xb093b5f0
   26bcc:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   26bd0:			; <UNDEFINED> instruction: 0xf04f9311
   26bd4:	andls	r0, r5, r0, lsl #6
   26bd8:	stmdbge	r6, {r0, r1, r6, r8, r9, fp, ip, lr, pc}
   26bdc:			; <UNDEFINED> instruction: 0xf7dea805
   26be0:	stmdacs	r0, {r3, r4, r5, fp, sp, lr, pc}
   26be4:	stmdbvs	r2, {r0, r1, r4, r5, ip, lr, pc}
   26be8:	strtcs	pc, [fp], #1610	; 0x64a
   26bec:	strtcs	pc, [sl], #1730	; 0x6c2
   26bf0:	vmla.i8	d22, d18, d1
   26bf4:	vshl.s64	d20, d3, #9
   26bf8:	blx	fe130126 <npth_sleep@plt+0xfe12a43e>
   26bfc:	ldrbne	r4, [r4, r2, lsl #6]
   26c00:	strvs	pc, [r1, #-2949]	; 0xfffff47b
   26c04:	bl	ff140c28 <npth_sleep@plt+0xff13af40>
   26c08:	stmdane	lr!, {r0, r1, r5, r6, sl}^
   26c0c:	strbne	r2, [sp, ip, lsl #6]
   26c10:	ldrcs	pc, [r4], #-2819	; 0xfffff4fd
   26c14:	streq	lr, [r6, #3013]!	; 0xbc5
   26c18:	strls	r6, [r3, -r2, asr #17]
   26c1c:	strbeq	lr, [r5, #3013]	; 0xbc5
   26c20:	blne	1280d40 <npth_sleep@plt+0x127b058>
   26c24:	bl	13987c <npth_sleep@plt+0x133b94>
   26c28:	bl	67d40 <npth_sleep@plt+0x62058>
   26c2c:	strls	r0, [r2], -r1, asr #2
   26c30:	stmvs	r5, {r0, r1, r3, r4, r5, r6, sl, lr}
   26c34:	cfmuldmi	mvd4, mvd1, mvd3
   26c38:	ldrbtmi	r9, [lr], #-1281	; 0xfffffaff
   26c3c:	ldrtmi	r6, [r1], #-2372	; 0xfffff6bc
   26c40:	vadd.i8	d4, d4, d15
   26c44:	strls	r7, [r0], #-1132	; 0xfffffb94
   26c48:			; <UNDEFINED> instruction: 0xf0014478
   26c4c:	bmi	3a5b00 <npth_sleep@plt+0x39fe18>
   26c50:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
   26c54:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   26c58:	subsmi	r9, sl, r1, lsl fp
   26c5c:	andslt	sp, r3, r6, lsl #2
   26c60:			; <UNDEFINED> instruction: 0x2016bdf0
   26c64:	mrc	7, 4, APSR_nzcv, cr4, cr14, {6}
   26c68:	ldrb	r2, [r0, r0]!
   26c6c:	stmib	lr, {r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   26c70:	andeq	r7, r2, sl, asr #28
   26c74:	muleq	r0, ip, r5
   26c78:	andeq	r4, r1, ip, lsr #23
   26c7c:	andeq	r4, r1, sl, asr #23
   26c80:	ldrdeq	r4, [r1], -r4	; <UNPREDICTABLE>
   26c84:			; <UNDEFINED> instruction: 0x00027dbe
   26c88:	tstlt	fp, r3, lsl #16
   26c8c:	blt	f64c90 <npth_sleep@plt+0xf5efa8>
   26c90:			; <UNDEFINED> instruction: 0x4770201a
   26c94:	addlt	fp, r5, r0, lsl #10
   26c98:	stmdavc	r3, {r3, r8, ip, sp, pc}
   26c9c:	ldmdbmi	r0, {r0, r1, r3, r5, r6, r8, fp, ip, sp, pc}
   26ca0:	andcs	r2, r0, r5, lsl #4
   26ca4:			; <UNDEFINED> instruction: 0xf7de4479
   26ca8:	strmi	lr, [r1], -r0, lsr #19
   26cac:	ldrbtmi	r4, [r8], #-2061	; 0xfffff7f3
   26cb0:			; <UNDEFINED> instruction: 0xf85db005
   26cb4:			; <UNDEFINED> instruction: 0xf7fceb04
   26cb8:			; <UNDEFINED> instruction: 0xf100be0d
   26cbc:			; <UNDEFINED> instruction: 0xf100020d
   26cc0:	strmi	r0, [r1], -fp, lsl #6
   26cc4:	movwls	r9, #4610	; 0x1202
   26cc8:	andeq	pc, r9, #0, 2
   26ccc:	andls	r1, r0, #8384	; 0x20c0
   26cd0:	stmdami	r5, {r1, r8, sl, fp, ip}
   26cd4:			; <UNDEFINED> instruction: 0xf7fc4478
   26cd8:	strdlt	pc, [r5], -sp
   26cdc:	blx	164e5a <npth_sleep@plt+0x15f172>
   26ce0:	andeq	r4, r1, r4, lsr #23
   26ce4:	andeq	r6, r1, lr, ror #9
   26ce8:	andeq	r4, r1, ip, ror fp
   26cec:			; <UNDEFINED> instruction: 0x4605b538
   26cf0:			; <UNDEFINED> instruction: 0xb1ab780b
   26cf4:	strmi	r4, [ip], -r8, lsl #12
   26cf8:	stc	7, cr15, [sl], {222}	; 0xde
   26cfc:	tstle	r1, pc, lsl #16
   26d00:	blcs	1545594 <npth_sleep@plt+0x153f8ac>
   26d04:	stmdavs	r2!, {r1, r2, r3, r8, ip, lr, pc}^
   26d08:	stmiavs	r3!, {r8, sp}
   26d0c:	rsbvs	r6, sl, r0, lsr #16
   26d10:	eorvs	r6, r8, fp, lsr #1
   26d14:	blvc	fe9093a4 <npth_sleep@plt+0xfe9036bc>
   26d18:			; <UNDEFINED> instruction: 0x81aa73e9
   26d1c:	ldclt	3, cr7, [r8, #-684]!	; 0xfffffd54
   26d20:	ldclt	0, cr7, [r8, #-12]!
   26d24:	vpmax.s8	d20, d0, d4
   26d28:	stmdami	r4, {r0, r3, r7, r8, ip, sp}
   26d2c:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
   26d30:			; <UNDEFINED> instruction: 0xf7fc3210
   26d34:	svclt	0x0000fe51
   26d38:	andeq	r4, r1, r0, asr #22
   26d3c:	andeq	r4, r1, lr, asr #19
   26d40:	blmi	1eb972c <npth_sleep@plt+0x1eb3a44>
   26d44:	push	{r1, r3, r4, r5, r6, sl, lr}
   26d48:	strdlt	r4, [sp], r0
   26d4c:	ldrcs	r7, [sl], -r7, lsl #16
   26d50:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   26d54:			; <UNDEFINED> instruction: 0xf04f930b
   26d58:	svccs	0x00000300
   26d5c:	sbcshi	pc, r4, r0
   26d60:	strmi	r4, [sp], -r4, lsl #12
   26d64:			; <UNDEFINED> instruction: 0xf9d0f7ff
   26d68:	stmdacs	r0, {r1, r2, r9, sl, lr}
   26d6c:	sbchi	pc, ip, r0, asr #32
   26d70:	bicvc	pc, r1, #82837504	; 0x4f00000
   26d74:	mvnsvc	pc, #208666624	; 0xc700000
   26d78:	vqsub.s8	d4, d16, d13
   26d7c:	stmdavc	r2!, {r0, r4, r6, r7, pc}^
   26d80:	teqeq	r0, #-1073741783	; 0xc0000029	; <UNPREDICTABLE>
   26d84:	mul	r2, r4, r8
   26d88:			; <UNDEFINED> instruction: 0xf894200a
   26d8c:			; <UNDEFINED> instruction: 0xf1a2c003
   26d90:			; <UNDEFINED> instruction: 0xf1ae0730
   26d94:			; <UNDEFINED> instruction: 0xf8940e30
   26d98:			; <UNDEFINED> instruction: 0xf1ac9004
   26d9c:	stmdbvc	r1!, {r4, r5, sl, fp}^
   26da0:	movwvc	pc, #15104	; 0x3b00	; <UNPREDICTABLE>
   26da4:	mulhi	r6, r4, r8
   26da8:			; <UNDEFINED> instruction: 0xcc0efb00
   26dac:			; <UNDEFINED> instruction: 0xf1a979e2
   26db0:			; <UNDEFINED> instruction: 0xf1a80730
   26db4:	ldmdbcc	r0!, {r4, r5, fp}
   26db8:			; <UNDEFINED> instruction: 0xf04f3a30
   26dbc:			; <UNDEFINED> instruction: 0xf8940964
   26dc0:	blx	4edf6 <npth_sleep@plt+0x4910e>
   26dc4:			; <UNDEFINED> instruction: 0xf8941107
   26dc8:	blx	29edf6 <npth_sleep@plt+0x29910e>
   26dcc:			; <UNDEFINED> instruction: 0xf894c303
   26dd0:	blx	52e02 <npth_sleep@plt+0x4d11a>
   26dd4:			; <UNDEFINED> instruction: 0xf8942208
   26dd8:			; <UNDEFINED> instruction: 0xf894800c
   26ddc:			; <UNDEFINED> instruction: 0xf1aac00d
   26de0:			; <UNDEFINED> instruction: 0xf1a80a30
   26de4:			; <UNDEFINED> instruction: 0xf8940830
   26de8:			; <UNDEFINED> instruction: 0xf1ae900e
   26dec:			; <UNDEFINED> instruction: 0xf1ab0e30
   26df0:	blx	29aba <npth_sleep@plt+0x23dd2>
   26df4:			; <UNDEFINED> instruction: 0xf1ac870a
   26df8:			; <UNDEFINED> instruction: 0xf1a90c30
   26dfc:	vmul.i8	d16, d0, d16
   26e00:	strbmi	r6, [r3, #-2094]	; 0xfffff7d2
   26e04:	blx	4ba2e <npth_sleep@plt+0x45d46>
   26e08:	stmib	sp, {r1, r2, r3, r9, sl, fp, ip, sp, pc}^
   26e0c:	blx	2b63a <npth_sleep@plt+0x25952>
   26e10:	vhadd.u8	d25, d0, d12
   26e14:	strmi	r8, [r5], #-133	; 0xffffff7b
   26e18:	stceq	6, cr15, [r9], {72}	; 0x48
   26e1c:	stceq	6, cr15, [r8], {200}	; 0xc8
   26e20:	b	140ba44 <npth_sleep@plt+0x1405d5c>
   26e24:	blx	fe345dc2 <npth_sleep@plt+0xfe3400da>
   26e28:	ldrmi	r0, [r8], -r5, lsl #16
   26e2c:	bl	ff2f80d4 <npth_sleep@plt+0xff2f23ec>
   26e30:	ldrtmi	r1, [r8], #2152	; 0x868
   26e34:	strcc	pc, [r8, -ip, lsl #23]
   26e38:	bvc	ffa6177c <npth_sleep@plt+0xffa5ba94>
   26e3c:	bl	ff2b7f60 <npth_sleep@plt+0xff2b2278>
   26e40:	ldrbtmi	r1, [r7], #-1895	; 0xfffff899
   26e44:			; <UNDEFINED> instruction: 0xff80f7fe
   26e48:	adccs	pc, fp, #77594624	; 0x4a00000
   26e4c:	adccs	pc, sl, #203423744	; 0xc200000
   26e50:	stmibvc	r7!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
   26e54:	cmnpl	ip, r1, asr #12	; <UNPREDICTABLE>
   26e58:	andcc	pc, r7, #133120	; 0x20800
   26e5c:	tsteq	r1, r0, asr #5	; <UNPREDICTABLE>
   26e60:	orrvs	pc, sl, #1862270976	; 0x6f000000
   26e64:	adceq	lr, r2, #205824	; 0x32400
   26e68:			; <UNDEFINED> instruction: 0xf5a04410
   26e6c:	ldrmi	r1, [sl], #-722	; 0xfffffd2e
   26e70:	addmi	r9, sl, #7168	; 0x1c00
   26e74:	blge	2dce90 <npth_sleep@plt+0x2d71a8>
   26e78:	stmdbge	r8, {r0, r3, r9, fp, sp, pc}
   26e7c:			; <UNDEFINED> instruction: 0xffa2f7fe
   26e80:	vqdmulh.s<illegal width 8>	d25, d2, d8
   26e84:	addsmi	r7, r3, #-268435456	; 0xf0000000
   26e88:	bls	29dfb8 <npth_sleep@plt+0x2982d0>
   26e8c:	mcrrle	10, 0, r2, r7, cr12
   26e90:	ldrd	pc, [r8], -sp	; <UNPREDICTABLE>
   26e94:			; <UNDEFINED> instruction: 0xf10e2a00
   26e98:	svclt	0x00cc30ff
   26e9c:	mrscs	r2, (UNDEF: 17)
   26ea0:	svclt	0x0088281e
   26ea4:	tsteq	r1, r1, asr #32	; <UNPREDICTABLE>
   26ea8:	bicsvc	lr, r3, r1, asr sl
   26eac:			; <UNDEFINED> instruction: 0xf64ad138
   26eb0:			; <UNDEFINED> instruction: 0xf6c221ab
   26eb4:			; <UNDEFINED> instruction: 0xf64821aa
   26eb8:			; <UNDEFINED> instruction: 0xf6c80c89
   26ebc:	blx	fe06a0e6 <npth_sleep@plt+0xfe0643fe>
   26ec0:			; <UNDEFINED> instruction: 0xf8cd0107
   26ec4:	andls	lr, r0, #4
   26ec8:	ldrbtmi	r4, [sl], #-2585	; 0xfffff5e7
   26ecc:	blx	fe34b2f2 <npth_sleep@plt+0xfe34560a>
   26ed0:	stmdbls	r7, {r0, r2, ip}
   26ed4:			; <UNDEFINED> instruction: 0xec08fb8c
   26ed8:	bl	ff277f80 <npth_sleep@plt+0xff272298>
   26edc:	teqcs	ip, r1, lsr #19
   26ee0:	bl	ff2f81f8 <npth_sleep@plt+0xff2f2510>
   26ee4:	strtmi	r1, [r0], -r0, ror #22
   26ee8:	bne	1b61e18 <npth_sleep@plt+0x1b5c130>
   26eec:	ldceq	0, cr15, [r8], {79}	; 0x4f
   26ef0:	ldrpl	pc, [fp, #-2817]	; 0xfffff4ff
   26ef4:	ldrhi	pc, [sl], #-2817	; 0xfffff4ff
   26ef8:	blx	32f342 <npth_sleep@plt+0x32965a>
   26efc:	stmib	sp, {r0, r3, r4, r8, r9, sl, ip, sp, lr}^
   26f00:	strls	r4, [r2, -r3, lsl #10]
   26f04:	ldc	7, cr15, [ip], {222}	; 0xde
   26f08:	blmi	239738 <npth_sleep@plt+0x233a50>
   26f0c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   26f10:	blls	300f80 <npth_sleep@plt+0x2fb298>
   26f14:	qaddle	r4, sl, r5
   26f18:	andlt	r4, sp, r0, lsr r6
   26f1c:	svchi	0x00f0e8bd
   26f20:			; <UNDEFINED> instruction: 0xe7f12637
   26f24:	ldmda	r2!, {r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   26f28:	andeq	r7, r2, ip, asr #25
   26f2c:	muleq	r0, ip, r5
   26f30:	andeq	r4, r1, sl, asr r8
   26f34:	andeq	r7, r2, r4, lsl #22
   26f38:	blmi	1579890 <npth_sleep@plt+0x1573ba8>
   26f3c:	push	{r1, r3, r4, r5, r6, sl, lr}
   26f40:	strdlt	r4, [sp], r0
   26f44:	ldrcs	r7, [sl, -r6, lsl #16]
   26f48:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   26f4c:			; <UNDEFINED> instruction: 0xf04f930b
   26f50:	cdpcs	3, 0, cr0, cr0, cr0, {0}
   26f54:	addhi	pc, r9, r0
   26f58:	strmi	r4, [sp], -r4, lsl #12
   26f5c:			; <UNDEFINED> instruction: 0xf8d4f7ff
   26f60:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
   26f64:	addhi	pc, r1, r0, asr #32
   26f68:	cmnvc	r1, #-805306364	; 0xd0000004	; <UNPREDICTABLE>
   26f6c:	teqeq	r7, #192, 4	; <UNPREDICTABLE>
   26f70:	vqsub.s8	d4, d16, d13
   26f74:	stmdavc	r3!, {r1, r2, r7, pc}^
   26f78:	stmiavc	r0!, {r4, r5, r9, sl, fp, ip, sp}
   26f7c:	stceq	0, cr15, [sl], {79}	; 0x4f
   26f80:	blcc	c45310 <npth_sleep@plt+0xc3f628>
   26f84:	stmdbvc	r1!, {r4, r5, fp, ip, sp}
   26f88:			; <UNDEFINED> instruction: 0xf8943a30
   26f8c:	blx	35efaa <npth_sleep@plt+0x3592c2>
   26f90:	ldmdbcc	r0!, {r1, r2, r8, r9, ip, sp}
   26f94:	strcs	pc, [r0], -ip, lsl #22
   26f98:	stmibvc	r0!, {r1, r5, r7, r8, fp, ip, sp, lr}^
   26f9c:	rndeqdp	f7, #0.5
   26fa0:			; <UNDEFINED> instruction: 0xf04f3a30
   26fa4:	ldmdacc	r0!, {r2, r5, r6, fp}
   26fa8:	tst	r1, ip, lsl #22	; <UNPREDICTABLE>
   26fac:	movwvs	pc, #15112	; 0x3b08	; <UNPREDICTABLE>
   26fb0:	strtvs	pc, [lr], -r0, asr #4
   26fb4:	andeq	pc, r2, #12, 22	; 0x3000
   26fb8:	stmib	sp, {r0, r1, r4, r5, r7, r9, lr}^
   26fbc:	andls	r3, sl, #8, 2
   26fc0:			; <UNDEFINED> instruction: 0x4618dd5f
   26fc4:			; <UNDEFINED> instruction: 0xf7fe9307
   26fc8:			; <UNDEFINED> instruction: 0xf46ffebf
   26fcc:			; <UNDEFINED> instruction: 0xf641638a
   26fd0:	vbic.i32	<illegal reg q10.5>, #12	; 0x0000000c
   26fd4:			; <UNDEFINED> instruction: 0xf8940111
   26fd8:			; <UNDEFINED> instruction: 0xf8948009
   26fdc:			; <UNDEFINED> instruction: 0xf894b00a
   26fe0:	blvc	9cb014 <npth_sleep@plt+0x9c532c>
   26fe4:	mulge	sp, r4, r8
   26fe8:	blvc	fe978090 <npth_sleep@plt+0xfe9723a8>
   26fec:	sbcsne	pc, r2, #160, 10	; 0x28000000
   26ff0:	blls	1f8060 <npth_sleep@plt+0x1f2378>
   26ff4:	stmdale	r5, {r1, r3, r7, r9, lr}
   26ff8:	bge	291c28 <npth_sleep@plt+0x28bf40>
   26ffc:			; <UNDEFINED> instruction: 0xf7fea908
   27000:	blls	266b8c <npth_sleep@plt+0x260ea4>
   27004:	andvc	pc, pc, #536870916	; 0x20000004
   27008:	lfmle	f4, 4, [sl], #-588	; 0xfffffdb4
   2700c:	stmdbcs	ip, {r0, r3, r8, fp, ip, pc}
   27010:	stmdals	sl, {r0, r1, r2, r4, r5, sl, fp, ip, lr, pc}
   27014:			; <UNDEFINED> instruction: 0xf1002900
   27018:	svclt	0x00cc3cff
   2701c:	andcs	r2, r1, #0, 4
   27020:	svceq	0x001ef1bc
   27024:			; <UNDEFINED> instruction: 0xf042bf88
   27028:	b	14a7834 <npth_sleep@plt+0x14a1b4c>
   2702c:	ldrdle	r7, [r8, -r3]!
   27030:			; <UNDEFINED> instruction: 0xf1aa3d30
   27034:			; <UNDEFINED> instruction: 0xf1a90a30
   27038:			; <UNDEFINED> instruction: 0x3e300930
   2703c:	ldmdaeq	r0!, {r3, r5, r7, r8, ip, sp, lr, pc}
   27040:	bleq	c636f4 <npth_sleep@plt+0xc5da0c>
   27044:	andls	r2, r1, sl, lsl #4
   27048:	bpl	2e5c58 <npth_sleep@plt+0x2dff70>
   2704c:	blx	cb456 <npth_sleep@plt+0xc576e>
   27050:	strtmi	r6, [r0], -r9, lsl #12
   27054:	strlt	pc, [r8, #-2818]	; 0xfffff4fe
   27058:	tstcs	r0, lr, lsl #20
   2705c:	andsge	pc, r0, sp, asr #17
   27060:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
   27064:			; <UNDEFINED> instruction: 0xf7de5602
   27068:	bmi	322020 <npth_sleep@plt+0x31c338>
   2706c:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
   27070:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   27074:	subsmi	r9, sl, fp, lsl #22
   27078:	ldrtmi	sp, [r8], -r5, lsl #2
   2707c:	pop	{r0, r2, r3, ip, sp, pc}
   27080:			; <UNDEFINED> instruction: 0x27378ff0
   27084:			; <UNDEFINED> instruction: 0xf7dde7f1
   27088:	svclt	0x0000efc2
   2708c:	ldrdeq	r7, [r2], -r4
   27090:	muleq	r0, ip, r5
   27094:	andeq	r4, r1, r4, asr #13
   27098:	andeq	r7, r2, r2, lsr #19
   2709c:	svcmi	0x00f0e92d
   270a0:	stmdaeq	r7, {r0, r8, ip, sp, lr, pc}
   270a4:			; <UNDEFINED> instruction: 0xf1b8b083
   270a8:	tstls	r1, r8, lsl #30
   270ac:	sbchi	pc, sl, r0, lsl #1
   270b0:	ldmeq	r8, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
   270b4:	bicmi	pc, sp, #76, 12	; 0x4c00000
   270b8:	bicmi	pc, ip, #204, 12	; 0xcc00000
   270bc:	blx	fe8f8aca <npth_sleep@plt+0xfe8f2de2>
   270c0:	ldmeq	fp, {r3, r8, r9, sp}
   270c4:	strmi	r0, [r3], #-152	; 0xffffff68
   270c8:	movweq	lr, #15272	; 0x3ba8
   270cc:	blcs	b8134 <npth_sleep@plt+0xb244c>
   270d0:	movwcs	fp, #3980	; 0xf8c
   270d4:	bl	efce0 <npth_sleep@plt+0xe9ff8>
   270d8:			; <UNDEFINED> instruction: 0xf7dd0040
   270dc:			; <UNDEFINED> instruction: 0x4603edb2
   270e0:	stmdacs	r0, {ip, pc}
   270e4:	adchi	pc, sl, r0
   270e8:	svceq	0x0004f1b8
   270ec:	tsthi	lr, r0, asr #4	; <UNPREDICTABLE>
   270f0:			; <UNDEFINED> instruction: 0xf1094c89
   270f4:	movwcc	r0, #33029	; 0x8105
   270f8:			; <UNDEFINED> instruction: 0xf811447c
   270fc:			; <UNDEFINED> instruction: 0xf1a86c04
   27100:			; <UNDEFINED> instruction: 0xf8110805
   27104:			; <UNDEFINED> instruction: 0xf1b80c02
   27108:			; <UNDEFINED> instruction: 0xf8110f04
   2710c:	strmi	ip, [r9], r5, lsl #24
   27110:	stccs	8, cr15, [r3], {17}
   27114:	strne	lr, [r6, #-2639]	; 0xfffff5b1
   27118:	stcvc	8, cr15, [r1], {17}
   2711c:	ldreq	pc, [r0, #-5]
   27120:			; <UNDEFINED> instruction: 0x0e8cea4f
   27124:	beq	ff061a68 <npth_sleep@plt+0xff05bd80>
   27128:	ldrne	lr, [r2, #-2629]	; 0xfffff5bb
   2712c:	subeq	lr, r2, #323584	; 0x4f000
   27130:	cdpeq	0, 1, cr15, cr12, cr14, {0}
   27134:	andseq	pc, lr, #2
   27138:	beq	663168 <npth_sleep@plt+0x65d480>
   2713c:	vfnmane.f32	s28, s12, s28
   27140:	sbcsne	lr, r0, #270336	; 0x42000
   27144:	bne	1621a74 <npth_sleep@plt+0x161bd8c>
   27148:	vldmiaeq	ip, {s29-s107}
   2714c:	strbeq	pc, [r4], -r6, asr #7	; <UNPREDICTABLE>
   27150:	addeq	pc, r4, r0, asr #7
   27154:	ldreq	pc, [pc, -r7]
   27158:	andgt	pc, ip, r4, lsl r8	; <UNPREDICTABLE>
   2715c:			; <UNDEFINED> instruction: 0xf814469b
   27160:			; <UNDEFINED> instruction: 0xf101e00e
   27164:	stfpls	f0, [r6, #20]!
   27168:	movweq	pc, #33027	; 0x8103	; <UNPREDICTABLE>
   2716c:	stcpl	13, cr5, [r2], #404	; 0x194
   27170:			; <UNDEFINED> instruction: 0xf8145c20
   27174:	stclpl	0, cr10, [r7, #40]!	; 0x28
   27178:	ldcgt	8, cr15, [r0], {3}
   2717c:	stc	8, cr15, [pc], {3}
   27180:	stcvs	8, cr15, [lr], {3}
   27184:	stcpl	8, cr15, [sp], {3}
   27188:	stccs	8, cr15, [ip], {3}
   2718c:	stceq	8, cr15, [fp], {3}
   27190:	stcge	8, cr15, [sl], {3}
   27194:	stcvc	8, cr15, [r9], {3}
   27198:			; <UNDEFINED> instruction: 0xf108d8af
   2719c:			; <UNDEFINED> instruction: 0xf1b838ff
   271a0:	vmax.f32	d0, d0, d3
   271a4:	ldm	pc, {r1, r2, r4, r5, r7, pc}^	; <UNPREDICTABLE>
   271a8:	ldrbvs	pc, [r7, -r8]	; <UNPREDICTABLE>
   271ac:			; <UNDEFINED> instruction: 0xf8990287
   271b0:			; <UNDEFINED> instruction: 0xf10b6000
   271b4:			; <UNDEFINED> instruction: 0xf8990007
   271b8:			; <UNDEFINED> instruction: 0xf8995001
   271bc:	adcseq	r2, r4, r2
   271c0:			; <UNDEFINED> instruction: 0xf8994b56
   271c4:			; <UNDEFINED> instruction: 0x012f1003
   271c8:	ldreq	pc, [ip], #-4
   271cc:	b	11383c0 <npth_sleep@plt+0x11326d8>
   271d0:			; <UNDEFINED> instruction: 0xf0071495
   271d4:	vorr.i32	d16, #-805306368	; 0xd0000000
   271d8:	b	11e86f0 <npth_sleep@plt+0x11e2a08>
   271dc:	subseq	r1, r2, r2, lsl r7
   271e0:			; <UNDEFINED> instruction: 0xf81308f6
   271e4:			; <UNDEFINED> instruction: 0xf002c005
   271e8:	sbceq	r0, sp, lr, lsl r2
   271ec:	sbcsne	lr, r1, #270336	; 0x42000
   271f0:	ldreq	pc, [r8, #-5]
   271f4:	orreq	pc, r4, r1, asr #7
   271f8:	and	pc, r2, r3, lsl r8	; <UNPREDICTABLE>
   271fc:	ldcpl	13, cr5, [lr, #112]	; 0x70
   27200:	ldclpl	13, cr5, [sl, #-892]	; 0xfffffc84
   27204:			; <UNDEFINED> instruction: 0xf88b5c5b
   27208:			; <UNDEFINED> instruction: 0xf88b4001
   2720c:			; <UNDEFINED> instruction: 0xf88b6000
   27210:			; <UNDEFINED> instruction: 0xf88bc002
   27214:			; <UNDEFINED> instruction: 0xf88b7003
   27218:			; <UNDEFINED> instruction: 0xf88be004
   2721c:			; <UNDEFINED> instruction: 0xf88b2006
   27220:	blls	7323c <npth_sleep@plt+0x6d554>
   27224:	bicmi	pc, sp, ip, asr #12
   27228:	bicmi	pc, ip, ip, asr #13
   2722c:	movwcc	r2, #16896	; 0x4200
   27230:	blx	fe883242 <npth_sleep@plt+0xfe87d55a>
   27234:	stmdbls	r0, {r0, r1, r8, r9, ip}
   27238:	strbpl	r0, [sl], #2203	; 0x89b
   2723c:	andlt	r9, r3, r0, lsl #16
   27240:	svchi	0x00f0e8bd
   27244:	ldmib	lr!, {r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   27248:	andls	r2, r0, #0, 4
   2724c:	andvs	r2, r3, r6, lsl r3
   27250:	andlt	r9, r3, r0, lsl #16
   27254:	svchi	0x00f0e8bd
   27258:	mulcs	r0, r9, r8
   2725c:	blmi	c38bc4 <npth_sleep@plt+0xc32edc>
   27260:	ldrbtmi	r0, [fp], #-145	; 0xffffff6f
   27264:			; <UNDEFINED> instruction: 0xf00108d2
   27268:	ldfpls	f0, [sl], {28}
   2726c:			; <UNDEFINED> instruction: 0xf8005c5b
   27270:			; <UNDEFINED> instruction: 0xf88b2b02
   27274:	ldrb	r3, [r4, r1]
   27278:	mulmi	r0, r9, r8
   2727c:	andeq	pc, r4, fp, lsl #2
   27280:	mulcs	r1, r9, r8
   27284:	adceq	r4, r1, r7, lsr #22
   27288:	tsteq	r5, r4, ror #17
   2728c:	tsteq	ip, r1	; <UNPREDICTABLE>
   27290:	b	1078484 <npth_sleep@plt+0x107279c>
   27294:			; <UNDEFINED> instruction: 0xf0051192
   27298:	vorr.i32	d16, #10485760	; 0x00a00000
   2729c:	lfmpl	f0, 2, [lr], {68}	; 0x44
   272a0:	ldclpl	13, cr5, [r9, #-112]	; 0xffffff90
   272a4:			; <UNDEFINED> instruction: 0xf88b5c9b
   272a8:			; <UNDEFINED> instruction: 0xf88b6001
   272ac:			; <UNDEFINED> instruction: 0xf88b4000
   272b0:			; <UNDEFINED> instruction: 0xf88b1003
   272b4:	ldr	r3, [r4, r2]!
   272b8:	mulne	r1, r9, r8
   272bc:	andeq	pc, r5, fp, lsl #2
   272c0:	mulvs	r0, r9, r8
   272c4:	mulcs	r2, r9, r8
   272c8:	blmi	5e7700 <npth_sleep@plt+0x5e1a18>
   272cc:			; <UNDEFINED> instruction: 0xf00400b5
   272d0:	b	1128318 <npth_sleep@plt+0x1122630>
   272d4:			; <UNDEFINED> instruction: 0xf0051412
   272d8:	subseq	r0, r2, ip, lsl r5
   272dc:	b	11784d0 <npth_sleep@plt+0x11727e8>
   272e0:	ldmeq	r6!, {r0, r4, r7, r8, sl, ip}^
   272e4:	smlalbteq	pc, r4, r1, r3	; <UNPREDICTABLE>
   272e8:	andseq	pc, lr, #2
   272ec:	ldcpl	13, cr5, [ip, #-380]	; 0xfffffe84
   272f0:	ldcpl	13, cr5, [sl], {157}	; 0x9d
   272f4:			; <UNDEFINED> instruction: 0xf88b5c5b
   272f8:			; <UNDEFINED> instruction: 0xf88b7001
   272fc:			; <UNDEFINED> instruction: 0xf88b5000
   27300:			; <UNDEFINED> instruction: 0xf88b4003
   27304:			; <UNDEFINED> instruction: 0xf88b2004
   27308:	str	r3, [sl, r2]
   2730c:	ldrdlt	pc, [r0], -sp
   27310:	ldrbmi	lr, [r8], -r3, asr #14
   27314:	svclt	0x0000e785
   27318:	muleq	r1, r4, r7
   2731c:	andeq	r4, r1, r0, asr #13
   27320:	andeq	r4, r1, sl, lsr #12
   27324:	strdeq	r4, [r1], -ip
   27328:			; <UNDEFINED> instruction: 0x000145b0
   2732c:	mvnsmi	lr, sp, lsr #18
   27330:	strmi	r4, [ip], -r6, lsl #12
   27334:			; <UNDEFINED> instruction: 0x4617461d
   27338:	stmdbcs	r0, {r1, r3, r4, r5, r7, r8, r9, ip, sp, pc}
   2733c:			; <UNDEFINED> instruction: 0xf005d04b
   27340:	ldmdbne	r2!, {r0, sl, fp}
   27344:			; <UNDEFINED> instruction: 0x46344639
   27348:	cdpeq	0, 3, cr15, cr10, cr15, {2}
   2734c:	blcc	a53a4 <npth_sleep@plt+0x9f6bc>
   27350:	blcs	fe7ee578 <npth_sleep@plt+0xfe7e8890>
   27354:	ldrne	lr, [r3, #-2639]	; 0xfffff5b1
   27358:	teqeq	r7, #1073741825	; 0x40000001	; <UNPREDICTABLE>
   2735c:			; <UNDEFINED> instruction: 0xf105bf98
   27360:	andvc	r0, fp, r0, lsr r3
   27364:	stccc	8, cr15, [r1], {20}
   27368:	movweq	pc, #61443	; 0xf003	; <UNPREDICTABLE>
   2736c:			; <UNDEFINED> instruction: 0xf1032b09
   27370:	svclt	0x00980537
   27374:	ldreq	pc, [r0, #-259]!	; 0xfffffefd
   27378:	subvc	r4, sp, r2, lsr #5
   2737c:	adcmi	sp, r6, #16
   27380:	movwcs	fp, #3852	; 0xf0c
   27384:	movweq	pc, #4108	; 0x100c	; <UNPREDICTABLE>
   27388:			; <UNDEFINED> instruction: 0xf881b11b
   2738c:	tstcc	r3, r2
   27390:			; <UNDEFINED> instruction: 0x4601e7dc
   27394:			; <UNDEFINED> instruction: 0x4640e7da
   27398:	mrrc	7, 13, pc, r2, cr13	; <UNPREDICTABLE>
   2739c:			; <UNDEFINED> instruction: 0x4607b110
   273a0:	andvc	r2, r3, r0, lsl #6
   273a4:	pop	{r3, r4, r5, r9, sl, lr}
   273a8:	ldfned	f0, [r9], {240}	; 0xf0
   273ac:			; <UNDEFINED> instruction: 0xf004fb01
   273b0:	stmdaeq	r1, {r8, ip, sp, lr, pc}
   273b4:	rscle	r2, lr, r0, lsl #24
   273b8:			; <UNDEFINED> instruction: 0xf9daf009
   273bc:	smlatble	r6, r0, r2, r4
   273c0:			; <UNDEFINED> instruction: 0xf7dd4640
   273c4:	stmdacs	r0, {r1, r2, r3, r4, r5, sl, fp, sp, lr, pc}
   273c8:	strmi	sp, [r7], -ip, ror #1
   273cc:			; <UNDEFINED> instruction: 0x200ce7b7
   273d0:	b	ff7e5350 <npth_sleep@plt+0xff7df668>
   273d4:	ldrmi	lr, [r0], -r6, ror #15
   273d8:	svclt	0x0000e7e2
   273dc:	mvnsmi	lr, #737280	; 0xb4000
   273e0:			; <UNDEFINED> instruction: 0xf8904606
   273e4:	ldrmi	r9, [r0], r0
   273e8:	rsble	r2, fp, r0, lsl #20
   273ec:	ldcne	8, cr1, [r5], #544	; 0x220
   273f0:	cdpne	8, 4, cr3, cr10, cr1, {0}
   273f4:	teqeq	r0, #1073741866	; 0x4000002a	; <UNPREDICTABLE>
   273f8:	strteq	pc, [r0], #-41	; 0xffffffd7
   273fc:	sbcslt	r3, fp, #16640	; 0x4100
   27400:	svclt	0x00882c05
   27404:	stmdble	r3, {r0, r3, r8, r9, fp, sp}
   27408:	rscscc	pc, pc, pc, asr #32
   2740c:	mvnshi	lr, #12386304	; 0xbd0000
   27410:	stcgt	8, cr15, [r1], {21}
   27414:			; <UNDEFINED> instruction: 0xf1ac462f
   27418:			; <UNDEFINED> instruction: 0xf02c0430
   2741c:			; <UNDEFINED> instruction: 0xf1ae0e20
   27420:	rsclt	r0, r4, #1040	; 0x410
   27424:	svceq	0x0005f1be
   27428:	stccs	15, cr11, [r9], {136}	; 0x88
   2742c:			; <UNDEFINED> instruction: 0xf1b9d8ec
   27430:	stmdble	r3!, {r0, r3, r4, r5, r8, r9, sl, fp}
   27434:	svceq	0x0046f1b9
   27438:			; <UNDEFINED> instruction: 0xf1a9d81e
   2743c:	tsteq	fp, r7, lsr r3
   27440:			; <UNDEFINED> instruction: 0xf1bcb2db
   27444:	stmdble	r7, {r0, r3, r4, r5, r8, r9, sl, fp}
   27448:	svceq	0x0046f1bc
   2744c:			; <UNDEFINED> instruction: 0xf1acbf94
   27450:			; <UNDEFINED> instruction: 0xf1ac0437
   27454:	rsclt	r0, r4, #1459617792	; 0x57000000
   27458:	stfeqd	f7, [r1], {2}
   2745c:	mvfeqs	f7, f2
   27460:	strtmi	r4, [r3], #-1412	; 0xfffffa7c
   27464:	streq	pc, [r2, #-261]	; 0xfffffefb
   27468:	streq	lr, [r1], #-2990	; 0xfffff452
   2746c:	andle	r7, r8, r3, asr r0
   27470:	stcls	8, cr15, [r2], {21}
   27474:	ldr	r4, [sp, r2, ror #12]!
   27478:	cmpeq	r7, #1073741866	; 0x4000002a	; <UNPREDICTABLE>
   2747c:	sbcslt	r0, fp, #-1073741818	; 0xc0000006
   27480:			; <UNDEFINED> instruction: 0xf897e7df
   27484:			; <UNDEFINED> instruction: 0xf1b99000
   27488:	andsle	r0, r6, r0, lsl #30
   2748c:	svceq	0x0080f019
   27490:			; <UNDEFINED> instruction: 0xf7ddd1ba
   27494:	stmdavs	r3, {r1, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
   27498:	ands	pc, r9, r3, lsr r8	; <UNPREDICTABLE>
   2749c:	cdppl	4, 0, cr15, cr0, cr14, {4}
   274a0:	cdpcc	3, 4, cr15, cr0, cr14, {6}
   274a4:	svclt	0x000c45a0
   274a8:			; <UNDEFINED> instruction: 0xf04e4674
   274ac:	cfstrscs	mvf0, [r0], {1}
   274b0:	strcc	sp, [r1, -sl, lsr #3]
   274b4:	pop	{r3, r4, r5, r7, r8, r9, fp, ip}
   274b8:	strbmi	r8, [r4, #-1016]	; 0xfffffc08
   274bc:	blne	fee5bb54 <npth_sleep@plt+0xfee55e6c>
   274c0:	mvnshi	lr, #12386304	; 0xbd0000
   274c4:	svceq	0x0000f1b9
   274c8:	strbmi	sp, [r8], -r1, lsl #2
   274cc:			; <UNDEFINED> instruction: 0x4644e79e
   274d0:			; <UNDEFINED> instruction: 0xe7db4637
   274d4:	mvnsmi	lr, #737280	; 0xb4000
   274d8:	ldrmi	r4, [r1], r5, lsl #12
   274dc:	rsble	r2, pc, r0, lsl #20
   274e0:	cdpne	6, 4, cr2, cr8, cr0, {0}
   274e4:	ldrtmi	r4, [r1], -ip, lsr #12
   274e8:			; <UNDEFINED> instruction: 0xf8942901
   274ec:	subsle	lr, r8, r0
   274f0:			; <UNDEFINED> instruction: 0xf1beb156
   274f4:	subsle	r0, sl, sl, lsr pc
   274f8:	rscscc	pc, pc, pc, asr #32
   274fc:	mvnshi	lr, #12386304	; 0xbd0000
   27500:	mul	r1, r4, r8
   27504:	strmi	r3, [lr], -r1, lsl #8
   27508:	teqeq	r0, #-2147483605	; 0x8000002b	; <UNPREDICTABLE>
   2750c:	streq	pc, [r0, -lr, lsr #32]!
   27510:	sbcslt	r3, fp, #260	; 0x104
   27514:	svclt	0x00882f05
   27518:	stmiale	sp!, {r0, r3, r8, r9, fp, sp}^
   2751c:	mulgt	r1, r4, r8
   27520:	ldreq	pc, [r0, -ip, lsr #3]!
   27524:	stmdaeq	r0!, {r2, r3, r5, ip, sp, lr, pc}
   27528:	stmdaeq	r1, {r3, r5, r7, r8, ip, sp, lr, pc}^
   2752c:			; <UNDEFINED> instruction: 0xf1b8b2ff
   27530:	svclt	0x00880f05
   27534:	ldmle	pc, {r0, r3, r8, r9, sl, fp, sp}^	; <UNPREDICTABLE>
   27538:	svceq	0x0039f1be
   2753c:			; <UNDEFINED> instruction: 0xf1bed92e
   27540:	stmdale	r9!, {r1, r2, r6, r8, r9, sl, fp}
   27544:	teqeq	r7, #-2147483605	; 0x8000002b	; <UNPREDICTABLE>
   27548:	sbcslt	r0, fp, #-1073741818	; 0xc0000006
   2754c:	svceq	0x0039f1bc
   27550:			; <UNDEFINED> instruction: 0xf1bcd907
   27554:	svclt	0x00940f46
   27558:	ldreq	pc, [r7, -ip, lsr #3]!
   2755c:	ldrbeq	pc, [r7, -ip, lsr #3]	; <UNPREDICTABLE>
   27560:	strdcc	fp, [r1, -pc]
   27564:	strmi	r4, [r9, #1083]	; 0x43b
   27568:	streq	pc, [r2], #-260	; 0xfffffefc
   2756c:			; <UNDEFINED> instruction: 0xf800460f
   27570:			; <UNDEFINED> instruction: 0xd1b93f01
   27574:	cdpcs	8, 3, cr7, cr10, cr6, {1}
   27578:	strhlt	sp, [r6, #14]!
   2757c:	ldrtle	r0, [fp], #1586	; 0x632
   27580:	svc	0x006af7dd
   27584:			; <UNDEFINED> instruction: 0xf8336803
   27588:	ldreq	r3, [fp], #22
   2758c:	ldrmi	sp, [r9, #1460]!	; 0x5b4
   27590:	strcc	fp, [r1], #-3848	; 0xfffff0f8
   27594:			; <UNDEFINED> instruction: 0xe7afd011
   27598:	cmpeq	r7, #-2147483605	; 0x8000002b	; <UNPREDICTABLE>
   2759c:	sbcslt	r0, fp, #-1073741818	; 0xc0000006
   275a0:			; <UNDEFINED> instruction: 0xf1bee7d4
   275a4:	adcle	r0, fp, sl, lsr pc
   275a8:			; <UNDEFINED> instruction: 0xd1a52e00
   275ac:			; <UNDEFINED> instruction: 0xf894e7ac
   275b0:	strcc	lr, [r1], #-1
   275b4:	ldrmi	lr, [r9, #1960]!	; 0x7a8
   275b8:	blne	185bc38 <npth_sleep@plt+0x1855f50>
   275bc:	mvnshi	lr, #12386304	; 0xbd0000
   275c0:	ldrmi	r4, [r7], -r4, lsl #12
   275c4:	svclt	0x0000e7d6
   275c8:	strt	r2, [pc], r0, lsl #6
   275cc:	strt	r2, [sp], r1, lsl #6
   275d0:	svcmi	0x00f8e92d
   275d4:	strmi	r4, [sl], r0, lsl #13
   275d8:			; <UNDEFINED> instruction: 0x46994693
   275dc:	movwcs	fp, #275	; 0x113
   275e0:	andcc	pc, r0, r9, asr #17
   275e4:	strcs	r4, [r0, -r5, asr #12]
   275e8:	andsvs	pc, r7, r8, lsl r8	; <UNPREDICTABLE>
   275ec:	strteq	pc, [r0], #-38	; 0xffffffda
   275f0:	teqeq	r0, #-2147483607	; 0x80000029	; <UNPREDICTABLE>
   275f4:	blcs	276700 <npth_sleep@plt+0x270a18>
   275f8:	stccs	15, cr11, [r5], {136}	; 0x88
   275fc:	stmdavc	ip!, {r0, r1, r3, fp, ip, lr, pc}^
   27600:	nopeq	{36}	; 0x24
   27604:	blcc	10766cc <npth_sleep@plt+0x10709e4>
   27608:	svclt	0x00882c09
   2760c:	stmdale	r2, {r0, r2, r8, r9, fp, sp}
   27610:	strcc	r3, [r1, -r2, lsl #10]
   27614:	smlalttlt	lr, r6, r8, r7
   27618:	strbtle	r0, [r4], #-1586	; 0xfffff9ce
   2761c:	svc	0x001cf7dd
   27620:			; <UNDEFINED> instruction: 0xf8336803
   27624:	ldreq	r3, [fp], #22
   27628:	strbmi	sp, [r5, #-1373]	; 0xfffffaa3
   2762c:			; <UNDEFINED> instruction: 0xf815d003
   27630:	blcs	c36640 <npth_sleep@plt+0xc30958>
   27634:	strcc	sp, [r1, -lr, asr #32]
   27638:			; <UNDEFINED> instruction: 0xf1ba2001
   2763c:	eorsle	r0, fp, r0, lsl #30
   27640:	ldmdale	r0, {r0, r1, r2, r3, r4, r6, r8, sl, lr}^
   27644:	ldrbtcc	pc, [pc], #266	; 2764c <npth_sleep@plt+0x21964>	; <UNPREDICTABLE>
   27648:	tstcs	r0, r5, asr #12
   2764c:	andsgt	pc, r1, r8, lsl r8	; <UNPREDICTABLE>
   27650:	eorseq	pc, r0, #172, 2	; 0x2b
   27654:	nopeq	{44}	; 0x2c
   27658:	sbcslt	r3, r2, #66560	; 0x10400
   2765c:	svclt	0x00882a09
   27660:	stmdale	r5!, {r0, r2, r8, r9, fp, sp}
   27664:			; <UNDEFINED> instruction: 0xf1a6786e
   27668:			; <UNDEFINED> instruction: 0xf0260330
   2766c:			; <UNDEFINED> instruction: 0xf1ae0e20
   27670:	sbcslt	r0, fp, #1040	; 0x410
   27674:	svclt	0x00882b09
   27678:	svceq	0x0005f1be
   2767c:			; <UNDEFINED> instruction: 0xf1bcd818
   27680:	stmdble	r4!, {r0, r3, r4, r5, r8, r9, sl, fp}
   27684:	svceq	0x0046f1bc
   27688:			; <UNDEFINED> instruction: 0xf1acd81f
   2768c:	tsteq	r2, r7, lsr r2
   27690:	mrccs	2, 1, fp, cr9, cr2, {6}
   27694:	vmlacs.f16	s27, s12, s12	; <UNPREDICTABLE>
   27698:			; <UNDEFINED> instruction: 0xf1a6bf94
   2769c:			; <UNDEFINED> instruction: 0xf1a60337
   276a0:	sbcslt	r0, fp, #1543503873	; 0x5c000001
   276a4:	tstcc	r1, sl, lsl r4
   276a8:			; <UNDEFINED> instruction: 0xf8043502
   276ac:	strb	r2, [sp, r1, lsl #30]
   276b0:	movwcs	fp, #272	; 0x110
   276b4:	andcc	pc, r1, sl, lsl #16
   276b8:	svceq	0x0000f1b9
   276bc:	bne	101b6cc <npth_sleep@plt+0x10159e4>
   276c0:	andvc	pc, r0, r9, asr #17
   276c4:	pop	{r3, r5, r9, sl, lr}
   276c8:			; <UNDEFINED> instruction: 0xf1ac8ff8
   276cc:	tsteq	r2, r7, asr r2
   276d0:			; <UNDEFINED> instruction: 0xe7deb2d2
   276d4:	stccc	8, cr15, [r1], {21}
   276d8:	svclt	0x00082b30
   276dc:	adcle	r2, ip, r0
   276e0:	andcs	r3, r1, r1, lsl #14
   276e4:	andscs	lr, r6, r9, lsr #15
   276e8:			; <UNDEFINED> instruction: 0xf7de2500
   276ec:			; <UNDEFINED> instruction: 0x4628e952
   276f0:	svchi	0x00f8e8bd
   276f4:	addlt	fp, r2, r0, ror r5
   276f8:	andcs	r4, r0, #464	; 0x1d0
   276fc:			; <UNDEFINED> instruction: 0x460d4c1d
   27700:			; <UNDEFINED> instruction: 0x4611447e
   27704:	ldmdbpl	r4!, {r0, r1, r3, r5, r6, r9, sl, lr}
   27708:	stmdavs	r4!, {r1, r2, r9, sl, lr}
   2770c:			; <UNDEFINED> instruction: 0xf04f9401
   27710:			; <UNDEFINED> instruction: 0xf7ff0400
   27714:			; <UNDEFINED> instruction: 0x4604ff5d
   27718:	ldrdlt	fp, [sp, -r8]
   2771c:	eorvs	r1, ip, r4, lsl #23
   27720:	andcc	r9, r1, r0, lsl #16
   27724:	b	fe3656a0 <npth_sleep@plt+0xfe35f9b8>
   27728:	strmi	r4, [r4], -r1, lsl #12
   2772c:	bls	53db4 <npth_sleep@plt+0x4e0cc>
   27730:	movwcs	r4, #1584	; 0x630
   27734:			; <UNDEFINED> instruction: 0xf7ff3201
   27738:	orrlt	pc, r8, fp, asr #30
   2773c:	blmi	379f7c <npth_sleep@plt+0x374294>
   27740:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   27744:	blls	817b4 <npth_sleep@plt+0x7bacc>
   27748:	qaddle	r4, sl, r7
   2774c:	andlt	r4, r2, r0, lsr #12
   27750:	tstlt	sp, r0, ror sp
   27754:	ldrb	r6, [r1, r8, lsr #32]!
   27758:	strb	r2, [pc, r0, lsl #8]!
   2775c:	mrrc	7, 13, pc, r6, cr13	; <UNPREDICTABLE>
   27760:	vst1.8	{d20-d21}, [pc], r6
   27764:	stmdami	r6, {r2, r7, r8, ip, sp, lr}
   27768:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
   2776c:			; <UNDEFINED> instruction: 0xf934f7fc
   27770:	andeq	r7, r2, r0, lsl r3
   27774:	muleq	r0, ip, r5
   27778:	ldrdeq	r7, [r2], -r0
   2777c:	andeq	r4, r1, ip, asr r1
   27780:	andeq	r4, r1, r2, asr #2
   27784:	blcs	45798 <npth_sleep@plt+0x3fab0>
   27788:	ldrbtlt	sp, [r0], #69	; 0x45
   2778c:	streq	pc, [r1], -r1
   27790:	strmi	r4, [r1], -r4, lsl #12
   27794:	blcs	97141c <npth_sleep@plt+0x96b734>
   27798:	blcs	b1b7e0 <npth_sleep@plt+0xb15af8>
   2779c:	strcs	fp, [r0, #-3860]	; 0xfffff0ec
   277a0:	streq	pc, [r1, #-6]
   277a4:	eorvc	fp, r3, r5, asr #18
   277a8:	strcc	r7, [r1], #-2123	; 0xfffff7b5
   277ac:	blcs	33bb8 <npth_sleep@plt+0x2ded0>
   277b0:	bne	85bf7c <npth_sleep@plt+0x856294>
   277b4:			; <UNDEFINED> instruction: 0x4770bcf0
   277b8:	ldrb	r7, [r5, r7, lsr #32]!
   277bc:	stccs	8, cr7, [r0, #-308]	; 0xfffffecc
   277c0:			; <UNDEFINED> instruction: 0xf891d0f1
   277c4:			; <UNDEFINED> instruction: 0xf1bcc002
   277c8:	rscle	r0, ip, r0, lsl #30
   277cc:	svclt	0x009c2d39
   277d0:			; <UNDEFINED> instruction: 0xf005012d
   277d4:	stmdble	r5, {r4, r5, r6, r7, r8, sl}
   277d8:	svclt	0x00942d46
   277dc:	ldclcc	13, cr3, [r7, #-220]	; 0xffffff24
   277e0:	rsclt	r0, sp, #1073741835	; 0x4000000b
   277e4:	svceq	0x0039f1bc
   277e8:			; <UNDEFINED> instruction: 0xf1acbf9c
   277ec:	blx	17ea8b4 <npth_sleep@plt+0x17e4bcc>
   277f0:	stmdble	r8, {r2, r3, r7, sl, fp, ip, sp, lr, pc}
   277f4:	svceq	0x0046f1bc
   277f8:			; <UNDEFINED> instruction: 0xf1acbf94
   277fc:			; <UNDEFINED> instruction: 0xf1ac0c37
   27800:	blx	17ea964 <npth_sleep@plt+0x17e4c7c>
   27804:	strbtmi	pc, [r5], #-3212	; 0xfffff374	; <UNPREDICTABLE>
   27808:			; <UNDEFINED> instruction: 0xf0153102
   2780c:	svclt	0x001405ff
   27810:	eorvc	r7, r2, r5, lsr #32
   27814:	ldrmi	lr, [r8], -r8, asr #15
   27818:	svclt	0x00004770
   2781c:			; <UNDEFINED> instruction: 0x4604b5f8
   27820:	mulgt	r0, r0, r8
   27824:	ldrmi	r4, [r6], -sp, lsl #12
   27828:	svceq	0x0000f1bc
   2782c:			; <UNDEFINED> instruction: 0xf1bcd07a
   27830:	strmi	r0, [r3], -r5, lsr #30
   27834:			; <UNDEFINED> instruction: 0xf04f7858
   27838:	andle	r0, r7, r0, lsl #14
   2783c:	strcc	r3, [r1, -r1, lsl #6]
   27840:			; <UNDEFINED> instruction: 0x4684b138
   27844:	svceq	0x0025f1bc
   27848:	mvnsle	r7, r8, asr r8
   2784c:	cmple	sl, r0, lsl #16
   27850:	ldclne	7, cr3, [r8], #-4
   27854:	ldmib	r4!, {r0, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   27858:	subsle	r2, r3, r0, lsl #16
   2785c:	blcs	458f0 <npth_sleep@plt+0x3fc08>
   27860:			; <UNDEFINED> instruction: 0xf005d05e
   27864:	strmi	r0, [r1], -r1, lsl #4
   27868:	stceq	0, cr15, [r0], #-316	; 0xfffffec4
   2786c:	blcs	b1f8ac <npth_sleep@plt+0xb19bc4>
   27870:			; <UNDEFINED> instruction: 0xf04fbf14
   27874:			; <UNDEFINED> instruction: 0xf0020e00
   27878:			; <UNDEFINED> instruction: 0xf1be0e01
   2787c:	cmple	r7, r0, lsl #30
   27880:	strtmi	r7, [fp], -fp
   27884:	strcc	r3, [r1], #-257	; 0xfffffeff
   27888:	eorsle	r2, r5, r0, lsl #22
   2788c:	stmdavc	r5!, {r0, r2, r5, r8, r9, fp, sp}^
   27890:	stfcsd	f5, [r0, #-948]	; 0xfffffc4c
   27894:			; <UNDEFINED> instruction: 0xf894d0f4
   27898:			; <UNDEFINED> instruction: 0xf1bee002
   2789c:	rscle	r0, pc, r0, lsl #30
   278a0:	svclt	0x009c2d39
   278a4:			; <UNDEFINED> instruction: 0xf005012d
   278a8:	stmdble	r5, {r4, r5, r6, r7, r8, sl}
   278ac:	svclt	0x00942d46
   278b0:	ldclcc	13, cr3, [r7, #-220]	; 0xffffff24
   278b4:	rsclt	r0, sp, #1073741835	; 0x4000000b
   278b8:	svceq	0x0039f1be
   278bc:			; <UNDEFINED> instruction: 0xf1aebf9c
   278c0:	blx	17eb188 <npth_sleep@plt+0x17e54a0>
   278c4:	stmdble	r8, {r1, r2, r3, r7, r9, sl, fp, ip, sp, lr, pc}
   278c8:	svceq	0x0046f1be
   278cc:			; <UNDEFINED> instruction: 0xf1aebf94
   278d0:			; <UNDEFINED> instruction: 0xf1ae0e37
   278d4:	blx	17eb238 <npth_sleep@plt+0x17e5550>
   278d8:	stmiavc	r3!, {r1, r2, r3, r7, r9, sl, fp, ip, sp, lr, pc}^
   278dc:	strcc	r4, [r2], #-1141	; 0xfffffb8b
   278e0:	ldrbeq	pc, [pc, #21]!	; 278fd <npth_sleep@plt+0x21c15>	; <UNPREDICTABLE>
   278e4:	tsteq	r1, r1, lsl #2	; <UNPREDICTABLE>
   278e8:			; <UNDEFINED> instruction: 0xf801bf14
   278ec:			; <UNDEFINED> instruction: 0xf8015c01
   278f0:	strcc	r6, [r1], #-3073	; 0xfffff3ff
   278f4:	bicle	r2, r9, r0, lsl #22
   278f8:	addsmi	r1, pc, #45056	; 0xb000
   278fc:	movwcs	fp, #3844	; 0xf04
   27900:	tstle	r2, fp
   27904:	ldmvc	sl, {r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
   27908:	ldmvc	r8, {r1, r4, r5, r8, ip, sp, pc}^
   2790c:	ldr	r3, [r5, r2, lsl #6]
   27910:			; <UNDEFINED> instruction: 0xf881462b
   27914:	ldr	ip, [r5, r0]!
   27918:	strcc	r3, [r1, -r1, lsl #6]
   2791c:	ldr	r4, [r1, r4, lsl #13]
   27920:	strb	r4, [sl, r1, lsl #12]!
   27924:	andcs	r4, r1, r7, ror #12
   27928:	blmi	161780 <npth_sleep@plt+0x15ba98>
   2792c:	stmdbmi	r4, {r2, r3, r4, r7, r9, sp}
   27930:	ldrbtmi	r4, [fp], #-2052	; 0xfffff7fc
   27934:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   27938:	ldmib	r0, {r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2793c:	andeq	r3, r1, lr, asr #31
   27940:	andeq	r3, r1, r0, lsr #31
   27944:			; <UNDEFINED> instruction: 0x00013fb6
   27948:	mvnsmi	lr, sp, lsr #18
   2794c:	stmdavc	r1, {r2, r9, sl, lr}
   27950:	subsle	r2, pc, r0, lsl #18
   27954:	vmax.s8	d20, d0, d5
   27958:	andcs	r2, r1, r9, lsl #12
   2795c:			; <UNDEFINED> instruction: 0xf815e003
   27960:	andcc	r1, r3, r1, lsl #30
   27964:			; <UNDEFINED> instruction: 0xf1a1b1a1
   27968:	andcs	r0, r0, #-2013265920	; 0x88000000
   2796c:	blcs	2944e0 <npth_sleep@plt+0x28e7f8>
   27970:	vpmax.u8	d15, d3, d22
   27974:			; <UNDEFINED> instruction: 0xf003bf98
   27978:	ldmdbcs	pc, {r0, r9}	; <UNPREDICTABLE>
   2797c:			; <UNDEFINED> instruction: 0xf042bf98
   27980:	bcs	2818c <npth_sleep@plt+0x224a4>
   27984:			; <UNDEFINED> instruction: 0xf815d1eb
   27988:	andcc	r1, r1, r1, lsl #30
   2798c:	mvnle	r2, r0, lsl #18
   27990:	ldmdb	r6, {r0, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   27994:			; <UNDEFINED> instruction: 0xb3a84607
   27998:	mulgt	r0, r4, r8
   2799c:	svceq	0x0000f1bc
   279a0:	mrcmi	0, 0, sp, cr15, cr10, {1}
   279a4:			; <UNDEFINED> instruction: 0xf04f4605
   279a8:	ldrbtmi	r0, [lr], #-2091	; 0xfffff7d5
   279ac:			; <UNDEFINED> instruction: 0xf01ee00a
   279b0:	eorle	r0, sl, r1, lsl #30
   279b4:	svc	0x0044f7dd
   279b8:			; <UNDEFINED> instruction: 0xf8143503
   279bc:			; <UNDEFINED> instruction: 0xf1bccf01
   279c0:	andsle	r0, sp, r0, lsl #30
   279c4:	msreq	CPSR_x, ip, lsr #3
   279c8:	cdpcs	2, 0, cr15, cr9, cr0, {2}
   279cc:	strbtmi	r4, [r3], -r8, lsr #12
   279d0:	ldrtmi	fp, [r2], -r9, asr #5
   279d4:	blx	bb1e00 <npth_sleep@plt+0xbac118>
   279d8:			; <UNDEFINED> instruction: 0xf04ffe01
   279dc:	stmible	r6!, {r2, r8}^
   279e0:	svceq	0x001ff1bc
   279e4:			; <UNDEFINED> instruction: 0xf1bcd9e6
   279e8:			; <UNDEFINED> instruction: 0xf1050f20
   279ec:	tstle	sp, r1, lsl #6
   279f0:	svcgt	0x0001f814
   279f4:	andhi	pc, r0, r5, lsl #17
   279f8:			; <UNDEFINED> instruction: 0xf1bc461d
   279fc:	mvnle	r0, r0, lsl #30
   27a00:	eorvc	r2, fp, r0, lsl #6
   27a04:	pop	{r3, r4, r5, r9, sl, lr}
   27a08:	stfnep	f0, [fp], #-960	; 0xfffffc40
   27a0c:	andgt	pc, r0, r5, lsl #17
   27a10:	bfi	r4, sp, #12, #7
   27a14:	ldr	r2, [fp, r1]!
   27a18:	movwcs	r4, #1541	; 0x605
   27a1c:	ldrb	r7, [r1, fp, lsr #32]!
   27a20:	andeq	r3, r1, lr, asr #30
   27a24:	tstcs	r1, sl, lsl #12
   27a28:	svclt	0x0000e6f8
   27a2c:	tstcs	r0, sl, lsl #12
   27a30:	svclt	0x0000e6f4
   27a34:	tstcs	r1, sl, lsl #12
   27a38:	svclt	0x0000e6a4
   27a3c:	tstcs	r0, sl, lsl #12
   27a40:	svclt	0x0000e6a0
   27a44:	stmdavc	r4, {r4, r5, r6, r7, r8, sl, ip, sp, pc}
   27a48:	subsle	r2, r1, r0, lsr ip
   27a4c:	ldfeqd	f7, [r0], #-656	; 0xfffffd70
   27a50:	vst3.32			; <UNDEFINED> instruction: 0xf48cfa5f
   27a54:	svclt	0x00882c09
   27a58:	ldmdale	r3, {r8, r9, sl, sp}
   27a5c:			; <UNDEFINED> instruction: 0xf1a47844
   27a60:	cfstr64ne	mvdx0, [r6], {48}	; 0x30
   27a64:			; <UNDEFINED> instruction: 0xf04f2700
   27a68:	and	r0, r3, sl, lsl #28
   27a6c:	svcmi	0x0001f816
   27a70:	ldreq	pc, [r0, #-420]!	; 0xfffffe5c
   27a74:	ldrtmi	fp, [r0], -sp, ror #5
   27a78:	blx	3b2ea6 <npth_sleep@plt+0x3ad1be>
   27a7c:			; <UNDEFINED> instruction: 0xf1a4c707
   27a80:	ldmible	r3!, {r4, r5, sl, fp}^
   27a84:	stmdavc	r1, {r0, r1, r2, r3, sp, lr}
   27a88:	teqle	sl, lr, lsr #18
   27a8c:	mcrrne	8, 4, r7, r4, cr5
   27a90:	eorsle	r2, r8, r0, lsr sp
   27a94:	teqeq	r0, r5, lsr #3	; <UNPREDICTABLE>
   27a98:	stmdacs	r9, {r3, r6, r7, r9, ip, sp, pc}
   27a9c:	andcs	fp, r0, r8, lsl #31
   27aa0:	andcs	sp, r0, sl, lsl #16
   27aa4:			; <UNDEFINED> instruction: 0xf814260a
   27aa8:	blx	1bf6b6 <npth_sleep@plt+0x1b99ce>
   27aac:			; <UNDEFINED> instruction: 0xf1a51000
   27ab0:	sbclt	r0, sp, #48, 2
   27ab4:	ldmible	r6!, {r0, r3, r8, sl, fp, sp}^
   27ab8:	stmdavc	r2!, {r4, sp, lr}
   27abc:			; <UNDEFINED> instruction: 0xd1202a2e
   27ac0:	stclne	8, cr7, [r0], #-388	; 0xfffffe7c
   27ac4:	eorle	r2, r4, r0, lsr r9
   27ac8:	eorseq	pc, r0, #1073741864	; 0x40000028
   27acc:	stmdbcs	r9, {r0, r4, r6, r7, r9, ip, sp, pc}
   27ad0:	strcs	fp, [r0], #-3976	; 0xfffff078
   27ad4:	strcs	sp, [r0], #-2058	; 0xfffff7f6
   27ad8:			; <UNDEFINED> instruction: 0xf810250a
   27adc:	blx	16f6ea <npth_sleep@plt+0x169a02>
   27ae0:			; <UNDEFINED> instruction: 0xf1a12404
   27ae4:	sbcslt	r0, r1, #48, 4
   27ae8:	ldmible	r6!, {r0, r3, r8, fp, sp}^
   27aec:	ldcllt	0, cr6, [r0, #112]!	; 0x70
   27af0:			; <UNDEFINED> instruction: 0xf1a47844
   27af4:	rsclt	r0, lr, #48, 10	; 0xc000000
   27af8:	svclt	0x00882e09
   27afc:	stceq	0, cr15, [r0], {79}	; 0x4f
   27b00:	andcs	sp, r0, pc, lsr #17
   27b04:	stmvc	r1, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
   27b08:	stmdbcs	r9, {r4, r5, r8, fp, ip, sp}
   27b0c:	strdcs	sp, [r0, -r9]
   27b10:	stmiavc	r2!, {r0, r1, r2, r6, r7, r8, r9, sl, sp, lr, pc}
   27b14:	bcs	2763dc <npth_sleep@plt+0x2706f4>
   27b18:	andcs	sp, r0, #3981312	; 0x3cc000
   27b1c:	svclt	0x0000e7db
   27b20:			; <UNDEFINED> instruction: 0xb122b508
   27b24:	ldrmi	r4, [r1], -r4, lsl #16
   27b28:			; <UNDEFINED> instruction: 0xf7fb4478
   27b2c:			; <UNDEFINED> instruction: 0x4608fe13
   27b30:	svc	0x0058f7dd
   27b34:	ldrb	r4, [r5, r2, lsl #12]!
   27b38:	strdeq	r3, [r1], -r4
   27b3c:	stmdacs	r8!, {r3, r9, sl, lr}
   27b40:			; <UNDEFINED> instruction: 0x461a4611
   27b44:	stcle	0, cr13, [sp], {24}
   27b48:	svclt	0x0008280a
   27b4c:	andle	r2, r7, r2
   27b50:	svclt	0x00082814
   27b54:	andle	r2, r3, r3
   27b58:	svclt	0x00142800
   27b5c:	andcs	r2, r1, r4
   27b60:	stcllt	7, cr15, [lr, #-1004]!	; 0xfffffc14
   27b64:	svclt	0x00082832
   27b68:	rscsle	r2, r9, r6
   27b6c:	svclt	0x00142864
   27b70:	andcs	r2, r7, r4
   27b74:	stcllt	7, cr15, [r4, #-1004]!	; 0xfffffc14
   27b78:	ldrb	r2, [r1, r5]!
   27b7c:	ldrbtmi	r4, [fp], #-2830	; 0xfffff4f2
   27b80:	stmdblt	r8!, {r3, r4, fp, sp, lr}^
   27b84:			; <UNDEFINED> instruction: 0x460cb510
   27b88:	andmi	r2, sl, r1, lsl #2
   27b8c:	andle	r6, r9, r9, lsl r0
   27b90:	andcs	r4, r5, #163840	; 0x28000
   27b94:			; <UNDEFINED> instruction: 0xf7dd4479
   27b98:	strtmi	lr, [r1], -r8, lsr #20
   27b9c:	ldc2l	7, cr15, [sl, #1004]	; 0x3ec
   27ba0:	ldrbmi	r2, [r0, -r0]!
   27ba4:	ldrmi	r4, [r0], -r6, lsl #18
   27ba8:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   27bac:	b	765b28 <npth_sleep@plt+0x75fe40>
   27bb0:			; <UNDEFINED> instruction: 0xf7fb4621
   27bb4:	svclt	0x0000fdcf
   27bb8:	andeq	r7, r2, lr, lsl #27
   27bbc:	andeq	r3, r1, r0, lsr #27
   27bc0:	andeq	r3, r1, r2, asr #27
   27bc4:	mvnsmi	lr, #737280	; 0xb4000
   27bc8:	addlt	r4, r3, r1, lsl #13
   27bcc:	ldrmi	r4, [r1], -r8, lsl #12
   27bd0:	cdpne	3, 5, cr11, cr6, cr10, {0}
   27bd4:	strmi	r1, [r6], #-3652	; 0xfffff1bc
   27bd8:	streq	pc, [r1, -r0, asr #3]
   27bdc:	adcsmi	lr, r4, #1
   27be0:	bl	21bc4c <npth_sleep@plt+0x215f64>
   27be4:			; <UNDEFINED> instruction: 0xf9140804
   27be8:	stccs	15, cr5, [r0, #-4]
   27bec:			; <UNDEFINED> instruction: 0x461adaf7
   27bf0:	ldmdavc	sl, {r0, r1, r8, ip, sp, pc}
   27bf4:			; <UNDEFINED> instruction: 0xf9a0f7f9
   27bf8:	strmi	r4, [r5], -r9, asr #12
   27bfc:	mcr	7, 0, pc, cr0, cr13, {6}	; <UNPREDICTABLE>
   27c00:	strtmi	r4, [r8], -r4, lsl #12
   27c04:	ldmib	lr!, {r0, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   27c08:	svclt	0x00181c63
   27c0c:	strtmi	r4, [r0], -r4, asr #12
   27c10:	pop	{r0, r1, ip, sp, pc}
   27c14:			; <UNDEFINED> instruction: 0x460a83f0
   27c18:	strmi	r2, [r1], -r0, lsl #8
   27c1c:	strbmi	r9, [r8], -r0, lsl #8
   27c20:	ldcl	7, cr15, [ip, #-884]!	; 0xfffffc8c
   27c24:	strtmi	r4, [r0], -r4, lsl #12
   27c28:	pop	{r0, r1, ip, sp, pc}
   27c2c:	svclt	0x000083f0
   27c30:	tstcs	r0, r8, lsl #16
   27c34:	ldrbtmi	fp, [r8], #-1288	; 0xfffffaf8
   27c38:	svc	0x0092f7dd
   27c3c:	tstcs	r0, r6, lsl #16
   27c40:			; <UNDEFINED> instruction: 0xf7dd4478
   27c44:	stmdami	r5, {r5, r7, r8, r9, sl, fp, sp, lr, pc}
   27c48:			; <UNDEFINED> instruction: 0x4008e8bd
   27c4c:	tstcs	r0, r8, ror r4
   27c50:	mrclt	7, 3, APSR_nzcv, cr0, cr13, {6}
   27c54:			; <UNDEFINED> instruction: 0xffffff03
   27c58:			; <UNDEFINED> instruction: 0xfffffedd
   27c5c:			; <UNDEFINED> instruction: 0xffffff2d
   27c60:			; <UNDEFINED> instruction: 0xf7ddb538
   27c64:	strmi	lr, [r4], -lr, lsl #25
   27c68:	addlt	fp, r4, #0, 2
   27c6c:	andcs	r4, r5, #98304	; 0x18000
   27c70:	ldrbtmi	r2, [r9], #-0
   27c74:	ldmib	r8!, {r0, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   27c78:	strtmi	r4, [r0], -r5, lsl #12
   27c7c:	mrc	7, 5, APSR_nzcv, cr2, cr13, {6}
   27c80:	strtmi	r4, [r8], -r1, lsl #12
   27c84:	stc2l	7, cr15, [r6, #-1004]!	; 0xfffffc14
   27c88:	andeq	r3, r1, r2, lsr #26
   27c8c:			; <UNDEFINED> instruction: 0xf7ddb510
   27c90:	stmdbmi	r5, {r1, r3, r4, r5, r8, sl, fp, sp, lr, pc}
   27c94:			; <UNDEFINED> instruction: 0x46044479
   27c98:	stmda	r2!, {r0, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   27c9c:			; <UNDEFINED> instruction: 0x4c03b908
   27ca0:			; <UNDEFINED> instruction: 0x4620447c
   27ca4:	svclt	0x0000bd10
   27ca8:	andeq	r3, r1, ip, lsr #26
   27cac:	andeq	r3, r1, r8, lsl sp
   27cb0:	addlt	fp, r3, r0, lsr r5
   27cb4:	strmi	fp, [sp], -r0, lsl #3
   27cb8:	strmi	r4, [r4], -pc, lsl #18
   27cbc:	ldrbtmi	r9, [r9], #-513	; 0xfffffdff
   27cc0:	andcs	r2, r0, r5, lsl #4
   27cc4:	ldmib	r0, {r0, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   27cc8:	strtmi	r9, [sl], -r1, lsl #22
   27ccc:	andlt	r4, r3, r1, lsr #12
   27cd0:	ldrhtmi	lr, [r0], -sp
   27cd4:	ldcllt	7, cr15, [r0], {251}	; 0xfb
   27cd8:	andls	r4, r1, #8, 18	; 0x20000
   27cdc:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   27ce0:	stmib	r2, {r0, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   27ce4:	stmdbmi	r6, {r0, r8, r9, fp, ip, pc}
   27ce8:	ldrbtmi	r4, [r9], #-1562	; 0xfffff9e6
   27cec:	pop	{r0, r1, ip, sp, pc}
   27cf0:			; <UNDEFINED> instruction: 0xf7fb4030
   27cf4:	svclt	0x0000bcc1
   27cf8:	andeq	r3, r1, r6, lsl #26
   27cfc:	andeq	r3, r1, r6, lsl sp
   27d00:	andeq	r1, r1, sl, lsr #1
   27d04:	stmdavc	r3, {r3, r6, r8, ip, sp, pc}
   27d08:	andle	r2, r0, sp, lsr #22
   27d0c:	stmdavc	r3, {r4, r5, r6, r8, r9, sl, lr}^
   27d10:	mvnsle	r2, r0, lsl #22
   27d14:	ldrbtmi	r4, [r8], #-2050	; 0xfffff7fe
   27d18:	stmdami	r2, {r4, r5, r6, r8, r9, sl, lr}
   27d1c:			; <UNDEFINED> instruction: 0x47704478
   27d20:	andeq	r3, r1, sl, lsl sp
   27d24:	andeq	r3, r1, r4, lsl sp
   27d28:	stmdavc	r3, {r3, r6, r8, ip, sp, pc}
   27d2c:	andle	r2, r0, sp, lsr #22
   27d30:	stmdavc	r3, {r4, r5, r6, r8, r9, sl, lr}^
   27d34:	mvnsle	r2, r0, lsl #22
   27d38:	ldrbtmi	r4, [r8], #-2050	; 0xfffff7fe
   27d3c:	stmdami	r2, {r4, r5, r6, r8, r9, sl, lr}
   27d40:			; <UNDEFINED> instruction: 0x47704478
   27d44:	andeq	r3, r1, r2, lsl #26
   27d48:	strdeq	r3, [r1], -ip
   27d4c:	svclt	0x0000e73a
   27d50:	addlt	fp, r2, r0, lsl r5
   27d54:	ldrsbtgt	pc, [ip], -pc	; <UNPREDICTABLE>
   27d58:			; <UNDEFINED> instruction: 0xf88d461c
   27d5c:	strbtmi	r4, [fp], -r0
   27d60:	ldrbtmi	r4, [ip], #3085	; 0xc0d
   27d64:	andmi	pc, r4, ip, asr r8	; <UNPREDICTABLE>
   27d68:	strls	r6, [r1], #-2084	; 0xfffff7dc
   27d6c:	streq	pc, [r0], #-79	; 0xffffffb1
   27d70:			; <UNDEFINED> instruction: 0xf88d2400
   27d74:			; <UNDEFINED> instruction: 0xf7ff4001
   27d78:	bmi	267a14 <npth_sleep@plt+0x261d2c>
   27d7c:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
   27d80:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   27d84:	subsmi	r9, sl, r1, lsl #22
   27d88:	andlt	sp, r2, r1, lsl #2
   27d8c:			; <UNDEFINED> instruction: 0xf7ddbd10
   27d90:	svclt	0x0000e93e
   27d94:	andeq	r6, r2, lr, lsr #25
   27d98:	muleq	r0, ip, r5
   27d9c:	muleq	r2, r2, ip
   27da0:	str	r2, [pc, -r0, lsl #6]
   27da4:			; <UNDEFINED> instruction: 0x4605b570
   27da8:	cmplt	r9, ip, lsl #12
   27dac:			; <UNDEFINED> instruction: 0xf7dd4608
   27db0:			; <UNDEFINED> instruction: 0x4621ebb0
   27db4:	strmi	r2, [r2], -r0, lsl #6
   27db8:	pop	{r3, r5, r9, sl, lr}
   27dbc:	smlsdx	r1, r0, r0, r4
   27dc0:	strmi	r4, [sl], -r4, lsl #24
   27dc4:	movwcs	r4, #1576	; 0x628
   27dc8:			; <UNDEFINED> instruction: 0x4621447c
   27dcc:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   27dd0:	svclt	0x0000e6f8
   27dd4:	andeq	lr, r0, r0, asr fp
   27dd8:	bcc	949e8 <npth_sleep@plt+0x8ed00>
   27ddc:	mcrne	5, 2, fp, cr12, cr0, {3}
   27de0:	strmi	r1, [r6], -sp, lsl #17
   27de4:	svccc	0x0001f814
   27de8:	blcs	fe7f96b4 <npth_sleep@plt+0xfe7f39cc>
   27dec:	andsne	lr, r3, #323584	; 0x4f000
   27df0:	eorseq	pc, r7, r2, lsl #2
   27df4:			; <UNDEFINED> instruction: 0xf102bf98
   27df8:			; <UNDEFINED> instruction: 0xf7dd0030
   27dfc:	stmdavc	r3!, {r1, r2, r9, sl, fp, sp, lr, pc}
   27e00:			; <UNDEFINED> instruction: 0xf0034631
   27e04:	blcs	268a48 <npth_sleep@plt+0x262d60>
   27e08:	eorseq	pc, r7, r3, lsl #2
   27e0c:			; <UNDEFINED> instruction: 0xf103bf98
   27e10:			; <UNDEFINED> instruction: 0xf7dd0030
   27e14:	adcmi	lr, ip, #16000	; 0x3e80
   27e18:	ldfltp	f5, [r0, #-912]!	; 0xfffffc70
   27e1c:	svclt	0x00004770
   27e20:	mvnsmi	lr, #737280	; 0xb4000
   27e24:	stmdbcs	r0, {r0, r1, r7, ip, sp, pc}
   27e28:	addhi	pc, r7, r0
   27e2c:	stmdbcc	r1, {r0, r2, r6, r9, sl, fp, ip}
   27e30:	ldrmi	r1, [r7], -r6, asr #16
   27e34:	strtmi	r2, [r9], -r1
   27e38:	adcsmi	lr, fp, #15
   27e3c:			; <UNDEFINED> instruction: 0xf1a3d04f
   27e40:	svccs	0x0000035c
   27e44:			; <UNDEFINED> instruction: 0xf383fab3
   27e48:	cmpne	r3, #323584	; 0x4f000
   27e4c:	movwcs	fp, #3848	; 0xf08
   27e50:	cmple	r4, r0, lsl #22
   27e54:	adcsmi	r3, r1, #1
   27e58:			; <UNDEFINED> instruction: 0xf811d00d
   27e5c:	blcs	1ff7a68 <npth_sleep@plt+0x1ff1d80>
   27e60:	blcs	817ac8 <npth_sleep@plt+0x811de0>
   27e64:	andeq	pc, sl, #-1073741784	; 0xc0000028
   27e68:	bcs	11e20c <npth_sleep@plt+0x118524>
   27e6c:	adcsmi	sp, r1, #52, 16	; 0x340000
   27e70:	andeq	pc, r2, r0, lsl #2
   27e74:			; <UNDEFINED> instruction: 0xf7dcd1f1
   27e78:			; <UNDEFINED> instruction: 0xf8dfeee4
   27e7c:	ldrbtmi	r9, [r9], #212	; 0xd4
   27e80:	strmi	r4, [r4], -r0, lsl #13
   27e84:	adcsmi	lr, fp, #14
   27e88:			; <UNDEFINED> instruction: 0xf1a3d03d
   27e8c:	blx	feca8804 <npth_sleep@plt+0xfeca2b1c>
   27e90:	ldmdbeq	r2, {r1, r7, r9, ip, sp, lr, pc}^
   27e94:	svclt	0x00082f00
   27e98:	bllt	fe8b06a0 <npth_sleep@plt+0xfe8aa9b8>
   27e9c:	strmi	r7, [r4], -r3, lsr #32
   27ea0:			; <UNDEFINED> instruction: 0xd01342b5
   27ea4:	svccc	0x0001f815
   27ea8:	blcs	1fef030 <npth_sleep@plt+0x1fe9348>
   27eac:	blcs	817b14 <npth_sleep@plt+0x811e2c>
   27eb0:	blcs	2de25c <npth_sleep@plt+0x2d8574>
   27eb4:	subseq	pc, ip, #79	; 0x4f
   27eb8:	tstle	r2, r2, lsr #32
   27ebc:			; <UNDEFINED> instruction: 0xf04f42b5
   27ec0:			; <UNDEFINED> instruction: 0xf104036e
   27ec4:			; <UNDEFINED> instruction: 0xf8040402
   27ec8:	mvnle	r3, r1, lsl #24
   27ecc:	strbmi	r2, [r0], -r0, lsl #6
   27ed0:	andlt	r7, r3, r3, lsr #32
   27ed4:	mvnshi	lr, #12386304	; 0xbd0000
   27ed8:	svceq	0x00f7f013
   27edc:	andcc	sp, r5, r7, asr #1
   27ee0:	blcs	3a1dcc <npth_sleep@plt+0x39c0e4>
   27ee4:	cmncs	r2, #2, 30
   27ee8:	strcc	r7, [r2], #-99	; 0xffffff9d
   27eec:	blcs	35c254 <npth_sleep@plt+0x35656c>
   27ef0:	blcs	31bf48 <npth_sleep@plt+0x316260>
   27ef4:	blcs	25bf58 <npth_sleep@plt+0x256270>
   27ef8:	ldmdblt	r3!, {r1, r3, r4, ip, lr, pc}
   27efc:	strcc	r2, [r2], #-816	; 0xfffffcd0
   27f00:	stccc	8, cr15, [r1], {4}
   27f04:	subscs	lr, ip, #204, 14	; 0x3300000
   27f08:	movwls	r7, #34	; 0x22
   27f0c:	rscscc	pc, pc, #79	; 0x4f
   27f10:	tstcs	r1, fp, asr #12
   27f14:			; <UNDEFINED> instruction: 0xf7dd3404
   27f18:	strb	lr, [r1, r8, lsr #23]
   27f1c:	strcc	r2, [r2], #-870	; 0xfffffc9a
   27f20:	stccc	8, cr15, [r1], {4}
   27f24:	cmncs	r6, #188, 14	; 0x2f00000
   27f28:			; <UNDEFINED> instruction: 0xf8043402
   27f2c:	ldr	r3, [r7, r1, lsl #24]!
   27f30:	strcc	r2, [r2], #-866	; 0xfffffc9e
   27f34:	stccc	8, cr15, [r1], {4}
   27f38:			; <UNDEFINED> instruction: 0x2001e7b2
   27f3c:	mcr	7, 4, pc, cr0, cr12, {6}	; <UNPREDICTABLE>
   27f40:	strmi	r2, [r4], -r0, lsl #6
   27f44:	strbmi	r4, [r0], -r0, lsl #13
   27f48:	andlt	r7, r3, r3, lsr #32
   27f4c:	mvnshi	lr, #12386304	; 0xbd0000
   27f50:	andeq	r2, r1, r2, lsl sl
   27f54:			; <UNDEFINED> instruction: 0xf7ffb508
   27f58:	tstlt	r0, r3, ror #30	; <UNPREDICTABLE>
   27f5c:			; <UNDEFINED> instruction: 0xf7ffbd08
   27f60:	svclt	0x0000fe7f
   27f64:			; <UNDEFINED> instruction: 0x4606b5f0
   27f68:			; <UNDEFINED> instruction: 0x460f4d3f
   27f6c:	ldrsbt	pc, [ip], #143	; 0x8f	; <UNPREDICTABLE>
   27f70:	ldrbtmi	fp, [sp], #-139	; 0xffffff75
   27f74:	ldrsbtgt	pc, [r8], #143	; 0x8f	; <UNPREDICTABLE>
   27f78:	cfstrsge	mvf4, [r1], {254}	; 0xfe
   27f7c:			; <UNDEFINED> instruction: 0xf85ecd0f
   27f80:			; <UNDEFINED> instruction: 0xf8dcc00c
   27f84:			; <UNDEFINED> instruction: 0xf8cdc000
   27f88:			; <UNDEFINED> instruction: 0xf04fc024
   27f8c:	strgt	r0, [pc], #-3072	; 27f94 <npth_sleep@plt+0x222ac>
   27f90:	muleq	r3, r5, r8
   27f94:	andeq	lr, r3, r4, lsl #17
   27f98:			; <UNDEFINED> instruction: 0xf0014630
   27f9c:	cdpne	12, 0, cr15, cr4, cr15, {0}
   27fa0:	strcs	fp, [r1], #-3864	; 0xfffff0e8
   27fa4:	svclt	0x00082f00
   27fa8:	cmplt	ip, r1, lsl #8
   27fac:	bmi	c70fb4 <npth_sleep@plt+0xc6b2cc>
   27fb0:	ldrbtmi	r4, [sl], #-2863	; 0xfffff4d1
   27fb4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   27fb8:	subsmi	r9, sl, r9, lsl #22
   27fbc:			; <UNDEFINED> instruction: 0x4620d152
   27fc0:	ldcllt	0, cr11, [r0, #44]!	; 0x2c
   27fc4:			; <UNDEFINED> instruction: 0xf0014630
   27fc8:	strmi	pc, [r5], -sp, lsl #24
   27fcc:	eorsle	r2, pc, r0, lsl #16
   27fd0:	andcs	r4, r1, #36700160	; 0x2300000
   27fd4:			; <UNDEFINED> instruction: 0xf0012103
   27fd8:	strbtmi	pc, [r9], -r7, lsl #25	; <UNPREDICTABLE>
   27fdc:			; <UNDEFINED> instruction: 0xf0024628
   27fe0:	stmdacs	r6, {r0, r2, r4, r5, r7, sl, fp, ip, sp, lr, pc}
   27fe4:	movweq	pc, #369	; 0x171	; <UNPREDICTABLE>
   27fe8:			; <UNDEFINED> instruction: 0x9c00da01
   27fec:	stcge	3, cr11, [r7], {100}	; 0x64
   27ff0:	strtmi	r2, [r8], -r6, lsl #4
   27ff4:			; <UNDEFINED> instruction: 0xf0014621
   27ff8:	ldrdcc	pc, [r1], -pc	; <UNPREDICTABLE>
   27ffc:	bls	9c0bc <npth_sleep@plt+0x963d4>
   28000:	strtmi	sl, [r0], -r2, lsl #18
   28004:	svc	0x00c4f7dc
   28008:	bls	1146f0 <npth_sleep@plt+0x10ea08>
   2800c:	strtmi	sl, [r0], -r4, lsl #18
   28010:	svc	0x00bef7dc
   28014:	bls	19463c <npth_sleep@plt+0x18e954>
   28018:	strtmi	sl, [r0], -r6, lsl #18
   2801c:	svc	0x00b8f7dc
   28020:			; <UNDEFINED> instruction: 0xf89db158
   28024:			; <UNDEFINED> instruction: 0x0619301c
   28028:			; <UNDEFINED> instruction: 0x065ad510
   2802c:			; <UNDEFINED> instruction: 0xf003bf4c
   28030:	vbic.i32	d16, #48896	; 0x0000bf00
   28034:	blcs	228e48 <npth_sleep@plt+0x223160>
   28038:	strcs	sp, [r1], #-264	; 0xfffffef8
   2803c:	eorsvs	r2, fp, r0, lsl #6
   28040:			; <UNDEFINED> instruction: 0xf0014628
   28044:			; <UNDEFINED> instruction: 0xe7b2fabd
   28048:			; <UNDEFINED> instruction: 0xe7f9603c
   2804c:	ldrb	r2, [r7, r0, lsl #8]!
   28050:	b	fe5e5fcc <npth_sleep@plt+0xfe5e02e4>
   28054:	addlt	r4, r0, #44, 12	; 0x2c00000
   28058:			; <UNDEFINED> instruction: 0xe7a86038
   2805c:	strcs	r6, [r0], #-2987	; 0xfffff455
   28060:			; <UNDEFINED> instruction: 0xe7ed603b
   28064:	svc	0x00d2f7dc
   28068:	andeq	r3, r1, lr, lsr fp
   2806c:	muleq	r2, r8, sl
   28070:	muleq	r0, ip, r5
   28074:	andeq	r6, r2, lr, asr sl
   28078:			; <UNDEFINED> instruction: 0x4604b570
   2807c:	strmi	r4, [sp], -sp, lsl #28
   28080:	and	r4, r8, lr, ror r4
   28084:	b	ffae6000 <npth_sleep@plt+0xffae0318>
   28088:	stmdavc	r0!, {r3, r7, r8, ip, sp, pc}
   2808c:	svclt	0x0004287c
   28090:	strcc	r7, [r1], #-2144	; 0xfffff7a0
   28094:			; <UNDEFINED> instruction: 0x4631b150
   28098:			; <UNDEFINED> instruction: 0xf7dc4620
   2809c:			; <UNDEFINED> instruction: 0x4629ee50
   280a0:	strtmi	r4, [r0], -r2, lsl #12
   280a4:	bcs	390fc <npth_sleep@plt+0x33414>
   280a8:	ldrmi	sp, [r0], -ip, ror #3
   280ac:	andcs	fp, r1, r0, ror sp
   280b0:	svclt	0x0000bd70
   280b4:	andeq	r3, r1, r4, asr #19
   280b8:	stmdbcs	r0, {r0, r5, r9, fp, lr}
   280bc:	stmdacs	r0, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
   280c0:	ldrbtmi	r4, [sl], #-2848	; 0xfffff4e0
   280c4:	addlt	fp, r9, r0, lsr r5
   280c8:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   280cc:			; <UNDEFINED> instruction: 0xf04f9307
   280d0:	mrsle	r0, (UNDEF: 58)
   280d4:	bmi	7300dc <npth_sleep@plt+0x72a3f4>
   280d8:	ldrbtmi	r4, [sl], #-2842	; 0xfffff4e6
   280dc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   280e0:	subsmi	r9, sl, r7, lsl #22
   280e4:	andlt	sp, r9, sl, lsr #2
   280e8:	blge	1175b0 <npth_sleep@plt+0x1118c8>
   280ec:	strmi	sl, [ip], -r2, lsl #20
   280f0:			; <UNDEFINED> instruction: 0xf7ffa901
   280f4:	strmi	pc, [r5], -r7, lsr #25
   280f8:	rscle	r2, fp, r0, lsl #16
   280fc:	bge	192d1c <npth_sleep@plt+0x18d034>
   28100:	strtmi	sl, [r0], -r4, lsl #18
   28104:	ldc2	7, cr15, [lr], {255}	; 0xff
   28108:	rscle	r2, r3, r0, lsl #16
   2810c:	blls	14e918 <npth_sleep@plt+0x148c30>
   28110:	sfmle	f4, 4, [r1, #-616]	; 0xfffffd98
   28114:	ldrb	r2, [lr, r1]
   28118:	bls	dc890 <npth_sleep@plt+0xd6ba8>
   2811c:	addsmi	r9, sl, #5120	; 0x1400
   28120:	ldrshle	sp, [r7, #200]	; 0xc8
   28124:	blls	1ce938 <npth_sleep@plt+0x1c8c50>
   28128:	lfmle	f4, 2, [r3], #616	; 0x268
   2812c:			; <UNDEFINED> instruction: 0x4601d1d2
   28130:			; <UNDEFINED> instruction: 0xf7dc4628
   28134:	stmdacs	r0, {r1, r2, r4, r6, r7, r8, sl, fp, sp, lr, pc}
   28138:	strb	sp, [fp, ip, ror #21]
   2813c:	svc	0x0066f7dc
   28140:	andeq	r6, r2, lr, asr #18
   28144:	muleq	r0, ip, r5
   28148:	andeq	r6, r2, r6, lsr r9
   2814c:	svcmi	0x00f0e92d
   28150:	addlt	r4, r3, pc, lsl #12
   28154:	stmdacs	r0, {r1, r2, r4, r9, sl, lr}
   28158:	addhi	pc, pc, r0
   2815c:	strmi	r7, [r5], -r4, lsl #16
   28160:	svclt	0x00182c20
   28164:	tstle	r5, r9, lsl #24
   28168:	svcmi	0x0001f815
   2816c:	svclt	0x00182c09
   28170:	rscsle	r2, r9, r0, lsr #24
   28174:			; <UNDEFINED> instruction: 0xf0002c2d
   28178:	stmdavc	fp!, {r0, r6, r7, pc}
   2817c:	eorle	r2, r4, pc, lsr fp
   28180:	strtmi	r4, [r8], -r2, ror #18
   28184:			; <UNDEFINED> instruction: 0xf7dc4479
   28188:	bllt	463840 <npth_sleep@plt+0x45db58>
   2818c:	ldrbtmi	r4, [r8], #-2144	; 0xfffff7a0
   28190:	blx	1ce6184 <npth_sleep@plt+0x1ce049c>
   28194:	cmnlt	r2, r2, ror r8
   28198:			; <UNDEFINED> instruction: 0xf1064d5e
   2819c:	ldrbtmi	r0, [sp], #-1032	; 0xfffffbf8
   281a0:	stcne	8, cr15, [r8], {84}	; 0x54
   281a4:	strcc	r4, [r8], #-1574	; 0xfffff9da
   281a8:			; <UNDEFINED> instruction: 0xf7fb4628
   281ac:			; <UNDEFINED> instruction: 0xf854fa65
   281b0:	bcs	331c8 <npth_sleep@plt+0x2d4e0>
   281b4:	ldmdavs	r3!, {r2, r4, r5, r6, r7, r8, ip, lr, pc}
   281b8:	svclt	0x00082b4d
   281bc:	cmple	sl, sp, lsr r8
   281c0:	andcs	r6, r0, sp, lsr r0
   281c4:	pop	{r0, r1, ip, sp, pc}
   281c8:	stmdavc	fp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}^
   281cc:	sbcsle	r2, sp, r0, lsl #22
   281d0:	ldccc	7, cr14, [r0], #-856	; 0xfffffca8
   281d4:	stmdble	r1, {r0, r3, sl, fp, sp}^
   281d8:	strtmi	r4, [r8], -pc, asr #18
   281dc:			; <UNDEFINED> instruction: 0xf7f74479
   281e0:	strmi	pc, [r0], r3, lsl #30
   281e4:	rsbsle	r2, fp, r0, lsl #16
   281e8:	stccs	8, cr6, [r0, #-20]	; 0xffffffec
   281ec:	addhi	pc, r4, r0
   281f0:			; <UNDEFINED> instruction: 0xf8df2300
   281f4:			; <UNDEFINED> instruction: 0xf8df9128
   281f8:	strmi	sl, [r4], -r8, lsr #2
   281fc:	ldrbtmi	r9, [r9], #768	; 0x300
   28200:	ldrbtmi	r4, [sl], #2888	; 0xb48
   28204:	movwls	r4, #5243	; 0x147b
   28208:			; <UNDEFINED> instruction: 0xf854e002
   2820c:	bicslt	r5, sp, r4, lsl #30
   28210:	blcs	462c4 <npth_sleep@plt+0x405dc>
   28214:	ldmdavs	r1!, {r0, r3, r4, r5, r6, r7, ip, lr, pc}^
   28218:	suble	r2, ip, r0, lsl #18
   2821c:			; <UNDEFINED> instruction: 0xe00546b3
   28220:	ldrdne	pc, [ip], -fp
   28224:	bleq	264658 <npth_sleep@plt+0x25e970>
   28228:	suble	r2, r4, r0, lsl #18
   2822c:			; <UNDEFINED> instruction: 0xf7dc4628
   28230:	stmdacs	r0, {r3, r4, r6, r8, sl, fp, sp, lr, pc}
   28234:			; <UNDEFINED> instruction: 0xf854d1f4
   28238:	bls	3fe50 <npth_sleep@plt+0x3a168>
   2823c:	ldrdcc	pc, [r0], -fp
   28240:	andls	r4, r0, #1744830464	; 0x68000000
   28244:	mvnle	r2, r0, lsl #26
   28248:			; <UNDEFINED> instruction: 0xf7dc4640
   2824c:	ldmdavs	r8!, {r2, r3, r4, r7, r9, sl, fp, sp, lr, pc}
   28250:	movwmi	r9, #23808	; 0x5d00
   28254:			; <UNDEFINED> instruction: 0x2000e7b4
   28258:	ldmdb	r6, {r0, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2825c:	ldmib	r2!, {r0, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   28260:	ldrmi	r2, [r1], -r0, lsl #4
   28264:	strtmi	r4, [r8], -r4, lsl #12
   28268:			; <UNDEFINED> instruction: 0xf7dd6022
   2826c:	mcrrne	9, 4, lr, r3, cr6	; <UNPREDICTABLE>
   28270:	eorsle	r4, r1, r5, lsl #12
   28274:	tstmi	sp, #3866624	; 0x3b0000
   28278:	stmdbcs	r0, {r1, r5, r7, r8, r9, sl, sp, lr, pc}
   2827c:	stmdami	sl!, {r0, r5, r7, ip, lr, pc}
   28280:			; <UNDEFINED> instruction: 0xf7fb4478
   28284:	ldmdavs	r1!, {r0, r3, r4, r5, r6, r7, r8, fp, ip, sp, lr, pc}^
   28288:	stfmid	f3, [r8], #-484	; 0xfffffe1c
   2828c:	ldrbtmi	r3, [ip], #-1544	; 0xfffff9f8
   28290:	ldmdavs	r1!, {r1, sp, lr, pc}^
   28294:	cmplt	r1, r8, lsl #12
   28298:			; <UNDEFINED> instruction: 0xf856683a
   2829c:	andsmi	r3, sl, #8, 24	; 0x800
   282a0:			; <UNDEFINED> instruction: 0x4620d0f7
   282a4:	blx	5e629a <npth_sleep@plt+0x5e05b2>
   282a8:	stmdami	r1!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   282ac:			; <UNDEFINED> instruction: 0xf7fb4478
   282b0:	andcs	pc, r0, r1, lsl fp	; <UNPREDICTABLE>
   282b4:	strbmi	lr, [r9], -r6, lsl #15
   282b8:			; <UNDEFINED> instruction: 0xf7dc4628
   282bc:	cmplt	r0, r2, lsl sp
   282c0:	ldrbmi	r4, [r1], -r8, lsr #12
   282c4:	stc	7, cr15, [ip, #-880]	; 0xfffffc90
   282c8:			; <UNDEFINED> instruction: 0xf04fb968
   282cc:	movwls	r3, #1023	; 0x3ff
   282d0:	mlasvs	r8, fp, r7, lr
   282d4:	ldr	r9, [r8, r0]
   282d8:	blcs	8c236c <npth_sleep@plt+0x8bc684>
   282dc:	svcge	0x0070f47f
   282e0:	rscscc	pc, pc, pc, asr #32
   282e4:	stmdbls	r1, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr, pc}
   282e8:	andcs	r2, r0, r5, lsl #4
   282ec:	mrc	7, 3, APSR_nzcv, cr12, cr12, {6}
   282f0:			; <UNDEFINED> instruction: 0xf7fb6821
   282f4:	str	pc, [r8, r1, asr #19]
   282f8:	str	r9, [r5, r0, lsl #10]!
   282fc:	stmib	r2!, {r0, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   28300:			; <UNDEFINED> instruction: 0x46032216
   28304:	rscscc	pc, pc, pc, asr #32
   28308:	smmla	fp, sl, r0, r6
   2830c:	andeq	r2, r1, r0, lsr #15
   28310:	ldrdeq	r3, [r1], -r2
   28314:	ldrdeq	r3, [r1], -sl
   28318:	andeq	r3, r1, r8, lsr #17
   2831c:	andeq	r8, r0, lr, ror #26
   28320:	andeq	r3, r1, r6, lsl #17
   28324:	andeq	r3, r1, r8, lsl #17
   28328:	andeq	r3, r1, r8, asr #15
   2832c:	andeq	r1, r1, r2, lsl #5
   28330:	andeq	r3, r1, r4, asr #26
   28334:			; <UNDEFINED> instruction: 0xf8dfb40f
   28338:	strlt	ip, [r0, #-92]	; 0xffffffa4
   2833c:	bge	1d4558 <npth_sleep@plt+0x1ce870>
   28340:	ldrbtmi	r4, [ip], #2837	; 0xb15
   28344:			; <UNDEFINED> instruction: 0xf852a802
   28348:			; <UNDEFINED> instruction: 0xf85c1b04
   2834c:	ldmdavs	fp, {r0, r1, ip, sp}
   28350:			; <UNDEFINED> instruction: 0xf04f9303
   28354:	andls	r0, r1, #0, 6
   28358:	stmib	r2, {r0, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2835c:	blle	372364 <npth_sleep@plt+0x36c67c>
   28360:	blmi	37aba0 <npth_sleep@plt+0x374eb8>
   28364:	stmdals	r2, {r1, r3, r4, r5, r6, sl, lr}
   28368:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2836c:	subsmi	r9, sl, r3, lsl #22
   28370:	andlt	sp, r5, lr, lsl #2
   28374:	bl	1664f0 <npth_sleep@plt+0x160808>
   28378:	ldrbmi	fp, [r0, -r4]!
   2837c:	stmdb	r2!, {r0, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   28380:			; <UNDEFINED> instruction: 0xf7dc6800
   28384:			; <UNDEFINED> instruction: 0x4601effc
   28388:	ldrbtmi	r4, [r8], #-2053	; 0xfffff7fb
   2838c:			; <UNDEFINED> instruction: 0xf9e2f7fb
   28390:	mrc	7, 1, APSR_nzcv, cr12, cr12, {6}
   28394:	andeq	r6, r2, lr, asr #13
   28398:	muleq	r0, ip, r5
   2839c:	andeq	r6, r2, ip, lsr #13
   283a0:	andeq	r3, r1, lr, lsr r7
   283a4:			; <UNDEFINED> instruction: 0xf8dfb40f
   283a8:	strlt	ip, [r0, #-76]	; 0xffffffb4
   283ac:	bge	1d45c8 <npth_sleep@plt+0x1ce8e0>
   283b0:	ldrbtmi	r4, [ip], #2833	; 0xb11
   283b4:			; <UNDEFINED> instruction: 0xf852a802
   283b8:			; <UNDEFINED> instruction: 0xf85c1b04
   283bc:	ldmdavs	fp, {r0, r1, ip, sp}
   283c0:			; <UNDEFINED> instruction: 0xf04f9303
   283c4:	andls	r0, r1, #0, 6
   283c8:	stmib	sl, {r0, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   283cc:	blmi	2bac00 <npth_sleep@plt+0x2b4f18>
   283d0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   283d4:	svclt	0x00ac2800
   283d8:	andcs	r9, r0, r2, lsl #16
   283dc:	blls	10244c <npth_sleep@plt+0xfc764>
   283e0:	qaddle	r4, sl, r4
   283e4:			; <UNDEFINED> instruction: 0xf85db005
   283e8:	andlt	lr, r4, r4, lsl #22
   283ec:			; <UNDEFINED> instruction: 0xf7dc4770
   283f0:	svclt	0x0000ee0e
   283f4:	andeq	r6, r2, lr, asr r6
   283f8:	muleq	r0, ip, r5
   283fc:	andeq	r6, r2, r0, asr #12
   28400:			; <UNDEFINED> instruction: 0x4604b510
   28404:	teqlt	r8, r0, lsl #17
   28408:			; <UNDEFINED> instruction: 0xf7fb6821
   2840c:	stmiavs	r0!, {r0, r1, r8, r9, fp, ip, sp, lr, pc}
   28410:	ldc	7, cr15, [r8, #880]!	; 0x370
   28414:	adcvs	r2, r3, r0, lsl #6
   28418:			; <UNDEFINED> instruction: 0xf7dd68e0
   2841c:			; <UNDEFINED> instruction: 0x2000eaba
   28420:	svclt	0x0000bd10
   28424:			; <UNDEFINED> instruction: 0x4604b510
   28428:	strmi	r2, [r8], -r0, lsl #6
   2842c:	eorvs	r6, r3, r1, rrx
   28430:			; <UNDEFINED> instruction: 0xf7dc60e3
   28434:	adcvs	lr, r0, r6, lsl #24
   28438:	ldfltd	f3, [r0, #-0]
   2843c:	stmdb	r2, {r0, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   28440:	rscvs	r6, r3, r3, lsl #16
   28444:	svclt	0x0000bd10
   28448:			; <UNDEFINED> instruction: 0x4604b510
   2844c:	strmi	r2, [r8], -r0, lsl #6
   28450:	eorvs	r6, r3, r1, rrx
   28454:			; <UNDEFINED> instruction: 0xf7dc60e3
   28458:	adcvs	lr, r0, sl, asr pc
   2845c:	ldfltd	f3, [r0, #-0]
   28460:	ldm	r0!, {r0, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   28464:	rscvs	r6, r3, r3, lsl #16
   28468:	svclt	0x0000bd10
   2846c:	stmdblt	r3!, {r0, r1, r6, r7, fp, sp, lr}
   28470:	addmi	r6, sl, #131072	; 0x20000
   28474:	andvs	sp, r3, r2, lsl #16
   28478:			; <UNDEFINED> instruction: 0x47704770
   2847c:	bne	14c2690 <npth_sleep@plt+0x14bc9a8>
   28480:	ldrmi	r6, [r9], #-2
   28484:			; <UNDEFINED> instruction: 0xf7dc4618
   28488:	svclt	0x0000bcaf
   2848c:			; <UNDEFINED> instruction: 0xf382fab2
   28490:			; <UNDEFINED> instruction: 0x4604b570
   28494:	ldmdbeq	fp, {r6, r7, fp, sp, lr}^
   28498:	svclt	0x00182800
   2849c:	tstlt	r3, r1, lsl #6
   284a0:			; <UNDEFINED> instruction: 0x4615bd70
   284a4:	andcc	lr, r0, #212, 18	; 0x350000
   284a8:	stmiavs	r0!, {r1, r2, r3, r9, sl, lr}
   284ac:	addsmi	r1, r1, #1458176	; 0x164000
   284b0:			; <UNDEFINED> instruction: 0xf505d308
   284b4:	ldrmi	r6, [r1], #-384	; 0xfffffe80
   284b8:			; <UNDEFINED> instruction: 0xf7dd6061
   284bc:			; <UNDEFINED> instruction: 0xb150e994
   284c0:	adcvs	r6, r0, r3, lsr #16
   284c4:	ldrmi	r4, [r8], #-1578	; 0xfffff9d6
   284c8:			; <UNDEFINED> instruction: 0xf7dc4631
   284cc:	stmdavs	r2!, {r3, r4, r5, r6, r7, sl, fp, sp, lr, pc}
   284d0:	eorvs	r4, r2, sl, lsr #8
   284d4:			; <UNDEFINED> instruction: 0xf7ddbd70
   284d8:	stmdavs	r1!, {r1, r2, r4, r5, r7, fp, sp, lr, pc}
   284dc:	stmiavs	r0!, {r0, r1, fp, sp, lr}
   284e0:	svclt	0x00082b00
   284e4:	rscvs	r2, r3, ip, lsl #6
   284e8:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   284ec:	blt	fe4e64e0 <npth_sleep@plt+0xfe4e07f8>
   284f0:	strlt	fp, [r8, #-289]	; 0xfffffedf
   284f4:			; <UNDEFINED> instruction: 0xffcaf7ff
   284f8:	stclt	0, cr2, [r8, #-0]
   284fc:	ldrbmi	r2, [r0, -r0]!
   28500:	addlt	fp, r2, r0, lsl r5
   28504:	strmi	r4, [r8], -r4, lsl #12
   28508:			; <UNDEFINED> instruction: 0xf7dd9101
   2850c:	stmdbls	r1, {r1, fp, sp, lr, pc}
   28510:	strtmi	r4, [r0], -r2, lsl #12
   28514:	pop	{r1, ip, sp, pc}
   28518:			; <UNDEFINED> instruction: 0xf7ff4010
   2851c:	svclt	0x0000bfb7
   28520:			; <UNDEFINED> instruction: 0xf8dfb40e
   28524:	ldrlt	ip, [r0, #-116]	; 0xffffff8c
   28528:	bge	29474c <npth_sleep@plt+0x28ea64>
   2852c:	ldrbtmi	r4, [ip], #2843	; 0xb1b
   28530:			; <UNDEFINED> instruction: 0xf8524604
   28534:	stmdage	r4, {r2, r8, r9, fp, ip}
   28538:	andcc	pc, r3, ip, asr r8	; <UNPREDICTABLE>
   2853c:	movwls	r6, #22555	; 0x581b
   28540:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   28544:			; <UNDEFINED> instruction: 0xf7dd9203
   28548:	stmdacs	r0, {r2, r3, r6, r7, fp, sp, lr, pc}
   2854c:	stmdbls	r4, {r0, r3, r4, r8, r9, fp, ip, lr, pc}
   28550:	tstls	r1, r8, lsl #12
   28554:	svc	0x00dcf7dc
   28558:	strmi	r9, [r2], -r1, lsl #18
   2855c:			; <UNDEFINED> instruction: 0xf7ff4620
   28560:	stmdals	r4, {r0, r2, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   28564:	stc	7, cr15, [lr, #-880]	; 0xfffffc90
   28568:	blmi	33ada4 <npth_sleep@plt+0x3350bc>
   2856c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   28570:	blls	1825e0 <npth_sleep@plt+0x17c8f8>
   28574:	qaddle	r4, sl, ip
   28578:	pop	{r0, r1, r2, ip, sp, pc}
   2857c:	andlt	r4, r3, r0, lsl r0
   28580:			; <UNDEFINED> instruction: 0xf7dd4770
   28584:	stmdavs	r3, {r5, r6, fp, sp, lr, pc}
   28588:	svclt	0x00082b00
   2858c:	rscvs	r2, r3, ip, lsl #6
   28590:			; <UNDEFINED> instruction: 0xf7dce7ea
   28594:	svclt	0x0000ed3c
   28598:	andeq	r6, r2, r2, ror #9
   2859c:	muleq	r0, ip, r5
   285a0:	andeq	r6, r2, r4, lsr #9
   285a4:	strmi	r6, [r3], -r2, asr #17
   285a8:	stmvs	r0, {r1, r6, r8, fp, ip, sp, pc}
   285ac:	ldmdavs	sl, {r0, r3, r8, ip, sp, pc}
   285b0:	tstcs	r0, sl
   285b4:	stmib	r3, {r2, r3, r9, sp}^
   285b8:	ldrbmi	r1, [r0, -r2, lsl #4]!
   285bc:	svclt	0x0000e720
   285c0:	blmi	6bae2c <npth_sleep@plt+0x6b5144>
   285c4:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
   285c8:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
   285cc:	ldmdavs	fp, {r0, r2, r3, r9, sl, lr}
   285d0:			; <UNDEFINED> instruction: 0xf04f9301
   285d4:	mvnlt	r0, r0, lsl #6
   285d8:	ldmiblt	r3!, {r0, r1, r6, r7, fp, sp, lr}^
   285dc:	andcs	r6, ip, #65536	; 0x10000
   285e0:	eorvs	r6, r9, r4, lsl #17
   285e4:	andcc	lr, r2, #192, 18	; 0x300000
   285e8:	stmdavs	r9!, {r2, r3, r8, ip, sp, pc}
   285ec:	bmi	456b38 <npth_sleep@plt+0x450e50>
   285f0:	ldrbtmi	r4, [sl], #-2830	; 0xfffff4f2
   285f4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   285f8:	subsmi	r9, sl, r1, lsl #22
   285fc:			; <UNDEFINED> instruction: 0x4620d111
   28600:	ldclt	0, cr11, [r0, #-12]!
   28604:			; <UNDEFINED> instruction: 0xf7dd4620
   28608:	stmdacs	r0, {r1, r2, r3, r5, r6, r7, fp, sp, lr, pc}
   2860c:			; <UNDEFINED> instruction: 0x4604bf18
   28610:	stmiavs	r3, {r0, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
   28614:	blcs	39fd0 <npth_sleep@plt+0x342e8>
   28618:			; <UNDEFINED> instruction: 0xf7ffd0e0
   2861c:			; <UNDEFINED> instruction: 0x4604fef1
   28620:			; <UNDEFINED> instruction: 0xf7dce7e2
   28624:	svclt	0x0000ecf4
   28628:	andeq	r6, r2, ip, asr #8
   2862c:	muleq	r0, ip, r5
   28630:	andeq	r6, r2, lr, lsl r4
   28634:	strmi	fp, [r3], -r8, lsl #10
   28638:	stmdblt	r0!, {r6, r7, fp, sp, lr}
   2863c:			; <UNDEFINED> instruction: 0xb1096898
   28640:	andvs	r6, fp, fp, lsl r8
   28644:			; <UNDEFINED> instruction: 0xf7ddbd08
   28648:	andcs	lr, r0, r4, lsr #19
   2864c:	svclt	0x0000bd08
   28650:	blmi	afaf00 <npth_sleep@plt+0xaf5218>
   28654:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
   28658:	ldmpl	r3, {r0, r2, r7, ip, sp, pc}^
   2865c:	bmi	a79e74 <npth_sleep@plt+0xa7418c>
   28660:	movwls	r6, #14363	; 0x381b
   28664:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   28668:	ldrbtmi	r6, [sl], #-2051	; 0xfffff7fd
   2866c:	eorle	r2, r5, r3, lsl #22
   28670:	teqle	pc, r2, lsl #22
   28674:	vstrcs	d6, [r0, #-788]	; 0xfffffcec
   28678:	ldmib	r0, {r3, r4, r5, ip, lr, pc}^
   2867c:	bge	a92b0 <npth_sleep@plt+0xa35c8>
   28680:	andls	r2, r0, #4, 2
   28684:	andls	r6, r2, r2, ror #25
   28688:	strmi	r6, [r8, r0, lsr #24]!
   2868c:	movvs	fp, #96, 2
   28690:	rscvs	r2, r3, #0, 6
   28694:	blmi	6baf0c <npth_sleep@plt+0x6b5224>
   28698:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2869c:	blls	10270c <npth_sleep@plt+0xfca24>
   286a0:	qsuble	r4, sl, r1
   286a4:	ldclt	0, cr11, [r0, #-20]!	; 0xffffffec
   286a8:	blls	c3238 <npth_sleep@plt+0xbd550>
   286ac:	smlalle	r4, pc, sl, r2	; <UNPREDICTABLE>
   286b0:	ldrbtmi	r4, [r8], #-2070	; 0xfffff7ea
   286b4:			; <UNDEFINED> instruction: 0xffe0f7fa
   286b8:			; <UNDEFINED> instruction: 0xe7e9203f
   286bc:	bvs	107b314 <npth_sleep@plt+0x107562c>
   286c0:			; <UNDEFINED> instruction: 0xf50158d3
   286c4:	ldmdavs	fp, {r8, sl, ip, lr}
   286c8:	blvs	856bdc <npth_sleep@plt+0x850ef4>
   286cc:			; <UNDEFINED> instruction: 0xf7dc4629
   286d0:	rsbvs	lr, r5, #48, 28	; 0x300
   286d4:	andcs	r4, r0, r3, lsl #12
   286d8:	ldrb	r6, [fp, r3, lsr #6]
   286dc:	strtmi	r4, [sl], -sp, lsl #16
   286e0:			; <UNDEFINED> instruction: 0xf7fb4478
   286e4:			; <UNDEFINED> instruction: 0xe7f0f893
   286e8:	ldc	7, cr15, [r0], {220}	; 0xdc
   286ec:	ldrbtmi	r4, [r8], #-2058	; 0xfffff7f6
   286f0:			; <UNDEFINED> instruction: 0xf86af7fb
   286f4:	ldrbtmi	r4, [r8], #-2057	; 0xfffff7f7
   286f8:			; <UNDEFINED> instruction: 0xf866f7fb
   286fc:			; <UNDEFINED> instruction: 0x000263bc
   28700:	muleq	r0, ip, r5
   28704:	andeq	r6, r2, r6, lsr #7
   28708:	andeq	r6, r2, r8, ror r3
   2870c:	muleq	r1, r6, r4
   28710:	andeq	r0, r0, r0, ror #11
   28714:	andeq	r3, r1, r8, lsl #8
   28718:	andeq	r3, r1, lr, lsr r4
   2871c:	andeq	r3, r1, sl, lsl r4
   28720:	mvnsmi	lr, #737280	; 0xb4000
   28724:	ldrmi	fp, [sp], -r3, lsl #1
   28728:	svcls	0x000a2903
   2872c:	blmi	fe0b9f4c <npth_sleep@plt+0xfe0b4264>
   28730:	ldrdhi	pc, [r0], -r0
   28734:			; <UNDEFINED> instruction: 0xf8d7447b
   28738:	eorle	r9, r3, r0
   2873c:	andle	r2, sp, r4, lsl #18
   28740:	rsbsle	r2, ip, r1, lsl #18
   28744:			; <UNDEFINED> instruction: 0xf0002905
   28748:	stmdbcs	r2, {r3, r4, r7, pc}
   2874c:	movwcs	fp, #3868	; 0xf1c
   28750:	eorsle	r9, pc, r1, lsl #6
   28754:	andlt	r9, r3, r1, lsl #16
   28758:	mvnshi	lr, #12386304	; 0xbd0000
   2875c:	svceq	0x0000f1b9
   28760:			; <UNDEFINED> instruction: 0x462cd030
   28764:	strtmi	r4, [r1], -sl, asr #12
   28768:			; <UNDEFINED> instruction: 0xf7dc4640
   2876c:	mcrrne	15, 15, lr, r3, cr6
   28770:	stmdacs	r0, {r0, r2, r3, r6, ip, lr, pc}
   28774:	bl	fee9ff54 <npth_sleep@plt+0xfee9a26c>
   28778:	strmi	r0, [r4], #-2304	; 0xfffff700
   2877c:			; <UNDEFINED> instruction: 0xf8cdd1f2
   28780:	subs	r9, r9, r4
   28784:	svceq	0x0000f1b9
   28788:	sbchi	pc, ip, r0
   2878c:	movwls	r6, #6339	; 0x18c3
   28790:	adcs	fp, fp, r3, lsr r1
   28794:	svc	0x0056f7dc
   28798:	strmi	r6, [r4], -r3, lsl #16
   2879c:	cmple	r7, r4, lsl #22
   287a0:	strtmi	r4, [r9], -sl, asr #12
   287a4:			; <UNDEFINED> instruction: 0xf7dc4640
   287a8:	mcrrne	10, 15, lr, r2, cr4
   287ac:	stmdblt	r0!, {r1, r4, r5, r6, r7, ip, lr, pc}
   287b0:	mvnscc	pc, #79	; 0x4f
   287b4:	movwls	r2, #4609	; 0x1201
   287b8:	ldrshtvs	r6, [r8], -r2
   287bc:	andlt	r9, r3, r1, lsl #16
   287c0:	mvnshi	lr, #12386304	; 0xbd0000
   287c4:	andls	pc, r4, sp, asr #17
   287c8:			; <UNDEFINED> instruction: 0xf8c79801
   287cc:	andlt	r9, r3, r0
   287d0:	mvnshi	lr, #12386304	; 0xbd0000
   287d4:	svceq	0x0001f1b8
   287d8:	bmi	165ec2c <npth_sleep@plt+0x1658f44>
   287dc:	stmdavs	fp!, {r0, r2, r3, r4, r7, fp, ip, lr}
   287e0:	cmnle	r4, r0, lsl #22
   287e4:	stmdblt	r3!, {r0, r1, r4, r5, r6, fp, sp, lr}^
   287e8:	blcs	42abc <npth_sleep@plt+0x3cdd4>
   287ec:	strbmi	sp, [r0], -lr, asr #32
   287f0:	b	c6676c <npth_sleep@plt+0xc60a84>
   287f4:			; <UNDEFINED> instruction: 0xb123682b
   287f8:			; <UNDEFINED> instruction: 0x46414851
   287fc:			; <UNDEFINED> instruction: 0xf7fb4478
   28800:	ldrtmi	pc, [r0], -r5, lsl #16	; <UNPREDICTABLE>
   28804:	movwls	r2, #4864	; 0x1300
   28808:	bl	fef66780 <npth_sleep@plt+0xfef60a98>
   2880c:			; <UNDEFINED> instruction: 0xf7dce7a2
   28810:	stmdavs	r3, {r1, r3, r4, r8, r9, sl, fp, sp, lr, pc}
   28814:	adcle	r2, r5, r4, lsl #22
   28818:	mrc	7, 5, APSR_nzcv, cr2, cr12, {6}
   2881c:	movwls	fp, #4739	; 0x1283
   28820:	svc	0x0010f7dc
   28824:			; <UNDEFINED> instruction: 0xf7dc6800
   28828:			; <UNDEFINED> instruction: 0xf106edaa
   2882c:			; <UNDEFINED> instruction: 0x46020114
   28830:	ldrbtmi	r4, [r8], #-2116	; 0xfffff7bc
   28834:			; <UNDEFINED> instruction: 0xff52f7fa
   28838:	stmdbeq	r5, {r2, r5, r7, r8, r9, fp, sp, lr, pc}
   2883c:	movwcs	lr, #1988	; 0x7c4
   28840:	sbcvs	r9, r3, r1, lsl #6
   28844:	addvs	r6, r3, r3, asr #32
   28848:	andlt	r9, r3, r1, lsl #16
   2884c:	mvnshi	lr, #12386304	; 0xbd0000
   28850:	svclt	0x00082b20
   28854:	adcsle	r2, r0, r0
   28858:	mrc	7, 4, APSR_nzcv, cr2, cr12, {6}
   2885c:	stmdavs	r0!, {r0, r1, r9, sl, lr}
   28860:	movwls	fp, #4763	; 0x129b
   28864:	stc	7, cr15, [sl, #880]	; 0x370
   28868:	tsteq	r4, r6, lsl #2	; <UNPREDICTABLE>
   2886c:	ldmdami	r6!, {r1, r9, sl, lr}
   28870:			; <UNDEFINED> instruction: 0xf7fa4478
   28874:	andcs	pc, r0, r3, lsr pc	; <UNPREDICTABLE>
   28878:	ldmdbmi	r4!, {r0, r1, r2, r3, r4, r7, r8, r9, sl, sp, lr, pc}
   2887c:	strtmi	r4, [r8], -sl, asr #12
   28880:	ldrbtmi	r2, [r9], #-768	; 0xfffffd00
   28884:			; <UNDEFINED> instruction: 0xf7f69301
   28888:			; <UNDEFINED> instruction: 0xe763ffb5
   2888c:	blcs	47d60 <npth_sleep@plt+0x42078>
   28890:	blmi	c1cb4c <npth_sleep@plt+0xc16e64>
   28894:	ldreq	pc, [r4, -r6, lsl #2]
   28898:	ldmdavs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}
   2889c:	ands	fp, lr, r4, lsl r9
   288a0:	mvnlt	r6, r4, lsr #16
   288a4:	movwcc	r6, #6243	; 0x1863
   288a8:			; <UNDEFINED> instruction: 0xf104d1fa
   288ac:	ldrtmi	r0, [r9], -r8
   288b0:	b	5e6828 <npth_sleep@plt+0x5e0b40>
   288b4:	mvnsle	r2, r0, lsl #16
   288b8:			; <UNDEFINED> instruction: 0xf8c4682b
   288bc:	blcs	488d4 <npth_sleep@plt+0x42bec>
   288c0:	stmdami	r4!, {r0, r1, r2, r3, r4, r7, ip, lr, pc}
   288c4:	ldrbtmi	r4, [r8], #-1593	; 0xfffff9c7
   288c8:			; <UNDEFINED> instruction: 0xffa0f7fa
   288cc:			; <UNDEFINED> instruction: 0xf100e799
   288d0:	stmdami	r1!, {r2, r4, r8}
   288d4:	ldrbtmi	r4, [r8], #-1602	; 0xfffff9be
   288d8:			; <UNDEFINED> instruction: 0xff98f7fa
   288dc:	stmdavs	fp!, {r1, r7, r8, r9, sl, sp, lr, pc}
   288e0:			; <UNDEFINED> instruction: 0x4638b9d3
   288e4:	mrc	7, 0, APSR_nzcv, cr4, cr12, {6}
   288e8:	andcs	r4, r1, r1, lsl #12
   288ec:			; <UNDEFINED> instruction: 0xf7dd310c
   288f0:	ldrtmi	lr, [r9], -lr, lsl #18
   288f4:	andcc	r4, r8, r4, lsl #12
   288f8:	ldc	7, cr15, [lr], {220}	; 0xdc
   288fc:			; <UNDEFINED> instruction: 0xf8c44b17
   28900:	ldrbtmi	r8, [fp], #-4
   28904:	andsvs	r6, ip, sl, lsl r8
   28908:	ldrb	r6, [sl, -r2, lsr #32]!
   2890c:	mvnscc	pc, #79	; 0x4f
   28910:	movwcs	r9, #769	; 0x301
   28914:			; <UNDEFINED> instruction: 0xe71d603b
   28918:			; <UNDEFINED> instruction: 0x46394811
   2891c:			; <UNDEFINED> instruction: 0xf7fa4478
   28920:			; <UNDEFINED> instruction: 0xe7deff75
   28924:			; <UNDEFINED> instruction: 0xf44f4b0f
   28928:	stmdbmi	pc, {r0, r1, r5, r6, r7, r9, ip, sp, lr}	; <UNPREDICTABLE>
   2892c:	ldrbtmi	r4, [fp], #-2063	; 0xfffff7f1
   28930:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   28934:	ldmib	r2, {r0, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   28938:	ldrdeq	r6, [r2], -ip
   2893c:	andeq	r0, r0, r0, ror #11
   28940:	andeq	r3, r1, r4, asr #7
   28944:	strdeq	r3, [r1], -sl
   28948:	andeq	r3, r1, r4, lsl r3
   2894c:	andeq	r3, r1, r6, lsl r3
   28950:	andeq	r7, r2, r8, ror r0
   28954:	andeq	r3, r1, r6, lsl r3
   28958:	ldrdeq	r3, [r1], -r2
   2895c:	andeq	r7, r2, lr
   28960:	andeq	r3, r1, r8, ror #5
   28964:	andeq	r3, r1, r2, lsr pc
   28968:	andeq	r3, r1, ip, lsr r2
   2896c:			; <UNDEFINED> instruction: 0x00013aba
   28970:	stmdbcs	r3, {r0, r1, r2, r3, r4, r6, r9, fp, lr}
   28974:	svcmi	0x00f0e92d
   28978:	addlt	r4, r5, pc, lsl r6
   2897c:	ldrbtmi	r4, [sl], #-2909	; 0xfffff4a3
   28980:			; <UNDEFINED> instruction: 0xf8dd4c5d
   28984:			; <UNDEFINED> instruction: 0xf04f9038
   28988:	ldmpl	r3, {r9, sl}^
   2898c:			; <UNDEFINED> instruction: 0xf8d0447c
   28990:	strmi	sl, [r5], -r0
   28994:	movwls	r6, #14363	; 0x381b
   28998:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   2899c:	ldrdcs	pc, [r0], -r9
   289a0:	suble	r9, r4, r1, lsl #12
   289a4:	andsle	r2, r8, r4, lsl #18
   289a8:	svclt	0x00022901
   289ac:	addvs	r6, r6, r6, asr #1
   289b0:	andle	r4, r5, r4, lsr r6
   289b4:	rsble	r2, r1, r5, lsl #18
   289b8:	svclt	0x00182902
   289bc:	rsble	r4, r4, r4, lsr r6
   289c0:	blmi	133b300 <npth_sleep@plt+0x1335618>
   289c4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   289c8:	blls	102a38 <npth_sleep@plt+0xfcd50>
   289cc:			; <UNDEFINED> instruction: 0xf040405a
   289d0:	strtmi	r8, [r0], -r2, lsl #1
   289d4:	pop	{r0, r2, ip, sp, pc}
   289d8:	ssub8mi	r8, r4, r0
   289dc:			; <UNDEFINED> instruction: 0xf10db322
   289e0:	ldrtmi	r0, [r8], r8, lsl #22
   289e4:	and	r9, r5, r1, lsl #4
   289e8:	movwcs	lr, #6621	; 0x19dd
   289ec:	ldrmi	r1, [r8], #2770	; 0xad2
   289f0:			; <UNDEFINED> instruction: 0xb1ba9201
   289f4:			; <UNDEFINED> instruction: 0x4641465b
   289f8:			; <UNDEFINED> instruction: 0x96024650
   289fc:	stmdb	lr!, {r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   28a00:	stmdacs	r0, {r2, r9, sl, lr}
   28a04:			; <UNDEFINED> instruction: 0xf7dcd0f0
   28a08:	addlt	lr, r4, #188, 26	; 0x2f00
   28a0c:	mrc	7, 0, APSR_nzcv, cr10, cr12, {6}
   28a10:			; <UNDEFINED> instruction: 0xf7dc6800
   28a14:			; <UNDEFINED> instruction: 0xf105ecb4
   28a18:			; <UNDEFINED> instruction: 0x46020114
   28a1c:	ldrbtmi	r4, [r8], #-2104	; 0xfffff7c8
   28a20:	mrc2	7, 2, pc, cr12, cr10, {7}
   28a24:	andeq	lr, r7, #168, 22	; 0x2a000
   28a28:	andcs	pc, r0, r9, asr #17
   28a2c:	bcs	62954 <npth_sleep@plt+0x5cc6c>
   28a30:	stmiavs	r3, {r0, r1, r4, r6, ip, lr, pc}^
   28a34:	teqle	sp, r0, lsl #22
   28a38:	ldrtmi	sl, [r9], -r1, lsl #22
   28a3c:			; <UNDEFINED> instruction: 0xf7dc4650
   28a40:	mcrrne	10, 6, lr, r3, cr10
   28a44:	andle	r4, r8, r4, lsl #12
   28a48:	ldmdblt	fp, {r0, r8, r9, fp, ip, pc}
   28a4c:	ldrbtcc	pc, [pc], #79	; 28a54 <npth_sleep@plt+0x22d6c>	; <UNPREDICTABLE>
   28a50:	rscvs	r2, sl, r1, lsl #4
   28a54:	andcc	pc, r0, r9, asr #17
   28a58:			; <UNDEFINED> instruction: 0xf7dce7b2
   28a5c:	addlt	lr, r4, #9344	; 0x2480
   28a60:	ldcl	7, cr15, [r0, #880]!	; 0x370
   28a64:			; <UNDEFINED> instruction: 0xf7dc6800
   28a68:			; <UNDEFINED> instruction: 0xf105ec8a
   28a6c:			; <UNDEFINED> instruction: 0x46020114
   28a70:	ldrbtmi	r4, [r8], #-2084	; 0xfffff7dc
   28a74:	mrc2	7, 1, pc, cr2, cr10, {7}
   28a78:	strb	r9, [fp, r1, lsl #22]!
   28a7c:	ldrtmi	r4, [r8], -r2, lsr #18
   28a80:	ldrbtmi	r4, [r9], #-1588	; 0xfffff9cc
   28a84:	mrc2	7, 5, pc, cr6, cr6, {7}
   28a88:			; <UNDEFINED> instruction: 0x4630e79a
   28a8c:	stcl	7, cr15, [sl], #880	; 0x370
   28a90:	andle	r4, sl, r2, lsl #11
   28a94:			; <UNDEFINED> instruction: 0xf7dc2001
   28a98:	strmi	lr, [r2, #3302]	; 0xce6
   28a9c:	blmi	71cab8 <npth_sleep@plt+0x716dd0>
   28aa0:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   28aa4:	stmdavs	fp!, {r0, r1, r3, r4, r5, r6, r8, fp, ip, sp, pc}^
   28aa8:	strtmi	fp, [r8], -fp, asr #2
   28aac:			; <UNDEFINED> instruction: 0xf7dc2400
   28ab0:	str	lr, [r5, sl, ror #20]
   28ab4:	ldrbtcc	pc, [pc], #79	; 28abc <npth_sleep@plt+0x22dd4>	; <UNPREDICTABLE>
   28ab8:	andvs	pc, r0, r9, asr #17
   28abc:	ldrbmi	lr, [r0], -r0, lsl #15
   28ac0:	bl	ff7e6a38 <npth_sleep@plt+0xff7e0d50>
   28ac4:	ldmdami	r2, {r0, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   28ac8:	tsteq	r4, r5, lsl #2	; <UNPREDICTABLE>
   28acc:	ldrbtmi	r4, [r8], #-1618	; 0xfffff9ae
   28ad0:	mrc2	7, 4, pc, cr12, cr10, {7}
   28ad4:			; <UNDEFINED> instruction: 0xf7dce7e7
   28ad8:	blmi	3e3548 <npth_sleep@plt+0x3dd860>
   28adc:	rsbcs	pc, r2, #64, 4
   28ae0:	stmdami	lr, {r0, r2, r3, r8, fp, lr}
   28ae4:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   28ae8:	ldrbtmi	r3, [r8], #-780	; 0xfffffcf4
   28aec:	ldm	r6!, {r0, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   28af0:	muleq	r2, r2, r0
   28af4:	muleq	r0, ip, r5
   28af8:	andeq	r6, r2, r4, lsl #1
   28afc:	andeq	r6, r2, ip, asr #32
   28b00:	andeq	r3, r1, lr, lsl #4
   28b04:	andeq	r3, r1, r2, lsl r1
   28b08:	andeq	r3, r1, r2, asr #3
   28b0c:	andeq	r0, r0, r0, ror #11
   28b10:	andeq	r3, r1, r6, lsl #3
   28b14:	andeq	r3, r1, ip, ror sp
   28b18:	andeq	r3, r1, r6, lsl #1
   28b1c:	andeq	r3, r1, r2, lsl #18
   28b20:	blmi	53b374 <npth_sleep@plt+0x53568c>
   28b24:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
   28b28:	ldmpl	r3, {r0, r2, r7, ip, sp, pc}^
   28b2c:	ldmdavs	fp, {r2, r3, r9, sl, lr}
   28b30:			; <UNDEFINED> instruction: 0xf04f9303
   28b34:	nopcs	{0}	; <UNPREDICTABLE>
   28b38:	orrslt	r9, r8, r2, lsl #6
   28b3c:	orrlt	r6, sp, r5, asr #23
   28b40:			; <UNDEFINED> instruction: 0x6c00aa02
   28b44:	andls	r4, r0, #11534336	; 0xb00000
   28b48:	andcs	r2, r0, #1073741825	; 0x40000001
   28b4c:	bmi	2ba9f4 <npth_sleep@plt+0x2b4d0c>
   28b50:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
   28b54:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   28b58:	subsmi	r9, sl, r3, lsl #22
   28b5c:	strtmi	sp, [r0], -r5, lsl #2
   28b60:	ldclt	0, cr11, [r0, #-20]!	; 0xffffffec
   28b64:	eorhi	r2, r3, pc, lsr r3
   28b68:			; <UNDEFINED> instruction: 0xf7dce7f1
   28b6c:	svclt	0x0000ea50
   28b70:	andeq	r5, r2, ip, ror #29
   28b74:	muleq	r0, ip, r5
   28b78:			; <UNDEFINED> instruction: 0x00025ebe
   28b7c:	blmi	67b3e4 <npth_sleep@plt+0x6756fc>
   28b80:	ldrblt	r4, [r0, #1146]!	; 0x47a
   28b84:	ldmpl	r3, {r0, r4, r7, ip, sp, pc}^
   28b88:	movwls	r6, #63515	; 0xf81b
   28b8c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   28b90:	svcmi	0x0015b1c8
   28b94:	strmi	sl, [r4], -r7, lsl #28
   28b98:	ldmib	r4, {r0, r1, r2, r3, r4, r5, r6, sl, lr}^
   28b9c:			; <UNDEFINED> instruction: 0x46315214
   28ba0:	andls	r4, r5, #32, 12	; 0x2000000
   28ba4:			; <UNDEFINED> instruction: 0xffbcf7ff
   28ba8:	bvs	ff97a454 <npth_sleep@plt+0xff97476c>
   28bac:	strls	r9, [r2, #-2565]	; 0xfffff5fb
   28bb0:	strls	r6, [r1, #-2725]	; 0xfffff55b
   28bb4:	strls	r6, [r0, #-2917]	; 0xfffff49b
   28bb8:	ldrtmi	r4, [r8], -r3, lsl #12
   28bbc:	mcr2	7, 1, pc, cr6, cr10, {7}	; <UNPREDICTABLE>
   28bc0:	stccs	12, cr6, [r0], {228}	; 0xe4
   28bc4:	bmi	29d370 <npth_sleep@plt+0x297688>
   28bc8:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
   28bcc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   28bd0:	subsmi	r9, sl, pc, lsl #22
   28bd4:	andslt	sp, r1, r1, lsl #2
   28bd8:			; <UNDEFINED> instruction: 0xf7dcbdf0
   28bdc:	svclt	0x0000ea18
   28be0:	muleq	r2, r0, lr
   28be4:	muleq	r0, ip, r5
   28be8:	ldrdeq	r3, [r1], -r0
   28bec:	andeq	r5, r2, r6, asr #28
   28bf0:	mvnsmi	lr, sp, lsr #18
   28bf4:	ldcmi	0, cr11, [sp, #544]!	; 0x220
   28bf8:	ldcmi	6, cr4, [sp], #56	; 0x38
   28bfc:	ldrbtmi	r4, [sp], #-1559	; 0xfffff9e9
   28c00:	stmdbpl	ip!, {r2, r3, r4, r5, r7, r8, r9, fp, lr}
   28c04:	cfldrsmi	mvf4, [ip, #492]!	; 0x1ec
   28c08:	strls	r6, [r7], #-2084	; 0xfffff7dc
   28c0c:	streq	pc, [r0], #-79	; 0xffffffb1
   28c10:			; <UNDEFINED> instruction: 0xf8534604
   28c14:			; <UNDEFINED> instruction: 0xf8d88005
   28c18:	blcs	34c20 <npth_sleep@plt+0x2ef38>
   28c1c:	stmdavs	r5!, {r0, r1, r2, r3, r4, r6, r8, ip, lr, pc}
   28c20:	eorsle	r2, r7, r1, lsl #26
   28c24:			; <UNDEFINED> instruction: 0xf0402d00
   28c28:	ldmib	r4, {r0, r1, r3, r6, r8, pc}^
   28c2c:	addsmi	r1, r1, #-1610612736	; 0xa0000000
   28c30:	teqhi	fp, r0, lsl #4	; <UNPREDICTABLE>
   28c34:	bne	14c38bc <npth_sleep@plt+0x14bdbd4>
   28c38:	strmi	r6, [r1], #-738	; 0xfffffd1e
   28c3c:	ldm	r6, {r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   28c40:	adcvs	r6, r5, #925696	; 0xe2000
   28c44:			; <UNDEFINED> instruction: 0x461042ba
   28c48:	blvs	191d4ec <npth_sleep@plt+0x1917804>
   28c4c:			; <UNDEFINED> instruction: 0xf8d8b32b
   28c50:	blcs	34c58 <npth_sleep@plt+0x2ef70>
   28c54:	addshi	pc, sl, r0, asr #32
   28c58:	stfvsp	f3, [r5], #920	; 0x398
   28c5c:			; <UNDEFINED> instruction: 0xf0002d00
   28c60:			; <UNDEFINED> instruction: 0xf8d880e0
   28c64:	blcs	34c6c <npth_sleep@plt+0x2ef84>
   28c68:	rschi	pc, r6, r0, asr #32
   28c6c:			; <UNDEFINED> instruction: 0xf7dc6b20
   28c70:			; <UNDEFINED> instruction: 0x6ca0e98a
   28c74:	stmib	r6, {r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   28c78:			; <UNDEFINED> instruction: 0x46292258
   28c7c:			; <UNDEFINED> instruction: 0xf7dc4620
   28c80:			; <UNDEFINED> instruction: 0x4628e91e
   28c84:	ldmdb	lr!, {r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   28c88:	ldrdcc	pc, [r0], -r8
   28c8c:			; <UNDEFINED> instruction: 0x4620b113
   28c90:			; <UNDEFINED> instruction: 0xff74f7ff
   28c94:	rscscc	pc, pc, pc, asr #32
   28c98:	stmiblt	r2!, {r0, r4, sp, lr, pc}^
   28c9c:	blcs	43b30 <npth_sleep@plt+0x3de48>
   28ca0:	rschi	pc, fp, r0, asr #32
   28ca4:	svccs	0x00006be7
   28ca8:	blvs	191d080 <npth_sleep@plt+0x1917398>
   28cac:	blvs	fe9170e0 <npth_sleep@plt+0xfe9113f8>
   28cb0:	addmi	fp, r5, #-1946157056	; 0x8c000000
   28cb4:	blvs	91d874 <npth_sleep@plt+0x917b8c>
   28cb8:	adcvs	r1, r2, #27136	; 0x6a00
   28cbc:	bmi	fe400224 <npth_sleep@plt+0xfe3fa53c>
   28cc0:	ldrbtmi	r4, [sl], #-2955	; 0xfffff475
   28cc4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   28cc8:	subsmi	r9, sl, r7, lsl #22
   28ccc:	rschi	pc, fp, r0, asr #32
   28cd0:	pop	{r3, ip, sp, pc}
   28cd4:	blvs	ffa0949c <npth_sleep@plt+0xffa037b4>
   28cd8:	rscle	r2, sl, r0, lsl #30
   28cdc:	ldmib	r0, {r0, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
   28ce0:	bvs	ff8b4d0c <npth_sleep@plt+0xff8af024>
   28ce4:	bne	fe26ed50 <npth_sleep@plt+0xfe269068>
   28ce8:	stmmi	r5, {r1, r4, r9, fp, ip}
   28cec:	smlabtcs	r0, sp, r9, lr
   28cf0:	ldmib	r4, {r3, r4, r5, r6, sl, lr}^
   28cf4:			; <UNDEFINED> instruction: 0xf7fa1214
   28cf8:	ldr	pc, [r0, r9, lsl #27]
   28cfc:	ldrdne	pc, [r0], -r8
   28d00:	bne	fe703694 <npth_sleep@plt+0xfe6fd9ac>
   28d04:	stmdbcs	r0, {r0, r2, r8, r9, ip, pc}
   28d08:	blcs	5d2dc <npth_sleep@plt+0x575f4>
   28d0c:	addshi	pc, r2, r0
   28d10:	tstcs	r3, r3, lsr #22
   28d14:	strmi	r6, [r3], #-3298	; 0xfffff31e
   28d18:	andls	sl, r0, r5, lsl #16
   28d1c:	ldrmi	r6, [r8, r0, lsr #24]!
   28d20:	ldrdcs	pc, [r0], -r8
   28d24:	svcls	0x00056ae3
   28d28:	rscvs	r4, r3, #989855744	; 0x3b000000
   28d2c:	bcs	3a548 <npth_sleep@plt+0x34860>
   28d30:	stfnep	f5, [r2], {54}	; 0x36
   28d34:	bge	1dd320 <npth_sleep@plt+0x1d7638>
   28d38:	andls	r2, r0, #0, 6
   28d3c:	blvs	ff97114c <npth_sleep@plt+0xff96b464>
   28d40:	stcvs	12, cr6, [r0], #-904	; 0xfffffc78
   28d44:	strmi	r9, [r8, r6, lsl #6]!
   28d48:			; <UNDEFINED> instruction: 0xf0402800
   28d4c:	stcvs	0, cr8, [r0], #-544	; 0xfffffde0
   28d50:	stfvsp	f3, [r3], #-96	; 0xffffffa0
   28d54:			; <UNDEFINED> instruction: 0xf0402b00
   28d58:	movwcs	r8, #141	; 0x8d
   28d5c:	bvs	ff831568 <npth_sleep@plt+0xff82b880>
   28d60:	movwcc	lr, #63940	; 0xf9c4
   28d64:	cdpcs	3, 0, cr6, cr0, cr2, {3}
   28d68:	stmdacs	r0, {r0, r4, r5, ip, lr, pc}
   28d6c:	stfvsp	f5, [r5], #200	; 0xc8
   28d70:	addle	r2, pc, r0, lsl #26
   28d74:	ldrdcc	pc, [r0], -r8
   28d78:			; <UNDEFINED> instruction: 0xf43f2b00
   28d7c:	stmdami	r1!, {r0, r1, r2, r4, r5, r6, r8, r9, sl, fp, sp, pc}^
   28d80:	andsne	lr, r4, #212, 18	; 0x350000
   28d84:			; <UNDEFINED> instruction: 0xf7fa4478
   28d88:	strb	pc, [pc, -r1, asr #26]!	; <UNPREDICTABLE>
   28d8c:	ldmib	r4, {r1, r2, r3, r4, r6, fp, lr}^
   28d90:	ldrbtmi	r1, [r8], #-532	; 0xfffffdec
   28d94:	ldc2	7, cr15, [sl, #-1000]!	; 0xfffffc18
   28d98:			; <UNDEFINED> instruction: 0xf43f2e00
   28d9c:			; <UNDEFINED> instruction: 0xe75caf7b
   28da0:	andsne	lr, r4, #212, 18	; 0x350000
   28da4:			; <UNDEFINED> instruction: 0xf0002800
   28da8:	mcrrne	0, 9, r8, r3, cr6
   28dac:	stmib	sp, {r0, r1, r3, r6, ip, lr, pc}^
   28db0:			; <UNDEFINED> instruction: 0xf7dc1202
   28db4:	mcrls	14, 0, lr, cr5, cr8, {0}
   28db8:	bls	fa66c <npth_sleep@plt+0xf4984>
   28dbc:	strls	r9, [r1], -r2, lsl #18
   28dc0:	ldmdami	r2, {ip, pc}^
   28dc4:			; <UNDEFINED> instruction: 0xf7fa4478
   28dc8:	bvs	ff868254 <npth_sleep@plt+0xff86256c>
   28dcc:	stmdacs	r0, {r0, r2, r5, r7, r8, r9, sp, lr}
   28dd0:	svcge	0x0060f43f
   28dd4:	addmi	r6, r5, #675840	; 0xa5000
   28dd8:	svcge	0x006bf67f
   28ddc:	vqdmulh.s<illegal width 8>	q10, q0, q6
   28de0:	stmdbmi	ip, {r2, r4, r5, r6, r9, ip, sp, lr}^
   28de4:	ldrbtmi	r4, [fp], #-2124	; 0xfffff7b4
   28de8:	tstcc	ip, #2030043136	; 0x79000000
   28dec:			; <UNDEFINED> instruction: 0xf7dc4478
   28df0:	stmdami	sl, {r1, r2, r4, r5, r6, r8, r9, sl, fp, sp, lr, pc}^
   28df4:	andsne	lr, r4, #212, 18	; 0x350000
   28df8:			; <UNDEFINED> instruction: 0xf7fa4478
   28dfc:	blls	1a8220 <npth_sleep@plt+0x1a2538>
   28e00:	teqle	r4, r0, lsl #22
   28e04:	ldrdcs	pc, [r0], -r8
   28e08:	stmdbmi	r5, {r1, r3, r4, r7, r8, ip, sp, pc}^
   28e0c:	ldrbtmi	r4, [r9], #-2117	; 0xfffff7bb
   28e10:	ldrbtmi	r9, [r8], #-769	; 0xfffffcff
   28e14:	tstls	r0, r2, ror #26
   28e18:			; <UNDEFINED> instruction: 0xf7fa6d21
   28e1c:	bvs	ff868200 <npth_sleep@plt+0xff862518>
   28e20:			; <UNDEFINED> instruction: 0xf04fe7d8
   28e24:	cmnvs	r5, #255	; 0xff
   28e28:	ldrmi	lr, [r8], -r9, asr #14
   28e2c:	bicle	r2, sp, r0, lsl #26
   28e30:	bvs	ff8e2d78 <npth_sleep@plt+0xff8dd090>
   28e34:	bfi	r4, r0, #12, #2
   28e38:	ldmib	r4, {r0, r1, r3, r4, r5, fp, lr}^
   28e3c:	ldrbtmi	r1, [r8], #-532	; 0xfffffdec
   28e40:	stc2l	7, cr15, [r4], #1000	; 0x3e8
   28e44:			; <UNDEFINED> instruction: 0x4603e712
   28e48:	ldrdgt	pc, [r0], #143	; 0x8f	; <UNPREDICTABLE>
   28e4c:	ldrbtmi	r4, [ip], #2104	; 0x838
   28e50:	ldrbtmi	r9, [r8], #-1793	; 0xfffff8ff
   28e54:	andgt	pc, r0, sp, asr #17
   28e58:	ldc2l	7, cr15, [r8], {250}	; 0xfa
   28e5c:			; <UNDEFINED> instruction: 0xf7dce76b
   28e60:	strmi	lr, [r1], -r2, asr #27
   28e64:	ldrbtmi	r4, [r8], #-2099	; 0xfffff7cd
   28e68:	ldc2	7, cr15, [r8], #-1000	; 0xfffffc18
   28e6c:	blvs	ffa22c30 <npth_sleep@plt+0xffa1cf48>
   28e70:	strb	r6, [sp, -r0, ror #21]
   28e74:	stm	r6, {r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   28e78:			; <UNDEFINED> instruction: 0xf8d8e76f
   28e7c:	bcs	30e84 <npth_sleep@plt+0x2b19c>
   28e80:	svcge	0x0008f43f
   28e84:	ldrmi	r6, [r8], -r1, lsr #26
   28e88:	tstls	r3, r2, ror #26
   28e8c:			; <UNDEFINED> instruction: 0xf7dc9202
   28e90:	ldmib	sp, {r1, r3, r5, r7, r8, sl, fp, sp, lr, pc}^
   28e94:	strmi	r2, [r3], -r2, lsl #2
   28e98:	ldrbtmi	r4, [r8], #-2087	; 0xfffff7d9
   28e9c:	ldc2	7, cr15, [r6], #1000	; 0x3e8
   28ea0:	rscscc	pc, pc, pc, asr #32
   28ea4:			; <UNDEFINED> instruction: 0xf7dce70b
   28ea8:	blmi	963178 <npth_sleep@plt+0x95d490>
   28eac:	rscsvs	pc, r4, #64, 4
   28eb0:	stmdami	r4!, {r0, r1, r5, r8, fp, lr}
   28eb4:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   28eb8:	ldrbtmi	r3, [r8], #-796	; 0xfffffce4
   28ebc:	svc	0x000ef7dc
   28ec0:	vqdmulh.s<illegal width 8>	d20, d0, d17
   28ec4:	stmdbmi	r1!, {r0, r1, r2, r3, r5, r6, r7, r9, sp, lr}
   28ec8:	ldrbtmi	r4, [fp], #-2081	; 0xfffff7df
   28ecc:	tstcc	ip, #2030043136	; 0x79000000
   28ed0:			; <UNDEFINED> instruction: 0xf7dc4478
   28ed4:	strmi	lr, [r3], -r4, lsl #30
   28ed8:	ldmdami	pc, {r1, r2, r3, r4, r9, sl, fp, lr}	; <UNPREDICTABLE>
   28edc:	smlsdxls	r1, lr, r4, r4
   28ee0:			; <UNDEFINED> instruction: 0x96004478
   28ee4:	ldc2	7, cr15, [r2], {250}	; 0xfa
   28ee8:	svclt	0x0000e799
   28eec:	andeq	r5, r2, r2, lsl lr
   28ef0:	muleq	r0, ip, r5
   28ef4:	andeq	r5, r2, ip, lsl #28
   28ef8:	andeq	r0, r0, r0, ror #11
   28efc:	andeq	r5, r2, lr, asr #26
   28f00:			; <UNDEFINED> instruction: 0x00012fb0
   28f04:	strheq	r3, [r1], -r8
   28f08:	muleq	r1, r2, pc	; <UNPREDICTABLE>
   28f0c:	andeq	r3, r1, ip, lsl r0
   28f10:	andeq	r3, r1, sl, ror sl
   28f14:	andeq	r2, r1, r4, lsl #27
   28f18:	andeq	r2, r1, r0, lsr #30
   28f1c:			; <UNDEFINED> instruction: 0x00012fb8
   28f20:	andeq	lr, r0, lr, ror #18
   28f24:	andeq	r2, r1, lr, asr #31
   28f28:	andeq	r2, r1, r2, lsl pc
   28f2c:	andeq	r3, r1, sl, lsr #32
   28f30:	andeq	r2, r1, lr, lsl #31
   28f34:			; <UNDEFINED> instruction: 0x00012fba
   28f38:	andeq	r2, r1, sl, ror #29
   28f3c:	andeq	r3, r1, ip, lsr #19
   28f40:			; <UNDEFINED> instruction: 0x00012cb6
   28f44:	andeq	r2, r1, r2, asr lr
   28f48:	muleq	r1, r6, r9
   28f4c:	andeq	r2, r1, r0, lsr #25
   28f50:	andeq	r2, r1, r4, lsr #28
   28f54:	andeq	lr, r0, r0, lsr #17
   28f58:	andeq	r2, r1, r0, lsl #30
   28f5c:	svcmi	0x00f8e92d
   28f60:	ldrbtmi	r4, [fp], #-2851	; 0xfffff4dd
   28f64:	eorsle	r2, r9, r0, lsl #16
   28f68:	strmi	r4, [r0], r2, lsr #20
   28f6c:	andls	pc, r2, r3, asr r8	; <UNPREDICTABLE>
   28f70:	ldrdcc	pc, [r0], -r9
   28f74:	blmi	857c88 <npth_sleep@plt+0x851fa0>
   28f78:	ldmdavs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}
   28f7c:			; <UNDEFINED> instruction: 0xf8dfb354
   28f80:	smlsdxcs	r0, ip, r0, fp
   28f84:	bcc	250c8 <npth_sleep@plt+0x1f3e0>
   28f88:	stmdavs	r5!, {r0, r1, r3, r4, r5, r6, r7, sl, lr}^
   28f8c:	andle	r1, pc, fp, ror #24
   28f90:	streq	pc, [r8], -r4, lsl #2
   28f94:	ldrtmi	r4, [r0], -r1, asr #12
   28f98:	mcr	7, 5, pc, cr2, cr11, {6}	; <UNPREDICTABLE>
   28f9c:			; <UNDEFINED> instruction: 0xf8d9b940
   28fa0:	ldmdblt	fp, {ip, sp}^
   28fa4:			; <UNDEFINED> instruction: 0xf7dc4628
   28fa8:			; <UNDEFINED> instruction: 0xf8c4ee56
   28fac:	strmi	sl, [r7], -r4
   28fb0:	stccs	8, cr6, [r0], {36}	; 0x24
   28fb4:	ldrtmi	sp, [r8], -r9, ror #3
   28fb8:	svchi	0x00f8e8bd
   28fbc:			; <UNDEFINED> instruction: 0x46584631
   28fc0:	stc2	7, cr15, [r4], #-1000	; 0xfffffc18
   28fc4:	strb	r6, [sp, r5, ror #16]!
   28fc8:	stmdami	sp, {r0, r9, sl, lr}
   28fcc:			; <UNDEFINED> instruction: 0xf7fa4478
   28fd0:	bfi	pc, sp, (invalid: 24:16)	; <UNPREDICTABLE>
   28fd4:	ldrtmi	r4, [r8], -r7, lsr #12
   28fd8:	svchi	0x00f8e8bd
   28fdc:	sbccs	r4, ip, #9216	; 0x2400
   28fe0:	stmdami	sl, {r0, r3, r8, fp, lr}
   28fe4:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   28fe8:	ldrbtmi	r3, [r8], #-816	; 0xfffffcd0
   28fec:	mrc	7, 3, APSR_nzcv, cr6, cr12, {6}
   28ff0:	andeq	r5, r2, lr, lsr #21
   28ff4:	andeq	r0, r0, r0, ror #11
   28ff8:	muleq	r2, r8, r9
   28ffc:	andeq	r2, r1, r8, lsl pc
   29000:			; <UNDEFINED> instruction: 0x00012eb8
   29004:	andeq	r3, r1, ip, ror r8
   29008:	andeq	r2, r1, r6, lsl #23
   2900c:	muleq	r1, r2, lr
   29010:	bcs	565d8 <npth_sleep@plt+0x508f0>
   29014:	strmi	r4, [r4], -sp, lsl #12
   29018:	msreq	CPSR_fxc, pc, asr #32
   2901c:	svclt	0x00144628
   29020:	strbvc	pc, [r0], pc, asr #8	; <UNPREDICTABLE>
   29024:	ldrbvc	pc, [fp], pc, asr #8	; <UNPREDICTABLE>
   29028:	b	fe5e6fa0 <npth_sleep@plt+0xfe5e12b8>
   2902c:			; <UNDEFINED> instruction: 0x4620b150
   29030:			; <UNDEFINED> instruction: 0xff94f7ff
   29034:	stmiblt	r8!, {r1, r8, sp}^
   29038:			; <UNDEFINED> instruction: 0x46204632
   2903c:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   29040:	stmdblt	lr, {r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   29044:	cmncs	r7, r8, lsr #12
   29048:	b	fe1e6fc0 <npth_sleep@plt+0xfe1e12d8>
   2904c:			; <UNDEFINED> instruction: 0x4620b158
   29050:			; <UNDEFINED> instruction: 0xff84f7ff
   29054:			; <UNDEFINED> instruction: 0x4632b970
   29058:	vmax.s8	d20, d0, d16
   2905c:	pop	{r0, r6, r8, sp}
   29060:			; <UNDEFINED> instruction: 0xf7dc4070
   29064:			; <UNDEFINED> instruction: 0x4601b93d
   29068:			; <UNDEFINED> instruction: 0x46204632
   2906c:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   29070:	ldmdblt	r6!, {r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   29074:	rscscc	pc, pc, pc, asr #32
   29078:	svclt	0x0000bd70
   2907c:	ldrbmi	lr, [r0, sp, lsr #18]!
   29080:	bmi	183a8e0 <npth_sleep@plt+0x1834bf8>
   29084:	blmi	183a908 <npth_sleep@plt+0x1834c20>
   29088:	ldrbtmi	fp, [sl], #-142	; 0xffffff72
   2908c:	strmi	r2, [r4], -r2, lsl #18
   29090:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   29094:			; <UNDEFINED> instruction: 0xf04f930d
   29098:	blmi	1729ca0 <npth_sleep@plt+0x1723fb8>
   2909c:	rsble	r4, fp, fp, ror r4
   290a0:	suble	r2, r9, r3, lsl #18
   290a4:	cmnle	r4, r4, lsl #18
   290a8:	b	143ba14 <npth_sleep@plt+0x1435d2c>
   290ac:	svclt	0x000c0106
   290b0:	tstcs	r0, r1, lsl #2
   290b4:	andls	pc, r2, r3, asr r8	; <UNPREDICTABLE>
   290b8:	svclt	0x00142f00
   290bc:	strcs	r4, [r0], #-1548	; 0xfffff9f4
   290c0:	ldrdcc	pc, [r0], -r9
   290c4:	rsbsle	r2, r8, r0, lsl #22
   290c8:			; <UNDEFINED> instruction: 0xf0002f00
   290cc:	ldmdami	r1, {r2, r3, r7, pc}^
   290d0:	ldrbtmi	r4, [r8], #-1593	; 0xfffff9c7
   290d4:	blx	fe6e70c6 <npth_sleep@plt+0xfe6e13de>
   290d8:	suble	r2, sl, r0, lsl #24
   290dc:	ldrdcc	pc, [r0], -r9
   290e0:	stmdami	sp, {r0, r1, r5, r8, ip, sp, pc}^
   290e4:	ldrbtmi	r4, [r8], #-1593	; 0xfffff9c7
   290e8:	blx	fe4670da <npth_sleep@plt+0xfe4613f2>
   290ec:	ldrbtmi	r4, [fp], #-2891	; 0xfffff4b5
   290f0:	stccs	8, cr6, [r0], {28}
   290f4:			; <UNDEFINED> instruction: 0xf8dfd07e
   290f8:	strcs	sl, [r0, #-296]	; 0xfffffed8
   290fc:	strd	r4, [r6], -sl
   29100:			; <UNDEFINED> instruction: 0xf7db4630
   29104:	strmi	lr, [r5], -sl, asr #27
   29108:	stccs	8, cr6, [r0], {36}	; 0x24
   2910c:	stmdavs	r6!, {r0, r3, r6, ip, lr, pc}^
   29110:	rscsle	r1, r9, r3, ror ip
   29114:	stmdaeq	r8, {r2, r8, ip, sp, lr, pc}
   29118:			; <UNDEFINED> instruction: 0x46404639
   2911c:	stcl	7, cr15, [r0, #876]!	; 0x36c
   29120:	mvnsle	r2, r0, lsl #16
   29124:	ldrdcc	pc, [r0], -r9
   29128:	rscle	r2, r9, r0, lsl #22
   2912c:	ldrbmi	r4, [r0], -r1, asr #12
   29130:	blx	1b67122 <npth_sleep@plt+0x1b6143a>
   29134:	strb	r6, [r3, r6, ror #16]!
   29138:	ldmpl	fp, {r0, r2, r4, r5, r9, fp, lr}
   2913c:	orrlt	r6, r3, fp, lsl r8
   29140:	subsle	r2, r9, r0, lsl #16
   29144:	andspl	lr, r4, #208, 18	; 0x340000
   29148:	strtmi	sl, [r0], -r5, lsl #18
   2914c:			; <UNDEFINED> instruction: 0xf7ff9203
   29150:	bls	1284f4 <npth_sleep@plt+0x12280c>
   29154:	strls	r4, [r0], -r9, lsr #12
   29158:	ldmdami	r2!, {r0, r1, r9, sl, lr}
   2915c:			; <UNDEFINED> instruction: 0xf7fa4478
   29160:	bmi	ca7ebc <npth_sleep@plt+0xca21d4>
   29164:			; <UNDEFINED> instruction: 0xb124447a
   29168:	movtlt	r6, #56549	; 0xdce5
   2916c:	stccs	6, cr4, [r0], {44}	; 0x2c
   29170:			; <UNDEFINED> instruction: 0xf04fd1fa
   29174:			; <UNDEFINED> instruction: 0xe01435ff
   29178:	ldmpl	fp, {r0, r2, r5, r9, fp, lr}
   2917c:	bllt	11031f0 <npth_sleep@plt+0x10fd508>
   29180:	movweq	lr, #27220	; 0x6a54
   29184:	movwcs	fp, #7948	; 0x1f0c
   29188:	svccs	0x00002300
   2918c:	movwcs	fp, #3848	; 0xf08
   29190:	rscle	r2, lr, r0, lsl #22
   29194:			; <UNDEFINED> instruction: 0xf7ff4638
   29198:	stmdacc	r0, {r0, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}
   2919c:	andcs	fp, r1, r8, lsl pc
   291a0:	bmi	8b9abc <npth_sleep@plt+0x8b3dd4>
   291a4:	ldrbtmi	r4, [sl], #-2840	; 0xfffff4e8
   291a8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   291ac:	subsmi	r9, sl, sp, lsl #22
   291b0:	strtmi	sp, [r8], -r6, lsr #2
   291b4:	pop	{r1, r2, r3, ip, sp, pc}
   291b8:	stccs	7, cr8, [r0], {240}	; 0xf0
   291bc:	bfi	sp, r6, #3, #22
   291c0:	addsmi	r6, r1, #230400	; 0x38400
   291c4:	stcvs	15, cr11, [r2], #-16
   291c8:	smlalle	r6, sl, r6, r0
   291cc:	ldrbcc	pc, [pc, #79]!	; 29223 <npth_sleep@plt+0x2353b>	; <UNPREDICTABLE>
   291d0:	ldrtmi	lr, [r9], -r7, ror #15
   291d4:	ldmdami	r6, {r0, r1, r2, r5, r8, ip, sp, pc}
   291d8:			; <UNDEFINED> instruction: 0xf7fa4478
   291dc:	bfi	pc, r7, (invalid: 22:15)	; <UNPREDICTABLE>
   291e0:	ldrbtmi	r4, [r9], #-2324	; 0xfffff6ec
   291e4:	ldmdbmi	r4, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   291e8:	ldrbtmi	r4, [r9], #-2068	; 0xfffff7ec
   291ec:			; <UNDEFINED> instruction: 0xf7fa4478
   291f0:	ldr	pc, [lr, sp, lsl #22]!
   291f4:	ldrb	r4, [r4, r5, lsr #12]
   291f8:	ldrbcc	pc, [pc, #79]!	; 2924f <npth_sleep@plt+0x23567>	; <UNPREDICTABLE>
   291fc:	str	r4, [r3, sl, lsr #12]!
   29200:	svc	0x0004f7db
   29204:	andeq	r5, r2, r6, lsl #19
   29208:	muleq	r0, ip, r5
   2920c:	andeq	r5, r2, r4, ror r9
   29210:	andeq	r0, r0, r0, ror #11
   29214:	andeq	r2, r1, r6, lsr lr
   29218:	andeq	r2, r1, r2, asr #28
   2921c:	andeq	r6, r2, r2, lsr #16
   29220:	andeq	r2, r1, r8, asr #28
   29224:	andeq	r2, r1, r4, lsl #27
   29228:			; <UNDEFINED> instruction: 0xfffff5b9
   2922c:	andeq	r5, r2, sl, ror #16
   29230:	andeq	r2, r1, r4, ror #25
   29234:	andeq	lr, r0, r2, asr #15
   29238:	andeq	r2, r1, r6, ror sp
   2923c:	andeq	r2, r1, ip, lsl sp
   29240:	ldrbtmi	r4, [sl], #-2569	; 0xfffff5f7
   29244:	stfvsp	f3, [r3], {32}
   29248:			; <UNDEFINED> instruction: 0x4618b11b
   2924c:	mvnsle	r2, r0, lsl #16
   29250:	blvs	ff07b018 <npth_sleep@plt+0xff075330>
   29254:	mulle	r1, r1, r2
   29258:			; <UNDEFINED> instruction: 0x47704618
   2925c:	stmdbvs	r2, {sl, fp, sp, lr}
   29260:	mvnsle	r2, r0, lsl #20
   29264:			; <UNDEFINED> instruction: 0x47703014
   29268:			; <UNDEFINED> instruction: 0xfffff4db
   2926c:	blmi	196694 <npth_sleep@plt+0x1909ac>
   29270:	ldrbtmi	r4, [fp], #-2565	; 0xfffff5fb
   29274:	ldmdavs	fp, {r0, r1, r3, r4, r7, fp, ip, lr}
   29278:			; <UNDEFINED> instruction: 0xf7ffb10b
   2927c:	andcs	pc, r0, pc, ror ip	; <UNPREDICTABLE>
   29280:	svclt	0x0000bd08
   29284:	muleq	r2, lr, r7
   29288:	andeq	r0, r0, r0, ror #11
   2928c:	ldrblt	r2, [r0, #-2051]!	; 0xfffff7fd
   29290:			; <UNDEFINED> instruction: 0x460dd818
   29294:	strmi	fp, [r6], -r9, lsl #6
   29298:	andcs	r2, r1, r8, asr r1
   2929c:	ldc	7, cr15, [r6], #-880	; 0xfffffc90
   292a0:	strtmi	r4, [r8], -r4, lsl #12
   292a4:			; <UNDEFINED> instruction: 0xf7db6026
   292a8:	bmi	3e4528 <npth_sleep@plt+0x3de840>
   292ac:	rsbvs	r2, r5, #0, 2
   292b0:	strbvs	r4, [r1, #-1146]!	; 0xfffffb86
   292b4:	ldmdavs	r3, {r0, r5, r7, sl, sp, lr}^
   292b8:	subsvs	r3, r3, r1, lsl #6
   292bc:			; <UNDEFINED> instruction: 0x63206523
   292c0:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
   292c4:	vqdmulh.s<illegal width 8>	d20, d0, d8
   292c8:	stmdbmi	r8, {r0, r1, r2, r3, r6, r9, lr}
   292cc:	ldrbtmi	r4, [fp], #-2056	; 0xfffff7f8
   292d0:	movtcc	r4, #17529	; 0x4479
   292d4:			; <UNDEFINED> instruction: 0xf7dc4478
   292d8:	stmdami	r6, {r1, r8, sl, fp, sp, lr, pc}
   292dc:			; <UNDEFINED> instruction: 0xf7fa4478
   292e0:	svclt	0x0000fa73
   292e4:	andeq	r6, r2, r0, ror #12
   292e8:	muleq	r1, r2, r5
   292ec:	muleq	r1, ip, r8
   292f0:	muleq	r1, r4, ip
   292f4:	strdeq	r2, [r1], -r0
   292f8:	mvnsmi	lr, sp, lsr #18
   292fc:	ldrmi	fp, [r7], -r4, lsl #1
   29300:	strmi	r9, [r8], -r3
   29304:	mcrls	1, 0, r2, cr3, cr7, {3}
   29308:	stmdb	r6!, {r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2930c:	tstpl	r0, pc, asr #8	; <UNPREDICTABLE>
   29310:	svclt	0x00142800
   29314:	andcs	r2, r0, r2
   29318:			; <UNDEFINED> instruction: 0xffb8f7ff
   2931c:	eorcs	r4, ip, r5, lsl #12
   29320:	stcl	7, cr15, [r0], #-876	; 0xfffffc94
   29324:	tstcs	r1, sl, lsl fp
   29328:	rscscc	pc, pc, #79	; 0x4f
   2932c:			; <UNDEFINED> instruction: 0x9600447b
   29330:	ldmdaeq	r4, {r8, ip, sp, lr, pc}
   29334:			; <UNDEFINED> instruction: 0x61214604
   29338:	stmib	r4, {r6, r9, sl, lr}^
   2933c:			; <UNDEFINED> instruction: 0xf7dc6700
   29340:	blmi	563998 <npth_sleep@plt+0x55dcb0>
   29344:	tstcs	r0, r4, lsl sl
   29348:	ldmdami	r4, {r0, r1, r3, r4, r5, r6, sl, lr}
   2934c:	stmib	r5, {r3, r4, r5, r6, sl, lr}^
   29350:	rscvs	r0, r1, pc, lsl #8
   29354:	smlabtne	r1, r4, r9, lr
   29358:	ldmdavs	fp, {r0, r1, r3, r4, r7, fp, ip, lr}
   2935c:	ldmib	r5, {r0, r1, r4, r6, r8, ip, sp, pc}^
   29360:	stmiblt	pc, {r2, r4, r9, ip}	; <UNPREDICTABLE>
   29364:	ldrbtmi	r4, [fp], #-2830	; 0xfffff4f2
   29368:			; <UNDEFINED> instruction: 0xf8cd480e
   2936c:	ldrbtmi	r8, [r8], #-0
   29370:	blx	1367360 <npth_sleep@plt+0x1361678>
   29374:	andcs	r2, r1, #0, 6
   29378:	strtmi	r2, [r8], -r3, lsl #2
   2937c:	mrc2	7, 3, pc, cr14, cr15, {7}
   29380:	andlt	r4, r4, r8, lsr #12
   29384:	ldrhhi	lr, [r0, #141]!	; 0x8d
   29388:	ldrbtmi	r4, [fp], #-2823	; 0xfffff4f9
   2938c:	svclt	0x0000e7ec
   29390:	andeq	r2, r1, ip, asr #25
   29394:	andeq	r5, r2, r8, asr #13
   29398:	andeq	r0, r0, r0, ror #11
   2939c:			; <UNDEFINED> instruction: 0xfffff3d1
   293a0:			; <UNDEFINED> instruction: 0x0000d5b2
   293a4:	muleq	r1, r2, ip
   293a8:	andeq	r2, r1, sl, ror #24
   293ac:	ldrbmi	lr, [r0, sp, lsr #18]!
   293b0:	bmi	1dbac10 <npth_sleep@plt+0x1db4f28>
   293b4:	blmi	1dbae20 <npth_sleep@plt+0x1db5138>
   293b8:	ldrbtmi	fp, [sl], #-142	; 0xffffff72
   293bc:	ldrsbhi	pc, [r4, #143]	; 0x8f	; <UNPREDICTABLE>
   293c0:	ldmpl	r3, {r2, r9, sl, lr}^
   293c4:	ldmdavs	fp, {r3, r4, r5, r6, r7, sl, lr}
   293c8:			; <UNDEFINED> instruction: 0xf04f930d
   293cc:	stmdbcs	r0, {r8, r9}
   293d0:			; <UNDEFINED> instruction: 0x460fd052
   293d4:	eorsle	r2, r0, r0, lsl #16
   293d8:	blcs	b873ec <npth_sleep@plt+0xb81704>
   293dc:	tstcs	r0, sl, lsr #32
   293e0:	strtmi	r2, [r0], -r1, lsl #4
   293e4:	blx	ff7e73da <npth_sleep@plt+0xff7e16f2>
   293e8:			; <UNDEFINED> instruction: 0xf0401c41
   293ec:	mcrcs	0, 0, r8, cr0, cr9, {4}
   293f0:	blmi	1a9d910 <npth_sleep@plt+0x1a97c28>
   293f4:	ldmdavs	sp, {r0, r1, r3, r4, r5, r6, sl, lr}
   293f8:	stmdavs	pc!, {r0, r2, r3, r5, r6, r8, ip, sp, pc}^	; <UNPREDICTABLE>
   293fc:	andle	r1, r7, sl, ror ip
   29400:	andeq	pc, r8, r5, lsl #2
   29404:			; <UNDEFINED> instruction: 0xf7db4621
   29408:	stmdacs	r0, {r2, r3, r5, r6, sl, fp, sp, lr, pc}
   2940c:	addhi	pc, lr, r0
   29410:	stccs	8, cr6, [r0, #-180]	; 0xffffff4c
   29414:	blmi	189dbe0 <npth_sleep@plt+0x1897ef8>
   29418:	andge	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   2941c:	ldrdcc	pc, [r0], -sl
   29420:			; <UNDEFINED> instruction: 0xf0402b00
   29424:	strbmi	r8, [r9], -r5, lsr #1
   29428:	strtmi	r2, [r0], -r0, lsl #4
   2942c:	ldc2l	7, cr15, [r0, #1020]!	; 0x3fc
   29430:	eor	r4, fp, r7, lsl #12
   29434:	blcs	47548 <npth_sleep@plt+0x41860>
   29438:	mcrcs	1, 0, sp, cr0, cr1, {6}
   2943c:	mrrcmi	0, 6, sp, r8, cr12
   29440:	vst3.16	{d20-d22}, [pc :256], ip
   29444:	ldrtmi	r5, [r0], -r0, lsl #2
   29448:			; <UNDEFINED> instruction: 0xff20f7ff
   2944c:	strtmi	r4, [r0], -r6, lsl #12
   29450:	ldmda	lr, {r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   29454:	andscc	r4, r8, r1, lsl #13
   29458:	bl	ff1673cc <npth_sleep@plt+0xff1616e4>
   2945c:			; <UNDEFINED> instruction: 0xf1092301
   29460:	strtmi	r0, [r1], -r1, lsl #4
   29464:	andvs	r4, r7, r5, lsl #12
   29468:	andscc	r6, r4, fp, lsr #2
   2946c:	stc	7, cr15, [r6, #-876]!	; 0xfffffc94
   29470:			; <UNDEFINED> instruction: 0xf8584b4a
   29474:	eor	sl, r6, r3
   29478:			; <UNDEFINED> instruction: 0xd1b82800
   2947c:	eor	r2, sp, r0, lsl #12
   29480:			; <UNDEFINED> instruction: 0x46499a16
   29484:			; <UNDEFINED> instruction: 0xf7ff4620
   29488:	strmi	pc, [r7], -r3, asr #27
   2948c:	rscsle	r1, r5, fp, ror ip
   29490:			; <UNDEFINED> instruction: 0xf8584b42
   29494:	vst4.8	{d26-d29}, [pc], r3
   29498:	ldrtmi	r5, [r0], -r0, lsl #2
   2949c:	mrc2	7, 7, pc, cr6, cr15, {7}
   294a0:	strtmi	r4, [r0], -r6, lsl #12
   294a4:	ldmda	r4!, {r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   294a8:			; <UNDEFINED> instruction: 0xf7db3018
   294ac:	movwcs	lr, #2972	; 0xb9c
   294b0:	strmi	r4, [r5], -r1, lsr #12
   294b4:			; <UNDEFINED> instruction: 0x612b6007
   294b8:			; <UNDEFINED> instruction: 0xf7db3014
   294bc:			; <UNDEFINED> instruction: 0x4620eebe
   294c0:	stmib	r2, {r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   294c4:			; <UNDEFINED> instruction: 0xf8da64b0
   294c8:	movwcs	r1, #0
   294cc:	ldrbtmi	r4, [sl], #-2613	; 0xfffff5cb
   294d0:	strcs	lr, [pc, #-2502]	; 28b12 <npth_sleep@plt+0x22e2a>
   294d4:	stmib	r5, {r0, r1, r3, r5, r6, r7, sp, lr}^
   294d8:	ldmdblt	r9, {r0, r8, r9, ip, sp}^
   294dc:	blmi	b3bdac <npth_sleep@plt+0xb360c4>
   294e0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   294e4:	blls	383554 <npth_sleep@plt+0x37d86c>
   294e8:	qdaddle	r4, sl, sp
   294ec:	andlt	r4, lr, r0, lsr r6
   294f0:			; <UNDEFINED> instruction: 0x87f0e8bd
   294f4:	andsvc	lr, r4, #3506176	; 0x358000
   294f8:	ldrtmi	sl, [r0], -r5, lsl #18
   294fc:			; <UNDEFINED> instruction: 0xf7ff9203
   29500:	stmdavs	sp!, {r0, r1, r2, r3, r8, r9, fp, ip, sp, lr, pc}
   29504:	bls	fadf0 <npth_sleep@plt+0xf5108>
   29508:	strls	r4, [r1, #-1571]	; 0xfffff9dd
   2950c:	stmdami	r7!, {ip, pc}
   29510:			; <UNDEFINED> instruction: 0xf7fa4478
   29514:			; <UNDEFINED> instruction: 0xe7e1f97b
   29518:	ldrtmi	r4, [r7], -r5, lsr #24
   2951c:			; <UNDEFINED> instruction: 0xe790447c
   29520:	andcs	r4, r0, #76546048	; 0x4900000
   29524:	mcr2	7, 7, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
   29528:	ldrb	r4, [r7, r6, lsl #12]
   2952c:			; <UNDEFINED> instruction: 0xf04f4b1b
   29530:	strdvs	r3, [sl], #-47	; 0xffffffd1	; <UNPREDICTABLE>
   29534:	andge	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   29538:	ldrdcc	pc, [r0], -sl
   2953c:	strcs	fp, [r0, #-2547]	; 0xfffff60d
   29540:	movwcs	r2, #512	; 0x200
   29544:	strls	r4, [r0, #-1592]	; 0xfffff9c8
   29548:	mcr	7, 2, pc, cr12, cr11, {6}	; <UNPREDICTABLE>
   2954c:	svclt	0x00083101
   29550:	svccc	0x00fff1b0
   29554:			; <UNDEFINED> instruction: 0xf7dcd19f
   29558:			; <UNDEFINED> instruction: 0x462ee876
   2955c:			; <UNDEFINED> instruction: 0xf7db6800
   29560:	ldrtmi	lr, [r9], -lr, lsl #30
   29564:	ldmdami	r3, {r1, r9, sl, lr}
   29568:			; <UNDEFINED> instruction: 0xf7fa4478
   2956c:			; <UNDEFINED> instruction: 0xe7b5f8b7
   29570:			; <UNDEFINED> instruction: 0x46214811
   29574:			; <UNDEFINED> instruction: 0xf7fa4478
   29578:	ldrb	pc, [r4, -r9, asr #18]	; <UNPREDICTABLE>
   2957c:	strtmi	r4, [r1], -pc, lsl #16
   29580:			; <UNDEFINED> instruction: 0xf7fa4478
   29584:	ldrb	pc, [sl, r3, asr #18]	; <UNPREDICTABLE>
   29588:	stcl	7, cr15, [r0, #-876]	; 0xfffffc94
   2958c:	andeq	r5, r2, r6, asr r6
   29590:	muleq	r0, ip, r5
   29594:	andeq	r5, r2, ip, asr #12
   29598:	andeq	r6, r2, ip, lsl r5
   2959c:	andeq	r0, r0, r0, ror #11
   295a0:	strdeq	r2, [r1], -r0
   295a4:			; <UNDEFINED> instruction: 0xfffff24f
   295a8:	andeq	r5, r2, r0, lsr r5
   295ac:	andeq	r2, r1, r8, ror #22
   295b0:	andeq	r2, r1, r0, lsr #10
   295b4:	ldrdeq	r2, [r1], -r8
   295b8:	andeq	r2, r1, r4, ror #21
   295bc:	muleq	r1, ip, sl
   295c0:	blmi	f7beb8 <npth_sleep@plt+0xf761d0>
   295c4:	push	{r1, r3, r4, r5, r6, sl, lr}
   295c8:	strdlt	r4, [pc], r0
   295cc:			; <UNDEFINED> instruction: 0x260058d3
   295d0:			; <UNDEFINED> instruction: 0x46054a3a
   295d4:	movwls	r6, #55323	; 0xd81b
   295d8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   295dc:	ldrbtmi	r9, [sl], #-1540	; 0xfffff9fc
   295e0:	subsle	r2, r7, r0, lsl #16
   295e4:			; <UNDEFINED> instruction: 0xf8df4b36
   295e8:			; <UNDEFINED> instruction: 0xf8dfa0dc
   295ec:			; <UNDEFINED> instruction: 0xf8df90dc
   295f0:	ldrbtmi	r8, [sl], #220	; 0xdc
   295f4:	ldrbtmi	r5, [r9], #2263	; 0x8d7
   295f8:	strd	r4, [r7], -r8	; <UNPREDICTABLE>
   295fc:	ldrsbtlt	pc, [ip], -r4	; <UNPREDICTABLE>
   29600:	svceq	0x0000f1bb
   29604:	stclvs	0, cr13, [r2], #72	; 0x48
   29608:			; <UNDEFINED> instruction: 0x6c20a904
   2960c:	mrsls	r2, LR_irq
   29610:	ldrbmi	r2, [r8, r2, lsl #2]
   29614:	cmplt	r8, r3, lsl #12
   29618:	mcrcs	6, 0, r4, cr0, cr0, {1}
   2961c:	ldrmi	fp, [lr], -r8, lsl #30
   29620:	stmib	r0!, {r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   29624:	strbmi	r4, [r0], -r1, lsl #12
   29628:			; <UNDEFINED> instruction: 0xf858f7fa
   2962c:			; <UNDEFINED> instruction: 0xf7db6ca0
   29630:	blvs	8648e0 <npth_sleep@plt+0x85ebf8>
   29634:	bvs	18d5afc <npth_sleep@plt+0x18cfe14>
   29638:			; <UNDEFINED> instruction: 0xf7dc2100
   2963c:	blvs	86373c <npth_sleep@plt+0x85da54>
   29640:	stc	7, cr15, [r0], #876	; 0x36c
   29644:			; <UNDEFINED> instruction: 0xf7db4620
   29648:			; <UNDEFINED> instruction: 0xb325ec9e
   2964c:	stclvs	6, cr4, [sp], #176	; 0xb0
   29650:	blcs	c36e4 <npth_sleep@plt+0xbd9fc>
   29654:	ldmdavs	fp!, {r0, r4, ip, lr, pc}
   29658:	sbcle	r2, pc, r0, lsl #22
   2965c:	stmdbge	r5, {r1, r5, r6, r8, sl, fp, sp, lr}
   29660:			; <UNDEFINED> instruction: 0xf8d44620
   29664:	andls	fp, r3, #80	; 0x50
   29668:	blx	16e766c <npth_sleep@plt+0x16e1984>
   2966c:	ldrbmi	r9, [r9], -r3, lsl #20
   29670:	strbmi	r4, [r8], -r3, lsl #12
   29674:			; <UNDEFINED> instruction: 0xf8caf7fa
   29678:	strtmi	lr, [r0], -r0, asr #15
   2967c:			; <UNDEFINED> instruction: 0xffe8f7fe
   29680:	stmdacs	r0, {r1, r2, r9, sl, lr}
   29684:			; <UNDEFINED> instruction: 0xf7dcd0e7
   29688:	strmi	lr, [r1], -lr, lsr #19
   2968c:			; <UNDEFINED> instruction: 0xf7fa4650
   29690:	strb	pc, [r0, r5, lsr #16]!	; <UNPREDICTABLE>
   29694:	bmi	3baeb4 <npth_sleep@plt+0x3b51cc>
   29698:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
   2969c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   296a0:	subsmi	r9, sl, sp, lsl #22
   296a4:	ldrtmi	sp, [r0], -r3, lsl #2
   296a8:	pop	{r0, r1, r2, r3, ip, sp, pc}
   296ac:			; <UNDEFINED> instruction: 0xf7db8ff0
   296b0:	svclt	0x0000ecae
   296b4:	andeq	r5, r2, ip, asr #8
   296b8:	muleq	r0, ip, r5
   296bc:	andeq	r5, r2, r2, lsr r4
   296c0:	andeq	r0, r0, r0, ror #11
   296c4:	andeq	r2, r1, lr, lsr #21
   296c8:	andeq	r2, r1, lr, asr #21
   296cc:	andeq	r2, r1, r8, ror #21
   296d0:	andeq	r5, r2, r6, ror r3
   296d4:	blmi	7fbf54 <npth_sleep@plt+0x7f626c>
   296d8:	ldrblt	r4, [r0, #1146]!	; 0x47a
   296dc:	ldmpl	r3, {r0, r2, r7, ip, sp, pc}^
   296e0:	ldmdavs	fp, {r1, r2, r9, sl, lr}
   296e4:			; <UNDEFINED> instruction: 0xf04f9303
   296e8:	cmnlt	r8, r0, lsl #6
   296ec:	blcs	c3700 <npth_sleep@plt+0xbda18>
   296f0:	svcge	0x0002d01d
   296f4:	blvs	ff97afcc <npth_sleep@plt+0xff9752e4>
   296f8:			; <UNDEFINED> instruction: 0xb1a56ce2
   296fc:	movwcs	r6, #3104	; 0xc20
   29700:	strls	r2, [r0, -r6, lsl #2]
   29704:	stclvs	7, cr4, [r4], #672	; 0x2a0
   29708:	mvnsle	r2, r0, lsl #24
   2970c:			; <UNDEFINED> instruction: 0xf7ff4630
   29710:	bmi	4a9474 <npth_sleep@plt+0x4a378c>
   29714:	ldrbtmi	r4, [sl], #-2831	; 0xfffff4f1
   29718:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2971c:	subsmi	r9, sl, r3, lsl #22
   29720:	andlt	sp, r5, r4, lsl r1
   29724:			; <UNDEFINED> instruction: 0x4614bdf0
   29728:	mvnle	r2, r0, lsl #24
   2972c:	stcvs	7, cr14, [r3], {238}	; 0xee
   29730:	ldmdavc	sl, {r0, r1, r4, r5, r8, ip, sp, pc}
   29734:	sbcsle	r2, ip, r0, lsl #20
   29738:			; <UNDEFINED> instruction: 0xf7dc4618
   2973c:	ldrb	lr, [r8, ip, lsl #19]
   29740:	ldc2l	7, cr15, [lr, #-1020]!	; 0xfffffc04
   29744:	stmdacs	r0, {r0, r1, r9, sl, lr}
   29748:	ubfx	sp, r3, #1, #19
   2974c:	mrrc	7, 13, pc, lr, cr11	; <UNPREDICTABLE>
   29750:	andeq	r5, r2, r8, lsr r3
   29754:	muleq	r0, ip, r5
   29758:	strdeq	r5, [r2], -sl
   2975c:	tstpl	r0, pc, asr #8	; <UNPREDICTABLE>
   29760:			; <UNDEFINED> instruction: 0xf7ff2003
   29764:	svclt	0x0000bd93
   29768:			; <UNDEFINED> instruction: 0x4606b5f8
   2976c:	strmi	r2, [ip], -r1
   29770:	stc2	7, cr15, [ip, #1020]	; 0x3fc
   29774:	adcmi	r6, r3, #274432	; 0x43000
   29778:	ldmdbne	r7!, {r1, r2, r3, r8, ip, lr, pc}
   2977c:	svccc	0x00011e73
   29780:	streq	pc, [r1], -r6, asr #3
   29784:	ldmne	r2!, {r2, r4, r5, r8, ip, sp, pc}^
   29788:	svcpl	0x0001f813
   2978c:	adcsmi	r6, fp, #1024	; 0x400
   29790:	mvnsle	r5, sp, lsl #9
   29794:	lfmlt	f6, 2, [r8, #784]!	; 0x310
   29798:	vqdmulh.s<illegal width 8>	d20, d0, d5
   2979c:	stmdbmi	r5, {r1, r3, r6, r7, r9, lr}
   297a0:	ldrbtmi	r4, [fp], #-2053	; 0xfffff7fb
   297a4:	cmpcc	r0, #2030043136	; 0x79000000
   297a8:			; <UNDEFINED> instruction: 0xf7dc4478
   297ac:	svclt	0x0000ea98
   297b0:	strheq	r3, [r1], -lr
   297b4:	andeq	r2, r1, r8, asr #7
   297b8:	andeq	r2, r1, ip, asr r9
   297bc:	strlt	fp, [r8, #-376]	; 0xfffffe88
   297c0:	blcs	b877d4 <npth_sleep@plt+0xb81aec>
   297c4:	stmdavc	r3, {r0, r8, ip, lr, pc}^
   297c8:	andcs	fp, r1, #-1073741810	; 0xc000000e
   297cc:			; <UNDEFINED> instruction: 0xf7fb2100
   297d0:	andcc	pc, r1, r9, ror #19
   297d4:	andcs	fp, r1, r8, lsl pc
   297d8:	andcs	fp, r1, r8, lsl #26
   297dc:	andcs	fp, r1, r8, lsl #26
   297e0:	svclt	0x00004770
   297e4:	addlt	fp, r3, r0, lsl #10
   297e8:	andcs	r4, r0, #4, 22	; 0x1000
   297ec:	andls	r2, r0, #1073741824	; 0x40000000
   297f0:			; <UNDEFINED> instruction: 0xf7ff447b
   297f4:	ldrdlt	pc, [r3], -fp
   297f8:	blx	167976 <npth_sleep@plt+0x161c8e>
   297fc:	andeq	sp, r0, r4, lsr r4
   29800:	addlt	fp, r3, r0, lsl #10
   29804:	andcs	r4, r2, #4, 22	; 0x1000
   29808:	mrscs	r9, (UNDEF: 17)
   2980c:			; <UNDEFINED> instruction: 0xf7ff447b
   29810:	andlt	pc, r3, sp, asr #27
   29814:	blx	167992 <npth_sleep@plt+0x161caa>
   29818:	andeq	r2, r1, ip, lsl #18
   2981c:	addlt	fp, r3, r0, lsl #10
   29820:	tstcs	r0, r4, lsl #22
   29824:	tstls	r0, r2, lsl #4
   29828:			; <UNDEFINED> instruction: 0xf7ff447b
   2982c:			; <UNDEFINED> instruction: 0xb003fdbf
   29830:	blx	1679ae <npth_sleep@plt+0x161cc6>
   29834:	andeq	sp, r0, ip, asr #4
   29838:	ldrb	r2, [sp, #-512]	; 0xfffffe00
   2983c:	ldrb	r2, [fp, #-513]	; 0xfffffdff
   29840:	mvnsmi	lr, sp, lsr #18
   29844:	addlt	r4, r2, r6, lsl #12
   29848:	cmncs	r7, r8, lsl #12
   2984c:			; <UNDEFINED> instruction: 0xf7db4617
   29850:			; <UNDEFINED> instruction: 0xf44fee84
   29854:	stmdacs	r0, {r8, ip, lr}
   29858:	andcs	fp, r2, r4, lsl pc
   2985c:			; <UNDEFINED> instruction: 0xf7ff2000
   29860:			; <UNDEFINED> instruction: 0x4605fd15
   29864:			; <UNDEFINED> instruction: 0xf7db2036
   29868:	blmi	624020 <npth_sleep@plt+0x61e338>
   2986c:			; <UNDEFINED> instruction: 0xf04f2101
   29870:	ldrbtmi	r3, [fp], #-767	; 0xfffffd01
   29874:			; <UNDEFINED> instruction: 0xf1009600
   29878:			; <UNDEFINED> instruction: 0x46040814
   2987c:	strbmi	r6, [r0], -r1, lsr #2
   29880:	strvs	lr, [r0, -r4, asr #19]
   29884:	mrc	7, 7, APSR_nzcv, cr0, cr11, {6}
   29888:	bmi	47c4d0 <npth_sleep@plt+0x4767e8>
   2988c:	ldrbtmi	r2, [fp], #-0
   29890:	ldrbtmi	r4, [r9], #-2320	; 0xfffff6f0
   29894:	strne	lr, [pc], #-2501	; 2989c <npth_sleep@plt+0x23bb4>
   29898:	andeq	lr, r2, r4, asr #19
   2989c:	ldmdavs	fp, {r0, r1, r3, r4, r7, fp, ip, lr}
   298a0:	ldmib	r5, {r0, r1, r4, r6, r8, ip, sp, pc}^
   298a4:	ldmdblt	pc, {r2, r4, r9, ip}^	; <UNPREDICTABLE>
   298a8:	ldrbtmi	r4, [fp], #-2827	; 0xfffff4f5
   298ac:			; <UNDEFINED> instruction: 0xf8cd480b
   298b0:	ldrbtmi	r8, [r8], #-0
   298b4:			; <UNDEFINED> instruction: 0xffaaf7f9
   298b8:	andlt	r4, r2, r8, lsr #12
   298bc:	ldrhhi	lr, [r0, #141]!	; 0x8d
   298c0:	ldrbtmi	r4, [fp], #-2823	; 0xfffff4f9
   298c4:	svclt	0x0000e7f2
   298c8:	andeq	r2, r1, sl, lsr #17
   298cc:	andeq	r5, r2, r2, lsl #3
   298d0:	andeq	r0, r0, r0, ror #11
   298d4:			; <UNDEFINED> instruction: 0xfffff0db
   298d8:	andeq	sp, r0, lr, rrx
   298dc:	andeq	r2, r1, r2, ror r8
   298e0:	andeq	r2, r1, r2, lsr r7
   298e4:	svclt	0x00a8f7ff
   298e8:	stmdbcs	r1, {r4, r5, r6, r8, sl, ip, sp, pc}
   298ec:	addlt	r4, lr, r3, lsr #26
   298f0:	ldrbtmi	r4, [sp], #-3107	; 0xfffff3dd
   298f4:			; <UNDEFINED> instruction: 0x4d23592c
   298f8:	strls	r6, [sp], #-2084	; 0xfffff7dc
   298fc:	streq	pc, [r0], #-79	; 0xffffffb1
   29900:	andle	r4, fp, sp, ror r4
   29904:	blx	feee790a <npth_sleep@plt+0xfeee1c22>
   29908:	blmi	77c18c <npth_sleep@plt+0x7764a4>
   2990c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   29910:	blls	383980 <npth_sleep@plt+0x37dc98>
   29914:	qsuble	r4, sl, pc	; <UNPREDICTABLE>
   29918:	ldcllt	0, cr11, [r0, #-56]!	; 0xffffffc8
   2991c:			; <UNDEFINED> instruction: 0x46044b1b
   29920:	stmiapl	fp!, {r1, r2, r4, r9, sl, lr}^
   29924:	cmnlt	fp, fp, lsl r8
   29928:	ldmib	r0, {r4, r8, r9, ip, sp, pc}^
   2992c:	stmdbge	r5, {r2, r4, r9, ip, lr}
   29930:	andls	r4, r3, #32, 12	; 0x2000000
   29934:			; <UNDEFINED> instruction: 0xf8f4f7ff
   29938:	strtmi	r9, [r9], -r3, lsl #20
   2993c:	strmi	r9, [r3], -r0, lsl #12
   29940:	ldrbtmi	r4, [r8], #-2067	; 0xfffff7ed
   29944:			; <UNDEFINED> instruction: 0xff62f7f9
   29948:	ldrbtmi	r4, [fp], #-2834	; 0xfffff4ee
   2994c:	stfvsp	f3, [r0], #144	; 0x90
   29950:	strmi	fp, [r4], -r8, lsr #2
   29954:	mvnsle	r2, r0, lsl #24
   29958:	rscscc	pc, pc, pc, asr #32
   2995c:	blvs	ff8e38b4 <npth_sleep@plt+0xff8ddbcc>
   29960:	svclt	0x0004429a
   29964:	subsvs	r6, lr, r3, lsr #24
   29968:			; <UNDEFINED> instruction: 0xf04fd0ce
   2996c:			; <UNDEFINED> instruction: 0xe7cb30ff
   29970:	ldrbcc	pc, [pc, #79]!	; 299c7 <npth_sleep@plt+0x23cdf>	; <UNPREDICTABLE>
   29974:	ldrb	r4, [sl, sl, lsr #12]
   29978:	bl	12678ec <npth_sleep@plt+0x1261c04>
   2997c:	andeq	r5, r2, lr, lsl r1
   29980:	muleq	r0, ip, r5
   29984:	andeq	r5, r2, r0, lsl r1
   29988:	andeq	r5, r2, r4, lsl #2
   2998c:	andeq	r0, r0, r0, ror #11
   29990:	strdeq	r2, [r1], -lr
   29994:			; <UNDEFINED> instruction: 0xffffedd3
   29998:	mvnsmi	lr, #737280	; 0xb4000
   2999c:	bmi	143b3e4 <npth_sleep@plt+0x14356fc>
   299a0:	blmi	143b224 <npth_sleep@plt+0x143553c>
   299a4:	ldrbtmi	fp, [sl], #-141	; 0xffffff73
   299a8:			; <UNDEFINED> instruction: 0xf8df6805
   299ac:			; <UNDEFINED> instruction: 0x4604913c
   299b0:	stccs	8, cr5, [r2, #-844]	; 0xfffffcb4
   299b4:			; <UNDEFINED> instruction: 0x460e44f9
   299b8:	movwls	r6, #47131	; 0xb81b
   299bc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   299c0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   299c4:	rsbsle	r9, r3, r2, lsl #6
   299c8:	blcs	1004f5c <npth_sleep@plt+0xfff274>
   299cc:	subscs	sp, r8, r8, ror ip
   299d0:	stmdb	r8, {r0, r1, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   299d4:			; <UNDEFINED> instruction: 0x46212258
   299d8:			; <UNDEFINED> instruction: 0xf7db4605
   299dc:	vstmiavs	r0!, {s28-s139}
   299e0:			; <UNDEFINED> instruction: 0xf7dbb108
   299e4:	stmdavs	r2!, {r1, r4, r5, r6, r7, r9, sl, fp, sp, lr, pc}
   299e8:	strtvs	r2, [r8], #768	; 0x300
   299ec:	stmib	r4, {r0, r1, r9, fp, sp}^
   299f0:	strbtvs	r3, [r3], #-783	; 0xfffffcf1
   299f4:	suble	r6, r2, r3, ror #6
   299f8:	svclt	0x00092a01
   299fc:	bvs	1841a90 <npth_sleep@plt+0x183bda8>
   29a00:	andpl	pc, r0, #1325400064	; 0x4f000000
   29a04:	svclt	0x00084610
   29a08:			; <UNDEFINED> instruction: 0xf7db6262
   29a0c:	stmdbvs	fp!, {r2, r3, r5, r6, r7, fp, sp, lr, pc}
   29a10:	andcs	r6, r0, #2768896	; 0x2a4000
   29a14:	stmiane	r9, {r0, r2, r5, r6, r7, sl, sp, lr}^
   29a18:			; <UNDEFINED> instruction: 0x61a14b34
   29a1c:	stmib	r4, {r0, r3, r5, r6, r8, fp, sp, lr}^
   29a20:	strbtvs	r6, [r7], #-2063	; 0xfffff7f1
   29a24:	adcvs	r6, r2, #536870926	; 0x2000000e
   29a28:			; <UNDEFINED> instruction: 0x63206222
   29a2c:			; <UNDEFINED> instruction: 0x6d6d69e8
   29a30:	tsteq	r1, r0, asr #22
   29a34:	mvnvs	r2, r0
   29a38:	tstcs	r0, r1, lsl #10
   29a3c:	stmib	r4, {r0, r2, r5, r6, r8, sl, sp, lr}^
   29a40:	stmib	r4, {r2, r8}^
   29a44:			; <UNDEFINED> instruction: 0xf8590102
   29a48:	ldmdavs	fp!, {r0, r1, ip, sp, lr}
   29a4c:	ldrtmi	fp, [r5], -fp, ror #19
   29a50:	bge	d5f90 <npth_sleep@plt+0xd02a8>
   29a54:	andls	r2, r0, #0, 6
   29a58:	stfvse	f2, [r2], #4
   29a5c:	ldrmi	r6, [r0, r0, lsr #24]!
   29a60:	stmdacs	r0, {r0, r2, r9, sl, lr}
   29a64:	bmi	8ddf34 <npth_sleep@plt+0x8d824c>
   29a68:	ldrbtmi	r4, [sl], #-2846	; 0xfffff4e2
   29a6c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   29a70:	subsmi	r9, sl, fp, lsl #22
   29a74:			; <UNDEFINED> instruction: 0x4628d132
   29a78:	pop	{r0, r2, r3, ip, sp, pc}
   29a7c:	vst2.<illegal width 64>	{d24-d27}, [pc :256], r0
   29a80:	movwcs	r5, #8192	; 0x2000
   29a84:	eorvs	r6, r3, r0, ror #4
   29a88:	stmdbge	r3, {r0, r1, r2, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}
   29a8c:	stcvs	6, cr4, [r6, #-128]!	; 0xffffff80
   29a90:			; <UNDEFINED> instruction: 0xf846f7ff
   29a94:	ldrtmi	r4, [r1], -sl, lsr #12
   29a98:	ldmdami	r6, {r0, r1, r9, sl, lr}
   29a9c:			; <UNDEFINED> instruction: 0xf7f94478
   29aa0:	ldmdavs	fp!, {r0, r2, r4, r5, r7, r9, sl, fp, ip, sp, lr, pc}
   29aa4:			; <UNDEFINED> instruction: 0x4620b113
   29aa8:			; <UNDEFINED> instruction: 0xf868f7ff
   29aac:	strb	r6, [lr, r6, ror #23]
   29ab0:	stc2l	7, cr15, [lr, #1016]	; 0x3f8
   29ab4:	stmdacs	r0, {r0, r2, r9, sl, lr}
   29ab8:	stfvsp	f5, [r3, #-852]!	; 0xfffffcac
   29abc:	vstrle	d2, [r6, #252]	; 0xfc
   29ac0:	ldrbcs	r4, [r9, #-2061]	; 0xfffff7f3
   29ac4:			; <UNDEFINED> instruction: 0xf7f94478
   29ac8:	strb	pc, [ip, r9, lsl #28]	; <UNPREDICTABLE>
   29acc:	svc	0x008af7db
   29ad0:	stmdami	sl, {r0, r9, sl, lr}
   29ad4:			; <UNDEFINED> instruction: 0xf7f94478
   29ad8:	strb	pc, [r4, r1, lsl #28]	; <UNPREDICTABLE>
   29adc:	b	fe5e7a50 <npth_sleep@plt+0xfe5e1d68>
   29ae0:	andeq	r5, r2, sl, rrx
   29ae4:	muleq	r0, ip, r5
   29ae8:	andeq	r5, r2, ip, asr r0
   29aec:	andeq	r0, r0, r0, ror #11
   29af0:	andeq	r4, r2, r6, lsr #31
   29af4:	strdeq	r2, [r1], -ip
   29af8:	andeq	r2, r1, r4, lsr #13
   29afc:	ldrdeq	r2, [r1], -ip
   29b00:			; <UNDEFINED> instruction: 0xf7ff2300
   29b04:	svclt	0x0000bf49
   29b08:	mvnsmi	lr, #737280	; 0xb4000
   29b0c:	stclmi	0, cr11, [sl, #-572]!	; 0xfffffdc4
   29b10:	stclmi	6, cr4, [sl], #-56	; 0xffffffc8
   29b14:	ldrbtmi	r4, [sp], #-1681	; 0xfffff96f
   29b18:	strmi	r4, [r7], -r9, ror #22
   29b1c:	ldrbtmi	r5, [fp], #-2348	; 0xfffff6d4
   29b20:	stmdavs	r4!, {r8, sl, sp}
   29b24:			; <UNDEFINED> instruction: 0xf04f940d
   29b28:	cfstrdmi	mvd0, [r6], #-0
   29b2c:			; <UNDEFINED> instruction: 0xf8539504
   29b30:			; <UNDEFINED> instruction: 0xf8d88004
   29b34:	blcs	35b3c <npth_sleep@plt+0x2fe54>
   29b38:	ldmdavs	sl!, {r0, r1, r2, r4, r6, r8, ip, lr, pc}
   29b3c:	movweq	pc, #8226	; 0x2022	; <UNPREDICTABLE>
   29b40:	tstle	r1, r1, lsl #22
   29b44:	blcs	44f38 <npth_sleep@plt+0x3f250>
   29b48:	addshi	pc, r9, r0, asr #32
   29b4c:	bmi	17b2f54 <npth_sleep@plt+0x17ad26c>
   29b50:	ldrbtmi	r4, [sl], #-2906	; 0xfffff4a6
   29b54:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   29b58:	subsmi	r9, sl, sp, lsl #22
   29b5c:	addshi	pc, sl, r0, asr #32
   29b60:	andlt	r4, pc, r8, lsr #12
   29b64:	mvnshi	lr, #12386304	; 0xbd0000
   29b68:			; <UNDEFINED> instruction: 0x463c6bfd
   29b6c:			; <UNDEFINED> instruction: 0x6cfcb9dd
   29b70:			; <UNDEFINED> instruction: 0xf0002c00
   29b74:	blvs	e49dc0 <npth_sleep@plt+0xe440d8>
   29b78:	b	167aec <npth_sleep@plt+0x161e04>
   29b7c:			; <UNDEFINED> instruction: 0xf7db6cb8
   29b80:	ldrtmi	lr, [r8], -r2, lsl #20
   29b84:			; <UNDEFINED> instruction: 0x46212258
   29b88:	ldmib	r8, {r0, r1, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   29b8c:			; <UNDEFINED> instruction: 0xf7db4620
   29b90:			; <UNDEFINED> instruction: 0xe7dce9fa
   29b94:	svceq	0x0000f1b9
   29b98:	stcvs	0, cr13, [r3], #-56	; 0xffffffc8
   29b9c:	andle	r4, fp, fp, asr #10
   29ba0:			; <UNDEFINED> instruction: 0xb12c6ce4
   29ba4:	adcmi	r6, lr, #234496	; 0x39400
   29ba8:	stclvs	0, cr13, [r4], #976	; 0x3d0
   29bac:	mvnsle	r2, r0, lsl #24
   29bb0:	ldrbtmi	r4, [r8], #-2118	; 0xfffff7ba
   29bb4:	mcr2	7, 0, pc, cr8, cr9, {7}	; <UNPREDICTABLE>
   29bb8:	suble	r2, r9, r2, lsl #20
   29bbc:	cmplt	sp, r0, lsr #24
   29bc0:	stmdbge	r4, {r1, r5, r6, r7, sl, fp, sp, lr}
   29bc4:	mrsls	r2, LR_irq
   29bc8:	strmi	r2, [r8, r2, lsl #2]!
   29bcc:	stmdacs	r0, {r0, r2, r9, sl, lr}
   29bd0:	stfvsd	f5, [r0], #-276	; 0xfffffeec
   29bd4:	stfvsp	f3, [r3], #-32	; 0xffffffe0
   29bd8:	adcmi	fp, r7, #3325952	; 0x32c000
   29bdc:	andsle	r6, fp, r5, ror #25
   29be0:	ldmdami	fp!, {r0, r2, r3, r7, r8, ip, sp, pc}
   29be4:			; <UNDEFINED> instruction: 0xf7f94478
   29be8:	stclvs	13, cr15, [r2, #-956]	; 0xfffffc44
   29bec:	vstrvs.16	s20, [r4, #-10]	; <UNPREDICTABLE>
   29bf0:			; <UNDEFINED> instruction: 0xf7fe9203
   29bf4:	bls	129a50 <npth_sleep@plt+0x123d68>
   29bf8:	strmi	r4, [r3], -r1, lsr #12
   29bfc:	ldrbtmi	r4, [r8], #-2101	; 0xfffff7cb
   29c00:	mcr2	7, 0, pc, cr4, cr9, {7}	; <UNPREDICTABLE>
   29c04:	ldmdami	r4!, {r0, r3, r4, r7, r8, r9, sl, sp, lr, pc}
   29c08:			; <UNDEFINED> instruction: 0xf7f94478
   29c0c:	pld	[fp, sp	; <illegal shifter operand>]
   29c10:	movwcs	lr, #2490	; 0x9ba
   29c14:	strb	r6, [r0, r3, lsr #8]!
   29c18:	suble	r2, r8, r0, lsl #26
   29c1c:			; <UNDEFINED> instruction: 0xf7db6b38
   29c20:			; <UNDEFINED> instruction: 0x6cb8e9b2
   29c24:	stmib	lr!, {r0, r1, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   29c28:			; <UNDEFINED> instruction: 0x46292258
   29c2c:			; <UNDEFINED> instruction: 0xf7db4638
   29c30:	strtmi	lr, [r8], -r6, asr #18
   29c34:	stmib	r6!, {r0, r1, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   29c38:	ldrdcc	pc, [r0], -r8
   29c3c:	addle	r2, r5, r0, lsl #22
   29c40:	strcs	r4, [r0, #-2086]	; 0xfffff7da
   29c44:	ldcvs	13, cr6, [r9, #-488]!	; 0xfffffe18
   29c48:			; <UNDEFINED> instruction: 0xf7f94478
   29c4c:			; <UNDEFINED> instruction: 0xe77efddf
   29c50:			; <UNDEFINED> instruction: 0xf7fe4620
   29c54:			; <UNDEFINED> instruction: 0x4605fcfd
   29c58:	blvs	ff998180 <npth_sleep@plt+0xff992498>
   29c5c:			; <UNDEFINED> instruction: 0xf7dbe7ae
   29c60:	strmi	lr, [r1], -r2, asr #29
   29c64:	ldrbtmi	r4, [r8], #-2078	; 0xfffff7e2
   29c68:	ldc2	7, cr15, [r8, #-996]!	; 0xfffffc1c
   29c6c:			; <UNDEFINED> instruction: 0xf7dbe76f
   29c70:			; <UNDEFINED> instruction: 0x4601eeba
   29c74:	ldrbtmi	r4, [r8], #-2075	; 0xfffff7e5
   29c78:	ldc2	7, cr15, [r0, #-996]!	; 0xfffffc1c
   29c7c:	blmi	6e3a20 <npth_sleep@plt+0x6ddd38>
   29c80:	addvs	pc, sl, #64, 4
   29c84:	ldmdami	sl, {r0, r3, r4, r8, fp, lr}
   29c88:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   29c8c:	ldrbtmi	r3, [r8], #-872	; 0xfffffc98
   29c90:	stmda	r4!, {r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   29c94:	ldmib	sl!, {r0, r1, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   29c98:			; <UNDEFINED> instruction: 0xf44f4b16
   29c9c:	ldmdbmi	r6, {r1, r4, r6, r7, r9, sp, lr}
   29ca0:	ldrbtmi	r4, [fp], #-2070	; 0xfffff7ea
   29ca4:	cmncc	r8, #2030043136	; 0x79000000
   29ca8:			; <UNDEFINED> instruction: 0xf7dc4478
   29cac:	ldmdami	r4, {r3, r4, fp, sp, lr, pc}
   29cb0:			; <UNDEFINED> instruction: 0xf7f94478
   29cb4:	svclt	0x0000fd89
   29cb8:	strdeq	r4, [r2], -sl
   29cbc:	muleq	r0, ip, r5
   29cc0:	strdeq	r4, [r2], -r2
   29cc4:	andeq	r0, r0, r0, ror #11
   29cc8:			; <UNDEFINED> instruction: 0x00024ebe
   29ccc:	andeq	r2, r1, lr, lsl r7
   29cd0:			; <UNDEFINED> instruction: 0x000126b8
   29cd4:	andeq	r2, r1, lr, asr #11
   29cd8:	andeq	r2, r1, r8, ror #12
   29cdc:	andeq	r2, r1, ip, lsl #12
   29ce0:			; <UNDEFINED> instruction: 0x000121ba
   29ce4:	andeq	r2, r1, lr, ror r5
   29ce8:	ldrdeq	r2, [r1], -r8
   29cec:	andeq	r1, r1, r2, ror #29
   29cf0:	andeq	r2, r1, r6, asr r5
   29cf4:			; <UNDEFINED> instruction: 0x00012bbe
   29cf8:	andeq	r1, r1, r8, asr #29
   29cfc:	andeq	r2, r1, r8, asr #10
   29d00:	andeq	r2, r1, r4, ror r5
   29d04:	ldrblt	r6, [r0, #2051]	; 0x803
   29d08:	blcs	78918 <npth_sleep@plt+0x72c30>
   29d0c:	ldmib	r0, {r0, r6, r8, fp, ip, lr, pc}^
   29d10:	strmi	r3, [r4], -sl, lsl #4
   29d14:	ldmdale	r1!, {r0, r1, r4, r7, r9, lr}
   29d18:			; <UNDEFINED> instruction: 0x6702e9d0
   29d1c:	tsteq	r7, r6, asr sl
   29d20:	addsmi	sp, r3, #-1073741821	; 0xc0000003
   29d24:	blvs	85e580 <npth_sleep@plt+0x858898>
   29d28:	adcvs	r1, r1, #22784	; 0x5900
   29d2c:	addmi	r5, sl, #192, 24	; 0xc000
   29d30:	ldmib	r4, {r0, r3, r4, r8, r9, ip, lr, pc}^
   29d34:	movwcc	r3, #4612	; 0x1204
   29d38:			; <UNDEFINED> instruction: 0xf1426123
   29d3c:	cmnvs	r2, r0, lsl #4
   29d40:	ldmib	r0, {r4, r6, r7, r8, sl, fp, ip, sp, pc}^
   29d44:	adcsmi	r0, r0, #4, 2
   29d48:	blle	ffaba434 <npth_sleep@plt+0xffab474c>
   29d4c:	rscscc	pc, pc, pc, asr #32
   29d50:	andcs	fp, r1, #208, 26	; 0x3400
   29d54:	ldrmi	r4, [r1], -r0, lsr #12
   29d58:			; <UNDEFINED> instruction: 0xff4af7fe
   29d5c:	rscsle	r1, r5, r3, asr #24
   29d60:	andne	lr, sl, #212, 18	; 0x350000
   29d64:	blmi	3a3cf8 <npth_sleep@plt+0x39e010>
   29d68:	adcsvc	pc, r9, #64, 4
   29d6c:	stmdami	sp, {r2, r3, r8, fp, lr}
   29d70:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   29d74:	ldrbtmi	r3, [r8], #-892	; 0xfffffc84
   29d78:	svc	0x00b0f7db
   29d7c:	vqdmulh.s<illegal width 8>	d20, d0, d10
   29d80:	stmdbmi	sl, {r0, r2, r3, r5, r7, r9, ip, sp, lr}
   29d84:	ldrbtmi	r4, [fp], #-2058	; 0xfffff7f6
   29d88:	cmncc	ip, #2030043136	; 0x79000000
   29d8c:			; <UNDEFINED> instruction: 0xf7db4478
   29d90:	stmdami	r8, {r1, r2, r5, r7, r8, r9, sl, fp, sp, lr, pc}
   29d94:			; <UNDEFINED> instruction: 0xf7f94478
   29d98:	svclt	0x0000fd17
   29d9c:	strdeq	r2, [r1], -r0
   29da0:	strdeq	r1, [r1], -sl
   29da4:	muleq	r1, r6, pc	; <UNPREDICTABLE>
   29da8:	ldrdeq	r2, [r1], -sl
   29dac:	andeq	r1, r1, r4, ror #27
   29db0:	andeq	r1, r1, r0, lsl #31
   29db4:	andeq	r2, r1, ip, ror #10
   29db8:	push	{r0, r1, fp, sp, lr}
   29dbc:	blcc	ba584 <npth_sleep@plt+0xb489c>
   29dc0:	ldmdble	fp, {r0, r8, r9, fp, sp}^
   29dc4:	ldmib	r0, {r0, r1, r2, r4, r9, sl, lr}^
   29dc8:	strmi	r2, [r6], -r2, lsl #6
   29dcc:	tstmi	r3, #13631488	; 0xd00000
   29dd0:	svccs	0x0000d012
   29dd4:	strcs	sp, [r0], #-80	; 0xffffffb0
   29dd8:	tstlt	sp, r5
   29ddc:	bleq	a7df8 <npth_sleep@plt+0xa2110>
   29de0:	adcsmi	r3, ip, #16777216	; 0x1000000
   29de4:			; <UNDEFINED> instruction: 0x4630d012
   29de8:			; <UNDEFINED> instruction: 0xff8cf7ff
   29dec:	mvnsle	r1, r2, asr #24
   29df0:			; <UNDEFINED> instruction: 0xf04fb964
   29df4:	strd	r3, [r9], -pc	; <UNPREDICTABLE>
   29df8:	adcmi	r2, r7, #0, 8
   29dfc:	ldmib	r6, {r1, r5, fp, ip, lr, pc}^
   29e00:	ldmdbne	r2, {r2, r8, r9, sp}
   29e04:	mvnvc	lr, #68608	; 0x10c00
   29e08:	movwcs	lr, #18886	; 0x49c6
   29e0c:	pop	{r5, r9, sl, lr}
   29e10:	blvs	c8a5d8 <npth_sleep@plt+0xc848f0>
   29e14:	strtmi	r4, [r8], -r2, asr #12
   29e18:	ldrmi	r4, [r9], #-1093	; 0xfffffbbb
   29e1c:	stmda	lr, {r0, r1, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   29e20:	strbmi	r6, [r2], #-2738	; 0xfffff54e
   29e24:	adcmi	r6, r7, #536870923	; 0x2000000b
   29e28:	andcs	sp, r1, #3817472	; 0x3a4000
   29e2c:			; <UNDEFINED> instruction: 0x46114630
   29e30:	mrc2	7, 6, pc, cr14, cr14, {7}
   29e34:	andsle	r1, r5, r3, asr #24
   29e38:			; <UNDEFINED> instruction: 0xf805b10d
   29e3c:	strcc	r0, [r1], #-2817	; 0xfffff4ff
   29e40:	ldmible	ip, {r0, r1, r2, r5, r7, r9, lr}^
   29e44:	andcc	lr, sl, #3506176	; 0x358000
   29e48:	rscle	r4, lr, #805306377	; 0x30000009
   29e4c:	stmdaeq	r4, {r0, r1, r2, r5, r7, r8, r9, fp, sp, lr, pc}
   29e50:	ldrmi	r1, [r0, #2770]	; 0xad2
   29e54:	ldrmi	fp, [r0], r8, lsr #30
   29e58:	cfstrscs	mvf4, [r0, #-272]	; 0xfffffef0
   29e5c:	strbmi	sp, [r3], #-473	; 0xfffffe27
   29e60:			; <UNDEFINED> instruction: 0xe7e062b3
   29e64:	movwcs	lr, #18902	; 0x49d6
   29e68:	bl	10f02b8 <npth_sleep@plt+0x10ea5d0>
   29e6c:	stmib	r6, {r2, r5, r6, r7, r8, r9, ip, sp, lr}^
   29e70:	stccs	3, cr2, [r0], {4}
   29e74:	ldr	sp, [ip, sl, asr #3]!
   29e78:			; <UNDEFINED> instruction: 0xe7c7463c
   29e7c:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
   29e80:	stc2	7, cr15, [r2], #996	; 0x3e4
   29e84:			; <UNDEFINED> instruction: 0x000124b2
   29e88:	bcs	57670 <npth_sleep@plt+0x51988>
   29e8c:	stmdavs	r3, {r0, r6, ip, lr, pc}
   29e90:	blcs	7b6a8 <npth_sleep@plt+0x759c0>
   29e94:	strmi	sp, [pc], -r8, asr #16
   29e98:	ldrdpl	lr, [r9, -r0]
   29e9c:	addsmi	r6, r5, #798720	; 0xc3000
   29ea0:	ldrmi	fp, [r5], -r8, lsr #30
   29ea4:	addsmi	r1, r5, #368640	; 0x5a000
   29ea8:			; <UNDEFINED> instruction: 0x2600d912
   29eac:	bvs	fe921ecc <npth_sleep@plt+0xfe91c1e4>
   29eb0:			; <UNDEFINED> instruction: 0xd1232b01
   29eb4:	adcvs	r6, r6, #925696	; 0xe2000
   29eb8:	andsle	r4, r5, #-1610612726	; 0xa000000a
   29ebc:	tstcs	r0, sl, lsr #12
   29ec0:			; <UNDEFINED> instruction: 0xf7fe4620
   29ec4:	mulcc	r1, r5, lr
   29ec8:	ldmib	r4, {r0, r4, r5, r6, r7, r8, ip, lr, pc}^
   29ecc:	bne	14ae6fc <npth_sleep@plt+0x14a8a14>
   29ed0:	svclt	0x002842aa
   29ed4:	ldrmi	r4, [r5], -sl, lsr #12
   29ed8:	blvs	916488 <npth_sleep@plt+0x9107a0>
   29edc:	ldrmi	r4, [r9], #-1592	; 0xfffff9c8
   29ee0:	svc	0x00ecf7da
   29ee4:	ldcllt	6, cr4, [r8, #160]!	; 0xa0
   29ee8:			; <UNDEFINED> instruction: 0xf04f42aa
   29eec:	svclt	0x00280100
   29ef0:	ldrmi	r4, [r5], -sl, lsr #12
   29ef4:			; <UNDEFINED> instruction: 0xf04fe7f1
   29ef8:	udf	#13151	; 0x335f
   29efc:			; <UNDEFINED> instruction: 0xf6404b10
   29f00:	ldmdbmi	r0, {r1, r5, r9}
   29f04:	ldrbtmi	r4, [fp], #-2064	; 0xfffff7f0
   29f08:	orrcc	r4, ip, #2030043136	; 0x79000000
   29f0c:			; <UNDEFINED> instruction: 0xf7db4478
   29f10:	blmi	3e5ab0 <npth_sleep@plt+0x3dfdc8>
   29f14:	andseq	pc, r1, #64, 12	; 0x4000000
   29f18:	stmdami	lr, {r0, r2, r3, r8, fp, lr}
   29f1c:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   29f20:	ldrbtmi	r3, [r8], #-908	; 0xfffffc74
   29f24:	mrc	7, 6, APSR_nzcv, cr10, cr11, {6}
   29f28:			; <UNDEFINED> instruction: 0xf6404b0b
   29f2c:	stmdbmi	fp, {r1, r4, r9}
   29f30:	ldrbtmi	r4, [fp], #-2059	; 0xfffff7f5
   29f34:	orrcc	r4, ip, #2030043136	; 0x79000000
   29f38:			; <UNDEFINED> instruction: 0xf7db4478
   29f3c:	svclt	0x0000eed0
   29f40:	andeq	r2, r1, sl, asr r9
   29f44:	andeq	r1, r1, r4, ror #24
   29f48:	muleq	r1, r0, r4
   29f4c:	andeq	r2, r1, r4, asr #18
   29f50:	andeq	r1, r1, lr, asr #24
   29f54:	andeq	r2, r1, sl, lsr r4
   29f58:	andeq	r2, r1, lr, lsr #18
   29f5c:	andeq	r1, r1, r8, lsr ip
   29f60:	andeq	r2, r1, r0, lsr r4
   29f64:	stmdavs	r3, {r3, r4, r5, r8, sl, ip, sp, pc}
   29f68:	ldmdble	pc, {r0, r8, r9, fp, sp}	; <UNPREDICTABLE>
   29f6c:	strmi	r6, [r4], -r3, asr #21
   29f70:	strmi	r6, [sp], -r2, asr #20
   29f74:	mulle	r7, r3, r2
   29f78:	stmdble	ip, {r1, r3, r4, r7, r9, lr}
   29f7c:	andcs	r6, r0, r2, lsr #22
   29f80:	rscvs	r1, r1, #22784	; 0x5900
   29f84:	cfldrslt	mvf5, [r8, #-852]!	; 0xfffffcac
   29f88:	blx	18e7f8a <npth_sleep@plt+0x18e22a2>
   29f8c:	mvnsle	r2, r0, lsl #16
   29f90:	bvs	18c4b24 <npth_sleep@plt+0x18bee3c>
   29f94:	blmi	223f5c <npth_sleep@plt+0x21e274>
   29f98:	subeq	pc, r5, #64, 12	; 0x4000000
   29f9c:	stmdami	r7, {r1, r2, r8, fp, lr}
   29fa0:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   29fa4:	ldrbtmi	r3, [r8], #-920	; 0xfffffc68
   29fa8:	mrc	7, 4, APSR_nzcv, cr8, cr11, {6}
   29fac:	ldrbtmi	r4, [r8], #-2052	; 0xfffff7fc
   29fb0:	stc2	7, cr15, [sl], {249}	; 0xf9
   29fb4:	andeq	r2, r1, r0, asr #17
   29fb8:	andeq	r1, r1, sl, asr #23
   29fbc:	andeq	r2, r1, r6, lsr r4
   29fc0:	strdeq	r2, [r1], -lr
   29fc4:	ldrblt	r6, [r0, #2051]!	; 0x803
   29fc8:	addlt	r2, r3, r1, lsl #22
   29fcc:	strmi	fp, [r5], -r2, lsl #31
   29fd0:			; <UNDEFINED> instruction: 0x460f4616
   29fd4:	ldmdble	sp, {r0, r8, ip, pc}
   29fd8:	bvs	ffad6718 <npth_sleep@plt+0xffad0a30>
   29fdc:	adcmi	r6, r2, #108, 20	; 0x6c000
   29fe0:	strtmi	sp, [r8], -r6, lsl #6
   29fe4:	blx	d67fe6 <npth_sleep@plt+0xd622fe>
   29fe8:	rscsle	r2, r5, r0, lsl #16
   29fec:	ldcllt	0, cr11, [r0, #12]!
   29ff0:	blvs	a30a88 <npth_sleep@plt+0xa2ada0>
   29ff4:			; <UNDEFINED> instruction: 0x463942b4
   29ff8:	svclt	0x00284410
   29ffc:			; <UNDEFINED> instruction: 0x46224634
   2a000:	svc	0x005cf7da
   2a004:	blne	dc4bb8 <npth_sleep@plt+0xdbeed0>
   2a008:	rscvs	r4, fp, #587202560	; 0x23000000
   2a00c:	andcs	sp, r0, r6, lsl #2
   2a010:	ldcllt	0, cr11, [r0, #12]!
   2a014:	ldrbtmi	r4, [r8], #-2050	; 0xfffff7fe
   2a018:	blx	ff5e8006 <npth_sleep@plt+0xff5e231e>
   2a01c:	strb	r4, [r0, r7, lsr #8]!
   2a020:	ldrdeq	r2, [r1], -lr
   2a024:	svcmi	0x00f8e92d
   2a028:			; <UNDEFINED> instruction: 0xf8dd2903
   2a02c:	strmi	r8, [r5], -r8, lsr #32
   2a030:			; <UNDEFINED> instruction: 0x765cf8df
   2a034:			; <UNDEFINED> instruction: 0x461e4692
   2a038:			; <UNDEFINED> instruction: 0xf8d8447f
   2a03c:			; <UNDEFINED> instruction: 0xf0004000
   2a040:	stmdbcs	r4, {r0, r2, r7, pc}
   2a044:	stmdbcs	r1, {r1, r2, r3, ip, lr, pc}
   2a048:	andshi	pc, r9, #0
   2a04c:			; <UNDEFINED> instruction: 0xf0002905
   2a050:	stmdbcs	r2, {r0, r1, r3, r5, r9, pc}
   2a054:			; <UNDEFINED> instruction: 0xf04fbf18
   2a058:			; <UNDEFINED> instruction: 0xf0000900
   2a05c:			; <UNDEFINED> instruction: 0x464880d6
   2a060:	svchi	0x00f8e8bd
   2a064:	blcs	44378 <npth_sleep@plt+0x3e690>
   2a068:	sbcshi	pc, sp, #0
   2a06c:			; <UNDEFINED> instruction: 0xf5b36943
   2a070:	bl	109c78 <npth_sleep@plt+0x103f90>
   2a074:	vabd.s8	d0, d0, d4
   2a078:			; <UNDEFINED> instruction: 0xf5b78300
   2a07c:	svclt	0x00287f00
   2a080:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   2a084:	adcshi	pc, r0, r0, asr #1
   2a088:	svcvs	0x0080f5b7
   2a08c:	addshi	pc, r0, r0, asr #1
   2a090:	orrvs	pc, r0, #1325400064	; 0x4f000000
   2a094:	subseq	r2, fp, sl, lsl #4
   2a098:	addsmi	r4, pc, #17825792	; 0x1100000
   2a09c:	andeq	pc, r1, #-2147483648	; 0x80000000
   2a0a0:	ldmdbcs	pc, {r0, r3, r4, r5, r6, r7, r9, ip, lr, pc}	; <UNPREDICTABLE>
   2a0a4:	ldrbeq	lr, [r3], #-2639	; 0xfffff5b1
   2a0a8:	sbchi	pc, r6, #0, 6
   2a0ac:	mvneq	pc, r1, asr #32
   2a0b0:			; <UNDEFINED> instruction: 0xf7ff4650
   2a0b4:	stmdbvs	sl!, {r0, r1, r2, r4, r6, r8, r9, sl, fp, ip, sp, lr, pc}^
   2a0b8:	adcsmi	fp, ip, #124928	; 0x1e800
   2a0bc:	svclt	0x00284691
   2a0c0:			; <UNDEFINED> instruction: 0x4622463c
   2a0c4:			; <UNDEFINED> instruction: 0x46504631
   2a0c8:			; <UNDEFINED> instruction: 0xff7cf7ff
   2a0cc:	cmnle	sl, r0, lsl #16
   2a0d0:	blx	fee70dd4 <npth_sleep@plt+0xfee6b0ec>
   2a0d4:			; <UNDEFINED> instruction: 0xf5b7f389
   2a0d8:	svclt	0x00287f00
   2a0dc:	svceq	0x0000f1b9
   2a0e0:	b	13fb180 <npth_sleep@plt+0x13f5498>
   2a0e4:	sbcle	r1, pc, r3, asr r3	; <UNPREDICTABLE>
   2a0e8:	svclt	0x00082f00
   2a0ec:	blcs	32cf4 <npth_sleep@plt+0x2d00c>
   2a0f0:	stmdbvs	fp!, {r0, r2, r4, r5, r7, ip, lr, pc}^
   2a0f4:			; <UNDEFINED> instruction: 0xf0402b00
   2a0f8:			; <UNDEFINED> instruction: 0xf5b78282
   2a0fc:			; <UNDEFINED> instruction: 0xf0807f00
   2a100:	stmdbvs	r8!, {r0, r1, r4, r5, r6, r9, pc}
   2a104:			; <UNDEFINED> instruction: 0xf0002800
   2a108:	ldrtmi	r8, [r1], -r2, ror #3
   2a10c:			; <UNDEFINED> instruction: 0xf7da463a
   2a110:			; <UNDEFINED> instruction: 0xf04feed6
   2a114:	cmnvs	pc, r0, lsl #18
   2a118:			; <UNDEFINED> instruction: 0xf5b2e7a1
   2a11c:			; <UNDEFINED> instruction: 0xf0407f00
   2a120:	stmdbvs	r9!, {r1, r2, r4, r7, r9, pc}
   2a124:			; <UNDEFINED> instruction: 0xf7ff4650
   2a128:	strmi	pc, [r1], sp, asr #30
   2a12c:			; <UNDEFINED> instruction: 0xf5a7b948
   2a130:			; <UNDEFINED> instruction: 0xf8c57700
   2a134:	adcsmi	r8, ip, #20
   2a138:	ldrtmi	fp, [ip], -r8, lsr #30
   2a13c:	sbcle	r2, r7, r0, lsl #24
   2a140:			; <UNDEFINED> instruction: 0xf7dbe7bf
   2a144:	blx	8249c4 <npth_sleep@plt+0x81ecdc>
   2a148:	ldrb	pc, [r0, r0, lsl #19]!	; <UNPREDICTABLE>
   2a14c:			; <UNDEFINED> instruction: 0xf0002c00
   2a150:			; <UNDEFINED> instruction: 0xf8d08289
   2a154:			; <UNDEFINED> instruction: 0xf1b9901c
   2a158:	cmple	r1, r0, lsl #30
   2a15c:	ldrmi	r6, [r7], -r2, asr #16
   2a160:			; <UNDEFINED> instruction: 0x464fb352
   2a164:	adcmi	fp, r2, #134217729	; 0x8000001
   2a168:			; <UNDEFINED> instruction: 0x46504631
   2a16c:	strtmi	fp, [r2], -r8, lsr #30
   2a170:			; <UNDEFINED> instruction: 0xf7ff4693
   2a174:	strmi	pc, [r3, #3617]	; 0xe21
   2a178:	mcrrne	13, 5, sp, r3, cr11
   2a17c:	strtmi	r6, [r9], -lr, ror #16
   2a180:	ldmdbeq	r9, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^
   2a184:			; <UNDEFINED> instruction: 0x4603bf18
   2a188:	streq	pc, [r8, #-2271]	; 0xfffff721
   2a18c:	stmiane	r4!, {r2, r4, r8, r9, sl, fp, ip, sp, pc}^
   2a190:	ldrbtmi	r2, [r8], #-768	; 0xfffffd00
   2a194:			; <UNDEFINED> instruction: 0x46224433
   2a198:	blx	fe868184 <npth_sleep@plt+0xfe86249c>
   2a19c:			; <UNDEFINED> instruction: 0xf8c84648
   2a1a0:	pop	{ip, sp, lr}
   2a1a4:			; <UNDEFINED> instruction: 0xf7db8ff8
   2a1a8:	blx	824960 <npth_sleep@plt+0x81ec78>
   2a1ac:	str	pc, [pc, r0, lsl #19]
   2a1b0:	vst4.<illegal width 64>	{d18,d20,d22,d24}, [pc :128], r9
   2a1b4:	ldrb	r7, [fp, -r0, lsl #8]!
   2a1b8:	blcs	c456c <npth_sleep@plt+0xbe884>
   2a1bc:	adchi	pc, ip, r0
   2a1c0:			; <UNDEFINED> instruction: 0xf0002b00
   2a1c4:	stmibvs	r8!, {r0, r1, r2, r5, r9, pc}
   2a1c8:	eorsle	r2, fp, r0, lsl #16
   2a1cc:			; <UNDEFINED> instruction: 0xf04f28bf
   2a1d0:			; <UNDEFINED> instruction: 0x61ab0300
   2a1d4:	movwcs	sp, #11352	; 0x2c58
   2a1d8:	rsbvs	r4, r8, r2, lsl #12
   2a1dc:	strb	r6, [r1, fp, ror #1]
   2a1e0:			; <UNDEFINED> instruction: 0xf04f2700
   2a1e4:			; <UNDEFINED> instruction: 0xe7d939ff
   2a1e8:	stmdacs	r0, {r8, fp, sp, lr}
   2a1ec:			; <UNDEFINED> instruction: 0x81aff000
   2a1f0:			; <UNDEFINED> instruction: 0x46314418
   2a1f4:			; <UNDEFINED> instruction: 0xf04f4622
   2a1f8:			; <UNDEFINED> instruction: 0xf7da0900
   2a1fc:	stmdbvs	fp!, {r5, r6, r9, sl, fp, sp, lr, pc}^
   2a200:	strtmi	r4, [r3], #-1608	; 0xfffff9b8
   2a204:	pop	{r0, r1, r3, r5, r6, r8, sp, lr}
   2a208:	stmdavs	r3, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2a20c:			; <UNDEFINED> instruction: 0xf0002b02
   2a210:	stmdavs	r3, {r4, r5, r6, r8, pc}^
   2a214:	blcs	3bc80 <npth_sleep@plt+0x35f98>
   2a218:	cmphi	r2, r0, asr #32	; <UNPREDICTABLE>
   2a21c:	ldrbtcc	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   2a220:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
   2a224:			; <UNDEFINED> instruction: 0xf0402b00
   2a228:			; <UNDEFINED> instruction: 0x4628815e
   2a22c:	mcr	7, 5, pc, cr10, cr10, {6}	; <UNPREDICTABLE>
   2a230:	stmdavs	sl!, {r0, r2, r4, r8, r9, sl, sp, lr, pc}^
   2a234:	strmi	r1, [r6], #-2596	; 0xfffff5dc
   2a238:	bl	fe8bb25c <npth_sleep@plt+0xfe8b5574>
   2a23c:	rsbvs	r0, sl, r0, lsl #4
   2a240:			; <UNDEFINED> instruction: 0xe7abd190
   2a244:	ldrdcc	pc, [r0], -sl	; <UNPREDICTABLE>
   2a248:	cmple	r2, r0, lsl #22
   2a24c:	movwne	lr, #43482	; 0xa9da
   2a250:	eorsle	r4, lr, #-1879048183	; 0x90000009
   2a254:			; <UNDEFINED> instruction: 0x3010f8da
   2a258:			; <UNDEFINED> instruction: 0xf8da1c48
   2a25c:	movwcc	r2, #4144	; 0x1030
   2a260:	andscc	pc, r0, sl, asr #17
   2a264:			; <UNDEFINED> instruction: 0x3014f8da
   2a268:	eoreq	pc, r8, sl, asr #17
   2a26c:	movweq	pc, #323	; 0x143	; <UNPREDICTABLE>
   2a270:	andscc	pc, r4, sl, asr #17
   2a274:	ldmcs	pc!, {r4, r6, sl, fp, ip, lr}	; <UNPREDICTABLE>
   2a278:	movwcs	sp, #11270	; 0x2c06
   2a27c:	rscvs	r6, fp, r8, rrx
   2a280:	suble	r2, r9, r0, lsl #16
   2a284:	strb	r4, [sp, -r2, lsl #12]!
   2a288:	stcle	8, cr2, [lr], #-892	; 0xfffffc84
   2a28c:	ldrdcs	pc, [r0], -sl	; <UNPREDICTABLE>
   2a290:	biceq	pc, r0, #160, 2	; 0x28
   2a294:	rsbvs	r0, fp, fp, lsl r2
   2a298:	ldmib	sl, {r1, r3, r4, r5, r6, r8, r9, fp, ip, sp, pc}^
   2a29c:	addsmi	r0, r0, #-1610612736	; 0xa0000000
   2a2a0:			; <UNDEFINED> instruction: 0xf8dad22b
   2a2a4:	mcrrne	0, 1, r2, r1, cr0
   2a2a8:	eorne	pc, r8, sl, asr #17
   2a2ac:	andcc	r3, r1, #192, 6
   2a2b0:	andscs	pc, r0, sl, asr #17
   2a2b4:			; <UNDEFINED> instruction: 0x2014f8da
   2a2b8:	tsteq	r2, pc, asr #32	; <UNPREDICTABLE>
   2a2bc:	andeq	pc, r0, #-2147483632	; 0x80000010
   2a2c0:	andscs	pc, r4, sl, asr #17
   2a2c4:	ldrsbtcs	pc, [r0], -sl	; <UNPREDICTABLE>
   2a2c8:	rscvs	r5, r9, r2, lsl ip
   2a2cc:	rsbvs	r4, sl, sl, lsl r4
   2a2d0:	ldrbmi	lr, [r0], -r8, asr #14
   2a2d4:	ldc2	7, cr15, [r6, #-1020]	; 0xfffffc04
   2a2d8:	bicle	r1, ip, r3, asr #24
   2a2dc:			; <UNDEFINED> instruction: 0xf04f48ef
   2a2e0:	ldrbtmi	r0, [r8], #-2393	; 0xfffff6a7
   2a2e4:			; <UNDEFINED> instruction: 0xf9faf7f9
   2a2e8:	ldmcs	pc!, {r3, r4, r6, r8, r9, sl, sp, lr, pc}^	; <UNPREDICTABLE>
   2a2ec:			; <UNDEFINED> instruction: 0xf000d01d
   2a2f0:	andcs	r0, r1, #31
   2a2f4:	rsbvs	r4, sl, r2, lsl #1
   2a2f8:			; <UNDEFINED> instruction: 0x4650e734
   2a2fc:	stc2	7, cr15, [r2, #-1020]	; 0xfffffc04
   2a300:			; <UNDEFINED> instruction: 0xf0001c41
   2a304:	stmdavs	sl!, {r0, r2, r3, r4, r8, pc}^
   2a308:	rscvs	r2, fp, r2, lsl #6
   2a30c:	strmi	r3, [r2], #-704	; 0xfffffd40
   2a310:	bcs	424c0 <npth_sleep@plt+0x3c7d8>
   2a314:	svcge	0x0026f47f
   2a318:			; <UNDEFINED> instruction: 0xf987fab7
   2a31c:	mvnvs	r2, r1, lsl #6
   2a320:	ldmdbne	r9, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
   2a324:	stmdbeq	r0, {r0, r3, r6, r7, r8, ip, sp, lr, pc}
   2a328:			; <UNDEFINED> instruction: 0xf8dae738
   2a32c:	blcs	363b4 <npth_sleep@plt+0x306cc>
   2a330:	ldmib	sl, {r1, r2, r5, r6, r8, ip, lr, pc}^
   2a334:	addmi	r1, r1, #10
   2a338:			; <UNDEFINED> instruction: 0xf8dad262
   2a33c:	mcrrne	0, 1, r3, sl, cr0
   2a340:	eorcs	pc, r8, sl, asr #17
   2a344:			; <UNDEFINED> instruction: 0xf8ca3301
   2a348:			; <UNDEFINED> instruction: 0xf8da3010
   2a34c:			; <UNDEFINED> instruction: 0xf1433014
   2a350:			; <UNDEFINED> instruction: 0xf8ca0300
   2a354:			; <UNDEFINED> instruction: 0xf8da3014
   2a358:	mrrcpl	0, 3, r3, sl, cr0
   2a35c:	ldrdne	pc, [r8], -sl	; <UNPREDICTABLE>
   2a360:	b	13fad6c <npth_sleep@plt+0x13f5084>
   2a364:	rsbvs	r6, sl, r2, lsl #4
   2a368:			; <UNDEFINED> instruction: 0xf8dad258
   2a36c:			; <UNDEFINED> instruction: 0xf1013010
   2a370:			; <UNDEFINED> instruction: 0xf8ca0e01
   2a374:	movwcc	lr, #4136	; 0x1028
   2a378:	andscc	pc, r0, sl, asr #17
   2a37c:			; <UNDEFINED> instruction: 0x3014f8da
   2a380:	movweq	pc, #323	; 0x143	; <UNPREDICTABLE>
   2a384:	andscc	pc, r4, sl, asr #17
   2a388:	ldrsbtcc	pc, [r0], -sl	; <UNPREDICTABLE>
   2a38c:			; <UNDEFINED> instruction: 0xf8da5c5b
   2a390:	addmi	r1, r1, #40	; 0x28
   2a394:	andmi	lr, r3, #270336	; 0x42000
   2a398:	subsle	r6, r1, #106	; 0x6a
   2a39c:			; <UNDEFINED> instruction: 0x3010f8da
   2a3a0:	mvfeqs	f7, f1
   2a3a4:	eor	pc, r8, sl, asr #17
   2a3a8:			; <UNDEFINED> instruction: 0xf8ca3301
   2a3ac:			; <UNDEFINED> instruction: 0xf8da3010
   2a3b0:			; <UNDEFINED> instruction: 0xf1433014
   2a3b4:			; <UNDEFINED> instruction: 0xf8ca0300
   2a3b8:			; <UNDEFINED> instruction: 0xf8da3014
   2a3bc:	mrrcpl	0, 3, r3, fp, cr0
   2a3c0:	ldrdne	pc, [r8], -sl	; <UNPREDICTABLE>
   2a3c4:	b	10badd0 <npth_sleep@plt+0x10b50e8>
   2a3c8:	rsbvs	r2, sl, r3, lsl #4
   2a3cc:			; <UNDEFINED> instruction: 0xf8dad249
   2a3d0:	mcrrne	0, 1, r3, r8, cr0
   2a3d4:	eoreq	pc, r8, sl, asr #17
   2a3d8:			; <UNDEFINED> instruction: 0xf8ca3301
   2a3dc:			; <UNDEFINED> instruction: 0xf8da3010
   2a3e0:			; <UNDEFINED> instruction: 0xf1433014
   2a3e4:			; <UNDEFINED> instruction: 0xf8ca0300
   2a3e8:			; <UNDEFINED> instruction: 0xf8da3014
   2a3ec:	mrrcpl	0, 3, r3, r8, cr0
   2a3f0:	movwcs	r4, #8962	; 0x2302
   2a3f4:	rscvs	r6, fp, sl, rrx
   2a3f8:			; <UNDEFINED> instruction: 0xf47f2a00
   2a3fc:			; <UNDEFINED> instruction: 0xe78baeb3
   2a400:			; <UNDEFINED> instruction: 0xf7ff4650
   2a404:			; <UNDEFINED> instruction: 0xf8dafc7f
   2a408:	streq	r3, [r2], -r0, lsr #32
   2a40c:	stmdblt	fp!, {r1, r3, r5, r6, sp, lr}
   2a410:	ldrdeq	pc, [ip], -sl	; <UNPREDICTABLE>
   2a414:	ldrdne	pc, [r8], -sl	; <UNPREDICTABLE>
   2a418:			; <UNDEFINED> instruction: 0xd3a64281
   2a41c:			; <UNDEFINED> instruction: 0xf7ff4650
   2a420:			; <UNDEFINED> instruction: 0xf8dafc71
   2a424:	stmdavs	fp!, {r5, ip}^
   2a428:	vst3.8	{d0-d2}, [r2], r2
   2a42c:	tstmi	sl, #-268435449	; 0xf0000007
   2a430:	stmdblt	r9!, {r1, r3, r5, r6, sp, lr}
   2a434:	ldrdeq	pc, [ip], -sl	; <UNPREDICTABLE>
   2a438:	ldrdne	pc, [r8], -sl	; <UNPREDICTABLE>
   2a43c:			; <UNDEFINED> instruction: 0xd3ad4281
   2a440:			; <UNDEFINED> instruction: 0xf7ff4650
   2a444:			; <UNDEFINED> instruction: 0xf8dafc5f
   2a448:	stmdavs	fp!, {r5, ip}^
   2a44c:	addslt	r0, r2, #536870912	; 0x20000000
   2a450:	rsbvs	r4, sl, sl, lsl r3
   2a454:			; <UNDEFINED> instruction: 0xf8dab929
   2a458:			; <UNDEFINED> instruction: 0xf8da002c
   2a45c:	addmi	r1, r1, #40	; 0x28
   2a460:			; <UNDEFINED> instruction: 0x4650d3b5
   2a464:	mcrr2	7, 15, pc, lr, cr15	; <UNPREDICTABLE>
   2a468:	svclt	0x00181c42
   2a46c:			; <UNDEFINED> instruction: 0xd1bf686a
   2a470:			; <UNDEFINED> instruction: 0xf04f488b
   2a474:	ldrbtmi	r0, [r8], #-2393	; 0xfffff6a7
   2a478:			; <UNDEFINED> instruction: 0xf930f7f9
   2a47c:	blmi	fe1e3ebc <npth_sleep@plt+0xfe1de1d4>
   2a480:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
   2a484:	stmiavs	fp!, {r0, r1, r3, r6, r8, r9, fp, ip, sp, pc}^
   2a488:	movwcs	fp, #331	; 0x14b
   2a48c:	movwcs	r6, #171	; 0xab
   2a490:	ldrmi	r6, [r9], fp, ror #3
   2a494:	strbmi	r6, [r8], -fp, lsr #2
   2a498:	pop	{r0, r1, r3, r5, r6, r8, sp, lr}
   2a49c:	stmdavs	fp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2a4a0:	stmib	r5, {r0, r1, r3, r4, r6, r8, fp, ip, sp, pc}^
   2a4a4:	ldrb	r3, [r2, r1, lsl #6]!
   2a4a8:			; <UNDEFINED> instruction: 0x4622497e
   2a4ac:			; <UNDEFINED> instruction: 0xf04f4618
   2a4b0:	ldrbtmi	r0, [r9], #-2304	; 0xfffff700
   2a4b4:			; <UNDEFINED> instruction: 0xf99ef7f5
   2a4b8:	stmdavs	fp!, {r0, r4, r6, r7, r8, sl, sp, lr, pc}^
   2a4bc:	strb	r6, [r6, fp, lsr #1]!
   2a4c0:			; <UNDEFINED> instruction: 0xf04f4879
   2a4c4:	ldrbtmi	r0, [r8], #-2304	; 0xfffff700
   2a4c8:			; <UNDEFINED> instruction: 0xf908f7f9
   2a4cc:	vst1.32	{d30-d32}, [pc :128], r6
   2a4d0:			; <UNDEFINED> instruction: 0xf7da7000
   2a4d4:	smlawbvs	r8, r8, fp, lr
   2a4d8:			; <UNDEFINED> instruction: 0x4601e617
   2a4dc:	ldrbtmi	r4, [r8], #-2163	; 0xfffff78d
   2a4e0:			; <UNDEFINED> instruction: 0xf994f7f9
   2a4e4:	ldmdami	r2!, {r0, r1, r2, r3, r6, r7, r8, r9, sl, sp, lr, pc}^
   2a4e8:	ldrbtmi	r4, [r8], #-1577	; 0xfffff9d7
   2a4ec:			; <UNDEFINED> instruction: 0xf98ef7f9
   2a4f0:	stmiavs	r3, {r0, r1, r3, r4, r7, r9, sl, sp, lr, pc}^
   2a4f4:	rsble	r2, lr, r0, lsl #22
   2a4f8:			; <UNDEFINED> instruction: 0x2cbf6944
   2a4fc:			; <UNDEFINED> instruction: 0xf5b4d95f
   2a500:	eorle	r5, fp, #3, 30
   2a504:	strbeq	pc, [r0], r4, lsr #3	; <UNPREDICTABLE>
   2a508:	beq	c7bd50 <npth_sleep@plt+0xc76068>
   2a50c:			; <UNDEFINED> instruction: 0xf7ff31c0
   2a510:	stmdacs	r0, {r0, r3, r5, r8, sl, fp, ip, sp, lr, pc}
   2a514:			; <UNDEFINED> instruction: 0xf7dbd059
   2a518:	stmdavs	r0, {r1, r2, r4, r7, fp, sp, lr, pc}
   2a51c:	svc	0x002ef7da
   2a520:	stmdami	r4!, {r0, r9, sl, lr}^
   2a524:			; <UNDEFINED> instruction: 0xf7f94478
   2a528:	pld	[fp, r9	; <illegal shifter operand>]
   2a52c:	blx	8245dc <npth_sleep@plt+0x81e8f4>
   2a530:	stmdbvs	r8!, {r7, r8, fp, ip, sp, lr, pc}
   2a534:	stc	7, cr15, [r6, #-872]!	; 0xfffffc98
   2a538:	stmib	r5, {r8, r9, sp}^
   2a53c:	strbt	r3, [sp], -r4, lsl #6
   2a540:			; <UNDEFINED> instruction: 0xf04f485d
   2a544:	ldrbtmi	r0, [r8], #-2393	; 0xfffff6a7
   2a548:			; <UNDEFINED> instruction: 0xf8c8f7f9
   2a54c:	vst1.8	{d30-d32}, [pc :128], r6
   2a550:			; <UNDEFINED> instruction: 0xf7da7000
   2a554:	stmdbvs	fp!, {r3, r6, r8, r9, fp, sp, lr, pc}^
   2a558:	strb	r6, [r9], -r8, lsr #2
   2a55c:			; <UNDEFINED> instruction: 0x461021ff
   2a560:	stc2	7, cr15, [r0, #-1020]	; 0xfffffc04
   2a564:	bicsle	r2, r6, r0, lsl #16
   2a568:	ldrbmi	r0, [r0], -r1, lsr #28
   2a56c:	ldc2l	7, cr15, [sl], #1020	; 0x3fc
   2a570:	bicsle	r2, r0, r0, lsl #16
   2a574:	smlabtmi	r7, r4, r3, pc	; <UNPREDICTABLE>
   2a578:			; <UNDEFINED> instruction: 0xf7ff4650
   2a57c:	stmdacs	r0, {r0, r1, r4, r5, r6, r7, sl, fp, ip, sp, lr, pc}
   2a580:	vmla.f<illegal width 8>	<illegal reg q14.5>, q10, d1[2]
   2a584:	ldrbmi	r2, [r0], -r7, lsl #2
   2a588:	stc2l	7, cr15, [ip], #1020	; 0x3fc
   2a58c:	bicle	r2, r2, r0, lsl #16
   2a590:	ldrbmi	fp, [r0], -r1, ror #5
   2a594:	stc2l	7, cr15, [r6], #1020	; 0x3fc
   2a598:	cfmadda32ne	mvax4, mvax4, mvfx3, mvfx1
   2a59c:	movwcs	fp, #7960	; 0x1f18
   2a5a0:	svceq	0x0000f1b9
   2a5a4:	movwcs	fp, #3864	; 0xf18
   2a5a8:	stmdbvs	r9!, {r0, r1, r3, r5, r8, ip, sp, pc}
   2a5ac:	ldrbmi	r4, [r0], -r2, lsr #12
   2a5b0:	stc2	7, cr15, [r8, #-1020]	; 0xfffffc04
   2a5b4:			; <UNDEFINED> instruction: 0xf1b94681
   2a5b8:	adcsle	r0, sl, r0, lsl #30
   2a5bc:	strtmi	lr, [r1], -fp, lsr #15
   2a5c0:			; <UNDEFINED> instruction: 0xf7ff4610
   2a5c4:	strmi	pc, [r1], pc, asr #25
   2a5c8:	rscslt	lr, r1, #60555264	; 0x39c0000
   2a5cc:			; <UNDEFINED> instruction: 0xf7ff4650
   2a5d0:	strmi	pc, [r1], r9, asr #25
   2a5d4:	bmi	ea4560 <npth_sleep@plt+0xe9e878>
   2a5d8:	tstmi	r2, r0, asr #4	; <UNPREDICTABLE>
   2a5dc:	ldrbtmi	r4, [sl], #-2104	; 0xfffff7c8
   2a5e0:	adcscc	r4, r8, #120, 8	; 0x78000000
   2a5e4:			; <UNDEFINED> instruction: 0xf9f8f7f9
   2a5e8:	vpadd.i8	d20, d0, d22
   2a5ec:	ldmdbmi	r6!, {r0, r2, r6, r7, r9, ip, sp}
   2a5f0:	ldrbtmi	r4, [fp], #-2102	; 0xfffff7ca
   2a5f4:			; <UNDEFINED> instruction: 0x33a84479
   2a5f8:			; <UNDEFINED> instruction: 0xf7db4478
   2a5fc:	blmi	d653c4 <npth_sleep@plt+0xd5f6dc>
   2a600:	rsbsvc	pc, r1, #1325400064	; 0x4f000000
   2a604:	ldmdami	r4!, {r0, r1, r4, r5, r8, fp, lr}
   2a608:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   2a60c:	ldrbtmi	r3, [r8], #-936	; 0xfffffc58
   2a610:	bl	1968584 <npth_sleep@plt+0x196289c>
   2a614:	vpmin.s8	d20, d0, d17
   2a618:	ldmdami	r1!, {r0, r2, r4, r5, r6, r8, ip, sp}
   2a61c:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
   2a620:			; <UNDEFINED> instruction: 0xf7f932b8
   2a624:	bmi	c28d90 <npth_sleep@plt+0xc230a8>
   2a628:	biccc	pc, lr, r0, asr #4
   2a62c:	ldrbtmi	r4, [sl], #-2094	; 0xfffff7d2
   2a630:	adcscc	r4, r8, #120, 8	; 0x78000000
   2a634:			; <UNDEFINED> instruction: 0xf9d0f7f9
   2a638:	vqdmulh.s<illegal width 8>	d20, d0, d28
   2a63c:	stmdbmi	ip!, {r1, r2, r3, r5, r7, r9, ip, sp}
   2a640:	ldrbtmi	r4, [fp], #-2092	; 0xfffff7d4
   2a644:			; <UNDEFINED> instruction: 0x33a84479
   2a648:			; <UNDEFINED> instruction: 0xf7db4478
   2a64c:	blmi	ae5374 <npth_sleep@plt+0xadf68c>
   2a650:	adcscc	pc, r3, #64, 4
   2a654:	stmdami	sl!, {r0, r3, r5, r8, fp, lr}
   2a658:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   2a65c:	ldrbtmi	r3, [r8], #-936	; 0xfffffc58
   2a660:	bl	f685d4 <npth_sleep@plt+0xf628ec>
   2a664:			; <UNDEFINED> instruction: 0xf44f4b27
   2a668:	stmdbmi	r7!, {r0, r1, r2, r6, r9, ip, sp, lr}
   2a66c:	ldrbtmi	r4, [fp], #-2087	; 0xfffff7d9
   2a670:			; <UNDEFINED> instruction: 0x33a84479
   2a674:			; <UNDEFINED> instruction: 0xf7db4478
   2a678:	blmi	9a5348 <npth_sleep@plt+0x99f660>
   2a67c:	addscc	pc, r6, #64, 4
   2a680:	stmdami	r5!, {r2, r5, r8, fp, lr}
   2a684:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   2a688:	ldrbtmi	r3, [r8], #-936	; 0xfffffc58
   2a68c:	bl	9e8600 <npth_sleep@plt+0x9e2918>
   2a690:	ldrdeq	r4, [r2], -r8
   2a694:	andeq	r2, r1, r6, lsl #6
   2a698:	andeq	r0, r0, r0, ror #11
   2a69c:	andeq	r2, r1, lr, lsr r1
   2a6a0:	strdeq	r1, [r1], -sl
   2a6a4:	andeq	r2, r1, sl, lsr #1
   2a6a8:	andeq	r2, r1, r6, lsr #1
   2a6ac:	andeq	r2, r1, r6, rrx
   2a6b0:	andeq	r2, r1, r2, lsr #1
   2a6b4:	andeq	r2, r1, r0, lsl #1
   2a6b8:	andeq	r1, r1, r2, lsl #30
   2a6bc:	andeq	r2, r1, r2, lsl #5
   2a6c0:	andeq	r1, r1, ip, lsl #11
   2a6c4:	andeq	r2, r1, lr, ror #4
   2a6c8:	andeq	r1, r1, r8, ror r5
   2a6cc:	andeq	r1, r1, ip, lsr #30
   2a6d0:	andeq	r2, r1, r8, asr r2
   2a6d4:	andeq	r1, r1, r2, ror #10
   2a6d8:	andeq	r1, r1, sl, lsl #30
   2a6dc:	andeq	r2, r1, r4, asr #4
   2a6e0:	andeq	r1, r1, lr, asr #10
   2a6e4:	andeq	r2, r1, r2, lsr r2
   2a6e8:	andeq	r1, r1, ip, lsr r5
   2a6ec:	andeq	r2, r1, lr, lsl r2
   2a6f0:	andeq	r1, r1, r8, lsr #10
   2a6f4:	andeq	r1, r1, r8, lsr #29
   2a6f8:	andeq	r2, r1, r8, lsl #4
   2a6fc:	andeq	r1, r1, r2, lsl r5
   2a700:	muleq	r1, lr, lr
   2a704:	strdeq	r2, [r1], -r2	; <UNPREDICTABLE>
   2a708:	strdeq	r1, [r1], -ip
   2a70c:	andeq	r1, r1, r8, ror sp
   2a710:	ldrdeq	r2, [r1], -ip
   2a714:	andeq	r1, r1, r6, ror #9
   2a718:	andeq	r1, r1, r2, asr #28
   2a71c:	ldrlt	r6, [r0, #-2051]	; 0xfffff7fd
   2a720:	addlt	r2, r2, r1, lsl #22
   2a724:	strmi	sp, [r4], -ip, lsl #18
   2a728:	tstls	r1, r8, lsl #12
   2a72c:	mrc	7, 7, APSR_nzcv, cr0, cr10, {6}
   2a730:	strmi	r9, [r2], -r1, lsl #18
   2a734:	andlt	r4, r2, r0, lsr #12
   2a738:			; <UNDEFINED> instruction: 0x4010e8bd
   2a73c:	mcrrlt	7, 15, pc, r2, cr15	; <UNPREDICTABLE>
   2a740:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
   2a744:			; <UNDEFINED> instruction: 0xf840f7f9
   2a748:	andeq	r1, r1, r2, lsl #29
   2a74c:			; <UNDEFINED> instruction: 0x4615b570
   2a750:	addlt	r4, ip, fp, lsl sl
   2a754:			; <UNDEFINED> instruction: 0x46044b1b
   2a758:			; <UNDEFINED> instruction: 0x460e447a
   2a75c:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   2a760:			; <UNDEFINED> instruction: 0xf04f930b
   2a764:	and	r0, r0, r0, lsl #6
   2a768:			; <UNDEFINED> instruction: 0x4620461c
   2a76c:			; <UNDEFINED> instruction: 0xff70f7fd
   2a770:			; <UNDEFINED> instruction: 0x6ce3b9b0
   2a774:	mvnsle	r2, r0, lsl #22
   2a778:	ldrtmi	r6, [r0], -r3, ror #21
   2a77c:	addsmi	r6, sp, #33792	; 0x8400
   2a780:	ldrmi	fp, [sp], -r8, lsr #30
   2a784:			; <UNDEFINED> instruction: 0xf7da462a
   2a788:	bmi	4255f8 <npth_sleep@plt+0x41f910>
   2a78c:	ldrbtmi	r4, [sl], #-2829	; 0xfffff4f3
   2a790:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2a794:	subsmi	r9, sl, fp, lsl #22
   2a798:			; <UNDEFINED> instruction: 0x4628d110
   2a79c:	ldcllt	0, cr11, [r0, #-48]!	; 0xffffffd0
   2a7a0:	stmdbge	r3, {r1, r5, r6, r8, sl, fp, sp, lr}
   2a7a4:	stcvs	6, cr4, [r5, #-128]!	; 0xffffff80
   2a7a8:			; <UNDEFINED> instruction: 0xf7fe9201
   2a7ac:	bls	a8e98 <npth_sleep@plt+0xa31b0>
   2a7b0:	strmi	r4, [r3], -r9, lsr #12
   2a7b4:	ldrbtmi	r4, [r8], #-2053	; 0xfffff7fb
   2a7b8:			; <UNDEFINED> instruction: 0xf806f7f9
   2a7bc:	stc	7, cr15, [r6], #-872	; 0xfffffc98
   2a7c0:			; <UNDEFINED> instruction: 0x000242b8
   2a7c4:	muleq	r0, ip, r5
   2a7c8:	andeq	r4, r2, r2, lsl #5
   2a7cc:	andeq	r1, r1, lr, lsr lr
   2a7d0:	mvnsmi	lr, #737280	; 0xb4000
   2a7d4:	blcs	84808 <npth_sleep@plt+0x7eb20>
   2a7d8:	stmdavs	r3, {r0, r3, r4, r5, fp, ip, lr, pc}
   2a7dc:	blcs	bc1e4 <npth_sleep@plt+0xb64fc>
   2a7e0:	blvs	fe19ec90 <npth_sleep@plt+0xfe198fa8>
   2a7e4:	ldrbcc	pc, [pc, pc, asr #32]!	; <UNPREDICTABLE>
   2a7e8:	vst2.<illegal width 64>	{d27,d29}, [pc :256], r5
   2a7ec:	strmi	r4, [r9], r0
   2a7f0:	ldmib	r8!, {r1, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2a7f4:	strmi	r4, [r6], -pc, lsr #12
   2a7f8:	adcmi	lr, r5, #9
   2a7fc:	ldrtmi	r4, [r1], -r2, lsl #12
   2a800:	svclt	0x00384640
   2a804:			; <UNDEFINED> instruction: 0xf7ff4625
   2a808:	stmdblt	r8, {r0, r2, r3, r4, r6, r7, r8, r9, fp, ip, sp, lr, pc}^
   2a80c:	vst3.8	{d20-d22}, [pc :128], r7
   2a810:	ldrtmi	r4, [r1], -r0, lsl #4
   2a814:			; <UNDEFINED> instruction: 0xf7ff4648
   2a818:	mcrrne	10, 12, pc, r3, cr15	; <UNPREDICTABLE>
   2a81c:	mvnle	r4, r4, lsl #12
   2a820:	ldrtmi	fp, [r0], -sp, lsr #18
   2a824:	bl	febe8794 <npth_sleep@plt+0xfebe2aac>
   2a828:	pop	{r3, r4, r5, r9, sl, lr}
   2a82c:			; <UNDEFINED> instruction: 0x462983f8
   2a830:			; <UNDEFINED> instruction: 0xf7f94630
   2a834:	ldrb	pc, [r4, pc, ror #17]!	; <UNPREDICTABLE>
   2a838:			; <UNDEFINED> instruction: 0xf6404b0a
   2a83c:	stmdbmi	sl, {r0, r1, r2, r3, r5, r7, r9}
   2a840:	ldrbtmi	r4, [fp], #-2058	; 0xfffff7f6
   2a844:	biccc	r4, r8, #2030043136	; 0x79000000
   2a848:			; <UNDEFINED> instruction: 0xf7db4478
   2a84c:	blmi	265174 <npth_sleep@plt+0x25f48c>
   2a850:	adceq	pc, lr, #64, 12	; 0x4000000
   2a854:	stmdami	r8, {r0, r1, r2, r8, fp, lr}
   2a858:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   2a85c:	ldrbtmi	r3, [r8], #-968	; 0xfffffc38
   2a860:	b	f687d4 <npth_sleep@plt+0xf62aec>
   2a864:	andeq	r2, r1, lr, lsl r0
   2a868:	andeq	r1, r1, r8, lsr #6
   2a86c:	andeq	r1, r1, r4, lsr lr
   2a870:	andeq	r2, r1, r8
   2a874:	andeq	r1, r1, r2, lsl r3
   2a878:	ldrdeq	r1, [r1], -lr
   2a87c:	ldrlt	r6, [r0, #-2051]	; 0xfffff7fd
   2a880:	stmdble	fp, {r0, r8, r9, fp, sp}
   2a884:	strmi	r6, [r4], -r3, asr #25
   2a888:	blvs	ff896d7c <npth_sleep@plt+0xff891094>
   2a88c:	strtmi	r2, [r0], -r0, lsl #4
   2a890:			; <UNDEFINED> instruction: 0xf93af7ff
   2a894:	blcs	45c28 <npth_sleep@plt+0x3ff40>
   2a898:	ldfltd	f5, [r0, #-988]	; 0xfffffc24
   2a89c:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
   2a8a0:			; <UNDEFINED> instruction: 0xff92f7f8
   2a8a4:	andeq	r1, r1, lr, lsl lr
   2a8a8:	stmdavs	fp, {r3, r4, r5, r8, sl, ip, sp, pc}
   2a8ac:	blcs	794bc <npth_sleep@plt+0x737d4>
   2a8b0:	stmdavs	r3, {r0, r1, r2, r3, fp, ip, lr, pc}
   2a8b4:	blcc	bc0d0 <npth_sleep@plt+0xb63e8>
   2a8b8:	ldmdale	r5, {r0, r8, r9, fp, sp}
   2a8bc:	strmi	r4, [r8], -ip, lsl #12
   2a8c0:			; <UNDEFINED> instruction: 0xffdcf7ff
   2a8c4:	ldrdcs	lr, [fp, -r4]
   2a8c8:	pop	{r3, r5, r9, sl, lr}
   2a8cc:			; <UNDEFINED> instruction: 0xf7ff4038
   2a8d0:	blmi	3196bc <npth_sleep@plt+0x3139d4>
   2a8d4:	andvs	pc, r8, #1325400064	; 0x4f000000
   2a8d8:	stmdami	fp, {r1, r3, r8, fp, lr}
   2a8dc:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   2a8e0:	ldrbtmi	r3, [r8], #-980	; 0xfffffc2c
   2a8e4:	ldmib	sl!, {r0, r1, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2a8e8:			; <UNDEFINED> instruction: 0xf6404b08
   2a8ec:	stmdbmi	r8, {r0, r7, r9}
   2a8f0:	ldrbtmi	r4, [fp], #-2056	; 0xfffff7f8
   2a8f4:	bicscc	r4, r4, #2030043136	; 0x79000000
   2a8f8:			; <UNDEFINED> instruction: 0xf7db4478
   2a8fc:	svclt	0x0000e9f0
   2a900:	andeq	r1, r1, r4, lsl #31
   2a904:	andeq	r1, r1, lr, lsl #5
   2a908:	andeq	r1, r1, sl, lsl #28
   2a90c:	andeq	r1, r1, lr, ror #30
   2a910:	andeq	r1, r1, r8, ror r2
   2a914:	andeq	r1, r1, r4, lsr lr
   2a918:	b	14d7ae0 <npth_sleep@plt+0x14d1df8>
   2a91c:	stmdbvs	r5, {r0, r1, sl}
   2a920:	svclt	0x00186981
   2a924:	stmibvs	r4, {r0, r9, sl, sp}^
   2a928:	strcs	fp, [r0], -r8, lsl #30
   2a92c:	stmdbne	r9, {r1, r7, sp, lr}^
   2a930:	sbcvs	r6, r3, r2, asr #18
   2a934:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   2a938:	streq	lr, [r4], #-2882	; 0xfffff4be
   2a93c:	andcs	r6, r0, #1610612736	; 0x60000000
   2a940:	orrvs	r6, r1, r4, asr #3
   2a944:	stmib	r0, {r4, r5, r6, sl, fp, ip, sp, pc}^
   2a948:	ldrbmi	r2, [r0, -r4, lsl #6]!
   2a94c:	blmi	7fd1cc <npth_sleep@plt+0x7f74e4>
   2a950:	strlt	r4, [r0, #-1146]	; 0xfffffb86
   2a954:	ldmpl	r3, {r0, r2, r3, r4, r7, ip, sp, pc}^
   2a958:	tstls	fp, #1769472	; 0x1b0000
   2a95c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   2a960:	movwcs	fp, #265	; 0x109
   2a964:	strmi	r6, [r3], -fp
   2a968:	stmdacs	r0, {r6, r7, sl, fp, sp, lr}
   2a96c:	bmi	65f160 <npth_sleep@plt+0x659478>
   2a970:	ldrbtmi	r6, [sl], #-3033	; 0xfffff427
   2a974:	svclt	0x001c4291
   2a978:	mrscs	r2, (UNDEF: 0)
   2a97c:	bmi	59e9ac <npth_sleep@plt+0x598cc4>
   2a980:	ldrbtmi	r4, [sl], #-2834	; 0xfffff4ee
   2a984:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2a988:	subsmi	r9, sl, fp, lsl fp
   2a98c:	andslt	sp, sp, r9, lsl r1
   2a990:	blx	168b0e <npth_sleep@plt+0x162e26>
   2a994:			; <UNDEFINED> instruction: 0x466a6c1b
   2a998:	ldmdavs	r9, {r0, r1, sp}
   2a99c:	bl	ff9e890c <npth_sleep@plt+0xff9e2c24>
   2a9a0:	ldmib	sp, {r4, r8, fp, ip, sp, pc}^
   2a9a4:	strb	r0, [sl, ip, lsl #2]!
   2a9a8:	mcr	7, 2, pc, cr12, cr10, {6}	; <UNPREDICTABLE>
   2a9ac:			; <UNDEFINED> instruction: 0xf7da6800
   2a9b0:	strmi	lr, [r1], -r6, ror #25
   2a9b4:	ldrbtmi	r4, [r8], #-2056	; 0xfffff7f8
   2a9b8:	mrc2	7, 4, pc, cr0, cr8, {7}
   2a9bc:	mrscs	r2, (UNDEF: 0)
   2a9c0:			; <UNDEFINED> instruction: 0xf7dae7dd
   2a9c4:	svclt	0x0000eb24
   2a9c8:	andeq	r4, r2, r0, asr #1
   2a9cc:	muleq	r0, ip, r5
   2a9d0:			; <UNDEFINED> instruction: 0xffffddab
   2a9d4:	andeq	r4, r2, lr, lsl #1
   2a9d8:			; <UNDEFINED> instruction: 0x00011db2
   2a9dc:	stclvs	6, cr4, [r0], {3}
   2a9e0:	mvnsle	r2, r0, lsl #16
   2a9e4:	blvs	ff67d1fc <npth_sleep@plt+0xff677514>
   2a9e8:	addsmi	r4, r1, #2046820352	; 0x7a000000
   2a9ec:	ldcvs	15, cr11, [fp], {6}
   2a9f0:			; <UNDEFINED> instruction: 0xf04f6818
   2a9f4:			; <UNDEFINED> instruction: 0x477030ff
   2a9f8:			; <UNDEFINED> instruction: 0xffffdd35
   2a9fc:	stmdbvs	r2, {r0, r1, r7, r8, fp, sp, lr}
   2aa00:	ldrlt	r6, [r0], #-2369	; 0xfffff6bf
   2aa04:	ldmne	r8, {r2, r6, r7, r8, fp, sp, lr}
   2aa08:	tsteq	r1, r4, asr #22
   2aa0c:	blmi	168b88 <npth_sleep@plt+0x162ea0>
   2aa10:	svclt	0x00004770
   2aa14:	ldrblt	r6, [r0, #2049]!	; 0x801
   2aa18:			; <UNDEFINED> instruction: 0xf031461e
   2aa1c:	addlt	r0, r3, r2, lsl #6
   2aa20:	ldrmi	r4, [r7], -r4, lsl #12
   2aa24:	stclvs	0, cr13, [r2], #120	; 0x78
   2aa28:	andcs	r2, r0, r0, lsl #6
   2aa2c:			; <UNDEFINED> instruction: 0x61a72100
   2aa30:	adcvs	r6, r3, #-2147483591	; 0x80000039
   2aa34:			; <UNDEFINED> instruction: 0x63a36223
   2aa38:	smlabteq	r4, r4, r9, lr
   2aa3c:	smlabteq	r2, r4, r9, lr
   2aa40:	ldmdami	ip, {r1, r3, r5, r6, r8, ip, sp, pc}
   2aa44:			; <UNDEFINED> instruction: 0xf7f84478
   2aa48:	stclvs	14, cr15, [r3], #900	; 0x384
   2aa4c:	blvs	ff896f40 <npth_sleep@plt+0xff891258>
   2aa50:	strtmi	r2, [r0], -r0, lsl #4
   2aa54:			; <UNDEFINED> instruction: 0xf858f7ff
   2aa58:	blcs	45dec <npth_sleep@plt+0x40104>
   2aa5c:	strdcs	sp, [r0], -r7
   2aa60:	ldcllt	0, cr11, [r0, #12]!
   2aa64:	stclvs	6, cr4, [r4], #148	; 0x94
   2aa68:	mvnsle	r2, r0, lsl #24
   2aa6c:	blvs	ffabd6bc <npth_sleep@plt+0xffab79d4>
   2aa70:	addsmi	r4, sl, #2063597568	; 0x7b000000
   2aa74:	stfvsd	f5, [r9], #-104	; 0xffffff98
   2aa78:			; <UNDEFINED> instruction: 0x4633463a
   2aa7c:	strls	r6, [r0], #-2056	; 0xfffff7f8
   2aa80:	bl	fec689f0 <npth_sleep@plt+0xfec62d08>
   2aa84:	svclt	0x000e3101
   2aa88:	svccc	0x00fff1b0
   2aa8c:	strtmi	r6, [ip], -ip, ror #5
   2aa90:			; <UNDEFINED> instruction: 0xf7dad1c9
   2aa94:	stmdavs	r0, {r3, r4, r6, r7, r8, sl, fp, sp, lr, pc}
   2aa98:	ldcl	7, cr15, [r0], #-872	; 0xfffffc98
   2aa9c:	stmdami	r7, {r0, r9, sl, lr}
   2aaa0:			; <UNDEFINED> instruction: 0xf7f84478
   2aaa4:			; <UNDEFINED> instruction: 0xf04ffe1b
   2aaa8:			; <UNDEFINED> instruction: 0xe7d930ff
   2aaac:	rscscc	pc, pc, pc, asr #32
   2aab0:	svclt	0x0000e7d6
   2aab4:	andeq	r1, r1, ip, asr #26
   2aab8:			; <UNDEFINED> instruction: 0xffffdcad
   2aabc:	ldrdeq	r1, [r1], -ip
   2aac0:	smlabblt	fp, r3, ip, r6
   2aac4:			; <UNDEFINED> instruction: 0x47704618
   2aac8:	bllt	feee8ac8 <npth_sleep@plt+0xfeee2de0>
   2aacc:	ldrbtmi	r4, [sl], #-2567	; 0xfffff5f9
   2aad0:	stfvsp	f3, [r3], {32}
   2aad4:			; <UNDEFINED> instruction: 0x4618b11b
   2aad8:	mvnsle	r2, r0, lsl #16
   2aadc:	blvs	ff07c8a4 <npth_sleep@plt+0xff076bbc>
   2aae0:	svclt	0x00064291
   2aae4:	andscc	r6, r4, r0, lsl #24
   2aae8:			; <UNDEFINED> instruction: 0x47704618
   2aaec:			; <UNDEFINED> instruction: 0xffffdc4f
   2aaf0:	ldrbtmi	r4, [sl], #-2568	; 0xfffff5f8
   2aaf4:	stfvsp	f3, [r3], {32}
   2aaf8:	ldrmi	fp, [r8], -fp, lsr #2
   2aafc:	mvnsle	r2, r0, lsl #16
   2ab00:	ldrbtmi	r4, [r8], #-2053	; 0xfffff7fb
   2ab04:	blvs	ff0fc8cc <npth_sleep@plt+0xff0f6be4>
   2ab08:			; <UNDEFINED> instruction: 0xd1f94293
   2ab0c:	andscc	r6, r4, r0, lsl #24
   2ab10:	svclt	0x00004770
   2ab14:			; <UNDEFINED> instruction: 0xffffdc2b
   2ab18:	andeq	r1, r1, r6, asr #25
   2ab1c:			; <UNDEFINED> instruction: 0x4604b570
   2ab20:	stmdavs	r3, {r0, r3, r7, r8, fp, ip, sp, pc}
   2ab24:	blmi	617078 <npth_sleep@plt+0x611390>
   2ab28:	ldrbtmi	r6, [fp], #-3041	; 0xfffff41f
   2ab2c:			; <UNDEFINED> instruction: 0xd11e4299
   2ab30:	andcs	r4, r0, #32, 12	; 0x2000000
   2ab34:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   2ab38:	svclt	0x00e6f7fe
   2ab3c:	ldrbtmi	r4, [r8], #-2066	; 0xfffff7ee
   2ab40:	mcr2	7, 3, pc, cr4, cr8, {7}	; <UNPREDICTABLE>
   2ab44:	strmi	lr, [sp], -pc, ror #15
   2ab48:			; <UNDEFINED> instruction: 0x21202001
   2ab4c:	svc	0x00def7da
   2ab50:	tstcs	r1, r6, lsr #16
   2ab54:	strmi	r2, [r2], -r0, lsl #6
   2ab58:	sbcsvs	r4, r1, r0, lsr #12
   2ab5c:	orrsvs	r4, r5, fp, lsl #18
   2ab60:	ldrbtmi	r6, [r9], #-22	; 0xffffffea
   2ab64:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   2ab68:			; <UNDEFINED> instruction: 0xf7fe6053
   2ab6c:	blmi	25a7c8 <npth_sleep@plt+0x254ae0>
   2ab70:	andsvs	pc, lr, #1325400064	; 0x4f000000
   2ab74:	stmdami	r8, {r0, r1, r2, r8, fp, lr}
   2ab78:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   2ab7c:	ldrbtmi	r3, [r8], #-1000	; 0xfffffc18
   2ab80:			; <UNDEFINED> instruction: 0xff3af7f8
   2ab84:			; <UNDEFINED> instruction: 0xfffff4f7
   2ab88:	andeq	r1, r1, lr, lsl #25
   2ab8c:			; <UNDEFINED> instruction: 0xfffff4bf
   2ab90:	andeq	r1, r1, r8, ror #25
   2ab94:	strdeq	r0, [r1], -r2
   2ab98:	muleq	r1, r2, ip
   2ab9c:	svcmi	0x00f0e92d
   2aba0:			; <UNDEFINED> instruction: 0xf8d1b083
   2aba4:	ldrmi	fp, [r1], r0
   2aba8:	ldrdge	pc, [r0], -r2
   2abac:	movwls	r4, #5658	; 0x161a
   2abb0:			; <UNDEFINED> instruction: 0xf38bfabb
   2abb4:			; <UNDEFINED> instruction: 0x46046817
   2abb8:	tstls	r0, fp, asr r9
   2abbc:	svceq	0x0001f1ba
   2abc0:	sadd8mi	fp, sl, r4
   2abc4:	andeq	pc, r1, #67	; 0x43
   2abc8:	svccs	0x0001b992
   2abcc:	adchi	pc, r0, r0, asr #4
   2abd0:	svcvc	0x0080f5b7
   2abd4:			; <UNDEFINED> instruction: 0x465846ba
   2abd8:			; <UNDEFINED> instruction: 0xf44fbf28
   2abdc:	ldrbmi	r7, [r1], -r0, lsl #21
   2abe0:	bl	fe9e8b50 <npth_sleep@plt+0xfe9e2e68>
   2abe4:	strmi	r9, [r3], r0, lsl #22
   2abe8:			; <UNDEFINED> instruction: 0xf8c96018
   2abec:	and	sl, r6, r0
   2abf0:	svceq	0x0001f1ba
   2abf4:			; <UNDEFINED> instruction: 0xf043bf98
   2abf8:	blcs	2b804 <npth_sleep@plt+0x25b1c>
   2abfc:	bvs	91f3a4 <npth_sleep@plt+0x9196bc>
   2ac00:	ldrbmi	r2, [r8], r0, lsl #10
   2ac04:	ldmib	r4, {r0, r1, r3, r5, r6, r7, r8, fp, ip, sp, pc}^
   2ac08:	addsmi	r1, r9, #671088640	; 0x28000000
   2ac0c:	stmdbvs	r3!, {r0, r3, r4, r9, ip, lr, pc}
   2ac10:	stmdbvs	r6!, {r3, r6, sl, fp, ip}^
   2ac14:	movwcc	r3, #5377	; 0x1501
   2ac18:	blvs	9030ac <npth_sleep@plt+0x8fd3c4>
   2ac1c:	streq	pc, [r0], -r6, asr #2
   2ac20:	cmnvs	r6, r0, lsr #5
   2ac24:	mrrcpl	6, 4, r4, fp, cr6
   2ac28:	stmdacs	sl, {r3, r4, r9, sl, lr}
   2ac2c:	blcc	a8c4c <npth_sleep@plt+0xa2f64>
   2ac30:			; <UNDEFINED> instruction: 0xf10ad014
   2ac34:	adcmi	r3, fp, #-67108861	; 0xfc000003
   2ac38:	ssatmi	sp, #17, r6
   2ac3c:	blcs	454d0 <npth_sleep@plt+0x3f7e8>
   2ac40:	strtmi	sp, [r0], -r1, ror #1
   2ac44:			; <UNDEFINED> instruction: 0xf85ef7ff
   2ac48:	suble	r1, r0, r3, asr #24
   2ac4c:	strbmi	r2, [r6], -sl, lsl #16
   2ac50:			; <UNDEFINED> instruction: 0xf105b2c3
   2ac54:			; <UNDEFINED> instruction: 0xf8060501
   2ac58:	mvnle	r3, r1, lsl #22
   2ac5c:	strtmi	r2, [r8], -r0, lsl #6
   2ac60:	andlt	r7, r3, r3, lsr r0
   2ac64:	svchi	0x00f0e8bd
   2ac68:			; <UNDEFINED> instruction: 0xd01d45ba
   2ac6c:	svcvs	0x0080f5ba
   2ac70:	svclt	0x00344658
   2ac74:	orrvc	pc, r0, pc, asr #8
   2ac78:	orrvs	pc, r0, pc, asr #8
   2ac7c:	ldrmi	r4, [sl, #1162]!	; 0x48a
   2ac80:	ldrtmi	fp, [sl], r8, lsr #30
   2ac84:			; <UNDEFINED> instruction: 0xf7da4651
   2ac88:	blls	659e0 <npth_sleep@plt+0x5fcf8>
   2ac8c:	andsvs	r1, r8, r6, asr #18
   2ac90:			; <UNDEFINED> instruction: 0xf8c94683
   2ac94:	ldrtmi	sl, [r0], r0
   2ac98:			; <UNDEFINED> instruction: 0x4620e7d0
   2ac9c:			; <UNDEFINED> instruction: 0xf832f7ff
   2aca0:	andsle	r1, fp, r2, asr #24
   2aca4:	andsle	r2, r9, sl, lsl #16
   2aca8:	blcs	4553c <npth_sleep@plt+0x3f854>
   2acac:	ldmib	r4, {r0, r2, r4, r5, r6, r7, r8, ip, lr, pc}^
   2acb0:	addsmi	r0, r8, #671088640	; 0x28000000
   2acb4:	stmdbvs	r3!, {r0, r4, r5, r6, r7, r9, ip, lr, pc}
   2acb8:	blvs	871ddc <npth_sleep@plt+0x86c0f4>
   2acbc:			; <UNDEFINED> instruction: 0x61233301
   2acc0:	adcvs	r6, r7, #1622016	; 0x18c000
   2acc4:	movweq	pc, #323	; 0x143	; <UNPREDICTABLE>
   2acc8:	stfpls	f6, [r8], {99}	; 0x63
   2accc:	strbmi	lr, [r6], -sl, ror #15
   2acd0:	strtmi	r2, [r8], -r0, lsl #6
   2acd4:	andlt	r7, r3, r3, lsr r0
   2acd8:	svchi	0x00f0e8bd
   2acdc:	andle	r4, fp, #750780416	; 0x2cc00000
   2ace0:	tstcs	sl, r1, lsl #20
   2ace4:			; <UNDEFINED> instruction: 0xf8882300
   2ace8:	strtmi	r1, [r8], -r0
   2acec:	movwcs	r6, #19
   2acf0:	andlt	r7, r3, r3, lsr r0
   2acf4:	svchi	0x00f0e8bd
   2acf8:			; <UNDEFINED> instruction: 0xf6404b0b
   2acfc:	stmdbmi	fp, {r0, r5, r9, sp}
   2ad00:	ldrbtmi	r4, [fp], #-2059	; 0xfffff7f5
   2ad04:			; <UNDEFINED> instruction: 0xf5034479
   2ad08:	ldrbtmi	r7, [r8], #-902	; 0xfffffc7a
   2ad0c:	svc	0x00e6f7da
   2ad10:			; <UNDEFINED> instruction: 0xf44f4b08
   2ad14:	stmdbmi	r8, {r5, r9, sp, lr}
   2ad18:	ldrbtmi	r4, [fp], #-2056	; 0xfffff7f8
   2ad1c:			; <UNDEFINED> instruction: 0xf5034479
   2ad20:	ldrbtmi	r7, [r8], #-902	; 0xfffffc7a
   2ad24:	svc	0x00daf7da
   2ad28:	andeq	r1, r1, lr, asr fp
   2ad2c:	andeq	r0, r1, r8, ror #28
   2ad30:	andeq	r1, r1, sl, asr #22
   2ad34:	andeq	r1, r1, r6, asr #22
   2ad38:	andeq	r0, r1, r0, asr lr
   2ad3c:	andeq	r1, r1, sl, lsl #22
   2ad40:			; <UNDEFINED> instruction: 0x4604b538
   2ad44:			; <UNDEFINED> instruction: 0x460dbb9a
   2ad48:	bvs	917454 <npth_sleep@plt+0x91176c>
   2ad4c:	bllt	fe4fc5d4 <npth_sleep@plt+0xfe4f68ec>
   2ad50:	andne	lr, sl, #212, 18	; 0x350000
   2ad54:	bl	fe8bb7a0 <npth_sleep@plt+0xfe8b5ab8>
   2ad58:	eorle	r0, ip, #67108864	; 0x4000000
   2ad5c:	svclt	0x002842ab
   2ad60:	ldrmi	r4, [r8], -fp, lsr #12
   2ad64:	movwcs	lr, #18900	; 0x49d4
   2ad68:	strmi	r1, [r1], #-2605	; 0xfffff5d3
   2ad6c:	adcvs	r1, r1, #1179648	; 0x120000
   2ad70:	movweq	pc, #323	; 0x143	; <UNPREDICTABLE>
   2ad74:	movwcs	lr, #18884	; 0x49c4
   2ad78:	mvnle	r2, r0, lsl #26
   2ad7c:	bvs	ff8da264 <npth_sleep@plt+0xff8d457c>
   2ad80:	addsmi	r6, r3, #667648	; 0xa3000
   2ad84:	movweq	lr, #15266	; 0x3ba2
   2ad88:	ldmib	r4, {r2, r3, r9, ip, lr, pc}^
   2ad8c:	adcvs	r0, r2, #4, 2
   2ad90:	bvs	fe8f1098 <npth_sleep@plt+0xfe8eb3b0>
   2ad94:	tsteq	r0, r1, asr #2	; <UNPREDICTABLE>
   2ad98:	smlabteq	r4, r4, r9, lr
   2ad9c:	bl	fe8bb7f0 <npth_sleep@plt+0xfe8b5b08>
   2ada0:	mvnsle	r0, #201326592	; 0xc000000
   2ada4:			; <UNDEFINED> instruction: 0xf7fe4620
   2ada8:	andcc	pc, r1, sp, lsr #31
   2adac:	bvs	91f14c <npth_sleep@plt+0x919464>
   2adb0:	mvnsle	r2, r0, lsl #22
   2adb4:			; <UNDEFINED> instruction: 0xf7fee7e3
   2adb8:	stccc	15, cr15, [r1, #-660]	; 0xfffffd6c
   2adbc:	sbcsle	r3, sp, r1
   2adc0:	bicle	r2, r2, r0, lsl #26
   2adc4:	svclt	0x0000e7da
   2adc8:	mrcne	5, 2, fp, cr7, cr8, {7}
   2adcc:	ldrbtmi	r4, [lr], #-3599	; 0xfffff1f1
   2add0:	teqmi	ip, r4, lsr r8
   2add4:	svclt	0x000c2900
   2add8:			; <UNDEFINED> instruction: 0xf0042400
   2addc:	stmdblt	ip, {r0, sl}
   2ade0:	ldcllt	0, cr2, [r8]
   2ade4:	strbeq	r6, [r9, #-2057]	; 0xfffff7f7
   2ade8:			; <UNDEFINED> instruction: 0x461dd5fa
   2adec:	ldmdavs	r3!, {r4, r5, r8, ip, sp, pc}^
   2adf0:	ldrmi	fp, [r1], -r3, lsr #2
   2adf4:	ldrmi	r4, [r8, sl, lsr #12]
   2adf8:	rscsle	r2, r1, r0, lsl #16
   2adfc:			; <UNDEFINED> instruction: 0x4629b11d
   2ae00:			; <UNDEFINED> instruction: 0xf7f82007
   2ae04:	andcs	pc, r1, r7, lsr ip	; <UNPREDICTABLE>
   2ae08:	svclt	0x0000bdf8
   2ae0c:	andeq	r4, r2, sl, asr #22
   2ae10:			; <UNDEFINED> instruction: 0x4605b530
   2ae14:	addlt	r4, r7, lr, lsl ip
   2ae18:	ldrbtmi	r4, [ip], #-2078	; 0xfffff7e2
   2ae1c:	ldrmi	r5, [r4], -r0, lsr #16
   2ae20:	andls	r6, r5, r0, lsl #16
   2ae24:	andeq	pc, r0, pc, asr #32
   2ae28:	ldmdavc	r2, {r1, r4, r8, ip, sp, pc}
   2ae2c:			; <UNDEFINED> instruction: 0x4614b95a
   2ae30:	blmi	63d69c <npth_sleep@plt+0x6379b4>
   2ae34:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2ae38:	blls	184ea8 <npth_sleep@plt+0x17f1c0>
   2ae3c:	qsuble	r4, sl, r4
   2ae40:	andlt	r4, r7, r0, lsr #12
   2ae44:	stmiblt	fp, {r4, r5, r8, sl, fp, ip, sp, pc}^
   2ae48:	ldrbtmi	r4, [sl], #-2580	; 0xfffff5ec
   2ae4c:	ldmdbmi	r4, {r0, r1, r3, r9, sl, lr}
   2ae50:	strls	sl, [r0], #-2052	; 0xfffff7fc
   2ae54:			; <UNDEFINED> instruction: 0xf7da4479
   2ae58:	stmdacs	r0, {r3, r7, r8, sl, fp, sp, lr, pc}
   2ae5c:	movwcs	sp, #2833	; 0xb11
   2ae60:	strtmi	r9, [r8], -r4, lsl #18
   2ae64:	stmib	sp, {r1, r3, r4, r9, sl, lr}^
   2ae68:	stmib	sp, {r1, r8, r9, ip, sp}^
   2ae6c:			; <UNDEFINED> instruction: 0xf7da3300
   2ae70:			; <UNDEFINED> instruction: 0x4604ea32
   2ae74:			; <UNDEFINED> instruction: 0xf7da9804
   2ae78:	ldrb	lr, [r9, r6, lsl #17]
   2ae7c:	ldrbtmi	r4, [sl], #-2569	; 0xfffff5f7
   2ae80:			; <UNDEFINED> instruction: 0xf7dae7e4
   2ae84:	addlt	lr, r4, #129024	; 0x1f800
   2ae88:			; <UNDEFINED> instruction: 0xf7dae7d2
   2ae8c:	svclt	0x0000e8c0
   2ae90:	strdeq	r3, [r2], -r6
   2ae94:	muleq	r0, ip, r5
   2ae98:	ldrdeq	r3, [r2], -ip
   2ae9c:	andeq	fp, r0, lr, asr #21
   2aea0:	andeq	r1, r1, r0, lsr fp
   2aea4:	strdeq	r1, [r1], -lr
   2aea8:			; <UNDEFINED> instruction: 0x460eb570
   2aeac:			; <UNDEFINED> instruction: 0x4604491c
   2aeb0:	ldrmi	r2, [r0], -r0, lsl #6
   2aeb4:	eorvs	r4, r3, r9, ror r4
   2aeb8:			; <UNDEFINED> instruction: 0xf7d94615
   2aebc:	orrlt	lr, r8, r2, lsl pc
   2aec0:			; <UNDEFINED> instruction: 0x46284918
   2aec4:			; <UNDEFINED> instruction: 0xf7d94479
   2aec8:	bllt	c66b00 <npth_sleep@plt+0xc60e18>
   2aecc:			; <UNDEFINED> instruction: 0x46304916
   2aed0:	ldrbtmi	r2, [r9], #-512	; 0xfffffe00
   2aed4:	ldc2l	7, cr15, [sl, #976]!	; 0x3d0
   2aed8:	stmdblt	r0!, {r0, r2, r9, sl, lr}^
   2aedc:	bl	1468e4c <npth_sleep@plt+0x1463164>
   2aee0:	lfmlt	f3, 3, [r0, #-512]!	; 0xfffffe00
   2aee4:	ldrbtmi	r4, [r9], #-2321	; 0xfffff6ef
   2aee8:	andcs	r4, r0, #48, 12	; 0x3000000
   2aeec:	stc2l	7, cr15, [lr, #976]!	; 0x3d0
   2aef0:	stmdacs	r0, {r0, r2, r9, sl, lr}
   2aef4:	strdcs	sp, [r0, -r2]
   2aef8:	ldc2l	0, cr15, [r6], {4}
   2aefc:	strtmi	r4, [r8], -r3, lsl #12
   2af00:			; <UNDEFINED> instruction: 0xf7da6023
   2af04:	stmdavs	r0!, {r6, fp, sp, lr, pc}
   2af08:	rscle	r2, r7, r0, lsl #16
   2af0c:	mvnscc	pc, pc, asr #32
   2af10:	ldc2l	0, cr15, [r2, #-16]
   2af14:	mvnle	r2, r0, lsl #16
   2af18:	stmdbmi	r5, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
   2af1c:			; <UNDEFINED> instruction: 0xe7e34479
   2af20:	andeq	r6, r0, ip, ror #19
   2af24:	andeq	r1, r1, ip, lsr #22
   2af28:	ldrdeq	r1, [r1], -lr
   2af2c:	andeq	r1, r1, lr, lsr #21
   2af30:			; <UNDEFINED> instruction: 0x00011ab4
   2af34:	svcmi	0x00f0e92d
   2af38:	ldmdbpl	pc!, {r3, r6, r9, sl, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   2af3c:	blhi	e63f8 <npth_sleep@plt+0xe0710>
   2af40:	blvs	fe12887c <npth_sleep@plt+0xfe122b94>
   2af44:	bcc	102885c <npth_sleep@plt+0x1022b74>
   2af48:	vmov.i32	d20, #251658240	; 0x0f000000
   2af4c:	movwcs	r0, #26971	; 0x695b
   2af50:	blcc	727a68 <npth_sleep@plt+0x721d80>
   2af54:	beq	1367a5c <npth_sleep@plt+0x1361d74>
   2af58:	cdp	0, 0, cr11, cr8, cr3, {4}
   2af5c:	pkhbtmi	r0, r8, r0, lsl #20
   2af60:	vmin.s8	d20, d0, d6
   2af64:	strcs	r3, [r0, #-1233]	; 0xfffffb2f
   2af68:	ands	r9, r5, r0, lsl #6
   2af6c:	strtmi	r4, [r5], #-1568	; 0xfffff9e0
   2af70:	mrc2	7, 0, pc, cr2, cr9, {7}
   2af74:	ldrmi	r2, [sl], -r0, lsl #6
   2af78:	ldrtmi	r4, [r8], -r1, asr #12
   2af7c:			; <UNDEFINED> instruction: 0xf7da0064
   2af80:			; <UNDEFINED> instruction: 0xf244ee96
   2af84:	vmlal.s<illegal width 8>	q9, d0, d0[0]
   2af88:	addsmi	r0, r4, #-268435456	; 0xf0000000
   2af8c:	ldrmi	fp, [r4], -r8, lsr #31
   2af90:	mvnlt	r4, r3, lsl #12
   2af94:	cfstr32le	mvfx4, [r9], #-340	; 0xfffffeac
   2af98:	movweq	lr, #23465	; 0x5ba9
   2af9c:	rscle	r2, r5, r0, lsl #28
   2afa0:	andcc	pc, r3, #175104	; 0x2ac00
   2afa4:	bl	fec913ac <npth_sleep@plt+0xfec8b6c4>
   2afa8:	b	13fedf8 <npth_sleep@plt+0x13f9110>
   2afac:	ldclle	3, cr4, [sp, #584]	; 0x248
   2afb0:	andcs	r4, r5, #278528	; 0x44000
   2afb4:	stmib	sp, {sp}^
   2afb8:	ldrbtmi	r3, [r9], #-768	; 0xfffffd00
   2afbc:	ldmda	r4, {r1, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2afc0:	vnmls.f64	d9, d8, d1
   2afc4:			; <UNDEFINED> instruction: 0x461a1a10
   2afc8:	blx	15e8fb2 <npth_sleep@plt+0x15e32ca>
   2afcc:	cmnlt	lr, lr, asr #15
   2afd0:	andcs	r4, r5, #163840	; 0x28000
   2afd4:	ldrbtmi	r9, [r9], #-0
   2afd8:	stmda	r6, {r1, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2afdc:	bne	466844 <npth_sleep@plt+0x460b5c>
   2afe0:	blx	12e8fca <npth_sleep@plt+0x12e32e2>
   2afe4:	andcs	r9, r1, #14336	; 0x3800
   2afe8:	blls	43058 <npth_sleep@plt+0x3d370>
   2afec:	andlt	r4, r3, r8, lsl r6
   2aff0:	blhi	e62ec <npth_sleep@plt+0xe0604>
   2aff4:	svchi	0x00f0e8bd
   2aff8:	andeq	r1, r1, lr, lsr sl
   2affc:	andeq	r1, r1, lr, asr #20
   2b000:			; <UNDEFINED> instruction: 0x4605b538
   2b004:	strmi	r4, [ip], -sp, lsl #16
   2b008:			; <UNDEFINED> instruction: 0xf7da4478
   2b00c:	orrlt	lr, r0, r8, ror r9
   2b010:	tstcs	r0, sl, lsl #4
   2b014:	mrc	7, 3, APSR_nzcv, cr14, cr9, {6}
   2b018:	ldrbtmi	r4, [fp], #-2825	; 0xfffff4f7
   2b01c:	blmi	283084 <npth_sleep@plt+0x27d39c>
   2b020:	stmdami	r9, {r0, r3, r5, r9, sl, lr}
   2b024:	ldrbtmi	r4, [r8], #-1147	; 0xfffffb85
   2b028:	pop	{r2, r3, r4, r6, sp, lr}
   2b02c:			; <UNDEFINED> instruction: 0xf7d94038
   2b030:	blmi	1dac9c <npth_sleep@plt+0x1d4fb4>
   2b034:	ldrbtmi	r2, [fp], #-640	; 0xfffffd80
   2b038:			; <UNDEFINED> instruction: 0xe7f0601a
   2b03c:	andeq	r1, r1, ip, lsr sl
   2b040:	strdeq	r4, [r2], -lr
   2b044:	strdeq	r4, [r2], -r4	; <UNPREDICTABLE>
   2b048:			; <UNDEFINED> instruction: 0xfffffd9f
   2b04c:	andeq	r4, r2, r2, ror #17
   2b050:	stmdacs	r0, {r0, r1, r8, r9, fp, lr}
   2b054:	svclt	0x0008447b
   2b058:	andsvs	r2, r8, r0, lsl #1
   2b05c:	svclt	0x00004770
   2b060:	andeq	r4, r2, r4, asr #17
   2b064:	ldrbmi	lr, [r0, sp, lsr #18]!
   2b068:	bmi	1bbcab4 <npth_sleep@plt+0x1bb6dcc>
   2b06c:	ldrmi	fp, [sl], r4, lsl #1
   2b070:	ldrbtmi	r4, [sl], #-2925	; 0xfffff493
   2b074:			; <UNDEFINED> instruction: 0xf10d9e0c
   2b078:	strmi	r0, [r5], -r4, lsl #16
   2b07c:			; <UNDEFINED> instruction: 0x466f58d3
   2b080:	movwls	r6, #14363	; 0x381b
   2b084:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   2b088:	movwls	r2, #768	; 0x300
   2b08c:	ldrtmi	r4, [r8], -r1, asr #12
   2b090:			; <UNDEFINED> instruction: 0xfffef000
   2b094:	movtlt	r4, #34308	; 0x8604
   2b098:	strtmi	r2, [r1], -r0, lsl #4
   2b09c:			; <UNDEFINED> instruction: 0xf0014630
   2b0a0:	strmi	pc, [r2], -r7, asr #17
   2b0a4:	rscsle	r2, r1, r0, lsl #16
   2b0a8:	orrslt	r9, r9, r1, lsl #18
   2b0ac:	strtmi	r2, [r8], -r0, lsl #6
   2b0b0:	mcr2	7, 5, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
   2b0b4:	stccs	6, cr4, [r0], {4}
   2b0b8:	bmi	175f460 <npth_sleep@plt+0x1759778>
   2b0bc:	ldrbtmi	r4, [sl], #-2906	; 0xfffff4a6
   2b0c0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2b0c4:	subsmi	r9, sl, r3, lsl #22
   2b0c8:	adchi	pc, sl, r0, asr #32
   2b0cc:	andlt	r4, r4, r0, lsr #12
   2b0d0:			; <UNDEFINED> instruction: 0x87f0e8bd
   2b0d4:	movwcs	r4, #5665	; 0x1621
   2b0d8:			; <UNDEFINED> instruction: 0xf7ff4628
   2b0dc:	addlt	pc, r3, #2448	; 0x990
   2b0e0:	blcs	febbc8f8 <npth_sleep@plt+0xfebb6c10>
   2b0e4:	stccs	0, cr13, [r0], {210}	; 0xd2
   2b0e8:	ubfx	sp, r0, #1, #7
   2b0ec:			; <UNDEFINED> instruction: 0x46304950
   2b0f0:	ldrbtmi	sl, [r9], #-2562	; 0xfffff5fe
   2b0f4:			; <UNDEFINED> instruction: 0xf89cf001
   2b0f8:	tstlt	r8, r6, lsl #12
   2b0fc:	blcs	51d0c <npth_sleep@plt+0x4c024>
   2b100:	strcs	fp, [r0], -r8, lsl #30
   2b104:	strmi	r2, [r8], -r0, lsl #2
   2b108:	bl	ff2e9078 <npth_sleep@plt+0xff2e3390>
   2b10c:	stmdacs	r0, {r2, r9, sl, lr}
   2b110:			; <UNDEFINED> instruction: 0xf7dad042
   2b114:			; <UNDEFINED> instruction: 0x4607edb4
   2b118:	rsbsle	r2, sp, r0, lsl #16
   2b11c:	andcs	r4, r0, r5, asr #18
   2b120:			; <UNDEFINED> instruction: 0xf7da4479
   2b124:			; <UNDEFINED> instruction: 0xf1b9ebbe
   2b128:	suble	r0, r8, r0, lsl #30
   2b12c:	strbmi	r4, [sl], -r2, asr #18
   2b130:	strtmi	r2, [r8], -r0, lsl #6
   2b134:			; <UNDEFINED> instruction: 0xf7ff4479
   2b138:	strmi	pc, [r4], -fp, ror #28
   2b13c:	andcs	r4, r0, r9, lsr r6
   2b140:	bl	febe90b0 <npth_sleep@plt+0xfebe33c8>
   2b144:			; <UNDEFINED> instruction: 0xf7d94638
   2b148:	stccs	15, cr14, [r0], {30}
   2b14c:			; <UNDEFINED> instruction: 0x2100d1b5
   2b150:			; <UNDEFINED> instruction: 0xf7da2005
   2b154:	strmi	lr, [r7], -r6, lsr #23
   2b158:			; <UNDEFINED> instruction: 0xf7dab120
   2b15c:			; <UNDEFINED> instruction: 0x4607ed90
   2b160:	subsle	r2, r9, r0, lsl #16
   2b164:	andcs	r4, r5, r5, lsr r9
   2b168:			; <UNDEFINED> instruction: 0xf7da4479
   2b16c:			; <UNDEFINED> instruction: 0xf1baeb9a
   2b170:	eorsle	r0, r1, r0, lsl #30
   2b174:			; <UNDEFINED> instruction: 0x46524932
   2b178:	movwcs	r4, #1576	; 0x628
   2b17c:			; <UNDEFINED> instruction: 0xf7ff4479
   2b180:	strmi	pc, [r4], -r7, asr #28
   2b184:	addsle	r2, r8, r0, lsl #30
   2b188:	andcs	r4, r5, r9, lsr r6
   2b18c:	bl	fe2690fc <npth_sleep@plt+0xfe263414>
   2b190:			; <UNDEFINED> instruction: 0xf7d94638
   2b194:			; <UNDEFINED> instruction: 0xe790eef8
   2b198:	ldrbtmi	r4, [r9], #-2346	; 0xfffff6d6
   2b19c:	bl	fe06910c <npth_sleep@plt+0xfe063424>
   2b1a0:	svceq	0x0000f1b9
   2b1a4:	stmdbmi	r8!, {r3, r5, ip, lr, pc}
   2b1a8:	strbmi	r4, [sl], -r3, lsr #12
   2b1ac:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   2b1b0:	mcr2	7, 1, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
   2b1b4:	stccs	6, cr4, [r0], {4}
   2b1b8:	svcge	0x007ff47f
   2b1bc:	cdpcs	7, 0, cr14, cr0, cr7, {6}
   2b1c0:	stmdacs	r0, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
   2b1c4:	stmdbmi	r1!, {r4, ip, lr, pc}
   2b1c8:	strbmi	r4, [fp], -r2, lsl #12
   2b1cc:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   2b1d0:	mrc2	7, 0, pc, cr14, cr15, {7}
   2b1d4:	ldr	r4, [r1, r4, lsl #12]!
   2b1d8:	svclt	0x00182e00
   2b1dc:	svclt	0x00082800
   2b1e0:	sbcle	r4, pc, r4, asr r6	; <UNPREDICTABLE>
   2b1e4:	strb	r4, [r5, r2, lsl #13]
   2b1e8:	ldrtmi	r4, [r9], -r8, asr #12
   2b1ec:	bl	166915c <npth_sleep@plt+0x1663474>
   2b1f0:			; <UNDEFINED> instruction: 0xf7d94638
   2b1f4:	str	lr, [sl, r8, asr #29]!
   2b1f8:	svclt	0x00182800
   2b1fc:	adcle	r2, r6, r0, lsl #28
   2b200:			; <UNDEFINED> instruction: 0x46024913
   2b204:	strtmi	r4, [r8], -fp, asr #12
   2b208:			; <UNDEFINED> instruction: 0xf7ff4479
   2b20c:	strmi	pc, [r4], -r1, lsl #28
   2b210:			; <UNDEFINED> instruction: 0xf47f2c00
   2b214:			; <UNDEFINED> instruction: 0xe79aaf52
   2b218:	ldmib	r2!, {r1, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2b21c:	strb	fp, [ip, -r4, lsl #5]
   2b220:	mrc	7, 7, APSR_nzcv, cr4, cr9, {6}
   2b224:	muleq	r2, lr, r9
   2b228:	muleq	r0, ip, r5
   2b22c:	andeq	r3, r2, r2, asr r9
   2b230:	andeq	r5, r0, r6, ror pc
   2b234:	strdeq	fp, [r0], -r8
   2b238:			; <UNDEFINED> instruction: 0x000075bc
   2b23c:			; <UNDEFINED> instruction: 0x0000b7b0
   2b240:	andeq	r7, r0, r0, lsl #11
   2b244:	andeq	fp, r0, lr, ror r7
   2b248:	andeq	r7, r0, r2, asr #10
   2b24c:	andeq	r7, r0, r2, lsr #10
   2b250:	andeq	r7, r0, r8, ror #9
   2b254:	svcmi	0x00f0e92d
   2b258:	ldclmi	6, cr4, [r5], #24
   2b25c:	ldmmi	r5!, {r0, r1, r4, r7, ip, sp, pc}^
   2b260:	ldrbtmi	r4, [ip], #-1551	; 0xfffff9f1
   2b264:	blge	8a59e0 <npth_sleep@plt+0x89fcf8>
   2b268:	stmdapl	r0!, {r0, r2, r4, r9, sl, lr}
   2b26c:	stmdavs	r0, {sl, sp}
   2b270:			; <UNDEFINED> instruction: 0xf04f9011
   2b274:	movwls	r0, #16384	; 0x4000
   2b278:	stmdage	r8, {r2, r3, r4, r8, r9, fp, ip, pc}
   2b27c:	strls	r6, [r9], #-52	; 0xffffffcc
   2b280:	blls	78fe9c <npth_sleep@plt+0x78a1b4>
   2b284:			; <UNDEFINED> instruction: 0xf7da9306
   2b288:			; <UNDEFINED> instruction: 0x4604e932
   2b28c:			; <UNDEFINED> instruction: 0xf0402800
   2b290:			; <UNDEFINED> instruction: 0xf7fa8097
   2b294:	stmibmi	r8!, {r0, r2, r3, r5, r6, r7, r9, fp, ip, sp, lr, pc}^
   2b298:	ldrbtmi	r4, [r9], #-1570	; 0xfffff9de
   2b29c:	blx	ff0e9276 <npth_sleep@plt+0xff0e358e>
   2b2a0:	stmdacs	r0, {r7, r9, sl, lr}
   2b2a4:	sbcshi	pc, fp, r0
   2b2a8:	strmi	r4, [r1], -r3, lsr #12
   2b2ac:	stmdals	r8, {r1, r5, r9, sl, lr}
   2b2b0:	ldcl	7, cr15, [ip], #872	; 0x368
   2b2b4:	stmdacs	r0, {r1, r2, r3, r4, r8, r9, fp, ip, pc}
   2b2b8:	blcs	5af20 <npth_sleep@plt+0x55238>
   2b2bc:			; <UNDEFINED> instruction: 0xf0004681
   2b2c0:			; <UNDEFINED> instruction: 0xb11d8093
   2b2c4:	blcs	49378 <npth_sleep@plt+0x43690>
   2b2c8:	adchi	pc, fp, r0, asr #32
   2b2cc:			; <UNDEFINED> instruction: 0xf04f2001
   2b2d0:			; <UNDEFINED> instruction: 0xf7fa0900
   2b2d4:			; <UNDEFINED> instruction: 0xf8cdfb7d
   2b2d8:			; <UNDEFINED> instruction: 0x4605901c
   2b2dc:	blcs	51f60 <npth_sleep@plt+0x4c278>
   2b2e0:	adcshi	pc, r0, r0, asr #32
   2b2e4:	svceq	0x0000f1ba
   2b2e8:	bmi	ff55f304 <npth_sleep@plt+0xff55961c>
   2b2ec:	movwcs	r4, #1624	; 0x658
   2b2f0:	ldrbtmi	r2, [sl], #-306	; 0xfffffece
   2b2f4:			; <UNDEFINED> instruction: 0xf7fa47d0
   2b2f8:	tstcs	r0, sp, lsr r9	; <UNPREDICTABLE>
   2b2fc:	blx	ff9e92d6 <npth_sleep@plt+0xff9e35ee>
   2b300:	stmdacs	r0, {r1, r7, r9, sl, lr}
   2b304:	rschi	pc, r9, r0
   2b308:			; <UNDEFINED> instruction: 0xf7d92000
   2b30c:	stmdacs	r0, {r1, r2, r4, r6, r8, sl, fp, sp, lr, pc}
   2b310:	rscshi	pc, pc, r0, asr #32
   2b314:	blmi	ff2fde44 <npth_sleep@plt+0xff2f815c>
   2b318:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
   2b31c:	ldrbtmi	r2, [fp], #-2571	; 0xfffff5f5
   2b320:			; <UNDEFINED> instruction: 0xf1b9930d
   2b324:			; <UNDEFINED> instruction: 0xf0000f00
   2b328:	movwcs	r8, #20631	; 0x5097
   2b32c:			; <UNDEFINED> instruction: 0xf8cd2204
   2b330:	ldmdage	r2, {r3, r4, r5, ip, pc}
   2b334:	bl	3da4c <npth_sleep@plt+0x37d64>
   2b338:	bl	2bd48 <npth_sleep@plt+0x26060>
   2b33c:	ldrbtmi	r0, [r9], #-899	; 0xfffffc7d
   2b340:			; <UNDEFINED> instruction: 0xf8422400
   2b344:			; <UNDEFINED> instruction: 0xf8431c1c
   2b348:			; <UNDEFINED> instruction: 0xf7fa4c1c
   2b34c:			; <UNDEFINED> instruction: 0xf8dff913
   2b350:	ldrbtmi	fp, [fp], #764	; 0x2fc
   2b354:			; <UNDEFINED> instruction: 0x4601465a
   2b358:			; <UNDEFINED> instruction: 0xf7ffa80a
   2b35c:	strmi	pc, [r1], r5, lsr #27
   2b360:			; <UNDEFINED> instruction: 0xf0002800
   2b364:	bls	2cb5d8 <npth_sleep@plt+0x2c58f0>
   2b368:			; <UNDEFINED> instruction: 0xf0002a00
   2b36c:			; <UNDEFINED> instruction: 0x46108112
   2b370:	blx	ff567388 <npth_sleep@plt+0xff5616a0>
   2b374:	andls	r2, sl, #0, 4
   2b378:			; <UNDEFINED> instruction: 0xf7d94650
   2b37c:	stmdals	r7, {r2, r9, sl, fp, sp, lr, pc}
   2b380:	mcr	7, 0, pc, cr0, cr9, {6}	; <UNPREDICTABLE>
   2b384:			; <UNDEFINED> instruction: 0xf7d94640
   2b388:			; <UNDEFINED> instruction: 0xf1b9edfe
   2b38c:	teqle	r7, r0, lsl #30
   2b390:	tstlt	fp, r0, lsr #22
   2b394:	blcs	51fc0 <npth_sleep@plt+0x4c2d8>
   2b398:	mrshi	pc, (UNDEF: 5)	; <UNPREDICTABLE>
   2b39c:	movwcs	r4, #2476	; 0x9ac
   2b3a0:	ldrmi	r9, [sl], -r8, lsl #16
   2b3a4:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
   2b3a8:	stmib	sp, {r1, r8, r9, ip, sp}^
   2b3ac:			; <UNDEFINED> instruction: 0xf7d93300
   2b3b0:			; <UNDEFINED> instruction: 0x4604ef92
   2b3b4:	subsle	r2, lr, r0, lsl #16
   2b3b8:			; <UNDEFINED> instruction: 0xf7da9808
   2b3bc:	mul	r6, r6, sl
   2b3c0:	bl	469330 <npth_sleep@plt+0x463648>
   2b3c4:	stmiami	r3!, {r0, r9, sl, lr}
   2b3c8:			; <UNDEFINED> instruction: 0xf7f84478
   2b3cc:	bmi	fe8e99f0 <npth_sleep@plt+0xfe8e3d08>
   2b3d0:	ldrbtmi	r4, [sl], #-2968	; 0xfffff468
   2b3d4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2b3d8:	subsmi	r9, sl, r1, lsl fp
   2b3dc:	tsthi	r7, r0, asr #32	; <UNPREDICTABLE>
   2b3e0:	andslt	r4, r3, r0, lsr #12
   2b3e4:	svchi	0x00f0e8bd
   2b3e8:			; <UNDEFINED> instruction: 0xf7d94640
   2b3ec:			; <UNDEFINED> instruction: 0xf1b9edcc
   2b3f0:	sbcle	r0, sp, r0, lsl #30
   2b3f4:			; <UNDEFINED> instruction: 0xf189fa1f
   2b3f8:	andne	pc, r3, #64, 4
   2b3fc:	mulle	r7, r1, r2
   2b400:			; <UNDEFINED> instruction: 0xf7da4648
   2b404:			; <UNDEFINED> instruction: 0x4601eaf0
   2b408:	ldrbtmi	r4, [r8], #-2196	; 0xfffff76c
   2b40c:			; <UNDEFINED> instruction: 0xf966f7f8
   2b410:			; <UNDEFINED> instruction: 0xf7da9808
   2b414:	ldrteq	lr, [r8], -sl, ror #20
   2b418:	rscsmi	pc, lr, r0
   2b41c:	strbeq	pc, [sp], #-64	; 0xffffffc0	; <UNPREDICTABLE>
   2b420:	ldrsbcs	lr, [ip, #-117]!	; 0xffffff8b
   2b424:			; <UNDEFINED> instruction: 0xf7da4628
   2b428:	pkhbtmi	lr, r1, r8, lsl #17
   2b42c:	stmdavc	r3, {r5, r8, ip, sp, pc}^
   2b430:			; <UNDEFINED> instruction: 0xf0002b2d
   2b434:	ssatmi	r8, #2, sp, lsl #1
   2b438:			; <UNDEFINED> instruction: 0xf8cd9b1f
   2b43c:	blcs	4f4b4 <npth_sleep@plt+0x497cc>
   2b440:	svcge	0x0050f43f
   2b444:	andcs	r4, r5, #2195456	; 0x218000
   2b448:	ldrbtmi	r2, [r9], #-0
   2b44c:	stcl	7, cr15, [ip, #868]	; 0x364
   2b450:			; <UNDEFINED> instruction: 0xf7f84629
   2b454:	smlald	pc, r5, r1, r9	; <UNPREDICTABLE>
   2b458:	andcs	r2, r3, #4, 6	; 0x10000000
   2b45c:			; <UNDEFINED> instruction: 0xf7dae769
   2b460:			; <UNDEFINED> instruction: 0x4604e890
   2b464:	adcle	r2, r7, r0, lsl #16
   2b468:	addlt	r0, r0, #66060288	; 0x3f00000
   2b46c:	ldrbmi	pc, [lr, r7]!	; <UNPREDICTABLE>
   2b470:	streq	lr, [r0], #-2631	; 0xfffff5b9
   2b474:	blls	1e52fc <npth_sleep@plt+0x1df614>
   2b478:	stmdals	r8, {r0, r3, r4, r5, r9, sl, lr}
   2b47c:	ldmib	sp, {r8, r9, ip, pc}^
   2b480:			; <UNDEFINED> instruction: 0xf7ff2304
   2b484:	addlt	pc, r3, #15296	; 0x3bc0
   2b488:	blcs	ffefcca4 <npth_sleep@plt+0xffef6fbc>
   2b48c:	addshi	pc, r0, r0
   2b490:	stccs	8, cr9, [r0, #-32]	; 0xffffffe0
   2b494:	addshi	pc, r1, r0, asr #32
   2b498:			; <UNDEFINED> instruction: 0xe7986030
   2b49c:	strmi	r4, [r2], -r3, lsl #12
   2b4a0:	stmdals	r8, {r0, r6, r9, sl, lr}
   2b4a4:	stc	7, cr15, [r2], {218}	; 0xda
   2b4a8:	stmdacs	r0, {r0, r7, r9, sl, lr}
   2b4ac:	blls	21f5fc <npth_sleep@plt+0x219914>
   2b4b0:	strtmi	sl, [r2], -fp, lsl #18
   2b4b4:	adcmi	r4, r3, #24, 12	; 0x1800000
   2b4b8:	strtmi	fp, [r8], -r8, lsl #30
   2b4bc:	stc2	0, cr15, [ip, #12]!
   2b4c0:	stmdacs	r0, {r0, r7, r9, sl, lr}
   2b4c4:	addhi	pc, r8, r0
   2b4c8:	b	fe369438 <npth_sleep@plt+0xfe363750>
   2b4cc:	strmi	r4, [r2], -r9, lsr #12
   2b4d0:	ldrbtmi	r4, [r8], #-2148	; 0xfffff79c
   2b4d4:			; <UNDEFINED> instruction: 0xf902f7f8
   2b4d8:			; <UNDEFINED> instruction: 0xf7dae745
   2b4dc:			; <UNDEFINED> instruction: 0x4604e852
   2b4e0:	ldrteq	fp, [pc], -r8, lsr #2
   2b4e4:			; <UNDEFINED> instruction: 0xf007b280
   2b4e8:	b	11fd4e8 <npth_sleep@plt+0x11f7800>
   2b4ec:	strtmi	r0, [r0], -r0, lsl #8
   2b4f0:	b	1e69460 <npth_sleep@plt+0x1e63778>
   2b4f4:	ldmdami	ip, {r0, r9, sl, lr}^
   2b4f8:			; <UNDEFINED> instruction: 0xf7f84478
   2b4fc:	strbmi	pc, [r0], -pc, ror #17	; <UNPREDICTABLE>
   2b500:	stcl	7, cr15, [r0, #-868]	; 0xfffffc9c
   2b504:			; <UNDEFINED> instruction: 0xf7da9808
   2b508:	stmdals	r7, {r4, r5, r6, r7, r8, fp, sp, lr, pc}
   2b50c:	ldc	7, cr15, [sl, #-868]!	; 0xfffffc9c
   2b510:			; <UNDEFINED> instruction: 0xf7dae75d
   2b514:			; <UNDEFINED> instruction: 0x4604e836
   2b518:	ldrteq	fp, [pc], -r8, lsr #2
   2b51c:			; <UNDEFINED> instruction: 0xf007b280
   2b520:	b	11fd520 <npth_sleep@plt+0x11f7838>
   2b524:			; <UNDEFINED> instruction: 0xf7da0400
   2b528:	stmdavs	r0, {r1, r2, r3, r7, fp, sp, lr, pc}
   2b52c:	svc	0x0026f7d9
   2b530:	stmdami	lr, {r0, r9, sl, lr}^
   2b534:			; <UNDEFINED> instruction: 0xf7f84478
   2b538:			; <UNDEFINED> instruction: 0x4640f8d1
   2b53c:	stc	7, cr15, [r2, #-868]!	; 0xfffffc9c
   2b540:			; <UNDEFINED> instruction: 0xf7da9808
   2b544:			; <UNDEFINED> instruction: 0x4650e9d2
   2b548:	ldc	7, cr15, [ip, #-868]	; 0xfffffc9c
   2b54c:			; <UNDEFINED> instruction: 0xf7d99807
   2b550:			; <UNDEFINED> instruction: 0xe73ced1a
   2b554:	bcs	51d84 <npth_sleep@plt+0x4c09c>
   2b558:	svcge	0x0009f47f
   2b55c:			; <UNDEFINED> instruction: 0xf7d94650
   2b560:	stmdals	r7, {r1, r4, r8, sl, fp, sp, lr, pc}
   2b564:	stc	7, cr15, [lr, #-868]	; 0xfffffc9c
   2b568:			; <UNDEFINED> instruction: 0xf7d94640
   2b56c:	str	lr, [pc, -ip, lsl #26]
   2b570:	blcs	b89784 <npth_sleep@plt+0xb83a9c>
   2b574:	svcge	0x005ff47f
   2b578:			; <UNDEFINED> instruction: 0xf7da4628
   2b57c:	andls	lr, r7, r0, lsl #23
   2b580:	suble	r2, r6, r0, lsl #16
   2b584:			; <UNDEFINED> instruction: 0xf7d9217c
   2b588:	strmi	lr, [r1], r8, ror #31
   2b58c:	blmi	a95b8 <npth_sleep@plt+0xa38d0>
   2b590:	ldrbmi	lr, [r0], -r4, lsr #13
   2b594:	ldcl	7, cr15, [r6], #868	; 0x364
   2b598:			; <UNDEFINED> instruction: 0xf7d99807
   2b59c:			; <UNDEFINED> instruction: 0x4640ecf4
   2b5a0:	ldcl	7, cr15, [r0], #868	; 0x364
   2b5a4:	ldmdami	r2!, {r2, r3, r5, r8, r9, sl, sp, lr, pc}
   2b5a8:			; <UNDEFINED> instruction: 0xf7f84478
   2b5ac:	ldrbt	pc, [r5], pc, lsr #18	; <UNPREDICTABLE>
   2b5b0:	andvs	pc, r6, #192, 6
   2b5b4:	bcs	1515dc <npth_sleep@plt+0x14b8f4>
   2b5b8:	strtmi	sp, [ip], -r1
   2b5bc:	pushmi	{r0, r2, r3, r4, r5, r6, r7, r9, sl, sp, lr, pc}
   2b5c0:	strtmi	r4, [r2], -r3, lsr #12
   2b5c4:	strmi	lr, [r2], #-2509	; 0xfffff633
   2b5c8:	strls	r4, [r1], #-1145	; 0xfffffb87
   2b5cc:			; <UNDEFINED> instruction: 0xf7d99400
   2b5d0:	cmnlt	r8, r2, lsl #29
   2b5d4:	strbt	r4, [pc], ip, lsr #12
   2b5d8:	stmdbge	r9, {r0, r1, r2, r3, r4, r9, fp, ip, pc}
   2b5dc:	ldrbmi	r9, [r8], -r8, lsl #22
   2b5e0:	strbmi	r9, [r1], -r0, lsl #2
   2b5e4:	stc2	7, cr15, [r6], #1020	; 0x3fc
   2b5e8:	strmi	r9, [r1], sl, lsl #20
   2b5ec:			; <UNDEFINED> instruction: 0xf43f2a00
   2b5f0:	ldrt	sl, [ip], r3, asr #29
   2b5f4:	stmdblt	fp, {r0, r1, r2, r3, r4, r8, r9, fp, ip, pc}
   2b5f8:	strb	r9, [sp, -r8, lsl #16]
   2b5fc:	andcs	r4, r5, #491520	; 0x78000
   2b600:			; <UNDEFINED> instruction: 0xf7d94479
   2b604:			; <UNDEFINED> instruction: 0xf7f8ecf2
   2b608:	stmdals	r8, {r0, r1, r2, r4, r5, fp, ip, sp, lr, pc}
   2b60c:			; <UNDEFINED> instruction: 0xf7d9e744
   2b610:			; <UNDEFINED> instruction: 0xf7d9ecfe
   2b614:			; <UNDEFINED> instruction: 0x4604efb6
   2b618:	ldrteq	fp, [fp], -r8, lsr #2
   2b61c:			; <UNDEFINED> instruction: 0xf003b280
   2b620:	b	10fc620 <npth_sleep@plt+0x10f6938>
   2b624:	strbmi	r0, [r0], -r0, lsl #8
   2b628:	stc	7, cr15, [ip], #868	; 0x364
   2b62c:	svclt	0x0000e6c4
   2b630:	andeq	r3, r2, lr, lsr #15
   2b634:	muleq	r0, ip, r5
   2b638:	andeq	r5, r0, sl, ror ip
   2b63c:			; <UNDEFINED> instruction: 0x000117b2
   2b640:	andeq	lr, r0, ip, ror pc
   2b644:	muleq	r1, lr, r7
   2b648:	muleq	r1, r6, r7
   2b64c:	andeq	r6, r0, lr, asr #10
   2b650:	andeq	ip, r0, r8, lsl #17
   2b654:	andeq	r1, r1, ip, lsl #13
   2b658:	andeq	r3, r2, lr, lsr r6
   2b65c:	strdeq	r1, [r1], -r6
   2b660:	andeq	r1, r1, r2, lsr r6
   2b664:	andeq	r1, r1, lr, lsl #12
   2b668:	andeq	lr, r0, ip, ror sp
   2b66c:	muleq	r0, r4, r2
   2b670:	andeq	r1, r1, r8, ror r5
   2b674:	andeq	r1, r1, ip, ror r5
   2b678:	andeq	r1, r1, r8, asr r5
   2b67c:	svcmi	0x00f0e92d
   2b680:	ldcmi	6, cr4, [r0], {5}
   2b684:	ldmmi	r0, {r0, r2, r3, r7, ip, sp, pc}
   2b688:	ldrbtmi	r4, [ip], #-1672	; 0xfffff978
   2b68c:	blge	665e08 <npth_sleep@plt+0x660120>
   2b690:			; <UNDEFINED> instruction: 0x461f4616
   2b694:	strcs	r5, [r0], #-2080	; 0xfffff7e0
   2b698:	andls	r6, fp, r0, lsl #16
   2b69c:	andeq	pc, r0, pc, asr #32
   2b6a0:	stmdage	r4, {r2, r3, r5, sp, lr}
   2b6a4:			; <UNDEFINED> instruction: 0xf7d99405
   2b6a8:	strmi	lr, [r4], -r2, lsr #30
   2b6ac:	cmnle	fp, r0, lsl #16
   2b6b0:			; <UNDEFINED> instruction: 0xf92af7fa
   2b6b4:	strtmi	r4, [r2], -r3, lsr #12
   2b6b8:	strmi	r4, [r1], r1, lsl #12
   2b6bc:			; <UNDEFINED> instruction: 0xf7da9804
   2b6c0:	stmdacs	r0, {r1, r2, r4, r5, r6, r7, r9, fp, sp, lr, pc}
   2b6c4:	svccs	0x0000bf18
   2b6c8:	subsle	r4, sl, r3, lsl #12
   2b6cc:	ldmdavc	r3!, {r1, r2, r3, r8, ip, sp, pc}
   2b6d0:	andcs	fp, r4, fp, lsl r9
   2b6d4:			; <UNDEFINED> instruction: 0xf97cf7fa
   2b6d8:	blls	5bcef8 <npth_sleep@plt+0x5b7210>
   2b6dc:	cmnle	r3, r0, lsl #22
   2b6e0:	svceq	0x0000f1ba
   2b6e4:	bmi	1e9f700 <npth_sleep@plt+0x1e99a18>
   2b6e8:	movwcs	r4, #1624	; 0x658
   2b6ec:	ldrbtmi	r2, [sl], #-306	; 0xfffffece
   2b6f0:			; <UNDEFINED> instruction: 0xf7f947d0
   2b6f4:	tstcs	r0, pc, lsr pc	; <UNPREDICTABLE>
   2b6f8:			; <UNDEFINED> instruction: 0xf9bef7f4
   2b6fc:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
   2b700:	addhi	pc, fp, r0
   2b704:			; <UNDEFINED> instruction: 0xf7d92000
   2b708:	stmdacs	r0, {r3, r4, r6, r8, r9, fp, sp, lr, pc}
   2b70c:	bmi	1c5fcac <npth_sleep@plt+0x1c59fc4>
   2b710:	ldrbtmi	r4, [sl], #-2928	; 0xfffff490
   2b714:	andvc	lr, r9, sp, asr #19
   2b718:	stmib	sp, {r0, r1, r3, r4, r5, r6, sl, lr}^
   2b71c:			; <UNDEFINED> instruction: 0xf7f92307
   2b720:			; <UNDEFINED> instruction: 0xf8dfff29
   2b724:	ldrbtmi	sl, [sl], #436	; 0x1b4
   2b728:			; <UNDEFINED> instruction: 0x46014652
   2b72c:			; <UNDEFINED> instruction: 0xf7ffa806
   2b730:			; <UNDEFINED> instruction: 0x4603fbbb
   2b734:			; <UNDEFINED> instruction: 0xf0002800
   2b738:	bls	1cb95c <npth_sleep@plt+0x1c5c74>
   2b73c:			; <UNDEFINED> instruction: 0xf0002a00
   2b740:			; <UNDEFINED> instruction: 0x46108096
   2b744:			; <UNDEFINED> instruction: 0xf0049303
   2b748:	blls	129af4 <npth_sleep@plt+0x123e0c>
   2b74c:	andls	r2, r6, #0, 4
   2b750:	movwls	r4, #13880	; 0x3638
   2b754:	ldc	7, cr15, [r6], {217}	; 0xd9
   2b758:			; <UNDEFINED> instruction: 0xb1a39b03
   2b75c:			; <UNDEFINED> instruction: 0xf7da4618
   2b760:	strbmi	lr, [r9], -r2, asr #18
   2b764:	ldmdami	sp, {r1, r9, sl, lr}^
   2b768:			; <UNDEFINED> instruction: 0xf7f74478
   2b76c:	b	142b650 <npth_sleep@plt+0x1425968>
   2b770:	stmdals	r4, {r3, sl, sp, lr}
   2b774:	ldrbtmi	pc, [lr], #4	; <UNPREDICTABLE>
   2b778:	ldm	r6!, {r1, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2b77c:	ldrbeq	pc, [ip], #-68	; 0xffffffbc	; <UNPREDICTABLE>
   2b780:	stmdacs	r0, {r0, r2, sp, lr, pc}
   2b784:	blls	61fc98 <npth_sleep@plt+0x619fb0>
   2b788:	blls	159e5c <npth_sleep@plt+0x154174>
   2b78c:	bmi	1543840 <npth_sleep@plt+0x153db58>
   2b790:	ldrbtmi	r4, [sl], #-2893	; 0xfffff4b3
   2b794:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2b798:	subsmi	r9, sl, fp, lsl #22
   2b79c:	addshi	pc, r0, r0, asr #32
   2b7a0:	andlt	r4, sp, r0, lsr #12
   2b7a4:	svchi	0x00f0e8bd
   2b7a8:	ldmdb	ip, {r1, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2b7ac:	stmdami	sp, {r0, r9, sl, lr}^
   2b7b0:			; <UNDEFINED> instruction: 0xf7f74478
   2b7b4:			; <UNDEFINED> instruction: 0xe7eaff93
   2b7b8:	blcs	523d4 <npth_sleep@plt+0x4c6ec>
   2b7bc:	stmdami	sl, {r0, r2, r5, r6, r7, r8, ip, lr, pc}^
   2b7c0:			; <UNDEFINED> instruction: 0xf7f84478
   2b7c4:	strb	pc, [r0, r3, lsr #16]!	; <UNPREDICTABLE>
   2b7c8:	andcs	r4, r5, #72, 18	; 0x120000
   2b7cc:	ldrbtmi	r2, [r9], #-0
   2b7d0:	stc	7, cr15, [sl], {217}	; 0xd9
   2b7d4:			; <UNDEFINED> instruction: 0xf7f74631
   2b7d8:	str	pc, [r1, pc, asr #30]
   2b7dc:	mrc	7, 6, APSR_nzcv, cr0, cr9, {6}
   2b7e0:	teqlt	r0, r4, lsl #12
   2b7e4:	stmdavs	r8, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}
   2b7e8:			; <UNDEFINED> instruction: 0xf008b284
   2b7ec:	b	123dbec <npth_sleep@plt+0x1237f04>
   2b7f0:			; <UNDEFINED> instruction: 0xf7d90404
   2b7f4:	stmdavs	r0, {r3, r5, r8, r9, sl, fp, sp, lr, pc}
   2b7f8:	stcl	7, cr15, [r0, #868]	; 0x364
   2b7fc:	ldmdami	ip!, {r0, r9, sl, lr}
   2b800:			; <UNDEFINED> instruction: 0xf7f74478
   2b804:	stmdals	r4, {r0, r1, r3, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   2b808:	stmda	lr!, {r1, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2b80c:	addlt	lr, r1, #50069504	; 0x2fc0000
   2b810:	andne	pc, r3, #64, 4
   2b814:			; <UNDEFINED> instruction: 0xd1a14291
   2b818:			; <UNDEFINED> instruction: 0xf7d9e7a9
   2b81c:			; <UNDEFINED> instruction: 0x4604eeb2
   2b820:	b	1417ce8 <npth_sleep@plt+0x1412000>
   2b824:	addlt	r6, r4, #8, 16	; 0x80000
   2b828:	ldmmi	lr!, {r3, ip, sp, lr, pc}^
   2b82c:	streq	lr, [r4], #-2632	; 0xfffff5b8
   2b830:			; <UNDEFINED> instruction: 0xf7da4620
   2b834:			; <UNDEFINED> instruction: 0x4601e8d8
   2b838:	ldrbtmi	r4, [r8], #-2094	; 0xfffff7d2
   2b83c:			; <UNDEFINED> instruction: 0xff4ef7f7
   2b840:			; <UNDEFINED> instruction: 0xf7da9804
   2b844:	sbfx	lr, r2, #16, #3
   2b848:	andls	r4, r3, r2, lsl #12
   2b84c:	stmdals	r4, {r0, r3, r6, r9, sl, lr}
   2b850:	b	b697c0 <npth_sleep@plt+0xb63ad8>
   2b854:	strmi	r9, [r3], r3, lsl #22
   2b858:	stmdals	r6, {r3, r4, r5, r6, r8, fp, ip, sp, pc}
   2b85c:			; <UNDEFINED> instruction: 0xf004b1f0
   2b860:			; <UNDEFINED> instruction: 0x4638f85d
   2b864:	andslt	pc, r8, sp, asr #17
   2b868:	bl	fe3697d4 <npth_sleep@plt+0xfe363aec>
   2b86c:	ldrtmi	lr, [r8], -fp, lsl #15
   2b870:			; <UNDEFINED> instruction: 0xf7d99303
   2b874:	blls	12669c <npth_sleep@plt+0x1209b4>
   2b878:	stmdbge	r7, {r4, r5, r6, r8, r9, sl, sp, lr, pc}
   2b87c:			; <UNDEFINED> instruction: 0x4630461a
   2b880:	blx	ff2e7896 <npth_sleep@plt+0xff2e1bae>
   2b884:	cmnlt	r8, r3
   2b888:	stmia	ip!, {r1, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2b88c:			; <UNDEFINED> instruction: 0x46024631
   2b890:	ldrbtmi	r4, [r8], #-2073	; 0xfffff7e7
   2b894:			; <UNDEFINED> instruction: 0xff22f7f7
   2b898:	strb	r9, [lr, -r3, lsl #22]
   2b89c:			; <UNDEFINED> instruction: 0xf7d94638
   2b8a0:			; <UNDEFINED> instruction: 0xe770eb72
   2b8a4:	stmdbge	r5, {r2, r8, r9, fp, ip, pc}
   2b8a8:			; <UNDEFINED> instruction: 0x46509a16
   2b8ac:	strbmi	r9, [r9], -r0, lsl #2
   2b8b0:	blx	10698b6 <npth_sleep@plt+0x1063bce>
   2b8b4:	strmi	r9, [r3], -r6, lsl #20
   2b8b8:			; <UNDEFINED> instruction: 0xf43f2a00
   2b8bc:	strb	sl, [r0, -r9, asr #30]
   2b8c0:	bl	fe96982c <npth_sleep@plt+0xfe963b44>
   2b8c4:	andeq	r3, r2, r6, lsl #7
   2b8c8:	muleq	r0, ip, r5
   2b8cc:			; <UNDEFINED> instruction: 0x000114ba
   2b8d0:	andeq	r1, r1, r2, asr #7
   2b8d4:	andeq	lr, r0, ip, ror fp
   2b8d8:	andeq	r1, r1, sl, asr #5
   2b8dc:	andeq	r1, r1, r0, lsl #9
   2b8e0:	andeq	r3, r2, lr, ror r2
   2b8e4:	andeq	r1, r1, r4, lsr #5
   2b8e8:	andeq	r1, r1, r0, asr r4
   2b8ec:			; <UNDEFINED> instruction: 0x000113b6
   2b8f0:	andeq	fp, r0, r8, asr #31
   2b8f4:	andeq	lr, r0, sl, lsr sl
   2b8f8:	andeq	r1, r1, lr, lsr #6
   2b8fc:	mvnsmi	lr, sp, lsr #18
   2b900:	bmi	9fd164 <npth_sleep@plt+0x9f747c>
   2b904:	blmi	a17b34 <npth_sleep@plt+0xa11e4c>
   2b908:	ldrbtmi	sl, [sl], #-3589	; 0xfffff1fb
   2b90c:	strmi	r4, [r4], -sp, lsl #12
   2b910:	ldmpl	r3, {r6, r8, sp}^
   2b914:			; <UNDEFINED> instruction: 0xf8df4630
   2b918:	ldmdavs	fp, {r4, r7, pc}
   2b91c:			; <UNDEFINED> instruction: 0xf04f9309
   2b920:			; <UNDEFINED> instruction: 0xf7fc0300
   2b924:	stccs	13, cr15, [r2, #-508]	; 0xfffffe04
   2b928:	ldrshtle	r4, [r3], -r8
   2b92c:	ldrbtmi	r4, [r9], #-2335	; 0xfffff6e1
   2b930:			; <UNDEFINED> instruction: 0x46204a1f
   2b934:	strcs	r4, [r0], #-1587	; 0xfffff9cd
   2b938:	andcs	pc, r2, r8, asr r8	; <UNPREDICTABLE>
   2b93c:	strmi	lr, [r2], #-2509	; 0xfffff633
   2b940:	strmi	lr, [r0], #-2509	; 0xfffff633
   2b944:	stcl	7, cr15, [r6], {217}	; 0xd9
   2b948:	orrslt	r4, r0, r5, lsl #12
   2b94c:	ldrtmi	r4, [r0], -r1, lsr #12
   2b950:	mcr2	7, 1, pc, cr8, cr12, {7}	; <UNPREDICTABLE>
   2b954:	bl	5e98c0 <npth_sleep@plt+0x5e3bd8>
   2b958:	bmi	5c3a50 <npth_sleep@plt+0x5bdd68>
   2b95c:	ldrbtmi	r4, [sl], #-2833	; 0xfffff4ef
   2b960:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2b964:	subsmi	r9, sl, r9, lsl #22
   2b968:			; <UNDEFINED> instruction: 0x4628d117
   2b96c:	pop	{r1, r3, ip, sp, pc}
   2b970:	ldmdbmi	r1, {r4, r5, r6, r7, r8, pc}
   2b974:	ldrtmi	r2, [r0], -r1, lsl #4
   2b978:			; <UNDEFINED> instruction: 0xf7fc4479
   2b97c:	strtmi	pc, [r9], -r7, lsl #27
   2b980:			; <UNDEFINED> instruction: 0xf7fc4630
   2b984:	eorsvs	pc, r8, pc, lsl #28
   2b988:	mvnle	r2, r0, lsl #16
   2b98c:	ldcl	7, cr15, [r8, #868]!	; 0x364
   2b990:	strb	fp, [r2, r5, lsl #5]!
   2b994:	ldrbtmi	r4, [r9], #-2313	; 0xfffff6f7
   2b998:			; <UNDEFINED> instruction: 0xf7d9e7ca
   2b99c:	svclt	0x0000eb38
   2b9a0:	andeq	r3, r2, r6, lsl #2
   2b9a4:	muleq	r0, ip, r5
   2b9a8:	andeq	r3, r2, r8, ror #1
   2b9ac:	andeq	r1, r1, lr, lsl #6
   2b9b0:	ldrdeq	r0, [r0], -r4
   2b9b4:	strheq	r3, [r2], -r2
   2b9b8:	andeq	sl, r0, r0, lsr #31
   2b9bc:	andeq	r1, r1, r2, lsr #5
   2b9c0:			; <UNDEFINED> instruction: 0x4614b530
   2b9c4:	ldrsbtgt	pc, [r4], #-143	; 0xffffff71	; <UNPREDICTABLE>
   2b9c8:			; <UNDEFINED> instruction: 0x4603461a
   2b9cc:	strtmi	r4, [r1], -sp, lsl #12
   2b9d0:	blmi	6fd248 <npth_sleep@plt+0x6f7560>
   2b9d4:	strdlt	r4, [r3], ip
   2b9d8:	andcc	pc, r3, ip, asr r8	; <UNPREDICTABLE>
   2b9dc:	ldmdavs	fp, {r3, r5, r6, r9, sl, lr}
   2b9e0:			; <UNDEFINED> instruction: 0xf04f9301
   2b9e4:			; <UNDEFINED> instruction: 0xf7d90300
   2b9e8:	blmi	5e73e0 <npth_sleep@plt+0x5e16f8>
   2b9ec:	stmdacs	r0, {r0, r1, r3, r4, r5, r6, sl, lr}
   2b9f0:			; <UNDEFINED> instruction: 0x4620db13
   2b9f4:	strtmi	r9, [r9], -r0, lsl #20
   2b9f8:	b	fe669964 <npth_sleep@plt+0xfe663c7c>
   2b9fc:	stmdals	r0, {r2, r9, sl, lr}
   2ba00:	b	ff06996c <npth_sleep@plt+0xff063c84>
   2ba04:	blmi	3be24c <npth_sleep@plt+0x3b8564>
   2ba08:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2ba0c:	blls	85a7c <npth_sleep@plt+0x7fd94>
   2ba10:	tstle	r0, sl, asr r0
   2ba14:	andlt	r4, r3, r0, lsr #12
   2ba18:	bmi	35aee0 <npth_sleep@plt+0x3551f8>
   2ba1c:	ldmdavs	sp, {r0, r1, r3, r4, r7, fp, ip, lr}
   2ba20:	stc	7, cr15, [lr, #868]!	; 0x364
   2ba24:	stmdacs	r0, {r2, r9, sl, lr}
   2ba28:	strteq	sp, [sp], -ip, ror #1
   2ba2c:			; <UNDEFINED> instruction: 0xf005b284
   2ba30:	movwmi	r4, #16638	; 0x40fe
   2ba34:			; <UNDEFINED> instruction: 0xf7d9e7e6
   2ba38:	svclt	0x0000eaea
   2ba3c:	andeq	r3, r2, ip, lsr r0
   2ba40:	muleq	r0, ip, r5
   2ba44:	andeq	r3, r2, r4, lsr #32
   2ba48:	andeq	r3, r2, r8
   2ba4c:	ldrdeq	r0, [r0], -r8
   2ba50:	ldrdgt	pc, [r0], #-143	; 0xffffff71
   2ba54:	ldrbtmi	fp, [ip], #1036	; 0x40c
   2ba58:	strlt	r4, [r0, #-2575]	; 0xfffff5f1
   2ba5c:			; <UNDEFINED> instruction: 0xf85cb083
   2ba60:	blge	133a70 <npth_sleep@plt+0x12dd88>
   2ba64:	andls	r6, r1, #1179648	; 0x120000
   2ba68:	andeq	pc, r0, #79	; 0x4f
   2ba6c:	blcs	169bc0 <npth_sleep@plt+0x163ed8>
   2ba70:			; <UNDEFINED> instruction: 0xf7ff9300
   2ba74:	bmi	2ab910 <npth_sleep@plt+0x2a5c28>
   2ba78:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
   2ba7c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2ba80:	subsmi	r9, sl, r1, lsl #22
   2ba84:	andlt	sp, r3, r4, lsl #2
   2ba88:	bl	169c04 <npth_sleep@plt+0x163f1c>
   2ba8c:	ldrbmi	fp, [r0, -r2]!
   2ba90:	b	fef699fc <npth_sleep@plt+0xfef63d14>
   2ba94:			; <UNDEFINED> instruction: 0x00022fba
   2ba98:	muleq	r0, ip, r5
   2ba9c:	muleq	r2, r6, pc	; <UNPREDICTABLE>
   2baa0:	svcmi	0x00f0e92d
   2baa4:	bmi	e3d4f0 <npth_sleep@plt+0xe37808>
   2baa8:	cfldr64vc	mvdx15, [r3, #-692]!	; 0xfffffd4c
   2baac:	ldrbtmi	r4, [sl], #-2871	; 0xfffff4c9
   2bab0:	blvs	169c1c <npth_sleep@plt+0x163f34>
   2bab4:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   2bab8:			; <UNDEFINED> instruction: 0xf04f93f1
   2babc:	blge	ec6c4 <npth_sleep@plt+0xe69dc>
   2bac0:	cdpcs	3, 0, cr9, cr0, cr1, {0}
   2bac4:	strcs	sp, [r0, #-67]	; 0xffffffbd
   2bac8:	lfmcc	f7, 1, [r2], #256	; 0x100
   2bacc:	cdpeq	0, 5, cr15, cr12, cr15, {2}
   2bad0:	beq	1ce7c14 <npth_sleep@plt+0x1ce1f2c>
   2bad4:	stmdaeq	lr!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^
   2bad8:	bleq	867c1c <npth_sleep@plt+0x861f34>
   2badc:	ldmdavc	r2!, {r0, r2, r5, r6, r8, sl, lr}
   2bae0:	strcs	fp, [r0], #-3980	; 0xfffff074
   2bae4:	bcs	34af0 <npth_sleep@plt+0x2ee08>
   2bae8:	qadd16mi	fp, r7, r4
   2baec:	stmiblt	r7, {r8, r9, sl, sp}^
   2baf0:	bcs	3a3bf0 <npth_sleep@plt+0x39df08>
   2baf4:			; <UNDEFINED> instruction: 0xf803bf13
   2baf8:	strcc	r2, [r2, #-2817]	; 0xfffff4ff
   2bafc:			; <UNDEFINED> instruction: 0x4625461a
   2bb00:			; <UNDEFINED> instruction: 0xf802bf02
   2bb04:			; <UNDEFINED> instruction: 0xf883eb02
   2bb08:	ldrmi	sl, [r3], -r1
   2bb0c:			; <UNDEFINED> instruction: 0xf8164565
   2bb10:	svclt	0x008c2f01
   2bb14:	strcs	r2, [r1], #-1024	; 0xfffffc00
   2bb18:	svclt	0x00142a00
   2bb1c:	strcs	r4, [r0, -r7, lsr #12]
   2bb20:	bcs	2d80a4 <npth_sleep@plt+0x2d23bc>
   2bb24:	streq	pc, [r1], #-261	; 0xfffffefb
   2bb28:	ldrmi	sp, [sl], -r3, ror #3
   2bb2c:			; <UNDEFINED> instruction: 0xf8023502
   2bb30:			; <UNDEFINED> instruction: 0xf883eb02
   2bb34:	ldrmi	r8, [r3], -r1
   2bb38:			; <UNDEFINED> instruction: 0xf859e7e8
   2bb3c:	vmlacs.f64	d6, d0, d4
   2bb40:	strcs	fp, [r0], #-3848	; 0xfffff0f8
   2bb44:	strcc	fp, [r1, #-284]	; 0xfffffee4
   2bb48:	bllt	a9b5c <npth_sleep@plt+0xa3e74>
   2bb4c:	bls	a5a6c <npth_sleep@plt+0x9fd84>
   2bb50:	andsvc	r2, ip, r0, lsl #8
   2bb54:	stmib	sl!, {r0, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2bb58:	blmi	33e394 <npth_sleep@plt+0x3386ac>
   2bb5c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2bb60:	blls	ffc85bd0 <npth_sleep@plt+0xffc7fee8>
   2bb64:	qaddle	r4, sl, sp
   2bb68:	cfldr64vc	mvdx15, [r3, #-52]!	; 0xffffffcc
   2bb6c:	svchi	0x00f0e8bd
   2bb70:	blvs	169cdc <npth_sleep@plt+0x163ff4>
   2bb74:	svclt	0x00082e00
   2bb78:	cfstrscs	mvf2, [r0], {-0}
   2bb7c:	stccs	0, cr13, [r0, #-924]	; 0xfffffc64
   2bb80:	strb	sp, [r0, ip, lsr #1]!
   2bb84:	b	10e9af0 <npth_sleep@plt+0x10e3e08>
   2bb88:	andeq	r2, r2, r2, ror #30
   2bb8c:	muleq	r0, ip, r5
   2bb90:			; <UNDEFINED> instruction: 0x00022eb4
   2bb94:	stmdbmi	pc, {r1, r2, r3, sl, ip, sp, pc}	; <UNPREDICTABLE>
   2bb98:	addlt	fp, r2, r0, lsl #10
   2bb9c:	bge	fe7dc <npth_sleep@plt+0xf8af4>
   2bba0:	stmiapl	fp, {r0, r3, r4, r5, r6, sl, lr}^
   2bba4:	blne	169cf4 <npth_sleep@plt+0x16400c>
   2bba8:	movwls	r6, #6171	; 0x181b
   2bbac:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   2bbb0:			; <UNDEFINED> instruction: 0xf7ff9200
   2bbb4:	bmi	2ab990 <npth_sleep@plt+0x2a5ca8>
   2bbb8:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
   2bbbc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2bbc0:	subsmi	r9, sl, r1, lsl #22
   2bbc4:	andlt	sp, r2, r4, lsl #2
   2bbc8:	bl	169d44 <npth_sleep@plt+0x16405c>
   2bbcc:	ldrbmi	fp, [r0, -r3]!
   2bbd0:	b	769b3c <npth_sleep@plt+0x763e54>
   2bbd4:	andeq	r2, r2, r0, ror lr
   2bbd8:	muleq	r0, ip, r5
   2bbdc:	andeq	r2, r2, r6, asr lr
   2bbe0:	andcs	r4, r1, #2048	; 0x800
   2bbe4:	andsvs	r4, sl, fp, ror r4
   2bbe8:	svclt	0x00004770
   2bbec:	andeq	r3, r2, ip, lsr sp
   2bbf0:			; <UNDEFINED> instruction: 0x460db570
   2bbf4:	sbclt	r4, r8, r4, lsl r9
   2bbf8:			; <UNDEFINED> instruction: 0x46044b14
   2bbfc:	stmiapl	fp, {r0, r3, r4, r5, r6, sl, lr}^
   2bc00:	movtls	r6, #30747	; 0x781b
   2bc04:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   2bc08:	mcrge	1, 0, fp, cr1, cr10, {1}
   2bc0c:	ldrtmi	r2, [r2], -r0, lsl #2
   2bc10:	b	fee69b7c <npth_sleep@plt+0xfee63e94>
   2bc14:	blcs	85ce8 <npth_sleep@plt+0x80000>
   2bc18:	stmdage	r5!, {r0, r3, ip, lr, pc}
   2bc1c:			; <UNDEFINED> instruction: 0xf7d99524
   2bc20:	andcs	lr, r0, #76, 28	; 0x4c0
   2bc24:	strtmi	sl, [r0], -r4, lsr #18
   2bc28:			; <UNDEFINED> instruction: 0xf7d99245
   2bc2c:	bmi	2666e4 <npth_sleep@plt+0x2609fc>
   2bc30:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
   2bc34:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2bc38:	subsmi	r9, sl, r7, asr #22
   2bc3c:	sublt	sp, r8, r1, lsl #2
   2bc40:			; <UNDEFINED> instruction: 0xf7d9bd70
   2bc44:	svclt	0x0000e9e4
   2bc48:	andeq	r2, r2, r4, lsl lr
   2bc4c:	muleq	r0, ip, r5
   2bc50:	ldrdeq	r2, [r2], -lr
   2bc54:	push	{r1, r2, r3, r6, r8, r9, fp, lr}
   2bc58:	ldrbtmi	r4, [fp], #-4080	; 0xfffff010
   2bc5c:	addlt	r4, r3, sp, asr #28
   2bc60:			; <UNDEFINED> instruction: 0x4605685b
   2bc64:	blcs	3ce64 <npth_sleep@plt+0x3717c>
   2bc68:	addhi	pc, r7, r0, asr #32
   2bc6c:	tstcs	r1, sl, asr #22
   2bc70:	ldmvs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
   2bc74:	qaddlt	r6, r9, r2
   2bc78:	stmdbmi	r8, {r4, r7, r8, r9, sl, lr}^
   2bc7c:	andcs	r2, r2, r1, lsl #4
   2bc80:			; <UNDEFINED> instruction: 0xf7d94479
   2bc84:	andcs	lr, r0, sl, ror #26
   2bc88:	ldc2	7, cr15, [r0], #-988	; 0xfffffc24
   2bc8c:	teqlt	r0, r4, lsl #12
   2bc90:	ldc	7, cr15, [lr], #-868	; 0xfffffc9c
   2bc94:	strmi	r4, [r2], -r1, lsr #12
   2bc98:			; <UNDEFINED> instruction: 0xf7d92002
   2bc9c:	stmdbmi	r0, {r1, r2, r3, r4, r6, r8, sl, fp, sp, lr, pc}^
   2bca0:	andcs	r2, r2, r9, lsl #4
   2bca4:			; <UNDEFINED> instruction: 0xf7d94479
   2bca8:	stclcs	13, cr14, [r0, #-352]	; 0xfffffea0
   2bcac:	blmi	fa1de4 <npth_sleep@plt+0xf9c0fc>
   2bcb0:			; <UNDEFINED> instruction: 0xf85358f3
   2bcb4:	stmdbcs	r0, {r0, r2, r5, ip}
   2bcb8:	blmi	f20248 <npth_sleep@plt+0xf1a560>
   2bcbc:	ldrvc	pc, [r0], #-578	; 0xfffffdbe
   2bcc0:	ldrdge	pc, [r8], #143	; 0x8f	; <UNPREDICTABLE>
   2bcc4:	adcsmi	r4, r4, #48234496	; 0x2e00000
   2bcc8:	vqshl.s8	q10, <illegal reg q13.5>, q3
   2bccc:	strmi	r6, [pc], -r7, ror #18
   2bcd0:	ldrbtmi	r9, [sl], #769	; 0x301
   2bcd4:	stmdbvs	r6!, {r1, r2, r6, r7, r9, ip, sp, lr, pc}^
   2bcd8:	movweq	pc, #4103	; 0x1007	; <UNPREDICTABLE>
   2bcdc:	stmdaeq	r5, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   2bce0:	stccs	13, cr13, [r1], {34}	; 0x22
   2bce4:			; <UNDEFINED> instruction: 0xf043bf08
   2bce8:	strtmi	r0, [r1], -r1, lsl #6
   2bcec:	blcs	3d5b4 <npth_sleep@plt+0x378cc>
   2bcf0:			; <UNDEFINED> instruction: 0xf004d041
   2bcf4:	andcs	pc, r1, #1936	; 0x790
   2bcf8:			; <UNDEFINED> instruction: 0x46034651
   2bcfc:	ldmdblt	r3!, {r1, sp}
   2bd00:	stc	7, cr15, [sl, #-868]!	; 0xfffffc9c
   2bd04:			; <UNDEFINED> instruction: 0x46214630
   2bd08:			; <UNDEFINED> instruction: 0xffb8f004
   2bd0c:	blx	fe27d54e <npth_sleep@plt+0xfe277866>
   2bd10:			; <UNDEFINED> instruction: 0xf1b82304
   2bd14:	b	13edd20 <npth_sleep@plt+0x13e8038>
   2bd18:	bl	ff1490b0 <npth_sleep@plt+0xff1433c8>
   2bd1c:	andsle	r0, r9, r3, lsr #9
   2bd20:			; <UNDEFINED> instruction: 0xf00742b4
   2bd24:	ldclle	3, cr0, [ip], {1}
   2bd28:	ldrtmi	r4, [r0], -r1, lsr #12
   2bd2c:	cdp2	0, 5, cr15, cr12, cr4, {0}
   2bd30:	andcs	r9, r1, #1024	; 0x400
   2bd34:	pkhbtmi	r1, r3, r9, lsl #16
   2bd38:			; <UNDEFINED> instruction: 0xf7d92002
   2bd3c:			; <UNDEFINED> instruction: 0xf1bbed0e
   2bd40:	svclt	0x00180f00
   2bd44:	ldrb	r2, [sp, r1, lsl #14]
   2bd48:	andcs	r4, r1, #409600	; 0x64000
   2bd4c:	andcs	r4, r2, r9, ror r4
   2bd50:	stc	7, cr15, [r2, #-868]	; 0xfffffc9c
   2bd54:	andscs	r4, r4, #376832	; 0x5c000
   2bd58:	ldrbtmi	r2, [r9], #-2
   2bd5c:	ldcl	7, cr15, [ip], #868	; 0x364
   2bd60:	strtmi	r2, [r8], -r0, lsl #4
   2bd64:			; <UNDEFINED> instruction: 0xf7ff4611
   2bd68:	strtmi	pc, [r8], -r3, asr #30
   2bd6c:	pop	{r0, r1, ip, sp, pc}
   2bd70:			; <UNDEFINED> instruction: 0xf7d84ff0
   2bd74:	ldrmi	fp, [pc], -r9, asr #30
   2bd78:			; <UNDEFINED> instruction: 0xf7d8e7c9
   2bd7c:	ldrb	lr, [r5, -r8, asr #30]!
   2bd80:	tstls	r1, r8, lsl #12
   2bd84:	bl	ff169cf0 <npth_sleep@plt+0xff164008>
   2bd88:	strmi	r9, [r2], -r1, lsl #18
   2bd8c:	svclt	0x0000e7df
   2bd90:	andeq	r3, r2, r6, asr #25
   2bd94:	andeq	r2, r2, ip, lsr #27
   2bd98:			; <UNDEFINED> instruction: 0x00023cb0
   2bd9c:	andeq	r0, r1, r0, ror r3
   2bda0:	andeq	r0, r1, r8, lsr #31
   2bda4:	andeq	r0, r0, r8, lsr #11
   2bda8:	muleq	r1, r0, pc	; <UNPREDICTABLE>
   2bdac:	andeq	r0, r1, r6, lsl #31
   2bdb0:	andeq	fp, r0, r8, asr ip
   2bdb4:	andeq	r0, r1, sl, lsl #30
   2bdb8:	addlt	fp, r2, r0, ror r5
   2bdbc:	blmi	71ab64 <npth_sleep@plt+0x714e7c>
   2bdc0:	cfmsub32mi	mvax0, mvfx4, mvfx11, mvfx4
   2bdc4:	ldrbtmi	r4, [fp], #-1549	; 0xfffff9f3
   2bdc8:	ldrbtmi	r2, [lr], #-513	; 0xfffffdff
   2bdcc:	ldrmi	r2, [r9], -r2
   2bdd0:	adcsvs	r9, r5, r1, lsl #6
   2bdd4:			; <UNDEFINED> instruction: 0xff0cf7ff
   2bdd8:	stmdbls	r1, {r0, r9, sp}
   2bddc:			; <UNDEFINED> instruction: 0xf7ff4610
   2bde0:	stmdbls	r1, {r0, r1, r2, r8, r9, sl, fp, ip, sp, lr, pc}
   2bde4:	andcs	r2, pc, r1, lsl #4
   2bde8:			; <UNDEFINED> instruction: 0xff02f7ff
   2bdec:	andcs	r9, r1, #16384	; 0x4000
   2bdf0:			; <UNDEFINED> instruction: 0xf7ff2003
   2bdf4:	stmdbls	r1, {r0, r2, r3, r4, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}
   2bdf8:	andcs	r2, fp, r1, lsl #4
   2bdfc:	mrc2	7, 7, pc, cr8, cr15, {7}
   2be00:	strtmi	r4, [r2], -ip, lsl #18
   2be04:	ldrbtmi	r2, [r9], #-10
   2be08:	mrc2	7, 7, pc, cr2, cr15, {7}
   2be0c:	tstcs	r1, r2, lsr #12
   2be10:	andlt	r2, r2, sp
   2be14:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   2be18:	blmi	2259c8 <npth_sleep@plt+0x21fce0>
   2be1c:	stmdbmi	r7, {r0, r3, r5, r7, r9, sp}
   2be20:	ldrbtmi	r4, [fp], #-2055	; 0xfffff7f9
   2be24:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   2be28:	svc	0x0058f7d9
   2be2c:			; <UNDEFINED> instruction: 0xfffffe8b
   2be30:	andeq	r3, r2, r6, asr fp
   2be34:			; <UNDEFINED> instruction: 0xfffffdd7
   2be38:			; <UNDEFINED> instruction: 0x00010eb6
   2be3c:	andeq	r0, r1, r8, asr lr
   2be40:	andeq	r0, r1, lr, ror #28
   2be44:	adclt	fp, r5, r0, lsr r5
   2be48:	bmi	57eea0 <npth_sleep@plt+0x5791b8>
   2be4c:	ldrbtmi	r4, [ip], #-2837	; 0xfffff4eb
   2be50:	stmiavs	r5!, {r1, r3, r4, r5, r6, sl, lr}^
   2be54:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   2be58:			; <UNDEFINED> instruction: 0xf04f9323
   2be5c:	ldmiblt	r5!, {r8, r9}
   2be60:	tstls	r1, r3, lsl #18
   2be64:			; <UNDEFINED> instruction: 0xf7d94608
   2be68:			; <UNDEFINED> instruction: 0xf104ebce
   2be6c:	stmdbls	r1, {r4, r9}
   2be70:			; <UNDEFINED> instruction: 0xf7d84628
   2be74:	bmi	367d4c <npth_sleep@plt+0x362064>
   2be78:	rscvs	r2, r3, r1, lsl #6
   2be7c:	ldrbtmi	r4, [sl], #-2825	; 0xfffff4f7
   2be80:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2be84:	subsmi	r9, sl, r3, lsr #22
   2be88:	eorlt	sp, r5, r5, lsl #2
   2be8c:	stmdami	r7, {r4, r5, r8, sl, fp, ip, sp, pc}
   2be90:			; <UNDEFINED> instruction: 0xf7f74478
   2be94:	pld	[r9, r9	; <illegal shifter operand>]
   2be98:	svclt	0x0000e8ba
   2be9c:	ldrdeq	r3, [r2], -r2
   2bea0:	andeq	r2, r2, r0, asr #23
   2bea4:	muleq	r0, ip, r5
   2bea8:	muleq	r2, r2, fp
   2beac:	andeq	r0, r1, ip, lsl #28
   2beb0:	cfstr32mi	mvfx11, [r8], {16}
   2beb4:	stmiavs	r3!, {r2, r3, r4, r5, r6, sl, lr}^
   2beb8:			; <UNDEFINED> instruction: 0xf104b143
   2bebc:	andcs	r0, r0, #16, 2
   2bec0:			; <UNDEFINED> instruction: 0xf7d82002
   2bec4:	movwcs	lr, #3980	; 0xf8c
   2bec8:	ldclt	0, cr6, [r0, #-908]	; 0xfffffc74
   2becc:	ldrbtmi	r4, [r8], #-2050	; 0xfffff7fe
   2bed0:	ldc2l	7, cr15, [sl], #-988	; 0xfffffc24
   2bed4:	andeq	r3, r2, ip, ror #20
   2bed8:	andeq	r0, r1, lr, ror #27
   2bedc:	svcmi	0x00f0e92d
   2bee0:	strmi	fp, [r9], r7, lsl #1
   2bee4:	andls	r4, r3, r7, lsl r6
   2bee8:	blcs	50b04 <npth_sleep@plt+0x4ae1c>
   2beec:	stmdals	r5, {r2, r3, r4, r5, r6, ip, lr, pc}
   2bef0:	bl	3e9e5c <npth_sleep@plt+0x3e4174>
   2bef4:			; <UNDEFINED> instruction: 0xf8d39b03
   2bef8:	andls	r8, r4, r4
   2befc:	svceq	0x0000f1b8
   2bf00:	ldmvs	lr, {r0, r1, r2, r5, r6, ip, lr, pc}
   2bf04:			; <UNDEFINED> instruction: 0xf04f2400
   2bf08:	movwls	r3, #9215	; 0x23ff
   2bf0c:	and	r3, lr, r4, lsl #28
   2bf10:			; <UNDEFINED> instruction: 0xf7d94650
   2bf14:	strmi	lr, [r3], r0, lsl #29
   2bf18:			; <UNDEFINED> instruction: 0xf1bb4650
   2bf1c:	tstle	r3, r0, lsl #30
   2bf20:	b	ffde9e8c <npth_sleep@plt+0xffde41a4>
   2bf24:	ldrhtle	r4, [sp], -r8
   2bf28:	strmi	r3, [r0, #1025]!	; 0x401
   2bf2c:			; <UNDEFINED> instruction: 0xf856d00d
   2bf30:	adceq	r5, r3, r4, lsl #30
   2bf34:			; <UNDEFINED> instruction: 0x4649463a
   2bf38:	beq	268354 <npth_sleep@plt+0x26266c>
   2bf3c:	stccs	3, cr9, [r0, #-4]
   2bf40:	strls	sp, [r2], #-486	; 0xfffffe1a
   2bf44:	strmi	r3, [r0, #1025]!	; 0x401
   2bf48:	blls	e0714 <npth_sleep@plt+0xdaa2c>
   2bf4c:	suble	r3, r0, r1, lsl #6
   2bf50:			; <UNDEFINED> instruction: 0xf1079b04
   2bf54:	ldrmi	r0, [r8], #-13
   2bf58:	mrc	7, 3, APSR_nzcv, cr2, cr8, {6}
   2bf5c:	stmdacs	r0, {r0, r2, r9, sl, lr}
   2bf60:	bls	4600f8 <npth_sleep@plt+0x45a410>
   2bf64:	movweq	pc, #33024	; 0x8100	; <UNPREDICTABLE>
   2bf68:	strcs	r4, [r0], #-1609	; 0xfffff9b7
   2bf6c:	ldrtmi	r6, [sl], -r2, asr #32
   2bf70:			; <UNDEFINED> instruction: 0xf7d84618
   2bf74:	stmdbls	r5, {r2, r5, r7, r8, r9, sl, fp, sp, lr, pc}
   2bf78:	ldclne	6, cr4, [r8], #-12
   2bf7c:	ldrmi	r4, [r8], #-1071	; 0xfffffbd1
   2bf80:	eorvs	r7, r8, ip, lsr r2
   2bf84:	ldmdb	r8, {r0, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2bf88:	svcls	0x00029e03
   2bf8c:			; <UNDEFINED> instruction: 0xf85368b3
   2bf90:			; <UNDEFINED> instruction: 0xf7d80027
   2bf94:	ldmvs	r3!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
   2bf98:			; <UNDEFINED> instruction: 0xf8434620
   2bf9c:	andlt	r5, r7, r7, lsr #32
   2bfa0:	svchi	0x00f0e8bd
   2bfa4:	strls	r6, [r2], #-2093	; 0xfffff7d3
   2bfa8:			; <UNDEFINED> instruction: 0xf7d94628
   2bfac:	blls	166a7c <npth_sleep@plt+0x160d94>
   2bfb0:			; <UNDEFINED> instruction: 0xd1b94298
   2bfb4:	stmdbls	r5, {r1, r3, r4, r9, sl, lr}
   2bfb8:			; <UNDEFINED> instruction: 0xf7d84628
   2bfbc:	blls	127dc4 <npth_sleep@plt+0x1220dc>
   2bfc0:	ldmvs	sl, {r3, r4, r6, r9, sl, lr}
   2bfc4:	ldmpl	r3, {r0, r8, r9, fp, ip, pc}^
   2bfc8:	subsvs	r9, sl, r0, lsl sl
   2bfcc:	pop	{r0, r1, r2, ip, sp, pc}
   2bfd0:	blls	10ff98 <npth_sleep@plt+0x10a2b0>
   2bfd4:	strbmi	r6, [r3, #-2075]	; 0xfffff7e5
   2bfd8:	bls	120008 <npth_sleep@plt+0x11a320>
   2bfdc:	movweq	pc, #4360	; 0x1108	; <UNPREDICTABLE>
   2bfe0:	andhi	pc, r8, sp, asr #17
   2bfe4:	sbfx	r6, r3, #0, #20
   2bfe8:	stmiane	fp, {r0, r1, r4, r6, sl, fp, ip}^
   2bfec:	ldrb	r9, [lr, -r5, lsl #6]!
   2bff0:	streq	pc, [sl], #-264	; 0xfffffef8
   2bff4:	strtmi	r2, [r0], -r4, lsl #2
   2bff8:	bl	19e9f64 <npth_sleep@plt+0x19e427c>
   2bffc:			; <UNDEFINED> instruction: 0xb1a84605
   2c000:	ldmdavs	lr, {r0, r1, r8, r9, fp, ip, pc}^
   2c004:			; <UNDEFINED> instruction: 0xb14e6898
   2c008:	streq	lr, [r6], r0, lsl #22
   2c00c:	strmi	r1, [r3], -sl, lsr #30
   2c010:	blne	16a164 <npth_sleep@plt+0x16447c>
   2c014:			; <UNDEFINED> instruction: 0xf84242b3
   2c018:	mvnsle	r1, r4, lsl #30
   2c01c:	eorsvs	r9, r4, r3, lsl #28
   2c020:	svc	0x00b0f7d8
   2c024:	ldrdhi	pc, [r4], -r6
   2c028:			; <UNDEFINED> instruction: 0xe7d660b5
   2c02c:	b	fea69f98 <npth_sleep@plt+0xfea642b0>
   2c030:	ldr	fp, [r4, r0, lsl #5]!
   2c034:	svcmi	0x00f0e92d
   2c038:			; <UNDEFINED> instruction: 0xf8d0b083
   2c03c:	mrsls	fp, (UNDEF: 1)
   2c040:	svceq	0x0000f1bb
   2c044:	stmdavs	pc, {r5, ip, lr, pc}	; <UNPREDICTABLE>
   2c048:	ldrmi	r4, [r2], r1, lsl #13
   2c04c:	and	r2, r1, r0, lsl #8
   2c050:	ldmdble	r9, {r0, r1, r5, r7, r8, sl, lr}
   2c054:	eorpl	pc, r4, r7, asr r8	; <UNPREDICTABLE>
   2c058:	stmeq	r4, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}
   2c05c:	strcc	r4, [r1], #-1617	; 0xfffff9af
   2c060:	andeq	pc, r8, r5, lsl #2
   2c064:	rscsle	r2, r3, r0, lsl #26
   2c068:	mrc	7, 1, APSR_nzcv, cr10, cr8, {6}
   2c06c:	stmdacs	r0, {r1, r2, r9, sl, lr}
   2c070:	strtmi	sp, [r8], -lr, ror #3
   2c074:	svc	0x0086f7d8
   2c078:			; <UNDEFINED> instruction: 0xf8d99b01
   2c07c:	ldmdavs	pc, {ip, sp, pc}	; <UNPREDICTABLE>
   2c080:			; <UNDEFINED> instruction: 0xf84745a3
   2c084:	stmiale	r5!, {r3, sp, lr}^
   2c088:	andlt	r2, r3, r0
   2c08c:	svchi	0x00f0e8bd
   2c090:	blcs	2860a4 <npth_sleep@plt+0x2803bc>
   2c094:	mrrcne	8, 0, sp, sl, cr13
   2c098:			; <UNDEFINED> instruction: 0xb1296002
   2c09c:	ldrbtmi	r4, [sl], #-2566	; 0xfffff5fa
   2c0a0:	sbceq	lr, r3, #2048	; 0x800
   2c0a4:	andvs	r6, sl, r2, asr r8
   2c0a8:	ldrbtmi	r4, [sl], #-2564	; 0xfffff5fc
   2c0ac:	eorseq	pc, r3, r2, asr r8	; <UNPREDICTABLE>
   2c0b0:	andcs	r4, r0, r0, ror r7
   2c0b4:	svclt	0x00004770
   2c0b8:	andeq	r2, r2, r2, ror #13
   2c0bc:	ldrdeq	r2, [r2], -r6
   2c0c0:	tstcs	ip, r0, lsl r5
   2c0c4:			; <UNDEFINED> instruction: 0xf7d92001
   2c0c8:	strmi	lr, [r4], -r0, lsl #22
   2c0cc:	blmi	2d8654 <npth_sleep@plt+0x2d296c>
   2c0d0:	ldrbtmi	r2, [fp], #-260	; 0xfffffefc
   2c0d4:	stmdacs	r0, {r3, r4, fp, sp, lr}
   2c0d8:	andcs	fp, r8, r8, lsl #30
   2c0dc:			; <UNDEFINED> instruction: 0xf7d96020
   2c0e0:			; <UNDEFINED> instruction: 0x4603eaf4
   2c0e4:	smlatblt	r8, r0, r0, r6
   2c0e8:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
   2c0ec:	ldrmi	r4, [ip], -r0, lsr #12
   2c0f0:	svc	0x0048f7d8
   2c0f4:	svclt	0x0000e7f8
   2c0f8:	ldrdeq	r3, [r2], -lr
   2c0fc:	ldrlt	fp, [r8, #-792]!	; 0xfffffce8
   2c100:	stmdavs	r3, {r0, r2, r9, sl, lr}
   2c104:	andeq	pc, r9, #-1073741784	; 0xc0000028
   2c108:	ldmdble	r5, {r0, r4, r5, r9, fp, sp}
   2c10c:	movwcs	lr, #6613	; 0x19d5
   2c110:	strcs	fp, [r0], #-338	; 0xfffffeae
   2c114:	eoreq	pc, r4, r3, asr r8	; <UNPREDICTABLE>
   2c118:	tstlt	r8, r1, lsl #8
   2c11c:	svc	0x0032f7d8
   2c120:	movwcs	lr, #6613	; 0x19d5
   2c124:	ldmle	r5!, {r1, r5, r7, r9, lr}^
   2c128:			; <UNDEFINED> instruction: 0xf7d84618
   2c12c:	strtmi	lr, [r8], -ip, lsr #30
   2c130:	ldrhtmi	lr, [r8], -sp
   2c134:	svclt	0x0024f7d8
   2c138:	ldrbtmi	r4, [sl], #-2563	; 0xfffff5fd
   2c13c:	addmi	r6, fp, #1114112	; 0x110000
   2c140:	andsvs	fp, r3, r8, lsl #31
   2c144:	ldrbmi	lr, [r0, -r2, ror #15]!
   2c148:	andeq	r3, r2, r6, ror r8
   2c14c:	ldrlt	fp, [r0, #-769]!	; 0xfffffcff
   2c150:	stmdavc	fp, {r2, r3, r9, sl, lr}
   2c154:	orrlt	fp, r3, r3, lsl #1
   2c158:	teqcs	sp, r5, lsl #12
   2c15c:			; <UNDEFINED> instruction: 0xf7d94620
   2c160:	addmi	lr, r4, #252, 18	; 0x3f0000
   2c164:	cmplt	r8, r9
   2c168:	movwcs	r1, #2818	; 0xb02
   2c16c:	strtmi	r4, [r8], -r1, lsr #12
   2c170:			; <UNDEFINED> instruction: 0xf7ff9300
   2c174:			; <UNDEFINED> instruction: 0xb003feb3
   2c178:	eorscs	fp, r7, r0, lsr sp
   2c17c:	ldclt	0, cr11, [r0, #-12]!
   2c180:	tsteq	r8, r5, lsl #2	; <UNPREDICTABLE>
   2c184:	strtmi	r1, [r2], -r8, lsr #26
   2c188:	pop	{r0, r1, ip, sp, pc}
   2c18c:	smmlar	r1, r0, r0, r4
   2c190:			; <UNDEFINED> instruction: 0x47702037
   2c194:	ldrblt	fp, [r0, #-505]!	; 0xfffffe07
   2c198:	stmdavc	fp, {r2, r3, r9, sl, lr}
   2c19c:			; <UNDEFINED> instruction: 0xb1bbb082
   2c1a0:	ldrmi	r4, [r5], -r6, lsl #12
   2c1a4:	strmi	fp, [r8], -r2, ror #2
   2c1a8:	ldmib	r2!, {r0, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2c1ac:	strtmi	r4, [fp], -r1, lsr #12
   2c1b0:	strls	r2, [r0], #-1024	; 0xfffffc00
   2c1b4:	ldrtmi	r4, [r0], -r2, lsl #12
   2c1b8:	mrc2	7, 4, pc, cr0, cr15, {7}
   2c1bc:	ldcllt	0, cr11, [r0, #-8]!
   2c1c0:			; <UNDEFINED> instruction: 0xf100460a
   2c1c4:	andcc	r0, r4, r8, lsl #2
   2c1c8:	pop	{r1, ip, sp, pc}
   2c1cc:			; <UNDEFINED> instruction: 0xe7314070
   2c1d0:	andlt	r2, r2, r7, lsr r0
   2c1d4:	eorscs	fp, r7, r0, ror sp
   2c1d8:	svclt	0x00004770
   2c1dc:	mvnsmi	lr, sp, lsr #18
   2c1e0:	vst3.32			; <UNDEFINED> instruction: 0xf481fab1
   2c1e4:	stmdacs	r0, {r2, r5, r6, r8, fp}
   2c1e8:	strcs	fp, [r1], #-3848	; 0xfffff0f8
   2c1ec:	stmdavc	fp, {r2, r3, r5, r7, r8, fp, ip, sp, pc}
   2c1f0:	orrslt	r4, r3, pc, lsl #12
   2c1f4:	ldrdhi	pc, [r4], -r0
   2c1f8:	svceq	0x0000f1b8
   2c1fc:	stmvs	r6, {r1, r2, r4, ip, lr, pc}
   2c200:			; <UNDEFINED> instruction: 0xf8563e04
   2c204:	strcc	r5, [r1], #-3844	; 0xfffff0fc
   2c208:			; <UNDEFINED> instruction: 0xf1054639
   2c20c:	tstlt	r5, r8
   2c210:	stcl	7, cr15, [r6, #-864]!	; 0xfffffca0
   2c214:	strbmi	fp, [r4, #-288]	; 0xfffffee0
   2c218:	strdcs	sp, [r0], -r3
   2c21c:	ldrhhi	lr, [r0, #141]!	; 0x8d
   2c220:	blcs	463d4 <npth_sleep@plt+0x406ec>
   2c224:	stmdavs	r8!, {r1, r3, r4, r5, r6, r7, r8, ip, lr, pc}
   2c228:	ldrhhi	lr, [r0, #141]!	; 0x8d
   2c22c:	ldrb	r4, [r5, r0, asr #12]!
   2c230:	ldrbmi	lr, [r0, sp, lsr #18]!
   2c234:	addlt	r4, r2, r0, lsl #13
   2c238:	ldrmi	r4, [r1], lr, lsl #12
   2c23c:	movwcs	fp, #266	; 0x10a
   2c240:	blx	fedc4294 <npth_sleep@plt+0xfedbe5ac>
   2c244:	stmdbeq	r4!, {r1, r2, r7, sl, ip, sp, lr, pc}^
   2c248:	svceq	0x0000f1b8
   2c24c:	strcs	fp, [r1], #-3848	; 0xfffff0f8
   2c250:	teqle	pc, r0, lsl #24
   2c254:	blcs	4a328 <npth_sleep@plt+0x44640>
   2c258:			; <UNDEFINED> instruction: 0xf8d8d03c
   2c25c:			; <UNDEFINED> instruction: 0xf1baa004
   2c260:	andle	r0, lr, r0, lsl #30
   2c264:	ldrdvc	pc, [r8], -r8
   2c268:			; <UNDEFINED> instruction: 0xf8573f04
   2c26c:	strcc	r5, [r1], #-3844	; 0xfffff0fc
   2c270:			; <UNDEFINED> instruction: 0xf1054631
   2c274:	tstlt	r5, r8
   2c278:	ldc	7, cr15, [r2, #-864]!	; 0xfffffca0
   2c27c:	ldrbmi	fp, [r4, #-880]	; 0xfffffc90
   2c280:			; <UNDEFINED> instruction: 0x4630d1f3
   2c284:	ldmda	sl!, {r0, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2c288:	stmdacs	r0, {r2, r9, sl, lr}
   2c28c:	stmdavc	r3, {r2, r6, ip, lr, pc}
   2c290:	ldrtmi	fp, [r0], -r3, lsl #7
   2c294:	ldmdb	ip!, {r0, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2c298:	ldrtmi	r4, [r1], -r3, lsr #12
   2c29c:	andcs	r4, r1, r2, lsl #12
   2c2a0:	strbmi	r9, [r0], -r0
   2c2a4:	mrc2	7, 0, pc, cr10, cr15, {7}
   2c2a8:	ldrdge	pc, [r4], -r8
   2c2ac:	svceq	0x0000f1ba
   2c2b0:			; <UNDEFINED> instruction: 0xf8d8d010
   2c2b4:	strcs	r7, [r0, #-8]
   2c2b8:			; <UNDEFINED> instruction: 0xf8573f04
   2c2bc:	strcc	r4, [r1, #-3844]	; 0xfffff0fc
   2c2c0:			; <UNDEFINED> instruction: 0xf1044631
   2c2c4:	tstlt	ip, r8
   2c2c8:	stc	7, cr15, [sl, #-864]	; 0xfffffca0
   2c2cc:	eorle	r2, pc, r0, lsl #16
   2c2d0:	mvnsle	r4, sl, lsr #11
   2c2d4:	andlt	r2, r2, r0
   2c2d8:			; <UNDEFINED> instruction: 0x87f0e8bd
   2c2dc:	svceq	0x0000f1b9
   2c2e0:	stmdavs	fp!, {r2, ip, lr, pc}^
   2c2e4:	movwcs	fp, #4371	; 0x1113
   2c2e8:	andcc	pc, r0, r9, asr #17
   2c2ec:	andlt	r6, r2, r8, lsr #16
   2c2f0:			; <UNDEFINED> instruction: 0x87f0e8bd
   2c2f4:			; <UNDEFINED> instruction: 0x46304914
   2c2f8:			; <UNDEFINED> instruction: 0xf7d84479
   2c2fc:	stmdacs	r0, {r1, r4, r5, r6, r7, sl, fp, sp, lr, pc}
   2c300:			; <UNDEFINED> instruction: 0xf7d9d1c7
   2c304:	stmdacs	r0, {r8, fp, sp, lr, pc}
   2c308:	andcs	sp, r0, r3, asr #1
   2c30c:	ldm	sl!, {r0, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2c310:	stmdacs	r0, {r2, r9, sl, lr}
   2c314:			; <UNDEFINED> instruction: 0xe7ddd1bd
   2c318:	ldrtmi	r4, [r0], -ip, lsl #18
   2c31c:			; <UNDEFINED> instruction: 0xf7d84479
   2c320:	stmdacs	r0, {r5, r6, r7, sl, fp, sp, lr, pc}
   2c324:			; <UNDEFINED> instruction: 0xf7d9d1d6
   2c328:	stmdacs	r0, {r1, r2, r3, r5, r6, r7, fp, sp, lr, pc}
   2c32c:	ldrb	sp, [r1, sp, ror #3]
   2c330:	svceq	0x0000f1b9
   2c334:	stmdavs	r3!, {r2, ip, lr, pc}^
   2c338:	movwcs	fp, #4371	; 0x1113
   2c33c:	andcc	pc, r0, r9, asr #17
   2c340:	andlt	r6, r2, r0, lsr #16
   2c344:			; <UNDEFINED> instruction: 0x87f0e8bd
   2c348:	andeq	r4, r0, r0, ror sp
   2c34c:	andeq	r4, r0, ip, asr #26
   2c350:	stmdavs	ip, {r4, r5, r6, sl, ip, sp, pc}
   2c354:	stmdacs	r0, {r0, r2, r5, r6, r7, r8, r9, sl, fp}
   2c358:	strcs	fp, [r1, #-3848]	; 0xfffff0f8
   2c35c:	stmdavs	r6, {r0, r2, r3, r4, r5, r7, r8, fp, ip, sp, pc}^
   2c360:	ldmdble	r7, {r1, r2, r5, r7, r9, lr}
   2c364:	bl	186580 <npth_sleep@plt+0x180898>
   2c368:	and	r0, r1, r4, lsl #11
   2c36c:	stmdble	ip, {r1, r2, r5, r7, r9, lr}
   2c370:	bleq	16a4cc <npth_sleep@plt+0x1647e4>
   2c374:	stmdacs	r0, {r0, sl, ip, sp}
   2c378:	strdvs	sp, [ip], -r8
   2c37c:	stmdavs	r1, {r0, r1, r3, r8, ip, sp, pc}^
   2c380:	tstlt	sl, r9, lsl r0
   2c384:	andsvs	r6, r3, r3, lsl #16
   2c388:	ldcllt	0, cr3, [r0], #-32	; 0xffffffe0
   2c38c:	andcs	r4, r0, r0, ror r7
   2c390:			; <UNDEFINED> instruction: 0x4770bc70
   2c394:	ldrb	r4, [r8, r8, lsr #12]!
   2c398:	ldrsbgt	pc, [ip], #-143	; 0xffffff71	; <UNPREDICTABLE>
   2c39c:	ldrlt	r4, [r0, #-1539]	; 0xfffff9fd
   2c3a0:	cfldrsmi	mvf4, [r6], {252}	; 0xfc
   2c3a4:	bmi	5d85b4 <npth_sleep@plt+0x5d28cc>
   2c3a8:	strbtmi	r2, [r8], -r0, lsl #2
   2c3ac:	andmi	pc, r4, ip, asr r8	; <UNPREDICTABLE>
   2c3b0:	stmdavs	r4!, {r1, r3, r4, r5, r6, sl, lr}
   2c3b4:			; <UNDEFINED> instruction: 0xf04f9401
   2c3b8:			; <UNDEFINED> instruction: 0xf7d90400
   2c3bc:	strcs	lr, [r0], #-2606	; 0xfffff5d2
   2c3c0:	bmi	458908 <npth_sleep@plt+0x452c20>
   2c3c4:	ldrbtmi	r4, [sl], #-2829	; 0xfffff4f3
   2c3c8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2c3cc:	subsmi	r9, sl, r1, lsl #22
   2c3d0:	strtmi	sp, [r0], -pc, lsl #2
   2c3d4:	ldclt	0, cr11, [r0, #-8]
   2c3d8:	strmi	r4, [r1], -r2, lsl #12
   2c3dc:			; <UNDEFINED> instruction: 0xf7d89800
   2c3e0:			; <UNDEFINED> instruction: 0x4604ee52
   2c3e4:	stmdals	r0, {sl, fp, ip, sp}
   2c3e8:	strcs	fp, [r1], #-3864	; 0xfffff0e8
   2c3ec:	stcl	7, cr15, [r2, #-864]	; 0xfffffca0
   2c3f0:			; <UNDEFINED> instruction: 0xf7d8e7e7
   2c3f4:	svclt	0x0000ee0c
   2c3f8:	andeq	r2, r2, r0, ror r6
   2c3fc:	muleq	r0, ip, r5
   2c400:	andeq	r0, r1, r4, lsl #19
   2c404:	andeq	r2, r2, sl, asr #12
   2c408:	svcmi	0x00f0e92d
   2c40c:	strmi	fp, [fp], -r5, lsl #1
   2c410:	tstls	r1, fp, ror #20
   2c414:	stmdbmi	fp!, {sl, sp}^
   2c418:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
   2c41c:	andls	r6, r3, #1179648	; 0x120000
   2c420:	andeq	pc, r0, #79	; 0x4f
   2c424:	stmdacs	r0, {r2, r3, r4, sp, lr}
   2c428:	adcshi	pc, r3, r0
   2c42c:	strmi	r7, [r6], -r3, lsl #16
   2c430:			; <UNDEFINED> instruction: 0xf0002b00
   2c434:			; <UNDEFINED> instruction: 0xf7d980ae
   2c438:	andcc	lr, r3, ip, ror #16
   2c43c:	stc	7, cr15, [r0], {216}	; 0xd8
   2c440:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
   2c444:	adcshi	pc, r6, r0
   2c448:	ldmibpl	r7!, {r1, r2, r6, r9, sl, ip, sp, lr, pc}
   2c44c:	beq	268888 <npth_sleep@plt+0x262ba0>
   2c450:	ldmibvs	fp, {r0, r1, r3, r6, r7, r9, ip, sp, lr, pc}^
   2c454:	strcs	r4, [r1, #-1696]	; 0xfffff960
   2c458:	stccs	0, cr14, [r2], {16}
   2c45c:			; <UNDEFINED> instruction: 0xf1b8d141
   2c460:	rsble	r0, r6, r2, lsl #30
   2c464:	vadd.i8	d2, d0, d23
   2c468:	bl	24c684 <npth_sleep@plt+0x24699c>
   2c46c:	bl	2d294 <npth_sleep@plt+0x275ac>
   2c470:	ldrbpl	r0, [r8, #-195]!	; 0xffffff3d
   2c474:	strcc	r7, [r1, #-2059]	; 0xfffff7f5
   2c478:	tstle	r9, lr, lsr #22
   2c47c:	ldrbmi	r2, [r1], -sl, lsl #4
   2c480:	strcc	r4, [r1], #-1584	; 0xfffff9d0
   2c484:	ldmda	r8!, {r0, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2c488:	blcc	c4a55c <npth_sleep@plt+0xc44874>
   2c48c:	ldmdale	r1!, {r0, r3, r8, r9, fp, sp}^
   2c490:	stmdavc	fp, {r1, r8, fp, ip, pc}
   2c494:	svclt	0x00182b2e
   2c498:	cmnle	fp, r0, lsl #22
   2c49c:	svclt	0x00082b2e
   2c4a0:	stccs	12, cr1, [r1], {78}	; 0x4e
   2c4a4:	stmdacs	r2, {r0, r3, r4, r6, r7, r8, ip, lr, pc}
   2c4a8:	blcs	be2640 <npth_sleep@plt+0xbdc958>
   2c4ac:	rscle	r4, r5, r0, lsl #13
   2c4b0:	streq	pc, [r1], #-420	; 0xfffffe5c
   2c4b4:	blx	fed33f5c <npth_sleep@plt+0xfed2e274>
   2c4b8:	stmdbeq	r4!, {r2, r7, sl, ip, sp, lr, pc}^
   2c4bc:	svclt	0x008828fc
   2c4c0:	streq	pc, [r1], #-68	; 0xffffffbc
   2c4c4:	cmple	r5, r0, lsl #24
   2c4c8:	rsceq	r1, sl, fp, ror #28
   2c4cc:			; <UNDEFINED> instruction: 0x4639703b
   2c4d0:			; <UNDEFINED> instruction: 0xf7d94620
   2c4d4:	blls	a72f4 <npth_sleep@plt+0xa160c>
   2c4d8:	stmdacs	r0, {r3, r4, sp, lr}
   2c4dc:	strtmi	sp, [r0], -r7, rrx
   2c4e0:			; <UNDEFINED> instruction: 0xf1b0e04c
   2c4e4:	andle	r5, fp, #128, 30	; 0x200
   2c4e8:	svcne	0x0000f5b0
   2c4ec:			; <UNDEFINED> instruction: 0xf5b0d236
   2c4f0:	subsle	r4, r0, #128, 30	; 0x200
   2c4f4:	svclt	0x0088287f
   2c4f8:	cdpeq	0, 0, cr15, cr7, cr15, {2}
   2c4fc:	ands	sp, r4, r2, lsl #16
   2c500:	cdpeq	0, 1, cr15, cr12, cr15, {2}
   2c504:			; <UNDEFINED> instruction: 0x0c05eb07
   2c508:	blx	83dedc <npth_sleep@plt+0x8381f4>
   2c50c:			; <UNDEFINED> instruction: 0xf062f203
   2c510:			; <UNDEFINED> instruction: 0xf80c0b7f
   2c514:	addsmi	fp, sl, r1, lsl #22
   2c518:	bl	fe83b13c <npth_sleep@plt+0xfe835454>
   2c51c:	mvnsle	r0, r2
   2c520:	mvfeqdp	f7, #0.5
   2c524:	blx	279932 <npth_sleep@plt+0x273c4a>
   2c528:	ldrbpl	r5, [r8, #-1294]!	; 0xfffffaf2
   2c52c:	stmdavc	fp, {r0, r8, sl, ip, sp}
   2c530:	subscc	lr, r0, r2, lsr #15
   2c534:	svcpl	0x0080f1b0
   2c538:			; <UNDEFINED> instruction: 0xf04fd313
   2c53c:	bl	1efdb4 <npth_sleep@plt+0x1ea0cc>
   2c540:	ldrbtmi	r0, [r3], -r5, lsl #24
   2c544:	vpmax.s8	d15, d3, d16
   2c548:	bleq	20286d8 <npth_sleep@plt+0x20229f0>
   2c54c:	bllt	aa584 <npth_sleep@plt+0xa489c>
   2c550:	blcc	1fc7c0 <npth_sleep@plt+0x1f6ad8>
   2c554:	andeq	lr, r2, r0, lsr #23
   2c558:			; <UNDEFINED> instruction: 0xe7e1d1f4
   2c55c:	cdpeq	0, 1, cr15, cr5, cr15, {2}
   2c560:			; <UNDEFINED> instruction: 0xf5b0e7d0
   2c564:	andsle	r1, r9, #0, 30
   2c568:	svcmi	0x0080f5b0
   2c56c:			; <UNDEFINED> instruction: 0xf04fd319
   2c570:	strb	r0, [r4, lr, lsl #28]!
   2c574:			; <UNDEFINED> instruction: 0xf7d84638
   2c578:	adccs	lr, r0, r6, lsl #26
   2c57c:	blmi	43edcc <npth_sleep@plt+0x4390e4>
   2c580:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2c584:	blls	1065f4 <npth_sleep@plt+0x10090c>
   2c588:	tstle	r7, sl, asr r0
   2c58c:	pop	{r0, r2, ip, sp, pc}
   2c590:	ldrshtcs	r8, [r7], -r0
   2c594:			; <UNDEFINED> instruction: 0xf04fe7f2
   2c598:	ldr	r0, [r3, lr, lsl #28]!
   2c59c:	cdpeq	0, 1, cr15, cr5, cr15, {2}
   2c5a0:	ldmdacs	pc!, {r0, r2, r3, r6, r7, r8, r9, sl, sp, lr, pc}^	; <UNPREDICTABLE>
   2c5a4:			; <UNDEFINED> instruction: 0xf04fbf88
   2c5a8:	stmiale	r8, {r0, r1, r2, r9, sl, fp}^
   2c5ac:			; <UNDEFINED> instruction: 0x4638e7bd
   2c5b0:	stcl	7, cr15, [r8], #864	; 0x360
   2c5b4:	svc	0x00e4f7d8
   2c5b8:	ldrb	fp, [pc, r0, lsl #5]
   2c5bc:	stc	7, cr15, [r6, #-864]!	; 0xfffffca0
   2c5c0:	muleq	r0, ip, r5
   2c5c4:	strdeq	r2, [r2], -r8
   2c5c8:	muleq	r2, r0, r4
   2c5cc:	svcmi	0x00f0e92d
   2c5d0:	stmdbcs	r0, {r0, r1, r7, ip, sp, pc}
   2c5d4:	stmdavc	r4, {r3, r4, r5, ip, lr, pc}
   2c5d8:	strmi	r1, [r7], -sp, asr #28
   2c5dc:	teqle	r3, ip, lsr #5
   2c5e0:	andcc	r0, r3, r0, lsr #1
   2c5e4:	bl	b6a54c <npth_sleep@plt+0xb64864>
   2c5e8:	orrslt	r4, r0, #128, 12	; 0x8000000
   2c5ec:	rsbsle	r2, sl, r0, lsl #24
   2c5f0:			; <UNDEFINED> instruction: 0xf107787a
   2c5f4:	bcs	9eee00 <npth_sleep@plt+0x9e9118>
   2c5f8:	bcs	1422be8 <npth_sleep@plt+0x141cf00>
   2c5fc:	ldreq	sp, [r4], -sp, lsr #18
   2c600:	cmneq	pc, #2	; <UNPREDICTABLE>
   2c604:	addhi	pc, pc, r0, asr #2
   2c608:			; <UNDEFINED> instruction: 0xf0002d01
   2c60c:	ldrbmi	r8, [r1], -sl, lsl #1
   2c610:	and	r2, r5, r1, lsl #12
   2c614:	adcmi	r3, lr, #1048576	; 0x100000
   2c618:			; <UNDEFINED> instruction: 0xf013d00a
   2c61c:	tstle	r9, lr, ror pc
   2c620:	svccs	0x0001f811
   2c624:	rsbseq	pc, pc, r2
   2c628:	bicne	lr, r3, #64, 20	; 0x40000
   2c62c:	ldrbtle	r0, [r1], #1552	; 0x610
   2c630:	stmdale	r3!, {r0, r1, r2, r3, r6, r8, r9, fp, sp}^
   2c634:			; <UNDEFINED> instruction: 0xf7d84640
   2c638:	ldmdami	ip!, {r1, r2, r5, r7, sl, fp, sp, lr, pc}
   2c63c:	andlt	r4, r3, r8, ror r4
   2c640:	svcmi	0x00f0e8bd
   2c644:	bllt	66a5b0 <npth_sleep@plt+0x6648c8>
   2c648:			; <UNDEFINED> instruction: 0xf04f2016
   2c64c:			; <UNDEFINED> instruction: 0xf7d90800
   2c650:	strbmi	lr, [r0], -r0, lsr #19
   2c654:	pop	{r0, r1, ip, sp, pc}
   2c658:	blmi	d90620 <npth_sleep@plt+0xd8a938>
   2c65c:	andls	r3, r0, #40, 20	; 0x28000
   2c660:	rscscc	pc, pc, #79	; 0x4f
   2c664:	tstcs	r1, fp, ror r4
   2c668:			; <UNDEFINED> instruction: 0xf7d8460c
   2c66c:	qsub8mi	lr, r6, lr
   2c670:	stmdbeq	r0, {r3, r8, r9, fp, sp, lr, pc}
   2c674:	stmdble	pc!, {r0, r2, r5, r7, r9, lr}	; <UNPREDICTABLE>
   2c678:	ldrsbtlt	pc, [r8], pc	; <UNPREDICTABLE>
   2c67c:			; <UNDEFINED> instruction: 0xf91a44fb
   2c680:	ldclne	0, cr1, [r2], #-24	; 0xffffffe8
   2c684:	andcc	pc, r4, sl, lsl r8	; <UNPREDICTABLE>
   2c688:	ldrmi	r2, [r4], -r0, lsl #18
   2c68c:	cmneq	pc, #3	; <UNPREDICTABLE>
   2c690:	addsmi	sp, r5, #77824	; 0x13000
   2c694:	ldmne	r8!, {r2, r5, r8, fp, ip, lr, pc}
   2c698:	adcmi	lr, r5, #4
   2c69c:			; <UNDEFINED> instruction: 0xf013d920
   2c6a0:	bicle	r4, r7, lr, ror pc
   2c6a4:	svcne	0x0001f810
   2c6a8:			; <UNDEFINED> instruction: 0x46161c54
   2c6ac:	ldcleq	0, cr15, [pc], #-4	; 2c6b0 <npth_sleep@plt+0x269c8>
   2c6b0:	b	132dedc <npth_sleep@plt+0x13281f4>
   2c6b4:	strtmi	r1, [r2], -r3, asr #7
   2c6b8:	strtmi	sp, [r6], -pc, ror #9
   2c6bc:	rscscc	pc, pc, #79	; 0x4f
   2c6c0:	strbmi	r2, [r8], -r1, lsl #2
   2c6c4:	ldrbmi	r9, [fp], -r0, lsl #6
   2c6c8:	svc	0x00cef7d8
   2c6cc:			; <UNDEFINED> instruction: 0xf7d84648
   2c6d0:	adcmi	lr, r5, #32, 30	; 0x80
   2c6d4:	ldmle	r2, {r0, r7, sl, lr}^
   2c6d8:			; <UNDEFINED> instruction: 0xf8892300
   2c6dc:	ldr	r3, [r8, r0]!
   2c6e0:	ldrtmi	r3, [r4], -r2, lsl #12
   2c6e4:	andvc	lr, r4, sl, ror #15
   2c6e8:	andlt	r4, r3, r0, asr #12
   2c6ec:	svchi	0x00f0e8bd
   2c6f0:	andls	r4, r0, #17408	; 0x4400
   2c6f4:	rscscc	pc, pc, #79	; 0x4f
   2c6f8:			; <UNDEFINED> instruction: 0xe7b4447b
   2c6fc:	subseq	pc, r0, #-1073741784	; 0xc0000028
   2c700:	tstcs	r1, lr, lsl #22
   2c704:	ldrbtmi	r9, [fp], #-512	; 0xfffffe00
   2c708:	rscscc	pc, pc, #79	; 0x4f
   2c70c:	strmi	r4, [lr], #-1600	; 0xfffff9c0
   2c710:	svc	0x00aaf7d8
   2c714:			; <UNDEFINED> instruction: 0xf7d84640
   2c718:			; <UNDEFINED> instruction: 0x4634eefc
   2c71c:	stmdbeq	r0, {r3, r8, r9, fp, sp, lr, pc}
   2c720:	strtmi	lr, [lr], -r8, lsr #15
   2c724:	strcs	lr, [r0], -r4, lsl #15
   2c728:	svclt	0x0000e782
   2c72c:	andeq	r0, r1, r4, lsr r7
   2c730:	strdeq	r0, [r1], -r4
   2c734:	andeq	r0, r1, ip, ror #13
   2c738:	andeq	r0, r1, r8, asr r6
   2c73c:	andeq	r0, r1, sl, asr r6
   2c740:	blmi	63efa4 <npth_sleep@plt+0x6392bc>
   2c744:	ldrlt	r4, [r0, #-1146]	; 0xfffffb86
   2c748:	ldmpl	r3, {r2, r7, ip, sp, pc}^
   2c74c:	movwls	r6, #14363	; 0x381b
   2c750:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   2c754:	smlattcs	r2, r8, r1, fp
   2c758:			; <UNDEFINED> instruction: 0xf7d84604
   2c75c:			; <UNDEFINED> instruction: 0xb1c0eb92
   2c760:	strtmi	sl, [r0], -r2, lsl #18
   2c764:			; <UNDEFINED> instruction: 0xf7d99101
   2c768:	orrslt	lr, r0, r2, lsr #19
   2c76c:	strtmi	r9, [r0], -r1, lsl #18
   2c770:	ldmib	ip, {r0, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2c774:	tstcc	r7, r2, lsl #18
   2c778:			; <UNDEFINED> instruction: 0xf7ff08c9
   2c77c:	bmi	2ec420 <npth_sleep@plt+0x2e6738>
   2c780:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
   2c784:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2c788:	subsmi	r9, sl, r3, lsl #22
   2c78c:	andlt	sp, r4, r6, lsl #2
   2c790:	andscs	fp, r6, r0, lsl sp
   2c794:	ldm	ip!, {r0, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2c798:	ldrb	r2, [r0, r0]!
   2c79c:	ldc	7, cr15, [r6], #-864	; 0xfffffca0
   2c7a0:	andeq	r2, r2, ip, asr #5
   2c7a4:	muleq	r0, ip, r5
   2c7a8:	andeq	r2, r2, lr, lsl #5
   2c7ac:	smlatbeq	sl, r1, r1, pc	; <UNPREDICTABLE>
   2c7b0:			; <UNDEFINED> instruction: 0xf181fab1
   2c7b4:	stmdacs	r0, {r0, r3, r6, r8, fp}
   2c7b8:	tstcs	r0, r8, lsl #30
   2c7bc:	stmdbmi	r6, {r0, r3, r6, r8, ip, sp, pc}
   2c7c0:	strlt	r2, [r8, #-522]	; 0xfffffdf6
   2c7c4:			; <UNDEFINED> instruction: 0xf7d84479
   2c7c8:	blx	fec67760 <npth_sleep@plt+0xfec61a78>
   2c7cc:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
   2c7d0:	strmi	fp, [r8], -r8, lsl #26
   2c7d4:	svclt	0x00004770
   2c7d8:	andeq	r0, r1, ip, asr #13
   2c7dc:	blmi	53f030 <npth_sleep@plt+0x539348>
   2c7e0:	ldrlt	r4, [r0, #-1146]	; 0xfffffb86
   2c7e4:	ldmpl	r3, {r1, r7, ip, sp, pc}^
   2c7e8:	movwls	r6, #6171	; 0x181b
   2c7ec:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   2c7f0:	tstcs	r2, r0, lsr #2
   2c7f4:			; <UNDEFINED> instruction: 0xf7d84604
   2c7f8:	ldmdblt	r0, {r2, r6, r8, r9, fp, sp, lr, pc}^
   2c7fc:	bmi	374804 <npth_sleep@plt+0x36eb1c>
   2c800:	ldrbtmi	r4, [sl], #-2827	; 0xfffff4f5
   2c804:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2c808:	subsmi	r9, sl, r1, lsl #22
   2c80c:	andlt	sp, r2, fp, lsl #2
   2c810:			; <UNDEFINED> instruction: 0x4669bd10
   2c814:			; <UNDEFINED> instruction: 0xf7d94620
   2c818:	stmdbls	r0, {r1, r3, r6, r8, fp, sp, lr, pc}
   2c81c:	stmiaeq	r9, {r0, r1, r2, r8, ip, sp}^
   2c820:			; <UNDEFINED> instruction: 0xffc4f7ff
   2c824:			; <UNDEFINED> instruction: 0xf7d8e7eb
   2c828:	svclt	0x0000ebf2
   2c82c:	andeq	r2, r2, r0, lsr r2
   2c830:	muleq	r0, ip, r5
   2c834:	andeq	r2, r2, lr, lsl #4
   2c838:	smlatbeq	fp, r1, r1, pc	; <UNPREDICTABLE>
   2c83c:			; <UNDEFINED> instruction: 0xf181fab1
   2c840:	stmdacs	r0, {r0, r3, r6, r8, fp}
   2c844:	tstcs	r0, r8, lsl #30
   2c848:	stmdbmi	r6, {r0, r4, r6, r8, ip, sp, pc}
   2c84c:	strlt	r2, [r8, #-523]	; 0xfffffdf5
   2c850:	tstcc	ip, r9, ror r4
   2c854:	bl	fe76a7bc <npth_sleep@plt+0xfe764ad4>
   2c858:			; <UNDEFINED> instruction: 0xf080fab0
   2c85c:	vstrlt.16	s0, [r8, #-128]	; 0xffffff80	; <UNPREDICTABLE>
   2c860:	ldrbmi	r4, [r0, -r8, lsl #12]!
   2c864:	andeq	r0, r1, r0, asr #12
   2c868:	blmi	53f0bc <npth_sleep@plt+0x5393d4>
   2c86c:	ldrlt	r4, [r0, #-1146]	; 0xfffffb86
   2c870:	ldmpl	r3, {r1, r7, ip, sp, pc}^
   2c874:	movwls	r6, #6171	; 0x181b
   2c878:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   2c87c:	tstcs	r2, r0, lsr #2
   2c880:			; <UNDEFINED> instruction: 0xf7d84604
   2c884:	ldmdblt	r0, {r1, r2, r3, r4, r5, r6, r7, r9, fp, sp, lr, pc}^
   2c888:	bmi	374890 <npth_sleep@plt+0x36eba8>
   2c88c:	ldrbtmi	r4, [sl], #-2827	; 0xfffff4f5
   2c890:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2c894:	subsmi	r9, sl, r1, lsl #22
   2c898:	andlt	sp, r2, fp, lsl #2
   2c89c:			; <UNDEFINED> instruction: 0x4669bd10
   2c8a0:			; <UNDEFINED> instruction: 0xf7d94620
   2c8a4:	stmdbls	r0, {r2, r8, fp, sp, lr, pc}
   2c8a8:	stmiaeq	r9, {r0, r1, r2, r8, ip, sp}^
   2c8ac:			; <UNDEFINED> instruction: 0xffc4f7ff
   2c8b0:			; <UNDEFINED> instruction: 0xf7d8e7eb
   2c8b4:	svclt	0x0000ebac
   2c8b8:	andeq	r2, r2, r4, lsr #3
   2c8bc:	muleq	r0, ip, r5
   2c8c0:	andeq	r2, r2, r2, lsl #3
   2c8c4:	mvnsmi	lr, sp, lsr #18
   2c8c8:	strmi	r4, [r5], -pc, lsl #12
   2c8cc:	eorsle	r2, r9, r0, lsl #16
   2c8d0:	ldrsbthi	pc, [ip], #-143	; 0xffffff71	; <UNPREDICTABLE>
   2c8d4:	ldmdami	pc, {r9, sl, sp}	; <UNPREDICTABLE>
   2c8d8:	ldrbtmi	r4, [r8], #-1272	; 0xfffffb08
   2c8dc:	and	r4, r8, r4, asr #12
   2c8e0:	tstlt	r0, r0, ror #17
   2c8e4:	ldmib	ip!, {r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2c8e8:			; <UNDEFINED> instruction: 0xf854b148
   2c8ec:			; <UNDEFINED> instruction: 0x36010f14
   2c8f0:	strtmi	fp, [r9], -r8, lsl #3
   2c8f4:	ldmib	r4!, {r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2c8f8:	stmdacs	r0, {r0, r3, r5, r9, sl, lr}
   2c8fc:	blmi	5e10c4 <npth_sleep@plt+0x5db3dc>
   2c900:	ldrbtmi	r2, [fp], #-532	; 0xfffffdec
   2c904:	movwcc	pc, #27394	; 0x6b02	; <UNPREDICTABLE>
   2c908:	movwvs	lr, #6611	; 0x19d3
   2c90c:	eorsvs	fp, fp, r7, lsl #2
   2c910:	pop	{r4, r5, r9, sl, lr}
   2c914:	mrcmi	1, 0, r8, cr1, cr0, {7}
   2c918:	ldrbtmi	r4, [lr], #-1540	; 0xfffff9fc
   2c91c:			; <UNDEFINED> instruction: 0xf858e005
   2c920:	strcc	r6, [r1], #-3860	; 0xfffff0ec
   2c924:			; <UNDEFINED> instruction: 0xf8d8b18e
   2c928:	ldrtmi	r6, [r1], -r4
   2c92c:			; <UNDEFINED> instruction: 0xf7d84628
   2c930:	stmdacs	r0, {r3, r4, r6, r7, r8, fp, sp, lr, pc}
   2c934:	stmdami	sl, {r0, r1, r4, r5, r6, r7, r8, ip, lr, pc}
   2c938:	ldrbtmi	r2, [r8], #-788	; 0xfffffcec
   2c93c:	andeq	pc, r4, r3, lsl #22
   2c940:	strb	r6, [r3, r3, lsl #17]!
   2c944:	strmi	r4, [r3], -r6, lsl #12
   2c948:	ldrtmi	lr, [r3], -r0, ror #15
   2c94c:	svclt	0x0000e7de
   2c950:	strdeq	r1, [r2], -r8
   2c954:	andeq	sp, r0, sl, lsr r4
   2c958:	andeq	r1, r2, lr, asr #29
   2c95c:	andeq	r0, r1, r6, ror r4
   2c960:	muleq	r2, r6, lr
   2c964:	mvnsmi	lr, sp, lsr #18
   2c968:	movwlt	r4, #34311	; 0x8607
   2c96c:	pkhbtmi	r4, r8, r1, lsl #24
   2c970:			; <UNDEFINED> instruction: 0x26004811
   2c974:	ldrbtmi	r4, [ip], #-3345	; 0xfffff2ef
   2c978:	ldrbtmi	r4, [sp], #-1144	; 0xfffffb88
   2c97c:			; <UNDEFINED> instruction: 0xf854e004
   2c980:			; <UNDEFINED> instruction: 0x36015f14
   2c984:	stmdavs	r0!, {r0, r2, r3, r7, r8, ip, sp, pc}^
   2c988:			; <UNDEFINED> instruction: 0xf7d84639
   2c98c:	stmdacs	r0, {r1, r3, r5, r7, r8, fp, sp, lr, pc}
   2c990:			; <UNDEFINED> instruction: 0xf1b8d1f5
   2c994:	tstle	r8, r0, lsl #30
   2c998:	andscs	r4, r4, #9216	; 0x2400
   2c99c:	blx	bdb92 <npth_sleep@plt+0xb7eaa>
   2c9a0:	ldmvs	r3!, {r1, r2, r9, sl, ip, sp}^
   2c9a4:	svclt	0x00182b00
   2c9a8:			; <UNDEFINED> instruction: 0x4628461d
   2c9ac:	ldrhhi	lr, [r0, #141]!	; 0x8d
   2c9b0:	ldrb	r4, [sl, r5, lsl #12]!
   2c9b4:	andeq	r1, r2, sl, asr lr
   2c9b8:	andeq	r0, r1, r8, lsl r4
   2c9bc:	muleq	r0, sl, r3
   2c9c0:	andeq	r1, r2, r4, lsr lr
   2c9c4:			; <UNDEFINED> instruction: 0x4607b5f8
   2c9c8:	cdpcs	8, 0, cr6, cr9, cr6, {0}
   2c9cc:	ldcmi	8, cr13, [r0], {17}
   2c9d0:	ldrbtmi	r2, [ip], #-788	; 0xfffffcec
   2c9d4:	strmi	pc, [r6], #-2819	; 0xfffff4fd
   2c9d8:			; <UNDEFINED> instruction: 0xf7ffe006
   2c9dc:	ldclne	12, cr15, [r3], #-884	; 0xfffffc8c
   2c9e0:	blcs	2daf28 <npth_sleep@plt+0x2d5240>
   2c9e4:	andle	r4, r4, lr, lsl r6
   2c9e8:	ldrcc	r6, [r4], #-2085	; 0xfffff7db
   2c9ec:	stccs	6, cr4, [r0, #-160]	; 0xffffff60
   2c9f0:	strdcs	sp, [r0], -r3
   2c9f4:	ldcllt	0, cr6, [r8, #248]!	; 0xf8
   2c9f8:	andscs	r4, r4, #98304	; 0x18000
   2c9fc:	ldrbtmi	r6, [r9], #-59	; 0xffffffc5
   2ca00:	strne	pc, [r6], -r2, lsl #22
   2ca04:	stmdacs	r0, {r4, r5, r6, r7, fp, sp, lr}
   2ca08:	strtmi	fp, [r8], -r8, lsl #30
   2ca0c:	svclt	0x0000bdf8
   2ca10:	strdeq	r1, [r2], -lr
   2ca14:	ldrdeq	r1, [r2], -r2
   2ca18:	mvnsmi	lr, #737280	; 0xb4000
   2ca1c:	ldrmi	r4, [r0], r7, lsl #12
   2ca20:	smlabblt	r9, r9, r6, r4
   2ca24:	andvs	r2, fp, r0, lsl #6
   2ca28:	svceq	0x0000f1b8
   2ca2c:	movwcs	sp, #2
   2ca30:	andcc	pc, r0, r8, asr #17
   2ca34:	strcs	r4, [r0, #-3611]	; 0xfffff1e5
   2ca38:	ldrbtmi	r4, [lr], #-3099	; 0xfffff3e5
   2ca3c:	and	r4, r2, ip, ror r4
   2ca40:	svcmi	0x0014f856
   2ca44:			; <UNDEFINED> instruction: 0x4621b19c
   2ca48:			; <UNDEFINED> instruction: 0xf7d84638
   2ca4c:	strmi	lr, [r3], -sl, asr #18
   2ca50:			; <UNDEFINED> instruction: 0xb1234638
   2ca54:	teqlt	r1, r1	; <illegal shifter operand>
   2ca58:	stmdb	r2, {r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2ca5c:			; <UNDEFINED> instruction: 0x4620b918
   2ca60:	ldc2	7, cr15, [sl], {255}	; 0xff
   2ca64:	strcc	fp, [r1, #-2352]	; 0xfffff6d0
   2ca68:	mvnle	r2, sl, lsl #26
   2ca6c:	strtmi	r2, [r0], -r0, lsl #8
   2ca70:	mvnshi	lr, #12386304	; 0xbd0000
   2ca74:	svceq	0x0000f1b9
   2ca78:	blmi	360a9c <npth_sleep@plt+0x35adb4>
   2ca7c:	ldrbtmi	r2, [fp], #-532	; 0xfffffdec
   2ca80:	movwcc	pc, #23298	; 0x5b02	; <UNPREDICTABLE>
   2ca84:			; <UNDEFINED> instruction: 0xf8c9691b
   2ca88:			; <UNDEFINED> instruction: 0xf1b83000
   2ca8c:	rscle	r0, lr, r0, lsl #30
   2ca90:	andscs	r4, r4, #7168	; 0x1c00
   2ca94:	blx	bdc8a <npth_sleep@plt+0xb7fa2>
   2ca98:	stmiavs	fp!, {r0, r2, r8, sl, ip, sp}
   2ca9c:	andcc	pc, r0, r8, asr #17
   2caa0:	svclt	0x0000e7e5
   2caa4:	muleq	r2, r6, sp
   2caa8:	ldrdeq	sp, [r0], -r8
   2caac:	andeq	r1, r2, r2, asr sp
   2cab0:	andeq	r1, r2, ip, lsr sp
   2cab4:	svclt	0x00004770
   2cab8:	svclt	0x00004770
   2cabc:	svcmi	0x00f0e92d
   2cac0:			; <UNDEFINED> instruction: 0xf8dfb09b
   2cac4:	ldrmi	r6, [ip], -r4, asr #10
   2cac8:	ldrmi	r9, [r5], -r8, lsl #6
   2cacc:	ldrcc	pc, [ip, #-2271]!	; 0xfffff721
   2cad0:	andls	r4, r7, #2113929216	; 0x7e000000
   2cad4:	ldmpl	r3!, {r9, sp}^
   2cad8:	tstls	r9, #1769472	; 0x1b0000
   2cadc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   2cae0:			; <UNDEFINED> instruction: 0xf8df460b
   2cae4:	eorvs	r1, sl, ip, lsr #10
   2cae8:	eorvs	r4, r2, r5, lsl #12
   2caec:	movwls	r4, #25721	; 0x6479
   2caf0:			; <UNDEFINED> instruction: 0xf7d8920b
   2caf4:			; <UNDEFINED> instruction: 0xf8dfebae
   2caf8:	ldrbtmi	r3, [fp], #-1308	; 0xfffffae4
   2cafc:	strmi	r9, [r4], -r5, lsl #6
   2cb00:	subsle	r2, r6, r0, lsl #16
   2cb04:			; <UNDEFINED> instruction: 0xf7d84620
   2cb08:	strmi	lr, [r5], -r6, lsr #18
   2cb0c:			; <UNDEFINED> instruction: 0xf7d84620
   2cb10:			; <UNDEFINED> instruction: 0x4628e9b2
   2cb14:			; <UNDEFINED> instruction: 0xf7d82100
   2cb18:			; <UNDEFINED> instruction: 0xf8dfee38
   2cb1c:			; <UNDEFINED> instruction: 0x468034fc
   2cb20:	movwlt	r4, #1540	; 0x604
   2cb24:	stmdage	fp, {r1, r2, r8, fp, ip, pc}
   2cb28:			; <UNDEFINED> instruction: 0xf7d82200
   2cb2c:	strmi	lr, [r6], -lr, ror #19
   2cb30:	teqle	ip, r0, lsl #16
   2cb34:			; <UNDEFINED> instruction: 0xf7d84640
   2cb38:	ldmdacs	r1, {r1, r2, r3, sl, fp, sp, lr, pc}
   2cb3c:	cmphi	r1, r0	; <UNPREDICTABLE>
   2cb40:			; <UNDEFINED> instruction: 0xf0002812
   2cb44:	stmdacs	r1, {r2, r3, r4, r5, r7, pc}
   2cb48:			; <UNDEFINED> instruction: 0xf8dfd05f
   2cb4c:	strcs	r3, [r0], #-1228	; 0xfffffb34
   2cb50:	ldmpl	r3, {r0, r2, r9, fp, ip, pc}^
   2cb54:			; <UNDEFINED> instruction: 0x0636681e
   2cb58:	ldrbtmi	pc, [lr], r6	; <UNPREDICTABLE>
   2cb5c:	streq	pc, [r4], -r6, asr #32
   2cb60:			; <UNDEFINED> instruction: 0xf8dfe009
   2cb64:	bls	179e3c <npth_sleep@plt+0x174154>
   2cb68:	ldmdavs	lr, {r0, r1, r4, r6, r7, fp, ip, lr}
   2cb6c:			; <UNDEFINED> instruction: 0xf0060636
   2cb70:			; <UNDEFINED> instruction: 0xf04646fe
   2cb74:			; <UNDEFINED> instruction: 0x46400653
   2cb78:	b	16aae0 <npth_sleep@plt+0x164df8>
   2cb7c:			; <UNDEFINED> instruction: 0xf7d84620
   2cb80:	stmdals	fp, {r1, r3, r4, r5, r6, r8, fp, sp, lr, pc}
   2cb84:	stmia	ip!, {r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2cb88:			; <UNDEFINED> instruction: 0xf7d84628
   2cb8c:			; <UNDEFINED> instruction: 0xf8dfe974
   2cb90:			; <UNDEFINED> instruction: 0xf8df248c
   2cb94:	ldrbtmi	r3, [sl], #-1144	; 0xfffffb88
   2cb98:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2cb9c:	subsmi	r9, sl, r9, lsl fp
   2cba0:	eorhi	pc, sp, #64	; 0x40
   2cba4:	andslt	r4, fp, r0, lsr r6
   2cba8:	svchi	0x00f0e8bd
   2cbac:	strcs	r4, [r0], #-1574	; 0xfffff9da
   2cbb0:			; <UNDEFINED> instruction: 0xf8dfe7e1
   2cbb4:	strmi	r1, [r2], -ip, ror #8
   2cbb8:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   2cbbc:	bl	126ab24 <npth_sleep@plt+0x1264e3c>
   2cbc0:	stmdacs	r0, {r2, r9, sl, lr}
   2cbc4:			; <UNDEFINED> instruction: 0xf8dfd19e
   2cbc8:			; <UNDEFINED> instruction: 0x4602145c
   2cbcc:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   2cbd0:	bl	feab38 <npth_sleep@plt+0xfe4e50>
   2cbd4:	stmdacs	r0, {r2, r9, sl, lr}
   2cbd8:			; <UNDEFINED> instruction: 0xf8dfd194
   2cbdc:	strmi	r1, [r2], -ip, asr #8
   2cbe0:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   2cbe4:	bl	d6ab4c <npth_sleep@plt+0xd64e64>
   2cbe8:	stmdacs	r0, {r0, r2, r9, sl, lr}
   2cbec:	andhi	pc, r9, #64	; 0x40
   2cbf0:	strtcc	pc, [r4], #-2271	; 0xfffff721
   2cbf4:	bls	17e5fc <npth_sleep@plt+0x178914>
   2cbf8:	ldmpl	r3, {r2, r9, sl, lr}^
   2cbfc:			; <UNDEFINED> instruction: 0x0636681e
   2cc00:	ldrbtmi	pc, [lr], r6	; <UNPREDICTABLE>
   2cc04:	strbteq	pc, [r8], -r6, asr #32	; <UNPREDICTABLE>
   2cc08:			; <UNDEFINED> instruction: 0xf8dfe7b5
   2cc0c:	andcs	r1, fp, #32, 8	; 0x20000000
   2cc10:	ldrtmi	r9, [r1], fp, lsl #16
   2cc14:			; <UNDEFINED> instruction: 0xf8df4479
   2cc18:			; <UNDEFINED> instruction: 0xf7d87418
   2cc1c:	ldrbtmi	lr, [pc], #-2458	; 2cc24 <npth_sleep@plt+0x26f3c>
   2cc20:			; <UNDEFINED> instruction: 0xf10d4633
   2cc24:			; <UNDEFINED> instruction: 0x464e0a34
   2cc28:	muls	fp, r9, r6
   2cc2c:	tstcs	r1, r2, asr r6
   2cc30:	b	15eab98 <npth_sleep@plt+0x15e4eb0>
   2cc34:	stmdacs	r0, {r0, r1, r7, r9, sl, lr}
   2cc38:	blls	3a0e8c <npth_sleep@plt+0x39b1a4>
   2cc3c:	stmdals	fp, {r3, r4, r8, fp, sp, pc}
   2cc40:	blcc	75458 <npth_sleep@plt+0x6f770>
   2cc44:	blt	711880 <npth_sleep@plt+0x70bb98>
   2cc48:			; <UNDEFINED> instruction: 0xf7d89318
   2cc4c:	bls	3a725c <npth_sleep@plt+0x3a1574>
   2cc50:			; <UNDEFINED> instruction: 0xf10b980b
   2cc54:			; <UNDEFINED> instruction: 0xf7d80101
   2cc58:			; <UNDEFINED> instruction: 0xf817e97c
   2cc5c:	blcs	3c868 <npth_sleep@plt+0x36b80>
   2cc60:	sbchi	pc, sl, r0
   2cc64:	ldrtmi	r2, [r9], -r1, lsl #4
   2cc68:			; <UNDEFINED> instruction: 0xf7d84628
   2cc6c:			; <UNDEFINED> instruction: 0x4604eaf2
   2cc70:			; <UNDEFINED> instruction: 0xf43f2800
   2cc74:	mcrcs	15, 0, sl, cr0, cr6, {3}
   2cc78:	andcs	sp, r5, #216, 2	; 0x36
   2cc7c:			; <UNDEFINED> instruction: 0xf7d82101
   2cc80:	pkhbtmi	lr, r3, r6, lsl #23
   2cc84:			; <UNDEFINED> instruction: 0xf7d84620
   2cc88:			; <UNDEFINED> instruction: 0xf1bbe8f6
   2cc8c:			; <UNDEFINED> instruction: 0xf0000f00
   2cc90:	stmdbge	ip, {r1, r3, r5, r6, r8, pc}
   2cc94:			; <UNDEFINED> instruction: 0x4652465b
   2cc98:			; <UNDEFINED> instruction: 0xf7d82003
   2cc9c:			; <UNDEFINED> instruction: 0x4604edf6
   2cca0:			; <UNDEFINED> instruction: 0xf7d84658
   2cca4:	stccs	13, cr14, [r0], {66}	; 0x42
   2cca8:	ldmib	sp, {r7, r8, ip, lr, pc}^
   2ccac:	ldrtmi	r0, [r4], -fp, lsl #2
   2ccb0:			; <UNDEFINED> instruction: 0xf7d89a0d
   2ccb4:	stmdals	ip, {r1, r2, r3, r6, r8, fp, sp, lr, pc}
   2ccb8:	stmdb	r4!, {r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2ccbc:	ldmibmi	sp, {r0, r2, r3, r6, r7, r8, r9, sl, sp, lr, pc}^
   2ccc0:			; <UNDEFINED> instruction: 0x46284632
   2ccc4:			; <UNDEFINED> instruction: 0xf7d84479
   2ccc8:	strmi	lr, [r4], -r4, asr #21
   2cccc:			; <UNDEFINED> instruction: 0xf7d8b360
   2ccd0:			; <UNDEFINED> instruction: 0xf100ef42
   2ccd4:			; <UNDEFINED> instruction: 0xf1ba3aff
   2ccd8:	stcle	15, cr0, [r5, #-0]
   2ccdc:	cmpls	r8, #14614528	; 0xdf0000	; <UNPREDICTABLE>
   2cce0:	ldrbtmi	sl, [r9], #3853	; 0xf0d
   2cce4:			; <UNDEFINED> instruction: 0xf1bae002
   2cce8:	andsle	r0, sp, r1, lsl #20
   2ccec:			; <UNDEFINED> instruction: 0x4651463a
   2ccf0:			; <UNDEFINED> instruction: 0xf7d84620
   2ccf4:	stmdacs	r0, {r1, r2, r4, r5, r6, r7, r8, fp, sp, lr, pc}
   2ccf8:	bls	3a10d4 <npth_sleep@plt+0x39b3ec>
   2ccfc:	mvnsle	r2, r5, lsl #20
   2cd00:			; <UNDEFINED> instruction: 0xf7d84649
   2cd04:	stmdacs	r0, {r1, r2, r6, r8, fp, sp, lr, pc}
   2cd08:	strtmi	sp, [r0], -sp, ror #3
   2cd0c:			; <UNDEFINED> instruction: 0xf7d84fcb
   2cd10:	stmibmi	fp, {r1, r4, r5, r7, fp, sp, lr, pc}^
   2cd14:	andcs	r9, pc, #720896	; 0xb0000
   2cd18:	ldrbtmi	r4, [pc], #-1145	; 2cd20 <npth_sleep@plt+0x27038>
   2cd1c:			; <UNDEFINED> instruction: 0xf04f3148
   2cd20:			; <UNDEFINED> instruction: 0xf7d80901
   2cd24:			; <UNDEFINED> instruction: 0xe77be916
   2cd28:			; <UNDEFINED> instruction: 0xf7d84620
   2cd2c:	stmibmi	r5, {r2, r5, r7, fp, sp, lr, pc}^
   2cd30:	andscs	r9, r4, #720896	; 0xb0000
   2cd34:	cmpcc	r8, r9, ror r4
   2cd38:	stmdb	sl, {r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2cd3c:	andcs	r4, r0, #3178496	; 0x308000
   2cd40:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   2cd44:	b	fe16acac <npth_sleep@plt+0xfe164fc4>
   2cd48:	stmdacs	r0, {r2, r9, sl, lr}
   2cd4c:	mrshi	pc, (UNDEF: 0)	; <UNPREDICTABLE>
   2cd50:			; <UNDEFINED> instruction: 0xf7d84640
   2cd54:	tstcs	r1, r8, lsl r9
   2cd58:			; <UNDEFINED> instruction: 0xf7d84620
   2cd5c:	pkhbtmi	lr, r0, r6, lsl #26
   2cd60:			; <UNDEFINED> instruction: 0xf7d84620
   2cd64:			; <UNDEFINED> instruction: 0xf1b8e888
   2cd68:			; <UNDEFINED> instruction: 0xf0000f00
   2cd6c:	ldmibmi	r7!, {r0, r4, r5, r6, r7, pc}
   2cd70:	ldrbtmi	r4, [r9], #-1600	; 0xfffff9c0
   2cd74:	svc	0x00b4f7d7
   2cd78:			; <UNDEFINED> instruction: 0xf0002800
   2cd7c:	ldmibmi	r4!, {r0, r4, r8, pc}
   2cd80:	ldrbtmi	r4, [r9], #-1600	; 0xfffff9c0
   2cd84:	svc	0x00acf7d7
   2cd88:			; <UNDEFINED> instruction: 0xf0002800
   2cd8c:	ldmibmi	r1!, {r0, r3, r8, pc}
   2cd90:	ldrbtmi	r4, [r9], #-1600	; 0xfffff9c0
   2cd94:	svc	0x00a4f7d7
   2cd98:			; <UNDEFINED> instruction: 0xf0002800
   2cd9c:	stmibmi	lr!, {r1, r5, r8, pc}
   2cda0:	ldrbtmi	r4, [r9], #-1600	; 0xfffff9c0
   2cda4:	svc	0x009cf7d7
   2cda8:			; <UNDEFINED> instruction: 0xf0002800
   2cdac:	stmibmi	fp!, {r1, r3, r4, r8, pc}
   2cdb0:	ldrbtmi	r4, [r9], #-1600	; 0xfffff9c0
   2cdb4:	svc	0x0094f7d7
   2cdb8:	stmibmi	r9!, {r3, r4, r5, r8, ip, sp, pc}
   2cdbc:	ldrbtmi	r4, [r9], #-1600	; 0xfffff9c0
   2cdc0:	svc	0x008ef7d7
   2cdc4:			; <UNDEFINED> instruction: 0xf0402800
   2cdc8:	stmibmi	r6!, {r0, r1, r6, r7, pc}
   2cdcc:	svcmi	0x00a6220f
   2cdd0:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   2cdd4:	stmdals	fp, {r0, r3, r4, r5, r6, sl, lr}
   2cdd8:	ldrbtmi	r3, [pc], #-312	; 2cde0 <npth_sleep@plt+0x270f8>
   2cddc:	ldm	r8!, {r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2cde0:	stmibmi	r2!, {r1, r2, r3, r4, r8, r9, sl, sp, lr, pc}
   2cde4:	svcmi	0x00a2220b
   2cde8:	ldrbtmi	r4, [r9], #-1713	; 0xfffff94f
   2cdec:	tstcc	ip, fp, lsl #16
   2cdf0:			; <UNDEFINED> instruction: 0xf7d8447f
   2cdf4:	ldr	lr, [r3, -lr, lsr #17]
   2cdf8:	strbmi	r9, [lr], -r9, lsl #6
   2cdfc:	blcs	53a94 <npth_sleep@plt+0x4ddac>
   2ce00:	addhi	pc, pc, r0
   2ce04:			; <UNDEFINED> instruction: 0xa018f8dd
   2ce08:			; <UNDEFINED> instruction: 0xf7d84650
   2ce0c:	strmi	lr, [r1], sl, ror #23
   2ce10:	bl	1fead78 <npth_sleep@plt+0x1fe5090>
   2ce14:	ldrbmi	r4, [r0], -r7, lsl #12
   2ce18:	svc	0x005af7d7
   2ce1c:	bl	3aa2c <npth_sleep@plt+0x34d44>
   2ce20:	ldrtmi	r0, [r8], #-64	; 0xffffffc0
   2ce24:	svc	0x000cf7d7
   2ce28:	strmi	r9, [r7], -r7, lsl #22
   2ce2c:	blls	284e94 <npth_sleep@plt+0x27f1ac>
   2ce30:			; <UNDEFINED> instruction: 0xf0002800
   2ce34:	strbmi	r8, [r8], -r6, asr #1
   2ce38:			; <UNDEFINED> instruction: 0xf7d89309
   2ce3c:	strbmi	lr, [r9], -sl, ror #22
   2ce40:	ldrtmi	r4, [r8], -r2, lsl #12
   2ce44:	ldmda	sl!, {r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2ce48:			; <UNDEFINED> instruction: 0xf7d84648
   2ce4c:	blls	1e7bdc <npth_sleep@plt+0x1e1ef4>
   2ce50:	blcs	75740 <npth_sleep@plt+0x6fa58>
   2ce54:	bl	213a80 <npth_sleep@plt+0x20dd98>
   2ce58:	ldrtpl	r0, [sl], #-2816	; 0xfffff500
   2ce5c:	beq	a9290 <npth_sleep@plt+0xa35a8>
   2ce60:	addhi	pc, fp, r0
   2ce64:	movwls	r9, #38918	; 0x9806
   2ce68:	svc	0x0032f7d7
   2ce6c:	bmi	fe093a98 <npth_sleep@plt+0xfe08ddb0>
   2ce70:	ldrbtmi	r4, [sl], #-3969	; 0xfffff07f
   2ce74:	ldrbtmi	r9, [pc], #-514	; 2ce7c <npth_sleep@plt+0x27194>
   2ce78:	smladls	r1, sl, r6, r4
   2ce7c:	subeq	lr, r0, r0, lsl #22
   2ce80:	ldmdami	lr!, {r0, r6, sl, fp, ip}^
   2ce84:	andls	r4, r0, r8, ror r4
   2ce88:			; <UNDEFINED> instruction: 0xf7d84650
   2ce8c:			; <UNDEFINED> instruction: 0x4607ef16
   2ce90:			; <UNDEFINED> instruction: 0xf0002800
   2ce94:	bmi	1ecd0f4 <npth_sleep@plt+0x1ec740c>
   2ce98:	ldmdbeq	r8!, {r0, r2, r3, r8, ip, sp, lr, pc}
   2ce9c:	ldrbtmi	r4, [sl], #-1537	; 0xfffff9ff
   2cea0:			; <UNDEFINED> instruction: 0xf0034648
   2cea4:	strmi	pc, [r3], -r5, lsl #19
   2cea8:			; <UNDEFINED> instruction: 0xf0402800
   2ceac:	stmdbls	r6, {r0, r2, r7, pc}
   2ceb0:			; <UNDEFINED> instruction: 0xf7d7980b
   2ceb4:	andls	lr, r5, lr, lsr #31
   2ceb8:			; <UNDEFINED> instruction: 0xf7d79806
   2cebc:	stmdbls	r5, {r1, r3, r8, r9, sl, fp, sp, lr, pc}
   2cec0:	strbmi	r4, [r8], -r2, lsl #12
   2cec4:			; <UNDEFINED> instruction: 0xf978f003
   2cec8:	stmdacs	r0, {r0, r1, r9, sl, lr}
   2cecc:			; <UNDEFINED> instruction: 0x4648d174
   2ced0:	blx	ff0e8ee4 <npth_sleep@plt+0xff0e31fc>
   2ced4:	ldrtmi	r4, [r8], -r1, lsl #13
   2ced8:	mcr	7, 4, pc, cr8, cr8, {6}	; <UNPREDICTABLE>
   2cedc:	ldrtmi	r4, [r8], -r3, lsl #12
   2cee0:			; <UNDEFINED> instruction: 0xf7d8461f
   2cee4:			; <UNDEFINED> instruction: 0xf1b9e9ce
   2cee8:			; <UNDEFINED> instruction: 0xf0400f00
   2ceec:	bl	30d10c <npth_sleep@plt+0x307424>
   2cef0:			; <UNDEFINED> instruction: 0xf80a0307
   2cef4:	ldrmi	r9, [sl, #7]
   2cef8:	movwcc	sp, #4619	; 0x120b
   2cefc:	bleq	e9330 <npth_sleep@plt+0xe3648>
   2cf00:	ldrmi	lr, [fp, #3]
   2cf04:	andls	pc, r0, r3, lsl #17
   2cf08:			; <UNDEFINED> instruction: 0xf813d003
   2cf0c:	bcs	f78318 <npth_sleep@plt+0xf72630>
   2cf10:	blls	2212f4 <npth_sleep@plt+0x21b60c>
   2cf14:			; <UNDEFINED> instruction: 0xf7d86818
   2cf18:	blls	267b10 <npth_sleep@plt+0x261e28>
   2cf1c:	andsvs	r3, r8, r1
   2cf20:	stmdals	r6, {r0, r3, r5, r9, sl, sp, lr, pc}
   2cf24:	mrc	7, 6, APSR_nzcv, cr4, cr7, {6}
   2cf28:	andsvs	r9, r8, r8, lsl #22
   2cf2c:	mcr	7, 4, pc, cr8, cr7, {6}	; <UNPREDICTABLE>
   2cf30:	strmi	r9, [r7], -r7, lsl #22
   2cf34:	stmdacs	r0, {r3, r4, sp, lr}
   2cf38:	stmdbls	r6, {r0, r1, r6, ip, lr, pc}
   2cf3c:			; <UNDEFINED> instruction: 0xf7d7980b
   2cf40:	blls	268ce8 <npth_sleep@plt+0x263000>
   2cf44:			; <UNDEFINED> instruction: 0x4601681a
   2cf48:			; <UNDEFINED> instruction: 0xf7d74638
   2cf4c:			; <UNDEFINED> instruction: 0xe612efb8
   2cf50:	strcs	r4, [r0], #-2865	; 0xfffff4cf
   2cf54:	ldmpl	r3, {r0, r2, r9, fp, ip, pc}^
   2cf58:			; <UNDEFINED> instruction: 0x0636681e
   2cf5c:	ldrbtmi	pc, [lr], r6	; <UNPREDICTABLE>
   2cf60:	ldrteq	pc, [ip], r6, asr #32	; <UNPREDICTABLE>
   2cf64:	blmi	b66788 <npth_sleep@plt+0xb60aa0>
   2cf68:	ldmpl	r3, {r0, r2, r9, fp, ip, pc}^
   2cf6c:			; <UNDEFINED> instruction: 0x0636681e
   2cf70:	ldrbtmi	pc, [lr], r6	; <UNPREDICTABLE>
   2cf74:	ldrbeq	pc, [r3], -r6, asr #32	; <UNPREDICTABLE>
   2cf78:			; <UNDEFINED> instruction: 0xf8dde619
   2cf7c:	stmdals	fp, {r3, r4, ip, pc}
   2cf80:			; <UNDEFINED> instruction: 0xf7d74649
   2cf84:	strmi	lr, [r7], -r6, asr #30
   2cf88:			; <UNDEFINED> instruction: 0xf7d74648
   2cf8c:	ldrbmi	lr, [r2], -r2, lsr #29
   2cf90:	ldrtmi	r4, [r8], -r1, lsl #12
   2cf94:	blx	6eaf86 <npth_sleep@plt+0x6e529e>
   2cf98:			; <UNDEFINED> instruction: 0xf7f24650
   2cf9c:	ldr	pc, [r8, fp, lsr #30]!
   2cfa0:	andcs	r4, pc, #56, 18	; 0xe0000
   2cfa4:			; <UNDEFINED> instruction: 0xf04f4f38
   2cfa8:	ldrbtmi	r0, [r9], #-2304	; 0xfffff700
   2cfac:	tstcc	r8, fp, lsl #16
   2cfb0:			; <UNDEFINED> instruction: 0xf7d7447f
   2cfb4:	ldrt	lr, [r3], -lr, asr #31
   2cfb8:			; <UNDEFINED> instruction: 0x461e4638
   2cfbc:	stmdb	r0!, {r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2cfc0:	bls	1a672c <npth_sleep@plt+0x1a0a44>
   2cfc4:	ldmpl	r3, {r2, r4, r8, r9, fp, lr}^
   2cfc8:			; <UNDEFINED> instruction: 0xf7d8681f
   2cfcc:			; <UNDEFINED> instruction: 0x4606eada
   2cfd0:			; <UNDEFINED> instruction: 0xf43f2800
   2cfd4:			; <UNDEFINED> instruction: 0x063badd0
   2cfd8:			; <UNDEFINED> instruction: 0xf003b286
   2cfdc:	tstmi	lr, #-134217725	; 0xf8000003
   2cfe0:	stmdbmi	sl!, {r0, r3, r6, r7, r8, sl, sp, lr, pc}
   2cfe4:	svcmi	0x002a220f
   2cfe8:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   2cfec:	stmdals	fp, {r0, r3, r4, r5, r6, sl, lr}
   2cff0:	ldrbtmi	r3, [pc], #-296	; 2cff8 <npth_sleep@plt+0x27310>
   2cff4:	svc	0x00acf7d7
   2cff8:			; <UNDEFINED> instruction: 0x464ee612
   2cffc:			; <UNDEFINED> instruction: 0xf7d8e5bb
   2d000:	strmi	lr, [r4], -r6, lsl #16
   2d004:	svclt	0x0000e57e
   2d008:	andeq	r1, r2, r0, asr #30
   2d00c:	muleq	r0, ip, r5
   2d010:	andeq	r9, r0, r4, lsl #27
   2d014:	andeq	r1, r2, r6, lsl pc
   2d018:	ldrdeq	r0, [r0], -r8
   2d01c:	andeq	r1, r2, sl, ror lr
   2d020:	andeq	r6, r0, lr, lsr r2
   2d024:	andeq	r9, r0, sl, lsr #29
   2d028:	andeq	ip, r0, r2, asr #10
   2d02c:	muleq	r1, r4, r2
   2d030:	andeq	r5, r0, r6, lsl #24
   2d034:	muleq	r0, r8, r4
   2d038:	andeq	fp, r0, r2, lsl #9
   2d03c:	andeq	sl, r0, sl, ror r3
   2d040:	muleq	r1, r0, r1
   2d044:	andeq	r0, r1, r4, ror r1
   2d048:			; <UNDEFINED> instruction: 0x0000c2b2
   2d04c:	andeq	sl, r0, r2, lsl #7
   2d050:	andeq	sl, r0, r6, ror #6
   2d054:	andeq	sl, r0, lr, lsl #7
   2d058:	andeq	sl, r0, r2, ror r3
   2d05c:	muleq	r0, sl, r3
   2d060:	andeq	sl, r0, r2, lsl #7
   2d064:	ldrdeq	r0, [r1], -r4
   2d068:			; <UNDEFINED> instruction: 0x0000a2ba
   2d06c:	strheq	r0, [r1], -lr
   2d070:	ldrdeq	sl, [r0], -r4
   2d074:	andeq	sl, r0, r6, lsr #32
   2d078:			; <UNDEFINED> instruction: 0xfffffc3f
   2d07c:			; <UNDEFINED> instruction: 0xfffffc2d
   2d080:	andeq	r9, r0, sl, ror sl
   2d084:	strdeq	pc, [r0], -lr
   2d088:	andeq	sl, r0, r4, ror #1
   2d08c:			; <UNDEFINED> instruction: 0x0000febc
   2d090:	andeq	sl, r0, r2, lsr #1
   2d094:	addlt	fp, r2, r0, lsl r5
   2d098:	strls	r2, [r0], #-1024	; 0xfffffc00
   2d09c:	stc2	7, cr15, [lr, #-1020]	; 0xfffffc04
   2d0a0:	ldclt	0, cr11, [r0, #-8]
   2d0a4:	addlt	fp, r6, r0, lsl r5
   2d0a8:	ldrd	pc, [r0], #-143	; 0xffffff71
   2d0ac:			; <UNDEFINED> instruction: 0xf8df4614
   2d0b0:	andcs	ip, r1, #64	; 0x40
   2d0b4:	andls	r4, r0, #-33554432	; 0xfe000000
   2d0b8:	bge	157ccc <npth_sleep@plt+0x151fe4>
   2d0bc:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
   2d0c0:	ldrdgt	pc, [r0], -ip
   2d0c4:	andsgt	pc, r4, sp, asr #17
   2d0c8:	stceq	0, cr15, [r0], {79}	; 0x4f
   2d0cc:	ldc2l	7, cr15, [r6], #1020	; 0x3fc
   2d0d0:	bmi	253ce8 <npth_sleep@plt+0x24e000>
   2d0d4:	ldrbtmi	r6, [sl], #-35	; 0xffffffdd
   2d0d8:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
   2d0dc:	blls	18714c <npth_sleep@plt+0x181464>
   2d0e0:	qaddle	r4, sl, r1
   2d0e4:	ldclt	0, cr11, [r0, #-24]	; 0xffffffe8
   2d0e8:	svc	0x0090f7d7
   2d0ec:	andeq	r1, r2, ip, asr r9
   2d0f0:	muleq	r0, ip, r5
   2d0f4:	andeq	r1, r2, sl, lsr r9
   2d0f8:	ldrlt	r4, [r0, #-2324]	; 0xfffff6ec
   2d0fc:			; <UNDEFINED> instruction: 0x46044479
   2d100:	stcl	7, cr15, [lr, #860]!	; 0x35c
   2d104:	ldmdbmi	r2, {r3, r5, r8, ip, sp, pc}
   2d108:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   2d10c:	stcl	7, cr15, [r8, #860]!	; 0x35c
   2d110:	vldrlt.16	s22, [r0, #-0]	; <UNPREDICTABLE>
   2d114:	strtmi	r4, [r0], -pc, lsl #18
   2d118:			; <UNDEFINED> instruction: 0xf7d74479
   2d11c:	orrlt	lr, r0, r2, ror #27
   2d120:	strtmi	r4, [r0], -sp, lsl #18
   2d124:			; <UNDEFINED> instruction: 0xf7d74479
   2d128:	ldrdlt	lr, [r0, #-220]!	; 0xffffff24
   2d12c:	strtmi	r4, [r0], -fp, lsl #18
   2d130:			; <UNDEFINED> instruction: 0xf7d74479
   2d134:	stmdacs	r0, {r1, r2, r4, r6, r7, r8, sl, fp, sp, lr, pc}
   2d138:	andcs	fp, r3, ip, lsl #30
   2d13c:	rscscc	pc, pc, pc, asr #32
   2d140:	andcs	fp, r1, r0, lsl sp
   2d144:	andcs	fp, r2, r0, lsl sp
   2d148:	svclt	0x0000bd10
   2d14c:	andeq	pc, r0, ip, lsl lr	; <UNPREDICTABLE>
   2d150:	andeq	ip, r0, r2, asr r1
   2d154:	andeq	sl, r0, ip, lsl ip
   2d158:	strdeq	pc, [r0], -r8
   2d15c:	strdeq	pc, [r0], -r4
   2d160:	stmdale	pc, {r0, r1, fp, sp}	; <UNPREDICTABLE>
   2d164:			; <UNDEFINED> instruction: 0xf000e8df
   2d168:	stmdaeq	fp, {r0, r2, r9}
   2d16c:	ldrbtmi	r4, [r8], #-2055	; 0xfffff7f9
   2d170:	stmdami	r7, {r4, r5, r6, r8, r9, sl, lr}
   2d174:			; <UNDEFINED> instruction: 0x47704478
   2d178:	ldrbtmi	r4, [r8], #-2054	; 0xfffff7fa
   2d17c:	stmdami	r6, {r4, r5, r6, r8, r9, sl, lr}
   2d180:			; <UNDEFINED> instruction: 0x47704478
   2d184:	ldrbtmi	r4, [r8], #-2053	; 0xfffff7fb
   2d188:	svclt	0x00004770
   2d18c:	andeq	sl, r0, r6, asr #23
   2d190:	andeq	pc, r0, r4, lsr #27
   2d194:	andeq	pc, r0, sl, lsr #27
   2d198:	muleq	r0, ip, sp
   2d19c:	andeq	sl, r0, lr, lsl r8
   2d1a0:	ldrlt	r4, [r0, #-2320]	; 0xfffff6f0
   2d1a4:			; <UNDEFINED> instruction: 0x46044479
   2d1a8:	ldc	7, cr15, [sl, #860]	; 0x35c
   2d1ac:	stmdbmi	lr, {r3, r5, r8, ip, sp, pc}
   2d1b0:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   2d1b4:	ldc	7, cr15, [r4, #860]	; 0x35c
   2d1b8:	vldrlt.16	s22, [r0, #-0]	; <UNPREDICTABLE>
   2d1bc:	strtmi	r4, [r0], -fp, lsl #18
   2d1c0:			; <UNDEFINED> instruction: 0xf7d74479
   2d1c4:	stmdblt	r8, {r1, r2, r3, r7, r8, sl, fp, sp, lr, pc}
   2d1c8:	ldclt	0, cr2, [r0, #-4]
   2d1cc:	strtmi	r4, [r0], -r8, lsl #18
   2d1d0:			; <UNDEFINED> instruction: 0xf7d74479
   2d1d4:	stmdacs	r0, {r1, r2, r7, r8, sl, fp, sp, lr, pc}
   2d1d8:	andcs	fp, r2, ip, lsl #30
   2d1dc:	rscscc	pc, pc, pc, asr #32
   2d1e0:	svclt	0x0000bd10
   2d1e4:	andeq	r3, r0, r8, asr #27
   2d1e8:	andeq	pc, r0, lr, ror sp	; <UNPREDICTABLE>
   2d1ec:	andeq	pc, r0, r8, ror sp	; <UNPREDICTABLE>
   2d1f0:	andeq	r4, r0, ip, ror #31
   2d1f4:	andle	r2, fp, r1, lsl #16
   2d1f8:	andle	r2, r3, r2, lsl #16
   2d1fc:	stmdami	r6, {r3, r5, r8, ip, sp, pc}
   2d200:			; <UNDEFINED> instruction: 0x47704478
   2d204:	ldrbtmi	r4, [r8], #-2053	; 0xfffff7fb
   2d208:	stmdami	r5, {r4, r5, r6, r8, r9, sl, lr}
   2d20c:			; <UNDEFINED> instruction: 0x47704478
   2d210:	ldrbtmi	r4, [r8], #-2052	; 0xfffff7fc
   2d214:	svclt	0x00004770
   2d218:	andeq	sl, r0, r4, lsr #15
   2d21c:			; <UNDEFINED> instruction: 0x00004fb6
   2d220:	andeq	pc, r0, r4, lsr #26
   2d224:	andeq	pc, r0, r6, lsr #26
   2d228:	svcmi	0x00f0e92d
   2d22c:	stc	6, cr4, [sp, #-12]!
   2d230:	strmi	r8, [fp], r4, lsl #22
   2d234:			; <UNDEFINED> instruction: 0x46584ab5
   2d238:	strcs	r4, [r0, #-2485]	; 0xfffff64b
   2d23c:	bcc	fe468a68 <npth_sleep@plt+0xfe462d80>
   2d240:	ldrbtmi	r4, [sl], #-2996	; 0xfffff44c
   2d244:			; <UNDEFINED> instruction: 0xf10db0c7
   2d248:	ldrbtmi	r0, [r9], #-2052	; 0xfffff7fc
   2d24c:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   2d250:			; <UNDEFINED> instruction: 0xf04f9345
   2d254:	stmib	r8, {r8, r9}^
   2d258:	stmib	r8, {r8, sl, ip, lr}^
   2d25c:			; <UNDEFINED> instruction: 0xf7d85502
   2d260:	strmi	lr, [r4], -r0, lsl #24
   2d264:			; <UNDEFINED> instruction: 0xf0002800
   2d268:	blmi	feb0d714 <npth_sleep@plt+0xfeb07a2c>
   2d26c:	stcge	6, cr4, [r5, #-676]	; 0xfffffd5c
   2d270:	ldrbtmi	r4, [fp], #-1614	; 0xfffff9b2
   2d274:	cfmadd32	mvax6, mvfx4, mvfx8, mvfx10
   2d278:	blmi	fea3bac0 <npth_sleep@plt+0xfea35dd8>
   2d27c:	mcr	4, 0, r4, cr8, cr11, {3}
   2d280:	blmi	fe9fbcc8 <npth_sleep@plt+0xfe9f5fe0>
   2d284:	mcr	4, 0, r4, cr9, cr11, {3}
   2d288:			; <UNDEFINED> instruction: 0x46223a10
   2d28c:			; <UNDEFINED> instruction: 0x462821ff
   2d290:	stcl	7, cr15, [sl, #860]	; 0x35c
   2d294:	stmdavc	fp!, {r4, r5, r6, r8, r9, ip, sp, pc}
   2d298:	blcs	3aaa4 <npth_sleep@plt+0x34dbc>
   2d29c:	strtmi	sp, [r8], -fp, asr #32
   2d2a0:	ldmdb	r6!, {r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2d2a4:	stcpl	8, cr3, [fp], #-4
   2d2a8:	svclt	0x00042b0a
   2d2ac:	strtpl	r2, [fp], #-768	; 0xfffffd00
   2d2b0:	stmdavc	r9!, {r0, r6, r8, ip, lr, pc}
   2d2b4:	svceq	0x0000f1b9
   2d2b8:	stmdbcs	r3!, {r1, r5, r6, ip, lr, pc}
   2d2bc:	addshi	pc, fp, r0
   2d2c0:	svclt	0x0018292e
   2d2c4:			; <UNDEFINED> instruction: 0xf0004629
   2d2c8:			; <UNDEFINED> instruction: 0xf8d880a1
   2d2cc:	blcs	392f4 <npth_sleep@plt+0x3360c>
   2d2d0:	addshi	pc, r4, r0
   2d2d4:			; <UNDEFINED> instruction: 0xf7fb4640
   2d2d8:	mrc	9, 0, APSR_nzcv, cr8, cr3, {0}
   2d2dc:	andcs	r1, r1, #144, 20	; 0x90000
   2d2e0:			; <UNDEFINED> instruction: 0xf7fb4640
   2d2e4:			; <UNDEFINED> instruction: 0x4622f8d3
   2d2e8:			; <UNDEFINED> instruction: 0x462821ff
   2d2ec:	ldc	7, cr15, [ip, #860]	; 0x35c
   2d2f0:	bicsle	r2, r0, r0, lsl #16
   2d2f4:			; <UNDEFINED> instruction: 0xf1ba4620
   2d2f8:			; <UNDEFINED> instruction: 0xf0000f00
   2d2fc:			; <UNDEFINED> instruction: 0xf7d880c9
   2d300:			; <UNDEFINED> instruction: 0xf8d8ea78
   2d304:	blcs	3932c <npth_sleep@plt+0x33644>
   2d308:	adcshi	pc, r8, r0, asr #32
   2d30c:	ldrdcc	pc, [ip], -r8
   2d310:			; <UNDEFINED> instruction: 0xf0402b00
   2d314:	strcs	r8, [r0], #-179	; 0xffffff4d
   2d318:	blmi	1fbfd28 <npth_sleep@plt+0x1fba040>
   2d31c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2d320:	blls	1187390 <npth_sleep@plt+0x11816a8>
   2d324:			; <UNDEFINED> instruction: 0xf040405a
   2d328:	strtmi	r8, [r0], -pc, ror #1
   2d32c:	ldc	0, cr11, [sp], #284	; 0x11c
   2d330:	pop	{r2, r8, r9, fp, pc}
   2d334:	qsub8mi	r8, r0, r0
   2d338:	ldcl	7, cr15, [r8], #-864	; 0xfffffca0
   2d33c:	svccc	0x00fff1b0
   2d340:	stmdacs	sl, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
   2d344:	andcs	fp, r1, r4, lsl pc
   2d348:	mvnsle	r2, r0
   2d34c:	andcs	r7, r5, #2818048	; 0x2b0000
   2d350:	bne	468bb8 <npth_sleep@plt+0x462ed0>
   2d354:	svclt	0x00142b00
   2d358:	beq	18a949c <npth_sleep@plt+0x18a37b4>
   2d35c:	beq	13294a0 <npth_sleep@plt+0x13237b8>
   2d360:	mcr	7, 2, pc, cr2, cr7, {6}	; <UNPREDICTABLE>
   2d364:	ldrbmi	r4, [r0], -r7, lsl #12
   2d368:	bl	f6b2d0 <npth_sleep@plt+0xf655e8>
   2d36c:			; <UNDEFINED> instruction: 0x46324659
   2d370:	ldrtmi	r4, [r8], -r3, lsl #12
   2d374:			; <UNDEFINED> instruction: 0xf9b2f7f6
   2d378:			; <UNDEFINED> instruction: 0xf1b97829
   2d37c:	orrsle	r0, ip, r0, lsl #30
   2d380:	svclt	0x00182909
   2d384:	svclt	0x00082920
   2d388:	cmple	sl, sl, lsr #12
   2d38c:	svccc	0x0001f812
   2d390:	svclt	0x00182b09
   2d394:	rscsle	r2, r9, r0, lsr #22
   2d398:	svclt	0x00182b23
   2d39c:	suble	r2, sp, r0, lsl #22
   2d3a0:	tstle	r4, lr, lsr #18
   2d3a4:	blcs	28b558 <npth_sleep@plt+0x285870>
   2d3a8:	blcs	85d010 <npth_sleep@plt+0x857328>
   2d3ac:	mrc	1, 0, sp, cr9, cr4, {0}
   2d3b0:	andcs	r1, r5, #16, 20	; 0x10000
   2d3b4:	strmi	r2, [r1], r0
   2d3b8:	mrc	7, 0, APSR_nzcv, cr6, cr7, {6}
   2d3bc:	andcs	r4, r5, #1474560	; 0x168000
   2d3c0:			; <UNDEFINED> instruction: 0x46074479
   2d3c4:			; <UNDEFINED> instruction: 0xf7d74648
   2d3c8:			; <UNDEFINED> instruction: 0x4632ee10
   2d3cc:			; <UNDEFINED> instruction: 0x46034659
   2d3d0:			; <UNDEFINED> instruction: 0xf7f64638
   2d3d4:			; <UNDEFINED> instruction: 0xe758f951
   2d3d8:			; <UNDEFINED> instruction: 0xf7f24628
   2d3dc:	mrc	10, 0, APSR_nzcv, cr9, cr11, {2}
   2d3e0:			; <UNDEFINED> instruction: 0xf10d1a90
   2d3e4:			; <UNDEFINED> instruction: 0xf7d70015
   2d3e8:	stmdblt	r0!, {r2, r3, r4, r5, r6, sl, fp, sp, lr, pc}
   2d3ec:	orrvs	pc, r0, pc, asr #8
   2d3f0:			; <UNDEFINED> instruction: 0xf7fb4640
   2d3f4:			; <UNDEFINED> instruction: 0xf04ff817
   2d3f8:	strb	r0, [r6, -r1, lsl #18]
   2d3fc:	ldrdcc	pc, [ip], -r8
   2d400:			; <UNDEFINED> instruction: 0xf47f2b00
   2d404:			; <UNDEFINED> instruction: 0xf04faf67
   2d408:	ldr	r0, [lr, -r1, lsl #18]!
   2d40c:	blcs	28b5c0 <npth_sleep@plt+0x2858d8>
   2d410:	blcs	85d078 <npth_sleep@plt+0x857390>
   2d414:			; <UNDEFINED> instruction: 0xf10dbf08
   2d418:			; <UNDEFINED> instruction: 0xf43f0116
   2d41c:	qsaxmi	sl, r8, r6
   2d420:	blx	e6b3f0 <npth_sleep@plt+0xe65708>
   2d424:	ldrdcc	pc, [r8], -r8
   2d428:			; <UNDEFINED> instruction: 0xf47f2b00
   2d42c:			; <UNDEFINED> instruction: 0xf8d8af63
   2d430:	blcs	39468 <npth_sleep@plt+0x33780>
   2d434:	svcge	0x005ef47f
   2d438:	bllt	f0b5ec <npth_sleep@plt+0xf05904>
   2d43c:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   2d440:	strmi	lr, [fp], -r3, lsr #14
   2d444:			; <UNDEFINED> instruction: 0xf7d8e7a8
   2d448:	ldmdbmi	r8!, {r2, r3, r4, r7, fp, sp, lr, pc}
   2d44c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   2d450:	ldrbmi	fp, [r0], -r5, lsl #5
   2d454:	stcl	7, cr15, [r8, #860]	; 0x35c
   2d458:	strtmi	r4, [r8], -r7, lsl #12
   2d45c:	b	ff0eb3c4 <npth_sleep@plt+0xff0e56dc>
   2d460:			; <UNDEFINED> instruction: 0x46594632
   2d464:	ldrtmi	r4, [r8], -r3, lsl #12
   2d468:			; <UNDEFINED> instruction: 0xf938f7f6
   2d46c:			; <UNDEFINED> instruction: 0xf7d84620
   2d470:			; <UNDEFINED> instruction: 0xf8d8e9c0
   2d474:	blcs	3949c <npth_sleep@plt+0x337b4>
   2d478:	orrslt	sp, sp, r9, lsr r0
   2d47c:	tstcs	r0, r0, asr #12
   2d480:			; <UNDEFINED> instruction: 0xf890f7fb
   2d484:			; <UNDEFINED> instruction: 0xf7d72400
   2d488:	smlsldx	lr, r5, lr, sp
   2d48c:	ldrb	r7, [r7, -r9, lsr #16]!
   2d490:	stcl	7, cr15, [r2], #860	; 0x35c
   2d494:	bicsle	r2, r6, r0, lsl #16
   2d498:			; <UNDEFINED> instruction: 0xf7d84620
   2d49c:			; <UNDEFINED> instruction: 0xf8d8e9aa
   2d4a0:	cmnlt	r3, #8
   2d4a4:	andcs	r4, r1, #557056	; 0x88000
   2d4a8:	ldrbtmi	r4, [r9], #-1600	; 0xfffff9c0
   2d4ac:			; <UNDEFINED> instruction: 0xffeef7fa
   2d4b0:	tstcs	r0, r0, asr #12
   2d4b4:			; <UNDEFINED> instruction: 0xf876f7fb
   2d4b8:	str	r4, [sp, -r4, lsl #12]!
   2d4bc:	stmia	r2, {r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2d4c0:	blcs	c74d4 <npth_sleep@plt+0xc17ec>
   2d4c4:	svcge	0x0027f43f
   2d4c8:	ldmda	sl, {r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2d4cc:	andcs	r4, r5, #409600	; 0x64000
   2d4d0:			; <UNDEFINED> instruction: 0x46064479
   2d4d4:			; <UNDEFINED> instruction: 0xf7d74620
   2d4d8:	strmi	lr, [r5], -r8, lsl #27
   2d4dc:			; <UNDEFINED> instruction: 0xf7d8b2b0
   2d4e0:	ldrbmi	lr, [r9], -r2, lsl #21
   2d4e4:	strtmi	r4, [r8], -r2, lsl #12
   2d4e8:			; <UNDEFINED> instruction: 0xf8f8f7f6
   2d4ec:			; <UNDEFINED> instruction: 0xf8d8e714
   2d4f0:	blcs	39528 <npth_sleep@plt+0x33840>
   2d4f4:	svcge	0x000ff43f
   2d4f8:	sbcsle	r2, r3, r0, lsl #26
   2d4fc:			; <UNDEFINED> instruction: 0xf8d8e7be
   2d500:	blcs	39538 <npth_sleep@plt+0x33850>
   2d504:	str	sp, [r6, -lr, asr #3]
   2d508:	stc	7, cr15, [r0, #860]	; 0x35c
   2d50c:	andeq	r1, r2, lr, asr #15
   2d510:	andeq	ip, r0, r6, ror #5
   2d514:	muleq	r0, ip, r5
   2d518:	andeq	fp, r0, sl, asr #31
   2d51c:	andeq	lr, r0, r4, ror sp
   2d520:			; <UNDEFINED> instruction: 0x0000bfb8
   2d524:	strdeq	r1, [r2], -r4
   2d528:	andeq	pc, r0, r0, lsl #23
   2d52c:	andeq	fp, r0, lr, lsr pc
   2d530:	andeq	r9, r0, lr, ror #8
   2d534:	andeq	r9, r0, r4, ror #7
   2d538:	ldrbmi	lr, [r0, sp, lsr #18]!
   2d53c:	ldrmi	r4, [r8], -r0, lsl #13
   2d540:	ldrmi	r4, [lr], -sp, lsl #12
   2d544:			; <UNDEFINED> instruction: 0xf7d74691
   2d548:	strmi	lr, [r4], -r4, ror #31
   2d54c:			; <UNDEFINED> instruction: 0xf7d74628
   2d550:	strtmi	lr, [r0], #-4064	; 0xfffff020
   2d554:			; <UNDEFINED> instruction: 0xf7d7300b
   2d558:			; <UNDEFINED> instruction: 0x4607eb74
   2d55c:	subsle	r2, r4, r0, lsl #16
   2d560:			; <UNDEFINED> instruction: 0xf7d74631
   2d564:	blmi	ae8a0c <npth_sleep@plt+0xae2d24>
   2d568:	ldrbtmi	r2, [fp], #-351	; 0xfffffea1
   2d56c:			; <UNDEFINED> instruction: 0x4606889a
   2d570:	ldmdavs	r8, {r2, r9, sl, lr}
   2d574:	umlalshi	r7, r2, fp, r9
   2d578:			; <UNDEFINED> instruction: 0x46286030
   2d57c:	svccc	0x0006f804
   2d580:	svc	0x00eaf7d7
   2d584:			; <UNDEFINED> instruction: 0x4629b1b0
   2d588:			; <UNDEFINED> instruction: 0xf7d74620
   2d58c:	bmi	8a89e4 <npth_sleep@plt+0x8a2cfc>
   2d590:	ldrbtmi	r4, [sl], #-1593	; 0xfffff9c7
   2d594:	ldmdavs	r0, {r0, r1, r9, sl, lr}
   2d598:	andsvs	r7, r8, r2, lsl r9
   2d59c:	tstvc	sl, r0, asr #12
   2d5a0:	mcr2	7, 2, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
   2d5a4:	smlawblt	r8, r2, r6, r4
   2d5a8:			; <UNDEFINED> instruction: 0xf7d74638
   2d5ac:	ldrbmi	lr, [r0], -ip, ror #25
   2d5b0:			; <UNDEFINED> instruction: 0x87f0e8bd
   2d5b4:	mvnlt	r7, fp, lsr #16
   2d5b8:	andle	r2, r8, pc, asr fp
   2d5bc:			; <UNDEFINED> instruction: 0xf804462a
   2d5c0:			; <UNDEFINED> instruction: 0xf8123b01
   2d5c4:	blcs	3d1d0 <npth_sleep@plt+0x374e8>
   2d5c8:	blcs	181d230 <npth_sleep@plt+0x1817548>
   2d5cc:	blmi	4e1db0 <npth_sleep@plt+0x4dc0c8>
   2d5d0:	ldrbtmi	r4, [fp], #-1593	; 0xfffff9c7
   2d5d4:	ldmdbvc	fp, {r3, r4, fp, sp, lr}
   2d5d8:	strbmi	r6, [r0], -r0, lsr #32
   2d5dc:			; <UNDEFINED> instruction: 0xf7ff7123
   2d5e0:	strmi	pc, [r2], r3, lsr #28
   2d5e4:	bicsle	r2, pc, r0, lsl #16
   2d5e8:	svceq	0x0000f1b9
   2d5ec:	stmdavc	fp!, {r1, ip, lr, pc}
   2d5f0:	bicsle	r2, r9, r0, lsl #22
   2d5f4:	ldrtmi	r4, [r9], -r9, lsl #22
   2d5f8:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
   2d5fc:	andeq	pc, r6, r6, asr #17
   2d600:			; <UNDEFINED> instruction: 0xf7ff4640
   2d604:	pkhbtmi	pc, r2, r1, lsl #28	; <UNPREDICTABLE>
   2d608:	strmi	lr, [r2], lr, asr #15
   2d60c:	svclt	0x0000e7cf
   2d610:	andeq	pc, r0, lr, ror #19
   2d614:	andeq	pc, r0, lr, asr #19
   2d618:	andeq	pc, r0, lr, lsl #19
   2d61c:	andeq	pc, r0, r0, ror r9	; <UNPREDICTABLE>
   2d620:			; <UNDEFINED> instruction: 0x4604b5f0
   2d624:	addlt	r4, r3, sl, lsr #30
   2d628:	ldrbtmi	r4, [pc], #-1550	; 2d630 <npth_sleep@plt+0x27948>
   2d62c:	teqlt	sp, #3997696	; 0x3d0000
   2d630:	stmdavc	r3!, {r2, r4, r8, r9, ip, sp, pc}
   2d634:	svcmi	0x0027b303
   2d638:	ldmdavs	r9!, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
   2d63c:			; <UNDEFINED> instruction: 0xf7f89101
   2d640:	stmdbls	r1, {r0, r1, r2, r3, r4, r5, r8, fp, ip, sp, lr, pc}
   2d644:			; <UNDEFINED> instruction: 0x46034632
   2d648:			; <UNDEFINED> instruction: 0xf7ff4620
   2d64c:			; <UNDEFINED> instruction: 0x4605ff75
   2d650:	strtmi	fp, [r8], -r8, lsr #2
   2d654:			; <UNDEFINED> instruction: 0xf91ef7f2
   2d658:	andlt	r4, r3, r8, lsr #12
   2d65c:	ldmdavs	r9!, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
   2d660:			; <UNDEFINED> instruction: 0xf7f89101
   2d664:	stmdbls	r1, {r0, r1, r2, r3, r4, r5, r8, fp, ip, sp, lr, pc}
   2d668:			; <UNDEFINED> instruction: 0x46034632
   2d66c:			; <UNDEFINED> instruction: 0xf7ff4620
   2d670:	strmi	pc, [r5], -r3, ror #30
   2d674:	mvnle	r2, r0, lsl #16
   2d678:	strtmi	r2, [r8], -r0, lsl #10
   2d67c:	ldcllt	0, cr11, [r0, #12]!
   2d680:			; <UNDEFINED> instruction: 0xf84ef003
   2d684:	b	ffeeb5ec <npth_sleep@plt+0xffee5904>
   2d688:	stmdavc	r3, {r4, r5, r6, r7, r8, ip, sp, pc}
   2d68c:	strmi	r4, [pc], -r9, lsr #12
   2d690:	ldmdblt	fp, {r0, r2, r9, sl, lr}
   2d694:			; <UNDEFINED> instruction: 0xf815e012
   2d698:	cmnlt	fp, r1, lsl #30
   2d69c:	eoreq	pc, lr, #-1073741784	; 0xc0000028
   2d6a0:	svclt	0x00182b40
   2d6a4:	svclt	0x009a2a01
   2d6a8:	andcs	r7, r1, #47	; 0x2f
   2d6ac:	ldmible	r2!, {r9, sp}^
   2d6b0:	mvnsle	r2, pc, asr fp
   2d6b4:	tstcc	r1, r1, lsr r1
   2d6b8:	strb	r7, [ip, sl, lsr #32]!
   2d6bc:	ldrbtmi	r4, [fp], #-2822	; 0xfffff4fa
   2d6c0:			; <UNDEFINED> instruction: 0xe7b56018
   2d6c4:	strb	r2, [r6, r1, lsl #2]!
   2d6c8:	ldrbtmi	r4, [fp], #-2820	; 0xfffff4fc
   2d6cc:			; <UNDEFINED> instruction: 0xe7af603b
   2d6d0:	andeq	r2, r2, sl, lsl #7
   2d6d4:	andeq	r2, r2, ip, ror r3
   2d6d8:	strdeq	r2, [r2], -r6
   2d6dc:	andeq	r9, r0, lr, asr #4
   2d6e0:	blcs	28b6f4 <npth_sleep@plt+0x285a0c>
   2d6e4:	blcs	85d34c <npth_sleep@plt+0x857664>
   2d6e8:			; <UNDEFINED> instruction: 0xf810d105
   2d6ec:	blcs	27d2f8 <npth_sleep@plt+0x277610>
   2d6f0:	blcs	85d358 <npth_sleep@plt+0x857670>
   2d6f4:	blcs	ba1ae0 <npth_sleep@plt+0xb9bdf8>
   2d6f8:	stmdavc	r3, {r1, r3, r4, r8, ip, lr, pc}^
   2d6fc:	tstle	r6, sp, lsr #22
   2d700:	ldmdblt	fp, {r0, r1, fp, ip, sp, lr}
   2d704:			; <UNDEFINED> instruction: 0xf810e013
   2d708:	orrlt	r3, r3, r1, lsl #30
   2d70c:	svclt	0x00182b20
   2d710:	mvnsle	r2, r9, lsl #22
   2d714:	blcs	84b728 <npth_sleep@plt+0x845a40>
   2d718:	blcs	29d380 <npth_sleep@plt+0x297698>
   2d71c:			; <UNDEFINED> instruction: 0xf810d105
   2d720:	blcs	27d32c <npth_sleep@plt+0x277644>
   2d724:	blcs	85d38c <npth_sleep@plt+0x8576a4>
   2d728:	blcs	ba1b14 <npth_sleep@plt+0xb9be2c>
   2d72c:	ldrbmi	sp, [r0, -r5, ror #1]!
   2d730:	svclt	0x00004770
   2d734:			; <UNDEFINED> instruction: 0x4605b570
   2d738:			; <UNDEFINED> instruction: 0xf7d7460e
   2d73c:	strmi	lr, [r4], -r0, ror #20
   2d740:	strtmi	fp, [r8], -r8, asr #3
   2d744:			; <UNDEFINED> instruction: 0xffccf7ff
   2d748:	andsle	r4, r4, #132, 4	; 0x40000008
   2d74c:	andle	r4, r8, r5, lsr #5
   2d750:	stceq	8, cr15, [r1], {20}
   2d754:	svclt	0x00182809
   2d758:	svclt	0x000c2820
   2d75c:	andcs	r2, r0, r1
   2d760:	ldrtmi	sp, [r0], -r8, lsl #2
   2d764:	mrc	7, 6, APSR_nzcv, cr4, cr7, {6}
   2d768:			; <UNDEFINED> instruction: 0xf0105c20
   2d76c:	svclt	0x00080fdf
   2d770:	tstle	r2, r1
   2d774:	andcs	fp, r0, r0, ror sp
   2d778:			; <UNDEFINED> instruction: 0xf1a0bd70
   2d77c:	blx	fec2d7a8 <npth_sleep@plt+0xfec27ac0>
   2d780:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
   2d784:	svclt	0x0000bd70
   2d788:	stmdavc	fp, {r3, r4, r5, r6, r7, r8, sl, ip, sp, pc}
   2d78c:	tstle	r3, sp, lsr #22
   2d790:	strmi	r7, [lr], -fp, asr #16
   2d794:	andle	r2, r1, sp, lsr #22
   2d798:	ldcllt	0, cr2, [r8]
   2d79c:	strmi	r7, [r4], -fp, lsl #17
   2d7a0:	sbcseq	pc, pc, r3, lsl r0	; <UNPREDICTABLE>
   2d7a4:	blcs	2a1b90 <npth_sleep@plt+0x29bea8>
   2d7a8:			; <UNDEFINED> instruction: 0x4608d0f6
   2d7ac:	mrc	7, 5, APSR_nzcv, cr0, cr7, {6}
   2d7b0:	blcs	b8b844 <npth_sleep@plt+0xb85b5c>
   2d7b4:	mvnle	r4, r7, lsl #12
   2d7b8:	blcs	b8b94c <npth_sleep@plt+0xb85c64>
   2d7bc:	stmdavc	r3!, {r2, r3, r5, r6, r7, r8, ip, lr, pc}
   2d7c0:	ldmdblt	fp, {r0, r2, r5, r9, sl, lr}
   2d7c4:			; <UNDEFINED> instruction: 0xf815e019
   2d7c8:			; <UNDEFINED> instruction: 0xb1ab3f01
   2d7cc:	svclt	0x00182b20
   2d7d0:	mvnsle	r2, r9, lsl #22
   2d7d4:	adcsmi	r1, fp, #44032	; 0xac00
   2d7d8:	stmdavc	fp!, {r2, r4, ip, lr, pc}
   2d7dc:	blcs	27f094 <npth_sleep@plt+0x2793ac>
   2d7e0:	blcs	85d448 <npth_sleep@plt+0x857760>
   2d7e4:			; <UNDEFINED> instruction: 0xf814d105
   2d7e8:	blcs	27d3f4 <npth_sleep@plt+0x27770c>
   2d7ec:	blcs	85d454 <npth_sleep@plt+0x85776c>
   2d7f0:	blcs	ba1bdc <npth_sleep@plt+0xb9bef4>
   2d7f4:	strb	sp, [pc, r0, ror #1]
   2d7f8:	addsmi	r1, pc, #44032	; 0xac00
   2d7fc:	stmdavc	fp!, {r2, r3, r4, r8, r9, sl, fp, ip, sp, pc}
   2d800:	mvnsle	r4, ip, lsr #12
   2d804:	ldrtmi	r4, [sl], -r0, lsr #12
   2d808:			; <UNDEFINED> instruction: 0xf7d84631
   2d80c:	stmdacs	r0, {r2, r9, fp, sp, lr, pc}
   2d810:	andcs	sp, r1, r3, ror #3
   2d814:	svclt	0x0000bdf8
   2d818:			; <UNDEFINED> instruction: 0x4605b570
   2d81c:			; <UNDEFINED> instruction: 0xf7d7460e
   2d820:	strmi	lr, [r4], -lr, ror #19
   2d824:	addmi	fp, r5, #152, 2	; 0x26
   2d828:			; <UNDEFINED> instruction: 0xf810d009
   2d82c:	blcs	27c838 <npth_sleep@plt+0x276b50>
   2d830:	blcs	85d498 <npth_sleep@plt+0x8577b0>
   2d834:	movwcs	fp, #3862	; 0xf16
   2d838:	ldrmi	r2, [ip], -r1, lsl #6
   2d83c:	ldrtmi	sp, [r0], -r7, lsl #2
   2d840:	mcr	7, 3, pc, cr6, cr7, {6}	; <UNPREDICTABLE>
   2d844:	stmdavc	r3!, {r2, sl, lr}
   2d848:	svceq	0x00dff013
   2d84c:	strtmi	sp, [r0], -r1, lsl #2
   2d850:	blcs	f9ce18 <npth_sleep@plt+0xf97130>
   2d854:	blcs	29d4bc <npth_sleep@plt+0x2977d4>
   2d858:	strcs	fp, [r0], #-3864	; 0xfffff0e8
   2d85c:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
   2d860:	strcs	fp, [r0, #-1528]	; 0xfffffa08
   2d864:			; <UNDEFINED> instruction: 0x46166015
   2d868:			; <UNDEFINED> instruction: 0xf7ff4604
   2d86c:	bmi	66d7c8 <npth_sleep@plt+0x667ae0>
   2d870:			; <UNDEFINED> instruction: 0x4601447a
   2d874:			; <UNDEFINED> instruction: 0x4620b310
   2d878:			; <UNDEFINED> instruction: 0xff32f7ff
   2d87c:	svclt	0x00284281
   2d880:	andsle	r4, fp, #40, 12	; 0x2800000
   2d884:	blcs	f8b8b8 <npth_sleep@plt+0xf85bd0>
   2d888:	stmdavc	sp, {r0, r3, r4, r8, ip, lr, pc}^
   2d88c:	svceq	0x00dff015
   2d890:	stccs	0, cr13, [r9, #-84]	; 0xffffffac
   2d894:	mcrrne	15, 1, fp, r8, cr12
   2d898:	tstle	r3, r7, lsl #12
   2d89c:			; <UNDEFINED> instruction: 0xf817e00f
   2d8a0:	tstlt	sp, r1, lsl #30
   2d8a4:	svclt	0x00182d20
   2d8a8:	mvnsle	r2, r9, lsl #26
   2d8ac:	eorsvc	r2, ip, r0, lsl #8
   2d8b0:	stmib	r4!, {r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2d8b4:	strtmi	r4, [r0], -r3, lsl #12
   2d8b8:	eorsvc	r6, sp, r3, lsr r0
   2d8bc:	blmi	19d0a4 <npth_sleep@plt+0x1973bc>
   2d8c0:	ldmdavs	r8, {r0, r1, r4, r6, r7, fp, ip, lr}
   2d8c4:			; <UNDEFINED> instruction: 0xf0000600
   2d8c8:			; <UNDEFINED> instruction: 0xf04040fe
   2d8cc:	ldcllt	0, cr0, [r8, #180]!	; 0xb4
   2d8d0:	andeq	r1, r2, r0, lsr #3
   2d8d4:	ldrdeq	r0, [r0], -r8
   2d8d8:			; <UNDEFINED> instruction: 0x4605b570
   2d8dc:			; <UNDEFINED> instruction: 0xf7d7460e
   2d8e0:	strmi	lr, [r4], -lr, lsl #19
   2d8e4:	strtmi	fp, [r8], -r8, lsl #7
   2d8e8:	mrc2	7, 7, pc, cr10, cr15, {7}
   2d8ec:	eorle	r4, fp, #132, 4	; 0x40000008
   2d8f0:	andle	r4, r5, r5, lsr #5
   2d8f4:	stccc	8, cr15, [r1], {20}
   2d8f8:	svclt	0x00182b09
   2d8fc:			; <UNDEFINED> instruction: 0xd1232b20
   2d900:			; <UNDEFINED> instruction: 0xf7d74630
   2d904:	stcpl	14, cr14, [r3], #-24	; 0xffffffe8
   2d908:	blcs	29a0dc <npth_sleep@plt+0x2943f4>
   2d90c:	blcs	85d574 <npth_sleep@plt+0x85788c>
   2d910:	andcs	fp, r1, #12, 30	; 0x30
   2d914:	blcs	f7611c <npth_sleep@plt+0xf70434>
   2d918:	sadd16mi	fp, r3, r4
   2d91c:	movweq	pc, #4162	; 0x1042	; <UNPREDICTABLE>
   2d920:	mulcc	r1, r3, r1
   2d924:	stmdane	r5!, {r1, r3, r8, fp, lr}
   2d928:			; <UNDEFINED> instruction: 0x46284479
   2d92c:	ldmib	r0, {r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2d930:	stmdane	ip!, {r0, r1, r3, r5, sl, fp, ip, lr}
   2d934:	sbcseq	pc, pc, #19
   2d938:	ldrmi	fp, [r4], -r8, lsl #30
   2d93c:	blcs	2a1958 <npth_sleep@plt+0x29bc70>
   2d940:	strcs	fp, [r0], #-3848	; 0xfffff0f8
   2d944:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
   2d948:	strtmi	r2, [r0], -r0, lsl #8
   2d94c:	svclt	0x0000bd70
   2d950:	andeq	sp, r0, r4, lsr r6
   2d954:			; <UNDEFINED> instruction: 0x460db5f8
   2d958:	strmi	r7, [r4], -r3, lsl #16
   2d95c:	ldrmi	r6, [r6], -r9, lsl #16
   2d960:	sbcslt	r3, fp, #9216	; 0x2400
   2d964:	blcs	61a5d0 <npth_sleep@plt+0x6148e8>
   2d968:	strtmi	sp, [r0], -ip, lsr #18
   2d96c:	ldcl	7, cr15, [r0, #860]	; 0x35c
   2d970:	ldceq	0, cr15, [r3], {79}	; 0x4f
   2d974:	sfmeq	f7, 1, [r0], {192}	; 0xc0
   2d978:	cdpne	8, 4, cr1, cr1, cr2, {1}
   2d97c:			; <UNDEFINED> instruction: 0xf812b190
   2d980:	blcc	27cd8c <npth_sleep@plt+0x2770a4>
   2d984:	blcs	61a4f8 <npth_sleep@plt+0x614810>
   2d988:			; <UNDEFINED> instruction: 0xf703fa2c
   2d98c:	movwcs	sp, #2308	; 0x904
   2d990:	tstlt	r6, fp, lsr #32
   2d994:	ldcllt	0, cr6, [r8, #208]!	; 0xd0
   2d998:	ldrble	r0, [r8, #2043]!	; 0x7fb
   2d99c:	cdpne	6, 4, cr4, cr1, cr8, {0}
   2d9a0:	mvnle	r2, r0, lsl #16
   2d9a4:	andcs	r4, r1, r0, lsl ip
   2d9a8:	ldrbtmi	r6, [ip], #-40	; 0xffffffd8
   2d9ac:	blcs	627978 <npth_sleep@plt+0x621c90>
   2d9b0:	andscs	sp, r3, #14352384	; 0xdb0000
   2d9b4:	addeq	pc, r0, #192, 4
   2d9b8:	vpmax.u8	d15, d3, d18
   2d9bc:	svclt	0x004807da
   2d9c0:	ldrb	r3, [r2, r1, lsl #8]
   2d9c4:	vorr.i32	d18, #3	; 0x00000003
   2d9c8:	blx	86dfd0 <npth_sleep@plt+0x8682e8>
   2d9cc:	ldrbeq	pc, [pc, r3, lsl #6]	; <UNPREDICTABLE>
   2d9d0:			; <UNDEFINED> instruction: 0xf814d5cb
   2d9d4:	blcc	27d5e0 <npth_sleep@plt+0x2778f8>
   2d9d8:	blcs	61a54c <npth_sleep@plt+0x614864>
   2d9dc:	vpmax.s8	d15, d3, d17
   2d9e0:	ldrbeq	sp, [r0, r3, asr #17]
   2d9e4:			; <UNDEFINED> instruction: 0xe7c0d4f5
   2d9e8:	andeq	lr, r0, r6, asr #12
   2d9ec:			; <UNDEFINED> instruction: 0x4604b510
   2d9f0:	stc	7, cr15, [lr, #860]	; 0x35c
   2d9f4:			; <UNDEFINED> instruction: 0xf0227822
   2d9f8:	bcc	106e280 <npth_sleep@plt+0x1068598>
   2d9fc:			; <UNDEFINED> instruction: 0xf380fab0
   2da00:	ldmdbeq	fp, {r0, r9, sl, lr}^
   2da04:	svclt	0x00942a19
   2da08:			; <UNDEFINED> instruction: 0xf0434618
   2da0c:	tstlt	r8, r1
   2da10:	ldclt	0, cr2, [r0, #-0]
   2da14:	stclpl	14, cr1, [r2], #300	; 0x12c
   2da18:	mvnsle	r2, sl, lsr sl
   2da1c:	ldmdble	r1, {r0, r8, r9, fp, sp}
   2da20:	strtmi	r1, [r3], -r0, lsr #29
   2da24:			; <UNDEFINED> instruction: 0xf8134408
   2da28:			; <UNDEFINED> instruction: 0xf0211f01
   2da2c:			; <UNDEFINED> instruction: 0xf1a10220
   2da30:	bcc	106eaf8 <npth_sleep@plt+0x1068e10>
   2da34:	stmdble	r3, {r0, r3, r4, r9, fp, sp}
   2da38:	svclt	0x0018292d
   2da3c:	stmiale	r7!, {r0, r3, sl, fp, sp}^
   2da40:			; <UNDEFINED> instruction: 0xd1f04298
   2da44:	ldclt	0, cr2, [r0, #-4]
   2da48:			; <UNDEFINED> instruction: 0x4604b570
   2da4c:	strmi	r6, [sp], -r0, lsl #17
   2da50:	b	fe66b9b4 <npth_sleep@plt+0xfe665ccc>
   2da54:	ldrtmi	r6, [r0], -r6, lsr #18
   2da58:	stmdblt	sp, {r1, r2, r3, r4, r6, r7, r8, ip, sp, pc}^
   2da5c:	b	fe4eb9c0 <npth_sleep@plt+0xfe4e5cd8>
   2da60:			; <UNDEFINED> instruction: 0xf7f268e0
   2da64:	strtmi	pc, [r0], -r9, lsl #25
   2da68:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   2da6c:	blt	fe26b9d0 <npth_sleep@plt+0xfe265ce8>
   2da70:	stcl	7, cr15, [lr, #-860]	; 0xfffffca4
   2da74:	ldrtmi	r4, [r0], -r1, lsl #12
   2da78:			; <UNDEFINED> instruction: 0xffccf7f5
   2da7c:			; <UNDEFINED> instruction: 0xf7d76920
   2da80:	stmiavs	r0!, {r1, r7, r9, fp, sp, lr, pc}^
   2da84:	stc2	7, cr15, [r4], {242}	; 0xf2
   2da88:	pop	{r5, r9, sl, lr}
   2da8c:			; <UNDEFINED> instruction: 0xf7d74070
   2da90:			; <UNDEFINED> instruction: 0xf7d7ba77
   2da94:	vstrcs	s28, [r0, #-480]	; 0xfffffe20
   2da98:			; <UNDEFINED> instruction: 0xe7e1d1f3
   2da9c:	blmi	ec0388 <npth_sleep@plt+0xeba6a0>
   2daa0:	push	{r1, r3, r4, r5, r6, sl, lr}
   2daa4:	strdlt	r4, [r4], r0
   2daa8:	strcs	r6, [r0, -r4, lsl #16]
   2daac:			; <UNDEFINED> instruction: 0x460658d3
   2dab0:	ldrsbge	pc, [r8], #143	; 0x8f	; <UNPREDICTABLE>
   2dab4:	ldmdavs	fp, {r0, r3, r7, r9, sl, lr}
   2dab8:			; <UNDEFINED> instruction: 0xf04f9303
   2dabc:	strls	r0, [r1, -r0, lsl #6]
   2dac0:	cfstrscs	mvf4, [r0], {250}	; 0xfa
   2dac4:			; <UNDEFINED> instruction: 0xf10dd03f
   2dac8:			; <UNDEFINED> instruction: 0xf1040804
   2dacc:	andcs	r0, r0, #8
   2dad0:			; <UNDEFINED> instruction: 0xf7ff4641
   2dad4:	stmdavs	r4!, {r0, r1, r2, r3, r4, r5, r8, r9, sl, fp, ip, sp, lr, pc}
   2dad8:	cfstrscs	mvf4, [r0], {7}
   2dadc:			; <UNDEFINED> instruction: 0x3701d1f5
   2dae0:			; <UNDEFINED> instruction: 0xf7d74638
   2dae4:	strmi	lr, [r5], -lr, lsr #17
   2dae8:	andeq	pc, r0, r9, asr #17
   2daec:	ldmdavs	r6!, {r3, r4, r5, r6, r8, r9, ip, sp, pc}
   2daf0:	movwls	r2, #4864	; 0x1300
   2daf4:			; <UNDEFINED> instruction: 0xf10db34e
   2daf8:			; <UNDEFINED> instruction: 0xf10d0804
   2dafc:			; <UNDEFINED> instruction: 0xf1060a08
   2db00:	ldrbmi	r0, [r2], -r8
   2db04:			; <UNDEFINED> instruction: 0xf7ff4641
   2db08:	stmdbls	r2, {r0, r2, r5, r8, r9, sl, fp, ip, sp, lr, pc}
   2db0c:	strmi	r4, [r2], -r4, lsl #12
   2db10:	strtmi	r4, [r5], #-1576	; 0xfffff9d8
   2db14:	ldmib	r2, {r0, r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2db18:	mcrcs	8, 0, r6, cr0, cr6, {1}
   2db1c:			; <UNDEFINED> instruction: 0xf8d9d1ef
   2db20:	movwcs	r2, #0
   2db24:	blcc	abb40 <npth_sleep@plt+0xa5e58>
   2db28:	adcsmi	r1, sp, #708608	; 0xad000
   2db2c:	andcs	sp, r0, pc, lsl r1
   2db30:	blmi	580394 <npth_sleep@plt+0x57a6ac>
   2db34:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2db38:	blls	107ba8 <npth_sleep@plt+0x101ec0>
   2db3c:	tstle	r4, sl, asr r0
   2db40:	pop	{r2, ip, sp, pc}
   2db44:			; <UNDEFINED> instruction: 0x270187f0
   2db48:	strmi	lr, [r2], -sl, asr #15
   2db4c:	blmi	4a7af8 <npth_sleep@plt+0x4a1e10>
   2db50:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   2db54:			; <UNDEFINED> instruction: 0xf7d7681c
   2db58:	stmdacs	r0, {r2, r4, r8, sl, fp, sp, lr, pc}
   2db5c:	strteq	sp, [r4], -r7, ror #1
   2db60:			; <UNDEFINED> instruction: 0xf004b283
   2db64:	tstmi	r8, #254	; 0xfe
   2db68:			; <UNDEFINED> instruction: 0xf7d7e7e2
   2db6c:	blmi	2e84b4 <npth_sleep@plt+0x2e27cc>
   2db70:	eorsne	pc, pc, #64, 4
   2db74:	stmdami	sl, {r0, r3, r8, fp, lr}
   2db78:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   2db7c:			; <UNDEFINED> instruction: 0xf7d84478
   2db80:	svclt	0x0000e8ae
   2db84:	andeq	r0, r2, r0, ror pc
   2db88:	muleq	r0, ip, r5
   2db8c:	andeq	r0, r2, r0, asr pc
   2db90:	ldrdeq	r0, [r2], -ip
   2db94:	ldrdeq	r0, [r0], -r8
   2db98:	andeq	pc, r0, ip, asr #8
   2db9c:	strdeq	pc, [r0], -r2
   2dba0:	andeq	pc, r0, ip, lsl #8
   2dba4:	andcs	r2, r1, ip, lsl #2
   2dba8:	stclt	7, cr15, [ip, #860]	; 0x35c
   2dbac:	tstcs	ip, r8, lsl #10
   2dbb0:			; <UNDEFINED> instruction: 0xf7d72001
   2dbb4:	tstlt	r8, sl, lsl #27
   2dbb8:			; <UNDEFINED> instruction: 0xf0437a03
   2dbbc:	andvc	r0, r3, #67108864	; 0x4000000
   2dbc0:	svclt	0x0000bd08
   2dbc4:	ldrlt	fp, [r8, #-392]!	; 0xfffffe78
   2dbc8:	stmdavs	r4, {r0, r2, r9, sl, lr}
   2dbcc:	bvc	a9a0e4 <npth_sleep@plt+0xa943fc>
   2dbd0:	stmdavs	r4!, {r5, r9, sl, lr}^
   2dbd4:	tsteq	r1, r1	; <UNPREDICTABLE>
   2dbd8:			; <UNDEFINED> instruction: 0xff36f7ff
   2dbdc:	mvnsle	r2, r0, lsl #24
   2dbe0:	pop	{r3, r5, r9, sl, lr}
   2dbe4:			; <UNDEFINED> instruction: 0xf7d74038
   2dbe8:	ldrbmi	fp, [r0, -fp, asr #19]!
   2dbec:	ldrbmi	r6, [r0, -r0, lsl #17]!
   2dbf0:	stmdbvs	r5, {r3, r4, r5, r8, sl, ip, sp, pc}
   2dbf4:	strtmi	fp, [r8], -sp, lsl #2
   2dbf8:			; <UNDEFINED> instruction: 0xf100bd38
   2dbfc:			; <UNDEFINED> instruction: 0x46040110
   2dc00:			; <UNDEFINED> instruction: 0xf7ff300c
   2dc04:	stmdacs	r0, {r0, r1, r3, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   2dc08:	stmdbvs	r5!, {r0, r2, r4, r5, r6, r7, r8, ip, lr, pc}
   2dc0c:	ldclt	6, cr4, [r8, #-160]!	; 0xffffff60
   2dc10:	movwcs	lr, #2513	; 0x9d1
   2dc14:	subsvs	fp, r3, r2, asr #2
   2dc18:	cmplt	r3, fp, asr #16
   2dc1c:	bvc	105c8c <npth_sleep@plt+0xfffa4>
   2dc20:			; <UNDEFINED> instruction: 0xf0034608
   2dc24:	str	r0, [pc, -r1, lsl #2]
   2dc28:	blcs	45c3c <npth_sleep@plt+0x3ff54>
   2dc2c:	bvc	12240c <npth_sleep@plt+0x11c724>
   2dc30:	strmi	r6, [r8], -r2, asr #32
   2dc34:	tsteq	r1, r3	; <UNPREDICTABLE>
   2dc38:	svclt	0x0000e706
   2dc3c:	ldmdblt	r0, {fp, sp, lr}
   2dc40:	stmdavs	r0, {r2, sp, lr, pc}^
   2dc44:	stmvs	r3, {r4, r8, ip, sp, pc}
   2dc48:	rscsle	r2, sl, r0, lsl #22
   2dc4c:	svclt	0x00004770
   2dc50:	stmdavs	r4, {r3, r4, r5, r8, sl, ip, sp, pc}
   2dc54:	strmi	fp, [sp], -ip, asr #2
   2dc58:	strtmi	r6, [r9], -r0, lsr #17
   2dc5c:			; <UNDEFINED> instruction: 0xf7f2b110
   2dc60:	tstlt	r8, r1, lsr #16	; <UNPREDICTABLE>
   2dc64:	stccs	8, cr6, [r0], {100}	; 0x64
   2dc68:	strcs	sp, [r0], #-502	; 0xfffffe0a
   2dc6c:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
   2dc70:	mvnsmi	lr, #737280	; 0xb4000
   2dc74:	svcmi	0x00534699
   2dc78:	movweq	lr, #39506	; 0x9a52
   2dc7c:	ldrbtmi	fp, [pc], #-131	; 2dc84 <npth_sleep@plt+0x27f9c>
   2dc80:	addhi	pc, r1, r0
   2dc84:	strmi	r4, [sp], -r0, lsl #13
   2dc88:	cmplt	r1, r6, lsl r6
   2dc8c:			; <UNDEFINED> instruction: 0xf7ff4608
   2dc90:	stmdacs	r0, {r0, r2, r3, r5, r7, r9, sl, fp, ip, sp, lr, pc}
   2dc94:			; <UNDEFINED> instruction: 0xf898d039
   2dc98:	ldrbeq	r3, [fp, r8]
   2dc9c:	tstcs	r4, r7, lsr #8
   2dca0:			; <UNDEFINED> instruction: 0xf7d72001
   2dca4:			; <UNDEFINED> instruction: 0x4604ed12
   2dca8:	rsbsle	r2, r7, r0, lsl #16
   2dcac:	ldrdvc	pc, [r0], -r8
   2dcb0:	stmib	r0, {r0, r2, r7, sp, lr}^
   2dcb4:	svccs	0x00009603
   2dcb8:	blls	2e1dc4 <npth_sleep@plt+0x2dc0dc>
   2dcbc:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
   2dcc0:	svclt	0x00082d00
   2dcc4:	blcs	368d0 <npth_sleep@plt+0x30be8>
   2dcc8:			; <UNDEFINED> instruction: 0xf8d8d03f
   2dccc:			; <UNDEFINED> instruction: 0xf8d99004
   2dcd0:	cdpcs	0, 0, cr6, cr0, cr4, {0}
   2dcd4:	rsbvs	sp, r6, ip, asr #32
   2dcd8:			; <UNDEFINED> instruction: 0xf8c42700
   2dcdc:			; <UNDEFINED> instruction: 0xf8c99000
   2dce0:	stmdavs	r3!, {r2, lr}^
   2dce4:			; <UNDEFINED> instruction: 0x4638601c
   2dce8:	pop	{r0, r1, ip, sp, pc}
   2dcec:	ldmdbmi	r6!, {r4, r5, r6, r7, r8, r9, pc}
   2dcf0:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   2dcf4:			; <UNDEFINED> instruction: 0xf7f19101
   2dcf8:	stmdbls	r1, {r0, r2, r4, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   2dcfc:	bicle	r2, lr, r0, lsl #16
   2dd00:			; <UNDEFINED> instruction: 0xf7ff4640
   2dd04:	stmdacs	r0, {r0, r2, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   2dd08:	blmi	c62034 <npth_sleep@plt+0xc5c34c>
   2dd0c:	ldmdavs	pc, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}	; <UNPREDICTABLE>
   2dd10:			; <UNDEFINED> instruction: 0xf007063f
   2dd14:			; <UNDEFINED> instruction: 0xf04747fe
   2dd18:			; <UNDEFINED> instruction: 0x46280758
   2dd1c:	ldmdb	r2!, {r0, r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2dd20:			; <UNDEFINED> instruction: 0x4630b136
   2dd24:	bl	ffd6bc88 <npth_sleep@plt+0xffd65fa0>
   2dd28:	ldrtmi	r4, [r0], -r1, lsl #12
   2dd2c:	mrc2	7, 3, pc, cr2, cr5, {7}
   2dd30:			; <UNDEFINED> instruction: 0xf7d74630
   2dd34:	strbmi	lr, [r8], -r8, lsr #18
   2dd38:	blx	aebd0a <npth_sleep@plt+0xae6022>
   2dd3c:	stmib	r8, {r0, r1, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
   2dd40:	ldrtmi	r0, [r8], -r0
   2dd44:	pop	{r0, r1, ip, sp, pc}
   2dd48:			; <UNDEFINED> instruction: 0x462983f0
   2dd4c:			; <UNDEFINED> instruction: 0xf7ff4640
   2dd50:			; <UNDEFINED> instruction: 0x4606ff7f
   2dd54:	ldr	fp, [r8, r0, asr #18]!
   2dd58:	stmdacs	r0, {r4, r5, r7, fp, sp, lr}
   2dd5c:			; <UNDEFINED> instruction: 0x4629d0bb
   2dd60:			; <UNDEFINED> instruction: 0xffa0f7f1
   2dd64:			; <UNDEFINED> instruction: 0xd1b22800
   2dd68:	ldmdavs	r6!, {r0, r4, r5, r7, r9, sl, lr}^
   2dd6c:	mvnsle	r2, r0, lsl #28
   2dd70:			; <UNDEFINED> instruction: 0xf8c42700
   2dd74:	ldrtmi	r9, [r8], -r0
   2dd78:	andmi	pc, r4, r9, asr #17
   2dd7c:	andmi	pc, r4, r8, asr #17
   2dd80:	pop	{r0, r1, ip, sp, pc}
   2dd84:	blmi	4ced4c <npth_sleep@plt+0x4c9064>
   2dd88:	rsbne	pc, r5, #64, 4
   2dd8c:	ldmdami	r2, {r0, r4, r8, fp, lr}
   2dd90:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   2dd94:	ldrbtmi	r3, [r8], #-784	; 0xfffffcf0
   2dd98:	svc	0x00a0f7d7
   2dd9c:	ldmpl	fp!, {r0, r1, r3, r8, r9, fp, lr}^
   2dda0:	movwls	r6, #6171	; 0x181b
   2dda4:	bl	ffb6bd08 <npth_sleep@plt+0xffb66020>
   2dda8:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
   2ddac:	blls	a2020 <npth_sleep@plt+0x9c338>
   2ddb0:	ldreq	fp, [fp], -r7, lsl #5
   2ddb4:	mvnsmi	pc, #3
   2ddb8:			; <UNDEFINED> instruction: 0xd1ae431f
   2ddbc:	andlt	r4, r3, r8, lsr r6
   2ddc0:	mvnshi	lr, #12386304	; 0xbd0000
   2ddc4:	muleq	r2, r2, sp
   2ddc8:	andeq	pc, r0, r2, asr #5
   2ddcc:	ldrdeq	r0, [r0], -r8
   2ddd0:	andeq	pc, r0, r4, lsr r2	; <UNPREDICTABLE>
   2ddd4:	ldrdeq	pc, [r0], -sl
   2ddd8:	andeq	pc, r0, sl, lsl #4
   2dddc:			; <UNDEFINED> instruction: 0x4605b5f0
   2dde0:	strmi	fp, [r8], -r3, lsl #1
   2dde4:			; <UNDEFINED> instruction: 0xf7d74616
   2dde8:	svcmi	0x0011ef4a
   2ddec:	orrlt	r4, r0, pc, ror r4
   2ddf0:	ldrtmi	r4, [r0], -r4, lsl #12
   2ddf4:	svc	0x0042f7d7
   2ddf8:	teqlt	r8, r2, lsl #12
   2ddfc:	strtmi	r2, [r1], -r0, lsl #6
   2de00:	movwls	r4, #1576	; 0x628
   2de04:			; <UNDEFINED> instruction: 0xff34f7ff
   2de08:	ldcllt	0, cr11, [r0, #12]!
   2de0c:			; <UNDEFINED> instruction: 0xf7d74620
   2de10:	blmi	268100 <npth_sleep@plt+0x262418>
   2de14:	ldmdavs	ip, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
   2de18:	bl	fecebd7c <npth_sleep@plt+0xfece6094>
   2de1c:	andcs	fp, r0, r8, lsl #18
   2de20:			; <UNDEFINED> instruction: 0x0624e7f2
   2de24:			; <UNDEFINED> instruction: 0xf004b283
   2de28:	tstmi	r8, #254	; 0xfe
   2de2c:	svclt	0x0000e7ec
   2de30:	andeq	r0, r2, r4, lsr #24
   2de34:	ldrdeq	r0, [r0], -r8
   2de38:	svcmi	0x00f0e92d
   2de3c:	stmibmi	r3, {r0, r1, r2, r3, r9, sl, lr}
   2de40:	bmi	fe0ff888 <npth_sleep@plt+0xfe0f9ba0>
   2de44:	ldrbtmi	fp, [r9], #-139	; 0xffffff75
   2de48:	stmpl	sl, {r2, ip, pc}
   2de4c:	andls	r6, r9, #1179648	; 0x120000
   2de50:	andeq	pc, r0, #79	; 0x4f
   2de54:	ldrbtmi	r4, [sl], #-2687	; 0xfffff581
   2de58:	ldrmi	r9, [r1], -r5, lsl #4
   2de5c:	stmib	sp, {r9, sp}^
   2de60:	andls	r2, r8, #1610612736	; 0x60000000
   2de64:			; <UNDEFINED> instruction: 0xf0002b00
   2de68:	strmi	r8, [r4], -pc, lsl #1
   2de6c:	andcs	r2, r1, ip, lsl #2
   2de70:	stc	7, cr15, [sl], #-860	; 0xfffffca4
   2de74:			; <UNDEFINED> instruction: 0xf0002800
   2de78:	bvc	10e218 <npth_sleep@plt+0x108530>
   2de7c:			; <UNDEFINED> instruction: 0xf0436020
   2de80:	andvc	r0, r3, #67108864	; 0x4000000
   2de84:	movwcs	fp, #271	; 0x10f
   2de88:			; <UNDEFINED> instruction: 0x2600603b
   2de8c:			; <UNDEFINED> instruction: 0xf10d2513
   2de90:	vmov.i16	d16, #3072	; 0x0c00
   2de94:			; <UNDEFINED> instruction: 0xf10d0580
   2de98:	ssatmi	r0, #20, r8, lsl #18
   2de9c:	ldrbmi	r2, [r2], -r0, lsl #6
   2dea0:	strbmi	r4, [r0], -r9, asr #12
   2dea4:	mcr	7, 7, pc, cr0, cr6, {6}	; <UNPREDICTABLE>
   2dea8:	vsub.i8	d18, d0, d0
   2deac:	tstlt	r7, r1, lsr #1
   2deb0:	movwcc	r6, #6203	; 0x183b
   2deb4:	bls	1c5fa8 <npth_sleep@plt+0x1c02c0>
   2deb8:			; <UNDEFINED> instruction: 0x46147810
   2debc:	stmdacs	r0, {r0, r9, sl, lr}
   2dec0:	addhi	pc, r1, r0
   2dec4:	movweq	pc, #37281	; 0x91a1	; <UNPREDICTABLE>
   2dec8:	blcs	61aa3c <npth_sleep@plt+0x614d54>
   2decc:	cmplt	lr, r2, ror r9
   2ded0:	svclt	0x00182809
   2ded4:	svclt	0x000c2820
   2ded8:	andcs	r2, r0, r1
   2dedc:	svclt	0x00142900
   2dee0:	tstcs	r1, r1, lsl #12
   2dee4:	cmnle	r0, r0, lsl #18
   2dee8:	cmplt	fp, r8, lsl #22
   2deec:	andls	r2, r0, r1
   2def0:	ldrtmi	r9, [r1], -r4, lsl #16
   2def4:	stmdavs	r0, {r9, sp}
   2def8:	mrc2	7, 5, pc, cr10, cr15, {7}
   2defc:			; <UNDEFINED> instruction: 0xf0402800
   2df00:	bls	1ce160 <npth_sleep@plt+0x1c8478>
   2df04:	eorlt	pc, r0, sp, asr #17
   2df08:			; <UNDEFINED> instruction: 0xf1b37823
   2df0c:	svclt	0x00180623
   2df10:	blcs	3771c <npth_sleep@plt+0x31a34>
   2df14:	strcs	fp, [r0], -r8, lsl #30
   2df18:	subsle	r2, r6, r0, lsl #28
   2df1c:	teqcs	sl, r0, lsl r6
   2df20:			; <UNDEFINED> instruction: 0xf7d79202
   2df24:	bls	e8b94 <npth_sleep@plt+0xe2eac>
   2df28:	stmdacs	r0, {r1, r2, r9, sl, lr}
   2df2c:	stmdavc	r3, {r1, r4, r5, r6, ip, lr, pc}^
   2df30:			; <UNDEFINED> instruction: 0xf8864620
   2df34:	ldclne	0, cr11, [r1], #-4
   2df38:	movwls	r9, #12546	; 0x3102
   2df3c:	mrc	7, 4, APSR_nzcv, cr14, cr7, {6}
   2df40:	stmdbls	r2, {r0, r1, r8, r9, fp, ip, pc}
   2df44:			; <UNDEFINED> instruction: 0x46067073
   2df48:	stmdage	r8, {r5, r8, ip, sp, pc}
   2df4c:	blx	1eebf1c <npth_sleep@plt+0x1ee6234>
   2df50:			; <UNDEFINED> instruction: 0xd1a32800
   2df54:	blmi	1054770 <npth_sleep@plt+0x104ea88>
   2df58:	ldmdavs	ip, {r0, r1, r4, r6, r7, fp, ip, lr}
   2df5c:	bl	46bec0 <npth_sleep@plt+0x4661d8>
   2df60:	stmdacs	r0, {r1, r2, r9, sl, lr}
   2df64:			; <UNDEFINED> instruction: 0x0623d033
   2df68:			; <UNDEFINED> instruction: 0xf003b286
   2df6c:	tstmi	lr, #-134217725	; 0xf8000003
   2df70:			; <UNDEFINED> instruction: 0xf7d79806
   2df74:	mcrcs	12, 0, lr, cr0, cr4, {7}
   2df78:	stcls	0, cr13, [r4], {56}	; 0x38
   2df7c:			; <UNDEFINED> instruction: 0xf7ff6820
   2df80:	movwcs	pc, #3617	; 0xe21	; <UNPREDICTABLE>
   2df84:	eor	r6, r5, r3, lsr #32
   2df88:	andcs	r2, r1, ip, lsl #2
   2df8c:	bl	fe76bef0 <npth_sleep@plt+0xfe766208>
   2df90:	andsvs	r9, r8, r4, lsl #22
   2df94:			; <UNDEFINED> instruction: 0xf47f2800
   2df98:	blmi	c19d74 <npth_sleep@plt+0xc1408c>
   2df9c:	ldmpl	r3, {r0, r2, r9, fp, ip, pc}^
   2dfa0:			; <UNDEFINED> instruction: 0xf7d7681e
   2dfa4:	movwlt	lr, #35566	; 0x8aee
   2dfa8:	addlt	r0, r0, #56623104	; 0x3600000
   2dfac:	ldrbtmi	pc, [lr], r6	; <UNPREDICTABLE>
   2dfb0:	and	r4, pc, r6, lsl #6
   2dfb4:	vpmax.u8	d15, d3, d21
   2dfb8:	strle	r0, [r8, #2011]	; 0x7db
   2dfbc:	svcne	0x0001f814
   2dfc0:			; <UNDEFINED> instruction: 0xf47f2900
   2dfc4:	mcrcs	15, 0, sl, cr0, cr15, {3}
   2dfc8:	ldrmi	sp, [r1], -lr, lsl #1
   2dfcc:	stmdals	r6, {r0, r2, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}
   2dfd0:	stcl	7, cr15, [r4], {215}	; 0xd7
   2dfd4:	blmi	7c0860 <npth_sleep@plt+0x7bab78>
   2dfd8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2dfdc:	blls	28804c <npth_sleep@plt+0x282364>
   2dfe0:	qsuble	r4, sl, lr
   2dfe4:	andlt	r4, fp, r0, lsr r6
   2dfe8:	svchi	0x00f0e8bd
   2dfec:	ldrb	r2, [r1, r0, lsl #12]!
   2dff0:	blls	262478 <npth_sleep@plt+0x25c790>
   2dff4:	strmi	fp, [r2], -fp, asr #2
   2dff8:	andls	r2, r0, r1
   2dffc:	stmdals	r4, {r0, r4, r5, r9, sl, lr}
   2e000:			; <UNDEFINED> instruction: 0xf7ff6800
   2e004:			; <UNDEFINED> instruction: 0x4606fe35
   2e008:	stmdals	r6, {r1, r4, r5, r7, r8, r9, sl, sp, lr, pc}
   2e00c:			; <UNDEFINED> instruction: 0xf7d7461e
   2e010:	ldrb	lr, [pc, r6, lsr #25]
   2e014:	stmdbls	r5, {r4, r8, r9, fp, lr}
   2e018:	ldmdavs	lr, {r0, r1, r3, r6, r7, fp, ip, lr}
   2e01c:			; <UNDEFINED> instruction: 0xf0060636
   2e020:			; <UNDEFINED> instruction: 0xf04646fe
   2e024:			; <UNDEFINED> instruction: 0x46100637
   2e028:	ldc	7, cr15, [r8], {215}	; 0xd7
   2e02c:	bls	1e7ec8 <npth_sleep@plt+0x1e21e0>
   2e030:	ldrb	r4, [r8, r6, lsl #12]!
   2e034:	b	fe96bf98 <npth_sleep@plt+0xfe9662b0>
   2e038:	stmdacs	r0, {r1, r2, r9, sl, lr}
   2e03c:	addlt	sp, r6, #199	; 0xc7
   2e040:			; <UNDEFINED> instruction: 0xf7d6e796
   2e044:	blls	169fdc <npth_sleep@plt+0x1642f4>
   2e048:			; <UNDEFINED> instruction: 0xe7a66018
   2e04c:	andeq	r0, r2, sl, asr #23
   2e050:	muleq	r0, ip, r5
   2e054:			; <UNDEFINED> instruction: 0x00020bba
   2e058:	ldrdeq	r0, [r0], -r8
   2e05c:	andeq	r0, r2, r8, lsr sl
   2e060:	mvnsmi	lr, sp, lsr #18
   2e064:	strmi	r4, [r8], -r6, lsl #12
   2e068:	ldrmi	r4, [r7], -sp, lsl #12
   2e06c:	ldc2	7, cr15, [lr], #1020	; 0x3fc
   2e070:	ldrsbthi	pc, [r8], #-143	; 0xffffff71	; <UNPREDICTABLE>
   2e074:	movwlt	r4, #1272	; 0x4f8
   2e078:	ldrtmi	r4, [r0], -r9, lsr #12
   2e07c:	stc2l	7, cr15, [r8, #1020]!	; 0x3fc
   2e080:	mvnlt	r4, r4, lsl #12
   2e084:			; <UNDEFINED> instruction: 0xf7d74638
   2e088:			; <UNDEFINED> instruction: 0x4605edfa
   2e08c:	stmiavs	r0!, {r3, r4, r5, r6, r7, r8, ip, sp, pc}^
   2e090:			; <UNDEFINED> instruction: 0xf97ef7f2
   2e094:	movwcs	r6, #2342	; 0x926
   2e098:	teqlt	lr, r3, ror #1
   2e09c:			; <UNDEFINED> instruction: 0xf7d74630
   2e0a0:			; <UNDEFINED> instruction: 0x4601ea38
   2e0a4:			; <UNDEFINED> instruction: 0xf7f54630
   2e0a8:	stmdbvs	r6!, {r0, r2, r4, r5, r7, sl, fp, ip, sp, lr, pc}
   2e0ac:			; <UNDEFINED> instruction: 0xf7d64630
   2e0b0:	andcs	lr, r0, sl, ror #30
   2e0b4:	pop	{r0, r2, r5, r8, sp, lr}
   2e0b8:	ldrshcs	r8, [r8], #-16
   2e0bc:	ldrhhi	lr, [r0, #141]!	; 0x8d
   2e0c0:			; <UNDEFINED> instruction: 0x4629463a
   2e0c4:	pop	{r4, r5, r9, sl, lr}
   2e0c8:			; <UNDEFINED> instruction: 0xf7ff41f0
   2e0cc:	blmi	25daf0 <npth_sleep@plt+0x257e08>
   2e0d0:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   2e0d4:			; <UNDEFINED> instruction: 0xf7d7681c
   2e0d8:	stmdacs	r0, {r2, r4, r6, r9, fp, sp, lr, pc}
   2e0dc:	strteq	sp, [r4], -fp, ror #1
   2e0e0:			; <UNDEFINED> instruction: 0xf004b280
   2e0e4:			; <UNDEFINED> instruction: 0x432044fe
   2e0e8:	svclt	0x0000e7e5
   2e0ec:	muleq	r2, ip, r9
   2e0f0:	ldrdeq	r0, [r0], -r8
   2e0f4:	tstlt	r0, r0, asr #16
   2e0f8:	blcs	4830c <npth_sleep@plt+0x42624>
   2e0fc:			; <UNDEFINED> instruction: 0x4770d0fa
   2e100:	stmdavs	r4, {r3, r4, r5, r8, sl, ip, sp, pc}^
   2e104:	strmi	fp, [sp], -ip, asr #2
   2e108:	strtmi	r6, [r9], -r0, lsr #17
   2e10c:			; <UNDEFINED> instruction: 0xf7f1b110
   2e110:	tstlt	r8, r9, asr #27	; <UNPREDICTABLE>
   2e114:	stccs	8, cr6, [r0], {100}	; 0x64
   2e118:	strcs	sp, [r0], #-502	; 0xfffffe0a
   2e11c:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
   2e120:	ldrblt	r7, [r0, #-2563]!	; 0xfffff5fd
   2e124:	ldcmi	7, cr0, [r5, #-876]	; 0xfffffc94
   2e128:	strle	r4, [r8], #-1149	; 0xfffffb83
   2e12c:	stmiapl	fp!, {r2, r4, r8, r9, fp, lr}^
   2e130:			; <UNDEFINED> instruction: 0x06006818
   2e134:	rscsmi	pc, lr, r0
   2e138:	adcseq	pc, r5, r0, asr #32
   2e13c:			; <UNDEFINED> instruction: 0x460ebd70
   2e140:	ldrbtmi	r4, [r9], #-2320	; 0xfffff6f0
   2e144:	stc2	7, cr15, [r4, #1020]	; 0x3fc
   2e148:	stmdacs	r0, {r2, r9, sl, lr}
   2e14c:	stmdbvs	r5, {r1, r2, r3, r5, r6, r7, ip, lr, pc}
   2e150:			; <UNDEFINED> instruction: 0x4628b155
   2e154:	ldmib	ip, {r0, r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2e158:	tstcs	r0, sl, lsr #12
   2e15c:	ldrtmi	r4, [r0], -r3, lsl #12
   2e160:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   2e164:	mrclt	7, 5, APSR_nzcv, cr6, cr6, {6}
   2e168:	tsteq	r0, r0, lsl #2	; <UNPREDICTABLE>
   2e16c:			; <UNDEFINED> instruction: 0xf7ff300c
   2e170:	stmdacs	r0, {r0, r2, r4, r7, sl, fp, ip, sp, lr, pc}
   2e174:	stmdbvs	r5!, {r1, r5, r6, r7, r8, ip, lr, pc}
   2e178:	svclt	0x0000e7eb
   2e17c:	andeq	r0, r2, r8, ror #17
   2e180:	ldrdeq	r0, [r0], -r8
   2e184:	andeq	lr, r0, r2, ror lr
   2e188:	mvnsmi	lr, #737280	; 0xb4000
   2e18c:			; <UNDEFINED> instruction: 0xf8df7a03
   2e190:			; <UNDEFINED> instruction: 0x07da9150
   2e194:	strle	r4, [fp], #-1273	; 0xfffffb07
   2e198:			; <UNDEFINED> instruction: 0xf8594b52
   2e19c:	ldmdavs	ip, {r0, r1, ip, sp}
   2e1a0:			; <UNDEFINED> instruction: 0xf0040624
   2e1a4:			; <UNDEFINED> instruction: 0xf04444fe
   2e1a8:			; <UNDEFINED> instruction: 0x462004b5
   2e1ac:	mvnshi	lr, #12386304	; 0xbd0000
   2e1b0:	strmi	r2, [r8], r0, lsl #6
   2e1b4:	tstcs	r3, sl, lsl r6
   2e1b8:	strbmi	r4, [r0], -r5, lsl #12
   2e1bc:	ldmda	r0!, {r0, r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2e1c0:			; <UNDEFINED> instruction: 0xf7d64607
   2e1c4:			; <UNDEFINED> instruction: 0x4604ed3e
   2e1c8:	rsbsle	r2, sl, r0, lsl #16
   2e1cc:			; <UNDEFINED> instruction: 0xf7d64638
   2e1d0:			; <UNDEFINED> instruction: 0x4606ed38
   2e1d4:	rsbsle	r2, r1, r0, lsl #16
   2e1d8:			; <UNDEFINED> instruction: 0x4622463b
   2e1dc:	strbmi	r2, [r0], -r3, lsl #2
   2e1e0:	ldmda	lr, {r0, r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2e1e4:			; <UNDEFINED> instruction: 0xf7d74620
   2e1e8:	stmdacs	r1, {r2, r4, r7, r8, fp, sp, lr, pc}
   2e1ec:	svclt	0x001e4602
   2e1f0:			; <UNDEFINED> instruction: 0x27131912
   2e1f4:	streq	pc, [r0, r0, asr #5]
   2e1f8:			; <UNDEFINED> instruction: 0x4611d012
   2e1fc:	stccc	8, cr15, [r1, #-72]	; 0xffffffb8
   2e200:	blcc	275c28 <npth_sleep@plt+0x26ff40>
   2e204:	blx	a1ad78 <npth_sleep@plt+0xa15090>
   2e208:	blcs	62a61c <npth_sleep@plt+0x624934>
   2e20c:	movweq	lr, #6767	; 0x1a6f
   2e210:	tsteq	r1, r3	; <UNPREDICTABLE>
   2e214:	strtmi	sp, [r0], -ip, asr #18
   2e218:	ldmdb	sl!, {r0, r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2e21c:	movlt	r4, #51380224	; 0x3100000
   2e220:	cdpeq	0, 1, cr15, cr3, cr15, {2}
   2e224:	ldfccp	f7, [pc], #16	; 2e23c <npth_sleep@plt+0x28554>
   2e228:	cdpeq	2, 8, cr15, cr0, cr0, {6}
   2e22c:	smladxcs	r0, r1, r6, r4
   2e230:			; <UNDEFINED> instruction: 0xf003e01b
   2e234:	bcs	26ee28 <npth_sleep@plt+0x269140>
   2e238:	movwlt	sp, #61730	; 0xf122
   2e23c:	stchi	8, cr15, [r1], {28}
   2e240:	andeq	pc, r9, #168, 2	; 0x2a
   2e244:	stmdaeq	r8!, {r3, r5, r7, r8, ip, sp, lr, pc}
   2e248:	bcs	61ad98 <npth_sleep@plt+0x6150b0>
   2e24c:	blx	bde0bc <npth_sleep@plt+0xbd83d4>
   2e250:			; <UNDEFINED> instruction: 0xf002f202
   2e254:	andcs	r0, r0, #268435456	; 0x10000000
   2e258:	svceq	0x0001f1b8
   2e25c:			; <UNDEFINED> instruction: 0xf042bf98
   2e260:	cmplt	r2, r1, lsl #4
   2e264:	adcsmi	r3, r8, #262144	; 0x40000
   2e268:			; <UNDEFINED> instruction: 0xf81cd90f
   2e26c:	blcs	2bde78 <npth_sleep@plt+0x2b8190>
   2e270:	blcs	85ded8 <npth_sleep@plt+0x8581f0>
   2e274:	svccs	0x0000d1dd
   2e278:	blcs	2e2a00 <npth_sleep@plt+0x2dcd18>
   2e27c:			; <UNDEFINED> instruction: 0x2320bf08
   2e280:			; <UNDEFINED> instruction: 0xf8013701
   2e284:	adcsmi	r3, r8, #1024	; 0x400
   2e288:	movwcs	sp, #2287	; 0x8ef
   2e28c:	ldmdbmi	r6, {r0, r1, r3, ip, sp, lr}
   2e290:			; <UNDEFINED> instruction: 0x46284632
   2e294:			; <UNDEFINED> instruction: 0xf7ff4479
   2e298:	strmi	pc, [r3], -r3, ror #29
   2e29c:	ldrmi	r4, [ip], -r0, lsr #12
   2e2a0:	mrc	7, 3, APSR_nzcv, cr0, cr6, {6}
   2e2a4:			; <UNDEFINED> instruction: 0xf7d64630
   2e2a8:	strtmi	lr, [r0], -lr, ror #28
   2e2ac:	mvnshi	lr, #12386304	; 0xbd0000
   2e2b0:	ldrtle	r0, [r0], #2011	; 0x7db
   2e2b4:	andsvc	r4, r1, r4, lsl #5
   2e2b8:			; <UNDEFINED> instruction: 0xe7acd19f
   2e2bc:			; <UNDEFINED> instruction: 0xf7d64620
   2e2c0:	blmi	269c50 <npth_sleep@plt+0x263f68>
   2e2c4:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   2e2c8:			; <UNDEFINED> instruction: 0xf7d7681c
   2e2cc:	stmdblt	r8, {r1, r3, r4, r6, r8, fp, sp, lr, pc}
   2e2d0:	strb	r2, [sl, -r0, lsl #8]!
   2e2d4:	addlt	r0, r0, #36, 12	; 0x2400000
   2e2d8:	ldrbtmi	pc, [lr], #4	; <UNPREDICTABLE>
   2e2dc:	strb	r4, [r4, -r4, lsl #6]!
   2e2e0:	andeq	r0, r2, ip, ror r8
   2e2e4:	ldrdeq	r0, [r0], -r8
   2e2e8:	andeq	lr, r0, r0, lsr #26
   2e2ec:	str	r2, [r3, #768]!	; 0x300
   2e2f0:	str	r2, [r1, #769]!	; 0x301
   2e2f4:	svcmi	0x00f0e92d
   2e2f8:	vpush	{s8-s120}
   2e2fc:	blmi	1c90f0c <npth_sleep@plt+0x1c8b224>
   2e300:	stmdavs	r5, {r1, r3, r4, r5, r6, sl, lr}
   2e304:	ldrdlt	pc, [r0, #143]	; 0x8f
   2e308:			; <UNDEFINED> instruction: 0xb09b58d3
   2e30c:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, r7, sl, lr}
   2e310:			; <UNDEFINED> instruction: 0xf04f9319
   2e314:	teqlt	sp, #0, 6
   2e318:			; <UNDEFINED> instruction: 0xf04f4b6c
   2e31c:			; <UNDEFINED> instruction: 0x460f0913
   2e320:	stmibeq	r0, {r6, r7, r9, ip, sp, lr, pc}
   2e324:			; <UNDEFINED> instruction: 0xf8cd447b
   2e328:	mcr	0, 0, r9, cr8, cr4, {0}
   2e32c:	blmi	1a3cb74 <npth_sleep@plt+0x1a36e8c>
   2e330:			; <UNDEFINED> instruction: 0x4699447b
   2e334:	tstlt	r0, r8, lsr #17
   2e338:			; <UNDEFINED> instruction: 0xf7d74639
   2e33c:	stmiavs	fp!, {r1, r5, r6, r9, fp, sp, lr, pc}^
   2e340:	orrslt	r4, fp, lr, lsl r6
   2e344:			; <UNDEFINED> instruction: 0xf106b13e
   2e348:	ldrtmi	r0, [r9], -r8
   2e34c:	b	166c2b0 <npth_sleep@plt+0x16665c8>
   2e350:	mcrcs	8, 0, r6, cr0, cr6, {1}
   2e354:			; <UNDEFINED> instruction: 0x4638d1f7
   2e358:	mcr	7, 4, pc, cr8, cr6, {6}	; <UNPREDICTABLE>
   2e35c:			; <UNDEFINED> instruction: 0xf0402800
   2e360:	stmdavs	sp!, {r1, r3, r4, r7, pc}^
   2e364:	mvnle	r2, r0, lsl #26
   2e368:	eors	r2, fp, r0, lsl #8
   2e36c:	movwls	r6, #14633	; 0x3929
   2e370:	tstls	r4, r8, lsl #12
   2e374:	stmia	ip, {r0, r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2e378:	stmdacs	r0, {r2, r9, sl, lr}
   2e37c:	blls	12270c <npth_sleep@plt+0x11ca24>
   2e380:	beq	36a79c <npth_sleep@plt+0x364ab4>
   2e384:			; <UNDEFINED> instruction: 0xf10d9904
   2e388:			; <UNDEFINED> instruction: 0xf8cd0818
   2e38c:	ldrmi	fp, [lr], -ip
   2e390:	blcs	3fdc4 <npth_sleep@plt+0x3a0dc>
   2e394:			; <UNDEFINED> instruction: 0xf04fd038
   2e398:	strmi	r0, [r4, #3142]!	; 0xc46
   2e39c:			; <UNDEFINED> instruction: 0x4659d33e
   2e3a0:	strmi	r4, [lr], #-1571	; 0xfffff9dd
   2e3a4:	cmpcs	r9, sl, asr #12
   2e3a8:	strls	r4, [r0], -r0, asr #12
   2e3ac:	ldrdlt	pc, [ip], -sp
   2e3b0:	b	11ec314 <npth_sleep@plt+0x11e662c>
   2e3b4:	ldrbmi	r4, [r0], -r1, asr #12
   2e3b8:			; <UNDEFINED> instruction: 0xf844f7f2
   2e3bc:	blmi	119d004 <npth_sleep@plt+0x119731c>
   2e3c0:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   2e3c4:			; <UNDEFINED> instruction: 0xf7d7681c
   2e3c8:	ldrsblt	lr, [r8, #140]	; 0x8c
   2e3cc:	addlt	r0, r0, #36700160	; 0x2300000
   2e3d0:	mvnsmi	pc, #3
   2e3d4:	streq	lr, [r0], #-2643	; 0xfffff5ad
   2e3d8:	stmiavs	r8!, {r2, r4, ip, lr, pc}^
   2e3dc:			; <UNDEFINED> instruction: 0xffd8f7f1
   2e3e0:	rscvs	r2, fp, r0, lsl #6
   2e3e4:	blmi	e00cdc <npth_sleep@plt+0xdfaff4>
   2e3e8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2e3ec:	blls	68845c <npth_sleep@plt+0x682774>
   2e3f0:	qdsuble	r4, sl, r0
   2e3f4:	andslt	r4, fp, r0, lsr #12
   2e3f8:	blhi	e96f4 <npth_sleep@plt+0xe3a0c>
   2e3fc:	svchi	0x00f0e8bd
   2e400:	ldrdlt	pc, [ip], -sp
   2e404:	ldr	r6, [sp, lr, ror #17]
   2e408:			; <UNDEFINED> instruction: 0xf7d768a8
   2e40c:	stmdacs	r5, {r1, r7, fp, sp, lr, pc}^
   2e410:			; <UNDEFINED> instruction: 0xf1c0bf98
   2e414:	ldmle	lr!, {r1, r2, r6, sl, fp}
   2e418:	sbcle	r4, r0, #164, 10	; 0x29000000
   2e41c:	andeq	lr, r6, ip, lsl #22
   2e420:			; <UNDEFINED> instruction: 0xf10c9905
   2e424:	ldrbmi	r3, [r8], #-1023	; 0xfffffc01
   2e428:	mnfeq<illegal precision>p	f7, #4.0
   2e42c:	blcc	a643c <npth_sleep@plt+0xa0754>
   2e430:	andsle	r4, pc, r3, ror r5	; <UNPREDICTABLE>
   2e434:	stccs	8, cr15, [r1, #-64]	; 0xffffffc0
   2e438:	sbcslt	r3, r2, #36864	; 0x9000
   2e43c:	ldmle	r6!, {r0, r1, r2, r4, r9, fp, sp}^
   2e440:	vpmax.s8	d15, d2, d17
   2e444:	ldrble	r0, [r2, #2002]!	; 0x7d2
   2e448:	tsteq	r6, fp, lsl #22
   2e44c:	bcs	469cb4 <npth_sleep@plt+0x463fcc>
   2e450:	tstls	r0, r0, asr #12
   2e454:	movwls	r2, #16713	; 0x4149
   2e458:	ldmib	r2!, {r0, r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2e45c:	ldrbmi	r4, [r0], -r1, asr #12
   2e460:			; <UNDEFINED> instruction: 0xfff0f7f1
   2e464:	movtlt	r9, #2820	; 0xb04
   2e468:	ldrmi	r1, [lr], #-2788	; 0xfffff51c
   2e46c:	ldmib	r5, {r3, r6, r7, ip, lr, pc}^
   2e470:	str	r3, [lr, r3, lsl #22]
   2e474:	tsteq	r6, fp, lsl #22
   2e478:	bcc	2857a8 <npth_sleep@plt+0x27fac0>
   2e47c:	bcs	61afcc <npth_sleep@plt+0x6152e4>
   2e480:	strbtmi	fp, [r3], -r8, lsl #31
   2e484:	stmdals	r5, {r1, r5, r6, r7, fp, ip, lr, pc}
   2e488:	vpmax.s8	d15, d2, d16
   2e48c:	svceq	0x0001f012
   2e490:	strbtmi	fp, [r3], -r8, lsl #30
   2e494:	blmi	428404 <npth_sleep@plt+0x42271c>
   2e498:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   2e49c:			; <UNDEFINED> instruction: 0xf7d7681c
   2e4a0:	stmdacs	r0, {r4, r5, r6, fp, sp, lr, pc}
   2e4a4:	svcge	0x0060f43f
   2e4a8:	addlt	r0, r0, #36, 12	; 0x2400000
   2e4ac:	mvnsmi	pc, #4
   2e4b0:	streq	lr, [r0], #-2627	; 0xfffff5bd
   2e4b4:			; <UNDEFINED> instruction: 0xf7d6e796
   2e4b8:			; <UNDEFINED> instruction: 0xf8ddedaa
   2e4bc:	ldrb	fp, [lr, -ip]!
   2e4c0:	andeq	r0, r2, r0, lsl r7
   2e4c4:	muleq	r0, ip, r5
   2e4c8:	andeq	r0, r2, r4, lsl #14
   2e4cc:	muleq	r0, r8, ip
   2e4d0:	andeq	lr, r0, ip, lsl #25
   2e4d4:	ldrdeq	r0, [r0], -r8
   2e4d8:	andeq	r0, r2, r8, lsr #12
   2e4dc:	mvnsmi	lr, sp, lsr #18
   2e4e0:	ldrmi	r4, [r6], -sp, lsl #12
   2e4e4:			; <UNDEFINED> instruction: 0x46044698
   2e4e8:	ldmib	ip, {r0, r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2e4ec:	ldrbtmi	r4, [pc], #-3891	; 2e4f4 <npth_sleep@plt+0x2880c>
   2e4f0:	andsle	r3, fp, r1
   2e4f4:	stmdavs	r0!, {r1, r2, r3, r5, r6, r8, ip, sp, pc}^
   2e4f8:	svceq	0x0000f1b8
   2e4fc:	ldmdbmi	r0!, {r4, r8, ip, lr, pc}
   2e500:			; <UNDEFINED> instruction: 0xf7d64479
   2e504:	strcs	lr, [r0], -sl, lsl #30
   2e508:	orrslt	r6, r0, #40	; 0x28
   2e50c:	pop	{r4, r5, r9, sl, lr}
   2e510:	stmdavs	r0!, {r4, r5, r6, r7, r8, pc}
   2e514:	svceq	0x0000f1b8
   2e518:	stmdbmi	sl!, {r0, r2, r8, ip, lr, pc}
   2e51c:			; <UNDEFINED> instruction: 0xe7f04479
   2e520:	ldrbtmi	r4, [r9], #-2345	; 0xfffff6d7
   2e524:	stmdbmi	r9!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   2e528:			; <UNDEFINED> instruction: 0xe7ea4479
   2e52c:	ldmpl	fp!, {r3, r5, r8, r9, fp, lr}^
   2e530:			; <UNDEFINED> instruction: 0xf7d7681f
   2e534:	strmi	lr, [r6], -r6, lsr #16
   2e538:	ldrteq	fp, [pc], -r0, lsr #2
   2e53c:			; <UNDEFINED> instruction: 0xf007b286
   2e540:	teqmi	lr, #66584576	; 0x3f80000
   2e544:	andcs	r4, r5, #573440	; 0x8c000
   2e548:	ldrbtmi	r2, [r9], #-0
   2e54c:	stcl	7, cr15, [ip, #-856]	; 0xfffffca8
   2e550:	ldrtmi	r4, [r0], -r7, lsl #12
   2e554:	b	11ec4b8 <npth_sleep@plt+0x11e67d0>
   2e558:	ldrtmi	r4, [r8], -r1, lsl #12
   2e55c:			; <UNDEFINED> instruction: 0xf8bef7f5
   2e560:	mvnscc	pc, #79	; 0x4f
   2e564:	stmib	r4, {r9, sp}^
   2e568:	ldrtmi	r3, [r0], -r0, lsl #6
   2e56c:	pop	{r1, r3, r5, sp, lr}
   2e570:	blmi	60ed38 <npth_sleep@plt+0x609050>
   2e574:	ldmdavs	sp, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
   2e578:	stmda	r2, {r0, r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2e57c:			; <UNDEFINED> instruction: 0xb1204606
   2e580:	addlt	r0, r6, #47185920	; 0x2d00000
   2e584:	ldrbmi	pc, [lr, #5]!	; <UNPREDICTABLE>
   2e588:	ldmdbmi	r3, {r1, r2, r3, r5, r8, r9, lr}
   2e58c:	andcs	r2, r0, r5, lsl #4
   2e590:			; <UNDEFINED> instruction: 0xf7d64479
   2e594:	strmi	lr, [r5], -sl, lsr #26
   2e598:			; <UNDEFINED> instruction: 0xf7d74630
   2e59c:	strmi	lr, [r1], -r4, lsr #20
   2e5a0:			; <UNDEFINED> instruction: 0xf7f54628
   2e5a4:	stmdavs	r0!, {r0, r1, r3, r4, r7, fp, ip, sp, lr, pc}
   2e5a8:	bl	156c50c <npth_sleep@plt+0x1566824>
   2e5ac:			; <UNDEFINED> instruction: 0xf7d76860
   2e5b0:			; <UNDEFINED> instruction: 0xf04feb52
   2e5b4:	stmib	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, ip, sp}^
   2e5b8:	str	r3, [r7, r0, lsl #6]!
   2e5bc:	andeq	r0, r2, r2, lsr #10
   2e5c0:	muleq	r0, r8, r9
   2e5c4:	andeq	fp, r0, r4, lsl r0
   2e5c8:	andeq	lr, r0, sl, asr #21
   2e5cc:			; <UNDEFINED> instruction: 0x0000eab8
   2e5d0:	ldrdeq	r0, [r0], -r8
   2e5d4:	andeq	lr, r0, lr, lsr #21
   2e5d8:	andeq	lr, r0, r4, lsl #21
   2e5dc:			; <UNDEFINED> instruction: 0x4605b538
   2e5e0:	stmdb	r0!, {r0, r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2e5e4:	ldrbtmi	r4, [ip], #-3083	; 0xfffff3f5
   2e5e8:	svclt	0x00183001
   2e5ec:	andle	r2, r0, r0
   2e5f0:	blmi	29dad8 <npth_sleep@plt+0x297df0>
   2e5f4:	ldmdavs	ip, {r0, r1, r5, r6, r7, fp, ip, lr}
   2e5f8:	svc	0x00c2f7d6
   2e5fc:	strteq	fp, [r4], -r8, lsr #2
   2e600:			; <UNDEFINED> instruction: 0xf004b283
   2e604:	b	113fa04 <npth_sleep@plt+0x1139d1c>
   2e608:			; <UNDEFINED> instruction: 0xf04f0003
   2e60c:	stmib	r5, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, ip, sp}^
   2e610:	ldclt	3, cr3, [r8, #-0]
   2e614:	andeq	r0, r2, sl, lsr #8
   2e618:	ldrdeq	r0, [r0], -r8
   2e61c:	blmi	b80ed4 <npth_sleep@plt+0xb7b1ec>
   2e620:	stmdami	sp!, {r1, r3, r4, r5, r6, sl, lr}
   2e624:	addlt	fp, r9, r0, lsr r5
   2e628:	ldrbtmi	r5, [r8], #-2259	; 0xfffff72d
   2e62c:	ldrbtcc	pc, [pc], #79	; 2e634 <npth_sleep@plt+0x2894c>	; <UNPREDICTABLE>
   2e630:	movwls	r6, #30747	; 0x781b
   2e634:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   2e638:	mcr	7, 2, pc, cr0, cr6, {6}	; <UNPREDICTABLE>
   2e63c:			; <UNDEFINED> instruction: 0xb3284605
   2e640:			; <UNDEFINED> instruction: 0xf7d74628
   2e644:			; <UNDEFINED> instruction: 0xb180e9b8
   2e648:	blcc	c4d95c <npth_sleep@plt+0xc47c74>
   2e64c:	ldmle	r7!, {r0, r3, r8, r9, fp, sp}^
   2e650:	andcs	r3, sl, #19
   2e654:			; <UNDEFINED> instruction: 0xf7d62100
   2e658:	addmi	lr, r4, #96256	; 0x17800
   2e65c:			; <UNDEFINED> instruction: 0x4604bfb8
   2e660:			; <UNDEFINED> instruction: 0xf7d74628
   2e664:	stmdacs	r0, {r3, r5, r7, r8, fp, sp, lr, pc}
   2e668:	strtmi	sp, [r8], -lr, ror #3
   2e66c:	bl	4ec5d0 <npth_sleep@plt+0x4e68e8>
   2e670:	svclt	0x00181c61
   2e674:	andle	r1, r9, r0, ror #24
   2e678:	blmi	5c0ee0 <npth_sleep@plt+0x5bb1f8>
   2e67c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2e680:	blls	2086f0 <npth_sleep@plt+0x202a08>
   2e684:	qsuble	r4, sl, r1
   2e688:	ldclt	0, cr11, [r0, #-36]!	; 0xffffffdc
   2e68c:	andcs	sl, r7, r2, lsl #18
   2e690:			; <UNDEFINED> instruction: 0xf7d69101
   2e694:	stmdbls	r1, {r1, r4, r5, r6, r7, sl, fp, sp, lr, pc}
   2e698:	stmdals	r4, {r3, r6, r8, fp, ip, sp, pc}
   2e69c:	andle	r1, r6, r2, asr #24
   2e6a0:	movwmi	pc, #111	; 0x6f	; <UNPREDICTABLE>
   2e6a4:	svclt	0x00084298
   2e6a8:	addvc	pc, r0, pc, asr #8
   2e6ac:	andcs	lr, r7, r4, ror #15
   2e6b0:	stcl	7, cr15, [r2], #856	; 0x358
   2e6b4:	stmdals	r4, {r4, r8, fp, ip, sp, pc}
   2e6b8:	mvnsle	r1, r3, asr #24
   2e6bc:			; <UNDEFINED> instruction: 0xf7d62004
   2e6c0:	stmdacs	r0, {r3, r4, r5, r7, sl, fp, sp, lr, pc}
   2e6c4:			; <UNDEFINED> instruction: 0x2014bfb8
   2e6c8:	ubfx	sp, r6, #23, #10
   2e6cc:	ldc	7, cr15, [lr], {214}	; 0xd6
   2e6d0:	strdeq	r0, [r2], -r0	; <UNPREDICTABLE>
   2e6d4:	muleq	r0, ip, r5
   2e6d8:	andeq	lr, r0, r2, lsl sl
   2e6dc:	muleq	r2, r4, r3
   2e6e0:			; <UNDEFINED> instruction: 0x4604b5f8
   2e6e4:			; <UNDEFINED> instruction: 0xf7ff460d
   2e6e8:			; <UNDEFINED> instruction: 0x4607ff99
   2e6ec:	adcmi	fp, r0, #1073741887	; 0x4000003f
   2e6f0:	strcs	fp, [r0], -r8, asr #31
   2e6f4:			; <UNDEFINED> instruction: 0xf855dd12
   2e6f8:	mrrcne	0, 2, r3, sl, cr6
   2e6fc:	shadd16mi	fp, r2, r8
   2e700:	ands	sp, r0, r4, lsl #2
   2e704:	eorcc	pc, r2, r5, asr r8	; <UNPREDICTABLE>
   2e708:	andle	r1, ip, r9, asr ip
   2e70c:			; <UNDEFINED> instruction: 0xf10242a3
   2e710:	mvnsle	r0, r1, lsl #4
   2e714:	strcc	r4, [r1], #-1558	; 0xfffff9ea
   2e718:	mvnle	r4, r7, lsr #5
   2e71c:	ldrhtmi	lr, [r8], #141	; 0x8d
   2e720:			; <UNDEFINED> instruction: 0xf7d72000
   2e724:			; <UNDEFINED> instruction: 0x4620b933
   2e728:	b	fe56c68c <npth_sleep@plt+0xfe5669a4>
   2e72c:	adcmi	lr, r0, #63700992	; 0x3cc0000
   2e730:			; <UNDEFINED> instruction: 0x4620ddf4
   2e734:			; <UNDEFINED> instruction: 0xf7d73401
   2e738:	adcmi	lr, r7, #581632	; 0x8e000
   2e73c:	pop	{r0, r3, r4, r5, r6, r7, r8, ip, lr, pc}
   2e740:	strdcs	r4, [r0], -r8
   2e744:	stmdblt	r2!, {r0, r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2e748:	svcmi	0x00f0e92d
   2e74c:	strmi	fp, [r5], -r7, lsl #1
   2e750:	andls	r4, r2, #4849664	; 0x4a0000
   2e754:	bmi	12c019c <npth_sleep@plt+0x12ba4b4>
   2e758:	mrcls	4, 0, r4, cr0, cr8, {3}
   2e75c:	stmpl	r2, {r2, r3, r9, sl, lr}
   2e760:	ldmdavs	r2, {r3, r9, sl, lr}
   2e764:			; <UNDEFINED> instruction: 0xf04f9205
   2e768:	strls	r0, [r4], -r0, lsl #4
   2e76c:	ldmib	sp, {r0, r1, r8, r9, ip, pc}^
   2e770:	cmplt	r1, r1, lsl r6
   2e774:	teqlt	r0, r8, lsl #16
   2e778:	andcs	r4, r0, sl, lsl #12
   2e77c:	svcne	0x0004f852
   2e780:	stmdbcs	r0, {r0, ip, sp}
   2e784:	strdcs	sp, [r4, -sl]
   2e788:			; <UNDEFINED> instruction: 0xf7d73002
   2e78c:	smlawtcs	pc, r0, r9, lr	; <UNPREDICTABLE>
   2e790:	strtmi	r4, [r8], -r1, lsl #13
   2e794:	ldm	ip!, {r0, r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2e798:	andeq	pc, r0, r9, asr #17
   2e79c:	subsle	r2, r0, r0, lsl #16
   2e7a0:			; <UNDEFINED> instruction: 0xf8c93001
   2e7a4:	mrslt	r0, (UNDEF: 76)
   2e7a8:	teqlt	fp, r3, lsr #16
   2e7ac:	strbmi	r4, [sl], -r1, lsr #12
   2e7b0:	svccc	0x0004f842
   2e7b4:	svccc	0x0004f851
   2e7b8:	mvnsle	r2, r0, lsl #22
   2e7bc:	ldrdlt	pc, [r4], #143	; 0x8f
   2e7c0:	svccc	0x00fff1b8
   2e7c4:	beq	36ac00 <npth_sleep@plt+0x364f18>
   2e7c8:	streq	pc, [r0], #-79	; 0xffffffb1
   2e7cc:	strdle	r4, [r7], -fp
   2e7d0:	cfstrscs	mvf3, [r3], {1}
   2e7d4:			; <UNDEFINED> instruction: 0xf85ad019
   2e7d8:			; <UNDEFINED> instruction: 0xf1b88b04
   2e7dc:	ldrshle	r3, [r7, #255]!	; 0xff
   2e7e0:	ldrbmi	r1, [r8], -r1, lsr #28
   2e7e4:	tstcs	r1, r8, lsl pc
   2e7e8:	mrc	7, 7, APSR_nzcv, cr4, cr6, {6}
   2e7ec:	stceq	8, cr15, [r4], {74}	; 0x4a
   2e7f0:	mvnle	r3, r1
   2e7f4:	svc	0x0026f7d6
   2e7f8:			; <UNDEFINED> instruction: 0xf7d66800
   2e7fc:	ldrbmi	lr, [r9], -r0, asr #27
   2e800:	stmdami	r1!, {r1, r9, sl, lr}
   2e804:			; <UNDEFINED> instruction: 0xf7f44478
   2e808:			; <UNDEFINED> instruction: 0xf10dffa5
   2e80c:	strcs	r0, [r0], #-2056	; 0xfffff7f8
   2e810:	bleq	16c978 <npth_sleep@plt+0x166c90>
   2e814:	andle	r4, r4, r0, lsr #5
   2e818:			; <UNDEFINED> instruction: 0xf7d64621
   2e81c:	andcc	lr, r1, r2, lsr #24
   2e820:	strcc	sp, [r1], #-21	; 0xffffffeb
   2e824:	mvnsle	r2, r3, lsl #24
   2e828:			; <UNDEFINED> instruction: 0x46204639
   2e82c:			; <UNDEFINED> instruction: 0xff58f7ff
   2e830:	ldrmi	fp, [r0, r6, lsl #2]!
   2e834:	strtmi	r4, [r8], -r9, asr #12
   2e838:	mcr	7, 6, pc, cr6, cr6, {6}	; <UNPREDICTABLE>
   2e83c:			; <UNDEFINED> instruction: 0xf7d6207f
   2e840:			; <UNDEFINED> instruction: 0x4628eb32
   2e844:	svc	0x00c0f7d6
   2e848:	andeq	pc, r0, r9, asr #17
   2e84c:			; <UNDEFINED> instruction: 0xb124e7ab
   2e850:	andsle	r2, r0, r1, lsl #24
   2e854:	ldrbtmi	r4, [r9], #-2317	; 0xfffff6f3
   2e858:	stmdbmi	sp, {r0, sp, lr, pc}
   2e85c:	tstls	r1, r9, ror r4
   2e860:	mrc	7, 7, APSR_nzcv, cr0, cr6, {6}
   2e864:			; <UNDEFINED> instruction: 0xf7d66800
   2e868:	stmdbls	r1, {r1, r3, r7, r8, sl, fp, sp, lr, pc}
   2e86c:	stmdami	r9, {r1, r9, sl, lr}
   2e870:			; <UNDEFINED> instruction: 0xf7f44478
   2e874:	stmdbmi	r8, {r0, r1, r2, r3, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   2e878:			; <UNDEFINED> instruction: 0xe7f04479
   2e87c:			; <UNDEFINED> instruction: 0x000202b8
   2e880:	muleq	r0, ip, r5
   2e884:	ldrdeq	r3, [r0], -r8
   2e888:	andeq	r3, r0, ip, lsl #21
   2e88c:	strdeq	lr, [r0], -sl
   2e890:	andeq	r4, r0, r4, asr #15
   2e894:	andeq	lr, r0, r4, ror #15
   2e898:	ldrdeq	lr, [r0], -r4
   2e89c:	blmi	bc1158 <npth_sleep@plt+0xbbb470>
   2e8a0:	push	{r1, r3, r4, r5, r6, sl, lr}
   2e8a4:			; <UNDEFINED> instruction: 0xb09c47f0
   2e8a8:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   2e8ac:			; <UNDEFINED> instruction: 0xf04f931b
   2e8b0:			; <UNDEFINED> instruction: 0xf7ff0300
   2e8b4:			; <UNDEFINED> instruction: 0x2104feb3
   2e8b8:	eorcs	r4, r0, r1, lsl #13
   2e8bc:	ldmib	r8, {r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2e8c0:	orrslt	r4, r0, #128, 12	; 0x8000000
   2e8c4:	svceq	0x0000f1b9
   2e8c8:	strcs	sp, [r0, #-3387]	; 0xfffff2c5
   2e8cc:	strtmi	r4, [ip], -sl, ror #13
   2e8d0:	ands	r2, r6, r0, lsr #12
   2e8d4:	adcsmi	r1, r7, #28416	; 0x6f00
   2e8d8:			; <UNDEFINED> instruction: 0xf5b6d30d
   2e8dc:	strbmi	r7, [r0], -r0, lsl #31
   2e8e0:			; <UNDEFINED> instruction: 0x2320bf34
   2e8e4:	orrvc	pc, r0, #1325400064	; 0x4f000000
   2e8e8:	adcseq	r4, r1, lr, lsl r4
   2e8ec:	bl	ff46c84c <npth_sleep@plt+0xff466b64>
   2e8f0:	movtlt	r4, #1539	; 0x603
   2e8f4:			; <UNDEFINED> instruction: 0xf8484680
   2e8f8:	strcc	r4, [r1], #-37	; 0xffffffdb
   2e8fc:	ldrtmi	r4, [sp], -r1, lsr #11
   2e900:	ldrbmi	sp, [r2], -lr
   2e904:	andcs	r4, r3, r1, lsr #12
   2e908:	ldc	7, cr15, [r0], #-856	; 0xfffffca8
   2e90c:	mvnle	r3, r1
   2e910:	mrc	7, 4, APSR_nzcv, cr8, cr6, {6}
   2e914:	blcs	288928 <npth_sleep@plt+0x282c40>
   2e918:	strcc	sp, [r1], #-476	; 0xfffffe24
   2e91c:	mvnsle	r4, r1, lsr #11
   2e920:	streq	lr, [r5, #2824]	; 0xb08
   2e924:	mvnscc	pc, #79	; 0x4f
   2e928:	bmi	3469dc <npth_sleep@plt+0x340cf4>
   2e92c:	ldrbtmi	r4, [sl], #-2826	; 0xfffff4f6
   2e930:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2e934:	subsmi	r9, sl, fp, lsl fp
   2e938:	strbmi	sp, [r0], -sl, lsl #2
   2e93c:	pop	{r2, r3, r4, ip, sp, pc}
   2e940:			; <UNDEFINED> instruction: 0x460587f0
   2e944:	strbmi	lr, [r0], -lr, ror #15
   2e948:			; <UNDEFINED> instruction: 0xf7d64698
   2e94c:	strb	lr, [ip, r8, ror #20]!
   2e950:	bl	176c8b0 <npth_sleep@plt+0x1766bc8>
   2e954:	andeq	r0, r2, r0, ror r1
   2e958:	muleq	r0, ip, r5
   2e95c:	andeq	r0, r2, r2, ror #1
   2e960:	tstlt	r9, r3, lsl r6
   2e964:	ldr	r2, [r9, #512]!	; 0x200
   2e968:	svclt	0x0000e638
   2e96c:	tstlt	r9, r3, lsl r6
   2e970:	ldr	r2, [r3, #513]!	; 0x201
   2e974:	svclt	0x0000e632
   2e978:	svclt	0x0000e630
   2e97c:	svcmi	0x00f0e92d
   2e980:	mcrmi	0, 4, fp, cr13, cr5, {4}
   2e984:	stmib	sp, {r0, r1, r2, r3, r9, sl, lr}^
   2e988:	strmi	r7, [r6], r7, lsl #4
   2e98c:	bmi	fe2ffb8c <npth_sleep@plt+0xfe2f9ea4>
   2e990:			; <UNDEFINED> instruction: 0xf10d9309
   2e994:	ldm	r6, {r2, r4, r5, sl, fp}
   2e998:	ldrbtmi	r0, [sl], #-3
   2e99c:			; <UNDEFINED> instruction: 0xf10d4b88
   2e9a0:	vldrls.16	s0, [pc, #-120]	; 2e930 <npth_sleep@plt+0x28c48>	; <UNPREDICTABLE>
   2e9a4:	stmdaeq	r4, {r0, r2, r3, r8, ip, sp, lr, pc}^
   2e9a8:	ands	pc, r8, sp, asr #17
   2e9ac:	andeq	lr, r3, ip, lsl #17
   2e9b0:	ldmpl	r3, {r1, r2, r3, r4, sl, fp, ip, pc}^
   2e9b4:			; <UNDEFINED> instruction: 0xf8df2200
   2e9b8:	ldmdavs	fp, {r2, r3, r9, ip, sp, pc}
   2e9bc:			; <UNDEFINED> instruction: 0xf04f9313
   2e9c0:	ldmib	sp, {r8, r9}^
   2e9c4:	ldrbtmi	r6, [fp], #1824	; 0x720
   2e9c8:	ldrdge	pc, [r8], sp
   2e9cc:	movwne	pc, #964	; 0x3c4	; <UNPREDICTABLE>
   2e9d0:	andeq	lr, r3, r9, lsl #17
   2e9d4:	andcs	lr, sl, #3358720	; 0x334000
   2e9d8:	andeq	lr, r3, r8, lsl #17
   2e9dc:	tstlt	r5, ip, lsl #4
   2e9e0:	tstlt	lr, sl, lsr #32
   2e9e4:	eorsvs	r2, r2, r0, lsl #4
   2e9e8:	andcs	fp, r0, #-1073741821	; 0xc0000003
   2e9ec:			; <UNDEFINED> instruction: 0xf04f603a
   2e9f0:			; <UNDEFINED> instruction: 0xf8ca32ff
   2e9f4:	mrslt	r2, (UNDEF: 77)
   2e9f8:	strbtmi	sl, [r0], -sl, lsl #18
   2e9fc:	movwls	r2, #20993	; 0x5201
   2ea00:	stc2l	7, cr15, [ip, #-1020]!	; 0xfffffc04
   2ea04:	strmi	r9, [r4], -r5, lsl #22
   2ea08:	teqle	r6, r0, lsl #16
   2ea0c:	stmdbge	fp, {r1, r2, r3, r6, r8, ip, sp, pc}
   2ea10:	andcs	r4, r0, #72, 12	; 0x4800000
   2ea14:			; <UNDEFINED> instruction: 0xf7ff9305
   2ea18:	blls	1adfa4 <npth_sleep@plt+0x1a82bc>
   2ea1c:	stmdacs	r0, {r2, r9, sl, lr}
   2ea20:	teqlt	pc, ip, asr #2
   2ea24:	strbmi	sl, [r0], -ip, lsl #18
   2ea28:			; <UNDEFINED> instruction: 0xf7ff2200
   2ea2c:			; <UNDEFINED> instruction: 0x4604fd57
   2ea30:			; <UNDEFINED> instruction: 0xd12e2800
   2ea34:	svc	0x004cf7d6
   2ea38:			; <UNDEFINED> instruction: 0xf8ca1c44
   2ea3c:	suble	r0, r6, r0
   2ea40:			; <UNDEFINED> instruction: 0xf0002800
   2ea44:	stmdals	sp, {r5, r7, pc}
   2ea48:	andle	r1, r1, r1, asr #24
   2ea4c:	stmdb	r2, {r0, r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2ea50:	mcrrne	8, 1, r9, r2, cr0
   2ea54:			; <UNDEFINED> instruction: 0xf7d7d001
   2ea58:	ldmdals	r2, {r1, r2, r3, r4, r5, r6, r7, fp, sp, lr, pc}
   2ea5c:	andle	r1, r1, r3, asr #24
   2ea60:	ldm	r8!, {r0, r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2ea64:	blls	2daea0 <npth_sleep@plt+0x2d51b8>
   2ea68:	tstlt	lr, fp, lsr #32
   2ea6c:	eorsvs	r9, r3, fp, lsl #22
   2ea70:	tstlt	r7, ip, lsr r6
   2ea74:	strcs	r9, [r0], #-2828	; 0xfffff4f4
   2ea78:	bmi	1506b6c <npth_sleep@plt+0x1500e84>
   2ea7c:	ldrbtmi	r4, [sl], #-2896	; 0xfffff4b0
   2ea80:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2ea84:	subsmi	r9, sl, r3, lsl fp
   2ea88:			; <UNDEFINED> instruction: 0x4620d17b
   2ea8c:	pop	{r0, r2, r4, ip, sp, pc}
   2ea90:	stmdals	sl, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2ea94:	subsle	r2, r0, r0, lsl #16
   2ea98:	bl	ffcec9f8 <npth_sleep@plt+0xffce6d10>
   2ea9c:	mcrrne	8, 0, r9, r7, cr13
   2eaa0:			; <UNDEFINED> instruction: 0xf7d7d001
   2eaa4:	stmdals	fp, {r3, r4, r6, r7, fp, sp, lr, pc}
   2eaa8:	suble	r2, ip, r0, lsl #16
   2eaac:	bl	ffa6ca0c <npth_sleep@plt+0xffa66d24>
   2eab0:	mcrrne	8, 1, r9, r5, cr0
   2eab4:			; <UNDEFINED> instruction: 0xf7d7d0e1
   2eab8:	ldrb	lr, [lr, lr, asr #17]
   2eabc:	stmdacs	r0, {r1, r3, fp, ip, pc}
   2eac0:			; <UNDEFINED> instruction: 0xf7d6d047
   2eac4:	stmdals	sp, {r1, r2, r3, r4, r6, r7, r8, r9, fp, sp, lr, pc}
   2eac8:	sbcsle	r1, r6, r2, asr #24
   2eacc:	blmi	1028aa0 <npth_sleep@plt+0x1022db8>
   2ead0:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   2ead4:			; <UNDEFINED> instruction: 0xf7d6681d
   2ead8:			; <UNDEFINED> instruction: 0x4604ed54
   2eadc:	strteq	fp, [sp], -r8, lsr #2
   2eae0:			; <UNDEFINED> instruction: 0xf005b280
   2eae4:	b	11802e4 <npth_sleep@plt+0x117a5fc>
   2eae8:	ldmdbmi	r9!, {sl}
   2eaec:	andcs	r2, r0, r5, lsl #4
   2eaf0:			; <UNDEFINED> instruction: 0xf7d64479
   2eaf4:			; <UNDEFINED> instruction: 0x4605ea7a
   2eaf8:			; <UNDEFINED> instruction: 0xf7d64620
   2eafc:			; <UNDEFINED> instruction: 0x4601ef74
   2eb00:			; <UNDEFINED> instruction: 0xf7f44628
   2eb04:	stmdals	sl, {r0, r1, r3, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}
   2eb08:			; <UNDEFINED> instruction: 0xf7d6b348
   2eb0c:	stmdals	sp, {r1, r3, r4, r5, r7, r8, r9, fp, sp, lr, pc}
   2eb10:	andle	r1, r1, r2, asr #24
   2eb14:	ldm	lr, {r0, r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2eb18:	teqlt	r0, #720896	; 0xb0000
   2eb1c:	bl	fec6ca7c <npth_sleep@plt+0xfec66d94>
   2eb20:	mcrrne	8, 1, r9, r7, cr0
   2eb24:			; <UNDEFINED> instruction: 0xf7d7d001
   2eb28:	stmdals	ip, {r1, r2, r4, r7, fp, sp, lr, pc}
   2eb2c:			; <UNDEFINED> instruction: 0xf7d6b318
   2eb30:	ldmdals	r2, {r3, r5, r7, r8, r9, fp, sp, lr, pc}
   2eb34:	adcle	r1, r0, r5, asr #24
   2eb38:	stmdals	lr, {r0, r2, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}
   2eb3c:	adcle	r1, sp, r3, asr #24
   2eb40:	stm	r8, {r0, r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2eb44:	stmdals	pc, {r1, r3, r5, r7, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
   2eb48:	adcsle	r1, r1, r6, asr #24
   2eb4c:	stm	r2, {r0, r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2eb50:	stmdals	lr, {r1, r2, r3, r5, r7, r8, r9, sl, sp, lr, pc}
   2eb54:	adcsle	r1, r6, r1, asr #24
   2eb58:	ldmda	ip!, {r0, r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2eb5c:	stmdals	lr, {r0, r1, r4, r5, r7, r8, r9, sl, sp, lr, pc}
   2eb60:	sbcsle	r1, r4, r1, asr #24
   2eb64:	ldmda	r6!, {r0, r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2eb68:	stmdals	pc, {r0, r4, r6, r7, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
   2eb6c:	sbcsle	r1, r7, r3, asr #24
   2eb70:	ldmda	r0!, {r0, r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2eb74:	ldmdals	r1, {r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   2eb78:	sbcsle	r1, sl, r6, asr #24
   2eb7c:	stmda	sl!, {r0, r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2eb80:			; <UNDEFINED> instruction: 0xf7d6e7d7
   2eb84:	andscs	lr, r9, r4, asr #20
   2eb88:	svc	0x0078f7d6
   2eb8c:			; <UNDEFINED> instruction: 0xf7d6980a
   2eb90:	stmdals	fp, {r3, r4, r5, r6, r8, r9, fp, sp, lr, pc}
   2eb94:	bl	1d6caf4 <npth_sleep@plt+0x1d66e0c>
   2eb98:			; <UNDEFINED> instruction: 0xf7d6980c
   2eb9c:	bls	2a996c <npth_sleep@plt+0x2a3c84>
   2eba0:	stmdals	r6, {r1, r4, r8, r9, fp, ip, pc}
   2eba4:	ldmib	sp, {r1, r9, ip, pc}^
   2eba8:	movwls	r1, #519	; 0x207
   2ebac:	andls	r9, r1, #16, 22	; 0x4000
   2ebb0:			; <UNDEFINED> instruction: 0xf7ff9a0d
   2ebb4:	svclt	0x0000fdc9
   2ebb8:	andeq	lr, r0, r4, lsl r8
   2ebbc:	andeq	r0, r2, r6, ror r0
   2ebc0:	muleq	r0, ip, r5
   2ebc4:	andeq	r0, r2, sl, asr #32
   2ebc8:	muleq	r1, r2, pc	; <UNPREDICTABLE>
   2ebcc:	ldrdeq	r0, [r0], -r8
   2ebd0:	andeq	lr, r0, ip, ror r5
   2ebd4:	mvnsmi	lr, #737280	; 0xb4000
   2ebd8:	ldrmi	fp, [r0], r5, lsl #1
   2ebdc:	mcrls	6, 0, r4, cr13, cr9, {4}
   2ebe0:	strmi	r4, [pc], -r5, lsl #12
   2ebe4:	mrc	7, 3, APSR_nzcv, cr4, cr6, {6}
   2ebe8:	ldrbtmi	r4, [fp], #-2844	; 0xfffff4e4
   2ebec:	eorsvs	r1, r0, r2, asr #24
   2ebf0:	strmi	sp, [r4], -r6
   2ebf4:	strcs	fp, [r0], #-800	; 0xfffffce0
   2ebf8:	andlt	r4, r5, r0, lsr #12
   2ebfc:	mvnshi	lr, #12386304	; 0xbd0000
   2ec00:	ldmpl	fp, {r0, r1, r2, r4, r9, fp, lr}
   2ec04:			; <UNDEFINED> instruction: 0xf7d6681d
   2ec08:			; <UNDEFINED> instruction: 0x4604ecbc
   2ec0c:	strteq	fp, [sp], -r0, lsr #2
   2ec10:			; <UNDEFINED> instruction: 0xf005b284
   2ec14:	movwmi	r4, #16638	; 0x40fe
   2ec18:	andcs	r4, r5, #294912	; 0x48000
   2ec1c:	ldrbtmi	r2, [r9], #-0
   2ec20:	stmib	r2!, {r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2ec24:			; <UNDEFINED> instruction: 0xf7d64605
   2ec28:	stmdavs	r0, {r1, r2, r3, r8, sl, fp, sp, lr, pc}
   2ec2c:	bl	fe9ecb8c <npth_sleep@plt+0xfe9e6ea4>
   2ec30:	strtmi	r4, [r8], -r1, lsl #12
   2ec34:	ldc2l	7, cr15, [r2, #-976]	; 0xfffffc30
   2ec38:	andlt	r4, r5, r0, lsr #12
   2ec3c:	mvnshi	lr, #12386304	; 0xbd0000
   2ec40:			; <UNDEFINED> instruction: 0xf7d62019
   2ec44:	bls	36a8bc <npth_sleep@plt+0x364bd4>
   2ec48:	ldrtmi	r4, [r9], -fp, asr #12
   2ec4c:	stmib	sp, {r3, r5, r9, sl, lr}^
   2ec50:	andls	r4, r0, #16777216	; 0x1000000
   2ec54:			; <UNDEFINED> instruction: 0xf7ff4642
   2ec58:	svclt	0x0000fd77
   2ec5c:	andeq	pc, r1, r6, lsr #28
   2ec60:	ldrdeq	r0, [r0], -r8
   2ec64:	andeq	lr, r0, lr, asr #8
   2ec68:			; <UNDEFINED> instruction: 0x4606b5f0
   2ec6c:			; <UNDEFINED> instruction: 0x460d483c
   2ec70:	addlt	r4, r3, ip, lsr r9
   2ec74:			; <UNDEFINED> instruction: 0x461c4478
   2ec78:	stmdavs	r9, {r0, r6, fp, ip, lr}
   2ec7c:			; <UNDEFINED> instruction: 0xf04f9101
   2ec80:	tstlt	r3, r0, lsl #2
   2ec84:	mvnscc	pc, #79	; 0x4f
   2ec88:	stclne	0, cr6, [r9], #-140	; 0xffffff74
   2ec8c:	eorscs	fp, r7, r8, lsl #30
   2ec90:	blx	fece2cc0 <npth_sleep@plt+0xfecdcfd8>
   2ec94:	strbtmi	pc, [r9], -r2, lsl #5	; <UNPREDICTABLE>
   2ec98:	ldmdbeq	r2, {r3, r5, r9, sl, lr}^
   2ec9c:	svc	0x0066f7d6
   2eca0:	eorle	r1, r4, r3, asr #24
   2eca4:	eorscs	fp, lr, r0, asr r9
   2eca8:	blmi	bc156c <npth_sleep@plt+0xbbb884>
   2ecac:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2ecb0:	blls	88d20 <npth_sleep@plt+0x83038>
   2ecb4:	cmple	r1, sl, asr r0
   2ecb8:	ldcllt	0, cr11, [r0, #12]!
   2ecbc:			; <UNDEFINED> instruction: 0xf0139b00
   2ecc0:	tstle	r9, pc, ror r0
   2ecc4:	movwcs	pc, #29635	; 0x73c3	; <UNPREDICTABLE>
   2ecc8:	eorsle	r2, r0, pc, ror fp
   2eccc:	stccs	3, cr11, [r0], {83}	; 0x53
   2ecd0:	andcs	sp, r1, r7, lsr r0
   2ecd4:	strb	r6, [r7, r3, lsr #32]!
   2ecd8:	andcs	r4, r5, #36, 18	; 0x90000
   2ecdc:	ldrbtmi	r2, [r9], #-0
   2ece0:	stmib	r2, {r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2ece4:			; <UNDEFINED> instruction: 0xf7f44631
   2ece8:	strdcs	pc, [r1], -r9
   2ecec:			; <UNDEFINED> instruction: 0xf7d6e7dc
   2ecf0:	strmi	lr, [r6], -sl, lsr #25
   2ecf4:			; <UNDEFINED> instruction: 0xf7d66800
   2ecf8:	ldmdbmi	sp, {r1, r2, r3, r4, r6, r9, fp, sp, lr, pc}
   2ecfc:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   2ed00:	andcs	r4, r0, r4, lsl #12
   2ed04:	ldmdb	r0!, {r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2ed08:	ldmdavs	r0!, {r0, r1, r2, r9, sl, lr}
   2ed0c:	bl	decc6c <npth_sleep@plt+0xde6f84>
   2ed10:	strmi	r4, [r2], -r9, lsr #12
   2ed14:			; <UNDEFINED> instruction: 0xf7f44638
   2ed18:	adclt	pc, r0, #57600	; 0xe100
   2ed1c:	bicle	r2, r3, r0, lsl #24
   2ed20:	strb	r2, [r1, r0]
   2ed24:	rscsle	r2, fp, r0, lsl #24
   2ed28:	eorvs	r4, r3, r8, lsl r6
   2ed2c:	ldmdbmi	r1, {r2, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}
   2ed30:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   2ed34:	ldmdb	r8, {r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2ed38:			; <UNDEFINED> instruction: 0xf7f44631
   2ed3c:	rsbscs	pc, r3, pc, asr #25
   2ed40:	stmdbmi	sp, {r1, r4, r5, r7, r8, r9, sl, sp, lr, pc}
   2ed44:	strtmi	r2, [r0], -r5, lsl #4
   2ed48:			; <UNDEFINED> instruction: 0xf7d64479
   2ed4c:			; <UNDEFINED> instruction: 0xf89de94e
   2ed50:	ldrtmi	r2, [r1], -r1
   2ed54:	stc2l	7, cr15, [r2], {244}	; 0xf4
   2ed58:	str	r2, [r5, r1]!
   2ed5c:	ldmdb	r6, {r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2ed60:	muleq	r1, ip, sp
   2ed64:	muleq	r0, ip, r5
   2ed68:	andeq	pc, r1, r4, ror #26
   2ed6c:	andeq	lr, r0, sl, lsr #8
   2ed70:	andeq	lr, r0, sl, lsl #7
   2ed74:	andeq	lr, r0, r6, lsl #7
   2ed78:	muleq	r0, ip, r3
   2ed7c:	svcmi	0x00f0e92d
   2ed80:	stc	6, cr4, [sp, #-92]!	; 0xffffffa4
   2ed84:	strmi	r8, [ip], -r2, lsl #22
   2ed88:			; <UNDEFINED> instruction: 0xf8df4a97
   2ed8c:	ldrbtmi	r9, [sl], #-608	; 0xfffffda0
   2ed90:	ldrbtmi	fp, [r9], #137	; 0x89
   2ed94:	blmi	fe5d39a4 <npth_sleep@plt+0xfe5cdcbc>
   2ed98:			; <UNDEFINED> instruction: 0xf8dd9003
   2ed9c:	ldmpl	r3, {r4, r6, sp, pc}^
   2eda0:	movwls	r6, #30747	; 0x781b
   2eda4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   2eda8:	svceq	0x0000f1ba
   2edac:	addshi	pc, sl, r0
   2edb0:	movwls	r2, #4864	; 0x1300
   2edb4:			; <UNDEFINED> instruction: 0xf0002f00
   2edb8:	svcne	0x002380ff
   2edbc:	andeq	pc, r4, #-2147483606	; 0x8000002a
   2edc0:	ldrtmi	r9, [r8], r5, lsl #4
   2edc4:			; <UNDEFINED> instruction: 0x4615469b
   2edc8:	svccs	0x0004f85b
   2edcc:	movwls	r2, #1024	; 0x400
   2edd0:			; <UNDEFINED> instruction: 0xf8cd1c51
   2edd4:	eorle	sl, r0, r0, lsl r0
   2edd8:			; <UNDEFINED> instruction: 0xf8594b86
   2eddc:	ldmdavs	r3!, {r0, r1, sp, lr}
   2ede0:	ssatmi	fp, #21, r3, lsl #7
   2ede4:			; <UNDEFINED> instruction: 0xf100e002
   2ede8:	cmnlt	fp, #8, 24	; 0x800
   2edec:			; <UNDEFINED> instruction: 0x46186819
   2edf0:	addmi	r6, sl, #10158080	; 0x9b0000
   2edf4:			; <UNDEFINED> instruction: 0xf8ccd1f7
   2edf8:			; <UNDEFINED> instruction: 0xf1083000
   2edfc:			; <UNDEFINED> instruction: 0xf8d038ff
   2ee00:			; <UNDEFINED> instruction: 0xf7d6a004
   2ee04:	stclne	8, cr14, [r3], #-768	; 0xfffffd00
   2ee08:			; <UNDEFINED> instruction: 0xf845429f
   2ee0c:	eorle	sl, r2, r4, lsl #30
   2ee10:	svccs	0x0004f85b
   2ee14:	mrrcne	6, 1, r4, r1, cr12
   2ee18:	blmi	1e23598 <npth_sleep@plt+0x1e1d8b0>
   2ee1c:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   2ee20:			; <UNDEFINED> instruction: 0x06006818
   2ee24:	rscsmi	pc, lr, r0
   2ee28:	eorseq	pc, r7, r0, asr #32
   2ee2c:	blmi	1c41800 <npth_sleep@plt+0x1c3bb18>
   2ee30:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2ee34:	blls	208ea4 <npth_sleep@plt+0x2031bc>
   2ee38:			; <UNDEFINED> instruction: 0xf040405a
   2ee3c:	andlt	r8, r9, sp, asr #1
   2ee40:	blhi	ea13c <npth_sleep@plt+0xe4454>
   2ee44:	svchi	0x00f0e8bd
   2ee48:			; <UNDEFINED> instruction: 0xf04f1c63
   2ee4c:	addsmi	r3, pc, #1044480	; 0xff000
   2ee50:	svcge	0x0004f845
   2ee54:			; <UNDEFINED> instruction: 0xf8ddd1dc
   2ee58:			; <UNDEFINED> instruction: 0x461da010
   2ee5c:	svceq	0x0000f1b8
   2ee60:	blls	e2f20 <npth_sleep@plt+0xdd238>
   2ee64:			; <UNDEFINED> instruction: 0xf283fab3
   2ee68:	ldmdbeq	r2, {r1, r2, r8, r9, fp, sp, pc}^
   2ee6c:	bcc	46a694 <npth_sleep@plt+0x4649ac>
   2ee70:	mrc	6, 0, r4, cr8, cr1, {4}
   2ee74:			; <UNDEFINED> instruction: 0x464a1a10
   2ee78:	rscscc	pc, pc, pc, asr #32
   2ee7c:	mrc	7, 3, APSR_nzcv, cr6, cr6, {6}
   2ee80:	svccc	0x00fff1b0
   2ee84:	eorsle	r4, r5, r3, lsl #13
   2ee88:			; <UNDEFINED> instruction: 0xf0002800
   2ee8c:	stmdbls	r0, {r0, r1, r2, r4, r7, pc}
   2ee90:	and	r2, r4, r0, lsl #6
   2ee94:			; <UNDEFINED> instruction: 0xf10342a3
   2ee98:	andsle	r0, r4, r1, lsl #4
   2ee9c:			; <UNDEFINED> instruction: 0xf8514613
   2eea0:	ldrbmi	r2, [sl, #-3844]	; 0xfffff0fc
   2eea4:	adcmi	sp, fp, #-2147483587	; 0x8000003d
   2eea8:			; <UNDEFINED> instruction: 0xf85ad00d
   2eeac:	tstcc	r1, r3, lsr #32
   2eeb0:	addhi	pc, r7, r0, asr #32
   2eeb4:			; <UNDEFINED> instruction: 0xf1b89906
   2eeb8:			; <UNDEFINED> instruction: 0xf84a0801
   2eebc:	bicsle	r1, r8, r3, lsr #32
   2eec0:	bleq	6b004 <npth_sleep@plt+0x6531c>
   2eec4:	stmdbls	r6, {r0, r1, r3, r5, sp, lr, pc}
   2eec8:	tstls	r2, ip
   2eecc:	mrc	7, 5, APSR_nzcv, cr8, cr5, {6}
   2eed0:	stmdacs	r0, {r1, r8, fp, ip, pc}
   2eed4:	addhi	pc, r2, r0
   2eed8:	stmib	r0, {r0, r1, r4, r5, fp, sp, lr}^
   2eedc:	eorsvs	fp, r0, r0, lsl #2
   2eee0:	strb	r6, [r6, r3, lsl #1]
   2eee4:			; <UNDEFINED> instruction: 0xf7d500b8
   2eee8:	strmi	lr, [r2], ip, lsr #29
   2eeec:	rsbsle	r2, r0, r0, lsl #16
   2eef0:	ldrb	r9, [pc, -r1]
   2eef4:	bl	fe9ece54 <npth_sleep@plt+0xfe9e716c>
   2eef8:	stmdavs	r0, {r2, r9, sl, lr}
   2eefc:	ldmdb	sl, {r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2ef00:	andcs	r4, r5, #1032192	; 0xfc000
   2ef04:	sxtab16mi	r4, r3, r9, ror #8
   2ef08:			; <UNDEFINED> instruction: 0xf7d62000
   2ef0c:	strmi	lr, [r5], -lr, ror #16
   2ef10:			; <UNDEFINED> instruction: 0xf7d66820
   2ef14:			; <UNDEFINED> instruction: 0x4601ea34
   2ef18:			; <UNDEFINED> instruction: 0xf7f44628
   2ef1c:	fldmdbxmi	r9!, {d15-d125}	;@ Deprecated
   2ef20:	cdpmi	12, 3, cr9, cr9, cr3, {0}
   2ef24:			; <UNDEFINED> instruction: 0xf8df447d
   2ef28:	bl	14f2c0 <npth_sleep@plt+0x1495d8>
   2ef2c:			; <UNDEFINED> instruction: 0xf8dd0787
   2ef30:	ldrbtmi	r9, [lr], #-20	; 0xffffffec
   2ef34:	strd	r4, [ip], -r8
   2ef38:	andcs	r4, r5, #42991616	; 0x2900000
   2ef3c:			; <UNDEFINED> instruction: 0xf04f2000
   2ef40:			; <UNDEFINED> instruction: 0xf7d60b01
   2ef44:	stmdavs	r1!, {r1, r4, r6, fp, sp, lr, pc}
   2ef48:	blx	ff26cf22 <npth_sleep@plt+0xff26723a>
   2ef4c:	adcmi	r3, r7, #4, 8	; 0x4000000
   2ef50:			; <UNDEFINED> instruction: 0xf859d01d
   2ef54:	mrrcne	15, 0, r3, sl, cr4
   2ef58:			; <UNDEFINED> instruction: 0xf013d0f8
   2ef5c:	mvnle	r0, pc, ror r0
   2ef60:	movwcs	pc, #29635	; 0x73c3	; <UNPREDICTABLE>
   2ef64:	andsle	r2, sp, pc, ror fp
   2ef68:	rscle	r2, pc, r0, lsl #22
   2ef6c:			; <UNDEFINED> instruction: 0xb1a29a01
   2ef70:	ldrtmi	r2, [r1], -r5, lsl #4
   2ef74:	ldmda	r8!, {r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2ef78:			; <UNDEFINED> instruction: 0xf8543404
   2ef7c:			; <UNDEFINED> instruction: 0xf04f1c04
   2ef80:			; <UNDEFINED> instruction: 0xf8990b01
   2ef84:			; <UNDEFINED> instruction: 0xf7f42001
   2ef88:	adcmi	pc, r7, #173056	; 0x2a400
   2ef8c:	stmdals	r1, {r0, r5, r6, r7, r8, ip, lr, pc}
   2ef90:	svc	0x00f8f7d5
   2ef94:			; <UNDEFINED> instruction: 0xf08bfa1f
   2ef98:			; <UNDEFINED> instruction: 0xf04fe748
   2ef9c:			; <UNDEFINED> instruction: 0xf8c90b01
   2efa0:	ldrb	r3, [r3, r0]
   2efa4:	andcs	r4, r5, #68157440	; 0x4100000
   2efa8:	ldmda	lr, {r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2efac:			; <UNDEFINED> instruction: 0xf04f6821
   2efb0:			; <UNDEFINED> instruction: 0xf7f40b73
   2efb4:	bfi	pc, r3, (invalid: 23:9)	; <UNPREDICTABLE>
   2efb8:			; <UNDEFINED> instruction: 0xe7e846bb
   2efbc:	bleq	feb100 <npth_sleep@plt+0xfe5418>
   2efc0:	ldmdami	r3, {r0, r2, r3, r5, r7, r8, r9, sl, sp, lr, pc}
   2efc4:			; <UNDEFINED> instruction: 0xf04f4659
   2efc8:	ldrbtmi	r0, [r8], #-2817	; 0xfffff4ff
   2efcc:	blx	fe1ecfa6 <npth_sleep@plt+0xfe1e72be>
   2efd0:			; <UNDEFINED> instruction: 0xf7d6e7a5
   2efd4:			; <UNDEFINED> instruction: 0xe729ead6
   2efd8:	ldmda	r8, {r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2efdc:	b	ff46cf3c <npth_sleep@plt+0xff467254>
   2efe0:	stmdacs	r0, {r0, r1, r7, r9, sl, lr}
   2efe4:			; <UNDEFINED> instruction: 0xe744d19b
   2efe8:	andeq	pc, r1, r2, lsl #25
   2efec:	andeq	pc, r1, lr, ror ip	; <UNPREDICTABLE>
   2eff0:	muleq	r0, ip, r5
   2eff4:	andeq	r0, r0, ip, asr #11
   2eff8:	ldrdeq	r0, [r0], -r8
   2effc:	andeq	pc, r1, r0, ror #23
   2f000:	andeq	lr, r0, r4, lsr #4
   2f004:	andeq	lr, r0, r4, ror #3
   2f008:			; <UNDEFINED> instruction: 0x0000e1b2
   2f00c:	andeq	lr, r0, r4, lsl #3
   2f010:	andeq	lr, r0, lr, lsl #3
   2f014:	svclt	0x00004770
   2f018:	mvnsmi	lr, sp, lsr #18
   2f01c:	strmi	fp, [pc], -r4, lsl #1
   2f020:			; <UNDEFINED> instruction: 0x46054616
   2f024:	mcr	7, 6, pc, cr14, cr5, {6}	; <UNPREDICTABLE>
   2f028:			; <UNDEFINED> instruction: 0x811cf8df
   2f02c:			; <UNDEFINED> instruction: 0x460444f8
   2f030:	ldmda	r2!, {r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2f034:	andle	r4, fp, r4, lsl #5
   2f038:			; <UNDEFINED> instruction: 0xf8584b44
   2f03c:	ldmdavs	r8, {r0, r1, ip, sp}
   2f040:			; <UNDEFINED> instruction: 0xf0000600
   2f044:			; <UNDEFINED> instruction: 0xf04040fe
   2f048:	andlt	r0, r4, fp, lsr r0
   2f04c:	ldrhhi	lr, [r0, #141]!	; 0x8d
   2f050:	strtmi	r2, [r8], -r1, lsl #2
   2f054:	bl	fefecfb4 <npth_sleep@plt+0xfefe72cc>
   2f058:	ldmiblt	r8, {r2, r9, sl, lr}^
   2f05c:	ldc	7, cr15, [r8], #-856	; 0xfffffca8
   2f060:	eorle	r1, lr, r2, asr #24
   2f064:	andscs	fp, r9, r8, lsl fp
   2f068:	stc	7, cr15, [r8, #-856]	; 0xfffffca8
   2f06c:	b	176cfcc <npth_sleep@plt+0x17672e4>
   2f070:	subsle	r3, r0, r1
   2f074:	ldrbtmi	r4, [r8], #-2102	; 0xfffff7ca
   2f078:	stmda	r2, {r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2f07c:	stmdacs	r0, {r2, r9, sl, lr}
   2f080:			; <UNDEFINED> instruction: 0xf7d6d149
   2f084:	mcrrne	12, 2, lr, r3, cr6
   2f088:	stmdacs	r0, {r0, r2, r6, ip, lr, pc}
   2f08c:	strtmi	sp, [r0], -r6, asr #32
   2f090:	svc	0x0008f7d5
   2f094:			; <UNDEFINED> instruction: 0xf8584b2d
   2f098:	ldmdavs	ip, {r0, r1, ip, sp}
   2f09c:	b	1c6cffc <npth_sleep@plt+0x1c67314>
   2f0a0:			; <UNDEFINED> instruction: 0x0624b158
   2f0a4:			; <UNDEFINED> instruction: 0xf004b282
   2f0a8:	tstmi	r0, #254	; 0xfe
   2f0ac:	strtmi	lr, [r2], -sp, asr #15
   2f0b0:			; <UNDEFINED> instruction: 0xf7d64621
   2f0b4:			; <UNDEFINED> instruction: 0x3001e8b0
   2f0b8:	andcs	sp, r0, r1, lsr #32
   2f0bc:	pop	{r2, ip, sp, pc}
   2f0c0:	stmdbmi	r4!, {r4, r5, r6, r7, r8, pc}
   2f0c4:	strtmi	r2, [r0], -r5, lsl #4
   2f0c8:			; <UNDEFINED> instruction: 0xf7d54479
   2f0cc:	strmi	lr, [r4], -lr, lsl #31
   2f0d0:	b	fee6d030 <npth_sleep@plt+0xfee67348>
   2f0d4:			; <UNDEFINED> instruction: 0xf7d66800
   2f0d8:			; <UNDEFINED> instruction: 0x4601e952
   2f0dc:			; <UNDEFINED> instruction: 0xf7f44620
   2f0e0:	blmi	6edcdc <npth_sleep@plt+0x6e7ff4>
   2f0e4:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   2f0e8:			; <UNDEFINED> instruction: 0xf7d6681c
   2f0ec:	stmdacs	r0, {r1, r3, r6, r9, fp, sp, lr, pc}
   2f0f0:	strteq	sp, [r4], -r3, ror #1
   2f0f4:			; <UNDEFINED> instruction: 0xf004b283
   2f0f8:	tstmi	r8, #254	; 0xfe
   2f0fc:			; <UNDEFINED> instruction: 0xf7d6e7a5
   2f100:	stmdavs	r0, {r1, r5, r7, r9, fp, sp, lr, pc}
   2f104:	ldmdb	sl!, {r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2f108:	ldmdami	r3, {r0, r9, sl, lr}
   2f10c:			; <UNDEFINED> instruction: 0xf7f44478
   2f110:	strtmi	pc, [r0], -r5, ror #21
   2f114:	mulcs	r1, r9, r7
   2f118:	mcr	7, 6, pc, cr4, cr5, {6}	; <UNPREDICTABLE>
   2f11c:	mvfccsm	f3, #0.5
   2f120:			; <UNDEFINED> instruction: 0xf7d6e003
   2f124:			; <UNDEFINED> instruction: 0xf7d6eb52
   2f128:			; <UNDEFINED> instruction: 0xf856ebe6
   2f12c:	stmdacs	r0, {r2, r8, r9, sl, fp}
   2f130:			; <UNDEFINED> instruction: 0xf04fd1f7
   2f134:	strcs	r3, [r0], #-1023	; 0xfffffc01
   2f138:			; <UNDEFINED> instruction: 0x46284639
   2f13c:	movwls	r4, #1562	; 0x61a
   2f140:	strmi	lr, [r1], #-2509	; 0xfffff633
   2f144:	blx	6d14a <npth_sleep@plt+0x67462>
   2f148:	andeq	pc, r1, r4, ror #19
   2f14c:	ldrdeq	r0, [r0], -r8
   2f150:	andeq	fp, r0, r6, lsl #29
   2f154:	andeq	sp, r0, r4, lsr #31
   2f158:	andeq	lr, r0, r0, rrx
   2f15c:	tstle	r0, r3, asr #24
   2f160:	tstcs	pc, r0, ror r7	; <UNPREDICTABLE>
   2f164:	ldmdblt	r0!, {r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2f168:	svcmi	0x00f0e92d
   2f16c:	strmi	fp, [fp], r3, lsl #1
   2f170:	stmib	sp, {r6, r8, sp}^
   2f174:			; <UNDEFINED> instruction: 0xf7d6b200
   2f178:			; <UNDEFINED> instruction: 0xf8dfe9f0
   2f17c:			; <UNDEFINED> instruction: 0xf8df9088
   2f180:	ldrbtmi	r8, [r9], #136	; 0x88
   2f184:			; <UNDEFINED> instruction: 0x460544f8
   2f188:	stfnep	f3, [lr], #-564	; 0xfffffdcc
   2f18c:	ldrtmi	r2, [r0], -r0, asr #2
   2f190:	stmib	r2!, {r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2f194:	blcc	108d348 <npth_sleep@plt+0x1087660>
   2f198:			; <UNDEFINED> instruction: 0x46042b19
   2f19c:	ldmdblt	r8, {r2, fp, ip, lr, pc}^
   2f1a0:	andlt	r4, r3, r0, lsr #12
   2f1a4:	svchi	0x00f0e8bd
   2f1a8:	stccs	6, cr4, [r0, #-148]	; 0xffffff6c
   2f1ac:	strtmi	sp, [ip], -sp, ror #3
   2f1b0:	andlt	r4, r3, r0, lsr #12
   2f1b4:	svchi	0x00f0e8bd
   2f1b8:	strbmi	r1, [fp], r7, lsl #23
   2f1bc:			; <UNDEFINED> instruction: 0xf04f2005
   2f1c0:	and	r0, r9, r0, lsl #20
   2f1c4:	beq	ab5f4 <npth_sleep@plt+0xa590c>
   2f1c8:	svceq	0x000af1ba
   2f1cc:			; <UNDEFINED> instruction: 0xf858d0ec
   2f1d0:			; <UNDEFINED> instruction: 0x4658b03a
   2f1d4:	ldmib	ip, {r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2f1d8:	mvnsle	r4, r7, lsl #5
   2f1dc:			; <UNDEFINED> instruction: 0x463a4658
   2f1e0:			; <UNDEFINED> instruction: 0xf7d54631
   2f1e4:	stmdacs	r0, {r1, r2, r4, r6, r7, r9, sl, fp, sp, lr, pc}
   2f1e8:	blls	639a0 <npth_sleep@plt+0x5dcb8>
   2f1ec:	ldrbtmi	r4, [sl], #-2567	; 0xfffff5f9
   2f1f0:	bl	c726c <npth_sleep@plt+0xc1584>
   2f1f4:	bls	70124 <npth_sleep@plt+0x6a43c>
   2f1f8:	ldmdavs	ip, {r2, r4, sp, lr}^
   2f1fc:	andlt	r4, r3, r0, lsr #12
   2f200:	svchi	0x00f0e8bd
   2f204:	andeq	lr, r0, r6, lsr #32
   2f208:	andeq	pc, r1, r4, lsl r7	; <UNPREDICTABLE>
   2f20c:	andeq	pc, r1, sl, lsr #13
   2f210:	str	fp, [r9, r0, lsl #2]!
   2f214:	svclt	0x00004770
   2f218:	bmi	f01708 <npth_sleep@plt+0xefba20>
   2f21c:	blmi	f00408 <npth_sleep@plt+0xefa720>
   2f220:	mvnsmi	lr, #737280	; 0xb4000
   2f224:	stmpl	sl, {r0, r3, r7, ip, sp, pc}
   2f228:			; <UNDEFINED> instruction: 0x4606447b
   2f22c:	andls	r6, r7, #1179648	; 0x120000
   2f230:	andeq	pc, r0, #79	; 0x4f
   2f234:	orrlt	r6, r3, fp, lsl r8
   2f238:	addsmi	r6, r6, #5898240	; 0x5a0000
   2f23c:	ldmvs	ip, {r1, r3, r4, r5, r6, r7, r8, ip, lr, pc}
   2f240:	bmi	d1b7f8 <npth_sleep@plt+0xd15b10>
   2f244:	ldrbtmi	r4, [sl], #-2864	; 0xfffff4d0
   2f248:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2f24c:	subsmi	r9, sl, r7, lsl #22
   2f250:	strtmi	sp, [r0], -ip, asr #2
   2f254:	pop	{r0, r3, ip, sp, pc}
   2f258:	mcrcs	3, 0, r8, cr0, cr0, {7}
   2f25c:			; <UNDEFINED> instruction: 0xf10dd044
   2f260:	svcge	0x00010808
   2f264:			; <UNDEFINED> instruction: 0x46424630
   2f268:			; <UNDEFINED> instruction: 0xf7ff4639
   2f26c:			; <UNDEFINED> instruction: 0x4605ff7d
   2f270:	eorsle	r2, r9, r0, lsl #16
   2f274:			; <UNDEFINED> instruction: 0xf10d4630
   2f278:			; <UNDEFINED> instruction: 0xf7d6090c
   2f27c:	ldrtmi	lr, [r4], -sl, asr #18
   2f280:	strbmi	r4, [r8], -r1, lsl #12
   2f284:			; <UNDEFINED> instruction: 0xf7f93164
   2f288:	bls	ad5c4 <npth_sleep@plt+0xa78dc>
   2f28c:	strbmi	r4, [r8], -r1, lsr #12
   2f290:			; <UNDEFINED> instruction: 0xf7f91b12
   2f294:			; <UNDEFINED> instruction: 0x4629f8fb
   2f298:			; <UNDEFINED> instruction: 0xf7f94648
   2f29c:			; <UNDEFINED> instruction: 0x9c02f931
   2f2a0:	ldrtmi	r4, [r9], -r2, asr #12
   2f2a4:	strtmi	r3, [r0], -r1, lsl #8
   2f2a8:			; <UNDEFINED> instruction: 0xff5ef7ff
   2f2ac:	stmdacs	r0, {r0, r2, r9, sl, lr}
   2f2b0:	strtmi	sp, [r1], -fp, ror #3
   2f2b4:			; <UNDEFINED> instruction: 0xf7f94648
   2f2b8:	ldmdbmi	r6, {r0, r1, r5, r8, fp, ip, sp, lr, pc}
   2f2bc:	strbmi	r2, [r8], -r1, lsl #4
   2f2c0:			; <UNDEFINED> instruction: 0xf7f94479
   2f2c4:	strtmi	pc, [r9], -r3, ror #17
   2f2c8:			; <UNDEFINED> instruction: 0xf7f94648
   2f2cc:			; <UNDEFINED> instruction: 0x4604f979
   2f2d0:	andcs	fp, ip, r0, ror r1
   2f2d4:	stc	7, cr15, [r6], {213}	; 0xd5
   2f2d8:	ldrbtmi	r4, [fp], #-2831	; 0xfffff4f1
   2f2dc:	stmib	r0, {r1, r3, r4, fp, sp, lr}^
   2f2e0:	andsvs	r6, r8, r1, lsl #8
   2f2e4:	str	r6, [ip, r2]!
   2f2e8:			; <UNDEFINED> instruction: 0xe7aa4634
   2f2ec:	mcr	7, 4, pc, cr14, cr5, {6}	; <UNPREDICTABLE>
   2f2f0:	stmib	r8!, {r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2f2f4:			; <UNDEFINED> instruction: 0xf7d66800
   2f2f8:	strmi	lr, [r1], -r2, asr #16
   2f2fc:	ldrbtmi	r4, [r8], #-2055	; 0xfffff7f9
   2f300:	blx	a6d2d8 <npth_sleep@plt+0xa675f0>
   2f304:	strdeq	pc, [r1], -r4
   2f308:	muleq	r0, ip, r5
   2f30c:	muleq	r2, r0, r7
   2f310:	andeq	pc, r1, sl, asr #15
   2f314:	andeq	r7, r0, r8, asr r6
   2f318:	ldrdeq	r0, [r2], -lr
   2f31c:			; <UNDEFINED> instruction: 0x0000deb2
   2f320:	blmi	ff281e48 <npth_sleep@plt+0xff27c160>
   2f324:	push	{r1, r3, r4, r5, r6, sl, lr}
   2f328:			; <UNDEFINED> instruction: 0xf5ad4ff0
   2f32c:	ldmpl	r3, {r0, r1, r2, r8, sl, fp, ip, sp, lr}^
   2f330:	strmi	r4, [r5], -lr, lsl #12
   2f334:	stmdavc	r1, {r0, r2, r3, r8, sl, ip, sp, lr, pc}
   2f338:	orrls	r6, r5, #1769472	; 0x1b0000
   2f33c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   2f340:	ldm	ip, {r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2f344:	tstcs	r0, r1, asr #21
   2f348:	ldreq	pc, [sp, sp, lsl #2]!
   2f34c:			; <UNDEFINED> instruction: 0x4603447a
   2f350:			; <UNDEFINED> instruction: 0xf7d64640
   2f354:	ldmdage	pc, {r1, r2, r4, r5, r6, r9, fp, sp, lr, pc}	; <UNPREDICTABLE>
   2f358:	mrc	7, 1, APSR_nzcv, cr8, cr5, {6}
   2f35c:	svcmi	0x00bcb108
   2f360:			; <UNDEFINED> instruction: 0x212f447f
   2f364:			; <UNDEFINED> instruction: 0xf7d64630
   2f368:	stmdacs	r0, {r2, r4, r6, r7, r9, fp, sp, lr, pc}
   2f36c:	sbcshi	pc, r0, r0
   2f370:	beq	1ea1f8 <npth_sleep@plt+0x1e4510>
   2f374:	ldrbmi	r9, [r4], -r3, lsl #12
   2f378:	sbcslt	pc, r8, #14614528	; 0xdf0000
   2f37c:	ldrbtmi	r4, [fp], #1592	; 0x638
   2f380:	ldrdcs	pc, [r0], -fp
   2f384:	andpl	pc, r0, fp, asr #17
   2f388:			; <UNDEFINED> instruction: 0xf7d6602a
   2f38c:	strmi	lr, [r4], #-2242	; 0xfffff73e
   2f390:	eorseq	pc, r0, r4, lsl #2
   2f394:			; <UNDEFINED> instruction: 0xf7d5342f
   2f398:	pkhtbmi	lr, r1, r4, asr #24
   2f39c:	stmdacs	r0, {r3, r5, r8, sp, lr}
   2f3a0:	mrshi	pc, (UNDEF: 73)	; <UNPREDICTABLE>
   2f3a4:			; <UNDEFINED> instruction: 0xf7d64638
   2f3a8:	bls	129680 <npth_sleep@plt+0x123998>
   2f3ac:	ldrbmi	r9, [r3], -r1, lsl #10
   2f3b0:			; <UNDEFINED> instruction: 0x61a84621
   2f3b4:	andls	r4, r0, #72, 12	; 0x4800000
   2f3b8:	ldrbtmi	r4, [sl], #-2727	; 0xfffff559
   2f3bc:	b	106d31c <npth_sleep@plt+0x1067634>
   2f3c0:			; <UNDEFINED> instruction: 0x9010f8d5
   2f3c4:			; <UNDEFINED> instruction: 0xf7d64648
   2f3c8:	cmnvs	r8, r4, lsr #17
   2f3cc:	strmi	r1, [r1], #2593	; 0xa21
   2f3d0:			; <UNDEFINED> instruction: 0xf7d69103
   2f3d4:	bmi	fe8a952c <npth_sleep@plt+0xfe8a3844>
   2f3d8:	ldrbtmi	r9, [sl], #-2307	; 0xfffff6fd
   2f3dc:	strbmi	r4, [r8], -r3, lsl #12
   2f3e0:	ldrtmi	r9, [fp], -r0, lsl #6
   2f3e4:	b	b6d344 <npth_sleep@plt+0xb6765c>
   2f3e8:			; <UNDEFINED> instruction: 0xf7d6e005
   2f3ec:	stmdavs	r4, {r2, r3, r5, r8, fp, sp, lr, pc}
   2f3f0:			; <UNDEFINED> instruction: 0xf0402c04
   2f3f4:	mulcs	r0, r3, r0
   2f3f8:	b	ff2ed358 <npth_sleep@plt+0xff2e7670>
   2f3fc:	sbcsvc	pc, r2, #1325400064	; 0x4f000000
   2f400:	biccs	r6, r1, r8, lsr #18
   2f404:	svc	0x006ef7d5
   2f408:	strmi	r1, [r4], -r2, asr #24
   2f40c:	strbmi	sp, [r1], -sp, ror #1
   2f410:			; <UNDEFINED> instruction: 0xf7d6220b
   2f414:	stmdacs	fp, {r1, r5, r7, r8, fp, sp, lr, pc}
   2f418:	ldrtmi	sp, [r8], -r9, asr #2
   2f41c:	ldmda	r8!, {r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2f420:			; <UNDEFINED> instruction: 0x46024639
   2f424:			; <UNDEFINED> instruction: 0xf7d64620
   2f428:			; <UNDEFINED> instruction: 0x4603e998
   2f42c:			; <UNDEFINED> instruction: 0x461f4638
   2f430:	stmda	lr!, {r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2f434:	teqle	sl, r7, lsl #5
   2f438:	andcs	r4, r1, #2244608	; 0x224000
   2f43c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   2f440:	stmib	sl, {r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2f444:	teqle	r2, r1, lsl #16
   2f448:			; <UNDEFINED> instruction: 0xf7d64620
   2f44c:	stmdacs	r0, {r2, sl, fp, sp, lr, pc}
   2f450:	sbcshi	pc, r6, r0, asr #32
   2f454:			; <UNDEFINED> instruction: 0xf10d692c
   2f458:	andcs	r0, r3, r0, lsl r8
   2f45c:	strtmi	r4, [r1], -r2, asr #12
   2f460:	bl	fe96d3c0 <npth_sleep@plt+0xfe9676d8>
   2f464:	rsbsle	r2, r4, r0, lsl #16
   2f468:	stmia	ip!, {r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2f46c:	tstls	r3, r9, lsr #18
   2f470:	strmi	r6, [r4], -r6, lsl #16
   2f474:			; <UNDEFINED> instruction: 0xf7d54630
   2f478:	stmdbls	r3, {r1, r7, r8, r9, sl, fp, sp, lr, pc}
   2f47c:	ldmdami	r9!, {r1, r9, sl, lr}^
   2f480:			; <UNDEFINED> instruction: 0xf7f44478
   2f484:	ldrtmi	pc, [r0], -fp, lsr #18	; <UNPREDICTABLE>
   2f488:	b	fe0ed3e8 <npth_sleep@plt+0xfe0e7700>
   2f48c:	blmi	1dc952c <npth_sleep@plt+0x1dc3844>
   2f490:	stmdavs	sl!, {r4, r5, r9, sl, lr}
   2f494:	ldrbtmi	r6, [fp], #-2345	; 0xfffff6d7
   2f498:	tstls	r3, sl, lsl r0
   2f49c:	svc	0x006ef7d5
   2f4a0:	strmi	r9, [r2], -r3, lsl #18
   2f4a4:	ldrbtmi	r4, [r8], #-2161	; 0xfffff78f
   2f4a8:			; <UNDEFINED> instruction: 0xf918f7f4
   2f4ac:			; <UNDEFINED> instruction: 0xf7d6e014
   2f4b0:	stmdavs	r6, {r1, r3, r6, r7, fp, sp, lr, pc}
   2f4b4:	ldrtmi	r4, [r0], -lr, ror #22
   2f4b8:	stmdbvs	r9!, {r1, r3, r5, fp, sp, lr}
   2f4bc:	andsvs	r4, sl, fp, ror r4
   2f4c0:			; <UNDEFINED> instruction: 0xf7d59103
   2f4c4:	stmdbls	r3, {r2, r3, r4, r6, r8, r9, sl, fp, sp, lr, pc}
   2f4c8:	stmdami	sl!, {r1, r9, sl, lr}^
   2f4cc:			; <UNDEFINED> instruction: 0xf7f44478
   2f4d0:	strtmi	pc, [r0], -r5, lsl #18
   2f4d4:	bl	fefed434 <npth_sleep@plt+0xfefe774c>
   2f4d8:			; <UNDEFINED> instruction: 0xf04f6928
   2f4dc:			; <UNDEFINED> instruction: 0xf7d50900
   2f4e0:	stmdbvs	r8!, {r1, r2, r3, r5, r7, r8, sl, fp, sp, lr, pc}
   2f4e4:	stcl	7, cr15, [lr, #-852]	; 0xfffffcac
   2f4e8:			; <UNDEFINED> instruction: 0xf7d54628
   2f4ec:	ldrtmi	lr, [r0], -ip, asr #26
   2f4f0:	b	13ed450 <npth_sleep@plt+0x13e7768>
   2f4f4:	blmi	1541e7c <npth_sleep@plt+0x153c194>
   2f4f8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2f4fc:	blls	fe18956c <npth_sleep@plt+0xfe183884>
   2f500:			; <UNDEFINED> instruction: 0xf040405a
   2f504:			; <UNDEFINED> instruction: 0x46488096
   2f508:	cfstr32vc	mvfx15, [r7, #-52]	; 0xffffffcc
   2f50c:	svchi	0x00f0e8bd
   2f510:	strcs	r4, [r1], #-2906	; 0xfffff4a6
   2f514:	ldrbtmi	r4, [fp], #-1698	; 0xfffff95e
   2f518:	str	r9, [sp, -r3, lsl #6]!
   2f51c:			; <UNDEFINED> instruction: 0x46204b58
   2f520:			; <UNDEFINED> instruction: 0xf04f682a
   2f524:	stmdbvs	r9!, {r8, fp}
   2f528:	andsvs	r4, sl, fp, ror r4
   2f52c:			; <UNDEFINED> instruction: 0xf7d59103
   2f530:	stmdbls	r3, {r1, r2, r5, r8, r9, sl, fp, sp, lr, pc}
   2f534:	ldmdami	r3, {r1, r9, sl, lr}^
   2f538:			; <UNDEFINED> instruction: 0xf7f44478
   2f53c:	stmdbvs	r8!, {r0, r1, r2, r3, r6, r7, fp, ip, sp, lr, pc}
   2f540:	stc	7, cr15, [r0, #-852]!	; 0xfffffcac
   2f544:			; <UNDEFINED> instruction: 0xf7d54628
   2f548:			; <UNDEFINED> instruction: 0x4620ed1e
   2f54c:	b	86d4ac <npth_sleep@plt+0x8677c4>
   2f550:			; <UNDEFINED> instruction: 0x4620e7d0
   2f554:			; <UNDEFINED> instruction: 0x9014f8d8
   2f558:	svc	0x00daf7d5
   2f55c:			; <UNDEFINED> instruction: 0xf7d53002
   2f560:			; <UNDEFINED> instruction: 0x4607eb70
   2f564:			; <UNDEFINED> instruction: 0xf43f2800
   2f568:	qsub16mi	sl, r1, pc	; <UNPREDICTABLE>
   2f56c:	stc	7, cr15, [r2, #-852]!	; 0xfffffcac
   2f570:	ldrtmi	r4, [r9], -r5, asr #22
   2f574:	ldmdahi	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   2f578:	strtmi	r4, [r0], -r2, lsl #12
   2f57c:			; <UNDEFINED> instruction: 0xf7d68013
   2f580:	strbmi	lr, [r2], -r6, ror #17
   2f584:	andcs	r4, r3, r1, lsr #12
   2f588:	bl	46d4e8 <npth_sleep@plt+0x467800>
   2f58c:			; <UNDEFINED> instruction: 0xf8d8bb88
   2f590:			; <UNDEFINED> instruction: 0xf1093014
   2f594:	ldrtmi	r0, [r8], -r1, lsl #18
   2f598:	eorsle	r4, r8, fp, asr #10
   2f59c:	stcl	7, cr15, [lr, #-852]	; 0xfffffcac
   2f5a0:			; <UNDEFINED> instruction: 0xf7d54638
   2f5a4:	stmdbvs	r8!, {r4, r5, r6, r7, sl, fp, sp, lr, pc}
   2f5a8:	stcl	7, cr15, [r8, #-852]	; 0xfffffcac
   2f5ac:			; <UNDEFINED> instruction: 0xf0437a2b
   2f5b0:	eorvc	r0, fp, #4, 6	; 0x10000000
   2f5b4:			; <UNDEFINED> instruction: 0xf7d54630
   2f5b8:	andcc	lr, r6, ip, lsr #31
   2f5bc:	bl	106d518 <npth_sleep@plt+0x1067830>
   2f5c0:	rsbvs	r4, r8, r1, lsl #13
   2f5c4:	ldrtmi	fp, [r1], -r8, asr #6
   2f5c8:	ldcl	7, cr15, [r4], #852	; 0x354
   2f5cc:	bvc	a81e90 <npth_sleep@plt+0xa7c1a8>
   2f5d0:			; <UNDEFINED> instruction: 0x4603447a
   2f5d4:	ldmhi	r2, {r4, fp, sp, lr}
   2f5d8:	addshi	r6, sl, r8, lsl r0
   2f5dc:	svclt	0x0058074b
   2f5e0:	strle	r4, [r7, #1705]	; 0x6a9
   2f5e4:	strbmi	r4, [r9], -sl, lsr #16
   2f5e8:	ldrbtmi	r4, [r8], #-1705	; 0xfffff957
   2f5ec:			; <UNDEFINED> instruction: 0xf90ef7f4
   2f5f0:	ldrtmi	lr, [r8], -r0, lsl #15
   2f5f4:	stc	7, cr15, [r2, #-852]!	; 0xfffffcac
   2f5f8:			; <UNDEFINED> instruction: 0xf7d54638
   2f5fc:	ldr	lr, [r3, -r4, asr #25]!
   2f600:	stmda	r0!, {r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2f604:	cdpcs	8, 0, cr6, cr4, cr6, {0}
   2f608:	svcge	0x0054f47f
   2f60c:			; <UNDEFINED> instruction: 0xf7d5e73f
   2f610:			; <UNDEFINED> instruction: 0x4638ed16
   2f614:	ldc	7, cr15, [r6], #852	; 0x354
   2f618:			; <UNDEFINED> instruction: 0xf7d6e7cc
   2f61c:	blmi	7a9674 <npth_sleep@plt+0x7a398c>
   2f620:	ldrbtmi	r6, [fp], #-2090	; 0xfffff7d6
   2f624:			; <UNDEFINED> instruction: 0x4601601a
   2f628:	stmdavs	ip, {r3, r5, r8, fp, sp, lr}
   2f62c:	stc	7, cr15, [r6, #-852]	; 0xfffffcac
   2f630:			; <UNDEFINED> instruction: 0xf7d5e785
   2f634:	stmdavs	sl!, {r2, r3, r5, r6, r7, sl, fp, sp, lr, pc}
   2f638:			; <UNDEFINED> instruction: 0xf8cb4628
   2f63c:			; <UNDEFINED> instruction: 0xf7d52000
   2f640:	ldrb	lr, [r7, -r2, lsr #25]
   2f644:	andeq	pc, r1, ip, ror #13
   2f648:	muleq	r0, ip, r5
   2f64c:	strdeq	sp, [r0], -r8
   2f650:	andeq	r8, r0, r8, lsr #12
   2f654:	andeq	r0, r2, lr, lsr r6
   2f658:	muleq	r0, r2, lr
   2f65c:	andeq	sp, r0, r2, lsl #29
   2f660:			; <UNDEFINED> instruction: 0x0000cbb2
   2f664:	andeq	sp, r0, r4, ror #27
   2f668:	andeq	r0, r2, r6, lsr #10
   2f66c:	andeq	fp, r0, r6, ror #22
   2f670:	andeq	r0, r2, r0, lsl #10
   2f674:	andeq	fp, r0, r0, asr #22
   2f678:	andeq	pc, r1, r8, lsl r5	; <UNPREDICTABLE>
   2f67c:	andeq	fp, r0, r2, lsl #18
   2f680:	muleq	r2, r4, r4
   2f684:	muleq	r0, r4, sp
   2f688:	andeq	fp, r0, r0, lsr #6
   2f68c:	ldrdeq	sp, [r0], -r0
   2f690:			; <UNDEFINED> instruction: 0x0000dcbe
   2f694:	muleq	r2, sl, r3
   2f698:	svcmi	0x00f0e92d
   2f69c:			; <UNDEFINED> instruction: 0x460bb099
   2f6a0:	tstls	r1, r5, ror sl
   2f6a4:	ldmdbmi	r5!, {sl, sp}^
   2f6a8:	ldrbtmi	r4, [r9], #-1665	; 0xfffff97f
   2f6ac:	ldmdavs	r2, {r1, r3, r7, fp, ip, lr}
   2f6b0:			; <UNDEFINED> instruction: 0xf04f9217
   2f6b4:	andsvs	r0, ip, r0, lsl #4
   2f6b8:	strcc	r6, [ip], -r6, lsl #19
   2f6bc:	stmdble	sp!, {r0, r4, r6, r9, sl, fp, sp}^
   2f6c0:			; <UNDEFINED> instruction: 0xf7d54630
   2f6c4:			; <UNDEFINED> instruction: 0x4680eabe
   2f6c8:	stmdacs	r0, {r0, r2, r9, sl, lr}
   2f6cc:	sbcshi	pc, r0, r0
   2f6d0:	ldrdeq	pc, [r4], -r9
   2f6d4:			; <UNDEFINED> instruction: 0xf7d54621
   2f6d8:	mcrrne	14, 0, lr, r3, cr6
   2f6dc:			; <UNDEFINED> instruction: 0xf0004607
   2f6e0:			; <UNDEFINED> instruction: 0xf10d80ae
   2f6e4:	strbmi	r0, [r2], r8, lsl #22
   2f6e8:	and	r2, ip, r0, lsl #10
   2f6ec:	vmull.s8	q9, d0, d0
   2f6f0:	strtmi	r8, [r2], #185	; 0xb9
   2f6f4:	blne	1c80790 <npth_sleep@plt+0x1c7aaa8>
   2f6f8:	tstcs	r1, r8, lsl pc
   2f6fc:	svclt	0x00142c00
   2f700:	strcs	r4, [r0], #-1548	; 0xfffff9f4
   2f704:	blne	1cdc4fc <npth_sleep@plt+0x1cd6814>
   2f708:			; <UNDEFINED> instruction: 0x46384651
   2f70c:	bl	106d668 <npth_sleep@plt+0x1067980>
   2f710:	stclne	6, cr4, [r0], #-16
   2f714:			; <UNDEFINED> instruction: 0xf7d5d1ea
   2f718:	stmdavs	r2, {r1, r2, r4, r7, r8, r9, sl, fp, sp, lr, pc}
   2f71c:	rscle	r2, sl, r4, lsl #20
   2f720:			; <UNDEFINED> instruction: 0xf8d94857
   2f724:	ldrbtmi	r1, [r8], #-4
   2f728:			; <UNDEFINED> instruction: 0xf7f39201
   2f72c:	ldrtmi	pc, [r8], -r5, lsr #31	; <UNPREDICTABLE>
   2f730:	b	fe46d690 <npth_sleep@plt+0xfe4679a8>
   2f734:	bls	80e9c <npth_sleep@plt+0x7b1b4>
   2f738:	strbmi	sp, [r0], -r3
   2f73c:	stc	7, cr15, [r2], #-852	; 0xfffffcac
   2f740:	ldrmi	r9, [r0], -r1, lsl #20
   2f744:	ldrbtcc	pc, [pc], #79	; 2f74c <npth_sleep@plt+0x29a64>	; <UNPREDICTABLE>
   2f748:	stmdb	r2!, {r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2f74c:	blmi	12c2088 <npth_sleep@plt+0x12bc3a0>
   2f750:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2f754:	blls	6097c4 <npth_sleep@plt+0x603adc>
   2f758:			; <UNDEFINED> instruction: 0xf040405a
   2f75c:	strtmi	r8, [r0], -r7, lsl #1
   2f760:	pop	{r0, r3, r4, ip, sp, pc}
   2f764:	shsub8mi	r8, r8, r0
   2f768:	b	1d6d6c8 <npth_sleep@plt+0x1d679e0>
   2f76c:	stclle	13, cr2, [r8, #-40]	; 0xffffffd8
   2f770:	mulcs	sl, r8, r8
   2f774:	teqle	r0, sl, lsl #20
   2f778:			; <UNDEFINED> instruction: 0xf8884621
   2f77c:	strbmi	r4, [r0], -sl
   2f780:	b	ff26d6dc <npth_sleep@plt+0xff2679f4>
   2f784:	strmi	r1, [r4], -r1, asr #24
   2f788:	movtlt	sp, #39	; 0x27
   2f78c:	andsle	r4, r0, lr, lsr #5
   2f790:	ldrsble	r4, [fp], #88	; 0x58
   2f794:			; <UNDEFINED> instruction: 0xf7d54640
   2f798:			; <UNDEFINED> instruction: 0xe7d7ebf6
   2f79c:	strtmi	r6, [r1], -r0, asr #16
   2f7a0:	stc	7, cr15, [r0, #852]!	; 0x354
   2f7a4:	strmi	r1, [r7], -r2, asr #24
   2f7a8:			; <UNDEFINED> instruction: 0xf10dd034
   2f7ac:	ldrbmi	r0, [r8], r8, lsl #22
   2f7b0:			; <UNDEFINED> instruction: 0xf8d9e799
   2f7b4:			; <UNDEFINED> instruction: 0xf1085018
   2f7b8:	ldmib	r9, {r0, r1, r3, r8}^
   2f7bc:	strtmi	r0, [sl], -r4, lsl #6
   2f7c0:			; <UNDEFINED> instruction: 0xf7d54418
   2f7c4:	stmdacs	r0, {r1, r2, r5, r6, r7, r8, r9, fp, sp, lr, pc}
   2f7c8:	strbmi	sp, [r5], #-482	; 0xfffffe1e
   2f7cc:	blcs	2ce380 <npth_sleep@plt+0x2c8698>
   2f7d0:	bls	9f3e0 <npth_sleep@plt+0x996f8>
   2f7d4:	andsvs	r2, r3, r1, lsl #6
   2f7d8:			; <UNDEFINED> instruction: 0xf04fe7da
   2f7dc:	stmdami	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, sl, ip, sp}
   2f7e0:			; <UNDEFINED> instruction: 0xf8d94621
   2f7e4:	ldrbtmi	r2, [r8], #-4
   2f7e8:			; <UNDEFINED> instruction: 0xff78f7f3
   2f7ec:	ldrdle	r4, [r2], -r8
   2f7f0:			; <UNDEFINED> instruction: 0xf7d54640
   2f7f4:	andscs	lr, r6, r8, asr #23
   2f7f8:	ldrbtcc	pc, [pc], #79	; 2f800 <npth_sleep@plt+0x29b18>	; <UNPREDICTABLE>
   2f7fc:	stmia	r8, {r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2f800:	stmdami	r2!, {r2, r5, r7, r8, r9, sl, sp, lr, pc}
   2f804:	ldrdne	pc, [r4], -r9
   2f808:			; <UNDEFINED> instruction: 0xf7f34478
   2f80c:	ldrbmi	pc, [r8, #3893]	; 0xf35	; <UNPREDICTABLE>
   2f810:	ldrb	sp, [r0, lr, ror #3]!
   2f814:	svc	0x0016f7d5
   2f818:	ldrdne	pc, [r4], -r9
   2f81c:	stmdavs	r4, {r0, r8, ip, pc}
   2f820:			; <UNDEFINED> instruction: 0xf7d54620
   2f824:	stmdbls	r1, {r2, r3, r5, r7, r8, sl, fp, sp, lr, pc}
   2f828:	ldmdami	r9, {r1, r9, sl, lr}
   2f82c:			; <UNDEFINED> instruction: 0xf7f34478
   2f830:	strtmi	pc, [r0], -r3, lsr #30
   2f834:	ldrbtcc	pc, [pc], #79	; 2f83c <npth_sleep@plt+0x29b54>	; <UNPREDICTABLE>
   2f838:	stmia	sl!, {r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2f83c:			; <UNDEFINED> instruction: 0xf7d5e786
   2f840:			; <UNDEFINED> instruction: 0xf8d9ef02
   2f844:	tstls	r1, r4
   2f848:	strtmi	r6, [r0], -r4, lsl #16
   2f84c:	ldc	7, cr15, [r6, #852]	; 0x354
   2f850:	strmi	r9, [r2], -r1, lsl #18
   2f854:	ldrbtmi	r4, [r8], #-2063	; 0xfffff7f1
   2f858:			; <UNDEFINED> instruction: 0xff0ef7f3
   2f85c:			; <UNDEFINED> instruction: 0xf7d54628
   2f860:			; <UNDEFINED> instruction: 0xe7e6eb92
   2f864:	mcr	7, 7, pc, cr14, cr5, {6}	; <UNPREDICTABLE>
   2f868:	ldrb	r6, [r9, -r2, lsl #16]
   2f86c:	bl	ff3ed7c8 <npth_sleep@plt+0xff3e7ae0>
   2f870:	ldrbtcc	pc, [pc], #79	; 2f878 <npth_sleep@plt+0x29b90>	; <UNPREDICTABLE>
   2f874:	svclt	0x0000e76a
   2f878:	muleq	r0, ip, r5
   2f87c:	andeq	pc, r1, r6, ror #6
   2f880:	ldrdeq	sp, [r0], -r2
   2f884:	andeq	pc, r1, r0, asr #5
   2f888:	andeq	sp, r0, r2, asr fp
   2f88c:	andeq	sp, r0, r0, lsl fp
   2f890:	andeq	sp, r0, r0, lsr fp
   2f894:	andeq	sp, r0, r6, lsl #22
   2f898:	andcs	r4, r1, #2048	; 0x800
   2f89c:	subsvs	r4, sl, fp, ror r4
   2f8a0:	svclt	0x00004770
   2f8a4:	andeq	r0, r2, r0, lsr #2
   2f8a8:			; <UNDEFINED> instruction: 0x4604b570
   2f8ac:			; <UNDEFINED> instruction: 0x460d4e16
   2f8b0:	ldmvs	r3!, {r1, r2, r3, r4, r5, r6, sl, lr}
   2f8b4:			; <UNDEFINED> instruction: 0xb324b1db
   2f8b8:	tstcs	ip, r5, lsl #22
   2f8bc:			; <UNDEFINED> instruction: 0xf7d52001
   2f8c0:	strmi	lr, [r3], -r4, lsl #30
   2f8c4:	bmi	49c06c <npth_sleep@plt+0x496384>
   2f8c8:	mvnscc	pc, pc, asr #32
   2f8cc:	ldrbtmi	r6, [sl], #-193	; 0xffffff3f
   2f8d0:	cmplt	r1, r1, asr r8
   2f8d4:	bvc	68991c <npth_sleep@plt+0x683c34>
   2f8d8:	andsvs	r6, r8, r3, lsl r0
   2f8dc:	andeq	pc, r2, #65	; 0x41
   2f8e0:	andsvc	r4, sl, #24, 12	; 0x1800000
   2f8e4:			; <UNDEFINED> instruction: 0x4621bd70
   2f8e8:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   2f8ec:	stmdami	r8, {r3, r4, r8, sl, sp, lr, pc}
   2f8f0:			; <UNDEFINED> instruction: 0xf0014478
   2f8f4:	movwcs	pc, #6895	; 0x1aef	; <UNPREDICTABLE>
   2f8f8:			; <UNDEFINED> instruction: 0xe7dc60b3
   2f8fc:			; <UNDEFINED> instruction: 0xf7d62016
   2f900:	movwcs	lr, #2120	; 0x848
   2f904:	ldcllt	6, cr4, [r0, #-96]!	; 0xffffffa0
   2f908:	andeq	r0, r2, ip, lsl #2
   2f90c:	andeq	r0, r2, lr, ror #1
   2f910:	andeq	r0, r0, r5, lsr #1
   2f914:	ldrbmi	r6, [r0, -r1, asr #1]!
   2f918:	ldrbmi	r6, [r0, -r0, asr #17]!
   2f91c:	eorsle	r2, r8, r0, lsl #16
   2f920:	ldrlt	r4, [r0, #-2588]	; 0xfffff5e4
   2f924:			; <UNDEFINED> instruction: 0x4604447a
   2f928:	cmplt	r1, r1, lsl r8
   2f92c:	stmdavs	fp, {r3, r7, r9, lr}
   2f930:	teqlt	r3, sp, lsr #32
   2f934:	ldmdavs	sl, {r2, r3, r4, r7, r9, lr}
   2f938:	ldrmi	sp, [r9], -fp
   2f93c:	blcs	41190 <npth_sleep@plt+0x3b4a8>
   2f940:	bvc	924128 <npth_sleep@plt+0x91e440>
   2f944:	strle	r0, [sl, #-1945]	; 0xfffff867
   2f948:	pop	{r5, r9, sl, lr}
   2f94c:			; <UNDEFINED> instruction: 0xf7d54010
   2f950:	andvs	fp, sl, r7, lsl fp
   2f954:	eorvs	r2, r3, r0, lsl #6
   2f958:	ldreq	r7, [r9, r3, lsr #20]
   2f95c:			; <UNDEFINED> instruction: 0x07dad4f4
   2f960:	stmdavs	r0!, {r0, r1, r8, sl, ip, lr, pc}^
   2f964:			; <UNDEFINED> instruction: 0xf7d5b108
   2f968:	stmdbvs	r0!, {r1, r3, r5, r6, r8, r9, fp, sp, lr, pc}
   2f96c:	bvc	91be14 <npth_sleep@plt+0x91612c>
   2f970:	strle	r0, [r2], #-1883	; 0xfffff8a5
   2f974:	bl	18ed8d0 <npth_sleep@plt+0x18e7be8>
   2f978:			; <UNDEFINED> instruction: 0xf7d56920
   2f97c:	stmdavs	r0!, {r2, r8, r9, fp, sp, lr, pc}^
   2f980:	bl	6d8dc <npth_sleep@plt+0x67bf4>
   2f984:	pop	{r5, r9, sl, lr}
   2f988:			; <UNDEFINED> instruction: 0xf7d54010
   2f98c:			; <UNDEFINED> instruction: 0x6013baf9
   2f990:	ldrbmi	lr, [r0, -r0, ror #15]!
   2f994:	muleq	r2, r8, r0
   2f998:	andcs	r4, r0, #6144	; 0x1800
   2f99c:	ldrbtmi	fp, [fp], #-1296	; 0xfffffaf0
   2f9a0:	andsvs	r6, sl, ip, lsl r8
   2f9a4:	strtmi	fp, [r0], -ip, lsr #2
   2f9a8:			; <UNDEFINED> instruction: 0xf7ff6824
   2f9ac:	stccs	15, cr15, [r0], {183}	; 0xb7
   2f9b0:	ldfltd	f5, [r0, #-996]	; 0xfffffc1c
   2f9b4:	andeq	r0, r2, lr, lsl r0
   2f9b8:	svcmi	0x00f0e92d
   2f9bc:	ldmibmi	lr!, {r0, r1, r2, r3, r9, sl, lr}
   2f9c0:	bmi	fefdbc64 <npth_sleep@plt+0xfefd5f7c>
   2f9c4:	bvc	100bb0 <npth_sleep@plt+0xfaec8>
   2f9c8:			; <UNDEFINED> instruction: 0xf013588a
   2f9cc:	ldmdavs	r2, {r1, sl}
   2f9d0:			; <UNDEFINED> instruction: 0xf04f9225
   2f9d4:	svclt	0x00180200
   2f9d8:			; <UNDEFINED> instruction: 0xf0402400
   2f9dc:			; <UNDEFINED> instruction: 0xf013808d
   2f9e0:	strmi	r0, [r6], -r1, lsl #16
   2f9e4:	sbcshi	pc, sp, r0, asr #32
   2f9e8:			; <UNDEFINED> instruction: 0xf6444ab5
   2f9ec:			; <UNDEFINED> instruction: 0x46455bd3
   2f9f0:	bleq	18ec4fc <npth_sleep@plt+0x18e6814>
   2f9f4:	andls	r4, r2, #2046820352	; 0x7a000000
   2f9f8:			; <UNDEFINED> instruction: 0xf04f4ab2
   2f9fc:	ldrbtmi	r3, [sl], #-2815	; 0xfffff501
   2fa00:	and	r9, sl, r3, lsl #4
   2fa04:	mrc	7, 0, APSR_nzcv, cr14, cr5, {6}
   2fa08:	blcs	c9a1c <npth_sleep@plt+0xc3d34>
   2fa0c:	msrhi	CPSR_fxc, r0, asr #32
   2fa10:	ldrbtmi	r4, [r8], #-2221	; 0xfffff753
   2fa14:	mrc2	7, 1, pc, cr0, cr3, {7}
   2fa18:	smmlareq	r8, r3, sl, r7
   2fa1c:	ldmdavs	r1!, {r1, r2, r3, r4, r5, r6, sl, ip, lr, pc}^
   2fa20:			; <UNDEFINED> instruction: 0xf7d56930
   2fa24:	ldmdbvs	r1!, {r2, r4, r7, r9, sl, fp, sp, lr, pc}
   2fa28:	andcs	sl, r3, r6, lsl #20
   2fa2c:	ldm	lr!, {r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2fa30:	stmdacs	r0, {r2, r9, sl, lr}
   2fa34:	tsthi	r6, r0, asr #32	; <UNPREDICTABLE>
   2fa38:	blcs	d666c <npth_sleep@plt+0xd0984>
   2fa3c:	rschi	pc, r2, r0
   2fa40:	ldrtmi	sl, [r0], -r5, lsl #18
   2fa44:	mcr2	7, 1, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
   2fa48:	strmi	r1, [r4], -r1, asr #24
   2fa4c:			; <UNDEFINED> instruction: 0xf7d5d0da
   2fa50:	blls	1aaeb0 <npth_sleep@plt+0x1a51c8>
   2fa54:			; <UNDEFINED> instruction: 0xf0004284
   2fa58:	cmplt	r3, sp, asr #1
   2fa5c:	strtmi	r2, [r0], -r0, lsl #2
   2fa60:	ldcl	7, cr15, [r4], #852	; 0x354
   2fa64:			; <UNDEFINED> instruction: 0xf7d5b128
   2fa68:	stmdavs	r3, {r1, r2, r3, r5, r6, r7, r8, sl, fp, sp, lr, pc}
   2fa6c:			; <UNDEFINED> instruction: 0xf0002b03
   2fa70:			; <UNDEFINED> instruction: 0xf1ba8104
   2fa74:			; <UNDEFINED> instruction: 0xf0003fff
   2fa78:	bl	fed4fd68 <npth_sleep@plt+0xfed4a080>
   2fa7c:	svclt	0x0018030a
   2fa80:			; <UNDEFINED> instruction: 0xb3a72301
   2fa84:	svclt	0x00082d00
   2fa88:	blcs	38694 <npth_sleep@plt+0x329ac>
   2fa8c:	addhi	pc, pc, r0, asr #32
   2fa90:	svcvc	0x0048f5b5
   2fa94:	strhteq	fp, [sp], #-248	; 0xffffff08
   2fa98:	addhi	pc, sl, r0, asr #5
   2fa9c:	sbchi	pc, pc, r0
   2faa0:	svcpl	0x00faf5b5
   2faa4:	strhteq	fp, [sp], #-248	; 0xffffff08
   2faa8:	addhi	pc, r2, r0, lsl #5
   2faac:	vpmax.f32	d18, d0, d0
   2fab0:	adcsmi	r8, sp, #135	; 0x87
   2fab4:	bicspl	pc, fp, #64, 4
   2fab8:	ldrtmi	fp, [sp], -r8, lsr #31
   2fabc:	ldrmi	r4, [r8, #1192]	; 0x4a8
   2fac0:	streq	lr, [r5, -r7, lsr #23]
   2fac4:	blx	feb26cbe <npth_sleep@plt+0xfeb20fd6>
   2fac8:	vst3.8	{d19-d21}, [pc], r5
   2facc:	movwcs	r7, #3194	; 0xc7a
   2fad0:	ldrmi	sl, [sl], -r6, lsl #18
   2fad4:	ldrmi	r9, [r8], -r0, lsl #2
   2fad8:	stmibeq	r4!, {r0, r3, r4, r9, sl, lr}
   2fadc:	blx	354afe <npth_sleep@plt+0x34ee16>
   2fae0:	blx	344b3a <npth_sleep@plt+0x33ee52>
   2fae4:	strls	pc, [r7], #-1028	; 0xfffffbfc
   2fae8:	b	166da44 <npth_sleep@plt+0x1667d5c>
   2faec:	mulcs	sp, r4, r7
   2faf0:	ldrbtcc	pc, [pc], #79	; 2faf8 <npth_sleep@plt+0x29e10>	; <UNPREDICTABLE>
   2faf4:	svc	0x004cf7d5
   2faf8:	blmi	1c424d0 <npth_sleep@plt+0x1c3c7e8>
   2fafc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2fb00:	blls	989b70 <npth_sleep@plt+0x983e88>
   2fb04:			; <UNDEFINED> instruction: 0xf040405a
   2fb08:			; <UNDEFINED> instruction: 0x462080d5
   2fb0c:	pop	{r0, r1, r2, r5, ip, sp, pc}
   2fb10:			; <UNDEFINED> instruction: 0xf7d58ff0
   2fb14:	stmdavs	r3, {r3, r4, r7, r8, sl, fp, sp, lr, pc}
   2fb18:	cmnle	r8, r4, lsl #22
   2fb1c:			; <UNDEFINED> instruction: 0xf7d52000
   2fb20:	ldmdavs	r0!, {r3, r4, r5, r8, r9, sl, fp, sp, lr, pc}^
   2fb24:	sbcsvc	pc, r2, #1325400064	; 0x4f000000
   2fb28:			; <UNDEFINED> instruction: 0xf7d521c1
   2fb2c:			; <UNDEFINED> instruction: 0xf1b0ebdc
   2fb30:			; <UNDEFINED> instruction: 0x46813fff
   2fb34:			; <UNDEFINED> instruction: 0xf7d5d0ed
   2fb38:	stcge	12, cr14, [r1], #-648	; 0xfffffd78
   2fb3c:	tstcs	r0, r4, ror #20
   2fb40:			; <UNDEFINED> instruction: 0x4603447a
   2fb44:			; <UNDEFINED> instruction: 0xf7d54620
   2fb48:			; <UNDEFINED> instruction: 0x4621ee7c
   2fb4c:	strbmi	r2, [r8], -fp, lsl #4
   2fb50:	mcr	7, 0, pc, cr2, cr5, {6}	; <UNPREDICTABLE>
   2fb54:	tstle	sl, fp, lsl #16
   2fb58:	andcc	lr, r5, #3506176	; 0x358000
   2fb5c:	ldmdbvs	r1!, {r3, r6, r9, sl, lr}
   2fb60:			; <UNDEFINED> instruction: 0xf7d54419
   2fb64:	ldmibvs	r3!, {r1, r3, r4, r5, r6, r7, r8, sl, fp, sp, lr, pc}
   2fb68:			; <UNDEFINED> instruction: 0xf0004298
   2fb6c:			; <UNDEFINED> instruction: 0xf7d5808f
   2fb70:	ldmdavs	r1!, {r1, r3, r5, r6, r8, sl, fp, sp, lr, pc}^
   2fb74:	ldrbtcc	pc, [pc], #79	; 2fb7c <npth_sleep@plt+0x29e94>	; <UNPREDICTABLE>
   2fb78:	stmdavs	r5, {r1, r8, ip, pc}
   2fb7c:			; <UNDEFINED> instruction: 0xf7d54628
   2fb80:	stmdbls	r2, {r1, r2, r3, r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}
   2fb84:	ldmdami	r3, {r1, r9, sl, lr}^
   2fb88:			; <UNDEFINED> instruction: 0xf7f34478
   2fb8c:	strbmi	pc, [r8], -r7, lsr #27	; <UNPREDICTABLE>
   2fb90:	stmda	r0!, {r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2fb94:			; <UNDEFINED> instruction: 0xf7d56870
   2fb98:			; <UNDEFINED> instruction: 0x4628ea52
   2fb9c:	mrc	7, 7, APSR_nzcv, cr8, cr5, {6}
   2fba0:	stmdavs	r1, {r1, r3, r5, r7, r8, r9, sl, sp, lr, pc}^
   2fba4:	ldrbtmi	r4, [r8], #-2124	; 0xfffff7b4
   2fba8:	mrc2	7, 1, pc, cr0, cr3, {7}
   2fbac:	ldrcs	lr, [r2, #-1956]!	; 0xfffff85c
   2fbb0:			; <UNDEFINED> instruction: 0xf73f2f00
   2fbb4:	strtmi	sl, [r8], #3966	; 0xf7e
   2fbb8:	bicspl	pc, fp, #64, 4
   2fbbc:	cfstr32le	mvfx4, [r2, #608]	; 0x260
   2fbc0:	ldmdavs	fp, {r1, r8, r9, fp, ip, pc}
   2fbc4:	rsbsle	r2, r2, r0, lsl #22
   2fbc8:	mulle	r2, lr, r2
   2fbcc:	bfieq	r7, sl, (invalid: 20:18)
   2fbd0:	ldmdavs	fp, {r1, r4, r5, sl, ip, lr, pc}
   2fbd4:	mvnsle	r2, r0, lsl #22
   2fbd8:	bmi	10567ec <npth_sleep@plt+0x1050b04>
   2fbdc:	stmdami	r0, {r0, r5, r9, sl, lr}^
   2fbe0:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   2fbe4:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
   2fbe8:	stc2l	7, cr15, [r6, #-972]	; 0xfffffc34
   2fbec:	strtmi	lr, [r2], fp, ror #14
   2fbf0:	strb	r2, [r6, -r0, lsl #6]
   2fbf4:			; <UNDEFINED> instruction: 0xf43f2b00
   2fbf8:	ldmdami	sl!, {r2, r3, r4, r5, r8, r9, sl, fp, sp, pc}
   2fbfc:	ldrbtmi	r2, [r8], #-1024	; 0xfffffc00
   2fc00:	ldc2	7, cr15, [sl, #-972]!	; 0xfffffc34
   2fc04:			; <UNDEFINED> instruction: 0xf0437a33
   2fc08:	eorsvc	r0, r3, #67108864	; 0x4000000
   2fc0c:	blcs	4a99e4 <npth_sleep@plt+0x4a3cfc>
   2fc10:	svcge	0x0016f43f
   2fc14:			; <UNDEFINED> instruction: 0x46186871
   2fc18:	strbmi	r9, [ip], -r2, lsl #6
   2fc1c:			; <UNDEFINED> instruction: 0xf7d59103
   2fc20:	stmdbls	r3, {r1, r2, r3, r5, r7, r8, r9, fp, sp, lr, pc}
   2fc24:	ldmdami	r0!, {r1, r9, sl, lr}
   2fc28:			; <UNDEFINED> instruction: 0xf7f34478
   2fc2c:	blls	ef190 <npth_sleep@plt+0xe94a8>
   2fc30:			; <UNDEFINED> instruction: 0xf7d54618
   2fc34:	ldrb	lr, [pc, -lr, lsr #29]
   2fc38:	ldrbtmi	r4, [fp], #-2860	; 0xfffff4d4
   2fc3c:	vst1.64	{d30}, [pc]!
   2fc40:			; <UNDEFINED> instruction: 0xe73365fa
   2fc44:	ldcl	7, cr15, [lr], #852	; 0x354
   2fc48:	ldrbtcc	pc, [pc], #79	; 2fc50 <npth_sleep@plt+0x29f68>	; <UNPREDICTABLE>
   2fc4c:	strtmi	r6, [r8], -r5, lsl #16
   2fc50:	bl	fe56dbac <npth_sleep@plt+0xfe567ec4>
   2fc54:	stmdami	r6!, {r0, r9, sl, lr}
   2fc58:			; <UNDEFINED> instruction: 0xf7f34478
   2fc5c:			; <UNDEFINED> instruction: 0x4628fd3f
   2fc60:	mrc	7, 4, APSR_nzcv, cr6, cr5, {6}
   2fc64:	stmdami	r3!, {r3, r6, r8, r9, sl, sp, lr, pc}
   2fc68:	ldrbtmi	r9, [r8], #-770	; 0xfffffcfe
   2fc6c:	stc2	7, cr15, [r4, #-972]	; 0xfffffc34
   2fc70:	ldrmi	r9, [r8], -r2, lsl #22
   2fc74:	mcr	7, 4, pc, cr12, cr5, {6}	; <UNPREDICTABLE>
   2fc78:	ldmdami	pc, {r1, r2, r3, r4, r5, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
   2fc7c:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
   2fc80:	ldc2l	7, cr15, [sl], #972	; 0x3cc
   2fc84:			; <UNDEFINED> instruction: 0xf7d56870
   2fc88:			; <UNDEFINED> instruction: 0xe6c5e9da
   2fc8c:	andcs	r4, r1, #442368	; 0x6c000
   2fc90:	ldrbtmi	r4, [r9], #-1608	; 0xfffff9b8
   2fc94:	stcl	7, cr15, [r0, #-852]!	; 0xfffffcac
   2fc98:			; <UNDEFINED> instruction: 0xf47f2801
   2fc9c:	strbmi	sl, [r8], -r8, ror #30
   2fca0:	svc	0x00d8f7d5
   2fca4:	stmdacs	r0, {r2, r9, sl, lr}
   2fca8:	svcge	0x0061f47f
   2fcac:	blmi	569b5c <npth_sleep@plt+0x563e74>
   2fcb0:			; <UNDEFINED> instruction: 0xe792447b
   2fcb4:	stmib	sl!, {r0, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2fcb8:	andeq	pc, r1, ip, asr #32
   2fcbc:	muleq	r0, ip, r5
   2fcc0:	andeq	pc, r1, r8, asr #31
   2fcc4:	andeq	r6, r0, sl, lsl pc
   2fcc8:	andeq	sp, r0, r6, lsl sl
   2fccc:	andeq	lr, r1, r4, lsl pc
   2fcd0:	andeq	sp, r0, r4, lsl #14
   2fcd4:	andeq	sp, r0, r8, lsr #16
   2fcd8:	andeq	sp, r0, sl, ror #15
   2fcdc:	andeq	r6, r0, r4, lsr sp
   2fce0:	andeq	sp, r0, r6, lsr #17
   2fce4:	andeq	sp, r0, r2, asr #16
   2fce8:	andeq	sp, r0, ip, lsl #17
   2fcec:	andeq	sp, r0, r6, asr #14
   2fcf0:	andeq	sp, r0, r4, lsl #15
   2fcf4:	andeq	sp, r0, r6, lsr #15
   2fcf8:	andeq	sp, r0, r2, ror #15
   2fcfc:	andeq	ip, r0, lr, asr r3
   2fd00:	andeq	r6, r0, r8, ror #24
   2fd04:	bmi	cc21d0 <npth_sleep@plt+0xcbc4e8>
   2fd08:	blmi	cc0ef4 <npth_sleep@plt+0xcbb20c>
   2fd0c:	addlt	fp, r2, r0, ror r5
   2fd10:	ldrbtmi	r5, [fp], #-2186	; 0xfffff776
   2fd14:	andls	r6, r1, #1179648	; 0x120000
   2fd18:	andeq	pc, r0, #79	; 0x4f
   2fd1c:	mvnlt	r6, ip, lsl r8
   2fd20:	strmi	r7, [r5], -r4, lsl #20
   2fd24:	svclt	0x004807a2
   2fd28:	ldrle	r2, [r7], #-1024	; 0xfffffc00
   2fd2c:	streq	pc, [r1], #-20	; 0xffffffec
   2fd30:			; <UNDEFINED> instruction: 0x4669d01f
   2fd34:	ldc2	7, cr15, [r0], #1020	; 0x3fc
   2fd38:	strmi	r1, [r4], -r3, asr #24
   2fd3c:			; <UNDEFINED> instruction: 0xf7d5d02a
   2fd40:	addmi	lr, r4, #161792	; 0x27800
   2fd44:	blls	641b8 <npth_sleep@plt+0x5e4d0>
   2fd48:	stmdavs	r8!, {r0, r1, r3, r6, r7, r8, ip, sp, pc}^
   2fd4c:	ldmdb	r6!, {r0, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2fd50:	bllt	1441568 <npth_sleep@plt+0x143b880>
   2fd54:	vpmax.u32	d23, d0, d27
   2fd58:	eorvc	r0, fp, #0, 6
   2fd5c:	blmi	7425dc <npth_sleep@plt+0x73c8f4>
   2fd60:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2fd64:	blls	89dd4 <npth_sleep@plt+0x840ec>
   2fd68:	qsuble	r4, sl, ip
   2fd6c:	andlt	r4, r2, r0, lsr #12
   2fd70:	stmdavs	r1, {r4, r5, r6, r8, sl, fp, ip, sp, pc}^
   2fd74:	ldrbtmi	r4, [r8], #-2073	; 0xfffff7e7
   2fd78:	stc2l	7, cr15, [r8, #-972]	; 0xfffffc34
   2fd7c:	ldmdami	r8, {r1, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   2fd80:			; <UNDEFINED> instruction: 0xf04f4621
   2fd84:	ldrbtmi	r3, [r8], #-1279	; 0xfffffb01
   2fd88:	stc2	7, cr15, [r8], #972	; 0x3cc
   2fd8c:			; <UNDEFINED> instruction: 0xf7d5200d
   2fd90:	strb	lr, [r3, r0, lsl #28]!
   2fd94:	mrrc	7, 13, pc, r6, cr5	; <UNPREDICTABLE>
   2fd98:	ldmdami	r2, {r0, r2, fp, sp, lr}
   2fd9c:			; <UNDEFINED> instruction: 0xf7f34478
   2fda0:			; <UNDEFINED> instruction: 0x4628fc9d
   2fda4:	ldcl	7, cr15, [r4, #852]!	; 0x354
   2fda8:			; <UNDEFINED> instruction: 0xf7d5e7d8
   2fdac:	stmdavs	r9!, {r2, r3, r6, sl, fp, sp, lr, pc}^
   2fdb0:	ldrbtcc	pc, [pc], #79	; 2fdb8 <npth_sleep@plt+0x2a0d0>	; <UNPREDICTABLE>
   2fdb4:	stmdami	ip, {r1, r2, fp, sp, lr}
   2fdb8:			; <UNDEFINED> instruction: 0xf7f34478
   2fdbc:	ldrtmi	pc, [r0], -pc, lsl #25	; <UNPREDICTABLE>
   2fdc0:	stcl	7, cr15, [r6, #852]!	; 0x354
   2fdc4:			; <UNDEFINED> instruction: 0xf7d5e7ca
   2fdc8:	svclt	0x0000e922
   2fdcc:	andeq	lr, r1, r8, lsl #26
   2fdd0:	muleq	r0, ip, r5
   2fdd4:	andeq	pc, r1, sl, lsr #25
   2fdd8:			; <UNDEFINED> instruction: 0x0001ecb0
   2fddc:	andeq	sp, r0, lr, ror #14
   2fde0:	muleq	r0, lr, r7
   2fde4:	andeq	sp, r0, r4, ror #14
   2fde8:	muleq	r0, r4, r7
   2fdec:	svcmi	0x00f0e92d
   2fdf0:	ldrmi	fp, [r0], r7, lsl #1
   2fdf4:	movwls	r4, #14909	; 0x3a3d
   2fdf8:	blmi	f7a204 <npth_sleep@plt+0xf7451c>
   2fdfc:			; <UNDEFINED> instruction: 0xf8dd447a
   2fe00:	ldmpl	r3, {r6, ip, pc}^
   2fe04:	movwls	r6, #22555	; 0x581b
   2fe08:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   2fe0c:			; <UNDEFINED> instruction: 0xf10dd95c
   2fe10:			; <UNDEFINED> instruction: 0xf1090b10
   2fe14:	eor	r0, r5, r1, lsl #20
   2fe18:	cdpne	8, 8, cr7, cr15, cr5, {2}
   2fe1c:	svclt	0x00982d7f
   2fe20:	ldmdble	r0, {r2, r7, sl, fp, ip}
   2fe24:	suble	r2, sl, r1, lsl #27
   2fe28:	svclt	0x00183d82
   2fe2c:	svccs	0x00012501
   2fe30:	strtmi	fp, [pc], -ip, lsl #31
   2fe34:	streq	pc, [r1, -r5, asr #32]
   2fe38:	cmple	r5, r0, lsl #30
   2fe3c:	svcne	0x000f8845
   2fe40:	blt	1b77258 <npth_sleep@plt+0x1b71570>
   2fe44:			; <UNDEFINED> instruction: 0xf1b9b2ad
   2fe48:	svclt	0x00cc0f63
   2fe4c:			; <UNDEFINED> instruction: 0xf0032300
   2fe50:	bllt	af0a5c <npth_sleep@plt+0xaead74>
   2fe54:	suble	r4, r4, r6, asr #10
   2fe58:	teqle	r5, #-268435446	; 0xf000000a
   2fe5c:	blne	1e763e4 <npth_sleep@plt+0x1e706fc>
   2fe60:	ldmdble	r1!, {r0, r8, fp, sp}
   2fe64:	cdpne	8, 7, cr7, cr3, cr6, {0}
   2fe68:	blcs	fff9c9dc <npth_sleep@plt+0xfff96cf4>
   2fe6c:	andcc	fp, r1, r4, lsl #31
   2fe70:	mvnscc	pc, r1, lsl #2
   2fe74:			; <UNDEFINED> instruction: 0xf006d8f4
   2fe78:	vmov.i32	d16, #61184	; 0x0000ef00
   2fe7c:	bcs	7f4b84 <npth_sleep@plt+0x7eee9c>
   2fe80:	stmdbcc	r1, {r1, r3, r6, r7, r8, ip, lr, pc}
   2fe84:	stmdbcs	r1, {r2, r6, sl, fp, ip}
   2fe88:	stmdavc	r2, {r1, r2, r3, r4, ip, lr, pc}^
   2fe8c:	andseq	pc, pc, r2
   2fe90:	andsle	r2, r9, pc, lsl r8
   2fe94:	rsbseq	pc, pc, #2
   2fe98:	b	10c1720 <npth_sleep@plt+0x10bba38>
   2fe9c:	ldr	r2, [fp, r6, lsl #12]!
   2fea0:			; <UNDEFINED> instruction: 0x4642465b
   2fea4:	strtmi	r4, [r0], -r9, lsr #12
   2fea8:	andge	pc, r0, sp, asr #17
   2feac:			; <UNDEFINED> instruction: 0xff9ef7ff
   2feb0:	sbcle	r2, pc, r0, lsl #16
   2feb4:	strmi	r9, [r4], -r4, lsl #22
   2feb8:	andsvs	r9, r3, r3, lsl #20
   2febc:	tstlt	pc, r5
   2fec0:	cdpne	8, 12, cr7, cr15, cr5, {4}
   2fec4:	ldr	r1, [lr, r4, asr #25]!
   2fec8:	bmi	2b8ed0 <npth_sleep@plt+0x2b31e8>
   2fecc:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
   2fed0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2fed4:	subsmi	r9, sl, r5, lsl #22
   2fed8:	strtmi	sp, [r0], -r6, lsl #2
   2fedc:	pop	{r0, r1, r2, ip, sp, pc}
   2fee0:	blls	113ea8 <npth_sleep@plt+0x10e1c0>
   2fee4:			; <UNDEFINED> instruction: 0xe7f0601d
   2fee8:	ldm	r0, {r0, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2feec:	andeq	lr, r1, r4, lsl ip
   2fef0:	muleq	r0, ip, r5
   2fef4:	andeq	lr, r1, r2, asr #22
   2fef8:	addlt	fp, r2, r0, ror r5
   2fefc:	strmi	r2, [r5], -r0, lsl #8
   2ff00:	ldrmi	r9, [lr], -r0, lsl #8
   2ff04:			; <UNDEFINED> instruction: 0xf7ff460c
   2ff08:	msrlt	(UNDEF: 56), r1
   2ff0c:	ldmdavs	r3!, {r0, r6, r8, r9, fp, ip}
   2ff10:	addmi	r1, fp, #397312	; 0x61000
   2ff14:	andcs	fp, r0, r8, lsl #31
   2ff18:	ldcllt	0, cr11, [r0, #-8]!
   2ff1c:	addlt	fp, r2, r0, lsl r5
   2ff20:	strls	r2, [r0], #-1024	; 0xfffffc00
   2ff24:			; <UNDEFINED> instruction: 0xff62f7ff
   2ff28:	ldclt	0, cr11, [r0, #-8]
   2ff2c:	svcmi	0x00f0e92d
   2ff30:			; <UNDEFINED> instruction: 0xf8d1b083
   2ff34:	ldrmi	r8, [r9], r0
   2ff38:	movwcs	r9, #3085	; 0xc0d
   2ff3c:	svcls	0x000f6806
   2ff40:	stcls	0, cr6, [lr], {35}	; 0x23
   2ff44:	ldrdge	pc, [r0, -pc]!	; <UNPREDICTABLE>
   2ff48:	ldrbtmi	r6, [sl], #35	; 0x23
   2ff4c:			; <UNDEFINED> instruction: 0xf1b8603b
   2ff50:	suble	r0, ip, r0, lsl #30
   2ff54:	strcs	r4, [r1], #-1589	; 0xfffff9cb
   2ff58:	bl	adfb4 <npth_sleep@plt+0xa82cc>
   2ff5c:	ldfccp	f7, [pc], #32	; 2ff84 <npth_sleep@plt+0x2a29c>
   2ff60:			; <UNDEFINED> instruction: 0xf00e603c
   2ff64:	strls	r0, [r1], #-1055	; 0xfffffbe1
   2ff68:	vmull.u8	<illegal reg q12.5>, d14, d12
   2ff6c:	b	13f6c74 <npth_sleep@plt+0x13f0f8c>
   2ff70:			; <UNDEFINED> instruction: 0xf8c21eae
   2ff74:			; <UNDEFINED> instruction: 0xf8c4e000
   2ff78:	stcls	0, cr11, [r1], {-0}
   2ff7c:	svclt	0x00182c1f
   2ff80:	eorle	r9, r0, r1, lsl #24
   2ff84:	andmi	pc, r0, r9, asr #17
   2ff88:	svceq	0x0000f1bc
   2ff8c:	strtmi	sp, [ip], -pc, lsr #32
   2ff90:			; <UNDEFINED> instruction: 0xf814683b
   2ff94:			; <UNDEFINED> instruction: 0xf10ceb01
   2ff98:	movwcc	r3, #5887	; 0x16ff
   2ff9c:			; <UNDEFINED> instruction: 0xf01e603b
   2ffa0:	teqle	r3, r0, lsl #31
   2ffa4:			; <UNDEFINED> instruction: 0xf8c39b0e
   2ffa8:	ldmdavs	r3, {sp, lr, pc}
   2ffac:			; <UNDEFINED> instruction: 0xf8d9b923
   2ffb0:	stmdblt	fp, {ip, sp}
   2ffb4:	andsvs	r9, r3, lr, lsl #20
   2ffb8:	andvs	r2, r4, r0, lsl #6
   2ffbc:	andvs	r4, lr, r8, lsl r6
   2ffc0:	pop	{r0, r1, ip, sp, pc}
   2ffc4:	ldrtmi	r8, [r0], #4080	; 0xff0
   2ffc8:	and	r4, ip, ip, lsl r6
   2ffcc:	blvs	ae028 <npth_sleep@plt+0xa8340>
   2ffd0:			; <UNDEFINED> instruction: 0xf006683b
   2ffd4:	movwcc	r0, #7295	; 0x1c7f
   2ffd8:			; <UNDEFINED> instruction: 0x0633603b
   2ffdc:	streq	lr, [r4], #-2636	; 0xfffff5b4
   2ffe0:			; <UNDEFINED> instruction: 0x0c05eba8
   2ffe4:	strbmi	sp, [r5, #-1486]	; 0xfffffa32
   2ffe8:	strbne	lr, [r4], #2639	; 0xa4f
   2ffec:	blmi	8247ac <npth_sleep@plt+0x81eac4>
   2fff0:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   2fff4:			; <UNDEFINED> instruction: 0x061b681b
   2fff8:	mvnsmi	pc, #3
   2fffc:	orrscc	lr, r3, #454656	; 0x6f000
   30000:	orrcc	lr, r3, #454656	; 0x6f000
   30004:	andlt	r4, r3, r8, lsl r6
   30008:	svchi	0x00f0e8bd
   3000c:	svceq	0x0080f1be
   30010:			; <UNDEFINED> instruction: 0xf1bed01c
   30014:			; <UNDEFINED> instruction: 0xd01d0fff
   30018:	cdpeq	0, 7, cr15, cr15, cr14, {0}
   3001c:	svceq	0x0004f1be
   30020:	strtmi	sp, [r6], #2072	; 0x818
   30024:	strcs	r4, [r0, #-1196]	; 0xfffffb54
   30028:	b	14016c0 <npth_sleep@plt+0x13fb9d8>
   3002c:			; <UNDEFINED> instruction: 0xf1032505
   30030:	sbcsle	r0, ip, r1, lsl #6
   30034:	blvs	ae08c <npth_sleep@plt+0xa83a4>
   30038:	ldrbmi	r6, [r4, #-59]!	; 0xffffffc5
   3003c:	streq	lr, [r6, #-2629]	; 0xfffff5bb
   30040:	streq	lr, [r4], -ip, lsr #23
   30044:	blls	3e480c <npth_sleep@plt+0x3deb24>
   30048:			; <UNDEFINED> instruction: 0xe7ae601d
   3004c:	movwcs	r9, #7437	; 0x1d0d
   30050:	str	r6, [sl, fp, lsr #32]!
   30054:			; <UNDEFINED> instruction: 0xf85a4b05
   30058:	ldmdavs	fp, {r0, r1, ip, sp}
   3005c:			; <UNDEFINED> instruction: 0xf003061b
   30060:			; <UNDEFINED> instruction: 0xf04343fe
   30064:	strb	r0, [sp, r6, lsl #7]
   30068:	andeq	lr, r1, r6, asr #21
   3006c:	ldrdeq	r0, [r0], -r8
   30070:	ldrbmi	lr, [r0, sp, lsr #18]!
   30074:	stmdavs	sp, {r9, sl, sp}
   30078:			; <UNDEFINED> instruction: 0xf8df9f08
   3007c:			; <UNDEFINED> instruction: 0xf8d090bc
   30080:	ldrbtmi	lr, [r9], #0
   30084:	eorsvs	r6, lr, lr, lsl r0
   30088:			; <UNDEFINED> instruction: 0xf89eb375
   3008c:	stccs	0, cr4, [r8], #-0
   30090:	stccs	0, cr13, [r9], #-280	; 0xfffffee8
   30094:			; <UNDEFINED> instruction: 0x4632d036
   30098:	stmdaeq	sl, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   3009c:			; <UNDEFINED> instruction: 0xf1bce008
   300a0:			; <UNDEFINED> instruction: 0xf1a60f09
   300a4:	stmdale	r1!, {r4, r5, r9}
   300a8:	andsle	r3, pc, r1, lsl #26
   300ac:	svcmi	0x0001f81e
   300b0:	svclt	0x00182c3a
   300b4:			; <UNDEFINED> instruction: 0xf1a42c00
   300b8:	blx	233182 <npth_sleep@plt+0x22d49a>
   300bc:	svclt	0x00144602
   300c0:	beq	ac204 <npth_sleep@plt+0xa651c>
   300c4:	beq	6c208 <npth_sleep@plt+0x66520>
   300c8:	ldfcsd	f5, [sl], #-932	; 0xfffffc5c
   300cc:	stfccd	f5, [r1, #-56]	; 0xffffffc8
   300d0:	movwle	r4, #45717	; 0xb295
   300d4:	streq	pc, [r1], -lr, lsl #2
   300d8:	andsvs	r1, lr, ip, lsr #21
   300dc:	eorsvs	r4, sl, r5, asr r6
   300e0:	andvs	r4, r6, r6, lsl r4
   300e4:	and	r6, sl, ip
   300e8:	cmplt	r3, r3, lsl r8
   300ec:			; <UNDEFINED> instruction: 0xf8594b13
   300f0:	ldmdavs	sp, {r0, r1, ip, sp}
   300f4:			; <UNDEFINED> instruction: 0xf005062d
   300f8:			; <UNDEFINED> instruction: 0xf04545fe
   300fc:			; <UNDEFINED> instruction: 0x46280553
   30100:			; <UNDEFINED> instruction: 0x87f0e8bd
   30104:	blcs	4a158 <npth_sleep@plt+0x44470>
   30108:	movwcs	sp, #4336	; 0x10f0
   3010c:	ldmdavs	r4, {r0, r1, r3, r4, r5, sp, lr}
   30110:	ldrbtmi	r1, [r3], #-3695	; 0xfffff191
   30114:	stccc	6, cr4, [r1], {53}	; 0x35
   30118:	andvs	r6, r3, r4, lsl r0
   3011c:	strb	r6, [lr, pc]!
   30120:	mcrne	8, 3, r6, cr12, cr3, {0}
   30124:			; <UNDEFINED> instruction: 0xf10e4635
   30128:	movwcc	r0, #5889	; 0x1701
   3012c:	andvs	r6, r7, r3, lsl r0
   30130:	andvs	r4, ip, r8, lsr #12
   30134:			; <UNDEFINED> instruction: 0x87f0e8bd
   30138:	andeq	lr, r1, lr, lsl #19
   3013c:	ldrdeq	r0, [r0], -r8
   30140:			; <UNDEFINED> instruction: 0x461db5f8
   30144:	ldrmi	r4, [r6], -pc, lsl #12
   30148:	eorcs	r4, r8, #4, 12	; 0x400000
   3014c:			; <UNDEFINED> instruction: 0xf7d52100
   30150:			; <UNDEFINED> instruction: 0x4628eab4
   30154:	strvc	lr, [r3], -r4, asr #19
   30158:	stmdavc	r8!, {r0, r2, r3, r5, r7, r8, ip, sp, pc}
   3015c:	stmdbmi	lr, {r5, r7, r8, ip, sp, pc}
   30160:	strtmi	r2, [r8], -r4, lsl #4
   30164:			; <UNDEFINED> instruction: 0xf7d54479
   30168:	ldmdblt	r0!, {r1, r2, r4, r6, r8, sl, fp, sp, lr, pc}
   3016c:	bicmi	pc, lr, #64, 4
   30170:	vsubl.s8	q9, d0, d16
   30174:	strhtvs	r0, [r2], -r7
   30178:	strtmi	r6, [r8], -r3, ror #3
   3017c:	ldcl	7, cr15, [lr, #-852]!	; 0xfffffcac
   30180:			; <UNDEFINED> instruction: 0xb1206160
   30184:			; <UNDEFINED> instruction: 0xbdf86a60
   30188:	eorvs	r2, r3, r0, lsl r3
   3018c:			; <UNDEFINED> instruction: 0xf7d5bdf8
   30190:	addlt	lr, r0, #248, 18	; 0x3e0000
   30194:	lfmlt	f6, 2, [r8, #384]!	; 0x180
   30198:	andeq	sp, r0, r8, lsl r4
   3019c:			; <UNDEFINED> instruction: 0x4611b112
   301a0:	bllt	b6e0fc <npth_sleep@plt+0xb68414>
   301a4:	stclt	7, cr15, [lr, #-852]!	; 0xfffffcac
   301a8:	andcs	r4, r0, #19922944	; 0x1300000
   301ac:	svclt	0x0000e7c8
   301b0:			; <UNDEFINED> instruction: 0x460a4613
   301b4:	strb	r2, [r3, r0, lsl #2]
   301b8:	svcmi	0x00f0e92d
   301bc:	stc	6, cr4, [sp, #-92]!	; 0xffffffa4
   301c0:	bmi	fe692dd0 <npth_sleep@plt+0xfe68d0e8>
   301c4:	ldrbtmi	r4, [sl], #-2969	; 0xfffff467
   301c8:	ldrdge	pc, [r4], -r0	; <UNPREDICTABLE>
   301cc:	ldmpl	r3, {r0, r1, r2, r7, ip, sp, pc}^
   301d0:	movwls	r6, #22555	; 0x581b
   301d4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   301d8:	svceq	0x0000f1ba
   301dc:			; <UNDEFINED> instruction: 0x4604d111
   301e0:	stmiblt	pc!, {r0, r2, r3, r9, sl, lr}^	; <UNPREDICTABLE>
   301e4:	stmdbvs	r0, {r0, r3, r4, r6, r8, ip, sp, pc}
   301e8:			; <UNDEFINED> instruction: 0xf0002800
   301ec:			; <UNDEFINED> instruction: 0xf7d4810a
   301f0:	stmdacc	r0, {r3, r4, r6, r8, r9, sl, fp, sp, lr, pc}
   301f4:	andcs	fp, r1, r8, lsl pc
   301f8:			; <UNDEFINED> instruction: 0xf0402800
   301fc:			; <UNDEFINED> instruction: 0xf04f80d3
   30200:	bmi	fe2f2a08 <npth_sleep@plt+0xfe2ecd20>
   30204:	ldrbtmi	r4, [sl], #-2953	; 0xfffff477
   30208:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   3020c:	subsmi	r9, sl, r5, lsl #22
   30210:	rscshi	pc, lr, r0, asr #32
   30214:	andlt	r4, r7, r0, asr r6
   30218:	blhi	eb514 <npth_sleep@plt+0xe582c>
   3021c:	svchi	0x00f0e8bd
   30220:	ldrbeq	r6, [r8, r3, lsl #16]
   30224:	stmdbvs	r2!, {r0, r1, r3, r5, sl, ip, lr, pc}^
   30228:	stmmi	r2, {r1, r4, r5, r8, r9, ip, sp, pc}
   3022c:	andne	lr, r3, #212, 18	; 0x350000
   30230:			; <UNDEFINED> instruction: 0xf7ff4478
   30234:			; <UNDEFINED> instruction: 0x3001ffb3
   30238:	adcshi	pc, r4, r0
   3023c:	andne	lr, r3, #212, 18	; 0x350000
   30240:			; <UNDEFINED> instruction: 0xf7ff6960
   30244:	andcc	pc, r1, fp, lsr #31
   30248:	adchi	pc, ip, r0
   3024c:	ldmib	r4, {r1, r3, r4, r5, r6, fp, lr}^
   30250:	ldrbtmi	r1, [r8], #-515	; 0xfffffdfd
   30254:			; <UNDEFINED> instruction: 0xffa2f7ff
   30258:			; <UNDEFINED> instruction: 0xf0003001
   3025c:	stmdavs	r3!, {r0, r1, r5, r7, pc}
   30260:	strle	r0, [r9, #-1689]	; 0xfffff967
   30264:	ldmib	r4, {r0, r2, r4, r5, r6, fp, lr}^
   30268:	ldrbtmi	r1, [r8], #-515	; 0xfffffdfd
   3026c:			; <UNDEFINED> instruction: 0xff96f7ff
   30270:			; <UNDEFINED> instruction: 0xf0003001
   30274:	stmdavs	r3!, {r0, r1, r2, r4, r7, pc}
   30278:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
   3027c:	ldmib	r4, {r0, r1, r5, sp, lr}^
   30280:			; <UNDEFINED> instruction: 0xf1b99801
   30284:	vpmax.f32	d0, d0, d3
   30288:	blge	1105a4 <npth_sleep@plt+0x10a8bc>
   3028c:	tsteq	r8, r4, lsl #2	; <UNPREDICTABLE>
   30290:	ldrmi	r4, [r8], -sl, asr #12
   30294:	bcc	fe46babc <npth_sleep@plt+0xfe465dd4>
   30298:	cdp	3, 0, cr2, cr8, cr4, {0}
   3029c:			; <UNDEFINED> instruction: 0xf7d41a10
   302a0:	stmdavs	r3!, {r3, r4, r5, r6, r8, r9, sl, fp, sp, lr, pc}
   302a4:	svclt	0x0058069a
   302a8:			; <UNDEFINED> instruction: 0xf100197f
   302ac:	blmi	1950508 <npth_sleep@plt+0x194a820>
   302b0:	cdpmi	13, 6, cr3, cr4, cr1, {0}
   302b4:	ldrbtmi	r3, [fp], #-3841	; 0xfffff0ff
   302b8:	andge	pc, r4, sp, asr #17
   302bc:			; <UNDEFINED> instruction: 0x469b447e
   302c0:			; <UNDEFINED> instruction: 0xf815ab06
   302c4:	strbmi	r2, [fp], #-3841	; 0xfffff0ff
   302c8:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
   302cc:	svceq	0x0002f1b9
   302d0:	stccs	8, cr15, [ip], {3}
   302d4:			; <UNDEFINED> instruction: 0xf89ddd47
   302d8:			; <UNDEFINED> instruction: 0xf10dc00d
   302dc:			; <UNDEFINED> instruction: 0xf89d0a11
   302e0:			; <UNDEFINED> instruction: 0xf10d100c
   302e4:			; <UNDEFINED> instruction: 0xf89d0914
   302e8:	b	13f0328 <npth_sleep@plt+0x13ea640>
   302ec:	smlabbeq	sl, ip, r3, r0
   302f0:	teqeq	ip, #3	; <UNPREDICTABLE>
   302f4:	eorseq	pc, r0, #2
   302f8:	orrsne	lr, r0, #274432	; 0x43000
   302fc:	andsne	lr, ip, #270336	; 0x42000
   30300:	eorseq	pc, pc, r0
   30304:	orrseq	lr, r1, r6, lsl #22
   30308:	ldrtmi	r4, [r3], #-1074	; 0xfffffbce
   3030c:			; <UNDEFINED> instruction: 0x0c00eb06
   30310:	ldr	pc, [r0], #-2194	; 0xfffff76e
   30314:	ldreq	pc, [r0], #-2193	; 0xfffff76f
   30318:	ldrcs	pc, [r0], #-2195	; 0xfffff76d
   3031c:			; <UNDEFINED> instruction: 0xf89c6921
   30320:			; <UNDEFINED> instruction: 0xf88d3410
   30324:			; <UNDEFINED> instruction: 0xf88de011
   30328:			; <UNDEFINED> instruction: 0xf88d2012
   3032c:	movtlt	r3, #4115	; 0x1013
   30330:	svc	0x009af7d4
   30334:	ldrdle	r4, [r6], -r1
   30338:	bleq	ae3a8 <npth_sleep@plt+0xa86c0>
   3033c:			; <UNDEFINED> instruction: 0xf7d46921
   30340:	ldrbmi	lr, [r1, #3988]	; 0xf94
   30344:	stmdbvs	r0!, {r3, r4, r5, r6, r7, r8, ip, lr, pc}
   30348:	mrc	7, 4, APSR_nzcv, cr0, cr4, {6}
   3034c:			; <UNDEFINED> instruction: 0xf108bb50
   30350:			; <UNDEFINED> instruction: 0xf1b80801
   30354:	stcle	15, cr0, [r4, #-60]	; 0xffffffc4
   30358:	ldrbeq	r6, [fp], r3, lsr #16
   3035c:			; <UNDEFINED> instruction: 0xf04fd534
   30360:			; <UNDEFINED> instruction: 0xf04f0800
   30364:	adcmi	r0, pc, #0, 18
   30368:	mnf<illegal precision>p	f5, #2.0
   3036c:			; <UNDEFINED> instruction: 0x464a1a90
   30370:	beq	46bbd8 <npth_sleep@plt+0x465ef0>
   30374:	ldrdge	pc, [r4], -sp
   30378:	stc	7, cr15, [r0, #848]!	; 0x350
   3037c:	stmdals	r1, {r2, r6, r7, r8, fp, sp, lr, pc}
   30380:	stmiavs	r1!, {r0, r1, r2, r3, r4, r5, r8, r9, sl, sp, lr, pc}^
   30384:	bl	106e2e0 <npth_sleep@plt+0x10685f8>
   30388:	ldrdle	r4, [r6], -r1
   3038c:	bleq	ae3fc <npth_sleep@plt+0xa8714>
   30390:			; <UNDEFINED> instruction: 0xf7d568e1
   30394:	ldrbmi	lr, [r1, #2874]	; 0xb3a
   30398:	stmiavs	r0!, {r3, r4, r5, r6, r7, r8, ip, lr, pc}^
   3039c:	ldcl	7, cr15, [ip, #-848]	; 0xfffffcb0
   303a0:	sbcsle	r2, r4, r0, lsl #16
   303a4:	stmia	ip!, {r0, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   303a8:	blx	80a93c <npth_sleep@plt+0x804c54>
   303ac:			; <UNDEFINED> instruction: 0xf8c4fa80
   303b0:	blcs	58448 <npth_sleep@plt+0x52760>
   303b4:	svcge	0x0025f43f
   303b8:			; <UNDEFINED> instruction: 0xf7d44618
   303bc:	movwcs	lr, #3556	; 0xde4
   303c0:	ldrdge	pc, [r4], -r4	; <UNPREDICTABLE>
   303c4:	ldr	r6, [ip, -r3, ror #2]
   303c8:	ldrbmi	r6, [r8], -r2, lsr #18
   303cc:			; <UNDEFINED> instruction: 0xf7ff68e1
   303d0:	andcc	pc, r1, r5, ror #29
   303d4:	strb	sp, [r5, r3, asr #3]!
   303d8:	strtmi	r4, [pc], #-2075	; 303e0 <npth_sleep@plt+0x2a6f8>
   303dc:	strtmi	r6, [sl], -r1, ror #19
   303e0:			; <UNDEFINED> instruction: 0xf8124478
   303e4:			; <UNDEFINED> instruction: 0xf3c16b01
   303e8:	rsbsmi	r4, r3, r7, lsl #6
   303ec:	bl	40edc <npth_sleep@plt+0x3b1f4>
   303f0:	ldmdbvs	fp, {r0, r1, r7, r8, r9}
   303f4:	smlabbcs	r1, r3, sl, lr
   303f8:			; <UNDEFINED> instruction: 0xf021d1f3
   303fc:	mvnvs	r4, pc, ror r1
   30400:	stmiavs	r0!, {r0, r2, r4, r6, r8, r9, sl, sp, lr, pc}^
   30404:	ldcl	7, cr15, [r8], {212}	; 0xd4
   30408:	svclt	0x00183800
   3040c:	ldrbt	r2, [r3], r1
   30410:	ldcl	7, cr15, [ip, #848]!	; 0x350
   30414:	rsccs	r4, pc, #13312	; 0x3400
   30418:	stmdami	lr, {r0, r2, r3, r8, fp, lr}
   3041c:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   30420:			; <UNDEFINED> instruction: 0xf7d54478
   30424:	svclt	0x0000ec5c
   30428:	andeq	lr, r1, sl, asr #16
   3042c:	muleq	r0, ip, r5
   30430:	andeq	lr, r1, sl, lsl #16
   30434:	andeq	sp, r0, r4, asr r3
   30438:	andeq	sp, r0, lr, lsr r3
   3043c:	andeq	fp, r0, r6, lsl #27
   30440:	andeq	fp, r0, sl, lsr sp
   30444:	andeq	sp, r0, ip, lsl #6
   30448:	andeq	sp, r0, r8, ror #3
   3044c:	andeq	sp, r0, ip, lsr #3
   30450:	andeq	sp, r0, sl, ror r1
   30454:	muleq	r0, r0, r1
   30458:	blmi	fe942eec <npth_sleep@plt+0xfe93d204>
   3045c:	push	{r1, r3, r4, r5, r6, sl, lr}
   30460:	strdlt	r4, [r4], r0
   30464:	ldmpl	r3, {r0, r2, r6, r9, fp, sp, lr}^
   30468:	movwls	r6, #14363	; 0x381b
   3046c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   30470:	cmnle	fp, r0, lsl #26
   30474:	strmi	r6, [r4], -r7, lsl #16
   30478:	strble	r0, [sp, #-2046]!	; 0xfffff802
   3047c:			; <UNDEFINED> instruction: 0x8601e9d0
   30480:	svceq	0x0003f1b8
   30484:	msrhi	SP_svc, r0
   30488:	tsteq	r8, r0, lsl #2	; <UNPREDICTABLE>
   3048c:	strbmi	r2, [r2], -r4, lsl #6
   30490:	andeq	lr, r3, sp, lsl #22
   30494:	mrc	7, 3, APSR_nzcv, cr12, cr4, {6}
   30498:	svceq	0x0000f1b8
   3049c:			; <UNDEFINED> instruction: 0xf89dd073
   304a0:			; <UNDEFINED> instruction: 0xf1b83004
   304a4:	bmi	fe4b40b0 <npth_sleep@plt+0xfe4ae3c8>
   304a8:	bl	c1698 <npth_sleep@plt+0xbb9b0>
   304ac:	b	13f0b00 <npth_sleep@plt+0x13eae18>
   304b0:			; <UNDEFINED> instruction: 0xf0031303
   304b4:			; <UNDEFINED> instruction: 0xf8910330
   304b8:			; <UNDEFINED> instruction: 0xf0000410
   304bc:			; <UNDEFINED> instruction: 0xf89d808a
   304c0:	teqcs	sp, r5
   304c4:	andne	pc, fp, sp, lsl #17
   304c8:	b	10f07b4 <npth_sleep@plt+0x10eaacc>
   304cc:			; <UNDEFINED> instruction: 0xf0011317
   304d0:	ldrmi	r0, [r3], #-316	; 0xfffffec4
   304d4:			; <UNDEFINED> instruction: 0xf893440a
   304d8:			; <UNDEFINED> instruction: 0xf8921410
   304dc:			; <UNDEFINED> instruction: 0xf88d3410
   304e0:			; <UNDEFINED> instruction: 0xf88d1009
   304e4:	stmdbvs	r1!, {r1, r3, ip, sp}
   304e8:	streq	pc, [r9, -sp, lsl #2]
   304ec:	stmdaeq	ip, {r0, r2, r3, r8, ip, sp, lr, pc}
   304f0:	subsle	r2, r6, r0, lsl #18
   304f4:	mrc	7, 5, APSR_nzcv, cr8, cr4, {6}
   304f8:	andle	r4, r6, r7, asr #10
   304fc:	bleq	ae560 <npth_sleep@plt+0xa8878>
   30500:			; <UNDEFINED> instruction: 0xf7d46921
   30504:	strbmi	lr, [r7, #-3762]	; 0xfffff14e
   30508:	stmdbvs	r0!, {r3, r4, r5, r6, r7, r8, ip, lr, pc}
   3050c:	stc	7, cr15, [lr, #848]!	; 0x350
   30510:	cmple	r7, r0, lsl #16
   30514:	stmdavs	r7!, {r0, r9, sl, ip, sp}
   30518:	ldcle	14, cr2, [r4, #-60]!	; 0xffffffc4
   3051c:			; <UNDEFINED> instruction: 0xf14006f8
   30520:	ldrteq	r8, [sl], sl, asr #1
   30524:	stmdbvs	r3!, {r0, r1, r2, r3, r4, r6, sl, ip, lr, pc}^
   30528:	ldmdami	r2!, {r0, r1, r5, r6, r7, r8, ip, sp, pc}^
   3052c:	andne	lr, r3, #212, 18	; 0x350000
   30530:			; <UNDEFINED> instruction: 0xf7ff4478
   30534:	andcc	pc, r1, r3, lsr lr	; <UNPREDICTABLE>
   30538:	ldmib	r4, {r2, r6, ip, lr, pc}^
   3053c:	stmdbvs	r0!, {r0, r1, r9, ip}^
   30540:	mcr2	7, 1, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
   30544:	eorsle	r3, sp, r1
   30548:	ldmib	r4, {r0, r1, r3, r5, r6, fp, lr}^
   3054c:	ldrbtmi	r1, [r8], #-515	; 0xfffffdfd
   30550:	mcr2	7, 1, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
   30554:	eorsle	r3, r5, r1
   30558:	tstlt	r8, r0, ror #18
   3055c:	ldc	7, cr15, [r2, #-848]	; 0xfffffcb0
   30560:	cmnvs	r3, r0, lsl #6
   30564:	rsbvs	r2, r5, #0, 6
   30568:	movwcc	lr, #14788	; 0x39c4
   3056c:	blmi	1802f00 <npth_sleep@plt+0x17fd218>
   30570:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   30574:	blls	10a5e4 <npth_sleep@plt+0x1048fc>
   30578:			; <UNDEFINED> instruction: 0xf040405a
   3057c:	strtmi	r8, [r8], -r6, lsr #1
   30580:	pop	{r2, ip, sp, pc}
   30584:	fltcsdz	f0, r8
   30588:	ldrbteq	sp, [r9], fp, asr #1
   3058c:	ldmdami	ip, {r0, r3, r6, r7, sl, ip, lr, pc}^
   30590:	andne	lr, r3, #212, 18	; 0x350000
   30594:			; <UNDEFINED> instruction: 0xf7ff4478
   30598:	andcc	pc, r1, r1, lsl #28
   3059c:	stmdavs	r7!, {r1, r4, ip, lr, pc}
   305a0:	stmiavs	r1!, {r0, r1, r2, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}^
   305a4:	b	c6e500 <npth_sleep@plt+0xc68818>
   305a8:	andle	r4, r6, r7, asr #10
   305ac:	bleq	ae610 <npth_sleep@plt+0xa8928>
   305b0:			; <UNDEFINED> instruction: 0xf7d568e1
   305b4:	strbmi	lr, [r7, #-2602]	; 0xfffff5d6
   305b8:	stmiavs	r0!, {r3, r4, r5, r6, r7, r8, ip, lr, pc}^
   305bc:	mcrr	7, 13, pc, ip, cr4	; <UNPREDICTABLE>
   305c0:	adcle	r2, r7, r0, lsl #16
   305c4:	svc	0x00dcf7d4
   305c8:	stmdbvs	r0!, {r0, r2, r7, r9, ip, sp, pc}^
   305cc:	bicle	r2, r5, r0, lsl #16
   305d0:	ldrmi	lr, [r3], #-1992	; 0xfffff838
   305d4:	eorspl	pc, sp, #70254592	; 0x4300000
   305d8:	andcs	pc, sl, sp, lsr #17
   305dc:	ldrcc	pc, [r0], #-2195	; 0xfffff76d
   305e0:	andcc	pc, r9, sp, lsl #17
   305e4:	stmdami	r7, {r0, r1, r2, r3, r4, r5, r6, r8, r9, sl, sp, lr, pc}^
   305e8:	andne	lr, r3, #212, 18	; 0x350000
   305ec:			; <UNDEFINED> instruction: 0xf7ff4478
   305f0:	stmibvs	r0!, {r0, r2, r4, r6, r7, r8, sl, fp, ip, sp, lr, pc}^
   305f4:			; <UNDEFINED> instruction: 0xf3c04b44
   305f8:			; <UNDEFINED> instruction: 0xf88d2607
   305fc:	bleq	88618 <npth_sleep@plt+0x82930>
   30600:			; <UNDEFINED> instruction: 0xf001447b
   30604:	stmibeq	r2, {r4, r5, r8}
   30608:	tstne	r6, r1, asr #20
   3060c:	ldrmi	fp, [r9], #-710	; 0xfffffd3a
   30610:	eorseq	pc, ip, #2
   30614:	addsne	lr, r6, #270336	; 0x42000
   30618:	ldreq	pc, [pc, -r6]!
   3061c:	ldrne	pc, [r0], #-2193	; 0xfffff76f
   30620:	ldrmi	r4, [pc], #-1050	; 30628 <npth_sleep@plt+0x2a940>
   30624:	andmi	pc, r7, r0, asr #7
   30628:	ldrgt	pc, [r0], #-2194	; 0xfffff76e
   3062c:	andne	pc, r9, sp, lsl #17
   30630:	orrseq	lr, r0, #3072	; 0xc00
   30634:	ldrcs	pc, [r0], #-2199	; 0xfffff769
   30638:	stmdbvs	r1!, {r0, r1, r8, r9, sl, fp, sp, pc}
   3063c:	andeq	pc, r4, sp, lsl #17
   30640:	andvs	pc, r6, sp, lsl #17
   30644:	streq	pc, [r9], -sp, lsl #2
   30648:	ldreq	pc, [r0], #-2195	; 0xfffff76d
   3064c:	andgt	pc, sl, sp, lsl #17
   30650:	andcs	pc, fp, sp, lsl #17
   30654:			; <UNDEFINED> instruction: 0xf7d4b1e9
   30658:	adcsmi	lr, r7, #8, 28	; 0x80
   3065c:			; <UNDEFINED> instruction: 0xf816d006
   30660:	stmdbvs	r1!, {r0, r8, r9, fp}
   30664:	mcr	7, 0, pc, cr0, cr4, {6}	; <UNPREDICTABLE>
   30668:	ldrhle	r4, [r8, #39]!	; 0x27
   3066c:			; <UNDEFINED> instruction: 0xf7d46920
   30670:	stmdacs	r0, {r1, r2, r3, r4, r5, r6, r7, sl, fp, sp, lr, pc}
   30674:	stmdavs	r3!, {r1, r2, r5, r7, r8, ip, lr, pc}
   30678:			; <UNDEFINED> instruction: 0xf53f06db
   3067c:	stmdami	r3!, {r2, r4, r6, r8, r9, sl, fp, sp, pc}
   30680:	andne	lr, r3, #212, 18	; 0x350000
   30684:			; <UNDEFINED> instruction: 0xf7ff4478
   30688:	andcc	pc, r1, r9, lsl #27
   3068c:	svcge	0x004bf47f
   30690:	stmiavs	r1!, {r3, r4, r7, r8, r9, sl, sp, lr, pc}^
   30694:	ldmib	r8!, {r0, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   30698:			; <UNDEFINED> instruction: 0xd00642b7
   3069c:	bleq	ae6fc <npth_sleep@plt+0xa8a14>
   306a0:			; <UNDEFINED> instruction: 0xf7d568e1
   306a4:	adcsmi	lr, r7, #2916352	; 0x2c8000
   306a8:	stmiavs	r0!, {r3, r4, r5, r6, r7, r8, ip, lr, pc}^
   306ac:	bl	ff56e604 <npth_sleep@plt+0xff56891c>
   306b0:	rscle	r2, r0, r0, lsl #16
   306b4:	ldmdami	r6, {r1, r2, r7, r8, r9, sl, sp, lr, pc}
   306b8:	andne	lr, r3, #212, 18	; 0x350000
   306bc:			; <UNDEFINED> instruction: 0xf7ff4478
   306c0:	andcc	pc, r1, sp, ror #26
   306c4:	svcge	0x006bf47f
   306c8:			; <UNDEFINED> instruction: 0xf7d4e77c
   306cc:	blmi	4ab954 <npth_sleep@plt+0x4a5c6c>
   306d0:	subne	pc, r1, #64, 4
   306d4:	ldmdami	r1, {r4, r8, fp, lr}
   306d8:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   306dc:	orrvs	pc, sl, #12582912	; 0xc00000
   306e0:			; <UNDEFINED> instruction: 0xf7d54478
   306e4:	svclt	0x0000eafc
   306e8:			; <UNDEFINED> instruction: 0x0001e5b4
   306ec:	muleq	r0, ip, r5
   306f0:	andeq	sp, r0, r0, lsr #2
   306f4:	andeq	sp, r0, ip, lsl #1
   306f8:	andeq	sp, r0, r2, asr #32
   306fc:	andeq	lr, r1, r0, lsr #9
   30700:	andeq	fp, r0, ip, asr sl
   30704:	andeq	ip, r0, ip, asr #31
   30708:	andeq	ip, r0, r8, asr #31
   3070c:	andeq	fp, r0, ip, ror #18
   30710:	andeq	fp, r0, r4, lsr r9
   30714:	strdeq	ip, [r0], -r0
   30718:			; <UNDEFINED> instruction: 0x0000cebe
   3071c:	ldrdeq	ip, [r0], -r0
   30720:	tstcs	r0, r0, lsl r5
   30724:			; <UNDEFINED> instruction: 0xf7d52005
   30728:	lsrlt	lr, ip	; <illegal shifter operand>
   3072c:	strmi	r7, [r4], -r3, lsl #16
   30730:	tstle	r5, r3, asr #22
   30734:	ldmdblt	fp, {r0, r1, r6, fp, ip, sp, lr}
   30738:	ldrbtmi	r4, [ip], #-3081	; 0xfffff3f7
   3073c:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
   30740:	strtmi	r4, [r0], -r8, lsl #18
   30744:			; <UNDEFINED> instruction: 0xf7d44479
   30748:	stmdacs	r0, {r2, r3, r6, r7, r9, fp, sp, lr, pc}
   3074c:	stfmid	f5, [r6], {246}	; 0xf6
   30750:			; <UNDEFINED> instruction: 0x4620447c
   30754:	stcmi	13, cr11, [r5], {16}
   30758:			; <UNDEFINED> instruction: 0x4620447c
   3075c:	svclt	0x0000bd10
   30760:	ldrdeq	r6, [r0], -lr
   30764:	andeq	sp, r0, r4, ror #5
   30768:	andeq	r6, r0, r8, asr #3
   3076c:	andeq	r6, r0, r0, asr #3
   30770:	svclt	0x00081e4a
   30774:			; <UNDEFINED> instruction: 0xf0c04770
   30778:	addmi	r8, r8, #36, 2
   3077c:	tsthi	r6, r0, asr #4	; <UNPREDICTABLE>
   30780:			; <UNDEFINED> instruction: 0xf0004211
   30784:	blx	fec50be8 <npth_sleep@plt+0xfec4af00>
   30788:	blx	fecad590 <npth_sleep@plt+0xfeca78a8>
   3078c:	bl	fe8ed198 <npth_sleep@plt+0xfe8e74b0>
   30790:			; <UNDEFINED> instruction: 0xf1c30303
   30794:	andge	r0, r4, #2080374784	; 0x7c000000
   30798:	movwne	lr, #15106	; 0x3b02
   3079c:	andeq	pc, r0, #79	; 0x4f
   307a0:	svclt	0x0000469f
   307a4:	andhi	pc, r0, pc, lsr #7
   307a8:	svcvc	0x00c1ebb0
   307ac:	bl	10e03b4 <npth_sleep@plt+0x10da6cc>
   307b0:	svclt	0x00280202
   307b4:	sbcvc	lr, r1, r0, lsr #23
   307b8:	svcvc	0x0081ebb0
   307bc:	bl	10e03c4 <npth_sleep@plt+0x10da6dc>
   307c0:	svclt	0x00280202
   307c4:	addvc	lr, r1, r0, lsr #23
   307c8:	svcvc	0x0041ebb0
   307cc:	bl	10e03d4 <npth_sleep@plt+0x10da6ec>
   307d0:	svclt	0x00280202
   307d4:	subvc	lr, r1, r0, lsr #23
   307d8:	svcvc	0x0001ebb0
   307dc:	bl	10e03e4 <npth_sleep@plt+0x10da6fc>
   307e0:	svclt	0x00280202
   307e4:	andvc	lr, r1, r0, lsr #23
   307e8:	svcvs	0x00c1ebb0
   307ec:	bl	10e03f4 <npth_sleep@plt+0x10da70c>
   307f0:	svclt	0x00280202
   307f4:	sbcvs	lr, r1, r0, lsr #23
   307f8:	svcvs	0x0081ebb0
   307fc:	bl	10e0404 <npth_sleep@plt+0x10da71c>
   30800:	svclt	0x00280202
   30804:	addvs	lr, r1, r0, lsr #23
   30808:	svcvs	0x0041ebb0
   3080c:	bl	10e0414 <npth_sleep@plt+0x10da72c>
   30810:	svclt	0x00280202
   30814:	subvs	lr, r1, r0, lsr #23
   30818:	svcvs	0x0001ebb0
   3081c:	bl	10e0424 <npth_sleep@plt+0x10da73c>
   30820:	svclt	0x00280202
   30824:	andvs	lr, r1, r0, lsr #23
   30828:	svcpl	0x00c1ebb0
   3082c:	bl	10e0434 <npth_sleep@plt+0x10da74c>
   30830:	svclt	0x00280202
   30834:	sbcpl	lr, r1, r0, lsr #23
   30838:	svcpl	0x0081ebb0
   3083c:	bl	10e0444 <npth_sleep@plt+0x10da75c>
   30840:	svclt	0x00280202
   30844:	addpl	lr, r1, r0, lsr #23
   30848:	svcpl	0x0041ebb0
   3084c:	bl	10e0454 <npth_sleep@plt+0x10da76c>
   30850:	svclt	0x00280202
   30854:	subpl	lr, r1, r0, lsr #23
   30858:	svcpl	0x0001ebb0
   3085c:	bl	10e0464 <npth_sleep@plt+0x10da77c>
   30860:	svclt	0x00280202
   30864:	andpl	lr, r1, r0, lsr #23
   30868:	svcmi	0x00c1ebb0
   3086c:	bl	10e0474 <npth_sleep@plt+0x10da78c>
   30870:	svclt	0x00280202
   30874:	sbcmi	lr, r1, r0, lsr #23
   30878:	svcmi	0x0081ebb0
   3087c:	bl	10e0484 <npth_sleep@plt+0x10da79c>
   30880:	svclt	0x00280202
   30884:	addmi	lr, r1, r0, lsr #23
   30888:	svcmi	0x0041ebb0
   3088c:	bl	10e0494 <npth_sleep@plt+0x10da7ac>
   30890:	svclt	0x00280202
   30894:	submi	lr, r1, r0, lsr #23
   30898:	svcmi	0x0001ebb0
   3089c:	bl	10e04a4 <npth_sleep@plt+0x10da7bc>
   308a0:	svclt	0x00280202
   308a4:	andmi	lr, r1, r0, lsr #23
   308a8:	svccc	0x00c1ebb0
   308ac:	bl	10e04b4 <npth_sleep@plt+0x10da7cc>
   308b0:	svclt	0x00280202
   308b4:	sbccc	lr, r1, r0, lsr #23
   308b8:	svccc	0x0081ebb0
   308bc:	bl	10e04c4 <npth_sleep@plt+0x10da7dc>
   308c0:	svclt	0x00280202
   308c4:	addcc	lr, r1, r0, lsr #23
   308c8:	svccc	0x0041ebb0
   308cc:	bl	10e04d4 <npth_sleep@plt+0x10da7ec>
   308d0:	svclt	0x00280202
   308d4:	subcc	lr, r1, r0, lsr #23
   308d8:	svccc	0x0001ebb0
   308dc:	bl	10e04e4 <npth_sleep@plt+0x10da7fc>
   308e0:	svclt	0x00280202
   308e4:	andcc	lr, r1, r0, lsr #23
   308e8:	svccs	0x00c1ebb0
   308ec:	bl	10e04f4 <npth_sleep@plt+0x10da80c>
   308f0:	svclt	0x00280202
   308f4:	sbccs	lr, r1, r0, lsr #23
   308f8:	svccs	0x0081ebb0
   308fc:	bl	10e0504 <npth_sleep@plt+0x10da81c>
   30900:	svclt	0x00280202
   30904:	addcs	lr, r1, r0, lsr #23
   30908:	svccs	0x0041ebb0
   3090c:	bl	10e0514 <npth_sleep@plt+0x10da82c>
   30910:	svclt	0x00280202
   30914:	subcs	lr, r1, r0, lsr #23
   30918:	svccs	0x0001ebb0
   3091c:	bl	10e0524 <npth_sleep@plt+0x10da83c>
   30920:	svclt	0x00280202
   30924:	andcs	lr, r1, r0, lsr #23
   30928:	svcne	0x00c1ebb0
   3092c:	bl	10e0534 <npth_sleep@plt+0x10da84c>
   30930:	svclt	0x00280202
   30934:	sbcne	lr, r1, r0, lsr #23
   30938:	svcne	0x0081ebb0
   3093c:	bl	10e0544 <npth_sleep@plt+0x10da85c>
   30940:	svclt	0x00280202
   30944:	addne	lr, r1, r0, lsr #23
   30948:	svcne	0x0041ebb0
   3094c:	bl	10e0554 <npth_sleep@plt+0x10da86c>
   30950:	svclt	0x00280202
   30954:	subne	lr, r1, r0, lsr #23
   30958:	svcne	0x0001ebb0
   3095c:	bl	10e0564 <npth_sleep@plt+0x10da87c>
   30960:	svclt	0x00280202
   30964:	andne	lr, r1, r0, lsr #23
   30968:	svceq	0x00c1ebb0
   3096c:	bl	10e0574 <npth_sleep@plt+0x10da88c>
   30970:	svclt	0x00280202
   30974:	sbceq	lr, r1, r0, lsr #23
   30978:	svceq	0x0081ebb0
   3097c:	bl	10e0584 <npth_sleep@plt+0x10da89c>
   30980:	svclt	0x00280202
   30984:	addeq	lr, r1, r0, lsr #23
   30988:	svceq	0x0041ebb0
   3098c:	bl	10e0594 <npth_sleep@plt+0x10da8ac>
   30990:	svclt	0x00280202
   30994:	subeq	lr, r1, r0, lsr #23
   30998:	svceq	0x0001ebb0
   3099c:	bl	10e05a4 <npth_sleep@plt+0x10da8bc>
   309a0:	svclt	0x00280202
   309a4:	andeq	lr, r1, r0, lsr #23
   309a8:			; <UNDEFINED> instruction: 0x47704610
   309ac:	andcs	fp, r1, ip, lsl #30
   309b0:	ldrbmi	r2, [r0, -r0]!
   309b4:			; <UNDEFINED> instruction: 0xf281fab1
   309b8:	andseq	pc, pc, #-2147483600	; 0x80000030
   309bc:			; <UNDEFINED> instruction: 0xf002fa20
   309c0:	tstlt	r8, r0, ror r7
   309c4:	rscscc	pc, pc, pc, asr #32
   309c8:	stmiblt	lr, {ip, sp, lr, pc}^
   309cc:	rscsle	r2, r8, r0, lsl #18
   309d0:	andmi	lr, r3, sp, lsr #18
   309d4:	mcr2	7, 6, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
   309d8:			; <UNDEFINED> instruction: 0x4006e8bd
   309dc:	vqrdmulh.s<illegal width 8>	d15, d0, d2
   309e0:	smlatbeq	r3, r1, fp, lr
   309e4:	svclt	0x00004770
   309e8:			; <UNDEFINED> instruction: 0xf0002900
   309ec:	b	fe050eec <npth_sleep@plt+0xfe04b204>
   309f0:	svclt	0x00480c01
   309f4:	cdpne	2, 4, cr4, cr10, cr9, {2}
   309f8:	tsthi	pc, r0	; <UNPREDICTABLE>
   309fc:	svclt	0x00480003
   30a00:	addmi	r4, fp, #805306372	; 0x30000004
   30a04:	tsthi	lr, r0, asr #4	; <UNPREDICTABLE>
   30a08:			; <UNDEFINED> instruction: 0xf0004211
   30a0c:	blx	fed10ea0 <npth_sleep@plt+0xfed0b1b8>
   30a10:	blx	fecad424 <npth_sleep@plt+0xfeca773c>
   30a14:	bl	fe86cc20 <npth_sleep@plt+0xfe866f38>
   30a18:			; <UNDEFINED> instruction: 0xf1c20202
   30a1c:	andge	r0, r4, pc, lsl r2
   30a20:	andne	lr, r2, #0, 22
   30a24:	andeq	pc, r0, pc, asr #32
   30a28:	svclt	0x00004697
   30a2c:	andhi	pc, r0, pc, lsr #7
   30a30:	svcvc	0x00c1ebb3
   30a34:	bl	106063c <npth_sleep@plt+0x105a954>
   30a38:	svclt	0x00280000
   30a3c:	bicvc	lr, r1, #166912	; 0x28c00
   30a40:	svcvc	0x0081ebb3
   30a44:	bl	106064c <npth_sleep@plt+0x105a964>
   30a48:	svclt	0x00280000
   30a4c:	orrvc	lr, r1, #166912	; 0x28c00
   30a50:	svcvc	0x0041ebb3
   30a54:	bl	106065c <npth_sleep@plt+0x105a974>
   30a58:	svclt	0x00280000
   30a5c:	movtvc	lr, #7075	; 0x1ba3
   30a60:	svcvc	0x0001ebb3
   30a64:	bl	106066c <npth_sleep@plt+0x105a984>
   30a68:	svclt	0x00280000
   30a6c:	movwvc	lr, #7075	; 0x1ba3
   30a70:	svcvs	0x00c1ebb3
   30a74:	bl	106067c <npth_sleep@plt+0x105a994>
   30a78:	svclt	0x00280000
   30a7c:	bicvs	lr, r1, #166912	; 0x28c00
   30a80:	svcvs	0x0081ebb3
   30a84:	bl	106068c <npth_sleep@plt+0x105a9a4>
   30a88:	svclt	0x00280000
   30a8c:	orrvs	lr, r1, #166912	; 0x28c00
   30a90:	svcvs	0x0041ebb3
   30a94:	bl	106069c <npth_sleep@plt+0x105a9b4>
   30a98:	svclt	0x00280000
   30a9c:	movtvs	lr, #7075	; 0x1ba3
   30aa0:	svcvs	0x0001ebb3
   30aa4:	bl	10606ac <npth_sleep@plt+0x105a9c4>
   30aa8:	svclt	0x00280000
   30aac:	movwvs	lr, #7075	; 0x1ba3
   30ab0:	svcpl	0x00c1ebb3
   30ab4:	bl	10606bc <npth_sleep@plt+0x105a9d4>
   30ab8:	svclt	0x00280000
   30abc:	bicpl	lr, r1, #166912	; 0x28c00
   30ac0:	svcpl	0x0081ebb3
   30ac4:	bl	10606cc <npth_sleep@plt+0x105a9e4>
   30ac8:	svclt	0x00280000
   30acc:	orrpl	lr, r1, #166912	; 0x28c00
   30ad0:	svcpl	0x0041ebb3
   30ad4:	bl	10606dc <npth_sleep@plt+0x105a9f4>
   30ad8:	svclt	0x00280000
   30adc:	movtpl	lr, #7075	; 0x1ba3
   30ae0:	svcpl	0x0001ebb3
   30ae4:	bl	10606ec <npth_sleep@plt+0x105aa04>
   30ae8:	svclt	0x00280000
   30aec:	movwpl	lr, #7075	; 0x1ba3
   30af0:	svcmi	0x00c1ebb3
   30af4:	bl	10606fc <npth_sleep@plt+0x105aa14>
   30af8:	svclt	0x00280000
   30afc:	bicmi	lr, r1, #166912	; 0x28c00
   30b00:	svcmi	0x0081ebb3
   30b04:	bl	106070c <npth_sleep@plt+0x105aa24>
   30b08:	svclt	0x00280000
   30b0c:	orrmi	lr, r1, #166912	; 0x28c00
   30b10:	svcmi	0x0041ebb3
   30b14:	bl	106071c <npth_sleep@plt+0x105aa34>
   30b18:	svclt	0x00280000
   30b1c:	movtmi	lr, #7075	; 0x1ba3
   30b20:	svcmi	0x0001ebb3
   30b24:	bl	106072c <npth_sleep@plt+0x105aa44>
   30b28:	svclt	0x00280000
   30b2c:	movwmi	lr, #7075	; 0x1ba3
   30b30:	svccc	0x00c1ebb3
   30b34:	bl	106073c <npth_sleep@plt+0x105aa54>
   30b38:	svclt	0x00280000
   30b3c:	biccc	lr, r1, #166912	; 0x28c00
   30b40:	svccc	0x0081ebb3
   30b44:	bl	106074c <npth_sleep@plt+0x105aa64>
   30b48:	svclt	0x00280000
   30b4c:	orrcc	lr, r1, #166912	; 0x28c00
   30b50:	svccc	0x0041ebb3
   30b54:	bl	106075c <npth_sleep@plt+0x105aa74>
   30b58:	svclt	0x00280000
   30b5c:	movtcc	lr, #7075	; 0x1ba3
   30b60:	svccc	0x0001ebb3
   30b64:	bl	106076c <npth_sleep@plt+0x105aa84>
   30b68:	svclt	0x00280000
   30b6c:	movwcc	lr, #7075	; 0x1ba3
   30b70:	svccs	0x00c1ebb3
   30b74:	bl	106077c <npth_sleep@plt+0x105aa94>
   30b78:	svclt	0x00280000
   30b7c:	biccs	lr, r1, #166912	; 0x28c00
   30b80:	svccs	0x0081ebb3
   30b84:	bl	106078c <npth_sleep@plt+0x105aaa4>
   30b88:	svclt	0x00280000
   30b8c:	orrcs	lr, r1, #166912	; 0x28c00
   30b90:	svccs	0x0041ebb3
   30b94:	bl	106079c <npth_sleep@plt+0x105aab4>
   30b98:	svclt	0x00280000
   30b9c:	movtcs	lr, #7075	; 0x1ba3
   30ba0:	svccs	0x0001ebb3
   30ba4:	bl	10607ac <npth_sleep@plt+0x105aac4>
   30ba8:	svclt	0x00280000
   30bac:	movwcs	lr, #7075	; 0x1ba3
   30bb0:	svcne	0x00c1ebb3
   30bb4:	bl	10607bc <npth_sleep@plt+0x105aad4>
   30bb8:	svclt	0x00280000
   30bbc:	bicne	lr, r1, #166912	; 0x28c00
   30bc0:	svcne	0x0081ebb3
   30bc4:	bl	10607cc <npth_sleep@plt+0x105aae4>
   30bc8:	svclt	0x00280000
   30bcc:	orrne	lr, r1, #166912	; 0x28c00
   30bd0:	svcne	0x0041ebb3
   30bd4:	bl	10607dc <npth_sleep@plt+0x105aaf4>
   30bd8:	svclt	0x00280000
   30bdc:	movtne	lr, #7075	; 0x1ba3
   30be0:	svcne	0x0001ebb3
   30be4:	bl	10607ec <npth_sleep@plt+0x105ab04>
   30be8:	svclt	0x00280000
   30bec:	movwne	lr, #7075	; 0x1ba3
   30bf0:	svceq	0x00c1ebb3
   30bf4:	bl	10607fc <npth_sleep@plt+0x105ab14>
   30bf8:	svclt	0x00280000
   30bfc:	biceq	lr, r1, #166912	; 0x28c00
   30c00:	svceq	0x0081ebb3
   30c04:	bl	106080c <npth_sleep@plt+0x105ab24>
   30c08:	svclt	0x00280000
   30c0c:	orreq	lr, r1, #166912	; 0x28c00
   30c10:	svceq	0x0041ebb3
   30c14:	bl	106081c <npth_sleep@plt+0x105ab34>
   30c18:	svclt	0x00280000
   30c1c:	movteq	lr, #7075	; 0x1ba3
   30c20:	svceq	0x0001ebb3
   30c24:	bl	106082c <npth_sleep@plt+0x105ab44>
   30c28:	svclt	0x00280000
   30c2c:	movweq	lr, #7075	; 0x1ba3
   30c30:	svceq	0x0000f1bc
   30c34:	submi	fp, r0, #72, 30	; 0x120
   30c38:	b	fe742a00 <npth_sleep@plt+0xfe73cd18>
   30c3c:	svclt	0x00480f00
   30c40:	ldrbmi	r4, [r0, -r0, asr #4]!
   30c44:	andcs	fp, r0, r8, lsr pc
   30c48:	b	1420860 <npth_sleep@plt+0x141ab78>
   30c4c:			; <UNDEFINED> instruction: 0xf04070ec
   30c50:	ldrbmi	r0, [r0, -r1]!
   30c54:			; <UNDEFINED> instruction: 0xf281fab1
   30c58:	andseq	pc, pc, #-2147483600	; 0x80000030
   30c5c:	svceq	0x0000f1bc
   30c60:			; <UNDEFINED> instruction: 0xf002fa23
   30c64:	submi	fp, r0, #72, 30	; 0x120
   30c68:	stmdacs	r0, {r4, r5, r6, r8, r9, sl, lr}
   30c6c:			; <UNDEFINED> instruction: 0xf06fbfc8
   30c70:	svclt	0x00b84000
   30c74:	andmi	pc, r0, pc, asr #32
   30c78:	ldmdalt	r6!, {ip, sp, lr, pc}^
   30c7c:	rscsle	r2, r4, r0, lsl #18
   30c80:	andmi	lr, r3, sp, lsr #18
   30c84:	mrc2	7, 5, pc, cr3, cr15, {7}
   30c88:			; <UNDEFINED> instruction: 0x4006e8bd
   30c8c:	vqrdmulh.s<illegal width 8>	d15, d0, d2
   30c90:	smlatbeq	r3, r1, fp, lr
   30c94:	svclt	0x00004770
   30c98:	ldmdblt	r2!, {r0, r1, r3, r4, r5, r6, r8, fp, ip, sp, pc}^
   30c9c:	svclt	0x00be2900
   30ca0:			; <UNDEFINED> instruction: 0xf04f2000
   30ca4:	and	r4, r6, r0, lsl #2
   30ca8:	stmdacs	r0, {r3, r8, r9, sl, fp, ip, sp, pc}
   30cac:			; <UNDEFINED> instruction: 0xf06fbf1c
   30cb0:			; <UNDEFINED> instruction: 0xf04f4100
   30cb4:			; <UNDEFINED> instruction: 0xf00030ff
   30cb8:			; <UNDEFINED> instruction: 0xf1adb857
   30cbc:	stmdb	sp!, {r3, sl, fp}^
   30cc0:	stmdbcs	r0, {r2, r9, sl, fp, lr, pc}
   30cc4:	blcs	678f0 <npth_sleep@plt+0x61c08>
   30cc8:			; <UNDEFINED> instruction: 0xf000db1a
   30ccc:			; <UNDEFINED> instruction: 0xf8ddf853
   30cd0:	ldmib	sp, {r2, sp, lr, pc}^
   30cd4:	andlt	r2, r4, r2, lsl #6
   30cd8:	submi	r4, r0, #112, 14	; 0x1c00000
   30cdc:	cmpeq	r1, r1, ror #22
   30ce0:	blle	6fb8e8 <npth_sleep@plt+0x6f5c00>
   30ce4:			; <UNDEFINED> instruction: 0xf846f000
   30ce8:	ldrd	pc, [r4], -sp
   30cec:	movwcs	lr, #10717	; 0x29dd
   30cf0:	submi	fp, r0, #4
   30cf4:	cmpeq	r1, r1, ror #22
   30cf8:	bl	1901648 <npth_sleep@plt+0x18fb960>
   30cfc:	ldrbmi	r0, [r0, -r3, asr #6]!
   30d00:	bl	1901650 <npth_sleep@plt+0x18fb968>
   30d04:			; <UNDEFINED> instruction: 0xf0000343
   30d08:			; <UNDEFINED> instruction: 0xf8ddf835
   30d0c:	ldmib	sp, {r2, sp, lr, pc}^
   30d10:	andlt	r2, r4, r2, lsl #6
   30d14:	bl	188161c <npth_sleep@plt+0x187b934>
   30d18:	ldrbmi	r0, [r0, -r1, asr #2]!
   30d1c:	bl	190166c <npth_sleep@plt+0x18fb984>
   30d20:			; <UNDEFINED> instruction: 0xf0000343
   30d24:			; <UNDEFINED> instruction: 0xf8ddf827
   30d28:	ldmib	sp, {r2, sp, lr, pc}^
   30d2c:	andlt	r2, r4, r2, lsl #6
   30d30:	bl	1901680 <npth_sleep@plt+0x18fb998>
   30d34:	ldrbmi	r0, [r0, -r3, asr #6]!
   30d38:	stmdblt	sl, {r0, r1, r4, r6, r8, fp, ip, sp, pc}^
   30d3c:	svclt	0x00082900
   30d40:	svclt	0x001c2800
   30d44:	mvnscc	pc, pc, asr #32
   30d48:	rscscc	pc, pc, pc, asr #32
   30d4c:	stmdalt	ip, {ip, sp, lr, pc}
   30d50:	stfeqd	f7, [r8], {173}	; 0xad
   30d54:	vmlsgt.f16	s28, s8, s27	; <UNPREDICTABLE>
   30d58:			; <UNDEFINED> instruction: 0xf80cf000
   30d5c:	ldrd	pc, [r4], -sp
   30d60:	movwcs	lr, #10717	; 0x29dd
   30d64:	ldrbmi	fp, [r0, -r4]!
   30d68:			; <UNDEFINED> instruction: 0xf04fb502
   30d6c:			; <UNDEFINED> instruction: 0xf7d30008
   30d70:	stclt	15, cr14, [r2, #-312]	; 0xfffffec8
   30d74:	svclt	0x00084299
   30d78:	push	{r4, r7, r9, lr}
   30d7c:			; <UNDEFINED> instruction: 0x46044ff0
   30d80:	andcs	fp, r0, r8, lsr pc
   30d84:			; <UNDEFINED> instruction: 0xf8dd460d
   30d88:	svclt	0x0038c024
   30d8c:	cmnle	fp, #1048576	; 0x100000
   30d90:			; <UNDEFINED> instruction: 0x46994690
   30d94:			; <UNDEFINED> instruction: 0xf283fab3
   30d98:	rsbsle	r2, r0, r0, lsl #22
   30d9c:			; <UNDEFINED> instruction: 0xf385fab5
   30da0:	rsble	r2, r8, r0, lsl #26
   30da4:			; <UNDEFINED> instruction: 0xf1a21ad2
   30da8:	blx	274630 <npth_sleep@plt+0x26e948>
   30dac:	blx	26f9bc <npth_sleep@plt+0x269cd4>
   30db0:			; <UNDEFINED> instruction: 0xf1c2f30e
   30db4:	b	12f2a3c <npth_sleep@plt+0x12ecd54>
   30db8:	blx	a339cc <npth_sleep@plt+0xa2dce4>
   30dbc:	b	132d9e0 <npth_sleep@plt+0x1327cf8>
   30dc0:	blx	2339d4 <npth_sleep@plt+0x22dcec>
   30dc4:	ldrbmi	pc, [sp, #-2562]	; 0xfffff5fe	; <UNPREDICTABLE>
   30dc8:	ldrbmi	fp, [r4, #-3848]	; 0xfffff0f8
   30dcc:	andcs	fp, r0, ip, lsr pc
   30dd0:	movwle	r4, #42497	; 0xa601
   30dd4:	bl	fed38de0 <npth_sleep@plt+0xfed330f8>
   30dd8:	blx	31e08 <npth_sleep@plt+0x2c120>
   30ddc:	blx	86d21c <npth_sleep@plt+0x867534>
   30de0:	bl	19ada04 <npth_sleep@plt+0x19a7d1c>
   30de4:	tstmi	r9, #46137344	; 0x2c00000
   30de8:	bcs	41030 <npth_sleep@plt+0x3b348>
   30dec:	b	1424ee4 <npth_sleep@plt+0x141f1fc>
   30df0:	b	13f2f60 <npth_sleep@plt+0x13ed278>
   30df4:	b	1233368 <npth_sleep@plt+0x122d680>
   30df8:	ldrmi	r7, [r6], -fp, asr #17
   30dfc:	bl	fed68e30 <npth_sleep@plt+0xfed63148>
   30e00:	bl	1971a28 <npth_sleep@plt+0x196bd40>
   30e04:	ldmne	fp, {r0, r3, r9, fp}^
   30e08:	beq	2ebb38 <npth_sleep@plt+0x2e5e50>
   30e0c:			; <UNDEFINED> instruction: 0xf14a1c5c
   30e10:	cfsh32cc	mvfx0, mvfx1, #0
   30e14:	strbmi	sp, [sp, #-7]
   30e18:	strbmi	fp, [r4, #-3848]	; 0xfffff0f8
   30e1c:	stmdbne	r4!, {r0, r1, r2, r3, r5, r6, r7, r9, ip, lr, pc}
   30e20:	adfccsz	f4, f1, #5.0
   30e24:	blx	1a5608 <npth_sleep@plt+0x19f920>
   30e28:	blx	96ea4c <npth_sleep@plt+0x968d64>
   30e2c:	teqmi	fp, #134217728	; 0x8000000	; <UNPREDICTABLE>
   30e30:	vseleq.f32	s30, s28, s11
   30e34:	blx	97723c <npth_sleep@plt+0x971554>
   30e38:	b	112ee48 <npth_sleep@plt+0x1129160>
   30e3c:			; <UNDEFINED> instruction: 0xf1a2040e
   30e40:			; <UNDEFINED> instruction: 0xf1c20720
   30e44:	blx	2326cc <npth_sleep@plt+0x22c9e4>
   30e48:	blx	16da58 <npth_sleep@plt+0x167d70>
   30e4c:	blx	16ea70 <npth_sleep@plt+0x168d88>
   30e50:	b	112d660 <npth_sleep@plt+0x1127978>
   30e54:	blx	931a78 <npth_sleep@plt+0x92bd90>
   30e58:	bl	11ae678 <npth_sleep@plt+0x11a8990>
   30e5c:	teqmi	r3, #1073741824	; 0x40000000
   30e60:	strbmi	r1, [r5], -r0, lsl #21
   30e64:	tsteq	r3, r1, ror #22
   30e68:	svceq	0x0000f1bc
   30e6c:	stmib	ip, {r0, ip, lr, pc}^
   30e70:	pop	{r8, sl, lr}
   30e74:	blx	fed54e3c <npth_sleep@plt+0xfed4f154>
   30e78:	msrcc	CPSR_, #132, 6	; 0x10000002
   30e7c:	blx	fee6accc <npth_sleep@plt+0xfee64fe4>
   30e80:	blx	fedad8a8 <npth_sleep@plt+0xfeda7bc0>
   30e84:	eorcc	pc, r0, #335544322	; 0x14000002
   30e88:	orrle	r2, fp, r0, lsl #26
   30e8c:	svclt	0x0000e7f3
   30e90:	mvnsmi	lr, #737280	; 0xb4000
   30e94:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
   30e98:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
   30e9c:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
   30ea0:	mcr	7, 4, pc, cr4, cr3, {6}	; <UNPREDICTABLE>
   30ea4:	blne	1dc20a0 <npth_sleep@plt+0x1dbc3b8>
   30ea8:	strhle	r1, [sl], -r6
   30eac:	strcs	r3, [r0], #-3332	; 0xfffff2fc
   30eb0:	svccc	0x0004f855
   30eb4:	strbmi	r3, [sl], -r1, lsl #8
   30eb8:	ldrtmi	r4, [r8], -r1, asr #12
   30ebc:	adcmi	r4, r6, #152, 14	; 0x2600000
   30ec0:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
   30ec4:	svclt	0x000083f8
   30ec8:	andeq	sp, r1, r6, ror #5
   30ecc:	ldrdeq	sp, [r1], -ip
   30ed0:	svclt	0x00004770
   30ed4:	tstcs	r0, r2, lsl #22
   30ed8:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
   30edc:	bllt	ff46ee34 <npth_sleep@plt+0xff46914c>
   30ee0:	andeq	lr, r1, r8, lsr #2

Disassembly of section .fini:

00030ee4 <.fini>:
   30ee4:	push	{r3, lr}
   30ee8:	pop	{r3, pc}
