
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack 5.55

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: counter[2]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     1    0.01    0.00    0.00    0.20 v rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 v input16/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     6    0.08    0.20    0.20    0.40 v input16/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         net16 (net)
                  0.20    0.00    0.40 v _614_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.00    0.05    0.16    0.57 v _614_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _002_ (net)
                  0.05    0.00    0.57 v counter[2]$_SDFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
                                  0.57   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ counter[2]$_SDFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
                          0.08    0.08   library hold time
                                  0.08   data required time
-----------------------------------------------------------------------------
                                  0.08   data required time
                                 -0.57   data arrival time
-----------------------------------------------------------------------------
                                  0.49   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: deadtime[4] (input port clocked by core_clock)
Endpoint: pwm_n_reg[1]$_SDFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     1    0.00    0.00    0.00    0.20 v deadtime[4] (in)
                                         deadtime[4] (net)
                  0.00    0.00    0.20 v input5/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     3    0.03    0.25    0.77    0.97 v input5/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         net5 (net)
                  0.25    0.00    0.97 v _535_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     3    0.04    0.20    0.17    1.14 ^ _535_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _290_ (net)
                  0.20    0.00    1.14 ^ _805_/A (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     6    0.06    0.19    0.38    1.52 v _805_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _292_ (net)
                  0.19    0.00    1.52 v _542_/A2 (gf180mcu_fd_sc_mcu9t5v0__or3_2)
     2    0.04    0.16    0.34    1.86 v _542_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
                                         _030_ (net)
                  0.16    0.00    1.86 v _543_/B2 (gf180mcu_fd_sc_mcu9t5v0__oai22_2)
     2    0.04    0.46    0.29    2.15 ^ _543_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai22_2)
                                         _031_ (net)
                  0.46    0.00    2.15 ^ _590_/A2 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     1    0.01    0.08    0.17    2.31 ^ _590_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _069_ (net)
                  0.08    0.00    2.31 ^ _591_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     3    0.04    0.14    0.31    2.62 v _591_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _309_ (net)
                  0.14    0.00    2.62 v _840_/A (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     3    0.03    0.26    0.47    3.09 ^ _840_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _377_ (net)
                  0.26    0.00    3.09 ^ _671_/A2 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     2    0.03    0.14    0.24    3.33 ^ _671_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _130_ (net)
                  0.14    0.00    3.33 ^ _672_/A3 (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
     2    0.03    0.18    0.13    3.46 v _672_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
                                         _131_ (net)
                  0.18    0.00    3.46 v _679_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
     1    0.02    0.25    0.16    3.62 ^ _679_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
                                         _138_ (net)
                  0.25    0.00    3.62 ^ _680_/C (gf180mcu_fd_sc_mcu9t5v0__oai221_2)
     2    0.02    0.22    0.17    3.80 v _680_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai221_2)
                                         _139_ (net)
                  0.22    0.00    3.80 v _693_/A3 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     1    0.01    0.08    0.24    4.04 v _693_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _152_ (net)
                  0.08    0.00    4.04 v _707_/B (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
     1    0.02    0.33    0.23    4.27 ^ _707_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
                                         _166_ (net)
                  0.33    0.00    4.27 ^ _708_/A2 (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
     1    0.01    0.13    0.08    4.34 v _708_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
                                         _009_ (net)
                  0.13    0.00    4.34 v pwm_n_reg[1]$_SDFF_PN0_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  4.34   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ pwm_n_reg[1]$_SDFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -4.34   data arrival time
-----------------------------------------------------------------------------
                                  5.55   slack (MET)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: deadtime[4] (input port clocked by core_clock)
Endpoint: pwm_n_reg[1]$_SDFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     1    0.00    0.00    0.00    0.20 v deadtime[4] (in)
                                         deadtime[4] (net)
                  0.00    0.00    0.20 v input5/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     3    0.03    0.25    0.77    0.97 v input5/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         net5 (net)
                  0.25    0.00    0.97 v _535_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     3    0.04    0.20    0.17    1.14 ^ _535_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _290_ (net)
                  0.20    0.00    1.14 ^ _805_/A (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     6    0.06    0.19    0.38    1.52 v _805_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _292_ (net)
                  0.19    0.00    1.52 v _542_/A2 (gf180mcu_fd_sc_mcu9t5v0__or3_2)
     2    0.04    0.16    0.34    1.86 v _542_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
                                         _030_ (net)
                  0.16    0.00    1.86 v _543_/B2 (gf180mcu_fd_sc_mcu9t5v0__oai22_2)
     2    0.04    0.46    0.29    2.15 ^ _543_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai22_2)
                                         _031_ (net)
                  0.46    0.00    2.15 ^ _590_/A2 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     1    0.01    0.08    0.17    2.31 ^ _590_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _069_ (net)
                  0.08    0.00    2.31 ^ _591_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     3    0.04    0.14    0.31    2.62 v _591_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _309_ (net)
                  0.14    0.00    2.62 v _840_/A (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     3    0.03    0.26    0.47    3.09 ^ _840_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _377_ (net)
                  0.26    0.00    3.09 ^ _671_/A2 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     2    0.03    0.14    0.24    3.33 ^ _671_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _130_ (net)
                  0.14    0.00    3.33 ^ _672_/A3 (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
     2    0.03    0.18    0.13    3.46 v _672_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
                                         _131_ (net)
                  0.18    0.00    3.46 v _679_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
     1    0.02    0.25    0.16    3.62 ^ _679_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
                                         _138_ (net)
                  0.25    0.00    3.62 ^ _680_/C (gf180mcu_fd_sc_mcu9t5v0__oai221_2)
     2    0.02    0.22    0.17    3.80 v _680_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai221_2)
                                         _139_ (net)
                  0.22    0.00    3.80 v _693_/A3 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     1    0.01    0.08    0.24    4.04 v _693_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _152_ (net)
                  0.08    0.00    4.04 v _707_/B (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
     1    0.02    0.33    0.23    4.27 ^ _707_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
                                         _166_ (net)
                  0.33    0.00    4.27 ^ _708_/A2 (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
     1    0.01    0.13    0.08    4.34 v _708_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
                                         _009_ (net)
                  0.13    0.00    4.34 v pwm_n_reg[1]$_SDFF_PN0_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  4.34   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ pwm_n_reg[1]$_SDFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -4.34   data arrival time
-----------------------------------------------------------------------------
                                  5.55   slack (MET)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
2.2878153324127197

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.8171

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
0.20728248357772827

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
0.22310000658035278

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9291

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: counter[2]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: pwm_n_reg[1]$_SDFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ counter[2]$_SDFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
   0.48    0.48 ^ counter[2]$_SDFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
   0.18    0.66 v _504_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.21    0.87 v _855_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_2)
   0.18    1.05 ^ _507_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
   0.14    1.19 v _508_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
   0.42    1.61 ^ _516_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
   0.41    2.02 v _840_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
   0.19    2.22 v _674_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
   0.22    2.44 ^ _676_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
   0.14    2.59 v _679_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
   0.20    2.79 ^ _680_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai221_2)
   0.21    2.99 ^ _693_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
   0.12    3.11 v _707_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
   0.10    3.22 ^ _708_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
   0.00    3.22 ^ pwm_n_reg[1]$_SDFF_PN0_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
           3.22   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock network delay (ideal)
   0.00   10.00   clock reconvergence pessimism
          10.00 ^ pwm_n_reg[1]$_SDFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
  -0.13    9.87   library setup time
           9.87   data required time
---------------------------------------------------------
           9.87   data required time
          -3.22   data arrival time
---------------------------------------------------------
           6.65   slack (MET)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: counter[7]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: pwm_p_reg[0]$_SDFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ counter[7]$_SDFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.44    0.44 ^ counter[7]$_SDFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.25    0.68 ^ _879_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
   0.08    0.76 v _761_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
   0.00    0.76 v pwm_p_reg[0]$_SDFF_PN0_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
           0.76   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ pwm_p_reg[0]$_SDFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.07    0.07   library hold time
           0.07   data required time
---------------------------------------------------------
           0.07   data required time
          -0.76   data arrival time
---------------------------------------------------------
           0.69   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
4.3413

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
5.5503

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
127.848801

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.26e-03   9.95e-05   8.45e-09   1.36e-03  14.2%
Combinational          4.91e-03   3.33e-03   9.35e-08   8.24e-03  85.8%
Clock                  0.00e+00   0.00e+00   9.01e-09   9.01e-09   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  6.18e-03   3.43e-03   1.11e-07   9.60e-03 100.0%
                          64.3%      35.7%       0.0%
