<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<section xmlns="http://docbook.org/ns/docbook" version="5.0" xmlns:xlink="http://www.w3.org/1999/xlink" xml:id="_cachel1__armv7_8h_source" xml:lang="en-US">
<title>cachel1_armv7.h</title>
<indexterm><primary>Inc/cachel1_armv7.h</primary></indexterm>
<programlisting linenumbering="unnumbered"><anchor xml:id="_cachel1__armv7_8h_source_1l00001"/>00001 <emphasis role="comment">/******************************************************************************</emphasis>
<anchor xml:id="_cachel1__armv7_8h_source_1l00002"/>00002 <emphasis role="comment">&#32;*&#32;@file&#32;&#32;&#32;&#32;&#32;cachel1_armv7.h</emphasis>
<anchor xml:id="_cachel1__armv7_8h_source_1l00003"/>00003 <emphasis role="comment">&#32;*&#32;@brief&#32;&#32;&#32;&#32;CMSIS&#32;Level&#32;1&#32;Cache&#32;API&#32;for&#32;Armv7-M&#32;and&#32;later</emphasis>
<anchor xml:id="_cachel1__armv7_8h_source_1l00004"/>00004 <emphasis role="comment">&#32;*&#32;@version&#32;&#32;V1.0.1</emphasis>
<anchor xml:id="_cachel1__armv7_8h_source_1l00005"/>00005 <emphasis role="comment">&#32;*&#32;@date&#32;&#32;&#32;&#32;&#32;19.&#32;April&#32;2021</emphasis>
<anchor xml:id="_cachel1__armv7_8h_source_1l00006"/>00006 <emphasis role="comment">&#32;******************************************************************************/</emphasis>
<anchor xml:id="_cachel1__armv7_8h_source_1l00007"/>00007 <emphasis role="comment">/*</emphasis>
<anchor xml:id="_cachel1__armv7_8h_source_1l00008"/>00008 <emphasis role="comment">&#32;*&#32;Copyright&#32;(c)&#32;2020-2021&#32;Arm&#32;Limited.&#32;All&#32;rights&#32;reserved.</emphasis>
<anchor xml:id="_cachel1__armv7_8h_source_1l00009"/>00009 <emphasis role="comment">&#32;*</emphasis>
<anchor xml:id="_cachel1__armv7_8h_source_1l00010"/>00010 <emphasis role="comment">&#32;*&#32;SPDX-License-Identifier:&#32;Apache-2.0</emphasis>
<anchor xml:id="_cachel1__armv7_8h_source_1l00011"/>00011 <emphasis role="comment">&#32;*</emphasis>
<anchor xml:id="_cachel1__armv7_8h_source_1l00012"/>00012 <emphasis role="comment">&#32;*&#32;Licensed&#32;under&#32;the&#32;Apache&#32;License,&#32;Version&#32;2.0&#32;(the&#32;License);&#32;you&#32;may</emphasis>
<anchor xml:id="_cachel1__armv7_8h_source_1l00013"/>00013 <emphasis role="comment">&#32;*&#32;not&#32;use&#32;this&#32;file&#32;except&#32;in&#32;compliance&#32;with&#32;the&#32;License.</emphasis>
<anchor xml:id="_cachel1__armv7_8h_source_1l00014"/>00014 <emphasis role="comment">&#32;*&#32;You&#32;may&#32;obtain&#32;a&#32;copy&#32;of&#32;the&#32;License&#32;at</emphasis>
<anchor xml:id="_cachel1__armv7_8h_source_1l00015"/>00015 <emphasis role="comment">&#32;*</emphasis>
<anchor xml:id="_cachel1__armv7_8h_source_1l00016"/>00016 <emphasis role="comment">&#32;*&#32;www.apache.org/licenses/LICENSE-2.0</emphasis>
<anchor xml:id="_cachel1__armv7_8h_source_1l00017"/>00017 <emphasis role="comment">&#32;*</emphasis>
<anchor xml:id="_cachel1__armv7_8h_source_1l00018"/>00018 <emphasis role="comment">&#32;*&#32;Unless&#32;required&#32;by&#32;applicable&#32;law&#32;or&#32;agreed&#32;to&#32;in&#32;writing,&#32;software</emphasis>
<anchor xml:id="_cachel1__armv7_8h_source_1l00019"/>00019 <emphasis role="comment">&#32;*&#32;distributed&#32;under&#32;the&#32;License&#32;is&#32;distributed&#32;on&#32;an&#32;AS&#32;IS&#32;BASIS,&#32;WITHOUT</emphasis>
<anchor xml:id="_cachel1__armv7_8h_source_1l00020"/>00020 <emphasis role="comment">&#32;*&#32;WARRANTIES&#32;OR&#32;CONDITIONS&#32;OF&#32;ANY&#32;KIND,&#32;either&#32;express&#32;or&#32;implied.</emphasis>
<anchor xml:id="_cachel1__armv7_8h_source_1l00021"/>00021 <emphasis role="comment">&#32;*&#32;See&#32;the&#32;License&#32;for&#32;the&#32;specific&#32;language&#32;governing&#32;permissions&#32;and</emphasis>
<anchor xml:id="_cachel1__armv7_8h_source_1l00022"/>00022 <emphasis role="comment">&#32;*&#32;limitations&#32;under&#32;the&#32;License.</emphasis>
<anchor xml:id="_cachel1__armv7_8h_source_1l00023"/>00023 <emphasis role="comment">&#32;*/</emphasis>
<anchor xml:id="_cachel1__armv7_8h_source_1l00024"/>00024 
<anchor xml:id="_cachel1__armv7_8h_source_1l00025"/>00025 <emphasis role="preprocessor">#if&#32;&#32;&#32;defined&#32;(&#32;__ICCARM__&#32;)</emphasis>
<anchor xml:id="_cachel1__armv7_8h_source_1l00026"/>00026 <emphasis role="preprocessor">&#32;&#32;#pragma&#32;system_include&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;</emphasis><emphasis role="comment">/*&#32;treat&#32;file&#32;as&#32;system&#32;include&#32;file&#32;for&#32;MISRA&#32;check&#32;*/</emphasis><emphasis role="preprocessor"></emphasis>
<anchor xml:id="_cachel1__armv7_8h_source_1l00027"/>00027 <emphasis role="preprocessor">#elif&#32;defined&#32;(__clang__)</emphasis>
<anchor xml:id="_cachel1__armv7_8h_source_1l00028"/>00028 <emphasis role="preprocessor">&#32;&#32;#pragma&#32;clang&#32;system_header&#32;&#32;&#32;&#32;</emphasis><emphasis role="comment">/*&#32;treat&#32;file&#32;as&#32;system&#32;include&#32;file&#32;*/</emphasis><emphasis role="preprocessor"></emphasis>
<anchor xml:id="_cachel1__armv7_8h_source_1l00029"/>00029 <emphasis role="preprocessor">#endif</emphasis>
<anchor xml:id="_cachel1__armv7_8h_source_1l00030"/>00030 
<anchor xml:id="_cachel1__armv7_8h_source_1l00031"/>00031 <emphasis role="preprocessor">#ifndef&#32;ARM_CACHEL1_ARMV7_H</emphasis>
<anchor xml:id="_cachel1__armv7_8h_source_1l00032"/>00032 <emphasis role="preprocessor">#define&#32;ARM_CACHEL1_ARMV7_H</emphasis>
<anchor xml:id="_cachel1__armv7_8h_source_1l00033"/>00033 
<anchor xml:id="_cachel1__armv7_8h_source_1l00041"/>00041 <emphasis role="comment">/*&#32;Cache&#32;Size&#32;ID&#32;Register&#32;Macros&#32;*/</emphasis>
<anchor xml:id="_cachel1__armv7_8h_source_1l00042"/>00042 <emphasis role="preprocessor">#define&#32;CCSIDR_WAYS(x)&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;(((x)&#32;&amp;&#32;SCB_CCSIDR_ASSOCIATIVITY_Msk)&#32;&gt;&gt;&#32;SCB_CCSIDR_ASSOCIATIVITY_Pos)</emphasis>
<anchor xml:id="_cachel1__armv7_8h_source_1l00043"/>00043 <emphasis role="preprocessor">#define&#32;CCSIDR_SETS(x)&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;(((x)&#32;&amp;&#32;SCB_CCSIDR_NUMSETS_Msk&#32;&#32;&#32;&#32;&#32;&#32;)&#32;&gt;&gt;&#32;SCB_CCSIDR_NUMSETS_Pos&#32;&#32;&#32;&#32;&#32;&#32;)</emphasis>
<anchor xml:id="_cachel1__armv7_8h_source_1l00044"/>00044 
<anchor xml:id="_cachel1__armv7_8h_source_1l00045"/>00045 <emphasis role="preprocessor">#ifndef&#32;__SCB_DCACHE_LINE_SIZE</emphasis>
<anchor xml:id="_cachel1__armv7_8h_source_1l00046"/><link linkend="_group___c_m_s_i_s___core___cache_functions_1ga8f36551f2593cd3715d1e68e37f97f12">00046</link> <emphasis role="preprocessor">#define&#32;__SCB_DCACHE_LINE_SIZE&#32;&#32;32U&#32;</emphasis>
<anchor xml:id="_cachel1__armv7_8h_source_1l00047"/>00047 <emphasis role="preprocessor">#endif</emphasis>
<anchor xml:id="_cachel1__armv7_8h_source_1l00048"/>00048 
<anchor xml:id="_cachel1__armv7_8h_source_1l00049"/>00049 <emphasis role="preprocessor">#ifndef&#32;__SCB_ICACHE_LINE_SIZE</emphasis>
<anchor xml:id="_cachel1__armv7_8h_source_1l00050"/><link linkend="_group___c_m_s_i_s___core___cache_functions_1gadd99421e7a7d7121063ef94b49f97e90">00050</link> <emphasis role="preprocessor">#define&#32;__SCB_ICACHE_LINE_SIZE&#32;&#32;32U&#32;</emphasis>
<anchor xml:id="_cachel1__armv7_8h_source_1l00051"/>00051 <emphasis role="preprocessor">#endif</emphasis>
<anchor xml:id="_cachel1__armv7_8h_source_1l00052"/>00052 
<anchor xml:id="_cachel1__armv7_8h_source_1l00057"/><link linkend="_group___c_m_s_i_s___core___cache_functions_1ga980ffe52af778f2535ccc52f25f9a7de">00057</link> __STATIC_FORCEINLINE&#32;<emphasis role="keywordtype">void</emphasis>&#32;<link linkend="_group___c_m_s_i_s___core___cache_functions_1ga980ffe52af778f2535ccc52f25f9a7de">SCB_EnableICache</link>&#32;(<emphasis role="keywordtype">void</emphasis>)
<anchor xml:id="_cachel1__armv7_8h_source_1l00058"/>00058 {
<anchor xml:id="_cachel1__armv7_8h_source_1l00059"/>00059 <emphasis role="preprocessor">&#32;&#32;#if&#32;defined&#32;(__ICACHE_PRESENT)&#32;&amp;&amp;&#32;(__ICACHE_PRESENT&#32;==&#32;1U)</emphasis>
<anchor xml:id="_cachel1__armv7_8h_source_1l00060"/>00060 &#32;&#32;&#32;&#32;<emphasis role="keywordflow">if</emphasis>&#32;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</link>-&gt;CCR&#32;&amp;&#32;<link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf2ff8f5957edac919e28b536aa6c0a59">SCB_CCR_IC_Msk</link>)&#32;<emphasis role="keywordflow">return</emphasis>;&#32;&#32;<emphasis role="comment">/*&#32;return&#32;if&#32;ICache&#32;is&#32;already&#32;enabled&#32;*/</emphasis>
<anchor xml:id="_cachel1__armv7_8h_source_1l00061"/>00061 
<anchor xml:id="_cachel1__armv7_8h_source_1l00062"/>00062 &#32;&#32;&#32;&#32;<link linkend="_group___c_m_s_i_s___core___instruction_interface_1ga067d257a2b34565410acefb5afef2203">__DSB</link>();
<anchor xml:id="_cachel1__armv7_8h_source_1l00063"/>00063 &#32;&#32;&#32;&#32;<link linkend="_group___c_m_s_i_s___core___instruction_interface_1gaad233022e850a009fc6f7602be1182f6">__ISB</link>();
<anchor xml:id="_cachel1__armv7_8h_source_1l00064"/>00064 &#32;&#32;&#32;&#32;<link linkend="_group___c_m_s_i_s___c_o_r_e_1gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</link>-&gt;ICIALLU&#32;=&#32;0UL;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;<emphasis role="comment">/*&#32;invalidate&#32;I-Cache&#32;*/</emphasis>
<anchor xml:id="_cachel1__armv7_8h_source_1l00065"/>00065 &#32;&#32;&#32;&#32;<link linkend="_group___c_m_s_i_s___core___instruction_interface_1ga067d257a2b34565410acefb5afef2203">__DSB</link>();
<anchor xml:id="_cachel1__armv7_8h_source_1l00066"/>00066 &#32;&#32;&#32;&#32;<link linkend="_group___c_m_s_i_s___core___instruction_interface_1gaad233022e850a009fc6f7602be1182f6">__ISB</link>();
<anchor xml:id="_cachel1__armv7_8h_source_1l00067"/>00067 &#32;&#32;&#32;&#32;<link linkend="_group___c_m_s_i_s___c_o_r_e_1gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</link>-&gt;CCR&#32;|=&#32;&#32;(uint32_t)<link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf2ff8f5957edac919e28b536aa6c0a59">SCB_CCR_IC_Msk</link>;&#32;&#32;<emphasis role="comment">/*&#32;enable&#32;I-Cache&#32;*/</emphasis>
<anchor xml:id="_cachel1__armv7_8h_source_1l00068"/>00068 &#32;&#32;&#32;&#32;<link linkend="_group___c_m_s_i_s___core___instruction_interface_1ga067d257a2b34565410acefb5afef2203">__DSB</link>();
<anchor xml:id="_cachel1__armv7_8h_source_1l00069"/>00069 &#32;&#32;&#32;&#32;<link linkend="_group___c_m_s_i_s___core___instruction_interface_1gaad233022e850a009fc6f7602be1182f6">__ISB</link>();
<anchor xml:id="_cachel1__armv7_8h_source_1l00070"/>00070 <emphasis role="preprocessor">&#32;&#32;#endif</emphasis>
<anchor xml:id="_cachel1__armv7_8h_source_1l00071"/>00071 }
<anchor xml:id="_cachel1__armv7_8h_source_1l00072"/>00072 
<anchor xml:id="_cachel1__armv7_8h_source_1l00073"/>00073 
<anchor xml:id="_cachel1__armv7_8h_source_1l00078"/><link linkend="_group___c_m_s_i_s___core___cache_functions_1ga56baa06298799dea5f207d4c12d9d4a6">00078</link> __STATIC_FORCEINLINE&#32;<emphasis role="keywordtype">void</emphasis>&#32;<link linkend="_group___c_m_s_i_s___core___cache_functions_1ga56baa06298799dea5f207d4c12d9d4a6">SCB_DisableICache</link>&#32;(<emphasis role="keywordtype">void</emphasis>)
<anchor xml:id="_cachel1__armv7_8h_source_1l00079"/>00079 {
<anchor xml:id="_cachel1__armv7_8h_source_1l00080"/>00080 <emphasis role="preprocessor">&#32;&#32;#if&#32;defined&#32;(__ICACHE_PRESENT)&#32;&amp;&amp;&#32;(__ICACHE_PRESENT&#32;==&#32;1U)</emphasis>
<anchor xml:id="_cachel1__armv7_8h_source_1l00081"/>00081 &#32;&#32;&#32;&#32;<link linkend="_group___c_m_s_i_s___core___instruction_interface_1ga067d257a2b34565410acefb5afef2203">__DSB</link>();
<anchor xml:id="_cachel1__armv7_8h_source_1l00082"/>00082 &#32;&#32;&#32;&#32;<link linkend="_group___c_m_s_i_s___core___instruction_interface_1gaad233022e850a009fc6f7602be1182f6">__ISB</link>();
<anchor xml:id="_cachel1__armv7_8h_source_1l00083"/>00083 &#32;&#32;&#32;&#32;<link linkend="_group___c_m_s_i_s___c_o_r_e_1gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</link>-&gt;CCR&#32;&amp;=&#32;~(uint32_t)<link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf2ff8f5957edac919e28b536aa6c0a59">SCB_CCR_IC_Msk</link>;&#32;&#32;<emphasis role="comment">/*&#32;disable&#32;I-Cache&#32;*/</emphasis>
<anchor xml:id="_cachel1__armv7_8h_source_1l00084"/>00084 &#32;&#32;&#32;&#32;<link linkend="_group___c_m_s_i_s___c_o_r_e_1gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</link>-&gt;ICIALLU&#32;=&#32;0UL;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;<emphasis role="comment">/*&#32;invalidate&#32;I-Cache&#32;*/</emphasis>
<anchor xml:id="_cachel1__armv7_8h_source_1l00085"/>00085 &#32;&#32;&#32;&#32;<link linkend="_group___c_m_s_i_s___core___instruction_interface_1ga067d257a2b34565410acefb5afef2203">__DSB</link>();
<anchor xml:id="_cachel1__armv7_8h_source_1l00086"/>00086 &#32;&#32;&#32;&#32;<link linkend="_group___c_m_s_i_s___core___instruction_interface_1gaad233022e850a009fc6f7602be1182f6">__ISB</link>();
<anchor xml:id="_cachel1__armv7_8h_source_1l00087"/>00087 <emphasis role="preprocessor">&#32;&#32;#endif</emphasis>
<anchor xml:id="_cachel1__armv7_8h_source_1l00088"/>00088 }
<anchor xml:id="_cachel1__armv7_8h_source_1l00089"/>00089 
<anchor xml:id="_cachel1__armv7_8h_source_1l00090"/>00090 
<anchor xml:id="_cachel1__armv7_8h_source_1l00095"/><link linkend="_group___c_m_s_i_s___core___cache_functions_1ga62419cb7e6773e3d9236f14e458c1b05">00095</link> __STATIC_FORCEINLINE&#32;<emphasis role="keywordtype">void</emphasis>&#32;<link linkend="_group___c_m_s_i_s___core___cache_functions_1ga62419cb7e6773e3d9236f14e458c1b05">SCB_InvalidateICache</link>&#32;(<emphasis role="keywordtype">void</emphasis>)
<anchor xml:id="_cachel1__armv7_8h_source_1l00096"/>00096 {
<anchor xml:id="_cachel1__armv7_8h_source_1l00097"/>00097 <emphasis role="preprocessor">&#32;&#32;#if&#32;defined&#32;(__ICACHE_PRESENT)&#32;&amp;&amp;&#32;(__ICACHE_PRESENT&#32;==&#32;1U)</emphasis>
<anchor xml:id="_cachel1__armv7_8h_source_1l00098"/>00098 &#32;&#32;&#32;&#32;<link linkend="_group___c_m_s_i_s___core___instruction_interface_1ga067d257a2b34565410acefb5afef2203">__DSB</link>();
<anchor xml:id="_cachel1__armv7_8h_source_1l00099"/>00099 &#32;&#32;&#32;&#32;<link linkend="_group___c_m_s_i_s___core___instruction_interface_1gaad233022e850a009fc6f7602be1182f6">__ISB</link>();
<anchor xml:id="_cachel1__armv7_8h_source_1l00100"/>00100 &#32;&#32;&#32;&#32;<link linkend="_group___c_m_s_i_s___c_o_r_e_1gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</link>-&gt;ICIALLU&#32;=&#32;0UL;
<anchor xml:id="_cachel1__armv7_8h_source_1l00101"/>00101 &#32;&#32;&#32;&#32;<link linkend="_group___c_m_s_i_s___core___instruction_interface_1ga067d257a2b34565410acefb5afef2203">__DSB</link>();
<anchor xml:id="_cachel1__armv7_8h_source_1l00102"/>00102 &#32;&#32;&#32;&#32;<link linkend="_group___c_m_s_i_s___core___instruction_interface_1gaad233022e850a009fc6f7602be1182f6">__ISB</link>();
<anchor xml:id="_cachel1__armv7_8h_source_1l00103"/>00103 <emphasis role="preprocessor">&#32;&#32;#endif</emphasis>
<anchor xml:id="_cachel1__armv7_8h_source_1l00104"/>00104 }
<anchor xml:id="_cachel1__armv7_8h_source_1l00105"/>00105 
<anchor xml:id="_cachel1__armv7_8h_source_1l00106"/>00106 
<anchor xml:id="_cachel1__armv7_8h_source_1l00115"/><link linkend="_group___c_m_s_i_s___core___cache_functions_1gaeb1a2bf181afcfb837ce0502e6bfa4fb">00115</link> __STATIC_FORCEINLINE&#32;<emphasis role="keywordtype">void</emphasis>&#32;<link linkend="_group___c_m_s_i_s___core___cache_functions_1gaeb1a2bf181afcfb837ce0502e6bfa4fb">SCB_InvalidateICache_by_Addr</link>&#32;(<emphasis role="keyword">volatile</emphasis>&#32;<emphasis role="keywordtype">void</emphasis>&#32;*addr,&#32;int32_t&#32;isize)
<anchor xml:id="_cachel1__armv7_8h_source_1l00116"/>00116 {
<anchor xml:id="_cachel1__armv7_8h_source_1l00117"/>00117 <emphasis role="preprocessor">&#32;&#32;#if&#32;defined&#32;(__ICACHE_PRESENT)&#32;&amp;&amp;&#32;(__ICACHE_PRESENT&#32;==&#32;1U)</emphasis>
<anchor xml:id="_cachel1__armv7_8h_source_1l00118"/>00118 &#32;&#32;&#32;&#32;<emphasis role="keywordflow">if</emphasis>&#32;(&#32;isize&#32;&gt;&#32;0&#32;)&#32;{
<anchor xml:id="_cachel1__armv7_8h_source_1l00119"/>00119 &#32;&#32;&#32;&#32;&#32;&#32;&#32;int32_t&#32;op_size&#32;=&#32;isize&#32;+&#32;(((uint32_t)addr)&#32;&amp;&#32;(<link linkend="_group___c_m_s_i_s___core___cache_functions_1gadd99421e7a7d7121063ef94b49f97e90">__SCB_ICACHE_LINE_SIZE</link>&#32;-&#32;1U));
<anchor xml:id="_cachel1__armv7_8h_source_1l00120"/>00120 &#32;&#32;&#32;&#32;&#32;&#32;uint32_t&#32;op_addr&#32;=&#32;(uint32_t)addr&#32;<emphasis role="comment">/*&#32;&amp;&#32;~(__SCB_ICACHE_LINE_SIZE&#32;-&#32;1U)&#32;*/</emphasis>;
<anchor xml:id="_cachel1__armv7_8h_source_1l00121"/>00121 
<anchor xml:id="_cachel1__armv7_8h_source_1l00122"/>00122 &#32;&#32;&#32;&#32;&#32;&#32;<link linkend="_group___c_m_s_i_s___core___instruction_interface_1ga067d257a2b34565410acefb5afef2203">__DSB</link>();
<anchor xml:id="_cachel1__armv7_8h_source_1l00123"/>00123 
<anchor xml:id="_cachel1__armv7_8h_source_1l00124"/>00124 &#32;&#32;&#32;&#32;&#32;&#32;<emphasis role="keywordflow">do</emphasis>&#32;{
<anchor xml:id="_cachel1__armv7_8h_source_1l00125"/>00125 &#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;<link linkend="_group___c_m_s_i_s___c_o_r_e_1gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</link>-&gt;ICIMVAU&#32;=&#32;op_addr;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;<emphasis role="comment">/*&#32;register&#32;accepts&#32;only&#32;32byte&#32;aligned&#32;values,&#32;only&#32;bits&#32;31..5&#32;are&#32;valid&#32;*/</emphasis>
<anchor xml:id="_cachel1__armv7_8h_source_1l00126"/>00126 &#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;op_addr&#32;+=&#32;<link linkend="_group___c_m_s_i_s___core___cache_functions_1gadd99421e7a7d7121063ef94b49f97e90">__SCB_ICACHE_LINE_SIZE</link>;
<anchor xml:id="_cachel1__armv7_8h_source_1l00127"/>00127 &#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;op_size&#32;-=&#32;<link linkend="_group___c_m_s_i_s___core___cache_functions_1gadd99421e7a7d7121063ef94b49f97e90">__SCB_ICACHE_LINE_SIZE</link>;
<anchor xml:id="_cachel1__armv7_8h_source_1l00128"/>00128 &#32;&#32;&#32;&#32;&#32;&#32;}&#32;<emphasis role="keywordflow">while</emphasis>&#32;(&#32;op_size&#32;&gt;&#32;0&#32;);
<anchor xml:id="_cachel1__armv7_8h_source_1l00129"/>00129 
<anchor xml:id="_cachel1__armv7_8h_source_1l00130"/>00130 &#32;&#32;&#32;&#32;&#32;&#32;<link linkend="_group___c_m_s_i_s___core___instruction_interface_1ga067d257a2b34565410acefb5afef2203">__DSB</link>();
<anchor xml:id="_cachel1__armv7_8h_source_1l00131"/>00131 &#32;&#32;&#32;&#32;&#32;&#32;<link linkend="_group___c_m_s_i_s___core___instruction_interface_1gaad233022e850a009fc6f7602be1182f6">__ISB</link>();
<anchor xml:id="_cachel1__armv7_8h_source_1l00132"/>00132 &#32;&#32;&#32;&#32;}
<anchor xml:id="_cachel1__armv7_8h_source_1l00133"/>00133 <emphasis role="preprocessor">&#32;&#32;#endif</emphasis>
<anchor xml:id="_cachel1__armv7_8h_source_1l00134"/>00134 }
<anchor xml:id="_cachel1__armv7_8h_source_1l00135"/>00135 
<anchor xml:id="_cachel1__armv7_8h_source_1l00136"/>00136 
<anchor xml:id="_cachel1__armv7_8h_source_1l00141"/><link linkend="_group___c_m_s_i_s___core___cache_functions_1ga3861db932100ccb53f994e2cc68ed79c">00141</link> __STATIC_FORCEINLINE&#32;<emphasis role="keywordtype">void</emphasis>&#32;<link linkend="_group___c_m_s_i_s___core___cache_functions_1ga3861db932100ccb53f994e2cc68ed79c">SCB_EnableDCache</link>&#32;(<emphasis role="keywordtype">void</emphasis>)
<anchor xml:id="_cachel1__armv7_8h_source_1l00142"/>00142 {
<anchor xml:id="_cachel1__armv7_8h_source_1l00143"/>00143 <emphasis role="preprocessor">&#32;&#32;#if&#32;defined&#32;(__DCACHE_PRESENT)&#32;&amp;&amp;&#32;(__DCACHE_PRESENT&#32;==&#32;1U)</emphasis>
<anchor xml:id="_cachel1__armv7_8h_source_1l00144"/>00144 &#32;&#32;&#32;&#32;uint32_t&#32;ccsidr;
<anchor xml:id="_cachel1__armv7_8h_source_1l00145"/>00145 &#32;&#32;&#32;&#32;uint32_t&#32;sets;
<anchor xml:id="_cachel1__armv7_8h_source_1l00146"/>00146 &#32;&#32;&#32;&#32;uint32_t&#32;ways;
<anchor xml:id="_cachel1__armv7_8h_source_1l00147"/>00147 
<anchor xml:id="_cachel1__armv7_8h_source_1l00148"/>00148 &#32;&#32;&#32;&#32;<emphasis role="keywordflow">if</emphasis>&#32;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</link>-&gt;CCR&#32;&amp;&#32;<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga57b3909dff40a9c28ec50991e4202678">SCB_CCR_DC_Msk</link>)&#32;<emphasis role="keywordflow">return</emphasis>;&#32;&#32;<emphasis role="comment">/*&#32;return&#32;if&#32;DCache&#32;is&#32;already&#32;enabled&#32;*/</emphasis>
<anchor xml:id="_cachel1__armv7_8h_source_1l00149"/>00149 
<anchor xml:id="_cachel1__armv7_8h_source_1l00150"/>00150 &#32;&#32;&#32;&#32;<link linkend="_group___c_m_s_i_s___c_o_r_e_1gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</link>-&gt;CSSELR&#32;=&#32;0U;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;<emphasis role="comment">/*&#32;select&#32;Level&#32;1&#32;data&#32;cache&#32;*/</emphasis>
<anchor xml:id="_cachel1__armv7_8h_source_1l00151"/>00151 &#32;&#32;&#32;&#32;<link linkend="_group___c_m_s_i_s___core___instruction_interface_1ga067d257a2b34565410acefb5afef2203">__DSB</link>();
<anchor xml:id="_cachel1__armv7_8h_source_1l00152"/>00152 
<anchor xml:id="_cachel1__armv7_8h_source_1l00153"/>00153 &#32;&#32;&#32;&#32;ccsidr&#32;=&#32;<link linkend="_group___c_m_s_i_s___c_o_r_e_1gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</link>-&gt;CCSIDR;
<anchor xml:id="_cachel1__armv7_8h_source_1l00154"/>00154 
<anchor xml:id="_cachel1__armv7_8h_source_1l00155"/>00155 &#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;<emphasis role="comment">/*&#32;invalidate&#32;D-Cache&#32;*/</emphasis>
<anchor xml:id="_cachel1__armv7_8h_source_1l00156"/>00156 &#32;&#32;&#32;&#32;sets&#32;=&#32;(uint32_t)(CCSIDR_SETS(ccsidr));
<anchor xml:id="_cachel1__armv7_8h_source_1l00157"/>00157 &#32;&#32;&#32;&#32;<emphasis role="keywordflow">do</emphasis>&#32;{
<anchor xml:id="_cachel1__armv7_8h_source_1l00158"/>00158 &#32;&#32;&#32;&#32;&#32;&#32;ways&#32;=&#32;(uint32_t)(CCSIDR_WAYS(ccsidr));
<anchor xml:id="_cachel1__armv7_8h_source_1l00159"/>00159 &#32;&#32;&#32;&#32;&#32;&#32;<emphasis role="keywordflow">do</emphasis>&#32;{
<anchor xml:id="_cachel1__armv7_8h_source_1l00160"/>00160 &#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;<link linkend="_group___c_m_s_i_s___c_o_r_e_1gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</link>-&gt;DCISW&#32;=&#32;(((sets&#32;&lt;&lt;&#32;<link linkend="_group___c_m_s_i_s___c_o_r_e_1gaea6bd5b7d1c47c7db06afdecc6e49281">SCB_DCISW_SET_Pos</link>)&#32;&amp;&#32;<link linkend="_group___c_m_s_i_s___c_o_r_e_1gab08fbef94f7d068a7c0217e074c697f9">SCB_DCISW_SET_Msk</link>)&#32;|
<anchor xml:id="_cachel1__armv7_8h_source_1l00161"/>00161 &#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;((ways&#32;&lt;&lt;&#32;<link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa6a2a5e1707c9ef277e67dacd4e247fd">SCB_DCISW_WAY_Pos</link>)&#32;&amp;&#32;<link linkend="_group___c_m_s_i_s___c_o_r_e_1gabfe6096a36807e0b7e1d09a06ef1d750">SCB_DCISW_WAY_Msk</link>)&#32;&#32;);
<anchor xml:id="_cachel1__armv7_8h_source_1l00162"/>00162 <emphasis role="preprocessor">&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;#if&#32;defined&#32;(&#32;__CC_ARM&#32;)</emphasis>
<anchor xml:id="_cachel1__armv7_8h_source_1l00163"/>00163 &#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;__schedule_barrier();
<anchor xml:id="_cachel1__armv7_8h_source_1l00164"/>00164 <emphasis role="preprocessor">&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;#endif</emphasis>
<anchor xml:id="_cachel1__armv7_8h_source_1l00165"/>00165 &#32;&#32;&#32;&#32;&#32;&#32;}&#32;<emphasis role="keywordflow">while</emphasis>&#32;(ways--&#32;!=&#32;0U);
<anchor xml:id="_cachel1__armv7_8h_source_1l00166"/>00166 &#32;&#32;&#32;&#32;}&#32;<emphasis role="keywordflow">while</emphasis>(sets--&#32;!=&#32;0U);
<anchor xml:id="_cachel1__armv7_8h_source_1l00167"/>00167 &#32;&#32;&#32;&#32;<link linkend="_group___c_m_s_i_s___core___instruction_interface_1ga067d257a2b34565410acefb5afef2203">__DSB</link>();
<anchor xml:id="_cachel1__armv7_8h_source_1l00168"/>00168 
<anchor xml:id="_cachel1__armv7_8h_source_1l00169"/>00169 &#32;&#32;&#32;&#32;<link linkend="_group___c_m_s_i_s___c_o_r_e_1gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</link>-&gt;CCR&#32;|=&#32;&#32;(uint32_t)<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga57b3909dff40a9c28ec50991e4202678">SCB_CCR_DC_Msk</link>;&#32;&#32;<emphasis role="comment">/*&#32;enable&#32;D-Cache&#32;*/</emphasis>
<anchor xml:id="_cachel1__armv7_8h_source_1l00170"/>00170 
<anchor xml:id="_cachel1__armv7_8h_source_1l00171"/>00171 &#32;&#32;&#32;&#32;<link linkend="_group___c_m_s_i_s___core___instruction_interface_1ga067d257a2b34565410acefb5afef2203">__DSB</link>();
<anchor xml:id="_cachel1__armv7_8h_source_1l00172"/>00172 &#32;&#32;&#32;&#32;<link linkend="_group___c_m_s_i_s___core___instruction_interface_1gaad233022e850a009fc6f7602be1182f6">__ISB</link>();
<anchor xml:id="_cachel1__armv7_8h_source_1l00173"/>00173 <emphasis role="preprocessor">&#32;&#32;#endif</emphasis>
<anchor xml:id="_cachel1__armv7_8h_source_1l00174"/>00174 }
<anchor xml:id="_cachel1__armv7_8h_source_1l00175"/>00175 
<anchor xml:id="_cachel1__armv7_8h_source_1l00176"/>00176 
<anchor xml:id="_cachel1__armv7_8h_source_1l00181"/><link linkend="_group___c_m_s_i_s___core___cache_functions_1gafe64b44d1a61483a947e44a77a9d3287">00181</link> __STATIC_FORCEINLINE&#32;<emphasis role="keywordtype">void</emphasis>&#32;<link linkend="_group___c_m_s_i_s___core___cache_functions_1gafe64b44d1a61483a947e44a77a9d3287">SCB_DisableDCache</link>&#32;(<emphasis role="keywordtype">void</emphasis>)
<anchor xml:id="_cachel1__armv7_8h_source_1l00182"/>00182 {
<anchor xml:id="_cachel1__armv7_8h_source_1l00183"/>00183 <emphasis role="preprocessor">&#32;&#32;#if&#32;defined&#32;(__DCACHE_PRESENT)&#32;&amp;&amp;&#32;(__DCACHE_PRESENT&#32;==&#32;1U)</emphasis>
<anchor xml:id="_cachel1__armv7_8h_source_1l00184"/>00184 &#32;&#32;&#32;&#32;uint32_t&#32;ccsidr;
<anchor xml:id="_cachel1__armv7_8h_source_1l00185"/>00185 &#32;&#32;&#32;&#32;uint32_t&#32;sets;
<anchor xml:id="_cachel1__armv7_8h_source_1l00186"/>00186 &#32;&#32;&#32;&#32;uint32_t&#32;ways;
<anchor xml:id="_cachel1__armv7_8h_source_1l00187"/>00187 
<anchor xml:id="_cachel1__armv7_8h_source_1l00188"/>00188 &#32;&#32;&#32;&#32;<link linkend="_group___c_m_s_i_s___c_o_r_e_1gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</link>-&gt;CSSELR&#32;=&#32;0U;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;<emphasis role="comment">/*&#32;select&#32;Level&#32;1&#32;data&#32;cache&#32;*/</emphasis>
<anchor xml:id="_cachel1__armv7_8h_source_1l00189"/>00189 &#32;&#32;&#32;&#32;<link linkend="_group___c_m_s_i_s___core___instruction_interface_1ga067d257a2b34565410acefb5afef2203">__DSB</link>();
<anchor xml:id="_cachel1__armv7_8h_source_1l00190"/>00190 
<anchor xml:id="_cachel1__armv7_8h_source_1l00191"/>00191 &#32;&#32;&#32;&#32;<link linkend="_group___c_m_s_i_s___c_o_r_e_1gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</link>-&gt;CCR&#32;&amp;=&#32;~(uint32_t)<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga57b3909dff40a9c28ec50991e4202678">SCB_CCR_DC_Msk</link>;&#32;&#32;<emphasis role="comment">/*&#32;disable&#32;D-Cache&#32;*/</emphasis>
<anchor xml:id="_cachel1__armv7_8h_source_1l00192"/>00192 &#32;&#32;&#32;&#32;<link linkend="_group___c_m_s_i_s___core___instruction_interface_1ga067d257a2b34565410acefb5afef2203">__DSB</link>();
<anchor xml:id="_cachel1__armv7_8h_source_1l00193"/>00193 
<anchor xml:id="_cachel1__armv7_8h_source_1l00194"/>00194 &#32;&#32;&#32;&#32;ccsidr&#32;=&#32;<link linkend="_group___c_m_s_i_s___c_o_r_e_1gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</link>-&gt;CCSIDR;
<anchor xml:id="_cachel1__armv7_8h_source_1l00195"/>00195 
<anchor xml:id="_cachel1__armv7_8h_source_1l00196"/>00196 &#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;<emphasis role="comment">/*&#32;clean&#32;&amp;&#32;invalidate&#32;D-Cache&#32;*/</emphasis>
<anchor xml:id="_cachel1__armv7_8h_source_1l00197"/>00197 &#32;&#32;&#32;&#32;sets&#32;=&#32;(uint32_t)(CCSIDR_SETS(ccsidr));
<anchor xml:id="_cachel1__armv7_8h_source_1l00198"/>00198 &#32;&#32;&#32;&#32;<emphasis role="keywordflow">do</emphasis>&#32;{
<anchor xml:id="_cachel1__armv7_8h_source_1l00199"/>00199 &#32;&#32;&#32;&#32;&#32;&#32;ways&#32;=&#32;(uint32_t)(CCSIDR_WAYS(ccsidr));
<anchor xml:id="_cachel1__armv7_8h_source_1l00200"/>00200 &#32;&#32;&#32;&#32;&#32;&#32;<emphasis role="keywordflow">do</emphasis>&#32;{
<anchor xml:id="_cachel1__armv7_8h_source_1l00201"/>00201 &#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;<link linkend="_group___c_m_s_i_s___c_o_r_e_1gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</link>-&gt;DCCISW&#32;=&#32;(((sets&#32;&lt;&lt;&#32;<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga525f1bb9849e89b3eafbd53dcd51e296">SCB_DCCISW_SET_Pos</link>)&#32;&amp;&#32;<link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf1b0bea5ab77d4ad7d5c21e77ca463ad">SCB_DCCISW_SET_Msk</link>)&#32;|
<anchor xml:id="_cachel1__armv7_8h_source_1l00202"/>00202 &#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;((ways&#32;&lt;&lt;&#32;<link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa90bd0b36679219d6a2144eba6eb96cd">SCB_DCCISW_WAY_Pos</link>)&#32;&amp;&#32;<link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf2269bbe0bc7705e1da8f5ee0f581054">SCB_DCCISW_WAY_Msk</link>)&#32;&#32;);
<anchor xml:id="_cachel1__armv7_8h_source_1l00203"/>00203 <emphasis role="preprocessor">&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;#if&#32;defined&#32;(&#32;__CC_ARM&#32;)</emphasis>
<anchor xml:id="_cachel1__armv7_8h_source_1l00204"/>00204 &#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;__schedule_barrier();
<anchor xml:id="_cachel1__armv7_8h_source_1l00205"/>00205 <emphasis role="preprocessor">&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;#endif</emphasis>
<anchor xml:id="_cachel1__armv7_8h_source_1l00206"/>00206 &#32;&#32;&#32;&#32;&#32;&#32;}&#32;<emphasis role="keywordflow">while</emphasis>&#32;(ways--&#32;!=&#32;0U);
<anchor xml:id="_cachel1__armv7_8h_source_1l00207"/>00207 &#32;&#32;&#32;&#32;}&#32;<emphasis role="keywordflow">while</emphasis>(sets--&#32;!=&#32;0U);
<anchor xml:id="_cachel1__armv7_8h_source_1l00208"/>00208 
<anchor xml:id="_cachel1__armv7_8h_source_1l00209"/>00209 &#32;&#32;&#32;&#32;<link linkend="_group___c_m_s_i_s___core___instruction_interface_1ga067d257a2b34565410acefb5afef2203">__DSB</link>();
<anchor xml:id="_cachel1__armv7_8h_source_1l00210"/>00210 &#32;&#32;&#32;&#32;<link linkend="_group___c_m_s_i_s___core___instruction_interface_1gaad233022e850a009fc6f7602be1182f6">__ISB</link>();
<anchor xml:id="_cachel1__armv7_8h_source_1l00211"/>00211 <emphasis role="preprocessor">&#32;&#32;#endif</emphasis>
<anchor xml:id="_cachel1__armv7_8h_source_1l00212"/>00212 }
<anchor xml:id="_cachel1__armv7_8h_source_1l00213"/>00213 
<anchor xml:id="_cachel1__armv7_8h_source_1l00214"/>00214 
<anchor xml:id="_cachel1__armv7_8h_source_1l00219"/><link linkend="_group___c_m_s_i_s___core___cache_functions_1ga99fe43c224644881935de135ceaa2dd9">00219</link> __STATIC_FORCEINLINE&#32;<emphasis role="keywordtype">void</emphasis>&#32;<link linkend="_group___c_m_s_i_s___core___cache_functions_1ga99fe43c224644881935de135ceaa2dd9">SCB_InvalidateDCache</link>&#32;(<emphasis role="keywordtype">void</emphasis>)
<anchor xml:id="_cachel1__armv7_8h_source_1l00220"/>00220 {
<anchor xml:id="_cachel1__armv7_8h_source_1l00221"/>00221 <emphasis role="preprocessor">&#32;&#32;#if&#32;defined&#32;(__DCACHE_PRESENT)&#32;&amp;&amp;&#32;(__DCACHE_PRESENT&#32;==&#32;1U)</emphasis>
<anchor xml:id="_cachel1__armv7_8h_source_1l00222"/>00222 &#32;&#32;&#32;&#32;uint32_t&#32;ccsidr;
<anchor xml:id="_cachel1__armv7_8h_source_1l00223"/>00223 &#32;&#32;&#32;&#32;uint32_t&#32;sets;
<anchor xml:id="_cachel1__armv7_8h_source_1l00224"/>00224 &#32;&#32;&#32;&#32;uint32_t&#32;ways;
<anchor xml:id="_cachel1__armv7_8h_source_1l00225"/>00225 
<anchor xml:id="_cachel1__armv7_8h_source_1l00226"/>00226 &#32;&#32;&#32;&#32;<link linkend="_group___c_m_s_i_s___c_o_r_e_1gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</link>-&gt;CSSELR&#32;=&#32;0U;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;<emphasis role="comment">/*&#32;select&#32;Level&#32;1&#32;data&#32;cache&#32;*/</emphasis>
<anchor xml:id="_cachel1__armv7_8h_source_1l00227"/>00227 &#32;&#32;&#32;&#32;<link linkend="_group___c_m_s_i_s___core___instruction_interface_1ga067d257a2b34565410acefb5afef2203">__DSB</link>();
<anchor xml:id="_cachel1__armv7_8h_source_1l00228"/>00228 
<anchor xml:id="_cachel1__armv7_8h_source_1l00229"/>00229 &#32;&#32;&#32;&#32;ccsidr&#32;=&#32;<link linkend="_group___c_m_s_i_s___c_o_r_e_1gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</link>-&gt;CCSIDR;
<anchor xml:id="_cachel1__armv7_8h_source_1l00230"/>00230 
<anchor xml:id="_cachel1__armv7_8h_source_1l00231"/>00231 &#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;<emphasis role="comment">/*&#32;invalidate&#32;D-Cache&#32;*/</emphasis>
<anchor xml:id="_cachel1__armv7_8h_source_1l00232"/>00232 &#32;&#32;&#32;&#32;sets&#32;=&#32;(uint32_t)(CCSIDR_SETS(ccsidr));
<anchor xml:id="_cachel1__armv7_8h_source_1l00233"/>00233 &#32;&#32;&#32;&#32;<emphasis role="keywordflow">do</emphasis>&#32;{
<anchor xml:id="_cachel1__armv7_8h_source_1l00234"/>00234 &#32;&#32;&#32;&#32;&#32;&#32;ways&#32;=&#32;(uint32_t)(CCSIDR_WAYS(ccsidr));
<anchor xml:id="_cachel1__armv7_8h_source_1l00235"/>00235 &#32;&#32;&#32;&#32;&#32;&#32;<emphasis role="keywordflow">do</emphasis>&#32;{
<anchor xml:id="_cachel1__armv7_8h_source_1l00236"/>00236 &#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;<link linkend="_group___c_m_s_i_s___c_o_r_e_1gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</link>-&gt;DCISW&#32;=&#32;(((sets&#32;&lt;&lt;&#32;<link linkend="_group___c_m_s_i_s___c_o_r_e_1gaea6bd5b7d1c47c7db06afdecc6e49281">SCB_DCISW_SET_Pos</link>)&#32;&amp;&#32;<link linkend="_group___c_m_s_i_s___c_o_r_e_1gab08fbef94f7d068a7c0217e074c697f9">SCB_DCISW_SET_Msk</link>)&#32;|
<anchor xml:id="_cachel1__armv7_8h_source_1l00237"/>00237 &#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;((ways&#32;&lt;&lt;&#32;<link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa6a2a5e1707c9ef277e67dacd4e247fd">SCB_DCISW_WAY_Pos</link>)&#32;&amp;&#32;<link linkend="_group___c_m_s_i_s___c_o_r_e_1gabfe6096a36807e0b7e1d09a06ef1d750">SCB_DCISW_WAY_Msk</link>)&#32;&#32;);
<anchor xml:id="_cachel1__armv7_8h_source_1l00238"/>00238 <emphasis role="preprocessor">&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;#if&#32;defined&#32;(&#32;__CC_ARM&#32;)</emphasis>
<anchor xml:id="_cachel1__armv7_8h_source_1l00239"/>00239 &#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;__schedule_barrier();
<anchor xml:id="_cachel1__armv7_8h_source_1l00240"/>00240 <emphasis role="preprocessor">&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;#endif</emphasis>
<anchor xml:id="_cachel1__armv7_8h_source_1l00241"/>00241 &#32;&#32;&#32;&#32;&#32;&#32;}&#32;<emphasis role="keywordflow">while</emphasis>&#32;(ways--&#32;!=&#32;0U);
<anchor xml:id="_cachel1__armv7_8h_source_1l00242"/>00242 &#32;&#32;&#32;&#32;}&#32;<emphasis role="keywordflow">while</emphasis>(sets--&#32;!=&#32;0U);
<anchor xml:id="_cachel1__armv7_8h_source_1l00243"/>00243 
<anchor xml:id="_cachel1__armv7_8h_source_1l00244"/>00244 &#32;&#32;&#32;&#32;<link linkend="_group___c_m_s_i_s___core___instruction_interface_1ga067d257a2b34565410acefb5afef2203">__DSB</link>();
<anchor xml:id="_cachel1__armv7_8h_source_1l00245"/>00245 &#32;&#32;&#32;&#32;<link linkend="_group___c_m_s_i_s___core___instruction_interface_1gaad233022e850a009fc6f7602be1182f6">__ISB</link>();
<anchor xml:id="_cachel1__armv7_8h_source_1l00246"/>00246 <emphasis role="preprocessor">&#32;&#32;#endif</emphasis>
<anchor xml:id="_cachel1__armv7_8h_source_1l00247"/>00247 }
<anchor xml:id="_cachel1__armv7_8h_source_1l00248"/>00248 
<anchor xml:id="_cachel1__armv7_8h_source_1l00249"/>00249 
<anchor xml:id="_cachel1__armv7_8h_source_1l00254"/><link linkend="_group___c_m_s_i_s___core___cache_functions_1gaf5585be5547cc60585d702a6129f4c17">00254</link> __STATIC_FORCEINLINE&#32;<emphasis role="keywordtype">void</emphasis>&#32;<link linkend="_group___c_m_s_i_s___core___cache_functions_1gaf5585be5547cc60585d702a6129f4c17">SCB_CleanDCache</link>&#32;(<emphasis role="keywordtype">void</emphasis>)
<anchor xml:id="_cachel1__armv7_8h_source_1l00255"/>00255 {
<anchor xml:id="_cachel1__armv7_8h_source_1l00256"/>00256 <emphasis role="preprocessor">&#32;&#32;#if&#32;defined&#32;(__DCACHE_PRESENT)&#32;&amp;&amp;&#32;(__DCACHE_PRESENT&#32;==&#32;1U)</emphasis>
<anchor xml:id="_cachel1__armv7_8h_source_1l00257"/>00257 &#32;&#32;&#32;&#32;uint32_t&#32;ccsidr;
<anchor xml:id="_cachel1__armv7_8h_source_1l00258"/>00258 &#32;&#32;&#32;&#32;uint32_t&#32;sets;
<anchor xml:id="_cachel1__armv7_8h_source_1l00259"/>00259 &#32;&#32;&#32;&#32;uint32_t&#32;ways;
<anchor xml:id="_cachel1__armv7_8h_source_1l00260"/>00260 
<anchor xml:id="_cachel1__armv7_8h_source_1l00261"/>00261 &#32;&#32;&#32;&#32;<link linkend="_group___c_m_s_i_s___c_o_r_e_1gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</link>-&gt;CSSELR&#32;=&#32;0U;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;<emphasis role="comment">/*&#32;select&#32;Level&#32;1&#32;data&#32;cache&#32;*/</emphasis>
<anchor xml:id="_cachel1__armv7_8h_source_1l00262"/>00262 &#32;&#32;&#32;&#32;<link linkend="_group___c_m_s_i_s___core___instruction_interface_1ga067d257a2b34565410acefb5afef2203">__DSB</link>();
<anchor xml:id="_cachel1__armv7_8h_source_1l00263"/>00263 
<anchor xml:id="_cachel1__armv7_8h_source_1l00264"/>00264 &#32;&#32;&#32;&#32;ccsidr&#32;=&#32;<link linkend="_group___c_m_s_i_s___c_o_r_e_1gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</link>-&gt;CCSIDR;
<anchor xml:id="_cachel1__armv7_8h_source_1l00265"/>00265 
<anchor xml:id="_cachel1__armv7_8h_source_1l00266"/>00266 &#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;<emphasis role="comment">/*&#32;clean&#32;D-Cache&#32;*/</emphasis>
<anchor xml:id="_cachel1__armv7_8h_source_1l00267"/>00267 &#32;&#32;&#32;&#32;sets&#32;=&#32;(uint32_t)(CCSIDR_SETS(ccsidr));
<anchor xml:id="_cachel1__armv7_8h_source_1l00268"/>00268 &#32;&#32;&#32;&#32;<emphasis role="keywordflow">do</emphasis>&#32;{
<anchor xml:id="_cachel1__armv7_8h_source_1l00269"/>00269 &#32;&#32;&#32;&#32;&#32;&#32;ways&#32;=&#32;(uint32_t)(CCSIDR_WAYS(ccsidr));
<anchor xml:id="_cachel1__armv7_8h_source_1l00270"/>00270 &#32;&#32;&#32;&#32;&#32;&#32;<emphasis role="keywordflow">do</emphasis>&#32;{
<anchor xml:id="_cachel1__armv7_8h_source_1l00271"/>00271 &#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;<link linkend="_group___c_m_s_i_s___c_o_r_e_1gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</link>-&gt;DCCSW&#32;=&#32;(((sets&#32;&lt;&lt;&#32;<link linkend="_group___c_m_s_i_s___c_o_r_e_1gae93985adc38a127bc8dc909ac58e8fea">SCB_DCCSW_SET_Pos</link>)&#32;&amp;&#32;<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga669e16d98c8ea0e66afb04641971d98c">SCB_DCCSW_SET_Msk</link>)&#32;|
<anchor xml:id="_cachel1__armv7_8h_source_1l00272"/>00272 &#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;((ways&#32;&lt;&lt;&#32;<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga6cac2d69791e13af276d8306c796925f">SCB_DCCSW_WAY_Pos</link>)&#32;&amp;&#32;<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8374e67655ac524284c9bb59eb2efa23">SCB_DCCSW_WAY_Msk</link>)&#32;&#32;);
<anchor xml:id="_cachel1__armv7_8h_source_1l00273"/>00273 <emphasis role="preprocessor">&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;#if&#32;defined&#32;(&#32;__CC_ARM&#32;)</emphasis>
<anchor xml:id="_cachel1__armv7_8h_source_1l00274"/>00274 &#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;__schedule_barrier();
<anchor xml:id="_cachel1__armv7_8h_source_1l00275"/>00275 <emphasis role="preprocessor">&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;#endif</emphasis>
<anchor xml:id="_cachel1__armv7_8h_source_1l00276"/>00276 &#32;&#32;&#32;&#32;&#32;&#32;}&#32;<emphasis role="keywordflow">while</emphasis>&#32;(ways--&#32;!=&#32;0U);
<anchor xml:id="_cachel1__armv7_8h_source_1l00277"/>00277 &#32;&#32;&#32;&#32;}&#32;<emphasis role="keywordflow">while</emphasis>(sets--&#32;!=&#32;0U);
<anchor xml:id="_cachel1__armv7_8h_source_1l00278"/>00278 
<anchor xml:id="_cachel1__armv7_8h_source_1l00279"/>00279 &#32;&#32;&#32;&#32;<link linkend="_group___c_m_s_i_s___core___instruction_interface_1ga067d257a2b34565410acefb5afef2203">__DSB</link>();
<anchor xml:id="_cachel1__armv7_8h_source_1l00280"/>00280 &#32;&#32;&#32;&#32;<link linkend="_group___c_m_s_i_s___core___instruction_interface_1gaad233022e850a009fc6f7602be1182f6">__ISB</link>();
<anchor xml:id="_cachel1__armv7_8h_source_1l00281"/>00281 <emphasis role="preprocessor">&#32;&#32;#endif</emphasis>
<anchor xml:id="_cachel1__armv7_8h_source_1l00282"/>00282 }
<anchor xml:id="_cachel1__armv7_8h_source_1l00283"/>00283 
<anchor xml:id="_cachel1__armv7_8h_source_1l00284"/>00284 
<anchor xml:id="_cachel1__armv7_8h_source_1l00289"/><link linkend="_group___c_m_s_i_s___core___cache_functions_1ga5b22ca58709fadc326da83197a2f28bb">00289</link> __STATIC_FORCEINLINE&#32;<emphasis role="keywordtype">void</emphasis>&#32;<link linkend="_group___c_m_s_i_s___core___cache_functions_1ga5b22ca58709fadc326da83197a2f28bb">SCB_CleanInvalidateDCache</link>&#32;(<emphasis role="keywordtype">void</emphasis>)
<anchor xml:id="_cachel1__armv7_8h_source_1l00290"/>00290 {
<anchor xml:id="_cachel1__armv7_8h_source_1l00291"/>00291 <emphasis role="preprocessor">&#32;&#32;#if&#32;defined&#32;(__DCACHE_PRESENT)&#32;&amp;&amp;&#32;(__DCACHE_PRESENT&#32;==&#32;1U)</emphasis>
<anchor xml:id="_cachel1__armv7_8h_source_1l00292"/>00292 &#32;&#32;&#32;&#32;uint32_t&#32;ccsidr;
<anchor xml:id="_cachel1__armv7_8h_source_1l00293"/>00293 &#32;&#32;&#32;&#32;uint32_t&#32;sets;
<anchor xml:id="_cachel1__armv7_8h_source_1l00294"/>00294 &#32;&#32;&#32;&#32;uint32_t&#32;ways;
<anchor xml:id="_cachel1__armv7_8h_source_1l00295"/>00295 
<anchor xml:id="_cachel1__armv7_8h_source_1l00296"/>00296 &#32;&#32;&#32;&#32;<link linkend="_group___c_m_s_i_s___c_o_r_e_1gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</link>-&gt;CSSELR&#32;=&#32;0U;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;<emphasis role="comment">/*&#32;select&#32;Level&#32;1&#32;data&#32;cache&#32;*/</emphasis>
<anchor xml:id="_cachel1__armv7_8h_source_1l00297"/>00297 &#32;&#32;&#32;&#32;<link linkend="_group___c_m_s_i_s___core___instruction_interface_1ga067d257a2b34565410acefb5afef2203">__DSB</link>();
<anchor xml:id="_cachel1__armv7_8h_source_1l00298"/>00298 
<anchor xml:id="_cachel1__armv7_8h_source_1l00299"/>00299 &#32;&#32;&#32;&#32;ccsidr&#32;=&#32;<link linkend="_group___c_m_s_i_s___c_o_r_e_1gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</link>-&gt;CCSIDR;
<anchor xml:id="_cachel1__armv7_8h_source_1l00300"/>00300 
<anchor xml:id="_cachel1__armv7_8h_source_1l00301"/>00301 &#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;<emphasis role="comment">/*&#32;clean&#32;&amp;&#32;invalidate&#32;D-Cache&#32;*/</emphasis>
<anchor xml:id="_cachel1__armv7_8h_source_1l00302"/>00302 &#32;&#32;&#32;&#32;sets&#32;=&#32;(uint32_t)(CCSIDR_SETS(ccsidr));
<anchor xml:id="_cachel1__armv7_8h_source_1l00303"/>00303 &#32;&#32;&#32;&#32;<emphasis role="keywordflow">do</emphasis>&#32;{
<anchor xml:id="_cachel1__armv7_8h_source_1l00304"/>00304 &#32;&#32;&#32;&#32;&#32;&#32;ways&#32;=&#32;(uint32_t)(CCSIDR_WAYS(ccsidr));
<anchor xml:id="_cachel1__armv7_8h_source_1l00305"/>00305 &#32;&#32;&#32;&#32;&#32;&#32;<emphasis role="keywordflow">do</emphasis>&#32;{
<anchor xml:id="_cachel1__armv7_8h_source_1l00306"/>00306 &#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;<link linkend="_group___c_m_s_i_s___c_o_r_e_1gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</link>-&gt;DCCISW&#32;=&#32;(((sets&#32;&lt;&lt;&#32;<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga525f1bb9849e89b3eafbd53dcd51e296">SCB_DCCISW_SET_Pos</link>)&#32;&amp;&#32;<link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf1b0bea5ab77d4ad7d5c21e77ca463ad">SCB_DCCISW_SET_Msk</link>)&#32;|
<anchor xml:id="_cachel1__armv7_8h_source_1l00307"/>00307 &#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;((ways&#32;&lt;&lt;&#32;<link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa90bd0b36679219d6a2144eba6eb96cd">SCB_DCCISW_WAY_Pos</link>)&#32;&amp;&#32;<link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf2269bbe0bc7705e1da8f5ee0f581054">SCB_DCCISW_WAY_Msk</link>)&#32;&#32;);
<anchor xml:id="_cachel1__armv7_8h_source_1l00308"/>00308 <emphasis role="preprocessor">&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;#if&#32;defined&#32;(&#32;__CC_ARM&#32;)</emphasis>
<anchor xml:id="_cachel1__armv7_8h_source_1l00309"/>00309 &#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;__schedule_barrier();
<anchor xml:id="_cachel1__armv7_8h_source_1l00310"/>00310 <emphasis role="preprocessor">&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;#endif</emphasis>
<anchor xml:id="_cachel1__armv7_8h_source_1l00311"/>00311 &#32;&#32;&#32;&#32;&#32;&#32;}&#32;<emphasis role="keywordflow">while</emphasis>&#32;(ways--&#32;!=&#32;0U);
<anchor xml:id="_cachel1__armv7_8h_source_1l00312"/>00312 &#32;&#32;&#32;&#32;}&#32;<emphasis role="keywordflow">while</emphasis>(sets--&#32;!=&#32;0U);
<anchor xml:id="_cachel1__armv7_8h_source_1l00313"/>00313 
<anchor xml:id="_cachel1__armv7_8h_source_1l00314"/>00314 &#32;&#32;&#32;&#32;<link linkend="_group___c_m_s_i_s___core___instruction_interface_1ga067d257a2b34565410acefb5afef2203">__DSB</link>();
<anchor xml:id="_cachel1__armv7_8h_source_1l00315"/>00315 &#32;&#32;&#32;&#32;<link linkend="_group___c_m_s_i_s___core___instruction_interface_1gaad233022e850a009fc6f7602be1182f6">__ISB</link>();
<anchor xml:id="_cachel1__armv7_8h_source_1l00316"/>00316 <emphasis role="preprocessor">&#32;&#32;#endif</emphasis>
<anchor xml:id="_cachel1__armv7_8h_source_1l00317"/>00317 }
<anchor xml:id="_cachel1__armv7_8h_source_1l00318"/>00318 
<anchor xml:id="_cachel1__armv7_8h_source_1l00319"/>00319 
<anchor xml:id="_cachel1__armv7_8h_source_1l00328"/><link linkend="_group___c_m_s_i_s___core___cache_functions_1ga31c2439722ab4dbd0c67b196e3377ca7">00328</link> __STATIC_FORCEINLINE&#32;<emphasis role="keywordtype">void</emphasis>&#32;<link linkend="_group___c_m_s_i_s___core___cache_functions_1ga31c2439722ab4dbd0c67b196e3377ca7">SCB_InvalidateDCache_by_Addr</link>&#32;(<emphasis role="keyword">volatile</emphasis>&#32;<emphasis role="keywordtype">void</emphasis>&#32;*addr,&#32;int32_t&#32;dsize)
<anchor xml:id="_cachel1__armv7_8h_source_1l00329"/>00329 {
<anchor xml:id="_cachel1__armv7_8h_source_1l00330"/>00330 <emphasis role="preprocessor">&#32;&#32;#if&#32;defined&#32;(__DCACHE_PRESENT)&#32;&amp;&amp;&#32;(__DCACHE_PRESENT&#32;==&#32;1U)</emphasis>
<anchor xml:id="_cachel1__armv7_8h_source_1l00331"/>00331 &#32;&#32;&#32;&#32;<emphasis role="keywordflow">if</emphasis>&#32;(&#32;dsize&#32;&gt;&#32;0&#32;)&#32;{
<anchor xml:id="_cachel1__armv7_8h_source_1l00332"/>00332 &#32;&#32;&#32;&#32;&#32;&#32;&#32;int32_t&#32;op_size&#32;=&#32;dsize&#32;+&#32;(((uint32_t)addr)&#32;&amp;&#32;(<link linkend="_group___c_m_s_i_s___core___cache_functions_1ga8f36551f2593cd3715d1e68e37f97f12">__SCB_DCACHE_LINE_SIZE</link>&#32;-&#32;1U));
<anchor xml:id="_cachel1__armv7_8h_source_1l00333"/>00333 &#32;&#32;&#32;&#32;&#32;&#32;uint32_t&#32;op_addr&#32;=&#32;(uint32_t)addr&#32;<emphasis role="comment">/*&#32;&amp;&#32;~(__SCB_DCACHE_LINE_SIZE&#32;-&#32;1U)&#32;*/</emphasis>;
<anchor xml:id="_cachel1__armv7_8h_source_1l00334"/>00334 
<anchor xml:id="_cachel1__armv7_8h_source_1l00335"/>00335 &#32;&#32;&#32;&#32;&#32;&#32;<link linkend="_group___c_m_s_i_s___core___instruction_interface_1ga067d257a2b34565410acefb5afef2203">__DSB</link>();
<anchor xml:id="_cachel1__armv7_8h_source_1l00336"/>00336 
<anchor xml:id="_cachel1__armv7_8h_source_1l00337"/>00337 &#32;&#32;&#32;&#32;&#32;&#32;<emphasis role="keywordflow">do</emphasis>&#32;{
<anchor xml:id="_cachel1__armv7_8h_source_1l00338"/>00338 &#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;<link linkend="_group___c_m_s_i_s___c_o_r_e_1gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</link>-&gt;DCIMVAC&#32;=&#32;op_addr;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;<emphasis role="comment">/*&#32;register&#32;accepts&#32;only&#32;32byte&#32;aligned&#32;values,&#32;only&#32;bits&#32;31..5&#32;are&#32;valid&#32;*/</emphasis>
<anchor xml:id="_cachel1__armv7_8h_source_1l00339"/>00339 &#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;op_addr&#32;+=&#32;<link linkend="_group___c_m_s_i_s___core___cache_functions_1ga8f36551f2593cd3715d1e68e37f97f12">__SCB_DCACHE_LINE_SIZE</link>;
<anchor xml:id="_cachel1__armv7_8h_source_1l00340"/>00340 &#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;op_size&#32;-=&#32;<link linkend="_group___c_m_s_i_s___core___cache_functions_1ga8f36551f2593cd3715d1e68e37f97f12">__SCB_DCACHE_LINE_SIZE</link>;
<anchor xml:id="_cachel1__armv7_8h_source_1l00341"/>00341 &#32;&#32;&#32;&#32;&#32;&#32;}&#32;<emphasis role="keywordflow">while</emphasis>&#32;(&#32;op_size&#32;&gt;&#32;0&#32;);
<anchor xml:id="_cachel1__armv7_8h_source_1l00342"/>00342 
<anchor xml:id="_cachel1__armv7_8h_source_1l00343"/>00343 &#32;&#32;&#32;&#32;&#32;&#32;<link linkend="_group___c_m_s_i_s___core___instruction_interface_1ga067d257a2b34565410acefb5afef2203">__DSB</link>();
<anchor xml:id="_cachel1__armv7_8h_source_1l00344"/>00344 &#32;&#32;&#32;&#32;&#32;&#32;<link linkend="_group___c_m_s_i_s___core___instruction_interface_1gaad233022e850a009fc6f7602be1182f6">__ISB</link>();
<anchor xml:id="_cachel1__armv7_8h_source_1l00345"/>00345 &#32;&#32;&#32;&#32;}
<anchor xml:id="_cachel1__armv7_8h_source_1l00346"/>00346 <emphasis role="preprocessor">&#32;&#32;#endif</emphasis>
<anchor xml:id="_cachel1__armv7_8h_source_1l00347"/>00347 }
<anchor xml:id="_cachel1__armv7_8h_source_1l00348"/>00348 
<anchor xml:id="_cachel1__armv7_8h_source_1l00349"/>00349 
<anchor xml:id="_cachel1__armv7_8h_source_1l00358"/><link linkend="_group___c_m_s_i_s___core___cache_functions_1gabc9e51347dca344c72948c3dba0364fd">00358</link> __STATIC_FORCEINLINE&#32;<emphasis role="keywordtype">void</emphasis>&#32;<link linkend="_group___c_m_s_i_s___core___cache_functions_1gabc9e51347dca344c72948c3dba0364fd">SCB_CleanDCache_by_Addr</link>&#32;(<emphasis role="keyword">volatile</emphasis>&#32;<emphasis role="keywordtype">void</emphasis>&#32;*addr,&#32;int32_t&#32;dsize)
<anchor xml:id="_cachel1__armv7_8h_source_1l00359"/>00359 {
<anchor xml:id="_cachel1__armv7_8h_source_1l00360"/>00360 <emphasis role="preprocessor">&#32;&#32;#if&#32;defined&#32;(__DCACHE_PRESENT)&#32;&amp;&amp;&#32;(__DCACHE_PRESENT&#32;==&#32;1U)</emphasis>
<anchor xml:id="_cachel1__armv7_8h_source_1l00361"/>00361 &#32;&#32;&#32;&#32;<emphasis role="keywordflow">if</emphasis>&#32;(&#32;dsize&#32;&gt;&#32;0&#32;)&#32;{
<anchor xml:id="_cachel1__armv7_8h_source_1l00362"/>00362 &#32;&#32;&#32;&#32;&#32;&#32;&#32;int32_t&#32;op_size&#32;=&#32;dsize&#32;+&#32;(((uint32_t)addr)&#32;&amp;&#32;(<link linkend="_group___c_m_s_i_s___core___cache_functions_1ga8f36551f2593cd3715d1e68e37f97f12">__SCB_DCACHE_LINE_SIZE</link>&#32;-&#32;1U));
<anchor xml:id="_cachel1__armv7_8h_source_1l00363"/>00363 &#32;&#32;&#32;&#32;&#32;&#32;uint32_t&#32;op_addr&#32;=&#32;(uint32_t)addr&#32;<emphasis role="comment">/*&#32;&amp;&#32;~(__SCB_DCACHE_LINE_SIZE&#32;-&#32;1U)&#32;*/</emphasis>;
<anchor xml:id="_cachel1__armv7_8h_source_1l00364"/>00364 
<anchor xml:id="_cachel1__armv7_8h_source_1l00365"/>00365 &#32;&#32;&#32;&#32;&#32;&#32;<link linkend="_group___c_m_s_i_s___core___instruction_interface_1ga067d257a2b34565410acefb5afef2203">__DSB</link>();
<anchor xml:id="_cachel1__armv7_8h_source_1l00366"/>00366 
<anchor xml:id="_cachel1__armv7_8h_source_1l00367"/>00367 &#32;&#32;&#32;&#32;&#32;&#32;<emphasis role="keywordflow">do</emphasis>&#32;{
<anchor xml:id="_cachel1__armv7_8h_source_1l00368"/>00368 &#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;<link linkend="_group___c_m_s_i_s___c_o_r_e_1gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</link>-&gt;DCCMVAC&#32;=&#32;op_addr;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;<emphasis role="comment">/*&#32;register&#32;accepts&#32;only&#32;32byte&#32;aligned&#32;values,&#32;only&#32;bits&#32;31..5&#32;are&#32;valid&#32;*/</emphasis>
<anchor xml:id="_cachel1__armv7_8h_source_1l00369"/>00369 &#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;op_addr&#32;+=&#32;<link linkend="_group___c_m_s_i_s___core___cache_functions_1ga8f36551f2593cd3715d1e68e37f97f12">__SCB_DCACHE_LINE_SIZE</link>;
<anchor xml:id="_cachel1__armv7_8h_source_1l00370"/>00370 &#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;op_size&#32;-=&#32;<link linkend="_group___c_m_s_i_s___core___cache_functions_1ga8f36551f2593cd3715d1e68e37f97f12">__SCB_DCACHE_LINE_SIZE</link>;
<anchor xml:id="_cachel1__armv7_8h_source_1l00371"/>00371 &#32;&#32;&#32;&#32;&#32;&#32;}&#32;<emphasis role="keywordflow">while</emphasis>&#32;(&#32;op_size&#32;&gt;&#32;0&#32;);
<anchor xml:id="_cachel1__armv7_8h_source_1l00372"/>00372 
<anchor xml:id="_cachel1__armv7_8h_source_1l00373"/>00373 &#32;&#32;&#32;&#32;&#32;&#32;<link linkend="_group___c_m_s_i_s___core___instruction_interface_1ga067d257a2b34565410acefb5afef2203">__DSB</link>();
<anchor xml:id="_cachel1__armv7_8h_source_1l00374"/>00374 &#32;&#32;&#32;&#32;&#32;&#32;<link linkend="_group___c_m_s_i_s___core___instruction_interface_1gaad233022e850a009fc6f7602be1182f6">__ISB</link>();
<anchor xml:id="_cachel1__armv7_8h_source_1l00375"/>00375 &#32;&#32;&#32;&#32;}
<anchor xml:id="_cachel1__armv7_8h_source_1l00376"/>00376 <emphasis role="preprocessor">&#32;&#32;#endif</emphasis>
<anchor xml:id="_cachel1__armv7_8h_source_1l00377"/>00377 }
<anchor xml:id="_cachel1__armv7_8h_source_1l00378"/>00378 
<anchor xml:id="_cachel1__armv7_8h_source_1l00379"/>00379 
<anchor xml:id="_cachel1__armv7_8h_source_1l00388"/><link linkend="_group___c_m_s_i_s___core___cache_functions_1ga83fe294bcc60d3c4f1c279f13477dda7">00388</link> __STATIC_FORCEINLINE&#32;<emphasis role="keywordtype">void</emphasis>&#32;<link linkend="_group___c_m_s_i_s___core___cache_functions_1ga83fe294bcc60d3c4f1c279f13477dda7">SCB_CleanInvalidateDCache_by_Addr</link>&#32;(<emphasis role="keyword">volatile</emphasis>&#32;<emphasis role="keywordtype">void</emphasis>&#32;*addr,&#32;int32_t&#32;dsize)
<anchor xml:id="_cachel1__armv7_8h_source_1l00389"/>00389 {
<anchor xml:id="_cachel1__armv7_8h_source_1l00390"/>00390 <emphasis role="preprocessor">&#32;&#32;#if&#32;defined&#32;(__DCACHE_PRESENT)&#32;&amp;&amp;&#32;(__DCACHE_PRESENT&#32;==&#32;1U)</emphasis>
<anchor xml:id="_cachel1__armv7_8h_source_1l00391"/>00391 &#32;&#32;&#32;&#32;<emphasis role="keywordflow">if</emphasis>&#32;(&#32;dsize&#32;&gt;&#32;0&#32;)&#32;{
<anchor xml:id="_cachel1__armv7_8h_source_1l00392"/>00392 &#32;&#32;&#32;&#32;&#32;&#32;&#32;int32_t&#32;op_size&#32;=&#32;dsize&#32;+&#32;(((uint32_t)addr)&#32;&amp;&#32;(<link linkend="_group___c_m_s_i_s___core___cache_functions_1ga8f36551f2593cd3715d1e68e37f97f12">__SCB_DCACHE_LINE_SIZE</link>&#32;-&#32;1U));
<anchor xml:id="_cachel1__armv7_8h_source_1l00393"/>00393 &#32;&#32;&#32;&#32;&#32;&#32;uint32_t&#32;op_addr&#32;=&#32;(uint32_t)addr&#32;<emphasis role="comment">/*&#32;&amp;&#32;~(__SCB_DCACHE_LINE_SIZE&#32;-&#32;1U)&#32;*/</emphasis>;
<anchor xml:id="_cachel1__armv7_8h_source_1l00394"/>00394 
<anchor xml:id="_cachel1__armv7_8h_source_1l00395"/>00395 &#32;&#32;&#32;&#32;&#32;&#32;<link linkend="_group___c_m_s_i_s___core___instruction_interface_1ga067d257a2b34565410acefb5afef2203">__DSB</link>();
<anchor xml:id="_cachel1__armv7_8h_source_1l00396"/>00396 
<anchor xml:id="_cachel1__armv7_8h_source_1l00397"/>00397 &#32;&#32;&#32;&#32;&#32;&#32;<emphasis role="keywordflow">do</emphasis>&#32;{
<anchor xml:id="_cachel1__armv7_8h_source_1l00398"/>00398 &#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;<link linkend="_group___c_m_s_i_s___c_o_r_e_1gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</link>-&gt;DCCIMVAC&#32;=&#32;op_addr;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;<emphasis role="comment">/*&#32;register&#32;accepts&#32;only&#32;32byte&#32;aligned&#32;values,&#32;only&#32;bits&#32;31..5&#32;are&#32;valid&#32;*/</emphasis>
<anchor xml:id="_cachel1__armv7_8h_source_1l00399"/>00399 &#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;op_addr&#32;+=&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;<link linkend="_group___c_m_s_i_s___core___cache_functions_1ga8f36551f2593cd3715d1e68e37f97f12">__SCB_DCACHE_LINE_SIZE</link>;
<anchor xml:id="_cachel1__armv7_8h_source_1l00400"/>00400 &#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;op_size&#32;-=&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;<link linkend="_group___c_m_s_i_s___core___cache_functions_1ga8f36551f2593cd3715d1e68e37f97f12">__SCB_DCACHE_LINE_SIZE</link>;
<anchor xml:id="_cachel1__armv7_8h_source_1l00401"/>00401 &#32;&#32;&#32;&#32;&#32;&#32;}&#32;<emphasis role="keywordflow">while</emphasis>&#32;(&#32;op_size&#32;&gt;&#32;0&#32;);
<anchor xml:id="_cachel1__armv7_8h_source_1l00402"/>00402 
<anchor xml:id="_cachel1__armv7_8h_source_1l00403"/>00403 &#32;&#32;&#32;&#32;&#32;&#32;<link linkend="_group___c_m_s_i_s___core___instruction_interface_1ga067d257a2b34565410acefb5afef2203">__DSB</link>();
<anchor xml:id="_cachel1__armv7_8h_source_1l00404"/>00404 &#32;&#32;&#32;&#32;&#32;&#32;<link linkend="_group___c_m_s_i_s___core___instruction_interface_1gaad233022e850a009fc6f7602be1182f6">__ISB</link>();
<anchor xml:id="_cachel1__armv7_8h_source_1l00405"/>00405 &#32;&#32;&#32;&#32;}
<anchor xml:id="_cachel1__armv7_8h_source_1l00406"/>00406 <emphasis role="preprocessor">&#32;&#32;#endif</emphasis>
<anchor xml:id="_cachel1__armv7_8h_source_1l00407"/>00407 }
<anchor xml:id="_cachel1__armv7_8h_source_1l00408"/>00408 
<anchor xml:id="_cachel1__armv7_8h_source_1l00411"/>00411 <emphasis role="preprocessor">#endif&#32;</emphasis><emphasis role="comment">/*&#32;ARM_CACHEL1_ARMV7_H&#32;*/</emphasis><emphasis role="preprocessor"></emphasis>
</programlisting></section>
