// Seed: 3401806938
module module_0 (
    input uwire id_0
);
endmodule
module module_1 (
    input wor id_0,
    output tri1 id_1,
    input wire id_2,
    output tri id_3,
    inout supply1 id_4,
    output wand id_5,
    input tri0 id_6,
    input wire id_7,
    input wire id_8,
    input supply0 id_9,
    output supply0 id_10,
    input supply0 id_11,
    output wire id_12,
    output supply1 id_13,
    output uwire id_14,
    output supply1 id_15,
    output wand id_16,
    output tri1 id_17,
    input tri1 id_18,
    input tri1 id_19,
    input tri0 id_20,
    input tri id_21,
    input tri id_22,
    input wire id_23,
    input wire id_24,
    input wand id_25,
    output wand id_26,
    input wand id_27,
    output supply0 id_28,
    input supply1 id_29,
    input wand id_30,
    input wand id_31,
    input tri id_32,
    input tri id_33,
    output supply0 id_34,
    input wor id_35,
    input tri id_36,
    input wor id_37,
    input uwire id_38
    , id_47,
    output uwire id_39,
    input uwire id_40,
    input wire id_41,
    input uwire id_42,
    input wand id_43,
    input wor id_44,
    input uwire id_45
);
  tri id_48;
  assign id_48 = 1;
  module_0(
      id_4
  ); id_49(
      1, 1'd0, 1, id_49, (1), 1, 1, 1, 1
  );
  xnor (
      id_4,
      id_43,
      id_47,
      id_42,
      id_27,
      id_40,
      id_21,
      id_29,
      id_37,
      id_41,
      id_36,
      id_45,
      id_11,
      id_18,
      id_31,
      id_38,
      id_7,
      id_44,
      id_30,
      id_6,
      id_2,
      id_48,
      id_35,
      id_0,
      id_32,
      id_9,
      id_22,
      id_20,
      id_25,
      id_19,
      id_8,
      id_33,
      id_23,
      id_24
  );
endmodule
