
L
#Design is defaulting to srcset: %s
437*	planAhead2
	sources_1Z12-437
O
&Design is defaulting to constrset: %s
434*	planAhead2
	constrs_1Z12-434
K
-Analyzing %s Unisim elements for replacement
17*netlist2
23Z29-17
O
2Unisim Transformation completed in %s CPU seconds
28*netlist2
0Z29-28
«
Loading clock regions from %s
13*device2t
r/proj/xbuilds/2013.1_daily_latest/installs/lin64/Vivado/2013.1/data/parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xmlZ21-13
¬
Loading clock buffers from %s
11*device2u
s/proj/xbuilds/2013.1_daily_latest/installs/lin64/Vivado/2013.1/data/parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xmlZ21-11
¬
&Loading clock placement rules from %s
318*place2l
j/proj/xbuilds/2013.1_daily_latest/installs/lin64/Vivado/2013.1/data/parts/xilinx/zynq/ClockPlacerRules.xmlZ30-318
ª
)Loading package pin functions from %s...
17*device2h
f/proj/xbuilds/2013.1_daily_latest/installs/lin64/Vivado/2013.1/data/parts/xilinx/zynq/PinFunctions.xmlZ21-17
¨
Loading package from %s
16*device2w
u/proj/xbuilds/2013.1_daily_latest/installs/lin64/Vivado/2013.1/data/parts/xilinx/zynq/zynq/xc7z020/clg484/Package.xmlZ21-16
Ÿ
Loading io standards from %s
15*device2i
g/proj/xbuilds/2013.1_daily_latest/installs/lin64/Vivado/2013.1/data/./parts/xilinx/zynq/IOStandards.xmlZ21-15
¦
/Loading list of drcs for the architecture : %s
17*drc2a
_/proj/xbuilds/2013.1_daily_latest/installs/lin64/Vivado/2013.1/data/./parts/xilinx/zynq/drc.xmlZ23-17
¾
Parsing XDC File [%s]
179*designutils2‡
„/group/mvico/users/elzinga/designs/zc702_hdmi_out/project_1/project_1.runs/impl_1/.Xil/Vivado-21524-xcoapps53/dcp/zc702_hdmi_out.xdcZ20-179
Ç
Finished Parsing XDC File [%s]
178*designutils2‡
„/group/mvico/users/elzinga/designs/zc702_hdmi_out/project_1/project_1.runs/impl_1/.Xil/Vivado-21524-xcoapps53/dcp/zc702_hdmi_out.xdcZ20-178
c
!Unisim Transformation Summary:
%s111*project2'
%No Unisim elements were transformed.
Z1-111
1
%Phase 0 | Netlist Checksum: fa5570b3
*common
¡
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2
link_design: 2

00:00:222

00:00:232	
700.9342	
537.297Z17-268


End Record