Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Jul 16 11:39:14 2025
| Host         : Marian running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file test_env_timing_summary_routed.rpt -pb test_env_timing_summary_routed.pb -rpx test_env_timing_summary_routed.rpx -warn_on_violation
| Design       : test_env
| Device       : 7a100ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert   1           
TIMING-18  Warning   Missing input or output delay  36          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (23)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (23)
--------------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.975        0.000                      0                  807        0.192        0.000                      0                  807        3.750        0.000                       0                   192  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.975        0.000                      0                  777        0.192        0.000                      0                  777        3.750        0.000                       0                   192  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              5.544        0.000                      0                   30        0.799        0.000                      0                   30  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.975ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.192ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.975ns  (required time - arrival time)
  Source:                 IFetch_test/PC_out_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ID_test/reg_file_reg_r2_0_31_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.610ns  (logic 2.444ns (28.384%)  route 6.166ns (71.616%))
  Logic Levels:           6  (CARRY4=1 LUT5=1 LUT6=2 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.713     5.316    IFetch_test/CLK
    SLICE_X3Y80          FDCE                                         r  IFetch_test/PC_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDCE (Prop_fdce_C_Q)         0.419     5.735 r  IFetch_test/PC_out_reg[5]/Q
                         net (fo=118, routed)         1.448     7.182    IFetch_test/Q[0]
    SLICE_X8Y81          LUT5 (Prop_lut5_I3_O)        0.325     7.507 r  IFetch_test/reg_file_reg_r2_0_31_0_5_i_2/O
                         net (fo=33, routed)          1.014     8.522    ID_test/reg_file_reg_r2_0_31_0_5/ADDRA1
    SLICE_X8Y80          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.350     8.872 r  ID_test/reg_file_reg_r2_0_31_0_5/RAMA/O
                         net (fo=3, routed)           0.979     9.851    IFetch_test/RD2[0]
    SLICE_X5Y80          LUT6 (Prop_lut6_I1_O)        0.328    10.179 r  IFetch_test/i__carry_i_4/O
                         net (fo=1, routed)           0.000    10.179    EX_test/S[0]
    SLICE_X5Y80          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    10.785 r  EX_test/plusOp_inferred__0/i__carry/O[3]
                         net (fo=34, routed)          1.489    12.274    MEM_test/RAM_reg_0_63_1_1/A1
    SLICE_X6Y84          RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.292    12.566 r  MEM_test/RAM_reg_0_63_1_1/SP/O
                         net (fo=2, routed)           0.805    13.371    IFetch_test/MemData[1]
    SLICE_X7Y80          LUT6 (Prop_lut6_I0_O)        0.124    13.495 r  IFetch_test/reg_file_reg_r1_0_31_0_5_i_2/O
                         net (fo=2, routed)           0.431    13.926    ID_test/reg_file_reg_r2_0_31_0_5/DIA1
    SLICE_X8Y80          RAMD32                                       r  ID_test/reg_file_reg_r2_0_31_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.513    14.936    ID_test/reg_file_reg_r2_0_31_0_5/WCLK
    SLICE_X8Y80          RAMD32                                       r  ID_test/reg_file_reg_r2_0_31_0_5/RAMA_D1/CLK
                         clock pessimism              0.259    15.195    
                         clock uncertainty           -0.035    15.159    
    SLICE_X8Y80          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    14.901    ID_test/reg_file_reg_r2_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.901    
                         arrival time                         -13.926    
  -------------------------------------------------------------------
                         slack                                  0.975    

Slack (MET) :             1.013ns  (required time - arrival time)
  Source:                 IFetch_test/PC_out_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ID_test/reg_file_reg_r2_0_31_30_31/DP/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.510ns  (logic 2.698ns (31.706%)  route 5.812ns (68.294%))
  Logic Levels:           7  (CARRY4=2 LUT5=1 LUT6=2 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.713     5.316    IFetch_test/CLK
    SLICE_X3Y80          FDCE                                         r  IFetch_test/PC_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDCE (Prop_fdce_C_Q)         0.419     5.735 r  IFetch_test/PC_out_reg[5]/Q
                         net (fo=118, routed)         1.448     7.182    IFetch_test/Q[0]
    SLICE_X8Y81          LUT5 (Prop_lut5_I3_O)        0.325     7.507 r  IFetch_test/reg_file_reg_r2_0_31_0_5_i_2/O
                         net (fo=33, routed)          1.014     8.522    ID_test/reg_file_reg_r2_0_31_0_5/ADDRA1
    SLICE_X8Y80          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.350     8.872 r  ID_test/reg_file_reg_r2_0_31_0_5/RAMA/O
                         net (fo=3, routed)           0.979     9.851    IFetch_test/RD2[0]
    SLICE_X5Y80          LUT6 (Prop_lut6_I1_O)        0.328    10.179 r  IFetch_test/i__carry_i_4/O
                         net (fo=1, routed)           0.000    10.179    EX_test/S[0]
    SLICE_X5Y80          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.711 r  EX_test/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.711    EX_test/plusOp_inferred__0/i__carry_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.045 r  EX_test/plusOp_inferred__0/i__carry__0/O[1]
                         net (fo=34, routed)          1.082    12.126    MEM_test/RAM_reg_0_63_30_30/A3
    SLICE_X2Y84          RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.286    12.412 r  MEM_test/RAM_reg_0_63_30_30/SP/O
                         net (fo=2, routed)           0.730    13.142    IFetch_test/MemData[30]
    SLICE_X4Y87          LUT6 (Prop_lut6_I0_O)        0.124    13.266 r  IFetch_test/reg_file_reg_r1_0_31_30_31_i_1/O
                         net (fo=4, routed)           0.559    13.825    ID_test/reg_file_reg_r2_0_31_30_31/D
    SLICE_X6Y87          RAMD32                                       r  ID_test/reg_file_reg_r2_0_31_30_31/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.599    15.022    ID_test/reg_file_reg_r2_0_31_30_31/WCLK
    SLICE_X6Y87          RAMD32                                       r  ID_test/reg_file_reg_r2_0_31_30_31/DP/CLK
                         clock pessimism              0.259    15.281    
                         clock uncertainty           -0.035    15.245    
    SLICE_X6Y87          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.407    14.838    ID_test/reg_file_reg_r2_0_31_30_31/DP
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                         -13.825    
  -------------------------------------------------------------------
                         slack                                  1.013    

Slack (MET) :             1.014ns  (required time - arrival time)
  Source:                 IFetch_test/PC_out_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ID_test/reg_file_reg_r1_0_31_12_17/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.750ns  (logic 2.698ns (30.834%)  route 6.052ns (69.166%))
  Logic Levels:           7  (CARRY4=2 LUT5=1 LUT6=2 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.713     5.316    IFetch_test/CLK
    SLICE_X3Y80          FDCE                                         r  IFetch_test/PC_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDCE (Prop_fdce_C_Q)         0.419     5.735 r  IFetch_test/PC_out_reg[5]/Q
                         net (fo=118, routed)         1.448     7.182    IFetch_test/Q[0]
    SLICE_X8Y81          LUT5 (Prop_lut5_I3_O)        0.325     7.507 r  IFetch_test/reg_file_reg_r2_0_31_0_5_i_2/O
                         net (fo=33, routed)          1.014     8.522    ID_test/reg_file_reg_r2_0_31_0_5/ADDRA1
    SLICE_X8Y80          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.350     8.872 r  ID_test/reg_file_reg_r2_0_31_0_5/RAMA/O
                         net (fo=3, routed)           0.979     9.851    IFetch_test/RD2[0]
    SLICE_X5Y80          LUT6 (Prop_lut6_I1_O)        0.328    10.179 r  IFetch_test/i__carry_i_4/O
                         net (fo=1, routed)           0.000    10.179    EX_test/S[0]
    SLICE_X5Y80          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.711 r  EX_test/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.711    EX_test/plusOp_inferred__0/i__carry_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.045 r  EX_test/plusOp_inferred__0/i__carry__0/O[1]
                         net (fo=34, routed)          1.064    12.109    MEM_test/RAM_reg_0_63_12_12/A3
    SLICE_X2Y79          RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.286    12.395 r  MEM_test/RAM_reg_0_63_12_12/SP/O
                         net (fo=2, routed)           1.014    13.409    IFetch_test/MemData[12]
    SLICE_X7Y82          LUT6 (Prop_lut6_I0_O)        0.124    13.533 r  IFetch_test/reg_file_reg_r1_0_31_12_17_i_2/O
                         net (fo=2, routed)           0.533    14.066    ID_test/reg_file_reg_r1_0_31_12_17/DIA0
    SLICE_X6Y82          RAMD32                                       r  ID_test/reg_file_reg_r1_0_31_12_17/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.595    15.018    ID_test/reg_file_reg_r1_0_31_12_17/WCLK
    SLICE_X6Y82          RAMD32                                       r  ID_test/reg_file_reg_r1_0_31_12_17/RAMA/CLK
                         clock pessimism              0.259    15.277    
                         clock uncertainty           -0.035    15.241    
    SLICE_X6Y82          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    15.080    ID_test/reg_file_reg_r1_0_31_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         15.080    
                         arrival time                         -14.066    
  -------------------------------------------------------------------
                         slack                                  1.014    

Slack (MET) :             1.016ns  (required time - arrival time)
  Source:                 IFetch_test/PC_out_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ID_test/reg_file_reg_r1_0_31_18_23/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.654ns  (logic 2.698ns (31.175%)  route 5.956ns (68.825%))
  Logic Levels:           7  (CARRY4=2 LUT5=1 LUT6=2 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.713     5.316    IFetch_test/CLK
    SLICE_X3Y80          FDCE                                         r  IFetch_test/PC_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDCE (Prop_fdce_C_Q)         0.419     5.735 r  IFetch_test/PC_out_reg[5]/Q
                         net (fo=118, routed)         1.448     7.182    IFetch_test/Q[0]
    SLICE_X8Y81          LUT5 (Prop_lut5_I3_O)        0.325     7.507 r  IFetch_test/reg_file_reg_r2_0_31_0_5_i_2/O
                         net (fo=33, routed)          1.014     8.522    ID_test/reg_file_reg_r2_0_31_0_5/ADDRA1
    SLICE_X8Y80          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.350     8.872 r  ID_test/reg_file_reg_r2_0_31_0_5/RAMA/O
                         net (fo=3, routed)           0.979     9.851    IFetch_test/RD2[0]
    SLICE_X5Y80          LUT6 (Prop_lut6_I1_O)        0.328    10.179 r  IFetch_test/i__carry_i_4/O
                         net (fo=1, routed)           0.000    10.179    EX_test/S[0]
    SLICE_X5Y80          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.711 r  EX_test/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.711    EX_test/plusOp_inferred__0/i__carry_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.045 r  EX_test/plusOp_inferred__0/i__carry__0/O[1]
                         net (fo=34, routed)          1.068    12.113    MEM_test/RAM_reg_0_63_19_19/A3
    SLICE_X6Y84          RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.286    12.399 r  MEM_test/RAM_reg_0_63_19_19/SP/O
                         net (fo=2, routed)           0.741    13.140    IFetch_test/MemData[19]
    SLICE_X8Y84          LUT6 (Prop_lut6_I0_O)        0.124    13.264 r  IFetch_test/reg_file_reg_r1_0_31_18_23_i_1/O
                         net (fo=2, routed)           0.706    13.970    ID_test/reg_file_reg_r1_0_31_18_23/DIA1
    SLICE_X6Y86          RAMD32                                       r  ID_test/reg_file_reg_r1_0_31_18_23/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.598    15.021    ID_test/reg_file_reg_r1_0_31_18_23/WCLK
    SLICE_X6Y86          RAMD32                                       r  ID_test/reg_file_reg_r1_0_31_18_23/RAMA_D1/CLK
                         clock pessimism              0.259    15.280    
                         clock uncertainty           -0.035    15.244    
    SLICE_X6Y86          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    14.986    ID_test/reg_file_reg_r1_0_31_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.986    
                         arrival time                         -13.970    
  -------------------------------------------------------------------
                         slack                                  1.016    

Slack (MET) :             1.041ns  (required time - arrival time)
  Source:                 IFetch_test/PC_out_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ID_test/reg_file_reg_r1_0_31_30_31__0/DP/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.650ns  (logic 2.715ns (31.387%)  route 5.935ns (68.613%))
  Logic Levels:           7  (CARRY4=2 LUT5=1 LUT6=2 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.713     5.316    IFetch_test/CLK
    SLICE_X3Y80          FDCE                                         r  IFetch_test/PC_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDCE (Prop_fdce_C_Q)         0.419     5.735 r  IFetch_test/PC_out_reg[5]/Q
                         net (fo=118, routed)         1.448     7.182    IFetch_test/Q[0]
    SLICE_X8Y81          LUT5 (Prop_lut5_I3_O)        0.325     7.507 r  IFetch_test/reg_file_reg_r2_0_31_0_5_i_2/O
                         net (fo=33, routed)          1.014     8.522    ID_test/reg_file_reg_r2_0_31_0_5/ADDRA1
    SLICE_X8Y80          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.350     8.872 r  ID_test/reg_file_reg_r2_0_31_0_5/RAMA/O
                         net (fo=3, routed)           0.979     9.851    IFetch_test/RD2[0]
    SLICE_X5Y80          LUT6 (Prop_lut6_I1_O)        0.328    10.179 r  IFetch_test/i__carry_i_4/O
                         net (fo=1, routed)           0.000    10.179    EX_test/S[0]
    SLICE_X5Y80          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.711 r  EX_test/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.711    EX_test/plusOp_inferred__0/i__carry_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.045 r  EX_test/plusOp_inferred__0/i__carry__0/O[1]
                         net (fo=34, routed)          0.903    11.948    MEM_test/RAM_reg_0_63_31_31/A3
    SLICE_X6Y79          RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.303    12.251 r  MEM_test/RAM_reg_0_63_31_31/SP/O
                         net (fo=2, routed)           1.019    13.270    IFetch_test/MemData[31]
    SLICE_X7Y87          LUT6 (Prop_lut6_I0_O)        0.124    13.394 r  IFetch_test/reg_file_reg_r1_0_31_30_31__0_i_1/O
                         net (fo=4, routed)           0.572    13.966    ID_test/reg_file_reg_r1_0_31_30_31__0/D
    SLICE_X6Y87          RAMD32                                       r  ID_test/reg_file_reg_r1_0_31_30_31__0/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.599    15.022    ID_test/reg_file_reg_r1_0_31_30_31__0/WCLK
    SLICE_X6Y87          RAMD32                                       r  ID_test/reg_file_reg_r1_0_31_30_31__0/DP/CLK
                         clock pessimism              0.259    15.281    
                         clock uncertainty           -0.035    15.245    
    SLICE_X6Y87          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.238    15.007    ID_test/reg_file_reg_r1_0_31_30_31__0/DP
  -------------------------------------------------------------------
                         required time                         15.007    
                         arrival time                         -13.966    
  -------------------------------------------------------------------
                         slack                                  1.041    

Slack (MET) :             1.067ns  (required time - arrival time)
  Source:                 IFetch_test/PC_out_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ID_test/reg_file_reg_r2_0_31_12_17/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.716ns  (logic 2.698ns (30.955%)  route 6.018ns (69.045%))
  Logic Levels:           7  (CARRY4=2 LUT5=1 LUT6=2 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.713     5.316    IFetch_test/CLK
    SLICE_X3Y80          FDCE                                         r  IFetch_test/PC_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDCE (Prop_fdce_C_Q)         0.419     5.735 r  IFetch_test/PC_out_reg[5]/Q
                         net (fo=118, routed)         1.448     7.182    IFetch_test/Q[0]
    SLICE_X8Y81          LUT5 (Prop_lut5_I3_O)        0.325     7.507 r  IFetch_test/reg_file_reg_r2_0_31_0_5_i_2/O
                         net (fo=33, routed)          1.014     8.522    ID_test/reg_file_reg_r2_0_31_0_5/ADDRA1
    SLICE_X8Y80          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.350     8.872 r  ID_test/reg_file_reg_r2_0_31_0_5/RAMA/O
                         net (fo=3, routed)           0.979     9.851    IFetch_test/RD2[0]
    SLICE_X5Y80          LUT6 (Prop_lut6_I1_O)        0.328    10.179 r  IFetch_test/i__carry_i_4/O
                         net (fo=1, routed)           0.000    10.179    EX_test/S[0]
    SLICE_X5Y80          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.711 r  EX_test/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.711    EX_test/plusOp_inferred__0/i__carry_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.045 r  EX_test/plusOp_inferred__0/i__carry__0/O[1]
                         net (fo=34, routed)          1.064    12.109    MEM_test/RAM_reg_0_63_12_12/A3
    SLICE_X2Y79          RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.286    12.395 r  MEM_test/RAM_reg_0_63_12_12/SP/O
                         net (fo=2, routed)           1.014    13.409    IFetch_test/MemData[12]
    SLICE_X7Y82          LUT6 (Prop_lut6_I0_O)        0.124    13.533 r  IFetch_test/reg_file_reg_r1_0_31_12_17_i_2/O
                         net (fo=2, routed)           0.499    14.032    ID_test/reg_file_reg_r2_0_31_12_17/DIA0
    SLICE_X2Y82          RAMD32                                       r  ID_test/reg_file_reg_r2_0_31_12_17/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.597    15.020    ID_test/reg_file_reg_r2_0_31_12_17/WCLK
    SLICE_X2Y82          RAMD32                                       r  ID_test/reg_file_reg_r2_0_31_12_17/RAMA/CLK
                         clock pessimism              0.275    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X2Y82          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    15.098    ID_test/reg_file_reg_r2_0_31_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         15.098    
                         arrival time                         -14.032    
  -------------------------------------------------------------------
                         slack                                  1.067    

Slack (MET) :             1.091ns  (required time - arrival time)
  Source:                 IFetch_test/PC_out_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ID_test/reg_file_reg_r2_0_31_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.525ns  (logic 2.837ns (33.282%)  route 5.688ns (66.718%))
  Logic Levels:           7  (CARRY4=2 LUT5=1 LUT6=2 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.713     5.316    IFetch_test/CLK
    SLICE_X3Y80          FDCE                                         r  IFetch_test/PC_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDCE (Prop_fdce_C_Q)         0.419     5.735 r  IFetch_test/PC_out_reg[5]/Q
                         net (fo=118, routed)         1.448     7.182    IFetch_test/Q[0]
    SLICE_X8Y81          LUT5 (Prop_lut5_I3_O)        0.325     7.507 r  IFetch_test/reg_file_reg_r2_0_31_0_5_i_2/O
                         net (fo=33, routed)          1.014     8.522    ID_test/reg_file_reg_r2_0_31_0_5/ADDRA1
    SLICE_X8Y80          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.350     8.872 r  ID_test/reg_file_reg_r2_0_31_0_5/RAMA/O
                         net (fo=3, routed)           0.979     9.851    IFetch_test/RD2[0]
    SLICE_X5Y80          LUT6 (Prop_lut6_I1_O)        0.328    10.179 r  IFetch_test/i__carry_i_4/O
                         net (fo=1, routed)           0.000    10.179    EX_test/S[0]
    SLICE_X5Y80          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.711 r  EX_test/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.711    EX_test/plusOp_inferred__0/i__carry_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.045 r  EX_test/plusOp_inferred__0/i__carry__0/O[1]
                         net (fo=34, routed)          0.903    11.948    MEM_test/RAM_reg_0_63_3_3/A3
    SLICE_X6Y79          RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.425    12.373 r  MEM_test/RAM_reg_0_63_3_3/SP/O
                         net (fo=2, routed)           0.637    13.010    IFetch_test/MemData[3]
    SLICE_X5Y79          LUT6 (Prop_lut6_I0_O)        0.124    13.134 r  IFetch_test/reg_file_reg_r1_0_31_0_5_i_4/O
                         net (fo=2, routed)           0.707    13.841    ID_test/reg_file_reg_r2_0_31_0_5/DIB1
    SLICE_X8Y80          RAMD32                                       r  ID_test/reg_file_reg_r2_0_31_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.513    14.936    ID_test/reg_file_reg_r2_0_31_0_5/WCLK
    SLICE_X8Y80          RAMD32                                       r  ID_test/reg_file_reg_r2_0_31_0_5/RAMB_D1/CLK
                         clock pessimism              0.259    15.195    
                         clock uncertainty           -0.035    15.159    
    SLICE_X8Y80          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    14.931    ID_test/reg_file_reg_r2_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         14.931    
                         arrival time                         -13.841    
  -------------------------------------------------------------------
                         slack                                  1.091    

Slack (MET) :             1.104ns  (required time - arrival time)
  Source:                 IFetch_test/PC_out_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ID_test/reg_file_reg_r1_0_31_24_29/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.594ns  (logic 2.701ns (31.430%)  route 5.893ns (68.570%))
  Logic Levels:           7  (CARRY4=2 LUT5=1 LUT6=2 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.713     5.316    IFetch_test/CLK
    SLICE_X3Y80          FDCE                                         r  IFetch_test/PC_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDCE (Prop_fdce_C_Q)         0.419     5.735 r  IFetch_test/PC_out_reg[5]/Q
                         net (fo=118, routed)         1.448     7.182    IFetch_test/Q[0]
    SLICE_X8Y81          LUT5 (Prop_lut5_I3_O)        0.325     7.507 r  IFetch_test/reg_file_reg_r2_0_31_0_5_i_2/O
                         net (fo=33, routed)          1.014     8.522    ID_test/reg_file_reg_r2_0_31_0_5/ADDRA1
    SLICE_X8Y80          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.350     8.872 r  ID_test/reg_file_reg_r2_0_31_0_5/RAMA/O
                         net (fo=3, routed)           0.979     9.851    IFetch_test/RD2[0]
    SLICE_X5Y80          LUT6 (Prop_lut6_I1_O)        0.328    10.179 r  IFetch_test/i__carry_i_4/O
                         net (fo=1, routed)           0.000    10.179    EX_test/S[0]
    SLICE_X5Y80          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.711 r  EX_test/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.711    EX_test/plusOp_inferred__0/i__carry_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.045 r  EX_test/plusOp_inferred__0/i__carry__0/O[1]
                         net (fo=34, routed)          1.082    12.126    MEM_test/RAM_reg_0_63_29_29/A3
    SLICE_X2Y84          RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.289    12.415 r  MEM_test/RAM_reg_0_63_29_29/SP/O
                         net (fo=2, routed)           0.790    13.205    IFetch_test/MemData[29]
    SLICE_X3Y86          LUT6 (Prop_lut6_I0_O)        0.124    13.329 r  IFetch_test/reg_file_reg_r1_0_31_24_29_i_5/O
                         net (fo=2, routed)           0.580    13.909    ID_test/reg_file_reg_r1_0_31_24_29/DIC1
    SLICE_X2Y86          RAMD32                                       r  ID_test/reg_file_reg_r1_0_31_24_29/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.600    15.023    ID_test/reg_file_reg_r1_0_31_24_29/WCLK
    SLICE_X2Y86          RAMD32                                       r  ID_test/reg_file_reg_r1_0_31_24_29/RAMC_D1/CLK
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X2Y86          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    15.013    ID_test/reg_file_reg_r1_0_31_24_29/RAMC_D1
  -------------------------------------------------------------------
                         required time                         15.013    
                         arrival time                         -13.909    
  -------------------------------------------------------------------
                         slack                                  1.104    

Slack (MET) :             1.131ns  (required time - arrival time)
  Source:                 IFetch_test/PC_out_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ID_test/reg_file_reg_r1_0_31_6_11/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.543ns  (logic 2.816ns (32.957%)  route 5.728ns (67.043%))
  Logic Levels:           7  (CARRY4=2 LUT5=1 LUT6=2 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.713     5.316    IFetch_test/CLK
    SLICE_X3Y80          FDCE                                         r  IFetch_test/PC_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDCE (Prop_fdce_C_Q)         0.419     5.735 r  IFetch_test/PC_out_reg[5]/Q
                         net (fo=118, routed)         1.448     7.182    IFetch_test/Q[0]
    SLICE_X8Y81          LUT5 (Prop_lut5_I3_O)        0.325     7.507 r  IFetch_test/reg_file_reg_r2_0_31_0_5_i_2/O
                         net (fo=33, routed)          1.014     8.522    ID_test/reg_file_reg_r2_0_31_0_5/ADDRA1
    SLICE_X8Y80          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.350     8.872 r  ID_test/reg_file_reg_r2_0_31_0_5/RAMA/O
                         net (fo=3, routed)           0.979     9.851    IFetch_test/RD2[0]
    SLICE_X5Y80          LUT6 (Prop_lut6_I1_O)        0.328    10.179 r  IFetch_test/i__carry_i_4/O
                         net (fo=1, routed)           0.000    10.179    EX_test/S[0]
    SLICE_X5Y80          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.711 r  EX_test/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.711    EX_test/plusOp_inferred__0/i__carry_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.045 r  EX_test/plusOp_inferred__0/i__carry__0/O[1]
                         net (fo=34, routed)          1.064    12.109    MEM_test/RAM_reg_0_63_11_11/A3
    SLICE_X2Y79          RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.404    12.512 r  MEM_test/RAM_reg_0_63_11_11/SP/O
                         net (fo=2, routed)           0.733    13.245    IFetch_test/MemData[11]
    SLICE_X3Y79          LUT6 (Prop_lut6_I0_O)        0.124    13.369 r  IFetch_test/reg_file_reg_r1_0_31_6_11_i_5/O
                         net (fo=2, routed)           0.490    13.859    ID_test/reg_file_reg_r1_0_31_6_11/DIC1
    SLICE_X6Y81          RAMD32                                       r  ID_test/reg_file_reg_r1_0_31_6_11/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.593    15.016    ID_test/reg_file_reg_r1_0_31_6_11/WCLK
    SLICE_X6Y81          RAMD32                                       r  ID_test/reg_file_reg_r1_0_31_6_11/RAMC_D1/CLK
                         clock pessimism              0.259    15.275    
                         clock uncertainty           -0.035    15.239    
    SLICE_X6Y81          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    14.990    ID_test/reg_file_reg_r1_0_31_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         14.990    
                         arrival time                         -13.859    
  -------------------------------------------------------------------
                         slack                                  1.131    

Slack (MET) :             1.132ns  (required time - arrival time)
  Source:                 IFetch_test/PC_out_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ID_test/reg_file_reg_r1_0_31_18_23/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.636ns  (logic 2.701ns (31.277%)  route 5.935ns (68.723%))
  Logic Levels:           7  (CARRY4=2 LUT5=1 LUT6=2 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.713     5.316    IFetch_test/CLK
    SLICE_X3Y80          FDCE                                         r  IFetch_test/PC_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDCE (Prop_fdce_C_Q)         0.419     5.735 r  IFetch_test/PC_out_reg[5]/Q
                         net (fo=118, routed)         1.448     7.182    IFetch_test/Q[0]
    SLICE_X8Y81          LUT5 (Prop_lut5_I3_O)        0.325     7.507 r  IFetch_test/reg_file_reg_r2_0_31_0_5_i_2/O
                         net (fo=33, routed)          1.014     8.522    ID_test/reg_file_reg_r2_0_31_0_5/ADDRA1
    SLICE_X8Y80          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.350     8.872 r  ID_test/reg_file_reg_r2_0_31_0_5/RAMA/O
                         net (fo=3, routed)           0.979     9.851    IFetch_test/RD2[0]
    SLICE_X5Y80          LUT6 (Prop_lut6_I1_O)        0.328    10.179 r  IFetch_test/i__carry_i_4/O
                         net (fo=1, routed)           0.000    10.179    EX_test/S[0]
    SLICE_X5Y80          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.711 r  EX_test/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.711    EX_test/plusOp_inferred__0/i__carry_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.045 r  EX_test/plusOp_inferred__0/i__carry__0/O[1]
                         net (fo=34, routed)          1.068    12.113    MEM_test/RAM_reg_0_63_18_18/A3
    SLICE_X6Y84          RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.289    12.402 r  MEM_test/RAM_reg_0_63_18_18/SP/O
                         net (fo=2, routed)           0.843    13.245    IFetch_test/MemData[18]
    SLICE_X8Y84          LUT6 (Prop_lut6_I0_O)        0.124    13.369 r  IFetch_test/reg_file_reg_r1_0_31_18_23_i_2/O
                         net (fo=2, routed)           0.582    13.951    ID_test/reg_file_reg_r1_0_31_18_23/DIA0
    SLICE_X6Y86          RAMD32                                       r  ID_test/reg_file_reg_r1_0_31_18_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.598    15.021    ID_test/reg_file_reg_r1_0_31_18_23/WCLK
    SLICE_X6Y86          RAMD32                                       r  ID_test/reg_file_reg_r1_0_31_18_23/RAMA/CLK
                         clock pessimism              0.259    15.280    
                         clock uncertainty           -0.035    15.244    
    SLICE_X6Y86          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    15.083    ID_test/reg_file_reg_r1_0_31_18_23/RAMA
  -------------------------------------------------------------------
                         required time                         15.083    
                         arrival time                         -13.951    
  -------------------------------------------------------------------
                         slack                                  1.132    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 MPG_test_Reset/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPG_test_Reset/Q2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.572     1.491    MPG_test_Reset/CLK
    SLICE_X10Y87         FDRE                                         r  MPG_test_Reset/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y87         FDRE (Prop_fdre_C_Q)         0.164     1.655 r  MPG_test_Reset/Q1_reg/Q
                         net (fo=1, routed)           0.116     1.771    MPG_test_Reset/Q1_reg_n_0
    SLICE_X11Y87         FDRE                                         r  MPG_test_Reset/Q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.842     2.007    MPG_test_Reset/CLK
    SLICE_X11Y87         FDRE                                         r  MPG_test_Reset/Q2_reg/C
                         clock pessimism             -0.502     1.504    
    SLICE_X11Y87         FDRE (Hold_fdre_C_D)         0.075     1.579    MPG_test_Reset/Q2_reg
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 MPG_test_Enable/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPG_test_Enable/Q3_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.401%)  route 0.128ns (47.599%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.572     1.491    MPG_test_Enable/CLK
    SLICE_X9Y87          FDRE                                         r  MPG_test_Enable/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDRE (Prop_fdre_C_Q)         0.141     1.632 r  MPG_test_Enable/Q2_reg/Q
                         net (fo=3, routed)           0.128     1.760    MPG_test_Enable/Q2
    SLICE_X8Y86          FDRE                                         r  MPG_test_Enable/Q3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.841     2.006    MPG_test_Enable/CLK
    SLICE_X8Y86          FDRE                                         r  MPG_test_Enable/Q3_reg/C
                         clock pessimism             -0.500     1.505    
    SLICE_X8Y86          FDRE (Hold_fdre_C_D)         0.059     1.564    MPG_test_Enable/Q3_reg
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 MPG_test_Enable/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPG_test_Enable/Q2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.164ns (48.125%)  route 0.177ns (51.875%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.572     1.491    MPG_test_Enable/CLK
    SLICE_X10Y87         FDRE                                         r  MPG_test_Enable/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y87         FDRE (Prop_fdre_C_Q)         0.164     1.655 r  MPG_test_Enable/Q1_reg/Q
                         net (fo=1, routed)           0.177     1.832    MPG_test_Enable/Q1
    SLICE_X9Y87          FDRE                                         r  MPG_test_Enable/Q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.842     2.007    MPG_test_Enable/CLK
    SLICE_X9Y87          FDRE                                         r  MPG_test_Enable/Q2_reg/C
                         clock pessimism             -0.479     1.527    
    SLICE_X9Y87          FDRE (Hold_fdre_C_D)         0.070     1.597    MPG_test_Enable/Q2_reg
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 SSD_test/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSD_test/cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.568     1.487    SSD_test/CLK
    SLICE_X10Y81         FDRE                                         r  SSD_test/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDRE (Prop_fdre_C_Q)         0.164     1.651 r  SSD_test/cnt_reg[10]/Q
                         net (fo=1, routed)           0.114     1.766    SSD_test/cnt_reg_n_0_[10]
    SLICE_X10Y81         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.876 r  SSD_test/cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.876    SSD_test/cnt_reg[8]_i_1_n_5
    SLICE_X10Y81         FDRE                                         r  SSD_test/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.837     2.002    SSD_test/CLK
    SLICE_X10Y81         FDRE                                         r  SSD_test/cnt_reg[10]/C
                         clock pessimism             -0.514     1.487    
    SLICE_X10Y81         FDRE (Hold_fdre_C_D)         0.134     1.621    SSD_test/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 SSD_test/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSD_test/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.566     1.485    SSD_test/CLK
    SLICE_X10Y79         FDRE                                         r  SSD_test/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y79         FDRE (Prop_fdre_C_Q)         0.164     1.649 r  SSD_test/cnt_reg[2]/Q
                         net (fo=1, routed)           0.114     1.764    SSD_test/cnt_reg_n_0_[2]
    SLICE_X10Y79         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.874 r  SSD_test/cnt_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.874    SSD_test/cnt_reg[0]_i_1_n_5
    SLICE_X10Y79         FDRE                                         r  SSD_test/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.835     2.000    SSD_test/CLK
    SLICE_X10Y79         FDRE                                         r  SSD_test/cnt_reg[2]/C
                         clock pessimism             -0.514     1.485    
    SLICE_X10Y79         FDRE (Hold_fdre_C_D)         0.134     1.619    SSD_test/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 SSD_test/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSD_test/cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.567     1.486    SSD_test/CLK
    SLICE_X10Y80         FDRE                                         r  SSD_test/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y80         FDRE (Prop_fdre_C_Q)         0.164     1.650 r  SSD_test/cnt_reg[6]/Q
                         net (fo=1, routed)           0.114     1.765    SSD_test/cnt_reg_n_0_[6]
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.875 r  SSD_test/cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.875    SSD_test/cnt_reg[4]_i_1_n_5
    SLICE_X10Y80         FDRE                                         r  SSD_test/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.836     2.001    SSD_test/CLK
    SLICE_X10Y80         FDRE                                         r  SSD_test/cnt_reg[6]/C
                         clock pessimism             -0.514     1.486    
    SLICE_X10Y80         FDRE (Hold_fdre_C_D)         0.134     1.620    SSD_test/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 MPG_test_Enable/cnt_int_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPG_test_Enable/cnt_int_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.571     1.490    MPG_test_Enable/CLK
    SLICE_X11Y84         FDRE                                         r  MPG_test_Enable/cnt_int_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y84         FDRE (Prop_fdre_C_Q)         0.141     1.631 r  MPG_test_Enable/cnt_int_reg[7]/Q
                         net (fo=2, routed)           0.117     1.749    MPG_test_Enable/MPG_test_Reset/cnt_int_reg[7]
    SLICE_X11Y84         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.857 r  MPG_test_Enable/cnt_int_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.857    MPG_test_Enable/cnt_int_reg[4]_i_1_n_4
    SLICE_X11Y84         FDRE                                         r  MPG_test_Enable/cnt_int_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.840     2.005    MPG_test_Enable/CLK
    SLICE_X11Y84         FDRE                                         r  MPG_test_Enable/cnt_int_reg[7]/C
                         clock pessimism             -0.514     1.490    
    SLICE_X11Y84         FDRE (Hold_fdre_C_D)         0.105     1.595    MPG_test_Enable/cnt_int_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 MPG_test_Enable/cnt_int_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPG_test_Enable/cnt_int_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.571     1.490    MPG_test_Enable/CLK
    SLICE_X11Y85         FDRE                                         r  MPG_test_Enable/cnt_int_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y85         FDRE (Prop_fdre_C_Q)         0.141     1.631 r  MPG_test_Enable/cnt_int_reg[11]/Q
                         net (fo=2, routed)           0.117     1.749    MPG_test_Enable/MPG_test_Reset/cnt_int_reg[11]
    SLICE_X11Y85         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.857 r  MPG_test_Enable/cnt_int_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.857    MPG_test_Enable/cnt_int_reg[8]_i_1_n_4
    SLICE_X11Y85         FDRE                                         r  MPG_test_Enable/cnt_int_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.841     2.006    MPG_test_Enable/CLK
    SLICE_X11Y85         FDRE                                         r  MPG_test_Enable/cnt_int_reg[11]/C
                         clock pessimism             -0.515     1.490    
    SLICE_X11Y85         FDRE (Hold_fdre_C_D)         0.105     1.595    MPG_test_Enable/cnt_int_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 MPG_test_Enable/cnt_int_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPG_test_Enable/cnt_int_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.571     1.490    MPG_test_Enable/CLK
    SLICE_X11Y86         FDRE                                         r  MPG_test_Enable/cnt_int_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y86         FDRE (Prop_fdre_C_Q)         0.141     1.631 r  MPG_test_Enable/cnt_int_reg[15]/Q
                         net (fo=2, routed)           0.119     1.751    MPG_test_Enable/MPG_test_Reset/cnt_int_reg[15]
    SLICE_X11Y86         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.859 r  MPG_test_Enable/cnt_int_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.859    MPG_test_Enable/cnt_int_reg[12]_i_1_n_4
    SLICE_X11Y86         FDRE                                         r  MPG_test_Enable/cnt_int_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.841     2.006    MPG_test_Enable/CLK
    SLICE_X11Y86         FDRE                                         r  MPG_test_Enable/cnt_int_reg[15]/C
                         clock pessimism             -0.515     1.490    
    SLICE_X11Y86         FDRE (Hold_fdre_C_D)         0.105     1.595    MPG_test_Enable/cnt_int_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 MPG_test_Enable/cnt_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPG_test_Enable/cnt_int_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.570     1.489    MPG_test_Enable/CLK
    SLICE_X11Y83         FDRE                                         r  MPG_test_Enable/cnt_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y83         FDRE (Prop_fdre_C_Q)         0.141     1.630 r  MPG_test_Enable/cnt_int_reg[3]/Q
                         net (fo=2, routed)           0.120     1.751    MPG_test_Enable/MPG_test_Reset/cnt_int_reg[3]
    SLICE_X11Y83         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.859 r  MPG_test_Enable/cnt_int_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.859    MPG_test_Enable/cnt_int_reg[0]_i_1_n_4
    SLICE_X11Y83         FDRE                                         r  MPG_test_Enable/cnt_int_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.839     2.004    MPG_test_Enable/CLK
    SLICE_X11Y83         FDRE                                         r  MPG_test_Enable/cnt_int_reg[3]/C
                         clock pessimism             -0.514     1.489    
    SLICE_X11Y83         FDRE (Hold_fdre_C_D)         0.105     1.594    MPG_test_Enable/cnt_int_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X3Y81     IFetch_test/PC_out_reg[10]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X3Y81     IFetch_test/PC_out_reg[11]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X3Y81     IFetch_test/PC_out_reg[12]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X2Y83     IFetch_test/PC_out_reg[13]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X3Y83     IFetch_test/PC_out_reg[14]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X2Y83     IFetch_test/PC_out_reg[15]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X3Y83     IFetch_test/PC_out_reg[16]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X3Y83     IFetch_test/PC_out_reg[17]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X8Y84     IFetch_test/PC_out_reg[18]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y80     ID_test/reg_file_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y80     ID_test/reg_file_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y80     ID_test/reg_file_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y80     ID_test/reg_file_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y80     ID_test/reg_file_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y80     ID_test/reg_file_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y80     ID_test/reg_file_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y80     ID_test/reg_file_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y80     ID_test/reg_file_reg_r1_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y80     ID_test/reg_file_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y80     ID_test/reg_file_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y80     ID_test/reg_file_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y80     ID_test/reg_file_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y80     ID_test/reg_file_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y80     ID_test/reg_file_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y80     ID_test/reg_file_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y80     ID_test/reg_file_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y80     ID_test/reg_file_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y80     ID_test/reg_file_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y80     ID_test/reg_file_reg_r1_0_31_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.544ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.799ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.544ns  (required time - arrival time)
  Source:                 MPG_test_Reset/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IFetch_test/PC_out_reg[25]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.052ns  (logic 0.718ns (17.719%)  route 3.334ns (82.281%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.246ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.643     5.246    MPG_test_Reset/CLK
    SLICE_X11Y87         FDRE                                         r  MPG_test_Reset/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y87         FDRE (Prop_fdre_C_Q)         0.419     5.665 f  MPG_test_Reset/Q2_reg/Q
                         net (fo=2, routed)           0.884     6.549    MPG_test_Reset/Q2
    SLICE_X10Y87         LUT2 (Prop_lut2_I0_O)        0.299     6.848 f  MPG_test_Reset/PC_out[31]_i_3/O
                         net (fo=30, routed)          2.450     9.298    IFetch_test/AR[0]
    SLICE_X1Y87          FDCE                                         f  IFetch_test/PC_out_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.601    15.024    IFetch_test/CLK
    SLICE_X1Y87          FDCE                                         r  IFetch_test/PC_out_reg[25]/C
                         clock pessimism              0.259    15.283    
                         clock uncertainty           -0.035    15.247    
    SLICE_X1Y87          FDCE (Recov_fdce_C_CLR)     -0.405    14.842    IFetch_test/PC_out_reg[25]
  -------------------------------------------------------------------
                         required time                         14.842    
                         arrival time                          -9.298    
  -------------------------------------------------------------------
                         slack                                  5.544    

Slack (MET) :             5.544ns  (required time - arrival time)
  Source:                 MPG_test_Reset/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IFetch_test/PC_out_reg[26]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.052ns  (logic 0.718ns (17.719%)  route 3.334ns (82.281%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.246ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.643     5.246    MPG_test_Reset/CLK
    SLICE_X11Y87         FDRE                                         r  MPG_test_Reset/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y87         FDRE (Prop_fdre_C_Q)         0.419     5.665 f  MPG_test_Reset/Q2_reg/Q
                         net (fo=2, routed)           0.884     6.549    MPG_test_Reset/Q2
    SLICE_X10Y87         LUT2 (Prop_lut2_I0_O)        0.299     6.848 f  MPG_test_Reset/PC_out[31]_i_3/O
                         net (fo=30, routed)          2.450     9.298    IFetch_test/AR[0]
    SLICE_X1Y87          FDCE                                         f  IFetch_test/PC_out_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.601    15.024    IFetch_test/CLK
    SLICE_X1Y87          FDCE                                         r  IFetch_test/PC_out_reg[26]/C
                         clock pessimism              0.259    15.283    
                         clock uncertainty           -0.035    15.247    
    SLICE_X1Y87          FDCE (Recov_fdce_C_CLR)     -0.405    14.842    IFetch_test/PC_out_reg[26]
  -------------------------------------------------------------------
                         required time                         14.842    
                         arrival time                          -9.298    
  -------------------------------------------------------------------
                         slack                                  5.544    

Slack (MET) :             5.544ns  (required time - arrival time)
  Source:                 MPG_test_Reset/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IFetch_test/PC_out_reg[28]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.052ns  (logic 0.718ns (17.719%)  route 3.334ns (82.281%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.246ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.643     5.246    MPG_test_Reset/CLK
    SLICE_X11Y87         FDRE                                         r  MPG_test_Reset/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y87         FDRE (Prop_fdre_C_Q)         0.419     5.665 f  MPG_test_Reset/Q2_reg/Q
                         net (fo=2, routed)           0.884     6.549    MPG_test_Reset/Q2
    SLICE_X10Y87         LUT2 (Prop_lut2_I0_O)        0.299     6.848 f  MPG_test_Reset/PC_out[31]_i_3/O
                         net (fo=30, routed)          2.450     9.298    IFetch_test/AR[0]
    SLICE_X1Y87          FDCE                                         f  IFetch_test/PC_out_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.601    15.024    IFetch_test/CLK
    SLICE_X1Y87          FDCE                                         r  IFetch_test/PC_out_reg[28]/C
                         clock pessimism              0.259    15.283    
                         clock uncertainty           -0.035    15.247    
    SLICE_X1Y87          FDCE (Recov_fdce_C_CLR)     -0.405    14.842    IFetch_test/PC_out_reg[28]
  -------------------------------------------------------------------
                         required time                         14.842    
                         arrival time                          -9.298    
  -------------------------------------------------------------------
                         slack                                  5.544    

Slack (MET) :             5.544ns  (required time - arrival time)
  Source:                 MPG_test_Reset/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IFetch_test/PC_out_reg[29]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.052ns  (logic 0.718ns (17.719%)  route 3.334ns (82.281%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.246ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.643     5.246    MPG_test_Reset/CLK
    SLICE_X11Y87         FDRE                                         r  MPG_test_Reset/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y87         FDRE (Prop_fdre_C_Q)         0.419     5.665 f  MPG_test_Reset/Q2_reg/Q
                         net (fo=2, routed)           0.884     6.549    MPG_test_Reset/Q2
    SLICE_X10Y87         LUT2 (Prop_lut2_I0_O)        0.299     6.848 f  MPG_test_Reset/PC_out[31]_i_3/O
                         net (fo=30, routed)          2.450     9.298    IFetch_test/AR[0]
    SLICE_X1Y87          FDCE                                         f  IFetch_test/PC_out_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.601    15.024    IFetch_test/CLK
    SLICE_X1Y87          FDCE                                         r  IFetch_test/PC_out_reg[29]/C
                         clock pessimism              0.259    15.283    
                         clock uncertainty           -0.035    15.247    
    SLICE_X1Y87          FDCE (Recov_fdce_C_CLR)     -0.405    14.842    IFetch_test/PC_out_reg[29]
  -------------------------------------------------------------------
                         required time                         14.842    
                         arrival time                          -9.298    
  -------------------------------------------------------------------
                         slack                                  5.544    

Slack (MET) :             5.544ns  (required time - arrival time)
  Source:                 MPG_test_Reset/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IFetch_test/PC_out_reg[30]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.052ns  (logic 0.718ns (17.719%)  route 3.334ns (82.281%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.246ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.643     5.246    MPG_test_Reset/CLK
    SLICE_X11Y87         FDRE                                         r  MPG_test_Reset/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y87         FDRE (Prop_fdre_C_Q)         0.419     5.665 f  MPG_test_Reset/Q2_reg/Q
                         net (fo=2, routed)           0.884     6.549    MPG_test_Reset/Q2
    SLICE_X10Y87         LUT2 (Prop_lut2_I0_O)        0.299     6.848 f  MPG_test_Reset/PC_out[31]_i_3/O
                         net (fo=30, routed)          2.450     9.298    IFetch_test/AR[0]
    SLICE_X1Y87          FDCE                                         f  IFetch_test/PC_out_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.601    15.024    IFetch_test/CLK
    SLICE_X1Y87          FDCE                                         r  IFetch_test/PC_out_reg[30]/C
                         clock pessimism              0.259    15.283    
                         clock uncertainty           -0.035    15.247    
    SLICE_X1Y87          FDCE (Recov_fdce_C_CLR)     -0.405    14.842    IFetch_test/PC_out_reg[30]
  -------------------------------------------------------------------
                         required time                         14.842    
                         arrival time                          -9.298    
  -------------------------------------------------------------------
                         slack                                  5.544    

Slack (MET) :             5.544ns  (required time - arrival time)
  Source:                 MPG_test_Reset/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IFetch_test/PC_out_reg[31]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.052ns  (logic 0.718ns (17.719%)  route 3.334ns (82.281%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.246ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.643     5.246    MPG_test_Reset/CLK
    SLICE_X11Y87         FDRE                                         r  MPG_test_Reset/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y87         FDRE (Prop_fdre_C_Q)         0.419     5.665 f  MPG_test_Reset/Q2_reg/Q
                         net (fo=2, routed)           0.884     6.549    MPG_test_Reset/Q2
    SLICE_X10Y87         LUT2 (Prop_lut2_I0_O)        0.299     6.848 f  MPG_test_Reset/PC_out[31]_i_3/O
                         net (fo=30, routed)          2.450     9.298    IFetch_test/AR[0]
    SLICE_X1Y87          FDCE                                         f  IFetch_test/PC_out_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.601    15.024    IFetch_test/CLK
    SLICE_X1Y87          FDCE                                         r  IFetch_test/PC_out_reg[31]/C
                         clock pessimism              0.259    15.283    
                         clock uncertainty           -0.035    15.247    
    SLICE_X1Y87          FDCE (Recov_fdce_C_CLR)     -0.405    14.842    IFetch_test/PC_out_reg[31]
  -------------------------------------------------------------------
                         required time                         14.842    
                         arrival time                          -9.298    
  -------------------------------------------------------------------
                         slack                                  5.544    

Slack (MET) :             5.810ns  (required time - arrival time)
  Source:                 MPG_test_Reset/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IFetch_test/PC_out_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.780ns  (logic 0.718ns (18.994%)  route 3.062ns (81.006%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.246ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.643     5.246    MPG_test_Reset/CLK
    SLICE_X11Y87         FDRE                                         r  MPG_test_Reset/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y87         FDRE (Prop_fdre_C_Q)         0.419     5.665 f  MPG_test_Reset/Q2_reg/Q
                         net (fo=2, routed)           0.884     6.549    MPG_test_Reset/Q2
    SLICE_X10Y87         LUT2 (Prop_lut2_I0_O)        0.299     6.848 f  MPG_test_Reset/PC_out[31]_i_3/O
                         net (fo=30, routed)          2.178     9.026    IFetch_test/AR[0]
    SLICE_X3Y81          FDCE                                         f  IFetch_test/PC_out_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.595    15.018    IFetch_test/CLK
    SLICE_X3Y81          FDCE                                         r  IFetch_test/PC_out_reg[10]/C
                         clock pessimism              0.259    15.277    
                         clock uncertainty           -0.035    15.241    
    SLICE_X3Y81          FDCE (Recov_fdce_C_CLR)     -0.405    14.836    IFetch_test/PC_out_reg[10]
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                          -9.026    
  -------------------------------------------------------------------
                         slack                                  5.810    

Slack (MET) :             5.810ns  (required time - arrival time)
  Source:                 MPG_test_Reset/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IFetch_test/PC_out_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.780ns  (logic 0.718ns (18.994%)  route 3.062ns (81.006%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.246ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.643     5.246    MPG_test_Reset/CLK
    SLICE_X11Y87         FDRE                                         r  MPG_test_Reset/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y87         FDRE (Prop_fdre_C_Q)         0.419     5.665 f  MPG_test_Reset/Q2_reg/Q
                         net (fo=2, routed)           0.884     6.549    MPG_test_Reset/Q2
    SLICE_X10Y87         LUT2 (Prop_lut2_I0_O)        0.299     6.848 f  MPG_test_Reset/PC_out[31]_i_3/O
                         net (fo=30, routed)          2.178     9.026    IFetch_test/AR[0]
    SLICE_X3Y81          FDCE                                         f  IFetch_test/PC_out_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.595    15.018    IFetch_test/CLK
    SLICE_X3Y81          FDCE                                         r  IFetch_test/PC_out_reg[11]/C
                         clock pessimism              0.259    15.277    
                         clock uncertainty           -0.035    15.241    
    SLICE_X3Y81          FDCE (Recov_fdce_C_CLR)     -0.405    14.836    IFetch_test/PC_out_reg[11]
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                          -9.026    
  -------------------------------------------------------------------
                         slack                                  5.810    

Slack (MET) :             5.810ns  (required time - arrival time)
  Source:                 MPG_test_Reset/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IFetch_test/PC_out_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.780ns  (logic 0.718ns (18.994%)  route 3.062ns (81.006%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.246ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.643     5.246    MPG_test_Reset/CLK
    SLICE_X11Y87         FDRE                                         r  MPG_test_Reset/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y87         FDRE (Prop_fdre_C_Q)         0.419     5.665 f  MPG_test_Reset/Q2_reg/Q
                         net (fo=2, routed)           0.884     6.549    MPG_test_Reset/Q2
    SLICE_X10Y87         LUT2 (Prop_lut2_I0_O)        0.299     6.848 f  MPG_test_Reset/PC_out[31]_i_3/O
                         net (fo=30, routed)          2.178     9.026    IFetch_test/AR[0]
    SLICE_X3Y81          FDCE                                         f  IFetch_test/PC_out_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.595    15.018    IFetch_test/CLK
    SLICE_X3Y81          FDCE                                         r  IFetch_test/PC_out_reg[12]/C
                         clock pessimism              0.259    15.277    
                         clock uncertainty           -0.035    15.241    
    SLICE_X3Y81          FDCE (Recov_fdce_C_CLR)     -0.405    14.836    IFetch_test/PC_out_reg[12]
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                          -9.026    
  -------------------------------------------------------------------
                         slack                                  5.810    

Slack (MET) :             5.984ns  (required time - arrival time)
  Source:                 MPG_test_Reset/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IFetch_test/PC_out_reg[27]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.612ns  (logic 0.718ns (19.877%)  route 2.894ns (80.123%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.246ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.643     5.246    MPG_test_Reset/CLK
    SLICE_X11Y87         FDRE                                         r  MPG_test_Reset/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y87         FDRE (Prop_fdre_C_Q)         0.419     5.665 f  MPG_test_Reset/Q2_reg/Q
                         net (fo=2, routed)           0.884     6.549    MPG_test_Reset/Q2
    SLICE_X10Y87         LUT2 (Prop_lut2_I0_O)        0.299     6.848 f  MPG_test_Reset/PC_out[31]_i_3/O
                         net (fo=30, routed)          2.010     8.858    IFetch_test/AR[0]
    SLICE_X3Y87          FDCE                                         f  IFetch_test/PC_out_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.601    15.024    IFetch_test/CLK
    SLICE_X3Y87          FDCE                                         r  IFetch_test/PC_out_reg[27]/C
                         clock pessimism              0.259    15.283    
                         clock uncertainty           -0.035    15.247    
    SLICE_X3Y87          FDCE (Recov_fdce_C_CLR)     -0.405    14.842    IFetch_test/PC_out_reg[27]
  -------------------------------------------------------------------
                         required time                         14.842    
                         arrival time                          -8.858    
  -------------------------------------------------------------------
                         slack                                  5.984    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.799ns  (arrival time - required time)
  Source:                 MPG_test_Reset/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IFetch_test/PC_out_reg[18]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.766ns  (logic 0.226ns (29.489%)  route 0.540ns (70.511%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.572     1.491    MPG_test_Reset/CLK
    SLICE_X11Y87         FDRE                                         r  MPG_test_Reset/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y87         FDRE (Prop_fdre_C_Q)         0.128     1.619 r  MPG_test_Reset/Q3_reg/Q
                         net (fo=1, routed)           0.283     1.902    MPG_test_Reset/Q3
    SLICE_X10Y87         LUT2 (Prop_lut2_I1_O)        0.098     2.000 f  MPG_test_Reset/PC_out[31]_i_3/O
                         net (fo=30, routed)          0.257     2.258    IFetch_test/AR[0]
    SLICE_X8Y84          FDCE                                         f  IFetch_test/PC_out_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.840     2.005    IFetch_test/CLK
    SLICE_X8Y84          FDCE                                         r  IFetch_test/PC_out_reg[18]/C
                         clock pessimism             -0.479     1.525    
    SLICE_X8Y84          FDCE (Remov_fdce_C_CLR)     -0.067     1.458    IFetch_test/PC_out_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.458    
                         arrival time                           2.258    
  -------------------------------------------------------------------
                         slack                                  0.799    

Slack (MET) :             0.799ns  (arrival time - required time)
  Source:                 MPG_test_Reset/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IFetch_test/PC_out_reg[24]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.766ns  (logic 0.226ns (29.489%)  route 0.540ns (70.511%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.572     1.491    MPG_test_Reset/CLK
    SLICE_X11Y87         FDRE                                         r  MPG_test_Reset/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y87         FDRE (Prop_fdre_C_Q)         0.128     1.619 r  MPG_test_Reset/Q3_reg/Q
                         net (fo=1, routed)           0.283     1.902    MPG_test_Reset/Q3
    SLICE_X10Y87         LUT2 (Prop_lut2_I1_O)        0.098     2.000 f  MPG_test_Reset/PC_out[31]_i_3/O
                         net (fo=30, routed)          0.257     2.258    IFetch_test/AR[0]
    SLICE_X8Y84          FDCE                                         f  IFetch_test/PC_out_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.840     2.005    IFetch_test/CLK
    SLICE_X8Y84          FDCE                                         r  IFetch_test/PC_out_reg[24]/C
                         clock pessimism             -0.479     1.525    
    SLICE_X8Y84          FDCE (Remov_fdce_C_CLR)     -0.067     1.458    IFetch_test/PC_out_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.458    
                         arrival time                           2.258    
  -------------------------------------------------------------------
                         slack                                  0.799    

Slack (MET) :             0.940ns  (arrival time - required time)
  Source:                 MPG_test_Reset/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IFetch_test/PC_out_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.904ns  (logic 0.226ns (25.011%)  route 0.678ns (74.989%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.572     1.491    MPG_test_Reset/CLK
    SLICE_X11Y87         FDRE                                         r  MPG_test_Reset/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y87         FDRE (Prop_fdre_C_Q)         0.128     1.619 r  MPG_test_Reset/Q3_reg/Q
                         net (fo=1, routed)           0.283     1.902    MPG_test_Reset/Q3
    SLICE_X10Y87         LUT2 (Prop_lut2_I1_O)        0.098     2.000 f  MPG_test_Reset/PC_out[31]_i_3/O
                         net (fo=30, routed)          0.395     2.395    IFetch_test/AR[0]
    SLICE_X8Y81          FDCE                                         f  IFetch_test/PC_out_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.837     2.002    IFetch_test/CLK
    SLICE_X8Y81          FDCE                                         r  IFetch_test/PC_out_reg[6]/C
                         clock pessimism             -0.479     1.522    
    SLICE_X8Y81          FDCE (Remov_fdce_C_CLR)     -0.067     1.455    IFetch_test/PC_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.455    
                         arrival time                           2.395    
  -------------------------------------------------------------------
                         slack                                  0.940    

Slack (MET) :             0.943ns  (arrival time - required time)
  Source:                 MPG_test_Reset/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IFetch_test/PC_out_reg[21]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.916ns  (logic 0.226ns (24.681%)  route 0.690ns (75.319%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.572     1.491    MPG_test_Reset/CLK
    SLICE_X11Y87         FDRE                                         r  MPG_test_Reset/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y87         FDRE (Prop_fdre_C_Q)         0.128     1.619 r  MPG_test_Reset/Q3_reg/Q
                         net (fo=1, routed)           0.283     1.902    MPG_test_Reset/Q3
    SLICE_X10Y87         LUT2 (Prop_lut2_I1_O)        0.098     2.000 f  MPG_test_Reset/PC_out[31]_i_3/O
                         net (fo=30, routed)          0.407     2.407    IFetch_test/AR[0]
    SLICE_X3Y84          FDCE                                         f  IFetch_test/PC_out_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.871     2.036    IFetch_test/CLK
    SLICE_X3Y84          FDCE                                         r  IFetch_test/PC_out_reg[21]/C
                         clock pessimism             -0.479     1.556    
    SLICE_X3Y84          FDCE (Remov_fdce_C_CLR)     -0.092     1.464    IFetch_test/PC_out_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.464    
                         arrival time                           2.407    
  -------------------------------------------------------------------
                         slack                                  0.943    

Slack (MET) :             0.943ns  (arrival time - required time)
  Source:                 MPG_test_Reset/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IFetch_test/PC_out_reg[22]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.916ns  (logic 0.226ns (24.681%)  route 0.690ns (75.319%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.572     1.491    MPG_test_Reset/CLK
    SLICE_X11Y87         FDRE                                         r  MPG_test_Reset/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y87         FDRE (Prop_fdre_C_Q)         0.128     1.619 r  MPG_test_Reset/Q3_reg/Q
                         net (fo=1, routed)           0.283     1.902    MPG_test_Reset/Q3
    SLICE_X10Y87         LUT2 (Prop_lut2_I1_O)        0.098     2.000 f  MPG_test_Reset/PC_out[31]_i_3/O
                         net (fo=30, routed)          0.407     2.407    IFetch_test/AR[0]
    SLICE_X3Y84          FDCE                                         f  IFetch_test/PC_out_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.871     2.036    IFetch_test/CLK
    SLICE_X3Y84          FDCE                                         r  IFetch_test/PC_out_reg[22]/C
                         clock pessimism             -0.479     1.556    
    SLICE_X3Y84          FDCE (Remov_fdce_C_CLR)     -0.092     1.464    IFetch_test/PC_out_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.464    
                         arrival time                           2.407    
  -------------------------------------------------------------------
                         slack                                  0.943    

Slack (MET) :             0.943ns  (arrival time - required time)
  Source:                 MPG_test_Reset/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IFetch_test/PC_out_reg[23]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.916ns  (logic 0.226ns (24.681%)  route 0.690ns (75.319%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.572     1.491    MPG_test_Reset/CLK
    SLICE_X11Y87         FDRE                                         r  MPG_test_Reset/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y87         FDRE (Prop_fdre_C_Q)         0.128     1.619 r  MPG_test_Reset/Q3_reg/Q
                         net (fo=1, routed)           0.283     1.902    MPG_test_Reset/Q3
    SLICE_X10Y87         LUT2 (Prop_lut2_I1_O)        0.098     2.000 f  MPG_test_Reset/PC_out[31]_i_3/O
                         net (fo=30, routed)          0.407     2.407    IFetch_test/AR[0]
    SLICE_X3Y84          FDCE                                         f  IFetch_test/PC_out_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.871     2.036    IFetch_test/CLK
    SLICE_X3Y84          FDCE                                         r  IFetch_test/PC_out_reg[23]/C
                         clock pessimism             -0.479     1.556    
    SLICE_X3Y84          FDCE (Remov_fdce_C_CLR)     -0.092     1.464    IFetch_test/PC_out_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.464    
                         arrival time                           2.407    
  -------------------------------------------------------------------
                         slack                                  0.943    

Slack (MET) :             1.012ns  (arrival time - required time)
  Source:                 MPG_test_Reset/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IFetch_test/PC_out_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.974ns  (logic 0.226ns (23.208%)  route 0.748ns (76.792%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.572     1.491    MPG_test_Reset/CLK
    SLICE_X11Y87         FDRE                                         r  MPG_test_Reset/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y87         FDRE (Prop_fdre_C_Q)         0.128     1.619 r  MPG_test_Reset/Q3_reg/Q
                         net (fo=1, routed)           0.283     1.902    MPG_test_Reset/Q3
    SLICE_X10Y87         LUT2 (Prop_lut2_I1_O)        0.098     2.000 f  MPG_test_Reset/PC_out[31]_i_3/O
                         net (fo=30, routed)          0.465     2.465    IFetch_test/AR[0]
    SLICE_X8Y79          FDCE                                         f  IFetch_test/PC_out_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.835     2.000    IFetch_test/CLK
    SLICE_X8Y79          FDCE                                         r  IFetch_test/PC_out_reg[3]/C
                         clock pessimism             -0.479     1.520    
    SLICE_X8Y79          FDCE (Remov_fdce_C_CLR)     -0.067     1.453    IFetch_test/PC_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.453    
                         arrival time                           2.465    
  -------------------------------------------------------------------
                         slack                                  1.012    

Slack (MET) :             1.126ns  (arrival time - required time)
  Source:                 MPG_test_Reset/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IFetch_test/PC_out_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.094ns  (logic 0.226ns (20.662%)  route 0.868ns (79.338%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.572     1.491    MPG_test_Reset/CLK
    SLICE_X11Y87         FDRE                                         r  MPG_test_Reset/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y87         FDRE (Prop_fdre_C_Q)         0.128     1.619 r  MPG_test_Reset/Q3_reg/Q
                         net (fo=1, routed)           0.283     1.902    MPG_test_Reset/Q3
    SLICE_X10Y87         LUT2 (Prop_lut2_I1_O)        0.098     2.000 f  MPG_test_Reset/PC_out[31]_i_3/O
                         net (fo=30, routed)          0.585     2.585    IFetch_test/AR[0]
    SLICE_X3Y79          FDCE                                         f  IFetch_test/PC_out_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.866     2.031    IFetch_test/CLK
    SLICE_X3Y79          FDCE                                         r  IFetch_test/PC_out_reg[2]/C
                         clock pessimism             -0.479     1.551    
    SLICE_X3Y79          FDCE (Remov_fdce_C_CLR)     -0.092     1.459    IFetch_test/PC_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.459    
                         arrival time                           2.585    
  -------------------------------------------------------------------
                         slack                                  1.126    

Slack (MET) :             1.126ns  (arrival time - required time)
  Source:                 MPG_test_Reset/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IFetch_test/PC_out_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.094ns  (logic 0.226ns (20.662%)  route 0.868ns (79.338%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.572     1.491    MPG_test_Reset/CLK
    SLICE_X11Y87         FDRE                                         r  MPG_test_Reset/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y87         FDRE (Prop_fdre_C_Q)         0.128     1.619 r  MPG_test_Reset/Q3_reg/Q
                         net (fo=1, routed)           0.283     1.902    MPG_test_Reset/Q3
    SLICE_X10Y87         LUT2 (Prop_lut2_I1_O)        0.098     2.000 f  MPG_test_Reset/PC_out[31]_i_3/O
                         net (fo=30, routed)          0.585     2.585    IFetch_test/AR[0]
    SLICE_X3Y79          FDCE                                         f  IFetch_test/PC_out_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.866     2.031    IFetch_test/CLK
    SLICE_X3Y79          FDCE                                         r  IFetch_test/PC_out_reg[7]/C
                         clock pessimism             -0.479     1.551    
    SLICE_X3Y79          FDCE (Remov_fdce_C_CLR)     -0.092     1.459    IFetch_test/PC_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.459    
                         arrival time                           2.585    
  -------------------------------------------------------------------
                         slack                                  1.126    

Slack (MET) :             1.213ns  (arrival time - required time)
  Source:                 MPG_test_Reset/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IFetch_test/PC_out_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.178ns  (logic 0.226ns (19.186%)  route 0.952ns (80.814%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.572     1.491    MPG_test_Reset/CLK
    SLICE_X11Y87         FDRE                                         r  MPG_test_Reset/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y87         FDRE (Prop_fdre_C_Q)         0.128     1.619 r  MPG_test_Reset/Q3_reg/Q
                         net (fo=1, routed)           0.283     1.902    MPG_test_Reset/Q3
    SLICE_X10Y87         LUT2 (Prop_lut2_I1_O)        0.098     2.000 f  MPG_test_Reset/PC_out[31]_i_3/O
                         net (fo=30, routed)          0.669     2.669    IFetch_test/AR[0]
    SLICE_X4Y79          FDCE                                         f  IFetch_test/PC_out_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.863     2.028    IFetch_test/CLK
    SLICE_X4Y79          FDCE                                         r  IFetch_test/PC_out_reg[4]/C
                         clock pessimism             -0.479     1.548    
    SLICE_X4Y79          FDCE (Remov_fdce_C_CLR)     -0.092     1.456    IFetch_test/PC_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.456    
                         arrival time                           2.669    
  -------------------------------------------------------------------
                         slack                                  1.213    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.355ns  (logic 6.185ns (43.088%)  route 8.170ns (56.912%))
  Logic Levels:           7  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    U18                  IBUF (Prop_ibuf_I_O)         1.494     1.494 r  sw_IBUF[6]_inst/O
                         net (fo=64, routed)          3.299     4.793    IFetch_test/sw_IBUF[1]
    SLICE_X4Y85          LUT5 (Prop_lut5_I2_O)        0.124     4.917 r  IFetch_test/cat_OBUF[6]_inst_i_55/O
                         net (fo=1, routed)           0.000     4.917    ID_test/cat_OBUF[6]_inst_i_6_0
    SLICE_X4Y85          MUXF7 (Prop_muxf7_I1_O)      0.245     5.162 r  ID_test/cat_OBUF[6]_inst_i_22/O
                         net (fo=1, routed)           0.000     5.162    ID_test/iesire[27]
    SLICE_X4Y85          MUXF8 (Prop_muxf8_I0_O)      0.104     5.266 r  ID_test/cat_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.981     6.247    ID_test/cat_OBUF[6]_inst_i_6_n_0
    SLICE_X7Y82          LUT6 (Prop_lut6_I0_O)        0.316     6.563 r  ID_test/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.889     7.451    ID_test/cat_OBUF[6]_inst_i_2_n_0
    SLICE_X9Y82          LUT4 (Prop_lut4_I0_O)        0.150     7.601 r  ID_test/cat_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.002    10.603    cat_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.752    14.355 r  cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.355    cat[3]
    K13                                                               r  cat[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            cat[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.309ns  (logic 6.210ns (43.401%)  route 8.099ns (56.599%))
  Logic Levels:           7  (IBUF=1 LUT4=1 LUT6=2 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    T18                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sw_IBUF[5]_inst/O
                         net (fo=64, routed)          3.274     4.771    ID_test/sw_IBUF[0]
    SLICE_X3Y85          LUT6 (Prop_lut6_I4_O)        0.124     4.895 r  ID_test/cat_OBUF[6]_inst_i_90/O
                         net (fo=1, routed)           0.000     4.895    ID_test/cat_OBUF[6]_inst_i_90_n_0
    SLICE_X3Y85          MUXF7 (Prop_muxf7_I0_O)      0.238     5.133 r  ID_test/cat_OBUF[6]_inst_i_40/O
                         net (fo=1, routed)           0.000     5.133    ID_test/iesire[18]
    SLICE_X3Y85          MUXF8 (Prop_muxf8_I0_O)      0.104     5.237 r  ID_test/cat_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           1.107     6.344    ID_test/cat_OBUF[6]_inst_i_15_n_0
    SLICE_X7Y82          LUT6 (Prop_lut6_I1_O)        0.316     6.660 r  ID_test/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.716     7.377    ID_test/cat_OBUF[6]_inst_i_4_n_0
    SLICE_X8Y82          LUT4 (Prop_lut4_I1_O)        0.150     7.527 r  ID_test/cat_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.002    10.528    cat_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.781    14.309 r  cat_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.309    cat[0]
    T10                                                               r  cat[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            cat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.035ns  (logic 5.963ns (42.484%)  route 8.072ns (57.516%))
  Logic Levels:           7  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    U18                  IBUF (Prop_ibuf_I_O)         1.494     1.494 r  sw_IBUF[6]_inst/O
                         net (fo=64, routed)          3.299     4.793    IFetch_test/sw_IBUF[1]
    SLICE_X4Y85          LUT5 (Prop_lut5_I2_O)        0.124     4.917 r  IFetch_test/cat_OBUF[6]_inst_i_55/O
                         net (fo=1, routed)           0.000     4.917    ID_test/cat_OBUF[6]_inst_i_6_0
    SLICE_X4Y85          MUXF7 (Prop_muxf7_I1_O)      0.245     5.162 r  ID_test/cat_OBUF[6]_inst_i_22/O
                         net (fo=1, routed)           0.000     5.162    ID_test/iesire[27]
    SLICE_X4Y85          MUXF8 (Prop_muxf8_I0_O)      0.104     5.266 r  ID_test/cat_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.981     6.247    ID_test/cat_OBUF[6]_inst_i_6_n_0
    SLICE_X7Y82          LUT6 (Prop_lut6_I0_O)        0.316     6.563 r  ID_test/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.889     7.451    ID_test/cat_OBUF[6]_inst_i_2_n_0
    SLICE_X9Y82          LUT4 (Prop_lut4_I0_O)        0.124     7.575 r  ID_test/cat_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.904    10.479    cat_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    14.035 r  cat_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.035    cat[1]
    R10                                                               r  cat[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            cat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.638ns  (logic 5.964ns (43.731%)  route 7.674ns (56.269%))
  Logic Levels:           7  (IBUF=1 LUT4=1 LUT6=2 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    T18                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sw_IBUF[5]_inst/O
                         net (fo=64, routed)          3.274     4.771    ID_test/sw_IBUF[0]
    SLICE_X3Y85          LUT6 (Prop_lut6_I4_O)        0.124     4.895 r  ID_test/cat_OBUF[6]_inst_i_90/O
                         net (fo=1, routed)           0.000     4.895    ID_test/cat_OBUF[6]_inst_i_90_n_0
    SLICE_X3Y85          MUXF7 (Prop_muxf7_I0_O)      0.238     5.133 r  ID_test/cat_OBUF[6]_inst_i_40/O
                         net (fo=1, routed)           0.000     5.133    ID_test/iesire[18]
    SLICE_X3Y85          MUXF8 (Prop_muxf8_I0_O)      0.104     5.237 r  ID_test/cat_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           1.107     6.344    ID_test/cat_OBUF[6]_inst_i_15_n_0
    SLICE_X7Y82          LUT6 (Prop_lut6_I1_O)        0.316     6.660 r  ID_test/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.716     7.377    ID_test/cat_OBUF[6]_inst_i_4_n_0
    SLICE_X8Y82          LUT4 (Prop_lut4_I1_O)        0.124     7.501 r  ID_test/cat_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.577    10.078    cat_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.561    13.638 r  cat_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.638    cat[5]
    T11                                                               r  cat[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.622ns  (logic 5.900ns (43.314%)  route 7.722ns (56.686%))
  Logic Levels:           7  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    U18                  IBUF (Prop_ibuf_I_O)         1.494     1.494 r  sw_IBUF[6]_inst/O
                         net (fo=64, routed)          3.299     4.793    IFetch_test/sw_IBUF[1]
    SLICE_X4Y85          LUT5 (Prop_lut5_I2_O)        0.124     4.917 r  IFetch_test/cat_OBUF[6]_inst_i_55/O
                         net (fo=1, routed)           0.000     4.917    ID_test/cat_OBUF[6]_inst_i_6_0
    SLICE_X4Y85          MUXF7 (Prop_muxf7_I1_O)      0.245     5.162 r  ID_test/cat_OBUF[6]_inst_i_22/O
                         net (fo=1, routed)           0.000     5.162    ID_test/iesire[27]
    SLICE_X4Y85          MUXF8 (Prop_muxf8_I0_O)      0.104     5.266 r  ID_test/cat_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.981     6.247    ID_test/cat_OBUF[6]_inst_i_6_n_0
    SLICE_X7Y82          LUT6 (Prop_lut6_I0_O)        0.316     6.563 r  ID_test/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.894     7.456    ID_test/cat_OBUF[6]_inst_i_2_n_0
    SLICE_X9Y82          LUT4 (Prop_lut4_I0_O)        0.124     7.580 r  ID_test/cat_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.549    10.129    cat_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    13.622 r  cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.622    cat[2]
    K16                                                               r  cat[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.524ns  (logic 6.180ns (45.700%)  route 7.344ns (54.300%))
  Logic Levels:           7  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    U18                  IBUF (Prop_ibuf_I_O)         1.494     1.494 r  sw_IBUF[6]_inst/O
                         net (fo=64, routed)          3.299     4.793    IFetch_test/sw_IBUF[1]
    SLICE_X4Y85          LUT5 (Prop_lut5_I2_O)        0.124     4.917 r  IFetch_test/cat_OBUF[6]_inst_i_55/O
                         net (fo=1, routed)           0.000     4.917    ID_test/cat_OBUF[6]_inst_i_6_0
    SLICE_X4Y85          MUXF7 (Prop_muxf7_I1_O)      0.245     5.162 r  ID_test/cat_OBUF[6]_inst_i_22/O
                         net (fo=1, routed)           0.000     5.162    ID_test/iesire[27]
    SLICE_X4Y85          MUXF8 (Prop_muxf8_I0_O)      0.104     5.266 r  ID_test/cat_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.981     6.247    ID_test/cat_OBUF[6]_inst_i_6_n_0
    SLICE_X7Y82          LUT6 (Prop_lut6_I0_O)        0.316     6.563 r  ID_test/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.894     7.456    ID_test/cat_OBUF[6]_inst_i_2_n_0
    SLICE_X9Y82          LUT4 (Prop_lut4_I0_O)        0.152     7.608 r  ID_test/cat_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.170     9.779    cat_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.745    13.524 r  cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.524    cat[6]
    L18                                                               r  cat[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.460ns  (logic 5.903ns (43.853%)  route 7.558ns (56.147%))
  Logic Levels:           7  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    U18                  IBUF (Prop_ibuf_I_O)         1.494     1.494 r  sw_IBUF[6]_inst/O
                         net (fo=64, routed)          3.611     5.105    IFetch_test/sw_IBUF[1]
    SLICE_X4Y83          LUT5 (Prop_lut5_I2_O)        0.124     5.229 r  IFetch_test/cat_OBUF[6]_inst_i_77/O
                         net (fo=1, routed)           0.000     5.229    ID_test/cat_OBUF[6]_inst_i_11_1
    SLICE_X4Y83          MUXF7 (Prop_muxf7_I1_O)      0.217     5.446 r  ID_test/cat_OBUF[6]_inst_i_33/O
                         net (fo=1, routed)           0.000     5.446    ID_test/iesire[20]
    SLICE_X4Y83          MUXF8 (Prop_muxf8_I1_O)      0.094     5.540 r  ID_test/cat_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.548     6.088    ID_test/cat_OBUF[6]_inst_i_11_n_0
    SLICE_X7Y83          LUT6 (Prop_lut6_I1_O)        0.316     6.404 r  ID_test/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.071     7.475    ID_test/cat_OBUF[6]_inst_i_3_n_0
    SLICE_X9Y82          LUT4 (Prop_lut4_I3_O)        0.124     7.599 r  ID_test/cat_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.327     9.927    cat_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    13.460 r  cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.460    cat[4]
    P15                                                               r  cat[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.386ns  (logic 1.771ns (52.294%)  route 1.616ns (47.706%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  sw_IBUF[7]_inst/O
                         net (fo=32, routed)          0.493     0.769    ID_test/sw_IBUF[2]
    SLICE_X4Y86          MUXF7 (Prop_muxf7_S_O)       0.085     0.854 f  ID_test/cat_OBUF[6]_inst_i_47/O
                         net (fo=1, routed)           0.000     0.854    ID_test/iesire[29]
    SLICE_X4Y86          MUXF8 (Prop_muxf8_I1_O)      0.019     0.873 f  ID_test/cat_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.286     1.159    ID_test/cat_OBUF[6]_inst_i_18_n_0
    SLICE_X8Y82          LUT6 (Prop_lut6_I0_O)        0.112     1.271 f  ID_test/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.170     1.441    ID_test/cat_OBUF[6]_inst_i_5_n_0
    SLICE_X9Y82          LUT4 (Prop_lut4_I1_O)        0.045     1.486 r  ID_test/cat_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.666     2.152    cat_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         1.234     3.386 r  cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.386    cat[4]
    P15                                                               r  cat[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.395ns  (logic 1.846ns (54.363%)  route 1.549ns (45.637%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  sw_IBUF[7]_inst/O
                         net (fo=32, routed)          0.366     0.642    ID_test/sw_IBUF[2]
    SLICE_X3Y88          MUXF7 (Prop_muxf7_S_O)       0.085     0.727 r  ID_test/cat_OBUF[6]_inst_i_31/O
                         net (fo=1, routed)           0.000     0.727    ID_test/iesire[28]
    SLICE_X3Y88          MUXF8 (Prop_muxf8_I1_O)      0.019     0.746 r  ID_test/cat_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.302     1.048    ID_test/cat_OBUF[6]_inst_i_10_n_0
    SLICE_X7Y83          LUT6 (Prop_lut6_I0_O)        0.112     1.160 r  ID_test/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.294     1.453    ID_test/cat_OBUF[6]_inst_i_3_n_0
    SLICE_X9Y82          LUT4 (Prop_lut4_I1_O)        0.049     1.502 r  ID_test/cat_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.587     2.090    cat_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.305     3.395 r  cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.395    cat[6]
    L18                                                               r  cat[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.453ns  (logic 1.731ns (50.120%)  route 1.723ns (49.880%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  sw_IBUF[7]_inst/O
                         net (fo=32, routed)          0.366     0.642    ID_test/sw_IBUF[2]
    SLICE_X3Y88          MUXF7 (Prop_muxf7_S_O)       0.085     0.727 f  ID_test/cat_OBUF[6]_inst_i_31/O
                         net (fo=1, routed)           0.000     0.727    ID_test/iesire[28]
    SLICE_X3Y88          MUXF8 (Prop_muxf8_I1_O)      0.019     0.746 f  ID_test/cat_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.302     1.048    ID_test/cat_OBUF[6]_inst_i_10_n_0
    SLICE_X7Y83          LUT6 (Prop_lut6_I0_O)        0.112     1.160 f  ID_test/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.294     1.453    ID_test/cat_OBUF[6]_inst_i_3_n_0
    SLICE_X9Y82          LUT4 (Prop_lut4_I1_O)        0.045     1.498 r  ID_test/cat_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.761     2.259    cat_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.194     3.453 r  cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.453    cat[2]
    K16                                                               r  cat[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            cat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.595ns  (logic 1.798ns (50.012%)  route 1.797ns (49.988%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  sw_IBUF[7]_inst/O
                         net (fo=32, routed)          0.493     0.769    ID_test/sw_IBUF[2]
    SLICE_X4Y86          MUXF7 (Prop_muxf7_S_O)       0.085     0.854 r  ID_test/cat_OBUF[6]_inst_i_47/O
                         net (fo=1, routed)           0.000     0.854    ID_test/iesire[29]
    SLICE_X4Y86          MUXF8 (Prop_muxf8_I1_O)      0.019     0.873 r  ID_test/cat_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.286     1.159    ID_test/cat_OBUF[6]_inst_i_18_n_0
    SLICE_X8Y82          LUT6 (Prop_lut6_I0_O)        0.112     1.271 r  ID_test/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.240     1.511    ID_test/cat_OBUF[6]_inst_i_5_n_0
    SLICE_X8Y82          LUT4 (Prop_lut4_I3_O)        0.045     1.556 r  ID_test/cat_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.778     2.333    cat_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         1.261     3.595 r  cat_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.595    cat[5]
    T11                                                               r  cat[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            cat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.667ns  (logic 1.793ns (48.890%)  route 1.874ns (51.110%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  sw_IBUF[7]_inst/O
                         net (fo=32, routed)          0.366     0.642    ID_test/sw_IBUF[2]
    SLICE_X3Y88          MUXF7 (Prop_muxf7_S_O)       0.085     0.727 r  ID_test/cat_OBUF[6]_inst_i_31/O
                         net (fo=1, routed)           0.000     0.727    ID_test/iesire[28]
    SLICE_X3Y88          MUXF8 (Prop_muxf8_I1_O)      0.019     0.746 r  ID_test/cat_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.302     1.048    ID_test/cat_OBUF[6]_inst_i_10_n_0
    SLICE_X7Y83          LUT6 (Prop_lut6_I0_O)        0.112     1.160 r  ID_test/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.293     1.452    ID_test/cat_OBUF[6]_inst_i_3_n_0
    SLICE_X9Y82          LUT4 (Prop_lut4_I3_O)        0.045     1.497 r  ID_test/cat_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.913     2.410    cat_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         1.256     3.667 r  cat_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.667    cat[1]
    R10                                                               r  cat[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.766ns  (logic 1.852ns (49.187%)  route 1.914ns (50.813%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  sw_IBUF[7]_inst/O
                         net (fo=32, routed)          0.366     0.642    ID_test/sw_IBUF[2]
    SLICE_X3Y88          MUXF7 (Prop_muxf7_S_O)       0.085     0.727 r  ID_test/cat_OBUF[6]_inst_i_31/O
                         net (fo=1, routed)           0.000     0.727    ID_test/iesire[28]
    SLICE_X3Y88          MUXF8 (Prop_muxf8_I1_O)      0.019     0.746 r  ID_test/cat_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.302     1.048    ID_test/cat_OBUF[6]_inst_i_10_n_0
    SLICE_X7Y83          LUT6 (Prop_lut6_I0_O)        0.112     1.160 r  ID_test/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.293     1.452    ID_test/cat_OBUF[6]_inst_i_3_n_0
    SLICE_X9Y82          LUT4 (Prop_lut4_I2_O)        0.048     1.500 r  ID_test/cat_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.953     2.453    cat_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.313     3.766 r  cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.766    cat[3]
    K13                                                               r  cat[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            cat[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.852ns  (logic 1.879ns (48.782%)  route 1.973ns (51.218%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  sw_IBUF[7]_inst/O
                         net (fo=32, routed)          0.493     0.769    ID_test/sw_IBUF[2]
    SLICE_X4Y86          MUXF7 (Prop_muxf7_S_O)       0.085     0.854 r  ID_test/cat_OBUF[6]_inst_i_47/O
                         net (fo=1, routed)           0.000     0.854    ID_test/iesire[29]
    SLICE_X4Y86          MUXF8 (Prop_muxf8_I1_O)      0.019     0.873 r  ID_test/cat_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.286     1.159    ID_test/cat_OBUF[6]_inst_i_18_n_0
    SLICE_X8Y82          LUT6 (Prop_lut6_I0_O)        0.112     1.271 r  ID_test/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.240     1.511    ID_test/cat_OBUF[6]_inst_i_5_n_0
    SLICE_X8Y82          LUT4 (Prop_lut4_I3_O)        0.044     1.555 r  ID_test/cat_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.954     2.508    cat_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         1.343     3.852 r  cat_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.852    cat[0]
    T10                                                               r  cat[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            23 Endpoints
Min Delay            23 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 IFetch_test/PC_out_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.187ns  (logic 7.085ns (38.958%)  route 11.102ns (61.042%))
  Logic Levels:           11  (CARRY4=1 LUT4=1 LUT5=2 LUT6=2 MUXF7=1 MUXF8=1 OBUF=1 RAMD32=1 RAMS64E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.713     5.316    IFetch_test/CLK
    SLICE_X3Y80          FDCE                                         r  IFetch_test/PC_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDCE (Prop_fdce_C_Q)         0.419     5.735 r  IFetch_test/PC_out_reg[5]/Q
                         net (fo=118, routed)         1.448     7.182    IFetch_test/Q[0]
    SLICE_X8Y81          LUT5 (Prop_lut5_I3_O)        0.325     7.507 r  IFetch_test/reg_file_reg_r2_0_31_0_5_i_2/O
                         net (fo=33, routed)          1.014     8.522    ID_test/reg_file_reg_r2_0_31_0_5/ADDRA1
    SLICE_X8Y80          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.350     8.872 r  ID_test/reg_file_reg_r2_0_31_0_5/RAMA/O
                         net (fo=3, routed)           0.979     9.851    IFetch_test/RD2[0]
    SLICE_X5Y80          LUT6 (Prop_lut6_I1_O)        0.328    10.179 r  IFetch_test/i__carry_i_4/O
                         net (fo=1, routed)           0.000    10.179    EX_test/S[0]
    SLICE_X5Y80          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    10.785 r  EX_test/plusOp_inferred__0/i__carry/O[3]
                         net (fo=34, routed)          1.340    12.125    MEM_test/RAM_reg_0_63_22_22/A1
    SLICE_X6Y83          RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.375    12.500 r  MEM_test/RAM_reg_0_63_22_22/SP/O
                         net (fo=2, routed)           1.496    13.996    IFetch_test/MemData[22]
    SLICE_X3Y85          LUT5 (Prop_lut5_I1_O)        0.124    14.120 r  IFetch_test/cat_OBUF[6]_inst_i_93/O
                         net (fo=1, routed)           0.000    14.120    ID_test/cat_OBUF[6]_inst_i_15_1
    SLICE_X3Y85          MUXF7 (Prop_muxf7_I1_O)      0.217    14.337 r  ID_test/cat_OBUF[6]_inst_i_41/O
                         net (fo=1, routed)           0.000    14.337    ID_test/iesire[22]
    SLICE_X3Y85          MUXF8 (Prop_muxf8_I1_O)      0.094    14.431 r  ID_test/cat_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           1.107    15.538    ID_test/cat_OBUF[6]_inst_i_15_n_0
    SLICE_X7Y82          LUT6 (Prop_lut6_I1_O)        0.316    15.854 r  ID_test/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.716    16.570    ID_test/cat_OBUF[6]_inst_i_4_n_0
    SLICE_X8Y82          LUT4 (Prop_lut4_I1_O)        0.150    16.720 r  ID_test/cat_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.002    19.722    cat_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.781    23.503 r  cat_OBUF[0]_inst/O
                         net (fo=0)                   0.000    23.503    cat[0]
    T10                                                               r  cat[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IFetch_test/PC_out_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.140ns  (logic 7.057ns (38.902%)  route 11.083ns (61.098%))
  Logic Levels:           11  (CARRY4=1 LUT4=1 LUT5=2 LUT6=2 MUXF7=1 MUXF8=1 OBUF=1 RAMD32=1 RAMS64E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.713     5.316    IFetch_test/CLK
    SLICE_X3Y80          FDCE                                         r  IFetch_test/PC_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDCE (Prop_fdce_C_Q)         0.419     5.735 r  IFetch_test/PC_out_reg[5]/Q
                         net (fo=118, routed)         1.448     7.182    IFetch_test/Q[0]
    SLICE_X8Y81          LUT5 (Prop_lut5_I3_O)        0.325     7.507 r  IFetch_test/reg_file_reg_r2_0_31_0_5_i_2/O
                         net (fo=33, routed)          1.014     8.522    ID_test/reg_file_reg_r2_0_31_0_5/ADDRA1
    SLICE_X8Y80          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.350     8.872 r  ID_test/reg_file_reg_r2_0_31_0_5/RAMA/O
                         net (fo=3, routed)           0.979     9.851    IFetch_test/RD2[0]
    SLICE_X5Y80          LUT6 (Prop_lut6_I1_O)        0.328    10.179 r  IFetch_test/i__carry_i_4/O
                         net (fo=1, routed)           0.000    10.179    EX_test/S[0]
    SLICE_X5Y80          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    10.785 r  EX_test/plusOp_inferred__0/i__carry/O[3]
                         net (fo=34, routed)          1.340    12.125    MEM_test/RAM_reg_0_63_22_22/A1
    SLICE_X6Y83          RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.375    12.500 r  MEM_test/RAM_reg_0_63_22_22/SP/O
                         net (fo=2, routed)           1.496    13.996    IFetch_test/MemData[22]
    SLICE_X3Y85          LUT5 (Prop_lut5_I1_O)        0.124    14.120 r  IFetch_test/cat_OBUF[6]_inst_i_93/O
                         net (fo=1, routed)           0.000    14.120    ID_test/cat_OBUF[6]_inst_i_15_1
    SLICE_X3Y85          MUXF7 (Prop_muxf7_I1_O)      0.217    14.337 r  ID_test/cat_OBUF[6]_inst_i_41/O
                         net (fo=1, routed)           0.000    14.337    ID_test/iesire[22]
    SLICE_X3Y85          MUXF8 (Prop_muxf8_I1_O)      0.094    14.431 r  ID_test/cat_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           1.107    15.538    ID_test/cat_OBUF[6]_inst_i_15_n_0
    SLICE_X7Y82          LUT6 (Prop_lut6_I1_O)        0.316    15.854 r  ID_test/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.697    16.551    ID_test/cat_OBUF[6]_inst_i_4_n_0
    SLICE_X9Y82          LUT4 (Prop_lut4_I1_O)        0.150    16.701 r  ID_test/cat_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.002    19.703    cat_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.752    23.455 r  cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000    23.455    cat[3]
    K13                                                               r  cat[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IFetch_test/PC_out_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.819ns  (logic 6.834ns (38.351%)  route 10.985ns (61.649%))
  Logic Levels:           11  (CARRY4=1 LUT4=1 LUT5=2 LUT6=2 MUXF7=1 MUXF8=1 OBUF=1 RAMD32=1 RAMS64E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.713     5.316    IFetch_test/CLK
    SLICE_X3Y80          FDCE                                         r  IFetch_test/PC_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDCE (Prop_fdce_C_Q)         0.419     5.735 r  IFetch_test/PC_out_reg[5]/Q
                         net (fo=118, routed)         1.448     7.182    IFetch_test/Q[0]
    SLICE_X8Y81          LUT5 (Prop_lut5_I3_O)        0.325     7.507 r  IFetch_test/reg_file_reg_r2_0_31_0_5_i_2/O
                         net (fo=33, routed)          1.014     8.522    ID_test/reg_file_reg_r2_0_31_0_5/ADDRA1
    SLICE_X8Y80          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.350     8.872 r  ID_test/reg_file_reg_r2_0_31_0_5/RAMA/O
                         net (fo=3, routed)           0.979     9.851    IFetch_test/RD2[0]
    SLICE_X5Y80          LUT6 (Prop_lut6_I1_O)        0.328    10.179 r  IFetch_test/i__carry_i_4/O
                         net (fo=1, routed)           0.000    10.179    EX_test/S[0]
    SLICE_X5Y80          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    10.785 r  EX_test/plusOp_inferred__0/i__carry/O[3]
                         net (fo=34, routed)          1.340    12.125    MEM_test/RAM_reg_0_63_22_22/A1
    SLICE_X6Y83          RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.375    12.500 r  MEM_test/RAM_reg_0_63_22_22/SP/O
                         net (fo=2, routed)           1.496    13.996    IFetch_test/MemData[22]
    SLICE_X3Y85          LUT5 (Prop_lut5_I1_O)        0.124    14.120 r  IFetch_test/cat_OBUF[6]_inst_i_93/O
                         net (fo=1, routed)           0.000    14.120    ID_test/cat_OBUF[6]_inst_i_15_1
    SLICE_X3Y85          MUXF7 (Prop_muxf7_I1_O)      0.217    14.337 r  ID_test/cat_OBUF[6]_inst_i_41/O
                         net (fo=1, routed)           0.000    14.337    ID_test/iesire[22]
    SLICE_X3Y85          MUXF8 (Prop_muxf8_I1_O)      0.094    14.431 r  ID_test/cat_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           1.107    15.538    ID_test/cat_OBUF[6]_inst_i_15_n_0
    SLICE_X7Y82          LUT6 (Prop_lut6_I1_O)        0.316    15.854 r  ID_test/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.697    16.551    ID_test/cat_OBUF[6]_inst_i_4_n_0
    SLICE_X9Y82          LUT4 (Prop_lut4_I1_O)        0.124    16.675 r  ID_test/cat_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.904    19.579    cat_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    23.135 r  cat_OBUF[1]_inst/O
                         net (fo=0)                   0.000    23.135    cat[1]
    R10                                                               r  cat[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IFetch_test/PC_out_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.516ns  (logic 6.839ns (39.044%)  route 10.677ns (60.956%))
  Logic Levels:           11  (CARRY4=1 LUT4=1 LUT5=2 LUT6=2 MUXF7=1 MUXF8=1 OBUF=1 RAMD32=1 RAMS64E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.713     5.316    IFetch_test/CLK
    SLICE_X3Y80          FDCE                                         r  IFetch_test/PC_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDCE (Prop_fdce_C_Q)         0.419     5.735 r  IFetch_test/PC_out_reg[5]/Q
                         net (fo=118, routed)         1.448     7.182    IFetch_test/Q[0]
    SLICE_X8Y81          LUT5 (Prop_lut5_I3_O)        0.325     7.507 r  IFetch_test/reg_file_reg_r2_0_31_0_5_i_2/O
                         net (fo=33, routed)          1.014     8.522    ID_test/reg_file_reg_r2_0_31_0_5/ADDRA1
    SLICE_X8Y80          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.350     8.872 r  ID_test/reg_file_reg_r2_0_31_0_5/RAMA/O
                         net (fo=3, routed)           0.979     9.851    IFetch_test/RD2[0]
    SLICE_X5Y80          LUT6 (Prop_lut6_I1_O)        0.328    10.179 r  IFetch_test/i__carry_i_4/O
                         net (fo=1, routed)           0.000    10.179    EX_test/S[0]
    SLICE_X5Y80          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    10.785 r  EX_test/plusOp_inferred__0/i__carry/O[3]
                         net (fo=34, routed)          1.340    12.125    MEM_test/RAM_reg_0_63_22_22/A1
    SLICE_X6Y83          RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.375    12.500 r  MEM_test/RAM_reg_0_63_22_22/SP/O
                         net (fo=2, routed)           1.496    13.996    IFetch_test/MemData[22]
    SLICE_X3Y85          LUT5 (Prop_lut5_I1_O)        0.124    14.120 r  IFetch_test/cat_OBUF[6]_inst_i_93/O
                         net (fo=1, routed)           0.000    14.120    ID_test/cat_OBUF[6]_inst_i_15_1
    SLICE_X3Y85          MUXF7 (Prop_muxf7_I1_O)      0.217    14.337 r  ID_test/cat_OBUF[6]_inst_i_41/O
                         net (fo=1, routed)           0.000    14.337    ID_test/iesire[22]
    SLICE_X3Y85          MUXF8 (Prop_muxf8_I1_O)      0.094    14.431 r  ID_test/cat_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           1.107    15.538    ID_test/cat_OBUF[6]_inst_i_15_n_0
    SLICE_X7Y82          LUT6 (Prop_lut6_I1_O)        0.316    15.854 r  ID_test/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.716    16.570    ID_test/cat_OBUF[6]_inst_i_4_n_0
    SLICE_X8Y82          LUT4 (Prop_lut4_I1_O)        0.124    16.694 r  ID_test/cat_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.577    19.271    cat_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.561    22.832 r  cat_OBUF[5]_inst/O
                         net (fo=0)                   0.000    22.832    cat[5]
    T11                                                               r  cat[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IFetch_test/PC_out_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.399ns  (logic 6.771ns (38.918%)  route 10.628ns (61.082%))
  Logic Levels:           11  (CARRY4=1 LUT4=1 LUT5=2 LUT6=2 MUXF7=1 MUXF8=1 OBUF=1 RAMD32=1 RAMS64E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.713     5.316    IFetch_test/CLK
    SLICE_X3Y80          FDCE                                         r  IFetch_test/PC_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDCE (Prop_fdce_C_Q)         0.419     5.735 r  IFetch_test/PC_out_reg[5]/Q
                         net (fo=118, routed)         1.448     7.182    IFetch_test/Q[0]
    SLICE_X8Y81          LUT5 (Prop_lut5_I3_O)        0.325     7.507 r  IFetch_test/reg_file_reg_r2_0_31_0_5_i_2/O
                         net (fo=33, routed)          1.014     8.522    ID_test/reg_file_reg_r2_0_31_0_5/ADDRA1
    SLICE_X8Y80          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.350     8.872 r  ID_test/reg_file_reg_r2_0_31_0_5/RAMA/O
                         net (fo=3, routed)           0.979     9.851    IFetch_test/RD2[0]
    SLICE_X5Y80          LUT6 (Prop_lut6_I1_O)        0.328    10.179 r  IFetch_test/i__carry_i_4/O
                         net (fo=1, routed)           0.000    10.179    EX_test/S[0]
    SLICE_X5Y80          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    10.785 r  EX_test/plusOp_inferred__0/i__carry/O[3]
                         net (fo=34, routed)          1.340    12.125    MEM_test/RAM_reg_0_63_22_22/A1
    SLICE_X6Y83          RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.375    12.500 r  MEM_test/RAM_reg_0_63_22_22/SP/O
                         net (fo=2, routed)           1.496    13.996    IFetch_test/MemData[22]
    SLICE_X3Y85          LUT5 (Prop_lut5_I1_O)        0.124    14.120 r  IFetch_test/cat_OBUF[6]_inst_i_93/O
                         net (fo=1, routed)           0.000    14.120    ID_test/cat_OBUF[6]_inst_i_15_1
    SLICE_X3Y85          MUXF7 (Prop_muxf7_I1_O)      0.217    14.337 r  ID_test/cat_OBUF[6]_inst_i_41/O
                         net (fo=1, routed)           0.000    14.337    ID_test/iesire[22]
    SLICE_X3Y85          MUXF8 (Prop_muxf8_I1_O)      0.094    14.431 r  ID_test/cat_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           1.107    15.538    ID_test/cat_OBUF[6]_inst_i_15_n_0
    SLICE_X7Y82          LUT6 (Prop_lut6_I1_O)        0.316    15.854 r  ID_test/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.695    16.549    ID_test/cat_OBUF[6]_inst_i_4_n_0
    SLICE_X9Y82          LUT4 (Prop_lut4_I3_O)        0.124    16.673 r  ID_test/cat_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.549    19.222    cat_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    22.715 r  cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000    22.715    cat[2]
    K16                                                               r  cat[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IFetch_test/PC_out_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.300ns  (logic 7.050ns (40.751%)  route 10.250ns (59.249%))
  Logic Levels:           11  (CARRY4=1 LUT4=1 LUT5=2 LUT6=2 MUXF7=1 MUXF8=1 OBUF=1 RAMD32=1 RAMS64E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.713     5.316    IFetch_test/CLK
    SLICE_X3Y80          FDCE                                         r  IFetch_test/PC_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDCE (Prop_fdce_C_Q)         0.419     5.735 r  IFetch_test/PC_out_reg[5]/Q
                         net (fo=118, routed)         1.448     7.182    IFetch_test/Q[0]
    SLICE_X8Y81          LUT5 (Prop_lut5_I3_O)        0.325     7.507 r  IFetch_test/reg_file_reg_r2_0_31_0_5_i_2/O
                         net (fo=33, routed)          1.014     8.522    ID_test/reg_file_reg_r2_0_31_0_5/ADDRA1
    SLICE_X8Y80          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.350     8.872 r  ID_test/reg_file_reg_r2_0_31_0_5/RAMA/O
                         net (fo=3, routed)           0.979     9.851    IFetch_test/RD2[0]
    SLICE_X5Y80          LUT6 (Prop_lut6_I1_O)        0.328    10.179 r  IFetch_test/i__carry_i_4/O
                         net (fo=1, routed)           0.000    10.179    EX_test/S[0]
    SLICE_X5Y80          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    10.785 r  EX_test/plusOp_inferred__0/i__carry/O[3]
                         net (fo=34, routed)          1.340    12.125    MEM_test/RAM_reg_0_63_22_22/A1
    SLICE_X6Y83          RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.375    12.500 r  MEM_test/RAM_reg_0_63_22_22/SP/O
                         net (fo=2, routed)           1.496    13.996    IFetch_test/MemData[22]
    SLICE_X3Y85          LUT5 (Prop_lut5_I1_O)        0.124    14.120 r  IFetch_test/cat_OBUF[6]_inst_i_93/O
                         net (fo=1, routed)           0.000    14.120    ID_test/cat_OBUF[6]_inst_i_15_1
    SLICE_X3Y85          MUXF7 (Prop_muxf7_I1_O)      0.217    14.337 r  ID_test/cat_OBUF[6]_inst_i_41/O
                         net (fo=1, routed)           0.000    14.337    ID_test/iesire[22]
    SLICE_X3Y85          MUXF8 (Prop_muxf8_I1_O)      0.094    14.431 r  ID_test/cat_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           1.107    15.538    ID_test/cat_OBUF[6]_inst_i_15_n_0
    SLICE_X7Y82          LUT6 (Prop_lut6_I1_O)        0.316    15.854 r  ID_test/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.695    16.549    ID_test/cat_OBUF[6]_inst_i_4_n_0
    SLICE_X9Y82          LUT4 (Prop_lut4_I2_O)        0.150    16.699 r  ID_test/cat_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.170    18.870    cat_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.745    22.615 r  cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000    22.615    cat[6]
    L18                                                               r  cat[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IFetch_test/PC_out_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.001ns  (logic 7.000ns (41.172%)  route 10.001ns (58.828%))
  Logic Levels:           12  (CARRY4=2 LUT4=1 LUT5=2 LUT6=2 MUXF7=1 MUXF8=1 OBUF=1 RAMD32=1 RAMS64E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.713     5.316    IFetch_test/CLK
    SLICE_X3Y80          FDCE                                         r  IFetch_test/PC_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDCE (Prop_fdce_C_Q)         0.419     5.735 r  IFetch_test/PC_out_reg[5]/Q
                         net (fo=118, routed)         1.448     7.182    IFetch_test/Q[0]
    SLICE_X8Y81          LUT5 (Prop_lut5_I3_O)        0.325     7.507 r  IFetch_test/reg_file_reg_r2_0_31_0_5_i_2/O
                         net (fo=33, routed)          1.014     8.522    ID_test/reg_file_reg_r2_0_31_0_5/ADDRA1
    SLICE_X8Y80          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.350     8.872 r  ID_test/reg_file_reg_r2_0_31_0_5/RAMA/O
                         net (fo=3, routed)           0.979     9.851    IFetch_test/RD2[0]
    SLICE_X5Y80          LUT6 (Prop_lut6_I1_O)        0.328    10.179 r  IFetch_test/i__carry_i_4/O
                         net (fo=1, routed)           0.000    10.179    EX_test/S[0]
    SLICE_X5Y80          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.711 r  EX_test/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.711    EX_test/plusOp_inferred__0/i__carry_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.045 r  EX_test/plusOp_inferred__0/i__carry__0/O[1]
                         net (fo=34, routed)          1.082    12.126    MEM_test/RAM_reg_0_63_28_28/A3
    SLICE_X2Y84          RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.303    12.429 r  MEM_test/RAM_reg_0_63_28_28/SP/O
                         net (fo=2, routed)           1.241    13.671    IFetch_test/MemData[28]
    SLICE_X3Y88          LUT5 (Prop_lut5_I1_O)        0.124    13.795 r  IFetch_test/cat_OBUF[6]_inst_i_73/O
                         net (fo=1, routed)           0.000    13.795    ID_test/cat_OBUF[6]_inst_i_10_1
    SLICE_X3Y88          MUXF7 (Prop_muxf7_I1_O)      0.217    14.012 r  ID_test/cat_OBUF[6]_inst_i_31/O
                         net (fo=1, routed)           0.000    14.012    ID_test/iesire[28]
    SLICE_X3Y88          MUXF8 (Prop_muxf8_I1_O)      0.094    14.106 r  ID_test/cat_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.839    14.944    ID_test/cat_OBUF[6]_inst_i_10_n_0
    SLICE_X7Y83          LUT6 (Prop_lut6_I0_O)        0.316    15.260 r  ID_test/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.071    16.331    ID_test/cat_OBUF[6]_inst_i_3_n_0
    SLICE_X9Y82          LUT4 (Prop_lut4_I3_O)        0.124    16.455 r  ID_test/cat_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.327    18.783    cat_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    22.316 r  cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000    22.316    cat[4]
    P15                                                               r  cat[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IFetch_test/PC_out_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.782ns  (logic 4.425ns (45.234%)  route 5.357ns (54.766%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.635     5.238    IFetch_test/CLK
    SLICE_X8Y81          FDCE                                         r  IFetch_test/PC_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y81          FDCE (Prop_fdce_C_Q)         0.518     5.756 f  IFetch_test/PC_out_reg[6]/Q
                         net (fo=118, routed)         2.841     8.596    IFetch_test/Q[1]
    SLICE_X4Y88          LUT4 (Prop_lut4_I2_O)        0.152     8.748 r  IFetch_test/led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.516    11.265    led_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.755    15.019 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.019    led[2]
    J13                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSD_test/cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.758ns  (logic 4.160ns (42.625%)  route 5.599ns (57.375%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.639     5.242    SSD_test/CLK
    SLICE_X10Y83         FDRE                                         r  SSD_test/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y83         FDRE (Prop_fdre_C_Q)         0.518     5.760 f  SSD_test/cnt_reg[16]/Q
                         net (fo=13, routed)          1.128     6.888    SSD_test/cnt_reg[2]
    SLICE_X9Y84          LUT3 (Prop_lut3_I1_O)        0.124     7.012 r  SSD_test/an_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.471    11.483    an_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.518    15.000 r  an_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.000    an[6]
    K2                                                                r  an[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IFetch_test/PC_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.462ns  (logic 4.330ns (45.766%)  route 5.132ns (54.234%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.712     5.315    IFetch_test/CLK
    SLICE_X3Y79          FDCE                                         r  IFetch_test/PC_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDCE (Prop_fdce_C_Q)         0.456     5.771 f  IFetch_test/PC_out_reg[2]/Q
                         net (fo=50, routed)          2.269     8.039    IFetch_test/sel0[0]
    SLICE_X7Y81          LUT5 (Prop_lut5_I4_O)        0.152     8.191 r  IFetch_test/led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.863    11.054    led_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.722    14.777 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.777    led[0]
    H17                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SSD_test/cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.187ns  (logic 1.460ns (66.732%)  route 0.728ns (33.268%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.570     1.489    SSD_test/CLK
    SLICE_X10Y83         FDRE                                         r  SSD_test/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y83         FDRE (Prop_fdre_C_Q)         0.164     1.653 f  SSD_test/cnt_reg[16]/Q
                         net (fo=13, routed)          0.402     2.055    SSD_test/cnt_reg[2]
    SLICE_X7Y83          LUT3 (Prop_lut3_I2_O)        0.045     2.100 r  SSD_test/an_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.326     2.426    an_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.251     3.677 r  an_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.677    an[4]
    P14                                                               r  an[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IFetch_test/PC_out_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.381ns  (logic 1.483ns (62.266%)  route 0.899ns (37.734%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.596     1.515    IFetch_test/CLK
    SLICE_X3Y80          FDCE                                         r  IFetch_test/PC_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDCE (Prop_fdce_C_Q)         0.128     1.643 f  IFetch_test/PC_out_reg[5]/Q
                         net (fo=118, routed)         0.362     2.005    IFetch_test/Q[0]
    SLICE_X4Y79          LUT2 (Prop_lut2_I0_O)        0.099     2.104 r  IFetch_test/led_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.537     2.641    led_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         1.256     3.896 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.896    led[6]
    U17                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSD_test/cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.465ns  (logic 1.520ns (61.684%)  route 0.944ns (38.316%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.570     1.489    SSD_test/CLK
    SLICE_X10Y83         FDRE                                         r  SSD_test/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y83         FDRE (Prop_fdre_C_Q)         0.164     1.653 f  SSD_test/cnt_reg[16]/Q
                         net (fo=13, routed)          0.402     2.055    SSD_test/cnt_reg[2]
    SLICE_X7Y83          LUT3 (Prop_lut3_I0_O)        0.042     2.097 r  SSD_test/an_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.542     2.640    an_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         1.314     3.954 r  an_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.954    an[5]
    T14                                                               r  an[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSD_test/cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.525ns  (logic 1.445ns (57.248%)  route 1.079ns (42.752%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.570     1.489    SSD_test/CLK
    SLICE_X10Y83         FDRE                                         r  SSD_test/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y83         FDRE (Prop_fdre_C_Q)         0.164     1.653 r  SSD_test/cnt_reg[16]/Q
                         net (fo=13, routed)          0.503     2.157    SSD_test/cnt_reg[2]
    SLICE_X7Y85          LUT3 (Prop_lut3_I1_O)        0.045     2.202 r  SSD_test/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.576     2.778    an_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.236     4.014 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.014    an[1]
    J18                                                               r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSD_test/cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.553ns  (logic 1.488ns (58.293%)  route 1.065ns (41.707%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.570     1.489    SSD_test/CLK
    SLICE_X10Y83         FDRE                                         r  SSD_test/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y83         FDRE (Prop_fdre_C_Q)         0.164     1.653 r  SSD_test/cnt_reg[16]/Q
                         net (fo=13, routed)          0.228     1.882    ID_test/cnt_reg[2]
    SLICE_X8Y82          LUT6 (Prop_lut6_I2_O)        0.045     1.927 f  ID_test/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.170     2.097    ID_test/cat_OBUF[6]_inst_i_5_n_0
    SLICE_X9Y82          LUT4 (Prop_lut4_I1_O)        0.045     2.142 r  ID_test/cat_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.666     2.808    cat_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         1.234     4.043 r  cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.043    cat[4]
    P15                                                               r  cat[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSD_test/cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.610ns  (logic 1.504ns (57.632%)  route 1.106ns (42.368%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.570     1.489    SSD_test/CLK
    SLICE_X10Y83         FDRE                                         r  SSD_test/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y83         FDRE (Prop_fdre_C_Q)         0.164     1.653 r  SSD_test/cnt_reg[16]/Q
                         net (fo=13, routed)          0.503     2.157    SSD_test/cnt_reg[2]
    SLICE_X7Y85          LUT3 (Prop_lut3_I1_O)        0.042     2.199 r  SSD_test/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.603     2.801    an_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.298     4.100 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.100    an[0]
    J17                                                               r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSD_test/cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.628ns  (logic 1.484ns (56.466%)  route 1.144ns (43.534%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.570     1.489    SSD_test/CLK
    SLICE_X10Y83         FDRE                                         r  SSD_test/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y83         FDRE (Prop_fdre_C_Q)         0.164     1.653 r  SSD_test/cnt_reg[16]/Q
                         net (fo=13, routed)          0.434     2.087    SSD_test/cnt_reg[2]
    SLICE_X4Y84          LUT3 (Prop_lut3_I0_O)        0.045     2.132 r  SSD_test/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.710     2.842    an_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.275     4.117 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.117    an[2]
    T9                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IFetch_test/PC_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.634ns  (logic 1.535ns (58.289%)  route 1.099ns (41.711%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.566     1.485    IFetch_test/CLK
    SLICE_X8Y79          FDCE                                         r  IFetch_test/PC_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y79          FDCE (Prop_fdce_C_Q)         0.164     1.649 r  IFetch_test/PC_out_reg[3]/Q
                         net (fo=84, routed)          0.380     2.029    IFetch_test/sel0[1]
    SLICE_X8Y82          LUT5 (Prop_lut5_I0_O)        0.047     2.076 r  IFetch_test/led_OBUF[3]_inst_i_1/O
                         net (fo=5, routed)           0.718     2.795    led_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         1.324     4.119 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.119    led[3]
    N14                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IFetch_test/PC_out_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.638ns  (logic 1.495ns (56.685%)  route 1.143ns (43.315%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.568     1.487    IFetch_test/CLK
    SLICE_X8Y81          FDCE                                         r  IFetch_test/PC_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y81          FDCE (Prop_fdce_C_Q)         0.164     1.651 r  IFetch_test/PC_out_reg[6]/Q
                         net (fo=118, routed)         0.321     1.972    IFetch_test/Q[1]
    SLICE_X7Y81          LUT5 (Prop_lut5_I1_O)        0.048     2.020 r  IFetch_test/led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.822     2.842    led_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.283     4.125 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.125    led[0]
    H17                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IFetch_test/PC_out_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.672ns  (logic 1.461ns (54.703%)  route 1.210ns (45.297%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.568     1.487    IFetch_test/CLK
    SLICE_X8Y81          FDCE                                         r  IFetch_test/PC_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y81          FDCE (Prop_fdce_C_Q)         0.164     1.651 f  IFetch_test/PC_out_reg[6]/Q
                         net (fo=118, routed)         0.610     2.261    IFetch_test/Q[1]
    SLICE_X3Y79          LUT2 (Prop_lut2_I1_O)        0.045     2.306 r  IFetch_test/led_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.600     2.907    led_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         1.252     4.159 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.159    led[5]
    V17                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            MPG_test_Reset/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.839ns  (logic 1.486ns (52.335%)  route 1.353ns (47.665%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.946ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 r  btn_IBUF[1]_inst/O
                         net (fo=1, routed)           1.353     2.839    MPG_test_Reset/btn_IBUF[0]
    SLICE_X10Y87         FDRE                                         r  MPG_test_Reset/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.523     4.946    MPG_test_Reset/CLK
    SLICE_X10Y87         FDRE                                         r  MPG_test_Reset/Q1_reg/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            MPG_test_Enable/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.832ns  (logic 1.477ns (52.146%)  route 1.355ns (47.854%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.946ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  btn_IBUF[0]_inst/O
                         net (fo=1, routed)           1.355     2.832    MPG_test_Enable/btn_IBUF[0]
    SLICE_X10Y87         FDRE                                         r  MPG_test_Enable/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.523     4.946    MPG_test_Enable/CLK
    SLICE_X10Y87         FDRE                                         r  MPG_test_Enable/Q1_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            MPG_test_Enable/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.831ns  (logic 0.244ns (29.400%)  route 0.587ns (70.600%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  btn_IBUF[0]_inst/O
                         net (fo=1, routed)           0.587     0.831    MPG_test_Enable/btn_IBUF[0]
    SLICE_X10Y87         FDRE                                         r  MPG_test_Enable/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.842     2.007    MPG_test_Enable/CLK
    SLICE_X10Y87         FDRE                                         r  MPG_test_Enable/Q1_reg/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            MPG_test_Reset/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.838ns  (logic 0.254ns (30.269%)  route 0.584ns (69.731%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  btn_IBUF[1]_inst/O
                         net (fo=1, routed)           0.584     0.838    MPG_test_Reset/btn_IBUF[0]
    SLICE_X10Y87         FDRE                                         r  MPG_test_Reset/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.842     2.007    MPG_test_Reset/CLK
    SLICE_X10Y87         FDRE                                         r  MPG_test_Reset/Q1_reg/C





