============================================================
  Generated by:           Genus(TM) Synthesis Solution 18.10-p003_1
  Generated on:           Oct 18 2021  03:36:26 am
  Module:                 axis_accelerator_asic
  Operating conditions:   NCCOM 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Summary
-------
-----------------------------------------------------------------------
            Category            Number   %   Average Toggle Saving %   
-----------------------------------------------------------------------
 RC Clock Gating Instances        1475  100            72.95           
 Non-RC Clock Gating Instances       0    0            0.00            
-----------------------------------------------------------------------
 RC Gated Flip-flops             76757   99            62.79           
 Non-RC Gated Flip-flops             0    0            0.00            
-----------------------------------------------------------------------
 Total Ungated Flip-flops          934    1              -             
 Enable not found                   55    6              -             
 Register bank width too small      67    7              -             
 User preserved                    812   87              -             
-----------------------------------------------------------------------
 Total Flip-flops                77691  100              -             
-----------------------------------------------------------------------

