<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Gowin Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\BaiduNetdiskDownload\Runber_Gowin_Board_sourse\course_prj\course13_Lock\lock\impl\gwsynthesis\lock.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>D:\BaiduNetdiskDownload\Runber_Gowin_Board_sourse\course_prj\course13_Lock\lock\src\lock.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">GOWIN version</td>
<td>V1.9.5Beta</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1N-UV4LQ144C6/I5</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Wed May 13 12:13:57 2020
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2020 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>272</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>214</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>DEFAULT_CLK</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>DEFAULT_CLK</td>
<td>100.000(MHz)</td>
<td>137.108(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>DEFAULT_CLK</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>DEFAULT_CLK</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>2.706</td>
<td>key_ctl/U_btn_deb/time_cnt_6_ins964/Q</td>
<td>key_ctl/U_btn_deb/btn_deb_0_ins976/CE</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.050</td>
</tr>
<tr>
<td>2</td>
<td>2.706</td>
<td>key_ctl/U_btn_deb/time_cnt_6_ins964/Q</td>
<td>key_ctl/U_btn_deb/btn_deb_1_ins975/CE</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.050</td>
</tr>
<tr>
<td>3</td>
<td>2.821</td>
<td>compare/ctrl_1d_4_ins980/Q</td>
<td>i4/key2_cnt_1_ins995/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.579</td>
</tr>
<tr>
<td>4</td>
<td>2.821</td>
<td>compare/ctrl_1d_4_ins980/Q</td>
<td>i4/key1_cnt_0_ins994/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.579</td>
</tr>
<tr>
<td>5</td>
<td>2.821</td>
<td>compare/ctrl_1d_4_ins980/Q</td>
<td>i4/key3_cnt_1_ins997/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.579</td>
</tr>
<tr>
<td>6</td>
<td>2.821</td>
<td>compare/ctrl_1d_4_ins980/Q</td>
<td>i4/key1_cnt_1_ins993/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.579</td>
</tr>
<tr>
<td>7</td>
<td>2.821</td>
<td>compare/ctrl_1d_4_ins980/Q</td>
<td>i4/key2_cnt_0_ins996/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.579</td>
</tr>
<tr>
<td>8</td>
<td>2.821</td>
<td>compare/ctrl_1d_4_ins980/Q</td>
<td>i4/key0_cnt_0_ins992/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.579</td>
</tr>
<tr>
<td>9</td>
<td>3.070</td>
<td>key_ctl/U_btn_deb/time_cnt_6_ins964/Q</td>
<td>key_ctl/U_btn_deb/btn_deb_2_ins974/CE</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.687</td>
</tr>
<tr>
<td>10</td>
<td>3.070</td>
<td>key_ctl/U_btn_deb/time_cnt_6_ins964/Q</td>
<td>key_ctl/U_btn_deb/btn_deb_3_ins973/CE</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.687</td>
</tr>
<tr>
<td>11</td>
<td>3.079</td>
<td>key_ctl/U_btn_deb/time_cnt_6_ins964/Q</td>
<td>key_ctl/U_btn_deb/btn_deb_4_ins972/CE</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.678</td>
</tr>
<tr>
<td>12</td>
<td>3.122</td>
<td>key_ctl/U_btn_deb/time_cnt_6_ins964/Q</td>
<td>key_ctl/U_btn_deb/btn_deb_5_ins971/CE</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.634</td>
</tr>
<tr>
<td>13</td>
<td>3.226</td>
<td>key_ctl/U_btn_deb/btn_deb_5_ins971/Q</td>
<td>i4/seq_status_ins1096/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.174</td>
</tr>
<tr>
<td>14</td>
<td>3.329</td>
<td>compare/ctrl_1d_4_ins980/Q</td>
<td>i4/key3_cnt_0_ins998/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.071</td>
</tr>
<tr>
<td>15</td>
<td>3.329</td>
<td>compare/ctrl_1d_4_ins980/Q</td>
<td>i4/key0_cnt_1_ins991/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.071</td>
</tr>
<tr>
<td>16</td>
<td>3.699</td>
<td>i4/div_clk/cnt_0_ins1025/Q</td>
<td>i4/div_clk/flag_ins1092/CE</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.058</td>
</tr>
<tr>
<td>17</td>
<td>4.030</td>
<td>compare/ctrl_1d_4_ins980/Q</td>
<td>i4/key0_cnt_3_ins986/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>5.370</td>
</tr>
<tr>
<td>18</td>
<td>4.383</td>
<td>compare/ctrl_1d_7_ins985/Q</td>
<td>i4/key0_cnt_2_ins988/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>5.017</td>
</tr>
<tr>
<td>19</td>
<td>4.449</td>
<td>key_ctl/U_btn_deb/btn_deb_5_ins971/Q</td>
<td>compare/ctrl_1d_4_ins980/CE</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>5.307</td>
</tr>
<tr>
<td>20</td>
<td>4.449</td>
<td>key_ctl/U_btn_deb/btn_deb_5_ins971/Q</td>
<td>compare/ctrl_1d_6_ins978/CE</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>5.307</td>
</tr>
<tr>
<td>21</td>
<td>4.484</td>
<td>key_ctl/U_btn_deb/btn_deb_5_ins971/Q</td>
<td>compare/ctrl_1d_0_ins984/CE</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>5.273</td>
</tr>
<tr>
<td>22</td>
<td>4.484</td>
<td>key_ctl/U_btn_deb/btn_deb_5_ins971/Q</td>
<td>compare/ctrl_1d_7_ins985/CE</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>5.273</td>
</tr>
<tr>
<td>23</td>
<td>4.484</td>
<td>key_ctl/U_btn_deb/btn_deb_5_ins971/Q</td>
<td>compare/ctrl_1d_1_ins983/CE</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>5.273</td>
</tr>
<tr>
<td>24</td>
<td>4.484</td>
<td>key_ctl/U_btn_deb/btn_deb_5_ins971/Q</td>
<td>compare/ctrl_1d_2_ins982/CE</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>5.273</td>
</tr>
<tr>
<td>25</td>
<td>4.484</td>
<td>key_ctl/U_btn_deb/btn_deb_5_ins971/Q</td>
<td>compare/ctrl_1d_3_ins981/CE</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>5.273</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.708</td>
<td>key_ctl/U_btn_deb/time_cnt_0_ins970/Q</td>
<td>key_ctl/U_btn_deb/time_cnt_0_ins970/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>2</td>
<td>0.709</td>
<td>i4/div_clk/cnt_0_ins1025/Q</td>
<td>i4/div_clk/cnt_0_ins1025/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>3</td>
<td>0.710</td>
<td>key_ctl/key4_push_cnt_0_ins952/Q</td>
<td>key_ctl/key4_push_cnt_0_ins952/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>4</td>
<td>0.710</td>
<td>key_ctl/key2_push_cnt_0_ins948/Q</td>
<td>key_ctl/key2_push_cnt_0_ins948/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>5</td>
<td>0.710</td>
<td>key_ctl/key3_push_cnt_0_ins950/Q</td>
<td>key_ctl/key3_push_cnt_0_ins950/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>6</td>
<td>0.710</td>
<td>key_ctl/key1_push_cnt_0_ins946/Q</td>
<td>key_ctl/key1_push_cnt_0_ins946/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>7</td>
<td>0.730</td>
<td>i4/div_clk/cnt_5_ins1020/Q</td>
<td>i4/div_clk/cnt_5_ins1020/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>8</td>
<td>0.730</td>
<td>key_ctl/U_btn_deb/time_cnt_17_ins977/Q</td>
<td>key_ctl/U_btn_deb/time_cnt_17_ins977/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>9</td>
<td>0.730</td>
<td>key_ctl/U_btn_deb/time_cnt_7_ins963/Q</td>
<td>key_ctl/U_btn_deb/time_cnt_7_ins963/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>10</td>
<td>0.730</td>
<td>key_ctl/U_btn_deb/time_cnt_5_ins965/Q</td>
<td>key_ctl/U_btn_deb/time_cnt_5_ins965/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>11</td>
<td>0.730</td>
<td>key_ctl/U_btn_deb/time_cnt_11_ins959/Q</td>
<td>key_ctl/U_btn_deb/time_cnt_11_ins959/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>12</td>
<td>0.730</td>
<td>key_ctl/U_btn_deb/time_cnt_13_ins957/Q</td>
<td>key_ctl/U_btn_deb/time_cnt_13_ins957/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>13</td>
<td>0.854</td>
<td>key_ctl/key3_push_cnt_1_ins949/Q</td>
<td>key_ctl/key3_push_cnt_1_ins949/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.854</td>
</tr>
<tr>
<td>14</td>
<td>0.883</td>
<td>key_ctl/key4_push_cnt_1_ins951/Q</td>
<td>compare/ctrl_1d_7_ins985/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.883</td>
</tr>
<tr>
<td>15</td>
<td>0.962</td>
<td>i4/div_clk/cnt_4_ins1021/Q</td>
<td>i4/div_clk/cnt_4_ins1021/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.962</td>
</tr>
<tr>
<td>16</td>
<td>0.962</td>
<td>key_ctl/U_btn_deb/time_cnt_4_ins966/Q</td>
<td>key_ctl/U_btn_deb/time_cnt_4_ins966/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.962</td>
</tr>
<tr>
<td>17</td>
<td>0.965</td>
<td>i4/div_clk/cnt_2_ins1023/Q</td>
<td>i4/div_clk/cnt_2_ins1023/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.965</td>
</tr>
<tr>
<td>18</td>
<td>0.965</td>
<td>key_ctl/U_btn_deb/time_cnt_2_ins968/Q</td>
<td>key_ctl/U_btn_deb/time_cnt_2_ins968/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.965</td>
</tr>
<tr>
<td>19</td>
<td>0.965</td>
<td>key_ctl/U_btn_deb/time_cnt_8_ins962/Q</td>
<td>key_ctl/U_btn_deb/time_cnt_8_ins962/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.965</td>
</tr>
<tr>
<td>20</td>
<td>0.965</td>
<td>key_ctl/U_btn_deb/time_cnt_14_ins956/Q</td>
<td>key_ctl/U_btn_deb/time_cnt_14_ins956/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.965</td>
</tr>
<tr>
<td>21</td>
<td>0.965</td>
<td>key_ctl/U_btn_deb/time_cnt_16_ins954/Q</td>
<td>key_ctl/U_btn_deb/time_cnt_16_ins954/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.965</td>
</tr>
<tr>
<td>22</td>
<td>0.965</td>
<td>key_ctl/U_btn_deb/time_cnt_9_ins961/Q</td>
<td>key_ctl/U_btn_deb/time_cnt_9_ins961/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.965</td>
</tr>
<tr>
<td>23</td>
<td>0.965</td>
<td>i4/div_clk/cnt_0_ins1025/Q</td>
<td>i4/div_clk/cnt_1_ins1024/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.965</td>
</tr>
<tr>
<td>24</td>
<td>0.965</td>
<td>i4/div_clk/cnt_6_ins1019/Q</td>
<td>i4/div_clk/cnt_6_ins1019/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.965</td>
</tr>
<tr>
<td>25</td>
<td>0.968</td>
<td>key_ctl/key4_push_cnt_0_ins952/Q</td>
<td>key_ctl/key4_push_cnt_1_ins951/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.968</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>2.328</td>
<td>3.578</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>DEFAULT_CLK</td>
<td>key_ctl/btn2_deb_1d_ins940</td>
</tr>
<tr>
<td>2</td>
<td>2.328</td>
<td>3.578</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>DEFAULT_CLK</td>
<td>key_ctl/btn4_deb_1d_ins942</td>
</tr>
<tr>
<td>3</td>
<td>2.328</td>
<td>3.578</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>DEFAULT_CLK</td>
<td>key_ctl/key1_push_cnt_0_ins946</td>
</tr>
<tr>
<td>4</td>
<td>2.328</td>
<td>3.578</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>DEFAULT_CLK</td>
<td>key_ctl/U_btn_deb/time_cnt_16_ins954</td>
</tr>
<tr>
<td>5</td>
<td>2.328</td>
<td>3.578</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>DEFAULT_CLK</td>
<td>key_ctl/U_btn_deb/time_cnt_0_ins970</td>
</tr>
<tr>
<td>6</td>
<td>2.328</td>
<td>3.578</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>DEFAULT_CLK</td>
<td>i4/div_clk/cnt_1_ins1024</td>
</tr>
<tr>
<td>7</td>
<td>2.328</td>
<td>3.578</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>DEFAULT_CLK</td>
<td>i4/div_clk/cnt_2_ins1023</td>
</tr>
<tr>
<td>8</td>
<td>2.328</td>
<td>3.578</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>DEFAULT_CLK</td>
<td>key_ctl/U_btn_deb/time_cnt_1_ins969</td>
</tr>
<tr>
<td>9</td>
<td>2.328</td>
<td>3.578</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>DEFAULT_CLK</td>
<td>i4/div_clk/cnt_3_ins1022</td>
</tr>
<tr>
<td>10</td>
<td>2.328</td>
<td>3.578</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>DEFAULT_CLK</td>
<td>i4/div_clk/cnt_4_ins1021</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.706</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.420</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.127</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_ctl/U_btn_deb/time_cnt_6_ins964</td>
</tr>
<tr>
<td class="label">To</td>
<td>key_ctl/U_btn_deb/btn_deb_0_ins976</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/O</td>
</tr>
<tr>
<td>4.370</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C25[0][B]</td>
<td>key_ctl/U_btn_deb/time_cnt_6_ins964/CLK</td>
</tr>
<tr>
<td>4.828</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R9C25[0][B]</td>
<td style=" font-weight:bold;">key_ctl/U_btn_deb/time_cnt_6_ins964/Q</td>
</tr>
<tr>
<td>5.321</td>
<td>0.493</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C25[3][A]</td>
<td>key_ctl/U_btn_deb/n43_ins1214/I0</td>
</tr>
<tr>
<td>6.347</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C25[3][A]</td>
<td style=" background: #97FFFF;">key_ctl/U_btn_deb/n43_ins1214/F</td>
</tr>
<tr>
<td>6.766</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C26[3][B]</td>
<td>key_ctl/U_btn_deb/n43_ins1204/I3</td>
</tr>
<tr>
<td>7.827</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C26[3][B]</td>
<td style=" background: #97FFFF;">key_ctl/U_btn_deb/n43_ins1204/F</td>
</tr>
<tr>
<td>8.246</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C25[3][B]</td>
<td>key_ctl/U_btn_deb/n43_ins1175/I2</td>
</tr>
<tr>
<td>9.048</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R9C25[3][B]</td>
<td style=" background: #97FFFF;">key_ctl/U_btn_deb/n43_ins1175/F</td>
</tr>
<tr>
<td>11.420</td>
<td>2.372</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB20[A]</td>
<td style=" font-weight:bold;">key_ctl/U_btn_deb/btn_deb_0_ins976/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/O</td>
</tr>
<tr>
<td>14.370</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB20[A]</td>
<td>key_ctl/U_btn_deb/btn_deb_0_ins976/CLK</td>
</tr>
<tr>
<td>14.170</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>key_ctl/U_btn_deb/btn_deb_0_ins976</td>
</tr>
<tr>
<td>14.127</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB20[A]</td>
<td>key_ctl/U_btn_deb/btn_deb_0_ins976</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 22.468%; route: 3.388, 77.532%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.889, 40.977%; route: 3.703, 52.522%; tC2Q: 0.458, 6.501%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 22.468%; route: 3.388, 77.532%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.706</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.420</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.127</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_ctl/U_btn_deb/time_cnt_6_ins964</td>
</tr>
<tr>
<td class="label">To</td>
<td>key_ctl/U_btn_deb/btn_deb_1_ins975</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/O</td>
</tr>
<tr>
<td>4.370</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C25[0][B]</td>
<td>key_ctl/U_btn_deb/time_cnt_6_ins964/CLK</td>
</tr>
<tr>
<td>4.828</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R9C25[0][B]</td>
<td style=" font-weight:bold;">key_ctl/U_btn_deb/time_cnt_6_ins964/Q</td>
</tr>
<tr>
<td>5.321</td>
<td>0.493</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C25[3][A]</td>
<td>key_ctl/U_btn_deb/n43_ins1214/I0</td>
</tr>
<tr>
<td>6.347</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C25[3][A]</td>
<td style=" background: #97FFFF;">key_ctl/U_btn_deb/n43_ins1214/F</td>
</tr>
<tr>
<td>6.766</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C26[3][B]</td>
<td>key_ctl/U_btn_deb/n43_ins1204/I3</td>
</tr>
<tr>
<td>7.827</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C26[3][B]</td>
<td style=" background: #97FFFF;">key_ctl/U_btn_deb/n43_ins1204/F</td>
</tr>
<tr>
<td>8.246</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C25[3][B]</td>
<td>key_ctl/U_btn_deb/n43_ins1175/I2</td>
</tr>
<tr>
<td>9.048</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R9C25[3][B]</td>
<td style=" background: #97FFFF;">key_ctl/U_btn_deb/n43_ins1175/F</td>
</tr>
<tr>
<td>11.420</td>
<td>2.372</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB20[B]</td>
<td style=" font-weight:bold;">key_ctl/U_btn_deb/btn_deb_1_ins975/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/O</td>
</tr>
<tr>
<td>14.370</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB20[B]</td>
<td>key_ctl/U_btn_deb/btn_deb_1_ins975/CLK</td>
</tr>
<tr>
<td>14.170</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>key_ctl/U_btn_deb/btn_deb_1_ins975</td>
</tr>
<tr>
<td>14.127</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB20[B]</td>
<td>key_ctl/U_btn_deb/btn_deb_1_ins975</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 22.468%; route: 3.388, 77.532%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.889, 40.977%; route: 3.703, 52.522%; tC2Q: 0.458, 6.501%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 22.468%; route: 3.388, 77.532%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.821</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.949</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.770</td>
</tr>
<tr>
<td class="label">From</td>
<td>compare/ctrl_1d_4_ins980</td>
</tr>
<tr>
<td class="label">To</td>
<td>i4/key2_cnt_1_ins995</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/O</td>
</tr>
<tr>
<td>4.370</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[0][B]</td>
<td>compare/ctrl_1d_4_ins980/CLK</td>
</tr>
<tr>
<td>4.828</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C22[0][B]</td>
<td style=" font-weight:bold;">compare/ctrl_1d_4_ins980/Q</td>
</tr>
<tr>
<td>5.247</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C23[0][B]</td>
<td>compare/com_result_ins1208/I2</td>
</tr>
<tr>
<td>6.346</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R11C23[0][B]</td>
<td style=" background: #97FFFF;">compare/com_result_ins1208/F</td>
</tr>
<tr>
<td>8.289</td>
<td>1.943</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[2][B]</td>
<td>compare/com_result_ins1176/I2</td>
</tr>
<tr>
<td>9.388</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R9C12[2][B]</td>
<td style=" background: #97FFFF;">compare/com_result_ins1176/F</td>
</tr>
<tr>
<td>9.917</td>
<td>0.529</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[1][A]</td>
<td>i4/n35_ins1181/I1</td>
</tr>
<tr>
<td>10.949</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C11[1][A]</td>
<td style=" background: #97FFFF;">i4/n35_ins1181/F</td>
</tr>
<tr>
<td>10.949</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[1][A]</td>
<td style=" font-weight:bold;">i4/key2_cnt_1_ins995/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/O</td>
</tr>
<tr>
<td>14.370</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[1][A]</td>
<td>i4/key2_cnt_1_ins995/CLK</td>
</tr>
<tr>
<td>14.170</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>i4/key2_cnt_1_ins995</td>
</tr>
<tr>
<td>13.770</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C11[1][A]</td>
<td>i4/key2_cnt_1_ins995</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 22.468%; route: 3.388, 77.532%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.230, 49.098%; route: 2.890, 43.935%; tC2Q: 0.458, 6.967%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 22.468%; route: 3.388, 77.532%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.821</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.949</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.770</td>
</tr>
<tr>
<td class="label">From</td>
<td>compare/ctrl_1d_4_ins980</td>
</tr>
<tr>
<td class="label">To</td>
<td>i4/key1_cnt_0_ins994</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/O</td>
</tr>
<tr>
<td>4.370</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[0][B]</td>
<td>compare/ctrl_1d_4_ins980/CLK</td>
</tr>
<tr>
<td>4.828</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C22[0][B]</td>
<td style=" font-weight:bold;">compare/ctrl_1d_4_ins980/Q</td>
</tr>
<tr>
<td>5.247</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C23[0][B]</td>
<td>compare/com_result_ins1208/I2</td>
</tr>
<tr>
<td>6.346</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R11C23[0][B]</td>
<td style=" background: #97FFFF;">compare/com_result_ins1208/F</td>
</tr>
<tr>
<td>8.289</td>
<td>1.943</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[2][B]</td>
<td>compare/com_result_ins1176/I2</td>
</tr>
<tr>
<td>9.388</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R9C12[2][B]</td>
<td style=" background: #97FFFF;">compare/com_result_ins1176/F</td>
</tr>
<tr>
<td>9.917</td>
<td>0.529</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[1][B]</td>
<td>i4/n32_ins1180/I1</td>
</tr>
<tr>
<td>10.949</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C11[1][B]</td>
<td style=" background: #97FFFF;">i4/n32_ins1180/F</td>
</tr>
<tr>
<td>10.949</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[1][B]</td>
<td style=" font-weight:bold;">i4/key1_cnt_0_ins994/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/O</td>
</tr>
<tr>
<td>14.370</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[1][B]</td>
<td>i4/key1_cnt_0_ins994/CLK</td>
</tr>
<tr>
<td>14.170</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>i4/key1_cnt_0_ins994</td>
</tr>
<tr>
<td>13.770</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C11[1][B]</td>
<td>i4/key1_cnt_0_ins994</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 22.468%; route: 3.388, 77.532%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.230, 49.098%; route: 2.890, 43.935%; tC2Q: 0.458, 6.967%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 22.468%; route: 3.388, 77.532%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.821</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.949</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.770</td>
</tr>
<tr>
<td class="label">From</td>
<td>compare/ctrl_1d_4_ins980</td>
</tr>
<tr>
<td class="label">To</td>
<td>i4/key3_cnt_1_ins997</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/O</td>
</tr>
<tr>
<td>4.370</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[0][B]</td>
<td>compare/ctrl_1d_4_ins980/CLK</td>
</tr>
<tr>
<td>4.828</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C22[0][B]</td>
<td style=" font-weight:bold;">compare/ctrl_1d_4_ins980/Q</td>
</tr>
<tr>
<td>5.247</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C23[0][B]</td>
<td>compare/com_result_ins1208/I2</td>
</tr>
<tr>
<td>6.346</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R11C23[0][B]</td>
<td style=" background: #97FFFF;">compare/com_result_ins1208/F</td>
</tr>
<tr>
<td>8.289</td>
<td>1.943</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[2][B]</td>
<td>compare/com_result_ins1176/I2</td>
</tr>
<tr>
<td>9.388</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R9C12[2][B]</td>
<td style=" background: #97FFFF;">compare/com_result_ins1176/F</td>
</tr>
<tr>
<td>9.917</td>
<td>0.529</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td>i4/n39_ins1183/I1</td>
</tr>
<tr>
<td>10.949</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td style=" background: #97FFFF;">i4/n39_ins1183/F</td>
</tr>
<tr>
<td>10.949</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td style=" font-weight:bold;">i4/key3_cnt_1_ins997/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/O</td>
</tr>
<tr>
<td>14.370</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td>i4/key3_cnt_1_ins997/CLK</td>
</tr>
<tr>
<td>14.170</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>i4/key3_cnt_1_ins997</td>
</tr>
<tr>
<td>13.770</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C11[0][A]</td>
<td>i4/key3_cnt_1_ins997</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 22.468%; route: 3.388, 77.532%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.230, 49.098%; route: 2.890, 43.935%; tC2Q: 0.458, 6.967%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 22.468%; route: 3.388, 77.532%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.821</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.949</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.770</td>
</tr>
<tr>
<td class="label">From</td>
<td>compare/ctrl_1d_4_ins980</td>
</tr>
<tr>
<td class="label">To</td>
<td>i4/key1_cnt_1_ins993</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/O</td>
</tr>
<tr>
<td>4.370</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[0][B]</td>
<td>compare/ctrl_1d_4_ins980/CLK</td>
</tr>
<tr>
<td>4.828</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C22[0][B]</td>
<td style=" font-weight:bold;">compare/ctrl_1d_4_ins980/Q</td>
</tr>
<tr>
<td>5.247</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C23[0][B]</td>
<td>compare/com_result_ins1208/I2</td>
</tr>
<tr>
<td>6.346</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R11C23[0][B]</td>
<td style=" background: #97FFFF;">compare/com_result_ins1208/F</td>
</tr>
<tr>
<td>8.289</td>
<td>1.943</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[2][B]</td>
<td>compare/com_result_ins1176/I2</td>
</tr>
<tr>
<td>9.388</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R9C12[2][B]</td>
<td style=" background: #97FFFF;">compare/com_result_ins1176/F</td>
</tr>
<tr>
<td>9.917</td>
<td>0.529</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[2][A]</td>
<td>i4/n31_ins1179/I1</td>
</tr>
<tr>
<td>10.949</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C11[2][A]</td>
<td style=" background: #97FFFF;">i4/n31_ins1179/F</td>
</tr>
<tr>
<td>10.949</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[2][A]</td>
<td style=" font-weight:bold;">i4/key1_cnt_1_ins993/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/O</td>
</tr>
<tr>
<td>14.370</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[2][A]</td>
<td>i4/key1_cnt_1_ins993/CLK</td>
</tr>
<tr>
<td>14.170</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>i4/key1_cnt_1_ins993</td>
</tr>
<tr>
<td>13.770</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C11[2][A]</td>
<td>i4/key1_cnt_1_ins993</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 22.468%; route: 3.388, 77.532%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.230, 49.098%; route: 2.890, 43.935%; tC2Q: 0.458, 6.967%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 22.468%; route: 3.388, 77.532%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.821</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.949</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.770</td>
</tr>
<tr>
<td class="label">From</td>
<td>compare/ctrl_1d_4_ins980</td>
</tr>
<tr>
<td class="label">To</td>
<td>i4/key2_cnt_0_ins996</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/O</td>
</tr>
<tr>
<td>4.370</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[0][B]</td>
<td>compare/ctrl_1d_4_ins980/CLK</td>
</tr>
<tr>
<td>4.828</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C22[0][B]</td>
<td style=" font-weight:bold;">compare/ctrl_1d_4_ins980/Q</td>
</tr>
<tr>
<td>5.247</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C23[0][B]</td>
<td>compare/com_result_ins1208/I2</td>
</tr>
<tr>
<td>6.346</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R11C23[0][B]</td>
<td style=" background: #97FFFF;">compare/com_result_ins1208/F</td>
</tr>
<tr>
<td>8.289</td>
<td>1.943</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[2][B]</td>
<td>compare/com_result_ins1176/I2</td>
</tr>
<tr>
<td>9.388</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R9C12[2][B]</td>
<td style=" background: #97FFFF;">compare/com_result_ins1176/F</td>
</tr>
<tr>
<td>9.917</td>
<td>0.529</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[0][B]</td>
<td>i4/n36_ins1182/I1</td>
</tr>
<tr>
<td>10.949</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C11[0][B]</td>
<td style=" background: #97FFFF;">i4/n36_ins1182/F</td>
</tr>
<tr>
<td>10.949</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[0][B]</td>
<td style=" font-weight:bold;">i4/key2_cnt_0_ins996/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/O</td>
</tr>
<tr>
<td>14.370</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[0][B]</td>
<td>i4/key2_cnt_0_ins996/CLK</td>
</tr>
<tr>
<td>14.170</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>i4/key2_cnt_0_ins996</td>
</tr>
<tr>
<td>13.770</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C11[0][B]</td>
<td>i4/key2_cnt_0_ins996</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 22.468%; route: 3.388, 77.532%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.230, 49.098%; route: 2.890, 43.935%; tC2Q: 0.458, 6.967%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 22.468%; route: 3.388, 77.532%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.821</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.949</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.770</td>
</tr>
<tr>
<td class="label">From</td>
<td>compare/ctrl_1d_4_ins980</td>
</tr>
<tr>
<td class="label">To</td>
<td>i4/key0_cnt_0_ins992</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/O</td>
</tr>
<tr>
<td>4.370</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[0][B]</td>
<td>compare/ctrl_1d_4_ins980/CLK</td>
</tr>
<tr>
<td>4.828</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C22[0][B]</td>
<td style=" font-weight:bold;">compare/ctrl_1d_4_ins980/Q</td>
</tr>
<tr>
<td>5.247</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C23[0][B]</td>
<td>compare/com_result_ins1208/I2</td>
</tr>
<tr>
<td>6.346</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R11C23[0][B]</td>
<td style=" background: #97FFFF;">compare/com_result_ins1208/F</td>
</tr>
<tr>
<td>8.289</td>
<td>1.943</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[2][B]</td>
<td>compare/com_result_ins1176/I2</td>
</tr>
<tr>
<td>9.388</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R9C12[2][B]</td>
<td style=" background: #97FFFF;">compare/com_result_ins1176/F</td>
</tr>
<tr>
<td>9.917</td>
<td>0.529</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[2][B]</td>
<td>i4/n28_ins1178/I1</td>
</tr>
<tr>
<td>10.949</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C11[2][B]</td>
<td style=" background: #97FFFF;">i4/n28_ins1178/F</td>
</tr>
<tr>
<td>10.949</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[2][B]</td>
<td style=" font-weight:bold;">i4/key0_cnt_0_ins992/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/O</td>
</tr>
<tr>
<td>14.370</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[2][B]</td>
<td>i4/key0_cnt_0_ins992/CLK</td>
</tr>
<tr>
<td>14.170</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>i4/key0_cnt_0_ins992</td>
</tr>
<tr>
<td>13.770</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C11[2][B]</td>
<td>i4/key0_cnt_0_ins992</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 22.468%; route: 3.388, 77.532%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.230, 49.098%; route: 2.890, 43.935%; tC2Q: 0.458, 6.967%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 22.468%; route: 3.388, 77.532%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.070</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.057</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.127</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_ctl/U_btn_deb/time_cnt_6_ins964</td>
</tr>
<tr>
<td class="label">To</td>
<td>key_ctl/U_btn_deb/btn_deb_2_ins974</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/O</td>
</tr>
<tr>
<td>4.370</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C25[0][B]</td>
<td>key_ctl/U_btn_deb/time_cnt_6_ins964/CLK</td>
</tr>
<tr>
<td>4.828</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R9C25[0][B]</td>
<td style=" font-weight:bold;">key_ctl/U_btn_deb/time_cnt_6_ins964/Q</td>
</tr>
<tr>
<td>5.321</td>
<td>0.493</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C25[3][A]</td>
<td>key_ctl/U_btn_deb/n43_ins1214/I0</td>
</tr>
<tr>
<td>6.347</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C25[3][A]</td>
<td style=" background: #97FFFF;">key_ctl/U_btn_deb/n43_ins1214/F</td>
</tr>
<tr>
<td>6.766</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C26[3][B]</td>
<td>key_ctl/U_btn_deb/n43_ins1204/I3</td>
</tr>
<tr>
<td>7.827</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C26[3][B]</td>
<td style=" background: #97FFFF;">key_ctl/U_btn_deb/n43_ins1204/F</td>
</tr>
<tr>
<td>8.246</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C25[3][B]</td>
<td>key_ctl/U_btn_deb/n43_ins1175/I2</td>
</tr>
<tr>
<td>9.048</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R9C25[3][B]</td>
<td style=" background: #97FFFF;">key_ctl/U_btn_deb/n43_ins1175/F</td>
</tr>
<tr>
<td>11.057</td>
<td>2.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB21[A]</td>
<td style=" font-weight:bold;">key_ctl/U_btn_deb/btn_deb_2_ins974/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/O</td>
</tr>
<tr>
<td>14.370</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB21[A]</td>
<td>key_ctl/U_btn_deb/btn_deb_2_ins974/CLK</td>
</tr>
<tr>
<td>14.170</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>key_ctl/U_btn_deb/btn_deb_2_ins974</td>
</tr>
<tr>
<td>14.127</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB21[A]</td>
<td>key_ctl/U_btn_deb/btn_deb_2_ins974</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 22.468%; route: 3.388, 77.532%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.889, 43.206%; route: 3.339, 49.940%; tC2Q: 0.458, 6.855%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 22.468%; route: 3.388, 77.532%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.070</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.057</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.127</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_ctl/U_btn_deb/time_cnt_6_ins964</td>
</tr>
<tr>
<td class="label">To</td>
<td>key_ctl/U_btn_deb/btn_deb_3_ins973</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/O</td>
</tr>
<tr>
<td>4.370</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C25[0][B]</td>
<td>key_ctl/U_btn_deb/time_cnt_6_ins964/CLK</td>
</tr>
<tr>
<td>4.828</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R9C25[0][B]</td>
<td style=" font-weight:bold;">key_ctl/U_btn_deb/time_cnt_6_ins964/Q</td>
</tr>
<tr>
<td>5.321</td>
<td>0.493</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C25[3][A]</td>
<td>key_ctl/U_btn_deb/n43_ins1214/I0</td>
</tr>
<tr>
<td>6.347</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C25[3][A]</td>
<td style=" background: #97FFFF;">key_ctl/U_btn_deb/n43_ins1214/F</td>
</tr>
<tr>
<td>6.766</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C26[3][B]</td>
<td>key_ctl/U_btn_deb/n43_ins1204/I3</td>
</tr>
<tr>
<td>7.827</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C26[3][B]</td>
<td style=" background: #97FFFF;">key_ctl/U_btn_deb/n43_ins1204/F</td>
</tr>
<tr>
<td>8.246</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C25[3][B]</td>
<td>key_ctl/U_btn_deb/n43_ins1175/I2</td>
</tr>
<tr>
<td>9.048</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R9C25[3][B]</td>
<td style=" background: #97FFFF;">key_ctl/U_btn_deb/n43_ins1175/F</td>
</tr>
<tr>
<td>11.057</td>
<td>2.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB21[B]</td>
<td style=" font-weight:bold;">key_ctl/U_btn_deb/btn_deb_3_ins973/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/O</td>
</tr>
<tr>
<td>14.370</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB21[B]</td>
<td>key_ctl/U_btn_deb/btn_deb_3_ins973/CLK</td>
</tr>
<tr>
<td>14.170</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>key_ctl/U_btn_deb/btn_deb_3_ins973</td>
</tr>
<tr>
<td>14.127</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB21[B]</td>
<td>key_ctl/U_btn_deb/btn_deb_3_ins973</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 22.468%; route: 3.388, 77.532%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.889, 43.206%; route: 3.339, 49.940%; tC2Q: 0.458, 6.855%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 22.468%; route: 3.388, 77.532%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.079</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.048</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.127</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_ctl/U_btn_deb/time_cnt_6_ins964</td>
</tr>
<tr>
<td class="label">To</td>
<td>key_ctl/U_btn_deb/btn_deb_4_ins972</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/O</td>
</tr>
<tr>
<td>4.370</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C25[0][B]</td>
<td>key_ctl/U_btn_deb/time_cnt_6_ins964/CLK</td>
</tr>
<tr>
<td>4.828</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R9C25[0][B]</td>
<td style=" font-weight:bold;">key_ctl/U_btn_deb/time_cnt_6_ins964/Q</td>
</tr>
<tr>
<td>5.321</td>
<td>0.493</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C25[3][A]</td>
<td>key_ctl/U_btn_deb/n43_ins1214/I0</td>
</tr>
<tr>
<td>6.347</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C25[3][A]</td>
<td style=" background: #97FFFF;">key_ctl/U_btn_deb/n43_ins1214/F</td>
</tr>
<tr>
<td>6.766</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C26[3][B]</td>
<td>key_ctl/U_btn_deb/n43_ins1204/I3</td>
</tr>
<tr>
<td>7.827</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C26[3][B]</td>
<td style=" background: #97FFFF;">key_ctl/U_btn_deb/n43_ins1204/F</td>
</tr>
<tr>
<td>8.246</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C25[3][B]</td>
<td>key_ctl/U_btn_deb/n43_ins1175/I2</td>
</tr>
<tr>
<td>9.048</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R9C25[3][B]</td>
<td style=" background: #97FFFF;">key_ctl/U_btn_deb/n43_ins1175/F</td>
</tr>
<tr>
<td>11.048</td>
<td>2.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB22[B]</td>
<td style=" font-weight:bold;">key_ctl/U_btn_deb/btn_deb_4_ins972/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/O</td>
</tr>
<tr>
<td>14.370</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB22[B]</td>
<td>key_ctl/U_btn_deb/btn_deb_4_ins972/CLK</td>
</tr>
<tr>
<td>14.170</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>key_ctl/U_btn_deb/btn_deb_4_ins972</td>
</tr>
<tr>
<td>14.127</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB22[B]</td>
<td>key_ctl/U_btn_deb/btn_deb_4_ins972</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 22.468%; route: 3.388, 77.532%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.889, 43.261%; route: 3.331, 49.876%; tC2Q: 0.458, 6.863%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 22.468%; route: 3.388, 77.532%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.122</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.004</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.127</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_ctl/U_btn_deb/time_cnt_6_ins964</td>
</tr>
<tr>
<td class="label">To</td>
<td>key_ctl/U_btn_deb/btn_deb_5_ins971</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/O</td>
</tr>
<tr>
<td>4.370</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C25[0][B]</td>
<td>key_ctl/U_btn_deb/time_cnt_6_ins964/CLK</td>
</tr>
<tr>
<td>4.828</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R9C25[0][B]</td>
<td style=" font-weight:bold;">key_ctl/U_btn_deb/time_cnt_6_ins964/Q</td>
</tr>
<tr>
<td>5.321</td>
<td>0.493</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C25[3][A]</td>
<td>key_ctl/U_btn_deb/n43_ins1214/I0</td>
</tr>
<tr>
<td>6.347</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C25[3][A]</td>
<td style=" background: #97FFFF;">key_ctl/U_btn_deb/n43_ins1214/F</td>
</tr>
<tr>
<td>6.766</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C26[3][B]</td>
<td>key_ctl/U_btn_deb/n43_ins1204/I3</td>
</tr>
<tr>
<td>7.827</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C26[3][B]</td>
<td style=" background: #97FFFF;">key_ctl/U_btn_deb/n43_ins1204/F</td>
</tr>
<tr>
<td>8.246</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C25[3][B]</td>
<td>key_ctl/U_btn_deb/n43_ins1175/I2</td>
</tr>
<tr>
<td>9.048</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R9C25[3][B]</td>
<td style=" background: #97FFFF;">key_ctl/U_btn_deb/n43_ins1175/F</td>
</tr>
<tr>
<td>11.004</td>
<td>1.956</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB24[A]</td>
<td style=" font-weight:bold;">key_ctl/U_btn_deb/btn_deb_5_ins971/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/O</td>
</tr>
<tr>
<td>14.370</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB24[A]</td>
<td>key_ctl/U_btn_deb/btn_deb_5_ins971/CLK</td>
</tr>
<tr>
<td>14.170</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>key_ctl/U_btn_deb/btn_deb_5_ins971</td>
</tr>
<tr>
<td>14.127</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB24[A]</td>
<td>key_ctl/U_btn_deb/btn_deb_5_ins971</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 22.468%; route: 3.388, 77.532%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.889, 43.547%; route: 3.287, 49.544%; tC2Q: 0.458, 6.909%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 22.468%; route: 3.388, 77.532%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.226</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.544</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.770</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_ctl/U_btn_deb/btn_deb_5_ins971</td>
</tr>
<tr>
<td class="label">To</td>
<td>i4/seq_status_ins1096</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/O</td>
</tr>
<tr>
<td>4.370</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB24[A]</td>
<td>key_ctl/U_btn_deb/btn_deb_5_ins971/CLK</td>
</tr>
<tr>
<td>4.828</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>IOB24[A]</td>
<td style=" font-weight:bold;">key_ctl/U_btn_deb/btn_deb_5_ins971/Q</td>
</tr>
<tr>
<td>7.113</td>
<td>2.284</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[1][A]</td>
<td>key_ctl/enter_trig_ins1169/I0</td>
</tr>
<tr>
<td>8.212</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R9C21[1][A]</td>
<td style=" background: #97FFFF;">key_ctl/enter_trig_ins1169/F</td>
</tr>
<tr>
<td>10.544</td>
<td>2.332</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[1][A]</td>
<td style=" font-weight:bold;">i4/seq_status_ins1096/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/O</td>
</tr>
<tr>
<td>14.370</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[1][A]</td>
<td>i4/seq_status_ins1096/CLK</td>
</tr>
<tr>
<td>14.170</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>i4/seq_status_ins1096</td>
</tr>
<tr>
<td>13.770</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C16[1][A]</td>
<td>i4/seq_status_ins1096</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 22.468%; route: 3.388, 77.532%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 17.802%; route: 4.616, 74.774%; tC2Q: 0.458, 7.424%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 22.468%; route: 3.388, 77.532%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.329</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.442</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.770</td>
</tr>
<tr>
<td class="label">From</td>
<td>compare/ctrl_1d_4_ins980</td>
</tr>
<tr>
<td class="label">To</td>
<td>i4/key3_cnt_0_ins998</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/O</td>
</tr>
<tr>
<td>4.370</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[0][B]</td>
<td>compare/ctrl_1d_4_ins980/CLK</td>
</tr>
<tr>
<td>4.828</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C22[0][B]</td>
<td style=" font-weight:bold;">compare/ctrl_1d_4_ins980/Q</td>
</tr>
<tr>
<td>5.247</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C23[0][B]</td>
<td>compare/com_result_ins1208/I2</td>
</tr>
<tr>
<td>6.346</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R11C23[0][B]</td>
<td style=" background: #97FFFF;">compare/com_result_ins1208/F</td>
</tr>
<tr>
<td>8.289</td>
<td>1.943</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[2][B]</td>
<td>compare/com_result_ins1176/I2</td>
</tr>
<tr>
<td>9.388</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R9C12[2][B]</td>
<td style=" background: #97FFFF;">compare/com_result_ins1176/F</td>
</tr>
<tr>
<td>9.410</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[1][B]</td>
<td>i4/n40_ins1184/I1</td>
</tr>
<tr>
<td>10.442</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C12[1][B]</td>
<td style=" background: #97FFFF;">i4/n40_ins1184/F</td>
</tr>
<tr>
<td>10.442</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[1][B]</td>
<td style=" font-weight:bold;">i4/key3_cnt_0_ins998/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/O</td>
</tr>
<tr>
<td>14.370</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C12[1][B]</td>
<td>i4/key3_cnt_0_ins998/CLK</td>
</tr>
<tr>
<td>14.170</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>i4/key3_cnt_0_ins998</td>
</tr>
<tr>
<td>13.770</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C12[1][B]</td>
<td>i4/key3_cnt_0_ins998</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 22.468%; route: 3.388, 77.532%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.230, 53.201%; route: 2.383, 39.250%; tC2Q: 0.458, 7.549%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 22.468%; route: 3.388, 77.532%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.329</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.442</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.770</td>
</tr>
<tr>
<td class="label">From</td>
<td>compare/ctrl_1d_4_ins980</td>
</tr>
<tr>
<td class="label">To</td>
<td>i4/key0_cnt_1_ins991</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/O</td>
</tr>
<tr>
<td>4.370</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[0][B]</td>
<td>compare/ctrl_1d_4_ins980/CLK</td>
</tr>
<tr>
<td>4.828</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C22[0][B]</td>
<td style=" font-weight:bold;">compare/ctrl_1d_4_ins980/Q</td>
</tr>
<tr>
<td>5.247</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C23[0][B]</td>
<td>compare/com_result_ins1208/I2</td>
</tr>
<tr>
<td>6.346</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R11C23[0][B]</td>
<td style=" background: #97FFFF;">compare/com_result_ins1208/F</td>
</tr>
<tr>
<td>8.289</td>
<td>1.943</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[2][B]</td>
<td>compare/com_result_ins1176/I2</td>
</tr>
<tr>
<td>9.388</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R9C12[2][B]</td>
<td style=" background: #97FFFF;">compare/com_result_ins1176/F</td>
</tr>
<tr>
<td>9.410</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[1][A]</td>
<td>i4/n27_ins1177/I0</td>
</tr>
<tr>
<td>10.442</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C12[1][A]</td>
<td style=" background: #97FFFF;">i4/n27_ins1177/F</td>
</tr>
<tr>
<td>10.442</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[1][A]</td>
<td style=" font-weight:bold;">i4/key0_cnt_1_ins991/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/O</td>
</tr>
<tr>
<td>14.370</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C12[1][A]</td>
<td>i4/key0_cnt_1_ins991/CLK</td>
</tr>
<tr>
<td>14.170</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>i4/key0_cnt_1_ins991</td>
</tr>
<tr>
<td>13.770</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C12[1][A]</td>
<td>i4/key0_cnt_1_ins991</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 22.468%; route: 3.388, 77.532%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.230, 53.201%; route: 2.383, 39.250%; tC2Q: 0.458, 7.549%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 22.468%; route: 3.388, 77.532%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.699</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.428</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.127</td>
</tr>
<tr>
<td class="label">From</td>
<td>i4/div_clk/cnt_0_ins1025</td>
</tr>
<tr>
<td class="label">To</td>
<td>i4/div_clk/flag_ins1092</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/O</td>
</tr>
<tr>
<td>4.370</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[1][A]</td>
<td>i4/div_clk/cnt_0_ins1025/CLK</td>
</tr>
<tr>
<td>4.828</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R9C15[1][A]</td>
<td style=" font-weight:bold;">i4/div_clk/cnt_0_ins1025/Q</td>
</tr>
<tr>
<td>5.250</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[3][B]</td>
<td>i4/div_clk/n11_ins1212/I0</td>
</tr>
<tr>
<td>6.311</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R9C14[3][B]</td>
<td style=" background: #97FFFF;">i4/div_clk/n11_ins1212/F</td>
</tr>
<tr>
<td>6.734</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[1][B]</td>
<td>i4/div_clk/n11_ins1186/I3</td>
</tr>
<tr>
<td>7.833</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R9C15[1][B]</td>
<td style=" background: #97FFFF;">i4/div_clk/n11_ins1186/F</td>
</tr>
<tr>
<td>8.652</td>
<td>0.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[3][A]</td>
<td>i4/div_clk/flag_ins1194/I0</td>
</tr>
<tr>
<td>9.713</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C14[3][A]</td>
<td style=" background: #97FFFF;">i4/div_clk/flag_ins1194/F</td>
</tr>
<tr>
<td>10.428</td>
<td>0.715</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[0][A]</td>
<td style=" font-weight:bold;">i4/div_clk/flag_ins1092/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/O</td>
</tr>
<tr>
<td>14.370</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[0][A]</td>
<td>i4/div_clk/flag_ins1092/CLK</td>
</tr>
<tr>
<td>14.170</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>i4/div_clk/flag_ins1092</td>
</tr>
<tr>
<td>14.127</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C14[0][A]</td>
<td>i4/div_clk/flag_ins1092</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 22.468%; route: 3.388, 77.532%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.221, 53.169%; route: 2.379, 39.266%; tC2Q: 0.458, 7.566%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 22.468%; route: 3.388, 77.532%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.030</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.740</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.770</td>
</tr>
<tr>
<td class="label">From</td>
<td>compare/ctrl_1d_4_ins980</td>
</tr>
<tr>
<td class="label">To</td>
<td>i4/key0_cnt_3_ins986</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/O</td>
</tr>
<tr>
<td>4.370</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[0][B]</td>
<td>compare/ctrl_1d_4_ins980/CLK</td>
</tr>
<tr>
<td>4.828</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C22[0][B]</td>
<td style=" font-weight:bold;">compare/ctrl_1d_4_ins980/Q</td>
</tr>
<tr>
<td>5.247</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C23[0][B]</td>
<td>compare/com_result_ins1208/I2</td>
</tr>
<tr>
<td>6.346</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R11C23[0][B]</td>
<td style=" background: #97FFFF;">compare/com_result_ins1208/F</td>
</tr>
<tr>
<td>8.289</td>
<td>1.943</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[2][B]</td>
<td>compare/com_result_ins1176/I2</td>
</tr>
<tr>
<td>9.388</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R9C12[2][B]</td>
<td style=" background: #97FFFF;">compare/com_result_ins1176/F</td>
</tr>
<tr>
<td>9.740</td>
<td>0.353</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[0][B]</td>
<td style=" font-weight:bold;">i4/key0_cnt_3_ins986/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/O</td>
</tr>
<tr>
<td>14.370</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C12[0][B]</td>
<td>i4/key0_cnt_3_ins986/CLK</td>
</tr>
<tr>
<td>14.170</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>i4/key0_cnt_3_ins986</td>
</tr>
<tr>
<td>13.770</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C12[0][B]</td>
<td>i4/key0_cnt_3_ins986</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 22.468%; route: 3.388, 77.532%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.198, 40.930%; route: 2.714, 50.535%; tC2Q: 0.458, 8.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 22.468%; route: 3.388, 77.532%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.383</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.388</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.770</td>
</tr>
<tr>
<td class="label">From</td>
<td>compare/ctrl_1d_7_ins985</td>
</tr>
<tr>
<td class="label">To</td>
<td>i4/key0_cnt_2_ins988</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/O</td>
</tr>
<tr>
<td>4.370</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C23[0][B]</td>
<td>compare/ctrl_1d_7_ins985/CLK</td>
</tr>
<tr>
<td>4.828</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C23[0][B]</td>
<td style=" font-weight:bold;">compare/ctrl_1d_7_ins985/Q</td>
</tr>
<tr>
<td>5.247</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C23[1][A]</td>
<td>compare/com_result_ins1206/I2</td>
</tr>
<tr>
<td>6.346</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R11C23[1][A]</td>
<td style=" background: #97FFFF;">compare/com_result_ins1206/F</td>
</tr>
<tr>
<td>8.289</td>
<td>1.943</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[0][A]</td>
<td>i4/n26_ins1220/I0</td>
</tr>
<tr>
<td>9.388</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C12[0][A]</td>
<td style=" background: #97FFFF;">i4/n26_ins1220/F</td>
</tr>
<tr>
<td>9.388</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[0][A]</td>
<td style=" font-weight:bold;">i4/key0_cnt_2_ins988/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/O</td>
</tr>
<tr>
<td>14.370</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C12[0][A]</td>
<td>i4/key0_cnt_2_ins988/CLK</td>
</tr>
<tr>
<td>14.170</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>i4/key0_cnt_2_ins988</td>
</tr>
<tr>
<td>13.770</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C12[0][A]</td>
<td>i4/key0_cnt_2_ins988</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 22.468%; route: 3.388, 77.532%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.198, 43.807%; route: 2.361, 47.058%; tC2Q: 0.458, 9.135%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 22.468%; route: 3.388, 77.532%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.449</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.678</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.127</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_ctl/U_btn_deb/btn_deb_5_ins971</td>
</tr>
<tr>
<td class="label">To</td>
<td>compare/ctrl_1d_4_ins980</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/O</td>
</tr>
<tr>
<td>4.370</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB24[A]</td>
<td>key_ctl/U_btn_deb/btn_deb_5_ins971/CLK</td>
</tr>
<tr>
<td>4.828</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>IOB24[A]</td>
<td style=" font-weight:bold;">key_ctl/U_btn_deb/btn_deb_5_ins971/Q</td>
</tr>
<tr>
<td>7.113</td>
<td>2.284</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[1][A]</td>
<td>key_ctl/enter_trig_ins1169/I0</td>
</tr>
<tr>
<td>8.174</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R9C21[1][A]</td>
<td style=" background: #97FFFF;">key_ctl/enter_trig_ins1169/F</td>
</tr>
<tr>
<td>9.678</td>
<td>1.504</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[0][B]</td>
<td style=" font-weight:bold;">compare/ctrl_1d_4_ins980/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/O</td>
</tr>
<tr>
<td>14.370</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[0][B]</td>
<td>compare/ctrl_1d_4_ins980/CLK</td>
</tr>
<tr>
<td>14.170</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>compare/ctrl_1d_4_ins980</td>
</tr>
<tr>
<td>14.127</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C22[0][B]</td>
<td>compare/ctrl_1d_4_ins980</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 22.468%; route: 3.388, 77.532%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.061, 19.991%; route: 3.788, 71.374%; tC2Q: 0.458, 8.636%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 22.468%; route: 3.388, 77.532%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.449</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.678</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.127</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_ctl/U_btn_deb/btn_deb_5_ins971</td>
</tr>
<tr>
<td class="label">To</td>
<td>compare/ctrl_1d_6_ins978</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/O</td>
</tr>
<tr>
<td>4.370</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB24[A]</td>
<td>key_ctl/U_btn_deb/btn_deb_5_ins971/CLK</td>
</tr>
<tr>
<td>4.828</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>IOB24[A]</td>
<td style=" font-weight:bold;">key_ctl/U_btn_deb/btn_deb_5_ins971/Q</td>
</tr>
<tr>
<td>7.113</td>
<td>2.284</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[1][A]</td>
<td>key_ctl/enter_trig_ins1169/I0</td>
</tr>
<tr>
<td>8.174</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R9C21[1][A]</td>
<td style=" background: #97FFFF;">key_ctl/enter_trig_ins1169/F</td>
</tr>
<tr>
<td>9.678</td>
<td>1.504</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[0][A]</td>
<td style=" font-weight:bold;">compare/ctrl_1d_6_ins978/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/O</td>
</tr>
<tr>
<td>14.370</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[0][A]</td>
<td>compare/ctrl_1d_6_ins978/CLK</td>
</tr>
<tr>
<td>14.170</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>compare/ctrl_1d_6_ins978</td>
</tr>
<tr>
<td>14.127</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C22[0][A]</td>
<td>compare/ctrl_1d_6_ins978</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 22.468%; route: 3.388, 77.532%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.061, 19.991%; route: 3.788, 71.374%; tC2Q: 0.458, 8.636%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 22.468%; route: 3.388, 77.532%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.484</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.643</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.127</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_ctl/U_btn_deb/btn_deb_5_ins971</td>
</tr>
<tr>
<td class="label">To</td>
<td>compare/ctrl_1d_0_ins984</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/O</td>
</tr>
<tr>
<td>4.370</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB24[A]</td>
<td>key_ctl/U_btn_deb/btn_deb_5_ins971/CLK</td>
</tr>
<tr>
<td>4.828</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>IOB24[A]</td>
<td style=" font-weight:bold;">key_ctl/U_btn_deb/btn_deb_5_ins971/Q</td>
</tr>
<tr>
<td>7.113</td>
<td>2.284</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[1][A]</td>
<td>key_ctl/enter_trig_ins1169/I0</td>
</tr>
<tr>
<td>8.174</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R9C21[1][A]</td>
<td style=" background: #97FFFF;">key_ctl/enter_trig_ins1169/F</td>
</tr>
<tr>
<td>9.643</td>
<td>1.469</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C23[2][B]</td>
<td style=" font-weight:bold;">compare/ctrl_1d_0_ins984/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/O</td>
</tr>
<tr>
<td>14.370</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C23[2][B]</td>
<td>compare/ctrl_1d_0_ins984/CLK</td>
</tr>
<tr>
<td>14.170</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>compare/ctrl_1d_0_ins984</td>
</tr>
<tr>
<td>14.127</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C23[2][B]</td>
<td>compare/ctrl_1d_0_ins984</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 22.468%; route: 3.388, 77.532%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.061, 20.122%; route: 3.753, 71.185%; tC2Q: 0.458, 8.692%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 22.468%; route: 3.388, 77.532%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.484</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.643</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.127</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_ctl/U_btn_deb/btn_deb_5_ins971</td>
</tr>
<tr>
<td class="label">To</td>
<td>compare/ctrl_1d_7_ins985</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/O</td>
</tr>
<tr>
<td>4.370</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB24[A]</td>
<td>key_ctl/U_btn_deb/btn_deb_5_ins971/CLK</td>
</tr>
<tr>
<td>4.828</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>IOB24[A]</td>
<td style=" font-weight:bold;">key_ctl/U_btn_deb/btn_deb_5_ins971/Q</td>
</tr>
<tr>
<td>7.113</td>
<td>2.284</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[1][A]</td>
<td>key_ctl/enter_trig_ins1169/I0</td>
</tr>
<tr>
<td>8.174</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R9C21[1][A]</td>
<td style=" background: #97FFFF;">key_ctl/enter_trig_ins1169/F</td>
</tr>
<tr>
<td>9.643</td>
<td>1.469</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C23[0][B]</td>
<td style=" font-weight:bold;">compare/ctrl_1d_7_ins985/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/O</td>
</tr>
<tr>
<td>14.370</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C23[0][B]</td>
<td>compare/ctrl_1d_7_ins985/CLK</td>
</tr>
<tr>
<td>14.170</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>compare/ctrl_1d_7_ins985</td>
</tr>
<tr>
<td>14.127</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C23[0][B]</td>
<td>compare/ctrl_1d_7_ins985</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 22.468%; route: 3.388, 77.532%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.061, 20.122%; route: 3.753, 71.185%; tC2Q: 0.458, 8.692%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 22.468%; route: 3.388, 77.532%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.484</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.643</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.127</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_ctl/U_btn_deb/btn_deb_5_ins971</td>
</tr>
<tr>
<td class="label">To</td>
<td>compare/ctrl_1d_1_ins983</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/O</td>
</tr>
<tr>
<td>4.370</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB24[A]</td>
<td>key_ctl/U_btn_deb/btn_deb_5_ins971/CLK</td>
</tr>
<tr>
<td>4.828</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>IOB24[A]</td>
<td style=" font-weight:bold;">key_ctl/U_btn_deb/btn_deb_5_ins971/Q</td>
</tr>
<tr>
<td>7.113</td>
<td>2.284</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[1][A]</td>
<td>key_ctl/enter_trig_ins1169/I0</td>
</tr>
<tr>
<td>8.174</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R9C21[1][A]</td>
<td style=" background: #97FFFF;">key_ctl/enter_trig_ins1169/F</td>
</tr>
<tr>
<td>9.643</td>
<td>1.469</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C23[1][B]</td>
<td style=" font-weight:bold;">compare/ctrl_1d_1_ins983/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/O</td>
</tr>
<tr>
<td>14.370</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C23[1][B]</td>
<td>compare/ctrl_1d_1_ins983/CLK</td>
</tr>
<tr>
<td>14.170</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>compare/ctrl_1d_1_ins983</td>
</tr>
<tr>
<td>14.127</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C23[1][B]</td>
<td>compare/ctrl_1d_1_ins983</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 22.468%; route: 3.388, 77.532%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.061, 20.122%; route: 3.753, 71.185%; tC2Q: 0.458, 8.692%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 22.468%; route: 3.388, 77.532%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.484</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.643</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.127</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_ctl/U_btn_deb/btn_deb_5_ins971</td>
</tr>
<tr>
<td class="label">To</td>
<td>compare/ctrl_1d_2_ins982</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/O</td>
</tr>
<tr>
<td>4.370</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB24[A]</td>
<td>key_ctl/U_btn_deb/btn_deb_5_ins971/CLK</td>
</tr>
<tr>
<td>4.828</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>IOB24[A]</td>
<td style=" font-weight:bold;">key_ctl/U_btn_deb/btn_deb_5_ins971/Q</td>
</tr>
<tr>
<td>7.113</td>
<td>2.284</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[1][A]</td>
<td>key_ctl/enter_trig_ins1169/I0</td>
</tr>
<tr>
<td>8.174</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R9C21[1][A]</td>
<td style=" background: #97FFFF;">key_ctl/enter_trig_ins1169/F</td>
</tr>
<tr>
<td>9.643</td>
<td>1.469</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C23[0][A]</td>
<td style=" font-weight:bold;">compare/ctrl_1d_2_ins982/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/O</td>
</tr>
<tr>
<td>14.370</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C23[0][A]</td>
<td>compare/ctrl_1d_2_ins982/CLK</td>
</tr>
<tr>
<td>14.170</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>compare/ctrl_1d_2_ins982</td>
</tr>
<tr>
<td>14.127</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C23[0][A]</td>
<td>compare/ctrl_1d_2_ins982</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 22.468%; route: 3.388, 77.532%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.061, 20.122%; route: 3.753, 71.185%; tC2Q: 0.458, 8.692%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 22.468%; route: 3.388, 77.532%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.484</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.643</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.127</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_ctl/U_btn_deb/btn_deb_5_ins971</td>
</tr>
<tr>
<td class="label">To</td>
<td>compare/ctrl_1d_3_ins981</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/O</td>
</tr>
<tr>
<td>4.370</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB24[A]</td>
<td>key_ctl/U_btn_deb/btn_deb_5_ins971/CLK</td>
</tr>
<tr>
<td>4.828</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>IOB24[A]</td>
<td style=" font-weight:bold;">key_ctl/U_btn_deb/btn_deb_5_ins971/Q</td>
</tr>
<tr>
<td>7.113</td>
<td>2.284</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[1][A]</td>
<td>key_ctl/enter_trig_ins1169/I0</td>
</tr>
<tr>
<td>8.174</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R9C21[1][A]</td>
<td style=" background: #97FFFF;">key_ctl/enter_trig_ins1169/F</td>
</tr>
<tr>
<td>9.643</td>
<td>1.469</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C23[1][A]</td>
<td style=" font-weight:bold;">compare/ctrl_1d_3_ins981/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/O</td>
</tr>
<tr>
<td>14.370</td>
<td>3.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C23[1][A]</td>
<td>compare/ctrl_1d_3_ins981/CLK</td>
</tr>
<tr>
<td>14.170</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>compare/ctrl_1d_3_ins981</td>
</tr>
<tr>
<td>14.127</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C23[1][A]</td>
<td>compare/ctrl_1d_3_ins981</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 22.468%; route: 3.388, 77.532%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.061, 20.122%; route: 3.753, 71.185%; tC2Q: 0.458, 8.692%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 22.468%; route: 3.388, 77.532%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.067</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.360</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_ctl/U_btn_deb/time_cnt_0_ins970</td>
</tr>
<tr>
<td class="label">To</td>
<td>key_ctl/U_btn_deb/time_cnt_0_ins970</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/O</td>
</tr>
<tr>
<td>3.360</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C24[0][A]</td>
<td>key_ctl/U_btn_deb/time_cnt_0_ins970/CLK</td>
</tr>
<tr>
<td>3.693</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R11C24[0][A]</td>
<td style=" font-weight:bold;">key_ctl/U_btn_deb/time_cnt_0_ins970/Q</td>
</tr>
<tr>
<td>3.695</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C24[0][A]</td>
<td>key_ctl/U_btn_deb/n23_ins1225/I0</td>
</tr>
<tr>
<td>4.067</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C24[0][A]</td>
<td style=" background: #97FFFF;">key_ctl/U_btn_deb/n23_ins1225/F</td>
</tr>
<tr>
<td>4.067</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C24[0][A]</td>
<td style=" font-weight:bold;">key_ctl/U_btn_deb/time_cnt_0_ins970/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/O</td>
</tr>
<tr>
<td>3.360</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C24[0][A]</td>
<td>key_ctl/U_btn_deb/time_cnt_0_ins970/CLK</td>
</tr>
<tr>
<td>3.360</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>key_ctl/U_btn_deb/time_cnt_0_ins970</td>
</tr>
<tr>
<td>3.360</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C24[0][A]</td>
<td>key_ctl/U_btn_deb/time_cnt_0_ins970</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 25.132%; route: 2.515, 74.868%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 25.132%; route: 2.515, 74.868%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.069</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.360</td>
</tr>
<tr>
<td class="label">From</td>
<td>i4/div_clk/cnt_0_ins1025</td>
</tr>
<tr>
<td class="label">To</td>
<td>i4/div_clk/cnt_0_ins1025</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/O</td>
</tr>
<tr>
<td>3.360</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[1][A]</td>
<td>i4/div_clk/cnt_0_ins1025/CLK</td>
</tr>
<tr>
<td>3.693</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R9C15[1][A]</td>
<td style=" font-weight:bold;">i4/div_clk/cnt_0_ins1025/Q</td>
</tr>
<tr>
<td>3.697</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[1][A]</td>
<td>i4/div_clk/n21_ins1224/I0</td>
</tr>
<tr>
<td>4.069</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C15[1][A]</td>
<td style=" background: #97FFFF;">i4/div_clk/n21_ins1224/F</td>
</tr>
<tr>
<td>4.069</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[1][A]</td>
<td style=" font-weight:bold;">i4/div_clk/cnt_0_ins1025/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/O</td>
</tr>
<tr>
<td>3.360</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[1][A]</td>
<td>i4/div_clk/cnt_0_ins1025/CLK</td>
</tr>
<tr>
<td>3.360</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>i4/div_clk/cnt_0_ins1025</td>
</tr>
<tr>
<td>3.360</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C15[1][A]</td>
<td>i4/div_clk/cnt_0_ins1025</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 25.132%; route: 2.515, 74.868%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 25.132%; route: 2.515, 74.868%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.070</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.360</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_ctl/key4_push_cnt_0_ins952</td>
</tr>
<tr>
<td class="label">To</td>
<td>key_ctl/key4_push_cnt_0_ins952</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/O</td>
</tr>
<tr>
<td>3.360</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[0][A]</td>
<td>key_ctl/key4_push_cnt_0_ins952/CLK</td>
</tr>
<tr>
<td>3.693</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R9C19[0][A]</td>
<td style=" font-weight:bold;">key_ctl/key4_push_cnt_0_ins952/Q</td>
</tr>
<tr>
<td>3.698</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[0][A]</td>
<td>key_ctl/n70_ins1229/I0</td>
</tr>
<tr>
<td>4.070</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C19[0][A]</td>
<td style=" background: #97FFFF;">key_ctl/n70_ins1229/F</td>
</tr>
<tr>
<td>4.070</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C19[0][A]</td>
<td style=" font-weight:bold;">key_ctl/key4_push_cnt_0_ins952/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/O</td>
</tr>
<tr>
<td>3.360</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[0][A]</td>
<td>key_ctl/key4_push_cnt_0_ins952/CLK</td>
</tr>
<tr>
<td>3.360</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>key_ctl/key4_push_cnt_0_ins952</td>
</tr>
<tr>
<td>3.360</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C19[0][A]</td>
<td>key_ctl/key4_push_cnt_0_ins952</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 25.132%; route: 2.515, 74.868%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 25.132%; route: 2.515, 74.868%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.070</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.360</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_ctl/key2_push_cnt_0_ins948</td>
</tr>
<tr>
<td class="label">To</td>
<td>key_ctl/key2_push_cnt_0_ins948</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/O</td>
</tr>
<tr>
<td>3.360</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[0][A]</td>
<td>key_ctl/key2_push_cnt_0_ins948/CLK</td>
</tr>
<tr>
<td>3.693</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R9C17[0][A]</td>
<td style=" font-weight:bold;">key_ctl/key2_push_cnt_0_ins948/Q</td>
</tr>
<tr>
<td>3.698</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[0][A]</td>
<td>key_ctl/n42_ins1227/I0</td>
</tr>
<tr>
<td>4.070</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C17[0][A]</td>
<td style=" background: #97FFFF;">key_ctl/n42_ins1227/F</td>
</tr>
<tr>
<td>4.070</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[0][A]</td>
<td style=" font-weight:bold;">key_ctl/key2_push_cnt_0_ins948/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/O</td>
</tr>
<tr>
<td>3.360</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[0][A]</td>
<td>key_ctl/key2_push_cnt_0_ins948/CLK</td>
</tr>
<tr>
<td>3.360</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>key_ctl/key2_push_cnt_0_ins948</td>
</tr>
<tr>
<td>3.360</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C17[0][A]</td>
<td>key_ctl/key2_push_cnt_0_ins948</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 25.132%; route: 2.515, 74.868%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 25.132%; route: 2.515, 74.868%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.070</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.360</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_ctl/key3_push_cnt_0_ins950</td>
</tr>
<tr>
<td class="label">To</td>
<td>key_ctl/key3_push_cnt_0_ins950</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/O</td>
</tr>
<tr>
<td>3.360</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C18[1][A]</td>
<td>key_ctl/key3_push_cnt_0_ins950/CLK</td>
</tr>
<tr>
<td>3.693</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R9C18[1][A]</td>
<td style=" font-weight:bold;">key_ctl/key3_push_cnt_0_ins950/Q</td>
</tr>
<tr>
<td>3.698</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C18[1][A]</td>
<td>key_ctl/n56_ins1228/I0</td>
</tr>
<tr>
<td>4.070</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C18[1][A]</td>
<td style=" background: #97FFFF;">key_ctl/n56_ins1228/F</td>
</tr>
<tr>
<td>4.070</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[1][A]</td>
<td style=" font-weight:bold;">key_ctl/key3_push_cnt_0_ins950/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/O</td>
</tr>
<tr>
<td>3.360</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C18[1][A]</td>
<td>key_ctl/key3_push_cnt_0_ins950/CLK</td>
</tr>
<tr>
<td>3.360</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>key_ctl/key3_push_cnt_0_ins950</td>
</tr>
<tr>
<td>3.360</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C18[1][A]</td>
<td>key_ctl/key3_push_cnt_0_ins950</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 25.132%; route: 2.515, 74.868%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 25.132%; route: 2.515, 74.868%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.070</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.360</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_ctl/key1_push_cnt_0_ins946</td>
</tr>
<tr>
<td class="label">To</td>
<td>key_ctl/key1_push_cnt_0_ins946</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/O</td>
</tr>
<tr>
<td>3.360</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[1][A]</td>
<td>key_ctl/key1_push_cnt_0_ins946/CLK</td>
</tr>
<tr>
<td>3.693</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R9C17[1][A]</td>
<td style=" font-weight:bold;">key_ctl/key1_push_cnt_0_ins946/Q</td>
</tr>
<tr>
<td>3.698</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[1][A]</td>
<td>key_ctl/n28_ins1226/I0</td>
</tr>
<tr>
<td>4.070</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C17[1][A]</td>
<td style=" background: #97FFFF;">key_ctl/n28_ins1226/F</td>
</tr>
<tr>
<td>4.070</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[1][A]</td>
<td style=" font-weight:bold;">key_ctl/key1_push_cnt_0_ins946/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/O</td>
</tr>
<tr>
<td>3.360</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[1][A]</td>
<td>key_ctl/key1_push_cnt_0_ins946/CLK</td>
</tr>
<tr>
<td>3.360</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>key_ctl/key1_push_cnt_0_ins946</td>
</tr>
<tr>
<td>3.360</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C17[1][A]</td>
<td>key_ctl/key1_push_cnt_0_ins946</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 25.132%; route: 2.515, 74.868%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 25.132%; route: 2.515, 74.868%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.089</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.360</td>
</tr>
<tr>
<td class="label">From</td>
<td>i4/div_clk/cnt_5_ins1020</td>
</tr>
<tr>
<td class="label">To</td>
<td>i4/div_clk/cnt_5_ins1020</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/O</td>
</tr>
<tr>
<td>3.360</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[0][A]</td>
<td>i4/div_clk/cnt_5_ins1020/CLK</td>
</tr>
<tr>
<td>3.693</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C15[0][A]</td>
<td style=" font-weight:bold;">i4/div_clk/cnt_5_ins1020/Q</td>
</tr>
<tr>
<td>3.695</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C15[0][A]</td>
<td>i4/div_clk/n16_ins1109/I1</td>
</tr>
<tr>
<td>4.089</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C15[0][A]</td>
<td style=" background: #97FFFF;">i4/div_clk/n16_ins1109/SUM</td>
</tr>
<tr>
<td>4.089</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[0][A]</td>
<td style=" font-weight:bold;">i4/div_clk/cnt_5_ins1020/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/O</td>
</tr>
<tr>
<td>3.360</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[0][A]</td>
<td>i4/div_clk/cnt_5_ins1020/CLK</td>
</tr>
<tr>
<td>3.360</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>i4/div_clk/cnt_5_ins1020</td>
</tr>
<tr>
<td>3.360</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C15[0][A]</td>
<td>i4/div_clk/cnt_5_ins1020</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 25.132%; route: 2.515, 74.868%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 25.132%; route: 2.515, 74.868%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.089</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.360</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_ctl/U_btn_deb/time_cnt_17_ins977</td>
</tr>
<tr>
<td class="label">To</td>
<td>key_ctl/U_btn_deb/time_cnt_17_ins977</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/O</td>
</tr>
<tr>
<td>3.360</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C27[0][A]</td>
<td>key_ctl/U_btn_deb/time_cnt_17_ins977/CLK</td>
</tr>
<tr>
<td>3.693</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C27[0][A]</td>
<td style=" font-weight:bold;">key_ctl/U_btn_deb/time_cnt_17_ins977/Q</td>
</tr>
<tr>
<td>3.695</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C27[0][A]</td>
<td>key_ctl/U_btn_deb/n6_ins1130/I1</td>
</tr>
<tr>
<td>4.089</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C27[0][A]</td>
<td style=" background: #97FFFF;">key_ctl/U_btn_deb/n6_ins1130/SUM</td>
</tr>
<tr>
<td>4.089</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[0][A]</td>
<td style=" font-weight:bold;">key_ctl/U_btn_deb/time_cnt_17_ins977/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/O</td>
</tr>
<tr>
<td>3.360</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C27[0][A]</td>
<td>key_ctl/U_btn_deb/time_cnt_17_ins977/CLK</td>
</tr>
<tr>
<td>3.360</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>key_ctl/U_btn_deb/time_cnt_17_ins977</td>
</tr>
<tr>
<td>3.360</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C27[0][A]</td>
<td>key_ctl/U_btn_deb/time_cnt_17_ins977</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 25.132%; route: 2.515, 74.868%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 25.132%; route: 2.515, 74.868%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.089</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.360</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_ctl/U_btn_deb/time_cnt_7_ins963</td>
</tr>
<tr>
<td class="label">To</td>
<td>key_ctl/U_btn_deb/time_cnt_7_ins963</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/O</td>
</tr>
<tr>
<td>3.360</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C25[1][A]</td>
<td>key_ctl/U_btn_deb/time_cnt_7_ins963/CLK</td>
</tr>
<tr>
<td>3.693</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C25[1][A]</td>
<td style=" font-weight:bold;">key_ctl/U_btn_deb/time_cnt_7_ins963/Q</td>
</tr>
<tr>
<td>3.695</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C25[1][A]</td>
<td>key_ctl/U_btn_deb/n16_ins1120/I1</td>
</tr>
<tr>
<td>4.089</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C25[1][A]</td>
<td style=" background: #97FFFF;">key_ctl/U_btn_deb/n16_ins1120/SUM</td>
</tr>
<tr>
<td>4.089</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C25[1][A]</td>
<td style=" font-weight:bold;">key_ctl/U_btn_deb/time_cnt_7_ins963/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/O</td>
</tr>
<tr>
<td>3.360</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C25[1][A]</td>
<td>key_ctl/U_btn_deb/time_cnt_7_ins963/CLK</td>
</tr>
<tr>
<td>3.360</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>key_ctl/U_btn_deb/time_cnt_7_ins963</td>
</tr>
<tr>
<td>3.360</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C25[1][A]</td>
<td>key_ctl/U_btn_deb/time_cnt_7_ins963</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 25.132%; route: 2.515, 74.868%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 25.132%; route: 2.515, 74.868%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.089</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.360</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_ctl/U_btn_deb/time_cnt_5_ins965</td>
</tr>
<tr>
<td class="label">To</td>
<td>key_ctl/U_btn_deb/time_cnt_5_ins965</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/O</td>
</tr>
<tr>
<td>3.360</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C25[0][A]</td>
<td>key_ctl/U_btn_deb/time_cnt_5_ins965/CLK</td>
</tr>
<tr>
<td>3.693</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C25[0][A]</td>
<td style=" font-weight:bold;">key_ctl/U_btn_deb/time_cnt_5_ins965/Q</td>
</tr>
<tr>
<td>3.695</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C25[0][A]</td>
<td>key_ctl/U_btn_deb/n18_ins1118/I1</td>
</tr>
<tr>
<td>4.089</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C25[0][A]</td>
<td style=" background: #97FFFF;">key_ctl/U_btn_deb/n18_ins1118/SUM</td>
</tr>
<tr>
<td>4.089</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C25[0][A]</td>
<td style=" font-weight:bold;">key_ctl/U_btn_deb/time_cnt_5_ins965/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/O</td>
</tr>
<tr>
<td>3.360</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C25[0][A]</td>
<td>key_ctl/U_btn_deb/time_cnt_5_ins965/CLK</td>
</tr>
<tr>
<td>3.360</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>key_ctl/U_btn_deb/time_cnt_5_ins965</td>
</tr>
<tr>
<td>3.360</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C25[0][A]</td>
<td>key_ctl/U_btn_deb/time_cnt_5_ins965</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 25.132%; route: 2.515, 74.868%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 25.132%; route: 2.515, 74.868%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.089</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.360</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_ctl/U_btn_deb/time_cnt_11_ins959</td>
</tr>
<tr>
<td class="label">To</td>
<td>key_ctl/U_btn_deb/time_cnt_11_ins959</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/O</td>
</tr>
<tr>
<td>3.360</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C26[0][A]</td>
<td>key_ctl/U_btn_deb/time_cnt_11_ins959/CLK</td>
</tr>
<tr>
<td>3.693</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C26[0][A]</td>
<td style=" font-weight:bold;">key_ctl/U_btn_deb/time_cnt_11_ins959/Q</td>
</tr>
<tr>
<td>3.695</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C26[0][A]</td>
<td>key_ctl/U_btn_deb/n12_ins1124/I1</td>
</tr>
<tr>
<td>4.089</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C26[0][A]</td>
<td style=" background: #97FFFF;">key_ctl/U_btn_deb/n12_ins1124/SUM</td>
</tr>
<tr>
<td>4.089</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C26[0][A]</td>
<td style=" font-weight:bold;">key_ctl/U_btn_deb/time_cnt_11_ins959/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/O</td>
</tr>
<tr>
<td>3.360</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C26[0][A]</td>
<td>key_ctl/U_btn_deb/time_cnt_11_ins959/CLK</td>
</tr>
<tr>
<td>3.360</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>key_ctl/U_btn_deb/time_cnt_11_ins959</td>
</tr>
<tr>
<td>3.360</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C26[0][A]</td>
<td>key_ctl/U_btn_deb/time_cnt_11_ins959</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 25.132%; route: 2.515, 74.868%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 25.132%; route: 2.515, 74.868%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.089</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.360</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_ctl/U_btn_deb/time_cnt_13_ins957</td>
</tr>
<tr>
<td class="label">To</td>
<td>key_ctl/U_btn_deb/time_cnt_13_ins957</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/O</td>
</tr>
<tr>
<td>3.360</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C26[1][A]</td>
<td>key_ctl/U_btn_deb/time_cnt_13_ins957/CLK</td>
</tr>
<tr>
<td>3.693</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C26[1][A]</td>
<td style=" font-weight:bold;">key_ctl/U_btn_deb/time_cnt_13_ins957/Q</td>
</tr>
<tr>
<td>3.695</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C26[1][A]</td>
<td>key_ctl/U_btn_deb/n10_ins1126/I1</td>
</tr>
<tr>
<td>4.089</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C26[1][A]</td>
<td style=" background: #97FFFF;">key_ctl/U_btn_deb/n10_ins1126/SUM</td>
</tr>
<tr>
<td>4.089</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C26[1][A]</td>
<td style=" font-weight:bold;">key_ctl/U_btn_deb/time_cnt_13_ins957/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/O</td>
</tr>
<tr>
<td>3.360</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C26[1][A]</td>
<td>key_ctl/U_btn_deb/time_cnt_13_ins957/CLK</td>
</tr>
<tr>
<td>3.360</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>key_ctl/U_btn_deb/time_cnt_13_ins957</td>
</tr>
<tr>
<td>3.360</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C26[1][A]</td>
<td>key_ctl/U_btn_deb/time_cnt_13_ins957</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 25.132%; route: 2.515, 74.868%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 25.132%; route: 2.515, 74.868%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.854</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.214</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.360</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_ctl/key3_push_cnt_1_ins949</td>
</tr>
<tr>
<td class="label">To</td>
<td>key_ctl/key3_push_cnt_1_ins949</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/O</td>
</tr>
<tr>
<td>3.360</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C18[0][B]</td>
<td>key_ctl/key3_push_cnt_1_ins949/CLK</td>
</tr>
<tr>
<td>3.693</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R9C18[0][B]</td>
<td style=" font-weight:bold;">key_ctl/key3_push_cnt_1_ins949/Q</td>
</tr>
<tr>
<td>3.697</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C18[0][B]</td>
<td>key_ctl/n55_ins1136/I0</td>
</tr>
<tr>
<td>4.214</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C18[0][B]</td>
<td style=" background: #97FFFF;">key_ctl/n55_ins1136/SUM</td>
</tr>
<tr>
<td>4.214</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[0][B]</td>
<td style=" font-weight:bold;">key_ctl/key3_push_cnt_1_ins949/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/O</td>
</tr>
<tr>
<td>3.360</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C18[0][B]</td>
<td>key_ctl/key3_push_cnt_1_ins949/CLK</td>
</tr>
<tr>
<td>3.360</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>key_ctl/key3_push_cnt_1_ins949</td>
</tr>
<tr>
<td>3.360</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C18[0][B]</td>
<td>key_ctl/key3_push_cnt_1_ins949</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 25.132%; route: 2.515, 74.868%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 60.548%; route: 0.004, 0.415%; tC2Q: 0.333, 39.038%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 25.132%; route: 2.515, 74.868%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.883</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.243</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.360</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_ctl/key4_push_cnt_1_ins951</td>
</tr>
<tr>
<td class="label">To</td>
<td>compare/ctrl_1d_7_ins985</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/O</td>
</tr>
<tr>
<td>3.360</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[2][B]</td>
<td>key_ctl/key4_push_cnt_1_ins951/CLK</td>
</tr>
<tr>
<td>3.693</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R9C19[2][B]</td>
<td style=" font-weight:bold;">key_ctl/key4_push_cnt_1_ins951/Q</td>
</tr>
<tr>
<td>4.243</td>
<td>0.550</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C23[0][B]</td>
<td style=" font-weight:bold;">compare/ctrl_1d_7_ins985/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/O</td>
</tr>
<tr>
<td>3.360</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C23[0][B]</td>
<td>compare/ctrl_1d_7_ins985/CLK</td>
</tr>
<tr>
<td>3.360</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>compare/ctrl_1d_7_ins985</td>
</tr>
<tr>
<td>3.360</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C23[0][B]</td>
<td>compare/ctrl_1d_7_ins985</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 25.132%; route: 2.515, 74.868%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.550, 62.269%; tC2Q: 0.333, 37.731%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 25.132%; route: 2.515, 74.868%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.962</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.322</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.360</td>
</tr>
<tr>
<td class="label">From</td>
<td>i4/div_clk/cnt_4_ins1021</td>
</tr>
<tr>
<td class="label">To</td>
<td>i4/div_clk/cnt_4_ins1021</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/O</td>
</tr>
<tr>
<td>3.360</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[2][B]</td>
<td>i4/div_clk/cnt_4_ins1021/CLK</td>
</tr>
<tr>
<td>3.693</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R9C14[2][B]</td>
<td style=" font-weight:bold;">i4/div_clk/cnt_4_ins1021/Q</td>
</tr>
<tr>
<td>3.928</td>
<td>0.234</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C14[2][B]</td>
<td>i4/div_clk/n17_ins1108/I1</td>
</tr>
<tr>
<td>4.322</td>
<td>0.394</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C14[2][B]</td>
<td style=" background: #97FFFF;">i4/div_clk/n17_ins1108/SUM</td>
</tr>
<tr>
<td>4.322</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[2][B]</td>
<td style=" font-weight:bold;">i4/div_clk/cnt_4_ins1021/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/O</td>
</tr>
<tr>
<td>3.360</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[2][B]</td>
<td>i4/div_clk/cnt_4_ins1021/CLK</td>
</tr>
<tr>
<td>3.360</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>i4/div_clk/cnt_4_ins1021</td>
</tr>
<tr>
<td>3.360</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C14[2][B]</td>
<td>i4/div_clk/cnt_4_ins1021</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 25.132%; route: 2.515, 74.868%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 40.964%; route: 0.234, 24.379%; tC2Q: 0.333, 34.657%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 25.132%; route: 2.515, 74.868%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.962</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.322</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.360</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_ctl/U_btn_deb/time_cnt_4_ins966</td>
</tr>
<tr>
<td class="label">To</td>
<td>key_ctl/U_btn_deb/time_cnt_4_ins966</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/O</td>
</tr>
<tr>
<td>3.360</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[2][B]</td>
<td>key_ctl/U_btn_deb/time_cnt_4_ins966/CLK</td>
</tr>
<tr>
<td>3.693</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R9C24[2][B]</td>
<td style=" font-weight:bold;">key_ctl/U_btn_deb/time_cnt_4_ins966/Q</td>
</tr>
<tr>
<td>3.928</td>
<td>0.234</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C24[2][B]</td>
<td>key_ctl/U_btn_deb/n19_ins1117/I1</td>
</tr>
<tr>
<td>4.322</td>
<td>0.394</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C24[2][B]</td>
<td style=" background: #97FFFF;">key_ctl/U_btn_deb/n19_ins1117/SUM</td>
</tr>
<tr>
<td>4.322</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C24[2][B]</td>
<td style=" font-weight:bold;">key_ctl/U_btn_deb/time_cnt_4_ins966/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/O</td>
</tr>
<tr>
<td>3.360</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[2][B]</td>
<td>key_ctl/U_btn_deb/time_cnt_4_ins966/CLK</td>
</tr>
<tr>
<td>3.360</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>key_ctl/U_btn_deb/time_cnt_4_ins966</td>
</tr>
<tr>
<td>3.360</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C24[2][B]</td>
<td>key_ctl/U_btn_deb/time_cnt_4_ins966</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 25.132%; route: 2.515, 74.868%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 40.964%; route: 0.234, 24.379%; tC2Q: 0.333, 34.657%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 25.132%; route: 2.515, 74.868%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.965</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.325</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.360</td>
</tr>
<tr>
<td class="label">From</td>
<td>i4/div_clk/cnt_2_ins1023</td>
</tr>
<tr>
<td class="label">To</td>
<td>i4/div_clk/cnt_2_ins1023</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/O</td>
</tr>
<tr>
<td>3.360</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[1][B]</td>
<td>i4/div_clk/cnt_2_ins1023/CLK</td>
</tr>
<tr>
<td>3.693</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R9C14[1][B]</td>
<td style=" font-weight:bold;">i4/div_clk/cnt_2_ins1023/Q</td>
</tr>
<tr>
<td>3.931</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C14[1][B]</td>
<td>i4/div_clk/n19_ins1106/I1</td>
</tr>
<tr>
<td>4.325</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C14[1][B]</td>
<td style=" background: #97FFFF;">i4/div_clk/n19_ins1106/SUM</td>
</tr>
<tr>
<td>4.325</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[1][B]</td>
<td style=" font-weight:bold;">i4/div_clk/cnt_2_ins1023/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/O</td>
</tr>
<tr>
<td>3.360</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[1][B]</td>
<td>i4/div_clk/cnt_2_ins1023/CLK</td>
</tr>
<tr>
<td>3.360</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>i4/div_clk/cnt_2_ins1023</td>
</tr>
<tr>
<td>3.360</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C14[1][B]</td>
<td>i4/div_clk/cnt_2_ins1023</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 25.132%; route: 2.515, 74.868%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 40.833%; route: 0.238, 24.621%; tC2Q: 0.333, 34.546%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 25.132%; route: 2.515, 74.868%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.965</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.325</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.360</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_ctl/U_btn_deb/time_cnt_2_ins968</td>
</tr>
<tr>
<td class="label">To</td>
<td>key_ctl/U_btn_deb/time_cnt_2_ins968</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/O</td>
</tr>
<tr>
<td>3.360</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[1][B]</td>
<td>key_ctl/U_btn_deb/time_cnt_2_ins968/CLK</td>
</tr>
<tr>
<td>3.693</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C24[1][B]</td>
<td style=" font-weight:bold;">key_ctl/U_btn_deb/time_cnt_2_ins968/Q</td>
</tr>
<tr>
<td>3.931</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C24[1][B]</td>
<td>key_ctl/U_btn_deb/n21_ins1115/I1</td>
</tr>
<tr>
<td>4.325</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C24[1][B]</td>
<td style=" background: #97FFFF;">key_ctl/U_btn_deb/n21_ins1115/SUM</td>
</tr>
<tr>
<td>4.325</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C24[1][B]</td>
<td style=" font-weight:bold;">key_ctl/U_btn_deb/time_cnt_2_ins968/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/O</td>
</tr>
<tr>
<td>3.360</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[1][B]</td>
<td>key_ctl/U_btn_deb/time_cnt_2_ins968/CLK</td>
</tr>
<tr>
<td>3.360</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>key_ctl/U_btn_deb/time_cnt_2_ins968</td>
</tr>
<tr>
<td>3.360</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C24[1][B]</td>
<td>key_ctl/U_btn_deb/time_cnt_2_ins968</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 25.132%; route: 2.515, 74.868%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 40.833%; route: 0.238, 24.621%; tC2Q: 0.333, 34.546%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 25.132%; route: 2.515, 74.868%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.965</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.325</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.360</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_ctl/U_btn_deb/time_cnt_8_ins962</td>
</tr>
<tr>
<td class="label">To</td>
<td>key_ctl/U_btn_deb/time_cnt_8_ins962</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/O</td>
</tr>
<tr>
<td>3.360</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C25[1][B]</td>
<td>key_ctl/U_btn_deb/time_cnt_8_ins962/CLK</td>
</tr>
<tr>
<td>3.693</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C25[1][B]</td>
<td style=" font-weight:bold;">key_ctl/U_btn_deb/time_cnt_8_ins962/Q</td>
</tr>
<tr>
<td>3.931</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C25[1][B]</td>
<td>key_ctl/U_btn_deb/n15_ins1121/I1</td>
</tr>
<tr>
<td>4.325</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C25[1][B]</td>
<td style=" background: #97FFFF;">key_ctl/U_btn_deb/n15_ins1121/SUM</td>
</tr>
<tr>
<td>4.325</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C25[1][B]</td>
<td style=" font-weight:bold;">key_ctl/U_btn_deb/time_cnt_8_ins962/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/O</td>
</tr>
<tr>
<td>3.360</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C25[1][B]</td>
<td>key_ctl/U_btn_deb/time_cnt_8_ins962/CLK</td>
</tr>
<tr>
<td>3.360</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>key_ctl/U_btn_deb/time_cnt_8_ins962</td>
</tr>
<tr>
<td>3.360</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C25[1][B]</td>
<td>key_ctl/U_btn_deb/time_cnt_8_ins962</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 25.132%; route: 2.515, 74.868%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 40.833%; route: 0.238, 24.621%; tC2Q: 0.333, 34.546%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 25.132%; route: 2.515, 74.868%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.965</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.325</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.360</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_ctl/U_btn_deb/time_cnt_14_ins956</td>
</tr>
<tr>
<td class="label">To</td>
<td>key_ctl/U_btn_deb/time_cnt_14_ins956</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/O</td>
</tr>
<tr>
<td>3.360</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C26[1][B]</td>
<td>key_ctl/U_btn_deb/time_cnt_14_ins956/CLK</td>
</tr>
<tr>
<td>3.693</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C26[1][B]</td>
<td style=" font-weight:bold;">key_ctl/U_btn_deb/time_cnt_14_ins956/Q</td>
</tr>
<tr>
<td>3.931</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C26[1][B]</td>
<td>key_ctl/U_btn_deb/n9_ins1127/I1</td>
</tr>
<tr>
<td>4.325</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C26[1][B]</td>
<td style=" background: #97FFFF;">key_ctl/U_btn_deb/n9_ins1127/SUM</td>
</tr>
<tr>
<td>4.325</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C26[1][B]</td>
<td style=" font-weight:bold;">key_ctl/U_btn_deb/time_cnt_14_ins956/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/O</td>
</tr>
<tr>
<td>3.360</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C26[1][B]</td>
<td>key_ctl/U_btn_deb/time_cnt_14_ins956/CLK</td>
</tr>
<tr>
<td>3.360</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>key_ctl/U_btn_deb/time_cnt_14_ins956</td>
</tr>
<tr>
<td>3.360</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C26[1][B]</td>
<td>key_ctl/U_btn_deb/time_cnt_14_ins956</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 25.132%; route: 2.515, 74.868%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 40.833%; route: 0.238, 24.621%; tC2Q: 0.333, 34.546%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 25.132%; route: 2.515, 74.868%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.965</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.325</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.360</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_ctl/U_btn_deb/time_cnt_16_ins954</td>
</tr>
<tr>
<td class="label">To</td>
<td>key_ctl/U_btn_deb/time_cnt_16_ins954</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/O</td>
</tr>
<tr>
<td>3.360</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C26[2][B]</td>
<td>key_ctl/U_btn_deb/time_cnt_16_ins954/CLK</td>
</tr>
<tr>
<td>3.693</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C26[2][B]</td>
<td style=" font-weight:bold;">key_ctl/U_btn_deb/time_cnt_16_ins954/Q</td>
</tr>
<tr>
<td>3.931</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C26[2][B]</td>
<td>key_ctl/U_btn_deb/n7_ins1129/I1</td>
</tr>
<tr>
<td>4.325</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C26[2][B]</td>
<td style=" background: #97FFFF;">key_ctl/U_btn_deb/n7_ins1129/SUM</td>
</tr>
<tr>
<td>4.325</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C26[2][B]</td>
<td style=" font-weight:bold;">key_ctl/U_btn_deb/time_cnt_16_ins954/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/O</td>
</tr>
<tr>
<td>3.360</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C26[2][B]</td>
<td>key_ctl/U_btn_deb/time_cnt_16_ins954/CLK</td>
</tr>
<tr>
<td>3.360</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>key_ctl/U_btn_deb/time_cnt_16_ins954</td>
</tr>
<tr>
<td>3.360</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C26[2][B]</td>
<td>key_ctl/U_btn_deb/time_cnt_16_ins954</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 25.132%; route: 2.515, 74.868%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 40.833%; route: 0.238, 24.621%; tC2Q: 0.333, 34.546%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 25.132%; route: 2.515, 74.868%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.965</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.325</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.360</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_ctl/U_btn_deb/time_cnt_9_ins961</td>
</tr>
<tr>
<td class="label">To</td>
<td>key_ctl/U_btn_deb/time_cnt_9_ins961</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/O</td>
</tr>
<tr>
<td>3.360</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C25[2][A]</td>
<td>key_ctl/U_btn_deb/time_cnt_9_ins961/CLK</td>
</tr>
<tr>
<td>3.693</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C25[2][A]</td>
<td style=" font-weight:bold;">key_ctl/U_btn_deb/time_cnt_9_ins961/Q</td>
</tr>
<tr>
<td>3.931</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C25[2][A]</td>
<td>key_ctl/U_btn_deb/n14_ins1122/I1</td>
</tr>
<tr>
<td>4.325</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C25[2][A]</td>
<td style=" background: #97FFFF;">key_ctl/U_btn_deb/n14_ins1122/SUM</td>
</tr>
<tr>
<td>4.325</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C25[2][A]</td>
<td style=" font-weight:bold;">key_ctl/U_btn_deb/time_cnt_9_ins961/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/O</td>
</tr>
<tr>
<td>3.360</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C25[2][A]</td>
<td>key_ctl/U_btn_deb/time_cnt_9_ins961/CLK</td>
</tr>
<tr>
<td>3.360</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>key_ctl/U_btn_deb/time_cnt_9_ins961</td>
</tr>
<tr>
<td>3.360</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C25[2][A]</td>
<td>key_ctl/U_btn_deb/time_cnt_9_ins961</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 25.132%; route: 2.515, 74.868%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 40.833%; route: 0.238, 24.621%; tC2Q: 0.333, 34.546%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 25.132%; route: 2.515, 74.868%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.965</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.325</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.360</td>
</tr>
<tr>
<td class="label">From</td>
<td>i4/div_clk/cnt_0_ins1025</td>
</tr>
<tr>
<td class="label">To</td>
<td>i4/div_clk/cnt_1_ins1024</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/O</td>
</tr>
<tr>
<td>3.360</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[1][A]</td>
<td>i4/div_clk/cnt_0_ins1025/CLK</td>
</tr>
<tr>
<td>3.693</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R9C15[1][A]</td>
<td style=" font-weight:bold;">i4/div_clk/cnt_0_ins1025/Q</td>
</tr>
<tr>
<td>3.931</td>
<td>0.238</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C14[1][A]</td>
<td>i4/div_clk/n20_ins1105/I1</td>
</tr>
<tr>
<td>4.325</td>
<td>0.394</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C14[1][A]</td>
<td style=" background: #97FFFF;">i4/div_clk/n20_ins1105/SUM</td>
</tr>
<tr>
<td>4.325</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[1][A]</td>
<td style=" font-weight:bold;">i4/div_clk/cnt_1_ins1024/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/O</td>
</tr>
<tr>
<td>3.360</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[1][A]</td>
<td>i4/div_clk/cnt_1_ins1024/CLK</td>
</tr>
<tr>
<td>3.360</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>i4/div_clk/cnt_1_ins1024</td>
</tr>
<tr>
<td>3.360</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C14[1][A]</td>
<td>i4/div_clk/cnt_1_ins1024</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 25.132%; route: 2.515, 74.868%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 40.827%; route: 0.238, 24.632%; tC2Q: 0.333, 34.541%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 25.132%; route: 2.515, 74.868%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.965</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.325</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.360</td>
</tr>
<tr>
<td class="label">From</td>
<td>i4/div_clk/cnt_6_ins1019</td>
</tr>
<tr>
<td class="label">To</td>
<td>i4/div_clk/cnt_6_ins1019</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/O</td>
</tr>
<tr>
<td>3.360</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[0][B]</td>
<td>i4/div_clk/cnt_6_ins1019/CLK</td>
</tr>
<tr>
<td>3.693</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R9C15[0][B]</td>
<td style=" font-weight:bold;">i4/div_clk/cnt_6_ins1019/Q</td>
</tr>
<tr>
<td>3.931</td>
<td>0.238</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C15[0][B]</td>
<td>i4/div_clk/n15_ins1110/I1</td>
</tr>
<tr>
<td>4.325</td>
<td>0.394</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C15[0][B]</td>
<td style=" background: #97FFFF;">i4/div_clk/n15_ins1110/SUM</td>
</tr>
<tr>
<td>4.325</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[0][B]</td>
<td style=" font-weight:bold;">i4/div_clk/cnt_6_ins1019/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/O</td>
</tr>
<tr>
<td>3.360</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[0][B]</td>
<td>i4/div_clk/cnt_6_ins1019/CLK</td>
</tr>
<tr>
<td>3.360</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>i4/div_clk/cnt_6_ins1019</td>
</tr>
<tr>
<td>3.360</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C15[0][B]</td>
<td>i4/div_clk/cnt_6_ins1019</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 25.132%; route: 2.515, 74.868%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 40.827%; route: 0.238, 24.632%; tC2Q: 0.333, 34.541%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 25.132%; route: 2.515, 74.868%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.968</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.328</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.360</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_ctl/key4_push_cnt_0_ins952</td>
</tr>
<tr>
<td class="label">To</td>
<td>key_ctl/key4_push_cnt_1_ins951</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/O</td>
</tr>
<tr>
<td>3.360</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[0][A]</td>
<td>key_ctl/key4_push_cnt_0_ins952/CLK</td>
</tr>
<tr>
<td>3.693</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R9C19[0][A]</td>
<td style=" font-weight:bold;">key_ctl/key4_push_cnt_0_ins952/Q</td>
</tr>
<tr>
<td>3.934</td>
<td>0.241</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C19[2][B]</td>
<td>key_ctl/n69_ins1138/I1</td>
</tr>
<tr>
<td>4.328</td>
<td>0.394</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C19[2][B]</td>
<td style=" background: #97FFFF;">key_ctl/n69_ins1138/SUM</td>
</tr>
<tr>
<td>4.328</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C19[2][B]</td>
<td style=" font-weight:bold;">key_ctl/key4_push_cnt_1_ins951/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>IOL3[A]</td>
<td>clk_ibuf315/O</td>
</tr>
<tr>
<td>3.360</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[2][B]</td>
<td>key_ctl/key4_push_cnt_1_ins951/CLK</td>
</tr>
<tr>
<td>3.360</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>key_ctl/key4_push_cnt_1_ins951</td>
</tr>
<tr>
<td>3.360</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C19[2][B]</td>
<td>key_ctl/key4_push_cnt_1_ins951</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 25.132%; route: 2.515, 74.868%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 40.691%; route: 0.241, 24.884%; tC2Q: 0.333, 34.426%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 25.132%; route: 2.515, 74.868%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.328</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.578</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>key_ctl/btn2_deb_1d_ins940</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf315/I</td>
</tr>
<tr>
<td>5.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf315/O</td>
</tr>
<tr>
<td>9.781</td>
<td>3.797</td>
<td>tNET</td>
<td>FF</td>
<td>key_ctl/btn2_deb_1d_ins940/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf315/I</td>
</tr>
<tr>
<td>10.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf315/O</td>
</tr>
<tr>
<td>13.360</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>key_ctl/btn2_deb_1d_ins940/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.328</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.578</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>key_ctl/btn4_deb_1d_ins942</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf315/I</td>
</tr>
<tr>
<td>5.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf315/O</td>
</tr>
<tr>
<td>9.781</td>
<td>3.797</td>
<td>tNET</td>
<td>FF</td>
<td>key_ctl/btn4_deb_1d_ins942/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf315/I</td>
</tr>
<tr>
<td>10.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf315/O</td>
</tr>
<tr>
<td>13.360</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>key_ctl/btn4_deb_1d_ins942/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.328</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.578</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>key_ctl/key1_push_cnt_0_ins946</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf315/I</td>
</tr>
<tr>
<td>5.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf315/O</td>
</tr>
<tr>
<td>9.781</td>
<td>3.797</td>
<td>tNET</td>
<td>FF</td>
<td>key_ctl/key1_push_cnt_0_ins946/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf315/I</td>
</tr>
<tr>
<td>10.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf315/O</td>
</tr>
<tr>
<td>13.360</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>key_ctl/key1_push_cnt_0_ins946/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.328</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.578</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>key_ctl/U_btn_deb/time_cnt_16_ins954</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf315/I</td>
</tr>
<tr>
<td>5.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf315/O</td>
</tr>
<tr>
<td>9.781</td>
<td>3.797</td>
<td>tNET</td>
<td>FF</td>
<td>key_ctl/U_btn_deb/time_cnt_16_ins954/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf315/I</td>
</tr>
<tr>
<td>10.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf315/O</td>
</tr>
<tr>
<td>13.360</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>key_ctl/U_btn_deb/time_cnt_16_ins954/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.328</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.578</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>key_ctl/U_btn_deb/time_cnt_0_ins970</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf315/I</td>
</tr>
<tr>
<td>5.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf315/O</td>
</tr>
<tr>
<td>9.781</td>
<td>3.797</td>
<td>tNET</td>
<td>FF</td>
<td>key_ctl/U_btn_deb/time_cnt_0_ins970/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf315/I</td>
</tr>
<tr>
<td>10.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf315/O</td>
</tr>
<tr>
<td>13.360</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>key_ctl/U_btn_deb/time_cnt_0_ins970/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.328</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.578</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>i4/div_clk/cnt_1_ins1024</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf315/I</td>
</tr>
<tr>
<td>5.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf315/O</td>
</tr>
<tr>
<td>9.781</td>
<td>3.797</td>
<td>tNET</td>
<td>FF</td>
<td>i4/div_clk/cnt_1_ins1024/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf315/I</td>
</tr>
<tr>
<td>10.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf315/O</td>
</tr>
<tr>
<td>13.360</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>i4/div_clk/cnt_1_ins1024/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.328</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.578</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>i4/div_clk/cnt_2_ins1023</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf315/I</td>
</tr>
<tr>
<td>5.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf315/O</td>
</tr>
<tr>
<td>9.781</td>
<td>3.797</td>
<td>tNET</td>
<td>FF</td>
<td>i4/div_clk/cnt_2_ins1023/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf315/I</td>
</tr>
<tr>
<td>10.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf315/O</td>
</tr>
<tr>
<td>13.360</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>i4/div_clk/cnt_2_ins1023/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.328</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.578</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>key_ctl/U_btn_deb/time_cnt_1_ins969</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf315/I</td>
</tr>
<tr>
<td>5.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf315/O</td>
</tr>
<tr>
<td>9.781</td>
<td>3.797</td>
<td>tNET</td>
<td>FF</td>
<td>key_ctl/U_btn_deb/time_cnt_1_ins969/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf315/I</td>
</tr>
<tr>
<td>10.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf315/O</td>
</tr>
<tr>
<td>13.360</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>key_ctl/U_btn_deb/time_cnt_1_ins969/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.328</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.578</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>i4/div_clk/cnt_3_ins1022</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf315/I</td>
</tr>
<tr>
<td>5.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf315/O</td>
</tr>
<tr>
<td>9.781</td>
<td>3.797</td>
<td>tNET</td>
<td>FF</td>
<td>i4/div_clk/cnt_3_ins1022/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf315/I</td>
</tr>
<tr>
<td>10.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf315/O</td>
</tr>
<tr>
<td>13.360</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>i4/div_clk/cnt_3_ins1022/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.328</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.578</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>i4/div_clk/cnt_4_ins1021</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf315/I</td>
</tr>
<tr>
<td>5.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf315/O</td>
</tr>
<tr>
<td>9.781</td>
<td>3.797</td>
<td>tNET</td>
<td>FF</td>
<td>i4/div_clk/cnt_4_ins1021/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf315/I</td>
</tr>
<tr>
<td>10.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf315/O</td>
</tr>
<tr>
<td>13.360</td>
<td>2.515</td>
<td>tNET</td>
<td>RR</td>
<td>i4/div_clk/cnt_4_ins1021/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>65</td>
<td>clk_3</td>
<td>2.706</td>
<td>3.797</td>
</tr>
<tr>
<td>10</td>
<td>seq_status</td>
<td>6.625</td>
<td>1.494</td>
</tr>
<tr>
<td>9</td>
<td>enter_trig</td>
<td>3.226</td>
<td>2.332</td>
</tr>
<tr>
<td>9</td>
<td>com_result</td>
<td>2.821</td>
<td>0.529</td>
</tr>
<tr>
<td>8</td>
<td>init_trig</td>
<td>5.089</td>
<td>0.873</td>
</tr>
<tr>
<td>8</td>
<td>n11</td>
<td>3.699</td>
<td>1.187</td>
</tr>
<tr>
<td>6</td>
<td>n43</td>
<td>2.706</td>
<td>2.971</td>
</tr>
<tr>
<td>4</td>
<td>key4_push_cnt[0]</td>
<td>7.336</td>
<td>1.300</td>
</tr>
<tr>
<td>4</td>
<td>key2_push_cnt[0]</td>
<td>6.993</td>
<td>1.949</td>
</tr>
<tr>
<td>4</td>
<td>key3_push_cnt[0]</td>
<td>6.429</td>
<td>2.513</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R9C11</td>
<td>0.347</td>
</tr>
<tr>
<td>R9C9</td>
<td>0.319</td>
</tr>
<tr>
<td>R9C12</td>
<td>0.319</td>
</tr>
<tr>
<td>R9C25</td>
<td>0.278</td>
</tr>
<tr>
<td>R9C24</td>
<td>0.250</td>
</tr>
<tr>
<td>R9C14</td>
<td>0.236</td>
</tr>
<tr>
<td>R9C15</td>
<td>0.208</td>
</tr>
<tr>
<td>R9C26</td>
<td>0.194</td>
</tr>
<tr>
<td>R9C19</td>
<td>0.194</td>
</tr>
<tr>
<td>R9C17</td>
<td>0.194</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
