Trace_Name,FPGA_Ball_Names_A,FPGA_Ball_Names_B
IL07_12.TB.G13.D6,U4,B8
IL07_12.TB.G13.D5_P,V6,D8
IL07_12.TB.G13.D5_N,V7,C8
IL07_12.TB.G13.D4_P,AB1,F8
IL07_12.TB.G13.D4_N,AC1,E8
IL07_12.TB.G13.D3_P,AE5,B7
IL07_12.TB.G13.D3_N,AE4,A7
IL07_12.TB.G13.D2_P,AD6,D7
IL07_12.TB.G13.D2_N,AE6,C7
IL07_12.TB.G13.D1_P,V1,A4
IL07_12.TB.G13.D1_N,W1,A5
IL07_12.TB.G13.D0_P,T1,A2
IL07_12.TB.G13.D0_N,U1,A3
IL07_12.TB.G13.C_P,AD1,B3
IL07_12.TB.G13.C_N,AE1,B4
IL07_12.TB.G8.D3_P,AG3,D10
IL07_12.TB.G8.D3_N,AH3,C10
IL07_12.TB.G8.D2_P,AL1,D11
IL07_12.TB.G8.D2_N,AM2,C11
IL07_12.TB.G8.D1_P,AJ1,C9
IL07_12.TB.G8.D1_N,AK1,A9
IL07_12.TB.G8.D0_P,AG1,F9
IL07_12.TB.G8.D0_N,AH1,D9
IL07_12.LR.G3.S_P,AC3,C17
IL07_12.LR.G3.S_N,AB2,D17
IL07_12.LR.G3.D4_P,AC2,H6
IL07_12.LR.G3.D4_N,AE2,H5
IL07_12.LR.G3.D3_P,AD3,J4
IL07_12.LR.G3.D3_N,AE3,K4
IL07_12.LR.G3.D2_P,W2,L2
IL07_12.LR.G3.D2_N,Y1,L3
IL07_12.LR.G3.D1_P,AC5,C1
IL07_12.LR.G3.D1_N,AD4,D1
IL07_12.LR.G3.D0_P,AB3,F3
IL07_12.LR.G3.D0_N,AB4,E3
IL07_12.LR.G2.S_P,AB5,N3
IL07_12.LR.G2.S_N,AB6,N4
IL07_12.LR.G2.D4_P,AC7,L7
IL07_12.LR.G2.D4_N,AD7,L6
IL07_12.LR.G2.D3_P,AB7,P6
IL07_12.LR.G2.D3_N,AC6,P7
IL07_12.LR.G2.D0_P,Y4,K6
IL07_12.LR.G2.D0_N,W4,K7
IL07_12.LR.G2.D1_P,Y5,K5
IL07_12.LR.G2.D1_N,W5,L4
IL07_12.LR.G2.D2_P,Y7,N6
IL07_12.LR.G2.D2_N,Y6,N7
IL07_12.LR.G1.S_P,R1,K2
IL07_12.LR.G1.S_N,T2,J1
IL07_12.LR.G1.D4_P,W3,K1
IL07_12.LR.G1.D4_N,Y3,L1
IL07_12.LR.G1.D3_P,U2,J3
IL07_12.LR.G1.D3_N,U3,K3
IL07_12.LR.G1.D2_P,N1,H2
IL07_12.LR.G1.D2_N,P1,H3
IL07_12.LR.G1.D0_P,R3,F2
IL07_12.LR.G1.D0_N,T3,E1
IL07_12.LR.G1.D1_P,P2,F1
IL07_12.LR.G1.D1_N,P3,H1
IL07_12.LR.G0.S_P,R4,B1
IL07_12.LR.G0.S_N,T5,C2
IL07_12.LR.G0.D4_P,T4,D3
IL07_12.LR.G0.D4_N,U5,D2
IL07_12.LR.G0.D3_P,U6,F4
IL07_12.LR.G0.D3_N,U7,F5
IL07_12.LR.G0.D2_P,R6,D4
IL07_12.LR.G0.D2_N,T6,E4
IL07_12.LR.G0.D1_P,R7,C4
IL07_12.LR.G0.D1_N,T7,C3
IL07_12.LR.G0.D0_P,P5,C5
IL07_12.LR.G0.D0_N,P4,D5
