/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "symbol" (version "1.2"))
(symbol
	(rect 16 16 112 240)
	(text "BCD_7Seg" (rect 5 0 95 23)(font "Intel Clear" (font_size 8)))
	(text "inst" (rect 8 199 35 220)(font "Intel Clear" ))
	(port
		(pt 0 32)
		(input)
		(text "B3" (rect 0 0 23 23)(font "Intel Clear" (font_size 8)))
		(text "B3" (rect 21 27 44 50)(font "Intel Clear" (font_size 8)))
		(line (pt 0 32)(pt 16 32))
	)
	(port
		(pt 0 48)
		(input)
		(text "B2" (rect 0 0 23 23)(font "Intel Clear" (font_size 8)))
		(text "B2" (rect 21 43 44 66)(font "Intel Clear" (font_size 8)))
		(line (pt 0 48)(pt 16 48))
	)
	(port
		(pt 0 64)
		(input)
		(text "B1" (rect 0 0 23 23)(font "Intel Clear" (font_size 8)))
		(text "B1" (rect 21 59 44 82)(font "Intel Clear" (font_size 8)))
		(line (pt 0 64)(pt 16 64))
	)
	(port
		(pt 0 80)
		(input)
		(text "B0" (rect 0 0 23 23)(font "Intel Clear" (font_size 8)))
		(text "B0" (rect 21 75 44 98)(font "Intel Clear" (font_size 8)))
		(line (pt 0 80)(pt 16 80))
	)
	(port
		(pt 96 32)
		(output)
		(text "Y0" (rect 0 0 23 23)(font "Intel Clear" (font_size 8)))
		(text "Y0" (rect 52 27 75 50)(font "Intel Clear" (font_size 8)))
		(line (pt 96 32)(pt 80 32))
	)
	(port
		(pt 96 48)
		(output)
		(text "Y1" (rect 0 0 23 23)(font "Intel Clear" (font_size 8)))
		(text "Y1" (rect 52 43 75 66)(font "Intel Clear" (font_size 8)))
		(line (pt 96 48)(pt 80 48))
	)
	(port
		(pt 96 64)
		(output)
		(text "Y2" (rect 0 0 23 23)(font "Intel Clear" (font_size 8)))
		(text "Y2" (rect 52 59 75 82)(font "Intel Clear" (font_size 8)))
		(line (pt 96 64)(pt 80 64))
	)
	(port
		(pt 96 80)
		(output)
		(text "Y3" (rect 0 0 23 23)(font "Intel Clear" (font_size 8)))
		(text "Y3" (rect 52 75 75 98)(font "Intel Clear" (font_size 8)))
		(line (pt 96 80)(pt 80 80))
	)
	(port
		(pt 96 96)
		(output)
		(text "Y4" (rect 0 0 23 23)(font "Intel Clear" (font_size 8)))
		(text "Y4" (rect 52 91 75 114)(font "Intel Clear" (font_size 8)))
		(line (pt 96 96)(pt 80 96))
	)
	(port
		(pt 96 112)
		(output)
		(text "Y5" (rect 0 0 23 23)(font "Intel Clear" (font_size 8)))
		(text "Y5" (rect 52 107 75 130)(font "Intel Clear" (font_size 8)))
		(line (pt 96 112)(pt 80 112))
	)
	(port
		(pt 96 128)
		(output)
		(text "Y6" (rect 0 0 23 23)(font "Intel Clear" (font_size 8)))
		(text "Y6" (rect 52 123 75 146)(font "Intel Clear" (font_size 8)))
		(line (pt 96 128)(pt 80 128))
	)
	(port
		(pt 96 144)
		(output)
		(text "Y7" (rect 0 0 23 23)(font "Intel Clear" (font_size 8)))
		(text "Y7" (rect 52 139 75 162)(font "Intel Clear" (font_size 8)))
		(line (pt 96 144)(pt 80 144))
	)
	(port
		(pt 96 160)
		(output)
		(text "Y8" (rect 0 0 23 23)(font "Intel Clear" (font_size 8)))
		(text "Y8" (rect 52 155 75 178)(font "Intel Clear" (font_size 8)))
		(line (pt 96 160)(pt 80 160))
	)
	(port
		(pt 96 176)
		(output)
		(text "Y9" (rect 0 0 23 23)(font "Intel Clear" (font_size 8)))
		(text "Y9" (rect 52 171 75 194)(font "Intel Clear" (font_size 8)))
		(line (pt 96 176)(pt 80 176))
	)
	(drawing
		(rectangle (rect 16 16 80 208))
	)
)
