do_alignment	,	F_43
handler	,	F_44
ai_dword	,	V_17
bad	,	V_45
interrupts_enabled	,	F_45
bad_or_fault	,	V_77
inode	,	V_21
pr_warn	,	F_5
isize	,	V_73
"Half:\t\t%lu\n"	,	L_5
defined	,	V_56
si_signo	,	V_92
__user	,	T_2
__mem_to_opcode_arm	,	F_52
LDM_S_BIT	,	F_34
loff_t	,	T_4
offset_union	,	V_32
rd	,	V_36
"System:\t\t%lu (%pF)\n"	,	L_3
CODING_BITS	,	F_53
si_code	,	V_95
pr_err	,	F_38
si_addr	,	V_97
rn	,	V_49
ai_half	,	V_14
trans	,	V_48
__clear_cr	,	F_69
rd2	,	V_43
ssize_t	,	T_1
CPU_ARCH_ARMv7	,	V_76
CPU_ARCH_ARMv6	,	V_1
L	,	V_61
raw_local_irq_disable	,	F_65
seq_printf	,	F_7
IS_T32	,	F_50
hweight16	,	F_35
current	,	V_89
pos	,	V_25
hook_fault_code	,	F_73
si	,	V_91
W	,	V_64
ai_user	,	V_10
__mem_to_opcode_thumb16	,	F_49
sn	,	V_84
Rn	,	V_63
__unused	,	V_101
LDST_U_BIT	,	F_13
get16t_unaligned_check	,	F_24
seq_file	,	V_7
local_irq_enable	,	F_46
SHIFT_ASR	,	V_83
regs	,	V_31
eaddr	,	V_53
"alignment exception"	,	L_19
"Alignment trap: %s (%d) PC=0x%08lx Instr=0x%0*lx "	,	L_16
get32t_unaligned_check	,	F_30
m	,	V_8
ai_skipped	,	V_13
CR_A	,	V_102
get_cr	,	F_3
ai_usermode	,	V_19
do_alignment_ldrdstrd	,	F_27
S_IWUSR	,	V_105
v	,	V_9
PSR_C_BIT	,	V_87
UM_SIGNAL	,	V_6
usermode_action	,	V_20
swp	,	V_79
SHIFT_RORRRX	,	V_85
ai_sys_last_pc	,	V_12
un	,	V_34
CR_U	,	V_2
CONFIG_PROC_FS	,	F_71
res	,	V_104
do_alignment_ldrhstrh	,	F_17
count	,	V_24
LDST_P_BIT	,	F_14
"Multi:\t\t%lu\n"	,	L_8
warn	,	V_4
safe_usermode	,	F_4
"LDMSTM: PC = %08lx, instr = %08lx, "	,	L_10
BUS_ADRALN	,	V_96
__opcode_thumb32_compose	,	F_51
fixup	,	V_78
get_user	,	F_11
uaccess_restore	,	F_25
printk	,	F_62
do_alignment_ldmstm	,	F_33
si_errno	,	V_94
BAD_INSTR	,	V_65
probe_kernel_address	,	F_48
load	,	V_44
TYPE_FAULT	,	V_42
"Alignment trap: not handling swp instruction\n"	,	L_13
get16_unaligned_check	,	F_21
do_alignment_ldrstr	,	F_32
alignment_init	,	F_70
show_regs	,	F_40
force_sig_info	,	F_64
ptr	,	V_75
"Alignment trap: not handling instruction "	,	L_14
uregs	,	V_35
poffset	,	V_67
thumb2arm	,	F_41
RM_BITS	,	F_55
UM_WARN	,	V_88
cpu_architecture	,	F_2
TYPE_ERROR	,	V_47
subset	,	V_62
get32_unaligned_check	,	F_28
put32t_unaligned_check	,	F_31
proc_dir_entry	,	V_103
ENOMEM	,	V_108
alignment_proc_fops	,	V_107
SHIFT_TYPE	,	F_60
val2	,	V_46
"DWord:\t\t%lu\n"	,	L_7
put32_unaligned_check	,	F_29
"Skipped:\t%lu\n"	,	L_4
siginfo_t	,	T_7
tinstr	,	V_60
ARM_cpsr	,	V_86
instr	,	V_29
"User faults:\t%i (%s)\n"	,	L_9
ai_word	,	V_15
RN_BITS	,	F_16
put16t_unaligned_check	,	F_26
nr_regs	,	V_51
CONFIG_CPU_ARM922T	,	V_57
val	,	V_38
REGMASK_BITS	,	F_36
SHIFT_LSL	,	V_81
comm	,	V_90
regbits	,	V_52
single_open	,	F_9
SHIFT_LSR	,	V_82
task_pid_nr	,	F_63
SHIFT_BITS	,	F_59
OFFSET_BITS	,	F_57
"User:\t\t%lu\n"	,	L_2
ARM_pc	,	V_55
fsr	,	V_70
LDSTHD_I_BIT	,	F_54
flags	,	V_98
alignment_proc_open	,	F_8
ai_sys	,	V_11
__ua_flags	,	V_40
noalign_setup	,	F_68
file	,	V_22
tinst2	,	V_69
alignment_proc_write	,	F_10
CONFIG_CPU_ARM920T	,	V_58
"Word:\t\t%lu\n"	,	L_6
tinst1	,	V_68
u16	,	T_5
do_alignment_t32_to_handler	,	F_42
proc_create	,	F_72
pinstr	,	V_66
alignment_proc_show	,	F_6
EFAULT	,	V_27
LDST_L_BIT	,	F_20
thumb2_32b	,	V_74
set_cr	,	F_67
ai_multi	,	V_18
TYPE_LDST	,	V_39
__init	,	T_8
"alignment: ignoring faults is unsafe on this CPU.  Defaulting to fixup mode.\n"	,	L_1
FAULT_CODE_ALIGNMENT	,	V_109
instruction_pointer	,	F_39
LDST_W_BIT	,	F_15
size_t	,	T_3
mode	,	V_26
newaddr	,	V_54
u32	,	T_6
_TIF_WORK_MASK	,	V_99
buffer	,	V_23
current_thread_info	,	F_66
instrptr	,	V_72
"%0*lx at [&lt;%08lx&gt;]\n"	,	L_15
offset	,	V_33
S_IRUGO	,	V_106
pt_regs	,	V_30
IS_SHIFT	,	F_58
cpu_is_v6_unaligned	,	F_1
uaccess_save_and_enable	,	F_23
user_mode	,	F_19
TYPE_DONE	,	V_59
do_bad_area	,	F_61
"Alignment trap: not handling ldm with s-bit set\n"	,	L_12
correction	,	V_50
thumb_mode	,	F_47
"addr = %08lx, eaddr = %08lx\n"	,	L_11
put16_unaligned_check	,	F_22
SIGBUS	,	V_93
RD_BITS	,	F_18
do_alignment_finish_ldst	,	F_12
"Address=0x%08lx FSR 0x%03x\n"	,	L_17
addr	,	V_28
CPU_ARCH_ARMv5TE	,	V_16
fault	,	V_41
cr_no_alignment	,	V_100
new_usermode	,	V_3
COND_BITS	,	F_56
shiftval	,	V_80
uninitialized_var	,	V_71
UM_FIXUP	,	V_5
"cpu/alignment"	,	L_18
user	,	V_37
LDST_P_EQ_U	,	F_37
