<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p349" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_349{left:782px;bottom:68px;letter-spacing:0.09px;word-spacing:0.01px;}
#t2_349{left:827px;bottom:68px;letter-spacing:0.11px;}
#t3_349{left:570px;bottom:1141px;letter-spacing:-0.14px;}
#t4_349{left:70px;bottom:1088px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t5_349{left:70px;bottom:1071px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t6_349{left:70px;bottom:1046px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#t7_349{left:70px;bottom:1030px;letter-spacing:-0.14px;word-spacing:-0.53px;}
#t8_349{left:70px;bottom:1013px;letter-spacing:-0.18px;word-spacing:-0.42px;}
#t9_349{left:70px;bottom:954px;letter-spacing:0.14px;}
#ta_349{left:152px;bottom:954px;letter-spacing:0.15px;}
#tb_349{left:70px;bottom:930px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tc_349{left:70px;bottom:914px;letter-spacing:-0.13px;word-spacing:-0.79px;}
#td_349{left:70px;bottom:897px;letter-spacing:-0.14px;word-spacing:-1.3px;}
#te_349{left:70px;bottom:880px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tf_349{left:70px;bottom:863px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#tg_349{left:70px;bottom:837px;}
#th_349{left:96px;bottom:840px;letter-spacing:-0.14px;word-spacing:-0.6px;}
#ti_349{left:96px;bottom:823px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tj_349{left:70px;bottom:797px;}
#tk_349{left:96px;bottom:800px;letter-spacing:-0.14px;word-spacing:-1.37px;}
#tl_349{left:96px;bottom:784px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tm_349{left:96px;bottom:767px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tn_349{left:70px;bottom:699px;letter-spacing:0.16px;}
#to_349{left:151px;bottom:699px;letter-spacing:0.21px;word-spacing:-0.03px;}
#tp_349{left:70px;bottom:674px;letter-spacing:-0.14px;word-spacing:-0.64px;}
#tq_349{left:70px;bottom:657px;letter-spacing:-0.14px;word-spacing:-1.15px;}
#tr_349{left:70px;bottom:640px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#ts_349{left:70px;bottom:623px;letter-spacing:-0.14px;word-spacing:-0.93px;}
#tt_349{left:70px;bottom:606px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tu_349{left:70px;bottom:590px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tv_349{left:70px;bottom:563px;}
#tw_349{left:96px;bottom:567px;letter-spacing:-0.69px;word-spacing:0.04px;}
#tx_349{left:70px;bottom:540px;}
#ty_349{left:96px;bottom:544px;letter-spacing:-0.71px;word-spacing:0.04px;}
#tz_349{left:70px;bottom:517px;}
#t10_349{left:96px;bottom:521px;letter-spacing:-0.23px;word-spacing:-0.43px;}
#t11_349{left:70px;bottom:495px;}
#t12_349{left:96px;bottom:498px;letter-spacing:-0.3px;word-spacing:-0.31px;}
#t13_349{left:70px;bottom:472px;}
#t14_349{left:96px;bottom:475px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t15_349{left:70px;bottom:449px;}
#t16_349{left:96px;bottom:452px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t17_349{left:70px;bottom:426px;}
#t18_349{left:96px;bottom:429px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t19_349{left:70px;bottom:405px;letter-spacing:-0.14px;word-spacing:-1.01px;}
#t1a_349{left:70px;bottom:388px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1b_349{left:70px;bottom:362px;}
#t1c_349{left:96px;bottom:365px;letter-spacing:-0.21px;word-spacing:-0.47px;}
#t1d_349{left:70px;bottom:339px;}
#t1e_349{left:96px;bottom:342px;letter-spacing:-0.14px;word-spacing:-0.7px;}
#t1f_349{left:96px;bottom:325px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1g_349{left:70px;bottom:299px;}
#t1h_349{left:96px;bottom:302px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1i_349{left:70px;bottom:276px;}
#t1j_349{left:96px;bottom:279px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#t1k_349{left:70px;bottom:255px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1l_349{left:70px;bottom:238px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1m_349{left:70px;bottom:180px;letter-spacing:0.13px;}
#t1n_349{left:152px;bottom:180px;letter-spacing:0.16px;word-spacing:0.01px;}
#t1o_349{left:70px;bottom:156px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1p_349{left:70px;bottom:139px;letter-spacing:-0.15px;word-spacing:-1.16px;}
#t1q_349{left:70px;bottom:122px;letter-spacing:-0.14px;word-spacing:-0.47px;}

.s1_349{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_349{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_349{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s4_349{font-size:18px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s5_349{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
.s6_349{font-size:21px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts349" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg349Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg349" style="-webkit-user-select: none;"><object width="935" height="1210" data="349/349.svg" type="image/svg+xml" id="pdf349" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_349" class="t s1_349">Vol. 3A </span><span id="t2_349" class="t s1_349">10-9 </span>
<span id="t3_349" class="t s2_349">PROCESSOR MANAGEMENT AND INITIALIZATION </span>
<span id="t4_349" class="t s3_349">changed by using the LIDT instruction to change the base address value in the IDTR. Software initialization code </span>
<span id="t5_349" class="t s3_349">needs to load interrupt- and exception-handler pointers into the IDT before interrupts can be enabled. </span>
<span id="t6_349" class="t s3_349">The actual interrupt- and exception-handler code can be contained either in EPROM or RAM; however, the code </span>
<span id="t7_349" class="t s3_349">must be located within the 1-MByte addressable range of the processor in real-address mode. If the handler code </span>
<span id="t8_349" class="t s3_349">is to be stored in RAM, it must be loaded along with the IDT. </span>
<span id="t9_349" class="t s4_349">10.7.2 </span><span id="ta_349" class="t s4_349">NMI Interrupt Handling </span>
<span id="tb_349" class="t s3_349">The NMI interrupt is always enabled (except when multiple NMIs are nested). If the IDT and the NMI interrupt </span>
<span id="tc_349" class="t s3_349">handler need to be loaded into RAM, there will be a period of time following hardware reset when an NMI interrupt </span>
<span id="td_349" class="t s3_349">cannot be handled. During this time, hardware must provide a mechanism to prevent an NMI interrupt from halting </span>
<span id="te_349" class="t s3_349">code execution until the IDT and the necessary NMI handler software is loaded. Here are two examples of how </span>
<span id="tf_349" class="t s3_349">NMIs can be handled during the initial states of processor initialization: </span>
<span id="tg_349" class="t s5_349">• </span><span id="th_349" class="t s3_349">A simple IDT and NMI interrupt handler can be provided in EPROM. This allows an NMI interrupt to be handled </span>
<span id="ti_349" class="t s3_349">immediately after reset initialization. </span>
<span id="tj_349" class="t s5_349">• </span><span id="tk_349" class="t s3_349">The system hardware can provide a mechanism to enable and disable NMIs by passing the NMI# signal through </span>
<span id="tl_349" class="t s3_349">an AND gate controlled by a flag in an I/O port. Hardware can clear the flag when the processor is reset, and </span>
<span id="tm_349" class="t s3_349">software can set the flag when it is ready to handle NMI interrupts. </span>
<span id="tn_349" class="t s6_349">10.8 </span><span id="to_349" class="t s6_349">SOFTWARE INITIALIZATION FOR PROTECTED-MODE OPERATION </span>
<span id="tp_349" class="t s3_349">The processor is placed in real-address mode following a hardware reset. At this point in the initialization process, </span>
<span id="tq_349" class="t s3_349">some basic data structures and code modules must be loaded into physical memory to support further initialization </span>
<span id="tr_349" class="t s3_349">of the processor, as described in Section 10.7, “Software Initialization for Real-Address Mode Operation.” Before </span>
<span id="ts_349" class="t s3_349">the processor can be switched to protected mode, the software initialization code must load a minimum number of </span>
<span id="tt_349" class="t s3_349">protected mode data structures and code modules into memory to support reliable operation of the processor in </span>
<span id="tu_349" class="t s3_349">protected mode. These data structures include the following: </span>
<span id="tv_349" class="t s5_349">• </span><span id="tw_349" class="t s3_349">A IDT. </span>
<span id="tx_349" class="t s5_349">• </span><span id="ty_349" class="t s3_349">A GDT. </span>
<span id="tz_349" class="t s5_349">• </span><span id="t10_349" class="t s3_349">A TSS. </span>
<span id="t11_349" class="t s5_349">• </span><span id="t12_349" class="t s3_349">(Optional) An LDT. </span>
<span id="t13_349" class="t s5_349">• </span><span id="t14_349" class="t s3_349">If paging is to be used, at least one page directory and one page table. </span>
<span id="t15_349" class="t s5_349">• </span><span id="t16_349" class="t s3_349">A code segment that contains the code to be executed when the processor switches to protected mode. </span>
<span id="t17_349" class="t s5_349">• </span><span id="t18_349" class="t s3_349">One or more code modules that contain the necessary interrupt and exception handlers. </span>
<span id="t19_349" class="t s3_349">Software initialization code must also initialize the following system registers before the processor can be switched </span>
<span id="t1a_349" class="t s3_349">to protected mode: </span>
<span id="t1b_349" class="t s5_349">• </span><span id="t1c_349" class="t s3_349">The GDTR. </span>
<span id="t1d_349" class="t s5_349">• </span><span id="t1e_349" class="t s3_349">(Optional.) The IDTR. This register can also be initialized immediately after switching to protected mode, prior </span>
<span id="t1f_349" class="t s3_349">to enabling interrupts. </span>
<span id="t1g_349" class="t s5_349">• </span><span id="t1h_349" class="t s3_349">Control registers CR1 through CR4. </span>
<span id="t1i_349" class="t s5_349">• </span><span id="t1j_349" class="t s3_349">(Pentium 4, Intel Xeon, and P6 family processors only.) The memory type range registers (MTRRs). </span>
<span id="t1k_349" class="t s3_349">With these data structures, code modules, and system registers initialized, the processor can be switched to </span>
<span id="t1l_349" class="t s3_349">protected mode by loading control register CR0 with a value that sets the PE flag (bit 0). </span>
<span id="t1m_349" class="t s4_349">10.8.1 </span><span id="t1n_349" class="t s4_349">Protected-Mode System Data Structures </span>
<span id="t1o_349" class="t s3_349">The contents of the protected-mode system data structures loaded into memory during software initialization, </span>
<span id="t1p_349" class="t s3_349">depend largely on the type of memory management the protected-mode operating-system or executive is going to </span>
<span id="t1q_349" class="t s3_349">support: flat, flat with paging, segmented, or segmented with paging. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
