# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../SoC.srcs/sources_1/new/riscv.sv" \
"../../../../SoC.srcs/sources_1/new/swagcore.sv" \
"../../../../SoC.srcs/sources_1/new/swagcore_alu.sv" \
"../../../../SoC.srcs/sources_1/new/swagcore_decode.sv" \
"../../../../SoC.srcs/sim_1/new/testbench_swagcore.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
