<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › gpu › drm › vmwgfx › vmwgfx_fifo.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>vmwgfx_fifo.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/**************************************************************************</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright © 2009 VMware, Inc., Palo Alto, CA., USA</span>
<span class="cm"> * All Rights Reserved.</span>
<span class="cm"> *</span>
<span class="cm"> * Permission is hereby granted, free of charge, to any person obtaining a</span>
<span class="cm"> * copy of this software and associated documentation files (the</span>
<span class="cm"> * &quot;Software&quot;), to deal in the Software without restriction, including</span>
<span class="cm"> * without limitation the rights to use, copy, modify, merge, publish,</span>
<span class="cm"> * distribute, sub license, and/or sell copies of the Software, and to</span>
<span class="cm"> * permit persons to whom the Software is furnished to do so, subject to</span>
<span class="cm"> * the following conditions:</span>
<span class="cm"> *</span>
<span class="cm"> * The above copyright notice and this permission notice (including the</span>
<span class="cm"> * next paragraph) shall be included in all copies or substantial portions</span>
<span class="cm"> * of the Software.</span>
<span class="cm"> *</span>
<span class="cm"> * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR</span>
<span class="cm"> * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,</span>
<span class="cm"> * FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. IN NO EVENT SHALL</span>
<span class="cm"> * THE COPYRIGHT HOLDERS, AUTHORS AND/OR ITS SUPPLIERS BE LIABLE FOR ANY CLAIM,</span>
<span class="cm"> * DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR</span>
<span class="cm"> * OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE</span>
<span class="cm"> * USE OR OTHER DEALINGS IN THE SOFTWARE.</span>
<span class="cm"> *</span>
<span class="cm"> **************************************************************************/</span>

<span class="cp">#include &quot;vmwgfx_drv.h&quot;</span>
<span class="cp">#include &quot;drmP.h&quot;</span>
<span class="cp">#include &quot;ttm/ttm_placement.h&quot;</span>

<span class="n">bool</span> <span class="nf">vmw_fifo_have_3d</span><span class="p">(</span><span class="k">struct</span> <span class="n">vmw_private</span> <span class="o">*</span><span class="n">dev_priv</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">__le32</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">fifo_mem</span> <span class="o">=</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">mmio_virt</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">fifo_min</span><span class="p">,</span> <span class="n">hwversion</span><span class="p">;</span>
	<span class="k">const</span> <span class="k">struct</span> <span class="n">vmw_fifo_state</span> <span class="o">*</span><span class="n">fifo</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">fifo</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">capabilities</span> <span class="o">&amp;</span> <span class="n">SVGA_CAP_EXTENDED_FIFO</span><span class="p">))</span>
		<span class="k">return</span> <span class="nb">false</span><span class="p">;</span>

	<span class="n">fifo_min</span> <span class="o">=</span> <span class="n">ioread32</span><span class="p">(</span><span class="n">fifo_mem</span>  <span class="o">+</span> <span class="n">SVGA_FIFO_MIN</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">fifo_min</span> <span class="o">&lt;=</span> <span class="n">SVGA_FIFO_3D_HWVERSION</span> <span class="o">*</span> <span class="k">sizeof</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span><span class="p">))</span>
		<span class="k">return</span> <span class="nb">false</span><span class="p">;</span>

	<span class="n">hwversion</span> <span class="o">=</span> <span class="n">ioread32</span><span class="p">(</span><span class="n">fifo_mem</span> <span class="o">+</span>
			     <span class="p">((</span><span class="n">fifo</span><span class="o">-&gt;</span><span class="n">capabilities</span> <span class="o">&amp;</span>
			       <span class="n">SVGA_FIFO_CAP_3D_HWVERSION_REVISED</span><span class="p">)</span> <span class="o">?</span>
			      <span class="n">SVGA_FIFO_3D_HWVERSION_REVISED</span> <span class="o">:</span>
			      <span class="n">SVGA_FIFO_3D_HWVERSION</span><span class="p">));</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">hwversion</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">return</span> <span class="nb">false</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">hwversion</span> <span class="o">&lt;</span> <span class="n">SVGA3D_HWVERSION_WS8_B1</span><span class="p">)</span>
		<span class="k">return</span> <span class="nb">false</span><span class="p">;</span>

	<span class="cm">/* Non-Screen Object path does not support surfaces */</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">sou_priv</span><span class="p">)</span>
		<span class="k">return</span> <span class="nb">false</span><span class="p">;</span>

	<span class="k">return</span> <span class="nb">true</span><span class="p">;</span>
<span class="p">}</span>

<span class="n">bool</span> <span class="nf">vmw_fifo_have_pitchlock</span><span class="p">(</span><span class="k">struct</span> <span class="n">vmw_private</span> <span class="o">*</span><span class="n">dev_priv</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">__le32</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">fifo_mem</span> <span class="o">=</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">mmio_virt</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">caps</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">capabilities</span> <span class="o">&amp;</span> <span class="n">SVGA_CAP_EXTENDED_FIFO</span><span class="p">))</span>
		<span class="k">return</span> <span class="nb">false</span><span class="p">;</span>

	<span class="n">caps</span> <span class="o">=</span> <span class="n">ioread32</span><span class="p">(</span><span class="n">fifo_mem</span> <span class="o">+</span> <span class="n">SVGA_FIFO_CAPABILITIES</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">caps</span> <span class="o">&amp;</span> <span class="n">SVGA_FIFO_CAP_PITCHLOCK</span><span class="p">)</span>
		<span class="k">return</span> <span class="nb">true</span><span class="p">;</span>

	<span class="k">return</span> <span class="nb">false</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">vmw_fifo_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">vmw_private</span> <span class="o">*</span><span class="n">dev_priv</span><span class="p">,</span> <span class="k">struct</span> <span class="n">vmw_fifo_state</span> <span class="o">*</span><span class="n">fifo</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">__le32</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">fifo_mem</span> <span class="o">=</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">mmio_virt</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">max</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">min</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">dummy</span><span class="p">;</span>

	<span class="n">fifo</span><span class="o">-&gt;</span><span class="n">static_buffer_size</span> <span class="o">=</span> <span class="n">VMWGFX_FIFO_STATIC_SIZE</span><span class="p">;</span>
	<span class="n">fifo</span><span class="o">-&gt;</span><span class="n">static_buffer</span> <span class="o">=</span> <span class="n">vmalloc</span><span class="p">(</span><span class="n">fifo</span><span class="o">-&gt;</span><span class="n">static_buffer_size</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="n">fifo</span><span class="o">-&gt;</span><span class="n">static_buffer</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">))</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>

	<span class="n">fifo</span><span class="o">-&gt;</span><span class="n">dynamic_buffer</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="n">fifo</span><span class="o">-&gt;</span><span class="n">reserved_size</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">fifo</span><span class="o">-&gt;</span><span class="n">using_bounce_buffer</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>

	<span class="n">mutex_init</span><span class="p">(</span><span class="o">&amp;</span><span class="n">fifo</span><span class="o">-&gt;</span><span class="n">fifo_mutex</span><span class="p">);</span>
	<span class="n">init_rwsem</span><span class="p">(</span><span class="o">&amp;</span><span class="n">fifo</span><span class="o">-&gt;</span><span class="n">rwsem</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Allow mapping the first page read-only to user-space.</span>
<span class="cm">	 */</span>

	<span class="n">DRM_INFO</span><span class="p">(</span><span class="s">&quot;width %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">vmw_read</span><span class="p">(</span><span class="n">dev_priv</span><span class="p">,</span> <span class="n">SVGA_REG_WIDTH</span><span class="p">));</span>
	<span class="n">DRM_INFO</span><span class="p">(</span><span class="s">&quot;height %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">vmw_read</span><span class="p">(</span><span class="n">dev_priv</span><span class="p">,</span> <span class="n">SVGA_REG_HEIGHT</span><span class="p">));</span>
	<span class="n">DRM_INFO</span><span class="p">(</span><span class="s">&quot;bpp %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">vmw_read</span><span class="p">(</span><span class="n">dev_priv</span><span class="p">,</span> <span class="n">SVGA_REG_BITS_PER_PIXEL</span><span class="p">));</span>

	<span class="n">mutex_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">hw_mutex</span><span class="p">);</span>
	<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">enable_state</span> <span class="o">=</span> <span class="n">vmw_read</span><span class="p">(</span><span class="n">dev_priv</span><span class="p">,</span> <span class="n">SVGA_REG_ENABLE</span><span class="p">);</span>
	<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">config_done_state</span> <span class="o">=</span> <span class="n">vmw_read</span><span class="p">(</span><span class="n">dev_priv</span><span class="p">,</span> <span class="n">SVGA_REG_CONFIG_DONE</span><span class="p">);</span>
	<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">traces_state</span> <span class="o">=</span> <span class="n">vmw_read</span><span class="p">(</span><span class="n">dev_priv</span><span class="p">,</span> <span class="n">SVGA_REG_TRACES</span><span class="p">);</span>
	<span class="n">vmw_write</span><span class="p">(</span><span class="n">dev_priv</span><span class="p">,</span> <span class="n">SVGA_REG_ENABLE</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>

	<span class="n">min</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">capabilities</span> <span class="o">&amp;</span> <span class="n">SVGA_CAP_EXTENDED_FIFO</span><span class="p">)</span>
		<span class="n">min</span> <span class="o">=</span> <span class="n">vmw_read</span><span class="p">(</span><span class="n">dev_priv</span><span class="p">,</span> <span class="n">SVGA_REG_MEM_REGS</span><span class="p">);</span>
	<span class="n">min</span> <span class="o">&lt;&lt;=</span> <span class="mi">2</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">min</span> <span class="o">&lt;</span> <span class="n">PAGE_SIZE</span><span class="p">)</span>
		<span class="n">min</span> <span class="o">=</span> <span class="n">PAGE_SIZE</span><span class="p">;</span>

	<span class="n">iowrite32</span><span class="p">(</span><span class="n">min</span><span class="p">,</span> <span class="n">fifo_mem</span> <span class="o">+</span> <span class="n">SVGA_FIFO_MIN</span><span class="p">);</span>
	<span class="n">iowrite32</span><span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">mmio_size</span><span class="p">,</span> <span class="n">fifo_mem</span> <span class="o">+</span> <span class="n">SVGA_FIFO_MAX</span><span class="p">);</span>
	<span class="n">wmb</span><span class="p">();</span>
	<span class="n">iowrite32</span><span class="p">(</span><span class="n">min</span><span class="p">,</span>  <span class="n">fifo_mem</span> <span class="o">+</span> <span class="n">SVGA_FIFO_NEXT_CMD</span><span class="p">);</span>
	<span class="n">iowrite32</span><span class="p">(</span><span class="n">min</span><span class="p">,</span>  <span class="n">fifo_mem</span> <span class="o">+</span> <span class="n">SVGA_FIFO_STOP</span><span class="p">);</span>
	<span class="n">iowrite32</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">fifo_mem</span> <span class="o">+</span> <span class="n">SVGA_FIFO_BUSY</span><span class="p">);</span>
	<span class="n">mb</span><span class="p">();</span>

	<span class="n">vmw_write</span><span class="p">(</span><span class="n">dev_priv</span><span class="p">,</span> <span class="n">SVGA_REG_CONFIG_DONE</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">mutex_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">hw_mutex</span><span class="p">);</span>

	<span class="n">max</span> <span class="o">=</span> <span class="n">ioread32</span><span class="p">(</span><span class="n">fifo_mem</span> <span class="o">+</span> <span class="n">SVGA_FIFO_MAX</span><span class="p">);</span>
	<span class="n">min</span> <span class="o">=</span> <span class="n">ioread32</span><span class="p">(</span><span class="n">fifo_mem</span>  <span class="o">+</span> <span class="n">SVGA_FIFO_MIN</span><span class="p">);</span>
	<span class="n">fifo</span><span class="o">-&gt;</span><span class="n">capabilities</span> <span class="o">=</span> <span class="n">ioread32</span><span class="p">(</span><span class="n">fifo_mem</span> <span class="o">+</span> <span class="n">SVGA_FIFO_CAPABILITIES</span><span class="p">);</span>

	<span class="n">DRM_INFO</span><span class="p">(</span><span class="s">&quot;Fifo max 0x%08x min 0x%08x cap 0x%08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		 <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span><span class="p">)</span> <span class="n">max</span><span class="p">,</span>
		 <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span><span class="p">)</span> <span class="n">min</span><span class="p">,</span>
		 <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span><span class="p">)</span> <span class="n">fifo</span><span class="o">-&gt;</span><span class="n">capabilities</span><span class="p">);</span>

	<span class="n">atomic_set</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">marker_seq</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">last_read_seqno</span><span class="p">);</span>
	<span class="n">iowrite32</span><span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">last_read_seqno</span><span class="p">,</span> <span class="n">fifo_mem</span> <span class="o">+</span> <span class="n">SVGA_FIFO_FENCE</span><span class="p">);</span>
	<span class="n">vmw_marker_queue_init</span><span class="p">(</span><span class="o">&amp;</span><span class="n">fifo</span><span class="o">-&gt;</span><span class="n">marker_queue</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">vmw_fifo_send_fence</span><span class="p">(</span><span class="n">dev_priv</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">dummy</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">vmw_fifo_ping_host</span><span class="p">(</span><span class="k">struct</span> <span class="n">vmw_private</span> <span class="o">*</span><span class="n">dev_priv</span><span class="p">,</span> <span class="kt">uint32_t</span> <span class="n">reason</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">__le32</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">fifo_mem</span> <span class="o">=</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">mmio_virt</span><span class="p">;</span>

	<span class="n">mutex_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">hw_mutex</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="n">ioread32</span><span class="p">(</span><span class="n">fifo_mem</span> <span class="o">+</span> <span class="n">SVGA_FIFO_BUSY</span><span class="p">)</span> <span class="o">==</span> <span class="mi">0</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">iowrite32</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="n">fifo_mem</span> <span class="o">+</span> <span class="n">SVGA_FIFO_BUSY</span><span class="p">);</span>
		<span class="n">vmw_write</span><span class="p">(</span><span class="n">dev_priv</span><span class="p">,</span> <span class="n">SVGA_REG_SYNC</span><span class="p">,</span> <span class="n">reason</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">mutex_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">hw_mutex</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">vmw_fifo_release</span><span class="p">(</span><span class="k">struct</span> <span class="n">vmw_private</span> <span class="o">*</span><span class="n">dev_priv</span><span class="p">,</span> <span class="k">struct</span> <span class="n">vmw_fifo_state</span> <span class="o">*</span><span class="n">fifo</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">__le32</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">fifo_mem</span> <span class="o">=</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">mmio_virt</span><span class="p">;</span>

	<span class="n">mutex_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">hw_mutex</span><span class="p">);</span>

	<span class="k">while</span> <span class="p">(</span><span class="n">vmw_read</span><span class="p">(</span><span class="n">dev_priv</span><span class="p">,</span> <span class="n">SVGA_REG_BUSY</span><span class="p">)</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">)</span>
		<span class="n">vmw_write</span><span class="p">(</span><span class="n">dev_priv</span><span class="p">,</span> <span class="n">SVGA_REG_SYNC</span><span class="p">,</span> <span class="n">SVGA_SYNC_GENERIC</span><span class="p">);</span>

	<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">last_read_seqno</span> <span class="o">=</span> <span class="n">ioread32</span><span class="p">(</span><span class="n">fifo_mem</span> <span class="o">+</span> <span class="n">SVGA_FIFO_FENCE</span><span class="p">);</span>

	<span class="n">vmw_write</span><span class="p">(</span><span class="n">dev_priv</span><span class="p">,</span> <span class="n">SVGA_REG_CONFIG_DONE</span><span class="p">,</span>
		  <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">config_done_state</span><span class="p">);</span>
	<span class="n">vmw_write</span><span class="p">(</span><span class="n">dev_priv</span><span class="p">,</span> <span class="n">SVGA_REG_ENABLE</span><span class="p">,</span>
		  <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">enable_state</span><span class="p">);</span>
	<span class="n">vmw_write</span><span class="p">(</span><span class="n">dev_priv</span><span class="p">,</span> <span class="n">SVGA_REG_TRACES</span><span class="p">,</span>
		  <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">traces_state</span><span class="p">);</span>

	<span class="n">mutex_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">hw_mutex</span><span class="p">);</span>
	<span class="n">vmw_marker_queue_takedown</span><span class="p">(</span><span class="o">&amp;</span><span class="n">fifo</span><span class="o">-&gt;</span><span class="n">marker_queue</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">likely</span><span class="p">(</span><span class="n">fifo</span><span class="o">-&gt;</span><span class="n">static_buffer</span> <span class="o">!=</span> <span class="nb">NULL</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">vfree</span><span class="p">(</span><span class="n">fifo</span><span class="o">-&gt;</span><span class="n">static_buffer</span><span class="p">);</span>
		<span class="n">fifo</span><span class="o">-&gt;</span><span class="n">static_buffer</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">likely</span><span class="p">(</span><span class="n">fifo</span><span class="o">-&gt;</span><span class="n">dynamic_buffer</span> <span class="o">!=</span> <span class="nb">NULL</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">vfree</span><span class="p">(</span><span class="n">fifo</span><span class="o">-&gt;</span><span class="n">dynamic_buffer</span><span class="p">);</span>
		<span class="n">fifo</span><span class="o">-&gt;</span><span class="n">dynamic_buffer</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">bool</span> <span class="nf">vmw_fifo_is_full</span><span class="p">(</span><span class="k">struct</span> <span class="n">vmw_private</span> <span class="o">*</span><span class="n">dev_priv</span><span class="p">,</span> <span class="kt">uint32_t</span> <span class="n">bytes</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">__le32</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">fifo_mem</span> <span class="o">=</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">mmio_virt</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">max</span> <span class="o">=</span> <span class="n">ioread32</span><span class="p">(</span><span class="n">fifo_mem</span> <span class="o">+</span> <span class="n">SVGA_FIFO_MAX</span><span class="p">);</span>
	<span class="kt">uint32_t</span> <span class="n">next_cmd</span> <span class="o">=</span> <span class="n">ioread32</span><span class="p">(</span><span class="n">fifo_mem</span> <span class="o">+</span> <span class="n">SVGA_FIFO_NEXT_CMD</span><span class="p">);</span>
	<span class="kt">uint32_t</span> <span class="n">min</span> <span class="o">=</span> <span class="n">ioread32</span><span class="p">(</span><span class="n">fifo_mem</span> <span class="o">+</span> <span class="n">SVGA_FIFO_MIN</span><span class="p">);</span>
	<span class="kt">uint32_t</span> <span class="n">stop</span> <span class="o">=</span> <span class="n">ioread32</span><span class="p">(</span><span class="n">fifo_mem</span> <span class="o">+</span> <span class="n">SVGA_FIFO_STOP</span><span class="p">);</span>

	<span class="k">return</span> <span class="p">((</span><span class="n">max</span> <span class="o">-</span> <span class="n">next_cmd</span><span class="p">)</span> <span class="o">+</span> <span class="p">(</span><span class="n">stop</span> <span class="o">-</span> <span class="n">min</span><span class="p">)</span> <span class="o">&lt;=</span> <span class="n">bytes</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">vmw_fifo_wait_noirq</span><span class="p">(</span><span class="k">struct</span> <span class="n">vmw_private</span> <span class="o">*</span><span class="n">dev_priv</span><span class="p">,</span>
			       <span class="kt">uint32_t</span> <span class="n">bytes</span><span class="p">,</span> <span class="n">bool</span> <span class="n">interruptible</span><span class="p">,</span>
			       <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">timeout</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">ret</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">end_jiffies</span> <span class="o">=</span> <span class="n">jiffies</span> <span class="o">+</span> <span class="n">timeout</span><span class="p">;</span>
	<span class="n">DEFINE_WAIT</span><span class="p">(</span><span class="n">__wait</span><span class="p">);</span>

	<span class="n">DRM_INFO</span><span class="p">(</span><span class="s">&quot;Fifo wait noirq.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(;;)</span> <span class="p">{</span>
		<span class="n">prepare_to_wait</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">fifo_queue</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">__wait</span><span class="p">,</span>
				<span class="p">(</span><span class="n">interruptible</span><span class="p">)</span> <span class="o">?</span>
				<span class="n">TASK_INTERRUPTIBLE</span> <span class="o">:</span> <span class="n">TASK_UNINTERRUPTIBLE</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">vmw_fifo_is_full</span><span class="p">(</span><span class="n">dev_priv</span><span class="p">,</span> <span class="n">bytes</span><span class="p">))</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">time_after_eq</span><span class="p">(</span><span class="n">jiffies</span><span class="p">,</span> <span class="n">end_jiffies</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">EBUSY</span><span class="p">;</span>
			<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;SVGA device lockup.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">schedule_timeout</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">interruptible</span> <span class="o">&amp;&amp;</span> <span class="n">signal_pending</span><span class="p">(</span><span class="n">current</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">ERESTARTSYS</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>
	<span class="n">finish_wait</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">fifo_queue</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">__wait</span><span class="p">);</span>
	<span class="n">wake_up_all</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">fifo_queue</span><span class="p">);</span>
	<span class="n">DRM_INFO</span><span class="p">(</span><span class="s">&quot;Fifo noirq exit.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">vmw_fifo_wait</span><span class="p">(</span><span class="k">struct</span> <span class="n">vmw_private</span> <span class="o">*</span><span class="n">dev_priv</span><span class="p">,</span>
			 <span class="kt">uint32_t</span> <span class="n">bytes</span><span class="p">,</span> <span class="n">bool</span> <span class="n">interruptible</span><span class="p">,</span>
			 <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">timeout</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">long</span> <span class="n">ret</span> <span class="o">=</span> <span class="mi">1L</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">irq_flags</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">likely</span><span class="p">(</span><span class="o">!</span><span class="n">vmw_fifo_is_full</span><span class="p">(</span><span class="n">dev_priv</span><span class="p">,</span> <span class="n">bytes</span><span class="p">)))</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">vmw_fifo_ping_host</span><span class="p">(</span><span class="n">dev_priv</span><span class="p">,</span> <span class="n">SVGA_SYNC_FIFOFULL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">capabilities</span> <span class="o">&amp;</span> <span class="n">SVGA_CAP_IRQMASK</span><span class="p">))</span>
		<span class="k">return</span> <span class="n">vmw_fifo_wait_noirq</span><span class="p">(</span><span class="n">dev_priv</span><span class="p">,</span> <span class="n">bytes</span><span class="p">,</span>
					   <span class="n">interruptible</span><span class="p">,</span> <span class="n">timeout</span><span class="p">);</span>

	<span class="n">mutex_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">hw_mutex</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">atomic_add_return</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">fifo_queue_waiters</span><span class="p">)</span> <span class="o">&gt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">irq_lock</span><span class="p">,</span> <span class="n">irq_flags</span><span class="p">);</span>
		<span class="n">outl</span><span class="p">(</span><span class="n">SVGA_IRQFLAG_FIFO_PROGRESS</span><span class="p">,</span>
		     <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">io_start</span> <span class="o">+</span> <span class="n">VMWGFX_IRQSTATUS_PORT</span><span class="p">);</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">irq_mask</span> <span class="o">|=</span> <span class="n">SVGA_IRQFLAG_FIFO_PROGRESS</span><span class="p">;</span>
		<span class="n">vmw_write</span><span class="p">(</span><span class="n">dev_priv</span><span class="p">,</span> <span class="n">SVGA_REG_IRQMASK</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">irq_mask</span><span class="p">);</span>
		<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">irq_lock</span><span class="p">,</span> <span class="n">irq_flags</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">mutex_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">hw_mutex</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">interruptible</span><span class="p">)</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">wait_event_interruptible_timeout</span>
		    <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">fifo_queue</span><span class="p">,</span>
		     <span class="o">!</span><span class="n">vmw_fifo_is_full</span><span class="p">(</span><span class="n">dev_priv</span><span class="p">,</span> <span class="n">bytes</span><span class="p">),</span> <span class="n">timeout</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">wait_event_timeout</span>
		    <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">fifo_queue</span><span class="p">,</span>
		     <span class="o">!</span><span class="n">vmw_fifo_is_full</span><span class="p">(</span><span class="n">dev_priv</span><span class="p">,</span> <span class="n">bytes</span><span class="p">),</span> <span class="n">timeout</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="n">ret</span> <span class="o">==</span> <span class="mi">0</span><span class="p">))</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">EBUSY</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">likely</span><span class="p">(</span><span class="n">ret</span> <span class="o">&gt;</span> <span class="mi">0</span><span class="p">))</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">mutex_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">hw_mutex</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">atomic_dec_and_test</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">fifo_queue_waiters</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">irq_lock</span><span class="p">,</span> <span class="n">irq_flags</span><span class="p">);</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">irq_mask</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">SVGA_IRQFLAG_FIFO_PROGRESS</span><span class="p">;</span>
		<span class="n">vmw_write</span><span class="p">(</span><span class="n">dev_priv</span><span class="p">,</span> <span class="n">SVGA_REG_IRQMASK</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">irq_mask</span><span class="p">);</span>
		<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">irq_lock</span><span class="p">,</span> <span class="n">irq_flags</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">mutex_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">hw_mutex</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * Reserve @bytes number of bytes in the fifo.</span>
<span class="cm"> *</span>
<span class="cm"> * This function will return NULL (error) on two conditions:</span>
<span class="cm"> *  If it timeouts waiting for fifo space, or if @bytes is larger than the</span>
<span class="cm"> *   available fifo space.</span>
<span class="cm"> *</span>
<span class="cm"> * Returns:</span>
<span class="cm"> *   Pointer to the fifo, or null on error (possible hardware hang).</span>
<span class="cm"> */</span>
<span class="kt">void</span> <span class="o">*</span><span class="nf">vmw_fifo_reserve</span><span class="p">(</span><span class="k">struct</span> <span class="n">vmw_private</span> <span class="o">*</span><span class="n">dev_priv</span><span class="p">,</span> <span class="kt">uint32_t</span> <span class="n">bytes</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">vmw_fifo_state</span> <span class="o">*</span><span class="n">fifo_state</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">fifo</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">fifo_mem</span> <span class="o">=</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">mmio_virt</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">max</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">min</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">next_cmd</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">reserveable</span> <span class="o">=</span> <span class="n">fifo_state</span><span class="o">-&gt;</span><span class="n">capabilities</span> <span class="o">&amp;</span> <span class="n">SVGA_FIFO_CAP_RESERVE</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>

	<span class="n">mutex_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">fifo_state</span><span class="o">-&gt;</span><span class="n">fifo_mutex</span><span class="p">);</span>
	<span class="n">max</span> <span class="o">=</span> <span class="n">ioread32</span><span class="p">(</span><span class="n">fifo_mem</span> <span class="o">+</span> <span class="n">SVGA_FIFO_MAX</span><span class="p">);</span>
	<span class="n">min</span> <span class="o">=</span> <span class="n">ioread32</span><span class="p">(</span><span class="n">fifo_mem</span> <span class="o">+</span> <span class="n">SVGA_FIFO_MIN</span><span class="p">);</span>
	<span class="n">next_cmd</span> <span class="o">=</span> <span class="n">ioread32</span><span class="p">(</span><span class="n">fifo_mem</span> <span class="o">+</span> <span class="n">SVGA_FIFO_NEXT_CMD</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="n">bytes</span> <span class="o">&gt;=</span> <span class="p">(</span><span class="n">max</span> <span class="o">-</span> <span class="n">min</span><span class="p">)))</span>
		<span class="k">goto</span> <span class="n">out_err</span><span class="p">;</span>

	<span class="n">BUG_ON</span><span class="p">(</span><span class="n">fifo_state</span><span class="o">-&gt;</span><span class="n">reserved_size</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">BUG_ON</span><span class="p">(</span><span class="n">fifo_state</span><span class="o">-&gt;</span><span class="n">dynamic_buffer</span> <span class="o">!=</span> <span class="nb">NULL</span><span class="p">);</span>

	<span class="n">fifo_state</span><span class="o">-&gt;</span><span class="n">reserved_size</span> <span class="o">=</span> <span class="n">bytes</span><span class="p">;</span>

	<span class="k">while</span> <span class="p">(</span><span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
		<span class="kt">uint32_t</span> <span class="n">stop</span> <span class="o">=</span> <span class="n">ioread32</span><span class="p">(</span><span class="n">fifo_mem</span> <span class="o">+</span> <span class="n">SVGA_FIFO_STOP</span><span class="p">);</span>
		<span class="n">bool</span> <span class="n">need_bounce</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
		<span class="n">bool</span> <span class="n">reserve_in_place</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">next_cmd</span> <span class="o">&gt;=</span> <span class="n">stop</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">likely</span><span class="p">((</span><span class="n">next_cmd</span> <span class="o">+</span> <span class="n">bytes</span> <span class="o">&lt;</span> <span class="n">max</span> <span class="o">||</span>
				    <span class="p">(</span><span class="n">next_cmd</span> <span class="o">+</span> <span class="n">bytes</span> <span class="o">==</span> <span class="n">max</span> <span class="o">&amp;&amp;</span> <span class="n">stop</span> <span class="o">&gt;</span> <span class="n">min</span><span class="p">))))</span>
				<span class="n">reserve_in_place</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>

			<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">vmw_fifo_is_full</span><span class="p">(</span><span class="n">dev_priv</span><span class="p">,</span> <span class="n">bytes</span><span class="p">))</span> <span class="p">{</span>
				<span class="n">ret</span> <span class="o">=</span> <span class="n">vmw_fifo_wait</span><span class="p">(</span><span class="n">dev_priv</span><span class="p">,</span> <span class="n">bytes</span><span class="p">,</span>
						    <span class="nb">false</span><span class="p">,</span> <span class="mi">3</span> <span class="o">*</span> <span class="n">HZ</span><span class="p">);</span>
				<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="n">ret</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">))</span>
					<span class="k">goto</span> <span class="n">out_err</span><span class="p">;</span>
			<span class="p">}</span> <span class="k">else</span>
				<span class="n">need_bounce</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>

		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>

			<span class="k">if</span> <span class="p">(</span><span class="n">likely</span><span class="p">((</span><span class="n">next_cmd</span> <span class="o">+</span> <span class="n">bytes</span> <span class="o">&lt;</span> <span class="n">stop</span><span class="p">)))</span>
				<span class="n">reserve_in_place</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
			<span class="k">else</span> <span class="p">{</span>
				<span class="n">ret</span> <span class="o">=</span> <span class="n">vmw_fifo_wait</span><span class="p">(</span><span class="n">dev_priv</span><span class="p">,</span> <span class="n">bytes</span><span class="p">,</span>
						    <span class="nb">false</span><span class="p">,</span> <span class="mi">3</span> <span class="o">*</span> <span class="n">HZ</span><span class="p">);</span>
				<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="n">ret</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">))</span>
					<span class="k">goto</span> <span class="n">out_err</span><span class="p">;</span>
			<span class="p">}</span>
		<span class="p">}</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">reserve_in_place</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">reserveable</span> <span class="o">||</span> <span class="n">bytes</span> <span class="o">&lt;=</span> <span class="k">sizeof</span><span class="p">(</span><span class="kt">uint32_t</span><span class="p">))</span> <span class="p">{</span>
				<span class="n">fifo_state</span><span class="o">-&gt;</span><span class="n">using_bounce_buffer</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>

				<span class="k">if</span> <span class="p">(</span><span class="n">reserveable</span><span class="p">)</span>
					<span class="n">iowrite32</span><span class="p">(</span><span class="n">bytes</span><span class="p">,</span> <span class="n">fifo_mem</span> <span class="o">+</span>
						  <span class="n">SVGA_FIFO_RESERVED</span><span class="p">);</span>
				<span class="k">return</span> <span class="n">fifo_mem</span> <span class="o">+</span> <span class="p">(</span><span class="n">next_cmd</span> <span class="o">&gt;&gt;</span> <span class="mi">2</span><span class="p">);</span>
			<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
				<span class="n">need_bounce</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
			<span class="p">}</span>
		<span class="p">}</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">need_bounce</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">fifo_state</span><span class="o">-&gt;</span><span class="n">using_bounce_buffer</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">bytes</span> <span class="o">&lt;</span> <span class="n">fifo_state</span><span class="o">-&gt;</span><span class="n">static_buffer_size</span><span class="p">)</span>
				<span class="k">return</span> <span class="n">fifo_state</span><span class="o">-&gt;</span><span class="n">static_buffer</span><span class="p">;</span>
			<span class="k">else</span> <span class="p">{</span>
				<span class="n">fifo_state</span><span class="o">-&gt;</span><span class="n">dynamic_buffer</span> <span class="o">=</span> <span class="n">vmalloc</span><span class="p">(</span><span class="n">bytes</span><span class="p">);</span>
				<span class="k">return</span> <span class="n">fifo_state</span><span class="o">-&gt;</span><span class="n">dynamic_buffer</span><span class="p">;</span>
			<span class="p">}</span>
		<span class="p">}</span>
	<span class="p">}</span>
<span class="nl">out_err:</span>
	<span class="n">fifo_state</span><span class="o">-&gt;</span><span class="n">reserved_size</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">mutex_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">fifo_state</span><span class="o">-&gt;</span><span class="n">fifo_mutex</span><span class="p">);</span>
	<span class="k">return</span> <span class="nb">NULL</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">vmw_fifo_res_copy</span><span class="p">(</span><span class="k">struct</span> <span class="n">vmw_fifo_state</span> <span class="o">*</span><span class="n">fifo_state</span><span class="p">,</span>
			      <span class="n">__le32</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">fifo_mem</span><span class="p">,</span>
			      <span class="kt">uint32_t</span> <span class="n">next_cmd</span><span class="p">,</span>
			      <span class="kt">uint32_t</span> <span class="n">max</span><span class="p">,</span> <span class="kt">uint32_t</span> <span class="n">min</span><span class="p">,</span> <span class="kt">uint32_t</span> <span class="n">bytes</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">chunk_size</span> <span class="o">=</span> <span class="n">max</span> <span class="o">-</span> <span class="n">next_cmd</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">rest</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="o">*</span><span class="n">buffer</span> <span class="o">=</span> <span class="p">(</span><span class="n">fifo_state</span><span class="o">-&gt;</span><span class="n">dynamic_buffer</span> <span class="o">!=</span> <span class="nb">NULL</span><span class="p">)</span> <span class="o">?</span>
	    <span class="n">fifo_state</span><span class="o">-&gt;</span><span class="n">dynamic_buffer</span> <span class="o">:</span> <span class="n">fifo_state</span><span class="o">-&gt;</span><span class="n">static_buffer</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">bytes</span> <span class="o">&lt;</span> <span class="n">chunk_size</span><span class="p">)</span>
		<span class="n">chunk_size</span> <span class="o">=</span> <span class="n">bytes</span><span class="p">;</span>

	<span class="n">iowrite32</span><span class="p">(</span><span class="n">bytes</span><span class="p">,</span> <span class="n">fifo_mem</span> <span class="o">+</span> <span class="n">SVGA_FIFO_RESERVED</span><span class="p">);</span>
	<span class="n">mb</span><span class="p">();</span>
	<span class="n">memcpy_toio</span><span class="p">(</span><span class="n">fifo_mem</span> <span class="o">+</span> <span class="p">(</span><span class="n">next_cmd</span> <span class="o">&gt;&gt;</span> <span class="mi">2</span><span class="p">),</span> <span class="n">buffer</span><span class="p">,</span> <span class="n">chunk_size</span><span class="p">);</span>
	<span class="n">rest</span> <span class="o">=</span> <span class="n">bytes</span> <span class="o">-</span> <span class="n">chunk_size</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rest</span><span class="p">)</span>
		<span class="n">memcpy_toio</span><span class="p">(</span><span class="n">fifo_mem</span> <span class="o">+</span> <span class="p">(</span><span class="n">min</span> <span class="o">&gt;&gt;</span> <span class="mi">2</span><span class="p">),</span> <span class="n">buffer</span> <span class="o">+</span> <span class="p">(</span><span class="n">chunk_size</span> <span class="o">&gt;&gt;</span> <span class="mi">2</span><span class="p">),</span>
			    <span class="n">rest</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">vmw_fifo_slow_copy</span><span class="p">(</span><span class="k">struct</span> <span class="n">vmw_fifo_state</span> <span class="o">*</span><span class="n">fifo_state</span><span class="p">,</span>
			       <span class="n">__le32</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">fifo_mem</span><span class="p">,</span>
			       <span class="kt">uint32_t</span> <span class="n">next_cmd</span><span class="p">,</span>
			       <span class="kt">uint32_t</span> <span class="n">max</span><span class="p">,</span> <span class="kt">uint32_t</span> <span class="n">min</span><span class="p">,</span> <span class="kt">uint32_t</span> <span class="n">bytes</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="o">*</span><span class="n">buffer</span> <span class="o">=</span> <span class="p">(</span><span class="n">fifo_state</span><span class="o">-&gt;</span><span class="n">dynamic_buffer</span> <span class="o">!=</span> <span class="nb">NULL</span><span class="p">)</span> <span class="o">?</span>
	    <span class="n">fifo_state</span><span class="o">-&gt;</span><span class="n">dynamic_buffer</span> <span class="o">:</span> <span class="n">fifo_state</span><span class="o">-&gt;</span><span class="n">static_buffer</span><span class="p">;</span>

	<span class="k">while</span> <span class="p">(</span><span class="n">bytes</span> <span class="o">&gt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">iowrite32</span><span class="p">(</span><span class="o">*</span><span class="n">buffer</span><span class="o">++</span><span class="p">,</span> <span class="n">fifo_mem</span> <span class="o">+</span> <span class="p">(</span><span class="n">next_cmd</span> <span class="o">&gt;&gt;</span> <span class="mi">2</span><span class="p">));</span>
		<span class="n">next_cmd</span> <span class="o">+=</span> <span class="k">sizeof</span><span class="p">(</span><span class="kt">uint32_t</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="n">next_cmd</span> <span class="o">==</span> <span class="n">max</span><span class="p">))</span>
			<span class="n">next_cmd</span> <span class="o">=</span> <span class="n">min</span><span class="p">;</span>
		<span class="n">mb</span><span class="p">();</span>
		<span class="n">iowrite32</span><span class="p">(</span><span class="n">next_cmd</span><span class="p">,</span> <span class="n">fifo_mem</span> <span class="o">+</span> <span class="n">SVGA_FIFO_NEXT_CMD</span><span class="p">);</span>
		<span class="n">mb</span><span class="p">();</span>
		<span class="n">bytes</span> <span class="o">-=</span> <span class="k">sizeof</span><span class="p">(</span><span class="kt">uint32_t</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">vmw_fifo_commit</span><span class="p">(</span><span class="k">struct</span> <span class="n">vmw_private</span> <span class="o">*</span><span class="n">dev_priv</span><span class="p">,</span> <span class="kt">uint32_t</span> <span class="n">bytes</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">vmw_fifo_state</span> <span class="o">*</span><span class="n">fifo_state</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">fifo</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">fifo_mem</span> <span class="o">=</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">mmio_virt</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">next_cmd</span> <span class="o">=</span> <span class="n">ioread32</span><span class="p">(</span><span class="n">fifo_mem</span> <span class="o">+</span> <span class="n">SVGA_FIFO_NEXT_CMD</span><span class="p">);</span>
	<span class="kt">uint32_t</span> <span class="n">max</span> <span class="o">=</span> <span class="n">ioread32</span><span class="p">(</span><span class="n">fifo_mem</span> <span class="o">+</span> <span class="n">SVGA_FIFO_MAX</span><span class="p">);</span>
	<span class="kt">uint32_t</span> <span class="n">min</span> <span class="o">=</span> <span class="n">ioread32</span><span class="p">(</span><span class="n">fifo_mem</span> <span class="o">+</span> <span class="n">SVGA_FIFO_MIN</span><span class="p">);</span>
	<span class="n">bool</span> <span class="n">reserveable</span> <span class="o">=</span> <span class="n">fifo_state</span><span class="o">-&gt;</span><span class="n">capabilities</span> <span class="o">&amp;</span> <span class="n">SVGA_FIFO_CAP_RESERVE</span><span class="p">;</span>

	<span class="n">BUG_ON</span><span class="p">((</span><span class="n">bytes</span> <span class="o">&amp;</span> <span class="mi">3</span><span class="p">)</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">BUG_ON</span><span class="p">(</span><span class="n">bytes</span> <span class="o">&gt;</span> <span class="n">fifo_state</span><span class="o">-&gt;</span><span class="n">reserved_size</span><span class="p">);</span>

	<span class="n">fifo_state</span><span class="o">-&gt;</span><span class="n">reserved_size</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">fifo_state</span><span class="o">-&gt;</span><span class="n">using_bounce_buffer</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">reserveable</span><span class="p">)</span>
			<span class="n">vmw_fifo_res_copy</span><span class="p">(</span><span class="n">fifo_state</span><span class="p">,</span> <span class="n">fifo_mem</span><span class="p">,</span>
					  <span class="n">next_cmd</span><span class="p">,</span> <span class="n">max</span><span class="p">,</span> <span class="n">min</span><span class="p">,</span> <span class="n">bytes</span><span class="p">);</span>
		<span class="k">else</span>
			<span class="n">vmw_fifo_slow_copy</span><span class="p">(</span><span class="n">fifo_state</span><span class="p">,</span> <span class="n">fifo_mem</span><span class="p">,</span>
					   <span class="n">next_cmd</span><span class="p">,</span> <span class="n">max</span><span class="p">,</span> <span class="n">min</span><span class="p">,</span> <span class="n">bytes</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">fifo_state</span><span class="o">-&gt;</span><span class="n">dynamic_buffer</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">vfree</span><span class="p">(</span><span class="n">fifo_state</span><span class="o">-&gt;</span><span class="n">dynamic_buffer</span><span class="p">);</span>
			<span class="n">fifo_state</span><span class="o">-&gt;</span><span class="n">dynamic_buffer</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
		<span class="p">}</span>

	<span class="p">}</span>

	<span class="n">down_write</span><span class="p">(</span><span class="o">&amp;</span><span class="n">fifo_state</span><span class="o">-&gt;</span><span class="n">rwsem</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">fifo_state</span><span class="o">-&gt;</span><span class="n">using_bounce_buffer</span> <span class="o">||</span> <span class="n">reserveable</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">next_cmd</span> <span class="o">+=</span> <span class="n">bytes</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">next_cmd</span> <span class="o">&gt;=</span> <span class="n">max</span><span class="p">)</span>
			<span class="n">next_cmd</span> <span class="o">-=</span> <span class="n">max</span> <span class="o">-</span> <span class="n">min</span><span class="p">;</span>
		<span class="n">mb</span><span class="p">();</span>
		<span class="n">iowrite32</span><span class="p">(</span><span class="n">next_cmd</span><span class="p">,</span> <span class="n">fifo_mem</span> <span class="o">+</span> <span class="n">SVGA_FIFO_NEXT_CMD</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">reserveable</span><span class="p">)</span>
		<span class="n">iowrite32</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">fifo_mem</span> <span class="o">+</span> <span class="n">SVGA_FIFO_RESERVED</span><span class="p">);</span>
	<span class="n">mb</span><span class="p">();</span>
	<span class="n">up_write</span><span class="p">(</span><span class="o">&amp;</span><span class="n">fifo_state</span><span class="o">-&gt;</span><span class="n">rwsem</span><span class="p">);</span>
	<span class="n">vmw_fifo_ping_host</span><span class="p">(</span><span class="n">dev_priv</span><span class="p">,</span> <span class="n">SVGA_SYNC_GENERIC</span><span class="p">);</span>
	<span class="n">mutex_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">fifo_state</span><span class="o">-&gt;</span><span class="n">fifo_mutex</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">vmw_fifo_send_fence</span><span class="p">(</span><span class="k">struct</span> <span class="n">vmw_private</span> <span class="o">*</span><span class="n">dev_priv</span><span class="p">,</span> <span class="kt">uint32_t</span> <span class="o">*</span><span class="n">seqno</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">vmw_fifo_state</span> <span class="o">*</span><span class="n">fifo_state</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">fifo</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">svga_fifo_cmd_fence</span> <span class="o">*</span><span class="n">cmd_fence</span><span class="p">;</span>
	<span class="kt">void</span> <span class="o">*</span><span class="n">fm</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">bytes</span> <span class="o">=</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">__le32</span><span class="p">)</span> <span class="o">+</span> <span class="k">sizeof</span><span class="p">(</span><span class="o">*</span><span class="n">cmd_fence</span><span class="p">);</span>

	<span class="n">fm</span> <span class="o">=</span> <span class="n">vmw_fifo_reserve</span><span class="p">(</span><span class="n">dev_priv</span><span class="p">,</span> <span class="n">bytes</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="n">fm</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">))</span> <span class="p">{</span>
		<span class="o">*</span><span class="n">seqno</span> <span class="o">=</span> <span class="n">atomic_read</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">marker_seq</span><span class="p">);</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
		<span class="p">(</span><span class="kt">void</span><span class="p">)</span><span class="n">vmw_fallback_wait</span><span class="p">(</span><span class="n">dev_priv</span><span class="p">,</span> <span class="nb">false</span><span class="p">,</span> <span class="nb">true</span><span class="p">,</span> <span class="o">*</span><span class="n">seqno</span><span class="p">,</span>
					<span class="nb">false</span><span class="p">,</span> <span class="mi">3</span><span class="o">*</span><span class="n">HZ</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">out_err</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">do</span> <span class="p">{</span>
		<span class="o">*</span><span class="n">seqno</span> <span class="o">=</span> <span class="n">atomic_add_return</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">marker_seq</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">while</span> <span class="p">(</span><span class="o">*</span><span class="n">seqno</span> <span class="o">==</span> <span class="mi">0</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">fifo_state</span><span class="o">-&gt;</span><span class="n">capabilities</span> <span class="o">&amp;</span> <span class="n">SVGA_FIFO_CAP_FENCE</span><span class="p">))</span> <span class="p">{</span>

		<span class="cm">/*</span>
<span class="cm">		 * Don&#39;t request hardware to send a fence. The</span>
<span class="cm">		 * waiting code in vmwgfx_irq.c will emulate this.</span>
<span class="cm">		 */</span>

		<span class="n">vmw_fifo_commit</span><span class="p">(</span><span class="n">dev_priv</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="o">*</span><span class="p">(</span><span class="n">__le32</span> <span class="o">*</span><span class="p">)</span> <span class="n">fm</span> <span class="o">=</span> <span class="n">cpu_to_le32</span><span class="p">(</span><span class="n">SVGA_CMD_FENCE</span><span class="p">);</span>
	<span class="n">cmd_fence</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">svga_fifo_cmd_fence</span> <span class="o">*</span><span class="p">)</span>
	    <span class="p">((</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span><span class="n">fm</span> <span class="o">+</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">__le32</span><span class="p">));</span>

	<span class="n">iowrite32</span><span class="p">(</span><span class="o">*</span><span class="n">seqno</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">cmd_fence</span><span class="o">-&gt;</span><span class="n">fence</span><span class="p">);</span>
	<span class="n">vmw_fifo_commit</span><span class="p">(</span><span class="n">dev_priv</span><span class="p">,</span> <span class="n">bytes</span><span class="p">);</span>
	<span class="p">(</span><span class="kt">void</span><span class="p">)</span> <span class="n">vmw_marker_push</span><span class="p">(</span><span class="o">&amp;</span><span class="n">fifo_state</span><span class="o">-&gt;</span><span class="n">marker_queue</span><span class="p">,</span> <span class="o">*</span><span class="n">seqno</span><span class="p">);</span>
	<span class="n">vmw_update_seqno</span><span class="p">(</span><span class="n">dev_priv</span><span class="p">,</span> <span class="n">fifo_state</span><span class="p">);</span>

<span class="nl">out_err:</span>
	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * vmw_fifo_emit_dummy_query - emits a dummy query to the fifo.</span>
<span class="cm"> *</span>
<span class="cm"> * @dev_priv: The device private structure.</span>
<span class="cm"> * @cid: The hardware context id used for the query.</span>
<span class="cm"> *</span>
<span class="cm"> * This function is used to emit a dummy occlusion query with</span>
<span class="cm"> * no primitives rendered between query begin and query end.</span>
<span class="cm"> * It&#39;s used to provide a query barrier, in order to know that when</span>
<span class="cm"> * this query is finished, all preceding queries are also finished.</span>
<span class="cm"> *</span>
<span class="cm"> * A Query results structure should have been initialized at the start</span>
<span class="cm"> * of the dev_priv-&gt;dummy_query_bo buffer object. And that buffer object</span>
<span class="cm"> * must also be either reserved or pinned when this function is called.</span>
<span class="cm"> *</span>
<span class="cm"> * Returns -ENOMEM on failure to reserve fifo space.</span>
<span class="cm"> */</span>
<span class="kt">int</span> <span class="nf">vmw_fifo_emit_dummy_query</span><span class="p">(</span><span class="k">struct</span> <span class="n">vmw_private</span> <span class="o">*</span><span class="n">dev_priv</span><span class="p">,</span>
			      <span class="kt">uint32_t</span> <span class="n">cid</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/*</span>
<span class="cm">	 * A query wait without a preceding query end will</span>
<span class="cm">	 * actually finish all queries for this cid</span>
<span class="cm">	 * without writing to the query result structure.</span>
<span class="cm">	 */</span>

	<span class="k">struct</span> <span class="n">ttm_buffer_object</span> <span class="o">*</span><span class="n">bo</span> <span class="o">=</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">dummy_query_bo</span><span class="p">;</span>
	<span class="k">struct</span> <span class="p">{</span>
		<span class="n">SVGA3dCmdHeader</span> <span class="n">header</span><span class="p">;</span>
		<span class="n">SVGA3dCmdWaitForQuery</span> <span class="n">body</span><span class="p">;</span>
	<span class="p">}</span> <span class="o">*</span><span class="n">cmd</span><span class="p">;</span>

	<span class="n">cmd</span> <span class="o">=</span> <span class="n">vmw_fifo_reserve</span><span class="p">(</span><span class="n">dev_priv</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="o">*</span><span class="n">cmd</span><span class="p">));</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="n">cmd</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;Out of fifo space for dummy query.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">cmd</span><span class="o">-&gt;</span><span class="n">header</span><span class="p">.</span><span class="n">id</span> <span class="o">=</span> <span class="n">SVGA_3D_CMD_WAIT_FOR_QUERY</span><span class="p">;</span>
	<span class="n">cmd</span><span class="o">-&gt;</span><span class="n">header</span><span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">cmd</span><span class="o">-&gt;</span><span class="n">body</span><span class="p">);</span>
	<span class="n">cmd</span><span class="o">-&gt;</span><span class="n">body</span><span class="p">.</span><span class="n">cid</span> <span class="o">=</span> <span class="n">cid</span><span class="p">;</span>
	<span class="n">cmd</span><span class="o">-&gt;</span><span class="n">body</span><span class="p">.</span><span class="n">type</span> <span class="o">=</span> <span class="n">SVGA3D_QUERYTYPE_OCCLUSION</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">bo</span><span class="o">-&gt;</span><span class="n">mem</span><span class="p">.</span><span class="n">mem_type</span> <span class="o">==</span> <span class="n">TTM_PL_VRAM</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">cmd</span><span class="o">-&gt;</span><span class="n">body</span><span class="p">.</span><span class="n">guestResult</span><span class="p">.</span><span class="n">gmrId</span> <span class="o">=</span> <span class="n">SVGA_GMR_FRAMEBUFFER</span><span class="p">;</span>
		<span class="n">cmd</span><span class="o">-&gt;</span><span class="n">body</span><span class="p">.</span><span class="n">guestResult</span><span class="p">.</span><span class="n">offset</span> <span class="o">=</span> <span class="n">bo</span><span class="o">-&gt;</span><span class="n">offset</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">cmd</span><span class="o">-&gt;</span><span class="n">body</span><span class="p">.</span><span class="n">guestResult</span><span class="p">.</span><span class="n">gmrId</span> <span class="o">=</span> <span class="n">bo</span><span class="o">-&gt;</span><span class="n">mem</span><span class="p">.</span><span class="n">start</span><span class="p">;</span>
		<span class="n">cmd</span><span class="o">-&gt;</span><span class="n">body</span><span class="p">.</span><span class="n">guestResult</span><span class="p">.</span><span class="n">offset</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">vmw_fifo_commit</span><span class="p">(</span><span class="n">dev_priv</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="o">*</span><span class="n">cmd</span><span class="p">));</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
