ARM GAS  /tmp/ccuWOMvw.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"stm32f4xx_pwr.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.PWR_DeInit,"ax",%progbits
  20              		.align	1
  21              		.global	PWR_DeInit
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	PWR_DeInit:
  27              	.LFB123:
  28              		.file 1 "platform/driver/src/stm32f4xx_pwr.c"
   1:platform/driver/src/stm32f4xx_pwr.c **** /**
   2:platform/driver/src/stm32f4xx_pwr.c ****   ******************************************************************************
   3:platform/driver/src/stm32f4xx_pwr.c ****   * @file    stm32f4xx_pwr.c
   4:platform/driver/src/stm32f4xx_pwr.c ****   * @author  MCD Application Team
   5:platform/driver/src/stm32f4xx_pwr.c ****   * @version V1.8.1
   6:platform/driver/src/stm32f4xx_pwr.c ****   * @date    27-January-2022
   7:platform/driver/src/stm32f4xx_pwr.c ****   * @brief   This file provides firmware functions to manage the following 
   8:platform/driver/src/stm32f4xx_pwr.c ****   *          functionalities of the Power Controller (PWR) peripheral:           
   9:platform/driver/src/stm32f4xx_pwr.c ****   *           + Backup Domain Access
  10:platform/driver/src/stm32f4xx_pwr.c ****   *           + PVD configuration
  11:platform/driver/src/stm32f4xx_pwr.c ****   *           + WakeUp pin configuration
  12:platform/driver/src/stm32f4xx_pwr.c ****   *           + Main and Backup Regulators configuration
  13:platform/driver/src/stm32f4xx_pwr.c ****   *           + FLASH Power Down configuration
  14:platform/driver/src/stm32f4xx_pwr.c ****   *           + Low Power modes configuration
  15:platform/driver/src/stm32f4xx_pwr.c ****   *           + Flags management
  16:platform/driver/src/stm32f4xx_pwr.c ****   *               
  17:platform/driver/src/stm32f4xx_pwr.c ****   ******************************************************************************
  18:platform/driver/src/stm32f4xx_pwr.c ****   * @attention
  19:platform/driver/src/stm32f4xx_pwr.c ****   *
  20:platform/driver/src/stm32f4xx_pwr.c ****   * Copyright (c) 2016 STMicroelectronics.
  21:platform/driver/src/stm32f4xx_pwr.c ****   * All rights reserved.
  22:platform/driver/src/stm32f4xx_pwr.c ****   *
  23:platform/driver/src/stm32f4xx_pwr.c ****   * This software is licensed under terms that can be found in the LICENSE file
  24:platform/driver/src/stm32f4xx_pwr.c ****   * in the root directory of this software component.
  25:platform/driver/src/stm32f4xx_pwr.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  26:platform/driver/src/stm32f4xx_pwr.c ****   *
  27:platform/driver/src/stm32f4xx_pwr.c ****   ******************************************************************************
  28:platform/driver/src/stm32f4xx_pwr.c ****   */
  29:platform/driver/src/stm32f4xx_pwr.c **** 
  30:platform/driver/src/stm32f4xx_pwr.c **** /* Includes ------------------------------------------------------------------*/
ARM GAS  /tmp/ccuWOMvw.s 			page 2


  31:platform/driver/src/stm32f4xx_pwr.c **** #include "stm32f4xx_pwr.h"
  32:platform/driver/src/stm32f4xx_pwr.c **** #include "stm32f4xx_rcc.h"
  33:platform/driver/src/stm32f4xx_pwr.c **** 
  34:platform/driver/src/stm32f4xx_pwr.c **** /** @addtogroup STM32F4xx_StdPeriph_Driver
  35:platform/driver/src/stm32f4xx_pwr.c ****   * @{
  36:platform/driver/src/stm32f4xx_pwr.c ****   */
  37:platform/driver/src/stm32f4xx_pwr.c **** 
  38:platform/driver/src/stm32f4xx_pwr.c **** /** @defgroup PWR 
  39:platform/driver/src/stm32f4xx_pwr.c ****   * @brief PWR driver modules
  40:platform/driver/src/stm32f4xx_pwr.c ****   * @{
  41:platform/driver/src/stm32f4xx_pwr.c ****   */ 
  42:platform/driver/src/stm32f4xx_pwr.c **** 
  43:platform/driver/src/stm32f4xx_pwr.c **** /* Private typedef -----------------------------------------------------------*/
  44:platform/driver/src/stm32f4xx_pwr.c **** /* Private define ------------------------------------------------------------*/
  45:platform/driver/src/stm32f4xx_pwr.c **** /* --------- PWR registers bit address in the alias region ---------- */
  46:platform/driver/src/stm32f4xx_pwr.c **** #define PWR_OFFSET               (PWR_BASE - PERIPH_BASE)
  47:platform/driver/src/stm32f4xx_pwr.c **** 
  48:platform/driver/src/stm32f4xx_pwr.c **** /* --- CR Register ---*/
  49:platform/driver/src/stm32f4xx_pwr.c **** 
  50:platform/driver/src/stm32f4xx_pwr.c **** /* Alias word address of DBP bit */
  51:platform/driver/src/stm32f4xx_pwr.c **** #define CR_OFFSET                (PWR_OFFSET + 0x00)
  52:platform/driver/src/stm32f4xx_pwr.c **** #define DBP_BitNumber            0x08
  53:platform/driver/src/stm32f4xx_pwr.c **** #define CR_DBP_BB                (PERIPH_BB_BASE + (CR_OFFSET * 32) + (DBP_BitNumber * 4))
  54:platform/driver/src/stm32f4xx_pwr.c **** 
  55:platform/driver/src/stm32f4xx_pwr.c **** /* Alias word address of PVDE bit */
  56:platform/driver/src/stm32f4xx_pwr.c **** #define PVDE_BitNumber           0x04
  57:platform/driver/src/stm32f4xx_pwr.c **** #define CR_PVDE_BB               (PERIPH_BB_BASE + (CR_OFFSET * 32) + (PVDE_BitNumber * 4))
  58:platform/driver/src/stm32f4xx_pwr.c **** 
  59:platform/driver/src/stm32f4xx_pwr.c **** /* Alias word address of FPDS bit */
  60:platform/driver/src/stm32f4xx_pwr.c **** #define FPDS_BitNumber           0x09
  61:platform/driver/src/stm32f4xx_pwr.c **** #define CR_FPDS_BB               (PERIPH_BB_BASE + (CR_OFFSET * 32) + (FPDS_BitNumber * 4))
  62:platform/driver/src/stm32f4xx_pwr.c **** 
  63:platform/driver/src/stm32f4xx_pwr.c **** /* Alias word address of PMODE bit */
  64:platform/driver/src/stm32f4xx_pwr.c **** #define PMODE_BitNumber           0x0E
  65:platform/driver/src/stm32f4xx_pwr.c **** #define CR_PMODE_BB               (PERIPH_BB_BASE + (CR_OFFSET * 32) + (PMODE_BitNumber * 4))
  66:platform/driver/src/stm32f4xx_pwr.c **** 
  67:platform/driver/src/stm32f4xx_pwr.c **** /* Alias word address of ODEN bit */
  68:platform/driver/src/stm32f4xx_pwr.c **** #define ODEN_BitNumber           0x10
  69:platform/driver/src/stm32f4xx_pwr.c **** #define CR_ODEN_BB               (PERIPH_BB_BASE + (CR_OFFSET * 32) + (ODEN_BitNumber * 4))
  70:platform/driver/src/stm32f4xx_pwr.c **** 
  71:platform/driver/src/stm32f4xx_pwr.c **** /* Alias word address of ODSWEN bit */
  72:platform/driver/src/stm32f4xx_pwr.c **** #define ODSWEN_BitNumber         0x11
  73:platform/driver/src/stm32f4xx_pwr.c **** #define CR_ODSWEN_BB             (PERIPH_BB_BASE + (CR_OFFSET * 32) + (ODSWEN_BitNumber * 4))
  74:platform/driver/src/stm32f4xx_pwr.c **** 
  75:platform/driver/src/stm32f4xx_pwr.c **** #if defined(STM32F427_437xx) || defined(STM32F429_439xx) || defined(STM32F446xx)
  76:platform/driver/src/stm32f4xx_pwr.c **** /* Alias word address of MRUDS bit */
  77:platform/driver/src/stm32f4xx_pwr.c **** #define MRUDS_BitNumber         0x0B
  78:platform/driver/src/stm32f4xx_pwr.c **** #define CR_MRUDS_BB             (PERIPH_BB_BASE + (CR_OFFSET * 32) + (MRUDS_BitNumber * 4))
  79:platform/driver/src/stm32f4xx_pwr.c **** 
  80:platform/driver/src/stm32f4xx_pwr.c **** /* Alias word address of LPUDS bit */
  81:platform/driver/src/stm32f4xx_pwr.c **** #define LPUDS_BitNumber         0x0A
  82:platform/driver/src/stm32f4xx_pwr.c **** #define CR_LPUDS_BB             (PERIPH_BB_BASE + (CR_OFFSET * 32) + (LPUDS_BitNumber * 4))
  83:platform/driver/src/stm32f4xx_pwr.c **** #endif /* STM32F427_437xx || STM32F429_439xx || STM32F446xx */
  84:platform/driver/src/stm32f4xx_pwr.c **** 
  85:platform/driver/src/stm32f4xx_pwr.c **** #if defined(STM32F401xx) || defined(STM32F410xx) || defined(STM32F411xE) || defined(STM32F412xG) ||
  86:platform/driver/src/stm32f4xx_pwr.c **** /* Alias word address of MRLVDS bit */
  87:platform/driver/src/stm32f4xx_pwr.c **** #define MRLVDS_BitNumber         0x0B
ARM GAS  /tmp/ccuWOMvw.s 			page 3


  88:platform/driver/src/stm32f4xx_pwr.c **** #define CR_MRLVDS_BB             (PERIPH_BB_BASE + (CR_OFFSET * 32) + (MRLVDS_BitNumber * 4))
  89:platform/driver/src/stm32f4xx_pwr.c **** 
  90:platform/driver/src/stm32f4xx_pwr.c **** /* Alias word address of LPLVDS bit */
  91:platform/driver/src/stm32f4xx_pwr.c **** #define LPLVDS_BitNumber         0x0A
  92:platform/driver/src/stm32f4xx_pwr.c **** #define CR_LPLVDS_BB             (PERIPH_BB_BASE + (CR_OFFSET * 32) + (LPLVDS_BitNumber * 4))
  93:platform/driver/src/stm32f4xx_pwr.c **** #endif /* STM32F401xx || STM32F410xx || STM32F411xE || STM32F412xG || STM32F413_423xx */
  94:platform/driver/src/stm32f4xx_pwr.c **** 
  95:platform/driver/src/stm32f4xx_pwr.c **** /* --- CSR Register ---*/
  96:platform/driver/src/stm32f4xx_pwr.c **** #if defined(STM32F40_41xxx) || defined(STM32F427_437xx) || defined(STM32F429_439xx) || defined(STM3
  97:platform/driver/src/stm32f4xx_pwr.c **** /* Alias word address of EWUP bit */
  98:platform/driver/src/stm32f4xx_pwr.c **** #define CSR_OFFSET               (PWR_OFFSET + 0x04)
  99:platform/driver/src/stm32f4xx_pwr.c **** #define EWUP_BitNumber           0x08
 100:platform/driver/src/stm32f4xx_pwr.c **** #define CSR_EWUP_BB              (PERIPH_BB_BASE + (CSR_OFFSET * 32) + (EWUP_BitNumber * 4))
 101:platform/driver/src/stm32f4xx_pwr.c **** #endif /* STM32F40_41xxx || STM32F427_437xx || STM32F429_439xx || STM32F401xx || STM32F410xx || STM
 102:platform/driver/src/stm32f4xx_pwr.c **** 
 103:platform/driver/src/stm32f4xx_pwr.c **** #if defined(STM32F410xx) || defined(STM32F412xG) || defined(STM32F413_423xx) || defined(STM32F446xx
 104:platform/driver/src/stm32f4xx_pwr.c **** /* Alias word address of EWUP2 bit */
 105:platform/driver/src/stm32f4xx_pwr.c **** #define CSR_OFFSET               (PWR_OFFSET + 0x04)
 106:platform/driver/src/stm32f4xx_pwr.c **** #define EWUP1_BitNumber           0x08
 107:platform/driver/src/stm32f4xx_pwr.c **** #define CSR_EWUP1_BB              (PERIPH_BB_BASE + (CSR_OFFSET * 32) + (EWUP1_BitNumber * 4))
 108:platform/driver/src/stm32f4xx_pwr.c **** #define EWUP2_BitNumber           0x07
 109:platform/driver/src/stm32f4xx_pwr.c **** #define CSR_EWUP2_BB              (PERIPH_BB_BASE + (CSR_OFFSET * 32) + (EWUP2_BitNumber * 4))
 110:platform/driver/src/stm32f4xx_pwr.c **** #if defined(STM32F410xx) || defined(STM32F412xG) || defined(STM32F413_423xx)
 111:platform/driver/src/stm32f4xx_pwr.c **** #define EWUP3_BitNumber           0x06
 112:platform/driver/src/stm32f4xx_pwr.c **** #define CSR_EWUP3_BB              (PERIPH_BB_BASE + (CSR_OFFSET * 32) + (EWUP2_BitNumber * 4))
 113:platform/driver/src/stm32f4xx_pwr.c **** #endif /* STM32F410xx || STM32F412xG || STM32F413_423xx */
 114:platform/driver/src/stm32f4xx_pwr.c **** #endif /* STM32F410xx || STM32F412xG || STM32F413_423xx || STM32F446xx */
 115:platform/driver/src/stm32f4xx_pwr.c **** 
 116:platform/driver/src/stm32f4xx_pwr.c **** /* Alias word address of BRE bit */
 117:platform/driver/src/stm32f4xx_pwr.c **** #define BRE_BitNumber            0x09
 118:platform/driver/src/stm32f4xx_pwr.c **** #define CSR_BRE_BB              (PERIPH_BB_BASE + (CSR_OFFSET * 32) + (BRE_BitNumber * 4))
 119:platform/driver/src/stm32f4xx_pwr.c **** 
 120:platform/driver/src/stm32f4xx_pwr.c **** /* ------------------ PWR registers bit mask ------------------------ */
 121:platform/driver/src/stm32f4xx_pwr.c **** 
 122:platform/driver/src/stm32f4xx_pwr.c **** /* CR register bit mask */
 123:platform/driver/src/stm32f4xx_pwr.c **** #define CR_DS_MASK               ((uint32_t)0xFFFFF3FC)
 124:platform/driver/src/stm32f4xx_pwr.c **** #define CR_PLS_MASK              ((uint32_t)0xFFFFFF1F)
 125:platform/driver/src/stm32f4xx_pwr.c **** #define CR_VOS_MASK              ((uint32_t)0xFFFF3FFF)
 126:platform/driver/src/stm32f4xx_pwr.c **** 
 127:platform/driver/src/stm32f4xx_pwr.c **** /* Private macro -------------------------------------------------------------*/
 128:platform/driver/src/stm32f4xx_pwr.c **** /* Private variables ---------------------------------------------------------*/
 129:platform/driver/src/stm32f4xx_pwr.c **** /* Private function prototypes -----------------------------------------------*/
 130:platform/driver/src/stm32f4xx_pwr.c **** /* Private functions ---------------------------------------------------------*/
 131:platform/driver/src/stm32f4xx_pwr.c **** 
 132:platform/driver/src/stm32f4xx_pwr.c **** /** @defgroup PWR_Private_Functions
 133:platform/driver/src/stm32f4xx_pwr.c ****   * @{
 134:platform/driver/src/stm32f4xx_pwr.c ****   */
 135:platform/driver/src/stm32f4xx_pwr.c **** 
 136:platform/driver/src/stm32f4xx_pwr.c **** /** @defgroup PWR_Group1 Backup Domain Access function 
 137:platform/driver/src/stm32f4xx_pwr.c ****   *  @brief   Backup Domain Access function  
 138:platform/driver/src/stm32f4xx_pwr.c ****   *
 139:platform/driver/src/stm32f4xx_pwr.c **** @verbatim   
 140:platform/driver/src/stm32f4xx_pwr.c ****  ===============================================================================
 141:platform/driver/src/stm32f4xx_pwr.c ****                   ##### Backup Domain Access function #####
 142:platform/driver/src/stm32f4xx_pwr.c ****  ===============================================================================  
 143:platform/driver/src/stm32f4xx_pwr.c ****     [..]
 144:platform/driver/src/stm32f4xx_pwr.c ****       After reset, the backup domain (RTC registers, RTC backup data 
ARM GAS  /tmp/ccuWOMvw.s 			page 4


 145:platform/driver/src/stm32f4xx_pwr.c ****       registers and backup SRAM) is protected against possible unwanted 
 146:platform/driver/src/stm32f4xx_pwr.c ****       write accesses. 
 147:platform/driver/src/stm32f4xx_pwr.c ****       To enable access to the RTC Domain and RTC registers, proceed as follows:
 148:platform/driver/src/stm32f4xx_pwr.c ****         (+) Enable the Power Controller (PWR) APB1 interface clock using the
 149:platform/driver/src/stm32f4xx_pwr.c ****             RCC_APB1PeriphClockCmd() function.
 150:platform/driver/src/stm32f4xx_pwr.c ****         (+) Enable access to RTC domain using the PWR_BackupAccessCmd() function.
 151:platform/driver/src/stm32f4xx_pwr.c **** 
 152:platform/driver/src/stm32f4xx_pwr.c **** @endverbatim
 153:platform/driver/src/stm32f4xx_pwr.c ****   * @{
 154:platform/driver/src/stm32f4xx_pwr.c ****   */
 155:platform/driver/src/stm32f4xx_pwr.c **** 
 156:platform/driver/src/stm32f4xx_pwr.c **** /**
 157:platform/driver/src/stm32f4xx_pwr.c ****   * @brief  Deinitializes the PWR peripheral registers to their default reset values.     
 158:platform/driver/src/stm32f4xx_pwr.c ****   * @param  None
 159:platform/driver/src/stm32f4xx_pwr.c ****   * @retval None
 160:platform/driver/src/stm32f4xx_pwr.c ****   */
 161:platform/driver/src/stm32f4xx_pwr.c **** void PWR_DeInit(void)
 162:platform/driver/src/stm32f4xx_pwr.c **** {
  29              		.loc 1 162 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 08B5     		push	{r3, lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 8
  36              		.cfi_offset 3, -8
  37              		.cfi_offset 14, -4
 163:platform/driver/src/stm32f4xx_pwr.c ****   RCC_APB1PeriphResetCmd(RCC_APB1Periph_PWR, ENABLE);
  38              		.loc 1 163 3 view .LVU1
  39 0002 0121     		movs	r1, #1
  40 0004 4FF08050 		mov	r0, #268435456
  41 0008 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
  42              	.LVL0:
 164:platform/driver/src/stm32f4xx_pwr.c ****   RCC_APB1PeriphResetCmd(RCC_APB1Periph_PWR, DISABLE);
  43              		.loc 1 164 3 view .LVU2
  44 000c 0021     		movs	r1, #0
  45 000e 4FF08050 		mov	r0, #268435456
  46 0012 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
  47              	.LVL1:
 165:platform/driver/src/stm32f4xx_pwr.c **** }
  48              		.loc 1 165 1 is_stmt 0 view .LVU3
  49 0016 08BD     		pop	{r3, pc}
  50              		.cfi_endproc
  51              	.LFE123:
  53              		.section	.text.PWR_BackupAccessCmd,"ax",%progbits
  54              		.align	1
  55              		.global	PWR_BackupAccessCmd
  56              		.syntax unified
  57              		.thumb
  58              		.thumb_func
  60              	PWR_BackupAccessCmd:
  61              	.LVL2:
  62              	.LFB124:
 166:platform/driver/src/stm32f4xx_pwr.c **** 
 167:platform/driver/src/stm32f4xx_pwr.c **** /**
 168:platform/driver/src/stm32f4xx_pwr.c ****   * @brief  Enables or disables access to the backup domain (RTC registers, RTC 
 169:platform/driver/src/stm32f4xx_pwr.c ****   *         backup data registers and backup SRAM).
ARM GAS  /tmp/ccuWOMvw.s 			page 5


 170:platform/driver/src/stm32f4xx_pwr.c ****   * @note   If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
 171:platform/driver/src/stm32f4xx_pwr.c ****   *         Backup Domain Access should be kept enabled.
 172:platform/driver/src/stm32f4xx_pwr.c ****   * @param  NewState: new state of the access to the backup domain.
 173:platform/driver/src/stm32f4xx_pwr.c ****   *          This parameter can be: ENABLE or DISABLE.
 174:platform/driver/src/stm32f4xx_pwr.c ****   * @retval None
 175:platform/driver/src/stm32f4xx_pwr.c ****   */
 176:platform/driver/src/stm32f4xx_pwr.c **** void PWR_BackupAccessCmd(FunctionalState NewState)
 177:platform/driver/src/stm32f4xx_pwr.c **** {
  63              		.loc 1 177 1 is_stmt 1 view -0
  64              		.cfi_startproc
  65              		@ args = 0, pretend = 0, frame = 0
  66              		@ frame_needed = 0, uses_anonymous_args = 0
  67              		@ link register save eliminated.
 178:platform/driver/src/stm32f4xx_pwr.c ****   /* Check the parameters */
 179:platform/driver/src/stm32f4xx_pwr.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
  68              		.loc 1 179 3 view .LVU5
 180:platform/driver/src/stm32f4xx_pwr.c ****   
 181:platform/driver/src/stm32f4xx_pwr.c ****   *(__IO uint32_t *) CR_DBP_BB = (uint32_t)NewState;
  69              		.loc 1 181 3 view .LVU6
  70              		.loc 1 181 32 is_stmt 0 view .LVU7
  71 0000 014B     		ldr	r3, .L4
  72 0002 1862     		str	r0, [r3, #32]
 182:platform/driver/src/stm32f4xx_pwr.c **** }
  73              		.loc 1 182 1 view .LVU8
  74 0004 7047     		bx	lr
  75              	.L5:
  76 0006 00BF     		.align	2
  77              	.L4:
  78 0008 00000E42 		.word	1108213760
  79              		.cfi_endproc
  80              	.LFE124:
  82              		.section	.text.PWR_PVDLevelConfig,"ax",%progbits
  83              		.align	1
  84              		.global	PWR_PVDLevelConfig
  85              		.syntax unified
  86              		.thumb
  87              		.thumb_func
  89              	PWR_PVDLevelConfig:
  90              	.LVL3:
  91              	.LFB125:
 183:platform/driver/src/stm32f4xx_pwr.c **** 
 184:platform/driver/src/stm32f4xx_pwr.c **** /**
 185:platform/driver/src/stm32f4xx_pwr.c ****   * @}
 186:platform/driver/src/stm32f4xx_pwr.c ****   */
 187:platform/driver/src/stm32f4xx_pwr.c **** 
 188:platform/driver/src/stm32f4xx_pwr.c **** /** @defgroup PWR_Group2 PVD configuration functions
 189:platform/driver/src/stm32f4xx_pwr.c ****   *  @brief   PVD configuration functions 
 190:platform/driver/src/stm32f4xx_pwr.c ****   *
 191:platform/driver/src/stm32f4xx_pwr.c **** @verbatim   
 192:platform/driver/src/stm32f4xx_pwr.c ****  ===============================================================================
 193:platform/driver/src/stm32f4xx_pwr.c ****                     ##### PVD configuration functions #####
 194:platform/driver/src/stm32f4xx_pwr.c ****  ===============================================================================  
 195:platform/driver/src/stm32f4xx_pwr.c ****     [..]
 196:platform/driver/src/stm32f4xx_pwr.c ****       (+) The PVD is used to monitor the VDD power supply by comparing it to a 
 197:platform/driver/src/stm32f4xx_pwr.c ****           threshold selected by the PVD Level (PLS[2:0] bits in the PWR_CR).
 198:platform/driver/src/stm32f4xx_pwr.c ****       (+) A PVDO flag is available to indicate if VDD/VDDA is higher or lower 
 199:platform/driver/src/stm32f4xx_pwr.c ****           than the PVD threshold. This event is internally connected to the EXTI 
ARM GAS  /tmp/ccuWOMvw.s 			page 6


 200:platform/driver/src/stm32f4xx_pwr.c ****           line16 and can generate an interrupt if enabled through the EXTI registers.
 201:platform/driver/src/stm32f4xx_pwr.c ****       (+) The PVD is stopped in Standby mode.
 202:platform/driver/src/stm32f4xx_pwr.c **** 
 203:platform/driver/src/stm32f4xx_pwr.c **** @endverbatim
 204:platform/driver/src/stm32f4xx_pwr.c ****   * @{
 205:platform/driver/src/stm32f4xx_pwr.c ****   */
 206:platform/driver/src/stm32f4xx_pwr.c **** 
 207:platform/driver/src/stm32f4xx_pwr.c **** /**
 208:platform/driver/src/stm32f4xx_pwr.c ****   * @brief  Configures the voltage threshold detected by the Power Voltage Detector(PVD).
 209:platform/driver/src/stm32f4xx_pwr.c ****   * @param  PWR_PVDLevel: specifies the PVD detection level
 210:platform/driver/src/stm32f4xx_pwr.c ****   *          This parameter can be one of the following values:
 211:platform/driver/src/stm32f4xx_pwr.c ****   *            @arg PWR_PVDLevel_0
 212:platform/driver/src/stm32f4xx_pwr.c ****   *            @arg PWR_PVDLevel_1
 213:platform/driver/src/stm32f4xx_pwr.c ****   *            @arg PWR_PVDLevel_2
 214:platform/driver/src/stm32f4xx_pwr.c ****   *            @arg PWR_PVDLevel_3
 215:platform/driver/src/stm32f4xx_pwr.c ****   *            @arg PWR_PVDLevel_4
 216:platform/driver/src/stm32f4xx_pwr.c ****   *            @arg PWR_PVDLevel_5
 217:platform/driver/src/stm32f4xx_pwr.c ****   *            @arg PWR_PVDLevel_6
 218:platform/driver/src/stm32f4xx_pwr.c ****   *            @arg PWR_PVDLevel_7
 219:platform/driver/src/stm32f4xx_pwr.c ****   * @note   Refer to the electrical characteristics of your device datasheet for
 220:platform/driver/src/stm32f4xx_pwr.c ****   *         more details about the voltage threshold corresponding to each 
 221:platform/driver/src/stm32f4xx_pwr.c ****   *         detection level.
 222:platform/driver/src/stm32f4xx_pwr.c ****   * @retval None
 223:platform/driver/src/stm32f4xx_pwr.c ****   */
 224:platform/driver/src/stm32f4xx_pwr.c **** void PWR_PVDLevelConfig(uint32_t PWR_PVDLevel)
 225:platform/driver/src/stm32f4xx_pwr.c **** {
  92              		.loc 1 225 1 is_stmt 1 view -0
  93              		.cfi_startproc
  94              		@ args = 0, pretend = 0, frame = 0
  95              		@ frame_needed = 0, uses_anonymous_args = 0
  96              		@ link register save eliminated.
 226:platform/driver/src/stm32f4xx_pwr.c ****   uint32_t tmpreg = 0;
  97              		.loc 1 226 3 view .LVU10
 227:platform/driver/src/stm32f4xx_pwr.c ****   
 228:platform/driver/src/stm32f4xx_pwr.c ****   /* Check the parameters */
 229:platform/driver/src/stm32f4xx_pwr.c ****   assert_param(IS_PWR_PVD_LEVEL(PWR_PVDLevel));
  98              		.loc 1 229 3 view .LVU11
 230:platform/driver/src/stm32f4xx_pwr.c ****   
 231:platform/driver/src/stm32f4xx_pwr.c ****   tmpreg = PWR->CR;
  99              		.loc 1 231 3 view .LVU12
 100              		.loc 1 231 10 is_stmt 0 view .LVU13
 101 0000 034A     		ldr	r2, .L7
 102 0002 1368     		ldr	r3, [r2]
 103              	.LVL4:
 232:platform/driver/src/stm32f4xx_pwr.c ****   
 233:platform/driver/src/stm32f4xx_pwr.c ****   /* Clear PLS[7:5] bits */
 234:platform/driver/src/stm32f4xx_pwr.c ****   tmpreg &= CR_PLS_MASK;
 104              		.loc 1 234 3 is_stmt 1 view .LVU14
 105              		.loc 1 234 10 is_stmt 0 view .LVU15
 106 0004 23F0E003 		bic	r3, r3, #224
 107              	.LVL5:
 235:platform/driver/src/stm32f4xx_pwr.c ****   
 236:platform/driver/src/stm32f4xx_pwr.c ****   /* Set PLS[7:5] bits according to PWR_PVDLevel value */
 237:platform/driver/src/stm32f4xx_pwr.c ****   tmpreg |= PWR_PVDLevel;
 108              		.loc 1 237 3 is_stmt 1 view .LVU16
 109              		.loc 1 237 10 is_stmt 0 view .LVU17
 110 0008 0343     		orrs	r3, r3, r0
ARM GAS  /tmp/ccuWOMvw.s 			page 7


 111              	.LVL6:
 238:platform/driver/src/stm32f4xx_pwr.c ****   
 239:platform/driver/src/stm32f4xx_pwr.c ****   /* Store the new value */
 240:platform/driver/src/stm32f4xx_pwr.c ****   PWR->CR = tmpreg;
 112              		.loc 1 240 3 is_stmt 1 view .LVU18
 113              		.loc 1 240 11 is_stmt 0 view .LVU19
 114 000a 1360     		str	r3, [r2]
 241:platform/driver/src/stm32f4xx_pwr.c **** }
 115              		.loc 1 241 1 view .LVU20
 116 000c 7047     		bx	lr
 117              	.L8:
 118 000e 00BF     		.align	2
 119              	.L7:
 120 0010 00700040 		.word	1073770496
 121              		.cfi_endproc
 122              	.LFE125:
 124              		.section	.text.PWR_PVDCmd,"ax",%progbits
 125              		.align	1
 126              		.global	PWR_PVDCmd
 127              		.syntax unified
 128              		.thumb
 129              		.thumb_func
 131              	PWR_PVDCmd:
 132              	.LVL7:
 133              	.LFB126:
 242:platform/driver/src/stm32f4xx_pwr.c **** 
 243:platform/driver/src/stm32f4xx_pwr.c **** /**
 244:platform/driver/src/stm32f4xx_pwr.c ****   * @brief  Enables or disables the Power Voltage Detector(PVD).
 245:platform/driver/src/stm32f4xx_pwr.c ****   * @param  NewState: new state of the PVD.
 246:platform/driver/src/stm32f4xx_pwr.c ****   *         This parameter can be: ENABLE or DISABLE.
 247:platform/driver/src/stm32f4xx_pwr.c ****   * @retval None
 248:platform/driver/src/stm32f4xx_pwr.c ****   */
 249:platform/driver/src/stm32f4xx_pwr.c **** void PWR_PVDCmd(FunctionalState NewState)
 250:platform/driver/src/stm32f4xx_pwr.c **** {
 134              		.loc 1 250 1 is_stmt 1 view -0
 135              		.cfi_startproc
 136              		@ args = 0, pretend = 0, frame = 0
 137              		@ frame_needed = 0, uses_anonymous_args = 0
 138              		@ link register save eliminated.
 251:platform/driver/src/stm32f4xx_pwr.c ****   /* Check the parameters */
 252:platform/driver/src/stm32f4xx_pwr.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 139              		.loc 1 252 3 view .LVU22
 253:platform/driver/src/stm32f4xx_pwr.c ****   
 254:platform/driver/src/stm32f4xx_pwr.c ****   *(__IO uint32_t *) CR_PVDE_BB = (uint32_t)NewState;
 140              		.loc 1 254 3 view .LVU23
 141              		.loc 1 254 33 is_stmt 0 view .LVU24
 142 0000 014B     		ldr	r3, .L10
 143 0002 1861     		str	r0, [r3, #16]
 255:platform/driver/src/stm32f4xx_pwr.c **** }
 144              		.loc 1 255 1 view .LVU25
 145 0004 7047     		bx	lr
 146              	.L11:
 147 0006 00BF     		.align	2
 148              	.L10:
 149 0008 00000E42 		.word	1108213760
 150              		.cfi_endproc
 151              	.LFE126:
ARM GAS  /tmp/ccuWOMvw.s 			page 8


 153              		.section	.text.PWR_WakeUpPinCmd,"ax",%progbits
 154              		.align	1
 155              		.global	PWR_WakeUpPinCmd
 156              		.syntax unified
 157              		.thumb
 158              		.thumb_func
 160              	PWR_WakeUpPinCmd:
 161              	.LVL8:
 162              	.LFB127:
 256:platform/driver/src/stm32f4xx_pwr.c **** 
 257:platform/driver/src/stm32f4xx_pwr.c **** /**
 258:platform/driver/src/stm32f4xx_pwr.c ****   * @}
 259:platform/driver/src/stm32f4xx_pwr.c ****   */
 260:platform/driver/src/stm32f4xx_pwr.c **** 
 261:platform/driver/src/stm32f4xx_pwr.c **** /** @defgroup PWR_Group3 WakeUp pin configuration functions
 262:platform/driver/src/stm32f4xx_pwr.c ****   *  @brief   WakeUp pin configuration functions 
 263:platform/driver/src/stm32f4xx_pwr.c ****   *
 264:platform/driver/src/stm32f4xx_pwr.c **** @verbatim   
 265:platform/driver/src/stm32f4xx_pwr.c ****  ===============================================================================
 266:platform/driver/src/stm32f4xx_pwr.c ****                  ##### WakeUp pin configuration functions #####
 267:platform/driver/src/stm32f4xx_pwr.c ****  ===============================================================================  
 268:platform/driver/src/stm32f4xx_pwr.c ****     [..]
 269:platform/driver/src/stm32f4xx_pwr.c ****       (+) WakeUp pin is used to wakeup the system from Standby mode. This pin is 
 270:platform/driver/src/stm32f4xx_pwr.c ****           forced in input pull down configuration and is active on rising edges.
 271:platform/driver/src/stm32f4xx_pwr.c ****       (+) There is one Wake-up pin: Wake-up Pin 1 on PA.00.
 272:platform/driver/src/stm32f4xx_pwr.c **** 	   (++) For STM32F446xx there are two Wake-Up pins: Pin1 on PA.00 and Pin2 on PC.13
 273:platform/driver/src/stm32f4xx_pwr.c ****            (++) For STM32F410xx/STM32F412xG/STM32F413_423xx there are three Wake-Up pins: Pin1 on P
 274:platform/driver/src/stm32f4xx_pwr.c **** @endverbatim
 275:platform/driver/src/stm32f4xx_pwr.c ****   * @{
 276:platform/driver/src/stm32f4xx_pwr.c ****   */
 277:platform/driver/src/stm32f4xx_pwr.c **** #if defined(STM32F40_41xxx) || defined(STM32F427_437xx) || defined(STM32F429_439xx) || defined(STM3
 278:platform/driver/src/stm32f4xx_pwr.c **** /**
 279:platform/driver/src/stm32f4xx_pwr.c ****   * @brief  Enables or disables the WakeUp Pin functionality.
 280:platform/driver/src/stm32f4xx_pwr.c ****   * @param  NewState: new state of the WakeUp Pin functionality.
 281:platform/driver/src/stm32f4xx_pwr.c ****   *         This parameter can be: ENABLE or DISABLE.
 282:platform/driver/src/stm32f4xx_pwr.c ****   * @retval None
 283:platform/driver/src/stm32f4xx_pwr.c ****   */
 284:platform/driver/src/stm32f4xx_pwr.c **** void PWR_WakeUpPinCmd(FunctionalState NewState)
 285:platform/driver/src/stm32f4xx_pwr.c **** {
 163              		.loc 1 285 1 is_stmt 1 view -0
 164              		.cfi_startproc
 165              		@ args = 0, pretend = 0, frame = 0
 166              		@ frame_needed = 0, uses_anonymous_args = 0
 167              		@ link register save eliminated.
 286:platform/driver/src/stm32f4xx_pwr.c ****   /* Check the parameters */  
 287:platform/driver/src/stm32f4xx_pwr.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 168              		.loc 1 287 3 view .LVU27
 288:platform/driver/src/stm32f4xx_pwr.c **** 
 289:platform/driver/src/stm32f4xx_pwr.c ****   *(__IO uint32_t *) CSR_EWUP_BB = (uint32_t)NewState;
 169              		.loc 1 289 3 view .LVU28
 170              		.loc 1 289 34 is_stmt 0 view .LVU29
 171 0000 014B     		ldr	r3, .L13
 172 0002 C3F8A000 		str	r0, [r3, #160]
 290:platform/driver/src/stm32f4xx_pwr.c **** }
 173              		.loc 1 290 1 view .LVU30
 174 0006 7047     		bx	lr
 175              	.L14:
ARM GAS  /tmp/ccuWOMvw.s 			page 9


 176              		.align	2
 177              	.L13:
 178 0008 00000E42 		.word	1108213760
 179              		.cfi_endproc
 180              	.LFE127:
 182              		.section	.text.PWR_BackupRegulatorCmd,"ax",%progbits
 183              		.align	1
 184              		.global	PWR_BackupRegulatorCmd
 185              		.syntax unified
 186              		.thumb
 187              		.thumb_func
 189              	PWR_BackupRegulatorCmd:
 190              	.LVL9:
 191              	.LFB128:
 291:platform/driver/src/stm32f4xx_pwr.c **** #endif /* STM32F40_41xxx || STM32F427_437xx || STM32F429_439xx || STM32F401xx || STM32F411xE */
 292:platform/driver/src/stm32f4xx_pwr.c **** 
 293:platform/driver/src/stm32f4xx_pwr.c **** #if defined(STM32F410xx) || defined(STM32F412xG) || defined(STM32F413_423xx) || defined(STM32F446xx
 294:platform/driver/src/stm32f4xx_pwr.c **** /**
 295:platform/driver/src/stm32f4xx_pwr.c ****   * @brief  Enables or disables the WakeUp Pin functionality.
 296:platform/driver/src/stm32f4xx_pwr.c ****   * @param  PWR_WakeUpPinx: specifies the WakeUp Pin.
 297:platform/driver/src/stm32f4xx_pwr.c ****   *          This parameter can be one of the following values:
 298:platform/driver/src/stm32f4xx_pwr.c ****   *            @arg PWR_WakeUp_Pin1: WKUP1 pin is used for wakeup from Standby mode.
 299:platform/driver/src/stm32f4xx_pwr.c ****   *            @arg PWR_WakeUp_Pin2: WKUP2 pin is used for wakeup from Standby mode.
 300:platform/driver/src/stm32f4xx_pwr.c ****   *            @arg PWR_WakeUp_Pin3: WKUP3 pin is used for wakeup from Standby mode.(only for STM32
 301:platform/driver/src/stm32f4xx_pwr.c ****   * @param  NewState: new state of the WakeUp Pin functionality.
 302:platform/driver/src/stm32f4xx_pwr.c ****   *         This parameter can be: ENABLE or DISABLE.
 303:platform/driver/src/stm32f4xx_pwr.c ****   * @retval None
 304:platform/driver/src/stm32f4xx_pwr.c ****   */
 305:platform/driver/src/stm32f4xx_pwr.c **** void PWR_WakeUpPinCmd(uint32_t PWR_WakeUpPinx, FunctionalState NewState)
 306:platform/driver/src/stm32f4xx_pwr.c **** {
 307:platform/driver/src/stm32f4xx_pwr.c ****   /* Check the parameters */  
 308:platform/driver/src/stm32f4xx_pwr.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 309:platform/driver/src/stm32f4xx_pwr.c ****   assert_param(IS_PWR_WAKEUP_PIN(NewState));
 310:platform/driver/src/stm32f4xx_pwr.c ****   if(PWR_WakeUpPinx == PWR_WakeUp_Pin1) /* PWR_WakeUp_Pin1 */
 311:platform/driver/src/stm32f4xx_pwr.c ****   {
 312:platform/driver/src/stm32f4xx_pwr.c ****     *(__IO uint32_t *) CSR_EWUP1_BB = (uint32_t)NewState;
 313:platform/driver/src/stm32f4xx_pwr.c ****   }
 314:platform/driver/src/stm32f4xx_pwr.c **** #if defined(STM32F410xx)|| defined(STM32F412xG) || defined(STM32F413_423xx)  
 315:platform/driver/src/stm32f4xx_pwr.c ****   else if(PWR_WakeUpPinx == PWR_WakeUp_Pin3) /* PWR_WakeUp_Pin3 */
 316:platform/driver/src/stm32f4xx_pwr.c ****   {
 317:platform/driver/src/stm32f4xx_pwr.c ****     *(__IO uint32_t *) CSR_EWUP3_BB = (uint32_t)NewState;
 318:platform/driver/src/stm32f4xx_pwr.c ****   }
 319:platform/driver/src/stm32f4xx_pwr.c **** #endif /* STM32F410xx */  
 320:platform/driver/src/stm32f4xx_pwr.c ****   else /* PWR_WakeUp_Pin2 */
 321:platform/driver/src/stm32f4xx_pwr.c ****   {
 322:platform/driver/src/stm32f4xx_pwr.c ****     *(__IO uint32_t *) CSR_EWUP2_BB = (uint32_t)NewState;
 323:platform/driver/src/stm32f4xx_pwr.c ****   }
 324:platform/driver/src/stm32f4xx_pwr.c **** }
 325:platform/driver/src/stm32f4xx_pwr.c **** #endif /* STM32F410xx || STM32F412xG || STM32F413_423xx || STM32F446xx */
 326:platform/driver/src/stm32f4xx_pwr.c **** 
 327:platform/driver/src/stm32f4xx_pwr.c **** /**
 328:platform/driver/src/stm32f4xx_pwr.c ****   * @}
 329:platform/driver/src/stm32f4xx_pwr.c ****   */
 330:platform/driver/src/stm32f4xx_pwr.c **** 
 331:platform/driver/src/stm32f4xx_pwr.c **** /** @defgroup PWR_Group4 Main and Backup Regulators configuration functions
 332:platform/driver/src/stm32f4xx_pwr.c ****   *  @brief   Main and Backup Regulators configuration functions 
 333:platform/driver/src/stm32f4xx_pwr.c ****   *
ARM GAS  /tmp/ccuWOMvw.s 			page 10


 334:platform/driver/src/stm32f4xx_pwr.c **** @verbatim   
 335:platform/driver/src/stm32f4xx_pwr.c ****  ===============================================================================
 336:platform/driver/src/stm32f4xx_pwr.c ****           ##### Main and Backup Regulators configuration functions #####
 337:platform/driver/src/stm32f4xx_pwr.c ****  ===============================================================================  
 338:platform/driver/src/stm32f4xx_pwr.c ****     [..]
 339:platform/driver/src/stm32f4xx_pwr.c ****       (+) The backup domain includes 4 Kbytes of backup SRAM accessible only from 
 340:platform/driver/src/stm32f4xx_pwr.c ****           the CPU, and address in 32-bit, 16-bit or 8-bit mode. Its content is 
 341:platform/driver/src/stm32f4xx_pwr.c ****           retained even in Standby or VBAT mode when the low power backup regulator
 342:platform/driver/src/stm32f4xx_pwr.c ****           is enabled. It can be considered as an internal EEPROM when VBAT is 
 343:platform/driver/src/stm32f4xx_pwr.c ****           always present. You can use the PWR_BackupRegulatorCmd() function to 
 344:platform/driver/src/stm32f4xx_pwr.c ****           enable the low power backup regulator and use the PWR_GetFlagStatus
 345:platform/driver/src/stm32f4xx_pwr.c ****           (PWR_FLAG_BRR) to check if it is ready or not. 
 346:platform/driver/src/stm32f4xx_pwr.c **** 
 347:platform/driver/src/stm32f4xx_pwr.c ****       (+) When the backup domain is supplied by VDD (analog switch connected to VDD) 
 348:platform/driver/src/stm32f4xx_pwr.c ****           the backup SRAM is powered from VDD which replaces the VBAT power supply to 
 349:platform/driver/src/stm32f4xx_pwr.c ****           save battery life.
 350:platform/driver/src/stm32f4xx_pwr.c **** 
 351:platform/driver/src/stm32f4xx_pwr.c ****       (+) The backup SRAM is not mass erased by an tamper event. It is read 
 352:platform/driver/src/stm32f4xx_pwr.c ****           protected to prevent confidential data, such as cryptographic private 
 353:platform/driver/src/stm32f4xx_pwr.c ****           key, from being accessed. The backup SRAM can be erased only through 
 354:platform/driver/src/stm32f4xx_pwr.c ****           the Flash interface when a protection level change from level 1 to 
 355:platform/driver/src/stm32f4xx_pwr.c ****           level 0 is requested. 
 356:platform/driver/src/stm32f4xx_pwr.c ****       -@- Refer to the description of Read protection (RDP) in the reference manual.
 357:platform/driver/src/stm32f4xx_pwr.c **** 
 358:platform/driver/src/stm32f4xx_pwr.c ****       (+) The main internal regulator can be configured to have a tradeoff between 
 359:platform/driver/src/stm32f4xx_pwr.c ****           performance and power consumption when the device does not operate at 
 360:platform/driver/src/stm32f4xx_pwr.c ****           the maximum frequency. 
 361:platform/driver/src/stm32f4xx_pwr.c ****       (+) For STM32F405xx/407xx and STM32F415xx/417xx  Devices, the regulator can be     
 362:platform/driver/src/stm32f4xx_pwr.c ****           configured on the fly through PWR_MainRegulatorModeConfig() function which  
 363:platform/driver/src/stm32f4xx_pwr.c ****           configure VOS bit in PWR_CR register:
 364:platform/driver/src/stm32f4xx_pwr.c ****         (++) When this bit is set (Regulator voltage output Scale 1 mode selected) 
 365:platform/driver/src/stm32f4xx_pwr.c ****              the System frequency can go up to 168 MHz. 
 366:platform/driver/src/stm32f4xx_pwr.c ****         (++) When this bit is reset (Regulator voltage output Scale 2 mode selected) 
 367:platform/driver/src/stm32f4xx_pwr.c ****              the System frequency can go up to 144 MHz.
 368:platform/driver/src/stm32f4xx_pwr.c ****              
 369:platform/driver/src/stm32f4xx_pwr.c ****        (+) For STM32F42xxx/43xxx Devices, the regulator can be configured through    
 370:platform/driver/src/stm32f4xx_pwr.c ****            PWR_MainRegulatorModeConfig() function which configure VOS[1:0] bits in
 371:platform/driver/src/stm32f4xx_pwr.c ****            PWR_CR register:  
 372:platform/driver/src/stm32f4xx_pwr.c ****            which configure VOS[1:0] bits in PWR_CR register: 
 373:platform/driver/src/stm32f4xx_pwr.c ****         (++) When VOS[1:0] = 11 (Regulator voltage output Scale 1 mode selected) 
 374:platform/driver/src/stm32f4xx_pwr.c ****              the System frequency can go up to 168 MHz. 
 375:platform/driver/src/stm32f4xx_pwr.c ****         (++) When VOS[1:0] = 10 (Regulator voltage output Scale 2 mode selected) 
 376:platform/driver/src/stm32f4xx_pwr.c ****              the System frequency can go up to 144 MHz.  
 377:platform/driver/src/stm32f4xx_pwr.c ****         (++) When VOS[1:0] = 01 (Regulator voltage output Scale 3 mode selected) 
 378:platform/driver/src/stm32f4xx_pwr.c ****              the System frequency can go up to 120 MHz. 
 379:platform/driver/src/stm32f4xx_pwr.c ****                           
 380:platform/driver/src/stm32f4xx_pwr.c ****        (+) For STM32F42xxx/43xxx Devices, the scale can be modified only when the PLL 
 381:platform/driver/src/stm32f4xx_pwr.c ****            is OFF and the HSI or HSE clock source is selected as system clock. 
 382:platform/driver/src/stm32f4xx_pwr.c ****            The new value programmed is active only when the PLL is ON.
 383:platform/driver/src/stm32f4xx_pwr.c ****            When the PLL is OFF, the voltage scale 3 is automatically selected. 
 384:platform/driver/src/stm32f4xx_pwr.c ****         Refer to the datasheets for more details.
 385:platform/driver/src/stm32f4xx_pwr.c ****         
 386:platform/driver/src/stm32f4xx_pwr.c ****        (+) For STM32F42xxx/43xxx Devices, in Run mode: the main regulator has
 387:platform/driver/src/stm32f4xx_pwr.c ****            2 operating modes available:
 388:platform/driver/src/stm32f4xx_pwr.c ****         (++) Normal mode: The CPU and core logic operate at maximum frequency at a given 
 389:platform/driver/src/stm32f4xx_pwr.c ****              voltage scaling (scale 1, scale 2 or scale 3)
 390:platform/driver/src/stm32f4xx_pwr.c ****         (++) Over-drive mode: This mode allows the CPU and the core logic to operate at a 
ARM GAS  /tmp/ccuWOMvw.s 			page 11


 391:platform/driver/src/stm32f4xx_pwr.c ****             higher frequency than the normal mode for a given voltage scaling (scale 1,  
 392:platform/driver/src/stm32f4xx_pwr.c ****             scale 2 or scale 3). This mode is enabled through PWR_OverDriveCmd() function and
 393:platform/driver/src/stm32f4xx_pwr.c ****             PWR_OverDriveSWCmd() function, to enter or exit from Over-drive mode please follow 
 394:platform/driver/src/stm32f4xx_pwr.c ****             the sequence described in Reference manual.
 395:platform/driver/src/stm32f4xx_pwr.c ****              
 396:platform/driver/src/stm32f4xx_pwr.c ****        (+) For STM32F42xxx/43xxx Devices, in Stop mode: the main regulator or low power regulator 
 397:platform/driver/src/stm32f4xx_pwr.c ****            supplies a low power voltage to the 1.2V domain, thus preserving the content of register
 398:platform/driver/src/stm32f4xx_pwr.c ****            and internal SRAM. 2 operating modes are available:
 399:platform/driver/src/stm32f4xx_pwr.c ****          (++) Normal mode: the 1.2V domain is preserved in nominal leakage mode. This mode is only 
 400:platform/driver/src/stm32f4xx_pwr.c ****               available when the main regulator or the low power regulator is used in Scale 3 or 
 401:platform/driver/src/stm32f4xx_pwr.c ****               low voltage mode.
 402:platform/driver/src/stm32f4xx_pwr.c ****          (++) Under-drive mode: the 1.2V domain is preserved in reduced leakage mode. This mode is 
 403:platform/driver/src/stm32f4xx_pwr.c ****               available when the main regulator or the low power regulator is in low voltage mode.
 404:platform/driver/src/stm32f4xx_pwr.c ****               This mode is enabled through PWR_UnderDriveCmd() function.
 405:platform/driver/src/stm32f4xx_pwr.c ****             
 406:platform/driver/src/stm32f4xx_pwr.c **** @endverbatim
 407:platform/driver/src/stm32f4xx_pwr.c ****   * @{
 408:platform/driver/src/stm32f4xx_pwr.c ****   */
 409:platform/driver/src/stm32f4xx_pwr.c **** 
 410:platform/driver/src/stm32f4xx_pwr.c **** /**
 411:platform/driver/src/stm32f4xx_pwr.c ****   * @brief  Enables or disables the Backup Regulator.
 412:platform/driver/src/stm32f4xx_pwr.c ****   * @param  NewState: new state of the Backup Regulator.
 413:platform/driver/src/stm32f4xx_pwr.c ****   *          This parameter can be: ENABLE or DISABLE.
 414:platform/driver/src/stm32f4xx_pwr.c ****   * @retval None
 415:platform/driver/src/stm32f4xx_pwr.c ****   */
 416:platform/driver/src/stm32f4xx_pwr.c **** void PWR_BackupRegulatorCmd(FunctionalState NewState)
 417:platform/driver/src/stm32f4xx_pwr.c **** {
 192              		.loc 1 417 1 is_stmt 1 view -0
 193              		.cfi_startproc
 194              		@ args = 0, pretend = 0, frame = 0
 195              		@ frame_needed = 0, uses_anonymous_args = 0
 196              		@ link register save eliminated.
 418:platform/driver/src/stm32f4xx_pwr.c ****   /* Check the parameters */
 419:platform/driver/src/stm32f4xx_pwr.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 197              		.loc 1 419 3 view .LVU32
 420:platform/driver/src/stm32f4xx_pwr.c **** 
 421:platform/driver/src/stm32f4xx_pwr.c ****   *(__IO uint32_t *) CSR_BRE_BB = (uint32_t)NewState;
 198              		.loc 1 421 3 view .LVU33
 199              		.loc 1 421 33 is_stmt 0 view .LVU34
 200 0000 014B     		ldr	r3, .L16
 201 0002 C3F8A400 		str	r0, [r3, #164]
 422:platform/driver/src/stm32f4xx_pwr.c **** }
 202              		.loc 1 422 1 view .LVU35
 203 0006 7047     		bx	lr
 204              	.L17:
 205              		.align	2
 206              	.L16:
 207 0008 00000E42 		.word	1108213760
 208              		.cfi_endproc
 209              	.LFE128:
 211              		.section	.text.PWR_MainRegulatorModeConfig,"ax",%progbits
 212              		.align	1
 213              		.global	PWR_MainRegulatorModeConfig
 214              		.syntax unified
 215              		.thumb
 216              		.thumb_func
 218              	PWR_MainRegulatorModeConfig:
ARM GAS  /tmp/ccuWOMvw.s 			page 12


 219              	.LVL10:
 220              	.LFB129:
 423:platform/driver/src/stm32f4xx_pwr.c **** 
 424:platform/driver/src/stm32f4xx_pwr.c **** /**
 425:platform/driver/src/stm32f4xx_pwr.c ****   * @brief  Configures the main internal regulator output voltage.
 426:platform/driver/src/stm32f4xx_pwr.c ****   * @param  PWR_Regulator_Voltage: specifies the regulator output voltage to achieve
 427:platform/driver/src/stm32f4xx_pwr.c ****   *         a tradeoff between performance and power consumption when the device does
 428:platform/driver/src/stm32f4xx_pwr.c ****   *         not operate at the maximum frequency (refer to the datasheets for more details).
 429:platform/driver/src/stm32f4xx_pwr.c ****   *          This parameter can be one of the following values:
 430:platform/driver/src/stm32f4xx_pwr.c ****   *            @arg PWR_Regulator_Voltage_Scale1: Regulator voltage output Scale 1 mode, 
 431:platform/driver/src/stm32f4xx_pwr.c ****   *                                                System frequency up to 168 MHz. 
 432:platform/driver/src/stm32f4xx_pwr.c ****   *            @arg PWR_Regulator_Voltage_Scale2: Regulator voltage output Scale 2 mode, 
 433:platform/driver/src/stm32f4xx_pwr.c ****   *                                                System frequency up to 144 MHz.    
 434:platform/driver/src/stm32f4xx_pwr.c ****   *            @arg PWR_Regulator_Voltage_Scale3: Regulator voltage output Scale 3 mode, 
 435:platform/driver/src/stm32f4xx_pwr.c ****   *                                                System frequency up to 120 MHz (only for STM32F4
 436:platform/driver/src/stm32f4xx_pwr.c ****   * @retval None
 437:platform/driver/src/stm32f4xx_pwr.c ****   */
 438:platform/driver/src/stm32f4xx_pwr.c **** void PWR_MainRegulatorModeConfig(uint32_t PWR_Regulator_Voltage)
 439:platform/driver/src/stm32f4xx_pwr.c **** {
 221              		.loc 1 439 1 is_stmt 1 view -0
 222              		.cfi_startproc
 223              		@ args = 0, pretend = 0, frame = 0
 224              		@ frame_needed = 0, uses_anonymous_args = 0
 225              		@ link register save eliminated.
 440:platform/driver/src/stm32f4xx_pwr.c ****   uint32_t tmpreg = 0;
 226              		.loc 1 440 3 view .LVU37
 441:platform/driver/src/stm32f4xx_pwr.c **** 	
 442:platform/driver/src/stm32f4xx_pwr.c ****   /* Check the parameters */
 443:platform/driver/src/stm32f4xx_pwr.c ****   assert_param(IS_PWR_REGULATOR_VOLTAGE(PWR_Regulator_Voltage));
 227              		.loc 1 443 3 view .LVU38
 444:platform/driver/src/stm32f4xx_pwr.c **** 
 445:platform/driver/src/stm32f4xx_pwr.c ****   tmpreg = PWR->CR;
 228              		.loc 1 445 3 view .LVU39
 229              		.loc 1 445 10 is_stmt 0 view .LVU40
 230 0000 034A     		ldr	r2, .L19
 231 0002 1368     		ldr	r3, [r2]
 232              	.LVL11:
 446:platform/driver/src/stm32f4xx_pwr.c ****   
 447:platform/driver/src/stm32f4xx_pwr.c ****   /* Clear VOS[15:14] bits */
 448:platform/driver/src/stm32f4xx_pwr.c ****   tmpreg &= CR_VOS_MASK;
 233              		.loc 1 448 3 is_stmt 1 view .LVU41
 234              		.loc 1 448 10 is_stmt 0 view .LVU42
 235 0004 23F44043 		bic	r3, r3, #49152
 236              	.LVL12:
 449:platform/driver/src/stm32f4xx_pwr.c ****   
 450:platform/driver/src/stm32f4xx_pwr.c ****   /* Set VOS[15:14] bits according to PWR_Regulator_Voltage value */
 451:platform/driver/src/stm32f4xx_pwr.c ****   tmpreg |= PWR_Regulator_Voltage;
 237              		.loc 1 451 3 is_stmt 1 view .LVU43
 238              		.loc 1 451 10 is_stmt 0 view .LVU44
 239 0008 0343     		orrs	r3, r3, r0
 240              	.LVL13:
 452:platform/driver/src/stm32f4xx_pwr.c ****   
 453:platform/driver/src/stm32f4xx_pwr.c ****   /* Store the new value */
 454:platform/driver/src/stm32f4xx_pwr.c ****   PWR->CR = tmpreg;
 241              		.loc 1 454 3 is_stmt 1 view .LVU45
 242              		.loc 1 454 11 is_stmt 0 view .LVU46
 243 000a 1360     		str	r3, [r2]
ARM GAS  /tmp/ccuWOMvw.s 			page 13


 455:platform/driver/src/stm32f4xx_pwr.c **** }
 244              		.loc 1 455 1 view .LVU47
 245 000c 7047     		bx	lr
 246              	.L20:
 247 000e 00BF     		.align	2
 248              	.L19:
 249 0010 00700040 		.word	1073770496
 250              		.cfi_endproc
 251              	.LFE129:
 253              		.section	.text.PWR_OverDriveCmd,"ax",%progbits
 254              		.align	1
 255              		.global	PWR_OverDriveCmd
 256              		.syntax unified
 257              		.thumb
 258              		.thumb_func
 260              	PWR_OverDriveCmd:
 261              	.LVL14:
 262              	.LFB130:
 456:platform/driver/src/stm32f4xx_pwr.c **** 
 457:platform/driver/src/stm32f4xx_pwr.c **** /**
 458:platform/driver/src/stm32f4xx_pwr.c ****   * @brief  Enables or disables the Over-Drive.
 459:platform/driver/src/stm32f4xx_pwr.c ****   * 
 460:platform/driver/src/stm32f4xx_pwr.c ****   * @note   This function can be used only for STM32F42xxx/STM3243xxx devices.
 461:platform/driver/src/stm32f4xx_pwr.c ****   *         This mode allows the CPU and the core logic to operate at a higher frequency
 462:platform/driver/src/stm32f4xx_pwr.c ****   *         than the normal mode for a given voltage scaling (scale 1, scale 2 or scale 3).   
 463:platform/driver/src/stm32f4xx_pwr.c ****   * 
 464:platform/driver/src/stm32f4xx_pwr.c ****   * @note   It is recommended to enter or exit Over-drive mode when the application is not running 
 465:platform/driver/src/stm32f4xx_pwr.c ****   *          critical tasks and when the system clock source is either HSI or HSE. 
 466:platform/driver/src/stm32f4xx_pwr.c ****   *          During the Over-drive switch activation, no peripheral clocks should be enabled.   
 467:platform/driver/src/stm32f4xx_pwr.c ****   *          The peripheral clocks must be enabled once the Over-drive mode is activated.
 468:platform/driver/src/stm32f4xx_pwr.c ****   *            
 469:platform/driver/src/stm32f4xx_pwr.c ****   * @param  NewState: new state of the Over Drive mode.
 470:platform/driver/src/stm32f4xx_pwr.c ****   *          This parameter can be: ENABLE or DISABLE.
 471:platform/driver/src/stm32f4xx_pwr.c ****   * @retval None
 472:platform/driver/src/stm32f4xx_pwr.c ****   */
 473:platform/driver/src/stm32f4xx_pwr.c **** void PWR_OverDriveCmd(FunctionalState NewState)
 474:platform/driver/src/stm32f4xx_pwr.c **** {
 263              		.loc 1 474 1 is_stmt 1 view -0
 264              		.cfi_startproc
 265              		@ args = 0, pretend = 0, frame = 0
 266              		@ frame_needed = 0, uses_anonymous_args = 0
 267              		@ link register save eliminated.
 475:platform/driver/src/stm32f4xx_pwr.c ****   /* Check the parameters */
 476:platform/driver/src/stm32f4xx_pwr.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 268              		.loc 1 476 3 view .LVU49
 477:platform/driver/src/stm32f4xx_pwr.c ****   
 478:platform/driver/src/stm32f4xx_pwr.c ****   /* Set/Reset the ODEN bit to enable/disable the Over Drive mode */
 479:platform/driver/src/stm32f4xx_pwr.c ****   *(__IO uint32_t *) CR_ODEN_BB = (uint32_t)NewState;
 269              		.loc 1 479 3 view .LVU50
 270              		.loc 1 479 33 is_stmt 0 view .LVU51
 271 0000 014B     		ldr	r3, .L22
 272 0002 1864     		str	r0, [r3, #64]
 480:platform/driver/src/stm32f4xx_pwr.c **** }
 273              		.loc 1 480 1 view .LVU52
 274 0004 7047     		bx	lr
 275              	.L23:
 276 0006 00BF     		.align	2
ARM GAS  /tmp/ccuWOMvw.s 			page 14


 277              	.L22:
 278 0008 00000E42 		.word	1108213760
 279              		.cfi_endproc
 280              	.LFE130:
 282              		.section	.text.PWR_OverDriveSWCmd,"ax",%progbits
 283              		.align	1
 284              		.global	PWR_OverDriveSWCmd
 285              		.syntax unified
 286              		.thumb
 287              		.thumb_func
 289              	PWR_OverDriveSWCmd:
 290              	.LVL15:
 291              	.LFB131:
 481:platform/driver/src/stm32f4xx_pwr.c **** 
 482:platform/driver/src/stm32f4xx_pwr.c **** /**
 483:platform/driver/src/stm32f4xx_pwr.c ****   * @brief  Enables or disables the Over-Drive switching.
 484:platform/driver/src/stm32f4xx_pwr.c ****   * 
 485:platform/driver/src/stm32f4xx_pwr.c ****   * @note   This function can be used only for STM32F42xxx/STM3243xxx devices. 
 486:platform/driver/src/stm32f4xx_pwr.c ****   *       
 487:platform/driver/src/stm32f4xx_pwr.c ****   * @param  NewState: new state of the Over Drive switching mode.
 488:platform/driver/src/stm32f4xx_pwr.c ****   *          This parameter can be: ENABLE or DISABLE.
 489:platform/driver/src/stm32f4xx_pwr.c ****   * @retval None
 490:platform/driver/src/stm32f4xx_pwr.c ****   */
 491:platform/driver/src/stm32f4xx_pwr.c **** void PWR_OverDriveSWCmd(FunctionalState NewState)
 492:platform/driver/src/stm32f4xx_pwr.c **** {
 292              		.loc 1 492 1 is_stmt 1 view -0
 293              		.cfi_startproc
 294              		@ args = 0, pretend = 0, frame = 0
 295              		@ frame_needed = 0, uses_anonymous_args = 0
 296              		@ link register save eliminated.
 493:platform/driver/src/stm32f4xx_pwr.c ****   /* Check the parameters */
 494:platform/driver/src/stm32f4xx_pwr.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 297              		.loc 1 494 3 view .LVU54
 495:platform/driver/src/stm32f4xx_pwr.c **** 
 496:platform/driver/src/stm32f4xx_pwr.c ****   /* Set/Reset the ODSWEN bit to enable/disable the Over Drive switching mode */
 497:platform/driver/src/stm32f4xx_pwr.c ****   *(__IO uint32_t *) CR_ODSWEN_BB = (uint32_t)NewState;
 298              		.loc 1 497 3 view .LVU55
 299              		.loc 1 497 35 is_stmt 0 view .LVU56
 300 0000 014B     		ldr	r3, .L25
 301 0002 5864     		str	r0, [r3, #68]
 498:platform/driver/src/stm32f4xx_pwr.c **** }
 302              		.loc 1 498 1 view .LVU57
 303 0004 7047     		bx	lr
 304              	.L26:
 305 0006 00BF     		.align	2
 306              	.L25:
 307 0008 00000E42 		.word	1108213760
 308              		.cfi_endproc
 309              	.LFE131:
 311              		.section	.text.PWR_UnderDriveCmd,"ax",%progbits
 312              		.align	1
 313              		.global	PWR_UnderDriveCmd
 314              		.syntax unified
 315              		.thumb
 316              		.thumb_func
 318              	PWR_UnderDriveCmd:
 319              	.LVL16:
ARM GAS  /tmp/ccuWOMvw.s 			page 15


 320              	.LFB132:
 499:platform/driver/src/stm32f4xx_pwr.c **** 
 500:platform/driver/src/stm32f4xx_pwr.c **** /**
 501:platform/driver/src/stm32f4xx_pwr.c ****   * @brief   Enables or disables the Under-Drive mode.
 502:platform/driver/src/stm32f4xx_pwr.c ****   * 
 503:platform/driver/src/stm32f4xx_pwr.c ****   * @note   This function can be used only for STM32F42xxx/STM3243xxx devices.
 504:platform/driver/src/stm32f4xx_pwr.c ****   * @note    This mode is enabled only with STOP low power mode.
 505:platform/driver/src/stm32f4xx_pwr.c ****   *          In this mode, the 1.2V domain is preserved in reduced leakage mode. This 
 506:platform/driver/src/stm32f4xx_pwr.c ****   *          mode is only available when the main regulator or the low power regulator 
 507:platform/driver/src/stm32f4xx_pwr.c ****   *          is in low voltage mode
 508:platform/driver/src/stm32f4xx_pwr.c ****   *        
 509:platform/driver/src/stm32f4xx_pwr.c ****   * @note   If the Under-drive mode was enabled, it is automatically disabled after 
 510:platform/driver/src/stm32f4xx_pwr.c ****   *         exiting Stop mode. 
 511:platform/driver/src/stm32f4xx_pwr.c ****   *         When the voltage regulator operates in Under-drive mode, an additional  
 512:platform/driver/src/stm32f4xx_pwr.c ****   *         startup delay is induced when waking up from Stop mode.
 513:platform/driver/src/stm32f4xx_pwr.c ****   *                    
 514:platform/driver/src/stm32f4xx_pwr.c ****   * @param  NewState: new state of the Under Drive mode.
 515:platform/driver/src/stm32f4xx_pwr.c ****   *          This parameter can be: ENABLE or DISABLE.
 516:platform/driver/src/stm32f4xx_pwr.c ****   * @retval None
 517:platform/driver/src/stm32f4xx_pwr.c ****   */
 518:platform/driver/src/stm32f4xx_pwr.c **** void PWR_UnderDriveCmd(FunctionalState NewState)
 519:platform/driver/src/stm32f4xx_pwr.c **** {
 321              		.loc 1 519 1 is_stmt 1 view -0
 322              		.cfi_startproc
 323              		@ args = 0, pretend = 0, frame = 0
 324              		@ frame_needed = 0, uses_anonymous_args = 0
 325              		@ link register save eliminated.
 520:platform/driver/src/stm32f4xx_pwr.c ****   /* Check the parameters */
 521:platform/driver/src/stm32f4xx_pwr.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 326              		.loc 1 521 3 view .LVU59
 522:platform/driver/src/stm32f4xx_pwr.c **** 
 523:platform/driver/src/stm32f4xx_pwr.c ****   if (NewState != DISABLE)
 327              		.loc 1 523 3 view .LVU60
 328              		.loc 1 523 6 is_stmt 0 view .LVU61
 329 0000 28B1     		cbz	r0, .L28
 524:platform/driver/src/stm32f4xx_pwr.c ****   {
 525:platform/driver/src/stm32f4xx_pwr.c ****     /* Set the UDEN[1:0] bits to enable the Under Drive mode */
 526:platform/driver/src/stm32f4xx_pwr.c ****     PWR->CR |= (uint32_t)PWR_CR_UDEN;
 330              		.loc 1 526 5 is_stmt 1 view .LVU62
 331              		.loc 1 526 13 is_stmt 0 view .LVU63
 332 0002 064A     		ldr	r2, .L30
 333 0004 1368     		ldr	r3, [r2]
 334 0006 43F44023 		orr	r3, r3, #786432
 335 000a 1360     		str	r3, [r2]
 336 000c 7047     		bx	lr
 337              	.L28:
 527:platform/driver/src/stm32f4xx_pwr.c ****   }
 528:platform/driver/src/stm32f4xx_pwr.c ****   else
 529:platform/driver/src/stm32f4xx_pwr.c ****   {
 530:platform/driver/src/stm32f4xx_pwr.c ****     /* Reset the UDEN[1:0] bits to disable the Under Drive mode */
 531:platform/driver/src/stm32f4xx_pwr.c ****     PWR->CR &= (uint32_t)(~PWR_CR_UDEN);
 338              		.loc 1 531 5 is_stmt 1 view .LVU64
 339              		.loc 1 531 13 is_stmt 0 view .LVU65
 340 000e 034A     		ldr	r2, .L30
 341 0010 1368     		ldr	r3, [r2]
 342 0012 23F44023 		bic	r3, r3, #786432
 343 0016 1360     		str	r3, [r2]
ARM GAS  /tmp/ccuWOMvw.s 			page 16


 532:platform/driver/src/stm32f4xx_pwr.c ****   }
 533:platform/driver/src/stm32f4xx_pwr.c **** }
 344              		.loc 1 533 1 view .LVU66
 345 0018 7047     		bx	lr
 346              	.L31:
 347 001a 00BF     		.align	2
 348              	.L30:
 349 001c 00700040 		.word	1073770496
 350              		.cfi_endproc
 351              	.LFE132:
 353              		.section	.text.PWR_FlashPowerDownCmd,"ax",%progbits
 354              		.align	1
 355              		.global	PWR_FlashPowerDownCmd
 356              		.syntax unified
 357              		.thumb
 358              		.thumb_func
 360              	PWR_FlashPowerDownCmd:
 361              	.LVL17:
 362              	.LFB133:
 534:platform/driver/src/stm32f4xx_pwr.c **** 
 535:platform/driver/src/stm32f4xx_pwr.c **** #if defined(STM32F427_437xx) || defined(STM32F429_439xx) || defined(STM32F446xx)
 536:platform/driver/src/stm32f4xx_pwr.c **** /**
 537:platform/driver/src/stm32f4xx_pwr.c ****   * @brief Enables or disables the Main Regulator under drive mode.
 538:platform/driver/src/stm32f4xx_pwr.c ****   *
 539:platform/driver/src/stm32f4xx_pwr.c ****   * @note  This mode is only available for STM32F427_437xx/STM32F429_439xx/STM32F446xx devices.
 540:platform/driver/src/stm32f4xx_pwr.c ****   *
 541:platform/driver/src/stm32f4xx_pwr.c ****   * @param  NewState: new state of the Main Regulator Under Drive mode.
 542:platform/driver/src/stm32f4xx_pwr.c ****   *         This parameter can be: ENABLE or DISABLE.
 543:platform/driver/src/stm32f4xx_pwr.c ****   * @retval None
 544:platform/driver/src/stm32f4xx_pwr.c ****   */
 545:platform/driver/src/stm32f4xx_pwr.c **** void PWR_MainRegulatorUnderDriveCmd(FunctionalState NewState)
 546:platform/driver/src/stm32f4xx_pwr.c **** { 
 547:platform/driver/src/stm32f4xx_pwr.c ****   /* Check the parameters */
 548:platform/driver/src/stm32f4xx_pwr.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 549:platform/driver/src/stm32f4xx_pwr.c ****   
 550:platform/driver/src/stm32f4xx_pwr.c ****   if (NewState != DISABLE)
 551:platform/driver/src/stm32f4xx_pwr.c ****   {
 552:platform/driver/src/stm32f4xx_pwr.c ****     *(__IO uint32_t *) CR_MRUDS_BB = (uint32_t)ENABLE;
 553:platform/driver/src/stm32f4xx_pwr.c ****   }
 554:platform/driver/src/stm32f4xx_pwr.c ****   else
 555:platform/driver/src/stm32f4xx_pwr.c ****   {
 556:platform/driver/src/stm32f4xx_pwr.c ****     *(__IO uint32_t *) CR_MRUDS_BB = (uint32_t)DISABLE;
 557:platform/driver/src/stm32f4xx_pwr.c ****   }
 558:platform/driver/src/stm32f4xx_pwr.c **** }
 559:platform/driver/src/stm32f4xx_pwr.c **** 
 560:platform/driver/src/stm32f4xx_pwr.c **** /**
 561:platform/driver/src/stm32f4xx_pwr.c ****   * @brief Enables or disables the Low Power Regulator under drive mode.
 562:platform/driver/src/stm32f4xx_pwr.c ****   *
 563:platform/driver/src/stm32f4xx_pwr.c ****   * @note  This mode is only available for STM32F427_437xx/STM32F429_439xx/STM32F446xx devices.
 564:platform/driver/src/stm32f4xx_pwr.c ****   *
 565:platform/driver/src/stm32f4xx_pwr.c ****   * @param  NewState: new state of the Low Power Regulator Under Drive mode.
 566:platform/driver/src/stm32f4xx_pwr.c ****   *          This parameter can be: ENABLE or DISABLE.
 567:platform/driver/src/stm32f4xx_pwr.c ****   * @retval None
 568:platform/driver/src/stm32f4xx_pwr.c ****   */
 569:platform/driver/src/stm32f4xx_pwr.c **** void PWR_LowRegulatorUnderDriveCmd(FunctionalState NewState)
 570:platform/driver/src/stm32f4xx_pwr.c **** {
 571:platform/driver/src/stm32f4xx_pwr.c ****   /* Check the parameters */
ARM GAS  /tmp/ccuWOMvw.s 			page 17


 572:platform/driver/src/stm32f4xx_pwr.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 573:platform/driver/src/stm32f4xx_pwr.c ****   
 574:platform/driver/src/stm32f4xx_pwr.c ****   if (NewState != DISABLE)
 575:platform/driver/src/stm32f4xx_pwr.c ****   {
 576:platform/driver/src/stm32f4xx_pwr.c ****     *(__IO uint32_t *) CR_LPUDS_BB = (uint32_t)ENABLE;
 577:platform/driver/src/stm32f4xx_pwr.c ****   }
 578:platform/driver/src/stm32f4xx_pwr.c ****   else
 579:platform/driver/src/stm32f4xx_pwr.c ****   {
 580:platform/driver/src/stm32f4xx_pwr.c ****     *(__IO uint32_t *) CR_LPUDS_BB = (uint32_t)DISABLE;
 581:platform/driver/src/stm32f4xx_pwr.c ****   }
 582:platform/driver/src/stm32f4xx_pwr.c **** }
 583:platform/driver/src/stm32f4xx_pwr.c **** #endif /* STM32F427_437xx || STM32F429_439xx || STM32F446xx */
 584:platform/driver/src/stm32f4xx_pwr.c **** 
 585:platform/driver/src/stm32f4xx_pwr.c **** #if defined(STM32F401xx) || defined(STM32F410xx) || defined(STM32F411xE) || defined(STM32F412xG) ||
 586:platform/driver/src/stm32f4xx_pwr.c **** /**
 587:platform/driver/src/stm32f4xx_pwr.c ****   * @brief Enables or disables the Main Regulator low voltage mode.
 588:platform/driver/src/stm32f4xx_pwr.c ****   *
 589:platform/driver/src/stm32f4xx_pwr.c ****   * @note  This mode is only available for STM32F401xx/STM32F410xx/STM32F411xx/STM32F412xG/STM32F41
 590:platform/driver/src/stm32f4xx_pwr.c ****   *
 591:platform/driver/src/stm32f4xx_pwr.c ****   * @param  NewState: new state of the Main Regulator Low Voltage mode.
 592:platform/driver/src/stm32f4xx_pwr.c ****   *          This parameter can be: ENABLE or DISABLE.
 593:platform/driver/src/stm32f4xx_pwr.c ****   * @retval None
 594:platform/driver/src/stm32f4xx_pwr.c ****   */
 595:platform/driver/src/stm32f4xx_pwr.c **** void PWR_MainRegulatorLowVoltageCmd(FunctionalState NewState)
 596:platform/driver/src/stm32f4xx_pwr.c **** { 
 597:platform/driver/src/stm32f4xx_pwr.c ****   /* Check the parameters */
 598:platform/driver/src/stm32f4xx_pwr.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 599:platform/driver/src/stm32f4xx_pwr.c ****   
 600:platform/driver/src/stm32f4xx_pwr.c ****   if (NewState != DISABLE)
 601:platform/driver/src/stm32f4xx_pwr.c ****   {
 602:platform/driver/src/stm32f4xx_pwr.c ****     *(__IO uint32_t *) CR_MRLVDS_BB = (uint32_t)ENABLE;
 603:platform/driver/src/stm32f4xx_pwr.c ****   }
 604:platform/driver/src/stm32f4xx_pwr.c ****   else
 605:platform/driver/src/stm32f4xx_pwr.c ****   {
 606:platform/driver/src/stm32f4xx_pwr.c ****     *(__IO uint32_t *) CR_MRLVDS_BB = (uint32_t)DISABLE;
 607:platform/driver/src/stm32f4xx_pwr.c ****   }
 608:platform/driver/src/stm32f4xx_pwr.c **** }
 609:platform/driver/src/stm32f4xx_pwr.c **** 
 610:platform/driver/src/stm32f4xx_pwr.c **** /**
 611:platform/driver/src/stm32f4xx_pwr.c ****   * @brief Enables or disables the Low Power Regulator low voltage mode.
 612:platform/driver/src/stm32f4xx_pwr.c ****   *
 613:platform/driver/src/stm32f4xx_pwr.c ****   * @note  This mode is only available for STM32F401xx/STM32F410xx/STM32F411xx/STM32F412xG/STM32F41
 614:platform/driver/src/stm32f4xx_pwr.c ****   *
 615:platform/driver/src/stm32f4xx_pwr.c ****   * @param  NewState: new state of the Low Power Regulator Low Voltage mode.
 616:platform/driver/src/stm32f4xx_pwr.c ****   *          This parameter can be: ENABLE or DISABLE.
 617:platform/driver/src/stm32f4xx_pwr.c ****   * @retval None
 618:platform/driver/src/stm32f4xx_pwr.c ****   */
 619:platform/driver/src/stm32f4xx_pwr.c **** void PWR_LowRegulatorLowVoltageCmd(FunctionalState NewState)
 620:platform/driver/src/stm32f4xx_pwr.c **** {
 621:platform/driver/src/stm32f4xx_pwr.c ****   /* Check the parameters */
 622:platform/driver/src/stm32f4xx_pwr.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 623:platform/driver/src/stm32f4xx_pwr.c ****   
 624:platform/driver/src/stm32f4xx_pwr.c ****   if (NewState != DISABLE)
 625:platform/driver/src/stm32f4xx_pwr.c ****   {
 626:platform/driver/src/stm32f4xx_pwr.c ****     *(__IO uint32_t *) CR_LPLVDS_BB = (uint32_t)ENABLE;
 627:platform/driver/src/stm32f4xx_pwr.c ****   }
 628:platform/driver/src/stm32f4xx_pwr.c ****   else
ARM GAS  /tmp/ccuWOMvw.s 			page 18


 629:platform/driver/src/stm32f4xx_pwr.c ****   {
 630:platform/driver/src/stm32f4xx_pwr.c ****     *(__IO uint32_t *) CR_LPLVDS_BB = (uint32_t)DISABLE;
 631:platform/driver/src/stm32f4xx_pwr.c ****   }
 632:platform/driver/src/stm32f4xx_pwr.c **** }
 633:platform/driver/src/stm32f4xx_pwr.c **** #endif /* STM32F401xx || STM32F410xx || STM32F411xE || STM32F412xG || STM32F413_423xx */
 634:platform/driver/src/stm32f4xx_pwr.c **** 
 635:platform/driver/src/stm32f4xx_pwr.c **** /**
 636:platform/driver/src/stm32f4xx_pwr.c ****   * @}
 637:platform/driver/src/stm32f4xx_pwr.c ****   */
 638:platform/driver/src/stm32f4xx_pwr.c **** 
 639:platform/driver/src/stm32f4xx_pwr.c **** /** @defgroup PWR_Group5 FLASH Power Down configuration functions
 640:platform/driver/src/stm32f4xx_pwr.c ****   *  @brief   FLASH Power Down configuration functions 
 641:platform/driver/src/stm32f4xx_pwr.c ****   *
 642:platform/driver/src/stm32f4xx_pwr.c **** @verbatim   
 643:platform/driver/src/stm32f4xx_pwr.c ****  ===============================================================================
 644:platform/driver/src/stm32f4xx_pwr.c ****              ##### FLASH Power Down configuration functions #####
 645:platform/driver/src/stm32f4xx_pwr.c ****  ===============================================================================  
 646:platform/driver/src/stm32f4xx_pwr.c ****     [..]
 647:platform/driver/src/stm32f4xx_pwr.c ****       (+) By setting the FPDS bit in the PWR_CR register by using the 
 648:platform/driver/src/stm32f4xx_pwr.c ****           PWR_FlashPowerDownCmd() function, the Flash memory also enters power 
 649:platform/driver/src/stm32f4xx_pwr.c ****           down mode when the device enters Stop mode. When the Flash memory 
 650:platform/driver/src/stm32f4xx_pwr.c ****           is in power down mode, an additional startup delay is incurred when 
 651:platform/driver/src/stm32f4xx_pwr.c ****           waking up from Stop mode.
 652:platform/driver/src/stm32f4xx_pwr.c **** @endverbatim
 653:platform/driver/src/stm32f4xx_pwr.c ****   * @{
 654:platform/driver/src/stm32f4xx_pwr.c ****   */
 655:platform/driver/src/stm32f4xx_pwr.c **** 
 656:platform/driver/src/stm32f4xx_pwr.c **** /**
 657:platform/driver/src/stm32f4xx_pwr.c ****   * @brief  Enables or disables the Flash Power Down in STOP mode.
 658:platform/driver/src/stm32f4xx_pwr.c ****   * @param  NewState: new state of the Flash power mode.
 659:platform/driver/src/stm32f4xx_pwr.c ****   *          This parameter can be: ENABLE or DISABLE.
 660:platform/driver/src/stm32f4xx_pwr.c ****   * @retval None
 661:platform/driver/src/stm32f4xx_pwr.c ****   */
 662:platform/driver/src/stm32f4xx_pwr.c **** void PWR_FlashPowerDownCmd(FunctionalState NewState)
 663:platform/driver/src/stm32f4xx_pwr.c **** {
 363              		.loc 1 663 1 is_stmt 1 view -0
 364              		.cfi_startproc
 365              		@ args = 0, pretend = 0, frame = 0
 366              		@ frame_needed = 0, uses_anonymous_args = 0
 367              		@ link register save eliminated.
 664:platform/driver/src/stm32f4xx_pwr.c ****   /* Check the parameters */
 665:platform/driver/src/stm32f4xx_pwr.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 368              		.loc 1 665 3 view .LVU68
 666:platform/driver/src/stm32f4xx_pwr.c **** 
 667:platform/driver/src/stm32f4xx_pwr.c ****   *(__IO uint32_t *) CR_FPDS_BB = (uint32_t)NewState;
 369              		.loc 1 667 3 view .LVU69
 370              		.loc 1 667 33 is_stmt 0 view .LVU70
 371 0000 014B     		ldr	r3, .L33
 372 0002 5862     		str	r0, [r3, #36]
 668:platform/driver/src/stm32f4xx_pwr.c **** }
 373              		.loc 1 668 1 view .LVU71
 374 0004 7047     		bx	lr
 375              	.L34:
 376 0006 00BF     		.align	2
 377              	.L33:
 378 0008 00000E42 		.word	1108213760
 379              		.cfi_endproc
ARM GAS  /tmp/ccuWOMvw.s 			page 19


 380              	.LFE133:
 382              		.section	.text.PWR_EnterSTOPMode,"ax",%progbits
 383              		.align	1
 384              		.global	PWR_EnterSTOPMode
 385              		.syntax unified
 386              		.thumb
 387              		.thumb_func
 389              	PWR_EnterSTOPMode:
 390              	.LVL18:
 391              	.LFB134:
 669:platform/driver/src/stm32f4xx_pwr.c **** 
 670:platform/driver/src/stm32f4xx_pwr.c **** /**
 671:platform/driver/src/stm32f4xx_pwr.c ****   * @}
 672:platform/driver/src/stm32f4xx_pwr.c ****   */
 673:platform/driver/src/stm32f4xx_pwr.c **** 
 674:platform/driver/src/stm32f4xx_pwr.c **** /** @defgroup PWR_Group6 Low Power modes configuration functions
 675:platform/driver/src/stm32f4xx_pwr.c ****   *  @brief   Low Power modes configuration functions 
 676:platform/driver/src/stm32f4xx_pwr.c ****   *
 677:platform/driver/src/stm32f4xx_pwr.c **** @verbatim   
 678:platform/driver/src/stm32f4xx_pwr.c ****  ===============================================================================
 679:platform/driver/src/stm32f4xx_pwr.c ****               ##### Low Power modes configuration functions #####
 680:platform/driver/src/stm32f4xx_pwr.c ****  ===============================================================================  
 681:platform/driver/src/stm32f4xx_pwr.c ****     [..]
 682:platform/driver/src/stm32f4xx_pwr.c ****       The devices feature 3 low-power modes:
 683:platform/driver/src/stm32f4xx_pwr.c ****       (+) Sleep mode: Cortex-M4 core stopped, peripherals kept running.
 684:platform/driver/src/stm32f4xx_pwr.c ****       (+) Stop mode: all clocks are stopped, regulator running, regulator 
 685:platform/driver/src/stm32f4xx_pwr.c ****           in low power mode
 686:platform/driver/src/stm32f4xx_pwr.c ****       (+) Standby mode: 1.2V domain powered off.
 687:platform/driver/src/stm32f4xx_pwr.c ****    
 688:platform/driver/src/stm32f4xx_pwr.c ****    *** Sleep mode ***
 689:platform/driver/src/stm32f4xx_pwr.c ****    ==================
 690:platform/driver/src/stm32f4xx_pwr.c ****     [..]
 691:platform/driver/src/stm32f4xx_pwr.c ****       (+) Entry:
 692:platform/driver/src/stm32f4xx_pwr.c ****         (++) The Sleep mode is entered by using the __WFI() or __WFE() functions.
 693:platform/driver/src/stm32f4xx_pwr.c ****       (+) Exit:
 694:platform/driver/src/stm32f4xx_pwr.c ****         (++) Any peripheral interrupt acknowledged by the nested vectored interrupt 
 695:platform/driver/src/stm32f4xx_pwr.c ****              controller (NVIC) can wake up the device from Sleep mode.
 696:platform/driver/src/stm32f4xx_pwr.c **** 
 697:platform/driver/src/stm32f4xx_pwr.c ****    *** Stop mode ***
 698:platform/driver/src/stm32f4xx_pwr.c ****    =================
 699:platform/driver/src/stm32f4xx_pwr.c ****     [..]
 700:platform/driver/src/stm32f4xx_pwr.c ****       In Stop mode, all clocks in the 1.2V domain are stopped, the PLL, the HSI,
 701:platform/driver/src/stm32f4xx_pwr.c ****       and the HSE RC oscillators are disabled. Internal SRAM and register contents 
 702:platform/driver/src/stm32f4xx_pwr.c ****       are preserved.
 703:platform/driver/src/stm32f4xx_pwr.c ****       The voltage regulator can be configured either in normal or low-power mode.
 704:platform/driver/src/stm32f4xx_pwr.c ****       To minimize the consumption In Stop mode, FLASH can be powered off before 
 705:platform/driver/src/stm32f4xx_pwr.c ****       entering the Stop mode. It can be switched on again by software after exiting 
 706:platform/driver/src/stm32f4xx_pwr.c ****       the Stop mode using the PWR_FlashPowerDownCmd() function. 
 707:platform/driver/src/stm32f4xx_pwr.c ****    
 708:platform/driver/src/stm32f4xx_pwr.c ****       (+) Entry:
 709:platform/driver/src/stm32f4xx_pwr.c ****         (++) The Stop mode is entered using the PWR_EnterSTOPMode(PWR_MainRegulator_ON) 
 710:platform/driver/src/stm32f4xx_pwr.c ****              function with:
 711:platform/driver/src/stm32f4xx_pwr.c ****           (+++) Main regulator ON.
 712:platform/driver/src/stm32f4xx_pwr.c ****           (+++) Low Power regulator ON.
 713:platform/driver/src/stm32f4xx_pwr.c ****       (+) Exit:
 714:platform/driver/src/stm32f4xx_pwr.c ****         (++) Any EXTI Line (Internal or External) configured in Interrupt/Event mode.
 715:platform/driver/src/stm32f4xx_pwr.c ****       
ARM GAS  /tmp/ccuWOMvw.s 			page 20


 716:platform/driver/src/stm32f4xx_pwr.c ****    *** Standby mode ***
 717:platform/driver/src/stm32f4xx_pwr.c ****    ====================
 718:platform/driver/src/stm32f4xx_pwr.c ****     [..]
 719:platform/driver/src/stm32f4xx_pwr.c ****       The Standby mode allows to achieve the lowest power consumption. It is based 
 720:platform/driver/src/stm32f4xx_pwr.c ****       on the Cortex-M4 deepsleep mode, with the voltage regulator disabled. 
 721:platform/driver/src/stm32f4xx_pwr.c ****       The 1.2V domain is consequently powered off. The PLL, the HSI oscillator and 
 722:platform/driver/src/stm32f4xx_pwr.c ****       the HSE oscillator are also switched off. SRAM and register contents are lost 
 723:platform/driver/src/stm32f4xx_pwr.c ****       except for the RTC registers, RTC backup registers, backup SRAM and Standby 
 724:platform/driver/src/stm32f4xx_pwr.c ****       circuitry.
 725:platform/driver/src/stm32f4xx_pwr.c ****    
 726:platform/driver/src/stm32f4xx_pwr.c ****       The voltage regulator is OFF.
 727:platform/driver/src/stm32f4xx_pwr.c ****       
 728:platform/driver/src/stm32f4xx_pwr.c ****       (+) Entry:
 729:platform/driver/src/stm32f4xx_pwr.c ****         (++) The Standby mode is entered using the PWR_EnterSTANDBYMode() function.
 730:platform/driver/src/stm32f4xx_pwr.c ****       (+) Exit:
 731:platform/driver/src/stm32f4xx_pwr.c ****         (++) WKUP pin rising edge, RTC alarm (Alarm A and Alarm B), RTC wakeup,
 732:platform/driver/src/stm32f4xx_pwr.c ****              tamper event, time-stamp event, external reset in NRST pin, IWDG reset.              
 733:platform/driver/src/stm32f4xx_pwr.c **** 
 734:platform/driver/src/stm32f4xx_pwr.c ****    *** Auto-wakeup (AWU) from low-power mode ***
 735:platform/driver/src/stm32f4xx_pwr.c ****    =============================================
 736:platform/driver/src/stm32f4xx_pwr.c ****     [..]
 737:platform/driver/src/stm32f4xx_pwr.c ****       The MCU can be woken up from low-power mode by an RTC Alarm event, an RTC 
 738:platform/driver/src/stm32f4xx_pwr.c ****       Wakeup event, a tamper event, a time-stamp event, or a comparator event, 
 739:platform/driver/src/stm32f4xx_pwr.c ****       without depending on an external interrupt (Auto-wakeup mode).
 740:platform/driver/src/stm32f4xx_pwr.c **** 
 741:platform/driver/src/stm32f4xx_pwr.c ****       (#) RTC auto-wakeup (AWU) from the Stop mode
 742:platform/driver/src/stm32f4xx_pwr.c ****        
 743:platform/driver/src/stm32f4xx_pwr.c ****         (++) To wake up from the Stop mode with an RTC alarm event, it is necessary to:
 744:platform/driver/src/stm32f4xx_pwr.c ****           (+++) Configure the EXTI Line 17 to be sensitive to rising edges (Interrupt 
 745:platform/driver/src/stm32f4xx_pwr.c ****                 or Event modes) using the EXTI_Init() function.
 746:platform/driver/src/stm32f4xx_pwr.c ****           (+++) Enable the RTC Alarm Interrupt using the RTC_ITConfig() function
 747:platform/driver/src/stm32f4xx_pwr.c ****           (+++) Configure the RTC to generate the RTC alarm using the RTC_SetAlarm() 
 748:platform/driver/src/stm32f4xx_pwr.c ****                 and RTC_AlarmCmd() functions.
 749:platform/driver/src/stm32f4xx_pwr.c ****         (++) To wake up from the Stop mode with an RTC Tamper or time stamp event, it 
 750:platform/driver/src/stm32f4xx_pwr.c ****              is necessary to:
 751:platform/driver/src/stm32f4xx_pwr.c ****           (+++) Configure the EXTI Line 21 to be sensitive to rising edges (Interrupt 
 752:platform/driver/src/stm32f4xx_pwr.c ****                 or Event modes) using the EXTI_Init() function.
 753:platform/driver/src/stm32f4xx_pwr.c ****           (+++) Enable the RTC Tamper or time stamp Interrupt using the RTC_ITConfig() 
 754:platform/driver/src/stm32f4xx_pwr.c ****                 function
 755:platform/driver/src/stm32f4xx_pwr.c ****           (+++) Configure the RTC to detect the tamper or time stamp event using the
 756:platform/driver/src/stm32f4xx_pwr.c ****                 RTC_TimeStampConfig(), RTC_TamperTriggerConfig() and RTC_TamperCmd()
 757:platform/driver/src/stm32f4xx_pwr.c ****                 functions.
 758:platform/driver/src/stm32f4xx_pwr.c ****         (++) To wake up from the Stop mode with an RTC WakeUp event, it is necessary to:
 759:platform/driver/src/stm32f4xx_pwr.c ****            (+++) Configure the EXTI Line 22 to be sensitive to rising edges (Interrupt 
 760:platform/driver/src/stm32f4xx_pwr.c ****                  or Event modes) using the EXTI_Init() function.
 761:platform/driver/src/stm32f4xx_pwr.c ****            (+++) Enable the RTC WakeUp Interrupt using the RTC_ITConfig() function
 762:platform/driver/src/stm32f4xx_pwr.c ****            (+++) Configure the RTC to generate the RTC WakeUp event using the RTC_WakeUpClockConfig
 763:platform/driver/src/stm32f4xx_pwr.c ****                  RTC_SetWakeUpCounter() and RTC_WakeUpCmd() functions.
 764:platform/driver/src/stm32f4xx_pwr.c **** 
 765:platform/driver/src/stm32f4xx_pwr.c ****       (#) RTC auto-wakeup (AWU) from the Standby mode
 766:platform/driver/src/stm32f4xx_pwr.c ****    
 767:platform/driver/src/stm32f4xx_pwr.c ****         (++) To wake up from the Standby mode with an RTC alarm event, it is necessary to:
 768:platform/driver/src/stm32f4xx_pwr.c ****           (+++) Enable the RTC Alarm Interrupt using the RTC_ITConfig() function
 769:platform/driver/src/stm32f4xx_pwr.c ****           (+++) Configure the RTC to generate the RTC alarm using the RTC_SetAlarm() 
 770:platform/driver/src/stm32f4xx_pwr.c ****                 and RTC_AlarmCmd() functions.
 771:platform/driver/src/stm32f4xx_pwr.c ****         (++) To wake up from the Standby mode with an RTC Tamper or time stamp event, it 
 772:platform/driver/src/stm32f4xx_pwr.c ****              is necessary to:
ARM GAS  /tmp/ccuWOMvw.s 			page 21


 773:platform/driver/src/stm32f4xx_pwr.c ****           (+++) Enable the RTC Tamper or time stamp Interrupt using the RTC_ITConfig() 
 774:platform/driver/src/stm32f4xx_pwr.c ****                 function
 775:platform/driver/src/stm32f4xx_pwr.c ****           (+++) Configure the RTC to detect the tamper or time stamp event using the
 776:platform/driver/src/stm32f4xx_pwr.c ****                 RTC_TimeStampConfig(), RTC_TamperTriggerConfig() and RTC_TamperCmd()
 777:platform/driver/src/stm32f4xx_pwr.c ****                 functions.
 778:platform/driver/src/stm32f4xx_pwr.c ****         (++) To wake up from the Standby mode with an RTC WakeUp event, it is necessary to:
 779:platform/driver/src/stm32f4xx_pwr.c ****           (+++) Enable the RTC WakeUp Interrupt using the RTC_ITConfig() function
 780:platform/driver/src/stm32f4xx_pwr.c ****           (+++) Configure the RTC to generate the RTC WakeUp event using the RTC_WakeUpClockConfig(
 781:platform/driver/src/stm32f4xx_pwr.c ****                 RTC_SetWakeUpCounter() and RTC_WakeUpCmd() functions.
 782:platform/driver/src/stm32f4xx_pwr.c **** 
 783:platform/driver/src/stm32f4xx_pwr.c **** @endverbatim
 784:platform/driver/src/stm32f4xx_pwr.c ****   * @{
 785:platform/driver/src/stm32f4xx_pwr.c ****   */
 786:platform/driver/src/stm32f4xx_pwr.c **** 
 787:platform/driver/src/stm32f4xx_pwr.c **** /**
 788:platform/driver/src/stm32f4xx_pwr.c ****   * @brief  Enters STOP mode.
 789:platform/driver/src/stm32f4xx_pwr.c ****   *   
 790:platform/driver/src/stm32f4xx_pwr.c ****   * @note   In Stop mode, all I/O pins keep the same state as in Run mode.
 791:platform/driver/src/stm32f4xx_pwr.c ****   * @note   When exiting Stop mode by issuing an interrupt or a wakeup event, 
 792:platform/driver/src/stm32f4xx_pwr.c ****   *         the HSI RC oscillator is selected as system clock.
 793:platform/driver/src/stm32f4xx_pwr.c ****   * @note   When the voltage regulator operates in low power mode, an additional 
 794:platform/driver/src/stm32f4xx_pwr.c ****   *         startup delay is incurred when waking up from Stop mode. 
 795:platform/driver/src/stm32f4xx_pwr.c ****   *         By keeping the internal regulator ON during Stop mode, the consumption 
 796:platform/driver/src/stm32f4xx_pwr.c ****   *         is higher although the startup time is reduced.
 797:platform/driver/src/stm32f4xx_pwr.c ****   *     
 798:platform/driver/src/stm32f4xx_pwr.c ****   * @param  PWR_Regulator: specifies the regulator state in STOP mode.
 799:platform/driver/src/stm32f4xx_pwr.c ****   *          This parameter can be one of the following values:
 800:platform/driver/src/stm32f4xx_pwr.c ****   *            @arg PWR_MainRegulator_ON: STOP mode with regulator ON
 801:platform/driver/src/stm32f4xx_pwr.c ****   *            @arg PWR_LowPowerRegulator_ON: STOP mode with low power regulator ON
 802:platform/driver/src/stm32f4xx_pwr.c ****   * @param  PWR_STOPEntry: specifies if STOP mode in entered with WFI or WFE instruction.
 803:platform/driver/src/stm32f4xx_pwr.c ****   *          This parameter can be one of the following values:
 804:platform/driver/src/stm32f4xx_pwr.c ****   *            @arg PWR_STOPEntry_WFI: enter STOP mode with WFI instruction
 805:platform/driver/src/stm32f4xx_pwr.c ****   *            @arg PWR_STOPEntry_WFE: enter STOP mode with WFE instruction
 806:platform/driver/src/stm32f4xx_pwr.c ****   * @retval None
 807:platform/driver/src/stm32f4xx_pwr.c ****   */
 808:platform/driver/src/stm32f4xx_pwr.c **** void PWR_EnterSTOPMode(uint32_t PWR_Regulator, uint8_t PWR_STOPEntry)
 809:platform/driver/src/stm32f4xx_pwr.c **** {
 392              		.loc 1 809 1 is_stmt 1 view -0
 393              		.cfi_startproc
 394              		@ args = 0, pretend = 0, frame = 0
 395              		@ frame_needed = 0, uses_anonymous_args = 0
 396              		@ link register save eliminated.
 810:platform/driver/src/stm32f4xx_pwr.c ****   uint32_t tmpreg = 0;
 397              		.loc 1 810 3 view .LVU73
 811:platform/driver/src/stm32f4xx_pwr.c ****   
 812:platform/driver/src/stm32f4xx_pwr.c ****   /* Check the parameters */
 813:platform/driver/src/stm32f4xx_pwr.c ****   assert_param(IS_PWR_REGULATOR(PWR_Regulator));
 398              		.loc 1 813 3 view .LVU74
 814:platform/driver/src/stm32f4xx_pwr.c ****   assert_param(IS_PWR_STOP_ENTRY(PWR_STOPEntry));
 399              		.loc 1 814 3 view .LVU75
 815:platform/driver/src/stm32f4xx_pwr.c ****   
 816:platform/driver/src/stm32f4xx_pwr.c ****   /* Select the regulator state in STOP mode ---------------------------------*/
 817:platform/driver/src/stm32f4xx_pwr.c ****   tmpreg = PWR->CR;
 400              		.loc 1 817 3 view .LVU76
 401              		.loc 1 817 10 is_stmt 0 view .LVU77
 402 0000 0B4A     		ldr	r2, .L39
 403 0002 1368     		ldr	r3, [r2]
ARM GAS  /tmp/ccuWOMvw.s 			page 22


 404              	.LVL19:
 818:platform/driver/src/stm32f4xx_pwr.c ****   /* Clear PDDS and LPDS bits */
 819:platform/driver/src/stm32f4xx_pwr.c ****   tmpreg &= CR_DS_MASK;
 405              		.loc 1 819 3 is_stmt 1 view .LVU78
 406              		.loc 1 819 10 is_stmt 0 view .LVU79
 407 0004 23F44063 		bic	r3, r3, #3072
 408              	.LVL20:
 409              		.loc 1 819 10 view .LVU80
 410 0008 23F00303 		bic	r3, r3, #3
 411              	.LVL21:
 820:platform/driver/src/stm32f4xx_pwr.c ****   
 821:platform/driver/src/stm32f4xx_pwr.c ****   /* Set LPDS, MRLVDS and LPLVDS bits according to PWR_Regulator value */
 822:platform/driver/src/stm32f4xx_pwr.c ****   tmpreg |= PWR_Regulator;
 412              		.loc 1 822 3 is_stmt 1 view .LVU81
 413              		.loc 1 822 10 is_stmt 0 view .LVU82
 414 000c 0343     		orrs	r3, r3, r0
 415              	.LVL22:
 823:platform/driver/src/stm32f4xx_pwr.c ****   
 824:platform/driver/src/stm32f4xx_pwr.c ****   /* Store the new value */
 825:platform/driver/src/stm32f4xx_pwr.c ****   PWR->CR = tmpreg;
 416              		.loc 1 825 3 is_stmt 1 view .LVU83
 417              		.loc 1 825 11 is_stmt 0 view .LVU84
 418 000e 1360     		str	r3, [r2]
 826:platform/driver/src/stm32f4xx_pwr.c ****   
 827:platform/driver/src/stm32f4xx_pwr.c ****   /* Set SLEEPDEEP bit of Cortex System Control Register */
 828:platform/driver/src/stm32f4xx_pwr.c ****   SCB->SCR |= SCB_SCR_SLEEPDEEP_Msk;
 419              		.loc 1 828 3 is_stmt 1 view .LVU85
 420              		.loc 1 828 12 is_stmt 0 view .LVU86
 421 0010 084A     		ldr	r2, .L39+4
 422 0012 1369     		ldr	r3, [r2, #16]
 423              	.LVL23:
 424              		.loc 1 828 12 view .LVU87
 425 0014 43F00403 		orr	r3, r3, #4
 426 0018 1361     		str	r3, [r2, #16]
 427              	.LVL24:
 829:platform/driver/src/stm32f4xx_pwr.c ****   
 830:platform/driver/src/stm32f4xx_pwr.c ****   /* Select STOP mode entry --------------------------------------------------*/
 831:platform/driver/src/stm32f4xx_pwr.c ****   if(PWR_STOPEntry == PWR_STOPEntry_WFI)
 428              		.loc 1 831 3 is_stmt 1 view .LVU88
 429              		.loc 1 831 5 is_stmt 0 view .LVU89
 430 001a 0129     		cmp	r1, #1
 431 001c 06D0     		beq	.L38
 832:platform/driver/src/stm32f4xx_pwr.c ****   {   
 833:platform/driver/src/stm32f4xx_pwr.c ****     /* Request Wait For Interrupt */
 834:platform/driver/src/stm32f4xx_pwr.c ****     __WFI();
 835:platform/driver/src/stm32f4xx_pwr.c ****   }
 836:platform/driver/src/stm32f4xx_pwr.c ****   else
 837:platform/driver/src/stm32f4xx_pwr.c ****   {
 838:platform/driver/src/stm32f4xx_pwr.c ****     /* Request Wait For Event */
 839:platform/driver/src/stm32f4xx_pwr.c ****     __WFE();
 432              		.loc 1 839 5 is_stmt 1 view .LVU90
 433              	.LBB12:
 434              	.LBI12:
 435              		.file 2 "platform/cmsis/core/core_cmInstr.h"
   1:platform/cmsis/core/core_cmInstr.h **** /**************************************************************************//**
   2:platform/cmsis/core/core_cmInstr.h ****  * @file     core_cmInstr.h
   3:platform/cmsis/core/core_cmInstr.h ****  * @brief    CMSIS Cortex-M Core Instruction Access Header File
ARM GAS  /tmp/ccuWOMvw.s 			page 23


   4:platform/cmsis/core/core_cmInstr.h ****  * @version  V4.10
   5:platform/cmsis/core/core_cmInstr.h ****  * @date     18. March 2015
   6:platform/cmsis/core/core_cmInstr.h ****  *
   7:platform/cmsis/core/core_cmInstr.h ****  * @note
   8:platform/cmsis/core/core_cmInstr.h ****  *
   9:platform/cmsis/core/core_cmInstr.h ****  ******************************************************************************/
  10:platform/cmsis/core/core_cmInstr.h **** /* Copyright (c) 2009 - 2014 ARM LIMITED
  11:platform/cmsis/core/core_cmInstr.h **** 
  12:platform/cmsis/core/core_cmInstr.h ****    All rights reserved.
  13:platform/cmsis/core/core_cmInstr.h ****    Redistribution and use in source and binary forms, with or without
  14:platform/cmsis/core/core_cmInstr.h ****    modification, are permitted provided that the following conditions are met:
  15:platform/cmsis/core/core_cmInstr.h ****    - Redistributions of source code must retain the above copyright
  16:platform/cmsis/core/core_cmInstr.h ****      notice, this list of conditions and the following disclaimer.
  17:platform/cmsis/core/core_cmInstr.h ****    - Redistributions in binary form must reproduce the above copyright
  18:platform/cmsis/core/core_cmInstr.h ****      notice, this list of conditions and the following disclaimer in the
  19:platform/cmsis/core/core_cmInstr.h ****      documentation and/or other materials provided with the distribution.
  20:platform/cmsis/core/core_cmInstr.h ****    - Neither the name of ARM nor the names of its contributors may be used
  21:platform/cmsis/core/core_cmInstr.h ****      to endorse or promote products derived from this software without
  22:platform/cmsis/core/core_cmInstr.h ****      specific prior written permission.
  23:platform/cmsis/core/core_cmInstr.h ****    *
  24:platform/cmsis/core/core_cmInstr.h ****    THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  25:platform/cmsis/core/core_cmInstr.h ****    AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  26:platform/cmsis/core/core_cmInstr.h ****    IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  27:platform/cmsis/core/core_cmInstr.h ****    ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
  28:platform/cmsis/core/core_cmInstr.h ****    LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  29:platform/cmsis/core/core_cmInstr.h ****    CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  30:platform/cmsis/core/core_cmInstr.h ****    SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  31:platform/cmsis/core/core_cmInstr.h ****    INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  32:platform/cmsis/core/core_cmInstr.h ****    CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  33:platform/cmsis/core/core_cmInstr.h ****    ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  34:platform/cmsis/core/core_cmInstr.h ****    POSSIBILITY OF SUCH DAMAGE.
  35:platform/cmsis/core/core_cmInstr.h ****    ---------------------------------------------------------------------------*/
  36:platform/cmsis/core/core_cmInstr.h **** 
  37:platform/cmsis/core/core_cmInstr.h **** 
  38:platform/cmsis/core/core_cmInstr.h **** #ifndef __CORE_CMINSTR_H
  39:platform/cmsis/core/core_cmInstr.h **** #define __CORE_CMINSTR_H
  40:platform/cmsis/core/core_cmInstr.h **** 
  41:platform/cmsis/core/core_cmInstr.h **** 
  42:platform/cmsis/core/core_cmInstr.h **** /* ##########################  Core Instruction Access  ######################### */
  43:platform/cmsis/core/core_cmInstr.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
  44:platform/cmsis/core/core_cmInstr.h ****   Access to dedicated instructions
  45:platform/cmsis/core/core_cmInstr.h ****   @{
  46:platform/cmsis/core/core_cmInstr.h **** */
  47:platform/cmsis/core/core_cmInstr.h **** 
  48:platform/cmsis/core/core_cmInstr.h **** #if   defined ( __CC_ARM ) /*------------------RealView Compiler -----------------*/
  49:platform/cmsis/core/core_cmInstr.h **** /* ARM armcc specific functions */
  50:platform/cmsis/core/core_cmInstr.h **** 
  51:platform/cmsis/core/core_cmInstr.h **** #if (__ARMCC_VERSION < 400677)
  52:platform/cmsis/core/core_cmInstr.h ****   #error "Please use ARM Compiler Toolchain V4.0.677 or later!"
  53:platform/cmsis/core/core_cmInstr.h **** #endif
  54:platform/cmsis/core/core_cmInstr.h **** 
  55:platform/cmsis/core/core_cmInstr.h **** 
  56:platform/cmsis/core/core_cmInstr.h **** /** \brief  No Operation
  57:platform/cmsis/core/core_cmInstr.h **** 
  58:platform/cmsis/core/core_cmInstr.h ****     No Operation does nothing. This instruction can be used for code alignment purposes.
  59:platform/cmsis/core/core_cmInstr.h ****  */
  60:platform/cmsis/core/core_cmInstr.h **** #define __NOP                             __nop
ARM GAS  /tmp/ccuWOMvw.s 			page 24


  61:platform/cmsis/core/core_cmInstr.h **** 
  62:platform/cmsis/core/core_cmInstr.h **** 
  63:platform/cmsis/core/core_cmInstr.h **** /** \brief  Wait For Interrupt
  64:platform/cmsis/core/core_cmInstr.h **** 
  65:platform/cmsis/core/core_cmInstr.h ****     Wait For Interrupt is a hint instruction that suspends execution
  66:platform/cmsis/core/core_cmInstr.h ****     until one of a number of events occurs.
  67:platform/cmsis/core/core_cmInstr.h ****  */
  68:platform/cmsis/core/core_cmInstr.h **** #define __WFI                             __wfi
  69:platform/cmsis/core/core_cmInstr.h **** 
  70:platform/cmsis/core/core_cmInstr.h **** 
  71:platform/cmsis/core/core_cmInstr.h **** /** \brief  Wait For Event
  72:platform/cmsis/core/core_cmInstr.h **** 
  73:platform/cmsis/core/core_cmInstr.h ****     Wait For Event is a hint instruction that permits the processor to enter
  74:platform/cmsis/core/core_cmInstr.h ****     a low-power state until one of a number of events occurs.
  75:platform/cmsis/core/core_cmInstr.h ****  */
  76:platform/cmsis/core/core_cmInstr.h **** #define __WFE                             __wfe
  77:platform/cmsis/core/core_cmInstr.h **** 
  78:platform/cmsis/core/core_cmInstr.h **** 
  79:platform/cmsis/core/core_cmInstr.h **** /** \brief  Send Event
  80:platform/cmsis/core/core_cmInstr.h **** 
  81:platform/cmsis/core/core_cmInstr.h ****     Send Event is a hint instruction. It causes an event to be signaled to the CPU.
  82:platform/cmsis/core/core_cmInstr.h ****  */
  83:platform/cmsis/core/core_cmInstr.h **** #define __SEV                             __sev
  84:platform/cmsis/core/core_cmInstr.h **** 
  85:platform/cmsis/core/core_cmInstr.h **** 
  86:platform/cmsis/core/core_cmInstr.h **** /** \brief  Instruction Synchronization Barrier
  87:platform/cmsis/core/core_cmInstr.h **** 
  88:platform/cmsis/core/core_cmInstr.h ****     Instruction Synchronization Barrier flushes the pipeline in the processor,
  89:platform/cmsis/core/core_cmInstr.h ****     so that all instructions following the ISB are fetched from cache or
  90:platform/cmsis/core/core_cmInstr.h ****     memory, after the instruction has been completed.
  91:platform/cmsis/core/core_cmInstr.h ****  */
  92:platform/cmsis/core/core_cmInstr.h **** #define __ISB() do {\
  93:platform/cmsis/core/core_cmInstr.h ****                    __schedule_barrier();\
  94:platform/cmsis/core/core_cmInstr.h ****                    __isb(0xF);\
  95:platform/cmsis/core/core_cmInstr.h ****                    __schedule_barrier();\
  96:platform/cmsis/core/core_cmInstr.h ****                 } while (0)
  97:platform/cmsis/core/core_cmInstr.h **** 
  98:platform/cmsis/core/core_cmInstr.h **** /** \brief  Data Synchronization Barrier
  99:platform/cmsis/core/core_cmInstr.h **** 
 100:platform/cmsis/core/core_cmInstr.h ****     This function acts as a special kind of Data Memory Barrier.
 101:platform/cmsis/core/core_cmInstr.h ****     It completes when all explicit memory accesses before this instruction complete.
 102:platform/cmsis/core/core_cmInstr.h ****  */
 103:platform/cmsis/core/core_cmInstr.h **** #define __DSB() do {\
 104:platform/cmsis/core/core_cmInstr.h ****                    __schedule_barrier();\
 105:platform/cmsis/core/core_cmInstr.h ****                    __dsb(0xF);\
 106:platform/cmsis/core/core_cmInstr.h ****                    __schedule_barrier();\
 107:platform/cmsis/core/core_cmInstr.h ****                 } while (0)
 108:platform/cmsis/core/core_cmInstr.h **** 
 109:platform/cmsis/core/core_cmInstr.h **** /** \brief  Data Memory Barrier
 110:platform/cmsis/core/core_cmInstr.h **** 
 111:platform/cmsis/core/core_cmInstr.h ****     This function ensures the apparent order of the explicit memory operations before
 112:platform/cmsis/core/core_cmInstr.h ****     and after the instruction, without ensuring their completion.
 113:platform/cmsis/core/core_cmInstr.h ****  */
 114:platform/cmsis/core/core_cmInstr.h **** #define __DMB() do {\
 115:platform/cmsis/core/core_cmInstr.h ****                    __schedule_barrier();\
 116:platform/cmsis/core/core_cmInstr.h ****                    __dmb(0xF);\
 117:platform/cmsis/core/core_cmInstr.h ****                    __schedule_barrier();\
ARM GAS  /tmp/ccuWOMvw.s 			page 25


 118:platform/cmsis/core/core_cmInstr.h ****                 } while (0)
 119:platform/cmsis/core/core_cmInstr.h **** 
 120:platform/cmsis/core/core_cmInstr.h **** /** \brief  Reverse byte order (32 bit)
 121:platform/cmsis/core/core_cmInstr.h **** 
 122:platform/cmsis/core/core_cmInstr.h ****     This function reverses the byte order in integer value.
 123:platform/cmsis/core/core_cmInstr.h **** 
 124:platform/cmsis/core/core_cmInstr.h ****     \param [in]    value  Value to reverse
 125:platform/cmsis/core/core_cmInstr.h ****     \return               Reversed value
 126:platform/cmsis/core/core_cmInstr.h ****  */
 127:platform/cmsis/core/core_cmInstr.h **** #define __REV                             __rev
 128:platform/cmsis/core/core_cmInstr.h **** 
 129:platform/cmsis/core/core_cmInstr.h **** 
 130:platform/cmsis/core/core_cmInstr.h **** /** \brief  Reverse byte order (16 bit)
 131:platform/cmsis/core/core_cmInstr.h **** 
 132:platform/cmsis/core/core_cmInstr.h ****     This function reverses the byte order in two unsigned short values.
 133:platform/cmsis/core/core_cmInstr.h **** 
 134:platform/cmsis/core/core_cmInstr.h ****     \param [in]    value  Value to reverse
 135:platform/cmsis/core/core_cmInstr.h ****     \return               Reversed value
 136:platform/cmsis/core/core_cmInstr.h ****  */
 137:platform/cmsis/core/core_cmInstr.h **** #ifndef __NO_EMBEDDED_ASM
 138:platform/cmsis/core/core_cmInstr.h **** __attribute__((section(".rev16_text"))) __STATIC_INLINE __ASM uint32_t __REV16(uint32_t value)
 139:platform/cmsis/core/core_cmInstr.h **** {
 140:platform/cmsis/core/core_cmInstr.h ****   rev16 r0, r0
 141:platform/cmsis/core/core_cmInstr.h ****   bx lr
 142:platform/cmsis/core/core_cmInstr.h **** }
 143:platform/cmsis/core/core_cmInstr.h **** #endif
 144:platform/cmsis/core/core_cmInstr.h **** 
 145:platform/cmsis/core/core_cmInstr.h **** /** \brief  Reverse byte order in signed short value
 146:platform/cmsis/core/core_cmInstr.h **** 
 147:platform/cmsis/core/core_cmInstr.h ****     This function reverses the byte order in a signed short value with sign extension to integer.
 148:platform/cmsis/core/core_cmInstr.h **** 
 149:platform/cmsis/core/core_cmInstr.h ****     \param [in]    value  Value to reverse
 150:platform/cmsis/core/core_cmInstr.h ****     \return               Reversed value
 151:platform/cmsis/core/core_cmInstr.h ****  */
 152:platform/cmsis/core/core_cmInstr.h **** #ifndef __NO_EMBEDDED_ASM
 153:platform/cmsis/core/core_cmInstr.h **** __attribute__((section(".revsh_text"))) __STATIC_INLINE __ASM int32_t __REVSH(int32_t value)
 154:platform/cmsis/core/core_cmInstr.h **** {
 155:platform/cmsis/core/core_cmInstr.h ****   revsh r0, r0
 156:platform/cmsis/core/core_cmInstr.h ****   bx lr
 157:platform/cmsis/core/core_cmInstr.h **** }
 158:platform/cmsis/core/core_cmInstr.h **** #endif
 159:platform/cmsis/core/core_cmInstr.h **** 
 160:platform/cmsis/core/core_cmInstr.h **** 
 161:platform/cmsis/core/core_cmInstr.h **** /** \brief  Rotate Right in unsigned value (32 bit)
 162:platform/cmsis/core/core_cmInstr.h **** 
 163:platform/cmsis/core/core_cmInstr.h ****     This function Rotate Right (immediate) provides the value of the contents of a register rotated
 164:platform/cmsis/core/core_cmInstr.h **** 
 165:platform/cmsis/core/core_cmInstr.h ****     \param [in]    value  Value to rotate
 166:platform/cmsis/core/core_cmInstr.h ****     \param [in]    value  Number of Bits to rotate
 167:platform/cmsis/core/core_cmInstr.h ****     \return               Rotated value
 168:platform/cmsis/core/core_cmInstr.h ****  */
 169:platform/cmsis/core/core_cmInstr.h **** #define __ROR                             __ror
 170:platform/cmsis/core/core_cmInstr.h **** 
 171:platform/cmsis/core/core_cmInstr.h **** 
 172:platform/cmsis/core/core_cmInstr.h **** /** \brief  Breakpoint
 173:platform/cmsis/core/core_cmInstr.h **** 
 174:platform/cmsis/core/core_cmInstr.h ****     This function causes the processor to enter Debug state.
ARM GAS  /tmp/ccuWOMvw.s 			page 26


 175:platform/cmsis/core/core_cmInstr.h ****     Debug tools can use this to investigate system state when the instruction at a particular addre
 176:platform/cmsis/core/core_cmInstr.h **** 
 177:platform/cmsis/core/core_cmInstr.h ****     \param [in]    value  is ignored by the processor.
 178:platform/cmsis/core/core_cmInstr.h ****                    If required, a debugger can use it to store additional information about the bre
 179:platform/cmsis/core/core_cmInstr.h ****  */
 180:platform/cmsis/core/core_cmInstr.h **** #define __BKPT(value)                       __breakpoint(value)
 181:platform/cmsis/core/core_cmInstr.h **** 
 182:platform/cmsis/core/core_cmInstr.h **** 
 183:platform/cmsis/core/core_cmInstr.h **** /** \brief  Reverse bit order of value
 184:platform/cmsis/core/core_cmInstr.h **** 
 185:platform/cmsis/core/core_cmInstr.h ****     This function reverses the bit order of the given value.
 186:platform/cmsis/core/core_cmInstr.h **** 
 187:platform/cmsis/core/core_cmInstr.h ****     \param [in]    value  Value to reverse
 188:platform/cmsis/core/core_cmInstr.h ****     \return               Reversed value
 189:platform/cmsis/core/core_cmInstr.h ****  */
 190:platform/cmsis/core/core_cmInstr.h **** #if       (__CORTEX_M >= 0x03) || (__CORTEX_SC >= 300)
 191:platform/cmsis/core/core_cmInstr.h ****   #define __RBIT                          __rbit
 192:platform/cmsis/core/core_cmInstr.h **** #else
 193:platform/cmsis/core/core_cmInstr.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
 194:platform/cmsis/core/core_cmInstr.h **** {
 195:platform/cmsis/core/core_cmInstr.h ****   uint32_t result;
 196:platform/cmsis/core/core_cmInstr.h ****   int32_t s = 4 /*sizeof(v)*/ * 8 - 1; // extra shift needed at end
 197:platform/cmsis/core/core_cmInstr.h **** 
 198:platform/cmsis/core/core_cmInstr.h ****   result = value;                      // r will be reversed bits of v; first get LSB of v
 199:platform/cmsis/core/core_cmInstr.h ****   for (value >>= 1; value; value >>= 1)
 200:platform/cmsis/core/core_cmInstr.h ****   {
 201:platform/cmsis/core/core_cmInstr.h ****     result <<= 1;
 202:platform/cmsis/core/core_cmInstr.h ****     result |= value & 1;
 203:platform/cmsis/core/core_cmInstr.h ****     s--;
 204:platform/cmsis/core/core_cmInstr.h ****   }
 205:platform/cmsis/core/core_cmInstr.h ****   result <<= s;                       // shift when v's highest bits are zero
 206:platform/cmsis/core/core_cmInstr.h ****   return(result);
 207:platform/cmsis/core/core_cmInstr.h **** }
 208:platform/cmsis/core/core_cmInstr.h **** #endif
 209:platform/cmsis/core/core_cmInstr.h **** 
 210:platform/cmsis/core/core_cmInstr.h **** 
 211:platform/cmsis/core/core_cmInstr.h **** /** \brief  Count leading zeros
 212:platform/cmsis/core/core_cmInstr.h **** 
 213:platform/cmsis/core/core_cmInstr.h ****     This function counts the number of leading zeros of a data value.
 214:platform/cmsis/core/core_cmInstr.h **** 
 215:platform/cmsis/core/core_cmInstr.h ****     \param [in]  value  Value to count the leading zeros
 216:platform/cmsis/core/core_cmInstr.h ****     \return             number of leading zeros in value
 217:platform/cmsis/core/core_cmInstr.h ****  */
 218:platform/cmsis/core/core_cmInstr.h **** #define __CLZ                             __clz
 219:platform/cmsis/core/core_cmInstr.h **** 
 220:platform/cmsis/core/core_cmInstr.h **** 
 221:platform/cmsis/core/core_cmInstr.h **** #if       (__CORTEX_M >= 0x03) || (__CORTEX_SC >= 300)
 222:platform/cmsis/core/core_cmInstr.h **** 
 223:platform/cmsis/core/core_cmInstr.h **** /** \brief  LDR Exclusive (8 bit)
 224:platform/cmsis/core/core_cmInstr.h **** 
 225:platform/cmsis/core/core_cmInstr.h ****     This function executes a exclusive LDR instruction for 8 bit value.
 226:platform/cmsis/core/core_cmInstr.h **** 
 227:platform/cmsis/core/core_cmInstr.h ****     \param [in]    ptr  Pointer to data
 228:platform/cmsis/core/core_cmInstr.h ****     \return             value of type uint8_t at (*ptr)
 229:platform/cmsis/core/core_cmInstr.h ****  */
 230:platform/cmsis/core/core_cmInstr.h **** #define __LDREXB(ptr)                     ((uint8_t ) __ldrex(ptr))
 231:platform/cmsis/core/core_cmInstr.h **** 
ARM GAS  /tmp/ccuWOMvw.s 			page 27


 232:platform/cmsis/core/core_cmInstr.h **** 
 233:platform/cmsis/core/core_cmInstr.h **** /** \brief  LDR Exclusive (16 bit)
 234:platform/cmsis/core/core_cmInstr.h **** 
 235:platform/cmsis/core/core_cmInstr.h ****     This function executes a exclusive LDR instruction for 16 bit values.
 236:platform/cmsis/core/core_cmInstr.h **** 
 237:platform/cmsis/core/core_cmInstr.h ****     \param [in]    ptr  Pointer to data
 238:platform/cmsis/core/core_cmInstr.h ****     \return        value of type uint16_t at (*ptr)
 239:platform/cmsis/core/core_cmInstr.h ****  */
 240:platform/cmsis/core/core_cmInstr.h **** #define __LDREXH(ptr)                     ((uint16_t) __ldrex(ptr))
 241:platform/cmsis/core/core_cmInstr.h **** 
 242:platform/cmsis/core/core_cmInstr.h **** 
 243:platform/cmsis/core/core_cmInstr.h **** /** \brief  LDR Exclusive (32 bit)
 244:platform/cmsis/core/core_cmInstr.h **** 
 245:platform/cmsis/core/core_cmInstr.h ****     This function executes a exclusive LDR instruction for 32 bit values.
 246:platform/cmsis/core/core_cmInstr.h **** 
 247:platform/cmsis/core/core_cmInstr.h ****     \param [in]    ptr  Pointer to data
 248:platform/cmsis/core/core_cmInstr.h ****     \return        value of type uint32_t at (*ptr)
 249:platform/cmsis/core/core_cmInstr.h ****  */
 250:platform/cmsis/core/core_cmInstr.h **** #define __LDREXW(ptr)                     ((uint32_t ) __ldrex(ptr))
 251:platform/cmsis/core/core_cmInstr.h **** 
 252:platform/cmsis/core/core_cmInstr.h **** 
 253:platform/cmsis/core/core_cmInstr.h **** /** \brief  STR Exclusive (8 bit)
 254:platform/cmsis/core/core_cmInstr.h **** 
 255:platform/cmsis/core/core_cmInstr.h ****     This function executes a exclusive STR instruction for 8 bit values.
 256:platform/cmsis/core/core_cmInstr.h **** 
 257:platform/cmsis/core/core_cmInstr.h ****     \param [in]  value  Value to store
 258:platform/cmsis/core/core_cmInstr.h ****     \param [in]    ptr  Pointer to location
 259:platform/cmsis/core/core_cmInstr.h ****     \return          0  Function succeeded
 260:platform/cmsis/core/core_cmInstr.h ****     \return          1  Function failed
 261:platform/cmsis/core/core_cmInstr.h ****  */
 262:platform/cmsis/core/core_cmInstr.h **** #define __STREXB(value, ptr)              __strex(value, ptr)
 263:platform/cmsis/core/core_cmInstr.h **** 
 264:platform/cmsis/core/core_cmInstr.h **** 
 265:platform/cmsis/core/core_cmInstr.h **** /** \brief  STR Exclusive (16 bit)
 266:platform/cmsis/core/core_cmInstr.h **** 
 267:platform/cmsis/core/core_cmInstr.h ****     This function executes a exclusive STR instruction for 16 bit values.
 268:platform/cmsis/core/core_cmInstr.h **** 
 269:platform/cmsis/core/core_cmInstr.h ****     \param [in]  value  Value to store
 270:platform/cmsis/core/core_cmInstr.h ****     \param [in]    ptr  Pointer to location
 271:platform/cmsis/core/core_cmInstr.h ****     \return          0  Function succeeded
 272:platform/cmsis/core/core_cmInstr.h ****     \return          1  Function failed
 273:platform/cmsis/core/core_cmInstr.h ****  */
 274:platform/cmsis/core/core_cmInstr.h **** #define __STREXH(value, ptr)              __strex(value, ptr)
 275:platform/cmsis/core/core_cmInstr.h **** 
 276:platform/cmsis/core/core_cmInstr.h **** 
 277:platform/cmsis/core/core_cmInstr.h **** /** \brief  STR Exclusive (32 bit)
 278:platform/cmsis/core/core_cmInstr.h **** 
 279:platform/cmsis/core/core_cmInstr.h ****     This function executes a exclusive STR instruction for 32 bit values.
 280:platform/cmsis/core/core_cmInstr.h **** 
 281:platform/cmsis/core/core_cmInstr.h ****     \param [in]  value  Value to store
 282:platform/cmsis/core/core_cmInstr.h ****     \param [in]    ptr  Pointer to location
 283:platform/cmsis/core/core_cmInstr.h ****     \return          0  Function succeeded
 284:platform/cmsis/core/core_cmInstr.h ****     \return          1  Function failed
 285:platform/cmsis/core/core_cmInstr.h ****  */
 286:platform/cmsis/core/core_cmInstr.h **** #define __STREXW(value, ptr)              __strex(value, ptr)
 287:platform/cmsis/core/core_cmInstr.h **** 
 288:platform/cmsis/core/core_cmInstr.h **** 
ARM GAS  /tmp/ccuWOMvw.s 			page 28


 289:platform/cmsis/core/core_cmInstr.h **** /** \brief  Remove the exclusive lock
 290:platform/cmsis/core/core_cmInstr.h **** 
 291:platform/cmsis/core/core_cmInstr.h ****     This function removes the exclusive lock which is created by LDREX.
 292:platform/cmsis/core/core_cmInstr.h **** 
 293:platform/cmsis/core/core_cmInstr.h ****  */
 294:platform/cmsis/core/core_cmInstr.h **** #define __CLREX                           __clrex
 295:platform/cmsis/core/core_cmInstr.h **** 
 296:platform/cmsis/core/core_cmInstr.h **** 
 297:platform/cmsis/core/core_cmInstr.h **** /** \brief  Signed Saturate
 298:platform/cmsis/core/core_cmInstr.h **** 
 299:platform/cmsis/core/core_cmInstr.h ****     This function saturates a signed value.
 300:platform/cmsis/core/core_cmInstr.h **** 
 301:platform/cmsis/core/core_cmInstr.h ****     \param [in]  value  Value to be saturated
 302:platform/cmsis/core/core_cmInstr.h ****     \param [in]    sat  Bit position to saturate to (1..32)
 303:platform/cmsis/core/core_cmInstr.h ****     \return             Saturated value
 304:platform/cmsis/core/core_cmInstr.h ****  */
 305:platform/cmsis/core/core_cmInstr.h **** #define __SSAT                            __ssat
 306:platform/cmsis/core/core_cmInstr.h **** 
 307:platform/cmsis/core/core_cmInstr.h **** 
 308:platform/cmsis/core/core_cmInstr.h **** /** \brief  Unsigned Saturate
 309:platform/cmsis/core/core_cmInstr.h **** 
 310:platform/cmsis/core/core_cmInstr.h ****     This function saturates an unsigned value.
 311:platform/cmsis/core/core_cmInstr.h **** 
 312:platform/cmsis/core/core_cmInstr.h ****     \param [in]  value  Value to be saturated
 313:platform/cmsis/core/core_cmInstr.h ****     \param [in]    sat  Bit position to saturate to (0..31)
 314:platform/cmsis/core/core_cmInstr.h ****     \return             Saturated value
 315:platform/cmsis/core/core_cmInstr.h ****  */
 316:platform/cmsis/core/core_cmInstr.h **** #define __USAT                            __usat
 317:platform/cmsis/core/core_cmInstr.h **** 
 318:platform/cmsis/core/core_cmInstr.h **** 
 319:platform/cmsis/core/core_cmInstr.h **** /** \brief  Rotate Right with Extend (32 bit)
 320:platform/cmsis/core/core_cmInstr.h **** 
 321:platform/cmsis/core/core_cmInstr.h ****     This function moves each bit of a bitstring right by one bit.
 322:platform/cmsis/core/core_cmInstr.h ****     The carry input is shifted in at the left end of the bitstring.
 323:platform/cmsis/core/core_cmInstr.h **** 
 324:platform/cmsis/core/core_cmInstr.h ****     \param [in]    value  Value to rotate
 325:platform/cmsis/core/core_cmInstr.h ****     \return               Rotated value
 326:platform/cmsis/core/core_cmInstr.h ****  */
 327:platform/cmsis/core/core_cmInstr.h **** #ifndef __NO_EMBEDDED_ASM
 328:platform/cmsis/core/core_cmInstr.h **** __attribute__((section(".rrx_text"))) __STATIC_INLINE __ASM uint32_t __RRX(uint32_t value)
 329:platform/cmsis/core/core_cmInstr.h **** {
 330:platform/cmsis/core/core_cmInstr.h ****   rrx r0, r0
 331:platform/cmsis/core/core_cmInstr.h ****   bx lr
 332:platform/cmsis/core/core_cmInstr.h **** }
 333:platform/cmsis/core/core_cmInstr.h **** #endif
 334:platform/cmsis/core/core_cmInstr.h **** 
 335:platform/cmsis/core/core_cmInstr.h **** 
 336:platform/cmsis/core/core_cmInstr.h **** /** \brief  LDRT Unprivileged (8 bit)
 337:platform/cmsis/core/core_cmInstr.h **** 
 338:platform/cmsis/core/core_cmInstr.h ****     This function executes a Unprivileged LDRT instruction for 8 bit value.
 339:platform/cmsis/core/core_cmInstr.h **** 
 340:platform/cmsis/core/core_cmInstr.h ****     \param [in]    ptr  Pointer to data
 341:platform/cmsis/core/core_cmInstr.h ****     \return             value of type uint8_t at (*ptr)
 342:platform/cmsis/core/core_cmInstr.h ****  */
 343:platform/cmsis/core/core_cmInstr.h **** #define __LDRBT(ptr)                      ((uint8_t )  __ldrt(ptr))
 344:platform/cmsis/core/core_cmInstr.h **** 
 345:platform/cmsis/core/core_cmInstr.h **** 
ARM GAS  /tmp/ccuWOMvw.s 			page 29


 346:platform/cmsis/core/core_cmInstr.h **** /** \brief  LDRT Unprivileged (16 bit)
 347:platform/cmsis/core/core_cmInstr.h **** 
 348:platform/cmsis/core/core_cmInstr.h ****     This function executes a Unprivileged LDRT instruction for 16 bit values.
 349:platform/cmsis/core/core_cmInstr.h **** 
 350:platform/cmsis/core/core_cmInstr.h ****     \param [in]    ptr  Pointer to data
 351:platform/cmsis/core/core_cmInstr.h ****     \return        value of type uint16_t at (*ptr)
 352:platform/cmsis/core/core_cmInstr.h ****  */
 353:platform/cmsis/core/core_cmInstr.h **** #define __LDRHT(ptr)                      ((uint16_t)  __ldrt(ptr))
 354:platform/cmsis/core/core_cmInstr.h **** 
 355:platform/cmsis/core/core_cmInstr.h **** 
 356:platform/cmsis/core/core_cmInstr.h **** /** \brief  LDRT Unprivileged (32 bit)
 357:platform/cmsis/core/core_cmInstr.h **** 
 358:platform/cmsis/core/core_cmInstr.h ****     This function executes a Unprivileged LDRT instruction for 32 bit values.
 359:platform/cmsis/core/core_cmInstr.h **** 
 360:platform/cmsis/core/core_cmInstr.h ****     \param [in]    ptr  Pointer to data
 361:platform/cmsis/core/core_cmInstr.h ****     \return        value of type uint32_t at (*ptr)
 362:platform/cmsis/core/core_cmInstr.h ****  */
 363:platform/cmsis/core/core_cmInstr.h **** #define __LDRT(ptr)                       ((uint32_t ) __ldrt(ptr))
 364:platform/cmsis/core/core_cmInstr.h **** 
 365:platform/cmsis/core/core_cmInstr.h **** 
 366:platform/cmsis/core/core_cmInstr.h **** /** \brief  STRT Unprivileged (8 bit)
 367:platform/cmsis/core/core_cmInstr.h **** 
 368:platform/cmsis/core/core_cmInstr.h ****     This function executes a Unprivileged STRT instruction for 8 bit values.
 369:platform/cmsis/core/core_cmInstr.h **** 
 370:platform/cmsis/core/core_cmInstr.h ****     \param [in]  value  Value to store
 371:platform/cmsis/core/core_cmInstr.h ****     \param [in]    ptr  Pointer to location
 372:platform/cmsis/core/core_cmInstr.h ****  */
 373:platform/cmsis/core/core_cmInstr.h **** #define __STRBT(value, ptr)               __strt(value, ptr)
 374:platform/cmsis/core/core_cmInstr.h **** 
 375:platform/cmsis/core/core_cmInstr.h **** 
 376:platform/cmsis/core/core_cmInstr.h **** /** \brief  STRT Unprivileged (16 bit)
 377:platform/cmsis/core/core_cmInstr.h **** 
 378:platform/cmsis/core/core_cmInstr.h ****     This function executes a Unprivileged STRT instruction for 16 bit values.
 379:platform/cmsis/core/core_cmInstr.h **** 
 380:platform/cmsis/core/core_cmInstr.h ****     \param [in]  value  Value to store
 381:platform/cmsis/core/core_cmInstr.h ****     \param [in]    ptr  Pointer to location
 382:platform/cmsis/core/core_cmInstr.h ****  */
 383:platform/cmsis/core/core_cmInstr.h **** #define __STRHT(value, ptr)               __strt(value, ptr)
 384:platform/cmsis/core/core_cmInstr.h **** 
 385:platform/cmsis/core/core_cmInstr.h **** 
 386:platform/cmsis/core/core_cmInstr.h **** /** \brief  STRT Unprivileged (32 bit)
 387:platform/cmsis/core/core_cmInstr.h **** 
 388:platform/cmsis/core/core_cmInstr.h ****     This function executes a Unprivileged STRT instruction for 32 bit values.
 389:platform/cmsis/core/core_cmInstr.h **** 
 390:platform/cmsis/core/core_cmInstr.h ****     \param [in]  value  Value to store
 391:platform/cmsis/core/core_cmInstr.h ****     \param [in]    ptr  Pointer to location
 392:platform/cmsis/core/core_cmInstr.h ****  */
 393:platform/cmsis/core/core_cmInstr.h **** #define __STRT(value, ptr)                __strt(value, ptr)
 394:platform/cmsis/core/core_cmInstr.h **** 
 395:platform/cmsis/core/core_cmInstr.h **** #endif /* (__CORTEX_M >= 0x03) || (__CORTEX_SC >= 300) */
 396:platform/cmsis/core/core_cmInstr.h **** 
 397:platform/cmsis/core/core_cmInstr.h **** 
 398:platform/cmsis/core/core_cmInstr.h **** #elif defined ( __GNUC__ ) /*------------------ GNU Compiler ---------------------*/
 399:platform/cmsis/core/core_cmInstr.h **** /* GNU gcc specific functions */
 400:platform/cmsis/core/core_cmInstr.h **** 
 401:platform/cmsis/core/core_cmInstr.h **** /* Define macros for porting to both thumb1 and thumb2.
 402:platform/cmsis/core/core_cmInstr.h ****  * For thumb1, use low register (r0-r7), specified by constrant "l"
ARM GAS  /tmp/ccuWOMvw.s 			page 30


 403:platform/cmsis/core/core_cmInstr.h ****  * Otherwise, use general registers, specified by constrant "r" */
 404:platform/cmsis/core/core_cmInstr.h **** #if defined (__thumb__) && !defined (__thumb2__)
 405:platform/cmsis/core/core_cmInstr.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 406:platform/cmsis/core/core_cmInstr.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 407:platform/cmsis/core/core_cmInstr.h **** #else
 408:platform/cmsis/core/core_cmInstr.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 409:platform/cmsis/core/core_cmInstr.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 410:platform/cmsis/core/core_cmInstr.h **** #endif
 411:platform/cmsis/core/core_cmInstr.h **** 
 412:platform/cmsis/core/core_cmInstr.h **** /** \brief  No Operation
 413:platform/cmsis/core/core_cmInstr.h **** 
 414:platform/cmsis/core/core_cmInstr.h ****     No Operation does nothing. This instruction can be used for code alignment purposes.
 415:platform/cmsis/core/core_cmInstr.h ****  */
 416:platform/cmsis/core/core_cmInstr.h **** __attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
 417:platform/cmsis/core/core_cmInstr.h **** {
 418:platform/cmsis/core/core_cmInstr.h ****   __ASM volatile ("nop");
 419:platform/cmsis/core/core_cmInstr.h **** }
 420:platform/cmsis/core/core_cmInstr.h **** 
 421:platform/cmsis/core/core_cmInstr.h **** 
 422:platform/cmsis/core/core_cmInstr.h **** /** \brief  Wait For Interrupt
 423:platform/cmsis/core/core_cmInstr.h **** 
 424:platform/cmsis/core/core_cmInstr.h ****     Wait For Interrupt is a hint instruction that suspends execution
 425:platform/cmsis/core/core_cmInstr.h ****     until one of a number of events occurs.
 426:platform/cmsis/core/core_cmInstr.h ****  */
 427:platform/cmsis/core/core_cmInstr.h **** __attribute__((always_inline)) __STATIC_INLINE void __WFI(void)
 428:platform/cmsis/core/core_cmInstr.h **** {
 429:platform/cmsis/core/core_cmInstr.h ****   __ASM volatile ("wfi");
 430:platform/cmsis/core/core_cmInstr.h **** }
 431:platform/cmsis/core/core_cmInstr.h **** 
 432:platform/cmsis/core/core_cmInstr.h **** 
 433:platform/cmsis/core/core_cmInstr.h **** /** \brief  Wait For Event
 434:platform/cmsis/core/core_cmInstr.h **** 
 435:platform/cmsis/core/core_cmInstr.h ****     Wait For Event is a hint instruction that permits the processor to enter
 436:platform/cmsis/core/core_cmInstr.h ****     a low-power state until one of a number of events occurs.
 437:platform/cmsis/core/core_cmInstr.h ****  */
 438:platform/cmsis/core/core_cmInstr.h **** __attribute__((always_inline)) __STATIC_INLINE void __WFE(void)
 436              		.loc 2 438 53 view .LVU91
 437              	.LBB13:
 439:platform/cmsis/core/core_cmInstr.h **** {
 440:platform/cmsis/core/core_cmInstr.h ****   __ASM volatile ("wfe");
 438              		.loc 2 440 3 view .LVU92
 439              		.syntax unified
 440              	@ 440 "platform/cmsis/core/core_cmInstr.h" 1
 441 001e 20BF     		wfe
 442              	@ 0 "" 2
 443              		.thumb
 444              		.syntax unified
 445              	.L37:
 446              	.LBE13:
 447              	.LBE12:
 840:platform/driver/src/stm32f4xx_pwr.c ****   }
 841:platform/driver/src/stm32f4xx_pwr.c ****   /* Reset SLEEPDEEP bit of Cortex System Control Register */
 842:platform/driver/src/stm32f4xx_pwr.c ****   SCB->SCR &= (uint32_t)~((uint32_t)SCB_SCR_SLEEPDEEP_Msk);  
 448              		.loc 1 842 3 view .LVU93
 449              		.loc 1 842 12 is_stmt 0 view .LVU94
 450 0020 044A     		ldr	r2, .L39+4
 451 0022 1369     		ldr	r3, [r2, #16]
ARM GAS  /tmp/ccuWOMvw.s 			page 31


 452 0024 23F00403 		bic	r3, r3, #4
 453 0028 1361     		str	r3, [r2, #16]
 843:platform/driver/src/stm32f4xx_pwr.c **** }
 454              		.loc 1 843 1 view .LVU95
 455 002a 7047     		bx	lr
 456              	.L38:
 834:platform/driver/src/stm32f4xx_pwr.c ****   }
 457              		.loc 1 834 5 is_stmt 1 view .LVU96
 458              	.LBB14:
 459              	.LBI14:
 427:platform/cmsis/core/core_cmInstr.h **** {
 460              		.loc 2 427 53 view .LVU97
 461              	.LBB15:
 429:platform/cmsis/core/core_cmInstr.h **** }
 462              		.loc 2 429 3 view .LVU98
 463              		.syntax unified
 464              	@ 429 "platform/cmsis/core/core_cmInstr.h" 1
 465 002c 30BF     		wfi
 466              	@ 0 "" 2
 430:platform/cmsis/core/core_cmInstr.h **** 
 467              		.loc 2 430 1 is_stmt 0 view .LVU99
 468              		.thumb
 469              		.syntax unified
 470 002e F7E7     		b	.L37
 471              	.L40:
 472              		.align	2
 473              	.L39:
 474 0030 00700040 		.word	1073770496
 475 0034 00ED00E0 		.word	-536810240
 476              	.LBE15:
 477              	.LBE14:
 478              		.cfi_endproc
 479              	.LFE134:
 481              		.section	.text.PWR_EnterUnderDriveSTOPMode,"ax",%progbits
 482              		.align	1
 483              		.global	PWR_EnterUnderDriveSTOPMode
 484              		.syntax unified
 485              		.thumb
 486              		.thumb_func
 488              	PWR_EnterUnderDriveSTOPMode:
 489              	.LVL25:
 490              	.LFB135:
 844:platform/driver/src/stm32f4xx_pwr.c **** 
 845:platform/driver/src/stm32f4xx_pwr.c **** /**
 846:platform/driver/src/stm32f4xx_pwr.c ****   * @brief  Enters in Under-Drive STOP mode.
 847:platform/driver/src/stm32f4xx_pwr.c ****   *  
 848:platform/driver/src/stm32f4xx_pwr.c ****   * @note   This mode is only available for STM32F42xxx/STM3243xxx devices. 
 849:platform/driver/src/stm32f4xx_pwr.c ****   * 
 850:platform/driver/src/stm32f4xx_pwr.c ****   * @note    This mode can be selected only when the Under-Drive is already active 
 851:platform/driver/src/stm32f4xx_pwr.c ****   *         
 852:platform/driver/src/stm32f4xx_pwr.c ****   * @note   In Stop mode, all I/O pins keep the same state as in Run mode.
 853:platform/driver/src/stm32f4xx_pwr.c ****   * @note   When exiting Stop mode by issuing an interrupt or a wakeup event, 
 854:platform/driver/src/stm32f4xx_pwr.c ****   *         the HSI RC oscillator is selected as system clock.
 855:platform/driver/src/stm32f4xx_pwr.c ****   * @note   When the voltage regulator operates in low power mode, an additional 
 856:platform/driver/src/stm32f4xx_pwr.c ****   *         startup delay is incurred when waking up from Stop mode. 
 857:platform/driver/src/stm32f4xx_pwr.c ****   *         By keeping the internal regulator ON during Stop mode, the consumption 
 858:platform/driver/src/stm32f4xx_pwr.c ****   *         is higher although the startup time is reduced.
ARM GAS  /tmp/ccuWOMvw.s 			page 32


 859:platform/driver/src/stm32f4xx_pwr.c ****   *     
 860:platform/driver/src/stm32f4xx_pwr.c ****   * @param  PWR_Regulator: specifies the regulator state in STOP mode.
 861:platform/driver/src/stm32f4xx_pwr.c ****   *          This parameter can be one of the following values:
 862:platform/driver/src/stm32f4xx_pwr.c ****   *            @arg PWR_MainRegulator_UnderDrive_ON:  Main Regulator in under-drive mode 
 863:platform/driver/src/stm32f4xx_pwr.c ****   *                 and Flash memory in power-down when the device is in Stop under-drive mode
 864:platform/driver/src/stm32f4xx_pwr.c ****   *            @arg PWR_LowPowerRegulator_UnderDrive_ON:  Low Power Regulator in under-drive mode 
 865:platform/driver/src/stm32f4xx_pwr.c ****   *                and Flash memory in power-down when the device is in Stop under-drive mode
 866:platform/driver/src/stm32f4xx_pwr.c ****   * @param  PWR_STOPEntry: specifies if STOP mode in entered with WFI or WFE instruction.
 867:platform/driver/src/stm32f4xx_pwr.c ****   *          This parameter can be one of the following values:
 868:platform/driver/src/stm32f4xx_pwr.c ****   *            @arg PWR_STOPEntry_WFI: enter STOP mode with WFI instruction
 869:platform/driver/src/stm32f4xx_pwr.c ****   *            @arg PWR_STOPEntry_WFE: enter STOP mode with WFE instruction
 870:platform/driver/src/stm32f4xx_pwr.c ****   * @retval None
 871:platform/driver/src/stm32f4xx_pwr.c ****   */
 872:platform/driver/src/stm32f4xx_pwr.c **** void PWR_EnterUnderDriveSTOPMode(uint32_t PWR_Regulator, uint8_t PWR_STOPEntry)
 873:platform/driver/src/stm32f4xx_pwr.c **** {
 491              		.loc 1 873 1 is_stmt 1 view -0
 492              		.cfi_startproc
 493              		@ args = 0, pretend = 0, frame = 0
 494              		@ frame_needed = 0, uses_anonymous_args = 0
 495              		@ link register save eliminated.
 874:platform/driver/src/stm32f4xx_pwr.c ****   uint32_t tmpreg = 0;
 496              		.loc 1 874 3 view .LVU101
 875:platform/driver/src/stm32f4xx_pwr.c ****   
 876:platform/driver/src/stm32f4xx_pwr.c ****   /* Check the parameters */
 877:platform/driver/src/stm32f4xx_pwr.c ****   assert_param(IS_PWR_REGULATOR_UNDERDRIVE(PWR_Regulator));
 497              		.loc 1 877 3 view .LVU102
 878:platform/driver/src/stm32f4xx_pwr.c ****   assert_param(IS_PWR_STOP_ENTRY(PWR_STOPEntry));
 498              		.loc 1 878 3 view .LVU103
 879:platform/driver/src/stm32f4xx_pwr.c ****   
 880:platform/driver/src/stm32f4xx_pwr.c ****   /* Select the regulator state in STOP mode ---------------------------------*/
 881:platform/driver/src/stm32f4xx_pwr.c ****   tmpreg = PWR->CR;
 499              		.loc 1 881 3 view .LVU104
 500              		.loc 1 881 10 is_stmt 0 view .LVU105
 501 0000 0B4A     		ldr	r2, .L45
 502 0002 1368     		ldr	r3, [r2]
 503              	.LVL26:
 882:platform/driver/src/stm32f4xx_pwr.c ****   /* Clear PDDS and LPDS bits */
 883:platform/driver/src/stm32f4xx_pwr.c ****   tmpreg &= CR_DS_MASK;
 504              		.loc 1 883 3 is_stmt 1 view .LVU106
 505              		.loc 1 883 10 is_stmt 0 view .LVU107
 506 0004 23F44063 		bic	r3, r3, #3072
 507              	.LVL27:
 508              		.loc 1 883 10 view .LVU108
 509 0008 23F00303 		bic	r3, r3, #3
 510              	.LVL28:
 884:platform/driver/src/stm32f4xx_pwr.c ****   
 885:platform/driver/src/stm32f4xx_pwr.c ****   /* Set LPDS, MRLUDS and LPLUDS bits according to PWR_Regulator value */
 886:platform/driver/src/stm32f4xx_pwr.c ****   tmpreg |= PWR_Regulator;
 511              		.loc 1 886 3 is_stmt 1 view .LVU109
 512              		.loc 1 886 10 is_stmt 0 view .LVU110
 513 000c 0343     		orrs	r3, r3, r0
 514              	.LVL29:
 887:platform/driver/src/stm32f4xx_pwr.c ****   
 888:platform/driver/src/stm32f4xx_pwr.c ****   /* Store the new value */
 889:platform/driver/src/stm32f4xx_pwr.c ****   PWR->CR = tmpreg;
 515              		.loc 1 889 3 is_stmt 1 view .LVU111
 516              		.loc 1 889 11 is_stmt 0 view .LVU112
ARM GAS  /tmp/ccuWOMvw.s 			page 33


 517 000e 1360     		str	r3, [r2]
 890:platform/driver/src/stm32f4xx_pwr.c ****   
 891:platform/driver/src/stm32f4xx_pwr.c ****   /* Set SLEEPDEEP bit of Cortex System Control Register */
 892:platform/driver/src/stm32f4xx_pwr.c ****   SCB->SCR |= SCB_SCR_SLEEPDEEP_Msk;
 518              		.loc 1 892 3 is_stmt 1 view .LVU113
 519              		.loc 1 892 12 is_stmt 0 view .LVU114
 520 0010 084A     		ldr	r2, .L45+4
 521 0012 1369     		ldr	r3, [r2, #16]
 522              	.LVL30:
 523              		.loc 1 892 12 view .LVU115
 524 0014 43F00403 		orr	r3, r3, #4
 525 0018 1361     		str	r3, [r2, #16]
 526              	.LVL31:
 893:platform/driver/src/stm32f4xx_pwr.c ****   
 894:platform/driver/src/stm32f4xx_pwr.c ****   /* Select STOP mode entry --------------------------------------------------*/
 895:platform/driver/src/stm32f4xx_pwr.c ****   if(PWR_STOPEntry == PWR_STOPEntry_WFI)
 527              		.loc 1 895 3 is_stmt 1 view .LVU116
 528              		.loc 1 895 5 is_stmt 0 view .LVU117
 529 001a 0129     		cmp	r1, #1
 530 001c 06D0     		beq	.L44
 896:platform/driver/src/stm32f4xx_pwr.c ****   {   
 897:platform/driver/src/stm32f4xx_pwr.c ****     /* Request Wait For Interrupt */
 898:platform/driver/src/stm32f4xx_pwr.c ****     __WFI();
 899:platform/driver/src/stm32f4xx_pwr.c ****   }
 900:platform/driver/src/stm32f4xx_pwr.c ****   else
 901:platform/driver/src/stm32f4xx_pwr.c ****   {
 902:platform/driver/src/stm32f4xx_pwr.c ****     /* Request Wait For Event */
 903:platform/driver/src/stm32f4xx_pwr.c ****     __WFE();
 531              		.loc 1 903 5 is_stmt 1 view .LVU118
 532              	.LBB16:
 533              	.LBI16:
 438:platform/cmsis/core/core_cmInstr.h **** {
 534              		.loc 2 438 53 view .LVU119
 535              	.LBB17:
 536              		.loc 2 440 3 view .LVU120
 537              		.syntax unified
 538              	@ 440 "platform/cmsis/core/core_cmInstr.h" 1
 539 001e 20BF     		wfe
 540              	@ 0 "" 2
 541              		.thumb
 542              		.syntax unified
 543              	.L43:
 544              	.LBE17:
 545              	.LBE16:
 904:platform/driver/src/stm32f4xx_pwr.c ****   }
 905:platform/driver/src/stm32f4xx_pwr.c ****   /* Reset SLEEPDEEP bit of Cortex System Control Register */
 906:platform/driver/src/stm32f4xx_pwr.c ****   SCB->SCR &= (uint32_t)~((uint32_t)SCB_SCR_SLEEPDEEP_Msk);  
 546              		.loc 1 906 3 view .LVU121
 547              		.loc 1 906 12 is_stmt 0 view .LVU122
 548 0020 044A     		ldr	r2, .L45+4
 549 0022 1369     		ldr	r3, [r2, #16]
 550 0024 23F00403 		bic	r3, r3, #4
 551 0028 1361     		str	r3, [r2, #16]
 907:platform/driver/src/stm32f4xx_pwr.c **** }
 552              		.loc 1 907 1 view .LVU123
 553 002a 7047     		bx	lr
 554              	.L44:
ARM GAS  /tmp/ccuWOMvw.s 			page 34


 898:platform/driver/src/stm32f4xx_pwr.c ****   }
 555              		.loc 1 898 5 is_stmt 1 view .LVU124
 556              	.LBB18:
 557              	.LBI18:
 427:platform/cmsis/core/core_cmInstr.h **** {
 558              		.loc 2 427 53 view .LVU125
 559              	.LBB19:
 429:platform/cmsis/core/core_cmInstr.h **** }
 560              		.loc 2 429 3 view .LVU126
 561              		.syntax unified
 562              	@ 429 "platform/cmsis/core/core_cmInstr.h" 1
 563 002c 30BF     		wfi
 564              	@ 0 "" 2
 430:platform/cmsis/core/core_cmInstr.h **** 
 565              		.loc 2 430 1 is_stmt 0 view .LVU127
 566              		.thumb
 567              		.syntax unified
 568 002e F7E7     		b	.L43
 569              	.L46:
 570              		.align	2
 571              	.L45:
 572 0030 00700040 		.word	1073770496
 573 0034 00ED00E0 		.word	-536810240
 574              	.LBE19:
 575              	.LBE18:
 576              		.cfi_endproc
 577              	.LFE135:
 579              		.section	.text.PWR_EnterSTANDBYMode,"ax",%progbits
 580              		.align	1
 581              		.global	PWR_EnterSTANDBYMode
 582              		.syntax unified
 583              		.thumb
 584              		.thumb_func
 586              	PWR_EnterSTANDBYMode:
 587              	.LFB136:
 908:platform/driver/src/stm32f4xx_pwr.c **** 
 909:platform/driver/src/stm32f4xx_pwr.c **** /**
 910:platform/driver/src/stm32f4xx_pwr.c ****   * @brief  Enters STANDBY mode.
 911:platform/driver/src/stm32f4xx_pwr.c ****   * @note   In Standby mode, all I/O pins are high impedance except for:
 912:platform/driver/src/stm32f4xx_pwr.c ****   *          - Reset pad (still available) 
 913:platform/driver/src/stm32f4xx_pwr.c ****   *          - RTC_AF1 pin (PC13) if configured for tamper, time-stamp, RTC 
 914:platform/driver/src/stm32f4xx_pwr.c ****   *            Alarm out, or RTC clock calibration out.
 915:platform/driver/src/stm32f4xx_pwr.c ****   *          - RTC_AF2 pin (PI8) if configured for tamper or time-stamp.  
 916:platform/driver/src/stm32f4xx_pwr.c ****   *          - WKUP pin 1 (PA0) if enabled.
 917:platform/driver/src/stm32f4xx_pwr.c ****   * @note   The Wakeup flag (WUF) need to be cleared at application level before to call this funct
 918:platform/driver/src/stm32f4xx_pwr.c ****   * @param  None
 919:platform/driver/src/stm32f4xx_pwr.c ****   * @retval None
 920:platform/driver/src/stm32f4xx_pwr.c ****   */
 921:platform/driver/src/stm32f4xx_pwr.c **** void PWR_EnterSTANDBYMode(void)
 922:platform/driver/src/stm32f4xx_pwr.c **** {
 588              		.loc 1 922 1 is_stmt 1 view -0
 589              		.cfi_startproc
 590              		@ args = 0, pretend = 0, frame = 0
 591              		@ frame_needed = 0, uses_anonymous_args = 0
 592              		@ link register save eliminated.
 923:platform/driver/src/stm32f4xx_pwr.c ****   /* Select STANDBY mode */
 924:platform/driver/src/stm32f4xx_pwr.c ****   PWR->CR |= PWR_CR_PDDS;
ARM GAS  /tmp/ccuWOMvw.s 			page 35


 593              		.loc 1 924 3 view .LVU129
 594              		.loc 1 924 11 is_stmt 0 view .LVU130
 595 0000 054A     		ldr	r2, .L48
 596 0002 1368     		ldr	r3, [r2]
 597 0004 43F00203 		orr	r3, r3, #2
 598 0008 1360     		str	r3, [r2]
 925:platform/driver/src/stm32f4xx_pwr.c ****   
 926:platform/driver/src/stm32f4xx_pwr.c ****   /* Set SLEEPDEEP bit of Cortex System Control Register */
 927:platform/driver/src/stm32f4xx_pwr.c ****   SCB->SCR |= SCB_SCR_SLEEPDEEP_Msk;
 599              		.loc 1 927 3 is_stmt 1 view .LVU131
 600              		.loc 1 927 12 is_stmt 0 view .LVU132
 601 000a 044A     		ldr	r2, .L48+4
 602 000c 1369     		ldr	r3, [r2, #16]
 603 000e 43F00403 		orr	r3, r3, #4
 604 0012 1361     		str	r3, [r2, #16]
 928:platform/driver/src/stm32f4xx_pwr.c ****   
 929:platform/driver/src/stm32f4xx_pwr.c ****   /* This option is used to ensure that store operations are completed */
 930:platform/driver/src/stm32f4xx_pwr.c **** #if defined ( __CC_ARM   )
 931:platform/driver/src/stm32f4xx_pwr.c ****   __force_stores();
 932:platform/driver/src/stm32f4xx_pwr.c **** #endif
 933:platform/driver/src/stm32f4xx_pwr.c ****   /* Request Wait For Interrupt */
 934:platform/driver/src/stm32f4xx_pwr.c ****   __WFI();
 605              		.loc 1 934 3 is_stmt 1 view .LVU133
 606              	.LBB20:
 607              	.LBI20:
 427:platform/cmsis/core/core_cmInstr.h **** {
 608              		.loc 2 427 53 view .LVU134
 609              	.LBB21:
 429:platform/cmsis/core/core_cmInstr.h **** }
 610              		.loc 2 429 3 view .LVU135
 611              		.syntax unified
 612              	@ 429 "platform/cmsis/core/core_cmInstr.h" 1
 613 0014 30BF     		wfi
 614              	@ 0 "" 2
 615              		.thumb
 616              		.syntax unified
 617              	.LBE21:
 618              	.LBE20:
 935:platform/driver/src/stm32f4xx_pwr.c **** }
 619              		.loc 1 935 1 is_stmt 0 view .LVU136
 620 0016 7047     		bx	lr
 621              	.L49:
 622              		.align	2
 623              	.L48:
 624 0018 00700040 		.word	1073770496
 625 001c 00ED00E0 		.word	-536810240
 626              		.cfi_endproc
 627              	.LFE136:
 629              		.section	.text.PWR_GetFlagStatus,"ax",%progbits
 630              		.align	1
 631              		.global	PWR_GetFlagStatus
 632              		.syntax unified
 633              		.thumb
 634              		.thumb_func
 636              	PWR_GetFlagStatus:
 637              	.LVL32:
 638              	.LFB137:
ARM GAS  /tmp/ccuWOMvw.s 			page 36


 936:platform/driver/src/stm32f4xx_pwr.c **** 
 937:platform/driver/src/stm32f4xx_pwr.c **** /**
 938:platform/driver/src/stm32f4xx_pwr.c ****   * @}
 939:platform/driver/src/stm32f4xx_pwr.c ****   */
 940:platform/driver/src/stm32f4xx_pwr.c **** 
 941:platform/driver/src/stm32f4xx_pwr.c **** /** @defgroup PWR_Group7 Flags management functions
 942:platform/driver/src/stm32f4xx_pwr.c ****   *  @brief   Flags management functions 
 943:platform/driver/src/stm32f4xx_pwr.c ****   *
 944:platform/driver/src/stm32f4xx_pwr.c **** @verbatim   
 945:platform/driver/src/stm32f4xx_pwr.c ****  ===============================================================================
 946:platform/driver/src/stm32f4xx_pwr.c ****                     ##### Flags management functions #####
 947:platform/driver/src/stm32f4xx_pwr.c ****  ===============================================================================  
 948:platform/driver/src/stm32f4xx_pwr.c **** 
 949:platform/driver/src/stm32f4xx_pwr.c **** @endverbatim
 950:platform/driver/src/stm32f4xx_pwr.c ****   * @{
 951:platform/driver/src/stm32f4xx_pwr.c ****   */
 952:platform/driver/src/stm32f4xx_pwr.c **** 
 953:platform/driver/src/stm32f4xx_pwr.c **** /**
 954:platform/driver/src/stm32f4xx_pwr.c ****   * @brief  Checks whether the specified PWR flag is set or not.
 955:platform/driver/src/stm32f4xx_pwr.c ****   * @param  PWR_FLAG: specifies the flag to check.
 956:platform/driver/src/stm32f4xx_pwr.c ****   *          This parameter can be one of the following values:
 957:platform/driver/src/stm32f4xx_pwr.c ****   *            @arg PWR_FLAG_WU: Wake Up flag. This flag indicates that a wakeup event 
 958:platform/driver/src/stm32f4xx_pwr.c ****   *                  was received from the WKUP pin or from the RTC alarm (Alarm A 
 959:platform/driver/src/stm32f4xx_pwr.c ****   *                  or Alarm B), RTC Tamper event, RTC TimeStamp event or RTC Wakeup.
 960:platform/driver/src/stm32f4xx_pwr.c ****   *                  An additional wakeup event is detected if the WKUP pin is enabled 
 961:platform/driver/src/stm32f4xx_pwr.c ****   *                  (by setting the EWUP bit) when the WKUP pin level is already high.  
 962:platform/driver/src/stm32f4xx_pwr.c ****   *            @arg PWR_FLAG_SB: StandBy flag. This flag indicates that the system was
 963:platform/driver/src/stm32f4xx_pwr.c ****   *                  resumed from StandBy mode.    
 964:platform/driver/src/stm32f4xx_pwr.c ****   *            @arg PWR_FLAG_PVDO: PVD Output. This flag is valid only if PVD is enabled 
 965:platform/driver/src/stm32f4xx_pwr.c ****   *                  by the PWR_PVDCmd() function. The PVD is stopped by Standby mode 
 966:platform/driver/src/stm32f4xx_pwr.c ****   *                  For this reason, this bit is equal to 0 after Standby or reset
 967:platform/driver/src/stm32f4xx_pwr.c ****   *                  until the PVDE bit is set.
 968:platform/driver/src/stm32f4xx_pwr.c ****   *            @arg PWR_FLAG_BRR: Backup regulator ready flag. This bit is not reset 
 969:platform/driver/src/stm32f4xx_pwr.c ****   *                  when the device wakes up from Standby mode or by a system reset 
 970:platform/driver/src/stm32f4xx_pwr.c ****   *                  or power reset.  
 971:platform/driver/src/stm32f4xx_pwr.c ****   *            @arg PWR_FLAG_VOSRDY: This flag indicates that the Regulator voltage 
 972:platform/driver/src/stm32f4xx_pwr.c ****   *                 scaling output selection is ready.
 973:platform/driver/src/stm32f4xx_pwr.c ****   *            @arg PWR_FLAG_ODRDY: This flag indicates that the Over-drive mode
 974:platform/driver/src/stm32f4xx_pwr.c ****   *                 is ready (STM32F42xxx/43xxx devices) 
 975:platform/driver/src/stm32f4xx_pwr.c ****   *            @arg PWR_FLAG_ODSWRDY: This flag indicates that the Over-drive mode
 976:platform/driver/src/stm32f4xx_pwr.c ****   *                 switching is ready (STM32F42xxx/43xxx devices) 
 977:platform/driver/src/stm32f4xx_pwr.c ****   *            @arg PWR_FLAG_UDRDY: This flag indicates that the Under-drive mode
 978:platform/driver/src/stm32f4xx_pwr.c ****   *                 is enabled in Stop mode (STM32F42xxx/43xxx devices)
 979:platform/driver/src/stm32f4xx_pwr.c ****   * @retval The new state of PWR_FLAG (SET or RESET).
 980:platform/driver/src/stm32f4xx_pwr.c ****   */
 981:platform/driver/src/stm32f4xx_pwr.c **** FlagStatus PWR_GetFlagStatus(uint32_t PWR_FLAG)
 982:platform/driver/src/stm32f4xx_pwr.c **** {
 639              		.loc 1 982 1 is_stmt 1 view -0
 640              		.cfi_startproc
 641              		@ args = 0, pretend = 0, frame = 0
 642              		@ frame_needed = 0, uses_anonymous_args = 0
 643              		@ link register save eliminated.
 983:platform/driver/src/stm32f4xx_pwr.c ****   FlagStatus bitstatus = RESET;
 644              		.loc 1 983 3 view .LVU138
 984:platform/driver/src/stm32f4xx_pwr.c ****   
 985:platform/driver/src/stm32f4xx_pwr.c ****   /* Check the parameters */
 986:platform/driver/src/stm32f4xx_pwr.c ****   assert_param(IS_PWR_GET_FLAG(PWR_FLAG));
ARM GAS  /tmp/ccuWOMvw.s 			page 37


 645              		.loc 1 986 3 view .LVU139
 987:platform/driver/src/stm32f4xx_pwr.c ****   
 988:platform/driver/src/stm32f4xx_pwr.c ****   if ((PWR->CSR & PWR_FLAG) != (uint32_t)RESET)
 646              		.loc 1 988 3 view .LVU140
 647              		.loc 1 988 11 is_stmt 0 view .LVU141
 648 0000 034B     		ldr	r3, .L53
 649 0002 5B68     		ldr	r3, [r3, #4]
 650              		.loc 1 988 6 view .LVU142
 651 0004 0342     		tst	r3, r0
 652 0006 01D0     		beq	.L52
 989:platform/driver/src/stm32f4xx_pwr.c ****   {
 990:platform/driver/src/stm32f4xx_pwr.c ****     bitstatus = SET;
 653              		.loc 1 990 15 view .LVU143
 654 0008 0120     		movs	r0, #1
 655              	.LVL33:
 656              		.loc 1 990 15 view .LVU144
 657 000a 7047     		bx	lr
 658              	.LVL34:
 659              	.L52:
 991:platform/driver/src/stm32f4xx_pwr.c ****   }
 992:platform/driver/src/stm32f4xx_pwr.c ****   else
 993:platform/driver/src/stm32f4xx_pwr.c ****   {
 994:platform/driver/src/stm32f4xx_pwr.c ****     bitstatus = RESET;
 660              		.loc 1 994 15 view .LVU145
 661 000c 0020     		movs	r0, #0
 662              	.LVL35:
 995:platform/driver/src/stm32f4xx_pwr.c ****   }
 996:platform/driver/src/stm32f4xx_pwr.c ****   /* Return the flag status */
 997:platform/driver/src/stm32f4xx_pwr.c ****   return bitstatus;
 663              		.loc 1 997 3 is_stmt 1 view .LVU146
 998:platform/driver/src/stm32f4xx_pwr.c **** }
 664              		.loc 1 998 1 is_stmt 0 view .LVU147
 665 000e 7047     		bx	lr
 666              	.L54:
 667              		.align	2
 668              	.L53:
 669 0010 00700040 		.word	1073770496
 670              		.cfi_endproc
 671              	.LFE137:
 673              		.section	.text.PWR_ClearFlag,"ax",%progbits
 674              		.align	1
 675              		.global	PWR_ClearFlag
 676              		.syntax unified
 677              		.thumb
 678              		.thumb_func
 680              	PWR_ClearFlag:
 681              	.LVL36:
 682              	.LFB138:
 999:platform/driver/src/stm32f4xx_pwr.c **** 
1000:platform/driver/src/stm32f4xx_pwr.c **** /**
1001:platform/driver/src/stm32f4xx_pwr.c ****   * @brief  Clears the PWR's pending flags.
1002:platform/driver/src/stm32f4xx_pwr.c ****   * @param  PWR_FLAG: specifies the flag to clear.
1003:platform/driver/src/stm32f4xx_pwr.c ****   *          This parameter can be one of the following values:
1004:platform/driver/src/stm32f4xx_pwr.c ****   *            @arg PWR_FLAG_WU: Wake Up flag
1005:platform/driver/src/stm32f4xx_pwr.c ****   *            @arg PWR_FLAG_SB: StandBy flag
1006:platform/driver/src/stm32f4xx_pwr.c ****   *            @arg PWR_FLAG_UDRDY: Under-drive ready flag (STM32F42xxx/43xxx devices)
1007:platform/driver/src/stm32f4xx_pwr.c ****   * @retval None
ARM GAS  /tmp/ccuWOMvw.s 			page 38


1008:platform/driver/src/stm32f4xx_pwr.c ****   */
1009:platform/driver/src/stm32f4xx_pwr.c **** void PWR_ClearFlag(uint32_t PWR_FLAG)
1010:platform/driver/src/stm32f4xx_pwr.c **** {
 683              		.loc 1 1010 1 is_stmt 1 view -0
 684              		.cfi_startproc
 685              		@ args = 0, pretend = 0, frame = 0
 686              		@ frame_needed = 0, uses_anonymous_args = 0
 687              		@ link register save eliminated.
1011:platform/driver/src/stm32f4xx_pwr.c ****   /* Check the parameters */
1012:platform/driver/src/stm32f4xx_pwr.c ****   assert_param(IS_PWR_CLEAR_FLAG(PWR_FLAG));
 688              		.loc 1 1012 3 view .LVU149
1013:platform/driver/src/stm32f4xx_pwr.c ****   
1014:platform/driver/src/stm32f4xx_pwr.c **** #if defined (STM32F427_437xx) || defined (STM32F429_439xx)
1015:platform/driver/src/stm32f4xx_pwr.c ****   if (PWR_FLAG != PWR_FLAG_UDRDY)
1016:platform/driver/src/stm32f4xx_pwr.c ****   {
1017:platform/driver/src/stm32f4xx_pwr.c ****     PWR->CR |=  PWR_FLAG << 2;
1018:platform/driver/src/stm32f4xx_pwr.c ****   }
1019:platform/driver/src/stm32f4xx_pwr.c ****   else
1020:platform/driver/src/stm32f4xx_pwr.c ****   {
1021:platform/driver/src/stm32f4xx_pwr.c ****     PWR->CSR |= PWR_FLAG_UDRDY;
1022:platform/driver/src/stm32f4xx_pwr.c ****   }
1023:platform/driver/src/stm32f4xx_pwr.c **** #endif /* STM32F427_437xx ||  STM32F429_439xx */
1024:platform/driver/src/stm32f4xx_pwr.c **** 
1025:platform/driver/src/stm32f4xx_pwr.c **** #if defined (STM32F40_41xxx) || defined (STM32F401xx) || defined (STM32F410xx) || defined (STM32F41
1026:platform/driver/src/stm32f4xx_pwr.c ****   PWR->CR |=  PWR_FLAG << 2;
 689              		.loc 1 1026 3 view .LVU150
 690              		.loc 1 1026 11 is_stmt 0 view .LVU151
 691 0000 024A     		ldr	r2, .L56
 692 0002 1368     		ldr	r3, [r2]
 693 0004 43EA8003 		orr	r3, r3, r0, lsl #2
 694 0008 1360     		str	r3, [r2]
1027:platform/driver/src/stm32f4xx_pwr.c **** #endif /* STM32F40_41xxx  || STM32F401xx || STM32F410xx || STM32F411xE || STM32F412xG || STM32F413_
1028:platform/driver/src/stm32f4xx_pwr.c **** }
 695              		.loc 1 1028 1 view .LVU152
 696 000a 7047     		bx	lr
 697              	.L57:
 698              		.align	2
 699              	.L56:
 700 000c 00700040 		.word	1073770496
 701              		.cfi_endproc
 702              	.LFE138:
 704              		.text
 705              	.Letext0:
 706              		.file 3 "/home/lee/stm32f407_boot/tools/toolchain/gcc-arm-none-eabi/gcc-arm-none-eabi-10.3-2021.10
 707              		.file 4 "/home/lee/stm32f407_boot/tools/toolchain/gcc-arm-none-eabi/gcc-arm-none-eabi-10.3-2021.10
 708              		.file 5 "platform/cmsis/core/core_cm4.h"
 709              		.file 6 "platform/cmsis/device/stm32f4xx.h"
 710              		.file 7 "platform/driver/inc/stm32f4xx_rcc.h"
ARM GAS  /tmp/ccuWOMvw.s 			page 39


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f4xx_pwr.c
     /tmp/ccuWOMvw.s:20     .text.PWR_DeInit:0000000000000000 $t
     /tmp/ccuWOMvw.s:26     .text.PWR_DeInit:0000000000000000 PWR_DeInit
     /tmp/ccuWOMvw.s:54     .text.PWR_BackupAccessCmd:0000000000000000 $t
     /tmp/ccuWOMvw.s:60     .text.PWR_BackupAccessCmd:0000000000000000 PWR_BackupAccessCmd
     /tmp/ccuWOMvw.s:78     .text.PWR_BackupAccessCmd:0000000000000008 $d
     /tmp/ccuWOMvw.s:83     .text.PWR_PVDLevelConfig:0000000000000000 $t
     /tmp/ccuWOMvw.s:89     .text.PWR_PVDLevelConfig:0000000000000000 PWR_PVDLevelConfig
     /tmp/ccuWOMvw.s:120    .text.PWR_PVDLevelConfig:0000000000000010 $d
     /tmp/ccuWOMvw.s:125    .text.PWR_PVDCmd:0000000000000000 $t
     /tmp/ccuWOMvw.s:131    .text.PWR_PVDCmd:0000000000000000 PWR_PVDCmd
     /tmp/ccuWOMvw.s:149    .text.PWR_PVDCmd:0000000000000008 $d
     /tmp/ccuWOMvw.s:154    .text.PWR_WakeUpPinCmd:0000000000000000 $t
     /tmp/ccuWOMvw.s:160    .text.PWR_WakeUpPinCmd:0000000000000000 PWR_WakeUpPinCmd
     /tmp/ccuWOMvw.s:178    .text.PWR_WakeUpPinCmd:0000000000000008 $d
     /tmp/ccuWOMvw.s:183    .text.PWR_BackupRegulatorCmd:0000000000000000 $t
     /tmp/ccuWOMvw.s:189    .text.PWR_BackupRegulatorCmd:0000000000000000 PWR_BackupRegulatorCmd
     /tmp/ccuWOMvw.s:207    .text.PWR_BackupRegulatorCmd:0000000000000008 $d
     /tmp/ccuWOMvw.s:212    .text.PWR_MainRegulatorModeConfig:0000000000000000 $t
     /tmp/ccuWOMvw.s:218    .text.PWR_MainRegulatorModeConfig:0000000000000000 PWR_MainRegulatorModeConfig
     /tmp/ccuWOMvw.s:249    .text.PWR_MainRegulatorModeConfig:0000000000000010 $d
     /tmp/ccuWOMvw.s:254    .text.PWR_OverDriveCmd:0000000000000000 $t
     /tmp/ccuWOMvw.s:260    .text.PWR_OverDriveCmd:0000000000000000 PWR_OverDriveCmd
     /tmp/ccuWOMvw.s:278    .text.PWR_OverDriveCmd:0000000000000008 $d
     /tmp/ccuWOMvw.s:283    .text.PWR_OverDriveSWCmd:0000000000000000 $t
     /tmp/ccuWOMvw.s:289    .text.PWR_OverDriveSWCmd:0000000000000000 PWR_OverDriveSWCmd
     /tmp/ccuWOMvw.s:307    .text.PWR_OverDriveSWCmd:0000000000000008 $d
     /tmp/ccuWOMvw.s:312    .text.PWR_UnderDriveCmd:0000000000000000 $t
     /tmp/ccuWOMvw.s:318    .text.PWR_UnderDriveCmd:0000000000000000 PWR_UnderDriveCmd
     /tmp/ccuWOMvw.s:349    .text.PWR_UnderDriveCmd:000000000000001c $d
     /tmp/ccuWOMvw.s:354    .text.PWR_FlashPowerDownCmd:0000000000000000 $t
     /tmp/ccuWOMvw.s:360    .text.PWR_FlashPowerDownCmd:0000000000000000 PWR_FlashPowerDownCmd
     /tmp/ccuWOMvw.s:378    .text.PWR_FlashPowerDownCmd:0000000000000008 $d
     /tmp/ccuWOMvw.s:383    .text.PWR_EnterSTOPMode:0000000000000000 $t
     /tmp/ccuWOMvw.s:389    .text.PWR_EnterSTOPMode:0000000000000000 PWR_EnterSTOPMode
     /tmp/ccuWOMvw.s:474    .text.PWR_EnterSTOPMode:0000000000000030 $d
     /tmp/ccuWOMvw.s:482    .text.PWR_EnterUnderDriveSTOPMode:0000000000000000 $t
     /tmp/ccuWOMvw.s:488    .text.PWR_EnterUnderDriveSTOPMode:0000000000000000 PWR_EnterUnderDriveSTOPMode
     /tmp/ccuWOMvw.s:572    .text.PWR_EnterUnderDriveSTOPMode:0000000000000030 $d
     /tmp/ccuWOMvw.s:580    .text.PWR_EnterSTANDBYMode:0000000000000000 $t
     /tmp/ccuWOMvw.s:586    .text.PWR_EnterSTANDBYMode:0000000000000000 PWR_EnterSTANDBYMode
     /tmp/ccuWOMvw.s:624    .text.PWR_EnterSTANDBYMode:0000000000000018 $d
     /tmp/ccuWOMvw.s:630    .text.PWR_GetFlagStatus:0000000000000000 $t
     /tmp/ccuWOMvw.s:636    .text.PWR_GetFlagStatus:0000000000000000 PWR_GetFlagStatus
     /tmp/ccuWOMvw.s:669    .text.PWR_GetFlagStatus:0000000000000010 $d
     /tmp/ccuWOMvw.s:674    .text.PWR_ClearFlag:0000000000000000 $t
     /tmp/ccuWOMvw.s:680    .text.PWR_ClearFlag:0000000000000000 PWR_ClearFlag
     /tmp/ccuWOMvw.s:700    .text.PWR_ClearFlag:000000000000000c $d

UNDEFINED SYMBOLS
RCC_APB1PeriphResetCmd
