git clone --depth 1 --no-tags https://github.com/AdityaBurugu/Logic_Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/702657490
git clone --depth 1 --no-tags https://github.com/NharikaVulchi/Smart_Bin.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/700172886
git clone --depth 1 --no-tags https://github.com/clorf6/RISC-V-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/702026484
git clone --depth 1 --no-tags https://github.com/koishi-x/RISC-V-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/702101742
git clone --depth 1 --no-tags https://github.com/FabulousMatin/ComputerArchitecture-Course.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/700912173
git clone --depth 1 --no-tags https://github.com/YURONG29/SoC_LAB3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/707262975
git clone --depth 1 --no-tags https://github.com/mauriya0202/pes_fmul.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/707644326
git clone --depth 1 --no-tags https://github.com/Akarsh-Hegde/pes_full_subtractor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/707740953
git clone --depth 1 --no-tags https://github.com/kaveri307/SIPO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/707824240
git clone --depth 1 --no-tags https://github.com/FranciscaDB/PWM_MODULATOR.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/707748004
git clone --depth 1 --no-tags https://github.com/ncastaneda02/vortex.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/701519903
git clone --depth 1 --no-tags https://github.com/HenryJuan325/IC_CONTEST_2019Final_Image_Convolution.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/701167765
git clone --depth 1 --no-tags https://github.com/demelcjohn/Verilog-programs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/701699017
git clone --depth 1 --no-tags https://github.com/wpi-ece574-f23/ex-finishing.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/701861444
git clone --depth 1 --no-tags https://github.com/Sagarparmar04/VERILOG.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/700505275
git clone --depth 1 --no-tags https://github.com/Sharanya9357/verilogshit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/701226816
git clone --depth 1 --no-tags https://github.com/KingsleyHng/Asynchronous-FIFO-with-8x8-bit-Register-Depth.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/701968658
git clone --depth 1 --no-tags https://github.com/AashiSrivastava/Project_5_4bitParallelAdder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/702872014
git clone --depth 1 --no-tags https://github.com/Sillonia/Sillonia.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/702265617
git clone --depth 1 --no-tags https://github.com/Yamami1221/counter-in-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/704514916
git clone --depth 1 --no-tags https://github.com/DopeBiscuit/RISC-VI-Processor-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/703100708
git clone --depth 1 --no-tags https://github.com/ellen-wood/caravel_user_project_openlane_2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/702951934
git clone --depth 1 --no-tags https://github.com/KONETISUPRIYA/G11_VLSI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/705748899
git clone --depth 1 --no-tags https://github.com/isa-gr9/iir_filter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/704613822
git clone --depth 1 --no-tags https://github.com/quartz68/nju-dlco.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/701785524
git clone --depth 1 --no-tags https://github.com/felloryz/verilog_axi_8bit_adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/706775712
git clone --depth 1 --no-tags https://github.com/eyunku/basic-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/704290113
git clone --depth 1 --no-tags https://github.com/Shant1R/Locker_authenticator_RISCV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/700781308
git clone --depth 1 --no-tags https://github.com/Rachana-Kaparthi/Sound-based-smart-switch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/704063601
git clone --depth 1 --no-tags https://github.com/akul-star/RISCV_SMART_TRAFFIC_LIGHT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/700768017
git clone --depth 1 --no-tags https://github.com/Rochan06/MIPS-16.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/701154120
git clone --depth 1 --no-tags https://github.com/alfadelta10010/AlphaProcessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/702149993
git clone --depth 1 --no-tags https://github.com/kapis20/AES1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/707847601
git clone --depth 1 --no-tags https://github.com/pedrohfmacedo/mips_processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/704663254
git clone --depth 1 --no-tags https://github.com/DanielDu9453/SoC-lab3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/704479793
git clone --depth 1 --no-tags https://github.com/jklovelove/SAR-ADC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/703593326
git clone --depth 1 --no-tags https://github.com/Archita0102/Processor-Pipelining.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/701949916
git clone --depth 1 --no-tags https://github.com/s095339/SOC_lab_fir.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/702166559
git clone --depth 1 --no-tags https://github.com/lynn9106/NCKU_FightZombie.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/701962848
git clone --depth 1 --no-tags https://github.com/rajitha0119/100-DAYS-OF-RTL-DAY-40.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/700293862
git clone --depth 1 --no-tags https://github.com/sameekshya1999/DE10-nano-7-segment-display.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/700444534
git clone --depth 1 --no-tags https://github.com/zakirhussain890/verilog_examples.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/701134236
git clone --depth 1 --no-tags https://github.com/Preethigrace-7/Digital_calender_using_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/701432441
git clone --depth 1 --no-tags https://github.com/Mariela1051/UABC_DISPLAY.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/701536743
git clone --depth 1 --no-tags https://github.com/Rimon06/LeonVGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/702799493
git clone --depth 1 --no-tags https://github.com/LeoYupi/ParcelLocker.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/704991058
git clone --depth 1 --no-tags https://github.com/Sudhakiranece/git--tuts.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/706015711
git clone --depth 1 --no-tags https://github.com/NelsonSalvadorPinilla/PS_PWM-Synopsys-AC3E.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/705953297
git clone --depth 1 --no-tags https://github.com/YG2208/DDFPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/705309224
git clone --depth 1 --no-tags https://github.com/saneeaman9/Pes_tlc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/706796590
git clone --depth 1 --no-tags https://github.com/ramdev604/hf.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/706835990
git clone --depth 1 --no-tags https://github.com/ccapen/Verilog-SPI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/707515253
git clone --depth 1 --no-tags https://github.com/hussin-mohamed/RISC-V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/705383614
git clone --depth 1 --no-tags https://github.com/fff1214/SOC-lab3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/707291270
git clone --depth 1 --no-tags https://github.com/kaveri307/SISO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/707296285
git clone --depth 1 --no-tags https://github.com/Russ420/SoCLab3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/707306585
git clone --depth 1 --no-tags https://github.com/ov5800/Hardware-Trojan.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/707443436
git clone --depth 1 --no-tags https://github.com/its224/ece128-lab6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/703211181
git clone --depth 1 --no-tags https://github.com/SalmanAhmad-24/The-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/702500035
git clone --depth 1 --no-tags https://github.com/yangyh20/zucheng.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/701914007
git clone --depth 1 --no-tags https://github.com/v-deep/I2C-protocol.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/701495243
git clone --depth 1 --no-tags https://github.com/indigolxy/ToyALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/701340212
git clone --depth 1 --no-tags https://github.com/numarule/retro_console.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/702989272
git clone --depth 1 --no-tags https://github.com/vladandrei217/Microcontroller_Verilog_projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/707242183
git clone --depth 1 --no-tags https://github.com/hengty/DAQ_prototype.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/707257941
git clone --depth 1 --no-tags https://github.com/ZONG-RUI1216/SOC-Design-Lab3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/706756830
git clone --depth 1 --no-tags https://github.com/David-Zaragoza/simple_counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/706062713
git clone --depth 1 --no-tags https://github.com/pruthvi0105/Computer-Organization-Arcitecture-Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/707729536
git clone --depth 1 --no-tags https://github.com/ExtraUnity/CPU_Erosion.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/700334578
git clone --depth 1 --no-tags https://github.com/Jia040223/UCAS-COD-Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/703012076
git clone --depth 1 --no-tags https://github.com/HuBocheng/temporary.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/701714722
git clone --depth 1 --no-tags https://github.com/rscrsc/muse-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/705202294
git clone --depth 1 --no-tags https://github.com/PrinuVinod/Digital-Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/703119962
git clone --depth 1 --no-tags https://github.com/AashiSrivastava/Project_10_3bitComparator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/706181298
git clone --depth 1 --no-tags https://github.com/Lin-Xiang88/SOC_Lab3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/707276640
git clone --depth 1 --no-tags https://github.com/MonsieurKaos/2023_HDL_LanceurDe.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/707773321
git clone --depth 1 --no-tags https://github.com/majjitarunkumar/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/707638948
git clone --depth 1 --no-tags https://github.com/satyvm/ai_hardware_design_system.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/706090413
git clone --depth 1 --no-tags https://github.com/Kaushik0468/HDLBits-Solutions.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/705522773
git clone --depth 1 --no-tags https://github.com/Ananddodiya/spi_e.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/707051010
git clone --depth 1 --no-tags https://github.com/deepshika99/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/706548805
git clone --depth 1 --no-tags https://github.com/ramtej1/Ascon.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/705665849
git clone --depth 1 --no-tags https://github.com/atorralbainaoe/my_chip.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/706843358
git clone --depth 1 --no-tags https://github.com/Desertstudentltsx/first_start_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/707002153
git clone --depth 1 --no-tags https://github.com/chickenchennnn/Lab3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/706688459
git clone --depth 1 --no-tags https://github.com/JZ-Ping/UpDown_Counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/702333908
git clone --depth 1 --no-tags https://github.com/go1dmenFPGA/transmit_data.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/704091549
git clone --depth 1 --no-tags https://github.com/ShashivardhanMalagari/dredr.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/703934308
git clone --depth 1 --no-tags https://github.com/mohamedtarek54/RISC-V_Pipelined_Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/703433331
git clone --depth 1 --no-tags https://github.com/rad68/gray.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/703722868
git clone --depth 1 --no-tags https://github.com/Shea-Scarlet/BugFest.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/703819072
git clone --depth 1 --no-tags https://github.com/Spen0128/verilog_practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/703154619
git clone --depth 1 --no-tags https://github.com/arjunsahajan/riscv32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/700158941
git clone --depth 1 --no-tags https://github.com/Adityapatil11/SPI_I2C.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/700313571
