
---------- Begin Simulation Statistics ----------
final_tick                               537427658000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  79423                       # Simulator instruction rate (inst/s)
host_mem_usage                                 739332                       # Number of bytes of host memory used
host_op_rate                                    79687                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  7723.55                       # Real time elapsed on the host
host_tick_rate                               69582985                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   613428720                       # Number of instructions simulated
sim_ops                                     615467510                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.537428                       # Number of seconds simulated
sim_ticks                                537427658000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.516436                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               77797283                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            88894483                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         11547955                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        118439817                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          10420399                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       10465341                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           44942                       # Number of indirect misses.
system.cpu0.branchPred.lookups              151767133                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1053187                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        509414                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          7117766                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 138974837                       # Number of branches committed
system.cpu0.commit.bw_lim_events             18195754                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        1532462                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       35311702                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           561813140                       # Number of instructions committed
system.cpu0.commit.committedOps             562323839                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    970603333                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.579355                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.396213                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    711193391     73.27%     73.27% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    150540599     15.51%     88.78% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     39504605      4.07%     92.85% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     32216555      3.32%     96.17% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     11020933      1.14%     97.31% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      3735785      0.38%     97.69% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1574301      0.16%     97.86% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2621410      0.27%     98.13% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     18195754      1.87%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    970603333                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        65                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            11672927                       # Number of function calls committed.
system.cpu0.commit.int_insts                543457922                       # Number of committed integer instructions.
system.cpu0.commit.loads                    174763379                       # Number of loads committed
system.cpu0.commit.membars                    1019981                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1019990      0.18%      0.18% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       311058208     55.32%     55.50% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        4135934      0.74%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1017777      0.18%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             6      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            16      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            6      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      175272781     31.17%     87.58% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      69819084     12.42%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           12      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           23      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        562323839                       # Class of committed instruction
system.cpu0.commit.refs                     245091900                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  561813140                       # Number of Instructions Simulated
system.cpu0.committedOps                    562323839                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.890786                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.890786                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            112543202                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              4435570                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            77006177                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             615264463                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               417349716                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                440700866                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               7124606                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              9315747                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              2453023                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  151767133                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                113259479                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    560824798                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              2824200                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          141                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     631251961                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  74                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          237                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               23109662                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.142871                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         407791332                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          88217682                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.594249                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         980171413                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.644544                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.877506                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               522521382     53.31%     53.31% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               346044219     35.30%     88.61% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                67229499      6.86%     95.47% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                33351841      3.40%     98.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 6116369      0.62%     99.50% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 3737693      0.38%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  145239      0.01%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1021685      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    3486      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           980171413                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       56                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      34                       # number of floating regfile writes
system.cpu0.idleCycles                       82096923                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             7175978                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               143978940                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.556852                       # Inst execution rate
system.cpu0.iew.exec_refs                   262725015                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  72824872                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               87385331                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            189773371                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            513017                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          4360445                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            74140737                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          597621550                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            189900143                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          3259919                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            591526600                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                582258                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              2718829                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               7124606                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              3932072                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       139974                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        10920077                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        29230                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         7464                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      2279608                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     15009992                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      3812216                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          7464                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       797753                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       6378225                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                246967156                       # num instructions consuming a value
system.cpu0.iew.wb_count                    585857420                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.849102                       # average fanout of values written-back
system.cpu0.iew.wb_producers                209700418                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.551515                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     585902047                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               720186029                       # number of integer regfile reads
system.cpu0.int_regfile_writes              373972753                       # number of integer regfile writes
system.cpu0.ipc                              0.528881                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.528881                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1021050      0.17%      0.17% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            324174986     54.50%     54.67% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             4140228      0.70%     55.37% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1018048      0.17%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  6      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 16      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 6      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           191410270     32.18%     87.72% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           73021870     12.28%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             15      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            23      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             594786520                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     71                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                139                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           68                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                71                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     892165                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001500                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 182573     20.46%     20.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     20.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     20.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     20.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     20.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     20.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     20.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     20.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     20.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     20.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     20.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     20.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     20.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     20.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     20.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     20.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     20.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     20.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     20.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     20.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     20.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     20.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     20.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     20.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     20.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     20.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     20.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     20.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     20.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     20.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     20.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     20.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     20.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     20.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     20.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     20.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     20.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     20.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     20.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     20.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     20.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     20.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     20.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                605601     67.88%     88.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               103988     11.66%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             594657564                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2170705970                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    585857352                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        632925659                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 596088332                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                594786520                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            1533218                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       35297707                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            69492                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           756                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     13576582                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    980171413                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.606819                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.807187                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          542136278     55.31%     55.31% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          314051892     32.04%     87.35% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          100141990     10.22%     97.57% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           17938897      1.83%     99.40% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            3543126      0.36%     99.76% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1891016      0.19%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             324452      0.03%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7              90435      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              53327      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      980171413                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.559921                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          6856404                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1444557                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           189773371                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           74140737                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1064                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    30                       # number of misc regfile writes
system.cpu0.numCycles                      1062268336                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    12587497                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               94873412                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            357829520                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               3922251                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               426791865                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               4347012                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                 6441                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            742764348                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             609204326                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          390968924                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                433382589                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               9863644                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               7124606                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             17813694                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                33139399                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               56                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       742764292                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        185247                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              3209                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  7930440                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          3209                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1550030094                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1204847063                       # The number of ROB writes
system.cpu0.timesIdled                       12626360                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1020                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            80.457223                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                2990496                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             3716877                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           390021                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          4961605                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            136726                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         140216                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            3490                       # Number of indirect misses.
system.cpu1.branchPred.lookups                5584360                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         8826                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        509186                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           289123                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   4420676                       # Number of branches committed
system.cpu1.commit.bw_lim_events               553727                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        1528257                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        2621691                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            19249173                       # Number of instructions committed
system.cpu1.commit.committedOps              19758570                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    115372630                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.171259                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.834042                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    107439955     93.12%     93.12% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      3882877      3.37%     96.49% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      1247696      1.08%     97.57% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1252617      1.09%     98.66% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       359975      0.31%     98.97% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       106024      0.09%     99.06% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       485699      0.42%     99.48% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        44060      0.04%     99.52% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       553727      0.48%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    115372630                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              227619                       # Number of function calls committed.
system.cpu1.commit.int_insts                 18557823                       # Number of committed integer instructions.
system.cpu1.commit.loads                      5321036                       # Number of loads committed
system.cpu1.commit.membars                    1018448                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1018448      5.15%      5.15% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        11649568     58.96%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             42      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              84      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        5830222     29.51%     93.62% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1260194      6.38%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         19758570                       # Class of committed instruction
system.cpu1.commit.refs                       7090428                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   19249173                       # Number of Instructions Simulated
system.cpu1.committedOps                     19758570                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              6.041239                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        6.041239                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            102462877                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               105949                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             2840498                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              23445914                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 3519986                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                  8432537                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                289609                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               249544                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1183427                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    5584360                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  3219705                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    111899825                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                47057                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           22                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      23995010                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                 781014                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.048021                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           3598079                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           3127222                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.206340                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         115888436                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.211458                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.644528                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               100932286     87.09%     87.09% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                 8920339      7.70%     94.79% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 3535634      3.05%     97.84% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 1748304      1.51%     99.35% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  560737      0.48%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  121313      0.10%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   69359      0.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     328      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     136      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           115888436                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         400411                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              311313                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 4806201                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.185834                       # Inst execution rate
system.cpu1.iew.exec_refs                     7760372                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   1850764                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               87387404                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts              5967847                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            510042                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           291079                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             1920938                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           22375551                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts              5909608                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           266651                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             21610468                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                428519                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents               860797                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                289609                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              1918761                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        20675                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          146597                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         4757                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          553                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         1363                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads       646811                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       151546                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           553                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        94421                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        216892                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 12616812                       # num instructions consuming a value
system.cpu1.iew.wb_count                     21340048                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.845188                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 10663578                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.183509                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      21348829                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                26938434                       # number of integer regfile reads
system.cpu1.int_regfile_writes               14310975                       # number of integer regfile writes
system.cpu1.ipc                              0.165529                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.165529                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1018658      4.66%      4.66% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             13017015     59.50%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  45      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   84      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             6485395     29.64%     93.80% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1355910      6.20%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              21877119                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     622489                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.028454                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 138546     22.26%     22.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     22.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     22.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     22.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     22.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     22.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     22.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     22.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     22.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     22.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     22.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     22.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     22.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     22.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     22.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     22.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     22.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     22.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     22.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     22.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     22.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     22.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     22.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     22.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     22.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     22.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     22.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     22.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     22.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     22.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     22.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     22.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     22.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     22.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     22.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     22.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     22.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     22.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     22.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     22.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     22.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     22.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     22.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     22.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     22.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                422679     67.90%     90.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                61261      9.84%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              21480935                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         160302029                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     21340036                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         24992837                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  20846917                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 21877119                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            1528634                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        2616980                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            36893                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           377                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      1144847                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    115888436                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.188777                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.649788                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          102705060     88.62%     88.62% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1            8408283      7.26%     95.88% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            2682782      2.31%     98.19% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3             968582      0.84%     99.03% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             748175      0.65%     99.68% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             145175      0.13%     99.80% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             160523      0.14%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              43035      0.04%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              26821      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      115888436                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.188127                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          3284890                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          328688                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads             5967847                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            1920938                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    210                       # number of misc regfile reads
system.cpu1.numCycles                       116288847                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   958559110                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               92828810                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             13168991                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               3407582                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 4096008                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                572430                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 3945                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             28898225                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              23077165                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           15433268                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                  8798352                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               5773098                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                289609                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              9854541                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 2264277                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        28898213                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         21116                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               799                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  6711997                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           794                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   137198150                       # The number of ROB reads
system.cpu1.rob.rob_writes                   45277641                       # The number of ROB writes
system.cpu1.timesIdled                           8005                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            71.499561                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                2495655                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             3490448                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect           410798                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted          4825385                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             98947                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         145855                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses           46908                       # Number of indirect misses.
system.cpu2.branchPred.lookups                5288033                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         2546                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                        509183                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts           256517                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   3647381                       # Number of branches committed
system.cpu2.commit.bw_lim_events               483096                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        1528213                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts        3814173                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            16506104                       # Number of instructions committed
system.cpu2.commit.committedOps              17015473                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    113626836                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.149749                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.783811                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    106813361     94.00%     94.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      3324481      2.93%     96.93% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      1081166      0.95%     97.88% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      1103271      0.97%     98.85% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       265081      0.23%     99.09% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5        83466      0.07%     99.16% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       433973      0.38%     99.54% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        38941      0.03%     99.57% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       483096      0.43%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    113626836                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              174100                       # Number of function calls committed.
system.cpu2.commit.int_insts                 15893857                       # Number of committed integer instructions.
system.cpu2.commit.loads                      4697321                       # Number of loads committed
system.cpu2.commit.membars                    1018420                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      1018420      5.99%      5.99% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu         9797274     57.58%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             42      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              84      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        5206504     30.60%     94.16% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        993137      5.84%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         17015473                       # Class of committed instruction
system.cpu2.commit.refs                       6199653                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   16506104                       # Number of Instructions Simulated
system.cpu2.committedOps                     17015473                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              6.934204                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        6.934204                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            102401481                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               159093                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             2307836                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              22189545                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 2957222                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                  7567703                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                256864                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               292871                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              1089772                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                    5288033                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  2797362                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    110725062                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                23196                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           19                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      24271942                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                 822290                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.046201                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           3136814                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           2594602                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.212062                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         114273042                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.219273                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.691769                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                99671492     87.22%     87.22% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                 8389115      7.34%     94.56% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 3727844      3.26%     97.83% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 1521980      1.33%     99.16% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  474665      0.42%     99.57% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  180379      0.16%     99.73% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  307388      0.27%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                      50      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     129      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           114273042                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                         183648                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts              275893                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                 4143036                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.163755                       # Inst execution rate
system.cpu2.iew.exec_refs                     6689201                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   1524432                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               88138604                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts              5686368                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts            630460                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           291813                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             1748475                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           20825037                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts              5164769                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           166484                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             18742883                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                550223                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents               890988                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                256864                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              1981740                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        18231                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads           98500                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses         3225                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation          221                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads          560                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads       989047                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       246143                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents           221                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       107487                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        168406                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 11041116                       # num instructions consuming a value
system.cpu2.iew.wb_count                     18550973                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.860033                       # average fanout of values written-back
system.cpu2.iew.wb_producers                  9495725                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.162079                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      18556288                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                23243027                       # number of integer regfile reads
system.cpu2.int_regfile_writes               12481024                       # number of integer regfile writes
system.cpu2.ipc                              0.144213                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.144213                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          1018637      5.39%      5.39% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             11163566     59.04%     64.42% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  46      0.00%     64.42% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   84      0.00%     64.42% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     64.42% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     64.42% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     64.42% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     64.42% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     64.42% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     64.42% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     64.42% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     64.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     64.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     64.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     64.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     64.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     64.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     64.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     64.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     64.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     64.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     64.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     64.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     64.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     64.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     64.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     64.42% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             5706547     30.18%     94.60% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            1020475      5.40%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              18909367                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     587727                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.031081                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 130846     22.26%     22.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     22.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     22.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     22.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     22.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     22.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     22.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     22.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     22.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     22.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     22.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     22.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     22.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     22.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     22.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     22.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     22.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     22.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     22.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     22.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     22.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     22.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     22.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     22.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     22.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     22.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     22.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     22.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     22.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     22.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     22.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     22.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     22.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     22.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     22.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     22.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     22.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     22.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     22.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     22.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     22.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     22.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     22.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     22.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     22.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                408624     69.53%     91.79% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                48254      8.21%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              18478442                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         152721631                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     18550961                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         24634737                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  18948410                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 18909367                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            1876627                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined        3809563                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            42155                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved        348414                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined      2282097                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    114273042                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.165475                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.618083                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          103030865     90.16%     90.16% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1            7124391      6.23%     96.40% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            2275117      1.99%     98.39% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3             770777      0.67%     99.06% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4             721469      0.63%     99.69% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             141909      0.12%     99.82% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             151585      0.13%     99.95% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              37952      0.03%     99.98% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              18977      0.02%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      114273042                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.165210                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          3723642                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          433796                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads             5686368                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            1748475                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    217                       # number of misc regfile reads
system.cpu2.numCycles                       114456690                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                   960391101                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               92947831                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             11442597                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               2813409                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 3524367                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                577472                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                 2358                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             26655027                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              21581005                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           14570089                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                  7830404                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents               6242100                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                256864                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles              9691691                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                 3127492                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups        26655015                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         21885                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               734                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  6247479                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           735                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   133972294                       # The number of ROB reads
system.cpu2.rob.rob_writes                   42305846                       # The number of ROB writes
system.cpu2.timesIdled                           3652                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            75.168882                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                2508127                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             3336656                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect           461250                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted          4578571                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            110351                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         202420                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses           92069                       # Number of indirect misses.
system.cpu3.branchPred.lookups                5084974                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1283                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                        509143                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           273848                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   3470519                       # Number of branches committed
system.cpu3.commit.bw_lim_events               424690                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        1528123                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts        4019115                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            15860303                       # Number of instructions committed
system.cpu3.commit.committedOps              16369628                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    107144199                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.152781                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.786578                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    100487598     93.79%     93.79% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      3325446      3.10%     96.89% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      1074466      1.00%     97.89% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       983269      0.92%     98.81% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       249895      0.23%     99.04% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5        81502      0.08%     99.12% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       480498      0.45%     99.57% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        36835      0.03%     99.60% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       424690      0.40%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    107144199                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              151207                       # Number of function calls committed.
system.cpu3.commit.int_insts                 15254553                       # Number of committed integer instructions.
system.cpu3.commit.loads                      4568675                       # Number of loads committed
system.cpu3.commit.membars                    1018361                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      1018361      6.22%      6.22% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu         9353548     57.14%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             42      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              84      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        5077818     31.02%     94.38% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        919763      5.62%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         16369628                       # Class of committed instruction
system.cpu3.commit.refs                       5997593                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   15860303                       # Number of Instructions Simulated
system.cpu3.committedOps                     16369628                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              6.806584                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        6.806584                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles             96487154                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               188242                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             2289743                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              21823444                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 2802499                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                  7066958                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                274120                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               310969                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              1190534                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                    5084974                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  2520996                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    104542121                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                19473                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles            9                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      24317514                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                 923044                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.047103                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           2817611                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           2618478                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.225257                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         107821265                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.232426                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.696161                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                93203004     86.44%     86.44% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                 8235412      7.64%     94.08% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 3771086      3.50%     97.58% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 1661204      1.54%     99.12% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  516367      0.48%     99.60% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  371677      0.34%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                   62334      0.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                      51      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     130      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           107821265                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                         133213                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              291016                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                 3973767                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.170717                       # Inst execution rate
system.cpu3.iew.exec_refs                     6484466                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   1441899                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               81345340                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts              5500533                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts            594988                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           402036                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             1629537                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           20385602                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts              5042567                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           306464                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             18429634                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                505831                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents               827959                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                274120                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              1919280                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        16788                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads           80478                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses         2059                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation           82                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads          139                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads       931858                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       200619                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents            82                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect        45174                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        245842                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 10854789                       # num instructions consuming a value
system.cpu3.iew.wb_count                     18250128                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.853278                       # average fanout of values written-back
system.cpu3.iew.wb_producers                  9262158                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.169054                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      18255278                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                22638502                       # number of integer regfile reads
system.cpu3.int_regfile_writes               12426044                       # number of integer regfile writes
system.cpu3.ipc                              0.146917                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.146917                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          1018572      5.44%      5.44% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             11198499     59.77%     65.21% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  45      0.00%     65.21% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   84      0.00%     65.21% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     65.21% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     65.21% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     65.21% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     65.21% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     65.21% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     65.21% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     65.21% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     65.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     65.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     65.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     65.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     65.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     65.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     65.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     65.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     65.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     65.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     65.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     65.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     65.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     65.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     65.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     65.21% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             5582333     29.79%     95.00% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             936553      5.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              18736098                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     594372                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.031723                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 134140     22.57%     22.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     22.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     22.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     22.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     22.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     22.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     22.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     22.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     22.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     22.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     22.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     22.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     22.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     22.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     22.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     22.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     22.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     22.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     22.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     22.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     22.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     22.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     22.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     22.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     22.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     22.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     22.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     22.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     22.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     22.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     22.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     22.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     22.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     22.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     22.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     22.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     22.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     22.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     22.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     22.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     22.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     22.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     22.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     22.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     22.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                409087     68.83%     91.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                51142      8.60%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              18311883                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         145950601                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     18250116                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         24401630                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  18602151                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 18736098                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            1783451                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined        4015973                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            62795                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved        255328                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      2079701                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    107821265                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.173770                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.634006                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           96604588     89.60%     89.60% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1            7270860      6.74%     96.34% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            2121888      1.97%     98.31% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3             745883      0.69%     99.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4             710270      0.66%     99.66% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             150542      0.14%     99.80% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             155770      0.14%     99.94% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              36309      0.03%     99.98% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              25155      0.02%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      107821265                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.173556                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          3541456                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          348530                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads             5500533                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            1629537                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    211                       # number of misc regfile reads
system.cpu3.numCycles                       107954478                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                   966893659                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               86721426                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             11036610                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               3133336                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 3447688                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                622444                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                 1826                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             25995600                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              21173600                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           14611437                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                  7260450                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               6160891                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                274120                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             10090070                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                 3574827                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        25995588                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         27511                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               781                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  6768252                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           780                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   127106978                       # The number of ROB reads
system.cpu3.rob.rob_writes                   41455426                       # The number of ROB writes
system.cpu3.timesIdled                           2175                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2479657                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       4916955                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       338070                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        53096                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     36013748                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2727233                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     72196391                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2780329                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 537427658000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             931303                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1616759                       # Transaction distribution
system.membus.trans_dist::CleanEvict           820440                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              857                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            536                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1545298                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1545253                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        931303                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          1761                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      7393510                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                7393510                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    261972160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               261972160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1313                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2479755                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2479755    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2479755                       # Request fanout histogram
system.membus.respLayer1.occupancy        13278681409                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.5                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         12099340493                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                265                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          133                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    3607506725.563910                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   22056046704.198917                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          130     97.74%     97.74% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      0.75%     98.50% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      0.75%     99.25% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2e+11-2.5e+11            1      0.75%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        37000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 219960677000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            133                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    57629263500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 479798394500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 537427658000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      2792516                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         2792516                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      2792516                       # number of overall hits
system.cpu2.icache.overall_hits::total        2792516                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst         4846                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          4846                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst         4846                       # number of overall misses
system.cpu2.icache.overall_misses::total         4846                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    200941500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    200941500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    200941500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    200941500                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      2797362                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      2797362                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      2797362                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      2797362                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.001732                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.001732                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.001732                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.001732                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 41465.435411                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 41465.435411                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 41465.435411                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 41465.435411                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          114                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          114                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks         4320                       # number of writebacks
system.cpu2.icache.writebacks::total             4320                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          494                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          494                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          494                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          494                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst         4352                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         4352                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst         4352                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         4352                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    176536000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    176536000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    176536000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    176536000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.001556                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.001556                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.001556                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.001556                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 40564.338235                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 40564.338235                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 40564.338235                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 40564.338235                       # average overall mshr miss latency
system.cpu2.icache.replacements                  4320                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      2792516                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        2792516                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst         4846                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         4846                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    200941500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    200941500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      2797362                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      2797362                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.001732                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.001732                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 41465.435411                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 41465.435411                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          494                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          494                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst         4352                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         4352                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    176536000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    176536000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.001556                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.001556                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 40564.338235                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 40564.338235                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 537427658000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.140676                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            2542556                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             4320                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           588.554630                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        401000000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.140676                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.973146                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.973146                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          5599076                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         5599076                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 537427658000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      4606349                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         4606349                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      4606349                       # number of overall hits
system.cpu2.dcache.overall_hits::total        4606349                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      1365798                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       1365798                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      1365798                       # number of overall misses
system.cpu2.dcache.overall_misses::total      1365798                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 187504468432                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 187504468432                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 187504468432                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 187504468432                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      5972147                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      5972147                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      5972147                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      5972147                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.228695                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.228695                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.228695                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.228695                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 137285.651635                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 137285.651635                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 137285.651635                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 137285.651635                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      1399224                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       118858                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            17969                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           1628                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    77.868774                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    73.008600                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       549352                       # number of writebacks
system.cpu2.dcache.writebacks::total           549352                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      1022484                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1022484                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      1022484                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1022484                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       343314                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       343314                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       343314                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       343314                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  39674468700                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  39674468700                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  39674468700                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  39674468700                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.057486                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.057486                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.057486                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.057486                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 115563.212394                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 115563.212394                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 115563.212394                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 115563.212394                       # average overall mshr miss latency
system.cpu2.dcache.replacements                549352                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      4162401                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        4162401                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data       816990                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       816990                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data  86735769000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  86735769000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      4979391                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      4979391                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.164074                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.164074                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 106165.031396                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 106165.031396                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data       649349                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       649349                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       167641                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       167641                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  17708681000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  17708681000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.033667                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.033667                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 105634.546442                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 105634.546442                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       443948                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        443948                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       548808                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       548808                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data 100768699432                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 100768699432                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       992756                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       992756                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.552813                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.552813                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 183613.758240                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 183613.758240                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       373135                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       373135                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       175673                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       175673                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  21965787700                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  21965787700                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.176955                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.176955                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 125037.926716                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 125037.926716                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          308                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          308                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          192                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          192                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      4023500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      4023500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          500                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          500                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.384000                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.384000                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 20955.729167                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 20955.729167                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data           86                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total           86                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          106                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          106                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data      2910000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total      2910000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.212000                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.212000                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 27452.830189                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 27452.830189                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          199                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          199                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          152                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          152                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      1065000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      1065000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          351                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          351                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.433048                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.433048                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  7006.578947                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  7006.578947                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          148                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          148                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data       933000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       933000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.421652                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.421652                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  6304.054054                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  6304.054054                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       146000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       146000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       130000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       130000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data       284585                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total         284585                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       224598                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       224598                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  20955672000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  20955672000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data       509183                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total       509183                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.441095                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.441095                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 93303.021398                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 93303.021398                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       224598                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       224598                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  20731074000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  20731074000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.441095                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.441095                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 92303.021398                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 92303.021398                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 537427658000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           28.077658                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            5458488                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           567783                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             9.613687                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        401011500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    28.077658                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.877427                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.877427                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         13532172                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        13532172                       # Number of data accesses
system.cpu3.numPwrStateTransitions                225                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          113                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    4274709526.548673                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   23884528487.309605                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          110     97.35%     97.35% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      0.88%     98.23% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      0.88%     99.12% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2e+11-2.5e+11            1      0.88%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        21500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 219960463500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            113                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    54385481500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 483042176500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 537427658000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      2517811                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         2517811                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      2517811                       # number of overall hits
system.cpu3.icache.overall_hits::total        2517811                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst         3185                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          3185                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst         3185                       # number of overall misses
system.cpu3.icache.overall_misses::total         3185                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    150706499                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    150706499                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    150706499                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    150706499                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      2520996                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      2520996                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      2520996                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      2520996                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.001263                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.001263                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.001263                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.001263                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 47317.582104                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 47317.582104                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 47317.582104                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 47317.582104                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          109                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    54.500000                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         2779                       # number of writebacks
system.cpu3.icache.writebacks::total             2779                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          374                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          374                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          374                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          374                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst         2811                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         2811                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst         2811                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         2811                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    129711000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    129711000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    129711000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    129711000                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.001115                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.001115                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.001115                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.001115                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 46144.076841                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 46144.076841                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 46144.076841                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 46144.076841                       # average overall mshr miss latency
system.cpu3.icache.replacements                  2779                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      2517811                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        2517811                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst         3185                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         3185                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    150706499                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    150706499                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      2520996                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      2520996                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.001263                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.001263                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 47317.582104                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 47317.582104                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          374                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          374                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst         2811                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         2811                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    129711000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    129711000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.001115                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.001115                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 46144.076841                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 46144.076841                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 537427658000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.140314                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            2403772                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             2779                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           864.977330                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        408314000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.140314                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.973135                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.973135                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           17                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          5044803                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         5044803                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 537427658000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      4448041                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         4448041                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      4448041                       # number of overall hits
system.cpu3.dcache.overall_hits::total        4448041                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      1355633                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       1355633                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      1355633                       # number of overall misses
system.cpu3.dcache.overall_misses::total      1355633                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 186474725310                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 186474725310                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 186474725310                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 186474725310                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      5803674                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      5803674                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      5803674                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      5803674                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.233582                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.233582                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.233582                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.233582                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 137555.463249                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 137555.463249                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 137555.463249                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 137555.463249                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      1391360                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       147037                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            16584                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           1837                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    83.897733                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    80.041916                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       513129                       # number of writebacks
system.cpu3.dcache.writebacks::total           513129                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      1033470                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      1033470                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      1033470                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      1033470                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       322163                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       322163                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       322163                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       322163                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  37502510865                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  37502510865                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  37502510865                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  37502510865                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.055510                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.055510                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.055510                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.055510                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 116408.497764                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 116408.497764                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 116408.497764                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 116408.497764                       # average overall mshr miss latency
system.cpu3.dcache.replacements                513129                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      4051566                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        4051566                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data       832741                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       832741                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data  88993831000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  88993831000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      4884307                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      4884307                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.170493                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.170493                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 106868.559372                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 106868.559372                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data       670388                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       670388                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       162353                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       162353                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  17566828500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  17566828500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.033240                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.033240                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 108201.440688                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 108201.440688                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       396475                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        396475                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       522892                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       522892                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  97480894310                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  97480894310                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       919367                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       919367                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.568752                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.568752                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 186426.440470                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 186426.440470                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       363082                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       363082                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       159810                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       159810                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  19935682365                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  19935682365                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.173826                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.173826                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 124746.150835                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 124746.150835                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          308                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          308                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          195                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          195                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      3627500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      3627500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          503                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          503                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.387674                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.387674                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 18602.564103                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 18602.564103                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data           97                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total           97                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           98                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           98                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data      2456000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      2456000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.194831                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.194831                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 25061.224490                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 25061.224490                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          201                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          201                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          178                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          178                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      1289500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      1289500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          379                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          379                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.469657                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.469657                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  7244.382022                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  7244.382022                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          172                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          172                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      1127500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      1127500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.453826                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.453826                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  6555.232558                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  6555.232558                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       129000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       129000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       119000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       119000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data       305626                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total         305626                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       203517                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       203517                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  19154703000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  19154703000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data       509143                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total       509143                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.399725                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.399725                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 94118.442194                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 94118.442194                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       203517                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       203517                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  18951186000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  18951186000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.399725                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.399725                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 93118.442194                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 93118.442194                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 537427658000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           28.932172                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            5279181                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           525494                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            10.046130                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        408325500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    28.932172                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.904130                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.904130                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         13152918                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        13152918                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 38                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           19                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    331250421.052632                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   708995328.451313                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           19    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        21500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2648515500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             19                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   531133900000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   6293758000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 537427658000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     96438127                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        96438127                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     96438127                       # number of overall hits
system.cpu0.icache.overall_hits::total       96438127                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     16821351                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      16821351                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     16821351                       # number of overall misses
system.cpu0.icache.overall_misses::total     16821351                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 220241034497                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 220241034497                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 220241034497                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 220241034497                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    113259478                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    113259478                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    113259478                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    113259478                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.148520                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.148520                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.148520                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.148520                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13092.945656                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13092.945656                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13092.945656                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13092.945656                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3656                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               59                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    61.966102                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     14824220                       # number of writebacks
system.cpu0.icache.writebacks::total         14824220                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1997097                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1997097                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1997097                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1997097                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     14824254                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     14824254                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     14824254                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     14824254                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 188787956999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 188787956999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 188787956999                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 188787956999                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.130888                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.130888                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.130888                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.130888                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12735.073009                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12735.073009                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12735.073009                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12735.073009                       # average overall mshr miss latency
system.cpu0.icache.replacements              14824220                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     96438127                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       96438127                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     16821351                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     16821351                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 220241034497                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 220241034497                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    113259478                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    113259478                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.148520                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.148520                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13092.945656                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13092.945656                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1997097                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1997097                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     14824254                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     14824254                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 188787956999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 188787956999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.130888                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.130888                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12735.073009                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12735.073009                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 537427658000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999886                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          111262198                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         14824220                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.505434                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999886                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999996                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999996                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        241343208                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       241343208                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 537427658000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    219332283                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       219332283                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    219332283                       # number of overall hits
system.cpu0.dcache.overall_hits::total      219332283                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     26412106                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      26412106                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     26412106                       # number of overall misses
system.cpu0.dcache.overall_misses::total     26412106                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 695173000317                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 695173000317                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 695173000317                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 695173000317                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    245744389                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    245744389                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    245744389                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    245744389                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.107478                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.107478                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.107478                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.107478                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 26320.241192                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 26320.241192                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 26320.241192                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 26320.241192                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      7480092                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       203283                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           149333                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2743                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    50.090014                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    74.109734                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     19577397                       # number of writebacks
system.cpu0.dcache.writebacks::total         19577397                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      7005132                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      7005132                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      7005132                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      7005132                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     19406974                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     19406974                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     19406974                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     19406974                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 328211066038                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 328211066038                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 328211066038                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 328211066038                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.078972                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.078972                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.078972                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.078972                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 16912.016579                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 16912.016579                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 16912.016579                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 16912.016579                       # average overall mshr miss latency
system.cpu0.dcache.replacements              19577397                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    155565124                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      155565124                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     20362196                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     20362196                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 435885517500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 435885517500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    175927320                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    175927320                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.115742                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.115742                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 21406.606512                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 21406.606512                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      4053625                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      4053625                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     16308571                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     16308571                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 240027157500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 240027157500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.092701                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.092701                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 14717.853422                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 14717.853422                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     63767159                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      63767159                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      6049910                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      6049910                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 259287482817                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 259287482817                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     69817069                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     69817069                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.086654                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.086654                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 42858.072734                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 42858.072734                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      2951507                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      2951507                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      3098403                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      3098403                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  88183908538                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  88183908538                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.044379                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.044379                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 28461.084158                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 28461.084158                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1311                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1311                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          810                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          810                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     54970500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     54970500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         2121                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         2121                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.381895                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.381895                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 67864.814815                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 67864.814815                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          785                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          785                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           25                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           25                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1176500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1176500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.011787                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.011787                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data        47060                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        47060                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         1859                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1859                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          178                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          178                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      1180000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      1180000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         2037                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         2037                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.087383                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.087383                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  6629.213483                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  6629.213483                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          178                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          178                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      1003000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      1003000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.087383                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.087383                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  5634.831461                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  5634.831461                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data         5500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total         5500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data         4500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total         4500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       318192                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         318192                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       191222                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       191222                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  17363829500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  17363829500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       509414                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       509414                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.375376                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.375376                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 90804.559622                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 90804.559622                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       191221                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       191221                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  17172604000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  17172604000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.375374                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.375374                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 89805.010956                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 89805.010956                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 537427658000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.880888                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          239251634                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         19597971                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.207980                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.880888                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.996278                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.996278                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        512113925                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       512113925                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 537427658000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            14787588                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            18578291                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                6476                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               66847                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                2817                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data               60028                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                1603                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data               58003                       # number of demand (read+write) hits
system.l2.demand_hits::total                 33561653                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           14787588                       # number of overall hits
system.l2.overall_hits::.cpu0.data           18578291                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               6476                       # number of overall hits
system.l2.overall_hits::.cpu1.data              66847                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               2817                       # number of overall hits
system.l2.overall_hits::.cpu2.data              60028                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               1603                       # number of overall hits
system.l2.overall_hits::.cpu3.data              58003                       # number of overall hits
system.l2.overall_hits::total                33561653                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             36665                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            998020                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2983                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            494234                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              1535                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            489478                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              1208                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            454758                       # number of demand (read+write) misses
system.l2.demand_misses::total                2478881                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            36665                       # number of overall misses
system.l2.overall_misses::.cpu0.data           998020                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2983                       # number of overall misses
system.l2.overall_misses::.cpu1.data           494234                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             1535                       # number of overall misses
system.l2.overall_misses::.cpu2.data           489478                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             1208                       # number of overall misses
system.l2.overall_misses::.cpu3.data           454758                       # number of overall misses
system.l2.overall_misses::total               2478881                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   3071391984                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 100351022915                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    277372996                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  58529847249                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    136960497                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  58476576307                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    106274499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  54652396386                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     275601842833                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   3071391984                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 100351022915                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    277372996                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  58529847249                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    136960497                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  58476576307                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    106274499                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  54652396386                       # number of overall miss cycles
system.l2.overall_miss_latency::total    275601842833                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        14824253                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        19576311                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            9459                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          561081                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst            4352                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          549506                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst            2811                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          512761                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             36040534                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       14824253                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       19576311                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           9459                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         561081                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst           4352                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         549506                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst           2811                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         512761                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            36040534                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.002473                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.050981                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.315361                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.880860                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.352711                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.890760                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.429740                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.886881                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.068780                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.002473                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.050981                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.315361                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.880860                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.352711                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.890760                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.429740                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.886881                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.068780                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 83769.043611                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 100550.112137                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 92984.577942                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 118425.375933                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 89225.079479                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 119467.220809                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 87975.578642                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 120179.076313                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 111179.940801                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 83769.043611                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 100550.112137                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 92984.577942                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 118425.375933                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 89225.079479                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 119467.220809                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 87975.578642                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 120179.076313                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 111179.940801                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1616759                       # number of writebacks
system.l2.writebacks::total                   1616759                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             33                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data            333                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            352                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data            410                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            326                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data            349                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            221                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data            300                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                2324                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            33                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data           333                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           352                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data           410                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           326                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data           349                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           221                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data           300                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               2324                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        36632                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       997687                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2631                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       493824                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         1209                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       489129                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst          987                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       454458                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2476557                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        36632                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       997687                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2631                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       493824                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         1209                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       489129                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst          987                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       454458                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2476557                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   2703208484                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  90351809949                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    226432496                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  53562736775                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    102134997                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  53560477330                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst     81149999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  50086049409                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 250673999439                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   2703208484                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  90351809949                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    226432496                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  53562736775                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    102134997                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  53560477330                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst     81149999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  50086049409                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 250673999439                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.002471                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.050964                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.278148                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.880130                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.277803                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.890125                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.351121                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.886296                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.068716                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.002471                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.050964                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.278148                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.880130                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.277803                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.890125                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.351121                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.886296                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.068716                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 73793.636274                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 90561.278185                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 86063.282402                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 108465.236147                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 84478.905707                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 109501.741524                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 82218.843972                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 110210.513203                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 101218.748221                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 73793.636274                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 90561.278185                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 86063.282402                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 108465.236147                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 84478.905707                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 109501.741524                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 82218.843972                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 110210.513203                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 101218.748221                       # average overall mshr miss latency
system.l2.replacements                        5215060                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      4994550                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          4994550                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      4994550                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      4994550                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     30922535                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         30922535                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     30922535                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     30922535                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data               7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              35                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              32                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              38                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  112                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            36                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data             9                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data            18                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data            13                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 76                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       333500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data        30500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       364000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           43                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           44                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           50                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           51                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              188                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.837209                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.204545                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.360000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.254902                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.404255                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  9263.888889                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  2346.153846                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  4789.473684                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           36                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data            9                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data           18                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data           13                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            76                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       725500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       187500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       367500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       264000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1544500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.837209                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.204545                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.360000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.254902                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.404255                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20152.777778                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20833.333333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20416.666667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20307.692308                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20322.368421                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            12                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            14                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            27                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 55                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           15                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           10                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data           12                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           12                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               49                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data           17                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           22                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           26                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           39                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            104                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.882353                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.454545                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.461538                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.307692                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.471154                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           15                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           10                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data           12                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           12                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           49                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       304500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       203000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       241999                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       237500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       986999                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.882353                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.454545                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.461538                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.307692                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.471154                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        20300                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        20300                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20166.583333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 19791.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20142.836735                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          2753484                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            28910                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            28086                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            29699                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2840179                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         519580                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         350317                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         354171                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         321185                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1545253                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  54887863399                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  40727871195                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  41516492837                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  37777619016                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  174909846447                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      3273064                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       379227                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       382257                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       350884                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           4385432                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.158744                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.923766                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.926526                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.915359                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.352360                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 105638.907192                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 116260.047885                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 117221.604358                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 117619.499715                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 113191.720998                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data       519580                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       350317                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       354171                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       321185                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1545253                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  49692056413                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  37224694708                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  37974776849                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  34565763527                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 159457291497                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.158744                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.923766                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.926526                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.915359                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.352360                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 95638.893747                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 106260.029368                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 107221.587451                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 107619.482625                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 103191.704852                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      14787588                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          6476                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          2817                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          1603                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           14798484                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        36665                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2983                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         1535                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         1208                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            42391                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   3071391984                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    277372996                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    136960497                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    106274499                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   3591999976                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     14824253                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         9459                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst         4352                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst         2811                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       14840875                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.002473                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.315361                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.352711                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.429740                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002856                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 83769.043611                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 92984.577942                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 89225.079479                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 87975.578642                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84734.966762                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           33                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          352                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          326                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          221                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           932                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        36632                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2631                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         1209                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst          987                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        41459                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   2703208484                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    226432496                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    102134997                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst     81149999                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   3112925976                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.002471                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.278148                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.277803                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.351121                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002794                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 73793.636274                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 86063.282402                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 84478.905707                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 82218.843972                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75084.444294                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     15824807                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        37937                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data        31942                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        28304                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          15922990                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       478440                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       143917                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       135307                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       133573                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          891237                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  45463159516                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  17801976054                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  16960083470                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  16874777370                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  97099996410                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     16303247                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       181854                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       167249                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       161877                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      16814227                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.029346                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.791388                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.809015                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.825151                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.053005                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 95023.742823                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 123696.130784                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 125345.203648                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 126333.745368                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 108949.691732                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data          333                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data          410                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data          349                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data          300                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total         1392                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       478107                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       143507                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       134958                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       133273                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       889845                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  40659753536                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  16338042067                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  15585700481                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  15520285882                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  88103781966                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.029326                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.789133                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.806929                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.823298                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.052922                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 85043.209022                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 113848.398106                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 115485.562034                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 116454.839930                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 99010.256804                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            3                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 3                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          576                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          337                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data          377                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data          471                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            1761                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data          579                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          337                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data          377                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data          471                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          1764                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.994819                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.998299                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data          576                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data          337                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data          377                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data          471                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         1761                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     14929219                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      9301837                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data     10329289                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data     12792770                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     47353115                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.994819                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.998299                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 25918.782986                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 27601.890208                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 27398.644562                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 27160.870488                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 26889.900625                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 537427658000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999819                       # Cycle average of tags in use
system.l2.tags.total_refs                    71955315                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   5215063                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     13.797593                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      29.600004                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        3.472619                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       27.864442                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.015892                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.009056                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.004630                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        0.981165                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.003027                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        1.048984                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.462500                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.054260                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.435382                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000248                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.015766                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000072                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.015331                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000047                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.016390                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999997                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 580892535                       # Number of tag accesses
system.l2.tags.data_accesses                580892535                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 537427658000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       2344384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      63851968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        168384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      31604736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst         77376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      31304256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst         63168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      29085312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          158499584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      2344384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       168384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst        77376                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst        63168                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2653312                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    103472576                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       103472576                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          36631                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         997687                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2631                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         493824                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           1209                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         489129                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst            987                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         454458                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2476556                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1616759                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1616759                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          4362232                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        118810350                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           313315                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         58807424                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           143975                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         58248316                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           117538                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         54119492                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             294922641                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      4362232                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       313315                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       143975                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       117538                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4937059                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      192533031                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            192533031                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      192533031                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         4362232                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       118810350                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          313315                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        58807424                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          143975                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        58248316                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          117538                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        54119492                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            487455672                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1576985.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     36631.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    948907.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2631.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    488386.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      1209.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    482941.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples       987.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    448201.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002771061750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        97400                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        97400                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             5246696                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1485155                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2476556                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1616759                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2476556                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1616759                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  66663                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 39774                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            109397                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            107424                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            122608                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            181193                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            228168                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            175372                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            164795                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            141782                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            235826                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            171136                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           154068                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           132249                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           138523                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           119806                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           115546                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           112000                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             72463                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             68087                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             67113                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             66732                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            112033                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            130181                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            117933                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            102249                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            172198                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            135512                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           111150                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            95787                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            91542                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            82730                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            77177                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            74075                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.27                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.89                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 102517529299                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                12049465000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            147703023049                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     42540.28                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                61290.28                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         1                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1105355                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  975626                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 45.87                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                61.87                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2476556                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1616759                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  885158                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  638197                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  409488                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  199469                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   61442                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   35805                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   35677                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   40958                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   36687                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   33401                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  16095                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   6688                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   3200                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   2922                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   2683                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   2022                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   7081                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   7850                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  19180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  41160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  70358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  93473                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 102843                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 105268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 107237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 109112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 109612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 111070                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 106321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 103596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 101509                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  99233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  98183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 100172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   6081                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2843                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    907                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   3667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   4799                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   5193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   5303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   5097                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   4897                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   4738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   4528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   4511                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   4366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   4658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   4786                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   5610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    795                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      2                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1905858                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    133.880010                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    94.774555                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   176.569365                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1277503     67.03%     67.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       417564     21.91%     88.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        83245      4.37%     93.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        38926      2.04%     95.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        19888      1.04%     96.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        11834      0.62%     97.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         8043      0.42%     97.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         5837      0.31%     97.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        43018      2.26%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1905858                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        97400                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      24.741622                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    206.852446                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047        97395     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::63488-65535            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         97400                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        97400                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.190575                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.178794                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.645272                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            88770     91.14%     91.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              892      0.92%     92.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             6061      6.22%     98.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1262      1.30%     99.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              331      0.34%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               68      0.07%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               14      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         97400                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              154233152                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 4266432                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               100925568                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               158499584                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            103472576                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       286.98                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       187.79                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    294.92                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    192.53                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.71                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.24                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.47                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  537427568500                       # Total gap between requests
system.mem_ctrls.avgGap                     131293.97                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      2344384                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     60730048                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       168384                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     31256704                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst        77376                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     30908224                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst        63168                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     28684864                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    100925568                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 4362231.762921289541                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 113001344.638649016619                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 313314.727095790789                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 58159835.160549178720                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 143974.726362147892                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 57511413.005841240287                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 117537.679834110808                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 53374372.481588952243                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 187793773.724983841181                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        36631                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       997687                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2631                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       493824                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         1209                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       489129                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst          987                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       454458                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1616759                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1187077744                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  49196513919                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    115602748                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  32899453845                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst     51203501                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  33104140771                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst     39707249                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  31109323272                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 12921479181509                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     32406.37                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     49310.57                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     43938.71                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     66621.82                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     42351.94                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     67679.78                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     40230.24                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     68453.68                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7992211.07                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    52.20                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           7140099960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3795022770                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          8419159560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         4385692620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     42423682080.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     106876166220                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     116371238880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       289411062090                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        538.511663                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 301190590249                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  17945720000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 218291347751                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           6467840400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3437708340                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          8787476460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3846049020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     42423682080.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     195894546510                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      41408392320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       302265695130                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        562.430479                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 105572405498                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  17945720000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 413909532502                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                263                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          132                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    3627953549.242424                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   22131495098.921703                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          129     97.73%     97.73% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      0.76%     98.48% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      0.76%     99.24% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      0.76%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        23000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 219960668500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            132                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    58537789500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 478889868500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 537427658000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      3208874                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         3208874                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      3208874                       # number of overall hits
system.cpu1.icache.overall_hits::total        3208874                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        10831                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         10831                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        10831                       # number of overall misses
system.cpu1.icache.overall_misses::total        10831                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    424444499                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    424444499                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    424444499                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    424444499                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      3219705                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      3219705                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      3219705                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      3219705                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.003364                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.003364                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.003364                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.003364                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 39187.932693                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 39187.932693                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 39187.932693                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 39187.932693                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          161                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    53.666667                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         9427                       # number of writebacks
system.cpu1.icache.writebacks::total             9427                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1372                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1372                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1372                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1372                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         9459                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         9459                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         9459                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         9459                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    365628500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    365628500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    365628500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    365628500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.002938                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002938                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.002938                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002938                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 38654.033196                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 38654.033196                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 38654.033196                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 38654.033196                       # average overall mshr miss latency
system.cpu1.icache.replacements                  9427                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      3208874                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        3208874                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        10831                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        10831                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    424444499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    424444499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      3219705                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      3219705                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.003364                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.003364                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 39187.932693                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 39187.932693                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1372                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1372                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         9459                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         9459                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    365628500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    365628500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.002938                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002938                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 38654.033196                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 38654.033196                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 537427658000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           30.294463                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            3053145                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             9427                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           323.872388                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        393447000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    30.294463                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.946702                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.946702                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           17                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          6448869                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         6448869                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 537427658000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      5420884                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         5420884                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      5420884                       # number of overall hits
system.cpu1.dcache.overall_hits::total        5420884                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      1499869                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       1499869                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      1499869                       # number of overall misses
system.cpu1.dcache.overall_misses::total      1499869                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 192970520736                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 192970520736                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 192970520736                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 192970520736                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      6920753                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      6920753                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      6920753                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      6920753                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.216720                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.216720                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.216720                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.216720                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 128658.249978                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 128658.249978                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 128658.249978                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 128658.249978                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1525341                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       104060                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            20645                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1506                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    73.884282                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    69.096946                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       561443                       # number of writebacks
system.cpu1.dcache.writebacks::total           561443                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1134504                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1134504                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1134504                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1134504                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       365365                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       365365                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       365365                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       365365                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  40857920035                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  40857920035                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  40857920035                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  40857920035                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.052793                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.052793                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.052793                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.052793                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 111827.679266                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 111827.679266                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 111827.679266                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 111827.679266                       # average overall mshr miss latency
system.cpu1.dcache.replacements                561443                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      4756227                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        4756227                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       904733                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       904733                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data  95191911000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  95191911000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      5660960                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      5660960                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.159820                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.159820                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 105215.473515                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 105215.473515                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data       722470                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       722470                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       182263                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       182263                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  18645285000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  18645285000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.032196                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.032196                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 102298.793502                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 102298.793502                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       664657                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        664657                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       595136                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       595136                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  97778609736                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  97778609736                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1259793                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1259793                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.472408                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.472408                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 164296.244448                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 164296.244448                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       412034                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       412034                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       183102                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       183102                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  22212635035                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  22212635035                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.145343                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.145343                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 121312.902289                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 121312.902289                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          316                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          316                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          219                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          219                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      4444000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      4444000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          535                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          535                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.409346                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.409346                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 20292.237443                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 20292.237443                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          100                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          100                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          119                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          119                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      2821000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      2821000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.222430                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.222430                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 23705.882353                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 23705.882353                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          209                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          209                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          149                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          149                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       898000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       898000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          358                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          358                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.416201                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.416201                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6026.845638                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6026.845638                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          145                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          145                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       778000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       778000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.405028                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.405028                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5365.517241                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5365.517241                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       218000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       218000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       193000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       193000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       292369                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         292369                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       216817                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       216817                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  19937749000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  19937749000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       509186                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       509186                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.425811                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.425811                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 91956.576283                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 91956.576283                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       216817                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       216817                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  19720932000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  19720932000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.425811                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.425811                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 90956.576283                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 90956.576283                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 537427658000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           28.863051                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            6294829                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           582073                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            10.814501                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        393458500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    28.863051                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.901970                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.901970                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         15443765                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        15443765                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 537427658000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          31657310                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      6611309                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     31047485                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3598301                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             969                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           591                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1560                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           52                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           52                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          4455182                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         4455182                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      14840875                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     16816436                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1764                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         1764                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     44472725                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     58752737                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        28345                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1705378                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        13024                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1667479                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         8401                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      1552404                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             108200493                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   1897502208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   2505836672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1208704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     71841088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       555008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     70326336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       357760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     65656576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4613284352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         5288339                       # Total snoops (count)
system.tol2bus.snoopTraffic                 108081280                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         41359180                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.081764                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.312501                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               38279435     92.55%     92.55% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2915523      7.05%     99.60% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  53744      0.13%     99.73% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  83234      0.20%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  27244      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           41359180                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        72157757875                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             13.4                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         852070855                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           6700545                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         788537935                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           4335184                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       29397764692                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       22254536107                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy         873616700                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          14383992                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1616845485000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  59260                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740356                       # Number of bytes of host memory used
host_op_rate                                    59319                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 41688.81                       # Real time elapsed on the host
host_tick_rate                               25892270                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2470477301                       # Number of instructions simulated
sim_ops                                    2472934108                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.079418                       # Number of seconds simulated
sim_ticks                                1079417827000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.427577                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               82879152                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            83356303                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          6502335                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         93753915                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits            219982                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups         239536                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           19554                       # Number of indirect misses.
system.cpu0.branchPred.lookups               99223176                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted        13102                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        102954                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          6482657                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  62272641                       # Number of branches committed
system.cpu0.commit.bw_lim_events             16258269                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         320156                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      127078273                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           465034830                       # Number of instructions committed
system.cpu0.commit.committedOps             465137523                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2122128148                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.219184                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.119054                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   2005681974     94.51%     94.51% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     42549874      2.01%     96.52% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     10125163      0.48%     96.99% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      4797793      0.23%     97.22% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      4717927      0.22%     97.44% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      3003030      0.14%     97.58% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6     20967892      0.99%     98.57% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7     14026226      0.66%     99.23% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     16258269      0.77%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2122128148                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                 158723920                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls              397782                       # Number of function calls committed.
system.cpu0.commit.int_insts                381649034                       # Number of committed integer instructions.
system.cpu0.commit.loads                    123392398                       # Number of loads committed
system.cpu0.commit.membars                     201684                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass       202695      0.04%      0.04% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       234851127     50.49%     50.53% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          14769      0.00%     50.54% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1994      0.00%     50.54% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd      58867974     12.66%     63.19% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           994      0.00%     63.19% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt      18288753      3.93%     67.13% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult      4177088      0.90%     68.02% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     68.02% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv       6071089      1.31%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc      6107843      1.31%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       70768919     15.21%     85.86% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite        574099      0.12%     85.98% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead     52726433     11.34%     97.32% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite     12483746      2.68%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        465137523                       # Class of committed instruction
system.cpu0.commit.refs                     136553197                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  465034830                       # Number of Instructions Simulated
system.cpu0.committedOps                    465137523                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              4.640486                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        4.640486                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles           1916528016                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                19865                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            72231120                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             642965089                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                52361015                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                130094747                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               6860431                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                32284                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             36174564                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   99223176                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 40258961                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   2089319558                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               831091                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          161                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     736361596                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 136                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles               13760218                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.045979                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          45818809                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          83099134                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.341226                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2142018773                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.343862                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.939672                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1717862361     80.20%     80.20% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               304056474     14.19%     94.39% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                22679054      1.06%     95.45% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                65822034      3.07%     98.52% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 3008254      0.14%     98.67% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  365528      0.02%     98.68% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                21775267      1.02%     99.70% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 6433082      0.30%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   16719      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2142018773                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                179620126                       # number of floating regfile reads
system.cpu0.fp_regfile_writes               157837265                       # number of floating regfile writes
system.cpu0.idleCycles                       15968711                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             7515275                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                73494334                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.365131                       # Inst execution rate
system.cpu0.iew.exec_refs                   417392363                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  14208611                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              871317508                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            155658018                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            179472                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          8666971                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            16790698                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          591306627                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            403183752                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          6435599                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            787948886                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               6682073                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents            568592722                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               6860431                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles            582239845                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked     26740349                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          199187                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          488                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation       449491                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           13                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     32265620                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      3629899                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents        449491                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      3485510                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       4029765                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                413946124                       # num instructions consuming a value
system.cpu0.iew.wb_count                    516915446                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.840702                       # average fanout of values written-back
system.cpu0.iew.wb_producers                348005146                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.239536                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     519025680                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               814269506                       # number of integer regfile reads
system.cpu0.int_regfile_writes              273790023                       # number of integer regfile writes
system.cpu0.ipc                              0.215495                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.215495                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           208226      0.03%      0.03% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            271259753     34.15%     34.17% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               15231      0.00%     34.18% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1994      0.00%     34.18% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd           62513397      7.87%     42.04% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp               1002      0.00%     42.05% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt           23947238      3.01%     45.06% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult           4368333      0.55%     45.61% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              4      0.00%     45.61% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv            6071089      0.76%     46.37% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc           6819708      0.86%     47.23% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     47.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     47.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     47.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     47.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     47.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     47.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     47.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     47.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     47.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     47.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     47.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     47.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     47.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     47.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     47.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     47.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     47.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     47.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     47.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     47.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     47.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     47.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     47.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     47.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     47.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     47.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     47.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     47.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     47.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     47.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     47.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     47.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     47.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     47.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     47.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     47.23% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           248205560     31.25%     78.48% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite             585975      0.07%     78.55% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead      156824345     19.74%     98.29% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite      13562629      1.71%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             794384484                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses              320919328                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads          595297400                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses    171243472                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes         258863462                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                   98975651                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.124594                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                3498259      3.53%      3.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      3.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      3.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                29850      0.03%      3.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      3.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                31318      0.03%      3.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult               28946      0.03%      3.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      3.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv             29229192     29.53%     33.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc              111275      0.11%     33.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     33.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     33.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     33.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     33.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     33.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     33.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     33.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     33.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     33.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     33.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     33.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     33.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     33.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     33.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     33.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     33.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     33.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     33.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     33.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     33.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     33.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     33.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     33.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     33.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     33.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     33.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     33.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     33.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     33.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     33.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     33.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     33.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     33.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     33.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     33.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     33.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead              48650027     49.15%     82.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                15782      0.02%     82.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead         17378833     17.56%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite            2169      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             572232581                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        3236440097                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    345671974                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        459061380                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 590806096                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                794384484                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             500531                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      126169107                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          1974104                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        180375                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined    103665461                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2142018773                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.370858                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.121678                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1841827354     85.99%     85.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          111593075      5.21%     91.20% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           56972317      2.66%     93.86% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           32857953      1.53%     95.39% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           53457657      2.50%     97.88% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5           29157580      1.36%     99.25% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            7443412      0.35%     99.59% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            3681484      0.17%     99.77% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8            5027941      0.23%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2142018773                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.368114                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          9269344                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         5575774                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           155658018                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           16790698                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads              182224076                       # number of misc regfile reads
system.cpu0.misc_regfile_writes              93513741                       # number of misc regfile writes
system.cpu0.numCycles                      2157987484                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                      848260                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles             1557485704                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            389862569                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              90286807                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                69132140                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             309118002                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents              4442031                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            876010168                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             619836684                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          519577727                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                141658592                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               2100186                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               6860431                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            366252489                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               129715163                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups        246298508                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       629711660                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        629417                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts             18107                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                223141911                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts         17785                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  2698019310                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1204347347                       # The number of ROB writes
system.cpu0.timesIdled                         164160                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 5527                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.575998                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               82695553                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            83047677                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          6418820                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         93367223                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            185138                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         191381                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            6243                       # Number of indirect misses.
system.cpu1.branchPred.lookups               98685681                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         2644                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        101553                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          6407205                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  62027161                       # Number of branches committed
system.cpu1.commit.bw_lim_events             16152060                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         317215                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      126240074                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           463877825                       # Number of instructions committed
system.cpu1.commit.committedOps             463983131                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples   2114245281                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.219456                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.121073                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0   1998754509     94.54%     94.54% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     41874023      1.98%     96.52% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      9951243      0.47%     96.99% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      4690084      0.22%     97.21% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      4677865      0.22%     97.43% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      2975491      0.14%     97.57% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6     20859067      0.99%     98.56% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7     14310939      0.68%     99.24% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8     16152060      0.76%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total   2114245281                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                 158716312                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              323467                       # Number of function calls committed.
system.cpu1.commit.int_insts                380580315                       # Number of committed integer instructions.
system.cpu1.commit.loads                    123249778                       # Number of loads committed
system.cpu1.commit.membars                     204673                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       204673      0.04%      0.04% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       234319612     50.50%     50.55% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            524      0.00%     50.55% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             672      0.00%     50.55% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd      58922960     12.70%     63.25% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.25% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt      18200368      3.92%     67.17% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult      4151168      0.89%     68.06% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     68.06% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv       6071040      1.31%     69.37% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc      6064112      1.31%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       70484331     15.19%     85.87% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        257007      0.06%     85.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead     52867000     11.39%     97.32% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite     12439664      2.68%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        463983131                       # Class of committed instruction
system.cpu1.commit.refs                     136048002                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  463877825                       # Number of Instructions Simulated
system.cpu1.committedOps                    463983131                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.605415                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.605415                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles           1912228037                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                11701                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            72084464                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             640582468                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                49191825                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                129708706                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               6779697                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                30159                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles             36071751                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   98685681                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 39680235                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                   2084808455                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               801510                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     733306594                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles               13582624                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.046194                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          42380249                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          82880691                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.343252                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples        2133980016                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.343733                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.938522                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0              1711040379     80.18%     80.18% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               303433095     14.22%     94.40% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                22424052      1.05%     95.45% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                65811578      3.08%     98.53% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 2936272      0.14%     98.67% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  339618      0.02%     98.69% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                21608729      1.01%     99.70% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                 6383009      0.30%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    3284      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total          2133980016                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                179458071                       # number of floating regfile reads
system.cpu1.fp_regfile_writes               157817479                       # number of floating regfile writes
system.cpu1.idleCycles                        2369983                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             7431155                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                73148823                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.367446                       # Inst execution rate
system.cpu1.iew.exec_refs                   415417229                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  13841228                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              868254364                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts            155310854                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            173154                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          8569435                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            16392043                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          589333373                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts            401576001                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          6369131                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            784993786                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               6679292                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents            570775927                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               6779697                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles            584373348                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked     26576539                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          189190                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses          153                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation       444524                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     32061076                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      3593819                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents        444524                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      3444740                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       3986415                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                413432513                       # num instructions consuming a value
system.cpu1.iew.wb_count                    515330488                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.841082                       # average fanout of values written-back
system.cpu1.iew.wb_producers                347730557                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.241220                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     517427347                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               811102227                       # number of integer regfile reads
system.cpu1.int_regfile_writes              272875354                       # number of integer regfile writes
system.cpu1.ipc                              0.217136                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.217136                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           208519      0.03%      0.03% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            270409295     34.17%     34.20% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 526      0.00%     34.20% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  672      0.00%     34.20% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd           62549259      7.90%     42.10% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     42.10% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt           23823783      3.01%     45.11% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult           4340935      0.55%     45.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     45.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv            6071040      0.77%     46.43% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc           6775635      0.86%     47.28% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     47.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     47.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     47.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     47.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     47.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     47.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     47.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     47.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     47.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     47.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     47.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     47.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     47.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     47.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     47.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     47.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     47.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     47.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     47.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     47.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     47.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     47.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     47.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     47.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     47.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     47.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     47.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     47.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     47.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     47.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     47.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     47.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     47.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     47.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     47.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     47.28% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           246919389     31.20%     78.48% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             262565      0.03%     78.52% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead      156484659     19.77%     98.29% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite      13516640      1.71%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             791362917                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses              320248087                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads          594078801                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses    171176061                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes         258317002                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                   98628151                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.124631                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                3511046      3.56%      3.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      3.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      3.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                29698      0.03%      3.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      3.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                32676      0.03%      3.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult               29498      0.03%      3.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%      3.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv             29194594     29.60%     33.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc              108809      0.11%     33.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     33.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     33.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     33.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     33.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     33.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     33.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     33.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     33.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     33.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     33.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     33.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     33.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     33.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     33.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     33.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     33.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     33.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     33.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     33.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     33.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     33.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     33.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     33.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     33.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     33.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     33.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     33.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     33.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     33.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     33.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     33.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     33.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     33.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     33.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     33.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     33.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead              48430927     49.10%     82.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   42      0.00%     82.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead         17288642     17.53%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite            2219      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             569534462                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        3223218109                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    344154427                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        456810739                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 588839902                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                791362917                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             493471                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      125350242                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued          1962909                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        176256                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined    103147279                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples   2133980016                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.370839                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.122651                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0         1835341613     86.01%     86.01% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1          110880984      5.20%     91.20% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           56593841      2.65%     93.85% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           32654909      1.53%     95.38% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4           53306796      2.50%     97.88% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5           28971221      1.36%     99.24% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            7451253      0.35%     99.59% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7            3696475      0.17%     99.76% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8            5082924      0.24%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total     2133980016                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.370428                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          9196176                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         5531117                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads           155310854                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           16392043                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads              182075115                       # number of misc regfile reads
system.cpu1.misc_regfile_writes              93409648                       # number of misc regfile writes
system.cpu1.numCycles                      2136349999                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    22351529                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles             1555787482                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            389271474                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              90204984                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                65913017                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents             307082463                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents              4436858                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            873177518                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             617643859                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          518162583                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                141221394                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               1776324                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               6779697                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles            363740912                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps               128891109                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups        245738153                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       627439365                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles        537514                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts             14516                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                222254871                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts         14493                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  2688288710                       # The number of ROB reads
system.cpu1.rob.rob_writes                 1200205855                       # The number of ROB writes
system.cpu1.timesIdled                          32634                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            99.605163                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               82638022                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            82965601                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          6413073                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         93314956                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits            184740                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         191299                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            6559                       # Number of indirect misses.
system.cpu2.branchPred.lookups               98611779                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         2401                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                        101106                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          6400905                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  61999886                       # Number of branches committed
system.cpu2.commit.bw_lim_events             16089299                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls         315647                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts      126053437                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts           463735770                       # Number of instructions committed
system.cpu2.commit.committedOps             463840576                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples   2112197694                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.219601                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.121109                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0   1996616411     94.53%     94.53% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1     41972452      1.99%     96.52% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      9952285      0.47%     96.99% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      4744612      0.22%     97.21% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4      4644207      0.22%     97.43% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5      2970158      0.14%     97.57% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6     20870182      0.99%     98.56% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7     14338088      0.68%     99.24% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8     16089299      0.76%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total   2112197694                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                 158617448                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              322334                       # Number of function calls committed.
system.cpu2.commit.int_insts                380519439                       # Number of committed integer instructions.
system.cpu2.commit.loads                    123232237                       # Number of loads committed
system.cpu2.commit.membars                     203873                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass       203873      0.04%      0.04% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu       234299796     50.51%     50.56% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            528      0.00%     50.56% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv             672      0.00%     50.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd      58893428     12.70%     63.25% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     63.25% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt      18166308      3.92%     67.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult      4145406      0.89%     68.06% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     68.06% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv       6071040      1.31%     69.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc      6047104      1.30%     70.68% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     70.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     70.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     70.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     70.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     70.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     70.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     70.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     70.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     70.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     70.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     70.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     70.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     70.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     70.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     70.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     70.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     70.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     70.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     70.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     70.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     70.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     70.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     70.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     70.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     70.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     70.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     70.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     70.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     70.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     70.68% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       70461837     15.19%     85.87% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        256422      0.06%     85.92% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead     52871506     11.40%     97.32% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite     12422656      2.68%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total        463840576                       # Class of committed instruction
system.cpu2.commit.refs                     136012421                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                  463735770                       # Number of Instructions Simulated
system.cpu2.committedOps                    463840576                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              4.602663                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        4.602663                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles           1911357904                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                12247                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved            72039934                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts             640204869                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                49102968                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                128514971                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               6772469                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                30488                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles             36157701                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   98611779                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                 39581516                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                   2082864293                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               800915                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.Insts                     732852764                       # Number of instructions fetch has processed
system.cpu2.fetch.SquashCycles               13569274                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.046201                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          42257083                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          82822762                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.343350                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples        2131906013                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.343854                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.938458                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0              1709096164     80.17%     80.17% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1               303403746     14.23%     94.40% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                22405615      1.05%     95.45% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                65774663      3.09%     98.54% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                 2935875      0.14%     98.67% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  339237      0.02%     98.69% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                21572416      1.01%     99.70% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                 6375025      0.30%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                    3272      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total          2131906013                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                179256324                       # number of floating regfile reads
system.cpu2.fp_regfile_writes               157685882                       # number of floating regfile writes
system.cpu2.idleCycles                        2513241                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             7423388                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                73104624                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.367759                       # Inst execution rate
system.cpu2.iew.exec_refs                   415562201                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                  13816852                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles              865590627                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts            155250712                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts            172722                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts          8549927                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts            16366454                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts          588997976                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts            401745349                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          6354687                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts            784951658                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents               6674743                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents            571724242                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               6772469                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles            585344934                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked     26611934                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads          188413                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses           64                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation       443693                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads     32018475                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores      3586270                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents        443693                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect      3441445                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect       3981943                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                413480310                       # num instructions consuming a value
system.cpu2.iew.wb_count                    515087501                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.841229                       # average fanout of values written-back
system.cpu2.iew.wb_producers                347831639                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.241324                       # insts written-back per cycle
system.cpu2.iew.wb_sent                     517182434                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads               811176958                       # number of integer regfile reads
system.cpu2.int_regfile_writes              272829831                       # number of integer regfile writes
system.cpu2.ipc                              0.217266                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.217266                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass           207464      0.03%      0.03% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu            270344461     34.16%     34.19% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 531      0.00%     34.19% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                  674      0.00%     34.19% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd           62499757      7.90%     42.09% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     42.09% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt           23770822      3.00%     45.09% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult           4335297      0.55%     45.64% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     45.64% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv            6071040      0.77%     46.41% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc           6752375      0.85%     47.26% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     47.26% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     47.26% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     47.26% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     47.26% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     47.26% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     47.26% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     47.26% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     47.26% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     47.26% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     47.26% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     47.26% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     47.26% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     47.26% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     47.26% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     47.26% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     47.26% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     47.26% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     47.26% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     47.26% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     47.26% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     47.26% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     47.26% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     47.26% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     47.26% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     47.26% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     47.26% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     47.26% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     47.26% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     47.26% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     47.26% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     47.26% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     47.26% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     47.26% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     47.26% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     47.26% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     47.26% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead           247010021     31.22%     78.48% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite             262114      0.03%     78.51% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead      156558730     19.78%     98.29% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite      13493059      1.71%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total             791306345                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses              320097555                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads          593847222                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses    171020927                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes         258034774                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                   98607376                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.124613                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                3526102      3.58%      3.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%      3.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      8      0.00%      3.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                28764      0.03%      3.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%      3.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                28548      0.03%      3.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult               28921      0.03%      3.66% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%      3.66% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv             29108712     29.52%     33.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc              106976      0.11%     33.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     33.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     33.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     33.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     33.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     33.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     33.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     33.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     33.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     33.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     33.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     33.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     33.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     33.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     33.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     33.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     33.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     33.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     33.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     33.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     33.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     33.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     33.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     33.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     33.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     33.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     33.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     33.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     33.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     33.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     33.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     33.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     33.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     33.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     33.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     33.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     33.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead              48464703     49.15%     82.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                   88      0.00%     82.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead         17312233     17.56%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite            2321      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses             569608702                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads        3221238293                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses    344066574                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes        456563912                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                 588505605                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                791306345                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded             492371                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined      125157400                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued          1959436                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved        176724                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined    103026729                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples   2131906013                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.371173                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.123367                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0         1833444445     86.00%     86.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1          110703565      5.19%     91.19% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2           56647856      2.66%     93.85% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3           32550141      1.53%     95.38% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4           53279809      2.50%     97.88% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5           29001492      1.36%     99.24% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6            7488726      0.35%     99.59% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7            3722239      0.17%     99.76% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8            5067740      0.24%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total     2131906013                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.370736                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          9185901                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores         5521163                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads           155250712                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores           16366454                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads              181889707                       # number of misc regfile reads
system.cpu2.misc_regfile_writes              93323286                       # number of misc regfile writes
system.cpu2.numCycles                      2134419254                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    24282770                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles             1554549354                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps            389173797                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents              90474333                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                65804256                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents             307220906                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents              4424835                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups            872679617                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts             617283938                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands          517892381                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                140118668                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents               1886299                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               6772469                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles            364124370                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps               128718584                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups        245470396                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups       627209221                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles        536896                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts             14321                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                223215030                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts         14282                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                  2685976213                       # The number of ROB reads
system.cpu2.rob.rob_writes                 1199521039                       # The number of ROB writes
system.cpu2.timesIdled                          32811                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            99.615199                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               82690997                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            83010422                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          6415555                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         93394194                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            185405                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         192145                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            6740                       # Number of indirect misses.
system.cpu3.branchPred.lookups               98705786                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         2920                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                        101544                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          6403509                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  62101707                       # Number of branches committed
system.cpu3.commit.bw_lim_events             16148353                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls         317180                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts      126071963                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts           464400156                       # Number of instructions committed
system.cpu3.commit.committedOps             464505368                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples   2114691062                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.219656                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.121575                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0   1999083136     94.53%     94.53% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1     41902640      1.98%     96.51% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      9964716      0.47%     96.99% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      4697851      0.22%     97.21% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4      4689711      0.22%     97.43% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5      2972452      0.14%     97.57% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6     20853606      0.99%     98.56% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7     14378597      0.68%     99.24% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8     16148353      0.76%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total   2114691062                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                 158869521                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              323753                       # Number of function calls committed.
system.cpu3.commit.int_insts                381023955                       # Number of committed integer instructions.
system.cpu3.commit.loads                    123397031                       # Number of loads committed
system.cpu3.commit.membars                     204569                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass       204569      0.04%      0.04% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu       234612325     50.51%     50.55% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            566      0.00%     50.55% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv             672      0.00%     50.55% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd      58997492     12.70%     63.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     63.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt      18203086      3.92%     67.17% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult      4152578      0.89%     68.07% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     68.07% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv       6071040      1.31%     69.37% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc      6065488      1.31%     70.68% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     70.68% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     70.68% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     70.68% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     70.68% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     70.68% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     70.68% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     70.68% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     70.68% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     70.68% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     70.68% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     70.68% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     70.68% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     70.68% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     70.68% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     70.68% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     70.68% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     70.68% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     70.68% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     70.68% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     70.68% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.68% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.68% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     70.68% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     70.68% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     70.68% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.68% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.68% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     70.68% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     70.68% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     70.68% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.68% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     70.68% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.68% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     70.68% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     70.68% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     70.68% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       70559778     15.19%     85.87% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        257937      0.06%     85.92% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead     52938797     11.40%     97.32% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite     12441040      2.68%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total        464505368                       # Class of committed instruction
system.cpu3.commit.refs                     136197552                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                  464400156                       # Number of Instructions Simulated
system.cpu3.committedOps                    464505368                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              4.601136                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        4.601136                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles           1912691343                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                12137                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved            72110341                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts             640905400                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                49195214                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                129633683                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               6774427                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                31097                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles             36103743                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   98705786                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 39660684                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                   2085222686                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes               801951                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                     733498485                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles               13572946                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.046194                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          42389237                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          82876402                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.343275                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples        2134398410                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.343755                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.938623                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0              1711348950     80.18%     80.18% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1               303543982     14.22%     94.40% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                22411210      1.05%     95.45% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                65806327      3.08%     98.53% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                 2933124      0.14%     98.67% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  340189      0.02%     98.69% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                21615032      1.01%     99.70% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                 6396480      0.30%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                    3116      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total          2134398410                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                179560509                       # number of floating regfile reads
system.cpu3.fp_regfile_writes               157926593                       # number of floating regfile writes
system.cpu3.idleCycles                        2370021                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             7424651                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                73205041                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.367474                       # Inst execution rate
system.cpu3.iew.exec_refs                   415329569                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                  13839147                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles              868363511                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts            155419707                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts            173473                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts          8564142                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts            16387784                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts          589684574                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts            401490422                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts          6363319                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts            785206393                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents               6697623                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents            570773863                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               6774427                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles            584399004                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked     26562647                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads          189069                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses          146                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation       442907                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads     32022676                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores      3587263                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents        442907                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect      3446368                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect       3978283                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                413767754                       # num instructions consuming a value
system.cpu3.iew.wb_count                    515763150                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.841138                       # average fanout of values written-back
system.cpu3.iew.wb_producers                348035848                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.241375                       # insts written-back per cycle
system.cpu3.iew.wb_sent                     517861174                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads               811407301                       # number of integer regfile reads
system.cpu3.int_regfile_writes              273146693                       # number of integer regfile writes
system.cpu3.ipc                              0.217338                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.217338                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass           208415      0.03%      0.03% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu            270664778     34.19%     34.22% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 569      0.00%     34.22% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                  672      0.00%     34.22% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd           62605176      7.91%     42.13% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     42.13% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt           23812969      3.01%     45.14% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult           4342171      0.55%     45.69% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     45.69% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv            6071040      0.77%     46.45% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc           6771638      0.86%     47.31% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     47.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     47.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     47.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     47.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     47.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     47.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     47.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     47.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     47.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     47.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     47.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     47.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     47.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     47.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     47.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     47.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     47.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     47.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     47.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     47.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     47.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     47.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     47.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     47.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     47.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     47.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     47.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     47.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     47.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     47.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     47.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     47.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     47.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     47.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     47.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     47.31% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead           246872084     31.19%     78.50% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             263460      0.03%     78.53% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead      156443616     19.76%     98.29% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite      13513124      1.71%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total             791569712                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses              320194940                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads          594024446                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses    171281419                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes         258317999                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                   98531374                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.124476                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                3510466      3.56%      3.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%      3.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%      3.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                29394      0.03%      3.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%      3.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                31976      0.03%      3.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult               29404      0.03%      3.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%      3.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv             29157977     29.59%     33.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc              108469      0.11%     33.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     33.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     33.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     33.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     33.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     33.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     33.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     33.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     33.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     33.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     33.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     33.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     33.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     33.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     33.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     33.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     33.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     33.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     33.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     33.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     33.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     33.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     33.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     33.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     33.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     33.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     33.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     33.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     33.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     33.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     33.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     33.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     33.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     33.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     33.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     33.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     33.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead              48385614     49.11%     82.46% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                   88      0.00%     82.46% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead         17275589     17.53%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite            2397      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses             569697731                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads        3224003735                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses    344481731                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes        456988287                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                 589190325                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                791569712                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded             494249                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined      125179206                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued          1958973                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved        177069                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined    103033655                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples   2134398410                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.370863                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.122766                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0         1835688905     86.00%     86.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1          110917196      5.20%     91.20% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2           56617402      2.65%     93.85% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3           32661569      1.53%     95.38% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4           53274276      2.50%     97.88% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5           28981712      1.36%     99.24% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6            7462115      0.35%     99.59% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7            3707229      0.17%     99.76% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8            5088006      0.24%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total     2134398410                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.370452                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          9200023                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores         5532630                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads           155419707                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores           16387784                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads              182176330                       # number of misc regfile reads
system.cpu3.misc_regfile_writes              93489684                       # number of misc regfile writes
system.cpu3.numCycles                      2136768431                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    21932918                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles             1556148955                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps            389717229                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents              90191596                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                65944053                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents             306508188                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents              4406215                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups            873670497                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts             617981932                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands          518462647                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                141156561                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               2420385                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               6774427                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles            363832955                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps               128745418                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups        245807900                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups       627862597                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles        541459                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts             14603                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                222333633                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts         14548                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                  2689091751                       # The number of ROB reads
system.cpu3.rob.rob_writes                 1200887047                       # The number of ROB writes
system.cpu3.timesIdled                          31872                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests    125254281                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     239038633                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests     22100477                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops     11718563                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    142311297                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops    112626069                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    294637430                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops      124344632                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1079417827000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp          122941208                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      4455206                       # Transaction distribution
system.membus.trans_dist::CleanEvict        109330194                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           202846                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           9133                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2099844                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2098051                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq     122941209                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           201                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    364077892                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              364077892                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   8287645760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              8287645760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           195060                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples         125253233                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0               125253233    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total           125253233                       # Request fanout histogram
system.membus.respLayer1.occupancy       645663073875                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             59.8                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        297150937818                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              27.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions               3944                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples         1973                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    6188134.566650                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   8022964.008093                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10         1973    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value         7500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value     70582000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total           1973                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   1067208637500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED  12209189500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1079417827000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     39544416                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        39544416                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     39544416                       # number of overall hits
system.cpu2.icache.overall_hits::total       39544416                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        37100                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         37100                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        37100                       # number of overall misses
system.cpu2.icache.overall_misses::total        37100                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   2155760500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   2155760500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   2155760500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   2155760500                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     39581516                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     39581516                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     39581516                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     39581516                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.000937                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000937                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.000937                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000937                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 58106.752022                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 58106.752022                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 58106.752022                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 58106.752022                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          492                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               12                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs           41                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        35342                       # number of writebacks
system.cpu2.icache.writebacks::total            35342                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         1758                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         1758                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         1758                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         1758                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        35342                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        35342                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        35342                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        35342                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   2045391500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   2045391500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   2045391500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   2045391500                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.000893                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000893                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.000893                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000893                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 57874.243110                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 57874.243110                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 57874.243110                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 57874.243110                       # average overall mshr miss latency
system.cpu2.icache.replacements                 35342                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     39544416                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       39544416                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        37100                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        37100                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   2155760500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   2155760500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     39581516                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     39581516                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.000937                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000937                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 58106.752022                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 58106.752022                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         1758                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         1758                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        35342                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        35342                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   2045391500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   2045391500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.000893                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000893                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 57874.243110                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 57874.243110                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1079417827000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           39834070                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            35374                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          1126.083282                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         79198374                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        79198374                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1079417827000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     70284738                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        70284738                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     70284738                       # number of overall hits
system.cpu2.dcache.overall_hits::total       70284738                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data     82104119                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      82104119                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data     82104119                       # number of overall misses
system.cpu2.dcache.overall_misses::total     82104119                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 7035673393230                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 7035673393230                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 7035673393230                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 7035673393230                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data    152388857                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total    152388857                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data    152388857                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total    152388857                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.538780                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.538780                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.538780                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.538780                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 85692.088033                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 85692.088033                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 85692.088033                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 85692.088033                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs   1458504340                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       377901                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs         27003848                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           5919                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    54.010982                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    63.845413                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks     34832718                       # number of writebacks
system.cpu2.dcache.writebacks::total         34832718                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data     47195336                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total     47195336                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data     47195336                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total     47195336                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data     34908783                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total     34908783                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data     34908783                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total     34908783                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data 3618289998806                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 3618289998806                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data 3618289998806                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 3618289998806                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.229077                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.229077                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.229077                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.229077                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 103649.846482                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 103649.846482                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 103649.846482                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 103649.846482                       # average overall mshr miss latency
system.cpu2.dcache.replacements              34832712                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     62500669                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       62500669                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data     77216187                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total     77216187                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 6579778660500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 6579778660500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data    139716856                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total    139716856                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.552662                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.552662                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 85212.426515                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 85212.426515                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data     42938920                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total     42938920                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data     34277267                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total     34277267                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data 3559880789000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 3559880789000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.245334                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.245334                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 103855.444164                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 103855.444164                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      7784069                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7784069                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data      4887932                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      4887932                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data 455894732730                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 455894732730                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data     12672001                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     12672001                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.385727                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.385727                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 93269.450706                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 93269.450706                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data      4256416                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total      4256416                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       631516                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       631516                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  58409209806                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  58409209806                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.049836                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.049836                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 92490.467076                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 92490.467076                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data         6821                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         6821                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data         2492                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         2492                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data     89206000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     89206000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data         9313                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         9313                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.267583                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.267583                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 35796.950241                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 35796.950241                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          580                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          580                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data         1912                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total         1912                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data     53305500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     53305500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.205304                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.205304                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 27879.445607                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 27879.445607                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data         3318                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         3318                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data         3048                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         3048                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data     24721000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     24721000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data         6366                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         6366                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.478794                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.478794                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  8110.564304                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  8110.564304                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data         2878                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         2878                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data     22330000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     22330000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.452089                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.452089                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  7758.860320                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  7758.860320                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data      6794500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      6794500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data      6307500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      6307500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data         2423                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total           2423                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data        98683                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total        98683                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data   2215674000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total   2215674000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data       101106                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total       101106                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.976035                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.976035                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 22452.438617                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 22452.438617                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_hits::.cpu2.data           13                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_hits::total           13                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data        98670                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total        98670                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data   2116991000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total   2116991000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.975906                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.975906                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 21455.265025                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 21455.265025                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1079417827000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           31.888508                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs          105358252                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs         34957069                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             3.013933                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    31.888508                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.996516                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.996516                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           30                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        339968326                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       339968326                       # Number of data accesses
system.cpu3.numPwrStateTransitions               4060                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples         2031                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    5433100.443131                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   7808050.858386                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10         2031    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value         6500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value     70743500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total           2031                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   1068383200000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED  11034627000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1079417827000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     39622054                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        39622054                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     39622054                       # number of overall hits
system.cpu3.icache.overall_hits::total       39622054                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        38630                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         38630                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        38630                       # number of overall misses
system.cpu3.icache.overall_misses::total        38630                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   2141986500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   2141986500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   2141986500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   2141986500                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     39660684                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     39660684                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     39660684                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     39660684                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.000974                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000974                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.000974                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000974                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 55448.783329                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 55448.783329                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 55448.783329                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 55448.783329                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          521                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               21                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    24.809524                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        36650                       # number of writebacks
system.cpu3.icache.writebacks::total            36650                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         1980                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         1980                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         1980                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         1980                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        36650                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        36650                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        36650                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        36650                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst   2011367500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   2011367500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst   2011367500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   2011367500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.000924                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000924                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.000924                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000924                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 54880.422920                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 54880.422920                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 54880.422920                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 54880.422920                       # average overall mshr miss latency
system.cpu3.icache.replacements                 36650                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     39622054                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       39622054                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        38630                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        38630                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   2141986500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   2141986500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     39660684                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     39660684                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.000974                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000974                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 55448.783329                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 55448.783329                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         1980                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         1980                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        36650                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        36650                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst   2011367500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   2011367500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.000924                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000924                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 54880.422920                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 54880.422920                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1079417827000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           39775554                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            36682                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          1084.334387                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           19                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         79358018                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        79358018                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1079417827000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     70653298                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        70653298                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     70653298                       # number of overall hits
system.cpu3.dcache.overall_hits::total       70653298                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data     81929018                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total      81929018                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data     81929018                       # number of overall misses
system.cpu3.dcache.overall_misses::total     81929018                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 7084013006766                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 7084013006766                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 7084013006766                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 7084013006766                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data    152582316                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total    152582316                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data    152582316                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total    152582316                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.536950                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.536950                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.536950                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.536950                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 86465.249794                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 86465.249794                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 86465.249794                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 86465.249794                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs   1455808127                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       368228                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs         26953023                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           5819                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    54.012796                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    63.280289                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks     34811859                       # number of writebacks
system.cpu3.dcache.writebacks::total         34811859                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data     47038434                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total     47038434                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data     47038434                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total     47038434                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data     34890584                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total     34890584                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data     34890584                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total     34890584                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data 3619215375911                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 3619215375911                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data 3619215375911                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 3619215375911                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.228667                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.228667                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.228667                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.228667                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 103730.432712                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 103730.432712                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 103730.432712                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 103730.432712                       # average overall mshr miss latency
system.cpu3.dcache.replacements              34811853                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     62923036                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       62923036                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data     76967524                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total     76967524                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 6608476900500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 6608476900500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data    139890560                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total    139890560                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.550198                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.550198                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 85860.588428                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 85860.588428                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data     42710196                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total     42710196                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data     34257328                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total     34257328                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data 3558657035000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 3558657035000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.244887                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.244887                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 103880.169376                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 103880.169376                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      7730262                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7730262                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data      4961494                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      4961494                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data 475536106266                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 475536106266                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data     12691756                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     12691756                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.390923                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.390923                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 95845.345427                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 95845.345427                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data      4328238                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total      4328238                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       633256                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       633256                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  60558340911                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  60558340911                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.049895                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.049895                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 95630.109957                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 95630.109957                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data         7232                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         7232                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data         2281                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         2281                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data     59782000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     59782000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data         9513                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         9513                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.239777                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.239777                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 26208.680403                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 26208.680403                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          380                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          380                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data         1901                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total         1901                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data     45360000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     45360000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.199832                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.199832                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 23861.125723                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 23861.125723                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data         3158                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         3158                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data         3325                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         3325                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data     25860500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     25860500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data         6483                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         6483                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.512880                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.512880                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  7777.593985                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  7777.593985                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data         3158                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         3158                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data     23241500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     23241500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.487120                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.487120                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  7359.563015                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  7359.563015                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data      6701000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      6701000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data      6162000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      6162000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data         2348                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total           2348                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data        99196                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total        99196                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data   2228716999                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total   2228716999                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data       101544                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total       101544                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.976877                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.976877                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 22467.811192                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 22467.811192                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_hits::.cpu3.data           25                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_hits::total           25                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data        99171                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total        99171                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data   2129506999                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total   2129506999                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.976631                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.976631                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 21473.081838                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 21473.081838                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1079417827000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           31.892157                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs          105710322                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs         34937719                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             3.025679                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    31.892157                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.996630                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.996630                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           24                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.750000                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        340337405                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       340337405                       # Number of data accesses
system.cpu0.numPwrStateTransitions               1614                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          807                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    526063.816605                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   460704.218698                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          807    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        10500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value      1698500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            807                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1078993293500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    424533500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1079417827000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     40091137                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        40091137                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     40091137                       # number of overall hits
system.cpu0.icache.overall_hits::total       40091137                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       167822                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        167822                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       167822                       # number of overall misses
system.cpu0.icache.overall_misses::total       167822                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst  12064954500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  12064954500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst  12064954500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  12064954500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     40258959                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     40258959                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     40258959                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     40258959                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.004169                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.004169                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.004169                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.004169                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 71891.375982                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 71891.375982                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 71891.375982                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 71891.375982                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         9855                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              128                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    76.992188                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       154640                       # number of writebacks
system.cpu0.icache.writebacks::total           154640                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        13178                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        13178                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        13178                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        13178                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       154644                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       154644                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       154644                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       154644                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst  11126720500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  11126720500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst  11126720500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  11126720500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.003841                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.003841                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.003841                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.003841                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 71950.547710                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 71950.547710                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 71950.547710                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 71950.547710                       # average overall mshr miss latency
system.cpu0.icache.replacements                154640                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     40091137                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       40091137                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       167822                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       167822                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst  12064954500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  12064954500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     40258959                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     40258959                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.004169                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.004169                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 71891.375982                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 71891.375982                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        13178                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        13178                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       154644                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       154644                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst  11126720500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  11126720500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.003841                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.003841                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 71950.547710                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 71950.547710                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1079417827000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999999                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           40245962                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           154676                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           260.195260                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999999                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         80672562                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        80672562                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1079417827000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     71414885                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        71414885                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     71414885                       # number of overall hits
system.cpu0.dcache.overall_hits::total       71414885                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     81676469                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      81676469                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     81676469                       # number of overall misses
system.cpu0.dcache.overall_misses::total     81676469                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 7085377193815                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 7085377193815                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 7085377193815                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 7085377193815                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    153091354                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    153091354                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    153091354                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    153091354                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.533515                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.533515                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.533515                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.533515                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 86749.308345                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 86749.308345                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 86749.308345                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 86749.308345                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs   1460554671                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       375618                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs         27126812                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           5911                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    53.841737                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    63.545593                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     34967563                       # number of writebacks
system.cpu0.dcache.writebacks::total         34967563                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     46621073                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     46621073                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     46621073                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     46621073                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     35055396                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     35055396                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     35055396                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     35055396                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 3634562548231                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 3634562548231                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 3634562548231                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 3634562548231                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.228984                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.228984                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.228984                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.228984                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 103680.544594                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 103680.544594                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 103680.544594                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 103680.544594                       # average overall mshr miss latency
system.cpu0.dcache.replacements              34967556                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     63243416                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       63243416                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     76799073                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     76799073                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 6637200214500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 6637200214500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    140042489                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    140042489                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.548398                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.548398                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 86422.920945                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 86422.920945                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     42405885                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     42405885                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     34393188                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     34393188                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 3573614051500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 3573614051500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.245591                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.245591                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 103904.704952                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 103904.704952                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      8171469                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       8171469                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      4877396                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      4877396                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 448176979315                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 448176979315                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     13048865                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     13048865                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.373779                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.373779                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 91888.577289                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 91888.577289                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      4215188                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      4215188                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       662208                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       662208                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  60948496731                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  60948496731                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.050748                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.050748                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 92038.297228                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 92038.297228                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         9247                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9247                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1509                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1509                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     59693500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     59693500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data        10756                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        10756                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.140294                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.140294                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 39558.316766                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 39558.316766                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1080                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1080                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          429                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          429                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      2332000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      2332000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.039885                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.039885                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data  5435.897436                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5435.897436                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         6083                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         6083                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         2778                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         2778                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     18767000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     18767000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         8861                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         8861                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.313509                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.313509                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  6755.579554                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  6755.579554                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         2646                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         2646                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     16187000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     16187000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.298612                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.298612                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  6117.535903                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  6117.535903                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data      1148000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total      1148000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data      1082000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total      1082000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         4831                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           4831                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data        98123                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total        98123                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data   2376370499                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total   2376370499                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       102954                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       102954                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.953076                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.953076                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 24218.282146                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 24218.282146                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            8                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            8                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data        98115                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total        98115                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data   2278234999                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total   2278234999                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.952998                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.952998                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 23220.047893                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 23220.047893                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1079417827000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.929920                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          106641221                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         35100342                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             3.038182                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.929920                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.997810                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.997810                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        341528160                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       341528160                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1079417827000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               24535                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             3152307                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               16224                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             3140857                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst               15204                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data             3138077                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst               16843                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data             3132153                       # number of demand (read+write) hits
system.l2.demand_hits::total                 12636200                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              24535                       # number of overall hits
system.l2.overall_hits::.cpu0.data            3152307                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              16224                       # number of overall hits
system.l2.overall_hits::.cpu1.data            3140857                       # number of overall hits
system.l2.overall_hits::.cpu2.inst              15204                       # number of overall hits
system.l2.overall_hits::.cpu2.data            3138077                       # number of overall hits
system.l2.overall_hits::.cpu3.inst              16843                       # number of overall hits
system.l2.overall_hits::.cpu3.data            3132153                       # number of overall hits
system.l2.overall_hits::total                12636200                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            130102                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          31825091                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             19512                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data          31686579                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst             20138                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data          31695464                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst             19807                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data          31678983                       # number of demand (read+write) misses
system.l2.demand_misses::total              127075676                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           130102                       # number of overall misses
system.l2.overall_misses::.cpu0.data         31825091                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            19512                       # number of overall misses
system.l2.overall_misses::.cpu1.data         31686579                       # number of overall misses
system.l2.overall_misses::.cpu2.inst            20138                       # number of overall misses
system.l2.overall_misses::.cpu2.data         31695464                       # number of overall misses
system.l2.overall_misses::.cpu3.inst            19807                       # number of overall misses
system.l2.overall_misses::.cpu3.data         31678983                       # number of overall misses
system.l2.overall_misses::total             127075676                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  10596079783                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 3512048127933                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1733893388                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 3495191186234                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst   1805553346                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 3495786291117                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst   1751229910                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 3496837815591                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     14015750177302                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  10596079783                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 3512048127933                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1733893388                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 3495191186234                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst   1805553346                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 3495786291117                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst   1751229910                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 3496837815591                       # number of overall miss cycles
system.l2.overall_miss_latency::total    14015750177302                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          154637                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        34977398                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           35736                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        34827436                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           35342                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data        34833541                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           36650                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data        34811136                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            139711876                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         154637                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       34977398                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          35736                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       34827436                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          35342                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data       34833541                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          36650                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data       34811136                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           139711876                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.841338                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.909876                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.546004                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.909817                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.569804                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.909912                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.540437                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.910024                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.909555                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.841338                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.909876                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.546004                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.909817                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.569804                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.909912                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.540437                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.910024                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.909555                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81444.403491                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 110354.692401                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 88862.924764                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 110305.097506                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 89659.020062                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 110292.952049                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 88414.697329                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 110383.525115                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 110294.515980                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81444.403491                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 110354.692401                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 88862.924764                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 110305.097506                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 89659.020062                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 110292.952049                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 88414.697329                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 110383.525115                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 110294.515980                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             4455206                       # number of writebacks
system.l2.writebacks::total                   4455206                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            765                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         503842                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst           5722                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         504059                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst           5129                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data         505929                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst           5528                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data         505175                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total             2036149                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           765                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        503842                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst          5722                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        504059                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst          5129                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data        505929                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst          5528                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data        505175                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total            2036149                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       129337                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     31321249                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        13790                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data     31182520                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst        15009                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data     31189535                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst        14279                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data     31173808                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total         125039527                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       129337                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     31321249                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        13790                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data     31182520                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst        15009                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data     31189535                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst        14279                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data     31173808                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total        125039527                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   9256329303                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 3167669478184                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1190606905                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 3152206294837                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst   1282948363                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 3152546406509                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst   1203969427                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 3153877215559                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 12639233249087                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   9256329303                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 3167669478184                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1190606905                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 3152206294837                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst   1282948363                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 3152546406509                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst   1203969427                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 3153877215559                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 12639233249087                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.836391                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.895471                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.385885                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.895344                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.424679                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.895388                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.389604                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.895513                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.894981                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.836391                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.895471                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.385885                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.895344                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.424679                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.895388                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.389604                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.895513                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.894981                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71567.527490                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 101134.839105                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 86338.426759                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 101088.888738                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 85478.603704                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 101077.056984                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 84317.489110                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 101170.739730                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 101081.902278                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71567.527490                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 101134.839105                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 86338.426759                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 101088.888738                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 85478.603704                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 101077.056984                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 84317.489110                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 101170.739730                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 101081.902278                       # average overall mshr miss latency
system.l2.replacements                      238118455                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      5249164                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5249164                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      5249164                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5249164                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks    116167187                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total        116167187                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks    116167187                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total    116167187                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data            7536                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data            7653                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data            7655                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data            7838                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                30682                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data          4294                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data          4362                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data          4144                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data          4327                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              17127                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data     61041920                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data     59576436                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data     57280422                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data     60037413                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total    237936191                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data        11830                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data        12015                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data        11799                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data        12165                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            47809                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.362975                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.363046                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.351216                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.355693                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.358238                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 14215.631113                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data 13658.055021                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data 13822.495656                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data 13875.066559                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 13892.461669                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data           86                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data          103                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu2.data          114                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu3.data          113                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total             416                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data         4208                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data         4259                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data         4030                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data         4214                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         16711                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     87717902                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     89146911                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data     85399913                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data     90098907                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    352363633                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.355706                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.354474                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.341554                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.346404                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.349537                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20845.509030                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20931.418408                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 21191.045409                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 21380.851210                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 21085.729938                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            50                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           298                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data           343                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data           307                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                998                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          262                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          372                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data          372                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data          400                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             1406                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      1050000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data       991500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data      1609500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data      1012000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      4663000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          312                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          670                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data          715                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data          707                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           2404                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.839744                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.555224                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.520280                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.565771                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.584859                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  4007.633588                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  2665.322581                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data  4326.612903                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data         2530                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  3316.500711                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            5                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            5                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu2.data            6                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu3.data            4                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total            20                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          257                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          367                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data          366                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data          396                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         1386                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      5437500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      7556000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data      7811498                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data      8179998                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     28984996                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.823718                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.547761                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.511888                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.560113                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.576539                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 21157.587549                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20588.555858                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 21342.890710                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20656.560606                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20912.695527                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            99414                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            99924                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            98665                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            98661                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                396664                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         547344                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         517137                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         516869                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         516885                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2098235                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  59573257416                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  56542342615                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  56822314564                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  59000950535                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  231938865130                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       646758                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       617061                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       615534                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       615546                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2494899                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.846289                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.838065                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.839708                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.839718                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.841010                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 108840.614707                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 109337.259981                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 109935.621142                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 114147.151755                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 110539.984859                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data            4                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data            5                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data            5                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data            2                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total               16                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       547340                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       517132                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       516864                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       516883                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2098219                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  54099709925                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  51370818623                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  51653490576                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  53832050043                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 210956069167                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.846283                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.838057                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.839700                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.839715                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.841004                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 98841.140653                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 99337.922664                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 99936.328659                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 104147.457051                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 100540.538984                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         24535                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         16224                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst         15204                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst         16843                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              72806                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       130102                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        19512                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst        20138                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst        19807                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           189559                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  10596079783                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1733893388                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst   1805553346                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst   1751229910                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  15886756427                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       154637                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        35736                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        35342                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        36650                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         262365                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.841338                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.546004                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.569804                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.540437                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.722501                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81444.403491                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 88862.924764                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 89659.020062                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 88414.697329                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83809.032686                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          765                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst         5722                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst         5129                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst         5528                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total         17144                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       129337                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        13790                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst        15009                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst        14279                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       172415                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   9256329303                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1190606905                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst   1282948363                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst   1203969427                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  12933853998                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.836391                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.385885                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.424679                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.389604                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.657157                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71567.527490                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 86338.426759                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 85478.603704                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 84317.489110                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75015.828078                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      3052893                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      3040933                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data      3039412                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data      3033492                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          12166730                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     31277747                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data     31169442                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data     31178595                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data     31162098                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total       124787882                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 3452474870517                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 3438648843619                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data 3438963976553                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data 3437836865056                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 13767924555745                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     34330640                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     34210375                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data     34218007                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data     34195590                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total     136954612                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.911074                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.911111                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.911175                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.911290                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.911162                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 110381.187958                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 110321.155047                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 110298.875769                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 110321.097927                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 110330.621332                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       503838                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       504054                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data       505924                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data       505173                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total      2018989                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data     30773909                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data     30665388                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data     30672671                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data     30656925                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total    122768893                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 3113569768259                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 3100835476214                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data 3100892915933                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data 3100045165516                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 12415343325922                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.896398                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.896377                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.896390                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.896517                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.896420                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 101175.634472                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 101118.416510                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 101096.279353                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 101120.551572                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 101127.761459                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu0.data           57                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           35                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data           54                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data           55                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             201                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data           57                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           35                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data           54                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data           55                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           201                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data           57                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           35                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data           54                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data           55                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          201                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      1702956                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      1049471                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data      1585966                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data      1623959                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      5962352                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 29876.421053                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 29984.885714                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 29369.740741                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 29526.527273                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 29663.442786                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1079417827000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                   259131018                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                 238118519                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.088244                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      31.183219                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.239486                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        8.261541                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.014612                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        8.091513                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.015162                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        8.088903                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.015864                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        8.089700                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.487238                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.003742                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.129087                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000228                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.126430                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000237                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.126389                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000248                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.126402                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                2327547727                       # Number of tag accesses
system.l2.tags.data_accesses               2327547727                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1079417827000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       8277568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data    2004555712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        882560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data    1995676864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        960576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data    1996125760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        913856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data    1995119680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         8002512576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      8277568                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       882560                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       960576                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       913856                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      11034560                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    285133184                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       285133184                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         129337                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       31321183                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          13790                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data       31182451                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst          15009                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data       31189465                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst          14279                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data       31173745                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total           125039259                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      4455206                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            4455206                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          7668549                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1857071156                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           817626                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data       1848845567                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           889902                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data       1849261435                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           846619                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data       1848329377                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            7413730231                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      7668549                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       817626                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       889902                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       846619                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         10222696                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      264154600                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            264154600                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      264154600                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         7668549                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1857071156                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          817626                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data      1848845567                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          889902                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data      1849261435                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          846619                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data      1848329377                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           7677884831                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3410055.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    129338.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples  31027125.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     13790.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples  30891262.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples     15009.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples  30893043.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples     14279.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples  30884431.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002479675750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       213015                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       213015                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState           174686398                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3221160                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                   125039260                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    4455206                       # Number of write requests accepted
system.mem_ctrls.readBursts                 125039260                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  4455206                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                1170983                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts               1045151                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           4127654                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           4599241                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           3856126                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           3813929                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           3278282                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           2859068                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           2678173                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           2598212                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8          26298558                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9          18357387                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10         15230256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11         11717143                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          7893538                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          6625586                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          5451892                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          4483232                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            169865                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            170359                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            169595                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            252087                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            206564                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            217637                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            260224                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            258402                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            272024                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            213570                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           232926                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           214277                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           254581                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           178429                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           169734                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           169773                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       8.10                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.90                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 5091527038020                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               619341385000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            7414057231770                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     41104.37                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59854.37                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 94755176                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 3074962                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 76.50                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.17                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6             125039260                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              4455206                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  942819                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2330568                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 4904247                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 9052346                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                14339393                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                20105198                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                18984217                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                15422826                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                13164351                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                10397866                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                7281032                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                4253037                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                1624737                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 727117                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 255743                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  82738                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     41                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    580                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    808                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  74498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 123622                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 160434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 187452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 205158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 216726                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 224036                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 230531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 234663                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 236860                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 233754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 232137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 230390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 229140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 227255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 227300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  55059                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  28882                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  16123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   9559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   6369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   4649                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   3451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2552                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1887                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1094                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    835                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    630                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     95                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     29448188                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    276.615075                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   158.818798                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   319.879825                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127     12847067     43.63%     43.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      7115016     24.16%     67.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      2408479      8.18%     75.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511      1335379      4.53%     80.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       907713      3.08%     83.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       680291      2.31%     85.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       529199      1.80%     87.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       439785      1.49%     89.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151      3185259     10.82%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     29448188                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       213015                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     581.500124                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    154.598476                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1764.974185                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023       191395     89.85%     89.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047         8803      4.13%     93.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071         3467      1.63%     95.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-4095         1868      0.88%     96.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-5119         1163      0.55%     97.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-6143         1492      0.70%     97.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-7167          942      0.44%     98.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-8191          647      0.30%     98.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-9215          552      0.26%     98.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9216-10239          406      0.19%     98.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-11263          475      0.22%     99.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11264-12287          487      0.23%     99.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-13311          418      0.20%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::13312-14335          187      0.09%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14336-15359          138      0.06%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::15360-16383          190      0.09%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-17407          162      0.08%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::17408-18431          111      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18432-19455           83      0.04%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::19456-20479           22      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20480-21503            5      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::21504-22527            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        213015                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       213015                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.008483                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.007977                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.133100                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           212049     99.55%     99.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              253      0.12%     99.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              606      0.28%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               87      0.04%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               19      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        213015                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             7927569728                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                74942912                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               218243008                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              8002512640                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            285133184                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      7344.30                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       202.19                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   7413.73                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    264.15                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        58.96                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    57.38                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.58                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1079417893000                       # Total gap between requests
system.mem_ctrls.avgGap                       8335.63                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      8277632                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data   1985736000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       882560                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data   1977040768                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       960576                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data   1977154752                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       913856                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data   1976603584                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    218243008                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 7668607.830024285242                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1839636098.580017089844                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 817625.925683363690                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 1831580615.538601636887                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 889901.923029848142                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 1831686213.201664924622                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 846619.332330148667                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 1831175597.213848590851                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 202185847.353065788746                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       129338                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     31321183                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        13790                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data     31182451                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst        15009                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data     31189465                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst        14279                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data     31173745                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      4455206                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   3905427330                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 1858949995428                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    611832735                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 1849084656401                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    653701372                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data 1849150674610                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    605611296                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data 1851095332598                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 27105890493819                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30195.51                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     59351.21                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     44367.86                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     59298.89                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     43553.96                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     59287.67                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     42412.72                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     59379.95                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6084093.64                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    76.86                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         147730876860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          78520830795                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        685851206880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         8901739080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     85208157840.000153                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     490175105820                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1717408800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1498105326075.002686                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower       1387.882698                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    622229357                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  36044060000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 1042751537643                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          62529164040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          33235042665                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        198568283760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         8898706260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     85208157840.000153                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     488193879300                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       3385810080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       880019043945.001343                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        815.271920                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   4858683103                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  36044060000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1038515083897                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               4164                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples         2083                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    5397920.787326                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   7753123.009538                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10         2083    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value         8500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     70744000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total           2083                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   1068173958000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  11243869000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1079417827000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     39642649                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        39642649                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     39642649                       # number of overall hits
system.cpu1.icache.overall_hits::total       39642649                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        37586                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         37586                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        37586                       # number of overall misses
system.cpu1.icache.overall_misses::total        37586                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   2109434500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   2109434500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   2109434500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   2109434500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     39680235                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     39680235                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     39680235                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     39680235                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000947                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000947                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000947                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000947                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 56122.878199                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 56122.878199                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 56122.878199                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 56122.878199                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          299                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               19                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    15.736842                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        35736                       # number of writebacks
system.cpu1.icache.writebacks::total            35736                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1850                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1850                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1850                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1850                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        35736                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        35736                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        35736                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        35736                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1986224000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1986224000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1986224000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1986224000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000901                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000901                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000901                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000901                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 55580.479069                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 55580.479069                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 55580.479069                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 55580.479069                       # average overall mshr miss latency
system.cpu1.icache.replacements                 35736                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     39642649                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       39642649                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        37586                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        37586                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   2109434500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   2109434500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     39680235                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     39680235                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000947                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000947                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 56122.878199                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 56122.878199                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1850                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1850                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        35736                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        35736                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1986224000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1986224000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000901                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000901                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 55580.479069                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 55580.479069                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1079417827000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           39843573                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            35768                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1113.944671                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           21                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         79396206                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        79396206                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1079417827000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     70642562                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        70642562                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     70642562                       # number of overall hits
system.cpu1.dcache.overall_hits::total       70642562                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     81804164                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      81804164                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     81804164                       # number of overall misses
system.cpu1.dcache.overall_misses::total     81804164                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 7045960062156                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 7045960062156                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 7045960062156                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 7045960062156                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    152446726                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    152446726                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    152446726                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    152446726                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.536608                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.536608                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.536608                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.536608                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 86132.046556                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 86132.046556                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 86132.046556                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 86132.046556                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs   1454141236                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       367687                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs         26968170                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           5869                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    53.920649                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    62.649003                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     34826754                       # number of writebacks
system.cpu1.dcache.writebacks::total         34826754                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     46899632                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     46899632                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     46899632                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     46899632                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     34904532                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     34904532                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     34904532                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     34904532                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 3617681535216                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 3617681535216                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 3617681535216                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 3617681535216                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.228962                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.228962                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.228962                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.228962                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 103645.037705                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 103645.037705                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 103645.037705                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 103645.037705                       # average overall mshr miss latency
system.cpu1.dcache.replacements              34826743                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     62818656                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       62818656                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     76938542                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     76938542                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 6602652803500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 6602652803500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    139757198                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    139757198                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.550516                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.550516                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 85817.233234                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 85817.233234                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data     42667475                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     42667475                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     34271067                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     34271067                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 3559591216000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 3559591216000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.245219                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.245219                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 103865.783228                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 103865.783228                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      7823906                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7823906                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      4865622                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      4865622                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 443307258656                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 443307258656                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     12689528                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     12689528                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.383436                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.383436                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 91110.090068                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 91110.090068                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      4232157                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      4232157                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       633465                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       633465                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  58090319216                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  58090319216                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.049920                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.049920                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 91702.492191                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 91702.492191                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data         7201                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         7201                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         2240                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         2240                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     62781000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     62781000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data         9441                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         9441                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.237263                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.237263                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 28027.232143                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 28027.232143                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          373                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          373                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data         1867                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         1867                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     47749500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     47749500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.197754                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.197754                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 25575.522228                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 25575.522228                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data         3123                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         3123                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         3318                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         3318                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     24645500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     24645500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data         6441                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         6441                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.515137                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.515137                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7427.817963                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7427.817963                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         3155                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         3155                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     22101500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     22101500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.489831                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.489831                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  7005.229794                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7005.229794                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      7913000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      7913000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      7302000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      7302000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         2269                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           2269                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data        99284                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total        99284                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data   2232863000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total   2232863000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       101553                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       101553                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.977657                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.977657                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 22489.655937                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 22489.655937                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data           14                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total           14                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data        99270                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total        99270                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data   2133572000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total   2133572000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.977519                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.977519                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 21492.616098                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 21492.616098                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1079417827000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.895572                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          105713681                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         34952639                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             3.024484                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.895572                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.996737                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.996737                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        340080933                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       340080933                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1079417827000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp         137456246                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate           62                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      9704370                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean    134451636                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict       233663249                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          233346                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         10134                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         243480                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq         1703                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp         1703                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2751846                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2751846                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        262373                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq    137193936                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          201                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          201                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       463921                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    105118320                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       107208                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side    104680243                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       106026                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side    104695565                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side       109950                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side    104635395                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             419916628                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     19793664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   4476472128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      4574208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   4457859392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      4523776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side   4458632512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      4691200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side   4455864320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            17882411200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                       238809704                       # Total snoops (count)
system.tol2bus.snoopTraffic                 317004032                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        388480757                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.419039                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.596461                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              244009997     62.81%     62.81% # Request fanout histogram
system.tol2bus.snoop_fanout::1              129225067     33.26%     96.08% # Request fanout histogram
system.tol2bus.snoop_fanout::2               12601142      3.24%     99.32% # Request fanout histogram
system.tol2bus.snoop_fanout::3                2217124      0.57%     99.89% # Request fanout histogram
system.tol2bus.snoop_fanout::4                 427427      0.11%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          388480757                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       293825632486                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             27.2                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy       52773519683                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             4.9                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          55642657                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy       52745283777                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             4.9                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          57804633                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       52988718907                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         232512610                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       52766476403                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             4.9                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          56539846                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
