/home/user/project/lab_cpu/3j_cpu_design_2023/week13/hardware/34.RV32I_uart_tests/sim/func_sim_uart_echo/mem_path.vh
/home/user/project/lab_cpu/3j_cpu_design_2023/week13/hardware/34.RV32I_uart_tests/sim/func_sim_uart_echo/sim_define.v
/home/user/project/lab_cpu/3j_cpu_design_2023/week13/hardware/34.RV32I_uart_tests/src/rtl/myCPU/pipeline_sync/rev06/10peripheral_tbman/01.tbman/tbman_apbs.v
/home/user/project/lab_cpu/3j_cpu_design_2023/week13/hardware/34.RV32I_uart_tests/src/rtl/myCPU/pipeline_sync/rev06/10peripheral_tbman/01.tbman/tbman_regs.v
/home/user/project/lab_cpu/3j_cpu_design_2023/week13/hardware/34.RV32I_uart_tests/src/rtl/myCPU/pipeline_sync/rev06/10peripheral_tbman/01.tbman/tbman_wrap.v
/home/user/project/lab_cpu/3j_cpu_design_2023/week13/hardware/34.RV32I_uart_tests/src/rtl/myCPU/pipeline_sync/rev06/11peripheral_gpio/GPIO.v
/home/user/project/lab_cpu/3j_cpu_design_2023/week13/hardware/34.RV32I_uart_tests/src/rtl/myCPU/pipeline_sync/rev06/11peripheral_gpio/SEG7_LUT.v
/home/user/project/lab_cpu/3j_cpu_design_2023/week13/hardware/34.RV32I_uart_tests/src/rtl/myCPU/pipeline_sync/rev06/12peripheral_timer/TimerCounter.v
/home/user/project/lab_cpu/3j_cpu_design_2023/week13/hardware/34.RV32I_uart_tests/src/rtl/myCPU/pipeline_sync/rev06/13peripheral_uart/uart.v
/home/user/project/lab_cpu/3j_cpu_design_2023/week13/hardware/34.RV32I_uart_tests/src/rtl/myCPU/pipeline_sync/rev06/13peripheral_uart/uart_receiver.v
/home/user/project/lab_cpu/3j_cpu_design_2023/week13/hardware/34.RV32I_uart_tests/src/rtl/myCPU/pipeline_sync/rev06/13peripheral_uart/uart_transmitter.v
/home/user/project/lab_cpu/3j_cpu_design_2023/week13/hardware/34.RV32I_uart_tests/src/rtl/myCPU/pipeline_sync/rev06/13peripheral_uart/uart_wrap.v
/home/user/project/lab_cpu/3j_cpu_design_2023/week13/hardware/34.RV32I_uart_tests/src/rtl/myCPU/pipeline_sync/rev06/Addr_Decoder.v
/home/user/project/lab_cpu/3j_cpu_design_2023/week13/hardware/34.RV32I_uart_tests/src/rtl/myCPU/pipeline_sync/rev06/PCSrc_logic.sv
/home/user/project/lab_cpu/3j_cpu_design_2023/week13/hardware/34.RV32I_uart_tests/src/rtl/myCPU/pipeline_sync/rev06/SMU_RV32I_System.v
/home/user/project/lab_cpu/3j_cpu_design_2023/week13/hardware/34.RV32I_uart_tests/src/rtl/myCPU/pipeline_sync/rev06/alu.sv
/home/user/project/lab_cpu/3j_cpu_design_2023/week13/hardware/34.RV32I_uart_tests/src/rtl/myCPU/pipeline_sync/rev06/aludec.sv
/home/user/project/lab_cpu/3j_cpu_design_2023/week13/hardware/34.RV32I_uart_tests/src/rtl/myCPU/pipeline_sync/rev06/branch_logic.sv
/home/user/project/lab_cpu/3j_cpu_design_2023/week13/hardware/34.RV32I_uart_tests/src/rtl/myCPU/pipeline_sync/rev06/building_blocks/adder.sv
/home/user/project/lab_cpu/3j_cpu_design_2023/week13/hardware/34.RV32I_uart_tests/src/rtl/myCPU/pipeline_sync/rev06/building_blocks/be_logic.sv
/home/user/project/lab_cpu/3j_cpu_design_2023/week13/hardware/34.RV32I_uart_tests/src/rtl/myCPU/pipeline_sync/rev06/building_blocks/extend.sv
/home/user/project/lab_cpu/3j_cpu_design_2023/week13/hardware/34.RV32I_uart_tests/src/rtl/myCPU/pipeline_sync/rev06/building_blocks/flopenr.sv
/home/user/project/lab_cpu/3j_cpu_design_2023/week13/hardware/34.RV32I_uart_tests/src/rtl/myCPU/pipeline_sync/rev06/building_blocks/flopenr_clr.sv
/home/user/project/lab_cpu/3j_cpu_design_2023/week13/hardware/34.RV32I_uart_tests/src/rtl/myCPU/pipeline_sync/rev06/building_blocks/flopr.sv
/home/user/project/lab_cpu/3j_cpu_design_2023/week13/hardware/34.RV32I_uart_tests/src/rtl/myCPU/pipeline_sync/rev06/building_blocks/mux2.sv
/home/user/project/lab_cpu/3j_cpu_design_2023/week13/hardware/34.RV32I_uart_tests/src/rtl/myCPU/pipeline_sync/rev06/building_blocks/mux2_2.sv
/home/user/project/lab_cpu/3j_cpu_design_2023/week13/hardware/34.RV32I_uart_tests/src/rtl/myCPU/pipeline_sync/rev06/building_blocks/mux3.sv
/home/user/project/lab_cpu/3j_cpu_design_2023/week13/hardware/34.RV32I_uart_tests/src/rtl/myCPU/pipeline_sync/rev06/controller.sv
/home/user/project/lab_cpu/3j_cpu_design_2023/week13/hardware/34.RV32I_uart_tests/src/rtl/myCPU/pipeline_sync/rev06/data_mux.v
/home/user/project/lab_cpu/3j_cpu_design_2023/week13/hardware/34.RV32I_uart_tests/src/rtl/myCPU/pipeline_sync/rev06/datapath.sv
/home/user/project/lab_cpu/3j_cpu_design_2023/week13/hardware/34.RV32I_uart_tests/src/rtl/myCPU/pipeline_sync/rev06/dualport_mem_synch_rw_dualclk.sv
/home/user/project/lab_cpu/3j_cpu_design_2023/week13/hardware/34.RV32I_uart_tests/src/rtl/myCPU/pipeline_sync/rev06/hazard_unit.sv
/home/user/project/lab_cpu/3j_cpu_design_2023/week13/hardware/34.RV32I_uart_tests/src/rtl/myCPU/pipeline_sync/rev06/maindec.sv
/home/user/project/lab_cpu/3j_cpu_design_2023/week13/hardware/34.RV32I_uart_tests/src/rtl/myCPU/pipeline_sync/rev06/reg_file_async.v
/home/user/project/lab_cpu/3j_cpu_design_2023/week13/hardware/34.RV32I_uart_tests/src/rtl/myCPU/pipeline_sync/rev06/rv32i_cpu.sv
/home/user/project/lab_cpu/3j_cpu_design_2023/week13/hardware/34.RV32I_uart_tests/testbench/echo_tb.v
