5 9 1 * 0
8 /home/ultrav3/trevorw/covered/diags/verilog -t main -vcd sbit_sel1.vcd -o sbit_sel1.cdd -v sbit_sel1.v
3 0 $root $root NA 0 0
3 0 main main sbit_sel1.v 1 31
2 1 7 d000d 6 0 20008 0 0 32 64 1 0 0 0 0 0 0 0
2 2 7 b000e 6 23 c 0 1 z
2 3 7 70007 0 1 400 0 0 a
2 4 7 7000e 6 35 f00e 2 3
2 5 8 d000d 6 0 20008 0 0 32 64 4 0 0 0 0 0 0 0
2 6 8 b000e 6 23 4 0 5 z
2 7 8 70007 0 1 400 0 0 b
2 8 8 7000e 6 35 f006 6 7
2 9 9 d000d 6 0 20008 0 0 32 64 5 0 0 0 0 0 0 0
2 10 9 b000e 6 23 c 0 9 z
2 11 9 70007 0 1 400 0 0 c
2 12 9 7000e 6 35 f00e 10 11
2 13 10 d000d 6 0 20008 0 0 32 64 10 0 0 0 0 0 0 0
2 14 10 b000e 6 23 c 0 13 z
2 15 10 70007 0 1 400 0 0 d
2 16 10 7000e 6 35 f00e 14 15
2 17 11 110011 1 0 20008 0 0 32 64 1 0 0 0 0 0 0 0
2 18 11 d000f 2 1 c 0 0 sel
2 19 11 d0011 6 6 20288 17 18 32 2 21eaa faa faa faa faa faa faa faa
2 20 11 b0012 6 23 c 0 19 z
2 21 11 70007 0 1 400 0 0 e
2 22 11 70012 6 35 f00e 20 21
1 sel 3 3000b 1 0 2 0 3 1 202a
1 z 4 30011 1 0 4 1 4 1 ddaa
1 a 5 30011 1 0 0 0 1 1 1102
1 b 5 30014 1 0 0 0 1 1 2
1 c 5 30017 1 0 0 0 1 1 1102
1 d 5 3001a 1 0 0 0 1 1 1102
1 e 5 3001d 1 0 0 0 1 1 1102
4 4 4 4
4 8 8 8
4 12 12 12
4 16 16 16
4 22 22 22
