
project-final-2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004ba0  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000017c  08004d40  08004d40  00005d40  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004ebc  08004ebc  00006074  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08004ebc  08004ebc  00005ebc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004ec4  08004ec4  00006074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004ec4  08004ec4  00005ec4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004ec8  08004ec8  00005ec8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000074  20000000  08004ecc  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000044c  20000074  08004f40  00006074  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200004c0  08004f40  000064c0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00006074  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000cebc  00000000  00000000  000060a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001cef  00000000  00000000  00012f60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000cb0  00000000  00000000  00014c50  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000009ea  00000000  00000000  00015900  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000171b9  00000000  00000000  000162ea  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000d114  00000000  00000000  0002d4a3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00090299  00000000  00000000  0003a5b7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000ca850  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004074  00000000  00000000  000ca894  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000065  00000000  00000000  000ce908  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000074 	.word	0x20000074
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08004d28 	.word	0x08004d28

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000078 	.word	0x20000078
 80001dc:	08004d28 	.word	0x08004d28

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80002a4:	f000 b988 	b.w	80005b8 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	468e      	mov	lr, r1
 80002c8:	4604      	mov	r4, r0
 80002ca:	4688      	mov	r8, r1
 80002cc:	2b00      	cmp	r3, #0
 80002ce:	d14a      	bne.n	8000366 <__udivmoddi4+0xa6>
 80002d0:	428a      	cmp	r2, r1
 80002d2:	4617      	mov	r7, r2
 80002d4:	d962      	bls.n	800039c <__udivmoddi4+0xdc>
 80002d6:	fab2 f682 	clz	r6, r2
 80002da:	b14e      	cbz	r6, 80002f0 <__udivmoddi4+0x30>
 80002dc:	f1c6 0320 	rsb	r3, r6, #32
 80002e0:	fa01 f806 	lsl.w	r8, r1, r6
 80002e4:	fa20 f303 	lsr.w	r3, r0, r3
 80002e8:	40b7      	lsls	r7, r6
 80002ea:	ea43 0808 	orr.w	r8, r3, r8
 80002ee:	40b4      	lsls	r4, r6
 80002f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002f4:	fa1f fc87 	uxth.w	ip, r7
 80002f8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002fc:	0c23      	lsrs	r3, r4, #16
 80002fe:	fb0e 8811 	mls	r8, lr, r1, r8
 8000302:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000306:	fb01 f20c 	mul.w	r2, r1, ip
 800030a:	429a      	cmp	r2, r3
 800030c:	d909      	bls.n	8000322 <__udivmoddi4+0x62>
 800030e:	18fb      	adds	r3, r7, r3
 8000310:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000314:	f080 80ea 	bcs.w	80004ec <__udivmoddi4+0x22c>
 8000318:	429a      	cmp	r2, r3
 800031a:	f240 80e7 	bls.w	80004ec <__udivmoddi4+0x22c>
 800031e:	3902      	subs	r1, #2
 8000320:	443b      	add	r3, r7
 8000322:	1a9a      	subs	r2, r3, r2
 8000324:	b2a3      	uxth	r3, r4
 8000326:	fbb2 f0fe 	udiv	r0, r2, lr
 800032a:	fb0e 2210 	mls	r2, lr, r0, r2
 800032e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000332:	fb00 fc0c 	mul.w	ip, r0, ip
 8000336:	459c      	cmp	ip, r3
 8000338:	d909      	bls.n	800034e <__udivmoddi4+0x8e>
 800033a:	18fb      	adds	r3, r7, r3
 800033c:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000340:	f080 80d6 	bcs.w	80004f0 <__udivmoddi4+0x230>
 8000344:	459c      	cmp	ip, r3
 8000346:	f240 80d3 	bls.w	80004f0 <__udivmoddi4+0x230>
 800034a:	443b      	add	r3, r7
 800034c:	3802      	subs	r0, #2
 800034e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000352:	eba3 030c 	sub.w	r3, r3, ip
 8000356:	2100      	movs	r1, #0
 8000358:	b11d      	cbz	r5, 8000362 <__udivmoddi4+0xa2>
 800035a:	40f3      	lsrs	r3, r6
 800035c:	2200      	movs	r2, #0
 800035e:	e9c5 3200 	strd	r3, r2, [r5]
 8000362:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000366:	428b      	cmp	r3, r1
 8000368:	d905      	bls.n	8000376 <__udivmoddi4+0xb6>
 800036a:	b10d      	cbz	r5, 8000370 <__udivmoddi4+0xb0>
 800036c:	e9c5 0100 	strd	r0, r1, [r5]
 8000370:	2100      	movs	r1, #0
 8000372:	4608      	mov	r0, r1
 8000374:	e7f5      	b.n	8000362 <__udivmoddi4+0xa2>
 8000376:	fab3 f183 	clz	r1, r3
 800037a:	2900      	cmp	r1, #0
 800037c:	d146      	bne.n	800040c <__udivmoddi4+0x14c>
 800037e:	4573      	cmp	r3, lr
 8000380:	d302      	bcc.n	8000388 <__udivmoddi4+0xc8>
 8000382:	4282      	cmp	r2, r0
 8000384:	f200 8105 	bhi.w	8000592 <__udivmoddi4+0x2d2>
 8000388:	1a84      	subs	r4, r0, r2
 800038a:	eb6e 0203 	sbc.w	r2, lr, r3
 800038e:	2001      	movs	r0, #1
 8000390:	4690      	mov	r8, r2
 8000392:	2d00      	cmp	r5, #0
 8000394:	d0e5      	beq.n	8000362 <__udivmoddi4+0xa2>
 8000396:	e9c5 4800 	strd	r4, r8, [r5]
 800039a:	e7e2      	b.n	8000362 <__udivmoddi4+0xa2>
 800039c:	2a00      	cmp	r2, #0
 800039e:	f000 8090 	beq.w	80004c2 <__udivmoddi4+0x202>
 80003a2:	fab2 f682 	clz	r6, r2
 80003a6:	2e00      	cmp	r6, #0
 80003a8:	f040 80a4 	bne.w	80004f4 <__udivmoddi4+0x234>
 80003ac:	1a8a      	subs	r2, r1, r2
 80003ae:	0c03      	lsrs	r3, r0, #16
 80003b0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003b4:	b280      	uxth	r0, r0
 80003b6:	b2bc      	uxth	r4, r7
 80003b8:	2101      	movs	r1, #1
 80003ba:	fbb2 fcfe 	udiv	ip, r2, lr
 80003be:	fb0e 221c 	mls	r2, lr, ip, r2
 80003c2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003c6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ca:	429a      	cmp	r2, r3
 80003cc:	d907      	bls.n	80003de <__udivmoddi4+0x11e>
 80003ce:	18fb      	adds	r3, r7, r3
 80003d0:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 80003d4:	d202      	bcs.n	80003dc <__udivmoddi4+0x11c>
 80003d6:	429a      	cmp	r2, r3
 80003d8:	f200 80e0 	bhi.w	800059c <__udivmoddi4+0x2dc>
 80003dc:	46c4      	mov	ip, r8
 80003de:	1a9b      	subs	r3, r3, r2
 80003e0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003e4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003e8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003ec:	fb02 f404 	mul.w	r4, r2, r4
 80003f0:	429c      	cmp	r4, r3
 80003f2:	d907      	bls.n	8000404 <__udivmoddi4+0x144>
 80003f4:	18fb      	adds	r3, r7, r3
 80003f6:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 80003fa:	d202      	bcs.n	8000402 <__udivmoddi4+0x142>
 80003fc:	429c      	cmp	r4, r3
 80003fe:	f200 80ca 	bhi.w	8000596 <__udivmoddi4+0x2d6>
 8000402:	4602      	mov	r2, r0
 8000404:	1b1b      	subs	r3, r3, r4
 8000406:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800040a:	e7a5      	b.n	8000358 <__udivmoddi4+0x98>
 800040c:	f1c1 0620 	rsb	r6, r1, #32
 8000410:	408b      	lsls	r3, r1
 8000412:	fa22 f706 	lsr.w	r7, r2, r6
 8000416:	431f      	orrs	r7, r3
 8000418:	fa0e f401 	lsl.w	r4, lr, r1
 800041c:	fa20 f306 	lsr.w	r3, r0, r6
 8000420:	fa2e fe06 	lsr.w	lr, lr, r6
 8000424:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000428:	4323      	orrs	r3, r4
 800042a:	fa00 f801 	lsl.w	r8, r0, r1
 800042e:	fa1f fc87 	uxth.w	ip, r7
 8000432:	fbbe f0f9 	udiv	r0, lr, r9
 8000436:	0c1c      	lsrs	r4, r3, #16
 8000438:	fb09 ee10 	mls	lr, r9, r0, lr
 800043c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000440:	fb00 fe0c 	mul.w	lr, r0, ip
 8000444:	45a6      	cmp	lr, r4
 8000446:	fa02 f201 	lsl.w	r2, r2, r1
 800044a:	d909      	bls.n	8000460 <__udivmoddi4+0x1a0>
 800044c:	193c      	adds	r4, r7, r4
 800044e:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000452:	f080 809c 	bcs.w	800058e <__udivmoddi4+0x2ce>
 8000456:	45a6      	cmp	lr, r4
 8000458:	f240 8099 	bls.w	800058e <__udivmoddi4+0x2ce>
 800045c:	3802      	subs	r0, #2
 800045e:	443c      	add	r4, r7
 8000460:	eba4 040e 	sub.w	r4, r4, lr
 8000464:	fa1f fe83 	uxth.w	lr, r3
 8000468:	fbb4 f3f9 	udiv	r3, r4, r9
 800046c:	fb09 4413 	mls	r4, r9, r3, r4
 8000470:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000474:	fb03 fc0c 	mul.w	ip, r3, ip
 8000478:	45a4      	cmp	ip, r4
 800047a:	d908      	bls.n	800048e <__udivmoddi4+0x1ce>
 800047c:	193c      	adds	r4, r7, r4
 800047e:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000482:	f080 8082 	bcs.w	800058a <__udivmoddi4+0x2ca>
 8000486:	45a4      	cmp	ip, r4
 8000488:	d97f      	bls.n	800058a <__udivmoddi4+0x2ca>
 800048a:	3b02      	subs	r3, #2
 800048c:	443c      	add	r4, r7
 800048e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000492:	eba4 040c 	sub.w	r4, r4, ip
 8000496:	fba0 ec02 	umull	lr, ip, r0, r2
 800049a:	4564      	cmp	r4, ip
 800049c:	4673      	mov	r3, lr
 800049e:	46e1      	mov	r9, ip
 80004a0:	d362      	bcc.n	8000568 <__udivmoddi4+0x2a8>
 80004a2:	d05f      	beq.n	8000564 <__udivmoddi4+0x2a4>
 80004a4:	b15d      	cbz	r5, 80004be <__udivmoddi4+0x1fe>
 80004a6:	ebb8 0203 	subs.w	r2, r8, r3
 80004aa:	eb64 0409 	sbc.w	r4, r4, r9
 80004ae:	fa04 f606 	lsl.w	r6, r4, r6
 80004b2:	fa22 f301 	lsr.w	r3, r2, r1
 80004b6:	431e      	orrs	r6, r3
 80004b8:	40cc      	lsrs	r4, r1
 80004ba:	e9c5 6400 	strd	r6, r4, [r5]
 80004be:	2100      	movs	r1, #0
 80004c0:	e74f      	b.n	8000362 <__udivmoddi4+0xa2>
 80004c2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004c6:	0c01      	lsrs	r1, r0, #16
 80004c8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004cc:	b280      	uxth	r0, r0
 80004ce:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004d2:	463b      	mov	r3, r7
 80004d4:	4638      	mov	r0, r7
 80004d6:	463c      	mov	r4, r7
 80004d8:	46b8      	mov	r8, r7
 80004da:	46be      	mov	lr, r7
 80004dc:	2620      	movs	r6, #32
 80004de:	fbb1 f1f7 	udiv	r1, r1, r7
 80004e2:	eba2 0208 	sub.w	r2, r2, r8
 80004e6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ea:	e766      	b.n	80003ba <__udivmoddi4+0xfa>
 80004ec:	4601      	mov	r1, r0
 80004ee:	e718      	b.n	8000322 <__udivmoddi4+0x62>
 80004f0:	4610      	mov	r0, r2
 80004f2:	e72c      	b.n	800034e <__udivmoddi4+0x8e>
 80004f4:	f1c6 0220 	rsb	r2, r6, #32
 80004f8:	fa2e f302 	lsr.w	r3, lr, r2
 80004fc:	40b7      	lsls	r7, r6
 80004fe:	40b1      	lsls	r1, r6
 8000500:	fa20 f202 	lsr.w	r2, r0, r2
 8000504:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000508:	430a      	orrs	r2, r1
 800050a:	fbb3 f8fe 	udiv	r8, r3, lr
 800050e:	b2bc      	uxth	r4, r7
 8000510:	fb0e 3318 	mls	r3, lr, r8, r3
 8000514:	0c11      	lsrs	r1, r2, #16
 8000516:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800051a:	fb08 f904 	mul.w	r9, r8, r4
 800051e:	40b0      	lsls	r0, r6
 8000520:	4589      	cmp	r9, r1
 8000522:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000526:	b280      	uxth	r0, r0
 8000528:	d93e      	bls.n	80005a8 <__udivmoddi4+0x2e8>
 800052a:	1879      	adds	r1, r7, r1
 800052c:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000530:	d201      	bcs.n	8000536 <__udivmoddi4+0x276>
 8000532:	4589      	cmp	r9, r1
 8000534:	d81f      	bhi.n	8000576 <__udivmoddi4+0x2b6>
 8000536:	eba1 0109 	sub.w	r1, r1, r9
 800053a:	fbb1 f9fe 	udiv	r9, r1, lr
 800053e:	fb09 f804 	mul.w	r8, r9, r4
 8000542:	fb0e 1119 	mls	r1, lr, r9, r1
 8000546:	b292      	uxth	r2, r2
 8000548:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800054c:	4542      	cmp	r2, r8
 800054e:	d229      	bcs.n	80005a4 <__udivmoddi4+0x2e4>
 8000550:	18ba      	adds	r2, r7, r2
 8000552:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000556:	d2c4      	bcs.n	80004e2 <__udivmoddi4+0x222>
 8000558:	4542      	cmp	r2, r8
 800055a:	d2c2      	bcs.n	80004e2 <__udivmoddi4+0x222>
 800055c:	f1a9 0102 	sub.w	r1, r9, #2
 8000560:	443a      	add	r2, r7
 8000562:	e7be      	b.n	80004e2 <__udivmoddi4+0x222>
 8000564:	45f0      	cmp	r8, lr
 8000566:	d29d      	bcs.n	80004a4 <__udivmoddi4+0x1e4>
 8000568:	ebbe 0302 	subs.w	r3, lr, r2
 800056c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000570:	3801      	subs	r0, #1
 8000572:	46e1      	mov	r9, ip
 8000574:	e796      	b.n	80004a4 <__udivmoddi4+0x1e4>
 8000576:	eba7 0909 	sub.w	r9, r7, r9
 800057a:	4449      	add	r1, r9
 800057c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000580:	fbb1 f9fe 	udiv	r9, r1, lr
 8000584:	fb09 f804 	mul.w	r8, r9, r4
 8000588:	e7db      	b.n	8000542 <__udivmoddi4+0x282>
 800058a:	4673      	mov	r3, lr
 800058c:	e77f      	b.n	800048e <__udivmoddi4+0x1ce>
 800058e:	4650      	mov	r0, sl
 8000590:	e766      	b.n	8000460 <__udivmoddi4+0x1a0>
 8000592:	4608      	mov	r0, r1
 8000594:	e6fd      	b.n	8000392 <__udivmoddi4+0xd2>
 8000596:	443b      	add	r3, r7
 8000598:	3a02      	subs	r2, #2
 800059a:	e733      	b.n	8000404 <__udivmoddi4+0x144>
 800059c:	f1ac 0c02 	sub.w	ip, ip, #2
 80005a0:	443b      	add	r3, r7
 80005a2:	e71c      	b.n	80003de <__udivmoddi4+0x11e>
 80005a4:	4649      	mov	r1, r9
 80005a6:	e79c      	b.n	80004e2 <__udivmoddi4+0x222>
 80005a8:	eba1 0109 	sub.w	r1, r1, r9
 80005ac:	46c4      	mov	ip, r8
 80005ae:	fbb1 f9fe 	udiv	r9, r1, lr
 80005b2:	fb09 f804 	mul.w	r8, r9, r4
 80005b6:	e7c4      	b.n	8000542 <__udivmoddi4+0x282>

080005b8 <__aeabi_idiv0>:
 80005b8:	4770      	bx	lr
 80005ba:	bf00      	nop

080005bc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005bc:	b580      	push	{r7, lr}
 80005be:	b082      	sub	sp, #8
 80005c0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005c2:	f000 ffd7 	bl	8001574 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005c6:	f000 f937 	bl	8000838 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005ca:	f000 faa5 	bl	8000b18 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80005ce:	f000 fa79 	bl	8000ac4 <MX_USART2_UART_Init>
  MX_USART1_UART_Init();
 80005d2:	f000 fa4d 	bl	8000a70 <MX_USART1_UART_Init>
  MX_TIM2_Init();
 80005d6:	f000 f999 	bl	800090c <MX_TIM2_Init>
  MX_TIM3_Init();
 80005da:	f000 f9ef 	bl	80009bc <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 80005de:	2104      	movs	r1, #4
 80005e0:	4883      	ldr	r0, [pc, #524]	@ (80007f0 <main+0x234>)
 80005e2:	f002 f86f 	bl	80026c4 <HAL_TIM_PWM_Start>
  HAL_TIM_Base_Start_IT(&htim2);
 80005e6:	4882      	ldr	r0, [pc, #520]	@ (80007f0 <main+0x234>)
 80005e8:	f001 ffba 	bl	8002560 <HAL_TIM_Base_Start_IT>

  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 80005ec:	2108      	movs	r1, #8
 80005ee:	4881      	ldr	r0, [pc, #516]	@ (80007f4 <main+0x238>)
 80005f0:	f002 f868 	bl	80026c4 <HAL_TIM_PWM_Start>

  Play_Melody(snd_power_up);
 80005f4:	4880      	ldr	r0, [pc, #512]	@ (80007f8 <main+0x23c>)
 80005f6:	f000 fc6d 	bl	8000ed4 <Play_Melody>

  sprintf(msg, "idle,0");
 80005fa:	4980      	ldr	r1, [pc, #512]	@ (80007fc <main+0x240>)
 80005fc:	4880      	ldr	r0, [pc, #512]	@ (8000800 <main+0x244>)
 80005fe:	f003 fadf 	bl	8003bc0 <siprintf>
  HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), 100);
 8000602:	487f      	ldr	r0, [pc, #508]	@ (8000800 <main+0x244>)
 8000604:	f7ff fdec 	bl	80001e0 <strlen>
 8000608:	4603      	mov	r3, r0
 800060a:	b29a      	uxth	r2, r3
 800060c:	2364      	movs	r3, #100	@ 0x64
 800060e:	497c      	ldr	r1, [pc, #496]	@ (8000800 <main+0x244>)
 8000610:	487c      	ldr	r0, [pc, #496]	@ (8000804 <main+0x248>)
 8000612:	f002 fdeb 	bl	80031ec <HAL_UART_Transmit>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  switch (currentState) {
 8000616:	4b7c      	ldr	r3, [pc, #496]	@ (8000808 <main+0x24c>)
 8000618:	781b      	ldrb	r3, [r3, #0]
 800061a:	2b03      	cmp	r3, #3
 800061c:	d8fb      	bhi.n	8000616 <main+0x5a>
 800061e:	a201      	add	r2, pc, #4	@ (adr r2, 8000624 <main+0x68>)
 8000620:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000624:	08000635 	.word	0x08000635
 8000628:	08000687 	.word	0x08000687
 800062c:	08000717 	.word	0x08000717
 8000630:	080007d5 	.word	0x080007d5

		case STATE_IDLE:

			// Wait for ANY button to start
			if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_4) == 0 ||
 8000634:	2110      	movs	r1, #16
 8000636:	4875      	ldr	r0, [pc, #468]	@ (800080c <main+0x250>)
 8000638:	f001 fac8 	bl	8001bcc <HAL_GPIO_ReadPin>
 800063c:	4603      	mov	r3, r0
 800063e:	2b00      	cmp	r3, #0
 8000640:	d00e      	beq.n	8000660 <main+0xa4>
				HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_3) == 0 ||
 8000642:	2108      	movs	r1, #8
 8000644:	4871      	ldr	r0, [pc, #452]	@ (800080c <main+0x250>)
 8000646:	f001 fac1 	bl	8001bcc <HAL_GPIO_ReadPin>
 800064a:	4603      	mov	r3, r0
			if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_4) == 0 ||
 800064c:	2b00      	cmp	r3, #0
 800064e:	d007      	beq.n	8000660 <main+0xa4>
				HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_5) == 0)
 8000650:	2120      	movs	r1, #32
 8000652:	486e      	ldr	r0, [pc, #440]	@ (800080c <main+0x250>)
 8000654:	f001 faba 	bl	8001bcc <HAL_GPIO_ReadPin>
 8000658:	4603      	mov	r3, r0
				HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_3) == 0 ||
 800065a:	2b00      	cmp	r3, #0
 800065c:	f040 80c3 	bne.w	80007e6 <main+0x22a>
			{
				HAL_Delay(500); // Debounce start
 8000660:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000664:	f000 fff8 	bl	8001658 <HAL_Delay>
				Play_Melody(snd_game_start);
 8000668:	4869      	ldr	r0, [pc, #420]	@ (8000810 <main+0x254>)
 800066a:	f000 fc33 	bl	8000ed4 <Play_Melody>
				currentMaxTime = startMaxTime;
 800066e:	f247 5230 	movw	r2, #30000	@ 0x7530
 8000672:	4b68      	ldr	r3, [pc, #416]	@ (8000814 <main+0x258>)
 8000674:	601a      	str	r2, [r3, #0]
				SetTime(currentMaxTime);
 8000676:	4b67      	ldr	r3, [pc, #412]	@ (8000814 <main+0x258>)
 8000678:	681b      	ldr	r3, [r3, #0]
 800067a:	4618      	mov	r0, r3
 800067c:	f000 fc58 	bl	8000f30 <SetTime>
				Start_New_Game();
 8000680:	f000 fb26 	bl	8000cd0 <Start_New_Game>
			}
			break;
 8000684:	e0af      	b.n	80007e6 <main+0x22a>

		case STATE_SHOW_SEQUENCE:
		    // Send Message to ESP32
		    sprintf(msg, "playing,%d", currentLevel - 1);
 8000686:	4b64      	ldr	r3, [pc, #400]	@ (8000818 <main+0x25c>)
 8000688:	681b      	ldr	r3, [r3, #0]
 800068a:	3b01      	subs	r3, #1
 800068c:	461a      	mov	r2, r3
 800068e:	4963      	ldr	r1, [pc, #396]	@ (800081c <main+0x260>)
 8000690:	485b      	ldr	r0, [pc, #364]	@ (8000800 <main+0x244>)
 8000692:	f003 fa95 	bl	8003bc0 <siprintf>
		    HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), 100);
 8000696:	485a      	ldr	r0, [pc, #360]	@ (8000800 <main+0x244>)
 8000698:	f7ff fda2 	bl	80001e0 <strlen>
 800069c:	4603      	mov	r3, r0
 800069e:	b29a      	uxth	r2, r3
 80006a0:	2364      	movs	r3, #100	@ 0x64
 80006a2:	4957      	ldr	r1, [pc, #348]	@ (8000800 <main+0x244>)
 80006a4:	4857      	ldr	r0, [pc, #348]	@ (8000804 <main+0x248>)
 80006a6:	f002 fda1 	bl	80031ec <HAL_UART_Transmit>

			decreateTimerActive = 0;
 80006aa:	4b5d      	ldr	r3, [pc, #372]	@ (8000820 <main+0x264>)
 80006ac:	2200      	movs	r2, #0
 80006ae:	601a      	str	r2, [r3, #0]
			Play_Melody(snd_next_level);
 80006b0:	485c      	ldr	r0, [pc, #368]	@ (8000824 <main+0x268>)
 80006b2:	f000 fc0f 	bl	8000ed4 <Play_Melody>

			SetTime(currentTime + currentMaxTime/3);
 80006b6:	4b57      	ldr	r3, [pc, #348]	@ (8000814 <main+0x258>)
 80006b8:	681b      	ldr	r3, [r3, #0]
 80006ba:	4a5b      	ldr	r2, [pc, #364]	@ (8000828 <main+0x26c>)
 80006bc:	fb82 1203 	smull	r1, r2, r2, r3
 80006c0:	17db      	asrs	r3, r3, #31
 80006c2:	1ad2      	subs	r2, r2, r3
 80006c4:	4b59      	ldr	r3, [pc, #356]	@ (800082c <main+0x270>)
 80006c6:	681b      	ldr	r3, [r3, #0]
 80006c8:	4413      	add	r3, r2
 80006ca:	4618      	mov	r0, r3
 80006cc:	f000 fc30 	bl	8000f30 <SetTime>
			UpdateCurrentMaxTime();
 80006d0:	f000 fc50 	bl	8000f74 <UpdateCurrentMaxTime>

			HAL_Delay(500);
 80006d4:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80006d8:	f000 ffbe 	bl	8001658 <HAL_Delay>
			RandomNewSequence();
 80006dc:	f000 fb12 	bl	8000d04 <RandomNewSequence>
			// Play the pattern up to the current level
			for (int i = 0; i < currentLevel; i++) {
 80006e0:	2300      	movs	r3, #0
 80006e2:	607b      	str	r3, [r7, #4]
 80006e4:	e00b      	b.n	80006fe <main+0x142>
				Flash_LED(simonSequence[i], 300); // 600ms speed
 80006e6:	4a52      	ldr	r2, [pc, #328]	@ (8000830 <main+0x274>)
 80006e8:	687b      	ldr	r3, [r7, #4]
 80006ea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80006ee:	f44f 7196 	mov.w	r1, #300	@ 0x12c
 80006f2:	4618      	mov	r0, r3
 80006f4:	f000 fab2 	bl	8000c5c <Flash_LED>
			for (int i = 0; i < currentLevel; i++) {
 80006f8:	687b      	ldr	r3, [r7, #4]
 80006fa:	3301      	adds	r3, #1
 80006fc:	607b      	str	r3, [r7, #4]
 80006fe:	4b46      	ldr	r3, [pc, #280]	@ (8000818 <main+0x25c>)
 8000700:	681b      	ldr	r3, [r3, #0]
 8000702:	687a      	ldr	r2, [r7, #4]
 8000704:	429a      	cmp	r2, r3
 8000706:	dbee      	blt.n	80006e6 <main+0x12a>
			}

			decreateTimerActive = 1;
 8000708:	4b45      	ldr	r3, [pc, #276]	@ (8000820 <main+0x264>)
 800070a:	2201      	movs	r2, #1
 800070c:	601a      	str	r2, [r3, #0]
			currentState = STATE_WAIT_FOR_INPUT;
 800070e:	4b3e      	ldr	r3, [pc, #248]	@ (8000808 <main+0x24c>)
 8000710:	2202      	movs	r2, #2
 8000712:	701a      	strb	r2, [r3, #0]
			break;
 8000714:	e06b      	b.n	80007ee <main+0x232>

		case STATE_WAIT_FOR_INPUT:

		  if (currentTime == 0) {
 8000716:	4b45      	ldr	r3, [pc, #276]	@ (800082c <main+0x270>)
 8000718:	681b      	ldr	r3, [r3, #0]
 800071a:	2b00      	cmp	r3, #0
 800071c:	d103      	bne.n	8000726 <main+0x16a>
			  currentState = STATE_GAME_OVER;
 800071e:	4b3a      	ldr	r3, [pc, #232]	@ (8000808 <main+0x24c>)
 8000720:	2203      	movs	r2, #3
 8000722:	701a      	strb	r2, [r3, #0]
			  break;
 8000724:	e063      	b.n	80007ee <main+0x232>
		  }
		  // --- Button 1 Check ---
		  if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_4) == 0) {
 8000726:	2110      	movs	r1, #16
 8000728:	4838      	ldr	r0, [pc, #224]	@ (800080c <main+0x250>)
 800072a:	f001 fa4f 	bl	8001bcc <HAL_GPIO_ReadPin>
 800072e:	4603      	mov	r3, r0
 8000730:	2b00      	cmp	r3, #0
 8000732:	d115      	bne.n	8000760 <main+0x1a4>
			  HAL_Delay(50); // WAIT 50ms for noise to settle
 8000734:	2032      	movs	r0, #50	@ 0x32
 8000736:	f000 ff8f 	bl	8001658 <HAL_Delay>

			  // Double check: Is it STILL pressed?
			  if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_4) == 0) {
 800073a:	2110      	movs	r1, #16
 800073c:	4833      	ldr	r0, [pc, #204]	@ (800080c <main+0x250>)
 800073e:	f001 fa45 	bl	8001bcc <HAL_GPIO_ReadPin>
 8000742:	4603      	mov	r3, r0
 8000744:	2b00      	cmp	r3, #0
 8000746:	d150      	bne.n	80007ea <main+0x22e>
				  Check_Player_Input(1); // Register the move
 8000748:	2001      	movs	r0, #1
 800074a:	f000 fb5d 	bl	8000e08 <Check_Player_Input>

				  // Critical: Wait until user RELEASES the button before continuing
				  // Otherwise, the loop runs again immediately
				  while(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_4) == 0);
 800074e:	bf00      	nop
 8000750:	2110      	movs	r1, #16
 8000752:	482e      	ldr	r0, [pc, #184]	@ (800080c <main+0x250>)
 8000754:	f001 fa3a 	bl	8001bcc <HAL_GPIO_ReadPin>
 8000758:	4603      	mov	r3, r0
 800075a:	2b00      	cmp	r3, #0
 800075c:	d0f8      	beq.n	8000750 <main+0x194>
			  if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_5) == 0) {
				  Check_Player_Input(3);
				  while(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_5) == 0);
			  }
		  }
		  break;
 800075e:	e044      	b.n	80007ea <main+0x22e>
		  else if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_3) == 0) {
 8000760:	2108      	movs	r1, #8
 8000762:	482a      	ldr	r0, [pc, #168]	@ (800080c <main+0x250>)
 8000764:	f001 fa32 	bl	8001bcc <HAL_GPIO_ReadPin>
 8000768:	4603      	mov	r3, r0
 800076a:	2b00      	cmp	r3, #0
 800076c:	d115      	bne.n	800079a <main+0x1de>
			  HAL_Delay(50);
 800076e:	2032      	movs	r0, #50	@ 0x32
 8000770:	f000 ff72 	bl	8001658 <HAL_Delay>
			  if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_3) == 0) {
 8000774:	2108      	movs	r1, #8
 8000776:	4825      	ldr	r0, [pc, #148]	@ (800080c <main+0x250>)
 8000778:	f001 fa28 	bl	8001bcc <HAL_GPIO_ReadPin>
 800077c:	4603      	mov	r3, r0
 800077e:	2b00      	cmp	r3, #0
 8000780:	d133      	bne.n	80007ea <main+0x22e>
				  Check_Player_Input(2);
 8000782:	2002      	movs	r0, #2
 8000784:	f000 fb40 	bl	8000e08 <Check_Player_Input>
				  while(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_3) == 0);
 8000788:	bf00      	nop
 800078a:	2108      	movs	r1, #8
 800078c:	481f      	ldr	r0, [pc, #124]	@ (800080c <main+0x250>)
 800078e:	f001 fa1d 	bl	8001bcc <HAL_GPIO_ReadPin>
 8000792:	4603      	mov	r3, r0
 8000794:	2b00      	cmp	r3, #0
 8000796:	d0f8      	beq.n	800078a <main+0x1ce>
		  break;
 8000798:	e027      	b.n	80007ea <main+0x22e>
		  else if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_5) == 0) {
 800079a:	2120      	movs	r1, #32
 800079c:	481b      	ldr	r0, [pc, #108]	@ (800080c <main+0x250>)
 800079e:	f001 fa15 	bl	8001bcc <HAL_GPIO_ReadPin>
 80007a2:	4603      	mov	r3, r0
 80007a4:	2b00      	cmp	r3, #0
 80007a6:	d120      	bne.n	80007ea <main+0x22e>
			  HAL_Delay(50);
 80007a8:	2032      	movs	r0, #50	@ 0x32
 80007aa:	f000 ff55 	bl	8001658 <HAL_Delay>
			  if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_5) == 0) {
 80007ae:	2120      	movs	r1, #32
 80007b0:	4816      	ldr	r0, [pc, #88]	@ (800080c <main+0x250>)
 80007b2:	f001 fa0b 	bl	8001bcc <HAL_GPIO_ReadPin>
 80007b6:	4603      	mov	r3, r0
 80007b8:	2b00      	cmp	r3, #0
 80007ba:	d116      	bne.n	80007ea <main+0x22e>
				  Check_Player_Input(3);
 80007bc:	2003      	movs	r0, #3
 80007be:	f000 fb23 	bl	8000e08 <Check_Player_Input>
				  while(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_5) == 0);
 80007c2:	bf00      	nop
 80007c4:	2120      	movs	r1, #32
 80007c6:	4811      	ldr	r0, [pc, #68]	@ (800080c <main+0x250>)
 80007c8:	f001 fa00 	bl	8001bcc <HAL_GPIO_ReadPin>
 80007cc:	4603      	mov	r3, r0
 80007ce:	2b00      	cmp	r3, #0
 80007d0:	d0f8      	beq.n	80007c4 <main+0x208>
		  break;
 80007d2:	e00a      	b.n	80007ea <main+0x22e>

		case STATE_GAME_OVER:
			decreateTimerActive = 0;
 80007d4:	4b12      	ldr	r3, [pc, #72]	@ (8000820 <main+0x264>)
 80007d6:	2200      	movs	r2, #0
 80007d8:	601a      	str	r2, [r3, #0]
			Play_GameOver_Anim();
 80007da:	f000 fabd 	bl	8000d58 <Play_GameOver_Anim>
			Play_Melody(snd_game_loss);
 80007de:	4815      	ldr	r0, [pc, #84]	@ (8000834 <main+0x278>)
 80007e0:	f000 fb78 	bl	8000ed4 <Play_Melody>
			break;
 80007e4:	e003      	b.n	80007ee <main+0x232>
			break;
 80007e6:	bf00      	nop
 80007e8:	e715      	b.n	8000616 <main+0x5a>
		  break;
 80007ea:	bf00      	nop
 80007ec:	e713      	b.n	8000616 <main+0x5a>
	  switch (currentState) {
 80007ee:	e712      	b.n	8000616 <main+0x5a>
 80007f0:	20000090 	.word	0x20000090
 80007f4:	200000d8 	.word	0x200000d8
 80007f8:	08004d5c 	.word	0x08004d5c
 80007fc:	08004d40 	.word	0x08004d40
 8000800:	20000348 	.word	0x20000348
 8000804:	20000120 	.word	0x20000120
 8000808:	200001b0 	.word	0x200001b0
 800080c:	40020400 	.word	0x40020400
 8000810:	08004d84 	.word	0x08004d84
 8000814:	20000004 	.word	0x20000004
 8000818:	20000000 	.word	0x20000000
 800081c:	08004d48 	.word	0x08004d48
 8000820:	20000368 	.word	0x20000368
 8000824:	08004d78 	.word	0x08004d78
 8000828:	55555556 	.word	0x55555556
 800082c:	20000008 	.word	0x20000008
 8000830:	200001b4 	.word	0x200001b4
 8000834:	08004d9c 	.word	0x08004d9c

08000838 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000838:	b580      	push	{r7, lr}
 800083a:	b094      	sub	sp, #80	@ 0x50
 800083c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800083e:	f107 0320 	add.w	r3, r7, #32
 8000842:	2230      	movs	r2, #48	@ 0x30
 8000844:	2100      	movs	r1, #0
 8000846:	4618      	mov	r0, r3
 8000848:	f003 fa1f 	bl	8003c8a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800084c:	f107 030c 	add.w	r3, r7, #12
 8000850:	2200      	movs	r2, #0
 8000852:	601a      	str	r2, [r3, #0]
 8000854:	605a      	str	r2, [r3, #4]
 8000856:	609a      	str	r2, [r3, #8]
 8000858:	60da      	str	r2, [r3, #12]
 800085a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800085c:	2300      	movs	r3, #0
 800085e:	60bb      	str	r3, [r7, #8]
 8000860:	4b28      	ldr	r3, [pc, #160]	@ (8000904 <SystemClock_Config+0xcc>)
 8000862:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000864:	4a27      	ldr	r2, [pc, #156]	@ (8000904 <SystemClock_Config+0xcc>)
 8000866:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800086a:	6413      	str	r3, [r2, #64]	@ 0x40
 800086c:	4b25      	ldr	r3, [pc, #148]	@ (8000904 <SystemClock_Config+0xcc>)
 800086e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000870:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000874:	60bb      	str	r3, [r7, #8]
 8000876:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000878:	2300      	movs	r3, #0
 800087a:	607b      	str	r3, [r7, #4]
 800087c:	4b22      	ldr	r3, [pc, #136]	@ (8000908 <SystemClock_Config+0xd0>)
 800087e:	681b      	ldr	r3, [r3, #0]
 8000880:	4a21      	ldr	r2, [pc, #132]	@ (8000908 <SystemClock_Config+0xd0>)
 8000882:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000886:	6013      	str	r3, [r2, #0]
 8000888:	4b1f      	ldr	r3, [pc, #124]	@ (8000908 <SystemClock_Config+0xd0>)
 800088a:	681b      	ldr	r3, [r3, #0]
 800088c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000890:	607b      	str	r3, [r7, #4]
 8000892:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000894:	2302      	movs	r3, #2
 8000896:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000898:	2301      	movs	r3, #1
 800089a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800089c:	2310      	movs	r3, #16
 800089e:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80008a0:	2302      	movs	r3, #2
 80008a2:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80008a4:	2300      	movs	r3, #0
 80008a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 80008a8:	2310      	movs	r3, #16
 80008aa:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 80008ac:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 80008b0:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80008b2:	2304      	movs	r3, #4
 80008b4:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80008b6:	2304      	movs	r3, #4
 80008b8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80008ba:	f107 0320 	add.w	r3, r7, #32
 80008be:	4618      	mov	r0, r3
 80008c0:	f001 f9b6 	bl	8001c30 <HAL_RCC_OscConfig>
 80008c4:	4603      	mov	r3, r0
 80008c6:	2b00      	cmp	r3, #0
 80008c8:	d001      	beq.n	80008ce <SystemClock_Config+0x96>
  {
    Error_Handler();
 80008ca:	f000 fbd1 	bl	8001070 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80008ce:	230f      	movs	r3, #15
 80008d0:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80008d2:	2302      	movs	r3, #2
 80008d4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80008d6:	2300      	movs	r3, #0
 80008d8:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80008da:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80008de:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80008e0:	2300      	movs	r3, #0
 80008e2:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80008e4:	f107 030c 	add.w	r3, r7, #12
 80008e8:	2102      	movs	r1, #2
 80008ea:	4618      	mov	r0, r3
 80008ec:	f001 fc18 	bl	8002120 <HAL_RCC_ClockConfig>
 80008f0:	4603      	mov	r3, r0
 80008f2:	2b00      	cmp	r3, #0
 80008f4:	d001      	beq.n	80008fa <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80008f6:	f000 fbbb 	bl	8001070 <Error_Handler>
  }
}
 80008fa:	bf00      	nop
 80008fc:	3750      	adds	r7, #80	@ 0x50
 80008fe:	46bd      	mov	sp, r7
 8000900:	bd80      	pop	{r7, pc}
 8000902:	bf00      	nop
 8000904:	40023800 	.word	0x40023800
 8000908:	40007000 	.word	0x40007000

0800090c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800090c:	b580      	push	{r7, lr}
 800090e:	b08a      	sub	sp, #40	@ 0x28
 8000910:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000912:	f107 0320 	add.w	r3, r7, #32
 8000916:	2200      	movs	r2, #0
 8000918:	601a      	str	r2, [r3, #0]
 800091a:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800091c:	1d3b      	adds	r3, r7, #4
 800091e:	2200      	movs	r2, #0
 8000920:	601a      	str	r2, [r3, #0]
 8000922:	605a      	str	r2, [r3, #4]
 8000924:	609a      	str	r2, [r3, #8]
 8000926:	60da      	str	r2, [r3, #12]
 8000928:	611a      	str	r2, [r3, #16]
 800092a:	615a      	str	r2, [r3, #20]
 800092c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800092e:	4b22      	ldr	r3, [pc, #136]	@ (80009b8 <MX_TIM2_Init+0xac>)
 8000930:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000934:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 83;
 8000936:	4b20      	ldr	r3, [pc, #128]	@ (80009b8 <MX_TIM2_Init+0xac>)
 8000938:	2253      	movs	r2, #83	@ 0x53
 800093a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800093c:	4b1e      	ldr	r3, [pc, #120]	@ (80009b8 <MX_TIM2_Init+0xac>)
 800093e:	2200      	movs	r2, #0
 8000940:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 19999;
 8000942:	4b1d      	ldr	r3, [pc, #116]	@ (80009b8 <MX_TIM2_Init+0xac>)
 8000944:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 8000948:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800094a:	4b1b      	ldr	r3, [pc, #108]	@ (80009b8 <MX_TIM2_Init+0xac>)
 800094c:	2200      	movs	r2, #0
 800094e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000950:	4b19      	ldr	r3, [pc, #100]	@ (80009b8 <MX_TIM2_Init+0xac>)
 8000952:	2200      	movs	r2, #0
 8000954:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8000956:	4818      	ldr	r0, [pc, #96]	@ (80009b8 <MX_TIM2_Init+0xac>)
 8000958:	f001 fe64 	bl	8002624 <HAL_TIM_PWM_Init>
 800095c:	4603      	mov	r3, r0
 800095e:	2b00      	cmp	r3, #0
 8000960:	d001      	beq.n	8000966 <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 8000962:	f000 fb85 	bl	8001070 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000966:	2300      	movs	r3, #0
 8000968:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800096a:	2300      	movs	r3, #0
 800096c:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800096e:	f107 0320 	add.w	r3, r7, #32
 8000972:	4619      	mov	r1, r3
 8000974:	4810      	ldr	r0, [pc, #64]	@ (80009b8 <MX_TIM2_Init+0xac>)
 8000976:	f002 fb67 	bl	8003048 <HAL_TIMEx_MasterConfigSynchronization>
 800097a:	4603      	mov	r3, r0
 800097c:	2b00      	cmp	r3, #0
 800097e:	d001      	beq.n	8000984 <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 8000980:	f000 fb76 	bl	8001070 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000984:	2360      	movs	r3, #96	@ 0x60
 8000986:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8000988:	2300      	movs	r3, #0
 800098a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800098c:	2300      	movs	r3, #0
 800098e:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000990:	2300      	movs	r3, #0
 8000992:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000994:	1d3b      	adds	r3, r7, #4
 8000996:	2204      	movs	r2, #4
 8000998:	4619      	mov	r1, r3
 800099a:	4807      	ldr	r0, [pc, #28]	@ (80009b8 <MX_TIM2_Init+0xac>)
 800099c:	f002 f832 	bl	8002a04 <HAL_TIM_PWM_ConfigChannel>
 80009a0:	4603      	mov	r3, r0
 80009a2:	2b00      	cmp	r3, #0
 80009a4:	d001      	beq.n	80009aa <MX_TIM2_Init+0x9e>
  {
    Error_Handler();
 80009a6:	f000 fb63 	bl	8001070 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80009aa:	4803      	ldr	r0, [pc, #12]	@ (80009b8 <MX_TIM2_Init+0xac>)
 80009ac:	f000 fbca 	bl	8001144 <HAL_TIM_MspPostInit>

}
 80009b0:	bf00      	nop
 80009b2:	3728      	adds	r7, #40	@ 0x28
 80009b4:	46bd      	mov	sp, r7
 80009b6:	bd80      	pop	{r7, pc}
 80009b8:	20000090 	.word	0x20000090

080009bc <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80009bc:	b580      	push	{r7, lr}
 80009be:	b08a      	sub	sp, #40	@ 0x28
 80009c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80009c2:	f107 0320 	add.w	r3, r7, #32
 80009c6:	2200      	movs	r2, #0
 80009c8:	601a      	str	r2, [r3, #0]
 80009ca:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80009cc:	1d3b      	adds	r3, r7, #4
 80009ce:	2200      	movs	r2, #0
 80009d0:	601a      	str	r2, [r3, #0]
 80009d2:	605a      	str	r2, [r3, #4]
 80009d4:	609a      	str	r2, [r3, #8]
 80009d6:	60da      	str	r2, [r3, #12]
 80009d8:	611a      	str	r2, [r3, #16]
 80009da:	615a      	str	r2, [r3, #20]
 80009dc:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80009de:	4b22      	ldr	r3, [pc, #136]	@ (8000a68 <MX_TIM3_Init+0xac>)
 80009e0:	4a22      	ldr	r2, [pc, #136]	@ (8000a6c <MX_TIM3_Init+0xb0>)
 80009e2:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 83;
 80009e4:	4b20      	ldr	r3, [pc, #128]	@ (8000a68 <MX_TIM3_Init+0xac>)
 80009e6:	2253      	movs	r2, #83	@ 0x53
 80009e8:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80009ea:	4b1f      	ldr	r3, [pc, #124]	@ (8000a68 <MX_TIM3_Init+0xac>)
 80009ec:	2200      	movs	r2, #0
 80009ee:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 999;
 80009f0:	4b1d      	ldr	r3, [pc, #116]	@ (8000a68 <MX_TIM3_Init+0xac>)
 80009f2:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80009f6:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80009f8:	4b1b      	ldr	r3, [pc, #108]	@ (8000a68 <MX_TIM3_Init+0xac>)
 80009fa:	2200      	movs	r2, #0
 80009fc:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80009fe:	4b1a      	ldr	r3, [pc, #104]	@ (8000a68 <MX_TIM3_Init+0xac>)
 8000a00:	2200      	movs	r2, #0
 8000a02:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8000a04:	4818      	ldr	r0, [pc, #96]	@ (8000a68 <MX_TIM3_Init+0xac>)
 8000a06:	f001 fe0d 	bl	8002624 <HAL_TIM_PWM_Init>
 8000a0a:	4603      	mov	r3, r0
 8000a0c:	2b00      	cmp	r3, #0
 8000a0e:	d001      	beq.n	8000a14 <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 8000a10:	f000 fb2e 	bl	8001070 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000a14:	2300      	movs	r3, #0
 8000a16:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000a18:	2300      	movs	r3, #0
 8000a1a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000a1c:	f107 0320 	add.w	r3, r7, #32
 8000a20:	4619      	mov	r1, r3
 8000a22:	4811      	ldr	r0, [pc, #68]	@ (8000a68 <MX_TIM3_Init+0xac>)
 8000a24:	f002 fb10 	bl	8003048 <HAL_TIMEx_MasterConfigSynchronization>
 8000a28:	4603      	mov	r3, r0
 8000a2a:	2b00      	cmp	r3, #0
 8000a2c:	d001      	beq.n	8000a32 <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 8000a2e:	f000 fb1f 	bl	8001070 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000a32:	2360      	movs	r3, #96	@ 0x60
 8000a34:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8000a36:	2300      	movs	r3, #0
 8000a38:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000a3a:	2300      	movs	r3, #0
 8000a3c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000a3e:	2300      	movs	r3, #0
 8000a40:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000a42:	1d3b      	adds	r3, r7, #4
 8000a44:	2208      	movs	r2, #8
 8000a46:	4619      	mov	r1, r3
 8000a48:	4807      	ldr	r0, [pc, #28]	@ (8000a68 <MX_TIM3_Init+0xac>)
 8000a4a:	f001 ffdb 	bl	8002a04 <HAL_TIM_PWM_ConfigChannel>
 8000a4e:	4603      	mov	r3, r0
 8000a50:	2b00      	cmp	r3, #0
 8000a52:	d001      	beq.n	8000a58 <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 8000a54:	f000 fb0c 	bl	8001070 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8000a58:	4803      	ldr	r0, [pc, #12]	@ (8000a68 <MX_TIM3_Init+0xac>)
 8000a5a:	f000 fb73 	bl	8001144 <HAL_TIM_MspPostInit>

}
 8000a5e:	bf00      	nop
 8000a60:	3728      	adds	r7, #40	@ 0x28
 8000a62:	46bd      	mov	sp, r7
 8000a64:	bd80      	pop	{r7, pc}
 8000a66:	bf00      	nop
 8000a68:	200000d8 	.word	0x200000d8
 8000a6c:	40000400 	.word	0x40000400

08000a70 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000a70:	b580      	push	{r7, lr}
 8000a72:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000a74:	4b11      	ldr	r3, [pc, #68]	@ (8000abc <MX_USART1_UART_Init+0x4c>)
 8000a76:	4a12      	ldr	r2, [pc, #72]	@ (8000ac0 <MX_USART1_UART_Init+0x50>)
 8000a78:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000a7a:	4b10      	ldr	r3, [pc, #64]	@ (8000abc <MX_USART1_UART_Init+0x4c>)
 8000a7c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000a80:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000a82:	4b0e      	ldr	r3, [pc, #56]	@ (8000abc <MX_USART1_UART_Init+0x4c>)
 8000a84:	2200      	movs	r2, #0
 8000a86:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000a88:	4b0c      	ldr	r3, [pc, #48]	@ (8000abc <MX_USART1_UART_Init+0x4c>)
 8000a8a:	2200      	movs	r2, #0
 8000a8c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000a8e:	4b0b      	ldr	r3, [pc, #44]	@ (8000abc <MX_USART1_UART_Init+0x4c>)
 8000a90:	2200      	movs	r2, #0
 8000a92:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000a94:	4b09      	ldr	r3, [pc, #36]	@ (8000abc <MX_USART1_UART_Init+0x4c>)
 8000a96:	220c      	movs	r2, #12
 8000a98:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000a9a:	4b08      	ldr	r3, [pc, #32]	@ (8000abc <MX_USART1_UART_Init+0x4c>)
 8000a9c:	2200      	movs	r2, #0
 8000a9e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000aa0:	4b06      	ldr	r3, [pc, #24]	@ (8000abc <MX_USART1_UART_Init+0x4c>)
 8000aa2:	2200      	movs	r2, #0
 8000aa4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000aa6:	4805      	ldr	r0, [pc, #20]	@ (8000abc <MX_USART1_UART_Init+0x4c>)
 8000aa8:	f002 fb50 	bl	800314c <HAL_UART_Init>
 8000aac:	4603      	mov	r3, r0
 8000aae:	2b00      	cmp	r3, #0
 8000ab0:	d001      	beq.n	8000ab6 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000ab2:	f000 fadd 	bl	8001070 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000ab6:	bf00      	nop
 8000ab8:	bd80      	pop	{r7, pc}
 8000aba:	bf00      	nop
 8000abc:	20000120 	.word	0x20000120
 8000ac0:	40011000 	.word	0x40011000

08000ac4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000ac4:	b580      	push	{r7, lr}
 8000ac6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000ac8:	4b11      	ldr	r3, [pc, #68]	@ (8000b10 <MX_USART2_UART_Init+0x4c>)
 8000aca:	4a12      	ldr	r2, [pc, #72]	@ (8000b14 <MX_USART2_UART_Init+0x50>)
 8000acc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000ace:	4b10      	ldr	r3, [pc, #64]	@ (8000b10 <MX_USART2_UART_Init+0x4c>)
 8000ad0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000ad4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000ad6:	4b0e      	ldr	r3, [pc, #56]	@ (8000b10 <MX_USART2_UART_Init+0x4c>)
 8000ad8:	2200      	movs	r2, #0
 8000ada:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000adc:	4b0c      	ldr	r3, [pc, #48]	@ (8000b10 <MX_USART2_UART_Init+0x4c>)
 8000ade:	2200      	movs	r2, #0
 8000ae0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000ae2:	4b0b      	ldr	r3, [pc, #44]	@ (8000b10 <MX_USART2_UART_Init+0x4c>)
 8000ae4:	2200      	movs	r2, #0
 8000ae6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000ae8:	4b09      	ldr	r3, [pc, #36]	@ (8000b10 <MX_USART2_UART_Init+0x4c>)
 8000aea:	220c      	movs	r2, #12
 8000aec:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000aee:	4b08      	ldr	r3, [pc, #32]	@ (8000b10 <MX_USART2_UART_Init+0x4c>)
 8000af0:	2200      	movs	r2, #0
 8000af2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000af4:	4b06      	ldr	r3, [pc, #24]	@ (8000b10 <MX_USART2_UART_Init+0x4c>)
 8000af6:	2200      	movs	r2, #0
 8000af8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000afa:	4805      	ldr	r0, [pc, #20]	@ (8000b10 <MX_USART2_UART_Init+0x4c>)
 8000afc:	f002 fb26 	bl	800314c <HAL_UART_Init>
 8000b00:	4603      	mov	r3, r0
 8000b02:	2b00      	cmp	r3, #0
 8000b04:	d001      	beq.n	8000b0a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000b06:	f000 fab3 	bl	8001070 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000b0a:	bf00      	nop
 8000b0c:	bd80      	pop	{r7, pc}
 8000b0e:	bf00      	nop
 8000b10:	20000168 	.word	0x20000168
 8000b14:	40004400 	.word	0x40004400

08000b18 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000b18:	b580      	push	{r7, lr}
 8000b1a:	b08a      	sub	sp, #40	@ 0x28
 8000b1c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b1e:	f107 0314 	add.w	r3, r7, #20
 8000b22:	2200      	movs	r2, #0
 8000b24:	601a      	str	r2, [r3, #0]
 8000b26:	605a      	str	r2, [r3, #4]
 8000b28:	609a      	str	r2, [r3, #8]
 8000b2a:	60da      	str	r2, [r3, #12]
 8000b2c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b2e:	2300      	movs	r3, #0
 8000b30:	613b      	str	r3, [r7, #16]
 8000b32:	4b46      	ldr	r3, [pc, #280]	@ (8000c4c <MX_GPIO_Init+0x134>)
 8000b34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b36:	4a45      	ldr	r2, [pc, #276]	@ (8000c4c <MX_GPIO_Init+0x134>)
 8000b38:	f043 0304 	orr.w	r3, r3, #4
 8000b3c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b3e:	4b43      	ldr	r3, [pc, #268]	@ (8000c4c <MX_GPIO_Init+0x134>)
 8000b40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b42:	f003 0304 	and.w	r3, r3, #4
 8000b46:	613b      	str	r3, [r7, #16]
 8000b48:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000b4a:	2300      	movs	r3, #0
 8000b4c:	60fb      	str	r3, [r7, #12]
 8000b4e:	4b3f      	ldr	r3, [pc, #252]	@ (8000c4c <MX_GPIO_Init+0x134>)
 8000b50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b52:	4a3e      	ldr	r2, [pc, #248]	@ (8000c4c <MX_GPIO_Init+0x134>)
 8000b54:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000b58:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b5a:	4b3c      	ldr	r3, [pc, #240]	@ (8000c4c <MX_GPIO_Init+0x134>)
 8000b5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b5e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000b62:	60fb      	str	r3, [r7, #12]
 8000b64:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b66:	2300      	movs	r3, #0
 8000b68:	60bb      	str	r3, [r7, #8]
 8000b6a:	4b38      	ldr	r3, [pc, #224]	@ (8000c4c <MX_GPIO_Init+0x134>)
 8000b6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b6e:	4a37      	ldr	r2, [pc, #220]	@ (8000c4c <MX_GPIO_Init+0x134>)
 8000b70:	f043 0301 	orr.w	r3, r3, #1
 8000b74:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b76:	4b35      	ldr	r3, [pc, #212]	@ (8000c4c <MX_GPIO_Init+0x134>)
 8000b78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b7a:	f003 0301 	and.w	r3, r3, #1
 8000b7e:	60bb      	str	r3, [r7, #8]
 8000b80:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b82:	2300      	movs	r3, #0
 8000b84:	607b      	str	r3, [r7, #4]
 8000b86:	4b31      	ldr	r3, [pc, #196]	@ (8000c4c <MX_GPIO_Init+0x134>)
 8000b88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b8a:	4a30      	ldr	r2, [pc, #192]	@ (8000c4c <MX_GPIO_Init+0x134>)
 8000b8c:	f043 0302 	orr.w	r3, r3, #2
 8000b90:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b92:	4b2e      	ldr	r3, [pc, #184]	@ (8000c4c <MX_GPIO_Init+0x134>)
 8000b94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b96:	f003 0302 	and.w	r3, r3, #2
 8000b9a:	607b      	str	r3, [r7, #4]
 8000b9c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|GPIO_PIN_7, GPIO_PIN_RESET);
 8000b9e:	2200      	movs	r2, #0
 8000ba0:	21a0      	movs	r1, #160	@ 0xa0
 8000ba2:	482b      	ldr	r0, [pc, #172]	@ (8000c50 <MX_GPIO_Init+0x138>)
 8000ba4:	f001 f82a 	bl	8001bfc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, GPIO_PIN_RESET);
 8000ba8:	2200      	movs	r2, #0
 8000baa:	2180      	movs	r1, #128	@ 0x80
 8000bac:	4829      	ldr	r0, [pc, #164]	@ (8000c54 <MX_GPIO_Init+0x13c>)
 8000bae:	f001 f825 	bl	8001bfc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);
 8000bb2:	2200      	movs	r2, #0
 8000bb4:	2140      	movs	r1, #64	@ 0x40
 8000bb6:	4828      	ldr	r0, [pc, #160]	@ (8000c58 <MX_GPIO_Init+0x140>)
 8000bb8:	f001 f820 	bl	8001bfc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000bbc:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000bc0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000bc2:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000bc6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bc8:	2300      	movs	r3, #0
 8000bca:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000bcc:	f107 0314 	add.w	r3, r7, #20
 8000bd0:	4619      	mov	r1, r3
 8000bd2:	4820      	ldr	r0, [pc, #128]	@ (8000c54 <MX_GPIO_Init+0x13c>)
 8000bd4:	f000 fe76 	bl	80018c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin PA7 */
  GPIO_InitStruct.Pin = LD2_Pin|GPIO_PIN_7;
 8000bd8:	23a0      	movs	r3, #160	@ 0xa0
 8000bda:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000bdc:	2301      	movs	r3, #1
 8000bde:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000be0:	2300      	movs	r3, #0
 8000be2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000be4:	2300      	movs	r3, #0
 8000be6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000be8:	f107 0314 	add.w	r3, r7, #20
 8000bec:	4619      	mov	r1, r3
 8000bee:	4818      	ldr	r0, [pc, #96]	@ (8000c50 <MX_GPIO_Init+0x138>)
 8000bf0:	f000 fe68 	bl	80018c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8000bf4:	2380      	movs	r3, #128	@ 0x80
 8000bf6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000bf8:	2301      	movs	r3, #1
 8000bfa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bfc:	2300      	movs	r3, #0
 8000bfe:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c00:	2300      	movs	r3, #0
 8000c02:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000c04:	f107 0314 	add.w	r3, r7, #20
 8000c08:	4619      	mov	r1, r3
 8000c0a:	4812      	ldr	r0, [pc, #72]	@ (8000c54 <MX_GPIO_Init+0x13c>)
 8000c0c:	f000 fe5a 	bl	80018c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB3 PB4 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8000c10:	2338      	movs	r3, #56	@ 0x38
 8000c12:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000c14:	2300      	movs	r3, #0
 8000c16:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000c18:	2301      	movs	r3, #1
 8000c1a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c1c:	f107 0314 	add.w	r3, r7, #20
 8000c20:	4619      	mov	r1, r3
 8000c22:	480d      	ldr	r0, [pc, #52]	@ (8000c58 <MX_GPIO_Init+0x140>)
 8000c24:	f000 fe4e 	bl	80018c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000c28:	2340      	movs	r3, #64	@ 0x40
 8000c2a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c2c:	2301      	movs	r3, #1
 8000c2e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c30:	2300      	movs	r3, #0
 8000c32:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c34:	2300      	movs	r3, #0
 8000c36:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c38:	f107 0314 	add.w	r3, r7, #20
 8000c3c:	4619      	mov	r1, r3
 8000c3e:	4806      	ldr	r0, [pc, #24]	@ (8000c58 <MX_GPIO_Init+0x140>)
 8000c40:	f000 fe40 	bl	80018c4 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000c44:	bf00      	nop
 8000c46:	3728      	adds	r7, #40	@ 0x28
 8000c48:	46bd      	mov	sp, r7
 8000c4a:	bd80      	pop	{r7, pc}
 8000c4c:	40023800 	.word	0x40023800
 8000c50:	40020000 	.word	0x40020000
 8000c54:	40020800 	.word	0x40020800
 8000c58:	40020400 	.word	0x40020400

08000c5c <Flash_LED>:

/* USER CODE BEGIN 4 */
// Turn a specific LED ON for a short time
void Flash_LED(int id, int speed) {
 8000c5c:	b580      	push	{r7, lr}
 8000c5e:	b084      	sub	sp, #16
 8000c60:	af00      	add	r7, sp, #0
 8000c62:	6078      	str	r0, [r7, #4]
 8000c64:	6039      	str	r1, [r7, #0]
    GPIO_TypeDef* port;
    uint16_t pin;

    // Map ID to Pin
    if (id == 1) { port = GPIOC; pin = GPIO_PIN_7; }
 8000c66:	687b      	ldr	r3, [r7, #4]
 8000c68:	2b01      	cmp	r3, #1
 8000c6a:	d104      	bne.n	8000c76 <Flash_LED+0x1a>
 8000c6c:	4b15      	ldr	r3, [pc, #84]	@ (8000cc4 <Flash_LED+0x68>)
 8000c6e:	60fb      	str	r3, [r7, #12]
 8000c70:	2380      	movs	r3, #128	@ 0x80
 8000c72:	817b      	strh	r3, [r7, #10]
 8000c74:	e00b      	b.n	8000c8e <Flash_LED+0x32>
    else if (id == 2) { port = GPIOB; pin = GPIO_PIN_6; }
 8000c76:	687b      	ldr	r3, [r7, #4]
 8000c78:	2b02      	cmp	r3, #2
 8000c7a:	d104      	bne.n	8000c86 <Flash_LED+0x2a>
 8000c7c:	4b12      	ldr	r3, [pc, #72]	@ (8000cc8 <Flash_LED+0x6c>)
 8000c7e:	60fb      	str	r3, [r7, #12]
 8000c80:	2340      	movs	r3, #64	@ 0x40
 8000c82:	817b      	strh	r3, [r7, #10]
 8000c84:	e003      	b.n	8000c8e <Flash_LED+0x32>
    else { port = GPIOA; pin = GPIO_PIN_7; }
 8000c86:	4b11      	ldr	r3, [pc, #68]	@ (8000ccc <Flash_LED+0x70>)
 8000c88:	60fb      	str	r3, [r7, #12]
 8000c8a:	2380      	movs	r3, #128	@ 0x80
 8000c8c:	817b      	strh	r3, [r7, #10]

    HAL_GPIO_WritePin(port, pin, GPIO_PIN_SET);   // ON
 8000c8e:	897b      	ldrh	r3, [r7, #10]
 8000c90:	2201      	movs	r2, #1
 8000c92:	4619      	mov	r1, r3
 8000c94:	68f8      	ldr	r0, [r7, #12]
 8000c96:	f000 ffb1 	bl	8001bfc <HAL_GPIO_WritePin>
    HAL_Delay(speed);
 8000c9a:	683b      	ldr	r3, [r7, #0]
 8000c9c:	4618      	mov	r0, r3
 8000c9e:	f000 fcdb 	bl	8001658 <HAL_Delay>
    HAL_GPIO_WritePin(port, pin, GPIO_PIN_RESET); // OFF
 8000ca2:	897b      	ldrh	r3, [r7, #10]
 8000ca4:	2200      	movs	r2, #0
 8000ca6:	4619      	mov	r1, r3
 8000ca8:	68f8      	ldr	r0, [r7, #12]
 8000caa:	f000 ffa7 	bl	8001bfc <HAL_GPIO_WritePin>
    HAL_Delay(speed / 2); // Gap between flashes
 8000cae:	683b      	ldr	r3, [r7, #0]
 8000cb0:	0fda      	lsrs	r2, r3, #31
 8000cb2:	4413      	add	r3, r2
 8000cb4:	105b      	asrs	r3, r3, #1
 8000cb6:	4618      	mov	r0, r3
 8000cb8:	f000 fcce 	bl	8001658 <HAL_Delay>
}
 8000cbc:	bf00      	nop
 8000cbe:	3710      	adds	r7, #16
 8000cc0:	46bd      	mov	sp, r7
 8000cc2:	bd80      	pop	{r7, pc}
 8000cc4:	40020800 	.word	0x40020800
 8000cc8:	40020400 	.word	0x40020400
 8000ccc:	40020000 	.word	0x40020000

08000cd0 <Start_New_Game>:

// Generate a new random sequence
void Start_New_Game() {
 8000cd0:	b580      	push	{r7, lr}
 8000cd2:	af00      	add	r7, sp, #0
    currentLevel = 1;
 8000cd4:	4b08      	ldr	r3, [pc, #32]	@ (8000cf8 <Start_New_Game+0x28>)
 8000cd6:	2201      	movs	r2, #1
 8000cd8:	601a      	str	r2, [r3, #0]
    playerIndex = 0;
 8000cda:	4b08      	ldr	r3, [pc, #32]	@ (8000cfc <Start_New_Game+0x2c>)
 8000cdc:	2200      	movs	r2, #0
 8000cde:	601a      	str	r2, [r3, #0]
    srand(HAL_GetTick()); // Seed random number generator with time
 8000ce0:	f000 fcae 	bl	8001640 <HAL_GetTick>
 8000ce4:	4603      	mov	r3, r0
 8000ce6:	4618      	mov	r0, r3
 8000ce8:	f002 fe3c 	bl	8003964 <srand>

    currentState = STATE_SHOW_SEQUENCE;
 8000cec:	4b04      	ldr	r3, [pc, #16]	@ (8000d00 <Start_New_Game+0x30>)
 8000cee:	2201      	movs	r2, #1
 8000cf0:	701a      	strb	r2, [r3, #0]
}
 8000cf2:	bf00      	nop
 8000cf4:	bd80      	pop	{r7, pc}
 8000cf6:	bf00      	nop
 8000cf8:	20000000 	.word	0x20000000
 8000cfc:	20000344 	.word	0x20000344
 8000d00:	200001b0 	.word	0x200001b0

08000d04 <RandomNewSequence>:

// Generate a new random sequence
void RandomNewSequence() {
 8000d04:	b580      	push	{r7, lr}
 8000d06:	b082      	sub	sp, #8
 8000d08:	af00      	add	r7, sp, #0
    // Fill the array with random numbers (1, 2, or 3)
    for(int i=0; i<currentLevel; i++) {
 8000d0a:	2300      	movs	r3, #0
 8000d0c:	607b      	str	r3, [r7, #4]
 8000d0e:	e013      	b.n	8000d38 <RandomNewSequence+0x34>
        simonSequence[i] = (rand() % 3) + 1;
 8000d10:	f002 fe56 	bl	80039c0 <rand>
 8000d14:	4601      	mov	r1, r0
 8000d16:	4b0d      	ldr	r3, [pc, #52]	@ (8000d4c <RandomNewSequence+0x48>)
 8000d18:	fb83 3201 	smull	r3, r2, r3, r1
 8000d1c:	17cb      	asrs	r3, r1, #31
 8000d1e:	1ad2      	subs	r2, r2, r3
 8000d20:	4613      	mov	r3, r2
 8000d22:	005b      	lsls	r3, r3, #1
 8000d24:	4413      	add	r3, r2
 8000d26:	1aca      	subs	r2, r1, r3
 8000d28:	3201      	adds	r2, #1
 8000d2a:	4909      	ldr	r1, [pc, #36]	@ (8000d50 <RandomNewSequence+0x4c>)
 8000d2c:	687b      	ldr	r3, [r7, #4]
 8000d2e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    for(int i=0; i<currentLevel; i++) {
 8000d32:	687b      	ldr	r3, [r7, #4]
 8000d34:	3301      	adds	r3, #1
 8000d36:	607b      	str	r3, [r7, #4]
 8000d38:	4b06      	ldr	r3, [pc, #24]	@ (8000d54 <RandomNewSequence+0x50>)
 8000d3a:	681b      	ldr	r3, [r3, #0]
 8000d3c:	687a      	ldr	r2, [r7, #4]
 8000d3e:	429a      	cmp	r2, r3
 8000d40:	dbe6      	blt.n	8000d10 <RandomNewSequence+0xc>
    }
}
 8000d42:	bf00      	nop
 8000d44:	bf00      	nop
 8000d46:	3708      	adds	r7, #8
 8000d48:	46bd      	mov	sp, r7
 8000d4a:	bd80      	pop	{r7, pc}
 8000d4c:	55555556 	.word	0x55555556
 8000d50:	200001b4 	.word	0x200001b4
 8000d54:	20000000 	.word	0x20000000

08000d58 <Play_GameOver_Anim>:

// Flash all LEDs to show Game Over
void Play_GameOver_Anim() {
 8000d58:	b580      	push	{r7, lr}
 8000d5a:	b082      	sub	sp, #8
 8000d5c:	af00      	add	r7, sp, #0
    for(int i=0; i<3; i++) {
 8000d5e:	2300      	movs	r3, #0
 8000d60:	607b      	str	r3, [r7, #4]
 8000d62:	e026      	b.n	8000db2 <Play_GameOver_Anim+0x5a>
        HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, GPIO_PIN_SET);
 8000d64:	2201      	movs	r2, #1
 8000d66:	2180      	movs	r1, #128	@ 0x80
 8000d68:	481f      	ldr	r0, [pc, #124]	@ (8000de8 <Play_GameOver_Anim+0x90>)
 8000d6a:	f000 ff47 	bl	8001bfc <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_SET);
 8000d6e:	2201      	movs	r2, #1
 8000d70:	2140      	movs	r1, #64	@ 0x40
 8000d72:	481e      	ldr	r0, [pc, #120]	@ (8000dec <Play_GameOver_Anim+0x94>)
 8000d74:	f000 ff42 	bl	8001bfc <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_SET);
 8000d78:	2201      	movs	r2, #1
 8000d7a:	2180      	movs	r1, #128	@ 0x80
 8000d7c:	481c      	ldr	r0, [pc, #112]	@ (8000df0 <Play_GameOver_Anim+0x98>)
 8000d7e:	f000 ff3d 	bl	8001bfc <HAL_GPIO_WritePin>
        HAL_Delay(200);
 8000d82:	20c8      	movs	r0, #200	@ 0xc8
 8000d84:	f000 fc68 	bl	8001658 <HAL_Delay>
        HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, GPIO_PIN_RESET);
 8000d88:	2200      	movs	r2, #0
 8000d8a:	2180      	movs	r1, #128	@ 0x80
 8000d8c:	4816      	ldr	r0, [pc, #88]	@ (8000de8 <Play_GameOver_Anim+0x90>)
 8000d8e:	f000 ff35 	bl	8001bfc <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);
 8000d92:	2200      	movs	r2, #0
 8000d94:	2140      	movs	r1, #64	@ 0x40
 8000d96:	4815      	ldr	r0, [pc, #84]	@ (8000dec <Play_GameOver_Anim+0x94>)
 8000d98:	f000 ff30 	bl	8001bfc <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_RESET);
 8000d9c:	2200      	movs	r2, #0
 8000d9e:	2180      	movs	r1, #128	@ 0x80
 8000da0:	4813      	ldr	r0, [pc, #76]	@ (8000df0 <Play_GameOver_Anim+0x98>)
 8000da2:	f000 ff2b 	bl	8001bfc <HAL_GPIO_WritePin>
        HAL_Delay(200);
 8000da6:	20c8      	movs	r0, #200	@ 0xc8
 8000da8:	f000 fc56 	bl	8001658 <HAL_Delay>
    for(int i=0; i<3; i++) {
 8000dac:	687b      	ldr	r3, [r7, #4]
 8000dae:	3301      	adds	r3, #1
 8000db0:	607b      	str	r3, [r7, #4]
 8000db2:	687b      	ldr	r3, [r7, #4]
 8000db4:	2b02      	cmp	r3, #2
 8000db6:	ddd5      	ble.n	8000d64 <Play_GameOver_Anim+0xc>
    }
    // Send Message to ESP32
    sprintf(msg, "end,%d", currentLevel);
 8000db8:	4b0e      	ldr	r3, [pc, #56]	@ (8000df4 <Play_GameOver_Anim+0x9c>)
 8000dba:	681b      	ldr	r3, [r3, #0]
 8000dbc:	461a      	mov	r2, r3
 8000dbe:	490e      	ldr	r1, [pc, #56]	@ (8000df8 <Play_GameOver_Anim+0xa0>)
 8000dc0:	480e      	ldr	r0, [pc, #56]	@ (8000dfc <Play_GameOver_Anim+0xa4>)
 8000dc2:	f002 fefd 	bl	8003bc0 <siprintf>
    HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), 100);
 8000dc6:	480d      	ldr	r0, [pc, #52]	@ (8000dfc <Play_GameOver_Anim+0xa4>)
 8000dc8:	f7ff fa0a 	bl	80001e0 <strlen>
 8000dcc:	4603      	mov	r3, r0
 8000dce:	b29a      	uxth	r2, r3
 8000dd0:	2364      	movs	r3, #100	@ 0x64
 8000dd2:	490a      	ldr	r1, [pc, #40]	@ (8000dfc <Play_GameOver_Anim+0xa4>)
 8000dd4:	480a      	ldr	r0, [pc, #40]	@ (8000e00 <Play_GameOver_Anim+0xa8>)
 8000dd6:	f002 fa09 	bl	80031ec <HAL_UART_Transmit>

    currentState = STATE_IDLE; // Reset to start
 8000dda:	4b0a      	ldr	r3, [pc, #40]	@ (8000e04 <Play_GameOver_Anim+0xac>)
 8000ddc:	2200      	movs	r2, #0
 8000dde:	701a      	strb	r2, [r3, #0]
}
 8000de0:	bf00      	nop
 8000de2:	3708      	adds	r7, #8
 8000de4:	46bd      	mov	sp, r7
 8000de6:	bd80      	pop	{r7, pc}
 8000de8:	40020800 	.word	0x40020800
 8000dec:	40020400 	.word	0x40020400
 8000df0:	40020000 	.word	0x40020000
 8000df4:	20000000 	.word	0x20000000
 8000df8:	08004d54 	.word	0x08004d54
 8000dfc:	20000348 	.word	0x20000348
 8000e00:	20000120 	.word	0x20000120
 8000e04:	200001b0 	.word	0x200001b0

08000e08 <Check_Player_Input>:

void Check_Player_Input(int btnID) {
 8000e08:	b580      	push	{r7, lr}
 8000e0a:	b082      	sub	sp, #8
 8000e0c:	af00      	add	r7, sp, #0
 8000e0e:	6078      	str	r0, [r7, #4]
    // 1. Flash the LED briefly so user knows they pressed it
    Flash_LED(btnID, 200);
 8000e10:	21c8      	movs	r1, #200	@ 0xc8
 8000e12:	6878      	ldr	r0, [r7, #4]
 8000e14:	f7ff ff22 	bl	8000c5c <Flash_LED>

    // 2. Check logic
    if (btnID == simonSequence[playerIndex]) {
 8000e18:	4b14      	ldr	r3, [pc, #80]	@ (8000e6c <Check_Player_Input+0x64>)
 8000e1a:	681b      	ldr	r3, [r3, #0]
 8000e1c:	4a14      	ldr	r2, [pc, #80]	@ (8000e70 <Check_Player_Input+0x68>)
 8000e1e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000e22:	687a      	ldr	r2, [r7, #4]
 8000e24:	429a      	cmp	r2, r3
 8000e26:	d11a      	bne.n	8000e5e <Check_Player_Input+0x56>
        // CORRECT!
        playerIndex++; // Move to next expected button
 8000e28:	4b10      	ldr	r3, [pc, #64]	@ (8000e6c <Check_Player_Input+0x64>)
 8000e2a:	681b      	ldr	r3, [r3, #0]
 8000e2c:	3301      	adds	r3, #1
 8000e2e:	4a0f      	ldr	r2, [pc, #60]	@ (8000e6c <Check_Player_Input+0x64>)
 8000e30:	6013      	str	r3, [r2, #0]

        // Did they finish the whole sequence?
        if (playerIndex >= currentLevel) {
 8000e32:	4b0e      	ldr	r3, [pc, #56]	@ (8000e6c <Check_Player_Input+0x64>)
 8000e34:	681a      	ldr	r2, [r3, #0]
 8000e36:	4b0f      	ldr	r3, [pc, #60]	@ (8000e74 <Check_Player_Input+0x6c>)
 8000e38:	681b      	ldr	r3, [r3, #0]
 8000e3a:	429a      	cmp	r2, r3
 8000e3c:	db12      	blt.n	8000e64 <Check_Player_Input+0x5c>
            HAL_Delay(500); // Small pause before next level
 8000e3e:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000e42:	f000 fc09 	bl	8001658 <HAL_Delay>
            currentLevel++;
 8000e46:	4b0b      	ldr	r3, [pc, #44]	@ (8000e74 <Check_Player_Input+0x6c>)
 8000e48:	681b      	ldr	r3, [r3, #0]
 8000e4a:	3301      	adds	r3, #1
 8000e4c:	4a09      	ldr	r2, [pc, #36]	@ (8000e74 <Check_Player_Input+0x6c>)
 8000e4e:	6013      	str	r3, [r2, #0]
            playerIndex = 0; // Reset player cursor
 8000e50:	4b06      	ldr	r3, [pc, #24]	@ (8000e6c <Check_Player_Input+0x64>)
 8000e52:	2200      	movs	r2, #0
 8000e54:	601a      	str	r2, [r3, #0]

            currentState = STATE_SHOW_SEQUENCE; // Show next pattern
 8000e56:	4b08      	ldr	r3, [pc, #32]	@ (8000e78 <Check_Player_Input+0x70>)
 8000e58:	2201      	movs	r2, #1
 8000e5a:	701a      	strb	r2, [r3, #0]
    }
    else {
        // WRONG!
        currentState = STATE_GAME_OVER;
    }
}
 8000e5c:	e002      	b.n	8000e64 <Check_Player_Input+0x5c>
        currentState = STATE_GAME_OVER;
 8000e5e:	4b06      	ldr	r3, [pc, #24]	@ (8000e78 <Check_Player_Input+0x70>)
 8000e60:	2203      	movs	r2, #3
 8000e62:	701a      	strb	r2, [r3, #0]
}
 8000e64:	bf00      	nop
 8000e66:	3708      	adds	r7, #8
 8000e68:	46bd      	mov	sp, r7
 8000e6a:	bd80      	pop	{r7, pc}
 8000e6c:	20000344 	.word	0x20000344
 8000e70:	200001b4 	.word	0x200001b4
 8000e74:	20000000 	.word	0x20000000
 8000e78:	200001b0 	.word	0x200001b0

08000e7c <buzzer_set_tone>:

void buzzer_set_tone(uint32_t frequency) {
 8000e7c:	b480      	push	{r7}
 8000e7e:	b085      	sub	sp, #20
 8000e80:	af00      	add	r7, sp, #0
 8000e82:	6078      	str	r0, [r7, #4]
    if (frequency == 0) {
 8000e84:	687b      	ldr	r3, [r7, #4]
 8000e86:	2b00      	cmp	r3, #0
 8000e88:	d104      	bne.n	8000e94 <buzzer_set_tone+0x18>
        // If freq is 0, set duty cycle to 0 to stop sound
        __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, 0);
 8000e8a:	4b10      	ldr	r3, [pc, #64]	@ (8000ecc <buzzer_set_tone+0x50>)
 8000e8c:	681b      	ldr	r3, [r3, #0]
 8000e8e:	2200      	movs	r2, #0
 8000e90:	63da      	str	r2, [r3, #60]	@ 0x3c
        __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, arr_value / 2);

        // 4. Reset counter to ensure smooth transition
        __HAL_TIM_SET_COUNTER(&htim3, 0);
    }
}
 8000e92:	e015      	b.n	8000ec0 <buzzer_set_tone+0x44>
        uint32_t arr_value = (1000000 / frequency) - 1;
 8000e94:	4a0e      	ldr	r2, [pc, #56]	@ (8000ed0 <buzzer_set_tone+0x54>)
 8000e96:	687b      	ldr	r3, [r7, #4]
 8000e98:	fbb2 f3f3 	udiv	r3, r2, r3
 8000e9c:	3b01      	subs	r3, #1
 8000e9e:	60fb      	str	r3, [r7, #12]
        __HAL_TIM_SET_AUTORELOAD(&htim3, arr_value);
 8000ea0:	4b0a      	ldr	r3, [pc, #40]	@ (8000ecc <buzzer_set_tone+0x50>)
 8000ea2:	681b      	ldr	r3, [r3, #0]
 8000ea4:	68fa      	ldr	r2, [r7, #12]
 8000ea6:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000ea8:	4a08      	ldr	r2, [pc, #32]	@ (8000ecc <buzzer_set_tone+0x50>)
 8000eaa:	68fb      	ldr	r3, [r7, #12]
 8000eac:	60d3      	str	r3, [r2, #12]
        __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, arr_value / 2);
 8000eae:	4b07      	ldr	r3, [pc, #28]	@ (8000ecc <buzzer_set_tone+0x50>)
 8000eb0:	681b      	ldr	r3, [r3, #0]
 8000eb2:	68fa      	ldr	r2, [r7, #12]
 8000eb4:	0852      	lsrs	r2, r2, #1
 8000eb6:	63da      	str	r2, [r3, #60]	@ 0x3c
        __HAL_TIM_SET_COUNTER(&htim3, 0);
 8000eb8:	4b04      	ldr	r3, [pc, #16]	@ (8000ecc <buzzer_set_tone+0x50>)
 8000eba:	681b      	ldr	r3, [r3, #0]
 8000ebc:	2200      	movs	r2, #0
 8000ebe:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8000ec0:	bf00      	nop
 8000ec2:	3714      	adds	r7, #20
 8000ec4:	46bd      	mov	sp, r7
 8000ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eca:	4770      	bx	lr
 8000ecc:	200000d8 	.word	0x200000d8
 8000ed0:	000f4240 	.word	0x000f4240

08000ed4 <Play_Melody>:

void Play_Melody(const Tone *melody) {
 8000ed4:	b580      	push	{r7, lr}
 8000ed6:	b084      	sub	sp, #16
 8000ed8:	af00      	add	r7, sp, #0
 8000eda:	6078      	str	r0, [r7, #4]
    int i = 0;
 8000edc:	2300      	movs	r3, #0
 8000ede:	60fb      	str	r3, [r7, #12]
    while (melody[i].duration != 0) {
 8000ee0:	e018      	b.n	8000f14 <Play_Melody+0x40>
        buzzer_set_tone(melody[i].frequency);
 8000ee2:	68fb      	ldr	r3, [r7, #12]
 8000ee4:	009b      	lsls	r3, r3, #2
 8000ee6:	687a      	ldr	r2, [r7, #4]
 8000ee8:	4413      	add	r3, r2
 8000eea:	881b      	ldrh	r3, [r3, #0]
 8000eec:	4618      	mov	r0, r3
 8000eee:	f7ff ffc5 	bl	8000e7c <buzzer_set_tone>
        HAL_Delay(melody[i].duration);
 8000ef2:	68fb      	ldr	r3, [r7, #12]
 8000ef4:	009b      	lsls	r3, r3, #2
 8000ef6:	687a      	ldr	r2, [r7, #4]
 8000ef8:	4413      	add	r3, r2
 8000efa:	885b      	ldrh	r3, [r3, #2]
 8000efc:	4618      	mov	r0, r3
 8000efe:	f000 fbab 	bl	8001658 <HAL_Delay>
        buzzer_set_tone(0); // Stop sound briefly
 8000f02:	2000      	movs	r0, #0
 8000f04:	f7ff ffba 	bl	8000e7c <buzzer_set_tone>
        HAL_Delay(20);      // Articulation gap
 8000f08:	2014      	movs	r0, #20
 8000f0a:	f000 fba5 	bl	8001658 <HAL_Delay>
        i++;
 8000f0e:	68fb      	ldr	r3, [r7, #12]
 8000f10:	3301      	adds	r3, #1
 8000f12:	60fb      	str	r3, [r7, #12]
    while (melody[i].duration != 0) {
 8000f14:	68fb      	ldr	r3, [r7, #12]
 8000f16:	009b      	lsls	r3, r3, #2
 8000f18:	687a      	ldr	r2, [r7, #4]
 8000f1a:	4413      	add	r3, r2
 8000f1c:	885b      	ldrh	r3, [r3, #2]
 8000f1e:	2b00      	cmp	r3, #0
 8000f20:	d1df      	bne.n	8000ee2 <Play_Melody+0xe>
    }
    buzzer_set_tone(0); // Ensure silence at end
 8000f22:	2000      	movs	r0, #0
 8000f24:	f7ff ffaa 	bl	8000e7c <buzzer_set_tone>
}
 8000f28:	bf00      	nop
 8000f2a:	3710      	adds	r7, #16
 8000f2c:	46bd      	mov	sp, r7
 8000f2e:	bd80      	pop	{r7, pc}

08000f30 <SetTime>:

void SetTime(int time) {
 8000f30:	b480      	push	{r7}
 8000f32:	b083      	sub	sp, #12
 8000f34:	af00      	add	r7, sp, #0
 8000f36:	6078      	str	r0, [r7, #4]
	currentTime = time;
 8000f38:	4a0c      	ldr	r2, [pc, #48]	@ (8000f6c <SetTime+0x3c>)
 8000f3a:	687b      	ldr	r3, [r7, #4]
 8000f3c:	6013      	str	r3, [r2, #0]
    if (currentTime > currentMaxTime) {
 8000f3e:	4b0b      	ldr	r3, [pc, #44]	@ (8000f6c <SetTime+0x3c>)
 8000f40:	681a      	ldr	r2, [r3, #0]
 8000f42:	4b0b      	ldr	r3, [pc, #44]	@ (8000f70 <SetTime+0x40>)
 8000f44:	681b      	ldr	r3, [r3, #0]
 8000f46:	429a      	cmp	r2, r3
 8000f48:	dd03      	ble.n	8000f52 <SetTime+0x22>
        currentTime = currentMaxTime; // Decrement time
 8000f4a:	4b09      	ldr	r3, [pc, #36]	@ (8000f70 <SetTime+0x40>)
 8000f4c:	681b      	ldr	r3, [r3, #0]
 8000f4e:	4a07      	ldr	r2, [pc, #28]	@ (8000f6c <SetTime+0x3c>)
 8000f50:	6013      	str	r3, [r2, #0]
    }
    if (currentTime < 0)  {
 8000f52:	4b06      	ldr	r3, [pc, #24]	@ (8000f6c <SetTime+0x3c>)
 8000f54:	681b      	ldr	r3, [r3, #0]
 8000f56:	2b00      	cmp	r3, #0
 8000f58:	da02      	bge.n	8000f60 <SetTime+0x30>
    	currentTime = 0;
 8000f5a:	4b04      	ldr	r3, [pc, #16]	@ (8000f6c <SetTime+0x3c>)
 8000f5c:	2200      	movs	r2, #0
 8000f5e:	601a      	str	r2, [r3, #0]
    }
}
 8000f60:	bf00      	nop
 8000f62:	370c      	adds	r7, #12
 8000f64:	46bd      	mov	sp, r7
 8000f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f6a:	4770      	bx	lr
 8000f6c:	20000008 	.word	0x20000008
 8000f70:	20000004 	.word	0x20000004

08000f74 <UpdateCurrentMaxTime>:

void UpdateCurrentMaxTime() {
 8000f74:	b480      	push	{r7}
 8000f76:	af00      	add	r7, sp, #0
	currentMaxTime = currentMaxTime * 85 / 100;
 8000f78:	4b0e      	ldr	r3, [pc, #56]	@ (8000fb4 <UpdateCurrentMaxTime+0x40>)
 8000f7a:	681a      	ldr	r2, [r3, #0]
 8000f7c:	4613      	mov	r3, r2
 8000f7e:	009b      	lsls	r3, r3, #2
 8000f80:	4413      	add	r3, r2
 8000f82:	011a      	lsls	r2, r3, #4
 8000f84:	4413      	add	r3, r2
 8000f86:	4a0c      	ldr	r2, [pc, #48]	@ (8000fb8 <UpdateCurrentMaxTime+0x44>)
 8000f88:	fb82 1203 	smull	r1, r2, r2, r3
 8000f8c:	1152      	asrs	r2, r2, #5
 8000f8e:	17db      	asrs	r3, r3, #31
 8000f90:	1ad3      	subs	r3, r2, r3
 8000f92:	4a08      	ldr	r2, [pc, #32]	@ (8000fb4 <UpdateCurrentMaxTime+0x40>)
 8000f94:	6013      	str	r3, [r2, #0]
	if(currentMaxTime < 300) {
 8000f96:	4b07      	ldr	r3, [pc, #28]	@ (8000fb4 <UpdateCurrentMaxTime+0x40>)
 8000f98:	681b      	ldr	r3, [r3, #0]
 8000f9a:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8000f9e:	da03      	bge.n	8000fa8 <UpdateCurrentMaxTime+0x34>
		currentMaxTime = 300;
 8000fa0:	4b04      	ldr	r3, [pc, #16]	@ (8000fb4 <UpdateCurrentMaxTime+0x40>)
 8000fa2:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8000fa6:	601a      	str	r2, [r3, #0]
	}
}
 8000fa8:	bf00      	nop
 8000faa:	46bd      	mov	sp, r7
 8000fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fb0:	4770      	bx	lr
 8000fb2:	bf00      	nop
 8000fb4:	20000004 	.word	0x20000004
 8000fb8:	51eb851f 	.word	0x51eb851f

08000fbc <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000fbc:	b580      	push	{r7, lr}
 8000fbe:	b084      	sub	sp, #16
 8000fc0:	af00      	add	r7, sp, #0
 8000fc2:	6078      	str	r0, [r7, #4]
    // Check if the interrupt comes from TIM2 (Servo Timer)
    if (htim->Instance == TIM2) {
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	681b      	ldr	r3, [r3, #0]
 8000fc8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000fcc:	d141      	bne.n	8001052 <HAL_TIM_PeriodElapsedCallback+0x96>

        // --- OPTION 1: Auto-Countdown (Smoothest) ---
		// Since this runs at 50Hz (every 0.02 seconds),
		// we can subtract 0.02 from the time automatically.
		if (decreateTimerActive) {
 8000fce:	4b23      	ldr	r3, [pc, #140]	@ (800105c <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8000fd0:	681b      	ldr	r3, [r3, #0]
 8000fd2:	2b00      	cmp	r3, #0
 8000fd4:	d005      	beq.n	8000fe2 <HAL_TIM_PeriodElapsedCallback+0x26>
			SetTime(currentTime - 20); // Decrement time
 8000fd6:	4b22      	ldr	r3, [pc, #136]	@ (8001060 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 8000fd8:	681b      	ldr	r3, [r3, #0]
 8000fda:	3b14      	subs	r3, #20
 8000fdc:	4618      	mov	r0, r3
 8000fde:	f7ff ffa7 	bl	8000f30 <SetTime>
		}

        // 1. Calculate Ratio
        float ratio = (float)currentTime / (float)currentMaxTime;
 8000fe2:	4b1f      	ldr	r3, [pc, #124]	@ (8001060 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 8000fe4:	681b      	ldr	r3, [r3, #0]
 8000fe6:	ee07 3a90 	vmov	s15, r3
 8000fea:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8000fee:	4b1d      	ldr	r3, [pc, #116]	@ (8001064 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 8000ff0:	681b      	ldr	r3, [r3, #0]
 8000ff2:	ee07 3a90 	vmov	s15, r3
 8000ff6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000ffa:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000ffe:	edc7 7a03 	vstr	s15, [r7, #12]
        if (ratio > 1)  ratio = 1;
 8001002:	edd7 7a03 	vldr	s15, [r7, #12]
 8001006:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800100a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800100e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001012:	dd03      	ble.n	800101c <HAL_TIM_PeriodElapsedCallback+0x60>
 8001014:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8001018:	60fb      	str	r3, [r7, #12]
 800101a:	e009      	b.n	8001030 <HAL_TIM_PeriodElapsedCallback+0x74>
        else if(ratio < 0) ratio = 0;
 800101c:	edd7 7a03 	vldr	s15, [r7, #12]
 8001020:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001024:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001028:	d502      	bpl.n	8001030 <HAL_TIM_PeriodElapsedCallback+0x74>
 800102a:	f04f 0300 	mov.w	r3, #0
 800102e:	60fb      	str	r3, [r7, #12]

        // 2. Map to Range (600 - 2500)
        // Range = 1900
        uint32_t pulse_width = 600 + (uint32_t)(1900 * ratio);
 8001030:	edd7 7a03 	vldr	s15, [r7, #12]
 8001034:	ed9f 7a0c 	vldr	s14, [pc, #48]	@ 8001068 <HAL_TIM_PeriodElapsedCallback+0xac>
 8001038:	ee67 7a87 	vmul.f32	s15, s15, s14
 800103c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001040:	ee17 3a90 	vmov	r3, s15
 8001044:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8001048:	60bb      	str	r3, [r7, #8]

        // 3. Update PWM
        __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, pulse_width);
 800104a:	4b08      	ldr	r3, [pc, #32]	@ (800106c <HAL_TIM_PeriodElapsedCallback+0xb0>)
 800104c:	681b      	ldr	r3, [r3, #0]
 800104e:	68ba      	ldr	r2, [r7, #8]
 8001050:	639a      	str	r2, [r3, #56]	@ 0x38
    }
}
 8001052:	bf00      	nop
 8001054:	3710      	adds	r7, #16
 8001056:	46bd      	mov	sp, r7
 8001058:	bd80      	pop	{r7, pc}
 800105a:	bf00      	nop
 800105c:	20000368 	.word	0x20000368
 8001060:	20000008 	.word	0x20000008
 8001064:	20000004 	.word	0x20000004
 8001068:	44ed8000 	.word	0x44ed8000
 800106c:	20000090 	.word	0x20000090

08001070 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001070:	b480      	push	{r7}
 8001072:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001074:	b672      	cpsid	i
}
 8001076:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001078:	bf00      	nop
 800107a:	e7fd      	b.n	8001078 <Error_Handler+0x8>

0800107c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800107c:	b580      	push	{r7, lr}
 800107e:	b082      	sub	sp, #8
 8001080:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001082:	2300      	movs	r3, #0
 8001084:	607b      	str	r3, [r7, #4]
 8001086:	4b10      	ldr	r3, [pc, #64]	@ (80010c8 <HAL_MspInit+0x4c>)
 8001088:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800108a:	4a0f      	ldr	r2, [pc, #60]	@ (80010c8 <HAL_MspInit+0x4c>)
 800108c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001090:	6453      	str	r3, [r2, #68]	@ 0x44
 8001092:	4b0d      	ldr	r3, [pc, #52]	@ (80010c8 <HAL_MspInit+0x4c>)
 8001094:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001096:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800109a:	607b      	str	r3, [r7, #4]
 800109c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800109e:	2300      	movs	r3, #0
 80010a0:	603b      	str	r3, [r7, #0]
 80010a2:	4b09      	ldr	r3, [pc, #36]	@ (80010c8 <HAL_MspInit+0x4c>)
 80010a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010a6:	4a08      	ldr	r2, [pc, #32]	@ (80010c8 <HAL_MspInit+0x4c>)
 80010a8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80010ac:	6413      	str	r3, [r2, #64]	@ 0x40
 80010ae:	4b06      	ldr	r3, [pc, #24]	@ (80010c8 <HAL_MspInit+0x4c>)
 80010b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010b2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80010b6:	603b      	str	r3, [r7, #0]
 80010b8:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80010ba:	2007      	movs	r0, #7
 80010bc:	f000 fbc0 	bl	8001840 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80010c0:	bf00      	nop
 80010c2:	3708      	adds	r7, #8
 80010c4:	46bd      	mov	sp, r7
 80010c6:	bd80      	pop	{r7, pc}
 80010c8:	40023800 	.word	0x40023800

080010cc <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 80010cc:	b580      	push	{r7, lr}
 80010ce:	b084      	sub	sp, #16
 80010d0:	af00      	add	r7, sp, #0
 80010d2:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM2)
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	681b      	ldr	r3, [r3, #0]
 80010d8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80010dc:	d116      	bne.n	800110c <HAL_TIM_PWM_MspInit+0x40>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80010de:	2300      	movs	r3, #0
 80010e0:	60fb      	str	r3, [r7, #12]
 80010e2:	4b16      	ldr	r3, [pc, #88]	@ (800113c <HAL_TIM_PWM_MspInit+0x70>)
 80010e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010e6:	4a15      	ldr	r2, [pc, #84]	@ (800113c <HAL_TIM_PWM_MspInit+0x70>)
 80010e8:	f043 0301 	orr.w	r3, r3, #1
 80010ec:	6413      	str	r3, [r2, #64]	@ 0x40
 80010ee:	4b13      	ldr	r3, [pc, #76]	@ (800113c <HAL_TIM_PWM_MspInit+0x70>)
 80010f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010f2:	f003 0301 	and.w	r3, r3, #1
 80010f6:	60fb      	str	r3, [r7, #12]
 80010f8:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80010fa:	2200      	movs	r2, #0
 80010fc:	2100      	movs	r1, #0
 80010fe:	201c      	movs	r0, #28
 8001100:	f000 fba9 	bl	8001856 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001104:	201c      	movs	r0, #28
 8001106:	f000 fbc2 	bl	800188e <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN TIM3_MspInit 1 */

    /* USER CODE END TIM3_MspInit 1 */
  }

}
 800110a:	e012      	b.n	8001132 <HAL_TIM_PWM_MspInit+0x66>
  else if(htim_pwm->Instance==TIM3)
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	681b      	ldr	r3, [r3, #0]
 8001110:	4a0b      	ldr	r2, [pc, #44]	@ (8001140 <HAL_TIM_PWM_MspInit+0x74>)
 8001112:	4293      	cmp	r3, r2
 8001114:	d10d      	bne.n	8001132 <HAL_TIM_PWM_MspInit+0x66>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001116:	2300      	movs	r3, #0
 8001118:	60bb      	str	r3, [r7, #8]
 800111a:	4b08      	ldr	r3, [pc, #32]	@ (800113c <HAL_TIM_PWM_MspInit+0x70>)
 800111c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800111e:	4a07      	ldr	r2, [pc, #28]	@ (800113c <HAL_TIM_PWM_MspInit+0x70>)
 8001120:	f043 0302 	orr.w	r3, r3, #2
 8001124:	6413      	str	r3, [r2, #64]	@ 0x40
 8001126:	4b05      	ldr	r3, [pc, #20]	@ (800113c <HAL_TIM_PWM_MspInit+0x70>)
 8001128:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800112a:	f003 0302 	and.w	r3, r3, #2
 800112e:	60bb      	str	r3, [r7, #8]
 8001130:	68bb      	ldr	r3, [r7, #8]
}
 8001132:	bf00      	nop
 8001134:	3710      	adds	r7, #16
 8001136:	46bd      	mov	sp, r7
 8001138:	bd80      	pop	{r7, pc}
 800113a:	bf00      	nop
 800113c:	40023800 	.word	0x40023800
 8001140:	40000400 	.word	0x40000400

08001144 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001144:	b580      	push	{r7, lr}
 8001146:	b08a      	sub	sp, #40	@ 0x28
 8001148:	af00      	add	r7, sp, #0
 800114a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800114c:	f107 0314 	add.w	r3, r7, #20
 8001150:	2200      	movs	r2, #0
 8001152:	601a      	str	r2, [r3, #0]
 8001154:	605a      	str	r2, [r3, #4]
 8001156:	609a      	str	r2, [r3, #8]
 8001158:	60da      	str	r2, [r3, #12]
 800115a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	681b      	ldr	r3, [r3, #0]
 8001160:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001164:	d11e      	bne.n	80011a4 <HAL_TIM_MspPostInit+0x60>
  {
    /* USER CODE BEGIN TIM2_MspPostInit 0 */

    /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001166:	2300      	movs	r3, #0
 8001168:	613b      	str	r3, [r7, #16]
 800116a:	4b22      	ldr	r3, [pc, #136]	@ (80011f4 <HAL_TIM_MspPostInit+0xb0>)
 800116c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800116e:	4a21      	ldr	r2, [pc, #132]	@ (80011f4 <HAL_TIM_MspPostInit+0xb0>)
 8001170:	f043 0301 	orr.w	r3, r3, #1
 8001174:	6313      	str	r3, [r2, #48]	@ 0x30
 8001176:	4b1f      	ldr	r3, [pc, #124]	@ (80011f4 <HAL_TIM_MspPostInit+0xb0>)
 8001178:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800117a:	f003 0301 	and.w	r3, r3, #1
 800117e:	613b      	str	r3, [r7, #16]
 8001180:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001182:	2302      	movs	r3, #2
 8001184:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001186:	2302      	movs	r3, #2
 8001188:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800118a:	2300      	movs	r3, #0
 800118c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800118e:	2300      	movs	r3, #0
 8001190:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001192:	2301      	movs	r3, #1
 8001194:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001196:	f107 0314 	add.w	r3, r7, #20
 800119a:	4619      	mov	r1, r3
 800119c:	4816      	ldr	r0, [pc, #88]	@ (80011f8 <HAL_TIM_MspPostInit+0xb4>)
 800119e:	f000 fb91 	bl	80018c4 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM3_MspPostInit 1 */

    /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 80011a2:	e022      	b.n	80011ea <HAL_TIM_MspPostInit+0xa6>
  else if(htim->Instance==TIM3)
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	681b      	ldr	r3, [r3, #0]
 80011a8:	4a14      	ldr	r2, [pc, #80]	@ (80011fc <HAL_TIM_MspPostInit+0xb8>)
 80011aa:	4293      	cmp	r3, r2
 80011ac:	d11d      	bne.n	80011ea <HAL_TIM_MspPostInit+0xa6>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80011ae:	2300      	movs	r3, #0
 80011b0:	60fb      	str	r3, [r7, #12]
 80011b2:	4b10      	ldr	r3, [pc, #64]	@ (80011f4 <HAL_TIM_MspPostInit+0xb0>)
 80011b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011b6:	4a0f      	ldr	r2, [pc, #60]	@ (80011f4 <HAL_TIM_MspPostInit+0xb0>)
 80011b8:	f043 0302 	orr.w	r3, r3, #2
 80011bc:	6313      	str	r3, [r2, #48]	@ 0x30
 80011be:	4b0d      	ldr	r3, [pc, #52]	@ (80011f4 <HAL_TIM_MspPostInit+0xb0>)
 80011c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011c2:	f003 0302 	and.w	r3, r3, #2
 80011c6:	60fb      	str	r3, [r7, #12]
 80011c8:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80011ca:	2301      	movs	r3, #1
 80011cc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011ce:	2302      	movs	r3, #2
 80011d0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011d2:	2300      	movs	r3, #0
 80011d4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011d6:	2300      	movs	r3, #0
 80011d8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80011da:	2302      	movs	r3, #2
 80011dc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011de:	f107 0314 	add.w	r3, r7, #20
 80011e2:	4619      	mov	r1, r3
 80011e4:	4806      	ldr	r0, [pc, #24]	@ (8001200 <HAL_TIM_MspPostInit+0xbc>)
 80011e6:	f000 fb6d 	bl	80018c4 <HAL_GPIO_Init>
}
 80011ea:	bf00      	nop
 80011ec:	3728      	adds	r7, #40	@ 0x28
 80011ee:	46bd      	mov	sp, r7
 80011f0:	bd80      	pop	{r7, pc}
 80011f2:	bf00      	nop
 80011f4:	40023800 	.word	0x40023800
 80011f8:	40020000 	.word	0x40020000
 80011fc:	40000400 	.word	0x40000400
 8001200:	40020400 	.word	0x40020400

08001204 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001204:	b580      	push	{r7, lr}
 8001206:	b08c      	sub	sp, #48	@ 0x30
 8001208:	af00      	add	r7, sp, #0
 800120a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800120c:	f107 031c 	add.w	r3, r7, #28
 8001210:	2200      	movs	r2, #0
 8001212:	601a      	str	r2, [r3, #0]
 8001214:	605a      	str	r2, [r3, #4]
 8001216:	609a      	str	r2, [r3, #8]
 8001218:	60da      	str	r2, [r3, #12]
 800121a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	681b      	ldr	r3, [r3, #0]
 8001220:	4a32      	ldr	r2, [pc, #200]	@ (80012ec <HAL_UART_MspInit+0xe8>)
 8001222:	4293      	cmp	r3, r2
 8001224:	d12d      	bne.n	8001282 <HAL_UART_MspInit+0x7e>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001226:	2300      	movs	r3, #0
 8001228:	61bb      	str	r3, [r7, #24]
 800122a:	4b31      	ldr	r3, [pc, #196]	@ (80012f0 <HAL_UART_MspInit+0xec>)
 800122c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800122e:	4a30      	ldr	r2, [pc, #192]	@ (80012f0 <HAL_UART_MspInit+0xec>)
 8001230:	f043 0310 	orr.w	r3, r3, #16
 8001234:	6453      	str	r3, [r2, #68]	@ 0x44
 8001236:	4b2e      	ldr	r3, [pc, #184]	@ (80012f0 <HAL_UART_MspInit+0xec>)
 8001238:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800123a:	f003 0310 	and.w	r3, r3, #16
 800123e:	61bb      	str	r3, [r7, #24]
 8001240:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001242:	2300      	movs	r3, #0
 8001244:	617b      	str	r3, [r7, #20]
 8001246:	4b2a      	ldr	r3, [pc, #168]	@ (80012f0 <HAL_UART_MspInit+0xec>)
 8001248:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800124a:	4a29      	ldr	r2, [pc, #164]	@ (80012f0 <HAL_UART_MspInit+0xec>)
 800124c:	f043 0301 	orr.w	r3, r3, #1
 8001250:	6313      	str	r3, [r2, #48]	@ 0x30
 8001252:	4b27      	ldr	r3, [pc, #156]	@ (80012f0 <HAL_UART_MspInit+0xec>)
 8001254:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001256:	f003 0301 	and.w	r3, r3, #1
 800125a:	617b      	str	r3, [r7, #20]
 800125c:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800125e:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8001262:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001264:	2302      	movs	r3, #2
 8001266:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001268:	2300      	movs	r3, #0
 800126a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800126c:	2303      	movs	r3, #3
 800126e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001270:	2307      	movs	r3, #7
 8001272:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001274:	f107 031c 	add.w	r3, r7, #28
 8001278:	4619      	mov	r1, r3
 800127a:	481e      	ldr	r0, [pc, #120]	@ (80012f4 <HAL_UART_MspInit+0xf0>)
 800127c:	f000 fb22 	bl	80018c4 <HAL_GPIO_Init>
    /* USER CODE BEGIN USART2_MspInit 1 */

    /* USER CODE END USART2_MspInit 1 */
  }

}
 8001280:	e030      	b.n	80012e4 <HAL_UART_MspInit+0xe0>
  else if(huart->Instance==USART2)
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	681b      	ldr	r3, [r3, #0]
 8001286:	4a1c      	ldr	r2, [pc, #112]	@ (80012f8 <HAL_UART_MspInit+0xf4>)
 8001288:	4293      	cmp	r3, r2
 800128a:	d12b      	bne.n	80012e4 <HAL_UART_MspInit+0xe0>
    __HAL_RCC_USART2_CLK_ENABLE();
 800128c:	2300      	movs	r3, #0
 800128e:	613b      	str	r3, [r7, #16]
 8001290:	4b17      	ldr	r3, [pc, #92]	@ (80012f0 <HAL_UART_MspInit+0xec>)
 8001292:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001294:	4a16      	ldr	r2, [pc, #88]	@ (80012f0 <HAL_UART_MspInit+0xec>)
 8001296:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800129a:	6413      	str	r3, [r2, #64]	@ 0x40
 800129c:	4b14      	ldr	r3, [pc, #80]	@ (80012f0 <HAL_UART_MspInit+0xec>)
 800129e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012a0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80012a4:	613b      	str	r3, [r7, #16]
 80012a6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80012a8:	2300      	movs	r3, #0
 80012aa:	60fb      	str	r3, [r7, #12]
 80012ac:	4b10      	ldr	r3, [pc, #64]	@ (80012f0 <HAL_UART_MspInit+0xec>)
 80012ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012b0:	4a0f      	ldr	r2, [pc, #60]	@ (80012f0 <HAL_UART_MspInit+0xec>)
 80012b2:	f043 0301 	orr.w	r3, r3, #1
 80012b6:	6313      	str	r3, [r2, #48]	@ 0x30
 80012b8:	4b0d      	ldr	r3, [pc, #52]	@ (80012f0 <HAL_UART_MspInit+0xec>)
 80012ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012bc:	f003 0301 	and.w	r3, r3, #1
 80012c0:	60fb      	str	r3, [r7, #12]
 80012c2:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80012c4:	230c      	movs	r3, #12
 80012c6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012c8:	2302      	movs	r3, #2
 80012ca:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012cc:	2300      	movs	r3, #0
 80012ce:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012d0:	2303      	movs	r3, #3
 80012d2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80012d4:	2307      	movs	r3, #7
 80012d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012d8:	f107 031c 	add.w	r3, r7, #28
 80012dc:	4619      	mov	r1, r3
 80012de:	4805      	ldr	r0, [pc, #20]	@ (80012f4 <HAL_UART_MspInit+0xf0>)
 80012e0:	f000 faf0 	bl	80018c4 <HAL_GPIO_Init>
}
 80012e4:	bf00      	nop
 80012e6:	3730      	adds	r7, #48	@ 0x30
 80012e8:	46bd      	mov	sp, r7
 80012ea:	bd80      	pop	{r7, pc}
 80012ec:	40011000 	.word	0x40011000
 80012f0:	40023800 	.word	0x40023800
 80012f4:	40020000 	.word	0x40020000
 80012f8:	40004400 	.word	0x40004400

080012fc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80012fc:	b480      	push	{r7}
 80012fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001300:	bf00      	nop
 8001302:	e7fd      	b.n	8001300 <NMI_Handler+0x4>

08001304 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001304:	b480      	push	{r7}
 8001306:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001308:	bf00      	nop
 800130a:	e7fd      	b.n	8001308 <HardFault_Handler+0x4>

0800130c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800130c:	b480      	push	{r7}
 800130e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001310:	bf00      	nop
 8001312:	e7fd      	b.n	8001310 <MemManage_Handler+0x4>

08001314 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001314:	b480      	push	{r7}
 8001316:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001318:	bf00      	nop
 800131a:	e7fd      	b.n	8001318 <BusFault_Handler+0x4>

0800131c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800131c:	b480      	push	{r7}
 800131e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001320:	bf00      	nop
 8001322:	e7fd      	b.n	8001320 <UsageFault_Handler+0x4>

08001324 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001324:	b480      	push	{r7}
 8001326:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001328:	bf00      	nop
 800132a:	46bd      	mov	sp, r7
 800132c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001330:	4770      	bx	lr

08001332 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001332:	b480      	push	{r7}
 8001334:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001336:	bf00      	nop
 8001338:	46bd      	mov	sp, r7
 800133a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800133e:	4770      	bx	lr

08001340 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001340:	b480      	push	{r7}
 8001342:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001344:	bf00      	nop
 8001346:	46bd      	mov	sp, r7
 8001348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800134c:	4770      	bx	lr

0800134e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800134e:	b580      	push	{r7, lr}
 8001350:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001352:	f000 f961 	bl	8001618 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001356:	bf00      	nop
 8001358:	bd80      	pop	{r7, pc}
	...

0800135c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800135c:	b580      	push	{r7, lr}
 800135e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001360:	4802      	ldr	r0, [pc, #8]	@ (800136c <TIM2_IRQHandler+0x10>)
 8001362:	f001 fa5f 	bl	8002824 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001366:	bf00      	nop
 8001368:	bd80      	pop	{r7, pc}
 800136a:	bf00      	nop
 800136c:	20000090 	.word	0x20000090

08001370 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001370:	b480      	push	{r7}
 8001372:	af00      	add	r7, sp, #0
  return 1;
 8001374:	2301      	movs	r3, #1
}
 8001376:	4618      	mov	r0, r3
 8001378:	46bd      	mov	sp, r7
 800137a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800137e:	4770      	bx	lr

08001380 <_kill>:

int _kill(int pid, int sig)
{
 8001380:	b580      	push	{r7, lr}
 8001382:	b082      	sub	sp, #8
 8001384:	af00      	add	r7, sp, #0
 8001386:	6078      	str	r0, [r7, #4]
 8001388:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800138a:	f002 fccd 	bl	8003d28 <__errno>
 800138e:	4603      	mov	r3, r0
 8001390:	2216      	movs	r2, #22
 8001392:	601a      	str	r2, [r3, #0]
  return -1;
 8001394:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001398:	4618      	mov	r0, r3
 800139a:	3708      	adds	r7, #8
 800139c:	46bd      	mov	sp, r7
 800139e:	bd80      	pop	{r7, pc}

080013a0 <_exit>:

void _exit (int status)
{
 80013a0:	b580      	push	{r7, lr}
 80013a2:	b082      	sub	sp, #8
 80013a4:	af00      	add	r7, sp, #0
 80013a6:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80013a8:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80013ac:	6878      	ldr	r0, [r7, #4]
 80013ae:	f7ff ffe7 	bl	8001380 <_kill>
  while (1) {}    /* Make sure we hang here */
 80013b2:	bf00      	nop
 80013b4:	e7fd      	b.n	80013b2 <_exit+0x12>

080013b6 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80013b6:	b580      	push	{r7, lr}
 80013b8:	b086      	sub	sp, #24
 80013ba:	af00      	add	r7, sp, #0
 80013bc:	60f8      	str	r0, [r7, #12]
 80013be:	60b9      	str	r1, [r7, #8]
 80013c0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80013c2:	2300      	movs	r3, #0
 80013c4:	617b      	str	r3, [r7, #20]
 80013c6:	e00a      	b.n	80013de <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80013c8:	f3af 8000 	nop.w
 80013cc:	4601      	mov	r1, r0
 80013ce:	68bb      	ldr	r3, [r7, #8]
 80013d0:	1c5a      	adds	r2, r3, #1
 80013d2:	60ba      	str	r2, [r7, #8]
 80013d4:	b2ca      	uxtb	r2, r1
 80013d6:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80013d8:	697b      	ldr	r3, [r7, #20]
 80013da:	3301      	adds	r3, #1
 80013dc:	617b      	str	r3, [r7, #20]
 80013de:	697a      	ldr	r2, [r7, #20]
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	429a      	cmp	r2, r3
 80013e4:	dbf0      	blt.n	80013c8 <_read+0x12>
  }

  return len;
 80013e6:	687b      	ldr	r3, [r7, #4]
}
 80013e8:	4618      	mov	r0, r3
 80013ea:	3718      	adds	r7, #24
 80013ec:	46bd      	mov	sp, r7
 80013ee:	bd80      	pop	{r7, pc}

080013f0 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80013f0:	b580      	push	{r7, lr}
 80013f2:	b086      	sub	sp, #24
 80013f4:	af00      	add	r7, sp, #0
 80013f6:	60f8      	str	r0, [r7, #12]
 80013f8:	60b9      	str	r1, [r7, #8]
 80013fa:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80013fc:	2300      	movs	r3, #0
 80013fe:	617b      	str	r3, [r7, #20]
 8001400:	e009      	b.n	8001416 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001402:	68bb      	ldr	r3, [r7, #8]
 8001404:	1c5a      	adds	r2, r3, #1
 8001406:	60ba      	str	r2, [r7, #8]
 8001408:	781b      	ldrb	r3, [r3, #0]
 800140a:	4618      	mov	r0, r3
 800140c:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001410:	697b      	ldr	r3, [r7, #20]
 8001412:	3301      	adds	r3, #1
 8001414:	617b      	str	r3, [r7, #20]
 8001416:	697a      	ldr	r2, [r7, #20]
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	429a      	cmp	r2, r3
 800141c:	dbf1      	blt.n	8001402 <_write+0x12>
  }
  return len;
 800141e:	687b      	ldr	r3, [r7, #4]
}
 8001420:	4618      	mov	r0, r3
 8001422:	3718      	adds	r7, #24
 8001424:	46bd      	mov	sp, r7
 8001426:	bd80      	pop	{r7, pc}

08001428 <_close>:

int _close(int file)
{
 8001428:	b480      	push	{r7}
 800142a:	b083      	sub	sp, #12
 800142c:	af00      	add	r7, sp, #0
 800142e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001430:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001434:	4618      	mov	r0, r3
 8001436:	370c      	adds	r7, #12
 8001438:	46bd      	mov	sp, r7
 800143a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800143e:	4770      	bx	lr

08001440 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001440:	b480      	push	{r7}
 8001442:	b083      	sub	sp, #12
 8001444:	af00      	add	r7, sp, #0
 8001446:	6078      	str	r0, [r7, #4]
 8001448:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800144a:	683b      	ldr	r3, [r7, #0]
 800144c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001450:	605a      	str	r2, [r3, #4]
  return 0;
 8001452:	2300      	movs	r3, #0
}
 8001454:	4618      	mov	r0, r3
 8001456:	370c      	adds	r7, #12
 8001458:	46bd      	mov	sp, r7
 800145a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800145e:	4770      	bx	lr

08001460 <_isatty>:

int _isatty(int file)
{
 8001460:	b480      	push	{r7}
 8001462:	b083      	sub	sp, #12
 8001464:	af00      	add	r7, sp, #0
 8001466:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001468:	2301      	movs	r3, #1
}
 800146a:	4618      	mov	r0, r3
 800146c:	370c      	adds	r7, #12
 800146e:	46bd      	mov	sp, r7
 8001470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001474:	4770      	bx	lr

08001476 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001476:	b480      	push	{r7}
 8001478:	b085      	sub	sp, #20
 800147a:	af00      	add	r7, sp, #0
 800147c:	60f8      	str	r0, [r7, #12]
 800147e:	60b9      	str	r1, [r7, #8]
 8001480:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001482:	2300      	movs	r3, #0
}
 8001484:	4618      	mov	r0, r3
 8001486:	3714      	adds	r7, #20
 8001488:	46bd      	mov	sp, r7
 800148a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800148e:	4770      	bx	lr

08001490 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001490:	b580      	push	{r7, lr}
 8001492:	b086      	sub	sp, #24
 8001494:	af00      	add	r7, sp, #0
 8001496:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001498:	4a14      	ldr	r2, [pc, #80]	@ (80014ec <_sbrk+0x5c>)
 800149a:	4b15      	ldr	r3, [pc, #84]	@ (80014f0 <_sbrk+0x60>)
 800149c:	1ad3      	subs	r3, r2, r3
 800149e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80014a0:	697b      	ldr	r3, [r7, #20]
 80014a2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80014a4:	4b13      	ldr	r3, [pc, #76]	@ (80014f4 <_sbrk+0x64>)
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	2b00      	cmp	r3, #0
 80014aa:	d102      	bne.n	80014b2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80014ac:	4b11      	ldr	r3, [pc, #68]	@ (80014f4 <_sbrk+0x64>)
 80014ae:	4a12      	ldr	r2, [pc, #72]	@ (80014f8 <_sbrk+0x68>)
 80014b0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80014b2:	4b10      	ldr	r3, [pc, #64]	@ (80014f4 <_sbrk+0x64>)
 80014b4:	681a      	ldr	r2, [r3, #0]
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	4413      	add	r3, r2
 80014ba:	693a      	ldr	r2, [r7, #16]
 80014bc:	429a      	cmp	r2, r3
 80014be:	d207      	bcs.n	80014d0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80014c0:	f002 fc32 	bl	8003d28 <__errno>
 80014c4:	4603      	mov	r3, r0
 80014c6:	220c      	movs	r2, #12
 80014c8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80014ca:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80014ce:	e009      	b.n	80014e4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80014d0:	4b08      	ldr	r3, [pc, #32]	@ (80014f4 <_sbrk+0x64>)
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80014d6:	4b07      	ldr	r3, [pc, #28]	@ (80014f4 <_sbrk+0x64>)
 80014d8:	681a      	ldr	r2, [r3, #0]
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	4413      	add	r3, r2
 80014de:	4a05      	ldr	r2, [pc, #20]	@ (80014f4 <_sbrk+0x64>)
 80014e0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80014e2:	68fb      	ldr	r3, [r7, #12]
}
 80014e4:	4618      	mov	r0, r3
 80014e6:	3718      	adds	r7, #24
 80014e8:	46bd      	mov	sp, r7
 80014ea:	bd80      	pop	{r7, pc}
 80014ec:	20020000 	.word	0x20020000
 80014f0:	00000400 	.word	0x00000400
 80014f4:	2000036c 	.word	0x2000036c
 80014f8:	200004c0 	.word	0x200004c0

080014fc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80014fc:	b480      	push	{r7}
 80014fe:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001500:	4b06      	ldr	r3, [pc, #24]	@ (800151c <SystemInit+0x20>)
 8001502:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001506:	4a05      	ldr	r2, [pc, #20]	@ (800151c <SystemInit+0x20>)
 8001508:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800150c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001510:	bf00      	nop
 8001512:	46bd      	mov	sp, r7
 8001514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001518:	4770      	bx	lr
 800151a:	bf00      	nop
 800151c:	e000ed00 	.word	0xe000ed00

08001520 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001520:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001558 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001524:	f7ff ffea 	bl	80014fc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001528:	480c      	ldr	r0, [pc, #48]	@ (800155c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800152a:	490d      	ldr	r1, [pc, #52]	@ (8001560 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800152c:	4a0d      	ldr	r2, [pc, #52]	@ (8001564 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800152e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001530:	e002      	b.n	8001538 <LoopCopyDataInit>

08001532 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001532:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001534:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001536:	3304      	adds	r3, #4

08001538 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001538:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800153a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800153c:	d3f9      	bcc.n	8001532 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800153e:	4a0a      	ldr	r2, [pc, #40]	@ (8001568 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001540:	4c0a      	ldr	r4, [pc, #40]	@ (800156c <LoopFillZerobss+0x22>)
  movs r3, #0
 8001542:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001544:	e001      	b.n	800154a <LoopFillZerobss>

08001546 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001546:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001548:	3204      	adds	r2, #4

0800154a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800154a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800154c:	d3fb      	bcc.n	8001546 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800154e:	f002 fbf1 	bl	8003d34 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001552:	f7ff f833 	bl	80005bc <main>
  bx  lr    
 8001556:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001558:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800155c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001560:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 8001564:	08004ecc 	.word	0x08004ecc
  ldr r2, =_sbss
 8001568:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 800156c:	200004c0 	.word	0x200004c0

08001570 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001570:	e7fe      	b.n	8001570 <ADC_IRQHandler>
	...

08001574 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001574:	b580      	push	{r7, lr}
 8001576:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001578:	4b0e      	ldr	r3, [pc, #56]	@ (80015b4 <HAL_Init+0x40>)
 800157a:	681b      	ldr	r3, [r3, #0]
 800157c:	4a0d      	ldr	r2, [pc, #52]	@ (80015b4 <HAL_Init+0x40>)
 800157e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001582:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001584:	4b0b      	ldr	r3, [pc, #44]	@ (80015b4 <HAL_Init+0x40>)
 8001586:	681b      	ldr	r3, [r3, #0]
 8001588:	4a0a      	ldr	r2, [pc, #40]	@ (80015b4 <HAL_Init+0x40>)
 800158a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800158e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001590:	4b08      	ldr	r3, [pc, #32]	@ (80015b4 <HAL_Init+0x40>)
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	4a07      	ldr	r2, [pc, #28]	@ (80015b4 <HAL_Init+0x40>)
 8001596:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800159a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800159c:	2003      	movs	r0, #3
 800159e:	f000 f94f 	bl	8001840 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80015a2:	2000      	movs	r0, #0
 80015a4:	f000 f808 	bl	80015b8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80015a8:	f7ff fd68 	bl	800107c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80015ac:	2300      	movs	r3, #0
}
 80015ae:	4618      	mov	r0, r3
 80015b0:	bd80      	pop	{r7, pc}
 80015b2:	bf00      	nop
 80015b4:	40023c00 	.word	0x40023c00

080015b8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80015b8:	b580      	push	{r7, lr}
 80015ba:	b082      	sub	sp, #8
 80015bc:	af00      	add	r7, sp, #0
 80015be:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80015c0:	4b12      	ldr	r3, [pc, #72]	@ (800160c <HAL_InitTick+0x54>)
 80015c2:	681a      	ldr	r2, [r3, #0]
 80015c4:	4b12      	ldr	r3, [pc, #72]	@ (8001610 <HAL_InitTick+0x58>)
 80015c6:	781b      	ldrb	r3, [r3, #0]
 80015c8:	4619      	mov	r1, r3
 80015ca:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80015ce:	fbb3 f3f1 	udiv	r3, r3, r1
 80015d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80015d6:	4618      	mov	r0, r3
 80015d8:	f000 f967 	bl	80018aa <HAL_SYSTICK_Config>
 80015dc:	4603      	mov	r3, r0
 80015de:	2b00      	cmp	r3, #0
 80015e0:	d001      	beq.n	80015e6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80015e2:	2301      	movs	r3, #1
 80015e4:	e00e      	b.n	8001604 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	2b0f      	cmp	r3, #15
 80015ea:	d80a      	bhi.n	8001602 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80015ec:	2200      	movs	r2, #0
 80015ee:	6879      	ldr	r1, [r7, #4]
 80015f0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80015f4:	f000 f92f 	bl	8001856 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80015f8:	4a06      	ldr	r2, [pc, #24]	@ (8001614 <HAL_InitTick+0x5c>)
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80015fe:	2300      	movs	r3, #0
 8001600:	e000      	b.n	8001604 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001602:	2301      	movs	r3, #1
}
 8001604:	4618      	mov	r0, r3
 8001606:	3708      	adds	r7, #8
 8001608:	46bd      	mov	sp, r7
 800160a:	bd80      	pop	{r7, pc}
 800160c:	2000000c 	.word	0x2000000c
 8001610:	20000014 	.word	0x20000014
 8001614:	20000010 	.word	0x20000010

08001618 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001618:	b480      	push	{r7}
 800161a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800161c:	4b06      	ldr	r3, [pc, #24]	@ (8001638 <HAL_IncTick+0x20>)
 800161e:	781b      	ldrb	r3, [r3, #0]
 8001620:	461a      	mov	r2, r3
 8001622:	4b06      	ldr	r3, [pc, #24]	@ (800163c <HAL_IncTick+0x24>)
 8001624:	681b      	ldr	r3, [r3, #0]
 8001626:	4413      	add	r3, r2
 8001628:	4a04      	ldr	r2, [pc, #16]	@ (800163c <HAL_IncTick+0x24>)
 800162a:	6013      	str	r3, [r2, #0]
}
 800162c:	bf00      	nop
 800162e:	46bd      	mov	sp, r7
 8001630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001634:	4770      	bx	lr
 8001636:	bf00      	nop
 8001638:	20000014 	.word	0x20000014
 800163c:	20000370 	.word	0x20000370

08001640 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001640:	b480      	push	{r7}
 8001642:	af00      	add	r7, sp, #0
  return uwTick;
 8001644:	4b03      	ldr	r3, [pc, #12]	@ (8001654 <HAL_GetTick+0x14>)
 8001646:	681b      	ldr	r3, [r3, #0]
}
 8001648:	4618      	mov	r0, r3
 800164a:	46bd      	mov	sp, r7
 800164c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001650:	4770      	bx	lr
 8001652:	bf00      	nop
 8001654:	20000370 	.word	0x20000370

08001658 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001658:	b580      	push	{r7, lr}
 800165a:	b084      	sub	sp, #16
 800165c:	af00      	add	r7, sp, #0
 800165e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001660:	f7ff ffee 	bl	8001640 <HAL_GetTick>
 8001664:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800166a:	68fb      	ldr	r3, [r7, #12]
 800166c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001670:	d005      	beq.n	800167e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001672:	4b0a      	ldr	r3, [pc, #40]	@ (800169c <HAL_Delay+0x44>)
 8001674:	781b      	ldrb	r3, [r3, #0]
 8001676:	461a      	mov	r2, r3
 8001678:	68fb      	ldr	r3, [r7, #12]
 800167a:	4413      	add	r3, r2
 800167c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800167e:	bf00      	nop
 8001680:	f7ff ffde 	bl	8001640 <HAL_GetTick>
 8001684:	4602      	mov	r2, r0
 8001686:	68bb      	ldr	r3, [r7, #8]
 8001688:	1ad3      	subs	r3, r2, r3
 800168a:	68fa      	ldr	r2, [r7, #12]
 800168c:	429a      	cmp	r2, r3
 800168e:	d8f7      	bhi.n	8001680 <HAL_Delay+0x28>
  {
  }
}
 8001690:	bf00      	nop
 8001692:	bf00      	nop
 8001694:	3710      	adds	r7, #16
 8001696:	46bd      	mov	sp, r7
 8001698:	bd80      	pop	{r7, pc}
 800169a:	bf00      	nop
 800169c:	20000014 	.word	0x20000014

080016a0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80016a0:	b480      	push	{r7}
 80016a2:	b085      	sub	sp, #20
 80016a4:	af00      	add	r7, sp, #0
 80016a6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	f003 0307 	and.w	r3, r3, #7
 80016ae:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80016b0:	4b0c      	ldr	r3, [pc, #48]	@ (80016e4 <__NVIC_SetPriorityGrouping+0x44>)
 80016b2:	68db      	ldr	r3, [r3, #12]
 80016b4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80016b6:	68ba      	ldr	r2, [r7, #8]
 80016b8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80016bc:	4013      	ands	r3, r2
 80016be:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80016c0:	68fb      	ldr	r3, [r7, #12]
 80016c2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80016c4:	68bb      	ldr	r3, [r7, #8]
 80016c6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80016c8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80016cc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80016d0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80016d2:	4a04      	ldr	r2, [pc, #16]	@ (80016e4 <__NVIC_SetPriorityGrouping+0x44>)
 80016d4:	68bb      	ldr	r3, [r7, #8]
 80016d6:	60d3      	str	r3, [r2, #12]
}
 80016d8:	bf00      	nop
 80016da:	3714      	adds	r7, #20
 80016dc:	46bd      	mov	sp, r7
 80016de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e2:	4770      	bx	lr
 80016e4:	e000ed00 	.word	0xe000ed00

080016e8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80016e8:	b480      	push	{r7}
 80016ea:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80016ec:	4b04      	ldr	r3, [pc, #16]	@ (8001700 <__NVIC_GetPriorityGrouping+0x18>)
 80016ee:	68db      	ldr	r3, [r3, #12]
 80016f0:	0a1b      	lsrs	r3, r3, #8
 80016f2:	f003 0307 	and.w	r3, r3, #7
}
 80016f6:	4618      	mov	r0, r3
 80016f8:	46bd      	mov	sp, r7
 80016fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016fe:	4770      	bx	lr
 8001700:	e000ed00 	.word	0xe000ed00

08001704 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001704:	b480      	push	{r7}
 8001706:	b083      	sub	sp, #12
 8001708:	af00      	add	r7, sp, #0
 800170a:	4603      	mov	r3, r0
 800170c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800170e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001712:	2b00      	cmp	r3, #0
 8001714:	db0b      	blt.n	800172e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001716:	79fb      	ldrb	r3, [r7, #7]
 8001718:	f003 021f 	and.w	r2, r3, #31
 800171c:	4907      	ldr	r1, [pc, #28]	@ (800173c <__NVIC_EnableIRQ+0x38>)
 800171e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001722:	095b      	lsrs	r3, r3, #5
 8001724:	2001      	movs	r0, #1
 8001726:	fa00 f202 	lsl.w	r2, r0, r2
 800172a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800172e:	bf00      	nop
 8001730:	370c      	adds	r7, #12
 8001732:	46bd      	mov	sp, r7
 8001734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001738:	4770      	bx	lr
 800173a:	bf00      	nop
 800173c:	e000e100 	.word	0xe000e100

08001740 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001740:	b480      	push	{r7}
 8001742:	b083      	sub	sp, #12
 8001744:	af00      	add	r7, sp, #0
 8001746:	4603      	mov	r3, r0
 8001748:	6039      	str	r1, [r7, #0]
 800174a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800174c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001750:	2b00      	cmp	r3, #0
 8001752:	db0a      	blt.n	800176a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001754:	683b      	ldr	r3, [r7, #0]
 8001756:	b2da      	uxtb	r2, r3
 8001758:	490c      	ldr	r1, [pc, #48]	@ (800178c <__NVIC_SetPriority+0x4c>)
 800175a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800175e:	0112      	lsls	r2, r2, #4
 8001760:	b2d2      	uxtb	r2, r2
 8001762:	440b      	add	r3, r1
 8001764:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001768:	e00a      	b.n	8001780 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800176a:	683b      	ldr	r3, [r7, #0]
 800176c:	b2da      	uxtb	r2, r3
 800176e:	4908      	ldr	r1, [pc, #32]	@ (8001790 <__NVIC_SetPriority+0x50>)
 8001770:	79fb      	ldrb	r3, [r7, #7]
 8001772:	f003 030f 	and.w	r3, r3, #15
 8001776:	3b04      	subs	r3, #4
 8001778:	0112      	lsls	r2, r2, #4
 800177a:	b2d2      	uxtb	r2, r2
 800177c:	440b      	add	r3, r1
 800177e:	761a      	strb	r2, [r3, #24]
}
 8001780:	bf00      	nop
 8001782:	370c      	adds	r7, #12
 8001784:	46bd      	mov	sp, r7
 8001786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800178a:	4770      	bx	lr
 800178c:	e000e100 	.word	0xe000e100
 8001790:	e000ed00 	.word	0xe000ed00

08001794 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001794:	b480      	push	{r7}
 8001796:	b089      	sub	sp, #36	@ 0x24
 8001798:	af00      	add	r7, sp, #0
 800179a:	60f8      	str	r0, [r7, #12]
 800179c:	60b9      	str	r1, [r7, #8]
 800179e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80017a0:	68fb      	ldr	r3, [r7, #12]
 80017a2:	f003 0307 	and.w	r3, r3, #7
 80017a6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80017a8:	69fb      	ldr	r3, [r7, #28]
 80017aa:	f1c3 0307 	rsb	r3, r3, #7
 80017ae:	2b04      	cmp	r3, #4
 80017b0:	bf28      	it	cs
 80017b2:	2304      	movcs	r3, #4
 80017b4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80017b6:	69fb      	ldr	r3, [r7, #28]
 80017b8:	3304      	adds	r3, #4
 80017ba:	2b06      	cmp	r3, #6
 80017bc:	d902      	bls.n	80017c4 <NVIC_EncodePriority+0x30>
 80017be:	69fb      	ldr	r3, [r7, #28]
 80017c0:	3b03      	subs	r3, #3
 80017c2:	e000      	b.n	80017c6 <NVIC_EncodePriority+0x32>
 80017c4:	2300      	movs	r3, #0
 80017c6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80017c8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80017cc:	69bb      	ldr	r3, [r7, #24]
 80017ce:	fa02 f303 	lsl.w	r3, r2, r3
 80017d2:	43da      	mvns	r2, r3
 80017d4:	68bb      	ldr	r3, [r7, #8]
 80017d6:	401a      	ands	r2, r3
 80017d8:	697b      	ldr	r3, [r7, #20]
 80017da:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80017dc:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80017e0:	697b      	ldr	r3, [r7, #20]
 80017e2:	fa01 f303 	lsl.w	r3, r1, r3
 80017e6:	43d9      	mvns	r1, r3
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80017ec:	4313      	orrs	r3, r2
         );
}
 80017ee:	4618      	mov	r0, r3
 80017f0:	3724      	adds	r7, #36	@ 0x24
 80017f2:	46bd      	mov	sp, r7
 80017f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017f8:	4770      	bx	lr
	...

080017fc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80017fc:	b580      	push	{r7, lr}
 80017fe:	b082      	sub	sp, #8
 8001800:	af00      	add	r7, sp, #0
 8001802:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	3b01      	subs	r3, #1
 8001808:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800180c:	d301      	bcc.n	8001812 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800180e:	2301      	movs	r3, #1
 8001810:	e00f      	b.n	8001832 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001812:	4a0a      	ldr	r2, [pc, #40]	@ (800183c <SysTick_Config+0x40>)
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	3b01      	subs	r3, #1
 8001818:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800181a:	210f      	movs	r1, #15
 800181c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001820:	f7ff ff8e 	bl	8001740 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001824:	4b05      	ldr	r3, [pc, #20]	@ (800183c <SysTick_Config+0x40>)
 8001826:	2200      	movs	r2, #0
 8001828:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800182a:	4b04      	ldr	r3, [pc, #16]	@ (800183c <SysTick_Config+0x40>)
 800182c:	2207      	movs	r2, #7
 800182e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001830:	2300      	movs	r3, #0
}
 8001832:	4618      	mov	r0, r3
 8001834:	3708      	adds	r7, #8
 8001836:	46bd      	mov	sp, r7
 8001838:	bd80      	pop	{r7, pc}
 800183a:	bf00      	nop
 800183c:	e000e010 	.word	0xe000e010

08001840 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001840:	b580      	push	{r7, lr}
 8001842:	b082      	sub	sp, #8
 8001844:	af00      	add	r7, sp, #0
 8001846:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001848:	6878      	ldr	r0, [r7, #4]
 800184a:	f7ff ff29 	bl	80016a0 <__NVIC_SetPriorityGrouping>
}
 800184e:	bf00      	nop
 8001850:	3708      	adds	r7, #8
 8001852:	46bd      	mov	sp, r7
 8001854:	bd80      	pop	{r7, pc}

08001856 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001856:	b580      	push	{r7, lr}
 8001858:	b086      	sub	sp, #24
 800185a:	af00      	add	r7, sp, #0
 800185c:	4603      	mov	r3, r0
 800185e:	60b9      	str	r1, [r7, #8]
 8001860:	607a      	str	r2, [r7, #4]
 8001862:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001864:	2300      	movs	r3, #0
 8001866:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001868:	f7ff ff3e 	bl	80016e8 <__NVIC_GetPriorityGrouping>
 800186c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800186e:	687a      	ldr	r2, [r7, #4]
 8001870:	68b9      	ldr	r1, [r7, #8]
 8001872:	6978      	ldr	r0, [r7, #20]
 8001874:	f7ff ff8e 	bl	8001794 <NVIC_EncodePriority>
 8001878:	4602      	mov	r2, r0
 800187a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800187e:	4611      	mov	r1, r2
 8001880:	4618      	mov	r0, r3
 8001882:	f7ff ff5d 	bl	8001740 <__NVIC_SetPriority>
}
 8001886:	bf00      	nop
 8001888:	3718      	adds	r7, #24
 800188a:	46bd      	mov	sp, r7
 800188c:	bd80      	pop	{r7, pc}

0800188e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800188e:	b580      	push	{r7, lr}
 8001890:	b082      	sub	sp, #8
 8001892:	af00      	add	r7, sp, #0
 8001894:	4603      	mov	r3, r0
 8001896:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001898:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800189c:	4618      	mov	r0, r3
 800189e:	f7ff ff31 	bl	8001704 <__NVIC_EnableIRQ>
}
 80018a2:	bf00      	nop
 80018a4:	3708      	adds	r7, #8
 80018a6:	46bd      	mov	sp, r7
 80018a8:	bd80      	pop	{r7, pc}

080018aa <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80018aa:	b580      	push	{r7, lr}
 80018ac:	b082      	sub	sp, #8
 80018ae:	af00      	add	r7, sp, #0
 80018b0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80018b2:	6878      	ldr	r0, [r7, #4]
 80018b4:	f7ff ffa2 	bl	80017fc <SysTick_Config>
 80018b8:	4603      	mov	r3, r0
}
 80018ba:	4618      	mov	r0, r3
 80018bc:	3708      	adds	r7, #8
 80018be:	46bd      	mov	sp, r7
 80018c0:	bd80      	pop	{r7, pc}
	...

080018c4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80018c4:	b480      	push	{r7}
 80018c6:	b089      	sub	sp, #36	@ 0x24
 80018c8:	af00      	add	r7, sp, #0
 80018ca:	6078      	str	r0, [r7, #4]
 80018cc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80018ce:	2300      	movs	r3, #0
 80018d0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80018d2:	2300      	movs	r3, #0
 80018d4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80018d6:	2300      	movs	r3, #0
 80018d8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80018da:	2300      	movs	r3, #0
 80018dc:	61fb      	str	r3, [r7, #28]
 80018de:	e159      	b.n	8001b94 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80018e0:	2201      	movs	r2, #1
 80018e2:	69fb      	ldr	r3, [r7, #28]
 80018e4:	fa02 f303 	lsl.w	r3, r2, r3
 80018e8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80018ea:	683b      	ldr	r3, [r7, #0]
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	697a      	ldr	r2, [r7, #20]
 80018f0:	4013      	ands	r3, r2
 80018f2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80018f4:	693a      	ldr	r2, [r7, #16]
 80018f6:	697b      	ldr	r3, [r7, #20]
 80018f8:	429a      	cmp	r2, r3
 80018fa:	f040 8148 	bne.w	8001b8e <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80018fe:	683b      	ldr	r3, [r7, #0]
 8001900:	685b      	ldr	r3, [r3, #4]
 8001902:	f003 0303 	and.w	r3, r3, #3
 8001906:	2b01      	cmp	r3, #1
 8001908:	d005      	beq.n	8001916 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800190a:	683b      	ldr	r3, [r7, #0]
 800190c:	685b      	ldr	r3, [r3, #4]
 800190e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001912:	2b02      	cmp	r3, #2
 8001914:	d130      	bne.n	8001978 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	689b      	ldr	r3, [r3, #8]
 800191a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800191c:	69fb      	ldr	r3, [r7, #28]
 800191e:	005b      	lsls	r3, r3, #1
 8001920:	2203      	movs	r2, #3
 8001922:	fa02 f303 	lsl.w	r3, r2, r3
 8001926:	43db      	mvns	r3, r3
 8001928:	69ba      	ldr	r2, [r7, #24]
 800192a:	4013      	ands	r3, r2
 800192c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800192e:	683b      	ldr	r3, [r7, #0]
 8001930:	68da      	ldr	r2, [r3, #12]
 8001932:	69fb      	ldr	r3, [r7, #28]
 8001934:	005b      	lsls	r3, r3, #1
 8001936:	fa02 f303 	lsl.w	r3, r2, r3
 800193a:	69ba      	ldr	r2, [r7, #24]
 800193c:	4313      	orrs	r3, r2
 800193e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	69ba      	ldr	r2, [r7, #24]
 8001944:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	685b      	ldr	r3, [r3, #4]
 800194a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800194c:	2201      	movs	r2, #1
 800194e:	69fb      	ldr	r3, [r7, #28]
 8001950:	fa02 f303 	lsl.w	r3, r2, r3
 8001954:	43db      	mvns	r3, r3
 8001956:	69ba      	ldr	r2, [r7, #24]
 8001958:	4013      	ands	r3, r2
 800195a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800195c:	683b      	ldr	r3, [r7, #0]
 800195e:	685b      	ldr	r3, [r3, #4]
 8001960:	091b      	lsrs	r3, r3, #4
 8001962:	f003 0201 	and.w	r2, r3, #1
 8001966:	69fb      	ldr	r3, [r7, #28]
 8001968:	fa02 f303 	lsl.w	r3, r2, r3
 800196c:	69ba      	ldr	r2, [r7, #24]
 800196e:	4313      	orrs	r3, r2
 8001970:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	69ba      	ldr	r2, [r7, #24]
 8001976:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001978:	683b      	ldr	r3, [r7, #0]
 800197a:	685b      	ldr	r3, [r3, #4]
 800197c:	f003 0303 	and.w	r3, r3, #3
 8001980:	2b03      	cmp	r3, #3
 8001982:	d017      	beq.n	80019b4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	68db      	ldr	r3, [r3, #12]
 8001988:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800198a:	69fb      	ldr	r3, [r7, #28]
 800198c:	005b      	lsls	r3, r3, #1
 800198e:	2203      	movs	r2, #3
 8001990:	fa02 f303 	lsl.w	r3, r2, r3
 8001994:	43db      	mvns	r3, r3
 8001996:	69ba      	ldr	r2, [r7, #24]
 8001998:	4013      	ands	r3, r2
 800199a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800199c:	683b      	ldr	r3, [r7, #0]
 800199e:	689a      	ldr	r2, [r3, #8]
 80019a0:	69fb      	ldr	r3, [r7, #28]
 80019a2:	005b      	lsls	r3, r3, #1
 80019a4:	fa02 f303 	lsl.w	r3, r2, r3
 80019a8:	69ba      	ldr	r2, [r7, #24]
 80019aa:	4313      	orrs	r3, r2
 80019ac:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	69ba      	ldr	r2, [r7, #24]
 80019b2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80019b4:	683b      	ldr	r3, [r7, #0]
 80019b6:	685b      	ldr	r3, [r3, #4]
 80019b8:	f003 0303 	and.w	r3, r3, #3
 80019bc:	2b02      	cmp	r3, #2
 80019be:	d123      	bne.n	8001a08 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80019c0:	69fb      	ldr	r3, [r7, #28]
 80019c2:	08da      	lsrs	r2, r3, #3
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	3208      	adds	r2, #8
 80019c8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80019cc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80019ce:	69fb      	ldr	r3, [r7, #28]
 80019d0:	f003 0307 	and.w	r3, r3, #7
 80019d4:	009b      	lsls	r3, r3, #2
 80019d6:	220f      	movs	r2, #15
 80019d8:	fa02 f303 	lsl.w	r3, r2, r3
 80019dc:	43db      	mvns	r3, r3
 80019de:	69ba      	ldr	r2, [r7, #24]
 80019e0:	4013      	ands	r3, r2
 80019e2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80019e4:	683b      	ldr	r3, [r7, #0]
 80019e6:	691a      	ldr	r2, [r3, #16]
 80019e8:	69fb      	ldr	r3, [r7, #28]
 80019ea:	f003 0307 	and.w	r3, r3, #7
 80019ee:	009b      	lsls	r3, r3, #2
 80019f0:	fa02 f303 	lsl.w	r3, r2, r3
 80019f4:	69ba      	ldr	r2, [r7, #24]
 80019f6:	4313      	orrs	r3, r2
 80019f8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80019fa:	69fb      	ldr	r3, [r7, #28]
 80019fc:	08da      	lsrs	r2, r3, #3
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	3208      	adds	r2, #8
 8001a02:	69b9      	ldr	r1, [r7, #24]
 8001a04:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001a0e:	69fb      	ldr	r3, [r7, #28]
 8001a10:	005b      	lsls	r3, r3, #1
 8001a12:	2203      	movs	r2, #3
 8001a14:	fa02 f303 	lsl.w	r3, r2, r3
 8001a18:	43db      	mvns	r3, r3
 8001a1a:	69ba      	ldr	r2, [r7, #24]
 8001a1c:	4013      	ands	r3, r2
 8001a1e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001a20:	683b      	ldr	r3, [r7, #0]
 8001a22:	685b      	ldr	r3, [r3, #4]
 8001a24:	f003 0203 	and.w	r2, r3, #3
 8001a28:	69fb      	ldr	r3, [r7, #28]
 8001a2a:	005b      	lsls	r3, r3, #1
 8001a2c:	fa02 f303 	lsl.w	r3, r2, r3
 8001a30:	69ba      	ldr	r2, [r7, #24]
 8001a32:	4313      	orrs	r3, r2
 8001a34:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	69ba      	ldr	r2, [r7, #24]
 8001a3a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001a3c:	683b      	ldr	r3, [r7, #0]
 8001a3e:	685b      	ldr	r3, [r3, #4]
 8001a40:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001a44:	2b00      	cmp	r3, #0
 8001a46:	f000 80a2 	beq.w	8001b8e <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a4a:	2300      	movs	r3, #0
 8001a4c:	60fb      	str	r3, [r7, #12]
 8001a4e:	4b57      	ldr	r3, [pc, #348]	@ (8001bac <HAL_GPIO_Init+0x2e8>)
 8001a50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a52:	4a56      	ldr	r2, [pc, #344]	@ (8001bac <HAL_GPIO_Init+0x2e8>)
 8001a54:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001a58:	6453      	str	r3, [r2, #68]	@ 0x44
 8001a5a:	4b54      	ldr	r3, [pc, #336]	@ (8001bac <HAL_GPIO_Init+0x2e8>)
 8001a5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a5e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001a62:	60fb      	str	r3, [r7, #12]
 8001a64:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001a66:	4a52      	ldr	r2, [pc, #328]	@ (8001bb0 <HAL_GPIO_Init+0x2ec>)
 8001a68:	69fb      	ldr	r3, [r7, #28]
 8001a6a:	089b      	lsrs	r3, r3, #2
 8001a6c:	3302      	adds	r3, #2
 8001a6e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001a72:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001a74:	69fb      	ldr	r3, [r7, #28]
 8001a76:	f003 0303 	and.w	r3, r3, #3
 8001a7a:	009b      	lsls	r3, r3, #2
 8001a7c:	220f      	movs	r2, #15
 8001a7e:	fa02 f303 	lsl.w	r3, r2, r3
 8001a82:	43db      	mvns	r3, r3
 8001a84:	69ba      	ldr	r2, [r7, #24]
 8001a86:	4013      	ands	r3, r2
 8001a88:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	4a49      	ldr	r2, [pc, #292]	@ (8001bb4 <HAL_GPIO_Init+0x2f0>)
 8001a8e:	4293      	cmp	r3, r2
 8001a90:	d019      	beq.n	8001ac6 <HAL_GPIO_Init+0x202>
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	4a48      	ldr	r2, [pc, #288]	@ (8001bb8 <HAL_GPIO_Init+0x2f4>)
 8001a96:	4293      	cmp	r3, r2
 8001a98:	d013      	beq.n	8001ac2 <HAL_GPIO_Init+0x1fe>
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	4a47      	ldr	r2, [pc, #284]	@ (8001bbc <HAL_GPIO_Init+0x2f8>)
 8001a9e:	4293      	cmp	r3, r2
 8001aa0:	d00d      	beq.n	8001abe <HAL_GPIO_Init+0x1fa>
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	4a46      	ldr	r2, [pc, #280]	@ (8001bc0 <HAL_GPIO_Init+0x2fc>)
 8001aa6:	4293      	cmp	r3, r2
 8001aa8:	d007      	beq.n	8001aba <HAL_GPIO_Init+0x1f6>
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	4a45      	ldr	r2, [pc, #276]	@ (8001bc4 <HAL_GPIO_Init+0x300>)
 8001aae:	4293      	cmp	r3, r2
 8001ab0:	d101      	bne.n	8001ab6 <HAL_GPIO_Init+0x1f2>
 8001ab2:	2304      	movs	r3, #4
 8001ab4:	e008      	b.n	8001ac8 <HAL_GPIO_Init+0x204>
 8001ab6:	2307      	movs	r3, #7
 8001ab8:	e006      	b.n	8001ac8 <HAL_GPIO_Init+0x204>
 8001aba:	2303      	movs	r3, #3
 8001abc:	e004      	b.n	8001ac8 <HAL_GPIO_Init+0x204>
 8001abe:	2302      	movs	r3, #2
 8001ac0:	e002      	b.n	8001ac8 <HAL_GPIO_Init+0x204>
 8001ac2:	2301      	movs	r3, #1
 8001ac4:	e000      	b.n	8001ac8 <HAL_GPIO_Init+0x204>
 8001ac6:	2300      	movs	r3, #0
 8001ac8:	69fa      	ldr	r2, [r7, #28]
 8001aca:	f002 0203 	and.w	r2, r2, #3
 8001ace:	0092      	lsls	r2, r2, #2
 8001ad0:	4093      	lsls	r3, r2
 8001ad2:	69ba      	ldr	r2, [r7, #24]
 8001ad4:	4313      	orrs	r3, r2
 8001ad6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001ad8:	4935      	ldr	r1, [pc, #212]	@ (8001bb0 <HAL_GPIO_Init+0x2ec>)
 8001ada:	69fb      	ldr	r3, [r7, #28]
 8001adc:	089b      	lsrs	r3, r3, #2
 8001ade:	3302      	adds	r3, #2
 8001ae0:	69ba      	ldr	r2, [r7, #24]
 8001ae2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001ae6:	4b38      	ldr	r3, [pc, #224]	@ (8001bc8 <HAL_GPIO_Init+0x304>)
 8001ae8:	689b      	ldr	r3, [r3, #8]
 8001aea:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001aec:	693b      	ldr	r3, [r7, #16]
 8001aee:	43db      	mvns	r3, r3
 8001af0:	69ba      	ldr	r2, [r7, #24]
 8001af2:	4013      	ands	r3, r2
 8001af4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001af6:	683b      	ldr	r3, [r7, #0]
 8001af8:	685b      	ldr	r3, [r3, #4]
 8001afa:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001afe:	2b00      	cmp	r3, #0
 8001b00:	d003      	beq.n	8001b0a <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8001b02:	69ba      	ldr	r2, [r7, #24]
 8001b04:	693b      	ldr	r3, [r7, #16]
 8001b06:	4313      	orrs	r3, r2
 8001b08:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001b0a:	4a2f      	ldr	r2, [pc, #188]	@ (8001bc8 <HAL_GPIO_Init+0x304>)
 8001b0c:	69bb      	ldr	r3, [r7, #24]
 8001b0e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001b10:	4b2d      	ldr	r3, [pc, #180]	@ (8001bc8 <HAL_GPIO_Init+0x304>)
 8001b12:	68db      	ldr	r3, [r3, #12]
 8001b14:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001b16:	693b      	ldr	r3, [r7, #16]
 8001b18:	43db      	mvns	r3, r3
 8001b1a:	69ba      	ldr	r2, [r7, #24]
 8001b1c:	4013      	ands	r3, r2
 8001b1e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001b20:	683b      	ldr	r3, [r7, #0]
 8001b22:	685b      	ldr	r3, [r3, #4]
 8001b24:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001b28:	2b00      	cmp	r3, #0
 8001b2a:	d003      	beq.n	8001b34 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001b2c:	69ba      	ldr	r2, [r7, #24]
 8001b2e:	693b      	ldr	r3, [r7, #16]
 8001b30:	4313      	orrs	r3, r2
 8001b32:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001b34:	4a24      	ldr	r2, [pc, #144]	@ (8001bc8 <HAL_GPIO_Init+0x304>)
 8001b36:	69bb      	ldr	r3, [r7, #24]
 8001b38:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001b3a:	4b23      	ldr	r3, [pc, #140]	@ (8001bc8 <HAL_GPIO_Init+0x304>)
 8001b3c:	685b      	ldr	r3, [r3, #4]
 8001b3e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001b40:	693b      	ldr	r3, [r7, #16]
 8001b42:	43db      	mvns	r3, r3
 8001b44:	69ba      	ldr	r2, [r7, #24]
 8001b46:	4013      	ands	r3, r2
 8001b48:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001b4a:	683b      	ldr	r3, [r7, #0]
 8001b4c:	685b      	ldr	r3, [r3, #4]
 8001b4e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	d003      	beq.n	8001b5e <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8001b56:	69ba      	ldr	r2, [r7, #24]
 8001b58:	693b      	ldr	r3, [r7, #16]
 8001b5a:	4313      	orrs	r3, r2
 8001b5c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001b5e:	4a1a      	ldr	r2, [pc, #104]	@ (8001bc8 <HAL_GPIO_Init+0x304>)
 8001b60:	69bb      	ldr	r3, [r7, #24]
 8001b62:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001b64:	4b18      	ldr	r3, [pc, #96]	@ (8001bc8 <HAL_GPIO_Init+0x304>)
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001b6a:	693b      	ldr	r3, [r7, #16]
 8001b6c:	43db      	mvns	r3, r3
 8001b6e:	69ba      	ldr	r2, [r7, #24]
 8001b70:	4013      	ands	r3, r2
 8001b72:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001b74:	683b      	ldr	r3, [r7, #0]
 8001b76:	685b      	ldr	r3, [r3, #4]
 8001b78:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	d003      	beq.n	8001b88 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8001b80:	69ba      	ldr	r2, [r7, #24]
 8001b82:	693b      	ldr	r3, [r7, #16]
 8001b84:	4313      	orrs	r3, r2
 8001b86:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001b88:	4a0f      	ldr	r2, [pc, #60]	@ (8001bc8 <HAL_GPIO_Init+0x304>)
 8001b8a:	69bb      	ldr	r3, [r7, #24]
 8001b8c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001b8e:	69fb      	ldr	r3, [r7, #28]
 8001b90:	3301      	adds	r3, #1
 8001b92:	61fb      	str	r3, [r7, #28]
 8001b94:	69fb      	ldr	r3, [r7, #28]
 8001b96:	2b0f      	cmp	r3, #15
 8001b98:	f67f aea2 	bls.w	80018e0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001b9c:	bf00      	nop
 8001b9e:	bf00      	nop
 8001ba0:	3724      	adds	r7, #36	@ 0x24
 8001ba2:	46bd      	mov	sp, r7
 8001ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba8:	4770      	bx	lr
 8001baa:	bf00      	nop
 8001bac:	40023800 	.word	0x40023800
 8001bb0:	40013800 	.word	0x40013800
 8001bb4:	40020000 	.word	0x40020000
 8001bb8:	40020400 	.word	0x40020400
 8001bbc:	40020800 	.word	0x40020800
 8001bc0:	40020c00 	.word	0x40020c00
 8001bc4:	40021000 	.word	0x40021000
 8001bc8:	40013c00 	.word	0x40013c00

08001bcc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001bcc:	b480      	push	{r7}
 8001bce:	b085      	sub	sp, #20
 8001bd0:	af00      	add	r7, sp, #0
 8001bd2:	6078      	str	r0, [r7, #4]
 8001bd4:	460b      	mov	r3, r1
 8001bd6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	691a      	ldr	r2, [r3, #16]
 8001bdc:	887b      	ldrh	r3, [r7, #2]
 8001bde:	4013      	ands	r3, r2
 8001be0:	2b00      	cmp	r3, #0
 8001be2:	d002      	beq.n	8001bea <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001be4:	2301      	movs	r3, #1
 8001be6:	73fb      	strb	r3, [r7, #15]
 8001be8:	e001      	b.n	8001bee <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001bea:	2300      	movs	r3, #0
 8001bec:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001bee:	7bfb      	ldrb	r3, [r7, #15]
}
 8001bf0:	4618      	mov	r0, r3
 8001bf2:	3714      	adds	r7, #20
 8001bf4:	46bd      	mov	sp, r7
 8001bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bfa:	4770      	bx	lr

08001bfc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001bfc:	b480      	push	{r7}
 8001bfe:	b083      	sub	sp, #12
 8001c00:	af00      	add	r7, sp, #0
 8001c02:	6078      	str	r0, [r7, #4]
 8001c04:	460b      	mov	r3, r1
 8001c06:	807b      	strh	r3, [r7, #2]
 8001c08:	4613      	mov	r3, r2
 8001c0a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001c0c:	787b      	ldrb	r3, [r7, #1]
 8001c0e:	2b00      	cmp	r3, #0
 8001c10:	d003      	beq.n	8001c1a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001c12:	887a      	ldrh	r2, [r7, #2]
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001c18:	e003      	b.n	8001c22 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001c1a:	887b      	ldrh	r3, [r7, #2]
 8001c1c:	041a      	lsls	r2, r3, #16
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	619a      	str	r2, [r3, #24]
}
 8001c22:	bf00      	nop
 8001c24:	370c      	adds	r7, #12
 8001c26:	46bd      	mov	sp, r7
 8001c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c2c:	4770      	bx	lr
	...

08001c30 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001c30:	b580      	push	{r7, lr}
 8001c32:	b086      	sub	sp, #24
 8001c34:	af00      	add	r7, sp, #0
 8001c36:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d101      	bne.n	8001c42 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001c3e:	2301      	movs	r3, #1
 8001c40:	e267      	b.n	8002112 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	f003 0301 	and.w	r3, r3, #1
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	d075      	beq.n	8001d3a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001c4e:	4b88      	ldr	r3, [pc, #544]	@ (8001e70 <HAL_RCC_OscConfig+0x240>)
 8001c50:	689b      	ldr	r3, [r3, #8]
 8001c52:	f003 030c 	and.w	r3, r3, #12
 8001c56:	2b04      	cmp	r3, #4
 8001c58:	d00c      	beq.n	8001c74 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001c5a:	4b85      	ldr	r3, [pc, #532]	@ (8001e70 <HAL_RCC_OscConfig+0x240>)
 8001c5c:	689b      	ldr	r3, [r3, #8]
 8001c5e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001c62:	2b08      	cmp	r3, #8
 8001c64:	d112      	bne.n	8001c8c <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001c66:	4b82      	ldr	r3, [pc, #520]	@ (8001e70 <HAL_RCC_OscConfig+0x240>)
 8001c68:	685b      	ldr	r3, [r3, #4]
 8001c6a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001c6e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001c72:	d10b      	bne.n	8001c8c <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001c74:	4b7e      	ldr	r3, [pc, #504]	@ (8001e70 <HAL_RCC_OscConfig+0x240>)
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c7c:	2b00      	cmp	r3, #0
 8001c7e:	d05b      	beq.n	8001d38 <HAL_RCC_OscConfig+0x108>
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	685b      	ldr	r3, [r3, #4]
 8001c84:	2b00      	cmp	r3, #0
 8001c86:	d157      	bne.n	8001d38 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001c88:	2301      	movs	r3, #1
 8001c8a:	e242      	b.n	8002112 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	685b      	ldr	r3, [r3, #4]
 8001c90:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001c94:	d106      	bne.n	8001ca4 <HAL_RCC_OscConfig+0x74>
 8001c96:	4b76      	ldr	r3, [pc, #472]	@ (8001e70 <HAL_RCC_OscConfig+0x240>)
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	4a75      	ldr	r2, [pc, #468]	@ (8001e70 <HAL_RCC_OscConfig+0x240>)
 8001c9c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001ca0:	6013      	str	r3, [r2, #0]
 8001ca2:	e01d      	b.n	8001ce0 <HAL_RCC_OscConfig+0xb0>
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	685b      	ldr	r3, [r3, #4]
 8001ca8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001cac:	d10c      	bne.n	8001cc8 <HAL_RCC_OscConfig+0x98>
 8001cae:	4b70      	ldr	r3, [pc, #448]	@ (8001e70 <HAL_RCC_OscConfig+0x240>)
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	4a6f      	ldr	r2, [pc, #444]	@ (8001e70 <HAL_RCC_OscConfig+0x240>)
 8001cb4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001cb8:	6013      	str	r3, [r2, #0]
 8001cba:	4b6d      	ldr	r3, [pc, #436]	@ (8001e70 <HAL_RCC_OscConfig+0x240>)
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	4a6c      	ldr	r2, [pc, #432]	@ (8001e70 <HAL_RCC_OscConfig+0x240>)
 8001cc0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001cc4:	6013      	str	r3, [r2, #0]
 8001cc6:	e00b      	b.n	8001ce0 <HAL_RCC_OscConfig+0xb0>
 8001cc8:	4b69      	ldr	r3, [pc, #420]	@ (8001e70 <HAL_RCC_OscConfig+0x240>)
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	4a68      	ldr	r2, [pc, #416]	@ (8001e70 <HAL_RCC_OscConfig+0x240>)
 8001cce:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001cd2:	6013      	str	r3, [r2, #0]
 8001cd4:	4b66      	ldr	r3, [pc, #408]	@ (8001e70 <HAL_RCC_OscConfig+0x240>)
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	4a65      	ldr	r2, [pc, #404]	@ (8001e70 <HAL_RCC_OscConfig+0x240>)
 8001cda:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001cde:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	685b      	ldr	r3, [r3, #4]
 8001ce4:	2b00      	cmp	r3, #0
 8001ce6:	d013      	beq.n	8001d10 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ce8:	f7ff fcaa 	bl	8001640 <HAL_GetTick>
 8001cec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001cee:	e008      	b.n	8001d02 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001cf0:	f7ff fca6 	bl	8001640 <HAL_GetTick>
 8001cf4:	4602      	mov	r2, r0
 8001cf6:	693b      	ldr	r3, [r7, #16]
 8001cf8:	1ad3      	subs	r3, r2, r3
 8001cfa:	2b64      	cmp	r3, #100	@ 0x64
 8001cfc:	d901      	bls.n	8001d02 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001cfe:	2303      	movs	r3, #3
 8001d00:	e207      	b.n	8002112 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001d02:	4b5b      	ldr	r3, [pc, #364]	@ (8001e70 <HAL_RCC_OscConfig+0x240>)
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	d0f0      	beq.n	8001cf0 <HAL_RCC_OscConfig+0xc0>
 8001d0e:	e014      	b.n	8001d3a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d10:	f7ff fc96 	bl	8001640 <HAL_GetTick>
 8001d14:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001d16:	e008      	b.n	8001d2a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001d18:	f7ff fc92 	bl	8001640 <HAL_GetTick>
 8001d1c:	4602      	mov	r2, r0
 8001d1e:	693b      	ldr	r3, [r7, #16]
 8001d20:	1ad3      	subs	r3, r2, r3
 8001d22:	2b64      	cmp	r3, #100	@ 0x64
 8001d24:	d901      	bls.n	8001d2a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001d26:	2303      	movs	r3, #3
 8001d28:	e1f3      	b.n	8002112 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001d2a:	4b51      	ldr	r3, [pc, #324]	@ (8001e70 <HAL_RCC_OscConfig+0x240>)
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d32:	2b00      	cmp	r3, #0
 8001d34:	d1f0      	bne.n	8001d18 <HAL_RCC_OscConfig+0xe8>
 8001d36:	e000      	b.n	8001d3a <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001d38:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	f003 0302 	and.w	r3, r3, #2
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	d063      	beq.n	8001e0e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001d46:	4b4a      	ldr	r3, [pc, #296]	@ (8001e70 <HAL_RCC_OscConfig+0x240>)
 8001d48:	689b      	ldr	r3, [r3, #8]
 8001d4a:	f003 030c 	and.w	r3, r3, #12
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d00b      	beq.n	8001d6a <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001d52:	4b47      	ldr	r3, [pc, #284]	@ (8001e70 <HAL_RCC_OscConfig+0x240>)
 8001d54:	689b      	ldr	r3, [r3, #8]
 8001d56:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001d5a:	2b08      	cmp	r3, #8
 8001d5c:	d11c      	bne.n	8001d98 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001d5e:	4b44      	ldr	r3, [pc, #272]	@ (8001e70 <HAL_RCC_OscConfig+0x240>)
 8001d60:	685b      	ldr	r3, [r3, #4]
 8001d62:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	d116      	bne.n	8001d98 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001d6a:	4b41      	ldr	r3, [pc, #260]	@ (8001e70 <HAL_RCC_OscConfig+0x240>)
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	f003 0302 	and.w	r3, r3, #2
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	d005      	beq.n	8001d82 <HAL_RCC_OscConfig+0x152>
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	68db      	ldr	r3, [r3, #12]
 8001d7a:	2b01      	cmp	r3, #1
 8001d7c:	d001      	beq.n	8001d82 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001d7e:	2301      	movs	r3, #1
 8001d80:	e1c7      	b.n	8002112 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001d82:	4b3b      	ldr	r3, [pc, #236]	@ (8001e70 <HAL_RCC_OscConfig+0x240>)
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	691b      	ldr	r3, [r3, #16]
 8001d8e:	00db      	lsls	r3, r3, #3
 8001d90:	4937      	ldr	r1, [pc, #220]	@ (8001e70 <HAL_RCC_OscConfig+0x240>)
 8001d92:	4313      	orrs	r3, r2
 8001d94:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001d96:	e03a      	b.n	8001e0e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	68db      	ldr	r3, [r3, #12]
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d020      	beq.n	8001de2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001da0:	4b34      	ldr	r3, [pc, #208]	@ (8001e74 <HAL_RCC_OscConfig+0x244>)
 8001da2:	2201      	movs	r2, #1
 8001da4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001da6:	f7ff fc4b 	bl	8001640 <HAL_GetTick>
 8001daa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001dac:	e008      	b.n	8001dc0 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001dae:	f7ff fc47 	bl	8001640 <HAL_GetTick>
 8001db2:	4602      	mov	r2, r0
 8001db4:	693b      	ldr	r3, [r7, #16]
 8001db6:	1ad3      	subs	r3, r2, r3
 8001db8:	2b02      	cmp	r3, #2
 8001dba:	d901      	bls.n	8001dc0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001dbc:	2303      	movs	r3, #3
 8001dbe:	e1a8      	b.n	8002112 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001dc0:	4b2b      	ldr	r3, [pc, #172]	@ (8001e70 <HAL_RCC_OscConfig+0x240>)
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	f003 0302 	and.w	r3, r3, #2
 8001dc8:	2b00      	cmp	r3, #0
 8001dca:	d0f0      	beq.n	8001dae <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001dcc:	4b28      	ldr	r3, [pc, #160]	@ (8001e70 <HAL_RCC_OscConfig+0x240>)
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	691b      	ldr	r3, [r3, #16]
 8001dd8:	00db      	lsls	r3, r3, #3
 8001dda:	4925      	ldr	r1, [pc, #148]	@ (8001e70 <HAL_RCC_OscConfig+0x240>)
 8001ddc:	4313      	orrs	r3, r2
 8001dde:	600b      	str	r3, [r1, #0]
 8001de0:	e015      	b.n	8001e0e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001de2:	4b24      	ldr	r3, [pc, #144]	@ (8001e74 <HAL_RCC_OscConfig+0x244>)
 8001de4:	2200      	movs	r2, #0
 8001de6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001de8:	f7ff fc2a 	bl	8001640 <HAL_GetTick>
 8001dec:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001dee:	e008      	b.n	8001e02 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001df0:	f7ff fc26 	bl	8001640 <HAL_GetTick>
 8001df4:	4602      	mov	r2, r0
 8001df6:	693b      	ldr	r3, [r7, #16]
 8001df8:	1ad3      	subs	r3, r2, r3
 8001dfa:	2b02      	cmp	r3, #2
 8001dfc:	d901      	bls.n	8001e02 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001dfe:	2303      	movs	r3, #3
 8001e00:	e187      	b.n	8002112 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001e02:	4b1b      	ldr	r3, [pc, #108]	@ (8001e70 <HAL_RCC_OscConfig+0x240>)
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	f003 0302 	and.w	r3, r3, #2
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	d1f0      	bne.n	8001df0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	f003 0308 	and.w	r3, r3, #8
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	d036      	beq.n	8001e88 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	695b      	ldr	r3, [r3, #20]
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	d016      	beq.n	8001e50 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001e22:	4b15      	ldr	r3, [pc, #84]	@ (8001e78 <HAL_RCC_OscConfig+0x248>)
 8001e24:	2201      	movs	r2, #1
 8001e26:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001e28:	f7ff fc0a 	bl	8001640 <HAL_GetTick>
 8001e2c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001e2e:	e008      	b.n	8001e42 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001e30:	f7ff fc06 	bl	8001640 <HAL_GetTick>
 8001e34:	4602      	mov	r2, r0
 8001e36:	693b      	ldr	r3, [r7, #16]
 8001e38:	1ad3      	subs	r3, r2, r3
 8001e3a:	2b02      	cmp	r3, #2
 8001e3c:	d901      	bls.n	8001e42 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001e3e:	2303      	movs	r3, #3
 8001e40:	e167      	b.n	8002112 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001e42:	4b0b      	ldr	r3, [pc, #44]	@ (8001e70 <HAL_RCC_OscConfig+0x240>)
 8001e44:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001e46:	f003 0302 	and.w	r3, r3, #2
 8001e4a:	2b00      	cmp	r3, #0
 8001e4c:	d0f0      	beq.n	8001e30 <HAL_RCC_OscConfig+0x200>
 8001e4e:	e01b      	b.n	8001e88 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001e50:	4b09      	ldr	r3, [pc, #36]	@ (8001e78 <HAL_RCC_OscConfig+0x248>)
 8001e52:	2200      	movs	r2, #0
 8001e54:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001e56:	f7ff fbf3 	bl	8001640 <HAL_GetTick>
 8001e5a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001e5c:	e00e      	b.n	8001e7c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001e5e:	f7ff fbef 	bl	8001640 <HAL_GetTick>
 8001e62:	4602      	mov	r2, r0
 8001e64:	693b      	ldr	r3, [r7, #16]
 8001e66:	1ad3      	subs	r3, r2, r3
 8001e68:	2b02      	cmp	r3, #2
 8001e6a:	d907      	bls.n	8001e7c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001e6c:	2303      	movs	r3, #3
 8001e6e:	e150      	b.n	8002112 <HAL_RCC_OscConfig+0x4e2>
 8001e70:	40023800 	.word	0x40023800
 8001e74:	42470000 	.word	0x42470000
 8001e78:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001e7c:	4b88      	ldr	r3, [pc, #544]	@ (80020a0 <HAL_RCC_OscConfig+0x470>)
 8001e7e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001e80:	f003 0302 	and.w	r3, r3, #2
 8001e84:	2b00      	cmp	r3, #0
 8001e86:	d1ea      	bne.n	8001e5e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	f003 0304 	and.w	r3, r3, #4
 8001e90:	2b00      	cmp	r3, #0
 8001e92:	f000 8097 	beq.w	8001fc4 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001e96:	2300      	movs	r3, #0
 8001e98:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001e9a:	4b81      	ldr	r3, [pc, #516]	@ (80020a0 <HAL_RCC_OscConfig+0x470>)
 8001e9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e9e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d10f      	bne.n	8001ec6 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001ea6:	2300      	movs	r3, #0
 8001ea8:	60bb      	str	r3, [r7, #8]
 8001eaa:	4b7d      	ldr	r3, [pc, #500]	@ (80020a0 <HAL_RCC_OscConfig+0x470>)
 8001eac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001eae:	4a7c      	ldr	r2, [pc, #496]	@ (80020a0 <HAL_RCC_OscConfig+0x470>)
 8001eb0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001eb4:	6413      	str	r3, [r2, #64]	@ 0x40
 8001eb6:	4b7a      	ldr	r3, [pc, #488]	@ (80020a0 <HAL_RCC_OscConfig+0x470>)
 8001eb8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001eba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001ebe:	60bb      	str	r3, [r7, #8]
 8001ec0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001ec2:	2301      	movs	r3, #1
 8001ec4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ec6:	4b77      	ldr	r3, [pc, #476]	@ (80020a4 <HAL_RCC_OscConfig+0x474>)
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	d118      	bne.n	8001f04 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001ed2:	4b74      	ldr	r3, [pc, #464]	@ (80020a4 <HAL_RCC_OscConfig+0x474>)
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	4a73      	ldr	r2, [pc, #460]	@ (80020a4 <HAL_RCC_OscConfig+0x474>)
 8001ed8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001edc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001ede:	f7ff fbaf 	bl	8001640 <HAL_GetTick>
 8001ee2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ee4:	e008      	b.n	8001ef8 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001ee6:	f7ff fbab 	bl	8001640 <HAL_GetTick>
 8001eea:	4602      	mov	r2, r0
 8001eec:	693b      	ldr	r3, [r7, #16]
 8001eee:	1ad3      	subs	r3, r2, r3
 8001ef0:	2b02      	cmp	r3, #2
 8001ef2:	d901      	bls.n	8001ef8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001ef4:	2303      	movs	r3, #3
 8001ef6:	e10c      	b.n	8002112 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ef8:	4b6a      	ldr	r3, [pc, #424]	@ (80020a4 <HAL_RCC_OscConfig+0x474>)
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	d0f0      	beq.n	8001ee6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	689b      	ldr	r3, [r3, #8]
 8001f08:	2b01      	cmp	r3, #1
 8001f0a:	d106      	bne.n	8001f1a <HAL_RCC_OscConfig+0x2ea>
 8001f0c:	4b64      	ldr	r3, [pc, #400]	@ (80020a0 <HAL_RCC_OscConfig+0x470>)
 8001f0e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001f10:	4a63      	ldr	r2, [pc, #396]	@ (80020a0 <HAL_RCC_OscConfig+0x470>)
 8001f12:	f043 0301 	orr.w	r3, r3, #1
 8001f16:	6713      	str	r3, [r2, #112]	@ 0x70
 8001f18:	e01c      	b.n	8001f54 <HAL_RCC_OscConfig+0x324>
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	689b      	ldr	r3, [r3, #8]
 8001f1e:	2b05      	cmp	r3, #5
 8001f20:	d10c      	bne.n	8001f3c <HAL_RCC_OscConfig+0x30c>
 8001f22:	4b5f      	ldr	r3, [pc, #380]	@ (80020a0 <HAL_RCC_OscConfig+0x470>)
 8001f24:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001f26:	4a5e      	ldr	r2, [pc, #376]	@ (80020a0 <HAL_RCC_OscConfig+0x470>)
 8001f28:	f043 0304 	orr.w	r3, r3, #4
 8001f2c:	6713      	str	r3, [r2, #112]	@ 0x70
 8001f2e:	4b5c      	ldr	r3, [pc, #368]	@ (80020a0 <HAL_RCC_OscConfig+0x470>)
 8001f30:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001f32:	4a5b      	ldr	r2, [pc, #364]	@ (80020a0 <HAL_RCC_OscConfig+0x470>)
 8001f34:	f043 0301 	orr.w	r3, r3, #1
 8001f38:	6713      	str	r3, [r2, #112]	@ 0x70
 8001f3a:	e00b      	b.n	8001f54 <HAL_RCC_OscConfig+0x324>
 8001f3c:	4b58      	ldr	r3, [pc, #352]	@ (80020a0 <HAL_RCC_OscConfig+0x470>)
 8001f3e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001f40:	4a57      	ldr	r2, [pc, #348]	@ (80020a0 <HAL_RCC_OscConfig+0x470>)
 8001f42:	f023 0301 	bic.w	r3, r3, #1
 8001f46:	6713      	str	r3, [r2, #112]	@ 0x70
 8001f48:	4b55      	ldr	r3, [pc, #340]	@ (80020a0 <HAL_RCC_OscConfig+0x470>)
 8001f4a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001f4c:	4a54      	ldr	r2, [pc, #336]	@ (80020a0 <HAL_RCC_OscConfig+0x470>)
 8001f4e:	f023 0304 	bic.w	r3, r3, #4
 8001f52:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	689b      	ldr	r3, [r3, #8]
 8001f58:	2b00      	cmp	r3, #0
 8001f5a:	d015      	beq.n	8001f88 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001f5c:	f7ff fb70 	bl	8001640 <HAL_GetTick>
 8001f60:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001f62:	e00a      	b.n	8001f7a <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001f64:	f7ff fb6c 	bl	8001640 <HAL_GetTick>
 8001f68:	4602      	mov	r2, r0
 8001f6a:	693b      	ldr	r3, [r7, #16]
 8001f6c:	1ad3      	subs	r3, r2, r3
 8001f6e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001f72:	4293      	cmp	r3, r2
 8001f74:	d901      	bls.n	8001f7a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8001f76:	2303      	movs	r3, #3
 8001f78:	e0cb      	b.n	8002112 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001f7a:	4b49      	ldr	r3, [pc, #292]	@ (80020a0 <HAL_RCC_OscConfig+0x470>)
 8001f7c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001f7e:	f003 0302 	and.w	r3, r3, #2
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	d0ee      	beq.n	8001f64 <HAL_RCC_OscConfig+0x334>
 8001f86:	e014      	b.n	8001fb2 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001f88:	f7ff fb5a 	bl	8001640 <HAL_GetTick>
 8001f8c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001f8e:	e00a      	b.n	8001fa6 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001f90:	f7ff fb56 	bl	8001640 <HAL_GetTick>
 8001f94:	4602      	mov	r2, r0
 8001f96:	693b      	ldr	r3, [r7, #16]
 8001f98:	1ad3      	subs	r3, r2, r3
 8001f9a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001f9e:	4293      	cmp	r3, r2
 8001fa0:	d901      	bls.n	8001fa6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8001fa2:	2303      	movs	r3, #3
 8001fa4:	e0b5      	b.n	8002112 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001fa6:	4b3e      	ldr	r3, [pc, #248]	@ (80020a0 <HAL_RCC_OscConfig+0x470>)
 8001fa8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001faa:	f003 0302 	and.w	r3, r3, #2
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	d1ee      	bne.n	8001f90 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001fb2:	7dfb      	ldrb	r3, [r7, #23]
 8001fb4:	2b01      	cmp	r3, #1
 8001fb6:	d105      	bne.n	8001fc4 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001fb8:	4b39      	ldr	r3, [pc, #228]	@ (80020a0 <HAL_RCC_OscConfig+0x470>)
 8001fba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fbc:	4a38      	ldr	r2, [pc, #224]	@ (80020a0 <HAL_RCC_OscConfig+0x470>)
 8001fbe:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001fc2:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	699b      	ldr	r3, [r3, #24]
 8001fc8:	2b00      	cmp	r3, #0
 8001fca:	f000 80a1 	beq.w	8002110 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001fce:	4b34      	ldr	r3, [pc, #208]	@ (80020a0 <HAL_RCC_OscConfig+0x470>)
 8001fd0:	689b      	ldr	r3, [r3, #8]
 8001fd2:	f003 030c 	and.w	r3, r3, #12
 8001fd6:	2b08      	cmp	r3, #8
 8001fd8:	d05c      	beq.n	8002094 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	699b      	ldr	r3, [r3, #24]
 8001fde:	2b02      	cmp	r3, #2
 8001fe0:	d141      	bne.n	8002066 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001fe2:	4b31      	ldr	r3, [pc, #196]	@ (80020a8 <HAL_RCC_OscConfig+0x478>)
 8001fe4:	2200      	movs	r2, #0
 8001fe6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001fe8:	f7ff fb2a 	bl	8001640 <HAL_GetTick>
 8001fec:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001fee:	e008      	b.n	8002002 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001ff0:	f7ff fb26 	bl	8001640 <HAL_GetTick>
 8001ff4:	4602      	mov	r2, r0
 8001ff6:	693b      	ldr	r3, [r7, #16]
 8001ff8:	1ad3      	subs	r3, r2, r3
 8001ffa:	2b02      	cmp	r3, #2
 8001ffc:	d901      	bls.n	8002002 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8001ffe:	2303      	movs	r3, #3
 8002000:	e087      	b.n	8002112 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002002:	4b27      	ldr	r3, [pc, #156]	@ (80020a0 <HAL_RCC_OscConfig+0x470>)
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800200a:	2b00      	cmp	r3, #0
 800200c:	d1f0      	bne.n	8001ff0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	69da      	ldr	r2, [r3, #28]
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	6a1b      	ldr	r3, [r3, #32]
 8002016:	431a      	orrs	r2, r3
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800201c:	019b      	lsls	r3, r3, #6
 800201e:	431a      	orrs	r2, r3
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002024:	085b      	lsrs	r3, r3, #1
 8002026:	3b01      	subs	r3, #1
 8002028:	041b      	lsls	r3, r3, #16
 800202a:	431a      	orrs	r2, r3
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002030:	061b      	lsls	r3, r3, #24
 8002032:	491b      	ldr	r1, [pc, #108]	@ (80020a0 <HAL_RCC_OscConfig+0x470>)
 8002034:	4313      	orrs	r3, r2
 8002036:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002038:	4b1b      	ldr	r3, [pc, #108]	@ (80020a8 <HAL_RCC_OscConfig+0x478>)
 800203a:	2201      	movs	r2, #1
 800203c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800203e:	f7ff faff 	bl	8001640 <HAL_GetTick>
 8002042:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002044:	e008      	b.n	8002058 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002046:	f7ff fafb 	bl	8001640 <HAL_GetTick>
 800204a:	4602      	mov	r2, r0
 800204c:	693b      	ldr	r3, [r7, #16]
 800204e:	1ad3      	subs	r3, r2, r3
 8002050:	2b02      	cmp	r3, #2
 8002052:	d901      	bls.n	8002058 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002054:	2303      	movs	r3, #3
 8002056:	e05c      	b.n	8002112 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002058:	4b11      	ldr	r3, [pc, #68]	@ (80020a0 <HAL_RCC_OscConfig+0x470>)
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002060:	2b00      	cmp	r3, #0
 8002062:	d0f0      	beq.n	8002046 <HAL_RCC_OscConfig+0x416>
 8002064:	e054      	b.n	8002110 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002066:	4b10      	ldr	r3, [pc, #64]	@ (80020a8 <HAL_RCC_OscConfig+0x478>)
 8002068:	2200      	movs	r2, #0
 800206a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800206c:	f7ff fae8 	bl	8001640 <HAL_GetTick>
 8002070:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002072:	e008      	b.n	8002086 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002074:	f7ff fae4 	bl	8001640 <HAL_GetTick>
 8002078:	4602      	mov	r2, r0
 800207a:	693b      	ldr	r3, [r7, #16]
 800207c:	1ad3      	subs	r3, r2, r3
 800207e:	2b02      	cmp	r3, #2
 8002080:	d901      	bls.n	8002086 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002082:	2303      	movs	r3, #3
 8002084:	e045      	b.n	8002112 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002086:	4b06      	ldr	r3, [pc, #24]	@ (80020a0 <HAL_RCC_OscConfig+0x470>)
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800208e:	2b00      	cmp	r3, #0
 8002090:	d1f0      	bne.n	8002074 <HAL_RCC_OscConfig+0x444>
 8002092:	e03d      	b.n	8002110 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	699b      	ldr	r3, [r3, #24]
 8002098:	2b01      	cmp	r3, #1
 800209a:	d107      	bne.n	80020ac <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800209c:	2301      	movs	r3, #1
 800209e:	e038      	b.n	8002112 <HAL_RCC_OscConfig+0x4e2>
 80020a0:	40023800 	.word	0x40023800
 80020a4:	40007000 	.word	0x40007000
 80020a8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80020ac:	4b1b      	ldr	r3, [pc, #108]	@ (800211c <HAL_RCC_OscConfig+0x4ec>)
 80020ae:	685b      	ldr	r3, [r3, #4]
 80020b0:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	699b      	ldr	r3, [r3, #24]
 80020b6:	2b01      	cmp	r3, #1
 80020b8:	d028      	beq.n	800210c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80020ba:	68fb      	ldr	r3, [r7, #12]
 80020bc:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80020c4:	429a      	cmp	r2, r3
 80020c6:	d121      	bne.n	800210c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80020c8:	68fb      	ldr	r3, [r7, #12]
 80020ca:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80020d2:	429a      	cmp	r2, r3
 80020d4:	d11a      	bne.n	800210c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80020d6:	68fa      	ldr	r2, [r7, #12]
 80020d8:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80020dc:	4013      	ands	r3, r2
 80020de:	687a      	ldr	r2, [r7, #4]
 80020e0:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80020e2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80020e4:	4293      	cmp	r3, r2
 80020e6:	d111      	bne.n	800210c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80020e8:	68fb      	ldr	r3, [r7, #12]
 80020ea:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80020f2:	085b      	lsrs	r3, r3, #1
 80020f4:	3b01      	subs	r3, #1
 80020f6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80020f8:	429a      	cmp	r2, r3
 80020fa:	d107      	bne.n	800210c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80020fc:	68fb      	ldr	r3, [r7, #12]
 80020fe:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002106:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002108:	429a      	cmp	r2, r3
 800210a:	d001      	beq.n	8002110 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 800210c:	2301      	movs	r3, #1
 800210e:	e000      	b.n	8002112 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002110:	2300      	movs	r3, #0
}
 8002112:	4618      	mov	r0, r3
 8002114:	3718      	adds	r7, #24
 8002116:	46bd      	mov	sp, r7
 8002118:	bd80      	pop	{r7, pc}
 800211a:	bf00      	nop
 800211c:	40023800 	.word	0x40023800

08002120 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002120:	b580      	push	{r7, lr}
 8002122:	b084      	sub	sp, #16
 8002124:	af00      	add	r7, sp, #0
 8002126:	6078      	str	r0, [r7, #4]
 8002128:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	2b00      	cmp	r3, #0
 800212e:	d101      	bne.n	8002134 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002130:	2301      	movs	r3, #1
 8002132:	e0cc      	b.n	80022ce <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002134:	4b68      	ldr	r3, [pc, #416]	@ (80022d8 <HAL_RCC_ClockConfig+0x1b8>)
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	f003 0307 	and.w	r3, r3, #7
 800213c:	683a      	ldr	r2, [r7, #0]
 800213e:	429a      	cmp	r2, r3
 8002140:	d90c      	bls.n	800215c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002142:	4b65      	ldr	r3, [pc, #404]	@ (80022d8 <HAL_RCC_ClockConfig+0x1b8>)
 8002144:	683a      	ldr	r2, [r7, #0]
 8002146:	b2d2      	uxtb	r2, r2
 8002148:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800214a:	4b63      	ldr	r3, [pc, #396]	@ (80022d8 <HAL_RCC_ClockConfig+0x1b8>)
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	f003 0307 	and.w	r3, r3, #7
 8002152:	683a      	ldr	r2, [r7, #0]
 8002154:	429a      	cmp	r2, r3
 8002156:	d001      	beq.n	800215c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002158:	2301      	movs	r3, #1
 800215a:	e0b8      	b.n	80022ce <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	f003 0302 	and.w	r3, r3, #2
 8002164:	2b00      	cmp	r3, #0
 8002166:	d020      	beq.n	80021aa <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	f003 0304 	and.w	r3, r3, #4
 8002170:	2b00      	cmp	r3, #0
 8002172:	d005      	beq.n	8002180 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002174:	4b59      	ldr	r3, [pc, #356]	@ (80022dc <HAL_RCC_ClockConfig+0x1bc>)
 8002176:	689b      	ldr	r3, [r3, #8]
 8002178:	4a58      	ldr	r2, [pc, #352]	@ (80022dc <HAL_RCC_ClockConfig+0x1bc>)
 800217a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800217e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	f003 0308 	and.w	r3, r3, #8
 8002188:	2b00      	cmp	r3, #0
 800218a:	d005      	beq.n	8002198 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800218c:	4b53      	ldr	r3, [pc, #332]	@ (80022dc <HAL_RCC_ClockConfig+0x1bc>)
 800218e:	689b      	ldr	r3, [r3, #8]
 8002190:	4a52      	ldr	r2, [pc, #328]	@ (80022dc <HAL_RCC_ClockConfig+0x1bc>)
 8002192:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002196:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002198:	4b50      	ldr	r3, [pc, #320]	@ (80022dc <HAL_RCC_ClockConfig+0x1bc>)
 800219a:	689b      	ldr	r3, [r3, #8]
 800219c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	689b      	ldr	r3, [r3, #8]
 80021a4:	494d      	ldr	r1, [pc, #308]	@ (80022dc <HAL_RCC_ClockConfig+0x1bc>)
 80021a6:	4313      	orrs	r3, r2
 80021a8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	f003 0301 	and.w	r3, r3, #1
 80021b2:	2b00      	cmp	r3, #0
 80021b4:	d044      	beq.n	8002240 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	685b      	ldr	r3, [r3, #4]
 80021ba:	2b01      	cmp	r3, #1
 80021bc:	d107      	bne.n	80021ce <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80021be:	4b47      	ldr	r3, [pc, #284]	@ (80022dc <HAL_RCC_ClockConfig+0x1bc>)
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	d119      	bne.n	80021fe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80021ca:	2301      	movs	r3, #1
 80021cc:	e07f      	b.n	80022ce <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	685b      	ldr	r3, [r3, #4]
 80021d2:	2b02      	cmp	r3, #2
 80021d4:	d003      	beq.n	80021de <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80021da:	2b03      	cmp	r3, #3
 80021dc:	d107      	bne.n	80021ee <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80021de:	4b3f      	ldr	r3, [pc, #252]	@ (80022dc <HAL_RCC_ClockConfig+0x1bc>)
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	d109      	bne.n	80021fe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80021ea:	2301      	movs	r3, #1
 80021ec:	e06f      	b.n	80022ce <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80021ee:	4b3b      	ldr	r3, [pc, #236]	@ (80022dc <HAL_RCC_ClockConfig+0x1bc>)
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	f003 0302 	and.w	r3, r3, #2
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	d101      	bne.n	80021fe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80021fa:	2301      	movs	r3, #1
 80021fc:	e067      	b.n	80022ce <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80021fe:	4b37      	ldr	r3, [pc, #220]	@ (80022dc <HAL_RCC_ClockConfig+0x1bc>)
 8002200:	689b      	ldr	r3, [r3, #8]
 8002202:	f023 0203 	bic.w	r2, r3, #3
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	685b      	ldr	r3, [r3, #4]
 800220a:	4934      	ldr	r1, [pc, #208]	@ (80022dc <HAL_RCC_ClockConfig+0x1bc>)
 800220c:	4313      	orrs	r3, r2
 800220e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002210:	f7ff fa16 	bl	8001640 <HAL_GetTick>
 8002214:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002216:	e00a      	b.n	800222e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002218:	f7ff fa12 	bl	8001640 <HAL_GetTick>
 800221c:	4602      	mov	r2, r0
 800221e:	68fb      	ldr	r3, [r7, #12]
 8002220:	1ad3      	subs	r3, r2, r3
 8002222:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002226:	4293      	cmp	r3, r2
 8002228:	d901      	bls.n	800222e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800222a:	2303      	movs	r3, #3
 800222c:	e04f      	b.n	80022ce <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800222e:	4b2b      	ldr	r3, [pc, #172]	@ (80022dc <HAL_RCC_ClockConfig+0x1bc>)
 8002230:	689b      	ldr	r3, [r3, #8]
 8002232:	f003 020c 	and.w	r2, r3, #12
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	685b      	ldr	r3, [r3, #4]
 800223a:	009b      	lsls	r3, r3, #2
 800223c:	429a      	cmp	r2, r3
 800223e:	d1eb      	bne.n	8002218 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002240:	4b25      	ldr	r3, [pc, #148]	@ (80022d8 <HAL_RCC_ClockConfig+0x1b8>)
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	f003 0307 	and.w	r3, r3, #7
 8002248:	683a      	ldr	r2, [r7, #0]
 800224a:	429a      	cmp	r2, r3
 800224c:	d20c      	bcs.n	8002268 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800224e:	4b22      	ldr	r3, [pc, #136]	@ (80022d8 <HAL_RCC_ClockConfig+0x1b8>)
 8002250:	683a      	ldr	r2, [r7, #0]
 8002252:	b2d2      	uxtb	r2, r2
 8002254:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002256:	4b20      	ldr	r3, [pc, #128]	@ (80022d8 <HAL_RCC_ClockConfig+0x1b8>)
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	f003 0307 	and.w	r3, r3, #7
 800225e:	683a      	ldr	r2, [r7, #0]
 8002260:	429a      	cmp	r2, r3
 8002262:	d001      	beq.n	8002268 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002264:	2301      	movs	r3, #1
 8002266:	e032      	b.n	80022ce <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	f003 0304 	and.w	r3, r3, #4
 8002270:	2b00      	cmp	r3, #0
 8002272:	d008      	beq.n	8002286 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002274:	4b19      	ldr	r3, [pc, #100]	@ (80022dc <HAL_RCC_ClockConfig+0x1bc>)
 8002276:	689b      	ldr	r3, [r3, #8]
 8002278:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	68db      	ldr	r3, [r3, #12]
 8002280:	4916      	ldr	r1, [pc, #88]	@ (80022dc <HAL_RCC_ClockConfig+0x1bc>)
 8002282:	4313      	orrs	r3, r2
 8002284:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	f003 0308 	and.w	r3, r3, #8
 800228e:	2b00      	cmp	r3, #0
 8002290:	d009      	beq.n	80022a6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002292:	4b12      	ldr	r3, [pc, #72]	@ (80022dc <HAL_RCC_ClockConfig+0x1bc>)
 8002294:	689b      	ldr	r3, [r3, #8]
 8002296:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	691b      	ldr	r3, [r3, #16]
 800229e:	00db      	lsls	r3, r3, #3
 80022a0:	490e      	ldr	r1, [pc, #56]	@ (80022dc <HAL_RCC_ClockConfig+0x1bc>)
 80022a2:	4313      	orrs	r3, r2
 80022a4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80022a6:	f000 f821 	bl	80022ec <HAL_RCC_GetSysClockFreq>
 80022aa:	4602      	mov	r2, r0
 80022ac:	4b0b      	ldr	r3, [pc, #44]	@ (80022dc <HAL_RCC_ClockConfig+0x1bc>)
 80022ae:	689b      	ldr	r3, [r3, #8]
 80022b0:	091b      	lsrs	r3, r3, #4
 80022b2:	f003 030f 	and.w	r3, r3, #15
 80022b6:	490a      	ldr	r1, [pc, #40]	@ (80022e0 <HAL_RCC_ClockConfig+0x1c0>)
 80022b8:	5ccb      	ldrb	r3, [r1, r3]
 80022ba:	fa22 f303 	lsr.w	r3, r2, r3
 80022be:	4a09      	ldr	r2, [pc, #36]	@ (80022e4 <HAL_RCC_ClockConfig+0x1c4>)
 80022c0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80022c2:	4b09      	ldr	r3, [pc, #36]	@ (80022e8 <HAL_RCC_ClockConfig+0x1c8>)
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	4618      	mov	r0, r3
 80022c8:	f7ff f976 	bl	80015b8 <HAL_InitTick>

  return HAL_OK;
 80022cc:	2300      	movs	r3, #0
}
 80022ce:	4618      	mov	r0, r3
 80022d0:	3710      	adds	r7, #16
 80022d2:	46bd      	mov	sp, r7
 80022d4:	bd80      	pop	{r7, pc}
 80022d6:	bf00      	nop
 80022d8:	40023c00 	.word	0x40023c00
 80022dc:	40023800 	.word	0x40023800
 80022e0:	08004dc4 	.word	0x08004dc4
 80022e4:	2000000c 	.word	0x2000000c
 80022e8:	20000010 	.word	0x20000010

080022ec <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80022ec:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80022f0:	b094      	sub	sp, #80	@ 0x50
 80022f2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80022f4:	2300      	movs	r3, #0
 80022f6:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 80022f8:	2300      	movs	r3, #0
 80022fa:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 80022fc:	2300      	movs	r3, #0
 80022fe:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8002300:	2300      	movs	r3, #0
 8002302:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002304:	4b79      	ldr	r3, [pc, #484]	@ (80024ec <HAL_RCC_GetSysClockFreq+0x200>)
 8002306:	689b      	ldr	r3, [r3, #8]
 8002308:	f003 030c 	and.w	r3, r3, #12
 800230c:	2b08      	cmp	r3, #8
 800230e:	d00d      	beq.n	800232c <HAL_RCC_GetSysClockFreq+0x40>
 8002310:	2b08      	cmp	r3, #8
 8002312:	f200 80e1 	bhi.w	80024d8 <HAL_RCC_GetSysClockFreq+0x1ec>
 8002316:	2b00      	cmp	r3, #0
 8002318:	d002      	beq.n	8002320 <HAL_RCC_GetSysClockFreq+0x34>
 800231a:	2b04      	cmp	r3, #4
 800231c:	d003      	beq.n	8002326 <HAL_RCC_GetSysClockFreq+0x3a>
 800231e:	e0db      	b.n	80024d8 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002320:	4b73      	ldr	r3, [pc, #460]	@ (80024f0 <HAL_RCC_GetSysClockFreq+0x204>)
 8002322:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002324:	e0db      	b.n	80024de <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002326:	4b73      	ldr	r3, [pc, #460]	@ (80024f4 <HAL_RCC_GetSysClockFreq+0x208>)
 8002328:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800232a:	e0d8      	b.n	80024de <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800232c:	4b6f      	ldr	r3, [pc, #444]	@ (80024ec <HAL_RCC_GetSysClockFreq+0x200>)
 800232e:	685b      	ldr	r3, [r3, #4]
 8002330:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002334:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002336:	4b6d      	ldr	r3, [pc, #436]	@ (80024ec <HAL_RCC_GetSysClockFreq+0x200>)
 8002338:	685b      	ldr	r3, [r3, #4]
 800233a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800233e:	2b00      	cmp	r3, #0
 8002340:	d063      	beq.n	800240a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002342:	4b6a      	ldr	r3, [pc, #424]	@ (80024ec <HAL_RCC_GetSysClockFreq+0x200>)
 8002344:	685b      	ldr	r3, [r3, #4]
 8002346:	099b      	lsrs	r3, r3, #6
 8002348:	2200      	movs	r2, #0
 800234a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800234c:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800234e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002350:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002354:	633b      	str	r3, [r7, #48]	@ 0x30
 8002356:	2300      	movs	r3, #0
 8002358:	637b      	str	r3, [r7, #52]	@ 0x34
 800235a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800235e:	4622      	mov	r2, r4
 8002360:	462b      	mov	r3, r5
 8002362:	f04f 0000 	mov.w	r0, #0
 8002366:	f04f 0100 	mov.w	r1, #0
 800236a:	0159      	lsls	r1, r3, #5
 800236c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002370:	0150      	lsls	r0, r2, #5
 8002372:	4602      	mov	r2, r0
 8002374:	460b      	mov	r3, r1
 8002376:	4621      	mov	r1, r4
 8002378:	1a51      	subs	r1, r2, r1
 800237a:	6139      	str	r1, [r7, #16]
 800237c:	4629      	mov	r1, r5
 800237e:	eb63 0301 	sbc.w	r3, r3, r1
 8002382:	617b      	str	r3, [r7, #20]
 8002384:	f04f 0200 	mov.w	r2, #0
 8002388:	f04f 0300 	mov.w	r3, #0
 800238c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002390:	4659      	mov	r1, fp
 8002392:	018b      	lsls	r3, r1, #6
 8002394:	4651      	mov	r1, sl
 8002396:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800239a:	4651      	mov	r1, sl
 800239c:	018a      	lsls	r2, r1, #6
 800239e:	4651      	mov	r1, sl
 80023a0:	ebb2 0801 	subs.w	r8, r2, r1
 80023a4:	4659      	mov	r1, fp
 80023a6:	eb63 0901 	sbc.w	r9, r3, r1
 80023aa:	f04f 0200 	mov.w	r2, #0
 80023ae:	f04f 0300 	mov.w	r3, #0
 80023b2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80023b6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80023ba:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80023be:	4690      	mov	r8, r2
 80023c0:	4699      	mov	r9, r3
 80023c2:	4623      	mov	r3, r4
 80023c4:	eb18 0303 	adds.w	r3, r8, r3
 80023c8:	60bb      	str	r3, [r7, #8]
 80023ca:	462b      	mov	r3, r5
 80023cc:	eb49 0303 	adc.w	r3, r9, r3
 80023d0:	60fb      	str	r3, [r7, #12]
 80023d2:	f04f 0200 	mov.w	r2, #0
 80023d6:	f04f 0300 	mov.w	r3, #0
 80023da:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80023de:	4629      	mov	r1, r5
 80023e0:	024b      	lsls	r3, r1, #9
 80023e2:	4621      	mov	r1, r4
 80023e4:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80023e8:	4621      	mov	r1, r4
 80023ea:	024a      	lsls	r2, r1, #9
 80023ec:	4610      	mov	r0, r2
 80023ee:	4619      	mov	r1, r3
 80023f0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80023f2:	2200      	movs	r2, #0
 80023f4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80023f6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80023f8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80023fc:	f7fd ff48 	bl	8000290 <__aeabi_uldivmod>
 8002400:	4602      	mov	r2, r0
 8002402:	460b      	mov	r3, r1
 8002404:	4613      	mov	r3, r2
 8002406:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002408:	e058      	b.n	80024bc <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800240a:	4b38      	ldr	r3, [pc, #224]	@ (80024ec <HAL_RCC_GetSysClockFreq+0x200>)
 800240c:	685b      	ldr	r3, [r3, #4]
 800240e:	099b      	lsrs	r3, r3, #6
 8002410:	2200      	movs	r2, #0
 8002412:	4618      	mov	r0, r3
 8002414:	4611      	mov	r1, r2
 8002416:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800241a:	623b      	str	r3, [r7, #32]
 800241c:	2300      	movs	r3, #0
 800241e:	627b      	str	r3, [r7, #36]	@ 0x24
 8002420:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002424:	4642      	mov	r2, r8
 8002426:	464b      	mov	r3, r9
 8002428:	f04f 0000 	mov.w	r0, #0
 800242c:	f04f 0100 	mov.w	r1, #0
 8002430:	0159      	lsls	r1, r3, #5
 8002432:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002436:	0150      	lsls	r0, r2, #5
 8002438:	4602      	mov	r2, r0
 800243a:	460b      	mov	r3, r1
 800243c:	4641      	mov	r1, r8
 800243e:	ebb2 0a01 	subs.w	sl, r2, r1
 8002442:	4649      	mov	r1, r9
 8002444:	eb63 0b01 	sbc.w	fp, r3, r1
 8002448:	f04f 0200 	mov.w	r2, #0
 800244c:	f04f 0300 	mov.w	r3, #0
 8002450:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002454:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002458:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800245c:	ebb2 040a 	subs.w	r4, r2, sl
 8002460:	eb63 050b 	sbc.w	r5, r3, fp
 8002464:	f04f 0200 	mov.w	r2, #0
 8002468:	f04f 0300 	mov.w	r3, #0
 800246c:	00eb      	lsls	r3, r5, #3
 800246e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002472:	00e2      	lsls	r2, r4, #3
 8002474:	4614      	mov	r4, r2
 8002476:	461d      	mov	r5, r3
 8002478:	4643      	mov	r3, r8
 800247a:	18e3      	adds	r3, r4, r3
 800247c:	603b      	str	r3, [r7, #0]
 800247e:	464b      	mov	r3, r9
 8002480:	eb45 0303 	adc.w	r3, r5, r3
 8002484:	607b      	str	r3, [r7, #4]
 8002486:	f04f 0200 	mov.w	r2, #0
 800248a:	f04f 0300 	mov.w	r3, #0
 800248e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002492:	4629      	mov	r1, r5
 8002494:	028b      	lsls	r3, r1, #10
 8002496:	4621      	mov	r1, r4
 8002498:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800249c:	4621      	mov	r1, r4
 800249e:	028a      	lsls	r2, r1, #10
 80024a0:	4610      	mov	r0, r2
 80024a2:	4619      	mov	r1, r3
 80024a4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80024a6:	2200      	movs	r2, #0
 80024a8:	61bb      	str	r3, [r7, #24]
 80024aa:	61fa      	str	r2, [r7, #28]
 80024ac:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80024b0:	f7fd feee 	bl	8000290 <__aeabi_uldivmod>
 80024b4:	4602      	mov	r2, r0
 80024b6:	460b      	mov	r3, r1
 80024b8:	4613      	mov	r3, r2
 80024ba:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80024bc:	4b0b      	ldr	r3, [pc, #44]	@ (80024ec <HAL_RCC_GetSysClockFreq+0x200>)
 80024be:	685b      	ldr	r3, [r3, #4]
 80024c0:	0c1b      	lsrs	r3, r3, #16
 80024c2:	f003 0303 	and.w	r3, r3, #3
 80024c6:	3301      	adds	r3, #1
 80024c8:	005b      	lsls	r3, r3, #1
 80024ca:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 80024cc:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80024ce:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80024d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80024d4:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80024d6:	e002      	b.n	80024de <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80024d8:	4b05      	ldr	r3, [pc, #20]	@ (80024f0 <HAL_RCC_GetSysClockFreq+0x204>)
 80024da:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80024dc:	bf00      	nop
    }
  }
  return sysclockfreq;
 80024de:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80024e0:	4618      	mov	r0, r3
 80024e2:	3750      	adds	r7, #80	@ 0x50
 80024e4:	46bd      	mov	sp, r7
 80024e6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80024ea:	bf00      	nop
 80024ec:	40023800 	.word	0x40023800
 80024f0:	00f42400 	.word	0x00f42400
 80024f4:	007a1200 	.word	0x007a1200

080024f8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80024f8:	b480      	push	{r7}
 80024fa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80024fc:	4b03      	ldr	r3, [pc, #12]	@ (800250c <HAL_RCC_GetHCLKFreq+0x14>)
 80024fe:	681b      	ldr	r3, [r3, #0]
}
 8002500:	4618      	mov	r0, r3
 8002502:	46bd      	mov	sp, r7
 8002504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002508:	4770      	bx	lr
 800250a:	bf00      	nop
 800250c:	2000000c 	.word	0x2000000c

08002510 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002510:	b580      	push	{r7, lr}
 8002512:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002514:	f7ff fff0 	bl	80024f8 <HAL_RCC_GetHCLKFreq>
 8002518:	4602      	mov	r2, r0
 800251a:	4b05      	ldr	r3, [pc, #20]	@ (8002530 <HAL_RCC_GetPCLK1Freq+0x20>)
 800251c:	689b      	ldr	r3, [r3, #8]
 800251e:	0a9b      	lsrs	r3, r3, #10
 8002520:	f003 0307 	and.w	r3, r3, #7
 8002524:	4903      	ldr	r1, [pc, #12]	@ (8002534 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002526:	5ccb      	ldrb	r3, [r1, r3]
 8002528:	fa22 f303 	lsr.w	r3, r2, r3
}
 800252c:	4618      	mov	r0, r3
 800252e:	bd80      	pop	{r7, pc}
 8002530:	40023800 	.word	0x40023800
 8002534:	08004dd4 	.word	0x08004dd4

08002538 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002538:	b580      	push	{r7, lr}
 800253a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800253c:	f7ff ffdc 	bl	80024f8 <HAL_RCC_GetHCLKFreq>
 8002540:	4602      	mov	r2, r0
 8002542:	4b05      	ldr	r3, [pc, #20]	@ (8002558 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002544:	689b      	ldr	r3, [r3, #8]
 8002546:	0b5b      	lsrs	r3, r3, #13
 8002548:	f003 0307 	and.w	r3, r3, #7
 800254c:	4903      	ldr	r1, [pc, #12]	@ (800255c <HAL_RCC_GetPCLK2Freq+0x24>)
 800254e:	5ccb      	ldrb	r3, [r1, r3]
 8002550:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002554:	4618      	mov	r0, r3
 8002556:	bd80      	pop	{r7, pc}
 8002558:	40023800 	.word	0x40023800
 800255c:	08004dd4 	.word	0x08004dd4

08002560 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002560:	b480      	push	{r7}
 8002562:	b085      	sub	sp, #20
 8002564:	af00      	add	r7, sp, #0
 8002566:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800256e:	b2db      	uxtb	r3, r3
 8002570:	2b01      	cmp	r3, #1
 8002572:	d001      	beq.n	8002578 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002574:	2301      	movs	r3, #1
 8002576:	e044      	b.n	8002602 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	2202      	movs	r2, #2
 800257c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	68da      	ldr	r2, [r3, #12]
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	f042 0201 	orr.w	r2, r2, #1
 800258e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	4a1e      	ldr	r2, [pc, #120]	@ (8002610 <HAL_TIM_Base_Start_IT+0xb0>)
 8002596:	4293      	cmp	r3, r2
 8002598:	d018      	beq.n	80025cc <HAL_TIM_Base_Start_IT+0x6c>
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80025a2:	d013      	beq.n	80025cc <HAL_TIM_Base_Start_IT+0x6c>
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	4a1a      	ldr	r2, [pc, #104]	@ (8002614 <HAL_TIM_Base_Start_IT+0xb4>)
 80025aa:	4293      	cmp	r3, r2
 80025ac:	d00e      	beq.n	80025cc <HAL_TIM_Base_Start_IT+0x6c>
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	4a19      	ldr	r2, [pc, #100]	@ (8002618 <HAL_TIM_Base_Start_IT+0xb8>)
 80025b4:	4293      	cmp	r3, r2
 80025b6:	d009      	beq.n	80025cc <HAL_TIM_Base_Start_IT+0x6c>
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	4a17      	ldr	r2, [pc, #92]	@ (800261c <HAL_TIM_Base_Start_IT+0xbc>)
 80025be:	4293      	cmp	r3, r2
 80025c0:	d004      	beq.n	80025cc <HAL_TIM_Base_Start_IT+0x6c>
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	4a16      	ldr	r2, [pc, #88]	@ (8002620 <HAL_TIM_Base_Start_IT+0xc0>)
 80025c8:	4293      	cmp	r3, r2
 80025ca:	d111      	bne.n	80025f0 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	689b      	ldr	r3, [r3, #8]
 80025d2:	f003 0307 	and.w	r3, r3, #7
 80025d6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80025d8:	68fb      	ldr	r3, [r7, #12]
 80025da:	2b06      	cmp	r3, #6
 80025dc:	d010      	beq.n	8002600 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	681a      	ldr	r2, [r3, #0]
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	f042 0201 	orr.w	r2, r2, #1
 80025ec:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80025ee:	e007      	b.n	8002600 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	681a      	ldr	r2, [r3, #0]
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	f042 0201 	orr.w	r2, r2, #1
 80025fe:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002600:	2300      	movs	r3, #0
}
 8002602:	4618      	mov	r0, r3
 8002604:	3714      	adds	r7, #20
 8002606:	46bd      	mov	sp, r7
 8002608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800260c:	4770      	bx	lr
 800260e:	bf00      	nop
 8002610:	40010000 	.word	0x40010000
 8002614:	40000400 	.word	0x40000400
 8002618:	40000800 	.word	0x40000800
 800261c:	40000c00 	.word	0x40000c00
 8002620:	40014000 	.word	0x40014000

08002624 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002624:	b580      	push	{r7, lr}
 8002626:	b082      	sub	sp, #8
 8002628:	af00      	add	r7, sp, #0
 800262a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	2b00      	cmp	r3, #0
 8002630:	d101      	bne.n	8002636 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8002632:	2301      	movs	r3, #1
 8002634:	e041      	b.n	80026ba <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800263c:	b2db      	uxtb	r3, r3
 800263e:	2b00      	cmp	r3, #0
 8002640:	d106      	bne.n	8002650 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	2200      	movs	r2, #0
 8002646:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800264a:	6878      	ldr	r0, [r7, #4]
 800264c:	f7fe fd3e 	bl	80010cc <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	2202      	movs	r2, #2
 8002654:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	681a      	ldr	r2, [r3, #0]
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	3304      	adds	r3, #4
 8002660:	4619      	mov	r1, r3
 8002662:	4610      	mov	r0, r2
 8002664:	f000 fab8 	bl	8002bd8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	2201      	movs	r2, #1
 800266c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	2201      	movs	r2, #1
 8002674:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	2201      	movs	r2, #1
 800267c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	2201      	movs	r2, #1
 8002684:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	2201      	movs	r2, #1
 800268c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	2201      	movs	r2, #1
 8002694:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	2201      	movs	r2, #1
 800269c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	2201      	movs	r2, #1
 80026a4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	2201      	movs	r2, #1
 80026ac:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	2201      	movs	r2, #1
 80026b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80026b8:	2300      	movs	r3, #0
}
 80026ba:	4618      	mov	r0, r3
 80026bc:	3708      	adds	r7, #8
 80026be:	46bd      	mov	sp, r7
 80026c0:	bd80      	pop	{r7, pc}
	...

080026c4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80026c4:	b580      	push	{r7, lr}
 80026c6:	b084      	sub	sp, #16
 80026c8:	af00      	add	r7, sp, #0
 80026ca:	6078      	str	r0, [r7, #4]
 80026cc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80026ce:	683b      	ldr	r3, [r7, #0]
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	d109      	bne.n	80026e8 <HAL_TIM_PWM_Start+0x24>
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80026da:	b2db      	uxtb	r3, r3
 80026dc:	2b01      	cmp	r3, #1
 80026de:	bf14      	ite	ne
 80026e0:	2301      	movne	r3, #1
 80026e2:	2300      	moveq	r3, #0
 80026e4:	b2db      	uxtb	r3, r3
 80026e6:	e022      	b.n	800272e <HAL_TIM_PWM_Start+0x6a>
 80026e8:	683b      	ldr	r3, [r7, #0]
 80026ea:	2b04      	cmp	r3, #4
 80026ec:	d109      	bne.n	8002702 <HAL_TIM_PWM_Start+0x3e>
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80026f4:	b2db      	uxtb	r3, r3
 80026f6:	2b01      	cmp	r3, #1
 80026f8:	bf14      	ite	ne
 80026fa:	2301      	movne	r3, #1
 80026fc:	2300      	moveq	r3, #0
 80026fe:	b2db      	uxtb	r3, r3
 8002700:	e015      	b.n	800272e <HAL_TIM_PWM_Start+0x6a>
 8002702:	683b      	ldr	r3, [r7, #0]
 8002704:	2b08      	cmp	r3, #8
 8002706:	d109      	bne.n	800271c <HAL_TIM_PWM_Start+0x58>
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800270e:	b2db      	uxtb	r3, r3
 8002710:	2b01      	cmp	r3, #1
 8002712:	bf14      	ite	ne
 8002714:	2301      	movne	r3, #1
 8002716:	2300      	moveq	r3, #0
 8002718:	b2db      	uxtb	r3, r3
 800271a:	e008      	b.n	800272e <HAL_TIM_PWM_Start+0x6a>
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002722:	b2db      	uxtb	r3, r3
 8002724:	2b01      	cmp	r3, #1
 8002726:	bf14      	ite	ne
 8002728:	2301      	movne	r3, #1
 800272a:	2300      	moveq	r3, #0
 800272c:	b2db      	uxtb	r3, r3
 800272e:	2b00      	cmp	r3, #0
 8002730:	d001      	beq.n	8002736 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8002732:	2301      	movs	r3, #1
 8002734:	e068      	b.n	8002808 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002736:	683b      	ldr	r3, [r7, #0]
 8002738:	2b00      	cmp	r3, #0
 800273a:	d104      	bne.n	8002746 <HAL_TIM_PWM_Start+0x82>
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	2202      	movs	r2, #2
 8002740:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002744:	e013      	b.n	800276e <HAL_TIM_PWM_Start+0xaa>
 8002746:	683b      	ldr	r3, [r7, #0]
 8002748:	2b04      	cmp	r3, #4
 800274a:	d104      	bne.n	8002756 <HAL_TIM_PWM_Start+0x92>
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	2202      	movs	r2, #2
 8002750:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002754:	e00b      	b.n	800276e <HAL_TIM_PWM_Start+0xaa>
 8002756:	683b      	ldr	r3, [r7, #0]
 8002758:	2b08      	cmp	r3, #8
 800275a:	d104      	bne.n	8002766 <HAL_TIM_PWM_Start+0xa2>
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	2202      	movs	r2, #2
 8002760:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002764:	e003      	b.n	800276e <HAL_TIM_PWM_Start+0xaa>
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	2202      	movs	r2, #2
 800276a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	2201      	movs	r2, #1
 8002774:	6839      	ldr	r1, [r7, #0]
 8002776:	4618      	mov	r0, r3
 8002778:	f000 fc40 	bl	8002ffc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	4a23      	ldr	r2, [pc, #140]	@ (8002810 <HAL_TIM_PWM_Start+0x14c>)
 8002782:	4293      	cmp	r3, r2
 8002784:	d107      	bne.n	8002796 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002794:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	4a1d      	ldr	r2, [pc, #116]	@ (8002810 <HAL_TIM_PWM_Start+0x14c>)
 800279c:	4293      	cmp	r3, r2
 800279e:	d018      	beq.n	80027d2 <HAL_TIM_PWM_Start+0x10e>
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80027a8:	d013      	beq.n	80027d2 <HAL_TIM_PWM_Start+0x10e>
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	4a19      	ldr	r2, [pc, #100]	@ (8002814 <HAL_TIM_PWM_Start+0x150>)
 80027b0:	4293      	cmp	r3, r2
 80027b2:	d00e      	beq.n	80027d2 <HAL_TIM_PWM_Start+0x10e>
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	4a17      	ldr	r2, [pc, #92]	@ (8002818 <HAL_TIM_PWM_Start+0x154>)
 80027ba:	4293      	cmp	r3, r2
 80027bc:	d009      	beq.n	80027d2 <HAL_TIM_PWM_Start+0x10e>
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	4a16      	ldr	r2, [pc, #88]	@ (800281c <HAL_TIM_PWM_Start+0x158>)
 80027c4:	4293      	cmp	r3, r2
 80027c6:	d004      	beq.n	80027d2 <HAL_TIM_PWM_Start+0x10e>
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	4a14      	ldr	r2, [pc, #80]	@ (8002820 <HAL_TIM_PWM_Start+0x15c>)
 80027ce:	4293      	cmp	r3, r2
 80027d0:	d111      	bne.n	80027f6 <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	689b      	ldr	r3, [r3, #8]
 80027d8:	f003 0307 	and.w	r3, r3, #7
 80027dc:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80027de:	68fb      	ldr	r3, [r7, #12]
 80027e0:	2b06      	cmp	r3, #6
 80027e2:	d010      	beq.n	8002806 <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	681a      	ldr	r2, [r3, #0]
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	f042 0201 	orr.w	r2, r2, #1
 80027f2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80027f4:	e007      	b.n	8002806 <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	681a      	ldr	r2, [r3, #0]
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	f042 0201 	orr.w	r2, r2, #1
 8002804:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002806:	2300      	movs	r3, #0
}
 8002808:	4618      	mov	r0, r3
 800280a:	3710      	adds	r7, #16
 800280c:	46bd      	mov	sp, r7
 800280e:	bd80      	pop	{r7, pc}
 8002810:	40010000 	.word	0x40010000
 8002814:	40000400 	.word	0x40000400
 8002818:	40000800 	.word	0x40000800
 800281c:	40000c00 	.word	0x40000c00
 8002820:	40014000 	.word	0x40014000

08002824 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002824:	b580      	push	{r7, lr}
 8002826:	b084      	sub	sp, #16
 8002828:	af00      	add	r7, sp, #0
 800282a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	68db      	ldr	r3, [r3, #12]
 8002832:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	691b      	ldr	r3, [r3, #16]
 800283a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800283c:	68bb      	ldr	r3, [r7, #8]
 800283e:	f003 0302 	and.w	r3, r3, #2
 8002842:	2b00      	cmp	r3, #0
 8002844:	d020      	beq.n	8002888 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8002846:	68fb      	ldr	r3, [r7, #12]
 8002848:	f003 0302 	and.w	r3, r3, #2
 800284c:	2b00      	cmp	r3, #0
 800284e:	d01b      	beq.n	8002888 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	f06f 0202 	mvn.w	r2, #2
 8002858:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	2201      	movs	r2, #1
 800285e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	699b      	ldr	r3, [r3, #24]
 8002866:	f003 0303 	and.w	r3, r3, #3
 800286a:	2b00      	cmp	r3, #0
 800286c:	d003      	beq.n	8002876 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800286e:	6878      	ldr	r0, [r7, #4]
 8002870:	f000 f994 	bl	8002b9c <HAL_TIM_IC_CaptureCallback>
 8002874:	e005      	b.n	8002882 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002876:	6878      	ldr	r0, [r7, #4]
 8002878:	f000 f986 	bl	8002b88 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800287c:	6878      	ldr	r0, [r7, #4]
 800287e:	f000 f997 	bl	8002bb0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	2200      	movs	r2, #0
 8002886:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002888:	68bb      	ldr	r3, [r7, #8]
 800288a:	f003 0304 	and.w	r3, r3, #4
 800288e:	2b00      	cmp	r3, #0
 8002890:	d020      	beq.n	80028d4 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002892:	68fb      	ldr	r3, [r7, #12]
 8002894:	f003 0304 	and.w	r3, r3, #4
 8002898:	2b00      	cmp	r3, #0
 800289a:	d01b      	beq.n	80028d4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	f06f 0204 	mvn.w	r2, #4
 80028a4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	2202      	movs	r2, #2
 80028aa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	699b      	ldr	r3, [r3, #24]
 80028b2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	d003      	beq.n	80028c2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80028ba:	6878      	ldr	r0, [r7, #4]
 80028bc:	f000 f96e 	bl	8002b9c <HAL_TIM_IC_CaptureCallback>
 80028c0:	e005      	b.n	80028ce <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80028c2:	6878      	ldr	r0, [r7, #4]
 80028c4:	f000 f960 	bl	8002b88 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80028c8:	6878      	ldr	r0, [r7, #4]
 80028ca:	f000 f971 	bl	8002bb0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	2200      	movs	r2, #0
 80028d2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80028d4:	68bb      	ldr	r3, [r7, #8]
 80028d6:	f003 0308 	and.w	r3, r3, #8
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d020      	beq.n	8002920 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80028de:	68fb      	ldr	r3, [r7, #12]
 80028e0:	f003 0308 	and.w	r3, r3, #8
 80028e4:	2b00      	cmp	r3, #0
 80028e6:	d01b      	beq.n	8002920 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	f06f 0208 	mvn.w	r2, #8
 80028f0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	2204      	movs	r2, #4
 80028f6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	69db      	ldr	r3, [r3, #28]
 80028fe:	f003 0303 	and.w	r3, r3, #3
 8002902:	2b00      	cmp	r3, #0
 8002904:	d003      	beq.n	800290e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002906:	6878      	ldr	r0, [r7, #4]
 8002908:	f000 f948 	bl	8002b9c <HAL_TIM_IC_CaptureCallback>
 800290c:	e005      	b.n	800291a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800290e:	6878      	ldr	r0, [r7, #4]
 8002910:	f000 f93a 	bl	8002b88 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002914:	6878      	ldr	r0, [r7, #4]
 8002916:	f000 f94b 	bl	8002bb0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	2200      	movs	r2, #0
 800291e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002920:	68bb      	ldr	r3, [r7, #8]
 8002922:	f003 0310 	and.w	r3, r3, #16
 8002926:	2b00      	cmp	r3, #0
 8002928:	d020      	beq.n	800296c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	f003 0310 	and.w	r3, r3, #16
 8002930:	2b00      	cmp	r3, #0
 8002932:	d01b      	beq.n	800296c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	f06f 0210 	mvn.w	r2, #16
 800293c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	2208      	movs	r2, #8
 8002942:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	69db      	ldr	r3, [r3, #28]
 800294a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800294e:	2b00      	cmp	r3, #0
 8002950:	d003      	beq.n	800295a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002952:	6878      	ldr	r0, [r7, #4]
 8002954:	f000 f922 	bl	8002b9c <HAL_TIM_IC_CaptureCallback>
 8002958:	e005      	b.n	8002966 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800295a:	6878      	ldr	r0, [r7, #4]
 800295c:	f000 f914 	bl	8002b88 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002960:	6878      	ldr	r0, [r7, #4]
 8002962:	f000 f925 	bl	8002bb0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	2200      	movs	r2, #0
 800296a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800296c:	68bb      	ldr	r3, [r7, #8]
 800296e:	f003 0301 	and.w	r3, r3, #1
 8002972:	2b00      	cmp	r3, #0
 8002974:	d00c      	beq.n	8002990 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002976:	68fb      	ldr	r3, [r7, #12]
 8002978:	f003 0301 	and.w	r3, r3, #1
 800297c:	2b00      	cmp	r3, #0
 800297e:	d007      	beq.n	8002990 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	f06f 0201 	mvn.w	r2, #1
 8002988:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800298a:	6878      	ldr	r0, [r7, #4]
 800298c:	f7fe fb16 	bl	8000fbc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002990:	68bb      	ldr	r3, [r7, #8]
 8002992:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002996:	2b00      	cmp	r3, #0
 8002998:	d00c      	beq.n	80029b4 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800299a:	68fb      	ldr	r3, [r7, #12]
 800299c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	d007      	beq.n	80029b4 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80029ac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80029ae:	6878      	ldr	r0, [r7, #4]
 80029b0:	f000 fbc2 	bl	8003138 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80029b4:	68bb      	ldr	r3, [r7, #8]
 80029b6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	d00c      	beq.n	80029d8 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80029be:	68fb      	ldr	r3, [r7, #12]
 80029c0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	d007      	beq.n	80029d8 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80029d0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80029d2:	6878      	ldr	r0, [r7, #4]
 80029d4:	f000 f8f6 	bl	8002bc4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80029d8:	68bb      	ldr	r3, [r7, #8]
 80029da:	f003 0320 	and.w	r3, r3, #32
 80029de:	2b00      	cmp	r3, #0
 80029e0:	d00c      	beq.n	80029fc <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80029e2:	68fb      	ldr	r3, [r7, #12]
 80029e4:	f003 0320 	and.w	r3, r3, #32
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d007      	beq.n	80029fc <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	f06f 0220 	mvn.w	r2, #32
 80029f4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80029f6:	6878      	ldr	r0, [r7, #4]
 80029f8:	f000 fb94 	bl	8003124 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80029fc:	bf00      	nop
 80029fe:	3710      	adds	r7, #16
 8002a00:	46bd      	mov	sp, r7
 8002a02:	bd80      	pop	{r7, pc}

08002a04 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8002a04:	b580      	push	{r7, lr}
 8002a06:	b086      	sub	sp, #24
 8002a08:	af00      	add	r7, sp, #0
 8002a0a:	60f8      	str	r0, [r7, #12]
 8002a0c:	60b9      	str	r1, [r7, #8]
 8002a0e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002a10:	2300      	movs	r3, #0
 8002a12:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002a1a:	2b01      	cmp	r3, #1
 8002a1c:	d101      	bne.n	8002a22 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8002a1e:	2302      	movs	r3, #2
 8002a20:	e0ae      	b.n	8002b80 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8002a22:	68fb      	ldr	r3, [r7, #12]
 8002a24:	2201      	movs	r2, #1
 8002a26:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	2b0c      	cmp	r3, #12
 8002a2e:	f200 809f 	bhi.w	8002b70 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8002a32:	a201      	add	r2, pc, #4	@ (adr r2, 8002a38 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8002a34:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a38:	08002a6d 	.word	0x08002a6d
 8002a3c:	08002b71 	.word	0x08002b71
 8002a40:	08002b71 	.word	0x08002b71
 8002a44:	08002b71 	.word	0x08002b71
 8002a48:	08002aad 	.word	0x08002aad
 8002a4c:	08002b71 	.word	0x08002b71
 8002a50:	08002b71 	.word	0x08002b71
 8002a54:	08002b71 	.word	0x08002b71
 8002a58:	08002aef 	.word	0x08002aef
 8002a5c:	08002b71 	.word	0x08002b71
 8002a60:	08002b71 	.word	0x08002b71
 8002a64:	08002b71 	.word	0x08002b71
 8002a68:	08002b2f 	.word	0x08002b2f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	68b9      	ldr	r1, [r7, #8]
 8002a72:	4618      	mov	r0, r3
 8002a74:	f000 f936 	bl	8002ce4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002a78:	68fb      	ldr	r3, [r7, #12]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	699a      	ldr	r2, [r3, #24]
 8002a7e:	68fb      	ldr	r3, [r7, #12]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	f042 0208 	orr.w	r2, r2, #8
 8002a86:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	699a      	ldr	r2, [r3, #24]
 8002a8e:	68fb      	ldr	r3, [r7, #12]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	f022 0204 	bic.w	r2, r2, #4
 8002a96:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002a98:	68fb      	ldr	r3, [r7, #12]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	6999      	ldr	r1, [r3, #24]
 8002a9e:	68bb      	ldr	r3, [r7, #8]
 8002aa0:	691a      	ldr	r2, [r3, #16]
 8002aa2:	68fb      	ldr	r3, [r7, #12]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	430a      	orrs	r2, r1
 8002aa8:	619a      	str	r2, [r3, #24]
      break;
 8002aaa:	e064      	b.n	8002b76 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002aac:	68fb      	ldr	r3, [r7, #12]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	68b9      	ldr	r1, [r7, #8]
 8002ab2:	4618      	mov	r0, r3
 8002ab4:	f000 f97c 	bl	8002db0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	699a      	ldr	r2, [r3, #24]
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002ac6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002ac8:	68fb      	ldr	r3, [r7, #12]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	699a      	ldr	r2, [r3, #24]
 8002ace:	68fb      	ldr	r3, [r7, #12]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002ad6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	6999      	ldr	r1, [r3, #24]
 8002ade:	68bb      	ldr	r3, [r7, #8]
 8002ae0:	691b      	ldr	r3, [r3, #16]
 8002ae2:	021a      	lsls	r2, r3, #8
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	430a      	orrs	r2, r1
 8002aea:	619a      	str	r2, [r3, #24]
      break;
 8002aec:	e043      	b.n	8002b76 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	68b9      	ldr	r1, [r7, #8]
 8002af4:	4618      	mov	r0, r3
 8002af6:	f000 f9c7 	bl	8002e88 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002afa:	68fb      	ldr	r3, [r7, #12]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	69da      	ldr	r2, [r3, #28]
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	f042 0208 	orr.w	r2, r2, #8
 8002b08:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002b0a:	68fb      	ldr	r3, [r7, #12]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	69da      	ldr	r2, [r3, #28]
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	f022 0204 	bic.w	r2, r2, #4
 8002b18:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002b1a:	68fb      	ldr	r3, [r7, #12]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	69d9      	ldr	r1, [r3, #28]
 8002b20:	68bb      	ldr	r3, [r7, #8]
 8002b22:	691a      	ldr	r2, [r3, #16]
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	430a      	orrs	r2, r1
 8002b2a:	61da      	str	r2, [r3, #28]
      break;
 8002b2c:	e023      	b.n	8002b76 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002b2e:	68fb      	ldr	r3, [r7, #12]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	68b9      	ldr	r1, [r7, #8]
 8002b34:	4618      	mov	r0, r3
 8002b36:	f000 fa11 	bl	8002f5c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002b3a:	68fb      	ldr	r3, [r7, #12]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	69da      	ldr	r2, [r3, #28]
 8002b40:	68fb      	ldr	r3, [r7, #12]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002b48:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8002b4a:	68fb      	ldr	r3, [r7, #12]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	69da      	ldr	r2, [r3, #28]
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002b58:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	69d9      	ldr	r1, [r3, #28]
 8002b60:	68bb      	ldr	r3, [r7, #8]
 8002b62:	691b      	ldr	r3, [r3, #16]
 8002b64:	021a      	lsls	r2, r3, #8
 8002b66:	68fb      	ldr	r3, [r7, #12]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	430a      	orrs	r2, r1
 8002b6c:	61da      	str	r2, [r3, #28]
      break;
 8002b6e:	e002      	b.n	8002b76 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8002b70:	2301      	movs	r3, #1
 8002b72:	75fb      	strb	r3, [r7, #23]
      break;
 8002b74:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	2200      	movs	r2, #0
 8002b7a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8002b7e:	7dfb      	ldrb	r3, [r7, #23]
}
 8002b80:	4618      	mov	r0, r3
 8002b82:	3718      	adds	r7, #24
 8002b84:	46bd      	mov	sp, r7
 8002b86:	bd80      	pop	{r7, pc}

08002b88 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002b88:	b480      	push	{r7}
 8002b8a:	b083      	sub	sp, #12
 8002b8c:	af00      	add	r7, sp, #0
 8002b8e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002b90:	bf00      	nop
 8002b92:	370c      	adds	r7, #12
 8002b94:	46bd      	mov	sp, r7
 8002b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b9a:	4770      	bx	lr

08002b9c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002b9c:	b480      	push	{r7}
 8002b9e:	b083      	sub	sp, #12
 8002ba0:	af00      	add	r7, sp, #0
 8002ba2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002ba4:	bf00      	nop
 8002ba6:	370c      	adds	r7, #12
 8002ba8:	46bd      	mov	sp, r7
 8002baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bae:	4770      	bx	lr

08002bb0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002bb0:	b480      	push	{r7}
 8002bb2:	b083      	sub	sp, #12
 8002bb4:	af00      	add	r7, sp, #0
 8002bb6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002bb8:	bf00      	nop
 8002bba:	370c      	adds	r7, #12
 8002bbc:	46bd      	mov	sp, r7
 8002bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bc2:	4770      	bx	lr

08002bc4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002bc4:	b480      	push	{r7}
 8002bc6:	b083      	sub	sp, #12
 8002bc8:	af00      	add	r7, sp, #0
 8002bca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002bcc:	bf00      	nop
 8002bce:	370c      	adds	r7, #12
 8002bd0:	46bd      	mov	sp, r7
 8002bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bd6:	4770      	bx	lr

08002bd8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002bd8:	b480      	push	{r7}
 8002bda:	b085      	sub	sp, #20
 8002bdc:	af00      	add	r7, sp, #0
 8002bde:	6078      	str	r0, [r7, #4]
 8002be0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	4a37      	ldr	r2, [pc, #220]	@ (8002cc8 <TIM_Base_SetConfig+0xf0>)
 8002bec:	4293      	cmp	r3, r2
 8002bee:	d00f      	beq.n	8002c10 <TIM_Base_SetConfig+0x38>
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002bf6:	d00b      	beq.n	8002c10 <TIM_Base_SetConfig+0x38>
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	4a34      	ldr	r2, [pc, #208]	@ (8002ccc <TIM_Base_SetConfig+0xf4>)
 8002bfc:	4293      	cmp	r3, r2
 8002bfe:	d007      	beq.n	8002c10 <TIM_Base_SetConfig+0x38>
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	4a33      	ldr	r2, [pc, #204]	@ (8002cd0 <TIM_Base_SetConfig+0xf8>)
 8002c04:	4293      	cmp	r3, r2
 8002c06:	d003      	beq.n	8002c10 <TIM_Base_SetConfig+0x38>
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	4a32      	ldr	r2, [pc, #200]	@ (8002cd4 <TIM_Base_SetConfig+0xfc>)
 8002c0c:	4293      	cmp	r3, r2
 8002c0e:	d108      	bne.n	8002c22 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002c16:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002c18:	683b      	ldr	r3, [r7, #0]
 8002c1a:	685b      	ldr	r3, [r3, #4]
 8002c1c:	68fa      	ldr	r2, [r7, #12]
 8002c1e:	4313      	orrs	r3, r2
 8002c20:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	4a28      	ldr	r2, [pc, #160]	@ (8002cc8 <TIM_Base_SetConfig+0xf0>)
 8002c26:	4293      	cmp	r3, r2
 8002c28:	d01b      	beq.n	8002c62 <TIM_Base_SetConfig+0x8a>
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002c30:	d017      	beq.n	8002c62 <TIM_Base_SetConfig+0x8a>
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	4a25      	ldr	r2, [pc, #148]	@ (8002ccc <TIM_Base_SetConfig+0xf4>)
 8002c36:	4293      	cmp	r3, r2
 8002c38:	d013      	beq.n	8002c62 <TIM_Base_SetConfig+0x8a>
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	4a24      	ldr	r2, [pc, #144]	@ (8002cd0 <TIM_Base_SetConfig+0xf8>)
 8002c3e:	4293      	cmp	r3, r2
 8002c40:	d00f      	beq.n	8002c62 <TIM_Base_SetConfig+0x8a>
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	4a23      	ldr	r2, [pc, #140]	@ (8002cd4 <TIM_Base_SetConfig+0xfc>)
 8002c46:	4293      	cmp	r3, r2
 8002c48:	d00b      	beq.n	8002c62 <TIM_Base_SetConfig+0x8a>
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	4a22      	ldr	r2, [pc, #136]	@ (8002cd8 <TIM_Base_SetConfig+0x100>)
 8002c4e:	4293      	cmp	r3, r2
 8002c50:	d007      	beq.n	8002c62 <TIM_Base_SetConfig+0x8a>
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	4a21      	ldr	r2, [pc, #132]	@ (8002cdc <TIM_Base_SetConfig+0x104>)
 8002c56:	4293      	cmp	r3, r2
 8002c58:	d003      	beq.n	8002c62 <TIM_Base_SetConfig+0x8a>
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	4a20      	ldr	r2, [pc, #128]	@ (8002ce0 <TIM_Base_SetConfig+0x108>)
 8002c5e:	4293      	cmp	r3, r2
 8002c60:	d108      	bne.n	8002c74 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002c62:	68fb      	ldr	r3, [r7, #12]
 8002c64:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002c68:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002c6a:	683b      	ldr	r3, [r7, #0]
 8002c6c:	68db      	ldr	r3, [r3, #12]
 8002c6e:	68fa      	ldr	r2, [r7, #12]
 8002c70:	4313      	orrs	r3, r2
 8002c72:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002c7a:	683b      	ldr	r3, [r7, #0]
 8002c7c:	695b      	ldr	r3, [r3, #20]
 8002c7e:	4313      	orrs	r3, r2
 8002c80:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002c82:	683b      	ldr	r3, [r7, #0]
 8002c84:	689a      	ldr	r2, [r3, #8]
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002c8a:	683b      	ldr	r3, [r7, #0]
 8002c8c:	681a      	ldr	r2, [r3, #0]
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	4a0c      	ldr	r2, [pc, #48]	@ (8002cc8 <TIM_Base_SetConfig+0xf0>)
 8002c96:	4293      	cmp	r3, r2
 8002c98:	d103      	bne.n	8002ca2 <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002c9a:	683b      	ldr	r3, [r7, #0]
 8002c9c:	691a      	ldr	r2, [r3, #16]
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	f043 0204 	orr.w	r2, r3, #4
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	2201      	movs	r2, #1
 8002cb2:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	68fa      	ldr	r2, [r7, #12]
 8002cb8:	601a      	str	r2, [r3, #0]
}
 8002cba:	bf00      	nop
 8002cbc:	3714      	adds	r7, #20
 8002cbe:	46bd      	mov	sp, r7
 8002cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cc4:	4770      	bx	lr
 8002cc6:	bf00      	nop
 8002cc8:	40010000 	.word	0x40010000
 8002ccc:	40000400 	.word	0x40000400
 8002cd0:	40000800 	.word	0x40000800
 8002cd4:	40000c00 	.word	0x40000c00
 8002cd8:	40014000 	.word	0x40014000
 8002cdc:	40014400 	.word	0x40014400
 8002ce0:	40014800 	.word	0x40014800

08002ce4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002ce4:	b480      	push	{r7}
 8002ce6:	b087      	sub	sp, #28
 8002ce8:	af00      	add	r7, sp, #0
 8002cea:	6078      	str	r0, [r7, #4]
 8002cec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	6a1b      	ldr	r3, [r3, #32]
 8002cf2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	6a1b      	ldr	r3, [r3, #32]
 8002cf8:	f023 0201 	bic.w	r2, r3, #1
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	685b      	ldr	r3, [r3, #4]
 8002d04:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	699b      	ldr	r3, [r3, #24]
 8002d0a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002d12:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	f023 0303 	bic.w	r3, r3, #3
 8002d1a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002d1c:	683b      	ldr	r3, [r7, #0]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	68fa      	ldr	r2, [r7, #12]
 8002d22:	4313      	orrs	r3, r2
 8002d24:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8002d26:	697b      	ldr	r3, [r7, #20]
 8002d28:	f023 0302 	bic.w	r3, r3, #2
 8002d2c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8002d2e:	683b      	ldr	r3, [r7, #0]
 8002d30:	689b      	ldr	r3, [r3, #8]
 8002d32:	697a      	ldr	r2, [r7, #20]
 8002d34:	4313      	orrs	r3, r2
 8002d36:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	4a1c      	ldr	r2, [pc, #112]	@ (8002dac <TIM_OC1_SetConfig+0xc8>)
 8002d3c:	4293      	cmp	r3, r2
 8002d3e:	d10c      	bne.n	8002d5a <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8002d40:	697b      	ldr	r3, [r7, #20]
 8002d42:	f023 0308 	bic.w	r3, r3, #8
 8002d46:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8002d48:	683b      	ldr	r3, [r7, #0]
 8002d4a:	68db      	ldr	r3, [r3, #12]
 8002d4c:	697a      	ldr	r2, [r7, #20]
 8002d4e:	4313      	orrs	r3, r2
 8002d50:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8002d52:	697b      	ldr	r3, [r7, #20]
 8002d54:	f023 0304 	bic.w	r3, r3, #4
 8002d58:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	4a13      	ldr	r2, [pc, #76]	@ (8002dac <TIM_OC1_SetConfig+0xc8>)
 8002d5e:	4293      	cmp	r3, r2
 8002d60:	d111      	bne.n	8002d86 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8002d62:	693b      	ldr	r3, [r7, #16]
 8002d64:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002d68:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8002d6a:	693b      	ldr	r3, [r7, #16]
 8002d6c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8002d70:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8002d72:	683b      	ldr	r3, [r7, #0]
 8002d74:	695b      	ldr	r3, [r3, #20]
 8002d76:	693a      	ldr	r2, [r7, #16]
 8002d78:	4313      	orrs	r3, r2
 8002d7a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8002d7c:	683b      	ldr	r3, [r7, #0]
 8002d7e:	699b      	ldr	r3, [r3, #24]
 8002d80:	693a      	ldr	r2, [r7, #16]
 8002d82:	4313      	orrs	r3, r2
 8002d84:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	693a      	ldr	r2, [r7, #16]
 8002d8a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	68fa      	ldr	r2, [r7, #12]
 8002d90:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8002d92:	683b      	ldr	r3, [r7, #0]
 8002d94:	685a      	ldr	r2, [r3, #4]
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	697a      	ldr	r2, [r7, #20]
 8002d9e:	621a      	str	r2, [r3, #32]
}
 8002da0:	bf00      	nop
 8002da2:	371c      	adds	r7, #28
 8002da4:	46bd      	mov	sp, r7
 8002da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002daa:	4770      	bx	lr
 8002dac:	40010000 	.word	0x40010000

08002db0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002db0:	b480      	push	{r7}
 8002db2:	b087      	sub	sp, #28
 8002db4:	af00      	add	r7, sp, #0
 8002db6:	6078      	str	r0, [r7, #4]
 8002db8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	6a1b      	ldr	r3, [r3, #32]
 8002dbe:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	6a1b      	ldr	r3, [r3, #32]
 8002dc4:	f023 0210 	bic.w	r2, r3, #16
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	685b      	ldr	r3, [r3, #4]
 8002dd0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	699b      	ldr	r3, [r3, #24]
 8002dd6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002dde:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8002de0:	68fb      	ldr	r3, [r7, #12]
 8002de2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002de6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002de8:	683b      	ldr	r3, [r7, #0]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	021b      	lsls	r3, r3, #8
 8002dee:	68fa      	ldr	r2, [r7, #12]
 8002df0:	4313      	orrs	r3, r2
 8002df2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8002df4:	697b      	ldr	r3, [r7, #20]
 8002df6:	f023 0320 	bic.w	r3, r3, #32
 8002dfa:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8002dfc:	683b      	ldr	r3, [r7, #0]
 8002dfe:	689b      	ldr	r3, [r3, #8]
 8002e00:	011b      	lsls	r3, r3, #4
 8002e02:	697a      	ldr	r2, [r7, #20]
 8002e04:	4313      	orrs	r3, r2
 8002e06:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	4a1e      	ldr	r2, [pc, #120]	@ (8002e84 <TIM_OC2_SetConfig+0xd4>)
 8002e0c:	4293      	cmp	r3, r2
 8002e0e:	d10d      	bne.n	8002e2c <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8002e10:	697b      	ldr	r3, [r7, #20]
 8002e12:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002e16:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8002e18:	683b      	ldr	r3, [r7, #0]
 8002e1a:	68db      	ldr	r3, [r3, #12]
 8002e1c:	011b      	lsls	r3, r3, #4
 8002e1e:	697a      	ldr	r2, [r7, #20]
 8002e20:	4313      	orrs	r3, r2
 8002e22:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8002e24:	697b      	ldr	r3, [r7, #20]
 8002e26:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002e2a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	4a15      	ldr	r2, [pc, #84]	@ (8002e84 <TIM_OC2_SetConfig+0xd4>)
 8002e30:	4293      	cmp	r3, r2
 8002e32:	d113      	bne.n	8002e5c <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8002e34:	693b      	ldr	r3, [r7, #16]
 8002e36:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8002e3a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8002e3c:	693b      	ldr	r3, [r7, #16]
 8002e3e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8002e42:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8002e44:	683b      	ldr	r3, [r7, #0]
 8002e46:	695b      	ldr	r3, [r3, #20]
 8002e48:	009b      	lsls	r3, r3, #2
 8002e4a:	693a      	ldr	r2, [r7, #16]
 8002e4c:	4313      	orrs	r3, r2
 8002e4e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8002e50:	683b      	ldr	r3, [r7, #0]
 8002e52:	699b      	ldr	r3, [r3, #24]
 8002e54:	009b      	lsls	r3, r3, #2
 8002e56:	693a      	ldr	r2, [r7, #16]
 8002e58:	4313      	orrs	r3, r2
 8002e5a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	693a      	ldr	r2, [r7, #16]
 8002e60:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	68fa      	ldr	r2, [r7, #12]
 8002e66:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8002e68:	683b      	ldr	r3, [r7, #0]
 8002e6a:	685a      	ldr	r2, [r3, #4]
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	697a      	ldr	r2, [r7, #20]
 8002e74:	621a      	str	r2, [r3, #32]
}
 8002e76:	bf00      	nop
 8002e78:	371c      	adds	r7, #28
 8002e7a:	46bd      	mov	sp, r7
 8002e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e80:	4770      	bx	lr
 8002e82:	bf00      	nop
 8002e84:	40010000 	.word	0x40010000

08002e88 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002e88:	b480      	push	{r7}
 8002e8a:	b087      	sub	sp, #28
 8002e8c:	af00      	add	r7, sp, #0
 8002e8e:	6078      	str	r0, [r7, #4]
 8002e90:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	6a1b      	ldr	r3, [r3, #32]
 8002e96:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	6a1b      	ldr	r3, [r3, #32]
 8002e9c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	685b      	ldr	r3, [r3, #4]
 8002ea8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	69db      	ldr	r3, [r3, #28]
 8002eae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002eb6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	f023 0303 	bic.w	r3, r3, #3
 8002ebe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002ec0:	683b      	ldr	r3, [r7, #0]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	68fa      	ldr	r2, [r7, #12]
 8002ec6:	4313      	orrs	r3, r2
 8002ec8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8002eca:	697b      	ldr	r3, [r7, #20]
 8002ecc:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8002ed0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8002ed2:	683b      	ldr	r3, [r7, #0]
 8002ed4:	689b      	ldr	r3, [r3, #8]
 8002ed6:	021b      	lsls	r3, r3, #8
 8002ed8:	697a      	ldr	r2, [r7, #20]
 8002eda:	4313      	orrs	r3, r2
 8002edc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	4a1d      	ldr	r2, [pc, #116]	@ (8002f58 <TIM_OC3_SetConfig+0xd0>)
 8002ee2:	4293      	cmp	r3, r2
 8002ee4:	d10d      	bne.n	8002f02 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8002ee6:	697b      	ldr	r3, [r7, #20]
 8002ee8:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8002eec:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8002eee:	683b      	ldr	r3, [r7, #0]
 8002ef0:	68db      	ldr	r3, [r3, #12]
 8002ef2:	021b      	lsls	r3, r3, #8
 8002ef4:	697a      	ldr	r2, [r7, #20]
 8002ef6:	4313      	orrs	r3, r2
 8002ef8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8002efa:	697b      	ldr	r3, [r7, #20]
 8002efc:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8002f00:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	4a14      	ldr	r2, [pc, #80]	@ (8002f58 <TIM_OC3_SetConfig+0xd0>)
 8002f06:	4293      	cmp	r3, r2
 8002f08:	d113      	bne.n	8002f32 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8002f0a:	693b      	ldr	r3, [r7, #16]
 8002f0c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002f10:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8002f12:	693b      	ldr	r3, [r7, #16]
 8002f14:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8002f18:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8002f1a:	683b      	ldr	r3, [r7, #0]
 8002f1c:	695b      	ldr	r3, [r3, #20]
 8002f1e:	011b      	lsls	r3, r3, #4
 8002f20:	693a      	ldr	r2, [r7, #16]
 8002f22:	4313      	orrs	r3, r2
 8002f24:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8002f26:	683b      	ldr	r3, [r7, #0]
 8002f28:	699b      	ldr	r3, [r3, #24]
 8002f2a:	011b      	lsls	r3, r3, #4
 8002f2c:	693a      	ldr	r2, [r7, #16]
 8002f2e:	4313      	orrs	r3, r2
 8002f30:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	693a      	ldr	r2, [r7, #16]
 8002f36:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	68fa      	ldr	r2, [r7, #12]
 8002f3c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8002f3e:	683b      	ldr	r3, [r7, #0]
 8002f40:	685a      	ldr	r2, [r3, #4]
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	697a      	ldr	r2, [r7, #20]
 8002f4a:	621a      	str	r2, [r3, #32]
}
 8002f4c:	bf00      	nop
 8002f4e:	371c      	adds	r7, #28
 8002f50:	46bd      	mov	sp, r7
 8002f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f56:	4770      	bx	lr
 8002f58:	40010000 	.word	0x40010000

08002f5c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002f5c:	b480      	push	{r7}
 8002f5e:	b087      	sub	sp, #28
 8002f60:	af00      	add	r7, sp, #0
 8002f62:	6078      	str	r0, [r7, #4]
 8002f64:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	6a1b      	ldr	r3, [r3, #32]
 8002f6a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	6a1b      	ldr	r3, [r3, #32]
 8002f70:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	685b      	ldr	r3, [r3, #4]
 8002f7c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	69db      	ldr	r3, [r3, #28]
 8002f82:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8002f84:	68fb      	ldr	r3, [r7, #12]
 8002f86:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002f8a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002f92:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002f94:	683b      	ldr	r3, [r7, #0]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	021b      	lsls	r3, r3, #8
 8002f9a:	68fa      	ldr	r2, [r7, #12]
 8002f9c:	4313      	orrs	r3, r2
 8002f9e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8002fa0:	693b      	ldr	r3, [r7, #16]
 8002fa2:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8002fa6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8002fa8:	683b      	ldr	r3, [r7, #0]
 8002faa:	689b      	ldr	r3, [r3, #8]
 8002fac:	031b      	lsls	r3, r3, #12
 8002fae:	693a      	ldr	r2, [r7, #16]
 8002fb0:	4313      	orrs	r3, r2
 8002fb2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	4a10      	ldr	r2, [pc, #64]	@ (8002ff8 <TIM_OC4_SetConfig+0x9c>)
 8002fb8:	4293      	cmp	r3, r2
 8002fba:	d109      	bne.n	8002fd0 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8002fbc:	697b      	ldr	r3, [r7, #20]
 8002fbe:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002fc2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8002fc4:	683b      	ldr	r3, [r7, #0]
 8002fc6:	695b      	ldr	r3, [r3, #20]
 8002fc8:	019b      	lsls	r3, r3, #6
 8002fca:	697a      	ldr	r2, [r7, #20]
 8002fcc:	4313      	orrs	r3, r2
 8002fce:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	697a      	ldr	r2, [r7, #20]
 8002fd4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	68fa      	ldr	r2, [r7, #12]
 8002fda:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8002fdc:	683b      	ldr	r3, [r7, #0]
 8002fde:	685a      	ldr	r2, [r3, #4]
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	693a      	ldr	r2, [r7, #16]
 8002fe8:	621a      	str	r2, [r3, #32]
}
 8002fea:	bf00      	nop
 8002fec:	371c      	adds	r7, #28
 8002fee:	46bd      	mov	sp, r7
 8002ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ff4:	4770      	bx	lr
 8002ff6:	bf00      	nop
 8002ff8:	40010000 	.word	0x40010000

08002ffc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8002ffc:	b480      	push	{r7}
 8002ffe:	b087      	sub	sp, #28
 8003000:	af00      	add	r7, sp, #0
 8003002:	60f8      	str	r0, [r7, #12]
 8003004:	60b9      	str	r1, [r7, #8]
 8003006:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003008:	68bb      	ldr	r3, [r7, #8]
 800300a:	f003 031f 	and.w	r3, r3, #31
 800300e:	2201      	movs	r2, #1
 8003010:	fa02 f303 	lsl.w	r3, r2, r3
 8003014:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003016:	68fb      	ldr	r3, [r7, #12]
 8003018:	6a1a      	ldr	r2, [r3, #32]
 800301a:	697b      	ldr	r3, [r7, #20]
 800301c:	43db      	mvns	r3, r3
 800301e:	401a      	ands	r2, r3
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	6a1a      	ldr	r2, [r3, #32]
 8003028:	68bb      	ldr	r3, [r7, #8]
 800302a:	f003 031f 	and.w	r3, r3, #31
 800302e:	6879      	ldr	r1, [r7, #4]
 8003030:	fa01 f303 	lsl.w	r3, r1, r3
 8003034:	431a      	orrs	r2, r3
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	621a      	str	r2, [r3, #32]
}
 800303a:	bf00      	nop
 800303c:	371c      	adds	r7, #28
 800303e:	46bd      	mov	sp, r7
 8003040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003044:	4770      	bx	lr
	...

08003048 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003048:	b480      	push	{r7}
 800304a:	b085      	sub	sp, #20
 800304c:	af00      	add	r7, sp, #0
 800304e:	6078      	str	r0, [r7, #4]
 8003050:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003058:	2b01      	cmp	r3, #1
 800305a:	d101      	bne.n	8003060 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800305c:	2302      	movs	r3, #2
 800305e:	e050      	b.n	8003102 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	2201      	movs	r2, #1
 8003064:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	2202      	movs	r2, #2
 800306c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	685b      	ldr	r3, [r3, #4]
 8003076:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	689b      	ldr	r3, [r3, #8]
 800307e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003086:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003088:	683b      	ldr	r3, [r7, #0]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	68fa      	ldr	r2, [r7, #12]
 800308e:	4313      	orrs	r3, r2
 8003090:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	68fa      	ldr	r2, [r7, #12]
 8003098:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	4a1c      	ldr	r2, [pc, #112]	@ (8003110 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 80030a0:	4293      	cmp	r3, r2
 80030a2:	d018      	beq.n	80030d6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80030ac:	d013      	beq.n	80030d6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	4a18      	ldr	r2, [pc, #96]	@ (8003114 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 80030b4:	4293      	cmp	r3, r2
 80030b6:	d00e      	beq.n	80030d6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	4a16      	ldr	r2, [pc, #88]	@ (8003118 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 80030be:	4293      	cmp	r3, r2
 80030c0:	d009      	beq.n	80030d6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	4a15      	ldr	r2, [pc, #84]	@ (800311c <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 80030c8:	4293      	cmp	r3, r2
 80030ca:	d004      	beq.n	80030d6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	4a13      	ldr	r2, [pc, #76]	@ (8003120 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 80030d2:	4293      	cmp	r3, r2
 80030d4:	d10c      	bne.n	80030f0 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80030d6:	68bb      	ldr	r3, [r7, #8]
 80030d8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80030dc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80030de:	683b      	ldr	r3, [r7, #0]
 80030e0:	685b      	ldr	r3, [r3, #4]
 80030e2:	68ba      	ldr	r2, [r7, #8]
 80030e4:	4313      	orrs	r3, r2
 80030e6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	68ba      	ldr	r2, [r7, #8]
 80030ee:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	2201      	movs	r2, #1
 80030f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	2200      	movs	r2, #0
 80030fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003100:	2300      	movs	r3, #0
}
 8003102:	4618      	mov	r0, r3
 8003104:	3714      	adds	r7, #20
 8003106:	46bd      	mov	sp, r7
 8003108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800310c:	4770      	bx	lr
 800310e:	bf00      	nop
 8003110:	40010000 	.word	0x40010000
 8003114:	40000400 	.word	0x40000400
 8003118:	40000800 	.word	0x40000800
 800311c:	40000c00 	.word	0x40000c00
 8003120:	40014000 	.word	0x40014000

08003124 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003124:	b480      	push	{r7}
 8003126:	b083      	sub	sp, #12
 8003128:	af00      	add	r7, sp, #0
 800312a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800312c:	bf00      	nop
 800312e:	370c      	adds	r7, #12
 8003130:	46bd      	mov	sp, r7
 8003132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003136:	4770      	bx	lr

08003138 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003138:	b480      	push	{r7}
 800313a:	b083      	sub	sp, #12
 800313c:	af00      	add	r7, sp, #0
 800313e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003140:	bf00      	nop
 8003142:	370c      	adds	r7, #12
 8003144:	46bd      	mov	sp, r7
 8003146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800314a:	4770      	bx	lr

0800314c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800314c:	b580      	push	{r7, lr}
 800314e:	b082      	sub	sp, #8
 8003150:	af00      	add	r7, sp, #0
 8003152:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	2b00      	cmp	r3, #0
 8003158:	d101      	bne.n	800315e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800315a:	2301      	movs	r3, #1
 800315c:	e042      	b.n	80031e4 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003164:	b2db      	uxtb	r3, r3
 8003166:	2b00      	cmp	r3, #0
 8003168:	d106      	bne.n	8003178 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	2200      	movs	r2, #0
 800316e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003172:	6878      	ldr	r0, [r7, #4]
 8003174:	f7fe f846 	bl	8001204 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	2224      	movs	r2, #36	@ 0x24
 800317c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	68da      	ldr	r2, [r3, #12]
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800318e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003190:	6878      	ldr	r0, [r7, #4]
 8003192:	f000 f973 	bl	800347c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	691a      	ldr	r2, [r3, #16]
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80031a4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	695a      	ldr	r2, [r3, #20]
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80031b4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	68da      	ldr	r2, [r3, #12]
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80031c4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	2200      	movs	r2, #0
 80031ca:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	2220      	movs	r2, #32
 80031d0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	2220      	movs	r2, #32
 80031d8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	2200      	movs	r2, #0
 80031e0:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80031e2:	2300      	movs	r3, #0
}
 80031e4:	4618      	mov	r0, r3
 80031e6:	3708      	adds	r7, #8
 80031e8:	46bd      	mov	sp, r7
 80031ea:	bd80      	pop	{r7, pc}

080031ec <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80031ec:	b580      	push	{r7, lr}
 80031ee:	b08a      	sub	sp, #40	@ 0x28
 80031f0:	af02      	add	r7, sp, #8
 80031f2:	60f8      	str	r0, [r7, #12]
 80031f4:	60b9      	str	r1, [r7, #8]
 80031f6:	603b      	str	r3, [r7, #0]
 80031f8:	4613      	mov	r3, r2
 80031fa:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80031fc:	2300      	movs	r3, #0
 80031fe:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003206:	b2db      	uxtb	r3, r3
 8003208:	2b20      	cmp	r3, #32
 800320a:	d175      	bne.n	80032f8 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 800320c:	68bb      	ldr	r3, [r7, #8]
 800320e:	2b00      	cmp	r3, #0
 8003210:	d002      	beq.n	8003218 <HAL_UART_Transmit+0x2c>
 8003212:	88fb      	ldrh	r3, [r7, #6]
 8003214:	2b00      	cmp	r3, #0
 8003216:	d101      	bne.n	800321c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003218:	2301      	movs	r3, #1
 800321a:	e06e      	b.n	80032fa <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	2200      	movs	r2, #0
 8003220:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	2221      	movs	r2, #33	@ 0x21
 8003226:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800322a:	f7fe fa09 	bl	8001640 <HAL_GetTick>
 800322e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	88fa      	ldrh	r2, [r7, #6]
 8003234:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	88fa      	ldrh	r2, [r7, #6]
 800323a:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	689b      	ldr	r3, [r3, #8]
 8003240:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003244:	d108      	bne.n	8003258 <HAL_UART_Transmit+0x6c>
 8003246:	68fb      	ldr	r3, [r7, #12]
 8003248:	691b      	ldr	r3, [r3, #16]
 800324a:	2b00      	cmp	r3, #0
 800324c:	d104      	bne.n	8003258 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800324e:	2300      	movs	r3, #0
 8003250:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003252:	68bb      	ldr	r3, [r7, #8]
 8003254:	61bb      	str	r3, [r7, #24]
 8003256:	e003      	b.n	8003260 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003258:	68bb      	ldr	r3, [r7, #8]
 800325a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800325c:	2300      	movs	r3, #0
 800325e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003260:	e02e      	b.n	80032c0 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003262:	683b      	ldr	r3, [r7, #0]
 8003264:	9300      	str	r3, [sp, #0]
 8003266:	697b      	ldr	r3, [r7, #20]
 8003268:	2200      	movs	r2, #0
 800326a:	2180      	movs	r1, #128	@ 0x80
 800326c:	68f8      	ldr	r0, [r7, #12]
 800326e:	f000 f848 	bl	8003302 <UART_WaitOnFlagUntilTimeout>
 8003272:	4603      	mov	r3, r0
 8003274:	2b00      	cmp	r3, #0
 8003276:	d005      	beq.n	8003284 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	2220      	movs	r2, #32
 800327c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8003280:	2303      	movs	r3, #3
 8003282:	e03a      	b.n	80032fa <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8003284:	69fb      	ldr	r3, [r7, #28]
 8003286:	2b00      	cmp	r3, #0
 8003288:	d10b      	bne.n	80032a2 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800328a:	69bb      	ldr	r3, [r7, #24]
 800328c:	881b      	ldrh	r3, [r3, #0]
 800328e:	461a      	mov	r2, r3
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003298:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800329a:	69bb      	ldr	r3, [r7, #24]
 800329c:	3302      	adds	r3, #2
 800329e:	61bb      	str	r3, [r7, #24]
 80032a0:	e007      	b.n	80032b2 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80032a2:	69fb      	ldr	r3, [r7, #28]
 80032a4:	781a      	ldrb	r2, [r3, #0]
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80032ac:	69fb      	ldr	r3, [r7, #28]
 80032ae:	3301      	adds	r3, #1
 80032b0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80032b6:	b29b      	uxth	r3, r3
 80032b8:	3b01      	subs	r3, #1
 80032ba:	b29a      	uxth	r2, r3
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80032c4:	b29b      	uxth	r3, r3
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d1cb      	bne.n	8003262 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80032ca:	683b      	ldr	r3, [r7, #0]
 80032cc:	9300      	str	r3, [sp, #0]
 80032ce:	697b      	ldr	r3, [r7, #20]
 80032d0:	2200      	movs	r2, #0
 80032d2:	2140      	movs	r1, #64	@ 0x40
 80032d4:	68f8      	ldr	r0, [r7, #12]
 80032d6:	f000 f814 	bl	8003302 <UART_WaitOnFlagUntilTimeout>
 80032da:	4603      	mov	r3, r0
 80032dc:	2b00      	cmp	r3, #0
 80032de:	d005      	beq.n	80032ec <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	2220      	movs	r2, #32
 80032e4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80032e8:	2303      	movs	r3, #3
 80032ea:	e006      	b.n	80032fa <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	2220      	movs	r2, #32
 80032f0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80032f4:	2300      	movs	r3, #0
 80032f6:	e000      	b.n	80032fa <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80032f8:	2302      	movs	r3, #2
  }
}
 80032fa:	4618      	mov	r0, r3
 80032fc:	3720      	adds	r7, #32
 80032fe:	46bd      	mov	sp, r7
 8003300:	bd80      	pop	{r7, pc}

08003302 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003302:	b580      	push	{r7, lr}
 8003304:	b086      	sub	sp, #24
 8003306:	af00      	add	r7, sp, #0
 8003308:	60f8      	str	r0, [r7, #12]
 800330a:	60b9      	str	r1, [r7, #8]
 800330c:	603b      	str	r3, [r7, #0]
 800330e:	4613      	mov	r3, r2
 8003310:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003312:	e03b      	b.n	800338c <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003314:	6a3b      	ldr	r3, [r7, #32]
 8003316:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800331a:	d037      	beq.n	800338c <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800331c:	f7fe f990 	bl	8001640 <HAL_GetTick>
 8003320:	4602      	mov	r2, r0
 8003322:	683b      	ldr	r3, [r7, #0]
 8003324:	1ad3      	subs	r3, r2, r3
 8003326:	6a3a      	ldr	r2, [r7, #32]
 8003328:	429a      	cmp	r2, r3
 800332a:	d302      	bcc.n	8003332 <UART_WaitOnFlagUntilTimeout+0x30>
 800332c:	6a3b      	ldr	r3, [r7, #32]
 800332e:	2b00      	cmp	r3, #0
 8003330:	d101      	bne.n	8003336 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003332:	2303      	movs	r3, #3
 8003334:	e03a      	b.n	80033ac <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	68db      	ldr	r3, [r3, #12]
 800333c:	f003 0304 	and.w	r3, r3, #4
 8003340:	2b00      	cmp	r3, #0
 8003342:	d023      	beq.n	800338c <UART_WaitOnFlagUntilTimeout+0x8a>
 8003344:	68bb      	ldr	r3, [r7, #8]
 8003346:	2b80      	cmp	r3, #128	@ 0x80
 8003348:	d020      	beq.n	800338c <UART_WaitOnFlagUntilTimeout+0x8a>
 800334a:	68bb      	ldr	r3, [r7, #8]
 800334c:	2b40      	cmp	r3, #64	@ 0x40
 800334e:	d01d      	beq.n	800338c <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	f003 0308 	and.w	r3, r3, #8
 800335a:	2b08      	cmp	r3, #8
 800335c:	d116      	bne.n	800338c <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800335e:	2300      	movs	r3, #0
 8003360:	617b      	str	r3, [r7, #20]
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	617b      	str	r3, [r7, #20]
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	685b      	ldr	r3, [r3, #4]
 8003370:	617b      	str	r3, [r7, #20]
 8003372:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003374:	68f8      	ldr	r0, [r7, #12]
 8003376:	f000 f81d 	bl	80033b4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	2208      	movs	r2, #8
 800337e:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	2200      	movs	r2, #0
 8003384:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8003388:	2301      	movs	r3, #1
 800338a:	e00f      	b.n	80033ac <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	681a      	ldr	r2, [r3, #0]
 8003392:	68bb      	ldr	r3, [r7, #8]
 8003394:	4013      	ands	r3, r2
 8003396:	68ba      	ldr	r2, [r7, #8]
 8003398:	429a      	cmp	r2, r3
 800339a:	bf0c      	ite	eq
 800339c:	2301      	moveq	r3, #1
 800339e:	2300      	movne	r3, #0
 80033a0:	b2db      	uxtb	r3, r3
 80033a2:	461a      	mov	r2, r3
 80033a4:	79fb      	ldrb	r3, [r7, #7]
 80033a6:	429a      	cmp	r2, r3
 80033a8:	d0b4      	beq.n	8003314 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80033aa:	2300      	movs	r3, #0
}
 80033ac:	4618      	mov	r0, r3
 80033ae:	3718      	adds	r7, #24
 80033b0:	46bd      	mov	sp, r7
 80033b2:	bd80      	pop	{r7, pc}

080033b4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80033b4:	b480      	push	{r7}
 80033b6:	b095      	sub	sp, #84	@ 0x54
 80033b8:	af00      	add	r7, sp, #0
 80033ba:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	330c      	adds	r3, #12
 80033c2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80033c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80033c6:	e853 3f00 	ldrex	r3, [r3]
 80033ca:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80033cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80033ce:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80033d2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	330c      	adds	r3, #12
 80033da:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80033dc:	643a      	str	r2, [r7, #64]	@ 0x40
 80033de:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80033e0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80033e2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80033e4:	e841 2300 	strex	r3, r2, [r1]
 80033e8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80033ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80033ec:	2b00      	cmp	r3, #0
 80033ee:	d1e5      	bne.n	80033bc <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	3314      	adds	r3, #20
 80033f6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80033f8:	6a3b      	ldr	r3, [r7, #32]
 80033fa:	e853 3f00 	ldrex	r3, [r3]
 80033fe:	61fb      	str	r3, [r7, #28]
   return(result);
 8003400:	69fb      	ldr	r3, [r7, #28]
 8003402:	f023 0301 	bic.w	r3, r3, #1
 8003406:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	3314      	adds	r3, #20
 800340e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003410:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003412:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003414:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003416:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003418:	e841 2300 	strex	r3, r2, [r1]
 800341c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800341e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003420:	2b00      	cmp	r3, #0
 8003422:	d1e5      	bne.n	80033f0 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003428:	2b01      	cmp	r3, #1
 800342a:	d119      	bne.n	8003460 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	330c      	adds	r3, #12
 8003432:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	e853 3f00 	ldrex	r3, [r3]
 800343a:	60bb      	str	r3, [r7, #8]
   return(result);
 800343c:	68bb      	ldr	r3, [r7, #8]
 800343e:	f023 0310 	bic.w	r3, r3, #16
 8003442:	647b      	str	r3, [r7, #68]	@ 0x44
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	330c      	adds	r3, #12
 800344a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800344c:	61ba      	str	r2, [r7, #24]
 800344e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003450:	6979      	ldr	r1, [r7, #20]
 8003452:	69ba      	ldr	r2, [r7, #24]
 8003454:	e841 2300 	strex	r3, r2, [r1]
 8003458:	613b      	str	r3, [r7, #16]
   return(result);
 800345a:	693b      	ldr	r3, [r7, #16]
 800345c:	2b00      	cmp	r3, #0
 800345e:	d1e5      	bne.n	800342c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	2220      	movs	r2, #32
 8003464:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	2200      	movs	r2, #0
 800346c:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800346e:	bf00      	nop
 8003470:	3754      	adds	r7, #84	@ 0x54
 8003472:	46bd      	mov	sp, r7
 8003474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003478:	4770      	bx	lr
	...

0800347c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800347c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003480:	b0c0      	sub	sp, #256	@ 0x100
 8003482:	af00      	add	r7, sp, #0
 8003484:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003488:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	691b      	ldr	r3, [r3, #16]
 8003490:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8003494:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003498:	68d9      	ldr	r1, [r3, #12]
 800349a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800349e:	681a      	ldr	r2, [r3, #0]
 80034a0:	ea40 0301 	orr.w	r3, r0, r1
 80034a4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80034a6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80034aa:	689a      	ldr	r2, [r3, #8]
 80034ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80034b0:	691b      	ldr	r3, [r3, #16]
 80034b2:	431a      	orrs	r2, r3
 80034b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80034b8:	695b      	ldr	r3, [r3, #20]
 80034ba:	431a      	orrs	r2, r3
 80034bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80034c0:	69db      	ldr	r3, [r3, #28]
 80034c2:	4313      	orrs	r3, r2
 80034c4:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80034c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	68db      	ldr	r3, [r3, #12]
 80034d0:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80034d4:	f021 010c 	bic.w	r1, r1, #12
 80034d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80034dc:	681a      	ldr	r2, [r3, #0]
 80034de:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80034e2:	430b      	orrs	r3, r1
 80034e4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80034e6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	695b      	ldr	r3, [r3, #20]
 80034ee:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80034f2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80034f6:	6999      	ldr	r1, [r3, #24]
 80034f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80034fc:	681a      	ldr	r2, [r3, #0]
 80034fe:	ea40 0301 	orr.w	r3, r0, r1
 8003502:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003504:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003508:	681a      	ldr	r2, [r3, #0]
 800350a:	4b8f      	ldr	r3, [pc, #572]	@ (8003748 <UART_SetConfig+0x2cc>)
 800350c:	429a      	cmp	r2, r3
 800350e:	d005      	beq.n	800351c <UART_SetConfig+0xa0>
 8003510:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003514:	681a      	ldr	r2, [r3, #0]
 8003516:	4b8d      	ldr	r3, [pc, #564]	@ (800374c <UART_SetConfig+0x2d0>)
 8003518:	429a      	cmp	r2, r3
 800351a:	d104      	bne.n	8003526 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800351c:	f7ff f80c 	bl	8002538 <HAL_RCC_GetPCLK2Freq>
 8003520:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8003524:	e003      	b.n	800352e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003526:	f7fe fff3 	bl	8002510 <HAL_RCC_GetPCLK1Freq>
 800352a:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800352e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003532:	69db      	ldr	r3, [r3, #28]
 8003534:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003538:	f040 810c 	bne.w	8003754 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800353c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003540:	2200      	movs	r2, #0
 8003542:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8003546:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800354a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800354e:	4622      	mov	r2, r4
 8003550:	462b      	mov	r3, r5
 8003552:	1891      	adds	r1, r2, r2
 8003554:	65b9      	str	r1, [r7, #88]	@ 0x58
 8003556:	415b      	adcs	r3, r3
 8003558:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800355a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800355e:	4621      	mov	r1, r4
 8003560:	eb12 0801 	adds.w	r8, r2, r1
 8003564:	4629      	mov	r1, r5
 8003566:	eb43 0901 	adc.w	r9, r3, r1
 800356a:	f04f 0200 	mov.w	r2, #0
 800356e:	f04f 0300 	mov.w	r3, #0
 8003572:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003576:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800357a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800357e:	4690      	mov	r8, r2
 8003580:	4699      	mov	r9, r3
 8003582:	4623      	mov	r3, r4
 8003584:	eb18 0303 	adds.w	r3, r8, r3
 8003588:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800358c:	462b      	mov	r3, r5
 800358e:	eb49 0303 	adc.w	r3, r9, r3
 8003592:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8003596:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800359a:	685b      	ldr	r3, [r3, #4]
 800359c:	2200      	movs	r2, #0
 800359e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80035a2:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80035a6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80035aa:	460b      	mov	r3, r1
 80035ac:	18db      	adds	r3, r3, r3
 80035ae:	653b      	str	r3, [r7, #80]	@ 0x50
 80035b0:	4613      	mov	r3, r2
 80035b2:	eb42 0303 	adc.w	r3, r2, r3
 80035b6:	657b      	str	r3, [r7, #84]	@ 0x54
 80035b8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80035bc:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80035c0:	f7fc fe66 	bl	8000290 <__aeabi_uldivmod>
 80035c4:	4602      	mov	r2, r0
 80035c6:	460b      	mov	r3, r1
 80035c8:	4b61      	ldr	r3, [pc, #388]	@ (8003750 <UART_SetConfig+0x2d4>)
 80035ca:	fba3 2302 	umull	r2, r3, r3, r2
 80035ce:	095b      	lsrs	r3, r3, #5
 80035d0:	011c      	lsls	r4, r3, #4
 80035d2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80035d6:	2200      	movs	r2, #0
 80035d8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80035dc:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80035e0:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80035e4:	4642      	mov	r2, r8
 80035e6:	464b      	mov	r3, r9
 80035e8:	1891      	adds	r1, r2, r2
 80035ea:	64b9      	str	r1, [r7, #72]	@ 0x48
 80035ec:	415b      	adcs	r3, r3
 80035ee:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80035f0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80035f4:	4641      	mov	r1, r8
 80035f6:	eb12 0a01 	adds.w	sl, r2, r1
 80035fa:	4649      	mov	r1, r9
 80035fc:	eb43 0b01 	adc.w	fp, r3, r1
 8003600:	f04f 0200 	mov.w	r2, #0
 8003604:	f04f 0300 	mov.w	r3, #0
 8003608:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800360c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003610:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003614:	4692      	mov	sl, r2
 8003616:	469b      	mov	fp, r3
 8003618:	4643      	mov	r3, r8
 800361a:	eb1a 0303 	adds.w	r3, sl, r3
 800361e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003622:	464b      	mov	r3, r9
 8003624:	eb4b 0303 	adc.w	r3, fp, r3
 8003628:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800362c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003630:	685b      	ldr	r3, [r3, #4]
 8003632:	2200      	movs	r2, #0
 8003634:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003638:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800363c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8003640:	460b      	mov	r3, r1
 8003642:	18db      	adds	r3, r3, r3
 8003644:	643b      	str	r3, [r7, #64]	@ 0x40
 8003646:	4613      	mov	r3, r2
 8003648:	eb42 0303 	adc.w	r3, r2, r3
 800364c:	647b      	str	r3, [r7, #68]	@ 0x44
 800364e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8003652:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8003656:	f7fc fe1b 	bl	8000290 <__aeabi_uldivmod>
 800365a:	4602      	mov	r2, r0
 800365c:	460b      	mov	r3, r1
 800365e:	4611      	mov	r1, r2
 8003660:	4b3b      	ldr	r3, [pc, #236]	@ (8003750 <UART_SetConfig+0x2d4>)
 8003662:	fba3 2301 	umull	r2, r3, r3, r1
 8003666:	095b      	lsrs	r3, r3, #5
 8003668:	2264      	movs	r2, #100	@ 0x64
 800366a:	fb02 f303 	mul.w	r3, r2, r3
 800366e:	1acb      	subs	r3, r1, r3
 8003670:	00db      	lsls	r3, r3, #3
 8003672:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8003676:	4b36      	ldr	r3, [pc, #216]	@ (8003750 <UART_SetConfig+0x2d4>)
 8003678:	fba3 2302 	umull	r2, r3, r3, r2
 800367c:	095b      	lsrs	r3, r3, #5
 800367e:	005b      	lsls	r3, r3, #1
 8003680:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8003684:	441c      	add	r4, r3
 8003686:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800368a:	2200      	movs	r2, #0
 800368c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003690:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8003694:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8003698:	4642      	mov	r2, r8
 800369a:	464b      	mov	r3, r9
 800369c:	1891      	adds	r1, r2, r2
 800369e:	63b9      	str	r1, [r7, #56]	@ 0x38
 80036a0:	415b      	adcs	r3, r3
 80036a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80036a4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80036a8:	4641      	mov	r1, r8
 80036aa:	1851      	adds	r1, r2, r1
 80036ac:	6339      	str	r1, [r7, #48]	@ 0x30
 80036ae:	4649      	mov	r1, r9
 80036b0:	414b      	adcs	r3, r1
 80036b2:	637b      	str	r3, [r7, #52]	@ 0x34
 80036b4:	f04f 0200 	mov.w	r2, #0
 80036b8:	f04f 0300 	mov.w	r3, #0
 80036bc:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80036c0:	4659      	mov	r1, fp
 80036c2:	00cb      	lsls	r3, r1, #3
 80036c4:	4651      	mov	r1, sl
 80036c6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80036ca:	4651      	mov	r1, sl
 80036cc:	00ca      	lsls	r2, r1, #3
 80036ce:	4610      	mov	r0, r2
 80036d0:	4619      	mov	r1, r3
 80036d2:	4603      	mov	r3, r0
 80036d4:	4642      	mov	r2, r8
 80036d6:	189b      	adds	r3, r3, r2
 80036d8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80036dc:	464b      	mov	r3, r9
 80036de:	460a      	mov	r2, r1
 80036e0:	eb42 0303 	adc.w	r3, r2, r3
 80036e4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80036e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80036ec:	685b      	ldr	r3, [r3, #4]
 80036ee:	2200      	movs	r2, #0
 80036f0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80036f4:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80036f8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80036fc:	460b      	mov	r3, r1
 80036fe:	18db      	adds	r3, r3, r3
 8003700:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003702:	4613      	mov	r3, r2
 8003704:	eb42 0303 	adc.w	r3, r2, r3
 8003708:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800370a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800370e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8003712:	f7fc fdbd 	bl	8000290 <__aeabi_uldivmod>
 8003716:	4602      	mov	r2, r0
 8003718:	460b      	mov	r3, r1
 800371a:	4b0d      	ldr	r3, [pc, #52]	@ (8003750 <UART_SetConfig+0x2d4>)
 800371c:	fba3 1302 	umull	r1, r3, r3, r2
 8003720:	095b      	lsrs	r3, r3, #5
 8003722:	2164      	movs	r1, #100	@ 0x64
 8003724:	fb01 f303 	mul.w	r3, r1, r3
 8003728:	1ad3      	subs	r3, r2, r3
 800372a:	00db      	lsls	r3, r3, #3
 800372c:	3332      	adds	r3, #50	@ 0x32
 800372e:	4a08      	ldr	r2, [pc, #32]	@ (8003750 <UART_SetConfig+0x2d4>)
 8003730:	fba2 2303 	umull	r2, r3, r2, r3
 8003734:	095b      	lsrs	r3, r3, #5
 8003736:	f003 0207 	and.w	r2, r3, #7
 800373a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	4422      	add	r2, r4
 8003742:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003744:	e106      	b.n	8003954 <UART_SetConfig+0x4d8>
 8003746:	bf00      	nop
 8003748:	40011000 	.word	0x40011000
 800374c:	40011400 	.word	0x40011400
 8003750:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003754:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003758:	2200      	movs	r2, #0
 800375a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800375e:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8003762:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8003766:	4642      	mov	r2, r8
 8003768:	464b      	mov	r3, r9
 800376a:	1891      	adds	r1, r2, r2
 800376c:	6239      	str	r1, [r7, #32]
 800376e:	415b      	adcs	r3, r3
 8003770:	627b      	str	r3, [r7, #36]	@ 0x24
 8003772:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003776:	4641      	mov	r1, r8
 8003778:	1854      	adds	r4, r2, r1
 800377a:	4649      	mov	r1, r9
 800377c:	eb43 0501 	adc.w	r5, r3, r1
 8003780:	f04f 0200 	mov.w	r2, #0
 8003784:	f04f 0300 	mov.w	r3, #0
 8003788:	00eb      	lsls	r3, r5, #3
 800378a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800378e:	00e2      	lsls	r2, r4, #3
 8003790:	4614      	mov	r4, r2
 8003792:	461d      	mov	r5, r3
 8003794:	4643      	mov	r3, r8
 8003796:	18e3      	adds	r3, r4, r3
 8003798:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800379c:	464b      	mov	r3, r9
 800379e:	eb45 0303 	adc.w	r3, r5, r3
 80037a2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80037a6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80037aa:	685b      	ldr	r3, [r3, #4]
 80037ac:	2200      	movs	r2, #0
 80037ae:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80037b2:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80037b6:	f04f 0200 	mov.w	r2, #0
 80037ba:	f04f 0300 	mov.w	r3, #0
 80037be:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80037c2:	4629      	mov	r1, r5
 80037c4:	008b      	lsls	r3, r1, #2
 80037c6:	4621      	mov	r1, r4
 80037c8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80037cc:	4621      	mov	r1, r4
 80037ce:	008a      	lsls	r2, r1, #2
 80037d0:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80037d4:	f7fc fd5c 	bl	8000290 <__aeabi_uldivmod>
 80037d8:	4602      	mov	r2, r0
 80037da:	460b      	mov	r3, r1
 80037dc:	4b60      	ldr	r3, [pc, #384]	@ (8003960 <UART_SetConfig+0x4e4>)
 80037de:	fba3 2302 	umull	r2, r3, r3, r2
 80037e2:	095b      	lsrs	r3, r3, #5
 80037e4:	011c      	lsls	r4, r3, #4
 80037e6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80037ea:	2200      	movs	r2, #0
 80037ec:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80037f0:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80037f4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80037f8:	4642      	mov	r2, r8
 80037fa:	464b      	mov	r3, r9
 80037fc:	1891      	adds	r1, r2, r2
 80037fe:	61b9      	str	r1, [r7, #24]
 8003800:	415b      	adcs	r3, r3
 8003802:	61fb      	str	r3, [r7, #28]
 8003804:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003808:	4641      	mov	r1, r8
 800380a:	1851      	adds	r1, r2, r1
 800380c:	6139      	str	r1, [r7, #16]
 800380e:	4649      	mov	r1, r9
 8003810:	414b      	adcs	r3, r1
 8003812:	617b      	str	r3, [r7, #20]
 8003814:	f04f 0200 	mov.w	r2, #0
 8003818:	f04f 0300 	mov.w	r3, #0
 800381c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003820:	4659      	mov	r1, fp
 8003822:	00cb      	lsls	r3, r1, #3
 8003824:	4651      	mov	r1, sl
 8003826:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800382a:	4651      	mov	r1, sl
 800382c:	00ca      	lsls	r2, r1, #3
 800382e:	4610      	mov	r0, r2
 8003830:	4619      	mov	r1, r3
 8003832:	4603      	mov	r3, r0
 8003834:	4642      	mov	r2, r8
 8003836:	189b      	adds	r3, r3, r2
 8003838:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800383c:	464b      	mov	r3, r9
 800383e:	460a      	mov	r2, r1
 8003840:	eb42 0303 	adc.w	r3, r2, r3
 8003844:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8003848:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800384c:	685b      	ldr	r3, [r3, #4]
 800384e:	2200      	movs	r2, #0
 8003850:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003852:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8003854:	f04f 0200 	mov.w	r2, #0
 8003858:	f04f 0300 	mov.w	r3, #0
 800385c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8003860:	4649      	mov	r1, r9
 8003862:	008b      	lsls	r3, r1, #2
 8003864:	4641      	mov	r1, r8
 8003866:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800386a:	4641      	mov	r1, r8
 800386c:	008a      	lsls	r2, r1, #2
 800386e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8003872:	f7fc fd0d 	bl	8000290 <__aeabi_uldivmod>
 8003876:	4602      	mov	r2, r0
 8003878:	460b      	mov	r3, r1
 800387a:	4611      	mov	r1, r2
 800387c:	4b38      	ldr	r3, [pc, #224]	@ (8003960 <UART_SetConfig+0x4e4>)
 800387e:	fba3 2301 	umull	r2, r3, r3, r1
 8003882:	095b      	lsrs	r3, r3, #5
 8003884:	2264      	movs	r2, #100	@ 0x64
 8003886:	fb02 f303 	mul.w	r3, r2, r3
 800388a:	1acb      	subs	r3, r1, r3
 800388c:	011b      	lsls	r3, r3, #4
 800388e:	3332      	adds	r3, #50	@ 0x32
 8003890:	4a33      	ldr	r2, [pc, #204]	@ (8003960 <UART_SetConfig+0x4e4>)
 8003892:	fba2 2303 	umull	r2, r3, r2, r3
 8003896:	095b      	lsrs	r3, r3, #5
 8003898:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800389c:	441c      	add	r4, r3
 800389e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80038a2:	2200      	movs	r2, #0
 80038a4:	673b      	str	r3, [r7, #112]	@ 0x70
 80038a6:	677a      	str	r2, [r7, #116]	@ 0x74
 80038a8:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80038ac:	4642      	mov	r2, r8
 80038ae:	464b      	mov	r3, r9
 80038b0:	1891      	adds	r1, r2, r2
 80038b2:	60b9      	str	r1, [r7, #8]
 80038b4:	415b      	adcs	r3, r3
 80038b6:	60fb      	str	r3, [r7, #12]
 80038b8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80038bc:	4641      	mov	r1, r8
 80038be:	1851      	adds	r1, r2, r1
 80038c0:	6039      	str	r1, [r7, #0]
 80038c2:	4649      	mov	r1, r9
 80038c4:	414b      	adcs	r3, r1
 80038c6:	607b      	str	r3, [r7, #4]
 80038c8:	f04f 0200 	mov.w	r2, #0
 80038cc:	f04f 0300 	mov.w	r3, #0
 80038d0:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80038d4:	4659      	mov	r1, fp
 80038d6:	00cb      	lsls	r3, r1, #3
 80038d8:	4651      	mov	r1, sl
 80038da:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80038de:	4651      	mov	r1, sl
 80038e0:	00ca      	lsls	r2, r1, #3
 80038e2:	4610      	mov	r0, r2
 80038e4:	4619      	mov	r1, r3
 80038e6:	4603      	mov	r3, r0
 80038e8:	4642      	mov	r2, r8
 80038ea:	189b      	adds	r3, r3, r2
 80038ec:	66bb      	str	r3, [r7, #104]	@ 0x68
 80038ee:	464b      	mov	r3, r9
 80038f0:	460a      	mov	r2, r1
 80038f2:	eb42 0303 	adc.w	r3, r2, r3
 80038f6:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80038f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80038fc:	685b      	ldr	r3, [r3, #4]
 80038fe:	2200      	movs	r2, #0
 8003900:	663b      	str	r3, [r7, #96]	@ 0x60
 8003902:	667a      	str	r2, [r7, #100]	@ 0x64
 8003904:	f04f 0200 	mov.w	r2, #0
 8003908:	f04f 0300 	mov.w	r3, #0
 800390c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8003910:	4649      	mov	r1, r9
 8003912:	008b      	lsls	r3, r1, #2
 8003914:	4641      	mov	r1, r8
 8003916:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800391a:	4641      	mov	r1, r8
 800391c:	008a      	lsls	r2, r1, #2
 800391e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8003922:	f7fc fcb5 	bl	8000290 <__aeabi_uldivmod>
 8003926:	4602      	mov	r2, r0
 8003928:	460b      	mov	r3, r1
 800392a:	4b0d      	ldr	r3, [pc, #52]	@ (8003960 <UART_SetConfig+0x4e4>)
 800392c:	fba3 1302 	umull	r1, r3, r3, r2
 8003930:	095b      	lsrs	r3, r3, #5
 8003932:	2164      	movs	r1, #100	@ 0x64
 8003934:	fb01 f303 	mul.w	r3, r1, r3
 8003938:	1ad3      	subs	r3, r2, r3
 800393a:	011b      	lsls	r3, r3, #4
 800393c:	3332      	adds	r3, #50	@ 0x32
 800393e:	4a08      	ldr	r2, [pc, #32]	@ (8003960 <UART_SetConfig+0x4e4>)
 8003940:	fba2 2303 	umull	r2, r3, r2, r3
 8003944:	095b      	lsrs	r3, r3, #5
 8003946:	f003 020f 	and.w	r2, r3, #15
 800394a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	4422      	add	r2, r4
 8003952:	609a      	str	r2, [r3, #8]
}
 8003954:	bf00      	nop
 8003956:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800395a:	46bd      	mov	sp, r7
 800395c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003960:	51eb851f 	.word	0x51eb851f

08003964 <srand>:
 8003964:	b538      	push	{r3, r4, r5, lr}
 8003966:	4b10      	ldr	r3, [pc, #64]	@ (80039a8 <srand+0x44>)
 8003968:	681d      	ldr	r5, [r3, #0]
 800396a:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 800396c:	4604      	mov	r4, r0
 800396e:	b9b3      	cbnz	r3, 800399e <srand+0x3a>
 8003970:	2018      	movs	r0, #24
 8003972:	f000 fa6f 	bl	8003e54 <malloc>
 8003976:	4602      	mov	r2, r0
 8003978:	6328      	str	r0, [r5, #48]	@ 0x30
 800397a:	b920      	cbnz	r0, 8003986 <srand+0x22>
 800397c:	4b0b      	ldr	r3, [pc, #44]	@ (80039ac <srand+0x48>)
 800397e:	480c      	ldr	r0, [pc, #48]	@ (80039b0 <srand+0x4c>)
 8003980:	2146      	movs	r1, #70	@ 0x46
 8003982:	f000 f9ff 	bl	8003d84 <__assert_func>
 8003986:	490b      	ldr	r1, [pc, #44]	@ (80039b4 <srand+0x50>)
 8003988:	4b0b      	ldr	r3, [pc, #44]	@ (80039b8 <srand+0x54>)
 800398a:	e9c0 1300 	strd	r1, r3, [r0]
 800398e:	4b0b      	ldr	r3, [pc, #44]	@ (80039bc <srand+0x58>)
 8003990:	6083      	str	r3, [r0, #8]
 8003992:	230b      	movs	r3, #11
 8003994:	8183      	strh	r3, [r0, #12]
 8003996:	2100      	movs	r1, #0
 8003998:	2001      	movs	r0, #1
 800399a:	e9c2 0104 	strd	r0, r1, [r2, #16]
 800399e:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 80039a0:	2200      	movs	r2, #0
 80039a2:	611c      	str	r4, [r3, #16]
 80039a4:	615a      	str	r2, [r3, #20]
 80039a6:	bd38      	pop	{r3, r4, r5, pc}
 80039a8:	20000024 	.word	0x20000024
 80039ac:	08004ddc 	.word	0x08004ddc
 80039b0:	08004df3 	.word	0x08004df3
 80039b4:	abcd330e 	.word	0xabcd330e
 80039b8:	e66d1234 	.word	0xe66d1234
 80039bc:	0005deec 	.word	0x0005deec

080039c0 <rand>:
 80039c0:	4b16      	ldr	r3, [pc, #88]	@ (8003a1c <rand+0x5c>)
 80039c2:	b510      	push	{r4, lr}
 80039c4:	681c      	ldr	r4, [r3, #0]
 80039c6:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80039c8:	b9b3      	cbnz	r3, 80039f8 <rand+0x38>
 80039ca:	2018      	movs	r0, #24
 80039cc:	f000 fa42 	bl	8003e54 <malloc>
 80039d0:	4602      	mov	r2, r0
 80039d2:	6320      	str	r0, [r4, #48]	@ 0x30
 80039d4:	b920      	cbnz	r0, 80039e0 <rand+0x20>
 80039d6:	4b12      	ldr	r3, [pc, #72]	@ (8003a20 <rand+0x60>)
 80039d8:	4812      	ldr	r0, [pc, #72]	@ (8003a24 <rand+0x64>)
 80039da:	2152      	movs	r1, #82	@ 0x52
 80039dc:	f000 f9d2 	bl	8003d84 <__assert_func>
 80039e0:	4911      	ldr	r1, [pc, #68]	@ (8003a28 <rand+0x68>)
 80039e2:	4b12      	ldr	r3, [pc, #72]	@ (8003a2c <rand+0x6c>)
 80039e4:	e9c0 1300 	strd	r1, r3, [r0]
 80039e8:	4b11      	ldr	r3, [pc, #68]	@ (8003a30 <rand+0x70>)
 80039ea:	6083      	str	r3, [r0, #8]
 80039ec:	230b      	movs	r3, #11
 80039ee:	8183      	strh	r3, [r0, #12]
 80039f0:	2100      	movs	r1, #0
 80039f2:	2001      	movs	r0, #1
 80039f4:	e9c2 0104 	strd	r0, r1, [r2, #16]
 80039f8:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 80039fa:	480e      	ldr	r0, [pc, #56]	@ (8003a34 <rand+0x74>)
 80039fc:	690b      	ldr	r3, [r1, #16]
 80039fe:	694c      	ldr	r4, [r1, #20]
 8003a00:	4a0d      	ldr	r2, [pc, #52]	@ (8003a38 <rand+0x78>)
 8003a02:	4358      	muls	r0, r3
 8003a04:	fb02 0004 	mla	r0, r2, r4, r0
 8003a08:	fba3 3202 	umull	r3, r2, r3, r2
 8003a0c:	3301      	adds	r3, #1
 8003a0e:	eb40 0002 	adc.w	r0, r0, r2
 8003a12:	e9c1 3004 	strd	r3, r0, [r1, #16]
 8003a16:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 8003a1a:	bd10      	pop	{r4, pc}
 8003a1c:	20000024 	.word	0x20000024
 8003a20:	08004ddc 	.word	0x08004ddc
 8003a24:	08004df3 	.word	0x08004df3
 8003a28:	abcd330e 	.word	0xabcd330e
 8003a2c:	e66d1234 	.word	0xe66d1234
 8003a30:	0005deec 	.word	0x0005deec
 8003a34:	5851f42d 	.word	0x5851f42d
 8003a38:	4c957f2d 	.word	0x4c957f2d

08003a3c <std>:
 8003a3c:	2300      	movs	r3, #0
 8003a3e:	b510      	push	{r4, lr}
 8003a40:	4604      	mov	r4, r0
 8003a42:	e9c0 3300 	strd	r3, r3, [r0]
 8003a46:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8003a4a:	6083      	str	r3, [r0, #8]
 8003a4c:	8181      	strh	r1, [r0, #12]
 8003a4e:	6643      	str	r3, [r0, #100]	@ 0x64
 8003a50:	81c2      	strh	r2, [r0, #14]
 8003a52:	6183      	str	r3, [r0, #24]
 8003a54:	4619      	mov	r1, r3
 8003a56:	2208      	movs	r2, #8
 8003a58:	305c      	adds	r0, #92	@ 0x5c
 8003a5a:	f000 f916 	bl	8003c8a <memset>
 8003a5e:	4b0d      	ldr	r3, [pc, #52]	@ (8003a94 <std+0x58>)
 8003a60:	6263      	str	r3, [r4, #36]	@ 0x24
 8003a62:	4b0d      	ldr	r3, [pc, #52]	@ (8003a98 <std+0x5c>)
 8003a64:	62a3      	str	r3, [r4, #40]	@ 0x28
 8003a66:	4b0d      	ldr	r3, [pc, #52]	@ (8003a9c <std+0x60>)
 8003a68:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8003a6a:	4b0d      	ldr	r3, [pc, #52]	@ (8003aa0 <std+0x64>)
 8003a6c:	6323      	str	r3, [r4, #48]	@ 0x30
 8003a6e:	4b0d      	ldr	r3, [pc, #52]	@ (8003aa4 <std+0x68>)
 8003a70:	6224      	str	r4, [r4, #32]
 8003a72:	429c      	cmp	r4, r3
 8003a74:	d006      	beq.n	8003a84 <std+0x48>
 8003a76:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8003a7a:	4294      	cmp	r4, r2
 8003a7c:	d002      	beq.n	8003a84 <std+0x48>
 8003a7e:	33d0      	adds	r3, #208	@ 0xd0
 8003a80:	429c      	cmp	r4, r3
 8003a82:	d105      	bne.n	8003a90 <std+0x54>
 8003a84:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8003a88:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003a8c:	f000 b976 	b.w	8003d7c <__retarget_lock_init_recursive>
 8003a90:	bd10      	pop	{r4, pc}
 8003a92:	bf00      	nop
 8003a94:	08003c05 	.word	0x08003c05
 8003a98:	08003c27 	.word	0x08003c27
 8003a9c:	08003c5f 	.word	0x08003c5f
 8003aa0:	08003c83 	.word	0x08003c83
 8003aa4:	20000374 	.word	0x20000374

08003aa8 <stdio_exit_handler>:
 8003aa8:	4a02      	ldr	r2, [pc, #8]	@ (8003ab4 <stdio_exit_handler+0xc>)
 8003aaa:	4903      	ldr	r1, [pc, #12]	@ (8003ab8 <stdio_exit_handler+0x10>)
 8003aac:	4803      	ldr	r0, [pc, #12]	@ (8003abc <stdio_exit_handler+0x14>)
 8003aae:	f000 b869 	b.w	8003b84 <_fwalk_sglue>
 8003ab2:	bf00      	nop
 8003ab4:	20000018 	.word	0x20000018
 8003ab8:	08004691 	.word	0x08004691
 8003abc:	20000028 	.word	0x20000028

08003ac0 <cleanup_stdio>:
 8003ac0:	6841      	ldr	r1, [r0, #4]
 8003ac2:	4b0c      	ldr	r3, [pc, #48]	@ (8003af4 <cleanup_stdio+0x34>)
 8003ac4:	4299      	cmp	r1, r3
 8003ac6:	b510      	push	{r4, lr}
 8003ac8:	4604      	mov	r4, r0
 8003aca:	d001      	beq.n	8003ad0 <cleanup_stdio+0x10>
 8003acc:	f000 fde0 	bl	8004690 <_fflush_r>
 8003ad0:	68a1      	ldr	r1, [r4, #8]
 8003ad2:	4b09      	ldr	r3, [pc, #36]	@ (8003af8 <cleanup_stdio+0x38>)
 8003ad4:	4299      	cmp	r1, r3
 8003ad6:	d002      	beq.n	8003ade <cleanup_stdio+0x1e>
 8003ad8:	4620      	mov	r0, r4
 8003ada:	f000 fdd9 	bl	8004690 <_fflush_r>
 8003ade:	68e1      	ldr	r1, [r4, #12]
 8003ae0:	4b06      	ldr	r3, [pc, #24]	@ (8003afc <cleanup_stdio+0x3c>)
 8003ae2:	4299      	cmp	r1, r3
 8003ae4:	d004      	beq.n	8003af0 <cleanup_stdio+0x30>
 8003ae6:	4620      	mov	r0, r4
 8003ae8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003aec:	f000 bdd0 	b.w	8004690 <_fflush_r>
 8003af0:	bd10      	pop	{r4, pc}
 8003af2:	bf00      	nop
 8003af4:	20000374 	.word	0x20000374
 8003af8:	200003dc 	.word	0x200003dc
 8003afc:	20000444 	.word	0x20000444

08003b00 <global_stdio_init.part.0>:
 8003b00:	b510      	push	{r4, lr}
 8003b02:	4b0b      	ldr	r3, [pc, #44]	@ (8003b30 <global_stdio_init.part.0+0x30>)
 8003b04:	4c0b      	ldr	r4, [pc, #44]	@ (8003b34 <global_stdio_init.part.0+0x34>)
 8003b06:	4a0c      	ldr	r2, [pc, #48]	@ (8003b38 <global_stdio_init.part.0+0x38>)
 8003b08:	601a      	str	r2, [r3, #0]
 8003b0a:	4620      	mov	r0, r4
 8003b0c:	2200      	movs	r2, #0
 8003b0e:	2104      	movs	r1, #4
 8003b10:	f7ff ff94 	bl	8003a3c <std>
 8003b14:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8003b18:	2201      	movs	r2, #1
 8003b1a:	2109      	movs	r1, #9
 8003b1c:	f7ff ff8e 	bl	8003a3c <std>
 8003b20:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8003b24:	2202      	movs	r2, #2
 8003b26:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003b2a:	2112      	movs	r1, #18
 8003b2c:	f7ff bf86 	b.w	8003a3c <std>
 8003b30:	200004ac 	.word	0x200004ac
 8003b34:	20000374 	.word	0x20000374
 8003b38:	08003aa9 	.word	0x08003aa9

08003b3c <__sfp_lock_acquire>:
 8003b3c:	4801      	ldr	r0, [pc, #4]	@ (8003b44 <__sfp_lock_acquire+0x8>)
 8003b3e:	f000 b91e 	b.w	8003d7e <__retarget_lock_acquire_recursive>
 8003b42:	bf00      	nop
 8003b44:	200004b5 	.word	0x200004b5

08003b48 <__sfp_lock_release>:
 8003b48:	4801      	ldr	r0, [pc, #4]	@ (8003b50 <__sfp_lock_release+0x8>)
 8003b4a:	f000 b919 	b.w	8003d80 <__retarget_lock_release_recursive>
 8003b4e:	bf00      	nop
 8003b50:	200004b5 	.word	0x200004b5

08003b54 <__sinit>:
 8003b54:	b510      	push	{r4, lr}
 8003b56:	4604      	mov	r4, r0
 8003b58:	f7ff fff0 	bl	8003b3c <__sfp_lock_acquire>
 8003b5c:	6a23      	ldr	r3, [r4, #32]
 8003b5e:	b11b      	cbz	r3, 8003b68 <__sinit+0x14>
 8003b60:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003b64:	f7ff bff0 	b.w	8003b48 <__sfp_lock_release>
 8003b68:	4b04      	ldr	r3, [pc, #16]	@ (8003b7c <__sinit+0x28>)
 8003b6a:	6223      	str	r3, [r4, #32]
 8003b6c:	4b04      	ldr	r3, [pc, #16]	@ (8003b80 <__sinit+0x2c>)
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	2b00      	cmp	r3, #0
 8003b72:	d1f5      	bne.n	8003b60 <__sinit+0xc>
 8003b74:	f7ff ffc4 	bl	8003b00 <global_stdio_init.part.0>
 8003b78:	e7f2      	b.n	8003b60 <__sinit+0xc>
 8003b7a:	bf00      	nop
 8003b7c:	08003ac1 	.word	0x08003ac1
 8003b80:	200004ac 	.word	0x200004ac

08003b84 <_fwalk_sglue>:
 8003b84:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003b88:	4607      	mov	r7, r0
 8003b8a:	4688      	mov	r8, r1
 8003b8c:	4614      	mov	r4, r2
 8003b8e:	2600      	movs	r6, #0
 8003b90:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8003b94:	f1b9 0901 	subs.w	r9, r9, #1
 8003b98:	d505      	bpl.n	8003ba6 <_fwalk_sglue+0x22>
 8003b9a:	6824      	ldr	r4, [r4, #0]
 8003b9c:	2c00      	cmp	r4, #0
 8003b9e:	d1f7      	bne.n	8003b90 <_fwalk_sglue+0xc>
 8003ba0:	4630      	mov	r0, r6
 8003ba2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003ba6:	89ab      	ldrh	r3, [r5, #12]
 8003ba8:	2b01      	cmp	r3, #1
 8003baa:	d907      	bls.n	8003bbc <_fwalk_sglue+0x38>
 8003bac:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8003bb0:	3301      	adds	r3, #1
 8003bb2:	d003      	beq.n	8003bbc <_fwalk_sglue+0x38>
 8003bb4:	4629      	mov	r1, r5
 8003bb6:	4638      	mov	r0, r7
 8003bb8:	47c0      	blx	r8
 8003bba:	4306      	orrs	r6, r0
 8003bbc:	3568      	adds	r5, #104	@ 0x68
 8003bbe:	e7e9      	b.n	8003b94 <_fwalk_sglue+0x10>

08003bc0 <siprintf>:
 8003bc0:	b40e      	push	{r1, r2, r3}
 8003bc2:	b510      	push	{r4, lr}
 8003bc4:	b09d      	sub	sp, #116	@ 0x74
 8003bc6:	ab1f      	add	r3, sp, #124	@ 0x7c
 8003bc8:	9002      	str	r0, [sp, #8]
 8003bca:	9006      	str	r0, [sp, #24]
 8003bcc:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8003bd0:	480a      	ldr	r0, [pc, #40]	@ (8003bfc <siprintf+0x3c>)
 8003bd2:	9107      	str	r1, [sp, #28]
 8003bd4:	9104      	str	r1, [sp, #16]
 8003bd6:	490a      	ldr	r1, [pc, #40]	@ (8003c00 <siprintf+0x40>)
 8003bd8:	f853 2b04 	ldr.w	r2, [r3], #4
 8003bdc:	9105      	str	r1, [sp, #20]
 8003bde:	2400      	movs	r4, #0
 8003be0:	a902      	add	r1, sp, #8
 8003be2:	6800      	ldr	r0, [r0, #0]
 8003be4:	9301      	str	r3, [sp, #4]
 8003be6:	941b      	str	r4, [sp, #108]	@ 0x6c
 8003be8:	f000 fa46 	bl	8004078 <_svfiprintf_r>
 8003bec:	9b02      	ldr	r3, [sp, #8]
 8003bee:	701c      	strb	r4, [r3, #0]
 8003bf0:	b01d      	add	sp, #116	@ 0x74
 8003bf2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003bf6:	b003      	add	sp, #12
 8003bf8:	4770      	bx	lr
 8003bfa:	bf00      	nop
 8003bfc:	20000024 	.word	0x20000024
 8003c00:	ffff0208 	.word	0xffff0208

08003c04 <__sread>:
 8003c04:	b510      	push	{r4, lr}
 8003c06:	460c      	mov	r4, r1
 8003c08:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003c0c:	f000 f868 	bl	8003ce0 <_read_r>
 8003c10:	2800      	cmp	r0, #0
 8003c12:	bfab      	itete	ge
 8003c14:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8003c16:	89a3      	ldrhlt	r3, [r4, #12]
 8003c18:	181b      	addge	r3, r3, r0
 8003c1a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8003c1e:	bfac      	ite	ge
 8003c20:	6563      	strge	r3, [r4, #84]	@ 0x54
 8003c22:	81a3      	strhlt	r3, [r4, #12]
 8003c24:	bd10      	pop	{r4, pc}

08003c26 <__swrite>:
 8003c26:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003c2a:	461f      	mov	r7, r3
 8003c2c:	898b      	ldrh	r3, [r1, #12]
 8003c2e:	05db      	lsls	r3, r3, #23
 8003c30:	4605      	mov	r5, r0
 8003c32:	460c      	mov	r4, r1
 8003c34:	4616      	mov	r6, r2
 8003c36:	d505      	bpl.n	8003c44 <__swrite+0x1e>
 8003c38:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003c3c:	2302      	movs	r3, #2
 8003c3e:	2200      	movs	r2, #0
 8003c40:	f000 f83c 	bl	8003cbc <_lseek_r>
 8003c44:	89a3      	ldrh	r3, [r4, #12]
 8003c46:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003c4a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003c4e:	81a3      	strh	r3, [r4, #12]
 8003c50:	4632      	mov	r2, r6
 8003c52:	463b      	mov	r3, r7
 8003c54:	4628      	mov	r0, r5
 8003c56:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003c5a:	f000 b853 	b.w	8003d04 <_write_r>

08003c5e <__sseek>:
 8003c5e:	b510      	push	{r4, lr}
 8003c60:	460c      	mov	r4, r1
 8003c62:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003c66:	f000 f829 	bl	8003cbc <_lseek_r>
 8003c6a:	1c43      	adds	r3, r0, #1
 8003c6c:	89a3      	ldrh	r3, [r4, #12]
 8003c6e:	bf15      	itete	ne
 8003c70:	6560      	strne	r0, [r4, #84]	@ 0x54
 8003c72:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8003c76:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8003c7a:	81a3      	strheq	r3, [r4, #12]
 8003c7c:	bf18      	it	ne
 8003c7e:	81a3      	strhne	r3, [r4, #12]
 8003c80:	bd10      	pop	{r4, pc}

08003c82 <__sclose>:
 8003c82:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003c86:	f000 b809 	b.w	8003c9c <_close_r>

08003c8a <memset>:
 8003c8a:	4402      	add	r2, r0
 8003c8c:	4603      	mov	r3, r0
 8003c8e:	4293      	cmp	r3, r2
 8003c90:	d100      	bne.n	8003c94 <memset+0xa>
 8003c92:	4770      	bx	lr
 8003c94:	f803 1b01 	strb.w	r1, [r3], #1
 8003c98:	e7f9      	b.n	8003c8e <memset+0x4>
	...

08003c9c <_close_r>:
 8003c9c:	b538      	push	{r3, r4, r5, lr}
 8003c9e:	4d06      	ldr	r5, [pc, #24]	@ (8003cb8 <_close_r+0x1c>)
 8003ca0:	2300      	movs	r3, #0
 8003ca2:	4604      	mov	r4, r0
 8003ca4:	4608      	mov	r0, r1
 8003ca6:	602b      	str	r3, [r5, #0]
 8003ca8:	f7fd fbbe 	bl	8001428 <_close>
 8003cac:	1c43      	adds	r3, r0, #1
 8003cae:	d102      	bne.n	8003cb6 <_close_r+0x1a>
 8003cb0:	682b      	ldr	r3, [r5, #0]
 8003cb2:	b103      	cbz	r3, 8003cb6 <_close_r+0x1a>
 8003cb4:	6023      	str	r3, [r4, #0]
 8003cb6:	bd38      	pop	{r3, r4, r5, pc}
 8003cb8:	200004b0 	.word	0x200004b0

08003cbc <_lseek_r>:
 8003cbc:	b538      	push	{r3, r4, r5, lr}
 8003cbe:	4d07      	ldr	r5, [pc, #28]	@ (8003cdc <_lseek_r+0x20>)
 8003cc0:	4604      	mov	r4, r0
 8003cc2:	4608      	mov	r0, r1
 8003cc4:	4611      	mov	r1, r2
 8003cc6:	2200      	movs	r2, #0
 8003cc8:	602a      	str	r2, [r5, #0]
 8003cca:	461a      	mov	r2, r3
 8003ccc:	f7fd fbd3 	bl	8001476 <_lseek>
 8003cd0:	1c43      	adds	r3, r0, #1
 8003cd2:	d102      	bne.n	8003cda <_lseek_r+0x1e>
 8003cd4:	682b      	ldr	r3, [r5, #0]
 8003cd6:	b103      	cbz	r3, 8003cda <_lseek_r+0x1e>
 8003cd8:	6023      	str	r3, [r4, #0]
 8003cda:	bd38      	pop	{r3, r4, r5, pc}
 8003cdc:	200004b0 	.word	0x200004b0

08003ce0 <_read_r>:
 8003ce0:	b538      	push	{r3, r4, r5, lr}
 8003ce2:	4d07      	ldr	r5, [pc, #28]	@ (8003d00 <_read_r+0x20>)
 8003ce4:	4604      	mov	r4, r0
 8003ce6:	4608      	mov	r0, r1
 8003ce8:	4611      	mov	r1, r2
 8003cea:	2200      	movs	r2, #0
 8003cec:	602a      	str	r2, [r5, #0]
 8003cee:	461a      	mov	r2, r3
 8003cf0:	f7fd fb61 	bl	80013b6 <_read>
 8003cf4:	1c43      	adds	r3, r0, #1
 8003cf6:	d102      	bne.n	8003cfe <_read_r+0x1e>
 8003cf8:	682b      	ldr	r3, [r5, #0]
 8003cfa:	b103      	cbz	r3, 8003cfe <_read_r+0x1e>
 8003cfc:	6023      	str	r3, [r4, #0]
 8003cfe:	bd38      	pop	{r3, r4, r5, pc}
 8003d00:	200004b0 	.word	0x200004b0

08003d04 <_write_r>:
 8003d04:	b538      	push	{r3, r4, r5, lr}
 8003d06:	4d07      	ldr	r5, [pc, #28]	@ (8003d24 <_write_r+0x20>)
 8003d08:	4604      	mov	r4, r0
 8003d0a:	4608      	mov	r0, r1
 8003d0c:	4611      	mov	r1, r2
 8003d0e:	2200      	movs	r2, #0
 8003d10:	602a      	str	r2, [r5, #0]
 8003d12:	461a      	mov	r2, r3
 8003d14:	f7fd fb6c 	bl	80013f0 <_write>
 8003d18:	1c43      	adds	r3, r0, #1
 8003d1a:	d102      	bne.n	8003d22 <_write_r+0x1e>
 8003d1c:	682b      	ldr	r3, [r5, #0]
 8003d1e:	b103      	cbz	r3, 8003d22 <_write_r+0x1e>
 8003d20:	6023      	str	r3, [r4, #0]
 8003d22:	bd38      	pop	{r3, r4, r5, pc}
 8003d24:	200004b0 	.word	0x200004b0

08003d28 <__errno>:
 8003d28:	4b01      	ldr	r3, [pc, #4]	@ (8003d30 <__errno+0x8>)
 8003d2a:	6818      	ldr	r0, [r3, #0]
 8003d2c:	4770      	bx	lr
 8003d2e:	bf00      	nop
 8003d30:	20000024 	.word	0x20000024

08003d34 <__libc_init_array>:
 8003d34:	b570      	push	{r4, r5, r6, lr}
 8003d36:	4d0d      	ldr	r5, [pc, #52]	@ (8003d6c <__libc_init_array+0x38>)
 8003d38:	4c0d      	ldr	r4, [pc, #52]	@ (8003d70 <__libc_init_array+0x3c>)
 8003d3a:	1b64      	subs	r4, r4, r5
 8003d3c:	10a4      	asrs	r4, r4, #2
 8003d3e:	2600      	movs	r6, #0
 8003d40:	42a6      	cmp	r6, r4
 8003d42:	d109      	bne.n	8003d58 <__libc_init_array+0x24>
 8003d44:	4d0b      	ldr	r5, [pc, #44]	@ (8003d74 <__libc_init_array+0x40>)
 8003d46:	4c0c      	ldr	r4, [pc, #48]	@ (8003d78 <__libc_init_array+0x44>)
 8003d48:	f000 ffee 	bl	8004d28 <_init>
 8003d4c:	1b64      	subs	r4, r4, r5
 8003d4e:	10a4      	asrs	r4, r4, #2
 8003d50:	2600      	movs	r6, #0
 8003d52:	42a6      	cmp	r6, r4
 8003d54:	d105      	bne.n	8003d62 <__libc_init_array+0x2e>
 8003d56:	bd70      	pop	{r4, r5, r6, pc}
 8003d58:	f855 3b04 	ldr.w	r3, [r5], #4
 8003d5c:	4798      	blx	r3
 8003d5e:	3601      	adds	r6, #1
 8003d60:	e7ee      	b.n	8003d40 <__libc_init_array+0xc>
 8003d62:	f855 3b04 	ldr.w	r3, [r5], #4
 8003d66:	4798      	blx	r3
 8003d68:	3601      	adds	r6, #1
 8003d6a:	e7f2      	b.n	8003d52 <__libc_init_array+0x1e>
 8003d6c:	08004ec4 	.word	0x08004ec4
 8003d70:	08004ec4 	.word	0x08004ec4
 8003d74:	08004ec4 	.word	0x08004ec4
 8003d78:	08004ec8 	.word	0x08004ec8

08003d7c <__retarget_lock_init_recursive>:
 8003d7c:	4770      	bx	lr

08003d7e <__retarget_lock_acquire_recursive>:
 8003d7e:	4770      	bx	lr

08003d80 <__retarget_lock_release_recursive>:
 8003d80:	4770      	bx	lr
	...

08003d84 <__assert_func>:
 8003d84:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8003d86:	4614      	mov	r4, r2
 8003d88:	461a      	mov	r2, r3
 8003d8a:	4b09      	ldr	r3, [pc, #36]	@ (8003db0 <__assert_func+0x2c>)
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	4605      	mov	r5, r0
 8003d90:	68d8      	ldr	r0, [r3, #12]
 8003d92:	b14c      	cbz	r4, 8003da8 <__assert_func+0x24>
 8003d94:	4b07      	ldr	r3, [pc, #28]	@ (8003db4 <__assert_func+0x30>)
 8003d96:	9100      	str	r1, [sp, #0]
 8003d98:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8003d9c:	4906      	ldr	r1, [pc, #24]	@ (8003db8 <__assert_func+0x34>)
 8003d9e:	462b      	mov	r3, r5
 8003da0:	f000 fc9e 	bl	80046e0 <fiprintf>
 8003da4:	f000 fce6 	bl	8004774 <abort>
 8003da8:	4b04      	ldr	r3, [pc, #16]	@ (8003dbc <__assert_func+0x38>)
 8003daa:	461c      	mov	r4, r3
 8003dac:	e7f3      	b.n	8003d96 <__assert_func+0x12>
 8003dae:	bf00      	nop
 8003db0:	20000024 	.word	0x20000024
 8003db4:	08004e4b 	.word	0x08004e4b
 8003db8:	08004e58 	.word	0x08004e58
 8003dbc:	08004e86 	.word	0x08004e86

08003dc0 <_free_r>:
 8003dc0:	b538      	push	{r3, r4, r5, lr}
 8003dc2:	4605      	mov	r5, r0
 8003dc4:	2900      	cmp	r1, #0
 8003dc6:	d041      	beq.n	8003e4c <_free_r+0x8c>
 8003dc8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003dcc:	1f0c      	subs	r4, r1, #4
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	bfb8      	it	lt
 8003dd2:	18e4      	addlt	r4, r4, r3
 8003dd4:	f000 f8e8 	bl	8003fa8 <__malloc_lock>
 8003dd8:	4a1d      	ldr	r2, [pc, #116]	@ (8003e50 <_free_r+0x90>)
 8003dda:	6813      	ldr	r3, [r2, #0]
 8003ddc:	b933      	cbnz	r3, 8003dec <_free_r+0x2c>
 8003dde:	6063      	str	r3, [r4, #4]
 8003de0:	6014      	str	r4, [r2, #0]
 8003de2:	4628      	mov	r0, r5
 8003de4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003de8:	f000 b8e4 	b.w	8003fb4 <__malloc_unlock>
 8003dec:	42a3      	cmp	r3, r4
 8003dee:	d908      	bls.n	8003e02 <_free_r+0x42>
 8003df0:	6820      	ldr	r0, [r4, #0]
 8003df2:	1821      	adds	r1, r4, r0
 8003df4:	428b      	cmp	r3, r1
 8003df6:	bf01      	itttt	eq
 8003df8:	6819      	ldreq	r1, [r3, #0]
 8003dfa:	685b      	ldreq	r3, [r3, #4]
 8003dfc:	1809      	addeq	r1, r1, r0
 8003dfe:	6021      	streq	r1, [r4, #0]
 8003e00:	e7ed      	b.n	8003dde <_free_r+0x1e>
 8003e02:	461a      	mov	r2, r3
 8003e04:	685b      	ldr	r3, [r3, #4]
 8003e06:	b10b      	cbz	r3, 8003e0c <_free_r+0x4c>
 8003e08:	42a3      	cmp	r3, r4
 8003e0a:	d9fa      	bls.n	8003e02 <_free_r+0x42>
 8003e0c:	6811      	ldr	r1, [r2, #0]
 8003e0e:	1850      	adds	r0, r2, r1
 8003e10:	42a0      	cmp	r0, r4
 8003e12:	d10b      	bne.n	8003e2c <_free_r+0x6c>
 8003e14:	6820      	ldr	r0, [r4, #0]
 8003e16:	4401      	add	r1, r0
 8003e18:	1850      	adds	r0, r2, r1
 8003e1a:	4283      	cmp	r3, r0
 8003e1c:	6011      	str	r1, [r2, #0]
 8003e1e:	d1e0      	bne.n	8003de2 <_free_r+0x22>
 8003e20:	6818      	ldr	r0, [r3, #0]
 8003e22:	685b      	ldr	r3, [r3, #4]
 8003e24:	6053      	str	r3, [r2, #4]
 8003e26:	4408      	add	r0, r1
 8003e28:	6010      	str	r0, [r2, #0]
 8003e2a:	e7da      	b.n	8003de2 <_free_r+0x22>
 8003e2c:	d902      	bls.n	8003e34 <_free_r+0x74>
 8003e2e:	230c      	movs	r3, #12
 8003e30:	602b      	str	r3, [r5, #0]
 8003e32:	e7d6      	b.n	8003de2 <_free_r+0x22>
 8003e34:	6820      	ldr	r0, [r4, #0]
 8003e36:	1821      	adds	r1, r4, r0
 8003e38:	428b      	cmp	r3, r1
 8003e3a:	bf04      	itt	eq
 8003e3c:	6819      	ldreq	r1, [r3, #0]
 8003e3e:	685b      	ldreq	r3, [r3, #4]
 8003e40:	6063      	str	r3, [r4, #4]
 8003e42:	bf04      	itt	eq
 8003e44:	1809      	addeq	r1, r1, r0
 8003e46:	6021      	streq	r1, [r4, #0]
 8003e48:	6054      	str	r4, [r2, #4]
 8003e4a:	e7ca      	b.n	8003de2 <_free_r+0x22>
 8003e4c:	bd38      	pop	{r3, r4, r5, pc}
 8003e4e:	bf00      	nop
 8003e50:	200004bc 	.word	0x200004bc

08003e54 <malloc>:
 8003e54:	4b02      	ldr	r3, [pc, #8]	@ (8003e60 <malloc+0xc>)
 8003e56:	4601      	mov	r1, r0
 8003e58:	6818      	ldr	r0, [r3, #0]
 8003e5a:	f000 b825 	b.w	8003ea8 <_malloc_r>
 8003e5e:	bf00      	nop
 8003e60:	20000024 	.word	0x20000024

08003e64 <sbrk_aligned>:
 8003e64:	b570      	push	{r4, r5, r6, lr}
 8003e66:	4e0f      	ldr	r6, [pc, #60]	@ (8003ea4 <sbrk_aligned+0x40>)
 8003e68:	460c      	mov	r4, r1
 8003e6a:	6831      	ldr	r1, [r6, #0]
 8003e6c:	4605      	mov	r5, r0
 8003e6e:	b911      	cbnz	r1, 8003e76 <sbrk_aligned+0x12>
 8003e70:	f000 fc62 	bl	8004738 <_sbrk_r>
 8003e74:	6030      	str	r0, [r6, #0]
 8003e76:	4621      	mov	r1, r4
 8003e78:	4628      	mov	r0, r5
 8003e7a:	f000 fc5d 	bl	8004738 <_sbrk_r>
 8003e7e:	1c43      	adds	r3, r0, #1
 8003e80:	d103      	bne.n	8003e8a <sbrk_aligned+0x26>
 8003e82:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8003e86:	4620      	mov	r0, r4
 8003e88:	bd70      	pop	{r4, r5, r6, pc}
 8003e8a:	1cc4      	adds	r4, r0, #3
 8003e8c:	f024 0403 	bic.w	r4, r4, #3
 8003e90:	42a0      	cmp	r0, r4
 8003e92:	d0f8      	beq.n	8003e86 <sbrk_aligned+0x22>
 8003e94:	1a21      	subs	r1, r4, r0
 8003e96:	4628      	mov	r0, r5
 8003e98:	f000 fc4e 	bl	8004738 <_sbrk_r>
 8003e9c:	3001      	adds	r0, #1
 8003e9e:	d1f2      	bne.n	8003e86 <sbrk_aligned+0x22>
 8003ea0:	e7ef      	b.n	8003e82 <sbrk_aligned+0x1e>
 8003ea2:	bf00      	nop
 8003ea4:	200004b8 	.word	0x200004b8

08003ea8 <_malloc_r>:
 8003ea8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003eac:	1ccd      	adds	r5, r1, #3
 8003eae:	f025 0503 	bic.w	r5, r5, #3
 8003eb2:	3508      	adds	r5, #8
 8003eb4:	2d0c      	cmp	r5, #12
 8003eb6:	bf38      	it	cc
 8003eb8:	250c      	movcc	r5, #12
 8003eba:	2d00      	cmp	r5, #0
 8003ebc:	4606      	mov	r6, r0
 8003ebe:	db01      	blt.n	8003ec4 <_malloc_r+0x1c>
 8003ec0:	42a9      	cmp	r1, r5
 8003ec2:	d904      	bls.n	8003ece <_malloc_r+0x26>
 8003ec4:	230c      	movs	r3, #12
 8003ec6:	6033      	str	r3, [r6, #0]
 8003ec8:	2000      	movs	r0, #0
 8003eca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003ece:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8003fa4 <_malloc_r+0xfc>
 8003ed2:	f000 f869 	bl	8003fa8 <__malloc_lock>
 8003ed6:	f8d8 3000 	ldr.w	r3, [r8]
 8003eda:	461c      	mov	r4, r3
 8003edc:	bb44      	cbnz	r4, 8003f30 <_malloc_r+0x88>
 8003ede:	4629      	mov	r1, r5
 8003ee0:	4630      	mov	r0, r6
 8003ee2:	f7ff ffbf 	bl	8003e64 <sbrk_aligned>
 8003ee6:	1c43      	adds	r3, r0, #1
 8003ee8:	4604      	mov	r4, r0
 8003eea:	d158      	bne.n	8003f9e <_malloc_r+0xf6>
 8003eec:	f8d8 4000 	ldr.w	r4, [r8]
 8003ef0:	4627      	mov	r7, r4
 8003ef2:	2f00      	cmp	r7, #0
 8003ef4:	d143      	bne.n	8003f7e <_malloc_r+0xd6>
 8003ef6:	2c00      	cmp	r4, #0
 8003ef8:	d04b      	beq.n	8003f92 <_malloc_r+0xea>
 8003efa:	6823      	ldr	r3, [r4, #0]
 8003efc:	4639      	mov	r1, r7
 8003efe:	4630      	mov	r0, r6
 8003f00:	eb04 0903 	add.w	r9, r4, r3
 8003f04:	f000 fc18 	bl	8004738 <_sbrk_r>
 8003f08:	4581      	cmp	r9, r0
 8003f0a:	d142      	bne.n	8003f92 <_malloc_r+0xea>
 8003f0c:	6821      	ldr	r1, [r4, #0]
 8003f0e:	1a6d      	subs	r5, r5, r1
 8003f10:	4629      	mov	r1, r5
 8003f12:	4630      	mov	r0, r6
 8003f14:	f7ff ffa6 	bl	8003e64 <sbrk_aligned>
 8003f18:	3001      	adds	r0, #1
 8003f1a:	d03a      	beq.n	8003f92 <_malloc_r+0xea>
 8003f1c:	6823      	ldr	r3, [r4, #0]
 8003f1e:	442b      	add	r3, r5
 8003f20:	6023      	str	r3, [r4, #0]
 8003f22:	f8d8 3000 	ldr.w	r3, [r8]
 8003f26:	685a      	ldr	r2, [r3, #4]
 8003f28:	bb62      	cbnz	r2, 8003f84 <_malloc_r+0xdc>
 8003f2a:	f8c8 7000 	str.w	r7, [r8]
 8003f2e:	e00f      	b.n	8003f50 <_malloc_r+0xa8>
 8003f30:	6822      	ldr	r2, [r4, #0]
 8003f32:	1b52      	subs	r2, r2, r5
 8003f34:	d420      	bmi.n	8003f78 <_malloc_r+0xd0>
 8003f36:	2a0b      	cmp	r2, #11
 8003f38:	d917      	bls.n	8003f6a <_malloc_r+0xc2>
 8003f3a:	1961      	adds	r1, r4, r5
 8003f3c:	42a3      	cmp	r3, r4
 8003f3e:	6025      	str	r5, [r4, #0]
 8003f40:	bf18      	it	ne
 8003f42:	6059      	strne	r1, [r3, #4]
 8003f44:	6863      	ldr	r3, [r4, #4]
 8003f46:	bf08      	it	eq
 8003f48:	f8c8 1000 	streq.w	r1, [r8]
 8003f4c:	5162      	str	r2, [r4, r5]
 8003f4e:	604b      	str	r3, [r1, #4]
 8003f50:	4630      	mov	r0, r6
 8003f52:	f000 f82f 	bl	8003fb4 <__malloc_unlock>
 8003f56:	f104 000b 	add.w	r0, r4, #11
 8003f5a:	1d23      	adds	r3, r4, #4
 8003f5c:	f020 0007 	bic.w	r0, r0, #7
 8003f60:	1ac2      	subs	r2, r0, r3
 8003f62:	bf1c      	itt	ne
 8003f64:	1a1b      	subne	r3, r3, r0
 8003f66:	50a3      	strne	r3, [r4, r2]
 8003f68:	e7af      	b.n	8003eca <_malloc_r+0x22>
 8003f6a:	6862      	ldr	r2, [r4, #4]
 8003f6c:	42a3      	cmp	r3, r4
 8003f6e:	bf0c      	ite	eq
 8003f70:	f8c8 2000 	streq.w	r2, [r8]
 8003f74:	605a      	strne	r2, [r3, #4]
 8003f76:	e7eb      	b.n	8003f50 <_malloc_r+0xa8>
 8003f78:	4623      	mov	r3, r4
 8003f7a:	6864      	ldr	r4, [r4, #4]
 8003f7c:	e7ae      	b.n	8003edc <_malloc_r+0x34>
 8003f7e:	463c      	mov	r4, r7
 8003f80:	687f      	ldr	r7, [r7, #4]
 8003f82:	e7b6      	b.n	8003ef2 <_malloc_r+0x4a>
 8003f84:	461a      	mov	r2, r3
 8003f86:	685b      	ldr	r3, [r3, #4]
 8003f88:	42a3      	cmp	r3, r4
 8003f8a:	d1fb      	bne.n	8003f84 <_malloc_r+0xdc>
 8003f8c:	2300      	movs	r3, #0
 8003f8e:	6053      	str	r3, [r2, #4]
 8003f90:	e7de      	b.n	8003f50 <_malloc_r+0xa8>
 8003f92:	230c      	movs	r3, #12
 8003f94:	6033      	str	r3, [r6, #0]
 8003f96:	4630      	mov	r0, r6
 8003f98:	f000 f80c 	bl	8003fb4 <__malloc_unlock>
 8003f9c:	e794      	b.n	8003ec8 <_malloc_r+0x20>
 8003f9e:	6005      	str	r5, [r0, #0]
 8003fa0:	e7d6      	b.n	8003f50 <_malloc_r+0xa8>
 8003fa2:	bf00      	nop
 8003fa4:	200004bc 	.word	0x200004bc

08003fa8 <__malloc_lock>:
 8003fa8:	4801      	ldr	r0, [pc, #4]	@ (8003fb0 <__malloc_lock+0x8>)
 8003faa:	f7ff bee8 	b.w	8003d7e <__retarget_lock_acquire_recursive>
 8003fae:	bf00      	nop
 8003fb0:	200004b4 	.word	0x200004b4

08003fb4 <__malloc_unlock>:
 8003fb4:	4801      	ldr	r0, [pc, #4]	@ (8003fbc <__malloc_unlock+0x8>)
 8003fb6:	f7ff bee3 	b.w	8003d80 <__retarget_lock_release_recursive>
 8003fba:	bf00      	nop
 8003fbc:	200004b4 	.word	0x200004b4

08003fc0 <__ssputs_r>:
 8003fc0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003fc4:	688e      	ldr	r6, [r1, #8]
 8003fc6:	461f      	mov	r7, r3
 8003fc8:	42be      	cmp	r6, r7
 8003fca:	680b      	ldr	r3, [r1, #0]
 8003fcc:	4682      	mov	sl, r0
 8003fce:	460c      	mov	r4, r1
 8003fd0:	4690      	mov	r8, r2
 8003fd2:	d82d      	bhi.n	8004030 <__ssputs_r+0x70>
 8003fd4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8003fd8:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8003fdc:	d026      	beq.n	800402c <__ssputs_r+0x6c>
 8003fde:	6965      	ldr	r5, [r4, #20]
 8003fe0:	6909      	ldr	r1, [r1, #16]
 8003fe2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8003fe6:	eba3 0901 	sub.w	r9, r3, r1
 8003fea:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8003fee:	1c7b      	adds	r3, r7, #1
 8003ff0:	444b      	add	r3, r9
 8003ff2:	106d      	asrs	r5, r5, #1
 8003ff4:	429d      	cmp	r5, r3
 8003ff6:	bf38      	it	cc
 8003ff8:	461d      	movcc	r5, r3
 8003ffa:	0553      	lsls	r3, r2, #21
 8003ffc:	d527      	bpl.n	800404e <__ssputs_r+0x8e>
 8003ffe:	4629      	mov	r1, r5
 8004000:	f7ff ff52 	bl	8003ea8 <_malloc_r>
 8004004:	4606      	mov	r6, r0
 8004006:	b360      	cbz	r0, 8004062 <__ssputs_r+0xa2>
 8004008:	6921      	ldr	r1, [r4, #16]
 800400a:	464a      	mov	r2, r9
 800400c:	f000 fba4 	bl	8004758 <memcpy>
 8004010:	89a3      	ldrh	r3, [r4, #12]
 8004012:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8004016:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800401a:	81a3      	strh	r3, [r4, #12]
 800401c:	6126      	str	r6, [r4, #16]
 800401e:	6165      	str	r5, [r4, #20]
 8004020:	444e      	add	r6, r9
 8004022:	eba5 0509 	sub.w	r5, r5, r9
 8004026:	6026      	str	r6, [r4, #0]
 8004028:	60a5      	str	r5, [r4, #8]
 800402a:	463e      	mov	r6, r7
 800402c:	42be      	cmp	r6, r7
 800402e:	d900      	bls.n	8004032 <__ssputs_r+0x72>
 8004030:	463e      	mov	r6, r7
 8004032:	6820      	ldr	r0, [r4, #0]
 8004034:	4632      	mov	r2, r6
 8004036:	4641      	mov	r1, r8
 8004038:	f000 fb64 	bl	8004704 <memmove>
 800403c:	68a3      	ldr	r3, [r4, #8]
 800403e:	1b9b      	subs	r3, r3, r6
 8004040:	60a3      	str	r3, [r4, #8]
 8004042:	6823      	ldr	r3, [r4, #0]
 8004044:	4433      	add	r3, r6
 8004046:	6023      	str	r3, [r4, #0]
 8004048:	2000      	movs	r0, #0
 800404a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800404e:	462a      	mov	r2, r5
 8004050:	f000 fb97 	bl	8004782 <_realloc_r>
 8004054:	4606      	mov	r6, r0
 8004056:	2800      	cmp	r0, #0
 8004058:	d1e0      	bne.n	800401c <__ssputs_r+0x5c>
 800405a:	6921      	ldr	r1, [r4, #16]
 800405c:	4650      	mov	r0, sl
 800405e:	f7ff feaf 	bl	8003dc0 <_free_r>
 8004062:	230c      	movs	r3, #12
 8004064:	f8ca 3000 	str.w	r3, [sl]
 8004068:	89a3      	ldrh	r3, [r4, #12]
 800406a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800406e:	81a3      	strh	r3, [r4, #12]
 8004070:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004074:	e7e9      	b.n	800404a <__ssputs_r+0x8a>
	...

08004078 <_svfiprintf_r>:
 8004078:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800407c:	4698      	mov	r8, r3
 800407e:	898b      	ldrh	r3, [r1, #12]
 8004080:	061b      	lsls	r3, r3, #24
 8004082:	b09d      	sub	sp, #116	@ 0x74
 8004084:	4607      	mov	r7, r0
 8004086:	460d      	mov	r5, r1
 8004088:	4614      	mov	r4, r2
 800408a:	d510      	bpl.n	80040ae <_svfiprintf_r+0x36>
 800408c:	690b      	ldr	r3, [r1, #16]
 800408e:	b973      	cbnz	r3, 80040ae <_svfiprintf_r+0x36>
 8004090:	2140      	movs	r1, #64	@ 0x40
 8004092:	f7ff ff09 	bl	8003ea8 <_malloc_r>
 8004096:	6028      	str	r0, [r5, #0]
 8004098:	6128      	str	r0, [r5, #16]
 800409a:	b930      	cbnz	r0, 80040aa <_svfiprintf_r+0x32>
 800409c:	230c      	movs	r3, #12
 800409e:	603b      	str	r3, [r7, #0]
 80040a0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80040a4:	b01d      	add	sp, #116	@ 0x74
 80040a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80040aa:	2340      	movs	r3, #64	@ 0x40
 80040ac:	616b      	str	r3, [r5, #20]
 80040ae:	2300      	movs	r3, #0
 80040b0:	9309      	str	r3, [sp, #36]	@ 0x24
 80040b2:	2320      	movs	r3, #32
 80040b4:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80040b8:	f8cd 800c 	str.w	r8, [sp, #12]
 80040bc:	2330      	movs	r3, #48	@ 0x30
 80040be:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800425c <_svfiprintf_r+0x1e4>
 80040c2:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80040c6:	f04f 0901 	mov.w	r9, #1
 80040ca:	4623      	mov	r3, r4
 80040cc:	469a      	mov	sl, r3
 80040ce:	f813 2b01 	ldrb.w	r2, [r3], #1
 80040d2:	b10a      	cbz	r2, 80040d8 <_svfiprintf_r+0x60>
 80040d4:	2a25      	cmp	r2, #37	@ 0x25
 80040d6:	d1f9      	bne.n	80040cc <_svfiprintf_r+0x54>
 80040d8:	ebba 0b04 	subs.w	fp, sl, r4
 80040dc:	d00b      	beq.n	80040f6 <_svfiprintf_r+0x7e>
 80040de:	465b      	mov	r3, fp
 80040e0:	4622      	mov	r2, r4
 80040e2:	4629      	mov	r1, r5
 80040e4:	4638      	mov	r0, r7
 80040e6:	f7ff ff6b 	bl	8003fc0 <__ssputs_r>
 80040ea:	3001      	adds	r0, #1
 80040ec:	f000 80a7 	beq.w	800423e <_svfiprintf_r+0x1c6>
 80040f0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80040f2:	445a      	add	r2, fp
 80040f4:	9209      	str	r2, [sp, #36]	@ 0x24
 80040f6:	f89a 3000 	ldrb.w	r3, [sl]
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	f000 809f 	beq.w	800423e <_svfiprintf_r+0x1c6>
 8004100:	2300      	movs	r3, #0
 8004102:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8004106:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800410a:	f10a 0a01 	add.w	sl, sl, #1
 800410e:	9304      	str	r3, [sp, #16]
 8004110:	9307      	str	r3, [sp, #28]
 8004112:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8004116:	931a      	str	r3, [sp, #104]	@ 0x68
 8004118:	4654      	mov	r4, sl
 800411a:	2205      	movs	r2, #5
 800411c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004120:	484e      	ldr	r0, [pc, #312]	@ (800425c <_svfiprintf_r+0x1e4>)
 8004122:	f7fc f865 	bl	80001f0 <memchr>
 8004126:	9a04      	ldr	r2, [sp, #16]
 8004128:	b9d8      	cbnz	r0, 8004162 <_svfiprintf_r+0xea>
 800412a:	06d0      	lsls	r0, r2, #27
 800412c:	bf44      	itt	mi
 800412e:	2320      	movmi	r3, #32
 8004130:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004134:	0711      	lsls	r1, r2, #28
 8004136:	bf44      	itt	mi
 8004138:	232b      	movmi	r3, #43	@ 0x2b
 800413a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800413e:	f89a 3000 	ldrb.w	r3, [sl]
 8004142:	2b2a      	cmp	r3, #42	@ 0x2a
 8004144:	d015      	beq.n	8004172 <_svfiprintf_r+0xfa>
 8004146:	9a07      	ldr	r2, [sp, #28]
 8004148:	4654      	mov	r4, sl
 800414a:	2000      	movs	r0, #0
 800414c:	f04f 0c0a 	mov.w	ip, #10
 8004150:	4621      	mov	r1, r4
 8004152:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004156:	3b30      	subs	r3, #48	@ 0x30
 8004158:	2b09      	cmp	r3, #9
 800415a:	d94b      	bls.n	80041f4 <_svfiprintf_r+0x17c>
 800415c:	b1b0      	cbz	r0, 800418c <_svfiprintf_r+0x114>
 800415e:	9207      	str	r2, [sp, #28]
 8004160:	e014      	b.n	800418c <_svfiprintf_r+0x114>
 8004162:	eba0 0308 	sub.w	r3, r0, r8
 8004166:	fa09 f303 	lsl.w	r3, r9, r3
 800416a:	4313      	orrs	r3, r2
 800416c:	9304      	str	r3, [sp, #16]
 800416e:	46a2      	mov	sl, r4
 8004170:	e7d2      	b.n	8004118 <_svfiprintf_r+0xa0>
 8004172:	9b03      	ldr	r3, [sp, #12]
 8004174:	1d19      	adds	r1, r3, #4
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	9103      	str	r1, [sp, #12]
 800417a:	2b00      	cmp	r3, #0
 800417c:	bfbb      	ittet	lt
 800417e:	425b      	neglt	r3, r3
 8004180:	f042 0202 	orrlt.w	r2, r2, #2
 8004184:	9307      	strge	r3, [sp, #28]
 8004186:	9307      	strlt	r3, [sp, #28]
 8004188:	bfb8      	it	lt
 800418a:	9204      	strlt	r2, [sp, #16]
 800418c:	7823      	ldrb	r3, [r4, #0]
 800418e:	2b2e      	cmp	r3, #46	@ 0x2e
 8004190:	d10a      	bne.n	80041a8 <_svfiprintf_r+0x130>
 8004192:	7863      	ldrb	r3, [r4, #1]
 8004194:	2b2a      	cmp	r3, #42	@ 0x2a
 8004196:	d132      	bne.n	80041fe <_svfiprintf_r+0x186>
 8004198:	9b03      	ldr	r3, [sp, #12]
 800419a:	1d1a      	adds	r2, r3, #4
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	9203      	str	r2, [sp, #12]
 80041a0:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80041a4:	3402      	adds	r4, #2
 80041a6:	9305      	str	r3, [sp, #20]
 80041a8:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800426c <_svfiprintf_r+0x1f4>
 80041ac:	7821      	ldrb	r1, [r4, #0]
 80041ae:	2203      	movs	r2, #3
 80041b0:	4650      	mov	r0, sl
 80041b2:	f7fc f81d 	bl	80001f0 <memchr>
 80041b6:	b138      	cbz	r0, 80041c8 <_svfiprintf_r+0x150>
 80041b8:	9b04      	ldr	r3, [sp, #16]
 80041ba:	eba0 000a 	sub.w	r0, r0, sl
 80041be:	2240      	movs	r2, #64	@ 0x40
 80041c0:	4082      	lsls	r2, r0
 80041c2:	4313      	orrs	r3, r2
 80041c4:	3401      	adds	r4, #1
 80041c6:	9304      	str	r3, [sp, #16]
 80041c8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80041cc:	4824      	ldr	r0, [pc, #144]	@ (8004260 <_svfiprintf_r+0x1e8>)
 80041ce:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80041d2:	2206      	movs	r2, #6
 80041d4:	f7fc f80c 	bl	80001f0 <memchr>
 80041d8:	2800      	cmp	r0, #0
 80041da:	d036      	beq.n	800424a <_svfiprintf_r+0x1d2>
 80041dc:	4b21      	ldr	r3, [pc, #132]	@ (8004264 <_svfiprintf_r+0x1ec>)
 80041de:	bb1b      	cbnz	r3, 8004228 <_svfiprintf_r+0x1b0>
 80041e0:	9b03      	ldr	r3, [sp, #12]
 80041e2:	3307      	adds	r3, #7
 80041e4:	f023 0307 	bic.w	r3, r3, #7
 80041e8:	3308      	adds	r3, #8
 80041ea:	9303      	str	r3, [sp, #12]
 80041ec:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80041ee:	4433      	add	r3, r6
 80041f0:	9309      	str	r3, [sp, #36]	@ 0x24
 80041f2:	e76a      	b.n	80040ca <_svfiprintf_r+0x52>
 80041f4:	fb0c 3202 	mla	r2, ip, r2, r3
 80041f8:	460c      	mov	r4, r1
 80041fa:	2001      	movs	r0, #1
 80041fc:	e7a8      	b.n	8004150 <_svfiprintf_r+0xd8>
 80041fe:	2300      	movs	r3, #0
 8004200:	3401      	adds	r4, #1
 8004202:	9305      	str	r3, [sp, #20]
 8004204:	4619      	mov	r1, r3
 8004206:	f04f 0c0a 	mov.w	ip, #10
 800420a:	4620      	mov	r0, r4
 800420c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004210:	3a30      	subs	r2, #48	@ 0x30
 8004212:	2a09      	cmp	r2, #9
 8004214:	d903      	bls.n	800421e <_svfiprintf_r+0x1a6>
 8004216:	2b00      	cmp	r3, #0
 8004218:	d0c6      	beq.n	80041a8 <_svfiprintf_r+0x130>
 800421a:	9105      	str	r1, [sp, #20]
 800421c:	e7c4      	b.n	80041a8 <_svfiprintf_r+0x130>
 800421e:	fb0c 2101 	mla	r1, ip, r1, r2
 8004222:	4604      	mov	r4, r0
 8004224:	2301      	movs	r3, #1
 8004226:	e7f0      	b.n	800420a <_svfiprintf_r+0x192>
 8004228:	ab03      	add	r3, sp, #12
 800422a:	9300      	str	r3, [sp, #0]
 800422c:	462a      	mov	r2, r5
 800422e:	4b0e      	ldr	r3, [pc, #56]	@ (8004268 <_svfiprintf_r+0x1f0>)
 8004230:	a904      	add	r1, sp, #16
 8004232:	4638      	mov	r0, r7
 8004234:	f3af 8000 	nop.w
 8004238:	1c42      	adds	r2, r0, #1
 800423a:	4606      	mov	r6, r0
 800423c:	d1d6      	bne.n	80041ec <_svfiprintf_r+0x174>
 800423e:	89ab      	ldrh	r3, [r5, #12]
 8004240:	065b      	lsls	r3, r3, #25
 8004242:	f53f af2d 	bmi.w	80040a0 <_svfiprintf_r+0x28>
 8004246:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004248:	e72c      	b.n	80040a4 <_svfiprintf_r+0x2c>
 800424a:	ab03      	add	r3, sp, #12
 800424c:	9300      	str	r3, [sp, #0]
 800424e:	462a      	mov	r2, r5
 8004250:	4b05      	ldr	r3, [pc, #20]	@ (8004268 <_svfiprintf_r+0x1f0>)
 8004252:	a904      	add	r1, sp, #16
 8004254:	4638      	mov	r0, r7
 8004256:	f000 f879 	bl	800434c <_printf_i>
 800425a:	e7ed      	b.n	8004238 <_svfiprintf_r+0x1c0>
 800425c:	08004e87 	.word	0x08004e87
 8004260:	08004e91 	.word	0x08004e91
 8004264:	00000000 	.word	0x00000000
 8004268:	08003fc1 	.word	0x08003fc1
 800426c:	08004e8d 	.word	0x08004e8d

08004270 <_printf_common>:
 8004270:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004274:	4616      	mov	r6, r2
 8004276:	4698      	mov	r8, r3
 8004278:	688a      	ldr	r2, [r1, #8]
 800427a:	690b      	ldr	r3, [r1, #16]
 800427c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004280:	4293      	cmp	r3, r2
 8004282:	bfb8      	it	lt
 8004284:	4613      	movlt	r3, r2
 8004286:	6033      	str	r3, [r6, #0]
 8004288:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800428c:	4607      	mov	r7, r0
 800428e:	460c      	mov	r4, r1
 8004290:	b10a      	cbz	r2, 8004296 <_printf_common+0x26>
 8004292:	3301      	adds	r3, #1
 8004294:	6033      	str	r3, [r6, #0]
 8004296:	6823      	ldr	r3, [r4, #0]
 8004298:	0699      	lsls	r1, r3, #26
 800429a:	bf42      	ittt	mi
 800429c:	6833      	ldrmi	r3, [r6, #0]
 800429e:	3302      	addmi	r3, #2
 80042a0:	6033      	strmi	r3, [r6, #0]
 80042a2:	6825      	ldr	r5, [r4, #0]
 80042a4:	f015 0506 	ands.w	r5, r5, #6
 80042a8:	d106      	bne.n	80042b8 <_printf_common+0x48>
 80042aa:	f104 0a19 	add.w	sl, r4, #25
 80042ae:	68e3      	ldr	r3, [r4, #12]
 80042b0:	6832      	ldr	r2, [r6, #0]
 80042b2:	1a9b      	subs	r3, r3, r2
 80042b4:	42ab      	cmp	r3, r5
 80042b6:	dc26      	bgt.n	8004306 <_printf_common+0x96>
 80042b8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80042bc:	6822      	ldr	r2, [r4, #0]
 80042be:	3b00      	subs	r3, #0
 80042c0:	bf18      	it	ne
 80042c2:	2301      	movne	r3, #1
 80042c4:	0692      	lsls	r2, r2, #26
 80042c6:	d42b      	bmi.n	8004320 <_printf_common+0xb0>
 80042c8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80042cc:	4641      	mov	r1, r8
 80042ce:	4638      	mov	r0, r7
 80042d0:	47c8      	blx	r9
 80042d2:	3001      	adds	r0, #1
 80042d4:	d01e      	beq.n	8004314 <_printf_common+0xa4>
 80042d6:	6823      	ldr	r3, [r4, #0]
 80042d8:	6922      	ldr	r2, [r4, #16]
 80042da:	f003 0306 	and.w	r3, r3, #6
 80042de:	2b04      	cmp	r3, #4
 80042e0:	bf02      	ittt	eq
 80042e2:	68e5      	ldreq	r5, [r4, #12]
 80042e4:	6833      	ldreq	r3, [r6, #0]
 80042e6:	1aed      	subeq	r5, r5, r3
 80042e8:	68a3      	ldr	r3, [r4, #8]
 80042ea:	bf0c      	ite	eq
 80042ec:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80042f0:	2500      	movne	r5, #0
 80042f2:	4293      	cmp	r3, r2
 80042f4:	bfc4      	itt	gt
 80042f6:	1a9b      	subgt	r3, r3, r2
 80042f8:	18ed      	addgt	r5, r5, r3
 80042fa:	2600      	movs	r6, #0
 80042fc:	341a      	adds	r4, #26
 80042fe:	42b5      	cmp	r5, r6
 8004300:	d11a      	bne.n	8004338 <_printf_common+0xc8>
 8004302:	2000      	movs	r0, #0
 8004304:	e008      	b.n	8004318 <_printf_common+0xa8>
 8004306:	2301      	movs	r3, #1
 8004308:	4652      	mov	r2, sl
 800430a:	4641      	mov	r1, r8
 800430c:	4638      	mov	r0, r7
 800430e:	47c8      	blx	r9
 8004310:	3001      	adds	r0, #1
 8004312:	d103      	bne.n	800431c <_printf_common+0xac>
 8004314:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004318:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800431c:	3501      	adds	r5, #1
 800431e:	e7c6      	b.n	80042ae <_printf_common+0x3e>
 8004320:	18e1      	adds	r1, r4, r3
 8004322:	1c5a      	adds	r2, r3, #1
 8004324:	2030      	movs	r0, #48	@ 0x30
 8004326:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800432a:	4422      	add	r2, r4
 800432c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004330:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004334:	3302      	adds	r3, #2
 8004336:	e7c7      	b.n	80042c8 <_printf_common+0x58>
 8004338:	2301      	movs	r3, #1
 800433a:	4622      	mov	r2, r4
 800433c:	4641      	mov	r1, r8
 800433e:	4638      	mov	r0, r7
 8004340:	47c8      	blx	r9
 8004342:	3001      	adds	r0, #1
 8004344:	d0e6      	beq.n	8004314 <_printf_common+0xa4>
 8004346:	3601      	adds	r6, #1
 8004348:	e7d9      	b.n	80042fe <_printf_common+0x8e>
	...

0800434c <_printf_i>:
 800434c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004350:	7e0f      	ldrb	r7, [r1, #24]
 8004352:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004354:	2f78      	cmp	r7, #120	@ 0x78
 8004356:	4691      	mov	r9, r2
 8004358:	4680      	mov	r8, r0
 800435a:	460c      	mov	r4, r1
 800435c:	469a      	mov	sl, r3
 800435e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8004362:	d807      	bhi.n	8004374 <_printf_i+0x28>
 8004364:	2f62      	cmp	r7, #98	@ 0x62
 8004366:	d80a      	bhi.n	800437e <_printf_i+0x32>
 8004368:	2f00      	cmp	r7, #0
 800436a:	f000 80d1 	beq.w	8004510 <_printf_i+0x1c4>
 800436e:	2f58      	cmp	r7, #88	@ 0x58
 8004370:	f000 80b8 	beq.w	80044e4 <_printf_i+0x198>
 8004374:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004378:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800437c:	e03a      	b.n	80043f4 <_printf_i+0xa8>
 800437e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8004382:	2b15      	cmp	r3, #21
 8004384:	d8f6      	bhi.n	8004374 <_printf_i+0x28>
 8004386:	a101      	add	r1, pc, #4	@ (adr r1, 800438c <_printf_i+0x40>)
 8004388:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800438c:	080043e5 	.word	0x080043e5
 8004390:	080043f9 	.word	0x080043f9
 8004394:	08004375 	.word	0x08004375
 8004398:	08004375 	.word	0x08004375
 800439c:	08004375 	.word	0x08004375
 80043a0:	08004375 	.word	0x08004375
 80043a4:	080043f9 	.word	0x080043f9
 80043a8:	08004375 	.word	0x08004375
 80043ac:	08004375 	.word	0x08004375
 80043b0:	08004375 	.word	0x08004375
 80043b4:	08004375 	.word	0x08004375
 80043b8:	080044f7 	.word	0x080044f7
 80043bc:	08004423 	.word	0x08004423
 80043c0:	080044b1 	.word	0x080044b1
 80043c4:	08004375 	.word	0x08004375
 80043c8:	08004375 	.word	0x08004375
 80043cc:	08004519 	.word	0x08004519
 80043d0:	08004375 	.word	0x08004375
 80043d4:	08004423 	.word	0x08004423
 80043d8:	08004375 	.word	0x08004375
 80043dc:	08004375 	.word	0x08004375
 80043e0:	080044b9 	.word	0x080044b9
 80043e4:	6833      	ldr	r3, [r6, #0]
 80043e6:	1d1a      	adds	r2, r3, #4
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	6032      	str	r2, [r6, #0]
 80043ec:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80043f0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80043f4:	2301      	movs	r3, #1
 80043f6:	e09c      	b.n	8004532 <_printf_i+0x1e6>
 80043f8:	6833      	ldr	r3, [r6, #0]
 80043fa:	6820      	ldr	r0, [r4, #0]
 80043fc:	1d19      	adds	r1, r3, #4
 80043fe:	6031      	str	r1, [r6, #0]
 8004400:	0606      	lsls	r6, r0, #24
 8004402:	d501      	bpl.n	8004408 <_printf_i+0xbc>
 8004404:	681d      	ldr	r5, [r3, #0]
 8004406:	e003      	b.n	8004410 <_printf_i+0xc4>
 8004408:	0645      	lsls	r5, r0, #25
 800440a:	d5fb      	bpl.n	8004404 <_printf_i+0xb8>
 800440c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004410:	2d00      	cmp	r5, #0
 8004412:	da03      	bge.n	800441c <_printf_i+0xd0>
 8004414:	232d      	movs	r3, #45	@ 0x2d
 8004416:	426d      	negs	r5, r5
 8004418:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800441c:	4858      	ldr	r0, [pc, #352]	@ (8004580 <_printf_i+0x234>)
 800441e:	230a      	movs	r3, #10
 8004420:	e011      	b.n	8004446 <_printf_i+0xfa>
 8004422:	6821      	ldr	r1, [r4, #0]
 8004424:	6833      	ldr	r3, [r6, #0]
 8004426:	0608      	lsls	r0, r1, #24
 8004428:	f853 5b04 	ldr.w	r5, [r3], #4
 800442c:	d402      	bmi.n	8004434 <_printf_i+0xe8>
 800442e:	0649      	lsls	r1, r1, #25
 8004430:	bf48      	it	mi
 8004432:	b2ad      	uxthmi	r5, r5
 8004434:	2f6f      	cmp	r7, #111	@ 0x6f
 8004436:	4852      	ldr	r0, [pc, #328]	@ (8004580 <_printf_i+0x234>)
 8004438:	6033      	str	r3, [r6, #0]
 800443a:	bf14      	ite	ne
 800443c:	230a      	movne	r3, #10
 800443e:	2308      	moveq	r3, #8
 8004440:	2100      	movs	r1, #0
 8004442:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8004446:	6866      	ldr	r6, [r4, #4]
 8004448:	60a6      	str	r6, [r4, #8]
 800444a:	2e00      	cmp	r6, #0
 800444c:	db05      	blt.n	800445a <_printf_i+0x10e>
 800444e:	6821      	ldr	r1, [r4, #0]
 8004450:	432e      	orrs	r6, r5
 8004452:	f021 0104 	bic.w	r1, r1, #4
 8004456:	6021      	str	r1, [r4, #0]
 8004458:	d04b      	beq.n	80044f2 <_printf_i+0x1a6>
 800445a:	4616      	mov	r6, r2
 800445c:	fbb5 f1f3 	udiv	r1, r5, r3
 8004460:	fb03 5711 	mls	r7, r3, r1, r5
 8004464:	5dc7      	ldrb	r7, [r0, r7]
 8004466:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800446a:	462f      	mov	r7, r5
 800446c:	42bb      	cmp	r3, r7
 800446e:	460d      	mov	r5, r1
 8004470:	d9f4      	bls.n	800445c <_printf_i+0x110>
 8004472:	2b08      	cmp	r3, #8
 8004474:	d10b      	bne.n	800448e <_printf_i+0x142>
 8004476:	6823      	ldr	r3, [r4, #0]
 8004478:	07df      	lsls	r7, r3, #31
 800447a:	d508      	bpl.n	800448e <_printf_i+0x142>
 800447c:	6923      	ldr	r3, [r4, #16]
 800447e:	6861      	ldr	r1, [r4, #4]
 8004480:	4299      	cmp	r1, r3
 8004482:	bfde      	ittt	le
 8004484:	2330      	movle	r3, #48	@ 0x30
 8004486:	f806 3c01 	strble.w	r3, [r6, #-1]
 800448a:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800448e:	1b92      	subs	r2, r2, r6
 8004490:	6122      	str	r2, [r4, #16]
 8004492:	f8cd a000 	str.w	sl, [sp]
 8004496:	464b      	mov	r3, r9
 8004498:	aa03      	add	r2, sp, #12
 800449a:	4621      	mov	r1, r4
 800449c:	4640      	mov	r0, r8
 800449e:	f7ff fee7 	bl	8004270 <_printf_common>
 80044a2:	3001      	adds	r0, #1
 80044a4:	d14a      	bne.n	800453c <_printf_i+0x1f0>
 80044a6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80044aa:	b004      	add	sp, #16
 80044ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80044b0:	6823      	ldr	r3, [r4, #0]
 80044b2:	f043 0320 	orr.w	r3, r3, #32
 80044b6:	6023      	str	r3, [r4, #0]
 80044b8:	4832      	ldr	r0, [pc, #200]	@ (8004584 <_printf_i+0x238>)
 80044ba:	2778      	movs	r7, #120	@ 0x78
 80044bc:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80044c0:	6823      	ldr	r3, [r4, #0]
 80044c2:	6831      	ldr	r1, [r6, #0]
 80044c4:	061f      	lsls	r7, r3, #24
 80044c6:	f851 5b04 	ldr.w	r5, [r1], #4
 80044ca:	d402      	bmi.n	80044d2 <_printf_i+0x186>
 80044cc:	065f      	lsls	r7, r3, #25
 80044ce:	bf48      	it	mi
 80044d0:	b2ad      	uxthmi	r5, r5
 80044d2:	6031      	str	r1, [r6, #0]
 80044d4:	07d9      	lsls	r1, r3, #31
 80044d6:	bf44      	itt	mi
 80044d8:	f043 0320 	orrmi.w	r3, r3, #32
 80044dc:	6023      	strmi	r3, [r4, #0]
 80044de:	b11d      	cbz	r5, 80044e8 <_printf_i+0x19c>
 80044e0:	2310      	movs	r3, #16
 80044e2:	e7ad      	b.n	8004440 <_printf_i+0xf4>
 80044e4:	4826      	ldr	r0, [pc, #152]	@ (8004580 <_printf_i+0x234>)
 80044e6:	e7e9      	b.n	80044bc <_printf_i+0x170>
 80044e8:	6823      	ldr	r3, [r4, #0]
 80044ea:	f023 0320 	bic.w	r3, r3, #32
 80044ee:	6023      	str	r3, [r4, #0]
 80044f0:	e7f6      	b.n	80044e0 <_printf_i+0x194>
 80044f2:	4616      	mov	r6, r2
 80044f4:	e7bd      	b.n	8004472 <_printf_i+0x126>
 80044f6:	6833      	ldr	r3, [r6, #0]
 80044f8:	6825      	ldr	r5, [r4, #0]
 80044fa:	6961      	ldr	r1, [r4, #20]
 80044fc:	1d18      	adds	r0, r3, #4
 80044fe:	6030      	str	r0, [r6, #0]
 8004500:	062e      	lsls	r6, r5, #24
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	d501      	bpl.n	800450a <_printf_i+0x1be>
 8004506:	6019      	str	r1, [r3, #0]
 8004508:	e002      	b.n	8004510 <_printf_i+0x1c4>
 800450a:	0668      	lsls	r0, r5, #25
 800450c:	d5fb      	bpl.n	8004506 <_printf_i+0x1ba>
 800450e:	8019      	strh	r1, [r3, #0]
 8004510:	2300      	movs	r3, #0
 8004512:	6123      	str	r3, [r4, #16]
 8004514:	4616      	mov	r6, r2
 8004516:	e7bc      	b.n	8004492 <_printf_i+0x146>
 8004518:	6833      	ldr	r3, [r6, #0]
 800451a:	1d1a      	adds	r2, r3, #4
 800451c:	6032      	str	r2, [r6, #0]
 800451e:	681e      	ldr	r6, [r3, #0]
 8004520:	6862      	ldr	r2, [r4, #4]
 8004522:	2100      	movs	r1, #0
 8004524:	4630      	mov	r0, r6
 8004526:	f7fb fe63 	bl	80001f0 <memchr>
 800452a:	b108      	cbz	r0, 8004530 <_printf_i+0x1e4>
 800452c:	1b80      	subs	r0, r0, r6
 800452e:	6060      	str	r0, [r4, #4]
 8004530:	6863      	ldr	r3, [r4, #4]
 8004532:	6123      	str	r3, [r4, #16]
 8004534:	2300      	movs	r3, #0
 8004536:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800453a:	e7aa      	b.n	8004492 <_printf_i+0x146>
 800453c:	6923      	ldr	r3, [r4, #16]
 800453e:	4632      	mov	r2, r6
 8004540:	4649      	mov	r1, r9
 8004542:	4640      	mov	r0, r8
 8004544:	47d0      	blx	sl
 8004546:	3001      	adds	r0, #1
 8004548:	d0ad      	beq.n	80044a6 <_printf_i+0x15a>
 800454a:	6823      	ldr	r3, [r4, #0]
 800454c:	079b      	lsls	r3, r3, #30
 800454e:	d413      	bmi.n	8004578 <_printf_i+0x22c>
 8004550:	68e0      	ldr	r0, [r4, #12]
 8004552:	9b03      	ldr	r3, [sp, #12]
 8004554:	4298      	cmp	r0, r3
 8004556:	bfb8      	it	lt
 8004558:	4618      	movlt	r0, r3
 800455a:	e7a6      	b.n	80044aa <_printf_i+0x15e>
 800455c:	2301      	movs	r3, #1
 800455e:	4632      	mov	r2, r6
 8004560:	4649      	mov	r1, r9
 8004562:	4640      	mov	r0, r8
 8004564:	47d0      	blx	sl
 8004566:	3001      	adds	r0, #1
 8004568:	d09d      	beq.n	80044a6 <_printf_i+0x15a>
 800456a:	3501      	adds	r5, #1
 800456c:	68e3      	ldr	r3, [r4, #12]
 800456e:	9903      	ldr	r1, [sp, #12]
 8004570:	1a5b      	subs	r3, r3, r1
 8004572:	42ab      	cmp	r3, r5
 8004574:	dcf2      	bgt.n	800455c <_printf_i+0x210>
 8004576:	e7eb      	b.n	8004550 <_printf_i+0x204>
 8004578:	2500      	movs	r5, #0
 800457a:	f104 0619 	add.w	r6, r4, #25
 800457e:	e7f5      	b.n	800456c <_printf_i+0x220>
 8004580:	08004e98 	.word	0x08004e98
 8004584:	08004ea9 	.word	0x08004ea9

08004588 <__sflush_r>:
 8004588:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800458c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004590:	0716      	lsls	r6, r2, #28
 8004592:	4605      	mov	r5, r0
 8004594:	460c      	mov	r4, r1
 8004596:	d454      	bmi.n	8004642 <__sflush_r+0xba>
 8004598:	684b      	ldr	r3, [r1, #4]
 800459a:	2b00      	cmp	r3, #0
 800459c:	dc02      	bgt.n	80045a4 <__sflush_r+0x1c>
 800459e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80045a0:	2b00      	cmp	r3, #0
 80045a2:	dd48      	ble.n	8004636 <__sflush_r+0xae>
 80045a4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80045a6:	2e00      	cmp	r6, #0
 80045a8:	d045      	beq.n	8004636 <__sflush_r+0xae>
 80045aa:	2300      	movs	r3, #0
 80045ac:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80045b0:	682f      	ldr	r7, [r5, #0]
 80045b2:	6a21      	ldr	r1, [r4, #32]
 80045b4:	602b      	str	r3, [r5, #0]
 80045b6:	d030      	beq.n	800461a <__sflush_r+0x92>
 80045b8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80045ba:	89a3      	ldrh	r3, [r4, #12]
 80045bc:	0759      	lsls	r1, r3, #29
 80045be:	d505      	bpl.n	80045cc <__sflush_r+0x44>
 80045c0:	6863      	ldr	r3, [r4, #4]
 80045c2:	1ad2      	subs	r2, r2, r3
 80045c4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80045c6:	b10b      	cbz	r3, 80045cc <__sflush_r+0x44>
 80045c8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80045ca:	1ad2      	subs	r2, r2, r3
 80045cc:	2300      	movs	r3, #0
 80045ce:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80045d0:	6a21      	ldr	r1, [r4, #32]
 80045d2:	4628      	mov	r0, r5
 80045d4:	47b0      	blx	r6
 80045d6:	1c43      	adds	r3, r0, #1
 80045d8:	89a3      	ldrh	r3, [r4, #12]
 80045da:	d106      	bne.n	80045ea <__sflush_r+0x62>
 80045dc:	6829      	ldr	r1, [r5, #0]
 80045de:	291d      	cmp	r1, #29
 80045e0:	d82b      	bhi.n	800463a <__sflush_r+0xb2>
 80045e2:	4a2a      	ldr	r2, [pc, #168]	@ (800468c <__sflush_r+0x104>)
 80045e4:	40ca      	lsrs	r2, r1
 80045e6:	07d6      	lsls	r6, r2, #31
 80045e8:	d527      	bpl.n	800463a <__sflush_r+0xb2>
 80045ea:	2200      	movs	r2, #0
 80045ec:	6062      	str	r2, [r4, #4]
 80045ee:	04d9      	lsls	r1, r3, #19
 80045f0:	6922      	ldr	r2, [r4, #16]
 80045f2:	6022      	str	r2, [r4, #0]
 80045f4:	d504      	bpl.n	8004600 <__sflush_r+0x78>
 80045f6:	1c42      	adds	r2, r0, #1
 80045f8:	d101      	bne.n	80045fe <__sflush_r+0x76>
 80045fa:	682b      	ldr	r3, [r5, #0]
 80045fc:	b903      	cbnz	r3, 8004600 <__sflush_r+0x78>
 80045fe:	6560      	str	r0, [r4, #84]	@ 0x54
 8004600:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004602:	602f      	str	r7, [r5, #0]
 8004604:	b1b9      	cbz	r1, 8004636 <__sflush_r+0xae>
 8004606:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800460a:	4299      	cmp	r1, r3
 800460c:	d002      	beq.n	8004614 <__sflush_r+0x8c>
 800460e:	4628      	mov	r0, r5
 8004610:	f7ff fbd6 	bl	8003dc0 <_free_r>
 8004614:	2300      	movs	r3, #0
 8004616:	6363      	str	r3, [r4, #52]	@ 0x34
 8004618:	e00d      	b.n	8004636 <__sflush_r+0xae>
 800461a:	2301      	movs	r3, #1
 800461c:	4628      	mov	r0, r5
 800461e:	47b0      	blx	r6
 8004620:	4602      	mov	r2, r0
 8004622:	1c50      	adds	r0, r2, #1
 8004624:	d1c9      	bne.n	80045ba <__sflush_r+0x32>
 8004626:	682b      	ldr	r3, [r5, #0]
 8004628:	2b00      	cmp	r3, #0
 800462a:	d0c6      	beq.n	80045ba <__sflush_r+0x32>
 800462c:	2b1d      	cmp	r3, #29
 800462e:	d001      	beq.n	8004634 <__sflush_r+0xac>
 8004630:	2b16      	cmp	r3, #22
 8004632:	d11e      	bne.n	8004672 <__sflush_r+0xea>
 8004634:	602f      	str	r7, [r5, #0]
 8004636:	2000      	movs	r0, #0
 8004638:	e022      	b.n	8004680 <__sflush_r+0xf8>
 800463a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800463e:	b21b      	sxth	r3, r3
 8004640:	e01b      	b.n	800467a <__sflush_r+0xf2>
 8004642:	690f      	ldr	r7, [r1, #16]
 8004644:	2f00      	cmp	r7, #0
 8004646:	d0f6      	beq.n	8004636 <__sflush_r+0xae>
 8004648:	0793      	lsls	r3, r2, #30
 800464a:	680e      	ldr	r6, [r1, #0]
 800464c:	bf08      	it	eq
 800464e:	694b      	ldreq	r3, [r1, #20]
 8004650:	600f      	str	r7, [r1, #0]
 8004652:	bf18      	it	ne
 8004654:	2300      	movne	r3, #0
 8004656:	eba6 0807 	sub.w	r8, r6, r7
 800465a:	608b      	str	r3, [r1, #8]
 800465c:	f1b8 0f00 	cmp.w	r8, #0
 8004660:	dde9      	ble.n	8004636 <__sflush_r+0xae>
 8004662:	6a21      	ldr	r1, [r4, #32]
 8004664:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8004666:	4643      	mov	r3, r8
 8004668:	463a      	mov	r2, r7
 800466a:	4628      	mov	r0, r5
 800466c:	47b0      	blx	r6
 800466e:	2800      	cmp	r0, #0
 8004670:	dc08      	bgt.n	8004684 <__sflush_r+0xfc>
 8004672:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004676:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800467a:	81a3      	strh	r3, [r4, #12]
 800467c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004680:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004684:	4407      	add	r7, r0
 8004686:	eba8 0800 	sub.w	r8, r8, r0
 800468a:	e7e7      	b.n	800465c <__sflush_r+0xd4>
 800468c:	20400001 	.word	0x20400001

08004690 <_fflush_r>:
 8004690:	b538      	push	{r3, r4, r5, lr}
 8004692:	690b      	ldr	r3, [r1, #16]
 8004694:	4605      	mov	r5, r0
 8004696:	460c      	mov	r4, r1
 8004698:	b913      	cbnz	r3, 80046a0 <_fflush_r+0x10>
 800469a:	2500      	movs	r5, #0
 800469c:	4628      	mov	r0, r5
 800469e:	bd38      	pop	{r3, r4, r5, pc}
 80046a0:	b118      	cbz	r0, 80046aa <_fflush_r+0x1a>
 80046a2:	6a03      	ldr	r3, [r0, #32]
 80046a4:	b90b      	cbnz	r3, 80046aa <_fflush_r+0x1a>
 80046a6:	f7ff fa55 	bl	8003b54 <__sinit>
 80046aa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d0f3      	beq.n	800469a <_fflush_r+0xa>
 80046b2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80046b4:	07d0      	lsls	r0, r2, #31
 80046b6:	d404      	bmi.n	80046c2 <_fflush_r+0x32>
 80046b8:	0599      	lsls	r1, r3, #22
 80046ba:	d402      	bmi.n	80046c2 <_fflush_r+0x32>
 80046bc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80046be:	f7ff fb5e 	bl	8003d7e <__retarget_lock_acquire_recursive>
 80046c2:	4628      	mov	r0, r5
 80046c4:	4621      	mov	r1, r4
 80046c6:	f7ff ff5f 	bl	8004588 <__sflush_r>
 80046ca:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80046cc:	07da      	lsls	r2, r3, #31
 80046ce:	4605      	mov	r5, r0
 80046d0:	d4e4      	bmi.n	800469c <_fflush_r+0xc>
 80046d2:	89a3      	ldrh	r3, [r4, #12]
 80046d4:	059b      	lsls	r3, r3, #22
 80046d6:	d4e1      	bmi.n	800469c <_fflush_r+0xc>
 80046d8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80046da:	f7ff fb51 	bl	8003d80 <__retarget_lock_release_recursive>
 80046de:	e7dd      	b.n	800469c <_fflush_r+0xc>

080046e0 <fiprintf>:
 80046e0:	b40e      	push	{r1, r2, r3}
 80046e2:	b503      	push	{r0, r1, lr}
 80046e4:	4601      	mov	r1, r0
 80046e6:	ab03      	add	r3, sp, #12
 80046e8:	4805      	ldr	r0, [pc, #20]	@ (8004700 <fiprintf+0x20>)
 80046ea:	f853 2b04 	ldr.w	r2, [r3], #4
 80046ee:	6800      	ldr	r0, [r0, #0]
 80046f0:	9301      	str	r3, [sp, #4]
 80046f2:	f000 f89d 	bl	8004830 <_vfiprintf_r>
 80046f6:	b002      	add	sp, #8
 80046f8:	f85d eb04 	ldr.w	lr, [sp], #4
 80046fc:	b003      	add	sp, #12
 80046fe:	4770      	bx	lr
 8004700:	20000024 	.word	0x20000024

08004704 <memmove>:
 8004704:	4288      	cmp	r0, r1
 8004706:	b510      	push	{r4, lr}
 8004708:	eb01 0402 	add.w	r4, r1, r2
 800470c:	d902      	bls.n	8004714 <memmove+0x10>
 800470e:	4284      	cmp	r4, r0
 8004710:	4623      	mov	r3, r4
 8004712:	d807      	bhi.n	8004724 <memmove+0x20>
 8004714:	1e43      	subs	r3, r0, #1
 8004716:	42a1      	cmp	r1, r4
 8004718:	d008      	beq.n	800472c <memmove+0x28>
 800471a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800471e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8004722:	e7f8      	b.n	8004716 <memmove+0x12>
 8004724:	4402      	add	r2, r0
 8004726:	4601      	mov	r1, r0
 8004728:	428a      	cmp	r2, r1
 800472a:	d100      	bne.n	800472e <memmove+0x2a>
 800472c:	bd10      	pop	{r4, pc}
 800472e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8004732:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8004736:	e7f7      	b.n	8004728 <memmove+0x24>

08004738 <_sbrk_r>:
 8004738:	b538      	push	{r3, r4, r5, lr}
 800473a:	4d06      	ldr	r5, [pc, #24]	@ (8004754 <_sbrk_r+0x1c>)
 800473c:	2300      	movs	r3, #0
 800473e:	4604      	mov	r4, r0
 8004740:	4608      	mov	r0, r1
 8004742:	602b      	str	r3, [r5, #0]
 8004744:	f7fc fea4 	bl	8001490 <_sbrk>
 8004748:	1c43      	adds	r3, r0, #1
 800474a:	d102      	bne.n	8004752 <_sbrk_r+0x1a>
 800474c:	682b      	ldr	r3, [r5, #0]
 800474e:	b103      	cbz	r3, 8004752 <_sbrk_r+0x1a>
 8004750:	6023      	str	r3, [r4, #0]
 8004752:	bd38      	pop	{r3, r4, r5, pc}
 8004754:	200004b0 	.word	0x200004b0

08004758 <memcpy>:
 8004758:	440a      	add	r2, r1
 800475a:	4291      	cmp	r1, r2
 800475c:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8004760:	d100      	bne.n	8004764 <memcpy+0xc>
 8004762:	4770      	bx	lr
 8004764:	b510      	push	{r4, lr}
 8004766:	f811 4b01 	ldrb.w	r4, [r1], #1
 800476a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800476e:	4291      	cmp	r1, r2
 8004770:	d1f9      	bne.n	8004766 <memcpy+0xe>
 8004772:	bd10      	pop	{r4, pc}

08004774 <abort>:
 8004774:	b508      	push	{r3, lr}
 8004776:	2006      	movs	r0, #6
 8004778:	f000 fa2e 	bl	8004bd8 <raise>
 800477c:	2001      	movs	r0, #1
 800477e:	f7fc fe0f 	bl	80013a0 <_exit>

08004782 <_realloc_r>:
 8004782:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004786:	4607      	mov	r7, r0
 8004788:	4614      	mov	r4, r2
 800478a:	460d      	mov	r5, r1
 800478c:	b921      	cbnz	r1, 8004798 <_realloc_r+0x16>
 800478e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004792:	4611      	mov	r1, r2
 8004794:	f7ff bb88 	b.w	8003ea8 <_malloc_r>
 8004798:	b92a      	cbnz	r2, 80047a6 <_realloc_r+0x24>
 800479a:	f7ff fb11 	bl	8003dc0 <_free_r>
 800479e:	4625      	mov	r5, r4
 80047a0:	4628      	mov	r0, r5
 80047a2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80047a6:	f000 fa33 	bl	8004c10 <_malloc_usable_size_r>
 80047aa:	4284      	cmp	r4, r0
 80047ac:	4606      	mov	r6, r0
 80047ae:	d802      	bhi.n	80047b6 <_realloc_r+0x34>
 80047b0:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80047b4:	d8f4      	bhi.n	80047a0 <_realloc_r+0x1e>
 80047b6:	4621      	mov	r1, r4
 80047b8:	4638      	mov	r0, r7
 80047ba:	f7ff fb75 	bl	8003ea8 <_malloc_r>
 80047be:	4680      	mov	r8, r0
 80047c0:	b908      	cbnz	r0, 80047c6 <_realloc_r+0x44>
 80047c2:	4645      	mov	r5, r8
 80047c4:	e7ec      	b.n	80047a0 <_realloc_r+0x1e>
 80047c6:	42b4      	cmp	r4, r6
 80047c8:	4622      	mov	r2, r4
 80047ca:	4629      	mov	r1, r5
 80047cc:	bf28      	it	cs
 80047ce:	4632      	movcs	r2, r6
 80047d0:	f7ff ffc2 	bl	8004758 <memcpy>
 80047d4:	4629      	mov	r1, r5
 80047d6:	4638      	mov	r0, r7
 80047d8:	f7ff faf2 	bl	8003dc0 <_free_r>
 80047dc:	e7f1      	b.n	80047c2 <_realloc_r+0x40>

080047de <__sfputc_r>:
 80047de:	6893      	ldr	r3, [r2, #8]
 80047e0:	3b01      	subs	r3, #1
 80047e2:	2b00      	cmp	r3, #0
 80047e4:	b410      	push	{r4}
 80047e6:	6093      	str	r3, [r2, #8]
 80047e8:	da08      	bge.n	80047fc <__sfputc_r+0x1e>
 80047ea:	6994      	ldr	r4, [r2, #24]
 80047ec:	42a3      	cmp	r3, r4
 80047ee:	db01      	blt.n	80047f4 <__sfputc_r+0x16>
 80047f0:	290a      	cmp	r1, #10
 80047f2:	d103      	bne.n	80047fc <__sfputc_r+0x1e>
 80047f4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80047f8:	f000 b932 	b.w	8004a60 <__swbuf_r>
 80047fc:	6813      	ldr	r3, [r2, #0]
 80047fe:	1c58      	adds	r0, r3, #1
 8004800:	6010      	str	r0, [r2, #0]
 8004802:	7019      	strb	r1, [r3, #0]
 8004804:	4608      	mov	r0, r1
 8004806:	f85d 4b04 	ldr.w	r4, [sp], #4
 800480a:	4770      	bx	lr

0800480c <__sfputs_r>:
 800480c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800480e:	4606      	mov	r6, r0
 8004810:	460f      	mov	r7, r1
 8004812:	4614      	mov	r4, r2
 8004814:	18d5      	adds	r5, r2, r3
 8004816:	42ac      	cmp	r4, r5
 8004818:	d101      	bne.n	800481e <__sfputs_r+0x12>
 800481a:	2000      	movs	r0, #0
 800481c:	e007      	b.n	800482e <__sfputs_r+0x22>
 800481e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004822:	463a      	mov	r2, r7
 8004824:	4630      	mov	r0, r6
 8004826:	f7ff ffda 	bl	80047de <__sfputc_r>
 800482a:	1c43      	adds	r3, r0, #1
 800482c:	d1f3      	bne.n	8004816 <__sfputs_r+0xa>
 800482e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08004830 <_vfiprintf_r>:
 8004830:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004834:	460d      	mov	r5, r1
 8004836:	b09d      	sub	sp, #116	@ 0x74
 8004838:	4614      	mov	r4, r2
 800483a:	4698      	mov	r8, r3
 800483c:	4606      	mov	r6, r0
 800483e:	b118      	cbz	r0, 8004848 <_vfiprintf_r+0x18>
 8004840:	6a03      	ldr	r3, [r0, #32]
 8004842:	b90b      	cbnz	r3, 8004848 <_vfiprintf_r+0x18>
 8004844:	f7ff f986 	bl	8003b54 <__sinit>
 8004848:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800484a:	07d9      	lsls	r1, r3, #31
 800484c:	d405      	bmi.n	800485a <_vfiprintf_r+0x2a>
 800484e:	89ab      	ldrh	r3, [r5, #12]
 8004850:	059a      	lsls	r2, r3, #22
 8004852:	d402      	bmi.n	800485a <_vfiprintf_r+0x2a>
 8004854:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004856:	f7ff fa92 	bl	8003d7e <__retarget_lock_acquire_recursive>
 800485a:	89ab      	ldrh	r3, [r5, #12]
 800485c:	071b      	lsls	r3, r3, #28
 800485e:	d501      	bpl.n	8004864 <_vfiprintf_r+0x34>
 8004860:	692b      	ldr	r3, [r5, #16]
 8004862:	b99b      	cbnz	r3, 800488c <_vfiprintf_r+0x5c>
 8004864:	4629      	mov	r1, r5
 8004866:	4630      	mov	r0, r6
 8004868:	f000 f938 	bl	8004adc <__swsetup_r>
 800486c:	b170      	cbz	r0, 800488c <_vfiprintf_r+0x5c>
 800486e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004870:	07dc      	lsls	r4, r3, #31
 8004872:	d504      	bpl.n	800487e <_vfiprintf_r+0x4e>
 8004874:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004878:	b01d      	add	sp, #116	@ 0x74
 800487a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800487e:	89ab      	ldrh	r3, [r5, #12]
 8004880:	0598      	lsls	r0, r3, #22
 8004882:	d4f7      	bmi.n	8004874 <_vfiprintf_r+0x44>
 8004884:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004886:	f7ff fa7b 	bl	8003d80 <__retarget_lock_release_recursive>
 800488a:	e7f3      	b.n	8004874 <_vfiprintf_r+0x44>
 800488c:	2300      	movs	r3, #0
 800488e:	9309      	str	r3, [sp, #36]	@ 0x24
 8004890:	2320      	movs	r3, #32
 8004892:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8004896:	f8cd 800c 	str.w	r8, [sp, #12]
 800489a:	2330      	movs	r3, #48	@ 0x30
 800489c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8004a4c <_vfiprintf_r+0x21c>
 80048a0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80048a4:	f04f 0901 	mov.w	r9, #1
 80048a8:	4623      	mov	r3, r4
 80048aa:	469a      	mov	sl, r3
 80048ac:	f813 2b01 	ldrb.w	r2, [r3], #1
 80048b0:	b10a      	cbz	r2, 80048b6 <_vfiprintf_r+0x86>
 80048b2:	2a25      	cmp	r2, #37	@ 0x25
 80048b4:	d1f9      	bne.n	80048aa <_vfiprintf_r+0x7a>
 80048b6:	ebba 0b04 	subs.w	fp, sl, r4
 80048ba:	d00b      	beq.n	80048d4 <_vfiprintf_r+0xa4>
 80048bc:	465b      	mov	r3, fp
 80048be:	4622      	mov	r2, r4
 80048c0:	4629      	mov	r1, r5
 80048c2:	4630      	mov	r0, r6
 80048c4:	f7ff ffa2 	bl	800480c <__sfputs_r>
 80048c8:	3001      	adds	r0, #1
 80048ca:	f000 80a7 	beq.w	8004a1c <_vfiprintf_r+0x1ec>
 80048ce:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80048d0:	445a      	add	r2, fp
 80048d2:	9209      	str	r2, [sp, #36]	@ 0x24
 80048d4:	f89a 3000 	ldrb.w	r3, [sl]
 80048d8:	2b00      	cmp	r3, #0
 80048da:	f000 809f 	beq.w	8004a1c <_vfiprintf_r+0x1ec>
 80048de:	2300      	movs	r3, #0
 80048e0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80048e4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80048e8:	f10a 0a01 	add.w	sl, sl, #1
 80048ec:	9304      	str	r3, [sp, #16]
 80048ee:	9307      	str	r3, [sp, #28]
 80048f0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80048f4:	931a      	str	r3, [sp, #104]	@ 0x68
 80048f6:	4654      	mov	r4, sl
 80048f8:	2205      	movs	r2, #5
 80048fa:	f814 1b01 	ldrb.w	r1, [r4], #1
 80048fe:	4853      	ldr	r0, [pc, #332]	@ (8004a4c <_vfiprintf_r+0x21c>)
 8004900:	f7fb fc76 	bl	80001f0 <memchr>
 8004904:	9a04      	ldr	r2, [sp, #16]
 8004906:	b9d8      	cbnz	r0, 8004940 <_vfiprintf_r+0x110>
 8004908:	06d1      	lsls	r1, r2, #27
 800490a:	bf44      	itt	mi
 800490c:	2320      	movmi	r3, #32
 800490e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004912:	0713      	lsls	r3, r2, #28
 8004914:	bf44      	itt	mi
 8004916:	232b      	movmi	r3, #43	@ 0x2b
 8004918:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800491c:	f89a 3000 	ldrb.w	r3, [sl]
 8004920:	2b2a      	cmp	r3, #42	@ 0x2a
 8004922:	d015      	beq.n	8004950 <_vfiprintf_r+0x120>
 8004924:	9a07      	ldr	r2, [sp, #28]
 8004926:	4654      	mov	r4, sl
 8004928:	2000      	movs	r0, #0
 800492a:	f04f 0c0a 	mov.w	ip, #10
 800492e:	4621      	mov	r1, r4
 8004930:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004934:	3b30      	subs	r3, #48	@ 0x30
 8004936:	2b09      	cmp	r3, #9
 8004938:	d94b      	bls.n	80049d2 <_vfiprintf_r+0x1a2>
 800493a:	b1b0      	cbz	r0, 800496a <_vfiprintf_r+0x13a>
 800493c:	9207      	str	r2, [sp, #28]
 800493e:	e014      	b.n	800496a <_vfiprintf_r+0x13a>
 8004940:	eba0 0308 	sub.w	r3, r0, r8
 8004944:	fa09 f303 	lsl.w	r3, r9, r3
 8004948:	4313      	orrs	r3, r2
 800494a:	9304      	str	r3, [sp, #16]
 800494c:	46a2      	mov	sl, r4
 800494e:	e7d2      	b.n	80048f6 <_vfiprintf_r+0xc6>
 8004950:	9b03      	ldr	r3, [sp, #12]
 8004952:	1d19      	adds	r1, r3, #4
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	9103      	str	r1, [sp, #12]
 8004958:	2b00      	cmp	r3, #0
 800495a:	bfbb      	ittet	lt
 800495c:	425b      	neglt	r3, r3
 800495e:	f042 0202 	orrlt.w	r2, r2, #2
 8004962:	9307      	strge	r3, [sp, #28]
 8004964:	9307      	strlt	r3, [sp, #28]
 8004966:	bfb8      	it	lt
 8004968:	9204      	strlt	r2, [sp, #16]
 800496a:	7823      	ldrb	r3, [r4, #0]
 800496c:	2b2e      	cmp	r3, #46	@ 0x2e
 800496e:	d10a      	bne.n	8004986 <_vfiprintf_r+0x156>
 8004970:	7863      	ldrb	r3, [r4, #1]
 8004972:	2b2a      	cmp	r3, #42	@ 0x2a
 8004974:	d132      	bne.n	80049dc <_vfiprintf_r+0x1ac>
 8004976:	9b03      	ldr	r3, [sp, #12]
 8004978:	1d1a      	adds	r2, r3, #4
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	9203      	str	r2, [sp, #12]
 800497e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8004982:	3402      	adds	r4, #2
 8004984:	9305      	str	r3, [sp, #20]
 8004986:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8004a5c <_vfiprintf_r+0x22c>
 800498a:	7821      	ldrb	r1, [r4, #0]
 800498c:	2203      	movs	r2, #3
 800498e:	4650      	mov	r0, sl
 8004990:	f7fb fc2e 	bl	80001f0 <memchr>
 8004994:	b138      	cbz	r0, 80049a6 <_vfiprintf_r+0x176>
 8004996:	9b04      	ldr	r3, [sp, #16]
 8004998:	eba0 000a 	sub.w	r0, r0, sl
 800499c:	2240      	movs	r2, #64	@ 0x40
 800499e:	4082      	lsls	r2, r0
 80049a0:	4313      	orrs	r3, r2
 80049a2:	3401      	adds	r4, #1
 80049a4:	9304      	str	r3, [sp, #16]
 80049a6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80049aa:	4829      	ldr	r0, [pc, #164]	@ (8004a50 <_vfiprintf_r+0x220>)
 80049ac:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80049b0:	2206      	movs	r2, #6
 80049b2:	f7fb fc1d 	bl	80001f0 <memchr>
 80049b6:	2800      	cmp	r0, #0
 80049b8:	d03f      	beq.n	8004a3a <_vfiprintf_r+0x20a>
 80049ba:	4b26      	ldr	r3, [pc, #152]	@ (8004a54 <_vfiprintf_r+0x224>)
 80049bc:	bb1b      	cbnz	r3, 8004a06 <_vfiprintf_r+0x1d6>
 80049be:	9b03      	ldr	r3, [sp, #12]
 80049c0:	3307      	adds	r3, #7
 80049c2:	f023 0307 	bic.w	r3, r3, #7
 80049c6:	3308      	adds	r3, #8
 80049c8:	9303      	str	r3, [sp, #12]
 80049ca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80049cc:	443b      	add	r3, r7
 80049ce:	9309      	str	r3, [sp, #36]	@ 0x24
 80049d0:	e76a      	b.n	80048a8 <_vfiprintf_r+0x78>
 80049d2:	fb0c 3202 	mla	r2, ip, r2, r3
 80049d6:	460c      	mov	r4, r1
 80049d8:	2001      	movs	r0, #1
 80049da:	e7a8      	b.n	800492e <_vfiprintf_r+0xfe>
 80049dc:	2300      	movs	r3, #0
 80049de:	3401      	adds	r4, #1
 80049e0:	9305      	str	r3, [sp, #20]
 80049e2:	4619      	mov	r1, r3
 80049e4:	f04f 0c0a 	mov.w	ip, #10
 80049e8:	4620      	mov	r0, r4
 80049ea:	f810 2b01 	ldrb.w	r2, [r0], #1
 80049ee:	3a30      	subs	r2, #48	@ 0x30
 80049f0:	2a09      	cmp	r2, #9
 80049f2:	d903      	bls.n	80049fc <_vfiprintf_r+0x1cc>
 80049f4:	2b00      	cmp	r3, #0
 80049f6:	d0c6      	beq.n	8004986 <_vfiprintf_r+0x156>
 80049f8:	9105      	str	r1, [sp, #20]
 80049fa:	e7c4      	b.n	8004986 <_vfiprintf_r+0x156>
 80049fc:	fb0c 2101 	mla	r1, ip, r1, r2
 8004a00:	4604      	mov	r4, r0
 8004a02:	2301      	movs	r3, #1
 8004a04:	e7f0      	b.n	80049e8 <_vfiprintf_r+0x1b8>
 8004a06:	ab03      	add	r3, sp, #12
 8004a08:	9300      	str	r3, [sp, #0]
 8004a0a:	462a      	mov	r2, r5
 8004a0c:	4b12      	ldr	r3, [pc, #72]	@ (8004a58 <_vfiprintf_r+0x228>)
 8004a0e:	a904      	add	r1, sp, #16
 8004a10:	4630      	mov	r0, r6
 8004a12:	f3af 8000 	nop.w
 8004a16:	4607      	mov	r7, r0
 8004a18:	1c78      	adds	r0, r7, #1
 8004a1a:	d1d6      	bne.n	80049ca <_vfiprintf_r+0x19a>
 8004a1c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004a1e:	07d9      	lsls	r1, r3, #31
 8004a20:	d405      	bmi.n	8004a2e <_vfiprintf_r+0x1fe>
 8004a22:	89ab      	ldrh	r3, [r5, #12]
 8004a24:	059a      	lsls	r2, r3, #22
 8004a26:	d402      	bmi.n	8004a2e <_vfiprintf_r+0x1fe>
 8004a28:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004a2a:	f7ff f9a9 	bl	8003d80 <__retarget_lock_release_recursive>
 8004a2e:	89ab      	ldrh	r3, [r5, #12]
 8004a30:	065b      	lsls	r3, r3, #25
 8004a32:	f53f af1f 	bmi.w	8004874 <_vfiprintf_r+0x44>
 8004a36:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004a38:	e71e      	b.n	8004878 <_vfiprintf_r+0x48>
 8004a3a:	ab03      	add	r3, sp, #12
 8004a3c:	9300      	str	r3, [sp, #0]
 8004a3e:	462a      	mov	r2, r5
 8004a40:	4b05      	ldr	r3, [pc, #20]	@ (8004a58 <_vfiprintf_r+0x228>)
 8004a42:	a904      	add	r1, sp, #16
 8004a44:	4630      	mov	r0, r6
 8004a46:	f7ff fc81 	bl	800434c <_printf_i>
 8004a4a:	e7e4      	b.n	8004a16 <_vfiprintf_r+0x1e6>
 8004a4c:	08004e87 	.word	0x08004e87
 8004a50:	08004e91 	.word	0x08004e91
 8004a54:	00000000 	.word	0x00000000
 8004a58:	0800480d 	.word	0x0800480d
 8004a5c:	08004e8d 	.word	0x08004e8d

08004a60 <__swbuf_r>:
 8004a60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004a62:	460e      	mov	r6, r1
 8004a64:	4614      	mov	r4, r2
 8004a66:	4605      	mov	r5, r0
 8004a68:	b118      	cbz	r0, 8004a72 <__swbuf_r+0x12>
 8004a6a:	6a03      	ldr	r3, [r0, #32]
 8004a6c:	b90b      	cbnz	r3, 8004a72 <__swbuf_r+0x12>
 8004a6e:	f7ff f871 	bl	8003b54 <__sinit>
 8004a72:	69a3      	ldr	r3, [r4, #24]
 8004a74:	60a3      	str	r3, [r4, #8]
 8004a76:	89a3      	ldrh	r3, [r4, #12]
 8004a78:	071a      	lsls	r2, r3, #28
 8004a7a:	d501      	bpl.n	8004a80 <__swbuf_r+0x20>
 8004a7c:	6923      	ldr	r3, [r4, #16]
 8004a7e:	b943      	cbnz	r3, 8004a92 <__swbuf_r+0x32>
 8004a80:	4621      	mov	r1, r4
 8004a82:	4628      	mov	r0, r5
 8004a84:	f000 f82a 	bl	8004adc <__swsetup_r>
 8004a88:	b118      	cbz	r0, 8004a92 <__swbuf_r+0x32>
 8004a8a:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8004a8e:	4638      	mov	r0, r7
 8004a90:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004a92:	6823      	ldr	r3, [r4, #0]
 8004a94:	6922      	ldr	r2, [r4, #16]
 8004a96:	1a98      	subs	r0, r3, r2
 8004a98:	6963      	ldr	r3, [r4, #20]
 8004a9a:	b2f6      	uxtb	r6, r6
 8004a9c:	4283      	cmp	r3, r0
 8004a9e:	4637      	mov	r7, r6
 8004aa0:	dc05      	bgt.n	8004aae <__swbuf_r+0x4e>
 8004aa2:	4621      	mov	r1, r4
 8004aa4:	4628      	mov	r0, r5
 8004aa6:	f7ff fdf3 	bl	8004690 <_fflush_r>
 8004aaa:	2800      	cmp	r0, #0
 8004aac:	d1ed      	bne.n	8004a8a <__swbuf_r+0x2a>
 8004aae:	68a3      	ldr	r3, [r4, #8]
 8004ab0:	3b01      	subs	r3, #1
 8004ab2:	60a3      	str	r3, [r4, #8]
 8004ab4:	6823      	ldr	r3, [r4, #0]
 8004ab6:	1c5a      	adds	r2, r3, #1
 8004ab8:	6022      	str	r2, [r4, #0]
 8004aba:	701e      	strb	r6, [r3, #0]
 8004abc:	6962      	ldr	r2, [r4, #20]
 8004abe:	1c43      	adds	r3, r0, #1
 8004ac0:	429a      	cmp	r2, r3
 8004ac2:	d004      	beq.n	8004ace <__swbuf_r+0x6e>
 8004ac4:	89a3      	ldrh	r3, [r4, #12]
 8004ac6:	07db      	lsls	r3, r3, #31
 8004ac8:	d5e1      	bpl.n	8004a8e <__swbuf_r+0x2e>
 8004aca:	2e0a      	cmp	r6, #10
 8004acc:	d1df      	bne.n	8004a8e <__swbuf_r+0x2e>
 8004ace:	4621      	mov	r1, r4
 8004ad0:	4628      	mov	r0, r5
 8004ad2:	f7ff fddd 	bl	8004690 <_fflush_r>
 8004ad6:	2800      	cmp	r0, #0
 8004ad8:	d0d9      	beq.n	8004a8e <__swbuf_r+0x2e>
 8004ada:	e7d6      	b.n	8004a8a <__swbuf_r+0x2a>

08004adc <__swsetup_r>:
 8004adc:	b538      	push	{r3, r4, r5, lr}
 8004ade:	4b29      	ldr	r3, [pc, #164]	@ (8004b84 <__swsetup_r+0xa8>)
 8004ae0:	4605      	mov	r5, r0
 8004ae2:	6818      	ldr	r0, [r3, #0]
 8004ae4:	460c      	mov	r4, r1
 8004ae6:	b118      	cbz	r0, 8004af0 <__swsetup_r+0x14>
 8004ae8:	6a03      	ldr	r3, [r0, #32]
 8004aea:	b90b      	cbnz	r3, 8004af0 <__swsetup_r+0x14>
 8004aec:	f7ff f832 	bl	8003b54 <__sinit>
 8004af0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004af4:	0719      	lsls	r1, r3, #28
 8004af6:	d422      	bmi.n	8004b3e <__swsetup_r+0x62>
 8004af8:	06da      	lsls	r2, r3, #27
 8004afa:	d407      	bmi.n	8004b0c <__swsetup_r+0x30>
 8004afc:	2209      	movs	r2, #9
 8004afe:	602a      	str	r2, [r5, #0]
 8004b00:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004b04:	81a3      	strh	r3, [r4, #12]
 8004b06:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004b0a:	e033      	b.n	8004b74 <__swsetup_r+0x98>
 8004b0c:	0758      	lsls	r0, r3, #29
 8004b0e:	d512      	bpl.n	8004b36 <__swsetup_r+0x5a>
 8004b10:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004b12:	b141      	cbz	r1, 8004b26 <__swsetup_r+0x4a>
 8004b14:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8004b18:	4299      	cmp	r1, r3
 8004b1a:	d002      	beq.n	8004b22 <__swsetup_r+0x46>
 8004b1c:	4628      	mov	r0, r5
 8004b1e:	f7ff f94f 	bl	8003dc0 <_free_r>
 8004b22:	2300      	movs	r3, #0
 8004b24:	6363      	str	r3, [r4, #52]	@ 0x34
 8004b26:	89a3      	ldrh	r3, [r4, #12]
 8004b28:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8004b2c:	81a3      	strh	r3, [r4, #12]
 8004b2e:	2300      	movs	r3, #0
 8004b30:	6063      	str	r3, [r4, #4]
 8004b32:	6923      	ldr	r3, [r4, #16]
 8004b34:	6023      	str	r3, [r4, #0]
 8004b36:	89a3      	ldrh	r3, [r4, #12]
 8004b38:	f043 0308 	orr.w	r3, r3, #8
 8004b3c:	81a3      	strh	r3, [r4, #12]
 8004b3e:	6923      	ldr	r3, [r4, #16]
 8004b40:	b94b      	cbnz	r3, 8004b56 <__swsetup_r+0x7a>
 8004b42:	89a3      	ldrh	r3, [r4, #12]
 8004b44:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8004b48:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004b4c:	d003      	beq.n	8004b56 <__swsetup_r+0x7a>
 8004b4e:	4621      	mov	r1, r4
 8004b50:	4628      	mov	r0, r5
 8004b52:	f000 f88b 	bl	8004c6c <__smakebuf_r>
 8004b56:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004b5a:	f013 0201 	ands.w	r2, r3, #1
 8004b5e:	d00a      	beq.n	8004b76 <__swsetup_r+0x9a>
 8004b60:	2200      	movs	r2, #0
 8004b62:	60a2      	str	r2, [r4, #8]
 8004b64:	6962      	ldr	r2, [r4, #20]
 8004b66:	4252      	negs	r2, r2
 8004b68:	61a2      	str	r2, [r4, #24]
 8004b6a:	6922      	ldr	r2, [r4, #16]
 8004b6c:	b942      	cbnz	r2, 8004b80 <__swsetup_r+0xa4>
 8004b6e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8004b72:	d1c5      	bne.n	8004b00 <__swsetup_r+0x24>
 8004b74:	bd38      	pop	{r3, r4, r5, pc}
 8004b76:	0799      	lsls	r1, r3, #30
 8004b78:	bf58      	it	pl
 8004b7a:	6962      	ldrpl	r2, [r4, #20]
 8004b7c:	60a2      	str	r2, [r4, #8]
 8004b7e:	e7f4      	b.n	8004b6a <__swsetup_r+0x8e>
 8004b80:	2000      	movs	r0, #0
 8004b82:	e7f7      	b.n	8004b74 <__swsetup_r+0x98>
 8004b84:	20000024 	.word	0x20000024

08004b88 <_raise_r>:
 8004b88:	291f      	cmp	r1, #31
 8004b8a:	b538      	push	{r3, r4, r5, lr}
 8004b8c:	4605      	mov	r5, r0
 8004b8e:	460c      	mov	r4, r1
 8004b90:	d904      	bls.n	8004b9c <_raise_r+0x14>
 8004b92:	2316      	movs	r3, #22
 8004b94:	6003      	str	r3, [r0, #0]
 8004b96:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004b9a:	bd38      	pop	{r3, r4, r5, pc}
 8004b9c:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8004b9e:	b112      	cbz	r2, 8004ba6 <_raise_r+0x1e>
 8004ba0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8004ba4:	b94b      	cbnz	r3, 8004bba <_raise_r+0x32>
 8004ba6:	4628      	mov	r0, r5
 8004ba8:	f000 f830 	bl	8004c0c <_getpid_r>
 8004bac:	4622      	mov	r2, r4
 8004bae:	4601      	mov	r1, r0
 8004bb0:	4628      	mov	r0, r5
 8004bb2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004bb6:	f000 b817 	b.w	8004be8 <_kill_r>
 8004bba:	2b01      	cmp	r3, #1
 8004bbc:	d00a      	beq.n	8004bd4 <_raise_r+0x4c>
 8004bbe:	1c59      	adds	r1, r3, #1
 8004bc0:	d103      	bne.n	8004bca <_raise_r+0x42>
 8004bc2:	2316      	movs	r3, #22
 8004bc4:	6003      	str	r3, [r0, #0]
 8004bc6:	2001      	movs	r0, #1
 8004bc8:	e7e7      	b.n	8004b9a <_raise_r+0x12>
 8004bca:	2100      	movs	r1, #0
 8004bcc:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8004bd0:	4620      	mov	r0, r4
 8004bd2:	4798      	blx	r3
 8004bd4:	2000      	movs	r0, #0
 8004bd6:	e7e0      	b.n	8004b9a <_raise_r+0x12>

08004bd8 <raise>:
 8004bd8:	4b02      	ldr	r3, [pc, #8]	@ (8004be4 <raise+0xc>)
 8004bda:	4601      	mov	r1, r0
 8004bdc:	6818      	ldr	r0, [r3, #0]
 8004bde:	f7ff bfd3 	b.w	8004b88 <_raise_r>
 8004be2:	bf00      	nop
 8004be4:	20000024 	.word	0x20000024

08004be8 <_kill_r>:
 8004be8:	b538      	push	{r3, r4, r5, lr}
 8004bea:	4d07      	ldr	r5, [pc, #28]	@ (8004c08 <_kill_r+0x20>)
 8004bec:	2300      	movs	r3, #0
 8004bee:	4604      	mov	r4, r0
 8004bf0:	4608      	mov	r0, r1
 8004bf2:	4611      	mov	r1, r2
 8004bf4:	602b      	str	r3, [r5, #0]
 8004bf6:	f7fc fbc3 	bl	8001380 <_kill>
 8004bfa:	1c43      	adds	r3, r0, #1
 8004bfc:	d102      	bne.n	8004c04 <_kill_r+0x1c>
 8004bfe:	682b      	ldr	r3, [r5, #0]
 8004c00:	b103      	cbz	r3, 8004c04 <_kill_r+0x1c>
 8004c02:	6023      	str	r3, [r4, #0]
 8004c04:	bd38      	pop	{r3, r4, r5, pc}
 8004c06:	bf00      	nop
 8004c08:	200004b0 	.word	0x200004b0

08004c0c <_getpid_r>:
 8004c0c:	f7fc bbb0 	b.w	8001370 <_getpid>

08004c10 <_malloc_usable_size_r>:
 8004c10:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004c14:	1f18      	subs	r0, r3, #4
 8004c16:	2b00      	cmp	r3, #0
 8004c18:	bfbc      	itt	lt
 8004c1a:	580b      	ldrlt	r3, [r1, r0]
 8004c1c:	18c0      	addlt	r0, r0, r3
 8004c1e:	4770      	bx	lr

08004c20 <__swhatbuf_r>:
 8004c20:	b570      	push	{r4, r5, r6, lr}
 8004c22:	460c      	mov	r4, r1
 8004c24:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004c28:	2900      	cmp	r1, #0
 8004c2a:	b096      	sub	sp, #88	@ 0x58
 8004c2c:	4615      	mov	r5, r2
 8004c2e:	461e      	mov	r6, r3
 8004c30:	da0d      	bge.n	8004c4e <__swhatbuf_r+0x2e>
 8004c32:	89a3      	ldrh	r3, [r4, #12]
 8004c34:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8004c38:	f04f 0100 	mov.w	r1, #0
 8004c3c:	bf14      	ite	ne
 8004c3e:	2340      	movne	r3, #64	@ 0x40
 8004c40:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8004c44:	2000      	movs	r0, #0
 8004c46:	6031      	str	r1, [r6, #0]
 8004c48:	602b      	str	r3, [r5, #0]
 8004c4a:	b016      	add	sp, #88	@ 0x58
 8004c4c:	bd70      	pop	{r4, r5, r6, pc}
 8004c4e:	466a      	mov	r2, sp
 8004c50:	f000 f848 	bl	8004ce4 <_fstat_r>
 8004c54:	2800      	cmp	r0, #0
 8004c56:	dbec      	blt.n	8004c32 <__swhatbuf_r+0x12>
 8004c58:	9901      	ldr	r1, [sp, #4]
 8004c5a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8004c5e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8004c62:	4259      	negs	r1, r3
 8004c64:	4159      	adcs	r1, r3
 8004c66:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004c6a:	e7eb      	b.n	8004c44 <__swhatbuf_r+0x24>

08004c6c <__smakebuf_r>:
 8004c6c:	898b      	ldrh	r3, [r1, #12]
 8004c6e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004c70:	079d      	lsls	r5, r3, #30
 8004c72:	4606      	mov	r6, r0
 8004c74:	460c      	mov	r4, r1
 8004c76:	d507      	bpl.n	8004c88 <__smakebuf_r+0x1c>
 8004c78:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8004c7c:	6023      	str	r3, [r4, #0]
 8004c7e:	6123      	str	r3, [r4, #16]
 8004c80:	2301      	movs	r3, #1
 8004c82:	6163      	str	r3, [r4, #20]
 8004c84:	b003      	add	sp, #12
 8004c86:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004c88:	ab01      	add	r3, sp, #4
 8004c8a:	466a      	mov	r2, sp
 8004c8c:	f7ff ffc8 	bl	8004c20 <__swhatbuf_r>
 8004c90:	9f00      	ldr	r7, [sp, #0]
 8004c92:	4605      	mov	r5, r0
 8004c94:	4639      	mov	r1, r7
 8004c96:	4630      	mov	r0, r6
 8004c98:	f7ff f906 	bl	8003ea8 <_malloc_r>
 8004c9c:	b948      	cbnz	r0, 8004cb2 <__smakebuf_r+0x46>
 8004c9e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004ca2:	059a      	lsls	r2, r3, #22
 8004ca4:	d4ee      	bmi.n	8004c84 <__smakebuf_r+0x18>
 8004ca6:	f023 0303 	bic.w	r3, r3, #3
 8004caa:	f043 0302 	orr.w	r3, r3, #2
 8004cae:	81a3      	strh	r3, [r4, #12]
 8004cb0:	e7e2      	b.n	8004c78 <__smakebuf_r+0xc>
 8004cb2:	89a3      	ldrh	r3, [r4, #12]
 8004cb4:	6020      	str	r0, [r4, #0]
 8004cb6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004cba:	81a3      	strh	r3, [r4, #12]
 8004cbc:	9b01      	ldr	r3, [sp, #4]
 8004cbe:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8004cc2:	b15b      	cbz	r3, 8004cdc <__smakebuf_r+0x70>
 8004cc4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004cc8:	4630      	mov	r0, r6
 8004cca:	f000 f81d 	bl	8004d08 <_isatty_r>
 8004cce:	b128      	cbz	r0, 8004cdc <__smakebuf_r+0x70>
 8004cd0:	89a3      	ldrh	r3, [r4, #12]
 8004cd2:	f023 0303 	bic.w	r3, r3, #3
 8004cd6:	f043 0301 	orr.w	r3, r3, #1
 8004cda:	81a3      	strh	r3, [r4, #12]
 8004cdc:	89a3      	ldrh	r3, [r4, #12]
 8004cde:	431d      	orrs	r5, r3
 8004ce0:	81a5      	strh	r5, [r4, #12]
 8004ce2:	e7cf      	b.n	8004c84 <__smakebuf_r+0x18>

08004ce4 <_fstat_r>:
 8004ce4:	b538      	push	{r3, r4, r5, lr}
 8004ce6:	4d07      	ldr	r5, [pc, #28]	@ (8004d04 <_fstat_r+0x20>)
 8004ce8:	2300      	movs	r3, #0
 8004cea:	4604      	mov	r4, r0
 8004cec:	4608      	mov	r0, r1
 8004cee:	4611      	mov	r1, r2
 8004cf0:	602b      	str	r3, [r5, #0]
 8004cf2:	f7fc fba5 	bl	8001440 <_fstat>
 8004cf6:	1c43      	adds	r3, r0, #1
 8004cf8:	d102      	bne.n	8004d00 <_fstat_r+0x1c>
 8004cfa:	682b      	ldr	r3, [r5, #0]
 8004cfc:	b103      	cbz	r3, 8004d00 <_fstat_r+0x1c>
 8004cfe:	6023      	str	r3, [r4, #0]
 8004d00:	bd38      	pop	{r3, r4, r5, pc}
 8004d02:	bf00      	nop
 8004d04:	200004b0 	.word	0x200004b0

08004d08 <_isatty_r>:
 8004d08:	b538      	push	{r3, r4, r5, lr}
 8004d0a:	4d06      	ldr	r5, [pc, #24]	@ (8004d24 <_isatty_r+0x1c>)
 8004d0c:	2300      	movs	r3, #0
 8004d0e:	4604      	mov	r4, r0
 8004d10:	4608      	mov	r0, r1
 8004d12:	602b      	str	r3, [r5, #0]
 8004d14:	f7fc fba4 	bl	8001460 <_isatty>
 8004d18:	1c43      	adds	r3, r0, #1
 8004d1a:	d102      	bne.n	8004d22 <_isatty_r+0x1a>
 8004d1c:	682b      	ldr	r3, [r5, #0]
 8004d1e:	b103      	cbz	r3, 8004d22 <_isatty_r+0x1a>
 8004d20:	6023      	str	r3, [r4, #0]
 8004d22:	bd38      	pop	{r3, r4, r5, pc}
 8004d24:	200004b0 	.word	0x200004b0

08004d28 <_init>:
 8004d28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004d2a:	bf00      	nop
 8004d2c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004d2e:	bc08      	pop	{r3}
 8004d30:	469e      	mov	lr, r3
 8004d32:	4770      	bx	lr

08004d34 <_fini>:
 8004d34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004d36:	bf00      	nop
 8004d38:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004d3a:	bc08      	pop	{r3}
 8004d3c:	469e      	mov	lr, r3
 8004d3e:	4770      	bx	lr
