Record=SheetSymbol|SourceDocument=EvalBoardTester.SchDoc|Designator=U_addTrans0|SchDesignator=U_addTrans0|FileName=addTrans.Vhd
Record=SheetSymbol|SourceDocument=EvalBoardTester.SchDoc|Designator=U_addTrans1|SchDesignator=U_addTrans1|FileName=addTrans.Vhd
Record=SheetSymbol|SourceDocument=EvalBoardTester.SchDoc|Designator=U_AudioL|SchDesignator=U_AudioL|FileName=Audio.SchDoc
Record=SheetSymbol|SourceDocument=EvalBoardTester.SchDoc|Designator=U_AudioR|SchDesignator=U_AudioR|FileName=Audio.SchDoc
Record=SheetSymbol|SourceDocument=EvalBoardTester.SchDoc|Designator=U_BusSplitter|SchDesignator=U_BusSplitter|FileName=BusSplitter.VHD
Record=SheetSymbol|SourceDocument=EvalBoardTester.SchDoc|Designator=U_CPU51|SchDesignator=U_CPU51|FileName=CPU51.SCHDOC
Record=SheetSymbol|SourceDocument=EvalBoardTester.SchDoc|Designator=U_J3x8_1x19|SchDesignator=U_J3x8_1x19|FileName=J3x8_1x19.VHD
Record=SheetSymbol|SourceDocument=EvalBoardTester.SchDoc|Designator=U_PS2_INT|SchDesignator=U_PS2_INT|FileName=PS2_INT.SCHDOC
Record=SheetSymbol|SourceDocument=EvalBoardTester.SchDoc|Designator=U_RS_232|SchDesignator=U_RS_232|FileName=RS_232.SCHDOC
Record=SheetSymbol|SourceDocument=EvalBoardTester.SchDoc|Designator=U_SFR_PORTS|SchDesignator=U_SFR_PORTS|FileName=SFR_PORTS.SCHDOC
Record=SheetSymbol|SourceDocument=EvalBoardTester.SchDoc|Designator=U_TDisplay|SchDesignator=U_TDisplay|FileName=TDisplay.SchDoc
Record=SheetSymbol|SourceDocument=EvalBoardTester.SchDoc|Designator=U_UIO_INT|SchDesignator=U_UIO_INT|FileName=UIO_INT.SCHDOC
Record=SheetSymbol|SourceDocument=Audio.SchDoc|Designator=U_DeltaSigma8|SchDesignator=U_DeltaSigma8|FileName=DeltaSigma8.SCHDOC
Record=SheetSymbol|SourceDocument=Audio.SchDoc|Designator=U_NoteDividerTable|SchDesignator=U_NoteDividerTable|FileName=NoteDividerTable.Vhd
Record=SheetSymbol|SourceDocument=Audio.SchDoc|Designator=U_SineWaveGenerator|SchDesignator=U_SineWaveGenerator|FileName=SineWave.VHD
Record=SubProject|ProjectPath=Embedded\EV_TESTER.PrjEmb
Record=SheetSymbol|SourceDocument=TDisplay.SchDoc|Designator=cb1|SchDesignator=cb1|FileName=TColourBar.schDoc
Record=SheetSymbol|SourceDocument=TDisplay.SchDoc|Designator=CC1|SchDesignator=CC1|FileName=ColourConverter.schDoc
Record=SheetSymbol|SourceDocument=TDisplay.SchDoc|Designator=desktop1|SchDesignator=desktop1|FileName=TDesktop.schDoc
Record=SheetSymbol|SourceDocument=TDisplay.SchDoc|Designator=lcdWindow|SchDesignator=lcdWindow|FileName=TLCDDisplay.schDoc
Record=SheetSymbol|SourceDocument=TDisplay.SchDoc|Designator=sevenSegmentWindow|SchDesignator=sevenSegmentWindow|FileName=TSevenSegmentDisplay.schDoc
Record=SheetSymbol|SourceDocument=ColourConverter.SchDoc|Designator=dither1|SchDesignator=dither1|FileName=TDither.vhd
Record=SheetSymbol|SourceDocument=ColourConverter.SchDoc|Designator=dither2|SchDesignator=dither2|FileName=TDither.vhd
Record=SheetSymbol|SourceDocument=ColourConverter.SchDoc|Designator=dither3|SchDesignator=dither3|FileName=TDither.vhd
Record=SheetSymbol|SourceDocument=TColourBar.SchDoc|Designator=BarLed_window4|SchDesignator=BarLed_window4|FileName=TWindow12.schDoc
Record=SheetSymbol|SourceDocument=TLCDDisplay.SchDoc|Designator=BarLed_window4|SchDesignator=BarLed_window4|FileName=TWindow.schDoc
Record=SheetSymbol|SourceDocument=TSevenSegmentDisplay.SchDoc|Designator=BarLed_window4|SchDesignator=BarLed_window4|FileName=TWindow.schDoc
Record=SheetSymbol|SourceDocument=TWindow12.SchDoc|Designator=xRange|SchDesignator=xRange|FileName=TRange.vhd
Record=SheetSymbol|SourceDocument=TWindow12.SchDoc|Designator=yRange|SchDesignator=yRange|FileName=TRange.vhd
Record=SheetSymbol|SourceDocument=TWindow.SchDoc|Designator=V2|SchDesignator=V2|FileName=TRange.Vhd
Record=SheetSymbol|SourceDocument=TWindow.SchDoc|Designator=V3|SchDesignator=V3|FileName=TRange.Vhd
Record=TopLevelDocument|FileName=EvalBoardTester.SchDoc
Record=NEXUS_CORE|ComponentDesignator=P1|BaseComponentDesignator=P1|DocumentName=CPU51.SchDoc|LibraryReference=TSK51A_D|SubProjectPath=Embedded\EV_TESTER.PrjEmb|NEXUS_JTAG_INDEX=0|ComponentUniqueID=KNYJMKAB|Description=TSK51A OCD Microprocessor|ChildCore1=M1|ChildModel1=RAM256x8_TSK51D|Comment=TSK51A_D|Component Kind=Standard|Core Revision=1.00.00|Footprint= |Library Name=FPGA Processors.IntLib|Library Reference=TSK51A_D|Memory_Configuration=Record[NEXUS_CORE]{}ComponentDesignator[iram]{}Memory_Depth[256]{}Memory_UsageType[ram]{}ProgramDownloadAddress[0x0]{}Memory_BusType[c51:idata_bus]{n}Record[NEXUS_CORE]{}ComponentDesignator[xram]{}Memory_Depth[1]{}Memory_UsageType[ram]{}ProgramDownloadAddress[0x0]{}Memory_BusType[c51:xdata_bus]{n}Record[NEXUS_CORE]{}ComponentDesignator[xrom]{}Memory_Depth[16k]{}Memory_UsageType[rom]{}ProgramDownloadAddress[0x0]{}Memory_BusType[c51:code_bus]{n}|NEXUS_CORE=Processor_OCDS|NEXUS_JTAG_DEVICE=True|NEXUS_JTAG_ORDER=0|PCB3D= |Published=18/12/2003|Publisher=Altium Hobart Technology Centre|Signal Integrity= |Simulation= 
Record=NEXUS_CORE|ComponentDesignator=M1|BaseComponentDesignator=M1|DocumentName=CPU51.SchDoc|LibraryReference=RAMS_8x16K|SubProjectPath= |NEXUS_JTAG_INDEX=0|ComponentUniqueID=LNKNCRTH|Description=Single Port RAM|Comment=RAMS_8x16K|Component Kind=Standard|Footprint= |Library Name=FPGA Memories.IntLib|Library Reference=RAMS_8x16K|Memory_ClockEdge=Rising|Memory_ContentFile= |Memory_Depth=16384|Memory_EnablePin=False|Memory_Type=RAM_SinglePortBlock|Memory_Width=8|Nexus_Core=Memory_Program|PCB3D= |Published=23/04/2004|Publisher=Altium Hobart Technology Center|Signal Integrity= |Simulation= 
Record=NEXUS_CORE|ComponentDesignator=U137|BaseComponentDesignator=U137|DocumentName=TLCDDisplay.SchDoc|LibraryReference=RAMD_8x32|SubProjectPath= |NEXUS_JTAG_INDEX=1|ComponentUniqueID=DRDGALIA|Description=Dual Port RAM|Comment=DRAM8x256|Component Kind=Standard|Footprint= |Library Name=FPGA Memories.IntLib|Library Reference=RAMD_8x32|Memory_ClockEdge=Rising|Memory_ContentFile= |Memory_DepthA=32|Memory_DepthB=32|Memory_EnablePin=False|Memory_Type=RAM_DualPortBlock|Memory_WidthA=8|Memory_WidthB=8|Nexus_Core=Memory_Program|PCB3D= |Published=23/04/2004|Publisher=Altium Hobart Technology Center|Signal Integrity= |Simulation= 
Record=NEXUS_CORE|ComponentDesignator=U140|BaseComponentDesignator=U140|DocumentName=TLCDDisplay.SchDoc|LibraryReference=RAMS_8x4K|SubProjectPath= |NEXUS_JTAG_INDEX=2|ComponentUniqueID=WOUGYMRE|Description=Single Port RAM|Comment=RAMS_8x4K|Component Kind=Standard|Footprint= |Library Name=FPGA Memories.IntLib|Library Reference=RAMS_8x4K|Memory_ClockEdge=Rising|Memory_ContentFile=font.hex|Memory_Depth=4096|Memory_EnablePin=False|Memory_Type=RAM_SinglePortBlock|Memory_Width=8|Nexus_Core=Memory_Program|PCB3D= |Published=23/04/2004|Publisher=Altium Hobart Technology Center|Signal Integrity= |Simulation= 
Record=NEXUS_CORE_COMPONENT|BaseComponentDesignator=M1|DocumentName=CPU51.SchDoc|LibraryReference=RAMS_8x16K|SubProjectPath= |Configuration= |Description=Single Port RAM|SubPartUniqueId1=LNKNCRTH|SubPartDocPath1=CPU51.SchDoc|Comment=RAMS_8x16K|Component Kind=Standard|Footprint= |Library Name=FPGA Memories.IntLib|Library Reference=RAMS_8x16K|Memory_ClockEdge=Rising|Memory_ContentFile= |Memory_Depth=16384|Memory_EnablePin=False|Memory_Type=RAM_SinglePortBlock|Memory_Width=8|Nexus_Core=Memory_Program|PCB3D= |Published=23/04/2004|Publisher=Altium Hobart Technology Center|Signal Integrity= |Simulation= 
Record=NEXUS_CORE_COMPONENT|BaseComponentDesignator=P1|DocumentName=CPU51.SchDoc|LibraryReference=TSK51A_D|SubProjectPath=Embedded\EV_TESTER.PrjEmb|Configuration= |Description=TSK51A OCD Microprocessor|SubPartUniqueId1=KNYJMKAB|SubPartDocPath1=CPU51.SchDoc|ChildCore1=M1|ChildModel1=RAM256x8_TSK51D|Comment=TSK51A_D|Component Kind=Standard|Core Revision=1.00.00|Footprint= |Library Name=FPGA Processors.IntLib|Library Reference=TSK51A_D|Memory_Configuration=Record[NEXUS_CORE]{}ComponentDesignator[iram]{}Memory_Depth[256]{}Memory_UsageType[ram]{}ProgramDownloadAddress[0x0]{}Memory_BusType[c51:idata_bus]{n}Record[NEXUS_CORE]{}ComponentDesignator[xram]{}Memory_Depth[1]{}Memory_UsageType[ram]{}ProgramDownloadAddress[0x0]{}Memory_BusType[c51:xdata_bus]{n}Record[NEXUS_CORE]{}ComponentDesignator[xrom]{}Memory_Depth[16k]{}Memory_UsageType[rom]{}ProgramDownloadAddress[0x0]{}Memory_BusType[c51:code_bus]{n}|NEXUS_CORE=Processor_OCDS|NEXUS_JTAG_DEVICE=True|NEXUS_JTAG_ORDER=0|PCB3D= |Published=18/12/2003|Publisher=Altium Hobart Technology Centre|Signal Integrity= |Simulation= 
Record=NEXUS_CORE_COMPONENT|BaseComponentDesignator=U137|DocumentName=TLCDDisplay.SchDoc|LibraryReference=RAMD_8x32|SubProjectPath= |Configuration= |Description=Dual Port RAM|SubPartUniqueId1=DRDGALIA|SubPartDocPath1=TLCDDisplay.SchDoc|Comment=DRAM8x256|Component Kind=Standard|Footprint= |Library Name=FPGA Memories.IntLib|Library Reference=RAMD_8x32|Memory_ClockEdge=Rising|Memory_ContentFile= |Memory_DepthA=32|Memory_DepthB=32|Memory_EnablePin=False|Memory_Type=RAM_DualPortBlock|Memory_WidthA=8|Memory_WidthB=8|Nexus_Core=Memory_Program|PCB3D= |Published=23/04/2004|Publisher=Altium Hobart Technology Center|Signal Integrity= |Simulation= 
Record=NEXUS_CORE_COMPONENT|BaseComponentDesignator=U140|DocumentName=TLCDDisplay.SchDoc|LibraryReference=RAMS_8x4K|SubProjectPath= |Configuration= |Description=Single Port RAM|SubPartUniqueId1=WOUGYMRE|SubPartDocPath1=TLCDDisplay.SchDoc|Comment=RAMS_8x4K|Component Kind=Standard|Footprint= |Library Name=FPGA Memories.IntLib|Library Reference=RAMS_8x4K|Memory_ClockEdge=Rising|Memory_ContentFile=font.hex|Memory_Depth=4096|Memory_EnablePin=False|Memory_Type=RAM_SinglePortBlock|Memory_Width=8|Nexus_Core=Memory_Program|PCB3D= |Published=23/04/2004|Publisher=Altium Hobart Technology Center|Signal Integrity= |Simulation= 
Record=Configuration|Name=Cyclone12_EB2|DeviceName=EP1C12F324C6
Record=Configuration|Name=Spartan3_400_EB1|DeviceName=XC3S400-4FG456C
Record=Configuration|Name=Spartan3_1000_EB1|DeviceName=XC3S1000-4FG456C
