-- VHDL Ram CPU SOC Compiler
-- by G.Ferrante: gferrante@opencores.com
--
0 0
1 0
2 0
3 0
4 0
5 0
6 0
7 0
8 0
9 0
10 72
11 101
12 108
13 108
14 111
15 13
16 6
17 0
18 0
19 0
20 0
21 0
22 0
23 0
24 0
