
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//slabtop_clang_-O3:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004010d8 <.init>:
  4010d8:	stp	x29, x30, [sp, #-16]!
  4010dc:	mov	x29, sp
  4010e0:	bl	401400 <ferror@plt+0x60>
  4010e4:	ldp	x29, x30, [sp], #16
  4010e8:	ret

Disassembly of section .plt:

00000000004010f0 <_exit@plt-0x20>:
  4010f0:	stp	x16, x30, [sp, #-16]!
  4010f4:	adrp	x16, 415000 <ferror@plt+0x13c60>
  4010f8:	ldr	x17, [x16, #4088]
  4010fc:	add	x16, x16, #0xff8
  401100:	br	x17
  401104:	nop
  401108:	nop
  40110c:	nop

0000000000401110 <_exit@plt>:
  401110:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401114:	ldr	x17, [x16]
  401118:	add	x16, x16, #0x0
  40111c:	br	x17

0000000000401120 <fputs@plt>:
  401120:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401124:	ldr	x17, [x16, #8]
  401128:	add	x16, x16, #0x8
  40112c:	br	x17

0000000000401130 <exit@plt>:
  401130:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401134:	ldr	x17, [x16, #16]
  401138:	add	x16, x16, #0x10
  40113c:	br	x17

0000000000401140 <error@plt>:
  401140:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401144:	ldr	x17, [x16, #24]
  401148:	add	x16, x16, #0x18
  40114c:	br	x17

0000000000401150 <strtod@plt>:
  401150:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401154:	ldr	x17, [x16, #32]
  401158:	add	x16, x16, #0x20
  40115c:	br	x17

0000000000401160 <wattr_on@plt>:
  401160:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401164:	ldr	x17, [x16, #40]
  401168:	add	x16, x16, #0x28
  40116c:	br	x17

0000000000401170 <__cxa_atexit@plt>:
  401170:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401174:	ldr	x17, [x16, #48]
  401178:	add	x16, x16, #0x30
  40117c:	br	x17

0000000000401180 <__fpending@plt>:
  401180:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401184:	ldr	x17, [x16, #56]
  401188:	add	x16, x16, #0x38
  40118c:	br	x17

0000000000401190 <put_slabinfo@plt>:
  401190:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401194:	ldr	x17, [x16, #64]
  401198:	add	x16, x16, #0x40
  40119c:	br	x17

00000000004011a0 <tcgetattr@plt>:
  4011a0:	adrp	x16, 416000 <ferror@plt+0x14c60>
  4011a4:	ldr	x17, [x16, #72]
  4011a8:	add	x16, x16, #0x48
  4011ac:	br	x17

00000000004011b0 <signal@plt>:
  4011b0:	adrp	x16, 416000 <ferror@plt+0x14c60>
  4011b4:	ldr	x17, [x16, #80]
  4011b8:	add	x16, x16, #0x50
  4011bc:	br	x17

00000000004011c0 <fclose@plt>:
  4011c0:	adrp	x16, 416000 <ferror@plt+0x14c60>
  4011c4:	ldr	x17, [x16, #88]
  4011c8:	add	x16, x16, #0x58
  4011cc:	br	x17

00000000004011d0 <wrefresh@plt>:
  4011d0:	adrp	x16, 416000 <ferror@plt+0x14c60>
  4011d4:	ldr	x17, [x16, #96]
  4011d8:	add	x16, x16, #0x60
  4011dc:	br	x17

00000000004011e0 <initscr@plt>:
  4011e0:	adrp	x16, 416000 <ferror@plt+0x14c60>
  4011e4:	ldr	x17, [x16, #104]
  4011e8:	add	x16, x16, #0x68
  4011ec:	br	x17

00000000004011f0 <bindtextdomain@plt>:
  4011f0:	adrp	x16, 416000 <ferror@plt+0x14c60>
  4011f4:	ldr	x17, [x16, #112]
  4011f8:	add	x16, x16, #0x70
  4011fc:	br	x17

0000000000401200 <__libc_start_main@plt>:
  401200:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401204:	ldr	x17, [x16, #120]
  401208:	add	x16, x16, #0x78
  40120c:	br	x17

0000000000401210 <wattr_off@plt>:
  401210:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401214:	ldr	x17, [x16, #128]
  401218:	add	x16, x16, #0x80
  40121c:	br	x17

0000000000401220 <__ctype_toupper_loc@plt>:
  401220:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401224:	ldr	x17, [x16, #136]
  401228:	add	x16, x16, #0x88
  40122c:	br	x17

0000000000401230 <__gmon_start__@plt>:
  401230:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401234:	ldr	x17, [x16, #144]
  401238:	add	x16, x16, #0x90
  40123c:	br	x17

0000000000401240 <abort@plt>:
  401240:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401244:	ldr	x17, [x16, #152]
  401248:	add	x16, x16, #0x98
  40124c:	br	x17

0000000000401250 <printw@plt>:
  401250:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401254:	ldr	x17, [x16, #160]
  401258:	add	x16, x16, #0xa0
  40125c:	br	x17

0000000000401260 <textdomain@plt>:
  401260:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401264:	ldr	x17, [x16, #168]
  401268:	add	x16, x16, #0xa8
  40126c:	br	x17

0000000000401270 <getopt_long@plt>:
  401270:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401274:	ldr	x17, [x16, #176]
  401278:	add	x16, x16, #0xb0
  40127c:	br	x17

0000000000401280 <strcmp@plt>:
  401280:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401284:	ldr	x17, [x16, #184]
  401288:	add	x16, x16, #0xb8
  40128c:	br	x17

0000000000401290 <__ctype_b_loc@plt>:
  401290:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401294:	ldr	x17, [x16, #192]
  401298:	add	x16, x16, #0xc0
  40129c:	br	x17

00000000004012a0 <strtol@plt>:
  4012a0:	adrp	x16, 416000 <ferror@plt+0x14c60>
  4012a4:	ldr	x17, [x16, #200]
  4012a8:	add	x16, x16, #0xc8
  4012ac:	br	x17

00000000004012b0 <get_slabinfo@plt>:
  4012b0:	adrp	x16, 416000 <ferror@plt+0x14c60>
  4012b4:	ldr	x17, [x16, #208]
  4012b8:	add	x16, x16, #0xd0
  4012bc:	br	x17

00000000004012c0 <free_slabinfo@plt>:
  4012c0:	adrp	x16, 416000 <ferror@plt+0x14c60>
  4012c4:	ldr	x17, [x16, #216]
  4012c8:	add	x16, x16, #0xd8
  4012cc:	br	x17

00000000004012d0 <endwin@plt>:
  4012d0:	adrp	x16, 416000 <ferror@plt+0x14c60>
  4012d4:	ldr	x17, [x16, #224]
  4012d8:	add	x16, x16, #0xe0
  4012dc:	br	x17

00000000004012e0 <read@plt>:
  4012e0:	adrp	x16, 416000 <ferror@plt+0x14c60>
  4012e4:	ldr	x17, [x16, #232]
  4012e8:	add	x16, x16, #0xe8
  4012ec:	br	x17

00000000004012f0 <tcsetattr@plt>:
  4012f0:	adrp	x16, 416000 <ferror@plt+0x14c60>
  4012f4:	ldr	x17, [x16, #240]
  4012f8:	add	x16, x16, #0xf0
  4012fc:	br	x17

0000000000401300 <isatty@plt>:
  401300:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401304:	ldr	x17, [x16, #248]
  401308:	add	x16, x16, #0xf8
  40130c:	br	x17

0000000000401310 <select@plt>:
  401310:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401314:	ldr	x17, [x16, #256]
  401318:	add	x16, x16, #0x100
  40131c:	br	x17

0000000000401320 <dcgettext@plt>:
  401320:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401324:	ldr	x17, [x16, #264]
  401328:	add	x16, x16, #0x108
  40132c:	br	x17

0000000000401330 <wmove@plt>:
  401330:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401334:	ldr	x17, [x16, #272]
  401338:	add	x16, x16, #0x110
  40133c:	br	x17

0000000000401340 <printf@plt>:
  401340:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401344:	ldr	x17, [x16, #280]
  401348:	add	x16, x16, #0x118
  40134c:	br	x17

0000000000401350 <__errno_location@plt>:
  401350:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401354:	ldr	x17, [x16, #288]
  401358:	add	x16, x16, #0x120
  40135c:	br	x17

0000000000401360 <fprintf@plt>:
  401360:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401364:	ldr	x17, [x16, #296]
  401368:	add	x16, x16, #0x128
  40136c:	br	x17

0000000000401370 <resizeterm@plt>:
  401370:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401374:	ldr	x17, [x16, #304]
  401378:	add	x16, x16, #0x130
  40137c:	br	x17

0000000000401380 <ioctl@plt>:
  401380:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401384:	ldr	x17, [x16, #312]
  401388:	add	x16, x16, #0x138
  40138c:	br	x17

0000000000401390 <setlocale@plt>:
  401390:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401394:	ldr	x17, [x16, #320]
  401398:	add	x16, x16, #0x140
  40139c:	br	x17

00000000004013a0 <ferror@plt>:
  4013a0:	adrp	x16, 416000 <ferror@plt+0x14c60>
  4013a4:	ldr	x17, [x16, #328]
  4013a8:	add	x16, x16, #0x148
  4013ac:	br	x17

Disassembly of section .text:

00000000004013b0 <.text>:
  4013b0:	mov	x29, #0x0                   	// #0
  4013b4:	mov	x30, #0x0                   	// #0
  4013b8:	mov	x5, x0
  4013bc:	ldr	x1, [sp]
  4013c0:	add	x2, sp, #0x8
  4013c4:	mov	x6, sp
  4013c8:	movz	x0, #0x0, lsl #48
  4013cc:	movk	x0, #0x0, lsl #32
  4013d0:	movk	x0, #0x40, lsl #16
  4013d4:	movk	x0, #0x14bc
  4013d8:	movz	x3, #0x0, lsl #48
  4013dc:	movk	x3, #0x0, lsl #32
  4013e0:	movk	x3, #0x40, lsl #16
  4013e4:	movk	x3, #0x5298
  4013e8:	movz	x4, #0x0, lsl #48
  4013ec:	movk	x4, #0x0, lsl #32
  4013f0:	movk	x4, #0x40, lsl #16
  4013f4:	movk	x4, #0x5318
  4013f8:	bl	401200 <__libc_start_main@plt>
  4013fc:	bl	401240 <abort@plt>
  401400:	adrp	x0, 415000 <ferror@plt+0x13c60>
  401404:	ldr	x0, [x0, #4064]
  401408:	cbz	x0, 401410 <ferror@plt+0x70>
  40140c:	b	401230 <__gmon_start__@plt>
  401410:	ret
  401414:	nop
  401418:	adrp	x0, 416000 <ferror@plt+0x14c60>
  40141c:	add	x0, x0, #0x168
  401420:	adrp	x1, 416000 <ferror@plt+0x14c60>
  401424:	add	x1, x1, #0x168
  401428:	cmp	x1, x0
  40142c:	b.eq	401444 <ferror@plt+0xa4>  // b.none
  401430:	adrp	x1, 405000 <ferror@plt+0x3c60>
  401434:	ldr	x1, [x1, #840]
  401438:	cbz	x1, 401444 <ferror@plt+0xa4>
  40143c:	mov	x16, x1
  401440:	br	x16
  401444:	ret
  401448:	adrp	x0, 416000 <ferror@plt+0x14c60>
  40144c:	add	x0, x0, #0x168
  401450:	adrp	x1, 416000 <ferror@plt+0x14c60>
  401454:	add	x1, x1, #0x168
  401458:	sub	x1, x1, x0
  40145c:	lsr	x2, x1, #63
  401460:	add	x1, x2, x1, asr #3
  401464:	cmp	xzr, x1, asr #1
  401468:	asr	x1, x1, #1
  40146c:	b.eq	401484 <ferror@plt+0xe4>  // b.none
  401470:	adrp	x2, 405000 <ferror@plt+0x3c60>
  401474:	ldr	x2, [x2, #848]
  401478:	cbz	x2, 401484 <ferror@plt+0xe4>
  40147c:	mov	x16, x2
  401480:	br	x16
  401484:	ret
  401488:	stp	x29, x30, [sp, #-32]!
  40148c:	mov	x29, sp
  401490:	str	x19, [sp, #16]
  401494:	adrp	x19, 416000 <ferror@plt+0x14c60>
  401498:	ldrb	w0, [x19, #408]
  40149c:	cbnz	w0, 4014ac <ferror@plt+0x10c>
  4014a0:	bl	401418 <ferror@plt+0x78>
  4014a4:	mov	w0, #0x1                   	// #1
  4014a8:	strb	w0, [x19, #408]
  4014ac:	ldr	x19, [sp, #16]
  4014b0:	ldp	x29, x30, [sp], #32
  4014b4:	ret
  4014b8:	b	401448 <ferror@plt+0xa8>
  4014bc:	sub	sp, sp, #0x1d0
  4014c0:	stp	x20, x19, [sp, #448]
  4014c4:	adrp	x20, 416000 <ferror@plt+0x14c60>
  4014c8:	ldr	x8, [x20, #400]
  4014cc:	stp	x29, x30, [sp, #368]
  4014d0:	add	x29, sp, #0x130
  4014d4:	mov	x19, x1
  4014d8:	adrp	x1, 405000 <ferror@plt+0x3c60>
  4014dc:	stp	x26, x25, [sp, #400]
  4014e0:	mov	w26, w0
  4014e4:	sub	x25, x29, #0x60
  4014e8:	adrp	x9, 416000 <ferror@plt+0x14c60>
  4014ec:	add	x1, x1, #0x5a9
  4014f0:	mov	w0, #0x6                   	// #6
  4014f4:	str	d14, [sp, #304]
  4014f8:	stp	d13, d12, [sp, #320]
  4014fc:	stp	d11, d10, [sp, #336]
  401500:	stp	d9, d8, [sp, #352]
  401504:	stp	x28, x27, [sp, #384]
  401508:	stp	x24, x23, [sp, #416]
  40150c:	stp	x22, x21, [sp, #432]
  401510:	str	xzr, [x25, #72]
  401514:	str	x8, [x9, #360]
  401518:	bl	401390 <setlocale@plt>
  40151c:	adrp	x21, 405000 <ferror@plt+0x3c60>
  401520:	add	x21, x21, #0x497
  401524:	adrp	x1, 405000 <ferror@plt+0x3c60>
  401528:	add	x1, x1, #0x4a1
  40152c:	mov	x0, x21
  401530:	bl	4011f0 <bindtextdomain@plt>
  401534:	mov	x0, x21
  401538:	bl	401260 <textdomain@plt>
  40153c:	adrp	x0, 402000 <ferror@plt+0xc60>
  401540:	add	x0, x0, #0x614
  401544:	bl	405320 <ferror@plt+0x3f80>
  401548:	adrp	x9, 401000 <_exit@plt-0x110>
  40154c:	adrp	x21, 405000 <ferror@plt+0x3c60>
  401550:	adrp	x22, 405000 <ferror@plt+0x3c60>
  401554:	adrp	x27, 405000 <ferror@plt+0x3c60>
  401558:	adrp	x23, 405000 <ferror@plt+0x3c60>
  40155c:	adrp	x8, 416000 <ferror@plt+0x14c60>
  401560:	add	x9, x9, #0xd68
  401564:	add	x21, x21, #0x4b3
  401568:	add	x22, x22, #0x3c0
  40156c:	add	x27, x27, #0x358
  401570:	adrp	x28, 416000 <ferror@plt+0x14c60>
  401574:	mov	w24, #0x1                   	// #1
  401578:	add	x23, x23, #0x394
  40157c:	str	x9, [x8, #432]
  401580:	mov	w0, w26
  401584:	mov	x1, x19
  401588:	mov	x2, x21
  40158c:	mov	x3, x22
  401590:	mov	x4, xzr
  401594:	bl	401270 <getopt_long@plt>
  401598:	sub	w8, w0, #0x56
  40159c:	cmp	w8, #0x1d
  4015a0:	b.hi	4016d0 <ferror@plt+0x330>  // b.pmore
  4015a4:	adr	x9, 4015b4 <ferror@plt+0x214>
  4015a8:	ldrh	w10, [x27, x8, lsl #1]
  4015ac:	add	x9, x9, x10, lsl #2
  4015b0:	br	x9
  4015b4:	bl	401350 <__errno_location@plt>
  4015b8:	str	wzr, [x0]
  4015bc:	ldr	x25, [x28, #376]
  4015c0:	adrp	x1, 405000 <ferror@plt+0x3c60>
  4015c4:	mov	w2, #0x5                   	// #5
  4015c8:	mov	x0, xzr
  4015cc:	add	x1, x1, #0x4bb
  4015d0:	bl	401320 <dcgettext@plt>
  4015d4:	mov	x1, x0
  4015d8:	mov	x0, x25
  4015dc:	sub	x25, x29, #0x60
  4015e0:	bl	402220 <ferror@plt+0xe80>
  4015e4:	cmp	x0, #0x0
  4015e8:	adrp	x8, 416000 <ferror@plt+0x14c60>
  4015ec:	str	x0, [x8, #352]
  4015f0:	b.gt	401580 <ferror@plt+0x1e0>
  4015f4:	adrp	x1, 405000 <ferror@plt+0x3c60>
  4015f8:	mov	w2, #0x5                   	// #5
  4015fc:	mov	x0, xzr
  401600:	add	x1, x1, #0x4c9
  401604:	bl	401320 <dcgettext@plt>
  401608:	mov	x2, x0
  40160c:	mov	w0, #0x1                   	// #1
  401610:	mov	w1, wzr
  401614:	bl	401140 <error@plt>
  401618:	b	401580 <ferror@plt+0x1e0>
  40161c:	ldr	x8, [x28, #376]
  401620:	ldrb	w8, [x8]
  401624:	sub	w8, w8, #0x61
  401628:	cmp	w8, #0x15
  40162c:	b.hi	401648 <ferror@plt+0x2a8>  // b.pmore
  401630:	adr	x9, 401648 <ferror@plt+0x2a8>
  401634:	ldrb	w10, [x23, x8]
  401638:	add	x9, x9, x10, lsl #2
  40163c:	adrp	x8, 402000 <ferror@plt+0xc60>
  401640:	add	x8, x8, #0x168
  401644:	br	x9
  401648:	adrp	x8, 401000 <_exit@plt-0x110>
  40164c:	add	x8, x8, #0xd68
  401650:	b	4016c4 <ferror@plt+0x324>
  401654:	adrp	x8, 416000 <ferror@plt+0x14c60>
  401658:	strb	w24, [x8, #416]
  40165c:	adrp	x8, 416000 <ferror@plt+0x14c60>
  401660:	str	xzr, [x8, #352]
  401664:	b	401580 <ferror@plt+0x1e0>
  401668:	adrp	x8, 402000 <ferror@plt+0xc60>
  40166c:	add	x8, x8, #0x180
  401670:	b	4016c4 <ferror@plt+0x324>
  401674:	adrp	x8, 402000 <ferror@plt+0xc60>
  401678:	add	x8, x8, #0x1d0
  40167c:	b	4016c4 <ferror@plt+0x324>
  401680:	adrp	x8, 402000 <ferror@plt+0xc60>
  401684:	add	x8, x8, #0x1a8
  401688:	b	4016c4 <ferror@plt+0x324>
  40168c:	adrp	x8, 402000 <ferror@plt+0xc60>
  401690:	add	x8, x8, #0x1f8
  401694:	b	4016c4 <ferror@plt+0x324>
  401698:	adrp	x8, 402000 <ferror@plt+0xc60>
  40169c:	add	x8, x8, #0x1bc
  4016a0:	b	4016c4 <ferror@plt+0x324>
  4016a4:	adrp	x8, 402000 <ferror@plt+0xc60>
  4016a8:	add	x8, x8, #0x194
  4016ac:	b	4016c4 <ferror@plt+0x324>
  4016b0:	adrp	x8, 402000 <ferror@plt+0xc60>
  4016b4:	add	x8, x8, #0x20c
  4016b8:	b	4016c4 <ferror@plt+0x324>
  4016bc:	adrp	x8, 402000 <ferror@plt+0xc60>
  4016c0:	add	x8, x8, #0x1e4
  4016c4:	adrp	x9, 416000 <ferror@plt+0x14c60>
  4016c8:	str	x8, [x9, #432]
  4016cc:	b	401580 <ferror@plt+0x1e0>
  4016d0:	cmn	w0, #0x1
  4016d4:	b.ne	401d50 <ferror@plt+0x9b0>  // b.any
  4016d8:	mov	w0, wzr
  4016dc:	bl	401300 <isatty@plt>
  4016e0:	mov	w21, w0
  4016e4:	cbz	w0, 40172c <ferror@plt+0x38c>
  4016e8:	adrp	x1, 416000 <ferror@plt+0x14c60>
  4016ec:	add	x1, x1, #0x1b8
  4016f0:	mov	w0, wzr
  4016f4:	bl	4011a0 <tcgetattr@plt>
  4016f8:	cmn	w0, #0x1
  4016fc:	b.ne	40172c <ferror@plt+0x38c>  // b.any
  401700:	bl	401350 <__errno_location@plt>
  401704:	ldr	w19, [x0]
  401708:	adrp	x1, 405000 <ferror@plt+0x3c60>
  40170c:	add	x1, x1, #0x505
  401710:	mov	w2, #0x5                   	// #5
  401714:	mov	x0, xzr
  401718:	bl	401320 <dcgettext@plt>
  40171c:	mov	x2, x0
  401720:	mov	w0, wzr
  401724:	mov	w1, w19
  401728:	bl	401140 <error@plt>
  40172c:	adrp	x23, 416000 <ferror@plt+0x14c60>
  401730:	ldrh	w8, [x23, #420]
  401734:	add	x2, sp, #0x50
  401738:	mov	w0, #0x1                   	// #1
  40173c:	mov	w1, #0x5413                	// #21523
  401740:	str	w8, [sp, #68]
  401744:	bl	401380 <ioctl@plt>
  401748:	cmn	w0, #0x1
  40174c:	adrp	x20, 416000 <ferror@plt+0x14c60>
  401750:	adrp	x22, 416000 <ferror@plt+0x14c60>
  401754:	str	w21, [sp, #52]
  401758:	b.eq	40179c <ferror@plt+0x3fc>  // b.none
  40175c:	ldrh	w8, [sp, #80]
  401760:	cmp	w8, #0xb
  401764:	b.cc	40179c <ferror@plt+0x3fc>  // b.lo, b.ul, b.last
  401768:	ldrh	w9, [sp, #82]
  40176c:	b	4017a4 <ferror@plt+0x404>
  401770:	adrp	x1, 405000 <ferror@plt+0x3c60>
  401774:	add	x1, x1, #0x4e8
  401778:	mov	w2, #0x5                   	// #5
  40177c:	mov	x0, xzr
  401780:	bl	401320 <dcgettext@plt>
  401784:	ldr	x1, [x20, #400]
  401788:	adrp	x2, 405000 <ferror@plt+0x3c60>
  40178c:	add	x2, x2, #0x4f4
  401790:	bl	401340 <printf@plt>
  401794:	mov	w0, wzr
  401798:	b	401d20 <ferror@plt+0x980>
  40179c:	mov	w8, #0x18                  	// #24
  4017a0:	mov	w9, #0x50                  	// #80
  4017a4:	adrp	x10, 416000 <ferror@plt+0x14c60>
  4017a8:	add	x10, x10, #0x1a0
  4017ac:	ldrb	w11, [x10]
  4017b0:	strh	w9, [x10, #8]
  4017b4:	cmp	w11, #0x0
  4017b8:	csinv	w8, w8, wzr, eq  // eq = none
  4017bc:	strh	w8, [x10, #4]
  4017c0:	tbnz	w11, #0, 4017ec <ferror@plt+0x44c>
  4017c4:	bl	4011e0 <initscr@plt>
  4017c8:	adrp	x8, 416000 <ferror@plt+0x14c60>
  4017cc:	add	x8, x8, #0x1a4
  4017d0:	ldrh	w0, [x8]
  4017d4:	ldrh	w1, [x8, #4]
  4017d8:	bl	401370 <resizeterm@plt>
  4017dc:	adrp	x1, 402000 <ferror@plt+0xc60>
  4017e0:	add	x1, x1, #0x4
  4017e4:	mov	w0, #0x1c                  	// #28
  4017e8:	bl	4011b0 <signal@plt>
  4017ec:	adrp	x1, 402000 <ferror@plt+0xc60>
  4017f0:	add	x1, x1, #0x6c
  4017f4:	mov	w0, #0x2                   	// #2
  4017f8:	bl	4011b0 <signal@plt>
  4017fc:	add	x8, sp, #0x50
  401800:	adrp	x24, 416000 <ferror@plt+0x14c60>
  401804:	add	x8, x8, #0x8
  401808:	str	wzr, [sp, #72]
  40180c:	str	x8, [sp, #56]
  401810:	movi	v0.2d, #0x0
  401814:	sub	x0, x29, #0x18
  401818:	sub	x1, x29, #0x50
  40181c:	stp	q0, q0, [x25, #16]
  401820:	str	q0, [x25, #48]
  401824:	str	xzr, [x25, #64]
  401828:	bl	4012b0 <get_slabinfo@plt>
  40182c:	cbz	w0, 401844 <ferror@plt+0x4a4>
  401830:	mov	w8, #0x1                   	// #1
  401834:	mov	w21, wzr
  401838:	str	xzr, [x25, #72]
  40183c:	str	w8, [sp, #72]
  401840:	b	401c1c <ferror@plt+0x87c>
  401844:	ldrb	w8, [x20, #416]
  401848:	tbnz	w8, #0, 401874 <ferror@plt+0x4d4>
  40184c:	ldrh	w0, [x23, #420]
  401850:	ldr	w8, [sp, #68]
  401854:	cmp	w0, w8, uxth
  401858:	b.eq	401874 <ferror@plt+0x4d4>  // b.none
  40185c:	adrp	x19, 416000 <ferror@plt+0x14c60>
  401860:	add	x19, x19, #0x1a4
  401864:	ldrh	w1, [x19, #4]
  401868:	bl	401370 <resizeterm@plt>
  40186c:	ldrh	w8, [x19]
  401870:	str	w8, [sp, #68]
  401874:	ldr	x0, [x24, #392]
  401878:	mov	w1, wzr
  40187c:	mov	w2, wzr
  401880:	bl	401330 <wmove@plt>
  401884:	ldrb	w19, [x20, #416]
  401888:	adrp	x1, 405000 <ferror@plt+0x3c60>
  40188c:	mov	w2, #0x5                   	// #5
  401890:	mov	x0, xzr
  401894:	add	x1, x1, #0x5aa
  401898:	bl	401320 <dcgettext@plt>
  40189c:	ldp	w23, w22, [x29, #-64]
  4018a0:	mov	x8, #0x4059000000000000    	// #4636737291354636288
  4018a4:	fmov	d12, x8
  4018a8:	adrp	x1, 405000 <ferror@plt+0x3c60>
  4018ac:	ucvtf	d0, w22
  4018b0:	str	x0, [x29, #8]
  4018b4:	fmul	d0, d0, d12
  4018b8:	ucvtf	d1, w23
  4018bc:	mov	w2, #0x5                   	// #5
  4018c0:	mov	x0, xzr
  4018c4:	add	x1, x1, #0x5ca
  4018c8:	fdiv	d8, d0, d1
  4018cc:	bl	401320 <dcgettext@plt>
  4018d0:	ldp	w26, w25, [x29, #-52]
  4018d4:	adrp	x1, 405000 <ferror@plt+0x3c60>
  4018d8:	mov	x24, x0
  4018dc:	mov	w2, #0x5                   	// #5
  4018e0:	ucvtf	d0, w25
  4018e4:	fmul	d0, d0, d12
  4018e8:	ucvtf	d1, w26
  4018ec:	mov	x0, xzr
  4018f0:	add	x1, x1, #0x5e8
  4018f4:	fdiv	d9, d0, d1
  4018f8:	bl	401320 <dcgettext@plt>
  4018fc:	ldp	w21, w20, [x29, #-44]
  401900:	adrp	x1, 405000 <ferror@plt+0x3c60>
  401904:	mov	x27, x0
  401908:	mov	w2, #0x5                   	// #5
  40190c:	ucvtf	d0, w20
  401910:	fmul	d0, d0, d12
  401914:	ucvtf	d1, w21
  401918:	mov	x0, xzr
  40191c:	add	x1, x1, #0x607
  401920:	fdiv	d10, d0, d1
  401924:	bl	401320 <dcgettext@plt>
  401928:	sub	x8, x29, #0x60
  40192c:	ldp	d1, d0, [x8, #16]
  401930:	mov	x8, #0x3f50000000000000    	// #4562146422526312448
  401934:	fmov	d14, x8
  401938:	adrp	x1, 405000 <ferror@plt+0x3c60>
  40193c:	ucvtf	d0, d0
  401940:	mov	x28, x0
  401944:	ucvtf	d1, d1
  401948:	fmul	d13, d0, d14
  40194c:	fmul	d0, d0, d12
  401950:	mov	w2, #0x5                   	// #5
  401954:	mov	x0, xzr
  401958:	add	x1, x1, #0x624
  40195c:	fmul	d11, d1, d14
  401960:	fdiv	d12, d0, d1
  401964:	bl	401320 <dcgettext@plt>
  401968:	ldp	s1, s0, [x29, #-36]
  40196c:	ldur	s2, [x29, #-28]
  401970:	cmp	w19, #0x1
  401974:	ucvtf	d0, d0
  401978:	ucvtf	d1, d1
  40197c:	ucvtf	d2, d2
  401980:	fmul	d6, d0, d14
  401984:	fmul	d7, d1, d14
  401988:	fmul	d0, d2, d14
  40198c:	b.ne	4019e4 <ferror@plt+0x644>  // b.any
  401990:	ldr	x1, [x29, #8]
  401994:	stp	x28, x0, [sp, #16]
  401998:	adrp	x0, 405000 <ferror@plt+0x3c60>
  40199c:	str	d0, [sp, #32]
  4019a0:	add	x0, x0, #0x520
  4019a4:	mov	w2, w22
  4019a8:	mov	w3, w23
  4019ac:	mov	v0.16b, v8.16b
  4019b0:	mov	x4, x24
  4019b4:	mov	w5, w25
  4019b8:	mov	w6, w26
  4019bc:	mov	v1.16b, v9.16b
  4019c0:	mov	x7, x27
  4019c4:	mov	v2.16b, v10.16b
  4019c8:	mov	v3.16b, v13.16b
  4019cc:	mov	v4.16b, v11.16b
  4019d0:	mov	v5.16b, v12.16b
  4019d4:	str	w21, [sp, #8]
  4019d8:	str	w20, [sp]
  4019dc:	bl	401340 <printf@plt>
  4019e0:	b	401a34 <ferror@plt+0x694>
  4019e4:	ldr	x1, [x29, #8]
  4019e8:	stp	x28, x0, [sp, #16]
  4019ec:	adrp	x0, 405000 <ferror@plt+0x3c60>
  4019f0:	str	d0, [sp, #32]
  4019f4:	add	x0, x0, #0x520
  4019f8:	mov	w2, w22
  4019fc:	mov	w3, w23
  401a00:	mov	v0.16b, v8.16b
  401a04:	mov	x4, x24
  401a08:	mov	w5, w25
  401a0c:	mov	w6, w26
  401a10:	mov	v1.16b, v9.16b
  401a14:	mov	x7, x27
  401a18:	mov	v2.16b, v10.16b
  401a1c:	mov	v3.16b, v13.16b
  401a20:	mov	v4.16b, v11.16b
  401a24:	mov	v5.16b, v12.16b
  401a28:	str	w21, [sp, #8]
  401a2c:	str	w20, [sp]
  401a30:	bl	401250 <printw@plt>
  401a34:	sub	x25, x29, #0x60
  401a38:	ldr	x0, [x25, #72]
  401a3c:	bl	402078 <ferror@plt+0xcd8>
  401a40:	adrp	x24, 416000 <ferror@plt+0x14c60>
  401a44:	ldr	x8, [x24, #392]
  401a48:	str	x0, [x25, #72]
  401a4c:	mov	w1, #0x40000               	// #262144
  401a50:	mov	x2, xzr
  401a54:	mov	x0, x8
  401a58:	bl	401160 <wattr_on@plt>
  401a5c:	adrp	x20, 416000 <ferror@plt+0x14c60>
  401a60:	ldrb	w19, [x20, #416]
  401a64:	adrp	x1, 405000 <ferror@plt+0x3c60>
  401a68:	mov	w2, #0x5                   	// #5
  401a6c:	mov	x0, xzr
  401a70:	add	x1, x1, #0x64e
  401a74:	bl	401320 <dcgettext@plt>
  401a78:	mov	x1, x0
  401a7c:	adrp	x27, 405000 <ferror@plt+0x3c60>
  401a80:	adrp	x0, 405000 <ferror@plt+0x3c60>
  401a84:	cmp	w19, #0x1
  401a88:	adrp	x22, 416000 <ferror@plt+0x14c60>
  401a8c:	adrp	x23, 416000 <ferror@plt+0x14c60>
  401a90:	mov	x26, #0x3f50000000000000    	// #4562146422526312448
  401a94:	add	x27, x27, #0x68a
  401a98:	add	x0, x0, #0x647
  401a9c:	b.ne	401aa8 <ferror@plt+0x708>  // b.any
  401aa0:	bl	401340 <printf@plt>
  401aa4:	b	401aac <ferror@plt+0x70c>
  401aa8:	bl	401250 <printw@plt>
  401aac:	ldr	x0, [x24, #392]
  401ab0:	mov	w1, #0x40000               	// #262144
  401ab4:	mov	x2, xzr
  401ab8:	bl	401210 <wattr_off@plt>
  401abc:	ldr	x21, [x25, #72]
  401ac0:	cbz	x21, 401b44 <ferror@plt+0x7a4>
  401ac4:	ldrh	w8, [x23, #420]
  401ac8:	cmp	w8, #0x9
  401acc:	b.cc	401b44 <ferror@plt+0x7a4>  // b.lo, b.ul, b.last
  401ad0:	mov	w19, #0x1                   	// #1
  401ad4:	ldr	s0, [x21, #160]
  401ad8:	ldrb	w8, [x20, #416]
  401adc:	ldr	x9, [x21, #144]
  401ae0:	ldp	w1, w2, [x21, #152]
  401ae4:	ldr	w3, [x21, #180]
  401ae8:	ldr	w4, [x21, #172]
  401aec:	ldr	w5, [x21, #164]
  401af0:	fmov	d1, x26
  401af4:	ucvtf	d0, d0
  401af8:	cmp	w8, #0x1
  401afc:	fmul	d0, d0, d1
  401b00:	lsr	x6, x9, #10
  401b04:	mov	x0, x27
  401b08:	mov	x7, x21
  401b0c:	b.ne	401b20 <ferror@plt+0x780>  // b.any
  401b10:	bl	401340 <printf@plt>
  401b14:	ldr	x21, [x21, #136]
  401b18:	cbnz	x21, 401b2c <ferror@plt+0x78c>
  401b1c:	b	401b40 <ferror@plt+0x7a0>
  401b20:	bl	401250 <printw@plt>
  401b24:	ldr	x21, [x21, #136]
  401b28:	cbz	x21, 401b40 <ferror@plt+0x7a0>
  401b2c:	ldrh	w8, [x23, #420]
  401b30:	sub	w8, w8, #0x8
  401b34:	cmp	w19, w8
  401b38:	add	w19, w19, #0x1
  401b3c:	b.lt	401ad4 <ferror@plt+0x734>  // b.tstop
  401b40:	ldr	x21, [x25, #72]
  401b44:	mov	x0, x21
  401b48:	bl	401190 <put_slabinfo@plt>
  401b4c:	ldrb	w8, [x20, #416]
  401b50:	tbz	w8, #0, 401b5c <ferror@plt+0x7bc>
  401b54:	mov	w21, #0x1                   	// #1
  401b58:	b	401c1c <ferror@plt+0x87c>
  401b5c:	ldr	x0, [x24, #392]
  401b60:	bl	4011d0 <wrefresh@plt>
  401b64:	ldr	x9, [sp, #56]
  401b68:	ldr	x8, [x22, #352]
  401b6c:	movi	v0.2d, #0x0
  401b70:	mov	w21, #0x1                   	// #1
  401b74:	add	x1, sp, #0x50
  401b78:	sub	x4, x29, #0x60
  401b7c:	mov	w0, #0x1                   	// #1
  401b80:	mov	x2, xzr
  401b84:	mov	x3, xzr
  401b88:	stp	q0, q0, [x9]
  401b8c:	stp	q0, q0, [x9, #32]
  401b90:	stp	q0, q0, [x9, #64]
  401b94:	str	q0, [x9, #96]
  401b98:	str	xzr, [x9, #112]
  401b9c:	str	x21, [sp, #80]
  401ba0:	stp	x8, xzr, [x25]
  401ba4:	bl	401310 <select@plt>
  401ba8:	cmp	w0, #0x1
  401bac:	b.lt	401c1c <ferror@plt+0x87c>  // b.tstop
  401bb0:	add	x1, sp, #0x4c
  401bb4:	mov	w2, #0x1                   	// #1
  401bb8:	mov	w0, wzr
  401bbc:	bl	4012e0 <read@plt>
  401bc0:	cmp	x0, #0x1
  401bc4:	b.ne	401c18 <ferror@plt+0x878>  // b.any
  401bc8:	ldrb	w19, [sp, #76]
  401bcc:	bl	401220 <__ctype_toupper_loc@plt>
  401bd0:	ldr	x8, [x0]
  401bd4:	lsl	x9, x19, #2
  401bd8:	mov	w21, #0x1                   	// #1
  401bdc:	ldrb	w8, [x8, x9]
  401be0:	sub	w8, w8, #0x41
  401be4:	cmp	w8, #0x15
  401be8:	b.hi	401c1c <ferror@plt+0x87c>  // b.pmore
  401bec:	adrp	x11, 405000 <ferror@plt+0x3c60>
  401bf0:	add	x11, x11, #0x3aa
  401bf4:	adr	x9, 401c04 <ferror@plt+0x864>
  401bf8:	ldrb	w10, [x11, x8]
  401bfc:	add	x9, x9, x10, lsl #2
  401c00:	br	x9
  401c04:	adrp	x9, 402000 <ferror@plt+0xc60>
  401c08:	adrp	x8, 416000 <ferror@plt+0x14c60>
  401c0c:	add	x9, x9, #0x180
  401c10:	str	x9, [x8, #432]
  401c14:	b	401b54 <ferror@plt+0x7b4>
  401c18:	mov	w21, wzr
  401c1c:	cbz	w21, 401ce8 <ferror@plt+0x948>
  401c20:	ldr	x8, [x22, #352]
  401c24:	cbnz	x8, 401810 <ferror@plt+0x470>
  401c28:	b	401ce8 <ferror@plt+0x948>
  401c2c:	adrp	x9, 402000 <ferror@plt+0xc60>
  401c30:	adrp	x8, 416000 <ferror@plt+0x14c60>
  401c34:	add	x9, x9, #0x1e4
  401c38:	str	x9, [x8, #432]
  401c3c:	b	401b54 <ferror@plt+0x7b4>
  401c40:	adrp	x9, 402000 <ferror@plt+0xc60>
  401c44:	adrp	x8, 416000 <ferror@plt+0x14c60>
  401c48:	add	x9, x9, #0x1d0
  401c4c:	str	x9, [x8, #432]
  401c50:	b	401b54 <ferror@plt+0x7b4>
  401c54:	adrp	x9, 402000 <ferror@plt+0xc60>
  401c58:	adrp	x8, 416000 <ferror@plt+0x14c60>
  401c5c:	add	x9, x9, #0x168
  401c60:	str	x9, [x8, #432]
  401c64:	b	401b54 <ferror@plt+0x7b4>
  401c68:	adrp	x9, 401000 <_exit@plt-0x110>
  401c6c:	adrp	x8, 416000 <ferror@plt+0x14c60>
  401c70:	add	x9, x9, #0xd68
  401c74:	str	x9, [x8, #432]
  401c78:	b	401b54 <ferror@plt+0x7b4>
  401c7c:	adrp	x9, 402000 <ferror@plt+0xc60>
  401c80:	adrp	x8, 416000 <ferror@plt+0x14c60>
  401c84:	add	x9, x9, #0x1a8
  401c88:	str	x9, [x8, #432]
  401c8c:	b	401b54 <ferror@plt+0x7b4>
  401c90:	adrp	x9, 402000 <ferror@plt+0xc60>
  401c94:	adrp	x8, 416000 <ferror@plt+0x14c60>
  401c98:	add	x9, x9, #0x1f8
  401c9c:	str	x9, [x8, #432]
  401ca0:	b	401b54 <ferror@plt+0x7b4>
  401ca4:	adrp	x9, 402000 <ferror@plt+0xc60>
  401ca8:	adrp	x8, 416000 <ferror@plt+0x14c60>
  401cac:	add	x9, x9, #0x1bc
  401cb0:	str	x9, [x8, #432]
  401cb4:	b	401b54 <ferror@plt+0x7b4>
  401cb8:	str	xzr, [x22, #352]
  401cbc:	b	401b54 <ferror@plt+0x7b4>
  401cc0:	adrp	x9, 402000 <ferror@plt+0xc60>
  401cc4:	adrp	x8, 416000 <ferror@plt+0x14c60>
  401cc8:	add	x9, x9, #0x20c
  401ccc:	str	x9, [x8, #432]
  401cd0:	b	401b54 <ferror@plt+0x7b4>
  401cd4:	adrp	x9, 402000 <ferror@plt+0xc60>
  401cd8:	adrp	x8, 416000 <ferror@plt+0x14c60>
  401cdc:	add	x9, x9, #0x194
  401ce0:	str	x9, [x8, #432]
  401ce4:	b	401b54 <ferror@plt+0x7b4>
  401ce8:	ldr	w8, [sp, #52]
  401cec:	cbz	w8, 401d04 <ferror@plt+0x964>
  401cf0:	adrp	x2, 416000 <ferror@plt+0x14c60>
  401cf4:	add	x2, x2, #0x1b8
  401cf8:	mov	w1, #0x2                   	// #2
  401cfc:	mov	w0, wzr
  401d00:	bl	4012f0 <tcsetattr@plt>
  401d04:	ldr	x0, [x25, #72]
  401d08:	cbz	x0, 401d10 <ferror@plt+0x970>
  401d0c:	bl	4012c0 <free_slabinfo@plt>
  401d10:	ldrb	w8, [x20, #416]
  401d14:	tbnz	w8, #0, 401d1c <ferror@plt+0x97c>
  401d18:	bl	4012d0 <endwin@plt>
  401d1c:	ldr	w0, [sp, #72]
  401d20:	ldp	x20, x19, [sp, #448]
  401d24:	ldp	x22, x21, [sp, #432]
  401d28:	ldp	x24, x23, [sp, #416]
  401d2c:	ldp	x26, x25, [sp, #400]
  401d30:	ldp	x28, x27, [sp, #384]
  401d34:	ldp	x29, x30, [sp, #368]
  401d38:	ldp	d9, d8, [sp, #352]
  401d3c:	ldp	d11, d10, [sp, #336]
  401d40:	ldp	d13, d12, [sp, #320]
  401d44:	ldr	d14, [sp, #304]
  401d48:	add	sp, sp, #0x1d0
  401d4c:	ret
  401d50:	adrp	x8, 416000 <ferror@plt+0x14c60>
  401d54:	ldr	x0, [x8, #368]
  401d58:	bl	401d7c <ferror@plt+0x9dc>
  401d5c:	adrp	x8, 416000 <ferror@plt+0x14c60>
  401d60:	ldr	x0, [x8, #384]
  401d64:	bl	401d7c <ferror@plt+0x9dc>
  401d68:	ldr	w8, [x0, #152]
  401d6c:	ldr	w9, [x1, #152]
  401d70:	cmp	w8, w9
  401d74:	cset	w0, hi  // hi = pmore
  401d78:	ret
  401d7c:	stp	x29, x30, [sp, #-32]!
  401d80:	adrp	x1, 405000 <ferror@plt+0x3c60>
  401d84:	str	x19, [sp, #16]
  401d88:	mov	x19, x0
  401d8c:	add	x1, x1, #0x6b3
  401d90:	mov	w2, #0x5                   	// #5
  401d94:	mov	x0, xzr
  401d98:	mov	x29, sp
  401d9c:	bl	401320 <dcgettext@plt>
  401da0:	mov	x1, x19
  401da4:	bl	401120 <fputs@plt>
  401da8:	adrp	x1, 405000 <ferror@plt+0x3c60>
  401dac:	add	x1, x1, #0x6bc
  401db0:	mov	w2, #0x5                   	// #5
  401db4:	mov	x0, xzr
  401db8:	bl	401320 <dcgettext@plt>
  401dbc:	adrp	x8, 416000 <ferror@plt+0x14c60>
  401dc0:	ldr	x2, [x8, #400]
  401dc4:	mov	x1, x0
  401dc8:	mov	x0, x19
  401dcc:	bl	401360 <fprintf@plt>
  401dd0:	adrp	x1, 405000 <ferror@plt+0x3c60>
  401dd4:	add	x1, x1, #0x6cb
  401dd8:	mov	w2, #0x5                   	// #5
  401ddc:	mov	x0, xzr
  401de0:	bl	401320 <dcgettext@plt>
  401de4:	mov	x1, x19
  401de8:	bl	401120 <fputs@plt>
  401dec:	adrp	x1, 405000 <ferror@plt+0x3c60>
  401df0:	add	x1, x1, #0x6d6
  401df4:	mov	w2, #0x5                   	// #5
  401df8:	mov	x0, xzr
  401dfc:	bl	401320 <dcgettext@plt>
  401e00:	mov	x1, x19
  401e04:	bl	401120 <fputs@plt>
  401e08:	adrp	x1, 405000 <ferror@plt+0x3c60>
  401e0c:	add	x1, x1, #0x6fa
  401e10:	mov	w2, #0x5                   	// #5
  401e14:	mov	x0, xzr
  401e18:	bl	401320 <dcgettext@plt>
  401e1c:	mov	x1, x19
  401e20:	bl	401120 <fputs@plt>
  401e24:	adrp	x1, 405000 <ferror@plt+0x3c60>
  401e28:	add	x1, x1, #0x72d
  401e2c:	mov	w2, #0x5                   	// #5
  401e30:	mov	x0, xzr
  401e34:	bl	401320 <dcgettext@plt>
  401e38:	mov	x1, x19
  401e3c:	bl	401120 <fputs@plt>
  401e40:	adrp	x1, 405000 <ferror@plt+0x3c60>
  401e44:	add	x1, x1, #0x5a8
  401e48:	mov	w2, #0x5                   	// #5
  401e4c:	mov	x0, xzr
  401e50:	bl	401320 <dcgettext@plt>
  401e54:	mov	x1, x19
  401e58:	bl	401120 <fputs@plt>
  401e5c:	adrp	x1, 405000 <ferror@plt+0x3c60>
  401e60:	add	x1, x1, #0x772
  401e64:	mov	w2, #0x5                   	// #5
  401e68:	mov	x0, xzr
  401e6c:	bl	401320 <dcgettext@plt>
  401e70:	mov	x1, x19
  401e74:	bl	401120 <fputs@plt>
  401e78:	adrp	x1, 405000 <ferror@plt+0x3c60>
  401e7c:	add	x1, x1, #0x79e
  401e80:	mov	w2, #0x5                   	// #5
  401e84:	mov	x0, xzr
  401e88:	bl	401320 <dcgettext@plt>
  401e8c:	mov	x1, x19
  401e90:	bl	401120 <fputs@plt>
  401e94:	adrp	x1, 405000 <ferror@plt+0x3c60>
  401e98:	add	x1, x1, #0x7d3
  401e9c:	mov	w2, #0x5                   	// #5
  401ea0:	mov	x0, xzr
  401ea4:	bl	401320 <dcgettext@plt>
  401ea8:	mov	x1, x19
  401eac:	bl	401120 <fputs@plt>
  401eb0:	adrp	x1, 405000 <ferror@plt+0x3c60>
  401eb4:	add	x1, x1, #0x7fc
  401eb8:	mov	w2, #0x5                   	// #5
  401ebc:	mov	x0, xzr
  401ec0:	bl	401320 <dcgettext@plt>
  401ec4:	mov	x1, x19
  401ec8:	bl	401120 <fputs@plt>
  401ecc:	adrp	x1, 405000 <ferror@plt+0x3c60>
  401ed0:	add	x1, x1, #0x822
  401ed4:	mov	w2, #0x5                   	// #5
  401ed8:	mov	x0, xzr
  401edc:	bl	401320 <dcgettext@plt>
  401ee0:	mov	x1, x19
  401ee4:	bl	401120 <fputs@plt>
  401ee8:	adrp	x1, 405000 <ferror@plt+0x3c60>
  401eec:	add	x1, x1, #0x840
  401ef0:	mov	w2, #0x5                   	// #5
  401ef4:	mov	x0, xzr
  401ef8:	bl	401320 <dcgettext@plt>
  401efc:	mov	x1, x19
  401f00:	bl	401120 <fputs@plt>
  401f04:	adrp	x1, 405000 <ferror@plt+0x3c60>
  401f08:	add	x1, x1, #0x858
  401f0c:	mov	w2, #0x5                   	// #5
  401f10:	mov	x0, xzr
  401f14:	bl	401320 <dcgettext@plt>
  401f18:	mov	x1, x19
  401f1c:	bl	401120 <fputs@plt>
  401f20:	adrp	x1, 405000 <ferror@plt+0x3c60>
  401f24:	add	x1, x1, #0x875
  401f28:	mov	w2, #0x5                   	// #5
  401f2c:	mov	x0, xzr
  401f30:	bl	401320 <dcgettext@plt>
  401f34:	mov	x1, x19
  401f38:	bl	401120 <fputs@plt>
  401f3c:	adrp	x1, 405000 <ferror@plt+0x3c60>
  401f40:	add	x1, x1, #0x899
  401f44:	mov	w2, #0x5                   	// #5
  401f48:	mov	x0, xzr
  401f4c:	bl	401320 <dcgettext@plt>
  401f50:	mov	x1, x19
  401f54:	bl	401120 <fputs@plt>
  401f58:	adrp	x1, 405000 <ferror@plt+0x3c60>
  401f5c:	add	x1, x1, #0x8ab
  401f60:	mov	w2, #0x5                   	// #5
  401f64:	mov	x0, xzr
  401f68:	bl	401320 <dcgettext@plt>
  401f6c:	mov	x1, x19
  401f70:	bl	401120 <fputs@plt>
  401f74:	adrp	x1, 405000 <ferror@plt+0x3c60>
  401f78:	add	x1, x1, #0x8d8
  401f7c:	mov	w2, #0x5                   	// #5
  401f80:	mov	x0, xzr
  401f84:	bl	401320 <dcgettext@plt>
  401f88:	mov	x1, x19
  401f8c:	bl	401120 <fputs@plt>
  401f90:	adrp	x1, 405000 <ferror@plt+0x3c60>
  401f94:	add	x1, x1, #0x8f4
  401f98:	mov	w2, #0x5                   	// #5
  401f9c:	mov	x0, xzr
  401fa0:	bl	401320 <dcgettext@plt>
  401fa4:	mov	x1, x19
  401fa8:	bl	401120 <fputs@plt>
  401fac:	adrp	x1, 405000 <ferror@plt+0x3c60>
  401fb0:	add	x1, x1, #0x90d
  401fb4:	mov	w2, #0x5                   	// #5
  401fb8:	mov	x0, xzr
  401fbc:	bl	401320 <dcgettext@plt>
  401fc0:	mov	x1, x19
  401fc4:	bl	401120 <fputs@plt>
  401fc8:	adrp	x1, 405000 <ferror@plt+0x3c60>
  401fcc:	add	x1, x1, #0x92c
  401fd0:	mov	w2, #0x5                   	// #5
  401fd4:	mov	x0, xzr
  401fd8:	bl	401320 <dcgettext@plt>
  401fdc:	adrp	x2, 405000 <ferror@plt+0x3c60>
  401fe0:	mov	x1, x0
  401fe4:	add	x2, x2, #0x947
  401fe8:	mov	x0, x19
  401fec:	bl	401360 <fprintf@plt>
  401ff0:	adrp	x8, 416000 <ferror@plt+0x14c60>
  401ff4:	ldr	x8, [x8, #368]
  401ff8:	cmp	x8, x19
  401ffc:	cset	w0, eq  // eq = none
  402000:	bl	401130 <exit@plt>
  402004:	sub	sp, sp, #0x20
  402008:	add	x2, sp, #0x8
  40200c:	mov	w0, #0x1                   	// #1
  402010:	mov	w1, #0x5413                	// #21523
  402014:	stp	x29, x30, [sp, #16]
  402018:	add	x29, sp, #0x10
  40201c:	bl	401380 <ioctl@plt>
  402020:	cmn	w0, #0x1
  402024:	b.eq	40203c <ferror@plt+0xc9c>  // b.none
  402028:	ldrh	w8, [sp, #8]
  40202c:	cmp	w8, #0xb
  402030:	b.cc	40203c <ferror@plt+0xc9c>  // b.lo, b.ul, b.last
  402034:	ldrh	w9, [sp, #10]
  402038:	b	402044 <ferror@plt+0xca4>
  40203c:	mov	w8, #0x18                  	// #24
  402040:	mov	w9, #0x50                  	// #80
  402044:	adrp	x10, 416000 <ferror@plt+0x14c60>
  402048:	add	x10, x10, #0x1a0
  40204c:	ldrb	w11, [x10]
  402050:	ldp	x29, x30, [sp, #16]
  402054:	strh	w9, [x10, #8]
  402058:	cmp	w11, #0x0
  40205c:	csinv	w8, w8, wzr, eq  // eq = none
  402060:	strh	w8, [x10, #4]
  402064:	add	sp, sp, #0x20
  402068:	ret
  40206c:	adrp	x8, 416000 <ferror@plt+0x14c60>
  402070:	str	xzr, [x8, #352]
  402074:	ret
  402078:	sub	sp, sp, #0xf0
  40207c:	stp	x29, x30, [sp, #192]
  402080:	stp	x22, x21, [sp, #208]
  402084:	stp	x20, x19, [sp, #224]
  402088:	add	x29, sp, #0xc0
  40208c:	cbz	x0, 402154 <ferror@plt+0xdb4>
  402090:	ldr	x20, [x0, #136]
  402094:	cbz	x20, 402154 <ferror@plt+0xdb4>
  402098:	ldr	x9, [x20, #136]
  40209c:	cbz	x9, 4020bc <ferror@plt+0xd1c>
  4020a0:	mov	x8, x20
  4020a4:	ldr	x9, [x9, #136]
  4020a8:	ldr	x20, [x20, #136]
  4020ac:	cbz	x9, 4020c0 <ferror@plt+0xd20>
  4020b0:	ldr	x9, [x9, #136]
  4020b4:	cbnz	x9, 4020a0 <ferror@plt+0xd00>
  4020b8:	b	4020c0 <ferror@plt+0xd20>
  4020bc:	mov	x8, x0
  4020c0:	str	xzr, [x8, #136]
  4020c4:	bl	402078 <ferror@plt+0xcd8>
  4020c8:	mov	x19, x0
  4020cc:	mov	x0, x20
  4020d0:	bl	402078 <ferror@plt+0xcd8>
  4020d4:	mov	x20, x0
  4020d8:	add	x21, sp, #0x8
  4020dc:	cbz	x19, 40213c <ferror@plt+0xd9c>
  4020e0:	cbz	x20, 40213c <ferror@plt+0xd9c>
  4020e4:	add	x21, sp, #0x8
  4020e8:	adrp	x22, 416000 <ferror@plt+0x14c60>
  4020ec:	ldr	x8, [x22, #432]
  4020f0:	mov	x0, x19
  4020f4:	mov	x1, x20
  4020f8:	blr	x8
  4020fc:	cbz	w0, 402118 <ferror@plt+0xd78>
  402100:	str	x19, [x21, #136]
  402104:	ldr	x8, [x19, #136]
  402108:	mov	x9, x20
  40210c:	mov	x21, x19
  402110:	cbnz	x8, 40212c <ferror@plt+0xd8c>
  402114:	b	402144 <ferror@plt+0xda4>
  402118:	str	x20, [x21, #136]
  40211c:	ldr	x9, [x20, #136]
  402120:	mov	x8, x19
  402124:	mov	x21, x20
  402128:	cbz	x8, 402144 <ferror@plt+0xda4>
  40212c:	mov	x20, x9
  402130:	mov	x19, x8
  402134:	cbnz	x9, 4020ec <ferror@plt+0xd4c>
  402138:	b	402144 <ferror@plt+0xda4>
  40213c:	mov	x8, x19
  402140:	mov	x9, x20
  402144:	cmp	x8, #0x0
  402148:	csel	x8, x9, x8, eq  // eq = none
  40214c:	str	x8, [x21, #136]
  402150:	ldr	x0, [sp, #144]
  402154:	ldp	x20, x19, [sp, #224]
  402158:	ldp	x22, x21, [sp, #208]
  40215c:	ldp	x29, x30, [sp, #192]
  402160:	add	sp, sp, #0xf0
  402164:	ret
  402168:	stp	x29, x30, [sp, #-16]!
  40216c:	mov	x29, sp
  402170:	bl	401280 <strcmp@plt>
  402174:	lsr	w0, w0, #31
  402178:	ldp	x29, x30, [sp], #16
  40217c:	ret
  402180:	ldr	w8, [x0, #156]
  402184:	ldr	w9, [x1, #156]
  402188:	cmp	w8, w9
  40218c:	cset	w0, hi  // hi = pmore
  402190:	ret
  402194:	ldr	w8, [x0, #160]
  402198:	ldr	w9, [x1, #160]
  40219c:	cmp	w8, w9
  4021a0:	cset	w0, hi  // hi = pmore
  4021a4:	ret
  4021a8:	ldr	w8, [x0, #164]
  4021ac:	ldr	w9, [x1, #164]
  4021b0:	cmp	w8, w9
  4021b4:	cset	w0, hi  // hi = pmore
  4021b8:	ret
  4021bc:	ldr	w8, [x0, #168]
  4021c0:	ldr	w9, [x1, #168]
  4021c4:	cmp	w8, w9
  4021c8:	cset	w0, hi  // hi = pmore
  4021cc:	ret
  4021d0:	ldr	w8, [x0, #172]
  4021d4:	ldr	w9, [x1, #172]
  4021d8:	cmp	w8, w9
  4021dc:	cset	w0, hi  // hi = pmore
  4021e0:	ret
  4021e4:	ldr	w8, [x0, #176]
  4021e8:	ldr	w9, [x1, #176]
  4021ec:	cmp	w8, w9
  4021f0:	cset	w0, hi  // hi = pmore
  4021f4:	ret
  4021f8:	ldr	x8, [x0, #144]
  4021fc:	ldr	x9, [x1, #144]
  402200:	cmp	x8, x9
  402204:	cset	w0, hi  // hi = pmore
  402208:	ret
  40220c:	ldr	w8, [x0, #180]
  402210:	ldr	w9, [x1, #180]
  402214:	cmp	w8, w9
  402218:	cset	w0, hi  // hi = pmore
  40221c:	ret
  402220:	stp	x29, x30, [sp, #-48]!
  402224:	stp	x20, x19, [sp, #32]
  402228:	mov	x29, sp
  40222c:	mov	x20, x1
  402230:	mov	x19, x0
  402234:	str	x21, [sp, #16]
  402238:	str	xzr, [x29, #24]
  40223c:	cbz	x0, 40226c <ferror@plt+0xecc>
  402240:	ldrb	w8, [x19]
  402244:	cbz	w8, 40226c <ferror@plt+0xecc>
  402248:	bl	401350 <__errno_location@plt>
  40224c:	mov	x21, x0
  402250:	str	wzr, [x0]
  402254:	add	x1, x29, #0x18
  402258:	mov	w2, #0xa                   	// #10
  40225c:	mov	x0, x19
  402260:	bl	4012a0 <strtol@plt>
  402264:	ldr	w8, [x21]
  402268:	cbz	w8, 4022a0 <ferror@plt+0xf00>
  40226c:	bl	401350 <__errno_location@plt>
  402270:	ldr	w1, [x0]
  402274:	adrp	x2, 405000 <ferror@plt+0x3c60>
  402278:	add	x2, x2, #0x9a0
  40227c:	mov	w0, #0x1                   	// #1
  402280:	mov	x3, x20
  402284:	mov	x4, x19
  402288:	bl	401140 <error@plt>
  40228c:	mov	x0, xzr
  402290:	ldp	x20, x19, [sp, #32]
  402294:	ldr	x21, [sp, #16]
  402298:	ldp	x29, x30, [sp], #48
  40229c:	ret
  4022a0:	ldr	x8, [x29, #24]
  4022a4:	cmp	x8, x19
  4022a8:	b.eq	40226c <ferror@plt+0xecc>  // b.none
  4022ac:	cbz	x8, 40226c <ferror@plt+0xecc>
  4022b0:	ldrb	w8, [x8]
  4022b4:	cbnz	w8, 40226c <ferror@plt+0xecc>
  4022b8:	b	402290 <ferror@plt+0xef0>
  4022bc:	stp	x29, x30, [sp, #-48]!
  4022c0:	stp	x20, x19, [sp, #32]
  4022c4:	mov	x29, sp
  4022c8:	mov	x20, x1
  4022cc:	mov	x19, x0
  4022d0:	str	x21, [sp, #16]
  4022d4:	str	xzr, [x29, #24]
  4022d8:	cbz	x0, 402304 <ferror@plt+0xf64>
  4022dc:	ldrb	w8, [x19]
  4022e0:	cbz	w8, 402304 <ferror@plt+0xf64>
  4022e4:	bl	401350 <__errno_location@plt>
  4022e8:	mov	x21, x0
  4022ec:	str	wzr, [x0]
  4022f0:	add	x1, x29, #0x18
  4022f4:	mov	x0, x19
  4022f8:	bl	401150 <strtod@plt>
  4022fc:	ldr	w8, [x21]
  402300:	cbz	w8, 402338 <ferror@plt+0xf98>
  402304:	bl	401350 <__errno_location@plt>
  402308:	ldr	w1, [x0]
  40230c:	adrp	x2, 405000 <ferror@plt+0x3c60>
  402310:	add	x2, x2, #0x9a0
  402314:	mov	w0, #0x1                   	// #1
  402318:	mov	x3, x20
  40231c:	mov	x4, x19
  402320:	bl	401140 <error@plt>
  402324:	fmov	d0, xzr
  402328:	ldp	x20, x19, [sp, #32]
  40232c:	ldr	x21, [sp, #16]
  402330:	ldp	x29, x30, [sp], #48
  402334:	ret
  402338:	ldr	x8, [x29, #24]
  40233c:	cmp	x8, x19
  402340:	b.eq	402304 <ferror@plt+0xf64>  // b.none
  402344:	cbz	x8, 402304 <ferror@plt+0xf64>
  402348:	ldrb	w8, [x8]
  40234c:	cbnz	w8, 402304 <ferror@plt+0xf64>
  402350:	b	402328 <ferror@plt+0xf88>
  402354:	sub	sp, sp, #0x90
  402358:	stp	x20, x19, [sp, #128]
  40235c:	mov	x20, x1
  402360:	mov	x19, x0
  402364:	stp	x29, x30, [sp, #48]
  402368:	stp	x28, x27, [sp, #64]
  40236c:	stp	x26, x25, [sp, #80]
  402370:	stp	x24, x23, [sp, #96]
  402374:	stp	x22, x21, [sp, #112]
  402378:	add	x29, sp, #0x30
  40237c:	cbz	x0, 402518 <ferror@plt+0x1178>
  402380:	ldrb	w22, [x19]
  402384:	cbz	x22, 402518 <ferror@plt+0x1178>
  402388:	bl	401290 <__ctype_b_loc@plt>
  40238c:	ldr	x23, [x0]
  402390:	mov	x21, x0
  402394:	mov	x24, x19
  402398:	ldrh	w8, [x23, x22, lsl #1]
  40239c:	tbz	w8, #13, 4023b0 <ferror@plt+0x1010>
  4023a0:	mov	x24, x19
  4023a4:	ldrb	w22, [x24, #1]!
  4023a8:	ldrh	w8, [x23, x22, lsl #1]
  4023ac:	tbnz	w8, #13, 4023a4 <ferror@plt+0x1004>
  4023b0:	cmp	w22, #0x2b
  4023b4:	b.eq	4023cc <ferror@plt+0x102c>  // b.none
  4023b8:	cmp	w22, #0x2d
  4023bc:	b.ne	4023d8 <ferror@plt+0x1038>  // b.any
  4023c0:	add	x24, x24, #0x1
  4023c4:	mov	w22, #0x1                   	// #1
  4023c8:	b	4023dc <ferror@plt+0x103c>
  4023cc:	mov	w22, wzr
  4023d0:	add	x24, x24, #0x1
  4023d4:	b	4023dc <ferror@plt+0x103c>
  4023d8:	mov	w22, wzr
  4023dc:	ldrb	w25, [x24]
  4023e0:	adrp	x26, 405000 <ferror@plt+0x3c60>
  4023e4:	ldr	q0, [x26, #2400]
  4023e8:	ldrh	w27, [x23, x25, lsl #1]
  4023ec:	stur	q0, [x29, #-16]
  4023f0:	tbz	w27, #11, 402470 <ferror@plt+0x10d0>
  4023f4:	adrp	x8, 405000 <ferror@plt+0x3c60>
  4023f8:	adrp	x9, 405000 <ferror@plt+0x3c60>
  4023fc:	ldr	q0, [x8, #2416]
  402400:	ldr	q1, [x9, #2432]
  402404:	mov	w28, #0x1                   	// #1
  402408:	str	q1, [sp, #16]
  40240c:	ldr	q1, [sp, #16]
  402410:	bl	403ba8 <ferror@plt+0x2808>
  402414:	ldrb	w8, [x24, x28]
  402418:	add	x28, x28, #0x1
  40241c:	ldrh	w8, [x23, x8, lsl #1]
  402420:	tbnz	w8, #11, 40240c <ferror@plt+0x106c>
  402424:	tbz	w27, #11, 402470 <ferror@plt+0x10d0>
  402428:	ldr	q2, [x26, #2400]
  40242c:	stur	q2, [x29, #-16]
  402430:	and	w8, w25, #0xff
  402434:	sub	w0, w8, #0x30
  402438:	str	q0, [sp]
  40243c:	bl	404e88 <ferror@plt+0x3ae8>
  402440:	mov	v1.16b, v0.16b
  402444:	ldr	q0, [sp]
  402448:	bl	403ba8 <ferror@plt+0x2808>
  40244c:	mov	v1.16b, v0.16b
  402450:	ldur	q0, [x29, #-16]
  402454:	bl	402750 <ferror@plt+0x13b0>
  402458:	stur	q0, [x29, #-16]
  40245c:	ldp	q0, q1, [sp]
  402460:	bl	403278 <ferror@plt+0x1ed8>
  402464:	ldrb	w25, [x24, #1]!
  402468:	ldrh	w8, [x23, x25, lsl #1]
  40246c:	tbnz	w8, #11, 402430 <ferror@plt+0x1090>
  402470:	cmp	w25, #0x2e
  402474:	b.eq	4024a8 <ferror@plt+0x1108>  // b.none
  402478:	ldur	q1, [x29, #-16]
  40247c:	cmp	w25, #0x2c
  402480:	b.eq	4024a8 <ferror@plt+0x1108>  // b.none
  402484:	cbz	w25, 402540 <ferror@plt+0x11a0>
  402488:	adrp	x2, 405000 <ferror@plt+0x3c60>
  40248c:	add	x2, x2, #0x9a0
  402490:	mov	w0, #0x1                   	// #1
  402494:	mov	w1, #0x16                  	// #22
  402498:	mov	x3, x20
  40249c:	mov	x4, x19
  4024a0:	bl	401140 <error@plt>
  4024a4:	ldr	x23, [x21]
  4024a8:	ldrb	w8, [x24, #1]
  4024ac:	ldrh	w9, [x23, x8, lsl #1]
  4024b0:	tbz	w9, #11, 402510 <ferror@plt+0x1170>
  4024b4:	adrp	x9, 405000 <ferror@plt+0x3c60>
  4024b8:	adrp	x10, 405000 <ferror@plt+0x3c60>
  4024bc:	ldr	q1, [x9, #2416]
  4024c0:	ldr	q0, [x10, #2432]
  4024c4:	add	x21, x24, #0x2
  4024c8:	str	q0, [sp]
  4024cc:	and	w8, w8, #0xff
  4024d0:	sub	w0, w8, #0x30
  4024d4:	str	q1, [sp, #16]
  4024d8:	bl	404e88 <ferror@plt+0x3ae8>
  4024dc:	mov	v1.16b, v0.16b
  4024e0:	ldr	q0, [sp, #16]
  4024e4:	bl	403ba8 <ferror@plt+0x2808>
  4024e8:	mov	v1.16b, v0.16b
  4024ec:	ldur	q0, [x29, #-16]
  4024f0:	bl	402750 <ferror@plt+0x13b0>
  4024f4:	stur	q0, [x29, #-16]
  4024f8:	ldp	q1, q0, [sp]
  4024fc:	bl	403278 <ferror@plt+0x1ed8>
  402500:	ldrb	w8, [x21], #1
  402504:	mov	v1.16b, v0.16b
  402508:	ldrh	w9, [x23, x8, lsl #1]
  40250c:	tbnz	w9, #11, 4024cc <ferror@plt+0x112c>
  402510:	ldur	q1, [x29, #-16]
  402514:	cbz	w8, 402540 <ferror@plt+0x11a0>
  402518:	bl	401350 <__errno_location@plt>
  40251c:	ldr	w1, [x0]
  402520:	adrp	x2, 405000 <ferror@plt+0x3c60>
  402524:	add	x2, x2, #0x9a0
  402528:	mov	w0, #0x1                   	// #1
  40252c:	mov	x3, x20
  402530:	mov	x4, x19
  402534:	bl	401140 <error@plt>
  402538:	fmov	d0, xzr
  40253c:	b	402560 <ferror@plt+0x11c0>
  402540:	adrp	x8, 405000 <ferror@plt+0x3c60>
  402544:	ldr	q0, [x8, #2448]
  402548:	stur	q1, [x29, #-16]
  40254c:	bl	404390 <ferror@plt+0x2ff0>
  402550:	cmp	w22, #0x0
  402554:	b.ne	40255c <ferror@plt+0x11bc>  // b.any
  402558:	ldur	q0, [x29, #-16]
  40255c:	bl	404f08 <ferror@plt+0x3b68>
  402560:	ldp	x20, x19, [sp, #128]
  402564:	ldp	x22, x21, [sp, #112]
  402568:	ldp	x24, x23, [sp, #96]
  40256c:	ldp	x26, x25, [sp, #80]
  402570:	ldp	x28, x27, [sp, #64]
  402574:	ldp	x29, x30, [sp, #48]
  402578:	add	sp, sp, #0x90
  40257c:	ret
  402580:	stp	x29, x30, [sp, #-48]!
  402584:	str	x21, [sp, #16]
  402588:	stp	x20, x19, [sp, #32]
  40258c:	mov	x29, sp
  402590:	mov	x20, x0
  402594:	bl	401180 <__fpending@plt>
  402598:	mov	x19, x0
  40259c:	mov	x0, x20
  4025a0:	bl	4013a0 <ferror@plt>
  4025a4:	mov	w21, w0
  4025a8:	mov	x0, x20
  4025ac:	bl	4011c0 <fclose@plt>
  4025b0:	mov	w8, w0
  4025b4:	cbz	w21, 4025e4 <ferror@plt+0x1244>
  4025b8:	cbnz	w8, 4025d0 <ferror@plt+0x1230>
  4025bc:	bl	401350 <__errno_location@plt>
  4025c0:	ldr	w8, [x0]
  4025c4:	cmp	w8, #0x20
  4025c8:	b.eq	4025d0 <ferror@plt+0x1230>  // b.none
  4025cc:	str	wzr, [x0]
  4025d0:	mov	w0, #0xffffffff            	// #-1
  4025d4:	ldp	x20, x19, [sp, #32]
  4025d8:	ldr	x21, [sp, #16]
  4025dc:	ldp	x29, x30, [sp], #48
  4025e0:	ret
  4025e4:	cmp	w8, #0x0
  4025e8:	csetm	w0, ne  // ne = any
  4025ec:	cbnz	x19, 4025d4 <ferror@plt+0x1234>
  4025f0:	cbz	w8, 4025d4 <ferror@plt+0x1234>
  4025f4:	bl	401350 <__errno_location@plt>
  4025f8:	ldr	w8, [x0]
  4025fc:	cmp	w8, #0x9
  402600:	csetm	w0, ne  // ne = any
  402604:	ldp	x20, x19, [sp, #32]
  402608:	ldr	x21, [sp, #16]
  40260c:	ldp	x29, x30, [sp], #48
  402610:	ret
  402614:	stp	x29, x30, [sp, #-48]!
  402618:	adrp	x8, 416000 <ferror@plt+0x14c60>
  40261c:	stp	x20, x19, [sp, #32]
  402620:	ldr	x20, [x8, #384]
  402624:	str	x21, [sp, #16]
  402628:	mov	x29, sp
  40262c:	mov	x0, x20
  402630:	bl	401180 <__fpending@plt>
  402634:	mov	x19, x0
  402638:	mov	x0, x20
  40263c:	bl	4013a0 <ferror@plt>
  402640:	mov	w21, w0
  402644:	mov	x0, x20
  402648:	bl	4011c0 <fclose@plt>
  40264c:	cbz	w21, 40266c <ferror@plt+0x12cc>
  402650:	cbnz	w0, 40268c <ferror@plt+0x12ec>
  402654:	bl	401350 <__errno_location@plt>
  402658:	ldr	w8, [x0]
  40265c:	cmp	w8, #0x20
  402660:	b.eq	40268c <ferror@plt+0x12ec>  // b.none
  402664:	str	wzr, [x0]
  402668:	b	40268c <ferror@plt+0x12ec>
  40266c:	cbnz	x19, 402688 <ferror@plt+0x12e8>
  402670:	cbz	w0, 402688 <ferror@plt+0x12e8>
  402674:	bl	401350 <__errno_location@plt>
  402678:	ldr	w8, [x0]
  40267c:	cmp	w8, #0x9
  402680:	b.ne	40268c <ferror@plt+0x12ec>  // b.any
  402684:	b	40269c <ferror@plt+0x12fc>
  402688:	cbz	w0, 40269c <ferror@plt+0x12fc>
  40268c:	bl	401350 <__errno_location@plt>
  402690:	ldr	w8, [x0]
  402694:	cmp	w8, #0x20
  402698:	b.ne	402718 <ferror@plt+0x1378>  // b.any
  40269c:	adrp	x8, 416000 <ferror@plt+0x14c60>
  4026a0:	ldr	x20, [x8, #368]
  4026a4:	mov	x0, x20
  4026a8:	bl	401180 <__fpending@plt>
  4026ac:	mov	x19, x0
  4026b0:	mov	x0, x20
  4026b4:	bl	4013a0 <ferror@plt>
  4026b8:	mov	w21, w0
  4026bc:	mov	x0, x20
  4026c0:	bl	4011c0 <fclose@plt>
  4026c4:	cbnz	w21, 4026f8 <ferror@plt+0x1358>
  4026c8:	cbnz	x19, 4026e4 <ferror@plt+0x1344>
  4026cc:	cbz	w0, 4026e4 <ferror@plt+0x1344>
  4026d0:	bl	401350 <__errno_location@plt>
  4026d4:	ldr	w8, [x0]
  4026d8:	cmp	w8, #0x9
  4026dc:	b.eq	4026e8 <ferror@plt+0x1348>  // b.none
  4026e0:	b	402710 <ferror@plt+0x1370>
  4026e4:	cbnz	w0, 402710 <ferror@plt+0x1370>
  4026e8:	ldp	x20, x19, [sp, #32]
  4026ec:	ldr	x21, [sp, #16]
  4026f0:	ldp	x29, x30, [sp], #48
  4026f4:	ret
  4026f8:	cbnz	w0, 402710 <ferror@plt+0x1370>
  4026fc:	bl	401350 <__errno_location@plt>
  402700:	ldr	w8, [x0]
  402704:	cmp	w8, #0x20
  402708:	b.eq	402710 <ferror@plt+0x1370>  // b.none
  40270c:	str	wzr, [x0]
  402710:	mov	w0, #0x1                   	// #1
  402714:	bl	401110 <_exit@plt>
  402718:	adrp	x1, 405000 <ferror@plt+0x3c60>
  40271c:	add	x1, x1, #0x9a9
  402720:	mov	w2, #0x5                   	// #5
  402724:	mov	x19, x0
  402728:	mov	x0, xzr
  40272c:	bl	401320 <dcgettext@plt>
  402730:	ldr	w1, [x19]
  402734:	adrp	x2, 405000 <ferror@plt+0x3c60>
  402738:	mov	x3, x0
  40273c:	add	x2, x2, #0x9b5
  402740:	mov	w0, wzr
  402744:	bl	401140 <error@plt>
  402748:	mov	w0, #0x1                   	// #1
  40274c:	bl	401110 <_exit@plt>
  402750:	stp	x29, x30, [sp, #-48]!
  402754:	mov	x29, sp
  402758:	str	q0, [sp, #16]
  40275c:	str	q1, [sp, #32]
  402760:	ldp	x4, x1, [sp, #16]
  402764:	ldp	x0, x3, [sp, #32]
  402768:	mrs	x15, fpcr
  40276c:	mov	x11, x0
  402770:	ubfiz	x0, x3, #3, #48
  402774:	lsr	x6, x1, #63
  402778:	lsr	x5, x3, #63
  40277c:	ubfiz	x2, x1, #3, #48
  402780:	orr	x9, x0, x11, lsr #61
  402784:	ubfx	x7, x1, #48, #15
  402788:	ubfx	x0, x3, #48, #15
  40278c:	mov	x12, x6
  402790:	and	w10, w6, #0xff
  402794:	mov	x16, x6
  402798:	cmp	x6, x5
  40279c:	orr	x2, x2, x4, lsr #61
  4027a0:	and	w6, w5, #0xff
  4027a4:	mov	x1, x7
  4027a8:	lsl	x8, x4, #3
  4027ac:	mov	x3, x0
  4027b0:	lsl	x13, x11, #3
  4027b4:	b.eq	402960 <ferror@plt+0x15c0>  // b.none
  4027b8:	sub	w0, w7, w0
  4027bc:	cmp	w0, #0x0
  4027c0:	b.le	40290c <ferror@plt+0x156c>
  4027c4:	cbz	x3, 4029c0 <ferror@plt+0x1620>
  4027c8:	orr	x9, x9, #0x8000000000000
  4027cc:	mov	x3, #0x7fff                	// #32767
  4027d0:	cmp	x1, x3
  4027d4:	b.eq	402bc4 <ferror@plt+0x1824>  // b.none
  4027d8:	cmp	w0, #0x74
  4027dc:	b.gt	402c48 <ferror@plt+0x18a8>
  4027e0:	cmp	w0, #0x3f
  4027e4:	b.gt	402da8 <ferror@plt+0x1a08>
  4027e8:	mov	w3, #0x40                  	// #64
  4027ec:	sub	w3, w3, w0
  4027f0:	lsr	x5, x13, x0
  4027f4:	lsl	x13, x13, x3
  4027f8:	cmp	x13, #0x0
  4027fc:	cset	x4, ne  // ne = any
  402800:	lsl	x3, x9, x3
  402804:	orr	x3, x3, x5
  402808:	lsr	x0, x9, x0
  40280c:	orr	x3, x3, x4
  402810:	sub	x2, x2, x0
  402814:	subs	x8, x8, x3
  402818:	sbc	x2, x2, xzr
  40281c:	and	x3, x2, #0x7ffffffffffff
  402820:	tbz	x2, #51, 402a00 <ferror@plt+0x1660>
  402824:	cbz	x3, 402c2c <ferror@plt+0x188c>
  402828:	clz	x0, x3
  40282c:	sub	w0, w0, #0xc
  402830:	neg	w2, w0
  402834:	lsl	x4, x3, x0
  402838:	lsl	x3, x8, x0
  40283c:	lsr	x8, x8, x2
  402840:	orr	x2, x8, x4
  402844:	cmp	x1, w0, sxtw
  402848:	sxtw	x4, w0
  40284c:	b.gt	402c0c <ferror@plt+0x186c>
  402850:	sub	w1, w0, w1
  402854:	add	w0, w1, #0x1
  402858:	cmp	w0, #0x3f
  40285c:	b.gt	402d70 <ferror@plt+0x19d0>
  402860:	mov	w1, #0x40                  	// #64
  402864:	sub	w1, w1, w0
  402868:	lsr	x4, x3, x0
  40286c:	lsl	x3, x3, x1
  402870:	cmp	x3, #0x0
  402874:	lsl	x8, x2, x1
  402878:	cset	x1, ne  // ne = any
  40287c:	orr	x8, x8, x4
  402880:	lsr	x2, x2, x0
  402884:	orr	x8, x8, x1
  402888:	orr	x5, x8, x2
  40288c:	cbz	x5, 402a14 <ferror@plt+0x1674>
  402890:	and	x3, x8, #0x7
  402894:	mov	x1, #0x0                   	// #0
  402898:	mov	w7, #0x1                   	// #1
  40289c:	cbz	x3, 402c58 <ferror@plt+0x18b8>
  4028a0:	and	x3, x15, #0xc00000
  4028a4:	cmp	x3, #0x400, lsl #12
  4028a8:	b.eq	402b9c <ferror@plt+0x17fc>  // b.none
  4028ac:	cmp	x3, #0x800, lsl #12
  4028b0:	b.eq	402b7c <ferror@plt+0x17dc>  // b.none
  4028b4:	cbz	x3, 402ba8 <ferror@plt+0x1808>
  4028b8:	and	x3, x2, #0x8000000000000
  4028bc:	mov	w0, #0x10                  	// #16
  4028c0:	cbz	w7, 4028c8 <ferror@plt+0x1528>
  4028c4:	orr	w0, w0, #0x8
  4028c8:	cbz	x3, 402be0 <ferror@plt+0x1840>
  4028cc:	add	x1, x1, #0x1
  4028d0:	mov	x3, #0x7fff                	// #32767
  4028d4:	cmp	x1, x3
  4028d8:	b.eq	402ac4 <ferror@plt+0x1724>  // b.none
  4028dc:	ubfx	x5, x2, #3, #48
  4028e0:	extr	x8, x2, x8, #3
  4028e4:	and	w1, w1, #0x7fff
  4028e8:	mov	x7, #0x0                   	// #0
  4028ec:	orr	w1, w1, w10, lsl #15
  4028f0:	bfxil	x7, x5, #0, #48
  4028f4:	fmov	d0, x8
  4028f8:	bfi	x7, x1, #48, #16
  4028fc:	fmov	v0.d[1], x7
  402900:	cbnz	w0, 402b20 <ferror@plt+0x1780>
  402904:	ldp	x29, x30, [sp], #48
  402908:	ret
  40290c:	mov	x14, x5
  402910:	b.eq	402a2c <ferror@plt+0x168c>  // b.none
  402914:	cbnz	x7, 402cb0 <ferror@plt+0x1910>
  402918:	orr	x1, x2, x8
  40291c:	cbz	x1, 4029dc <ferror@plt+0x163c>
  402920:	cmn	w0, #0x1
  402924:	b.eq	4030cc <ferror@plt+0x1d2c>  // b.none
  402928:	mov	x1, #0x7fff                	// #32767
  40292c:	mvn	w0, w0
  402930:	cmp	x3, x1
  402934:	b.ne	402cc4 <ferror@plt+0x1924>  // b.any
  402938:	orr	x0, x9, x13
  40293c:	cbnz	x0, 403024 <ferror@plt+0x1c84>
  402940:	mov	x16, x14
  402944:	nop
  402948:	mov	x6, #0x0                   	// #0
  40294c:	fmov	d0, x6
  402950:	lsl	x16, x16, #63
  402954:	orr	x7, x16, #0x7fff000000000000
  402958:	fmov	v0.d[1], x7
  40295c:	b	402904 <ferror@plt+0x1564>
  402960:	sub	w7, w7, w0
  402964:	cmp	w7, #0x0
  402968:	b.le	402b34 <ferror@plt+0x1794>
  40296c:	cbz	x0, 402a74 <ferror@plt+0x16d4>
  402970:	orr	x9, x9, #0x8000000000000
  402974:	mov	x0, #0x7fff                	// #32767
  402978:	cmp	x1, x0
  40297c:	b.eq	402bc4 <ferror@plt+0x1824>  // b.none
  402980:	cmp	w7, #0x74
  402984:	b.gt	402d58 <ferror@plt+0x19b8>
  402988:	cmp	w7, #0x3f
  40298c:	b.gt	402e58 <ferror@plt+0x1ab8>
  402990:	mov	w0, #0x40                  	// #64
  402994:	sub	w0, w0, w7
  402998:	lsr	x5, x13, x7
  40299c:	lsl	x13, x13, x0
  4029a0:	cmp	x13, #0x0
  4029a4:	lsl	x3, x9, x0
  4029a8:	cset	x4, ne  // ne = any
  4029ac:	orr	x3, x3, x5
  4029b0:	lsr	x0, x9, x7
  4029b4:	orr	x3, x3, x4
  4029b8:	add	x2, x2, x0
  4029bc:	b	402d64 <ferror@plt+0x19c4>
  4029c0:	orr	x3, x9, x13
  4029c4:	cbz	x3, 402d34 <ferror@plt+0x1994>
  4029c8:	subs	w0, w0, #0x1
  4029cc:	b.ne	4027cc <ferror@plt+0x142c>  // b.any
  4029d0:	subs	x8, x8, x13
  4029d4:	sbc	x2, x2, x9
  4029d8:	b	40281c <ferror@plt+0x147c>
  4029dc:	mov	x0, #0x7fff                	// #32767
  4029e0:	cmp	x3, x0
  4029e4:	b.eq	403118 <ferror@plt+0x1d78>  // b.none
  4029e8:	mov	w10, w6
  4029ec:	mov	x2, x9
  4029f0:	mov	x8, x13
  4029f4:	mov	x1, x3
  4029f8:	mov	x12, x5
  4029fc:	nop
  402a00:	orr	x5, x8, x2
  402a04:	and	x3, x8, #0x7
  402a08:	mov	w7, #0x0                   	// #0
  402a0c:	cbnz	x1, 40289c <ferror@plt+0x14fc>
  402a10:	cbnz	x5, 402890 <ferror@plt+0x14f0>
  402a14:	mov	x8, #0x0                   	// #0
  402a18:	mov	x1, #0x0                   	// #0
  402a1c:	mov	w0, #0x0                   	// #0
  402a20:	and	x5, x5, #0xffffffffffff
  402a24:	and	w1, w1, #0x7fff
  402a28:	b	4028e8 <ferror@plt+0x1548>
  402a2c:	add	x5, x7, #0x1
  402a30:	tst	x5, #0x7ffe
  402a34:	b.ne	402d04 <ferror@plt+0x1964>  // b.any
  402a38:	orr	x7, x2, x8
  402a3c:	orr	x5, x9, x13
  402a40:	cbnz	x1, 402ec4 <ferror@plt+0x1b24>
  402a44:	cbz	x7, 402f6c <ferror@plt+0x1bcc>
  402a48:	cbz	x5, 402f80 <ferror@plt+0x1be0>
  402a4c:	subs	x4, x8, x13
  402a50:	cmp	x8, x13
  402a54:	sbc	x3, x2, x9
  402a58:	tbz	x3, #51, 40314c <ferror@plt+0x1dac>
  402a5c:	subs	x8, x13, x8
  402a60:	mov	w10, w6
  402a64:	sbc	x2, x9, x2
  402a68:	mov	x12, x14
  402a6c:	orr	x5, x8, x2
  402a70:	b	40288c <ferror@plt+0x14ec>
  402a74:	orr	x0, x9, x13
  402a78:	cbz	x0, 402f4c <ferror@plt+0x1bac>
  402a7c:	subs	w7, w7, #0x1
  402a80:	b.ne	402974 <ferror@plt+0x15d4>  // b.any
  402a84:	adds	x8, x8, x13
  402a88:	adc	x2, x9, x2
  402a8c:	nop
  402a90:	tbz	x2, #51, 402a00 <ferror@plt+0x1660>
  402a94:	add	x1, x1, #0x1
  402a98:	mov	x0, #0x7fff                	// #32767
  402a9c:	cmp	x1, x0
  402aa0:	b.eq	402f8c <ferror@plt+0x1bec>  // b.none
  402aa4:	and	x0, x8, #0x1
  402aa8:	and	x3, x2, #0xfff7ffffffffffff
  402aac:	orr	x8, x0, x8, lsr #1
  402ab0:	mov	w7, #0x0                   	// #0
  402ab4:	orr	x8, x8, x2, lsl #63
  402ab8:	lsr	x2, x3, #1
  402abc:	and	x3, x8, #0x7
  402ac0:	b	40289c <ferror@plt+0x14fc>
  402ac4:	and	x3, x15, #0xc00000
  402ac8:	cbz	x3, 402b00 <ferror@plt+0x1760>
  402acc:	cmp	x3, #0x400, lsl #12
  402ad0:	b.eq	402af8 <ferror@plt+0x1758>  // b.none
  402ad4:	cmp	x3, #0x800, lsl #12
  402ad8:	csel	w12, w12, wzr, eq  // eq = none
  402adc:	cbnz	w12, 402b00 <ferror@plt+0x1760>
  402ae0:	mov	w1, #0x14                  	// #20
  402ae4:	mov	x8, #0xffffffffffffffff    	// #-1
  402ae8:	orr	w0, w0, w1
  402aec:	mov	x5, #0x1fffffffffffffff    	// #2305843009213693951
  402af0:	mov	x1, #0x7ffe                	// #32766
  402af4:	b	402a20 <ferror@plt+0x1680>
  402af8:	cbnz	x12, 402ae0 <ferror@plt+0x1740>
  402afc:	nop
  402b00:	mov	w1, #0x14                  	// #20
  402b04:	and	x16, x10, #0xff
  402b08:	orr	w0, w0, w1
  402b0c:	mov	x6, #0x0                   	// #0
  402b10:	fmov	d0, x6
  402b14:	lsl	x16, x16, #63
  402b18:	orr	x7, x16, #0x7fff000000000000
  402b1c:	fmov	v0.d[1], x7
  402b20:	str	q0, [sp, #16]
  402b24:	bl	405228 <ferror@plt+0x3e88>
  402b28:	ldr	q0, [sp, #16]
  402b2c:	ldp	x29, x30, [sp], #48
  402b30:	ret
  402b34:	b.eq	402c74 <ferror@plt+0x18d4>  // b.none
  402b38:	cbnz	x1, 402df8 <ferror@plt+0x1a58>
  402b3c:	orr	x0, x2, x8
  402b40:	cbz	x0, 403064 <ferror@plt+0x1cc4>
  402b44:	cmn	w7, #0x1
  402b48:	b.eq	4031c4 <ferror@plt+0x1e24>  // b.none
  402b4c:	mov	x0, #0x7fff                	// #32767
  402b50:	mvn	w7, w7
  402b54:	cmp	x3, x0
  402b58:	b.ne	402e0c <ferror@plt+0x1a6c>  // b.any
  402b5c:	orr	x0, x9, x13
  402b60:	cbz	x0, 402948 <ferror@plt+0x15a8>
  402b64:	lsr	x7, x9, #50
  402b68:	mov	x8, x13
  402b6c:	eor	x7, x7, #0x1
  402b70:	mov	x2, x9
  402b74:	and	w7, w7, #0x1
  402b78:	b	402bd8 <ferror@plt+0x1838>
  402b7c:	mov	w0, #0x10                  	// #16
  402b80:	cbz	x12, 402b8c <ferror@plt+0x17ec>
  402b84:	adds	x8, x8, #0x8
  402b88:	cinc	x2, x2, cs  // cs = hs, nlast
  402b8c:	and	x3, x2, #0x8000000000000
  402b90:	cbz	w7, 4028c8 <ferror@plt+0x1528>
  402b94:	orr	w0, w0, #0x8
  402b98:	b	4028c8 <ferror@plt+0x1528>
  402b9c:	mov	w0, #0x10                  	// #16
  402ba0:	cbnz	x12, 402b8c <ferror@plt+0x17ec>
  402ba4:	b	402b84 <ferror@plt+0x17e4>
  402ba8:	and	x3, x8, #0xf
  402bac:	mov	w0, #0x10                  	// #16
  402bb0:	cmp	x3, #0x4
  402bb4:	b.eq	402b8c <ferror@plt+0x17ec>  // b.none
  402bb8:	adds	x8, x8, #0x4
  402bbc:	cinc	x2, x2, cs  // cs = hs, nlast
  402bc0:	b	402b8c <ferror@plt+0x17ec>
  402bc4:	orr	x0, x2, x8
  402bc8:	cbz	x0, 402948 <ferror@plt+0x15a8>
  402bcc:	lsr	x7, x2, #50
  402bd0:	eor	x7, x7, #0x1
  402bd4:	and	w7, w7, #0x1
  402bd8:	mov	w0, w7
  402bdc:	mov	x1, #0x7fff                	// #32767
  402be0:	lsr	x5, x2, #3
  402be4:	extr	x8, x2, x8, #3
  402be8:	mov	x2, #0x7fff                	// #32767
  402bec:	cmp	x1, x2
  402bf0:	b.ne	402a20 <ferror@plt+0x1680>  // b.any
  402bf4:	orr	x1, x5, x8
  402bf8:	cbz	x1, 403264 <ferror@plt+0x1ec4>
  402bfc:	orr	x5, x5, #0x800000000000
  402c00:	mov	w1, #0x7fff                	// #32767
  402c04:	and	x5, x5, #0xffffffffffff
  402c08:	b	4028e8 <ferror@plt+0x1548>
  402c0c:	mov	x8, x3
  402c10:	and	x2, x2, #0xfff7ffffffffffff
  402c14:	sub	x1, x1, x4
  402c18:	orr	x5, x8, x2
  402c1c:	and	x3, x8, #0x7
  402c20:	mov	w7, #0x0                   	// #0
  402c24:	cbz	x1, 402a10 <ferror@plt+0x1670>
  402c28:	b	40289c <ferror@plt+0x14fc>
  402c2c:	clz	x2, x8
  402c30:	add	w0, w2, #0x34
  402c34:	cmp	w0, #0x3f
  402c38:	b.le	402830 <ferror@plt+0x1490>
  402c3c:	sub	w2, w2, #0xc
  402c40:	lsl	x2, x8, x2
  402c44:	b	402844 <ferror@plt+0x14a4>
  402c48:	orr	x0, x9, x13
  402c4c:	cmp	x0, #0x0
  402c50:	cset	x3, ne  // ne = any
  402c54:	b	402814 <ferror@plt+0x1474>
  402c58:	and	x3, x2, #0x8000000000000
  402c5c:	mov	w0, #0x0                   	// #0
  402c60:	cbz	w7, 4028c8 <ferror@plt+0x1528>
  402c64:	mov	w0, #0x0                   	// #0
  402c68:	tbz	w15, #11, 4028c8 <ferror@plt+0x1528>
  402c6c:	orr	w0, w0, #0x8
  402c70:	b	4028c8 <ferror@plt+0x1528>
  402c74:	add	x0, x1, #0x1
  402c78:	tst	x0, #0x7ffe
  402c7c:	b.ne	402e84 <ferror@plt+0x1ae4>  // b.any
  402c80:	orr	x14, x2, x8
  402c84:	cbnz	x1, 403040 <ferror@plt+0x1ca0>
  402c88:	orr	x5, x9, x13
  402c8c:	cbz	x14, 403094 <ferror@plt+0x1cf4>
  402c90:	cbz	x5, 402f80 <ferror@plt+0x1be0>
  402c94:	adds	x8, x8, x13
  402c98:	adc	x2, x9, x2
  402c9c:	tbz	x2, #51, 402a6c <ferror@plt+0x16cc>
  402ca0:	and	x2, x2, #0xfff7ffffffffffff
  402ca4:	and	x3, x8, #0x7
  402ca8:	mov	x1, #0x1                   	// #1
  402cac:	b	40289c <ferror@plt+0x14fc>
  402cb0:	mov	x1, #0x7fff                	// #32767
  402cb4:	neg	w0, w0
  402cb8:	orr	x2, x2, #0x8000000000000
  402cbc:	cmp	x3, x1
  402cc0:	b.eq	402938 <ferror@plt+0x1598>  // b.none
  402cc4:	cmp	w0, #0x74
  402cc8:	b.gt	402dd4 <ferror@plt+0x1a34>
  402ccc:	cmp	w0, #0x3f
  402cd0:	b.gt	402ff0 <ferror@plt+0x1c50>
  402cd4:	mov	w1, #0x40                  	// #64
  402cd8:	sub	w1, w1, w0
  402cdc:	lsr	x4, x8, x0
  402ce0:	lsl	x8, x8, x1
  402ce4:	cmp	x8, #0x0
  402ce8:	lsl	x8, x2, x1
  402cec:	cset	x1, ne  // ne = any
  402cf0:	orr	x8, x8, x4
  402cf4:	lsr	x0, x2, x0
  402cf8:	orr	x8, x8, x1
  402cfc:	sub	x9, x9, x0
  402d00:	b	402de0 <ferror@plt+0x1a40>
  402d04:	subs	x4, x8, x13
  402d08:	cmp	x8, x13
  402d0c:	sbc	x3, x2, x9
  402d10:	tbnz	x3, #51, 402eac <ferror@plt+0x1b0c>
  402d14:	orr	x5, x4, x3
  402d18:	cbnz	x5, 402fd8 <ferror@plt+0x1c38>
  402d1c:	and	x15, x15, #0xc00000
  402d20:	mov	x8, #0x0                   	// #0
  402d24:	cmp	x15, #0x800, lsl #12
  402d28:	mov	x1, #0x0                   	// #0
  402d2c:	cset	w10, eq  // eq = none
  402d30:	b	402a20 <ferror@plt+0x1680>
  402d34:	mov	x0, #0x7fff                	// #32767
  402d38:	cmp	x7, x0
  402d3c:	b.ne	402a00 <ferror@plt+0x1660>  // b.any
  402d40:	orr	x0, x2, x8
  402d44:	cbnz	x0, 402bcc <ferror@plt+0x182c>
  402d48:	mov	x8, #0x0                   	// #0
  402d4c:	mov	x5, #0x0                   	// #0
  402d50:	mov	w0, #0x0                   	// #0
  402d54:	b	402bf4 <ferror@plt+0x1854>
  402d58:	orr	x0, x9, x13
  402d5c:	cmp	x0, #0x0
  402d60:	cset	x3, ne  // ne = any
  402d64:	adds	x8, x3, x8
  402d68:	cinc	x2, x2, cs  // cs = hs, nlast
  402d6c:	b	402a90 <ferror@plt+0x16f0>
  402d70:	mov	w4, #0x80                  	// #128
  402d74:	sub	w4, w4, w0
  402d78:	cmp	w0, #0x40
  402d7c:	sub	w8, w1, #0x3f
  402d80:	lsl	x0, x2, x4
  402d84:	orr	x0, x3, x0
  402d88:	csel	x3, x0, x3, ne  // ne = any
  402d8c:	lsr	x8, x2, x8
  402d90:	cmp	x3, #0x0
  402d94:	mov	x2, #0x0                   	// #0
  402d98:	cset	x0, ne  // ne = any
  402d9c:	orr	x8, x0, x8
  402da0:	mov	x5, x8
  402da4:	b	40288c <ferror@plt+0x14ec>
  402da8:	mov	w4, #0x80                  	// #128
  402dac:	sub	w4, w4, w0
  402db0:	subs	w0, w0, #0x40
  402db4:	lsl	x4, x9, x4
  402db8:	orr	x4, x13, x4
  402dbc:	csel	x13, x4, x13, ne  // ne = any
  402dc0:	lsr	x0, x9, x0
  402dc4:	cmp	x13, #0x0
  402dc8:	cset	x3, ne  // ne = any
  402dcc:	orr	x3, x3, x0
  402dd0:	b	402814 <ferror@plt+0x1474>
  402dd4:	orr	x2, x2, x8
  402dd8:	cmp	x2, #0x0
  402ddc:	cset	x8, ne  // ne = any
  402de0:	subs	x8, x13, x8
  402de4:	mov	w10, w6
  402de8:	sbc	x2, x9, xzr
  402dec:	mov	x1, x3
  402df0:	mov	x12, x14
  402df4:	b	40281c <ferror@plt+0x147c>
  402df8:	mov	x0, #0x7fff                	// #32767
  402dfc:	neg	w7, w7
  402e00:	orr	x2, x2, #0x8000000000000
  402e04:	cmp	x3, x0
  402e08:	b.eq	402b5c <ferror@plt+0x17bc>  // b.none
  402e0c:	cmp	w7, #0x74
  402e10:	b.gt	402fe0 <ferror@plt+0x1c40>
  402e14:	cmp	w7, #0x3f
  402e18:	b.gt	4030a0 <ferror@plt+0x1d00>
  402e1c:	mov	w1, #0x40                  	// #64
  402e20:	sub	w1, w1, w7
  402e24:	lsr	x4, x8, x7
  402e28:	lsl	x8, x8, x1
  402e2c:	cmp	x8, #0x0
  402e30:	cset	x0, ne  // ne = any
  402e34:	lsl	x8, x2, x1
  402e38:	orr	x8, x8, x4
  402e3c:	lsr	x7, x2, x7
  402e40:	orr	x8, x8, x0
  402e44:	add	x9, x9, x7
  402e48:	adds	x8, x8, x13
  402e4c:	mov	x1, x3
  402e50:	cinc	x2, x9, cs  // cs = hs, nlast
  402e54:	b	402a90 <ferror@plt+0x16f0>
  402e58:	mov	w3, #0x80                  	// #128
  402e5c:	sub	w3, w3, w7
  402e60:	subs	w0, w7, #0x40
  402e64:	lsl	x3, x9, x3
  402e68:	orr	x3, x13, x3
  402e6c:	csel	x13, x3, x13, ne  // ne = any
  402e70:	lsr	x0, x9, x0
  402e74:	cmp	x13, #0x0
  402e78:	cset	x3, ne  // ne = any
  402e7c:	orr	x3, x3, x0
  402e80:	b	402d64 <ferror@plt+0x19c4>
  402e84:	mov	x1, #0x7fff                	// #32767
  402e88:	cmp	x0, x1
  402e8c:	b.eq	4030e8 <ferror@plt+0x1d48>  // b.none
  402e90:	adds	x8, x8, x13
  402e94:	mov	x1, x0
  402e98:	adc	x2, x9, x2
  402e9c:	ubfx	x3, x8, #1, #3
  402ea0:	extr	x8, x2, x8, #1
  402ea4:	lsr	x2, x2, #1
  402ea8:	b	40289c <ferror@plt+0x14fc>
  402eac:	cmp	x13, x8
  402eb0:	mov	w10, w6
  402eb4:	sbc	x3, x9, x2
  402eb8:	sub	x8, x13, x8
  402ebc:	mov	x12, x14
  402ec0:	b	402824 <ferror@plt+0x1484>
  402ec4:	mov	x12, #0x7fff                	// #32767
  402ec8:	cmp	x1, x12
  402ecc:	b.eq	402ef8 <ferror@plt+0x1b58>  // b.none
  402ed0:	cmp	x3, x12
  402ed4:	b.eq	403128 <ferror@plt+0x1d88>  // b.none
  402ed8:	cbnz	x7, 402f10 <ferror@plt+0x1b70>
  402edc:	mov	w7, w0
  402ee0:	cbnz	x5, 403208 <ferror@plt+0x1e68>
  402ee4:	mov	x8, #0xffffffffffffffff    	// #-1
  402ee8:	mov	x5, #0xffffffffffff        	// #281474976710655
  402eec:	mov	w0, #0x1                   	// #1
  402ef0:	mov	w10, #0x0                   	// #0
  402ef4:	b	402bfc <ferror@plt+0x185c>
  402ef8:	cbz	x7, 403224 <ferror@plt+0x1e84>
  402efc:	lsr	x0, x2, #50
  402f00:	cmp	x3, x1
  402f04:	eor	x0, x0, #0x1
  402f08:	and	w0, w0, #0x1
  402f0c:	b.eq	403128 <ferror@plt+0x1d88>  // b.none
  402f10:	cbz	x5, 403144 <ferror@plt+0x1da4>
  402f14:	bfi	x4, x2, #61, #3
  402f18:	lsr	x5, x2, #3
  402f1c:	mov	x8, x4
  402f20:	tbz	x2, #50, 402f3c <ferror@plt+0x1b9c>
  402f24:	lsr	x1, x9, #3
  402f28:	tbnz	x9, #50, 402f3c <ferror@plt+0x1b9c>
  402f2c:	mov	x8, x11
  402f30:	mov	w10, w6
  402f34:	bfi	x8, x9, #61, #3
  402f38:	mov	x5, x1
  402f3c:	extr	x5, x5, x8, #61
  402f40:	bfi	x8, x5, #61, #3
  402f44:	lsr	x5, x5, #3
  402f48:	b	402bf4 <ferror@plt+0x1854>
  402f4c:	mov	x0, #0x7fff                	// #32767
  402f50:	cmp	x1, x0
  402f54:	b.ne	402a00 <ferror@plt+0x1660>  // b.any
  402f58:	orr	x0, x2, x8
  402f5c:	cbz	x0, 402d48 <ferror@plt+0x19a8>
  402f60:	lsr	x7, x2, #50
  402f64:	eor	w7, w7, #0x1
  402f68:	b	402bd8 <ferror@plt+0x1838>
  402f6c:	cbz	x5, 403080 <ferror@plt+0x1ce0>
  402f70:	mov	w10, w6
  402f74:	mov	x2, x9
  402f78:	mov	x8, x13
  402f7c:	mov	x12, x14
  402f80:	mov	x1, #0x0                   	// #0
  402f84:	mov	x3, #0x0                   	// #0
  402f88:	b	402c64 <ferror@plt+0x18c4>
  402f8c:	ands	x3, x15, #0xc00000
  402f90:	b.eq	40301c <ferror@plt+0x1c7c>  // b.none
  402f94:	cmp	x3, #0x400, lsl #12
  402f98:	eor	w0, w10, #0x1
  402f9c:	cset	w1, eq  // eq = none
  402fa0:	tst	w1, w0
  402fa4:	b.ne	403240 <ferror@plt+0x1ea0>  // b.any
  402fa8:	cmp	x3, #0x800, lsl #12
  402fac:	b.eq	4031ec <ferror@plt+0x1e4c>  // b.none
  402fb0:	cmp	x3, #0x400, lsl #12
  402fb4:	mov	w0, #0x14                  	// #20
  402fb8:	b.ne	402ac8 <ferror@plt+0x1728>  // b.any
  402fbc:	mov	x2, #0xffffffffffffffff    	// #-1
  402fc0:	mov	x1, #0x7ffe                	// #32766
  402fc4:	mov	x8, x2
  402fc8:	mov	w7, #0x0                   	// #0
  402fcc:	mov	w0, #0x14                  	// #20
  402fd0:	cbnz	x12, 402b8c <ferror@plt+0x17ec>
  402fd4:	b	402b84 <ferror@plt+0x17e4>
  402fd8:	mov	x8, x4
  402fdc:	b	402824 <ferror@plt+0x1484>
  402fe0:	orr	x2, x2, x8
  402fe4:	cmp	x2, #0x0
  402fe8:	cset	x8, ne  // ne = any
  402fec:	b	402e48 <ferror@plt+0x1aa8>
  402ff0:	mov	w1, #0x80                  	// #128
  402ff4:	sub	w1, w1, w0
  402ff8:	subs	w0, w0, #0x40
  402ffc:	lsl	x1, x2, x1
  403000:	orr	x1, x8, x1
  403004:	csel	x8, x1, x8, ne  // ne = any
  403008:	lsr	x2, x2, x0
  40300c:	cmp	x8, #0x0
  403010:	cset	x8, ne  // ne = any
  403014:	orr	x8, x8, x2
  403018:	b	402de0 <ferror@plt+0x1a40>
  40301c:	mov	w0, #0x14                  	// #20
  403020:	b	402b0c <ferror@plt+0x176c>
  403024:	lsr	x7, x9, #50
  403028:	mov	w10, w6
  40302c:	eor	x7, x7, #0x1
  403030:	mov	x8, x13
  403034:	and	w7, w7, #0x1
  403038:	mov	x2, x9
  40303c:	b	402bd8 <ferror@plt+0x1838>
  403040:	mov	x0, #0x7fff                	// #32767
  403044:	cmp	x1, x0
  403048:	b.eq	403168 <ferror@plt+0x1dc8>  // b.none
  40304c:	cmp	x3, x0
  403050:	b.eq	4031dc <ferror@plt+0x1e3c>  // b.none
  403054:	cbnz	x14, 403180 <ferror@plt+0x1de0>
  403058:	mov	x2, x9
  40305c:	mov	x8, x13
  403060:	b	402bd8 <ferror@plt+0x1838>
  403064:	mov	x0, #0x7fff                	// #32767
  403068:	cmp	x3, x0
  40306c:	b.eq	403218 <ferror@plt+0x1e78>  // b.none
  403070:	mov	x2, x9
  403074:	mov	x8, x13
  403078:	mov	x1, x3
  40307c:	b	402a00 <ferror@plt+0x1660>
  403080:	and	x15, x15, #0xc00000
  403084:	mov	x8, #0x0                   	// #0
  403088:	cmp	x15, #0x800, lsl #12
  40308c:	cset	w10, eq  // eq = none
  403090:	b	402a20 <ferror@plt+0x1680>
  403094:	mov	x2, x9
  403098:	mov	x8, x13
  40309c:	b	40288c <ferror@plt+0x14ec>
  4030a0:	mov	w0, #0x80                  	// #128
  4030a4:	sub	w0, w0, w7
  4030a8:	subs	w7, w7, #0x40
  4030ac:	lsl	x0, x2, x0
  4030b0:	orr	x0, x8, x0
  4030b4:	csel	x8, x0, x8, ne  // ne = any
  4030b8:	lsr	x2, x2, x7
  4030bc:	cmp	x8, #0x0
  4030c0:	cset	x8, ne  // ne = any
  4030c4:	orr	x8, x8, x2
  4030c8:	b	402e48 <ferror@plt+0x1aa8>
  4030cc:	cmp	x13, x8
  4030d0:	mov	w10, w6
  4030d4:	sbc	x2, x9, x2
  4030d8:	sub	x8, x13, x8
  4030dc:	mov	x1, x3
  4030e0:	mov	x12, x5
  4030e4:	b	40281c <ferror@plt+0x147c>
  4030e8:	ands	x3, x15, #0xc00000
  4030ec:	b.eq	40301c <ferror@plt+0x1c7c>  // b.none
  4030f0:	cmp	x3, #0x400, lsl #12
  4030f4:	eor	w0, w10, #0x1
  4030f8:	csel	w0, w0, wzr, eq  // eq = none
  4030fc:	cbnz	w0, 403240 <ferror@plt+0x1ea0>
  403100:	cmp	x3, #0x800, lsl #12
  403104:	b.ne	402fb0 <ferror@plt+0x1c10>  // b.any
  403108:	cbz	x12, 4031f0 <ferror@plt+0x1e50>
  40310c:	mov	w0, #0x14                  	// #20
  403110:	mov	x16, #0x1                   	// #1
  403114:	b	402b0c <ferror@plt+0x176c>
  403118:	orr	x0, x9, x13
  40311c:	cbnz	x0, 403024 <ferror@plt+0x1c84>
  403120:	mov	w10, w6
  403124:	b	402d48 <ferror@plt+0x19a8>
  403128:	cbz	x5, 403234 <ferror@plt+0x1e94>
  40312c:	tst	x9, #0x4000000000000
  403130:	csinc	w0, w0, wzr, ne  // ne = any
  403134:	cbnz	x7, 402f14 <ferror@plt+0x1b74>
  403138:	mov	w10, w6
  40313c:	mov	x2, x9
  403140:	mov	x8, x13
  403144:	mov	w7, w0
  403148:	b	402bd8 <ferror@plt+0x1838>
  40314c:	orr	x5, x4, x3
  403150:	cbz	x5, 403080 <ferror@plt+0x1ce0>
  403154:	mov	x2, x3
  403158:	mov	x8, x4
  40315c:	and	x3, x4, #0x7
  403160:	mov	w7, #0x1                   	// #1
  403164:	b	40289c <ferror@plt+0x14fc>
  403168:	cbz	x14, 4031d4 <ferror@plt+0x1e34>
  40316c:	lsr	x7, x2, #50
  403170:	cmp	x3, x1
  403174:	eor	x7, x7, #0x1
  403178:	and	w7, w7, #0x1
  40317c:	b.eq	40324c <ferror@plt+0x1eac>  // b.none
  403180:	orr	x13, x9, x13
  403184:	cbz	x13, 402bd8 <ferror@plt+0x1838>
  403188:	bfi	x4, x2, #61, #3
  40318c:	lsr	x5, x2, #3
  403190:	mov	x8, x4
  403194:	tbz	x2, #50, 4031b0 <ferror@plt+0x1e10>
  403198:	lsr	x0, x9, #3
  40319c:	tbnz	x9, #50, 4031b0 <ferror@plt+0x1e10>
  4031a0:	and	x8, x11, #0x1fffffffffffffff
  4031a4:	mov	w10, w6
  4031a8:	orr	x8, x8, x9, lsl #61
  4031ac:	mov	x5, x0
  4031b0:	mov	w0, w7
  4031b4:	extr	x5, x5, x8, #61
  4031b8:	bfi	x8, x5, #61, #3
  4031bc:	lsr	x5, x5, #3
  4031c0:	b	402bf4 <ferror@plt+0x1854>
  4031c4:	adds	x8, x8, x13
  4031c8:	mov	x1, x3
  4031cc:	adc	x2, x9, x2
  4031d0:	b	402a90 <ferror@plt+0x16f0>
  4031d4:	cmp	x3, x1
  4031d8:	b.ne	403058 <ferror@plt+0x1cb8>  // b.any
  4031dc:	orr	x0, x9, x13
  4031e0:	cbnz	x0, 403254 <ferror@plt+0x1eb4>
  4031e4:	cbz	x14, 402d48 <ferror@plt+0x19a8>
  4031e8:	b	402bd8 <ferror@plt+0x1838>
  4031ec:	cbnz	x16, 40310c <ferror@plt+0x1d6c>
  4031f0:	mov	x2, #0xffffffffffffffff    	// #-1
  4031f4:	mov	w10, #0x0                   	// #0
  4031f8:	mov	x8, x2
  4031fc:	mov	x1, #0x7ffe                	// #32766
  403200:	mov	w0, #0x14                  	// #20
  403204:	b	4028cc <ferror@plt+0x152c>
  403208:	mov	w10, w6
  40320c:	mov	x2, x9
  403210:	mov	x8, x13
  403214:	b	402bd8 <ferror@plt+0x1838>
  403218:	orr	x0, x9, x13
  40321c:	cbz	x0, 402d48 <ferror@plt+0x19a8>
  403220:	b	402b64 <ferror@plt+0x17c4>
  403224:	cmp	x3, x1
  403228:	b.eq	403128 <ferror@plt+0x1d88>  // b.none
  40322c:	mov	w7, #0x0                   	// #0
  403230:	b	402ee0 <ferror@plt+0x1b40>
  403234:	cbnz	x7, 403144 <ferror@plt+0x1da4>
  403238:	mov	w7, w0
  40323c:	b	402ee0 <ferror@plt+0x1b40>
  403240:	mov	w0, #0x14                  	// #20
  403244:	mov	x16, #0x0                   	// #0
  403248:	b	402b0c <ferror@plt+0x176c>
  40324c:	orr	x0, x9, x13
  403250:	cbz	x0, 402bd8 <ferror@plt+0x1838>
  403254:	tst	x9, #0x4000000000000
  403258:	csinc	w7, w7, wzr, ne  // ne = any
  40325c:	cbnz	x14, 403188 <ferror@plt+0x1de8>
  403260:	b	403058 <ferror@plt+0x1cb8>
  403264:	mov	x8, #0x0                   	// #0
  403268:	mov	w1, #0x7fff                	// #32767
  40326c:	mov	x5, #0x0                   	// #0
  403270:	b	4028e8 <ferror@plt+0x1548>
  403274:	nop
  403278:	stp	x29, x30, [sp, #-48]!
  40327c:	mov	x29, sp
  403280:	str	q0, [sp, #16]
  403284:	str	q1, [sp, #32]
  403288:	ldp	x2, x0, [sp, #16]
  40328c:	ldp	x5, x3, [sp, #32]
  403290:	mrs	x11, fpcr
  403294:	lsr	x1, x0, #63
  403298:	ubfx	x6, x0, #0, #48
  40329c:	and	w13, w1, #0xff
  4032a0:	mov	x9, x1
  4032a4:	ubfx	x7, x0, #48, #15
  4032a8:	cbz	w7, 4036c0 <ferror@plt+0x2320>
  4032ac:	mov	w1, #0x7fff                	// #32767
  4032b0:	cmp	w7, w1
  4032b4:	b.eq	403700 <ferror@plt+0x2360>  // b.none
  4032b8:	and	x7, x7, #0xffff
  4032bc:	extr	x6, x6, x2, #61
  4032c0:	mov	x15, #0xffffffffffffc001    	// #-16383
  4032c4:	orr	x4, x6, #0x8000000000000
  4032c8:	add	x7, x7, x15
  4032cc:	lsl	x2, x2, #3
  4032d0:	mov	x14, #0x2                   	// #2
  4032d4:	mov	x12, #0x1                   	// #1
  4032d8:	mov	x1, #0x3                   	// #3
  4032dc:	mov	x16, #0x0                   	// #0
  4032e0:	mov	x17, #0x0                   	// #0
  4032e4:	mov	w0, #0x0                   	// #0
  4032e8:	lsr	x8, x3, #63
  4032ec:	ubfx	x6, x3, #0, #48
  4032f0:	and	w15, w8, #0xff
  4032f4:	ubfx	x10, x3, #48, #15
  4032f8:	cbz	w10, 403678 <ferror@plt+0x22d8>
  4032fc:	mov	w12, #0x7fff                	// #32767
  403300:	cmp	w10, w12
  403304:	b.eq	403644 <ferror@plt+0x22a4>  // b.none
  403308:	and	x10, x10, #0xffff
  40330c:	extr	x6, x6, x5, #61
  403310:	mov	x14, #0xffffffffffffc001    	// #-16383
  403314:	add	x10, x10, x14
  403318:	orr	x6, x6, #0x8000000000000
  40331c:	sub	x7, x7, x10
  403320:	lsl	x5, x5, #3
  403324:	mov	x1, x16
  403328:	mov	x3, #0x0                   	// #0
  40332c:	eor	w10, w13, w15
  403330:	cmp	x1, #0x9
  403334:	and	x12, x10, #0xff
  403338:	mov	x14, x12
  40333c:	b.gt	403404 <ferror@plt+0x2064>
  403340:	cmp	x1, #0x7
  403344:	b.gt	4037bc <ferror@plt+0x241c>
  403348:	cmp	x1, #0x3
  40334c:	b.eq	403368 <ferror@plt+0x1fc8>  // b.none
  403350:	b.le	40342c <ferror@plt+0x208c>
  403354:	cmp	x1, #0x5
  403358:	b.eq	403414 <ferror@plt+0x2074>  // b.none
  40335c:	b.le	40345c <ferror@plt+0x20bc>
  403360:	cmp	x1, #0x6
  403364:	b.eq	4033d0 <ferror@plt+0x2030>  // b.none
  403368:	cmp	x3, #0x1
  40336c:	b.eq	4033cc <ferror@plt+0x202c>  // b.none
  403370:	cbz	x3, 403384 <ferror@plt+0x1fe4>
  403374:	cmp	x3, #0x2
  403378:	b.eq	4037b8 <ferror@plt+0x2418>  // b.none
  40337c:	cmp	x3, #0x3
  403380:	b.eq	4039b0 <ferror@plt+0x2610>  // b.none
  403384:	mov	x1, #0x3fff                	// #16383
  403388:	mov	w10, w15
  40338c:	mov	x14, x8
  403390:	add	x3, x7, x1
  403394:	cmp	x3, #0x0
  403398:	b.le	403888 <ferror@plt+0x24e8>
  40339c:	tst	x5, #0x7
  4033a0:	b.ne	4037e8 <ferror@plt+0x2448>  // b.any
  4033a4:	tbz	x6, #52, 4033b0 <ferror@plt+0x2010>
  4033a8:	and	x6, x6, #0xffefffffffffffff
  4033ac:	add	x3, x7, #0x4, lsl #12
  4033b0:	mov	x1, #0x7ffe                	// #32766
  4033b4:	cmp	x3, x1
  4033b8:	b.gt	40396c <ferror@plt+0x25cc>
  4033bc:	and	w1, w3, #0x7fff
  4033c0:	extr	x2, x6, x5, #3
  4033c4:	ubfx	x6, x6, #3, #48
  4033c8:	b	4033dc <ferror@plt+0x203c>
  4033cc:	mov	w10, w15
  4033d0:	mov	w1, #0x0                   	// #0
  4033d4:	mov	x6, #0x0                   	// #0
  4033d8:	mov	x2, #0x0                   	// #0
  4033dc:	mov	x5, #0x0                   	// #0
  4033e0:	orr	w1, w1, w10, lsl #15
  4033e4:	bfxil	x5, x6, #0, #48
  4033e8:	fmov	d0, x2
  4033ec:	bfi	x5, x1, #48, #16
  4033f0:	fmov	v0.d[1], x5
  4033f4:	cbnz	w0, 40344c <ferror@plt+0x20ac>
  4033f8:	ldp	x29, x30, [sp], #48
  4033fc:	ret
  403400:	mov	x3, #0x3                   	// #3
  403404:	cmp	x1, #0xb
  403408:	b.gt	40372c <ferror@plt+0x238c>
  40340c:	cmp	x1, #0xa
  403410:	b.ne	403368 <ferror@plt+0x1fc8>  // b.any
  403414:	mov	w10, #0x0                   	// #0
  403418:	mov	x6, #0xffffffffffff        	// #281474976710655
  40341c:	mov	x2, #0xffffffffffffffff    	// #-1
  403420:	mov	w0, #0x1                   	// #1
  403424:	mov	w1, #0x7fff                	// #32767
  403428:	b	4033dc <ferror@plt+0x203c>
  40342c:	cmp	x1, #0x1
  403430:	b.ne	403638 <ferror@plt+0x2298>  // b.any
  403434:	mov	x4, #0x0                   	// #0
  403438:	fmov	d0, x4
  40343c:	lsl	x12, x12, #63
  403440:	orr	w0, w0, #0x2
  403444:	orr	x5, x12, #0x7fff000000000000
  403448:	fmov	v0.d[1], x5
  40344c:	str	q0, [sp, #16]
  403450:	bl	405228 <ferror@plt+0x3e88>
  403454:	ldr	q0, [sp, #16]
  403458:	b	4033f8 <ferror@plt+0x2058>
  40345c:	cmp	x1, #0x4
  403460:	b.eq	4033d0 <ferror@plt+0x2030>  // b.none
  403464:	cmp	x4, x6
  403468:	b.ls	4037cc <ferror@plt+0x242c>  // b.plast
  40346c:	lsr	x3, x4, #1
  403470:	extr	x8, x4, x2, #1
  403474:	lsl	x2, x2, #63
  403478:	ubfx	x13, x6, #20, #32
  40347c:	extr	x9, x6, x5, #52
  403480:	lsl	x12, x5, #12
  403484:	and	x15, x9, #0xffffffff
  403488:	udiv	x5, x3, x13
  40348c:	msub	x3, x5, x13, x3
  403490:	mul	x1, x15, x5
  403494:	extr	x3, x3, x8, #32
  403498:	cmp	x1, x3
  40349c:	b.ls	4034b0 <ferror@plt+0x2110>  // b.plast
  4034a0:	adds	x3, x9, x3
  4034a4:	ccmp	x1, x3, #0x0, cc  // cc = lo, ul, last
  4034a8:	b.hi	403a88 <ferror@plt+0x26e8>  // b.pmore
  4034ac:	sub	x5, x5, #0x1
  4034b0:	sub	x3, x3, x1
  4034b4:	mov	x4, x8
  4034b8:	udiv	x1, x3, x13
  4034bc:	msub	x3, x1, x13, x3
  4034c0:	mul	x6, x15, x1
  4034c4:	bfi	x4, x3, #32, #32
  4034c8:	cmp	x6, x4
  4034cc:	b.ls	4034e0 <ferror@plt+0x2140>  // b.plast
  4034d0:	adds	x4, x9, x4
  4034d4:	ccmp	x6, x4, #0x0, cc  // cc = lo, ul, last
  4034d8:	b.hi	403a94 <ferror@plt+0x26f4>  // b.pmore
  4034dc:	sub	x1, x1, #0x1
  4034e0:	orr	x8, x1, x5, lsl #32
  4034e4:	and	x17, x12, #0xffffffff
  4034e8:	and	x1, x8, #0xffffffff
  4034ec:	lsr	x16, x12, #32
  4034f0:	lsr	x5, x8, #32
  4034f4:	sub	x4, x4, x6
  4034f8:	mov	x18, #0x100000000           	// #4294967296
  4034fc:	mul	x3, x1, x17
  403500:	mul	x30, x5, x17
  403504:	madd	x6, x16, x1, x30
  403508:	and	x1, x3, #0xffffffff
  40350c:	mul	x5, x5, x16
  403510:	add	x3, x6, x3, lsr #32
  403514:	add	x6, x5, x18
  403518:	cmp	x30, x3
  40351c:	csel	x5, x6, x5, hi  // hi = pmore
  403520:	add	x1, x1, x3, lsl #32
  403524:	add	x5, x5, x3, lsr #32
  403528:	cmp	x4, x5
  40352c:	b.cc	403854 <ferror@plt+0x24b4>  // b.lo, b.ul, b.last
  403530:	ccmp	x2, x1, #0x2, eq  // eq = none
  403534:	mov	x6, x8
  403538:	b.cc	403854 <ferror@plt+0x24b4>  // b.lo, b.ul, b.last
  40353c:	subs	x8, x2, x1
  403540:	mov	x3, #0x3fff                	// #16383
  403544:	cmp	x2, x1
  403548:	add	x3, x7, x3
  40354c:	sbc	x4, x4, x5
  403550:	cmp	x9, x4
  403554:	b.eq	403aa0 <ferror@plt+0x2700>  // b.none
  403558:	udiv	x5, x4, x13
  40355c:	msub	x4, x5, x13, x4
  403560:	mul	x2, x15, x5
  403564:	extr	x1, x4, x8, #32
  403568:	cmp	x2, x1
  40356c:	b.ls	403580 <ferror@plt+0x21e0>  // b.plast
  403570:	adds	x1, x9, x1
  403574:	ccmp	x2, x1, #0x0, cc  // cc = lo, ul, last
  403578:	b.hi	403b58 <ferror@plt+0x27b8>  // b.pmore
  40357c:	sub	x5, x5, #0x1
  403580:	sub	x1, x1, x2
  403584:	udiv	x2, x1, x13
  403588:	msub	x1, x2, x13, x1
  40358c:	mul	x15, x15, x2
  403590:	bfi	x8, x1, #32, #32
  403594:	mov	x1, x8
  403598:	cmp	x15, x8
  40359c:	b.ls	4035b0 <ferror@plt+0x2210>  // b.plast
  4035a0:	adds	x1, x9, x8
  4035a4:	ccmp	x15, x1, #0x0, cc  // cc = lo, ul, last
  4035a8:	b.hi	403b64 <ferror@plt+0x27c4>  // b.pmore
  4035ac:	sub	x2, x2, #0x1
  4035b0:	orr	x5, x2, x5, lsl #32
  4035b4:	sub	x1, x1, x15
  4035b8:	and	x4, x5, #0xffffffff
  4035bc:	mov	x13, #0x100000000           	// #4294967296
  4035c0:	lsr	x15, x5, #32
  4035c4:	mul	x2, x17, x4
  4035c8:	mul	x17, x15, x17
  4035cc:	madd	x4, x16, x4, x17
  4035d0:	and	x8, x2, #0xffffffff
  4035d4:	mul	x16, x16, x15
  4035d8:	add	x2, x4, x2, lsr #32
  4035dc:	add	x4, x16, x13
  4035e0:	cmp	x17, x2
  4035e4:	csel	x16, x4, x16, hi  // hi = pmore
  4035e8:	add	x4, x8, x2, lsl #32
  4035ec:	add	x16, x16, x2, lsr #32
  4035f0:	cmp	x1, x16
  4035f4:	b.cs	4039d8 <ferror@plt+0x2638>  // b.hs, b.nlast
  4035f8:	adds	x2, x9, x1
  4035fc:	sub	x8, x5, #0x1
  403600:	mov	x1, x2
  403604:	b.cs	403618 <ferror@plt+0x2278>  // b.hs, b.nlast
  403608:	cmp	x2, x16
  40360c:	b.cc	403ad8 <ferror@plt+0x2738>  // b.lo, b.ul, b.last
  403610:	ccmp	x12, x4, #0x2, eq  // eq = none
  403614:	b.cc	403ad8 <ferror@plt+0x2738>  // b.lo, b.ul, b.last
  403618:	cmp	x12, x4
  40361c:	mov	x5, x8
  403620:	cset	w2, ne  // ne = any
  403624:	cmp	w2, #0x0
  403628:	orr	x2, x5, #0x1
  40362c:	ccmp	x1, x16, #0x0, eq  // eq = none
  403630:	csel	x5, x2, x5, ne  // ne = any
  403634:	b	403394 <ferror@plt+0x1ff4>
  403638:	cmp	x1, #0x2
  40363c:	b.eq	4033d0 <ferror@plt+0x2030>  // b.none
  403640:	b	403464 <ferror@plt+0x20c4>
  403644:	mov	x10, #0xffffffffffff8001    	// #-32767
  403648:	orr	x3, x6, x5
  40364c:	add	x7, x7, x10
  403650:	cbz	x3, 4037a4 <ferror@plt+0x2404>
  403654:	eor	w10, w13, w15
  403658:	ands	x3, x6, #0x800000000000
  40365c:	and	x12, x10, #0xff
  403660:	csinc	w0, w0, wzr, ne  // ne = any
  403664:	mov	x14, x12
  403668:	cmp	x1, #0x9
  40366c:	b.gt	40381c <ferror@plt+0x247c>
  403670:	mov	x3, #0x3                   	// #3
  403674:	b	403340 <ferror@plt+0x1fa0>
  403678:	orr	x1, x6, x5
  40367c:	cbz	x1, 403790 <ferror@plt+0x23f0>
  403680:	cbz	x6, 403924 <ferror@plt+0x2584>
  403684:	clz	x1, x6
  403688:	sub	x3, x1, #0xf
  40368c:	add	w12, w3, #0x3
  403690:	mov	w10, #0x3d                  	// #61
  403694:	sub	w3, w10, w3
  403698:	lsl	x6, x6, x12
  40369c:	lsr	x3, x5, x3
  4036a0:	orr	x6, x3, x6
  4036a4:	lsl	x5, x5, x12
  4036a8:	add	x7, x1, x7
  4036ac:	mov	x12, #0x3fef                	// #16367
  4036b0:	mov	x1, x16
  4036b4:	add	x7, x7, x12
  4036b8:	mov	x3, #0x0                   	// #0
  4036bc:	b	40332c <ferror@plt+0x1f8c>
  4036c0:	orr	x4, x6, x2
  4036c4:	cbz	x4, 40376c <ferror@plt+0x23cc>
  4036c8:	cbz	x6, 403948 <ferror@plt+0x25a8>
  4036cc:	clz	x0, x6
  4036d0:	sub	x4, x0, #0xf
  4036d4:	add	w7, w4, #0x3
  4036d8:	mov	w1, #0x3d                  	// #61
  4036dc:	sub	w4, w1, w4
  4036e0:	lsl	x6, x6, x7
  4036e4:	lsr	x4, x2, x4
  4036e8:	orr	x4, x4, x6
  4036ec:	lsl	x2, x2, x7
  4036f0:	mov	x7, #0xffffffffffffc011    	// #-16367
  4036f4:	mov	x14, #0x2                   	// #2
  4036f8:	sub	x7, x7, x0
  4036fc:	b	4032d4 <ferror@plt+0x1f34>
  403700:	orr	x4, x6, x2
  403704:	cbnz	x4, 403744 <ferror@plt+0x23a4>
  403708:	mov	x2, #0x0                   	// #0
  40370c:	mov	x14, #0xa                   	// #10
  403710:	mov	x12, #0x9                   	// #9
  403714:	mov	x1, #0xb                   	// #11
  403718:	mov	x16, #0x8                   	// #8
  40371c:	mov	x7, #0x7fff                	// #32767
  403720:	mov	x17, #0x2                   	// #2
  403724:	mov	w0, #0x0                   	// #0
  403728:	b	4032e8 <ferror@plt+0x1f48>
  40372c:	mov	w15, w13
  403730:	mov	x6, x4
  403734:	mov	x5, x2
  403738:	mov	x8, x9
  40373c:	mov	x3, x17
  403740:	b	403368 <ferror@plt+0x1fc8>
  403744:	lsr	x0, x6, #47
  403748:	mov	x4, x6
  40374c:	eor	w0, w0, #0x1
  403750:	mov	x14, #0xe                   	// #14
  403754:	mov	x12, #0xd                   	// #13
  403758:	mov	x1, #0xf                   	// #15
  40375c:	mov	x16, #0xc                   	// #12
  403760:	mov	x7, #0x7fff                	// #32767
  403764:	mov	x17, #0x3                   	// #3
  403768:	b	4032e8 <ferror@plt+0x1f48>
  40376c:	mov	x2, #0x0                   	// #0
  403770:	mov	x14, #0x6                   	// #6
  403774:	mov	x12, #0x5                   	// #5
  403778:	mov	x1, #0x7                   	// #7
  40377c:	mov	x16, #0x4                   	// #4
  403780:	mov	x7, #0x0                   	// #0
  403784:	mov	x17, #0x1                   	// #1
  403788:	mov	w0, #0x0                   	// #0
  40378c:	b	4032e8 <ferror@plt+0x1f48>
  403790:	mov	x1, x12
  403794:	mov	x6, #0x0                   	// #0
  403798:	mov	x5, #0x0                   	// #0
  40379c:	mov	x3, #0x1                   	// #1
  4037a0:	b	40332c <ferror@plt+0x1f8c>
  4037a4:	mov	x1, x14
  4037a8:	mov	x6, #0x0                   	// #0
  4037ac:	mov	x5, #0x0                   	// #0
  4037b0:	mov	x3, #0x2                   	// #2
  4037b4:	b	40332c <ferror@plt+0x1f8c>
  4037b8:	mov	w10, w15
  4037bc:	mov	w1, #0x7fff                	// #32767
  4037c0:	mov	x6, #0x0                   	// #0
  4037c4:	mov	x2, #0x0                   	// #0
  4037c8:	b	4033dc <ferror@plt+0x203c>
  4037cc:	ccmp	x5, x2, #0x2, eq  // eq = none
  4037d0:	b.ls	40346c <ferror@plt+0x20cc>  // b.plast
  4037d4:	mov	x8, x2
  4037d8:	sub	x7, x7, #0x1
  4037dc:	mov	x3, x4
  4037e0:	mov	x2, #0x0                   	// #0
  4037e4:	b	403478 <ferror@plt+0x20d8>
  4037e8:	and	x1, x11, #0xc00000
  4037ec:	orr	w0, w0, #0x10
  4037f0:	cmp	x1, #0x400, lsl #12
  4037f4:	b.eq	403b24 <ferror@plt+0x2784>  // b.none
  4037f8:	cmp	x1, #0x800, lsl #12
  4037fc:	b.eq	403a54 <ferror@plt+0x26b4>  // b.none
  403800:	cbnz	x1, 4033a4 <ferror@plt+0x2004>
  403804:	and	x1, x5, #0xf
  403808:	cmp	x1, #0x4
  40380c:	b.eq	4033a4 <ferror@plt+0x2004>  // b.none
  403810:	adds	x5, x5, #0x4
  403814:	cinc	x6, x6, cs  // cs = hs, nlast
  403818:	b	4033a4 <ferror@plt+0x2004>
  40381c:	cmp	x1, #0xf
  403820:	b.ne	403400 <ferror@plt+0x2060>  // b.any
  403824:	tbz	x4, #47, 403840 <ferror@plt+0x24a0>
  403828:	cbnz	x3, 403840 <ferror@plt+0x24a0>
  40382c:	orr	x6, x6, #0x800000000000
  403830:	mov	w10, w15
  403834:	mov	x2, x5
  403838:	mov	w1, #0x7fff                	// #32767
  40383c:	b	4033dc <ferror@plt+0x203c>
  403840:	orr	x6, x4, #0x800000000000
  403844:	mov	w10, w13
  403848:	and	x6, x6, #0xffffffffffff
  40384c:	mov	w1, #0x7fff                	// #32767
  403850:	b	4033dc <ferror@plt+0x203c>
  403854:	adds	x3, x2, x12
  403858:	sub	x6, x8, #0x1
  40385c:	adc	x4, x4, x9
  403860:	cset	x18, cs  // cs = hs, nlast
  403864:	mov	x2, x3
  403868:	cmp	x9, x4
  40386c:	b.cs	4039c8 <ferror@plt+0x2628>  // b.hs, b.nlast
  403870:	cmp	x5, x4
  403874:	b.ls	4039f0 <ferror@plt+0x2650>  // b.plast
  403878:	adds	x2, x12, x3
  40387c:	sub	x6, x8, #0x2
  403880:	adc	x4, x4, x9
  403884:	b	40353c <ferror@plt+0x219c>
  403888:	mov	x1, #0x1                   	// #1
  40388c:	sub	x1, x1, x3
  403890:	cmp	x1, #0x74
  403894:	b.le	4038b0 <ferror@plt+0x2510>
  403898:	orr	x2, x5, x6
  40389c:	cbnz	x2, 403abc <ferror@plt+0x271c>
  4038a0:	orr	w0, w0, #0x8
  4038a4:	mov	w1, #0x0                   	// #0
  4038a8:	mov	x6, #0x0                   	// #0
  4038ac:	b	403994 <ferror@plt+0x25f4>
  4038b0:	cmp	x1, #0x3f
  4038b4:	b.le	4039fc <ferror@plt+0x265c>
  4038b8:	mov	w2, #0x80                  	// #128
  4038bc:	sub	w2, w2, w1
  4038c0:	cmp	x1, #0x40
  4038c4:	sub	w1, w1, #0x40
  4038c8:	lsl	x2, x6, x2
  4038cc:	orr	x2, x5, x2
  4038d0:	csel	x5, x2, x5, ne  // ne = any
  4038d4:	lsr	x6, x6, x1
  4038d8:	cmp	x5, #0x0
  4038dc:	cset	x2, ne  // ne = any
  4038e0:	orr	x2, x2, x6
  4038e4:	ands	x6, x2, #0x7
  4038e8:	b.eq	403a30 <ferror@plt+0x2690>  // b.none
  4038ec:	mov	x6, #0x0                   	// #0
  4038f0:	and	x11, x11, #0xc00000
  4038f4:	orr	w0, w0, #0x10
  4038f8:	cmp	x11, #0x400, lsl #12
  4038fc:	b.eq	403b70 <ferror@plt+0x27d0>  // b.none
  403900:	cmp	x11, #0x800, lsl #12
  403904:	b.eq	403b90 <ferror@plt+0x27f0>  // b.none
  403908:	cbz	x11, 403af8 <ferror@plt+0x2758>
  40390c:	tbnz	x6, #51, 403b10 <ferror@plt+0x2770>
  403910:	orr	w0, w0, #0x8
  403914:	extr	x2, x6, x2, #3
  403918:	mov	w1, #0x0                   	// #0
  40391c:	ubfx	x6, x6, #3, #48
  403920:	b	403994 <ferror@plt+0x25f4>
  403924:	clz	x1, x5
  403928:	add	x3, x1, #0x31
  40392c:	add	x1, x1, #0x40
  403930:	cmp	x3, #0x3c
  403934:	b.le	40368c <ferror@plt+0x22ec>
  403938:	sub	w6, w3, #0x3d
  40393c:	lsl	x6, x5, x6
  403940:	mov	x5, #0x0                   	// #0
  403944:	b	4036a8 <ferror@plt+0x2308>
  403948:	clz	x7, x2
  40394c:	add	x4, x7, #0x31
  403950:	add	x0, x7, #0x40
  403954:	cmp	x4, #0x3c
  403958:	b.le	4036d4 <ferror@plt+0x2334>
  40395c:	sub	w4, w4, #0x3d
  403960:	lsl	x4, x2, x4
  403964:	mov	x2, #0x0                   	// #0
  403968:	b	4036f0 <ferror@plt+0x2350>
  40396c:	and	x2, x11, #0xc00000
  403970:	cmp	x2, #0x400, lsl #12
  403974:	b.eq	403b3c <ferror@plt+0x279c>  // b.none
  403978:	cmp	x2, #0x800, lsl #12
  40397c:	b.eq	403a6c <ferror@plt+0x26cc>  // b.none
  403980:	cbz	x2, 403a48 <ferror@plt+0x26a8>
  403984:	mov	x6, #0xffffffffffff        	// #281474976710655
  403988:	mov	x2, #0xffffffffffffffff    	// #-1
  40398c:	mov	w3, #0x14                  	// #20
  403990:	orr	w0, w0, w3
  403994:	mov	x5, #0x0                   	// #0
  403998:	orr	w1, w1, w10, lsl #15
  40399c:	bfxil	x5, x6, #0, #48
  4039a0:	fmov	d0, x2
  4039a4:	bfi	x5, x1, #48, #16
  4039a8:	fmov	v0.d[1], x5
  4039ac:	b	40344c <ferror@plt+0x20ac>
  4039b0:	orr	x6, x6, #0x800000000000
  4039b4:	mov	w10, w15
  4039b8:	and	x6, x6, #0xffffffffffff
  4039bc:	mov	x2, x5
  4039c0:	mov	w1, #0x7fff                	// #32767
  4039c4:	b	4033dc <ferror@plt+0x203c>
  4039c8:	cmp	x18, #0x0
  4039cc:	ccmp	x9, x4, #0x0, eq  // eq = none
  4039d0:	b.ne	40353c <ferror@plt+0x219c>  // b.any
  4039d4:	b	403870 <ferror@plt+0x24d0>
  4039d8:	cmp	x4, #0x0
  4039dc:	cset	w2, ne  // ne = any
  4039e0:	cmp	w2, #0x0
  4039e4:	ccmp	x1, x16, #0x0, ne  // ne = any
  4039e8:	b.ne	403624 <ferror@plt+0x2284>  // b.any
  4039ec:	b	4035f8 <ferror@plt+0x2258>
  4039f0:	ccmp	x1, x3, #0x0, eq  // eq = none
  4039f4:	b.ls	40353c <ferror@plt+0x219c>  // b.plast
  4039f8:	b	403878 <ferror@plt+0x24d8>
  4039fc:	mov	w2, #0x40                  	// #64
  403a00:	sub	w2, w2, w1
  403a04:	lsr	x4, x5, x1
  403a08:	lsl	x5, x5, x2
  403a0c:	cmp	x5, #0x0
  403a10:	cset	x3, ne  // ne = any
  403a14:	lsl	x2, x6, x2
  403a18:	orr	x2, x2, x4
  403a1c:	lsr	x6, x6, x1
  403a20:	orr	x2, x2, x3
  403a24:	tst	x2, #0x7
  403a28:	b.ne	4038f0 <ferror@plt+0x2550>  // b.any
  403a2c:	tbnz	x6, #51, 403b9c <ferror@plt+0x27fc>
  403a30:	mov	w1, #0x0                   	// #0
  403a34:	extr	x2, x6, x2, #3
  403a38:	ubfx	x6, x6, #3, #48
  403a3c:	tbz	w11, #11, 4033dc <ferror@plt+0x203c>
  403a40:	orr	w0, w0, #0x8
  403a44:	b	403994 <ferror@plt+0x25f4>
  403a48:	mov	w1, #0x7fff                	// #32767
  403a4c:	mov	x6, #0x0                   	// #0
  403a50:	b	40398c <ferror@plt+0x25ec>
  403a54:	mov	w10, #0x0                   	// #0
  403a58:	cbz	x14, 4033a4 <ferror@plt+0x2004>
  403a5c:	adds	x5, x5, #0x8
  403a60:	mov	w10, #0x1                   	// #1
  403a64:	cinc	x6, x6, cs  // cs = hs, nlast
  403a68:	b	4033a4 <ferror@plt+0x2004>
  403a6c:	cmp	x14, #0x0
  403a70:	mov	w2, #0x7fff                	// #32767
  403a74:	mov	x6, #0xffffffffffff        	// #281474976710655
  403a78:	csel	w1, w1, w2, eq  // eq = none
  403a7c:	csel	x6, x6, xzr, eq  // eq = none
  403a80:	csetm	x2, eq  // eq = none
  403a84:	b	40398c <ferror@plt+0x25ec>
  403a88:	sub	x5, x5, #0x2
  403a8c:	add	x3, x3, x9
  403a90:	b	4034b0 <ferror@plt+0x2110>
  403a94:	sub	x1, x1, #0x2
  403a98:	add	x4, x4, x9
  403a9c:	b	4034e0 <ferror@plt+0x2140>
  403aa0:	cmp	x3, #0x0
  403aa4:	mov	x5, #0xffffffffffffffff    	// #-1
  403aa8:	b.gt	4037e8 <ferror@plt+0x2448>
  403aac:	mov	x1, #0x1                   	// #1
  403ab0:	sub	x1, x1, x3
  403ab4:	cmp	x1, #0x74
  403ab8:	b.le	4038b0 <ferror@plt+0x2510>
  403abc:	and	x11, x11, #0xc00000
  403ac0:	orr	w0, w0, #0x10
  403ac4:	cmp	x11, #0x400, lsl #12
  403ac8:	b.eq	403b84 <ferror@plt+0x27e4>  // b.none
  403acc:	cmp	x11, #0x800, lsl #12
  403ad0:	csel	x2, x14, xzr, eq  // eq = none
  403ad4:	b	4038a0 <ferror@plt+0x2500>
  403ad8:	lsl	x8, x12, #1
  403adc:	sub	x5, x5, #0x2
  403ae0:	cmp	x12, x8
  403ae4:	cinc	x1, x9, hi  // hi = pmore
  403ae8:	cmp	x4, x8
  403aec:	add	x1, x2, x1
  403af0:	cset	w2, ne  // ne = any
  403af4:	b	403624 <ferror@plt+0x2284>
  403af8:	and	x1, x2, #0xf
  403afc:	cmp	x1, #0x4
  403b00:	b.eq	403b0c <ferror@plt+0x276c>  // b.none
  403b04:	adds	x2, x2, #0x4
  403b08:	cinc	x6, x6, cs  // cs = hs, nlast
  403b0c:	tbz	x6, #51, 403910 <ferror@plt+0x2570>
  403b10:	orr	w0, w0, #0x8
  403b14:	mov	w1, #0x1                   	// #1
  403b18:	mov	x6, #0x0                   	// #0
  403b1c:	mov	x2, #0x0                   	// #0
  403b20:	b	403994 <ferror@plt+0x25f4>
  403b24:	mov	w10, #0x1                   	// #1
  403b28:	cbnz	x14, 4033a4 <ferror@plt+0x2004>
  403b2c:	adds	x5, x5, #0x8
  403b30:	mov	w10, #0x0                   	// #0
  403b34:	cinc	x6, x6, cs  // cs = hs, nlast
  403b38:	b	4033a4 <ferror@plt+0x2004>
  403b3c:	cmp	x14, #0x0
  403b40:	mov	w2, #0x7fff                	// #32767
  403b44:	mov	x6, #0xffffffffffff        	// #281474976710655
  403b48:	csel	w1, w1, w2, ne  // ne = any
  403b4c:	csel	x6, x6, xzr, ne  // ne = any
  403b50:	csetm	x2, ne  // ne = any
  403b54:	b	40398c <ferror@plt+0x25ec>
  403b58:	sub	x5, x5, #0x2
  403b5c:	add	x1, x1, x9
  403b60:	b	403580 <ferror@plt+0x21e0>
  403b64:	sub	x2, x2, #0x2
  403b68:	add	x1, x1, x9
  403b6c:	b	4035b0 <ferror@plt+0x2210>
  403b70:	cbnz	x14, 403b0c <ferror@plt+0x276c>
  403b74:	adds	x2, x2, #0x8
  403b78:	cinc	x6, x6, cs  // cs = hs, nlast
  403b7c:	tbnz	x6, #51, 403b10 <ferror@plt+0x2770>
  403b80:	b	403910 <ferror@plt+0x2570>
  403b84:	mov	x2, #0x1                   	// #1
  403b88:	sub	x2, x2, x14
  403b8c:	b	4038a0 <ferror@plt+0x2500>
  403b90:	cbnz	x14, 403b74 <ferror@plt+0x27d4>
  403b94:	tbnz	x6, #51, 403b10 <ferror@plt+0x2770>
  403b98:	b	403910 <ferror@plt+0x2570>
  403b9c:	orr	w0, w0, #0x10
  403ba0:	b	403b10 <ferror@plt+0x2770>
  403ba4:	nop
  403ba8:	stp	x29, x30, [sp, #-80]!
  403bac:	mov	x29, sp
  403bb0:	str	q0, [sp, #48]
  403bb4:	str	q1, [sp, #64]
  403bb8:	ldp	x1, x0, [sp, #48]
  403bbc:	ldp	x3, x2, [sp, #64]
  403bc0:	mrs	x12, fpcr
  403bc4:	lsr	x4, x0, #63
  403bc8:	ubfx	x8, x0, #0, #48
  403bcc:	and	w16, w4, #0xff
  403bd0:	mov	x14, x4
  403bd4:	ubfx	x10, x0, #48, #15
  403bd8:	cbz	w10, 403f5c <ferror@plt+0x2bbc>
  403bdc:	mov	w4, #0x7fff                	// #32767
  403be0:	cmp	w10, w4
  403be4:	b.eq	403f9c <ferror@plt+0x2bfc>  // b.none
  403be8:	and	x10, x10, #0xffff
  403bec:	extr	x4, x8, x1, #61
  403bf0:	mov	x5, #0xffffffffffffc001    	// #-16383
  403bf4:	orr	x8, x4, #0x8000000000000
  403bf8:	add	x10, x10, x5
  403bfc:	lsl	x7, x1, #3
  403c00:	mov	x11, #0x2                   	// #2
  403c04:	mov	x9, #0x1                   	// #1
  403c08:	mov	x6, #0x3                   	// #3
  403c0c:	mov	x1, #0x0                   	// #0
  403c10:	mov	x17, #0x0                   	// #0
  403c14:	mov	w0, #0x0                   	// #0
  403c18:	lsr	x5, x2, #63
  403c1c:	ubfx	x4, x2, #0, #48
  403c20:	and	w15, w5, #0xff
  403c24:	mov	x13, x5
  403c28:	ubfx	x5, x2, #48, #15
  403c2c:	cbz	w5, 403fe0 <ferror@plt+0x2c40>
  403c30:	mov	w9, #0x7fff                	// #32767
  403c34:	cmp	w5, w9
  403c38:	b.eq	403cc8 <ferror@plt+0x2928>  // b.none
  403c3c:	and	x5, x5, #0xffff
  403c40:	extr	x2, x4, x3, #61
  403c44:	mov	x4, #0xffffffffffffc001    	// #-16383
  403c48:	add	x5, x5, x4
  403c4c:	add	x10, x10, x5
  403c50:	orr	x4, x2, #0x8000000000000
  403c54:	lsl	x5, x3, #3
  403c58:	mov	x6, #0x0                   	// #0
  403c5c:	eor	w3, w16, w15
  403c60:	cmp	x1, #0xa
  403c64:	and	w11, w3, #0xff
  403c68:	and	x9, x3, #0xff
  403c6c:	add	x18, x10, #0x1
  403c70:	b.gt	403f48 <ferror@plt+0x2ba8>
  403c74:	cmp	x1, #0x2
  403c78:	b.gt	403d08 <ferror@plt+0x2968>
  403c7c:	sub	x1, x1, #0x1
  403c80:	cmp	x1, #0x1
  403c84:	b.hi	403d68 <ferror@plt+0x29c8>  // b.pmore
  403c88:	cmp	x6, #0x2
  403c8c:	b.eq	404024 <ferror@plt+0x2c84>  // b.none
  403c90:	cmp	x6, #0x1
  403c94:	b.ne	403ec8 <ferror@plt+0x2b28>  // b.any
  403c98:	mov	w1, #0x0                   	// #0
  403c9c:	mov	x4, #0x0                   	// #0
  403ca0:	mov	x7, #0x0                   	// #0
  403ca4:	mov	x3, #0x0                   	// #0
  403ca8:	orr	w1, w1, w11, lsl #15
  403cac:	bfxil	x3, x4, #0, #48
  403cb0:	fmov	d0, x7
  403cb4:	bfi	x3, x1, #48, #16
  403cb8:	fmov	v0.d[1], x3
  403cbc:	cbnz	w0, 4041d0 <ferror@plt+0x2e30>
  403cc0:	ldp	x29, x30, [sp], #80
  403cc4:	ret
  403cc8:	mov	x2, #0x7fff                	// #32767
  403ccc:	orr	x5, x4, x3
  403cd0:	add	x2, x10, x2
  403cd4:	cbz	x5, 404034 <ferror@plt+0x2c94>
  403cd8:	ands	x1, x4, #0x800000000000
  403cdc:	eor	w9, w16, w15
  403ce0:	csinc	w0, w0, wzr, ne  // ne = any
  403ce4:	and	w11, w9, #0xff
  403ce8:	add	x18, x10, #0x8, lsl #12
  403cec:	cmp	x6, #0xa
  403cf0:	and	x9, x9, #0xff
  403cf4:	b.gt	40412c <ferror@plt+0x2d8c>
  403cf8:	mov	x10, x2
  403cfc:	mov	x5, x3
  403d00:	mov	x1, x6
  403d04:	mov	x6, #0x3                   	// #3
  403d08:	mov	x2, #0x1                   	// #1
  403d0c:	mov	x3, #0x530                 	// #1328
  403d10:	lsl	x1, x2, x1
  403d14:	tst	x1, x3
  403d18:	b.ne	403f3c <ferror@plt+0x2b9c>  // b.any
  403d1c:	mov	x3, #0x240                 	// #576
  403d20:	tst	x1, x3
  403d24:	b.ne	403f24 <ferror@plt+0x2b84>  // b.any
  403d28:	mov	x2, #0x88                  	// #136
  403d2c:	tst	x1, x2
  403d30:	b.eq	403d68 <ferror@plt+0x29c8>  // b.none
  403d34:	mov	x8, x4
  403d38:	mov	x7, x5
  403d3c:	mov	x17, x6
  403d40:	cmp	x17, #0x2
  403d44:	b.eq	40437c <ferror@plt+0x2fdc>  // b.none
  403d48:	mov	x6, x17
  403d4c:	mov	w11, w15
  403d50:	cmp	x17, #0x3
  403d54:	mov	x4, x8
  403d58:	mov	x5, x7
  403d5c:	mov	x9, x13
  403d60:	b.ne	403c90 <ferror@plt+0x28f0>  // b.any
  403d64:	b	404174 <ferror@plt+0x2dd4>
  403d68:	lsr	x13, x7, #32
  403d6c:	and	x6, x5, #0xffffffff
  403d70:	and	x17, x4, #0xffffffff
  403d74:	and	x7, x7, #0xffffffff
  403d78:	stp	x21, x22, [sp, #32]
  403d7c:	lsr	x22, x5, #32
  403d80:	lsr	x2, x4, #32
  403d84:	stp	x19, x20, [sp, #16]
  403d88:	mul	x19, x13, x6
  403d8c:	lsr	x4, x8, #32
  403d90:	mul	x1, x13, x17
  403d94:	and	x3, x8, #0xffffffff
  403d98:	madd	x5, x22, x7, x19
  403d9c:	mov	x14, #0x100000000           	// #4294967296
  403da0:	mul	x15, x6, x7
  403da4:	mul	x16, x7, x17
  403da8:	madd	x7, x2, x7, x1
  403dac:	and	x30, x15, #0xffffffff
  403db0:	mul	x21, x4, x6
  403db4:	add	x15, x5, x15, lsr #32
  403db8:	mul	x20, x4, x17
  403dbc:	cmp	x19, x15
  403dc0:	mul	x5, x13, x22
  403dc4:	add	x30, x30, x15, lsl #32
  403dc8:	mul	x19, x13, x2
  403dcc:	add	x13, x7, x16, lsr #32
  403dd0:	mul	x6, x6, x3
  403dd4:	add	x8, x5, x14
  403dd8:	mul	x17, x3, x17
  403ddc:	csel	x5, x8, x5, hi  // hi = pmore
  403de0:	madd	x7, x22, x3, x21
  403de4:	cmp	x1, x13
  403de8:	madd	x3, x2, x3, x20
  403dec:	and	x16, x16, #0xffffffff
  403df0:	mul	x8, x22, x4
  403df4:	add	x16, x16, x13, lsl #32
  403df8:	add	x7, x7, x6, lsr #32
  403dfc:	mul	x2, x2, x4
  403e00:	add	x3, x3, x17, lsr #32
  403e04:	add	x4, x19, x14
  403e08:	csel	x19, x4, x19, hi  // hi = pmore
  403e0c:	and	x1, x17, #0xffffffff
  403e10:	cmp	x21, x7
  403e14:	add	x4, x8, x14
  403e18:	csel	x8, x4, x8, hi  // hi = pmore
  403e1c:	add	x1, x1, x3, lsl #32
  403e20:	cmp	x20, x3
  403e24:	add	x15, x16, x15, lsr #32
  403e28:	add	x13, x19, x13, lsr #32
  403e2c:	add	x14, x2, x14
  403e30:	add	x15, x5, x15
  403e34:	csel	x2, x14, x2, hi  // hi = pmore
  403e38:	adds	x1, x1, x13
  403e3c:	and	x6, x6, #0xffffffff
  403e40:	cset	x5, cs  // cs = hs, nlast
  403e44:	cmp	x15, x16
  403e48:	cset	x4, cc  // cc = lo, ul, last
  403e4c:	add	x6, x6, x7, lsl #32
  403e50:	adds	x1, x1, x4
  403e54:	lsr	x3, x3, #32
  403e58:	cset	x4, cs  // cs = hs, nlast
  403e5c:	cmp	x5, #0x0
  403e60:	ccmp	x4, #0x0, #0x0, eq  // eq = none
  403e64:	add	x7, x8, x7, lsr #32
  403e68:	cinc	x3, x3, ne  // ne = any
  403e6c:	adds	x5, x15, x6
  403e70:	cset	x4, cs  // cs = hs, nlast
  403e74:	adds	x1, x1, x7
  403e78:	cset	x6, cs  // cs = hs, nlast
  403e7c:	adds	x1, x1, x4
  403e80:	cset	x4, cs  // cs = hs, nlast
  403e84:	cmp	x6, #0x0
  403e88:	ccmp	x4, #0x0, #0x0, eq  // eq = none
  403e8c:	orr	x30, x30, x5, lsl #13
  403e90:	cinc	x2, x2, ne  // ne = any
  403e94:	cmp	x30, #0x0
  403e98:	add	x2, x2, x3
  403e9c:	cset	x3, ne  // ne = any
  403ea0:	orr	x5, x3, x5, lsr #51
  403ea4:	orr	x5, x5, x1, lsl #13
  403ea8:	extr	x4, x2, x1, #51
  403eac:	tbz	x2, #39, 404258 <ferror@plt+0x2eb8>
  403eb0:	ldp	x19, x20, [sp, #16]
  403eb4:	and	x1, x5, #0x1
  403eb8:	ldp	x21, x22, [sp, #32]
  403ebc:	orr	x5, x1, x5, lsr #1
  403ec0:	orr	x5, x5, x4, lsl #63
  403ec4:	lsr	x4, x4, #1
  403ec8:	mov	x1, #0x3fff                	// #16383
  403ecc:	add	x2, x18, x1
  403ed0:	cmp	x2, #0x0
  403ed4:	b.le	4040a8 <ferror@plt+0x2d08>
  403ed8:	tst	x5, #0x7
  403edc:	b.eq	403efc <ferror@plt+0x2b5c>  // b.none
  403ee0:	and	x1, x12, #0xc00000
  403ee4:	orr	w0, w0, #0x10
  403ee8:	cmp	x1, #0x400, lsl #12
  403eec:	b.eq	404330 <ferror@plt+0x2f90>  // b.none
  403ef0:	cmp	x1, #0x800, lsl #12
  403ef4:	b.eq	4042c0 <ferror@plt+0x2f20>  // b.none
  403ef8:	cbz	x1, 4042ec <ferror@plt+0x2f4c>
  403efc:	tbz	x4, #52, 403f08 <ferror@plt+0x2b68>
  403f00:	and	x4, x4, #0xffefffffffffffff
  403f04:	add	x2, x18, #0x4, lsl #12
  403f08:	mov	x1, #0x7ffe                	// #32766
  403f0c:	cmp	x2, x1
  403f10:	b.gt	40422c <ferror@plt+0x2e8c>
  403f14:	and	w1, w2, #0x7fff
  403f18:	extr	x7, x4, x5, #3
  403f1c:	ubfx	x4, x4, #3, #48
  403f20:	b	403ca4 <ferror@plt+0x2904>
  403f24:	mov	w0, w2
  403f28:	mov	w11, #0x0                   	// #0
  403f2c:	mov	x4, #0xffffffffffff        	// #281474976710655
  403f30:	mov	x7, #0xffffffffffffffff    	// #-1
  403f34:	mov	w1, #0x7fff                	// #32767
  403f38:	b	403ca4 <ferror@plt+0x2904>
  403f3c:	mov	w15, w11
  403f40:	mov	x13, x9
  403f44:	b	403d40 <ferror@plt+0x29a0>
  403f48:	cmp	x1, #0xb
  403f4c:	b.eq	403d34 <ferror@plt+0x2994>  // b.none
  403f50:	mov	w15, w16
  403f54:	mov	x13, x14
  403f58:	b	403d40 <ferror@plt+0x29a0>
  403f5c:	orr	x7, x8, x1
  403f60:	cbz	x7, 404084 <ferror@plt+0x2ce4>
  403f64:	cbz	x8, 4041e4 <ferror@plt+0x2e44>
  403f68:	clz	x0, x8
  403f6c:	sub	x4, x0, #0xf
  403f70:	add	w7, w4, #0x3
  403f74:	mov	w5, #0x3d                  	// #61
  403f78:	sub	w5, w5, w4
  403f7c:	lsl	x4, x8, x7
  403f80:	lsr	x5, x1, x5
  403f84:	orr	x8, x5, x4
  403f88:	lsl	x7, x1, x7
  403f8c:	mov	x10, #0xffffffffffffc011    	// #-16367
  403f90:	mov	x11, #0x2                   	// #2
  403f94:	sub	x10, x10, x0
  403f98:	b	403c04 <ferror@plt+0x2864>
  403f9c:	orr	x7, x8, x1
  403fa0:	cbnz	x7, 404058 <ferror@plt+0x2cb8>
  403fa4:	lsr	x5, x2, #63
  403fa8:	ubfx	x4, x2, #0, #48
  403fac:	and	w15, w5, #0xff
  403fb0:	mov	x13, x5
  403fb4:	mov	x8, #0x0                   	// #0
  403fb8:	ubfx	x5, x2, #48, #15
  403fbc:	mov	x11, #0xa                   	// #10
  403fc0:	mov	x9, #0x9                   	// #9
  403fc4:	mov	x6, #0xb                   	// #11
  403fc8:	mov	x1, #0x8                   	// #8
  403fcc:	mov	x10, #0x7fff                	// #32767
  403fd0:	mov	x17, #0x2                   	// #2
  403fd4:	mov	w0, #0x0                   	// #0
  403fd8:	cbnz	w5, 403c30 <ferror@plt+0x2890>
  403fdc:	nop
  403fe0:	orr	x5, x4, x3
  403fe4:	cbz	x5, 404048 <ferror@plt+0x2ca8>
  403fe8:	cbz	x4, 404208 <ferror@plt+0x2e68>
  403fec:	clz	x6, x4
  403ff0:	sub	x2, x6, #0xf
  403ff4:	add	w5, w2, #0x3
  403ff8:	mov	w9, #0x3d                  	// #61
  403ffc:	sub	w9, w9, w2
  404000:	lsl	x2, x4, x5
  404004:	lsr	x9, x3, x9
  404008:	orr	x4, x9, x2
  40400c:	lsl	x5, x3, x5
  404010:	sub	x10, x10, x6
  404014:	mov	x3, #0xffffffffffffc011    	// #-16367
  404018:	mov	x6, #0x0                   	// #0
  40401c:	add	x10, x10, x3
  404020:	b	403c5c <ferror@plt+0x28bc>
  404024:	mov	w1, #0x7fff                	// #32767
  404028:	mov	x4, #0x0                   	// #0
  40402c:	mov	x7, #0x0                   	// #0
  404030:	b	403ca4 <ferror@plt+0x2904>
  404034:	mov	x1, x11
  404038:	mov	x10, x2
  40403c:	mov	x4, #0x0                   	// #0
  404040:	mov	x6, #0x2                   	// #2
  404044:	b	403c5c <ferror@plt+0x28bc>
  404048:	mov	x1, x9
  40404c:	mov	x4, #0x0                   	// #0
  404050:	mov	x6, #0x1                   	// #1
  404054:	b	403c5c <ferror@plt+0x28bc>
  404058:	lsr	x0, x8, #47
  40405c:	mov	x7, x1
  404060:	eor	x0, x0, #0x1
  404064:	mov	x11, #0xe                   	// #14
  404068:	and	w0, w0, #0x1
  40406c:	mov	x9, #0xd                   	// #13
  404070:	mov	x6, #0xf                   	// #15
  404074:	mov	x1, #0xc                   	// #12
  404078:	mov	x10, #0x7fff                	// #32767
  40407c:	mov	x17, #0x3                   	// #3
  404080:	b	403c18 <ferror@plt+0x2878>
  404084:	mov	x8, #0x0                   	// #0
  404088:	mov	x11, #0x6                   	// #6
  40408c:	mov	x9, #0x5                   	// #5
  404090:	mov	x6, #0x7                   	// #7
  404094:	mov	x1, #0x4                   	// #4
  404098:	mov	x10, #0x0                   	// #0
  40409c:	mov	x17, #0x1                   	// #1
  4040a0:	mov	w0, #0x0                   	// #0
  4040a4:	b	403c18 <ferror@plt+0x2878>
  4040a8:	mov	x1, #0x1                   	// #1
  4040ac:	sub	x2, x1, x2
  4040b0:	cmp	x2, #0x74
  4040b4:	b.gt	404188 <ferror@plt+0x2de8>
  4040b8:	cmp	x2, #0x3f
  4040bc:	b.le	404268 <ferror@plt+0x2ec8>
  4040c0:	mov	w1, #0x80                  	// #128
  4040c4:	sub	w1, w1, w2
  4040c8:	cmp	x2, #0x40
  4040cc:	sub	w2, w2, #0x40
  4040d0:	lsl	x1, x4, x1
  4040d4:	orr	x1, x5, x1
  4040d8:	csel	x5, x1, x5, ne  // ne = any
  4040dc:	lsr	x2, x4, x2
  4040e0:	cmp	x5, #0x0
  4040e4:	cset	x7, ne  // ne = any
  4040e8:	orr	x7, x7, x2
  4040ec:	ands	x4, x7, #0x7
  4040f0:	b.eq	40429c <ferror@plt+0x2efc>  // b.none
  4040f4:	mov	x4, #0x0                   	// #0
  4040f8:	and	x12, x12, #0xc00000
  4040fc:	orr	w0, w0, #0x10
  404100:	cmp	x12, #0x400, lsl #12
  404104:	b.eq	404368 <ferror@plt+0x2fc8>  // b.none
  404108:	cmp	x12, #0x800, lsl #12
  40410c:	b.eq	404354 <ferror@plt+0x2fb4>  // b.none
  404110:	cbz	x12, 404304 <ferror@plt+0x2f64>
  404114:	tbnz	x4, #51, 40431c <ferror@plt+0x2f7c>
  404118:	orr	w0, w0, #0x8
  40411c:	extr	x7, x4, x7, #3
  404120:	mov	w1, #0x0                   	// #0
  404124:	ubfx	x4, x4, #3, #48
  404128:	b	4041b8 <ferror@plt+0x2e18>
  40412c:	cmp	x6, #0xf
  404130:	b.ne	404164 <ferror@plt+0x2dc4>  // b.any
  404134:	tbz	x8, #47, 404150 <ferror@plt+0x2db0>
  404138:	cbnz	x1, 404150 <ferror@plt+0x2db0>
  40413c:	orr	x4, x4, #0x800000000000
  404140:	mov	w11, w15
  404144:	mov	x7, x3
  404148:	mov	w1, #0x7fff                	// #32767
  40414c:	b	403ca4 <ferror@plt+0x2904>
  404150:	orr	x4, x8, #0x800000000000
  404154:	mov	w11, w16
  404158:	and	x4, x4, #0xffffffffffff
  40415c:	mov	w1, #0x7fff                	// #32767
  404160:	b	403ca4 <ferror@plt+0x2904>
  404164:	cmp	x6, #0xb
  404168:	b.ne	403f50 <ferror@plt+0x2bb0>  // b.any
  40416c:	mov	w11, w15
  404170:	mov	x5, x3
  404174:	orr	x4, x4, #0x800000000000
  404178:	mov	x7, x5
  40417c:	and	x4, x4, #0xffffffffffff
  404180:	mov	w1, #0x7fff                	// #32767
  404184:	b	403ca4 <ferror@plt+0x2904>
  404188:	orr	x7, x5, x4
  40418c:	cbz	x7, 4041ac <ferror@plt+0x2e0c>
  404190:	and	x12, x12, #0xc00000
  404194:	orr	w0, w0, #0x10
  404198:	cmp	x12, #0x400, lsl #12
  40419c:	sub	x7, x1, x9
  4041a0:	b.eq	4041ac <ferror@plt+0x2e0c>  // b.none
  4041a4:	cmp	x12, #0x800, lsl #12
  4041a8:	csel	x7, x9, xzr, eq  // eq = none
  4041ac:	orr	w0, w0, #0x8
  4041b0:	mov	w1, #0x0                   	// #0
  4041b4:	mov	x4, #0x0                   	// #0
  4041b8:	mov	x3, #0x0                   	// #0
  4041bc:	fmov	d0, x7
  4041c0:	bfxil	x3, x4, #0, #48
  4041c4:	bfi	x3, x1, #48, #15
  4041c8:	bfi	x3, x11, #63, #1
  4041cc:	fmov	v0.d[1], x3
  4041d0:	str	q0, [sp, #48]
  4041d4:	bl	405228 <ferror@plt+0x3e88>
  4041d8:	ldr	q0, [sp, #48]
  4041dc:	ldp	x29, x30, [sp], #80
  4041e0:	ret
  4041e4:	clz	x10, x1
  4041e8:	add	x4, x10, #0x31
  4041ec:	add	x0, x10, #0x40
  4041f0:	cmp	x4, #0x3c
  4041f4:	b.le	403f70 <ferror@plt+0x2bd0>
  4041f8:	sub	w4, w4, #0x3d
  4041fc:	mov	x7, #0x0                   	// #0
  404200:	lsl	x8, x1, x4
  404204:	b	403f8c <ferror@plt+0x2bec>
  404208:	clz	x6, x3
  40420c:	add	x2, x6, #0x31
  404210:	add	x6, x6, #0x40
  404214:	cmp	x2, #0x3c
  404218:	b.le	403ff4 <ferror@plt+0x2c54>
  40421c:	sub	w2, w2, #0x3d
  404220:	mov	x5, #0x0                   	// #0
  404224:	lsl	x4, x3, x2
  404228:	b	404010 <ferror@plt+0x2c70>
  40422c:	and	x7, x12, #0xc00000
  404230:	cmp	x7, #0x400, lsl #12
  404234:	b.eq	404338 <ferror@plt+0x2f98>  // b.none
  404238:	cmp	x7, #0x800, lsl #12
  40423c:	b.eq	4042d0 <ferror@plt+0x2f30>  // b.none
  404240:	cbz	x7, 4042b4 <ferror@plt+0x2f14>
  404244:	mov	x4, #0xffffffffffff        	// #281474976710655
  404248:	mov	x7, #0xffffffffffffffff    	// #-1
  40424c:	mov	w2, #0x14                  	// #20
  404250:	orr	w0, w0, w2
  404254:	b	4041b8 <ferror@plt+0x2e18>
  404258:	mov	x18, x10
  40425c:	ldp	x19, x20, [sp, #16]
  404260:	ldp	x21, x22, [sp, #32]
  404264:	b	403ec8 <ferror@plt+0x2b28>
  404268:	mov	w1, #0x40                  	// #64
  40426c:	sub	w1, w1, w2
  404270:	lsr	x3, x5, x2
  404274:	lsl	x5, x5, x1
  404278:	cmp	x5, #0x0
  40427c:	lsl	x7, x4, x1
  404280:	cset	x1, ne  // ne = any
  404284:	orr	x7, x7, x3
  404288:	lsr	x4, x4, x2
  40428c:	orr	x7, x7, x1
  404290:	tst	x7, #0x7
  404294:	b.ne	4040f8 <ferror@plt+0x2d58>  // b.any
  404298:	tbnz	x4, #51, 404374 <ferror@plt+0x2fd4>
  40429c:	mov	w1, #0x0                   	// #0
  4042a0:	extr	x7, x4, x7, #3
  4042a4:	ubfx	x4, x4, #3, #48
  4042a8:	tbz	w12, #11, 403ca4 <ferror@plt+0x2904>
  4042ac:	orr	w0, w0, #0x8
  4042b0:	b	4041b8 <ferror@plt+0x2e18>
  4042b4:	mov	w1, #0x7fff                	// #32767
  4042b8:	mov	x4, #0x0                   	// #0
  4042bc:	b	40424c <ferror@plt+0x2eac>
  4042c0:	cbz	x9, 403efc <ferror@plt+0x2b5c>
  4042c4:	adds	x5, x5, #0x8
  4042c8:	cinc	x4, x4, cs  // cs = hs, nlast
  4042cc:	b	403efc <ferror@plt+0x2b5c>
  4042d0:	cmp	x9, #0x0
  4042d4:	mov	w2, #0x7fff                	// #32767
  4042d8:	mov	x4, #0xffffffffffff        	// #281474976710655
  4042dc:	csel	w1, w1, w2, eq  // eq = none
  4042e0:	csel	x4, x4, xzr, eq  // eq = none
  4042e4:	csetm	x7, eq  // eq = none
  4042e8:	b	40424c <ferror@plt+0x2eac>
  4042ec:	and	x1, x5, #0xf
  4042f0:	cmp	x1, #0x4
  4042f4:	b.eq	403efc <ferror@plt+0x2b5c>  // b.none
  4042f8:	adds	x5, x5, #0x4
  4042fc:	cinc	x4, x4, cs  // cs = hs, nlast
  404300:	b	403efc <ferror@plt+0x2b5c>
  404304:	and	x1, x7, #0xf
  404308:	cmp	x1, #0x4
  40430c:	b.eq	404318 <ferror@plt+0x2f78>  // b.none
  404310:	adds	x7, x7, #0x4
  404314:	cinc	x4, x4, cs  // cs = hs, nlast
  404318:	tbz	x4, #51, 404118 <ferror@plt+0x2d78>
  40431c:	orr	w0, w0, #0x8
  404320:	mov	w1, #0x1                   	// #1
  404324:	mov	x4, #0x0                   	// #0
  404328:	mov	x7, #0x0                   	// #0
  40432c:	b	4041b8 <ferror@plt+0x2e18>
  404330:	cbnz	x9, 403efc <ferror@plt+0x2b5c>
  404334:	b	4042c4 <ferror@plt+0x2f24>
  404338:	cmp	x9, #0x0
  40433c:	mov	w2, #0x7fff                	// #32767
  404340:	mov	x4, #0xffffffffffff        	// #281474976710655
  404344:	csel	w1, w1, w2, ne  // ne = any
  404348:	csel	x4, x4, xzr, ne  // ne = any
  40434c:	csetm	x7, ne  // ne = any
  404350:	b	40424c <ferror@plt+0x2eac>
  404354:	cbz	x9, 404318 <ferror@plt+0x2f78>
  404358:	adds	x7, x7, #0x8
  40435c:	cinc	x4, x4, cs  // cs = hs, nlast
  404360:	tbnz	x4, #51, 40431c <ferror@plt+0x2f7c>
  404364:	b	404118 <ferror@plt+0x2d78>
  404368:	cbz	x9, 404358 <ferror@plt+0x2fb8>
  40436c:	tbnz	x4, #51, 40431c <ferror@plt+0x2f7c>
  404370:	b	404118 <ferror@plt+0x2d78>
  404374:	orr	w0, w0, #0x10
  404378:	b	40431c <ferror@plt+0x2f7c>
  40437c:	mov	w11, w15
  404380:	mov	w1, #0x7fff                	// #32767
  404384:	mov	x4, #0x0                   	// #0
  404388:	mov	x7, #0x0                   	// #0
  40438c:	b	403ca4 <ferror@plt+0x2904>
  404390:	stp	x29, x30, [sp, #-48]!
  404394:	mov	x29, sp
  404398:	str	q0, [sp, #16]
  40439c:	str	q1, [sp, #32]
  4043a0:	ldp	x6, x1, [sp, #16]
  4043a4:	ldp	x0, x2, [sp, #32]
  4043a8:	mrs	x13, fpcr
  4043ac:	mov	x9, x0
  4043b0:	ubfx	x0, x2, #48, #15
  4043b4:	lsr	x4, x1, #63
  4043b8:	ubfx	x7, x1, #48, #15
  4043bc:	ubfiz	x3, x1, #3, #48
  4043c0:	mov	x12, x0
  4043c4:	lsr	x5, x2, #63
  4043c8:	ubfiz	x2, x2, #3, #48
  4043cc:	mov	x11, x4
  4043d0:	and	w8, w4, #0xff
  4043d4:	mov	x14, x4
  4043d8:	sub	w0, w7, w0
  4043dc:	mov	x1, x7
  4043e0:	orr	x3, x3, x6, lsr #61
  4043e4:	mov	x7, #0x7fff                	// #32767
  4043e8:	and	w5, w5, #0xff
  4043ec:	cmp	x12, x7
  4043f0:	orr	x2, x2, x9, lsr #61
  4043f4:	lsl	x4, x6, #3
  4043f8:	lsl	x10, x9, #3
  4043fc:	b.eq	40456c <ferror@plt+0x31cc>  // b.none
  404400:	eor	w5, w5, #0x1
  404404:	and	x15, x5, #0xff
  404408:	cmp	x11, w5, uxtb
  40440c:	b.eq	4045d8 <ferror@plt+0x3238>  // b.none
  404410:	cmp	w0, #0x0
  404414:	b.le	404588 <ferror@plt+0x31e8>
  404418:	cbnz	x12, 4046cc <ferror@plt+0x332c>
  40441c:	orr	x5, x2, x10
  404420:	cbz	x5, 4048bc <ferror@plt+0x351c>
  404424:	subs	w0, w0, #0x1
  404428:	b.eq	404bb0 <ferror@plt+0x3810>  // b.none
  40442c:	mov	x5, #0x7fff                	// #32767
  404430:	cmp	x1, x5
  404434:	b.eq	404890 <ferror@plt+0x34f0>  // b.none
  404438:	cmp	w0, #0x74
  40443c:	b.gt	4048ac <ferror@plt+0x350c>
  404440:	cmp	w0, #0x3f
  404444:	b.gt	404a10 <ferror@plt+0x3670>
  404448:	mov	w5, #0x40                  	// #64
  40444c:	sub	w5, w5, w0
  404450:	lsr	x7, x10, x0
  404454:	lsl	x10, x10, x5
  404458:	cmp	x10, #0x0
  40445c:	lsl	x5, x2, x5
  404460:	cset	x6, ne  // ne = any
  404464:	orr	x5, x5, x7
  404468:	lsr	x2, x2, x0
  40446c:	orr	x5, x5, x6
  404470:	sub	x3, x3, x2
  404474:	subs	x4, x4, x5
  404478:	sbc	x3, x3, xzr
  40447c:	and	x6, x3, #0x7ffffffffffff
  404480:	tbz	x3, #51, 404658 <ferror@plt+0x32b8>
  404484:	cbz	x6, 404874 <ferror@plt+0x34d4>
  404488:	clz	x0, x6
  40448c:	sub	w0, w0, #0xc
  404490:	neg	w3, w0
  404494:	lsl	x2, x6, x0
  404498:	lsl	x6, x4, x0
  40449c:	lsr	x4, x4, x3
  4044a0:	orr	x3, x4, x2
  4044a4:	cmp	x1, w0, sxtw
  4044a8:	sxtw	x2, w0
  4044ac:	b.gt	404854 <ferror@plt+0x34b4>
  4044b0:	sub	w1, w0, w1
  4044b4:	add	w0, w1, #0x1
  4044b8:	cmp	w0, #0x3f
  4044bc:	b.gt	4049d8 <ferror@plt+0x3638>
  4044c0:	mov	w1, #0x40                  	// #64
  4044c4:	sub	w1, w1, w0
  4044c8:	lsr	x2, x6, x0
  4044cc:	lsl	x6, x6, x1
  4044d0:	cmp	x6, #0x0
  4044d4:	lsl	x4, x3, x1
  4044d8:	cset	x1, ne  // ne = any
  4044dc:	orr	x4, x4, x2
  4044e0:	lsr	x3, x3, x0
  4044e4:	orr	x4, x4, x1
  4044e8:	orr	x7, x4, x3
  4044ec:	cbz	x7, 40466c <ferror@plt+0x32cc>
  4044f0:	and	x0, x4, #0x7
  4044f4:	mov	x1, #0x0                   	// #0
  4044f8:	mov	w5, #0x1                   	// #1
  4044fc:	cbz	x0, 4048e0 <ferror@plt+0x3540>
  404500:	and	x2, x13, #0xc00000
  404504:	cmp	x2, #0x400, lsl #12
  404508:	b.eq	40482c <ferror@plt+0x348c>  // b.none
  40450c:	cmp	x2, #0x800, lsl #12
  404510:	b.eq	40480c <ferror@plt+0x346c>  // b.none
  404514:	cbz	x2, 404838 <ferror@plt+0x3498>
  404518:	and	x2, x3, #0x8000000000000
  40451c:	mov	w0, #0x10                  	// #16
  404520:	cbz	w5, 404528 <ferror@plt+0x3188>
  404524:	orr	w0, w0, #0x8
  404528:	cbz	x2, 4047e0 <ferror@plt+0x3440>
  40452c:	add	x1, x1, #0x1
  404530:	mov	x2, #0x7fff                	// #32767
  404534:	cmp	x1, x2
  404538:	b.eq	404724 <ferror@plt+0x3384>  // b.none
  40453c:	ubfx	x7, x3, #3, #48
  404540:	extr	x6, x3, x4, #3
  404544:	and	w1, w1, #0x7fff
  404548:	mov	x3, #0x0                   	// #0
  40454c:	orr	w1, w1, w8, lsl #15
  404550:	bfxil	x3, x7, #0, #48
  404554:	fmov	d0, x6
  404558:	bfi	x3, x1, #48, #16
  40455c:	fmov	v0.d[1], x3
  404560:	cbnz	w0, 404780 <ferror@plt+0x33e0>
  404564:	ldp	x29, x30, [sp], #48
  404568:	ret
  40456c:	orr	x7, x2, x10
  404570:	cbz	x7, 404400 <ferror@plt+0x3060>
  404574:	cmp	x11, w5, uxtb
  404578:	and	x15, x5, #0xff
  40457c:	b.eq	404794 <ferror@plt+0x33f4>  // b.none
  404580:	cmp	w0, #0x0
  404584:	b.gt	4046cc <ferror@plt+0x332c>
  404588:	cbz	w0, 404684 <ferror@plt+0x32e4>
  40458c:	cbnz	x1, 40496c <ferror@plt+0x35cc>
  404590:	orr	x1, x3, x4
  404594:	cbz	x1, 404634 <ferror@plt+0x3294>
  404598:	cmn	w0, #0x1
  40459c:	b.eq	404d24 <ferror@plt+0x3984>  // b.none
  4045a0:	mov	x1, #0x7fff                	// #32767
  4045a4:	mvn	w0, w0
  4045a8:	cmp	x12, x1
  4045ac:	b.ne	404980 <ferror@plt+0x35e0>  // b.any
  4045b0:	orr	x0, x2, x10
  4045b4:	cbnz	x0, 404c74 <ferror@plt+0x38d4>
  4045b8:	and	x11, x5, #0xff
  4045bc:	nop
  4045c0:	mov	x2, #0x0                   	// #0
  4045c4:	fmov	d0, x2
  4045c8:	lsl	x0, x11, #63
  4045cc:	orr	x3, x0, #0x7fff000000000000
  4045d0:	fmov	v0.d[1], x3
  4045d4:	b	404564 <ferror@plt+0x31c4>
  4045d8:	cmp	w0, #0x0
  4045dc:	b.le	404794 <ferror@plt+0x33f4>
  4045e0:	cbz	x12, 4046d4 <ferror@plt+0x3334>
  4045e4:	orr	x2, x2, #0x8000000000000
  4045e8:	mov	x5, #0x7fff                	// #32767
  4045ec:	cmp	x1, x5
  4045f0:	b.eq	404890 <ferror@plt+0x34f0>  // b.none
  4045f4:	cmp	w0, #0x74
  4045f8:	b.gt	4049c0 <ferror@plt+0x3620>
  4045fc:	cmp	w0, #0x3f
  404600:	b.gt	404ac0 <ferror@plt+0x3720>
  404604:	mov	w5, #0x40                  	// #64
  404608:	sub	w5, w5, w0
  40460c:	lsr	x7, x10, x0
  404610:	lsl	x10, x10, x5
  404614:	cmp	x10, #0x0
  404618:	lsl	x5, x2, x5
  40461c:	cset	x6, ne  // ne = any
  404620:	orr	x5, x5, x7
  404624:	lsr	x2, x2, x0
  404628:	orr	x0, x5, x6
  40462c:	add	x3, x3, x2
  404630:	b	4049cc <ferror@plt+0x362c>
  404634:	mov	x0, #0x7fff                	// #32767
  404638:	cmp	x12, x0
  40463c:	b.eq	404d40 <ferror@plt+0x39a0>  // b.none
  404640:	mov	w8, w5
  404644:	mov	x3, x2
  404648:	mov	x4, x10
  40464c:	mov	x1, x12
  404650:	mov	x14, x15
  404654:	nop
  404658:	orr	x7, x4, x3
  40465c:	and	x0, x4, #0x7
  404660:	mov	w5, #0x0                   	// #0
  404664:	cbnz	x1, 4044fc <ferror@plt+0x315c>
  404668:	cbnz	x7, 4044f0 <ferror@plt+0x3150>
  40466c:	mov	x6, #0x0                   	// #0
  404670:	mov	x1, #0x0                   	// #0
  404674:	mov	w0, #0x0                   	// #0
  404678:	and	x7, x7, #0xffffffffffff
  40467c:	and	w1, w1, #0x7fff
  404680:	b	404548 <ferror@plt+0x31a8>
  404684:	add	x7, x1, #0x1
  404688:	tst	x7, #0x7ffe
  40468c:	b.ne	40493c <ferror@plt+0x359c>  // b.any
  404690:	orr	x11, x3, x4
  404694:	orr	x7, x2, x10
  404698:	cbnz	x1, 404b18 <ferror@plt+0x3778>
  40469c:	cbz	x11, 404c08 <ferror@plt+0x3868>
  4046a0:	cbz	x7, 404c1c <ferror@plt+0x387c>
  4046a4:	subs	x9, x4, x10
  4046a8:	cmp	x4, x10
  4046ac:	sbc	x6, x3, x2
  4046b0:	tbz	x6, #51, 404d70 <ferror@plt+0x39d0>
  4046b4:	subs	x4, x10, x4
  4046b8:	mov	w8, w5
  4046bc:	sbc	x3, x2, x3
  4046c0:	mov	x14, x15
  4046c4:	orr	x7, x4, x3
  4046c8:	b	4044ec <ferror@plt+0x314c>
  4046cc:	orr	x2, x2, #0x8000000000000
  4046d0:	b	40442c <ferror@plt+0x308c>
  4046d4:	orr	x5, x2, x10
  4046d8:	cbz	x5, 4048bc <ferror@plt+0x351c>
  4046dc:	subs	w0, w0, #0x1
  4046e0:	b.ne	4045e8 <ferror@plt+0x3248>  // b.any
  4046e4:	adds	x4, x4, x10
  4046e8:	adc	x3, x2, x3
  4046ec:	nop
  4046f0:	tbz	x3, #51, 404658 <ferror@plt+0x32b8>
  4046f4:	add	x1, x1, #0x1
  4046f8:	mov	x0, #0x7fff                	// #32767
  4046fc:	cmp	x1, x0
  404700:	b.eq	404bbc <ferror@plt+0x381c>  // b.none
  404704:	and	x0, x4, #0x1
  404708:	and	x2, x3, #0xfff7ffffffffffff
  40470c:	orr	x4, x0, x4, lsr #1
  404710:	mov	w5, #0x0                   	// #0
  404714:	orr	x4, x4, x3, lsl #63
  404718:	lsr	x3, x2, #1
  40471c:	and	x0, x4, #0x7
  404720:	b	4044fc <ferror@plt+0x315c>
  404724:	and	x2, x13, #0xc00000
  404728:	cbz	x2, 404760 <ferror@plt+0x33c0>
  40472c:	cmp	x2, #0x400, lsl #12
  404730:	b.eq	40475c <ferror@plt+0x33bc>  // b.none
  404734:	cmp	x2, #0x800, lsl #12
  404738:	and	w14, w14, #0x1
  40473c:	csel	w14, w14, wzr, eq  // eq = none
  404740:	cbnz	w14, 404760 <ferror@plt+0x33c0>
  404744:	mov	w1, #0x14                  	// #20
  404748:	mov	x6, #0xffffffffffffffff    	// #-1
  40474c:	orr	w0, w0, w1
  404750:	mov	x7, #0x1fffffffffffffff    	// #2305843009213693951
  404754:	mov	x1, #0x7ffe                	// #32766
  404758:	b	404678 <ferror@plt+0x32d8>
  40475c:	cbnz	x14, 404744 <ferror@plt+0x33a4>
  404760:	mov	w1, #0x14                  	// #20
  404764:	and	x11, x8, #0xff
  404768:	orr	w0, w0, w1
  40476c:	mov	x2, #0x0                   	// #0
  404770:	fmov	d0, x2
  404774:	lsl	x11, x11, #63
  404778:	orr	x3, x11, #0x7fff000000000000
  40477c:	fmov	v0.d[1], x3
  404780:	str	q0, [sp, #16]
  404784:	bl	405228 <ferror@plt+0x3e88>
  404788:	ldr	q0, [sp, #16]
  40478c:	ldp	x29, x30, [sp], #48
  404790:	ret
  404794:	cbz	w0, 4048fc <ferror@plt+0x355c>
  404798:	cbnz	x1, 404a60 <ferror@plt+0x36c0>
  40479c:	orr	x1, x3, x4
  4047a0:	cbz	x1, 404cbc <ferror@plt+0x391c>
  4047a4:	cmn	w0, #0x1
  4047a8:	b.eq	404df0 <ferror@plt+0x3a50>  // b.none
  4047ac:	mov	x1, #0x7fff                	// #32767
  4047b0:	mvn	w0, w0
  4047b4:	cmp	x12, x1
  4047b8:	b.ne	404a74 <ferror@plt+0x36d4>  // b.any
  4047bc:	orr	x0, x2, x10
  4047c0:	cbz	x0, 4045c0 <ferror@plt+0x3220>
  4047c4:	lsr	x0, x2, #50
  4047c8:	mov	x4, x10
  4047cc:	eor	x0, x0, #0x1
  4047d0:	mov	x3, x2
  4047d4:	and	w0, w0, #0x1
  4047d8:	mov	x1, #0x7fff                	// #32767
  4047dc:	nop
  4047e0:	mov	x2, #0x7fff                	// #32767
  4047e4:	extr	x6, x3, x4, #3
  4047e8:	lsr	x7, x3, #3
  4047ec:	cmp	x1, x2
  4047f0:	b.ne	404678 <ferror@plt+0x32d8>  // b.any
  4047f4:	orr	x1, x7, x6
  4047f8:	cbz	x1, 404e74 <ferror@plt+0x3ad4>
  4047fc:	orr	x7, x7, #0x800000000000
  404800:	mov	w1, #0x7fff                	// #32767
  404804:	and	x7, x7, #0xffffffffffff
  404808:	b	404548 <ferror@plt+0x31a8>
  40480c:	mov	w0, #0x10                  	// #16
  404810:	cbz	x14, 40481c <ferror@plt+0x347c>
  404814:	adds	x4, x4, #0x8
  404818:	cinc	x3, x3, cs  // cs = hs, nlast
  40481c:	and	x2, x3, #0x8000000000000
  404820:	cbz	w5, 404528 <ferror@plt+0x3188>
  404824:	orr	w0, w0, #0x8
  404828:	b	404528 <ferror@plt+0x3188>
  40482c:	mov	w0, #0x10                  	// #16
  404830:	cbnz	x14, 40481c <ferror@plt+0x347c>
  404834:	b	404814 <ferror@plt+0x3474>
  404838:	and	x2, x4, #0xf
  40483c:	mov	w0, #0x10                  	// #16
  404840:	cmp	x2, #0x4
  404844:	b.eq	40481c <ferror@plt+0x347c>  // b.none
  404848:	adds	x4, x4, #0x4
  40484c:	cinc	x3, x3, cs  // cs = hs, nlast
  404850:	b	40481c <ferror@plt+0x347c>
  404854:	mov	x4, x6
  404858:	and	x3, x3, #0xfff7ffffffffffff
  40485c:	sub	x1, x1, x2
  404860:	orr	x7, x4, x3
  404864:	and	x0, x4, #0x7
  404868:	mov	w5, #0x0                   	// #0
  40486c:	cbz	x1, 404668 <ferror@plt+0x32c8>
  404870:	b	4044fc <ferror@plt+0x315c>
  404874:	clz	x3, x4
  404878:	add	w0, w3, #0x34
  40487c:	cmp	w0, #0x3f
  404880:	b.le	404490 <ferror@plt+0x30f0>
  404884:	sub	w3, w3, #0xc
  404888:	lsl	x3, x4, x3
  40488c:	b	4044a4 <ferror@plt+0x3104>
  404890:	orr	x0, x3, x4
  404894:	cbz	x0, 4045c0 <ferror@plt+0x3220>
  404898:	lsr	x0, x3, #50
  40489c:	mov	x1, #0x7fff                	// #32767
  4048a0:	eor	x0, x0, #0x1
  4048a4:	and	w0, w0, #0x1
  4048a8:	b	4047e0 <ferror@plt+0x3440>
  4048ac:	orr	x2, x2, x10
  4048b0:	cmp	x2, #0x0
  4048b4:	cset	x5, ne  // ne = any
  4048b8:	b	404474 <ferror@plt+0x30d4>
  4048bc:	mov	x0, #0x7fff                	// #32767
  4048c0:	cmp	x1, x0
  4048c4:	b.ne	404658 <ferror@plt+0x32b8>  // b.any
  4048c8:	orr	x0, x3, x4
  4048cc:	cbnz	x0, 404898 <ferror@plt+0x34f8>
  4048d0:	mov	x6, #0x0                   	// #0
  4048d4:	mov	x7, #0x0                   	// #0
  4048d8:	mov	w0, #0x0                   	// #0
  4048dc:	b	4047f4 <ferror@plt+0x3454>
  4048e0:	and	x2, x3, #0x8000000000000
  4048e4:	mov	w0, #0x0                   	// #0
  4048e8:	cbz	w5, 404528 <ferror@plt+0x3188>
  4048ec:	mov	w0, #0x0                   	// #0
  4048f0:	tbz	w13, #11, 404528 <ferror@plt+0x3188>
  4048f4:	orr	w0, w0, #0x8
  4048f8:	b	404528 <ferror@plt+0x3188>
  4048fc:	add	x7, x1, #0x1
  404900:	tst	x7, #0x7ffe
  404904:	b.ne	404aec <ferror@plt+0x374c>  // b.any
  404908:	orr	x11, x3, x4
  40490c:	cbnz	x1, 404c94 <ferror@plt+0x38f4>
  404910:	orr	x7, x2, x10
  404914:	cbz	x11, 404cec <ferror@plt+0x394c>
  404918:	cbz	x7, 404c1c <ferror@plt+0x387c>
  40491c:	adds	x4, x4, x10
  404920:	adc	x3, x2, x3
  404924:	tbz	x3, #51, 4046c4 <ferror@plt+0x3324>
  404928:	and	x3, x3, #0xfff7ffffffffffff
  40492c:	and	x0, x4, #0x7
  404930:	mov	w5, #0x0                   	// #0
  404934:	mov	x1, #0x1                   	// #1
  404938:	b	4044fc <ferror@plt+0x315c>
  40493c:	subs	x9, x4, x10
  404940:	cmp	x4, x10
  404944:	sbc	x6, x3, x2
  404948:	tbnz	x6, #51, 404b48 <ferror@plt+0x37a8>
  40494c:	orr	x7, x9, x6
  404950:	cbnz	x7, 404c28 <ferror@plt+0x3888>
  404954:	and	x13, x13, #0xc00000
  404958:	mov	x6, #0x0                   	// #0
  40495c:	cmp	x13, #0x800, lsl #12
  404960:	mov	x1, #0x0                   	// #0
  404964:	cset	w8, eq  // eq = none
  404968:	b	404678 <ferror@plt+0x32d8>
  40496c:	mov	x1, #0x7fff                	// #32767
  404970:	neg	w0, w0
  404974:	orr	x3, x3, #0x8000000000000
  404978:	cmp	x12, x1
  40497c:	b.eq	4045b0 <ferror@plt+0x3210>  // b.none
  404980:	cmp	w0, #0x74
  404984:	b.gt	404a3c <ferror@plt+0x369c>
  404988:	cmp	w0, #0x3f
  40498c:	b.gt	404c40 <ferror@plt+0x38a0>
  404990:	mov	w1, #0x40                  	// #64
  404994:	sub	w1, w1, w0
  404998:	lsr	x6, x4, x0
  40499c:	lsl	x4, x4, x1
  4049a0:	cmp	x4, #0x0
  4049a4:	lsl	x4, x3, x1
  4049a8:	cset	x1, ne  // ne = any
  4049ac:	orr	x4, x4, x6
  4049b0:	lsr	x0, x3, x0
  4049b4:	orr	x4, x4, x1
  4049b8:	sub	x2, x2, x0
  4049bc:	b	404a48 <ferror@plt+0x36a8>
  4049c0:	orr	x2, x2, x10
  4049c4:	cmp	x2, #0x0
  4049c8:	cset	x0, ne  // ne = any
  4049cc:	adds	x4, x0, x4
  4049d0:	cinc	x3, x3, cs  // cs = hs, nlast
  4049d4:	b	4046f0 <ferror@plt+0x3350>
  4049d8:	mov	w2, #0x80                  	// #128
  4049dc:	sub	w2, w2, w0
  4049e0:	cmp	w0, #0x40
  4049e4:	sub	w4, w1, #0x3f
  4049e8:	lsl	x0, x3, x2
  4049ec:	orr	x0, x6, x0
  4049f0:	csel	x6, x0, x6, ne  // ne = any
  4049f4:	lsr	x4, x3, x4
  4049f8:	cmp	x6, #0x0
  4049fc:	mov	x3, #0x0                   	// #0
  404a00:	cset	x0, ne  // ne = any
  404a04:	orr	x4, x0, x4
  404a08:	mov	x7, x4
  404a0c:	b	4044ec <ferror@plt+0x314c>
  404a10:	mov	w6, #0x80                  	// #128
  404a14:	sub	w6, w6, w0
  404a18:	subs	w0, w0, #0x40
  404a1c:	lsl	x6, x2, x6
  404a20:	orr	x6, x10, x6
  404a24:	csel	x10, x6, x10, ne  // ne = any
  404a28:	lsr	x2, x2, x0
  404a2c:	cmp	x10, #0x0
  404a30:	cset	x5, ne  // ne = any
  404a34:	orr	x5, x5, x2
  404a38:	b	404474 <ferror@plt+0x30d4>
  404a3c:	orr	x3, x3, x4
  404a40:	cmp	x3, #0x0
  404a44:	cset	x4, ne  // ne = any
  404a48:	subs	x4, x10, x4
  404a4c:	mov	w8, w5
  404a50:	sbc	x3, x2, xzr
  404a54:	mov	x1, x12
  404a58:	mov	x14, x15
  404a5c:	b	40447c <ferror@plt+0x30dc>
  404a60:	mov	x1, #0x7fff                	// #32767
  404a64:	neg	w0, w0
  404a68:	orr	x3, x3, #0x8000000000000
  404a6c:	cmp	x12, x1
  404a70:	b.eq	4047bc <ferror@plt+0x341c>  // b.none
  404a74:	cmp	w0, #0x74
  404a78:	b.gt	404c30 <ferror@plt+0x3890>
  404a7c:	cmp	w0, #0x3f
  404a80:	b.gt	404cf8 <ferror@plt+0x3958>
  404a84:	mov	w1, #0x40                  	// #64
  404a88:	sub	w1, w1, w0
  404a8c:	lsr	x5, x4, x0
  404a90:	lsl	x4, x4, x1
  404a94:	cmp	x4, #0x0
  404a98:	lsl	x4, x3, x1
  404a9c:	cset	x1, ne  // ne = any
  404aa0:	orr	x4, x4, x5
  404aa4:	lsr	x0, x3, x0
  404aa8:	orr	x4, x4, x1
  404aac:	add	x2, x2, x0
  404ab0:	adds	x4, x4, x10
  404ab4:	mov	x1, x12
  404ab8:	cinc	x3, x2, cs  // cs = hs, nlast
  404abc:	b	4046f0 <ferror@plt+0x3350>
  404ac0:	mov	w5, #0x80                  	// #128
  404ac4:	sub	w5, w5, w0
  404ac8:	subs	w0, w0, #0x40
  404acc:	lsl	x5, x2, x5
  404ad0:	orr	x5, x10, x5
  404ad4:	csel	x10, x5, x10, ne  // ne = any
  404ad8:	lsr	x2, x2, x0
  404adc:	cmp	x10, #0x0
  404ae0:	cset	x0, ne  // ne = any
  404ae4:	orr	x0, x0, x2
  404ae8:	b	4049cc <ferror@plt+0x362c>
  404aec:	mov	x0, #0x7fff                	// #32767
  404af0:	cmp	x7, x0
  404af4:	b.eq	404bbc <ferror@plt+0x381c>  // b.none
  404af8:	adds	x4, x4, x10
  404afc:	mov	x1, x7
  404b00:	adc	x3, x2, x3
  404b04:	mov	w5, #0x0                   	// #0
  404b08:	ubfx	x0, x4, #1, #3
  404b0c:	extr	x4, x3, x4, #1
  404b10:	lsr	x3, x3, #1
  404b14:	b	4044fc <ferror@plt+0x315c>
  404b18:	mov	x13, #0x7fff                	// #32767
  404b1c:	cmp	x1, x13
  404b20:	b.eq	404b60 <ferror@plt+0x37c0>  // b.none
  404b24:	cmp	x12, x13
  404b28:	b.eq	404d58 <ferror@plt+0x39b8>  // b.none
  404b2c:	cbnz	x11, 404b78 <ferror@plt+0x37d8>
  404b30:	cbnz	x7, 404d68 <ferror@plt+0x39c8>
  404b34:	mov	w8, #0x0                   	// #0
  404b38:	mov	x6, #0xffffffffffffffff    	// #-1
  404b3c:	mov	x7, #0xffffffffffff        	// #281474976710655
  404b40:	mov	w0, #0x1                   	// #1
  404b44:	b	4047fc <ferror@plt+0x345c>
  404b48:	cmp	x10, x4
  404b4c:	mov	w8, w5
  404b50:	sbc	x6, x2, x3
  404b54:	sub	x4, x10, x4
  404b58:	mov	x14, x15
  404b5c:	b	404484 <ferror@plt+0x30e4>
  404b60:	cbz	x11, 404d50 <ferror@plt+0x39b0>
  404b64:	lsr	x0, x3, #50
  404b68:	cmp	x12, x1
  404b6c:	eor	x0, x0, #0x1
  404b70:	and	w0, w0, #0x1
  404b74:	b.eq	404d58 <ferror@plt+0x39b8>  // b.none
  404b78:	cbz	x7, 4047d8 <ferror@plt+0x3438>
  404b7c:	bfi	x6, x3, #61, #3
  404b80:	lsr	x7, x3, #3
  404b84:	tbz	x3, #50, 404ba0 <ferror@plt+0x3800>
  404b88:	lsr	x1, x2, #3
  404b8c:	tbnz	x2, #50, 404ba0 <ferror@plt+0x3800>
  404b90:	mov	x6, x9
  404b94:	mov	w8, w5
  404b98:	bfi	x6, x2, #61, #3
  404b9c:	mov	x7, x1
  404ba0:	extr	x7, x7, x6, #61
  404ba4:	bfi	x6, x7, #61, #3
  404ba8:	lsr	x7, x7, #3
  404bac:	b	4047f4 <ferror@plt+0x3454>
  404bb0:	subs	x4, x4, x10
  404bb4:	sbc	x3, x3, x2
  404bb8:	b	40447c <ferror@plt+0x30dc>
  404bbc:	ands	x2, x13, #0xc00000
  404bc0:	b.eq	404c6c <ferror@plt+0x38cc>  // b.none
  404bc4:	cmp	x2, #0x400, lsl #12
  404bc8:	eor	w0, w8, #0x1
  404bcc:	cset	w1, eq  // eq = none
  404bd0:	tst	w1, w0
  404bd4:	b.ne	404e2c <ferror@plt+0x3a8c>  // b.any
  404bd8:	cmp	x2, #0x800, lsl #12
  404bdc:	b.eq	404d8c <ferror@plt+0x39ec>  // b.none
  404be0:	cmp	x2, #0x400, lsl #12
  404be4:	mov	w0, #0x14                  	// #20
  404be8:	b.ne	404728 <ferror@plt+0x3388>  // b.any
  404bec:	mov	x3, #0xffffffffffffffff    	// #-1
  404bf0:	mov	x1, #0x7ffe                	// #32766
  404bf4:	mov	x4, x3
  404bf8:	mov	w5, #0x0                   	// #0
  404bfc:	mov	w0, #0x14                  	// #20
  404c00:	cbnz	x14, 40481c <ferror@plt+0x347c>
  404c04:	b	404814 <ferror@plt+0x3474>
  404c08:	cbz	x7, 404cd8 <ferror@plt+0x3938>
  404c0c:	mov	w8, w5
  404c10:	mov	x3, x2
  404c14:	mov	x4, x10
  404c18:	mov	x14, x15
  404c1c:	mov	x1, #0x0                   	// #0
  404c20:	mov	x2, #0x0                   	// #0
  404c24:	b	4048ec <ferror@plt+0x354c>
  404c28:	mov	x4, x9
  404c2c:	b	404484 <ferror@plt+0x30e4>
  404c30:	orr	x3, x3, x4
  404c34:	cmp	x3, #0x0
  404c38:	cset	x4, ne  // ne = any
  404c3c:	b	404ab0 <ferror@plt+0x3710>
  404c40:	mov	w1, #0x80                  	// #128
  404c44:	sub	w1, w1, w0
  404c48:	subs	w0, w0, #0x40
  404c4c:	lsl	x1, x3, x1
  404c50:	orr	x1, x4, x1
  404c54:	csel	x4, x1, x4, ne  // ne = any
  404c58:	lsr	x3, x3, x0
  404c5c:	cmp	x4, #0x0
  404c60:	cset	x4, ne  // ne = any
  404c64:	orr	x4, x4, x3
  404c68:	b	404a48 <ferror@plt+0x36a8>
  404c6c:	mov	w0, #0x14                  	// #20
  404c70:	b	40476c <ferror@plt+0x33cc>
  404c74:	lsr	x0, x2, #50
  404c78:	mov	w8, w5
  404c7c:	eor	x0, x0, #0x1
  404c80:	mov	x4, x10
  404c84:	and	w0, w0, #0x1
  404c88:	mov	x3, x2
  404c8c:	mov	x1, #0x7fff                	// #32767
  404c90:	b	4047e0 <ferror@plt+0x3440>
  404c94:	mov	x7, #0x7fff                	// #32767
  404c98:	cmp	x1, x7
  404c9c:	b.eq	404da8 <ferror@plt+0x3a08>  // b.none
  404ca0:	cmp	x12, x7
  404ca4:	b.eq	404e18 <ferror@plt+0x3a78>  // b.none
  404ca8:	cbnz	x11, 404dc0 <ferror@plt+0x3a20>
  404cac:	mov	x3, x2
  404cb0:	mov	x4, x10
  404cb4:	mov	x1, #0x7fff                	// #32767
  404cb8:	b	4047e0 <ferror@plt+0x3440>
  404cbc:	mov	x0, #0x7fff                	// #32767
  404cc0:	cmp	x12, x0
  404cc4:	b.eq	404e00 <ferror@plt+0x3a60>  // b.none
  404cc8:	mov	x3, x2
  404ccc:	mov	x4, x10
  404cd0:	mov	x1, x12
  404cd4:	b	404658 <ferror@plt+0x32b8>
  404cd8:	and	x13, x13, #0xc00000
  404cdc:	mov	x6, #0x0                   	// #0
  404ce0:	cmp	x13, #0x800, lsl #12
  404ce4:	cset	w8, eq  // eq = none
  404ce8:	b	404678 <ferror@plt+0x32d8>
  404cec:	mov	x3, x2
  404cf0:	mov	x4, x10
  404cf4:	b	4044ec <ferror@plt+0x314c>
  404cf8:	mov	w1, #0x80                  	// #128
  404cfc:	sub	w1, w1, w0
  404d00:	subs	w0, w0, #0x40
  404d04:	lsl	x1, x3, x1
  404d08:	orr	x1, x4, x1
  404d0c:	csel	x4, x1, x4, ne  // ne = any
  404d10:	lsr	x3, x3, x0
  404d14:	cmp	x4, #0x0
  404d18:	cset	x4, ne  // ne = any
  404d1c:	orr	x4, x4, x3
  404d20:	b	404ab0 <ferror@plt+0x3710>
  404d24:	cmp	x10, x4
  404d28:	mov	w8, w5
  404d2c:	sbc	x3, x2, x3
  404d30:	sub	x4, x10, x4
  404d34:	mov	x1, x12
  404d38:	mov	x14, x15
  404d3c:	b	40447c <ferror@plt+0x30dc>
  404d40:	orr	x0, x2, x10
  404d44:	cbnz	x0, 404c74 <ferror@plt+0x38d4>
  404d48:	mov	w8, w5
  404d4c:	b	4048d0 <ferror@plt+0x3530>
  404d50:	cmp	x12, x1
  404d54:	b.ne	404b30 <ferror@plt+0x3790>  // b.any
  404d58:	cbz	x7, 404e0c <ferror@plt+0x3a6c>
  404d5c:	tst	x2, #0x4000000000000
  404d60:	csinc	w0, w0, wzr, ne  // ne = any
  404d64:	cbnz	x11, 404b7c <ferror@plt+0x37dc>
  404d68:	mov	w8, w5
  404d6c:	b	404cac <ferror@plt+0x390c>
  404d70:	orr	x7, x9, x6
  404d74:	cbz	x7, 404cd8 <ferror@plt+0x3938>
  404d78:	mov	x3, x6
  404d7c:	and	x0, x9, #0x7
  404d80:	mov	x4, x9
  404d84:	mov	w5, #0x1                   	// #1
  404d88:	b	4044fc <ferror@plt+0x315c>
  404d8c:	cbnz	x11, 404e38 <ferror@plt+0x3a98>
  404d90:	mov	x3, #0xffffffffffffffff    	// #-1
  404d94:	mov	w8, #0x0                   	// #0
  404d98:	mov	x4, x3
  404d9c:	mov	x1, #0x7ffe                	// #32766
  404da0:	mov	w0, #0x14                  	// #20
  404da4:	b	40452c <ferror@plt+0x318c>
  404da8:	cbz	x11, 404e44 <ferror@plt+0x3aa4>
  404dac:	lsr	x0, x3, #50
  404db0:	cmp	x12, x1
  404db4:	eor	x0, x0, #0x1
  404db8:	and	w0, w0, #0x1
  404dbc:	b.eq	404e64 <ferror@plt+0x3ac4>  // b.none
  404dc0:	orr	x10, x2, x10
  404dc4:	cbz	x10, 4047d8 <ferror@plt+0x3438>
  404dc8:	bfi	x6, x3, #61, #3
  404dcc:	lsr	x7, x3, #3
  404dd0:	tbz	x3, #50, 404ba0 <ferror@plt+0x3800>
  404dd4:	lsr	x1, x2, #3
  404dd8:	tbnz	x2, #50, 404ba0 <ferror@plt+0x3800>
  404ddc:	and	x6, x9, #0x1fffffffffffffff
  404de0:	mov	w8, w5
  404de4:	orr	x6, x6, x2, lsl #61
  404de8:	mov	x7, x1
  404dec:	b	404ba0 <ferror@plt+0x3800>
  404df0:	adds	x4, x4, x10
  404df4:	mov	x1, x12
  404df8:	adc	x3, x2, x3
  404dfc:	b	4046f0 <ferror@plt+0x3350>
  404e00:	orr	x0, x2, x10
  404e04:	cbz	x0, 4048d0 <ferror@plt+0x3530>
  404e08:	b	4047c4 <ferror@plt+0x3424>
  404e0c:	cbz	x11, 404b34 <ferror@plt+0x3794>
  404e10:	mov	x1, #0x7fff                	// #32767
  404e14:	b	4047e0 <ferror@plt+0x3440>
  404e18:	orr	x1, x2, x10
  404e1c:	cbnz	x1, 404e54 <ferror@plt+0x3ab4>
  404e20:	cbz	x11, 4048d0 <ferror@plt+0x3530>
  404e24:	mov	x1, #0x7fff                	// #32767
  404e28:	b	4047e0 <ferror@plt+0x3440>
  404e2c:	mov	w0, #0x14                  	// #20
  404e30:	mov	x11, #0x0                   	// #0
  404e34:	b	40476c <ferror@plt+0x33cc>
  404e38:	mov	w0, #0x14                  	// #20
  404e3c:	mov	x11, #0x1                   	// #1
  404e40:	b	40476c <ferror@plt+0x33cc>
  404e44:	cmp	x12, x1
  404e48:	b.ne	404cac <ferror@plt+0x390c>  // b.any
  404e4c:	orr	x1, x2, x10
  404e50:	cbz	x1, 4048d0 <ferror@plt+0x3530>
  404e54:	tst	x2, #0x4000000000000
  404e58:	csinc	w0, w0, wzr, ne  // ne = any
  404e5c:	cbnz	x11, 404dc8 <ferror@plt+0x3a28>
  404e60:	b	404cac <ferror@plt+0x390c>
  404e64:	orr	x1, x2, x10
  404e68:	cbnz	x1, 404e54 <ferror@plt+0x3ab4>
  404e6c:	mov	x1, #0x7fff                	// #32767
  404e70:	b	4047e0 <ferror@plt+0x3440>
  404e74:	mov	x6, #0x0                   	// #0
  404e78:	mov	w1, #0x7fff                	// #32767
  404e7c:	mov	x7, #0x0                   	// #0
  404e80:	b	404548 <ferror@plt+0x31a8>
  404e84:	nop
  404e88:	cmp	w0, #0x0
  404e8c:	cbz	w0, 404ed8 <ferror@plt+0x3b38>
  404e90:	cneg	w1, w0, lt  // lt = tstop
  404e94:	mov	w4, #0x403e                	// #16446
  404e98:	clz	x3, x1
  404e9c:	mov	w2, #0x402f                	// #16431
  404ea0:	sub	w4, w4, w3
  404ea4:	lsr	w0, w0, #31
  404ea8:	sub	w2, w2, w4
  404eac:	mov	x3, #0x0                   	// #0
  404eb0:	and	w4, w4, #0x7fff
  404eb4:	lsl	x1, x1, x2
  404eb8:	and	x1, x1, #0xffffffffffff
  404ebc:	orr	w0, w4, w0, lsl #15
  404ec0:	mov	x2, #0x0                   	// #0
  404ec4:	bfxil	x3, x1, #0, #48
  404ec8:	fmov	d0, x2
  404ecc:	bfi	x3, x0, #48, #16
  404ed0:	fmov	v0.d[1], x3
  404ed4:	ret
  404ed8:	mov	w4, #0x0                   	// #0
  404edc:	mov	x1, #0x0                   	// #0
  404ee0:	mov	w0, #0x0                   	// #0
  404ee4:	mov	x3, #0x0                   	// #0
  404ee8:	orr	w0, w4, w0, lsl #15
  404eec:	bfxil	x3, x1, #0, #48
  404ef0:	mov	x2, #0x0                   	// #0
  404ef4:	fmov	d0, x2
  404ef8:	bfi	x3, x0, #48, #16
  404efc:	fmov	v0.d[1], x3
  404f00:	ret
  404f04:	nop
  404f08:	stp	x29, x30, [sp, #-48]!
  404f0c:	mov	x29, sp
  404f10:	str	x19, [sp, #16]
  404f14:	str	q0, [sp, #32]
  404f18:	ldp	x3, x0, [sp, #32]
  404f1c:	mrs	x6, fpcr
  404f20:	ubfx	x2, x0, #48, #15
  404f24:	lsr	x4, x0, #63
  404f28:	add	x1, x2, #0x1
  404f2c:	ubfiz	x0, x0, #3, #48
  404f30:	tst	x1, #0x7ffe
  404f34:	and	w4, w4, #0xff
  404f38:	orr	x0, x0, x3, lsr #61
  404f3c:	lsl	x5, x3, #3
  404f40:	b.eq	404fc0 <ferror@plt+0x3c20>  // b.none
  404f44:	mov	x1, #0xffffffffffffc400    	// #-15360
  404f48:	add	x2, x2, x1
  404f4c:	cmp	x2, #0x7fe
  404f50:	b.le	405028 <ferror@plt+0x3c88>
  404f54:	ands	x0, x6, #0xc00000
  404f58:	b.eq	4050c0 <ferror@plt+0x3d20>  // b.none
  404f5c:	cmp	x0, #0x400, lsl #12
  404f60:	b.eq	4051e0 <ferror@plt+0x3e40>  // b.none
  404f64:	cmp	x0, #0x800, lsl #12
  404f68:	csel	w7, w4, wzr, eq  // eq = none
  404f6c:	cbnz	w7, 4050c0 <ferror@plt+0x3d20>
  404f70:	mov	w0, #0x14                  	// #20
  404f74:	mov	x1, #0xffffffffffffffff    	// #-1
  404f78:	mov	x2, #0x7fe                 	// #2046
  404f7c:	b.ne	40506c <ferror@plt+0x3ccc>  // b.any
  404f80:	cmp	w4, #0x0
  404f84:	add	x3, x1, #0x8
  404f88:	csel	x1, x3, x1, ne  // ne = any
  404f8c:	and	x3, x1, #0x80000000000000
  404f90:	cbnz	w7, 405074 <ferror@plt+0x3cd4>
  404f94:	cbnz	x3, 40507c <ferror@plt+0x3cdc>
  404f98:	lsr	x1, x1, #3
  404f9c:	and	w3, w2, #0x7ff
  404fa0:	and	x4, x4, #0xff
  404fa4:	bfi	x1, x3, #52, #12
  404fa8:	orr	x19, x1, x4, lsl #63
  404fac:	bl	405228 <ferror@plt+0x3e88>
  404fb0:	fmov	d0, x19
  404fb4:	ldr	x19, [sp, #16]
  404fb8:	ldp	x29, x30, [sp], #48
  404fbc:	ret
  404fc0:	orr	x1, x0, x5
  404fc4:	cbnz	x2, 404fdc <ferror@plt+0x3c3c>
  404fc8:	cbnz	x1, 405098 <ferror@plt+0x3cf8>
  404fcc:	mov	w2, #0x0                   	// #0
  404fd0:	mov	w0, #0x0                   	// #0
  404fd4:	mov	x1, #0x0                   	// #0
  404fd8:	b	405008 <ferror@plt+0x3c68>
  404fdc:	cbz	x1, 4050d0 <ferror@plt+0x3d30>
  404fe0:	mov	x3, #0x7fff                	// #32767
  404fe4:	extr	x1, x0, x5, #60
  404fe8:	lsr	x0, x0, #50
  404fec:	cmp	x2, x3
  404ff0:	lsr	x1, x1, #3
  404ff4:	eor	w0, w0, #0x1
  404ff8:	orr	x1, x1, #0x8000000000000
  404ffc:	csel	w0, w0, wzr, eq  // eq = none
  405000:	mov	w2, #0x7ff                 	// #2047
  405004:	nop
  405008:	and	x4, x4, #0xff
  40500c:	bfi	x1, x2, #52, #12
  405010:	orr	x19, x1, x4, lsl #63
  405014:	cbnz	w0, 404fac <ferror@plt+0x3c0c>
  405018:	fmov	d0, x19
  40501c:	ldr	x19, [sp, #16]
  405020:	ldp	x29, x30, [sp], #48
  405024:	ret
  405028:	cmp	x2, #0x0
  40502c:	b.le	4050e0 <ferror@plt+0x3d40>
  405030:	cmp	xzr, x3, lsl #7
  405034:	mov	w7, #0x0                   	// #0
  405038:	cset	x1, ne  // ne = any
  40503c:	orr	x5, x1, x5, lsr #60
  405040:	orr	x1, x5, x0, lsl #4
  405044:	mov	w0, #0x0                   	// #0
  405048:	tst	x5, #0x7
  40504c:	b.eq	405198 <ferror@plt+0x3df8>  // b.none
  405050:	and	x3, x6, #0xc00000
  405054:	cmp	x3, #0x400, lsl #12
  405058:	b.eq	4050b0 <ferror@plt+0x3d10>  // b.none
  40505c:	cmp	x3, #0x800, lsl #12
  405060:	mov	w0, #0x10                  	// #16
  405064:	b.eq	404f80 <ferror@plt+0x3be0>  // b.none
  405068:	cbz	x3, 4051a4 <ferror@plt+0x3e04>
  40506c:	and	x3, x1, #0x80000000000000
  405070:	cbz	w7, 405078 <ferror@plt+0x3cd8>
  405074:	orr	w0, w0, #0x8
  405078:	cbz	x3, 405198 <ferror@plt+0x3df8>
  40507c:	cmp	x2, #0x7fe
  405080:	add	x2, x2, #0x1
  405084:	b.eq	405140 <ferror@plt+0x3da0>  // b.none
  405088:	mov	x3, #0x1fefffffffffffff    	// #2301339409586323455
  40508c:	and	w2, w2, #0x7ff
  405090:	and	x1, x3, x1, lsr #3
  405094:	b	405008 <ferror@plt+0x3c68>
  405098:	and	x3, x6, #0xc00000
  40509c:	mov	w7, #0x1                   	// #1
  4050a0:	cmp	x3, #0x400, lsl #12
  4050a4:	mov	x2, #0x0                   	// #0
  4050a8:	mov	x1, #0x1                   	// #1
  4050ac:	b.ne	40505c <ferror@plt+0x3cbc>  // b.any
  4050b0:	cbnz	w4, 4050b8 <ferror@plt+0x3d18>
  4050b4:	add	x1, x1, #0x8
  4050b8:	mov	w0, #0x10                  	// #16
  4050bc:	b	404f8c <ferror@plt+0x3bec>
  4050c0:	mov	w2, #0x7ff                 	// #2047
  4050c4:	mov	w0, #0x14                  	// #20
  4050c8:	mov	x1, #0x0                   	// #0
  4050cc:	b	405008 <ferror@plt+0x3c68>
  4050d0:	mov	w2, #0x7ff                 	// #2047
  4050d4:	mov	w0, #0x0                   	// #0
  4050d8:	mov	x1, #0x0                   	// #0
  4050dc:	b	405008 <ferror@plt+0x3c68>
  4050e0:	cmn	x2, #0x34
  4050e4:	b.lt	405098 <ferror@plt+0x3cf8>  // b.tstop
  4050e8:	mov	x3, #0x3d                  	// #61
  4050ec:	sub	x7, x3, x2
  4050f0:	orr	x0, x0, #0x8000000000000
  4050f4:	cmp	x7, #0x3f
  4050f8:	b.le	4051b8 <ferror@plt+0x3e18>
  4050fc:	add	w1, w2, #0x43
  405100:	cmp	x7, #0x40
  405104:	mov	w3, #0xfffffffd            	// #-3
  405108:	sub	w2, w3, w2
  40510c:	lsl	x1, x0, x1
  405110:	orr	x1, x5, x1
  405114:	csel	x5, x1, x5, ne  // ne = any
  405118:	lsr	x0, x0, x2
  40511c:	cmp	x5, #0x0
  405120:	cset	x1, ne  // ne = any
  405124:	orr	x1, x1, x0
  405128:	cmp	x1, #0x0
  40512c:	cset	w7, ne  // ne = any
  405130:	tst	x1, #0x7
  405134:	b.eq	40517c <ferror@plt+0x3ddc>  // b.none
  405138:	mov	x2, #0x0                   	// #0
  40513c:	b	405050 <ferror@plt+0x3cb0>
  405140:	mov	w3, w2
  405144:	ands	x1, x6, #0xc00000
  405148:	b.eq	405170 <ferror@plt+0x3dd0>  // b.none
  40514c:	cmp	x1, #0x400, lsl #12
  405150:	b.eq	4051f8 <ferror@plt+0x3e58>  // b.none
  405154:	cmp	x1, #0x800, lsl #12
  405158:	mov	w5, #0x7fe                 	// #2046
  40515c:	csel	w1, w4, wzr, eq  // eq = none
  405160:	mov	x2, #0x1fffffffffffffff    	// #2305843009213693951
  405164:	cmp	w1, #0x0
  405168:	csel	w3, w3, w5, ne  // ne = any
  40516c:	csel	x1, xzr, x2, ne  // ne = any
  405170:	mov	w2, #0x14                  	// #20
  405174:	orr	w0, w0, w2
  405178:	b	404fa0 <ferror@plt+0x3c00>
  40517c:	and	x3, x1, #0x80000000000000
  405180:	cbnz	x1, 405210 <ferror@plt+0x3e70>
  405184:	nop
  405188:	mov	w0, #0x0                   	// #0
  40518c:	mov	x2, #0x1                   	// #1
  405190:	cbnz	x3, 405088 <ferror@plt+0x3ce8>
  405194:	mov	x2, #0x0                   	// #0
  405198:	and	w2, w2, #0x7ff
  40519c:	lsr	x1, x1, #3
  4051a0:	b	405008 <ferror@plt+0x3c68>
  4051a4:	and	x3, x1, #0xf
  4051a8:	cmp	x3, #0x4
  4051ac:	add	x3, x1, #0x4
  4051b0:	csel	x1, x3, x1, ne  // ne = any
  4051b4:	b	404f8c <ferror@plt+0x3bec>
  4051b8:	add	w1, w2, #0x3
  4051bc:	sub	w2, w3, w2
  4051c0:	lsl	x3, x5, x1
  4051c4:	cmp	x3, #0x0
  4051c8:	cset	x3, ne  // ne = any
  4051cc:	lsr	x2, x5, x2
  4051d0:	orr	x2, x2, x3
  4051d4:	lsl	x0, x0, x1
  4051d8:	orr	x1, x0, x2
  4051dc:	b	405128 <ferror@plt+0x3d88>
  4051e0:	cbz	w4, 4050c0 <ferror@plt+0x3d20>
  4051e4:	mov	w7, #0x0                   	// #0
  4051e8:	mov	w0, #0x14                  	// #20
  4051ec:	mov	x2, #0x7fe                 	// #2046
  4051f0:	mov	x1, #0xffffffffffffffff    	// #-1
  4051f4:	b	404f8c <ferror@plt+0x3bec>
  4051f8:	cmp	w4, #0x0
  4051fc:	mov	w1, #0x7fe                 	// #2046
  405200:	csel	w3, w2, w1, eq  // eq = none
  405204:	mov	x2, #0x1fffffffffffffff    	// #2305843009213693951
  405208:	csel	x1, xzr, x2, eq  // eq = none
  40520c:	b	405170 <ferror@plt+0x3dd0>
  405210:	tbz	w6, #11, 405188 <ferror@plt+0x3de8>
  405214:	mov	w0, #0x0                   	// #0
  405218:	mov	x2, #0x0                   	// #0
  40521c:	orr	w0, w0, #0x8
  405220:	b	405078 <ferror@plt+0x3cd8>
  405224:	nop
  405228:	tbz	w0, #0, 405238 <ferror@plt+0x3e98>
  40522c:	movi	v1.2s, #0x0
  405230:	fdiv	s0, s1, s1
  405234:	mrs	x1, fpsr
  405238:	tbz	w0, #1, 40524c <ferror@plt+0x3eac>
  40523c:	fmov	s1, #1.000000000000000000e+00
  405240:	movi	v2.2s, #0x0
  405244:	fdiv	s0, s1, s2
  405248:	mrs	x1, fpsr
  40524c:	tbz	w0, #2, 40526c <ferror@plt+0x3ecc>
  405250:	mov	w2, #0xc5ae                	// #50606
  405254:	mov	w1, #0x7f7fffff            	// #2139095039
  405258:	movk	w2, #0x749d, lsl #16
  40525c:	fmov	s1, w1
  405260:	fmov	s2, w2
  405264:	fadd	s0, s1, s2
  405268:	mrs	x1, fpsr
  40526c:	tbz	w0, #3, 40527c <ferror@plt+0x3edc>
  405270:	movi	v1.2s, #0x80, lsl #16
  405274:	fmul	s0, s1, s1
  405278:	mrs	x1, fpsr
  40527c:	tbz	w0, #4, 405294 <ferror@plt+0x3ef4>
  405280:	mov	w0, #0x7f7fffff            	// #2139095039
  405284:	fmov	s2, #1.000000000000000000e+00
  405288:	fmov	s1, w0
  40528c:	fsub	s0, s1, s2
  405290:	mrs	x0, fpsr
  405294:	ret
  405298:	stp	x29, x30, [sp, #-64]!
  40529c:	mov	x29, sp
  4052a0:	stp	x19, x20, [sp, #16]
  4052a4:	adrp	x20, 415000 <ferror@plt+0x13c60>
  4052a8:	add	x20, x20, #0xdc0
  4052ac:	stp	x21, x22, [sp, #32]
  4052b0:	adrp	x21, 415000 <ferror@plt+0x13c60>
  4052b4:	add	x21, x21, #0xdb8
  4052b8:	sub	x20, x20, x21
  4052bc:	mov	w22, w0
  4052c0:	stp	x23, x24, [sp, #48]
  4052c4:	mov	x23, x1
  4052c8:	mov	x24, x2
  4052cc:	bl	4010d8 <_exit@plt-0x38>
  4052d0:	cmp	xzr, x20, asr #3
  4052d4:	b.eq	405300 <ferror@plt+0x3f60>  // b.none
  4052d8:	asr	x20, x20, #3
  4052dc:	mov	x19, #0x0                   	// #0
  4052e0:	ldr	x3, [x21, x19, lsl #3]
  4052e4:	mov	x2, x24
  4052e8:	add	x19, x19, #0x1
  4052ec:	mov	x1, x23
  4052f0:	mov	w0, w22
  4052f4:	blr	x3
  4052f8:	cmp	x20, x19
  4052fc:	b.ne	4052e0 <ferror@plt+0x3f40>  // b.any
  405300:	ldp	x19, x20, [sp, #16]
  405304:	ldp	x21, x22, [sp, #32]
  405308:	ldp	x23, x24, [sp, #48]
  40530c:	ldp	x29, x30, [sp], #64
  405310:	ret
  405314:	nop
  405318:	ret
  40531c:	nop
  405320:	adrp	x2, 416000 <ferror@plt+0x14c60>
  405324:	mov	x1, #0x0                   	// #0
  405328:	ldr	x2, [x2, #344]
  40532c:	b	401170 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000405330 <.fini>:
  405330:	stp	x29, x30, [sp, #-16]!
  405334:	mov	x29, sp
  405338:	ldp	x29, x30, [sp], #16
  40533c:	ret
