{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1729982095384 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1729982095385 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 26 19:34:55 2024 " "Processing started: Sat Oct 26 19:34:55 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1729982095385 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729982095385 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off XM23 -c XM23 " "Command: quartus_map --read_settings_files=on --write_settings_files=off XM23 -c XM23" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729982095385 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1729982095660 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1729982095660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regnum_to_values_to_alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file regnum_to_values_to_alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regnum_to_values_to_alu " "Found entity 1: regnum_to_values_to_alu" {  } { { "regnum_to_values_to_alu.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/regnum_to_values_to_alu.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729982101295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729982101295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file decode_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decode_stage " "Found entity 1: decode_stage" {  } { { "decode_stage.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/decode_stage.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729982101297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729982101297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline_registers.sv 1 1 " "Found 1 design units, including 1 entities, in source file pipeline_registers.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pipeline_registers " "Found entity 1: pipeline_registers" {  } { { "pipeline_registers.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/pipeline_registers.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729982101299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729982101299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file pipeline_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pipeline_controller " "Found entity 1: pipeline_controller" {  } { { "pipeline_controller.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/pipeline_controller.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729982101300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729982101300 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "memory_access.sv(29) " "Verilog HDL warning at memory_access.sv(29): extended using \"x\" or \"z\"" {  } { { "memory_access.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/memory_access.sv" 29 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1729982101301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_access.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory_access.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory_access " "Found entity 1: memory_access" {  } { { "memory_access.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/memory_access.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729982101301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729982101301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_xor.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_xor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_XOR " "Found entity 1: alu_XOR" {  } { { "alu_XOR.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/alu_XOR.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729982101302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729982101302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_top_level.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_top_level.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_top_level " "Found entity 1: alu_top_level" {  } { { "alu_top_level.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/alu_top_level.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729982101304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729982101304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_sub.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_sub.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_SUB " "Found entity 1: alu_SUB" {  } { { "alu_SUB.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/alu_SUB.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729982101305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729982101305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_or.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_or.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_OR " "Found entity 1: alu_OR" {  } { { "alu_OR.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/alu_OR.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729982101305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729982101305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_dadd.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_dadd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_DADD " "Found entity 1: alu_DADD" {  } { { "alu_DADD.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/alu_DADD.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729982101307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729982101307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_BIT " "Found entity 1: alu_BIT" {  } { { "alu_BIT.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/alu_BIT.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729982101308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729982101308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_bis.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_bis.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_BIS " "Found entity 1: alu_BIS" {  } { { "alu_BIS.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/alu_BIS.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729982101310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729982101310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_bic.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_bic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_BIC " "Found entity 1: alu_BIC" {  } { { "alu_BIC.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/alu_BIC.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729982101311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729982101311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_and.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_and.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_AND " "Found entity 1: alu_AND" {  } { { "alu_AND.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/alu_AND.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729982101312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729982101312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_add.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_add.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_ADD " "Found entity 1: alu_ADD" {  } { { "alu_ADD.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/alu_ADD.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729982101313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729982101313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/alu.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729982101314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729982101314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xm23.sv 1 1 " "Found 1 design units, including 1 entities, in source file xm23.sv" { { "Info" "ISGN_ENTITY_NAME" "1 XM23 " "Found entity 1: XM23" {  } { { "XM23.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729982101315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729982101315 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "regnum_to_values.sv " "Can't analyze file -- file regnum_to_values.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1729982101318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_addc.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_addc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_ADDC " "Found entity 1: alu_ADDC" {  } { { "alu_ADDC.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/alu_ADDC.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729982101319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729982101319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_subc.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_subc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_SUBC " "Found entity 1: alu_SUBC" {  } { { "alu_SUBC.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/alu_SUBC.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729982101320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729982101320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "update_psw.sv 1 1 " "Found 1 design units, including 1 entities, in source file update_psw.sv" { { "Info" "ISGN_ENTITY_NAME" "1 update_psw " "Found entity 1: update_psw" {  } { { "update_psw.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/update_psw.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729982101321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729982101321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "p_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file p_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 p_ram " "Found entity 1: p_ram" {  } { { "p_ram.v" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/p_ram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729982101323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729982101323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file d_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 d_ram " "Found entity 1: d_ram" {  } { { "d_ram.v" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/d_ram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729982101324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729982101324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file program_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Found entity 1: program_counter" {  } { { "program_counter.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/program_counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729982101325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729982101325 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "carry_out alu_SUB.sv(12) " "Verilog HDL Implicit Net warning at alu_SUB.sv(12): created implicit net for \"carry_out\"" {  } { { "alu_SUB.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/alu_SUB.sv" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729982101326 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "carry_out alu_DADD.sv(48) " "Verilog HDL Implicit Net warning at alu_DADD.sv(48): created implicit net for \"carry_out\"" {  } { { "alu_DADD.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/alu_DADD.sv" 48 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729982101326 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "carry_out alu_ADD.sv(12) " "Verilog HDL Implicit Net warning at alu_ADD.sv(12): created implicit net for \"carry_out\"" {  } { { "alu_ADD.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/alu_ADD.sv" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729982101326 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "carry_out alu_ADDC.sv(14) " "Verilog HDL Implicit Net warning at alu_ADDC.sv(14): created implicit net for \"carry_out\"" {  } { { "alu_ADDC.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/alu_ADDC.sv" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729982101326 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "carry_out alu_SUBC.sv(14) " "Verilog HDL Implicit Net warning at alu_SUBC.sv(14): created implicit net for \"carry_out\"" {  } { { "alu_SUBC.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/alu_SUBC.sv" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729982101326 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "XM23 " "Elaborating entity \"XM23\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1729982101368 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "gprc_o_wire " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"gprc_o_wire\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1729982101380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_counter program_counter:pcounter " "Elaborating entity \"program_counter\" for hierarchy \"program_counter:pcounter\"" {  } { { "XM23.sv" "pcounter" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729982101390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "p_ram p_ram:pram " "Elaborating entity \"p_ram\" for hierarchy \"p_ram:pram\"" {  } { { "XM23.sv" "pram" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729982101401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram p_ram:pram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"p_ram:pram\|altsyncram:altsyncram_component\"" {  } { { "p_ram.v" "altsyncram_component" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/p_ram.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729982101442 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "p_ram:pram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"p_ram:pram\|altsyncram:altsyncram_component\"" {  } { { "p_ram.v" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/p_ram.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729982101452 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "p_ram:pram\|altsyncram:altsyncram_component " "Instantiated megafunction \"p_ram:pram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729982101452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729982101452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file program_memory.mif " "Parameter \"init_file\" = \"program_memory.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729982101452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729982101452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=pram " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=pram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729982101452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729982101452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729982101452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729982101452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729982101452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729982101452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729982101452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729982101452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729982101452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729982101452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729982101452 ""}  } { { "p_ram.v" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/p_ram.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1729982101452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_q6k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_q6k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_q6k1 " "Found entity 1: altsyncram_q6k1" {  } { { "db/altsyncram_q6k1.tdf" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/db/altsyncram_q6k1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729982101487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729982101487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_q6k1 p_ram:pram\|altsyncram:altsyncram_component\|altsyncram_q6k1:auto_generated " "Elaborating entity \"altsyncram_q6k1\" for hierarchy \"p_ram:pram\|altsyncram:altsyncram_component\|altsyncram_q6k1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729982101487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hlb2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hlb2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hlb2 " "Found entity 1: altsyncram_hlb2" {  } { { "db/altsyncram_hlb2.tdf" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/db/altsyncram_hlb2.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729982101534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729982101534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hlb2 p_ram:pram\|altsyncram:altsyncram_component\|altsyncram_q6k1:auto_generated\|altsyncram_hlb2:altsyncram1 " "Elaborating entity \"altsyncram_hlb2\" for hierarchy \"p_ram:pram\|altsyncram:altsyncram_component\|altsyncram_q6k1:auto_generated\|altsyncram_hlb2:altsyncram1\"" {  } { { "db/altsyncram_q6k1.tdf" "altsyncram1" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/db/altsyncram_q6k1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729982101535 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "32764 32768 0 1 1 " "32764 out of 32768 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "4 32767 " "Addresses ranging from 4 to 32767 are not initialized" {  } { { "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/program_memory.mif" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/program_memory.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1729982101540 ""}  } { { "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/program_memory.mif" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/program_memory.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1729982101540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_msa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_msa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_msa " "Found entity 1: decode_msa" {  } { { "db/decode_msa.tdf" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/db/decode_msa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729982101626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729982101626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_msa p_ram:pram\|altsyncram:altsyncram_component\|altsyncram_q6k1:auto_generated\|altsyncram_hlb2:altsyncram1\|decode_msa:decode4 " "Elaborating entity \"decode_msa\" for hierarchy \"p_ram:pram\|altsyncram:altsyncram_component\|altsyncram_q6k1:auto_generated\|altsyncram_hlb2:altsyncram1\|decode_msa:decode4\"" {  } { { "db/altsyncram_hlb2.tdf" "decode4" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/db/altsyncram_hlb2.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729982101627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_f8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_f8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_f8a " "Found entity 1: decode_f8a" {  } { { "db/decode_f8a.tdf" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/db/decode_f8a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729982101666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729982101666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_f8a p_ram:pram\|altsyncram:altsyncram_component\|altsyncram_q6k1:auto_generated\|altsyncram_hlb2:altsyncram1\|decode_f8a:rden_decode_a " "Elaborating entity \"decode_f8a\" for hierarchy \"p_ram:pram\|altsyncram:altsyncram_component\|altsyncram_q6k1:auto_generated\|altsyncram_hlb2:altsyncram1\|decode_f8a:rden_decode_a\"" {  } { { "db/altsyncram_hlb2.tdf" "rden_decode_a" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/db/altsyncram_hlb2.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729982101666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_lob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_lob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_lob " "Found entity 1: mux_lob" {  } { { "db/mux_lob.tdf" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/db/mux_lob.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729982101704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729982101704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_lob p_ram:pram\|altsyncram:altsyncram_component\|altsyncram_q6k1:auto_generated\|altsyncram_hlb2:altsyncram1\|mux_lob:mux6 " "Elaborating entity \"mux_lob\" for hierarchy \"p_ram:pram\|altsyncram:altsyncram_component\|altsyncram_q6k1:auto_generated\|altsyncram_hlb2:altsyncram1\|mux_lob:mux6\"" {  } { { "db/altsyncram_hlb2.tdf" "mux6" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/db/altsyncram_hlb2.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729982101704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom p_ram:pram\|altsyncram:altsyncram_component\|altsyncram_q6k1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"p_ram:pram\|altsyncram:altsyncram_component\|altsyncram_q6k1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_q6k1.tdf" "mgl_prim2" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/db/altsyncram_q6k1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729982102155 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "p_ram:pram\|altsyncram:altsyncram_component\|altsyncram_q6k1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"p_ram:pram\|altsyncram:altsyncram_component\|altsyncram_q6k1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_q6k1.tdf" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/db/altsyncram_q6k1.tdf" 38 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729982102169 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "p_ram:pram\|altsyncram:altsyncram_component\|altsyncram_q6k1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"p_ram:pram\|altsyncram:altsyncram_component\|altsyncram_q6k1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 0000000000000000 " "Parameter \"CVALUE\" = \"0000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729982102169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729982102169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729982102169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1886544237 " "Parameter \"NODE_NAME\" = \"1886544237\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729982102169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 32768 " "Parameter \"NUMWORDS\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729982102169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 5 " "Parameter \"SHIFT_COUNT_BITS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729982102169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 16 " "Parameter \"WIDTH_WORD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729982102169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 15 " "Parameter \"WIDTHAD\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729982102169 ""}  } { { "db/altsyncram_q6k1.tdf" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/db/altsyncram_q6k1.tdf" 38 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1729982102169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter p_ram:pram\|altsyncram:altsyncram_component\|altsyncram_q6k1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"p_ram:pram\|altsyncram:altsyncram_component\|altsyncram_q6k1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729982102247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl p_ram:pram\|altsyncram:altsyncram_component\|altsyncram_q6k1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"p_ram:pram\|altsyncram:altsyncram_component\|altsyncram_q6k1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729982102327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr p_ram:pram\|altsyncram:altsyncram_component\|altsyncram_q6k1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"p_ram:pram\|altsyncram:altsyncram_component\|altsyncram_q6k1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729982102397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_stage decode_stage:decode " "Elaborating entity \"decode_stage\" for hierarchy \"decode_stage:decode\"" {  } { { "XM23.sv" "decode" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729982102422 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 decode_stage.sv(451) " "Verilog HDL assignment warning at decode_stage.sv(451): truncated value with size 4 to match size of target (1)" {  } { { "decode_stage.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/decode_stage.sv" 451 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1729982102425 "|XM23|decode_stage:decode"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline_registers pipeline_registers:pipeline " "Elaborating entity \"pipeline_registers\" for hierarchy \"pipeline_registers:pipeline\"" {  } { { "XM23.sv" "pipeline" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729982102480 ""}
{ "Error" "EVRFX_VERI_OPPOSITE_DIRECTION" "pipeline_registers.sv(183) " "Verilog HDL error at pipeline_registers.sv(183): part-select direction is opposite from prefix index direction" {  } { { "pipeline_registers.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/pipeline_registers.sv" 183 0 0 } }  } 0 10198 "Verilog HDL error at %1!s!: part-select direction is opposite from prefix index direction" 0 0 "Analysis & Synthesis" 0 -1 1729982102482 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "enable_i pipeline_registers.sv(101) " "HDL error at pipeline_registers.sv(101): see declaration for object \"enable_i\"" {  } { { "pipeline_registers.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/pipeline_registers.sv" 101 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729982102482 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "pipeline_registers:pipeline " "Can't elaborate user hierarchy \"pipeline_registers:pipeline\"" {  } { { "XM23.sv" "pipeline" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv" 183 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729982102484 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/output_files/XM23.map.smsg " "Generated suppressed messages file C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/output_files/XM23.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729982102551 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 10 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4800 " "Peak virtual memory: 4800 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1729982102748 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Oct 26 19:35:02 2024 " "Processing ended: Sat Oct 26 19:35:02 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1729982102748 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1729982102748 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1729982102748 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1729982102748 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 10 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 10 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1729982103341 ""}
