{
  "creator": "Yosys 0.48 (git sha1 aaa5347494801e9e3870b31387da59da24233f76, clang++ 16.0.0 -fPIC -O3)",
  "modules": {
    "Mem": {
      "attributes": {
        "MEM": 1,
        "dynports": 1,
        "cells_not_processed": 1,
        "src": "myProject/Tile/E_Mem/Mem.v:2.1-36.10"
      },
      "parameter_default_values": {
        "IDX_SIZE": 4,
        "SIZE": 16,
        "WIDTH": 32
      },
      "ports": {
        "addr0": {
          "direction": "input",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ]
        },
        "write_data": {
          "direction": "input",
          "bits": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ]
        },
        "write_en": {
          "direction": "input",
          "bits": [ 66 ]
        },
        "clk": {
          "direction": "input",
          "bits": [ 67 ]
        },
        "reset": {
          "direction": "input",
          "bits": [ 68 ]
        },
        "read_data": {
          "direction": "output",
          "bits": [ 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100 ]
        },
        "config_bits": {
          "direction": "input",
          "bits": [ 101 ]
        }
      },
      "cells": {
        "$auto$proc_memwr.cc:45:proc_memwr$28": {
          "hide_name": 1,
          "type": "$memwr_v2",
          "parameters": {
            "ABITS": 4,
            "CLK_ENABLE": 1,
            "CLK_POLARITY": 1,
            "MEMID": "\\mem",
            "PORTID": 0,
            "PRIORITY_MASK": 0,
            "WIDTH": 32
          },
          "attributes": {
            "src": "myProject/Tile/E_Mem/Mem.v:29.7-29.45"
          },
          "port_directions": {
            "ADDR": "input",
            "CLK": "input",
            "DATA": "input",
            "EN": "input"
          },
          "connections": {
            "ADDR": [ 102, 103, 104, 105 ],
            "CLK": [ 67 ],
            "DATA": [ 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137 ],
            "EN": [ 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169 ]
          }
        },
        "$memrd$\\mem$myProject/Tile/E_Mem/Mem.v:25$2": {
          "hide_name": 1,
          "type": "$memrd",
          "parameters": {
            "ABITS": 4,
            "CLK_ENABLE": 0,
            "CLK_POLARITY": 0,
            "MEMID": "\\mem",
            "TRANSPARENT": 0,
            "WIDTH": 32
          },
          "attributes": {
            "src": "myProject/Tile/E_Mem/Mem.v:25.27-25.30"
          },
          "port_directions": {
            "ADDR": "input",
            "CLK": "input",
            "DATA": "output",
            "EN": "input"
          },
          "connections": {
            "ADDR": [ 2, 3, 4, 5 ],
            "CLK": [ "x" ],
            "DATA": [ 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201 ],
            "EN": [ "x" ]
          }
        },
        "$memrd$\\mem$myProject/Tile/E_Mem/Mem.v:31$10": {
          "hide_name": 1,
          "type": "$memrd",
          "parameters": {
            "ABITS": 4,
            "CLK_ENABLE": 0,
            "CLK_POLARITY": 0,
            "MEMID": "\\mem",
            "TRANSPARENT": 0,
            "WIDTH": 32
          },
          "attributes": {
            "src": "myProject/Tile/E_Mem/Mem.v:31.25-31.28"
          },
          "port_directions": {
            "ADDR": "input",
            "CLK": "input",
            "DATA": "output",
            "EN": "input"
          },
          "connections": {
            "ADDR": [ 2, 3, 4, 5 ],
            "CLK": [ "x" ],
            "DATA": [ 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233 ],
            "EN": [ "x" ]
          }
        },
        "$procdff$24": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": 1,
            "WIDTH": 32
          },
          "attributes": {
            "always_ff": 1,
            "src": "myProject/Tile/E_Mem/Mem.v:27.3-32.6"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 67 ],
            "D": [ 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265 ],
            "Q": [ 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297 ]
          }
        },
        "$procdff$25": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": 1,
            "WIDTH": 4
          },
          "attributes": {
            "always_ff": 1,
            "src": "myProject/Tile/E_Mem/Mem.v:27.3-32.6"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 67 ],
            "D": [ 102, 103, 104, 105 ],
            "Q": [ 298, 299, 300, 301 ]
          }
        },
        "$procdff$26": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": 1,
            "WIDTH": 32
          },
          "attributes": {
            "always_ff": 1,
            "src": "myProject/Tile/E_Mem/Mem.v:27.3-32.6"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 67 ],
            "D": [ 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137 ],
            "Q": [ 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333 ]
          }
        },
        "$procdff$27": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": 1,
            "WIDTH": 32
          },
          "attributes": {
            "always_ff": 1,
            "src": "myProject/Tile/E_Mem/Mem.v:27.3-32.6"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 67 ],
            "D": [ 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169 ],
            "Q": [ 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365 ]
          }
        },
        "$procmux$13": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 32
          },
          "attributes": {
            "full_case": 1,
            "src": "myProject/Tile/E_Mem/Mem.v:28.9-28.17|myProject/Tile/E_Mem/Mem.v:28.5-31.50"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1" ],
            "S": [ 66 ],
            "Y": [ 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169 ]
          }
        },
        "$procmux$16": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 32
          },
          "attributes": {
            "full_case": 1,
            "src": "myProject/Tile/E_Mem/Mem.v:28.9-28.17|myProject/Tile/E_Mem/Mem.v:28.5-31.50"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "B": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ],
            "S": [ 66 ],
            "Y": [ 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137 ]
          }
        },
        "$procmux$19": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 4
          },
          "attributes": {
            "full_case": 1,
            "src": "myProject/Tile/E_Mem/Mem.v:28.9-28.17|myProject/Tile/E_Mem/Mem.v:28.5-31.50"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x" ],
            "B": [ 2, 3, 4, 5 ],
            "S": [ 66 ],
            "Y": [ 102, 103, 104, 105 ]
          }
        },
        "$procmux$22": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 32
          },
          "attributes": {
            "full_case": 1,
            "src": "myProject/Tile/E_Mem/Mem.v:28.9-28.17|myProject/Tile/E_Mem/Mem.v:28.5-31.50"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233 ],
            "B": [ 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297 ],
            "S": [ 66 ],
            "Y": [ 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265 ]
          }
        },
        "$ternary$myProject/Tile/E_Mem/Mem.v:34$11": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 32
          },
          "attributes": {
            "src": "myProject/Tile/E_Mem/Mem.v:34.22-34.67"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201 ],
            "B": [ 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297 ],
            "S": [ 101 ],
            "Y": [ 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100 ]
          }
        }
      },
      "memories": {
        "mem": {
          "hide_name": 0,
          "attributes": {
            "src": "myProject/Tile/E_Mem/Mem.v:21.21-21.24"
          },
          "width": 32,
          "start_offset": 0,
          "size": 16
        }
      },
      "netnames": {
        "$0$memwr$\\mem$myProject/Tile/E_Mem/Mem.v:29$1_ADDR[3:0]$4": {
          "hide_name": 1,
          "bits": [ 102, 103, 104, 105 ],
          "attributes": {
            "src": "myProject/Tile/E_Mem/Mem.v:27.3-32.6"
          }
        },
        "$0$memwr$\\mem$myProject/Tile/E_Mem/Mem.v:29$1_DATA[31:0]$5": {
          "hide_name": 1,
          "bits": [ 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137 ],
          "attributes": {
            "src": "myProject/Tile/E_Mem/Mem.v:27.3-32.6"
          }
        },
        "$0$memwr$\\mem$myProject/Tile/E_Mem/Mem.v:29$1_EN[31:0]$6": {
          "hide_name": 1,
          "bits": [ 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169 ],
          "attributes": {
            "src": "myProject/Tile/E_Mem/Mem.v:27.3-32.6"
          }
        },
        "$0\\read_data_sync[31:0]": {
          "hide_name": 1,
          "bits": [ 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265 ],
          "attributes": {
            "src": "myProject/Tile/E_Mem/Mem.v:27.3-32.6"
          }
        },
        "$1$memwr$\\mem$myProject/Tile/E_Mem/Mem.v:29$1_ADDR[3:0]$7": {
          "hide_name": 1,
          "bits": [ 102, 103, 104, 105 ],
          "attributes": {
            "src": "myProject/Tile/E_Mem/Mem.v:27.3-32.6"
          }
        },
        "$1$memwr$\\mem$myProject/Tile/E_Mem/Mem.v:29$1_DATA[31:0]$8": {
          "hide_name": 1,
          "bits": [ 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137 ],
          "attributes": {
            "src": "myProject/Tile/E_Mem/Mem.v:27.3-32.6"
          }
        },
        "$1$memwr$\\mem$myProject/Tile/E_Mem/Mem.v:29$1_EN[31:0]$9": {
          "hide_name": 1,
          "bits": [ 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169 ],
          "attributes": {
            "src": "myProject/Tile/E_Mem/Mem.v:27.3-32.6"
          }
        },
        "$memrd$\\mem$myProject/Tile/E_Mem/Mem.v:25$2_DATA": {
          "hide_name": 1,
          "bits": [ 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201 ],
          "attributes": {
            "src": "myProject/Tile/E_Mem/Mem.v:25.27-25.30"
          }
        },
        "$memrd$\\mem$myProject/Tile/E_Mem/Mem.v:31$10_DATA": {
          "hide_name": 1,
          "bits": [ 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233 ],
          "attributes": {
            "src": "myProject/Tile/E_Mem/Mem.v:31.25-31.28"
          }
        },
        "$memwr$\\mem$myProject/Tile/E_Mem/Mem.v:29$1_ADDR": {
          "hide_name": 1,
          "bits": [ 298, 299, 300, 301 ],
          "attributes": {
            "src": "myProject/Tile/E_Mem/Mem.v:0.0-0.0"
          }
        },
        "$memwr$\\mem$myProject/Tile/E_Mem/Mem.v:29$1_DATA": {
          "hide_name": 1,
          "bits": [ 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333 ],
          "attributes": {
            "src": "myProject/Tile/E_Mem/Mem.v:0.0-0.0"
          }
        },
        "$memwr$\\mem$myProject/Tile/E_Mem/Mem.v:29$1_EN": {
          "hide_name": 1,
          "bits": [ 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365 ],
          "attributes": {
            "src": "myProject/Tile/E_Mem/Mem.v:0.0-0.0"
          }
        },
        "$procmux$13_Y": {
          "hide_name": 1,
          "bits": [ 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169 ],
          "attributes": {
          }
        },
        "$procmux$14_CMP": {
          "hide_name": 1,
          "bits": [ 66 ],
          "attributes": {
          }
        },
        "$procmux$16_Y": {
          "hide_name": 1,
          "bits": [ 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137 ],
          "attributes": {
          }
        },
        "$procmux$17_CMP": {
          "hide_name": 1,
          "bits": [ 66 ],
          "attributes": {
          }
        },
        "$procmux$19_Y": {
          "hide_name": 1,
          "bits": [ 102, 103, 104, 105 ],
          "attributes": {
          }
        },
        "$procmux$20_CMP": {
          "hide_name": 1,
          "bits": [ 66 ],
          "attributes": {
          }
        },
        "$procmux$22_Y": {
          "hide_name": 1,
          "bits": [ 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265 ],
          "attributes": {
          }
        },
        "$procmux$23_CMP": {
          "hide_name": 1,
          "bits": [ 66 ],
          "attributes": {
          }
        },
        "$ternary$myProject/Tile/E_Mem/Mem.v:34$11_Y": {
          "hide_name": 1,
          "bits": [ 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100 ],
          "attributes": {
            "src": "myProject/Tile/E_Mem/Mem.v:34.22-34.67"
          }
        },
        "addr0": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ],
          "attributes": {
            "src": "myProject/Tile/E_Mem/Mem.v:7.28-7.33"
          }
        },
        "clk": {
          "hide_name": 0,
          "bits": [ 67 ],
          "attributes": {
            "FABulous": 1,
            "USER_CLK": 1,
            "src": "myProject/Tile/E_Mem/Mem.v:12.16-12.19"
          }
        },
        "config_bits": {
          "hide_name": 0,
          "bits": [ 101 ],
          "attributes": {
            "CONFIG_BIT": 1,
            "FABulous": 1,
            "FEATURE": "AR;SR",
            "src": "myProject/Tile/E_Mem/Mem.v:18.16-18.27"
          }
        },
        "read_data": {
          "hide_name": 0,
          "bits": [ 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100 ],
          "attributes": {
            "src": "myProject/Tile/E_Mem/Mem.v:15.28-15.37"
          }
        },
        "read_data_comb": {
          "hide_name": 0,
          "bits": [ 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201 ],
          "attributes": {
            "src": "myProject/Tile/E_Mem/Mem.v:22.21-22.35"
          }
        },
        "read_data_sync": {
          "hide_name": 0,
          "bits": [ 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297 ],
          "attributes": {
            "src": "myProject/Tile/E_Mem/Mem.v:23.21-23.35"
          }
        },
        "reset": {
          "hide_name": 0,
          "bits": [ 68 ],
          "attributes": {
            "src": "myProject/Tile/E_Mem/Mem.v:14.16-14.21"
          }
        },
        "write_data": {
          "hide_name": 0,
          "bits": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ],
          "attributes": {
            "src": "myProject/Tile/E_Mem/Mem.v:8.28-8.38"
          }
        },
        "write_en": {
          "hide_name": 0,
          "bits": [ 66 ],
          "attributes": {
            "src": "myProject/Tile/E_Mem/Mem.v:9.16-9.24"
          }
        }
      }
    }
  }
}
