Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Jan 29 14:43:17 2024
| Host         : LAPTOP-698SEBEQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file seven_seg_display_timing_summary_routed.rpt -pb seven_seg_display_timing_summary_routed.pb -rpx seven_seg_display_timing_summary_routed.rpx -warn_on_violation
| Design       : seven_seg_display
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    7          inf        0.000                      0                    7           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A0
                            (input port)
  Destination:            f
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.053ns  (logic 5.141ns (46.513%)  route 5.912ns (53.487%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  A0 (IN)
                         net (fo=0)                   0.000     0.000    A0
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  A0_IBUF_inst/O
                         net (fo=7, routed)           2.943     4.407    A0_IBUF
    SLICE_X113Y97        LUT4 (Prop_lut4_I0_O)        0.124     4.531 r  f_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.968     7.499    f_OBUF
    W16                  OBUF (Prop_obuf_I_O)         3.554    11.053 r  f_OBUF_inst/O
                         net (fo=0)                   0.000    11.053    f
    W16                                                               r  f (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A0
                            (input port)
  Destination:            e
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.617ns  (logic 5.140ns (48.416%)  route 5.477ns (51.584%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  A0 (IN)
                         net (fo=0)                   0.000     0.000    A0
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  A0_IBUF_inst/O
                         net (fo=7, routed)           2.708     4.172    A0_IBUF
    SLICE_X113Y97        LUT3 (Prop_lut3_I1_O)        0.124     4.296 r  e_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.769     7.064    e_OBUF
    V16                  OBUF (Prop_obuf_I_O)         3.553    10.617 r  e_OBUF_inst/O
                         net (fo=0)                   0.000    10.617    e
    V16                                                               r  e (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A0
                            (input port)
  Destination:            b
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.391ns  (logic 5.465ns (52.594%)  route 4.926ns (47.406%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  A0 (IN)
                         net (fo=0)                   0.000     0.000    A0
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  A0_IBUF_inst/O
                         net (fo=7, routed)           2.708     4.172    A0_IBUF
    SLICE_X113Y97        LUT3 (Prop_lut3_I2_O)        0.150     4.322 r  b_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.218     6.539    b_OBUF
    Y14                  OBUF (Prop_obuf_I_O)         3.852    10.391 r  b_OBUF_inst/O
                         net (fo=0)                   0.000    10.391    b
    Y14                                                               r  b (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A0
                            (input port)
  Destination:            a
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.263ns  (logic 5.470ns (53.300%)  route 4.793ns (46.700%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  A0 (IN)
                         net (fo=0)                   0.000     0.000    A0
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  A0_IBUF_inst/O
                         net (fo=7, routed)           2.710     4.174    A0_IBUF
    SLICE_X113Y97        LUT4 (Prop_lut4_I3_O)        0.150     4.324 r  a_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.083     6.406    a_OBUF
    W14                  OBUF (Prop_obuf_I_O)         3.857    10.263 r  a_OBUF_inst/O
                         net (fo=0)                   0.000    10.263    a
    W14                                                               r  a (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A0
                            (input port)
  Destination:            g
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.222ns  (logic 5.422ns (53.039%)  route 4.800ns (46.961%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  A0 (IN)
                         net (fo=0)                   0.000     0.000    A0
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  A0_IBUF_inst/O
                         net (fo=7, routed)           2.943     4.407    A0_IBUF
    SLICE_X113Y97        LUT4 (Prop_lut4_I0_O)        0.154     4.561 r  g_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.857     6.418    g_OBUF
    V12                  OBUF (Prop_obuf_I_O)         3.804    10.222 r  g_OBUF_inst/O
                         net (fo=0)                   0.000    10.222    g
    V12                                                               r  g (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A1
                            (input port)
  Destination:            c
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.740ns  (logic 5.192ns (53.311%)  route 4.547ns (46.689%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  A1 (IN)
                         net (fo=0)                   0.000     0.000    A1
    D20                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  A1_IBUF_inst/O
                         net (fo=7, routed)           2.885     4.349    A1_IBUF
    SLICE_X113Y97        LUT3 (Prop_lut3_I1_O)        0.124     4.473 r  c_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.663     6.135    c_OBUF
    T11                  OBUF (Prop_obuf_I_O)         3.605     9.740 r  c_OBUF_inst/O
                         net (fo=0)                   0.000     9.740    c
    T11                                                               r  c (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A0
                            (input port)
  Destination:            d
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.560ns  (logic 5.185ns (54.240%)  route 4.375ns (45.760%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  A0 (IN)
                         net (fo=0)                   0.000     0.000    A0
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  A0_IBUF_inst/O
                         net (fo=7, routed)           2.710     4.174    A0_IBUF
    SLICE_X113Y97        LUT4 (Prop_lut4_I3_O)        0.124     4.298 r  d_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.664     5.962    d_OBUF
    T10                  OBUF (Prop_obuf_I_O)         3.598     9.560 r  d_OBUF_inst/O
                         net (fo=0)                   0.000     9.560    d
    T10                                                               r  d (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A2
                            (input port)
  Destination:            c
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.770ns  (logic 1.630ns (58.858%)  route 1.140ns (41.142%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L20                                               0.000     0.000 f  A2 (IN)
                         net (fo=0)                   0.000     0.000    A2
    L20                  IBUF (Prop_ibuf_I_O)         0.281     0.281 f  A2_IBUF_inst/O
                         net (fo=7, routed)           0.809     1.090    A2_IBUF
    SLICE_X113Y97        LUT3 (Prop_lut3_I2_O)        0.045     1.135 r  c_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.331     1.465    c_OBUF
    T11                  OBUF (Prop_obuf_I_O)         1.305     2.770 r  c_OBUF_inst/O
                         net (fo=0)                   0.000     2.770    c
    T11                                                               r  c (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A2
                            (input port)
  Destination:            d
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.776ns  (logic 1.624ns (58.492%)  route 1.152ns (41.508%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L20                                               0.000     0.000 r  A2 (IN)
                         net (fo=0)                   0.000     0.000    A2
    L20                  IBUF (Prop_ibuf_I_O)         0.281     0.281 r  A2_IBUF_inst/O
                         net (fo=7, routed)           0.821     1.101    A2_IBUF
    SLICE_X113Y97        LUT4 (Prop_lut4_I2_O)        0.045     1.146 r  d_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.331     1.478    d_OBUF
    T10                  OBUF (Prop_obuf_I_O)         1.298     2.776 r  d_OBUF_inst/O
                         net (fo=0)                   0.000     2.776    d
    T10                                                               r  d (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A2
                            (input port)
  Destination:            g
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.967ns  (logic 1.692ns (57.026%)  route 1.275ns (42.974%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L20                                               0.000     0.000 r  A2 (IN)
                         net (fo=0)                   0.000     0.000    A2
    L20                  IBUF (Prop_ibuf_I_O)         0.281     0.281 r  A2_IBUF_inst/O
                         net (fo=7, routed)           0.863     1.144    A2_IBUF
    SLICE_X113Y97        LUT4 (Prop_lut4_I3_O)        0.045     1.189 r  g_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.412     1.601    g_OBUF
    V12                  OBUF (Prop_obuf_I_O)         1.366     2.967 r  g_OBUF_inst/O
                         net (fo=0)                   0.000     2.967    g
    V12                                                               r  g (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A2
                            (input port)
  Destination:            a
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.058ns  (logic 1.739ns (56.878%)  route 1.319ns (43.122%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L20                                               0.000     0.000 r  A2 (IN)
                         net (fo=0)                   0.000     0.000    A2
    L20                  IBUF (Prop_ibuf_I_O)         0.281     0.281 r  A2_IBUF_inst/O
                         net (fo=7, routed)           0.821     1.101    A2_IBUF
    SLICE_X113Y97        LUT4 (Prop_lut4_I2_O)        0.042     1.143 r  a_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.498     1.641    a_OBUF
    W14                  OBUF (Prop_obuf_I_O)         1.417     3.058 r  a_OBUF_inst/O
                         net (fo=0)                   0.000     3.058    a
    W14                                                               r  a (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A2
                            (input port)
  Destination:            b
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.130ns  (logic 1.734ns (55.389%)  route 1.397ns (44.611%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L20                                               0.000     0.000 r  A2 (IN)
                         net (fo=0)                   0.000     0.000    A2
    L20                  IBUF (Prop_ibuf_I_O)         0.281     0.281 r  A2_IBUF_inst/O
                         net (fo=7, routed)           0.823     1.103    A2_IBUF
    SLICE_X113Y97        LUT3 (Prop_lut3_I0_O)        0.043     1.146 r  b_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.574     1.720    b_OBUF
    Y14                  OBUF (Prop_obuf_I_O)         1.410     3.130 r  b_OBUF_inst/O
                         net (fo=0)                   0.000     3.130    b
    Y14                                                               r  b (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A2
                            (input port)
  Destination:            e
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.220ns  (logic 1.579ns (49.051%)  route 1.640ns (50.949%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L20                                               0.000     0.000 r  A2 (IN)
                         net (fo=0)                   0.000     0.000    A2
    L20                  IBUF (Prop_ibuf_I_O)         0.281     0.281 r  A2_IBUF_inst/O
                         net (fo=7, routed)           0.823     1.103    A2_IBUF
    SLICE_X113Y97        LUT3 (Prop_lut3_I0_O)        0.045     1.148 r  e_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.818     1.966    e_OBUF
    V16                  OBUF (Prop_obuf_I_O)         1.254     3.220 r  e_OBUF_inst/O
                         net (fo=0)                   0.000     3.220    e
    V16                                                               r  e (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A2
                            (input port)
  Destination:            f
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.328ns  (logic 1.580ns (47.467%)  route 1.748ns (52.533%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L20                                               0.000     0.000 f  A2 (IN)
                         net (fo=0)                   0.000     0.000    A2
    L20                  IBUF (Prop_ibuf_I_O)         0.281     0.281 f  A2_IBUF_inst/O
                         net (fo=7, routed)           0.863     1.144    A2_IBUF
    SLICE_X113Y97        LUT4 (Prop_lut4_I2_O)        0.045     1.189 r  f_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.885     2.074    f_OBUF
    W16                  OBUF (Prop_obuf_I_O)         1.254     3.328 r  f_OBUF_inst/O
                         net (fo=0)                   0.000     3.328    f
    W16                                                               r  f (OUT)
  -------------------------------------------------------------------    -------------------





