// Seed: 1357184700
module module_0 (
    output tri1  id_0,
    input  wor   id_1,
    output uwire id_2
);
  assign id_0 = id_1 + id_1;
  assign id_2 = id_1;
  reg id_4 = id_1;
  assign module_1.id_0 = 0;
  logic id_5;
  always @(posedge -1 - id_1 or id_4) begin : LABEL_0
    id_4 = 1;
  end
endmodule
module module_1 #(
    parameter id_1 = 32'd89
) (
    output supply0 id_0,
    output supply1 _id_1,
    output wor id_2,
    input wire id_3,
    input supply0 id_4,
    input wor id_5,
    input tri0 id_6,
    output tri id_7
);
  wire id_9[id_1  +  -1 : 1];
  ;
  wire [-1 'b0 ==  -1 : -1] id_10;
  logic id_11 = 1;
  wire id_12 = id_5;
  module_0 modCall_1 (
      id_0,
      id_6,
      id_0
  );
  assign id_11 = id_11;
endmodule
