<dec f='llvm/llvm/include/llvm/CodeGen/TargetRegisterInfo.h' l='329' type='llvm::BitVector llvm::TargetRegisterInfo::getAllocatableSet(const llvm::MachineFunction &amp; MF, const llvm::TargetRegisterClass * RC = nullptr) const'/>
<use f='llvm/llvm/lib/CodeGen/AggressiveAntiDepBreaker.cpp' l='129' u='c' c='_ZN4llvm24AggressiveAntiDepBreakerC1ERNS_15MachineFunctionERKNS_17RegisterClassInfoERNS_15SmallVectorImplIPKNS_19TargetRegisterClassEEE'/>
<use f='llvm/llvm/lib/CodeGen/AggressiveAntiDepBreaker.cpp' l='531' u='c' c='_ZN4llvm24AggressiveAntiDepBreaker18GetRenameRegistersEj'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetRegisterInfo.h' l='326'>/// Returns a bitset indexed by register number indicating if a register is
  /// allocatable or not. If a register class is specified, returns the subset
  /// for the class.</doc>
<use f='llvm/llvm/lib/CodeGen/RegisterScavenging.cpp' l='522' u='c' c='_ZN4llvm12RegScavenger16scavengeRegisterEPKNS_19TargetRegisterClassENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEib'/>
<def f='llvm/llvm/lib/CodeGen/TargetRegisterInfo.cpp' l='238' ll='257' type='llvm::BitVector llvm::TargetRegisterInfo::getAllocatableSet(const llvm::MachineFunction &amp; MF, const llvm::TargetRegisterClass * RC = nullptr) const'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFormMemoryClauses.cpp' l='319' u='c' c='_ZN12_GLOBAL__N_119SIFormMemoryClauses20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFormMemoryClauses.cpp' l='320' u='c' c='_ZN12_GLOBAL__N_119SIFormMemoryClauses20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/ARM/Thumb1FrameLowering.cpp' l='680' u='c' c='_ZNK4llvm19Thumb1FrameLowering19emitPopSpecialFixUpERNS_17MachineBasicBlockEb'/>
<use f='llvm/llvm/lib/Target/ARM/Thumb1FrameLowering.cpp' l='691' u='c' c='_ZNK4llvm19Thumb1FrameLowering19emitPopSpecialFixUpERNS_17MachineBasicBlockEb'/>
<use f='llvm/llvm/lib/Target/AVR/AVRExpandPseudoInsts.cpp' l='911' u='c' c='_ZN12_GLOBAL__N_115AVRExpandPseudo12scavengeGPR8ERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/Mips/Mips16InstrInfo.cpp' l='351' u='c' c='_ZNK4llvm15Mips16InstrInfo13loadImmediateEjlRNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERj'/>
<use f='llvm/llvm/lib/Target/Mips/MipsDelaySlotFiller.cpp' l='390' u='c' c='_ZN12_GLOBAL__N_111RegDefsUses20setUnallocatableRegsERKN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCFrameLowering.cpp' l='2243' u='c' c='_ZNK4llvm16PPCFrameLowering27assignCalleeSavedSpillSlotsERNS_15MachineFunctionEPKNS_18TargetRegisterInfoERSt6vectorINS_15CalleeSavedInfoESaIS7_EE'/>
