7:45:35 PM
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "MATTY_syn.prj" -log "MATTY_Implmnt/MATTY.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of MATTY_Implmnt/MATTY.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-QDLO61O

# Sun Feb 25 19:45:41 2018

#Implementation: MATTY_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":25:7:25:21|Top entity is set to MATTY_MAIN_VHDL.
File Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\gray_counter.vhd changed - recompiling
File Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\package_timing.vhd changed - recompiling
File C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd\std_logic_textio.vhd changed - recompiling
File C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd\std_textio.vhd changed - recompiling
File Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd changed - recompiling
File Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\pll128M2.vhd changed - recompiling
File Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\asyn_fifo.vhd changed - recompiling
File Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\spi_data_path.vhd changed - recompiling
File Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\spi_master.vhd changed - recompiling
File Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd changed - recompiling
VHDL syntax check successful!

Compiler output is up to date.  No re-compile necessary

@N: CD231 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd\std_logic_textio.vhd":79:15:79:16|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N: CD630 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":25:7:25:21|Synthesizing work.matty_main_vhdl.behavioral.
@W: CD638 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":110:8:110:17|Signal stop_tour1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":111:8:111:17|Signal stop_tour2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":116:8:116:16|Signal sspi_miso is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":146:8:146:16|Signal sdelayacq is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":171:8:171:16|Signal sadc_data is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":222:8:222:23|Signal button_mode_prev is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\spi_master.vhd":9:7:9:16|Synthesizing work.spi_master.spi_master_rtl.
@N: CD604 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\spi_master.vhd":118:16:118:44|OTHERS clause is not synthesized.
@N: CD630 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\spi_data_path.vhd":9:7:9:19|Synthesizing work.spi_data_path.rtl_arch.
@W: CD638 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\spi_data_path.vhd":62:11:62:23|Signal data_in_reg_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\spi_data_path.vhd":73:11:73:23|Signal rxfifoempty_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\spi_data_path.vhd":75:11:75:24|Signal readhalffull_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\spi_data_path.vhd":76:11:76:22|Signal rxfifofull_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\spi_data_path.vhd":78:11:78:23|Signal txfifoempty_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\spi_data_path.vhd":80:11:80:26|Signal txfifohalffull_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\spi_data_path.vhd":81:11:81:22|Signal txfifofull_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\spi_data_path.vhd":104:11:104:17|Signal dummy_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\spi_data_path.vhd":105:11:105:18|Signal dummy_rd is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.spi_data_path.rtl_arch
@W: CL240 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\spi_data_path.vhd":81:11:81:22|Signal TxFifoFull_i is floating; a simulation mismatch is possible.
@W: CL240 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\spi_data_path.vhd":76:11:76:22|Signal RxFifoFull_i is floating; a simulation mismatch is possible.
@W: CL169 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\spi_data_path.vhd":277:8:277:9|Pruning unused register d2_RxReady_i_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\spi_data_path.vhd":277:8:277:9|Pruning unused register d1_RxReady_i_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\spi_data_path.vhd":264:8:264:9|Pruning unused register d2_TxReady_i_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\spi_data_path.vhd":264:8:264:9|Pruning unused register d1_TxReady_i_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\spi_data_path.vhd":249:8:249:9|Pruning unused register rx_fifo_rd_en_i_1. Make sure that there are no unused intermediate registers.
@W: CL169 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\spi_data_path.vhd":232:8:232:9|Pruning unused register tx_fifo_wr_en_i_2. Make sure that there are no unused intermediate registers.
@N: CD630 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\sclk_gen.vhd":9:7:9:14|Synthesizing work.sclk_gen.count_arch.
@N: CD231 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\sclk_gen.vhd":45:25:45:26|Using onehot encoding for type spim_clk_states. For example, enumeration spim_idle_state is mapped to "10000".
@N: CD604 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\sclk_gen.vhd":191:16:191:44|OTHERS clause is not synthesized.
@W: CD638 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\sclk_gen.vhd":29:11:29:23|Signal sclk_period_i is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.sclk_gen.count_arch
Post processing for work.spi_master.spi_master_rtl
@N: CD630 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\spi_slave_ice.vhd":48:7:48:19|Synthesizing work.spi_slave_ice.rtl_arch.
Post processing for work.spi_slave_ice.rtl_arch
@N: CD630 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\pll128M2.vhd":4:7:4:14|Synthesizing work.pll128m2.behavior.
@W: CD280 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\pll128M2.vhd":18:10:18:25|Unbound component SB_PLL40_2F_CORE mapped to black box
@N: CD630 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\pll128M2.vhd":18:10:18:25|Synthesizing work.sb_pll40_2f_core.syn_black_box.
Post processing for work.sb_pll40_2f_core.syn_black_box
@W: CD638 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\pll128M2.vhd":16:7:16:14|Signal openwire is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\pll128M2.vhd":17:7:17:17|Signal openwirebus is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.pll128m2.behavior
@W: CL252 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\pll128M2.vhd":17:7:17:17|Bit 0 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\pll128M2.vhd":17:7:17:17|Bit 1 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\pll128M2.vhd":17:7:17:17|Bit 2 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\pll128M2.vhd":17:7:17:17|Bit 3 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\pll128M2.vhd":17:7:17:17|Bit 4 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\pll128M2.vhd":17:7:17:17|Bit 5 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\pll128M2.vhd":17:7:17:17|Bit 6 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\pll128M2.vhd":17:7:17:17|Bit 7 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL240 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\pll128M2.vhd":16:7:16:14|Signal openwire is floating; a simulation mismatch is possible.
@W: CL167 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\pll128M2.vhd":63:0:63:12|Input extfeedback of instance pll128M2_inst is floating
@W: CL245 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\pll128M2.vhd":63:0:63:12|Bit 0 of input dynamicdelay of instance pll128M2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\pll128M2.vhd":63:0:63:12|Bit 1 of input dynamicdelay of instance pll128M2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\pll128M2.vhd":63:0:63:12|Bit 2 of input dynamicdelay of instance pll128M2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\pll128M2.vhd":63:0:63:12|Bit 3 of input dynamicdelay of instance pll128M2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\pll128M2.vhd":63:0:63:12|Bit 4 of input dynamicdelay of instance pll128M2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\pll128M2.vhd":63:0:63:12|Bit 5 of input dynamicdelay of instance pll128M2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\pll128M2.vhd":63:0:63:12|Bit 6 of input dynamicdelay of instance pll128M2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\pll128M2.vhd":63:0:63:12|Bit 7 of input dynamicdelay of instance pll128M2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\pll128M2.vhd":63:0:63:12|Input latchinputvalue of instance pll128M2_inst is floating
@W: CL167 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\pll128M2.vhd":63:0:63:12|Input sdi of instance pll128M2_inst is floating
@W: CL167 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\pll128M2.vhd":63:0:63:12|Input sclk of instance pll128M2_inst is floating
@N: CD630 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":4:7:4:13|Synthesizing work.pll100m.behavior.
@W: CD280 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":16:10:16:22|Unbound component SB_PLL40_CORE mapped to black box
@N: CD630 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":16:10:16:22|Synthesizing work.sb_pll40_core.syn_black_box.
Post processing for work.sb_pll40_core.syn_black_box
@W: CD638 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":14:7:14:14|Signal openwire is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":15:7:15:17|Signal openwirebus is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.pll100m.behavior
@W: CL252 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":15:7:15:17|Bit 0 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":15:7:15:17|Bit 1 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":15:7:15:17|Bit 2 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":15:7:15:17|Bit 3 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":15:7:15:17|Bit 4 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":15:7:15:17|Bit 5 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":15:7:15:17|Bit 6 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":15:7:15:17|Bit 7 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL240 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":14:7:14:14|Signal openwire is floating; a simulation mismatch is possible.
@W: CL167 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":57:0:57:11|Input extfeedback of instance pll100M_inst is floating
@W: CL245 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":57:0:57:11|Bit 0 of input dynamicdelay of instance pll100M_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":57:0:57:11|Bit 1 of input dynamicdelay of instance pll100M_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":57:0:57:11|Bit 2 of input dynamicdelay of instance pll100M_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":57:0:57:11|Bit 3 of input dynamicdelay of instance pll100M_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":57:0:57:11|Bit 4 of input dynamicdelay of instance pll100M_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":57:0:57:11|Bit 5 of input dynamicdelay of instance pll100M_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":57:0:57:11|Bit 6 of input dynamicdelay of instance pll100M_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":57:0:57:11|Bit 7 of input dynamicdelay of instance pll100M_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":57:0:57:11|Input latchinputvalue of instance pll100M_inst is floating
@W: CL167 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":57:0:57:11|Input sdi of instance pll100M_inst is floating
@W: CL167 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":57:0:57:11|Input sclk of instance pll100M_inst is floating
Post processing for work.matty_main_vhdl.behavioral
@W: CL169 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":958:0:958:1|Pruning unused register spi_cs_prev_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":958:0:958:1|Pruning unused register sCounterRAM_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":601:0:601:1|Pruning unused register sDAC_mem_41_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":601:0:601:1|Pruning unused register sDAC_mem_40_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":601:0:601:1|Pruning unused register sDAC_mem_39_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":601:0:601:1|Pruning unused register sDAC_mem_38_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":601:0:601:1|Pruning unused register sDAC_mem_37_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":601:0:601:1|Pruning unused register sDAC_mem_36_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":601:0:601:1|Pruning unused register sDAC_mem_35_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":601:0:601:1|Pruning unused register sDAC_mem_34_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":601:0:601:1|Pruning unused register sDAC_mem_33_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":601:0:601:1|Pruning unused register sDAC_mem_32_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":601:0:601:1|Pruning unused register sDAC_mem_31_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":601:0:601:1|Pruning unused register sDAC_mem_30_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":601:0:601:1|Pruning unused register sDAC_mem_29_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":601:0:601:1|Pruning unused register sDAC_mem_28_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":601:0:601:1|Pruning unused register sDAC_mem_27_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":601:0:601:1|Pruning unused register sDAC_mem_26_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":601:0:601:1|Pruning unused register sDAC_mem_25_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":601:0:601:1|Pruning unused register sDAC_mem_24_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":601:0:601:1|Pruning unused register sDAC_mem_23_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":601:0:601:1|Pruning unused register sDAC_mem_22_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":601:0:601:1|Pruning unused register sDAC_mem_21_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":601:0:601:1|Pruning unused register sDAC_mem_20_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":601:0:601:1|Pruning unused register sDAC_mem_19_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":601:0:601:1|Pruning unused register sDAC_mem_18_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":601:0:601:1|Pruning unused register sDAC_mem_17_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":601:0:601:1|Pruning unused register sDAC_mem_16_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":601:0:601:1|Pruning unused register sDAC_mem_15_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":601:0:601:1|Pruning unused register sDAC_mem_14_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":601:0:601:1|Pruning unused register sDAC_mem_13_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":601:0:601:1|Pruning unused register sDAC_mem_12_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":601:0:601:1|Pruning unused register sDAC_mem_11_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":601:0:601:1|Pruning unused register sDAC_mem_10_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":601:0:601:1|Pruning unused register sDAC_mem_9_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":601:0:601:1|Pruning unused register sDAC_mem_8_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":601:0:601:1|Pruning unused register sDAC_mem_7_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":601:0:601:1|Pruning unused register sDAC_mem_6_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":601:0:601:1|Pruning unused register sDAC_mem_5_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":601:0:601:1|Pruning unused register sDAC_mem_4_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":601:0:601:1|Pruning unused register sDAC_mem_3_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":601:0:601:1|Pruning unused register sDAC_mem_2_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":601:0:601:1|Pruning unused register sDAC_mem_1_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":601:0:601:1|Pruning unused register sCounterTemp_3(23 downto 0). Make sure that there are no unused intermediate registers.
@A: CL282 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":419:0:419:1|Feedback mux created for signal sTrigCounter[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":601:0:601:1|Feedback mux created for signal sEETrigInternal. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":601:0:601:1|Feedback mux created for signal sEEPointerReset. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":601:0:601:1|Feedback mux created for signal sEEPeriod[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":601:0:601:1|Feedback mux created for signal sEEPoff[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":601:0:601:1|Feedback mux created for signal sEEDelayACQ[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":601:0:601:1|Feedback mux created for signal sEEACQ[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":601:0:601:1|Feedback mux created for signal sEETrigCounter[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":601:0:601:1|Feedback mux created for signal sEEPonPoff[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":601:0:601:1|Feedback mux created for signal sEEPon[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":601:0:601:1|Feedback mux created for signal sEEDAC[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":601:0:601:1|Feedback mux created for signal sEEADC_freq[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":601:0:601:1|Feedback mux created for signal sEESingleCont. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":143:36:143:38|Feedback mux created for signal button_debounce_counter[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":958:0:958:1|Feedback mux created for signal sRAM_ADD[18:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":143:36:143:38|Feedback mux created for signal sbuttonModeStatus. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":788:0:788:1|Feedback mux created for signal sDAC_data[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":958:0:958:1|Feedback mux created for signal sADC_clk_prev. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":601:0:601:1|Feedback mux created for signal spi_mosi_ready_prev3. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":105:46:105:48|Feedback mux created for signal spi_mosi_ready_prev2. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":419:0:419:1|Feedback mux created for signal sEETrigInternal_prev. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":202:36:202:38|Feedback mux created for signal sADC9_prev. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":201:36:201:38|Feedback mux created for signal sADC9_prev2. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":151:38:151:40|Feedback mux created for signal trig_prev. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":141:46:141:48|Feedback mux created for signal sPeriod_prev. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":104:47:104:49|Feedback mux created for signal spi_mosi_ready_prev. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":958:0:958:1|Feedback mux created for signal RAM_DATA_cl[15:15]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":958:0:958:1|Feedback mux created for signal RAM_DATA[0:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":958:0:958:1|Feedback mux created for signal RAM_DATA_cl[15:15]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":958:0:958:1|Feedback mux created for signal RAM_DATA[1:1]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":958:0:958:1|Feedback mux created for signal RAM_DATA_cl[15:15]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":958:0:958:1|Feedback mux created for signal RAM_DATA[2:2]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":958:0:958:1|Feedback mux created for signal RAM_DATA_cl[15:15]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":958:0:958:1|Feedback mux created for signal RAM_DATA[3:3]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":958:0:958:1|Feedback mux created for signal RAM_DATA_cl[15:15]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":958:0:958:1|Feedback mux created for signal RAM_DATA[4:4]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":958:0:958:1|Feedback mux created for signal RAM_DATA_cl[15:15]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":958:0:958:1|Feedback mux created for signal RAM_DATA[5:5]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":958:0:958:1|Feedback mux created for signal RAM_DATA_cl[15:15]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":958:0:958:1|Feedback mux created for signal RAM_DATA[6:6]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":958:0:958:1|Feedback mux created for signal RAM_DATA_cl[15:15]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":958:0:958:1|Feedback mux created for signal RAM_DATA[7:7]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":958:0:958:1|Feedback mux created for signal RAM_DATA_cl[15:15]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":958:0:958:1|Feedback mux created for signal RAM_DATA[8:8]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":958:0:958:1|Feedback mux created for signal RAM_DATA_cl[15:15]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":958:0:958:1|Feedback mux created for signal RAM_DATA[9:9]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":958:0:958:1|Feedback mux created for signal RAM_DATA_cl[15:15]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":958:0:958:1|Feedback mux created for signal RAM_DATA[10:10]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":958:0:958:1|Feedback mux created for signal RAM_DATA_cl[15:15]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":958:0:958:1|Feedback mux created for signal RAM_DATA[11:11]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":958:0:958:1|Feedback mux created for signal RAM_DATA_cl[15:15]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":958:0:958:1|Feedback mux created for signal RAM_DATA[12:12]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":958:0:958:1|Feedback mux created for signal RAM_DATA_cl[15:15]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":958:0:958:1|Feedback mux created for signal RAM_DATA[13:13]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":958:0:958:1|Feedback mux created for signal RAM_DATA_cl[15:15]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":958:0:958:1|Feedback mux created for signal RAM_DATA[14:14]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":958:0:958:1|Feedback mux created for signal RAM_DATA_cl[15:15]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":958:0:958:1|Feedback mux created for signal RAM_DATA[15:15]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CL201 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\sclk_gen.vhd":134:8:134:9|Trying to extract state machine for register spim_clk_state_i.
Extracted state machine for register spim_clk_state_i
State machine has 5 reachable states with original encodings of:
   00001
   00010
   00100
   01000
   10000

At c_vhdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Feb 25 19:45:42 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":25:7:25:21|Selected library: work cell: MATTY_MAIN_VHDL view behavioral as top level
@N: NF107 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":25:7:25:21|Selected library: work cell: MATTY_MAIN_VHDL view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Feb 25 19:45:43 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Feb 25 19:45:43 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\MATTY_Implmnt\synwork\MATTY_comp.srs changed - recompiling
@N: NF107 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":25:7:25:21|Selected library: work cell: MATTY_MAIN_VHDL view behavioral as top level
@N: NF107 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":25:7:25:21|Selected library: work cell: MATTY_MAIN_VHDL view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Feb 25 19:45:44 2018

###########################################################]
Pre-mapping Report

# Sun Feb 25 19:45:45 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\timing_const_matty.sdc
@L: Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\MATTY_Implmnt\MATTY_scck.rpt 
Printing clock  summary report in "Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\MATTY_Implmnt\MATTY_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)

@N: BN362 :"z:\vm\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":426:8:426:9|Removing sequential instance tx_done_pos_sclk_i (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"z:\vm\ice40hx8kled\test\matty\matty\spi_data_path.vhd":545:8:545:9|Removing sequential instance tx_done_pos_sclk_i (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"z:\vm\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":548:1:548:2|Removing sequential instance o_tx_ack (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"z:\vm\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":563:1:563:2|Removing sequential instance o_tx_no_ack (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"z:\vm\ice40hx8kled\test\matty\matty\spi_data_path.vhd":294:8:294:9|Removing sequential instance rxdata_reg_i[15:0] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"z:\vm\ice40hx8kled\test\matty\matty\spi_data_path.vhd":637:8:637:9|Removing sequential instance o_intr (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"z:\vm\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":517:8:517:9|Removing sequential instance tx_error_reg_1_i (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"z:\vm\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":327:8:327:9|Removing sequential instance rx_error_reg_1_i (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"z:\vm\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":504:8:504:9|Removing sequential instance tx_error_i (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"z:\vm\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":314:8:314:9|Removing sequential instance rx_error_i (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"z:\vm\ice40hx8kled\test\matty\matty\spi_data_path.vhd":621:8:621:9|Removing sequential instance tx_error_i (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"z:\vm\ice40hx8kled\test\matty\matty\spi_data_path.vhd":445:8:445:9|Removing sequential instance rx_error_i (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"z:\vm\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":532:1:532:2|Removing sequential instance data_valid_i (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"z:\vm\ice40hx8kled\test\matty\matty\spi_data_path.vhd":429:8:429:9|Removing sequential instance rx_ready_i (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"z:\vm\ice40hx8kled\test\matty\matty\spi_data_path.vhd":408:8:408:9|Removing sequential instance rx_done_reg3_i (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"z:\vm\ice40hx8kled\test\matty\matty\spi_data_path.vhd":408:8:408:9|Removing sequential instance rx_done_reg2_i (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"z:\vm\ice40hx8kled\test\matty\matty\spi_data_path.vhd":408:8:408:9|Removing sequential instance rx_done_reg1_i (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"z:\vm\ice40hx8kled\test\matty\matty\spi_data_path.vhd":349:8:349:9|Removing sequential instance rx_done_pos_sclk_i (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"z:\vm\ice40hx8kled\test\matty\matty\spi_data_path.vhd":387:8:387:9|Removing sequential instance rx_done_neg_sclk_i (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: MT480 :"z:/vm/ice40hx8kled/test/matty/matty/timing_const_matty.sdc":12:0:12:0|Assigning clock "clk" to command: define_clock p:CLK -freq 12 -clockgroup default_clkgroup_0 

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist MATTY_MAIN_VHDL

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start                                  Requested     Requested     Clock                                               Clock                   Clock
Clock                                  Frequency     Period        Type                                                Group                   Load 
----------------------------------------------------------------------------------------------------------------------------------------------------
MATTY_MAIN_VHDL|spi_sclk               1.0 MHz       1000.000      inferred                                            Inferred_clkgroup_0     45   
clk                                    12.0 MHz      83.333        declared                                            default_clkgroup_0      0    
pll100M|PLLOUTCORE_derived_clock       100.5 MHz     9.950         derived (from clk)                                  default_clkgroup_0      145  
pll128M2|PLLOUTCOREA_derived_clock     127.5 MHz     7.842         derived (from clk)                                  default_clkgroup_0      309  
pll128M2|PLLOUTCOREB_derived_clock     63.8 MHz      15.683        derived (from clk)                                  default_clkgroup_0      26   
sclk_gen|o_sclk_derived_clock          100.5 MHz     9.950         derived (from pll100M|PLLOUTCORE_derived_clock)     default_clkgroup_0      43   
====================================================================================================================================================

@W: MT529 :"z:\vm\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":213:8:213:9|Found inferred clock MATTY_MAIN_VHDL|spi_sclk which controls 45 sequential elements including spi_slave_inst.rx_data_count_pos_sclk_i[5:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MT480 :"z:/vm/ice40hx8kled/test/matty/matty/timing_const_matty.sdc":12:0:12:0|Assigning clock "clk" to command: define_clock p:CLK -freq 12 -clockgroup default_clkgroup_0 
@N: BN225 |Writing default property annotation file Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\MATTY_Implmnt\MATTY.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Encoding state machine spim_clk_state_i[0:4] (in view: work.sclk_gen(count_arch))
original code -> new code
   00001 -> 00001
   00010 -> 00010
   00100 -> 00100
   01000 -> 01000
   10000 -> 10000
@N: BN362 :"z:\vm\ice40hx8kled\test\matty\matty\spi_master.vhd":106:8:106:9|Removing sequential instance o_slave_csn[1] (in view: work.spi_master(spi_master_rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"z:\vm\ice40hx8kled\test\matty\matty\spi_master.vhd":106:8:106:9|Removing sequential instance o_slave_csn[2] (in view: work.spi_master(spi_master_rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"z:\vm\ice40hx8kled\test\matty\matty\spi_master.vhd":106:8:106:9|Removing sequential instance o_slave_csn[3] (in view: work.spi_master(spi_master_rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"z:\vm\ice40hx8kled\test\matty\matty\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[15] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"z:\vm\ice40hx8kled\test\matty\matty\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[14] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"z:\vm\ice40hx8kled\test\matty\matty\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[13] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"z:\vm\ice40hx8kled\test\matty\matty\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[12] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"z:\vm\ice40hx8kled\test\matty\matty\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[11] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"z:\vm\ice40hx8kled\test\matty\matty\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[10] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"z:\vm\ice40hx8kled\test\matty\matty\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[9] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"z:\vm\ice40hx8kled\test\matty\matty\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[8] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"z:\vm\ice40hx8kled\test\matty\matty\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[7] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"z:\vm\ice40hx8kled\test\matty\matty\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[6] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"z:\vm\ice40hx8kled\test\matty\matty\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[5] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"z:\vm\ice40hx8kled\test\matty\matty\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[4] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"z:\vm\ice40hx8kled\test\matty\matty\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[3] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"z:\vm\ice40hx8kled\test\matty\matty\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[2] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"z:\vm\ice40hx8kled\test\matty\matty\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[1] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"z:\vm\ice40hx8kled\test\matty\matty\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[0] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"z:\vm\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":236:8:236:9|Removing sequential instance rx_shift_data_neg_sclk_i[7] (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"z:\vm\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":236:8:236:9|Removing sequential instance rx_shift_data_neg_sclk_i[6] (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"z:\vm\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":236:8:236:9|Removing sequential instance rx_shift_data_neg_sclk_i[5] (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"z:\vm\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":236:8:236:9|Removing sequential instance rx_shift_data_neg_sclk_i[4] (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"z:\vm\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":236:8:236:9|Removing sequential instance rx_shift_data_neg_sclk_i[3] (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"z:\vm\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":236:8:236:9|Removing sequential instance rx_shift_data_neg_sclk_i[2] (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"z:\vm\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":236:8:236:9|Removing sequential instance rx_shift_data_neg_sclk_i[1] (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"z:\vm\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":236:8:236:9|Removing sequential instance rx_shift_data_neg_sclk_i[0] (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 49MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Feb 25 19:45:46 2018

###########################################################]
Map & Optimize Report

# Sun Feb 25 19:45:46 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: BN362 :"z:\vm\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":371:8:371:9|Removing sequential instance miso_01_i (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"z:\vm\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":388:8:388:9|Removing sequential instance miso_11_i (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"z:\vm\ice40hx8kled\test\matty\matty\spi_data_path.vhd":490:8:490:9|Removing sequential instance mosi_01_i (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"z:\vm\ice40hx8kled\test\matty\matty\spi_data_path.vhd":507:8:507:9|Removing sequential instance mosi_11_i (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffs(prim) because it does not drive other instances.

Available hyper_sources - for debug and ip models
	None Found

@N: MT480 :"z:/vm/ice40hx8kled/test/matty/matty/timing_const_matty.sdc":12:0:12:0|Assigning clock "clk" to command: define_clock p:CLK -freq 12 -clockgroup default_clkgroup_0 
@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            clk

@N: BN362 :"z:\vm\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":426:8:426:9|Removing sequential instance tx_data_count_pos_sclk_i[5:0] (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"z:\vm\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":236:8:236:9|Removing sequential instance rx_shift_data_neg_sclk_i[7:0] (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@A: BN291 :"z:\vm\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":236:8:236:9|Boundary register rx_shift_data_neg_sclk_i[7:0] (in view: work.SPI_SLAVE_ICE(rtl_arch)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"z:\vm\ice40hx8kled\test\matty\matty\spi_data_path.vhd":349:8:349:9|Removing sequential instance rx_data_count_pos_sclk_i[5:0] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"z:\vm\ice40hx8kled\test\matty\matty\spi_data_path.vhd":545:8:545:9|Removing sequential instance tx_data_count_pos_sclk_i[5:0] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"z:\vm\ice40hx8kled\test\matty\matty\spi_data_path.vhd":387:8:387:9|Removing sequential instance rx_data_count_neg_sclk_i[5:0] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"z:\vm\ice40hx8kled\test\matty\matty\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[15:0] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@W: FX1039 :"z:\vm\ice40hx8kled\test\matty\matty\matty_main.vhd":419:0:419:1|User-specified initial value defined for instance sTrigCounter[7:0] is being ignored. 
@W: FX1039 :"z:\vm\ice40hx8kled\test\matty\matty\matty_main.vhd":823:0:823:1|User-specified initial value defined for instance sCounterADC[7:0] is being ignored. 
@W: FX1039 :"z:\vm\ice40hx8kled\test\matty\matty\matty_main.vhd":557:0:557:1|User-specified initial value defined for instance sACQtime is being ignored. 
@W: FX1039 :"z:\vm\ice40hx8kled\test\matty\matty\matty_main.vhd":419:0:419:1|User-specified initial value defined for instance sTrigInternal is being ignored. 
@W: FX1039 :"z:\vm\ice40hx8kled\test\matty\matty\matty_main.vhd":523:0:523:1|User-specified initial value defined for instance sPoff is being ignored. 
@W: FX1039 :"z:\vm\ice40hx8kled\test\matty\matty\matty_main.vhd":958:0:958:1|User-specified initial value defined for instance sRAM_pointer_read[18:0] is being ignored. 
@W: FX1039 :"z:\vm\ice40hx8kled\test\matty\matty\matty_main.vhd":958:0:958:1|User-specified initial value defined for instance sRAM_pointer_write[18:0] is being ignored. 
@W: FX1039 :"z:\vm\ice40hx8kled\test\matty\matty\matty_main.vhd":419:0:419:1|User-specified initial value defined for instance sEETrigInternal_prev is being ignored. 
@W: FX1039 :"z:\vm\ice40hx8kled\test\matty\matty\matty_main.vhd":601:0:601:1|User-specified initial value defined for instance sEETrigInternal is being ignored. 
@W: FX1039 :"z:\vm\ice40hx8kled\test\matty\matty\matty_main.vhd":601:0:601:1|User-specified initial value defined for instance sEEPointerReset is being ignored. 
@W: FX1039 :"z:\vm\ice40hx8kled\test\matty\matty\matty_main.vhd":788:0:788:1|User-specified initial value defined for instance sDAC_spi_start is being ignored. 
@W: FX1039 :"z:\vm\ice40hx8kled\test\matty\matty\matty_main.vhd":143:36:143:38|User-specified initial value defined for instance button_debounce_counter[23:0] is being ignored. 
@W: FX1039 :"z:\vm\ice40hx8kled\test\matty\matty\matty_main.vhd":788:0:788:1|User-specified initial value defined for instance sCounterDAC[9:0] is being ignored. 
@W: FX1039 :"z:\vm\ice40hx8kled\test\matty\matty\matty_main.vhd":453:0:453:1|User-specified initial value defined for instance sACQ is being ignored. 
@W: FX1039 :"z:\vm\ice40hx8kled\test\matty\matty\matty_main.vhd":601:0:601:1|User-specified initial value defined for instance sEETrigCounter[7:0] is being ignored. 
@W: FX1039 :"z:\vm\ice40hx8kled\test\matty\matty\matty_main.vhd":601:0:601:1|User-specified initial value defined for instance sEEPonPoff[7:0] is being ignored. 
@W: FX1039 :"z:\vm\ice40hx8kled\test\matty\matty\matty_main.vhd":601:0:601:1|User-specified initial value defined for instance sEEPon[7:0] is being ignored. 
@W: FX1039 :"z:\vm\ice40hx8kled\test\matty\matty\matty_main.vhd":601:0:601:1|User-specified initial value defined for instance sEEDAC[7:0] is being ignored. 
@W: FX1039 :"z:\vm\ice40hx8kled\test\matty\matty\matty_main.vhd":601:0:601:1|User-specified initial value defined for instance sEEADC_freq[7:0] is being ignored. 
@W: FX1039 :"z:\vm\ice40hx8kled\test\matty\matty\matty_main.vhd":601:0:601:1|User-specified initial value defined for instance sEESingleCont is being ignored. 
@W: FX1039 :"z:\vm\ice40hx8kled\test\matty\matty\matty_main.vhd":141:46:141:48|User-specified initial value defined for instance sPeriod_prev is being ignored. 
@W: FX1039 :"z:\vm\ice40hx8kled\test\matty\matty\matty_main.vhd":958:0:958:1|User-specified initial value defined for instance spi_data_miso[7:0] is being ignored. 
@W: FX1039 :"z:\vm\ice40hx8kled\test\matty\matty\matty_main.vhd":509:0:509:1|User-specified initial value defined for instance sPon is being ignored. 
@W: FX1039 :"z:\vm\ice40hx8kled\test\matty\matty\matty_main.vhd":601:0:601:1|User-specified initial value defined for instance sPointer[1:0] is being ignored. 
@W: FX1039 :"z:\vm\ice40hx8kled\test\matty\matty\matty_main.vhd":580:0:580:1|User-specified initial value defined for instance sPeriod is being ignored. 
@W: FX1039 :"z:\vm\ice40hx8kled\test\matty\matty\matty_main.vhd":601:0:601:1|User-specified initial value defined for instance sEEPeriod[23:0] is being ignored. 
@W: FX1039 :"z:\vm\ice40hx8kled\test\matty\matty\matty_main.vhd":601:0:601:1|User-specified initial value defined for instance sEEPoff[15:0] is being ignored. 
@W: FX1039 :"z:\vm\ice40hx8kled\test\matty\matty\matty_main.vhd":601:0:601:1|User-specified initial value defined for instance sEEDelayACQ[15:0] is being ignored. 
@W: FX1039 :"z:\vm\ice40hx8kled\test\matty\matty\matty_main.vhd":601:0:601:1|User-specified initial value defined for instance sEEACQ[15:0] is being ignored. 
@W: FX1039 :"z:\vm\ice40hx8kled\test\matty\matty\matty_main.vhd":958:0:958:1|User-specified initial value defined for instance sRAM_ADD[18:0] is being ignored. 
@W: FX1039 :"z:\vm\ice40hx8kled\test\matty\matty\matty_main.vhd":958:0:958:1|User-specified initial value defined for instance sADC_clk_prev is being ignored. 
@W: FX1039 :"z:\vm\ice40hx8kled\test\matty\matty\matty_main.vhd":823:0:823:1|User-specified initial value defined for instance sADC_clk is being ignored. 
@W: FX1039 :"z:\vm\ice40hx8kled\test\matty\matty\matty_main.vhd":788:0:788:1|User-specified initial value defined for instance sDAC_data[15:0] is being ignored. 
@W: FX1039 :"z:\vm\ice40hx8kled\test\matty\matty\matty_main.vhd":601:0:601:1|User-specified initial value defined for instance sAddress[7:0] is being ignored. 
@W: FX1039 :"z:\vm\ice40hx8kled\test\matty\matty\matty_main.vhd":958:0:958:1|User-specified initial value defined for instance sSPI_MSB0LSB1 is being ignored. 
@W: FX1039 :"z:\vm\ice40hx8kled\test\matty\matty\matty_main.vhd":958:0:958:1|User-specified initial value defined for instance sRAM_nWE is being ignored. 
@W: FX1039 :"z:\vm\ice40hx8kled\test\matty\matty\matty_main.vhd":201:36:201:38|User-specified initial value defined for instance sADC9 is being ignored. 
@W: FX1039 :"z:\vm\ice40hx8kled\test\matty\matty\matty_main.vhd":201:36:201:38|User-specified initial value defined for instance sADC8 is being ignored. 
@W: FX1039 :"z:\vm\ice40hx8kled\test\matty\matty\matty_main.vhd":201:36:201:38|User-specified initial value defined for instance sADC7 is being ignored. 
@W: FX1039 :"z:\vm\ice40hx8kled\test\matty\matty\matty_main.vhd":201:36:201:38|User-specified initial value defined for instance sADC6 is being ignored. 
@W: FX1039 :"z:\vm\ice40hx8kled\test\matty\matty\matty_main.vhd":201:36:201:38|User-specified initial value defined for instance sADC5 is being ignored. 
@W: FX1039 :"z:\vm\ice40hx8kled\test\matty\matty\matty_main.vhd":201:36:201:38|User-specified initial value defined for instance sADC4 is being ignored. 
@W: FX1039 :"z:\vm\ice40hx8kled\test\matty\matty\matty_main.vhd":201:36:201:38|User-specified initial value defined for instance sADC3 is being ignored. 
@W: FX1039 :"z:\vm\ice40hx8kled\test\matty\matty\matty_main.vhd":201:36:201:38|User-specified initial value defined for instance sADC2 is being ignored. 
@W: FX1039 :"z:\vm\ice40hx8kled\test\matty\matty\matty_main.vhd":201:36:201:38|User-specified initial value defined for instance sADC1 is being ignored. 
@W: FX1039 :"z:\vm\ice40hx8kled\test\matty\matty\matty_main.vhd":201:36:201:38|User-specified initial value defined for instance sADC0 is being ignored. 
@W: FX1039 :"z:\vm\ice40hx8kled\test\matty\matty\matty_main.vhd":143:36:143:38|User-specified initial value defined for instance sbuttonModeStatus is being ignored. 
@W: FX1039 :"z:\vm\ice40hx8kled\test\matty\matty\matty_main.vhd":1062:0:1062:1|User-specified initial value defined for instance sSingleCont is being ignored. 
@W: FX1039 :"z:\vm\ice40hx8kled\test\matty\matty\matty_main.vhd":601:0:601:1|User-specified initial value defined for instance spi_mosi_ready_prev3 is being ignored. 
@W: FX1039 :"z:\vm\ice40hx8kled\test\matty\matty\matty_main.vhd":200:36:200:38|User-specified initial value defined for instance sADC8_prev2 is being ignored. 
@W: FX1039 :"z:\vm\ice40hx8kled\test\matty\matty\matty_main.vhd":199:36:199:38|User-specified initial value defined for instance sADC7_prev2 is being ignored. 
@W: FX1039 :"z:\vm\ice40hx8kled\test\matty\matty\matty_main.vhd":198:36:198:38|User-specified initial value defined for instance sADC6_prev2 is being ignored. 
@W: FX1039 :"z:\vm\ice40hx8kled\test\matty\matty\matty_main.vhd":197:36:197:38|User-specified initial value defined for instance sADC5_prev2 is being ignored. 
@W: FX1039 :"z:\vm\ice40hx8kled\test\matty\matty\matty_main.vhd":196:36:196:38|User-specified initial value defined for instance sADC4_prev2 is being ignored. 
@W: FX1039 :"z:\vm\ice40hx8kled\test\matty\matty\matty_main.vhd":195:36:195:38|User-specified initial value defined for instance sADC3_prev2 is being ignored. 
@W: FX1039 :"z:\vm\ice40hx8kled\test\matty\matty\matty_main.vhd":194:36:194:38|User-specified initial value defined for instance sADC2_prev2 is being ignored. 
@W: FX1039 :"z:\vm\ice40hx8kled\test\matty\matty\matty_main.vhd":193:36:193:38|User-specified initial value defined for instance sADC1_prev2 is being ignored. 
@W: FX1039 :"z:\vm\ice40hx8kled\test\matty\matty\matty_main.vhd":105:46:105:48|User-specified initial value defined for instance spi_mosi_ready_prev2 is being ignored. 
@W: FX1039 :"z:\vm\ice40hx8kled\test\matty\matty\matty_main.vhd":849:0:849:1|User-specified initial value defined for instance sADC0_prev is being ignored. 
@W: FX1039 :"z:\vm\ice40hx8kled\test\matty\matty\matty_main.vhd":191:35:191:37|User-specified initial value defined for instance sADC0_prev2 is being ignored. 
@W: FX1039 :"z:\vm\ice40hx8kled\test\matty\matty\matty_main.vhd":190:35:190:37|User-specified initial value defined for instance sADC8_prev is being ignored. 
@W: FX1039 :"z:\vm\ice40hx8kled\test\matty\matty\matty_main.vhd":189:35:189:37|User-specified initial value defined for instance sADC7_prev is being ignored. 
@W: FX1039 :"z:\vm\ice40hx8kled\test\matty\matty\matty_main.vhd":188:35:188:37|User-specified initial value defined for instance sADC6_prev is being ignored. 
@W: FX1039 :"z:\vm\ice40hx8kled\test\matty\matty\matty_main.vhd":187:35:187:37|User-specified initial value defined for instance sADC5_prev is being ignored. 
@W: FX1039 :"z:\vm\ice40hx8kled\test\matty\matty\matty_main.vhd":186:35:186:37|User-specified initial value defined for instance sADC4_prev is being ignored. 
@W: FX1039 :"z:\vm\ice40hx8kled\test\matty\matty\matty_main.vhd":185:35:185:37|User-specified initial value defined for instance sADC3_prev is being ignored. 
@W: FX1039 :"z:\vm\ice40hx8kled\test\matty\matty\matty_main.vhd":184:35:184:37|User-specified initial value defined for instance sADC2_prev is being ignored. 
@W: FX1039 :"z:\vm\ice40hx8kled\test\matty\matty\matty_main.vhd":183:35:183:37|User-specified initial value defined for instance sADC1_prev is being ignored. 
@W: FX1039 :"z:\vm\ice40hx8kled\test\matty\matty\matty_main.vhd":202:36:202:38|User-specified initial value defined for instance sADC9_prev is being ignored. 
@W: FX1039 :"z:\vm\ice40hx8kled\test\matty\matty\matty_main.vhd":201:36:201:38|User-specified initial value defined for instance sADC9_prev2 is being ignored. 
@W: FX1039 :"z:\vm\ice40hx8kled\test\matty\matty\matty_main.vhd":151:38:151:40|User-specified initial value defined for instance trig_prev is being ignored. 
@W: FX1039 :"z:\vm\ice40hx8kled\test\matty\matty\matty_main.vhd":104:47:104:49|User-specified initial value defined for instance spi_mosi_ready_prev is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MO231 :"z:\vm\ice40hx8kled\test\matty\matty\matty_main.vhd":823:0:823:1|Found counter in view:work.MATTY_MAIN_VHDL(behavioral) instance sCounterADC[7:0] 
@N: MO231 :"z:\vm\ice40hx8kled\test\matty\matty\matty_main.vhd":958:0:958:1|Found counter in view:work.MATTY_MAIN_VHDL(behavioral) instance sRAM_pointer_read[18:0] 
@N: MO231 :"z:\vm\ice40hx8kled\test\matty\matty\matty_main.vhd":958:0:958:1|Found counter in view:work.MATTY_MAIN_VHDL(behavioral) instance sRAM_pointer_write[18:0] 
@N: MO231 :"z:\vm\ice40hx8kled\test\matty\matty\matty_main.vhd":475:0:475:1|Found counter in view:work.MATTY_MAIN_VHDL(behavioral) instance sCounter[23:0] 
@N: BN362 :"z:\vm\ice40hx8kled\test\matty\matty\spi_master.vhd":106:8:106:9|Removing sequential instance o_slave_csn[1] (in view: work.spi_master(spi_master_rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@A: BN291 :"z:\vm\ice40hx8kled\test\matty\matty\spi_master.vhd":106:8:106:9|Boundary register o_slave_csn[1] (in view: work.spi_master(spi_master_rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"z:\vm\ice40hx8kled\test\matty\matty\spi_master.vhd":106:8:106:9|Removing sequential instance o_slave_csn[2] (in view: work.spi_master(spi_master_rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@A: BN291 :"z:\vm\ice40hx8kled\test\matty\matty\spi_master.vhd":106:8:106:9|Boundary register o_slave_csn[2] (in view: work.spi_master(spi_master_rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"z:\vm\ice40hx8kled\test\matty\matty\spi_master.vhd":106:8:106:9|Removing sequential instance o_slave_csn[3] (in view: work.spi_master(spi_master_rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@A: BN291 :"z:\vm\ice40hx8kled\test\matty\matty\spi_master.vhd":106:8:106:9|Boundary register o_slave_csn[3] (in view: work.spi_master(spi_master_rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
Encoding state machine spim_clk_state_i[0:4] (in view: work.sclk_gen(count_arch))
original code -> new code
   00001 -> 00001
   00010 -> 00010
   00100 -> 00100
   01000 -> 01000
   10000 -> 10000
@N: MO231 :"z:\vm\ice40hx8kled\test\matty\matty\sclk_gen.vhd":63:8:63:9|Found counter in view:work.sclk_gen(count_arch) instance sclk_count_i[7:0] 
@N: MO231 :"z:\vm\ice40hx8kled\test\matty\matty\sclk_gen.vhd":207:8:207:9|Found counter in view:work.sclk_gen(count_arch) instance delay_count_i[7:0] 
@N: MO231 :"z:\vm\ice40hx8kled\test\matty\matty\sclk_gen.vhd":226:8:226:9|Found counter in view:work.sclk_gen(count_arch) instance clk_falling_count_i[7:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 138MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 138MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 138MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:01s; Memory used current: 137MB peak: 138MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 137MB peak: 138MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 136MB peak: 138MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 137MB peak: 138MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 140MB peak: 142MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		    -7.72ns		 833 /       513
   2		0h:00m:01s		    -7.72ns		 833 /       513
   3		0h:00m:01s		    -7.55ns		 833 /       513
   4		0h:00m:01s		    -7.38ns		 833 /       513

   5		0h:00m:02s		    -7.38ns		 833 /       513
   6		0h:00m:02s		    -7.30ns		 834 /       513


   7		0h:00m:02s		    -7.30ns		 835 /       513
@A: BN291 :"z:\vm\ice40hx8kled\test\matty\matty\matty_main.vhd":151:38:151:40|Boundary register trig_prev (in view: work.MATTY_MAIN_VHDL(behavioral)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
Re-levelizing using alternate method
Assigned 0 out of 1924 signals to level zero using alternate method
@N: FX1017 :"z:\vm\ice40hx8kled\test\matty\matty\matty_main.vhd":331:1:331:13|SB_GB inserted on the net pll_clk128.
@N: FX1017 :"z:\vm\ice40hx8kled\test\matty\matty\matty_main.vhd":323:1:323:12|SB_GB inserted on the net pll_clk100_0.
@N: FX1016 :"z:\vm\ice40hx8kled\test\matty\matty\matty_main.vhd":37:6:37:13|SB_GB_IO inserted on the port spi_sclk.
@N: FX1017 :"z:\vm\ice40hx8kled\test\matty\matty\matty_main.vhd":331:1:331:13|SB_GB inserted on the net pll_clk64.
@N: FX1017 :|SB_GB inserted on the net reset_c_i.
@N: FX1016 :"z:\vm\ice40hx8kled\test\matty\matty\matty_main.vhd":32:7:32:11|SB_GB_IO inserted on the port reset.
@N: FX1017 :|SB_GB inserted on the net N_1764.
@N: FX1017 :|SB_GB inserted on the net un1_reset_inv_0.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 140MB peak: 142MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 141MB peak: 142MB)

@N: MT611 :|Automatically generated clock sclk_gen|o_sclk_derived_clock is not used and is being removed
@N: MT480 :"z:/vm/ice40hx8kled/test/matty/matty/timing_const_matty.sdc":12:0:12:0|Assigning clock "clk" to command: define_clock p:CLK -freq 12 -clockgroup default_clkgroup_0 


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 29 clock pin(s) of sequential element(s)
3 gated/generated clock tree(s) driving 484 clock pin(s) of sequential element(s)
0 instances converted, 484 sequential instances remain driven by gated/generated clocks

=========================================== Non-Gated/Non-Generated Clocks ===========================================
Clock Tree ID     Driving Element         Drive Element Type     Fanout     Sample Instance                           
----------------------------------------------------------------------------------------------------------------------
@K:CKID0004       spi_sclk_ibuf_gb_io     SB_GB_IO               29         spi_slave_inst.rx_data_count_pos_sclk_i[2]
======================================================================================================================
=============================================================================================================== Gated/Generated Clocks ===============================================================================================================
Clock Tree ID     Driving Element                 Drive Element Type     Fanout     Sample Instance                     Explanation                                                                                                                   
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       pll128M2_inst.pll128M2_inst     SB_PLL40_2F_CORE       309        sAddress[0]                         Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0002       pll100M_inst.pll100M_inst       SB_PLL40_CORE          149        sPeriod_prev_e_0                    Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0003       pll128M2_inst.pll128M2_inst     SB_PLL40_2F_CORE       26         button_debounce_counter_esr[23]     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
======================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 114MB peak: 142MB)

Writing Analyst data base Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\MATTY_Implmnt\synwork\MATTY_m.srm
@N: MT480 :"z:/vm/ice40hx8kled/test/matty/matty/timing_const_matty.sdc":12:0:12:0|Assigning clock "clk" to command: define_clock p:CLK -freq 12 -clockgroup default_clkgroup_0 

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 140MB peak: 142MB)

Writing EDIF Netlist and constraint files
@N: MT480 :"z:/vm/ice40hx8kled/test/matty/matty/timing_const_matty.sdc":12:0:12:0|Assigning clock "clk" to command: define_clock p:CLK -freq 12 -clockgroup default_clkgroup_0 
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\MATTY_Implmnt\MATTY.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 141MB peak: 143MB)


Start final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 140MB peak: 143MB)

@N: MT480 :"z:/vm/ice40hx8kled/test/matty/matty/timing_const_matty.sdc":12:0:12:0|Assigning clock "clk" to command: define_clock p:CLK -freq 12 -clockgroup default_clkgroup_0 
@N: MT615 |Found clock clk with period 83.33ns 
@W: MT420 |Found inferred clock MATTY_MAIN_VHDL|spi_sclk with period 1000.00ns. Please declare a user-defined clock on object "p:spi_sclk"
@N: MT615 |Found clock pll128M2|PLLOUTCOREB_derived_clock with period 15.68ns 
@N: MT615 |Found clock pll128M2|PLLOUTCOREA_derived_clock with period 7.84ns 
@N: MT615 |Found clock pll100M|PLLOUTCORE_derived_clock with period 9.95ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Feb 25 19:45:50 2018
#


Top view:               MATTY_MAIN_VHDL
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\timing_const_matty.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -13.565

                                       Requested     Estimated     Requested     Estimated                 Clock                  Clock              
Starting Clock                         Frequency     Frequency     Period        Period        Slack       Type                   Group              
-----------------------------------------------------------------------------------------------------------------------------------------------------
MATTY_MAIN_VHDL|spi_sclk               1.0 MHz       122.7 MHz     1000.000      8.152         991.848     inferred               Inferred_clkgroup_0
clk                                    12.0 MHz      NA            83.333        NA            DCM/PLL     declared               default_clkgroup_0 
pll100M|PLLOUTCORE_derived_clock       100.5 MHz     3.7 MHz       9.950         267.682       -5.029      derived (from clk)     default_clkgroup_0 
pll128M2|PLLOUTCOREA_derived_clock     127.5 MHz     4.7 MHz       7.842         210.963       -13.565     derived (from clk)     default_clkgroup_0 
pll128M2|PLLOUTCOREB_derived_clock     63.8 MHz      2.6 MHz       15.683        390.594       -9.144      derived (from clk)     default_clkgroup_0 
=====================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack


@W: MT116 |Paths from clock (pll128M2|PLLOUTCOREB_derived_clock:r) to clock (pll100M|PLLOUTCORE_derived_clock:r) are overconstrained because the required time of 0.38 ns is too small.  
@W: MT116 |Paths from clock (pll128M2|PLLOUTCOREA_derived_clock:r) to clock (pll100M|PLLOUTCORE_derived_clock:r) are overconstrained because the required time of 0.52 ns is too small.  
@W: MT116 |Paths from clock (pll100M|PLLOUTCORE_derived_clock:r) to clock (pll128M2|PLLOUTCOREA_derived_clock:r) are overconstrained because the required time of 0.52 ns is too small.  



Clock Relationships
*******************

Clocks                                                                  |    rise  to  rise     |    fall  to  fall     |    rise  to  fall   |    fall  to  rise 
------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                            Ending                              |  constraint  slack    |  constraint  slack    |  constraint  slack  |  constraint  slack
------------------------------------------------------------------------------------------------------------------------------------------------------------------
pll100M|PLLOUTCORE_derived_clock    pll100M|PLLOUTCORE_derived_clock    |  9.950       -5.029   |  No paths    -        |  No paths    -      |  No paths    -    
pll100M|PLLOUTCORE_derived_clock    pll128M2|PLLOUTCOREA_derived_clock  |  0.524       -3.676   |  No paths    -        |  No paths    -      |  No paths    -    
pll128M2|PLLOUTCOREA_derived_clock  pll100M|PLLOUTCORE_derived_clock    |  0.524       -13.565  |  No paths    -        |  No paths    -      |  No paths    -    
pll128M2|PLLOUTCOREA_derived_clock  pll128M2|PLLOUTCOREA_derived_clock  |  7.842       -7.046   |  No paths    -        |  No paths    -      |  No paths    -    
pll128M2|PLLOUTCOREA_derived_clock  pll128M2|PLLOUTCOREB_derived_clock  |  7.842       3.642    |  No paths    -        |  No paths    -      |  No paths    -    
pll128M2|PLLOUTCOREB_derived_clock  pll100M|PLLOUTCORE_derived_clock    |  0.383       -9.144   |  No paths    -        |  No paths    -      |  No paths    -    
pll128M2|PLLOUTCOREB_derived_clock  pll128M2|PLLOUTCOREB_derived_clock  |  15.683      7.977    |  No paths    -        |  No paths    -      |  No paths    -    
MATTY_MAIN_VHDL|spi_sclk            pll128M2|PLLOUTCOREA_derived_clock  |  Diff grp    -        |  No paths    -        |  No paths    -      |  Diff grp    -    
MATTY_MAIN_VHDL|spi_sclk            MATTY_MAIN_VHDL|spi_sclk            |  1000.000    991.848  |  1000.000    991.848  |  No paths    -      |  No paths    -    
==================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: MATTY_MAIN_VHDL|spi_sclk
====================================



Starting Points with Worst Slack
********************************

                                               Starting                                                                          Arrival            
Instance                                       Reference                    Type         Pin     Net                             Time        Slack  
                                               Clock                                                                                                
----------------------------------------------------------------------------------------------------------------------------------------------------
spi_slave_inst.rx_data_count_neg_sclk_i[0]     MATTY_MAIN_VHDL|spi_sclk     SB_DFFNR     Q       rx_data_count_neg_sclk_i[0]     0.540       991.848
spi_slave_inst.rx_data_count_pos_sclk_i[0]     MATTY_MAIN_VHDL|spi_sclk     SB_DFFR      Q       rx_data_count_pos_sclk_i[0]     0.540       991.848
spi_slave_inst.tx_data_count_neg_sclk_i[0]     MATTY_MAIN_VHDL|spi_sclk     SB_DFFNR     Q       tx_data_count_neg_sclk_i[0]     0.540       991.848
spi_slave_inst.rx_data_count_neg_sclk_i[1]     MATTY_MAIN_VHDL|spi_sclk     SB_DFFNR     Q       rx_data_count_neg_sclk_i[1]     0.540       991.890
spi_slave_inst.rx_data_count_pos_sclk_i[1]     MATTY_MAIN_VHDL|spi_sclk     SB_DFFR      Q       rx_data_count_pos_sclk_i[1]     0.540       991.890
spi_slave_inst.tx_data_count_neg_sclk_i[3]     MATTY_MAIN_VHDL|spi_sclk     SB_DFFNR     Q       tx_data_count_neg_sclk_i[3]     0.540       991.890
spi_slave_inst.rx_data_count_neg_sclk_i[2]     MATTY_MAIN_VHDL|spi_sclk     SB_DFFNR     Q       rx_data_count_neg_sclk_i[2]     0.540       991.918
spi_slave_inst.rx_data_count_pos_sclk_i[2]     MATTY_MAIN_VHDL|spi_sclk     SB_DFFR      Q       rx_data_count_pos_sclk_i[2]     0.540       991.918
spi_slave_inst.tx_data_count_neg_sclk_i[4]     MATTY_MAIN_VHDL|spi_sclk     SB_DFFNR     Q       tx_data_count_neg_sclk_i[4]     0.540       991.918
spi_slave_inst.rx_data_count_neg_sclk_i[5]     MATTY_MAIN_VHDL|spi_sclk     SB_DFFNR     Q       rx_data_count_neg_sclk_i[5]     0.540       991.981
====================================================================================================================================================


Ending Points with Worst Slack
******************************

                                               Starting                                                                              Required            
Instance                                       Reference                    Type         Pin     Net                                 Time         Slack  
                                               Clock                                                                                                     
---------------------------------------------------------------------------------------------------------------------------------------------------------
spi_slave_inst.rx_data_count_neg_sclk_i[5]     MATTY_MAIN_VHDL|spi_sclk     SB_DFFNR     D       rx_data_count_neg_sclk_i_RNO[5]     999.895      991.848
spi_slave_inst.rx_data_count_pos_sclk_i[5]     MATTY_MAIN_VHDL|spi_sclk     SB_DFFR      D       rx_data_count_pos_sclk_i_RNO[5]     999.895      991.848
spi_slave_inst.tx_data_count_neg_sclk_i[5]     MATTY_MAIN_VHDL|spi_sclk     SB_DFFNR     D       tx_data_count_neg_sclk_i_RNO[5]     999.895      991.848
spi_slave_inst.rx_data_count_neg_sclk_i[4]     MATTY_MAIN_VHDL|spi_sclk     SB_DFFNR     D       rx_data_count_neg_sclk_i_RNO[4]     999.895      991.988
spi_slave_inst.rx_data_count_pos_sclk_i[4]     MATTY_MAIN_VHDL|spi_sclk     SB_DFFR      D       rx_data_count_pos_sclk_i_RNO[4]     999.895      991.988
spi_slave_inst.tx_data_count_neg_sclk_i[4]     MATTY_MAIN_VHDL|spi_sclk     SB_DFFNR     D       tx_data_count_neg_sclk_i_RNO[4]     999.895      991.988
spi_slave_inst.rx_data_count_neg_sclk_i[3]     MATTY_MAIN_VHDL|spi_sclk     SB_DFFNR     D       rx_data_count_neg_sclk_i_RNO[3]     999.895      992.128
spi_slave_inst.rx_data_count_pos_sclk_i[3]     MATTY_MAIN_VHDL|spi_sclk     SB_DFFR      D       rx_data_count_pos_sclk_i_RNO[3]     999.895      992.128
spi_slave_inst.tx_data_count_neg_sclk_i[3]     MATTY_MAIN_VHDL|spi_sclk     SB_DFFNR     D       tx_data_count_neg_sclk_i_RNO[3]     999.895      992.128
spi_slave_inst.rx_data_count_pos_sclk_i[2]     MATTY_MAIN_VHDL|spi_sclk     SB_DFFR      D       rx_data_count_pos_sclk_i_4[2]       999.895      992.184
=========================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         999.895

    - Propagation time:                      8.047
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 991.848

    Number of logic level(s):                8
    Starting point:                          spi_slave_inst.rx_data_count_neg_sclk_i[0] / Q
    Ending point:                            spi_slave_inst.rx_data_count_neg_sclk_i[5] / D
    The start point is clocked by            MATTY_MAIN_VHDL|spi_sclk [falling] on pin C
    The end   point is clocked by            MATTY_MAIN_VHDL|spi_sclk [falling] on pin C

Instance / Net                                                       Pin      Pin               Arrival     No. of    
Name                                                    Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------
spi_slave_inst.rx_data_count_neg_sclk_i[0]              SB_DFFNR     Q        Out     0.540     0.540       -         
rx_data_count_neg_sclk_i[0]                             Net          -        -       1.599     -           3         
spi_slave_inst.rx_data_count_neg_sclk_i_RNICMDR1[5]     SB_LUT4      I0       In      -         2.139       -         
spi_slave_inst.rx_data_count_neg_sclk_i_RNICMDR1[5]     SB_LUT4      O        Out     0.449     2.588       -         
rx_data_count_neg_sclk_i6_3                             Net          -        -       1.371     -           2         
spi_slave_inst.rx_data_count_neg_sclk_i_RNIR8S53[3]     SB_LUT4      I3       In      -         3.959       -         
spi_slave_inst.rx_data_count_neg_sclk_i_RNIR8S53[3]     SB_LUT4      O        Out     0.287     4.246       -         
rx_data_count_neg_sclk_i_RNIR8S53[3]                    Net          -        -       0.905     -           2         
spi_slave_inst.un1_rx_data_count_neg_sclk_i_cry_0_c     SB_CARRY     CI       In      -         5.151       -         
spi_slave_inst.un1_rx_data_count_neg_sclk_i_cry_0_c     SB_CARRY     CO       Out     0.126     5.277       -         
un1_rx_data_count_neg_sclk_i_cry_0                      Net          -        -       0.014     -           2         
spi_slave_inst.un1_rx_data_count_neg_sclk_i_cry_1_c     SB_CARRY     CI       In      -         5.292       -         
spi_slave_inst.un1_rx_data_count_neg_sclk_i_cry_1_c     SB_CARRY     CO       Out     0.126     5.418       -         
un1_rx_data_count_neg_sclk_i_cry_1                      Net          -        -       0.014     -           2         
spi_slave_inst.un1_rx_data_count_neg_sclk_i_cry_2_c     SB_CARRY     CI       In      -         5.432       -         
spi_slave_inst.un1_rx_data_count_neg_sclk_i_cry_2_c     SB_CARRY     CO       Out     0.126     5.558       -         
un1_rx_data_count_neg_sclk_i_cry_2                      Net          -        -       0.014     -           2         
spi_slave_inst.un1_rx_data_count_neg_sclk_i_cry_3_c     SB_CARRY     CI       In      -         5.572       -         
spi_slave_inst.un1_rx_data_count_neg_sclk_i_cry_3_c     SB_CARRY     CO       Out     0.126     5.698       -         
un1_rx_data_count_neg_sclk_i_cry_3                      Net          -        -       0.014     -           2         
spi_slave_inst.un1_rx_data_count_neg_sclk_i_cry_4_c     SB_CARRY     CI       In      -         5.712       -         
spi_slave_inst.un1_rx_data_count_neg_sclk_i_cry_4_c     SB_CARRY     CO       Out     0.126     5.838       -         
un1_rx_data_count_neg_sclk_i_cry_4                      Net          -        -       0.386     -           1         
spi_slave_inst.rx_data_count_neg_sclk_i_RNO[5]          SB_LUT4      I3       In      -         6.224       -         
spi_slave_inst.rx_data_count_neg_sclk_i_RNO[5]          SB_LUT4      O        Out     0.316     6.540       -         
rx_data_count_neg_sclk_i_RNO[5]                         Net          -        -       1.507     -           1         
spi_slave_inst.rx_data_count_neg_sclk_i[5]              SB_DFFNR     D        In      -         8.047       -         
======================================================================================================================
Total path delay (propagation time + setup) of 8.152 is 2.328(28.6%) logic and 5.824(71.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: pll100M|PLLOUTCORE_derived_clock
====================================



Starting Points with Worst Slack
********************************

                 Starting                                                                  Arrival           
Instance         Reference                            Type        Pin     Net              Time        Slack 
                 Clock                                                                                       
-------------------------------------------------------------------------------------------------------------
sCounter[18]     pll100M|PLLOUTCORE_derived_clock     SB_DFFR     Q       sCounter[18]     0.540       -5.029
sCounter[19]     pll100M|PLLOUTCORE_derived_clock     SB_DFFR     Q       sCounter[19]     0.540       -4.980
sCounter[14]     pll100M|PLLOUTCORE_derived_clock     SB_DFFR     Q       sCounter[14]     0.540       -4.966
sCounter[20]     pll100M|PLLOUTCORE_derived_clock     SB_DFFR     Q       sCounter[20]     0.540       -4.959
sCounter[15]     pll100M|PLLOUTCORE_derived_clock     SB_DFFR     Q       sCounter[15]     0.540       -4.917
sCounter[10]     pll100M|PLLOUTCORE_derived_clock     SB_DFFR     Q       sCounter[10]     0.540       -4.902
sCounter[21]     pll100M|PLLOUTCORE_derived_clock     SB_DFFR     Q       sCounter[21]     0.540       -4.896
sCounter[11]     pll100M|PLLOUTCORE_derived_clock     SB_DFFR     Q       sCounter[11]     0.540       -4.853
sCounter[12]     pll100M|PLLOUTCORE_derived_clock     SB_DFFR     Q       sCounter[12]     0.540       -4.832
sCounter[13]     pll100M|PLLOUTCORE_derived_clock     SB_DFFR     Q       sCounter[13]     0.540       -4.769
=============================================================================================================


Ending Points with Worst Slack
******************************

                    Starting                                                                          Required           
Instance            Reference                            Type         Pin     Net                     Time         Slack 
                    Clock                                                                                                
-------------------------------------------------------------------------------------------------------------------------
sTrigCounter[1]     pll100M|PLLOUTCORE_derived_clock     SB_DFFSR     D       sTrigCounter_RNO[1]     9.845        -5.029
sTrigCounter[2]     pll100M|PLLOUTCORE_derived_clock     SB_DFFSR     D       sTrigCounter_RNO[2]     9.845        -5.029
sTrigCounter[4]     pll100M|PLLOUTCORE_derived_clock     SB_DFFSR     D       sTrigCounter_RNO[4]     9.845        -5.029
sTrigCounter[6]     pll100M|PLLOUTCORE_derived_clock     SB_DFFSR     D       sTrigCounter_RNO[6]     9.845        -5.029
sTrigCounter[7]     pll100M|PLLOUTCORE_derived_clock     SB_DFFSR     D       sTrigCounter_RNO[7]     9.845        -5.029
sTrigCounter[3]     pll100M|PLLOUTCORE_derived_clock     SB_DFFSR     D       sTrigCounter_RNO[3]     9.845        -4.825
sTrigCounter[5]     pll100M|PLLOUTCORE_derived_clock     SB_DFFSR     D       sTrigCounter_RNO[5]     9.845        -4.825
sRAM_ADD[0]         pll100M|PLLOUTCORE_derived_clock     SB_DFFE      D       sRAM_ADD_RNO[0]         0.418        -3.676
sRAM_ADD[1]         pll100M|PLLOUTCORE_derived_clock     SB_DFFE      D       sRAM_ADD_RNO[1]         0.418        -3.676
sRAM_ADD[2]         pll100M|PLLOUTCORE_derived_clock     SB_DFFE      D       sRAM_ADD_RNO[2]         0.418        -3.676
=========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      9.950
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.845

    - Propagation time:                      14.873
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -5.029

    Number of logic level(s):                7
    Starting point:                          sCounter[18] / Q
    Ending point:                            sTrigCounter[1] / D
    The start point is clocked by            pll100M|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            pll100M|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
sCounter[18]                        SB_DFFR      Q        Out     0.540     0.540       -         
sCounter[18]                        Net          -        -       1.599     -           10        
sCounter_RNI4K6L[18]                SB_LUT4      I0       In      -         2.139       -         
sCounter_RNI4K6L[18]                SB_LUT4      O        Out     0.449     2.588       -         
un21_trig_prev_i_i_a2_0_11          Net          -        -       1.371     -           1         
sCounter_RNI3SQV[23]                SB_LUT4      I2       In      -         3.959       -         
sCounter_RNI3SQV[23]                SB_LUT4      O        Out     0.379     4.338       -         
un21_trig_prev_i_i_a2_0_16          Net          -        -       1.371     -           1         
sCounter_RNI0D0P4[16]               SB_LUT4      I2       In      -         5.708       -         
sCounter_RNI0D0P4[16]               SB_LUT4      O        Out     0.379     6.087       -         
sCounter_RNI0D0P4[16]               Net          -        -       1.371     -           4         
sCounter_RNIQCNC5[4]                SB_LUT4      I0       In      -         7.458       -         
sCounter_RNIQCNC5[4]                SB_LUT4      O        Out     0.449     7.907       -         
sCounter_RNIQCNC5[4]                Net          -        -       1.371     -           2         
reset_ibuf_gb_io_RNIK6E77           SB_LUT4      I0       In      -         9.278       -         
reset_ibuf_gb_io_RNIK6E77           SB_LUT4      O        Out     0.449     9.727       -         
un1_scounter_i_o2_0_1               Net          -        -       1.371     -           3         
un10_trig_prev_cry_7_c_RNITJQK8     SB_LUT4      I0       In      -         11.098      -         
un10_trig_prev_cry_7_c_RNITJQK8     SB_LUT4      O        Out     0.449     11.547      -         
N_8                                 Net          -        -       1.371     -           5         
sTrigCounter_RNO[1]                 SB_LUT4      I0       In      -         12.918      -         
sTrigCounter_RNO[1]                 SB_LUT4      O        Out     0.449     13.366      -         
sTrigCounter_RNO[1]                 Net          -        -       1.507     -           1         
sTrigCounter[1]                     SB_DFFSR     D        In      -         14.873      -         
==================================================================================================
Total path delay (propagation time + setup) of 14.979 is 3.647(24.3%) logic and 11.332(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      9.950
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.845

    - Propagation time:                      14.873
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -5.029

    Number of logic level(s):                7
    Starting point:                          sCounter[18] / Q
    Ending point:                            sTrigCounter[6] / D
    The start point is clocked by            pll100M|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            pll100M|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
sCounter[18]                        SB_DFFR      Q        Out     0.540     0.540       -         
sCounter[18]                        Net          -        -       1.599     -           10        
sCounter_RNI4K6L[18]                SB_LUT4      I0       In      -         2.139       -         
sCounter_RNI4K6L[18]                SB_LUT4      O        Out     0.449     2.588       -         
un21_trig_prev_i_i_a2_0_11          Net          -        -       1.371     -           1         
sCounter_RNI3SQV[23]                SB_LUT4      I2       In      -         3.959       -         
sCounter_RNI3SQV[23]                SB_LUT4      O        Out     0.379     4.338       -         
un21_trig_prev_i_i_a2_0_16          Net          -        -       1.371     -           1         
sCounter_RNI0D0P4[16]               SB_LUT4      I2       In      -         5.708       -         
sCounter_RNI0D0P4[16]               SB_LUT4      O        Out     0.379     6.087       -         
sCounter_RNI0D0P4[16]               Net          -        -       1.371     -           4         
sCounter_RNIQCNC5[4]                SB_LUT4      I0       In      -         7.458       -         
sCounter_RNIQCNC5[4]                SB_LUT4      O        Out     0.449     7.907       -         
sCounter_RNIQCNC5[4]                Net          -        -       1.371     -           2         
reset_ibuf_gb_io_RNIK6E77           SB_LUT4      I0       In      -         9.278       -         
reset_ibuf_gb_io_RNIK6E77           SB_LUT4      O        Out     0.449     9.727       -         
un1_scounter_i_o2_0_1               Net          -        -       1.371     -           3         
un10_trig_prev_cry_7_c_RNITJQK8     SB_LUT4      I0       In      -         11.098      -         
un10_trig_prev_cry_7_c_RNITJQK8     SB_LUT4      O        Out     0.449     11.547      -         
N_8                                 Net          -        -       1.371     -           5         
sTrigCounter_RNO[6]                 SB_LUT4      I0       In      -         12.918      -         
sTrigCounter_RNO[6]                 SB_LUT4      O        Out     0.449     13.366      -         
sTrigCounter_RNO[6]                 Net          -        -       1.507     -           1         
sTrigCounter[6]                     SB_DFFSR     D        In      -         14.873      -         
==================================================================================================
Total path delay (propagation time + setup) of 14.979 is 3.647(24.3%) logic and 11.332(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      9.950
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.845

    - Propagation time:                      14.873
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -5.029

    Number of logic level(s):                7
    Starting point:                          sCounter[18] / Q
    Ending point:                            sTrigCounter[7] / D
    The start point is clocked by            pll100M|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            pll100M|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
sCounter[18]                        SB_DFFR      Q        Out     0.540     0.540       -         
sCounter[18]                        Net          -        -       1.599     -           10        
sCounter_RNI4K6L[18]                SB_LUT4      I0       In      -         2.139       -         
sCounter_RNI4K6L[18]                SB_LUT4      O        Out     0.449     2.588       -         
un21_trig_prev_i_i_a2_0_11          Net          -        -       1.371     -           1         
sCounter_RNI3SQV[23]                SB_LUT4      I2       In      -         3.959       -         
sCounter_RNI3SQV[23]                SB_LUT4      O        Out     0.379     4.338       -         
un21_trig_prev_i_i_a2_0_16          Net          -        -       1.371     -           1         
sCounter_RNI0D0P4[16]               SB_LUT4      I2       In      -         5.708       -         
sCounter_RNI0D0P4[16]               SB_LUT4      O        Out     0.379     6.087       -         
sCounter_RNI0D0P4[16]               Net          -        -       1.371     -           4         
sCounter_RNIQCNC5[4]                SB_LUT4      I0       In      -         7.458       -         
sCounter_RNIQCNC5[4]                SB_LUT4      O        Out     0.449     7.907       -         
sCounter_RNIQCNC5[4]                Net          -        -       1.371     -           2         
reset_ibuf_gb_io_RNIK6E77           SB_LUT4      I0       In      -         9.278       -         
reset_ibuf_gb_io_RNIK6E77           SB_LUT4      O        Out     0.449     9.727       -         
un1_scounter_i_o2_0_1               Net          -        -       1.371     -           3         
un10_trig_prev_cry_7_c_RNITJQK8     SB_LUT4      I0       In      -         11.098      -         
un10_trig_prev_cry_7_c_RNITJQK8     SB_LUT4      O        Out     0.449     11.547      -         
N_8                                 Net          -        -       1.371     -           5         
sTrigCounter_RNO[7]                 SB_LUT4      I0       In      -         12.918      -         
sTrigCounter_RNO[7]                 SB_LUT4      O        Out     0.449     13.366      -         
sTrigCounter_RNO[7]                 Net          -        -       1.507     -           1         
sTrigCounter[7]                     SB_DFFSR     D        In      -         14.873      -         
==================================================================================================
Total path delay (propagation time + setup) of 14.979 is 3.647(24.3%) logic and 11.332(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      9.950
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.845

    - Propagation time:                      14.873
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -5.029

    Number of logic level(s):                7
    Starting point:                          sCounter[18] / Q
    Ending point:                            sTrigCounter[4] / D
    The start point is clocked by            pll100M|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            pll100M|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
sCounter[18]                        SB_DFFR      Q        Out     0.540     0.540       -         
sCounter[18]                        Net          -        -       1.599     -           10        
sCounter_RNI4K6L[18]                SB_LUT4      I0       In      -         2.139       -         
sCounter_RNI4K6L[18]                SB_LUT4      O        Out     0.449     2.588       -         
un21_trig_prev_i_i_a2_0_11          Net          -        -       1.371     -           1         
sCounter_RNI3SQV[23]                SB_LUT4      I2       In      -         3.959       -         
sCounter_RNI3SQV[23]                SB_LUT4      O        Out     0.379     4.338       -         
un21_trig_prev_i_i_a2_0_16          Net          -        -       1.371     -           1         
sCounter_RNI0D0P4[16]               SB_LUT4      I2       In      -         5.708       -         
sCounter_RNI0D0P4[16]               SB_LUT4      O        Out     0.379     6.087       -         
sCounter_RNI0D0P4[16]               Net          -        -       1.371     -           4         
sCounter_RNIQCNC5[4]                SB_LUT4      I0       In      -         7.458       -         
sCounter_RNIQCNC5[4]                SB_LUT4      O        Out     0.449     7.907       -         
sCounter_RNIQCNC5[4]                Net          -        -       1.371     -           2         
reset_ibuf_gb_io_RNIK6E77           SB_LUT4      I0       In      -         9.278       -         
reset_ibuf_gb_io_RNIK6E77           SB_LUT4      O        Out     0.449     9.727       -         
un1_scounter_i_o2_0_1               Net          -        -       1.371     -           3         
un10_trig_prev_cry_7_c_RNITJQK8     SB_LUT4      I0       In      -         11.098      -         
un10_trig_prev_cry_7_c_RNITJQK8     SB_LUT4      O        Out     0.449     11.547      -         
N_8                                 Net          -        -       1.371     -           5         
sTrigCounter_RNO[4]                 SB_LUT4      I0       In      -         12.918      -         
sTrigCounter_RNO[4]                 SB_LUT4      O        Out     0.449     13.366      -         
sTrigCounter_RNO[4]                 Net          -        -       1.507     -           1         
sTrigCounter[4]                     SB_DFFSR     D        In      -         14.873      -         
==================================================================================================
Total path delay (propagation time + setup) of 14.979 is 3.647(24.3%) logic and 11.332(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      9.950
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.845

    - Propagation time:                      14.873
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -5.029

    Number of logic level(s):                7
    Starting point:                          sCounter[18] / Q
    Ending point:                            sTrigCounter[2] / D
    The start point is clocked by            pll100M|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            pll100M|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
sCounter[18]                        SB_DFFR      Q        Out     0.540     0.540       -         
sCounter[18]                        Net          -        -       1.599     -           10        
sCounter_RNI4K6L[18]                SB_LUT4      I0       In      -         2.139       -         
sCounter_RNI4K6L[18]                SB_LUT4      O        Out     0.449     2.588       -         
un21_trig_prev_i_i_a2_0_11          Net          -        -       1.371     -           1         
sCounter_RNI3SQV[23]                SB_LUT4      I2       In      -         3.959       -         
sCounter_RNI3SQV[23]                SB_LUT4      O        Out     0.379     4.338       -         
un21_trig_prev_i_i_a2_0_16          Net          -        -       1.371     -           1         
sCounter_RNI0D0P4[16]               SB_LUT4      I2       In      -         5.708       -         
sCounter_RNI0D0P4[16]               SB_LUT4      O        Out     0.379     6.087       -         
sCounter_RNI0D0P4[16]               Net          -        -       1.371     -           4         
sCounter_RNIQCNC5[4]                SB_LUT4      I0       In      -         7.458       -         
sCounter_RNIQCNC5[4]                SB_LUT4      O        Out     0.449     7.907       -         
sCounter_RNIQCNC5[4]                Net          -        -       1.371     -           2         
reset_ibuf_gb_io_RNIK6E77           SB_LUT4      I0       In      -         9.278       -         
reset_ibuf_gb_io_RNIK6E77           SB_LUT4      O        Out     0.449     9.727       -         
un1_scounter_i_o2_0_1               Net          -        -       1.371     -           3         
un10_trig_prev_cry_7_c_RNITJQK8     SB_LUT4      I0       In      -         11.098      -         
un10_trig_prev_cry_7_c_RNITJQK8     SB_LUT4      O        Out     0.449     11.547      -         
N_8                                 Net          -        -       1.371     -           5         
sTrigCounter_RNO[2]                 SB_LUT4      I0       In      -         12.918      -         
sTrigCounter_RNO[2]                 SB_LUT4      O        Out     0.449     13.366      -         
sTrigCounter_RNO[2]                 Net          -        -       1.507     -           1         
sTrigCounter[2]                     SB_DFFSR     D        In      -         14.873      -         
==================================================================================================
Total path delay (propagation time + setup) of 14.979 is 3.647(24.3%) logic and 11.332(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: pll128M2|PLLOUTCOREA_derived_clock
====================================



Starting Points with Worst Slack
********************************

                   Starting                                                                      Arrival            
Instance           Reference                              Type        Pin     Net                Time        Slack  
                   Clock                                                                                            
--------------------------------------------------------------------------------------------------------------------
sEEACQ[1]          pll128M2|PLLOUTCOREA_derived_clock     SB_DFFE     Q       sEEACQ[1]          0.540       -13.565
sEEDelayACQ[1]     pll128M2|PLLOUTCOREA_derived_clock     SB_DFFE     Q       sEEDelayACQ[1]     0.540       -13.516
sEEPoff[1]         pll128M2|PLLOUTCOREA_derived_clock     SB_DFFE     Q       sEEPoff[1]         0.540       -13.495
sEEPon[0]          pll128M2|PLLOUTCOREA_derived_clock     SB_DFFE     Q       sEEPon[0]          0.540       -13.297
sEEPonPoff[0]      pll128M2|PLLOUTCOREA_derived_clock     SB_DFFE     Q       sEEPonPoff[0]      0.540       -13.268
sEEPon[3]          pll128M2|PLLOUTCOREA_derived_clock     SB_DFFE     Q       sEEPon[3]          0.540       -13.222
sEEPonPoff[3]      pll128M2|PLLOUTCOREA_derived_clock     SB_DFFE     Q       sEEPonPoff[3]      0.540       -13.201
sEEPon[1]          pll128M2|PLLOUTCOREA_derived_clock     SB_DFFE     Q       sEEPon[1]          0.540       -13.156
sEEPonPoff[1]      pll128M2|PLLOUTCOREA_derived_clock     SB_DFFE     Q       sEEPonPoff[1]      0.540       -13.128
sEEPon[4]          pll128M2|PLLOUTCOREA_derived_clock     SB_DFFE     Q       sEEPon[4]          0.540       -13.082
====================================================================================================================


Ending Points with Worst Slack
******************************

                    Starting                                                                            Required            
Instance            Reference                              Type         Pin     Net                     Time         Slack  
                    Clock                                                                                                   
----------------------------------------------------------------------------------------------------------------------------
sACQtime            pll128M2|PLLOUTCOREA_derived_clock     SB_DFFR      D       sacqtime2               0.418        -13.565
sPoff               pll128M2|PLLOUTCOREA_derived_clock     SB_DFFS      D       spoff2_i                0.418        -10.396
sTrigCounter[1]     pll128M2|PLLOUTCOREA_derived_clock     SB_DFFSR     D       sTrigCounter_RNO[1]     0.418        -9.439 
sTrigCounter[2]     pll128M2|PLLOUTCOREA_derived_clock     SB_DFFSR     D       sTrigCounter_RNO[2]     0.418        -9.439 
sTrigCounter[4]     pll128M2|PLLOUTCOREA_derived_clock     SB_DFFSR     D       sTrigCounter_RNO[4]     0.418        -9.439 
sTrigCounter[6]     pll128M2|PLLOUTCOREA_derived_clock     SB_DFFSR     D       sTrigCounter_RNO[6]     0.418        -9.439 
sTrigCounter[7]     pll128M2|PLLOUTCOREA_derived_clock     SB_DFFSR     D       sTrigCounter_RNO[7]     0.418        -9.439 
sTrigCounter[3]     pll128M2|PLLOUTCOREA_derived_clock     SB_DFFSR     D       sTrigCounter_RNO[3]     0.418        -9.369 
sTrigCounter[5]     pll128M2|PLLOUTCOREA_derived_clock     SB_DFFSR     D       sTrigCounter_RNO[5]     0.418        -9.369 
sTrigInternal       pll128M2|PLLOUTCOREA_derived_clock     SB_DFFR      D       sTrigInternal_0         0.418        -9.369 
============================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      0.524
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.418

    - Propagation time:                      13.984
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -13.565

    Number of logic level(s):                25
    Starting point:                          sEEACQ[1] / Q
    Ending point:                            sACQtime / D
    The start point is clocked by            pll128M2|PLLOUTCOREA_derived_clock [rising] on pin C
    The end   point is clocked by            pll100M|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
sEEACQ[1]                     SB_DFFE      Q        Out     0.540     0.540       -         
sEEACQ[1]                     Net          -        -       1.599     -           2         
sEEACQ_RNIMJKP_0[1]           SB_LUT4      I0       In      -         2.139       -         
sEEACQ_RNIMJKP_0[1]           SB_LUT4      O        Out     0.449     2.588       -         
sEEACQ_RNIMJKP_0[1]           Net          -        -       1.371     -           3         
sEEACQ_RNI949J1[0]            SB_LUT4      I0       In      -         3.959       -         
sEEACQ_RNI949J1[0]            SB_LUT4      O        Out     0.449     4.408       -         
sEEACQ_RNI949J1[0]            Net          -        -       1.371     -           1         
sEEACQ_RNINK3P3[0]            SB_LUT4      I1       In      -         5.779       -         
sEEACQ_RNINK3P3[0]            SB_LUT4      O        Out     0.400     6.178       -         
sEEACQ_RNINK3P3[0]            Net          -        -       1.371     -           2         
un1_sEEPoff_6_cry_2_c_RNO     SB_LUT4      I1       In      -         7.549       -         
un1_sEEPoff_6_cry_2_c_RNO     SB_LUT4      O        Out     0.400     7.949       -         
un1_sEEPoff_6_cry_2_c_RNO     Net          -        -       0.905     -           1         
un1_sEEPoff_6_cry_2_c         SB_CARRY     I0       In      -         8.854       -         
un1_sEEPoff_6_cry_2_c         SB_CARRY     CO       Out     0.258     9.111       -         
un1_sEEPoff_6_cry_2           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_3_c         SB_CARRY     CI       In      -         9.126       -         
un1_sEEPoff_6_cry_3_c         SB_CARRY     CO       Out     0.126     9.252       -         
un1_sEEPoff_6_cry_3           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_4_c         SB_CARRY     CI       In      -         9.266       -         
un1_sEEPoff_6_cry_4_c         SB_CARRY     CO       Out     0.126     9.392       -         
un1_sEEPoff_6_cry_4           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_5_c         SB_CARRY     CI       In      -         9.406       -         
un1_sEEPoff_6_cry_5_c         SB_CARRY     CO       Out     0.126     9.532       -         
un1_sEEPoff_6_cry_5           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_6_c         SB_CARRY     CI       In      -         9.546       -         
un1_sEEPoff_6_cry_6_c         SB_CARRY     CO       Out     0.126     9.672       -         
un1_sEEPoff_6_cry_6           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_7_c         SB_CARRY     CI       In      -         9.686       -         
un1_sEEPoff_6_cry_7_c         SB_CARRY     CO       Out     0.126     9.813       -         
un1_sEEPoff_6_cry_7           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_8_c         SB_CARRY     CI       In      -         9.826       -         
un1_sEEPoff_6_cry_8_c         SB_CARRY     CO       Out     0.126     9.953       -         
un1_sEEPoff_6_cry_8           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_9_c         SB_CARRY     CI       In      -         9.967       -         
un1_sEEPoff_6_cry_9_c         SB_CARRY     CO       Out     0.126     10.093      -         
un1_sEEPoff_6_cry_9           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_10_c        SB_CARRY     CI       In      -         10.107      -         
un1_sEEPoff_6_cry_10_c        SB_CARRY     CO       Out     0.126     10.233      -         
un1_sEEPoff_6_cry_10          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_11_c        SB_CARRY     CI       In      -         10.247      -         
un1_sEEPoff_6_cry_11_c        SB_CARRY     CO       Out     0.126     10.373      -         
un1_sEEPoff_6_cry_11          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_12_c        SB_CARRY     CI       In      -         10.387      -         
un1_sEEPoff_6_cry_12_c        SB_CARRY     CO       Out     0.126     10.514      -         
un1_sEEPoff_6_cry_12          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_13_c        SB_CARRY     CI       In      -         10.528      -         
un1_sEEPoff_6_cry_13_c        SB_CARRY     CO       Out     0.126     10.654      -         
un1_sEEPoff_6_cry_13          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_14_c        SB_CARRY     CI       In      -         10.668      -         
un1_sEEPoff_6_cry_14_c        SB_CARRY     CO       Out     0.126     10.794      -         
un1_sEEPoff_6_cry_14          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_15_c        SB_CARRY     CI       In      -         10.808      -         
un1_sEEPoff_6_cry_15_c        SB_CARRY     CO       Out     0.126     10.934      -         
un1_sEEPoff_6_cry_15          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_16_c        SB_CARRY     CI       In      -         10.948      -         
un1_sEEPoff_6_cry_16_c        SB_CARRY     CO       Out     0.126     11.074      -         
un1_sEEPoff_6_cry_16          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_17_c        SB_CARRY     CI       In      -         11.088      -         
un1_sEEPoff_6_cry_17_c        SB_CARRY     CO       Out     0.126     11.214      -         
un1_sEEPoff_6_cry_17          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_18_c        SB_CARRY     CI       In      -         11.229      -         
un1_sEEPoff_6_cry_18_c        SB_CARRY     CO       Out     0.126     11.355      -         
un1_sEEPoff_6_cry_18          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_19_c        SB_CARRY     CI       In      -         11.369      -         
un1_sEEPoff_6_cry_19_c        SB_CARRY     CO       Out     0.126     11.495      -         
un1_sEEPoff_6_cry_19          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_20_c        SB_CARRY     CI       In      -         11.509      -         
un1_sEEPoff_6_cry_20_c        SB_CARRY     CO       Out     0.126     11.635      -         
un1_sEEPoff_6_cry_20          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_21_c        SB_CARRY     CI       In      -         11.649      -         
un1_sEEPoff_6_cry_21_c        SB_CARRY     CO       Out     0.126     11.775      -         
un1_sEEPoff_6_cry_21          Net          -        -       0.386     -           1         
sACQtime_RNO                  SB_LUT4      I3       In      -         12.161      -         
sACQtime_RNO                  SB_LUT4      O        Out     0.316     12.477      -         
sacqtime2                     Net          -        -       1.507     -           1         
sACQtime                      SB_DFFR      D        In      -         13.984      -         
============================================================================================
Total path delay (propagation time + setup) of 14.089 is 5.313(37.7%) logic and 8.776(62.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      0.524
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.418

    - Propagation time:                      13.937
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -13.519

    Number of logic level(s):                25
    Starting point:                          sEEACQ[1] / Q
    Ending point:                            sACQtime / D
    The start point is clocked by            pll128M2|PLLOUTCOREA_derived_clock [rising] on pin C
    The end   point is clocked by            pll100M|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                           Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
sEEACQ[1]                      SB_DFFE      Q        Out     0.540     0.540       -         
sEEACQ[1]                      Net          -        -       1.599     -           2         
sEEACQ_RNIMJKP_0[1]            SB_LUT4      I0       In      -         2.139       -         
sEEACQ_RNIMJKP_0[1]            SB_LUT4      O        Out     0.449     2.588       -         
sEEACQ_RNIMJKP_0[1]            Net          -        -       1.371     -           3         
sEEACQ_RNI949J1[0]             SB_LUT4      I0       In      -         3.959       -         
sEEACQ_RNI949J1[0]             SB_LUT4      O        Out     0.449     4.408       -         
sEEACQ_RNI949J1[0]             Net          -        -       1.371     -           1         
sEEACQ_RNINK3P3[0]             SB_LUT4      I1       In      -         5.779       -         
sEEACQ_RNINK3P3[0]             SB_LUT4      O        Out     0.400     6.178       -         
sEEACQ_RNINK3P3[0]             Net          -        -       0.905     -           2         
un1_sEEPoff_5_cry_2_c          SB_CARRY     I0       In      -         7.083       -         
un1_sEEPoff_5_cry_2_c          SB_CARRY     CO       Out     0.258     7.341       -         
un1_sEEPoff_5_cry_2            Net          -        -       0.014     -           2         
un1_sEEPoff_5_cry_3_c          SB_CARRY     CI       In      -         7.355       -         
un1_sEEPoff_5_cry_3_c          SB_CARRY     CO       Out     0.126     7.481       -         
un1_sEEPoff_5_cry_3            Net          -        -       0.014     -           2         
un1_sEEPoff_5_cry_4_c          SB_CARRY     CI       In      -         7.495       -         
un1_sEEPoff_5_cry_4_c          SB_CARRY     CO       Out     0.126     7.621       -         
un1_sEEPoff_5_cry_4            Net          -        -       0.014     -           2         
un1_sEEPoff_5_cry_5_c          SB_CARRY     CI       In      -         7.635       -         
un1_sEEPoff_5_cry_5_c          SB_CARRY     CO       Out     0.126     7.761       -         
un1_sEEPoff_5_cry_5            Net          -        -       0.014     -           2         
un1_sEEPoff_5_cry_6_c          SB_CARRY     CI       In      -         7.775       -         
un1_sEEPoff_5_cry_6_c          SB_CARRY     CO       Out     0.126     7.902       -         
un1_sEEPoff_5_cry_6            Net          -        -       0.014     -           2         
un1_sEEPoff_5_cry_7_c          SB_CARRY     CI       In      -         7.916       -         
un1_sEEPoff_5_cry_7_c          SB_CARRY     CO       Out     0.126     8.042       -         
un1_sEEPoff_5_cry_7            Net          -        -       0.014     -           2         
un1_sEEPoff_5_cry_8_c          SB_CARRY     CI       In      -         8.056       -         
un1_sEEPoff_5_cry_8_c          SB_CARRY     CO       Out     0.126     8.182       -         
un1_sEEPoff_5_cry_8            Net          -        -       0.014     -           2         
un1_sEEPoff_5_cry_9_c          SB_CARRY     CI       In      -         8.196       -         
un1_sEEPoff_5_cry_9_c          SB_CARRY     CO       Out     0.126     8.322       -         
un1_sEEPoff_5_cry_9            Net          -        -       0.014     -           2         
un1_sEEPoff_5_cry_10_0_c       SB_CARRY     CI       In      -         8.336       -         
un1_sEEPoff_5_cry_10_0_c       SB_CARRY     CO       Out     0.126     8.462       -         
un1_sEEPoff_5_cry_10           Net          -        -       0.014     -           2         
un1_sEEPoff_5_cry_11_0_c       SB_CARRY     CI       In      -         8.476       -         
un1_sEEPoff_5_cry_11_0_c       SB_CARRY     CO       Out     0.126     8.603       -         
un1_sEEPoff_5_cry_11           Net          -        -       0.014     -           2         
un1_sEEPoff_5_cry_12_0_c       SB_CARRY     CI       In      -         8.617       -         
un1_sEEPoff_5_cry_12_0_c       SB_CARRY     CO       Out     0.126     8.743       -         
un1_sEEPoff_5_cry_12           Net          -        -       0.014     -           2         
un1_sEEPoff_5_cry_13_0_c       SB_CARRY     CI       In      -         8.757       -         
un1_sEEPoff_5_cry_13_0_c       SB_CARRY     CO       Out     0.126     8.883       -         
un1_sEEPoff_5_cry_13           Net          -        -       0.014     -           2         
un1_sEEPoff_5_cry_14_0_c       SB_CARRY     CI       In      -         8.897       -         
un1_sEEPoff_5_cry_14_0_c       SB_CARRY     CO       Out     0.126     9.023       -         
un1_sEEPoff_5_cry_14           Net          -        -       0.386     -           1         
un1_sEEPoff_6_cry_15_c_RNO     SB_LUT4      I3       In      -         9.409       -         
un1_sEEPoff_6_cry_15_c_RNO     SB_LUT4      O        Out     0.316     9.725       -         
un1_sEEPoff_6_cry_15_c_RNO     Net          -        -       0.905     -           1         
un1_sEEPoff_6_cry_15_c         SB_CARRY     I0       In      -         10.630      -         
un1_sEEPoff_6_cry_15_c         SB_CARRY     CO       Out     0.258     10.887      -         
un1_sEEPoff_6_cry_15           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_16_c         SB_CARRY     CI       In      -         10.901      -         
un1_sEEPoff_6_cry_16_c         SB_CARRY     CO       Out     0.126     11.028      -         
un1_sEEPoff_6_cry_16           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_17_c         SB_CARRY     CI       In      -         11.041      -         
un1_sEEPoff_6_cry_17_c         SB_CARRY     CO       Out     0.126     11.168      -         
un1_sEEPoff_6_cry_17           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_18_c         SB_CARRY     CI       In      -         11.182      -         
un1_sEEPoff_6_cry_18_c         SB_CARRY     CO       Out     0.126     11.308      -         
un1_sEEPoff_6_cry_18           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_19_c         SB_CARRY     CI       In      -         11.322      -         
un1_sEEPoff_6_cry_19_c         SB_CARRY     CO       Out     0.126     11.448      -         
un1_sEEPoff_6_cry_19           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_20_c         SB_CARRY     CI       In      -         11.462      -         
un1_sEEPoff_6_cry_20_c         SB_CARRY     CO       Out     0.126     11.588      -         
un1_sEEPoff_6_cry_20           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_21_c         SB_CARRY     CI       In      -         11.602      -         
un1_sEEPoff_6_cry_21_c         SB_CARRY     CO       Out     0.126     11.729      -         
un1_sEEPoff_6_cry_21           Net          -        -       0.386     -           1         
sACQtime_RNO                   SB_LUT4      I3       In      -         12.115      -         
sACQtime_RNO                   SB_LUT4      O        Out     0.316     12.430      -         
sacqtime2                      Net          -        -       1.507     -           1         
sACQtime                       SB_DFFR      D        In      -         13.937      -         
=============================================================================================
Total path delay (propagation time + setup) of 14.042 is 5.360(38.2%) logic and 8.682(61.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      0.524
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.418

    - Propagation time:                      13.937
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -13.519

    Number of logic level(s):                25
    Starting point:                          sEEACQ[1] / Q
    Ending point:                            sACQtime / D
    The start point is clocked by            pll128M2|PLLOUTCOREA_derived_clock [rising] on pin C
    The end   point is clocked by            pll100M|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
sEEACQ[1]                     SB_DFFE      Q        Out     0.540     0.540       -         
sEEACQ[1]                     Net          -        -       1.599     -           2         
sEEACQ_RNIMJKP_0[1]           SB_LUT4      I0       In      -         2.139       -         
sEEACQ_RNIMJKP_0[1]           SB_LUT4      O        Out     0.449     2.588       -         
sEEACQ_RNIMJKP_0[1]           Net          -        -       1.371     -           3         
sEEACQ_RNI949J1[0]            SB_LUT4      I0       In      -         3.959       -         
sEEACQ_RNI949J1[0]            SB_LUT4      O        Out     0.449     4.408       -         
sEEACQ_RNI949J1[0]            Net          -        -       1.371     -           1         
sEEACQ_RNINK3P3[0]            SB_LUT4      I1       In      -         5.779       -         
sEEACQ_RNINK3P3[0]            SB_LUT4      O        Out     0.400     6.178       -         
sEEACQ_RNINK3P3[0]            Net          -        -       0.905     -           2         
un1_sEEPoff_5_cry_2_c         SB_CARRY     I0       In      -         7.083       -         
un1_sEEPoff_5_cry_2_c         SB_CARRY     CO       Out     0.258     7.341       -         
un1_sEEPoff_5_cry_2           Net          -        -       0.386     -           2         
un1_sEEPoff_6_cry_3_c_RNO     SB_LUT4      I3       In      -         7.727       -         
un1_sEEPoff_6_cry_3_c_RNO     SB_LUT4      O        Out     0.316     8.042       -         
un1_sEEPoff_6_cry_3_c_RNO     Net          -        -       0.905     -           1         
un1_sEEPoff_6_cry_3_c         SB_CARRY     I0       In      -         8.947       -         
un1_sEEPoff_6_cry_3_c         SB_CARRY     CO       Out     0.258     9.205       -         
un1_sEEPoff_6_cry_3           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_4_c         SB_CARRY     CI       In      -         9.219       -         
un1_sEEPoff_6_cry_4_c         SB_CARRY     CO       Out     0.126     9.345       -         
un1_sEEPoff_6_cry_4           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_5_c         SB_CARRY     CI       In      -         9.359       -         
un1_sEEPoff_6_cry_5_c         SB_CARRY     CO       Out     0.126     9.485       -         
un1_sEEPoff_6_cry_5           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_6_c         SB_CARRY     CI       In      -         9.499       -         
un1_sEEPoff_6_cry_6_c         SB_CARRY     CO       Out     0.126     9.626       -         
un1_sEEPoff_6_cry_6           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_7_c         SB_CARRY     CI       In      -         9.640       -         
un1_sEEPoff_6_cry_7_c         SB_CARRY     CO       Out     0.126     9.766       -         
un1_sEEPoff_6_cry_7           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_8_c         SB_CARRY     CI       In      -         9.780       -         
un1_sEEPoff_6_cry_8_c         SB_CARRY     CO       Out     0.126     9.906       -         
un1_sEEPoff_6_cry_8           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_9_c         SB_CARRY     CI       In      -         9.920       -         
un1_sEEPoff_6_cry_9_c         SB_CARRY     CO       Out     0.126     10.046      -         
un1_sEEPoff_6_cry_9           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_10_c        SB_CARRY     CI       In      -         10.060      -         
un1_sEEPoff_6_cry_10_c        SB_CARRY     CO       Out     0.126     10.186      -         
un1_sEEPoff_6_cry_10          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_11_c        SB_CARRY     CI       In      -         10.200      -         
un1_sEEPoff_6_cry_11_c        SB_CARRY     CO       Out     0.126     10.326      -         
un1_sEEPoff_6_cry_11          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_12_c        SB_CARRY     CI       In      -         10.341      -         
un1_sEEPoff_6_cry_12_c        SB_CARRY     CO       Out     0.126     10.467      -         
un1_sEEPoff_6_cry_12          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_13_c        SB_CARRY     CI       In      -         10.481      -         
un1_sEEPoff_6_cry_13_c        SB_CARRY     CO       Out     0.126     10.607      -         
un1_sEEPoff_6_cry_13          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_14_c        SB_CARRY     CI       In      -         10.621      -         
un1_sEEPoff_6_cry_14_c        SB_CARRY     CO       Out     0.126     10.747      -         
un1_sEEPoff_6_cry_14          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_15_c        SB_CARRY     CI       In      -         10.761      -         
un1_sEEPoff_6_cry_15_c        SB_CARRY     CO       Out     0.126     10.887      -         
un1_sEEPoff_6_cry_15          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_16_c        SB_CARRY     CI       In      -         10.901      -         
un1_sEEPoff_6_cry_16_c        SB_CARRY     CO       Out     0.126     11.028      -         
un1_sEEPoff_6_cry_16          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_17_c        SB_CARRY     CI       In      -         11.041      -         
un1_sEEPoff_6_cry_17_c        SB_CARRY     CO       Out     0.126     11.168      -         
un1_sEEPoff_6_cry_17          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_18_c        SB_CARRY     CI       In      -         11.182      -         
un1_sEEPoff_6_cry_18_c        SB_CARRY     CO       Out     0.126     11.308      -         
un1_sEEPoff_6_cry_18          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_19_c        SB_CARRY     CI       In      -         11.322      -         
un1_sEEPoff_6_cry_19_c        SB_CARRY     CO       Out     0.126     11.448      -         
un1_sEEPoff_6_cry_19          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_20_c        SB_CARRY     CI       In      -         11.462      -         
un1_sEEPoff_6_cry_20_c        SB_CARRY     CO       Out     0.126     11.588      -         
un1_sEEPoff_6_cry_20          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_21_c        SB_CARRY     CI       In      -         11.602      -         
un1_sEEPoff_6_cry_21_c        SB_CARRY     CO       Out     0.126     11.729      -         
un1_sEEPoff_6_cry_21          Net          -        -       0.386     -           1         
sACQtime_RNO                  SB_LUT4      I3       In      -         12.115      -         
sACQtime_RNO                  SB_LUT4      O        Out     0.316     12.430      -         
sacqtime2                     Net          -        -       1.507     -           1         
sACQtime                      SB_DFFR      D        In      -         13.937      -         
============================================================================================
Total path delay (propagation time + setup) of 14.042 is 5.360(38.2%) logic and 8.682(61.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      0.524
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.418

    - Propagation time:                      13.937
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -13.519

    Number of logic level(s):                25
    Starting point:                          sEEACQ[1] / Q
    Ending point:                            sACQtime / D
    The start point is clocked by            pll128M2|PLLOUTCOREA_derived_clock [rising] on pin C
    The end   point is clocked by            pll100M|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
sEEACQ[1]                     SB_DFFE      Q        Out     0.540     0.540       -         
sEEACQ[1]                     Net          -        -       1.599     -           2         
sEEACQ_RNIMJKP_0[1]           SB_LUT4      I0       In      -         2.139       -         
sEEACQ_RNIMJKP_0[1]           SB_LUT4      O        Out     0.449     2.588       -         
sEEACQ_RNIMJKP_0[1]           Net          -        -       1.371     -           3         
sEEACQ_RNI949J1[0]            SB_LUT4      I0       In      -         3.959       -         
sEEACQ_RNI949J1[0]            SB_LUT4      O        Out     0.449     4.408       -         
sEEACQ_RNI949J1[0]            Net          -        -       1.371     -           1         
sEEACQ_RNINK3P3[0]            SB_LUT4      I1       In      -         5.779       -         
sEEACQ_RNINK3P3[0]            SB_LUT4      O        Out     0.400     6.178       -         
sEEACQ_RNINK3P3[0]            Net          -        -       0.905     -           2         
un1_sEEPoff_5_cry_2_c         SB_CARRY     I0       In      -         7.083       -         
un1_sEEPoff_5_cry_2_c         SB_CARRY     CO       Out     0.258     7.341       -         
un1_sEEPoff_5_cry_2           Net          -        -       0.014     -           2         
un1_sEEPoff_5_cry_3_c         SB_CARRY     CI       In      -         7.355       -         
un1_sEEPoff_5_cry_3_c         SB_CARRY     CO       Out     0.126     7.481       -         
un1_sEEPoff_5_cry_3           Net          -        -       0.386     -           2         
un1_sEEPoff_6_cry_4_c_RNO     SB_LUT4      I3       In      -         7.867       -         
un1_sEEPoff_6_cry_4_c_RNO     SB_LUT4      O        Out     0.316     8.183       -         
un1_sEEPoff_6_cry_4_c_RNO     Net          -        -       0.905     -           1         
un1_sEEPoff_6_cry_4_c         SB_CARRY     I0       In      -         9.088       -         
un1_sEEPoff_6_cry_4_c         SB_CARRY     CO       Out     0.258     9.345       -         
un1_sEEPoff_6_cry_4           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_5_c         SB_CARRY     CI       In      -         9.359       -         
un1_sEEPoff_6_cry_5_c         SB_CARRY     CO       Out     0.126     9.485       -         
un1_sEEPoff_6_cry_5           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_6_c         SB_CARRY     CI       In      -         9.499       -         
un1_sEEPoff_6_cry_6_c         SB_CARRY     CO       Out     0.126     9.626       -         
un1_sEEPoff_6_cry_6           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_7_c         SB_CARRY     CI       In      -         9.640       -         
un1_sEEPoff_6_cry_7_c         SB_CARRY     CO       Out     0.126     9.766       -         
un1_sEEPoff_6_cry_7           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_8_c         SB_CARRY     CI       In      -         9.780       -         
un1_sEEPoff_6_cry_8_c         SB_CARRY     CO       Out     0.126     9.906       -         
un1_sEEPoff_6_cry_8           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_9_c         SB_CARRY     CI       In      -         9.920       -         
un1_sEEPoff_6_cry_9_c         SB_CARRY     CO       Out     0.126     10.046      -         
un1_sEEPoff_6_cry_9           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_10_c        SB_CARRY     CI       In      -         10.060      -         
un1_sEEPoff_6_cry_10_c        SB_CARRY     CO       Out     0.126     10.186      -         
un1_sEEPoff_6_cry_10          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_11_c        SB_CARRY     CI       In      -         10.200      -         
un1_sEEPoff_6_cry_11_c        SB_CARRY     CO       Out     0.126     10.326      -         
un1_sEEPoff_6_cry_11          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_12_c        SB_CARRY     CI       In      -         10.341      -         
un1_sEEPoff_6_cry_12_c        SB_CARRY     CO       Out     0.126     10.467      -         
un1_sEEPoff_6_cry_12          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_13_c        SB_CARRY     CI       In      -         10.481      -         
un1_sEEPoff_6_cry_13_c        SB_CARRY     CO       Out     0.126     10.607      -         
un1_sEEPoff_6_cry_13          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_14_c        SB_CARRY     CI       In      -         10.621      -         
un1_sEEPoff_6_cry_14_c        SB_CARRY     CO       Out     0.126     10.747      -         
un1_sEEPoff_6_cry_14          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_15_c        SB_CARRY     CI       In      -         10.761      -         
un1_sEEPoff_6_cry_15_c        SB_CARRY     CO       Out     0.126     10.887      -         
un1_sEEPoff_6_cry_15          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_16_c        SB_CARRY     CI       In      -         10.901      -         
un1_sEEPoff_6_cry_16_c        SB_CARRY     CO       Out     0.126     11.028      -         
un1_sEEPoff_6_cry_16          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_17_c        SB_CARRY     CI       In      -         11.041      -         
un1_sEEPoff_6_cry_17_c        SB_CARRY     CO       Out     0.126     11.168      -         
un1_sEEPoff_6_cry_17          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_18_c        SB_CARRY     CI       In      -         11.182      -         
un1_sEEPoff_6_cry_18_c        SB_CARRY     CO       Out     0.126     11.308      -         
un1_sEEPoff_6_cry_18          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_19_c        SB_CARRY     CI       In      -         11.322      -         
un1_sEEPoff_6_cry_19_c        SB_CARRY     CO       Out     0.126     11.448      -         
un1_sEEPoff_6_cry_19          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_20_c        SB_CARRY     CI       In      -         11.462      -         
un1_sEEPoff_6_cry_20_c        SB_CARRY     CO       Out     0.126     11.588      -         
un1_sEEPoff_6_cry_20          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_21_c        SB_CARRY     CI       In      -         11.602      -         
un1_sEEPoff_6_cry_21_c        SB_CARRY     CO       Out     0.126     11.729      -         
un1_sEEPoff_6_cry_21          Net          -        -       0.386     -           1         
sACQtime_RNO                  SB_LUT4      I3       In      -         12.115      -         
sACQtime_RNO                  SB_LUT4      O        Out     0.316     12.430      -         
sacqtime2                     Net          -        -       1.507     -           1         
sACQtime                      SB_DFFR      D        In      -         13.937      -         
============================================================================================
Total path delay (propagation time + setup) of 14.042 is 5.360(38.2%) logic and 8.682(61.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      0.524
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.418

    - Propagation time:                      13.937
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -13.519

    Number of logic level(s):                25
    Starting point:                          sEEACQ[1] / Q
    Ending point:                            sACQtime / D
    The start point is clocked by            pll128M2|PLLOUTCOREA_derived_clock [rising] on pin C
    The end   point is clocked by            pll100M|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
sEEACQ[1]                     SB_DFFE      Q        Out     0.540     0.540       -         
sEEACQ[1]                     Net          -        -       1.599     -           2         
sEEACQ_RNIMJKP_0[1]           SB_LUT4      I0       In      -         2.139       -         
sEEACQ_RNIMJKP_0[1]           SB_LUT4      O        Out     0.449     2.588       -         
sEEACQ_RNIMJKP_0[1]           Net          -        -       1.371     -           3         
sEEACQ_RNI949J1[0]            SB_LUT4      I0       In      -         3.959       -         
sEEACQ_RNI949J1[0]            SB_LUT4      O        Out     0.449     4.408       -         
sEEACQ_RNI949J1[0]            Net          -        -       1.371     -           1         
sEEACQ_RNINK3P3[0]            SB_LUT4      I1       In      -         5.779       -         
sEEACQ_RNINK3P3[0]            SB_LUT4      O        Out     0.400     6.178       -         
sEEACQ_RNINK3P3[0]            Net          -        -       0.905     -           2         
un1_sEEPoff_5_cry_2_c         SB_CARRY     I0       In      -         7.083       -         
un1_sEEPoff_5_cry_2_c         SB_CARRY     CO       Out     0.258     7.341       -         
un1_sEEPoff_5_cry_2           Net          -        -       0.014     -           2         
un1_sEEPoff_5_cry_3_c         SB_CARRY     CI       In      -         7.355       -         
un1_sEEPoff_5_cry_3_c         SB_CARRY     CO       Out     0.126     7.481       -         
un1_sEEPoff_5_cry_3           Net          -        -       0.014     -           2         
un1_sEEPoff_5_cry_4_c         SB_CARRY     CI       In      -         7.495       -         
un1_sEEPoff_5_cry_4_c         SB_CARRY     CO       Out     0.126     7.621       -         
un1_sEEPoff_5_cry_4           Net          -        -       0.386     -           2         
un1_sEEPoff_6_cry_5_c_RNO     SB_LUT4      I3       In      -         8.007       -         
un1_sEEPoff_6_cry_5_c_RNO     SB_LUT4      O        Out     0.316     8.323       -         
un1_sEEPoff_6_cry_5_c_RNO     Net          -        -       0.905     -           1         
un1_sEEPoff_6_cry_5_c         SB_CARRY     I0       In      -         9.228       -         
un1_sEEPoff_6_cry_5_c         SB_CARRY     CO       Out     0.258     9.485       -         
un1_sEEPoff_6_cry_5           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_6_c         SB_CARRY     CI       In      -         9.499       -         
un1_sEEPoff_6_cry_6_c         SB_CARRY     CO       Out     0.126     9.626       -         
un1_sEEPoff_6_cry_6           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_7_c         SB_CARRY     CI       In      -         9.640       -         
un1_sEEPoff_6_cry_7_c         SB_CARRY     CO       Out     0.126     9.766       -         
un1_sEEPoff_6_cry_7           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_8_c         SB_CARRY     CI       In      -         9.780       -         
un1_sEEPoff_6_cry_8_c         SB_CARRY     CO       Out     0.126     9.906       -         
un1_sEEPoff_6_cry_8           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_9_c         SB_CARRY     CI       In      -         9.920       -         
un1_sEEPoff_6_cry_9_c         SB_CARRY     CO       Out     0.126     10.046      -         
un1_sEEPoff_6_cry_9           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_10_c        SB_CARRY     CI       In      -         10.060      -         
un1_sEEPoff_6_cry_10_c        SB_CARRY     CO       Out     0.126     10.186      -         
un1_sEEPoff_6_cry_10          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_11_c        SB_CARRY     CI       In      -         10.200      -         
un1_sEEPoff_6_cry_11_c        SB_CARRY     CO       Out     0.126     10.326      -         
un1_sEEPoff_6_cry_11          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_12_c        SB_CARRY     CI       In      -         10.341      -         
un1_sEEPoff_6_cry_12_c        SB_CARRY     CO       Out     0.126     10.467      -         
un1_sEEPoff_6_cry_12          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_13_c        SB_CARRY     CI       In      -         10.481      -         
un1_sEEPoff_6_cry_13_c        SB_CARRY     CO       Out     0.126     10.607      -         
un1_sEEPoff_6_cry_13          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_14_c        SB_CARRY     CI       In      -         10.621      -         
un1_sEEPoff_6_cry_14_c        SB_CARRY     CO       Out     0.126     10.747      -         
un1_sEEPoff_6_cry_14          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_15_c        SB_CARRY     CI       In      -         10.761      -         
un1_sEEPoff_6_cry_15_c        SB_CARRY     CO       Out     0.126     10.887      -         
un1_sEEPoff_6_cry_15          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_16_c        SB_CARRY     CI       In      -         10.901      -         
un1_sEEPoff_6_cry_16_c        SB_CARRY     CO       Out     0.126     11.028      -         
un1_sEEPoff_6_cry_16          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_17_c        SB_CARRY     CI       In      -         11.041      -         
un1_sEEPoff_6_cry_17_c        SB_CARRY     CO       Out     0.126     11.168      -         
un1_sEEPoff_6_cry_17          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_18_c        SB_CARRY     CI       In      -         11.182      -         
un1_sEEPoff_6_cry_18_c        SB_CARRY     CO       Out     0.126     11.308      -         
un1_sEEPoff_6_cry_18          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_19_c        SB_CARRY     CI       In      -         11.322      -         
un1_sEEPoff_6_cry_19_c        SB_CARRY     CO       Out     0.126     11.448      -         
un1_sEEPoff_6_cry_19          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_20_c        SB_CARRY     CI       In      -         11.462      -         
un1_sEEPoff_6_cry_20_c        SB_CARRY     CO       Out     0.126     11.588      -         
un1_sEEPoff_6_cry_20          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_21_c        SB_CARRY     CI       In      -         11.602      -         
un1_sEEPoff_6_cry_21_c        SB_CARRY     CO       Out     0.126     11.729      -         
un1_sEEPoff_6_cry_21          Net          -        -       0.386     -           1         
sACQtime_RNO                  SB_LUT4      I3       In      -         12.115      -         
sACQtime_RNO                  SB_LUT4      O        Out     0.316     12.430      -         
sacqtime2                     Net          -        -       1.507     -           1         
sACQtime                      SB_DFFR      D        In      -         13.937      -         
============================================================================================
Total path delay (propagation time + setup) of 14.042 is 5.360(38.2%) logic and 8.682(61.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: pll128M2|PLLOUTCOREB_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                    Starting                                                                                     Arrival           
Instance                            Reference                              Type          Pin     Net                             Time        Slack 
                                    Clock                                                                                                          
---------------------------------------------------------------------------------------------------------------------------------------------------
sSingleCont                         pll128M2|PLLOUTCOREB_derived_clock     SB_DFFR       Q       LED_MODE_c                      0.540       -9.144
button_debounce_counter[19]         pll128M2|PLLOUTCOREB_derived_clock     SB_DFFSR      Q       button_debounce_counter[19]     0.540       7.977 
button_debounce_counter[15]         pll128M2|PLLOUTCOREB_derived_clock     SB_DFFSR      Q       button_debounce_counter[15]     0.540       8.026 
button_debounce_counter[20]         pll128M2|PLLOUTCOREB_derived_clock     SB_DFFSR      Q       button_debounce_counter[20]     0.540       8.026 
button_debounce_counter[11]         pll128M2|PLLOUTCOREB_derived_clock     SB_DFFSR      Q       button_debounce_counter[11]     0.540       8.047 
button_debounce_counter[21]         pll128M2|PLLOUTCOREB_derived_clock     SB_DFFSR      Q       button_debounce_counter[21]     0.540       8.047 
button_debounce_counter_esr[23]     pll128M2|PLLOUTCOREB_derived_clock     SB_DFFESR     Q       button_debounce_counter[23]     0.540       8.047 
button_debounce_counter[16]         pll128M2|PLLOUTCOREB_derived_clock     SB_DFFSR      Q       button_debounce_counter[16]     0.540       8.075 
button_debounce_counter[12]         pll128M2|PLLOUTCOREB_derived_clock     SB_DFFSR      Q       button_debounce_counter[12]     0.540       8.096 
button_debounce_counter[17]         pll128M2|PLLOUTCOREB_derived_clock     SB_DFFSR      Q       button_debounce_counter[17]     0.540       8.096 
===================================================================================================================================================


Ending Points with Worst Slack
******************************

                      Starting                                                                            Required           
Instance              Reference                              Type         Pin     Net                     Time         Slack 
                      Clock                                                                                                  
-----------------------------------------------------------------------------------------------------------------------------
sTrigCounter[1]       pll128M2|PLLOUTCOREB_derived_clock     SB_DFFSR     D       sTrigCounter_RNO[1]     0.277        -9.144
sTrigCounter[2]       pll128M2|PLLOUTCOREB_derived_clock     SB_DFFSR     D       sTrigCounter_RNO[2]     0.277        -9.144
sTrigCounter[4]       pll128M2|PLLOUTCOREB_derived_clock     SB_DFFSR     D       sTrigCounter_RNO[4]     0.277        -9.144
sTrigCounter[6]       pll128M2|PLLOUTCOREB_derived_clock     SB_DFFSR     D       sTrigCounter_RNO[6]     0.277        -9.144
sTrigCounter[7]       pll128M2|PLLOUTCOREB_derived_clock     SB_DFFSR     D       sTrigCounter_RNO[7]     0.277        -9.144
sTrigCounter[3]       pll128M2|PLLOUTCOREB_derived_clock     SB_DFFSR     D       sTrigCounter_RNO[3]     0.277        -8.996
sTrigCounter[5]       pll128M2|PLLOUTCOREB_derived_clock     SB_DFFSR     D       sTrigCounter_RNO[5]     0.277        -8.996
sTrigCounter[0]       pll128M2|PLLOUTCOREB_derived_clock     SB_DFFSR     D       sTrigCounter_RNO[0]     0.277        -7.310
sTrigInternal         pll128M2|PLLOUTCOREB_derived_clock     SB_DFFR      D       sTrigInternal_0         0.277        -5.567
sbuttonModeStatus     pll128M2|PLLOUTCOREB_derived_clock     SB_DFF       D       sbuttonModeStatus_0     15.578       7.977 
=============================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      0.383
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.277

    - Propagation time:                      9.421
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -9.144

    Number of logic level(s):                4
    Starting point:                          sSingleCont / Q
    Ending point:                            sTrigCounter[1] / D
    The start point is clocked by            pll128M2|PLLOUTCOREB_derived_clock [rising] on pin C
    The end   point is clocked by            pll100M|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
sSingleCont                         SB_DFFR      Q        Out     0.540     0.540       -         
LED_MODE_c                          Net          -        -       1.599     -           3         
sPeriod_prev_e_0_RNI4PIC            SB_LUT4      I0       In      -         2.139       -         
sPeriod_prev_e_0_RNI4PIC            SB_LUT4      O        Out     0.386     2.525       -         
un1_scounter_i_o2_0_1_1             Net          -        -       1.371     -           1         
reset_ibuf_gb_io_RNIK6E77           SB_LUT4      I2       In      -         3.896       -         
reset_ibuf_gb_io_RNIK6E77           SB_LUT4      O        Out     0.379     4.274       -         
un1_scounter_i_o2_0_1               Net          -        -       1.371     -           3         
un10_trig_prev_cry_7_c_RNITJQK8     SB_LUT4      I0       In      -         5.645       -         
un10_trig_prev_cry_7_c_RNITJQK8     SB_LUT4      O        Out     0.449     6.094       -         
N_8                                 Net          -        -       1.371     -           5         
sTrigCounter_RNO[1]                 SB_LUT4      I0       In      -         7.465       -         
sTrigCounter_RNO[1]                 SB_LUT4      O        Out     0.449     7.914       -         
sTrigCounter_RNO[1]                 Net          -        -       1.507     -           1         
sTrigCounter[1]                     SB_DFFSR     D        In      -         9.421       -         
==================================================================================================
Total path delay (propagation time + setup) of 9.526 is 2.307(24.2%) logic and 7.219(75.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      0.383
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.277

    - Propagation time:                      9.421
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -9.144

    Number of logic level(s):                4
    Starting point:                          sSingleCont / Q
    Ending point:                            sTrigCounter[6] / D
    The start point is clocked by            pll128M2|PLLOUTCOREB_derived_clock [rising] on pin C
    The end   point is clocked by            pll100M|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
sSingleCont                         SB_DFFR      Q        Out     0.540     0.540       -         
LED_MODE_c                          Net          -        -       1.599     -           3         
sPeriod_prev_e_0_RNI4PIC            SB_LUT4      I0       In      -         2.139       -         
sPeriod_prev_e_0_RNI4PIC            SB_LUT4      O        Out     0.386     2.525       -         
un1_scounter_i_o2_0_1_1             Net          -        -       1.371     -           1         
reset_ibuf_gb_io_RNIK6E77           SB_LUT4      I2       In      -         3.896       -         
reset_ibuf_gb_io_RNIK6E77           SB_LUT4      O        Out     0.379     4.274       -         
un1_scounter_i_o2_0_1               Net          -        -       1.371     -           3         
un10_trig_prev_cry_7_c_RNITJQK8     SB_LUT4      I0       In      -         5.645       -         
un10_trig_prev_cry_7_c_RNITJQK8     SB_LUT4      O        Out     0.449     6.094       -         
N_8                                 Net          -        -       1.371     -           5         
sTrigCounter_RNO[6]                 SB_LUT4      I0       In      -         7.465       -         
sTrigCounter_RNO[6]                 SB_LUT4      O        Out     0.449     7.914       -         
sTrigCounter_RNO[6]                 Net          -        -       1.507     -           1         
sTrigCounter[6]                     SB_DFFSR     D        In      -         9.421       -         
==================================================================================================
Total path delay (propagation time + setup) of 9.526 is 2.307(24.2%) logic and 7.219(75.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      0.383
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.277

    - Propagation time:                      9.421
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -9.144

    Number of logic level(s):                4
    Starting point:                          sSingleCont / Q
    Ending point:                            sTrigCounter[7] / D
    The start point is clocked by            pll128M2|PLLOUTCOREB_derived_clock [rising] on pin C
    The end   point is clocked by            pll100M|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
sSingleCont                         SB_DFFR      Q        Out     0.540     0.540       -         
LED_MODE_c                          Net          -        -       1.599     -           3         
sPeriod_prev_e_0_RNI4PIC            SB_LUT4      I0       In      -         2.139       -         
sPeriod_prev_e_0_RNI4PIC            SB_LUT4      O        Out     0.386     2.525       -         
un1_scounter_i_o2_0_1_1             Net          -        -       1.371     -           1         
reset_ibuf_gb_io_RNIK6E77           SB_LUT4      I2       In      -         3.896       -         
reset_ibuf_gb_io_RNIK6E77           SB_LUT4      O        Out     0.379     4.274       -         
un1_scounter_i_o2_0_1               Net          -        -       1.371     -           3         
un10_trig_prev_cry_7_c_RNITJQK8     SB_LUT4      I0       In      -         5.645       -         
un10_trig_prev_cry_7_c_RNITJQK8     SB_LUT4      O        Out     0.449     6.094       -         
N_8                                 Net          -        -       1.371     -           5         
sTrigCounter_RNO[7]                 SB_LUT4      I0       In      -         7.465       -         
sTrigCounter_RNO[7]                 SB_LUT4      O        Out     0.449     7.914       -         
sTrigCounter_RNO[7]                 Net          -        -       1.507     -           1         
sTrigCounter[7]                     SB_DFFSR     D        In      -         9.421       -         
==================================================================================================
Total path delay (propagation time + setup) of 9.526 is 2.307(24.2%) logic and 7.219(75.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      0.383
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.277

    - Propagation time:                      9.421
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -9.144

    Number of logic level(s):                4
    Starting point:                          sSingleCont / Q
    Ending point:                            sTrigCounter[4] / D
    The start point is clocked by            pll128M2|PLLOUTCOREB_derived_clock [rising] on pin C
    The end   point is clocked by            pll100M|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
sSingleCont                         SB_DFFR      Q        Out     0.540     0.540       -         
LED_MODE_c                          Net          -        -       1.599     -           3         
sPeriod_prev_e_0_RNI4PIC            SB_LUT4      I0       In      -         2.139       -         
sPeriod_prev_e_0_RNI4PIC            SB_LUT4      O        Out     0.386     2.525       -         
un1_scounter_i_o2_0_1_1             Net          -        -       1.371     -           1         
reset_ibuf_gb_io_RNIK6E77           SB_LUT4      I2       In      -         3.896       -         
reset_ibuf_gb_io_RNIK6E77           SB_LUT4      O        Out     0.379     4.274       -         
un1_scounter_i_o2_0_1               Net          -        -       1.371     -           3         
un10_trig_prev_cry_7_c_RNITJQK8     SB_LUT4      I0       In      -         5.645       -         
un10_trig_prev_cry_7_c_RNITJQK8     SB_LUT4      O        Out     0.449     6.094       -         
N_8                                 Net          -        -       1.371     -           5         
sTrigCounter_RNO[4]                 SB_LUT4      I0       In      -         7.465       -         
sTrigCounter_RNO[4]                 SB_LUT4      O        Out     0.449     7.914       -         
sTrigCounter_RNO[4]                 Net          -        -       1.507     -           1         
sTrigCounter[4]                     SB_DFFSR     D        In      -         9.421       -         
==================================================================================================
Total path delay (propagation time + setup) of 9.526 is 2.307(24.2%) logic and 7.219(75.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      0.383
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.277

    - Propagation time:                      9.421
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -9.144

    Number of logic level(s):                4
    Starting point:                          sSingleCont / Q
    Ending point:                            sTrigCounter[2] / D
    The start point is clocked by            pll128M2|PLLOUTCOREB_derived_clock [rising] on pin C
    The end   point is clocked by            pll100M|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
sSingleCont                         SB_DFFR      Q        Out     0.540     0.540       -         
LED_MODE_c                          Net          -        -       1.599     -           3         
sPeriod_prev_e_0_RNI4PIC            SB_LUT4      I0       In      -         2.139       -         
sPeriod_prev_e_0_RNI4PIC            SB_LUT4      O        Out     0.386     2.525       -         
un1_scounter_i_o2_0_1_1             Net          -        -       1.371     -           1         
reset_ibuf_gb_io_RNIK6E77           SB_LUT4      I2       In      -         3.896       -         
reset_ibuf_gb_io_RNIK6E77           SB_LUT4      O        Out     0.379     4.274       -         
un1_scounter_i_o2_0_1               Net          -        -       1.371     -           3         
un10_trig_prev_cry_7_c_RNITJQK8     SB_LUT4      I0       In      -         5.645       -         
un10_trig_prev_cry_7_c_RNITJQK8     SB_LUT4      O        Out     0.449     6.094       -         
N_8                                 Net          -        -       1.371     -           5         
sTrigCounter_RNO[2]                 SB_LUT4      I0       In      -         7.465       -         
sTrigCounter_RNO[2]                 SB_LUT4      O        Out     0.449     7.914       -         
sTrigCounter_RNO[2]                 Net          -        -       1.507     -           1         
sTrigCounter[2]                     SB_DFFSR     D        In      -         9.421       -         
==================================================================================================
Total path delay (propagation time + setup) of 9.526 is 2.307(24.2%) logic and 7.219(75.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 140MB peak: 143MB)


Finished timing report (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 140MB peak: 143MB)

---------------------------------------
Resource Usage Report for MATTY_MAIN_VHDL 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             6 uses
SB_CARRY        357 uses
SB_DFF          5 uses
SB_DFFE         185 uses
SB_DFFER        107 uses
SB_DFFES        4 uses
SB_DFFESR       1 use
SB_DFFNR        14 uses
SB_DFFR         145 uses
SB_DFFS         19 uses
SB_DFFSR        32 uses
SB_DFFSS        1 use
SB_GB           6 uses
SB_PLL40_2F_CORE  1 use
SB_PLL40_CORE   1 use
VCC             6 uses
SB_LUT4         637 uses

I/O ports: 69
I/O primitives: 69
SB_GB_IO       2 uses
SB_IO          67 uses

I/O Register bits:                  0
Register bits not including I/Os:   513 (14%)
Total load per clock:
   pll100M|PLLOUTCORE_derived_clock: 149
   pll128M2|PLLOUTCOREA_derived_clock: 309
   pll128M2|PLLOUTCOREB_derived_clock: 26
   MATTY_MAIN_VHDL|spi_sclk: 1
   clk: 1

@S |Mapping Summary:
Total  LUTs: 637 (18%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 637 = 637 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 30MB peak: 143MB)

Process took 0h:00m:03s realtime, 0h:00m:03s cputime
# Sun Feb 25 19:45:50 2018

###########################################################]


Synthesis exit by 0.
Current Implementation MATTY_Implmnt its sbt path: Z:/VM/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 12 seconds


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P04.dev" "Z:/VM/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt/MATTY.edf " "Z:/VM/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\netlist" "-pTQ144" "-yZ:/VM/iCE40HX8kLED/test/MATTY/MATTY/MATTY_pinout.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: Z:/VM/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt/MATTY.edf...
Parsing constraint file: Z:/VM/iCE40HX8kLED/test/MATTY/MATTY/MATTY_pinout.pcf ...
start to read sdc/scf file Z:/VM/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt/MATTY.scf
sdc_reader OK Z:/VM/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt/MATTY.scf
Stored edif netlist at Z:/VM/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\netlist\oadb-MATTY_MAIN_VHDL...
Warning: The terminal RAM_DATA_1[15]:D is driven by non-default constant value VCC
Warning: The terminal sDAC_data[12]:D is driven by non-default constant value VCC
Warning: The terminal sDAC_data[13]:D is driven by non-default constant value VCC

write Timing Constraint to Z:/VM/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt/Temp/sbt_temp.sdc
oaInterface::SaveDesign The master file does not exist
oaInterface::CloseDesign The master file does not exist

EDIF Parser succeeded
Top module is: MATTY_MAIN_VHDL

EDF Parser run-time: 3 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "Z:/VM/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\netlist\oadb-MATTY_MAIN_VHDL" --outdir "Z:/VM/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "Z:/VM/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "Z:/VM/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\outputs\placer\MATTY_MAIN_VHDL_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib Z:/VM/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\netlist\oadb-MATTY_MAIN_VHDL --outdir Z:/VM/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file Z:/VM/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file Z:/VM/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\outputs\placer\MATTY_MAIN_VHDL_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - Z:/VM/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\netlist\oadb-MATTY_MAIN_VHDL
SDC file             - Z:/VM/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - Z:/VM/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: Z:/VM/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\netlist\oadb-MATTY_MAIN_VHDL/BFPGA_DESIGN_ep
The master file does not exist
oaInterface::OpenLib_Design OpenDesign failed Z:/VM/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\netlist\oadb-MATTY_MAIN_VHDL BFPGA_DESIGN_ep MATTY_MAIN_VHDL INTERFACE
E2101: Error while reading design library: Z:/VM/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\netlist\oadb-MATTY_MAIN_VHDL/BFPGA_DESIGN_ep
E2052: Error while reading inputs for placer


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P04.dev" "Z:/VM/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt/MATTY.edf " "Z:/VM/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\netlist" "-pTQ144" "-yZ:/VM/iCE40HX8kLED/test/MATTY/MATTY/MATTY_pinout.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: Z:/VM/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt/MATTY.edf...
Parsing constraint file: Z:/VM/iCE40HX8kLED/test/MATTY/MATTY/MATTY_pinout.pcf ...
start to read sdc/scf file Z:/VM/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt/MATTY.scf
sdc_reader OK Z:/VM/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt/MATTY.scf
Stored edif netlist at Z:/VM/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\netlist\oadb-MATTY_MAIN_VHDL...
Warning: The terminal RAM_DATA_1[15]:D is driven by non-default constant value VCC
Warning: The terminal sDAC_data[12]:D is driven by non-default constant value VCC
Warning: The terminal sDAC_data[13]:D is driven by non-default constant value VCC

write Timing Constraint to Z:/VM/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt/Temp/sbt_temp.sdc
oaInterface::SaveDesign The master file does not exist
oaInterface::CloseDesign The master file does not exist

EDIF Parser succeeded
Top module is: MATTY_MAIN_VHDL

EDF Parser run-time: 1 (sec)
edif parser succeed.
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "MATTY_syn.prj" -log "MATTY_Implmnt/MATTY.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of MATTY_Implmnt/MATTY.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-QDLO61O

# Sun Feb 25 19:50:29 2018

#Implementation: MATTY_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":25:7:25:21|Top entity is set to MATTY_MAIN_VHDL.
File Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\gray_counter.vhd changed - recompiling
File Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\package_timing.vhd changed - recompiling
File C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd\std_logic_textio.vhd changed - recompiling
File C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd\std_textio.vhd changed - recompiling
File Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd changed - recompiling
File Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\pll128M2.vhd changed - recompiling
File Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\asyn_fifo.vhd changed - recompiling
File Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\spi_data_path.vhd changed - recompiling
File Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\spi_master.vhd changed - recompiling
File Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd changed - recompiling
VHDL syntax check successful!

Compiler output is up to date.  No re-compile necessary

@N: CD231 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd\std_logic_textio.vhd":79:15:79:16|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N: CD630 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":25:7:25:21|Synthesizing work.matty_main_vhdl.behavioral.
@W: CD638 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":110:8:110:17|Signal stop_tour1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":111:8:111:17|Signal stop_tour2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":116:8:116:16|Signal sspi_miso is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":146:8:146:16|Signal sdelayacq is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":171:8:171:16|Signal sadc_data is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":222:8:222:23|Signal button_mode_prev is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\spi_master.vhd":9:7:9:16|Synthesizing work.spi_master.spi_master_rtl.
@N: CD604 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\spi_master.vhd":118:16:118:44|OTHERS clause is not synthesized.
@N: CD630 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\spi_data_path.vhd":9:7:9:19|Synthesizing work.spi_data_path.rtl_arch.
@W: CD638 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\spi_data_path.vhd":62:11:62:23|Signal data_in_reg_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\spi_data_path.vhd":73:11:73:23|Signal rxfifoempty_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\spi_data_path.vhd":75:11:75:24|Signal readhalffull_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\spi_data_path.vhd":76:11:76:22|Signal rxfifofull_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\spi_data_path.vhd":78:11:78:23|Signal txfifoempty_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\spi_data_path.vhd":80:11:80:26|Signal txfifohalffull_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\spi_data_path.vhd":81:11:81:22|Signal txfifofull_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\spi_data_path.vhd":104:11:104:17|Signal dummy_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\spi_data_path.vhd":105:11:105:18|Signal dummy_rd is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.spi_data_path.rtl_arch
@W: CL240 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\spi_data_path.vhd":81:11:81:22|Signal TxFifoFull_i is floating; a simulation mismatch is possible.
@W: CL240 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\spi_data_path.vhd":76:11:76:22|Signal RxFifoFull_i is floating; a simulation mismatch is possible.
@W: CL169 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\spi_data_path.vhd":277:8:277:9|Pruning unused register d2_RxReady_i_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\spi_data_path.vhd":277:8:277:9|Pruning unused register d1_RxReady_i_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\spi_data_path.vhd":264:8:264:9|Pruning unused register d2_TxReady_i_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\spi_data_path.vhd":264:8:264:9|Pruning unused register d1_TxReady_i_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\spi_data_path.vhd":249:8:249:9|Pruning unused register rx_fifo_rd_en_i_1. Make sure that there are no unused intermediate registers.
@W: CL169 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\spi_data_path.vhd":232:8:232:9|Pruning unused register tx_fifo_wr_en_i_2. Make sure that there are no unused intermediate registers.
@N: CD630 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\sclk_gen.vhd":9:7:9:14|Synthesizing work.sclk_gen.count_arch.
@N: CD231 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\sclk_gen.vhd":45:25:45:26|Using onehot encoding for type spim_clk_states. For example, enumeration spim_idle_state is mapped to "10000".
@N: CD604 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\sclk_gen.vhd":191:16:191:44|OTHERS clause is not synthesized.
@W: CD638 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\sclk_gen.vhd":29:11:29:23|Signal sclk_period_i is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.sclk_gen.count_arch
Post processing for work.spi_master.spi_master_rtl
@N: CD630 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\spi_slave_ice.vhd":48:7:48:19|Synthesizing work.spi_slave_ice.rtl_arch.
Post processing for work.spi_slave_ice.rtl_arch
@N: CD630 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\pll128M2.vhd":4:7:4:14|Synthesizing work.pll128m2.behavior.
@W: CD280 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\pll128M2.vhd":18:10:18:25|Unbound component SB_PLL40_2F_CORE mapped to black box
@N: CD630 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\pll128M2.vhd":18:10:18:25|Synthesizing work.sb_pll40_2f_core.syn_black_box.
Post processing for work.sb_pll40_2f_core.syn_black_box
@W: CD638 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\pll128M2.vhd":16:7:16:14|Signal openwire is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\pll128M2.vhd":17:7:17:17|Signal openwirebus is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.pll128m2.behavior
@W: CL252 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\pll128M2.vhd":17:7:17:17|Bit 0 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\pll128M2.vhd":17:7:17:17|Bit 1 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\pll128M2.vhd":17:7:17:17|Bit 2 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\pll128M2.vhd":17:7:17:17|Bit 3 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\pll128M2.vhd":17:7:17:17|Bit 4 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\pll128M2.vhd":17:7:17:17|Bit 5 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\pll128M2.vhd":17:7:17:17|Bit 6 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\pll128M2.vhd":17:7:17:17|Bit 7 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL240 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\pll128M2.vhd":16:7:16:14|Signal openwire is floating; a simulation mismatch is possible.
@W: CL167 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\pll128M2.vhd":63:0:63:12|Input extfeedback of instance pll128M2_inst is floating
@W: CL245 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\pll128M2.vhd":63:0:63:12|Bit 0 of input dynamicdelay of instance pll128M2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\pll128M2.vhd":63:0:63:12|Bit 1 of input dynamicdelay of instance pll128M2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\pll128M2.vhd":63:0:63:12|Bit 2 of input dynamicdelay of instance pll128M2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\pll128M2.vhd":63:0:63:12|Bit 3 of input dynamicdelay of instance pll128M2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\pll128M2.vhd":63:0:63:12|Bit 4 of input dynamicdelay of instance pll128M2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\pll128M2.vhd":63:0:63:12|Bit 5 of input dynamicdelay of instance pll128M2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\pll128M2.vhd":63:0:63:12|Bit 6 of input dynamicdelay of instance pll128M2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\pll128M2.vhd":63:0:63:12|Bit 7 of input dynamicdelay of instance pll128M2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\pll128M2.vhd":63:0:63:12|Input latchinputvalue of instance pll128M2_inst is floating
@W: CL167 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\pll128M2.vhd":63:0:63:12|Input sdi of instance pll128M2_inst is floating
@W: CL167 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\pll128M2.vhd":63:0:63:12|Input sclk of instance pll128M2_inst is floating
@N: CD630 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":4:7:4:13|Synthesizing work.pll100m.behavior.
@W: CD280 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":16:10:16:22|Unbound component SB_PLL40_CORE mapped to black box
@N: CD630 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":16:10:16:22|Synthesizing work.sb_pll40_core.syn_black_box.
Post processing for work.sb_pll40_core.syn_black_box
@W: CD638 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":14:7:14:14|Signal openwire is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":15:7:15:17|Signal openwirebus is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.pll100m.behavior
@W: CL252 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":15:7:15:17|Bit 0 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":15:7:15:17|Bit 1 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":15:7:15:17|Bit 2 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":15:7:15:17|Bit 3 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":15:7:15:17|Bit 4 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":15:7:15:17|Bit 5 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":15:7:15:17|Bit 6 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":15:7:15:17|Bit 7 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL240 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":14:7:14:14|Signal openwire is floating; a simulation mismatch is possible.
@W: CL167 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":57:0:57:11|Input extfeedback of instance pll100M_inst is floating
@W: CL245 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":57:0:57:11|Bit 0 of input dynamicdelay of instance pll100M_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":57:0:57:11|Bit 1 of input dynamicdelay of instance pll100M_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":57:0:57:11|Bit 2 of input dynamicdelay of instance pll100M_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":57:0:57:11|Bit 3 of input dynamicdelay of instance pll100M_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":57:0:57:11|Bit 4 of input dynamicdelay of instance pll100M_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":57:0:57:11|Bit 5 of input dynamicdelay of instance pll100M_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":57:0:57:11|Bit 6 of input dynamicdelay of instance pll100M_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":57:0:57:11|Bit 7 of input dynamicdelay of instance pll100M_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":57:0:57:11|Input latchinputvalue of instance pll100M_inst is floating
@W: CL167 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":57:0:57:11|Input sdi of instance pll100M_inst is floating
@W: CL167 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":57:0:57:11|Input sclk of instance pll100M_inst is floating
Post processing for work.matty_main_vhdl.behavioral
@W: CL169 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":958:0:958:1|Pruning unused register spi_cs_prev_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":958:0:958:1|Pruning unused register sCounterRAM_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":601:0:601:1|Pruning unused register sDAC_mem_41_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":601:0:601:1|Pruning unused register sDAC_mem_40_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":601:0:601:1|Pruning unused register sDAC_mem_39_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":601:0:601:1|Pruning unused register sDAC_mem_38_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":601:0:601:1|Pruning unused register sDAC_mem_37_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":601:0:601:1|Pruning unused register sDAC_mem_36_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":601:0:601:1|Pruning unused register sDAC_mem_35_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":601:0:601:1|Pruning unused register sDAC_mem_34_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":601:0:601:1|Pruning unused register sDAC_mem_33_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":601:0:601:1|Pruning unused register sDAC_mem_32_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":601:0:601:1|Pruning unused register sDAC_mem_31_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":601:0:601:1|Pruning unused register sDAC_mem_30_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":601:0:601:1|Pruning unused register sDAC_mem_29_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":601:0:601:1|Pruning unused register sDAC_mem_28_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":601:0:601:1|Pruning unused register sDAC_mem_27_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":601:0:601:1|Pruning unused register sDAC_mem_26_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":601:0:601:1|Pruning unused register sDAC_mem_25_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":601:0:601:1|Pruning unused register sDAC_mem_24_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":601:0:601:1|Pruning unused register sDAC_mem_23_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":601:0:601:1|Pruning unused register sDAC_mem_22_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":601:0:601:1|Pruning unused register sDAC_mem_21_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":601:0:601:1|Pruning unused register sDAC_mem_20_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":601:0:601:1|Pruning unused register sDAC_mem_19_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":601:0:601:1|Pruning unused register sDAC_mem_18_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":601:0:601:1|Pruning unused register sDAC_mem_17_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":601:0:601:1|Pruning unused register sDAC_mem_16_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":601:0:601:1|Pruning unused register sDAC_mem_15_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":601:0:601:1|Pruning unused register sDAC_mem_14_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":601:0:601:1|Pruning unused register sDAC_mem_13_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":601:0:601:1|Pruning unused register sDAC_mem_12_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":601:0:601:1|Pruning unused register sDAC_mem_11_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":601:0:601:1|Pruning unused register sDAC_mem_10_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":601:0:601:1|Pruning unused register sDAC_mem_9_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":601:0:601:1|Pruning unused register sDAC_mem_8_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":601:0:601:1|Pruning unused register sDAC_mem_7_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":601:0:601:1|Pruning unused register sDAC_mem_6_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":601:0:601:1|Pruning unused register sDAC_mem_5_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":601:0:601:1|Pruning unused register sDAC_mem_4_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":601:0:601:1|Pruning unused register sDAC_mem_3_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":601:0:601:1|Pruning unused register sDAC_mem_2_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":601:0:601:1|Pruning unused register sDAC_mem_1_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":601:0:601:1|Pruning unused register sCounterTemp_3(23 downto 0). Make sure that there are no unused intermediate registers.
@A: CL282 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":419:0:419:1|Feedback mux created for signal sTrigCounter[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":601:0:601:1|Feedback mux created for signal sEETrigInternal. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":601:0:601:1|Feedback mux created for signal sEEPointerReset. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":601:0:601:1|Feedback mux created for signal sEEPeriod[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":601:0:601:1|Feedback mux created for signal sEEPoff[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":601:0:601:1|Feedback mux created for signal sEEDelayACQ[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":601:0:601:1|Feedback mux created for signal sEEACQ[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":601:0:601:1|Feedback mux created for signal sEETrigCounter[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":601:0:601:1|Feedback mux created for signal sEEPonPoff[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":601:0:601:1|Feedback mux created for signal sEEPon[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":601:0:601:1|Feedback mux created for signal sEEDAC[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":601:0:601:1|Feedback mux created for signal sEEADC_freq[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":601:0:601:1|Feedback mux created for signal sEESingleCont. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":143:36:143:38|Feedback mux created for signal button_debounce_counter[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":958:0:958:1|Feedback mux created for signal sRAM_ADD[18:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":143:36:143:38|Feedback mux created for signal sbuttonModeStatus. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":788:0:788:1|Feedback mux created for signal sDAC_data[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":958:0:958:1|Feedback mux created for signal sADC_clk_prev. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":601:0:601:1|Feedback mux created for signal spi_mosi_ready_prev3. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":105:46:105:48|Feedback mux created for signal spi_mosi_ready_prev2. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":419:0:419:1|Feedback mux created for signal sEETrigInternal_prev. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":202:36:202:38|Feedback mux created for signal sADC9_prev. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":201:36:201:38|Feedback mux created for signal sADC9_prev2. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":151:38:151:40|Feedback mux created for signal trig_prev. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":141:46:141:48|Feedback mux created for signal sPeriod_prev. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":104:47:104:49|Feedback mux created for signal spi_mosi_ready_prev. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":958:0:958:1|Feedback mux created for signal RAM_DATA_cl[15:15]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":958:0:958:1|Feedback mux created for signal RAM_DATA[0:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":958:0:958:1|Feedback mux created for signal RAM_DATA_cl[15:15]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":958:0:958:1|Feedback mux created for signal RAM_DATA[1:1]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":958:0:958:1|Feedback mux created for signal RAM_DATA_cl[15:15]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":958:0:958:1|Feedback mux created for signal RAM_DATA[2:2]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":958:0:958:1|Feedback mux created for signal RAM_DATA_cl[15:15]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":958:0:958:1|Feedback mux created for signal RAM_DATA[3:3]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":958:0:958:1|Feedback mux created for signal RAM_DATA_cl[15:15]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":958:0:958:1|Feedback mux created for signal RAM_DATA[4:4]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":958:0:958:1|Feedback mux created for signal RAM_DATA_cl[15:15]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":958:0:958:1|Feedback mux created for signal RAM_DATA[5:5]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":958:0:958:1|Feedback mux created for signal RAM_DATA_cl[15:15]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":958:0:958:1|Feedback mux created for signal RAM_DATA[6:6]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":958:0:958:1|Feedback mux created for signal RAM_DATA_cl[15:15]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":958:0:958:1|Feedback mux created for signal RAM_DATA[7:7]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":958:0:958:1|Feedback mux created for signal RAM_DATA_cl[15:15]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":958:0:958:1|Feedback mux created for signal RAM_DATA[8:8]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":958:0:958:1|Feedback mux created for signal RAM_DATA_cl[15:15]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":958:0:958:1|Feedback mux created for signal RAM_DATA[9:9]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":958:0:958:1|Feedback mux created for signal RAM_DATA_cl[15:15]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":958:0:958:1|Feedback mux created for signal RAM_DATA[10:10]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":958:0:958:1|Feedback mux created for signal RAM_DATA_cl[15:15]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":958:0:958:1|Feedback mux created for signal RAM_DATA[11:11]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":958:0:958:1|Feedback mux created for signal RAM_DATA_cl[15:15]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":958:0:958:1|Feedback mux created for signal RAM_DATA[12:12]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":958:0:958:1|Feedback mux created for signal RAM_DATA_cl[15:15]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":958:0:958:1|Feedback mux created for signal RAM_DATA[13:13]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":958:0:958:1|Feedback mux created for signal RAM_DATA_cl[15:15]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":958:0:958:1|Feedback mux created for signal RAM_DATA[14:14]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":958:0:958:1|Feedback mux created for signal RAM_DATA_cl[15:15]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":958:0:958:1|Feedback mux created for signal RAM_DATA[15:15]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CL201 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\sclk_gen.vhd":134:8:134:9|Trying to extract state machine for register spim_clk_state_i.
Extracted state machine for register spim_clk_state_i
State machine has 5 reachable states with original encodings of:
   00001
   00010
   00100
   01000
   10000

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Feb 25 19:50:30 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":25:7:25:21|Selected library: work cell: MATTY_MAIN_VHDL view behavioral as top level
@N: NF107 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":25:7:25:21|Selected library: work cell: MATTY_MAIN_VHDL view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Feb 25 19:50:30 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Feb 25 19:50:30 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\MATTY_Implmnt\synwork\MATTY_comp.srs changed - recompiling
@N: NF107 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":25:7:25:21|Selected library: work cell: MATTY_MAIN_VHDL view behavioral as top level
@N: NF107 :"Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":25:7:25:21|Selected library: work cell: MATTY_MAIN_VHDL view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Feb 25 19:50:32 2018

###########################################################]
Pre-mapping Report

# Sun Feb 25 19:50:32 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\timing_const_matty.sdc
@L: Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\MATTY_Implmnt\MATTY_scck.rpt 
Printing clock  summary report in "Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\MATTY_Implmnt\MATTY_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)

@N: BN362 :"z:\vm\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":426:8:426:9|Removing sequential instance tx_done_pos_sclk_i (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"z:\vm\ice40hx8kled\test\matty\matty\spi_data_path.vhd":545:8:545:9|Removing sequential instance tx_done_pos_sclk_i (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"z:\vm\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":548:1:548:2|Removing sequential instance o_tx_ack (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"z:\vm\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":563:1:563:2|Removing sequential instance o_tx_no_ack (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"z:\vm\ice40hx8kled\test\matty\matty\spi_data_path.vhd":294:8:294:9|Removing sequential instance rxdata_reg_i[15:0] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"z:\vm\ice40hx8kled\test\matty\matty\spi_data_path.vhd":637:8:637:9|Removing sequential instance o_intr (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"z:\vm\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":517:8:517:9|Removing sequential instance tx_error_reg_1_i (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"z:\vm\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":327:8:327:9|Removing sequential instance rx_error_reg_1_i (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"z:\vm\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":504:8:504:9|Removing sequential instance tx_error_i (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"z:\vm\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":314:8:314:9|Removing sequential instance rx_error_i (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"z:\vm\ice40hx8kled\test\matty\matty\spi_data_path.vhd":621:8:621:9|Removing sequential instance tx_error_i (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"z:\vm\ice40hx8kled\test\matty\matty\spi_data_path.vhd":445:8:445:9|Removing sequential instance rx_error_i (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"z:\vm\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":532:1:532:2|Removing sequential instance data_valid_i (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"z:\vm\ice40hx8kled\test\matty\matty\spi_data_path.vhd":429:8:429:9|Removing sequential instance rx_ready_i (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"z:\vm\ice40hx8kled\test\matty\matty\spi_data_path.vhd":408:8:408:9|Removing sequential instance rx_done_reg3_i (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"z:\vm\ice40hx8kled\test\matty\matty\spi_data_path.vhd":408:8:408:9|Removing sequential instance rx_done_reg2_i (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"z:\vm\ice40hx8kled\test\matty\matty\spi_data_path.vhd":408:8:408:9|Removing sequential instance rx_done_reg1_i (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"z:\vm\ice40hx8kled\test\matty\matty\spi_data_path.vhd":349:8:349:9|Removing sequential instance rx_done_pos_sclk_i (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"z:\vm\ice40hx8kled\test\matty\matty\spi_data_path.vhd":387:8:387:9|Removing sequential instance rx_done_neg_sclk_i (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: MT480 :"z:/vm/ice40hx8kled/test/matty/matty/timing_const_matty.sdc":12:0:12:0|Assigning clock "clk" to command: define_clock p:CLK -freq 12 -clockgroup default_clkgroup_0 

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist MATTY_MAIN_VHDL

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start                                  Requested     Requested     Clock                                               Clock                   Clock
Clock                                  Frequency     Period        Type                                                Group                   Load 
----------------------------------------------------------------------------------------------------------------------------------------------------
MATTY_MAIN_VHDL|spi_sclk               1.0 MHz       1000.000      inferred                                            Inferred_clkgroup_0     45   
clk                                    12.0 MHz      83.333        declared                                            default_clkgroup_0      0    
pll100M|PLLOUTCORE_derived_clock       100.5 MHz     9.950         derived (from clk)                                  default_clkgroup_0      145  
pll128M2|PLLOUTCOREA_derived_clock     127.5 MHz     7.842         derived (from clk)                                  default_clkgroup_0      309  
pll128M2|PLLOUTCOREB_derived_clock     63.8 MHz      15.683        derived (from clk)                                  default_clkgroup_0      26   
sclk_gen|o_sclk_derived_clock          100.5 MHz     9.950         derived (from pll100M|PLLOUTCORE_derived_clock)     default_clkgroup_0      43   
====================================================================================================================================================

@W: MT529 :"z:\vm\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":213:8:213:9|Found inferred clock MATTY_MAIN_VHDL|spi_sclk which controls 45 sequential elements including spi_slave_inst.rx_data_count_pos_sclk_i[5:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MT480 :"z:/vm/ice40hx8kled/test/matty/matty/timing_const_matty.sdc":12:0:12:0|Assigning clock "clk" to command: define_clock p:CLK -freq 12 -clockgroup default_clkgroup_0 
@N: BN225 |Writing default property annotation file Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\MATTY_Implmnt\MATTY.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Encoding state machine spim_clk_state_i[0:4] (in view: work.sclk_gen(count_arch))
original code -> new code
   00001 -> 00001
   00010 -> 00010
   00100 -> 00100
   01000 -> 01000
   10000 -> 10000
@N: BN362 :"z:\vm\ice40hx8kled\test\matty\matty\spi_master.vhd":106:8:106:9|Removing sequential instance o_slave_csn[1] (in view: work.spi_master(spi_master_rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"z:\vm\ice40hx8kled\test\matty\matty\spi_master.vhd":106:8:106:9|Removing sequential instance o_slave_csn[2] (in view: work.spi_master(spi_master_rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"z:\vm\ice40hx8kled\test\matty\matty\spi_master.vhd":106:8:106:9|Removing sequential instance o_slave_csn[3] (in view: work.spi_master(spi_master_rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"z:\vm\ice40hx8kled\test\matty\matty\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[15] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"z:\vm\ice40hx8kled\test\matty\matty\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[14] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"z:\vm\ice40hx8kled\test\matty\matty\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[13] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"z:\vm\ice40hx8kled\test\matty\matty\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[12] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"z:\vm\ice40hx8kled\test\matty\matty\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[11] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"z:\vm\ice40hx8kled\test\matty\matty\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[10] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"z:\vm\ice40hx8kled\test\matty\matty\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[9] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"z:\vm\ice40hx8kled\test\matty\matty\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[8] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"z:\vm\ice40hx8kled\test\matty\matty\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[7] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"z:\vm\ice40hx8kled\test\matty\matty\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[6] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"z:\vm\ice40hx8kled\test\matty\matty\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[5] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"z:\vm\ice40hx8kled\test\matty\matty\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[4] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"z:\vm\ice40hx8kled\test\matty\matty\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[3] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"z:\vm\ice40hx8kled\test\matty\matty\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[2] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"z:\vm\ice40hx8kled\test\matty\matty\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[1] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"z:\vm\ice40hx8kled\test\matty\matty\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[0] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"z:\vm\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":236:8:236:9|Removing sequential instance rx_shift_data_neg_sclk_i[7] (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"z:\vm\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":236:8:236:9|Removing sequential instance rx_shift_data_neg_sclk_i[6] (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"z:\vm\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":236:8:236:9|Removing sequential instance rx_shift_data_neg_sclk_i[5] (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"z:\vm\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":236:8:236:9|Removing sequential instance rx_shift_data_neg_sclk_i[4] (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"z:\vm\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":236:8:236:9|Removing sequential instance rx_shift_data_neg_sclk_i[3] (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"z:\vm\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":236:8:236:9|Removing sequential instance rx_shift_data_neg_sclk_i[2] (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"z:\vm\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":236:8:236:9|Removing sequential instance rx_shift_data_neg_sclk_i[1] (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"z:\vm\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":236:8:236:9|Removing sequential instance rx_shift_data_neg_sclk_i[0] (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 49MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Feb 25 19:50:33 2018

###########################################################]
Map & Optimize Report

# Sun Feb 25 19:50:33 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: BN362 :"z:\vm\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":371:8:371:9|Removing sequential instance miso_01_i (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"z:\vm\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":388:8:388:9|Removing sequential instance miso_11_i (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"z:\vm\ice40hx8kled\test\matty\matty\spi_data_path.vhd":490:8:490:9|Removing sequential instance mosi_01_i (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"z:\vm\ice40hx8kled\test\matty\matty\spi_data_path.vhd":507:8:507:9|Removing sequential instance mosi_11_i (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffs(prim) because it does not drive other instances.

Available hyper_sources - for debug and ip models
	None Found

@N: MT480 :"z:/vm/ice40hx8kled/test/matty/matty/timing_const_matty.sdc":12:0:12:0|Assigning clock "clk" to command: define_clock p:CLK -freq 12 -clockgroup default_clkgroup_0 
@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            clk

@N: BN362 :"z:\vm\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":426:8:426:9|Removing sequential instance tx_data_count_pos_sclk_i[5:0] (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"z:\vm\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":236:8:236:9|Removing sequential instance rx_shift_data_neg_sclk_i[7:0] (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@A: BN291 :"z:\vm\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":236:8:236:9|Boundary register rx_shift_data_neg_sclk_i[7:0] (in view: work.SPI_SLAVE_ICE(rtl_arch)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"z:\vm\ice40hx8kled\test\matty\matty\spi_data_path.vhd":349:8:349:9|Removing sequential instance rx_data_count_pos_sclk_i[5:0] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"z:\vm\ice40hx8kled\test\matty\matty\spi_data_path.vhd":545:8:545:9|Removing sequential instance tx_data_count_pos_sclk_i[5:0] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"z:\vm\ice40hx8kled\test\matty\matty\spi_data_path.vhd":387:8:387:9|Removing sequential instance rx_data_count_neg_sclk_i[5:0] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"z:\vm\ice40hx8kled\test\matty\matty\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[15:0] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@W: FX1039 :"z:\vm\ice40hx8kled\test\matty\matty\matty_main.vhd":419:0:419:1|User-specified initial value defined for instance sTrigCounter[7:0] is being ignored. 
@W: FX1039 :"z:\vm\ice40hx8kled\test\matty\matty\matty_main.vhd":823:0:823:1|User-specified initial value defined for instance sCounterADC[7:0] is being ignored. 
@W: FX1039 :"z:\vm\ice40hx8kled\test\matty\matty\matty_main.vhd":557:0:557:1|User-specified initial value defined for instance sACQtime is being ignored. 
@W: FX1039 :"z:\vm\ice40hx8kled\test\matty\matty\matty_main.vhd":419:0:419:1|User-specified initial value defined for instance sTrigInternal is being ignored. 
@W: FX1039 :"z:\vm\ice40hx8kled\test\matty\matty\matty_main.vhd":523:0:523:1|User-specified initial value defined for instance sPoff is being ignored. 
@W: FX1039 :"z:\vm\ice40hx8kled\test\matty\matty\matty_main.vhd":958:0:958:1|User-specified initial value defined for instance sRAM_pointer_read[18:0] is being ignored. 
@W: FX1039 :"z:\vm\ice40hx8kled\test\matty\matty\matty_main.vhd":958:0:958:1|User-specified initial value defined for instance sRAM_pointer_write[18:0] is being ignored. 
@W: FX1039 :"z:\vm\ice40hx8kled\test\matty\matty\matty_main.vhd":419:0:419:1|User-specified initial value defined for instance sEETrigInternal_prev is being ignored. 
@W: FX1039 :"z:\vm\ice40hx8kled\test\matty\matty\matty_main.vhd":601:0:601:1|User-specified initial value defined for instance sEETrigInternal is being ignored. 
@W: FX1039 :"z:\vm\ice40hx8kled\test\matty\matty\matty_main.vhd":601:0:601:1|User-specified initial value defined for instance sEEPointerReset is being ignored. 
@W: FX1039 :"z:\vm\ice40hx8kled\test\matty\matty\matty_main.vhd":788:0:788:1|User-specified initial value defined for instance sDAC_spi_start is being ignored. 
@W: FX1039 :"z:\vm\ice40hx8kled\test\matty\matty\matty_main.vhd":143:36:143:38|User-specified initial value defined for instance button_debounce_counter[23:0] is being ignored. 
@W: FX1039 :"z:\vm\ice40hx8kled\test\matty\matty\matty_main.vhd":788:0:788:1|User-specified initial value defined for instance sCounterDAC[9:0] is being ignored. 
@W: FX1039 :"z:\vm\ice40hx8kled\test\matty\matty\matty_main.vhd":453:0:453:1|User-specified initial value defined for instance sACQ is being ignored. 
@W: FX1039 :"z:\vm\ice40hx8kled\test\matty\matty\matty_main.vhd":601:0:601:1|User-specified initial value defined for instance sEETrigCounter[7:0] is being ignored. 
@W: FX1039 :"z:\vm\ice40hx8kled\test\matty\matty\matty_main.vhd":601:0:601:1|User-specified initial value defined for instance sEEPonPoff[7:0] is being ignored. 
@W: FX1039 :"z:\vm\ice40hx8kled\test\matty\matty\matty_main.vhd":601:0:601:1|User-specified initial value defined for instance sEEPon[7:0] is being ignored. 
@W: FX1039 :"z:\vm\ice40hx8kled\test\matty\matty\matty_main.vhd":601:0:601:1|User-specified initial value defined for instance sEEDAC[7:0] is being ignored. 
@W: FX1039 :"z:\vm\ice40hx8kled\test\matty\matty\matty_main.vhd":601:0:601:1|User-specified initial value defined for instance sEEADC_freq[7:0] is being ignored. 
@W: FX1039 :"z:\vm\ice40hx8kled\test\matty\matty\matty_main.vhd":601:0:601:1|User-specified initial value defined for instance sEESingleCont is being ignored. 
@W: FX1039 :"z:\vm\ice40hx8kled\test\matty\matty\matty_main.vhd":141:46:141:48|User-specified initial value defined for instance sPeriod_prev is being ignored. 
@W: FX1039 :"z:\vm\ice40hx8kled\test\matty\matty\matty_main.vhd":958:0:958:1|User-specified initial value defined for instance spi_data_miso[7:0] is being ignored. 
@W: FX1039 :"z:\vm\ice40hx8kled\test\matty\matty\matty_main.vhd":509:0:509:1|User-specified initial value defined for instance sPon is being ignored. 
@W: FX1039 :"z:\vm\ice40hx8kled\test\matty\matty\matty_main.vhd":601:0:601:1|User-specified initial value defined for instance sPointer[1:0] is being ignored. 
@W: FX1039 :"z:\vm\ice40hx8kled\test\matty\matty\matty_main.vhd":580:0:580:1|User-specified initial value defined for instance sPeriod is being ignored. 
@W: FX1039 :"z:\vm\ice40hx8kled\test\matty\matty\matty_main.vhd":601:0:601:1|User-specified initial value defined for instance sEEPeriod[23:0] is being ignored. 
@W: FX1039 :"z:\vm\ice40hx8kled\test\matty\matty\matty_main.vhd":601:0:601:1|User-specified initial value defined for instance sEEPoff[15:0] is being ignored. 
@W: FX1039 :"z:\vm\ice40hx8kled\test\matty\matty\matty_main.vhd":601:0:601:1|User-specified initial value defined for instance sEEDelayACQ[15:0] is being ignored. 
@W: FX1039 :"z:\vm\ice40hx8kled\test\matty\matty\matty_main.vhd":601:0:601:1|User-specified initial value defined for instance sEEACQ[15:0] is being ignored. 
@W: FX1039 :"z:\vm\ice40hx8kled\test\matty\matty\matty_main.vhd":958:0:958:1|User-specified initial value defined for instance sRAM_ADD[18:0] is being ignored. 
@W: FX1039 :"z:\vm\ice40hx8kled\test\matty\matty\matty_main.vhd":958:0:958:1|User-specified initial value defined for instance sADC_clk_prev is being ignored. 
@W: FX1039 :"z:\vm\ice40hx8kled\test\matty\matty\matty_main.vhd":823:0:823:1|User-specified initial value defined for instance sADC_clk is being ignored. 
@W: FX1039 :"z:\vm\ice40hx8kled\test\matty\matty\matty_main.vhd":788:0:788:1|User-specified initial value defined for instance sDAC_data[15:0] is being ignored. 
@W: FX1039 :"z:\vm\ice40hx8kled\test\matty\matty\matty_main.vhd":601:0:601:1|User-specified initial value defined for instance sAddress[7:0] is being ignored. 
@W: FX1039 :"z:\vm\ice40hx8kled\test\matty\matty\matty_main.vhd":958:0:958:1|User-specified initial value defined for instance sSPI_MSB0LSB1 is being ignored. 
@W: FX1039 :"z:\vm\ice40hx8kled\test\matty\matty\matty_main.vhd":958:0:958:1|User-specified initial value defined for instance sRAM_nWE is being ignored. 
@W: FX1039 :"z:\vm\ice40hx8kled\test\matty\matty\matty_main.vhd":201:36:201:38|User-specified initial value defined for instance sADC9 is being ignored. 
@W: FX1039 :"z:\vm\ice40hx8kled\test\matty\matty\matty_main.vhd":201:36:201:38|User-specified initial value defined for instance sADC8 is being ignored. 
@W: FX1039 :"z:\vm\ice40hx8kled\test\matty\matty\matty_main.vhd":201:36:201:38|User-specified initial value defined for instance sADC7 is being ignored. 
@W: FX1039 :"z:\vm\ice40hx8kled\test\matty\matty\matty_main.vhd":201:36:201:38|User-specified initial value defined for instance sADC6 is being ignored. 
@W: FX1039 :"z:\vm\ice40hx8kled\test\matty\matty\matty_main.vhd":201:36:201:38|User-specified initial value defined for instance sADC5 is being ignored. 
@W: FX1039 :"z:\vm\ice40hx8kled\test\matty\matty\matty_main.vhd":201:36:201:38|User-specified initial value defined for instance sADC4 is being ignored. 
@W: FX1039 :"z:\vm\ice40hx8kled\test\matty\matty\matty_main.vhd":201:36:201:38|User-specified initial value defined for instance sADC3 is being ignored. 
@W: FX1039 :"z:\vm\ice40hx8kled\test\matty\matty\matty_main.vhd":201:36:201:38|User-specified initial value defined for instance sADC2 is being ignored. 
@W: FX1039 :"z:\vm\ice40hx8kled\test\matty\matty\matty_main.vhd":201:36:201:38|User-specified initial value defined for instance sADC1 is being ignored. 
@W: FX1039 :"z:\vm\ice40hx8kled\test\matty\matty\matty_main.vhd":201:36:201:38|User-specified initial value defined for instance sADC0 is being ignored. 
@W: FX1039 :"z:\vm\ice40hx8kled\test\matty\matty\matty_main.vhd":143:36:143:38|User-specified initial value defined for instance sbuttonModeStatus is being ignored. 
@W: FX1039 :"z:\vm\ice40hx8kled\test\matty\matty\matty_main.vhd":1062:0:1062:1|User-specified initial value defined for instance sSingleCont is being ignored. 
@W: FX1039 :"z:\vm\ice40hx8kled\test\matty\matty\matty_main.vhd":601:0:601:1|User-specified initial value defined for instance spi_mosi_ready_prev3 is being ignored. 
@W: FX1039 :"z:\vm\ice40hx8kled\test\matty\matty\matty_main.vhd":200:36:200:38|User-specified initial value defined for instance sADC8_prev2 is being ignored. 
@W: FX1039 :"z:\vm\ice40hx8kled\test\matty\matty\matty_main.vhd":199:36:199:38|User-specified initial value defined for instance sADC7_prev2 is being ignored. 
@W: FX1039 :"z:\vm\ice40hx8kled\test\matty\matty\matty_main.vhd":198:36:198:38|User-specified initial value defined for instance sADC6_prev2 is being ignored. 
@W: FX1039 :"z:\vm\ice40hx8kled\test\matty\matty\matty_main.vhd":197:36:197:38|User-specified initial value defined for instance sADC5_prev2 is being ignored. 
@W: FX1039 :"z:\vm\ice40hx8kled\test\matty\matty\matty_main.vhd":196:36:196:38|User-specified initial value defined for instance sADC4_prev2 is being ignored. 
@W: FX1039 :"z:\vm\ice40hx8kled\test\matty\matty\matty_main.vhd":195:36:195:38|User-specified initial value defined for instance sADC3_prev2 is being ignored. 
@W: FX1039 :"z:\vm\ice40hx8kled\test\matty\matty\matty_main.vhd":194:36:194:38|User-specified initial value defined for instance sADC2_prev2 is being ignored. 
@W: FX1039 :"z:\vm\ice40hx8kled\test\matty\matty\matty_main.vhd":193:36:193:38|User-specified initial value defined for instance sADC1_prev2 is being ignored. 
@W: FX1039 :"z:\vm\ice40hx8kled\test\matty\matty\matty_main.vhd":105:46:105:48|User-specified initial value defined for instance spi_mosi_ready_prev2 is being ignored. 
@W: FX1039 :"z:\vm\ice40hx8kled\test\matty\matty\matty_main.vhd":849:0:849:1|User-specified initial value defined for instance sADC0_prev is being ignored. 
@W: FX1039 :"z:\vm\ice40hx8kled\test\matty\matty\matty_main.vhd":191:35:191:37|User-specified initial value defined for instance sADC0_prev2 is being ignored. 
@W: FX1039 :"z:\vm\ice40hx8kled\test\matty\matty\matty_main.vhd":190:35:190:37|User-specified initial value defined for instance sADC8_prev is being ignored. 
@W: FX1039 :"z:\vm\ice40hx8kled\test\matty\matty\matty_main.vhd":189:35:189:37|User-specified initial value defined for instance sADC7_prev is being ignored. 
@W: FX1039 :"z:\vm\ice40hx8kled\test\matty\matty\matty_main.vhd":188:35:188:37|User-specified initial value defined for instance sADC6_prev is being ignored. 
@W: FX1039 :"z:\vm\ice40hx8kled\test\matty\matty\matty_main.vhd":187:35:187:37|User-specified initial value defined for instance sADC5_prev is being ignored. 
@W: FX1039 :"z:\vm\ice40hx8kled\test\matty\matty\matty_main.vhd":186:35:186:37|User-specified initial value defined for instance sADC4_prev is being ignored. 
@W: FX1039 :"z:\vm\ice40hx8kled\test\matty\matty\matty_main.vhd":185:35:185:37|User-specified initial value defined for instance sADC3_prev is being ignored. 
@W: FX1039 :"z:\vm\ice40hx8kled\test\matty\matty\matty_main.vhd":184:35:184:37|User-specified initial value defined for instance sADC2_prev is being ignored. 
@W: FX1039 :"z:\vm\ice40hx8kled\test\matty\matty\matty_main.vhd":183:35:183:37|User-specified initial value defined for instance sADC1_prev is being ignored. 
@W: FX1039 :"z:\vm\ice40hx8kled\test\matty\matty\matty_main.vhd":202:36:202:38|User-specified initial value defined for instance sADC9_prev is being ignored. 
@W: FX1039 :"z:\vm\ice40hx8kled\test\matty\matty\matty_main.vhd":201:36:201:38|User-specified initial value defined for instance sADC9_prev2 is being ignored. 
@W: FX1039 :"z:\vm\ice40hx8kled\test\matty\matty\matty_main.vhd":151:38:151:40|User-specified initial value defined for instance trig_prev is being ignored. 
@W: FX1039 :"z:\vm\ice40hx8kled\test\matty\matty\matty_main.vhd":104:47:104:49|User-specified initial value defined for instance spi_mosi_ready_prev is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MO231 :"z:\vm\ice40hx8kled\test\matty\matty\matty_main.vhd":823:0:823:1|Found counter in view:work.MATTY_MAIN_VHDL(behavioral) instance sCounterADC[7:0] 
@N: MO231 :"z:\vm\ice40hx8kled\test\matty\matty\matty_main.vhd":958:0:958:1|Found counter in view:work.MATTY_MAIN_VHDL(behavioral) instance sRAM_pointer_read[18:0] 
@N: MO231 :"z:\vm\ice40hx8kled\test\matty\matty\matty_main.vhd":958:0:958:1|Found counter in view:work.MATTY_MAIN_VHDL(behavioral) instance sRAM_pointer_write[18:0] 
@N: MO231 :"z:\vm\ice40hx8kled\test\matty\matty\matty_main.vhd":475:0:475:1|Found counter in view:work.MATTY_MAIN_VHDL(behavioral) instance sCounter[23:0] 
@N: BN362 :"z:\vm\ice40hx8kled\test\matty\matty\spi_master.vhd":106:8:106:9|Removing sequential instance o_slave_csn[1] (in view: work.spi_master(spi_master_rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@A: BN291 :"z:\vm\ice40hx8kled\test\matty\matty\spi_master.vhd":106:8:106:9|Boundary register o_slave_csn[1] (in view: work.spi_master(spi_master_rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"z:\vm\ice40hx8kled\test\matty\matty\spi_master.vhd":106:8:106:9|Removing sequential instance o_slave_csn[2] (in view: work.spi_master(spi_master_rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@A: BN291 :"z:\vm\ice40hx8kled\test\matty\matty\spi_master.vhd":106:8:106:9|Boundary register o_slave_csn[2] (in view: work.spi_master(spi_master_rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"z:\vm\ice40hx8kled\test\matty\matty\spi_master.vhd":106:8:106:9|Removing sequential instance o_slave_csn[3] (in view: work.spi_master(spi_master_rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@A: BN291 :"z:\vm\ice40hx8kled\test\matty\matty\spi_master.vhd":106:8:106:9|Boundary register o_slave_csn[3] (in view: work.spi_master(spi_master_rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
Encoding state machine spim_clk_state_i[0:4] (in view: work.sclk_gen(count_arch))
original code -> new code
   00001 -> 00001
   00010 -> 00010
   00100 -> 00100
   01000 -> 01000
   10000 -> 10000
@N: MO231 :"z:\vm\ice40hx8kled\test\matty\matty\sclk_gen.vhd":63:8:63:9|Found counter in view:work.sclk_gen(count_arch) instance sclk_count_i[7:0] 
@N: MO231 :"z:\vm\ice40hx8kled\test\matty\matty\sclk_gen.vhd":207:8:207:9|Found counter in view:work.sclk_gen(count_arch) instance delay_count_i[7:0] 
@N: MO231 :"z:\vm\ice40hx8kled\test\matty\matty\sclk_gen.vhd":226:8:226:9|Found counter in view:work.sclk_gen(count_arch) instance clk_falling_count_i[7:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 138MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 138MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 138MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 138MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 137MB peak: 138MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 136MB peak: 138MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 137MB peak: 138MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 140MB peak: 142MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		    -7.72ns		 833 /       513
   2		0h:00m:01s		    -7.72ns		 833 /       513
   3		0h:00m:01s		    -7.55ns		 833 /       513
   4		0h:00m:01s		    -7.38ns		 833 /       513

   5		0h:00m:01s		    -7.38ns		 833 /       513
   6		0h:00m:01s		    -7.30ns		 834 /       513


   7		0h:00m:02s		    -7.30ns		 835 /       513
@A: BN291 :"z:\vm\ice40hx8kled\test\matty\matty\matty_main.vhd":151:38:151:40|Boundary register trig_prev (in view: work.MATTY_MAIN_VHDL(behavioral)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
Re-levelizing using alternate method
Assigned 0 out of 1924 signals to level zero using alternate method
@N: FX1017 :"z:\vm\ice40hx8kled\test\matty\matty\matty_main.vhd":331:1:331:13|SB_GB inserted on the net pll_clk128.
@N: FX1017 :"z:\vm\ice40hx8kled\test\matty\matty\matty_main.vhd":323:1:323:12|SB_GB inserted on the net pll_clk100_0.
@N: FX1016 :"z:\vm\ice40hx8kled\test\matty\matty\matty_main.vhd":37:6:37:13|SB_GB_IO inserted on the port spi_sclk.
@N: FX1017 :"z:\vm\ice40hx8kled\test\matty\matty\matty_main.vhd":331:1:331:13|SB_GB inserted on the net pll_clk64.
@N: FX1017 :|SB_GB inserted on the net reset_c_i.
@N: FX1016 :"z:\vm\ice40hx8kled\test\matty\matty\matty_main.vhd":32:7:32:11|SB_GB_IO inserted on the port reset.
@N: FX1017 :|SB_GB inserted on the net N_1764.
@N: FX1017 :|SB_GB inserted on the net un1_reset_inv_0.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:02s; Memory used current: 140MB peak: 142MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:02s; Memory used current: 141MB peak: 142MB)

@N: MT611 :|Automatically generated clock sclk_gen|o_sclk_derived_clock is not used and is being removed
@N: MT480 :"z:/vm/ice40hx8kled/test/matty/matty/timing_const_matty.sdc":12:0:12:0|Assigning clock "clk" to command: define_clock p:CLK -freq 12 -clockgroup default_clkgroup_0 


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 29 clock pin(s) of sequential element(s)
3 gated/generated clock tree(s) driving 484 clock pin(s) of sequential element(s)
0 instances converted, 484 sequential instances remain driven by gated/generated clocks

=========================================== Non-Gated/Non-Generated Clocks ===========================================
Clock Tree ID     Driving Element         Drive Element Type     Fanout     Sample Instance                           
----------------------------------------------------------------------------------------------------------------------
@K:CKID0004       spi_sclk_ibuf_gb_io     SB_GB_IO               29         spi_slave_inst.rx_data_count_pos_sclk_i[2]
======================================================================================================================
=============================================================================================================== Gated/Generated Clocks ===============================================================================================================
Clock Tree ID     Driving Element                 Drive Element Type     Fanout     Sample Instance                     Explanation                                                                                                                   
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       pll128M2_inst.pll128M2_inst     SB_PLL40_2F_CORE       309        sAddress[0]                         Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0002       pll100M_inst.pll100M_inst       SB_PLL40_CORE          149        sPeriod_prev_e_0                    Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0003       pll128M2_inst.pll128M2_inst     SB_PLL40_2F_CORE       26         button_debounce_counter_esr[23]     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
======================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 114MB peak: 142MB)

Writing Analyst data base Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\MATTY_Implmnt\synwork\MATTY_m.srm
@N: MT480 :"z:/vm/ice40hx8kled/test/matty/matty/timing_const_matty.sdc":12:0:12:0|Assigning clock "clk" to command: define_clock p:CLK -freq 12 -clockgroup default_clkgroup_0 

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 140MB peak: 142MB)

Writing EDIF Netlist and constraint files
@N: MT480 :"z:/vm/ice40hx8kled/test/matty/matty/timing_const_matty.sdc":12:0:12:0|Assigning clock "clk" to command: define_clock p:CLK -freq 12 -clockgroup default_clkgroup_0 
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\MATTY_Implmnt\MATTY.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:03s; Memory used current: 141MB peak: 143MB)


Start final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:03s; Memory used current: 140MB peak: 143MB)

@N: MT480 :"z:/vm/ice40hx8kled/test/matty/matty/timing_const_matty.sdc":12:0:12:0|Assigning clock "clk" to command: define_clock p:CLK -freq 12 -clockgroup default_clkgroup_0 
@N: MT615 |Found clock clk with period 83.33ns 
@W: MT420 |Found inferred clock MATTY_MAIN_VHDL|spi_sclk with period 1000.00ns. Please declare a user-defined clock on object "p:spi_sclk"
@N: MT615 |Found clock pll128M2|PLLOUTCOREB_derived_clock with period 15.68ns 
@N: MT615 |Found clock pll128M2|PLLOUTCOREA_derived_clock with period 7.84ns 
@N: MT615 |Found clock pll100M|PLLOUTCORE_derived_clock with period 9.95ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Feb 25 19:50:36 2018
#


Top view:               MATTY_MAIN_VHDL
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    Z:\VM\iCE40HX8kLED\test\MATTY\MATTY\timing_const_matty.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -13.565

                                       Requested     Estimated     Requested     Estimated                 Clock                  Clock              
Starting Clock                         Frequency     Frequency     Period        Period        Slack       Type                   Group              
-----------------------------------------------------------------------------------------------------------------------------------------------------
MATTY_MAIN_VHDL|spi_sclk               1.0 MHz       122.7 MHz     1000.000      8.152         991.848     inferred               Inferred_clkgroup_0
clk                                    12.0 MHz      NA            83.333        NA            DCM/PLL     declared               default_clkgroup_0 
pll100M|PLLOUTCORE_derived_clock       100.5 MHz     3.7 MHz       9.950         267.682       -5.029      derived (from clk)     default_clkgroup_0 
pll128M2|PLLOUTCOREA_derived_clock     127.5 MHz     4.7 MHz       7.842         210.963       -13.565     derived (from clk)     default_clkgroup_0 
pll128M2|PLLOUTCOREB_derived_clock     63.8 MHz      2.6 MHz       15.683        390.594       -9.144      derived (from clk)     default_clkgroup_0 
=====================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack


@W: MT116 |Paths from clock (pll128M2|PLLOUTCOREB_derived_clock:r) to clock (pll100M|PLLOUTCORE_derived_clock:r) are overconstrained because the required time of 0.38 ns is too small.  
@W: MT116 |Paths from clock (pll128M2|PLLOUTCOREA_derived_clock:r) to clock (pll100M|PLLOUTCORE_derived_clock:r) are overconstrained because the required time of 0.52 ns is too small.  
@W: MT116 |Paths from clock (pll100M|PLLOUTCORE_derived_clock:r) to clock (pll128M2|PLLOUTCOREA_derived_clock:r) are overconstrained because the required time of 0.52 ns is too small.  



Clock Relationships
*******************

Clocks                                                                  |    rise  to  rise     |    fall  to  fall     |    rise  to  fall   |    fall  to  rise 
------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                            Ending                              |  constraint  slack    |  constraint  slack    |  constraint  slack  |  constraint  slack
------------------------------------------------------------------------------------------------------------------------------------------------------------------
pll100M|PLLOUTCORE_derived_clock    pll100M|PLLOUTCORE_derived_clock    |  9.950       -5.029   |  No paths    -        |  No paths    -      |  No paths    -    
pll100M|PLLOUTCORE_derived_clock    pll128M2|PLLOUTCOREA_derived_clock  |  0.524       -3.676   |  No paths    -        |  No paths    -      |  No paths    -    
pll128M2|PLLOUTCOREA_derived_clock  pll100M|PLLOUTCORE_derived_clock    |  0.524       -13.565  |  No paths    -        |  No paths    -      |  No paths    -    
pll128M2|PLLOUTCOREA_derived_clock  pll128M2|PLLOUTCOREA_derived_clock  |  7.842       -7.046   |  No paths    -        |  No paths    -      |  No paths    -    
pll128M2|PLLOUTCOREA_derived_clock  pll128M2|PLLOUTCOREB_derived_clock  |  7.842       3.642    |  No paths    -        |  No paths    -      |  No paths    -    
pll128M2|PLLOUTCOREB_derived_clock  pll100M|PLLOUTCORE_derived_clock    |  0.383       -9.144   |  No paths    -        |  No paths    -      |  No paths    -    
pll128M2|PLLOUTCOREB_derived_clock  pll128M2|PLLOUTCOREB_derived_clock  |  15.683      7.977    |  No paths    -        |  No paths    -      |  No paths    -    
MATTY_MAIN_VHDL|spi_sclk            pll128M2|PLLOUTCOREA_derived_clock  |  Diff grp    -        |  No paths    -        |  No paths    -      |  Diff grp    -    
MATTY_MAIN_VHDL|spi_sclk            MATTY_MAIN_VHDL|spi_sclk            |  1000.000    991.848  |  1000.000    991.848  |  No paths    -      |  No paths    -    
==================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: MATTY_MAIN_VHDL|spi_sclk
====================================



Starting Points with Worst Slack
********************************

                                               Starting                                                                          Arrival            
Instance                                       Reference                    Type         Pin     Net                             Time        Slack  
                                               Clock                                                                                                
----------------------------------------------------------------------------------------------------------------------------------------------------
spi_slave_inst.rx_data_count_neg_sclk_i[0]     MATTY_MAIN_VHDL|spi_sclk     SB_DFFNR     Q       rx_data_count_neg_sclk_i[0]     0.540       991.848
spi_slave_inst.rx_data_count_pos_sclk_i[0]     MATTY_MAIN_VHDL|spi_sclk     SB_DFFR      Q       rx_data_count_pos_sclk_i[0]     0.540       991.848
spi_slave_inst.tx_data_count_neg_sclk_i[0]     MATTY_MAIN_VHDL|spi_sclk     SB_DFFNR     Q       tx_data_count_neg_sclk_i[0]     0.540       991.848
spi_slave_inst.rx_data_count_neg_sclk_i[1]     MATTY_MAIN_VHDL|spi_sclk     SB_DFFNR     Q       rx_data_count_neg_sclk_i[1]     0.540       991.890
spi_slave_inst.rx_data_count_pos_sclk_i[1]     MATTY_MAIN_VHDL|spi_sclk     SB_DFFR      Q       rx_data_count_pos_sclk_i[1]     0.540       991.890
spi_slave_inst.tx_data_count_neg_sclk_i[3]     MATTY_MAIN_VHDL|spi_sclk     SB_DFFNR     Q       tx_data_count_neg_sclk_i[3]     0.540       991.890
spi_slave_inst.rx_data_count_neg_sclk_i[2]     MATTY_MAIN_VHDL|spi_sclk     SB_DFFNR     Q       rx_data_count_neg_sclk_i[2]     0.540       991.918
spi_slave_inst.rx_data_count_pos_sclk_i[2]     MATTY_MAIN_VHDL|spi_sclk     SB_DFFR      Q       rx_data_count_pos_sclk_i[2]     0.540       991.918
spi_slave_inst.tx_data_count_neg_sclk_i[4]     MATTY_MAIN_VHDL|spi_sclk     SB_DFFNR     Q       tx_data_count_neg_sclk_i[4]     0.540       991.918
spi_slave_inst.rx_data_count_neg_sclk_i[5]     MATTY_MAIN_VHDL|spi_sclk     SB_DFFNR     Q       rx_data_count_neg_sclk_i[5]     0.540       991.981
====================================================================================================================================================


Ending Points with Worst Slack
******************************

                                               Starting                                                                              Required            
Instance                                       Reference                    Type         Pin     Net                                 Time         Slack  
                                               Clock                                                                                                     
---------------------------------------------------------------------------------------------------------------------------------------------------------
spi_slave_inst.rx_data_count_neg_sclk_i[5]     MATTY_MAIN_VHDL|spi_sclk     SB_DFFNR     D       rx_data_count_neg_sclk_i_RNO[5]     999.895      991.848
spi_slave_inst.rx_data_count_pos_sclk_i[5]     MATTY_MAIN_VHDL|spi_sclk     SB_DFFR      D       rx_data_count_pos_sclk_i_RNO[5]     999.895      991.848
spi_slave_inst.tx_data_count_neg_sclk_i[5]     MATTY_MAIN_VHDL|spi_sclk     SB_DFFNR     D       tx_data_count_neg_sclk_i_RNO[5]     999.895      991.848
spi_slave_inst.rx_data_count_neg_sclk_i[4]     MATTY_MAIN_VHDL|spi_sclk     SB_DFFNR     D       rx_data_count_neg_sclk_i_RNO[4]     999.895      991.988
spi_slave_inst.rx_data_count_pos_sclk_i[4]     MATTY_MAIN_VHDL|spi_sclk     SB_DFFR      D       rx_data_count_pos_sclk_i_RNO[4]     999.895      991.988
spi_slave_inst.tx_data_count_neg_sclk_i[4]     MATTY_MAIN_VHDL|spi_sclk     SB_DFFNR     D       tx_data_count_neg_sclk_i_RNO[4]     999.895      991.988
spi_slave_inst.rx_data_count_neg_sclk_i[3]     MATTY_MAIN_VHDL|spi_sclk     SB_DFFNR     D       rx_data_count_neg_sclk_i_RNO[3]     999.895      992.128
spi_slave_inst.rx_data_count_pos_sclk_i[3]     MATTY_MAIN_VHDL|spi_sclk     SB_DFFR      D       rx_data_count_pos_sclk_i_RNO[3]     999.895      992.128
spi_slave_inst.tx_data_count_neg_sclk_i[3]     MATTY_MAIN_VHDL|spi_sclk     SB_DFFNR     D       tx_data_count_neg_sclk_i_RNO[3]     999.895      992.128
spi_slave_inst.rx_data_count_pos_sclk_i[2]     MATTY_MAIN_VHDL|spi_sclk     SB_DFFR      D       rx_data_count_pos_sclk_i_4[2]       999.895      992.184
=========================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         999.895

    - Propagation time:                      8.047
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 991.848

    Number of logic level(s):                8
    Starting point:                          spi_slave_inst.rx_data_count_neg_sclk_i[0] / Q
    Ending point:                            spi_slave_inst.rx_data_count_neg_sclk_i[5] / D
    The start point is clocked by            MATTY_MAIN_VHDL|spi_sclk [falling] on pin C
    The end   point is clocked by            MATTY_MAIN_VHDL|spi_sclk [falling] on pin C

Instance / Net                                                       Pin      Pin               Arrival     No. of    
Name                                                    Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------
spi_slave_inst.rx_data_count_neg_sclk_i[0]              SB_DFFNR     Q        Out     0.540     0.540       -         
rx_data_count_neg_sclk_i[0]                             Net          -        -       1.599     -           3         
spi_slave_inst.rx_data_count_neg_sclk_i_RNICMDR1[5]     SB_LUT4      I0       In      -         2.139       -         
spi_slave_inst.rx_data_count_neg_sclk_i_RNICMDR1[5]     SB_LUT4      O        Out     0.449     2.588       -         
rx_data_count_neg_sclk_i6_3                             Net          -        -       1.371     -           2         
spi_slave_inst.rx_data_count_neg_sclk_i_RNIR8S53[3]     SB_LUT4      I3       In      -         3.959       -         
spi_slave_inst.rx_data_count_neg_sclk_i_RNIR8S53[3]     SB_LUT4      O        Out     0.287     4.246       -         
rx_data_count_neg_sclk_i_RNIR8S53[3]                    Net          -        -       0.905     -           2         
spi_slave_inst.un1_rx_data_count_neg_sclk_i_cry_0_c     SB_CARRY     CI       In      -         5.151       -         
spi_slave_inst.un1_rx_data_count_neg_sclk_i_cry_0_c     SB_CARRY     CO       Out     0.126     5.277       -         
un1_rx_data_count_neg_sclk_i_cry_0                      Net          -        -       0.014     -           2         
spi_slave_inst.un1_rx_data_count_neg_sclk_i_cry_1_c     SB_CARRY     CI       In      -         5.292       -         
spi_slave_inst.un1_rx_data_count_neg_sclk_i_cry_1_c     SB_CARRY     CO       Out     0.126     5.418       -         
un1_rx_data_count_neg_sclk_i_cry_1                      Net          -        -       0.014     -           2         
spi_slave_inst.un1_rx_data_count_neg_sclk_i_cry_2_c     SB_CARRY     CI       In      -         5.432       -         
spi_slave_inst.un1_rx_data_count_neg_sclk_i_cry_2_c     SB_CARRY     CO       Out     0.126     5.558       -         
un1_rx_data_count_neg_sclk_i_cry_2                      Net          -        -       0.014     -           2         
spi_slave_inst.un1_rx_data_count_neg_sclk_i_cry_3_c     SB_CARRY     CI       In      -         5.572       -         
spi_slave_inst.un1_rx_data_count_neg_sclk_i_cry_3_c     SB_CARRY     CO       Out     0.126     5.698       -         
un1_rx_data_count_neg_sclk_i_cry_3                      Net          -        -       0.014     -           2         
spi_slave_inst.un1_rx_data_count_neg_sclk_i_cry_4_c     SB_CARRY     CI       In      -         5.712       -         
spi_slave_inst.un1_rx_data_count_neg_sclk_i_cry_4_c     SB_CARRY     CO       Out     0.126     5.838       -         
un1_rx_data_count_neg_sclk_i_cry_4                      Net          -        -       0.386     -           1         
spi_slave_inst.rx_data_count_neg_sclk_i_RNO[5]          SB_LUT4      I3       In      -         6.224       -         
spi_slave_inst.rx_data_count_neg_sclk_i_RNO[5]          SB_LUT4      O        Out     0.316     6.540       -         
rx_data_count_neg_sclk_i_RNO[5]                         Net          -        -       1.507     -           1         
spi_slave_inst.rx_data_count_neg_sclk_i[5]              SB_DFFNR     D        In      -         8.047       -         
======================================================================================================================
Total path delay (propagation time + setup) of 8.152 is 2.328(28.6%) logic and 5.824(71.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: pll100M|PLLOUTCORE_derived_clock
====================================



Starting Points with Worst Slack
********************************

                 Starting                                                                  Arrival           
Instance         Reference                            Type        Pin     Net              Time        Slack 
                 Clock                                                                                       
-------------------------------------------------------------------------------------------------------------
sCounter[18]     pll100M|PLLOUTCORE_derived_clock     SB_DFFR     Q       sCounter[18]     0.540       -5.029
sCounter[19]     pll100M|PLLOUTCORE_derived_clock     SB_DFFR     Q       sCounter[19]     0.540       -4.980
sCounter[14]     pll100M|PLLOUTCORE_derived_clock     SB_DFFR     Q       sCounter[14]     0.540       -4.966
sCounter[20]     pll100M|PLLOUTCORE_derived_clock     SB_DFFR     Q       sCounter[20]     0.540       -4.959
sCounter[15]     pll100M|PLLOUTCORE_derived_clock     SB_DFFR     Q       sCounter[15]     0.540       -4.917
sCounter[10]     pll100M|PLLOUTCORE_derived_clock     SB_DFFR     Q       sCounter[10]     0.540       -4.902
sCounter[21]     pll100M|PLLOUTCORE_derived_clock     SB_DFFR     Q       sCounter[21]     0.540       -4.896
sCounter[11]     pll100M|PLLOUTCORE_derived_clock     SB_DFFR     Q       sCounter[11]     0.540       -4.853
sCounter[12]     pll100M|PLLOUTCORE_derived_clock     SB_DFFR     Q       sCounter[12]     0.540       -4.832
sCounter[13]     pll100M|PLLOUTCORE_derived_clock     SB_DFFR     Q       sCounter[13]     0.540       -4.769
=============================================================================================================


Ending Points with Worst Slack
******************************

                    Starting                                                                          Required           
Instance            Reference                            Type         Pin     Net                     Time         Slack 
                    Clock                                                                                                
-------------------------------------------------------------------------------------------------------------------------
sTrigCounter[1]     pll100M|PLLOUTCORE_derived_clock     SB_DFFSR     D       sTrigCounter_RNO[1]     9.845        -5.029
sTrigCounter[2]     pll100M|PLLOUTCORE_derived_clock     SB_DFFSR     D       sTrigCounter_RNO[2]     9.845        -5.029
sTrigCounter[4]     pll100M|PLLOUTCORE_derived_clock     SB_DFFSR     D       sTrigCounter_RNO[4]     9.845        -5.029
sTrigCounter[6]     pll100M|PLLOUTCORE_derived_clock     SB_DFFSR     D       sTrigCounter_RNO[6]     9.845        -5.029
sTrigCounter[7]     pll100M|PLLOUTCORE_derived_clock     SB_DFFSR     D       sTrigCounter_RNO[7]     9.845        -5.029
sTrigCounter[3]     pll100M|PLLOUTCORE_derived_clock     SB_DFFSR     D       sTrigCounter_RNO[3]     9.845        -4.825
sTrigCounter[5]     pll100M|PLLOUTCORE_derived_clock     SB_DFFSR     D       sTrigCounter_RNO[5]     9.845        -4.825
sRAM_ADD[0]         pll100M|PLLOUTCORE_derived_clock     SB_DFFE      D       sRAM_ADD_RNO[0]         0.418        -3.676
sRAM_ADD[1]         pll100M|PLLOUTCORE_derived_clock     SB_DFFE      D       sRAM_ADD_RNO[1]         0.418        -3.676
sRAM_ADD[2]         pll100M|PLLOUTCORE_derived_clock     SB_DFFE      D       sRAM_ADD_RNO[2]         0.418        -3.676
=========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      9.950
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.845

    - Propagation time:                      14.873
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -5.029

    Number of logic level(s):                7
    Starting point:                          sCounter[18] / Q
    Ending point:                            sTrigCounter[1] / D
    The start point is clocked by            pll100M|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            pll100M|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
sCounter[18]                        SB_DFFR      Q        Out     0.540     0.540       -         
sCounter[18]                        Net          -        -       1.599     -           10        
sCounter_RNI4K6L[18]                SB_LUT4      I0       In      -         2.139       -         
sCounter_RNI4K6L[18]                SB_LUT4      O        Out     0.449     2.588       -         
un21_trig_prev_i_i_a2_0_11          Net          -        -       1.371     -           1         
sCounter_RNI3SQV[23]                SB_LUT4      I2       In      -         3.959       -         
sCounter_RNI3SQV[23]                SB_LUT4      O        Out     0.379     4.338       -         
un21_trig_prev_i_i_a2_0_16          Net          -        -       1.371     -           1         
sCounter_RNI0D0P4[16]               SB_LUT4      I2       In      -         5.708       -         
sCounter_RNI0D0P4[16]               SB_LUT4      O        Out     0.379     6.087       -         
sCounter_RNI0D0P4[16]               Net          -        -       1.371     -           4         
sCounter_RNIQCNC5[4]                SB_LUT4      I0       In      -         7.458       -         
sCounter_RNIQCNC5[4]                SB_LUT4      O        Out     0.449     7.907       -         
sCounter_RNIQCNC5[4]                Net          -        -       1.371     -           2         
reset_ibuf_gb_io_RNIK6E77           SB_LUT4      I0       In      -         9.278       -         
reset_ibuf_gb_io_RNIK6E77           SB_LUT4      O        Out     0.449     9.727       -         
un1_scounter_i_o2_0_1               Net          -        -       1.371     -           3         
un10_trig_prev_cry_7_c_RNITJQK8     SB_LUT4      I0       In      -         11.098      -         
un10_trig_prev_cry_7_c_RNITJQK8     SB_LUT4      O        Out     0.449     11.547      -         
N_8                                 Net          -        -       1.371     -           5         
sTrigCounter_RNO[1]                 SB_LUT4      I0       In      -         12.918      -         
sTrigCounter_RNO[1]                 SB_LUT4      O        Out     0.449     13.366      -         
sTrigCounter_RNO[1]                 Net          -        -       1.507     -           1         
sTrigCounter[1]                     SB_DFFSR     D        In      -         14.873      -         
==================================================================================================
Total path delay (propagation time + setup) of 14.979 is 3.647(24.3%) logic and 11.332(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      9.950
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.845

    - Propagation time:                      14.873
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -5.029

    Number of logic level(s):                7
    Starting point:                          sCounter[18] / Q
    Ending point:                            sTrigCounter[6] / D
    The start point is clocked by            pll100M|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            pll100M|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
sCounter[18]                        SB_DFFR      Q        Out     0.540     0.540       -         
sCounter[18]                        Net          -        -       1.599     -           10        
sCounter_RNI4K6L[18]                SB_LUT4      I0       In      -         2.139       -         
sCounter_RNI4K6L[18]                SB_LUT4      O        Out     0.449     2.588       -         
un21_trig_prev_i_i_a2_0_11          Net          -        -       1.371     -           1         
sCounter_RNI3SQV[23]                SB_LUT4      I2       In      -         3.959       -         
sCounter_RNI3SQV[23]                SB_LUT4      O        Out     0.379     4.338       -         
un21_trig_prev_i_i_a2_0_16          Net          -        -       1.371     -           1         
sCounter_RNI0D0P4[16]               SB_LUT4      I2       In      -         5.708       -         
sCounter_RNI0D0P4[16]               SB_LUT4      O        Out     0.379     6.087       -         
sCounter_RNI0D0P4[16]               Net          -        -       1.371     -           4         
sCounter_RNIQCNC5[4]                SB_LUT4      I0       In      -         7.458       -         
sCounter_RNIQCNC5[4]                SB_LUT4      O        Out     0.449     7.907       -         
sCounter_RNIQCNC5[4]                Net          -        -       1.371     -           2         
reset_ibuf_gb_io_RNIK6E77           SB_LUT4      I0       In      -         9.278       -         
reset_ibuf_gb_io_RNIK6E77           SB_LUT4      O        Out     0.449     9.727       -         
un1_scounter_i_o2_0_1               Net          -        -       1.371     -           3         
un10_trig_prev_cry_7_c_RNITJQK8     SB_LUT4      I0       In      -         11.098      -         
un10_trig_prev_cry_7_c_RNITJQK8     SB_LUT4      O        Out     0.449     11.547      -         
N_8                                 Net          -        -       1.371     -           5         
sTrigCounter_RNO[6]                 SB_LUT4      I0       In      -         12.918      -         
sTrigCounter_RNO[6]                 SB_LUT4      O        Out     0.449     13.366      -         
sTrigCounter_RNO[6]                 Net          -        -       1.507     -           1         
sTrigCounter[6]                     SB_DFFSR     D        In      -         14.873      -         
==================================================================================================
Total path delay (propagation time + setup) of 14.979 is 3.647(24.3%) logic and 11.332(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      9.950
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.845

    - Propagation time:                      14.873
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -5.029

    Number of logic level(s):                7
    Starting point:                          sCounter[18] / Q
    Ending point:                            sTrigCounter[7] / D
    The start point is clocked by            pll100M|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            pll100M|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
sCounter[18]                        SB_DFFR      Q        Out     0.540     0.540       -         
sCounter[18]                        Net          -        -       1.599     -           10        
sCounter_RNI4K6L[18]                SB_LUT4      I0       In      -         2.139       -         
sCounter_RNI4K6L[18]                SB_LUT4      O        Out     0.449     2.588       -         
un21_trig_prev_i_i_a2_0_11          Net          -        -       1.371     -           1         
sCounter_RNI3SQV[23]                SB_LUT4      I2       In      -         3.959       -         
sCounter_RNI3SQV[23]                SB_LUT4      O        Out     0.379     4.338       -         
un21_trig_prev_i_i_a2_0_16          Net          -        -       1.371     -           1         
sCounter_RNI0D0P4[16]               SB_LUT4      I2       In      -         5.708       -         
sCounter_RNI0D0P4[16]               SB_LUT4      O        Out     0.379     6.087       -         
sCounter_RNI0D0P4[16]               Net          -        -       1.371     -           4         
sCounter_RNIQCNC5[4]                SB_LUT4      I0       In      -         7.458       -         
sCounter_RNIQCNC5[4]                SB_LUT4      O        Out     0.449     7.907       -         
sCounter_RNIQCNC5[4]                Net          -        -       1.371     -           2         
reset_ibuf_gb_io_RNIK6E77           SB_LUT4      I0       In      -         9.278       -         
reset_ibuf_gb_io_RNIK6E77           SB_LUT4      O        Out     0.449     9.727       -         
un1_scounter_i_o2_0_1               Net          -        -       1.371     -           3         
un10_trig_prev_cry_7_c_RNITJQK8     SB_LUT4      I0       In      -         11.098      -         
un10_trig_prev_cry_7_c_RNITJQK8     SB_LUT4      O        Out     0.449     11.547      -         
N_8                                 Net          -        -       1.371     -           5         
sTrigCounter_RNO[7]                 SB_LUT4      I0       In      -         12.918      -         
sTrigCounter_RNO[7]                 SB_LUT4      O        Out     0.449     13.366      -         
sTrigCounter_RNO[7]                 Net          -        -       1.507     -           1         
sTrigCounter[7]                     SB_DFFSR     D        In      -         14.873      -         
==================================================================================================
Total path delay (propagation time + setup) of 14.979 is 3.647(24.3%) logic and 11.332(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      9.950
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.845

    - Propagation time:                      14.873
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -5.029

    Number of logic level(s):                7
    Starting point:                          sCounter[18] / Q
    Ending point:                            sTrigCounter[4] / D
    The start point is clocked by            pll100M|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            pll100M|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
sCounter[18]                        SB_DFFR      Q        Out     0.540     0.540       -         
sCounter[18]                        Net          -        -       1.599     -           10        
sCounter_RNI4K6L[18]                SB_LUT4      I0       In      -         2.139       -         
sCounter_RNI4K6L[18]                SB_LUT4      O        Out     0.449     2.588       -         
un21_trig_prev_i_i_a2_0_11          Net          -        -       1.371     -           1         
sCounter_RNI3SQV[23]                SB_LUT4      I2       In      -         3.959       -         
sCounter_RNI3SQV[23]                SB_LUT4      O        Out     0.379     4.338       -         
un21_trig_prev_i_i_a2_0_16          Net          -        -       1.371     -           1         
sCounter_RNI0D0P4[16]               SB_LUT4      I2       In      -         5.708       -         
sCounter_RNI0D0P4[16]               SB_LUT4      O        Out     0.379     6.087       -         
sCounter_RNI0D0P4[16]               Net          -        -       1.371     -           4         
sCounter_RNIQCNC5[4]                SB_LUT4      I0       In      -         7.458       -         
sCounter_RNIQCNC5[4]                SB_LUT4      O        Out     0.449     7.907       -         
sCounter_RNIQCNC5[4]                Net          -        -       1.371     -           2         
reset_ibuf_gb_io_RNIK6E77           SB_LUT4      I0       In      -         9.278       -         
reset_ibuf_gb_io_RNIK6E77           SB_LUT4      O        Out     0.449     9.727       -         
un1_scounter_i_o2_0_1               Net          -        -       1.371     -           3         
un10_trig_prev_cry_7_c_RNITJQK8     SB_LUT4      I0       In      -         11.098      -         
un10_trig_prev_cry_7_c_RNITJQK8     SB_LUT4      O        Out     0.449     11.547      -         
N_8                                 Net          -        -       1.371     -           5         
sTrigCounter_RNO[4]                 SB_LUT4      I0       In      -         12.918      -         
sTrigCounter_RNO[4]                 SB_LUT4      O        Out     0.449     13.366      -         
sTrigCounter_RNO[4]                 Net          -        -       1.507     -           1         
sTrigCounter[4]                     SB_DFFSR     D        In      -         14.873      -         
==================================================================================================
Total path delay (propagation time + setup) of 14.979 is 3.647(24.3%) logic and 11.332(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      9.950
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.845

    - Propagation time:                      14.873
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -5.029

    Number of logic level(s):                7
    Starting point:                          sCounter[18] / Q
    Ending point:                            sTrigCounter[2] / D
    The start point is clocked by            pll100M|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            pll100M|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
sCounter[18]                        SB_DFFR      Q        Out     0.540     0.540       -         
sCounter[18]                        Net          -        -       1.599     -           10        
sCounter_RNI4K6L[18]                SB_LUT4      I0       In      -         2.139       -         
sCounter_RNI4K6L[18]                SB_LUT4      O        Out     0.449     2.588       -         
un21_trig_prev_i_i_a2_0_11          Net          -        -       1.371     -           1         
sCounter_RNI3SQV[23]                SB_LUT4      I2       In      -         3.959       -         
sCounter_RNI3SQV[23]                SB_LUT4      O        Out     0.379     4.338       -         
un21_trig_prev_i_i_a2_0_16          Net          -        -       1.371     -           1         
sCounter_RNI0D0P4[16]               SB_LUT4      I2       In      -         5.708       -         
sCounter_RNI0D0P4[16]               SB_LUT4      O        Out     0.379     6.087       -         
sCounter_RNI0D0P4[16]               Net          -        -       1.371     -           4         
sCounter_RNIQCNC5[4]                SB_LUT4      I0       In      -         7.458       -         
sCounter_RNIQCNC5[4]                SB_LUT4      O        Out     0.449     7.907       -         
sCounter_RNIQCNC5[4]                Net          -        -       1.371     -           2         
reset_ibuf_gb_io_RNIK6E77           SB_LUT4      I0       In      -         9.278       -         
reset_ibuf_gb_io_RNIK6E77           SB_LUT4      O        Out     0.449     9.727       -         
un1_scounter_i_o2_0_1               Net          -        -       1.371     -           3         
un10_trig_prev_cry_7_c_RNITJQK8     SB_LUT4      I0       In      -         11.098      -         
un10_trig_prev_cry_7_c_RNITJQK8     SB_LUT4      O        Out     0.449     11.547      -         
N_8                                 Net          -        -       1.371     -           5         
sTrigCounter_RNO[2]                 SB_LUT4      I0       In      -         12.918      -         
sTrigCounter_RNO[2]                 SB_LUT4      O        Out     0.449     13.366      -         
sTrigCounter_RNO[2]                 Net          -        -       1.507     -           1         
sTrigCounter[2]                     SB_DFFSR     D        In      -         14.873      -         
==================================================================================================
Total path delay (propagation time + setup) of 14.979 is 3.647(24.3%) logic and 11.332(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: pll128M2|PLLOUTCOREA_derived_clock
====================================



Starting Points with Worst Slack
********************************

                   Starting                                                                      Arrival            
Instance           Reference                              Type        Pin     Net                Time        Slack  
                   Clock                                                                                            
--------------------------------------------------------------------------------------------------------------------
sEEACQ[1]          pll128M2|PLLOUTCOREA_derived_clock     SB_DFFE     Q       sEEACQ[1]          0.540       -13.565
sEEDelayACQ[1]     pll128M2|PLLOUTCOREA_derived_clock     SB_DFFE     Q       sEEDelayACQ[1]     0.540       -13.516
sEEPoff[1]         pll128M2|PLLOUTCOREA_derived_clock     SB_DFFE     Q       sEEPoff[1]         0.540       -13.495
sEEPon[0]          pll128M2|PLLOUTCOREA_derived_clock     SB_DFFE     Q       sEEPon[0]          0.540       -13.297
sEEPonPoff[0]      pll128M2|PLLOUTCOREA_derived_clock     SB_DFFE     Q       sEEPonPoff[0]      0.540       -13.268
sEEPon[3]          pll128M2|PLLOUTCOREA_derived_clock     SB_DFFE     Q       sEEPon[3]          0.540       -13.222
sEEPonPoff[3]      pll128M2|PLLOUTCOREA_derived_clock     SB_DFFE     Q       sEEPonPoff[3]      0.540       -13.201
sEEPon[1]          pll128M2|PLLOUTCOREA_derived_clock     SB_DFFE     Q       sEEPon[1]          0.540       -13.156
sEEPonPoff[1]      pll128M2|PLLOUTCOREA_derived_clock     SB_DFFE     Q       sEEPonPoff[1]      0.540       -13.128
sEEPon[4]          pll128M2|PLLOUTCOREA_derived_clock     SB_DFFE     Q       sEEPon[4]          0.540       -13.082
====================================================================================================================


Ending Points with Worst Slack
******************************

                    Starting                                                                            Required            
Instance            Reference                              Type         Pin     Net                     Time         Slack  
                    Clock                                                                                                   
----------------------------------------------------------------------------------------------------------------------------
sACQtime            pll128M2|PLLOUTCOREA_derived_clock     SB_DFFR      D       sacqtime2               0.418        -13.565
sPoff               pll128M2|PLLOUTCOREA_derived_clock     SB_DFFS      D       spoff2_i                0.418        -10.396
sTrigCounter[1]     pll128M2|PLLOUTCOREA_derived_clock     SB_DFFSR     D       sTrigCounter_RNO[1]     0.418        -9.439 
sTrigCounter[2]     pll128M2|PLLOUTCOREA_derived_clock     SB_DFFSR     D       sTrigCounter_RNO[2]     0.418        -9.439 
sTrigCounter[4]     pll128M2|PLLOUTCOREA_derived_clock     SB_DFFSR     D       sTrigCounter_RNO[4]     0.418        -9.439 
sTrigCounter[6]     pll128M2|PLLOUTCOREA_derived_clock     SB_DFFSR     D       sTrigCounter_RNO[6]     0.418        -9.439 
sTrigCounter[7]     pll128M2|PLLOUTCOREA_derived_clock     SB_DFFSR     D       sTrigCounter_RNO[7]     0.418        -9.439 
sTrigCounter[3]     pll128M2|PLLOUTCOREA_derived_clock     SB_DFFSR     D       sTrigCounter_RNO[3]     0.418        -9.369 
sTrigCounter[5]     pll128M2|PLLOUTCOREA_derived_clock     SB_DFFSR     D       sTrigCounter_RNO[5]     0.418        -9.369 
sTrigInternal       pll128M2|PLLOUTCOREA_derived_clock     SB_DFFR      D       sTrigInternal_0         0.418        -9.369 
============================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      0.524
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.418

    - Propagation time:                      13.984
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -13.565

    Number of logic level(s):                25
    Starting point:                          sEEACQ[1] / Q
    Ending point:                            sACQtime / D
    The start point is clocked by            pll128M2|PLLOUTCOREA_derived_clock [rising] on pin C
    The end   point is clocked by            pll100M|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
sEEACQ[1]                     SB_DFFE      Q        Out     0.540     0.540       -         
sEEACQ[1]                     Net          -        -       1.599     -           2         
sEEACQ_RNIMJKP_0[1]           SB_LUT4      I0       In      -         2.139       -         
sEEACQ_RNIMJKP_0[1]           SB_LUT4      O        Out     0.449     2.588       -         
sEEACQ_RNIMJKP_0[1]           Net          -        -       1.371     -           3         
sEEACQ_RNI949J1[0]            SB_LUT4      I0       In      -         3.959       -         
sEEACQ_RNI949J1[0]            SB_LUT4      O        Out     0.449     4.408       -         
sEEACQ_RNI949J1[0]            Net          -        -       1.371     -           1         
sEEACQ_RNINK3P3[0]            SB_LUT4      I1       In      -         5.779       -         
sEEACQ_RNINK3P3[0]            SB_LUT4      O        Out     0.400     6.178       -         
sEEACQ_RNINK3P3[0]            Net          -        -       1.371     -           2         
un1_sEEPoff_6_cry_2_c_RNO     SB_LUT4      I1       In      -         7.549       -         
un1_sEEPoff_6_cry_2_c_RNO     SB_LUT4      O        Out     0.400     7.949       -         
un1_sEEPoff_6_cry_2_c_RNO     Net          -        -       0.905     -           1         
un1_sEEPoff_6_cry_2_c         SB_CARRY     I0       In      -         8.854       -         
un1_sEEPoff_6_cry_2_c         SB_CARRY     CO       Out     0.258     9.111       -         
un1_sEEPoff_6_cry_2           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_3_c         SB_CARRY     CI       In      -         9.126       -         
un1_sEEPoff_6_cry_3_c         SB_CARRY     CO       Out     0.126     9.252       -         
un1_sEEPoff_6_cry_3           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_4_c         SB_CARRY     CI       In      -         9.266       -         
un1_sEEPoff_6_cry_4_c         SB_CARRY     CO       Out     0.126     9.392       -         
un1_sEEPoff_6_cry_4           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_5_c         SB_CARRY     CI       In      -         9.406       -         
un1_sEEPoff_6_cry_5_c         SB_CARRY     CO       Out     0.126     9.532       -         
un1_sEEPoff_6_cry_5           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_6_c         SB_CARRY     CI       In      -         9.546       -         
un1_sEEPoff_6_cry_6_c         SB_CARRY     CO       Out     0.126     9.672       -         
un1_sEEPoff_6_cry_6           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_7_c         SB_CARRY     CI       In      -         9.686       -         
un1_sEEPoff_6_cry_7_c         SB_CARRY     CO       Out     0.126     9.813       -         
un1_sEEPoff_6_cry_7           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_8_c         SB_CARRY     CI       In      -         9.826       -         
un1_sEEPoff_6_cry_8_c         SB_CARRY     CO       Out     0.126     9.953       -         
un1_sEEPoff_6_cry_8           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_9_c         SB_CARRY     CI       In      -         9.967       -         
un1_sEEPoff_6_cry_9_c         SB_CARRY     CO       Out     0.126     10.093      -         
un1_sEEPoff_6_cry_9           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_10_c        SB_CARRY     CI       In      -         10.107      -         
un1_sEEPoff_6_cry_10_c        SB_CARRY     CO       Out     0.126     10.233      -         
un1_sEEPoff_6_cry_10          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_11_c        SB_CARRY     CI       In      -         10.247      -         
un1_sEEPoff_6_cry_11_c        SB_CARRY     CO       Out     0.126     10.373      -         
un1_sEEPoff_6_cry_11          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_12_c        SB_CARRY     CI       In      -         10.387      -         
un1_sEEPoff_6_cry_12_c        SB_CARRY     CO       Out     0.126     10.514      -         
un1_sEEPoff_6_cry_12          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_13_c        SB_CARRY     CI       In      -         10.528      -         
un1_sEEPoff_6_cry_13_c        SB_CARRY     CO       Out     0.126     10.654      -         
un1_sEEPoff_6_cry_13          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_14_c        SB_CARRY     CI       In      -         10.668      -         
un1_sEEPoff_6_cry_14_c        SB_CARRY     CO       Out     0.126     10.794      -         
un1_sEEPoff_6_cry_14          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_15_c        SB_CARRY     CI       In      -         10.808      -         
un1_sEEPoff_6_cry_15_c        SB_CARRY     CO       Out     0.126     10.934      -         
un1_sEEPoff_6_cry_15          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_16_c        SB_CARRY     CI       In      -         10.948      -         
un1_sEEPoff_6_cry_16_c        SB_CARRY     CO       Out     0.126     11.074      -         
un1_sEEPoff_6_cry_16          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_17_c        SB_CARRY     CI       In      -         11.088      -         
un1_sEEPoff_6_cry_17_c        SB_CARRY     CO       Out     0.126     11.214      -         
un1_sEEPoff_6_cry_17          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_18_c        SB_CARRY     CI       In      -         11.229      -         
un1_sEEPoff_6_cry_18_c        SB_CARRY     CO       Out     0.126     11.355      -         
un1_sEEPoff_6_cry_18          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_19_c        SB_CARRY     CI       In      -         11.369      -         
un1_sEEPoff_6_cry_19_c        SB_CARRY     CO       Out     0.126     11.495      -         
un1_sEEPoff_6_cry_19          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_20_c        SB_CARRY     CI       In      -         11.509      -         
un1_sEEPoff_6_cry_20_c        SB_CARRY     CO       Out     0.126     11.635      -         
un1_sEEPoff_6_cry_20          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_21_c        SB_CARRY     CI       In      -         11.649      -         
un1_sEEPoff_6_cry_21_c        SB_CARRY     CO       Out     0.126     11.775      -         
un1_sEEPoff_6_cry_21          Net          -        -       0.386     -           1         
sACQtime_RNO                  SB_LUT4      I3       In      -         12.161      -         
sACQtime_RNO                  SB_LUT4      O        Out     0.316     12.477      -         
sacqtime2                     Net          -        -       1.507     -           1         
sACQtime                      SB_DFFR      D        In      -         13.984      -         
============================================================================================
Total path delay (propagation time + setup) of 14.089 is 5.313(37.7%) logic and 8.776(62.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      0.524
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.418

    - Propagation time:                      13.937
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -13.519

    Number of logic level(s):                25
    Starting point:                          sEEACQ[1] / Q
    Ending point:                            sACQtime / D
    The start point is clocked by            pll128M2|PLLOUTCOREA_derived_clock [rising] on pin C
    The end   point is clocked by            pll100M|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                           Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
sEEACQ[1]                      SB_DFFE      Q        Out     0.540     0.540       -         
sEEACQ[1]                      Net          -        -       1.599     -           2         
sEEACQ_RNIMJKP_0[1]            SB_LUT4      I0       In      -         2.139       -         
sEEACQ_RNIMJKP_0[1]            SB_LUT4      O        Out     0.449     2.588       -         
sEEACQ_RNIMJKP_0[1]            Net          -        -       1.371     -           3         
sEEACQ_RNI949J1[0]             SB_LUT4      I0       In      -         3.959       -         
sEEACQ_RNI949J1[0]             SB_LUT4      O        Out     0.449     4.408       -         
sEEACQ_RNI949J1[0]             Net          -        -       1.371     -           1         
sEEACQ_RNINK3P3[0]             SB_LUT4      I1       In      -         5.779       -         
sEEACQ_RNINK3P3[0]             SB_LUT4      O        Out     0.400     6.178       -         
sEEACQ_RNINK3P3[0]             Net          -        -       0.905     -           2         
un1_sEEPoff_5_cry_2_c          SB_CARRY     I0       In      -         7.083       -         
un1_sEEPoff_5_cry_2_c          SB_CARRY     CO       Out     0.258     7.341       -         
un1_sEEPoff_5_cry_2            Net          -        -       0.014     -           2         
un1_sEEPoff_5_cry_3_c          SB_CARRY     CI       In      -         7.355       -         
un1_sEEPoff_5_cry_3_c          SB_CARRY     CO       Out     0.126     7.481       -         
un1_sEEPoff_5_cry_3            Net          -        -       0.014     -           2         
un1_sEEPoff_5_cry_4_c          SB_CARRY     CI       In      -         7.495       -         
un1_sEEPoff_5_cry_4_c          SB_CARRY     CO       Out     0.126     7.621       -         
un1_sEEPoff_5_cry_4            Net          -        -       0.014     -           2         
un1_sEEPoff_5_cry_5_c          SB_CARRY     CI       In      -         7.635       -         
un1_sEEPoff_5_cry_5_c          SB_CARRY     CO       Out     0.126     7.761       -         
un1_sEEPoff_5_cry_5            Net          -        -       0.014     -           2         
un1_sEEPoff_5_cry_6_c          SB_CARRY     CI       In      -         7.775       -         
un1_sEEPoff_5_cry_6_c          SB_CARRY     CO       Out     0.126     7.902       -         
un1_sEEPoff_5_cry_6            Net          -        -       0.014     -           2         
un1_sEEPoff_5_cry_7_c          SB_CARRY     CI       In      -         7.916       -         
un1_sEEPoff_5_cry_7_c          SB_CARRY     CO       Out     0.126     8.042       -         
un1_sEEPoff_5_cry_7            Net          -        -       0.014     -           2         
un1_sEEPoff_5_cry_8_c          SB_CARRY     CI       In      -         8.056       -         
un1_sEEPoff_5_cry_8_c          SB_CARRY     CO       Out     0.126     8.182       -         
un1_sEEPoff_5_cry_8            Net          -        -       0.014     -           2         
un1_sEEPoff_5_cry_9_c          SB_CARRY     CI       In      -         8.196       -         
un1_sEEPoff_5_cry_9_c          SB_CARRY     CO       Out     0.126     8.322       -         
un1_sEEPoff_5_cry_9            Net          -        -       0.014     -           2         
un1_sEEPoff_5_cry_10_0_c       SB_CARRY     CI       In      -         8.336       -         
un1_sEEPoff_5_cry_10_0_c       SB_CARRY     CO       Out     0.126     8.462       -         
un1_sEEPoff_5_cry_10           Net          -        -       0.014     -           2         
un1_sEEPoff_5_cry_11_0_c       SB_CARRY     CI       In      -         8.476       -         
un1_sEEPoff_5_cry_11_0_c       SB_CARRY     CO       Out     0.126     8.603       -         
un1_sEEPoff_5_cry_11           Net          -        -       0.014     -           2         
un1_sEEPoff_5_cry_12_0_c       SB_CARRY     CI       In      -         8.617       -         
un1_sEEPoff_5_cry_12_0_c       SB_CARRY     CO       Out     0.126     8.743       -         
un1_sEEPoff_5_cry_12           Net          -        -       0.014     -           2         
un1_sEEPoff_5_cry_13_0_c       SB_CARRY     CI       In      -         8.757       -         
un1_sEEPoff_5_cry_13_0_c       SB_CARRY     CO       Out     0.126     8.883       -         
un1_sEEPoff_5_cry_13           Net          -        -       0.014     -           2         
un1_sEEPoff_5_cry_14_0_c       SB_CARRY     CI       In      -         8.897       -         
un1_sEEPoff_5_cry_14_0_c       SB_CARRY     CO       Out     0.126     9.023       -         
un1_sEEPoff_5_cry_14           Net          -        -       0.386     -           1         
un1_sEEPoff_6_cry_15_c_RNO     SB_LUT4      I3       In      -         9.409       -         
un1_sEEPoff_6_cry_15_c_RNO     SB_LUT4      O        Out     0.316     9.725       -         
un1_sEEPoff_6_cry_15_c_RNO     Net          -        -       0.905     -           1         
un1_sEEPoff_6_cry_15_c         SB_CARRY     I0       In      -         10.630      -         
un1_sEEPoff_6_cry_15_c         SB_CARRY     CO       Out     0.258     10.887      -         
un1_sEEPoff_6_cry_15           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_16_c         SB_CARRY     CI       In      -         10.901      -         
un1_sEEPoff_6_cry_16_c         SB_CARRY     CO       Out     0.126     11.028      -         
un1_sEEPoff_6_cry_16           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_17_c         SB_CARRY     CI       In      -         11.041      -         
un1_sEEPoff_6_cry_17_c         SB_CARRY     CO       Out     0.126     11.168      -         
un1_sEEPoff_6_cry_17           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_18_c         SB_CARRY     CI       In      -         11.182      -         
un1_sEEPoff_6_cry_18_c         SB_CARRY     CO       Out     0.126     11.308      -         
un1_sEEPoff_6_cry_18           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_19_c         SB_CARRY     CI       In      -         11.322      -         
un1_sEEPoff_6_cry_19_c         SB_CARRY     CO       Out     0.126     11.448      -         
un1_sEEPoff_6_cry_19           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_20_c         SB_CARRY     CI       In      -         11.462      -         
un1_sEEPoff_6_cry_20_c         SB_CARRY     CO       Out     0.126     11.588      -         
un1_sEEPoff_6_cry_20           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_21_c         SB_CARRY     CI       In      -         11.602      -         
un1_sEEPoff_6_cry_21_c         SB_CARRY     CO       Out     0.126     11.729      -         
un1_sEEPoff_6_cry_21           Net          -        -       0.386     -           1         
sACQtime_RNO                   SB_LUT4      I3       In      -         12.115      -         
sACQtime_RNO                   SB_LUT4      O        Out     0.316     12.430      -         
sacqtime2                      Net          -        -       1.507     -           1         
sACQtime                       SB_DFFR      D        In      -         13.937      -         
=============================================================================================
Total path delay (propagation time + setup) of 14.042 is 5.360(38.2%) logic and 8.682(61.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      0.524
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.418

    - Propagation time:                      13.937
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -13.519

    Number of logic level(s):                25
    Starting point:                          sEEACQ[1] / Q
    Ending point:                            sACQtime / D
    The start point is clocked by            pll128M2|PLLOUTCOREA_derived_clock [rising] on pin C
    The end   point is clocked by            pll100M|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
sEEACQ[1]                     SB_DFFE      Q        Out     0.540     0.540       -         
sEEACQ[1]                     Net          -        -       1.599     -           2         
sEEACQ_RNIMJKP_0[1]           SB_LUT4      I0       In      -         2.139       -         
sEEACQ_RNIMJKP_0[1]           SB_LUT4      O        Out     0.449     2.588       -         
sEEACQ_RNIMJKP_0[1]           Net          -        -       1.371     -           3         
sEEACQ_RNI949J1[0]            SB_LUT4      I0       In      -         3.959       -         
sEEACQ_RNI949J1[0]            SB_LUT4      O        Out     0.449     4.408       -         
sEEACQ_RNI949J1[0]            Net          -        -       1.371     -           1         
sEEACQ_RNINK3P3[0]            SB_LUT4      I1       In      -         5.779       -         
sEEACQ_RNINK3P3[0]            SB_LUT4      O        Out     0.400     6.178       -         
sEEACQ_RNINK3P3[0]            Net          -        -       0.905     -           2         
un1_sEEPoff_5_cry_2_c         SB_CARRY     I0       In      -         7.083       -         
un1_sEEPoff_5_cry_2_c         SB_CARRY     CO       Out     0.258     7.341       -         
un1_sEEPoff_5_cry_2           Net          -        -       0.386     -           2         
un1_sEEPoff_6_cry_3_c_RNO     SB_LUT4      I3       In      -         7.727       -         
un1_sEEPoff_6_cry_3_c_RNO     SB_LUT4      O        Out     0.316     8.042       -         
un1_sEEPoff_6_cry_3_c_RNO     Net          -        -       0.905     -           1         
un1_sEEPoff_6_cry_3_c         SB_CARRY     I0       In      -         8.947       -         
un1_sEEPoff_6_cry_3_c         SB_CARRY     CO       Out     0.258     9.205       -         
un1_sEEPoff_6_cry_3           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_4_c         SB_CARRY     CI       In      -         9.219       -         
un1_sEEPoff_6_cry_4_c         SB_CARRY     CO       Out     0.126     9.345       -         
un1_sEEPoff_6_cry_4           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_5_c         SB_CARRY     CI       In      -         9.359       -         
un1_sEEPoff_6_cry_5_c         SB_CARRY     CO       Out     0.126     9.485       -         
un1_sEEPoff_6_cry_5           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_6_c         SB_CARRY     CI       In      -         9.499       -         
un1_sEEPoff_6_cry_6_c         SB_CARRY     CO       Out     0.126     9.626       -         
un1_sEEPoff_6_cry_6           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_7_c         SB_CARRY     CI       In      -         9.640       -         
un1_sEEPoff_6_cry_7_c         SB_CARRY     CO       Out     0.126     9.766       -         
un1_sEEPoff_6_cry_7           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_8_c         SB_CARRY     CI       In      -         9.780       -         
un1_sEEPoff_6_cry_8_c         SB_CARRY     CO       Out     0.126     9.906       -         
un1_sEEPoff_6_cry_8           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_9_c         SB_CARRY     CI       In      -         9.920       -         
un1_sEEPoff_6_cry_9_c         SB_CARRY     CO       Out     0.126     10.046      -         
un1_sEEPoff_6_cry_9           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_10_c        SB_CARRY     CI       In      -         10.060      -         
un1_sEEPoff_6_cry_10_c        SB_CARRY     CO       Out     0.126     10.186      -         
un1_sEEPoff_6_cry_10          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_11_c        SB_CARRY     CI       In      -         10.200      -         
un1_sEEPoff_6_cry_11_c        SB_CARRY     CO       Out     0.126     10.326      -         
un1_sEEPoff_6_cry_11          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_12_c        SB_CARRY     CI       In      -         10.341      -         
un1_sEEPoff_6_cry_12_c        SB_CARRY     CO       Out     0.126     10.467      -         
un1_sEEPoff_6_cry_12          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_13_c        SB_CARRY     CI       In      -         10.481      -         
un1_sEEPoff_6_cry_13_c        SB_CARRY     CO       Out     0.126     10.607      -         
un1_sEEPoff_6_cry_13          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_14_c        SB_CARRY     CI       In      -         10.621      -         
un1_sEEPoff_6_cry_14_c        SB_CARRY     CO       Out     0.126     10.747      -         
un1_sEEPoff_6_cry_14          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_15_c        SB_CARRY     CI       In      -         10.761      -         
un1_sEEPoff_6_cry_15_c        SB_CARRY     CO       Out     0.126     10.887      -         
un1_sEEPoff_6_cry_15          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_16_c        SB_CARRY     CI       In      -         10.901      -         
un1_sEEPoff_6_cry_16_c        SB_CARRY     CO       Out     0.126     11.028      -         
un1_sEEPoff_6_cry_16          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_17_c        SB_CARRY     CI       In      -         11.041      -         
un1_sEEPoff_6_cry_17_c        SB_CARRY     CO       Out     0.126     11.168      -         
un1_sEEPoff_6_cry_17          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_18_c        SB_CARRY     CI       In      -         11.182      -         
un1_sEEPoff_6_cry_18_c        SB_CARRY     CO       Out     0.126     11.308      -         
un1_sEEPoff_6_cry_18          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_19_c        SB_CARRY     CI       In      -         11.322      -         
un1_sEEPoff_6_cry_19_c        SB_CARRY     CO       Out     0.126     11.448      -         
un1_sEEPoff_6_cry_19          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_20_c        SB_CARRY     CI       In      -         11.462      -         
un1_sEEPoff_6_cry_20_c        SB_CARRY     CO       Out     0.126     11.588      -         
un1_sEEPoff_6_cry_20          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_21_c        SB_CARRY     CI       In      -         11.602      -         
un1_sEEPoff_6_cry_21_c        SB_CARRY     CO       Out     0.126     11.729      -         
un1_sEEPoff_6_cry_21          Net          -        -       0.386     -           1         
sACQtime_RNO                  SB_LUT4      I3       In      -         12.115      -         
sACQtime_RNO                  SB_LUT4      O        Out     0.316     12.430      -         
sacqtime2                     Net          -        -       1.507     -           1         
sACQtime                      SB_DFFR      D        In      -         13.937      -         
============================================================================================
Total path delay (propagation time + setup) of 14.042 is 5.360(38.2%) logic and 8.682(61.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      0.524
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.418

    - Propagation time:                      13.937
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -13.519

    Number of logic level(s):                25
    Starting point:                          sEEACQ[1] / Q
    Ending point:                            sACQtime / D
    The start point is clocked by            pll128M2|PLLOUTCOREA_derived_clock [rising] on pin C
    The end   point is clocked by            pll100M|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
sEEACQ[1]                     SB_DFFE      Q        Out     0.540     0.540       -         
sEEACQ[1]                     Net          -        -       1.599     -           2         
sEEACQ_RNIMJKP_0[1]           SB_LUT4      I0       In      -         2.139       -         
sEEACQ_RNIMJKP_0[1]           SB_LUT4      O        Out     0.449     2.588       -         
sEEACQ_RNIMJKP_0[1]           Net          -        -       1.371     -           3         
sEEACQ_RNI949J1[0]            SB_LUT4      I0       In      -         3.959       -         
sEEACQ_RNI949J1[0]            SB_LUT4      O        Out     0.449     4.408       -         
sEEACQ_RNI949J1[0]            Net          -        -       1.371     -           1         
sEEACQ_RNINK3P3[0]            SB_LUT4      I1       In      -         5.779       -         
sEEACQ_RNINK3P3[0]            SB_LUT4      O        Out     0.400     6.178       -         
sEEACQ_RNINK3P3[0]            Net          -        -       0.905     -           2         
un1_sEEPoff_5_cry_2_c         SB_CARRY     I0       In      -         7.083       -         
un1_sEEPoff_5_cry_2_c         SB_CARRY     CO       Out     0.258     7.341       -         
un1_sEEPoff_5_cry_2           Net          -        -       0.014     -           2         
un1_sEEPoff_5_cry_3_c         SB_CARRY     CI       In      -         7.355       -         
un1_sEEPoff_5_cry_3_c         SB_CARRY     CO       Out     0.126     7.481       -         
un1_sEEPoff_5_cry_3           Net          -        -       0.386     -           2         
un1_sEEPoff_6_cry_4_c_RNO     SB_LUT4      I3       In      -         7.867       -         
un1_sEEPoff_6_cry_4_c_RNO     SB_LUT4      O        Out     0.316     8.183       -         
un1_sEEPoff_6_cry_4_c_RNO     Net          -        -       0.905     -           1         
un1_sEEPoff_6_cry_4_c         SB_CARRY     I0       In      -         9.088       -         
un1_sEEPoff_6_cry_4_c         SB_CARRY     CO       Out     0.258     9.345       -         
un1_sEEPoff_6_cry_4           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_5_c         SB_CARRY     CI       In      -         9.359       -         
un1_sEEPoff_6_cry_5_c         SB_CARRY     CO       Out     0.126     9.485       -         
un1_sEEPoff_6_cry_5           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_6_c         SB_CARRY     CI       In      -         9.499       -         
un1_sEEPoff_6_cry_6_c         SB_CARRY     CO       Out     0.126     9.626       -         
un1_sEEPoff_6_cry_6           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_7_c         SB_CARRY     CI       In      -         9.640       -         
un1_sEEPoff_6_cry_7_c         SB_CARRY     CO       Out     0.126     9.766       -         
un1_sEEPoff_6_cry_7           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_8_c         SB_CARRY     CI       In      -         9.780       -         
un1_sEEPoff_6_cry_8_c         SB_CARRY     CO       Out     0.126     9.906       -         
un1_sEEPoff_6_cry_8           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_9_c         SB_CARRY     CI       In      -         9.920       -         
un1_sEEPoff_6_cry_9_c         SB_CARRY     CO       Out     0.126     10.046      -         
un1_sEEPoff_6_cry_9           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_10_c        SB_CARRY     CI       In      -         10.060      -         
un1_sEEPoff_6_cry_10_c        SB_CARRY     CO       Out     0.126     10.186      -         
un1_sEEPoff_6_cry_10          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_11_c        SB_CARRY     CI       In      -         10.200      -         
un1_sEEPoff_6_cry_11_c        SB_CARRY     CO       Out     0.126     10.326      -         
un1_sEEPoff_6_cry_11          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_12_c        SB_CARRY     CI       In      -         10.341      -         
un1_sEEPoff_6_cry_12_c        SB_CARRY     CO       Out     0.126     10.467      -         
un1_sEEPoff_6_cry_12          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_13_c        SB_CARRY     CI       In      -         10.481      -         
un1_sEEPoff_6_cry_13_c        SB_CARRY     CO       Out     0.126     10.607      -         
un1_sEEPoff_6_cry_13          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_14_c        SB_CARRY     CI       In      -         10.621      -         
un1_sEEPoff_6_cry_14_c        SB_CARRY     CO       Out     0.126     10.747      -         
un1_sEEPoff_6_cry_14          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_15_c        SB_CARRY     CI       In      -         10.761      -         
un1_sEEPoff_6_cry_15_c        SB_CARRY     CO       Out     0.126     10.887      -         
un1_sEEPoff_6_cry_15          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_16_c        SB_CARRY     CI       In      -         10.901      -         
un1_sEEPoff_6_cry_16_c        SB_CARRY     CO       Out     0.126     11.028      -         
un1_sEEPoff_6_cry_16          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_17_c        SB_CARRY     CI       In      -         11.041      -         
un1_sEEPoff_6_cry_17_c        SB_CARRY     CO       Out     0.126     11.168      -         
un1_sEEPoff_6_cry_17          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_18_c        SB_CARRY     CI       In      -         11.182      -         
un1_sEEPoff_6_cry_18_c        SB_CARRY     CO       Out     0.126     11.308      -         
un1_sEEPoff_6_cry_18          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_19_c        SB_CARRY     CI       In      -         11.322      -         
un1_sEEPoff_6_cry_19_c        SB_CARRY     CO       Out     0.126     11.448      -         
un1_sEEPoff_6_cry_19          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_20_c        SB_CARRY     CI       In      -         11.462      -         
un1_sEEPoff_6_cry_20_c        SB_CARRY     CO       Out     0.126     11.588      -         
un1_sEEPoff_6_cry_20          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_21_c        SB_CARRY     CI       In      -         11.602      -         
un1_sEEPoff_6_cry_21_c        SB_CARRY     CO       Out     0.126     11.729      -         
un1_sEEPoff_6_cry_21          Net          -        -       0.386     -           1         
sACQtime_RNO                  SB_LUT4      I3       In      -         12.115      -         
sACQtime_RNO                  SB_LUT4      O        Out     0.316     12.430      -         
sacqtime2                     Net          -        -       1.507     -           1         
sACQtime                      SB_DFFR      D        In      -         13.937      -         
============================================================================================
Total path delay (propagation time + setup) of 14.042 is 5.360(38.2%) logic and 8.682(61.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      0.524
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.418

    - Propagation time:                      13.937
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -13.519

    Number of logic level(s):                25
    Starting point:                          sEEACQ[1] / Q
    Ending point:                            sACQtime / D
    The start point is clocked by            pll128M2|PLLOUTCOREA_derived_clock [rising] on pin C
    The end   point is clocked by            pll100M|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
sEEACQ[1]                     SB_DFFE      Q        Out     0.540     0.540       -         
sEEACQ[1]                     Net          -        -       1.599     -           2         
sEEACQ_RNIMJKP_0[1]           SB_LUT4      I0       In      -         2.139       -         
sEEACQ_RNIMJKP_0[1]           SB_LUT4      O        Out     0.449     2.588       -         
sEEACQ_RNIMJKP_0[1]           Net          -        -       1.371     -           3         
sEEACQ_RNI949J1[0]            SB_LUT4      I0       In      -         3.959       -         
sEEACQ_RNI949J1[0]            SB_LUT4      O        Out     0.449     4.408       -         
sEEACQ_RNI949J1[0]            Net          -        -       1.371     -           1         
sEEACQ_RNINK3P3[0]            SB_LUT4      I1       In      -         5.779       -         
sEEACQ_RNINK3P3[0]            SB_LUT4      O        Out     0.400     6.178       -         
sEEACQ_RNINK3P3[0]            Net          -        -       0.905     -           2         
un1_sEEPoff_5_cry_2_c         SB_CARRY     I0       In      -         7.083       -         
un1_sEEPoff_5_cry_2_c         SB_CARRY     CO       Out     0.258     7.341       -         
un1_sEEPoff_5_cry_2           Net          -        -       0.014     -           2         
un1_sEEPoff_5_cry_3_c         SB_CARRY     CI       In      -         7.355       -         
un1_sEEPoff_5_cry_3_c         SB_CARRY     CO       Out     0.126     7.481       -         
un1_sEEPoff_5_cry_3           Net          -        -       0.014     -           2         
un1_sEEPoff_5_cry_4_c         SB_CARRY     CI       In      -         7.495       -         
un1_sEEPoff_5_cry_4_c         SB_CARRY     CO       Out     0.126     7.621       -         
un1_sEEPoff_5_cry_4           Net          -        -       0.386     -           2         
un1_sEEPoff_6_cry_5_c_RNO     SB_LUT4      I3       In      -         8.007       -         
un1_sEEPoff_6_cry_5_c_RNO     SB_LUT4      O        Out     0.316     8.323       -         
un1_sEEPoff_6_cry_5_c_RNO     Net          -        -       0.905     -           1         
un1_sEEPoff_6_cry_5_c         SB_CARRY     I0       In      -         9.228       -         
un1_sEEPoff_6_cry_5_c         SB_CARRY     CO       Out     0.258     9.485       -         
un1_sEEPoff_6_cry_5           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_6_c         SB_CARRY     CI       In      -         9.499       -         
un1_sEEPoff_6_cry_6_c         SB_CARRY     CO       Out     0.126     9.626       -         
un1_sEEPoff_6_cry_6           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_7_c         SB_CARRY     CI       In      -         9.640       -         
un1_sEEPoff_6_cry_7_c         SB_CARRY     CO       Out     0.126     9.766       -         
un1_sEEPoff_6_cry_7           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_8_c         SB_CARRY     CI       In      -         9.780       -         
un1_sEEPoff_6_cry_8_c         SB_CARRY     CO       Out     0.126     9.906       -         
un1_sEEPoff_6_cry_8           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_9_c         SB_CARRY     CI       In      -         9.920       -         
un1_sEEPoff_6_cry_9_c         SB_CARRY     CO       Out     0.126     10.046      -         
un1_sEEPoff_6_cry_9           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_10_c        SB_CARRY     CI       In      -         10.060      -         
un1_sEEPoff_6_cry_10_c        SB_CARRY     CO       Out     0.126     10.186      -         
un1_sEEPoff_6_cry_10          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_11_c        SB_CARRY     CI       In      -         10.200      -         
un1_sEEPoff_6_cry_11_c        SB_CARRY     CO       Out     0.126     10.326      -         
un1_sEEPoff_6_cry_11          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_12_c        SB_CARRY     CI       In      -         10.341      -         
un1_sEEPoff_6_cry_12_c        SB_CARRY     CO       Out     0.126     10.467      -         
un1_sEEPoff_6_cry_12          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_13_c        SB_CARRY     CI       In      -         10.481      -         
un1_sEEPoff_6_cry_13_c        SB_CARRY     CO       Out     0.126     10.607      -         
un1_sEEPoff_6_cry_13          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_14_c        SB_CARRY     CI       In      -         10.621      -         
un1_sEEPoff_6_cry_14_c        SB_CARRY     CO       Out     0.126     10.747      -         
un1_sEEPoff_6_cry_14          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_15_c        SB_CARRY     CI       In      -         10.761      -         
un1_sEEPoff_6_cry_15_c        SB_CARRY     CO       Out     0.126     10.887      -         
un1_sEEPoff_6_cry_15          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_16_c        SB_CARRY     CI       In      -         10.901      -         
un1_sEEPoff_6_cry_16_c        SB_CARRY     CO       Out     0.126     11.028      -         
un1_sEEPoff_6_cry_16          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_17_c        SB_CARRY     CI       In      -         11.041      -         
un1_sEEPoff_6_cry_17_c        SB_CARRY     CO       Out     0.126     11.168      -         
un1_sEEPoff_6_cry_17          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_18_c        SB_CARRY     CI       In      -         11.182      -         
un1_sEEPoff_6_cry_18_c        SB_CARRY     CO       Out     0.126     11.308      -         
un1_sEEPoff_6_cry_18          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_19_c        SB_CARRY     CI       In      -         11.322      -         
un1_sEEPoff_6_cry_19_c        SB_CARRY     CO       Out     0.126     11.448      -         
un1_sEEPoff_6_cry_19          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_20_c        SB_CARRY     CI       In      -         11.462      -         
un1_sEEPoff_6_cry_20_c        SB_CARRY     CO       Out     0.126     11.588      -         
un1_sEEPoff_6_cry_20          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_21_c        SB_CARRY     CI       In      -         11.602      -         
un1_sEEPoff_6_cry_21_c        SB_CARRY     CO       Out     0.126     11.729      -         
un1_sEEPoff_6_cry_21          Net          -        -       0.386     -           1         
sACQtime_RNO                  SB_LUT4      I3       In      -         12.115      -         
sACQtime_RNO                  SB_LUT4      O        Out     0.316     12.430      -         
sacqtime2                     Net          -        -       1.507     -           1         
sACQtime                      SB_DFFR      D        In      -         13.937      -         
============================================================================================
Total path delay (propagation time + setup) of 14.042 is 5.360(38.2%) logic and 8.682(61.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: pll128M2|PLLOUTCOREB_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                    Starting                                                                                     Arrival           
Instance                            Reference                              Type          Pin     Net                             Time        Slack 
                                    Clock                                                                                                          
---------------------------------------------------------------------------------------------------------------------------------------------------
sSingleCont                         pll128M2|PLLOUTCOREB_derived_clock     SB_DFFR       Q       LED_MODE_c                      0.540       -9.144
button_debounce_counter[19]         pll128M2|PLLOUTCOREB_derived_clock     SB_DFFSR      Q       button_debounce_counter[19]     0.540       7.977 
button_debounce_counter[15]         pll128M2|PLLOUTCOREB_derived_clock     SB_DFFSR      Q       button_debounce_counter[15]     0.540       8.026 
button_debounce_counter[20]         pll128M2|PLLOUTCOREB_derived_clock     SB_DFFSR      Q       button_debounce_counter[20]     0.540       8.026 
button_debounce_counter[11]         pll128M2|PLLOUTCOREB_derived_clock     SB_DFFSR      Q       button_debounce_counter[11]     0.540       8.047 
button_debounce_counter[21]         pll128M2|PLLOUTCOREB_derived_clock     SB_DFFSR      Q       button_debounce_counter[21]     0.540       8.047 
button_debounce_counter_esr[23]     pll128M2|PLLOUTCOREB_derived_clock     SB_DFFESR     Q       button_debounce_counter[23]     0.540       8.047 
button_debounce_counter[16]         pll128M2|PLLOUTCOREB_derived_clock     SB_DFFSR      Q       button_debounce_counter[16]     0.540       8.075 
button_debounce_counter[12]         pll128M2|PLLOUTCOREB_derived_clock     SB_DFFSR      Q       button_debounce_counter[12]     0.540       8.096 
button_debounce_counter[17]         pll128M2|PLLOUTCOREB_derived_clock     SB_DFFSR      Q       button_debounce_counter[17]     0.540       8.096 
===================================================================================================================================================


Ending Points with Worst Slack
******************************

                      Starting                                                                            Required           
Instance              Reference                              Type         Pin     Net                     Time         Slack 
                      Clock                                                                                                  
-----------------------------------------------------------------------------------------------------------------------------
sTrigCounter[1]       pll128M2|PLLOUTCOREB_derived_clock     SB_DFFSR     D       sTrigCounter_RNO[1]     0.277        -9.144
sTrigCounter[2]       pll128M2|PLLOUTCOREB_derived_clock     SB_DFFSR     D       sTrigCounter_RNO[2]     0.277        -9.144
sTrigCounter[4]       pll128M2|PLLOUTCOREB_derived_clock     SB_DFFSR     D       sTrigCounter_RNO[4]     0.277        -9.144
sTrigCounter[6]       pll128M2|PLLOUTCOREB_derived_clock     SB_DFFSR     D       sTrigCounter_RNO[6]     0.277        -9.144
sTrigCounter[7]       pll128M2|PLLOUTCOREB_derived_clock     SB_DFFSR     D       sTrigCounter_RNO[7]     0.277        -9.144
sTrigCounter[3]       pll128M2|PLLOUTCOREB_derived_clock     SB_DFFSR     D       sTrigCounter_RNO[3]     0.277        -8.996
sTrigCounter[5]       pll128M2|PLLOUTCOREB_derived_clock     SB_DFFSR     D       sTrigCounter_RNO[5]     0.277        -8.996
sTrigCounter[0]       pll128M2|PLLOUTCOREB_derived_clock     SB_DFFSR     D       sTrigCounter_RNO[0]     0.277        -7.310
sTrigInternal         pll128M2|PLLOUTCOREB_derived_clock     SB_DFFR      D       sTrigInternal_0         0.277        -5.567
sbuttonModeStatus     pll128M2|PLLOUTCOREB_derived_clock     SB_DFF       D       sbuttonModeStatus_0     15.578       7.977 
=============================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      0.383
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.277

    - Propagation time:                      9.421
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -9.144

    Number of logic level(s):                4
    Starting point:                          sSingleCont / Q
    Ending point:                            sTrigCounter[1] / D
    The start point is clocked by            pll128M2|PLLOUTCOREB_derived_clock [rising] on pin C
    The end   point is clocked by            pll100M|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
sSingleCont                         SB_DFFR      Q        Out     0.540     0.540       -         
LED_MODE_c                          Net          -        -       1.599     -           3         
sPeriod_prev_e_0_RNI4PIC            SB_LUT4      I0       In      -         2.139       -         
sPeriod_prev_e_0_RNI4PIC            SB_LUT4      O        Out     0.386     2.525       -         
un1_scounter_i_o2_0_1_1             Net          -        -       1.371     -           1         
reset_ibuf_gb_io_RNIK6E77           SB_LUT4      I2       In      -         3.896       -         
reset_ibuf_gb_io_RNIK6E77           SB_LUT4      O        Out     0.379     4.274       -         
un1_scounter_i_o2_0_1               Net          -        -       1.371     -           3         
un10_trig_prev_cry_7_c_RNITJQK8     SB_LUT4      I0       In      -         5.645       -         
un10_trig_prev_cry_7_c_RNITJQK8     SB_LUT4      O        Out     0.449     6.094       -         
N_8                                 Net          -        -       1.371     -           5         
sTrigCounter_RNO[1]                 SB_LUT4      I0       In      -         7.465       -         
sTrigCounter_RNO[1]                 SB_LUT4      O        Out     0.449     7.914       -         
sTrigCounter_RNO[1]                 Net          -        -       1.507     -           1         
sTrigCounter[1]                     SB_DFFSR     D        In      -         9.421       -         
==================================================================================================
Total path delay (propagation time + setup) of 9.526 is 2.307(24.2%) logic and 7.219(75.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      0.383
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.277

    - Propagation time:                      9.421
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -9.144

    Number of logic level(s):                4
    Starting point:                          sSingleCont / Q
    Ending point:                            sTrigCounter[6] / D
    The start point is clocked by            pll128M2|PLLOUTCOREB_derived_clock [rising] on pin C
    The end   point is clocked by            pll100M|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
sSingleCont                         SB_DFFR      Q        Out     0.540     0.540       -         
LED_MODE_c                          Net          -        -       1.599     -           3         
sPeriod_prev_e_0_RNI4PIC            SB_LUT4      I0       In      -         2.139       -         
sPeriod_prev_e_0_RNI4PIC            SB_LUT4      O        Out     0.386     2.525       -         
un1_scounter_i_o2_0_1_1             Net          -        -       1.371     -           1         
reset_ibuf_gb_io_RNIK6E77           SB_LUT4      I2       In      -         3.896       -         
reset_ibuf_gb_io_RNIK6E77           SB_LUT4      O        Out     0.379     4.274       -         
un1_scounter_i_o2_0_1               Net          -        -       1.371     -           3         
un10_trig_prev_cry_7_c_RNITJQK8     SB_LUT4      I0       In      -         5.645       -         
un10_trig_prev_cry_7_c_RNITJQK8     SB_LUT4      O        Out     0.449     6.094       -         
N_8                                 Net          -        -       1.371     -           5         
sTrigCounter_RNO[6]                 SB_LUT4      I0       In      -         7.465       -         
sTrigCounter_RNO[6]                 SB_LUT4      O        Out     0.449     7.914       -         
sTrigCounter_RNO[6]                 Net          -        -       1.507     -           1         
sTrigCounter[6]                     SB_DFFSR     D        In      -         9.421       -         
==================================================================================================
Total path delay (propagation time + setup) of 9.526 is 2.307(24.2%) logic and 7.219(75.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      0.383
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.277

    - Propagation time:                      9.421
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -9.144

    Number of logic level(s):                4
    Starting point:                          sSingleCont / Q
    Ending point:                            sTrigCounter[7] / D
    The start point is clocked by            pll128M2|PLLOUTCOREB_derived_clock [rising] on pin C
    The end   point is clocked by            pll100M|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
sSingleCont                         SB_DFFR      Q        Out     0.540     0.540       -         
LED_MODE_c                          Net          -        -       1.599     -           3         
sPeriod_prev_e_0_RNI4PIC            SB_LUT4      I0       In      -         2.139       -         
sPeriod_prev_e_0_RNI4PIC            SB_LUT4      O        Out     0.386     2.525       -         
un1_scounter_i_o2_0_1_1             Net          -        -       1.371     -           1         
reset_ibuf_gb_io_RNIK6E77           SB_LUT4      I2       In      -         3.896       -         
reset_ibuf_gb_io_RNIK6E77           SB_LUT4      O        Out     0.379     4.274       -         
un1_scounter_i_o2_0_1               Net          -        -       1.371     -           3         
un10_trig_prev_cry_7_c_RNITJQK8     SB_LUT4      I0       In      -         5.645       -         
un10_trig_prev_cry_7_c_RNITJQK8     SB_LUT4      O        Out     0.449     6.094       -         
N_8                                 Net          -        -       1.371     -           5         
sTrigCounter_RNO[7]                 SB_LUT4      I0       In      -         7.465       -         
sTrigCounter_RNO[7]                 SB_LUT4      O        Out     0.449     7.914       -         
sTrigCounter_RNO[7]                 Net          -        -       1.507     -           1         
sTrigCounter[7]                     SB_DFFSR     D        In      -         9.421       -         
==================================================================================================
Total path delay (propagation time + setup) of 9.526 is 2.307(24.2%) logic and 7.219(75.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      0.383
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.277

    - Propagation time:                      9.421
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -9.144

    Number of logic level(s):                4
    Starting point:                          sSingleCont / Q
    Ending point:                            sTrigCounter[4] / D
    The start point is clocked by            pll128M2|PLLOUTCOREB_derived_clock [rising] on pin C
    The end   point is clocked by            pll100M|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
sSingleCont                         SB_DFFR      Q        Out     0.540     0.540       -         
LED_MODE_c                          Net          -        -       1.599     -           3         
sPeriod_prev_e_0_RNI4PIC            SB_LUT4      I0       In      -         2.139       -         
sPeriod_prev_e_0_RNI4PIC            SB_LUT4      O        Out     0.386     2.525       -         
un1_scounter_i_o2_0_1_1             Net          -        -       1.371     -           1         
reset_ibuf_gb_io_RNIK6E77           SB_LUT4      I2       In      -         3.896       -         
reset_ibuf_gb_io_RNIK6E77           SB_LUT4      O        Out     0.379     4.274       -         
un1_scounter_i_o2_0_1               Net          -        -       1.371     -           3         
un10_trig_prev_cry_7_c_RNITJQK8     SB_LUT4      I0       In      -         5.645       -         
un10_trig_prev_cry_7_c_RNITJQK8     SB_LUT4      O        Out     0.449     6.094       -         
N_8                                 Net          -        -       1.371     -           5         
sTrigCounter_RNO[4]                 SB_LUT4      I0       In      -         7.465       -         
sTrigCounter_RNO[4]                 SB_LUT4      O        Out     0.449     7.914       -         
sTrigCounter_RNO[4]                 Net          -        -       1.507     -           1         
sTrigCounter[4]                     SB_DFFSR     D        In      -         9.421       -         
==================================================================================================
Total path delay (propagation time + setup) of 9.526 is 2.307(24.2%) logic and 7.219(75.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      0.383
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.277

    - Propagation time:                      9.421
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -9.144

    Number of logic level(s):                4
    Starting point:                          sSingleCont / Q
    Ending point:                            sTrigCounter[2] / D
    The start point is clocked by            pll128M2|PLLOUTCOREB_derived_clock [rising] on pin C
    The end   point is clocked by            pll100M|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
sSingleCont                         SB_DFFR      Q        Out     0.540     0.540       -         
LED_MODE_c                          Net          -        -       1.599     -           3         
sPeriod_prev_e_0_RNI4PIC            SB_LUT4      I0       In      -         2.139       -         
sPeriod_prev_e_0_RNI4PIC            SB_LUT4      O        Out     0.386     2.525       -         
un1_scounter_i_o2_0_1_1             Net          -        -       1.371     -           1         
reset_ibuf_gb_io_RNIK6E77           SB_LUT4      I2       In      -         3.896       -         
reset_ibuf_gb_io_RNIK6E77           SB_LUT4      O        Out     0.379     4.274       -         
un1_scounter_i_o2_0_1               Net          -        -       1.371     -           3         
un10_trig_prev_cry_7_c_RNITJQK8     SB_LUT4      I0       In      -         5.645       -         
un10_trig_prev_cry_7_c_RNITJQK8     SB_LUT4      O        Out     0.449     6.094       -         
N_8                                 Net          -        -       1.371     -           5         
sTrigCounter_RNO[2]                 SB_LUT4      I0       In      -         7.465       -         
sTrigCounter_RNO[2]                 SB_LUT4      O        Out     0.449     7.914       -         
sTrigCounter_RNO[2]                 Net          -        -       1.507     -           1         
sTrigCounter[2]                     SB_DFFSR     D        In      -         9.421       -         
==================================================================================================
Total path delay (propagation time + setup) of 9.526 is 2.307(24.2%) logic and 7.219(75.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:03s; Memory used current: 140MB peak: 143MB)


Finished timing report (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:03s; Memory used current: 140MB peak: 143MB)

---------------------------------------
Resource Usage Report for MATTY_MAIN_VHDL 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             6 uses
SB_CARRY        357 uses
SB_DFF          5 uses
SB_DFFE         185 uses
SB_DFFER        107 uses
SB_DFFES        4 uses
SB_DFFESR       1 use
SB_DFFNR        14 uses
SB_DFFR         145 uses
SB_DFFS         19 uses
SB_DFFSR        32 uses
SB_DFFSS        1 use
SB_GB           6 uses
SB_PLL40_2F_CORE  1 use
SB_PLL40_CORE   1 use
VCC             6 uses
SB_LUT4         637 uses

I/O ports: 69
I/O primitives: 69
SB_GB_IO       2 uses
SB_IO          67 uses

I/O Register bits:                  0
Register bits not including I/Os:   513 (14%)
Total load per clock:
   pll100M|PLLOUTCORE_derived_clock: 149
   pll128M2|PLLOUTCOREA_derived_clock: 309
   pll128M2|PLLOUTCOREB_derived_clock: 26
   MATTY_MAIN_VHDL|spi_sclk: 1
   clk: 1

@S |Mapping Summary:
Total  LUTs: 637 (18%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 637 = 637 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 30MB peak: 143MB)

Process took 0h:00m:03s realtime, 0h:00m:03s cputime
# Sun Feb 25 19:50:36 2018

###########################################################]


Synthesis exit by 0.
Current Implementation MATTY_Implmnt its sbt path: Z:/VM/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 11 seconds


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P04.dev" "Z:/VM/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt/MATTY.edf " "Z:/VM/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\netlist" "-pTQ144" "-yZ:/VM/iCE40HX8kLED/test/MATTY/MATTY/MATTY_pinout.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: Z:/VM/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt/MATTY.edf...
Parsing constraint file: Z:/VM/iCE40HX8kLED/test/MATTY/MATTY/MATTY_pinout.pcf ...
start to read sdc/scf file Z:/VM/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt/MATTY.scf
sdc_reader OK Z:/VM/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt/MATTY.scf
Stored edif netlist at Z:/VM/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\netlist\oadb-MATTY_MAIN_VHDL...
Warning: The terminal RAM_DATA_1[15]:D is driven by non-default constant value VCC
Warning: The terminal sDAC_data[12]:D is driven by non-default constant value VCC
Warning: The terminal sDAC_data[13]:D is driven by non-default constant value VCC

write Timing Constraint to Z:/VM/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt/Temp/sbt_temp.sdc
oaInterface::SaveDesign The master file does not exist
oaInterface::CloseDesign The master file does not exist

EDIF Parser succeeded
Top module is: MATTY_MAIN_VHDL

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P04.dev" "Z:/VM/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt/MATTY.edf " "Z:/VM/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\netlist" "-pTQ144" "-yZ:/VM/iCE40HX8kLED/test/MATTY/MATTY/MATTY_pinout.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: Z:/VM/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt/MATTY.edf...
Parsing constraint file: Z:/VM/iCE40HX8kLED/test/MATTY/MATTY/MATTY_pinout.pcf ...
start to read sdc/scf file Z:/VM/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt/MATTY.scf
sdc_reader OK Z:/VM/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt/MATTY.scf
Stored edif netlist at Z:/VM/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\netlist\oadb-MATTY_MAIN_VHDL...
Warning: The terminal RAM_DATA_1[15]:D is driven by non-default constant value VCC
Warning: The terminal sDAC_data[12]:D is driven by non-default constant value VCC
Warning: The terminal sDAC_data[13]:D is driven by non-default constant value VCC

write Timing Constraint to Z:/VM/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt/Temp/sbt_temp.sdc
oaInterface::SaveDesign The master file does not exist
oaInterface::CloseDesign The master file does not exist

EDIF Parser succeeded
Top module is: MATTY_MAIN_VHDL

EDF Parser run-time: 0 (sec)
edif parser succeed.
7:51:32 PM
