# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do DE1_SoC_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Alan/Documents/UW/EE371/lab4/search {C:/Users/Alan/Documents/UW/EE371/lab4/search/ram32x8.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:32:21 on Feb 25,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Alan/Documents/UW/EE371/lab4/search" C:/Users/Alan/Documents/UW/EE371/lab4/search/ram32x8.v 
# -- Compiling module ram32x8
# 
# Top level modules:
# 	ram32x8
# End time: 23:32:21 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Alan/Documents/UW/EE371/lab4/search {C:/Users/Alan/Documents/UW/EE371/lab4/search/binary_search_control.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:32:21 on Feb 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Alan/Documents/UW/EE371/lab4/search" C:/Users/Alan/Documents/UW/EE371/lab4/search/binary_search_control.sv 
# -- Compiling module binary_search_control
# 
# Top level modules:
# 	binary_search_control
# End time: 23:32:21 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Alan/Documents/UW/EE371/lab4/search {C:/Users/Alan/Documents/UW/EE371/lab4/search/binary_search.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:32:21 on Feb 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Alan/Documents/UW/EE371/lab4/search" C:/Users/Alan/Documents/UW/EE371/lab4/search/binary_search.sv 
# -- Compiling module binary_search
# -- Compiling module binary_search_testbench
# 
# Top level modules:
# 	binary_search_testbench
# End time: 23:32:21 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.binary_search_testbench
# vsim work.binary_search_testbench 
# Start time: 23:32:23 on Feb 25,2022
# Loading sv_std.std
# Loading work.binary_search_testbench
# Loading work.binary_search
# Loading work.ram32x8
# ** Error: (vsim-3033) C:/Users/Alan/Documents/UW/EE371/lab4/search/ram32x8.v(63): Instantiation of 'altsyncram' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /binary_search_testbench/bs/r File: C:/Users/Alan/Documents/UW/EE371/lab4/search/ram32x8.v
#         Searched libraries:
#             C:/Users/Alan/Documents/UW/EE371/lab4/search/simulation/modelsim/rtl_work
# Loading work.binary_search_control
# Error loading design
# End time: 23:32:23 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vsim work.binary_search_testbench -Lf altera_mf_ver
# vsim work.binary_search_testbench -Lf altera_mf_ver 
# Start time: 23:32:46 on Feb 25,2022
# Loading sv_std.std
# Loading work.binary_search_testbench
# Loading work.binary_search
# Loading work.ram32x8
# Loading altera_mf_ver.altsyncram
# Loading work.binary_search_control
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3015) C:/Users/Alan/Documents/UW/EE371/lab4/search/binary_search.sv(20): [PCDPC] - Port size (8) does not match connection size (32) for port 'data'. The port definition is at: C:/Users/Alan/Documents/UW/EE371/lab4/search/ram32x8.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /binary_search_testbench/bs/r File: C:/Users/Alan/Documents/UW/EE371/lab4/search/ram32x8.v
# ** Warning: (vsim-3015) C:/Users/Alan/Documents/UW/EE371/lab4/search/binary_search.sv(20): [PCDPC] - Port size (1) does not match connection size (32) for port 'wren'. The port definition is at: C:/Users/Alan/Documents/UW/EE371/lab4/search/ram32x8.v(44).
#    Time: 0 ps  Iteration: 0  Instance: /binary_search_testbench/bs/r File: C:/Users/Alan/Documents/UW/EE371/lab4/search/ram32x8.v
add wave -position end  sim:/binary_search_testbench/reset
add wave -position end  sim:/binary_search_testbench/clk
add wave -position end  sim:/binary_search_testbench/s
add wave -position end  sim:/binary_search_testbench/found
add wave -position end  sim:/binary_search_testbench/na
add wave -position end  sim:/binary_search_testbench/out
add wave -position end  sim:/binary_search_testbench/in
run -all
# ** Note: $stop    : C:/Users/Alan/Documents/UW/EE371/lab4/search/binary_search.sv(96)
#    Time: 2050 ps  Iteration: 1  Instance: /binary_search_testbench
# Break in Module binary_search_testbench at C:/Users/Alan/Documents/UW/EE371/lab4/search/binary_search.sv line 96
# End time: 23:32:59 on Feb 25,2022, Elapsed time: 0:00:13
# Errors: 0, Warnings: 2
