/* SPDX-License-Identifier: GPL-2.0-or-later */
#ifndef STELA_METAL_ABI_H
#define STELA_METAL_ABI_H

#include "compiler/nir/nir_builder.h"
#include "air_to_nir.h"

/* The Metal device's binding ABI as compiled shaders read it; the device
 * side is metal/binding.rs, whose tests check these values against its own.
 * Every pipeline's push constants hold the GPU address of each stage's
 * argument table, which holds Metal's buffer, texture and sampler slots.
 * Shaders read the push constants with load_push_constant, which the Vulkan
 * driver lowers through its pipeline layout, and everything else from global
 * memory. */
#define STELA_METAL_PUSH_BYTES 64u
#define STELA_METAL_PUSH_TABLES 0u
#define STELA_METAL_PUSH_ARGUMENTS 24u
#define STELA_METAL_PUSH_LOG 32u
#define STELA_METAL_PUSH_GRID 40u
#define STELA_METAL_PUSH_AMPLIFICATION 52u
#define STELA_METAL_PUSH_VIEW_MAPPING 56u
#define STELA_METAL_PUSH_AMPLIFICATIONS 60u

#define STELA_METAL_BUFFERS 31u
#define STELA_METAL_TEXTURES 128u
#define STELA_METAL_SAMPLERS 16u
#define STELA_METAL_TABLE_BUFFER_ADDRESSES 0u
#define STELA_METAL_TABLE_BUFFER_LENGTHS 248u
#define STELA_METAL_TABLE_TEXTURES 496u
#define STELA_METAL_TABLE_SAMPLERS 1520u
#define STELA_METAL_TABLE_ATTACHMENTS 1648u
/* A fragment table's pass's sample positions, STELA_AIR_SAMPLE_POSITIONS's
 * 16 bytes, and its uint sample count. */
#define STELA_METAL_TABLE_SAMPLE_POSITIONS 1712u
#define STELA_METAL_TABLE_SAMPLE_COUNT 1728u
/* A fragment table's render encoder blend color, four floats. */
#define STELA_METAL_TABLE_BLEND_COLOR 1744u
#define STELA_METAL_TABLE_IMAGEBLOCK 1760u
/* A fragment table's STELA_AIR_DEPTH_STENCIL and STELA_AIR_DEPTH_RANGE, a
 * uvec4 each, then the MTLResourceIDs of the pass's depth and stencil
 * copies, which a function testing them itself accesses. */
#define STELA_METAL_TABLE_DEPTH_STENCIL 1776u
#define STELA_METAL_TABLE_DEPTH_RANGE 1792u
#define STELA_METAL_TABLE_DEPTH_COPIES 1808u
/* A fragment table's STELA_AIR_DIRTY_TILES, a uvec4: the pass's stamp, zero
 * for none, and the color attachment whose working image's
 * STELA_METAL_DIRTY_LAYER takes it, then two zeros. */
#define STELA_METAL_TABLE_DIRTY 1824u
#define STELA_METAL_TABLE_BYTES 1840u
/* The side of the square tiles a two-plane working image's dirty layer
 * marks, its log2, and the layer: after the rendered layer and the planes'
 * mirror. A fragment stores the pass's stamp at its tile's texel there; a
 * load given the stamp (STELA_METAL_TEXELS_STAMP) converts only those
 * tiles, a workgroup each. */
#define STELA_METAL_DIRTY_TILE 64u
#define STELA_METAL_DIRTY_TILE_SHIFT 6u
#define STELA_METAL_DIRTY_LAYER 2u

/* MTLStageInRegionIndirectArguments, which a kernel with stage-in reads at
 * the push constants' arguments address: uint origin[3], then size[3]. */
#define STELA_METAL_STAGE_IN_ORIGIN 0u
#define STELA_METAL_STAGE_IN_SIZE 12u

/* AccumulateArguments and SelectArguments, which the internal kernels read
 * at the push constants' arguments address. */
#define STELA_METAL_ACCUMULATE_RESULTS 0u
#define STELA_METAL_ACCUMULATE_COUNT 8u
#define STELA_METAL_ACCUMULATE_STRIDE 12u
#define STELA_METAL_ACCUMULATE_RUNS 16u
#define STELA_METAL_ACCUMULATE_RUN_BYTES 16u
#define STELA_METAL_SELECT_RANGE 0u
#define STELA_METAL_SELECT_FLAGS 8u
#define STELA_METAL_SELECT_COUNT 16u
#define STELA_METAL_KERNEL_WORKGROUP 64u

/* TexelArguments (binding.rs), which the texel kernels read at the push
 * constants' arguments address: the buffer's address, the texel count and
 * its encoding (enum stela_metal_texel_encoding), the resource ID of a raw
 * storage view of the texture's level, the region's width and height, the
 * buffer's bytes per row and image, the region's origin and first layer in
 * the view, then for the two-plane extended-range encodings the address of
 * the alpha plane's first texel, or zero, its bytes per row, and the
 * pass's stamp (STELA_METAL_DIRTY_LAYER: nonzero, the region is the whole
 * image from its origin and thread n converts tile n / 64's column n % 64
 * where the dirty layer holds the stamp), and the
 * planes' mirror (STELA_METAL_TEXELS_MIRROR_*): the view's next layer
 * holds, per texel, the codes word and alpha byte the planes hold, which a
 * load compares to write only the texels that changed. */
#define STELA_METAL_TEXELS_BUFFER 0u
#define STELA_METAL_TEXELS_COUNT 8u
#define STELA_METAL_TEXELS_ENCODING 12u
#define STELA_METAL_TEXELS_IMAGE 16u
#define STELA_METAL_TEXELS_WIDTH 24u
#define STELA_METAL_TEXELS_HEIGHT 28u
#define STELA_METAL_TEXELS_ROW 32u
#define STELA_METAL_TEXELS_IMAGE_BYTES 36u
#define STELA_METAL_TEXELS_ORIGIN 40u
#define STELA_METAL_TEXELS_STAMP 52u
#define STELA_METAL_TEXELS_ALPHA 56u
#define STELA_METAL_TEXELS_ALPHA_ROW 64u
#define STELA_METAL_TEXELS_MIRROR 68u
#define STELA_METAL_TEXELS_BYTES 72u

/* What the two-plane encodings do with the planes' mirror
 * (STELA_METAL_TEXELS_MIRROR): nothing; every conversion writes it; or as
 * WRITE, and a load writes the planes only where the codes or alpha differ
 * from the mirror's, which holds what the planes do. */
#define STELA_METAL_TEXELS_MIRROR_NONE 0u
#define STELA_METAL_TEXELS_MIRROR_WRITE 1u
#define STELA_METAL_TEXELS_MIRROR_COMPARE 2u

/* The layouts a texture's image stores in place of its Metal format's
 * bytes (pixel_format.rs Encoding): the extended-range codes of BGR10_XR
 * and BGRA10_XR, linear or through the sRGB curve, as four half floats. */
enum stela_metal_texel_encoding {
   STELA_METAL_TEXELS_XR10 = 1,
   STELA_METAL_TEXELS_XR10_SRGB,
   STELA_METAL_TEXELS_XR10X4,
   STELA_METAL_TEXELS_XR10X4_SRGB,
   /* A 16-bit texel rotated right by one bit (A1BGR5 as A1R5G5B5). */
   STELA_METAL_TEXELS_ROTATED16,
   /* Two 8-bit channels padded with a zero and a one (RG8Unorm_sRGB as
    * R8G8B8A8_SRGB). */
   STELA_METAL_TEXELS_PADDED8X2,
   /* RGB10A8_2P_XR10 and its sRGB variant as four half floats: the buffer
    * holds the codes of BGR10_XR's word with its top two bits zero, and the
    * alpha plane, where the arguments name one, a byte of 8-bit alpha.
    * Loading converts the image's texels to them and, without a buffer,
    * writes the image's texels back as the values they read; storing
    * converts them to the image's, keeping its alpha without an alpha
    * plane. */
   STELA_METAL_TEXELS_XR10_PLANES,
   STELA_METAL_TEXELS_XR10_PLANES_SRGB,
};

/* The compressed formats the decode kernels expand into a texture's image
 * (pixel_format.rs Codec), in the TexelArguments encoding's low byte; its
 * next two bytes hold the block's width and height in texels. The buffer
 * holds the region's blocks at the bytes per row and image of their block
 * rows. Each decodes to the raw texel of its image's format: ETC2 and
 * EAC RGBA8 to 8-bit RGBA, EAC R11 and RG11 to 16-bit unorm or snorm. */
enum stela_metal_block_codec {
   STELA_METAL_BLOCKS_ETC2_RGB8 = 1,
   STELA_METAL_BLOCKS_ETC2_RGB8A1,
   STELA_METAL_BLOCKS_EAC_RGBA8,
   STELA_METAL_BLOCKS_EAC_R11,
   STELA_METAL_BLOCKS_EAC_R11_SNORM,
   STELA_METAL_BLOCKS_EAC_RG11,
   STELA_METAL_BLOCKS_EAC_RG11_SNORM,
   /* PVRTC1 at 4 and 2 bits per texel, to 8-bit RGBA. A level's blocks are
    * in Morton order and each texel blends the four nearest, wrapping, so
    * the region is always a whole level. */
   STELA_METAL_BLOCKS_PVRTC_4BPP,
   STELA_METAL_BLOCKS_PVRTC_2BPP,
   /* ASTC LDR as Apple decodes it: linear blocks to the top 12 bits of the
    * Khronos UNORM16 result, which a 16-bit RGBA texel holds widened, and
    * sRGB ones to 8-bit RGBA. An HDR endpoint mode's partition, an HDR or
    * malformed void extent and every illegal block read the error color,
    * opaque magenta. */
   STELA_METAL_BLOCKS_ASTC,
   STELA_METAL_BLOCKS_ASTC_SRGB,
   /* ASTC HDR to four half floats: HDR endpoint modes' logarithmic channels
    * through the Khronos curve, LDR channels' UNORM16 values divided, and a
    * void extent's half floats, or its UNORM16 values divided. */
   STELA_METAL_BLOCKS_ASTC_HDR,
};

/* ReorderArguments (binding.rs), which the reorder blocks kernel reads at
 * the push constants' arguments address: the address of a region's first
 * block in a buffer of rows of blocks, the address of a PVRTC level's
 * blocks in their Morton order, the region's block count, whether the
 * copy runs into the buffer (else into the level), the level's columns
 * and rows of blocks, the region's first column and row, its width in
 * blocks and the buffer's bytes per row. */
#define STELA_METAL_REORDER_ROWS 0u
#define STELA_METAL_REORDER_LEVEL 8u
#define STELA_METAL_REORDER_COUNT 16u
#define STELA_METAL_REORDER_TO_ROWS 20u
#define STELA_METAL_REORDER_COLUMNS 24u
#define STELA_METAL_REORDER_LEVEL_ROWS 28u
#define STELA_METAL_REORDER_ORIGIN 32u
#define STELA_METAL_REORDER_WIDTH 40u
#define STELA_METAL_REORDER_ROW_BYTES 44u
#define STELA_METAL_REORDER_BYTES 48u

/* AverageArguments (binding.rs), which the average samples kernel reads at
 * the push constants' arguments address: the resource IDs of raw storage
 * views of a multisampled attachment and of its resolve texture, the texel
 * count, the attachment's format (enum stela_metal_average_format), its
 * width and height, its samples per texel, and for a stencil resolve
 * following the depth resolve, the ID of the depth samples' storage copy. */
#define STELA_METAL_AVERAGE_SOURCE 0u
#define STELA_METAL_AVERAGE_DESTINATION 8u
#define STELA_METAL_AVERAGE_COUNT 16u
#define STELA_METAL_AVERAGE_FORMAT 20u
#define STELA_METAL_AVERAGE_WIDTH 24u
#define STELA_METAL_AVERAGE_HEIGHT 28u
#define STELA_METAL_AVERAGE_SAMPLES 32u
#define STELA_METAL_AVERAGE_DEPTH 40u
#define STELA_METAL_AVERAGE_BYTES 48u

/* The formats an attachment renders through its raw texels in, which the
 * average samples kernel resolves: R8Unorm_sRGB and ABGR4Unorm's Vulkan
 * layouts. */
enum stela_metal_average_format {
   STELA_METAL_AVERAGE_R8_SRGB = 1,
   STELA_METAL_AVERAGE_R4G4B4A4_UNORM,
};

/* A stencil resolve following a min or max depth resolve, which Vulkan does
 * not have: each texel takes the stencil of the first sample holding the
 * least depth, or with FOLLOW_MAX the greatest. The source and destination
 * are R8 copies of the stencil samples and of the resolve texture's stencil;
 * the format's low bits are the depth copy's enum stela_air_depth_format. */
#define STELA_METAL_AVERAGE_FOLLOW_DEPTH 0x10u
#define STELA_METAL_AVERAGE_FOLLOW_MAX 0x20u
#define STELA_METAL_AVERAGE_DEPTH_FORMAT_MASK 0xfu

/* ResolveArguments, which the resolve kernels read at the push constants'
 * arguments address: the 64-bit addresses of an indirect command buffer
 * (its header), of its execution range (uint location, length), of the
 * sequences, counts and argument tables the kernel writes, and of the
 * pipeline classes' static vertex strides (uint [classes][buffers], zero
 * for none); the uint thread count, command of thread 0, slot count, flags
 * and class count, and the float factor scale of patch draws the CPU
 * encoded (flag SCALES: the pipeline also scales those a shader encoded);
 * the encoder's push constants, and its vertex buffers as
 * a sequence binds them; then the slots (uint class, action and
 * MTLPrimitiveType, and padding). Dispatches read neither counts, strides,
 * classes, vertex buffers nor slots. */
#define STELA_METAL_RESOLVE_HEADER 0u
#define STELA_METAL_RESOLVE_RANGE 8u
#define STELA_METAL_RESOLVE_SEQUENCES 16u
#define STELA_METAL_RESOLVE_COUNTS 24u
#define STELA_METAL_RESOLVE_TABLES 32u
#define STELA_METAL_RESOLVE_STRIDES 40u
#define STELA_METAL_RESOLVE_COUNT 48u
#define STELA_METAL_RESOLVE_FIRST 52u
#define STELA_METAL_RESOLVE_SLOT_COUNT 56u
#define STELA_METAL_RESOLVE_FLAGS 60u
#define STELA_METAL_RESOLVE_CLASS_COUNT 64u
#define STELA_METAL_RESOLVE_FACTOR_SCALE 68u
#define STELA_METAL_RESOLVE_PUSH 72u
#define STELA_METAL_RESOLVE_VERTEX_BUFFERS 144u
#define STELA_METAL_RESOLVE_SLOTS 640u
#define STELA_METAL_RESOLVE_SLOT_BYTES 16u
#define STELA_METAL_RESOLVE_INHERIT_PIPELINE 1u
#define STELA_METAL_RESOLVE_INHERIT_BUFFERS 2u
#define STELA_METAL_RESOLVE_SCALES 4u

/* One command's device-generated sequence, which each indirect commands
 * layout reads at its own token offsets: the uint execution set index and
 * the push constants, then a render command's
 * VkBindIndexBufferIndirectCommandEXT, a
 * VkBindVertexBufferIndirectCommandEXT per vertex buffer index, a
 * VkDrawIndirectCommand and a VkDrawIndexedIndirectCommand, and the
 * TessellationArguments a patch draw's push constants' arguments address,
 * or a compute
 * command's VkDispatchIndirectCommand and the DispatchArguments its push
 * constants' arguments address. */
#define STELA_METAL_SEQUENCE_PIPELINE 0u
#define STELA_METAL_SEQUENCE_PUSH 8u
#define STELA_METAL_SEQUENCE_INDEX_BUFFER 72u
#define STELA_METAL_SEQUENCE_VERTEX_BUFFERS 88u
#define STELA_METAL_SEQUENCE_VERTEX_BUFFER_BYTES 16u
#define STELA_METAL_SEQUENCE_DRAW 584u
#define STELA_METAL_SEQUENCE_DRAW_INDEXED 600u
#define STELA_METAL_SEQUENCE_DISPATCH 72u
#define STELA_METAL_SEQUENCE_DISPATCH_ARGUMENTS 96u
#define STELA_METAL_SEQUENCE_TESSELLATION 624u
#define STELA_METAL_SEQUENCE_BYTES 816u

/* indirect/record.rs RecordLayout: a GPU-resident indirect command buffer
 * at its gpuResourceID. A header of uint words leads: the record stride and
 * count, the record offsets of the two buffer tables (vertex and fragment,
 * or kernel), their slot counts, the record offset and count of the
 * words (vertex strides, zero for the pipeline's, or threadgroup memory
 * lengths), and of a compute record's kernel buffer attribute strides.
 * Records follow the header. Each opens with its uint action,
 * uint barrier flag and 64-bit pipeline handle; render records then hold
 * their vertex or index count, instance count, first vertex, base vertex,
 * base instance and MTLPrimitiveType, then the index buffer's 64-bit address,
 * uint byte length and MTLIndexType; patch records, which draw as points,
 * the patch count, instance count, patch start, control points per patch,
 * base instance and a zero primitive type, then the control point indices'
 * 64-bit address and uint byte length, the factors' uint instance stride,
 * the patch indices' and factors' 64-bit addresses, their uint byte
 * lengths, and the float factor scale with a uint flag that the command
 * gave it, else the encoder's applies; compute records the uint grid and
 * threadgroup size, and the stage-in region's origin, size and set flag. A
 * table holds its slots' 64-bit addresses, then their 64-bit lengths. */
#define STELA_METAL_INDIRECT_HEADER_BYTES 64u
#define STELA_METAL_INDIRECT_STRIDE 0u
#define STELA_METAL_INDIRECT_COUNT 4u
#define STELA_METAL_INDIRECT_TABLES 8u
#define STELA_METAL_INDIRECT_TABLE_SLOTS 16u
#define STELA_METAL_INDIRECT_WORDS 24u
#define STELA_METAL_INDIRECT_WORD_COUNT 28u
#define STELA_METAL_INDIRECT_STRIDES 32u
#define STELA_METAL_INDIRECT_STRIDE_COUNT 36u
#define STELA_METAL_RECORD_ACTION 0u
#define STELA_METAL_RECORD_BARRIER 4u
#define STELA_METAL_RECORD_PIPELINE 8u
#define STELA_METAL_RECORD_VERTICES 16u
#define STELA_METAL_RECORD_INSTANCES 20u
#define STELA_METAL_RECORD_FIRST_VERTEX 24u
#define STELA_METAL_RECORD_BASE_VERTEX 28u
#define STELA_METAL_RECORD_BASE_INSTANCE 32u
#define STELA_METAL_RECORD_PRIMITIVE 36u
#define STELA_METAL_RECORD_INDEX_ADDRESS 40u
#define STELA_METAL_RECORD_INDEX_LENGTH 48u
#define STELA_METAL_RECORD_INDEX_TYPE 52u
#define STELA_METAL_RECORD_CONTROL_POINTS 28u
#define STELA_METAL_RECORD_CONTROL_POINT_INDICES 40u
#define STELA_METAL_RECORD_CONTROL_POINT_INDEX_LENGTH 48u
#define STELA_METAL_RECORD_INSTANCE_STRIDE 52u
#define STELA_METAL_RECORD_PATCH_INDICES 56u
#define STELA_METAL_RECORD_FACTORS 64u
#define STELA_METAL_RECORD_PATCH_INDEX_LENGTH 72u
#define STELA_METAL_RECORD_FACTOR_LENGTH 76u
#define STELA_METAL_RECORD_FACTOR_SCALE 80u
#define STELA_METAL_RECORD_SCALED 84u
#define STELA_METAL_RECORD_GRID 16u
#define STELA_METAL_RECORD_THREADS 28u
#define STELA_METAL_RECORD_STAGE_IN_ORIGIN 40u
#define STELA_METAL_RECORD_STAGE_IN_SIZE 52u
#define STELA_METAL_RECORD_STAGE_IN 64u
#define STELA_METAL_RECORD_DRAW 1u
#define STELA_METAL_RECORD_DRAW_INDEXED 2u
#define STELA_METAL_RECORD_DRAW_PATCHES 3u
#define STELA_METAL_RECORD_DRAW_INDEXED_PATCHES 4u
#define STELA_METAL_RECORD_DISPATCH 1u
#define STELA_METAL_RECORD_DISPATCH_THREADS 2u
/* The high half of a compute pipeline's handle; its low half is its index
 * in the compute execution set. */
#define STELA_METAL_RECORD_COMPUTE_PIPELINES 0xffffffffu
/* A buffer a shader binds in a record comes without a length; the record
 * bounds it at the most a 32-bit length states. */
#define STELA_METAL_RECORD_UNBOUNDED 0xffffffffu

/* binding.rs DispatchArguments, which a dynamic kernel reads at the push
 * constants' arguments address: the stage-in region's origin and size,
 * where a stage-in kernel's arguments hold them, then the threadgroup's
 * shape and each threadgroup buffer's offset in threadgroup memory, by
 * Metal index, then each buffer's attribute stride, which a stage-in
 * layout of a dynamic stride reads, then a tile dispatch's
 * STELA_AIR_TILE. */
#define STELA_METAL_DISPATCH_REGION 0u
#define STELA_METAL_DISPATCH_SHAPE 24u
#define STELA_METAL_DISPATCH_OFFSETS 36u
#define STELA_METAL_DISPATCH_STRIDES 160u
#define STELA_METAL_DISPATCH_TILE 288u
#define STELA_METAL_DISPATCH_BYTES 304u

/* TessellationArguments, which a patch draw's stages read at the push
 * constants' arguments address. Bindings are (address, length); the draw's
 * control points per patch follow the factor scale, then a uint stride per
 * vertex buffer, bound with setVertexBuffer:offset:attributeStride:. */
#define STELA_METAL_TESSELLATION_FACTORS 0u
#define STELA_METAL_TESSELLATION_PATCH_INDICES 16u
#define STELA_METAL_TESSELLATION_CONTROL_POINT_INDICES 32u
#define STELA_METAL_TESSELLATION_INSTANCE_STRIDE 48u
#define STELA_METAL_TESSELLATION_FACTOR_SCALE 52u
#define STELA_METAL_TESSELLATION_CONTROL_POINTS 56u
#define STELA_METAL_TESSELLATION_STRIDES 60u
#define STELA_METAL_TESSELLATION_BYTES 184u

/* Descriptor set 0 is the device's bindless heap: one array per
 * binding.rs HeapArray, indexed by the halves of a texture's or sampler's
 * MTLResourceID. A texture's low half names its sampled image or uniform
 * texel buffer, its high half its storage texel buffer or storage images, one
 * per level from the index below STELA_METAL_LEVEL_SHIFT, whose bits from
 * there count them less one; a sampler's low half names its float-border
 * sampler, its high half its integer-border twin, with STELA_METAL_SAMPLER_NEVER
 * set when the sampler compares with Never. */
#define STELA_METAL_HEAP_SET 0u
#define STELA_METAL_LEVEL_SHIFT 27u
/* A texture view pool entry's ID sets this bit of its high half, which no
 * texture's level count reaches; below it is the address over 8 of the word
 * in the pool's buffer that holds the entry's view's ID. */
#define STELA_METAL_POOL_VIEW 0x80000000u
/* A texture whose storage images hold an sRGB format's texels through its
 * linear twin sets this bit of its high half, below which lie storage
 * indices: shaders encode the color channels they write and decode those
 * they read. */
#define STELA_METAL_SRGB_STORAGE 0x04000000u
/* A texture's bicubic filter class (enum stela_air_filter_class) sits in
 * these bits of its high half, below the sRGB flag and above its storage
 * indices. */
#define STELA_METAL_FILTER_CLASS_SHIFT 24u
/* A two-plane texture's second plane and whether it holds chroma (enum
 * stela_air_planes) sit in the three bits of its high half from here, below
 * its filter class and above its storage indices; its sampled descriptor
 * is its first plane's, followed by its second's. The two bits below,
 * storage index bits a two-plane texture leaves free, say whether its
 * components are 10-bit and whether its chroma is video range. */
#define STELA_METAL_PLANES_SHIFT 21u
/* The chroma flag of those three bits on a texture of one plane: its storage
 * images hold a two-plane extended-range format's half floats, which shaders
 * hold to the format's codes and 8-bit alpha as they write, through the sRGB
 * curve where STELA_METAL_SRGB_STORAGE is also set (it then does not
 * encode). */
#define STELA_METAL_EXTENDED_STORAGE 0x00800000u
#define STELA_METAL_SAMPLER_NEVER 0x80000000u
/* A sampler Metal filters bicubically sets STELA_METAL_SAMPLER_CUBIC in its
 * high half, with STELA_METAL_SAMPLER_MIPPED when it selects mip levels; a
 * sampler that takes pixel coordinates sets STELA_METAL_SAMPLER_PIXELS. Its
 * integer twin's index lies below them. */
#define STELA_METAL_SAMPLER_CUBIC 0x40000000u
#define STELA_METAL_SAMPLER_MIPPED 0x20000000u
#define STELA_METAL_SAMPLER_PIXELS 0x10000000u
enum stela_metal_heap_array {
   STELA_METAL_HEAP_SAMPLED_IMAGES,
   STELA_METAL_HEAP_STORAGE_IMAGES,
   STELA_METAL_HEAP_SAMPLERS,
   STELA_METAL_HEAP_UNIFORM_TEXEL_BUFFERS,
   STELA_METAL_HEAP_STORAGE_TEXEL_BUFFERS,
};

/* binding.rs TableSlot: the push-constant table a stage reads. */
enum stela_metal_table {
   STELA_METAL_TABLE_PRIMARY, /* Vertex, kernel and object functions. */
   STELA_METAL_TABLE_FRAGMENT,
   STELA_METAL_TABLE_MESH,
};

/* The binding_data of the stela_metal_bind_* callbacks. */
struct stela_metal_stage {
   enum stela_metal_table table;
};

/* The 64-bit address of the stage's argument table. */
nir_def *stela_metal_load_table(nir_builder *b, enum stela_metal_table table);

/* stela_air_load_device_value over the push constants. */
nir_def *stela_metal_load_device_value(nir_builder *b, enum stela_air_device_value value,
                                       void *stage);

/* stela_air_threadgroup_offset over the DispatchArguments. Refuses
 * indices past the table. */
nir_def *stela_metal_threadgroup_offset(nir_builder *b, const struct stela_air_buffer *buffer,
                                        void *stage);

/* stela_air_bind_buffer over the argument table: the bound address of the
 * buffer at Metal index buffer->index. Refuses indices past the table. */
nir_def *stela_metal_bind_buffer(nir_builder *b, const struct stela_air_buffer *buffer,
                                 void *stage);

/* stela_air_bind_texture over the argument table and the heap: the heap
 * element the texture's MTLResourceID names, of the level for a storage
 * image, or the null descriptor for a level past the texture's; a cube's
 * faces are the sampled image after its own. Refuses indices past the
 * table. */
nir_deref_instr *stela_metal_bind_texture(nir_builder *b, const struct stela_air_texture *texture,
                                          const struct glsl_type *type, bool faces,
                                          nir_def *level, void *stage);

/* stela_air_bind_attachment: the texture the table holds for the color
 * attachment. */
nir_deref_instr *stela_metal_bind_attachment(nir_builder *b, unsigned location,
                                             const struct glsl_type *type, void *stage);

/* stela_air_bind_depth_stencil: the storage image of the copy the table
 * holds. */
nir_deref_instr *stela_metal_bind_depth_stencil(nir_builder *b, bool stencil,
                                                const struct glsl_type *type, void *stage);

/* stela_air_texture_query: the count the texture's MTLResourceID carries. */
nir_def *stela_metal_texture_levels(nir_builder *b, const struct stela_air_texture *texture,
                                    nir_def *id, void *stage);

/* stela_air_texture_query: whether the texture's MTLResourceID is the null one. */
nir_def *stela_metal_texture_null(nir_builder *b, const struct stela_air_texture *texture,
                                  nir_def *id, void *stage);

/* stela_air_texture_query: whether the texture's MTLResourceID carries
 * STELA_METAL_SRGB_STORAGE without STELA_METAL_EXTENDED_STORAGE. */
nir_def *stela_metal_texture_srgb_storage(nir_builder *b, const struct stela_air_texture *texture,
                                          nir_def *id, void *stage);

/* stela_air_texture_query: the texture's enum stela_air_extended_storage,
 * from STELA_METAL_EXTENDED_STORAGE on a texture of one plane and
 * STELA_METAL_SRGB_STORAGE. */
nir_def *stela_metal_texture_extended_storage(nir_builder *b,
                                              const struct stela_air_texture *texture,
                                              nir_def *id, void *stage);

/* stela_air_texture_query: the second plane (enum stela_air_planes) the
 * texture's MTLResourceID carries, zero for one plane. */
nir_def *stela_metal_texture_planes(nir_builder *b, const struct stela_air_texture *texture,
                                    nir_def *id, void *stage);

/* stela_air_texture_query: the filter class the texture's MTLResourceID
 * carries. */
nir_def *stela_metal_texture_filter_class(nir_builder *b, const struct stela_air_texture *texture,
                                          nir_def *id, void *stage);

/* stela_air_sampler_query: the stela_air_sampler_filter bits of the flags
 * the sampler's MTLResourceID carries. */
nir_def *stela_metal_sampler_filter(nir_builder *b, const struct stela_air_sampler *sampler,
                                    nir_def *id, void *stage);

/* stela_air_sampler_query: whether the sampler's MTLResourceID carries
 * STELA_METAL_SAMPLER_NEVER. */
nir_def *stela_metal_sampler_never(nir_builder *b, const struct stela_air_sampler *sampler,
                                   nir_def *id, void *stage);

/* stela_air_bind_sampler likewise, of the sampler's float- or integer-border
 * descriptor. */
nir_deref_instr *stela_metal_bind_sampler(nir_builder *b, const struct stela_air_sampler *sampler,
                                          bool integer, void *stage);

/* stela_air_resource_id over the argument table: the MTLResourceID in an
 * array argument's slot for element, or ID zero, the null descriptors, for an
 * element past the array. Refuses arrays past the table. */
nir_def *stela_metal_resource_id(nir_builder *b, const struct stela_air_texture *texture,
                                 const struct stela_air_sampler *sampler, nir_def *element,
                                 void *stage);

/* stela_air_texture_view_word: whether an ID is a view pool entry's, whose
 * word holds its view's ID. */
nir_def *stela_metal_texture_view_word(nir_builder *b, nir_def *id, nir_def **address,
                                       void *stage);

/* stela_air_bind_texture_id and stela_air_bind_sampler_id: the heap element
 * a loaded MTLResourceID names, as for an argument table's. */
nir_deref_instr *stela_metal_bind_texture_id(nir_builder *b, nir_def *id,
                                             const struct glsl_type *type, bool faces,
                                             nir_def *level, void *stage);
nir_deref_instr *stela_metal_bind_sampler_id(nir_builder *b, nir_def *id, bool integer,
                                             void *stage);

/* stela_air_command_count and stela_air_encode_command over the records of
 * a GPU-resident indirect command buffer, whose gpuResourceID is their
 * address. Commands past the buffer and slots past their tables write
 * nothing, and copies need records of one stride. */
nir_def *stela_metal_command_count(nir_builder *b, nir_def *buffer, void *stage);
bool stela_metal_encode_command(nir_builder *b, const struct stela_air_command *command,
                                struct stela_air_command_encoding *encoding, void *stage);

/* The device's internal kernels, entry point "main", in workgroups of
 * STELA_METAL_KERNEL_WORKGROUP threads. Options may be NULL: the Vulkan
 * driver supplies its own when it compiles them. The caller frees the shader
 * with ralloc_free once its pipeline exists. */

/* Thread n sums run n of the AccumulateArguments: the count 64-bit results
 * at results[first + j * stride], stored to the run's destination. */
nir_shader *stela_metal_accumulate_kernel(const nir_shader_compiler_options *options);

/* Thread n below count writes the 32-bit flags[n]: 1 when the execution range
 * (uint location, length) at range holds command n, else 0. */
nir_shader *stela_metal_select_kernel(const nir_shader_compiler_options *options);

/* Thread n resolves command first + n of a GPU-resident render indirect
 * command buffer per the ResolveArguments. When the execution range holds
 * the command, it writes the command's sequence n, whose argument tables
 * are tables 2n and 2n + 1 (the encoder's, with the record's buffers)
 * unless the buffer inherits buffers. Its count per slot,
 * counts[n * slots + slot], is 1 when the range holds the command and the
 * slot is the command's pipeline class, action and primitive type, else 0.
 * Commands of a buffer that inherits pipeline state are class 0; others
 * are their pipeline handle's. */
nir_shader *stela_metal_resolve_draws_kernel(const nir_shader_compiler_options *options);

/* Thread n resolves command first + n of a GPU-resident compute indirect
 * command buffer per the ResolveArguments into sequence n: the encoder's
 * push constants with argument table 2n (the encoder's kernel table, with
 * the record's buffers) unless the buffer inherits buffers, the dispatch's
 * grid for dispatchThreads, and the address of the sequence's
 * DispatchArguments, which hold the record's stage-in region, its
 * threadgroup shape, and its threadgroup memory lengths' running sums,
 * each rounded up to 16 bytes, as offsets. Its dispatch is the record's
 * threadgroups, or the threadgroups that cover its threads, when the range
 * holds the command and it dispatches with its buffer's inherited pipeline
 * or a compute pipeline's handle, whose index it writes; else it
 * dispatches no threadgroups with execution set index 0. */
nir_shader *stela_metal_resolve_dispatches_kernel(const nir_shader_compiler_options *options);

/* Thread n converts texel n of the TexelArguments' region, counted along
 * rows, then rows, then images: the store kernel from the buffer's Metal
 * bytes into the image's stored texel, the load kernel back. */
nir_shader *stela_metal_store_texels_kernel(const nir_shader_compiler_options *options);
nir_shader *stela_metal_load_texels_kernel(const nir_shader_compiler_options *options);

/* Thread n resolves texel n of the AverageArguments' attachment, counted
 * along rows, then rows, then layers: the mean of its samples' values,
 * decoded and encoded by the format, as Metal's resolve stores. */
nir_shader *stela_metal_average_samples_kernel(const nir_shader_compiler_options *options);

/* Thread n decodes texel n of the TexelArguments' region, counted along
 * rows, then rows, then images, from the buffer's ETC2 or EAC blocks into
 * the image's raw texel. */
nir_shader *stela_metal_decode_etc_kernel(const nir_shader_compiler_options *options);

/* The raw texel at x and y of an ETC2 or EAC block of codec (enum
 * stela_metal_block_codec): words holds the block's little-endian 32-bit
 * words, of which an 8-byte block's are the first two. */
nir_def *stela_metal_decode_etc(nir_builder *b, nir_def *words, nir_def *x, nir_def *y,
                                nir_def *codec);

/* Thread n decodes texel n of the TexelArguments' level, counted along
 * rows, then rows, from the buffer's PVRTC blocks into the image's raw
 * texel. */
nir_shader *stela_metal_decode_pvrtc_kernel(const nir_shader_compiler_options *options);

/* Thread n copies block n of the ReorderArguments' region, counted along
 * rows, between the buffer's rows of blocks and the PVRTC level's Morton
 * order. */
/* An ASTC block's texel at x, y of its block_width x block_height texels:
 * four 16-bit channels, UNORM or with hdr_texture half floats, packed in
 * two words, or for sRGB four 8-bit ones in one (enum
 * stela_metal_block_codec). */
nir_def *stela_metal_decode_astc(nir_builder *b, nir_def *words, nir_def *x, nir_def *y,
                                 nir_def *block_width, nir_def *block_height, nir_def *srgb,
                                 nir_def *hdr_texture);
nir_shader *stela_metal_decode_astc_kernel(const nir_shader_compiler_options *options);
nir_shader *stela_metal_reorder_blocks_kernel(const nir_shader_compiler_options *options);

/* The raw texel at x and y of a level of PVRTC blocks of codec, columns
 * by rows blocks of powers of two, at the 64-bit address blocks. */
nir_def *stela_metal_decode_pvrtc(nir_builder *b, nir_def *blocks, nir_def *columns,
                                  nir_def *rows, nir_def *x, nir_def *y, nir_def *codec);

/* MTLTessellationPartitionMode, MTLTessellationFactorStepFunction and
 * MTLWinding, in their raw values. */
enum stela_metal_partition {
   STELA_METAL_PARTITION_POW2,
   STELA_METAL_PARTITION_INTEGER,
   STELA_METAL_PARTITION_FRACTIONAL_ODD,
   STELA_METAL_PARTITION_FRACTIONAL_EVEN,
};
enum stela_metal_factor_step {
   STELA_METAL_FACTOR_STEP_CONSTANT,
   STELA_METAL_FACTOR_STEP_PER_PATCH,
   STELA_METAL_FACTOR_STEP_PER_INSTANCE,
   STELA_METAL_FACTOR_STEP_PER_PATCH_AND_PER_INSTANCE,
};
enum stela_metal_winding {
   STELA_METAL_WINDING_CLOCKWISE,
   STELA_METAL_WINDING_COUNTER_CLOCKWISE,
};

/* A tessellated pipeline's fixed tessellation properties. */
struct stela_metal_tessellation {
   bool quad; /* Quad patches; triangle patches otherwise. */
   enum stela_metal_partition partition;
   unsigned max_factor; /* maxTessellationFactor, even. */
   enum stela_metal_factor_step step;
   enum stela_metal_winding winding;
   /* Bytes of each control point index of indexed patch draws, 2 or 4;
    * zero for patch draws without control point indices. */
   unsigned control_point_index_bytes;
   /* tessellationFactorScaleEnabled: the control stage scales factors by
    * its arguments' scale; without it, by one. */
   bool scales;
};

/* The stages a tessellated pipeline runs ahead of its post-tessellation
 * vertex function, which becomes the evaluation stage. Each patch is one
 * single-point patch-list vertex numbered by the draw's patch number. The
 * vertex stage passes (vertex index, instance index, base instance) on in
 * VAR0; the instance index includes the base instance, as Metal's
 * instance_id does. The control stage maps the patch number through the
 * patch index buffer to the patch ID, reads the patch's
 * MTL{Triangle,Quad}TessellationFactorsHalf by the step function, takes each
 * through stela_metal_tessellation_factor and emits them with (patch ID,
 * instance index, base instance) in PATCH0, which the evaluation stage reads
 * as its STELA_AIR_PATCH_IDS. A patch whose
 * patch index or factors lie outside their buffers is culled with zero
 * factors, as are patches Metal culls: those with a zero, negative or NaN
 * edge factor. Entry points "main"; options may be NULL. */
nir_shader *stela_metal_tessellation_vertex(const nir_shader_compiler_options *options);
nir_shader *stela_metal_tessellation_control(const nir_shader_compiler_options *options,
                                             const struct stela_metal_tessellation *tessellation);

/* Stage-in attributes that shaders fetch from buffers themselves: a post-
 * tessellation vertex function's control points and per-patch data, and a
 * kernel's stage-in. format is an MTLVertexFormat's raw value. An attribute
 * reads as Metal's shaders see it: four 32-bit lanes, floats for normalized,
 * half and float formats and integers for the others, with the lanes the
 * format lacks filled from (0, 0, 0, 1). */

/* The attribute's bytes, or zero for a value that names no format. */
unsigned stela_metal_vertex_format_bytes(unsigned format);
/* Whether the attribute reads as integers. */
bool stela_metal_vertex_format_integer(unsigned format);
/* The attribute in words: the 32-bit words holding its bytes, the first in
 * the low bits of the first word. */
nir_def *stela_metal_decode_attribute(nir_builder *b, nir_def *words, unsigned format);
/* The attribute at the 32-bit byte offset from base, a 4-byte aligned
 * address, read in whole words. Reads with words past the 32-bit bound
 * read zero words. */
nir_def *stela_metal_fetch_attribute(nir_builder *b, nir_def *base, nir_def *offset, nir_def *bound,
                                     unsigned format);

/* MTLStepFunction. */
enum stela_metal_step {
   STELA_METAL_STEP_CONSTANT,
   STELA_METAL_STEP_PER_VERTEX,
   STELA_METAL_STEP_PER_INSTANCE,
   STELA_METAL_STEP_PER_PATCH,
   STELA_METAL_STEP_PER_PATCH_CONTROL_POINT,
   STELA_METAL_STEP_THREAD_POSITION_IN_GRID_X,
   STELA_METAL_STEP_THREAD_POSITION_IN_GRID_Y,
   STELA_METAL_STEP_THREAD_POSITION_IN_GRID_X_INDEXED,
   STELA_METAL_STEP_THREAD_POSITION_IN_GRID_Y_INDEXED,
};
/* A stage-in attribute: its MTLVertexFormat, zero for an attribute the
 * layout lacks, its byte offset in each element and its buffer's index. */
struct stela_metal_stage_in_attribute {
   uint32_t format, offset, buffer;
};
/* A buffer's elements: their stride, or STELA_METAL_STRIDE_DYNAMIC, and
 * the step function and rate that select one. */
struct stela_metal_stage_in_layout {
   uint32_t stride, step, rate;
};
#define STELA_METAL_STRIDE_DYNAMIC UINT32_MAX
/* A stage-in layout by attribute and buffer index: an MTLVertexDescriptor
 * or MTLStageInputOutputDescriptor, whose indexed steps read the index
 * buffer at index_buffer of index_bytes, 2 or 4, indices. Offsets and
 * strides are multiples of four; a kernel's dynamic strides are its
 * dispatch's (STELA_METAL_DISPATCH_STRIDES). */
struct stela_metal_stage_in {
   struct stela_metal_stage_in_attribute attributes[AIR_MAX_VERTEX_ATTRIBUTES];
   struct stela_metal_stage_in_layout layouts[STELA_METAL_BUFFERS];
   uint32_t index_bytes, index_buffer;
};

/* A post-tessellation vertex function's attribute at location, as
 * stela_air_fetch_attribute reads it, from the vertex buffer of its layout
 * in the primary argument table. The step function selects the element:
 * the patch ID or instance index over the rate, the first element, or the
 * control point `point` of the patch, through the draw's control point
 * indices when it has them; a patch with no point reads only the others.
 * Elements past the bound buffer read zero, as do control point indices
 * past theirs. NULL when the layout does not provide the attribute so. */
nir_def *stela_metal_fetch_patch_attribute(nir_builder *b, const struct stela_metal_stage_in *stage_in,
                                           const struct stela_metal_tessellation *tessellation,
                                           unsigned location, nir_def *ids, nir_def *point,
                                           bool integer);

/* A kernel's attribute at location, as stela_air_fetch_attribute reads it
 * at the thread's position in the grid, from the buffer of its layout in
 * the primary argument table. The step function selects the element: the
 * stage-in region's origin plus the position over the rate on the step's
 * axis, through the index buffer for indexed steps, or the first. Threads
 * outside the region read zero, as do elements past the bound buffer and
 * indices past theirs. NULL when the layout does not provide the attribute
 * so. */
nir_def *stela_metal_fetch_stage_in(nir_builder *b, const struct stela_metal_stage_in *stage_in,
                                    unsigned location, nir_def *position, bool integer);

/* One 32-bit Metal factor as Vulkan's tessellator takes it: scaled, clamped
 * to the maximum factor (less one for fractional-odd partitions) and, for
 * pow2 partitions, rounded up to a power of two. Zero, negative and NaN
 * factors pass through unchanged. */
nir_def *stela_metal_tessellation_factor(nir_builder *b, nir_def *factor, nir_def *scale,
                                         const struct stela_metal_tessellation *tessellation);

#endif
