// Seed: 1964813454
module module_0 (
    input  wire  id_0,
    input  uwire id_1,
    input  tri0  id_2,
    output tri1  id_3,
    output wire  id_4
);
  wire id_6;
  wire id_7, id_8;
  wire id_9;
  wire id_10;
endmodule
module module_0 (
    output wand id_0,
    input supply1 id_1,
    input supply0 id_2,
    input supply1 id_3,
    output supply0 id_4,
    output wor module_1,
    input wire id_6,
    output wand id_7,
    input supply1 id_8,
    input tri id_9,
    input wor id_10,
    input tri1 id_11,
    input tri id_12,
    input wand id_13,
    input supply1 id_14,
    input wand id_15
);
  assign id_0 = id_14 % id_1;
  module_0(
      id_8, id_11, id_3, id_4, id_4
  );
endmodule
