
ELEVATOR_04.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005e68  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000174  08006008  08006008  00007008  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800617c  0800617c  0000816c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800617c  0800617c  0000717c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006184  08006184  0000816c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006184  08006184  00007184  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006188  08006188  00007188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000016c  20000000  0800618c  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002c8  2000016c  080062f8  0000816c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000434  080062f8  00008434  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000816c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000106f6  00000000  00000000  0000819c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002bae  00000000  00000000  00018892  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ec0  00000000  00000000  0001b440  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000b61  00000000  00000000  0001c300  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000180e3  00000000  00000000  0001ce61  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00011c22  00000000  00000000  00034f44  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000907c8  00000000  00000000  00046b66  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000d732e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000043a8  00000000  00000000  000d7374  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000068  00000000  00000000  000db71c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	2000016c 	.word	0x2000016c
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08005ff0 	.word	0x08005ff0

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000170 	.word	0x20000170
 80001dc:	08005ff0 	.word	0x08005ff0

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000290:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000294:	f000 b988 	b.w	80005a8 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	468e      	mov	lr, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	4688      	mov	r8, r1
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d14a      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d962      	bls.n	800038c <__udivmoddi4+0xdc>
 80002c6:	fab2 f682 	clz	r6, r2
 80002ca:	b14e      	cbz	r6, 80002e0 <__udivmoddi4+0x30>
 80002cc:	f1c6 0320 	rsb	r3, r6, #32
 80002d0:	fa01 f806 	lsl.w	r8, r1, r6
 80002d4:	fa20 f303 	lsr.w	r3, r0, r3
 80002d8:	40b7      	lsls	r7, r6
 80002da:	ea43 0808 	orr.w	r8, r3, r8
 80002de:	40b4      	lsls	r4, r6
 80002e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002e4:	fa1f fc87 	uxth.w	ip, r7
 80002e8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002ec:	0c23      	lsrs	r3, r4, #16
 80002ee:	fb0e 8811 	mls	r8, lr, r1, r8
 80002f2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002f6:	fb01 f20c 	mul.w	r2, r1, ip
 80002fa:	429a      	cmp	r2, r3
 80002fc:	d909      	bls.n	8000312 <__udivmoddi4+0x62>
 80002fe:	18fb      	adds	r3, r7, r3
 8000300:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000304:	f080 80ea 	bcs.w	80004dc <__udivmoddi4+0x22c>
 8000308:	429a      	cmp	r2, r3
 800030a:	f240 80e7 	bls.w	80004dc <__udivmoddi4+0x22c>
 800030e:	3902      	subs	r1, #2
 8000310:	443b      	add	r3, r7
 8000312:	1a9a      	subs	r2, r3, r2
 8000314:	b2a3      	uxth	r3, r4
 8000316:	fbb2 f0fe 	udiv	r0, r2, lr
 800031a:	fb0e 2210 	mls	r2, lr, r0, r2
 800031e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000322:	fb00 fc0c 	mul.w	ip, r0, ip
 8000326:	459c      	cmp	ip, r3
 8000328:	d909      	bls.n	800033e <__udivmoddi4+0x8e>
 800032a:	18fb      	adds	r3, r7, r3
 800032c:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000330:	f080 80d6 	bcs.w	80004e0 <__udivmoddi4+0x230>
 8000334:	459c      	cmp	ip, r3
 8000336:	f240 80d3 	bls.w	80004e0 <__udivmoddi4+0x230>
 800033a:	443b      	add	r3, r7
 800033c:	3802      	subs	r0, #2
 800033e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000342:	eba3 030c 	sub.w	r3, r3, ip
 8000346:	2100      	movs	r1, #0
 8000348:	b11d      	cbz	r5, 8000352 <__udivmoddi4+0xa2>
 800034a:	40f3      	lsrs	r3, r6
 800034c:	2200      	movs	r2, #0
 800034e:	e9c5 3200 	strd	r3, r2, [r5]
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d905      	bls.n	8000366 <__udivmoddi4+0xb6>
 800035a:	b10d      	cbz	r5, 8000360 <__udivmoddi4+0xb0>
 800035c:	e9c5 0100 	strd	r0, r1, [r5]
 8000360:	2100      	movs	r1, #0
 8000362:	4608      	mov	r0, r1
 8000364:	e7f5      	b.n	8000352 <__udivmoddi4+0xa2>
 8000366:	fab3 f183 	clz	r1, r3
 800036a:	2900      	cmp	r1, #0
 800036c:	d146      	bne.n	80003fc <__udivmoddi4+0x14c>
 800036e:	4573      	cmp	r3, lr
 8000370:	d302      	bcc.n	8000378 <__udivmoddi4+0xc8>
 8000372:	4282      	cmp	r2, r0
 8000374:	f200 8105 	bhi.w	8000582 <__udivmoddi4+0x2d2>
 8000378:	1a84      	subs	r4, r0, r2
 800037a:	eb6e 0203 	sbc.w	r2, lr, r3
 800037e:	2001      	movs	r0, #1
 8000380:	4690      	mov	r8, r2
 8000382:	2d00      	cmp	r5, #0
 8000384:	d0e5      	beq.n	8000352 <__udivmoddi4+0xa2>
 8000386:	e9c5 4800 	strd	r4, r8, [r5]
 800038a:	e7e2      	b.n	8000352 <__udivmoddi4+0xa2>
 800038c:	2a00      	cmp	r2, #0
 800038e:	f000 8090 	beq.w	80004b2 <__udivmoddi4+0x202>
 8000392:	fab2 f682 	clz	r6, r2
 8000396:	2e00      	cmp	r6, #0
 8000398:	f040 80a4 	bne.w	80004e4 <__udivmoddi4+0x234>
 800039c:	1a8a      	subs	r2, r1, r2
 800039e:	0c03      	lsrs	r3, r0, #16
 80003a0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003a4:	b280      	uxth	r0, r0
 80003a6:	b2bc      	uxth	r4, r7
 80003a8:	2101      	movs	r1, #1
 80003aa:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ae:	fb0e 221c 	mls	r2, lr, ip, r2
 80003b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003b6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ba:	429a      	cmp	r2, r3
 80003bc:	d907      	bls.n	80003ce <__udivmoddi4+0x11e>
 80003be:	18fb      	adds	r3, r7, r3
 80003c0:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 80003c4:	d202      	bcs.n	80003cc <__udivmoddi4+0x11c>
 80003c6:	429a      	cmp	r2, r3
 80003c8:	f200 80e0 	bhi.w	800058c <__udivmoddi4+0x2dc>
 80003cc:	46c4      	mov	ip, r8
 80003ce:	1a9b      	subs	r3, r3, r2
 80003d0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003d4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003d8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003dc:	fb02 f404 	mul.w	r4, r2, r4
 80003e0:	429c      	cmp	r4, r3
 80003e2:	d907      	bls.n	80003f4 <__udivmoddi4+0x144>
 80003e4:	18fb      	adds	r3, r7, r3
 80003e6:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 80003ea:	d202      	bcs.n	80003f2 <__udivmoddi4+0x142>
 80003ec:	429c      	cmp	r4, r3
 80003ee:	f200 80ca 	bhi.w	8000586 <__udivmoddi4+0x2d6>
 80003f2:	4602      	mov	r2, r0
 80003f4:	1b1b      	subs	r3, r3, r4
 80003f6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003fa:	e7a5      	b.n	8000348 <__udivmoddi4+0x98>
 80003fc:	f1c1 0620 	rsb	r6, r1, #32
 8000400:	408b      	lsls	r3, r1
 8000402:	fa22 f706 	lsr.w	r7, r2, r6
 8000406:	431f      	orrs	r7, r3
 8000408:	fa0e f401 	lsl.w	r4, lr, r1
 800040c:	fa20 f306 	lsr.w	r3, r0, r6
 8000410:	fa2e fe06 	lsr.w	lr, lr, r6
 8000414:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000418:	4323      	orrs	r3, r4
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	fa1f fc87 	uxth.w	ip, r7
 8000422:	fbbe f0f9 	udiv	r0, lr, r9
 8000426:	0c1c      	lsrs	r4, r3, #16
 8000428:	fb09 ee10 	mls	lr, r9, r0, lr
 800042c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000430:	fb00 fe0c 	mul.w	lr, r0, ip
 8000434:	45a6      	cmp	lr, r4
 8000436:	fa02 f201 	lsl.w	r2, r2, r1
 800043a:	d909      	bls.n	8000450 <__udivmoddi4+0x1a0>
 800043c:	193c      	adds	r4, r7, r4
 800043e:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000442:	f080 809c 	bcs.w	800057e <__udivmoddi4+0x2ce>
 8000446:	45a6      	cmp	lr, r4
 8000448:	f240 8099 	bls.w	800057e <__udivmoddi4+0x2ce>
 800044c:	3802      	subs	r0, #2
 800044e:	443c      	add	r4, r7
 8000450:	eba4 040e 	sub.w	r4, r4, lr
 8000454:	fa1f fe83 	uxth.w	lr, r3
 8000458:	fbb4 f3f9 	udiv	r3, r4, r9
 800045c:	fb09 4413 	mls	r4, r9, r3, r4
 8000460:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000464:	fb03 fc0c 	mul.w	ip, r3, ip
 8000468:	45a4      	cmp	ip, r4
 800046a:	d908      	bls.n	800047e <__udivmoddi4+0x1ce>
 800046c:	193c      	adds	r4, r7, r4
 800046e:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000472:	f080 8082 	bcs.w	800057a <__udivmoddi4+0x2ca>
 8000476:	45a4      	cmp	ip, r4
 8000478:	d97f      	bls.n	800057a <__udivmoddi4+0x2ca>
 800047a:	3b02      	subs	r3, #2
 800047c:	443c      	add	r4, r7
 800047e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000482:	eba4 040c 	sub.w	r4, r4, ip
 8000486:	fba0 ec02 	umull	lr, ip, r0, r2
 800048a:	4564      	cmp	r4, ip
 800048c:	4673      	mov	r3, lr
 800048e:	46e1      	mov	r9, ip
 8000490:	d362      	bcc.n	8000558 <__udivmoddi4+0x2a8>
 8000492:	d05f      	beq.n	8000554 <__udivmoddi4+0x2a4>
 8000494:	b15d      	cbz	r5, 80004ae <__udivmoddi4+0x1fe>
 8000496:	ebb8 0203 	subs.w	r2, r8, r3
 800049a:	eb64 0409 	sbc.w	r4, r4, r9
 800049e:	fa04 f606 	lsl.w	r6, r4, r6
 80004a2:	fa22 f301 	lsr.w	r3, r2, r1
 80004a6:	431e      	orrs	r6, r3
 80004a8:	40cc      	lsrs	r4, r1
 80004aa:	e9c5 6400 	strd	r6, r4, [r5]
 80004ae:	2100      	movs	r1, #0
 80004b0:	e74f      	b.n	8000352 <__udivmoddi4+0xa2>
 80004b2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004b6:	0c01      	lsrs	r1, r0, #16
 80004b8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004bc:	b280      	uxth	r0, r0
 80004be:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004c2:	463b      	mov	r3, r7
 80004c4:	4638      	mov	r0, r7
 80004c6:	463c      	mov	r4, r7
 80004c8:	46b8      	mov	r8, r7
 80004ca:	46be      	mov	lr, r7
 80004cc:	2620      	movs	r6, #32
 80004ce:	fbb1 f1f7 	udiv	r1, r1, r7
 80004d2:	eba2 0208 	sub.w	r2, r2, r8
 80004d6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004da:	e766      	b.n	80003aa <__udivmoddi4+0xfa>
 80004dc:	4601      	mov	r1, r0
 80004de:	e718      	b.n	8000312 <__udivmoddi4+0x62>
 80004e0:	4610      	mov	r0, r2
 80004e2:	e72c      	b.n	800033e <__udivmoddi4+0x8e>
 80004e4:	f1c6 0220 	rsb	r2, r6, #32
 80004e8:	fa2e f302 	lsr.w	r3, lr, r2
 80004ec:	40b7      	lsls	r7, r6
 80004ee:	40b1      	lsls	r1, r6
 80004f0:	fa20 f202 	lsr.w	r2, r0, r2
 80004f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004f8:	430a      	orrs	r2, r1
 80004fa:	fbb3 f8fe 	udiv	r8, r3, lr
 80004fe:	b2bc      	uxth	r4, r7
 8000500:	fb0e 3318 	mls	r3, lr, r8, r3
 8000504:	0c11      	lsrs	r1, r2, #16
 8000506:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800050a:	fb08 f904 	mul.w	r9, r8, r4
 800050e:	40b0      	lsls	r0, r6
 8000510:	4589      	cmp	r9, r1
 8000512:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000516:	b280      	uxth	r0, r0
 8000518:	d93e      	bls.n	8000598 <__udivmoddi4+0x2e8>
 800051a:	1879      	adds	r1, r7, r1
 800051c:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000520:	d201      	bcs.n	8000526 <__udivmoddi4+0x276>
 8000522:	4589      	cmp	r9, r1
 8000524:	d81f      	bhi.n	8000566 <__udivmoddi4+0x2b6>
 8000526:	eba1 0109 	sub.w	r1, r1, r9
 800052a:	fbb1 f9fe 	udiv	r9, r1, lr
 800052e:	fb09 f804 	mul.w	r8, r9, r4
 8000532:	fb0e 1119 	mls	r1, lr, r9, r1
 8000536:	b292      	uxth	r2, r2
 8000538:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800053c:	4542      	cmp	r2, r8
 800053e:	d229      	bcs.n	8000594 <__udivmoddi4+0x2e4>
 8000540:	18ba      	adds	r2, r7, r2
 8000542:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000546:	d2c4      	bcs.n	80004d2 <__udivmoddi4+0x222>
 8000548:	4542      	cmp	r2, r8
 800054a:	d2c2      	bcs.n	80004d2 <__udivmoddi4+0x222>
 800054c:	f1a9 0102 	sub.w	r1, r9, #2
 8000550:	443a      	add	r2, r7
 8000552:	e7be      	b.n	80004d2 <__udivmoddi4+0x222>
 8000554:	45f0      	cmp	r8, lr
 8000556:	d29d      	bcs.n	8000494 <__udivmoddi4+0x1e4>
 8000558:	ebbe 0302 	subs.w	r3, lr, r2
 800055c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000560:	3801      	subs	r0, #1
 8000562:	46e1      	mov	r9, ip
 8000564:	e796      	b.n	8000494 <__udivmoddi4+0x1e4>
 8000566:	eba7 0909 	sub.w	r9, r7, r9
 800056a:	4449      	add	r1, r9
 800056c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000570:	fbb1 f9fe 	udiv	r9, r1, lr
 8000574:	fb09 f804 	mul.w	r8, r9, r4
 8000578:	e7db      	b.n	8000532 <__udivmoddi4+0x282>
 800057a:	4673      	mov	r3, lr
 800057c:	e77f      	b.n	800047e <__udivmoddi4+0x1ce>
 800057e:	4650      	mov	r0, sl
 8000580:	e766      	b.n	8000450 <__udivmoddi4+0x1a0>
 8000582:	4608      	mov	r0, r1
 8000584:	e6fd      	b.n	8000382 <__udivmoddi4+0xd2>
 8000586:	443b      	add	r3, r7
 8000588:	3a02      	subs	r2, #2
 800058a:	e733      	b.n	80003f4 <__udivmoddi4+0x144>
 800058c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000590:	443b      	add	r3, r7
 8000592:	e71c      	b.n	80003ce <__udivmoddi4+0x11e>
 8000594:	4649      	mov	r1, r9
 8000596:	e79c      	b.n	80004d2 <__udivmoddi4+0x222>
 8000598:	eba1 0109 	sub.w	r1, r1, r9
 800059c:	46c4      	mov	ip, r8
 800059e:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a2:	fb09 f804 	mul.w	r8, r9, r4
 80005a6:	e7c4      	b.n	8000532 <__udivmoddi4+0x282>

080005a8 <__aeabi_idiv0>:
 80005a8:	4770      	bx	lr
 80005aa:	bf00      	nop

080005ac <btn_tPressed>:
    {GPIOB,GPIO_PIN_0},
};


bool btn_tPressed(uint8_t num)
{
 80005ac:	b590      	push	{r4, r7, lr}
 80005ae:	b083      	sub	sp, #12
 80005b0:	af00      	add	r7, sp, #0
 80005b2:	4603      	mov	r3, r0
 80005b4:	71fb      	strb	r3, [r7, #7]
    // 1. 버튼이 눌렸는지 확인 (Active Low 기준: 누르면 0)
    if (HAL_GPIO_ReadPin(BTN_data[num].port, BTN_data[num].pin) == GPIO_PIN_RESET)
 80005b6:	79fb      	ldrb	r3, [r7, #7]
 80005b8:	4a29      	ldr	r2, [pc, #164]	@ (8000660 <btn_tPressed+0xb4>)
 80005ba:	011b      	lsls	r3, r3, #4
 80005bc:	4413      	add	r3, r2
 80005be:	681a      	ldr	r2, [r3, #0]
 80005c0:	79fb      	ldrb	r3, [r7, #7]
 80005c2:	4927      	ldr	r1, [pc, #156]	@ (8000660 <btn_tPressed+0xb4>)
 80005c4:	011b      	lsls	r3, r3, #4
 80005c6:	440b      	add	r3, r1
 80005c8:	3304      	adds	r3, #4
 80005ca:	881b      	ldrh	r3, [r3, #0]
 80005cc:	4619      	mov	r1, r3
 80005ce:	4610      	mov	r0, r2
 80005d0:	f002 f87a 	bl	80026c8 <HAL_GPIO_ReadPin>
 80005d4:	4603      	mov	r3, r0
 80005d6:	2b00      	cmp	r3, #0
 80005d8:	d135      	bne.n	8000646 <btn_tPressed+0x9a>
    {
        if (BTN_data[num].flag == 0) // 처음 눌림 탐지
 80005da:	79fb      	ldrb	r3, [r7, #7]
 80005dc:	4a20      	ldr	r2, [pc, #128]	@ (8000660 <btn_tPressed+0xb4>)
 80005de:	011b      	lsls	r3, r3, #4
 80005e0:	4413      	add	r3, r2
 80005e2:	330c      	adds	r3, #12
 80005e4:	781b      	ldrb	r3, [r3, #0]
 80005e6:	2b00      	cmp	r3, #0
 80005e8:	d110      	bne.n	800060c <btn_tPressed+0x60>
        {
            BTN_data[num].flag = 1;
 80005ea:	79fb      	ldrb	r3, [r7, #7]
 80005ec:	4a1c      	ldr	r2, [pc, #112]	@ (8000660 <btn_tPressed+0xb4>)
 80005ee:	011b      	lsls	r3, r3, #4
 80005f0:	4413      	add	r3, r2
 80005f2:	330c      	adds	r3, #12
 80005f4:	2201      	movs	r2, #1
 80005f6:	701a      	strb	r2, [r3, #0]
            BTN_data[num].pretime = HAL_GetTick(); // 시작 시간 저장
 80005f8:	79fc      	ldrb	r4, [r7, #7]
 80005fa:	f001 fd31 	bl	8002060 <HAL_GetTick>
 80005fe:	4602      	mov	r2, r0
 8000600:	4917      	ldr	r1, [pc, #92]	@ (8000660 <btn_tPressed+0xb4>)
 8000602:	0123      	lsls	r3, r4, #4
 8000604:	440b      	add	r3, r1
 8000606:	3308      	adds	r3, #8
 8000608:	601a      	str	r2, [r3, #0]
 800060a:	e023      	b.n	8000654 <btn_tPressed+0xa8>
        }
        else if (BTN_data[num].flag == 1) // 눌려 있는 상태 유지 중
 800060c:	79fb      	ldrb	r3, [r7, #7]
 800060e:	4a14      	ldr	r2, [pc, #80]	@ (8000660 <btn_tPressed+0xb4>)
 8000610:	011b      	lsls	r3, r3, #4
 8000612:	4413      	add	r3, r2
 8000614:	330c      	adds	r3, #12
 8000616:	781b      	ldrb	r3, [r3, #0]
 8000618:	2b01      	cmp	r3, #1
 800061a:	d11b      	bne.n	8000654 <btn_tPressed+0xa8>
        {
            if (HAL_GetTick() - BTN_data[num].pretime >= 50) // 50ms 경과 확인
 800061c:	f001 fd20 	bl	8002060 <HAL_GetTick>
 8000620:	4602      	mov	r2, r0
 8000622:	79fb      	ldrb	r3, [r7, #7]
 8000624:	490e      	ldr	r1, [pc, #56]	@ (8000660 <btn_tPressed+0xb4>)
 8000626:	011b      	lsls	r3, r3, #4
 8000628:	440b      	add	r3, r1
 800062a:	3308      	adds	r3, #8
 800062c:	681b      	ldr	r3, [r3, #0]
 800062e:	1ad3      	subs	r3, r2, r3
 8000630:	2b31      	cmp	r3, #49	@ 0x31
 8000632:	d90f      	bls.n	8000654 <btn_tPressed+0xa8>
            {
                BTN_data[num].flag = 2; // '확정' 상태로 변경
 8000634:	79fb      	ldrb	r3, [r7, #7]
 8000636:	4a0a      	ldr	r2, [pc, #40]	@ (8000660 <btn_tPressed+0xb4>)
 8000638:	011b      	lsls	r3, r3, #4
 800063a:	4413      	add	r3, r2
 800063c:	330c      	adds	r3, #12
 800063e:	2202      	movs	r2, #2
 8000640:	701a      	strb	r2, [r3, #0]
                return true; // 여기서 true 반환 (눌린 시점 딱 한 번)
 8000642:	2301      	movs	r3, #1
 8000644:	e007      	b.n	8000656 <btn_tPressed+0xaa>
        }
        // flag가 2인 상태에서는 계속 눌려 있어도 여기서 true를 반환하지 않음 (중복 방지)
    }
    else // 버튼을 떼면
    {
        BTN_data[num].flag = 0; // 리셋하여 다시 누를 준비
 8000646:	79fb      	ldrb	r3, [r7, #7]
 8000648:	4a05      	ldr	r2, [pc, #20]	@ (8000660 <btn_tPressed+0xb4>)
 800064a:	011b      	lsls	r3, r3, #4
 800064c:	4413      	add	r3, r2
 800064e:	330c      	adds	r3, #12
 8000650:	2200      	movs	r2, #0
 8000652:	701a      	strb	r2, [r3, #0]
    }

    return false;
 8000654:	2300      	movs	r3, #0
}
 8000656:	4618      	mov	r0, r3
 8000658:	370c      	adds	r7, #12
 800065a:	46bd      	mov	sp, r7
 800065c:	bd90      	pop	{r4, r7, pc}
 800065e:	bf00      	nop
 8000660:	20000000 	.word	0x20000000

08000664 <btnCheck>:

//BTN_data를 바꾼다.
void btnCheck()
{
 8000664:	b580      	push	{r7, lr}
 8000666:	b082      	sub	sp, #8
 8000668:	af00      	add	r7, sp, #0
  for(int i=0;i<12;i++)
 800066a:	2300      	movs	r3, #0
 800066c:	607b      	str	r3, [r7, #4]
 800066e:	e011      	b.n	8000694 <btnCheck+0x30>
  {
    if(btn_tPressed(i)) BTN_data[i].state = bt_pushed;
 8000670:	687b      	ldr	r3, [r7, #4]
 8000672:	b2db      	uxtb	r3, r3
 8000674:	4618      	mov	r0, r3
 8000676:	f7ff ff99 	bl	80005ac <btn_tPressed>
 800067a:	4603      	mov	r3, r0
 800067c:	2b00      	cmp	r3, #0
 800067e:	d006      	beq.n	800068e <btnCheck+0x2a>
 8000680:	4a08      	ldr	r2, [pc, #32]	@ (80006a4 <btnCheck+0x40>)
 8000682:	687b      	ldr	r3, [r7, #4]
 8000684:	011b      	lsls	r3, r3, #4
 8000686:	4413      	add	r3, r2
 8000688:	3306      	adds	r3, #6
 800068a:	2200      	movs	r2, #0
 800068c:	701a      	strb	r2, [r3, #0]
  for(int i=0;i<12;i++)
 800068e:	687b      	ldr	r3, [r7, #4]
 8000690:	3301      	adds	r3, #1
 8000692:	607b      	str	r3, [r7, #4]
 8000694:	687b      	ldr	r3, [r7, #4]
 8000696:	2b0b      	cmp	r3, #11
 8000698:	ddea      	ble.n	8000670 <btnCheck+0xc>
    //else                BTN_data[i].state = bt_released;
  }
}
 800069a:	bf00      	nop
 800069c:	bf00      	nop
 800069e:	3708      	adds	r7, #8
 80006a0:	46bd      	mov	sp, r7
 80006a2:	bd80      	pop	{r7, pc}
 80006a4:	20000000 	.word	0x20000000

080006a8 <elvinit>:

void elvinit(COM *ele, BUD *fl)
{
 80006a8:	b480      	push	{r7}
 80006aa:	b085      	sub	sp, #20
 80006ac:	af00      	add	r7, sp, #0
 80006ae:	6078      	str	r0, [r7, #4]
 80006b0:	6039      	str	r1, [r7, #0]
  for(int i=0;i<MAX;i++)
 80006b2:	2300      	movs	r3, #0
 80006b4:	60fb      	str	r3, [r7, #12]
 80006b6:	e05d      	b.n	8000774 <elvinit+0xcc>
  {
    ele->num[i].state       = idle;
 80006b8:	6879      	ldr	r1, [r7, #4]
 80006ba:	68fa      	ldr	r2, [r7, #12]
 80006bc:	4613      	mov	r3, r2
 80006be:	009b      	lsls	r3, r3, #2
 80006c0:	4413      	add	r3, r2
 80006c2:	005b      	lsls	r3, r3, #1
 80006c4:	440b      	add	r3, r1
 80006c6:	2200      	movs	r2, #0
 80006c8:	701a      	strb	r2, [r3, #0]
    ele->num[i].prestate    = idle;
 80006ca:	6879      	ldr	r1, [r7, #4]
 80006cc:	68fa      	ldr	r2, [r7, #12]
 80006ce:	4613      	mov	r3, r2
 80006d0:	009b      	lsls	r3, r3, #2
 80006d2:	4413      	add	r3, r2
 80006d4:	005b      	lsls	r3, r3, #1
 80006d6:	440b      	add	r3, r1
 80006d8:	3301      	adds	r3, #1
 80006da:	2200      	movs	r2, #0
 80006dc:	701a      	strb	r2, [r3, #0]
    ele->num[i].current     = 0;  // 처음위치.
 80006de:	6879      	ldr	r1, [r7, #4]
 80006e0:	68fa      	ldr	r2, [r7, #12]
 80006e2:	4613      	mov	r3, r2
 80006e4:	009b      	lsls	r3, r3, #2
 80006e6:	4413      	add	r3, r2
 80006e8:	005b      	lsls	r3, r3, #1
 80006ea:	440b      	add	r3, r1
 80006ec:	3302      	adds	r3, #2
 80006ee:	2200      	movs	r2, #0
 80006f0:	701a      	strb	r2, [r3, #0]
    ele->num[i].goal        = 0;
 80006f2:	6879      	ldr	r1, [r7, #4]
 80006f4:	68fa      	ldr	r2, [r7, #12]
 80006f6:	4613      	mov	r3, r2
 80006f8:	009b      	lsls	r3, r3, #2
 80006fa:	4413      	add	r3, r2
 80006fc:	005b      	lsls	r3, r3, #1
 80006fe:	440b      	add	r3, r1
 8000700:	3303      	adds	r3, #3
 8000702:	2200      	movs	r2, #0
 8000704:	701a      	strb	r2, [r3, #0]
    ele->num[i].absol_idx   = 0;
 8000706:	6879      	ldr	r1, [r7, #4]
 8000708:	68fa      	ldr	r2, [r7, #12]
 800070a:	4613      	mov	r3, r2
 800070c:	009b      	lsls	r3, r3, #2
 800070e:	4413      	add	r3, r2
 8000710:	005b      	lsls	r3, r3, #1
 8000712:	440b      	add	r3, r1
 8000714:	3308      	adds	r3, #8
 8000716:	2200      	movs	r2, #0
 8000718:	701a      	strb	r2, [r3, #0]
    ele->num[i].seq_idx     = 0;
 800071a:	6879      	ldr	r1, [r7, #4]
 800071c:	68fa      	ldr	r2, [r7, #12]
 800071e:	4613      	mov	r3, r2
 8000720:	009b      	lsls	r3, r3, #2
 8000722:	4413      	add	r3, r2
 8000724:	005b      	lsls	r3, r3, #1
 8000726:	440b      	add	r3, r1
 8000728:	3309      	adds	r3, #9
 800072a:	2200      	movs	r2, #0
 800072c:	701a      	strb	r2, [r3, #0]

    for(uint8_t j=0; j<TOP;j++)
 800072e:	2300      	movs	r3, #0
 8000730:	72fb      	strb	r3, [r7, #11]
 8000732:	e00e      	b.n	8000752 <elvinit+0xaa>
    {
      ele->num[i].reserve[j] = 0;
 8000734:	7af9      	ldrb	r1, [r7, #11]
 8000736:	6878      	ldr	r0, [r7, #4]
 8000738:	68fa      	ldr	r2, [r7, #12]
 800073a:	4613      	mov	r3, r2
 800073c:	009b      	lsls	r3, r3, #2
 800073e:	4413      	add	r3, r2
 8000740:	005b      	lsls	r3, r3, #1
 8000742:	4403      	add	r3, r0
 8000744:	440b      	add	r3, r1
 8000746:	3304      	adds	r3, #4
 8000748:	2200      	movs	r2, #0
 800074a:	701a      	strb	r2, [r3, #0]
    for(uint8_t j=0; j<TOP;j++)
 800074c:	7afb      	ldrb	r3, [r7, #11]
 800074e:	3301      	adds	r3, #1
 8000750:	72fb      	strb	r3, [r7, #11]
 8000752:	7afb      	ldrb	r3, [r7, #11]
 8000754:	2b03      	cmp	r3, #3
 8000756:	d9ed      	bls.n	8000734 <elvinit+0x8c>
    }
    // 층 예약 초기화
    fl->floor[i].downstate  = fl_none;
 8000758:	683a      	ldr	r2, [r7, #0]
 800075a:	68fb      	ldr	r3, [r7, #12]
 800075c:	005b      	lsls	r3, r3, #1
 800075e:	4413      	add	r3, r2
 8000760:	2200      	movs	r2, #0
 8000762:	705a      	strb	r2, [r3, #1]
    fl->floor[i].upstate    = fl_none;
 8000764:	683b      	ldr	r3, [r7, #0]
 8000766:	68fa      	ldr	r2, [r7, #12]
 8000768:	2100      	movs	r1, #0
 800076a:	f803 1012 	strb.w	r1, [r3, r2, lsl #1]
  for(int i=0;i<MAX;i++)
 800076e:	68fb      	ldr	r3, [r7, #12]
 8000770:	3301      	adds	r3, #1
 8000772:	60fb      	str	r3, [r7, #12]
 8000774:	68fb      	ldr	r3, [r7, #12]
 8000776:	2b00      	cmp	r3, #0
 8000778:	dd9e      	ble.n	80006b8 <elvinit+0x10>
  }
}
 800077a:	bf00      	nop
 800077c:	bf00      	nop
 800077e:	3714      	adds	r7, #20
 8000780:	46bd      	mov	sp, r7
 8000782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000786:	4770      	bx	lr

08000788 <res>:

// 예약 거는 엘레베이터
// 논블로킹이라서 여기에 카운트를 넣을수는 없다.
void res(COM *ele, BUD * fl)
{
 8000788:	b580      	push	{r7, lr}
 800078a:	b084      	sub	sp, #16
 800078c:	af00      	add	r7, sp, #0
 800078e:	6078      	str	r0, [r7, #4]
 8000790:	6039      	str	r1, [r7, #0]
  btnCheck();
 8000792:	f7ff ff67 	bl	8000664 <btnCheck>
  for(int i=0; i<TOP;i++)
 8000796:	2300      	movs	r3, #0
 8000798:	60fb      	str	r3, [r7, #12]
 800079a:	e0b4      	b.n	8000906 <res+0x17e>
  {
    if(fl->floor[i].upstate == fl_none && BTN_data[i].state == bt_pushed)
 800079c:	683b      	ldr	r3, [r7, #0]
 800079e:	68fa      	ldr	r2, [r7, #12]
 80007a0:	f813 3012 	ldrb.w	r3, [r3, r2, lsl #1]
 80007a4:	2b00      	cmp	r3, #0
 80007a6:	d114      	bne.n	80007d2 <res+0x4a>
 80007a8:	4a5a      	ldr	r2, [pc, #360]	@ (8000914 <res+0x18c>)
 80007aa:	68fb      	ldr	r3, [r7, #12]
 80007ac:	011b      	lsls	r3, r3, #4
 80007ae:	4413      	add	r3, r2
 80007b0:	3306      	adds	r3, #6
 80007b2:	781b      	ldrb	r3, [r3, #0]
 80007b4:	2b00      	cmp	r3, #0
 80007b6:	d10c      	bne.n	80007d2 <res+0x4a>
    {
      fl->floor[i].upstate = fl_Up;
 80007b8:	683b      	ldr	r3, [r7, #0]
 80007ba:	68fa      	ldr	r2, [r7, #12]
 80007bc:	2101      	movs	r1, #1
 80007be:	f803 1012 	strb.w	r1, [r3, r2, lsl #1]
      BTN_data[i].state = bt_released;
 80007c2:	4a54      	ldr	r2, [pc, #336]	@ (8000914 <res+0x18c>)
 80007c4:	68fb      	ldr	r3, [r7, #12]
 80007c6:	011b      	lsls	r3, r3, #4
 80007c8:	4413      	add	r3, r2
 80007ca:	3306      	adds	r3, #6
 80007cc:	2201      	movs	r2, #1
 80007ce:	701a      	strb	r2, [r3, #0]
//      HAL_GPIO_WritePin(LED_data[i].port, LED_data[i].pin, 1);
      return;
 80007d0:	e09d      	b.n	800090e <res+0x186>
    }
    else if(fl->floor[i].upstate == fl_Up && BTN_data[i].state == bt_pushed)
 80007d2:	683b      	ldr	r3, [r7, #0]
 80007d4:	68fa      	ldr	r2, [r7, #12]
 80007d6:	f813 3012 	ldrb.w	r3, [r3, r2, lsl #1]
 80007da:	2b01      	cmp	r3, #1
 80007dc:	d114      	bne.n	8000808 <res+0x80>
 80007de:	4a4d      	ldr	r2, [pc, #308]	@ (8000914 <res+0x18c>)
 80007e0:	68fb      	ldr	r3, [r7, #12]
 80007e2:	011b      	lsls	r3, r3, #4
 80007e4:	4413      	add	r3, r2
 80007e6:	3306      	adds	r3, #6
 80007e8:	781b      	ldrb	r3, [r3, #0]
 80007ea:	2b00      	cmp	r3, #0
 80007ec:	d10c      	bne.n	8000808 <res+0x80>
    {
      fl->floor[i].upstate = fl_none;
 80007ee:	683b      	ldr	r3, [r7, #0]
 80007f0:	68fa      	ldr	r2, [r7, #12]
 80007f2:	2100      	movs	r1, #0
 80007f4:	f803 1012 	strb.w	r1, [r3, r2, lsl #1]
      BTN_data[i].state = bt_released;
 80007f8:	4a46      	ldr	r2, [pc, #280]	@ (8000914 <res+0x18c>)
 80007fa:	68fb      	ldr	r3, [r7, #12]
 80007fc:	011b      	lsls	r3, r3, #4
 80007fe:	4413      	add	r3, r2
 8000800:	3306      	adds	r3, #6
 8000802:	2201      	movs	r2, #1
 8000804:	701a      	strb	r2, [r3, #0]
//      HAL_GPIO_WritePin(LED_data[i].port, LED_data[i].pin, 0);
      return;
 8000806:	e082      	b.n	800090e <res+0x186>
    }


    if(fl->floor[i].downstate == fl_none && BTN_data[i+TOP].state == bt_pushed) // 예약
 8000808:	683a      	ldr	r2, [r7, #0]
 800080a:	68fb      	ldr	r3, [r7, #12]
 800080c:	005b      	lsls	r3, r3, #1
 800080e:	4413      	add	r3, r2
 8000810:	785b      	ldrb	r3, [r3, #1]
 8000812:	2b00      	cmp	r3, #0
 8000814:	d117      	bne.n	8000846 <res+0xbe>
 8000816:	68fb      	ldr	r3, [r7, #12]
 8000818:	3304      	adds	r3, #4
 800081a:	4a3e      	ldr	r2, [pc, #248]	@ (8000914 <res+0x18c>)
 800081c:	011b      	lsls	r3, r3, #4
 800081e:	4413      	add	r3, r2
 8000820:	3306      	adds	r3, #6
 8000822:	781b      	ldrb	r3, [r3, #0]
 8000824:	2b00      	cmp	r3, #0
 8000826:	d10e      	bne.n	8000846 <res+0xbe>
    {
      fl->floor[i].downstate = fl_Down;
 8000828:	683a      	ldr	r2, [r7, #0]
 800082a:	68fb      	ldr	r3, [r7, #12]
 800082c:	005b      	lsls	r3, r3, #1
 800082e:	4413      	add	r3, r2
 8000830:	2202      	movs	r2, #2
 8000832:	705a      	strb	r2, [r3, #1]
      BTN_data[i+TOP].state = bt_released;
 8000834:	68fb      	ldr	r3, [r7, #12]
 8000836:	3304      	adds	r3, #4
 8000838:	4a36      	ldr	r2, [pc, #216]	@ (8000914 <res+0x18c>)
 800083a:	011b      	lsls	r3, r3, #4
 800083c:	4413      	add	r3, r2
 800083e:	3306      	adds	r3, #6
 8000840:	2201      	movs	r2, #1
 8000842:	701a      	strb	r2, [r3, #0]
      //HAL_GPIO_WritePin(LED_data[i+TOP].port, LED_data[i+TOP].pin, 1);
      return;
 8000844:	e063      	b.n	800090e <res+0x186>
    }
    else if(fl->floor[i].downstate == fl_Down && BTN_data[i+TOP].state == bt_pushed) // 예약 걸린상태로 다시 누르면 취소. (토글)
 8000846:	683a      	ldr	r2, [r7, #0]
 8000848:	68fb      	ldr	r3, [r7, #12]
 800084a:	005b      	lsls	r3, r3, #1
 800084c:	4413      	add	r3, r2
 800084e:	785b      	ldrb	r3, [r3, #1]
 8000850:	2b02      	cmp	r3, #2
 8000852:	d117      	bne.n	8000884 <res+0xfc>
 8000854:	68fb      	ldr	r3, [r7, #12]
 8000856:	3304      	adds	r3, #4
 8000858:	4a2e      	ldr	r2, [pc, #184]	@ (8000914 <res+0x18c>)
 800085a:	011b      	lsls	r3, r3, #4
 800085c:	4413      	add	r3, r2
 800085e:	3306      	adds	r3, #6
 8000860:	781b      	ldrb	r3, [r3, #0]
 8000862:	2b00      	cmp	r3, #0
 8000864:	d10e      	bne.n	8000884 <res+0xfc>
    {
      fl->floor[i].downstate = fl_none;
 8000866:	683a      	ldr	r2, [r7, #0]
 8000868:	68fb      	ldr	r3, [r7, #12]
 800086a:	005b      	lsls	r3, r3, #1
 800086c:	4413      	add	r3, r2
 800086e:	2200      	movs	r2, #0
 8000870:	705a      	strb	r2, [r3, #1]
      BTN_data[i+TOP].state = bt_released;
 8000872:	68fb      	ldr	r3, [r7, #12]
 8000874:	3304      	adds	r3, #4
 8000876:	4a27      	ldr	r2, [pc, #156]	@ (8000914 <res+0x18c>)
 8000878:	011b      	lsls	r3, r3, #4
 800087a:	4413      	add	r3, r2
 800087c:	3306      	adds	r3, #6
 800087e:	2201      	movs	r2, #1
 8000880:	701a      	strb	r2, [r3, #0]
      //HAL_GPIO_WritePin(LED_data[i+TOP].port, LED_data[i+TOP].pin, 0);
      return;
 8000882:	e044      	b.n	800090e <res+0x186>
    }

    if(ele->num[0].reserve[i] == ele_none && BTN_data[i + 2*TOP].state == bt_pushed)
 8000884:	687a      	ldr	r2, [r7, #4]
 8000886:	68fb      	ldr	r3, [r7, #12]
 8000888:	4413      	add	r3, r2
 800088a:	3304      	adds	r3, #4
 800088c:	781b      	ldrb	r3, [r3, #0]
 800088e:	2b00      	cmp	r3, #0
 8000890:	d117      	bne.n	80008c2 <res+0x13a>
 8000892:	68fb      	ldr	r3, [r7, #12]
 8000894:	3308      	adds	r3, #8
 8000896:	4a1f      	ldr	r2, [pc, #124]	@ (8000914 <res+0x18c>)
 8000898:	011b      	lsls	r3, r3, #4
 800089a:	4413      	add	r3, r2
 800089c:	3306      	adds	r3, #6
 800089e:	781b      	ldrb	r3, [r3, #0]
 80008a0:	2b00      	cmp	r3, #0
 80008a2:	d10e      	bne.n	80008c2 <res+0x13a>
    {
      ele->num[0].reserve[i] = ele_busy;
 80008a4:	687a      	ldr	r2, [r7, #4]
 80008a6:	68fb      	ldr	r3, [r7, #12]
 80008a8:	4413      	add	r3, r2
 80008aa:	3304      	adds	r3, #4
 80008ac:	2201      	movs	r2, #1
 80008ae:	701a      	strb	r2, [r3, #0]
      BTN_data[i+2*TOP].state = bt_released;
 80008b0:	68fb      	ldr	r3, [r7, #12]
 80008b2:	3308      	adds	r3, #8
 80008b4:	4a17      	ldr	r2, [pc, #92]	@ (8000914 <res+0x18c>)
 80008b6:	011b      	lsls	r3, r3, #4
 80008b8:	4413      	add	r3, r2
 80008ba:	3306      	adds	r3, #6
 80008bc:	2201      	movs	r2, #1
 80008be:	701a      	strb	r2, [r3, #0]
//      HAL_GPIO_WritePin(LED_data[i+TOP].port, LED_data[i+TOP].pin, 1); //예약은 걸림
      return;
 80008c0:	e025      	b.n	800090e <res+0x186>
    }
    if(ele->num[0].reserve[i] == ele_busy && BTN_data[i + 2*TOP].state == bt_pushed) //왜 취소는 안됨?
 80008c2:	687a      	ldr	r2, [r7, #4]
 80008c4:	68fb      	ldr	r3, [r7, #12]
 80008c6:	4413      	add	r3, r2
 80008c8:	3304      	adds	r3, #4
 80008ca:	781b      	ldrb	r3, [r3, #0]
 80008cc:	2b01      	cmp	r3, #1
 80008ce:	d117      	bne.n	8000900 <res+0x178>
 80008d0:	68fb      	ldr	r3, [r7, #12]
 80008d2:	3308      	adds	r3, #8
 80008d4:	4a0f      	ldr	r2, [pc, #60]	@ (8000914 <res+0x18c>)
 80008d6:	011b      	lsls	r3, r3, #4
 80008d8:	4413      	add	r3, r2
 80008da:	3306      	adds	r3, #6
 80008dc:	781b      	ldrb	r3, [r3, #0]
 80008de:	2b00      	cmp	r3, #0
 80008e0:	d10e      	bne.n	8000900 <res+0x178>
    {
      ele->num[0].reserve[i] = ele_none;
 80008e2:	687a      	ldr	r2, [r7, #4]
 80008e4:	68fb      	ldr	r3, [r7, #12]
 80008e6:	4413      	add	r3, r2
 80008e8:	3304      	adds	r3, #4
 80008ea:	2200      	movs	r2, #0
 80008ec:	701a      	strb	r2, [r3, #0]
      BTN_data[i+2*TOP].state = bt_released;
 80008ee:	68fb      	ldr	r3, [r7, #12]
 80008f0:	3308      	adds	r3, #8
 80008f2:	4a08      	ldr	r2, [pc, #32]	@ (8000914 <res+0x18c>)
 80008f4:	011b      	lsls	r3, r3, #4
 80008f6:	4413      	add	r3, r2
 80008f8:	3306      	adds	r3, #6
 80008fa:	2201      	movs	r2, #1
 80008fc:	701a      	strb	r2, [r3, #0]
//      HAL_GPIO_WritePin(LED_data[i+TOP].port, LED_data[i+TOP].pin, 0);
      return;
 80008fe:	e006      	b.n	800090e <res+0x186>
  for(int i=0; i<TOP;i++)
 8000900:	68fb      	ldr	r3, [r7, #12]
 8000902:	3301      	adds	r3, #1
 8000904:	60fb      	str	r3, [r7, #12]
 8000906:	68fb      	ldr	r3, [r7, #12]
 8000908:	2b03      	cmp	r3, #3
 800090a:	f77f af47 	ble.w	800079c <res+0x14>
    }
  }

}
 800090e:	3710      	adds	r7, #16
 8000910:	46bd      	mov	sp, r7
 8000912:	bd80      	pop	{r7, pc}
 8000914:	20000000 	.word	0x20000000

08000918 <Do>:



// for문의 우선탐색 순서는 엘레베이터 기준임.
void Do(COM *ele,BUD*fl)
{
 8000918:	b480      	push	{r7}
 800091a:	b08b      	sub	sp, #44	@ 0x2c
 800091c:	af00      	add	r7, sp, #0
 800091e:	6078      	str	r0, [r7, #4]
 8000920:	6039      	str	r1, [r7, #0]
  int idx = ele->num[0].current;
 8000922:	687b      	ldr	r3, [r7, #4]
 8000924:	789b      	ldrb	r3, [r3, #2]
 8000926:	60fb      	str	r3, [r7, #12]
  // prestate == abs_up, abs_down일때 여기서 우선순위를 조정해줘야 한다.
  if(ele->num[0].prestate == abs_up)
 8000928:	687b      	ldr	r3, [r7, #4]
 800092a:	785b      	ldrb	r3, [r3, #1]
 800092c:	2b04      	cmp	r3, #4
 800092e:	d126      	bne.n	800097e <Do+0x66>
  {
    ele->num[0].prestate = idle; // 딱 한번만 실행.
 8000930:	687b      	ldr	r3, [r7, #4]
 8000932:	2200      	movs	r2, #0
 8000934:	705a      	strb	r2, [r3, #1]
    for(int i=idx+1; i < TOP;i++)
 8000936:	68fb      	ldr	r3, [r7, #12]
 8000938:	3301      	adds	r3, #1
 800093a:	627b      	str	r3, [r7, #36]	@ 0x24
 800093c:	e01b      	b.n	8000976 <Do+0x5e>
    {
      if(fl->floor[i].upstate == fl_Up || ele->num[0].reserve[i] == ele_busy)
 800093e:	683b      	ldr	r3, [r7, #0]
 8000940:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000942:	f813 3012 	ldrb.w	r3, [r3, r2, lsl #1]
 8000946:	2b01      	cmp	r3, #1
 8000948:	d006      	beq.n	8000958 <Do+0x40>
 800094a:	687a      	ldr	r2, [r7, #4]
 800094c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800094e:	4413      	add	r3, r2
 8000950:	3304      	adds	r3, #4
 8000952:	781b      	ldrb	r3, [r3, #0]
 8000954:	2b01      	cmp	r3, #1
 8000956:	d10b      	bne.n	8000970 <Do+0x58>
      {
        ele->num[0].seq_idx = i;
 8000958:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800095a:	b2da      	uxtb	r2, r3
 800095c:	687b      	ldr	r3, [r7, #4]
 800095e:	725a      	strb	r2, [r3, #9]
        ele->num[0].goal = i;
 8000960:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000962:	b2da      	uxtb	r2, r3
 8000964:	687b      	ldr	r3, [r7, #4]
 8000966:	70da      	strb	r2, [r3, #3]
        ele->num[0].state = go_up;
 8000968:	687b      	ldr	r3, [r7, #4]
 800096a:	2201      	movs	r2, #1
 800096c:	701a      	strb	r2, [r3, #0]
        return;
 800096e:	e0b1      	b.n	8000ad4 <Do+0x1bc>
    for(int i=idx+1; i < TOP;i++)
 8000970:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000972:	3301      	adds	r3, #1
 8000974:	627b      	str	r3, [r7, #36]	@ 0x24
 8000976:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000978:	2b03      	cmp	r3, #3
 800097a:	dde0      	ble.n	800093e <Do+0x26>
 800097c:	e0aa      	b.n	8000ad4 <Do+0x1bc>
      }
    }
  }
  else if(ele->num[0].prestate == abs_down)
 800097e:	687b      	ldr	r3, [r7, #4]
 8000980:	785b      	ldrb	r3, [r3, #1]
 8000982:	2b05      	cmp	r3, #5
 8000984:	d126      	bne.n	80009d4 <Do+0xbc>
  {
    ele->num[0].prestate = idle;
 8000986:	687b      	ldr	r3, [r7, #4]
 8000988:	2200      	movs	r2, #0
 800098a:	705a      	strb	r2, [r3, #1]
    for(int i=idx-1; i >= 0;i--)
 800098c:	68fb      	ldr	r3, [r7, #12]
 800098e:	3b01      	subs	r3, #1
 8000990:	623b      	str	r3, [r7, #32]
 8000992:	e01b      	b.n	80009cc <Do+0xb4>
    {
      if(fl->floor[i].upstate == fl_Down || ele->num[0].reserve[i] == ele_busy)
 8000994:	683b      	ldr	r3, [r7, #0]
 8000996:	6a3a      	ldr	r2, [r7, #32]
 8000998:	f813 3012 	ldrb.w	r3, [r3, r2, lsl #1]
 800099c:	2b02      	cmp	r3, #2
 800099e:	d006      	beq.n	80009ae <Do+0x96>
 80009a0:	687a      	ldr	r2, [r7, #4]
 80009a2:	6a3b      	ldr	r3, [r7, #32]
 80009a4:	4413      	add	r3, r2
 80009a6:	3304      	adds	r3, #4
 80009a8:	781b      	ldrb	r3, [r3, #0]
 80009aa:	2b01      	cmp	r3, #1
 80009ac:	d10b      	bne.n	80009c6 <Do+0xae>
      {
        ele->num[0].seq_idx = i;
 80009ae:	6a3b      	ldr	r3, [r7, #32]
 80009b0:	b2da      	uxtb	r2, r3
 80009b2:	687b      	ldr	r3, [r7, #4]
 80009b4:	725a      	strb	r2, [r3, #9]
        ele->num[0].goal = i;
 80009b6:	6a3b      	ldr	r3, [r7, #32]
 80009b8:	b2da      	uxtb	r2, r3
 80009ba:	687b      	ldr	r3, [r7, #4]
 80009bc:	70da      	strb	r2, [r3, #3]
        ele->num[0].state = go_down;
 80009be:	687b      	ldr	r3, [r7, #4]
 80009c0:	2202      	movs	r2, #2
 80009c2:	701a      	strb	r2, [r3, #0]
        return;
 80009c4:	e086      	b.n	8000ad4 <Do+0x1bc>
    for(int i=idx-1; i >= 0;i--)
 80009c6:	6a3b      	ldr	r3, [r7, #32]
 80009c8:	3b01      	subs	r3, #1
 80009ca:	623b      	str	r3, [r7, #32]
 80009cc:	6a3b      	ldr	r3, [r7, #32]
 80009ce:	2b00      	cmp	r3, #0
 80009d0:	dae0      	bge.n	8000994 <Do+0x7c>
 80009d2:	e07f      	b.n	8000ad4 <Do+0x1bc>
  }
  else
  {
    // 자 그렇지 않으면 일반 명령 기억
    // 새롭게 seq_idx를 설정할꺼야 이렇게 설정해서 중간 골값에 덧씌워지지 않게 할꺼야 적절하게 초기화 해야 해.
    for(int i=idx+1; i<TOP;i++)
 80009d4:	68fb      	ldr	r3, [r7, #12]
 80009d6:	3301      	adds	r3, #1
 80009d8:	61fb      	str	r3, [r7, #28]
 80009da:	e01b      	b.n	8000a14 <Do+0xfc>
    {
      if(fl->floor[i].upstate == fl_Up || ele->num[0].reserve[i] == ele_busy)
 80009dc:	683b      	ldr	r3, [r7, #0]
 80009de:	69fa      	ldr	r2, [r7, #28]
 80009e0:	f813 3012 	ldrb.w	r3, [r3, r2, lsl #1]
 80009e4:	2b01      	cmp	r3, #1
 80009e6:	d006      	beq.n	80009f6 <Do+0xde>
 80009e8:	687a      	ldr	r2, [r7, #4]
 80009ea:	69fb      	ldr	r3, [r7, #28]
 80009ec:	4413      	add	r3, r2
 80009ee:	3304      	adds	r3, #4
 80009f0:	781b      	ldrb	r3, [r3, #0]
 80009f2:	2b01      	cmp	r3, #1
 80009f4:	d10b      	bne.n	8000a0e <Do+0xf6>
      {
        ele->num[0].seq_idx = i;
 80009f6:	69fb      	ldr	r3, [r7, #28]
 80009f8:	b2da      	uxtb	r2, r3
 80009fa:	687b      	ldr	r3, [r7, #4]
 80009fc:	725a      	strb	r2, [r3, #9]
        ele->num[0].goal = i;             // 일단 추가.
 80009fe:	69fb      	ldr	r3, [r7, #28]
 8000a00:	b2da      	uxtb	r2, r3
 8000a02:	687b      	ldr	r3, [r7, #4]
 8000a04:	70da      	strb	r2, [r3, #3]
        ele->num[0].state = go_up;
 8000a06:	687b      	ldr	r3, [r7, #4]
 8000a08:	2201      	movs	r2, #1
 8000a0a:	701a      	strb	r2, [r3, #0]
        return;
 8000a0c:	e062      	b.n	8000ad4 <Do+0x1bc>
    for(int i=idx+1; i<TOP;i++)
 8000a0e:	69fb      	ldr	r3, [r7, #28]
 8000a10:	3301      	adds	r3, #1
 8000a12:	61fb      	str	r3, [r7, #28]
 8000a14:	69fb      	ldr	r3, [r7, #28]
 8000a16:	2b03      	cmp	r3, #3
 8000a18:	dde0      	ble.n	80009dc <Do+0xc4>
      }
    }
    for(int i=idx-1; i>=0;i--)
 8000a1a:	68fb      	ldr	r3, [r7, #12]
 8000a1c:	3b01      	subs	r3, #1
 8000a1e:	61bb      	str	r3, [r7, #24]
 8000a20:	e01c      	b.n	8000a5c <Do+0x144>
    {
      if(fl->floor[i].downstate == fl_Down || ele->num[0].reserve[i] == ele_busy)
 8000a22:	683a      	ldr	r2, [r7, #0]
 8000a24:	69bb      	ldr	r3, [r7, #24]
 8000a26:	005b      	lsls	r3, r3, #1
 8000a28:	4413      	add	r3, r2
 8000a2a:	785b      	ldrb	r3, [r3, #1]
 8000a2c:	2b02      	cmp	r3, #2
 8000a2e:	d006      	beq.n	8000a3e <Do+0x126>
 8000a30:	687a      	ldr	r2, [r7, #4]
 8000a32:	69bb      	ldr	r3, [r7, #24]
 8000a34:	4413      	add	r3, r2
 8000a36:	3304      	adds	r3, #4
 8000a38:	781b      	ldrb	r3, [r3, #0]
 8000a3a:	2b01      	cmp	r3, #1
 8000a3c:	d10b      	bne.n	8000a56 <Do+0x13e>
      {
        ele->num[0].seq_idx = i;
 8000a3e:	69bb      	ldr	r3, [r7, #24]
 8000a40:	b2da      	uxtb	r2, r3
 8000a42:	687b      	ldr	r3, [r7, #4]
 8000a44:	725a      	strb	r2, [r3, #9]
        ele->num[0].goal = i;             // 일단 추가
 8000a46:	69bb      	ldr	r3, [r7, #24]
 8000a48:	b2da      	uxtb	r2, r3
 8000a4a:	687b      	ldr	r3, [r7, #4]
 8000a4c:	70da      	strb	r2, [r3, #3]
        ele->num[0].state = go_down;
 8000a4e:	687b      	ldr	r3, [r7, #4]
 8000a50:	2202      	movs	r2, #2
 8000a52:	701a      	strb	r2, [r3, #0]
        return;
 8000a54:	e03e      	b.n	8000ad4 <Do+0x1bc>
    for(int i=idx-1; i>=0;i--)
 8000a56:	69bb      	ldr	r3, [r7, #24]
 8000a58:	3b01      	subs	r3, #1
 8000a5a:	61bb      	str	r3, [r7, #24]
 8000a5c:	69bb      	ldr	r3, [r7, #24]
 8000a5e:	2b00      	cmp	r3, #0
 8000a60:	dadf      	bge.n	8000a22 <Do+0x10a>
      }
    }
    //절대명령 - 혼잡한 예약인 경우 우선순위를 낮게 둠 순항모드의 우선권 높음 부여
    for(int i=idx-1;i>=0;i--)
 8000a62:	68fb      	ldr	r3, [r7, #12]
 8000a64:	3b01      	subs	r3, #1
 8000a66:	617b      	str	r3, [r7, #20]
 8000a68:	e014      	b.n	8000a94 <Do+0x17c>
    {
      if(fl->floor[i].upstate == fl_Up) // 나보다 아래층에서 위로 올라가는 명령이 있다면 다른거 다 무시하고 도착 후 go_up
 8000a6a:	683b      	ldr	r3, [r7, #0]
 8000a6c:	697a      	ldr	r2, [r7, #20]
 8000a6e:	f813 3012 	ldrb.w	r3, [r3, r2, lsl #1]
 8000a72:	2b01      	cmp	r3, #1
 8000a74:	d10b      	bne.n	8000a8e <Do+0x176>
      {
        ele->num[0].absol_idx = i;
 8000a76:	697b      	ldr	r3, [r7, #20]
 8000a78:	b2da      	uxtb	r2, r3
 8000a7a:	687b      	ldr	r3, [r7, #4]
 8000a7c:	721a      	strb	r2, [r3, #8]
        ele->num[0].seq_idx = i; // Open 에서 이를 비교하는 로직이 있음
 8000a7e:	697b      	ldr	r3, [r7, #20]
 8000a80:	b2da      	uxtb	r2, r3
 8000a82:	687b      	ldr	r3, [r7, #4]
 8000a84:	725a      	strb	r2, [r3, #9]
        ele->num[0].state = abs_up;
 8000a86:	687b      	ldr	r3, [r7, #4]
 8000a88:	2204      	movs	r2, #4
 8000a8a:	701a      	strb	r2, [r3, #0]
        return;
 8000a8c:	e022      	b.n	8000ad4 <Do+0x1bc>
    for(int i=idx-1;i>=0;i--)
 8000a8e:	697b      	ldr	r3, [r7, #20]
 8000a90:	3b01      	subs	r3, #1
 8000a92:	617b      	str	r3, [r7, #20]
 8000a94:	697b      	ldr	r3, [r7, #20]
 8000a96:	2b00      	cmp	r3, #0
 8000a98:	dae7      	bge.n	8000a6a <Do+0x152>
      }
    }
    for(int i=idx+1; i<TOP;i++)
 8000a9a:	68fb      	ldr	r3, [r7, #12]
 8000a9c:	3301      	adds	r3, #1
 8000a9e:	613b      	str	r3, [r7, #16]
 8000aa0:	e015      	b.n	8000ace <Do+0x1b6>
    {
      if(fl->floor[i].downstate == fl_Down) // 내 위층에서 내려가는 명령이 걸리면 다 무시하고 도착 후 go_down
 8000aa2:	683a      	ldr	r2, [r7, #0]
 8000aa4:	693b      	ldr	r3, [r7, #16]
 8000aa6:	005b      	lsls	r3, r3, #1
 8000aa8:	4413      	add	r3, r2
 8000aaa:	785b      	ldrb	r3, [r3, #1]
 8000aac:	2b02      	cmp	r3, #2
 8000aae:	d10b      	bne.n	8000ac8 <Do+0x1b0>
      {
        ele->num[0].absol_idx = i;
 8000ab0:	693b      	ldr	r3, [r7, #16]
 8000ab2:	b2da      	uxtb	r2, r3
 8000ab4:	687b      	ldr	r3, [r7, #4]
 8000ab6:	721a      	strb	r2, [r3, #8]
        ele->num[0].seq_idx = i;
 8000ab8:	693b      	ldr	r3, [r7, #16]
 8000aba:	b2da      	uxtb	r2, r3
 8000abc:	687b      	ldr	r3, [r7, #4]
 8000abe:	725a      	strb	r2, [r3, #9]
        ele->num[0].state = abs_down;
 8000ac0:	687b      	ldr	r3, [r7, #4]
 8000ac2:	2205      	movs	r2, #5
 8000ac4:	701a      	strb	r2, [r3, #0]
        return;
 8000ac6:	e005      	b.n	8000ad4 <Do+0x1bc>
    for(int i=idx+1; i<TOP;i++)
 8000ac8:	693b      	ldr	r3, [r7, #16]
 8000aca:	3301      	adds	r3, #1
 8000acc:	613b      	str	r3, [r7, #16]
 8000ace:	693b      	ldr	r3, [r7, #16]
 8000ad0:	2b03      	cmp	r3, #3
 8000ad2:	dde6      	ble.n	8000aa2 <Do+0x18a>
      }
    }
  }
  // 예약없음
}
 8000ad4:	372c      	adds	r7, #44	@ 0x2c
 8000ad6:	46bd      	mov	sp, r7
 8000ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000adc:	4770      	bx	lr

08000ade <MT>:


void MT(COM*ele, Stepper_t *motor)
{
 8000ade:	b580      	push	{r7, lr}
 8000ae0:	b082      	sub	sp, #8
 8000ae2:	af00      	add	r7, sp, #0
 8000ae4:	6078      	str	r0, [r7, #4]
 8000ae6:	6039      	str	r1, [r7, #0]
  if(ele->num[0].state == go_up || ele->num[0].state == abs_down)
 8000ae8:	687b      	ldr	r3, [r7, #4]
 8000aea:	781b      	ldrb	r3, [r3, #0]
 8000aec:	2b01      	cmp	r3, #1
 8000aee:	d003      	beq.n	8000af8 <MT+0x1a>
 8000af0:	687b      	ldr	r3, [r7, #4]
 8000af2:	781b      	ldrb	r3, [r3, #0]
 8000af4:	2b05      	cmp	r3, #5
 8000af6:	d107      	bne.n	8000b08 <MT+0x2a>
  {
    Stepper_Start(motor,2, DIR_CCW,1100);
 8000af8:	f240 434c 	movw	r3, #1100	@ 0x44c
 8000afc:	2201      	movs	r2, #1
 8000afe:	2102      	movs	r1, #2
 8000b00:	6838      	ldr	r0, [r7, #0]
 8000b02:	f000 fe67 	bl	80017d4 <Stepper_Start>
  }
  else if(ele->num[0].state == go_down || ele->num[0].state == abs_up)
  {
    Stepper_Start(motor,2, DIR_CW,1100);
  }
}
 8000b06:	e00e      	b.n	8000b26 <MT+0x48>
  else if(ele->num[0].state == go_down || ele->num[0].state == abs_up)
 8000b08:	687b      	ldr	r3, [r7, #4]
 8000b0a:	781b      	ldrb	r3, [r3, #0]
 8000b0c:	2b02      	cmp	r3, #2
 8000b0e:	d003      	beq.n	8000b18 <MT+0x3a>
 8000b10:	687b      	ldr	r3, [r7, #4]
 8000b12:	781b      	ldrb	r3, [r3, #0]
 8000b14:	2b04      	cmp	r3, #4
 8000b16:	d106      	bne.n	8000b26 <MT+0x48>
    Stepper_Start(motor,2, DIR_CW,1100);
 8000b18:	f240 434c 	movw	r3, #1100	@ 0x44c
 8000b1c:	2200      	movs	r2, #0
 8000b1e:	2102      	movs	r1, #2
 8000b20:	6838      	ldr	r0, [r7, #0]
 8000b22:	f000 fe57 	bl	80017d4 <Stepper_Start>
}
 8000b26:	bf00      	nop
 8000b28:	3708      	adds	r7, #8
 8000b2a:	46bd      	mov	sp, r7
 8000b2c:	bd80      	pop	{r7, pc}

08000b2e <preGoal>:

// 이전 상태를 기억해서 다음 목적지 선택
bool preGoal(COM*ele,BUD*fl)
{
 8000b2e:	b480      	push	{r7}
 8000b30:	b087      	sub	sp, #28
 8000b32:	af00      	add	r7, sp, #0
 8000b34:	6078      	str	r0, [r7, #4]
 8000b36:	6039      	str	r1, [r7, #0]
  uint8_t idx = ele->num[0].current;
 8000b38:	687b      	ldr	r3, [r7, #4]
 8000b3a:	789b      	ldrb	r3, [r3, #2]
 8000b3c:	73fb      	strb	r3, [r7, #15]

  if(ele->num[0].prestate == go_up && idx <TOP-1)
 8000b3e:	687b      	ldr	r3, [r7, #4]
 8000b40:	785b      	ldrb	r3, [r3, #1]
 8000b42:	2b01      	cmp	r3, #1
 8000b44:	d123      	bne.n	8000b8e <preGoal+0x60>
 8000b46:	7bfb      	ldrb	r3, [r7, #15]
 8000b48:	2b02      	cmp	r3, #2
 8000b4a:	d820      	bhi.n	8000b8e <preGoal+0x60>
  {
    for(int i=idx+1;i<TOP;i++)
 8000b4c:	7bfb      	ldrb	r3, [r7, #15]
 8000b4e:	3301      	adds	r3, #1
 8000b50:	617b      	str	r3, [r7, #20]
 8000b52:	e018      	b.n	8000b86 <preGoal+0x58>
    {
      if(fl->floor[i].upstate == fl_Up || ele->num[0].reserve[i] == ele_busy)
 8000b54:	683b      	ldr	r3, [r7, #0]
 8000b56:	697a      	ldr	r2, [r7, #20]
 8000b58:	f813 3012 	ldrb.w	r3, [r3, r2, lsl #1]
 8000b5c:	2b01      	cmp	r3, #1
 8000b5e:	d006      	beq.n	8000b6e <preGoal+0x40>
 8000b60:	687a      	ldr	r2, [r7, #4]
 8000b62:	697b      	ldr	r3, [r7, #20]
 8000b64:	4413      	add	r3, r2
 8000b66:	3304      	adds	r3, #4
 8000b68:	781b      	ldrb	r3, [r3, #0]
 8000b6a:	2b01      	cmp	r3, #1
 8000b6c:	d108      	bne.n	8000b80 <preGoal+0x52>
      {
        ele->num[0].goal = i;
 8000b6e:	697b      	ldr	r3, [r7, #20]
 8000b70:	b2da      	uxtb	r2, r3
 8000b72:	687b      	ldr	r3, [r7, #4]
 8000b74:	70da      	strb	r2, [r3, #3]
        ele->num[0].state = idle;
 8000b76:	687b      	ldr	r3, [r7, #4]
 8000b78:	2200      	movs	r2, #0
 8000b7a:	701a      	strb	r2, [r3, #0]
        return true;
 8000b7c:	2301      	movs	r3, #1
 8000b7e:	e02f      	b.n	8000be0 <preGoal+0xb2>
    for(int i=idx+1;i<TOP;i++)
 8000b80:	697b      	ldr	r3, [r7, #20]
 8000b82:	3301      	adds	r3, #1
 8000b84:	617b      	str	r3, [r7, #20]
 8000b86:	697b      	ldr	r3, [r7, #20]
 8000b88:	2b03      	cmp	r3, #3
 8000b8a:	dde3      	ble.n	8000b54 <preGoal+0x26>
 8000b8c:	e027      	b.n	8000bde <preGoal+0xb0>
      }
    }
    // 예약이 없는 경우 때문에 반드시 idle로 설정해야 한다.
  }
  else if(ele->num[0].prestate == go_down && idx > 0)
 8000b8e:	687b      	ldr	r3, [r7, #4]
 8000b90:	785b      	ldrb	r3, [r3, #1]
 8000b92:	2b02      	cmp	r3, #2
 8000b94:	d123      	bne.n	8000bde <preGoal+0xb0>
 8000b96:	7bfb      	ldrb	r3, [r7, #15]
 8000b98:	2b00      	cmp	r3, #0
 8000b9a:	d020      	beq.n	8000bde <preGoal+0xb0>
  {
    for(int i=idx-1; i>=0;i--)
 8000b9c:	7bfb      	ldrb	r3, [r7, #15]
 8000b9e:	3b01      	subs	r3, #1
 8000ba0:	613b      	str	r3, [r7, #16]
 8000ba2:	e019      	b.n	8000bd8 <preGoal+0xaa>
    {
      if(fl->floor[i].downstate == fl_Down || ele->num[0].reserve[i] == ele_busy)
 8000ba4:	683a      	ldr	r2, [r7, #0]
 8000ba6:	693b      	ldr	r3, [r7, #16]
 8000ba8:	005b      	lsls	r3, r3, #1
 8000baa:	4413      	add	r3, r2
 8000bac:	785b      	ldrb	r3, [r3, #1]
 8000bae:	2b02      	cmp	r3, #2
 8000bb0:	d006      	beq.n	8000bc0 <preGoal+0x92>
 8000bb2:	687a      	ldr	r2, [r7, #4]
 8000bb4:	693b      	ldr	r3, [r7, #16]
 8000bb6:	4413      	add	r3, r2
 8000bb8:	3304      	adds	r3, #4
 8000bba:	781b      	ldrb	r3, [r3, #0]
 8000bbc:	2b01      	cmp	r3, #1
 8000bbe:	d108      	bne.n	8000bd2 <preGoal+0xa4>
      {
        ele->num[0].goal = i;
 8000bc0:	693b      	ldr	r3, [r7, #16]
 8000bc2:	b2da      	uxtb	r2, r3
 8000bc4:	687b      	ldr	r3, [r7, #4]
 8000bc6:	70da      	strb	r2, [r3, #3]
        ele->num[0].state = idle;
 8000bc8:	687b      	ldr	r3, [r7, #4]
 8000bca:	2200      	movs	r2, #0
 8000bcc:	701a      	strb	r2, [r3, #0]
        return true;
 8000bce:	2301      	movs	r3, #1
 8000bd0:	e006      	b.n	8000be0 <preGoal+0xb2>
    for(int i=idx-1; i>=0;i--)
 8000bd2:	693b      	ldr	r3, [r7, #16]
 8000bd4:	3b01      	subs	r3, #1
 8000bd6:	613b      	str	r3, [r7, #16]
 8000bd8:	693b      	ldr	r3, [r7, #16]
 8000bda:	2b00      	cmp	r3, #0
 8000bdc:	dae2      	bge.n	8000ba4 <preGoal+0x76>
      }
    }
    // 예약이 없는 경우
  }
  return false;
 8000bde:	2300      	movs	r3, #0
}
 8000be0:	4618      	mov	r0, r3
 8000be2:	371c      	adds	r7, #28
 8000be4:	46bd      	mov	sp, r7
 8000be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bea:	4770      	bx	lr

08000bec <ABSGoing>:
// 문제없던 이놈이 말썽이네 이제
void ABSGoing(COM *ele,BUD *fl, Stepper_t *motor)
{
 8000bec:	b580      	push	{r7, lr}
 8000bee:	b086      	sub	sp, #24
 8000bf0:	af00      	add	r7, sp, #0
 8000bf2:	60f8      	str	r0, [r7, #12]
 8000bf4:	60b9      	str	r1, [r7, #8]
 8000bf6:	607a      	str	r2, [r7, #4]
  uint8_t idx = ele->num[0].current; // 체크함수가 있음
 8000bf8:	68fb      	ldr	r3, [r7, #12]
 8000bfa:	789b      	ldrb	r3, [r3, #2]
 8000bfc:	75fb      	strb	r3, [r7, #23]

  // 강제이동 명령이 취소되었으면 중간에 정지(강제이동은 최초의 예약에만 적용되므로 idle상태 진입할때 안에 사람이 없다고 가정) ================
  if((fl->floor[ele->num[0].absol_idx].upstate == fl_none && ele->num[0].state == abs_up) ||
 8000bfe:	68fb      	ldr	r3, [r7, #12]
 8000c00:	7a1b      	ldrb	r3, [r3, #8]
 8000c02:	461a      	mov	r2, r3
 8000c04:	68bb      	ldr	r3, [r7, #8]
 8000c06:	f813 3012 	ldrb.w	r3, [r3, r2, lsl #1]
 8000c0a:	2b00      	cmp	r3, #0
 8000c0c:	d103      	bne.n	8000c16 <ABSGoing+0x2a>
 8000c0e:	68fb      	ldr	r3, [r7, #12]
 8000c10:	781b      	ldrb	r3, [r3, #0]
 8000c12:	2b04      	cmp	r3, #4
 8000c14:	d00b      	beq.n	8000c2e <ABSGoing+0x42>
     (fl->floor[ele->num[0].absol_idx].downstate == fl_none && ele->num[0].state == abs_down))
 8000c16:	68fb      	ldr	r3, [r7, #12]
 8000c18:	7a1b      	ldrb	r3, [r3, #8]
 8000c1a:	68ba      	ldr	r2, [r7, #8]
 8000c1c:	005b      	lsls	r3, r3, #1
 8000c1e:	4413      	add	r3, r2
 8000c20:	785b      	ldrb	r3, [r3, #1]
  if((fl->floor[ele->num[0].absol_idx].upstate == fl_none && ele->num[0].state == abs_up) ||
 8000c22:	2b00      	cmp	r3, #0
 8000c24:	d107      	bne.n	8000c36 <ABSGoing+0x4a>
     (fl->floor[ele->num[0].absol_idx].downstate == fl_none && ele->num[0].state == abs_down))
 8000c26:	68fb      	ldr	r3, [r7, #12]
 8000c28:	781b      	ldrb	r3, [r3, #0]
 8000c2a:	2b05      	cmp	r3, #5
 8000c2c:	d103      	bne.n	8000c36 <ABSGoing+0x4a>
  {
    ele->num[0].state = idle;
 8000c2e:	68fb      	ldr	r3, [r7, #12]
 8000c30:	2200      	movs	r2, #0
 8000c32:	701a      	strb	r2, [r3, #0]
    return;
 8000c34:	e00f      	b.n	8000c56 <ABSGoing+0x6a>
  }

  if(ele->num[0].absol_idx == idx)
 8000c36:	68fb      	ldr	r3, [r7, #12]
 8000c38:	7a1b      	ldrb	r3, [r3, #8]
 8000c3a:	7dfa      	ldrb	r2, [r7, #23]
 8000c3c:	429a      	cmp	r2, r3
 8000c3e:	d106      	bne.n	8000c4e <ABSGoing+0x62>
  {
    ele->num[0].prestate = ele->num[0].state;    // 이전 상태를 기억
 8000c40:	68fb      	ldr	r3, [r7, #12]
 8000c42:	781a      	ldrb	r2, [r3, #0]
 8000c44:	68fb      	ldr	r3, [r7, #12]
 8000c46:	705a      	strb	r2, [r3, #1]
    ele->num[0].state = waiting;
 8000c48:	68fb      	ldr	r3, [r7, #12]
 8000c4a:	2203      	movs	r2, #3
 8000c4c:	701a      	strb	r2, [r3, #0]
  }

  MT(ele,motor);
 8000c4e:	6879      	ldr	r1, [r7, #4]
 8000c50:	68f8      	ldr	r0, [r7, #12]
 8000c52:	f7ff ff44 	bl	8000ade <MT>
}
 8000c56:	3718      	adds	r7, #24
 8000c58:	46bd      	mov	sp, r7
 8000c5a:	bd80      	pop	{r7, pc}

08000c5c <Goal>:
// 순차 주행도 목표 인덱스를 정해야 하나?
// 그렇게 해서 내 첫위치와 목표 인덱스 사이 범위만 스캔?? 취소도 고려?...
// 경유해서 다시 골함수로 돌아오면 무슨이유인지 goal이 최신화가 안된다.
// goal = 1, seq_idx = 2, current = 1
void Goal(COM*ele,BUD*fl)
{
 8000c5c:	b480      	push	{r7}
 8000c5e:	b085      	sub	sp, #20
 8000c60:	af00      	add	r7, sp, #0
 8000c62:	6078      	str	r0, [r7, #4]
 8000c64:	6039      	str	r1, [r7, #0]
  uint8_t idx = ele->num[0].current;
 8000c66:	687b      	ldr	r3, [r7, #4]
 8000c68:	789b      	ldrb	r3, [r3, #2]
 8000c6a:	73fb      	strb	r3, [r7, #15]
  if(idx == ele->num[0].seq_idx) return;
 8000c6c:	687b      	ldr	r3, [r7, #4]
 8000c6e:	7a5b      	ldrb	r3, [r3, #9]
 8000c70:	7bfa      	ldrb	r2, [r7, #15]
 8000c72:	429a      	cmp	r2, r3
 8000c74:	d040      	beq.n	8000cf8 <Goal+0x9c>

  // 바로 위, 바로 아래층만 검사.
  if(ele->num[0].state == go_up && idx <TOP-1)
 8000c76:	687b      	ldr	r3, [r7, #4]
 8000c78:	781b      	ldrb	r3, [r3, #0]
 8000c7a:	2b01      	cmp	r3, #1
 8000c7c:	d11b      	bne.n	8000cb6 <Goal+0x5a>
 8000c7e:	7bfb      	ldrb	r3, [r7, #15]
 8000c80:	2b02      	cmp	r3, #2
 8000c82:	d818      	bhi.n	8000cb6 <Goal+0x5a>
  {
    if(fl->floor[idx+1].upstate == fl_Up || ele->num[0].reserve[idx+1] == ele_busy)
 8000c84:	7bfb      	ldrb	r3, [r7, #15]
 8000c86:	1c5a      	adds	r2, r3, #1
 8000c88:	683b      	ldr	r3, [r7, #0]
 8000c8a:	f813 3012 	ldrb.w	r3, [r3, r2, lsl #1]
 8000c8e:	2b01      	cmp	r3, #1
 8000c90:	d006      	beq.n	8000ca0 <Goal+0x44>
 8000c92:	7bfb      	ldrb	r3, [r7, #15]
 8000c94:	3301      	adds	r3, #1
 8000c96:	687a      	ldr	r2, [r7, #4]
 8000c98:	4413      	add	r3, r2
 8000c9a:	791b      	ldrb	r3, [r3, #4]
 8000c9c:	2b01      	cmp	r3, #1
 8000c9e:	d105      	bne.n	8000cac <Goal+0x50>
    {
      ele->num[0].goal = idx+1;
 8000ca0:	7bfb      	ldrb	r3, [r7, #15]
 8000ca2:	3301      	adds	r3, #1
 8000ca4:	b2da      	uxtb	r2, r3
 8000ca6:	687b      	ldr	r3, [r7, #4]
 8000ca8:	70da      	strb	r2, [r3, #3]
      return;
 8000caa:	e026      	b.n	8000cfa <Goal+0x9e>
    }
    else
    {
      ele->num[0].goal = ele->num[0].seq_idx; // 예약 취소 변경 ====================================================
 8000cac:	687b      	ldr	r3, [r7, #4]
 8000cae:	7a5a      	ldrb	r2, [r3, #9]
 8000cb0:	687b      	ldr	r3, [r7, #4]
 8000cb2:	70da      	strb	r2, [r3, #3]
      return;
 8000cb4:	e021      	b.n	8000cfa <Goal+0x9e>
    }
  }
  else if(ele->num[0].state == go_down && idx > 0)
 8000cb6:	687b      	ldr	r3, [r7, #4]
 8000cb8:	781b      	ldrb	r3, [r3, #0]
 8000cba:	2b02      	cmp	r3, #2
 8000cbc:	d11d      	bne.n	8000cfa <Goal+0x9e>
 8000cbe:	7bfb      	ldrb	r3, [r7, #15]
 8000cc0:	2b00      	cmp	r3, #0
 8000cc2:	d01a      	beq.n	8000cfa <Goal+0x9e>
  {
    if(fl->floor[idx-1].downstate == fl_Down || ele->num[0].reserve[idx-1] == ele_busy)
 8000cc4:	7bfb      	ldrb	r3, [r7, #15]
 8000cc6:	3b01      	subs	r3, #1
 8000cc8:	683a      	ldr	r2, [r7, #0]
 8000cca:	005b      	lsls	r3, r3, #1
 8000ccc:	4413      	add	r3, r2
 8000cce:	785b      	ldrb	r3, [r3, #1]
 8000cd0:	2b02      	cmp	r3, #2
 8000cd2:	d006      	beq.n	8000ce2 <Goal+0x86>
 8000cd4:	7bfb      	ldrb	r3, [r7, #15]
 8000cd6:	3b01      	subs	r3, #1
 8000cd8:	687a      	ldr	r2, [r7, #4]
 8000cda:	4413      	add	r3, r2
 8000cdc:	791b      	ldrb	r3, [r3, #4]
 8000cde:	2b01      	cmp	r3, #1
 8000ce0:	d105      	bne.n	8000cee <Goal+0x92>
    {
      ele->num[0].goal = idx-1;
 8000ce2:	7bfb      	ldrb	r3, [r7, #15]
 8000ce4:	3b01      	subs	r3, #1
 8000ce6:	b2da      	uxtb	r2, r3
 8000ce8:	687b      	ldr	r3, [r7, #4]
 8000cea:	70da      	strb	r2, [r3, #3]
      return;
 8000cec:	e005      	b.n	8000cfa <Goal+0x9e>
    }
    else
    {
      ele->num[0].goal = ele->num[0].seq_idx;
 8000cee:	687b      	ldr	r3, [r7, #4]
 8000cf0:	7a5a      	ldrb	r2, [r3, #9]
 8000cf2:	687b      	ldr	r3, [r7, #4]
 8000cf4:	70da      	strb	r2, [r3, #3]
      return;
 8000cf6:	e000      	b.n	8000cfa <Goal+0x9e>
  if(idx == ele->num[0].seq_idx) return;
 8000cf8:	bf00      	nop
    }
  }
}
 8000cfa:	3714      	adds	r7, #20
 8000cfc:	46bd      	mov	sp, r7
 8000cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d02:	4770      	bx	lr

08000d04 <Going>:

// 이동하면서..중간에 멈출자리가 있으면 멈춰야 한다.
// 자 두번쨰 세번쨰 오면서 버그가 생겨..
void Going(COM *ele,BUD *fl, Stepper_t *motor)
{
 8000d04:	b580      	push	{r7, lr}
 8000d06:	b086      	sub	sp, #24
 8000d08:	af00      	add	r7, sp, #0
 8000d0a:	60f8      	str	r0, [r7, #12]
 8000d0c:	60b9      	str	r1, [r7, #8]
 8000d0e:	607a      	str	r2, [r7, #4]

  uint8_t idx = ele->num[0].current;
 8000d10:	68fb      	ldr	r3, [r7, #12]
 8000d12:	789b      	ldrb	r3, [r3, #2]
 8000d14:	75fb      	strb	r3, [r7, #23]
  uint8_t seq = ele->num[0].seq_idx;
 8000d16:	68fb      	ldr	r3, [r7, #12]
 8000d18:	7a5b      	ldrb	r3, [r3, #9]
 8000d1a:	75bb      	strb	r3, [r7, #22]

  // seq_idx가 예약 취소되있는 경우
  // 1. 상승중이면서 위쪽 예약이 취소된경우
  // 2. 하강중이면서 아래쪽 예약이 취소된경우
  // 3. 엘레베이터 예약이 걸린 경우-층 에약과 무관하게 idle로 가면 안된다.
  if(((ele->num[0].state == go_up && fl->floor[seq].upstate == fl_none && ele->num[0].reserve[seq] == ele_none) ||
 8000d1c:	68fb      	ldr	r3, [r7, #12]
 8000d1e:	781b      	ldrb	r3, [r3, #0]
 8000d20:	2b01      	cmp	r3, #1
 8000d22:	d10b      	bne.n	8000d3c <Going+0x38>
 8000d24:	7dba      	ldrb	r2, [r7, #22]
 8000d26:	68bb      	ldr	r3, [r7, #8]
 8000d28:	f813 3012 	ldrb.w	r3, [r3, r2, lsl #1]
 8000d2c:	2b00      	cmp	r3, #0
 8000d2e:	d105      	bne.n	8000d3c <Going+0x38>
 8000d30:	7dbb      	ldrb	r3, [r7, #22]
 8000d32:	68fa      	ldr	r2, [r7, #12]
 8000d34:	4413      	add	r3, r2
 8000d36:	791b      	ldrb	r3, [r3, #4]
 8000d38:	2b00      	cmp	r3, #0
 8000d3a:	d010      	beq.n	8000d5e <Going+0x5a>

       (ele->num[0].state == go_down && fl->floor[seq].downstate == fl_none&& ele->num[0].reserve[seq] == ele_none)))
 8000d3c:	68fb      	ldr	r3, [r7, #12]
 8000d3e:	781b      	ldrb	r3, [r3, #0]
  if(((ele->num[0].state == go_up && fl->floor[seq].upstate == fl_none && ele->num[0].reserve[seq] == ele_none) ||
 8000d40:	2b02      	cmp	r3, #2
 8000d42:	d110      	bne.n	8000d66 <Going+0x62>
       (ele->num[0].state == go_down && fl->floor[seq].downstate == fl_none&& ele->num[0].reserve[seq] == ele_none)))
 8000d44:	7dbb      	ldrb	r3, [r7, #22]
 8000d46:	68ba      	ldr	r2, [r7, #8]
 8000d48:	005b      	lsls	r3, r3, #1
 8000d4a:	4413      	add	r3, r2
 8000d4c:	785b      	ldrb	r3, [r3, #1]
 8000d4e:	2b00      	cmp	r3, #0
 8000d50:	d109      	bne.n	8000d66 <Going+0x62>
 8000d52:	7dbb      	ldrb	r3, [r7, #22]
 8000d54:	68fa      	ldr	r2, [r7, #12]
 8000d56:	4413      	add	r3, r2
 8000d58:	791b      	ldrb	r3, [r3, #4]
 8000d5a:	2b00      	cmp	r3, #0
 8000d5c:	d103      	bne.n	8000d66 <Going+0x62>
  {
    ele->num[0].state = idle;
 8000d5e:	68fb      	ldr	r3, [r7, #12]
 8000d60:	2200      	movs	r2, #0
 8000d62:	701a      	strb	r2, [r3, #0]
    return;
 8000d64:	e019      	b.n	8000d9a <Going+0x96>
  }


  if(idx == ele->num[0].seq_idx || idx == ele->num[0].goal)
 8000d66:	68fb      	ldr	r3, [r7, #12]
 8000d68:	7a5b      	ldrb	r3, [r3, #9]
 8000d6a:	7dfa      	ldrb	r2, [r7, #23]
 8000d6c:	429a      	cmp	r2, r3
 8000d6e:	d004      	beq.n	8000d7a <Going+0x76>
 8000d70:	68fb      	ldr	r3, [r7, #12]
 8000d72:	78db      	ldrb	r3, [r3, #3]
 8000d74:	7dfa      	ldrb	r2, [r7, #23]
 8000d76:	429a      	cmp	r2, r3
 8000d78:	d107      	bne.n	8000d8a <Going+0x86>
  {
    ele->num[0].prestate = ele->num[0].state;
 8000d7a:	68fb      	ldr	r3, [r7, #12]
 8000d7c:	781a      	ldrb	r2, [r3, #0]
 8000d7e:	68fb      	ldr	r3, [r7, #12]
 8000d80:	705a      	strb	r2, [r3, #1]
    ele->num[0].state = waiting;
 8000d82:	68fb      	ldr	r3, [r7, #12]
 8000d84:	2203      	movs	r2, #3
 8000d86:	701a      	strb	r2, [r3, #0]
    return;
 8000d88:	e007      	b.n	8000d9a <Going+0x96>
  }

  Goal(ele, fl); // 순서 변경 금지
 8000d8a:	68b9      	ldr	r1, [r7, #8]
 8000d8c:	68f8      	ldr	r0, [r7, #12]
 8000d8e:	f7ff ff65 	bl	8000c5c <Goal>

  MT(ele,motor);
 8000d92:	6879      	ldr	r1, [r7, #4]
 8000d94:	68f8      	ldr	r0, [r7, #12]
 8000d96:	f7ff fea2 	bl	8000ade <MT>

}
 8000d9a:	3718      	adds	r7, #24
 8000d9c:	46bd      	mov	sp, r7
 8000d9e:	bd80      	pop	{r7, pc}

08000da0 <Open>:



// 자 절대로 온경우와 일반으로 온 경우가 있다.
void Open(COM * ele, BUD * fl)
{
 8000da0:	b580      	push	{r7, lr}
 8000da2:	b084      	sub	sp, #16
 8000da4:	af00      	add	r7, sp, #0
 8000da6:	6078      	str	r0, [r7, #4]
 8000da8:	6039      	str	r1, [r7, #0]
  uint8_t idx = ele->num[0].current;
 8000daa:	687b      	ldr	r3, [r7, #4]
 8000dac:	789b      	ldrb	r3, [r3, #2]
 8000dae:	73fb      	strb	r3, [r7, #15]
  // 예약 지우기 - 절대명령은 층에서 하는것이 아닌 엘레베이터에서 인식하는 것임 제거는 똑같이
  if(ele->num[0].prestate == go_up || ele->num[0].prestate == abs_up)
 8000db0:	687b      	ldr	r3, [r7, #4]
 8000db2:	785b      	ldrb	r3, [r3, #1]
 8000db4:	2b01      	cmp	r3, #1
 8000db6:	d003      	beq.n	8000dc0 <Open+0x20>
 8000db8:	687b      	ldr	r3, [r7, #4]
 8000dba:	785b      	ldrb	r3, [r3, #1]
 8000dbc:	2b04      	cmp	r3, #4
 8000dbe:	d105      	bne.n	8000dcc <Open+0x2c>
  {
    fl->floor[idx].upstate = fl_none;
 8000dc0:	7bfa      	ldrb	r2, [r7, #15]
 8000dc2:	683b      	ldr	r3, [r7, #0]
 8000dc4:	2100      	movs	r1, #0
 8000dc6:	f803 1012 	strb.w	r1, [r3, r2, lsl #1]
 8000dca:	e00d      	b.n	8000de8 <Open+0x48>
//    HAL_GPIO_WritePin(LED_data[idx].port, LED_data[idx].pin, 0);
  }
  else if(ele->num[0].prestate == go_down || ele->num[0].prestate == abs_down)
 8000dcc:	687b      	ldr	r3, [r7, #4]
 8000dce:	785b      	ldrb	r3, [r3, #1]
 8000dd0:	2b02      	cmp	r3, #2
 8000dd2:	d003      	beq.n	8000ddc <Open+0x3c>
 8000dd4:	687b      	ldr	r3, [r7, #4]
 8000dd6:	785b      	ldrb	r3, [r3, #1]
 8000dd8:	2b05      	cmp	r3, #5
 8000dda:	d105      	bne.n	8000de8 <Open+0x48>
  {
    fl->floor[idx].downstate = fl_none;
 8000ddc:	7bfb      	ldrb	r3, [r7, #15]
 8000dde:	683a      	ldr	r2, [r7, #0]
 8000de0:	005b      	lsls	r3, r3, #1
 8000de2:	4413      	add	r3, r2
 8000de4:	2200      	movs	r2, #0
 8000de6:	705a      	strb	r2, [r3, #1]
  }
  ele->num[0].reserve[idx] = ele_none;
 8000de8:	7bfb      	ldrb	r3, [r7, #15]
 8000dea:	687a      	ldr	r2, [r7, #4]
 8000dec:	4413      	add	r3, r2
 8000dee:	2200      	movs	r2, #0
 8000df0:	711a      	strb	r2, [r3, #4]
//  HAL_GPIO_WritePin(LED_data[idx+TOP].port, LED_data[idx+TOP].pin, 0);

  // start 타이머
  static uint8_t flag = 0;
  static uint32_t prevTime = 0;
  if(flag == 0)
 8000df2:	4b29      	ldr	r3, [pc, #164]	@ (8000e98 <Open+0xf8>)
 8000df4:	781b      	ldrb	r3, [r3, #0]
 8000df6:	2b00      	cmp	r3, #0
 8000df8:	d108      	bne.n	8000e0c <Open+0x6c>
  {
    flag = 1;
 8000dfa:	4b27      	ldr	r3, [pc, #156]	@ (8000e98 <Open+0xf8>)
 8000dfc:	2201      	movs	r2, #1
 8000dfe:	701a      	strb	r2, [r3, #0]
    prevTime = HAL_GetTick();
 8000e00:	f001 f92e 	bl	8002060 <HAL_GetTick>
 8000e04:	4603      	mov	r3, r0
 8000e06:	4a25      	ldr	r2, [pc, #148]	@ (8000e9c <Open+0xfc>)
 8000e08:	6013      	str	r3, [r2, #0]
 8000e0a:	e010      	b.n	8000e2e <Open+0x8e>
  }
  else if(flag == 1 && ((HAL_GetTick() - prevTime) > 5000))
 8000e0c:	4b22      	ldr	r3, [pc, #136]	@ (8000e98 <Open+0xf8>)
 8000e0e:	781b      	ldrb	r3, [r3, #0]
 8000e10:	2b01      	cmp	r3, #1
 8000e12:	d10c      	bne.n	8000e2e <Open+0x8e>
 8000e14:	f001 f924 	bl	8002060 <HAL_GetTick>
 8000e18:	4602      	mov	r2, r0
 8000e1a:	4b20      	ldr	r3, [pc, #128]	@ (8000e9c <Open+0xfc>)
 8000e1c:	681b      	ldr	r3, [r3, #0]
 8000e1e:	1ad3      	subs	r3, r2, r3
 8000e20:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000e24:	4293      	cmp	r3, r2
 8000e26:	d902      	bls.n	8000e2e <Open+0x8e>
  {
    flag = 2;
 8000e28:	4b1b      	ldr	r3, [pc, #108]	@ (8000e98 <Open+0xf8>)
 8000e2a:	2202      	movs	r2, #2
 8000e2c:	701a      	strb	r2, [r3, #0]
  }
  // 타이머 end

  if(flag == 2)
 8000e2e:	4b1a      	ldr	r3, [pc, #104]	@ (8000e98 <Open+0xf8>)
 8000e30:	781b      	ldrb	r3, [r3, #0]
 8000e32:	2b02      	cmp	r3, #2
 8000e34:	d12d      	bne.n	8000e92 <Open+0xf2>
  {
    // 반드시 위로 올라간다.- 근데 예약된게 없으면 IDLE
    if(ele->num[0].prestate == abs_up)
 8000e36:	687b      	ldr	r3, [r7, #4]
 8000e38:	785b      	ldrb	r3, [r3, #1]
 8000e3a:	2b04      	cmp	r3, #4
 8000e3c:	d106      	bne.n	8000e4c <Open+0xac>
    {
      flag = 0;
 8000e3e:	4b16      	ldr	r3, [pc, #88]	@ (8000e98 <Open+0xf8>)
 8000e40:	2200      	movs	r2, #0
 8000e42:	701a      	strb	r2, [r3, #0]
      ele->num[0].state = idle; // Do 함수에서 우선순위 스캔을 해줘야 한다.
 8000e44:	687b      	ldr	r3, [r7, #4]
 8000e46:	2200      	movs	r2, #0
 8000e48:	701a      	strb	r2, [r3, #0]
      return;
 8000e4a:	e022      	b.n	8000e92 <Open+0xf2>
      // 여기서 위의 예약이 시간이 지나기 전에 갱신되지 않으면 아래예약을 볼 수 밖에 없음.
    }
    else if(ele->num[0].prestate == abs_down)
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	785b      	ldrb	r3, [r3, #1]
 8000e50:	2b05      	cmp	r3, #5
 8000e52:	d106      	bne.n	8000e62 <Open+0xc2>
    {
      flag = 0;
 8000e54:	4b10      	ldr	r3, [pc, #64]	@ (8000e98 <Open+0xf8>)
 8000e56:	2200      	movs	r2, #0
 8000e58:	701a      	strb	r2, [r3, #0]
      ele->num[0].state = idle;
 8000e5a:	687b      	ldr	r3, [r7, #4]
 8000e5c:	2200      	movs	r2, #0
 8000e5e:	701a      	strb	r2, [r3, #0]
      return;
 8000e60:	e017      	b.n	8000e92 <Open+0xf2>
    }

    // 자 seq_idx에 도달하기 전까지 going에서 waiting을 돌꺼야
    // seq_idx에 도달하면 그떄부터 아래의 이 코드를 하는거지.
    if(idx != ele->num[0].seq_idx)
 8000e62:	687b      	ldr	r3, [r7, #4]
 8000e64:	7a5b      	ldrb	r3, [r3, #9]
 8000e66:	7bfa      	ldrb	r2, [r7, #15]
 8000e68:	429a      	cmp	r2, r3
 8000e6a:	d00b      	beq.n	8000e84 <Open+0xe4>
    {
      flag = 0;
 8000e6c:	4b0a      	ldr	r3, [pc, #40]	@ (8000e98 <Open+0xf8>)
 8000e6e:	2200      	movs	r2, #0
 8000e70:	701a      	strb	r2, [r3, #0]
      // 다음 골을 정해줘야 함.
      preGoal(ele, fl);
 8000e72:	6839      	ldr	r1, [r7, #0]
 8000e74:	6878      	ldr	r0, [r7, #4]
 8000e76:	f7ff fe5a 	bl	8000b2e <preGoal>
      ele->num[0].state = ele->num[0].prestate;
 8000e7a:	687b      	ldr	r3, [r7, #4]
 8000e7c:	785a      	ldrb	r2, [r3, #1]
 8000e7e:	687b      	ldr	r3, [r7, #4]
 8000e80:	701a      	strb	r2, [r3, #0]
      return;
 8000e82:	e006      	b.n	8000e92 <Open+0xf2>
//    {
//      flag = 0;
//      return;
//    }
    // 전부 아닌 경우는 그냥 idle로 가자.(재판단해)
    flag = 0;
 8000e84:	4b04      	ldr	r3, [pc, #16]	@ (8000e98 <Open+0xf8>)
 8000e86:	2200      	movs	r2, #0
 8000e88:	701a      	strb	r2, [r3, #0]
    ele->num[0].state = idle;
 8000e8a:	687b      	ldr	r3, [r7, #4]
 8000e8c:	2200      	movs	r2, #0
 8000e8e:	701a      	strb	r2, [r3, #0]
    return;
 8000e90:	bf00      	nop
  }
}
 8000e92:	3710      	adds	r7, #16
 8000e94:	46bd      	mov	sp, r7
 8000e96:	bd80      	pop	{r7, pc}
 8000e98:	2000019c 	.word	0x2000019c
 8000e9c:	200001a0 	.word	0x200001a0

08000ea0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000ea0:	b580      	push	{r7, lr}
 8000ea2:	b08a      	sub	sp, #40	@ 0x28
 8000ea4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ea6:	f107 0314 	add.w	r3, r7, #20
 8000eaa:	2200      	movs	r2, #0
 8000eac:	601a      	str	r2, [r3, #0]
 8000eae:	605a      	str	r2, [r3, #4]
 8000eb0:	609a      	str	r2, [r3, #8]
 8000eb2:	60da      	str	r2, [r3, #12]
 8000eb4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000eb6:	2300      	movs	r3, #0
 8000eb8:	613b      	str	r3, [r7, #16]
 8000eba:	4b7a      	ldr	r3, [pc, #488]	@ (80010a4 <MX_GPIO_Init+0x204>)
 8000ebc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ebe:	4a79      	ldr	r2, [pc, #484]	@ (80010a4 <MX_GPIO_Init+0x204>)
 8000ec0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000ec4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ec6:	4b77      	ldr	r3, [pc, #476]	@ (80010a4 <MX_GPIO_Init+0x204>)
 8000ec8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000eca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000ece:	613b      	str	r3, [r7, #16]
 8000ed0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000ed2:	2300      	movs	r3, #0
 8000ed4:	60fb      	str	r3, [r7, #12]
 8000ed6:	4b73      	ldr	r3, [pc, #460]	@ (80010a4 <MX_GPIO_Init+0x204>)
 8000ed8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000eda:	4a72      	ldr	r2, [pc, #456]	@ (80010a4 <MX_GPIO_Init+0x204>)
 8000edc:	f043 0304 	orr.w	r3, r3, #4
 8000ee0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ee2:	4b70      	ldr	r3, [pc, #448]	@ (80010a4 <MX_GPIO_Init+0x204>)
 8000ee4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ee6:	f003 0304 	and.w	r3, r3, #4
 8000eea:	60fb      	str	r3, [r7, #12]
 8000eec:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000eee:	2300      	movs	r3, #0
 8000ef0:	60bb      	str	r3, [r7, #8]
 8000ef2:	4b6c      	ldr	r3, [pc, #432]	@ (80010a4 <MX_GPIO_Init+0x204>)
 8000ef4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ef6:	4a6b      	ldr	r2, [pc, #428]	@ (80010a4 <MX_GPIO_Init+0x204>)
 8000ef8:	f043 0301 	orr.w	r3, r3, #1
 8000efc:	6313      	str	r3, [r2, #48]	@ 0x30
 8000efe:	4b69      	ldr	r3, [pc, #420]	@ (80010a4 <MX_GPIO_Init+0x204>)
 8000f00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f02:	f003 0301 	and.w	r3, r3, #1
 8000f06:	60bb      	str	r3, [r7, #8]
 8000f08:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f0a:	2300      	movs	r3, #0
 8000f0c:	607b      	str	r3, [r7, #4]
 8000f0e:	4b65      	ldr	r3, [pc, #404]	@ (80010a4 <MX_GPIO_Init+0x204>)
 8000f10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f12:	4a64      	ldr	r2, [pc, #400]	@ (80010a4 <MX_GPIO_Init+0x204>)
 8000f14:	f043 0302 	orr.w	r3, r3, #2
 8000f18:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f1a:	4b62      	ldr	r3, [pc, #392]	@ (80010a4 <MX_GPIO_Init+0x204>)
 8000f1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f1e:	f003 0302 	and.w	r3, r3, #2
 8000f22:	607b      	str	r3, [r7, #4]
 8000f24:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000f26:	2300      	movs	r3, #0
 8000f28:	603b      	str	r3, [r7, #0]
 8000f2a:	4b5e      	ldr	r3, [pc, #376]	@ (80010a4 <MX_GPIO_Init+0x204>)
 8000f2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f2e:	4a5d      	ldr	r2, [pc, #372]	@ (80010a4 <MX_GPIO_Init+0x204>)
 8000f30:	f043 0308 	orr.w	r3, r3, #8
 8000f34:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f36:	4b5b      	ldr	r3, [pc, #364]	@ (80010a4 <MX_GPIO_Init+0x204>)
 8000f38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f3a:	f003 0308 	and.w	r3, r3, #8
 8000f3e:	603b      	str	r3, [r7, #0]
 8000f40:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5|GPIO_PIN_7|GPIO_PIN_11|GPIO_PIN_12, GPIO_PIN_RESET);
 8000f42:	2200      	movs	r2, #0
 8000f44:	f44f 51c5 	mov.w	r1, #6304	@ 0x18a0
 8000f48:	4857      	ldr	r0, [pc, #348]	@ (80010a8 <MX_GPIO_Init+0x208>)
 8000f4a:	f001 fbd5 	bl	80026f8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7
 8000f4e:	2200      	movs	r2, #0
 8000f50:	f44f 717c 	mov.w	r1, #1008	@ 0x3f0
 8000f54:	4855      	ldr	r0, [pc, #340]	@ (80010ac <MX_GPIO_Init+0x20c>)
 8000f56:	f001 fbcf 	bl	80026f8 <HAL_GPIO_WritePin>
                          |GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_10|GPIO_PIN_12
 8000f5a:	2200      	movs	r2, #0
 8000f5c:	f24f 7146 	movw	r1, #63302	@ 0xf746
 8000f60:	4853      	ldr	r0, [pc, #332]	@ (80010b0 <MX_GPIO_Init+0x210>)
 8000f62:	f001 fbc9 	bl	80026f8 <HAL_GPIO_WritePin>
                          |GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_6
                          |GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);

  /*Configure GPIO pins : PC0 PC1 PC2 PC3
                           PC10 PC11 PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8000f66:	f641 430f 	movw	r3, #7183	@ 0x1c0f
 8000f6a:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f6c:	2300      	movs	r3, #0
 8000f6e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000f70:	2301      	movs	r3, #1
 8000f72:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000f74:	f107 0314 	add.w	r3, r7, #20
 8000f78:	4619      	mov	r1, r3
 8000f7a:	484c      	ldr	r0, [pc, #304]	@ (80010ac <MX_GPIO_Init+0x20c>)
 8000f7c:	f001 fa20 	bl	80023c0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA1 PA4 PA9 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_9;
 8000f80:	f240 2312 	movw	r3, #530	@ 0x212
 8000f84:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000f86:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000f8a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f8c:	2300      	movs	r3, #0
 8000f8e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f90:	f107 0314 	add.w	r3, r7, #20
 8000f94:	4619      	mov	r1, r3
 8000f96:	4844      	ldr	r0, [pc, #272]	@ (80010a8 <MX_GPIO_Init+0x208>)
 8000f98:	f001 fa12 	bl	80023c0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA5 PA7 PA11 PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7|GPIO_PIN_11|GPIO_PIN_12;
 8000f9c:	f44f 53c5 	mov.w	r3, #6304	@ 0x18a0
 8000fa0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000fa2:	2301      	movs	r3, #1
 8000fa4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fa6:	2300      	movs	r3, #0
 8000fa8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000faa:	2300      	movs	r3, #0
 8000fac:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fae:	f107 0314 	add.w	r3, r7, #20
 8000fb2:	4619      	mov	r1, r3
 8000fb4:	483c      	ldr	r0, [pc, #240]	@ (80010a8 <MX_GPIO_Init+0x208>)
 8000fb6:	f001 fa03 	bl	80023c0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC4 PC5 PC6 PC7
                           PC8 PC9 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7
 8000fba:	f44f 737c 	mov.w	r3, #1008	@ 0x3f0
 8000fbe:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_8|GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000fc0:	2301      	movs	r3, #1
 8000fc2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fc4:	2300      	movs	r3, #0
 8000fc6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fc8:	2300      	movs	r3, #0
 8000fca:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000fcc:	f107 0314 	add.w	r3, r7, #20
 8000fd0:	4619      	mov	r1, r3
 8000fd2:	4836      	ldr	r0, [pc, #216]	@ (80010ac <MX_GPIO_Init+0x20c>)
 8000fd4:	f001 f9f4 	bl	80023c0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000fd8:	2301      	movs	r3, #1
 8000fda:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000fdc:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000fe0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fe2:	2300      	movs	r3, #0
 8000fe4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000fe6:	f107 0314 	add.w	r3, r7, #20
 8000fea:	4619      	mov	r1, r3
 8000fec:	4830      	ldr	r0, [pc, #192]	@ (80010b0 <MX_GPIO_Init+0x210>)
 8000fee:	f001 f9e7 	bl	80023c0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB1 PB2 PB10 PB12
                           PB13 PB14 PB15 PB6
                           PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_10|GPIO_PIN_12
 8000ff2:	f24f 7346 	movw	r3, #63302	@ 0xf746
 8000ff6:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_6
                          |GPIO_PIN_8|GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ff8:	2301      	movs	r3, #1
 8000ffa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ffc:	2300      	movs	r3, #0
 8000ffe:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001000:	2300      	movs	r3, #0
 8001002:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001004:	f107 0314 	add.w	r3, r7, #20
 8001008:	4619      	mov	r1, r3
 800100a:	4829      	ldr	r0, [pc, #164]	@ (80010b0 <MX_GPIO_Init+0x210>)
 800100c:	f001 f9d8 	bl	80023c0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001010:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001014:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001016:	2300      	movs	r3, #0
 8001018:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800101a:	2302      	movs	r3, #2
 800101c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800101e:	f107 0314 	add.w	r3, r7, #20
 8001022:	4619      	mov	r1, r3
 8001024:	4820      	ldr	r0, [pc, #128]	@ (80010a8 <MX_GPIO_Init+0x208>)
 8001026:	f001 f9cb 	bl	80023c0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 800102a:	2304      	movs	r3, #4
 800102c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800102e:	2300      	movs	r3, #0
 8001030:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001032:	2301      	movs	r3, #1
 8001034:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001036:	f107 0314 	add.w	r3, r7, #20
 800103a:	4619      	mov	r1, r3
 800103c:	481d      	ldr	r0, [pc, #116]	@ (80010b4 <MX_GPIO_Init+0x214>)
 800103e:	f001 f9bf 	bl	80023c0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB3 PB4 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8001042:	2338      	movs	r3, #56	@ 0x38
 8001044:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001046:	2300      	movs	r3, #0
 8001048:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800104a:	2302      	movs	r3, #2
 800104c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800104e:	f107 0314 	add.w	r3, r7, #20
 8001052:	4619      	mov	r1, r3
 8001054:	4816      	ldr	r0, [pc, #88]	@ (80010b0 <MX_GPIO_Init+0x210>)
 8001056:	f001 f9b3 	bl	80023c0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 800105a:	2200      	movs	r2, #0
 800105c:	2100      	movs	r1, #0
 800105e:	2006      	movs	r0, #6
 8001060:	f001 f8e5 	bl	800222e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8001064:	2006      	movs	r0, #6
 8001066:	f001 f8fe 	bl	8002266 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 800106a:	2200      	movs	r2, #0
 800106c:	2100      	movs	r1, #0
 800106e:	2007      	movs	r0, #7
 8001070:	f001 f8dd 	bl	800222e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8001074:	2007      	movs	r0, #7
 8001076:	f001 f8f6 	bl	8002266 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 800107a:	2200      	movs	r2, #0
 800107c:	2100      	movs	r1, #0
 800107e:	200a      	movs	r0, #10
 8001080:	f001 f8d5 	bl	800222e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8001084:	200a      	movs	r0, #10
 8001086:	f001 f8ee 	bl	8002266 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 800108a:	2200      	movs	r2, #0
 800108c:	2100      	movs	r1, #0
 800108e:	2017      	movs	r0, #23
 8001090:	f001 f8cd 	bl	800222e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001094:	2017      	movs	r0, #23
 8001096:	f001 f8e6 	bl	8002266 <HAL_NVIC_EnableIRQ>

}
 800109a:	bf00      	nop
 800109c:	3728      	adds	r7, #40	@ 0x28
 800109e:	46bd      	mov	sp, r7
 80010a0:	bd80      	pop	{r7, pc}
 80010a2:	bf00      	nop
 80010a4:	40023800 	.word	0x40023800
 80010a8:	40020000 	.word	0x40020000
 80010ac:	40020800 	.word	0x40020800
 80010b0:	40020400 	.word	0x40020400
 80010b4:	40020c00 	.word	0x40020c00

080010b8 <ledOn>:
    };


// LED 전부 On
void ledOn(uint8_t num)
{
 80010b8:	b580      	push	{r7, lr}
 80010ba:	b084      	sub	sp, #16
 80010bc:	af00      	add	r7, sp, #0
 80010be:	4603      	mov	r3, r0
 80010c0:	71fb      	strb	r3, [r7, #7]
  for(uint8_t i = 0; i < num; i++)
 80010c2:	2300      	movs	r3, #0
 80010c4:	73fb      	strb	r3, [r7, #15]
 80010c6:	e013      	b.n	80010f0 <ledOn+0x38>
  {
    HAL_GPIO_WritePin(led[i].port, led[i].number, led[i].onState);
 80010c8:	7bfb      	ldrb	r3, [r7, #15]
 80010ca:	4a0e      	ldr	r2, [pc, #56]	@ (8001104 <ledOn+0x4c>)
 80010cc:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 80010d0:	7bfb      	ldrb	r3, [r7, #15]
 80010d2:	4a0c      	ldr	r2, [pc, #48]	@ (8001104 <ledOn+0x4c>)
 80010d4:	00db      	lsls	r3, r3, #3
 80010d6:	4413      	add	r3, r2
 80010d8:	8899      	ldrh	r1, [r3, #4]
 80010da:	7bfb      	ldrb	r3, [r7, #15]
 80010dc:	4a09      	ldr	r2, [pc, #36]	@ (8001104 <ledOn+0x4c>)
 80010de:	00db      	lsls	r3, r3, #3
 80010e0:	4413      	add	r3, r2
 80010e2:	799b      	ldrb	r3, [r3, #6]
 80010e4:	461a      	mov	r2, r3
 80010e6:	f001 fb07 	bl	80026f8 <HAL_GPIO_WritePin>
  for(uint8_t i = 0; i < num; i++)
 80010ea:	7bfb      	ldrb	r3, [r7, #15]
 80010ec:	3301      	adds	r3, #1
 80010ee:	73fb      	strb	r3, [r7, #15]
 80010f0:	7bfa      	ldrb	r2, [r7, #15]
 80010f2:	79fb      	ldrb	r3, [r7, #7]
 80010f4:	429a      	cmp	r2, r3
 80010f6:	d3e7      	bcc.n	80010c8 <ledOn+0x10>
  }
}
 80010f8:	bf00      	nop
 80010fa:	bf00      	nop
 80010fc:	3710      	adds	r7, #16
 80010fe:	46bd      	mov	sp, r7
 8001100:	bd80      	pop	{r7, pc}
 8001102:	bf00      	nop
 8001104:	200000c4 	.word	0x200000c4

08001108 <ledOff>:


// LED 전부 Off
void ledOff(uint8_t num)
{
 8001108:	b580      	push	{r7, lr}
 800110a:	b084      	sub	sp, #16
 800110c:	af00      	add	r7, sp, #0
 800110e:	4603      	mov	r3, r0
 8001110:	71fb      	strb	r3, [r7, #7]
  for(uint8_t i = 0; i < num; i++)
 8001112:	2300      	movs	r3, #0
 8001114:	73fb      	strb	r3, [r7, #15]
 8001116:	e013      	b.n	8001140 <ledOff+0x38>
  {
    HAL_GPIO_WritePin(led[i].port, led[i].number, led[i].offState);
 8001118:	7bfb      	ldrb	r3, [r7, #15]
 800111a:	4a0e      	ldr	r2, [pc, #56]	@ (8001154 <ledOff+0x4c>)
 800111c:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 8001120:	7bfb      	ldrb	r3, [r7, #15]
 8001122:	4a0c      	ldr	r2, [pc, #48]	@ (8001154 <ledOff+0x4c>)
 8001124:	00db      	lsls	r3, r3, #3
 8001126:	4413      	add	r3, r2
 8001128:	8899      	ldrh	r1, [r3, #4]
 800112a:	7bfb      	ldrb	r3, [r7, #15]
 800112c:	4a09      	ldr	r2, [pc, #36]	@ (8001154 <ledOff+0x4c>)
 800112e:	00db      	lsls	r3, r3, #3
 8001130:	4413      	add	r3, r2
 8001132:	79db      	ldrb	r3, [r3, #7]
 8001134:	461a      	mov	r2, r3
 8001136:	f001 fadf 	bl	80026f8 <HAL_GPIO_WritePin>
  for(uint8_t i = 0; i < num; i++)
 800113a:	7bfb      	ldrb	r3, [r7, #15]
 800113c:	3301      	adds	r3, #1
 800113e:	73fb      	strb	r3, [r7, #15]
 8001140:	7bfa      	ldrb	r2, [r7, #15]
 8001142:	79fb      	ldrb	r3, [r7, #7]
 8001144:	429a      	cmp	r2, r3
 8001146:	d3e7      	bcc.n	8001118 <ledOff+0x10>
  }
}
 8001148:	bf00      	nop
 800114a:	bf00      	nop
 800114c:	3710      	adds	r7, #16
 800114e:	46bd      	mov	sp, r7
 8001150:	bd80      	pop	{r7, pc}
 8001152:	bf00      	nop
 8001154:	200000c4 	.word	0x200000c4

08001158 <ledLeftShift_Start>:
  HAL_Delay(500);
};


void ledLeftShift_Start(void)
{
 8001158:	b580      	push	{r7, lr}
 800115a:	af00      	add	r7, sp, #0
    shiftRun = 1;
 800115c:	4b07      	ldr	r3, [pc, #28]	@ (800117c <ledLeftShift_Start+0x24>)
 800115e:	2201      	movs	r2, #1
 8001160:	701a      	strb	r2, [r3, #0]
    shiftIndex = 0;
 8001162:	4b07      	ldr	r3, [pc, #28]	@ (8001180 <ledLeftShift_Start+0x28>)
 8001164:	2200      	movs	r2, #0
 8001166:	701a      	strb	r2, [r3, #0]
    shiftDir = 1;
 8001168:	4b06      	ldr	r3, [pc, #24]	@ (8001184 <ledLeftShift_Start+0x2c>)
 800116a:	2201      	movs	r2, #1
 800116c:	701a      	strb	r2, [r3, #0]
    shiftTick = HAL_GetTick();
 800116e:	f000 ff77 	bl	8002060 <HAL_GetTick>
 8001172:	4603      	mov	r3, r0
 8001174:	4a04      	ldr	r2, [pc, #16]	@ (8001188 <ledLeftShift_Start+0x30>)
 8001176:	6013      	str	r3, [r2, #0]
}
 8001178:	bf00      	nop
 800117a:	bd80      	pop	{r7, pc}
 800117c:	200001a4 	.word	0x200001a4
 8001180:	200001ac 	.word	0x200001ac
 8001184:	200000c1 	.word	0x200000c1
 8001188:	200001a8 	.word	0x200001a8

0800118c <ledLeftShift_Task>:
    }
}


void ledLeftShift_Task(uint8_t num)
{
 800118c:	b580      	push	{r7, lr}
 800118e:	b082      	sub	sp, #8
 8001190:	af00      	add	r7, sp, #0
 8001192:	4603      	mov	r3, r0
 8001194:	71fb      	strb	r3, [r7, #7]
    if (!shiftRun) return;
 8001196:	4b16      	ldr	r3, [pc, #88]	@ (80011f0 <ledLeftShift_Task+0x64>)
 8001198:	781b      	ldrb	r3, [r3, #0]
 800119a:	2b00      	cmp	r3, #0
 800119c:	d024      	beq.n	80011e8 <ledLeftShift_Task+0x5c>

    if (HAL_GetTick() - shiftTick >= 200)
 800119e:	f000 ff5f 	bl	8002060 <HAL_GetTick>
 80011a2:	4602      	mov	r2, r0
 80011a4:	4b13      	ldr	r3, [pc, #76]	@ (80011f4 <ledLeftShift_Task+0x68>)
 80011a6:	681b      	ldr	r3, [r3, #0]
 80011a8:	1ad3      	subs	r3, r2, r3
 80011aa:	2bc7      	cmp	r3, #199	@ 0xc7
 80011ac:	d91d      	bls.n	80011ea <ledLeftShift_Task+0x5e>
    {
        shiftTick = HAL_GetTick();
 80011ae:	f000 ff57 	bl	8002060 <HAL_GetTick>
 80011b2:	4603      	mov	r3, r0
 80011b4:	4a0f      	ldr	r2, [pc, #60]	@ (80011f4 <ledLeftShift_Task+0x68>)
 80011b6:	6013      	str	r3, [r2, #0]

        // 1. 전체 OFF
        ledOff(8);
 80011b8:	2008      	movs	r0, #8
 80011ba:	f7ff ffa5 	bl	8001108 <ledOff>

        // 2. 현재 위치까지 ON
        ledOn(leftshiftIndex % 9);
 80011be:	4b0e      	ldr	r3, [pc, #56]	@ (80011f8 <ledLeftShift_Task+0x6c>)
 80011c0:	781a      	ldrb	r2, [r3, #0]
 80011c2:	4b0e      	ldr	r3, [pc, #56]	@ (80011fc <ledLeftShift_Task+0x70>)
 80011c4:	fba3 1302 	umull	r1, r3, r3, r2
 80011c8:	0859      	lsrs	r1, r3, #1
 80011ca:	460b      	mov	r3, r1
 80011cc:	00db      	lsls	r3, r3, #3
 80011ce:	440b      	add	r3, r1
 80011d0:	1ad3      	subs	r3, r2, r3
 80011d2:	b2db      	uxtb	r3, r3
 80011d4:	4618      	mov	r0, r3
 80011d6:	f7ff ff6f 	bl	80010b8 <ledOn>

        // 3. 인덱스 증가
        leftshiftIndex++;
 80011da:	4b07      	ldr	r3, [pc, #28]	@ (80011f8 <ledLeftShift_Task+0x6c>)
 80011dc:	781b      	ldrb	r3, [r3, #0]
 80011de:	3301      	adds	r3, #1
 80011e0:	b2da      	uxtb	r2, r3
 80011e2:	4b05      	ldr	r3, [pc, #20]	@ (80011f8 <ledLeftShift_Task+0x6c>)
 80011e4:	701a      	strb	r2, [r3, #0]
 80011e6:	e000      	b.n	80011ea <ledLeftShift_Task+0x5e>
    if (!shiftRun) return;
 80011e8:	bf00      	nop
    }
}
 80011ea:	3708      	adds	r7, #8
 80011ec:	46bd      	mov	sp, r7
 80011ee:	bd80      	pop	{r7, pc}
 80011f0:	200001a4 	.word	0x200001a4
 80011f4:	200001a8 	.word	0x200001a8
 80011f8:	200001ad 	.word	0x200001ad
 80011fc:	38e38e39 	.word	0x38e38e39

08001200 <ledRightShift_Task>:

void ledRightShift_Task(uint8_t num)
{
 8001200:	b580      	push	{r7, lr}
 8001202:	b082      	sub	sp, #8
 8001204:	af00      	add	r7, sp, #0
 8001206:	4603      	mov	r3, r0
 8001208:	71fb      	strb	r3, [r7, #7]
    if (!shiftRun) return;
 800120a:	4b16      	ldr	r3, [pc, #88]	@ (8001264 <ledRightShift_Task+0x64>)
 800120c:	781b      	ldrb	r3, [r3, #0]
 800120e:	2b00      	cmp	r3, #0
 8001210:	d023      	beq.n	800125a <ledRightShift_Task+0x5a>

    if (HAL_GetTick() - shiftTick >= 200)
 8001212:	f000 ff25 	bl	8002060 <HAL_GetTick>
 8001216:	4602      	mov	r2, r0
 8001218:	4b13      	ldr	r3, [pc, #76]	@ (8001268 <ledRightShift_Task+0x68>)
 800121a:	681b      	ldr	r3, [r3, #0]
 800121c:	1ad3      	subs	r3, r2, r3
 800121e:	2bc7      	cmp	r3, #199	@ 0xc7
 8001220:	d91c      	bls.n	800125c <ledRightShift_Task+0x5c>
    {
        shiftTick = HAL_GetTick();
 8001222:	f000 ff1d 	bl	8002060 <HAL_GetTick>
 8001226:	4603      	mov	r3, r0
 8001228:	4a0f      	ldr	r2, [pc, #60]	@ (8001268 <ledRightShift_Task+0x68>)
 800122a:	6013      	str	r3, [r2, #0]

        // 1. 전체 OFF
        ledOff(8);
 800122c:	2008      	movs	r0, #8
 800122e:	f7ff ff6b 	bl	8001108 <ledOff>

        ledOn(rightshiftIndex);
 8001232:	4b0e      	ldr	r3, [pc, #56]	@ (800126c <ledRightShift_Task+0x6c>)
 8001234:	781b      	ldrb	r3, [r3, #0]
 8001236:	4618      	mov	r0, r3
 8001238:	f7ff ff3e 	bl	80010b8 <ledOn>

        // 인덱스 감소
        if (rightshiftIndex == 0)
 800123c:	4b0b      	ldr	r3, [pc, #44]	@ (800126c <ledRightShift_Task+0x6c>)
 800123e:	781b      	ldrb	r3, [r3, #0]
 8001240:	2b00      	cmp	r3, #0
 8001242:	d103      	bne.n	800124c <ledRightShift_Task+0x4c>
          rightshiftIndex = 8;
 8001244:	4b09      	ldr	r3, [pc, #36]	@ (800126c <ledRightShift_Task+0x6c>)
 8001246:	2208      	movs	r2, #8
 8001248:	701a      	strb	r2, [r3, #0]
 800124a:	e007      	b.n	800125c <ledRightShift_Task+0x5c>
        else
          rightshiftIndex--;
 800124c:	4b07      	ldr	r3, [pc, #28]	@ (800126c <ledRightShift_Task+0x6c>)
 800124e:	781b      	ldrb	r3, [r3, #0]
 8001250:	3b01      	subs	r3, #1
 8001252:	b2da      	uxtb	r2, r3
 8001254:	4b05      	ldr	r3, [pc, #20]	@ (800126c <ledRightShift_Task+0x6c>)
 8001256:	701a      	strb	r2, [r3, #0]
 8001258:	e000      	b.n	800125c <ledRightShift_Task+0x5c>
    if (!shiftRun) return;
 800125a:	bf00      	nop
    }
}
 800125c:	3708      	adds	r7, #8
 800125e:	46bd      	mov	sp, r7
 8001260:	bd80      	pop	{r7, pc}
 8001262:	bf00      	nop
 8001264:	200001a4 	.word	0x200001a4
 8001268:	200001a8 	.word	0x200001a8
 800126c:	200000c0 	.word	0x200000c0

08001270 <_write>:
void SystemClock_Config(void);
/* USER CODE BEGIN PFP */


// uart
int _write(int file, char* p, int len){
 8001270:	b580      	push	{r7, lr}
 8001272:	b084      	sub	sp, #16
 8001274:	af00      	add	r7, sp, #0
 8001276:	60f8      	str	r0, [r7, #12]
 8001278:	60b9      	str	r1, [r7, #8]
 800127a:	607a      	str	r2, [r7, #4]
    HAL_UART_Transmit(&huart2, (char *)p, len, 10);
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	b29a      	uxth	r2, r3
 8001280:	230a      	movs	r3, #10
 8001282:	68b9      	ldr	r1, [r7, #8]
 8001284:	4803      	ldr	r0, [pc, #12]	@ (8001294 <_write+0x24>)
 8001286:	f002 ff61 	bl	800414c <HAL_UART_Transmit>
    return len;
 800128a:	687b      	ldr	r3, [r7, #4]
}
 800128c:	4618      	mov	r0, r3
 800128e:	3710      	adds	r7, #16
 8001290:	46bd      	mov	sp, r7
 8001292:	bd80      	pop	{r7, pc}
 8001294:	2000029c 	.word	0x2000029c

08001298 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001298:	b580      	push	{r7, lr}
 800129a:	b082      	sub	sp, #8
 800129c:	af00      	add	r7, sp, #0
 800129e:	6078      	str	r0, [r7, #4]
if(htim->Instance == TIM10)
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	681b      	ldr	r3, [r3, #0]
 80012a4:	4a04      	ldr	r2, [pc, #16]	@ (80012b8 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80012a6:	4293      	cmp	r3, r2
 80012a8:	d102      	bne.n	80012b0 <HAL_TIM_PeriodElapsedCallback+0x18>
    {
        Stepper_ISR(&stepper);
 80012aa:	4804      	ldr	r0, [pc, #16]	@ (80012bc <HAL_TIM_PeriodElapsedCallback+0x24>)
 80012ac:	f000 faf8 	bl	80018a0 <Stepper_ISR>
    }
}
 80012b0:	bf00      	nop
 80012b2:	3708      	adds	r7, #8
 80012b4:	46bd      	mov	sp, r7
 80012b6:	bd80      	pop	{r7, pc}
 80012b8:	40014400 	.word	0x40014400
 80012bc:	200001b0 	.word	0x200001b0

080012c0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80012c0:	b580      	push	{r7, lr}
 80012c2:	b082      	sub	sp, #8
 80012c4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80012c6:	f000 fe65 	bl	8001f94 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80012ca:	f000 f877 	bl	80013bc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80012ce:	f7ff fde7 	bl	8000ea0 <MX_GPIO_Init>
  MX_TIM3_Init();
 80012d2:	f000 fc7f 	bl	8001bd4 <MX_TIM3_Init>
  MX_TIM11_Init();
 80012d6:	f000 fd11 	bl	8001cfc <MX_TIM11_Init>
  MX_USART2_UART_Init();
 80012da:	f000 fdb7 	bl	8001e4c <MX_USART2_UART_Init>
  MX_TIM10_Init();
 80012de:	f000 fce9 	bl	8001cb4 <MX_TIM10_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_Base_Start(&htim11);                // delay_us
 80012e2:	4830      	ldr	r0, [pc, #192]	@ (80013a4 <main+0xe4>)
 80012e4:	f001 ff22 	bl	800312c <HAL_TIM_Base_Start>
  HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_1); // Ultrasonic waves
 80012e8:	2100      	movs	r1, #0
 80012ea:	482f      	ldr	r0, [pc, #188]	@ (80013a8 <main+0xe8>)
 80012ec:	f002 f862 	bl	80033b4 <HAL_TIM_IC_Start_IT>

  // 엘베의 현재위치값으로 초기화.
  //fl_check(&ele, &fl);
  elvinit(&ele, &fl);
 80012f0:	492e      	ldr	r1, [pc, #184]	@ (80013ac <main+0xec>)
 80012f2:	482f      	ldr	r0, [pc, #188]	@ (80013b0 <main+0xf0>)
 80012f4:	f7ff f9d8 	bl	80006a8 <elvinit>

  // 초기값 설정
  Stepper_Init(&stepper, &htim10);
 80012f8:	492e      	ldr	r1, [pc, #184]	@ (80013b4 <main+0xf4>)
 80012fa:	482f      	ldr	r0, [pc, #188]	@ (80013b8 <main+0xf8>)
 80012fc:	f000 fa50 	bl	80017a0 <Stepper_Init>
  ledLeftShift_Start();
 8001300:	f7ff ff2a 	bl	8001158 <ledLeftShift_Start>



  uint8_t STT = idle; //초기
 8001304:	2300      	movs	r3, #0
 8001306:	71fb      	strb	r3, [r7, #7]
     * 예약 취소를 하거나 처음 시작할 때 초기위치가 특정되지 않는 경우의 상황 처리.
     * 1. 예약 취소
     * 2. 초기화시 위치조정.
     * =================
     */
    Stepper_Task(&stepper);
 8001308:	482b      	ldr	r0, [pc, #172]	@ (80013b8 <main+0xf8>)
 800130a:	f000 fa9d 	bl	8001848 <Stepper_Task>
//    fl_check(&ele, &fl);  // 현재위치 반환
    res(&ele,&fl);        //예약 잡기 취소
 800130e:	4927      	ldr	r1, [pc, #156]	@ (80013ac <main+0xec>)
 8001310:	4827      	ldr	r0, [pc, #156]	@ (80013b0 <main+0xf0>)
 8001312:	f7ff fa39 	bl	8000788 <res>
    STT = ele.num[0].state; // === res 에서 모든 예약이 이동중 취소되면 이동하고있는 가장 가까운 층으로 이동후 idle 진입해야 함.===
 8001316:	4b26      	ldr	r3, [pc, #152]	@ (80013b0 <main+0xf0>)
 8001318:	781b      	ldrb	r3, [r3, #0]
 800131a:	71fb      	strb	r3, [r7, #7]

    segmentDisplay(ele.num[0].current + 1);
 800131c:	4b24      	ldr	r3, [pc, #144]	@ (80013b0 <main+0xf0>)
 800131e:	789b      	ldrb	r3, [r3, #2]
 8001320:	3301      	adds	r3, #1
 8001322:	b2db      	uxtb	r3, r3
 8001324:	4618      	mov	r0, r3
 8001326:	f000 f9a1 	bl	800166c <segmentDisplay>
//    ledLeftShift_Task(8);
//    ledOn(8);


    DEBUG_ElevatorStatus(STT); // 메인함수 제일 아래에 선언됨(제미나이 코드)
 800132a:	79fb      	ldrb	r3, [r7, #7]
 800132c:	4618      	mov	r0, r3
 800132e:	f000 f8ad 	bl	800148c <DEBUG_ElevatorStatus>

    switch(STT)
 8001332:	79fb      	ldrb	r3, [r7, #7]
 8001334:	2b05      	cmp	r3, #5
 8001336:	d831      	bhi.n	800139c <main+0xdc>
 8001338:	a201      	add	r2, pc, #4	@ (adr r2, 8001340 <main+0x80>)
 800133a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800133e:	bf00      	nop
 8001340:	08001359 	.word	0x08001359
 8001344:	08001375 	.word	0x08001375
 8001348:	0800137b 	.word	0x0800137b
 800134c:	0800138d 	.word	0x0800138d
 8001350:	08001369 	.word	0x08001369
 8001354:	08001369 	.word	0x08001369
    {
      case(idle) :
      {
        ledOff(8);
 8001358:	2008      	movs	r0, #8
 800135a:	f7ff fed5 	bl	8001108 <ledOff>
        Do(&ele,&fl);
 800135e:	4913      	ldr	r1, [pc, #76]	@ (80013ac <main+0xec>)
 8001360:	4813      	ldr	r0, [pc, #76]	@ (80013b0 <main+0xf0>)
 8001362:	f7ff fad9 	bl	8000918 <Do>
        break;
 8001366:	e01c      	b.n	80013a2 <main+0xe2>
//      	ledLeftShift_Task(8);
	}
      case(abs_down):
      {
//        ledRightShift_Task(8);
        ABSGoing(&ele, &fl, &stepper);
 8001368:	4a13      	ldr	r2, [pc, #76]	@ (80013b8 <main+0xf8>)
 800136a:	4910      	ldr	r1, [pc, #64]	@ (80013ac <main+0xec>)
 800136c:	4810      	ldr	r0, [pc, #64]	@ (80013b0 <main+0xf0>)
 800136e:	f7ff fc3d 	bl	8000bec <ABSGoing>
        break;
 8001372:	e016      	b.n	80013a2 <main+0xe2>
      }
      case(go_up) : // 위로
	{
      	ledLeftShift_Task(8);
 8001374:	2008      	movs	r0, #8
 8001376:	f7ff ff09 	bl	800118c <ledLeftShift_Task>
	}
      case(go_down): // AI
      {
        ledRightShift_Task(8);
 800137a:	2008      	movs	r0, #8
 800137c:	f7ff ff40 	bl	8001200 <ledRightShift_Task>
        Going(&ele, &fl,&stepper);
 8001380:	4a0d      	ldr	r2, [pc, #52]	@ (80013b8 <main+0xf8>)
 8001382:	490a      	ldr	r1, [pc, #40]	@ (80013ac <main+0xec>)
 8001384:	480a      	ldr	r0, [pc, #40]	@ (80013b0 <main+0xf0>)
 8001386:	f7ff fcbd 	bl	8000d04 <Going>
        break;
 800138a:	e00a      	b.n	80013a2 <main+0xe2>
      }
      case(waiting) :
      {
        ledOff(8);
 800138c:	2008      	movs	r0, #8
 800138e:	f7ff febb 	bl	8001108 <ledOff>
        Open(&ele, &fl);
 8001392:	4906      	ldr	r1, [pc, #24]	@ (80013ac <main+0xec>)
 8001394:	4806      	ldr	r0, [pc, #24]	@ (80013b0 <main+0xf0>)
 8001396:	f7ff fd03 	bl	8000da0 <Open>
        break;
 800139a:	e002      	b.n	80013a2 <main+0xe2>
      }
      default:
      {
      	ledOff(8);
 800139c:	2008      	movs	r0, #8
 800139e:	f7ff feb3 	bl	8001108 <ledOff>
    Stepper_Task(&stepper);
 80013a2:	e7b1      	b.n	8001308 <main+0x48>
 80013a4:	20000254 	.word	0x20000254
 80013a8:	200001c4 	.word	0x200001c4
 80013ac:	20000194 	.word	0x20000194
 80013b0:	20000188 	.word	0x20000188
 80013b4:	2000020c 	.word	0x2000020c
 80013b8:	200001b0 	.word	0x200001b0

080013bc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80013bc:	b580      	push	{r7, lr}
 80013be:	b094      	sub	sp, #80	@ 0x50
 80013c0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80013c2:	f107 0320 	add.w	r3, r7, #32
 80013c6:	2230      	movs	r2, #48	@ 0x30
 80013c8:	2100      	movs	r1, #0
 80013ca:	4618      	mov	r0, r3
 80013cc:	f003 ffb8 	bl	8005340 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80013d0:	f107 030c 	add.w	r3, r7, #12
 80013d4:	2200      	movs	r2, #0
 80013d6:	601a      	str	r2, [r3, #0]
 80013d8:	605a      	str	r2, [r3, #4]
 80013da:	609a      	str	r2, [r3, #8]
 80013dc:	60da      	str	r2, [r3, #12]
 80013de:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80013e0:	2300      	movs	r3, #0
 80013e2:	60bb      	str	r3, [r7, #8]
 80013e4:	4b27      	ldr	r3, [pc, #156]	@ (8001484 <SystemClock_Config+0xc8>)
 80013e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013e8:	4a26      	ldr	r2, [pc, #152]	@ (8001484 <SystemClock_Config+0xc8>)
 80013ea:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80013ee:	6413      	str	r3, [r2, #64]	@ 0x40
 80013f0:	4b24      	ldr	r3, [pc, #144]	@ (8001484 <SystemClock_Config+0xc8>)
 80013f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013f4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80013f8:	60bb      	str	r3, [r7, #8]
 80013fa:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80013fc:	2300      	movs	r3, #0
 80013fe:	607b      	str	r3, [r7, #4]
 8001400:	4b21      	ldr	r3, [pc, #132]	@ (8001488 <SystemClock_Config+0xcc>)
 8001402:	681b      	ldr	r3, [r3, #0]
 8001404:	4a20      	ldr	r2, [pc, #128]	@ (8001488 <SystemClock_Config+0xcc>)
 8001406:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800140a:	6013      	str	r3, [r2, #0]
 800140c:	4b1e      	ldr	r3, [pc, #120]	@ (8001488 <SystemClock_Config+0xcc>)
 800140e:	681b      	ldr	r3, [r3, #0]
 8001410:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001414:	607b      	str	r3, [r7, #4]
 8001416:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001418:	2301      	movs	r3, #1
 800141a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 800141c:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 8001420:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001422:	2302      	movs	r3, #2
 8001424:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001426:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800142a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 800142c:	2304      	movs	r3, #4
 800142e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 100;
 8001430:	2364      	movs	r3, #100	@ 0x64
 8001432:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001434:	2302      	movs	r3, #2
 8001436:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001438:	2304      	movs	r3, #4
 800143a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800143c:	f107 0320 	add.w	r3, r7, #32
 8001440:	4618      	mov	r0, r3
 8001442:	f001 f98b 	bl	800275c <HAL_RCC_OscConfig>
 8001446:	4603      	mov	r3, r0
 8001448:	2b00      	cmp	r3, #0
 800144a:	d001      	beq.n	8001450 <SystemClock_Config+0x94>
  {
    Error_Handler();
 800144c:	f000 f908 	bl	8001660 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001450:	230f      	movs	r3, #15
 8001452:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001454:	2302      	movs	r3, #2
 8001456:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001458:	2300      	movs	r3, #0
 800145a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800145c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001460:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001462:	2300      	movs	r3, #0
 8001464:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8001466:	f107 030c 	add.w	r3, r7, #12
 800146a:	2103      	movs	r1, #3
 800146c:	4618      	mov	r0, r3
 800146e:	f001 fbed 	bl	8002c4c <HAL_RCC_ClockConfig>
 8001472:	4603      	mov	r3, r0
 8001474:	2b00      	cmp	r3, #0
 8001476:	d001      	beq.n	800147c <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8001478:	f000 f8f2 	bl	8001660 <Error_Handler>
  }
}
 800147c:	bf00      	nop
 800147e:	3750      	adds	r7, #80	@ 0x50
 8001480:	46bd      	mov	sp, r7
 8001482:	bd80      	pop	{r7, pc}
 8001484:	40023800 	.word	0x40023800
 8001488:	40007000 	.word	0x40007000

0800148c <DEBUG_ElevatorStatus>:

/* USER CODE BEGIN 4 */
void DEBUG_ElevatorStatus(uint8_t STT)
{
 800148c:	b5b0      	push	{r4, r5, r7, lr}
 800148e:	b08c      	sub	sp, #48	@ 0x30
 8001490:	af02      	add	r7, sp, #8
 8001492:	4603      	mov	r3, r0
 8001494:	71fb      	strb	r3, [r7, #7]
    static uint32_t lastLogTime = 0;
    if (HAL_GetTick() - lastLogTime < 500) return;
 8001496:	f000 fde3 	bl	8002060 <HAL_GetTick>
 800149a:	4602      	mov	r2, r0
 800149c:	4b4d      	ldr	r3, [pc, #308]	@ (80015d4 <DEBUG_ElevatorStatus+0x148>)
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	1ad3      	subs	r3, r2, r3
 80014a2:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 80014a6:	f0c0 8091 	bcc.w	80015cc <DEBUG_ElevatorStatus+0x140>
    lastLogTime = HAL_GetTick();
 80014aa:	f000 fdd9 	bl	8002060 <HAL_GetTick>
 80014ae:	4603      	mov	r3, r0
 80014b0:	4a48      	ldr	r2, [pc, #288]	@ (80015d4 <DEBUG_ElevatorStatus+0x148>)
 80014b2:	6013      	str	r3, [r2, #0]

    const char* stateNames[] = {"IDLE", "UP", "DOWN", "WAIT", "ABS_UP", "ABS_DN"};
 80014b4:	4b48      	ldr	r3, [pc, #288]	@ (80015d8 <DEBUG_ElevatorStatus+0x14c>)
 80014b6:	f107 0408 	add.w	r4, r7, #8
 80014ba:	461d      	mov	r5, r3
 80014bc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80014be:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80014c0:	e895 0003 	ldmia.w	r5, {r0, r1}
 80014c4:	e884 0003 	stmia.w	r4, {r0, r1}

    printf("\r\n--- Elevator Status ---");
 80014c8:	4844      	ldr	r0, [pc, #272]	@ (80015dc <DEBUG_ElevatorStatus+0x150>)
 80014ca:	f003 fec9 	bl	8005260 <iprintf>
    if (STT <= 5) printf("\r\nState:  [%s]", stateNames[STT]);
 80014ce:	79fb      	ldrb	r3, [r7, #7]
 80014d0:	2b05      	cmp	r3, #5
 80014d2:	d80a      	bhi.n	80014ea <DEBUG_ElevatorStatus+0x5e>
 80014d4:	79fb      	ldrb	r3, [r7, #7]
 80014d6:	009b      	lsls	r3, r3, #2
 80014d8:	3328      	adds	r3, #40	@ 0x28
 80014da:	443b      	add	r3, r7
 80014dc:	f853 3c20 	ldr.w	r3, [r3, #-32]
 80014e0:	4619      	mov	r1, r3
 80014e2:	483f      	ldr	r0, [pc, #252]	@ (80015e0 <DEBUG_ElevatorStatus+0x154>)
 80014e4:	f003 febc 	bl	8005260 <iprintf>
 80014e8:	e004      	b.n	80014f4 <DEBUG_ElevatorStatus+0x68>
    else          printf("\r\nState:  [ERR:%d]", STT);
 80014ea:	79fb      	ldrb	r3, [r7, #7]
 80014ec:	4619      	mov	r1, r3
 80014ee:	483d      	ldr	r0, [pc, #244]	@ (80015e4 <DEBUG_ElevatorStatus+0x158>)
 80014f0:	f003 feb6 	bl	8005260 <iprintf>

    printf("\r\nFloor:  Current[%d] -> Goal[%d]", ele.num[0].current + 1, ele.num[0].goal + 1);
 80014f4:	4b3c      	ldr	r3, [pc, #240]	@ (80015e8 <DEBUG_ElevatorStatus+0x15c>)
 80014f6:	789b      	ldrb	r3, [r3, #2]
 80014f8:	3301      	adds	r3, #1
 80014fa:	4a3b      	ldr	r2, [pc, #236]	@ (80015e8 <DEBUG_ElevatorStatus+0x15c>)
 80014fc:	78d2      	ldrb	r2, [r2, #3]
 80014fe:	3201      	adds	r2, #1
 8001500:	4619      	mov	r1, r3
 8001502:	483a      	ldr	r0, [pc, #232]	@ (80015ec <DEBUG_ElevatorStatus+0x160>)
 8001504:	f003 feac 	bl	8005260 <iprintf>

    if (STT == abs_up || STT == abs_down) {
 8001508:	79fb      	ldrb	r3, [r7, #7]
 800150a:	2b04      	cmp	r3, #4
 800150c:	d002      	beq.n	8001514 <DEBUG_ElevatorStatus+0x88>
 800150e:	79fb      	ldrb	r3, [r7, #7]
 8001510:	2b05      	cmp	r3, #5
 8001512:	d106      	bne.n	8001522 <DEBUG_ElevatorStatus+0x96>
        printf(" (Target: %dF)", ele.num[0].absol_idx + 1);
 8001514:	4b34      	ldr	r3, [pc, #208]	@ (80015e8 <DEBUG_ElevatorStatus+0x15c>)
 8001516:	7a1b      	ldrb	r3, [r3, #8]
 8001518:	3301      	adds	r3, #1
 800151a:	4619      	mov	r1, r3
 800151c:	4834      	ldr	r0, [pc, #208]	@ (80015f0 <DEBUG_ElevatorStatus+0x164>)
 800151e:	f003 fe9f 	bl	8005260 <iprintf>
    }

    printf("\r\nRes:    ");
 8001522:	4834      	ldr	r0, [pc, #208]	@ (80015f4 <DEBUG_ElevatorStatus+0x168>)
 8001524:	f003 fe9c 	bl	8005260 <iprintf>
    for(int i = 0; i < TOP; i++) {
 8001528:	2300      	movs	r3, #0
 800152a:	627b      	str	r3, [r7, #36]	@ 0x24
 800152c:	e047      	b.n	80015be <DEBUG_ElevatorStatus+0x132>
        char u = (fl.floor[i].upstate == fl_Up) ? 'U' : '-';
 800152e:	4a32      	ldr	r2, [pc, #200]	@ (80015f8 <DEBUG_ElevatorStatus+0x16c>)
 8001530:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001532:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 8001536:	2b01      	cmp	r3, #1
 8001538:	d101      	bne.n	800153e <DEBUG_ElevatorStatus+0xb2>
 800153a:	2355      	movs	r3, #85	@ 0x55
 800153c:	e000      	b.n	8001540 <DEBUG_ElevatorStatus+0xb4>
 800153e:	232d      	movs	r3, #45	@ 0x2d
 8001540:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        char d = (fl.floor[i].downstate == fl_Down) ? 'D' : '-';
 8001544:	4a2c      	ldr	r2, [pc, #176]	@ (80015f8 <DEBUG_ElevatorStatus+0x16c>)
 8001546:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001548:	005b      	lsls	r3, r3, #1
 800154a:	4413      	add	r3, r2
 800154c:	785b      	ldrb	r3, [r3, #1]
 800154e:	2b02      	cmp	r3, #2
 8001550:	d101      	bne.n	8001556 <DEBUG_ElevatorStatus+0xca>
 8001552:	2344      	movs	r3, #68	@ 0x44
 8001554:	e000      	b.n	8001558 <DEBUG_ElevatorStatus+0xcc>
 8001556:	232d      	movs	r3, #45	@ 0x2d
 8001558:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        char b = (ele.num[0].reserve[i] == ele_busy) ? 'B' : '-';
 800155c:	4a22      	ldr	r2, [pc, #136]	@ (80015e8 <DEBUG_ElevatorStatus+0x15c>)
 800155e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001560:	4413      	add	r3, r2
 8001562:	3304      	adds	r3, #4
 8001564:	781b      	ldrb	r3, [r3, #0]
 8001566:	2b01      	cmp	r3, #1
 8001568:	d101      	bne.n	800156e <DEBUG_ElevatorStatus+0xe2>
 800156a:	2342      	movs	r3, #66	@ 0x42
 800156c:	e000      	b.n	8001570 <DEBUG_ElevatorStatus+0xe4>
 800156e:	232d      	movs	r3, #45	@ 0x2d
 8001570:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
        char a = (i == ele.num[0].absol_idx && (STT == abs_up || STT == abs_down)) ? '@' : ' ';
 8001574:	4b1c      	ldr	r3, [pc, #112]	@ (80015e8 <DEBUG_ElevatorStatus+0x15c>)
 8001576:	7a1b      	ldrb	r3, [r3, #8]
 8001578:	461a      	mov	r2, r3
 800157a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800157c:	4293      	cmp	r3, r2
 800157e:	d107      	bne.n	8001590 <DEBUG_ElevatorStatus+0x104>
 8001580:	79fb      	ldrb	r3, [r7, #7]
 8001582:	2b04      	cmp	r3, #4
 8001584:	d002      	beq.n	800158c <DEBUG_ElevatorStatus+0x100>
 8001586:	79fb      	ldrb	r3, [r7, #7]
 8001588:	2b05      	cmp	r3, #5
 800158a:	d101      	bne.n	8001590 <DEBUG_ElevatorStatus+0x104>
 800158c:	2340      	movs	r3, #64	@ 0x40
 800158e:	e000      	b.n	8001592 <DEBUG_ElevatorStatus+0x106>
 8001590:	2320      	movs	r3, #32
 8001592:	f887 3020 	strb.w	r3, [r7, #32]
        printf("[%d:%c%c%c%c] ", i+1, u, d, b, a);
 8001596:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001598:	1c59      	adds	r1, r3, #1
 800159a:	f897 0023 	ldrb.w	r0, [r7, #35]	@ 0x23
 800159e:	f897 4022 	ldrb.w	r4, [r7, #34]	@ 0x22
 80015a2:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80015a6:	f897 2020 	ldrb.w	r2, [r7, #32]
 80015aa:	9201      	str	r2, [sp, #4]
 80015ac:	9300      	str	r3, [sp, #0]
 80015ae:	4623      	mov	r3, r4
 80015b0:	4602      	mov	r2, r0
 80015b2:	4812      	ldr	r0, [pc, #72]	@ (80015fc <DEBUG_ElevatorStatus+0x170>)
 80015b4:	f003 fe54 	bl	8005260 <iprintf>
    for(int i = 0; i < TOP; i++) {
 80015b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015ba:	3301      	adds	r3, #1
 80015bc:	627b      	str	r3, [r7, #36]	@ 0x24
 80015be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015c0:	2b03      	cmp	r3, #3
 80015c2:	ddb4      	ble.n	800152e <DEBUG_ElevatorStatus+0xa2>
    }
    printf("\r\n-----------------------\r\n");
 80015c4:	480e      	ldr	r0, [pc, #56]	@ (8001600 <DEBUG_ElevatorStatus+0x174>)
 80015c6:	f003 feb3 	bl	8005330 <puts>
 80015ca:	e000      	b.n	80015ce <DEBUG_ElevatorStatus+0x142>
    if (HAL_GetTick() - lastLogTime < 500) return;
 80015cc:	bf00      	nop
}
 80015ce:	3728      	adds	r7, #40	@ 0x28
 80015d0:	46bd      	mov	sp, r7
 80015d2:	bdb0      	pop	{r4, r5, r7, pc}
 80015d4:	200001bc 	.word	0x200001bc
 80015d8:	080060e0 	.word	0x080060e0
 80015dc:	08006008 	.word	0x08006008
 80015e0:	08006024 	.word	0x08006024
 80015e4:	08006034 	.word	0x08006034
 80015e8:	20000188 	.word	0x20000188
 80015ec:	08006048 	.word	0x08006048
 80015f0:	0800606c 	.word	0x0800606c
 80015f4:	0800607c 	.word	0x0800607c
 80015f8:	20000194 	.word	0x20000194
 80015fc:	08006088 	.word	0x08006088
 8001600:	08006098 	.word	0x08006098

08001604 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001604:	b480      	push	{r7}
 8001606:	b083      	sub	sp, #12
 8001608:	af00      	add	r7, sp, #0
 800160a:	4603      	mov	r3, r0
 800160c:	80fb      	strh	r3, [r7, #6]
    /* * Rising Edge 검출: 물체가 들어와서 센서 전압이 Low -> High가 되는 순간 실행
     */
    switch(GPIO_Pin)
 800160e:	88fb      	ldrh	r3, [r7, #6]
 8001610:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001614:	d00b      	beq.n	800162e <HAL_GPIO_EXTI_Callback+0x2a>
 8001616:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800161a:	dc18      	bgt.n	800164e <HAL_GPIO_EXTI_Callback+0x4a>
 800161c:	2b10      	cmp	r3, #16
 800161e:	d00e      	beq.n	800163e <HAL_GPIO_EXTI_Callback+0x3a>
 8001620:	2b10      	cmp	r3, #16
 8001622:	dc14      	bgt.n	800164e <HAL_GPIO_EXTI_Callback+0x4a>
 8001624:	2b01      	cmp	r3, #1
 8001626:	d00e      	beq.n	8001646 <HAL_GPIO_EXTI_Callback+0x42>
 8001628:	2b02      	cmp	r3, #2
 800162a:	d004      	beq.n	8001636 <HAL_GPIO_EXTI_Callback+0x32>
        case GPIO_PIN_0: // 4층 (PB0)
            ele.num[0].current = 3;
            break;

        default:
            break;
 800162c:	e00f      	b.n	800164e <HAL_GPIO_EXTI_Callback+0x4a>
            ele.num[0].current = 0;
 800162e:	4b0b      	ldr	r3, [pc, #44]	@ (800165c <HAL_GPIO_EXTI_Callback+0x58>)
 8001630:	2200      	movs	r2, #0
 8001632:	709a      	strb	r2, [r3, #2]
            break;
 8001634:	e00c      	b.n	8001650 <HAL_GPIO_EXTI_Callback+0x4c>
            ele.num[0].current = 1;
 8001636:	4b09      	ldr	r3, [pc, #36]	@ (800165c <HAL_GPIO_EXTI_Callback+0x58>)
 8001638:	2201      	movs	r2, #1
 800163a:	709a      	strb	r2, [r3, #2]
            break;
 800163c:	e008      	b.n	8001650 <HAL_GPIO_EXTI_Callback+0x4c>
            ele.num[0].current = 2;
 800163e:	4b07      	ldr	r3, [pc, #28]	@ (800165c <HAL_GPIO_EXTI_Callback+0x58>)
 8001640:	2202      	movs	r2, #2
 8001642:	709a      	strb	r2, [r3, #2]
            break;
 8001644:	e004      	b.n	8001650 <HAL_GPIO_EXTI_Callback+0x4c>
            ele.num[0].current = 3;
 8001646:	4b05      	ldr	r3, [pc, #20]	@ (800165c <HAL_GPIO_EXTI_Callback+0x58>)
 8001648:	2203      	movs	r2, #3
 800164a:	709a      	strb	r2, [r3, #2]
            break;
 800164c:	e000      	b.n	8001650 <HAL_GPIO_EXTI_Callback+0x4c>
            break;
 800164e:	bf00      	nop
    }
}
 8001650:	bf00      	nop
 8001652:	370c      	adds	r7, #12
 8001654:	46bd      	mov	sp, r7
 8001656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800165a:	4770      	bx	lr
 800165c:	20000188 	.word	0x20000188

08001660 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001660:	b480      	push	{r7}
 8001662:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001664:	b672      	cpsid	i
}
 8001666:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001668:	bf00      	nop
 800166a:	e7fd      	b.n	8001668 <Error_Handler+0x8>

0800166c <segmentDisplay>:
    0x7F, // 8
    0x67  // 9
};

void segmentDisplay(uint8_t num)
{
 800166c:	b580      	push	{r7, lr}
 800166e:	b084      	sub	sp, #16
 8001670:	af00      	add	r7, sp, #0
 8001672:	4603      	mov	r3, r0
 8001674:	71fb      	strb	r3, [r7, #7]
    if (num > 9) return;   // 보호 코드
 8001676:	79fb      	ldrb	r3, [r7, #7]
 8001678:	2b09      	cmp	r3, #9
 800167a:	d852      	bhi.n	8001722 <segmentDisplay+0xb6>

    uint8_t data = segmentData[num];
 800167c:	79fb      	ldrb	r3, [r7, #7]
 800167e:	4a2b      	ldr	r2, [pc, #172]	@ (800172c <segmentDisplay+0xc0>)
 8001680:	5cd3      	ldrb	r3, [r2, r3]
 8001682:	73fb      	strb	r3, [r7, #15]

    HAL_GPIO_WritePin(SEG_A_PORT, SEG_A_PIN, (data & (1 << 0)) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8001684:	7bfb      	ldrb	r3, [r7, #15]
 8001686:	f003 0301 	and.w	r3, r3, #1
 800168a:	b2db      	uxtb	r3, r3
 800168c:	461a      	mov	r2, r3
 800168e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001692:	4827      	ldr	r0, [pc, #156]	@ (8001730 <segmentDisplay+0xc4>)
 8001694:	f001 f830 	bl	80026f8 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(SEG_B_PORT, SEG_B_PIN, (data & (1 << 1)) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8001698:	7bfb      	ldrb	r3, [r7, #15]
 800169a:	105b      	asrs	r3, r3, #1
 800169c:	b2db      	uxtb	r3, r3
 800169e:	f003 0301 	and.w	r3, r3, #1
 80016a2:	b2db      	uxtb	r3, r3
 80016a4:	461a      	mov	r2, r3
 80016a6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80016aa:	4822      	ldr	r0, [pc, #136]	@ (8001734 <segmentDisplay+0xc8>)
 80016ac:	f001 f824 	bl	80026f8 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(SEG_C_PORT, SEG_C_PIN, (data & (1 << 2)) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 80016b0:	7bfb      	ldrb	r3, [r7, #15]
 80016b2:	109b      	asrs	r3, r3, #2
 80016b4:	b2db      	uxtb	r3, r3
 80016b6:	f003 0301 	and.w	r3, r3, #1
 80016ba:	b2db      	uxtb	r3, r3
 80016bc:	461a      	mov	r2, r3
 80016be:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80016c2:	481c      	ldr	r0, [pc, #112]	@ (8001734 <segmentDisplay+0xc8>)
 80016c4:	f001 f818 	bl	80026f8 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(SEG_D_PORT, SEG_D_PIN, (data & (1 << 3)) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 80016c8:	7bfb      	ldrb	r3, [r7, #15]
 80016ca:	10db      	asrs	r3, r3, #3
 80016cc:	b2db      	uxtb	r3, r3
 80016ce:	f003 0301 	and.w	r3, r3, #1
 80016d2:	b2db      	uxtb	r3, r3
 80016d4:	461a      	mov	r2, r3
 80016d6:	2120      	movs	r1, #32
 80016d8:	4817      	ldr	r0, [pc, #92]	@ (8001738 <segmentDisplay+0xcc>)
 80016da:	f001 f80d 	bl	80026f8 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(SEG_E_PORT, SEG_E_PIN, (data & (1 << 4)) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 80016de:	7bfb      	ldrb	r3, [r7, #15]
 80016e0:	111b      	asrs	r3, r3, #4
 80016e2:	b2db      	uxtb	r3, r3
 80016e4:	f003 0301 	and.w	r3, r3, #1
 80016e8:	b2db      	uxtb	r3, r3
 80016ea:	461a      	mov	r2, r3
 80016ec:	2180      	movs	r1, #128	@ 0x80
 80016ee:	4812      	ldr	r0, [pc, #72]	@ (8001738 <segmentDisplay+0xcc>)
 80016f0:	f001 f802 	bl	80026f8 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(SEG_F_PORT, SEG_F_PIN, (data & (1 << 5)) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 80016f4:	7bfb      	ldrb	r3, [r7, #15]
 80016f6:	115b      	asrs	r3, r3, #5
 80016f8:	b2db      	uxtb	r3, r3
 80016fa:	f003 0301 	and.w	r3, r3, #1
 80016fe:	b2db      	uxtb	r3, r3
 8001700:	461a      	mov	r2, r3
 8001702:	2140      	movs	r1, #64	@ 0x40
 8001704:	480b      	ldr	r0, [pc, #44]	@ (8001734 <segmentDisplay+0xc8>)
 8001706:	f000 fff7 	bl	80026f8 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(SEG_G_PORT, SEG_G_PIN, (data & (1 << 6)) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 800170a:	7bfb      	ldrb	r3, [r7, #15]
 800170c:	119b      	asrs	r3, r3, #6
 800170e:	b2db      	uxtb	r3, r3
 8001710:	f003 0301 	and.w	r3, r3, #1
 8001714:	b2db      	uxtb	r3, r3
 8001716:	461a      	mov	r2, r3
 8001718:	2180      	movs	r1, #128	@ 0x80
 800171a:	4805      	ldr	r0, [pc, #20]	@ (8001730 <segmentDisplay+0xc4>)
 800171c:	f000 ffec 	bl	80026f8 <HAL_GPIO_WritePin>
 8001720:	e000      	b.n	8001724 <segmentDisplay+0xb8>
    if (num > 9) return;   // 보호 코드
 8001722:	bf00      	nop
}
 8001724:	3710      	adds	r7, #16
 8001726:	46bd      	mov	sp, r7
 8001728:	bd80      	pop	{r7, pc}
 800172a:	bf00      	nop
 800172c:	080060f8 	.word	0x080060f8
 8001730:	40020800 	.word	0x40020800
 8001734:	40020400 	.word	0x40020400
 8001738:	40020000 	.word	0x40020000

0800173c <Stepper_SetSpeed>:
 * 내부 함수 : 타이머 속도 설정
 * ------------------------------------------------------------
 * Timer ARR 값을 변경하여 Step 속도 제어
 * ============================================================ */
static void Stepper_SetSpeed(Stepper_t *motor)
{
 800173c:	b480      	push	{r7}
 800173e:	b085      	sub	sp, #20
 8001740:	af00      	add	r7, sp, #0
 8001742:	6078      	str	r0, [r7, #4]
    // Speed Level 범위 체크
    if(motor->speedLevel >= SPEED_TABLE_SIZE)
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	789b      	ldrb	r3, [r3, #2]
 8001748:	2b05      	cmp	r3, #5
 800174a:	d902      	bls.n	8001752 <Stepper_SetSpeed+0x16>
        motor->speedLevel = SPEED_TABLE_SIZE - 1;
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	2205      	movs	r2, #5
 8001750:	709a      	strb	r2, [r3, #2]

    uint16_t freq = speedTable[motor->speedLevel];
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	789b      	ldrb	r3, [r3, #2]
 8001756:	461a      	mov	r2, r3
 8001758:	4b0f      	ldr	r3, [pc, #60]	@ (8001798 <Stepper_SetSpeed+0x5c>)
 800175a:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800175e:	81fb      	strh	r3, [r7, #14]

    // Timer 클럭 : 1MHz 기준
    uint16_t arr = (1000000 / freq) - 1;
 8001760:	89fb      	ldrh	r3, [r7, #14]
 8001762:	4a0e      	ldr	r2, [pc, #56]	@ (800179c <Stepper_SetSpeed+0x60>)
 8001764:	fb92 f3f3 	sdiv	r3, r2, r3
 8001768:	b29b      	uxth	r3, r3
 800176a:	3b01      	subs	r3, #1
 800176c:	81bb      	strh	r3, [r7, #12]

    motor->htim->Instance->PSC = 100 - 1;
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	689b      	ldr	r3, [r3, #8]
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	2263      	movs	r2, #99	@ 0x63
 8001776:	629a      	str	r2, [r3, #40]	@ 0x28
    motor->htim->Instance->ARR = arr;
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	689b      	ldr	r3, [r3, #8]
 800177c:	681b      	ldr	r3, [r3, #0]
 800177e:	89ba      	ldrh	r2, [r7, #12]
 8001780:	62da      	str	r2, [r3, #44]	@ 0x2c

    __HAL_TIM_SET_COUNTER(motor->htim, 0);
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	689b      	ldr	r3, [r3, #8]
 8001786:	681b      	ldr	r3, [r3, #0]
 8001788:	2200      	movs	r2, #0
 800178a:	625a      	str	r2, [r3, #36]	@ 0x24
}
 800178c:	bf00      	nop
 800178e:	3714      	adds	r7, #20
 8001790:	46bd      	mov	sp, r7
 8001792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001796:	4770      	bx	lr
 8001798:	08006124 	.word	0x08006124
 800179c:	000f4240 	.word	0x000f4240

080017a0 <Stepper_Init>:

/* ============================================================
 * Stepper 초기화
 * ============================================================ */
void Stepper_Init(Stepper_t *motor, TIM_HandleTypeDef *htim)
{
 80017a0:	b480      	push	{r7}
 80017a2:	b083      	sub	sp, #12
 80017a4:	af00      	add	r7, sp, #0
 80017a6:	6078      	str	r0, [r7, #4]
 80017a8:	6039      	str	r1, [r7, #0]
    motor->state = STEPPER_IDLE;
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	2200      	movs	r2, #0
 80017ae:	701a      	strb	r2, [r3, #0]
    motor->busy = 0;
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	2200      	movs	r2, #0
 80017b4:	71da      	strb	r2, [r3, #7]
    motor->currentStep = 0;
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	2200      	movs	r2, #0
 80017ba:	719a      	strb	r2, [r3, #6]
    motor->remainingSteps = 0;
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	2200      	movs	r2, #0
 80017c0:	809a      	strh	r2, [r3, #4]
    motor->htim = htim;
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	683a      	ldr	r2, [r7, #0]
 80017c6:	609a      	str	r2, [r3, #8]
}
 80017c8:	bf00      	nop
 80017ca:	370c      	adds	r7, #12
 80017cc:	46bd      	mov	sp, r7
 80017ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017d2:	4770      	bx	lr

080017d4 <Stepper_Start>:
 * degrees : 회전 각도
 * direction : 회전 방향
 * speed : 속도 단계
 * ============================================================ */
void Stepper_Start(Stepper_t *motor, uint16_t degrees, uint8_t direction, uint16_t speed)
{
 80017d4:	b580      	push	{r7, lr}
 80017d6:	b086      	sub	sp, #24
 80017d8:	af00      	add	r7, sp, #0
 80017da:	60f8      	str	r0, [r7, #12]
 80017dc:	4608      	mov	r0, r1
 80017de:	4611      	mov	r1, r2
 80017e0:	461a      	mov	r2, r3
 80017e2:	4603      	mov	r3, r0
 80017e4:	817b      	strh	r3, [r7, #10]
 80017e6:	460b      	mov	r3, r1
 80017e8:	727b      	strb	r3, [r7, #9]
 80017ea:	4613      	mov	r3, r2
 80017ec:	80fb      	strh	r3, [r7, #6]
    // 모터 동작 중이면 명령 무시
    if(motor->busy)
 80017ee:	68fb      	ldr	r3, [r7, #12]
 80017f0:	79db      	ldrb	r3, [r3, #7]
 80017f2:	b2db      	uxtb	r3, r3
 80017f4:	2b00      	cmp	r3, #0
 80017f6:	d120      	bne.n	800183a <Stepper_Start+0x66>
        return;

    // 각도를 Step 수로 변환
    uint16_t steps = (uint32_t)degrees * 4096 / 360;
 80017f8:	897b      	ldrh	r3, [r7, #10]
 80017fa:	031b      	lsls	r3, r3, #12
 80017fc:	08db      	lsrs	r3, r3, #3
 80017fe:	4a11      	ldr	r2, [pc, #68]	@ (8001844 <Stepper_Start+0x70>)
 8001800:	fba2 2303 	umull	r2, r3, r2, r3
 8001804:	089b      	lsrs	r3, r3, #2
 8001806:	82fb      	strh	r3, [r7, #22]

    motor->remainingSteps = steps;
 8001808:	68fb      	ldr	r3, [r7, #12]
 800180a:	8afa      	ldrh	r2, [r7, #22]
 800180c:	809a      	strh	r2, [r3, #4]
    motor->direction = direction;
 800180e:	68fb      	ldr	r3, [r7, #12]
 8001810:	7a7a      	ldrb	r2, [r7, #9]
 8001812:	705a      	strb	r2, [r3, #1]
    motor->speedLevel = speed;
 8001814:	88fb      	ldrh	r3, [r7, #6]
 8001816:	b2da      	uxtb	r2, r3
 8001818:	68fb      	ldr	r3, [r7, #12]
 800181a:	709a      	strb	r2, [r3, #2]
    motor->busy = 1;
 800181c:	68fb      	ldr	r3, [r7, #12]
 800181e:	2201      	movs	r2, #1
 8001820:	71da      	strb	r2, [r3, #7]

    // Timer 속도 설정
    Stepper_SetSpeed(motor);
 8001822:	68f8      	ldr	r0, [r7, #12]
 8001824:	f7ff ff8a 	bl	800173c <Stepper_SetSpeed>

    // Timer 인터럽트 시작
    HAL_TIM_Base_Start_IT(motor->htim);
 8001828:	68fb      	ldr	r3, [r7, #12]
 800182a:	689b      	ldr	r3, [r3, #8]
 800182c:	4618      	mov	r0, r3
 800182e:	f001 fcd7 	bl	80031e0 <HAL_TIM_Base_Start_IT>

    motor->state = STEPPER_RUN;
 8001832:	68fb      	ldr	r3, [r7, #12]
 8001834:	2201      	movs	r2, #1
 8001836:	701a      	strb	r2, [r3, #0]
 8001838:	e000      	b.n	800183c <Stepper_Start+0x68>
        return;
 800183a:	bf00      	nop
}
 800183c:	3718      	adds	r7, #24
 800183e:	46bd      	mov	sp, r7
 8001840:	bd80      	pop	{r7, pc}
 8001842:	bf00      	nop
 8001844:	16c16c17 	.word	0x16c16c17

08001848 <Stepper_Task>:
 * FSM Task
 * ------------------------------------------------------------
 * 메인 루프에서 주기적으로 호출
 * ============================================================ */
void Stepper_Task(Stepper_t *motor)
{
 8001848:	b580      	push	{r7, lr}
 800184a:	b082      	sub	sp, #8
 800184c:	af00      	add	r7, sp, #0
 800184e:	6078      	str	r0, [r7, #4]
    switch(motor->state)
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	781b      	ldrb	r3, [r3, #0]
 8001854:	2b02      	cmp	r3, #2
 8001856:	d00f      	beq.n	8001878 <Stepper_Task+0x30>
 8001858:	2b02      	cmp	r3, #2
 800185a:	dc1c      	bgt.n	8001896 <Stepper_Task+0x4e>
 800185c:	2b00      	cmp	r3, #0
 800185e:	d017      	beq.n	8001890 <Stepper_Task+0x48>
 8001860:	2b01      	cmp	r3, #1
 8001862:	d000      	beq.n	8001866 <Stepper_Task+0x1e>
            motor->busy = 0;
            motor->state = STEPPER_IDLE;

            break;
    }
}
 8001864:	e017      	b.n	8001896 <Stepper_Task+0x4e>
            if(motor->remainingSteps == 0)
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	889b      	ldrh	r3, [r3, #4]
 800186a:	b29b      	uxth	r3, r3
 800186c:	2b00      	cmp	r3, #0
 800186e:	d111      	bne.n	8001894 <Stepper_Task+0x4c>
                motor->state = STEPPER_STOP;
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	2202      	movs	r2, #2
 8001874:	701a      	strb	r2, [r3, #0]
            break;
 8001876:	e00d      	b.n	8001894 <Stepper_Task+0x4c>
            HAL_TIM_Base_Stop_IT(motor->htim);
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	689b      	ldr	r3, [r3, #8]
 800187c:	4618      	mov	r0, r3
 800187e:	f001 fd11 	bl	80032a4 <HAL_TIM_Base_Stop_IT>
            motor->busy = 0;
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	2200      	movs	r2, #0
 8001886:	71da      	strb	r2, [r3, #7]
            motor->state = STEPPER_IDLE;
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	2200      	movs	r2, #0
 800188c:	701a      	strb	r2, [r3, #0]
            break;
 800188e:	e002      	b.n	8001896 <Stepper_Task+0x4e>
            break;
 8001890:	bf00      	nop
 8001892:	e000      	b.n	8001896 <Stepper_Task+0x4e>
            break;
 8001894:	bf00      	nop
}
 8001896:	bf00      	nop
 8001898:	3708      	adds	r7, #8
 800189a:	46bd      	mov	sp, r7
 800189c:	bd80      	pop	{r7, pc}
	...

080018a0 <Stepper_ISR>:
 * ------------------------------------------------------------
 * Timer 인터럽트 발생 시 호출
 * 실제 Step 출력 담당
 * ============================================================ */
void Stepper_ISR(Stepper_t *motor)
{
 80018a0:	b580      	push	{r7, lr}
 80018a2:	b082      	sub	sp, #8
 80018a4:	af00      	add	r7, sp, #0
 80018a6:	6078      	str	r0, [r7, #4]
    // Step 종료 체크
    if(motor->remainingSteps == 0)
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	889b      	ldrh	r3, [r3, #4]
 80018ac:	b29b      	uxth	r3, r3
 80018ae:	2b00      	cmp	r3, #0
 80018b0:	d05b      	beq.n	800196a <Stepper_ISR+0xca>
        return;

    /* 방향에 따른 Step 계산 */
    if(motor->direction == DIR_CW)
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	785b      	ldrb	r3, [r3, #1]
 80018b6:	2b00      	cmp	r3, #0
 80018b8:	d10e      	bne.n	80018d8 <Stepper_ISR+0x38>
        motor->currentStep = (motor->currentStep + 1) % 8;
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	799b      	ldrb	r3, [r3, #6]
 80018be:	b2db      	uxtb	r3, r3
 80018c0:	3301      	adds	r3, #1
 80018c2:	425a      	negs	r2, r3
 80018c4:	f003 0307 	and.w	r3, r3, #7
 80018c8:	f002 0207 	and.w	r2, r2, #7
 80018cc:	bf58      	it	pl
 80018ce:	4253      	negpl	r3, r2
 80018d0:	b2da      	uxtb	r2, r3
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	719a      	strb	r2, [r3, #6]
 80018d6:	e00d      	b.n	80018f4 <Stepper_ISR+0x54>
    else
        motor->currentStep = (motor->currentStep == 0) ? 7 : motor->currentStep - 1;
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	799b      	ldrb	r3, [r3, #6]
 80018dc:	b2db      	uxtb	r3, r3
 80018de:	2b00      	cmp	r3, #0
 80018e0:	d005      	beq.n	80018ee <Stepper_ISR+0x4e>
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	799b      	ldrb	r3, [r3, #6]
 80018e6:	b2db      	uxtb	r3, r3
 80018e8:	3b01      	subs	r3, #1
 80018ea:	b2da      	uxtb	r2, r3
 80018ec:	e000      	b.n	80018f0 <Stepper_ISR+0x50>
 80018ee:	2207      	movs	r2, #7
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	719a      	strb	r2, [r3, #6]


    /* GPIO 출력 */
    HAL_GPIO_WritePin(IN1_PORT, IN1_PIN, HALF_STEP_SEQ[motor->currentStep][0]);
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	799b      	ldrb	r3, [r3, #6]
 80018f8:	b2db      	uxtb	r3, r3
 80018fa:	461a      	mov	r2, r3
 80018fc:	4b1d      	ldr	r3, [pc, #116]	@ (8001974 <Stepper_ISR+0xd4>)
 80018fe:	f813 3022 	ldrb.w	r3, [r3, r2, lsl #2]
 8001902:	461a      	mov	r2, r3
 8001904:	2102      	movs	r1, #2
 8001906:	481c      	ldr	r0, [pc, #112]	@ (8001978 <Stepper_ISR+0xd8>)
 8001908:	f000 fef6 	bl	80026f8 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(IN2_PORT, IN2_PIN, HALF_STEP_SEQ[motor->currentStep][1]);
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	799b      	ldrb	r3, [r3, #6]
 8001910:	b2db      	uxtb	r3, r3
 8001912:	4a18      	ldr	r2, [pc, #96]	@ (8001974 <Stepper_ISR+0xd4>)
 8001914:	009b      	lsls	r3, r3, #2
 8001916:	4413      	add	r3, r2
 8001918:	785b      	ldrb	r3, [r3, #1]
 800191a:	461a      	mov	r2, r3
 800191c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001920:	4815      	ldr	r0, [pc, #84]	@ (8001978 <Stepper_ISR+0xd8>)
 8001922:	f000 fee9 	bl	80026f8 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(IN3_PORT, IN3_PIN, HALF_STEP_SEQ[motor->currentStep][2]);
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	799b      	ldrb	r3, [r3, #6]
 800192a:	b2db      	uxtb	r3, r3
 800192c:	4a11      	ldr	r2, [pc, #68]	@ (8001974 <Stepper_ISR+0xd4>)
 800192e:	009b      	lsls	r3, r3, #2
 8001930:	4413      	add	r3, r2
 8001932:	789b      	ldrb	r3, [r3, #2]
 8001934:	461a      	mov	r2, r3
 8001936:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800193a:	480f      	ldr	r0, [pc, #60]	@ (8001978 <Stepper_ISR+0xd8>)
 800193c:	f000 fedc 	bl	80026f8 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(IN4_PORT, IN4_PIN, HALF_STEP_SEQ[motor->currentStep][3]);
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	799b      	ldrb	r3, [r3, #6]
 8001944:	b2db      	uxtb	r3, r3
 8001946:	4a0b      	ldr	r2, [pc, #44]	@ (8001974 <Stepper_ISR+0xd4>)
 8001948:	009b      	lsls	r3, r3, #2
 800194a:	4413      	add	r3, r2
 800194c:	78db      	ldrb	r3, [r3, #3]
 800194e:	461a      	mov	r2, r3
 8001950:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001954:	4808      	ldr	r0, [pc, #32]	@ (8001978 <Stepper_ISR+0xd8>)
 8001956:	f000 fecf 	bl	80026f8 <HAL_GPIO_WritePin>

    // Step 감소
    motor->remainingSteps--;
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	889b      	ldrh	r3, [r3, #4]
 800195e:	b29b      	uxth	r3, r3
 8001960:	3b01      	subs	r3, #1
 8001962:	b29a      	uxth	r2, r3
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	809a      	strh	r2, [r3, #4]
 8001968:	e000      	b.n	800196c <Stepper_ISR+0xcc>
        return;
 800196a:	bf00      	nop
}
 800196c:	3708      	adds	r7, #8
 800196e:	46bd      	mov	sp, r7
 8001970:	bd80      	pop	{r7, pc}
 8001972:	bf00      	nop
 8001974:	08006104 	.word	0x08006104
 8001978:	40020400 	.word	0x40020400

0800197c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800197c:	b480      	push	{r7}
 800197e:	b083      	sub	sp, #12
 8001980:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001982:	2300      	movs	r3, #0
 8001984:	607b      	str	r3, [r7, #4]
 8001986:	4b10      	ldr	r3, [pc, #64]	@ (80019c8 <HAL_MspInit+0x4c>)
 8001988:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800198a:	4a0f      	ldr	r2, [pc, #60]	@ (80019c8 <HAL_MspInit+0x4c>)
 800198c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001990:	6453      	str	r3, [r2, #68]	@ 0x44
 8001992:	4b0d      	ldr	r3, [pc, #52]	@ (80019c8 <HAL_MspInit+0x4c>)
 8001994:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001996:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800199a:	607b      	str	r3, [r7, #4]
 800199c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800199e:	2300      	movs	r3, #0
 80019a0:	603b      	str	r3, [r7, #0]
 80019a2:	4b09      	ldr	r3, [pc, #36]	@ (80019c8 <HAL_MspInit+0x4c>)
 80019a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019a6:	4a08      	ldr	r2, [pc, #32]	@ (80019c8 <HAL_MspInit+0x4c>)
 80019a8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80019ac:	6413      	str	r3, [r2, #64]	@ 0x40
 80019ae:	4b06      	ldr	r3, [pc, #24]	@ (80019c8 <HAL_MspInit+0x4c>)
 80019b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019b2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80019b6:	603b      	str	r3, [r7, #0]
 80019b8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80019ba:	bf00      	nop
 80019bc:	370c      	adds	r7, #12
 80019be:	46bd      	mov	sp, r7
 80019c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c4:	4770      	bx	lr
 80019c6:	bf00      	nop
 80019c8:	40023800 	.word	0x40023800

080019cc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80019cc:	b480      	push	{r7}
 80019ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80019d0:	bf00      	nop
 80019d2:	e7fd      	b.n	80019d0 <NMI_Handler+0x4>

080019d4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80019d4:	b480      	push	{r7}
 80019d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80019d8:	bf00      	nop
 80019da:	e7fd      	b.n	80019d8 <HardFault_Handler+0x4>

080019dc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80019dc:	b480      	push	{r7}
 80019de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80019e0:	bf00      	nop
 80019e2:	e7fd      	b.n	80019e0 <MemManage_Handler+0x4>

080019e4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80019e4:	b480      	push	{r7}
 80019e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80019e8:	bf00      	nop
 80019ea:	e7fd      	b.n	80019e8 <BusFault_Handler+0x4>

080019ec <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80019ec:	b480      	push	{r7}
 80019ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80019f0:	bf00      	nop
 80019f2:	e7fd      	b.n	80019f0 <UsageFault_Handler+0x4>

080019f4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80019f4:	b480      	push	{r7}
 80019f6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80019f8:	bf00      	nop
 80019fa:	46bd      	mov	sp, r7
 80019fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a00:	4770      	bx	lr

08001a02 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001a02:	b480      	push	{r7}
 8001a04:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001a06:	bf00      	nop
 8001a08:	46bd      	mov	sp, r7
 8001a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a0e:	4770      	bx	lr

08001a10 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001a10:	b480      	push	{r7}
 8001a12:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001a14:	bf00      	nop
 8001a16:	46bd      	mov	sp, r7
 8001a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a1c:	4770      	bx	lr

08001a1e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001a1e:	b580      	push	{r7, lr}
 8001a20:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001a22:	f000 fb09 	bl	8002038 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001a26:	bf00      	nop
 8001a28:	bd80      	pop	{r7, pc}

08001a2a <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8001a2a:	b580      	push	{r7, lr}
 8001a2c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8001a2e:	2001      	movs	r0, #1
 8001a30:	f000 fe7c 	bl	800272c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8001a34:	bf00      	nop
 8001a36:	bd80      	pop	{r7, pc}

08001a38 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8001a38:	b580      	push	{r7, lr}
 8001a3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 8001a3c:	2002      	movs	r0, #2
 8001a3e:	f000 fe75 	bl	800272c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8001a42:	bf00      	nop
 8001a44:	bd80      	pop	{r7, pc}

08001a46 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8001a46:	b580      	push	{r7, lr}
 8001a48:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 8001a4a:	2010      	movs	r0, #16
 8001a4c:	f000 fe6e 	bl	800272c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 8001a50:	bf00      	nop
 8001a52:	bd80      	pop	{r7, pc}

08001a54 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001a54:	b580      	push	{r7, lr}
 8001a56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_9);
 8001a58:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8001a5c:	f000 fe66 	bl	800272c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8001a60:	bf00      	nop
 8001a62:	bd80      	pop	{r7, pc}

08001a64 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8001a64:	b580      	push	{r7, lr}
 8001a66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim10);
 8001a68:	4802      	ldr	r0, [pc, #8]	@ (8001a74 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8001a6a:	f001 fdbd 	bl	80035e8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8001a6e:	bf00      	nop
 8001a70:	bd80      	pop	{r7, pc}
 8001a72:	bf00      	nop
 8001a74:	2000020c 	.word	0x2000020c

08001a78 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001a78:	b580      	push	{r7, lr}
 8001a7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001a7c:	4802      	ldr	r0, [pc, #8]	@ (8001a88 <TIM3_IRQHandler+0x10>)
 8001a7e:	f001 fdb3 	bl	80035e8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001a82:	bf00      	nop
 8001a84:	bd80      	pop	{r7, pc}
 8001a86:	bf00      	nop
 8001a88:	200001c4 	.word	0x200001c4

08001a8c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001a8c:	b580      	push	{r7, lr}
 8001a8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001a90:	4802      	ldr	r0, [pc, #8]	@ (8001a9c <USART2_IRQHandler+0x10>)
 8001a92:	f002 fbe7 	bl	8004264 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001a96:	bf00      	nop
 8001a98:	bd80      	pop	{r7, pc}
 8001a9a:	bf00      	nop
 8001a9c:	2000029c 	.word	0x2000029c

08001aa0 <_read>:
 8001aa0:	b580      	push	{r7, lr}
 8001aa2:	b086      	sub	sp, #24
 8001aa4:	af00      	add	r7, sp, #0
 8001aa6:	60f8      	str	r0, [r7, #12]
 8001aa8:	60b9      	str	r1, [r7, #8]
 8001aaa:	607a      	str	r2, [r7, #4]
 8001aac:	2300      	movs	r3, #0
 8001aae:	617b      	str	r3, [r7, #20]
 8001ab0:	e00a      	b.n	8001ac8 <_read+0x28>
 8001ab2:	f3af 8000 	nop.w
 8001ab6:	4601      	mov	r1, r0
 8001ab8:	68bb      	ldr	r3, [r7, #8]
 8001aba:	1c5a      	adds	r2, r3, #1
 8001abc:	60ba      	str	r2, [r7, #8]
 8001abe:	b2ca      	uxtb	r2, r1
 8001ac0:	701a      	strb	r2, [r3, #0]
 8001ac2:	697b      	ldr	r3, [r7, #20]
 8001ac4:	3301      	adds	r3, #1
 8001ac6:	617b      	str	r3, [r7, #20]
 8001ac8:	697a      	ldr	r2, [r7, #20]
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	429a      	cmp	r2, r3
 8001ace:	dbf0      	blt.n	8001ab2 <_read+0x12>
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	4618      	mov	r0, r3
 8001ad4:	3718      	adds	r7, #24
 8001ad6:	46bd      	mov	sp, r7
 8001ad8:	bd80      	pop	{r7, pc}

08001ada <_close>:
 8001ada:	b480      	push	{r7}
 8001adc:	b083      	sub	sp, #12
 8001ade:	af00      	add	r7, sp, #0
 8001ae0:	6078      	str	r0, [r7, #4]
 8001ae2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001ae6:	4618      	mov	r0, r3
 8001ae8:	370c      	adds	r7, #12
 8001aea:	46bd      	mov	sp, r7
 8001aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001af0:	4770      	bx	lr

08001af2 <_fstat>:
 8001af2:	b480      	push	{r7}
 8001af4:	b083      	sub	sp, #12
 8001af6:	af00      	add	r7, sp, #0
 8001af8:	6078      	str	r0, [r7, #4]
 8001afa:	6039      	str	r1, [r7, #0]
 8001afc:	683b      	ldr	r3, [r7, #0]
 8001afe:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001b02:	605a      	str	r2, [r3, #4]
 8001b04:	2300      	movs	r3, #0
 8001b06:	4618      	mov	r0, r3
 8001b08:	370c      	adds	r7, #12
 8001b0a:	46bd      	mov	sp, r7
 8001b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b10:	4770      	bx	lr

08001b12 <_isatty>:
 8001b12:	b480      	push	{r7}
 8001b14:	b083      	sub	sp, #12
 8001b16:	af00      	add	r7, sp, #0
 8001b18:	6078      	str	r0, [r7, #4]
 8001b1a:	2301      	movs	r3, #1
 8001b1c:	4618      	mov	r0, r3
 8001b1e:	370c      	adds	r7, #12
 8001b20:	46bd      	mov	sp, r7
 8001b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b26:	4770      	bx	lr

08001b28 <_lseek>:
 8001b28:	b480      	push	{r7}
 8001b2a:	b085      	sub	sp, #20
 8001b2c:	af00      	add	r7, sp, #0
 8001b2e:	60f8      	str	r0, [r7, #12]
 8001b30:	60b9      	str	r1, [r7, #8]
 8001b32:	607a      	str	r2, [r7, #4]
 8001b34:	2300      	movs	r3, #0
 8001b36:	4618      	mov	r0, r3
 8001b38:	3714      	adds	r7, #20
 8001b3a:	46bd      	mov	sp, r7
 8001b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b40:	4770      	bx	lr
	...

08001b44 <_sbrk>:
 8001b44:	b580      	push	{r7, lr}
 8001b46:	b086      	sub	sp, #24
 8001b48:	af00      	add	r7, sp, #0
 8001b4a:	6078      	str	r0, [r7, #4]
 8001b4c:	4a14      	ldr	r2, [pc, #80]	@ (8001ba0 <_sbrk+0x5c>)
 8001b4e:	4b15      	ldr	r3, [pc, #84]	@ (8001ba4 <_sbrk+0x60>)
 8001b50:	1ad3      	subs	r3, r2, r3
 8001b52:	617b      	str	r3, [r7, #20]
 8001b54:	697b      	ldr	r3, [r7, #20]
 8001b56:	613b      	str	r3, [r7, #16]
 8001b58:	4b13      	ldr	r3, [pc, #76]	@ (8001ba8 <_sbrk+0x64>)
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	2b00      	cmp	r3, #0
 8001b5e:	d102      	bne.n	8001b66 <_sbrk+0x22>
 8001b60:	4b11      	ldr	r3, [pc, #68]	@ (8001ba8 <_sbrk+0x64>)
 8001b62:	4a12      	ldr	r2, [pc, #72]	@ (8001bac <_sbrk+0x68>)
 8001b64:	601a      	str	r2, [r3, #0]
 8001b66:	4b10      	ldr	r3, [pc, #64]	@ (8001ba8 <_sbrk+0x64>)
 8001b68:	681a      	ldr	r2, [r3, #0]
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	4413      	add	r3, r2
 8001b6e:	693a      	ldr	r2, [r7, #16]
 8001b70:	429a      	cmp	r2, r3
 8001b72:	d207      	bcs.n	8001b84 <_sbrk+0x40>
 8001b74:	f003 fbec 	bl	8005350 <__errno>
 8001b78:	4603      	mov	r3, r0
 8001b7a:	220c      	movs	r2, #12
 8001b7c:	601a      	str	r2, [r3, #0]
 8001b7e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001b82:	e009      	b.n	8001b98 <_sbrk+0x54>
 8001b84:	4b08      	ldr	r3, [pc, #32]	@ (8001ba8 <_sbrk+0x64>)
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	60fb      	str	r3, [r7, #12]
 8001b8a:	4b07      	ldr	r3, [pc, #28]	@ (8001ba8 <_sbrk+0x64>)
 8001b8c:	681a      	ldr	r2, [r3, #0]
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	4413      	add	r3, r2
 8001b92:	4a05      	ldr	r2, [pc, #20]	@ (8001ba8 <_sbrk+0x64>)
 8001b94:	6013      	str	r3, [r2, #0]
 8001b96:	68fb      	ldr	r3, [r7, #12]
 8001b98:	4618      	mov	r0, r3
 8001b9a:	3718      	adds	r7, #24
 8001b9c:	46bd      	mov	sp, r7
 8001b9e:	bd80      	pop	{r7, pc}
 8001ba0:	20020000 	.word	0x20020000
 8001ba4:	00000400 	.word	0x00000400
 8001ba8:	200001c0 	.word	0x200001c0
 8001bac:	20000438 	.word	0x20000438

08001bb0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001bb0:	b480      	push	{r7}
 8001bb2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001bb4:	4b06      	ldr	r3, [pc, #24]	@ (8001bd0 <SystemInit+0x20>)
 8001bb6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001bba:	4a05      	ldr	r2, [pc, #20]	@ (8001bd0 <SystemInit+0x20>)
 8001bbc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001bc0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001bc4:	bf00      	nop
 8001bc6:	46bd      	mov	sp, r7
 8001bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bcc:	4770      	bx	lr
 8001bce:	bf00      	nop
 8001bd0:	e000ed00 	.word	0xe000ed00

08001bd4 <MX_TIM3_Init>:
TIM_HandleTypeDef htim10;
TIM_HandleTypeDef htim11;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001bd4:	b580      	push	{r7, lr}
 8001bd6:	b08a      	sub	sp, #40	@ 0x28
 8001bd8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001bda:	f107 0318 	add.w	r3, r7, #24
 8001bde:	2200      	movs	r2, #0
 8001be0:	601a      	str	r2, [r3, #0]
 8001be2:	605a      	str	r2, [r3, #4]
 8001be4:	609a      	str	r2, [r3, #8]
 8001be6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001be8:	f107 0310 	add.w	r3, r7, #16
 8001bec:	2200      	movs	r2, #0
 8001bee:	601a      	str	r2, [r3, #0]
 8001bf0:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001bf2:	463b      	mov	r3, r7
 8001bf4:	2200      	movs	r2, #0
 8001bf6:	601a      	str	r2, [r3, #0]
 8001bf8:	605a      	str	r2, [r3, #4]
 8001bfa:	609a      	str	r2, [r3, #8]
 8001bfc:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001bfe:	4b2b      	ldr	r3, [pc, #172]	@ (8001cac <MX_TIM3_Init+0xd8>)
 8001c00:	4a2b      	ldr	r2, [pc, #172]	@ (8001cb0 <MX_TIM3_Init+0xdc>)
 8001c02:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 100-1;
 8001c04:	4b29      	ldr	r3, [pc, #164]	@ (8001cac <MX_TIM3_Init+0xd8>)
 8001c06:	2263      	movs	r2, #99	@ 0x63
 8001c08:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c0a:	4b28      	ldr	r3, [pc, #160]	@ (8001cac <MX_TIM3_Init+0xd8>)
 8001c0c:	2200      	movs	r2, #0
 8001c0e:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001c10:	4b26      	ldr	r3, [pc, #152]	@ (8001cac <MX_TIM3_Init+0xd8>)
 8001c12:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001c16:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c18:	4b24      	ldr	r3, [pc, #144]	@ (8001cac <MX_TIM3_Init+0xd8>)
 8001c1a:	2200      	movs	r2, #0
 8001c1c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c1e:	4b23      	ldr	r3, [pc, #140]	@ (8001cac <MX_TIM3_Init+0xd8>)
 8001c20:	2200      	movs	r2, #0
 8001c22:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001c24:	4821      	ldr	r0, [pc, #132]	@ (8001cac <MX_TIM3_Init+0xd8>)
 8001c26:	f001 fa31 	bl	800308c <HAL_TIM_Base_Init>
 8001c2a:	4603      	mov	r3, r0
 8001c2c:	2b00      	cmp	r3, #0
 8001c2e:	d001      	beq.n	8001c34 <MX_TIM3_Init+0x60>
  {
    Error_Handler();
 8001c30:	f7ff fd16 	bl	8001660 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001c34:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001c38:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001c3a:	f107 0318 	add.w	r3, r7, #24
 8001c3e:	4619      	mov	r1, r3
 8001c40:	481a      	ldr	r0, [pc, #104]	@ (8001cac <MX_TIM3_Init+0xd8>)
 8001c42:	f001 fe5d 	bl	8003900 <HAL_TIM_ConfigClockSource>
 8001c46:	4603      	mov	r3, r0
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	d001      	beq.n	8001c50 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8001c4c:	f7ff fd08 	bl	8001660 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim3) != HAL_OK)
 8001c50:	4816      	ldr	r0, [pc, #88]	@ (8001cac <MX_TIM3_Init+0xd8>)
 8001c52:	f001 fb56 	bl	8003302 <HAL_TIM_IC_Init>
 8001c56:	4603      	mov	r3, r0
 8001c58:	2b00      	cmp	r3, #0
 8001c5a:	d001      	beq.n	8001c60 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8001c5c:	f7ff fd00 	bl	8001660 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001c60:	2300      	movs	r3, #0
 8001c62:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c64:	2300      	movs	r3, #0
 8001c66:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001c68:	f107 0310 	add.w	r3, r7, #16
 8001c6c:	4619      	mov	r1, r3
 8001c6e:	480f      	ldr	r0, [pc, #60]	@ (8001cac <MX_TIM3_Init+0xd8>)
 8001c70:	f002 f99a 	bl	8003fa8 <HAL_TIMEx_MasterConfigSynchronization>
 8001c74:	4603      	mov	r3, r0
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d001      	beq.n	8001c7e <MX_TIM3_Init+0xaa>
  {
    Error_Handler();
 8001c7a:	f7ff fcf1 	bl	8001660 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001c7e:	2300      	movs	r3, #0
 8001c80:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001c82:	2301      	movs	r3, #1
 8001c84:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001c86:	2300      	movs	r3, #0
 8001c88:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8001c8a:	2300      	movs	r3, #0
 8001c8c:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8001c8e:	463b      	mov	r3, r7
 8001c90:	2200      	movs	r2, #0
 8001c92:	4619      	mov	r1, r3
 8001c94:	4805      	ldr	r0, [pc, #20]	@ (8001cac <MX_TIM3_Init+0xd8>)
 8001c96:	f001 fd97 	bl	80037c8 <HAL_TIM_IC_ConfigChannel>
 8001c9a:	4603      	mov	r3, r0
 8001c9c:	2b00      	cmp	r3, #0
 8001c9e:	d001      	beq.n	8001ca4 <MX_TIM3_Init+0xd0>
  {
    Error_Handler();
 8001ca0:	f7ff fcde 	bl	8001660 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001ca4:	bf00      	nop
 8001ca6:	3728      	adds	r7, #40	@ 0x28
 8001ca8:	46bd      	mov	sp, r7
 8001caa:	bd80      	pop	{r7, pc}
 8001cac:	200001c4 	.word	0x200001c4
 8001cb0:	40000400 	.word	0x40000400

08001cb4 <MX_TIM10_Init>:
/* TIM10 init function */
void MX_TIM10_Init(void)
{
 8001cb4:	b580      	push	{r7, lr}
 8001cb6:	af00      	add	r7, sp, #0
  /* USER CODE END TIM10_Init 0 */

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  htim10.Instance = TIM10;
 8001cb8:	4b0e      	ldr	r3, [pc, #56]	@ (8001cf4 <MX_TIM10_Init+0x40>)
 8001cba:	4a0f      	ldr	r2, [pc, #60]	@ (8001cf8 <MX_TIM10_Init+0x44>)
 8001cbc:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 0;
 8001cbe:	4b0d      	ldr	r3, [pc, #52]	@ (8001cf4 <MX_TIM10_Init+0x40>)
 8001cc0:	2200      	movs	r2, #0
 8001cc2:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001cc4:	4b0b      	ldr	r3, [pc, #44]	@ (8001cf4 <MX_TIM10_Init+0x40>)
 8001cc6:	2200      	movs	r2, #0
 8001cc8:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 65535;
 8001cca:	4b0a      	ldr	r3, [pc, #40]	@ (8001cf4 <MX_TIM10_Init+0x40>)
 8001ccc:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001cd0:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001cd2:	4b08      	ldr	r3, [pc, #32]	@ (8001cf4 <MX_TIM10_Init+0x40>)
 8001cd4:	2200      	movs	r2, #0
 8001cd6:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001cd8:	4b06      	ldr	r3, [pc, #24]	@ (8001cf4 <MX_TIM10_Init+0x40>)
 8001cda:	2200      	movs	r2, #0
 8001cdc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 8001cde:	4805      	ldr	r0, [pc, #20]	@ (8001cf4 <MX_TIM10_Init+0x40>)
 8001ce0:	f001 f9d4 	bl	800308c <HAL_TIM_Base_Init>
 8001ce4:	4603      	mov	r3, r0
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	d001      	beq.n	8001cee <MX_TIM10_Init+0x3a>
  {
    Error_Handler();
 8001cea:	f7ff fcb9 	bl	8001660 <Error_Handler>
  }
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */

}
 8001cee:	bf00      	nop
 8001cf0:	bd80      	pop	{r7, pc}
 8001cf2:	bf00      	nop
 8001cf4:	2000020c 	.word	0x2000020c
 8001cf8:	40014400 	.word	0x40014400

08001cfc <MX_TIM11_Init>:
/* TIM11 init function */
void MX_TIM11_Init(void)
{
 8001cfc:	b580      	push	{r7, lr}
 8001cfe:	af00      	add	r7, sp, #0
  /* USER CODE END TIM11_Init 0 */

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  htim11.Instance = TIM11;
 8001d00:	4b0e      	ldr	r3, [pc, #56]	@ (8001d3c <MX_TIM11_Init+0x40>)
 8001d02:	4a0f      	ldr	r2, [pc, #60]	@ (8001d40 <MX_TIM11_Init+0x44>)
 8001d04:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 100-1;
 8001d06:	4b0d      	ldr	r3, [pc, #52]	@ (8001d3c <MX_TIM11_Init+0x40>)
 8001d08:	2263      	movs	r2, #99	@ 0x63
 8001d0a:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d0c:	4b0b      	ldr	r3, [pc, #44]	@ (8001d3c <MX_TIM11_Init+0x40>)
 8001d0e:	2200      	movs	r2, #0
 8001d10:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 65535;
 8001d12:	4b0a      	ldr	r3, [pc, #40]	@ (8001d3c <MX_TIM11_Init+0x40>)
 8001d14:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001d18:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d1a:	4b08      	ldr	r3, [pc, #32]	@ (8001d3c <MX_TIM11_Init+0x40>)
 8001d1c:	2200      	movs	r2, #0
 8001d1e:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001d20:	4b06      	ldr	r3, [pc, #24]	@ (8001d3c <MX_TIM11_Init+0x40>)
 8001d22:	2200      	movs	r2, #0
 8001d24:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 8001d26:	4805      	ldr	r0, [pc, #20]	@ (8001d3c <MX_TIM11_Init+0x40>)
 8001d28:	f001 f9b0 	bl	800308c <HAL_TIM_Base_Init>
 8001d2c:	4603      	mov	r3, r0
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	d001      	beq.n	8001d36 <MX_TIM11_Init+0x3a>
  {
    Error_Handler();
 8001d32:	f7ff fc95 	bl	8001660 <Error_Handler>
  }
  /* USER CODE BEGIN TIM11_Init 2 */

  /* USER CODE END TIM11_Init 2 */

}
 8001d36:	bf00      	nop
 8001d38:	bd80      	pop	{r7, pc}
 8001d3a:	bf00      	nop
 8001d3c:	20000254 	.word	0x20000254
 8001d40:	40014800 	.word	0x40014800

08001d44 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001d44:	b580      	push	{r7, lr}
 8001d46:	b08c      	sub	sp, #48	@ 0x30
 8001d48:	af00      	add	r7, sp, #0
 8001d4a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d4c:	f107 031c 	add.w	r3, r7, #28
 8001d50:	2200      	movs	r2, #0
 8001d52:	601a      	str	r2, [r3, #0]
 8001d54:	605a      	str	r2, [r3, #4]
 8001d56:	609a      	str	r2, [r3, #8]
 8001d58:	60da      	str	r2, [r3, #12]
 8001d5a:	611a      	str	r2, [r3, #16]
  if(tim_baseHandle->Instance==TIM3)
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	4a35      	ldr	r2, [pc, #212]	@ (8001e38 <HAL_TIM_Base_MspInit+0xf4>)
 8001d62:	4293      	cmp	r3, r2
 8001d64:	d134      	bne.n	8001dd0 <HAL_TIM_Base_MspInit+0x8c>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001d66:	2300      	movs	r3, #0
 8001d68:	61bb      	str	r3, [r7, #24]
 8001d6a:	4b34      	ldr	r3, [pc, #208]	@ (8001e3c <HAL_TIM_Base_MspInit+0xf8>)
 8001d6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d6e:	4a33      	ldr	r2, [pc, #204]	@ (8001e3c <HAL_TIM_Base_MspInit+0xf8>)
 8001d70:	f043 0302 	orr.w	r3, r3, #2
 8001d74:	6413      	str	r3, [r2, #64]	@ 0x40
 8001d76:	4b31      	ldr	r3, [pc, #196]	@ (8001e3c <HAL_TIM_Base_MspInit+0xf8>)
 8001d78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d7a:	f003 0302 	and.w	r3, r3, #2
 8001d7e:	61bb      	str	r3, [r7, #24]
 8001d80:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d82:	2300      	movs	r3, #0
 8001d84:	617b      	str	r3, [r7, #20]
 8001d86:	4b2d      	ldr	r3, [pc, #180]	@ (8001e3c <HAL_TIM_Base_MspInit+0xf8>)
 8001d88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d8a:	4a2c      	ldr	r2, [pc, #176]	@ (8001e3c <HAL_TIM_Base_MspInit+0xf8>)
 8001d8c:	f043 0301 	orr.w	r3, r3, #1
 8001d90:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d92:	4b2a      	ldr	r3, [pc, #168]	@ (8001e3c <HAL_TIM_Base_MspInit+0xf8>)
 8001d94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d96:	f003 0301 	and.w	r3, r3, #1
 8001d9a:	617b      	str	r3, [r7, #20]
 8001d9c:	697b      	ldr	r3, [r7, #20]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001d9e:	2340      	movs	r3, #64	@ 0x40
 8001da0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001da2:	2302      	movs	r3, #2
 8001da4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001da6:	2300      	movs	r3, #0
 8001da8:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001daa:	2300      	movs	r3, #0
 8001dac:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001dae:	2302      	movs	r3, #2
 8001db0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001db2:	f107 031c 	add.w	r3, r7, #28
 8001db6:	4619      	mov	r1, r3
 8001db8:	4821      	ldr	r0, [pc, #132]	@ (8001e40 <HAL_TIM_Base_MspInit+0xfc>)
 8001dba:	f000 fb01 	bl	80023c0 <HAL_GPIO_Init>

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8001dbe:	2200      	movs	r2, #0
 8001dc0:	2100      	movs	r1, #0
 8001dc2:	201d      	movs	r0, #29
 8001dc4:	f000 fa33 	bl	800222e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001dc8:	201d      	movs	r0, #29
 8001dca:	f000 fa4c 	bl	8002266 <HAL_NVIC_EnableIRQ>
    __HAL_RCC_TIM11_CLK_ENABLE();
  /* USER CODE BEGIN TIM11_MspInit 1 */

  /* USER CODE END TIM11_MspInit 1 */
  }
}
 8001dce:	e02e      	b.n	8001e2e <HAL_TIM_Base_MspInit+0xea>
  else if(tim_baseHandle->Instance==TIM10)
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	4a1b      	ldr	r2, [pc, #108]	@ (8001e44 <HAL_TIM_Base_MspInit+0x100>)
 8001dd6:	4293      	cmp	r3, r2
 8001dd8:	d116      	bne.n	8001e08 <HAL_TIM_Base_MspInit+0xc4>
    __HAL_RCC_TIM10_CLK_ENABLE();
 8001dda:	2300      	movs	r3, #0
 8001ddc:	613b      	str	r3, [r7, #16]
 8001dde:	4b17      	ldr	r3, [pc, #92]	@ (8001e3c <HAL_TIM_Base_MspInit+0xf8>)
 8001de0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001de2:	4a16      	ldr	r2, [pc, #88]	@ (8001e3c <HAL_TIM_Base_MspInit+0xf8>)
 8001de4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001de8:	6453      	str	r3, [r2, #68]	@ 0x44
 8001dea:	4b14      	ldr	r3, [pc, #80]	@ (8001e3c <HAL_TIM_Base_MspInit+0xf8>)
 8001dec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001dee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001df2:	613b      	str	r3, [r7, #16]
 8001df4:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 8001df6:	2200      	movs	r2, #0
 8001df8:	2100      	movs	r1, #0
 8001dfa:	2019      	movs	r0, #25
 8001dfc:	f000 fa17 	bl	800222e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8001e00:	2019      	movs	r0, #25
 8001e02:	f000 fa30 	bl	8002266 <HAL_NVIC_EnableIRQ>
}
 8001e06:	e012      	b.n	8001e2e <HAL_TIM_Base_MspInit+0xea>
  else if(tim_baseHandle->Instance==TIM11)
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	4a0e      	ldr	r2, [pc, #56]	@ (8001e48 <HAL_TIM_Base_MspInit+0x104>)
 8001e0e:	4293      	cmp	r3, r2
 8001e10:	d10d      	bne.n	8001e2e <HAL_TIM_Base_MspInit+0xea>
    __HAL_RCC_TIM11_CLK_ENABLE();
 8001e12:	2300      	movs	r3, #0
 8001e14:	60fb      	str	r3, [r7, #12]
 8001e16:	4b09      	ldr	r3, [pc, #36]	@ (8001e3c <HAL_TIM_Base_MspInit+0xf8>)
 8001e18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e1a:	4a08      	ldr	r2, [pc, #32]	@ (8001e3c <HAL_TIM_Base_MspInit+0xf8>)
 8001e1c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001e20:	6453      	str	r3, [r2, #68]	@ 0x44
 8001e22:	4b06      	ldr	r3, [pc, #24]	@ (8001e3c <HAL_TIM_Base_MspInit+0xf8>)
 8001e24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e26:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001e2a:	60fb      	str	r3, [r7, #12]
 8001e2c:	68fb      	ldr	r3, [r7, #12]
}
 8001e2e:	bf00      	nop
 8001e30:	3730      	adds	r7, #48	@ 0x30
 8001e32:	46bd      	mov	sp, r7
 8001e34:	bd80      	pop	{r7, pc}
 8001e36:	bf00      	nop
 8001e38:	40000400 	.word	0x40000400
 8001e3c:	40023800 	.word	0x40023800
 8001e40:	40020000 	.word	0x40020000
 8001e44:	40014400 	.word	0x40014400
 8001e48:	40014800 	.word	0x40014800

08001e4c <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001e4c:	b580      	push	{r7, lr}
 8001e4e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001e50:	4b11      	ldr	r3, [pc, #68]	@ (8001e98 <MX_USART2_UART_Init+0x4c>)
 8001e52:	4a12      	ldr	r2, [pc, #72]	@ (8001e9c <MX_USART2_UART_Init+0x50>)
 8001e54:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001e56:	4b10      	ldr	r3, [pc, #64]	@ (8001e98 <MX_USART2_UART_Init+0x4c>)
 8001e58:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001e5c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001e5e:	4b0e      	ldr	r3, [pc, #56]	@ (8001e98 <MX_USART2_UART_Init+0x4c>)
 8001e60:	2200      	movs	r2, #0
 8001e62:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001e64:	4b0c      	ldr	r3, [pc, #48]	@ (8001e98 <MX_USART2_UART_Init+0x4c>)
 8001e66:	2200      	movs	r2, #0
 8001e68:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001e6a:	4b0b      	ldr	r3, [pc, #44]	@ (8001e98 <MX_USART2_UART_Init+0x4c>)
 8001e6c:	2200      	movs	r2, #0
 8001e6e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001e70:	4b09      	ldr	r3, [pc, #36]	@ (8001e98 <MX_USART2_UART_Init+0x4c>)
 8001e72:	220c      	movs	r2, #12
 8001e74:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001e76:	4b08      	ldr	r3, [pc, #32]	@ (8001e98 <MX_USART2_UART_Init+0x4c>)
 8001e78:	2200      	movs	r2, #0
 8001e7a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001e7c:	4b06      	ldr	r3, [pc, #24]	@ (8001e98 <MX_USART2_UART_Init+0x4c>)
 8001e7e:	2200      	movs	r2, #0
 8001e80:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001e82:	4805      	ldr	r0, [pc, #20]	@ (8001e98 <MX_USART2_UART_Init+0x4c>)
 8001e84:	f002 f912 	bl	80040ac <HAL_UART_Init>
 8001e88:	4603      	mov	r3, r0
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	d001      	beq.n	8001e92 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001e8e:	f7ff fbe7 	bl	8001660 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001e92:	bf00      	nop
 8001e94:	bd80      	pop	{r7, pc}
 8001e96:	bf00      	nop
 8001e98:	2000029c 	.word	0x2000029c
 8001e9c:	40004400 	.word	0x40004400

08001ea0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001ea0:	b580      	push	{r7, lr}
 8001ea2:	b08a      	sub	sp, #40	@ 0x28
 8001ea4:	af00      	add	r7, sp, #0
 8001ea6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ea8:	f107 0314 	add.w	r3, r7, #20
 8001eac:	2200      	movs	r2, #0
 8001eae:	601a      	str	r2, [r3, #0]
 8001eb0:	605a      	str	r2, [r3, #4]
 8001eb2:	609a      	str	r2, [r3, #8]
 8001eb4:	60da      	str	r2, [r3, #12]
 8001eb6:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	4a1d      	ldr	r2, [pc, #116]	@ (8001f34 <HAL_UART_MspInit+0x94>)
 8001ebe:	4293      	cmp	r3, r2
 8001ec0:	d133      	bne.n	8001f2a <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001ec2:	2300      	movs	r3, #0
 8001ec4:	613b      	str	r3, [r7, #16]
 8001ec6:	4b1c      	ldr	r3, [pc, #112]	@ (8001f38 <HAL_UART_MspInit+0x98>)
 8001ec8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001eca:	4a1b      	ldr	r2, [pc, #108]	@ (8001f38 <HAL_UART_MspInit+0x98>)
 8001ecc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001ed0:	6413      	str	r3, [r2, #64]	@ 0x40
 8001ed2:	4b19      	ldr	r3, [pc, #100]	@ (8001f38 <HAL_UART_MspInit+0x98>)
 8001ed4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ed6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001eda:	613b      	str	r3, [r7, #16]
 8001edc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ede:	2300      	movs	r3, #0
 8001ee0:	60fb      	str	r3, [r7, #12]
 8001ee2:	4b15      	ldr	r3, [pc, #84]	@ (8001f38 <HAL_UART_MspInit+0x98>)
 8001ee4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ee6:	4a14      	ldr	r2, [pc, #80]	@ (8001f38 <HAL_UART_MspInit+0x98>)
 8001ee8:	f043 0301 	orr.w	r3, r3, #1
 8001eec:	6313      	str	r3, [r2, #48]	@ 0x30
 8001eee:	4b12      	ldr	r3, [pc, #72]	@ (8001f38 <HAL_UART_MspInit+0x98>)
 8001ef0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ef2:	f003 0301 	and.w	r3, r3, #1
 8001ef6:	60fb      	str	r3, [r7, #12]
 8001ef8:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001efa:	230c      	movs	r3, #12
 8001efc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001efe:	2302      	movs	r3, #2
 8001f00:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f02:	2300      	movs	r3, #0
 8001f04:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f06:	2303      	movs	r3, #3
 8001f08:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001f0a:	2307      	movs	r3, #7
 8001f0c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f0e:	f107 0314 	add.w	r3, r7, #20
 8001f12:	4619      	mov	r1, r3
 8001f14:	4809      	ldr	r0, [pc, #36]	@ (8001f3c <HAL_UART_MspInit+0x9c>)
 8001f16:	f000 fa53 	bl	80023c0 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001f1a:	2200      	movs	r2, #0
 8001f1c:	2100      	movs	r1, #0
 8001f1e:	2026      	movs	r0, #38	@ 0x26
 8001f20:	f000 f985 	bl	800222e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001f24:	2026      	movs	r0, #38	@ 0x26
 8001f26:	f000 f99e 	bl	8002266 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001f2a:	bf00      	nop
 8001f2c:	3728      	adds	r7, #40	@ 0x28
 8001f2e:	46bd      	mov	sp, r7
 8001f30:	bd80      	pop	{r7, pc}
 8001f32:	bf00      	nop
 8001f34:	40004400 	.word	0x40004400
 8001f38:	40023800 	.word	0x40023800
 8001f3c:	40020000 	.word	0x40020000

08001f40 <Reset_Handler>:
 8001f40:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001f78 <LoopFillZerobss+0xe>
 8001f44:	f7ff fe34 	bl	8001bb0 <SystemInit>
 8001f48:	480c      	ldr	r0, [pc, #48]	@ (8001f7c <LoopFillZerobss+0x12>)
 8001f4a:	490d      	ldr	r1, [pc, #52]	@ (8001f80 <LoopFillZerobss+0x16>)
 8001f4c:	4a0d      	ldr	r2, [pc, #52]	@ (8001f84 <LoopFillZerobss+0x1a>)
 8001f4e:	2300      	movs	r3, #0
 8001f50:	e002      	b.n	8001f58 <LoopCopyDataInit>

08001f52 <CopyDataInit>:
 8001f52:	58d4      	ldr	r4, [r2, r3]
 8001f54:	50c4      	str	r4, [r0, r3]
 8001f56:	3304      	adds	r3, #4

08001f58 <LoopCopyDataInit>:
 8001f58:	18c4      	adds	r4, r0, r3
 8001f5a:	428c      	cmp	r4, r1
 8001f5c:	d3f9      	bcc.n	8001f52 <CopyDataInit>
 8001f5e:	4a0a      	ldr	r2, [pc, #40]	@ (8001f88 <LoopFillZerobss+0x1e>)
 8001f60:	4c0a      	ldr	r4, [pc, #40]	@ (8001f8c <LoopFillZerobss+0x22>)
 8001f62:	2300      	movs	r3, #0
 8001f64:	e001      	b.n	8001f6a <LoopFillZerobss>

08001f66 <FillZerobss>:
 8001f66:	6013      	str	r3, [r2, #0]
 8001f68:	3204      	adds	r2, #4

08001f6a <LoopFillZerobss>:
 8001f6a:	42a2      	cmp	r2, r4
 8001f6c:	d3fb      	bcc.n	8001f66 <FillZerobss>
 8001f6e:	f003 f9f5 	bl	800535c <__libc_init_array>
 8001f72:	f7ff f9a5 	bl	80012c0 <main>
 8001f76:	4770      	bx	lr
 8001f78:	20020000 	.word	0x20020000
 8001f7c:	20000000 	.word	0x20000000
 8001f80:	2000016c 	.word	0x2000016c
 8001f84:	0800618c 	.word	0x0800618c
 8001f88:	2000016c 	.word	0x2000016c
 8001f8c:	20000434 	.word	0x20000434

08001f90 <ADC_IRQHandler>:
 8001f90:	e7fe      	b.n	8001f90 <ADC_IRQHandler>
	...

08001f94 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001f94:	b580      	push	{r7, lr}
 8001f96:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001f98:	4b0e      	ldr	r3, [pc, #56]	@ (8001fd4 <HAL_Init+0x40>)
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	4a0d      	ldr	r2, [pc, #52]	@ (8001fd4 <HAL_Init+0x40>)
 8001f9e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001fa2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001fa4:	4b0b      	ldr	r3, [pc, #44]	@ (8001fd4 <HAL_Init+0x40>)
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	4a0a      	ldr	r2, [pc, #40]	@ (8001fd4 <HAL_Init+0x40>)
 8001faa:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001fae:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001fb0:	4b08      	ldr	r3, [pc, #32]	@ (8001fd4 <HAL_Init+0x40>)
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	4a07      	ldr	r2, [pc, #28]	@ (8001fd4 <HAL_Init+0x40>)
 8001fb6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001fba:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001fbc:	2003      	movs	r0, #3
 8001fbe:	f000 f92b 	bl	8002218 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001fc2:	200f      	movs	r0, #15
 8001fc4:	f000 f808 	bl	8001fd8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001fc8:	f7ff fcd8 	bl	800197c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001fcc:	2300      	movs	r3, #0
}
 8001fce:	4618      	mov	r0, r3
 8001fd0:	bd80      	pop	{r7, pc}
 8001fd2:	bf00      	nop
 8001fd4:	40023c00 	.word	0x40023c00

08001fd8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001fd8:	b580      	push	{r7, lr}
 8001fda:	b082      	sub	sp, #8
 8001fdc:	af00      	add	r7, sp, #0
 8001fde:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001fe0:	4b12      	ldr	r3, [pc, #72]	@ (800202c <HAL_InitTick+0x54>)
 8001fe2:	681a      	ldr	r2, [r3, #0]
 8001fe4:	4b12      	ldr	r3, [pc, #72]	@ (8002030 <HAL_InitTick+0x58>)
 8001fe6:	781b      	ldrb	r3, [r3, #0]
 8001fe8:	4619      	mov	r1, r3
 8001fea:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001fee:	fbb3 f3f1 	udiv	r3, r3, r1
 8001ff2:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ff6:	4618      	mov	r0, r3
 8001ff8:	f000 f943 	bl	8002282 <HAL_SYSTICK_Config>
 8001ffc:	4603      	mov	r3, r0
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	d001      	beq.n	8002006 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002002:	2301      	movs	r3, #1
 8002004:	e00e      	b.n	8002024 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	2b0f      	cmp	r3, #15
 800200a:	d80a      	bhi.n	8002022 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800200c:	2200      	movs	r2, #0
 800200e:	6879      	ldr	r1, [r7, #4]
 8002010:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002014:	f000 f90b 	bl	800222e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002018:	4a06      	ldr	r2, [pc, #24]	@ (8002034 <HAL_InitTick+0x5c>)
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800201e:	2300      	movs	r3, #0
 8002020:	e000      	b.n	8002024 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002022:	2301      	movs	r3, #1
}
 8002024:	4618      	mov	r0, r3
 8002026:	3708      	adds	r7, #8
 8002028:	46bd      	mov	sp, r7
 800202a:	bd80      	pop	{r7, pc}
 800202c:	20000104 	.word	0x20000104
 8002030:	2000010c 	.word	0x2000010c
 8002034:	20000108 	.word	0x20000108

08002038 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002038:	b480      	push	{r7}
 800203a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800203c:	4b06      	ldr	r3, [pc, #24]	@ (8002058 <HAL_IncTick+0x20>)
 800203e:	781b      	ldrb	r3, [r3, #0]
 8002040:	461a      	mov	r2, r3
 8002042:	4b06      	ldr	r3, [pc, #24]	@ (800205c <HAL_IncTick+0x24>)
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	4413      	add	r3, r2
 8002048:	4a04      	ldr	r2, [pc, #16]	@ (800205c <HAL_IncTick+0x24>)
 800204a:	6013      	str	r3, [r2, #0]
}
 800204c:	bf00      	nop
 800204e:	46bd      	mov	sp, r7
 8002050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002054:	4770      	bx	lr
 8002056:	bf00      	nop
 8002058:	2000010c 	.word	0x2000010c
 800205c:	200002e4 	.word	0x200002e4

08002060 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002060:	b480      	push	{r7}
 8002062:	af00      	add	r7, sp, #0
  return uwTick;
 8002064:	4b03      	ldr	r3, [pc, #12]	@ (8002074 <HAL_GetTick+0x14>)
 8002066:	681b      	ldr	r3, [r3, #0]
}
 8002068:	4618      	mov	r0, r3
 800206a:	46bd      	mov	sp, r7
 800206c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002070:	4770      	bx	lr
 8002072:	bf00      	nop
 8002074:	200002e4 	.word	0x200002e4

08002078 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002078:	b480      	push	{r7}
 800207a:	b085      	sub	sp, #20
 800207c:	af00      	add	r7, sp, #0
 800207e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	f003 0307 	and.w	r3, r3, #7
 8002086:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002088:	4b0c      	ldr	r3, [pc, #48]	@ (80020bc <__NVIC_SetPriorityGrouping+0x44>)
 800208a:	68db      	ldr	r3, [r3, #12]
 800208c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800208e:	68ba      	ldr	r2, [r7, #8]
 8002090:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002094:	4013      	ands	r3, r2
 8002096:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002098:	68fb      	ldr	r3, [r7, #12]
 800209a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800209c:	68bb      	ldr	r3, [r7, #8]
 800209e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80020a0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80020a4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80020a8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80020aa:	4a04      	ldr	r2, [pc, #16]	@ (80020bc <__NVIC_SetPriorityGrouping+0x44>)
 80020ac:	68bb      	ldr	r3, [r7, #8]
 80020ae:	60d3      	str	r3, [r2, #12]
}
 80020b0:	bf00      	nop
 80020b2:	3714      	adds	r7, #20
 80020b4:	46bd      	mov	sp, r7
 80020b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ba:	4770      	bx	lr
 80020bc:	e000ed00 	.word	0xe000ed00

080020c0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80020c0:	b480      	push	{r7}
 80020c2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80020c4:	4b04      	ldr	r3, [pc, #16]	@ (80020d8 <__NVIC_GetPriorityGrouping+0x18>)
 80020c6:	68db      	ldr	r3, [r3, #12]
 80020c8:	0a1b      	lsrs	r3, r3, #8
 80020ca:	f003 0307 	and.w	r3, r3, #7
}
 80020ce:	4618      	mov	r0, r3
 80020d0:	46bd      	mov	sp, r7
 80020d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d6:	4770      	bx	lr
 80020d8:	e000ed00 	.word	0xe000ed00

080020dc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80020dc:	b480      	push	{r7}
 80020de:	b083      	sub	sp, #12
 80020e0:	af00      	add	r7, sp, #0
 80020e2:	4603      	mov	r3, r0
 80020e4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80020e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	db0b      	blt.n	8002106 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80020ee:	79fb      	ldrb	r3, [r7, #7]
 80020f0:	f003 021f 	and.w	r2, r3, #31
 80020f4:	4907      	ldr	r1, [pc, #28]	@ (8002114 <__NVIC_EnableIRQ+0x38>)
 80020f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020fa:	095b      	lsrs	r3, r3, #5
 80020fc:	2001      	movs	r0, #1
 80020fe:	fa00 f202 	lsl.w	r2, r0, r2
 8002102:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002106:	bf00      	nop
 8002108:	370c      	adds	r7, #12
 800210a:	46bd      	mov	sp, r7
 800210c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002110:	4770      	bx	lr
 8002112:	bf00      	nop
 8002114:	e000e100 	.word	0xe000e100

08002118 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002118:	b480      	push	{r7}
 800211a:	b083      	sub	sp, #12
 800211c:	af00      	add	r7, sp, #0
 800211e:	4603      	mov	r3, r0
 8002120:	6039      	str	r1, [r7, #0]
 8002122:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002124:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002128:	2b00      	cmp	r3, #0
 800212a:	db0a      	blt.n	8002142 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800212c:	683b      	ldr	r3, [r7, #0]
 800212e:	b2da      	uxtb	r2, r3
 8002130:	490c      	ldr	r1, [pc, #48]	@ (8002164 <__NVIC_SetPriority+0x4c>)
 8002132:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002136:	0112      	lsls	r2, r2, #4
 8002138:	b2d2      	uxtb	r2, r2
 800213a:	440b      	add	r3, r1
 800213c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002140:	e00a      	b.n	8002158 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002142:	683b      	ldr	r3, [r7, #0]
 8002144:	b2da      	uxtb	r2, r3
 8002146:	4908      	ldr	r1, [pc, #32]	@ (8002168 <__NVIC_SetPriority+0x50>)
 8002148:	79fb      	ldrb	r3, [r7, #7]
 800214a:	f003 030f 	and.w	r3, r3, #15
 800214e:	3b04      	subs	r3, #4
 8002150:	0112      	lsls	r2, r2, #4
 8002152:	b2d2      	uxtb	r2, r2
 8002154:	440b      	add	r3, r1
 8002156:	761a      	strb	r2, [r3, #24]
}
 8002158:	bf00      	nop
 800215a:	370c      	adds	r7, #12
 800215c:	46bd      	mov	sp, r7
 800215e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002162:	4770      	bx	lr
 8002164:	e000e100 	.word	0xe000e100
 8002168:	e000ed00 	.word	0xe000ed00

0800216c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800216c:	b480      	push	{r7}
 800216e:	b089      	sub	sp, #36	@ 0x24
 8002170:	af00      	add	r7, sp, #0
 8002172:	60f8      	str	r0, [r7, #12]
 8002174:	60b9      	str	r1, [r7, #8]
 8002176:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002178:	68fb      	ldr	r3, [r7, #12]
 800217a:	f003 0307 	and.w	r3, r3, #7
 800217e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002180:	69fb      	ldr	r3, [r7, #28]
 8002182:	f1c3 0307 	rsb	r3, r3, #7
 8002186:	2b04      	cmp	r3, #4
 8002188:	bf28      	it	cs
 800218a:	2304      	movcs	r3, #4
 800218c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800218e:	69fb      	ldr	r3, [r7, #28]
 8002190:	3304      	adds	r3, #4
 8002192:	2b06      	cmp	r3, #6
 8002194:	d902      	bls.n	800219c <NVIC_EncodePriority+0x30>
 8002196:	69fb      	ldr	r3, [r7, #28]
 8002198:	3b03      	subs	r3, #3
 800219a:	e000      	b.n	800219e <NVIC_EncodePriority+0x32>
 800219c:	2300      	movs	r3, #0
 800219e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80021a0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80021a4:	69bb      	ldr	r3, [r7, #24]
 80021a6:	fa02 f303 	lsl.w	r3, r2, r3
 80021aa:	43da      	mvns	r2, r3
 80021ac:	68bb      	ldr	r3, [r7, #8]
 80021ae:	401a      	ands	r2, r3
 80021b0:	697b      	ldr	r3, [r7, #20]
 80021b2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80021b4:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80021b8:	697b      	ldr	r3, [r7, #20]
 80021ba:	fa01 f303 	lsl.w	r3, r1, r3
 80021be:	43d9      	mvns	r1, r3
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80021c4:	4313      	orrs	r3, r2
         );
}
 80021c6:	4618      	mov	r0, r3
 80021c8:	3724      	adds	r7, #36	@ 0x24
 80021ca:	46bd      	mov	sp, r7
 80021cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021d0:	4770      	bx	lr
	...

080021d4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80021d4:	b580      	push	{r7, lr}
 80021d6:	b082      	sub	sp, #8
 80021d8:	af00      	add	r7, sp, #0
 80021da:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	3b01      	subs	r3, #1
 80021e0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80021e4:	d301      	bcc.n	80021ea <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80021e6:	2301      	movs	r3, #1
 80021e8:	e00f      	b.n	800220a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80021ea:	4a0a      	ldr	r2, [pc, #40]	@ (8002214 <SysTick_Config+0x40>)
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	3b01      	subs	r3, #1
 80021f0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80021f2:	210f      	movs	r1, #15
 80021f4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80021f8:	f7ff ff8e 	bl	8002118 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80021fc:	4b05      	ldr	r3, [pc, #20]	@ (8002214 <SysTick_Config+0x40>)
 80021fe:	2200      	movs	r2, #0
 8002200:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002202:	4b04      	ldr	r3, [pc, #16]	@ (8002214 <SysTick_Config+0x40>)
 8002204:	2207      	movs	r2, #7
 8002206:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002208:	2300      	movs	r3, #0
}
 800220a:	4618      	mov	r0, r3
 800220c:	3708      	adds	r7, #8
 800220e:	46bd      	mov	sp, r7
 8002210:	bd80      	pop	{r7, pc}
 8002212:	bf00      	nop
 8002214:	e000e010 	.word	0xe000e010

08002218 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002218:	b580      	push	{r7, lr}
 800221a:	b082      	sub	sp, #8
 800221c:	af00      	add	r7, sp, #0
 800221e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002220:	6878      	ldr	r0, [r7, #4]
 8002222:	f7ff ff29 	bl	8002078 <__NVIC_SetPriorityGrouping>
}
 8002226:	bf00      	nop
 8002228:	3708      	adds	r7, #8
 800222a:	46bd      	mov	sp, r7
 800222c:	bd80      	pop	{r7, pc}

0800222e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800222e:	b580      	push	{r7, lr}
 8002230:	b086      	sub	sp, #24
 8002232:	af00      	add	r7, sp, #0
 8002234:	4603      	mov	r3, r0
 8002236:	60b9      	str	r1, [r7, #8]
 8002238:	607a      	str	r2, [r7, #4]
 800223a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800223c:	2300      	movs	r3, #0
 800223e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002240:	f7ff ff3e 	bl	80020c0 <__NVIC_GetPriorityGrouping>
 8002244:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002246:	687a      	ldr	r2, [r7, #4]
 8002248:	68b9      	ldr	r1, [r7, #8]
 800224a:	6978      	ldr	r0, [r7, #20]
 800224c:	f7ff ff8e 	bl	800216c <NVIC_EncodePriority>
 8002250:	4602      	mov	r2, r0
 8002252:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002256:	4611      	mov	r1, r2
 8002258:	4618      	mov	r0, r3
 800225a:	f7ff ff5d 	bl	8002118 <__NVIC_SetPriority>
}
 800225e:	bf00      	nop
 8002260:	3718      	adds	r7, #24
 8002262:	46bd      	mov	sp, r7
 8002264:	bd80      	pop	{r7, pc}

08002266 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002266:	b580      	push	{r7, lr}
 8002268:	b082      	sub	sp, #8
 800226a:	af00      	add	r7, sp, #0
 800226c:	4603      	mov	r3, r0
 800226e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002270:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002274:	4618      	mov	r0, r3
 8002276:	f7ff ff31 	bl	80020dc <__NVIC_EnableIRQ>
}
 800227a:	bf00      	nop
 800227c:	3708      	adds	r7, #8
 800227e:	46bd      	mov	sp, r7
 8002280:	bd80      	pop	{r7, pc}

08002282 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002282:	b580      	push	{r7, lr}
 8002284:	b082      	sub	sp, #8
 8002286:	af00      	add	r7, sp, #0
 8002288:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800228a:	6878      	ldr	r0, [r7, #4]
 800228c:	f7ff ffa2 	bl	80021d4 <SysTick_Config>
 8002290:	4603      	mov	r3, r0
}
 8002292:	4618      	mov	r0, r3
 8002294:	3708      	adds	r7, #8
 8002296:	46bd      	mov	sp, r7
 8002298:	bd80      	pop	{r7, pc}

0800229a <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800229a:	b580      	push	{r7, lr}
 800229c:	b084      	sub	sp, #16
 800229e:	af00      	add	r7, sp, #0
 80022a0:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80022a6:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80022a8:	f7ff feda 	bl	8002060 <HAL_GetTick>
 80022ac:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80022b4:	b2db      	uxtb	r3, r3
 80022b6:	2b02      	cmp	r3, #2
 80022b8:	d008      	beq.n	80022cc <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	2280      	movs	r2, #128	@ 0x80
 80022be:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	2200      	movs	r2, #0
 80022c4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 80022c8:	2301      	movs	r3, #1
 80022ca:	e052      	b.n	8002372 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	681a      	ldr	r2, [r3, #0]
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	f022 0216 	bic.w	r2, r2, #22
 80022da:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	695a      	ldr	r2, [r3, #20]
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80022ea:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	d103      	bne.n	80022fc <HAL_DMA_Abort+0x62>
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80022f8:	2b00      	cmp	r3, #0
 80022fa:	d007      	beq.n	800230c <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	681a      	ldr	r2, [r3, #0]
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	f022 0208 	bic.w	r2, r2, #8
 800230a:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	681a      	ldr	r2, [r3, #0]
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	f022 0201 	bic.w	r2, r2, #1
 800231a:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800231c:	e013      	b.n	8002346 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800231e:	f7ff fe9f 	bl	8002060 <HAL_GetTick>
 8002322:	4602      	mov	r2, r0
 8002324:	68bb      	ldr	r3, [r7, #8]
 8002326:	1ad3      	subs	r3, r2, r3
 8002328:	2b05      	cmp	r3, #5
 800232a:	d90c      	bls.n	8002346 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	2220      	movs	r2, #32
 8002330:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	2203      	movs	r2, #3
 8002336:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	2200      	movs	r2, #0
 800233e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8002342:	2303      	movs	r3, #3
 8002344:	e015      	b.n	8002372 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	f003 0301 	and.w	r3, r3, #1
 8002350:	2b00      	cmp	r3, #0
 8002352:	d1e4      	bne.n	800231e <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002358:	223f      	movs	r2, #63	@ 0x3f
 800235a:	409a      	lsls	r2, r3
 800235c:	68fb      	ldr	r3, [r7, #12]
 800235e:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	2201      	movs	r2, #1
 8002364:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	2200      	movs	r2, #0
 800236c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8002370:	2300      	movs	r3, #0
}
 8002372:	4618      	mov	r0, r3
 8002374:	3710      	adds	r7, #16
 8002376:	46bd      	mov	sp, r7
 8002378:	bd80      	pop	{r7, pc}

0800237a <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800237a:	b480      	push	{r7}
 800237c:	b083      	sub	sp, #12
 800237e:	af00      	add	r7, sp, #0
 8002380:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002388:	b2db      	uxtb	r3, r3
 800238a:	2b02      	cmp	r3, #2
 800238c:	d004      	beq.n	8002398 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	2280      	movs	r2, #128	@ 0x80
 8002392:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8002394:	2301      	movs	r3, #1
 8002396:	e00c      	b.n	80023b2 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	2205      	movs	r2, #5
 800239c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	681a      	ldr	r2, [r3, #0]
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	f022 0201 	bic.w	r2, r2, #1
 80023ae:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80023b0:	2300      	movs	r3, #0
}
 80023b2:	4618      	mov	r0, r3
 80023b4:	370c      	adds	r7, #12
 80023b6:	46bd      	mov	sp, r7
 80023b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023bc:	4770      	bx	lr
	...

080023c0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80023c0:	b480      	push	{r7}
 80023c2:	b089      	sub	sp, #36	@ 0x24
 80023c4:	af00      	add	r7, sp, #0
 80023c6:	6078      	str	r0, [r7, #4]
 80023c8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80023ca:	2300      	movs	r3, #0
 80023cc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80023ce:	2300      	movs	r3, #0
 80023d0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80023d2:	2300      	movs	r3, #0
 80023d4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80023d6:	2300      	movs	r3, #0
 80023d8:	61fb      	str	r3, [r7, #28]
 80023da:	e159      	b.n	8002690 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80023dc:	2201      	movs	r2, #1
 80023de:	69fb      	ldr	r3, [r7, #28]
 80023e0:	fa02 f303 	lsl.w	r3, r2, r3
 80023e4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80023e6:	683b      	ldr	r3, [r7, #0]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	697a      	ldr	r2, [r7, #20]
 80023ec:	4013      	ands	r3, r2
 80023ee:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80023f0:	693a      	ldr	r2, [r7, #16]
 80023f2:	697b      	ldr	r3, [r7, #20]
 80023f4:	429a      	cmp	r2, r3
 80023f6:	f040 8148 	bne.w	800268a <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80023fa:	683b      	ldr	r3, [r7, #0]
 80023fc:	685b      	ldr	r3, [r3, #4]
 80023fe:	f003 0303 	and.w	r3, r3, #3
 8002402:	2b01      	cmp	r3, #1
 8002404:	d005      	beq.n	8002412 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002406:	683b      	ldr	r3, [r7, #0]
 8002408:	685b      	ldr	r3, [r3, #4]
 800240a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800240e:	2b02      	cmp	r3, #2
 8002410:	d130      	bne.n	8002474 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	689b      	ldr	r3, [r3, #8]
 8002416:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002418:	69fb      	ldr	r3, [r7, #28]
 800241a:	005b      	lsls	r3, r3, #1
 800241c:	2203      	movs	r2, #3
 800241e:	fa02 f303 	lsl.w	r3, r2, r3
 8002422:	43db      	mvns	r3, r3
 8002424:	69ba      	ldr	r2, [r7, #24]
 8002426:	4013      	ands	r3, r2
 8002428:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800242a:	683b      	ldr	r3, [r7, #0]
 800242c:	68da      	ldr	r2, [r3, #12]
 800242e:	69fb      	ldr	r3, [r7, #28]
 8002430:	005b      	lsls	r3, r3, #1
 8002432:	fa02 f303 	lsl.w	r3, r2, r3
 8002436:	69ba      	ldr	r2, [r7, #24]
 8002438:	4313      	orrs	r3, r2
 800243a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	69ba      	ldr	r2, [r7, #24]
 8002440:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	685b      	ldr	r3, [r3, #4]
 8002446:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002448:	2201      	movs	r2, #1
 800244a:	69fb      	ldr	r3, [r7, #28]
 800244c:	fa02 f303 	lsl.w	r3, r2, r3
 8002450:	43db      	mvns	r3, r3
 8002452:	69ba      	ldr	r2, [r7, #24]
 8002454:	4013      	ands	r3, r2
 8002456:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002458:	683b      	ldr	r3, [r7, #0]
 800245a:	685b      	ldr	r3, [r3, #4]
 800245c:	091b      	lsrs	r3, r3, #4
 800245e:	f003 0201 	and.w	r2, r3, #1
 8002462:	69fb      	ldr	r3, [r7, #28]
 8002464:	fa02 f303 	lsl.w	r3, r2, r3
 8002468:	69ba      	ldr	r2, [r7, #24]
 800246a:	4313      	orrs	r3, r2
 800246c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	69ba      	ldr	r2, [r7, #24]
 8002472:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002474:	683b      	ldr	r3, [r7, #0]
 8002476:	685b      	ldr	r3, [r3, #4]
 8002478:	f003 0303 	and.w	r3, r3, #3
 800247c:	2b03      	cmp	r3, #3
 800247e:	d017      	beq.n	80024b0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	68db      	ldr	r3, [r3, #12]
 8002484:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002486:	69fb      	ldr	r3, [r7, #28]
 8002488:	005b      	lsls	r3, r3, #1
 800248a:	2203      	movs	r2, #3
 800248c:	fa02 f303 	lsl.w	r3, r2, r3
 8002490:	43db      	mvns	r3, r3
 8002492:	69ba      	ldr	r2, [r7, #24]
 8002494:	4013      	ands	r3, r2
 8002496:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002498:	683b      	ldr	r3, [r7, #0]
 800249a:	689a      	ldr	r2, [r3, #8]
 800249c:	69fb      	ldr	r3, [r7, #28]
 800249e:	005b      	lsls	r3, r3, #1
 80024a0:	fa02 f303 	lsl.w	r3, r2, r3
 80024a4:	69ba      	ldr	r2, [r7, #24]
 80024a6:	4313      	orrs	r3, r2
 80024a8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	69ba      	ldr	r2, [r7, #24]
 80024ae:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80024b0:	683b      	ldr	r3, [r7, #0]
 80024b2:	685b      	ldr	r3, [r3, #4]
 80024b4:	f003 0303 	and.w	r3, r3, #3
 80024b8:	2b02      	cmp	r3, #2
 80024ba:	d123      	bne.n	8002504 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80024bc:	69fb      	ldr	r3, [r7, #28]
 80024be:	08da      	lsrs	r2, r3, #3
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	3208      	adds	r2, #8
 80024c4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80024c8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80024ca:	69fb      	ldr	r3, [r7, #28]
 80024cc:	f003 0307 	and.w	r3, r3, #7
 80024d0:	009b      	lsls	r3, r3, #2
 80024d2:	220f      	movs	r2, #15
 80024d4:	fa02 f303 	lsl.w	r3, r2, r3
 80024d8:	43db      	mvns	r3, r3
 80024da:	69ba      	ldr	r2, [r7, #24]
 80024dc:	4013      	ands	r3, r2
 80024de:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80024e0:	683b      	ldr	r3, [r7, #0]
 80024e2:	691a      	ldr	r2, [r3, #16]
 80024e4:	69fb      	ldr	r3, [r7, #28]
 80024e6:	f003 0307 	and.w	r3, r3, #7
 80024ea:	009b      	lsls	r3, r3, #2
 80024ec:	fa02 f303 	lsl.w	r3, r2, r3
 80024f0:	69ba      	ldr	r2, [r7, #24]
 80024f2:	4313      	orrs	r3, r2
 80024f4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80024f6:	69fb      	ldr	r3, [r7, #28]
 80024f8:	08da      	lsrs	r2, r3, #3
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	3208      	adds	r2, #8
 80024fe:	69b9      	ldr	r1, [r7, #24]
 8002500:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800250a:	69fb      	ldr	r3, [r7, #28]
 800250c:	005b      	lsls	r3, r3, #1
 800250e:	2203      	movs	r2, #3
 8002510:	fa02 f303 	lsl.w	r3, r2, r3
 8002514:	43db      	mvns	r3, r3
 8002516:	69ba      	ldr	r2, [r7, #24]
 8002518:	4013      	ands	r3, r2
 800251a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800251c:	683b      	ldr	r3, [r7, #0]
 800251e:	685b      	ldr	r3, [r3, #4]
 8002520:	f003 0203 	and.w	r2, r3, #3
 8002524:	69fb      	ldr	r3, [r7, #28]
 8002526:	005b      	lsls	r3, r3, #1
 8002528:	fa02 f303 	lsl.w	r3, r2, r3
 800252c:	69ba      	ldr	r2, [r7, #24]
 800252e:	4313      	orrs	r3, r2
 8002530:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	69ba      	ldr	r2, [r7, #24]
 8002536:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002538:	683b      	ldr	r3, [r7, #0]
 800253a:	685b      	ldr	r3, [r3, #4]
 800253c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002540:	2b00      	cmp	r3, #0
 8002542:	f000 80a2 	beq.w	800268a <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002546:	2300      	movs	r3, #0
 8002548:	60fb      	str	r3, [r7, #12]
 800254a:	4b57      	ldr	r3, [pc, #348]	@ (80026a8 <HAL_GPIO_Init+0x2e8>)
 800254c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800254e:	4a56      	ldr	r2, [pc, #344]	@ (80026a8 <HAL_GPIO_Init+0x2e8>)
 8002550:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002554:	6453      	str	r3, [r2, #68]	@ 0x44
 8002556:	4b54      	ldr	r3, [pc, #336]	@ (80026a8 <HAL_GPIO_Init+0x2e8>)
 8002558:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800255a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800255e:	60fb      	str	r3, [r7, #12]
 8002560:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002562:	4a52      	ldr	r2, [pc, #328]	@ (80026ac <HAL_GPIO_Init+0x2ec>)
 8002564:	69fb      	ldr	r3, [r7, #28]
 8002566:	089b      	lsrs	r3, r3, #2
 8002568:	3302      	adds	r3, #2
 800256a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800256e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002570:	69fb      	ldr	r3, [r7, #28]
 8002572:	f003 0303 	and.w	r3, r3, #3
 8002576:	009b      	lsls	r3, r3, #2
 8002578:	220f      	movs	r2, #15
 800257a:	fa02 f303 	lsl.w	r3, r2, r3
 800257e:	43db      	mvns	r3, r3
 8002580:	69ba      	ldr	r2, [r7, #24]
 8002582:	4013      	ands	r3, r2
 8002584:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	4a49      	ldr	r2, [pc, #292]	@ (80026b0 <HAL_GPIO_Init+0x2f0>)
 800258a:	4293      	cmp	r3, r2
 800258c:	d019      	beq.n	80025c2 <HAL_GPIO_Init+0x202>
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	4a48      	ldr	r2, [pc, #288]	@ (80026b4 <HAL_GPIO_Init+0x2f4>)
 8002592:	4293      	cmp	r3, r2
 8002594:	d013      	beq.n	80025be <HAL_GPIO_Init+0x1fe>
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	4a47      	ldr	r2, [pc, #284]	@ (80026b8 <HAL_GPIO_Init+0x2f8>)
 800259a:	4293      	cmp	r3, r2
 800259c:	d00d      	beq.n	80025ba <HAL_GPIO_Init+0x1fa>
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	4a46      	ldr	r2, [pc, #280]	@ (80026bc <HAL_GPIO_Init+0x2fc>)
 80025a2:	4293      	cmp	r3, r2
 80025a4:	d007      	beq.n	80025b6 <HAL_GPIO_Init+0x1f6>
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	4a45      	ldr	r2, [pc, #276]	@ (80026c0 <HAL_GPIO_Init+0x300>)
 80025aa:	4293      	cmp	r3, r2
 80025ac:	d101      	bne.n	80025b2 <HAL_GPIO_Init+0x1f2>
 80025ae:	2304      	movs	r3, #4
 80025b0:	e008      	b.n	80025c4 <HAL_GPIO_Init+0x204>
 80025b2:	2307      	movs	r3, #7
 80025b4:	e006      	b.n	80025c4 <HAL_GPIO_Init+0x204>
 80025b6:	2303      	movs	r3, #3
 80025b8:	e004      	b.n	80025c4 <HAL_GPIO_Init+0x204>
 80025ba:	2302      	movs	r3, #2
 80025bc:	e002      	b.n	80025c4 <HAL_GPIO_Init+0x204>
 80025be:	2301      	movs	r3, #1
 80025c0:	e000      	b.n	80025c4 <HAL_GPIO_Init+0x204>
 80025c2:	2300      	movs	r3, #0
 80025c4:	69fa      	ldr	r2, [r7, #28]
 80025c6:	f002 0203 	and.w	r2, r2, #3
 80025ca:	0092      	lsls	r2, r2, #2
 80025cc:	4093      	lsls	r3, r2
 80025ce:	69ba      	ldr	r2, [r7, #24]
 80025d0:	4313      	orrs	r3, r2
 80025d2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80025d4:	4935      	ldr	r1, [pc, #212]	@ (80026ac <HAL_GPIO_Init+0x2ec>)
 80025d6:	69fb      	ldr	r3, [r7, #28]
 80025d8:	089b      	lsrs	r3, r3, #2
 80025da:	3302      	adds	r3, #2
 80025dc:	69ba      	ldr	r2, [r7, #24]
 80025de:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80025e2:	4b38      	ldr	r3, [pc, #224]	@ (80026c4 <HAL_GPIO_Init+0x304>)
 80025e4:	689b      	ldr	r3, [r3, #8]
 80025e6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80025e8:	693b      	ldr	r3, [r7, #16]
 80025ea:	43db      	mvns	r3, r3
 80025ec:	69ba      	ldr	r2, [r7, #24]
 80025ee:	4013      	ands	r3, r2
 80025f0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80025f2:	683b      	ldr	r3, [r7, #0]
 80025f4:	685b      	ldr	r3, [r3, #4]
 80025f6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d003      	beq.n	8002606 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80025fe:	69ba      	ldr	r2, [r7, #24]
 8002600:	693b      	ldr	r3, [r7, #16]
 8002602:	4313      	orrs	r3, r2
 8002604:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002606:	4a2f      	ldr	r2, [pc, #188]	@ (80026c4 <HAL_GPIO_Init+0x304>)
 8002608:	69bb      	ldr	r3, [r7, #24]
 800260a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800260c:	4b2d      	ldr	r3, [pc, #180]	@ (80026c4 <HAL_GPIO_Init+0x304>)
 800260e:	68db      	ldr	r3, [r3, #12]
 8002610:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002612:	693b      	ldr	r3, [r7, #16]
 8002614:	43db      	mvns	r3, r3
 8002616:	69ba      	ldr	r2, [r7, #24]
 8002618:	4013      	ands	r3, r2
 800261a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800261c:	683b      	ldr	r3, [r7, #0]
 800261e:	685b      	ldr	r3, [r3, #4]
 8002620:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002624:	2b00      	cmp	r3, #0
 8002626:	d003      	beq.n	8002630 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002628:	69ba      	ldr	r2, [r7, #24]
 800262a:	693b      	ldr	r3, [r7, #16]
 800262c:	4313      	orrs	r3, r2
 800262e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002630:	4a24      	ldr	r2, [pc, #144]	@ (80026c4 <HAL_GPIO_Init+0x304>)
 8002632:	69bb      	ldr	r3, [r7, #24]
 8002634:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002636:	4b23      	ldr	r3, [pc, #140]	@ (80026c4 <HAL_GPIO_Init+0x304>)
 8002638:	685b      	ldr	r3, [r3, #4]
 800263a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800263c:	693b      	ldr	r3, [r7, #16]
 800263e:	43db      	mvns	r3, r3
 8002640:	69ba      	ldr	r2, [r7, #24]
 8002642:	4013      	ands	r3, r2
 8002644:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002646:	683b      	ldr	r3, [r7, #0]
 8002648:	685b      	ldr	r3, [r3, #4]
 800264a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800264e:	2b00      	cmp	r3, #0
 8002650:	d003      	beq.n	800265a <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8002652:	69ba      	ldr	r2, [r7, #24]
 8002654:	693b      	ldr	r3, [r7, #16]
 8002656:	4313      	orrs	r3, r2
 8002658:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800265a:	4a1a      	ldr	r2, [pc, #104]	@ (80026c4 <HAL_GPIO_Init+0x304>)
 800265c:	69bb      	ldr	r3, [r7, #24]
 800265e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002660:	4b18      	ldr	r3, [pc, #96]	@ (80026c4 <HAL_GPIO_Init+0x304>)
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002666:	693b      	ldr	r3, [r7, #16]
 8002668:	43db      	mvns	r3, r3
 800266a:	69ba      	ldr	r2, [r7, #24]
 800266c:	4013      	ands	r3, r2
 800266e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002670:	683b      	ldr	r3, [r7, #0]
 8002672:	685b      	ldr	r3, [r3, #4]
 8002674:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002678:	2b00      	cmp	r3, #0
 800267a:	d003      	beq.n	8002684 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 800267c:	69ba      	ldr	r2, [r7, #24]
 800267e:	693b      	ldr	r3, [r7, #16]
 8002680:	4313      	orrs	r3, r2
 8002682:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002684:	4a0f      	ldr	r2, [pc, #60]	@ (80026c4 <HAL_GPIO_Init+0x304>)
 8002686:	69bb      	ldr	r3, [r7, #24]
 8002688:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800268a:	69fb      	ldr	r3, [r7, #28]
 800268c:	3301      	adds	r3, #1
 800268e:	61fb      	str	r3, [r7, #28]
 8002690:	69fb      	ldr	r3, [r7, #28]
 8002692:	2b0f      	cmp	r3, #15
 8002694:	f67f aea2 	bls.w	80023dc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002698:	bf00      	nop
 800269a:	bf00      	nop
 800269c:	3724      	adds	r7, #36	@ 0x24
 800269e:	46bd      	mov	sp, r7
 80026a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026a4:	4770      	bx	lr
 80026a6:	bf00      	nop
 80026a8:	40023800 	.word	0x40023800
 80026ac:	40013800 	.word	0x40013800
 80026b0:	40020000 	.word	0x40020000
 80026b4:	40020400 	.word	0x40020400
 80026b8:	40020800 	.word	0x40020800
 80026bc:	40020c00 	.word	0x40020c00
 80026c0:	40021000 	.word	0x40021000
 80026c4:	40013c00 	.word	0x40013c00

080026c8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80026c8:	b480      	push	{r7}
 80026ca:	b085      	sub	sp, #20
 80026cc:	af00      	add	r7, sp, #0
 80026ce:	6078      	str	r0, [r7, #4]
 80026d0:	460b      	mov	r3, r1
 80026d2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	691a      	ldr	r2, [r3, #16]
 80026d8:	887b      	ldrh	r3, [r7, #2]
 80026da:	4013      	ands	r3, r2
 80026dc:	2b00      	cmp	r3, #0
 80026de:	d002      	beq.n	80026e6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80026e0:	2301      	movs	r3, #1
 80026e2:	73fb      	strb	r3, [r7, #15]
 80026e4:	e001      	b.n	80026ea <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80026e6:	2300      	movs	r3, #0
 80026e8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80026ea:	7bfb      	ldrb	r3, [r7, #15]
}
 80026ec:	4618      	mov	r0, r3
 80026ee:	3714      	adds	r7, #20
 80026f0:	46bd      	mov	sp, r7
 80026f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026f6:	4770      	bx	lr

080026f8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80026f8:	b480      	push	{r7}
 80026fa:	b083      	sub	sp, #12
 80026fc:	af00      	add	r7, sp, #0
 80026fe:	6078      	str	r0, [r7, #4]
 8002700:	460b      	mov	r3, r1
 8002702:	807b      	strh	r3, [r7, #2]
 8002704:	4613      	mov	r3, r2
 8002706:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002708:	787b      	ldrb	r3, [r7, #1]
 800270a:	2b00      	cmp	r3, #0
 800270c:	d003      	beq.n	8002716 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800270e:	887a      	ldrh	r2, [r7, #2]
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002714:	e003      	b.n	800271e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002716:	887b      	ldrh	r3, [r7, #2]
 8002718:	041a      	lsls	r2, r3, #16
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	619a      	str	r2, [r3, #24]
}
 800271e:	bf00      	nop
 8002720:	370c      	adds	r7, #12
 8002722:	46bd      	mov	sp, r7
 8002724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002728:	4770      	bx	lr
	...

0800272c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800272c:	b580      	push	{r7, lr}
 800272e:	b082      	sub	sp, #8
 8002730:	af00      	add	r7, sp, #0
 8002732:	4603      	mov	r3, r0
 8002734:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8002736:	4b08      	ldr	r3, [pc, #32]	@ (8002758 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002738:	695a      	ldr	r2, [r3, #20]
 800273a:	88fb      	ldrh	r3, [r7, #6]
 800273c:	4013      	ands	r3, r2
 800273e:	2b00      	cmp	r3, #0
 8002740:	d006      	beq.n	8002750 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002742:	4a05      	ldr	r2, [pc, #20]	@ (8002758 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002744:	88fb      	ldrh	r3, [r7, #6]
 8002746:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002748:	88fb      	ldrh	r3, [r7, #6]
 800274a:	4618      	mov	r0, r3
 800274c:	f7fe ff5a 	bl	8001604 <HAL_GPIO_EXTI_Callback>
  }
}
 8002750:	bf00      	nop
 8002752:	3708      	adds	r7, #8
 8002754:	46bd      	mov	sp, r7
 8002756:	bd80      	pop	{r7, pc}
 8002758:	40013c00 	.word	0x40013c00

0800275c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800275c:	b580      	push	{r7, lr}
 800275e:	b086      	sub	sp, #24
 8002760:	af00      	add	r7, sp, #0
 8002762:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	2b00      	cmp	r3, #0
 8002768:	d101      	bne.n	800276e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800276a:	2301      	movs	r3, #1
 800276c:	e267      	b.n	8002c3e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	f003 0301 	and.w	r3, r3, #1
 8002776:	2b00      	cmp	r3, #0
 8002778:	d075      	beq.n	8002866 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800277a:	4b88      	ldr	r3, [pc, #544]	@ (800299c <HAL_RCC_OscConfig+0x240>)
 800277c:	689b      	ldr	r3, [r3, #8]
 800277e:	f003 030c 	and.w	r3, r3, #12
 8002782:	2b04      	cmp	r3, #4
 8002784:	d00c      	beq.n	80027a0 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002786:	4b85      	ldr	r3, [pc, #532]	@ (800299c <HAL_RCC_OscConfig+0x240>)
 8002788:	689b      	ldr	r3, [r3, #8]
 800278a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800278e:	2b08      	cmp	r3, #8
 8002790:	d112      	bne.n	80027b8 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002792:	4b82      	ldr	r3, [pc, #520]	@ (800299c <HAL_RCC_OscConfig+0x240>)
 8002794:	685b      	ldr	r3, [r3, #4]
 8002796:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800279a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800279e:	d10b      	bne.n	80027b8 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80027a0:	4b7e      	ldr	r3, [pc, #504]	@ (800299c <HAL_RCC_OscConfig+0x240>)
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	d05b      	beq.n	8002864 <HAL_RCC_OscConfig+0x108>
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	685b      	ldr	r3, [r3, #4]
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	d157      	bne.n	8002864 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80027b4:	2301      	movs	r3, #1
 80027b6:	e242      	b.n	8002c3e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	685b      	ldr	r3, [r3, #4]
 80027bc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80027c0:	d106      	bne.n	80027d0 <HAL_RCC_OscConfig+0x74>
 80027c2:	4b76      	ldr	r3, [pc, #472]	@ (800299c <HAL_RCC_OscConfig+0x240>)
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	4a75      	ldr	r2, [pc, #468]	@ (800299c <HAL_RCC_OscConfig+0x240>)
 80027c8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80027cc:	6013      	str	r3, [r2, #0]
 80027ce:	e01d      	b.n	800280c <HAL_RCC_OscConfig+0xb0>
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	685b      	ldr	r3, [r3, #4]
 80027d4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80027d8:	d10c      	bne.n	80027f4 <HAL_RCC_OscConfig+0x98>
 80027da:	4b70      	ldr	r3, [pc, #448]	@ (800299c <HAL_RCC_OscConfig+0x240>)
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	4a6f      	ldr	r2, [pc, #444]	@ (800299c <HAL_RCC_OscConfig+0x240>)
 80027e0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80027e4:	6013      	str	r3, [r2, #0]
 80027e6:	4b6d      	ldr	r3, [pc, #436]	@ (800299c <HAL_RCC_OscConfig+0x240>)
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	4a6c      	ldr	r2, [pc, #432]	@ (800299c <HAL_RCC_OscConfig+0x240>)
 80027ec:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80027f0:	6013      	str	r3, [r2, #0]
 80027f2:	e00b      	b.n	800280c <HAL_RCC_OscConfig+0xb0>
 80027f4:	4b69      	ldr	r3, [pc, #420]	@ (800299c <HAL_RCC_OscConfig+0x240>)
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	4a68      	ldr	r2, [pc, #416]	@ (800299c <HAL_RCC_OscConfig+0x240>)
 80027fa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80027fe:	6013      	str	r3, [r2, #0]
 8002800:	4b66      	ldr	r3, [pc, #408]	@ (800299c <HAL_RCC_OscConfig+0x240>)
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	4a65      	ldr	r2, [pc, #404]	@ (800299c <HAL_RCC_OscConfig+0x240>)
 8002806:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800280a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	685b      	ldr	r3, [r3, #4]
 8002810:	2b00      	cmp	r3, #0
 8002812:	d013      	beq.n	800283c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002814:	f7ff fc24 	bl	8002060 <HAL_GetTick>
 8002818:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800281a:	e008      	b.n	800282e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800281c:	f7ff fc20 	bl	8002060 <HAL_GetTick>
 8002820:	4602      	mov	r2, r0
 8002822:	693b      	ldr	r3, [r7, #16]
 8002824:	1ad3      	subs	r3, r2, r3
 8002826:	2b64      	cmp	r3, #100	@ 0x64
 8002828:	d901      	bls.n	800282e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800282a:	2303      	movs	r3, #3
 800282c:	e207      	b.n	8002c3e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800282e:	4b5b      	ldr	r3, [pc, #364]	@ (800299c <HAL_RCC_OscConfig+0x240>)
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002836:	2b00      	cmp	r3, #0
 8002838:	d0f0      	beq.n	800281c <HAL_RCC_OscConfig+0xc0>
 800283a:	e014      	b.n	8002866 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800283c:	f7ff fc10 	bl	8002060 <HAL_GetTick>
 8002840:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002842:	e008      	b.n	8002856 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002844:	f7ff fc0c 	bl	8002060 <HAL_GetTick>
 8002848:	4602      	mov	r2, r0
 800284a:	693b      	ldr	r3, [r7, #16]
 800284c:	1ad3      	subs	r3, r2, r3
 800284e:	2b64      	cmp	r3, #100	@ 0x64
 8002850:	d901      	bls.n	8002856 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002852:	2303      	movs	r3, #3
 8002854:	e1f3      	b.n	8002c3e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002856:	4b51      	ldr	r3, [pc, #324]	@ (800299c <HAL_RCC_OscConfig+0x240>)
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800285e:	2b00      	cmp	r3, #0
 8002860:	d1f0      	bne.n	8002844 <HAL_RCC_OscConfig+0xe8>
 8002862:	e000      	b.n	8002866 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002864:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	f003 0302 	and.w	r3, r3, #2
 800286e:	2b00      	cmp	r3, #0
 8002870:	d063      	beq.n	800293a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002872:	4b4a      	ldr	r3, [pc, #296]	@ (800299c <HAL_RCC_OscConfig+0x240>)
 8002874:	689b      	ldr	r3, [r3, #8]
 8002876:	f003 030c 	and.w	r3, r3, #12
 800287a:	2b00      	cmp	r3, #0
 800287c:	d00b      	beq.n	8002896 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800287e:	4b47      	ldr	r3, [pc, #284]	@ (800299c <HAL_RCC_OscConfig+0x240>)
 8002880:	689b      	ldr	r3, [r3, #8]
 8002882:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002886:	2b08      	cmp	r3, #8
 8002888:	d11c      	bne.n	80028c4 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800288a:	4b44      	ldr	r3, [pc, #272]	@ (800299c <HAL_RCC_OscConfig+0x240>)
 800288c:	685b      	ldr	r3, [r3, #4]
 800288e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002892:	2b00      	cmp	r3, #0
 8002894:	d116      	bne.n	80028c4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002896:	4b41      	ldr	r3, [pc, #260]	@ (800299c <HAL_RCC_OscConfig+0x240>)
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	f003 0302 	and.w	r3, r3, #2
 800289e:	2b00      	cmp	r3, #0
 80028a0:	d005      	beq.n	80028ae <HAL_RCC_OscConfig+0x152>
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	68db      	ldr	r3, [r3, #12]
 80028a6:	2b01      	cmp	r3, #1
 80028a8:	d001      	beq.n	80028ae <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80028aa:	2301      	movs	r3, #1
 80028ac:	e1c7      	b.n	8002c3e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80028ae:	4b3b      	ldr	r3, [pc, #236]	@ (800299c <HAL_RCC_OscConfig+0x240>)
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	691b      	ldr	r3, [r3, #16]
 80028ba:	00db      	lsls	r3, r3, #3
 80028bc:	4937      	ldr	r1, [pc, #220]	@ (800299c <HAL_RCC_OscConfig+0x240>)
 80028be:	4313      	orrs	r3, r2
 80028c0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80028c2:	e03a      	b.n	800293a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	68db      	ldr	r3, [r3, #12]
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	d020      	beq.n	800290e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80028cc:	4b34      	ldr	r3, [pc, #208]	@ (80029a0 <HAL_RCC_OscConfig+0x244>)
 80028ce:	2201      	movs	r2, #1
 80028d0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80028d2:	f7ff fbc5 	bl	8002060 <HAL_GetTick>
 80028d6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80028d8:	e008      	b.n	80028ec <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80028da:	f7ff fbc1 	bl	8002060 <HAL_GetTick>
 80028de:	4602      	mov	r2, r0
 80028e0:	693b      	ldr	r3, [r7, #16]
 80028e2:	1ad3      	subs	r3, r2, r3
 80028e4:	2b02      	cmp	r3, #2
 80028e6:	d901      	bls.n	80028ec <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80028e8:	2303      	movs	r3, #3
 80028ea:	e1a8      	b.n	8002c3e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80028ec:	4b2b      	ldr	r3, [pc, #172]	@ (800299c <HAL_RCC_OscConfig+0x240>)
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	f003 0302 	and.w	r3, r3, #2
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	d0f0      	beq.n	80028da <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80028f8:	4b28      	ldr	r3, [pc, #160]	@ (800299c <HAL_RCC_OscConfig+0x240>)
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	691b      	ldr	r3, [r3, #16]
 8002904:	00db      	lsls	r3, r3, #3
 8002906:	4925      	ldr	r1, [pc, #148]	@ (800299c <HAL_RCC_OscConfig+0x240>)
 8002908:	4313      	orrs	r3, r2
 800290a:	600b      	str	r3, [r1, #0]
 800290c:	e015      	b.n	800293a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800290e:	4b24      	ldr	r3, [pc, #144]	@ (80029a0 <HAL_RCC_OscConfig+0x244>)
 8002910:	2200      	movs	r2, #0
 8002912:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002914:	f7ff fba4 	bl	8002060 <HAL_GetTick>
 8002918:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800291a:	e008      	b.n	800292e <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800291c:	f7ff fba0 	bl	8002060 <HAL_GetTick>
 8002920:	4602      	mov	r2, r0
 8002922:	693b      	ldr	r3, [r7, #16]
 8002924:	1ad3      	subs	r3, r2, r3
 8002926:	2b02      	cmp	r3, #2
 8002928:	d901      	bls.n	800292e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800292a:	2303      	movs	r3, #3
 800292c:	e187      	b.n	8002c3e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800292e:	4b1b      	ldr	r3, [pc, #108]	@ (800299c <HAL_RCC_OscConfig+0x240>)
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	f003 0302 	and.w	r3, r3, #2
 8002936:	2b00      	cmp	r3, #0
 8002938:	d1f0      	bne.n	800291c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	f003 0308 	and.w	r3, r3, #8
 8002942:	2b00      	cmp	r3, #0
 8002944:	d036      	beq.n	80029b4 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	695b      	ldr	r3, [r3, #20]
 800294a:	2b00      	cmp	r3, #0
 800294c:	d016      	beq.n	800297c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800294e:	4b15      	ldr	r3, [pc, #84]	@ (80029a4 <HAL_RCC_OscConfig+0x248>)
 8002950:	2201      	movs	r2, #1
 8002952:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002954:	f7ff fb84 	bl	8002060 <HAL_GetTick>
 8002958:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800295a:	e008      	b.n	800296e <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800295c:	f7ff fb80 	bl	8002060 <HAL_GetTick>
 8002960:	4602      	mov	r2, r0
 8002962:	693b      	ldr	r3, [r7, #16]
 8002964:	1ad3      	subs	r3, r2, r3
 8002966:	2b02      	cmp	r3, #2
 8002968:	d901      	bls.n	800296e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800296a:	2303      	movs	r3, #3
 800296c:	e167      	b.n	8002c3e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800296e:	4b0b      	ldr	r3, [pc, #44]	@ (800299c <HAL_RCC_OscConfig+0x240>)
 8002970:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002972:	f003 0302 	and.w	r3, r3, #2
 8002976:	2b00      	cmp	r3, #0
 8002978:	d0f0      	beq.n	800295c <HAL_RCC_OscConfig+0x200>
 800297a:	e01b      	b.n	80029b4 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800297c:	4b09      	ldr	r3, [pc, #36]	@ (80029a4 <HAL_RCC_OscConfig+0x248>)
 800297e:	2200      	movs	r2, #0
 8002980:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002982:	f7ff fb6d 	bl	8002060 <HAL_GetTick>
 8002986:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002988:	e00e      	b.n	80029a8 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800298a:	f7ff fb69 	bl	8002060 <HAL_GetTick>
 800298e:	4602      	mov	r2, r0
 8002990:	693b      	ldr	r3, [r7, #16]
 8002992:	1ad3      	subs	r3, r2, r3
 8002994:	2b02      	cmp	r3, #2
 8002996:	d907      	bls.n	80029a8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002998:	2303      	movs	r3, #3
 800299a:	e150      	b.n	8002c3e <HAL_RCC_OscConfig+0x4e2>
 800299c:	40023800 	.word	0x40023800
 80029a0:	42470000 	.word	0x42470000
 80029a4:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80029a8:	4b88      	ldr	r3, [pc, #544]	@ (8002bcc <HAL_RCC_OscConfig+0x470>)
 80029aa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80029ac:	f003 0302 	and.w	r3, r3, #2
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	d1ea      	bne.n	800298a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	f003 0304 	and.w	r3, r3, #4
 80029bc:	2b00      	cmp	r3, #0
 80029be:	f000 8097 	beq.w	8002af0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80029c2:	2300      	movs	r3, #0
 80029c4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80029c6:	4b81      	ldr	r3, [pc, #516]	@ (8002bcc <HAL_RCC_OscConfig+0x470>)
 80029c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029ca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	d10f      	bne.n	80029f2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80029d2:	2300      	movs	r3, #0
 80029d4:	60bb      	str	r3, [r7, #8]
 80029d6:	4b7d      	ldr	r3, [pc, #500]	@ (8002bcc <HAL_RCC_OscConfig+0x470>)
 80029d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029da:	4a7c      	ldr	r2, [pc, #496]	@ (8002bcc <HAL_RCC_OscConfig+0x470>)
 80029dc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80029e0:	6413      	str	r3, [r2, #64]	@ 0x40
 80029e2:	4b7a      	ldr	r3, [pc, #488]	@ (8002bcc <HAL_RCC_OscConfig+0x470>)
 80029e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029e6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80029ea:	60bb      	str	r3, [r7, #8]
 80029ec:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80029ee:	2301      	movs	r3, #1
 80029f0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80029f2:	4b77      	ldr	r3, [pc, #476]	@ (8002bd0 <HAL_RCC_OscConfig+0x474>)
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d118      	bne.n	8002a30 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80029fe:	4b74      	ldr	r3, [pc, #464]	@ (8002bd0 <HAL_RCC_OscConfig+0x474>)
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	4a73      	ldr	r2, [pc, #460]	@ (8002bd0 <HAL_RCC_OscConfig+0x474>)
 8002a04:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002a08:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002a0a:	f7ff fb29 	bl	8002060 <HAL_GetTick>
 8002a0e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a10:	e008      	b.n	8002a24 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002a12:	f7ff fb25 	bl	8002060 <HAL_GetTick>
 8002a16:	4602      	mov	r2, r0
 8002a18:	693b      	ldr	r3, [r7, #16]
 8002a1a:	1ad3      	subs	r3, r2, r3
 8002a1c:	2b02      	cmp	r3, #2
 8002a1e:	d901      	bls.n	8002a24 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002a20:	2303      	movs	r3, #3
 8002a22:	e10c      	b.n	8002c3e <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a24:	4b6a      	ldr	r3, [pc, #424]	@ (8002bd0 <HAL_RCC_OscConfig+0x474>)
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	d0f0      	beq.n	8002a12 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	689b      	ldr	r3, [r3, #8]
 8002a34:	2b01      	cmp	r3, #1
 8002a36:	d106      	bne.n	8002a46 <HAL_RCC_OscConfig+0x2ea>
 8002a38:	4b64      	ldr	r3, [pc, #400]	@ (8002bcc <HAL_RCC_OscConfig+0x470>)
 8002a3a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a3c:	4a63      	ldr	r2, [pc, #396]	@ (8002bcc <HAL_RCC_OscConfig+0x470>)
 8002a3e:	f043 0301 	orr.w	r3, r3, #1
 8002a42:	6713      	str	r3, [r2, #112]	@ 0x70
 8002a44:	e01c      	b.n	8002a80 <HAL_RCC_OscConfig+0x324>
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	689b      	ldr	r3, [r3, #8]
 8002a4a:	2b05      	cmp	r3, #5
 8002a4c:	d10c      	bne.n	8002a68 <HAL_RCC_OscConfig+0x30c>
 8002a4e:	4b5f      	ldr	r3, [pc, #380]	@ (8002bcc <HAL_RCC_OscConfig+0x470>)
 8002a50:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a52:	4a5e      	ldr	r2, [pc, #376]	@ (8002bcc <HAL_RCC_OscConfig+0x470>)
 8002a54:	f043 0304 	orr.w	r3, r3, #4
 8002a58:	6713      	str	r3, [r2, #112]	@ 0x70
 8002a5a:	4b5c      	ldr	r3, [pc, #368]	@ (8002bcc <HAL_RCC_OscConfig+0x470>)
 8002a5c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a5e:	4a5b      	ldr	r2, [pc, #364]	@ (8002bcc <HAL_RCC_OscConfig+0x470>)
 8002a60:	f043 0301 	orr.w	r3, r3, #1
 8002a64:	6713      	str	r3, [r2, #112]	@ 0x70
 8002a66:	e00b      	b.n	8002a80 <HAL_RCC_OscConfig+0x324>
 8002a68:	4b58      	ldr	r3, [pc, #352]	@ (8002bcc <HAL_RCC_OscConfig+0x470>)
 8002a6a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a6c:	4a57      	ldr	r2, [pc, #348]	@ (8002bcc <HAL_RCC_OscConfig+0x470>)
 8002a6e:	f023 0301 	bic.w	r3, r3, #1
 8002a72:	6713      	str	r3, [r2, #112]	@ 0x70
 8002a74:	4b55      	ldr	r3, [pc, #340]	@ (8002bcc <HAL_RCC_OscConfig+0x470>)
 8002a76:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a78:	4a54      	ldr	r2, [pc, #336]	@ (8002bcc <HAL_RCC_OscConfig+0x470>)
 8002a7a:	f023 0304 	bic.w	r3, r3, #4
 8002a7e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	689b      	ldr	r3, [r3, #8]
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	d015      	beq.n	8002ab4 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a88:	f7ff faea 	bl	8002060 <HAL_GetTick>
 8002a8c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002a8e:	e00a      	b.n	8002aa6 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002a90:	f7ff fae6 	bl	8002060 <HAL_GetTick>
 8002a94:	4602      	mov	r2, r0
 8002a96:	693b      	ldr	r3, [r7, #16]
 8002a98:	1ad3      	subs	r3, r2, r3
 8002a9a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002a9e:	4293      	cmp	r3, r2
 8002aa0:	d901      	bls.n	8002aa6 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002aa2:	2303      	movs	r3, #3
 8002aa4:	e0cb      	b.n	8002c3e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002aa6:	4b49      	ldr	r3, [pc, #292]	@ (8002bcc <HAL_RCC_OscConfig+0x470>)
 8002aa8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002aaa:	f003 0302 	and.w	r3, r3, #2
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	d0ee      	beq.n	8002a90 <HAL_RCC_OscConfig+0x334>
 8002ab2:	e014      	b.n	8002ade <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002ab4:	f7ff fad4 	bl	8002060 <HAL_GetTick>
 8002ab8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002aba:	e00a      	b.n	8002ad2 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002abc:	f7ff fad0 	bl	8002060 <HAL_GetTick>
 8002ac0:	4602      	mov	r2, r0
 8002ac2:	693b      	ldr	r3, [r7, #16]
 8002ac4:	1ad3      	subs	r3, r2, r3
 8002ac6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002aca:	4293      	cmp	r3, r2
 8002acc:	d901      	bls.n	8002ad2 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002ace:	2303      	movs	r3, #3
 8002ad0:	e0b5      	b.n	8002c3e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002ad2:	4b3e      	ldr	r3, [pc, #248]	@ (8002bcc <HAL_RCC_OscConfig+0x470>)
 8002ad4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002ad6:	f003 0302 	and.w	r3, r3, #2
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	d1ee      	bne.n	8002abc <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002ade:	7dfb      	ldrb	r3, [r7, #23]
 8002ae0:	2b01      	cmp	r3, #1
 8002ae2:	d105      	bne.n	8002af0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002ae4:	4b39      	ldr	r3, [pc, #228]	@ (8002bcc <HAL_RCC_OscConfig+0x470>)
 8002ae6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ae8:	4a38      	ldr	r2, [pc, #224]	@ (8002bcc <HAL_RCC_OscConfig+0x470>)
 8002aea:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002aee:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	699b      	ldr	r3, [r3, #24]
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	f000 80a1 	beq.w	8002c3c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002afa:	4b34      	ldr	r3, [pc, #208]	@ (8002bcc <HAL_RCC_OscConfig+0x470>)
 8002afc:	689b      	ldr	r3, [r3, #8]
 8002afe:	f003 030c 	and.w	r3, r3, #12
 8002b02:	2b08      	cmp	r3, #8
 8002b04:	d05c      	beq.n	8002bc0 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	699b      	ldr	r3, [r3, #24]
 8002b0a:	2b02      	cmp	r3, #2
 8002b0c:	d141      	bne.n	8002b92 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002b0e:	4b31      	ldr	r3, [pc, #196]	@ (8002bd4 <HAL_RCC_OscConfig+0x478>)
 8002b10:	2200      	movs	r2, #0
 8002b12:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b14:	f7ff faa4 	bl	8002060 <HAL_GetTick>
 8002b18:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002b1a:	e008      	b.n	8002b2e <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002b1c:	f7ff faa0 	bl	8002060 <HAL_GetTick>
 8002b20:	4602      	mov	r2, r0
 8002b22:	693b      	ldr	r3, [r7, #16]
 8002b24:	1ad3      	subs	r3, r2, r3
 8002b26:	2b02      	cmp	r3, #2
 8002b28:	d901      	bls.n	8002b2e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002b2a:	2303      	movs	r3, #3
 8002b2c:	e087      	b.n	8002c3e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002b2e:	4b27      	ldr	r3, [pc, #156]	@ (8002bcc <HAL_RCC_OscConfig+0x470>)
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d1f0      	bne.n	8002b1c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	69da      	ldr	r2, [r3, #28]
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	6a1b      	ldr	r3, [r3, #32]
 8002b42:	431a      	orrs	r2, r3
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b48:	019b      	lsls	r3, r3, #6
 8002b4a:	431a      	orrs	r2, r3
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b50:	085b      	lsrs	r3, r3, #1
 8002b52:	3b01      	subs	r3, #1
 8002b54:	041b      	lsls	r3, r3, #16
 8002b56:	431a      	orrs	r2, r3
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b5c:	061b      	lsls	r3, r3, #24
 8002b5e:	491b      	ldr	r1, [pc, #108]	@ (8002bcc <HAL_RCC_OscConfig+0x470>)
 8002b60:	4313      	orrs	r3, r2
 8002b62:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002b64:	4b1b      	ldr	r3, [pc, #108]	@ (8002bd4 <HAL_RCC_OscConfig+0x478>)
 8002b66:	2201      	movs	r2, #1
 8002b68:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b6a:	f7ff fa79 	bl	8002060 <HAL_GetTick>
 8002b6e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002b70:	e008      	b.n	8002b84 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002b72:	f7ff fa75 	bl	8002060 <HAL_GetTick>
 8002b76:	4602      	mov	r2, r0
 8002b78:	693b      	ldr	r3, [r7, #16]
 8002b7a:	1ad3      	subs	r3, r2, r3
 8002b7c:	2b02      	cmp	r3, #2
 8002b7e:	d901      	bls.n	8002b84 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002b80:	2303      	movs	r3, #3
 8002b82:	e05c      	b.n	8002c3e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002b84:	4b11      	ldr	r3, [pc, #68]	@ (8002bcc <HAL_RCC_OscConfig+0x470>)
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002b8c:	2b00      	cmp	r3, #0
 8002b8e:	d0f0      	beq.n	8002b72 <HAL_RCC_OscConfig+0x416>
 8002b90:	e054      	b.n	8002c3c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002b92:	4b10      	ldr	r3, [pc, #64]	@ (8002bd4 <HAL_RCC_OscConfig+0x478>)
 8002b94:	2200      	movs	r2, #0
 8002b96:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b98:	f7ff fa62 	bl	8002060 <HAL_GetTick>
 8002b9c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002b9e:	e008      	b.n	8002bb2 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002ba0:	f7ff fa5e 	bl	8002060 <HAL_GetTick>
 8002ba4:	4602      	mov	r2, r0
 8002ba6:	693b      	ldr	r3, [r7, #16]
 8002ba8:	1ad3      	subs	r3, r2, r3
 8002baa:	2b02      	cmp	r3, #2
 8002bac:	d901      	bls.n	8002bb2 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002bae:	2303      	movs	r3, #3
 8002bb0:	e045      	b.n	8002c3e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002bb2:	4b06      	ldr	r3, [pc, #24]	@ (8002bcc <HAL_RCC_OscConfig+0x470>)
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d1f0      	bne.n	8002ba0 <HAL_RCC_OscConfig+0x444>
 8002bbe:	e03d      	b.n	8002c3c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	699b      	ldr	r3, [r3, #24]
 8002bc4:	2b01      	cmp	r3, #1
 8002bc6:	d107      	bne.n	8002bd8 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002bc8:	2301      	movs	r3, #1
 8002bca:	e038      	b.n	8002c3e <HAL_RCC_OscConfig+0x4e2>
 8002bcc:	40023800 	.word	0x40023800
 8002bd0:	40007000 	.word	0x40007000
 8002bd4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002bd8:	4b1b      	ldr	r3, [pc, #108]	@ (8002c48 <HAL_RCC_OscConfig+0x4ec>)
 8002bda:	685b      	ldr	r3, [r3, #4]
 8002bdc:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	699b      	ldr	r3, [r3, #24]
 8002be2:	2b01      	cmp	r3, #1
 8002be4:	d028      	beq.n	8002c38 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002be6:	68fb      	ldr	r3, [r7, #12]
 8002be8:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002bf0:	429a      	cmp	r2, r3
 8002bf2:	d121      	bne.n	8002c38 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002bfe:	429a      	cmp	r2, r3
 8002c00:	d11a      	bne.n	8002c38 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002c02:	68fa      	ldr	r2, [r7, #12]
 8002c04:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002c08:	4013      	ands	r3, r2
 8002c0a:	687a      	ldr	r2, [r7, #4]
 8002c0c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002c0e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002c10:	4293      	cmp	r3, r2
 8002c12:	d111      	bne.n	8002c38 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002c14:	68fb      	ldr	r3, [r7, #12]
 8002c16:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c1e:	085b      	lsrs	r3, r3, #1
 8002c20:	3b01      	subs	r3, #1
 8002c22:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002c24:	429a      	cmp	r2, r3
 8002c26:	d107      	bne.n	8002c38 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c32:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002c34:	429a      	cmp	r2, r3
 8002c36:	d001      	beq.n	8002c3c <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002c38:	2301      	movs	r3, #1
 8002c3a:	e000      	b.n	8002c3e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002c3c:	2300      	movs	r3, #0
}
 8002c3e:	4618      	mov	r0, r3
 8002c40:	3718      	adds	r7, #24
 8002c42:	46bd      	mov	sp, r7
 8002c44:	bd80      	pop	{r7, pc}
 8002c46:	bf00      	nop
 8002c48:	40023800 	.word	0x40023800

08002c4c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002c4c:	b580      	push	{r7, lr}
 8002c4e:	b084      	sub	sp, #16
 8002c50:	af00      	add	r7, sp, #0
 8002c52:	6078      	str	r0, [r7, #4]
 8002c54:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	d101      	bne.n	8002c60 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002c5c:	2301      	movs	r3, #1
 8002c5e:	e0cc      	b.n	8002dfa <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002c60:	4b68      	ldr	r3, [pc, #416]	@ (8002e04 <HAL_RCC_ClockConfig+0x1b8>)
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	f003 0307 	and.w	r3, r3, #7
 8002c68:	683a      	ldr	r2, [r7, #0]
 8002c6a:	429a      	cmp	r2, r3
 8002c6c:	d90c      	bls.n	8002c88 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002c6e:	4b65      	ldr	r3, [pc, #404]	@ (8002e04 <HAL_RCC_ClockConfig+0x1b8>)
 8002c70:	683a      	ldr	r2, [r7, #0]
 8002c72:	b2d2      	uxtb	r2, r2
 8002c74:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002c76:	4b63      	ldr	r3, [pc, #396]	@ (8002e04 <HAL_RCC_ClockConfig+0x1b8>)
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	f003 0307 	and.w	r3, r3, #7
 8002c7e:	683a      	ldr	r2, [r7, #0]
 8002c80:	429a      	cmp	r2, r3
 8002c82:	d001      	beq.n	8002c88 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002c84:	2301      	movs	r3, #1
 8002c86:	e0b8      	b.n	8002dfa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	f003 0302 	and.w	r3, r3, #2
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	d020      	beq.n	8002cd6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	f003 0304 	and.w	r3, r3, #4
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d005      	beq.n	8002cac <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002ca0:	4b59      	ldr	r3, [pc, #356]	@ (8002e08 <HAL_RCC_ClockConfig+0x1bc>)
 8002ca2:	689b      	ldr	r3, [r3, #8]
 8002ca4:	4a58      	ldr	r2, [pc, #352]	@ (8002e08 <HAL_RCC_ClockConfig+0x1bc>)
 8002ca6:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002caa:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	f003 0308 	and.w	r3, r3, #8
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	d005      	beq.n	8002cc4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002cb8:	4b53      	ldr	r3, [pc, #332]	@ (8002e08 <HAL_RCC_ClockConfig+0x1bc>)
 8002cba:	689b      	ldr	r3, [r3, #8]
 8002cbc:	4a52      	ldr	r2, [pc, #328]	@ (8002e08 <HAL_RCC_ClockConfig+0x1bc>)
 8002cbe:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002cc2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002cc4:	4b50      	ldr	r3, [pc, #320]	@ (8002e08 <HAL_RCC_ClockConfig+0x1bc>)
 8002cc6:	689b      	ldr	r3, [r3, #8]
 8002cc8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	689b      	ldr	r3, [r3, #8]
 8002cd0:	494d      	ldr	r1, [pc, #308]	@ (8002e08 <HAL_RCC_ClockConfig+0x1bc>)
 8002cd2:	4313      	orrs	r3, r2
 8002cd4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	f003 0301 	and.w	r3, r3, #1
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d044      	beq.n	8002d6c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	685b      	ldr	r3, [r3, #4]
 8002ce6:	2b01      	cmp	r3, #1
 8002ce8:	d107      	bne.n	8002cfa <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002cea:	4b47      	ldr	r3, [pc, #284]	@ (8002e08 <HAL_RCC_ClockConfig+0x1bc>)
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d119      	bne.n	8002d2a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002cf6:	2301      	movs	r3, #1
 8002cf8:	e07f      	b.n	8002dfa <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	685b      	ldr	r3, [r3, #4]
 8002cfe:	2b02      	cmp	r3, #2
 8002d00:	d003      	beq.n	8002d0a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002d06:	2b03      	cmp	r3, #3
 8002d08:	d107      	bne.n	8002d1a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002d0a:	4b3f      	ldr	r3, [pc, #252]	@ (8002e08 <HAL_RCC_ClockConfig+0x1bc>)
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d109      	bne.n	8002d2a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002d16:	2301      	movs	r3, #1
 8002d18:	e06f      	b.n	8002dfa <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002d1a:	4b3b      	ldr	r3, [pc, #236]	@ (8002e08 <HAL_RCC_ClockConfig+0x1bc>)
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	f003 0302 	and.w	r3, r3, #2
 8002d22:	2b00      	cmp	r3, #0
 8002d24:	d101      	bne.n	8002d2a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002d26:	2301      	movs	r3, #1
 8002d28:	e067      	b.n	8002dfa <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002d2a:	4b37      	ldr	r3, [pc, #220]	@ (8002e08 <HAL_RCC_ClockConfig+0x1bc>)
 8002d2c:	689b      	ldr	r3, [r3, #8]
 8002d2e:	f023 0203 	bic.w	r2, r3, #3
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	685b      	ldr	r3, [r3, #4]
 8002d36:	4934      	ldr	r1, [pc, #208]	@ (8002e08 <HAL_RCC_ClockConfig+0x1bc>)
 8002d38:	4313      	orrs	r3, r2
 8002d3a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002d3c:	f7ff f990 	bl	8002060 <HAL_GetTick>
 8002d40:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002d42:	e00a      	b.n	8002d5a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002d44:	f7ff f98c 	bl	8002060 <HAL_GetTick>
 8002d48:	4602      	mov	r2, r0
 8002d4a:	68fb      	ldr	r3, [r7, #12]
 8002d4c:	1ad3      	subs	r3, r2, r3
 8002d4e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002d52:	4293      	cmp	r3, r2
 8002d54:	d901      	bls.n	8002d5a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002d56:	2303      	movs	r3, #3
 8002d58:	e04f      	b.n	8002dfa <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002d5a:	4b2b      	ldr	r3, [pc, #172]	@ (8002e08 <HAL_RCC_ClockConfig+0x1bc>)
 8002d5c:	689b      	ldr	r3, [r3, #8]
 8002d5e:	f003 020c 	and.w	r2, r3, #12
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	685b      	ldr	r3, [r3, #4]
 8002d66:	009b      	lsls	r3, r3, #2
 8002d68:	429a      	cmp	r2, r3
 8002d6a:	d1eb      	bne.n	8002d44 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002d6c:	4b25      	ldr	r3, [pc, #148]	@ (8002e04 <HAL_RCC_ClockConfig+0x1b8>)
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	f003 0307 	and.w	r3, r3, #7
 8002d74:	683a      	ldr	r2, [r7, #0]
 8002d76:	429a      	cmp	r2, r3
 8002d78:	d20c      	bcs.n	8002d94 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d7a:	4b22      	ldr	r3, [pc, #136]	@ (8002e04 <HAL_RCC_ClockConfig+0x1b8>)
 8002d7c:	683a      	ldr	r2, [r7, #0]
 8002d7e:	b2d2      	uxtb	r2, r2
 8002d80:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d82:	4b20      	ldr	r3, [pc, #128]	@ (8002e04 <HAL_RCC_ClockConfig+0x1b8>)
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	f003 0307 	and.w	r3, r3, #7
 8002d8a:	683a      	ldr	r2, [r7, #0]
 8002d8c:	429a      	cmp	r2, r3
 8002d8e:	d001      	beq.n	8002d94 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002d90:	2301      	movs	r3, #1
 8002d92:	e032      	b.n	8002dfa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	f003 0304 	and.w	r3, r3, #4
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	d008      	beq.n	8002db2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002da0:	4b19      	ldr	r3, [pc, #100]	@ (8002e08 <HAL_RCC_ClockConfig+0x1bc>)
 8002da2:	689b      	ldr	r3, [r3, #8]
 8002da4:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	68db      	ldr	r3, [r3, #12]
 8002dac:	4916      	ldr	r1, [pc, #88]	@ (8002e08 <HAL_RCC_ClockConfig+0x1bc>)
 8002dae:	4313      	orrs	r3, r2
 8002db0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	f003 0308 	and.w	r3, r3, #8
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	d009      	beq.n	8002dd2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002dbe:	4b12      	ldr	r3, [pc, #72]	@ (8002e08 <HAL_RCC_ClockConfig+0x1bc>)
 8002dc0:	689b      	ldr	r3, [r3, #8]
 8002dc2:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	691b      	ldr	r3, [r3, #16]
 8002dca:	00db      	lsls	r3, r3, #3
 8002dcc:	490e      	ldr	r1, [pc, #56]	@ (8002e08 <HAL_RCC_ClockConfig+0x1bc>)
 8002dce:	4313      	orrs	r3, r2
 8002dd0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002dd2:	f000 f821 	bl	8002e18 <HAL_RCC_GetSysClockFreq>
 8002dd6:	4602      	mov	r2, r0
 8002dd8:	4b0b      	ldr	r3, [pc, #44]	@ (8002e08 <HAL_RCC_ClockConfig+0x1bc>)
 8002dda:	689b      	ldr	r3, [r3, #8]
 8002ddc:	091b      	lsrs	r3, r3, #4
 8002dde:	f003 030f 	and.w	r3, r3, #15
 8002de2:	490a      	ldr	r1, [pc, #40]	@ (8002e0c <HAL_RCC_ClockConfig+0x1c0>)
 8002de4:	5ccb      	ldrb	r3, [r1, r3]
 8002de6:	fa22 f303 	lsr.w	r3, r2, r3
 8002dea:	4a09      	ldr	r2, [pc, #36]	@ (8002e10 <HAL_RCC_ClockConfig+0x1c4>)
 8002dec:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8002dee:	4b09      	ldr	r3, [pc, #36]	@ (8002e14 <HAL_RCC_ClockConfig+0x1c8>)
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	4618      	mov	r0, r3
 8002df4:	f7ff f8f0 	bl	8001fd8 <HAL_InitTick>

  return HAL_OK;
 8002df8:	2300      	movs	r3, #0
}
 8002dfa:	4618      	mov	r0, r3
 8002dfc:	3710      	adds	r7, #16
 8002dfe:	46bd      	mov	sp, r7
 8002e00:	bd80      	pop	{r7, pc}
 8002e02:	bf00      	nop
 8002e04:	40023c00 	.word	0x40023c00
 8002e08:	40023800 	.word	0x40023800
 8002e0c:	08006130 	.word	0x08006130
 8002e10:	20000104 	.word	0x20000104
 8002e14:	20000108 	.word	0x20000108

08002e18 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002e18:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002e1c:	b094      	sub	sp, #80	@ 0x50
 8002e1e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002e20:	2300      	movs	r3, #0
 8002e22:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8002e24:	2300      	movs	r3, #0
 8002e26:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8002e28:	2300      	movs	r3, #0
 8002e2a:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8002e2c:	2300      	movs	r3, #0
 8002e2e:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002e30:	4b79      	ldr	r3, [pc, #484]	@ (8003018 <HAL_RCC_GetSysClockFreq+0x200>)
 8002e32:	689b      	ldr	r3, [r3, #8]
 8002e34:	f003 030c 	and.w	r3, r3, #12
 8002e38:	2b08      	cmp	r3, #8
 8002e3a:	d00d      	beq.n	8002e58 <HAL_RCC_GetSysClockFreq+0x40>
 8002e3c:	2b08      	cmp	r3, #8
 8002e3e:	f200 80e1 	bhi.w	8003004 <HAL_RCC_GetSysClockFreq+0x1ec>
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d002      	beq.n	8002e4c <HAL_RCC_GetSysClockFreq+0x34>
 8002e46:	2b04      	cmp	r3, #4
 8002e48:	d003      	beq.n	8002e52 <HAL_RCC_GetSysClockFreq+0x3a>
 8002e4a:	e0db      	b.n	8003004 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002e4c:	4b73      	ldr	r3, [pc, #460]	@ (800301c <HAL_RCC_GetSysClockFreq+0x204>)
 8002e4e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002e50:	e0db      	b.n	800300a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002e52:	4b73      	ldr	r3, [pc, #460]	@ (8003020 <HAL_RCC_GetSysClockFreq+0x208>)
 8002e54:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002e56:	e0d8      	b.n	800300a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002e58:	4b6f      	ldr	r3, [pc, #444]	@ (8003018 <HAL_RCC_GetSysClockFreq+0x200>)
 8002e5a:	685b      	ldr	r3, [r3, #4]
 8002e5c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002e60:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002e62:	4b6d      	ldr	r3, [pc, #436]	@ (8003018 <HAL_RCC_GetSysClockFreq+0x200>)
 8002e64:	685b      	ldr	r3, [r3, #4]
 8002e66:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	d063      	beq.n	8002f36 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002e6e:	4b6a      	ldr	r3, [pc, #424]	@ (8003018 <HAL_RCC_GetSysClockFreq+0x200>)
 8002e70:	685b      	ldr	r3, [r3, #4]
 8002e72:	099b      	lsrs	r3, r3, #6
 8002e74:	2200      	movs	r2, #0
 8002e76:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002e78:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8002e7a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002e7c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002e80:	633b      	str	r3, [r7, #48]	@ 0x30
 8002e82:	2300      	movs	r3, #0
 8002e84:	637b      	str	r3, [r7, #52]	@ 0x34
 8002e86:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8002e8a:	4622      	mov	r2, r4
 8002e8c:	462b      	mov	r3, r5
 8002e8e:	f04f 0000 	mov.w	r0, #0
 8002e92:	f04f 0100 	mov.w	r1, #0
 8002e96:	0159      	lsls	r1, r3, #5
 8002e98:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002e9c:	0150      	lsls	r0, r2, #5
 8002e9e:	4602      	mov	r2, r0
 8002ea0:	460b      	mov	r3, r1
 8002ea2:	4621      	mov	r1, r4
 8002ea4:	1a51      	subs	r1, r2, r1
 8002ea6:	6139      	str	r1, [r7, #16]
 8002ea8:	4629      	mov	r1, r5
 8002eaa:	eb63 0301 	sbc.w	r3, r3, r1
 8002eae:	617b      	str	r3, [r7, #20]
 8002eb0:	f04f 0200 	mov.w	r2, #0
 8002eb4:	f04f 0300 	mov.w	r3, #0
 8002eb8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002ebc:	4659      	mov	r1, fp
 8002ebe:	018b      	lsls	r3, r1, #6
 8002ec0:	4651      	mov	r1, sl
 8002ec2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002ec6:	4651      	mov	r1, sl
 8002ec8:	018a      	lsls	r2, r1, #6
 8002eca:	4651      	mov	r1, sl
 8002ecc:	ebb2 0801 	subs.w	r8, r2, r1
 8002ed0:	4659      	mov	r1, fp
 8002ed2:	eb63 0901 	sbc.w	r9, r3, r1
 8002ed6:	f04f 0200 	mov.w	r2, #0
 8002eda:	f04f 0300 	mov.w	r3, #0
 8002ede:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002ee2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002ee6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002eea:	4690      	mov	r8, r2
 8002eec:	4699      	mov	r9, r3
 8002eee:	4623      	mov	r3, r4
 8002ef0:	eb18 0303 	adds.w	r3, r8, r3
 8002ef4:	60bb      	str	r3, [r7, #8]
 8002ef6:	462b      	mov	r3, r5
 8002ef8:	eb49 0303 	adc.w	r3, r9, r3
 8002efc:	60fb      	str	r3, [r7, #12]
 8002efe:	f04f 0200 	mov.w	r2, #0
 8002f02:	f04f 0300 	mov.w	r3, #0
 8002f06:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002f0a:	4629      	mov	r1, r5
 8002f0c:	024b      	lsls	r3, r1, #9
 8002f0e:	4621      	mov	r1, r4
 8002f10:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002f14:	4621      	mov	r1, r4
 8002f16:	024a      	lsls	r2, r1, #9
 8002f18:	4610      	mov	r0, r2
 8002f1a:	4619      	mov	r1, r3
 8002f1c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002f1e:	2200      	movs	r2, #0
 8002f20:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002f22:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002f24:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002f28:	f7fd f9aa 	bl	8000280 <__aeabi_uldivmod>
 8002f2c:	4602      	mov	r2, r0
 8002f2e:	460b      	mov	r3, r1
 8002f30:	4613      	mov	r3, r2
 8002f32:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002f34:	e058      	b.n	8002fe8 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002f36:	4b38      	ldr	r3, [pc, #224]	@ (8003018 <HAL_RCC_GetSysClockFreq+0x200>)
 8002f38:	685b      	ldr	r3, [r3, #4]
 8002f3a:	099b      	lsrs	r3, r3, #6
 8002f3c:	2200      	movs	r2, #0
 8002f3e:	4618      	mov	r0, r3
 8002f40:	4611      	mov	r1, r2
 8002f42:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002f46:	623b      	str	r3, [r7, #32]
 8002f48:	2300      	movs	r3, #0
 8002f4a:	627b      	str	r3, [r7, #36]	@ 0x24
 8002f4c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002f50:	4642      	mov	r2, r8
 8002f52:	464b      	mov	r3, r9
 8002f54:	f04f 0000 	mov.w	r0, #0
 8002f58:	f04f 0100 	mov.w	r1, #0
 8002f5c:	0159      	lsls	r1, r3, #5
 8002f5e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002f62:	0150      	lsls	r0, r2, #5
 8002f64:	4602      	mov	r2, r0
 8002f66:	460b      	mov	r3, r1
 8002f68:	4641      	mov	r1, r8
 8002f6a:	ebb2 0a01 	subs.w	sl, r2, r1
 8002f6e:	4649      	mov	r1, r9
 8002f70:	eb63 0b01 	sbc.w	fp, r3, r1
 8002f74:	f04f 0200 	mov.w	r2, #0
 8002f78:	f04f 0300 	mov.w	r3, #0
 8002f7c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002f80:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002f84:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002f88:	ebb2 040a 	subs.w	r4, r2, sl
 8002f8c:	eb63 050b 	sbc.w	r5, r3, fp
 8002f90:	f04f 0200 	mov.w	r2, #0
 8002f94:	f04f 0300 	mov.w	r3, #0
 8002f98:	00eb      	lsls	r3, r5, #3
 8002f9a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002f9e:	00e2      	lsls	r2, r4, #3
 8002fa0:	4614      	mov	r4, r2
 8002fa2:	461d      	mov	r5, r3
 8002fa4:	4643      	mov	r3, r8
 8002fa6:	18e3      	adds	r3, r4, r3
 8002fa8:	603b      	str	r3, [r7, #0]
 8002faa:	464b      	mov	r3, r9
 8002fac:	eb45 0303 	adc.w	r3, r5, r3
 8002fb0:	607b      	str	r3, [r7, #4]
 8002fb2:	f04f 0200 	mov.w	r2, #0
 8002fb6:	f04f 0300 	mov.w	r3, #0
 8002fba:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002fbe:	4629      	mov	r1, r5
 8002fc0:	028b      	lsls	r3, r1, #10
 8002fc2:	4621      	mov	r1, r4
 8002fc4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002fc8:	4621      	mov	r1, r4
 8002fca:	028a      	lsls	r2, r1, #10
 8002fcc:	4610      	mov	r0, r2
 8002fce:	4619      	mov	r1, r3
 8002fd0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002fd2:	2200      	movs	r2, #0
 8002fd4:	61bb      	str	r3, [r7, #24]
 8002fd6:	61fa      	str	r2, [r7, #28]
 8002fd8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002fdc:	f7fd f950 	bl	8000280 <__aeabi_uldivmod>
 8002fe0:	4602      	mov	r2, r0
 8002fe2:	460b      	mov	r3, r1
 8002fe4:	4613      	mov	r3, r2
 8002fe6:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8002fe8:	4b0b      	ldr	r3, [pc, #44]	@ (8003018 <HAL_RCC_GetSysClockFreq+0x200>)
 8002fea:	685b      	ldr	r3, [r3, #4]
 8002fec:	0c1b      	lsrs	r3, r3, #16
 8002fee:	f003 0303 	and.w	r3, r3, #3
 8002ff2:	3301      	adds	r3, #1
 8002ff4:	005b      	lsls	r3, r3, #1
 8002ff6:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8002ff8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002ffa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002ffc:	fbb2 f3f3 	udiv	r3, r2, r3
 8003000:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003002:	e002      	b.n	800300a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003004:	4b05      	ldr	r3, [pc, #20]	@ (800301c <HAL_RCC_GetSysClockFreq+0x204>)
 8003006:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003008:	bf00      	nop
    }
  }
  return sysclockfreq;
 800300a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 800300c:	4618      	mov	r0, r3
 800300e:	3750      	adds	r7, #80	@ 0x50
 8003010:	46bd      	mov	sp, r7
 8003012:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003016:	bf00      	nop
 8003018:	40023800 	.word	0x40023800
 800301c:	00f42400 	.word	0x00f42400
 8003020:	007a1200 	.word	0x007a1200

08003024 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003024:	b480      	push	{r7}
 8003026:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003028:	4b03      	ldr	r3, [pc, #12]	@ (8003038 <HAL_RCC_GetHCLKFreq+0x14>)
 800302a:	681b      	ldr	r3, [r3, #0]
}
 800302c:	4618      	mov	r0, r3
 800302e:	46bd      	mov	sp, r7
 8003030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003034:	4770      	bx	lr
 8003036:	bf00      	nop
 8003038:	20000104 	.word	0x20000104

0800303c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800303c:	b580      	push	{r7, lr}
 800303e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003040:	f7ff fff0 	bl	8003024 <HAL_RCC_GetHCLKFreq>
 8003044:	4602      	mov	r2, r0
 8003046:	4b05      	ldr	r3, [pc, #20]	@ (800305c <HAL_RCC_GetPCLK1Freq+0x20>)
 8003048:	689b      	ldr	r3, [r3, #8]
 800304a:	0a9b      	lsrs	r3, r3, #10
 800304c:	f003 0307 	and.w	r3, r3, #7
 8003050:	4903      	ldr	r1, [pc, #12]	@ (8003060 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003052:	5ccb      	ldrb	r3, [r1, r3]
 8003054:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003058:	4618      	mov	r0, r3
 800305a:	bd80      	pop	{r7, pc}
 800305c:	40023800 	.word	0x40023800
 8003060:	08006140 	.word	0x08006140

08003064 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003064:	b580      	push	{r7, lr}
 8003066:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003068:	f7ff ffdc 	bl	8003024 <HAL_RCC_GetHCLKFreq>
 800306c:	4602      	mov	r2, r0
 800306e:	4b05      	ldr	r3, [pc, #20]	@ (8003084 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003070:	689b      	ldr	r3, [r3, #8]
 8003072:	0b5b      	lsrs	r3, r3, #13
 8003074:	f003 0307 	and.w	r3, r3, #7
 8003078:	4903      	ldr	r1, [pc, #12]	@ (8003088 <HAL_RCC_GetPCLK2Freq+0x24>)
 800307a:	5ccb      	ldrb	r3, [r1, r3]
 800307c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003080:	4618      	mov	r0, r3
 8003082:	bd80      	pop	{r7, pc}
 8003084:	40023800 	.word	0x40023800
 8003088:	08006140 	.word	0x08006140

0800308c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800308c:	b580      	push	{r7, lr}
 800308e:	b082      	sub	sp, #8
 8003090:	af00      	add	r7, sp, #0
 8003092:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	2b00      	cmp	r3, #0
 8003098:	d101      	bne.n	800309e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800309a:	2301      	movs	r3, #1
 800309c:	e041      	b.n	8003122 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80030a4:	b2db      	uxtb	r3, r3
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d106      	bne.n	80030b8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	2200      	movs	r2, #0
 80030ae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80030b2:	6878      	ldr	r0, [r7, #4]
 80030b4:	f7fe fe46 	bl	8001d44 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	2202      	movs	r2, #2
 80030bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	681a      	ldr	r2, [r3, #0]
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	3304      	adds	r3, #4
 80030c8:	4619      	mov	r1, r3
 80030ca:	4610      	mov	r0, r2
 80030cc:	f000 fd08 	bl	8003ae0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	2201      	movs	r2, #1
 80030d4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	2201      	movs	r2, #1
 80030dc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	2201      	movs	r2, #1
 80030e4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	2201      	movs	r2, #1
 80030ec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	2201      	movs	r2, #1
 80030f4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	2201      	movs	r2, #1
 80030fc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	2201      	movs	r2, #1
 8003104:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	2201      	movs	r2, #1
 800310c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	2201      	movs	r2, #1
 8003114:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	2201      	movs	r2, #1
 800311c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003120:	2300      	movs	r3, #0
}
 8003122:	4618      	mov	r0, r3
 8003124:	3708      	adds	r7, #8
 8003126:	46bd      	mov	sp, r7
 8003128:	bd80      	pop	{r7, pc}
	...

0800312c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800312c:	b480      	push	{r7}
 800312e:	b085      	sub	sp, #20
 8003130:	af00      	add	r7, sp, #0
 8003132:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800313a:	b2db      	uxtb	r3, r3
 800313c:	2b01      	cmp	r3, #1
 800313e:	d001      	beq.n	8003144 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8003140:	2301      	movs	r3, #1
 8003142:	e03c      	b.n	80031be <HAL_TIM_Base_Start+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	2202      	movs	r2, #2
 8003148:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	4a1e      	ldr	r2, [pc, #120]	@ (80031cc <HAL_TIM_Base_Start+0xa0>)
 8003152:	4293      	cmp	r3, r2
 8003154:	d018      	beq.n	8003188 <HAL_TIM_Base_Start+0x5c>
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800315e:	d013      	beq.n	8003188 <HAL_TIM_Base_Start+0x5c>
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	4a1a      	ldr	r2, [pc, #104]	@ (80031d0 <HAL_TIM_Base_Start+0xa4>)
 8003166:	4293      	cmp	r3, r2
 8003168:	d00e      	beq.n	8003188 <HAL_TIM_Base_Start+0x5c>
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	4a19      	ldr	r2, [pc, #100]	@ (80031d4 <HAL_TIM_Base_Start+0xa8>)
 8003170:	4293      	cmp	r3, r2
 8003172:	d009      	beq.n	8003188 <HAL_TIM_Base_Start+0x5c>
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	4a17      	ldr	r2, [pc, #92]	@ (80031d8 <HAL_TIM_Base_Start+0xac>)
 800317a:	4293      	cmp	r3, r2
 800317c:	d004      	beq.n	8003188 <HAL_TIM_Base_Start+0x5c>
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	4a16      	ldr	r2, [pc, #88]	@ (80031dc <HAL_TIM_Base_Start+0xb0>)
 8003184:	4293      	cmp	r3, r2
 8003186:	d111      	bne.n	80031ac <HAL_TIM_Base_Start+0x80>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	689b      	ldr	r3, [r3, #8]
 800318e:	f003 0307 	and.w	r3, r3, #7
 8003192:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	2b06      	cmp	r3, #6
 8003198:	d010      	beq.n	80031bc <HAL_TIM_Base_Start+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	681a      	ldr	r2, [r3, #0]
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	f042 0201 	orr.w	r2, r2, #1
 80031a8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80031aa:	e007      	b.n	80031bc <HAL_TIM_Base_Start+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	681a      	ldr	r2, [r3, #0]
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	f042 0201 	orr.w	r2, r2, #1
 80031ba:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80031bc:	2300      	movs	r3, #0
}
 80031be:	4618      	mov	r0, r3
 80031c0:	3714      	adds	r7, #20
 80031c2:	46bd      	mov	sp, r7
 80031c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031c8:	4770      	bx	lr
 80031ca:	bf00      	nop
 80031cc:	40010000 	.word	0x40010000
 80031d0:	40000400 	.word	0x40000400
 80031d4:	40000800 	.word	0x40000800
 80031d8:	40000c00 	.word	0x40000c00
 80031dc:	40014000 	.word	0x40014000

080031e0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80031e0:	b480      	push	{r7}
 80031e2:	b085      	sub	sp, #20
 80031e4:	af00      	add	r7, sp, #0
 80031e6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80031ee:	b2db      	uxtb	r3, r3
 80031f0:	2b01      	cmp	r3, #1
 80031f2:	d001      	beq.n	80031f8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80031f4:	2301      	movs	r3, #1
 80031f6:	e044      	b.n	8003282 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	2202      	movs	r2, #2
 80031fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	68da      	ldr	r2, [r3, #12]
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	f042 0201 	orr.w	r2, r2, #1
 800320e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	4a1e      	ldr	r2, [pc, #120]	@ (8003290 <HAL_TIM_Base_Start_IT+0xb0>)
 8003216:	4293      	cmp	r3, r2
 8003218:	d018      	beq.n	800324c <HAL_TIM_Base_Start_IT+0x6c>
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003222:	d013      	beq.n	800324c <HAL_TIM_Base_Start_IT+0x6c>
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	4a1a      	ldr	r2, [pc, #104]	@ (8003294 <HAL_TIM_Base_Start_IT+0xb4>)
 800322a:	4293      	cmp	r3, r2
 800322c:	d00e      	beq.n	800324c <HAL_TIM_Base_Start_IT+0x6c>
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	4a19      	ldr	r2, [pc, #100]	@ (8003298 <HAL_TIM_Base_Start_IT+0xb8>)
 8003234:	4293      	cmp	r3, r2
 8003236:	d009      	beq.n	800324c <HAL_TIM_Base_Start_IT+0x6c>
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	4a17      	ldr	r2, [pc, #92]	@ (800329c <HAL_TIM_Base_Start_IT+0xbc>)
 800323e:	4293      	cmp	r3, r2
 8003240:	d004      	beq.n	800324c <HAL_TIM_Base_Start_IT+0x6c>
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	4a16      	ldr	r2, [pc, #88]	@ (80032a0 <HAL_TIM_Base_Start_IT+0xc0>)
 8003248:	4293      	cmp	r3, r2
 800324a:	d111      	bne.n	8003270 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	689b      	ldr	r3, [r3, #8]
 8003252:	f003 0307 	and.w	r3, r3, #7
 8003256:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	2b06      	cmp	r3, #6
 800325c:	d010      	beq.n	8003280 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	681a      	ldr	r2, [r3, #0]
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	f042 0201 	orr.w	r2, r2, #1
 800326c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800326e:	e007      	b.n	8003280 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	681a      	ldr	r2, [r3, #0]
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	f042 0201 	orr.w	r2, r2, #1
 800327e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003280:	2300      	movs	r3, #0
}
 8003282:	4618      	mov	r0, r3
 8003284:	3714      	adds	r7, #20
 8003286:	46bd      	mov	sp, r7
 8003288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800328c:	4770      	bx	lr
 800328e:	bf00      	nop
 8003290:	40010000 	.word	0x40010000
 8003294:	40000400 	.word	0x40000400
 8003298:	40000800 	.word	0x40000800
 800329c:	40000c00 	.word	0x40000c00
 80032a0:	40014000 	.word	0x40014000

080032a4 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 80032a4:	b480      	push	{r7}
 80032a6:	b083      	sub	sp, #12
 80032a8:	af00      	add	r7, sp, #0
 80032aa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	68da      	ldr	r2, [r3, #12]
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	f022 0201 	bic.w	r2, r2, #1
 80032ba:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	6a1a      	ldr	r2, [r3, #32]
 80032c2:	f241 1311 	movw	r3, #4369	@ 0x1111
 80032c6:	4013      	ands	r3, r2
 80032c8:	2b00      	cmp	r3, #0
 80032ca:	d10f      	bne.n	80032ec <HAL_TIM_Base_Stop_IT+0x48>
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	6a1a      	ldr	r2, [r3, #32]
 80032d2:	f240 4344 	movw	r3, #1092	@ 0x444
 80032d6:	4013      	ands	r3, r2
 80032d8:	2b00      	cmp	r3, #0
 80032da:	d107      	bne.n	80032ec <HAL_TIM_Base_Stop_IT+0x48>
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	681a      	ldr	r2, [r3, #0]
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	f022 0201 	bic.w	r2, r2, #1
 80032ea:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	2201      	movs	r2, #1
 80032f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 80032f4:	2300      	movs	r3, #0
}
 80032f6:	4618      	mov	r0, r3
 80032f8:	370c      	adds	r7, #12
 80032fa:	46bd      	mov	sp, r7
 80032fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003300:	4770      	bx	lr

08003302 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8003302:	b580      	push	{r7, lr}
 8003304:	b082      	sub	sp, #8
 8003306:	af00      	add	r7, sp, #0
 8003308:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	2b00      	cmp	r3, #0
 800330e:	d101      	bne.n	8003314 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8003310:	2301      	movs	r3, #1
 8003312:	e041      	b.n	8003398 <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800331a:	b2db      	uxtb	r3, r3
 800331c:	2b00      	cmp	r3, #0
 800331e:	d106      	bne.n	800332e <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	2200      	movs	r2, #0
 8003324:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8003328:	6878      	ldr	r0, [r7, #4]
 800332a:	f000 f839 	bl	80033a0 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	2202      	movs	r2, #2
 8003332:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	681a      	ldr	r2, [r3, #0]
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	3304      	adds	r3, #4
 800333e:	4619      	mov	r1, r3
 8003340:	4610      	mov	r0, r2
 8003342:	f000 fbcd 	bl	8003ae0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	2201      	movs	r2, #1
 800334a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	2201      	movs	r2, #1
 8003352:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	2201      	movs	r2, #1
 800335a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	2201      	movs	r2, #1
 8003362:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	2201      	movs	r2, #1
 800336a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	2201      	movs	r2, #1
 8003372:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	2201      	movs	r2, #1
 800337a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	2201      	movs	r2, #1
 8003382:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	2201      	movs	r2, #1
 800338a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	2201      	movs	r2, #1
 8003392:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003396:	2300      	movs	r3, #0
}
 8003398:	4618      	mov	r0, r3
 800339a:	3708      	adds	r7, #8
 800339c:	46bd      	mov	sp, r7
 800339e:	bd80      	pop	{r7, pc}

080033a0 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 80033a0:	b480      	push	{r7}
 80033a2:	b083      	sub	sp, #12
 80033a4:	af00      	add	r7, sp, #0
 80033a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 80033a8:	bf00      	nop
 80033aa:	370c      	adds	r7, #12
 80033ac:	46bd      	mov	sp, r7
 80033ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033b2:	4770      	bx	lr

080033b4 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80033b4:	b580      	push	{r7, lr}
 80033b6:	b084      	sub	sp, #16
 80033b8:	af00      	add	r7, sp, #0
 80033ba:	6078      	str	r0, [r7, #4]
 80033bc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80033be:	2300      	movs	r3, #0
 80033c0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 80033c2:	683b      	ldr	r3, [r7, #0]
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	d104      	bne.n	80033d2 <HAL_TIM_IC_Start_IT+0x1e>
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80033ce:	b2db      	uxtb	r3, r3
 80033d0:	e013      	b.n	80033fa <HAL_TIM_IC_Start_IT+0x46>
 80033d2:	683b      	ldr	r3, [r7, #0]
 80033d4:	2b04      	cmp	r3, #4
 80033d6:	d104      	bne.n	80033e2 <HAL_TIM_IC_Start_IT+0x2e>
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80033de:	b2db      	uxtb	r3, r3
 80033e0:	e00b      	b.n	80033fa <HAL_TIM_IC_Start_IT+0x46>
 80033e2:	683b      	ldr	r3, [r7, #0]
 80033e4:	2b08      	cmp	r3, #8
 80033e6:	d104      	bne.n	80033f2 <HAL_TIM_IC_Start_IT+0x3e>
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80033ee:	b2db      	uxtb	r3, r3
 80033f0:	e003      	b.n	80033fa <HAL_TIM_IC_Start_IT+0x46>
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80033f8:	b2db      	uxtb	r3, r3
 80033fa:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 80033fc:	683b      	ldr	r3, [r7, #0]
 80033fe:	2b00      	cmp	r3, #0
 8003400:	d104      	bne.n	800340c <HAL_TIM_IC_Start_IT+0x58>
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003408:	b2db      	uxtb	r3, r3
 800340a:	e013      	b.n	8003434 <HAL_TIM_IC_Start_IT+0x80>
 800340c:	683b      	ldr	r3, [r7, #0]
 800340e:	2b04      	cmp	r3, #4
 8003410:	d104      	bne.n	800341c <HAL_TIM_IC_Start_IT+0x68>
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8003418:	b2db      	uxtb	r3, r3
 800341a:	e00b      	b.n	8003434 <HAL_TIM_IC_Start_IT+0x80>
 800341c:	683b      	ldr	r3, [r7, #0]
 800341e:	2b08      	cmp	r3, #8
 8003420:	d104      	bne.n	800342c <HAL_TIM_IC_Start_IT+0x78>
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003428:	b2db      	uxtb	r3, r3
 800342a:	e003      	b.n	8003434 <HAL_TIM_IC_Start_IT+0x80>
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003432:	b2db      	uxtb	r3, r3
 8003434:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8003436:	7bbb      	ldrb	r3, [r7, #14]
 8003438:	2b01      	cmp	r3, #1
 800343a:	d102      	bne.n	8003442 <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 800343c:	7b7b      	ldrb	r3, [r7, #13]
 800343e:	2b01      	cmp	r3, #1
 8003440:	d001      	beq.n	8003446 <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 8003442:	2301      	movs	r3, #1
 8003444:	e0c2      	b.n	80035cc <HAL_TIM_IC_Start_IT+0x218>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003446:	683b      	ldr	r3, [r7, #0]
 8003448:	2b00      	cmp	r3, #0
 800344a:	d104      	bne.n	8003456 <HAL_TIM_IC_Start_IT+0xa2>
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	2202      	movs	r2, #2
 8003450:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003454:	e013      	b.n	800347e <HAL_TIM_IC_Start_IT+0xca>
 8003456:	683b      	ldr	r3, [r7, #0]
 8003458:	2b04      	cmp	r3, #4
 800345a:	d104      	bne.n	8003466 <HAL_TIM_IC_Start_IT+0xb2>
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	2202      	movs	r2, #2
 8003460:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003464:	e00b      	b.n	800347e <HAL_TIM_IC_Start_IT+0xca>
 8003466:	683b      	ldr	r3, [r7, #0]
 8003468:	2b08      	cmp	r3, #8
 800346a:	d104      	bne.n	8003476 <HAL_TIM_IC_Start_IT+0xc2>
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	2202      	movs	r2, #2
 8003470:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003474:	e003      	b.n	800347e <HAL_TIM_IC_Start_IT+0xca>
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	2202      	movs	r2, #2
 800347a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800347e:	683b      	ldr	r3, [r7, #0]
 8003480:	2b00      	cmp	r3, #0
 8003482:	d104      	bne.n	800348e <HAL_TIM_IC_Start_IT+0xda>
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	2202      	movs	r2, #2
 8003488:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800348c:	e013      	b.n	80034b6 <HAL_TIM_IC_Start_IT+0x102>
 800348e:	683b      	ldr	r3, [r7, #0]
 8003490:	2b04      	cmp	r3, #4
 8003492:	d104      	bne.n	800349e <HAL_TIM_IC_Start_IT+0xea>
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	2202      	movs	r2, #2
 8003498:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800349c:	e00b      	b.n	80034b6 <HAL_TIM_IC_Start_IT+0x102>
 800349e:	683b      	ldr	r3, [r7, #0]
 80034a0:	2b08      	cmp	r3, #8
 80034a2:	d104      	bne.n	80034ae <HAL_TIM_IC_Start_IT+0xfa>
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	2202      	movs	r2, #2
 80034a8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80034ac:	e003      	b.n	80034b6 <HAL_TIM_IC_Start_IT+0x102>
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	2202      	movs	r2, #2
 80034b2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  switch (Channel)
 80034b6:	683b      	ldr	r3, [r7, #0]
 80034b8:	2b0c      	cmp	r3, #12
 80034ba:	d841      	bhi.n	8003540 <HAL_TIM_IC_Start_IT+0x18c>
 80034bc:	a201      	add	r2, pc, #4	@ (adr r2, 80034c4 <HAL_TIM_IC_Start_IT+0x110>)
 80034be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80034c2:	bf00      	nop
 80034c4:	080034f9 	.word	0x080034f9
 80034c8:	08003541 	.word	0x08003541
 80034cc:	08003541 	.word	0x08003541
 80034d0:	08003541 	.word	0x08003541
 80034d4:	0800350b 	.word	0x0800350b
 80034d8:	08003541 	.word	0x08003541
 80034dc:	08003541 	.word	0x08003541
 80034e0:	08003541 	.word	0x08003541
 80034e4:	0800351d 	.word	0x0800351d
 80034e8:	08003541 	.word	0x08003541
 80034ec:	08003541 	.word	0x08003541
 80034f0:	08003541 	.word	0x08003541
 80034f4:	0800352f 	.word	0x0800352f
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	68da      	ldr	r2, [r3, #12]
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	f042 0202 	orr.w	r2, r2, #2
 8003506:	60da      	str	r2, [r3, #12]
      break;
 8003508:	e01d      	b.n	8003546 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	68da      	ldr	r2, [r3, #12]
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	f042 0204 	orr.w	r2, r2, #4
 8003518:	60da      	str	r2, [r3, #12]
      break;
 800351a:	e014      	b.n	8003546 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	68da      	ldr	r2, [r3, #12]
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	f042 0208 	orr.w	r2, r2, #8
 800352a:	60da      	str	r2, [r3, #12]
      break;
 800352c:	e00b      	b.n	8003546 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	68da      	ldr	r2, [r3, #12]
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	f042 0210 	orr.w	r2, r2, #16
 800353c:	60da      	str	r2, [r3, #12]
      break;
 800353e:	e002      	b.n	8003546 <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 8003540:	2301      	movs	r3, #1
 8003542:	73fb      	strb	r3, [r7, #15]
      break;
 8003544:	bf00      	nop
  }

  if (status == HAL_OK)
 8003546:	7bfb      	ldrb	r3, [r7, #15]
 8003548:	2b00      	cmp	r3, #0
 800354a:	d13e      	bne.n	80035ca <HAL_TIM_IC_Start_IT+0x216>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	2201      	movs	r2, #1
 8003552:	6839      	ldr	r1, [r7, #0]
 8003554:	4618      	mov	r0, r3
 8003556:	f000 fd01 	bl	8003f5c <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	4a1d      	ldr	r2, [pc, #116]	@ (80035d4 <HAL_TIM_IC_Start_IT+0x220>)
 8003560:	4293      	cmp	r3, r2
 8003562:	d018      	beq.n	8003596 <HAL_TIM_IC_Start_IT+0x1e2>
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800356c:	d013      	beq.n	8003596 <HAL_TIM_IC_Start_IT+0x1e2>
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	4a19      	ldr	r2, [pc, #100]	@ (80035d8 <HAL_TIM_IC_Start_IT+0x224>)
 8003574:	4293      	cmp	r3, r2
 8003576:	d00e      	beq.n	8003596 <HAL_TIM_IC_Start_IT+0x1e2>
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	4a17      	ldr	r2, [pc, #92]	@ (80035dc <HAL_TIM_IC_Start_IT+0x228>)
 800357e:	4293      	cmp	r3, r2
 8003580:	d009      	beq.n	8003596 <HAL_TIM_IC_Start_IT+0x1e2>
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	4a16      	ldr	r2, [pc, #88]	@ (80035e0 <HAL_TIM_IC_Start_IT+0x22c>)
 8003588:	4293      	cmp	r3, r2
 800358a:	d004      	beq.n	8003596 <HAL_TIM_IC_Start_IT+0x1e2>
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	4a14      	ldr	r2, [pc, #80]	@ (80035e4 <HAL_TIM_IC_Start_IT+0x230>)
 8003592:	4293      	cmp	r3, r2
 8003594:	d111      	bne.n	80035ba <HAL_TIM_IC_Start_IT+0x206>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	689b      	ldr	r3, [r3, #8]
 800359c:	f003 0307 	and.w	r3, r3, #7
 80035a0:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80035a2:	68bb      	ldr	r3, [r7, #8]
 80035a4:	2b06      	cmp	r3, #6
 80035a6:	d010      	beq.n	80035ca <HAL_TIM_IC_Start_IT+0x216>
      {
        __HAL_TIM_ENABLE(htim);
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	681a      	ldr	r2, [r3, #0]
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	f042 0201 	orr.w	r2, r2, #1
 80035b6:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80035b8:	e007      	b.n	80035ca <HAL_TIM_IC_Start_IT+0x216>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	681a      	ldr	r2, [r3, #0]
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	f042 0201 	orr.w	r2, r2, #1
 80035c8:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 80035ca:	7bfb      	ldrb	r3, [r7, #15]
}
 80035cc:	4618      	mov	r0, r3
 80035ce:	3710      	adds	r7, #16
 80035d0:	46bd      	mov	sp, r7
 80035d2:	bd80      	pop	{r7, pc}
 80035d4:	40010000 	.word	0x40010000
 80035d8:	40000400 	.word	0x40000400
 80035dc:	40000800 	.word	0x40000800
 80035e0:	40000c00 	.word	0x40000c00
 80035e4:	40014000 	.word	0x40014000

080035e8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80035e8:	b580      	push	{r7, lr}
 80035ea:	b084      	sub	sp, #16
 80035ec:	af00      	add	r7, sp, #0
 80035ee:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	68db      	ldr	r3, [r3, #12]
 80035f6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	691b      	ldr	r3, [r3, #16]
 80035fe:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003600:	68bb      	ldr	r3, [r7, #8]
 8003602:	f003 0302 	and.w	r3, r3, #2
 8003606:	2b00      	cmp	r3, #0
 8003608:	d020      	beq.n	800364c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	f003 0302 	and.w	r3, r3, #2
 8003610:	2b00      	cmp	r3, #0
 8003612:	d01b      	beq.n	800364c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	f06f 0202 	mvn.w	r2, #2
 800361c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	2201      	movs	r2, #1
 8003622:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	699b      	ldr	r3, [r3, #24]
 800362a:	f003 0303 	and.w	r3, r3, #3
 800362e:	2b00      	cmp	r3, #0
 8003630:	d003      	beq.n	800363a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003632:	6878      	ldr	r0, [r7, #4]
 8003634:	f000 fa35 	bl	8003aa2 <HAL_TIM_IC_CaptureCallback>
 8003638:	e005      	b.n	8003646 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800363a:	6878      	ldr	r0, [r7, #4]
 800363c:	f000 fa27 	bl	8003a8e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003640:	6878      	ldr	r0, [r7, #4]
 8003642:	f000 fa38 	bl	8003ab6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	2200      	movs	r2, #0
 800364a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800364c:	68bb      	ldr	r3, [r7, #8]
 800364e:	f003 0304 	and.w	r3, r3, #4
 8003652:	2b00      	cmp	r3, #0
 8003654:	d020      	beq.n	8003698 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8003656:	68fb      	ldr	r3, [r7, #12]
 8003658:	f003 0304 	and.w	r3, r3, #4
 800365c:	2b00      	cmp	r3, #0
 800365e:	d01b      	beq.n	8003698 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	f06f 0204 	mvn.w	r2, #4
 8003668:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	2202      	movs	r2, #2
 800366e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	699b      	ldr	r3, [r3, #24]
 8003676:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800367a:	2b00      	cmp	r3, #0
 800367c:	d003      	beq.n	8003686 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800367e:	6878      	ldr	r0, [r7, #4]
 8003680:	f000 fa0f 	bl	8003aa2 <HAL_TIM_IC_CaptureCallback>
 8003684:	e005      	b.n	8003692 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003686:	6878      	ldr	r0, [r7, #4]
 8003688:	f000 fa01 	bl	8003a8e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800368c:	6878      	ldr	r0, [r7, #4]
 800368e:	f000 fa12 	bl	8003ab6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	2200      	movs	r2, #0
 8003696:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003698:	68bb      	ldr	r3, [r7, #8]
 800369a:	f003 0308 	and.w	r3, r3, #8
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d020      	beq.n	80036e4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	f003 0308 	and.w	r3, r3, #8
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	d01b      	beq.n	80036e4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	f06f 0208 	mvn.w	r2, #8
 80036b4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	2204      	movs	r2, #4
 80036ba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	69db      	ldr	r3, [r3, #28]
 80036c2:	f003 0303 	and.w	r3, r3, #3
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d003      	beq.n	80036d2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80036ca:	6878      	ldr	r0, [r7, #4]
 80036cc:	f000 f9e9 	bl	8003aa2 <HAL_TIM_IC_CaptureCallback>
 80036d0:	e005      	b.n	80036de <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80036d2:	6878      	ldr	r0, [r7, #4]
 80036d4:	f000 f9db 	bl	8003a8e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80036d8:	6878      	ldr	r0, [r7, #4]
 80036da:	f000 f9ec 	bl	8003ab6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	2200      	movs	r2, #0
 80036e2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80036e4:	68bb      	ldr	r3, [r7, #8]
 80036e6:	f003 0310 	and.w	r3, r3, #16
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	d020      	beq.n	8003730 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	f003 0310 	and.w	r3, r3, #16
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d01b      	beq.n	8003730 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	f06f 0210 	mvn.w	r2, #16
 8003700:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	2208      	movs	r2, #8
 8003706:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	69db      	ldr	r3, [r3, #28]
 800370e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003712:	2b00      	cmp	r3, #0
 8003714:	d003      	beq.n	800371e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003716:	6878      	ldr	r0, [r7, #4]
 8003718:	f000 f9c3 	bl	8003aa2 <HAL_TIM_IC_CaptureCallback>
 800371c:	e005      	b.n	800372a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800371e:	6878      	ldr	r0, [r7, #4]
 8003720:	f000 f9b5 	bl	8003a8e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003724:	6878      	ldr	r0, [r7, #4]
 8003726:	f000 f9c6 	bl	8003ab6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	2200      	movs	r2, #0
 800372e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003730:	68bb      	ldr	r3, [r7, #8]
 8003732:	f003 0301 	and.w	r3, r3, #1
 8003736:	2b00      	cmp	r3, #0
 8003738:	d00c      	beq.n	8003754 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800373a:	68fb      	ldr	r3, [r7, #12]
 800373c:	f003 0301 	and.w	r3, r3, #1
 8003740:	2b00      	cmp	r3, #0
 8003742:	d007      	beq.n	8003754 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	f06f 0201 	mvn.w	r2, #1
 800374c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800374e:	6878      	ldr	r0, [r7, #4]
 8003750:	f7fd fda2 	bl	8001298 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8003754:	68bb      	ldr	r3, [r7, #8]
 8003756:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800375a:	2b00      	cmp	r3, #0
 800375c:	d00c      	beq.n	8003778 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003764:	2b00      	cmp	r3, #0
 8003766:	d007      	beq.n	8003778 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8003770:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003772:	6878      	ldr	r0, [r7, #4]
 8003774:	f000 fc90 	bl	8004098 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003778:	68bb      	ldr	r3, [r7, #8]
 800377a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800377e:	2b00      	cmp	r3, #0
 8003780:	d00c      	beq.n	800379c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003788:	2b00      	cmp	r3, #0
 800378a:	d007      	beq.n	800379c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8003794:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003796:	6878      	ldr	r0, [r7, #4]
 8003798:	f000 f997 	bl	8003aca <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800379c:	68bb      	ldr	r3, [r7, #8]
 800379e:	f003 0320 	and.w	r3, r3, #32
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	d00c      	beq.n	80037c0 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	f003 0320 	and.w	r3, r3, #32
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	d007      	beq.n	80037c0 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	f06f 0220 	mvn.w	r2, #32
 80037b8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80037ba:	6878      	ldr	r0, [r7, #4]
 80037bc:	f000 fc62 	bl	8004084 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80037c0:	bf00      	nop
 80037c2:	3710      	adds	r7, #16
 80037c4:	46bd      	mov	sp, r7
 80037c6:	bd80      	pop	{r7, pc}

080037c8 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 80037c8:	b580      	push	{r7, lr}
 80037ca:	b086      	sub	sp, #24
 80037cc:	af00      	add	r7, sp, #0
 80037ce:	60f8      	str	r0, [r7, #12]
 80037d0:	60b9      	str	r1, [r7, #8]
 80037d2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80037d4:	2300      	movs	r3, #0
 80037d6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80037de:	2b01      	cmp	r3, #1
 80037e0:	d101      	bne.n	80037e6 <HAL_TIM_IC_ConfigChannel+0x1e>
 80037e2:	2302      	movs	r3, #2
 80037e4:	e088      	b.n	80038f8 <HAL_TIM_IC_ConfigChannel+0x130>
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	2201      	movs	r2, #1
 80037ea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	d11b      	bne.n	800382c <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80037f8:	68bb      	ldr	r3, [r7, #8]
 80037fa:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80037fc:	68bb      	ldr	r3, [r7, #8]
 80037fe:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8003800:	68bb      	ldr	r3, [r7, #8]
 8003802:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 8003804:	f000 f9f2 	bl	8003bec <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	699a      	ldr	r2, [r3, #24]
 800380e:	68fb      	ldr	r3, [r7, #12]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	f022 020c 	bic.w	r2, r2, #12
 8003816:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	6999      	ldr	r1, [r3, #24]
 800381e:	68bb      	ldr	r3, [r7, #8]
 8003820:	689a      	ldr	r2, [r3, #8]
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	430a      	orrs	r2, r1
 8003828:	619a      	str	r2, [r3, #24]
 800382a:	e060      	b.n	80038ee <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	2b04      	cmp	r3, #4
 8003830:	d11c      	bne.n	800386c <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8003836:	68bb      	ldr	r3, [r7, #8]
 8003838:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800383a:	68bb      	ldr	r3, [r7, #8]
 800383c:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800383e:	68bb      	ldr	r3, [r7, #8]
 8003840:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 8003842:	f000 fa6a 	bl	8003d1a <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	699a      	ldr	r2, [r3, #24]
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8003854:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	6999      	ldr	r1, [r3, #24]
 800385c:	68bb      	ldr	r3, [r7, #8]
 800385e:	689b      	ldr	r3, [r3, #8]
 8003860:	021a      	lsls	r2, r3, #8
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	430a      	orrs	r2, r1
 8003868:	619a      	str	r2, [r3, #24]
 800386a:	e040      	b.n	80038ee <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	2b08      	cmp	r3, #8
 8003870:	d11b      	bne.n	80038aa <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8003876:	68bb      	ldr	r3, [r7, #8]
 8003878:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800387a:	68bb      	ldr	r3, [r7, #8]
 800387c:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800387e:	68bb      	ldr	r3, [r7, #8]
 8003880:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 8003882:	f000 fab7 	bl	8003df4 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	69da      	ldr	r2, [r3, #28]
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	f022 020c 	bic.w	r2, r2, #12
 8003894:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	69d9      	ldr	r1, [r3, #28]
 800389c:	68bb      	ldr	r3, [r7, #8]
 800389e:	689a      	ldr	r2, [r3, #8]
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	430a      	orrs	r2, r1
 80038a6:	61da      	str	r2, [r3, #28]
 80038a8:	e021      	b.n	80038ee <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	2b0c      	cmp	r3, #12
 80038ae:	d11c      	bne.n	80038ea <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80038b4:	68bb      	ldr	r3, [r7, #8]
 80038b6:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80038b8:	68bb      	ldr	r3, [r7, #8]
 80038ba:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80038bc:	68bb      	ldr	r3, [r7, #8]
 80038be:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 80038c0:	f000 fad4 	bl	8003e6c <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	69da      	ldr	r2, [r3, #28]
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 80038d2:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	69d9      	ldr	r1, [r3, #28]
 80038da:	68bb      	ldr	r3, [r7, #8]
 80038dc:	689b      	ldr	r3, [r3, #8]
 80038de:	021a      	lsls	r2, r3, #8
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	430a      	orrs	r2, r1
 80038e6:	61da      	str	r2, [r3, #28]
 80038e8:	e001      	b.n	80038ee <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 80038ea:	2301      	movs	r3, #1
 80038ec:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	2200      	movs	r2, #0
 80038f2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80038f6:	7dfb      	ldrb	r3, [r7, #23]
}
 80038f8:	4618      	mov	r0, r3
 80038fa:	3718      	adds	r7, #24
 80038fc:	46bd      	mov	sp, r7
 80038fe:	bd80      	pop	{r7, pc}

08003900 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003900:	b580      	push	{r7, lr}
 8003902:	b084      	sub	sp, #16
 8003904:	af00      	add	r7, sp, #0
 8003906:	6078      	str	r0, [r7, #4]
 8003908:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800390a:	2300      	movs	r3, #0
 800390c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003914:	2b01      	cmp	r3, #1
 8003916:	d101      	bne.n	800391c <HAL_TIM_ConfigClockSource+0x1c>
 8003918:	2302      	movs	r3, #2
 800391a:	e0b4      	b.n	8003a86 <HAL_TIM_ConfigClockSource+0x186>
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	2201      	movs	r2, #1
 8003920:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	2202      	movs	r2, #2
 8003928:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	689b      	ldr	r3, [r3, #8]
 8003932:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003934:	68bb      	ldr	r3, [r7, #8]
 8003936:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800393a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800393c:	68bb      	ldr	r3, [r7, #8]
 800393e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003942:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	68ba      	ldr	r2, [r7, #8]
 800394a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800394c:	683b      	ldr	r3, [r7, #0]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003954:	d03e      	beq.n	80039d4 <HAL_TIM_ConfigClockSource+0xd4>
 8003956:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800395a:	f200 8087 	bhi.w	8003a6c <HAL_TIM_ConfigClockSource+0x16c>
 800395e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003962:	f000 8086 	beq.w	8003a72 <HAL_TIM_ConfigClockSource+0x172>
 8003966:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800396a:	d87f      	bhi.n	8003a6c <HAL_TIM_ConfigClockSource+0x16c>
 800396c:	2b70      	cmp	r3, #112	@ 0x70
 800396e:	d01a      	beq.n	80039a6 <HAL_TIM_ConfigClockSource+0xa6>
 8003970:	2b70      	cmp	r3, #112	@ 0x70
 8003972:	d87b      	bhi.n	8003a6c <HAL_TIM_ConfigClockSource+0x16c>
 8003974:	2b60      	cmp	r3, #96	@ 0x60
 8003976:	d050      	beq.n	8003a1a <HAL_TIM_ConfigClockSource+0x11a>
 8003978:	2b60      	cmp	r3, #96	@ 0x60
 800397a:	d877      	bhi.n	8003a6c <HAL_TIM_ConfigClockSource+0x16c>
 800397c:	2b50      	cmp	r3, #80	@ 0x50
 800397e:	d03c      	beq.n	80039fa <HAL_TIM_ConfigClockSource+0xfa>
 8003980:	2b50      	cmp	r3, #80	@ 0x50
 8003982:	d873      	bhi.n	8003a6c <HAL_TIM_ConfigClockSource+0x16c>
 8003984:	2b40      	cmp	r3, #64	@ 0x40
 8003986:	d058      	beq.n	8003a3a <HAL_TIM_ConfigClockSource+0x13a>
 8003988:	2b40      	cmp	r3, #64	@ 0x40
 800398a:	d86f      	bhi.n	8003a6c <HAL_TIM_ConfigClockSource+0x16c>
 800398c:	2b30      	cmp	r3, #48	@ 0x30
 800398e:	d064      	beq.n	8003a5a <HAL_TIM_ConfigClockSource+0x15a>
 8003990:	2b30      	cmp	r3, #48	@ 0x30
 8003992:	d86b      	bhi.n	8003a6c <HAL_TIM_ConfigClockSource+0x16c>
 8003994:	2b20      	cmp	r3, #32
 8003996:	d060      	beq.n	8003a5a <HAL_TIM_ConfigClockSource+0x15a>
 8003998:	2b20      	cmp	r3, #32
 800399a:	d867      	bhi.n	8003a6c <HAL_TIM_ConfigClockSource+0x16c>
 800399c:	2b00      	cmp	r3, #0
 800399e:	d05c      	beq.n	8003a5a <HAL_TIM_ConfigClockSource+0x15a>
 80039a0:	2b10      	cmp	r3, #16
 80039a2:	d05a      	beq.n	8003a5a <HAL_TIM_ConfigClockSource+0x15a>
 80039a4:	e062      	b.n	8003a6c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80039aa:	683b      	ldr	r3, [r7, #0]
 80039ac:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80039ae:	683b      	ldr	r3, [r7, #0]
 80039b0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80039b2:	683b      	ldr	r3, [r7, #0]
 80039b4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80039b6:	f000 fab1 	bl	8003f1c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	689b      	ldr	r3, [r3, #8]
 80039c0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80039c2:	68bb      	ldr	r3, [r7, #8]
 80039c4:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80039c8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	68ba      	ldr	r2, [r7, #8]
 80039d0:	609a      	str	r2, [r3, #8]
      break;
 80039d2:	e04f      	b.n	8003a74 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80039d8:	683b      	ldr	r3, [r7, #0]
 80039da:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80039dc:	683b      	ldr	r3, [r7, #0]
 80039de:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80039e0:	683b      	ldr	r3, [r7, #0]
 80039e2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80039e4:	f000 fa9a 	bl	8003f1c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	689a      	ldr	r2, [r3, #8]
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80039f6:	609a      	str	r2, [r3, #8]
      break;
 80039f8:	e03c      	b.n	8003a74 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80039fe:	683b      	ldr	r3, [r7, #0]
 8003a00:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003a02:	683b      	ldr	r3, [r7, #0]
 8003a04:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003a06:	461a      	mov	r2, r3
 8003a08:	f000 f958 	bl	8003cbc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	2150      	movs	r1, #80	@ 0x50
 8003a12:	4618      	mov	r0, r3
 8003a14:	f000 fa67 	bl	8003ee6 <TIM_ITRx_SetConfig>
      break;
 8003a18:	e02c      	b.n	8003a74 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003a1e:	683b      	ldr	r3, [r7, #0]
 8003a20:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003a22:	683b      	ldr	r3, [r7, #0]
 8003a24:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003a26:	461a      	mov	r2, r3
 8003a28:	f000 f9b4 	bl	8003d94 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	2160      	movs	r1, #96	@ 0x60
 8003a32:	4618      	mov	r0, r3
 8003a34:	f000 fa57 	bl	8003ee6 <TIM_ITRx_SetConfig>
      break;
 8003a38:	e01c      	b.n	8003a74 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003a3e:	683b      	ldr	r3, [r7, #0]
 8003a40:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003a42:	683b      	ldr	r3, [r7, #0]
 8003a44:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003a46:	461a      	mov	r2, r3
 8003a48:	f000 f938 	bl	8003cbc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	2140      	movs	r1, #64	@ 0x40
 8003a52:	4618      	mov	r0, r3
 8003a54:	f000 fa47 	bl	8003ee6 <TIM_ITRx_SetConfig>
      break;
 8003a58:	e00c      	b.n	8003a74 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	681a      	ldr	r2, [r3, #0]
 8003a5e:	683b      	ldr	r3, [r7, #0]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	4619      	mov	r1, r3
 8003a64:	4610      	mov	r0, r2
 8003a66:	f000 fa3e 	bl	8003ee6 <TIM_ITRx_SetConfig>
      break;
 8003a6a:	e003      	b.n	8003a74 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003a6c:	2301      	movs	r3, #1
 8003a6e:	73fb      	strb	r3, [r7, #15]
      break;
 8003a70:	e000      	b.n	8003a74 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8003a72:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	2201      	movs	r2, #1
 8003a78:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	2200      	movs	r2, #0
 8003a80:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003a84:	7bfb      	ldrb	r3, [r7, #15]
}
 8003a86:	4618      	mov	r0, r3
 8003a88:	3710      	adds	r7, #16
 8003a8a:	46bd      	mov	sp, r7
 8003a8c:	bd80      	pop	{r7, pc}

08003a8e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003a8e:	b480      	push	{r7}
 8003a90:	b083      	sub	sp, #12
 8003a92:	af00      	add	r7, sp, #0
 8003a94:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003a96:	bf00      	nop
 8003a98:	370c      	adds	r7, #12
 8003a9a:	46bd      	mov	sp, r7
 8003a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aa0:	4770      	bx	lr

08003aa2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003aa2:	b480      	push	{r7}
 8003aa4:	b083      	sub	sp, #12
 8003aa6:	af00      	add	r7, sp, #0
 8003aa8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003aaa:	bf00      	nop
 8003aac:	370c      	adds	r7, #12
 8003aae:	46bd      	mov	sp, r7
 8003ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ab4:	4770      	bx	lr

08003ab6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003ab6:	b480      	push	{r7}
 8003ab8:	b083      	sub	sp, #12
 8003aba:	af00      	add	r7, sp, #0
 8003abc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003abe:	bf00      	nop
 8003ac0:	370c      	adds	r7, #12
 8003ac2:	46bd      	mov	sp, r7
 8003ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ac8:	4770      	bx	lr

08003aca <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003aca:	b480      	push	{r7}
 8003acc:	b083      	sub	sp, #12
 8003ace:	af00      	add	r7, sp, #0
 8003ad0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003ad2:	bf00      	nop
 8003ad4:	370c      	adds	r7, #12
 8003ad6:	46bd      	mov	sp, r7
 8003ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003adc:	4770      	bx	lr
	...

08003ae0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003ae0:	b480      	push	{r7}
 8003ae2:	b085      	sub	sp, #20
 8003ae4:	af00      	add	r7, sp, #0
 8003ae6:	6078      	str	r0, [r7, #4]
 8003ae8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	4a37      	ldr	r2, [pc, #220]	@ (8003bd0 <TIM_Base_SetConfig+0xf0>)
 8003af4:	4293      	cmp	r3, r2
 8003af6:	d00f      	beq.n	8003b18 <TIM_Base_SetConfig+0x38>
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003afe:	d00b      	beq.n	8003b18 <TIM_Base_SetConfig+0x38>
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	4a34      	ldr	r2, [pc, #208]	@ (8003bd4 <TIM_Base_SetConfig+0xf4>)
 8003b04:	4293      	cmp	r3, r2
 8003b06:	d007      	beq.n	8003b18 <TIM_Base_SetConfig+0x38>
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	4a33      	ldr	r2, [pc, #204]	@ (8003bd8 <TIM_Base_SetConfig+0xf8>)
 8003b0c:	4293      	cmp	r3, r2
 8003b0e:	d003      	beq.n	8003b18 <TIM_Base_SetConfig+0x38>
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	4a32      	ldr	r2, [pc, #200]	@ (8003bdc <TIM_Base_SetConfig+0xfc>)
 8003b14:	4293      	cmp	r3, r2
 8003b16:	d108      	bne.n	8003b2a <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003b1e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003b20:	683b      	ldr	r3, [r7, #0]
 8003b22:	685b      	ldr	r3, [r3, #4]
 8003b24:	68fa      	ldr	r2, [r7, #12]
 8003b26:	4313      	orrs	r3, r2
 8003b28:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	4a28      	ldr	r2, [pc, #160]	@ (8003bd0 <TIM_Base_SetConfig+0xf0>)
 8003b2e:	4293      	cmp	r3, r2
 8003b30:	d01b      	beq.n	8003b6a <TIM_Base_SetConfig+0x8a>
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003b38:	d017      	beq.n	8003b6a <TIM_Base_SetConfig+0x8a>
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	4a25      	ldr	r2, [pc, #148]	@ (8003bd4 <TIM_Base_SetConfig+0xf4>)
 8003b3e:	4293      	cmp	r3, r2
 8003b40:	d013      	beq.n	8003b6a <TIM_Base_SetConfig+0x8a>
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	4a24      	ldr	r2, [pc, #144]	@ (8003bd8 <TIM_Base_SetConfig+0xf8>)
 8003b46:	4293      	cmp	r3, r2
 8003b48:	d00f      	beq.n	8003b6a <TIM_Base_SetConfig+0x8a>
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	4a23      	ldr	r2, [pc, #140]	@ (8003bdc <TIM_Base_SetConfig+0xfc>)
 8003b4e:	4293      	cmp	r3, r2
 8003b50:	d00b      	beq.n	8003b6a <TIM_Base_SetConfig+0x8a>
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	4a22      	ldr	r2, [pc, #136]	@ (8003be0 <TIM_Base_SetConfig+0x100>)
 8003b56:	4293      	cmp	r3, r2
 8003b58:	d007      	beq.n	8003b6a <TIM_Base_SetConfig+0x8a>
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	4a21      	ldr	r2, [pc, #132]	@ (8003be4 <TIM_Base_SetConfig+0x104>)
 8003b5e:	4293      	cmp	r3, r2
 8003b60:	d003      	beq.n	8003b6a <TIM_Base_SetConfig+0x8a>
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	4a20      	ldr	r2, [pc, #128]	@ (8003be8 <TIM_Base_SetConfig+0x108>)
 8003b66:	4293      	cmp	r3, r2
 8003b68:	d108      	bne.n	8003b7c <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003b70:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003b72:	683b      	ldr	r3, [r7, #0]
 8003b74:	68db      	ldr	r3, [r3, #12]
 8003b76:	68fa      	ldr	r2, [r7, #12]
 8003b78:	4313      	orrs	r3, r2
 8003b7a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003b82:	683b      	ldr	r3, [r7, #0]
 8003b84:	695b      	ldr	r3, [r3, #20]
 8003b86:	4313      	orrs	r3, r2
 8003b88:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003b8a:	683b      	ldr	r3, [r7, #0]
 8003b8c:	689a      	ldr	r2, [r3, #8]
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003b92:	683b      	ldr	r3, [r7, #0]
 8003b94:	681a      	ldr	r2, [r3, #0]
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	4a0c      	ldr	r2, [pc, #48]	@ (8003bd0 <TIM_Base_SetConfig+0xf0>)
 8003b9e:	4293      	cmp	r3, r2
 8003ba0:	d103      	bne.n	8003baa <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003ba2:	683b      	ldr	r3, [r7, #0]
 8003ba4:	691a      	ldr	r2, [r3, #16]
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	f043 0204 	orr.w	r2, r3, #4
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	2201      	movs	r2, #1
 8003bba:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	68fa      	ldr	r2, [r7, #12]
 8003bc0:	601a      	str	r2, [r3, #0]
}
 8003bc2:	bf00      	nop
 8003bc4:	3714      	adds	r7, #20
 8003bc6:	46bd      	mov	sp, r7
 8003bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bcc:	4770      	bx	lr
 8003bce:	bf00      	nop
 8003bd0:	40010000 	.word	0x40010000
 8003bd4:	40000400 	.word	0x40000400
 8003bd8:	40000800 	.word	0x40000800
 8003bdc:	40000c00 	.word	0x40000c00
 8003be0:	40014000 	.word	0x40014000
 8003be4:	40014400 	.word	0x40014400
 8003be8:	40014800 	.word	0x40014800

08003bec <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8003bec:	b480      	push	{r7}
 8003bee:	b087      	sub	sp, #28
 8003bf0:	af00      	add	r7, sp, #0
 8003bf2:	60f8      	str	r0, [r7, #12]
 8003bf4:	60b9      	str	r1, [r7, #8]
 8003bf6:	607a      	str	r2, [r7, #4]
 8003bf8:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	6a1b      	ldr	r3, [r3, #32]
 8003bfe:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	6a1b      	ldr	r3, [r3, #32]
 8003c04:	f023 0201 	bic.w	r2, r3, #1
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	699b      	ldr	r3, [r3, #24]
 8003c10:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	4a24      	ldr	r2, [pc, #144]	@ (8003ca8 <TIM_TI1_SetConfig+0xbc>)
 8003c16:	4293      	cmp	r3, r2
 8003c18:	d013      	beq.n	8003c42 <TIM_TI1_SetConfig+0x56>
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003c20:	d00f      	beq.n	8003c42 <TIM_TI1_SetConfig+0x56>
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	4a21      	ldr	r2, [pc, #132]	@ (8003cac <TIM_TI1_SetConfig+0xc0>)
 8003c26:	4293      	cmp	r3, r2
 8003c28:	d00b      	beq.n	8003c42 <TIM_TI1_SetConfig+0x56>
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	4a20      	ldr	r2, [pc, #128]	@ (8003cb0 <TIM_TI1_SetConfig+0xc4>)
 8003c2e:	4293      	cmp	r3, r2
 8003c30:	d007      	beq.n	8003c42 <TIM_TI1_SetConfig+0x56>
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	4a1f      	ldr	r2, [pc, #124]	@ (8003cb4 <TIM_TI1_SetConfig+0xc8>)
 8003c36:	4293      	cmp	r3, r2
 8003c38:	d003      	beq.n	8003c42 <TIM_TI1_SetConfig+0x56>
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	4a1e      	ldr	r2, [pc, #120]	@ (8003cb8 <TIM_TI1_SetConfig+0xcc>)
 8003c3e:	4293      	cmp	r3, r2
 8003c40:	d101      	bne.n	8003c46 <TIM_TI1_SetConfig+0x5a>
 8003c42:	2301      	movs	r3, #1
 8003c44:	e000      	b.n	8003c48 <TIM_TI1_SetConfig+0x5c>
 8003c46:	2300      	movs	r3, #0
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	d008      	beq.n	8003c5e <TIM_TI1_SetConfig+0x72>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8003c4c:	697b      	ldr	r3, [r7, #20]
 8003c4e:	f023 0303 	bic.w	r3, r3, #3
 8003c52:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8003c54:	697a      	ldr	r2, [r7, #20]
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	4313      	orrs	r3, r2
 8003c5a:	617b      	str	r3, [r7, #20]
 8003c5c:	e003      	b.n	8003c66 <TIM_TI1_SetConfig+0x7a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8003c5e:	697b      	ldr	r3, [r7, #20]
 8003c60:	f043 0301 	orr.w	r3, r3, #1
 8003c64:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003c66:	697b      	ldr	r3, [r7, #20]
 8003c68:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003c6c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8003c6e:	683b      	ldr	r3, [r7, #0]
 8003c70:	011b      	lsls	r3, r3, #4
 8003c72:	b2db      	uxtb	r3, r3
 8003c74:	697a      	ldr	r2, [r7, #20]
 8003c76:	4313      	orrs	r3, r2
 8003c78:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003c7a:	693b      	ldr	r3, [r7, #16]
 8003c7c:	f023 030a 	bic.w	r3, r3, #10
 8003c80:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8003c82:	68bb      	ldr	r3, [r7, #8]
 8003c84:	f003 030a 	and.w	r3, r3, #10
 8003c88:	693a      	ldr	r2, [r7, #16]
 8003c8a:	4313      	orrs	r3, r2
 8003c8c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	697a      	ldr	r2, [r7, #20]
 8003c92:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	693a      	ldr	r2, [r7, #16]
 8003c98:	621a      	str	r2, [r3, #32]
}
 8003c9a:	bf00      	nop
 8003c9c:	371c      	adds	r7, #28
 8003c9e:	46bd      	mov	sp, r7
 8003ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ca4:	4770      	bx	lr
 8003ca6:	bf00      	nop
 8003ca8:	40010000 	.word	0x40010000
 8003cac:	40000400 	.word	0x40000400
 8003cb0:	40000800 	.word	0x40000800
 8003cb4:	40000c00 	.word	0x40000c00
 8003cb8:	40014000 	.word	0x40014000

08003cbc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003cbc:	b480      	push	{r7}
 8003cbe:	b087      	sub	sp, #28
 8003cc0:	af00      	add	r7, sp, #0
 8003cc2:	60f8      	str	r0, [r7, #12]
 8003cc4:	60b9      	str	r1, [r7, #8]
 8003cc6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	6a1b      	ldr	r3, [r3, #32]
 8003ccc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	6a1b      	ldr	r3, [r3, #32]
 8003cd2:	f023 0201 	bic.w	r2, r3, #1
 8003cd6:	68fb      	ldr	r3, [r7, #12]
 8003cd8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	699b      	ldr	r3, [r3, #24]
 8003cde:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003ce0:	693b      	ldr	r3, [r7, #16]
 8003ce2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003ce6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	011b      	lsls	r3, r3, #4
 8003cec:	693a      	ldr	r2, [r7, #16]
 8003cee:	4313      	orrs	r3, r2
 8003cf0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003cf2:	697b      	ldr	r3, [r7, #20]
 8003cf4:	f023 030a 	bic.w	r3, r3, #10
 8003cf8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003cfa:	697a      	ldr	r2, [r7, #20]
 8003cfc:	68bb      	ldr	r3, [r7, #8]
 8003cfe:	4313      	orrs	r3, r2
 8003d00:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	693a      	ldr	r2, [r7, #16]
 8003d06:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	697a      	ldr	r2, [r7, #20]
 8003d0c:	621a      	str	r2, [r3, #32]
}
 8003d0e:	bf00      	nop
 8003d10:	371c      	adds	r7, #28
 8003d12:	46bd      	mov	sp, r7
 8003d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d18:	4770      	bx	lr

08003d1a <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8003d1a:	b480      	push	{r7}
 8003d1c:	b087      	sub	sp, #28
 8003d1e:	af00      	add	r7, sp, #0
 8003d20:	60f8      	str	r0, [r7, #12]
 8003d22:	60b9      	str	r1, [r7, #8]
 8003d24:	607a      	str	r2, [r7, #4]
 8003d26:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	6a1b      	ldr	r3, [r3, #32]
 8003d2c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	6a1b      	ldr	r3, [r3, #32]
 8003d32:	f023 0210 	bic.w	r2, r3, #16
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	699b      	ldr	r3, [r3, #24]
 8003d3e:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8003d40:	693b      	ldr	r3, [r7, #16]
 8003d42:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003d46:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	021b      	lsls	r3, r3, #8
 8003d4c:	693a      	ldr	r2, [r7, #16]
 8003d4e:	4313      	orrs	r3, r2
 8003d50:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003d52:	693b      	ldr	r3, [r7, #16]
 8003d54:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8003d58:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8003d5a:	683b      	ldr	r3, [r7, #0]
 8003d5c:	031b      	lsls	r3, r3, #12
 8003d5e:	b29b      	uxth	r3, r3
 8003d60:	693a      	ldr	r2, [r7, #16]
 8003d62:	4313      	orrs	r3, r2
 8003d64:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003d66:	697b      	ldr	r3, [r7, #20]
 8003d68:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8003d6c:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8003d6e:	68bb      	ldr	r3, [r7, #8]
 8003d70:	011b      	lsls	r3, r3, #4
 8003d72:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 8003d76:	697a      	ldr	r2, [r7, #20]
 8003d78:	4313      	orrs	r3, r2
 8003d7a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	693a      	ldr	r2, [r7, #16]
 8003d80:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	697a      	ldr	r2, [r7, #20]
 8003d86:	621a      	str	r2, [r3, #32]
}
 8003d88:	bf00      	nop
 8003d8a:	371c      	adds	r7, #28
 8003d8c:	46bd      	mov	sp, r7
 8003d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d92:	4770      	bx	lr

08003d94 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003d94:	b480      	push	{r7}
 8003d96:	b087      	sub	sp, #28
 8003d98:	af00      	add	r7, sp, #0
 8003d9a:	60f8      	str	r0, [r7, #12]
 8003d9c:	60b9      	str	r1, [r7, #8]
 8003d9e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	6a1b      	ldr	r3, [r3, #32]
 8003da4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003da6:	68fb      	ldr	r3, [r7, #12]
 8003da8:	6a1b      	ldr	r3, [r3, #32]
 8003daa:	f023 0210 	bic.w	r2, r3, #16
 8003dae:	68fb      	ldr	r3, [r7, #12]
 8003db0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	699b      	ldr	r3, [r3, #24]
 8003db6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003db8:	693b      	ldr	r3, [r7, #16]
 8003dba:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8003dbe:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	031b      	lsls	r3, r3, #12
 8003dc4:	693a      	ldr	r2, [r7, #16]
 8003dc6:	4313      	orrs	r3, r2
 8003dc8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003dca:	697b      	ldr	r3, [r7, #20]
 8003dcc:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8003dd0:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003dd2:	68bb      	ldr	r3, [r7, #8]
 8003dd4:	011b      	lsls	r3, r3, #4
 8003dd6:	697a      	ldr	r2, [r7, #20]
 8003dd8:	4313      	orrs	r3, r2
 8003dda:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	693a      	ldr	r2, [r7, #16]
 8003de0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	697a      	ldr	r2, [r7, #20]
 8003de6:	621a      	str	r2, [r3, #32]
}
 8003de8:	bf00      	nop
 8003dea:	371c      	adds	r7, #28
 8003dec:	46bd      	mov	sp, r7
 8003dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003df2:	4770      	bx	lr

08003df4 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8003df4:	b480      	push	{r7}
 8003df6:	b087      	sub	sp, #28
 8003df8:	af00      	add	r7, sp, #0
 8003dfa:	60f8      	str	r0, [r7, #12]
 8003dfc:	60b9      	str	r1, [r7, #8]
 8003dfe:	607a      	str	r2, [r7, #4]
 8003e00:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	6a1b      	ldr	r3, [r3, #32]
 8003e06:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	6a1b      	ldr	r3, [r3, #32]
 8003e0c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	69db      	ldr	r3, [r3, #28]
 8003e18:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8003e1a:	693b      	ldr	r3, [r7, #16]
 8003e1c:	f023 0303 	bic.w	r3, r3, #3
 8003e20:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 8003e22:	693a      	ldr	r2, [r7, #16]
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	4313      	orrs	r3, r2
 8003e28:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8003e2a:	693b      	ldr	r3, [r7, #16]
 8003e2c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003e30:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8003e32:	683b      	ldr	r3, [r7, #0]
 8003e34:	011b      	lsls	r3, r3, #4
 8003e36:	b2db      	uxtb	r3, r3
 8003e38:	693a      	ldr	r2, [r7, #16]
 8003e3a:	4313      	orrs	r3, r2
 8003e3c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8003e3e:	697b      	ldr	r3, [r7, #20]
 8003e40:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 8003e44:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8003e46:	68bb      	ldr	r3, [r7, #8]
 8003e48:	021b      	lsls	r3, r3, #8
 8003e4a:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 8003e4e:	697a      	ldr	r2, [r7, #20]
 8003e50:	4313      	orrs	r3, r2
 8003e52:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	693a      	ldr	r2, [r7, #16]
 8003e58:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8003e5a:	68fb      	ldr	r3, [r7, #12]
 8003e5c:	697a      	ldr	r2, [r7, #20]
 8003e5e:	621a      	str	r2, [r3, #32]
}
 8003e60:	bf00      	nop
 8003e62:	371c      	adds	r7, #28
 8003e64:	46bd      	mov	sp, r7
 8003e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e6a:	4770      	bx	lr

08003e6c <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8003e6c:	b480      	push	{r7}
 8003e6e:	b087      	sub	sp, #28
 8003e70:	af00      	add	r7, sp, #0
 8003e72:	60f8      	str	r0, [r7, #12]
 8003e74:	60b9      	str	r1, [r7, #8]
 8003e76:	607a      	str	r2, [r7, #4]
 8003e78:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	6a1b      	ldr	r3, [r3, #32]
 8003e7e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	6a1b      	ldr	r3, [r3, #32]
 8003e84:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	69db      	ldr	r3, [r3, #28]
 8003e90:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8003e92:	693b      	ldr	r3, [r7, #16]
 8003e94:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003e98:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	021b      	lsls	r3, r3, #8
 8003e9e:	693a      	ldr	r2, [r7, #16]
 8003ea0:	4313      	orrs	r3, r2
 8003ea2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8003ea4:	693b      	ldr	r3, [r7, #16]
 8003ea6:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8003eaa:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8003eac:	683b      	ldr	r3, [r7, #0]
 8003eae:	031b      	lsls	r3, r3, #12
 8003eb0:	b29b      	uxth	r3, r3
 8003eb2:	693a      	ldr	r2, [r7, #16]
 8003eb4:	4313      	orrs	r3, r2
 8003eb6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8003eb8:	697b      	ldr	r3, [r7, #20]
 8003eba:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 8003ebe:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8003ec0:	68bb      	ldr	r3, [r7, #8]
 8003ec2:	031b      	lsls	r3, r3, #12
 8003ec4:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 8003ec8:	697a      	ldr	r2, [r7, #20]
 8003eca:	4313      	orrs	r3, r2
 8003ecc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8003ece:	68fb      	ldr	r3, [r7, #12]
 8003ed0:	693a      	ldr	r2, [r7, #16]
 8003ed2:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	697a      	ldr	r2, [r7, #20]
 8003ed8:	621a      	str	r2, [r3, #32]
}
 8003eda:	bf00      	nop
 8003edc:	371c      	adds	r7, #28
 8003ede:	46bd      	mov	sp, r7
 8003ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ee4:	4770      	bx	lr

08003ee6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003ee6:	b480      	push	{r7}
 8003ee8:	b085      	sub	sp, #20
 8003eea:	af00      	add	r7, sp, #0
 8003eec:	6078      	str	r0, [r7, #4]
 8003eee:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	689b      	ldr	r3, [r3, #8]
 8003ef4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003efc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003efe:	683a      	ldr	r2, [r7, #0]
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	4313      	orrs	r3, r2
 8003f04:	f043 0307 	orr.w	r3, r3, #7
 8003f08:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	68fa      	ldr	r2, [r7, #12]
 8003f0e:	609a      	str	r2, [r3, #8]
}
 8003f10:	bf00      	nop
 8003f12:	3714      	adds	r7, #20
 8003f14:	46bd      	mov	sp, r7
 8003f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f1a:	4770      	bx	lr

08003f1c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003f1c:	b480      	push	{r7}
 8003f1e:	b087      	sub	sp, #28
 8003f20:	af00      	add	r7, sp, #0
 8003f22:	60f8      	str	r0, [r7, #12]
 8003f24:	60b9      	str	r1, [r7, #8]
 8003f26:	607a      	str	r2, [r7, #4]
 8003f28:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	689b      	ldr	r3, [r3, #8]
 8003f2e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003f30:	697b      	ldr	r3, [r7, #20]
 8003f32:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003f36:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003f38:	683b      	ldr	r3, [r7, #0]
 8003f3a:	021a      	lsls	r2, r3, #8
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	431a      	orrs	r2, r3
 8003f40:	68bb      	ldr	r3, [r7, #8]
 8003f42:	4313      	orrs	r3, r2
 8003f44:	697a      	ldr	r2, [r7, #20]
 8003f46:	4313      	orrs	r3, r2
 8003f48:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	697a      	ldr	r2, [r7, #20]
 8003f4e:	609a      	str	r2, [r3, #8]
}
 8003f50:	bf00      	nop
 8003f52:	371c      	adds	r7, #28
 8003f54:	46bd      	mov	sp, r7
 8003f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f5a:	4770      	bx	lr

08003f5c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003f5c:	b480      	push	{r7}
 8003f5e:	b087      	sub	sp, #28
 8003f60:	af00      	add	r7, sp, #0
 8003f62:	60f8      	str	r0, [r7, #12]
 8003f64:	60b9      	str	r1, [r7, #8]
 8003f66:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003f68:	68bb      	ldr	r3, [r7, #8]
 8003f6a:	f003 031f 	and.w	r3, r3, #31
 8003f6e:	2201      	movs	r2, #1
 8003f70:	fa02 f303 	lsl.w	r3, r2, r3
 8003f74:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	6a1a      	ldr	r2, [r3, #32]
 8003f7a:	697b      	ldr	r3, [r7, #20]
 8003f7c:	43db      	mvns	r3, r3
 8003f7e:	401a      	ands	r2, r3
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	6a1a      	ldr	r2, [r3, #32]
 8003f88:	68bb      	ldr	r3, [r7, #8]
 8003f8a:	f003 031f 	and.w	r3, r3, #31
 8003f8e:	6879      	ldr	r1, [r7, #4]
 8003f90:	fa01 f303 	lsl.w	r3, r1, r3
 8003f94:	431a      	orrs	r2, r3
 8003f96:	68fb      	ldr	r3, [r7, #12]
 8003f98:	621a      	str	r2, [r3, #32]
}
 8003f9a:	bf00      	nop
 8003f9c:	371c      	adds	r7, #28
 8003f9e:	46bd      	mov	sp, r7
 8003fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fa4:	4770      	bx	lr
	...

08003fa8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003fa8:	b480      	push	{r7}
 8003faa:	b085      	sub	sp, #20
 8003fac:	af00      	add	r7, sp, #0
 8003fae:	6078      	str	r0, [r7, #4]
 8003fb0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003fb8:	2b01      	cmp	r3, #1
 8003fba:	d101      	bne.n	8003fc0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003fbc:	2302      	movs	r3, #2
 8003fbe:	e050      	b.n	8004062 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	2201      	movs	r2, #1
 8003fc4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	2202      	movs	r2, #2
 8003fcc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	685b      	ldr	r3, [r3, #4]
 8003fd6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	689b      	ldr	r3, [r3, #8]
 8003fde:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003fe6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003fe8:	683b      	ldr	r3, [r7, #0]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	68fa      	ldr	r2, [r7, #12]
 8003fee:	4313      	orrs	r3, r2
 8003ff0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	68fa      	ldr	r2, [r7, #12]
 8003ff8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	4a1c      	ldr	r2, [pc, #112]	@ (8004070 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8004000:	4293      	cmp	r3, r2
 8004002:	d018      	beq.n	8004036 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800400c:	d013      	beq.n	8004036 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	4a18      	ldr	r2, [pc, #96]	@ (8004074 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8004014:	4293      	cmp	r3, r2
 8004016:	d00e      	beq.n	8004036 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	4a16      	ldr	r2, [pc, #88]	@ (8004078 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800401e:	4293      	cmp	r3, r2
 8004020:	d009      	beq.n	8004036 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	4a15      	ldr	r2, [pc, #84]	@ (800407c <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8004028:	4293      	cmp	r3, r2
 800402a:	d004      	beq.n	8004036 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	4a13      	ldr	r2, [pc, #76]	@ (8004080 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8004032:	4293      	cmp	r3, r2
 8004034:	d10c      	bne.n	8004050 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004036:	68bb      	ldr	r3, [r7, #8]
 8004038:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800403c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800403e:	683b      	ldr	r3, [r7, #0]
 8004040:	685b      	ldr	r3, [r3, #4]
 8004042:	68ba      	ldr	r2, [r7, #8]
 8004044:	4313      	orrs	r3, r2
 8004046:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	68ba      	ldr	r2, [r7, #8]
 800404e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	2201      	movs	r2, #1
 8004054:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	2200      	movs	r2, #0
 800405c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004060:	2300      	movs	r3, #0
}
 8004062:	4618      	mov	r0, r3
 8004064:	3714      	adds	r7, #20
 8004066:	46bd      	mov	sp, r7
 8004068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800406c:	4770      	bx	lr
 800406e:	bf00      	nop
 8004070:	40010000 	.word	0x40010000
 8004074:	40000400 	.word	0x40000400
 8004078:	40000800 	.word	0x40000800
 800407c:	40000c00 	.word	0x40000c00
 8004080:	40014000 	.word	0x40014000

08004084 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004084:	b480      	push	{r7}
 8004086:	b083      	sub	sp, #12
 8004088:	af00      	add	r7, sp, #0
 800408a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800408c:	bf00      	nop
 800408e:	370c      	adds	r7, #12
 8004090:	46bd      	mov	sp, r7
 8004092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004096:	4770      	bx	lr

08004098 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004098:	b480      	push	{r7}
 800409a:	b083      	sub	sp, #12
 800409c:	af00      	add	r7, sp, #0
 800409e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80040a0:	bf00      	nop
 80040a2:	370c      	adds	r7, #12
 80040a4:	46bd      	mov	sp, r7
 80040a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040aa:	4770      	bx	lr

080040ac <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80040ac:	b580      	push	{r7, lr}
 80040ae:	b082      	sub	sp, #8
 80040b0:	af00      	add	r7, sp, #0
 80040b2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	d101      	bne.n	80040be <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80040ba:	2301      	movs	r3, #1
 80040bc:	e042      	b.n	8004144 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80040c4:	b2db      	uxtb	r3, r3
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	d106      	bne.n	80040d8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	2200      	movs	r2, #0
 80040ce:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80040d2:	6878      	ldr	r0, [r7, #4]
 80040d4:	f7fd fee4 	bl	8001ea0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	2224      	movs	r2, #36	@ 0x24
 80040dc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	68da      	ldr	r2, [r3, #12]
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80040ee:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80040f0:	6878      	ldr	r0, [r7, #4]
 80040f2:	f000 fd7f 	bl	8004bf4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	691a      	ldr	r2, [r3, #16]
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004104:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	695a      	ldr	r2, [r3, #20]
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004114:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	68da      	ldr	r2, [r3, #12]
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004124:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	2200      	movs	r2, #0
 800412a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	2220      	movs	r2, #32
 8004130:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	2220      	movs	r2, #32
 8004138:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	2200      	movs	r2, #0
 8004140:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8004142:	2300      	movs	r3, #0
}
 8004144:	4618      	mov	r0, r3
 8004146:	3708      	adds	r7, #8
 8004148:	46bd      	mov	sp, r7
 800414a:	bd80      	pop	{r7, pc}

0800414c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800414c:	b580      	push	{r7, lr}
 800414e:	b08a      	sub	sp, #40	@ 0x28
 8004150:	af02      	add	r7, sp, #8
 8004152:	60f8      	str	r0, [r7, #12]
 8004154:	60b9      	str	r1, [r7, #8]
 8004156:	603b      	str	r3, [r7, #0]
 8004158:	4613      	mov	r3, r2
 800415a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800415c:	2300      	movs	r3, #0
 800415e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004166:	b2db      	uxtb	r3, r3
 8004168:	2b20      	cmp	r3, #32
 800416a:	d175      	bne.n	8004258 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 800416c:	68bb      	ldr	r3, [r7, #8]
 800416e:	2b00      	cmp	r3, #0
 8004170:	d002      	beq.n	8004178 <HAL_UART_Transmit+0x2c>
 8004172:	88fb      	ldrh	r3, [r7, #6]
 8004174:	2b00      	cmp	r3, #0
 8004176:	d101      	bne.n	800417c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004178:	2301      	movs	r3, #1
 800417a:	e06e      	b.n	800425a <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	2200      	movs	r2, #0
 8004180:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	2221      	movs	r2, #33	@ 0x21
 8004186:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800418a:	f7fd ff69 	bl	8002060 <HAL_GetTick>
 800418e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	88fa      	ldrh	r2, [r7, #6]
 8004194:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	88fa      	ldrh	r2, [r7, #6]
 800419a:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	689b      	ldr	r3, [r3, #8]
 80041a0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80041a4:	d108      	bne.n	80041b8 <HAL_UART_Transmit+0x6c>
 80041a6:	68fb      	ldr	r3, [r7, #12]
 80041a8:	691b      	ldr	r3, [r3, #16]
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d104      	bne.n	80041b8 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80041ae:	2300      	movs	r3, #0
 80041b0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80041b2:	68bb      	ldr	r3, [r7, #8]
 80041b4:	61bb      	str	r3, [r7, #24]
 80041b6:	e003      	b.n	80041c0 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80041b8:	68bb      	ldr	r3, [r7, #8]
 80041ba:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80041bc:	2300      	movs	r3, #0
 80041be:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80041c0:	e02e      	b.n	8004220 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80041c2:	683b      	ldr	r3, [r7, #0]
 80041c4:	9300      	str	r3, [sp, #0]
 80041c6:	697b      	ldr	r3, [r7, #20]
 80041c8:	2200      	movs	r2, #0
 80041ca:	2180      	movs	r1, #128	@ 0x80
 80041cc:	68f8      	ldr	r0, [r7, #12]
 80041ce:	f000 fb1d 	bl	800480c <UART_WaitOnFlagUntilTimeout>
 80041d2:	4603      	mov	r3, r0
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d005      	beq.n	80041e4 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	2220      	movs	r2, #32
 80041dc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80041e0:	2303      	movs	r3, #3
 80041e2:	e03a      	b.n	800425a <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80041e4:	69fb      	ldr	r3, [r7, #28]
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	d10b      	bne.n	8004202 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80041ea:	69bb      	ldr	r3, [r7, #24]
 80041ec:	881b      	ldrh	r3, [r3, #0]
 80041ee:	461a      	mov	r2, r3
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80041f8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80041fa:	69bb      	ldr	r3, [r7, #24]
 80041fc:	3302      	adds	r3, #2
 80041fe:	61bb      	str	r3, [r7, #24]
 8004200:	e007      	b.n	8004212 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004202:	69fb      	ldr	r3, [r7, #28]
 8004204:	781a      	ldrb	r2, [r3, #0]
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800420c:	69fb      	ldr	r3, [r7, #28]
 800420e:	3301      	adds	r3, #1
 8004210:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004212:	68fb      	ldr	r3, [r7, #12]
 8004214:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004216:	b29b      	uxth	r3, r3
 8004218:	3b01      	subs	r3, #1
 800421a:	b29a      	uxth	r2, r3
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004224:	b29b      	uxth	r3, r3
 8004226:	2b00      	cmp	r3, #0
 8004228:	d1cb      	bne.n	80041c2 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800422a:	683b      	ldr	r3, [r7, #0]
 800422c:	9300      	str	r3, [sp, #0]
 800422e:	697b      	ldr	r3, [r7, #20]
 8004230:	2200      	movs	r2, #0
 8004232:	2140      	movs	r1, #64	@ 0x40
 8004234:	68f8      	ldr	r0, [r7, #12]
 8004236:	f000 fae9 	bl	800480c <UART_WaitOnFlagUntilTimeout>
 800423a:	4603      	mov	r3, r0
 800423c:	2b00      	cmp	r3, #0
 800423e:	d005      	beq.n	800424c <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	2220      	movs	r2, #32
 8004244:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8004248:	2303      	movs	r3, #3
 800424a:	e006      	b.n	800425a <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	2220      	movs	r2, #32
 8004250:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8004254:	2300      	movs	r3, #0
 8004256:	e000      	b.n	800425a <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8004258:	2302      	movs	r3, #2
  }
}
 800425a:	4618      	mov	r0, r3
 800425c:	3720      	adds	r7, #32
 800425e:	46bd      	mov	sp, r7
 8004260:	bd80      	pop	{r7, pc}
	...

08004264 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004264:	b580      	push	{r7, lr}
 8004266:	b0ba      	sub	sp, #232	@ 0xe8
 8004268:	af00      	add	r7, sp, #0
 800426a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	68db      	ldr	r3, [r3, #12]
 800427c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	695b      	ldr	r3, [r3, #20]
 8004286:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800428a:	2300      	movs	r3, #0
 800428c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8004290:	2300      	movs	r3, #0
 8004292:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004296:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800429a:	f003 030f 	and.w	r3, r3, #15
 800429e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 80042a2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d10f      	bne.n	80042ca <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80042aa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80042ae:	f003 0320 	and.w	r3, r3, #32
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d009      	beq.n	80042ca <HAL_UART_IRQHandler+0x66>
 80042b6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80042ba:	f003 0320 	and.w	r3, r3, #32
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d003      	beq.n	80042ca <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80042c2:	6878      	ldr	r0, [r7, #4]
 80042c4:	f000 fbd7 	bl	8004a76 <UART_Receive_IT>
      return;
 80042c8:	e273      	b.n	80047b2 <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80042ca:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	f000 80de 	beq.w	8004490 <HAL_UART_IRQHandler+0x22c>
 80042d4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80042d8:	f003 0301 	and.w	r3, r3, #1
 80042dc:	2b00      	cmp	r3, #0
 80042de:	d106      	bne.n	80042ee <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80042e0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80042e4:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	f000 80d1 	beq.w	8004490 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80042ee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80042f2:	f003 0301 	and.w	r3, r3, #1
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	d00b      	beq.n	8004312 <HAL_UART_IRQHandler+0xae>
 80042fa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80042fe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004302:	2b00      	cmp	r3, #0
 8004304:	d005      	beq.n	8004312 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800430a:	f043 0201 	orr.w	r2, r3, #1
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004312:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004316:	f003 0304 	and.w	r3, r3, #4
 800431a:	2b00      	cmp	r3, #0
 800431c:	d00b      	beq.n	8004336 <HAL_UART_IRQHandler+0xd2>
 800431e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004322:	f003 0301 	and.w	r3, r3, #1
 8004326:	2b00      	cmp	r3, #0
 8004328:	d005      	beq.n	8004336 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800432e:	f043 0202 	orr.w	r2, r3, #2
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004336:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800433a:	f003 0302 	and.w	r3, r3, #2
 800433e:	2b00      	cmp	r3, #0
 8004340:	d00b      	beq.n	800435a <HAL_UART_IRQHandler+0xf6>
 8004342:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004346:	f003 0301 	and.w	r3, r3, #1
 800434a:	2b00      	cmp	r3, #0
 800434c:	d005      	beq.n	800435a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004352:	f043 0204 	orr.w	r2, r3, #4
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800435a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800435e:	f003 0308 	and.w	r3, r3, #8
 8004362:	2b00      	cmp	r3, #0
 8004364:	d011      	beq.n	800438a <HAL_UART_IRQHandler+0x126>
 8004366:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800436a:	f003 0320 	and.w	r3, r3, #32
 800436e:	2b00      	cmp	r3, #0
 8004370:	d105      	bne.n	800437e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8004372:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004376:	f003 0301 	and.w	r3, r3, #1
 800437a:	2b00      	cmp	r3, #0
 800437c:	d005      	beq.n	800438a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004382:	f043 0208 	orr.w	r2, r3, #8
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800438e:	2b00      	cmp	r3, #0
 8004390:	f000 820a 	beq.w	80047a8 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004394:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004398:	f003 0320 	and.w	r3, r3, #32
 800439c:	2b00      	cmp	r3, #0
 800439e:	d008      	beq.n	80043b2 <HAL_UART_IRQHandler+0x14e>
 80043a0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80043a4:	f003 0320 	and.w	r3, r3, #32
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	d002      	beq.n	80043b2 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80043ac:	6878      	ldr	r0, [r7, #4]
 80043ae:	f000 fb62 	bl	8004a76 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	695b      	ldr	r3, [r3, #20]
 80043b8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80043bc:	2b40      	cmp	r3, #64	@ 0x40
 80043be:	bf0c      	ite	eq
 80043c0:	2301      	moveq	r3, #1
 80043c2:	2300      	movne	r3, #0
 80043c4:	b2db      	uxtb	r3, r3
 80043c6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80043ce:	f003 0308 	and.w	r3, r3, #8
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	d103      	bne.n	80043de <HAL_UART_IRQHandler+0x17a>
 80043d6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d04f      	beq.n	800447e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80043de:	6878      	ldr	r0, [r7, #4]
 80043e0:	f000 fa6d 	bl	80048be <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	695b      	ldr	r3, [r3, #20]
 80043ea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80043ee:	2b40      	cmp	r3, #64	@ 0x40
 80043f0:	d141      	bne.n	8004476 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	3314      	adds	r3, #20
 80043f8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80043fc:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004400:	e853 3f00 	ldrex	r3, [r3]
 8004404:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8004408:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800440c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004410:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	3314      	adds	r3, #20
 800441a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800441e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8004422:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004426:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800442a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800442e:	e841 2300 	strex	r3, r2, [r1]
 8004432:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8004436:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800443a:	2b00      	cmp	r3, #0
 800443c:	d1d9      	bne.n	80043f2 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004442:	2b00      	cmp	r3, #0
 8004444:	d013      	beq.n	800446e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800444a:	4a8a      	ldr	r2, [pc, #552]	@ (8004674 <HAL_UART_IRQHandler+0x410>)
 800444c:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004452:	4618      	mov	r0, r3
 8004454:	f7fd ff91 	bl	800237a <HAL_DMA_Abort_IT>
 8004458:	4603      	mov	r3, r0
 800445a:	2b00      	cmp	r3, #0
 800445c:	d016      	beq.n	800448c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004462:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004464:	687a      	ldr	r2, [r7, #4]
 8004466:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8004468:	4610      	mov	r0, r2
 800446a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800446c:	e00e      	b.n	800448c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800446e:	6878      	ldr	r0, [r7, #4]
 8004470:	f000 f9b6 	bl	80047e0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004474:	e00a      	b.n	800448c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004476:	6878      	ldr	r0, [r7, #4]
 8004478:	f000 f9b2 	bl	80047e0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800447c:	e006      	b.n	800448c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800447e:	6878      	ldr	r0, [r7, #4]
 8004480:	f000 f9ae 	bl	80047e0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	2200      	movs	r2, #0
 8004488:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800448a:	e18d      	b.n	80047a8 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800448c:	bf00      	nop
    return;
 800448e:	e18b      	b.n	80047a8 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004494:	2b01      	cmp	r3, #1
 8004496:	f040 8167 	bne.w	8004768 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800449a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800449e:	f003 0310 	and.w	r3, r3, #16
 80044a2:	2b00      	cmp	r3, #0
 80044a4:	f000 8160 	beq.w	8004768 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 80044a8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80044ac:	f003 0310 	and.w	r3, r3, #16
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	f000 8159 	beq.w	8004768 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80044b6:	2300      	movs	r3, #0
 80044b8:	60bb      	str	r3, [r7, #8]
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	60bb      	str	r3, [r7, #8]
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	685b      	ldr	r3, [r3, #4]
 80044c8:	60bb      	str	r3, [r7, #8]
 80044ca:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	695b      	ldr	r3, [r3, #20]
 80044d2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80044d6:	2b40      	cmp	r3, #64	@ 0x40
 80044d8:	f040 80ce 	bne.w	8004678 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	685b      	ldr	r3, [r3, #4]
 80044e4:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80044e8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80044ec:	2b00      	cmp	r3, #0
 80044ee:	f000 80a9 	beq.w	8004644 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80044f6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80044fa:	429a      	cmp	r2, r3
 80044fc:	f080 80a2 	bcs.w	8004644 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004506:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800450c:	69db      	ldr	r3, [r3, #28]
 800450e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004512:	f000 8088 	beq.w	8004626 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	330c      	adds	r3, #12
 800451c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004520:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004524:	e853 3f00 	ldrex	r3, [r3]
 8004528:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800452c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004530:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004534:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	330c      	adds	r3, #12
 800453e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8004542:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8004546:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800454a:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800454e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8004552:	e841 2300 	strex	r3, r2, [r1]
 8004556:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800455a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800455e:	2b00      	cmp	r3, #0
 8004560:	d1d9      	bne.n	8004516 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	3314      	adds	r3, #20
 8004568:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800456a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800456c:	e853 3f00 	ldrex	r3, [r3]
 8004570:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8004572:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004574:	f023 0301 	bic.w	r3, r3, #1
 8004578:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	3314      	adds	r3, #20
 8004582:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8004586:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800458a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800458c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800458e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8004592:	e841 2300 	strex	r3, r2, [r1]
 8004596:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8004598:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800459a:	2b00      	cmp	r3, #0
 800459c:	d1e1      	bne.n	8004562 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	3314      	adds	r3, #20
 80045a4:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80045a6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80045a8:	e853 3f00 	ldrex	r3, [r3]
 80045ac:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80045ae:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80045b0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80045b4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	3314      	adds	r3, #20
 80045be:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80045c2:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80045c4:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80045c6:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80045c8:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80045ca:	e841 2300 	strex	r3, r2, [r1]
 80045ce:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80045d0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80045d2:	2b00      	cmp	r3, #0
 80045d4:	d1e3      	bne.n	800459e <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	2220      	movs	r2, #32
 80045da:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	2200      	movs	r2, #0
 80045e2:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	330c      	adds	r3, #12
 80045ea:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80045ec:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80045ee:	e853 3f00 	ldrex	r3, [r3]
 80045f2:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80045f4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80045f6:	f023 0310 	bic.w	r3, r3, #16
 80045fa:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	330c      	adds	r3, #12
 8004604:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8004608:	65ba      	str	r2, [r7, #88]	@ 0x58
 800460a:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800460c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800460e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004610:	e841 2300 	strex	r3, r2, [r1]
 8004614:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8004616:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004618:	2b00      	cmp	r3, #0
 800461a:	d1e3      	bne.n	80045e4 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004620:	4618      	mov	r0, r3
 8004622:	f7fd fe3a 	bl	800229a <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	2202      	movs	r2, #2
 800462a:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004634:	b29b      	uxth	r3, r3
 8004636:	1ad3      	subs	r3, r2, r3
 8004638:	b29b      	uxth	r3, r3
 800463a:	4619      	mov	r1, r3
 800463c:	6878      	ldr	r0, [r7, #4]
 800463e:	f000 f8d9 	bl	80047f4 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8004642:	e0b3      	b.n	80047ac <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004648:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800464c:	429a      	cmp	r2, r3
 800464e:	f040 80ad 	bne.w	80047ac <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004656:	69db      	ldr	r3, [r3, #28]
 8004658:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800465c:	f040 80a6 	bne.w	80047ac <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	2202      	movs	r2, #2
 8004664:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800466a:	4619      	mov	r1, r3
 800466c:	6878      	ldr	r0, [r7, #4]
 800466e:	f000 f8c1 	bl	80047f4 <HAL_UARTEx_RxEventCallback>
      return;
 8004672:	e09b      	b.n	80047ac <HAL_UART_IRQHandler+0x548>
 8004674:	08004985 	.word	0x08004985
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004680:	b29b      	uxth	r3, r3
 8004682:	1ad3      	subs	r3, r2, r3
 8004684:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800468c:	b29b      	uxth	r3, r3
 800468e:	2b00      	cmp	r3, #0
 8004690:	f000 808e 	beq.w	80047b0 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8004694:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004698:	2b00      	cmp	r3, #0
 800469a:	f000 8089 	beq.w	80047b0 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	330c      	adds	r3, #12
 80046a4:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80046a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80046a8:	e853 3f00 	ldrex	r3, [r3]
 80046ac:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80046ae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80046b0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80046b4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	330c      	adds	r3, #12
 80046be:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80046c2:	647a      	str	r2, [r7, #68]	@ 0x44
 80046c4:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80046c6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80046c8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80046ca:	e841 2300 	strex	r3, r2, [r1]
 80046ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80046d0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d1e3      	bne.n	800469e <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	3314      	adds	r3, #20
 80046dc:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80046de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046e0:	e853 3f00 	ldrex	r3, [r3]
 80046e4:	623b      	str	r3, [r7, #32]
   return(result);
 80046e6:	6a3b      	ldr	r3, [r7, #32]
 80046e8:	f023 0301 	bic.w	r3, r3, #1
 80046ec:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	3314      	adds	r3, #20
 80046f6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80046fa:	633a      	str	r2, [r7, #48]	@ 0x30
 80046fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80046fe:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004700:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004702:	e841 2300 	strex	r3, r2, [r1]
 8004706:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004708:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800470a:	2b00      	cmp	r3, #0
 800470c:	d1e3      	bne.n	80046d6 <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	2220      	movs	r2, #32
 8004712:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	2200      	movs	r2, #0
 800471a:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	330c      	adds	r3, #12
 8004722:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004724:	693b      	ldr	r3, [r7, #16]
 8004726:	e853 3f00 	ldrex	r3, [r3]
 800472a:	60fb      	str	r3, [r7, #12]
   return(result);
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	f023 0310 	bic.w	r3, r3, #16
 8004732:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	330c      	adds	r3, #12
 800473c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8004740:	61fa      	str	r2, [r7, #28]
 8004742:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004744:	69b9      	ldr	r1, [r7, #24]
 8004746:	69fa      	ldr	r2, [r7, #28]
 8004748:	e841 2300 	strex	r3, r2, [r1]
 800474c:	617b      	str	r3, [r7, #20]
   return(result);
 800474e:	697b      	ldr	r3, [r7, #20]
 8004750:	2b00      	cmp	r3, #0
 8004752:	d1e3      	bne.n	800471c <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	2202      	movs	r2, #2
 8004758:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800475a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800475e:	4619      	mov	r1, r3
 8004760:	6878      	ldr	r0, [r7, #4]
 8004762:	f000 f847 	bl	80047f4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004766:	e023      	b.n	80047b0 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004768:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800476c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004770:	2b00      	cmp	r3, #0
 8004772:	d009      	beq.n	8004788 <HAL_UART_IRQHandler+0x524>
 8004774:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004778:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800477c:	2b00      	cmp	r3, #0
 800477e:	d003      	beq.n	8004788 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8004780:	6878      	ldr	r0, [r7, #4]
 8004782:	f000 f910 	bl	80049a6 <UART_Transmit_IT>
    return;
 8004786:	e014      	b.n	80047b2 <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004788:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800478c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004790:	2b00      	cmp	r3, #0
 8004792:	d00e      	beq.n	80047b2 <HAL_UART_IRQHandler+0x54e>
 8004794:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004798:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800479c:	2b00      	cmp	r3, #0
 800479e:	d008      	beq.n	80047b2 <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 80047a0:	6878      	ldr	r0, [r7, #4]
 80047a2:	f000 f950 	bl	8004a46 <UART_EndTransmit_IT>
    return;
 80047a6:	e004      	b.n	80047b2 <HAL_UART_IRQHandler+0x54e>
    return;
 80047a8:	bf00      	nop
 80047aa:	e002      	b.n	80047b2 <HAL_UART_IRQHandler+0x54e>
      return;
 80047ac:	bf00      	nop
 80047ae:	e000      	b.n	80047b2 <HAL_UART_IRQHandler+0x54e>
      return;
 80047b0:	bf00      	nop
  }
}
 80047b2:	37e8      	adds	r7, #232	@ 0xe8
 80047b4:	46bd      	mov	sp, r7
 80047b6:	bd80      	pop	{r7, pc}

080047b8 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80047b8:	b480      	push	{r7}
 80047ba:	b083      	sub	sp, #12
 80047bc:	af00      	add	r7, sp, #0
 80047be:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80047c0:	bf00      	nop
 80047c2:	370c      	adds	r7, #12
 80047c4:	46bd      	mov	sp, r7
 80047c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ca:	4770      	bx	lr

080047cc <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80047cc:	b480      	push	{r7}
 80047ce:	b083      	sub	sp, #12
 80047d0:	af00      	add	r7, sp, #0
 80047d2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80047d4:	bf00      	nop
 80047d6:	370c      	adds	r7, #12
 80047d8:	46bd      	mov	sp, r7
 80047da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047de:	4770      	bx	lr

080047e0 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80047e0:	b480      	push	{r7}
 80047e2:	b083      	sub	sp, #12
 80047e4:	af00      	add	r7, sp, #0
 80047e6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80047e8:	bf00      	nop
 80047ea:	370c      	adds	r7, #12
 80047ec:	46bd      	mov	sp, r7
 80047ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047f2:	4770      	bx	lr

080047f4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80047f4:	b480      	push	{r7}
 80047f6:	b083      	sub	sp, #12
 80047f8:	af00      	add	r7, sp, #0
 80047fa:	6078      	str	r0, [r7, #4]
 80047fc:	460b      	mov	r3, r1
 80047fe:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004800:	bf00      	nop
 8004802:	370c      	adds	r7, #12
 8004804:	46bd      	mov	sp, r7
 8004806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800480a:	4770      	bx	lr

0800480c <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800480c:	b580      	push	{r7, lr}
 800480e:	b086      	sub	sp, #24
 8004810:	af00      	add	r7, sp, #0
 8004812:	60f8      	str	r0, [r7, #12]
 8004814:	60b9      	str	r1, [r7, #8]
 8004816:	603b      	str	r3, [r7, #0]
 8004818:	4613      	mov	r3, r2
 800481a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800481c:	e03b      	b.n	8004896 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800481e:	6a3b      	ldr	r3, [r7, #32]
 8004820:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004824:	d037      	beq.n	8004896 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004826:	f7fd fc1b 	bl	8002060 <HAL_GetTick>
 800482a:	4602      	mov	r2, r0
 800482c:	683b      	ldr	r3, [r7, #0]
 800482e:	1ad3      	subs	r3, r2, r3
 8004830:	6a3a      	ldr	r2, [r7, #32]
 8004832:	429a      	cmp	r2, r3
 8004834:	d302      	bcc.n	800483c <UART_WaitOnFlagUntilTimeout+0x30>
 8004836:	6a3b      	ldr	r3, [r7, #32]
 8004838:	2b00      	cmp	r3, #0
 800483a:	d101      	bne.n	8004840 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800483c:	2303      	movs	r3, #3
 800483e:	e03a      	b.n	80048b6 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	68db      	ldr	r3, [r3, #12]
 8004846:	f003 0304 	and.w	r3, r3, #4
 800484a:	2b00      	cmp	r3, #0
 800484c:	d023      	beq.n	8004896 <UART_WaitOnFlagUntilTimeout+0x8a>
 800484e:	68bb      	ldr	r3, [r7, #8]
 8004850:	2b80      	cmp	r3, #128	@ 0x80
 8004852:	d020      	beq.n	8004896 <UART_WaitOnFlagUntilTimeout+0x8a>
 8004854:	68bb      	ldr	r3, [r7, #8]
 8004856:	2b40      	cmp	r3, #64	@ 0x40
 8004858:	d01d      	beq.n	8004896 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	f003 0308 	and.w	r3, r3, #8
 8004864:	2b08      	cmp	r3, #8
 8004866:	d116      	bne.n	8004896 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8004868:	2300      	movs	r3, #0
 800486a:	617b      	str	r3, [r7, #20]
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	617b      	str	r3, [r7, #20]
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	685b      	ldr	r3, [r3, #4]
 800487a:	617b      	str	r3, [r7, #20]
 800487c:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800487e:	68f8      	ldr	r0, [r7, #12]
 8004880:	f000 f81d 	bl	80048be <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	2208      	movs	r2, #8
 8004888:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800488a:	68fb      	ldr	r3, [r7, #12]
 800488c:	2200      	movs	r2, #0
 800488e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8004892:	2301      	movs	r3, #1
 8004894:	e00f      	b.n	80048b6 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	681a      	ldr	r2, [r3, #0]
 800489c:	68bb      	ldr	r3, [r7, #8]
 800489e:	4013      	ands	r3, r2
 80048a0:	68ba      	ldr	r2, [r7, #8]
 80048a2:	429a      	cmp	r2, r3
 80048a4:	bf0c      	ite	eq
 80048a6:	2301      	moveq	r3, #1
 80048a8:	2300      	movne	r3, #0
 80048aa:	b2db      	uxtb	r3, r3
 80048ac:	461a      	mov	r2, r3
 80048ae:	79fb      	ldrb	r3, [r7, #7]
 80048b0:	429a      	cmp	r2, r3
 80048b2:	d0b4      	beq.n	800481e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80048b4:	2300      	movs	r3, #0
}
 80048b6:	4618      	mov	r0, r3
 80048b8:	3718      	adds	r7, #24
 80048ba:	46bd      	mov	sp, r7
 80048bc:	bd80      	pop	{r7, pc}

080048be <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80048be:	b480      	push	{r7}
 80048c0:	b095      	sub	sp, #84	@ 0x54
 80048c2:	af00      	add	r7, sp, #0
 80048c4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	330c      	adds	r3, #12
 80048cc:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80048ce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80048d0:	e853 3f00 	ldrex	r3, [r3]
 80048d4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80048d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80048d8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80048dc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	330c      	adds	r3, #12
 80048e4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80048e6:	643a      	str	r2, [r7, #64]	@ 0x40
 80048e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80048ea:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80048ec:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80048ee:	e841 2300 	strex	r3, r2, [r1]
 80048f2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80048f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80048f6:	2b00      	cmp	r3, #0
 80048f8:	d1e5      	bne.n	80048c6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	3314      	adds	r3, #20
 8004900:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004902:	6a3b      	ldr	r3, [r7, #32]
 8004904:	e853 3f00 	ldrex	r3, [r3]
 8004908:	61fb      	str	r3, [r7, #28]
   return(result);
 800490a:	69fb      	ldr	r3, [r7, #28]
 800490c:	f023 0301 	bic.w	r3, r3, #1
 8004910:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	3314      	adds	r3, #20
 8004918:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800491a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800491c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800491e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004920:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004922:	e841 2300 	strex	r3, r2, [r1]
 8004926:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004928:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800492a:	2b00      	cmp	r3, #0
 800492c:	d1e5      	bne.n	80048fa <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004932:	2b01      	cmp	r3, #1
 8004934:	d119      	bne.n	800496a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	330c      	adds	r3, #12
 800493c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800493e:	68fb      	ldr	r3, [r7, #12]
 8004940:	e853 3f00 	ldrex	r3, [r3]
 8004944:	60bb      	str	r3, [r7, #8]
   return(result);
 8004946:	68bb      	ldr	r3, [r7, #8]
 8004948:	f023 0310 	bic.w	r3, r3, #16
 800494c:	647b      	str	r3, [r7, #68]	@ 0x44
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	330c      	adds	r3, #12
 8004954:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004956:	61ba      	str	r2, [r7, #24]
 8004958:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800495a:	6979      	ldr	r1, [r7, #20]
 800495c:	69ba      	ldr	r2, [r7, #24]
 800495e:	e841 2300 	strex	r3, r2, [r1]
 8004962:	613b      	str	r3, [r7, #16]
   return(result);
 8004964:	693b      	ldr	r3, [r7, #16]
 8004966:	2b00      	cmp	r3, #0
 8004968:	d1e5      	bne.n	8004936 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	2220      	movs	r2, #32
 800496e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	2200      	movs	r2, #0
 8004976:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8004978:	bf00      	nop
 800497a:	3754      	adds	r7, #84	@ 0x54
 800497c:	46bd      	mov	sp, r7
 800497e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004982:	4770      	bx	lr

08004984 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004984:	b580      	push	{r7, lr}
 8004986:	b084      	sub	sp, #16
 8004988:	af00      	add	r7, sp, #0
 800498a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004990:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	2200      	movs	r2, #0
 8004996:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004998:	68f8      	ldr	r0, [r7, #12]
 800499a:	f7ff ff21 	bl	80047e0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800499e:	bf00      	nop
 80049a0:	3710      	adds	r7, #16
 80049a2:	46bd      	mov	sp, r7
 80049a4:	bd80      	pop	{r7, pc}

080049a6 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80049a6:	b480      	push	{r7}
 80049a8:	b085      	sub	sp, #20
 80049aa:	af00      	add	r7, sp, #0
 80049ac:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80049b4:	b2db      	uxtb	r3, r3
 80049b6:	2b21      	cmp	r3, #33	@ 0x21
 80049b8:	d13e      	bne.n	8004a38 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	689b      	ldr	r3, [r3, #8]
 80049be:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80049c2:	d114      	bne.n	80049ee <UART_Transmit_IT+0x48>
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	691b      	ldr	r3, [r3, #16]
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	d110      	bne.n	80049ee <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	6a1b      	ldr	r3, [r3, #32]
 80049d0:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	881b      	ldrh	r3, [r3, #0]
 80049d6:	461a      	mov	r2, r3
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80049e0:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	6a1b      	ldr	r3, [r3, #32]
 80049e6:	1c9a      	adds	r2, r3, #2
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	621a      	str	r2, [r3, #32]
 80049ec:	e008      	b.n	8004a00 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	6a1b      	ldr	r3, [r3, #32]
 80049f2:	1c59      	adds	r1, r3, #1
 80049f4:	687a      	ldr	r2, [r7, #4]
 80049f6:	6211      	str	r1, [r2, #32]
 80049f8:	781a      	ldrb	r2, [r3, #0]
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004a04:	b29b      	uxth	r3, r3
 8004a06:	3b01      	subs	r3, #1
 8004a08:	b29b      	uxth	r3, r3
 8004a0a:	687a      	ldr	r2, [r7, #4]
 8004a0c:	4619      	mov	r1, r3
 8004a0e:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8004a10:	2b00      	cmp	r3, #0
 8004a12:	d10f      	bne.n	8004a34 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	68da      	ldr	r2, [r3, #12]
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004a22:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	68da      	ldr	r2, [r3, #12]
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004a32:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004a34:	2300      	movs	r3, #0
 8004a36:	e000      	b.n	8004a3a <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8004a38:	2302      	movs	r3, #2
  }
}
 8004a3a:	4618      	mov	r0, r3
 8004a3c:	3714      	adds	r7, #20
 8004a3e:	46bd      	mov	sp, r7
 8004a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a44:	4770      	bx	lr

08004a46 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004a46:	b580      	push	{r7, lr}
 8004a48:	b082      	sub	sp, #8
 8004a4a:	af00      	add	r7, sp, #0
 8004a4c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	68da      	ldr	r2, [r3, #12]
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004a5c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	2220      	movs	r2, #32
 8004a62:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004a66:	6878      	ldr	r0, [r7, #4]
 8004a68:	f7ff fea6 	bl	80047b8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004a6c:	2300      	movs	r3, #0
}
 8004a6e:	4618      	mov	r0, r3
 8004a70:	3708      	adds	r7, #8
 8004a72:	46bd      	mov	sp, r7
 8004a74:	bd80      	pop	{r7, pc}

08004a76 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004a76:	b580      	push	{r7, lr}
 8004a78:	b08c      	sub	sp, #48	@ 0x30
 8004a7a:	af00      	add	r7, sp, #0
 8004a7c:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8004a7e:	2300      	movs	r3, #0
 8004a80:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8004a82:	2300      	movs	r3, #0
 8004a84:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004a8c:	b2db      	uxtb	r3, r3
 8004a8e:	2b22      	cmp	r3, #34	@ 0x22
 8004a90:	f040 80aa 	bne.w	8004be8 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	689b      	ldr	r3, [r3, #8]
 8004a98:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004a9c:	d115      	bne.n	8004aca <UART_Receive_IT+0x54>
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	691b      	ldr	r3, [r3, #16]
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	d111      	bne.n	8004aca <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004aaa:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	685b      	ldr	r3, [r3, #4]
 8004ab2:	b29b      	uxth	r3, r3
 8004ab4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004ab8:	b29a      	uxth	r2, r3
 8004aba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004abc:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ac2:	1c9a      	adds	r2, r3, #2
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	629a      	str	r2, [r3, #40]	@ 0x28
 8004ac8:	e024      	b.n	8004b14 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ace:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	689b      	ldr	r3, [r3, #8]
 8004ad4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004ad8:	d007      	beq.n	8004aea <UART_Receive_IT+0x74>
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	689b      	ldr	r3, [r3, #8]
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	d10a      	bne.n	8004af8 <UART_Receive_IT+0x82>
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	691b      	ldr	r3, [r3, #16]
 8004ae6:	2b00      	cmp	r3, #0
 8004ae8:	d106      	bne.n	8004af8 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	685b      	ldr	r3, [r3, #4]
 8004af0:	b2da      	uxtb	r2, r3
 8004af2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004af4:	701a      	strb	r2, [r3, #0]
 8004af6:	e008      	b.n	8004b0a <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	685b      	ldr	r3, [r3, #4]
 8004afe:	b2db      	uxtb	r3, r3
 8004b00:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004b04:	b2da      	uxtb	r2, r3
 8004b06:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004b08:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b0e:	1c5a      	adds	r2, r3, #1
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004b18:	b29b      	uxth	r3, r3
 8004b1a:	3b01      	subs	r3, #1
 8004b1c:	b29b      	uxth	r3, r3
 8004b1e:	687a      	ldr	r2, [r7, #4]
 8004b20:	4619      	mov	r1, r3
 8004b22:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8004b24:	2b00      	cmp	r3, #0
 8004b26:	d15d      	bne.n	8004be4 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	68da      	ldr	r2, [r3, #12]
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	f022 0220 	bic.w	r2, r2, #32
 8004b36:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	68da      	ldr	r2, [r3, #12]
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004b46:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	695a      	ldr	r2, [r3, #20]
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	f022 0201 	bic.w	r2, r2, #1
 8004b56:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	2220      	movs	r2, #32
 8004b5c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	2200      	movs	r2, #0
 8004b64:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b6a:	2b01      	cmp	r3, #1
 8004b6c:	d135      	bne.n	8004bda <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	2200      	movs	r2, #0
 8004b72:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	330c      	adds	r3, #12
 8004b7a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b7c:	697b      	ldr	r3, [r7, #20]
 8004b7e:	e853 3f00 	ldrex	r3, [r3]
 8004b82:	613b      	str	r3, [r7, #16]
   return(result);
 8004b84:	693b      	ldr	r3, [r7, #16]
 8004b86:	f023 0310 	bic.w	r3, r3, #16
 8004b8a:	627b      	str	r3, [r7, #36]	@ 0x24
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	330c      	adds	r3, #12
 8004b92:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004b94:	623a      	str	r2, [r7, #32]
 8004b96:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b98:	69f9      	ldr	r1, [r7, #28]
 8004b9a:	6a3a      	ldr	r2, [r7, #32]
 8004b9c:	e841 2300 	strex	r3, r2, [r1]
 8004ba0:	61bb      	str	r3, [r7, #24]
   return(result);
 8004ba2:	69bb      	ldr	r3, [r7, #24]
 8004ba4:	2b00      	cmp	r3, #0
 8004ba6:	d1e5      	bne.n	8004b74 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	f003 0310 	and.w	r3, r3, #16
 8004bb2:	2b10      	cmp	r3, #16
 8004bb4:	d10a      	bne.n	8004bcc <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004bb6:	2300      	movs	r3, #0
 8004bb8:	60fb      	str	r3, [r7, #12]
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	60fb      	str	r3, [r7, #12]
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	685b      	ldr	r3, [r3, #4]
 8004bc8:	60fb      	str	r3, [r7, #12]
 8004bca:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004bd0:	4619      	mov	r1, r3
 8004bd2:	6878      	ldr	r0, [r7, #4]
 8004bd4:	f7ff fe0e 	bl	80047f4 <HAL_UARTEx_RxEventCallback>
 8004bd8:	e002      	b.n	8004be0 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8004bda:	6878      	ldr	r0, [r7, #4]
 8004bdc:	f7ff fdf6 	bl	80047cc <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8004be0:	2300      	movs	r3, #0
 8004be2:	e002      	b.n	8004bea <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8004be4:	2300      	movs	r3, #0
 8004be6:	e000      	b.n	8004bea <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8004be8:	2302      	movs	r3, #2
  }
}
 8004bea:	4618      	mov	r0, r3
 8004bec:	3730      	adds	r7, #48	@ 0x30
 8004bee:	46bd      	mov	sp, r7
 8004bf0:	bd80      	pop	{r7, pc}
	...

08004bf4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004bf4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004bf8:	b0c0      	sub	sp, #256	@ 0x100
 8004bfa:	af00      	add	r7, sp, #0
 8004bfc:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004c00:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	691b      	ldr	r3, [r3, #16]
 8004c08:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8004c0c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004c10:	68d9      	ldr	r1, [r3, #12]
 8004c12:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004c16:	681a      	ldr	r2, [r3, #0]
 8004c18:	ea40 0301 	orr.w	r3, r0, r1
 8004c1c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004c1e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004c22:	689a      	ldr	r2, [r3, #8]
 8004c24:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004c28:	691b      	ldr	r3, [r3, #16]
 8004c2a:	431a      	orrs	r2, r3
 8004c2c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004c30:	695b      	ldr	r3, [r3, #20]
 8004c32:	431a      	orrs	r2, r3
 8004c34:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004c38:	69db      	ldr	r3, [r3, #28]
 8004c3a:	4313      	orrs	r3, r2
 8004c3c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8004c40:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	68db      	ldr	r3, [r3, #12]
 8004c48:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8004c4c:	f021 010c 	bic.w	r1, r1, #12
 8004c50:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004c54:	681a      	ldr	r2, [r3, #0]
 8004c56:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8004c5a:	430b      	orrs	r3, r1
 8004c5c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004c5e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	695b      	ldr	r3, [r3, #20]
 8004c66:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8004c6a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004c6e:	6999      	ldr	r1, [r3, #24]
 8004c70:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004c74:	681a      	ldr	r2, [r3, #0]
 8004c76:	ea40 0301 	orr.w	r3, r0, r1
 8004c7a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004c7c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004c80:	681a      	ldr	r2, [r3, #0]
 8004c82:	4b8f      	ldr	r3, [pc, #572]	@ (8004ec0 <UART_SetConfig+0x2cc>)
 8004c84:	429a      	cmp	r2, r3
 8004c86:	d005      	beq.n	8004c94 <UART_SetConfig+0xa0>
 8004c88:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004c8c:	681a      	ldr	r2, [r3, #0]
 8004c8e:	4b8d      	ldr	r3, [pc, #564]	@ (8004ec4 <UART_SetConfig+0x2d0>)
 8004c90:	429a      	cmp	r2, r3
 8004c92:	d104      	bne.n	8004c9e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004c94:	f7fe f9e6 	bl	8003064 <HAL_RCC_GetPCLK2Freq>
 8004c98:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8004c9c:	e003      	b.n	8004ca6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8004c9e:	f7fe f9cd 	bl	800303c <HAL_RCC_GetPCLK1Freq>
 8004ca2:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004ca6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004caa:	69db      	ldr	r3, [r3, #28]
 8004cac:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004cb0:	f040 810c 	bne.w	8004ecc <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004cb4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004cb8:	2200      	movs	r2, #0
 8004cba:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8004cbe:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8004cc2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8004cc6:	4622      	mov	r2, r4
 8004cc8:	462b      	mov	r3, r5
 8004cca:	1891      	adds	r1, r2, r2
 8004ccc:	65b9      	str	r1, [r7, #88]	@ 0x58
 8004cce:	415b      	adcs	r3, r3
 8004cd0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004cd2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8004cd6:	4621      	mov	r1, r4
 8004cd8:	eb12 0801 	adds.w	r8, r2, r1
 8004cdc:	4629      	mov	r1, r5
 8004cde:	eb43 0901 	adc.w	r9, r3, r1
 8004ce2:	f04f 0200 	mov.w	r2, #0
 8004ce6:	f04f 0300 	mov.w	r3, #0
 8004cea:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004cee:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004cf2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004cf6:	4690      	mov	r8, r2
 8004cf8:	4699      	mov	r9, r3
 8004cfa:	4623      	mov	r3, r4
 8004cfc:	eb18 0303 	adds.w	r3, r8, r3
 8004d00:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8004d04:	462b      	mov	r3, r5
 8004d06:	eb49 0303 	adc.w	r3, r9, r3
 8004d0a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8004d0e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004d12:	685b      	ldr	r3, [r3, #4]
 8004d14:	2200      	movs	r2, #0
 8004d16:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8004d1a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8004d1e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8004d22:	460b      	mov	r3, r1
 8004d24:	18db      	adds	r3, r3, r3
 8004d26:	653b      	str	r3, [r7, #80]	@ 0x50
 8004d28:	4613      	mov	r3, r2
 8004d2a:	eb42 0303 	adc.w	r3, r2, r3
 8004d2e:	657b      	str	r3, [r7, #84]	@ 0x54
 8004d30:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8004d34:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8004d38:	f7fb faa2 	bl	8000280 <__aeabi_uldivmod>
 8004d3c:	4602      	mov	r2, r0
 8004d3e:	460b      	mov	r3, r1
 8004d40:	4b61      	ldr	r3, [pc, #388]	@ (8004ec8 <UART_SetConfig+0x2d4>)
 8004d42:	fba3 2302 	umull	r2, r3, r3, r2
 8004d46:	095b      	lsrs	r3, r3, #5
 8004d48:	011c      	lsls	r4, r3, #4
 8004d4a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004d4e:	2200      	movs	r2, #0
 8004d50:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004d54:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8004d58:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8004d5c:	4642      	mov	r2, r8
 8004d5e:	464b      	mov	r3, r9
 8004d60:	1891      	adds	r1, r2, r2
 8004d62:	64b9      	str	r1, [r7, #72]	@ 0x48
 8004d64:	415b      	adcs	r3, r3
 8004d66:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004d68:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8004d6c:	4641      	mov	r1, r8
 8004d6e:	eb12 0a01 	adds.w	sl, r2, r1
 8004d72:	4649      	mov	r1, r9
 8004d74:	eb43 0b01 	adc.w	fp, r3, r1
 8004d78:	f04f 0200 	mov.w	r2, #0
 8004d7c:	f04f 0300 	mov.w	r3, #0
 8004d80:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004d84:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004d88:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004d8c:	4692      	mov	sl, r2
 8004d8e:	469b      	mov	fp, r3
 8004d90:	4643      	mov	r3, r8
 8004d92:	eb1a 0303 	adds.w	r3, sl, r3
 8004d96:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004d9a:	464b      	mov	r3, r9
 8004d9c:	eb4b 0303 	adc.w	r3, fp, r3
 8004da0:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8004da4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004da8:	685b      	ldr	r3, [r3, #4]
 8004daa:	2200      	movs	r2, #0
 8004dac:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004db0:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8004db4:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8004db8:	460b      	mov	r3, r1
 8004dba:	18db      	adds	r3, r3, r3
 8004dbc:	643b      	str	r3, [r7, #64]	@ 0x40
 8004dbe:	4613      	mov	r3, r2
 8004dc0:	eb42 0303 	adc.w	r3, r2, r3
 8004dc4:	647b      	str	r3, [r7, #68]	@ 0x44
 8004dc6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8004dca:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8004dce:	f7fb fa57 	bl	8000280 <__aeabi_uldivmod>
 8004dd2:	4602      	mov	r2, r0
 8004dd4:	460b      	mov	r3, r1
 8004dd6:	4611      	mov	r1, r2
 8004dd8:	4b3b      	ldr	r3, [pc, #236]	@ (8004ec8 <UART_SetConfig+0x2d4>)
 8004dda:	fba3 2301 	umull	r2, r3, r3, r1
 8004dde:	095b      	lsrs	r3, r3, #5
 8004de0:	2264      	movs	r2, #100	@ 0x64
 8004de2:	fb02 f303 	mul.w	r3, r2, r3
 8004de6:	1acb      	subs	r3, r1, r3
 8004de8:	00db      	lsls	r3, r3, #3
 8004dea:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8004dee:	4b36      	ldr	r3, [pc, #216]	@ (8004ec8 <UART_SetConfig+0x2d4>)
 8004df0:	fba3 2302 	umull	r2, r3, r3, r2
 8004df4:	095b      	lsrs	r3, r3, #5
 8004df6:	005b      	lsls	r3, r3, #1
 8004df8:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8004dfc:	441c      	add	r4, r3
 8004dfe:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004e02:	2200      	movs	r2, #0
 8004e04:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004e08:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8004e0c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8004e10:	4642      	mov	r2, r8
 8004e12:	464b      	mov	r3, r9
 8004e14:	1891      	adds	r1, r2, r2
 8004e16:	63b9      	str	r1, [r7, #56]	@ 0x38
 8004e18:	415b      	adcs	r3, r3
 8004e1a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004e1c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8004e20:	4641      	mov	r1, r8
 8004e22:	1851      	adds	r1, r2, r1
 8004e24:	6339      	str	r1, [r7, #48]	@ 0x30
 8004e26:	4649      	mov	r1, r9
 8004e28:	414b      	adcs	r3, r1
 8004e2a:	637b      	str	r3, [r7, #52]	@ 0x34
 8004e2c:	f04f 0200 	mov.w	r2, #0
 8004e30:	f04f 0300 	mov.w	r3, #0
 8004e34:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8004e38:	4659      	mov	r1, fp
 8004e3a:	00cb      	lsls	r3, r1, #3
 8004e3c:	4651      	mov	r1, sl
 8004e3e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004e42:	4651      	mov	r1, sl
 8004e44:	00ca      	lsls	r2, r1, #3
 8004e46:	4610      	mov	r0, r2
 8004e48:	4619      	mov	r1, r3
 8004e4a:	4603      	mov	r3, r0
 8004e4c:	4642      	mov	r2, r8
 8004e4e:	189b      	adds	r3, r3, r2
 8004e50:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004e54:	464b      	mov	r3, r9
 8004e56:	460a      	mov	r2, r1
 8004e58:	eb42 0303 	adc.w	r3, r2, r3
 8004e5c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004e60:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004e64:	685b      	ldr	r3, [r3, #4]
 8004e66:	2200      	movs	r2, #0
 8004e68:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8004e6c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8004e70:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8004e74:	460b      	mov	r3, r1
 8004e76:	18db      	adds	r3, r3, r3
 8004e78:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004e7a:	4613      	mov	r3, r2
 8004e7c:	eb42 0303 	adc.w	r3, r2, r3
 8004e80:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004e82:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004e86:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8004e8a:	f7fb f9f9 	bl	8000280 <__aeabi_uldivmod>
 8004e8e:	4602      	mov	r2, r0
 8004e90:	460b      	mov	r3, r1
 8004e92:	4b0d      	ldr	r3, [pc, #52]	@ (8004ec8 <UART_SetConfig+0x2d4>)
 8004e94:	fba3 1302 	umull	r1, r3, r3, r2
 8004e98:	095b      	lsrs	r3, r3, #5
 8004e9a:	2164      	movs	r1, #100	@ 0x64
 8004e9c:	fb01 f303 	mul.w	r3, r1, r3
 8004ea0:	1ad3      	subs	r3, r2, r3
 8004ea2:	00db      	lsls	r3, r3, #3
 8004ea4:	3332      	adds	r3, #50	@ 0x32
 8004ea6:	4a08      	ldr	r2, [pc, #32]	@ (8004ec8 <UART_SetConfig+0x2d4>)
 8004ea8:	fba2 2303 	umull	r2, r3, r2, r3
 8004eac:	095b      	lsrs	r3, r3, #5
 8004eae:	f003 0207 	and.w	r2, r3, #7
 8004eb2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	4422      	add	r2, r4
 8004eba:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004ebc:	e106      	b.n	80050cc <UART_SetConfig+0x4d8>
 8004ebe:	bf00      	nop
 8004ec0:	40011000 	.word	0x40011000
 8004ec4:	40011400 	.word	0x40011400
 8004ec8:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004ecc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004ed0:	2200      	movs	r2, #0
 8004ed2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8004ed6:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8004eda:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8004ede:	4642      	mov	r2, r8
 8004ee0:	464b      	mov	r3, r9
 8004ee2:	1891      	adds	r1, r2, r2
 8004ee4:	6239      	str	r1, [r7, #32]
 8004ee6:	415b      	adcs	r3, r3
 8004ee8:	627b      	str	r3, [r7, #36]	@ 0x24
 8004eea:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004eee:	4641      	mov	r1, r8
 8004ef0:	1854      	adds	r4, r2, r1
 8004ef2:	4649      	mov	r1, r9
 8004ef4:	eb43 0501 	adc.w	r5, r3, r1
 8004ef8:	f04f 0200 	mov.w	r2, #0
 8004efc:	f04f 0300 	mov.w	r3, #0
 8004f00:	00eb      	lsls	r3, r5, #3
 8004f02:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004f06:	00e2      	lsls	r2, r4, #3
 8004f08:	4614      	mov	r4, r2
 8004f0a:	461d      	mov	r5, r3
 8004f0c:	4643      	mov	r3, r8
 8004f0e:	18e3      	adds	r3, r4, r3
 8004f10:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004f14:	464b      	mov	r3, r9
 8004f16:	eb45 0303 	adc.w	r3, r5, r3
 8004f1a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8004f1e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004f22:	685b      	ldr	r3, [r3, #4]
 8004f24:	2200      	movs	r2, #0
 8004f26:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004f2a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8004f2e:	f04f 0200 	mov.w	r2, #0
 8004f32:	f04f 0300 	mov.w	r3, #0
 8004f36:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8004f3a:	4629      	mov	r1, r5
 8004f3c:	008b      	lsls	r3, r1, #2
 8004f3e:	4621      	mov	r1, r4
 8004f40:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004f44:	4621      	mov	r1, r4
 8004f46:	008a      	lsls	r2, r1, #2
 8004f48:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8004f4c:	f7fb f998 	bl	8000280 <__aeabi_uldivmod>
 8004f50:	4602      	mov	r2, r0
 8004f52:	460b      	mov	r3, r1
 8004f54:	4b60      	ldr	r3, [pc, #384]	@ (80050d8 <UART_SetConfig+0x4e4>)
 8004f56:	fba3 2302 	umull	r2, r3, r3, r2
 8004f5a:	095b      	lsrs	r3, r3, #5
 8004f5c:	011c      	lsls	r4, r3, #4
 8004f5e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004f62:	2200      	movs	r2, #0
 8004f64:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004f68:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8004f6c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8004f70:	4642      	mov	r2, r8
 8004f72:	464b      	mov	r3, r9
 8004f74:	1891      	adds	r1, r2, r2
 8004f76:	61b9      	str	r1, [r7, #24]
 8004f78:	415b      	adcs	r3, r3
 8004f7a:	61fb      	str	r3, [r7, #28]
 8004f7c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004f80:	4641      	mov	r1, r8
 8004f82:	1851      	adds	r1, r2, r1
 8004f84:	6139      	str	r1, [r7, #16]
 8004f86:	4649      	mov	r1, r9
 8004f88:	414b      	adcs	r3, r1
 8004f8a:	617b      	str	r3, [r7, #20]
 8004f8c:	f04f 0200 	mov.w	r2, #0
 8004f90:	f04f 0300 	mov.w	r3, #0
 8004f94:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004f98:	4659      	mov	r1, fp
 8004f9a:	00cb      	lsls	r3, r1, #3
 8004f9c:	4651      	mov	r1, sl
 8004f9e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004fa2:	4651      	mov	r1, sl
 8004fa4:	00ca      	lsls	r2, r1, #3
 8004fa6:	4610      	mov	r0, r2
 8004fa8:	4619      	mov	r1, r3
 8004faa:	4603      	mov	r3, r0
 8004fac:	4642      	mov	r2, r8
 8004fae:	189b      	adds	r3, r3, r2
 8004fb0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004fb4:	464b      	mov	r3, r9
 8004fb6:	460a      	mov	r2, r1
 8004fb8:	eb42 0303 	adc.w	r3, r2, r3
 8004fbc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004fc0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004fc4:	685b      	ldr	r3, [r3, #4]
 8004fc6:	2200      	movs	r2, #0
 8004fc8:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004fca:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8004fcc:	f04f 0200 	mov.w	r2, #0
 8004fd0:	f04f 0300 	mov.w	r3, #0
 8004fd4:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8004fd8:	4649      	mov	r1, r9
 8004fda:	008b      	lsls	r3, r1, #2
 8004fdc:	4641      	mov	r1, r8
 8004fde:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004fe2:	4641      	mov	r1, r8
 8004fe4:	008a      	lsls	r2, r1, #2
 8004fe6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8004fea:	f7fb f949 	bl	8000280 <__aeabi_uldivmod>
 8004fee:	4602      	mov	r2, r0
 8004ff0:	460b      	mov	r3, r1
 8004ff2:	4611      	mov	r1, r2
 8004ff4:	4b38      	ldr	r3, [pc, #224]	@ (80050d8 <UART_SetConfig+0x4e4>)
 8004ff6:	fba3 2301 	umull	r2, r3, r3, r1
 8004ffa:	095b      	lsrs	r3, r3, #5
 8004ffc:	2264      	movs	r2, #100	@ 0x64
 8004ffe:	fb02 f303 	mul.w	r3, r2, r3
 8005002:	1acb      	subs	r3, r1, r3
 8005004:	011b      	lsls	r3, r3, #4
 8005006:	3332      	adds	r3, #50	@ 0x32
 8005008:	4a33      	ldr	r2, [pc, #204]	@ (80050d8 <UART_SetConfig+0x4e4>)
 800500a:	fba2 2303 	umull	r2, r3, r2, r3
 800500e:	095b      	lsrs	r3, r3, #5
 8005010:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005014:	441c      	add	r4, r3
 8005016:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800501a:	2200      	movs	r2, #0
 800501c:	673b      	str	r3, [r7, #112]	@ 0x70
 800501e:	677a      	str	r2, [r7, #116]	@ 0x74
 8005020:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8005024:	4642      	mov	r2, r8
 8005026:	464b      	mov	r3, r9
 8005028:	1891      	adds	r1, r2, r2
 800502a:	60b9      	str	r1, [r7, #8]
 800502c:	415b      	adcs	r3, r3
 800502e:	60fb      	str	r3, [r7, #12]
 8005030:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005034:	4641      	mov	r1, r8
 8005036:	1851      	adds	r1, r2, r1
 8005038:	6039      	str	r1, [r7, #0]
 800503a:	4649      	mov	r1, r9
 800503c:	414b      	adcs	r3, r1
 800503e:	607b      	str	r3, [r7, #4]
 8005040:	f04f 0200 	mov.w	r2, #0
 8005044:	f04f 0300 	mov.w	r3, #0
 8005048:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800504c:	4659      	mov	r1, fp
 800504e:	00cb      	lsls	r3, r1, #3
 8005050:	4651      	mov	r1, sl
 8005052:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005056:	4651      	mov	r1, sl
 8005058:	00ca      	lsls	r2, r1, #3
 800505a:	4610      	mov	r0, r2
 800505c:	4619      	mov	r1, r3
 800505e:	4603      	mov	r3, r0
 8005060:	4642      	mov	r2, r8
 8005062:	189b      	adds	r3, r3, r2
 8005064:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005066:	464b      	mov	r3, r9
 8005068:	460a      	mov	r2, r1
 800506a:	eb42 0303 	adc.w	r3, r2, r3
 800506e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005070:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005074:	685b      	ldr	r3, [r3, #4]
 8005076:	2200      	movs	r2, #0
 8005078:	663b      	str	r3, [r7, #96]	@ 0x60
 800507a:	667a      	str	r2, [r7, #100]	@ 0x64
 800507c:	f04f 0200 	mov.w	r2, #0
 8005080:	f04f 0300 	mov.w	r3, #0
 8005084:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8005088:	4649      	mov	r1, r9
 800508a:	008b      	lsls	r3, r1, #2
 800508c:	4641      	mov	r1, r8
 800508e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005092:	4641      	mov	r1, r8
 8005094:	008a      	lsls	r2, r1, #2
 8005096:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800509a:	f7fb f8f1 	bl	8000280 <__aeabi_uldivmod>
 800509e:	4602      	mov	r2, r0
 80050a0:	460b      	mov	r3, r1
 80050a2:	4b0d      	ldr	r3, [pc, #52]	@ (80050d8 <UART_SetConfig+0x4e4>)
 80050a4:	fba3 1302 	umull	r1, r3, r3, r2
 80050a8:	095b      	lsrs	r3, r3, #5
 80050aa:	2164      	movs	r1, #100	@ 0x64
 80050ac:	fb01 f303 	mul.w	r3, r1, r3
 80050b0:	1ad3      	subs	r3, r2, r3
 80050b2:	011b      	lsls	r3, r3, #4
 80050b4:	3332      	adds	r3, #50	@ 0x32
 80050b6:	4a08      	ldr	r2, [pc, #32]	@ (80050d8 <UART_SetConfig+0x4e4>)
 80050b8:	fba2 2303 	umull	r2, r3, r2, r3
 80050bc:	095b      	lsrs	r3, r3, #5
 80050be:	f003 020f 	and.w	r2, r3, #15
 80050c2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	4422      	add	r2, r4
 80050ca:	609a      	str	r2, [r3, #8]
}
 80050cc:	bf00      	nop
 80050ce:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80050d2:	46bd      	mov	sp, r7
 80050d4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80050d8:	51eb851f 	.word	0x51eb851f

080050dc <std>:
 80050dc:	2300      	movs	r3, #0
 80050de:	b510      	push	{r4, lr}
 80050e0:	4604      	mov	r4, r0
 80050e2:	e9c0 3300 	strd	r3, r3, [r0]
 80050e6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80050ea:	6083      	str	r3, [r0, #8]
 80050ec:	8181      	strh	r1, [r0, #12]
 80050ee:	6643      	str	r3, [r0, #100]	@ 0x64
 80050f0:	81c2      	strh	r2, [r0, #14]
 80050f2:	6183      	str	r3, [r0, #24]
 80050f4:	4619      	mov	r1, r3
 80050f6:	2208      	movs	r2, #8
 80050f8:	305c      	adds	r0, #92	@ 0x5c
 80050fa:	f000 f921 	bl	8005340 <memset>
 80050fe:	4b0d      	ldr	r3, [pc, #52]	@ (8005134 <std+0x58>)
 8005100:	6263      	str	r3, [r4, #36]	@ 0x24
 8005102:	4b0d      	ldr	r3, [pc, #52]	@ (8005138 <std+0x5c>)
 8005104:	62a3      	str	r3, [r4, #40]	@ 0x28
 8005106:	4b0d      	ldr	r3, [pc, #52]	@ (800513c <std+0x60>)
 8005108:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800510a:	4b0d      	ldr	r3, [pc, #52]	@ (8005140 <std+0x64>)
 800510c:	6323      	str	r3, [r4, #48]	@ 0x30
 800510e:	4b0d      	ldr	r3, [pc, #52]	@ (8005144 <std+0x68>)
 8005110:	6224      	str	r4, [r4, #32]
 8005112:	429c      	cmp	r4, r3
 8005114:	d006      	beq.n	8005124 <std+0x48>
 8005116:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800511a:	4294      	cmp	r4, r2
 800511c:	d002      	beq.n	8005124 <std+0x48>
 800511e:	33d0      	adds	r3, #208	@ 0xd0
 8005120:	429c      	cmp	r4, r3
 8005122:	d105      	bne.n	8005130 <std+0x54>
 8005124:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8005128:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800512c:	f000 b93a 	b.w	80053a4 <__retarget_lock_init_recursive>
 8005130:	bd10      	pop	{r4, pc}
 8005132:	bf00      	nop
 8005134:	08005bf9 	.word	0x08005bf9
 8005138:	08005c1b 	.word	0x08005c1b
 800513c:	08005c53 	.word	0x08005c53
 8005140:	08005c77 	.word	0x08005c77
 8005144:	200002e8 	.word	0x200002e8

08005148 <stdio_exit_handler>:
 8005148:	4a02      	ldr	r2, [pc, #8]	@ (8005154 <stdio_exit_handler+0xc>)
 800514a:	4903      	ldr	r1, [pc, #12]	@ (8005158 <stdio_exit_handler+0x10>)
 800514c:	4803      	ldr	r0, [pc, #12]	@ (800515c <stdio_exit_handler+0x14>)
 800514e:	f000 b869 	b.w	8005224 <_fwalk_sglue>
 8005152:	bf00      	nop
 8005154:	20000110 	.word	0x20000110
 8005158:	08005b91 	.word	0x08005b91
 800515c:	20000120 	.word	0x20000120

08005160 <cleanup_stdio>:
 8005160:	6841      	ldr	r1, [r0, #4]
 8005162:	4b0c      	ldr	r3, [pc, #48]	@ (8005194 <cleanup_stdio+0x34>)
 8005164:	4299      	cmp	r1, r3
 8005166:	b510      	push	{r4, lr}
 8005168:	4604      	mov	r4, r0
 800516a:	d001      	beq.n	8005170 <cleanup_stdio+0x10>
 800516c:	f000 fd10 	bl	8005b90 <_fflush_r>
 8005170:	68a1      	ldr	r1, [r4, #8]
 8005172:	4b09      	ldr	r3, [pc, #36]	@ (8005198 <cleanup_stdio+0x38>)
 8005174:	4299      	cmp	r1, r3
 8005176:	d002      	beq.n	800517e <cleanup_stdio+0x1e>
 8005178:	4620      	mov	r0, r4
 800517a:	f000 fd09 	bl	8005b90 <_fflush_r>
 800517e:	68e1      	ldr	r1, [r4, #12]
 8005180:	4b06      	ldr	r3, [pc, #24]	@ (800519c <cleanup_stdio+0x3c>)
 8005182:	4299      	cmp	r1, r3
 8005184:	d004      	beq.n	8005190 <cleanup_stdio+0x30>
 8005186:	4620      	mov	r0, r4
 8005188:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800518c:	f000 bd00 	b.w	8005b90 <_fflush_r>
 8005190:	bd10      	pop	{r4, pc}
 8005192:	bf00      	nop
 8005194:	200002e8 	.word	0x200002e8
 8005198:	20000350 	.word	0x20000350
 800519c:	200003b8 	.word	0x200003b8

080051a0 <global_stdio_init.part.0>:
 80051a0:	b510      	push	{r4, lr}
 80051a2:	4b0b      	ldr	r3, [pc, #44]	@ (80051d0 <global_stdio_init.part.0+0x30>)
 80051a4:	4c0b      	ldr	r4, [pc, #44]	@ (80051d4 <global_stdio_init.part.0+0x34>)
 80051a6:	4a0c      	ldr	r2, [pc, #48]	@ (80051d8 <global_stdio_init.part.0+0x38>)
 80051a8:	601a      	str	r2, [r3, #0]
 80051aa:	4620      	mov	r0, r4
 80051ac:	2200      	movs	r2, #0
 80051ae:	2104      	movs	r1, #4
 80051b0:	f7ff ff94 	bl	80050dc <std>
 80051b4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80051b8:	2201      	movs	r2, #1
 80051ba:	2109      	movs	r1, #9
 80051bc:	f7ff ff8e 	bl	80050dc <std>
 80051c0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80051c4:	2202      	movs	r2, #2
 80051c6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80051ca:	2112      	movs	r1, #18
 80051cc:	f7ff bf86 	b.w	80050dc <std>
 80051d0:	20000420 	.word	0x20000420
 80051d4:	200002e8 	.word	0x200002e8
 80051d8:	08005149 	.word	0x08005149

080051dc <__sfp_lock_acquire>:
 80051dc:	4801      	ldr	r0, [pc, #4]	@ (80051e4 <__sfp_lock_acquire+0x8>)
 80051de:	f000 b8e2 	b.w	80053a6 <__retarget_lock_acquire_recursive>
 80051e2:	bf00      	nop
 80051e4:	20000425 	.word	0x20000425

080051e8 <__sfp_lock_release>:
 80051e8:	4801      	ldr	r0, [pc, #4]	@ (80051f0 <__sfp_lock_release+0x8>)
 80051ea:	f000 b8dd 	b.w	80053a8 <__retarget_lock_release_recursive>
 80051ee:	bf00      	nop
 80051f0:	20000425 	.word	0x20000425

080051f4 <__sinit>:
 80051f4:	b510      	push	{r4, lr}
 80051f6:	4604      	mov	r4, r0
 80051f8:	f7ff fff0 	bl	80051dc <__sfp_lock_acquire>
 80051fc:	6a23      	ldr	r3, [r4, #32]
 80051fe:	b11b      	cbz	r3, 8005208 <__sinit+0x14>
 8005200:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005204:	f7ff bff0 	b.w	80051e8 <__sfp_lock_release>
 8005208:	4b04      	ldr	r3, [pc, #16]	@ (800521c <__sinit+0x28>)
 800520a:	6223      	str	r3, [r4, #32]
 800520c:	4b04      	ldr	r3, [pc, #16]	@ (8005220 <__sinit+0x2c>)
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	2b00      	cmp	r3, #0
 8005212:	d1f5      	bne.n	8005200 <__sinit+0xc>
 8005214:	f7ff ffc4 	bl	80051a0 <global_stdio_init.part.0>
 8005218:	e7f2      	b.n	8005200 <__sinit+0xc>
 800521a:	bf00      	nop
 800521c:	08005161 	.word	0x08005161
 8005220:	20000420 	.word	0x20000420

08005224 <_fwalk_sglue>:
 8005224:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005228:	4607      	mov	r7, r0
 800522a:	4688      	mov	r8, r1
 800522c:	4614      	mov	r4, r2
 800522e:	2600      	movs	r6, #0
 8005230:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005234:	f1b9 0901 	subs.w	r9, r9, #1
 8005238:	d505      	bpl.n	8005246 <_fwalk_sglue+0x22>
 800523a:	6824      	ldr	r4, [r4, #0]
 800523c:	2c00      	cmp	r4, #0
 800523e:	d1f7      	bne.n	8005230 <_fwalk_sglue+0xc>
 8005240:	4630      	mov	r0, r6
 8005242:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005246:	89ab      	ldrh	r3, [r5, #12]
 8005248:	2b01      	cmp	r3, #1
 800524a:	d907      	bls.n	800525c <_fwalk_sglue+0x38>
 800524c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005250:	3301      	adds	r3, #1
 8005252:	d003      	beq.n	800525c <_fwalk_sglue+0x38>
 8005254:	4629      	mov	r1, r5
 8005256:	4638      	mov	r0, r7
 8005258:	47c0      	blx	r8
 800525a:	4306      	orrs	r6, r0
 800525c:	3568      	adds	r5, #104	@ 0x68
 800525e:	e7e9      	b.n	8005234 <_fwalk_sglue+0x10>

08005260 <iprintf>:
 8005260:	b40f      	push	{r0, r1, r2, r3}
 8005262:	b507      	push	{r0, r1, r2, lr}
 8005264:	4906      	ldr	r1, [pc, #24]	@ (8005280 <iprintf+0x20>)
 8005266:	ab04      	add	r3, sp, #16
 8005268:	6808      	ldr	r0, [r1, #0]
 800526a:	f853 2b04 	ldr.w	r2, [r3], #4
 800526e:	6881      	ldr	r1, [r0, #8]
 8005270:	9301      	str	r3, [sp, #4]
 8005272:	f000 f8c3 	bl	80053fc <_vfiprintf_r>
 8005276:	b003      	add	sp, #12
 8005278:	f85d eb04 	ldr.w	lr, [sp], #4
 800527c:	b004      	add	sp, #16
 800527e:	4770      	bx	lr
 8005280:	2000011c 	.word	0x2000011c

08005284 <_puts_r>:
 8005284:	6a03      	ldr	r3, [r0, #32]
 8005286:	b570      	push	{r4, r5, r6, lr}
 8005288:	6884      	ldr	r4, [r0, #8]
 800528a:	4605      	mov	r5, r0
 800528c:	460e      	mov	r6, r1
 800528e:	b90b      	cbnz	r3, 8005294 <_puts_r+0x10>
 8005290:	f7ff ffb0 	bl	80051f4 <__sinit>
 8005294:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005296:	07db      	lsls	r3, r3, #31
 8005298:	d405      	bmi.n	80052a6 <_puts_r+0x22>
 800529a:	89a3      	ldrh	r3, [r4, #12]
 800529c:	0598      	lsls	r0, r3, #22
 800529e:	d402      	bmi.n	80052a6 <_puts_r+0x22>
 80052a0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80052a2:	f000 f880 	bl	80053a6 <__retarget_lock_acquire_recursive>
 80052a6:	89a3      	ldrh	r3, [r4, #12]
 80052a8:	0719      	lsls	r1, r3, #28
 80052aa:	d502      	bpl.n	80052b2 <_puts_r+0x2e>
 80052ac:	6923      	ldr	r3, [r4, #16]
 80052ae:	2b00      	cmp	r3, #0
 80052b0:	d135      	bne.n	800531e <_puts_r+0x9a>
 80052b2:	4621      	mov	r1, r4
 80052b4:	4628      	mov	r0, r5
 80052b6:	f000 fd21 	bl	8005cfc <__swsetup_r>
 80052ba:	b380      	cbz	r0, 800531e <_puts_r+0x9a>
 80052bc:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 80052c0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80052c2:	07da      	lsls	r2, r3, #31
 80052c4:	d405      	bmi.n	80052d2 <_puts_r+0x4e>
 80052c6:	89a3      	ldrh	r3, [r4, #12]
 80052c8:	059b      	lsls	r3, r3, #22
 80052ca:	d402      	bmi.n	80052d2 <_puts_r+0x4e>
 80052cc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80052ce:	f000 f86b 	bl	80053a8 <__retarget_lock_release_recursive>
 80052d2:	4628      	mov	r0, r5
 80052d4:	bd70      	pop	{r4, r5, r6, pc}
 80052d6:	2b00      	cmp	r3, #0
 80052d8:	da04      	bge.n	80052e4 <_puts_r+0x60>
 80052da:	69a2      	ldr	r2, [r4, #24]
 80052dc:	429a      	cmp	r2, r3
 80052de:	dc17      	bgt.n	8005310 <_puts_r+0x8c>
 80052e0:	290a      	cmp	r1, #10
 80052e2:	d015      	beq.n	8005310 <_puts_r+0x8c>
 80052e4:	6823      	ldr	r3, [r4, #0]
 80052e6:	1c5a      	adds	r2, r3, #1
 80052e8:	6022      	str	r2, [r4, #0]
 80052ea:	7019      	strb	r1, [r3, #0]
 80052ec:	68a3      	ldr	r3, [r4, #8]
 80052ee:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80052f2:	3b01      	subs	r3, #1
 80052f4:	60a3      	str	r3, [r4, #8]
 80052f6:	2900      	cmp	r1, #0
 80052f8:	d1ed      	bne.n	80052d6 <_puts_r+0x52>
 80052fa:	2b00      	cmp	r3, #0
 80052fc:	da11      	bge.n	8005322 <_puts_r+0x9e>
 80052fe:	4622      	mov	r2, r4
 8005300:	210a      	movs	r1, #10
 8005302:	4628      	mov	r0, r5
 8005304:	f000 fcbb 	bl	8005c7e <__swbuf_r>
 8005308:	3001      	adds	r0, #1
 800530a:	d0d7      	beq.n	80052bc <_puts_r+0x38>
 800530c:	250a      	movs	r5, #10
 800530e:	e7d7      	b.n	80052c0 <_puts_r+0x3c>
 8005310:	4622      	mov	r2, r4
 8005312:	4628      	mov	r0, r5
 8005314:	f000 fcb3 	bl	8005c7e <__swbuf_r>
 8005318:	3001      	adds	r0, #1
 800531a:	d1e7      	bne.n	80052ec <_puts_r+0x68>
 800531c:	e7ce      	b.n	80052bc <_puts_r+0x38>
 800531e:	3e01      	subs	r6, #1
 8005320:	e7e4      	b.n	80052ec <_puts_r+0x68>
 8005322:	6823      	ldr	r3, [r4, #0]
 8005324:	1c5a      	adds	r2, r3, #1
 8005326:	6022      	str	r2, [r4, #0]
 8005328:	220a      	movs	r2, #10
 800532a:	701a      	strb	r2, [r3, #0]
 800532c:	e7ee      	b.n	800530c <_puts_r+0x88>
	...

08005330 <puts>:
 8005330:	4b02      	ldr	r3, [pc, #8]	@ (800533c <puts+0xc>)
 8005332:	4601      	mov	r1, r0
 8005334:	6818      	ldr	r0, [r3, #0]
 8005336:	f7ff bfa5 	b.w	8005284 <_puts_r>
 800533a:	bf00      	nop
 800533c:	2000011c 	.word	0x2000011c

08005340 <memset>:
 8005340:	4402      	add	r2, r0
 8005342:	4603      	mov	r3, r0
 8005344:	4293      	cmp	r3, r2
 8005346:	d100      	bne.n	800534a <memset+0xa>
 8005348:	4770      	bx	lr
 800534a:	f803 1b01 	strb.w	r1, [r3], #1
 800534e:	e7f9      	b.n	8005344 <memset+0x4>

08005350 <__errno>:
 8005350:	4b01      	ldr	r3, [pc, #4]	@ (8005358 <__errno+0x8>)
 8005352:	6818      	ldr	r0, [r3, #0]
 8005354:	4770      	bx	lr
 8005356:	bf00      	nop
 8005358:	2000011c 	.word	0x2000011c

0800535c <__libc_init_array>:
 800535c:	b570      	push	{r4, r5, r6, lr}
 800535e:	4d0d      	ldr	r5, [pc, #52]	@ (8005394 <__libc_init_array+0x38>)
 8005360:	4c0d      	ldr	r4, [pc, #52]	@ (8005398 <__libc_init_array+0x3c>)
 8005362:	1b64      	subs	r4, r4, r5
 8005364:	10a4      	asrs	r4, r4, #2
 8005366:	2600      	movs	r6, #0
 8005368:	42a6      	cmp	r6, r4
 800536a:	d109      	bne.n	8005380 <__libc_init_array+0x24>
 800536c:	4d0b      	ldr	r5, [pc, #44]	@ (800539c <__libc_init_array+0x40>)
 800536e:	4c0c      	ldr	r4, [pc, #48]	@ (80053a0 <__libc_init_array+0x44>)
 8005370:	f000 fe3e 	bl	8005ff0 <_init>
 8005374:	1b64      	subs	r4, r4, r5
 8005376:	10a4      	asrs	r4, r4, #2
 8005378:	2600      	movs	r6, #0
 800537a:	42a6      	cmp	r6, r4
 800537c:	d105      	bne.n	800538a <__libc_init_array+0x2e>
 800537e:	bd70      	pop	{r4, r5, r6, pc}
 8005380:	f855 3b04 	ldr.w	r3, [r5], #4
 8005384:	4798      	blx	r3
 8005386:	3601      	adds	r6, #1
 8005388:	e7ee      	b.n	8005368 <__libc_init_array+0xc>
 800538a:	f855 3b04 	ldr.w	r3, [r5], #4
 800538e:	4798      	blx	r3
 8005390:	3601      	adds	r6, #1
 8005392:	e7f2      	b.n	800537a <__libc_init_array+0x1e>
 8005394:	08006184 	.word	0x08006184
 8005398:	08006184 	.word	0x08006184
 800539c:	08006184 	.word	0x08006184
 80053a0:	08006188 	.word	0x08006188

080053a4 <__retarget_lock_init_recursive>:
 80053a4:	4770      	bx	lr

080053a6 <__retarget_lock_acquire_recursive>:
 80053a6:	4770      	bx	lr

080053a8 <__retarget_lock_release_recursive>:
 80053a8:	4770      	bx	lr

080053aa <__sfputc_r>:
 80053aa:	6893      	ldr	r3, [r2, #8]
 80053ac:	3b01      	subs	r3, #1
 80053ae:	2b00      	cmp	r3, #0
 80053b0:	b410      	push	{r4}
 80053b2:	6093      	str	r3, [r2, #8]
 80053b4:	da08      	bge.n	80053c8 <__sfputc_r+0x1e>
 80053b6:	6994      	ldr	r4, [r2, #24]
 80053b8:	42a3      	cmp	r3, r4
 80053ba:	db01      	blt.n	80053c0 <__sfputc_r+0x16>
 80053bc:	290a      	cmp	r1, #10
 80053be:	d103      	bne.n	80053c8 <__sfputc_r+0x1e>
 80053c0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80053c4:	f000 bc5b 	b.w	8005c7e <__swbuf_r>
 80053c8:	6813      	ldr	r3, [r2, #0]
 80053ca:	1c58      	adds	r0, r3, #1
 80053cc:	6010      	str	r0, [r2, #0]
 80053ce:	7019      	strb	r1, [r3, #0]
 80053d0:	4608      	mov	r0, r1
 80053d2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80053d6:	4770      	bx	lr

080053d8 <__sfputs_r>:
 80053d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80053da:	4606      	mov	r6, r0
 80053dc:	460f      	mov	r7, r1
 80053de:	4614      	mov	r4, r2
 80053e0:	18d5      	adds	r5, r2, r3
 80053e2:	42ac      	cmp	r4, r5
 80053e4:	d101      	bne.n	80053ea <__sfputs_r+0x12>
 80053e6:	2000      	movs	r0, #0
 80053e8:	e007      	b.n	80053fa <__sfputs_r+0x22>
 80053ea:	f814 1b01 	ldrb.w	r1, [r4], #1
 80053ee:	463a      	mov	r2, r7
 80053f0:	4630      	mov	r0, r6
 80053f2:	f7ff ffda 	bl	80053aa <__sfputc_r>
 80053f6:	1c43      	adds	r3, r0, #1
 80053f8:	d1f3      	bne.n	80053e2 <__sfputs_r+0xa>
 80053fa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080053fc <_vfiprintf_r>:
 80053fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005400:	460d      	mov	r5, r1
 8005402:	b09d      	sub	sp, #116	@ 0x74
 8005404:	4614      	mov	r4, r2
 8005406:	4698      	mov	r8, r3
 8005408:	4606      	mov	r6, r0
 800540a:	b118      	cbz	r0, 8005414 <_vfiprintf_r+0x18>
 800540c:	6a03      	ldr	r3, [r0, #32]
 800540e:	b90b      	cbnz	r3, 8005414 <_vfiprintf_r+0x18>
 8005410:	f7ff fef0 	bl	80051f4 <__sinit>
 8005414:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005416:	07d9      	lsls	r1, r3, #31
 8005418:	d405      	bmi.n	8005426 <_vfiprintf_r+0x2a>
 800541a:	89ab      	ldrh	r3, [r5, #12]
 800541c:	059a      	lsls	r2, r3, #22
 800541e:	d402      	bmi.n	8005426 <_vfiprintf_r+0x2a>
 8005420:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005422:	f7ff ffc0 	bl	80053a6 <__retarget_lock_acquire_recursive>
 8005426:	89ab      	ldrh	r3, [r5, #12]
 8005428:	071b      	lsls	r3, r3, #28
 800542a:	d501      	bpl.n	8005430 <_vfiprintf_r+0x34>
 800542c:	692b      	ldr	r3, [r5, #16]
 800542e:	b99b      	cbnz	r3, 8005458 <_vfiprintf_r+0x5c>
 8005430:	4629      	mov	r1, r5
 8005432:	4630      	mov	r0, r6
 8005434:	f000 fc62 	bl	8005cfc <__swsetup_r>
 8005438:	b170      	cbz	r0, 8005458 <_vfiprintf_r+0x5c>
 800543a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800543c:	07dc      	lsls	r4, r3, #31
 800543e:	d504      	bpl.n	800544a <_vfiprintf_r+0x4e>
 8005440:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005444:	b01d      	add	sp, #116	@ 0x74
 8005446:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800544a:	89ab      	ldrh	r3, [r5, #12]
 800544c:	0598      	lsls	r0, r3, #22
 800544e:	d4f7      	bmi.n	8005440 <_vfiprintf_r+0x44>
 8005450:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005452:	f7ff ffa9 	bl	80053a8 <__retarget_lock_release_recursive>
 8005456:	e7f3      	b.n	8005440 <_vfiprintf_r+0x44>
 8005458:	2300      	movs	r3, #0
 800545a:	9309      	str	r3, [sp, #36]	@ 0x24
 800545c:	2320      	movs	r3, #32
 800545e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8005462:	f8cd 800c 	str.w	r8, [sp, #12]
 8005466:	2330      	movs	r3, #48	@ 0x30
 8005468:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8005618 <_vfiprintf_r+0x21c>
 800546c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8005470:	f04f 0901 	mov.w	r9, #1
 8005474:	4623      	mov	r3, r4
 8005476:	469a      	mov	sl, r3
 8005478:	f813 2b01 	ldrb.w	r2, [r3], #1
 800547c:	b10a      	cbz	r2, 8005482 <_vfiprintf_r+0x86>
 800547e:	2a25      	cmp	r2, #37	@ 0x25
 8005480:	d1f9      	bne.n	8005476 <_vfiprintf_r+0x7a>
 8005482:	ebba 0b04 	subs.w	fp, sl, r4
 8005486:	d00b      	beq.n	80054a0 <_vfiprintf_r+0xa4>
 8005488:	465b      	mov	r3, fp
 800548a:	4622      	mov	r2, r4
 800548c:	4629      	mov	r1, r5
 800548e:	4630      	mov	r0, r6
 8005490:	f7ff ffa2 	bl	80053d8 <__sfputs_r>
 8005494:	3001      	adds	r0, #1
 8005496:	f000 80a7 	beq.w	80055e8 <_vfiprintf_r+0x1ec>
 800549a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800549c:	445a      	add	r2, fp
 800549e:	9209      	str	r2, [sp, #36]	@ 0x24
 80054a0:	f89a 3000 	ldrb.w	r3, [sl]
 80054a4:	2b00      	cmp	r3, #0
 80054a6:	f000 809f 	beq.w	80055e8 <_vfiprintf_r+0x1ec>
 80054aa:	2300      	movs	r3, #0
 80054ac:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80054b0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80054b4:	f10a 0a01 	add.w	sl, sl, #1
 80054b8:	9304      	str	r3, [sp, #16]
 80054ba:	9307      	str	r3, [sp, #28]
 80054bc:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80054c0:	931a      	str	r3, [sp, #104]	@ 0x68
 80054c2:	4654      	mov	r4, sl
 80054c4:	2205      	movs	r2, #5
 80054c6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80054ca:	4853      	ldr	r0, [pc, #332]	@ (8005618 <_vfiprintf_r+0x21c>)
 80054cc:	f7fa fe88 	bl	80001e0 <memchr>
 80054d0:	9a04      	ldr	r2, [sp, #16]
 80054d2:	b9d8      	cbnz	r0, 800550c <_vfiprintf_r+0x110>
 80054d4:	06d1      	lsls	r1, r2, #27
 80054d6:	bf44      	itt	mi
 80054d8:	2320      	movmi	r3, #32
 80054da:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80054de:	0713      	lsls	r3, r2, #28
 80054e0:	bf44      	itt	mi
 80054e2:	232b      	movmi	r3, #43	@ 0x2b
 80054e4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80054e8:	f89a 3000 	ldrb.w	r3, [sl]
 80054ec:	2b2a      	cmp	r3, #42	@ 0x2a
 80054ee:	d015      	beq.n	800551c <_vfiprintf_r+0x120>
 80054f0:	9a07      	ldr	r2, [sp, #28]
 80054f2:	4654      	mov	r4, sl
 80054f4:	2000      	movs	r0, #0
 80054f6:	f04f 0c0a 	mov.w	ip, #10
 80054fa:	4621      	mov	r1, r4
 80054fc:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005500:	3b30      	subs	r3, #48	@ 0x30
 8005502:	2b09      	cmp	r3, #9
 8005504:	d94b      	bls.n	800559e <_vfiprintf_r+0x1a2>
 8005506:	b1b0      	cbz	r0, 8005536 <_vfiprintf_r+0x13a>
 8005508:	9207      	str	r2, [sp, #28]
 800550a:	e014      	b.n	8005536 <_vfiprintf_r+0x13a>
 800550c:	eba0 0308 	sub.w	r3, r0, r8
 8005510:	fa09 f303 	lsl.w	r3, r9, r3
 8005514:	4313      	orrs	r3, r2
 8005516:	9304      	str	r3, [sp, #16]
 8005518:	46a2      	mov	sl, r4
 800551a:	e7d2      	b.n	80054c2 <_vfiprintf_r+0xc6>
 800551c:	9b03      	ldr	r3, [sp, #12]
 800551e:	1d19      	adds	r1, r3, #4
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	9103      	str	r1, [sp, #12]
 8005524:	2b00      	cmp	r3, #0
 8005526:	bfbb      	ittet	lt
 8005528:	425b      	neglt	r3, r3
 800552a:	f042 0202 	orrlt.w	r2, r2, #2
 800552e:	9307      	strge	r3, [sp, #28]
 8005530:	9307      	strlt	r3, [sp, #28]
 8005532:	bfb8      	it	lt
 8005534:	9204      	strlt	r2, [sp, #16]
 8005536:	7823      	ldrb	r3, [r4, #0]
 8005538:	2b2e      	cmp	r3, #46	@ 0x2e
 800553a:	d10a      	bne.n	8005552 <_vfiprintf_r+0x156>
 800553c:	7863      	ldrb	r3, [r4, #1]
 800553e:	2b2a      	cmp	r3, #42	@ 0x2a
 8005540:	d132      	bne.n	80055a8 <_vfiprintf_r+0x1ac>
 8005542:	9b03      	ldr	r3, [sp, #12]
 8005544:	1d1a      	adds	r2, r3, #4
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	9203      	str	r2, [sp, #12]
 800554a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800554e:	3402      	adds	r4, #2
 8005550:	9305      	str	r3, [sp, #20]
 8005552:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8005628 <_vfiprintf_r+0x22c>
 8005556:	7821      	ldrb	r1, [r4, #0]
 8005558:	2203      	movs	r2, #3
 800555a:	4650      	mov	r0, sl
 800555c:	f7fa fe40 	bl	80001e0 <memchr>
 8005560:	b138      	cbz	r0, 8005572 <_vfiprintf_r+0x176>
 8005562:	9b04      	ldr	r3, [sp, #16]
 8005564:	eba0 000a 	sub.w	r0, r0, sl
 8005568:	2240      	movs	r2, #64	@ 0x40
 800556a:	4082      	lsls	r2, r0
 800556c:	4313      	orrs	r3, r2
 800556e:	3401      	adds	r4, #1
 8005570:	9304      	str	r3, [sp, #16]
 8005572:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005576:	4829      	ldr	r0, [pc, #164]	@ (800561c <_vfiprintf_r+0x220>)
 8005578:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800557c:	2206      	movs	r2, #6
 800557e:	f7fa fe2f 	bl	80001e0 <memchr>
 8005582:	2800      	cmp	r0, #0
 8005584:	d03f      	beq.n	8005606 <_vfiprintf_r+0x20a>
 8005586:	4b26      	ldr	r3, [pc, #152]	@ (8005620 <_vfiprintf_r+0x224>)
 8005588:	bb1b      	cbnz	r3, 80055d2 <_vfiprintf_r+0x1d6>
 800558a:	9b03      	ldr	r3, [sp, #12]
 800558c:	3307      	adds	r3, #7
 800558e:	f023 0307 	bic.w	r3, r3, #7
 8005592:	3308      	adds	r3, #8
 8005594:	9303      	str	r3, [sp, #12]
 8005596:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005598:	443b      	add	r3, r7
 800559a:	9309      	str	r3, [sp, #36]	@ 0x24
 800559c:	e76a      	b.n	8005474 <_vfiprintf_r+0x78>
 800559e:	fb0c 3202 	mla	r2, ip, r2, r3
 80055a2:	460c      	mov	r4, r1
 80055a4:	2001      	movs	r0, #1
 80055a6:	e7a8      	b.n	80054fa <_vfiprintf_r+0xfe>
 80055a8:	2300      	movs	r3, #0
 80055aa:	3401      	adds	r4, #1
 80055ac:	9305      	str	r3, [sp, #20]
 80055ae:	4619      	mov	r1, r3
 80055b0:	f04f 0c0a 	mov.w	ip, #10
 80055b4:	4620      	mov	r0, r4
 80055b6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80055ba:	3a30      	subs	r2, #48	@ 0x30
 80055bc:	2a09      	cmp	r2, #9
 80055be:	d903      	bls.n	80055c8 <_vfiprintf_r+0x1cc>
 80055c0:	2b00      	cmp	r3, #0
 80055c2:	d0c6      	beq.n	8005552 <_vfiprintf_r+0x156>
 80055c4:	9105      	str	r1, [sp, #20]
 80055c6:	e7c4      	b.n	8005552 <_vfiprintf_r+0x156>
 80055c8:	fb0c 2101 	mla	r1, ip, r1, r2
 80055cc:	4604      	mov	r4, r0
 80055ce:	2301      	movs	r3, #1
 80055d0:	e7f0      	b.n	80055b4 <_vfiprintf_r+0x1b8>
 80055d2:	ab03      	add	r3, sp, #12
 80055d4:	9300      	str	r3, [sp, #0]
 80055d6:	462a      	mov	r2, r5
 80055d8:	4b12      	ldr	r3, [pc, #72]	@ (8005624 <_vfiprintf_r+0x228>)
 80055da:	a904      	add	r1, sp, #16
 80055dc:	4630      	mov	r0, r6
 80055de:	f3af 8000 	nop.w
 80055e2:	4607      	mov	r7, r0
 80055e4:	1c78      	adds	r0, r7, #1
 80055e6:	d1d6      	bne.n	8005596 <_vfiprintf_r+0x19a>
 80055e8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80055ea:	07d9      	lsls	r1, r3, #31
 80055ec:	d405      	bmi.n	80055fa <_vfiprintf_r+0x1fe>
 80055ee:	89ab      	ldrh	r3, [r5, #12]
 80055f0:	059a      	lsls	r2, r3, #22
 80055f2:	d402      	bmi.n	80055fa <_vfiprintf_r+0x1fe>
 80055f4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80055f6:	f7ff fed7 	bl	80053a8 <__retarget_lock_release_recursive>
 80055fa:	89ab      	ldrh	r3, [r5, #12]
 80055fc:	065b      	lsls	r3, r3, #25
 80055fe:	f53f af1f 	bmi.w	8005440 <_vfiprintf_r+0x44>
 8005602:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005604:	e71e      	b.n	8005444 <_vfiprintf_r+0x48>
 8005606:	ab03      	add	r3, sp, #12
 8005608:	9300      	str	r3, [sp, #0]
 800560a:	462a      	mov	r2, r5
 800560c:	4b05      	ldr	r3, [pc, #20]	@ (8005624 <_vfiprintf_r+0x228>)
 800560e:	a904      	add	r1, sp, #16
 8005610:	4630      	mov	r0, r6
 8005612:	f000 f91b 	bl	800584c <_printf_i>
 8005616:	e7e4      	b.n	80055e2 <_vfiprintf_r+0x1e6>
 8005618:	08006148 	.word	0x08006148
 800561c:	08006152 	.word	0x08006152
 8005620:	00000000 	.word	0x00000000
 8005624:	080053d9 	.word	0x080053d9
 8005628:	0800614e 	.word	0x0800614e

0800562c <sbrk_aligned>:
 800562c:	b570      	push	{r4, r5, r6, lr}
 800562e:	4e0f      	ldr	r6, [pc, #60]	@ (800566c <sbrk_aligned+0x40>)
 8005630:	460c      	mov	r4, r1
 8005632:	6831      	ldr	r1, [r6, #0]
 8005634:	4605      	mov	r5, r0
 8005636:	b911      	cbnz	r1, 800563e <sbrk_aligned+0x12>
 8005638:	f000 fc4c 	bl	8005ed4 <_sbrk_r>
 800563c:	6030      	str	r0, [r6, #0]
 800563e:	4621      	mov	r1, r4
 8005640:	4628      	mov	r0, r5
 8005642:	f000 fc47 	bl	8005ed4 <_sbrk_r>
 8005646:	1c43      	adds	r3, r0, #1
 8005648:	d103      	bne.n	8005652 <sbrk_aligned+0x26>
 800564a:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800564e:	4620      	mov	r0, r4
 8005650:	bd70      	pop	{r4, r5, r6, pc}
 8005652:	1cc4      	adds	r4, r0, #3
 8005654:	f024 0403 	bic.w	r4, r4, #3
 8005658:	42a0      	cmp	r0, r4
 800565a:	d0f8      	beq.n	800564e <sbrk_aligned+0x22>
 800565c:	1a21      	subs	r1, r4, r0
 800565e:	4628      	mov	r0, r5
 8005660:	f000 fc38 	bl	8005ed4 <_sbrk_r>
 8005664:	3001      	adds	r0, #1
 8005666:	d1f2      	bne.n	800564e <sbrk_aligned+0x22>
 8005668:	e7ef      	b.n	800564a <sbrk_aligned+0x1e>
 800566a:	bf00      	nop
 800566c:	20000428 	.word	0x20000428

08005670 <_malloc_r>:
 8005670:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005674:	1ccd      	adds	r5, r1, #3
 8005676:	f025 0503 	bic.w	r5, r5, #3
 800567a:	3508      	adds	r5, #8
 800567c:	2d0c      	cmp	r5, #12
 800567e:	bf38      	it	cc
 8005680:	250c      	movcc	r5, #12
 8005682:	2d00      	cmp	r5, #0
 8005684:	4606      	mov	r6, r0
 8005686:	db01      	blt.n	800568c <_malloc_r+0x1c>
 8005688:	42a9      	cmp	r1, r5
 800568a:	d904      	bls.n	8005696 <_malloc_r+0x26>
 800568c:	230c      	movs	r3, #12
 800568e:	6033      	str	r3, [r6, #0]
 8005690:	2000      	movs	r0, #0
 8005692:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005696:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800576c <_malloc_r+0xfc>
 800569a:	f000 faa1 	bl	8005be0 <__malloc_lock>
 800569e:	f8d8 3000 	ldr.w	r3, [r8]
 80056a2:	461c      	mov	r4, r3
 80056a4:	bb44      	cbnz	r4, 80056f8 <_malloc_r+0x88>
 80056a6:	4629      	mov	r1, r5
 80056a8:	4630      	mov	r0, r6
 80056aa:	f7ff ffbf 	bl	800562c <sbrk_aligned>
 80056ae:	1c43      	adds	r3, r0, #1
 80056b0:	4604      	mov	r4, r0
 80056b2:	d158      	bne.n	8005766 <_malloc_r+0xf6>
 80056b4:	f8d8 4000 	ldr.w	r4, [r8]
 80056b8:	4627      	mov	r7, r4
 80056ba:	2f00      	cmp	r7, #0
 80056bc:	d143      	bne.n	8005746 <_malloc_r+0xd6>
 80056be:	2c00      	cmp	r4, #0
 80056c0:	d04b      	beq.n	800575a <_malloc_r+0xea>
 80056c2:	6823      	ldr	r3, [r4, #0]
 80056c4:	4639      	mov	r1, r7
 80056c6:	4630      	mov	r0, r6
 80056c8:	eb04 0903 	add.w	r9, r4, r3
 80056cc:	f000 fc02 	bl	8005ed4 <_sbrk_r>
 80056d0:	4581      	cmp	r9, r0
 80056d2:	d142      	bne.n	800575a <_malloc_r+0xea>
 80056d4:	6821      	ldr	r1, [r4, #0]
 80056d6:	1a6d      	subs	r5, r5, r1
 80056d8:	4629      	mov	r1, r5
 80056da:	4630      	mov	r0, r6
 80056dc:	f7ff ffa6 	bl	800562c <sbrk_aligned>
 80056e0:	3001      	adds	r0, #1
 80056e2:	d03a      	beq.n	800575a <_malloc_r+0xea>
 80056e4:	6823      	ldr	r3, [r4, #0]
 80056e6:	442b      	add	r3, r5
 80056e8:	6023      	str	r3, [r4, #0]
 80056ea:	f8d8 3000 	ldr.w	r3, [r8]
 80056ee:	685a      	ldr	r2, [r3, #4]
 80056f0:	bb62      	cbnz	r2, 800574c <_malloc_r+0xdc>
 80056f2:	f8c8 7000 	str.w	r7, [r8]
 80056f6:	e00f      	b.n	8005718 <_malloc_r+0xa8>
 80056f8:	6822      	ldr	r2, [r4, #0]
 80056fa:	1b52      	subs	r2, r2, r5
 80056fc:	d420      	bmi.n	8005740 <_malloc_r+0xd0>
 80056fe:	2a0b      	cmp	r2, #11
 8005700:	d917      	bls.n	8005732 <_malloc_r+0xc2>
 8005702:	1961      	adds	r1, r4, r5
 8005704:	42a3      	cmp	r3, r4
 8005706:	6025      	str	r5, [r4, #0]
 8005708:	bf18      	it	ne
 800570a:	6059      	strne	r1, [r3, #4]
 800570c:	6863      	ldr	r3, [r4, #4]
 800570e:	bf08      	it	eq
 8005710:	f8c8 1000 	streq.w	r1, [r8]
 8005714:	5162      	str	r2, [r4, r5]
 8005716:	604b      	str	r3, [r1, #4]
 8005718:	4630      	mov	r0, r6
 800571a:	f000 fa67 	bl	8005bec <__malloc_unlock>
 800571e:	f104 000b 	add.w	r0, r4, #11
 8005722:	1d23      	adds	r3, r4, #4
 8005724:	f020 0007 	bic.w	r0, r0, #7
 8005728:	1ac2      	subs	r2, r0, r3
 800572a:	bf1c      	itt	ne
 800572c:	1a1b      	subne	r3, r3, r0
 800572e:	50a3      	strne	r3, [r4, r2]
 8005730:	e7af      	b.n	8005692 <_malloc_r+0x22>
 8005732:	6862      	ldr	r2, [r4, #4]
 8005734:	42a3      	cmp	r3, r4
 8005736:	bf0c      	ite	eq
 8005738:	f8c8 2000 	streq.w	r2, [r8]
 800573c:	605a      	strne	r2, [r3, #4]
 800573e:	e7eb      	b.n	8005718 <_malloc_r+0xa8>
 8005740:	4623      	mov	r3, r4
 8005742:	6864      	ldr	r4, [r4, #4]
 8005744:	e7ae      	b.n	80056a4 <_malloc_r+0x34>
 8005746:	463c      	mov	r4, r7
 8005748:	687f      	ldr	r7, [r7, #4]
 800574a:	e7b6      	b.n	80056ba <_malloc_r+0x4a>
 800574c:	461a      	mov	r2, r3
 800574e:	685b      	ldr	r3, [r3, #4]
 8005750:	42a3      	cmp	r3, r4
 8005752:	d1fb      	bne.n	800574c <_malloc_r+0xdc>
 8005754:	2300      	movs	r3, #0
 8005756:	6053      	str	r3, [r2, #4]
 8005758:	e7de      	b.n	8005718 <_malloc_r+0xa8>
 800575a:	230c      	movs	r3, #12
 800575c:	6033      	str	r3, [r6, #0]
 800575e:	4630      	mov	r0, r6
 8005760:	f000 fa44 	bl	8005bec <__malloc_unlock>
 8005764:	e794      	b.n	8005690 <_malloc_r+0x20>
 8005766:	6005      	str	r5, [r0, #0]
 8005768:	e7d6      	b.n	8005718 <_malloc_r+0xa8>
 800576a:	bf00      	nop
 800576c:	2000042c 	.word	0x2000042c

08005770 <_printf_common>:
 8005770:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005774:	4616      	mov	r6, r2
 8005776:	4698      	mov	r8, r3
 8005778:	688a      	ldr	r2, [r1, #8]
 800577a:	690b      	ldr	r3, [r1, #16]
 800577c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005780:	4293      	cmp	r3, r2
 8005782:	bfb8      	it	lt
 8005784:	4613      	movlt	r3, r2
 8005786:	6033      	str	r3, [r6, #0]
 8005788:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800578c:	4607      	mov	r7, r0
 800578e:	460c      	mov	r4, r1
 8005790:	b10a      	cbz	r2, 8005796 <_printf_common+0x26>
 8005792:	3301      	adds	r3, #1
 8005794:	6033      	str	r3, [r6, #0]
 8005796:	6823      	ldr	r3, [r4, #0]
 8005798:	0699      	lsls	r1, r3, #26
 800579a:	bf42      	ittt	mi
 800579c:	6833      	ldrmi	r3, [r6, #0]
 800579e:	3302      	addmi	r3, #2
 80057a0:	6033      	strmi	r3, [r6, #0]
 80057a2:	6825      	ldr	r5, [r4, #0]
 80057a4:	f015 0506 	ands.w	r5, r5, #6
 80057a8:	d106      	bne.n	80057b8 <_printf_common+0x48>
 80057aa:	f104 0a19 	add.w	sl, r4, #25
 80057ae:	68e3      	ldr	r3, [r4, #12]
 80057b0:	6832      	ldr	r2, [r6, #0]
 80057b2:	1a9b      	subs	r3, r3, r2
 80057b4:	42ab      	cmp	r3, r5
 80057b6:	dc26      	bgt.n	8005806 <_printf_common+0x96>
 80057b8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80057bc:	6822      	ldr	r2, [r4, #0]
 80057be:	3b00      	subs	r3, #0
 80057c0:	bf18      	it	ne
 80057c2:	2301      	movne	r3, #1
 80057c4:	0692      	lsls	r2, r2, #26
 80057c6:	d42b      	bmi.n	8005820 <_printf_common+0xb0>
 80057c8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80057cc:	4641      	mov	r1, r8
 80057ce:	4638      	mov	r0, r7
 80057d0:	47c8      	blx	r9
 80057d2:	3001      	adds	r0, #1
 80057d4:	d01e      	beq.n	8005814 <_printf_common+0xa4>
 80057d6:	6823      	ldr	r3, [r4, #0]
 80057d8:	6922      	ldr	r2, [r4, #16]
 80057da:	f003 0306 	and.w	r3, r3, #6
 80057de:	2b04      	cmp	r3, #4
 80057e0:	bf02      	ittt	eq
 80057e2:	68e5      	ldreq	r5, [r4, #12]
 80057e4:	6833      	ldreq	r3, [r6, #0]
 80057e6:	1aed      	subeq	r5, r5, r3
 80057e8:	68a3      	ldr	r3, [r4, #8]
 80057ea:	bf0c      	ite	eq
 80057ec:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80057f0:	2500      	movne	r5, #0
 80057f2:	4293      	cmp	r3, r2
 80057f4:	bfc4      	itt	gt
 80057f6:	1a9b      	subgt	r3, r3, r2
 80057f8:	18ed      	addgt	r5, r5, r3
 80057fa:	2600      	movs	r6, #0
 80057fc:	341a      	adds	r4, #26
 80057fe:	42b5      	cmp	r5, r6
 8005800:	d11a      	bne.n	8005838 <_printf_common+0xc8>
 8005802:	2000      	movs	r0, #0
 8005804:	e008      	b.n	8005818 <_printf_common+0xa8>
 8005806:	2301      	movs	r3, #1
 8005808:	4652      	mov	r2, sl
 800580a:	4641      	mov	r1, r8
 800580c:	4638      	mov	r0, r7
 800580e:	47c8      	blx	r9
 8005810:	3001      	adds	r0, #1
 8005812:	d103      	bne.n	800581c <_printf_common+0xac>
 8005814:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005818:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800581c:	3501      	adds	r5, #1
 800581e:	e7c6      	b.n	80057ae <_printf_common+0x3e>
 8005820:	18e1      	adds	r1, r4, r3
 8005822:	1c5a      	adds	r2, r3, #1
 8005824:	2030      	movs	r0, #48	@ 0x30
 8005826:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800582a:	4422      	add	r2, r4
 800582c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005830:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005834:	3302      	adds	r3, #2
 8005836:	e7c7      	b.n	80057c8 <_printf_common+0x58>
 8005838:	2301      	movs	r3, #1
 800583a:	4622      	mov	r2, r4
 800583c:	4641      	mov	r1, r8
 800583e:	4638      	mov	r0, r7
 8005840:	47c8      	blx	r9
 8005842:	3001      	adds	r0, #1
 8005844:	d0e6      	beq.n	8005814 <_printf_common+0xa4>
 8005846:	3601      	adds	r6, #1
 8005848:	e7d9      	b.n	80057fe <_printf_common+0x8e>
	...

0800584c <_printf_i>:
 800584c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005850:	7e0f      	ldrb	r7, [r1, #24]
 8005852:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005854:	2f78      	cmp	r7, #120	@ 0x78
 8005856:	4691      	mov	r9, r2
 8005858:	4680      	mov	r8, r0
 800585a:	460c      	mov	r4, r1
 800585c:	469a      	mov	sl, r3
 800585e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8005862:	d807      	bhi.n	8005874 <_printf_i+0x28>
 8005864:	2f62      	cmp	r7, #98	@ 0x62
 8005866:	d80a      	bhi.n	800587e <_printf_i+0x32>
 8005868:	2f00      	cmp	r7, #0
 800586a:	f000 80d1 	beq.w	8005a10 <_printf_i+0x1c4>
 800586e:	2f58      	cmp	r7, #88	@ 0x58
 8005870:	f000 80b8 	beq.w	80059e4 <_printf_i+0x198>
 8005874:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005878:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800587c:	e03a      	b.n	80058f4 <_printf_i+0xa8>
 800587e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8005882:	2b15      	cmp	r3, #21
 8005884:	d8f6      	bhi.n	8005874 <_printf_i+0x28>
 8005886:	a101      	add	r1, pc, #4	@ (adr r1, 800588c <_printf_i+0x40>)
 8005888:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800588c:	080058e5 	.word	0x080058e5
 8005890:	080058f9 	.word	0x080058f9
 8005894:	08005875 	.word	0x08005875
 8005898:	08005875 	.word	0x08005875
 800589c:	08005875 	.word	0x08005875
 80058a0:	08005875 	.word	0x08005875
 80058a4:	080058f9 	.word	0x080058f9
 80058a8:	08005875 	.word	0x08005875
 80058ac:	08005875 	.word	0x08005875
 80058b0:	08005875 	.word	0x08005875
 80058b4:	08005875 	.word	0x08005875
 80058b8:	080059f7 	.word	0x080059f7
 80058bc:	08005923 	.word	0x08005923
 80058c0:	080059b1 	.word	0x080059b1
 80058c4:	08005875 	.word	0x08005875
 80058c8:	08005875 	.word	0x08005875
 80058cc:	08005a19 	.word	0x08005a19
 80058d0:	08005875 	.word	0x08005875
 80058d4:	08005923 	.word	0x08005923
 80058d8:	08005875 	.word	0x08005875
 80058dc:	08005875 	.word	0x08005875
 80058e0:	080059b9 	.word	0x080059b9
 80058e4:	6833      	ldr	r3, [r6, #0]
 80058e6:	1d1a      	adds	r2, r3, #4
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	6032      	str	r2, [r6, #0]
 80058ec:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80058f0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80058f4:	2301      	movs	r3, #1
 80058f6:	e09c      	b.n	8005a32 <_printf_i+0x1e6>
 80058f8:	6833      	ldr	r3, [r6, #0]
 80058fa:	6820      	ldr	r0, [r4, #0]
 80058fc:	1d19      	adds	r1, r3, #4
 80058fe:	6031      	str	r1, [r6, #0]
 8005900:	0606      	lsls	r6, r0, #24
 8005902:	d501      	bpl.n	8005908 <_printf_i+0xbc>
 8005904:	681d      	ldr	r5, [r3, #0]
 8005906:	e003      	b.n	8005910 <_printf_i+0xc4>
 8005908:	0645      	lsls	r5, r0, #25
 800590a:	d5fb      	bpl.n	8005904 <_printf_i+0xb8>
 800590c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005910:	2d00      	cmp	r5, #0
 8005912:	da03      	bge.n	800591c <_printf_i+0xd0>
 8005914:	232d      	movs	r3, #45	@ 0x2d
 8005916:	426d      	negs	r5, r5
 8005918:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800591c:	4858      	ldr	r0, [pc, #352]	@ (8005a80 <_printf_i+0x234>)
 800591e:	230a      	movs	r3, #10
 8005920:	e011      	b.n	8005946 <_printf_i+0xfa>
 8005922:	6821      	ldr	r1, [r4, #0]
 8005924:	6833      	ldr	r3, [r6, #0]
 8005926:	0608      	lsls	r0, r1, #24
 8005928:	f853 5b04 	ldr.w	r5, [r3], #4
 800592c:	d402      	bmi.n	8005934 <_printf_i+0xe8>
 800592e:	0649      	lsls	r1, r1, #25
 8005930:	bf48      	it	mi
 8005932:	b2ad      	uxthmi	r5, r5
 8005934:	2f6f      	cmp	r7, #111	@ 0x6f
 8005936:	4852      	ldr	r0, [pc, #328]	@ (8005a80 <_printf_i+0x234>)
 8005938:	6033      	str	r3, [r6, #0]
 800593a:	bf14      	ite	ne
 800593c:	230a      	movne	r3, #10
 800593e:	2308      	moveq	r3, #8
 8005940:	2100      	movs	r1, #0
 8005942:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005946:	6866      	ldr	r6, [r4, #4]
 8005948:	60a6      	str	r6, [r4, #8]
 800594a:	2e00      	cmp	r6, #0
 800594c:	db05      	blt.n	800595a <_printf_i+0x10e>
 800594e:	6821      	ldr	r1, [r4, #0]
 8005950:	432e      	orrs	r6, r5
 8005952:	f021 0104 	bic.w	r1, r1, #4
 8005956:	6021      	str	r1, [r4, #0]
 8005958:	d04b      	beq.n	80059f2 <_printf_i+0x1a6>
 800595a:	4616      	mov	r6, r2
 800595c:	fbb5 f1f3 	udiv	r1, r5, r3
 8005960:	fb03 5711 	mls	r7, r3, r1, r5
 8005964:	5dc7      	ldrb	r7, [r0, r7]
 8005966:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800596a:	462f      	mov	r7, r5
 800596c:	42bb      	cmp	r3, r7
 800596e:	460d      	mov	r5, r1
 8005970:	d9f4      	bls.n	800595c <_printf_i+0x110>
 8005972:	2b08      	cmp	r3, #8
 8005974:	d10b      	bne.n	800598e <_printf_i+0x142>
 8005976:	6823      	ldr	r3, [r4, #0]
 8005978:	07df      	lsls	r7, r3, #31
 800597a:	d508      	bpl.n	800598e <_printf_i+0x142>
 800597c:	6923      	ldr	r3, [r4, #16]
 800597e:	6861      	ldr	r1, [r4, #4]
 8005980:	4299      	cmp	r1, r3
 8005982:	bfde      	ittt	le
 8005984:	2330      	movle	r3, #48	@ 0x30
 8005986:	f806 3c01 	strble.w	r3, [r6, #-1]
 800598a:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800598e:	1b92      	subs	r2, r2, r6
 8005990:	6122      	str	r2, [r4, #16]
 8005992:	f8cd a000 	str.w	sl, [sp]
 8005996:	464b      	mov	r3, r9
 8005998:	aa03      	add	r2, sp, #12
 800599a:	4621      	mov	r1, r4
 800599c:	4640      	mov	r0, r8
 800599e:	f7ff fee7 	bl	8005770 <_printf_common>
 80059a2:	3001      	adds	r0, #1
 80059a4:	d14a      	bne.n	8005a3c <_printf_i+0x1f0>
 80059a6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80059aa:	b004      	add	sp, #16
 80059ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80059b0:	6823      	ldr	r3, [r4, #0]
 80059b2:	f043 0320 	orr.w	r3, r3, #32
 80059b6:	6023      	str	r3, [r4, #0]
 80059b8:	4832      	ldr	r0, [pc, #200]	@ (8005a84 <_printf_i+0x238>)
 80059ba:	2778      	movs	r7, #120	@ 0x78
 80059bc:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80059c0:	6823      	ldr	r3, [r4, #0]
 80059c2:	6831      	ldr	r1, [r6, #0]
 80059c4:	061f      	lsls	r7, r3, #24
 80059c6:	f851 5b04 	ldr.w	r5, [r1], #4
 80059ca:	d402      	bmi.n	80059d2 <_printf_i+0x186>
 80059cc:	065f      	lsls	r7, r3, #25
 80059ce:	bf48      	it	mi
 80059d0:	b2ad      	uxthmi	r5, r5
 80059d2:	6031      	str	r1, [r6, #0]
 80059d4:	07d9      	lsls	r1, r3, #31
 80059d6:	bf44      	itt	mi
 80059d8:	f043 0320 	orrmi.w	r3, r3, #32
 80059dc:	6023      	strmi	r3, [r4, #0]
 80059de:	b11d      	cbz	r5, 80059e8 <_printf_i+0x19c>
 80059e0:	2310      	movs	r3, #16
 80059e2:	e7ad      	b.n	8005940 <_printf_i+0xf4>
 80059e4:	4826      	ldr	r0, [pc, #152]	@ (8005a80 <_printf_i+0x234>)
 80059e6:	e7e9      	b.n	80059bc <_printf_i+0x170>
 80059e8:	6823      	ldr	r3, [r4, #0]
 80059ea:	f023 0320 	bic.w	r3, r3, #32
 80059ee:	6023      	str	r3, [r4, #0]
 80059f0:	e7f6      	b.n	80059e0 <_printf_i+0x194>
 80059f2:	4616      	mov	r6, r2
 80059f4:	e7bd      	b.n	8005972 <_printf_i+0x126>
 80059f6:	6833      	ldr	r3, [r6, #0]
 80059f8:	6825      	ldr	r5, [r4, #0]
 80059fa:	6961      	ldr	r1, [r4, #20]
 80059fc:	1d18      	adds	r0, r3, #4
 80059fe:	6030      	str	r0, [r6, #0]
 8005a00:	062e      	lsls	r6, r5, #24
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	d501      	bpl.n	8005a0a <_printf_i+0x1be>
 8005a06:	6019      	str	r1, [r3, #0]
 8005a08:	e002      	b.n	8005a10 <_printf_i+0x1c4>
 8005a0a:	0668      	lsls	r0, r5, #25
 8005a0c:	d5fb      	bpl.n	8005a06 <_printf_i+0x1ba>
 8005a0e:	8019      	strh	r1, [r3, #0]
 8005a10:	2300      	movs	r3, #0
 8005a12:	6123      	str	r3, [r4, #16]
 8005a14:	4616      	mov	r6, r2
 8005a16:	e7bc      	b.n	8005992 <_printf_i+0x146>
 8005a18:	6833      	ldr	r3, [r6, #0]
 8005a1a:	1d1a      	adds	r2, r3, #4
 8005a1c:	6032      	str	r2, [r6, #0]
 8005a1e:	681e      	ldr	r6, [r3, #0]
 8005a20:	6862      	ldr	r2, [r4, #4]
 8005a22:	2100      	movs	r1, #0
 8005a24:	4630      	mov	r0, r6
 8005a26:	f7fa fbdb 	bl	80001e0 <memchr>
 8005a2a:	b108      	cbz	r0, 8005a30 <_printf_i+0x1e4>
 8005a2c:	1b80      	subs	r0, r0, r6
 8005a2e:	6060      	str	r0, [r4, #4]
 8005a30:	6863      	ldr	r3, [r4, #4]
 8005a32:	6123      	str	r3, [r4, #16]
 8005a34:	2300      	movs	r3, #0
 8005a36:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005a3a:	e7aa      	b.n	8005992 <_printf_i+0x146>
 8005a3c:	6923      	ldr	r3, [r4, #16]
 8005a3e:	4632      	mov	r2, r6
 8005a40:	4649      	mov	r1, r9
 8005a42:	4640      	mov	r0, r8
 8005a44:	47d0      	blx	sl
 8005a46:	3001      	adds	r0, #1
 8005a48:	d0ad      	beq.n	80059a6 <_printf_i+0x15a>
 8005a4a:	6823      	ldr	r3, [r4, #0]
 8005a4c:	079b      	lsls	r3, r3, #30
 8005a4e:	d413      	bmi.n	8005a78 <_printf_i+0x22c>
 8005a50:	68e0      	ldr	r0, [r4, #12]
 8005a52:	9b03      	ldr	r3, [sp, #12]
 8005a54:	4298      	cmp	r0, r3
 8005a56:	bfb8      	it	lt
 8005a58:	4618      	movlt	r0, r3
 8005a5a:	e7a6      	b.n	80059aa <_printf_i+0x15e>
 8005a5c:	2301      	movs	r3, #1
 8005a5e:	4632      	mov	r2, r6
 8005a60:	4649      	mov	r1, r9
 8005a62:	4640      	mov	r0, r8
 8005a64:	47d0      	blx	sl
 8005a66:	3001      	adds	r0, #1
 8005a68:	d09d      	beq.n	80059a6 <_printf_i+0x15a>
 8005a6a:	3501      	adds	r5, #1
 8005a6c:	68e3      	ldr	r3, [r4, #12]
 8005a6e:	9903      	ldr	r1, [sp, #12]
 8005a70:	1a5b      	subs	r3, r3, r1
 8005a72:	42ab      	cmp	r3, r5
 8005a74:	dcf2      	bgt.n	8005a5c <_printf_i+0x210>
 8005a76:	e7eb      	b.n	8005a50 <_printf_i+0x204>
 8005a78:	2500      	movs	r5, #0
 8005a7a:	f104 0619 	add.w	r6, r4, #25
 8005a7e:	e7f5      	b.n	8005a6c <_printf_i+0x220>
 8005a80:	08006159 	.word	0x08006159
 8005a84:	0800616a 	.word	0x0800616a

08005a88 <__sflush_r>:
 8005a88:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005a8c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005a90:	0716      	lsls	r6, r2, #28
 8005a92:	4605      	mov	r5, r0
 8005a94:	460c      	mov	r4, r1
 8005a96:	d454      	bmi.n	8005b42 <__sflush_r+0xba>
 8005a98:	684b      	ldr	r3, [r1, #4]
 8005a9a:	2b00      	cmp	r3, #0
 8005a9c:	dc02      	bgt.n	8005aa4 <__sflush_r+0x1c>
 8005a9e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8005aa0:	2b00      	cmp	r3, #0
 8005aa2:	dd48      	ble.n	8005b36 <__sflush_r+0xae>
 8005aa4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8005aa6:	2e00      	cmp	r6, #0
 8005aa8:	d045      	beq.n	8005b36 <__sflush_r+0xae>
 8005aaa:	2300      	movs	r3, #0
 8005aac:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8005ab0:	682f      	ldr	r7, [r5, #0]
 8005ab2:	6a21      	ldr	r1, [r4, #32]
 8005ab4:	602b      	str	r3, [r5, #0]
 8005ab6:	d030      	beq.n	8005b1a <__sflush_r+0x92>
 8005ab8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8005aba:	89a3      	ldrh	r3, [r4, #12]
 8005abc:	0759      	lsls	r1, r3, #29
 8005abe:	d505      	bpl.n	8005acc <__sflush_r+0x44>
 8005ac0:	6863      	ldr	r3, [r4, #4]
 8005ac2:	1ad2      	subs	r2, r2, r3
 8005ac4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8005ac6:	b10b      	cbz	r3, 8005acc <__sflush_r+0x44>
 8005ac8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8005aca:	1ad2      	subs	r2, r2, r3
 8005acc:	2300      	movs	r3, #0
 8005ace:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8005ad0:	6a21      	ldr	r1, [r4, #32]
 8005ad2:	4628      	mov	r0, r5
 8005ad4:	47b0      	blx	r6
 8005ad6:	1c43      	adds	r3, r0, #1
 8005ad8:	89a3      	ldrh	r3, [r4, #12]
 8005ada:	d106      	bne.n	8005aea <__sflush_r+0x62>
 8005adc:	6829      	ldr	r1, [r5, #0]
 8005ade:	291d      	cmp	r1, #29
 8005ae0:	d82b      	bhi.n	8005b3a <__sflush_r+0xb2>
 8005ae2:	4a2a      	ldr	r2, [pc, #168]	@ (8005b8c <__sflush_r+0x104>)
 8005ae4:	40ca      	lsrs	r2, r1
 8005ae6:	07d6      	lsls	r6, r2, #31
 8005ae8:	d527      	bpl.n	8005b3a <__sflush_r+0xb2>
 8005aea:	2200      	movs	r2, #0
 8005aec:	6062      	str	r2, [r4, #4]
 8005aee:	04d9      	lsls	r1, r3, #19
 8005af0:	6922      	ldr	r2, [r4, #16]
 8005af2:	6022      	str	r2, [r4, #0]
 8005af4:	d504      	bpl.n	8005b00 <__sflush_r+0x78>
 8005af6:	1c42      	adds	r2, r0, #1
 8005af8:	d101      	bne.n	8005afe <__sflush_r+0x76>
 8005afa:	682b      	ldr	r3, [r5, #0]
 8005afc:	b903      	cbnz	r3, 8005b00 <__sflush_r+0x78>
 8005afe:	6560      	str	r0, [r4, #84]	@ 0x54
 8005b00:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005b02:	602f      	str	r7, [r5, #0]
 8005b04:	b1b9      	cbz	r1, 8005b36 <__sflush_r+0xae>
 8005b06:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005b0a:	4299      	cmp	r1, r3
 8005b0c:	d002      	beq.n	8005b14 <__sflush_r+0x8c>
 8005b0e:	4628      	mov	r0, r5
 8005b10:	f000 fa24 	bl	8005f5c <_free_r>
 8005b14:	2300      	movs	r3, #0
 8005b16:	6363      	str	r3, [r4, #52]	@ 0x34
 8005b18:	e00d      	b.n	8005b36 <__sflush_r+0xae>
 8005b1a:	2301      	movs	r3, #1
 8005b1c:	4628      	mov	r0, r5
 8005b1e:	47b0      	blx	r6
 8005b20:	4602      	mov	r2, r0
 8005b22:	1c50      	adds	r0, r2, #1
 8005b24:	d1c9      	bne.n	8005aba <__sflush_r+0x32>
 8005b26:	682b      	ldr	r3, [r5, #0]
 8005b28:	2b00      	cmp	r3, #0
 8005b2a:	d0c6      	beq.n	8005aba <__sflush_r+0x32>
 8005b2c:	2b1d      	cmp	r3, #29
 8005b2e:	d001      	beq.n	8005b34 <__sflush_r+0xac>
 8005b30:	2b16      	cmp	r3, #22
 8005b32:	d11e      	bne.n	8005b72 <__sflush_r+0xea>
 8005b34:	602f      	str	r7, [r5, #0]
 8005b36:	2000      	movs	r0, #0
 8005b38:	e022      	b.n	8005b80 <__sflush_r+0xf8>
 8005b3a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005b3e:	b21b      	sxth	r3, r3
 8005b40:	e01b      	b.n	8005b7a <__sflush_r+0xf2>
 8005b42:	690f      	ldr	r7, [r1, #16]
 8005b44:	2f00      	cmp	r7, #0
 8005b46:	d0f6      	beq.n	8005b36 <__sflush_r+0xae>
 8005b48:	0793      	lsls	r3, r2, #30
 8005b4a:	680e      	ldr	r6, [r1, #0]
 8005b4c:	bf08      	it	eq
 8005b4e:	694b      	ldreq	r3, [r1, #20]
 8005b50:	600f      	str	r7, [r1, #0]
 8005b52:	bf18      	it	ne
 8005b54:	2300      	movne	r3, #0
 8005b56:	eba6 0807 	sub.w	r8, r6, r7
 8005b5a:	608b      	str	r3, [r1, #8]
 8005b5c:	f1b8 0f00 	cmp.w	r8, #0
 8005b60:	dde9      	ble.n	8005b36 <__sflush_r+0xae>
 8005b62:	6a21      	ldr	r1, [r4, #32]
 8005b64:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8005b66:	4643      	mov	r3, r8
 8005b68:	463a      	mov	r2, r7
 8005b6a:	4628      	mov	r0, r5
 8005b6c:	47b0      	blx	r6
 8005b6e:	2800      	cmp	r0, #0
 8005b70:	dc08      	bgt.n	8005b84 <__sflush_r+0xfc>
 8005b72:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005b76:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005b7a:	81a3      	strh	r3, [r4, #12]
 8005b7c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005b80:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005b84:	4407      	add	r7, r0
 8005b86:	eba8 0800 	sub.w	r8, r8, r0
 8005b8a:	e7e7      	b.n	8005b5c <__sflush_r+0xd4>
 8005b8c:	20400001 	.word	0x20400001

08005b90 <_fflush_r>:
 8005b90:	b538      	push	{r3, r4, r5, lr}
 8005b92:	690b      	ldr	r3, [r1, #16]
 8005b94:	4605      	mov	r5, r0
 8005b96:	460c      	mov	r4, r1
 8005b98:	b913      	cbnz	r3, 8005ba0 <_fflush_r+0x10>
 8005b9a:	2500      	movs	r5, #0
 8005b9c:	4628      	mov	r0, r5
 8005b9e:	bd38      	pop	{r3, r4, r5, pc}
 8005ba0:	b118      	cbz	r0, 8005baa <_fflush_r+0x1a>
 8005ba2:	6a03      	ldr	r3, [r0, #32]
 8005ba4:	b90b      	cbnz	r3, 8005baa <_fflush_r+0x1a>
 8005ba6:	f7ff fb25 	bl	80051f4 <__sinit>
 8005baa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005bae:	2b00      	cmp	r3, #0
 8005bb0:	d0f3      	beq.n	8005b9a <_fflush_r+0xa>
 8005bb2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8005bb4:	07d0      	lsls	r0, r2, #31
 8005bb6:	d404      	bmi.n	8005bc2 <_fflush_r+0x32>
 8005bb8:	0599      	lsls	r1, r3, #22
 8005bba:	d402      	bmi.n	8005bc2 <_fflush_r+0x32>
 8005bbc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005bbe:	f7ff fbf2 	bl	80053a6 <__retarget_lock_acquire_recursive>
 8005bc2:	4628      	mov	r0, r5
 8005bc4:	4621      	mov	r1, r4
 8005bc6:	f7ff ff5f 	bl	8005a88 <__sflush_r>
 8005bca:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005bcc:	07da      	lsls	r2, r3, #31
 8005bce:	4605      	mov	r5, r0
 8005bd0:	d4e4      	bmi.n	8005b9c <_fflush_r+0xc>
 8005bd2:	89a3      	ldrh	r3, [r4, #12]
 8005bd4:	059b      	lsls	r3, r3, #22
 8005bd6:	d4e1      	bmi.n	8005b9c <_fflush_r+0xc>
 8005bd8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005bda:	f7ff fbe5 	bl	80053a8 <__retarget_lock_release_recursive>
 8005bde:	e7dd      	b.n	8005b9c <_fflush_r+0xc>

08005be0 <__malloc_lock>:
 8005be0:	4801      	ldr	r0, [pc, #4]	@ (8005be8 <__malloc_lock+0x8>)
 8005be2:	f7ff bbe0 	b.w	80053a6 <__retarget_lock_acquire_recursive>
 8005be6:	bf00      	nop
 8005be8:	20000424 	.word	0x20000424

08005bec <__malloc_unlock>:
 8005bec:	4801      	ldr	r0, [pc, #4]	@ (8005bf4 <__malloc_unlock+0x8>)
 8005bee:	f7ff bbdb 	b.w	80053a8 <__retarget_lock_release_recursive>
 8005bf2:	bf00      	nop
 8005bf4:	20000424 	.word	0x20000424

08005bf8 <__sread>:
 8005bf8:	b510      	push	{r4, lr}
 8005bfa:	460c      	mov	r4, r1
 8005bfc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005c00:	f000 f956 	bl	8005eb0 <_read_r>
 8005c04:	2800      	cmp	r0, #0
 8005c06:	bfab      	itete	ge
 8005c08:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8005c0a:	89a3      	ldrhlt	r3, [r4, #12]
 8005c0c:	181b      	addge	r3, r3, r0
 8005c0e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8005c12:	bfac      	ite	ge
 8005c14:	6563      	strge	r3, [r4, #84]	@ 0x54
 8005c16:	81a3      	strhlt	r3, [r4, #12]
 8005c18:	bd10      	pop	{r4, pc}

08005c1a <__swrite>:
 8005c1a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005c1e:	461f      	mov	r7, r3
 8005c20:	898b      	ldrh	r3, [r1, #12]
 8005c22:	05db      	lsls	r3, r3, #23
 8005c24:	4605      	mov	r5, r0
 8005c26:	460c      	mov	r4, r1
 8005c28:	4616      	mov	r6, r2
 8005c2a:	d505      	bpl.n	8005c38 <__swrite+0x1e>
 8005c2c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005c30:	2302      	movs	r3, #2
 8005c32:	2200      	movs	r2, #0
 8005c34:	f000 f92a 	bl	8005e8c <_lseek_r>
 8005c38:	89a3      	ldrh	r3, [r4, #12]
 8005c3a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005c3e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005c42:	81a3      	strh	r3, [r4, #12]
 8005c44:	4632      	mov	r2, r6
 8005c46:	463b      	mov	r3, r7
 8005c48:	4628      	mov	r0, r5
 8005c4a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005c4e:	f000 b951 	b.w	8005ef4 <_write_r>

08005c52 <__sseek>:
 8005c52:	b510      	push	{r4, lr}
 8005c54:	460c      	mov	r4, r1
 8005c56:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005c5a:	f000 f917 	bl	8005e8c <_lseek_r>
 8005c5e:	1c43      	adds	r3, r0, #1
 8005c60:	89a3      	ldrh	r3, [r4, #12]
 8005c62:	bf15      	itete	ne
 8005c64:	6560      	strne	r0, [r4, #84]	@ 0x54
 8005c66:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8005c6a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8005c6e:	81a3      	strheq	r3, [r4, #12]
 8005c70:	bf18      	it	ne
 8005c72:	81a3      	strhne	r3, [r4, #12]
 8005c74:	bd10      	pop	{r4, pc}

08005c76 <__sclose>:
 8005c76:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005c7a:	f000 b94d 	b.w	8005f18 <_close_r>

08005c7e <__swbuf_r>:
 8005c7e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005c80:	460e      	mov	r6, r1
 8005c82:	4614      	mov	r4, r2
 8005c84:	4605      	mov	r5, r0
 8005c86:	b118      	cbz	r0, 8005c90 <__swbuf_r+0x12>
 8005c88:	6a03      	ldr	r3, [r0, #32]
 8005c8a:	b90b      	cbnz	r3, 8005c90 <__swbuf_r+0x12>
 8005c8c:	f7ff fab2 	bl	80051f4 <__sinit>
 8005c90:	69a3      	ldr	r3, [r4, #24]
 8005c92:	60a3      	str	r3, [r4, #8]
 8005c94:	89a3      	ldrh	r3, [r4, #12]
 8005c96:	071a      	lsls	r2, r3, #28
 8005c98:	d501      	bpl.n	8005c9e <__swbuf_r+0x20>
 8005c9a:	6923      	ldr	r3, [r4, #16]
 8005c9c:	b943      	cbnz	r3, 8005cb0 <__swbuf_r+0x32>
 8005c9e:	4621      	mov	r1, r4
 8005ca0:	4628      	mov	r0, r5
 8005ca2:	f000 f82b 	bl	8005cfc <__swsetup_r>
 8005ca6:	b118      	cbz	r0, 8005cb0 <__swbuf_r+0x32>
 8005ca8:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8005cac:	4638      	mov	r0, r7
 8005cae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005cb0:	6823      	ldr	r3, [r4, #0]
 8005cb2:	6922      	ldr	r2, [r4, #16]
 8005cb4:	1a98      	subs	r0, r3, r2
 8005cb6:	6963      	ldr	r3, [r4, #20]
 8005cb8:	b2f6      	uxtb	r6, r6
 8005cba:	4283      	cmp	r3, r0
 8005cbc:	4637      	mov	r7, r6
 8005cbe:	dc05      	bgt.n	8005ccc <__swbuf_r+0x4e>
 8005cc0:	4621      	mov	r1, r4
 8005cc2:	4628      	mov	r0, r5
 8005cc4:	f7ff ff64 	bl	8005b90 <_fflush_r>
 8005cc8:	2800      	cmp	r0, #0
 8005cca:	d1ed      	bne.n	8005ca8 <__swbuf_r+0x2a>
 8005ccc:	68a3      	ldr	r3, [r4, #8]
 8005cce:	3b01      	subs	r3, #1
 8005cd0:	60a3      	str	r3, [r4, #8]
 8005cd2:	6823      	ldr	r3, [r4, #0]
 8005cd4:	1c5a      	adds	r2, r3, #1
 8005cd6:	6022      	str	r2, [r4, #0]
 8005cd8:	701e      	strb	r6, [r3, #0]
 8005cda:	6962      	ldr	r2, [r4, #20]
 8005cdc:	1c43      	adds	r3, r0, #1
 8005cde:	429a      	cmp	r2, r3
 8005ce0:	d004      	beq.n	8005cec <__swbuf_r+0x6e>
 8005ce2:	89a3      	ldrh	r3, [r4, #12]
 8005ce4:	07db      	lsls	r3, r3, #31
 8005ce6:	d5e1      	bpl.n	8005cac <__swbuf_r+0x2e>
 8005ce8:	2e0a      	cmp	r6, #10
 8005cea:	d1df      	bne.n	8005cac <__swbuf_r+0x2e>
 8005cec:	4621      	mov	r1, r4
 8005cee:	4628      	mov	r0, r5
 8005cf0:	f7ff ff4e 	bl	8005b90 <_fflush_r>
 8005cf4:	2800      	cmp	r0, #0
 8005cf6:	d0d9      	beq.n	8005cac <__swbuf_r+0x2e>
 8005cf8:	e7d6      	b.n	8005ca8 <__swbuf_r+0x2a>
	...

08005cfc <__swsetup_r>:
 8005cfc:	b538      	push	{r3, r4, r5, lr}
 8005cfe:	4b29      	ldr	r3, [pc, #164]	@ (8005da4 <__swsetup_r+0xa8>)
 8005d00:	4605      	mov	r5, r0
 8005d02:	6818      	ldr	r0, [r3, #0]
 8005d04:	460c      	mov	r4, r1
 8005d06:	b118      	cbz	r0, 8005d10 <__swsetup_r+0x14>
 8005d08:	6a03      	ldr	r3, [r0, #32]
 8005d0a:	b90b      	cbnz	r3, 8005d10 <__swsetup_r+0x14>
 8005d0c:	f7ff fa72 	bl	80051f4 <__sinit>
 8005d10:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005d14:	0719      	lsls	r1, r3, #28
 8005d16:	d422      	bmi.n	8005d5e <__swsetup_r+0x62>
 8005d18:	06da      	lsls	r2, r3, #27
 8005d1a:	d407      	bmi.n	8005d2c <__swsetup_r+0x30>
 8005d1c:	2209      	movs	r2, #9
 8005d1e:	602a      	str	r2, [r5, #0]
 8005d20:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005d24:	81a3      	strh	r3, [r4, #12]
 8005d26:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005d2a:	e033      	b.n	8005d94 <__swsetup_r+0x98>
 8005d2c:	0758      	lsls	r0, r3, #29
 8005d2e:	d512      	bpl.n	8005d56 <__swsetup_r+0x5a>
 8005d30:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005d32:	b141      	cbz	r1, 8005d46 <__swsetup_r+0x4a>
 8005d34:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005d38:	4299      	cmp	r1, r3
 8005d3a:	d002      	beq.n	8005d42 <__swsetup_r+0x46>
 8005d3c:	4628      	mov	r0, r5
 8005d3e:	f000 f90d 	bl	8005f5c <_free_r>
 8005d42:	2300      	movs	r3, #0
 8005d44:	6363      	str	r3, [r4, #52]	@ 0x34
 8005d46:	89a3      	ldrh	r3, [r4, #12]
 8005d48:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8005d4c:	81a3      	strh	r3, [r4, #12]
 8005d4e:	2300      	movs	r3, #0
 8005d50:	6063      	str	r3, [r4, #4]
 8005d52:	6923      	ldr	r3, [r4, #16]
 8005d54:	6023      	str	r3, [r4, #0]
 8005d56:	89a3      	ldrh	r3, [r4, #12]
 8005d58:	f043 0308 	orr.w	r3, r3, #8
 8005d5c:	81a3      	strh	r3, [r4, #12]
 8005d5e:	6923      	ldr	r3, [r4, #16]
 8005d60:	b94b      	cbnz	r3, 8005d76 <__swsetup_r+0x7a>
 8005d62:	89a3      	ldrh	r3, [r4, #12]
 8005d64:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8005d68:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005d6c:	d003      	beq.n	8005d76 <__swsetup_r+0x7a>
 8005d6e:	4621      	mov	r1, r4
 8005d70:	4628      	mov	r0, r5
 8005d72:	f000 f83f 	bl	8005df4 <__smakebuf_r>
 8005d76:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005d7a:	f013 0201 	ands.w	r2, r3, #1
 8005d7e:	d00a      	beq.n	8005d96 <__swsetup_r+0x9a>
 8005d80:	2200      	movs	r2, #0
 8005d82:	60a2      	str	r2, [r4, #8]
 8005d84:	6962      	ldr	r2, [r4, #20]
 8005d86:	4252      	negs	r2, r2
 8005d88:	61a2      	str	r2, [r4, #24]
 8005d8a:	6922      	ldr	r2, [r4, #16]
 8005d8c:	b942      	cbnz	r2, 8005da0 <__swsetup_r+0xa4>
 8005d8e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8005d92:	d1c5      	bne.n	8005d20 <__swsetup_r+0x24>
 8005d94:	bd38      	pop	{r3, r4, r5, pc}
 8005d96:	0799      	lsls	r1, r3, #30
 8005d98:	bf58      	it	pl
 8005d9a:	6962      	ldrpl	r2, [r4, #20]
 8005d9c:	60a2      	str	r2, [r4, #8]
 8005d9e:	e7f4      	b.n	8005d8a <__swsetup_r+0x8e>
 8005da0:	2000      	movs	r0, #0
 8005da2:	e7f7      	b.n	8005d94 <__swsetup_r+0x98>
 8005da4:	2000011c 	.word	0x2000011c

08005da8 <__swhatbuf_r>:
 8005da8:	b570      	push	{r4, r5, r6, lr}
 8005daa:	460c      	mov	r4, r1
 8005dac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005db0:	2900      	cmp	r1, #0
 8005db2:	b096      	sub	sp, #88	@ 0x58
 8005db4:	4615      	mov	r5, r2
 8005db6:	461e      	mov	r6, r3
 8005db8:	da0d      	bge.n	8005dd6 <__swhatbuf_r+0x2e>
 8005dba:	89a3      	ldrh	r3, [r4, #12]
 8005dbc:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8005dc0:	f04f 0100 	mov.w	r1, #0
 8005dc4:	bf14      	ite	ne
 8005dc6:	2340      	movne	r3, #64	@ 0x40
 8005dc8:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8005dcc:	2000      	movs	r0, #0
 8005dce:	6031      	str	r1, [r6, #0]
 8005dd0:	602b      	str	r3, [r5, #0]
 8005dd2:	b016      	add	sp, #88	@ 0x58
 8005dd4:	bd70      	pop	{r4, r5, r6, pc}
 8005dd6:	466a      	mov	r2, sp
 8005dd8:	f000 f8ae 	bl	8005f38 <_fstat_r>
 8005ddc:	2800      	cmp	r0, #0
 8005dde:	dbec      	blt.n	8005dba <__swhatbuf_r+0x12>
 8005de0:	9901      	ldr	r1, [sp, #4]
 8005de2:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8005de6:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8005dea:	4259      	negs	r1, r3
 8005dec:	4159      	adcs	r1, r3
 8005dee:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005df2:	e7eb      	b.n	8005dcc <__swhatbuf_r+0x24>

08005df4 <__smakebuf_r>:
 8005df4:	898b      	ldrh	r3, [r1, #12]
 8005df6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005df8:	079d      	lsls	r5, r3, #30
 8005dfa:	4606      	mov	r6, r0
 8005dfc:	460c      	mov	r4, r1
 8005dfe:	d507      	bpl.n	8005e10 <__smakebuf_r+0x1c>
 8005e00:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8005e04:	6023      	str	r3, [r4, #0]
 8005e06:	6123      	str	r3, [r4, #16]
 8005e08:	2301      	movs	r3, #1
 8005e0a:	6163      	str	r3, [r4, #20]
 8005e0c:	b003      	add	sp, #12
 8005e0e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005e10:	ab01      	add	r3, sp, #4
 8005e12:	466a      	mov	r2, sp
 8005e14:	f7ff ffc8 	bl	8005da8 <__swhatbuf_r>
 8005e18:	9f00      	ldr	r7, [sp, #0]
 8005e1a:	4605      	mov	r5, r0
 8005e1c:	4639      	mov	r1, r7
 8005e1e:	4630      	mov	r0, r6
 8005e20:	f7ff fc26 	bl	8005670 <_malloc_r>
 8005e24:	b948      	cbnz	r0, 8005e3a <__smakebuf_r+0x46>
 8005e26:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005e2a:	059a      	lsls	r2, r3, #22
 8005e2c:	d4ee      	bmi.n	8005e0c <__smakebuf_r+0x18>
 8005e2e:	f023 0303 	bic.w	r3, r3, #3
 8005e32:	f043 0302 	orr.w	r3, r3, #2
 8005e36:	81a3      	strh	r3, [r4, #12]
 8005e38:	e7e2      	b.n	8005e00 <__smakebuf_r+0xc>
 8005e3a:	89a3      	ldrh	r3, [r4, #12]
 8005e3c:	6020      	str	r0, [r4, #0]
 8005e3e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005e42:	81a3      	strh	r3, [r4, #12]
 8005e44:	9b01      	ldr	r3, [sp, #4]
 8005e46:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8005e4a:	b15b      	cbz	r3, 8005e64 <__smakebuf_r+0x70>
 8005e4c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005e50:	4630      	mov	r0, r6
 8005e52:	f000 f80b 	bl	8005e6c <_isatty_r>
 8005e56:	b128      	cbz	r0, 8005e64 <__smakebuf_r+0x70>
 8005e58:	89a3      	ldrh	r3, [r4, #12]
 8005e5a:	f023 0303 	bic.w	r3, r3, #3
 8005e5e:	f043 0301 	orr.w	r3, r3, #1
 8005e62:	81a3      	strh	r3, [r4, #12]
 8005e64:	89a3      	ldrh	r3, [r4, #12]
 8005e66:	431d      	orrs	r5, r3
 8005e68:	81a5      	strh	r5, [r4, #12]
 8005e6a:	e7cf      	b.n	8005e0c <__smakebuf_r+0x18>

08005e6c <_isatty_r>:
 8005e6c:	b538      	push	{r3, r4, r5, lr}
 8005e6e:	4d06      	ldr	r5, [pc, #24]	@ (8005e88 <_isatty_r+0x1c>)
 8005e70:	2300      	movs	r3, #0
 8005e72:	4604      	mov	r4, r0
 8005e74:	4608      	mov	r0, r1
 8005e76:	602b      	str	r3, [r5, #0]
 8005e78:	f7fb fe4b 	bl	8001b12 <_isatty>
 8005e7c:	1c43      	adds	r3, r0, #1
 8005e7e:	d102      	bne.n	8005e86 <_isatty_r+0x1a>
 8005e80:	682b      	ldr	r3, [r5, #0]
 8005e82:	b103      	cbz	r3, 8005e86 <_isatty_r+0x1a>
 8005e84:	6023      	str	r3, [r4, #0]
 8005e86:	bd38      	pop	{r3, r4, r5, pc}
 8005e88:	20000430 	.word	0x20000430

08005e8c <_lseek_r>:
 8005e8c:	b538      	push	{r3, r4, r5, lr}
 8005e8e:	4d07      	ldr	r5, [pc, #28]	@ (8005eac <_lseek_r+0x20>)
 8005e90:	4604      	mov	r4, r0
 8005e92:	4608      	mov	r0, r1
 8005e94:	4611      	mov	r1, r2
 8005e96:	2200      	movs	r2, #0
 8005e98:	602a      	str	r2, [r5, #0]
 8005e9a:	461a      	mov	r2, r3
 8005e9c:	f7fb fe44 	bl	8001b28 <_lseek>
 8005ea0:	1c43      	adds	r3, r0, #1
 8005ea2:	d102      	bne.n	8005eaa <_lseek_r+0x1e>
 8005ea4:	682b      	ldr	r3, [r5, #0]
 8005ea6:	b103      	cbz	r3, 8005eaa <_lseek_r+0x1e>
 8005ea8:	6023      	str	r3, [r4, #0]
 8005eaa:	bd38      	pop	{r3, r4, r5, pc}
 8005eac:	20000430 	.word	0x20000430

08005eb0 <_read_r>:
 8005eb0:	b538      	push	{r3, r4, r5, lr}
 8005eb2:	4d07      	ldr	r5, [pc, #28]	@ (8005ed0 <_read_r+0x20>)
 8005eb4:	4604      	mov	r4, r0
 8005eb6:	4608      	mov	r0, r1
 8005eb8:	4611      	mov	r1, r2
 8005eba:	2200      	movs	r2, #0
 8005ebc:	602a      	str	r2, [r5, #0]
 8005ebe:	461a      	mov	r2, r3
 8005ec0:	f7fb fdee 	bl	8001aa0 <_read>
 8005ec4:	1c43      	adds	r3, r0, #1
 8005ec6:	d102      	bne.n	8005ece <_read_r+0x1e>
 8005ec8:	682b      	ldr	r3, [r5, #0]
 8005eca:	b103      	cbz	r3, 8005ece <_read_r+0x1e>
 8005ecc:	6023      	str	r3, [r4, #0]
 8005ece:	bd38      	pop	{r3, r4, r5, pc}
 8005ed0:	20000430 	.word	0x20000430

08005ed4 <_sbrk_r>:
 8005ed4:	b538      	push	{r3, r4, r5, lr}
 8005ed6:	4d06      	ldr	r5, [pc, #24]	@ (8005ef0 <_sbrk_r+0x1c>)
 8005ed8:	2300      	movs	r3, #0
 8005eda:	4604      	mov	r4, r0
 8005edc:	4608      	mov	r0, r1
 8005ede:	602b      	str	r3, [r5, #0]
 8005ee0:	f7fb fe30 	bl	8001b44 <_sbrk>
 8005ee4:	1c43      	adds	r3, r0, #1
 8005ee6:	d102      	bne.n	8005eee <_sbrk_r+0x1a>
 8005ee8:	682b      	ldr	r3, [r5, #0]
 8005eea:	b103      	cbz	r3, 8005eee <_sbrk_r+0x1a>
 8005eec:	6023      	str	r3, [r4, #0]
 8005eee:	bd38      	pop	{r3, r4, r5, pc}
 8005ef0:	20000430 	.word	0x20000430

08005ef4 <_write_r>:
 8005ef4:	b538      	push	{r3, r4, r5, lr}
 8005ef6:	4d07      	ldr	r5, [pc, #28]	@ (8005f14 <_write_r+0x20>)
 8005ef8:	4604      	mov	r4, r0
 8005efa:	4608      	mov	r0, r1
 8005efc:	4611      	mov	r1, r2
 8005efe:	2200      	movs	r2, #0
 8005f00:	602a      	str	r2, [r5, #0]
 8005f02:	461a      	mov	r2, r3
 8005f04:	f7fb f9b4 	bl	8001270 <_write>
 8005f08:	1c43      	adds	r3, r0, #1
 8005f0a:	d102      	bne.n	8005f12 <_write_r+0x1e>
 8005f0c:	682b      	ldr	r3, [r5, #0]
 8005f0e:	b103      	cbz	r3, 8005f12 <_write_r+0x1e>
 8005f10:	6023      	str	r3, [r4, #0]
 8005f12:	bd38      	pop	{r3, r4, r5, pc}
 8005f14:	20000430 	.word	0x20000430

08005f18 <_close_r>:
 8005f18:	b538      	push	{r3, r4, r5, lr}
 8005f1a:	4d06      	ldr	r5, [pc, #24]	@ (8005f34 <_close_r+0x1c>)
 8005f1c:	2300      	movs	r3, #0
 8005f1e:	4604      	mov	r4, r0
 8005f20:	4608      	mov	r0, r1
 8005f22:	602b      	str	r3, [r5, #0]
 8005f24:	f7fb fdd9 	bl	8001ada <_close>
 8005f28:	1c43      	adds	r3, r0, #1
 8005f2a:	d102      	bne.n	8005f32 <_close_r+0x1a>
 8005f2c:	682b      	ldr	r3, [r5, #0]
 8005f2e:	b103      	cbz	r3, 8005f32 <_close_r+0x1a>
 8005f30:	6023      	str	r3, [r4, #0]
 8005f32:	bd38      	pop	{r3, r4, r5, pc}
 8005f34:	20000430 	.word	0x20000430

08005f38 <_fstat_r>:
 8005f38:	b538      	push	{r3, r4, r5, lr}
 8005f3a:	4d07      	ldr	r5, [pc, #28]	@ (8005f58 <_fstat_r+0x20>)
 8005f3c:	2300      	movs	r3, #0
 8005f3e:	4604      	mov	r4, r0
 8005f40:	4608      	mov	r0, r1
 8005f42:	4611      	mov	r1, r2
 8005f44:	602b      	str	r3, [r5, #0]
 8005f46:	f7fb fdd4 	bl	8001af2 <_fstat>
 8005f4a:	1c43      	adds	r3, r0, #1
 8005f4c:	d102      	bne.n	8005f54 <_fstat_r+0x1c>
 8005f4e:	682b      	ldr	r3, [r5, #0]
 8005f50:	b103      	cbz	r3, 8005f54 <_fstat_r+0x1c>
 8005f52:	6023      	str	r3, [r4, #0]
 8005f54:	bd38      	pop	{r3, r4, r5, pc}
 8005f56:	bf00      	nop
 8005f58:	20000430 	.word	0x20000430

08005f5c <_free_r>:
 8005f5c:	b538      	push	{r3, r4, r5, lr}
 8005f5e:	4605      	mov	r5, r0
 8005f60:	2900      	cmp	r1, #0
 8005f62:	d041      	beq.n	8005fe8 <_free_r+0x8c>
 8005f64:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005f68:	1f0c      	subs	r4, r1, #4
 8005f6a:	2b00      	cmp	r3, #0
 8005f6c:	bfb8      	it	lt
 8005f6e:	18e4      	addlt	r4, r4, r3
 8005f70:	f7ff fe36 	bl	8005be0 <__malloc_lock>
 8005f74:	4a1d      	ldr	r2, [pc, #116]	@ (8005fec <_free_r+0x90>)
 8005f76:	6813      	ldr	r3, [r2, #0]
 8005f78:	b933      	cbnz	r3, 8005f88 <_free_r+0x2c>
 8005f7a:	6063      	str	r3, [r4, #4]
 8005f7c:	6014      	str	r4, [r2, #0]
 8005f7e:	4628      	mov	r0, r5
 8005f80:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005f84:	f7ff be32 	b.w	8005bec <__malloc_unlock>
 8005f88:	42a3      	cmp	r3, r4
 8005f8a:	d908      	bls.n	8005f9e <_free_r+0x42>
 8005f8c:	6820      	ldr	r0, [r4, #0]
 8005f8e:	1821      	adds	r1, r4, r0
 8005f90:	428b      	cmp	r3, r1
 8005f92:	bf01      	itttt	eq
 8005f94:	6819      	ldreq	r1, [r3, #0]
 8005f96:	685b      	ldreq	r3, [r3, #4]
 8005f98:	1809      	addeq	r1, r1, r0
 8005f9a:	6021      	streq	r1, [r4, #0]
 8005f9c:	e7ed      	b.n	8005f7a <_free_r+0x1e>
 8005f9e:	461a      	mov	r2, r3
 8005fa0:	685b      	ldr	r3, [r3, #4]
 8005fa2:	b10b      	cbz	r3, 8005fa8 <_free_r+0x4c>
 8005fa4:	42a3      	cmp	r3, r4
 8005fa6:	d9fa      	bls.n	8005f9e <_free_r+0x42>
 8005fa8:	6811      	ldr	r1, [r2, #0]
 8005faa:	1850      	adds	r0, r2, r1
 8005fac:	42a0      	cmp	r0, r4
 8005fae:	d10b      	bne.n	8005fc8 <_free_r+0x6c>
 8005fb0:	6820      	ldr	r0, [r4, #0]
 8005fb2:	4401      	add	r1, r0
 8005fb4:	1850      	adds	r0, r2, r1
 8005fb6:	4283      	cmp	r3, r0
 8005fb8:	6011      	str	r1, [r2, #0]
 8005fba:	d1e0      	bne.n	8005f7e <_free_r+0x22>
 8005fbc:	6818      	ldr	r0, [r3, #0]
 8005fbe:	685b      	ldr	r3, [r3, #4]
 8005fc0:	6053      	str	r3, [r2, #4]
 8005fc2:	4408      	add	r0, r1
 8005fc4:	6010      	str	r0, [r2, #0]
 8005fc6:	e7da      	b.n	8005f7e <_free_r+0x22>
 8005fc8:	d902      	bls.n	8005fd0 <_free_r+0x74>
 8005fca:	230c      	movs	r3, #12
 8005fcc:	602b      	str	r3, [r5, #0]
 8005fce:	e7d6      	b.n	8005f7e <_free_r+0x22>
 8005fd0:	6820      	ldr	r0, [r4, #0]
 8005fd2:	1821      	adds	r1, r4, r0
 8005fd4:	428b      	cmp	r3, r1
 8005fd6:	bf04      	itt	eq
 8005fd8:	6819      	ldreq	r1, [r3, #0]
 8005fda:	685b      	ldreq	r3, [r3, #4]
 8005fdc:	6063      	str	r3, [r4, #4]
 8005fde:	bf04      	itt	eq
 8005fe0:	1809      	addeq	r1, r1, r0
 8005fe2:	6021      	streq	r1, [r4, #0]
 8005fe4:	6054      	str	r4, [r2, #4]
 8005fe6:	e7ca      	b.n	8005f7e <_free_r+0x22>
 8005fe8:	bd38      	pop	{r3, r4, r5, pc}
 8005fea:	bf00      	nop
 8005fec:	2000042c 	.word	0x2000042c

08005ff0 <_init>:
 8005ff0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005ff2:	bf00      	nop
 8005ff4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005ff6:	bc08      	pop	{r3}
 8005ff8:	469e      	mov	lr, r3
 8005ffa:	4770      	bx	lr

08005ffc <_fini>:
 8005ffc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005ffe:	bf00      	nop
 8006000:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006002:	bc08      	pop	{r3}
 8006004:	469e      	mov	lr, r3
 8006006:	4770      	bx	lr
