INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A08/DAC-Interface/DAC_Demo/DAC_Demo.srcs/sources_1/ip/Triangle_Rom/Triangle_Rom_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Triangle_Rom
INFO: [VRFC 10-311] analyzing module Triangle_Rom_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module Triangle_Rom_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module Triangle_Rom_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module Triangle_Rom_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module Triangle_Rom_blk_mem_gen_v8_4_2
INFO: [VRFC 10-311] analyzing module Triangle_Rom_blk_mem_gen_v8_4_2_synth
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A08/DAC-Interface/DAC_Demo/DAC_Demo.srcs/sources_1/ip/Square_Rom/Square_Rom_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Square_Rom
INFO: [VRFC 10-311] analyzing module Square_Rom_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module Square_Rom_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module Square_Rom_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module Square_Rom_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module Square_Rom_blk_mem_gen_v8_4_2
INFO: [VRFC 10-311] analyzing module Square_Rom_blk_mem_gen_v8_4_2_synth
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A08/DAC-Interface/DAC_Demo/DAC_Demo.srcs/sources_1/ip/Sin_Rom/Sin_Rom_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sin_Rom
INFO: [VRFC 10-311] analyzing module Sin_Rom_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module Sin_Rom_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module Sin_Rom_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module Sin_Rom_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module Sin_Rom_blk_mem_gen_v8_4_2
INFO: [VRFC 10-311] analyzing module Sin_Rom_blk_mem_gen_v8_4_2_synth
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A08/DAC-Interface/DAC_Demo/DAC_Demo.srcs/sources_1/ip/clk_5_10/clk_5_10_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_5_10
INFO: [VRFC 10-311] analyzing module clk_5_10_clk_5_10_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A08/DAC-Interface/DAC_Demo/DAC_Demo.srcs/sources_1/new/Clk_Division.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Clk_Division
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A08/DAC-Interface/DAC_Demo/DAC_Demo.srcs/sources_1/new/DDS_Addr_Generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DDS_Addr_Generator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A08/DAC-Interface/DAC_Demo/DAC_Demo.srcs/sources_1/new/Driver_DAC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Driver_DAC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A08/DAC-Interface/DAC_Demo/DAC_Demo.srcs/sources_1/new/DAC_Demo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DAC_Demo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A08/DAC-Interface/DAC_Demo/DAC_Demo.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [D:/A08/DAC-Interface/DAC_Demo/DAC_Demo.sim/sim_1/behav/xsim/glbl.v:6]
