
<br />
<p align="center">
  <h3 align="center">Processor Design</h3>
</p>

## Authors

[Neha Bhoi](https://github.com/Nehabhoi)

## About The Project
This project consists of Verilog code to demonstrate the implementation of a 5-stage pipeline processor.
It consist of below modules:<br />
[1.ALU_Simulation](https://github.com/Nehabhoi/Processor/blob/main/ALU_Simulation/Simulation%20of%20ALU.pdf)<br />
[2.Register File](https://github.com/Nehabhoi/Processor/blob/main/Register%20File/Register%20File.pdf)<br />
[3.Data Memory](https://github.com/Nehabhoi/Processor/blob/main/Data%20Memory/Data%20Memory.pdf)<br />
[4.PCIMControl](https://github.com/Nehabhoi/Processor/blob/main/PCIMControl/PCIMControl.pdf)<br />
[5.PCIMID with RFALUDMRF](https://github.com/Nehabhoi/Processor/blob/main/PCIMID%20with%20RFALUDMRF/PCIMID%20with%20RFALUDMRF.pdf)<br />
[6.Branch](https://github.com/Nehabhoi/Processor/blob/main/Branch/Branch.pdf)<br />
[7.Pipelined](https://github.com/Nehabhoi/Processor/blob/main/Pipelined/Pipelined.pdf)<br />

References:<br />
[1] Computer Organization and Design: The Hardware/Software Interface (ARM edition) by David A. Patterson<br />
and John L. Hennessy<br/>
