# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../Lab4_Task3.srcs/sources_1/new/B_reg_4_bit.sv" \
"../../../../Lab4_Task3.srcs/sources_1/new/DFF.sv" \
"../../../../Lab4_Task3.srcs/sources_1/new/Latch.sv" \
"../../../../Lab4_Task3.srcs/sources_1/new/reg_4_bit.sv" \
"../../../../Lab4_Task3.srcs/sim_1/new/regs_4_bit_tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
