<stg><name>convolution_layer2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_345</name>


<trans_list>

<trans id="12752" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10740" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10741" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10742" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10743" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10744" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10745" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10746" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10747" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10748" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10749" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10750" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10751" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10752" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10753" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10754" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10755" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10756" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10757" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10758" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10759" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10760" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10761" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10762" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10763" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10764" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10765" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10766" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10767" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10768" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10769" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10770" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10771" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10772" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10773" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10774" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10775" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10776" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10777" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10778" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10779" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10780" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10781" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10782" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10783" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10784" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10785" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10786" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10787" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10788" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10789" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10790" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10791" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10792" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10793" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10794" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10795" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10796" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10797" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10798" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10799" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10800" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10801" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10802" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10803" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10804" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10805" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10806" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10807" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10808" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10809" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10810" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10811" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10812" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10813" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10814" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10815" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10816" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10817" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10818" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10819" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10820" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10821" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10822" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10823" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10824" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10825" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10826" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10827" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10828" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10829" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10830" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10831" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10832" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10833" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10834" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10835" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10836" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10837" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10838" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10839" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10840" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10841" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10842" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10843" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10844" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10845" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10846" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10847" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10848" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10849" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10850" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10851" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10852" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10853" from="115" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10854" from="116" to="117">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10855" from="117" to="118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10856" from="118" to="119">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10857" from="119" to="120">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10858" from="120" to="121">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10859" from="121" to="122">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10860" from="122" to="123">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10861" from="123" to="124">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10862" from="124" to="125">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10863" from="125" to="126">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10864" from="126" to="127">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10865" from="127" to="128">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10866" from="128" to="129">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10867" from="129" to="130">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10868" from="130" to="131">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10869" from="131" to="132">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10870" from="132" to="133">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10871" from="133" to="134">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10872" from="134" to="135">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10873" from="135" to="136">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10874" from="136" to="137">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10875" from="137" to="138">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10876" from="138" to="139">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10877" from="139" to="140">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10878" from="140" to="141">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10879" from="141" to="142">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10880" from="142" to="143">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10881" from="143" to="144">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10882" from="144" to="145">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10883" from="145" to="146">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10884" from="146" to="147">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10885" from="147" to="148">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10886" from="148" to="149">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10887" from="149" to="150">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10888" from="150" to="151">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10889" from="151" to="152">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10890" from="152" to="153">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10891" from="153" to="154">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10892" from="154" to="155">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10893" from="155" to="156">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10894" from="156" to="157">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10895" from="157" to="158">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10896" from="158" to="159">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10897" from="159" to="160">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10898" from="160" to="161">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10899" from="161" to="162">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10900" from="162" to="163">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10901" from="163" to="164">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10902" from="164" to="165">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10903" from="165" to="166">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10904" from="166" to="167">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10905" from="167" to="168">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10906" from="168" to="169">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10907" from="169" to="170">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10908" from="170" to="171">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10909" from="171" to="172">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10910" from="172" to="173">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10911" from="173" to="174">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10912" from="174" to="175">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10913" from="175" to="176">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10914" from="176" to="177">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10915" from="177" to="178">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10916" from="178" to="179">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10917" from="179" to="180">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10918" from="180" to="181">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10919" from="181" to="182">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10920" from="182" to="183">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10921" from="183" to="184">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10922" from="184" to="185">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10923" from="185" to="186">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10924" from="186" to="187">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10925" from="187" to="188">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10926" from="188" to="189">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10927" from="189" to="190">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10928" from="190" to="191">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10929" from="191" to="192">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10930" from="192" to="193">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10931" from="193" to="194">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10932" from="194" to="195">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10933" from="195" to="196">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10934" from="196" to="197">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10935" from="197" to="198">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10936" from="198" to="199">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10937" from="199" to="200">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10938" from="200" to="201">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10939" from="201" to="202">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10940" from="202" to="203">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10941" from="203" to="204">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10942" from="204" to="205">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10943" from="205" to="206">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10944" from="206" to="207">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10945" from="207" to="208">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10946" from="208" to="209">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10947" from="209" to="210">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10948" from="210" to="211">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10949" from="211" to="212">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10950" from="212" to="213">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10951" from="213" to="214">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10952" from="214" to="215">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10953" from="215" to="216">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10954" from="216" to="217">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10955" from="217" to="218">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10956" from="218" to="219">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10957" from="219" to="220">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10958" from="220" to="221">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10959" from="221" to="222">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10960" from="222" to="223">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10961" from="223" to="224">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10962" from="224" to="225">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10963" from="225" to="226">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10964" from="226" to="227">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10965" from="227" to="228">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10966" from="228" to="229">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10967" from="229" to="230">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10968" from="230" to="231">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10969" from="231" to="232">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10970" from="232" to="233">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10971" from="233" to="234">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10972" from="234" to="235">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10973" from="235" to="236">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10974" from="236" to="237">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10975" from="237" to="238">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10976" from="238" to="239">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10977" from="239" to="240">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10978" from="240" to="241">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10979" from="241" to="242">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10980" from="242" to="243">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10981" from="243" to="244">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10982" from="244" to="245">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10983" from="245" to="246">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10984" from="246" to="247">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10985" from="247" to="248">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10986" from="248" to="249">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10987" from="249" to="250">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10988" from="250" to="251">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10989" from="251" to="252">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10990" from="252" to="253">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10991" from="253" to="254">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10992" from="254" to="255">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10993" from="255" to="256">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10994" from="256" to="257">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10995" from="257" to="258">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10996" from="258" to="259">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10997" from="259" to="260">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10998" from="260" to="261">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10999" from="261" to="262">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11000" from="262" to="263">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11001" from="263" to="264">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11002" from="264" to="265">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11003" from="265" to="266">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11004" from="266" to="267">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11005" from="267" to="268">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11006" from="268" to="269">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11007" from="269" to="270">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11008" from="270" to="271">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11009" from="271" to="272">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11010" from="272" to="273">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11011" from="273" to="274">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11012" from="274" to="275">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11013" from="275" to="276">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11014" from="276" to="277">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11015" from="277" to="278">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11016" from="278" to="279">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11017" from="279" to="280">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11018" from="280" to="281">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11019" from="281" to="282">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11020" from="282" to="283">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11021" from="283" to="284">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11022" from="284" to="285">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11023" from="285" to="286">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11024" from="286" to="287">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11025" from="287" to="288">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11026" from="288" to="289">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11027" from="289" to="290">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11028" from="290" to="291">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11029" from="291" to="292">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11030" from="292" to="293">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11031" from="293" to="294">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11032" from="294" to="295">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11033" from="295" to="296">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11034" from="296" to="297">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11035" from="297" to="298">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11036" from="298" to="299">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11037" from="299" to="300">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11038" from="300" to="301">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11039" from="301" to="302">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11040" from="302" to="303">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11041" from="303" to="304">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11042" from="304" to="305">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11043" from="305" to="306">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11044" from="306" to="307">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11045" from="307" to="308">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11046" from="308" to="309">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11047" from="309" to="310">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11048" from="310" to="311">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11049" from="311" to="312">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11050" from="312" to="313">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11051" from="313" to="314">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11052" from="314" to="315">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11053" from="315" to="316">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11054" from="316" to="317">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11055" from="317" to="318">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11056" from="318" to="319">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11057" from="319" to="320">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11058" from="320" to="321">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11059" from="321" to="322">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11060" from="322" to="323">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11061" from="323" to="324">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11062" from="324" to="325">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11063" from="325" to="326">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11064" from="326" to="327">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11065" from="327" to="328">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11066" from="328" to="329">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11067" from="329" to="330">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11068" from="330" to="331">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11069" from="331" to="332">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11070" from="332" to="333">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11071" from="333" to="334">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11072" from="334" to="335">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11073" from="335" to="336">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11074" from="336" to="337">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11075" from="337" to="338">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11076" from="338" to="339">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11077" from="339" to="340">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11078" from="340" to="341">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11079" from="341" to="342">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11080" from="342" to="343">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11081" from="343" to="344">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11082" from="344" to="345">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11083" from="345" to="346">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11084" from="346" to="347">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11085" from="347" to="348">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11086" from="348" to="349">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11087" from="349" to="350">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11088" from="350" to="351">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11089" from="351" to="352">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11090" from="352" to="353">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11091" from="353" to="354">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11092" from="354" to="355">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11093" from="355" to="356">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11094" from="356" to="357">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11095" from="357" to="358">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11096" from="358" to="359">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11097" from="359" to="360">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11098" from="360" to="361">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11099" from="361" to="362">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11100" from="362" to="363">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11101" from="363" to="364">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11102" from="364" to="365">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11103" from="365" to="366">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11104" from="366" to="367">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11105" from="367" to="368">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11106" from="368" to="369">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11107" from="369" to="370">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11108" from="370" to="371">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11109" from="371" to="372">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11110" from="372" to="373">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11111" from="373" to="374">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11112" from="374" to="375">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11113" from="375" to="376">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11114" from="376" to="377">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11115" from="377" to="378">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11116" from="378" to="379">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11117" from="379" to="380">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11118" from="380" to="381">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11119" from="381" to="382">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11120" from="382" to="383">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11121" from="383" to="384">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11122" from="384" to="385">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11123" from="385" to="386">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11124" from="386" to="387">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11125" from="387" to="388">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11126" from="388" to="389">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11127" from="389" to="390">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11128" from="390" to="391">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11129" from="391" to="392">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11130" from="392" to="393">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11131" from="393" to="394">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11132" from="394" to="395">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11133" from="395" to="396">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11134" from="396" to="397">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11135" from="397" to="398">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11136" from="398" to="399">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11137" from="399" to="400">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11138" from="400" to="401">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11139" from="401" to="402">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11140" from="402" to="403">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11141" from="403" to="404">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11142" from="404" to="405">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11143" from="405" to="406">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11144" from="406" to="407">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11145" from="407" to="408">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11146" from="408" to="409">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11147" from="409" to="410">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11148" from="410" to="411">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11149" from="411" to="412">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11150" from="412" to="413">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11151" from="413" to="414">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11152" from="414" to="415">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11153" from="415" to="416">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11154" from="416" to="417">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11155" from="417" to="418">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11156" from="418" to="419">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11157" from="419" to="420">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11158" from="420" to="421">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11159" from="421" to="422">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11160" from="422" to="423">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11161" from="423" to="424">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11162" from="424" to="425">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11163" from="425" to="426">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11164" from="426" to="427">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11165" from="427" to="428">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11166" from="428" to="429">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11167" from="429" to="430">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11168" from="430" to="431">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11169" from="431" to="432">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11170" from="432" to="433">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11171" from="433" to="434">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11172" from="434" to="435">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11173" from="435" to="436">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11174" from="436" to="437">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11175" from="437" to="438">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11176" from="438" to="439">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11177" from="439" to="440">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11178" from="440" to="441">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11179" from="441" to="442">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11180" from="442" to="443">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11181" from="443" to="444">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11182" from="444" to="445">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11183" from="445" to="446">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11184" from="446" to="447">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11185" from="447" to="448">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11186" from="448" to="449">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11187" from="449" to="450">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11188" from="450" to="451">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11189" from="451" to="452">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11190" from="452" to="453">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11191" from="453" to="454">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11192" from="454" to="455">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11193" from="455" to="456">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11194" from="456" to="457">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11195" from="457" to="458">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11196" from="458" to="459">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11197" from="459" to="460">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11198" from="460" to="461">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11199" from="461" to="462">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11200" from="462" to="463">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11201" from="463" to="464">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11202" from="464" to="465">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11203" from="465" to="466">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11204" from="466" to="467">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11205" from="467" to="468">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11206" from="468" to="469">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11207" from="469" to="470">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11208" from="470" to="471">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11209" from="471" to="472">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11210" from="472" to="473">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11211" from="473" to="474">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11212" from="474" to="475">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11213" from="475" to="476">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11214" from="476" to="477">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11215" from="477" to="478">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11216" from="478" to="479">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11217" from="479" to="480">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11218" from="480" to="481">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11219" from="481" to="482">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11220" from="482" to="483">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11221" from="483" to="484">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11222" from="484" to="485">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11223" from="485" to="486">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11224" from="486" to="487">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11225" from="487" to="488">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11226" from="488" to="489">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11227" from="489" to="490">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11228" from="490" to="491">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11229" from="491" to="492">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11230" from="492" to="493">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11231" from="493" to="494">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11232" from="494" to="495">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11233" from="495" to="496">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11234" from="496" to="497">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11235" from="497" to="498">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11236" from="498" to="499">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11237" from="499" to="500">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11238" from="500" to="501">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11239" from="501" to="502">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11240" from="502" to="503">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11241" from="503" to="504">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11242" from="504" to="505">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11243" from="505" to="506">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11244" from="506" to="507">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11245" from="507" to="508">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11246" from="508" to="509">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11247" from="509" to="510">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11248" from="510" to="511">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11249" from="511" to="512">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11250" from="512" to="513">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11251" from="513" to="514">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11252" from="514" to="515">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11253" from="515" to="516">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11254" from="516" to="517">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11255" from="517" to="518">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11256" from="518" to="519">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11257" from="519" to="520">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11258" from="520" to="521">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11259" from="521" to="522">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11260" from="522" to="523">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11261" from="523" to="524">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11262" from="524" to="525">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11263" from="525" to="526">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11264" from="526" to="527">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11265" from="527" to="528">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11266" from="528" to="529">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11267" from="529" to="530">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11268" from="530" to="531">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11269" from="531" to="532">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11270" from="532" to="533">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11271" from="533" to="534">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11272" from="534" to="535">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11273" from="535" to="536">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11274" from="536" to="537">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11275" from="537" to="538">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11276" from="538" to="539">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11277" from="539" to="540">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11278" from="540" to="541">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11279" from="541" to="542">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11280" from="542" to="543">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11281" from="543" to="544">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11282" from="544" to="545">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11283" from="545" to="546">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11284" from="546" to="547">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11285" from="547" to="548">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11286" from="548" to="549">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11287" from="549" to="550">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11288" from="550" to="551">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11289" from="551" to="552">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11290" from="552" to="553">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11291" from="553" to="554">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11292" from="554" to="555">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11293" from="555" to="556">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11294" from="556" to="557">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11295" from="557" to="558">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11296" from="558" to="559">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11297" from="559" to="560">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11298" from="560" to="561">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11299" from="561" to="562">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11300" from="562" to="563">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11301" from="563" to="564">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11302" from="564" to="565">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11303" from="565" to="566">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11304" from="566" to="567">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11305" from="567" to="568">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11306" from="568" to="569">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11307" from="569" to="570">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11308" from="570" to="571">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11309" from="571" to="572">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11310" from="572" to="573">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11311" from="573" to="574">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11312" from="574" to="575">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11313" from="575" to="576">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11314" from="576" to="577">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11315" from="577" to="578">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11316" from="578" to="579">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11317" from="579" to="580">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11318" from="580" to="581">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11319" from="581" to="582">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11320" from="582" to="583">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11321" from="583" to="584">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11322" from="584" to="585">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11323" from="585" to="586">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11324" from="586" to="587">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11325" from="587" to="588">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11326" from="588" to="589">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11327" from="589" to="590">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11328" from="590" to="591">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11329" from="591" to="592">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11330" from="592" to="593">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11331" from="593" to="594">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11332" from="594" to="595">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11333" from="595" to="596">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11334" from="596" to="597">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11335" from="597" to="598">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11336" from="598" to="599">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11337" from="599" to="600">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11338" from="600" to="601">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11339" from="601" to="602">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11340" from="602" to="603">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11341" from="603" to="604">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11342" from="604" to="605">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11343" from="605" to="606">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11344" from="606" to="607">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11345" from="607" to="608">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11346" from="608" to="609">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11347" from="609" to="610">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11348" from="610" to="611">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11349" from="611" to="612">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11350" from="612" to="613">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11351" from="613" to="614">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11352" from="614" to="615">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11353" from="615" to="616">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11354" from="616" to="617">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11355" from="617" to="618">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11356" from="618" to="619">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11357" from="619" to="620">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11358" from="620" to="621">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11359" from="621" to="622">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11360" from="622" to="623">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11361" from="623" to="624">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11362" from="624" to="625">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11363" from="625" to="626">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11364" from="626" to="627">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11365" from="627" to="628">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11366" from="628" to="629">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11367" from="629" to="630">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11368" from="630" to="631">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11369" from="631" to="632">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11370" from="632" to="633">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11371" from="633" to="634">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11372" from="634" to="635">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11373" from="635" to="636">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11374" from="636" to="637">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11375" from="637" to="638">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11376" from="638" to="639">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11377" from="639" to="640">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11378" from="640" to="641">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11379" from="641" to="642">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11380" from="642" to="643">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11381" from="643" to="644">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11382" from="644" to="645">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11383" from="645" to="646">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11384" from="646" to="647">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11385" from="647" to="648">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11386" from="648" to="649">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11387" from="649" to="650">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11388" from="650" to="651">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11389" from="651" to="652">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11390" from="652" to="653">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11391" from="653" to="654">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11392" from="654" to="655">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11393" from="655" to="656">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11394" from="656" to="657">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11395" from="657" to="658">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11396" from="658" to="659">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11397" from="659" to="660">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11398" from="660" to="661">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11399" from="661" to="662">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11400" from="662" to="663">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11401" from="663" to="664">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11402" from="664" to="665">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11403" from="665" to="666">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11404" from="666" to="667">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11405" from="667" to="668">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11406" from="668" to="669">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11407" from="669" to="670">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11408" from="670" to="671">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11409" from="671" to="672">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11410" from="672" to="673">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11411" from="673" to="674">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11412" from="674" to="675">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11413" from="675" to="676">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11414" from="676" to="677">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11415" from="677" to="678">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11416" from="678" to="679">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11417" from="679" to="680">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11418" from="680" to="681">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11419" from="681" to="682">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11420" from="682" to="683">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11421" from="683" to="684">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11422" from="684" to="685">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11423" from="685" to="686">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11424" from="686" to="687">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11425" from="687" to="688">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11426" from="688" to="689">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11427" from="689" to="690">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11428" from="690" to="691">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11429" from="691" to="692">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11430" from="692" to="693">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11431" from="693" to="694">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11432" from="694" to="695">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11433" from="695" to="696">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11434" from="696" to="697">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11435" from="697" to="698">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11436" from="698" to="699">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11437" from="699" to="700">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11438" from="700" to="701">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11439" from="701" to="702">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11440" from="702" to="703">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11441" from="703" to="704">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11442" from="704" to="705">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11443" from="705" to="706">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11444" from="706" to="707">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11445" from="707" to="708">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11446" from="708" to="709">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11447" from="709" to="710">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11448" from="710" to="711">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11449" from="711" to="712">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11450" from="712" to="713">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11451" from="713" to="714">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11452" from="714" to="715">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11453" from="715" to="716">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11454" from="716" to="717">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11455" from="717" to="718">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11456" from="718" to="719">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11457" from="719" to="720">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11458" from="720" to="721">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11459" from="721" to="722">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11460" from="722" to="723">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11461" from="723" to="724">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11462" from="724" to="725">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11463" from="725" to="726">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11464" from="726" to="727">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11465" from="727" to="728">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11466" from="728" to="729">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11467" from="729" to="730">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11468" from="730" to="731">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11469" from="731" to="732">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11470" from="732" to="733">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11471" from="733" to="734">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11472" from="734" to="735">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11473" from="735" to="736">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11474" from="736" to="737">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11475" from="737" to="738">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11476" from="738" to="739">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11477" from="739" to="740">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11478" from="740" to="741">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11479" from="741" to="742">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11480" from="742" to="743">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11481" from="743" to="744">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11482" from="744" to="745">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11483" from="745" to="746">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11484" from="746" to="747">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11485" from="747" to="748">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11486" from="748" to="749">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11487" from="749" to="750">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11488" from="750" to="751">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11489" from="751" to="752">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11490" from="752" to="753">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11491" from="753" to="754">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11492" from="754" to="755">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11493" from="755" to="756">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11494" from="756" to="757">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11495" from="757" to="758">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11496" from="758" to="759">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11497" from="759" to="760">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11498" from="760" to="761">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11499" from="761" to="762">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11500" from="762" to="763">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11501" from="763" to="764">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11502" from="764" to="765">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11503" from="765" to="766">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11504" from="766" to="767">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11505" from="767" to="768">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11506" from="768" to="769">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11507" from="769" to="770">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11508" from="770" to="771">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11509" from="771" to="772">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11510" from="772" to="773">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11511" from="773" to="774">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11512" from="774" to="775">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11513" from="775" to="776">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11514" from="776" to="777">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11515" from="777" to="778">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11516" from="778" to="779">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11517" from="779" to="780">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11518" from="780" to="781">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11519" from="781" to="782">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11520" from="782" to="783">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11521" from="783" to="784">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11522" from="784" to="785">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11523" from="785" to="786">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11524" from="786" to="787">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11525" from="787" to="788">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11526" from="788" to="789">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11527" from="789" to="790">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11528" from="790" to="791">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11529" from="791" to="792">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11530" from="792" to="793">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11531" from="793" to="794">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11532" from="794" to="795">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11533" from="795" to="796">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11534" from="796" to="797">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11535" from="797" to="798">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11536" from="798" to="799">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11537" from="799" to="800">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11538" from="800" to="801">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11539" from="801" to="802">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11540" from="802" to="803">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11541" from="803" to="804">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11542" from="804" to="805">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11543" from="805" to="806">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11544" from="806" to="807">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11545" from="807" to="808">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11546" from="808" to="809">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11547" from="809" to="810">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11548" from="810" to="811">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11549" from="811" to="812">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11550" from="812" to="813">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11551" from="813" to="814">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11552" from="814" to="815">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11553" from="815" to="816">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11554" from="816" to="817">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11555" from="817" to="818">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11556" from="818" to="819">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11557" from="819" to="820">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11558" from="820" to="821">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11559" from="821" to="822">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11560" from="822" to="823">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11561" from="823" to="824">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11562" from="824" to="825">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11563" from="825" to="826">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11564" from="826" to="827">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11565" from="827" to="828">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11566" from="828" to="829">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11567" from="829" to="830">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11568" from="830" to="831">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11569" from="831" to="832">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11570" from="832" to="833">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11571" from="833" to="834">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11572" from="834" to="835">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11573" from="835" to="836">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11574" from="836" to="837">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11575" from="837" to="838">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11576" from="838" to="839">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11577" from="839" to="840">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11578" from="840" to="841">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11579" from="841" to="842">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11580" from="842" to="843">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11581" from="843" to="844">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11582" from="844" to="845">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11583" from="845" to="846">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11584" from="846" to="847">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11585" from="847" to="848">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11586" from="848" to="849">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11587" from="849" to="850">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11588" from="850" to="851">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11589" from="851" to="852">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11590" from="852" to="853">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11591" from="853" to="854">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11592" from="854" to="855">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11593" from="855" to="856">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11594" from="856" to="857">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11595" from="857" to="858">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11596" from="858" to="859">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11597" from="859" to="860">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11598" from="860" to="861">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11599" from="861" to="862">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11600" from="862" to="863">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11601" from="863" to="864">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11602" from="864" to="865">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11603" from="865" to="866">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11604" from="866" to="867">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11605" from="867" to="868">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11606" from="868" to="869">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11607" from="869" to="870">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11608" from="870" to="871">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11609" from="871" to="872">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11610" from="872" to="873">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11611" from="873" to="874">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11612" from="874" to="875">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11613" from="875" to="876">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11614" from="876" to="877">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11615" from="877" to="878">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11616" from="878" to="879">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11617" from="879" to="880">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11618" from="880" to="881">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11619" from="881" to="882">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11620" from="882" to="883">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11621" from="883" to="884">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11622" from="884" to="885">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11623" from="885" to="886">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11624" from="886" to="887">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11625" from="887" to="888">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11626" from="888" to="889">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11627" from="889" to="890">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11628" from="890" to="891">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11629" from="891" to="892">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11630" from="892" to="893">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11631" from="893" to="894">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11632" from="894" to="895">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11633" from="895" to="896">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11634" from="896" to="897">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11635" from="897" to="898">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11636" from="898" to="899">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11637" from="899" to="900">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11638" from="900" to="901">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11639" from="901" to="902">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11640" from="902" to="903">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11641" from="903" to="904">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11642" from="904" to="905">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11643" from="905" to="906">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11644" from="906" to="907">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11645" from="907" to="908">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11646" from="908" to="909">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11647" from="909" to="910">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11648" from="910" to="911">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11649" from="911" to="912">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11650" from="912" to="913">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11651" from="913" to="914">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11652" from="914" to="915">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11653" from="915" to="916">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11654" from="916" to="917">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11655" from="917" to="918">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11656" from="918" to="919">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11657" from="919" to="920">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11658" from="920" to="921">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11659" from="921" to="922">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11660" from="922" to="923">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11661" from="923" to="924">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11662" from="924" to="925">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11663" from="925" to="926">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11664" from="926" to="927">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11665" from="927" to="928">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11666" from="928" to="929">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11667" from="929" to="930">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11668" from="930" to="931">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11669" from="931" to="932">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11670" from="932" to="933">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11671" from="933" to="934">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11672" from="934" to="935">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11673" from="935" to="936">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11674" from="936" to="937">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11675" from="937" to="938">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11676" from="938" to="939">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11677" from="939" to="940">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11678" from="940" to="941">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11679" from="941" to="942">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11680" from="942" to="943">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11681" from="943" to="944">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11682" from="944" to="945">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11683" from="945" to="946">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11684" from="946" to="947">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11685" from="947" to="948">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11686" from="948" to="949">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11687" from="949" to="950">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11688" from="950" to="951">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11689" from="951" to="952">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11690" from="952" to="953">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11691" from="953" to="954">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11692" from="954" to="955">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11693" from="955" to="956">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11694" from="956" to="957">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11695" from="957" to="958">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11696" from="958" to="959">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11697" from="959" to="960">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11698" from="960" to="961">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11699" from="961" to="962">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11700" from="962" to="963">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11701" from="963" to="964">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11702" from="964" to="965">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11703" from="965" to="966">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11704" from="966" to="967">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11705" from="967" to="968">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11706" from="968" to="969">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11707" from="969" to="970">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11708" from="970" to="971">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11709" from="971" to="972">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11710" from="972" to="973">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11711" from="973" to="974">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11712" from="974" to="975">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11713" from="975" to="976">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11714" from="976" to="977">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11715" from="977" to="978">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11716" from="978" to="979">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11717" from="979" to="980">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11718" from="980" to="981">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11719" from="981" to="982">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11720" from="982" to="983">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11721" from="983" to="984">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11722" from="984" to="985">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11723" from="985" to="986">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11724" from="986" to="987">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11725" from="987" to="988">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11726" from="988" to="989">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11727" from="989" to="990">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11728" from="990" to="991">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11729" from="991" to="992">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11730" from="992" to="993">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11731" from="993" to="994">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11732" from="994" to="995">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11733" from="995" to="996">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11734" from="996" to="997">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11735" from="997" to="998">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11736" from="998" to="999">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11737" from="999" to="1000">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11738" from="1000" to="1001">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11739" from="1001" to="1002">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11740" from="1002" to="1003">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11741" from="1003" to="1004">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11742" from="1004" to="1005">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11743" from="1005" to="1006">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11744" from="1006" to="1007">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11745" from="1007" to="1008">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11746" from="1008" to="1009">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11747" from="1009" to="1010">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11748" from="1010" to="1011">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11749" from="1011" to="1012">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11750" from="1012" to="1013">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11751" from="1013" to="1014">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11752" from="1014" to="1015">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11753" from="1015" to="1016">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11754" from="1016" to="1017">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11755" from="1017" to="1018">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11756" from="1018" to="1019">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11757" from="1019" to="1020">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11758" from="1020" to="1021">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11759" from="1021" to="1022">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11760" from="1022" to="1023">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11761" from="1023" to="1024">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11762" from="1024" to="1025">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11763" from="1025" to="1026">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11764" from="1026" to="1027">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11765" from="1027" to="1028">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11766" from="1028" to="1029">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11767" from="1029" to="1030">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11768" from="1030" to="1031">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11769" from="1031" to="1032">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11770" from="1032" to="1033">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11771" from="1033" to="1034">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11772" from="1034" to="1035">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11773" from="1035" to="1036">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11774" from="1036" to="1037">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11775" from="1037" to="1038">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11776" from="1038" to="1039">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11777" from="1039" to="1040">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11778" from="1040" to="1041">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11779" from="1041" to="1042">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11780" from="1042" to="1043">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11781" from="1043" to="1044">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11782" from="1044" to="1045">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11783" from="1045" to="1046">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11784" from="1046" to="1047">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11785" from="1047" to="1048">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11786" from="1048" to="1049">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11787" from="1049" to="1050">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11788" from="1050" to="1051">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11789" from="1051" to="1052">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11790" from="1052" to="1053">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11791" from="1053" to="1054">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11792" from="1054" to="1055">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11793" from="1055" to="1056">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11794" from="1056" to="1057">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11795" from="1057" to="1058">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11796" from="1058" to="1059">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11797" from="1059" to="1060">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11798" from="1060" to="1061">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11799" from="1061" to="1062">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11800" from="1062" to="1063">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11801" from="1063" to="1064">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11802" from="1064" to="1065">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11803" from="1065" to="1066">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11804" from="1066" to="1067">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11805" from="1067" to="1068">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11806" from="1068" to="1069">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11807" from="1069" to="1070">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11808" from="1070" to="1071">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11809" from="1071" to="1072">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11810" from="1072" to="1073">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11811" from="1073" to="1074">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11812" from="1074" to="1075">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11813" from="1075" to="1076">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11814" from="1076" to="1077">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11815" from="1077" to="1078">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11816" from="1078" to="1079">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11817" from="1079" to="1080">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11818" from="1080" to="1081">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11819" from="1081" to="1082">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11820" from="1082" to="1083">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11821" from="1083" to="1084">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11822" from="1084" to="1085">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11823" from="1085" to="1086">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11824" from="1086" to="1087">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11825" from="1087" to="1088">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11826" from="1088" to="1089">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11827" from="1089" to="1090">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11828" from="1090" to="1091">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11829" from="1091" to="1092">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11830" from="1092" to="1093">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11831" from="1093" to="1094">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11832" from="1094" to="1095">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11833" from="1095" to="1096">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11834" from="1096" to="1097">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11835" from="1097" to="1098">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11836" from="1098" to="1099">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11837" from="1099" to="1100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11838" from="1100" to="1101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11839" from="1101" to="1102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11840" from="1102" to="1103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11841" from="1103" to="1104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11842" from="1104" to="1105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11843" from="1105" to="1106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11844" from="1106" to="1107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11845" from="1107" to="1108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11846" from="1108" to="1109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11847" from="1109" to="1110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11848" from="1110" to="1111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11849" from="1111" to="1112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11850" from="1112" to="1113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11851" from="1113" to="1114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11852" from="1114" to="1115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11853" from="1115" to="1116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11854" from="1116" to="1117">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11855" from="1117" to="1118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11856" from="1118" to="1119">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11857" from="1119" to="1120">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11858" from="1120" to="1121">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11859" from="1121" to="1122">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11860" from="1122" to="1123">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11861" from="1123" to="1124">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11862" from="1124" to="1125">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11863" from="1125" to="1126">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11864" from="1126" to="1127">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11865" from="1127" to="1128">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11866" from="1128" to="1129">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11867" from="1129" to="1130">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11868" from="1130" to="1131">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11869" from="1131" to="1132">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11870" from="1132" to="1133">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11871" from="1133" to="1134">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11872" from="1134" to="1135">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11873" from="1135" to="1136">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11874" from="1136" to="1137">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11875" from="1137" to="1138">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11876" from="1138" to="1139">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11877" from="1139" to="1140">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11878" from="1140" to="1141">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11879" from="1141" to="1142">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11880" from="1142" to="1143">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11881" from="1143" to="1144">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11882" from="1144" to="1145">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11883" from="1145" to="1146">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11884" from="1146" to="1147">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11885" from="1147" to="1148">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11886" from="1148" to="1149">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11887" from="1149" to="1150">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11888" from="1150" to="1151">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11889" from="1151" to="1152">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11890" from="1152" to="1153">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11891" from="1153" to="1154">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11892" from="1154" to="1155">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11893" from="1155" to="1156">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11894" from="1156" to="1157">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11895" from="1157" to="1158">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11896" from="1158" to="1159">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11897" from="1159" to="1160">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11898" from="1160" to="1161">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11899" from="1161" to="1162">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11900" from="1162" to="1163">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11901" from="1163" to="1164">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11902" from="1164" to="1165">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11903" from="1165" to="1166">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11904" from="1166" to="1167">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11905" from="1167" to="1168">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11906" from="1168" to="1169">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11907" from="1169" to="1170">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11908" from="1170" to="1171">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11909" from="1171" to="1172">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11910" from="1172" to="1173">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11911" from="1173" to="1174">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11912" from="1174" to="1175">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11913" from="1175" to="1176">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11914" from="1176" to="1177">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11915" from="1177" to="1178">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11916" from="1178" to="1179">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11917" from="1179" to="1180">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11918" from="1180" to="1181">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11919" from="1181" to="1182">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11920" from="1182" to="1183">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11921" from="1183" to="1184">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11922" from="1184" to="1185">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11923" from="1185" to="1186">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11924" from="1186" to="1187">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11925" from="1187" to="1188">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11926" from="1188" to="1189">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11927" from="1189" to="1190">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11928" from="1190" to="1191">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11929" from="1191" to="1192">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11930" from="1192" to="1193">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11931" from="1193" to="1194">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11932" from="1194" to="1195">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11933" from="1195" to="1196">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11934" from="1196" to="1197">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11935" from="1197" to="1198">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11936" from="1198" to="1199">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11937" from="1199" to="1200">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11938" from="1200" to="1201">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11939" from="1201" to="1202">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11940" from="1202" to="1203">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11941" from="1203" to="1204">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11942" from="1204" to="1205">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11943" from="1205" to="1206">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11944" from="1206" to="1207">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11945" from="1207" to="1208">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11946" from="1208" to="1209">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11947" from="1209" to="1210">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11948" from="1210" to="1211">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11949" from="1211" to="1212">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11950" from="1212" to="1213">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11951" from="1213" to="1214">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11952" from="1214" to="1215">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11953" from="1215" to="1216">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11954" from="1216" to="1217">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11955" from="1217" to="1218">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11956" from="1218" to="1219">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11957" from="1219" to="1220">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11958" from="1220" to="1221">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11959" from="1221" to="1222">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11960" from="1222" to="1223">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11961" from="1223" to="1224">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11962" from="1224" to="1225">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11963" from="1225" to="1226">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11964" from="1226" to="1227">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11965" from="1227" to="1228">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11966" from="1228" to="1229">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11967" from="1229" to="1230">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11968" from="1230" to="1231">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11969" from="1231" to="1232">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11970" from="1232" to="1233">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11971" from="1233" to="1234">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11972" from="1234" to="1235">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11973" from="1235" to="1236">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11974" from="1236" to="1237">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11975" from="1237" to="1238">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11976" from="1238" to="1239">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11977" from="1239" to="1240">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11978" from="1240" to="1241">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11979" from="1241" to="1242">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11980" from="1242" to="1243">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11981" from="1243" to="1244">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11982" from="1244" to="1245">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11983" from="1245" to="1246">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11984" from="1246" to="1247">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11985" from="1247" to="1248">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11986" from="1248" to="1249">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11987" from="1249" to="1250">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11988" from="1250" to="1251">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11989" from="1251" to="1252">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11990" from="1252" to="1253">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11991" from="1253" to="1254">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11992" from="1254" to="1255">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11993" from="1255" to="1256">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11994" from="1256" to="1257">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11995" from="1257" to="1258">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11996" from="1258" to="1259">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11997" from="1259" to="1260">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11998" from="1260" to="1261">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11999" from="1261" to="1262">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12000" from="1262" to="1263">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12001" from="1263" to="1264">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12002" from="1264" to="1265">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12003" from="1265" to="1266">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12004" from="1266" to="1267">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12005" from="1267" to="1268">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12006" from="1268" to="1269">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12007" from="1269" to="1270">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12008" from="1270" to="1271">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12009" from="1271" to="1272">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12010" from="1272" to="1273">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12011" from="1273" to="1274">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12012" from="1274" to="1275">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12013" from="1275" to="1276">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12014" from="1276" to="1277">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12015" from="1277" to="1278">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12016" from="1278" to="1279">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12017" from="1279" to="1280">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12018" from="1280" to="1281">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12019" from="1281" to="1282">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12020" from="1282" to="1283">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12021" from="1283" to="1284">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12022" from="1284" to="1285">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12023" from="1285" to="1286">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12024" from="1286" to="1287">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12025" from="1287" to="1288">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12026" from="1288" to="1289">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12027" from="1289" to="1290">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12028" from="1290" to="1291">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12029" from="1291" to="1292">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12030" from="1292" to="1293">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12031" from="1293" to="1294">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12032" from="1294" to="1295">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12033" from="1295" to="1296">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12034" from="1296" to="1297">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12035" from="1297" to="1298">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12036" from="1298" to="1299">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12037" from="1299" to="1300">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12038" from="1300" to="1301">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12039" from="1301" to="1302">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12040" from="1302" to="1303">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12041" from="1303" to="1304">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12042" from="1304" to="1305">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12043" from="1305" to="1306">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12044" from="1306" to="1307">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12045" from="1307" to="1308">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12046" from="1308" to="1309">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12047" from="1309" to="1310">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12048" from="1310" to="1311">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12049" from="1311" to="1312">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12050" from="1312" to="1313">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12051" from="1313" to="1314">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12052" from="1314" to="1315">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12053" from="1315" to="1316">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12054" from="1316" to="1317">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12055" from="1317" to="1318">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12056" from="1318" to="1319">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12057" from="1319" to="1320">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12058" from="1320" to="1321">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12059" from="1321" to="1322">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12060" from="1322" to="1323">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12061" from="1323" to="1324">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12062" from="1324" to="1325">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12063" from="1325" to="1326">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12064" from="1326" to="1327">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12065" from="1327" to="1328">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12066" from="1328" to="1329">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12067" from="1329" to="1330">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12068" from="1330" to="1331">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12069" from="1331" to="1332">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12070" from="1332" to="1333">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12071" from="1333" to="1334">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12072" from="1334" to="1335">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12073" from="1335" to="1336">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12074" from="1336" to="1337">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12075" from="1337" to="1338">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12076" from="1338" to="1339">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12077" from="1339" to="1340">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12078" from="1340" to="1341">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12079" from="1341" to="1342">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12080" from="1342" to="1343">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12081" from="1343" to="1344">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12082" from="1344" to="1345">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12083" from="1345" to="1346">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12084" from="1346" to="1347">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12085" from="1347" to="1348">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12086" from="1348" to="1349">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12087" from="1349" to="1350">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12088" from="1350" to="1351">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12089" from="1351" to="1352">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12090" from="1352" to="1353">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12091" from="1353" to="1354">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12092" from="1354" to="1355">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12093" from="1355" to="1356">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12094" from="1356" to="1357">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12095" from="1357" to="1358">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12096" from="1358" to="1359">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12097" from="1359" to="1360">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12098" from="1360" to="1361">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12099" from="1361" to="1362">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12100" from="1362" to="1363">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12101" from="1363" to="1364">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12102" from="1364" to="1365">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12103" from="1365" to="1366">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12104" from="1366" to="1367">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12105" from="1367" to="1368">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12106" from="1368" to="1369">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12107" from="1369" to="1370">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12108" from="1370" to="1371">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12109" from="1371" to="1372">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12110" from="1372" to="1373">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12111" from="1373" to="1374">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12112" from="1374" to="1375">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12113" from="1375" to="1376">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12114" from="1376" to="1377">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12115" from="1377" to="1378">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12116" from="1378" to="1379">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12117" from="1379" to="1380">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12118" from="1380" to="1381">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12119" from="1381" to="1382">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12120" from="1382" to="1383">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12121" from="1383" to="1384">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12122" from="1384" to="1385">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12123" from="1385" to="1386">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12124" from="1386" to="1387">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12125" from="1387" to="1388">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12126" from="1388" to="1389">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12127" from="1389" to="1390">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12128" from="1390" to="1391">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12129" from="1391" to="1392">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12130" from="1392" to="1393">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12131" from="1393" to="1394">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12132" from="1394" to="1395">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12133" from="1395" to="1396">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12134" from="1396" to="1397">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12135" from="1397" to="1398">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12136" from="1398" to="1399">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12137" from="1399" to="1400">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12138" from="1400" to="1401">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12139" from="1401" to="1402">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12140" from="1402" to="1403">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12141" from="1403" to="1404">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12142" from="1404" to="1405">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12143" from="1405" to="1406">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12144" from="1406" to="1407">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12145" from="1407" to="1408">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12146" from="1408" to="1409">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12147" from="1409" to="1410">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12148" from="1410" to="1411">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12149" from="1411" to="1412">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12150" from="1412" to="1413">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12151" from="1413" to="1414">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12152" from="1414" to="1415">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12153" from="1415" to="1416">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12154" from="1416" to="1417">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12155" from="1417" to="1418">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12156" from="1418" to="1419">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12157" from="1419" to="1420">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12158" from="1420" to="1421">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12159" from="1421" to="1422">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12160" from="1422" to="1423">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12161" from="1423" to="1424">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12162" from="1424" to="1425">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12163" from="1425" to="1426">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12164" from="1426" to="1427">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12165" from="1427" to="1428">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12166" from="1428" to="1429">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12167" from="1429" to="1430">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12168" from="1430" to="1431">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12169" from="1431" to="1432">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12170" from="1432" to="1433">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12171" from="1433" to="1434">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12172" from="1434" to="1435">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12173" from="1435" to="1436">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12174" from="1436" to="1437">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12175" from="1437" to="1438">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12176" from="1438" to="1439">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12177" from="1439" to="1440">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12178" from="1440" to="1441">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12179" from="1441" to="1442">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12180" from="1442" to="1443">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12181" from="1443" to="1444">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12182" from="1444" to="1445">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12183" from="1445" to="1446">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12184" from="1446" to="1447">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12185" from="1447" to="1448">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12186" from="1448" to="1449">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12187" from="1449" to="1450">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12188" from="1450" to="1451">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12189" from="1451" to="1452">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12190" from="1452" to="1453">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12191" from="1453" to="1454">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12192" from="1454" to="1455">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12193" from="1455" to="1456">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12194" from="1456" to="1457">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12195" from="1457" to="1458">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12196" from="1458" to="1459">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12197" from="1459" to="1460">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12198" from="1460" to="1461">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12199" from="1461" to="1462">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12200" from="1462" to="1463">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12201" from="1463" to="1464">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12202" from="1464" to="1465">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12203" from="1465" to="1466">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12204" from="1466" to="1467">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12205" from="1467" to="1468">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12206" from="1468" to="1469">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12207" from="1469" to="1470">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12208" from="1470" to="1471">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12209" from="1471" to="1472">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12210" from="1472" to="1473">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12211" from="1473" to="1474">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12212" from="1474" to="1475">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12213" from="1475" to="1476">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12214" from="1476" to="1477">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12215" from="1477" to="1478">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12216" from="1478" to="1479">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12217" from="1479" to="1480">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12218" from="1480" to="1481">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12219" from="1481" to="1482">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12220" from="1482" to="1483">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12221" from="1483" to="1484">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12222" from="1484" to="1485">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12223" from="1485" to="1486">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12224" from="1486" to="1487">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12225" from="1487" to="1488">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12226" from="1488" to="1489">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12227" from="1489" to="1490">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12228" from="1490" to="1491">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12229" from="1491" to="1492">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12230" from="1492" to="1493">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12231" from="1493" to="1494">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12232" from="1494" to="1495">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12233" from="1495" to="1496">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12234" from="1496" to="1497">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12235" from="1497" to="1498">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12236" from="1498" to="1499">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12237" from="1499" to="1500">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12238" from="1500" to="1501">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12239" from="1501" to="1502">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12240" from="1502" to="1503">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12241" from="1503" to="1504">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12242" from="1504" to="1505">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12243" from="1505" to="1506">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12244" from="1506" to="1507">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12245" from="1507" to="1508">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12246" from="1508" to="1509">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12247" from="1509" to="1510">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12248" from="1510" to="1511">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12249" from="1511" to="1512">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12250" from="1512" to="1513">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12251" from="1513" to="1514">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12252" from="1514" to="1515">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12253" from="1515" to="1516">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12254" from="1516" to="1517">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12255" from="1517" to="1518">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12256" from="1518" to="1519">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12257" from="1519" to="1520">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12258" from="1520" to="1521">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12259" from="1521" to="1522">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12260" from="1522" to="1523">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12261" from="1523" to="1524">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12262" from="1524" to="1525">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12263" from="1525" to="1526">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12264" from="1526" to="1527">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12265" from="1527" to="1528">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12266" from="1528" to="1529">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12267" from="1529" to="1530">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12268" from="1530" to="1531">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12269" from="1531" to="1532">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12270" from="1532" to="1533">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12271" from="1533" to="1534">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12272" from="1534" to="1535">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12273" from="1535" to="1536">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12274" from="1536" to="1537">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12275" from="1537" to="1538">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12276" from="1538" to="1539">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12277" from="1539" to="1540">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12278" from="1540" to="1541">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12279" from="1541" to="1542">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12280" from="1542" to="1543">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12281" from="1543" to="1544">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12282" from="1544" to="1545">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12283" from="1545" to="1546">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12284" from="1546" to="1547">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12285" from="1547" to="1548">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12286" from="1548" to="1549">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12287" from="1549" to="1550">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12288" from="1550" to="1551">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12289" from="1551" to="1552">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12290" from="1552" to="1553">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12291" from="1553" to="1554">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12292" from="1554" to="1555">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12293" from="1555" to="1556">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12294" from="1556" to="1557">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12295" from="1557" to="1558">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12296" from="1558" to="1559">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12297" from="1559" to="1560">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12298" from="1560" to="1561">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12299" from="1561" to="1562">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12300" from="1562" to="1563">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12301" from="1563" to="1564">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12302" from="1564" to="1565">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12303" from="1565" to="1566">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12304" from="1566" to="1567">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12305" from="1567" to="1568">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12306" from="1568" to="1569">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12307" from="1569" to="1570">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12308" from="1570" to="1571">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12309" from="1571" to="1572">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12310" from="1572" to="1573">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12311" from="1573" to="1574">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12312" from="1574" to="1575">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12313" from="1575" to="1576">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12314" from="1576" to="1577">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12315" from="1577" to="1578">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12316" from="1578" to="1579">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12317" from="1579" to="1580">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12318" from="1580" to="1581">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12319" from="1581" to="1582">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12320" from="1582" to="1583">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12321" from="1583" to="1584">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12322" from="1584" to="1585">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12323" from="1585" to="1586">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12324" from="1586" to="1587">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12325" from="1587" to="1588">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12326" from="1588" to="1589">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12327" from="1589" to="1590">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12328" from="1590" to="1591">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12329" from="1591" to="1592">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12330" from="1592" to="1593">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12331" from="1593" to="1594">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12332" from="1594" to="1595">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12333" from="1595" to="1596">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12334" from="1596" to="1597">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12335" from="1597" to="1598">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12336" from="1598" to="1599">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12337" from="1599" to="1600">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12338" from="1600" to="1601">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12339" from="1601" to="1602">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12340" from="1602" to="1603">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12341" from="1603" to="1604">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12342" from="1604" to="1605">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12343" from="1605" to="1606">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12344" from="1606" to="1607">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12345" from="1607" to="1608">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12346" from="1608" to="1609">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12347" from="1609" to="1610">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12348" from="1610" to="1611">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12349" from="1611" to="1612">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12350" from="1612" to="1613">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12351" from="1613" to="1614">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12352" from="1614" to="1615">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12353" from="1615" to="1616">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12354" from="1616" to="1617">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12355" from="1617" to="1618">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12356" from="1618" to="1619">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12357" from="1619" to="1620">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12358" from="1620" to="1621">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12359" from="1621" to="1622">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12360" from="1622" to="1623">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12361" from="1623" to="1624">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12362" from="1624" to="1625">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12363" from="1625" to="1626">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12364" from="1626" to="1627">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12365" from="1627" to="1628">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12366" from="1628" to="1629">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12367" from="1629" to="1630">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12368" from="1630" to="1631">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12369" from="1631" to="1632">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12370" from="1632" to="1633">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12371" from="1633" to="1634">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12372" from="1634" to="1635">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12373" from="1635" to="1636">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12374" from="1636" to="1637">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12375" from="1637" to="1638">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12376" from="1638" to="1639">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12377" from="1639" to="1640">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12378" from="1640" to="1641">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12379" from="1641" to="1642">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12380" from="1642" to="1643">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12381" from="1643" to="1644">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12382" from="1644" to="1645">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12383" from="1645" to="1646">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12384" from="1646" to="1647">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12385" from="1647" to="1648">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12386" from="1648" to="1649">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12387" from="1649" to="1650">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12388" from="1650" to="1651">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12389" from="1651" to="1652">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12390" from="1652" to="1653">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12391" from="1653" to="1654">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12392" from="1654" to="1655">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12393" from="1655" to="1656">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12394" from="1656" to="1657">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12395" from="1657" to="1658">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12396" from="1658" to="1659">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12397" from="1659" to="1660">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12398" from="1660" to="1661">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12399" from="1661" to="1662">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12400" from="1662" to="1663">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12401" from="1663" to="1664">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12402" from="1664" to="1665">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12403" from="1665" to="1666">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12404" from="1666" to="1667">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12405" from="1667" to="1668">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12406" from="1668" to="1669">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12407" from="1669" to="1670">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12408" from="1670" to="1671">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12409" from="1671" to="1672">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12410" from="1672" to="1673">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12411" from="1673" to="1674">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12412" from="1674" to="1675">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12413" from="1675" to="1676">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12414" from="1676" to="1677">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12415" from="1677" to="1678">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12416" from="1678" to="1679">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12417" from="1679" to="1680">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12418" from="1680" to="1681">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12419" from="1681" to="1682">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12420" from="1682" to="1683">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12421" from="1683" to="1684">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12422" from="1684" to="1685">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12423" from="1685" to="1686">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12424" from="1686" to="1687">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12425" from="1687" to="1688">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12426" from="1688" to="1689">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12427" from="1689" to="1690">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12428" from="1690" to="1691">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12429" from="1691" to="1692">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12430" from="1692" to="1693">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12431" from="1693" to="1694">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12432" from="1694" to="1695">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12433" from="1695" to="1696">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12434" from="1696" to="1697">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12435" from="1697" to="1698">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12436" from="1698" to="1699">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12437" from="1699" to="1700">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12438" from="1700" to="1701">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12439" from="1701" to="1702">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12440" from="1702" to="1703">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12441" from="1703" to="1704">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12442" from="1704" to="1705">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12443" from="1705" to="1706">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12444" from="1706" to="1707">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12445" from="1707" to="1708">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12446" from="1708" to="1709">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12447" from="1709" to="1710">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12448" from="1710" to="1711">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12449" from="1711" to="1712">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12450" from="1712" to="1713">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12451" from="1713" to="1714">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12452" from="1714" to="1715">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12453" from="1715" to="1716">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12454" from="1716" to="1717">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12455" from="1717" to="1718">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12456" from="1718" to="1719">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12457" from="1719" to="1720">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12458" from="1720" to="1721">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12459" from="1721" to="1722">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12460" from="1722" to="1723">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12461" from="1723" to="1724">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12462" from="1724" to="1725">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12463" from="1725" to="1726">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12464" from="1726" to="1727">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12465" from="1727" to="1728">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12466" from="1728" to="1729">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12467" from="1729" to="1730">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12468" from="1730" to="1731">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12469" from="1731" to="1732">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12470" from="1732" to="1733">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12471" from="1733" to="1734">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12472" from="1734" to="1735">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12473" from="1735" to="1736">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12474" from="1736" to="1737">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12475" from="1737" to="1738">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12476" from="1738" to="1739">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12477" from="1739" to="1740">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12478" from="1740" to="1741">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12479" from="1741" to="1742">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12480" from="1742" to="1743">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12481" from="1743" to="1744">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12482" from="1744" to="1745">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12483" from="1745" to="1746">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12484" from="1746" to="1747">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12485" from="1747" to="1748">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12486" from="1748" to="1749">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12487" from="1749" to="1750">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12488" from="1750" to="1751">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12489" from="1751" to="1752">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12490" from="1752" to="1753">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12491" from="1753" to="1754">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12492" from="1754" to="1755">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12493" from="1755" to="1756">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12494" from="1756" to="1757">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12495" from="1757" to="1758">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12496" from="1758" to="1759">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12497" from="1759" to="1760">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12498" from="1760" to="1761">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12499" from="1761" to="1762">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12500" from="1762" to="1763">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12501" from="1763" to="1764">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12502" from="1764" to="1765">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12503" from="1765" to="1766">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12504" from="1766" to="1767">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12505" from="1767" to="1768">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12506" from="1768" to="1769">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12507" from="1769" to="1770">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12508" from="1770" to="1771">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12509" from="1771" to="1772">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12510" from="1772" to="1773">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12511" from="1773" to="1774">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12512" from="1774" to="1775">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12513" from="1775" to="1776">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12514" from="1776" to="1777">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12515" from="1777" to="1778">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12516" from="1778" to="1779">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12517" from="1779" to="1780">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12518" from="1780" to="1781">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12519" from="1781" to="1782">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12520" from="1782" to="1783">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12521" from="1783" to="1784">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12522" from="1784" to="1785">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12523" from="1785" to="1786">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12524" from="1786" to="1787">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12525" from="1787" to="1788">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12526" from="1788" to="1789">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12527" from="1789" to="1790">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12528" from="1790" to="1791">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12529" from="1791" to="1792">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12530" from="1792" to="1793">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12531" from="1793" to="1794">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12532" from="1794" to="1795">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12533" from="1795" to="1796">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12534" from="1796" to="1797">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12535" from="1797" to="1798">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12536" from="1798" to="1799">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12537" from="1799" to="1800">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12538" from="1800" to="1801">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12539" from="1801" to="1802">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12540" from="1802" to="1803">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12541" from="1803" to="1804">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12542" from="1804" to="1805">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12543" from="1805" to="1806">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12544" from="1806" to="1807">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12545" from="1807" to="1808">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12546" from="1808" to="1809">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12547" from="1809" to="1810">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12548" from="1810" to="1811">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12549" from="1811" to="1812">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12550" from="1812" to="1813">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12551" from="1813" to="1814">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12552" from="1814" to="1815">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12553" from="1815" to="1816">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12554" from="1816" to="1817">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12555" from="1817" to="1818">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12556" from="1818" to="1819">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12557" from="1819" to="1820">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12558" from="1820" to="1821">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12559" from="1821" to="1822">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12560" from="1822" to="1823">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12561" from="1823" to="1824">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12562" from="1824" to="1825">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12563" from="1825" to="1826">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12564" from="1826" to="1827">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12565" from="1827" to="1828">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12566" from="1828" to="1829">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12567" from="1829" to="1830">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12568" from="1830" to="1831">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12569" from="1831" to="1832">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12570" from="1832" to="1833">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12571" from="1833" to="1834">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12572" from="1834" to="1835">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12573" from="1835" to="1836">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12574" from="1836" to="1837">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12575" from="1837" to="1838">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12576" from="1838" to="1839">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12577" from="1839" to="1840">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12578" from="1840" to="1841">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12579" from="1841" to="1842">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12580" from="1842" to="1843">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12581" from="1843" to="1844">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12582" from="1844" to="1845">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12583" from="1845" to="1846">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12584" from="1846" to="1847">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12585" from="1847" to="1848">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12586" from="1848" to="1849">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12587" from="1849" to="1850">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12588" from="1850" to="1851">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12589" from="1851" to="1852">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12590" from="1852" to="1853">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12591" from="1853" to="1854">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12592" from="1854" to="1855">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12593" from="1855" to="1856">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12594" from="1856" to="1857">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12595" from="1857" to="1858">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12596" from="1858" to="1859">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12597" from="1859" to="1860">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12598" from="1860" to="1861">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12599" from="1861" to="1862">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12600" from="1862" to="1863">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12601" from="1863" to="1864">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12602" from="1864" to="1865">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12603" from="1865" to="1866">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12604" from="1866" to="1867">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12605" from="1867" to="1868">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12606" from="1868" to="1869">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12607" from="1869" to="1870">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12608" from="1870" to="1871">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12609" from="1871" to="1872">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12610" from="1872" to="1873">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12611" from="1873" to="1874">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12612" from="1874" to="1875">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12613" from="1875" to="1876">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12614" from="1876" to="1877">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12615" from="1877" to="1878">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12616" from="1878" to="1879">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12617" from="1879" to="1880">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12618" from="1880" to="1881">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12619" from="1881" to="1882">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12620" from="1882" to="1883">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12621" from="1883" to="1884">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12622" from="1884" to="1885">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12623" from="1885" to="1886">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12624" from="1886" to="1887">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12625" from="1887" to="1888">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12626" from="1888" to="1889">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12627" from="1889" to="1890">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12628" from="1890" to="1891">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12629" from="1891" to="1892">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12630" from="1892" to="1893">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12631" from="1893" to="1894">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12632" from="1894" to="1895">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12633" from="1895" to="1896">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12634" from="1896" to="1897">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12635" from="1897" to="1898">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12636" from="1898" to="1899">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12637" from="1899" to="1900">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12638" from="1900" to="1901">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12639" from="1901" to="1902">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12640" from="1902" to="1903">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12641" from="1903" to="1904">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12642" from="1904" to="1905">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12643" from="1905" to="1906">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12644" from="1906" to="1907">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12645" from="1907" to="1908">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12646" from="1908" to="1909">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12647" from="1909" to="1910">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12648" from="1910" to="1911">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12649" from="1911" to="1912">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12650" from="1912" to="1913">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12651" from="1913" to="1914">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12652" from="1914" to="1915">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12653" from="1915" to="1916">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12654" from="1916" to="1917">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12655" from="1917" to="1918">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12656" from="1918" to="1919">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12657" from="1919" to="1920">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12658" from="1920" to="1921">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12659" from="1921" to="1922">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12660" from="1922" to="1923">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12661" from="1923" to="1924">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12662" from="1924" to="1925">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12663" from="1925" to="1926">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12664" from="1926" to="1927">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12665" from="1927" to="1928">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12666" from="1928" to="1929">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12667" from="1929" to="1930">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12668" from="1930" to="1931">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12669" from="1931" to="1932">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12670" from="1932" to="1933">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12671" from="1933" to="1934">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12672" from="1934" to="1935">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12673" from="1935" to="1936">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12674" from="1936" to="1937">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12675" from="1937" to="1938">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12676" from="1938" to="1939">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12677" from="1939" to="1940">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12678" from="1940" to="1941">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12679" from="1941" to="1942">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12680" from="1942" to="1943">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12681" from="1943" to="1944">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12682" from="1944" to="1945">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12683" from="1945" to="1946">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12684" from="1946" to="1947">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12685" from="1947" to="1948">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12686" from="1948" to="1949">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12687" from="1949" to="1950">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12688" from="1950" to="1951">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12689" from="1951" to="1952">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12690" from="1952" to="1953">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12691" from="1953" to="1954">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12692" from="1954" to="1955">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12693" from="1955" to="1956">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12694" from="1956" to="1957">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12695" from="1957" to="1958">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12696" from="1958" to="1959">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12697" from="1959" to="1960">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12698" from="1960" to="1961">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12699" from="1961" to="1962">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12700" from="1962" to="1963">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12701" from="1963" to="1964">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12702" from="1964" to="1965">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12703" from="1965" to="1966">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12704" from="1966" to="1967">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12705" from="1967" to="1968">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12706" from="1968" to="1969">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12707" from="1969" to="1970">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12708" from="1970" to="1971">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12709" from="1971" to="1972">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12710" from="1972" to="1973">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12711" from="1973" to="1974">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12712" from="1974" to="1975">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12713" from="1975" to="1976">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12714" from="1976" to="1977">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12715" from="1977" to="1978">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12716" from="1978" to="1979">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12717" from="1979" to="1980">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12718" from="1980" to="1981">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12719" from="1981" to="1982">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12720" from="1982" to="1983">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12721" from="1983" to="1984">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12722" from="1984" to="1985">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12723" from="1985" to="1986">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12724" from="1986" to="1987">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12725" from="1987" to="1988">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12726" from="1988" to="1989">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12727" from="1989" to="1990">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12728" from="1990" to="1991">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12729" from="1991" to="1992">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12730" from="1992" to="1993">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12731" from="1993" to="1994">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12732" from="1994" to="1995">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12733" from="1995" to="1996">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12734" from="1996" to="1997">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12735" from="1997" to="1998">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12736" from="1998" to="1999">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12737" from="1999" to="2000">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12738" from="2000" to="2001">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12739" from="2001" to="2002">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12740" from="2002" to="2003">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12741" from="2003" to="2004">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12742" from="2004" to="2005">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12743" from="2005" to="2006">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12744" from="2006" to="2007">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12745" from="2007" to="2008">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12746" from="2008" to="2009">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12747" from="2009" to="2010">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12748" from="2010" to="2011">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12749" from="2011" to="2012">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="2015" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %co = alloca i32 1

]]></Node>
<StgValue><ssdm name="co"/></StgValue>
</operation>

<operation id="2016" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %ro = alloca i32 1

]]></Node>
<StgValue><ssdm name="ro"/></StgValue>
</operation>

<operation id="2017" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten69 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten69"/></StgValue>
</operation>

<operation id="2018" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:3 %conv2_biases_1_load_4_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_biases_1_load_4

]]></Node>
<StgValue><ssdm name="conv2_biases_1_load_4_read"/></StgValue>
</operation>

<operation id="2019" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:4 %conv2_weights_1_load_2499_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2499

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2499_read"/></StgValue>
</operation>

<operation id="2020" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:5 %conv2_weights_1_load_2498_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2498

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2498_read"/></StgValue>
</operation>

<operation id="2021" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:6 %conv2_weights_1_load_2497_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2497

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2497_read"/></StgValue>
</operation>

<operation id="2022" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:7 %conv2_weights_1_load_2496_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2496

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2496_read"/></StgValue>
</operation>

<operation id="2023" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:8 %conv2_weights_1_load_2495_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2495

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2495_read"/></StgValue>
</operation>

<operation id="2024" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:9 %conv2_weights_1_load_2494_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2494

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2494_read"/></StgValue>
</operation>

<operation id="2025" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:10 %conv2_weights_1_load_2493_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2493

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2493_read"/></StgValue>
</operation>

<operation id="2026" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:11 %conv2_weights_1_load_2492_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2492

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2492_read"/></StgValue>
</operation>

<operation id="2027" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:12 %conv2_weights_1_load_2491_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2491

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2491_read"/></StgValue>
</operation>

<operation id="2028" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:13 %conv2_weights_1_load_2490_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2490

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2490_read"/></StgValue>
</operation>

<operation id="2029" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:14 %conv2_weights_1_load_2489_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2489

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2489_read"/></StgValue>
</operation>

<operation id="2030" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:15 %conv2_weights_1_load_2488_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2488

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2488_read"/></StgValue>
</operation>

<operation id="2031" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:16 %conv2_weights_1_load_2487_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2487

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2487_read"/></StgValue>
</operation>

<operation id="2032" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:17 %conv2_weights_1_load_2486_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2486

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2486_read"/></StgValue>
</operation>

<operation id="2033" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:18 %conv2_weights_1_load_2485_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2485

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2485_read"/></StgValue>
</operation>

<operation id="2034" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:19 %conv2_weights_1_load_2484_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2484

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2484_read"/></StgValue>
</operation>

<operation id="2035" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:20 %conv2_weights_1_load_2483_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2483

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2483_read"/></StgValue>
</operation>

<operation id="2036" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:21 %conv2_weights_1_load_2482_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2482

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2482_read"/></StgValue>
</operation>

<operation id="2037" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:22 %conv2_weights_1_load_2481_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2481

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2481_read"/></StgValue>
</operation>

<operation id="2038" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:23 %conv2_weights_1_load_2480_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2480

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2480_read"/></StgValue>
</operation>

<operation id="2039" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:24 %conv2_weights_1_load_2479_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2479

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2479_read"/></StgValue>
</operation>

<operation id="2040" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:25 %conv2_weights_1_load_2478_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2478

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2478_read"/></StgValue>
</operation>

<operation id="2041" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:26 %conv2_weights_1_load_2477_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2477

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2477_read"/></StgValue>
</operation>

<operation id="2042" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:27 %conv2_weights_1_load_2476_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2476

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2476_read"/></StgValue>
</operation>

<operation id="2043" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:28 %conv2_weights_1_load_2475_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2475

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2475_read"/></StgValue>
</operation>

<operation id="2044" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:29 %conv2_weights_1_load_2474_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2474

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2474_read"/></StgValue>
</operation>

<operation id="2045" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:30 %conv2_weights_1_load_2473_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2473

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2473_read"/></StgValue>
</operation>

<operation id="2046" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:31 %conv2_weights_1_load_2472_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2472

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2472_read"/></StgValue>
</operation>

<operation id="2047" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:32 %conv2_weights_1_load_2471_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2471

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2471_read"/></StgValue>
</operation>

<operation id="2048" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:33 %conv2_weights_1_load_2470_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2470

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2470_read"/></StgValue>
</operation>

<operation id="2049" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:34 %conv2_weights_1_load_2469_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2469

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2469_read"/></StgValue>
</operation>

<operation id="2050" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:35 %conv2_weights_1_load_2468_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2468

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2468_read"/></StgValue>
</operation>

<operation id="2051" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:36 %conv2_weights_1_load_2467_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2467

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2467_read"/></StgValue>
</operation>

<operation id="2052" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:37 %conv2_weights_1_load_2466_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2466

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2466_read"/></StgValue>
</operation>

<operation id="2053" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:38 %conv2_weights_1_load_2465_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2465

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2465_read"/></StgValue>
</operation>

<operation id="2054" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:39 %conv2_weights_1_load_2464_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2464

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2464_read"/></StgValue>
</operation>

<operation id="2055" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:40 %conv2_weights_1_load_2463_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2463

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2463_read"/></StgValue>
</operation>

<operation id="2056" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:41 %conv2_weights_1_load_2462_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2462

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2462_read"/></StgValue>
</operation>

<operation id="2057" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:42 %conv2_weights_1_load_2461_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2461

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2461_read"/></StgValue>
</operation>

<operation id="2058" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:43 %conv2_weights_1_load_2460_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2460

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2460_read"/></StgValue>
</operation>

<operation id="2059" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:44 %conv2_weights_1_load_2459_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2459

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2459_read"/></StgValue>
</operation>

<operation id="2060" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:45 %conv2_weights_1_load_2458_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2458

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2458_read"/></StgValue>
</operation>

<operation id="2061" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:46 %conv2_weights_1_load_2457_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2457

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2457_read"/></StgValue>
</operation>

<operation id="2062" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:47 %conv2_weights_1_load_2456_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2456

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2456_read"/></StgValue>
</operation>

<operation id="2063" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:48 %conv2_weights_1_load_2455_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2455

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2455_read"/></StgValue>
</operation>

<operation id="2064" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:49 %conv2_weights_1_load_2454_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2454

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2454_read"/></StgValue>
</operation>

<operation id="2065" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:50 %conv2_weights_1_load_2453_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2453

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2453_read"/></StgValue>
</operation>

<operation id="2066" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:51 %conv2_weights_1_load_2452_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2452

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2452_read"/></StgValue>
</operation>

<operation id="2067" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:52 %conv2_weights_1_load_2451_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2451

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2451_read"/></StgValue>
</operation>

<operation id="2068" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:53 %conv2_weights_1_load_2450_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2450

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2450_read"/></StgValue>
</operation>

<operation id="2069" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:54 %conv2_weights_1_load_2449_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2449

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2449_read"/></StgValue>
</operation>

<operation id="2070" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:55 %conv2_weights_1_load_2448_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2448

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2448_read"/></StgValue>
</operation>

<operation id="2071" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:56 %conv2_weights_1_load_2447_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2447

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2447_read"/></StgValue>
</operation>

<operation id="2072" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:57 %conv2_weights_1_load_2446_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2446

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2446_read"/></StgValue>
</operation>

<operation id="2073" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:58 %conv2_weights_1_load_2445_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2445

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2445_read"/></StgValue>
</operation>

<operation id="2074" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:59 %conv2_weights_1_load_2444_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2444

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2444_read"/></StgValue>
</operation>

<operation id="2075" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:60 %conv2_weights_1_load_2443_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2443

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2443_read"/></StgValue>
</operation>

<operation id="2076" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:61 %conv2_weights_1_load_2442_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2442

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2442_read"/></StgValue>
</operation>

<operation id="2077" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:62 %conv2_weights_1_load_2441_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2441

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2441_read"/></StgValue>
</operation>

<operation id="2078" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:63 %conv2_weights_1_load_2440_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2440

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2440_read"/></StgValue>
</operation>

<operation id="2079" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:64 %conv2_weights_1_load_2439_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2439

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2439_read"/></StgValue>
</operation>

<operation id="2080" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:65 %conv2_weights_1_load_2438_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2438

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2438_read"/></StgValue>
</operation>

<operation id="2081" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:66 %conv2_weights_1_load_2437_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2437

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2437_read"/></StgValue>
</operation>

<operation id="2082" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:67 %conv2_weights_1_load_2436_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2436

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2436_read"/></StgValue>
</operation>

<operation id="2083" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:68 %conv2_weights_1_load_2435_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2435

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2435_read"/></StgValue>
</operation>

<operation id="2084" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:69 %conv2_weights_1_load_2434_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2434

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2434_read"/></StgValue>
</operation>

<operation id="2085" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:70 %conv2_weights_1_load_2433_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2433

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2433_read"/></StgValue>
</operation>

<operation id="2086" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:71 %conv2_weights_1_load_2432_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2432

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2432_read"/></StgValue>
</operation>

<operation id="2087" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:72 %conv2_weights_1_load_2431_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2431

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2431_read"/></StgValue>
</operation>

<operation id="2088" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:73 %conv2_weights_1_load_2430_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2430

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2430_read"/></StgValue>
</operation>

<operation id="2089" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:74 %conv2_weights_1_load_2429_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2429

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2429_read"/></StgValue>
</operation>

<operation id="2090" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:75 %conv2_weights_1_load_2428_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2428

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2428_read"/></StgValue>
</operation>

<operation id="2091" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:76 %conv2_weights_1_load_2427_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2427

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2427_read"/></StgValue>
</operation>

<operation id="2092" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:77 %conv2_weights_1_load_2426_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2426

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2426_read"/></StgValue>
</operation>

<operation id="2093" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:78 %conv2_weights_1_load_2425_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2425

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2425_read"/></StgValue>
</operation>

<operation id="2094" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:79 %conv2_weights_1_load_2424_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2424

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2424_read"/></StgValue>
</operation>

<operation id="2095" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:80 %conv2_weights_1_load_2423_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2423

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2423_read"/></StgValue>
</operation>

<operation id="2096" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:81 %conv2_weights_1_load_2422_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2422

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2422_read"/></StgValue>
</operation>

<operation id="2097" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:82 %conv2_weights_1_load_2421_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2421

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2421_read"/></StgValue>
</operation>

<operation id="2098" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:83 %conv2_weights_1_load_2420_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2420

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2420_read"/></StgValue>
</operation>

<operation id="2099" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:84 %conv2_weights_1_load_2419_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2419

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2419_read"/></StgValue>
</operation>

<operation id="2100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:85 %conv2_weights_1_load_2418_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2418

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2418_read"/></StgValue>
</operation>

<operation id="2101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:86 %conv2_weights_1_load_2417_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2417

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2417_read"/></StgValue>
</operation>

<operation id="2102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:87 %conv2_weights_1_load_2416_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2416

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2416_read"/></StgValue>
</operation>

<operation id="2103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:88 %conv2_weights_1_load_2415_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2415

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2415_read"/></StgValue>
</operation>

<operation id="2104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:89 %conv2_weights_1_load_2414_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2414

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2414_read"/></StgValue>
</operation>

<operation id="2105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:90 %conv2_weights_1_load_2413_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2413

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2413_read"/></StgValue>
</operation>

<operation id="2106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:91 %conv2_weights_1_load_2412_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2412

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2412_read"/></StgValue>
</operation>

<operation id="2107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:92 %conv2_weights_1_load_2411_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2411

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2411_read"/></StgValue>
</operation>

<operation id="2108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:93 %conv2_weights_1_load_2410_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2410

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2410_read"/></StgValue>
</operation>

<operation id="2109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:94 %conv2_weights_1_load_2409_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2409

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2409_read"/></StgValue>
</operation>

<operation id="2110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:95 %conv2_weights_1_load_2408_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2408

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2408_read"/></StgValue>
</operation>

<operation id="2111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:96 %conv2_weights_1_load_2407_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2407

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2407_read"/></StgValue>
</operation>

<operation id="2112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:97 %conv2_weights_1_load_2406_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2406

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2406_read"/></StgValue>
</operation>

<operation id="2113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:98 %conv2_weights_1_load_2405_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2405

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2405_read"/></StgValue>
</operation>

<operation id="2114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:99 %conv2_weights_1_load_2404_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2404

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2404_read"/></StgValue>
</operation>

<operation id="2115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:100 %conv2_weights_1_load_2403_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2403

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2403_read"/></StgValue>
</operation>

<operation id="2116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:101 %conv2_weights_1_load_2402_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2402

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2402_read"/></StgValue>
</operation>

<operation id="2117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:102 %conv2_weights_1_load_2401_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2401

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2401_read"/></StgValue>
</operation>

<operation id="2118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:103 %conv2_weights_1_load_2400_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2400

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2400_read"/></StgValue>
</operation>

<operation id="2119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:104 %conv2_weights_1_load_2399_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2399

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2399_read"/></StgValue>
</operation>

<operation id="2120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:105 %conv2_weights_1_load_2398_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2398

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2398_read"/></StgValue>
</operation>

<operation id="2121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:106 %conv2_weights_1_load_2397_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2397

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2397_read"/></StgValue>
</operation>

<operation id="2122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:107 %conv2_weights_1_load_2396_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2396

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2396_read"/></StgValue>
</operation>

<operation id="2123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:108 %conv2_weights_1_load_2395_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2395

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2395_read"/></StgValue>
</operation>

<operation id="2124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:109 %conv2_weights_1_load_2394_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2394

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2394_read"/></StgValue>
</operation>

<operation id="2125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:110 %conv2_weights_1_load_2393_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2393

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2393_read"/></StgValue>
</operation>

<operation id="2126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:111 %conv2_weights_1_load_2392_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2392

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2392_read"/></StgValue>
</operation>

<operation id="2127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:112 %conv2_weights_1_load_2391_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2391

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2391_read"/></StgValue>
</operation>

<operation id="2128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:113 %conv2_weights_1_load_2390_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2390

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2390_read"/></StgValue>
</operation>

<operation id="2129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:114 %conv2_weights_1_load_2389_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2389

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2389_read"/></StgValue>
</operation>

<operation id="2130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:115 %conv2_weights_1_load_2388_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2388

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2388_read"/></StgValue>
</operation>

<operation id="2131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:116 %conv2_weights_1_load_2387_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2387

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2387_read"/></StgValue>
</operation>

<operation id="2132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:117 %conv2_weights_1_load_2386_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2386

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2386_read"/></StgValue>
</operation>

<operation id="2133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:118 %conv2_weights_1_load_2385_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2385

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2385_read"/></StgValue>
</operation>

<operation id="2134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:119 %conv2_weights_1_load_2384_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2384

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2384_read"/></StgValue>
</operation>

<operation id="2135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:120 %conv2_weights_1_load_2383_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2383

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2383_read"/></StgValue>
</operation>

<operation id="2136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:121 %conv2_weights_1_load_2382_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2382

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2382_read"/></StgValue>
</operation>

<operation id="2137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:122 %conv2_weights_1_load_2381_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2381

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2381_read"/></StgValue>
</operation>

<operation id="2138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:123 %conv2_weights_1_load_2380_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2380

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2380_read"/></StgValue>
</operation>

<operation id="2139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:124 %conv2_weights_1_load_2379_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2379

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2379_read"/></StgValue>
</operation>

<operation id="2140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:125 %conv2_weights_1_load_2378_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2378

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2378_read"/></StgValue>
</operation>

<operation id="2141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:126 %conv2_weights_1_load_2377_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2377

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2377_read"/></StgValue>
</operation>

<operation id="2142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:127 %conv2_weights_1_load_2376_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2376

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2376_read"/></StgValue>
</operation>

<operation id="2143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:128 %conv2_weights_1_load_2375_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2375

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2375_read"/></StgValue>
</operation>

<operation id="2144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:129 %conv2_weights_1_load_2374_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2374

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2374_read"/></StgValue>
</operation>

<operation id="2145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:130 %conv2_weights_1_load_2373_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2373

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2373_read"/></StgValue>
</operation>

<operation id="2146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:131 %conv2_weights_1_load_2372_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2372

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2372_read"/></StgValue>
</operation>

<operation id="2147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:132 %conv2_weights_1_load_2371_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2371

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2371_read"/></StgValue>
</operation>

<operation id="2148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:133 %conv2_weights_1_load_2370_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2370

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2370_read"/></StgValue>
</operation>

<operation id="2149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:134 %conv2_weights_1_load_2369_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2369

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2369_read"/></StgValue>
</operation>

<operation id="2150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:135 %conv2_weights_1_load_2368_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2368

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2368_read"/></StgValue>
</operation>

<operation id="2151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:136 %conv2_weights_1_load_2367_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2367

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2367_read"/></StgValue>
</operation>

<operation id="2152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:137 %conv2_weights_1_load_2366_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2366

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2366_read"/></StgValue>
</operation>

<operation id="2153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:138 %conv2_weights_1_load_2365_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2365

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2365_read"/></StgValue>
</operation>

<operation id="2154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:139 %conv2_weights_1_load_2364_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2364

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2364_read"/></StgValue>
</operation>

<operation id="2155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:140 %conv2_weights_1_load_2363_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2363

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2363_read"/></StgValue>
</operation>

<operation id="2156" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:141 %conv2_weights_1_load_2362_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2362

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2362_read"/></StgValue>
</operation>

<operation id="2157" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:142 %conv2_weights_1_load_2361_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2361

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2361_read"/></StgValue>
</operation>

<operation id="2158" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:143 %conv2_weights_1_load_2360_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2360

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2360_read"/></StgValue>
</operation>

<operation id="2159" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:144 %conv2_weights_1_load_2359_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2359

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2359_read"/></StgValue>
</operation>

<operation id="2160" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:145 %conv2_weights_1_load_2358_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2358

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2358_read"/></StgValue>
</operation>

<operation id="2161" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:146 %conv2_weights_1_load_2357_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2357

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2357_read"/></StgValue>
</operation>

<operation id="2162" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:147 %conv2_weights_1_load_2356_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2356

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2356_read"/></StgValue>
</operation>

<operation id="2163" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:148 %conv2_weights_1_load_2355_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2355

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2355_read"/></StgValue>
</operation>

<operation id="2164" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:149 %conv2_weights_1_load_2354_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2354

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2354_read"/></StgValue>
</operation>

<operation id="2165" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:150 %conv2_weights_1_load_2353_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2353

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2353_read"/></StgValue>
</operation>

<operation id="2166" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:151 %conv2_weights_1_load_2352_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2352

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2352_read"/></StgValue>
</operation>

<operation id="2167" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:152 %conv2_weights_1_load_2351_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2351

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2351_read"/></StgValue>
</operation>

<operation id="2168" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:153 %conv2_weights_1_load_2350_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2350

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2350_read"/></StgValue>
</operation>

<operation id="2169" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:154 %conv2_weights_1_load_2349_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2349

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2349_read"/></StgValue>
</operation>

<operation id="2170" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:155 %conv2_weights_1_load_2348_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2348

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2348_read"/></StgValue>
</operation>

<operation id="2171" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:156 %conv2_weights_1_load_2347_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2347

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2347_read"/></StgValue>
</operation>

<operation id="2172" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:157 %conv2_weights_1_load_2346_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2346

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2346_read"/></StgValue>
</operation>

<operation id="2173" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:158 %conv2_weights_1_load_2345_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2345

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2345_read"/></StgValue>
</operation>

<operation id="2174" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:159 %conv2_weights_1_load_2344_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2344

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2344_read"/></StgValue>
</operation>

<operation id="2175" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:160 %conv2_weights_1_load_2343_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2343

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2343_read"/></StgValue>
</operation>

<operation id="2176" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:161 %conv2_weights_1_load_2342_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2342

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2342_read"/></StgValue>
</operation>

<operation id="2177" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:162 %conv2_weights_1_load_2341_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2341

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2341_read"/></StgValue>
</operation>

<operation id="2178" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:163 %conv2_weights_1_load_2340_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2340

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2340_read"/></StgValue>
</operation>

<operation id="2179" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:164 %conv2_weights_1_load_2339_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2339

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2339_read"/></StgValue>
</operation>

<operation id="2180" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:165 %conv2_weights_1_load_2338_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2338

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2338_read"/></StgValue>
</operation>

<operation id="2181" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:166 %conv2_weights_1_load_2337_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2337

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2337_read"/></StgValue>
</operation>

<operation id="2182" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:167 %conv2_weights_1_load_2336_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2336

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2336_read"/></StgValue>
</operation>

<operation id="2183" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:168 %conv2_weights_1_load_2335_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2335

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2335_read"/></StgValue>
</operation>

<operation id="2184" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:169 %conv2_weights_1_load_2334_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2334

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2334_read"/></StgValue>
</operation>

<operation id="2185" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:170 %conv2_weights_1_load_2333_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2333

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2333_read"/></StgValue>
</operation>

<operation id="2186" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:171 %conv2_weights_1_load_2332_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2332

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2332_read"/></StgValue>
</operation>

<operation id="2187" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:172 %conv2_weights_1_load_2331_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2331

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2331_read"/></StgValue>
</operation>

<operation id="2188" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:173 %conv2_weights_1_load_2330_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2330

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2330_read"/></StgValue>
</operation>

<operation id="2189" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:174 %conv2_weights_1_load_2329_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2329

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2329_read"/></StgValue>
</operation>

<operation id="2190" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:175 %conv2_weights_1_load_2328_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2328

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2328_read"/></StgValue>
</operation>

<operation id="2191" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:176 %conv2_weights_1_load_2327_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2327

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2327_read"/></StgValue>
</operation>

<operation id="2192" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:177 %conv2_weights_1_load_2326_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2326

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2326_read"/></StgValue>
</operation>

<operation id="2193" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:178 %conv2_weights_1_load_2325_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2325

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2325_read"/></StgValue>
</operation>

<operation id="2194" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:179 %conv2_weights_1_load_2324_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2324

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2324_read"/></StgValue>
</operation>

<operation id="2195" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:180 %conv2_weights_1_load_2323_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2323

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2323_read"/></StgValue>
</operation>

<operation id="2196" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:181 %conv2_weights_1_load_2322_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2322

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2322_read"/></StgValue>
</operation>

<operation id="2197" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:182 %conv2_weights_1_load_2321_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2321

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2321_read"/></StgValue>
</operation>

<operation id="2198" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:183 %conv2_weights_1_load_2320_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2320

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2320_read"/></StgValue>
</operation>

<operation id="2199" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:184 %conv2_weights_1_load_2319_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2319

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2319_read"/></StgValue>
</operation>

<operation id="2200" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:185 %conv2_weights_1_load_2318_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2318

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2318_read"/></StgValue>
</operation>

<operation id="2201" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:186 %conv2_weights_1_load_2317_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2317

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2317_read"/></StgValue>
</operation>

<operation id="2202" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:187 %conv2_weights_1_load_2316_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2316

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2316_read"/></StgValue>
</operation>

<operation id="2203" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:188 %conv2_weights_1_load_2315_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2315

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2315_read"/></StgValue>
</operation>

<operation id="2204" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:189 %conv2_weights_1_load_2314_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2314

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2314_read"/></StgValue>
</operation>

<operation id="2205" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:190 %conv2_weights_1_load_2313_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2313

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2313_read"/></StgValue>
</operation>

<operation id="2206" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:191 %conv2_weights_1_load_2312_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2312

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2312_read"/></StgValue>
</operation>

<operation id="2207" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:192 %conv2_weights_1_load_2311_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2311

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2311_read"/></StgValue>
</operation>

<operation id="2208" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:193 %conv2_weights_1_load_2310_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2310

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2310_read"/></StgValue>
</operation>

<operation id="2209" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:194 %conv2_weights_1_load_2309_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2309

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2309_read"/></StgValue>
</operation>

<operation id="2210" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:195 %conv2_weights_1_load_2308_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2308

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2308_read"/></StgValue>
</operation>

<operation id="2211" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:196 %conv2_weights_1_load_2307_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2307

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2307_read"/></StgValue>
</operation>

<operation id="2212" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:197 %conv2_weights_1_load_2306_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2306

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2306_read"/></StgValue>
</operation>

<operation id="2213" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:198 %conv2_weights_1_load_2305_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2305

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2305_read"/></StgValue>
</operation>

<operation id="2214" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:199 %conv2_weights_1_load_2304_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2304

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2304_read"/></StgValue>
</operation>

<operation id="2215" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:200 %conv2_weights_1_load_2303_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2303

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2303_read"/></StgValue>
</operation>

<operation id="2216" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:201 %conv2_weights_1_load_2302_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2302

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2302_read"/></StgValue>
</operation>

<operation id="2217" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:202 %conv2_weights_1_load_2301_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2301

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2301_read"/></StgValue>
</operation>

<operation id="2218" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:203 %conv2_weights_1_load_2300_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2300

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2300_read"/></StgValue>
</operation>

<operation id="2219" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:204 %conv2_weights_1_load_2299_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2299

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2299_read"/></StgValue>
</operation>

<operation id="2220" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:205 %conv2_weights_1_load_2298_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2298

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2298_read"/></StgValue>
</operation>

<operation id="2221" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:206 %conv2_weights_1_load_2297_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2297

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2297_read"/></StgValue>
</operation>

<operation id="2222" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:207 %conv2_weights_1_load_2296_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2296

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2296_read"/></StgValue>
</operation>

<operation id="2223" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:208 %conv2_weights_1_load_2295_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2295

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2295_read"/></StgValue>
</operation>

<operation id="2224" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:209 %conv2_weights_1_load_2294_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2294

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2294_read"/></StgValue>
</operation>

<operation id="2225" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:210 %conv2_weights_1_load_2293_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2293

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2293_read"/></StgValue>
</operation>

<operation id="2226" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:211 %conv2_weights_1_load_2292_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2292

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2292_read"/></StgValue>
</operation>

<operation id="2227" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:212 %conv2_weights_1_load_2291_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2291

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2291_read"/></StgValue>
</operation>

<operation id="2228" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:213 %conv2_weights_1_load_2290_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2290

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2290_read"/></StgValue>
</operation>

<operation id="2229" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:214 %conv2_weights_1_load_2289_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2289

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2289_read"/></StgValue>
</operation>

<operation id="2230" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:215 %conv2_weights_1_load_2288_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2288

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2288_read"/></StgValue>
</operation>

<operation id="2231" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:216 %conv2_weights_1_load_2287_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2287

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2287_read"/></StgValue>
</operation>

<operation id="2232" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:217 %conv2_weights_1_load_2286_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2286

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2286_read"/></StgValue>
</operation>

<operation id="2233" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:218 %conv2_weights_1_load_2285_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2285

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2285_read"/></StgValue>
</operation>

<operation id="2234" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:219 %conv2_weights_1_load_2284_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2284

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2284_read"/></StgValue>
</operation>

<operation id="2235" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:220 %conv2_weights_1_load_2283_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2283

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2283_read"/></StgValue>
</operation>

<operation id="2236" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:221 %conv2_weights_1_load_2282_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2282

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2282_read"/></StgValue>
</operation>

<operation id="2237" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:222 %conv2_weights_1_load_2281_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2281

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2281_read"/></StgValue>
</operation>

<operation id="2238" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:223 %conv2_weights_1_load_2280_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2280

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2280_read"/></StgValue>
</operation>

<operation id="2239" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:224 %conv2_weights_1_load_2279_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2279

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2279_read"/></StgValue>
</operation>

<operation id="2240" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:225 %conv2_weights_1_load_2278_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2278

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2278_read"/></StgValue>
</operation>

<operation id="2241" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:226 %conv2_weights_1_load_2277_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2277

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2277_read"/></StgValue>
</operation>

<operation id="2242" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:227 %conv2_weights_1_load_2276_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2276

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2276_read"/></StgValue>
</operation>

<operation id="2243" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:228 %conv2_weights_1_load_2275_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2275

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2275_read"/></StgValue>
</operation>

<operation id="2244" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:229 %conv2_weights_1_load_2274_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2274

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2274_read"/></StgValue>
</operation>

<operation id="2245" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:230 %conv2_weights_1_load_2273_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2273

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2273_read"/></StgValue>
</operation>

<operation id="2246" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:231 %conv2_weights_1_load_2272_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2272

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2272_read"/></StgValue>
</operation>

<operation id="2247" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:232 %conv2_weights_1_load_2271_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2271

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2271_read"/></StgValue>
</operation>

<operation id="2248" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:233 %conv2_weights_1_load_2270_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2270

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2270_read"/></StgValue>
</operation>

<operation id="2249" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:234 %conv2_weights_1_load_2269_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2269

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2269_read"/></StgValue>
</operation>

<operation id="2250" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:235 %conv2_weights_1_load_2268_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2268

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2268_read"/></StgValue>
</operation>

<operation id="2251" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:236 %conv2_weights_1_load_2267_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2267

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2267_read"/></StgValue>
</operation>

<operation id="2252" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:237 %conv2_weights_1_load_2266_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2266

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2266_read"/></StgValue>
</operation>

<operation id="2253" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:238 %conv2_weights_1_load_2265_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2265

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2265_read"/></StgValue>
</operation>

<operation id="2254" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:239 %conv2_weights_1_load_2264_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2264

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2264_read"/></StgValue>
</operation>

<operation id="2255" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:240 %conv2_weights_1_load_2263_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2263

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2263_read"/></StgValue>
</operation>

<operation id="2256" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:241 %conv2_weights_1_load_2262_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2262

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2262_read"/></StgValue>
</operation>

<operation id="2257" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:242 %conv2_weights_1_load_2261_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2261

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2261_read"/></StgValue>
</operation>

<operation id="2258" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:243 %conv2_weights_1_load_2260_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2260

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2260_read"/></StgValue>
</operation>

<operation id="2259" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:244 %conv2_weights_1_load_2259_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2259

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2259_read"/></StgValue>
</operation>

<operation id="2260" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:245 %conv2_weights_1_load_2258_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2258

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2258_read"/></StgValue>
</operation>

<operation id="2261" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:246 %conv2_weights_1_load_2257_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2257

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2257_read"/></StgValue>
</operation>

<operation id="2262" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:247 %conv2_weights_1_load_2256_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2256

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2256_read"/></StgValue>
</operation>

<operation id="2263" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:248 %conv2_weights_1_load_2255_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2255

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2255_read"/></StgValue>
</operation>

<operation id="2264" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:249 %conv2_weights_1_load_2254_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2254

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2254_read"/></StgValue>
</operation>

<operation id="2265" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:250 %conv2_weights_1_load_2253_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2253

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2253_read"/></StgValue>
</operation>

<operation id="2266" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:251 %conv2_weights_1_load_2252_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2252

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2252_read"/></StgValue>
</operation>

<operation id="2267" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:252 %conv2_weights_1_load_2251_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2251

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2251_read"/></StgValue>
</operation>

<operation id="2268" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:253 %conv2_weights_1_load_2250_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2250

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2250_read"/></StgValue>
</operation>

<operation id="2269" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:254 %conv2_weights_1_load_2249_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2249

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2249_read"/></StgValue>
</operation>

<operation id="2270" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:255 %conv2_weights_1_load_2248_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2248

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2248_read"/></StgValue>
</operation>

<operation id="2271" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:256 %conv2_weights_1_load_2247_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2247

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2247_read"/></StgValue>
</operation>

<operation id="2272" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:257 %conv2_weights_1_load_2246_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2246

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2246_read"/></StgValue>
</operation>

<operation id="2273" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:258 %conv2_weights_1_load_2245_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2245

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2245_read"/></StgValue>
</operation>

<operation id="2274" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:259 %conv2_weights_1_load_2244_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2244

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2244_read"/></StgValue>
</operation>

<operation id="2275" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:260 %conv2_weights_1_load_2243_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2243

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2243_read"/></StgValue>
</operation>

<operation id="2276" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:261 %conv2_weights_1_load_2242_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2242

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2242_read"/></StgValue>
</operation>

<operation id="2277" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:262 %conv2_weights_1_load_2241_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2241

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2241_read"/></StgValue>
</operation>

<operation id="2278" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:263 %conv2_weights_1_load_2240_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2240

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2240_read"/></StgValue>
</operation>

<operation id="2279" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:264 %conv2_weights_1_load_2239_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2239

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2239_read"/></StgValue>
</operation>

<operation id="2280" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:265 %conv2_weights_1_load_2238_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2238

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2238_read"/></StgValue>
</operation>

<operation id="2281" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:266 %conv2_weights_1_load_2237_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2237

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2237_read"/></StgValue>
</operation>

<operation id="2282" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:267 %conv2_weights_1_load_2236_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2236

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2236_read"/></StgValue>
</operation>

<operation id="2283" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:268 %conv2_weights_1_load_2235_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2235

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2235_read"/></StgValue>
</operation>

<operation id="2284" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:269 %conv2_weights_1_load_2234_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2234

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2234_read"/></StgValue>
</operation>

<operation id="2285" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:270 %conv2_weights_1_load_2233_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2233

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2233_read"/></StgValue>
</operation>

<operation id="2286" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:271 %conv2_weights_1_load_2232_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2232

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2232_read"/></StgValue>
</operation>

<operation id="2287" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:272 %conv2_weights_1_load_2231_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2231

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2231_read"/></StgValue>
</operation>

<operation id="2288" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:273 %conv2_weights_1_load_2230_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2230

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2230_read"/></StgValue>
</operation>

<operation id="2289" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:274 %conv2_weights_1_load_2229_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2229

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2229_read"/></StgValue>
</operation>

<operation id="2290" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:275 %conv2_weights_1_load_2228_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2228

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2228_read"/></StgValue>
</operation>

<operation id="2291" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:276 %conv2_weights_1_load_2227_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2227

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2227_read"/></StgValue>
</operation>

<operation id="2292" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:277 %conv2_weights_1_load_2226_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2226

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2226_read"/></StgValue>
</operation>

<operation id="2293" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:278 %conv2_weights_1_load_2225_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2225

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2225_read"/></StgValue>
</operation>

<operation id="2294" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:279 %conv2_weights_1_load_2224_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2224

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2224_read"/></StgValue>
</operation>

<operation id="2295" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:280 %conv2_weights_1_load_2223_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2223

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2223_read"/></StgValue>
</operation>

<operation id="2296" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:281 %conv2_weights_1_load_2222_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2222

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2222_read"/></StgValue>
</operation>

<operation id="2297" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:282 %conv2_weights_1_load_2221_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2221

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2221_read"/></StgValue>
</operation>

<operation id="2298" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:283 %conv2_weights_1_load_2220_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2220

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2220_read"/></StgValue>
</operation>

<operation id="2299" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:284 %conv2_weights_1_load_2219_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2219

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2219_read"/></StgValue>
</operation>

<operation id="2300" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:285 %conv2_weights_1_load_2218_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2218

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2218_read"/></StgValue>
</operation>

<operation id="2301" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:286 %conv2_weights_1_load_2217_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2217

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2217_read"/></StgValue>
</operation>

<operation id="2302" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:287 %conv2_weights_1_load_2216_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2216

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2216_read"/></StgValue>
</operation>

<operation id="2303" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:288 %conv2_weights_1_load_2215_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2215

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2215_read"/></StgValue>
</operation>

<operation id="2304" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:289 %conv2_weights_1_load_2214_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2214

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2214_read"/></StgValue>
</operation>

<operation id="2305" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:290 %conv2_weights_1_load_2213_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2213

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2213_read"/></StgValue>
</operation>

<operation id="2306" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:291 %conv2_weights_1_load_2212_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2212

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2212_read"/></StgValue>
</operation>

<operation id="2307" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:292 %conv2_weights_1_load_2211_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2211

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2211_read"/></StgValue>
</operation>

<operation id="2308" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:293 %conv2_weights_1_load_2210_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2210

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2210_read"/></StgValue>
</operation>

<operation id="2309" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:294 %conv2_weights_1_load_2209_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2209

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2209_read"/></StgValue>
</operation>

<operation id="2310" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:295 %conv2_weights_1_load_2208_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2208

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2208_read"/></StgValue>
</operation>

<operation id="2311" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:296 %conv2_weights_1_load_2207_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2207

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2207_read"/></StgValue>
</operation>

<operation id="2312" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:297 %conv2_weights_1_load_2206_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2206

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2206_read"/></StgValue>
</operation>

<operation id="2313" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:298 %conv2_weights_1_load_2205_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2205

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2205_read"/></StgValue>
</operation>

<operation id="2314" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:299 %conv2_weights_1_load_2204_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2204

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2204_read"/></StgValue>
</operation>

<operation id="2315" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:300 %conv2_weights_1_load_2203_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2203

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2203_read"/></StgValue>
</operation>

<operation id="2316" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:301 %conv2_weights_1_load_2202_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2202

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2202_read"/></StgValue>
</operation>

<operation id="2317" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:302 %conv2_weights_1_load_2201_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2201

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2201_read"/></StgValue>
</operation>

<operation id="2318" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:303 %conv2_weights_1_load_2200_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2200

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2200_read"/></StgValue>
</operation>

<operation id="2319" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:304 %conv2_weights_1_load_2199_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2199

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2199_read"/></StgValue>
</operation>

<operation id="2320" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:305 %conv2_weights_1_load_2198_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2198

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2198_read"/></StgValue>
</operation>

<operation id="2321" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:306 %conv2_weights_1_load_2197_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2197

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2197_read"/></StgValue>
</operation>

<operation id="2322" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:307 %conv2_weights_1_load_2196_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2196

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2196_read"/></StgValue>
</operation>

<operation id="2323" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:308 %conv2_weights_1_load_2195_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2195

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2195_read"/></StgValue>
</operation>

<operation id="2324" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:309 %conv2_weights_1_load_2194_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2194

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2194_read"/></StgValue>
</operation>

<operation id="2325" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:310 %conv2_weights_1_load_2193_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2193

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2193_read"/></StgValue>
</operation>

<operation id="2326" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:311 %conv2_weights_1_load_2192_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2192

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2192_read"/></StgValue>
</operation>

<operation id="2327" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:312 %conv2_weights_1_load_2191_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2191

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2191_read"/></StgValue>
</operation>

<operation id="2328" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:313 %conv2_weights_1_load_2190_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2190

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2190_read"/></StgValue>
</operation>

<operation id="2329" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:314 %conv2_weights_1_load_2189_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2189

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2189_read"/></StgValue>
</operation>

<operation id="2330" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:315 %conv2_weights_1_load_2188_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2188

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2188_read"/></StgValue>
</operation>

<operation id="2331" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:316 %conv2_weights_1_load_2187_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2187

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2187_read"/></StgValue>
</operation>

<operation id="2332" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:317 %conv2_weights_1_load_2186_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2186

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2186_read"/></StgValue>
</operation>

<operation id="2333" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:318 %conv2_weights_1_load_2185_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2185

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2185_read"/></StgValue>
</operation>

<operation id="2334" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:319 %conv2_weights_1_load_2184_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2184

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2184_read"/></StgValue>
</operation>

<operation id="2335" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:320 %conv2_weights_1_load_2183_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2183

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2183_read"/></StgValue>
</operation>

<operation id="2336" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:321 %conv2_weights_1_load_2182_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2182

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2182_read"/></StgValue>
</operation>

<operation id="2337" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:322 %conv2_weights_1_load_2181_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2181

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2181_read"/></StgValue>
</operation>

<operation id="2338" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:323 %conv2_weights_1_load_2180_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2180

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2180_read"/></StgValue>
</operation>

<operation id="2339" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:324 %conv2_weights_1_load_2179_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2179

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2179_read"/></StgValue>
</operation>

<operation id="2340" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:325 %conv2_weights_1_load_2178_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2178

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2178_read"/></StgValue>
</operation>

<operation id="2341" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:326 %conv2_weights_1_load_2177_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2177

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2177_read"/></StgValue>
</operation>

<operation id="2342" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:327 %conv2_weights_1_load_2176_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2176

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2176_read"/></StgValue>
</operation>

<operation id="2343" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:328 %conv2_weights_1_load_2175_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2175

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2175_read"/></StgValue>
</operation>

<operation id="2344" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:329 %conv2_weights_1_load_2174_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2174

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2174_read"/></StgValue>
</operation>

<operation id="2345" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:330 %conv2_weights_1_load_2173_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2173

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2173_read"/></StgValue>
</operation>

<operation id="2346" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:331 %conv2_weights_1_load_2172_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2172

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2172_read"/></StgValue>
</operation>

<operation id="2347" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:332 %conv2_weights_1_load_2171_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2171

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2171_read"/></StgValue>
</operation>

<operation id="2348" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:333 %conv2_weights_1_load_2170_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2170

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2170_read"/></StgValue>
</operation>

<operation id="2349" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:334 %conv2_weights_1_load_2169_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2169

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2169_read"/></StgValue>
</operation>

<operation id="2350" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:335 %conv2_weights_1_load_2168_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2168

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2168_read"/></StgValue>
</operation>

<operation id="2351" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:336 %conv2_weights_1_load_2167_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2167

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2167_read"/></StgValue>
</operation>

<operation id="2352" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:337 %conv2_weights_1_load_2166_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2166

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2166_read"/></StgValue>
</operation>

<operation id="2353" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:338 %conv2_weights_1_load_2165_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2165

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2165_read"/></StgValue>
</operation>

<operation id="2354" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:339 %conv2_weights_1_load_2164_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2164

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2164_read"/></StgValue>
</operation>

<operation id="2355" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:340 %conv2_weights_1_load_2163_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2163

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2163_read"/></StgValue>
</operation>

<operation id="2356" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:341 %conv2_weights_1_load_2162_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2162

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2162_read"/></StgValue>
</operation>

<operation id="2357" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:342 %conv2_weights_1_load_2161_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2161

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2161_read"/></StgValue>
</operation>

<operation id="2358" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:343 %conv2_weights_1_load_2160_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2160

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2160_read"/></StgValue>
</operation>

<operation id="2359" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:344 %conv2_weights_1_load_2159_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2159

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2159_read"/></StgValue>
</operation>

<operation id="2360" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:345 %conv2_weights_1_load_2158_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2158

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2158_read"/></StgValue>
</operation>

<operation id="2361" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:346 %conv2_weights_1_load_2157_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2157

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2157_read"/></StgValue>
</operation>

<operation id="2362" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:347 %conv2_weights_1_load_2156_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2156

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2156_read"/></StgValue>
</operation>

<operation id="2363" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:348 %conv2_weights_1_load_2155_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2155

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2155_read"/></StgValue>
</operation>

<operation id="2364" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:349 %conv2_weights_1_load_2154_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2154

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2154_read"/></StgValue>
</operation>

<operation id="2365" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:350 %conv2_weights_1_load_2153_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2153

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2153_read"/></StgValue>
</operation>

<operation id="2366" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:351 %conv2_weights_1_load_2152_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2152

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2152_read"/></StgValue>
</operation>

<operation id="2367" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:352 %conv2_weights_1_load_2151_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2151

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2151_read"/></StgValue>
</operation>

<operation id="2368" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:353 %conv2_weights_1_load_2150_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2150

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2150_read"/></StgValue>
</operation>

<operation id="2369" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:354 %conv2_weights_1_load_2149_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2149

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2149_read"/></StgValue>
</operation>

<operation id="2370" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:355 %conv2_weights_1_load_2148_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2148

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2148_read"/></StgValue>
</operation>

<operation id="2371" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:356 %conv2_weights_1_load_2147_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2147

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2147_read"/></StgValue>
</operation>

<operation id="2372" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:357 %conv2_weights_1_load_2146_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2146

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2146_read"/></StgValue>
</operation>

<operation id="2373" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:358 %conv2_weights_1_load_2145_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2145

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2145_read"/></StgValue>
</operation>

<operation id="2374" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:359 %conv2_weights_1_load_2144_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2144

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2144_read"/></StgValue>
</operation>

<operation id="2375" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:360 %conv2_weights_1_load_2143_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2143

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2143_read"/></StgValue>
</operation>

<operation id="2376" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:361 %conv2_weights_1_load_2142_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2142

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2142_read"/></StgValue>
</operation>

<operation id="2377" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:362 %conv2_weights_1_load_2141_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2141

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2141_read"/></StgValue>
</operation>

<operation id="2378" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:363 %conv2_weights_1_load_2140_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2140

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2140_read"/></StgValue>
</operation>

<operation id="2379" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:364 %conv2_weights_1_load_2139_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2139

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2139_read"/></StgValue>
</operation>

<operation id="2380" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:365 %conv2_weights_1_load_2138_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2138

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2138_read"/></StgValue>
</operation>

<operation id="2381" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:366 %conv2_weights_1_load_2137_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2137

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2137_read"/></StgValue>
</operation>

<operation id="2382" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:367 %conv2_weights_1_load_2136_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2136

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2136_read"/></StgValue>
</operation>

<operation id="2383" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:368 %conv2_weights_1_load_2135_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2135

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2135_read"/></StgValue>
</operation>

<operation id="2384" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:369 %conv2_weights_1_load_2134_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2134

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2134_read"/></StgValue>
</operation>

<operation id="2385" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:370 %conv2_weights_1_load_2133_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2133

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2133_read"/></StgValue>
</operation>

<operation id="2386" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:371 %conv2_weights_1_load_2132_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2132

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2132_read"/></StgValue>
</operation>

<operation id="2387" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:372 %conv2_weights_1_load_2131_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2131

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2131_read"/></StgValue>
</operation>

<operation id="2388" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:373 %conv2_weights_1_load_2130_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2130

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2130_read"/></StgValue>
</operation>

<operation id="2389" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:374 %conv2_weights_1_load_2129_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2129

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2129_read"/></StgValue>
</operation>

<operation id="2390" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:375 %conv2_weights_1_load_2128_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2128

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2128_read"/></StgValue>
</operation>

<operation id="2391" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:376 %conv2_weights_1_load_2127_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2127

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2127_read"/></StgValue>
</operation>

<operation id="2392" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:377 %conv2_weights_1_load_2126_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2126

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2126_read"/></StgValue>
</operation>

<operation id="2393" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:378 %conv2_weights_1_load_2125_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2125

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2125_read"/></StgValue>
</operation>

<operation id="2394" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:379 %conv2_weights_1_load_2124_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2124

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2124_read"/></StgValue>
</operation>

<operation id="2395" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:380 %conv2_weights_1_load_2123_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2123

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2123_read"/></StgValue>
</operation>

<operation id="2396" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:381 %conv2_weights_1_load_2122_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2122

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2122_read"/></StgValue>
</operation>

<operation id="2397" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:382 %conv2_weights_1_load_2121_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2121

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2121_read"/></StgValue>
</operation>

<operation id="2398" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:383 %conv2_weights_1_load_2120_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2120

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2120_read"/></StgValue>
</operation>

<operation id="2399" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:384 %conv2_weights_1_load_2119_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2119

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2119_read"/></StgValue>
</operation>

<operation id="2400" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:385 %conv2_weights_1_load_2118_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2118

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2118_read"/></StgValue>
</operation>

<operation id="2401" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:386 %conv2_weights_1_load_2117_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2117

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2117_read"/></StgValue>
</operation>

<operation id="2402" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:387 %conv2_weights_1_load_2116_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2116

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2116_read"/></StgValue>
</operation>

<operation id="2403" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:388 %conv2_weights_1_load_2115_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2115

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2115_read"/></StgValue>
</operation>

<operation id="2404" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:389 %conv2_weights_1_load_2114_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2114

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2114_read"/></StgValue>
</operation>

<operation id="2405" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:390 %conv2_weights_1_load_2113_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2113

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2113_read"/></StgValue>
</operation>

<operation id="2406" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:391 %conv2_weights_1_load_2112_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2112

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2112_read"/></StgValue>
</operation>

<operation id="2407" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:392 %conv2_weights_1_load_2111_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2111

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2111_read"/></StgValue>
</operation>

<operation id="2408" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:393 %conv2_weights_1_load_2110_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2110

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2110_read"/></StgValue>
</operation>

<operation id="2409" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:394 %conv2_weights_1_load_2109_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2109

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2109_read"/></StgValue>
</operation>

<operation id="2410" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:395 %conv2_weights_1_load_2108_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2108

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2108_read"/></StgValue>
</operation>

<operation id="2411" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:396 %conv2_weights_1_load_2107_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2107

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2107_read"/></StgValue>
</operation>

<operation id="2412" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:397 %conv2_weights_1_load_2106_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2106

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2106_read"/></StgValue>
</operation>

<operation id="2413" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:398 %conv2_weights_1_load_2105_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2105

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2105_read"/></StgValue>
</operation>

<operation id="2414" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:399 %conv2_weights_1_load_2104_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2104

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2104_read"/></StgValue>
</operation>

<operation id="2415" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:400 %conv2_weights_1_load_2103_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2103

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2103_read"/></StgValue>
</operation>

<operation id="2416" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:401 %conv2_weights_1_load_2102_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2102

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2102_read"/></StgValue>
</operation>

<operation id="2417" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:402 %conv2_weights_1_load_2101_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2101

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2101_read"/></StgValue>
</operation>

<operation id="2418" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:403 %conv2_weights_1_load_2100_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2100

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2100_read"/></StgValue>
</operation>

<operation id="2419" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:404 %conv2_weights_1_load_2099_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2099

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2099_read"/></StgValue>
</operation>

<operation id="2420" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:405 %conv2_weights_1_load_2098_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2098

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2098_read"/></StgValue>
</operation>

<operation id="2421" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:406 %conv2_weights_1_load_2097_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2097

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2097_read"/></StgValue>
</operation>

<operation id="2422" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:407 %conv2_weights_1_load_2096_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2096

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2096_read"/></StgValue>
</operation>

<operation id="2423" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:408 %conv2_weights_1_load_2095_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2095

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2095_read"/></StgValue>
</operation>

<operation id="2424" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:409 %conv2_weights_1_load_2094_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2094

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2094_read"/></StgValue>
</operation>

<operation id="2425" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:410 %conv2_weights_1_load_2093_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2093

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2093_read"/></StgValue>
</operation>

<operation id="2426" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:411 %conv2_weights_1_load_2092_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2092

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2092_read"/></StgValue>
</operation>

<operation id="2427" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:412 %conv2_weights_1_load_2091_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2091

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2091_read"/></StgValue>
</operation>

<operation id="2428" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:413 %conv2_weights_1_load_2090_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2090

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2090_read"/></StgValue>
</operation>

<operation id="2429" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:414 %conv2_weights_1_load_2089_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2089

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2089_read"/></StgValue>
</operation>

<operation id="2430" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:415 %conv2_weights_1_load_2088_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2088

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2088_read"/></StgValue>
</operation>

<operation id="2431" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:416 %conv2_weights_1_load_2087_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2087

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2087_read"/></StgValue>
</operation>

<operation id="2432" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:417 %conv2_weights_1_load_2086_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2086

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2086_read"/></StgValue>
</operation>

<operation id="2433" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:418 %conv2_weights_1_load_2085_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2085

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2085_read"/></StgValue>
</operation>

<operation id="2434" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:419 %conv2_weights_1_load_2084_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2084

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2084_read"/></StgValue>
</operation>

<operation id="2435" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:420 %conv2_weights_1_load_2083_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2083

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2083_read"/></StgValue>
</operation>

<operation id="2436" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:421 %conv2_weights_1_load_2082_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2082

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2082_read"/></StgValue>
</operation>

<operation id="2437" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:422 %conv2_weights_1_load_2081_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2081

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2081_read"/></StgValue>
</operation>

<operation id="2438" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:423 %conv2_weights_1_load_2080_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2080

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2080_read"/></StgValue>
</operation>

<operation id="2439" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:424 %conv2_weights_1_load_2079_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2079

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2079_read"/></StgValue>
</operation>

<operation id="2440" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:425 %conv2_weights_1_load_2078_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2078

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2078_read"/></StgValue>
</operation>

<operation id="2441" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:426 %conv2_weights_1_load_2077_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2077

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2077_read"/></StgValue>
</operation>

<operation id="2442" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:427 %conv2_weights_1_load_2076_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2076

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2076_read"/></StgValue>
</operation>

<operation id="2443" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:428 %conv2_weights_1_load_2075_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2075

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2075_read"/></StgValue>
</operation>

<operation id="2444" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:429 %conv2_weights_1_load_2074_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2074

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2074_read"/></StgValue>
</operation>

<operation id="2445" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:430 %conv2_weights_1_load_2073_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2073

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2073_read"/></StgValue>
</operation>

<operation id="2446" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:431 %conv2_weights_1_load_2072_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2072

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2072_read"/></StgValue>
</operation>

<operation id="2447" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:432 %conv2_weights_1_load_2071_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2071

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2071_read"/></StgValue>
</operation>

<operation id="2448" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:433 %conv2_weights_1_load_2070_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2070

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2070_read"/></StgValue>
</operation>

<operation id="2449" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:434 %conv2_weights_1_load_2069_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2069

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2069_read"/></StgValue>
</operation>

<operation id="2450" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:435 %conv2_weights_1_load_2068_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2068

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2068_read"/></StgValue>
</operation>

<operation id="2451" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:436 %conv2_weights_1_load_2067_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2067

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2067_read"/></StgValue>
</operation>

<operation id="2452" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:437 %conv2_weights_1_load_2066_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2066

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2066_read"/></StgValue>
</operation>

<operation id="2453" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:438 %conv2_weights_1_load_2065_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2065

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2065_read"/></StgValue>
</operation>

<operation id="2454" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:439 %conv2_weights_1_load_2064_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2064

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2064_read"/></StgValue>
</operation>

<operation id="2455" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:440 %conv2_weights_1_load_2063_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2063

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2063_read"/></StgValue>
</operation>

<operation id="2456" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:441 %conv2_weights_1_load_2062_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2062

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2062_read"/></StgValue>
</operation>

<operation id="2457" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:442 %conv2_weights_1_load_2061_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2061

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2061_read"/></StgValue>
</operation>

<operation id="2458" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:443 %conv2_weights_1_load_2060_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2060

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2060_read"/></StgValue>
</operation>

<operation id="2459" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:444 %conv2_weights_1_load_2059_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2059

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2059_read"/></StgValue>
</operation>

<operation id="2460" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:445 %conv2_weights_1_load_2058_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2058

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2058_read"/></StgValue>
</operation>

<operation id="2461" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:446 %conv2_weights_1_load_2057_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2057

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2057_read"/></StgValue>
</operation>

<operation id="2462" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:447 %conv2_weights_1_load_2056_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2056

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2056_read"/></StgValue>
</operation>

<operation id="2463" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:448 %conv2_weights_1_load_2055_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2055

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2055_read"/></StgValue>
</operation>

<operation id="2464" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:449 %conv2_weights_1_load_2054_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2054

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2054_read"/></StgValue>
</operation>

<operation id="2465" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:450 %conv2_weights_1_load_2053_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2053

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2053_read"/></StgValue>
</operation>

<operation id="2466" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="956" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:451 %conv2_weights_1_load_2052_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2052

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2052_read"/></StgValue>
</operation>

<operation id="2467" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:452 %conv2_weights_1_load_2051_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2051

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2051_read"/></StgValue>
</operation>

<operation id="2468" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:453 %conv2_weights_1_load_2050_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2050

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2050_read"/></StgValue>
</operation>

<operation id="2469" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:454 %conv2_weights_1_load_2049_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2049

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2049_read"/></StgValue>
</operation>

<operation id="2470" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:455 %conv2_weights_1_load_2048_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2048

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2048_read"/></StgValue>
</operation>

<operation id="2471" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:456 %conv2_weights_1_load_2047_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2047

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2047_read"/></StgValue>
</operation>

<operation id="2472" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:457 %conv2_weights_1_load_2046_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2046

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2046_read"/></StgValue>
</operation>

<operation id="2473" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:458 %conv2_weights_1_load_2045_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2045

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2045_read"/></StgValue>
</operation>

<operation id="2474" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="964" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:459 %conv2_weights_1_load_2044_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2044

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2044_read"/></StgValue>
</operation>

<operation id="2475" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="965" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:460 %conv2_weights_1_load_2043_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2043

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2043_read"/></StgValue>
</operation>

<operation id="2476" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:461 %conv2_weights_1_load_2042_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2042

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2042_read"/></StgValue>
</operation>

<operation id="2477" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:462 %conv2_weights_1_load_2041_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2041

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2041_read"/></StgValue>
</operation>

<operation id="2478" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:463 %conv2_weights_1_load_2040_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2040

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2040_read"/></StgValue>
</operation>

<operation id="2479" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:464 %conv2_weights_1_load_2039_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2039

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2039_read"/></StgValue>
</operation>

<operation id="2480" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:465 %conv2_weights_1_load_2038_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2038

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2038_read"/></StgValue>
</operation>

<operation id="2481" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:466 %conv2_weights_1_load_2037_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2037

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2037_read"/></StgValue>
</operation>

<operation id="2482" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:467 %conv2_weights_1_load_2036_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2036

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2036_read"/></StgValue>
</operation>

<operation id="2483" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="973" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:468 %conv2_weights_1_load_2035_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2035

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2035_read"/></StgValue>
</operation>

<operation id="2484" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="974" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:469 %conv2_weights_1_load_2034_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2034

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2034_read"/></StgValue>
</operation>

<operation id="2485" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:470 %conv2_weights_1_load_2033_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2033

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2033_read"/></StgValue>
</operation>

<operation id="2486" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="976" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:471 %conv2_weights_1_load_2032_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2032

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2032_read"/></StgValue>
</operation>

<operation id="2487" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:472 %conv2_weights_1_load_2031_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2031

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2031_read"/></StgValue>
</operation>

<operation id="2488" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:473 %conv2_weights_1_load_2030_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2030

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2030_read"/></StgValue>
</operation>

<operation id="2489" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:474 %conv2_weights_1_load_2029_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2029

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2029_read"/></StgValue>
</operation>

<operation id="2490" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="980" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:475 %conv2_weights_1_load_2028_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2028

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2028_read"/></StgValue>
</operation>

<operation id="2491" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:476 %conv2_weights_1_load_2027_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2027

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2027_read"/></StgValue>
</operation>

<operation id="2492" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:477 %conv2_weights_1_load_2026_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2026

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2026_read"/></StgValue>
</operation>

<operation id="2493" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:478 %conv2_weights_1_load_2025_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2025

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2025_read"/></StgValue>
</operation>

<operation id="2494" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="984" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:479 %conv2_weights_1_load_2024_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2024

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2024_read"/></StgValue>
</operation>

<operation id="2495" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="985" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:480 %conv2_weights_1_load_2023_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2023

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2023_read"/></StgValue>
</operation>

<operation id="2496" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:481 %conv2_weights_1_load_2022_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2022

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2022_read"/></StgValue>
</operation>

<operation id="2497" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:482 %conv2_weights_1_load_2021_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2021

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2021_read"/></StgValue>
</operation>

<operation id="2498" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:483 %conv2_weights_1_load_2020_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2020

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2020_read"/></StgValue>
</operation>

<operation id="2499" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:484 %conv2_weights_1_load_2019_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2019

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2019_read"/></StgValue>
</operation>

<operation id="2500" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:485 %conv2_weights_1_load_2018_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2018

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2018_read"/></StgValue>
</operation>

<operation id="2501" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:486 %conv2_weights_1_load_2017_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2017

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2017_read"/></StgValue>
</operation>

<operation id="2502" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:487 %conv2_weights_1_load_2016_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2016

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2016_read"/></StgValue>
</operation>

<operation id="2503" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:488 %conv2_weights_1_load_2015_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2015

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2015_read"/></StgValue>
</operation>

<operation id="2504" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:489 %conv2_weights_1_load_2014_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2014

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2014_read"/></StgValue>
</operation>

<operation id="2505" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:490 %conv2_weights_1_load_2013_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2013

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2013_read"/></StgValue>
</operation>

<operation id="2506" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="996" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:491 %conv2_weights_1_load_2012_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2012

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2012_read"/></StgValue>
</operation>

<operation id="2507" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="997" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:492 %conv2_weights_1_load_2011_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2011

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2011_read"/></StgValue>
</operation>

<operation id="2508" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:493 %conv2_weights_1_load_2010_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2010

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2010_read"/></StgValue>
</operation>

<operation id="2509" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:494 %conv2_weights_1_load_2009_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2009

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2009_read"/></StgValue>
</operation>

<operation id="2510" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:495 %conv2_weights_1_load_2008_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2008

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2008_read"/></StgValue>
</operation>

<operation id="2511" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:496 %conv2_weights_1_load_2007_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2007

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2007_read"/></StgValue>
</operation>

<operation id="2512" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:497 %conv2_weights_1_load_2006_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2006

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2006_read"/></StgValue>
</operation>

<operation id="2513" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1003" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:498 %conv2_weights_1_load_2005_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2005

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2005_read"/></StgValue>
</operation>

<operation id="2514" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:499 %conv2_weights_1_load_2004_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2004

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2004_read"/></StgValue>
</operation>

<operation id="2515" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:500 %conv2_weights_1_load_2003_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2003

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2003_read"/></StgValue>
</operation>

<operation id="2516" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1006" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:501 %conv2_weights_1_load_2002_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2002

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2002_read"/></StgValue>
</operation>

<operation id="2517" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:502 %conv2_weights_1_load_2001_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2001

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2001_read"/></StgValue>
</operation>

<operation id="2518" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:503 %conv2_weights_1_load_2000_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv2_weights_1_load_2000

]]></Node>
<StgValue><ssdm name="conv2_weights_1_load_2000_read"/></StgValue>
</operation>

<operation id="2519" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:504 %add_ln49_11_cast_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %add_ln49_11_cast

]]></Node>
<StgValue><ssdm name="add_ln49_11_cast_read"/></StgValue>
</operation>

<operation id="2520" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="13" op_0_bw="6">
<![CDATA[
newFuncRoot:505 %add_ln49_11_cast_cast = zext i6 %add_ln49_11_cast_read

]]></Node>
<StgValue><ssdm name="add_ln49_11_cast_cast"/></StgValue>
</operation>

<operation id="2521" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:506 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %image_r, void @empty_22, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 2, i32 2, i32 16, i32 16, void @empty_26, void @empty_26, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2522" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:507 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %features, void @empty_22, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 2, i32 2, i32 16, i32 16, void @empty_26, void @empty_26, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2523" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:508 %store_ln0 = store i7 0, i7 %indvar_flatten69

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="2524" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:509 %store_ln0 = store i4 0, i4 %ro

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="2525" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1015" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:510 %store_ln0 = store i4 0, i4 %co

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="2526" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:511 %br_ln0 = br void %for.inc.4.4.4

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="2527" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1018" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc.4.4.4:0 %indvar_flatten69_load = load i7 %indvar_flatten69

]]></Node>
<StgValue><ssdm name="indvar_flatten69_load"/></StgValue>
</operation>

<operation id="2528" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1019" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc.4.4.4:1 %icmp_ln51 = icmp_eq  i7 %indvar_flatten69_load, i7 100

]]></Node>
<StgValue><ssdm name="icmp_ln51"/></StgValue>
</operation>

<operation id="2529" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1020" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc.4.4.4:2 %add_ln51 = add i7 %indvar_flatten69_load, i7 1

]]></Node>
<StgValue><ssdm name="add_ln51"/></StgValue>
</operation>

<operation id="2530" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1021" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.4.4.4:3 %br_ln51 = br i1 %icmp_ln51, void %for.inc68.4, void %for.inc71.4.exitStub

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>

<operation id="2531" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1023" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc68.4:0 %co_load = load i4 %co

]]></Node>
<StgValue><ssdm name="co_load"/></StgValue>
</operation>

<operation id="2532" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1024" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc68.4:1 %ro_load = load i4 %ro

]]></Node>
<StgValue><ssdm name="ro_load"/></StgValue>
</operation>

<operation id="2533" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1027" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc68.4:4 %icmp_ln52 = icmp_eq  i4 %co_load, i4 10

]]></Node>
<StgValue><ssdm name="icmp_ln52"/></StgValue>
</operation>

<operation id="2534" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1028" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc68.4:5 %select_ln51 = select i1 %icmp_ln52, i4 0, i4 %co_load

]]></Node>
<StgValue><ssdm name="select_ln51"/></StgValue>
</operation>

<operation id="2535" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1029" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc68.4:6 %indvars_iv_next159360776 = add i4 %ro_load, i4 1

]]></Node>
<StgValue><ssdm name="indvars_iv_next159360776"/></StgValue>
</operation>

<operation id="2536" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1030" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc68.4:7 %select_ln51_26 = select i1 %icmp_ln52, i4 %indvars_iv_next159360776, i4 %ro_load

]]></Node>
<StgValue><ssdm name="select_ln51_26"/></StgValue>
</operation>

<operation id="2537" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1031" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc68.4:8 %tmp_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %select_ln51_26, i4 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="2538" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1032" bw="9" op_0_bw="8">
<![CDATA[
for.inc68.4:9 %zext_ln59 = zext i8 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln59"/></StgValue>
</operation>

<operation id="2539" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1033" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
for.inc68.4:10 %tmp_932 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %select_ln51_26, i1 0

]]></Node>
<StgValue><ssdm name="tmp_932"/></StgValue>
</operation>

<operation id="2540" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1034" bw="8" op_0_bw="5">
<![CDATA[
for.inc68.4:11 %zext_ln59_2623 = zext i5 %tmp_932

]]></Node>
<StgValue><ssdm name="zext_ln59_2623"/></StgValue>
</operation>

<operation id="2541" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1035" bw="9" op_0_bw="5">
<![CDATA[
for.inc68.4:12 %zext_ln59_2624 = zext i5 %tmp_932

]]></Node>
<StgValue><ssdm name="zext_ln59_2624"/></StgValue>
</operation>

<operation id="2542" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1036" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc68.4:13 %sub_ln59_20 = sub i9 %zext_ln59, i9 %zext_ln59_2624

]]></Node>
<StgValue><ssdm name="sub_ln59_20"/></StgValue>
</operation>

<operation id="2543" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1037" bw="10" op_0_bw="9">
<![CDATA[
for.inc68.4:14 %sub_ln59_20_cast = sext i9 %sub_ln59_20

]]></Node>
<StgValue><ssdm name="sub_ln59_20_cast"/></StgValue>
</operation>

<operation id="2544" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1038" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
for.inc68.4:15 %tmp_933 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %select_ln51_26, i3 0

]]></Node>
<StgValue><ssdm name="tmp_933"/></StgValue>
</operation>

<operation id="2545" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1039" bw="8" op_0_bw="7">
<![CDATA[
for.inc68.4:16 %tmp_2249_cast = zext i7 %tmp_933

]]></Node>
<StgValue><ssdm name="tmp_2249_cast"/></StgValue>
</operation>

<operation id="2546" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1040" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc68.4:17 %empty = add i8 %tmp_2249_cast, i8 %zext_ln59_2623

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="2547" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1073" bw="8" op_0_bw="4">
<![CDATA[
for.inc68.4:50 %zext_ln59_2633 = zext i4 %select_ln51

]]></Node>
<StgValue><ssdm name="zext_ln59_2633"/></StgValue>
</operation>

<operation id="2548" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1074" bw="10" op_0_bw="4">
<![CDATA[
for.inc68.4:51 %zext_ln59_2634 = zext i4 %select_ln51

]]></Node>
<StgValue><ssdm name="zext_ln59_2634"/></StgValue>
</operation>

<operation id="2549" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1075" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc68.4:52 %add_ln59_1829 = add i10 %sub_ln59_20_cast, i10 %zext_ln59_2634

]]></Node>
<StgValue><ssdm name="add_ln59_1829"/></StgValue>
</operation>

<operation id="2550" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1076" bw="8" op_0_bw="10">
<![CDATA[
for.inc68.4:53 %trunc_ln59 = trunc i10 %add_ln59_1829

]]></Node>
<StgValue><ssdm name="trunc_ln59"/></StgValue>
</operation>

<operation id="2551" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1077" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
for.inc68.4:54 %p_shl236 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln59, i4 0

]]></Node>
<StgValue><ssdm name="p_shl236"/></StgValue>
</operation>

<operation id="2552" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1078" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
for.inc68.4:55 %p_shl237 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %add_ln59_1829, i2 0

]]></Node>
<StgValue><ssdm name="p_shl237"/></StgValue>
</operation>

<operation id="2553" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1079" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:56 %add_ln59_1830 = add i12 %p_shl236, i12 %p_shl237

]]></Node>
<StgValue><ssdm name="add_ln59_1830"/></StgValue>
</operation>

<operation id="2554" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1080" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:57 %zext_ln59_2635 = zext i12 %add_ln59_1830

]]></Node>
<StgValue><ssdm name="zext_ln59_2635"/></StgValue>
</operation>

<operation id="2555" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1081" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:58 %image_addr_2000 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2635

]]></Node>
<StgValue><ssdm name="image_addr_2000"/></StgValue>
</operation>

<operation id="2556" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1082" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:59 %or_ln59_300 = or i12 %add_ln59_1830, i12 1

]]></Node>
<StgValue><ssdm name="or_ln59_300"/></StgValue>
</operation>

<operation id="2557" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1083" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:60 %zext_ln59_2636 = zext i12 %or_ln59_300

]]></Node>
<StgValue><ssdm name="zext_ln59_2636"/></StgValue>
</operation>

<operation id="2558" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1084" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:61 %image_addr_2001 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2636

]]></Node>
<StgValue><ssdm name="image_addr_2001"/></StgValue>
</operation>

<operation id="2559" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1395" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc68.4:372 %empty_77 = add i8 %empty, i8 %zext_ln59_2633

]]></Node>
<StgValue><ssdm name="empty_77"/></StgValue>
</operation>

<operation id="2560" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1396" bw="13" op_0_bw="8">
<![CDATA[
for.inc68.4:373 %p_cast = zext i8 %empty_77

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="2561" st_id="1" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1397" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc68.4:374 %empty_78 = mul i13 %p_cast, i13 50

]]></Node>
<StgValue><ssdm name="empty_78"/></StgValue>
</operation>

<operation id="2562" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1403" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:380 %image_load_2000 = load i12 %image_addr_2000

]]></Node>
<StgValue><ssdm name="image_load_2000"/></StgValue>
</operation>

<operation id="2563" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1407" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:384 %image_load_2001 = load i12 %image_addr_2001

]]></Node>
<StgValue><ssdm name="image_load_2001"/></StgValue>
</operation>

<operation id="2564" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4203" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc68.4:3180 %store_ln52 = store i7 %add_ln51, i7 %indvar_flatten69

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="2565" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4204" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc68.4:3181 %store_ln52 = store i4 %select_ln51_26, i4 %ro

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="2566" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1085" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:62 %or_ln59_301 = or i12 %add_ln59_1830, i12 2

]]></Node>
<StgValue><ssdm name="or_ln59_301"/></StgValue>
</operation>

<operation id="2567" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1086" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:63 %zext_ln59_2637 = zext i12 %or_ln59_301

]]></Node>
<StgValue><ssdm name="zext_ln59_2637"/></StgValue>
</operation>

<operation id="2568" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1087" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:64 %image_addr_2002 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2637

]]></Node>
<StgValue><ssdm name="image_addr_2002"/></StgValue>
</operation>

<operation id="2569" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1088" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:65 %or_ln59_302 = or i12 %add_ln59_1830, i12 3

]]></Node>
<StgValue><ssdm name="or_ln59_302"/></StgValue>
</operation>

<operation id="2570" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1089" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:66 %zext_ln59_2638 = zext i12 %or_ln59_302

]]></Node>
<StgValue><ssdm name="zext_ln59_2638"/></StgValue>
</operation>

<operation id="2571" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1090" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:67 %image_addr_2003 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2638

]]></Node>
<StgValue><ssdm name="image_addr_2003"/></StgValue>
</operation>

<operation id="2572" st_id="2" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1397" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc68.4:374 %empty_78 = mul i13 %p_cast, i13 50

]]></Node>
<StgValue><ssdm name="empty_78"/></StgValue>
</operation>

<operation id="2573" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1403" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:380 %image_load_2000 = load i12 %image_addr_2000

]]></Node>
<StgValue><ssdm name="image_load_2000"/></StgValue>
</operation>

<operation id="2574" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1407" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:384 %image_load_2001 = load i12 %image_addr_2001

]]></Node>
<StgValue><ssdm name="image_load_2001"/></StgValue>
</operation>

<operation id="2575" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1410" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:387 %image_load_2002 = load i12 %image_addr_2002

]]></Node>
<StgValue><ssdm name="image_load_2002"/></StgValue>
</operation>

<operation id="2576" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1413" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:390 %image_load_2003 = load i12 %image_addr_2003

]]></Node>
<StgValue><ssdm name="image_load_2003"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="2577" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1091" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:68 %add_ln59_1831 = add i12 %add_ln59_1830, i12 4

]]></Node>
<StgValue><ssdm name="add_ln59_1831"/></StgValue>
</operation>

<operation id="2578" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1092" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:69 %zext_ln59_2639 = zext i12 %add_ln59_1831

]]></Node>
<StgValue><ssdm name="zext_ln59_2639"/></StgValue>
</operation>

<operation id="2579" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1093" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:70 %image_addr_2004 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2639

]]></Node>
<StgValue><ssdm name="image_addr_2004"/></StgValue>
</operation>

<operation id="2580" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1094" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:71 %add_ln59_1832 = add i12 %add_ln59_1830, i12 5

]]></Node>
<StgValue><ssdm name="add_ln59_1832"/></StgValue>
</operation>

<operation id="2581" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1095" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:72 %zext_ln59_2640 = zext i12 %add_ln59_1832

]]></Node>
<StgValue><ssdm name="zext_ln59_2640"/></StgValue>
</operation>

<operation id="2582" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1096" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:73 %image_addr_2005 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2640

]]></Node>
<StgValue><ssdm name="image_addr_2005"/></StgValue>
</operation>

<operation id="2583" st_id="3" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1397" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc68.4:374 %empty_78 = mul i13 %p_cast, i13 50

]]></Node>
<StgValue><ssdm name="empty_78"/></StgValue>
</operation>

<operation id="2584" st_id="3" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1398" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc68.4:375 %empty_79 = add i13 %empty_78, i13 %add_ln49_11_cast_cast

]]></Node>
<StgValue><ssdm name="empty_79"/></StgValue>
</operation>

<operation id="2585" st_id="3" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:381 %mul_4 = fmul i32 %conv2_weights_1_load_2000_read, i32 %image_load_2000

]]></Node>
<StgValue><ssdm name="mul_4"/></StgValue>
</operation>

<operation id="2586" st_id="3" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1408" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:385 %mul_4_s = fmul i32 %conv2_weights_1_load_2001_read, i32 %image_load_2001

]]></Node>
<StgValue><ssdm name="mul_4_s"/></StgValue>
</operation>

<operation id="2587" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1410" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:387 %image_load_2002 = load i12 %image_addr_2002

]]></Node>
<StgValue><ssdm name="image_load_2002"/></StgValue>
</operation>

<operation id="2588" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1413" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:390 %image_load_2003 = load i12 %image_addr_2003

]]></Node>
<StgValue><ssdm name="image_load_2003"/></StgValue>
</operation>

<operation id="2589" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1416" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:393 %image_load_2004 = load i12 %image_addr_2004

]]></Node>
<StgValue><ssdm name="image_load_2004"/></StgValue>
</operation>

<operation id="2590" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1419" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:396 %image_load_2005 = load i12 %image_addr_2005

]]></Node>
<StgValue><ssdm name="image_load_2005"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="2591" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1097" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:74 %add_ln59_1833 = add i12 %add_ln59_1830, i12 6

]]></Node>
<StgValue><ssdm name="add_ln59_1833"/></StgValue>
</operation>

<operation id="2592" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1098" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:75 %zext_ln59_2641 = zext i12 %add_ln59_1833

]]></Node>
<StgValue><ssdm name="zext_ln59_2641"/></StgValue>
</operation>

<operation id="2593" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1099" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:76 %image_addr_2006 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2641

]]></Node>
<StgValue><ssdm name="image_addr_2006"/></StgValue>
</operation>

<operation id="2594" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1100" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:77 %add_ln59_1834 = add i12 %add_ln59_1830, i12 7

]]></Node>
<StgValue><ssdm name="add_ln59_1834"/></StgValue>
</operation>

<operation id="2595" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1101" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:78 %zext_ln59_2642 = zext i12 %add_ln59_1834

]]></Node>
<StgValue><ssdm name="zext_ln59_2642"/></StgValue>
</operation>

<operation id="2596" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1102" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:79 %image_addr_2007 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2642

]]></Node>
<StgValue><ssdm name="image_addr_2007"/></StgValue>
</operation>

<operation id="2597" st_id="4" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1398" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc68.4:375 %empty_79 = add i13 %empty_78, i13 %add_ln49_11_cast_cast

]]></Node>
<StgValue><ssdm name="empty_79"/></StgValue>
</operation>

<operation id="2598" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1399" bw="64" op_0_bw="13">
<![CDATA[
for.inc68.4:376 %p_cast7 = zext i13 %empty_79

]]></Node>
<StgValue><ssdm name="p_cast7"/></StgValue>
</operation>

<operation id="2599" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1400" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:377 %features_addr = getelementptr i32 %features, i64 0, i64 %p_cast7

]]></Node>
<StgValue><ssdm name="features_addr"/></StgValue>
</operation>

<operation id="2600" st_id="4" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:381 %mul_4 = fmul i32 %conv2_weights_1_load_2000_read, i32 %image_load_2000

]]></Node>
<StgValue><ssdm name="mul_4"/></StgValue>
</operation>

<operation id="2601" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1405" bw="32" op_0_bw="13">
<![CDATA[
for.inc68.4:382 %features_load = load i13 %features_addr

]]></Node>
<StgValue><ssdm name="features_load"/></StgValue>
</operation>

<operation id="2602" st_id="4" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1408" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:385 %mul_4_s = fmul i32 %conv2_weights_1_load_2001_read, i32 %image_load_2001

]]></Node>
<StgValue><ssdm name="mul_4_s"/></StgValue>
</operation>

<operation id="2603" st_id="4" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1411" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:388 %mul_4_20 = fmul i32 %conv2_weights_1_load_2002_read, i32 %image_load_2002

]]></Node>
<StgValue><ssdm name="mul_4_20"/></StgValue>
</operation>

<operation id="2604" st_id="4" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1414" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:391 %mul_4_21 = fmul i32 %conv2_weights_1_load_2003_read, i32 %image_load_2003

]]></Node>
<StgValue><ssdm name="mul_4_21"/></StgValue>
</operation>

<operation id="2605" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1416" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:393 %image_load_2004 = load i12 %image_addr_2004

]]></Node>
<StgValue><ssdm name="image_load_2004"/></StgValue>
</operation>

<operation id="2606" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1419" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:396 %image_load_2005 = load i12 %image_addr_2005

]]></Node>
<StgValue><ssdm name="image_load_2005"/></StgValue>
</operation>

<operation id="2607" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1422" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:399 %image_load_2006 = load i12 %image_addr_2006

]]></Node>
<StgValue><ssdm name="image_load_2006"/></StgValue>
</operation>

<operation id="2608" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1425" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:402 %image_load_2007 = load i12 %image_addr_2007

]]></Node>
<StgValue><ssdm name="image_load_2007"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="2609" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1103" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:80 %add_ln59_1835 = add i12 %add_ln59_1830, i12 8

]]></Node>
<StgValue><ssdm name="add_ln59_1835"/></StgValue>
</operation>

<operation id="2610" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1104" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:81 %zext_ln59_2643 = zext i12 %add_ln59_1835

]]></Node>
<StgValue><ssdm name="zext_ln59_2643"/></StgValue>
</operation>

<operation id="2611" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1105" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:82 %image_addr_2008 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2643

]]></Node>
<StgValue><ssdm name="image_addr_2008"/></StgValue>
</operation>

<operation id="2612" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1106" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:83 %add_ln59_1836 = add i12 %add_ln59_1830, i12 9

]]></Node>
<StgValue><ssdm name="add_ln59_1836"/></StgValue>
</operation>

<operation id="2613" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1107" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:84 %zext_ln59_2644 = zext i12 %add_ln59_1836

]]></Node>
<StgValue><ssdm name="zext_ln59_2644"/></StgValue>
</operation>

<operation id="2614" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1108" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:85 %image_addr_2009 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2644

]]></Node>
<StgValue><ssdm name="image_addr_2009"/></StgValue>
</operation>

<operation id="2615" st_id="5" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:381 %mul_4 = fmul i32 %conv2_weights_1_load_2000_read, i32 %image_load_2000

]]></Node>
<StgValue><ssdm name="mul_4"/></StgValue>
</operation>

<operation id="2616" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1405" bw="32" op_0_bw="13">
<![CDATA[
for.inc68.4:382 %features_load = load i13 %features_addr

]]></Node>
<StgValue><ssdm name="features_load"/></StgValue>
</operation>

<operation id="2617" st_id="5" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1408" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:385 %mul_4_s = fmul i32 %conv2_weights_1_load_2001_read, i32 %image_load_2001

]]></Node>
<StgValue><ssdm name="mul_4_s"/></StgValue>
</operation>

<operation id="2618" st_id="5" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1411" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:388 %mul_4_20 = fmul i32 %conv2_weights_1_load_2002_read, i32 %image_load_2002

]]></Node>
<StgValue><ssdm name="mul_4_20"/></StgValue>
</operation>

<operation id="2619" st_id="5" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1414" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:391 %mul_4_21 = fmul i32 %conv2_weights_1_load_2003_read, i32 %image_load_2003

]]></Node>
<StgValue><ssdm name="mul_4_21"/></StgValue>
</operation>

<operation id="2620" st_id="5" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1417" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:394 %mul_4_22 = fmul i32 %conv2_weights_1_load_2004_read, i32 %image_load_2004

]]></Node>
<StgValue><ssdm name="mul_4_22"/></StgValue>
</operation>

<operation id="2621" st_id="5" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1420" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:397 %mul_4_5 = fmul i32 %conv2_weights_1_load_2005_read, i32 %image_load_2005

]]></Node>
<StgValue><ssdm name="mul_4_5"/></StgValue>
</operation>

<operation id="2622" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1422" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:399 %image_load_2006 = load i12 %image_addr_2006

]]></Node>
<StgValue><ssdm name="image_load_2006"/></StgValue>
</operation>

<operation id="2623" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1425" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:402 %image_load_2007 = load i12 %image_addr_2007

]]></Node>
<StgValue><ssdm name="image_load_2007"/></StgValue>
</operation>

<operation id="2624" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1428" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:405 %image_load_2008 = load i12 %image_addr_2008

]]></Node>
<StgValue><ssdm name="image_load_2008"/></StgValue>
</operation>

<operation id="2625" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1431" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:408 %image_load_2009 = load i12 %image_addr_2009

]]></Node>
<StgValue><ssdm name="image_load_2009"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="2626" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1109" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:86 %add_ln59_1837 = add i12 %add_ln59_1830, i12 10

]]></Node>
<StgValue><ssdm name="add_ln59_1837"/></StgValue>
</operation>

<operation id="2627" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1110" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:87 %zext_ln59_2645 = zext i12 %add_ln59_1837

]]></Node>
<StgValue><ssdm name="zext_ln59_2645"/></StgValue>
</operation>

<operation id="2628" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1111" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:88 %image_addr_2010 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2645

]]></Node>
<StgValue><ssdm name="image_addr_2010"/></StgValue>
</operation>

<operation id="2629" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1112" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:89 %add_ln59_1838 = add i12 %add_ln59_1830, i12 11

]]></Node>
<StgValue><ssdm name="add_ln59_1838"/></StgValue>
</operation>

<operation id="2630" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1113" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:90 %zext_ln59_2646 = zext i12 %add_ln59_1838

]]></Node>
<StgValue><ssdm name="zext_ln59_2646"/></StgValue>
</operation>

<operation id="2631" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1114" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:91 %image_addr_2011 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2646

]]></Node>
<StgValue><ssdm name="image_addr_2011"/></StgValue>
</operation>

<operation id="2632" st_id="6" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1406" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:383 %add40_4 = fadd i32 %features_load, i32 %mul_4

]]></Node>
<StgValue><ssdm name="add40_4"/></StgValue>
</operation>

<operation id="2633" st_id="6" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1411" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:388 %mul_4_20 = fmul i32 %conv2_weights_1_load_2002_read, i32 %image_load_2002

]]></Node>
<StgValue><ssdm name="mul_4_20"/></StgValue>
</operation>

<operation id="2634" st_id="6" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1414" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:391 %mul_4_21 = fmul i32 %conv2_weights_1_load_2003_read, i32 %image_load_2003

]]></Node>
<StgValue><ssdm name="mul_4_21"/></StgValue>
</operation>

<operation id="2635" st_id="6" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1417" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:394 %mul_4_22 = fmul i32 %conv2_weights_1_load_2004_read, i32 %image_load_2004

]]></Node>
<StgValue><ssdm name="mul_4_22"/></StgValue>
</operation>

<operation id="2636" st_id="6" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1420" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:397 %mul_4_5 = fmul i32 %conv2_weights_1_load_2005_read, i32 %image_load_2005

]]></Node>
<StgValue><ssdm name="mul_4_5"/></StgValue>
</operation>

<operation id="2637" st_id="6" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1423" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:400 %mul_4_6 = fmul i32 %conv2_weights_1_load_2006_read, i32 %image_load_2006

]]></Node>
<StgValue><ssdm name="mul_4_6"/></StgValue>
</operation>

<operation id="2638" st_id="6" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1426" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:403 %mul_4_7 = fmul i32 %conv2_weights_1_load_2007_read, i32 %image_load_2007

]]></Node>
<StgValue><ssdm name="mul_4_7"/></StgValue>
</operation>

<operation id="2639" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1428" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:405 %image_load_2008 = load i12 %image_addr_2008

]]></Node>
<StgValue><ssdm name="image_load_2008"/></StgValue>
</operation>

<operation id="2640" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1431" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:408 %image_load_2009 = load i12 %image_addr_2009

]]></Node>
<StgValue><ssdm name="image_load_2009"/></StgValue>
</operation>

<operation id="2641" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1434" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:411 %image_load_2010 = load i12 %image_addr_2010

]]></Node>
<StgValue><ssdm name="image_load_2010"/></StgValue>
</operation>

<operation id="2642" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1437" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:414 %image_load_2011 = load i12 %image_addr_2011

]]></Node>
<StgValue><ssdm name="image_load_2011"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="2643" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1115" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:92 %add_ln59_1839 = add i12 %add_ln59_1830, i12 12

]]></Node>
<StgValue><ssdm name="add_ln59_1839"/></StgValue>
</operation>

<operation id="2644" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1116" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:93 %zext_ln59_2647 = zext i12 %add_ln59_1839

]]></Node>
<StgValue><ssdm name="zext_ln59_2647"/></StgValue>
</operation>

<operation id="2645" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1117" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:94 %image_addr_2012 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2647

]]></Node>
<StgValue><ssdm name="image_addr_2012"/></StgValue>
</operation>

<operation id="2646" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1118" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:95 %add_ln59_1840 = add i12 %add_ln59_1830, i12 13

]]></Node>
<StgValue><ssdm name="add_ln59_1840"/></StgValue>
</operation>

<operation id="2647" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1119" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:96 %zext_ln59_2648 = zext i12 %add_ln59_1840

]]></Node>
<StgValue><ssdm name="zext_ln59_2648"/></StgValue>
</operation>

<operation id="2648" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1120" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:97 %image_addr_2013 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2648

]]></Node>
<StgValue><ssdm name="image_addr_2013"/></StgValue>
</operation>

<operation id="2649" st_id="7" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1406" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:383 %add40_4 = fadd i32 %features_load, i32 %mul_4

]]></Node>
<StgValue><ssdm name="add40_4"/></StgValue>
</operation>

<operation id="2650" st_id="7" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1417" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:394 %mul_4_22 = fmul i32 %conv2_weights_1_load_2004_read, i32 %image_load_2004

]]></Node>
<StgValue><ssdm name="mul_4_22"/></StgValue>
</operation>

<operation id="2651" st_id="7" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1420" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:397 %mul_4_5 = fmul i32 %conv2_weights_1_load_2005_read, i32 %image_load_2005

]]></Node>
<StgValue><ssdm name="mul_4_5"/></StgValue>
</operation>

<operation id="2652" st_id="7" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1423" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:400 %mul_4_6 = fmul i32 %conv2_weights_1_load_2006_read, i32 %image_load_2006

]]></Node>
<StgValue><ssdm name="mul_4_6"/></StgValue>
</operation>

<operation id="2653" st_id="7" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1426" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:403 %mul_4_7 = fmul i32 %conv2_weights_1_load_2007_read, i32 %image_load_2007

]]></Node>
<StgValue><ssdm name="mul_4_7"/></StgValue>
</operation>

<operation id="2654" st_id="7" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1429" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:406 %mul_4_8 = fmul i32 %conv2_weights_1_load_2008_read, i32 %image_load_2008

]]></Node>
<StgValue><ssdm name="mul_4_8"/></StgValue>
</operation>

<operation id="2655" st_id="7" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1432" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:409 %mul_4_9 = fmul i32 %conv2_weights_1_load_2009_read, i32 %image_load_2009

]]></Node>
<StgValue><ssdm name="mul_4_9"/></StgValue>
</operation>

<operation id="2656" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1434" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:411 %image_load_2010 = load i12 %image_addr_2010

]]></Node>
<StgValue><ssdm name="image_load_2010"/></StgValue>
</operation>

<operation id="2657" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1437" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:414 %image_load_2011 = load i12 %image_addr_2011

]]></Node>
<StgValue><ssdm name="image_load_2011"/></StgValue>
</operation>

<operation id="2658" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1440" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:417 %image_load_2012 = load i12 %image_addr_2012

]]></Node>
<StgValue><ssdm name="image_load_2012"/></StgValue>
</operation>

<operation id="2659" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1443" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:420 %image_load_2013 = load i12 %image_addr_2013

]]></Node>
<StgValue><ssdm name="image_load_2013"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="2660" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1121" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:98 %add_ln59_1841 = add i12 %add_ln59_1830, i12 14

]]></Node>
<StgValue><ssdm name="add_ln59_1841"/></StgValue>
</operation>

<operation id="2661" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1122" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:99 %zext_ln59_2649 = zext i12 %add_ln59_1841

]]></Node>
<StgValue><ssdm name="zext_ln59_2649"/></StgValue>
</operation>

<operation id="2662" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1123" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:100 %image_addr_2014 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2649

]]></Node>
<StgValue><ssdm name="image_addr_2014"/></StgValue>
</operation>

<operation id="2663" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1124" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:101 %add_ln59_1842 = add i12 %add_ln59_1830, i12 15

]]></Node>
<StgValue><ssdm name="add_ln59_1842"/></StgValue>
</operation>

<operation id="2664" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1125" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:102 %zext_ln59_2650 = zext i12 %add_ln59_1842

]]></Node>
<StgValue><ssdm name="zext_ln59_2650"/></StgValue>
</operation>

<operation id="2665" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1126" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:103 %image_addr_2015 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2650

]]></Node>
<StgValue><ssdm name="image_addr_2015"/></StgValue>
</operation>

<operation id="2666" st_id="8" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1406" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:383 %add40_4 = fadd i32 %features_load, i32 %mul_4

]]></Node>
<StgValue><ssdm name="add40_4"/></StgValue>
</operation>

<operation id="2667" st_id="8" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1423" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:400 %mul_4_6 = fmul i32 %conv2_weights_1_load_2006_read, i32 %image_load_2006

]]></Node>
<StgValue><ssdm name="mul_4_6"/></StgValue>
</operation>

<operation id="2668" st_id="8" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1426" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:403 %mul_4_7 = fmul i32 %conv2_weights_1_load_2007_read, i32 %image_load_2007

]]></Node>
<StgValue><ssdm name="mul_4_7"/></StgValue>
</operation>

<operation id="2669" st_id="8" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1429" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:406 %mul_4_8 = fmul i32 %conv2_weights_1_load_2008_read, i32 %image_load_2008

]]></Node>
<StgValue><ssdm name="mul_4_8"/></StgValue>
</operation>

<operation id="2670" st_id="8" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1432" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:409 %mul_4_9 = fmul i32 %conv2_weights_1_load_2009_read, i32 %image_load_2009

]]></Node>
<StgValue><ssdm name="mul_4_9"/></StgValue>
</operation>

<operation id="2671" st_id="8" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1435" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:412 %mul_4_10 = fmul i32 %conv2_weights_1_load_2010_read, i32 %image_load_2010

]]></Node>
<StgValue><ssdm name="mul_4_10"/></StgValue>
</operation>

<operation id="2672" st_id="8" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1438" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:415 %mul_4_11 = fmul i32 %conv2_weights_1_load_2011_read, i32 %image_load_2011

]]></Node>
<StgValue><ssdm name="mul_4_11"/></StgValue>
</operation>

<operation id="2673" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1440" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:417 %image_load_2012 = load i12 %image_addr_2012

]]></Node>
<StgValue><ssdm name="image_load_2012"/></StgValue>
</operation>

<operation id="2674" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1443" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:420 %image_load_2013 = load i12 %image_addr_2013

]]></Node>
<StgValue><ssdm name="image_load_2013"/></StgValue>
</operation>

<operation id="2675" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1446" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:423 %image_load_2014 = load i12 %image_addr_2014

]]></Node>
<StgValue><ssdm name="image_load_2014"/></StgValue>
</operation>

<operation id="2676" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1449" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:426 %image_load_2015 = load i12 %image_addr_2015

]]></Node>
<StgValue><ssdm name="image_load_2015"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="2677" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1127" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:104 %add_ln59_1843 = add i12 %add_ln59_1830, i12 16

]]></Node>
<StgValue><ssdm name="add_ln59_1843"/></StgValue>
</operation>

<operation id="2678" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1128" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:105 %zext_ln59_2651 = zext i12 %add_ln59_1843

]]></Node>
<StgValue><ssdm name="zext_ln59_2651"/></StgValue>
</operation>

<operation id="2679" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1129" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:106 %image_addr_2016 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2651

]]></Node>
<StgValue><ssdm name="image_addr_2016"/></StgValue>
</operation>

<operation id="2680" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1130" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:107 %add_ln59_1844 = add i12 %add_ln59_1830, i12 17

]]></Node>
<StgValue><ssdm name="add_ln59_1844"/></StgValue>
</operation>

<operation id="2681" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1131" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:108 %zext_ln59_2652 = zext i12 %add_ln59_1844

]]></Node>
<StgValue><ssdm name="zext_ln59_2652"/></StgValue>
</operation>

<operation id="2682" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1132" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:109 %image_addr_2017 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2652

]]></Node>
<StgValue><ssdm name="image_addr_2017"/></StgValue>
</operation>

<operation id="2683" st_id="9" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1406" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:383 %add40_4 = fadd i32 %features_load, i32 %mul_4

]]></Node>
<StgValue><ssdm name="add40_4"/></StgValue>
</operation>

<operation id="2684" st_id="9" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1429" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:406 %mul_4_8 = fmul i32 %conv2_weights_1_load_2008_read, i32 %image_load_2008

]]></Node>
<StgValue><ssdm name="mul_4_8"/></StgValue>
</operation>

<operation id="2685" st_id="9" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1432" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:409 %mul_4_9 = fmul i32 %conv2_weights_1_load_2009_read, i32 %image_load_2009

]]></Node>
<StgValue><ssdm name="mul_4_9"/></StgValue>
</operation>

<operation id="2686" st_id="9" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1435" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:412 %mul_4_10 = fmul i32 %conv2_weights_1_load_2010_read, i32 %image_load_2010

]]></Node>
<StgValue><ssdm name="mul_4_10"/></StgValue>
</operation>

<operation id="2687" st_id="9" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1438" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:415 %mul_4_11 = fmul i32 %conv2_weights_1_load_2011_read, i32 %image_load_2011

]]></Node>
<StgValue><ssdm name="mul_4_11"/></StgValue>
</operation>

<operation id="2688" st_id="9" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1441" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:418 %mul_4_12 = fmul i32 %conv2_weights_1_load_2012_read, i32 %image_load_2012

]]></Node>
<StgValue><ssdm name="mul_4_12"/></StgValue>
</operation>

<operation id="2689" st_id="9" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1444" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:421 %mul_4_13 = fmul i32 %conv2_weights_1_load_2013_read, i32 %image_load_2013

]]></Node>
<StgValue><ssdm name="mul_4_13"/></StgValue>
</operation>

<operation id="2690" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1446" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:423 %image_load_2014 = load i12 %image_addr_2014

]]></Node>
<StgValue><ssdm name="image_load_2014"/></StgValue>
</operation>

<operation id="2691" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1449" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:426 %image_load_2015 = load i12 %image_addr_2015

]]></Node>
<StgValue><ssdm name="image_load_2015"/></StgValue>
</operation>

<operation id="2692" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1452" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:429 %image_load_2016 = load i12 %image_addr_2016

]]></Node>
<StgValue><ssdm name="image_load_2016"/></StgValue>
</operation>

<operation id="2693" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1455" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:432 %image_load_2017 = load i12 %image_addr_2017

]]></Node>
<StgValue><ssdm name="image_load_2017"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="2694" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1133" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:110 %add_ln59_1845 = add i12 %add_ln59_1830, i12 18

]]></Node>
<StgValue><ssdm name="add_ln59_1845"/></StgValue>
</operation>

<operation id="2695" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1134" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:111 %zext_ln59_2653 = zext i12 %add_ln59_1845

]]></Node>
<StgValue><ssdm name="zext_ln59_2653"/></StgValue>
</operation>

<operation id="2696" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1135" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:112 %image_addr_2018 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2653

]]></Node>
<StgValue><ssdm name="image_addr_2018"/></StgValue>
</operation>

<operation id="2697" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1136" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:113 %add_ln59_1846 = add i12 %add_ln59_1830, i12 19

]]></Node>
<StgValue><ssdm name="add_ln59_1846"/></StgValue>
</operation>

<operation id="2698" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1137" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:114 %zext_ln59_2654 = zext i12 %add_ln59_1846

]]></Node>
<StgValue><ssdm name="zext_ln59_2654"/></StgValue>
</operation>

<operation id="2699" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1138" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:115 %image_addr_2019 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2654

]]></Node>
<StgValue><ssdm name="image_addr_2019"/></StgValue>
</operation>

<operation id="2700" st_id="10" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1409" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:386 %add40_4_s = fadd i32 %add40_4, i32 %mul_4_s

]]></Node>
<StgValue><ssdm name="add40_4_s"/></StgValue>
</operation>

<operation id="2701" st_id="10" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1435" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:412 %mul_4_10 = fmul i32 %conv2_weights_1_load_2010_read, i32 %image_load_2010

]]></Node>
<StgValue><ssdm name="mul_4_10"/></StgValue>
</operation>

<operation id="2702" st_id="10" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1438" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:415 %mul_4_11 = fmul i32 %conv2_weights_1_load_2011_read, i32 %image_load_2011

]]></Node>
<StgValue><ssdm name="mul_4_11"/></StgValue>
</operation>

<operation id="2703" st_id="10" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1441" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:418 %mul_4_12 = fmul i32 %conv2_weights_1_load_2012_read, i32 %image_load_2012

]]></Node>
<StgValue><ssdm name="mul_4_12"/></StgValue>
</operation>

<operation id="2704" st_id="10" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1444" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:421 %mul_4_13 = fmul i32 %conv2_weights_1_load_2013_read, i32 %image_load_2013

]]></Node>
<StgValue><ssdm name="mul_4_13"/></StgValue>
</operation>

<operation id="2705" st_id="10" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1447" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:424 %mul_4_14 = fmul i32 %conv2_weights_1_load_2014_read, i32 %image_load_2014

]]></Node>
<StgValue><ssdm name="mul_4_14"/></StgValue>
</operation>

<operation id="2706" st_id="10" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1450" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:427 %mul_4_15 = fmul i32 %conv2_weights_1_load_2015_read, i32 %image_load_2015

]]></Node>
<StgValue><ssdm name="mul_4_15"/></StgValue>
</operation>

<operation id="2707" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1452" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:429 %image_load_2016 = load i12 %image_addr_2016

]]></Node>
<StgValue><ssdm name="image_load_2016"/></StgValue>
</operation>

<operation id="2708" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1455" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:432 %image_load_2017 = load i12 %image_addr_2017

]]></Node>
<StgValue><ssdm name="image_load_2017"/></StgValue>
</operation>

<operation id="2709" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1458" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:435 %image_load_2018 = load i12 %image_addr_2018

]]></Node>
<StgValue><ssdm name="image_load_2018"/></StgValue>
</operation>

<operation id="2710" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1461" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:438 %image_load_2019 = load i12 %image_addr_2019

]]></Node>
<StgValue><ssdm name="image_load_2019"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="2711" st_id="11" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1409" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:386 %add40_4_s = fadd i32 %add40_4, i32 %mul_4_s

]]></Node>
<StgValue><ssdm name="add40_4_s"/></StgValue>
</operation>

<operation id="2712" st_id="11" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1441" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:418 %mul_4_12 = fmul i32 %conv2_weights_1_load_2012_read, i32 %image_load_2012

]]></Node>
<StgValue><ssdm name="mul_4_12"/></StgValue>
</operation>

<operation id="2713" st_id="11" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1444" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:421 %mul_4_13 = fmul i32 %conv2_weights_1_load_2013_read, i32 %image_load_2013

]]></Node>
<StgValue><ssdm name="mul_4_13"/></StgValue>
</operation>

<operation id="2714" st_id="11" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1447" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:424 %mul_4_14 = fmul i32 %conv2_weights_1_load_2014_read, i32 %image_load_2014

]]></Node>
<StgValue><ssdm name="mul_4_14"/></StgValue>
</operation>

<operation id="2715" st_id="11" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1450" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:427 %mul_4_15 = fmul i32 %conv2_weights_1_load_2015_read, i32 %image_load_2015

]]></Node>
<StgValue><ssdm name="mul_4_15"/></StgValue>
</operation>

<operation id="2716" st_id="11" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1453" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:430 %mul_4_16 = fmul i32 %conv2_weights_1_load_2016_read, i32 %image_load_2016

]]></Node>
<StgValue><ssdm name="mul_4_16"/></StgValue>
</operation>

<operation id="2717" st_id="11" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1456" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:433 %mul_4_17 = fmul i32 %conv2_weights_1_load_2017_read, i32 %image_load_2017

]]></Node>
<StgValue><ssdm name="mul_4_17"/></StgValue>
</operation>

<operation id="2718" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1458" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:435 %image_load_2018 = load i12 %image_addr_2018

]]></Node>
<StgValue><ssdm name="image_load_2018"/></StgValue>
</operation>

<operation id="2719" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1461" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:438 %image_load_2019 = load i12 %image_addr_2019

]]></Node>
<StgValue><ssdm name="image_load_2019"/></StgValue>
</operation>

<operation id="2720" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1464" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc68.4:441 %indvars_iv_next1587 = add i4 %select_ln51, i4 1

]]></Node>
<StgValue><ssdm name="indvars_iv_next1587"/></StgValue>
</operation>

<operation id="2721" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1465" bw="10" op_0_bw="4">
<![CDATA[
for.inc68.4:442 %zext_ln59_2735 = zext i4 %indvars_iv_next1587

]]></Node>
<StgValue><ssdm name="zext_ln59_2735"/></StgValue>
</operation>

<operation id="2722" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1466" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc68.4:443 %add_ln59_1919 = add i10 %sub_ln59_20_cast, i10 %zext_ln59_2735

]]></Node>
<StgValue><ssdm name="add_ln59_1919"/></StgValue>
</operation>

<operation id="2723" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1467" bw="8" op_0_bw="10">
<![CDATA[
for.inc68.4:444 %trunc_ln59_125 = trunc i10 %add_ln59_1919

]]></Node>
<StgValue><ssdm name="trunc_ln59_125"/></StgValue>
</operation>

<operation id="2724" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1468" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
for.inc68.4:445 %p_shl286 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln59_125, i4 0

]]></Node>
<StgValue><ssdm name="p_shl286"/></StgValue>
</operation>

<operation id="2725" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1469" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
for.inc68.4:446 %p_shl287 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %add_ln59_1919, i2 0

]]></Node>
<StgValue><ssdm name="p_shl287"/></StgValue>
</operation>

<operation id="2726" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1470" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:447 %add_ln59_1920 = add i12 %p_shl286, i12 %p_shl287

]]></Node>
<StgValue><ssdm name="add_ln59_1920"/></StgValue>
</operation>

<operation id="2727" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1471" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:448 %zext_ln59_2736 = zext i12 %add_ln59_1920

]]></Node>
<StgValue><ssdm name="zext_ln59_2736"/></StgValue>
</operation>

<operation id="2728" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1472" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:449 %image_addr_2020 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2736

]]></Node>
<StgValue><ssdm name="image_addr_2020"/></StgValue>
</operation>

<operation id="2729" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1473" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:450 %or_ln59_315 = or i12 %add_ln59_1920, i12 1

]]></Node>
<StgValue><ssdm name="or_ln59_315"/></StgValue>
</operation>

<operation id="2730" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1474" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:451 %zext_ln59_2737 = zext i12 %or_ln59_315

]]></Node>
<StgValue><ssdm name="zext_ln59_2737"/></StgValue>
</operation>

<operation id="2731" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1475" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:452 %image_addr_2021 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2737

]]></Node>
<StgValue><ssdm name="image_addr_2021"/></StgValue>
</operation>

<operation id="2732" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1786" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:763 %image_load_2020 = load i12 %image_addr_2020

]]></Node>
<StgValue><ssdm name="image_load_2020"/></StgValue>
</operation>

<operation id="2733" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1789" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:766 %image_load_2021 = load i12 %image_addr_2021

]]></Node>
<StgValue><ssdm name="image_load_2021"/></StgValue>
</operation>

<operation id="2734" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4205" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc68.4:3182 %store_ln52 = store i4 %indvars_iv_next1587, i4 %co

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="2735" st_id="12" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1409" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:386 %add40_4_s = fadd i32 %add40_4, i32 %mul_4_s

]]></Node>
<StgValue><ssdm name="add40_4_s"/></StgValue>
</operation>

<operation id="2736" st_id="12" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1447" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:424 %mul_4_14 = fmul i32 %conv2_weights_1_load_2014_read, i32 %image_load_2014

]]></Node>
<StgValue><ssdm name="mul_4_14"/></StgValue>
</operation>

<operation id="2737" st_id="12" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1450" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:427 %mul_4_15 = fmul i32 %conv2_weights_1_load_2015_read, i32 %image_load_2015

]]></Node>
<StgValue><ssdm name="mul_4_15"/></StgValue>
</operation>

<operation id="2738" st_id="12" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1453" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:430 %mul_4_16 = fmul i32 %conv2_weights_1_load_2016_read, i32 %image_load_2016

]]></Node>
<StgValue><ssdm name="mul_4_16"/></StgValue>
</operation>

<operation id="2739" st_id="12" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1456" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:433 %mul_4_17 = fmul i32 %conv2_weights_1_load_2017_read, i32 %image_load_2017

]]></Node>
<StgValue><ssdm name="mul_4_17"/></StgValue>
</operation>

<operation id="2740" st_id="12" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1459" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:436 %mul_4_18 = fmul i32 %conv2_weights_1_load_2018_read, i32 %image_load_2018

]]></Node>
<StgValue><ssdm name="mul_4_18"/></StgValue>
</operation>

<operation id="2741" st_id="12" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1462" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:439 %mul_4_19 = fmul i32 %conv2_weights_1_load_2019_read, i32 %image_load_2019

]]></Node>
<StgValue><ssdm name="mul_4_19"/></StgValue>
</operation>

<operation id="2742" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1476" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:453 %or_ln59_316 = or i12 %add_ln59_1920, i12 2

]]></Node>
<StgValue><ssdm name="or_ln59_316"/></StgValue>
</operation>

<operation id="2743" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1477" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:454 %zext_ln59_2738 = zext i12 %or_ln59_316

]]></Node>
<StgValue><ssdm name="zext_ln59_2738"/></StgValue>
</operation>

<operation id="2744" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1478" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:455 %image_addr_2022 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2738

]]></Node>
<StgValue><ssdm name="image_addr_2022"/></StgValue>
</operation>

<operation id="2745" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1479" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:456 %or_ln59_317 = or i12 %add_ln59_1920, i12 3

]]></Node>
<StgValue><ssdm name="or_ln59_317"/></StgValue>
</operation>

<operation id="2746" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1480" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:457 %zext_ln59_2739 = zext i12 %or_ln59_317

]]></Node>
<StgValue><ssdm name="zext_ln59_2739"/></StgValue>
</operation>

<operation id="2747" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1481" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:458 %image_addr_2023 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2739

]]></Node>
<StgValue><ssdm name="image_addr_2023"/></StgValue>
</operation>

<operation id="2748" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1786" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:763 %image_load_2020 = load i12 %image_addr_2020

]]></Node>
<StgValue><ssdm name="image_load_2020"/></StgValue>
</operation>

<operation id="2749" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1789" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:766 %image_load_2021 = load i12 %image_addr_2021

]]></Node>
<StgValue><ssdm name="image_load_2021"/></StgValue>
</operation>

<operation id="2750" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1792" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:769 %image_load_2022 = load i12 %image_addr_2022

]]></Node>
<StgValue><ssdm name="image_load_2022"/></StgValue>
</operation>

<operation id="2751" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1795" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:772 %image_load_2023 = load i12 %image_addr_2023

]]></Node>
<StgValue><ssdm name="image_load_2023"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="2752" st_id="13" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1409" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:386 %add40_4_s = fadd i32 %add40_4, i32 %mul_4_s

]]></Node>
<StgValue><ssdm name="add40_4_s"/></StgValue>
</operation>

<operation id="2753" st_id="13" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1453" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:430 %mul_4_16 = fmul i32 %conv2_weights_1_load_2016_read, i32 %image_load_2016

]]></Node>
<StgValue><ssdm name="mul_4_16"/></StgValue>
</operation>

<operation id="2754" st_id="13" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1456" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:433 %mul_4_17 = fmul i32 %conv2_weights_1_load_2017_read, i32 %image_load_2017

]]></Node>
<StgValue><ssdm name="mul_4_17"/></StgValue>
</operation>

<operation id="2755" st_id="13" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1459" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:436 %mul_4_18 = fmul i32 %conv2_weights_1_load_2018_read, i32 %image_load_2018

]]></Node>
<StgValue><ssdm name="mul_4_18"/></StgValue>
</operation>

<operation id="2756" st_id="13" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1462" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:439 %mul_4_19 = fmul i32 %conv2_weights_1_load_2019_read, i32 %image_load_2019

]]></Node>
<StgValue><ssdm name="mul_4_19"/></StgValue>
</operation>

<operation id="2757" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1482" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:459 %add_ln59_1921 = add i12 %add_ln59_1920, i12 4

]]></Node>
<StgValue><ssdm name="add_ln59_1921"/></StgValue>
</operation>

<operation id="2758" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1483" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:460 %zext_ln59_2740 = zext i12 %add_ln59_1921

]]></Node>
<StgValue><ssdm name="zext_ln59_2740"/></StgValue>
</operation>

<operation id="2759" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1484" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:461 %image_addr_2024 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2740

]]></Node>
<StgValue><ssdm name="image_addr_2024"/></StgValue>
</operation>

<operation id="2760" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1485" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:462 %add_ln59_1922 = add i12 %add_ln59_1920, i12 5

]]></Node>
<StgValue><ssdm name="add_ln59_1922"/></StgValue>
</operation>

<operation id="2761" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1486" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:463 %zext_ln59_2741 = zext i12 %add_ln59_1922

]]></Node>
<StgValue><ssdm name="zext_ln59_2741"/></StgValue>
</operation>

<operation id="2762" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1487" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:464 %image_addr_2025 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2741

]]></Node>
<StgValue><ssdm name="image_addr_2025"/></StgValue>
</operation>

<operation id="2763" st_id="13" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1787" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:764 %mul_4_23 = fmul i32 %conv2_weights_1_load_2020_read, i32 %image_load_2020

]]></Node>
<StgValue><ssdm name="mul_4_23"/></StgValue>
</operation>

<operation id="2764" st_id="13" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1790" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:767 %mul_4_1821_1 = fmul i32 %conv2_weights_1_load_2021_read, i32 %image_load_2021

]]></Node>
<StgValue><ssdm name="mul_4_1821_1"/></StgValue>
</operation>

<operation id="2765" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1792" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:769 %image_load_2022 = load i12 %image_addr_2022

]]></Node>
<StgValue><ssdm name="image_load_2022"/></StgValue>
</operation>

<operation id="2766" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1795" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:772 %image_load_2023 = load i12 %image_addr_2023

]]></Node>
<StgValue><ssdm name="image_load_2023"/></StgValue>
</operation>

<operation id="2767" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1798" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:775 %image_load_2024 = load i12 %image_addr_2024

]]></Node>
<StgValue><ssdm name="image_load_2024"/></StgValue>
</operation>

<operation id="2768" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1801" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:778 %image_load_2025 = load i12 %image_addr_2025

]]></Node>
<StgValue><ssdm name="image_load_2025"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="2769" st_id="14" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1412" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:389 %add40_4_20 = fadd i32 %add40_4_s, i32 %mul_4_20

]]></Node>
<StgValue><ssdm name="add40_4_20"/></StgValue>
</operation>

<operation id="2770" st_id="14" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1459" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:436 %mul_4_18 = fmul i32 %conv2_weights_1_load_2018_read, i32 %image_load_2018

]]></Node>
<StgValue><ssdm name="mul_4_18"/></StgValue>
</operation>

<operation id="2771" st_id="14" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1462" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:439 %mul_4_19 = fmul i32 %conv2_weights_1_load_2019_read, i32 %image_load_2019

]]></Node>
<StgValue><ssdm name="mul_4_19"/></StgValue>
</operation>

<operation id="2772" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1488" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:465 %add_ln59_1923 = add i12 %add_ln59_1920, i12 6

]]></Node>
<StgValue><ssdm name="add_ln59_1923"/></StgValue>
</operation>

<operation id="2773" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1489" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:466 %zext_ln59_2742 = zext i12 %add_ln59_1923

]]></Node>
<StgValue><ssdm name="zext_ln59_2742"/></StgValue>
</operation>

<operation id="2774" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1490" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:467 %image_addr_2026 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2742

]]></Node>
<StgValue><ssdm name="image_addr_2026"/></StgValue>
</operation>

<operation id="2775" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1491" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:468 %add_ln59_1924 = add i12 %add_ln59_1920, i12 7

]]></Node>
<StgValue><ssdm name="add_ln59_1924"/></StgValue>
</operation>

<operation id="2776" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1492" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:469 %zext_ln59_2743 = zext i12 %add_ln59_1924

]]></Node>
<StgValue><ssdm name="zext_ln59_2743"/></StgValue>
</operation>

<operation id="2777" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1493" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:470 %image_addr_2027 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2743

]]></Node>
<StgValue><ssdm name="image_addr_2027"/></StgValue>
</operation>

<operation id="2778" st_id="14" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1787" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:764 %mul_4_23 = fmul i32 %conv2_weights_1_load_2020_read, i32 %image_load_2020

]]></Node>
<StgValue><ssdm name="mul_4_23"/></StgValue>
</operation>

<operation id="2779" st_id="14" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1790" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:767 %mul_4_1821_1 = fmul i32 %conv2_weights_1_load_2021_read, i32 %image_load_2021

]]></Node>
<StgValue><ssdm name="mul_4_1821_1"/></StgValue>
</operation>

<operation id="2780" st_id="14" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1793" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:770 %mul_4_1821_2 = fmul i32 %conv2_weights_1_load_2022_read, i32 %image_load_2022

]]></Node>
<StgValue><ssdm name="mul_4_1821_2"/></StgValue>
</operation>

<operation id="2781" st_id="14" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1796" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:773 %mul_4_1821_3 = fmul i32 %conv2_weights_1_load_2023_read, i32 %image_load_2023

]]></Node>
<StgValue><ssdm name="mul_4_1821_3"/></StgValue>
</operation>

<operation id="2782" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1798" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:775 %image_load_2024 = load i12 %image_addr_2024

]]></Node>
<StgValue><ssdm name="image_load_2024"/></StgValue>
</operation>

<operation id="2783" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1801" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:778 %image_load_2025 = load i12 %image_addr_2025

]]></Node>
<StgValue><ssdm name="image_load_2025"/></StgValue>
</operation>

<operation id="2784" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1804" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:781 %image_load_2026 = load i12 %image_addr_2026

]]></Node>
<StgValue><ssdm name="image_load_2026"/></StgValue>
</operation>

<operation id="2785" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1807" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:784 %image_load_2027 = load i12 %image_addr_2027

]]></Node>
<StgValue><ssdm name="image_load_2027"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="2786" st_id="15" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1412" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:389 %add40_4_20 = fadd i32 %add40_4_s, i32 %mul_4_20

]]></Node>
<StgValue><ssdm name="add40_4_20"/></StgValue>
</operation>

<operation id="2787" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1494" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:471 %add_ln59_1925 = add i12 %add_ln59_1920, i12 8

]]></Node>
<StgValue><ssdm name="add_ln59_1925"/></StgValue>
</operation>

<operation id="2788" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1495" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:472 %zext_ln59_2744 = zext i12 %add_ln59_1925

]]></Node>
<StgValue><ssdm name="zext_ln59_2744"/></StgValue>
</operation>

<operation id="2789" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1496" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:473 %image_addr_2028 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2744

]]></Node>
<StgValue><ssdm name="image_addr_2028"/></StgValue>
</operation>

<operation id="2790" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1497" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:474 %add_ln59_1926 = add i12 %add_ln59_1920, i12 9

]]></Node>
<StgValue><ssdm name="add_ln59_1926"/></StgValue>
</operation>

<operation id="2791" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1498" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:475 %zext_ln59_2745 = zext i12 %add_ln59_1926

]]></Node>
<StgValue><ssdm name="zext_ln59_2745"/></StgValue>
</operation>

<operation id="2792" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1499" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:476 %image_addr_2029 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2745

]]></Node>
<StgValue><ssdm name="image_addr_2029"/></StgValue>
</operation>

<operation id="2793" st_id="15" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1787" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:764 %mul_4_23 = fmul i32 %conv2_weights_1_load_2020_read, i32 %image_load_2020

]]></Node>
<StgValue><ssdm name="mul_4_23"/></StgValue>
</operation>

<operation id="2794" st_id="15" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1790" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:767 %mul_4_1821_1 = fmul i32 %conv2_weights_1_load_2021_read, i32 %image_load_2021

]]></Node>
<StgValue><ssdm name="mul_4_1821_1"/></StgValue>
</operation>

<operation id="2795" st_id="15" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1793" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:770 %mul_4_1821_2 = fmul i32 %conv2_weights_1_load_2022_read, i32 %image_load_2022

]]></Node>
<StgValue><ssdm name="mul_4_1821_2"/></StgValue>
</operation>

<operation id="2796" st_id="15" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1796" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:773 %mul_4_1821_3 = fmul i32 %conv2_weights_1_load_2023_read, i32 %image_load_2023

]]></Node>
<StgValue><ssdm name="mul_4_1821_3"/></StgValue>
</operation>

<operation id="2797" st_id="15" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1799" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:776 %mul_4_1821_4 = fmul i32 %conv2_weights_1_load_2024_read, i32 %image_load_2024

]]></Node>
<StgValue><ssdm name="mul_4_1821_4"/></StgValue>
</operation>

<operation id="2798" st_id="15" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1802" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:779 %mul_4_1821_5 = fmul i32 %conv2_weights_1_load_2025_read, i32 %image_load_2025

]]></Node>
<StgValue><ssdm name="mul_4_1821_5"/></StgValue>
</operation>

<operation id="2799" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1804" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:781 %image_load_2026 = load i12 %image_addr_2026

]]></Node>
<StgValue><ssdm name="image_load_2026"/></StgValue>
</operation>

<operation id="2800" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1807" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:784 %image_load_2027 = load i12 %image_addr_2027

]]></Node>
<StgValue><ssdm name="image_load_2027"/></StgValue>
</operation>

<operation id="2801" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1810" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:787 %image_load_2028 = load i12 %image_addr_2028

]]></Node>
<StgValue><ssdm name="image_load_2028"/></StgValue>
</operation>

<operation id="2802" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1813" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:790 %image_load_2029 = load i12 %image_addr_2029

]]></Node>
<StgValue><ssdm name="image_load_2029"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="2803" st_id="16" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1412" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:389 %add40_4_20 = fadd i32 %add40_4_s, i32 %mul_4_20

]]></Node>
<StgValue><ssdm name="add40_4_20"/></StgValue>
</operation>

<operation id="2804" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1500" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:477 %add_ln59_1927 = add i12 %add_ln59_1920, i12 10

]]></Node>
<StgValue><ssdm name="add_ln59_1927"/></StgValue>
</operation>

<operation id="2805" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1501" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:478 %zext_ln59_2746 = zext i12 %add_ln59_1927

]]></Node>
<StgValue><ssdm name="zext_ln59_2746"/></StgValue>
</operation>

<operation id="2806" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1502" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:479 %image_addr_2030 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2746

]]></Node>
<StgValue><ssdm name="image_addr_2030"/></StgValue>
</operation>

<operation id="2807" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1503" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:480 %add_ln59_1928 = add i12 %add_ln59_1920, i12 11

]]></Node>
<StgValue><ssdm name="add_ln59_1928"/></StgValue>
</operation>

<operation id="2808" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1504" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:481 %zext_ln59_2747 = zext i12 %add_ln59_1928

]]></Node>
<StgValue><ssdm name="zext_ln59_2747"/></StgValue>
</operation>

<operation id="2809" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1505" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:482 %image_addr_2031 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2747

]]></Node>
<StgValue><ssdm name="image_addr_2031"/></StgValue>
</operation>

<operation id="2810" st_id="16" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1793" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:770 %mul_4_1821_2 = fmul i32 %conv2_weights_1_load_2022_read, i32 %image_load_2022

]]></Node>
<StgValue><ssdm name="mul_4_1821_2"/></StgValue>
</operation>

<operation id="2811" st_id="16" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1796" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:773 %mul_4_1821_3 = fmul i32 %conv2_weights_1_load_2023_read, i32 %image_load_2023

]]></Node>
<StgValue><ssdm name="mul_4_1821_3"/></StgValue>
</operation>

<operation id="2812" st_id="16" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1799" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:776 %mul_4_1821_4 = fmul i32 %conv2_weights_1_load_2024_read, i32 %image_load_2024

]]></Node>
<StgValue><ssdm name="mul_4_1821_4"/></StgValue>
</operation>

<operation id="2813" st_id="16" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1802" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:779 %mul_4_1821_5 = fmul i32 %conv2_weights_1_load_2025_read, i32 %image_load_2025

]]></Node>
<StgValue><ssdm name="mul_4_1821_5"/></StgValue>
</operation>

<operation id="2814" st_id="16" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1805" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:782 %mul_4_1821_6 = fmul i32 %conv2_weights_1_load_2026_read, i32 %image_load_2026

]]></Node>
<StgValue><ssdm name="mul_4_1821_6"/></StgValue>
</operation>

<operation id="2815" st_id="16" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1808" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:785 %mul_4_1821_7 = fmul i32 %conv2_weights_1_load_2027_read, i32 %image_load_2027

]]></Node>
<StgValue><ssdm name="mul_4_1821_7"/></StgValue>
</operation>

<operation id="2816" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1810" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:787 %image_load_2028 = load i12 %image_addr_2028

]]></Node>
<StgValue><ssdm name="image_load_2028"/></StgValue>
</operation>

<operation id="2817" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1813" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:790 %image_load_2029 = load i12 %image_addr_2029

]]></Node>
<StgValue><ssdm name="image_load_2029"/></StgValue>
</operation>

<operation id="2818" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1816" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:793 %image_load_2030 = load i12 %image_addr_2030

]]></Node>
<StgValue><ssdm name="image_load_2030"/></StgValue>
</operation>

<operation id="2819" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1819" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:796 %image_load_2031 = load i12 %image_addr_2031

]]></Node>
<StgValue><ssdm name="image_load_2031"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="2820" st_id="17" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1412" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:389 %add40_4_20 = fadd i32 %add40_4_s, i32 %mul_4_20

]]></Node>
<StgValue><ssdm name="add40_4_20"/></StgValue>
</operation>

<operation id="2821" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1506" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:483 %add_ln59_1929 = add i12 %add_ln59_1920, i12 12

]]></Node>
<StgValue><ssdm name="add_ln59_1929"/></StgValue>
</operation>

<operation id="2822" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1507" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:484 %zext_ln59_2748 = zext i12 %add_ln59_1929

]]></Node>
<StgValue><ssdm name="zext_ln59_2748"/></StgValue>
</operation>

<operation id="2823" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1508" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:485 %image_addr_2032 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2748

]]></Node>
<StgValue><ssdm name="image_addr_2032"/></StgValue>
</operation>

<operation id="2824" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1509" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:486 %add_ln59_1930 = add i12 %add_ln59_1920, i12 13

]]></Node>
<StgValue><ssdm name="add_ln59_1930"/></StgValue>
</operation>

<operation id="2825" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1510" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:487 %zext_ln59_2749 = zext i12 %add_ln59_1930

]]></Node>
<StgValue><ssdm name="zext_ln59_2749"/></StgValue>
</operation>

<operation id="2826" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1511" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:488 %image_addr_2033 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2749

]]></Node>
<StgValue><ssdm name="image_addr_2033"/></StgValue>
</operation>

<operation id="2827" st_id="17" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1799" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:776 %mul_4_1821_4 = fmul i32 %conv2_weights_1_load_2024_read, i32 %image_load_2024

]]></Node>
<StgValue><ssdm name="mul_4_1821_4"/></StgValue>
</operation>

<operation id="2828" st_id="17" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1802" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:779 %mul_4_1821_5 = fmul i32 %conv2_weights_1_load_2025_read, i32 %image_load_2025

]]></Node>
<StgValue><ssdm name="mul_4_1821_5"/></StgValue>
</operation>

<operation id="2829" st_id="17" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1805" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:782 %mul_4_1821_6 = fmul i32 %conv2_weights_1_load_2026_read, i32 %image_load_2026

]]></Node>
<StgValue><ssdm name="mul_4_1821_6"/></StgValue>
</operation>

<operation id="2830" st_id="17" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1808" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:785 %mul_4_1821_7 = fmul i32 %conv2_weights_1_load_2027_read, i32 %image_load_2027

]]></Node>
<StgValue><ssdm name="mul_4_1821_7"/></StgValue>
</operation>

<operation id="2831" st_id="17" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1811" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:788 %mul_4_1821_8 = fmul i32 %conv2_weights_1_load_2028_read, i32 %image_load_2028

]]></Node>
<StgValue><ssdm name="mul_4_1821_8"/></StgValue>
</operation>

<operation id="2832" st_id="17" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1814" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:791 %mul_4_1821_9 = fmul i32 %conv2_weights_1_load_2029_read, i32 %image_load_2029

]]></Node>
<StgValue><ssdm name="mul_4_1821_9"/></StgValue>
</operation>

<operation id="2833" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1816" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:793 %image_load_2030 = load i12 %image_addr_2030

]]></Node>
<StgValue><ssdm name="image_load_2030"/></StgValue>
</operation>

<operation id="2834" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1819" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:796 %image_load_2031 = load i12 %image_addr_2031

]]></Node>
<StgValue><ssdm name="image_load_2031"/></StgValue>
</operation>

<operation id="2835" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1822" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:799 %image_load_2032 = load i12 %image_addr_2032

]]></Node>
<StgValue><ssdm name="image_load_2032"/></StgValue>
</operation>

<operation id="2836" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1825" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:802 %image_load_2033 = load i12 %image_addr_2033

]]></Node>
<StgValue><ssdm name="image_load_2033"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="2837" st_id="18" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1415" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:392 %add40_4_21 = fadd i32 %add40_4_20, i32 %mul_4_21

]]></Node>
<StgValue><ssdm name="add40_4_21"/></StgValue>
</operation>

<operation id="2838" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1512" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:489 %add_ln59_1931 = add i12 %add_ln59_1920, i12 14

]]></Node>
<StgValue><ssdm name="add_ln59_1931"/></StgValue>
</operation>

<operation id="2839" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1513" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:490 %zext_ln59_2750 = zext i12 %add_ln59_1931

]]></Node>
<StgValue><ssdm name="zext_ln59_2750"/></StgValue>
</operation>

<operation id="2840" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1514" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:491 %image_addr_2034 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2750

]]></Node>
<StgValue><ssdm name="image_addr_2034"/></StgValue>
</operation>

<operation id="2841" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1515" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:492 %add_ln59_1932 = add i12 %add_ln59_1920, i12 15

]]></Node>
<StgValue><ssdm name="add_ln59_1932"/></StgValue>
</operation>

<operation id="2842" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1516" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:493 %zext_ln59_2751 = zext i12 %add_ln59_1932

]]></Node>
<StgValue><ssdm name="zext_ln59_2751"/></StgValue>
</operation>

<operation id="2843" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1517" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:494 %image_addr_2035 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2751

]]></Node>
<StgValue><ssdm name="image_addr_2035"/></StgValue>
</operation>

<operation id="2844" st_id="18" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1805" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:782 %mul_4_1821_6 = fmul i32 %conv2_weights_1_load_2026_read, i32 %image_load_2026

]]></Node>
<StgValue><ssdm name="mul_4_1821_6"/></StgValue>
</operation>

<operation id="2845" st_id="18" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1808" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:785 %mul_4_1821_7 = fmul i32 %conv2_weights_1_load_2027_read, i32 %image_load_2027

]]></Node>
<StgValue><ssdm name="mul_4_1821_7"/></StgValue>
</operation>

<operation id="2846" st_id="18" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1811" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:788 %mul_4_1821_8 = fmul i32 %conv2_weights_1_load_2028_read, i32 %image_load_2028

]]></Node>
<StgValue><ssdm name="mul_4_1821_8"/></StgValue>
</operation>

<operation id="2847" st_id="18" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1814" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:791 %mul_4_1821_9 = fmul i32 %conv2_weights_1_load_2029_read, i32 %image_load_2029

]]></Node>
<StgValue><ssdm name="mul_4_1821_9"/></StgValue>
</operation>

<operation id="2848" st_id="18" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1817" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:794 %mul_4_1821_s = fmul i32 %conv2_weights_1_load_2030_read, i32 %image_load_2030

]]></Node>
<StgValue><ssdm name="mul_4_1821_s"/></StgValue>
</operation>

<operation id="2849" st_id="18" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1820" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:797 %mul_4_1821_10 = fmul i32 %conv2_weights_1_load_2031_read, i32 %image_load_2031

]]></Node>
<StgValue><ssdm name="mul_4_1821_10"/></StgValue>
</operation>

<operation id="2850" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1822" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:799 %image_load_2032 = load i12 %image_addr_2032

]]></Node>
<StgValue><ssdm name="image_load_2032"/></StgValue>
</operation>

<operation id="2851" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1825" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:802 %image_load_2033 = load i12 %image_addr_2033

]]></Node>
<StgValue><ssdm name="image_load_2033"/></StgValue>
</operation>

<operation id="2852" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1828" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:805 %image_load_2034 = load i12 %image_addr_2034

]]></Node>
<StgValue><ssdm name="image_load_2034"/></StgValue>
</operation>

<operation id="2853" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1831" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:808 %image_load_2035 = load i12 %image_addr_2035

]]></Node>
<StgValue><ssdm name="image_load_2035"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="2854" st_id="19" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1415" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:392 %add40_4_21 = fadd i32 %add40_4_20, i32 %mul_4_21

]]></Node>
<StgValue><ssdm name="add40_4_21"/></StgValue>
</operation>

<operation id="2855" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1518" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:495 %add_ln59_1933 = add i12 %add_ln59_1920, i12 16

]]></Node>
<StgValue><ssdm name="add_ln59_1933"/></StgValue>
</operation>

<operation id="2856" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1519" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:496 %zext_ln59_2752 = zext i12 %add_ln59_1933

]]></Node>
<StgValue><ssdm name="zext_ln59_2752"/></StgValue>
</operation>

<operation id="2857" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1520" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:497 %image_addr_2036 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2752

]]></Node>
<StgValue><ssdm name="image_addr_2036"/></StgValue>
</operation>

<operation id="2858" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1521" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:498 %add_ln59_1934 = add i12 %add_ln59_1920, i12 17

]]></Node>
<StgValue><ssdm name="add_ln59_1934"/></StgValue>
</operation>

<operation id="2859" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1522" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:499 %zext_ln59_2753 = zext i12 %add_ln59_1934

]]></Node>
<StgValue><ssdm name="zext_ln59_2753"/></StgValue>
</operation>

<operation id="2860" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1523" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:500 %image_addr_2037 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2753

]]></Node>
<StgValue><ssdm name="image_addr_2037"/></StgValue>
</operation>

<operation id="2861" st_id="19" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1811" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:788 %mul_4_1821_8 = fmul i32 %conv2_weights_1_load_2028_read, i32 %image_load_2028

]]></Node>
<StgValue><ssdm name="mul_4_1821_8"/></StgValue>
</operation>

<operation id="2862" st_id="19" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1814" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:791 %mul_4_1821_9 = fmul i32 %conv2_weights_1_load_2029_read, i32 %image_load_2029

]]></Node>
<StgValue><ssdm name="mul_4_1821_9"/></StgValue>
</operation>

<operation id="2863" st_id="19" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1817" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:794 %mul_4_1821_s = fmul i32 %conv2_weights_1_load_2030_read, i32 %image_load_2030

]]></Node>
<StgValue><ssdm name="mul_4_1821_s"/></StgValue>
</operation>

<operation id="2864" st_id="19" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1820" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:797 %mul_4_1821_10 = fmul i32 %conv2_weights_1_load_2031_read, i32 %image_load_2031

]]></Node>
<StgValue><ssdm name="mul_4_1821_10"/></StgValue>
</operation>

<operation id="2865" st_id="19" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1823" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:800 %mul_4_1821_11 = fmul i32 %conv2_weights_1_load_2032_read, i32 %image_load_2032

]]></Node>
<StgValue><ssdm name="mul_4_1821_11"/></StgValue>
</operation>

<operation id="2866" st_id="19" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1826" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:803 %mul_4_1821_12 = fmul i32 %conv2_weights_1_load_2033_read, i32 %image_load_2033

]]></Node>
<StgValue><ssdm name="mul_4_1821_12"/></StgValue>
</operation>

<operation id="2867" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1828" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:805 %image_load_2034 = load i12 %image_addr_2034

]]></Node>
<StgValue><ssdm name="image_load_2034"/></StgValue>
</operation>

<operation id="2868" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1831" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:808 %image_load_2035 = load i12 %image_addr_2035

]]></Node>
<StgValue><ssdm name="image_load_2035"/></StgValue>
</operation>

<operation id="2869" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1834" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:811 %image_load_2036 = load i12 %image_addr_2036

]]></Node>
<StgValue><ssdm name="image_load_2036"/></StgValue>
</operation>

<operation id="2870" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1837" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:814 %image_load_2037 = load i12 %image_addr_2037

]]></Node>
<StgValue><ssdm name="image_load_2037"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="2871" st_id="20" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1415" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:392 %add40_4_21 = fadd i32 %add40_4_20, i32 %mul_4_21

]]></Node>
<StgValue><ssdm name="add40_4_21"/></StgValue>
</operation>

<operation id="2872" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1524" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:501 %add_ln59_1935 = add i12 %add_ln59_1920, i12 18

]]></Node>
<StgValue><ssdm name="add_ln59_1935"/></StgValue>
</operation>

<operation id="2873" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1525" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:502 %zext_ln59_2754 = zext i12 %add_ln59_1935

]]></Node>
<StgValue><ssdm name="zext_ln59_2754"/></StgValue>
</operation>

<operation id="2874" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1526" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:503 %image_addr_2038 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2754

]]></Node>
<StgValue><ssdm name="image_addr_2038"/></StgValue>
</operation>

<operation id="2875" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1527" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:504 %add_ln59_1936 = add i12 %add_ln59_1920, i12 19

]]></Node>
<StgValue><ssdm name="add_ln59_1936"/></StgValue>
</operation>

<operation id="2876" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1528" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:505 %zext_ln59_2755 = zext i12 %add_ln59_1936

]]></Node>
<StgValue><ssdm name="zext_ln59_2755"/></StgValue>
</operation>

<operation id="2877" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1529" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:506 %image_addr_2039 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2755

]]></Node>
<StgValue><ssdm name="image_addr_2039"/></StgValue>
</operation>

<operation id="2878" st_id="20" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1817" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:794 %mul_4_1821_s = fmul i32 %conv2_weights_1_load_2030_read, i32 %image_load_2030

]]></Node>
<StgValue><ssdm name="mul_4_1821_s"/></StgValue>
</operation>

<operation id="2879" st_id="20" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1820" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:797 %mul_4_1821_10 = fmul i32 %conv2_weights_1_load_2031_read, i32 %image_load_2031

]]></Node>
<StgValue><ssdm name="mul_4_1821_10"/></StgValue>
</operation>

<operation id="2880" st_id="20" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1823" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:800 %mul_4_1821_11 = fmul i32 %conv2_weights_1_load_2032_read, i32 %image_load_2032

]]></Node>
<StgValue><ssdm name="mul_4_1821_11"/></StgValue>
</operation>

<operation id="2881" st_id="20" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1826" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:803 %mul_4_1821_12 = fmul i32 %conv2_weights_1_load_2033_read, i32 %image_load_2033

]]></Node>
<StgValue><ssdm name="mul_4_1821_12"/></StgValue>
</operation>

<operation id="2882" st_id="20" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1829" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:806 %mul_4_1821_13 = fmul i32 %conv2_weights_1_load_2034_read, i32 %image_load_2034

]]></Node>
<StgValue><ssdm name="mul_4_1821_13"/></StgValue>
</operation>

<operation id="2883" st_id="20" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1832" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:809 %mul_4_1821_14 = fmul i32 %conv2_weights_1_load_2035_read, i32 %image_load_2035

]]></Node>
<StgValue><ssdm name="mul_4_1821_14"/></StgValue>
</operation>

<operation id="2884" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1834" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:811 %image_load_2036 = load i12 %image_addr_2036

]]></Node>
<StgValue><ssdm name="image_load_2036"/></StgValue>
</operation>

<operation id="2885" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1837" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:814 %image_load_2037 = load i12 %image_addr_2037

]]></Node>
<StgValue><ssdm name="image_load_2037"/></StgValue>
</operation>

<operation id="2886" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1840" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:817 %image_load_2038 = load i12 %image_addr_2038

]]></Node>
<StgValue><ssdm name="image_load_2038"/></StgValue>
</operation>

<operation id="2887" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1843" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:820 %image_load_2039 = load i12 %image_addr_2039

]]></Node>
<StgValue><ssdm name="image_load_2039"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="2888" st_id="21" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1415" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:392 %add40_4_21 = fadd i32 %add40_4_20, i32 %mul_4_21

]]></Node>
<StgValue><ssdm name="add40_4_21"/></StgValue>
</operation>

<operation id="2889" st_id="21" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1823" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:800 %mul_4_1821_11 = fmul i32 %conv2_weights_1_load_2032_read, i32 %image_load_2032

]]></Node>
<StgValue><ssdm name="mul_4_1821_11"/></StgValue>
</operation>

<operation id="2890" st_id="21" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1826" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:803 %mul_4_1821_12 = fmul i32 %conv2_weights_1_load_2033_read, i32 %image_load_2033

]]></Node>
<StgValue><ssdm name="mul_4_1821_12"/></StgValue>
</operation>

<operation id="2891" st_id="21" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1829" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:806 %mul_4_1821_13 = fmul i32 %conv2_weights_1_load_2034_read, i32 %image_load_2034

]]></Node>
<StgValue><ssdm name="mul_4_1821_13"/></StgValue>
</operation>

<operation id="2892" st_id="21" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1832" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:809 %mul_4_1821_14 = fmul i32 %conv2_weights_1_load_2035_read, i32 %image_load_2035

]]></Node>
<StgValue><ssdm name="mul_4_1821_14"/></StgValue>
</operation>

<operation id="2893" st_id="21" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1835" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:812 %mul_4_1821_15 = fmul i32 %conv2_weights_1_load_2036_read, i32 %image_load_2036

]]></Node>
<StgValue><ssdm name="mul_4_1821_15"/></StgValue>
</operation>

<operation id="2894" st_id="21" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1838" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:815 %mul_4_1821_16 = fmul i32 %conv2_weights_1_load_2037_read, i32 %image_load_2037

]]></Node>
<StgValue><ssdm name="mul_4_1821_16"/></StgValue>
</operation>

<operation id="2895" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1840" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:817 %image_load_2038 = load i12 %image_addr_2038

]]></Node>
<StgValue><ssdm name="image_load_2038"/></StgValue>
</operation>

<operation id="2896" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1843" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:820 %image_load_2039 = load i12 %image_addr_2039

]]></Node>
<StgValue><ssdm name="image_load_2039"/></StgValue>
</operation>

<operation id="2897" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1846" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc68.4:823 %empty_80 = add i4 %select_ln51, i4 2

]]></Node>
<StgValue><ssdm name="empty_80"/></StgValue>
</operation>

<operation id="2898" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1847" bw="10" op_0_bw="4">
<![CDATA[
for.inc68.4:824 %zext_ln59_2836 = zext i4 %empty_80

]]></Node>
<StgValue><ssdm name="zext_ln59_2836"/></StgValue>
</operation>

<operation id="2899" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1848" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc68.4:825 %add_ln59_2009 = add i10 %sub_ln59_20_cast, i10 %zext_ln59_2836

]]></Node>
<StgValue><ssdm name="add_ln59_2009"/></StgValue>
</operation>

<operation id="2900" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1849" bw="8" op_0_bw="10">
<![CDATA[
for.inc68.4:826 %trunc_ln59_130 = trunc i10 %add_ln59_2009

]]></Node>
<StgValue><ssdm name="trunc_ln59_130"/></StgValue>
</operation>

<operation id="2901" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1850" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
for.inc68.4:827 %p_shl276 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln59_130, i4 0

]]></Node>
<StgValue><ssdm name="p_shl276"/></StgValue>
</operation>

<operation id="2902" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1851" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
for.inc68.4:828 %p_shl277 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %add_ln59_2009, i2 0

]]></Node>
<StgValue><ssdm name="p_shl277"/></StgValue>
</operation>

<operation id="2903" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1852" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:829 %add_ln59_2010 = add i12 %p_shl276, i12 %p_shl277

]]></Node>
<StgValue><ssdm name="add_ln59_2010"/></StgValue>
</operation>

<operation id="2904" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1853" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:830 %zext_ln59_2837 = zext i12 %add_ln59_2010

]]></Node>
<StgValue><ssdm name="zext_ln59_2837"/></StgValue>
</operation>

<operation id="2905" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1854" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:831 %image_addr_2040 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2837

]]></Node>
<StgValue><ssdm name="image_addr_2040"/></StgValue>
</operation>

<operation id="2906" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1855" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:832 %or_ln59_330 = or i12 %add_ln59_2010, i12 1

]]></Node>
<StgValue><ssdm name="or_ln59_330"/></StgValue>
</operation>

<operation id="2907" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1856" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:833 %zext_ln59_2838 = zext i12 %or_ln59_330

]]></Node>
<StgValue><ssdm name="zext_ln59_2838"/></StgValue>
</operation>

<operation id="2908" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1857" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:834 %image_addr_2041 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2838

]]></Node>
<StgValue><ssdm name="image_addr_2041"/></StgValue>
</operation>

<operation id="2909" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2168" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:1145 %image_load_2040 = load i12 %image_addr_2040

]]></Node>
<StgValue><ssdm name="image_load_2040"/></StgValue>
</operation>

<operation id="2910" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2171" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:1148 %image_load_2041 = load i12 %image_addr_2041

]]></Node>
<StgValue><ssdm name="image_load_2041"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="2911" st_id="22" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1418" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:395 %add40_4_22 = fadd i32 %add40_4_21, i32 %mul_4_22

]]></Node>
<StgValue><ssdm name="add40_4_22"/></StgValue>
</operation>

<operation id="2912" st_id="22" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1829" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:806 %mul_4_1821_13 = fmul i32 %conv2_weights_1_load_2034_read, i32 %image_load_2034

]]></Node>
<StgValue><ssdm name="mul_4_1821_13"/></StgValue>
</operation>

<operation id="2913" st_id="22" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1832" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:809 %mul_4_1821_14 = fmul i32 %conv2_weights_1_load_2035_read, i32 %image_load_2035

]]></Node>
<StgValue><ssdm name="mul_4_1821_14"/></StgValue>
</operation>

<operation id="2914" st_id="22" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1835" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:812 %mul_4_1821_15 = fmul i32 %conv2_weights_1_load_2036_read, i32 %image_load_2036

]]></Node>
<StgValue><ssdm name="mul_4_1821_15"/></StgValue>
</operation>

<operation id="2915" st_id="22" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1838" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:815 %mul_4_1821_16 = fmul i32 %conv2_weights_1_load_2037_read, i32 %image_load_2037

]]></Node>
<StgValue><ssdm name="mul_4_1821_16"/></StgValue>
</operation>

<operation id="2916" st_id="22" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1841" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:818 %mul_4_1821_17 = fmul i32 %conv2_weights_1_load_2038_read, i32 %image_load_2038

]]></Node>
<StgValue><ssdm name="mul_4_1821_17"/></StgValue>
</operation>

<operation id="2917" st_id="22" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1844" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:821 %mul_4_1821_18 = fmul i32 %conv2_weights_1_load_2039_read, i32 %image_load_2039

]]></Node>
<StgValue><ssdm name="mul_4_1821_18"/></StgValue>
</operation>

<operation id="2918" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1858" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:835 %or_ln59_331 = or i12 %add_ln59_2010, i12 2

]]></Node>
<StgValue><ssdm name="or_ln59_331"/></StgValue>
</operation>

<operation id="2919" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1859" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:836 %zext_ln59_2839 = zext i12 %or_ln59_331

]]></Node>
<StgValue><ssdm name="zext_ln59_2839"/></StgValue>
</operation>

<operation id="2920" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1860" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:837 %image_addr_2042 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2839

]]></Node>
<StgValue><ssdm name="image_addr_2042"/></StgValue>
</operation>

<operation id="2921" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1861" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:838 %or_ln59_332 = or i12 %add_ln59_2010, i12 3

]]></Node>
<StgValue><ssdm name="or_ln59_332"/></StgValue>
</operation>

<operation id="2922" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1862" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:839 %zext_ln59_2840 = zext i12 %or_ln59_332

]]></Node>
<StgValue><ssdm name="zext_ln59_2840"/></StgValue>
</operation>

<operation id="2923" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1863" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:840 %image_addr_2043 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2840

]]></Node>
<StgValue><ssdm name="image_addr_2043"/></StgValue>
</operation>

<operation id="2924" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2168" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:1145 %image_load_2040 = load i12 %image_addr_2040

]]></Node>
<StgValue><ssdm name="image_load_2040"/></StgValue>
</operation>

<operation id="2925" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2171" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:1148 %image_load_2041 = load i12 %image_addr_2041

]]></Node>
<StgValue><ssdm name="image_load_2041"/></StgValue>
</operation>

<operation id="2926" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2174" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:1151 %image_load_2042 = load i12 %image_addr_2042

]]></Node>
<StgValue><ssdm name="image_load_2042"/></StgValue>
</operation>

<operation id="2927" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2177" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:1154 %image_load_2043 = load i12 %image_addr_2043

]]></Node>
<StgValue><ssdm name="image_load_2043"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="2928" st_id="23" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1418" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:395 %add40_4_22 = fadd i32 %add40_4_21, i32 %mul_4_22

]]></Node>
<StgValue><ssdm name="add40_4_22"/></StgValue>
</operation>

<operation id="2929" st_id="23" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1835" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:812 %mul_4_1821_15 = fmul i32 %conv2_weights_1_load_2036_read, i32 %image_load_2036

]]></Node>
<StgValue><ssdm name="mul_4_1821_15"/></StgValue>
</operation>

<operation id="2930" st_id="23" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1838" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:815 %mul_4_1821_16 = fmul i32 %conv2_weights_1_load_2037_read, i32 %image_load_2037

]]></Node>
<StgValue><ssdm name="mul_4_1821_16"/></StgValue>
</operation>

<operation id="2931" st_id="23" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1841" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:818 %mul_4_1821_17 = fmul i32 %conv2_weights_1_load_2038_read, i32 %image_load_2038

]]></Node>
<StgValue><ssdm name="mul_4_1821_17"/></StgValue>
</operation>

<operation id="2932" st_id="23" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1844" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:821 %mul_4_1821_18 = fmul i32 %conv2_weights_1_load_2039_read, i32 %image_load_2039

]]></Node>
<StgValue><ssdm name="mul_4_1821_18"/></StgValue>
</operation>

<operation id="2933" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1864" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:841 %add_ln59_2011 = add i12 %add_ln59_2010, i12 4

]]></Node>
<StgValue><ssdm name="add_ln59_2011"/></StgValue>
</operation>

<operation id="2934" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1865" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:842 %zext_ln59_2841 = zext i12 %add_ln59_2011

]]></Node>
<StgValue><ssdm name="zext_ln59_2841"/></StgValue>
</operation>

<operation id="2935" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1866" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:843 %image_addr_2044 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2841

]]></Node>
<StgValue><ssdm name="image_addr_2044"/></StgValue>
</operation>

<operation id="2936" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1867" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:844 %add_ln59_2012 = add i12 %add_ln59_2010, i12 5

]]></Node>
<StgValue><ssdm name="add_ln59_2012"/></StgValue>
</operation>

<operation id="2937" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1868" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:845 %zext_ln59_2842 = zext i12 %add_ln59_2012

]]></Node>
<StgValue><ssdm name="zext_ln59_2842"/></StgValue>
</operation>

<operation id="2938" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1869" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:846 %image_addr_2045 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2842

]]></Node>
<StgValue><ssdm name="image_addr_2045"/></StgValue>
</operation>

<operation id="2939" st_id="23" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1146 %mul_4_24 = fmul i32 %conv2_weights_1_load_2040_read, i32 %image_load_2040

]]></Node>
<StgValue><ssdm name="mul_4_24"/></StgValue>
</operation>

<operation id="2940" st_id="23" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1149 %mul_4_2828_1 = fmul i32 %conv2_weights_1_load_2041_read, i32 %image_load_2041

]]></Node>
<StgValue><ssdm name="mul_4_2828_1"/></StgValue>
</operation>

<operation id="2941" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2174" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:1151 %image_load_2042 = load i12 %image_addr_2042

]]></Node>
<StgValue><ssdm name="image_load_2042"/></StgValue>
</operation>

<operation id="2942" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2177" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:1154 %image_load_2043 = load i12 %image_addr_2043

]]></Node>
<StgValue><ssdm name="image_load_2043"/></StgValue>
</operation>

<operation id="2943" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2180" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:1157 %image_load_2044 = load i12 %image_addr_2044

]]></Node>
<StgValue><ssdm name="image_load_2044"/></StgValue>
</operation>

<operation id="2944" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2183" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:1160 %image_load_2045 = load i12 %image_addr_2045

]]></Node>
<StgValue><ssdm name="image_load_2045"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="2945" st_id="24" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1418" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:395 %add40_4_22 = fadd i32 %add40_4_21, i32 %mul_4_22

]]></Node>
<StgValue><ssdm name="add40_4_22"/></StgValue>
</operation>

<operation id="2946" st_id="24" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1841" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:818 %mul_4_1821_17 = fmul i32 %conv2_weights_1_load_2038_read, i32 %image_load_2038

]]></Node>
<StgValue><ssdm name="mul_4_1821_17"/></StgValue>
</operation>

<operation id="2947" st_id="24" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1844" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:821 %mul_4_1821_18 = fmul i32 %conv2_weights_1_load_2039_read, i32 %image_load_2039

]]></Node>
<StgValue><ssdm name="mul_4_1821_18"/></StgValue>
</operation>

<operation id="2948" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1870" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:847 %add_ln59_2013 = add i12 %add_ln59_2010, i12 6

]]></Node>
<StgValue><ssdm name="add_ln59_2013"/></StgValue>
</operation>

<operation id="2949" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1871" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:848 %zext_ln59_2843 = zext i12 %add_ln59_2013

]]></Node>
<StgValue><ssdm name="zext_ln59_2843"/></StgValue>
</operation>

<operation id="2950" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1872" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:849 %image_addr_2046 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2843

]]></Node>
<StgValue><ssdm name="image_addr_2046"/></StgValue>
</operation>

<operation id="2951" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1873" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:850 %add_ln59_2014 = add i12 %add_ln59_2010, i12 7

]]></Node>
<StgValue><ssdm name="add_ln59_2014"/></StgValue>
</operation>

<operation id="2952" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1874" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:851 %zext_ln59_2844 = zext i12 %add_ln59_2014

]]></Node>
<StgValue><ssdm name="zext_ln59_2844"/></StgValue>
</operation>

<operation id="2953" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1875" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:852 %image_addr_2047 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2844

]]></Node>
<StgValue><ssdm name="image_addr_2047"/></StgValue>
</operation>

<operation id="2954" st_id="24" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1146 %mul_4_24 = fmul i32 %conv2_weights_1_load_2040_read, i32 %image_load_2040

]]></Node>
<StgValue><ssdm name="mul_4_24"/></StgValue>
</operation>

<operation id="2955" st_id="24" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1149 %mul_4_2828_1 = fmul i32 %conv2_weights_1_load_2041_read, i32 %image_load_2041

]]></Node>
<StgValue><ssdm name="mul_4_2828_1"/></StgValue>
</operation>

<operation id="2956" st_id="24" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1152 %mul_4_2828_2 = fmul i32 %conv2_weights_1_load_2042_read, i32 %image_load_2042

]]></Node>
<StgValue><ssdm name="mul_4_2828_2"/></StgValue>
</operation>

<operation id="2957" st_id="24" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1155 %mul_4_2828_3 = fmul i32 %conv2_weights_1_load_2043_read, i32 %image_load_2043

]]></Node>
<StgValue><ssdm name="mul_4_2828_3"/></StgValue>
</operation>

<operation id="2958" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2180" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:1157 %image_load_2044 = load i12 %image_addr_2044

]]></Node>
<StgValue><ssdm name="image_load_2044"/></StgValue>
</operation>

<operation id="2959" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2183" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:1160 %image_load_2045 = load i12 %image_addr_2045

]]></Node>
<StgValue><ssdm name="image_load_2045"/></StgValue>
</operation>

<operation id="2960" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2186" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:1163 %image_load_2046 = load i12 %image_addr_2046

]]></Node>
<StgValue><ssdm name="image_load_2046"/></StgValue>
</operation>

<operation id="2961" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2189" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:1166 %image_load_2047 = load i12 %image_addr_2047

]]></Node>
<StgValue><ssdm name="image_load_2047"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="2962" st_id="25" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1418" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:395 %add40_4_22 = fadd i32 %add40_4_21, i32 %mul_4_22

]]></Node>
<StgValue><ssdm name="add40_4_22"/></StgValue>
</operation>

<operation id="2963" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1876" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:853 %add_ln59_2015 = add i12 %add_ln59_2010, i12 8

]]></Node>
<StgValue><ssdm name="add_ln59_2015"/></StgValue>
</operation>

<operation id="2964" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1877" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:854 %zext_ln59_2845 = zext i12 %add_ln59_2015

]]></Node>
<StgValue><ssdm name="zext_ln59_2845"/></StgValue>
</operation>

<operation id="2965" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1878" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:855 %image_addr_2048 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2845

]]></Node>
<StgValue><ssdm name="image_addr_2048"/></StgValue>
</operation>

<operation id="2966" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1879" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:856 %add_ln59_2016 = add i12 %add_ln59_2010, i12 9

]]></Node>
<StgValue><ssdm name="add_ln59_2016"/></StgValue>
</operation>

<operation id="2967" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1880" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:857 %zext_ln59_2846 = zext i12 %add_ln59_2016

]]></Node>
<StgValue><ssdm name="zext_ln59_2846"/></StgValue>
</operation>

<operation id="2968" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1881" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:858 %image_addr_2049 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2846

]]></Node>
<StgValue><ssdm name="image_addr_2049"/></StgValue>
</operation>

<operation id="2969" st_id="25" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1146 %mul_4_24 = fmul i32 %conv2_weights_1_load_2040_read, i32 %image_load_2040

]]></Node>
<StgValue><ssdm name="mul_4_24"/></StgValue>
</operation>

<operation id="2970" st_id="25" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1149 %mul_4_2828_1 = fmul i32 %conv2_weights_1_load_2041_read, i32 %image_load_2041

]]></Node>
<StgValue><ssdm name="mul_4_2828_1"/></StgValue>
</operation>

<operation id="2971" st_id="25" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1152 %mul_4_2828_2 = fmul i32 %conv2_weights_1_load_2042_read, i32 %image_load_2042

]]></Node>
<StgValue><ssdm name="mul_4_2828_2"/></StgValue>
</operation>

<operation id="2972" st_id="25" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1155 %mul_4_2828_3 = fmul i32 %conv2_weights_1_load_2043_read, i32 %image_load_2043

]]></Node>
<StgValue><ssdm name="mul_4_2828_3"/></StgValue>
</operation>

<operation id="2973" st_id="25" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1158 %mul_4_2828_4 = fmul i32 %conv2_weights_1_load_2044_read, i32 %image_load_2044

]]></Node>
<StgValue><ssdm name="mul_4_2828_4"/></StgValue>
</operation>

<operation id="2974" st_id="25" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1161 %mul_4_2828_5 = fmul i32 %conv2_weights_1_load_2045_read, i32 %image_load_2045

]]></Node>
<StgValue><ssdm name="mul_4_2828_5"/></StgValue>
</operation>

<operation id="2975" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2186" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:1163 %image_load_2046 = load i12 %image_addr_2046

]]></Node>
<StgValue><ssdm name="image_load_2046"/></StgValue>
</operation>

<operation id="2976" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2189" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:1166 %image_load_2047 = load i12 %image_addr_2047

]]></Node>
<StgValue><ssdm name="image_load_2047"/></StgValue>
</operation>

<operation id="2977" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2192" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:1169 %image_load_2048 = load i12 %image_addr_2048

]]></Node>
<StgValue><ssdm name="image_load_2048"/></StgValue>
</operation>

<operation id="2978" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2195" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:1172 %image_load_2049 = load i12 %image_addr_2049

]]></Node>
<StgValue><ssdm name="image_load_2049"/></StgValue>
</operation>
</state>

<state id="26" st_id="27">

<operation id="2979" st_id="26" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1421" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:398 %add40_4_5 = fadd i32 %add40_4_22, i32 %mul_4_5

]]></Node>
<StgValue><ssdm name="add40_4_5"/></StgValue>
</operation>

<operation id="2980" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1882" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:859 %add_ln59_2017 = add i12 %add_ln59_2010, i12 10

]]></Node>
<StgValue><ssdm name="add_ln59_2017"/></StgValue>
</operation>

<operation id="2981" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1883" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:860 %zext_ln59_2847 = zext i12 %add_ln59_2017

]]></Node>
<StgValue><ssdm name="zext_ln59_2847"/></StgValue>
</operation>

<operation id="2982" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1884" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:861 %image_addr_2050 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2847

]]></Node>
<StgValue><ssdm name="image_addr_2050"/></StgValue>
</operation>

<operation id="2983" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1885" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:862 %add_ln59_2018 = add i12 %add_ln59_2010, i12 11

]]></Node>
<StgValue><ssdm name="add_ln59_2018"/></StgValue>
</operation>

<operation id="2984" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1886" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:863 %zext_ln59_2848 = zext i12 %add_ln59_2018

]]></Node>
<StgValue><ssdm name="zext_ln59_2848"/></StgValue>
</operation>

<operation id="2985" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1887" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:864 %image_addr_2051 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2848

]]></Node>
<StgValue><ssdm name="image_addr_2051"/></StgValue>
</operation>

<operation id="2986" st_id="26" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1152 %mul_4_2828_2 = fmul i32 %conv2_weights_1_load_2042_read, i32 %image_load_2042

]]></Node>
<StgValue><ssdm name="mul_4_2828_2"/></StgValue>
</operation>

<operation id="2987" st_id="26" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1155 %mul_4_2828_3 = fmul i32 %conv2_weights_1_load_2043_read, i32 %image_load_2043

]]></Node>
<StgValue><ssdm name="mul_4_2828_3"/></StgValue>
</operation>

<operation id="2988" st_id="26" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1158 %mul_4_2828_4 = fmul i32 %conv2_weights_1_load_2044_read, i32 %image_load_2044

]]></Node>
<StgValue><ssdm name="mul_4_2828_4"/></StgValue>
</operation>

<operation id="2989" st_id="26" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1161 %mul_4_2828_5 = fmul i32 %conv2_weights_1_load_2045_read, i32 %image_load_2045

]]></Node>
<StgValue><ssdm name="mul_4_2828_5"/></StgValue>
</operation>

<operation id="2990" st_id="26" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1164 %mul_4_2828_6 = fmul i32 %conv2_weights_1_load_2046_read, i32 %image_load_2046

]]></Node>
<StgValue><ssdm name="mul_4_2828_6"/></StgValue>
</operation>

<operation id="2991" st_id="26" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1167 %mul_4_2828_7 = fmul i32 %conv2_weights_1_load_2047_read, i32 %image_load_2047

]]></Node>
<StgValue><ssdm name="mul_4_2828_7"/></StgValue>
</operation>

<operation id="2992" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2192" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:1169 %image_load_2048 = load i12 %image_addr_2048

]]></Node>
<StgValue><ssdm name="image_load_2048"/></StgValue>
</operation>

<operation id="2993" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2195" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:1172 %image_load_2049 = load i12 %image_addr_2049

]]></Node>
<StgValue><ssdm name="image_load_2049"/></StgValue>
</operation>

<operation id="2994" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2198" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:1175 %image_load_2050 = load i12 %image_addr_2050

]]></Node>
<StgValue><ssdm name="image_load_2050"/></StgValue>
</operation>

<operation id="2995" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2201" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:1178 %image_load_2051 = load i12 %image_addr_2051

]]></Node>
<StgValue><ssdm name="image_load_2051"/></StgValue>
</operation>
</state>

<state id="27" st_id="28">

<operation id="2996" st_id="27" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1421" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:398 %add40_4_5 = fadd i32 %add40_4_22, i32 %mul_4_5

]]></Node>
<StgValue><ssdm name="add40_4_5"/></StgValue>
</operation>

<operation id="2997" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1888" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:865 %add_ln59_2019 = add i12 %add_ln59_2010, i12 12

]]></Node>
<StgValue><ssdm name="add_ln59_2019"/></StgValue>
</operation>

<operation id="2998" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1889" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:866 %zext_ln59_2849 = zext i12 %add_ln59_2019

]]></Node>
<StgValue><ssdm name="zext_ln59_2849"/></StgValue>
</operation>

<operation id="2999" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1890" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:867 %image_addr_2052 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2849

]]></Node>
<StgValue><ssdm name="image_addr_2052"/></StgValue>
</operation>

<operation id="3000" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1891" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:868 %add_ln59_2020 = add i12 %add_ln59_2010, i12 13

]]></Node>
<StgValue><ssdm name="add_ln59_2020"/></StgValue>
</operation>

<operation id="3001" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1892" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:869 %zext_ln59_2850 = zext i12 %add_ln59_2020

]]></Node>
<StgValue><ssdm name="zext_ln59_2850"/></StgValue>
</operation>

<operation id="3002" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1893" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:870 %image_addr_2053 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2850

]]></Node>
<StgValue><ssdm name="image_addr_2053"/></StgValue>
</operation>

<operation id="3003" st_id="27" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1158 %mul_4_2828_4 = fmul i32 %conv2_weights_1_load_2044_read, i32 %image_load_2044

]]></Node>
<StgValue><ssdm name="mul_4_2828_4"/></StgValue>
</operation>

<operation id="3004" st_id="27" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1161 %mul_4_2828_5 = fmul i32 %conv2_weights_1_load_2045_read, i32 %image_load_2045

]]></Node>
<StgValue><ssdm name="mul_4_2828_5"/></StgValue>
</operation>

<operation id="3005" st_id="27" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1164 %mul_4_2828_6 = fmul i32 %conv2_weights_1_load_2046_read, i32 %image_load_2046

]]></Node>
<StgValue><ssdm name="mul_4_2828_6"/></StgValue>
</operation>

<operation id="3006" st_id="27" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1167 %mul_4_2828_7 = fmul i32 %conv2_weights_1_load_2047_read, i32 %image_load_2047

]]></Node>
<StgValue><ssdm name="mul_4_2828_7"/></StgValue>
</operation>

<operation id="3007" st_id="27" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1170 %mul_4_2828_8 = fmul i32 %conv2_weights_1_load_2048_read, i32 %image_load_2048

]]></Node>
<StgValue><ssdm name="mul_4_2828_8"/></StgValue>
</operation>

<operation id="3008" st_id="27" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2196" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1173 %mul_4_2828_9 = fmul i32 %conv2_weights_1_load_2049_read, i32 %image_load_2049

]]></Node>
<StgValue><ssdm name="mul_4_2828_9"/></StgValue>
</operation>

<operation id="3009" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2198" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:1175 %image_load_2050 = load i12 %image_addr_2050

]]></Node>
<StgValue><ssdm name="image_load_2050"/></StgValue>
</operation>

<operation id="3010" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2201" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:1178 %image_load_2051 = load i12 %image_addr_2051

]]></Node>
<StgValue><ssdm name="image_load_2051"/></StgValue>
</operation>

<operation id="3011" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2204" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:1181 %image_load_2052 = load i12 %image_addr_2052

]]></Node>
<StgValue><ssdm name="image_load_2052"/></StgValue>
</operation>

<operation id="3012" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2207" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:1184 %image_load_2053 = load i12 %image_addr_2053

]]></Node>
<StgValue><ssdm name="image_load_2053"/></StgValue>
</operation>
</state>

<state id="28" st_id="29">

<operation id="3013" st_id="28" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1421" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:398 %add40_4_5 = fadd i32 %add40_4_22, i32 %mul_4_5

]]></Node>
<StgValue><ssdm name="add40_4_5"/></StgValue>
</operation>

<operation id="3014" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1894" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:871 %add_ln59_2021 = add i12 %add_ln59_2010, i12 14

]]></Node>
<StgValue><ssdm name="add_ln59_2021"/></StgValue>
</operation>

<operation id="3015" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1895" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:872 %zext_ln59_2851 = zext i12 %add_ln59_2021

]]></Node>
<StgValue><ssdm name="zext_ln59_2851"/></StgValue>
</operation>

<operation id="3016" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1896" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:873 %image_addr_2054 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2851

]]></Node>
<StgValue><ssdm name="image_addr_2054"/></StgValue>
</operation>

<operation id="3017" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1897" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:874 %add_ln59_2022 = add i12 %add_ln59_2010, i12 15

]]></Node>
<StgValue><ssdm name="add_ln59_2022"/></StgValue>
</operation>

<operation id="3018" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1898" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:875 %zext_ln59_2852 = zext i12 %add_ln59_2022

]]></Node>
<StgValue><ssdm name="zext_ln59_2852"/></StgValue>
</operation>

<operation id="3019" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1899" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:876 %image_addr_2055 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2852

]]></Node>
<StgValue><ssdm name="image_addr_2055"/></StgValue>
</operation>

<operation id="3020" st_id="28" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1164 %mul_4_2828_6 = fmul i32 %conv2_weights_1_load_2046_read, i32 %image_load_2046

]]></Node>
<StgValue><ssdm name="mul_4_2828_6"/></StgValue>
</operation>

<operation id="3021" st_id="28" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1167 %mul_4_2828_7 = fmul i32 %conv2_weights_1_load_2047_read, i32 %image_load_2047

]]></Node>
<StgValue><ssdm name="mul_4_2828_7"/></StgValue>
</operation>

<operation id="3022" st_id="28" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1170 %mul_4_2828_8 = fmul i32 %conv2_weights_1_load_2048_read, i32 %image_load_2048

]]></Node>
<StgValue><ssdm name="mul_4_2828_8"/></StgValue>
</operation>

<operation id="3023" st_id="28" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2196" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1173 %mul_4_2828_9 = fmul i32 %conv2_weights_1_load_2049_read, i32 %image_load_2049

]]></Node>
<StgValue><ssdm name="mul_4_2828_9"/></StgValue>
</operation>

<operation id="3024" st_id="28" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1176 %mul_4_2828_s = fmul i32 %conv2_weights_1_load_2050_read, i32 %image_load_2050

]]></Node>
<StgValue><ssdm name="mul_4_2828_s"/></StgValue>
</operation>

<operation id="3025" st_id="28" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1179 %mul_4_2828_10 = fmul i32 %conv2_weights_1_load_2051_read, i32 %image_load_2051

]]></Node>
<StgValue><ssdm name="mul_4_2828_10"/></StgValue>
</operation>

<operation id="3026" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2204" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:1181 %image_load_2052 = load i12 %image_addr_2052

]]></Node>
<StgValue><ssdm name="image_load_2052"/></StgValue>
</operation>

<operation id="3027" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2207" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:1184 %image_load_2053 = load i12 %image_addr_2053

]]></Node>
<StgValue><ssdm name="image_load_2053"/></StgValue>
</operation>

<operation id="3028" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2210" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:1187 %image_load_2054 = load i12 %image_addr_2054

]]></Node>
<StgValue><ssdm name="image_load_2054"/></StgValue>
</operation>

<operation id="3029" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2213" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:1190 %image_load_2055 = load i12 %image_addr_2055

]]></Node>
<StgValue><ssdm name="image_load_2055"/></StgValue>
</operation>
</state>

<state id="29" st_id="30">

<operation id="3030" st_id="29" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1421" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:398 %add40_4_5 = fadd i32 %add40_4_22, i32 %mul_4_5

]]></Node>
<StgValue><ssdm name="add40_4_5"/></StgValue>
</operation>

<operation id="3031" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1900" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:877 %add_ln59_2023 = add i12 %add_ln59_2010, i12 16

]]></Node>
<StgValue><ssdm name="add_ln59_2023"/></StgValue>
</operation>

<operation id="3032" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1901" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:878 %zext_ln59_2853 = zext i12 %add_ln59_2023

]]></Node>
<StgValue><ssdm name="zext_ln59_2853"/></StgValue>
</operation>

<operation id="3033" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1902" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:879 %image_addr_2056 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2853

]]></Node>
<StgValue><ssdm name="image_addr_2056"/></StgValue>
</operation>

<operation id="3034" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1903" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:880 %add_ln59_2024 = add i12 %add_ln59_2010, i12 17

]]></Node>
<StgValue><ssdm name="add_ln59_2024"/></StgValue>
</operation>

<operation id="3035" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1904" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:881 %zext_ln59_2854 = zext i12 %add_ln59_2024

]]></Node>
<StgValue><ssdm name="zext_ln59_2854"/></StgValue>
</operation>

<operation id="3036" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1905" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:882 %image_addr_2057 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2854

]]></Node>
<StgValue><ssdm name="image_addr_2057"/></StgValue>
</operation>

<operation id="3037" st_id="29" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1170 %mul_4_2828_8 = fmul i32 %conv2_weights_1_load_2048_read, i32 %image_load_2048

]]></Node>
<StgValue><ssdm name="mul_4_2828_8"/></StgValue>
</operation>

<operation id="3038" st_id="29" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2196" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1173 %mul_4_2828_9 = fmul i32 %conv2_weights_1_load_2049_read, i32 %image_load_2049

]]></Node>
<StgValue><ssdm name="mul_4_2828_9"/></StgValue>
</operation>

<operation id="3039" st_id="29" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1176 %mul_4_2828_s = fmul i32 %conv2_weights_1_load_2050_read, i32 %image_load_2050

]]></Node>
<StgValue><ssdm name="mul_4_2828_s"/></StgValue>
</operation>

<operation id="3040" st_id="29" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1179 %mul_4_2828_10 = fmul i32 %conv2_weights_1_load_2051_read, i32 %image_load_2051

]]></Node>
<StgValue><ssdm name="mul_4_2828_10"/></StgValue>
</operation>

<operation id="3041" st_id="29" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1182 %mul_4_2828_11 = fmul i32 %conv2_weights_1_load_2052_read, i32 %image_load_2052

]]></Node>
<StgValue><ssdm name="mul_4_2828_11"/></StgValue>
</operation>

<operation id="3042" st_id="29" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1185 %mul_4_2828_12 = fmul i32 %conv2_weights_1_load_2053_read, i32 %image_load_2053

]]></Node>
<StgValue><ssdm name="mul_4_2828_12"/></StgValue>
</operation>

<operation id="3043" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2210" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:1187 %image_load_2054 = load i12 %image_addr_2054

]]></Node>
<StgValue><ssdm name="image_load_2054"/></StgValue>
</operation>

<operation id="3044" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2213" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:1190 %image_load_2055 = load i12 %image_addr_2055

]]></Node>
<StgValue><ssdm name="image_load_2055"/></StgValue>
</operation>

<operation id="3045" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2216" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:1193 %image_load_2056 = load i12 %image_addr_2056

]]></Node>
<StgValue><ssdm name="image_load_2056"/></StgValue>
</operation>

<operation id="3046" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2219" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:1196 %image_load_2057 = load i12 %image_addr_2057

]]></Node>
<StgValue><ssdm name="image_load_2057"/></StgValue>
</operation>
</state>

<state id="30" st_id="31">

<operation id="3047" st_id="30" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1424" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:401 %add40_4_6 = fadd i32 %add40_4_5, i32 %mul_4_6

]]></Node>
<StgValue><ssdm name="add40_4_6"/></StgValue>
</operation>

<operation id="3048" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1906" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:883 %add_ln59_2025 = add i12 %add_ln59_2010, i12 18

]]></Node>
<StgValue><ssdm name="add_ln59_2025"/></StgValue>
</operation>

<operation id="3049" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1907" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:884 %zext_ln59_2855 = zext i12 %add_ln59_2025

]]></Node>
<StgValue><ssdm name="zext_ln59_2855"/></StgValue>
</operation>

<operation id="3050" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1908" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:885 %image_addr_2058 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2855

]]></Node>
<StgValue><ssdm name="image_addr_2058"/></StgValue>
</operation>

<operation id="3051" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1909" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:886 %add_ln59_2026 = add i12 %add_ln59_2010, i12 19

]]></Node>
<StgValue><ssdm name="add_ln59_2026"/></StgValue>
</operation>

<operation id="3052" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1910" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:887 %zext_ln59_2856 = zext i12 %add_ln59_2026

]]></Node>
<StgValue><ssdm name="zext_ln59_2856"/></StgValue>
</operation>

<operation id="3053" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1911" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:888 %image_addr_2059 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2856

]]></Node>
<StgValue><ssdm name="image_addr_2059"/></StgValue>
</operation>

<operation id="3054" st_id="30" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1176 %mul_4_2828_s = fmul i32 %conv2_weights_1_load_2050_read, i32 %image_load_2050

]]></Node>
<StgValue><ssdm name="mul_4_2828_s"/></StgValue>
</operation>

<operation id="3055" st_id="30" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1179 %mul_4_2828_10 = fmul i32 %conv2_weights_1_load_2051_read, i32 %image_load_2051

]]></Node>
<StgValue><ssdm name="mul_4_2828_10"/></StgValue>
</operation>

<operation id="3056" st_id="30" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1182 %mul_4_2828_11 = fmul i32 %conv2_weights_1_load_2052_read, i32 %image_load_2052

]]></Node>
<StgValue><ssdm name="mul_4_2828_11"/></StgValue>
</operation>

<operation id="3057" st_id="30" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1185 %mul_4_2828_12 = fmul i32 %conv2_weights_1_load_2053_read, i32 %image_load_2053

]]></Node>
<StgValue><ssdm name="mul_4_2828_12"/></StgValue>
</operation>

<operation id="3058" st_id="30" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1188 %mul_4_2828_13 = fmul i32 %conv2_weights_1_load_2054_read, i32 %image_load_2054

]]></Node>
<StgValue><ssdm name="mul_4_2828_13"/></StgValue>
</operation>

<operation id="3059" st_id="30" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1191 %mul_4_2828_14 = fmul i32 %conv2_weights_1_load_2055_read, i32 %image_load_2055

]]></Node>
<StgValue><ssdm name="mul_4_2828_14"/></StgValue>
</operation>

<operation id="3060" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2216" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:1193 %image_load_2056 = load i12 %image_addr_2056

]]></Node>
<StgValue><ssdm name="image_load_2056"/></StgValue>
</operation>

<operation id="3061" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2219" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:1196 %image_load_2057 = load i12 %image_addr_2057

]]></Node>
<StgValue><ssdm name="image_load_2057"/></StgValue>
</operation>

<operation id="3062" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2222" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:1199 %image_load_2058 = load i12 %image_addr_2058

]]></Node>
<StgValue><ssdm name="image_load_2058"/></StgValue>
</operation>

<operation id="3063" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2225" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:1202 %image_load_2059 = load i12 %image_addr_2059

]]></Node>
<StgValue><ssdm name="image_load_2059"/></StgValue>
</operation>
</state>

<state id="31" st_id="32">

<operation id="3064" st_id="31" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1424" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:401 %add40_4_6 = fadd i32 %add40_4_5, i32 %mul_4_6

]]></Node>
<StgValue><ssdm name="add40_4_6"/></StgValue>
</operation>

<operation id="3065" st_id="31" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1182 %mul_4_2828_11 = fmul i32 %conv2_weights_1_load_2052_read, i32 %image_load_2052

]]></Node>
<StgValue><ssdm name="mul_4_2828_11"/></StgValue>
</operation>

<operation id="3066" st_id="31" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1185 %mul_4_2828_12 = fmul i32 %conv2_weights_1_load_2053_read, i32 %image_load_2053

]]></Node>
<StgValue><ssdm name="mul_4_2828_12"/></StgValue>
</operation>

<operation id="3067" st_id="31" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1188 %mul_4_2828_13 = fmul i32 %conv2_weights_1_load_2054_read, i32 %image_load_2054

]]></Node>
<StgValue><ssdm name="mul_4_2828_13"/></StgValue>
</operation>

<operation id="3068" st_id="31" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1191 %mul_4_2828_14 = fmul i32 %conv2_weights_1_load_2055_read, i32 %image_load_2055

]]></Node>
<StgValue><ssdm name="mul_4_2828_14"/></StgValue>
</operation>

<operation id="3069" st_id="31" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2217" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1194 %mul_4_2828_15 = fmul i32 %conv2_weights_1_load_2056_read, i32 %image_load_2056

]]></Node>
<StgValue><ssdm name="mul_4_2828_15"/></StgValue>
</operation>

<operation id="3070" st_id="31" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1197 %mul_4_2828_16 = fmul i32 %conv2_weights_1_load_2057_read, i32 %image_load_2057

]]></Node>
<StgValue><ssdm name="mul_4_2828_16"/></StgValue>
</operation>

<operation id="3071" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2222" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:1199 %image_load_2058 = load i12 %image_addr_2058

]]></Node>
<StgValue><ssdm name="image_load_2058"/></StgValue>
</operation>

<operation id="3072" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2225" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:1202 %image_load_2059 = load i12 %image_addr_2059

]]></Node>
<StgValue><ssdm name="image_load_2059"/></StgValue>
</operation>

<operation id="3073" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2228" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc68.4:1205 %empty_81 = add i4 %select_ln51, i4 3

]]></Node>
<StgValue><ssdm name="empty_81"/></StgValue>
</operation>

<operation id="3074" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2229" bw="10" op_0_bw="4">
<![CDATA[
for.inc68.4:1206 %zext_ln59_2937 = zext i4 %empty_81

]]></Node>
<StgValue><ssdm name="zext_ln59_2937"/></StgValue>
</operation>

<operation id="3075" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2230" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc68.4:1207 %add_ln59_2099 = add i10 %sub_ln59_20_cast, i10 %zext_ln59_2937

]]></Node>
<StgValue><ssdm name="add_ln59_2099"/></StgValue>
</operation>

<operation id="3076" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2231" bw="8" op_0_bw="10">
<![CDATA[
for.inc68.4:1208 %trunc_ln59_135 = trunc i10 %add_ln59_2099

]]></Node>
<StgValue><ssdm name="trunc_ln59_135"/></StgValue>
</operation>

<operation id="3077" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2232" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
for.inc68.4:1209 %p_shl266 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln59_135, i4 0

]]></Node>
<StgValue><ssdm name="p_shl266"/></StgValue>
</operation>

<operation id="3078" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2233" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
for.inc68.4:1210 %p_shl267 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %add_ln59_2099, i2 0

]]></Node>
<StgValue><ssdm name="p_shl267"/></StgValue>
</operation>

<operation id="3079" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2234" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1211 %add_ln59_2100 = add i12 %p_shl266, i12 %p_shl267

]]></Node>
<StgValue><ssdm name="add_ln59_2100"/></StgValue>
</operation>

<operation id="3080" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2235" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1212 %zext_ln59_2938 = zext i12 %add_ln59_2100

]]></Node>
<StgValue><ssdm name="zext_ln59_2938"/></StgValue>
</operation>

<operation id="3081" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2236" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1213 %image_addr_2060 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2938

]]></Node>
<StgValue><ssdm name="image_addr_2060"/></StgValue>
</operation>

<operation id="3082" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2237" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1214 %or_ln59_345 = or i12 %add_ln59_2100, i12 1

]]></Node>
<StgValue><ssdm name="or_ln59_345"/></StgValue>
</operation>

<operation id="3083" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2238" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1215 %zext_ln59_2939 = zext i12 %or_ln59_345

]]></Node>
<StgValue><ssdm name="zext_ln59_2939"/></StgValue>
</operation>

<operation id="3084" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2239" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1216 %image_addr_2061 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2939

]]></Node>
<StgValue><ssdm name="image_addr_2061"/></StgValue>
</operation>

<operation id="3085" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2550" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:1527 %image_load_2060 = load i12 %image_addr_2060

]]></Node>
<StgValue><ssdm name="image_load_2060"/></StgValue>
</operation>

<operation id="3086" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2553" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:1530 %image_load_2061 = load i12 %image_addr_2061

]]></Node>
<StgValue><ssdm name="image_load_2061"/></StgValue>
</operation>
</state>

<state id="32" st_id="33">

<operation id="3087" st_id="32" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1424" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:401 %add40_4_6 = fadd i32 %add40_4_5, i32 %mul_4_6

]]></Node>
<StgValue><ssdm name="add40_4_6"/></StgValue>
</operation>

<operation id="3088" st_id="32" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1188 %mul_4_2828_13 = fmul i32 %conv2_weights_1_load_2054_read, i32 %image_load_2054

]]></Node>
<StgValue><ssdm name="mul_4_2828_13"/></StgValue>
</operation>

<operation id="3089" st_id="32" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1191 %mul_4_2828_14 = fmul i32 %conv2_weights_1_load_2055_read, i32 %image_load_2055

]]></Node>
<StgValue><ssdm name="mul_4_2828_14"/></StgValue>
</operation>

<operation id="3090" st_id="32" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2217" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1194 %mul_4_2828_15 = fmul i32 %conv2_weights_1_load_2056_read, i32 %image_load_2056

]]></Node>
<StgValue><ssdm name="mul_4_2828_15"/></StgValue>
</operation>

<operation id="3091" st_id="32" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1197 %mul_4_2828_16 = fmul i32 %conv2_weights_1_load_2057_read, i32 %image_load_2057

]]></Node>
<StgValue><ssdm name="mul_4_2828_16"/></StgValue>
</operation>

<operation id="3092" st_id="32" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1200 %mul_4_2828_17 = fmul i32 %conv2_weights_1_load_2058_read, i32 %image_load_2058

]]></Node>
<StgValue><ssdm name="mul_4_2828_17"/></StgValue>
</operation>

<operation id="3093" st_id="32" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1203 %mul_4_2828_18 = fmul i32 %conv2_weights_1_load_2059_read, i32 %image_load_2059

]]></Node>
<StgValue><ssdm name="mul_4_2828_18"/></StgValue>
</operation>

<operation id="3094" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2240" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1217 %or_ln59_346 = or i12 %add_ln59_2100, i12 2

]]></Node>
<StgValue><ssdm name="or_ln59_346"/></StgValue>
</operation>

<operation id="3095" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2241" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1218 %zext_ln59_2940 = zext i12 %or_ln59_346

]]></Node>
<StgValue><ssdm name="zext_ln59_2940"/></StgValue>
</operation>

<operation id="3096" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2242" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1219 %image_addr_2062 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2940

]]></Node>
<StgValue><ssdm name="image_addr_2062"/></StgValue>
</operation>

<operation id="3097" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2243" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1220 %or_ln59_347 = or i12 %add_ln59_2100, i12 3

]]></Node>
<StgValue><ssdm name="or_ln59_347"/></StgValue>
</operation>

<operation id="3098" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2244" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1221 %zext_ln59_2941 = zext i12 %or_ln59_347

]]></Node>
<StgValue><ssdm name="zext_ln59_2941"/></StgValue>
</operation>

<operation id="3099" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2245" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1222 %image_addr_2063 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2941

]]></Node>
<StgValue><ssdm name="image_addr_2063"/></StgValue>
</operation>

<operation id="3100" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2550" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:1527 %image_load_2060 = load i12 %image_addr_2060

]]></Node>
<StgValue><ssdm name="image_load_2060"/></StgValue>
</operation>

<operation id="3101" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2553" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:1530 %image_load_2061 = load i12 %image_addr_2061

]]></Node>
<StgValue><ssdm name="image_load_2061"/></StgValue>
</operation>

<operation id="3102" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2556" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:1533 %image_load_2062 = load i12 %image_addr_2062

]]></Node>
<StgValue><ssdm name="image_load_2062"/></StgValue>
</operation>

<operation id="3103" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2559" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:1536 %image_load_2063 = load i12 %image_addr_2063

]]></Node>
<StgValue><ssdm name="image_load_2063"/></StgValue>
</operation>
</state>

<state id="33" st_id="34">

<operation id="3104" st_id="33" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1424" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:401 %add40_4_6 = fadd i32 %add40_4_5, i32 %mul_4_6

]]></Node>
<StgValue><ssdm name="add40_4_6"/></StgValue>
</operation>

<operation id="3105" st_id="33" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2217" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1194 %mul_4_2828_15 = fmul i32 %conv2_weights_1_load_2056_read, i32 %image_load_2056

]]></Node>
<StgValue><ssdm name="mul_4_2828_15"/></StgValue>
</operation>

<operation id="3106" st_id="33" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1197 %mul_4_2828_16 = fmul i32 %conv2_weights_1_load_2057_read, i32 %image_load_2057

]]></Node>
<StgValue><ssdm name="mul_4_2828_16"/></StgValue>
</operation>

<operation id="3107" st_id="33" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1200 %mul_4_2828_17 = fmul i32 %conv2_weights_1_load_2058_read, i32 %image_load_2058

]]></Node>
<StgValue><ssdm name="mul_4_2828_17"/></StgValue>
</operation>

<operation id="3108" st_id="33" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1203 %mul_4_2828_18 = fmul i32 %conv2_weights_1_load_2059_read, i32 %image_load_2059

]]></Node>
<StgValue><ssdm name="mul_4_2828_18"/></StgValue>
</operation>

<operation id="3109" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2246" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1223 %add_ln59_2101 = add i12 %add_ln59_2100, i12 4

]]></Node>
<StgValue><ssdm name="add_ln59_2101"/></StgValue>
</operation>

<operation id="3110" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2247" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1224 %zext_ln59_2942 = zext i12 %add_ln59_2101

]]></Node>
<StgValue><ssdm name="zext_ln59_2942"/></StgValue>
</operation>

<operation id="3111" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2248" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1225 %image_addr_2064 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2942

]]></Node>
<StgValue><ssdm name="image_addr_2064"/></StgValue>
</operation>

<operation id="3112" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2249" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1226 %add_ln59_2102 = add i12 %add_ln59_2100, i12 5

]]></Node>
<StgValue><ssdm name="add_ln59_2102"/></StgValue>
</operation>

<operation id="3113" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2250" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1227 %zext_ln59_2943 = zext i12 %add_ln59_2102

]]></Node>
<StgValue><ssdm name="zext_ln59_2943"/></StgValue>
</operation>

<operation id="3114" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2251" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1228 %image_addr_2065 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2943

]]></Node>
<StgValue><ssdm name="image_addr_2065"/></StgValue>
</operation>

<operation id="3115" st_id="33" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2551" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1528 %mul_4_25 = fmul i32 %conv2_weights_1_load_2060_read, i32 %image_load_2060

]]></Node>
<StgValue><ssdm name="mul_4_25"/></StgValue>
</operation>

<operation id="3116" st_id="33" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2554" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1531 %mul_4_3835_1 = fmul i32 %conv2_weights_1_load_2061_read, i32 %image_load_2061

]]></Node>
<StgValue><ssdm name="mul_4_3835_1"/></StgValue>
</operation>

<operation id="3117" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2556" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:1533 %image_load_2062 = load i12 %image_addr_2062

]]></Node>
<StgValue><ssdm name="image_load_2062"/></StgValue>
</operation>

<operation id="3118" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2559" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:1536 %image_load_2063 = load i12 %image_addr_2063

]]></Node>
<StgValue><ssdm name="image_load_2063"/></StgValue>
</operation>

<operation id="3119" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2562" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:1539 %image_load_2064 = load i12 %image_addr_2064

]]></Node>
<StgValue><ssdm name="image_load_2064"/></StgValue>
</operation>

<operation id="3120" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2565" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:1542 %image_load_2065 = load i12 %image_addr_2065

]]></Node>
<StgValue><ssdm name="image_load_2065"/></StgValue>
</operation>
</state>

<state id="34" st_id="35">

<operation id="3121" st_id="34" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1427" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:404 %add40_4_7 = fadd i32 %add40_4_6, i32 %mul_4_7

]]></Node>
<StgValue><ssdm name="add40_4_7"/></StgValue>
</operation>

<operation id="3122" st_id="34" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1200 %mul_4_2828_17 = fmul i32 %conv2_weights_1_load_2058_read, i32 %image_load_2058

]]></Node>
<StgValue><ssdm name="mul_4_2828_17"/></StgValue>
</operation>

<operation id="3123" st_id="34" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1203 %mul_4_2828_18 = fmul i32 %conv2_weights_1_load_2059_read, i32 %image_load_2059

]]></Node>
<StgValue><ssdm name="mul_4_2828_18"/></StgValue>
</operation>

<operation id="3124" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2252" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1229 %add_ln59_2103 = add i12 %add_ln59_2100, i12 6

]]></Node>
<StgValue><ssdm name="add_ln59_2103"/></StgValue>
</operation>

<operation id="3125" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2253" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1230 %zext_ln59_2944 = zext i12 %add_ln59_2103

]]></Node>
<StgValue><ssdm name="zext_ln59_2944"/></StgValue>
</operation>

<operation id="3126" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2254" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1231 %image_addr_2066 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2944

]]></Node>
<StgValue><ssdm name="image_addr_2066"/></StgValue>
</operation>

<operation id="3127" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2255" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1232 %add_ln59_2104 = add i12 %add_ln59_2100, i12 7

]]></Node>
<StgValue><ssdm name="add_ln59_2104"/></StgValue>
</operation>

<operation id="3128" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2256" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1233 %zext_ln59_2945 = zext i12 %add_ln59_2104

]]></Node>
<StgValue><ssdm name="zext_ln59_2945"/></StgValue>
</operation>

<operation id="3129" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2257" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1234 %image_addr_2067 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2945

]]></Node>
<StgValue><ssdm name="image_addr_2067"/></StgValue>
</operation>

<operation id="3130" st_id="34" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2551" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1528 %mul_4_25 = fmul i32 %conv2_weights_1_load_2060_read, i32 %image_load_2060

]]></Node>
<StgValue><ssdm name="mul_4_25"/></StgValue>
</operation>

<operation id="3131" st_id="34" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2554" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1531 %mul_4_3835_1 = fmul i32 %conv2_weights_1_load_2061_read, i32 %image_load_2061

]]></Node>
<StgValue><ssdm name="mul_4_3835_1"/></StgValue>
</operation>

<operation id="3132" st_id="34" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2557" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1534 %mul_4_3835_2 = fmul i32 %conv2_weights_1_load_2062_read, i32 %image_load_2062

]]></Node>
<StgValue><ssdm name="mul_4_3835_2"/></StgValue>
</operation>

<operation id="3133" st_id="34" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2560" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1537 %mul_4_3835_3 = fmul i32 %conv2_weights_1_load_2063_read, i32 %image_load_2063

]]></Node>
<StgValue><ssdm name="mul_4_3835_3"/></StgValue>
</operation>

<operation id="3134" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2562" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:1539 %image_load_2064 = load i12 %image_addr_2064

]]></Node>
<StgValue><ssdm name="image_load_2064"/></StgValue>
</operation>

<operation id="3135" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2565" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:1542 %image_load_2065 = load i12 %image_addr_2065

]]></Node>
<StgValue><ssdm name="image_load_2065"/></StgValue>
</operation>

<operation id="3136" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2568" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:1545 %image_load_2066 = load i12 %image_addr_2066

]]></Node>
<StgValue><ssdm name="image_load_2066"/></StgValue>
</operation>

<operation id="3137" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2571" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:1548 %image_load_2067 = load i12 %image_addr_2067

]]></Node>
<StgValue><ssdm name="image_load_2067"/></StgValue>
</operation>
</state>

<state id="35" st_id="36">

<operation id="3138" st_id="35" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1427" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:404 %add40_4_7 = fadd i32 %add40_4_6, i32 %mul_4_7

]]></Node>
<StgValue><ssdm name="add40_4_7"/></StgValue>
</operation>

<operation id="3139" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2258" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1235 %add_ln59_2105 = add i12 %add_ln59_2100, i12 8

]]></Node>
<StgValue><ssdm name="add_ln59_2105"/></StgValue>
</operation>

<operation id="3140" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2259" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1236 %zext_ln59_2946 = zext i12 %add_ln59_2105

]]></Node>
<StgValue><ssdm name="zext_ln59_2946"/></StgValue>
</operation>

<operation id="3141" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2260" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1237 %image_addr_2068 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2946

]]></Node>
<StgValue><ssdm name="image_addr_2068"/></StgValue>
</operation>

<operation id="3142" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2261" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1238 %add_ln59_2106 = add i12 %add_ln59_2100, i12 9

]]></Node>
<StgValue><ssdm name="add_ln59_2106"/></StgValue>
</operation>

<operation id="3143" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2262" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1239 %zext_ln59_2947 = zext i12 %add_ln59_2106

]]></Node>
<StgValue><ssdm name="zext_ln59_2947"/></StgValue>
</operation>

<operation id="3144" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2263" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1240 %image_addr_2069 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2947

]]></Node>
<StgValue><ssdm name="image_addr_2069"/></StgValue>
</operation>

<operation id="3145" st_id="35" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2551" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1528 %mul_4_25 = fmul i32 %conv2_weights_1_load_2060_read, i32 %image_load_2060

]]></Node>
<StgValue><ssdm name="mul_4_25"/></StgValue>
</operation>

<operation id="3146" st_id="35" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2554" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1531 %mul_4_3835_1 = fmul i32 %conv2_weights_1_load_2061_read, i32 %image_load_2061

]]></Node>
<StgValue><ssdm name="mul_4_3835_1"/></StgValue>
</operation>

<operation id="3147" st_id="35" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2557" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1534 %mul_4_3835_2 = fmul i32 %conv2_weights_1_load_2062_read, i32 %image_load_2062

]]></Node>
<StgValue><ssdm name="mul_4_3835_2"/></StgValue>
</operation>

<operation id="3148" st_id="35" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2560" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1537 %mul_4_3835_3 = fmul i32 %conv2_weights_1_load_2063_read, i32 %image_load_2063

]]></Node>
<StgValue><ssdm name="mul_4_3835_3"/></StgValue>
</operation>

<operation id="3149" st_id="35" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2563" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1540 %mul_4_3835_4 = fmul i32 %conv2_weights_1_load_2064_read, i32 %image_load_2064

]]></Node>
<StgValue><ssdm name="mul_4_3835_4"/></StgValue>
</operation>

<operation id="3150" st_id="35" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2566" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1543 %mul_4_3835_5 = fmul i32 %conv2_weights_1_load_2065_read, i32 %image_load_2065

]]></Node>
<StgValue><ssdm name="mul_4_3835_5"/></StgValue>
</operation>

<operation id="3151" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2568" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:1545 %image_load_2066 = load i12 %image_addr_2066

]]></Node>
<StgValue><ssdm name="image_load_2066"/></StgValue>
</operation>

<operation id="3152" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2571" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:1548 %image_load_2067 = load i12 %image_addr_2067

]]></Node>
<StgValue><ssdm name="image_load_2067"/></StgValue>
</operation>

<operation id="3153" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2574" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:1551 %image_load_2068 = load i12 %image_addr_2068

]]></Node>
<StgValue><ssdm name="image_load_2068"/></StgValue>
</operation>

<operation id="3154" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2577" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:1554 %image_load_2069 = load i12 %image_addr_2069

]]></Node>
<StgValue><ssdm name="image_load_2069"/></StgValue>
</operation>
</state>

<state id="36" st_id="37">

<operation id="3155" st_id="36" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1427" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:404 %add40_4_7 = fadd i32 %add40_4_6, i32 %mul_4_7

]]></Node>
<StgValue><ssdm name="add40_4_7"/></StgValue>
</operation>

<operation id="3156" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2264" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1241 %add_ln59_2107 = add i12 %add_ln59_2100, i12 10

]]></Node>
<StgValue><ssdm name="add_ln59_2107"/></StgValue>
</operation>

<operation id="3157" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2265" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1242 %zext_ln59_2948 = zext i12 %add_ln59_2107

]]></Node>
<StgValue><ssdm name="zext_ln59_2948"/></StgValue>
</operation>

<operation id="3158" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2266" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1243 %image_addr_2070 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2948

]]></Node>
<StgValue><ssdm name="image_addr_2070"/></StgValue>
</operation>

<operation id="3159" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2267" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1244 %add_ln59_2108 = add i12 %add_ln59_2100, i12 11

]]></Node>
<StgValue><ssdm name="add_ln59_2108"/></StgValue>
</operation>

<operation id="3160" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2268" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1245 %zext_ln59_2949 = zext i12 %add_ln59_2108

]]></Node>
<StgValue><ssdm name="zext_ln59_2949"/></StgValue>
</operation>

<operation id="3161" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2269" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1246 %image_addr_2071 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2949

]]></Node>
<StgValue><ssdm name="image_addr_2071"/></StgValue>
</operation>

<operation id="3162" st_id="36" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2557" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1534 %mul_4_3835_2 = fmul i32 %conv2_weights_1_load_2062_read, i32 %image_load_2062

]]></Node>
<StgValue><ssdm name="mul_4_3835_2"/></StgValue>
</operation>

<operation id="3163" st_id="36" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2560" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1537 %mul_4_3835_3 = fmul i32 %conv2_weights_1_load_2063_read, i32 %image_load_2063

]]></Node>
<StgValue><ssdm name="mul_4_3835_3"/></StgValue>
</operation>

<operation id="3164" st_id="36" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2563" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1540 %mul_4_3835_4 = fmul i32 %conv2_weights_1_load_2064_read, i32 %image_load_2064

]]></Node>
<StgValue><ssdm name="mul_4_3835_4"/></StgValue>
</operation>

<operation id="3165" st_id="36" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2566" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1543 %mul_4_3835_5 = fmul i32 %conv2_weights_1_load_2065_read, i32 %image_load_2065

]]></Node>
<StgValue><ssdm name="mul_4_3835_5"/></StgValue>
</operation>

<operation id="3166" st_id="36" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2569" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1546 %mul_4_3835_6 = fmul i32 %conv2_weights_1_load_2066_read, i32 %image_load_2066

]]></Node>
<StgValue><ssdm name="mul_4_3835_6"/></StgValue>
</operation>

<operation id="3167" st_id="36" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2572" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1549 %mul_4_3835_7 = fmul i32 %conv2_weights_1_load_2067_read, i32 %image_load_2067

]]></Node>
<StgValue><ssdm name="mul_4_3835_7"/></StgValue>
</operation>

<operation id="3168" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2574" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:1551 %image_load_2068 = load i12 %image_addr_2068

]]></Node>
<StgValue><ssdm name="image_load_2068"/></StgValue>
</operation>

<operation id="3169" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2577" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:1554 %image_load_2069 = load i12 %image_addr_2069

]]></Node>
<StgValue><ssdm name="image_load_2069"/></StgValue>
</operation>

<operation id="3170" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2580" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:1557 %image_load_2070 = load i12 %image_addr_2070

]]></Node>
<StgValue><ssdm name="image_load_2070"/></StgValue>
</operation>

<operation id="3171" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2583" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:1560 %image_load_2071 = load i12 %image_addr_2071

]]></Node>
<StgValue><ssdm name="image_load_2071"/></StgValue>
</operation>
</state>

<state id="37" st_id="38">

<operation id="3172" st_id="37" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1427" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:404 %add40_4_7 = fadd i32 %add40_4_6, i32 %mul_4_7

]]></Node>
<StgValue><ssdm name="add40_4_7"/></StgValue>
</operation>

<operation id="3173" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2270" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1247 %add_ln59_2109 = add i12 %add_ln59_2100, i12 12

]]></Node>
<StgValue><ssdm name="add_ln59_2109"/></StgValue>
</operation>

<operation id="3174" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2271" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1248 %zext_ln59_2950 = zext i12 %add_ln59_2109

]]></Node>
<StgValue><ssdm name="zext_ln59_2950"/></StgValue>
</operation>

<operation id="3175" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2272" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1249 %image_addr_2072 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2950

]]></Node>
<StgValue><ssdm name="image_addr_2072"/></StgValue>
</operation>

<operation id="3176" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2273" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1250 %add_ln59_2110 = add i12 %add_ln59_2100, i12 13

]]></Node>
<StgValue><ssdm name="add_ln59_2110"/></StgValue>
</operation>

<operation id="3177" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2274" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1251 %zext_ln59_2951 = zext i12 %add_ln59_2110

]]></Node>
<StgValue><ssdm name="zext_ln59_2951"/></StgValue>
</operation>

<operation id="3178" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2275" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1252 %image_addr_2073 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2951

]]></Node>
<StgValue><ssdm name="image_addr_2073"/></StgValue>
</operation>

<operation id="3179" st_id="37" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2563" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1540 %mul_4_3835_4 = fmul i32 %conv2_weights_1_load_2064_read, i32 %image_load_2064

]]></Node>
<StgValue><ssdm name="mul_4_3835_4"/></StgValue>
</operation>

<operation id="3180" st_id="37" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2566" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1543 %mul_4_3835_5 = fmul i32 %conv2_weights_1_load_2065_read, i32 %image_load_2065

]]></Node>
<StgValue><ssdm name="mul_4_3835_5"/></StgValue>
</operation>

<operation id="3181" st_id="37" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2569" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1546 %mul_4_3835_6 = fmul i32 %conv2_weights_1_load_2066_read, i32 %image_load_2066

]]></Node>
<StgValue><ssdm name="mul_4_3835_6"/></StgValue>
</operation>

<operation id="3182" st_id="37" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2572" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1549 %mul_4_3835_7 = fmul i32 %conv2_weights_1_load_2067_read, i32 %image_load_2067

]]></Node>
<StgValue><ssdm name="mul_4_3835_7"/></StgValue>
</operation>

<operation id="3183" st_id="37" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2575" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1552 %mul_4_3835_8 = fmul i32 %conv2_weights_1_load_2068_read, i32 %image_load_2068

]]></Node>
<StgValue><ssdm name="mul_4_3835_8"/></StgValue>
</operation>

<operation id="3184" st_id="37" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2578" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1555 %mul_4_3835_9 = fmul i32 %conv2_weights_1_load_2069_read, i32 %image_load_2069

]]></Node>
<StgValue><ssdm name="mul_4_3835_9"/></StgValue>
</operation>

<operation id="3185" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2580" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:1557 %image_load_2070 = load i12 %image_addr_2070

]]></Node>
<StgValue><ssdm name="image_load_2070"/></StgValue>
</operation>

<operation id="3186" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2583" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:1560 %image_load_2071 = load i12 %image_addr_2071

]]></Node>
<StgValue><ssdm name="image_load_2071"/></StgValue>
</operation>

<operation id="3187" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2586" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:1563 %image_load_2072 = load i12 %image_addr_2072

]]></Node>
<StgValue><ssdm name="image_load_2072"/></StgValue>
</operation>

<operation id="3188" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2589" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:1566 %image_load_2073 = load i12 %image_addr_2073

]]></Node>
<StgValue><ssdm name="image_load_2073"/></StgValue>
</operation>
</state>

<state id="38" st_id="39">

<operation id="3189" st_id="38" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1430" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:407 %add40_4_8 = fadd i32 %add40_4_7, i32 %mul_4_8

]]></Node>
<StgValue><ssdm name="add40_4_8"/></StgValue>
</operation>

<operation id="3190" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2276" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1253 %add_ln59_2111 = add i12 %add_ln59_2100, i12 14

]]></Node>
<StgValue><ssdm name="add_ln59_2111"/></StgValue>
</operation>

<operation id="3191" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2277" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1254 %zext_ln59_2952 = zext i12 %add_ln59_2111

]]></Node>
<StgValue><ssdm name="zext_ln59_2952"/></StgValue>
</operation>

<operation id="3192" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2278" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1255 %image_addr_2074 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2952

]]></Node>
<StgValue><ssdm name="image_addr_2074"/></StgValue>
</operation>

<operation id="3193" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2279" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1256 %add_ln59_2112 = add i12 %add_ln59_2100, i12 15

]]></Node>
<StgValue><ssdm name="add_ln59_2112"/></StgValue>
</operation>

<operation id="3194" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2280" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1257 %zext_ln59_2953 = zext i12 %add_ln59_2112

]]></Node>
<StgValue><ssdm name="zext_ln59_2953"/></StgValue>
</operation>

<operation id="3195" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2281" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1258 %image_addr_2075 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2953

]]></Node>
<StgValue><ssdm name="image_addr_2075"/></StgValue>
</operation>

<operation id="3196" st_id="38" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2569" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1546 %mul_4_3835_6 = fmul i32 %conv2_weights_1_load_2066_read, i32 %image_load_2066

]]></Node>
<StgValue><ssdm name="mul_4_3835_6"/></StgValue>
</operation>

<operation id="3197" st_id="38" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2572" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1549 %mul_4_3835_7 = fmul i32 %conv2_weights_1_load_2067_read, i32 %image_load_2067

]]></Node>
<StgValue><ssdm name="mul_4_3835_7"/></StgValue>
</operation>

<operation id="3198" st_id="38" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2575" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1552 %mul_4_3835_8 = fmul i32 %conv2_weights_1_load_2068_read, i32 %image_load_2068

]]></Node>
<StgValue><ssdm name="mul_4_3835_8"/></StgValue>
</operation>

<operation id="3199" st_id="38" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2578" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1555 %mul_4_3835_9 = fmul i32 %conv2_weights_1_load_2069_read, i32 %image_load_2069

]]></Node>
<StgValue><ssdm name="mul_4_3835_9"/></StgValue>
</operation>

<operation id="3200" st_id="38" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2581" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1558 %mul_4_3835_s = fmul i32 %conv2_weights_1_load_2070_read, i32 %image_load_2070

]]></Node>
<StgValue><ssdm name="mul_4_3835_s"/></StgValue>
</operation>

<operation id="3201" st_id="38" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2584" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1561 %mul_4_3835_10 = fmul i32 %conv2_weights_1_load_2071_read, i32 %image_load_2071

]]></Node>
<StgValue><ssdm name="mul_4_3835_10"/></StgValue>
</operation>

<operation id="3202" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2586" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:1563 %image_load_2072 = load i12 %image_addr_2072

]]></Node>
<StgValue><ssdm name="image_load_2072"/></StgValue>
</operation>

<operation id="3203" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2589" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:1566 %image_load_2073 = load i12 %image_addr_2073

]]></Node>
<StgValue><ssdm name="image_load_2073"/></StgValue>
</operation>

<operation id="3204" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2592" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:1569 %image_load_2074 = load i12 %image_addr_2074

]]></Node>
<StgValue><ssdm name="image_load_2074"/></StgValue>
</operation>

<operation id="3205" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2595" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:1572 %image_load_2075 = load i12 %image_addr_2075

]]></Node>
<StgValue><ssdm name="image_load_2075"/></StgValue>
</operation>
</state>

<state id="39" st_id="40">

<operation id="3206" st_id="39" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1430" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:407 %add40_4_8 = fadd i32 %add40_4_7, i32 %mul_4_8

]]></Node>
<StgValue><ssdm name="add40_4_8"/></StgValue>
</operation>

<operation id="3207" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2282" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1259 %add_ln59_2113 = add i12 %add_ln59_2100, i12 16

]]></Node>
<StgValue><ssdm name="add_ln59_2113"/></StgValue>
</operation>

<operation id="3208" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2283" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1260 %zext_ln59_2954 = zext i12 %add_ln59_2113

]]></Node>
<StgValue><ssdm name="zext_ln59_2954"/></StgValue>
</operation>

<operation id="3209" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2284" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1261 %image_addr_2076 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2954

]]></Node>
<StgValue><ssdm name="image_addr_2076"/></StgValue>
</operation>

<operation id="3210" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2285" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1262 %add_ln59_2114 = add i12 %add_ln59_2100, i12 17

]]></Node>
<StgValue><ssdm name="add_ln59_2114"/></StgValue>
</operation>

<operation id="3211" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2286" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1263 %zext_ln59_2955 = zext i12 %add_ln59_2114

]]></Node>
<StgValue><ssdm name="zext_ln59_2955"/></StgValue>
</operation>

<operation id="3212" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2287" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1264 %image_addr_2077 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2955

]]></Node>
<StgValue><ssdm name="image_addr_2077"/></StgValue>
</operation>

<operation id="3213" st_id="39" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2575" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1552 %mul_4_3835_8 = fmul i32 %conv2_weights_1_load_2068_read, i32 %image_load_2068

]]></Node>
<StgValue><ssdm name="mul_4_3835_8"/></StgValue>
</operation>

<operation id="3214" st_id="39" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2578" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1555 %mul_4_3835_9 = fmul i32 %conv2_weights_1_load_2069_read, i32 %image_load_2069

]]></Node>
<StgValue><ssdm name="mul_4_3835_9"/></StgValue>
</operation>

<operation id="3215" st_id="39" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2581" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1558 %mul_4_3835_s = fmul i32 %conv2_weights_1_load_2070_read, i32 %image_load_2070

]]></Node>
<StgValue><ssdm name="mul_4_3835_s"/></StgValue>
</operation>

<operation id="3216" st_id="39" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2584" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1561 %mul_4_3835_10 = fmul i32 %conv2_weights_1_load_2071_read, i32 %image_load_2071

]]></Node>
<StgValue><ssdm name="mul_4_3835_10"/></StgValue>
</operation>

<operation id="3217" st_id="39" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2587" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1564 %mul_4_3835_11 = fmul i32 %conv2_weights_1_load_2072_read, i32 %image_load_2072

]]></Node>
<StgValue><ssdm name="mul_4_3835_11"/></StgValue>
</operation>

<operation id="3218" st_id="39" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2590" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1567 %mul_4_3835_12 = fmul i32 %conv2_weights_1_load_2073_read, i32 %image_load_2073

]]></Node>
<StgValue><ssdm name="mul_4_3835_12"/></StgValue>
</operation>

<operation id="3219" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2592" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:1569 %image_load_2074 = load i12 %image_addr_2074

]]></Node>
<StgValue><ssdm name="image_load_2074"/></StgValue>
</operation>

<operation id="3220" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2595" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:1572 %image_load_2075 = load i12 %image_addr_2075

]]></Node>
<StgValue><ssdm name="image_load_2075"/></StgValue>
</operation>

<operation id="3221" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2598" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:1575 %image_load_2076 = load i12 %image_addr_2076

]]></Node>
<StgValue><ssdm name="image_load_2076"/></StgValue>
</operation>

<operation id="3222" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2601" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:1578 %image_load_2077 = load i12 %image_addr_2077

]]></Node>
<StgValue><ssdm name="image_load_2077"/></StgValue>
</operation>
</state>

<state id="40" st_id="41">

<operation id="3223" st_id="40" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1430" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:407 %add40_4_8 = fadd i32 %add40_4_7, i32 %mul_4_8

]]></Node>
<StgValue><ssdm name="add40_4_8"/></StgValue>
</operation>

<operation id="3224" st_id="40" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2288" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1265 %add_ln59_2115 = add i12 %add_ln59_2100, i12 18

]]></Node>
<StgValue><ssdm name="add_ln59_2115"/></StgValue>
</operation>

<operation id="3225" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2289" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1266 %zext_ln59_2956 = zext i12 %add_ln59_2115

]]></Node>
<StgValue><ssdm name="zext_ln59_2956"/></StgValue>
</operation>

<operation id="3226" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2290" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1267 %image_addr_2078 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2956

]]></Node>
<StgValue><ssdm name="image_addr_2078"/></StgValue>
</operation>

<operation id="3227" st_id="40" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2291" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1268 %add_ln59_2116 = add i12 %add_ln59_2100, i12 19

]]></Node>
<StgValue><ssdm name="add_ln59_2116"/></StgValue>
</operation>

<operation id="3228" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2292" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1269 %zext_ln59_2957 = zext i12 %add_ln59_2116

]]></Node>
<StgValue><ssdm name="zext_ln59_2957"/></StgValue>
</operation>

<operation id="3229" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2293" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1270 %image_addr_2079 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2957

]]></Node>
<StgValue><ssdm name="image_addr_2079"/></StgValue>
</operation>

<operation id="3230" st_id="40" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2581" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1558 %mul_4_3835_s = fmul i32 %conv2_weights_1_load_2070_read, i32 %image_load_2070

]]></Node>
<StgValue><ssdm name="mul_4_3835_s"/></StgValue>
</operation>

<operation id="3231" st_id="40" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2584" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1561 %mul_4_3835_10 = fmul i32 %conv2_weights_1_load_2071_read, i32 %image_load_2071

]]></Node>
<StgValue><ssdm name="mul_4_3835_10"/></StgValue>
</operation>

<operation id="3232" st_id="40" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2587" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1564 %mul_4_3835_11 = fmul i32 %conv2_weights_1_load_2072_read, i32 %image_load_2072

]]></Node>
<StgValue><ssdm name="mul_4_3835_11"/></StgValue>
</operation>

<operation id="3233" st_id="40" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2590" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1567 %mul_4_3835_12 = fmul i32 %conv2_weights_1_load_2073_read, i32 %image_load_2073

]]></Node>
<StgValue><ssdm name="mul_4_3835_12"/></StgValue>
</operation>

<operation id="3234" st_id="40" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2593" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1570 %mul_4_3835_13 = fmul i32 %conv2_weights_1_load_2074_read, i32 %image_load_2074

]]></Node>
<StgValue><ssdm name="mul_4_3835_13"/></StgValue>
</operation>

<operation id="3235" st_id="40" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2596" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1573 %mul_4_3835_14 = fmul i32 %conv2_weights_1_load_2075_read, i32 %image_load_2075

]]></Node>
<StgValue><ssdm name="mul_4_3835_14"/></StgValue>
</operation>

<operation id="3236" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2598" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:1575 %image_load_2076 = load i12 %image_addr_2076

]]></Node>
<StgValue><ssdm name="image_load_2076"/></StgValue>
</operation>

<operation id="3237" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2601" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:1578 %image_load_2077 = load i12 %image_addr_2077

]]></Node>
<StgValue><ssdm name="image_load_2077"/></StgValue>
</operation>

<operation id="3238" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2604" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:1581 %image_load_2078 = load i12 %image_addr_2078

]]></Node>
<StgValue><ssdm name="image_load_2078"/></StgValue>
</operation>

<operation id="3239" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2607" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:1584 %image_load_2079 = load i12 %image_addr_2079

]]></Node>
<StgValue><ssdm name="image_load_2079"/></StgValue>
</operation>
</state>

<state id="41" st_id="42">

<operation id="3240" st_id="41" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1430" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:407 %add40_4_8 = fadd i32 %add40_4_7, i32 %mul_4_8

]]></Node>
<StgValue><ssdm name="add40_4_8"/></StgValue>
</operation>

<operation id="3241" st_id="41" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2587" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1564 %mul_4_3835_11 = fmul i32 %conv2_weights_1_load_2072_read, i32 %image_load_2072

]]></Node>
<StgValue><ssdm name="mul_4_3835_11"/></StgValue>
</operation>

<operation id="3242" st_id="41" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2590" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1567 %mul_4_3835_12 = fmul i32 %conv2_weights_1_load_2073_read, i32 %image_load_2073

]]></Node>
<StgValue><ssdm name="mul_4_3835_12"/></StgValue>
</operation>

<operation id="3243" st_id="41" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2593" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1570 %mul_4_3835_13 = fmul i32 %conv2_weights_1_load_2074_read, i32 %image_load_2074

]]></Node>
<StgValue><ssdm name="mul_4_3835_13"/></StgValue>
</operation>

<operation id="3244" st_id="41" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2596" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1573 %mul_4_3835_14 = fmul i32 %conv2_weights_1_load_2075_read, i32 %image_load_2075

]]></Node>
<StgValue><ssdm name="mul_4_3835_14"/></StgValue>
</operation>

<operation id="3245" st_id="41" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2599" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1576 %mul_4_3835_15 = fmul i32 %conv2_weights_1_load_2076_read, i32 %image_load_2076

]]></Node>
<StgValue><ssdm name="mul_4_3835_15"/></StgValue>
</operation>

<operation id="3246" st_id="41" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2602" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1579 %mul_4_3835_16 = fmul i32 %conv2_weights_1_load_2077_read, i32 %image_load_2077

]]></Node>
<StgValue><ssdm name="mul_4_3835_16"/></StgValue>
</operation>

<operation id="3247" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2604" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:1581 %image_load_2078 = load i12 %image_addr_2078

]]></Node>
<StgValue><ssdm name="image_load_2078"/></StgValue>
</operation>

<operation id="3248" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2607" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:1584 %image_load_2079 = load i12 %image_addr_2079

]]></Node>
<StgValue><ssdm name="image_load_2079"/></StgValue>
</operation>

<operation id="3249" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2610" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc68.4:1587 %empty_82 = add i4 %select_ln51, i4 4

]]></Node>
<StgValue><ssdm name="empty_82"/></StgValue>
</operation>

<operation id="3250" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2611" bw="10" op_0_bw="4">
<![CDATA[
for.inc68.4:1588 %zext_ln59_3038 = zext i4 %empty_82

]]></Node>
<StgValue><ssdm name="zext_ln59_3038"/></StgValue>
</operation>

<operation id="3251" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2612" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc68.4:1589 %add_ln59_2189 = add i10 %sub_ln59_20_cast, i10 %zext_ln59_3038

]]></Node>
<StgValue><ssdm name="add_ln59_2189"/></StgValue>
</operation>

<operation id="3252" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2613" bw="8" op_0_bw="10">
<![CDATA[
for.inc68.4:1590 %trunc_ln59_140 = trunc i10 %add_ln59_2189

]]></Node>
<StgValue><ssdm name="trunc_ln59_140"/></StgValue>
</operation>

<operation id="3253" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2614" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
for.inc68.4:1591 %p_shl256 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln59_140, i4 0

]]></Node>
<StgValue><ssdm name="p_shl256"/></StgValue>
</operation>

<operation id="3254" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2615" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
for.inc68.4:1592 %p_shl257 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %add_ln59_2189, i2 0

]]></Node>
<StgValue><ssdm name="p_shl257"/></StgValue>
</operation>

<operation id="3255" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2616" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1593 %add_ln59_2190 = add i12 %p_shl256, i12 %p_shl257

]]></Node>
<StgValue><ssdm name="add_ln59_2190"/></StgValue>
</operation>

<operation id="3256" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2617" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1594 %zext_ln59_3039 = zext i12 %add_ln59_2190

]]></Node>
<StgValue><ssdm name="zext_ln59_3039"/></StgValue>
</operation>

<operation id="3257" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2618" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1595 %image_addr_2080 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_3039

]]></Node>
<StgValue><ssdm name="image_addr_2080"/></StgValue>
</operation>

<operation id="3258" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2619" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1596 %or_ln59_360 = or i12 %add_ln59_2190, i12 1

]]></Node>
<StgValue><ssdm name="or_ln59_360"/></StgValue>
</operation>

<operation id="3259" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2620" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1597 %zext_ln59_3040 = zext i12 %or_ln59_360

]]></Node>
<StgValue><ssdm name="zext_ln59_3040"/></StgValue>
</operation>

<operation id="3260" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2621" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1598 %image_addr_2081 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_3040

]]></Node>
<StgValue><ssdm name="image_addr_2081"/></StgValue>
</operation>

<operation id="3261" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2932" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:1909 %image_load_2080 = load i12 %image_addr_2080

]]></Node>
<StgValue><ssdm name="image_load_2080"/></StgValue>
</operation>

<operation id="3262" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2935" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:1912 %image_load_2081 = load i12 %image_addr_2081

]]></Node>
<StgValue><ssdm name="image_load_2081"/></StgValue>
</operation>
</state>

<state id="42" st_id="43">

<operation id="3263" st_id="42" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1433" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:410 %add40_4_9 = fadd i32 %add40_4_8, i32 %mul_4_9

]]></Node>
<StgValue><ssdm name="add40_4_9"/></StgValue>
</operation>

<operation id="3264" st_id="42" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2593" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1570 %mul_4_3835_13 = fmul i32 %conv2_weights_1_load_2074_read, i32 %image_load_2074

]]></Node>
<StgValue><ssdm name="mul_4_3835_13"/></StgValue>
</operation>

<operation id="3265" st_id="42" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2596" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1573 %mul_4_3835_14 = fmul i32 %conv2_weights_1_load_2075_read, i32 %image_load_2075

]]></Node>
<StgValue><ssdm name="mul_4_3835_14"/></StgValue>
</operation>

<operation id="3266" st_id="42" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2599" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1576 %mul_4_3835_15 = fmul i32 %conv2_weights_1_load_2076_read, i32 %image_load_2076

]]></Node>
<StgValue><ssdm name="mul_4_3835_15"/></StgValue>
</operation>

<operation id="3267" st_id="42" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2602" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1579 %mul_4_3835_16 = fmul i32 %conv2_weights_1_load_2077_read, i32 %image_load_2077

]]></Node>
<StgValue><ssdm name="mul_4_3835_16"/></StgValue>
</operation>

<operation id="3268" st_id="42" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2605" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1582 %mul_4_3835_17 = fmul i32 %conv2_weights_1_load_2078_read, i32 %image_load_2078

]]></Node>
<StgValue><ssdm name="mul_4_3835_17"/></StgValue>
</operation>

<operation id="3269" st_id="42" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2608" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1585 %mul_4_3835_18 = fmul i32 %conv2_weights_1_load_2079_read, i32 %image_load_2079

]]></Node>
<StgValue><ssdm name="mul_4_3835_18"/></StgValue>
</operation>

<operation id="3270" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2622" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1599 %or_ln59_361 = or i12 %add_ln59_2190, i12 2

]]></Node>
<StgValue><ssdm name="or_ln59_361"/></StgValue>
</operation>

<operation id="3271" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2623" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1600 %zext_ln59_3041 = zext i12 %or_ln59_361

]]></Node>
<StgValue><ssdm name="zext_ln59_3041"/></StgValue>
</operation>

<operation id="3272" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2624" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1601 %image_addr_2082 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_3041

]]></Node>
<StgValue><ssdm name="image_addr_2082"/></StgValue>
</operation>

<operation id="3273" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2625" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1602 %or_ln59_362 = or i12 %add_ln59_2190, i12 3

]]></Node>
<StgValue><ssdm name="or_ln59_362"/></StgValue>
</operation>

<operation id="3274" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2626" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1603 %zext_ln59_3042 = zext i12 %or_ln59_362

]]></Node>
<StgValue><ssdm name="zext_ln59_3042"/></StgValue>
</operation>

<operation id="3275" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2627" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1604 %image_addr_2083 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_3042

]]></Node>
<StgValue><ssdm name="image_addr_2083"/></StgValue>
</operation>

<operation id="3276" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2932" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:1909 %image_load_2080 = load i12 %image_addr_2080

]]></Node>
<StgValue><ssdm name="image_load_2080"/></StgValue>
</operation>

<operation id="3277" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2935" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:1912 %image_load_2081 = load i12 %image_addr_2081

]]></Node>
<StgValue><ssdm name="image_load_2081"/></StgValue>
</operation>

<operation id="3278" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2938" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:1915 %image_load_2082 = load i12 %image_addr_2082

]]></Node>
<StgValue><ssdm name="image_load_2082"/></StgValue>
</operation>

<operation id="3279" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2941" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:1918 %image_load_2083 = load i12 %image_addr_2083

]]></Node>
<StgValue><ssdm name="image_load_2083"/></StgValue>
</operation>
</state>

<state id="43" st_id="44">

<operation id="3280" st_id="43" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1433" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:410 %add40_4_9 = fadd i32 %add40_4_8, i32 %mul_4_9

]]></Node>
<StgValue><ssdm name="add40_4_9"/></StgValue>
</operation>

<operation id="3281" st_id="43" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2599" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1576 %mul_4_3835_15 = fmul i32 %conv2_weights_1_load_2076_read, i32 %image_load_2076

]]></Node>
<StgValue><ssdm name="mul_4_3835_15"/></StgValue>
</operation>

<operation id="3282" st_id="43" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2602" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1579 %mul_4_3835_16 = fmul i32 %conv2_weights_1_load_2077_read, i32 %image_load_2077

]]></Node>
<StgValue><ssdm name="mul_4_3835_16"/></StgValue>
</operation>

<operation id="3283" st_id="43" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2605" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1582 %mul_4_3835_17 = fmul i32 %conv2_weights_1_load_2078_read, i32 %image_load_2078

]]></Node>
<StgValue><ssdm name="mul_4_3835_17"/></StgValue>
</operation>

<operation id="3284" st_id="43" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2608" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1585 %mul_4_3835_18 = fmul i32 %conv2_weights_1_load_2079_read, i32 %image_load_2079

]]></Node>
<StgValue><ssdm name="mul_4_3835_18"/></StgValue>
</operation>

<operation id="3285" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2628" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1605 %add_ln59_2191 = add i12 %add_ln59_2190, i12 4

]]></Node>
<StgValue><ssdm name="add_ln59_2191"/></StgValue>
</operation>

<operation id="3286" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2629" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1606 %zext_ln59_3043 = zext i12 %add_ln59_2191

]]></Node>
<StgValue><ssdm name="zext_ln59_3043"/></StgValue>
</operation>

<operation id="3287" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2630" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1607 %image_addr_2084 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_3043

]]></Node>
<StgValue><ssdm name="image_addr_2084"/></StgValue>
</operation>

<operation id="3288" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2631" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1608 %add_ln59_2192 = add i12 %add_ln59_2190, i12 5

]]></Node>
<StgValue><ssdm name="add_ln59_2192"/></StgValue>
</operation>

<operation id="3289" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2632" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1609 %zext_ln59_3044 = zext i12 %add_ln59_2192

]]></Node>
<StgValue><ssdm name="zext_ln59_3044"/></StgValue>
</operation>

<operation id="3290" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2633" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1610 %image_addr_2085 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_3044

]]></Node>
<StgValue><ssdm name="image_addr_2085"/></StgValue>
</operation>

<operation id="3291" st_id="43" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2933" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1910 %mul_4_26 = fmul i32 %conv2_weights_1_load_2080_read, i32 %image_load_2080

]]></Node>
<StgValue><ssdm name="mul_4_26"/></StgValue>
</operation>

<operation id="3292" st_id="43" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2936" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1913 %mul_4_4842_1 = fmul i32 %conv2_weights_1_load_2081_read, i32 %image_load_2081

]]></Node>
<StgValue><ssdm name="mul_4_4842_1"/></StgValue>
</operation>

<operation id="3293" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2938" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:1915 %image_load_2082 = load i12 %image_addr_2082

]]></Node>
<StgValue><ssdm name="image_load_2082"/></StgValue>
</operation>

<operation id="3294" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2941" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:1918 %image_load_2083 = load i12 %image_addr_2083

]]></Node>
<StgValue><ssdm name="image_load_2083"/></StgValue>
</operation>

<operation id="3295" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2944" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:1921 %image_load_2084 = load i12 %image_addr_2084

]]></Node>
<StgValue><ssdm name="image_load_2084"/></StgValue>
</operation>

<operation id="3296" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2947" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:1924 %image_load_2085 = load i12 %image_addr_2085

]]></Node>
<StgValue><ssdm name="image_load_2085"/></StgValue>
</operation>
</state>

<state id="44" st_id="45">

<operation id="3297" st_id="44" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1433" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:410 %add40_4_9 = fadd i32 %add40_4_8, i32 %mul_4_9

]]></Node>
<StgValue><ssdm name="add40_4_9"/></StgValue>
</operation>

<operation id="3298" st_id="44" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2605" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1582 %mul_4_3835_17 = fmul i32 %conv2_weights_1_load_2078_read, i32 %image_load_2078

]]></Node>
<StgValue><ssdm name="mul_4_3835_17"/></StgValue>
</operation>

<operation id="3299" st_id="44" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2608" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1585 %mul_4_3835_18 = fmul i32 %conv2_weights_1_load_2079_read, i32 %image_load_2079

]]></Node>
<StgValue><ssdm name="mul_4_3835_18"/></StgValue>
</operation>

<operation id="3300" st_id="44" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2634" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1611 %add_ln59_2193 = add i12 %add_ln59_2190, i12 6

]]></Node>
<StgValue><ssdm name="add_ln59_2193"/></StgValue>
</operation>

<operation id="3301" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2635" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1612 %zext_ln59_3045 = zext i12 %add_ln59_2193

]]></Node>
<StgValue><ssdm name="zext_ln59_3045"/></StgValue>
</operation>

<operation id="3302" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2636" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1613 %image_addr_2086 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_3045

]]></Node>
<StgValue><ssdm name="image_addr_2086"/></StgValue>
</operation>

<operation id="3303" st_id="44" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2637" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1614 %add_ln59_2194 = add i12 %add_ln59_2190, i12 7

]]></Node>
<StgValue><ssdm name="add_ln59_2194"/></StgValue>
</operation>

<operation id="3304" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2638" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1615 %zext_ln59_3046 = zext i12 %add_ln59_2194

]]></Node>
<StgValue><ssdm name="zext_ln59_3046"/></StgValue>
</operation>

<operation id="3305" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2639" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1616 %image_addr_2087 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_3046

]]></Node>
<StgValue><ssdm name="image_addr_2087"/></StgValue>
</operation>

<operation id="3306" st_id="44" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2933" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1910 %mul_4_26 = fmul i32 %conv2_weights_1_load_2080_read, i32 %image_load_2080

]]></Node>
<StgValue><ssdm name="mul_4_26"/></StgValue>
</operation>

<operation id="3307" st_id="44" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2936" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1913 %mul_4_4842_1 = fmul i32 %conv2_weights_1_load_2081_read, i32 %image_load_2081

]]></Node>
<StgValue><ssdm name="mul_4_4842_1"/></StgValue>
</operation>

<operation id="3308" st_id="44" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2939" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1916 %mul_4_4842_2 = fmul i32 %conv2_weights_1_load_2082_read, i32 %image_load_2082

]]></Node>
<StgValue><ssdm name="mul_4_4842_2"/></StgValue>
</operation>

<operation id="3309" st_id="44" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2942" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1919 %mul_4_4842_3 = fmul i32 %conv2_weights_1_load_2083_read, i32 %image_load_2083

]]></Node>
<StgValue><ssdm name="mul_4_4842_3"/></StgValue>
</operation>

<operation id="3310" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2944" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:1921 %image_load_2084 = load i12 %image_addr_2084

]]></Node>
<StgValue><ssdm name="image_load_2084"/></StgValue>
</operation>

<operation id="3311" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2947" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:1924 %image_load_2085 = load i12 %image_addr_2085

]]></Node>
<StgValue><ssdm name="image_load_2085"/></StgValue>
</operation>

<operation id="3312" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2950" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:1927 %image_load_2086 = load i12 %image_addr_2086

]]></Node>
<StgValue><ssdm name="image_load_2086"/></StgValue>
</operation>

<operation id="3313" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2953" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:1930 %image_load_2087 = load i12 %image_addr_2087

]]></Node>
<StgValue><ssdm name="image_load_2087"/></StgValue>
</operation>
</state>

<state id="45" st_id="46">

<operation id="3314" st_id="45" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1433" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:410 %add40_4_9 = fadd i32 %add40_4_8, i32 %mul_4_9

]]></Node>
<StgValue><ssdm name="add40_4_9"/></StgValue>
</operation>

<operation id="3315" st_id="45" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2640" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1617 %add_ln59_2195 = add i12 %add_ln59_2190, i12 8

]]></Node>
<StgValue><ssdm name="add_ln59_2195"/></StgValue>
</operation>

<operation id="3316" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2641" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1618 %zext_ln59_3047 = zext i12 %add_ln59_2195

]]></Node>
<StgValue><ssdm name="zext_ln59_3047"/></StgValue>
</operation>

<operation id="3317" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2642" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1619 %image_addr_2088 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_3047

]]></Node>
<StgValue><ssdm name="image_addr_2088"/></StgValue>
</operation>

<operation id="3318" st_id="45" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2643" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1620 %add_ln59_2196 = add i12 %add_ln59_2190, i12 9

]]></Node>
<StgValue><ssdm name="add_ln59_2196"/></StgValue>
</operation>

<operation id="3319" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2644" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1621 %zext_ln59_3048 = zext i12 %add_ln59_2196

]]></Node>
<StgValue><ssdm name="zext_ln59_3048"/></StgValue>
</operation>

<operation id="3320" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2645" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1622 %image_addr_2089 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_3048

]]></Node>
<StgValue><ssdm name="image_addr_2089"/></StgValue>
</operation>

<operation id="3321" st_id="45" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2933" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1910 %mul_4_26 = fmul i32 %conv2_weights_1_load_2080_read, i32 %image_load_2080

]]></Node>
<StgValue><ssdm name="mul_4_26"/></StgValue>
</operation>

<operation id="3322" st_id="45" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2936" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1913 %mul_4_4842_1 = fmul i32 %conv2_weights_1_load_2081_read, i32 %image_load_2081

]]></Node>
<StgValue><ssdm name="mul_4_4842_1"/></StgValue>
</operation>

<operation id="3323" st_id="45" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2939" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1916 %mul_4_4842_2 = fmul i32 %conv2_weights_1_load_2082_read, i32 %image_load_2082

]]></Node>
<StgValue><ssdm name="mul_4_4842_2"/></StgValue>
</operation>

<operation id="3324" st_id="45" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2942" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1919 %mul_4_4842_3 = fmul i32 %conv2_weights_1_load_2083_read, i32 %image_load_2083

]]></Node>
<StgValue><ssdm name="mul_4_4842_3"/></StgValue>
</operation>

<operation id="3325" st_id="45" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2945" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1922 %mul_4_4842_4 = fmul i32 %conv2_weights_1_load_2084_read, i32 %image_load_2084

]]></Node>
<StgValue><ssdm name="mul_4_4842_4"/></StgValue>
</operation>

<operation id="3326" st_id="45" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2948" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1925 %mul_4_4842_5 = fmul i32 %conv2_weights_1_load_2085_read, i32 %image_load_2085

]]></Node>
<StgValue><ssdm name="mul_4_4842_5"/></StgValue>
</operation>

<operation id="3327" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2950" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:1927 %image_load_2086 = load i12 %image_addr_2086

]]></Node>
<StgValue><ssdm name="image_load_2086"/></StgValue>
</operation>

<operation id="3328" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2953" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:1930 %image_load_2087 = load i12 %image_addr_2087

]]></Node>
<StgValue><ssdm name="image_load_2087"/></StgValue>
</operation>

<operation id="3329" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2956" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:1933 %image_load_2088 = load i12 %image_addr_2088

]]></Node>
<StgValue><ssdm name="image_load_2088"/></StgValue>
</operation>

<operation id="3330" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2959" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:1936 %image_load_2089 = load i12 %image_addr_2089

]]></Node>
<StgValue><ssdm name="image_load_2089"/></StgValue>
</operation>
</state>

<state id="46" st_id="47">

<operation id="3331" st_id="46" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1436" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:413 %add40_4_10 = fadd i32 %add40_4_9, i32 %mul_4_10

]]></Node>
<StgValue><ssdm name="add40_4_10"/></StgValue>
</operation>

<operation id="3332" st_id="46" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2646" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1623 %add_ln59_2197 = add i12 %add_ln59_2190, i12 10

]]></Node>
<StgValue><ssdm name="add_ln59_2197"/></StgValue>
</operation>

<operation id="3333" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2647" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1624 %zext_ln59_3049 = zext i12 %add_ln59_2197

]]></Node>
<StgValue><ssdm name="zext_ln59_3049"/></StgValue>
</operation>

<operation id="3334" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2648" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1625 %image_addr_2090 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_3049

]]></Node>
<StgValue><ssdm name="image_addr_2090"/></StgValue>
</operation>

<operation id="3335" st_id="46" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2649" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1626 %add_ln59_2198 = add i12 %add_ln59_2190, i12 11

]]></Node>
<StgValue><ssdm name="add_ln59_2198"/></StgValue>
</operation>

<operation id="3336" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2650" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1627 %zext_ln59_3050 = zext i12 %add_ln59_2198

]]></Node>
<StgValue><ssdm name="zext_ln59_3050"/></StgValue>
</operation>

<operation id="3337" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2651" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1628 %image_addr_2091 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_3050

]]></Node>
<StgValue><ssdm name="image_addr_2091"/></StgValue>
</operation>

<operation id="3338" st_id="46" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2939" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1916 %mul_4_4842_2 = fmul i32 %conv2_weights_1_load_2082_read, i32 %image_load_2082

]]></Node>
<StgValue><ssdm name="mul_4_4842_2"/></StgValue>
</operation>

<operation id="3339" st_id="46" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2942" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1919 %mul_4_4842_3 = fmul i32 %conv2_weights_1_load_2083_read, i32 %image_load_2083

]]></Node>
<StgValue><ssdm name="mul_4_4842_3"/></StgValue>
</operation>

<operation id="3340" st_id="46" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2945" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1922 %mul_4_4842_4 = fmul i32 %conv2_weights_1_load_2084_read, i32 %image_load_2084

]]></Node>
<StgValue><ssdm name="mul_4_4842_4"/></StgValue>
</operation>

<operation id="3341" st_id="46" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2948" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1925 %mul_4_4842_5 = fmul i32 %conv2_weights_1_load_2085_read, i32 %image_load_2085

]]></Node>
<StgValue><ssdm name="mul_4_4842_5"/></StgValue>
</operation>

<operation id="3342" st_id="46" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2951" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1928 %mul_4_4842_6 = fmul i32 %conv2_weights_1_load_2086_read, i32 %image_load_2086

]]></Node>
<StgValue><ssdm name="mul_4_4842_6"/></StgValue>
</operation>

<operation id="3343" st_id="46" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2954" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1931 %mul_4_4842_7 = fmul i32 %conv2_weights_1_load_2087_read, i32 %image_load_2087

]]></Node>
<StgValue><ssdm name="mul_4_4842_7"/></StgValue>
</operation>

<operation id="3344" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2956" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:1933 %image_load_2088 = load i12 %image_addr_2088

]]></Node>
<StgValue><ssdm name="image_load_2088"/></StgValue>
</operation>

<operation id="3345" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2959" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:1936 %image_load_2089 = load i12 %image_addr_2089

]]></Node>
<StgValue><ssdm name="image_load_2089"/></StgValue>
</operation>

<operation id="3346" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2962" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:1939 %image_load_2090 = load i12 %image_addr_2090

]]></Node>
<StgValue><ssdm name="image_load_2090"/></StgValue>
</operation>

<operation id="3347" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2965" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:1942 %image_load_2091 = load i12 %image_addr_2091

]]></Node>
<StgValue><ssdm name="image_load_2091"/></StgValue>
</operation>
</state>

<state id="47" st_id="48">

<operation id="3348" st_id="47" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1436" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:413 %add40_4_10 = fadd i32 %add40_4_9, i32 %mul_4_10

]]></Node>
<StgValue><ssdm name="add40_4_10"/></StgValue>
</operation>

<operation id="3349" st_id="47" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2652" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1629 %add_ln59_2199 = add i12 %add_ln59_2190, i12 12

]]></Node>
<StgValue><ssdm name="add_ln59_2199"/></StgValue>
</operation>

<operation id="3350" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2653" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1630 %zext_ln59_3051 = zext i12 %add_ln59_2199

]]></Node>
<StgValue><ssdm name="zext_ln59_3051"/></StgValue>
</operation>

<operation id="3351" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2654" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1631 %image_addr_2092 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_3051

]]></Node>
<StgValue><ssdm name="image_addr_2092"/></StgValue>
</operation>

<operation id="3352" st_id="47" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2655" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1632 %add_ln59_2200 = add i12 %add_ln59_2190, i12 13

]]></Node>
<StgValue><ssdm name="add_ln59_2200"/></StgValue>
</operation>

<operation id="3353" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2656" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1633 %zext_ln59_3052 = zext i12 %add_ln59_2200

]]></Node>
<StgValue><ssdm name="zext_ln59_3052"/></StgValue>
</operation>

<operation id="3354" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2657" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1634 %image_addr_2093 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_3052

]]></Node>
<StgValue><ssdm name="image_addr_2093"/></StgValue>
</operation>

<operation id="3355" st_id="47" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2945" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1922 %mul_4_4842_4 = fmul i32 %conv2_weights_1_load_2084_read, i32 %image_load_2084

]]></Node>
<StgValue><ssdm name="mul_4_4842_4"/></StgValue>
</operation>

<operation id="3356" st_id="47" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2948" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1925 %mul_4_4842_5 = fmul i32 %conv2_weights_1_load_2085_read, i32 %image_load_2085

]]></Node>
<StgValue><ssdm name="mul_4_4842_5"/></StgValue>
</operation>

<operation id="3357" st_id="47" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2951" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1928 %mul_4_4842_6 = fmul i32 %conv2_weights_1_load_2086_read, i32 %image_load_2086

]]></Node>
<StgValue><ssdm name="mul_4_4842_6"/></StgValue>
</operation>

<operation id="3358" st_id="47" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2954" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1931 %mul_4_4842_7 = fmul i32 %conv2_weights_1_load_2087_read, i32 %image_load_2087

]]></Node>
<StgValue><ssdm name="mul_4_4842_7"/></StgValue>
</operation>

<operation id="3359" st_id="47" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2957" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1934 %mul_4_4842_8 = fmul i32 %conv2_weights_1_load_2088_read, i32 %image_load_2088

]]></Node>
<StgValue><ssdm name="mul_4_4842_8"/></StgValue>
</operation>

<operation id="3360" st_id="47" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2960" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1937 %mul_4_4842_9 = fmul i32 %conv2_weights_1_load_2089_read, i32 %image_load_2089

]]></Node>
<StgValue><ssdm name="mul_4_4842_9"/></StgValue>
</operation>

<operation id="3361" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2962" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:1939 %image_load_2090 = load i12 %image_addr_2090

]]></Node>
<StgValue><ssdm name="image_load_2090"/></StgValue>
</operation>

<operation id="3362" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2965" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:1942 %image_load_2091 = load i12 %image_addr_2091

]]></Node>
<StgValue><ssdm name="image_load_2091"/></StgValue>
</operation>

<operation id="3363" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2968" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:1945 %image_load_2092 = load i12 %image_addr_2092

]]></Node>
<StgValue><ssdm name="image_load_2092"/></StgValue>
</operation>

<operation id="3364" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2971" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:1948 %image_load_2093 = load i12 %image_addr_2093

]]></Node>
<StgValue><ssdm name="image_load_2093"/></StgValue>
</operation>
</state>

<state id="48" st_id="49">

<operation id="3365" st_id="48" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1436" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:413 %add40_4_10 = fadd i32 %add40_4_9, i32 %mul_4_10

]]></Node>
<StgValue><ssdm name="add40_4_10"/></StgValue>
</operation>

<operation id="3366" st_id="48" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2658" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1635 %add_ln59_2201 = add i12 %add_ln59_2190, i12 14

]]></Node>
<StgValue><ssdm name="add_ln59_2201"/></StgValue>
</operation>

<operation id="3367" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2659" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1636 %zext_ln59_3053 = zext i12 %add_ln59_2201

]]></Node>
<StgValue><ssdm name="zext_ln59_3053"/></StgValue>
</operation>

<operation id="3368" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2660" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1637 %image_addr_2094 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_3053

]]></Node>
<StgValue><ssdm name="image_addr_2094"/></StgValue>
</operation>

<operation id="3369" st_id="48" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2661" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1638 %add_ln59_2202 = add i12 %add_ln59_2190, i12 15

]]></Node>
<StgValue><ssdm name="add_ln59_2202"/></StgValue>
</operation>

<operation id="3370" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2662" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1639 %zext_ln59_3054 = zext i12 %add_ln59_2202

]]></Node>
<StgValue><ssdm name="zext_ln59_3054"/></StgValue>
</operation>

<operation id="3371" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2663" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1640 %image_addr_2095 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_3054

]]></Node>
<StgValue><ssdm name="image_addr_2095"/></StgValue>
</operation>

<operation id="3372" st_id="48" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2951" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1928 %mul_4_4842_6 = fmul i32 %conv2_weights_1_load_2086_read, i32 %image_load_2086

]]></Node>
<StgValue><ssdm name="mul_4_4842_6"/></StgValue>
</operation>

<operation id="3373" st_id="48" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2954" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1931 %mul_4_4842_7 = fmul i32 %conv2_weights_1_load_2087_read, i32 %image_load_2087

]]></Node>
<StgValue><ssdm name="mul_4_4842_7"/></StgValue>
</operation>

<operation id="3374" st_id="48" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2957" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1934 %mul_4_4842_8 = fmul i32 %conv2_weights_1_load_2088_read, i32 %image_load_2088

]]></Node>
<StgValue><ssdm name="mul_4_4842_8"/></StgValue>
</operation>

<operation id="3375" st_id="48" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2960" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1937 %mul_4_4842_9 = fmul i32 %conv2_weights_1_load_2089_read, i32 %image_load_2089

]]></Node>
<StgValue><ssdm name="mul_4_4842_9"/></StgValue>
</operation>

<operation id="3376" st_id="48" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2963" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1940 %mul_4_4842_s = fmul i32 %conv2_weights_1_load_2090_read, i32 %image_load_2090

]]></Node>
<StgValue><ssdm name="mul_4_4842_s"/></StgValue>
</operation>

<operation id="3377" st_id="48" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2966" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1943 %mul_4_4842_10 = fmul i32 %conv2_weights_1_load_2091_read, i32 %image_load_2091

]]></Node>
<StgValue><ssdm name="mul_4_4842_10"/></StgValue>
</operation>

<operation id="3378" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2968" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:1945 %image_load_2092 = load i12 %image_addr_2092

]]></Node>
<StgValue><ssdm name="image_load_2092"/></StgValue>
</operation>

<operation id="3379" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2971" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:1948 %image_load_2093 = load i12 %image_addr_2093

]]></Node>
<StgValue><ssdm name="image_load_2093"/></StgValue>
</operation>

<operation id="3380" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2974" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:1951 %image_load_2094 = load i12 %image_addr_2094

]]></Node>
<StgValue><ssdm name="image_load_2094"/></StgValue>
</operation>

<operation id="3381" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2977" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:1954 %image_load_2095 = load i12 %image_addr_2095

]]></Node>
<StgValue><ssdm name="image_load_2095"/></StgValue>
</operation>
</state>

<state id="49" st_id="50">

<operation id="3382" st_id="49" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1436" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:413 %add40_4_10 = fadd i32 %add40_4_9, i32 %mul_4_10

]]></Node>
<StgValue><ssdm name="add40_4_10"/></StgValue>
</operation>

<operation id="3383" st_id="49" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2664" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1641 %add_ln59_2203 = add i12 %add_ln59_2190, i12 16

]]></Node>
<StgValue><ssdm name="add_ln59_2203"/></StgValue>
</operation>

<operation id="3384" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2665" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1642 %zext_ln59_3055 = zext i12 %add_ln59_2203

]]></Node>
<StgValue><ssdm name="zext_ln59_3055"/></StgValue>
</operation>

<operation id="3385" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2666" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1643 %image_addr_2096 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_3055

]]></Node>
<StgValue><ssdm name="image_addr_2096"/></StgValue>
</operation>

<operation id="3386" st_id="49" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2667" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1644 %add_ln59_2204 = add i12 %add_ln59_2190, i12 17

]]></Node>
<StgValue><ssdm name="add_ln59_2204"/></StgValue>
</operation>

<operation id="3387" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2668" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1645 %zext_ln59_3056 = zext i12 %add_ln59_2204

]]></Node>
<StgValue><ssdm name="zext_ln59_3056"/></StgValue>
</operation>

<operation id="3388" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2669" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1646 %image_addr_2097 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_3056

]]></Node>
<StgValue><ssdm name="image_addr_2097"/></StgValue>
</operation>

<operation id="3389" st_id="49" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2957" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1934 %mul_4_4842_8 = fmul i32 %conv2_weights_1_load_2088_read, i32 %image_load_2088

]]></Node>
<StgValue><ssdm name="mul_4_4842_8"/></StgValue>
</operation>

<operation id="3390" st_id="49" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2960" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1937 %mul_4_4842_9 = fmul i32 %conv2_weights_1_load_2089_read, i32 %image_load_2089

]]></Node>
<StgValue><ssdm name="mul_4_4842_9"/></StgValue>
</operation>

<operation id="3391" st_id="49" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2963" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1940 %mul_4_4842_s = fmul i32 %conv2_weights_1_load_2090_read, i32 %image_load_2090

]]></Node>
<StgValue><ssdm name="mul_4_4842_s"/></StgValue>
</operation>

<operation id="3392" st_id="49" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2966" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1943 %mul_4_4842_10 = fmul i32 %conv2_weights_1_load_2091_read, i32 %image_load_2091

]]></Node>
<StgValue><ssdm name="mul_4_4842_10"/></StgValue>
</operation>

<operation id="3393" st_id="49" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2969" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1946 %mul_4_4842_11 = fmul i32 %conv2_weights_1_load_2092_read, i32 %image_load_2092

]]></Node>
<StgValue><ssdm name="mul_4_4842_11"/></StgValue>
</operation>

<operation id="3394" st_id="49" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2972" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1949 %mul_4_4842_12 = fmul i32 %conv2_weights_1_load_2093_read, i32 %image_load_2093

]]></Node>
<StgValue><ssdm name="mul_4_4842_12"/></StgValue>
</operation>

<operation id="3395" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2974" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:1951 %image_load_2094 = load i12 %image_addr_2094

]]></Node>
<StgValue><ssdm name="image_load_2094"/></StgValue>
</operation>

<operation id="3396" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2977" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:1954 %image_load_2095 = load i12 %image_addr_2095

]]></Node>
<StgValue><ssdm name="image_load_2095"/></StgValue>
</operation>

<operation id="3397" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2980" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:1957 %image_load_2096 = load i12 %image_addr_2096

]]></Node>
<StgValue><ssdm name="image_load_2096"/></StgValue>
</operation>

<operation id="3398" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2983" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:1960 %image_load_2097 = load i12 %image_addr_2097

]]></Node>
<StgValue><ssdm name="image_load_2097"/></StgValue>
</operation>
</state>

<state id="50" st_id="51">

<operation id="3399" st_id="50" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1439" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:416 %add40_4_11 = fadd i32 %add40_4_10, i32 %mul_4_11

]]></Node>
<StgValue><ssdm name="add40_4_11"/></StgValue>
</operation>

<operation id="3400" st_id="50" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2670" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1647 %add_ln59_2205 = add i12 %add_ln59_2190, i12 18

]]></Node>
<StgValue><ssdm name="add_ln59_2205"/></StgValue>
</operation>

<operation id="3401" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2671" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1648 %zext_ln59_3057 = zext i12 %add_ln59_2205

]]></Node>
<StgValue><ssdm name="zext_ln59_3057"/></StgValue>
</operation>

<operation id="3402" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2672" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1649 %image_addr_2098 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_3057

]]></Node>
<StgValue><ssdm name="image_addr_2098"/></StgValue>
</operation>

<operation id="3403" st_id="50" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2673" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1650 %add_ln59_2206 = add i12 %add_ln59_2190, i12 19

]]></Node>
<StgValue><ssdm name="add_ln59_2206"/></StgValue>
</operation>

<operation id="3404" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2674" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1651 %zext_ln59_3058 = zext i12 %add_ln59_2206

]]></Node>
<StgValue><ssdm name="zext_ln59_3058"/></StgValue>
</operation>

<operation id="3405" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2675" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1652 %image_addr_2099 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_3058

]]></Node>
<StgValue><ssdm name="image_addr_2099"/></StgValue>
</operation>

<operation id="3406" st_id="50" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2963" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1940 %mul_4_4842_s = fmul i32 %conv2_weights_1_load_2090_read, i32 %image_load_2090

]]></Node>
<StgValue><ssdm name="mul_4_4842_s"/></StgValue>
</operation>

<operation id="3407" st_id="50" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2966" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1943 %mul_4_4842_10 = fmul i32 %conv2_weights_1_load_2091_read, i32 %image_load_2091

]]></Node>
<StgValue><ssdm name="mul_4_4842_10"/></StgValue>
</operation>

<operation id="3408" st_id="50" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2969" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1946 %mul_4_4842_11 = fmul i32 %conv2_weights_1_load_2092_read, i32 %image_load_2092

]]></Node>
<StgValue><ssdm name="mul_4_4842_11"/></StgValue>
</operation>

<operation id="3409" st_id="50" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2972" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1949 %mul_4_4842_12 = fmul i32 %conv2_weights_1_load_2093_read, i32 %image_load_2093

]]></Node>
<StgValue><ssdm name="mul_4_4842_12"/></StgValue>
</operation>

<operation id="3410" st_id="50" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2975" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1952 %mul_4_4842_13 = fmul i32 %conv2_weights_1_load_2094_read, i32 %image_load_2094

]]></Node>
<StgValue><ssdm name="mul_4_4842_13"/></StgValue>
</operation>

<operation id="3411" st_id="50" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2978" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1955 %mul_4_4842_14 = fmul i32 %conv2_weights_1_load_2095_read, i32 %image_load_2095

]]></Node>
<StgValue><ssdm name="mul_4_4842_14"/></StgValue>
</operation>

<operation id="3412" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2980" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:1957 %image_load_2096 = load i12 %image_addr_2096

]]></Node>
<StgValue><ssdm name="image_load_2096"/></StgValue>
</operation>

<operation id="3413" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2983" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:1960 %image_load_2097 = load i12 %image_addr_2097

]]></Node>
<StgValue><ssdm name="image_load_2097"/></StgValue>
</operation>

<operation id="3414" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2986" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:1963 %image_load_2098 = load i12 %image_addr_2098

]]></Node>
<StgValue><ssdm name="image_load_2098"/></StgValue>
</operation>

<operation id="3415" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2989" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:1966 %image_load_2099 = load i12 %image_addr_2099

]]></Node>
<StgValue><ssdm name="image_load_2099"/></StgValue>
</operation>
</state>

<state id="51" st_id="52">

<operation id="3416" st_id="51" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
<literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1041" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc68.4:18 %indvars_iv_next1593_mid1 = add i4 %ro_load, i4 2

]]></Node>
<StgValue><ssdm name="indvars_iv_next1593_mid1"/></StgValue>
</operation>

<operation id="3417" st_id="51" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1042" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc68.4:19 %select_ln51_27 = select i1 %icmp_ln52, i4 %indvars_iv_next1593_mid1, i4 %indvars_iv_next159360776

]]></Node>
<StgValue><ssdm name="select_ln51_27"/></StgValue>
</operation>

<operation id="3418" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1043" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc68.4:20 %tmp_934 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %select_ln51_27, i4 0

]]></Node>
<StgValue><ssdm name="tmp_934"/></StgValue>
</operation>

<operation id="3419" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1044" bw="9" op_0_bw="8">
<![CDATA[
for.inc68.4:21 %zext_ln59_2625 = zext i8 %tmp_934

]]></Node>
<StgValue><ssdm name="zext_ln59_2625"/></StgValue>
</operation>

<operation id="3420" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1045" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
for.inc68.4:22 %tmp_935 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %select_ln51_27, i1 0

]]></Node>
<StgValue><ssdm name="tmp_935"/></StgValue>
</operation>

<operation id="3421" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1046" bw="9" op_0_bw="5">
<![CDATA[
for.inc68.4:23 %zext_ln59_2626 = zext i5 %tmp_935

]]></Node>
<StgValue><ssdm name="zext_ln59_2626"/></StgValue>
</operation>

<operation id="3422" st_id="51" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1047" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc68.4:24 %sub_ln59 = sub i9 %zext_ln59_2625, i9 %zext_ln59_2626

]]></Node>
<StgValue><ssdm name="sub_ln59"/></StgValue>
</operation>

<operation id="3423" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1048" bw="10" op_0_bw="9">
<![CDATA[
for.inc68.4:25 %sext_ln51 = sext i9 %sub_ln59

]]></Node>
<StgValue><ssdm name="sext_ln51"/></StgValue>
</operation>

<operation id="3424" st_id="51" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1139" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc68.4:116 %add_ln59_1847 = add i10 %sext_ln51, i10 %zext_ln59_2634

]]></Node>
<StgValue><ssdm name="add_ln59_1847"/></StgValue>
</operation>

<operation id="3425" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1140" bw="8" op_0_bw="10">
<![CDATA[
for.inc68.4:117 %trunc_ln59_121 = trunc i10 %add_ln59_1847

]]></Node>
<StgValue><ssdm name="trunc_ln59_121"/></StgValue>
</operation>

<operation id="3426" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1141" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
for.inc68.4:118 %p_shl238 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln59_121, i4 0

]]></Node>
<StgValue><ssdm name="p_shl238"/></StgValue>
</operation>

<operation id="3427" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1142" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
for.inc68.4:119 %p_shl239 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %add_ln59_1847, i2 0

]]></Node>
<StgValue><ssdm name="p_shl239"/></StgValue>
</operation>

<operation id="3428" st_id="51" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1143" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:120 %add_ln59_1848 = add i12 %p_shl238, i12 %p_shl239

]]></Node>
<StgValue><ssdm name="add_ln59_1848"/></StgValue>
</operation>

<operation id="3429" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1144" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:121 %zext_ln59_2655 = zext i12 %add_ln59_1848

]]></Node>
<StgValue><ssdm name="zext_ln59_2655"/></StgValue>
</operation>

<operation id="3430" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1145" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:122 %image_addr_2100 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2655

]]></Node>
<StgValue><ssdm name="image_addr_2100"/></StgValue>
</operation>

<operation id="3431" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1146" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:123 %or_ln59_303 = or i12 %add_ln59_1848, i12 1

]]></Node>
<StgValue><ssdm name="or_ln59_303"/></StgValue>
</operation>

<operation id="3432" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1147" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:124 %zext_ln59_2656 = zext i12 %or_ln59_303

]]></Node>
<StgValue><ssdm name="zext_ln59_2656"/></StgValue>
</operation>

<operation id="3433" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1148" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:125 %image_addr_2101 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2656

]]></Node>
<StgValue><ssdm name="image_addr_2101"/></StgValue>
</operation>

<operation id="3434" st_id="51" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1439" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:416 %add40_4_11 = fadd i32 %add40_4_10, i32 %mul_4_11

]]></Node>
<StgValue><ssdm name="add40_4_11"/></StgValue>
</operation>

<operation id="3435" st_id="51" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2969" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1946 %mul_4_4842_11 = fmul i32 %conv2_weights_1_load_2092_read, i32 %image_load_2092

]]></Node>
<StgValue><ssdm name="mul_4_4842_11"/></StgValue>
</operation>

<operation id="3436" st_id="51" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2972" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1949 %mul_4_4842_12 = fmul i32 %conv2_weights_1_load_2093_read, i32 %image_load_2093

]]></Node>
<StgValue><ssdm name="mul_4_4842_12"/></StgValue>
</operation>

<operation id="3437" st_id="51" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2975" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1952 %mul_4_4842_13 = fmul i32 %conv2_weights_1_load_2094_read, i32 %image_load_2094

]]></Node>
<StgValue><ssdm name="mul_4_4842_13"/></StgValue>
</operation>

<operation id="3438" st_id="51" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2978" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1955 %mul_4_4842_14 = fmul i32 %conv2_weights_1_load_2095_read, i32 %image_load_2095

]]></Node>
<StgValue><ssdm name="mul_4_4842_14"/></StgValue>
</operation>

<operation id="3439" st_id="51" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2981" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1958 %mul_4_4842_15 = fmul i32 %conv2_weights_1_load_2096_read, i32 %image_load_2096

]]></Node>
<StgValue><ssdm name="mul_4_4842_15"/></StgValue>
</operation>

<operation id="3440" st_id="51" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2984" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1961 %mul_4_4842_16 = fmul i32 %conv2_weights_1_load_2097_read, i32 %image_load_2097

]]></Node>
<StgValue><ssdm name="mul_4_4842_16"/></StgValue>
</operation>

<operation id="3441" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2986" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:1963 %image_load_2098 = load i12 %image_addr_2098

]]></Node>
<StgValue><ssdm name="image_load_2098"/></StgValue>
</operation>

<operation id="3442" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2989" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:1966 %image_load_2099 = load i12 %image_addr_2099

]]></Node>
<StgValue><ssdm name="image_load_2099"/></StgValue>
</operation>

<operation id="3443" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2992" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:1969 %image_load_2100 = load i12 %image_addr_2100

]]></Node>
<StgValue><ssdm name="image_load_2100"/></StgValue>
</operation>

<operation id="3444" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2995" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:1972 %image_load_2101 = load i12 %image_addr_2101

]]></Node>
<StgValue><ssdm name="image_load_2101"/></StgValue>
</operation>
</state>

<state id="52" st_id="53">

<operation id="3445" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1149" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:126 %or_ln59_304 = or i12 %add_ln59_1848, i12 2

]]></Node>
<StgValue><ssdm name="or_ln59_304"/></StgValue>
</operation>

<operation id="3446" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1150" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:127 %zext_ln59_2657 = zext i12 %or_ln59_304

]]></Node>
<StgValue><ssdm name="zext_ln59_2657"/></StgValue>
</operation>

<operation id="3447" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1151" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:128 %image_addr_2102 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2657

]]></Node>
<StgValue><ssdm name="image_addr_2102"/></StgValue>
</operation>

<operation id="3448" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1152" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:129 %or_ln59_305 = or i12 %add_ln59_1848, i12 3

]]></Node>
<StgValue><ssdm name="or_ln59_305"/></StgValue>
</operation>

<operation id="3449" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1153" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:130 %zext_ln59_2658 = zext i12 %or_ln59_305

]]></Node>
<StgValue><ssdm name="zext_ln59_2658"/></StgValue>
</operation>

<operation id="3450" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1154" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:131 %image_addr_2103 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2658

]]></Node>
<StgValue><ssdm name="image_addr_2103"/></StgValue>
</operation>

<operation id="3451" st_id="52" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1439" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:416 %add40_4_11 = fadd i32 %add40_4_10, i32 %mul_4_11

]]></Node>
<StgValue><ssdm name="add40_4_11"/></StgValue>
</operation>

<operation id="3452" st_id="52" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2975" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1952 %mul_4_4842_13 = fmul i32 %conv2_weights_1_load_2094_read, i32 %image_load_2094

]]></Node>
<StgValue><ssdm name="mul_4_4842_13"/></StgValue>
</operation>

<operation id="3453" st_id="52" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2978" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1955 %mul_4_4842_14 = fmul i32 %conv2_weights_1_load_2095_read, i32 %image_load_2095

]]></Node>
<StgValue><ssdm name="mul_4_4842_14"/></StgValue>
</operation>

<operation id="3454" st_id="52" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2981" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1958 %mul_4_4842_15 = fmul i32 %conv2_weights_1_load_2096_read, i32 %image_load_2096

]]></Node>
<StgValue><ssdm name="mul_4_4842_15"/></StgValue>
</operation>

<operation id="3455" st_id="52" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2984" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1961 %mul_4_4842_16 = fmul i32 %conv2_weights_1_load_2097_read, i32 %image_load_2097

]]></Node>
<StgValue><ssdm name="mul_4_4842_16"/></StgValue>
</operation>

<operation id="3456" st_id="52" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2987" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1964 %mul_4_4842_17 = fmul i32 %conv2_weights_1_load_2098_read, i32 %image_load_2098

]]></Node>
<StgValue><ssdm name="mul_4_4842_17"/></StgValue>
</operation>

<operation id="3457" st_id="52" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2990" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1967 %mul_4_4842_18 = fmul i32 %conv2_weights_1_load_2099_read, i32 %image_load_2099

]]></Node>
<StgValue><ssdm name="mul_4_4842_18"/></StgValue>
</operation>

<operation id="3458" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2992" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:1969 %image_load_2100 = load i12 %image_addr_2100

]]></Node>
<StgValue><ssdm name="image_load_2100"/></StgValue>
</operation>

<operation id="3459" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2995" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:1972 %image_load_2101 = load i12 %image_addr_2101

]]></Node>
<StgValue><ssdm name="image_load_2101"/></StgValue>
</operation>

<operation id="3460" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2998" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:1975 %image_load_2102 = load i12 %image_addr_2102

]]></Node>
<StgValue><ssdm name="image_load_2102"/></StgValue>
</operation>

<operation id="3461" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3001" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:1978 %image_load_2103 = load i12 %image_addr_2103

]]></Node>
<StgValue><ssdm name="image_load_2103"/></StgValue>
</operation>
</state>

<state id="53" st_id="54">

<operation id="3462" st_id="53" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1155" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:132 %add_ln59_1849 = add i12 %add_ln59_1848, i12 4

]]></Node>
<StgValue><ssdm name="add_ln59_1849"/></StgValue>
</operation>

<operation id="3463" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1156" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:133 %zext_ln59_2659 = zext i12 %add_ln59_1849

]]></Node>
<StgValue><ssdm name="zext_ln59_2659"/></StgValue>
</operation>

<operation id="3464" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1157" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:134 %image_addr_2104 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2659

]]></Node>
<StgValue><ssdm name="image_addr_2104"/></StgValue>
</operation>

<operation id="3465" st_id="53" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1158" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:135 %add_ln59_1850 = add i12 %add_ln59_1848, i12 5

]]></Node>
<StgValue><ssdm name="add_ln59_1850"/></StgValue>
</operation>

<operation id="3466" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1159" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:136 %zext_ln59_2660 = zext i12 %add_ln59_1850

]]></Node>
<StgValue><ssdm name="zext_ln59_2660"/></StgValue>
</operation>

<operation id="3467" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1160" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:137 %image_addr_2105 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2660

]]></Node>
<StgValue><ssdm name="image_addr_2105"/></StgValue>
</operation>

<operation id="3468" st_id="53" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1439" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:416 %add40_4_11 = fadd i32 %add40_4_10, i32 %mul_4_11

]]></Node>
<StgValue><ssdm name="add40_4_11"/></StgValue>
</operation>

<operation id="3469" st_id="53" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2981" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1958 %mul_4_4842_15 = fmul i32 %conv2_weights_1_load_2096_read, i32 %image_load_2096

]]></Node>
<StgValue><ssdm name="mul_4_4842_15"/></StgValue>
</operation>

<operation id="3470" st_id="53" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2984" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1961 %mul_4_4842_16 = fmul i32 %conv2_weights_1_load_2097_read, i32 %image_load_2097

]]></Node>
<StgValue><ssdm name="mul_4_4842_16"/></StgValue>
</operation>

<operation id="3471" st_id="53" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2987" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1964 %mul_4_4842_17 = fmul i32 %conv2_weights_1_load_2098_read, i32 %image_load_2098

]]></Node>
<StgValue><ssdm name="mul_4_4842_17"/></StgValue>
</operation>

<operation id="3472" st_id="53" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2990" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1967 %mul_4_4842_18 = fmul i32 %conv2_weights_1_load_2099_read, i32 %image_load_2099

]]></Node>
<StgValue><ssdm name="mul_4_4842_18"/></StgValue>
</operation>

<operation id="3473" st_id="53" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2993" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1970 %mul_4_1 = fmul i32 %conv2_weights_1_load_2100_read, i32 %image_load_2100

]]></Node>
<StgValue><ssdm name="mul_4_1"/></StgValue>
</operation>

<operation id="3474" st_id="53" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2996" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1973 %mul_4_1_s = fmul i32 %conv2_weights_1_load_2101_read, i32 %image_load_2101

]]></Node>
<StgValue><ssdm name="mul_4_1_s"/></StgValue>
</operation>

<operation id="3475" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2998" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:1975 %image_load_2102 = load i12 %image_addr_2102

]]></Node>
<StgValue><ssdm name="image_load_2102"/></StgValue>
</operation>

<operation id="3476" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3001" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:1978 %image_load_2103 = load i12 %image_addr_2103

]]></Node>
<StgValue><ssdm name="image_load_2103"/></StgValue>
</operation>

<operation id="3477" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3004" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:1981 %image_load_2104 = load i12 %image_addr_2104

]]></Node>
<StgValue><ssdm name="image_load_2104"/></StgValue>
</operation>

<operation id="3478" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3007" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:1984 %image_load_2105 = load i12 %image_addr_2105

]]></Node>
<StgValue><ssdm name="image_load_2105"/></StgValue>
</operation>
</state>

<state id="54" st_id="55">

<operation id="3479" st_id="54" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1161" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:138 %add_ln59_1851 = add i12 %add_ln59_1848, i12 6

]]></Node>
<StgValue><ssdm name="add_ln59_1851"/></StgValue>
</operation>

<operation id="3480" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1162" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:139 %zext_ln59_2661 = zext i12 %add_ln59_1851

]]></Node>
<StgValue><ssdm name="zext_ln59_2661"/></StgValue>
</operation>

<operation id="3481" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1163" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:140 %image_addr_2106 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2661

]]></Node>
<StgValue><ssdm name="image_addr_2106"/></StgValue>
</operation>

<operation id="3482" st_id="54" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1164" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:141 %add_ln59_1852 = add i12 %add_ln59_1848, i12 7

]]></Node>
<StgValue><ssdm name="add_ln59_1852"/></StgValue>
</operation>

<operation id="3483" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1165" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:142 %zext_ln59_2662 = zext i12 %add_ln59_1852

]]></Node>
<StgValue><ssdm name="zext_ln59_2662"/></StgValue>
</operation>

<operation id="3484" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1166" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:143 %image_addr_2107 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2662

]]></Node>
<StgValue><ssdm name="image_addr_2107"/></StgValue>
</operation>

<operation id="3485" st_id="54" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1442" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:419 %add40_4_12 = fadd i32 %add40_4_11, i32 %mul_4_12

]]></Node>
<StgValue><ssdm name="add40_4_12"/></StgValue>
</operation>

<operation id="3486" st_id="54" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2987" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1964 %mul_4_4842_17 = fmul i32 %conv2_weights_1_load_2098_read, i32 %image_load_2098

]]></Node>
<StgValue><ssdm name="mul_4_4842_17"/></StgValue>
</operation>

<operation id="3487" st_id="54" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2990" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1967 %mul_4_4842_18 = fmul i32 %conv2_weights_1_load_2099_read, i32 %image_load_2099

]]></Node>
<StgValue><ssdm name="mul_4_4842_18"/></StgValue>
</operation>

<operation id="3488" st_id="54" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2993" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1970 %mul_4_1 = fmul i32 %conv2_weights_1_load_2100_read, i32 %image_load_2100

]]></Node>
<StgValue><ssdm name="mul_4_1"/></StgValue>
</operation>

<operation id="3489" st_id="54" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2996" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1973 %mul_4_1_s = fmul i32 %conv2_weights_1_load_2101_read, i32 %image_load_2101

]]></Node>
<StgValue><ssdm name="mul_4_1_s"/></StgValue>
</operation>

<operation id="3490" st_id="54" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2999" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1976 %mul_4_1_20 = fmul i32 %conv2_weights_1_load_2102_read, i32 %image_load_2102

]]></Node>
<StgValue><ssdm name="mul_4_1_20"/></StgValue>
</operation>

<operation id="3491" st_id="54" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3002" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1979 %mul_4_1_21 = fmul i32 %conv2_weights_1_load_2103_read, i32 %image_load_2103

]]></Node>
<StgValue><ssdm name="mul_4_1_21"/></StgValue>
</operation>

<operation id="3492" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3004" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:1981 %image_load_2104 = load i12 %image_addr_2104

]]></Node>
<StgValue><ssdm name="image_load_2104"/></StgValue>
</operation>

<operation id="3493" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3007" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:1984 %image_load_2105 = load i12 %image_addr_2105

]]></Node>
<StgValue><ssdm name="image_load_2105"/></StgValue>
</operation>

<operation id="3494" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3010" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:1987 %image_load_2106 = load i12 %image_addr_2106

]]></Node>
<StgValue><ssdm name="image_load_2106"/></StgValue>
</operation>

<operation id="3495" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3013" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:1990 %image_load_2107 = load i12 %image_addr_2107

]]></Node>
<StgValue><ssdm name="image_load_2107"/></StgValue>
</operation>
</state>

<state id="55" st_id="56">

<operation id="3496" st_id="55" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1167" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:144 %add_ln59_1853 = add i12 %add_ln59_1848, i12 8

]]></Node>
<StgValue><ssdm name="add_ln59_1853"/></StgValue>
</operation>

<operation id="3497" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1168" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:145 %zext_ln59_2663 = zext i12 %add_ln59_1853

]]></Node>
<StgValue><ssdm name="zext_ln59_2663"/></StgValue>
</operation>

<operation id="3498" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1169" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:146 %image_addr_2108 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2663

]]></Node>
<StgValue><ssdm name="image_addr_2108"/></StgValue>
</operation>

<operation id="3499" st_id="55" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1170" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:147 %add_ln59_1854 = add i12 %add_ln59_1848, i12 9

]]></Node>
<StgValue><ssdm name="add_ln59_1854"/></StgValue>
</operation>

<operation id="3500" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1171" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:148 %zext_ln59_2664 = zext i12 %add_ln59_1854

]]></Node>
<StgValue><ssdm name="zext_ln59_2664"/></StgValue>
</operation>

<operation id="3501" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1172" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:149 %image_addr_2109 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2664

]]></Node>
<StgValue><ssdm name="image_addr_2109"/></StgValue>
</operation>

<operation id="3502" st_id="55" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1442" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:419 %add40_4_12 = fadd i32 %add40_4_11, i32 %mul_4_12

]]></Node>
<StgValue><ssdm name="add40_4_12"/></StgValue>
</operation>

<operation id="3503" st_id="55" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2993" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1970 %mul_4_1 = fmul i32 %conv2_weights_1_load_2100_read, i32 %image_load_2100

]]></Node>
<StgValue><ssdm name="mul_4_1"/></StgValue>
</operation>

<operation id="3504" st_id="55" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2996" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1973 %mul_4_1_s = fmul i32 %conv2_weights_1_load_2101_read, i32 %image_load_2101

]]></Node>
<StgValue><ssdm name="mul_4_1_s"/></StgValue>
</operation>

<operation id="3505" st_id="55" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2999" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1976 %mul_4_1_20 = fmul i32 %conv2_weights_1_load_2102_read, i32 %image_load_2102

]]></Node>
<StgValue><ssdm name="mul_4_1_20"/></StgValue>
</operation>

<operation id="3506" st_id="55" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3002" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1979 %mul_4_1_21 = fmul i32 %conv2_weights_1_load_2103_read, i32 %image_load_2103

]]></Node>
<StgValue><ssdm name="mul_4_1_21"/></StgValue>
</operation>

<operation id="3507" st_id="55" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3005" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1982 %mul_4_1_22 = fmul i32 %conv2_weights_1_load_2104_read, i32 %image_load_2104

]]></Node>
<StgValue><ssdm name="mul_4_1_22"/></StgValue>
</operation>

<operation id="3508" st_id="55" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3008" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1985 %mul_4_1_5 = fmul i32 %conv2_weights_1_load_2105_read, i32 %image_load_2105

]]></Node>
<StgValue><ssdm name="mul_4_1_5"/></StgValue>
</operation>

<operation id="3509" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3010" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:1987 %image_load_2106 = load i12 %image_addr_2106

]]></Node>
<StgValue><ssdm name="image_load_2106"/></StgValue>
</operation>

<operation id="3510" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3013" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:1990 %image_load_2107 = load i12 %image_addr_2107

]]></Node>
<StgValue><ssdm name="image_load_2107"/></StgValue>
</operation>

<operation id="3511" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3016" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:1993 %image_load_2108 = load i12 %image_addr_2108

]]></Node>
<StgValue><ssdm name="image_load_2108"/></StgValue>
</operation>

<operation id="3512" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3019" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:1996 %image_load_2109 = load i12 %image_addr_2109

]]></Node>
<StgValue><ssdm name="image_load_2109"/></StgValue>
</operation>
</state>

<state id="56" st_id="57">

<operation id="3513" st_id="56" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1173" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:150 %add_ln59_1855 = add i12 %add_ln59_1848, i12 10

]]></Node>
<StgValue><ssdm name="add_ln59_1855"/></StgValue>
</operation>

<operation id="3514" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1174" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:151 %zext_ln59_2665 = zext i12 %add_ln59_1855

]]></Node>
<StgValue><ssdm name="zext_ln59_2665"/></StgValue>
</operation>

<operation id="3515" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1175" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:152 %image_addr_2110 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2665

]]></Node>
<StgValue><ssdm name="image_addr_2110"/></StgValue>
</operation>

<operation id="3516" st_id="56" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1176" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:153 %add_ln59_1856 = add i12 %add_ln59_1848, i12 11

]]></Node>
<StgValue><ssdm name="add_ln59_1856"/></StgValue>
</operation>

<operation id="3517" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1177" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:154 %zext_ln59_2666 = zext i12 %add_ln59_1856

]]></Node>
<StgValue><ssdm name="zext_ln59_2666"/></StgValue>
</operation>

<operation id="3518" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1178" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:155 %image_addr_2111 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2666

]]></Node>
<StgValue><ssdm name="image_addr_2111"/></StgValue>
</operation>

<operation id="3519" st_id="56" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1442" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:419 %add40_4_12 = fadd i32 %add40_4_11, i32 %mul_4_12

]]></Node>
<StgValue><ssdm name="add40_4_12"/></StgValue>
</operation>

<operation id="3520" st_id="56" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2999" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1976 %mul_4_1_20 = fmul i32 %conv2_weights_1_load_2102_read, i32 %image_load_2102

]]></Node>
<StgValue><ssdm name="mul_4_1_20"/></StgValue>
</operation>

<operation id="3521" st_id="56" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3002" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1979 %mul_4_1_21 = fmul i32 %conv2_weights_1_load_2103_read, i32 %image_load_2103

]]></Node>
<StgValue><ssdm name="mul_4_1_21"/></StgValue>
</operation>

<operation id="3522" st_id="56" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3005" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1982 %mul_4_1_22 = fmul i32 %conv2_weights_1_load_2104_read, i32 %image_load_2104

]]></Node>
<StgValue><ssdm name="mul_4_1_22"/></StgValue>
</operation>

<operation id="3523" st_id="56" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3008" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1985 %mul_4_1_5 = fmul i32 %conv2_weights_1_load_2105_read, i32 %image_load_2105

]]></Node>
<StgValue><ssdm name="mul_4_1_5"/></StgValue>
</operation>

<operation id="3524" st_id="56" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3011" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1988 %mul_4_1_6 = fmul i32 %conv2_weights_1_load_2106_read, i32 %image_load_2106

]]></Node>
<StgValue><ssdm name="mul_4_1_6"/></StgValue>
</operation>

<operation id="3525" st_id="56" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3014" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1991 %mul_4_1_7 = fmul i32 %conv2_weights_1_load_2107_read, i32 %image_load_2107

]]></Node>
<StgValue><ssdm name="mul_4_1_7"/></StgValue>
</operation>

<operation id="3526" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3016" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:1993 %image_load_2108 = load i12 %image_addr_2108

]]></Node>
<StgValue><ssdm name="image_load_2108"/></StgValue>
</operation>

<operation id="3527" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3019" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:1996 %image_load_2109 = load i12 %image_addr_2109

]]></Node>
<StgValue><ssdm name="image_load_2109"/></StgValue>
</operation>

<operation id="3528" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3022" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:1999 %image_load_2110 = load i12 %image_addr_2110

]]></Node>
<StgValue><ssdm name="image_load_2110"/></StgValue>
</operation>

<operation id="3529" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3025" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2002 %image_load_2111 = load i12 %image_addr_2111

]]></Node>
<StgValue><ssdm name="image_load_2111"/></StgValue>
</operation>
</state>

<state id="57" st_id="58">

<operation id="3530" st_id="57" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1179" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:156 %add_ln59_1857 = add i12 %add_ln59_1848, i12 12

]]></Node>
<StgValue><ssdm name="add_ln59_1857"/></StgValue>
</operation>

<operation id="3531" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1180" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:157 %zext_ln59_2667 = zext i12 %add_ln59_1857

]]></Node>
<StgValue><ssdm name="zext_ln59_2667"/></StgValue>
</operation>

<operation id="3532" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1181" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:158 %image_addr_2112 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2667

]]></Node>
<StgValue><ssdm name="image_addr_2112"/></StgValue>
</operation>

<operation id="3533" st_id="57" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1182" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:159 %add_ln59_1858 = add i12 %add_ln59_1848, i12 13

]]></Node>
<StgValue><ssdm name="add_ln59_1858"/></StgValue>
</operation>

<operation id="3534" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1183" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:160 %zext_ln59_2668 = zext i12 %add_ln59_1858

]]></Node>
<StgValue><ssdm name="zext_ln59_2668"/></StgValue>
</operation>

<operation id="3535" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1184" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:161 %image_addr_2113 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2668

]]></Node>
<StgValue><ssdm name="image_addr_2113"/></StgValue>
</operation>

<operation id="3536" st_id="57" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1442" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:419 %add40_4_12 = fadd i32 %add40_4_11, i32 %mul_4_12

]]></Node>
<StgValue><ssdm name="add40_4_12"/></StgValue>
</operation>

<operation id="3537" st_id="57" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3005" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1982 %mul_4_1_22 = fmul i32 %conv2_weights_1_load_2104_read, i32 %image_load_2104

]]></Node>
<StgValue><ssdm name="mul_4_1_22"/></StgValue>
</operation>

<operation id="3538" st_id="57" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3008" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1985 %mul_4_1_5 = fmul i32 %conv2_weights_1_load_2105_read, i32 %image_load_2105

]]></Node>
<StgValue><ssdm name="mul_4_1_5"/></StgValue>
</operation>

<operation id="3539" st_id="57" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3011" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1988 %mul_4_1_6 = fmul i32 %conv2_weights_1_load_2106_read, i32 %image_load_2106

]]></Node>
<StgValue><ssdm name="mul_4_1_6"/></StgValue>
</operation>

<operation id="3540" st_id="57" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3014" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1991 %mul_4_1_7 = fmul i32 %conv2_weights_1_load_2107_read, i32 %image_load_2107

]]></Node>
<StgValue><ssdm name="mul_4_1_7"/></StgValue>
</operation>

<operation id="3541" st_id="57" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3017" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1994 %mul_4_1_8 = fmul i32 %conv2_weights_1_load_2108_read, i32 %image_load_2108

]]></Node>
<StgValue><ssdm name="mul_4_1_8"/></StgValue>
</operation>

<operation id="3542" st_id="57" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3020" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1997 %mul_4_1_9 = fmul i32 %conv2_weights_1_load_2109_read, i32 %image_load_2109

]]></Node>
<StgValue><ssdm name="mul_4_1_9"/></StgValue>
</operation>

<operation id="3543" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3022" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:1999 %image_load_2110 = load i12 %image_addr_2110

]]></Node>
<StgValue><ssdm name="image_load_2110"/></StgValue>
</operation>

<operation id="3544" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3025" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2002 %image_load_2111 = load i12 %image_addr_2111

]]></Node>
<StgValue><ssdm name="image_load_2111"/></StgValue>
</operation>

<operation id="3545" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3028" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2005 %image_load_2112 = load i12 %image_addr_2112

]]></Node>
<StgValue><ssdm name="image_load_2112"/></StgValue>
</operation>

<operation id="3546" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3031" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2008 %image_load_2113 = load i12 %image_addr_2113

]]></Node>
<StgValue><ssdm name="image_load_2113"/></StgValue>
</operation>
</state>

<state id="58" st_id="59">

<operation id="3547" st_id="58" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1185" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:162 %add_ln59_1859 = add i12 %add_ln59_1848, i12 14

]]></Node>
<StgValue><ssdm name="add_ln59_1859"/></StgValue>
</operation>

<operation id="3548" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1186" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:163 %zext_ln59_2669 = zext i12 %add_ln59_1859

]]></Node>
<StgValue><ssdm name="zext_ln59_2669"/></StgValue>
</operation>

<operation id="3549" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1187" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:164 %image_addr_2114 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2669

]]></Node>
<StgValue><ssdm name="image_addr_2114"/></StgValue>
</operation>

<operation id="3550" st_id="58" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1188" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:165 %add_ln59_1860 = add i12 %add_ln59_1848, i12 15

]]></Node>
<StgValue><ssdm name="add_ln59_1860"/></StgValue>
</operation>

<operation id="3551" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1189" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:166 %zext_ln59_2670 = zext i12 %add_ln59_1860

]]></Node>
<StgValue><ssdm name="zext_ln59_2670"/></StgValue>
</operation>

<operation id="3552" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1190" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:167 %image_addr_2115 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2670

]]></Node>
<StgValue><ssdm name="image_addr_2115"/></StgValue>
</operation>

<operation id="3553" st_id="58" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1445" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:422 %add40_4_13 = fadd i32 %add40_4_12, i32 %mul_4_13

]]></Node>
<StgValue><ssdm name="add40_4_13"/></StgValue>
</operation>

<operation id="3554" st_id="58" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3011" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1988 %mul_4_1_6 = fmul i32 %conv2_weights_1_load_2106_read, i32 %image_load_2106

]]></Node>
<StgValue><ssdm name="mul_4_1_6"/></StgValue>
</operation>

<operation id="3555" st_id="58" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3014" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1991 %mul_4_1_7 = fmul i32 %conv2_weights_1_load_2107_read, i32 %image_load_2107

]]></Node>
<StgValue><ssdm name="mul_4_1_7"/></StgValue>
</operation>

<operation id="3556" st_id="58" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3017" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1994 %mul_4_1_8 = fmul i32 %conv2_weights_1_load_2108_read, i32 %image_load_2108

]]></Node>
<StgValue><ssdm name="mul_4_1_8"/></StgValue>
</operation>

<operation id="3557" st_id="58" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3020" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1997 %mul_4_1_9 = fmul i32 %conv2_weights_1_load_2109_read, i32 %image_load_2109

]]></Node>
<StgValue><ssdm name="mul_4_1_9"/></StgValue>
</operation>

<operation id="3558" st_id="58" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3023" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2000 %mul_4_1_10 = fmul i32 %conv2_weights_1_load_2110_read, i32 %image_load_2110

]]></Node>
<StgValue><ssdm name="mul_4_1_10"/></StgValue>
</operation>

<operation id="3559" st_id="58" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3026" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2003 %mul_4_1_11 = fmul i32 %conv2_weights_1_load_2111_read, i32 %image_load_2111

]]></Node>
<StgValue><ssdm name="mul_4_1_11"/></StgValue>
</operation>

<operation id="3560" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3028" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2005 %image_load_2112 = load i12 %image_addr_2112

]]></Node>
<StgValue><ssdm name="image_load_2112"/></StgValue>
</operation>

<operation id="3561" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3031" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2008 %image_load_2113 = load i12 %image_addr_2113

]]></Node>
<StgValue><ssdm name="image_load_2113"/></StgValue>
</operation>

<operation id="3562" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3034" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2011 %image_load_2114 = load i12 %image_addr_2114

]]></Node>
<StgValue><ssdm name="image_load_2114"/></StgValue>
</operation>

<operation id="3563" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3037" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2014 %image_load_2115 = load i12 %image_addr_2115

]]></Node>
<StgValue><ssdm name="image_load_2115"/></StgValue>
</operation>
</state>

<state id="59" st_id="60">

<operation id="3564" st_id="59" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1191" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:168 %add_ln59_1861 = add i12 %add_ln59_1848, i12 16

]]></Node>
<StgValue><ssdm name="add_ln59_1861"/></StgValue>
</operation>

<operation id="3565" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1192" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:169 %zext_ln59_2671 = zext i12 %add_ln59_1861

]]></Node>
<StgValue><ssdm name="zext_ln59_2671"/></StgValue>
</operation>

<operation id="3566" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1193" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:170 %image_addr_2116 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2671

]]></Node>
<StgValue><ssdm name="image_addr_2116"/></StgValue>
</operation>

<operation id="3567" st_id="59" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1194" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:171 %add_ln59_1862 = add i12 %add_ln59_1848, i12 17

]]></Node>
<StgValue><ssdm name="add_ln59_1862"/></StgValue>
</operation>

<operation id="3568" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1195" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:172 %zext_ln59_2672 = zext i12 %add_ln59_1862

]]></Node>
<StgValue><ssdm name="zext_ln59_2672"/></StgValue>
</operation>

<operation id="3569" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1196" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:173 %image_addr_2117 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2672

]]></Node>
<StgValue><ssdm name="image_addr_2117"/></StgValue>
</operation>

<operation id="3570" st_id="59" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1445" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:422 %add40_4_13 = fadd i32 %add40_4_12, i32 %mul_4_13

]]></Node>
<StgValue><ssdm name="add40_4_13"/></StgValue>
</operation>

<operation id="3571" st_id="59" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3017" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1994 %mul_4_1_8 = fmul i32 %conv2_weights_1_load_2108_read, i32 %image_load_2108

]]></Node>
<StgValue><ssdm name="mul_4_1_8"/></StgValue>
</operation>

<operation id="3572" st_id="59" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3020" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1997 %mul_4_1_9 = fmul i32 %conv2_weights_1_load_2109_read, i32 %image_load_2109

]]></Node>
<StgValue><ssdm name="mul_4_1_9"/></StgValue>
</operation>

<operation id="3573" st_id="59" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3023" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2000 %mul_4_1_10 = fmul i32 %conv2_weights_1_load_2110_read, i32 %image_load_2110

]]></Node>
<StgValue><ssdm name="mul_4_1_10"/></StgValue>
</operation>

<operation id="3574" st_id="59" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3026" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2003 %mul_4_1_11 = fmul i32 %conv2_weights_1_load_2111_read, i32 %image_load_2111

]]></Node>
<StgValue><ssdm name="mul_4_1_11"/></StgValue>
</operation>

<operation id="3575" st_id="59" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3029" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2006 %mul_4_1_12 = fmul i32 %conv2_weights_1_load_2112_read, i32 %image_load_2112

]]></Node>
<StgValue><ssdm name="mul_4_1_12"/></StgValue>
</operation>

<operation id="3576" st_id="59" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3032" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2009 %mul_4_1_13 = fmul i32 %conv2_weights_1_load_2113_read, i32 %image_load_2113

]]></Node>
<StgValue><ssdm name="mul_4_1_13"/></StgValue>
</operation>

<operation id="3577" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3034" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2011 %image_load_2114 = load i12 %image_addr_2114

]]></Node>
<StgValue><ssdm name="image_load_2114"/></StgValue>
</operation>

<operation id="3578" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3037" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2014 %image_load_2115 = load i12 %image_addr_2115

]]></Node>
<StgValue><ssdm name="image_load_2115"/></StgValue>
</operation>

<operation id="3579" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3040" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2017 %image_load_2116 = load i12 %image_addr_2116

]]></Node>
<StgValue><ssdm name="image_load_2116"/></StgValue>
</operation>

<operation id="3580" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3043" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2020 %image_load_2117 = load i12 %image_addr_2117

]]></Node>
<StgValue><ssdm name="image_load_2117"/></StgValue>
</operation>
</state>

<state id="60" st_id="61">

<operation id="3581" st_id="60" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1197" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:174 %add_ln59_1863 = add i12 %add_ln59_1848, i12 18

]]></Node>
<StgValue><ssdm name="add_ln59_1863"/></StgValue>
</operation>

<operation id="3582" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1198" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:175 %zext_ln59_2673 = zext i12 %add_ln59_1863

]]></Node>
<StgValue><ssdm name="zext_ln59_2673"/></StgValue>
</operation>

<operation id="3583" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1199" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:176 %image_addr_2118 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2673

]]></Node>
<StgValue><ssdm name="image_addr_2118"/></StgValue>
</operation>

<operation id="3584" st_id="60" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1200" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:177 %add_ln59_1864 = add i12 %add_ln59_1848, i12 19

]]></Node>
<StgValue><ssdm name="add_ln59_1864"/></StgValue>
</operation>

<operation id="3585" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1201" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:178 %zext_ln59_2674 = zext i12 %add_ln59_1864

]]></Node>
<StgValue><ssdm name="zext_ln59_2674"/></StgValue>
</operation>

<operation id="3586" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1202" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:179 %image_addr_2119 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2674

]]></Node>
<StgValue><ssdm name="image_addr_2119"/></StgValue>
</operation>

<operation id="3587" st_id="60" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1445" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:422 %add40_4_13 = fadd i32 %add40_4_12, i32 %mul_4_13

]]></Node>
<StgValue><ssdm name="add40_4_13"/></StgValue>
</operation>

<operation id="3588" st_id="60" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3023" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2000 %mul_4_1_10 = fmul i32 %conv2_weights_1_load_2110_read, i32 %image_load_2110

]]></Node>
<StgValue><ssdm name="mul_4_1_10"/></StgValue>
</operation>

<operation id="3589" st_id="60" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3026" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2003 %mul_4_1_11 = fmul i32 %conv2_weights_1_load_2111_read, i32 %image_load_2111

]]></Node>
<StgValue><ssdm name="mul_4_1_11"/></StgValue>
</operation>

<operation id="3590" st_id="60" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3029" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2006 %mul_4_1_12 = fmul i32 %conv2_weights_1_load_2112_read, i32 %image_load_2112

]]></Node>
<StgValue><ssdm name="mul_4_1_12"/></StgValue>
</operation>

<operation id="3591" st_id="60" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3032" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2009 %mul_4_1_13 = fmul i32 %conv2_weights_1_load_2113_read, i32 %image_load_2113

]]></Node>
<StgValue><ssdm name="mul_4_1_13"/></StgValue>
</operation>

<operation id="3592" st_id="60" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3035" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2012 %mul_4_1_14 = fmul i32 %conv2_weights_1_load_2114_read, i32 %image_load_2114

]]></Node>
<StgValue><ssdm name="mul_4_1_14"/></StgValue>
</operation>

<operation id="3593" st_id="60" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3038" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2015 %mul_4_1_15 = fmul i32 %conv2_weights_1_load_2115_read, i32 %image_load_2115

]]></Node>
<StgValue><ssdm name="mul_4_1_15"/></StgValue>
</operation>

<operation id="3594" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3040" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2017 %image_load_2116 = load i12 %image_addr_2116

]]></Node>
<StgValue><ssdm name="image_load_2116"/></StgValue>
</operation>

<operation id="3595" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3043" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2020 %image_load_2117 = load i12 %image_addr_2117

]]></Node>
<StgValue><ssdm name="image_load_2117"/></StgValue>
</operation>

<operation id="3596" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3046" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2023 %image_load_2118 = load i12 %image_addr_2118

]]></Node>
<StgValue><ssdm name="image_load_2118"/></StgValue>
</operation>

<operation id="3597" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3049" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2026 %image_load_2119 = load i12 %image_addr_2119

]]></Node>
<StgValue><ssdm name="image_load_2119"/></StgValue>
</operation>
</state>

<state id="61" st_id="62">

<operation id="3598" st_id="61" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1445" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:422 %add40_4_13 = fadd i32 %add40_4_12, i32 %mul_4_13

]]></Node>
<StgValue><ssdm name="add40_4_13"/></StgValue>
</operation>

<operation id="3599" st_id="61" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1530" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc68.4:507 %add_ln59_1937 = add i10 %sext_ln51, i10 %zext_ln59_2735

]]></Node>
<StgValue><ssdm name="add_ln59_1937"/></StgValue>
</operation>

<operation id="3600" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1531" bw="8" op_0_bw="10">
<![CDATA[
for.inc68.4:508 %trunc_ln59_126 = trunc i10 %add_ln59_1937

]]></Node>
<StgValue><ssdm name="trunc_ln59_126"/></StgValue>
</operation>

<operation id="3601" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1532" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
for.inc68.4:509 %p_shl284 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln59_126, i4 0

]]></Node>
<StgValue><ssdm name="p_shl284"/></StgValue>
</operation>

<operation id="3602" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1533" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
for.inc68.4:510 %p_shl285 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %add_ln59_1937, i2 0

]]></Node>
<StgValue><ssdm name="p_shl285"/></StgValue>
</operation>

<operation id="3603" st_id="61" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1534" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:511 %add_ln59_1938 = add i12 %p_shl284, i12 %p_shl285

]]></Node>
<StgValue><ssdm name="add_ln59_1938"/></StgValue>
</operation>

<operation id="3604" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1535" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:512 %zext_ln59_2756 = zext i12 %add_ln59_1938

]]></Node>
<StgValue><ssdm name="zext_ln59_2756"/></StgValue>
</operation>

<operation id="3605" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1536" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:513 %image_addr_2120 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2756

]]></Node>
<StgValue><ssdm name="image_addr_2120"/></StgValue>
</operation>

<operation id="3606" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1537" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:514 %or_ln59_318 = or i12 %add_ln59_1938, i12 1

]]></Node>
<StgValue><ssdm name="or_ln59_318"/></StgValue>
</operation>

<operation id="3607" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1538" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:515 %zext_ln59_2757 = zext i12 %or_ln59_318

]]></Node>
<StgValue><ssdm name="zext_ln59_2757"/></StgValue>
</operation>

<operation id="3608" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1539" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:516 %image_addr_2121 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2757

]]></Node>
<StgValue><ssdm name="image_addr_2121"/></StgValue>
</operation>

<operation id="3609" st_id="61" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3029" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2006 %mul_4_1_12 = fmul i32 %conv2_weights_1_load_2112_read, i32 %image_load_2112

]]></Node>
<StgValue><ssdm name="mul_4_1_12"/></StgValue>
</operation>

<operation id="3610" st_id="61" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3032" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2009 %mul_4_1_13 = fmul i32 %conv2_weights_1_load_2113_read, i32 %image_load_2113

]]></Node>
<StgValue><ssdm name="mul_4_1_13"/></StgValue>
</operation>

<operation id="3611" st_id="61" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3035" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2012 %mul_4_1_14 = fmul i32 %conv2_weights_1_load_2114_read, i32 %image_load_2114

]]></Node>
<StgValue><ssdm name="mul_4_1_14"/></StgValue>
</operation>

<operation id="3612" st_id="61" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3038" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2015 %mul_4_1_15 = fmul i32 %conv2_weights_1_load_2115_read, i32 %image_load_2115

]]></Node>
<StgValue><ssdm name="mul_4_1_15"/></StgValue>
</operation>

<operation id="3613" st_id="61" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3041" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2018 %mul_4_1_16 = fmul i32 %conv2_weights_1_load_2116_read, i32 %image_load_2116

]]></Node>
<StgValue><ssdm name="mul_4_1_16"/></StgValue>
</operation>

<operation id="3614" st_id="61" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3044" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2021 %mul_4_1_17 = fmul i32 %conv2_weights_1_load_2117_read, i32 %image_load_2117

]]></Node>
<StgValue><ssdm name="mul_4_1_17"/></StgValue>
</operation>

<operation id="3615" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3046" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2023 %image_load_2118 = load i12 %image_addr_2118

]]></Node>
<StgValue><ssdm name="image_load_2118"/></StgValue>
</operation>

<operation id="3616" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3049" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2026 %image_load_2119 = load i12 %image_addr_2119

]]></Node>
<StgValue><ssdm name="image_load_2119"/></StgValue>
</operation>

<operation id="3617" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3052" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2029 %image_load_2120 = load i12 %image_addr_2120

]]></Node>
<StgValue><ssdm name="image_load_2120"/></StgValue>
</operation>

<operation id="3618" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3055" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2032 %image_load_2121 = load i12 %image_addr_2121

]]></Node>
<StgValue><ssdm name="image_load_2121"/></StgValue>
</operation>
</state>

<state id="62" st_id="63">

<operation id="3619" st_id="62" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1448" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:425 %add40_4_14 = fadd i32 %add40_4_13, i32 %mul_4_14

]]></Node>
<StgValue><ssdm name="add40_4_14"/></StgValue>
</operation>

<operation id="3620" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1540" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:517 %or_ln59_319 = or i12 %add_ln59_1938, i12 2

]]></Node>
<StgValue><ssdm name="or_ln59_319"/></StgValue>
</operation>

<operation id="3621" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1541" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:518 %zext_ln59_2758 = zext i12 %or_ln59_319

]]></Node>
<StgValue><ssdm name="zext_ln59_2758"/></StgValue>
</operation>

<operation id="3622" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1542" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:519 %image_addr_2122 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2758

]]></Node>
<StgValue><ssdm name="image_addr_2122"/></StgValue>
</operation>

<operation id="3623" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1543" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:520 %or_ln59_320 = or i12 %add_ln59_1938, i12 3

]]></Node>
<StgValue><ssdm name="or_ln59_320"/></StgValue>
</operation>

<operation id="3624" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1544" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:521 %zext_ln59_2759 = zext i12 %or_ln59_320

]]></Node>
<StgValue><ssdm name="zext_ln59_2759"/></StgValue>
</operation>

<operation id="3625" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1545" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:522 %image_addr_2123 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2759

]]></Node>
<StgValue><ssdm name="image_addr_2123"/></StgValue>
</operation>

<operation id="3626" st_id="62" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3035" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2012 %mul_4_1_14 = fmul i32 %conv2_weights_1_load_2114_read, i32 %image_load_2114

]]></Node>
<StgValue><ssdm name="mul_4_1_14"/></StgValue>
</operation>

<operation id="3627" st_id="62" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3038" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2015 %mul_4_1_15 = fmul i32 %conv2_weights_1_load_2115_read, i32 %image_load_2115

]]></Node>
<StgValue><ssdm name="mul_4_1_15"/></StgValue>
</operation>

<operation id="3628" st_id="62" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3041" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2018 %mul_4_1_16 = fmul i32 %conv2_weights_1_load_2116_read, i32 %image_load_2116

]]></Node>
<StgValue><ssdm name="mul_4_1_16"/></StgValue>
</operation>

<operation id="3629" st_id="62" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3044" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2021 %mul_4_1_17 = fmul i32 %conv2_weights_1_load_2117_read, i32 %image_load_2117

]]></Node>
<StgValue><ssdm name="mul_4_1_17"/></StgValue>
</operation>

<operation id="3630" st_id="62" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3047" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2024 %mul_4_1_18 = fmul i32 %conv2_weights_1_load_2118_read, i32 %image_load_2118

]]></Node>
<StgValue><ssdm name="mul_4_1_18"/></StgValue>
</operation>

<operation id="3631" st_id="62" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3050" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2027 %mul_4_1_19 = fmul i32 %conv2_weights_1_load_2119_read, i32 %image_load_2119

]]></Node>
<StgValue><ssdm name="mul_4_1_19"/></StgValue>
</operation>

<operation id="3632" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3052" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2029 %image_load_2120 = load i12 %image_addr_2120

]]></Node>
<StgValue><ssdm name="image_load_2120"/></StgValue>
</operation>

<operation id="3633" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3055" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2032 %image_load_2121 = load i12 %image_addr_2121

]]></Node>
<StgValue><ssdm name="image_load_2121"/></StgValue>
</operation>

<operation id="3634" st_id="62" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3058" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2035 %image_load_2122 = load i12 %image_addr_2122

]]></Node>
<StgValue><ssdm name="image_load_2122"/></StgValue>
</operation>

<operation id="3635" st_id="62" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3061" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2038 %image_load_2123 = load i12 %image_addr_2123

]]></Node>
<StgValue><ssdm name="image_load_2123"/></StgValue>
</operation>
</state>

<state id="63" st_id="64">

<operation id="3636" st_id="63" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1448" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:425 %add40_4_14 = fadd i32 %add40_4_13, i32 %mul_4_14

]]></Node>
<StgValue><ssdm name="add40_4_14"/></StgValue>
</operation>

<operation id="3637" st_id="63" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1546" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:523 %add_ln59_1939 = add i12 %add_ln59_1938, i12 4

]]></Node>
<StgValue><ssdm name="add_ln59_1939"/></StgValue>
</operation>

<operation id="3638" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1547" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:524 %zext_ln59_2760 = zext i12 %add_ln59_1939

]]></Node>
<StgValue><ssdm name="zext_ln59_2760"/></StgValue>
</operation>

<operation id="3639" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1548" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:525 %image_addr_2124 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2760

]]></Node>
<StgValue><ssdm name="image_addr_2124"/></StgValue>
</operation>

<operation id="3640" st_id="63" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1549" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:526 %add_ln59_1940 = add i12 %add_ln59_1938, i12 5

]]></Node>
<StgValue><ssdm name="add_ln59_1940"/></StgValue>
</operation>

<operation id="3641" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1550" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:527 %zext_ln59_2761 = zext i12 %add_ln59_1940

]]></Node>
<StgValue><ssdm name="zext_ln59_2761"/></StgValue>
</operation>

<operation id="3642" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1551" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:528 %image_addr_2125 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2761

]]></Node>
<StgValue><ssdm name="image_addr_2125"/></StgValue>
</operation>

<operation id="3643" st_id="63" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3041" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2018 %mul_4_1_16 = fmul i32 %conv2_weights_1_load_2116_read, i32 %image_load_2116

]]></Node>
<StgValue><ssdm name="mul_4_1_16"/></StgValue>
</operation>

<operation id="3644" st_id="63" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3044" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2021 %mul_4_1_17 = fmul i32 %conv2_weights_1_load_2117_read, i32 %image_load_2117

]]></Node>
<StgValue><ssdm name="mul_4_1_17"/></StgValue>
</operation>

<operation id="3645" st_id="63" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3047" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2024 %mul_4_1_18 = fmul i32 %conv2_weights_1_load_2118_read, i32 %image_load_2118

]]></Node>
<StgValue><ssdm name="mul_4_1_18"/></StgValue>
</operation>

<operation id="3646" st_id="63" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3050" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2027 %mul_4_1_19 = fmul i32 %conv2_weights_1_load_2119_read, i32 %image_load_2119

]]></Node>
<StgValue><ssdm name="mul_4_1_19"/></StgValue>
</operation>

<operation id="3647" st_id="63" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3053" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2030 %mul_4_1_1 = fmul i32 %conv2_weights_1_load_2120_read, i32 %image_load_2120

]]></Node>
<StgValue><ssdm name="mul_4_1_1"/></StgValue>
</operation>

<operation id="3648" st_id="63" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3056" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2033 %mul_4_1_1_1 = fmul i32 %conv2_weights_1_load_2121_read, i32 %image_load_2121

]]></Node>
<StgValue><ssdm name="mul_4_1_1_1"/></StgValue>
</operation>

<operation id="3649" st_id="63" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3058" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2035 %image_load_2122 = load i12 %image_addr_2122

]]></Node>
<StgValue><ssdm name="image_load_2122"/></StgValue>
</operation>

<operation id="3650" st_id="63" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3061" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2038 %image_load_2123 = load i12 %image_addr_2123

]]></Node>
<StgValue><ssdm name="image_load_2123"/></StgValue>
</operation>

<operation id="3651" st_id="63" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3064" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2041 %image_load_2124 = load i12 %image_addr_2124

]]></Node>
<StgValue><ssdm name="image_load_2124"/></StgValue>
</operation>

<operation id="3652" st_id="63" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3067" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2044 %image_load_2125 = load i12 %image_addr_2125

]]></Node>
<StgValue><ssdm name="image_load_2125"/></StgValue>
</operation>
</state>

<state id="64" st_id="65">

<operation id="3653" st_id="64" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1448" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:425 %add40_4_14 = fadd i32 %add40_4_13, i32 %mul_4_14

]]></Node>
<StgValue><ssdm name="add40_4_14"/></StgValue>
</operation>

<operation id="3654" st_id="64" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1552" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:529 %add_ln59_1941 = add i12 %add_ln59_1938, i12 6

]]></Node>
<StgValue><ssdm name="add_ln59_1941"/></StgValue>
</operation>

<operation id="3655" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1553" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:530 %zext_ln59_2762 = zext i12 %add_ln59_1941

]]></Node>
<StgValue><ssdm name="zext_ln59_2762"/></StgValue>
</operation>

<operation id="3656" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1554" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:531 %image_addr_2126 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2762

]]></Node>
<StgValue><ssdm name="image_addr_2126"/></StgValue>
</operation>

<operation id="3657" st_id="64" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1555" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:532 %add_ln59_1942 = add i12 %add_ln59_1938, i12 7

]]></Node>
<StgValue><ssdm name="add_ln59_1942"/></StgValue>
</operation>

<operation id="3658" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1556" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:533 %zext_ln59_2763 = zext i12 %add_ln59_1942

]]></Node>
<StgValue><ssdm name="zext_ln59_2763"/></StgValue>
</operation>

<operation id="3659" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1557" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:534 %image_addr_2127 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2763

]]></Node>
<StgValue><ssdm name="image_addr_2127"/></StgValue>
</operation>

<operation id="3660" st_id="64" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3047" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2024 %mul_4_1_18 = fmul i32 %conv2_weights_1_load_2118_read, i32 %image_load_2118

]]></Node>
<StgValue><ssdm name="mul_4_1_18"/></StgValue>
</operation>

<operation id="3661" st_id="64" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3050" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2027 %mul_4_1_19 = fmul i32 %conv2_weights_1_load_2119_read, i32 %image_load_2119

]]></Node>
<StgValue><ssdm name="mul_4_1_19"/></StgValue>
</operation>

<operation id="3662" st_id="64" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3053" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2030 %mul_4_1_1 = fmul i32 %conv2_weights_1_load_2120_read, i32 %image_load_2120

]]></Node>
<StgValue><ssdm name="mul_4_1_1"/></StgValue>
</operation>

<operation id="3663" st_id="64" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3056" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2033 %mul_4_1_1_1 = fmul i32 %conv2_weights_1_load_2121_read, i32 %image_load_2121

]]></Node>
<StgValue><ssdm name="mul_4_1_1_1"/></StgValue>
</operation>

<operation id="3664" st_id="64" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3059" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2036 %mul_4_1_1_2 = fmul i32 %conv2_weights_1_load_2122_read, i32 %image_load_2122

]]></Node>
<StgValue><ssdm name="mul_4_1_1_2"/></StgValue>
</operation>

<operation id="3665" st_id="64" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3062" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2039 %mul_4_1_1_3 = fmul i32 %conv2_weights_1_load_2123_read, i32 %image_load_2123

]]></Node>
<StgValue><ssdm name="mul_4_1_1_3"/></StgValue>
</operation>

<operation id="3666" st_id="64" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3064" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2041 %image_load_2124 = load i12 %image_addr_2124

]]></Node>
<StgValue><ssdm name="image_load_2124"/></StgValue>
</operation>

<operation id="3667" st_id="64" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3067" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2044 %image_load_2125 = load i12 %image_addr_2125

]]></Node>
<StgValue><ssdm name="image_load_2125"/></StgValue>
</operation>

<operation id="3668" st_id="64" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3070" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2047 %image_load_2126 = load i12 %image_addr_2126

]]></Node>
<StgValue><ssdm name="image_load_2126"/></StgValue>
</operation>

<operation id="3669" st_id="64" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3073" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2050 %image_load_2127 = load i12 %image_addr_2127

]]></Node>
<StgValue><ssdm name="image_load_2127"/></StgValue>
</operation>
</state>

<state id="65" st_id="66">

<operation id="3670" st_id="65" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1448" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:425 %add40_4_14 = fadd i32 %add40_4_13, i32 %mul_4_14

]]></Node>
<StgValue><ssdm name="add40_4_14"/></StgValue>
</operation>

<operation id="3671" st_id="65" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1558" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:535 %add_ln59_1943 = add i12 %add_ln59_1938, i12 8

]]></Node>
<StgValue><ssdm name="add_ln59_1943"/></StgValue>
</operation>

<operation id="3672" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1559" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:536 %zext_ln59_2764 = zext i12 %add_ln59_1943

]]></Node>
<StgValue><ssdm name="zext_ln59_2764"/></StgValue>
</operation>

<operation id="3673" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1560" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:537 %image_addr_2128 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2764

]]></Node>
<StgValue><ssdm name="image_addr_2128"/></StgValue>
</operation>

<operation id="3674" st_id="65" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1561" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:538 %add_ln59_1944 = add i12 %add_ln59_1938, i12 9

]]></Node>
<StgValue><ssdm name="add_ln59_1944"/></StgValue>
</operation>

<operation id="3675" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1562" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:539 %zext_ln59_2765 = zext i12 %add_ln59_1944

]]></Node>
<StgValue><ssdm name="zext_ln59_2765"/></StgValue>
</operation>

<operation id="3676" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1563" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:540 %image_addr_2129 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2765

]]></Node>
<StgValue><ssdm name="image_addr_2129"/></StgValue>
</operation>

<operation id="3677" st_id="65" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3053" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2030 %mul_4_1_1 = fmul i32 %conv2_weights_1_load_2120_read, i32 %image_load_2120

]]></Node>
<StgValue><ssdm name="mul_4_1_1"/></StgValue>
</operation>

<operation id="3678" st_id="65" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3056" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2033 %mul_4_1_1_1 = fmul i32 %conv2_weights_1_load_2121_read, i32 %image_load_2121

]]></Node>
<StgValue><ssdm name="mul_4_1_1_1"/></StgValue>
</operation>

<operation id="3679" st_id="65" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3059" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2036 %mul_4_1_1_2 = fmul i32 %conv2_weights_1_load_2122_read, i32 %image_load_2122

]]></Node>
<StgValue><ssdm name="mul_4_1_1_2"/></StgValue>
</operation>

<operation id="3680" st_id="65" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3062" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2039 %mul_4_1_1_3 = fmul i32 %conv2_weights_1_load_2123_read, i32 %image_load_2123

]]></Node>
<StgValue><ssdm name="mul_4_1_1_3"/></StgValue>
</operation>

<operation id="3681" st_id="65" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3065" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2042 %mul_4_1_1_4 = fmul i32 %conv2_weights_1_load_2124_read, i32 %image_load_2124

]]></Node>
<StgValue><ssdm name="mul_4_1_1_4"/></StgValue>
</operation>

<operation id="3682" st_id="65" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3068" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2045 %mul_4_1_1_5 = fmul i32 %conv2_weights_1_load_2125_read, i32 %image_load_2125

]]></Node>
<StgValue><ssdm name="mul_4_1_1_5"/></StgValue>
</operation>

<operation id="3683" st_id="65" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3070" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2047 %image_load_2126 = load i12 %image_addr_2126

]]></Node>
<StgValue><ssdm name="image_load_2126"/></StgValue>
</operation>

<operation id="3684" st_id="65" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3073" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2050 %image_load_2127 = load i12 %image_addr_2127

]]></Node>
<StgValue><ssdm name="image_load_2127"/></StgValue>
</operation>

<operation id="3685" st_id="65" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3076" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2053 %image_load_2128 = load i12 %image_addr_2128

]]></Node>
<StgValue><ssdm name="image_load_2128"/></StgValue>
</operation>

<operation id="3686" st_id="65" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3079" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2056 %image_load_2129 = load i12 %image_addr_2129

]]></Node>
<StgValue><ssdm name="image_load_2129"/></StgValue>
</operation>
</state>

<state id="66" st_id="67">

<operation id="3687" st_id="66" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1451" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:428 %add40_4_15 = fadd i32 %add40_4_14, i32 %mul_4_15

]]></Node>
<StgValue><ssdm name="add40_4_15"/></StgValue>
</operation>

<operation id="3688" st_id="66" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1564" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:541 %add_ln59_1945 = add i12 %add_ln59_1938, i12 10

]]></Node>
<StgValue><ssdm name="add_ln59_1945"/></StgValue>
</operation>

<operation id="3689" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1565" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:542 %zext_ln59_2766 = zext i12 %add_ln59_1945

]]></Node>
<StgValue><ssdm name="zext_ln59_2766"/></StgValue>
</operation>

<operation id="3690" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1566" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:543 %image_addr_2130 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2766

]]></Node>
<StgValue><ssdm name="image_addr_2130"/></StgValue>
</operation>

<operation id="3691" st_id="66" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1567" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:544 %add_ln59_1946 = add i12 %add_ln59_1938, i12 11

]]></Node>
<StgValue><ssdm name="add_ln59_1946"/></StgValue>
</operation>

<operation id="3692" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1568" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:545 %zext_ln59_2767 = zext i12 %add_ln59_1946

]]></Node>
<StgValue><ssdm name="zext_ln59_2767"/></StgValue>
</operation>

<operation id="3693" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1569" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:546 %image_addr_2131 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2767

]]></Node>
<StgValue><ssdm name="image_addr_2131"/></StgValue>
</operation>

<operation id="3694" st_id="66" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3059" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2036 %mul_4_1_1_2 = fmul i32 %conv2_weights_1_load_2122_read, i32 %image_load_2122

]]></Node>
<StgValue><ssdm name="mul_4_1_1_2"/></StgValue>
</operation>

<operation id="3695" st_id="66" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3062" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2039 %mul_4_1_1_3 = fmul i32 %conv2_weights_1_load_2123_read, i32 %image_load_2123

]]></Node>
<StgValue><ssdm name="mul_4_1_1_3"/></StgValue>
</operation>

<operation id="3696" st_id="66" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3065" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2042 %mul_4_1_1_4 = fmul i32 %conv2_weights_1_load_2124_read, i32 %image_load_2124

]]></Node>
<StgValue><ssdm name="mul_4_1_1_4"/></StgValue>
</operation>

<operation id="3697" st_id="66" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3068" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2045 %mul_4_1_1_5 = fmul i32 %conv2_weights_1_load_2125_read, i32 %image_load_2125

]]></Node>
<StgValue><ssdm name="mul_4_1_1_5"/></StgValue>
</operation>

<operation id="3698" st_id="66" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3071" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2048 %mul_4_1_1_6 = fmul i32 %conv2_weights_1_load_2126_read, i32 %image_load_2126

]]></Node>
<StgValue><ssdm name="mul_4_1_1_6"/></StgValue>
</operation>

<operation id="3699" st_id="66" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3074" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2051 %mul_4_1_1_7 = fmul i32 %conv2_weights_1_load_2127_read, i32 %image_load_2127

]]></Node>
<StgValue><ssdm name="mul_4_1_1_7"/></StgValue>
</operation>

<operation id="3700" st_id="66" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3076" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2053 %image_load_2128 = load i12 %image_addr_2128

]]></Node>
<StgValue><ssdm name="image_load_2128"/></StgValue>
</operation>

<operation id="3701" st_id="66" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3079" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2056 %image_load_2129 = load i12 %image_addr_2129

]]></Node>
<StgValue><ssdm name="image_load_2129"/></StgValue>
</operation>

<operation id="3702" st_id="66" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3082" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2059 %image_load_2130 = load i12 %image_addr_2130

]]></Node>
<StgValue><ssdm name="image_load_2130"/></StgValue>
</operation>

<operation id="3703" st_id="66" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3085" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2062 %image_load_2131 = load i12 %image_addr_2131

]]></Node>
<StgValue><ssdm name="image_load_2131"/></StgValue>
</operation>
</state>

<state id="67" st_id="68">

<operation id="3704" st_id="67" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1451" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:428 %add40_4_15 = fadd i32 %add40_4_14, i32 %mul_4_15

]]></Node>
<StgValue><ssdm name="add40_4_15"/></StgValue>
</operation>

<operation id="3705" st_id="67" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1570" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:547 %add_ln59_1947 = add i12 %add_ln59_1938, i12 12

]]></Node>
<StgValue><ssdm name="add_ln59_1947"/></StgValue>
</operation>

<operation id="3706" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1571" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:548 %zext_ln59_2768 = zext i12 %add_ln59_1947

]]></Node>
<StgValue><ssdm name="zext_ln59_2768"/></StgValue>
</operation>

<operation id="3707" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1572" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:549 %image_addr_2132 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2768

]]></Node>
<StgValue><ssdm name="image_addr_2132"/></StgValue>
</operation>

<operation id="3708" st_id="67" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1573" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:550 %add_ln59_1948 = add i12 %add_ln59_1938, i12 13

]]></Node>
<StgValue><ssdm name="add_ln59_1948"/></StgValue>
</operation>

<operation id="3709" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1574" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:551 %zext_ln59_2769 = zext i12 %add_ln59_1948

]]></Node>
<StgValue><ssdm name="zext_ln59_2769"/></StgValue>
</operation>

<operation id="3710" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1575" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:552 %image_addr_2133 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2769

]]></Node>
<StgValue><ssdm name="image_addr_2133"/></StgValue>
</operation>

<operation id="3711" st_id="67" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3065" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2042 %mul_4_1_1_4 = fmul i32 %conv2_weights_1_load_2124_read, i32 %image_load_2124

]]></Node>
<StgValue><ssdm name="mul_4_1_1_4"/></StgValue>
</operation>

<operation id="3712" st_id="67" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3068" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2045 %mul_4_1_1_5 = fmul i32 %conv2_weights_1_load_2125_read, i32 %image_load_2125

]]></Node>
<StgValue><ssdm name="mul_4_1_1_5"/></StgValue>
</operation>

<operation id="3713" st_id="67" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3071" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2048 %mul_4_1_1_6 = fmul i32 %conv2_weights_1_load_2126_read, i32 %image_load_2126

]]></Node>
<StgValue><ssdm name="mul_4_1_1_6"/></StgValue>
</operation>

<operation id="3714" st_id="67" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3074" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2051 %mul_4_1_1_7 = fmul i32 %conv2_weights_1_load_2127_read, i32 %image_load_2127

]]></Node>
<StgValue><ssdm name="mul_4_1_1_7"/></StgValue>
</operation>

<operation id="3715" st_id="67" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3077" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2054 %mul_4_1_1_8 = fmul i32 %conv2_weights_1_load_2128_read, i32 %image_load_2128

]]></Node>
<StgValue><ssdm name="mul_4_1_1_8"/></StgValue>
</operation>

<operation id="3716" st_id="67" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3080" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2057 %mul_4_1_1_9 = fmul i32 %conv2_weights_1_load_2129_read, i32 %image_load_2129

]]></Node>
<StgValue><ssdm name="mul_4_1_1_9"/></StgValue>
</operation>

<operation id="3717" st_id="67" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3082" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2059 %image_load_2130 = load i12 %image_addr_2130

]]></Node>
<StgValue><ssdm name="image_load_2130"/></StgValue>
</operation>

<operation id="3718" st_id="67" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3085" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2062 %image_load_2131 = load i12 %image_addr_2131

]]></Node>
<StgValue><ssdm name="image_load_2131"/></StgValue>
</operation>

<operation id="3719" st_id="67" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3088" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2065 %image_load_2132 = load i12 %image_addr_2132

]]></Node>
<StgValue><ssdm name="image_load_2132"/></StgValue>
</operation>

<operation id="3720" st_id="67" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3091" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2068 %image_load_2133 = load i12 %image_addr_2133

]]></Node>
<StgValue><ssdm name="image_load_2133"/></StgValue>
</operation>
</state>

<state id="68" st_id="69">

<operation id="3721" st_id="68" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1451" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:428 %add40_4_15 = fadd i32 %add40_4_14, i32 %mul_4_15

]]></Node>
<StgValue><ssdm name="add40_4_15"/></StgValue>
</operation>

<operation id="3722" st_id="68" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1576" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:553 %add_ln59_1949 = add i12 %add_ln59_1938, i12 14

]]></Node>
<StgValue><ssdm name="add_ln59_1949"/></StgValue>
</operation>

<operation id="3723" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1577" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:554 %zext_ln59_2770 = zext i12 %add_ln59_1949

]]></Node>
<StgValue><ssdm name="zext_ln59_2770"/></StgValue>
</operation>

<operation id="3724" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1578" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:555 %image_addr_2134 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2770

]]></Node>
<StgValue><ssdm name="image_addr_2134"/></StgValue>
</operation>

<operation id="3725" st_id="68" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1579" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:556 %add_ln59_1950 = add i12 %add_ln59_1938, i12 15

]]></Node>
<StgValue><ssdm name="add_ln59_1950"/></StgValue>
</operation>

<operation id="3726" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1580" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:557 %zext_ln59_2771 = zext i12 %add_ln59_1950

]]></Node>
<StgValue><ssdm name="zext_ln59_2771"/></StgValue>
</operation>

<operation id="3727" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1581" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:558 %image_addr_2135 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2771

]]></Node>
<StgValue><ssdm name="image_addr_2135"/></StgValue>
</operation>

<operation id="3728" st_id="68" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3071" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2048 %mul_4_1_1_6 = fmul i32 %conv2_weights_1_load_2126_read, i32 %image_load_2126

]]></Node>
<StgValue><ssdm name="mul_4_1_1_6"/></StgValue>
</operation>

<operation id="3729" st_id="68" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3074" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2051 %mul_4_1_1_7 = fmul i32 %conv2_weights_1_load_2127_read, i32 %image_load_2127

]]></Node>
<StgValue><ssdm name="mul_4_1_1_7"/></StgValue>
</operation>

<operation id="3730" st_id="68" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3077" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2054 %mul_4_1_1_8 = fmul i32 %conv2_weights_1_load_2128_read, i32 %image_load_2128

]]></Node>
<StgValue><ssdm name="mul_4_1_1_8"/></StgValue>
</operation>

<operation id="3731" st_id="68" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3080" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2057 %mul_4_1_1_9 = fmul i32 %conv2_weights_1_load_2129_read, i32 %image_load_2129

]]></Node>
<StgValue><ssdm name="mul_4_1_1_9"/></StgValue>
</operation>

<operation id="3732" st_id="68" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3083" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2060 %mul_4_1_1_s = fmul i32 %conv2_weights_1_load_2130_read, i32 %image_load_2130

]]></Node>
<StgValue><ssdm name="mul_4_1_1_s"/></StgValue>
</operation>

<operation id="3733" st_id="68" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3086" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2063 %mul_4_1_1_10 = fmul i32 %conv2_weights_1_load_2131_read, i32 %image_load_2131

]]></Node>
<StgValue><ssdm name="mul_4_1_1_10"/></StgValue>
</operation>

<operation id="3734" st_id="68" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3088" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2065 %image_load_2132 = load i12 %image_addr_2132

]]></Node>
<StgValue><ssdm name="image_load_2132"/></StgValue>
</operation>

<operation id="3735" st_id="68" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3091" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2068 %image_load_2133 = load i12 %image_addr_2133

]]></Node>
<StgValue><ssdm name="image_load_2133"/></StgValue>
</operation>

<operation id="3736" st_id="68" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3094" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2071 %image_load_2134 = load i12 %image_addr_2134

]]></Node>
<StgValue><ssdm name="image_load_2134"/></StgValue>
</operation>

<operation id="3737" st_id="68" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3097" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2074 %image_load_2135 = load i12 %image_addr_2135

]]></Node>
<StgValue><ssdm name="image_load_2135"/></StgValue>
</operation>
</state>

<state id="69" st_id="70">

<operation id="3738" st_id="69" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1451" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:428 %add40_4_15 = fadd i32 %add40_4_14, i32 %mul_4_15

]]></Node>
<StgValue><ssdm name="add40_4_15"/></StgValue>
</operation>

<operation id="3739" st_id="69" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1582" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:559 %add_ln59_1951 = add i12 %add_ln59_1938, i12 16

]]></Node>
<StgValue><ssdm name="add_ln59_1951"/></StgValue>
</operation>

<operation id="3740" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1583" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:560 %zext_ln59_2772 = zext i12 %add_ln59_1951

]]></Node>
<StgValue><ssdm name="zext_ln59_2772"/></StgValue>
</operation>

<operation id="3741" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1584" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:561 %image_addr_2136 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2772

]]></Node>
<StgValue><ssdm name="image_addr_2136"/></StgValue>
</operation>

<operation id="3742" st_id="69" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1585" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:562 %add_ln59_1952 = add i12 %add_ln59_1938, i12 17

]]></Node>
<StgValue><ssdm name="add_ln59_1952"/></StgValue>
</operation>

<operation id="3743" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1586" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:563 %zext_ln59_2773 = zext i12 %add_ln59_1952

]]></Node>
<StgValue><ssdm name="zext_ln59_2773"/></StgValue>
</operation>

<operation id="3744" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1587" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:564 %image_addr_2137 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2773

]]></Node>
<StgValue><ssdm name="image_addr_2137"/></StgValue>
</operation>

<operation id="3745" st_id="69" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3077" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2054 %mul_4_1_1_8 = fmul i32 %conv2_weights_1_load_2128_read, i32 %image_load_2128

]]></Node>
<StgValue><ssdm name="mul_4_1_1_8"/></StgValue>
</operation>

<operation id="3746" st_id="69" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3080" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2057 %mul_4_1_1_9 = fmul i32 %conv2_weights_1_load_2129_read, i32 %image_load_2129

]]></Node>
<StgValue><ssdm name="mul_4_1_1_9"/></StgValue>
</operation>

<operation id="3747" st_id="69" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3083" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2060 %mul_4_1_1_s = fmul i32 %conv2_weights_1_load_2130_read, i32 %image_load_2130

]]></Node>
<StgValue><ssdm name="mul_4_1_1_s"/></StgValue>
</operation>

<operation id="3748" st_id="69" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3086" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2063 %mul_4_1_1_10 = fmul i32 %conv2_weights_1_load_2131_read, i32 %image_load_2131

]]></Node>
<StgValue><ssdm name="mul_4_1_1_10"/></StgValue>
</operation>

<operation id="3749" st_id="69" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3089" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2066 %mul_4_1_1_11 = fmul i32 %conv2_weights_1_load_2132_read, i32 %image_load_2132

]]></Node>
<StgValue><ssdm name="mul_4_1_1_11"/></StgValue>
</operation>

<operation id="3750" st_id="69" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3092" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2069 %mul_4_1_1_12 = fmul i32 %conv2_weights_1_load_2133_read, i32 %image_load_2133

]]></Node>
<StgValue><ssdm name="mul_4_1_1_12"/></StgValue>
</operation>

<operation id="3751" st_id="69" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3094" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2071 %image_load_2134 = load i12 %image_addr_2134

]]></Node>
<StgValue><ssdm name="image_load_2134"/></StgValue>
</operation>

<operation id="3752" st_id="69" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3097" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2074 %image_load_2135 = load i12 %image_addr_2135

]]></Node>
<StgValue><ssdm name="image_load_2135"/></StgValue>
</operation>

<operation id="3753" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3100" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2077 %image_load_2136 = load i12 %image_addr_2136

]]></Node>
<StgValue><ssdm name="image_load_2136"/></StgValue>
</operation>

<operation id="3754" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3103" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2080 %image_load_2137 = load i12 %image_addr_2137

]]></Node>
<StgValue><ssdm name="image_load_2137"/></StgValue>
</operation>
</state>

<state id="70" st_id="71">

<operation id="3755" st_id="70" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1454" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:431 %add40_4_16 = fadd i32 %add40_4_15, i32 %mul_4_16

]]></Node>
<StgValue><ssdm name="add40_4_16"/></StgValue>
</operation>

<operation id="3756" st_id="70" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1588" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:565 %add_ln59_1953 = add i12 %add_ln59_1938, i12 18

]]></Node>
<StgValue><ssdm name="add_ln59_1953"/></StgValue>
</operation>

<operation id="3757" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1589" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:566 %zext_ln59_2774 = zext i12 %add_ln59_1953

]]></Node>
<StgValue><ssdm name="zext_ln59_2774"/></StgValue>
</operation>

<operation id="3758" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1590" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:567 %image_addr_2138 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2774

]]></Node>
<StgValue><ssdm name="image_addr_2138"/></StgValue>
</operation>

<operation id="3759" st_id="70" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1591" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:568 %add_ln59_1954 = add i12 %add_ln59_1938, i12 19

]]></Node>
<StgValue><ssdm name="add_ln59_1954"/></StgValue>
</operation>

<operation id="3760" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1592" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:569 %zext_ln59_2775 = zext i12 %add_ln59_1954

]]></Node>
<StgValue><ssdm name="zext_ln59_2775"/></StgValue>
</operation>

<operation id="3761" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1593" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:570 %image_addr_2139 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2775

]]></Node>
<StgValue><ssdm name="image_addr_2139"/></StgValue>
</operation>

<operation id="3762" st_id="70" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3083" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2060 %mul_4_1_1_s = fmul i32 %conv2_weights_1_load_2130_read, i32 %image_load_2130

]]></Node>
<StgValue><ssdm name="mul_4_1_1_s"/></StgValue>
</operation>

<operation id="3763" st_id="70" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3086" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2063 %mul_4_1_1_10 = fmul i32 %conv2_weights_1_load_2131_read, i32 %image_load_2131

]]></Node>
<StgValue><ssdm name="mul_4_1_1_10"/></StgValue>
</operation>

<operation id="3764" st_id="70" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3089" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2066 %mul_4_1_1_11 = fmul i32 %conv2_weights_1_load_2132_read, i32 %image_load_2132

]]></Node>
<StgValue><ssdm name="mul_4_1_1_11"/></StgValue>
</operation>

<operation id="3765" st_id="70" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3092" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2069 %mul_4_1_1_12 = fmul i32 %conv2_weights_1_load_2133_read, i32 %image_load_2133

]]></Node>
<StgValue><ssdm name="mul_4_1_1_12"/></StgValue>
</operation>

<operation id="3766" st_id="70" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3095" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2072 %mul_4_1_1_13 = fmul i32 %conv2_weights_1_load_2134_read, i32 %image_load_2134

]]></Node>
<StgValue><ssdm name="mul_4_1_1_13"/></StgValue>
</operation>

<operation id="3767" st_id="70" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3098" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2075 %mul_4_1_1_14 = fmul i32 %conv2_weights_1_load_2135_read, i32 %image_load_2135

]]></Node>
<StgValue><ssdm name="mul_4_1_1_14"/></StgValue>
</operation>

<operation id="3768" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3100" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2077 %image_load_2136 = load i12 %image_addr_2136

]]></Node>
<StgValue><ssdm name="image_load_2136"/></StgValue>
</operation>

<operation id="3769" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3103" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2080 %image_load_2137 = load i12 %image_addr_2137

]]></Node>
<StgValue><ssdm name="image_load_2137"/></StgValue>
</operation>

<operation id="3770" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3106" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2083 %image_load_2138 = load i12 %image_addr_2138

]]></Node>
<StgValue><ssdm name="image_load_2138"/></StgValue>
</operation>

<operation id="3771" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3109" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2086 %image_load_2139 = load i12 %image_addr_2139

]]></Node>
<StgValue><ssdm name="image_load_2139"/></StgValue>
</operation>
</state>

<state id="71" st_id="72">

<operation id="3772" st_id="71" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1454" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:431 %add40_4_16 = fadd i32 %add40_4_15, i32 %mul_4_16

]]></Node>
<StgValue><ssdm name="add40_4_16"/></StgValue>
</operation>

<operation id="3773" st_id="71" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1912" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc68.4:889 %add_ln59_2027 = add i10 %sext_ln51, i10 %zext_ln59_2836

]]></Node>
<StgValue><ssdm name="add_ln59_2027"/></StgValue>
</operation>

<operation id="3774" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1913" bw="8" op_0_bw="10">
<![CDATA[
for.inc68.4:890 %trunc_ln59_131 = trunc i10 %add_ln59_2027

]]></Node>
<StgValue><ssdm name="trunc_ln59_131"/></StgValue>
</operation>

<operation id="3775" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1914" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
for.inc68.4:891 %p_shl274 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln59_131, i4 0

]]></Node>
<StgValue><ssdm name="p_shl274"/></StgValue>
</operation>

<operation id="3776" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1915" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
for.inc68.4:892 %p_shl275 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %add_ln59_2027, i2 0

]]></Node>
<StgValue><ssdm name="p_shl275"/></StgValue>
</operation>

<operation id="3777" st_id="71" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1916" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:893 %add_ln59_2028 = add i12 %p_shl274, i12 %p_shl275

]]></Node>
<StgValue><ssdm name="add_ln59_2028"/></StgValue>
</operation>

<operation id="3778" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1917" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:894 %zext_ln59_2857 = zext i12 %add_ln59_2028

]]></Node>
<StgValue><ssdm name="zext_ln59_2857"/></StgValue>
</operation>

<operation id="3779" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1918" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:895 %image_addr_2140 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2857

]]></Node>
<StgValue><ssdm name="image_addr_2140"/></StgValue>
</operation>

<operation id="3780" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1919" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:896 %or_ln59_333 = or i12 %add_ln59_2028, i12 1

]]></Node>
<StgValue><ssdm name="or_ln59_333"/></StgValue>
</operation>

<operation id="3781" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1920" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:897 %zext_ln59_2858 = zext i12 %or_ln59_333

]]></Node>
<StgValue><ssdm name="zext_ln59_2858"/></StgValue>
</operation>

<operation id="3782" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1921" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:898 %image_addr_2141 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2858

]]></Node>
<StgValue><ssdm name="image_addr_2141"/></StgValue>
</operation>

<operation id="3783" st_id="71" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3089" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2066 %mul_4_1_1_11 = fmul i32 %conv2_weights_1_load_2132_read, i32 %image_load_2132

]]></Node>
<StgValue><ssdm name="mul_4_1_1_11"/></StgValue>
</operation>

<operation id="3784" st_id="71" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3092" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2069 %mul_4_1_1_12 = fmul i32 %conv2_weights_1_load_2133_read, i32 %image_load_2133

]]></Node>
<StgValue><ssdm name="mul_4_1_1_12"/></StgValue>
</operation>

<operation id="3785" st_id="71" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3095" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2072 %mul_4_1_1_13 = fmul i32 %conv2_weights_1_load_2134_read, i32 %image_load_2134

]]></Node>
<StgValue><ssdm name="mul_4_1_1_13"/></StgValue>
</operation>

<operation id="3786" st_id="71" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3098" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2075 %mul_4_1_1_14 = fmul i32 %conv2_weights_1_load_2135_read, i32 %image_load_2135

]]></Node>
<StgValue><ssdm name="mul_4_1_1_14"/></StgValue>
</operation>

<operation id="3787" st_id="71" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2078 %mul_4_1_1_15 = fmul i32 %conv2_weights_1_load_2136_read, i32 %image_load_2136

]]></Node>
<StgValue><ssdm name="mul_4_1_1_15"/></StgValue>
</operation>

<operation id="3788" st_id="71" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2081 %mul_4_1_1_16 = fmul i32 %conv2_weights_1_load_2137_read, i32 %image_load_2137

]]></Node>
<StgValue><ssdm name="mul_4_1_1_16"/></StgValue>
</operation>

<operation id="3789" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3106" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2083 %image_load_2138 = load i12 %image_addr_2138

]]></Node>
<StgValue><ssdm name="image_load_2138"/></StgValue>
</operation>

<operation id="3790" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3109" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2086 %image_load_2139 = load i12 %image_addr_2139

]]></Node>
<StgValue><ssdm name="image_load_2139"/></StgValue>
</operation>

<operation id="3791" st_id="71" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3112" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2089 %image_load_2140 = load i12 %image_addr_2140

]]></Node>
<StgValue><ssdm name="image_load_2140"/></StgValue>
</operation>

<operation id="3792" st_id="71" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3115" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2092 %image_load_2141 = load i12 %image_addr_2141

]]></Node>
<StgValue><ssdm name="image_load_2141"/></StgValue>
</operation>
</state>

<state id="72" st_id="73">

<operation id="3793" st_id="72" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1454" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:431 %add40_4_16 = fadd i32 %add40_4_15, i32 %mul_4_16

]]></Node>
<StgValue><ssdm name="add40_4_16"/></StgValue>
</operation>

<operation id="3794" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1922" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:899 %or_ln59_334 = or i12 %add_ln59_2028, i12 2

]]></Node>
<StgValue><ssdm name="or_ln59_334"/></StgValue>
</operation>

<operation id="3795" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1923" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:900 %zext_ln59_2859 = zext i12 %or_ln59_334

]]></Node>
<StgValue><ssdm name="zext_ln59_2859"/></StgValue>
</operation>

<operation id="3796" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1924" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:901 %image_addr_2142 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2859

]]></Node>
<StgValue><ssdm name="image_addr_2142"/></StgValue>
</operation>

<operation id="3797" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1925" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:902 %or_ln59_335 = or i12 %add_ln59_2028, i12 3

]]></Node>
<StgValue><ssdm name="or_ln59_335"/></StgValue>
</operation>

<operation id="3798" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1926" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:903 %zext_ln59_2860 = zext i12 %or_ln59_335

]]></Node>
<StgValue><ssdm name="zext_ln59_2860"/></StgValue>
</operation>

<operation id="3799" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1927" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:904 %image_addr_2143 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2860

]]></Node>
<StgValue><ssdm name="image_addr_2143"/></StgValue>
</operation>

<operation id="3800" st_id="72" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3095" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2072 %mul_4_1_1_13 = fmul i32 %conv2_weights_1_load_2134_read, i32 %image_load_2134

]]></Node>
<StgValue><ssdm name="mul_4_1_1_13"/></StgValue>
</operation>

<operation id="3801" st_id="72" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3098" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2075 %mul_4_1_1_14 = fmul i32 %conv2_weights_1_load_2135_read, i32 %image_load_2135

]]></Node>
<StgValue><ssdm name="mul_4_1_1_14"/></StgValue>
</operation>

<operation id="3802" st_id="72" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2078 %mul_4_1_1_15 = fmul i32 %conv2_weights_1_load_2136_read, i32 %image_load_2136

]]></Node>
<StgValue><ssdm name="mul_4_1_1_15"/></StgValue>
</operation>

<operation id="3803" st_id="72" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2081 %mul_4_1_1_16 = fmul i32 %conv2_weights_1_load_2137_read, i32 %image_load_2137

]]></Node>
<StgValue><ssdm name="mul_4_1_1_16"/></StgValue>
</operation>

<operation id="3804" st_id="72" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2084 %mul_4_1_1_17 = fmul i32 %conv2_weights_1_load_2138_read, i32 %image_load_2138

]]></Node>
<StgValue><ssdm name="mul_4_1_1_17"/></StgValue>
</operation>

<operation id="3805" st_id="72" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2087 %mul_4_1_1_18 = fmul i32 %conv2_weights_1_load_2139_read, i32 %image_load_2139

]]></Node>
<StgValue><ssdm name="mul_4_1_1_18"/></StgValue>
</operation>

<operation id="3806" st_id="72" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3112" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2089 %image_load_2140 = load i12 %image_addr_2140

]]></Node>
<StgValue><ssdm name="image_load_2140"/></StgValue>
</operation>

<operation id="3807" st_id="72" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3115" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2092 %image_load_2141 = load i12 %image_addr_2141

]]></Node>
<StgValue><ssdm name="image_load_2141"/></StgValue>
</operation>

<operation id="3808" st_id="72" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3118" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2095 %image_load_2142 = load i12 %image_addr_2142

]]></Node>
<StgValue><ssdm name="image_load_2142"/></StgValue>
</operation>

<operation id="3809" st_id="72" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3121" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2098 %image_load_2143 = load i12 %image_addr_2143

]]></Node>
<StgValue><ssdm name="image_load_2143"/></StgValue>
</operation>
</state>

<state id="73" st_id="74">

<operation id="3810" st_id="73" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1454" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:431 %add40_4_16 = fadd i32 %add40_4_15, i32 %mul_4_16

]]></Node>
<StgValue><ssdm name="add40_4_16"/></StgValue>
</operation>

<operation id="3811" st_id="73" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1928" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:905 %add_ln59_2029 = add i12 %add_ln59_2028, i12 4

]]></Node>
<StgValue><ssdm name="add_ln59_2029"/></StgValue>
</operation>

<operation id="3812" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1929" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:906 %zext_ln59_2861 = zext i12 %add_ln59_2029

]]></Node>
<StgValue><ssdm name="zext_ln59_2861"/></StgValue>
</operation>

<operation id="3813" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1930" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:907 %image_addr_2144 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2861

]]></Node>
<StgValue><ssdm name="image_addr_2144"/></StgValue>
</operation>

<operation id="3814" st_id="73" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1931" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:908 %add_ln59_2030 = add i12 %add_ln59_2028, i12 5

]]></Node>
<StgValue><ssdm name="add_ln59_2030"/></StgValue>
</operation>

<operation id="3815" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1932" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:909 %zext_ln59_2862 = zext i12 %add_ln59_2030

]]></Node>
<StgValue><ssdm name="zext_ln59_2862"/></StgValue>
</operation>

<operation id="3816" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1933" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:910 %image_addr_2145 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2862

]]></Node>
<StgValue><ssdm name="image_addr_2145"/></StgValue>
</operation>

<operation id="3817" st_id="73" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2078 %mul_4_1_1_15 = fmul i32 %conv2_weights_1_load_2136_read, i32 %image_load_2136

]]></Node>
<StgValue><ssdm name="mul_4_1_1_15"/></StgValue>
</operation>

<operation id="3818" st_id="73" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2081 %mul_4_1_1_16 = fmul i32 %conv2_weights_1_load_2137_read, i32 %image_load_2137

]]></Node>
<StgValue><ssdm name="mul_4_1_1_16"/></StgValue>
</operation>

<operation id="3819" st_id="73" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2084 %mul_4_1_1_17 = fmul i32 %conv2_weights_1_load_2138_read, i32 %image_load_2138

]]></Node>
<StgValue><ssdm name="mul_4_1_1_17"/></StgValue>
</operation>

<operation id="3820" st_id="73" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2087 %mul_4_1_1_18 = fmul i32 %conv2_weights_1_load_2139_read, i32 %image_load_2139

]]></Node>
<StgValue><ssdm name="mul_4_1_1_18"/></StgValue>
</operation>

<operation id="3821" st_id="73" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2090 %mul_4_1_2 = fmul i32 %conv2_weights_1_load_2140_read, i32 %image_load_2140

]]></Node>
<StgValue><ssdm name="mul_4_1_2"/></StgValue>
</operation>

<operation id="3822" st_id="73" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2093 %mul_4_1_2_1 = fmul i32 %conv2_weights_1_load_2141_read, i32 %image_load_2141

]]></Node>
<StgValue><ssdm name="mul_4_1_2_1"/></StgValue>
</operation>

<operation id="3823" st_id="73" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3118" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2095 %image_load_2142 = load i12 %image_addr_2142

]]></Node>
<StgValue><ssdm name="image_load_2142"/></StgValue>
</operation>

<operation id="3824" st_id="73" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3121" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2098 %image_load_2143 = load i12 %image_addr_2143

]]></Node>
<StgValue><ssdm name="image_load_2143"/></StgValue>
</operation>

<operation id="3825" st_id="73" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3124" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2101 %image_load_2144 = load i12 %image_addr_2144

]]></Node>
<StgValue><ssdm name="image_load_2144"/></StgValue>
</operation>

<operation id="3826" st_id="73" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3127" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2104 %image_load_2145 = load i12 %image_addr_2145

]]></Node>
<StgValue><ssdm name="image_load_2145"/></StgValue>
</operation>
</state>

<state id="74" st_id="75">

<operation id="3827" st_id="74" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1457" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:434 %add40_4_17 = fadd i32 %add40_4_16, i32 %mul_4_17

]]></Node>
<StgValue><ssdm name="add40_4_17"/></StgValue>
</operation>

<operation id="3828" st_id="74" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1934" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:911 %add_ln59_2031 = add i12 %add_ln59_2028, i12 6

]]></Node>
<StgValue><ssdm name="add_ln59_2031"/></StgValue>
</operation>

<operation id="3829" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1935" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:912 %zext_ln59_2863 = zext i12 %add_ln59_2031

]]></Node>
<StgValue><ssdm name="zext_ln59_2863"/></StgValue>
</operation>

<operation id="3830" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1936" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:913 %image_addr_2146 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2863

]]></Node>
<StgValue><ssdm name="image_addr_2146"/></StgValue>
</operation>

<operation id="3831" st_id="74" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1937" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:914 %add_ln59_2032 = add i12 %add_ln59_2028, i12 7

]]></Node>
<StgValue><ssdm name="add_ln59_2032"/></StgValue>
</operation>

<operation id="3832" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1938" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:915 %zext_ln59_2864 = zext i12 %add_ln59_2032

]]></Node>
<StgValue><ssdm name="zext_ln59_2864"/></StgValue>
</operation>

<operation id="3833" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1939" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:916 %image_addr_2147 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2864

]]></Node>
<StgValue><ssdm name="image_addr_2147"/></StgValue>
</operation>

<operation id="3834" st_id="74" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2084 %mul_4_1_1_17 = fmul i32 %conv2_weights_1_load_2138_read, i32 %image_load_2138

]]></Node>
<StgValue><ssdm name="mul_4_1_1_17"/></StgValue>
</operation>

<operation id="3835" st_id="74" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2087 %mul_4_1_1_18 = fmul i32 %conv2_weights_1_load_2139_read, i32 %image_load_2139

]]></Node>
<StgValue><ssdm name="mul_4_1_1_18"/></StgValue>
</operation>

<operation id="3836" st_id="74" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2090 %mul_4_1_2 = fmul i32 %conv2_weights_1_load_2140_read, i32 %image_load_2140

]]></Node>
<StgValue><ssdm name="mul_4_1_2"/></StgValue>
</operation>

<operation id="3837" st_id="74" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2093 %mul_4_1_2_1 = fmul i32 %conv2_weights_1_load_2141_read, i32 %image_load_2141

]]></Node>
<StgValue><ssdm name="mul_4_1_2_1"/></StgValue>
</operation>

<operation id="3838" st_id="74" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2096 %mul_4_1_2_2 = fmul i32 %conv2_weights_1_load_2142_read, i32 %image_load_2142

]]></Node>
<StgValue><ssdm name="mul_4_1_2_2"/></StgValue>
</operation>

<operation id="3839" st_id="74" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2099 %mul_4_1_2_3 = fmul i32 %conv2_weights_1_load_2143_read, i32 %image_load_2143

]]></Node>
<StgValue><ssdm name="mul_4_1_2_3"/></StgValue>
</operation>

<operation id="3840" st_id="74" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3124" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2101 %image_load_2144 = load i12 %image_addr_2144

]]></Node>
<StgValue><ssdm name="image_load_2144"/></StgValue>
</operation>

<operation id="3841" st_id="74" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3127" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2104 %image_load_2145 = load i12 %image_addr_2145

]]></Node>
<StgValue><ssdm name="image_load_2145"/></StgValue>
</operation>

<operation id="3842" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3130" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2107 %image_load_2146 = load i12 %image_addr_2146

]]></Node>
<StgValue><ssdm name="image_load_2146"/></StgValue>
</operation>

<operation id="3843" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3133" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2110 %image_load_2147 = load i12 %image_addr_2147

]]></Node>
<StgValue><ssdm name="image_load_2147"/></StgValue>
</operation>
</state>

<state id="75" st_id="76">

<operation id="3844" st_id="75" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1457" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:434 %add40_4_17 = fadd i32 %add40_4_16, i32 %mul_4_17

]]></Node>
<StgValue><ssdm name="add40_4_17"/></StgValue>
</operation>

<operation id="3845" st_id="75" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1940" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:917 %add_ln59_2033 = add i12 %add_ln59_2028, i12 8

]]></Node>
<StgValue><ssdm name="add_ln59_2033"/></StgValue>
</operation>

<operation id="3846" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1941" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:918 %zext_ln59_2865 = zext i12 %add_ln59_2033

]]></Node>
<StgValue><ssdm name="zext_ln59_2865"/></StgValue>
</operation>

<operation id="3847" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1942" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:919 %image_addr_2148 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2865

]]></Node>
<StgValue><ssdm name="image_addr_2148"/></StgValue>
</operation>

<operation id="3848" st_id="75" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1943" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:920 %add_ln59_2034 = add i12 %add_ln59_2028, i12 9

]]></Node>
<StgValue><ssdm name="add_ln59_2034"/></StgValue>
</operation>

<operation id="3849" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1944" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:921 %zext_ln59_2866 = zext i12 %add_ln59_2034

]]></Node>
<StgValue><ssdm name="zext_ln59_2866"/></StgValue>
</operation>

<operation id="3850" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1945" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:922 %image_addr_2149 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2866

]]></Node>
<StgValue><ssdm name="image_addr_2149"/></StgValue>
</operation>

<operation id="3851" st_id="75" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2090 %mul_4_1_2 = fmul i32 %conv2_weights_1_load_2140_read, i32 %image_load_2140

]]></Node>
<StgValue><ssdm name="mul_4_1_2"/></StgValue>
</operation>

<operation id="3852" st_id="75" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2093 %mul_4_1_2_1 = fmul i32 %conv2_weights_1_load_2141_read, i32 %image_load_2141

]]></Node>
<StgValue><ssdm name="mul_4_1_2_1"/></StgValue>
</operation>

<operation id="3853" st_id="75" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2096 %mul_4_1_2_2 = fmul i32 %conv2_weights_1_load_2142_read, i32 %image_load_2142

]]></Node>
<StgValue><ssdm name="mul_4_1_2_2"/></StgValue>
</operation>

<operation id="3854" st_id="75" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2099 %mul_4_1_2_3 = fmul i32 %conv2_weights_1_load_2143_read, i32 %image_load_2143

]]></Node>
<StgValue><ssdm name="mul_4_1_2_3"/></StgValue>
</operation>

<operation id="3855" st_id="75" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2102 %mul_4_1_2_4 = fmul i32 %conv2_weights_1_load_2144_read, i32 %image_load_2144

]]></Node>
<StgValue><ssdm name="mul_4_1_2_4"/></StgValue>
</operation>

<operation id="3856" st_id="75" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2105 %mul_4_1_2_5 = fmul i32 %conv2_weights_1_load_2145_read, i32 %image_load_2145

]]></Node>
<StgValue><ssdm name="mul_4_1_2_5"/></StgValue>
</operation>

<operation id="3857" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3130" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2107 %image_load_2146 = load i12 %image_addr_2146

]]></Node>
<StgValue><ssdm name="image_load_2146"/></StgValue>
</operation>

<operation id="3858" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3133" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2110 %image_load_2147 = load i12 %image_addr_2147

]]></Node>
<StgValue><ssdm name="image_load_2147"/></StgValue>
</operation>

<operation id="3859" st_id="75" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3136" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2113 %image_load_2148 = load i12 %image_addr_2148

]]></Node>
<StgValue><ssdm name="image_load_2148"/></StgValue>
</operation>

<operation id="3860" st_id="75" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3139" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2116 %image_load_2149 = load i12 %image_addr_2149

]]></Node>
<StgValue><ssdm name="image_load_2149"/></StgValue>
</operation>
</state>

<state id="76" st_id="77">

<operation id="3861" st_id="76" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1457" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:434 %add40_4_17 = fadd i32 %add40_4_16, i32 %mul_4_17

]]></Node>
<StgValue><ssdm name="add40_4_17"/></StgValue>
</operation>

<operation id="3862" st_id="76" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1946" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:923 %add_ln59_2035 = add i12 %add_ln59_2028, i12 10

]]></Node>
<StgValue><ssdm name="add_ln59_2035"/></StgValue>
</operation>

<operation id="3863" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1947" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:924 %zext_ln59_2867 = zext i12 %add_ln59_2035

]]></Node>
<StgValue><ssdm name="zext_ln59_2867"/></StgValue>
</operation>

<operation id="3864" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1948" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:925 %image_addr_2150 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2867

]]></Node>
<StgValue><ssdm name="image_addr_2150"/></StgValue>
</operation>

<operation id="3865" st_id="76" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1949" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:926 %add_ln59_2036 = add i12 %add_ln59_2028, i12 11

]]></Node>
<StgValue><ssdm name="add_ln59_2036"/></StgValue>
</operation>

<operation id="3866" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1950" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:927 %zext_ln59_2868 = zext i12 %add_ln59_2036

]]></Node>
<StgValue><ssdm name="zext_ln59_2868"/></StgValue>
</operation>

<operation id="3867" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1951" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:928 %image_addr_2151 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2868

]]></Node>
<StgValue><ssdm name="image_addr_2151"/></StgValue>
</operation>

<operation id="3868" st_id="76" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2096 %mul_4_1_2_2 = fmul i32 %conv2_weights_1_load_2142_read, i32 %image_load_2142

]]></Node>
<StgValue><ssdm name="mul_4_1_2_2"/></StgValue>
</operation>

<operation id="3869" st_id="76" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2099 %mul_4_1_2_3 = fmul i32 %conv2_weights_1_load_2143_read, i32 %image_load_2143

]]></Node>
<StgValue><ssdm name="mul_4_1_2_3"/></StgValue>
</operation>

<operation id="3870" st_id="76" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2102 %mul_4_1_2_4 = fmul i32 %conv2_weights_1_load_2144_read, i32 %image_load_2144

]]></Node>
<StgValue><ssdm name="mul_4_1_2_4"/></StgValue>
</operation>

<operation id="3871" st_id="76" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2105 %mul_4_1_2_5 = fmul i32 %conv2_weights_1_load_2145_read, i32 %image_load_2145

]]></Node>
<StgValue><ssdm name="mul_4_1_2_5"/></StgValue>
</operation>

<operation id="3872" st_id="76" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2108 %mul_4_1_2_6 = fmul i32 %conv2_weights_1_load_2146_read, i32 %image_load_2146

]]></Node>
<StgValue><ssdm name="mul_4_1_2_6"/></StgValue>
</operation>

<operation id="3873" st_id="76" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2111 %mul_4_1_2_7 = fmul i32 %conv2_weights_1_load_2147_read, i32 %image_load_2147

]]></Node>
<StgValue><ssdm name="mul_4_1_2_7"/></StgValue>
</operation>

<operation id="3874" st_id="76" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3136" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2113 %image_load_2148 = load i12 %image_addr_2148

]]></Node>
<StgValue><ssdm name="image_load_2148"/></StgValue>
</operation>

<operation id="3875" st_id="76" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3139" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2116 %image_load_2149 = load i12 %image_addr_2149

]]></Node>
<StgValue><ssdm name="image_load_2149"/></StgValue>
</operation>

<operation id="3876" st_id="76" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3142" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2119 %image_load_2150 = load i12 %image_addr_2150

]]></Node>
<StgValue><ssdm name="image_load_2150"/></StgValue>
</operation>

<operation id="3877" st_id="76" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3145" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2122 %image_load_2151 = load i12 %image_addr_2151

]]></Node>
<StgValue><ssdm name="image_load_2151"/></StgValue>
</operation>
</state>

<state id="77" st_id="78">

<operation id="3878" st_id="77" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1457" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:434 %add40_4_17 = fadd i32 %add40_4_16, i32 %mul_4_17

]]></Node>
<StgValue><ssdm name="add40_4_17"/></StgValue>
</operation>

<operation id="3879" st_id="77" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1952" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:929 %add_ln59_2037 = add i12 %add_ln59_2028, i12 12

]]></Node>
<StgValue><ssdm name="add_ln59_2037"/></StgValue>
</operation>

<operation id="3880" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1953" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:930 %zext_ln59_2869 = zext i12 %add_ln59_2037

]]></Node>
<StgValue><ssdm name="zext_ln59_2869"/></StgValue>
</operation>

<operation id="3881" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1954" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:931 %image_addr_2152 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2869

]]></Node>
<StgValue><ssdm name="image_addr_2152"/></StgValue>
</operation>

<operation id="3882" st_id="77" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1955" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:932 %add_ln59_2038 = add i12 %add_ln59_2028, i12 13

]]></Node>
<StgValue><ssdm name="add_ln59_2038"/></StgValue>
</operation>

<operation id="3883" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1956" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:933 %zext_ln59_2870 = zext i12 %add_ln59_2038

]]></Node>
<StgValue><ssdm name="zext_ln59_2870"/></StgValue>
</operation>

<operation id="3884" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1957" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:934 %image_addr_2153 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2870

]]></Node>
<StgValue><ssdm name="image_addr_2153"/></StgValue>
</operation>

<operation id="3885" st_id="77" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2102 %mul_4_1_2_4 = fmul i32 %conv2_weights_1_load_2144_read, i32 %image_load_2144

]]></Node>
<StgValue><ssdm name="mul_4_1_2_4"/></StgValue>
</operation>

<operation id="3886" st_id="77" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2105 %mul_4_1_2_5 = fmul i32 %conv2_weights_1_load_2145_read, i32 %image_load_2145

]]></Node>
<StgValue><ssdm name="mul_4_1_2_5"/></StgValue>
</operation>

<operation id="3887" st_id="77" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2108 %mul_4_1_2_6 = fmul i32 %conv2_weights_1_load_2146_read, i32 %image_load_2146

]]></Node>
<StgValue><ssdm name="mul_4_1_2_6"/></StgValue>
</operation>

<operation id="3888" st_id="77" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2111 %mul_4_1_2_7 = fmul i32 %conv2_weights_1_load_2147_read, i32 %image_load_2147

]]></Node>
<StgValue><ssdm name="mul_4_1_2_7"/></StgValue>
</operation>

<operation id="3889" st_id="77" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2114 %mul_4_1_2_8 = fmul i32 %conv2_weights_1_load_2148_read, i32 %image_load_2148

]]></Node>
<StgValue><ssdm name="mul_4_1_2_8"/></StgValue>
</operation>

<operation id="3890" st_id="77" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2117 %mul_4_1_2_9 = fmul i32 %conv2_weights_1_load_2149_read, i32 %image_load_2149

]]></Node>
<StgValue><ssdm name="mul_4_1_2_9"/></StgValue>
</operation>

<operation id="3891" st_id="77" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3142" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2119 %image_load_2150 = load i12 %image_addr_2150

]]></Node>
<StgValue><ssdm name="image_load_2150"/></StgValue>
</operation>

<operation id="3892" st_id="77" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3145" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2122 %image_load_2151 = load i12 %image_addr_2151

]]></Node>
<StgValue><ssdm name="image_load_2151"/></StgValue>
</operation>

<operation id="3893" st_id="77" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3148" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2125 %image_load_2152 = load i12 %image_addr_2152

]]></Node>
<StgValue><ssdm name="image_load_2152"/></StgValue>
</operation>

<operation id="3894" st_id="77" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3151" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2128 %image_load_2153 = load i12 %image_addr_2153

]]></Node>
<StgValue><ssdm name="image_load_2153"/></StgValue>
</operation>
</state>

<state id="78" st_id="79">

<operation id="3895" st_id="78" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1460" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:437 %add40_4_18 = fadd i32 %add40_4_17, i32 %mul_4_18

]]></Node>
<StgValue><ssdm name="add40_4_18"/></StgValue>
</operation>

<operation id="3896" st_id="78" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1958" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:935 %add_ln59_2039 = add i12 %add_ln59_2028, i12 14

]]></Node>
<StgValue><ssdm name="add_ln59_2039"/></StgValue>
</operation>

<operation id="3897" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1959" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:936 %zext_ln59_2871 = zext i12 %add_ln59_2039

]]></Node>
<StgValue><ssdm name="zext_ln59_2871"/></StgValue>
</operation>

<operation id="3898" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1960" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:937 %image_addr_2154 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2871

]]></Node>
<StgValue><ssdm name="image_addr_2154"/></StgValue>
</operation>

<operation id="3899" st_id="78" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1961" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:938 %add_ln59_2040 = add i12 %add_ln59_2028, i12 15

]]></Node>
<StgValue><ssdm name="add_ln59_2040"/></StgValue>
</operation>

<operation id="3900" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1962" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:939 %zext_ln59_2872 = zext i12 %add_ln59_2040

]]></Node>
<StgValue><ssdm name="zext_ln59_2872"/></StgValue>
</operation>

<operation id="3901" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1963" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:940 %image_addr_2155 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2872

]]></Node>
<StgValue><ssdm name="image_addr_2155"/></StgValue>
</operation>

<operation id="3902" st_id="78" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2108 %mul_4_1_2_6 = fmul i32 %conv2_weights_1_load_2146_read, i32 %image_load_2146

]]></Node>
<StgValue><ssdm name="mul_4_1_2_6"/></StgValue>
</operation>

<operation id="3903" st_id="78" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2111 %mul_4_1_2_7 = fmul i32 %conv2_weights_1_load_2147_read, i32 %image_load_2147

]]></Node>
<StgValue><ssdm name="mul_4_1_2_7"/></StgValue>
</operation>

<operation id="3904" st_id="78" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2114 %mul_4_1_2_8 = fmul i32 %conv2_weights_1_load_2148_read, i32 %image_load_2148

]]></Node>
<StgValue><ssdm name="mul_4_1_2_8"/></StgValue>
</operation>

<operation id="3905" st_id="78" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2117 %mul_4_1_2_9 = fmul i32 %conv2_weights_1_load_2149_read, i32 %image_load_2149

]]></Node>
<StgValue><ssdm name="mul_4_1_2_9"/></StgValue>
</operation>

<operation id="3906" st_id="78" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2120 %mul_4_1_2_s = fmul i32 %conv2_weights_1_load_2150_read, i32 %image_load_2150

]]></Node>
<StgValue><ssdm name="mul_4_1_2_s"/></StgValue>
</operation>

<operation id="3907" st_id="78" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2123 %mul_4_1_2_10 = fmul i32 %conv2_weights_1_load_2151_read, i32 %image_load_2151

]]></Node>
<StgValue><ssdm name="mul_4_1_2_10"/></StgValue>
</operation>

<operation id="3908" st_id="78" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3148" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2125 %image_load_2152 = load i12 %image_addr_2152

]]></Node>
<StgValue><ssdm name="image_load_2152"/></StgValue>
</operation>

<operation id="3909" st_id="78" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3151" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2128 %image_load_2153 = load i12 %image_addr_2153

]]></Node>
<StgValue><ssdm name="image_load_2153"/></StgValue>
</operation>

<operation id="3910" st_id="78" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3154" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2131 %image_load_2154 = load i12 %image_addr_2154

]]></Node>
<StgValue><ssdm name="image_load_2154"/></StgValue>
</operation>

<operation id="3911" st_id="78" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3157" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2134 %image_load_2155 = load i12 %image_addr_2155

]]></Node>
<StgValue><ssdm name="image_load_2155"/></StgValue>
</operation>
</state>

<state id="79" st_id="80">

<operation id="3912" st_id="79" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1460" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:437 %add40_4_18 = fadd i32 %add40_4_17, i32 %mul_4_18

]]></Node>
<StgValue><ssdm name="add40_4_18"/></StgValue>
</operation>

<operation id="3913" st_id="79" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1964" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:941 %add_ln59_2041 = add i12 %add_ln59_2028, i12 16

]]></Node>
<StgValue><ssdm name="add_ln59_2041"/></StgValue>
</operation>

<operation id="3914" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1965" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:942 %zext_ln59_2873 = zext i12 %add_ln59_2041

]]></Node>
<StgValue><ssdm name="zext_ln59_2873"/></StgValue>
</operation>

<operation id="3915" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1966" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:943 %image_addr_2156 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2873

]]></Node>
<StgValue><ssdm name="image_addr_2156"/></StgValue>
</operation>

<operation id="3916" st_id="79" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1967" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:944 %add_ln59_2042 = add i12 %add_ln59_2028, i12 17

]]></Node>
<StgValue><ssdm name="add_ln59_2042"/></StgValue>
</operation>

<operation id="3917" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1968" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:945 %zext_ln59_2874 = zext i12 %add_ln59_2042

]]></Node>
<StgValue><ssdm name="zext_ln59_2874"/></StgValue>
</operation>

<operation id="3918" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1969" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:946 %image_addr_2157 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2874

]]></Node>
<StgValue><ssdm name="image_addr_2157"/></StgValue>
</operation>

<operation id="3919" st_id="79" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2114 %mul_4_1_2_8 = fmul i32 %conv2_weights_1_load_2148_read, i32 %image_load_2148

]]></Node>
<StgValue><ssdm name="mul_4_1_2_8"/></StgValue>
</operation>

<operation id="3920" st_id="79" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2117 %mul_4_1_2_9 = fmul i32 %conv2_weights_1_load_2149_read, i32 %image_load_2149

]]></Node>
<StgValue><ssdm name="mul_4_1_2_9"/></StgValue>
</operation>

<operation id="3921" st_id="79" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2120 %mul_4_1_2_s = fmul i32 %conv2_weights_1_load_2150_read, i32 %image_load_2150

]]></Node>
<StgValue><ssdm name="mul_4_1_2_s"/></StgValue>
</operation>

<operation id="3922" st_id="79" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2123 %mul_4_1_2_10 = fmul i32 %conv2_weights_1_load_2151_read, i32 %image_load_2151

]]></Node>
<StgValue><ssdm name="mul_4_1_2_10"/></StgValue>
</operation>

<operation id="3923" st_id="79" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2126 %mul_4_1_2_11 = fmul i32 %conv2_weights_1_load_2152_read, i32 %image_load_2152

]]></Node>
<StgValue><ssdm name="mul_4_1_2_11"/></StgValue>
</operation>

<operation id="3924" st_id="79" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2129 %mul_4_1_2_12 = fmul i32 %conv2_weights_1_load_2153_read, i32 %image_load_2153

]]></Node>
<StgValue><ssdm name="mul_4_1_2_12"/></StgValue>
</operation>

<operation id="3925" st_id="79" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3154" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2131 %image_load_2154 = load i12 %image_addr_2154

]]></Node>
<StgValue><ssdm name="image_load_2154"/></StgValue>
</operation>

<operation id="3926" st_id="79" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3157" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2134 %image_load_2155 = load i12 %image_addr_2155

]]></Node>
<StgValue><ssdm name="image_load_2155"/></StgValue>
</operation>

<operation id="3927" st_id="79" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3160" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2137 %image_load_2156 = load i12 %image_addr_2156

]]></Node>
<StgValue><ssdm name="image_load_2156"/></StgValue>
</operation>

<operation id="3928" st_id="79" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3163" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2140 %image_load_2157 = load i12 %image_addr_2157

]]></Node>
<StgValue><ssdm name="image_load_2157"/></StgValue>
</operation>
</state>

<state id="80" st_id="81">

<operation id="3929" st_id="80" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1460" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:437 %add40_4_18 = fadd i32 %add40_4_17, i32 %mul_4_18

]]></Node>
<StgValue><ssdm name="add40_4_18"/></StgValue>
</operation>

<operation id="3930" st_id="80" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1970" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:947 %add_ln59_2043 = add i12 %add_ln59_2028, i12 18

]]></Node>
<StgValue><ssdm name="add_ln59_2043"/></StgValue>
</operation>

<operation id="3931" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1971" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:948 %zext_ln59_2875 = zext i12 %add_ln59_2043

]]></Node>
<StgValue><ssdm name="zext_ln59_2875"/></StgValue>
</operation>

<operation id="3932" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1972" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:949 %image_addr_2158 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2875

]]></Node>
<StgValue><ssdm name="image_addr_2158"/></StgValue>
</operation>

<operation id="3933" st_id="80" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1973" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:950 %add_ln59_2044 = add i12 %add_ln59_2028, i12 19

]]></Node>
<StgValue><ssdm name="add_ln59_2044"/></StgValue>
</operation>

<operation id="3934" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1974" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:951 %zext_ln59_2876 = zext i12 %add_ln59_2044

]]></Node>
<StgValue><ssdm name="zext_ln59_2876"/></StgValue>
</operation>

<operation id="3935" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1975" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:952 %image_addr_2159 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2876

]]></Node>
<StgValue><ssdm name="image_addr_2159"/></StgValue>
</operation>

<operation id="3936" st_id="80" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2120 %mul_4_1_2_s = fmul i32 %conv2_weights_1_load_2150_read, i32 %image_load_2150

]]></Node>
<StgValue><ssdm name="mul_4_1_2_s"/></StgValue>
</operation>

<operation id="3937" st_id="80" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2123 %mul_4_1_2_10 = fmul i32 %conv2_weights_1_load_2151_read, i32 %image_load_2151

]]></Node>
<StgValue><ssdm name="mul_4_1_2_10"/></StgValue>
</operation>

<operation id="3938" st_id="80" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2126 %mul_4_1_2_11 = fmul i32 %conv2_weights_1_load_2152_read, i32 %image_load_2152

]]></Node>
<StgValue><ssdm name="mul_4_1_2_11"/></StgValue>
</operation>

<operation id="3939" st_id="80" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2129 %mul_4_1_2_12 = fmul i32 %conv2_weights_1_load_2153_read, i32 %image_load_2153

]]></Node>
<StgValue><ssdm name="mul_4_1_2_12"/></StgValue>
</operation>

<operation id="3940" st_id="80" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2132 %mul_4_1_2_13 = fmul i32 %conv2_weights_1_load_2154_read, i32 %image_load_2154

]]></Node>
<StgValue><ssdm name="mul_4_1_2_13"/></StgValue>
</operation>

<operation id="3941" st_id="80" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2135 %mul_4_1_2_14 = fmul i32 %conv2_weights_1_load_2155_read, i32 %image_load_2155

]]></Node>
<StgValue><ssdm name="mul_4_1_2_14"/></StgValue>
</operation>

<operation id="3942" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3160" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2137 %image_load_2156 = load i12 %image_addr_2156

]]></Node>
<StgValue><ssdm name="image_load_2156"/></StgValue>
</operation>

<operation id="3943" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3163" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2140 %image_load_2157 = load i12 %image_addr_2157

]]></Node>
<StgValue><ssdm name="image_load_2157"/></StgValue>
</operation>

<operation id="3944" st_id="80" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3166" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2143 %image_load_2158 = load i12 %image_addr_2158

]]></Node>
<StgValue><ssdm name="image_load_2158"/></StgValue>
</operation>

<operation id="3945" st_id="80" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3169" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2146 %image_load_2159 = load i12 %image_addr_2159

]]></Node>
<StgValue><ssdm name="image_load_2159"/></StgValue>
</operation>
</state>

<state id="81" st_id="82">

<operation id="3946" st_id="81" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1460" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:437 %add40_4_18 = fadd i32 %add40_4_17, i32 %mul_4_18

]]></Node>
<StgValue><ssdm name="add40_4_18"/></StgValue>
</operation>

<operation id="3947" st_id="81" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2294" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc68.4:1271 %add_ln59_2117 = add i10 %sext_ln51, i10 %zext_ln59_2937

]]></Node>
<StgValue><ssdm name="add_ln59_2117"/></StgValue>
</operation>

<operation id="3948" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2295" bw="8" op_0_bw="10">
<![CDATA[
for.inc68.4:1272 %trunc_ln59_136 = trunc i10 %add_ln59_2117

]]></Node>
<StgValue><ssdm name="trunc_ln59_136"/></StgValue>
</operation>

<operation id="3949" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2296" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
for.inc68.4:1273 %p_shl264 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln59_136, i4 0

]]></Node>
<StgValue><ssdm name="p_shl264"/></StgValue>
</operation>

<operation id="3950" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2297" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
for.inc68.4:1274 %p_shl265 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %add_ln59_2117, i2 0

]]></Node>
<StgValue><ssdm name="p_shl265"/></StgValue>
</operation>

<operation id="3951" st_id="81" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2298" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1275 %add_ln59_2118 = add i12 %p_shl264, i12 %p_shl265

]]></Node>
<StgValue><ssdm name="add_ln59_2118"/></StgValue>
</operation>

<operation id="3952" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2299" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1276 %zext_ln59_2958 = zext i12 %add_ln59_2118

]]></Node>
<StgValue><ssdm name="zext_ln59_2958"/></StgValue>
</operation>

<operation id="3953" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2300" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1277 %image_addr_2160 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2958

]]></Node>
<StgValue><ssdm name="image_addr_2160"/></StgValue>
</operation>

<operation id="3954" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2301" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1278 %or_ln59_348 = or i12 %add_ln59_2118, i12 1

]]></Node>
<StgValue><ssdm name="or_ln59_348"/></StgValue>
</operation>

<operation id="3955" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2302" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1279 %zext_ln59_2959 = zext i12 %or_ln59_348

]]></Node>
<StgValue><ssdm name="zext_ln59_2959"/></StgValue>
</operation>

<operation id="3956" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2303" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1280 %image_addr_2161 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2959

]]></Node>
<StgValue><ssdm name="image_addr_2161"/></StgValue>
</operation>

<operation id="3957" st_id="81" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2126 %mul_4_1_2_11 = fmul i32 %conv2_weights_1_load_2152_read, i32 %image_load_2152

]]></Node>
<StgValue><ssdm name="mul_4_1_2_11"/></StgValue>
</operation>

<operation id="3958" st_id="81" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2129 %mul_4_1_2_12 = fmul i32 %conv2_weights_1_load_2153_read, i32 %image_load_2153

]]></Node>
<StgValue><ssdm name="mul_4_1_2_12"/></StgValue>
</operation>

<operation id="3959" st_id="81" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2132 %mul_4_1_2_13 = fmul i32 %conv2_weights_1_load_2154_read, i32 %image_load_2154

]]></Node>
<StgValue><ssdm name="mul_4_1_2_13"/></StgValue>
</operation>

<operation id="3960" st_id="81" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2135 %mul_4_1_2_14 = fmul i32 %conv2_weights_1_load_2155_read, i32 %image_load_2155

]]></Node>
<StgValue><ssdm name="mul_4_1_2_14"/></StgValue>
</operation>

<operation id="3961" st_id="81" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2138 %mul_4_1_2_15 = fmul i32 %conv2_weights_1_load_2156_read, i32 %image_load_2156

]]></Node>
<StgValue><ssdm name="mul_4_1_2_15"/></StgValue>
</operation>

<operation id="3962" st_id="81" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2141 %mul_4_1_2_16 = fmul i32 %conv2_weights_1_load_2157_read, i32 %image_load_2157

]]></Node>
<StgValue><ssdm name="mul_4_1_2_16"/></StgValue>
</operation>

<operation id="3963" st_id="81" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3166" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2143 %image_load_2158 = load i12 %image_addr_2158

]]></Node>
<StgValue><ssdm name="image_load_2158"/></StgValue>
</operation>

<operation id="3964" st_id="81" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3169" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2146 %image_load_2159 = load i12 %image_addr_2159

]]></Node>
<StgValue><ssdm name="image_load_2159"/></StgValue>
</operation>

<operation id="3965" st_id="81" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3172" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2149 %image_load_2160 = load i12 %image_addr_2160

]]></Node>
<StgValue><ssdm name="image_load_2160"/></StgValue>
</operation>

<operation id="3966" st_id="81" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3175" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2152 %image_load_2161 = load i12 %image_addr_2161

]]></Node>
<StgValue><ssdm name="image_load_2161"/></StgValue>
</operation>
</state>

<state id="82" st_id="83">

<operation id="3967" st_id="82" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1463" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:440 %add40_4_19 = fadd i32 %add40_4_18, i32 %mul_4_19

]]></Node>
<StgValue><ssdm name="add40_4_19"/></StgValue>
</operation>

<operation id="3968" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2304" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1281 %or_ln59_349 = or i12 %add_ln59_2118, i12 2

]]></Node>
<StgValue><ssdm name="or_ln59_349"/></StgValue>
</operation>

<operation id="3969" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2305" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1282 %zext_ln59_2960 = zext i12 %or_ln59_349

]]></Node>
<StgValue><ssdm name="zext_ln59_2960"/></StgValue>
</operation>

<operation id="3970" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2306" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1283 %image_addr_2162 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2960

]]></Node>
<StgValue><ssdm name="image_addr_2162"/></StgValue>
</operation>

<operation id="3971" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2307" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1284 %or_ln59_350 = or i12 %add_ln59_2118, i12 3

]]></Node>
<StgValue><ssdm name="or_ln59_350"/></StgValue>
</operation>

<operation id="3972" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2308" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1285 %zext_ln59_2961 = zext i12 %or_ln59_350

]]></Node>
<StgValue><ssdm name="zext_ln59_2961"/></StgValue>
</operation>

<operation id="3973" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2309" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1286 %image_addr_2163 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2961

]]></Node>
<StgValue><ssdm name="image_addr_2163"/></StgValue>
</operation>

<operation id="3974" st_id="82" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2132 %mul_4_1_2_13 = fmul i32 %conv2_weights_1_load_2154_read, i32 %image_load_2154

]]></Node>
<StgValue><ssdm name="mul_4_1_2_13"/></StgValue>
</operation>

<operation id="3975" st_id="82" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2135 %mul_4_1_2_14 = fmul i32 %conv2_weights_1_load_2155_read, i32 %image_load_2155

]]></Node>
<StgValue><ssdm name="mul_4_1_2_14"/></StgValue>
</operation>

<operation id="3976" st_id="82" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2138 %mul_4_1_2_15 = fmul i32 %conv2_weights_1_load_2156_read, i32 %image_load_2156

]]></Node>
<StgValue><ssdm name="mul_4_1_2_15"/></StgValue>
</operation>

<operation id="3977" st_id="82" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2141 %mul_4_1_2_16 = fmul i32 %conv2_weights_1_load_2157_read, i32 %image_load_2157

]]></Node>
<StgValue><ssdm name="mul_4_1_2_16"/></StgValue>
</operation>

<operation id="3978" st_id="82" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2144 %mul_4_1_2_17 = fmul i32 %conv2_weights_1_load_2158_read, i32 %image_load_2158

]]></Node>
<StgValue><ssdm name="mul_4_1_2_17"/></StgValue>
</operation>

<operation id="3979" st_id="82" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2147 %mul_4_1_2_18 = fmul i32 %conv2_weights_1_load_2159_read, i32 %image_load_2159

]]></Node>
<StgValue><ssdm name="mul_4_1_2_18"/></StgValue>
</operation>

<operation id="3980" st_id="82" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3172" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2149 %image_load_2160 = load i12 %image_addr_2160

]]></Node>
<StgValue><ssdm name="image_load_2160"/></StgValue>
</operation>

<operation id="3981" st_id="82" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3175" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2152 %image_load_2161 = load i12 %image_addr_2161

]]></Node>
<StgValue><ssdm name="image_load_2161"/></StgValue>
</operation>

<operation id="3982" st_id="82" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3178" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2155 %image_load_2162 = load i12 %image_addr_2162

]]></Node>
<StgValue><ssdm name="image_load_2162"/></StgValue>
</operation>

<operation id="3983" st_id="82" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3181" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2158 %image_load_2163 = load i12 %image_addr_2163

]]></Node>
<StgValue><ssdm name="image_load_2163"/></StgValue>
</operation>
</state>

<state id="83" st_id="84">

<operation id="3984" st_id="83" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1463" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:440 %add40_4_19 = fadd i32 %add40_4_18, i32 %mul_4_19

]]></Node>
<StgValue><ssdm name="add40_4_19"/></StgValue>
</operation>

<operation id="3985" st_id="83" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2310" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1287 %add_ln59_2119 = add i12 %add_ln59_2118, i12 4

]]></Node>
<StgValue><ssdm name="add_ln59_2119"/></StgValue>
</operation>

<operation id="3986" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2311" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1288 %zext_ln59_2962 = zext i12 %add_ln59_2119

]]></Node>
<StgValue><ssdm name="zext_ln59_2962"/></StgValue>
</operation>

<operation id="3987" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2312" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1289 %image_addr_2164 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2962

]]></Node>
<StgValue><ssdm name="image_addr_2164"/></StgValue>
</operation>

<operation id="3988" st_id="83" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2313" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1290 %add_ln59_2120 = add i12 %add_ln59_2118, i12 5

]]></Node>
<StgValue><ssdm name="add_ln59_2120"/></StgValue>
</operation>

<operation id="3989" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2314" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1291 %zext_ln59_2963 = zext i12 %add_ln59_2120

]]></Node>
<StgValue><ssdm name="zext_ln59_2963"/></StgValue>
</operation>

<operation id="3990" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2315" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1292 %image_addr_2165 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2963

]]></Node>
<StgValue><ssdm name="image_addr_2165"/></StgValue>
</operation>

<operation id="3991" st_id="83" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2138 %mul_4_1_2_15 = fmul i32 %conv2_weights_1_load_2156_read, i32 %image_load_2156

]]></Node>
<StgValue><ssdm name="mul_4_1_2_15"/></StgValue>
</operation>

<operation id="3992" st_id="83" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2141 %mul_4_1_2_16 = fmul i32 %conv2_weights_1_load_2157_read, i32 %image_load_2157

]]></Node>
<StgValue><ssdm name="mul_4_1_2_16"/></StgValue>
</operation>

<operation id="3993" st_id="83" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2144 %mul_4_1_2_17 = fmul i32 %conv2_weights_1_load_2158_read, i32 %image_load_2158

]]></Node>
<StgValue><ssdm name="mul_4_1_2_17"/></StgValue>
</operation>

<operation id="3994" st_id="83" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2147 %mul_4_1_2_18 = fmul i32 %conv2_weights_1_load_2159_read, i32 %image_load_2159

]]></Node>
<StgValue><ssdm name="mul_4_1_2_18"/></StgValue>
</operation>

<operation id="3995" st_id="83" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2150 %mul_4_1_3 = fmul i32 %conv2_weights_1_load_2160_read, i32 %image_load_2160

]]></Node>
<StgValue><ssdm name="mul_4_1_3"/></StgValue>
</operation>

<operation id="3996" st_id="83" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2153 %mul_4_1_3_1 = fmul i32 %conv2_weights_1_load_2161_read, i32 %image_load_2161

]]></Node>
<StgValue><ssdm name="mul_4_1_3_1"/></StgValue>
</operation>

<operation id="3997" st_id="83" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3178" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2155 %image_load_2162 = load i12 %image_addr_2162

]]></Node>
<StgValue><ssdm name="image_load_2162"/></StgValue>
</operation>

<operation id="3998" st_id="83" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3181" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2158 %image_load_2163 = load i12 %image_addr_2163

]]></Node>
<StgValue><ssdm name="image_load_2163"/></StgValue>
</operation>

<operation id="3999" st_id="83" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3184" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2161 %image_load_2164 = load i12 %image_addr_2164

]]></Node>
<StgValue><ssdm name="image_load_2164"/></StgValue>
</operation>

<operation id="4000" st_id="83" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3187" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2164 %image_load_2165 = load i12 %image_addr_2165

]]></Node>
<StgValue><ssdm name="image_load_2165"/></StgValue>
</operation>
</state>

<state id="84" st_id="85">

<operation id="4001" st_id="84" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1463" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:440 %add40_4_19 = fadd i32 %add40_4_18, i32 %mul_4_19

]]></Node>
<StgValue><ssdm name="add40_4_19"/></StgValue>
</operation>

<operation id="4002" st_id="84" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2316" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1293 %add_ln59_2121 = add i12 %add_ln59_2118, i12 6

]]></Node>
<StgValue><ssdm name="add_ln59_2121"/></StgValue>
</operation>

<operation id="4003" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2317" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1294 %zext_ln59_2964 = zext i12 %add_ln59_2121

]]></Node>
<StgValue><ssdm name="zext_ln59_2964"/></StgValue>
</operation>

<operation id="4004" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2318" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1295 %image_addr_2166 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2964

]]></Node>
<StgValue><ssdm name="image_addr_2166"/></StgValue>
</operation>

<operation id="4005" st_id="84" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2319" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1296 %add_ln59_2122 = add i12 %add_ln59_2118, i12 7

]]></Node>
<StgValue><ssdm name="add_ln59_2122"/></StgValue>
</operation>

<operation id="4006" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2320" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1297 %zext_ln59_2965 = zext i12 %add_ln59_2122

]]></Node>
<StgValue><ssdm name="zext_ln59_2965"/></StgValue>
</operation>

<operation id="4007" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2321" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1298 %image_addr_2167 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2965

]]></Node>
<StgValue><ssdm name="image_addr_2167"/></StgValue>
</operation>

<operation id="4008" st_id="84" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2144 %mul_4_1_2_17 = fmul i32 %conv2_weights_1_load_2158_read, i32 %image_load_2158

]]></Node>
<StgValue><ssdm name="mul_4_1_2_17"/></StgValue>
</operation>

<operation id="4009" st_id="84" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2147 %mul_4_1_2_18 = fmul i32 %conv2_weights_1_load_2159_read, i32 %image_load_2159

]]></Node>
<StgValue><ssdm name="mul_4_1_2_18"/></StgValue>
</operation>

<operation id="4010" st_id="84" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2150 %mul_4_1_3 = fmul i32 %conv2_weights_1_load_2160_read, i32 %image_load_2160

]]></Node>
<StgValue><ssdm name="mul_4_1_3"/></StgValue>
</operation>

<operation id="4011" st_id="84" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2153 %mul_4_1_3_1 = fmul i32 %conv2_weights_1_load_2161_read, i32 %image_load_2161

]]></Node>
<StgValue><ssdm name="mul_4_1_3_1"/></StgValue>
</operation>

<operation id="4012" st_id="84" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2156 %mul_4_1_3_2 = fmul i32 %conv2_weights_1_load_2162_read, i32 %image_load_2162

]]></Node>
<StgValue><ssdm name="mul_4_1_3_2"/></StgValue>
</operation>

<operation id="4013" st_id="84" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2159 %mul_4_1_3_3 = fmul i32 %conv2_weights_1_load_2163_read, i32 %image_load_2163

]]></Node>
<StgValue><ssdm name="mul_4_1_3_3"/></StgValue>
</operation>

<operation id="4014" st_id="84" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3184" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2161 %image_load_2164 = load i12 %image_addr_2164

]]></Node>
<StgValue><ssdm name="image_load_2164"/></StgValue>
</operation>

<operation id="4015" st_id="84" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3187" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2164 %image_load_2165 = load i12 %image_addr_2165

]]></Node>
<StgValue><ssdm name="image_load_2165"/></StgValue>
</operation>

<operation id="4016" st_id="84" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3190" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2167 %image_load_2166 = load i12 %image_addr_2166

]]></Node>
<StgValue><ssdm name="image_load_2166"/></StgValue>
</operation>

<operation id="4017" st_id="84" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3193" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2170 %image_load_2167 = load i12 %image_addr_2167

]]></Node>
<StgValue><ssdm name="image_load_2167"/></StgValue>
</operation>
</state>

<state id="85" st_id="86">

<operation id="4018" st_id="85" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1463" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:440 %add40_4_19 = fadd i32 %add40_4_18, i32 %mul_4_19

]]></Node>
<StgValue><ssdm name="add40_4_19"/></StgValue>
</operation>

<operation id="4019" st_id="85" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2322" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1299 %add_ln59_2123 = add i12 %add_ln59_2118, i12 8

]]></Node>
<StgValue><ssdm name="add_ln59_2123"/></StgValue>
</operation>

<operation id="4020" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2323" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1300 %zext_ln59_2966 = zext i12 %add_ln59_2123

]]></Node>
<StgValue><ssdm name="zext_ln59_2966"/></StgValue>
</operation>

<operation id="4021" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2324" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1301 %image_addr_2168 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2966

]]></Node>
<StgValue><ssdm name="image_addr_2168"/></StgValue>
</operation>

<operation id="4022" st_id="85" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2325" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1302 %add_ln59_2124 = add i12 %add_ln59_2118, i12 9

]]></Node>
<StgValue><ssdm name="add_ln59_2124"/></StgValue>
</operation>

<operation id="4023" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2326" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1303 %zext_ln59_2967 = zext i12 %add_ln59_2124

]]></Node>
<StgValue><ssdm name="zext_ln59_2967"/></StgValue>
</operation>

<operation id="4024" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2327" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1304 %image_addr_2169 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2967

]]></Node>
<StgValue><ssdm name="image_addr_2169"/></StgValue>
</operation>

<operation id="4025" st_id="85" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2150 %mul_4_1_3 = fmul i32 %conv2_weights_1_load_2160_read, i32 %image_load_2160

]]></Node>
<StgValue><ssdm name="mul_4_1_3"/></StgValue>
</operation>

<operation id="4026" st_id="85" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2153 %mul_4_1_3_1 = fmul i32 %conv2_weights_1_load_2161_read, i32 %image_load_2161

]]></Node>
<StgValue><ssdm name="mul_4_1_3_1"/></StgValue>
</operation>

<operation id="4027" st_id="85" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2156 %mul_4_1_3_2 = fmul i32 %conv2_weights_1_load_2162_read, i32 %image_load_2162

]]></Node>
<StgValue><ssdm name="mul_4_1_3_2"/></StgValue>
</operation>

<operation id="4028" st_id="85" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2159 %mul_4_1_3_3 = fmul i32 %conv2_weights_1_load_2163_read, i32 %image_load_2163

]]></Node>
<StgValue><ssdm name="mul_4_1_3_3"/></StgValue>
</operation>

<operation id="4029" st_id="85" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2162 %mul_4_1_3_4 = fmul i32 %conv2_weights_1_load_2164_read, i32 %image_load_2164

]]></Node>
<StgValue><ssdm name="mul_4_1_3_4"/></StgValue>
</operation>

<operation id="4030" st_id="85" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2165 %mul_4_1_3_5 = fmul i32 %conv2_weights_1_load_2165_read, i32 %image_load_2165

]]></Node>
<StgValue><ssdm name="mul_4_1_3_5"/></StgValue>
</operation>

<operation id="4031" st_id="85" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3190" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2167 %image_load_2166 = load i12 %image_addr_2166

]]></Node>
<StgValue><ssdm name="image_load_2166"/></StgValue>
</operation>

<operation id="4032" st_id="85" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3193" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2170 %image_load_2167 = load i12 %image_addr_2167

]]></Node>
<StgValue><ssdm name="image_load_2167"/></StgValue>
</operation>

<operation id="4033" st_id="85" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3196" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2173 %image_load_2168 = load i12 %image_addr_2168

]]></Node>
<StgValue><ssdm name="image_load_2168"/></StgValue>
</operation>

<operation id="4034" st_id="85" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3199" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2176 %image_load_2169 = load i12 %image_addr_2169

]]></Node>
<StgValue><ssdm name="image_load_2169"/></StgValue>
</operation>
</state>

<state id="86" st_id="87">

<operation id="4035" st_id="86" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1788" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:765 %add40_4_23 = fadd i32 %add40_4_19, i32 %mul_4_23

]]></Node>
<StgValue><ssdm name="add40_4_23"/></StgValue>
</operation>

<operation id="4036" st_id="86" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2328" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1305 %add_ln59_2125 = add i12 %add_ln59_2118, i12 10

]]></Node>
<StgValue><ssdm name="add_ln59_2125"/></StgValue>
</operation>

<operation id="4037" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2329" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1306 %zext_ln59_2968 = zext i12 %add_ln59_2125

]]></Node>
<StgValue><ssdm name="zext_ln59_2968"/></StgValue>
</operation>

<operation id="4038" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2330" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1307 %image_addr_2170 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2968

]]></Node>
<StgValue><ssdm name="image_addr_2170"/></StgValue>
</operation>

<operation id="4039" st_id="86" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2331" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1308 %add_ln59_2126 = add i12 %add_ln59_2118, i12 11

]]></Node>
<StgValue><ssdm name="add_ln59_2126"/></StgValue>
</operation>

<operation id="4040" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2332" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1309 %zext_ln59_2969 = zext i12 %add_ln59_2126

]]></Node>
<StgValue><ssdm name="zext_ln59_2969"/></StgValue>
</operation>

<operation id="4041" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2333" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1310 %image_addr_2171 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2969

]]></Node>
<StgValue><ssdm name="image_addr_2171"/></StgValue>
</operation>

<operation id="4042" st_id="86" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2156 %mul_4_1_3_2 = fmul i32 %conv2_weights_1_load_2162_read, i32 %image_load_2162

]]></Node>
<StgValue><ssdm name="mul_4_1_3_2"/></StgValue>
</operation>

<operation id="4043" st_id="86" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2159 %mul_4_1_3_3 = fmul i32 %conv2_weights_1_load_2163_read, i32 %image_load_2163

]]></Node>
<StgValue><ssdm name="mul_4_1_3_3"/></StgValue>
</operation>

<operation id="4044" st_id="86" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2162 %mul_4_1_3_4 = fmul i32 %conv2_weights_1_load_2164_read, i32 %image_load_2164

]]></Node>
<StgValue><ssdm name="mul_4_1_3_4"/></StgValue>
</operation>

<operation id="4045" st_id="86" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2165 %mul_4_1_3_5 = fmul i32 %conv2_weights_1_load_2165_read, i32 %image_load_2165

]]></Node>
<StgValue><ssdm name="mul_4_1_3_5"/></StgValue>
</operation>

<operation id="4046" st_id="86" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2168 %mul_4_1_3_6 = fmul i32 %conv2_weights_1_load_2166_read, i32 %image_load_2166

]]></Node>
<StgValue><ssdm name="mul_4_1_3_6"/></StgValue>
</operation>

<operation id="4047" st_id="86" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2171 %mul_4_1_3_7 = fmul i32 %conv2_weights_1_load_2167_read, i32 %image_load_2167

]]></Node>
<StgValue><ssdm name="mul_4_1_3_7"/></StgValue>
</operation>

<operation id="4048" st_id="86" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3196" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2173 %image_load_2168 = load i12 %image_addr_2168

]]></Node>
<StgValue><ssdm name="image_load_2168"/></StgValue>
</operation>

<operation id="4049" st_id="86" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3199" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2176 %image_load_2169 = load i12 %image_addr_2169

]]></Node>
<StgValue><ssdm name="image_load_2169"/></StgValue>
</operation>

<operation id="4050" st_id="86" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3202" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2179 %image_load_2170 = load i12 %image_addr_2170

]]></Node>
<StgValue><ssdm name="image_load_2170"/></StgValue>
</operation>

<operation id="4051" st_id="86" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3205" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2182 %image_load_2171 = load i12 %image_addr_2171

]]></Node>
<StgValue><ssdm name="image_load_2171"/></StgValue>
</operation>
</state>

<state id="87" st_id="88">

<operation id="4052" st_id="87" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1788" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:765 %add40_4_23 = fadd i32 %add40_4_19, i32 %mul_4_23

]]></Node>
<StgValue><ssdm name="add40_4_23"/></StgValue>
</operation>

<operation id="4053" st_id="87" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2334" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1311 %add_ln59_2127 = add i12 %add_ln59_2118, i12 12

]]></Node>
<StgValue><ssdm name="add_ln59_2127"/></StgValue>
</operation>

<operation id="4054" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2335" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1312 %zext_ln59_2970 = zext i12 %add_ln59_2127

]]></Node>
<StgValue><ssdm name="zext_ln59_2970"/></StgValue>
</operation>

<operation id="4055" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2336" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1313 %image_addr_2172 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2970

]]></Node>
<StgValue><ssdm name="image_addr_2172"/></StgValue>
</operation>

<operation id="4056" st_id="87" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2337" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1314 %add_ln59_2128 = add i12 %add_ln59_2118, i12 13

]]></Node>
<StgValue><ssdm name="add_ln59_2128"/></StgValue>
</operation>

<operation id="4057" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2338" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1315 %zext_ln59_2971 = zext i12 %add_ln59_2128

]]></Node>
<StgValue><ssdm name="zext_ln59_2971"/></StgValue>
</operation>

<operation id="4058" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2339" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1316 %image_addr_2173 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2971

]]></Node>
<StgValue><ssdm name="image_addr_2173"/></StgValue>
</operation>

<operation id="4059" st_id="87" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2162 %mul_4_1_3_4 = fmul i32 %conv2_weights_1_load_2164_read, i32 %image_load_2164

]]></Node>
<StgValue><ssdm name="mul_4_1_3_4"/></StgValue>
</operation>

<operation id="4060" st_id="87" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2165 %mul_4_1_3_5 = fmul i32 %conv2_weights_1_load_2165_read, i32 %image_load_2165

]]></Node>
<StgValue><ssdm name="mul_4_1_3_5"/></StgValue>
</operation>

<operation id="4061" st_id="87" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2168 %mul_4_1_3_6 = fmul i32 %conv2_weights_1_load_2166_read, i32 %image_load_2166

]]></Node>
<StgValue><ssdm name="mul_4_1_3_6"/></StgValue>
</operation>

<operation id="4062" st_id="87" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2171 %mul_4_1_3_7 = fmul i32 %conv2_weights_1_load_2167_read, i32 %image_load_2167

]]></Node>
<StgValue><ssdm name="mul_4_1_3_7"/></StgValue>
</operation>

<operation id="4063" st_id="87" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3197" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2174 %mul_4_1_3_8 = fmul i32 %conv2_weights_1_load_2168_read, i32 %image_load_2168

]]></Node>
<StgValue><ssdm name="mul_4_1_3_8"/></StgValue>
</operation>

<operation id="4064" st_id="87" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2177 %mul_4_1_3_9 = fmul i32 %conv2_weights_1_load_2169_read, i32 %image_load_2169

]]></Node>
<StgValue><ssdm name="mul_4_1_3_9"/></StgValue>
</operation>

<operation id="4065" st_id="87" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3202" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2179 %image_load_2170 = load i12 %image_addr_2170

]]></Node>
<StgValue><ssdm name="image_load_2170"/></StgValue>
</operation>

<operation id="4066" st_id="87" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3205" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2182 %image_load_2171 = load i12 %image_addr_2171

]]></Node>
<StgValue><ssdm name="image_load_2171"/></StgValue>
</operation>

<operation id="4067" st_id="87" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3208" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2185 %image_load_2172 = load i12 %image_addr_2172

]]></Node>
<StgValue><ssdm name="image_load_2172"/></StgValue>
</operation>

<operation id="4068" st_id="87" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3211" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2188 %image_load_2173 = load i12 %image_addr_2173

]]></Node>
<StgValue><ssdm name="image_load_2173"/></StgValue>
</operation>
</state>

<state id="88" st_id="89">

<operation id="4069" st_id="88" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1788" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:765 %add40_4_23 = fadd i32 %add40_4_19, i32 %mul_4_23

]]></Node>
<StgValue><ssdm name="add40_4_23"/></StgValue>
</operation>

<operation id="4070" st_id="88" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2340" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1317 %add_ln59_2129 = add i12 %add_ln59_2118, i12 14

]]></Node>
<StgValue><ssdm name="add_ln59_2129"/></StgValue>
</operation>

<operation id="4071" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2341" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1318 %zext_ln59_2972 = zext i12 %add_ln59_2129

]]></Node>
<StgValue><ssdm name="zext_ln59_2972"/></StgValue>
</operation>

<operation id="4072" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2342" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1319 %image_addr_2174 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2972

]]></Node>
<StgValue><ssdm name="image_addr_2174"/></StgValue>
</operation>

<operation id="4073" st_id="88" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2343" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1320 %add_ln59_2130 = add i12 %add_ln59_2118, i12 15

]]></Node>
<StgValue><ssdm name="add_ln59_2130"/></StgValue>
</operation>

<operation id="4074" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2344" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1321 %zext_ln59_2973 = zext i12 %add_ln59_2130

]]></Node>
<StgValue><ssdm name="zext_ln59_2973"/></StgValue>
</operation>

<operation id="4075" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2345" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1322 %image_addr_2175 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2973

]]></Node>
<StgValue><ssdm name="image_addr_2175"/></StgValue>
</operation>

<operation id="4076" st_id="88" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2168 %mul_4_1_3_6 = fmul i32 %conv2_weights_1_load_2166_read, i32 %image_load_2166

]]></Node>
<StgValue><ssdm name="mul_4_1_3_6"/></StgValue>
</operation>

<operation id="4077" st_id="88" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2171 %mul_4_1_3_7 = fmul i32 %conv2_weights_1_load_2167_read, i32 %image_load_2167

]]></Node>
<StgValue><ssdm name="mul_4_1_3_7"/></StgValue>
</operation>

<operation id="4078" st_id="88" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3197" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2174 %mul_4_1_3_8 = fmul i32 %conv2_weights_1_load_2168_read, i32 %image_load_2168

]]></Node>
<StgValue><ssdm name="mul_4_1_3_8"/></StgValue>
</operation>

<operation id="4079" st_id="88" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2177 %mul_4_1_3_9 = fmul i32 %conv2_weights_1_load_2169_read, i32 %image_load_2169

]]></Node>
<StgValue><ssdm name="mul_4_1_3_9"/></StgValue>
</operation>

<operation id="4080" st_id="88" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2180 %mul_4_1_3_s = fmul i32 %conv2_weights_1_load_2170_read, i32 %image_load_2170

]]></Node>
<StgValue><ssdm name="mul_4_1_3_s"/></StgValue>
</operation>

<operation id="4081" st_id="88" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2183 %mul_4_1_3_10 = fmul i32 %conv2_weights_1_load_2171_read, i32 %image_load_2171

]]></Node>
<StgValue><ssdm name="mul_4_1_3_10"/></StgValue>
</operation>

<operation id="4082" st_id="88" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3208" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2185 %image_load_2172 = load i12 %image_addr_2172

]]></Node>
<StgValue><ssdm name="image_load_2172"/></StgValue>
</operation>

<operation id="4083" st_id="88" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3211" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2188 %image_load_2173 = load i12 %image_addr_2173

]]></Node>
<StgValue><ssdm name="image_load_2173"/></StgValue>
</operation>

<operation id="4084" st_id="88" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3214" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2191 %image_load_2174 = load i12 %image_addr_2174

]]></Node>
<StgValue><ssdm name="image_load_2174"/></StgValue>
</operation>

<operation id="4085" st_id="88" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3217" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2194 %image_load_2175 = load i12 %image_addr_2175

]]></Node>
<StgValue><ssdm name="image_load_2175"/></StgValue>
</operation>
</state>

<state id="89" st_id="90">

<operation id="4086" st_id="89" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1788" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:765 %add40_4_23 = fadd i32 %add40_4_19, i32 %mul_4_23

]]></Node>
<StgValue><ssdm name="add40_4_23"/></StgValue>
</operation>

<operation id="4087" st_id="89" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2346" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1323 %add_ln59_2131 = add i12 %add_ln59_2118, i12 16

]]></Node>
<StgValue><ssdm name="add_ln59_2131"/></StgValue>
</operation>

<operation id="4088" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2347" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1324 %zext_ln59_2974 = zext i12 %add_ln59_2131

]]></Node>
<StgValue><ssdm name="zext_ln59_2974"/></StgValue>
</operation>

<operation id="4089" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2348" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1325 %image_addr_2176 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2974

]]></Node>
<StgValue><ssdm name="image_addr_2176"/></StgValue>
</operation>

<operation id="4090" st_id="89" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2349" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1326 %add_ln59_2132 = add i12 %add_ln59_2118, i12 17

]]></Node>
<StgValue><ssdm name="add_ln59_2132"/></StgValue>
</operation>

<operation id="4091" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2350" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1327 %zext_ln59_2975 = zext i12 %add_ln59_2132

]]></Node>
<StgValue><ssdm name="zext_ln59_2975"/></StgValue>
</operation>

<operation id="4092" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2351" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1328 %image_addr_2177 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2975

]]></Node>
<StgValue><ssdm name="image_addr_2177"/></StgValue>
</operation>

<operation id="4093" st_id="89" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3197" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2174 %mul_4_1_3_8 = fmul i32 %conv2_weights_1_load_2168_read, i32 %image_load_2168

]]></Node>
<StgValue><ssdm name="mul_4_1_3_8"/></StgValue>
</operation>

<operation id="4094" st_id="89" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2177 %mul_4_1_3_9 = fmul i32 %conv2_weights_1_load_2169_read, i32 %image_load_2169

]]></Node>
<StgValue><ssdm name="mul_4_1_3_9"/></StgValue>
</operation>

<operation id="4095" st_id="89" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2180 %mul_4_1_3_s = fmul i32 %conv2_weights_1_load_2170_read, i32 %image_load_2170

]]></Node>
<StgValue><ssdm name="mul_4_1_3_s"/></StgValue>
</operation>

<operation id="4096" st_id="89" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2183 %mul_4_1_3_10 = fmul i32 %conv2_weights_1_load_2171_read, i32 %image_load_2171

]]></Node>
<StgValue><ssdm name="mul_4_1_3_10"/></StgValue>
</operation>

<operation id="4097" st_id="89" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3209" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2186 %mul_4_1_3_11 = fmul i32 %conv2_weights_1_load_2172_read, i32 %image_load_2172

]]></Node>
<StgValue><ssdm name="mul_4_1_3_11"/></StgValue>
</operation>

<operation id="4098" st_id="89" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3212" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2189 %mul_4_1_3_12 = fmul i32 %conv2_weights_1_load_2173_read, i32 %image_load_2173

]]></Node>
<StgValue><ssdm name="mul_4_1_3_12"/></StgValue>
</operation>

<operation id="4099" st_id="89" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3214" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2191 %image_load_2174 = load i12 %image_addr_2174

]]></Node>
<StgValue><ssdm name="image_load_2174"/></StgValue>
</operation>

<operation id="4100" st_id="89" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3217" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2194 %image_load_2175 = load i12 %image_addr_2175

]]></Node>
<StgValue><ssdm name="image_load_2175"/></StgValue>
</operation>

<operation id="4101" st_id="89" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3220" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2197 %image_load_2176 = load i12 %image_addr_2176

]]></Node>
<StgValue><ssdm name="image_load_2176"/></StgValue>
</operation>

<operation id="4102" st_id="89" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3223" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2200 %image_load_2177 = load i12 %image_addr_2177

]]></Node>
<StgValue><ssdm name="image_load_2177"/></StgValue>
</operation>
</state>

<state id="90" st_id="91">

<operation id="4103" st_id="90" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1791" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:768 %add40_4_1822_1 = fadd i32 %add40_4_23, i32 %mul_4_1821_1

]]></Node>
<StgValue><ssdm name="add40_4_1822_1"/></StgValue>
</operation>

<operation id="4104" st_id="90" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2352" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1329 %add_ln59_2133 = add i12 %add_ln59_2118, i12 18

]]></Node>
<StgValue><ssdm name="add_ln59_2133"/></StgValue>
</operation>

<operation id="4105" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2353" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1330 %zext_ln59_2976 = zext i12 %add_ln59_2133

]]></Node>
<StgValue><ssdm name="zext_ln59_2976"/></StgValue>
</operation>

<operation id="4106" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2354" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1331 %image_addr_2178 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2976

]]></Node>
<StgValue><ssdm name="image_addr_2178"/></StgValue>
</operation>

<operation id="4107" st_id="90" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2355" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1332 %add_ln59_2134 = add i12 %add_ln59_2118, i12 19

]]></Node>
<StgValue><ssdm name="add_ln59_2134"/></StgValue>
</operation>

<operation id="4108" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2356" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1333 %zext_ln59_2977 = zext i12 %add_ln59_2134

]]></Node>
<StgValue><ssdm name="zext_ln59_2977"/></StgValue>
</operation>

<operation id="4109" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2357" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1334 %image_addr_2179 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2977

]]></Node>
<StgValue><ssdm name="image_addr_2179"/></StgValue>
</operation>

<operation id="4110" st_id="90" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2180 %mul_4_1_3_s = fmul i32 %conv2_weights_1_load_2170_read, i32 %image_load_2170

]]></Node>
<StgValue><ssdm name="mul_4_1_3_s"/></StgValue>
</operation>

<operation id="4111" st_id="90" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2183 %mul_4_1_3_10 = fmul i32 %conv2_weights_1_load_2171_read, i32 %image_load_2171

]]></Node>
<StgValue><ssdm name="mul_4_1_3_10"/></StgValue>
</operation>

<operation id="4112" st_id="90" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3209" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2186 %mul_4_1_3_11 = fmul i32 %conv2_weights_1_load_2172_read, i32 %image_load_2172

]]></Node>
<StgValue><ssdm name="mul_4_1_3_11"/></StgValue>
</operation>

<operation id="4113" st_id="90" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3212" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2189 %mul_4_1_3_12 = fmul i32 %conv2_weights_1_load_2173_read, i32 %image_load_2173

]]></Node>
<StgValue><ssdm name="mul_4_1_3_12"/></StgValue>
</operation>

<operation id="4114" st_id="90" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3215" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2192 %mul_4_1_3_13 = fmul i32 %conv2_weights_1_load_2174_read, i32 %image_load_2174

]]></Node>
<StgValue><ssdm name="mul_4_1_3_13"/></StgValue>
</operation>

<operation id="4115" st_id="90" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2195 %mul_4_1_3_14 = fmul i32 %conv2_weights_1_load_2175_read, i32 %image_load_2175

]]></Node>
<StgValue><ssdm name="mul_4_1_3_14"/></StgValue>
</operation>

<operation id="4116" st_id="90" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3220" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2197 %image_load_2176 = load i12 %image_addr_2176

]]></Node>
<StgValue><ssdm name="image_load_2176"/></StgValue>
</operation>

<operation id="4117" st_id="90" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3223" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2200 %image_load_2177 = load i12 %image_addr_2177

]]></Node>
<StgValue><ssdm name="image_load_2177"/></StgValue>
</operation>

<operation id="4118" st_id="90" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3226" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2203 %image_load_2178 = load i12 %image_addr_2178

]]></Node>
<StgValue><ssdm name="image_load_2178"/></StgValue>
</operation>

<operation id="4119" st_id="90" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3229" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2206 %image_load_2179 = load i12 %image_addr_2179

]]></Node>
<StgValue><ssdm name="image_load_2179"/></StgValue>
</operation>
</state>

<state id="91" st_id="92">

<operation id="4120" st_id="91" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1791" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:768 %add40_4_1822_1 = fadd i32 %add40_4_23, i32 %mul_4_1821_1

]]></Node>
<StgValue><ssdm name="add40_4_1822_1"/></StgValue>
</operation>

<operation id="4121" st_id="91" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2676" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc68.4:1653 %add_ln59_2207 = add i10 %sext_ln51, i10 %zext_ln59_3038

]]></Node>
<StgValue><ssdm name="add_ln59_2207"/></StgValue>
</operation>

<operation id="4122" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2677" bw="8" op_0_bw="10">
<![CDATA[
for.inc68.4:1654 %trunc_ln59_141 = trunc i10 %add_ln59_2207

]]></Node>
<StgValue><ssdm name="trunc_ln59_141"/></StgValue>
</operation>

<operation id="4123" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2678" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
for.inc68.4:1655 %p_shl254 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln59_141, i4 0

]]></Node>
<StgValue><ssdm name="p_shl254"/></StgValue>
</operation>

<operation id="4124" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2679" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
for.inc68.4:1656 %p_shl255 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %add_ln59_2207, i2 0

]]></Node>
<StgValue><ssdm name="p_shl255"/></StgValue>
</operation>

<operation id="4125" st_id="91" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2680" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1657 %add_ln59_2208 = add i12 %p_shl254, i12 %p_shl255

]]></Node>
<StgValue><ssdm name="add_ln59_2208"/></StgValue>
</operation>

<operation id="4126" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2681" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1658 %zext_ln59_3059 = zext i12 %add_ln59_2208

]]></Node>
<StgValue><ssdm name="zext_ln59_3059"/></StgValue>
</operation>

<operation id="4127" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2682" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1659 %image_addr_2180 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_3059

]]></Node>
<StgValue><ssdm name="image_addr_2180"/></StgValue>
</operation>

<operation id="4128" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2683" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1660 %or_ln59_363 = or i12 %add_ln59_2208, i12 1

]]></Node>
<StgValue><ssdm name="or_ln59_363"/></StgValue>
</operation>

<operation id="4129" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2684" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1661 %zext_ln59_3060 = zext i12 %or_ln59_363

]]></Node>
<StgValue><ssdm name="zext_ln59_3060"/></StgValue>
</operation>

<operation id="4130" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2685" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1662 %image_addr_2181 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_3060

]]></Node>
<StgValue><ssdm name="image_addr_2181"/></StgValue>
</operation>

<operation id="4131" st_id="91" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3209" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2186 %mul_4_1_3_11 = fmul i32 %conv2_weights_1_load_2172_read, i32 %image_load_2172

]]></Node>
<StgValue><ssdm name="mul_4_1_3_11"/></StgValue>
</operation>

<operation id="4132" st_id="91" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3212" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2189 %mul_4_1_3_12 = fmul i32 %conv2_weights_1_load_2173_read, i32 %image_load_2173

]]></Node>
<StgValue><ssdm name="mul_4_1_3_12"/></StgValue>
</operation>

<operation id="4133" st_id="91" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3215" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2192 %mul_4_1_3_13 = fmul i32 %conv2_weights_1_load_2174_read, i32 %image_load_2174

]]></Node>
<StgValue><ssdm name="mul_4_1_3_13"/></StgValue>
</operation>

<operation id="4134" st_id="91" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2195 %mul_4_1_3_14 = fmul i32 %conv2_weights_1_load_2175_read, i32 %image_load_2175

]]></Node>
<StgValue><ssdm name="mul_4_1_3_14"/></StgValue>
</operation>

<operation id="4135" st_id="91" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3221" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2198 %mul_4_1_3_15 = fmul i32 %conv2_weights_1_load_2176_read, i32 %image_load_2176

]]></Node>
<StgValue><ssdm name="mul_4_1_3_15"/></StgValue>
</operation>

<operation id="4136" st_id="91" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2201 %mul_4_1_3_16 = fmul i32 %conv2_weights_1_load_2177_read, i32 %image_load_2177

]]></Node>
<StgValue><ssdm name="mul_4_1_3_16"/></StgValue>
</operation>

<operation id="4137" st_id="91" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3226" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2203 %image_load_2178 = load i12 %image_addr_2178

]]></Node>
<StgValue><ssdm name="image_load_2178"/></StgValue>
</operation>

<operation id="4138" st_id="91" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3229" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2206 %image_load_2179 = load i12 %image_addr_2179

]]></Node>
<StgValue><ssdm name="image_load_2179"/></StgValue>
</operation>

<operation id="4139" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3232" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2209 %image_load_2180 = load i12 %image_addr_2180

]]></Node>
<StgValue><ssdm name="image_load_2180"/></StgValue>
</operation>

<operation id="4140" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3235" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2212 %image_load_2181 = load i12 %image_addr_2181

]]></Node>
<StgValue><ssdm name="image_load_2181"/></StgValue>
</operation>
</state>

<state id="92" st_id="93">

<operation id="4141" st_id="92" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1791" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:768 %add40_4_1822_1 = fadd i32 %add40_4_23, i32 %mul_4_1821_1

]]></Node>
<StgValue><ssdm name="add40_4_1822_1"/></StgValue>
</operation>

<operation id="4142" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2686" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1663 %or_ln59_364 = or i12 %add_ln59_2208, i12 2

]]></Node>
<StgValue><ssdm name="or_ln59_364"/></StgValue>
</operation>

<operation id="4143" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2687" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1664 %zext_ln59_3061 = zext i12 %or_ln59_364

]]></Node>
<StgValue><ssdm name="zext_ln59_3061"/></StgValue>
</operation>

<operation id="4144" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2688" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1665 %image_addr_2182 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_3061

]]></Node>
<StgValue><ssdm name="image_addr_2182"/></StgValue>
</operation>

<operation id="4145" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2689" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1666 %or_ln59_365 = or i12 %add_ln59_2208, i12 3

]]></Node>
<StgValue><ssdm name="or_ln59_365"/></StgValue>
</operation>

<operation id="4146" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2690" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1667 %zext_ln59_3062 = zext i12 %or_ln59_365

]]></Node>
<StgValue><ssdm name="zext_ln59_3062"/></StgValue>
</operation>

<operation id="4147" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2691" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1668 %image_addr_2183 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_3062

]]></Node>
<StgValue><ssdm name="image_addr_2183"/></StgValue>
</operation>

<operation id="4148" st_id="92" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3215" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2192 %mul_4_1_3_13 = fmul i32 %conv2_weights_1_load_2174_read, i32 %image_load_2174

]]></Node>
<StgValue><ssdm name="mul_4_1_3_13"/></StgValue>
</operation>

<operation id="4149" st_id="92" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2195 %mul_4_1_3_14 = fmul i32 %conv2_weights_1_load_2175_read, i32 %image_load_2175

]]></Node>
<StgValue><ssdm name="mul_4_1_3_14"/></StgValue>
</operation>

<operation id="4150" st_id="92" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3221" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2198 %mul_4_1_3_15 = fmul i32 %conv2_weights_1_load_2176_read, i32 %image_load_2176

]]></Node>
<StgValue><ssdm name="mul_4_1_3_15"/></StgValue>
</operation>

<operation id="4151" st_id="92" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2201 %mul_4_1_3_16 = fmul i32 %conv2_weights_1_load_2177_read, i32 %image_load_2177

]]></Node>
<StgValue><ssdm name="mul_4_1_3_16"/></StgValue>
</operation>

<operation id="4152" st_id="92" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2204 %mul_4_1_3_17 = fmul i32 %conv2_weights_1_load_2178_read, i32 %image_load_2178

]]></Node>
<StgValue><ssdm name="mul_4_1_3_17"/></StgValue>
</operation>

<operation id="4153" st_id="92" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2207 %mul_4_1_3_18 = fmul i32 %conv2_weights_1_load_2179_read, i32 %image_load_2179

]]></Node>
<StgValue><ssdm name="mul_4_1_3_18"/></StgValue>
</operation>

<operation id="4154" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3232" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2209 %image_load_2180 = load i12 %image_addr_2180

]]></Node>
<StgValue><ssdm name="image_load_2180"/></StgValue>
</operation>

<operation id="4155" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3235" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2212 %image_load_2181 = load i12 %image_addr_2181

]]></Node>
<StgValue><ssdm name="image_load_2181"/></StgValue>
</operation>

<operation id="4156" st_id="92" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3238" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2215 %image_load_2182 = load i12 %image_addr_2182

]]></Node>
<StgValue><ssdm name="image_load_2182"/></StgValue>
</operation>

<operation id="4157" st_id="92" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3241" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2218 %image_load_2183 = load i12 %image_addr_2183

]]></Node>
<StgValue><ssdm name="image_load_2183"/></StgValue>
</operation>
</state>

<state id="93" st_id="94">

<operation id="4158" st_id="93" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1791" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:768 %add40_4_1822_1 = fadd i32 %add40_4_23, i32 %mul_4_1821_1

]]></Node>
<StgValue><ssdm name="add40_4_1822_1"/></StgValue>
</operation>

<operation id="4159" st_id="93" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2692" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1669 %add_ln59_2209 = add i12 %add_ln59_2208, i12 4

]]></Node>
<StgValue><ssdm name="add_ln59_2209"/></StgValue>
</operation>

<operation id="4160" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2693" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1670 %zext_ln59_3063 = zext i12 %add_ln59_2209

]]></Node>
<StgValue><ssdm name="zext_ln59_3063"/></StgValue>
</operation>

<operation id="4161" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2694" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1671 %image_addr_2184 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_3063

]]></Node>
<StgValue><ssdm name="image_addr_2184"/></StgValue>
</operation>

<operation id="4162" st_id="93" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2695" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1672 %add_ln59_2210 = add i12 %add_ln59_2208, i12 5

]]></Node>
<StgValue><ssdm name="add_ln59_2210"/></StgValue>
</operation>

<operation id="4163" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2696" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1673 %zext_ln59_3064 = zext i12 %add_ln59_2210

]]></Node>
<StgValue><ssdm name="zext_ln59_3064"/></StgValue>
</operation>

<operation id="4164" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2697" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1674 %image_addr_2185 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_3064

]]></Node>
<StgValue><ssdm name="image_addr_2185"/></StgValue>
</operation>

<operation id="4165" st_id="93" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3221" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2198 %mul_4_1_3_15 = fmul i32 %conv2_weights_1_load_2176_read, i32 %image_load_2176

]]></Node>
<StgValue><ssdm name="mul_4_1_3_15"/></StgValue>
</operation>

<operation id="4166" st_id="93" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2201 %mul_4_1_3_16 = fmul i32 %conv2_weights_1_load_2177_read, i32 %image_load_2177

]]></Node>
<StgValue><ssdm name="mul_4_1_3_16"/></StgValue>
</operation>

<operation id="4167" st_id="93" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2204 %mul_4_1_3_17 = fmul i32 %conv2_weights_1_load_2178_read, i32 %image_load_2178

]]></Node>
<StgValue><ssdm name="mul_4_1_3_17"/></StgValue>
</operation>

<operation id="4168" st_id="93" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2207 %mul_4_1_3_18 = fmul i32 %conv2_weights_1_load_2179_read, i32 %image_load_2179

]]></Node>
<StgValue><ssdm name="mul_4_1_3_18"/></StgValue>
</operation>

<operation id="4169" st_id="93" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3233" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2210 %mul_4_1_4 = fmul i32 %conv2_weights_1_load_2180_read, i32 %image_load_2180

]]></Node>
<StgValue><ssdm name="mul_4_1_4"/></StgValue>
</operation>

<operation id="4170" st_id="93" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2213 %mul_4_1_4_1 = fmul i32 %conv2_weights_1_load_2181_read, i32 %image_load_2181

]]></Node>
<StgValue><ssdm name="mul_4_1_4_1"/></StgValue>
</operation>

<operation id="4171" st_id="93" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3238" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2215 %image_load_2182 = load i12 %image_addr_2182

]]></Node>
<StgValue><ssdm name="image_load_2182"/></StgValue>
</operation>

<operation id="4172" st_id="93" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3241" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2218 %image_load_2183 = load i12 %image_addr_2183

]]></Node>
<StgValue><ssdm name="image_load_2183"/></StgValue>
</operation>

<operation id="4173" st_id="93" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3244" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2221 %image_load_2184 = load i12 %image_addr_2184

]]></Node>
<StgValue><ssdm name="image_load_2184"/></StgValue>
</operation>

<operation id="4174" st_id="93" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3247" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2224 %image_load_2185 = load i12 %image_addr_2185

]]></Node>
<StgValue><ssdm name="image_load_2185"/></StgValue>
</operation>
</state>

<state id="94" st_id="95">

<operation id="4175" st_id="94" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1794" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:771 %add40_4_1822_2 = fadd i32 %add40_4_1822_1, i32 %mul_4_1821_2

]]></Node>
<StgValue><ssdm name="add40_4_1822_2"/></StgValue>
</operation>

<operation id="4176" st_id="94" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2698" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1675 %add_ln59_2211 = add i12 %add_ln59_2208, i12 6

]]></Node>
<StgValue><ssdm name="add_ln59_2211"/></StgValue>
</operation>

<operation id="4177" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2699" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1676 %zext_ln59_3065 = zext i12 %add_ln59_2211

]]></Node>
<StgValue><ssdm name="zext_ln59_3065"/></StgValue>
</operation>

<operation id="4178" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2700" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1677 %image_addr_2186 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_3065

]]></Node>
<StgValue><ssdm name="image_addr_2186"/></StgValue>
</operation>

<operation id="4179" st_id="94" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2701" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1678 %add_ln59_2212 = add i12 %add_ln59_2208, i12 7

]]></Node>
<StgValue><ssdm name="add_ln59_2212"/></StgValue>
</operation>

<operation id="4180" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2702" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1679 %zext_ln59_3066 = zext i12 %add_ln59_2212

]]></Node>
<StgValue><ssdm name="zext_ln59_3066"/></StgValue>
</operation>

<operation id="4181" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2703" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1680 %image_addr_2187 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_3066

]]></Node>
<StgValue><ssdm name="image_addr_2187"/></StgValue>
</operation>

<operation id="4182" st_id="94" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2204 %mul_4_1_3_17 = fmul i32 %conv2_weights_1_load_2178_read, i32 %image_load_2178

]]></Node>
<StgValue><ssdm name="mul_4_1_3_17"/></StgValue>
</operation>

<operation id="4183" st_id="94" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2207 %mul_4_1_3_18 = fmul i32 %conv2_weights_1_load_2179_read, i32 %image_load_2179

]]></Node>
<StgValue><ssdm name="mul_4_1_3_18"/></StgValue>
</operation>

<operation id="4184" st_id="94" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3233" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2210 %mul_4_1_4 = fmul i32 %conv2_weights_1_load_2180_read, i32 %image_load_2180

]]></Node>
<StgValue><ssdm name="mul_4_1_4"/></StgValue>
</operation>

<operation id="4185" st_id="94" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2213 %mul_4_1_4_1 = fmul i32 %conv2_weights_1_load_2181_read, i32 %image_load_2181

]]></Node>
<StgValue><ssdm name="mul_4_1_4_1"/></StgValue>
</operation>

<operation id="4186" st_id="94" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3239" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2216 %mul_4_1_4_2 = fmul i32 %conv2_weights_1_load_2182_read, i32 %image_load_2182

]]></Node>
<StgValue><ssdm name="mul_4_1_4_2"/></StgValue>
</operation>

<operation id="4187" st_id="94" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2219 %mul_4_1_4_3 = fmul i32 %conv2_weights_1_load_2183_read, i32 %image_load_2183

]]></Node>
<StgValue><ssdm name="mul_4_1_4_3"/></StgValue>
</operation>

<operation id="4188" st_id="94" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3244" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2221 %image_load_2184 = load i12 %image_addr_2184

]]></Node>
<StgValue><ssdm name="image_load_2184"/></StgValue>
</operation>

<operation id="4189" st_id="94" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3247" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2224 %image_load_2185 = load i12 %image_addr_2185

]]></Node>
<StgValue><ssdm name="image_load_2185"/></StgValue>
</operation>

<operation id="4190" st_id="94" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3250" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2227 %image_load_2186 = load i12 %image_addr_2186

]]></Node>
<StgValue><ssdm name="image_load_2186"/></StgValue>
</operation>

<operation id="4191" st_id="94" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3253" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2230 %image_load_2187 = load i12 %image_addr_2187

]]></Node>
<StgValue><ssdm name="image_load_2187"/></StgValue>
</operation>
</state>

<state id="95" st_id="96">

<operation id="4192" st_id="95" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1794" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:771 %add40_4_1822_2 = fadd i32 %add40_4_1822_1, i32 %mul_4_1821_2

]]></Node>
<StgValue><ssdm name="add40_4_1822_2"/></StgValue>
</operation>

<operation id="4193" st_id="95" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2704" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1681 %add_ln59_2213 = add i12 %add_ln59_2208, i12 8

]]></Node>
<StgValue><ssdm name="add_ln59_2213"/></StgValue>
</operation>

<operation id="4194" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2705" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1682 %zext_ln59_3067 = zext i12 %add_ln59_2213

]]></Node>
<StgValue><ssdm name="zext_ln59_3067"/></StgValue>
</operation>

<operation id="4195" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2706" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1683 %image_addr_2188 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_3067

]]></Node>
<StgValue><ssdm name="image_addr_2188"/></StgValue>
</operation>

<operation id="4196" st_id="95" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2707" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1684 %add_ln59_2214 = add i12 %add_ln59_2208, i12 9

]]></Node>
<StgValue><ssdm name="add_ln59_2214"/></StgValue>
</operation>

<operation id="4197" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2708" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1685 %zext_ln59_3068 = zext i12 %add_ln59_2214

]]></Node>
<StgValue><ssdm name="zext_ln59_3068"/></StgValue>
</operation>

<operation id="4198" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2709" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1686 %image_addr_2189 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_3068

]]></Node>
<StgValue><ssdm name="image_addr_2189"/></StgValue>
</operation>

<operation id="4199" st_id="95" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3233" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2210 %mul_4_1_4 = fmul i32 %conv2_weights_1_load_2180_read, i32 %image_load_2180

]]></Node>
<StgValue><ssdm name="mul_4_1_4"/></StgValue>
</operation>

<operation id="4200" st_id="95" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2213 %mul_4_1_4_1 = fmul i32 %conv2_weights_1_load_2181_read, i32 %image_load_2181

]]></Node>
<StgValue><ssdm name="mul_4_1_4_1"/></StgValue>
</operation>

<operation id="4201" st_id="95" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3239" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2216 %mul_4_1_4_2 = fmul i32 %conv2_weights_1_load_2182_read, i32 %image_load_2182

]]></Node>
<StgValue><ssdm name="mul_4_1_4_2"/></StgValue>
</operation>

<operation id="4202" st_id="95" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2219 %mul_4_1_4_3 = fmul i32 %conv2_weights_1_load_2183_read, i32 %image_load_2183

]]></Node>
<StgValue><ssdm name="mul_4_1_4_3"/></StgValue>
</operation>

<operation id="4203" st_id="95" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3245" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2222 %mul_4_1_4_4 = fmul i32 %conv2_weights_1_load_2184_read, i32 %image_load_2184

]]></Node>
<StgValue><ssdm name="mul_4_1_4_4"/></StgValue>
</operation>

<operation id="4204" st_id="95" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3248" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2225 %mul_4_1_4_5 = fmul i32 %conv2_weights_1_load_2185_read, i32 %image_load_2185

]]></Node>
<StgValue><ssdm name="mul_4_1_4_5"/></StgValue>
</operation>

<operation id="4205" st_id="95" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3250" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2227 %image_load_2186 = load i12 %image_addr_2186

]]></Node>
<StgValue><ssdm name="image_load_2186"/></StgValue>
</operation>

<operation id="4206" st_id="95" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3253" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2230 %image_load_2187 = load i12 %image_addr_2187

]]></Node>
<StgValue><ssdm name="image_load_2187"/></StgValue>
</operation>

<operation id="4207" st_id="95" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3256" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2233 %image_load_2188 = load i12 %image_addr_2188

]]></Node>
<StgValue><ssdm name="image_load_2188"/></StgValue>
</operation>

<operation id="4208" st_id="95" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3259" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2236 %image_load_2189 = load i12 %image_addr_2189

]]></Node>
<StgValue><ssdm name="image_load_2189"/></StgValue>
</operation>
</state>

<state id="96" st_id="97">

<operation id="4209" st_id="96" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1794" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:771 %add40_4_1822_2 = fadd i32 %add40_4_1822_1, i32 %mul_4_1821_2

]]></Node>
<StgValue><ssdm name="add40_4_1822_2"/></StgValue>
</operation>

<operation id="4210" st_id="96" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2710" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1687 %add_ln59_2215 = add i12 %add_ln59_2208, i12 10

]]></Node>
<StgValue><ssdm name="add_ln59_2215"/></StgValue>
</operation>

<operation id="4211" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2711" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1688 %zext_ln59_3069 = zext i12 %add_ln59_2215

]]></Node>
<StgValue><ssdm name="zext_ln59_3069"/></StgValue>
</operation>

<operation id="4212" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2712" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1689 %image_addr_2190 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_3069

]]></Node>
<StgValue><ssdm name="image_addr_2190"/></StgValue>
</operation>

<operation id="4213" st_id="96" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2713" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1690 %add_ln59_2216 = add i12 %add_ln59_2208, i12 11

]]></Node>
<StgValue><ssdm name="add_ln59_2216"/></StgValue>
</operation>

<operation id="4214" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2714" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1691 %zext_ln59_3070 = zext i12 %add_ln59_2216

]]></Node>
<StgValue><ssdm name="zext_ln59_3070"/></StgValue>
</operation>

<operation id="4215" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2715" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1692 %image_addr_2191 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_3070

]]></Node>
<StgValue><ssdm name="image_addr_2191"/></StgValue>
</operation>

<operation id="4216" st_id="96" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3239" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2216 %mul_4_1_4_2 = fmul i32 %conv2_weights_1_load_2182_read, i32 %image_load_2182

]]></Node>
<StgValue><ssdm name="mul_4_1_4_2"/></StgValue>
</operation>

<operation id="4217" st_id="96" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2219 %mul_4_1_4_3 = fmul i32 %conv2_weights_1_load_2183_read, i32 %image_load_2183

]]></Node>
<StgValue><ssdm name="mul_4_1_4_3"/></StgValue>
</operation>

<operation id="4218" st_id="96" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3245" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2222 %mul_4_1_4_4 = fmul i32 %conv2_weights_1_load_2184_read, i32 %image_load_2184

]]></Node>
<StgValue><ssdm name="mul_4_1_4_4"/></StgValue>
</operation>

<operation id="4219" st_id="96" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3248" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2225 %mul_4_1_4_5 = fmul i32 %conv2_weights_1_load_2185_read, i32 %image_load_2185

]]></Node>
<StgValue><ssdm name="mul_4_1_4_5"/></StgValue>
</operation>

<operation id="4220" st_id="96" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3251" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2228 %mul_4_1_4_6 = fmul i32 %conv2_weights_1_load_2186_read, i32 %image_load_2186

]]></Node>
<StgValue><ssdm name="mul_4_1_4_6"/></StgValue>
</operation>

<operation id="4221" st_id="96" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3254" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2231 %mul_4_1_4_7 = fmul i32 %conv2_weights_1_load_2187_read, i32 %image_load_2187

]]></Node>
<StgValue><ssdm name="mul_4_1_4_7"/></StgValue>
</operation>

<operation id="4222" st_id="96" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3256" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2233 %image_load_2188 = load i12 %image_addr_2188

]]></Node>
<StgValue><ssdm name="image_load_2188"/></StgValue>
</operation>

<operation id="4223" st_id="96" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3259" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2236 %image_load_2189 = load i12 %image_addr_2189

]]></Node>
<StgValue><ssdm name="image_load_2189"/></StgValue>
</operation>

<operation id="4224" st_id="96" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3262" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2239 %image_load_2190 = load i12 %image_addr_2190

]]></Node>
<StgValue><ssdm name="image_load_2190"/></StgValue>
</operation>

<operation id="4225" st_id="96" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3265" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2242 %image_load_2191 = load i12 %image_addr_2191

]]></Node>
<StgValue><ssdm name="image_load_2191"/></StgValue>
</operation>
</state>

<state id="97" st_id="98">

<operation id="4226" st_id="97" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1794" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:771 %add40_4_1822_2 = fadd i32 %add40_4_1822_1, i32 %mul_4_1821_2

]]></Node>
<StgValue><ssdm name="add40_4_1822_2"/></StgValue>
</operation>

<operation id="4227" st_id="97" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2716" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1693 %add_ln59_2217 = add i12 %add_ln59_2208, i12 12

]]></Node>
<StgValue><ssdm name="add_ln59_2217"/></StgValue>
</operation>

<operation id="4228" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2717" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1694 %zext_ln59_3071 = zext i12 %add_ln59_2217

]]></Node>
<StgValue><ssdm name="zext_ln59_3071"/></StgValue>
</operation>

<operation id="4229" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2718" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1695 %image_addr_2192 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_3071

]]></Node>
<StgValue><ssdm name="image_addr_2192"/></StgValue>
</operation>

<operation id="4230" st_id="97" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2719" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1696 %add_ln59_2218 = add i12 %add_ln59_2208, i12 13

]]></Node>
<StgValue><ssdm name="add_ln59_2218"/></StgValue>
</operation>

<operation id="4231" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2720" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1697 %zext_ln59_3072 = zext i12 %add_ln59_2218

]]></Node>
<StgValue><ssdm name="zext_ln59_3072"/></StgValue>
</operation>

<operation id="4232" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2721" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1698 %image_addr_2193 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_3072

]]></Node>
<StgValue><ssdm name="image_addr_2193"/></StgValue>
</operation>

<operation id="4233" st_id="97" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3245" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2222 %mul_4_1_4_4 = fmul i32 %conv2_weights_1_load_2184_read, i32 %image_load_2184

]]></Node>
<StgValue><ssdm name="mul_4_1_4_4"/></StgValue>
</operation>

<operation id="4234" st_id="97" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3248" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2225 %mul_4_1_4_5 = fmul i32 %conv2_weights_1_load_2185_read, i32 %image_load_2185

]]></Node>
<StgValue><ssdm name="mul_4_1_4_5"/></StgValue>
</operation>

<operation id="4235" st_id="97" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3251" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2228 %mul_4_1_4_6 = fmul i32 %conv2_weights_1_load_2186_read, i32 %image_load_2186

]]></Node>
<StgValue><ssdm name="mul_4_1_4_6"/></StgValue>
</operation>

<operation id="4236" st_id="97" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3254" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2231 %mul_4_1_4_7 = fmul i32 %conv2_weights_1_load_2187_read, i32 %image_load_2187

]]></Node>
<StgValue><ssdm name="mul_4_1_4_7"/></StgValue>
</operation>

<operation id="4237" st_id="97" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3257" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2234 %mul_4_1_4_8 = fmul i32 %conv2_weights_1_load_2188_read, i32 %image_load_2188

]]></Node>
<StgValue><ssdm name="mul_4_1_4_8"/></StgValue>
</operation>

<operation id="4238" st_id="97" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2237 %mul_4_1_4_9 = fmul i32 %conv2_weights_1_load_2189_read, i32 %image_load_2189

]]></Node>
<StgValue><ssdm name="mul_4_1_4_9"/></StgValue>
</operation>

<operation id="4239" st_id="97" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3262" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2239 %image_load_2190 = load i12 %image_addr_2190

]]></Node>
<StgValue><ssdm name="image_load_2190"/></StgValue>
</operation>

<operation id="4240" st_id="97" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3265" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2242 %image_load_2191 = load i12 %image_addr_2191

]]></Node>
<StgValue><ssdm name="image_load_2191"/></StgValue>
</operation>

<operation id="4241" st_id="97" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3268" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2245 %image_load_2192 = load i12 %image_addr_2192

]]></Node>
<StgValue><ssdm name="image_load_2192"/></StgValue>
</operation>

<operation id="4242" st_id="97" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3271" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2248 %image_load_2193 = load i12 %image_addr_2193

]]></Node>
<StgValue><ssdm name="image_load_2193"/></StgValue>
</operation>
</state>

<state id="98" st_id="99">

<operation id="4243" st_id="98" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1797" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:774 %add40_4_1822_3 = fadd i32 %add40_4_1822_2, i32 %mul_4_1821_3

]]></Node>
<StgValue><ssdm name="add40_4_1822_3"/></StgValue>
</operation>

<operation id="4244" st_id="98" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2722" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1699 %add_ln59_2219 = add i12 %add_ln59_2208, i12 14

]]></Node>
<StgValue><ssdm name="add_ln59_2219"/></StgValue>
</operation>

<operation id="4245" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2723" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1700 %zext_ln59_3073 = zext i12 %add_ln59_2219

]]></Node>
<StgValue><ssdm name="zext_ln59_3073"/></StgValue>
</operation>

<operation id="4246" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2724" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1701 %image_addr_2194 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_3073

]]></Node>
<StgValue><ssdm name="image_addr_2194"/></StgValue>
</operation>

<operation id="4247" st_id="98" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2725" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1702 %add_ln59_2220 = add i12 %add_ln59_2208, i12 15

]]></Node>
<StgValue><ssdm name="add_ln59_2220"/></StgValue>
</operation>

<operation id="4248" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2726" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1703 %zext_ln59_3074 = zext i12 %add_ln59_2220

]]></Node>
<StgValue><ssdm name="zext_ln59_3074"/></StgValue>
</operation>

<operation id="4249" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2727" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1704 %image_addr_2195 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_3074

]]></Node>
<StgValue><ssdm name="image_addr_2195"/></StgValue>
</operation>

<operation id="4250" st_id="98" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3251" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2228 %mul_4_1_4_6 = fmul i32 %conv2_weights_1_load_2186_read, i32 %image_load_2186

]]></Node>
<StgValue><ssdm name="mul_4_1_4_6"/></StgValue>
</operation>

<operation id="4251" st_id="98" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3254" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2231 %mul_4_1_4_7 = fmul i32 %conv2_weights_1_load_2187_read, i32 %image_load_2187

]]></Node>
<StgValue><ssdm name="mul_4_1_4_7"/></StgValue>
</operation>

<operation id="4252" st_id="98" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3257" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2234 %mul_4_1_4_8 = fmul i32 %conv2_weights_1_load_2188_read, i32 %image_load_2188

]]></Node>
<StgValue><ssdm name="mul_4_1_4_8"/></StgValue>
</operation>

<operation id="4253" st_id="98" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2237 %mul_4_1_4_9 = fmul i32 %conv2_weights_1_load_2189_read, i32 %image_load_2189

]]></Node>
<StgValue><ssdm name="mul_4_1_4_9"/></StgValue>
</operation>

<operation id="4254" st_id="98" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3263" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2240 %mul_4_1_4_s = fmul i32 %conv2_weights_1_load_2190_read, i32 %image_load_2190

]]></Node>
<StgValue><ssdm name="mul_4_1_4_s"/></StgValue>
</operation>

<operation id="4255" st_id="98" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2243 %mul_4_1_4_10 = fmul i32 %conv2_weights_1_load_2191_read, i32 %image_load_2191

]]></Node>
<StgValue><ssdm name="mul_4_1_4_10"/></StgValue>
</operation>

<operation id="4256" st_id="98" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3268" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2245 %image_load_2192 = load i12 %image_addr_2192

]]></Node>
<StgValue><ssdm name="image_load_2192"/></StgValue>
</operation>

<operation id="4257" st_id="98" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3271" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2248 %image_load_2193 = load i12 %image_addr_2193

]]></Node>
<StgValue><ssdm name="image_load_2193"/></StgValue>
</operation>

<operation id="4258" st_id="98" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3274" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2251 %image_load_2194 = load i12 %image_addr_2194

]]></Node>
<StgValue><ssdm name="image_load_2194"/></StgValue>
</operation>

<operation id="4259" st_id="98" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3277" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2254 %image_load_2195 = load i12 %image_addr_2195

]]></Node>
<StgValue><ssdm name="image_load_2195"/></StgValue>
</operation>
</state>

<state id="99" st_id="100">

<operation id="4260" st_id="99" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1797" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:774 %add40_4_1822_3 = fadd i32 %add40_4_1822_2, i32 %mul_4_1821_3

]]></Node>
<StgValue><ssdm name="add40_4_1822_3"/></StgValue>
</operation>

<operation id="4261" st_id="99" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2728" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1705 %add_ln59_2221 = add i12 %add_ln59_2208, i12 16

]]></Node>
<StgValue><ssdm name="add_ln59_2221"/></StgValue>
</operation>

<operation id="4262" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2729" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1706 %zext_ln59_3075 = zext i12 %add_ln59_2221

]]></Node>
<StgValue><ssdm name="zext_ln59_3075"/></StgValue>
</operation>

<operation id="4263" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2730" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1707 %image_addr_2196 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_3075

]]></Node>
<StgValue><ssdm name="image_addr_2196"/></StgValue>
</operation>

<operation id="4264" st_id="99" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2731" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1708 %add_ln59_2222 = add i12 %add_ln59_2208, i12 17

]]></Node>
<StgValue><ssdm name="add_ln59_2222"/></StgValue>
</operation>

<operation id="4265" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2732" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1709 %zext_ln59_3076 = zext i12 %add_ln59_2222

]]></Node>
<StgValue><ssdm name="zext_ln59_3076"/></StgValue>
</operation>

<operation id="4266" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2733" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1710 %image_addr_2197 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_3076

]]></Node>
<StgValue><ssdm name="image_addr_2197"/></StgValue>
</operation>

<operation id="4267" st_id="99" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3257" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2234 %mul_4_1_4_8 = fmul i32 %conv2_weights_1_load_2188_read, i32 %image_load_2188

]]></Node>
<StgValue><ssdm name="mul_4_1_4_8"/></StgValue>
</operation>

<operation id="4268" st_id="99" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2237 %mul_4_1_4_9 = fmul i32 %conv2_weights_1_load_2189_read, i32 %image_load_2189

]]></Node>
<StgValue><ssdm name="mul_4_1_4_9"/></StgValue>
</operation>

<operation id="4269" st_id="99" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3263" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2240 %mul_4_1_4_s = fmul i32 %conv2_weights_1_load_2190_read, i32 %image_load_2190

]]></Node>
<StgValue><ssdm name="mul_4_1_4_s"/></StgValue>
</operation>

<operation id="4270" st_id="99" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2243 %mul_4_1_4_10 = fmul i32 %conv2_weights_1_load_2191_read, i32 %image_load_2191

]]></Node>
<StgValue><ssdm name="mul_4_1_4_10"/></StgValue>
</operation>

<operation id="4271" st_id="99" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3269" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2246 %mul_4_1_4_11 = fmul i32 %conv2_weights_1_load_2192_read, i32 %image_load_2192

]]></Node>
<StgValue><ssdm name="mul_4_1_4_11"/></StgValue>
</operation>

<operation id="4272" st_id="99" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3272" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2249 %mul_4_1_4_12 = fmul i32 %conv2_weights_1_load_2193_read, i32 %image_load_2193

]]></Node>
<StgValue><ssdm name="mul_4_1_4_12"/></StgValue>
</operation>

<operation id="4273" st_id="99" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3274" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2251 %image_load_2194 = load i12 %image_addr_2194

]]></Node>
<StgValue><ssdm name="image_load_2194"/></StgValue>
</operation>

<operation id="4274" st_id="99" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3277" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2254 %image_load_2195 = load i12 %image_addr_2195

]]></Node>
<StgValue><ssdm name="image_load_2195"/></StgValue>
</operation>

<operation id="4275" st_id="99" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3280" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2257 %image_load_2196 = load i12 %image_addr_2196

]]></Node>
<StgValue><ssdm name="image_load_2196"/></StgValue>
</operation>

<operation id="4276" st_id="99" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3283" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2260 %image_load_2197 = load i12 %image_addr_2197

]]></Node>
<StgValue><ssdm name="image_load_2197"/></StgValue>
</operation>
</state>

<state id="100" st_id="101">

<operation id="4277" st_id="100" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1797" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:774 %add40_4_1822_3 = fadd i32 %add40_4_1822_2, i32 %mul_4_1821_3

]]></Node>
<StgValue><ssdm name="add40_4_1822_3"/></StgValue>
</operation>

<operation id="4278" st_id="100" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2734" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1711 %add_ln59_2223 = add i12 %add_ln59_2208, i12 18

]]></Node>
<StgValue><ssdm name="add_ln59_2223"/></StgValue>
</operation>

<operation id="4279" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2735" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1712 %zext_ln59_3077 = zext i12 %add_ln59_2223

]]></Node>
<StgValue><ssdm name="zext_ln59_3077"/></StgValue>
</operation>

<operation id="4280" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2736" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1713 %image_addr_2198 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_3077

]]></Node>
<StgValue><ssdm name="image_addr_2198"/></StgValue>
</operation>

<operation id="4281" st_id="100" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2737" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1714 %add_ln59_2224 = add i12 %add_ln59_2208, i12 19

]]></Node>
<StgValue><ssdm name="add_ln59_2224"/></StgValue>
</operation>

<operation id="4282" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2738" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1715 %zext_ln59_3078 = zext i12 %add_ln59_2224

]]></Node>
<StgValue><ssdm name="zext_ln59_3078"/></StgValue>
</operation>

<operation id="4283" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2739" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1716 %image_addr_2199 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_3078

]]></Node>
<StgValue><ssdm name="image_addr_2199"/></StgValue>
</operation>

<operation id="4284" st_id="100" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3263" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2240 %mul_4_1_4_s = fmul i32 %conv2_weights_1_load_2190_read, i32 %image_load_2190

]]></Node>
<StgValue><ssdm name="mul_4_1_4_s"/></StgValue>
</operation>

<operation id="4285" st_id="100" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2243 %mul_4_1_4_10 = fmul i32 %conv2_weights_1_load_2191_read, i32 %image_load_2191

]]></Node>
<StgValue><ssdm name="mul_4_1_4_10"/></StgValue>
</operation>

<operation id="4286" st_id="100" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3269" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2246 %mul_4_1_4_11 = fmul i32 %conv2_weights_1_load_2192_read, i32 %image_load_2192

]]></Node>
<StgValue><ssdm name="mul_4_1_4_11"/></StgValue>
</operation>

<operation id="4287" st_id="100" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3272" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2249 %mul_4_1_4_12 = fmul i32 %conv2_weights_1_load_2193_read, i32 %image_load_2193

]]></Node>
<StgValue><ssdm name="mul_4_1_4_12"/></StgValue>
</operation>

<operation id="4288" st_id="100" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3275" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2252 %mul_4_1_4_13 = fmul i32 %conv2_weights_1_load_2194_read, i32 %image_load_2194

]]></Node>
<StgValue><ssdm name="mul_4_1_4_13"/></StgValue>
</operation>

<operation id="4289" st_id="100" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2255 %mul_4_1_4_14 = fmul i32 %conv2_weights_1_load_2195_read, i32 %image_load_2195

]]></Node>
<StgValue><ssdm name="mul_4_1_4_14"/></StgValue>
</operation>

<operation id="4290" st_id="100" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3280" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2257 %image_load_2196 = load i12 %image_addr_2196

]]></Node>
<StgValue><ssdm name="image_load_2196"/></StgValue>
</operation>

<operation id="4291" st_id="100" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3283" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2260 %image_load_2197 = load i12 %image_addr_2197

]]></Node>
<StgValue><ssdm name="image_load_2197"/></StgValue>
</operation>

<operation id="4292" st_id="100" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3286" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2263 %image_load_2198 = load i12 %image_addr_2198

]]></Node>
<StgValue><ssdm name="image_load_2198"/></StgValue>
</operation>

<operation id="4293" st_id="100" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3289" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2266 %image_load_2199 = load i12 %image_addr_2199

]]></Node>
<StgValue><ssdm name="image_load_2199"/></StgValue>
</operation>
</state>

<state id="101" st_id="102">

<operation id="4294" st_id="101" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1049" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc68.4:26 %select_ln51_28 = select i1 %icmp_ln52, i4 3, i4 2

]]></Node>
<StgValue><ssdm name="select_ln51_28"/></StgValue>
</operation>

<operation id="4295" st_id="101" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc68.4:27 %add_ln51_28 = add i4 %ro_load, i4 %select_ln51_28

]]></Node>
<StgValue><ssdm name="add_ln51_28"/></StgValue>
</operation>

<operation id="4296" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1051" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc68.4:28 %tmp_936 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %add_ln51_28, i4 0

]]></Node>
<StgValue><ssdm name="tmp_936"/></StgValue>
</operation>

<operation id="4297" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1052" bw="9" op_0_bw="8">
<![CDATA[
for.inc68.4:29 %zext_ln59_2627 = zext i8 %tmp_936

]]></Node>
<StgValue><ssdm name="zext_ln59_2627"/></StgValue>
</operation>

<operation id="4298" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
for.inc68.4:30 %tmp_937 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %add_ln51_28, i1 0

]]></Node>
<StgValue><ssdm name="tmp_937"/></StgValue>
</operation>

<operation id="4299" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1054" bw="9" op_0_bw="5">
<![CDATA[
for.inc68.4:31 %zext_ln59_2628 = zext i5 %tmp_937

]]></Node>
<StgValue><ssdm name="zext_ln59_2628"/></StgValue>
</operation>

<operation id="4300" st_id="101" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1055" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc68.4:32 %sub_ln59_21 = sub i9 %zext_ln59_2627, i9 %zext_ln59_2628

]]></Node>
<StgValue><ssdm name="sub_ln59_21"/></StgValue>
</operation>

<operation id="4301" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1056" bw="10" op_0_bw="9">
<![CDATA[
for.inc68.4:33 %sext_ln51_11 = sext i9 %sub_ln59_21

]]></Node>
<StgValue><ssdm name="sext_ln51_11"/></StgValue>
</operation>

<operation id="4302" st_id="101" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1203" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc68.4:180 %add_ln59_1865 = add i10 %sext_ln51_11, i10 %zext_ln59_2634

]]></Node>
<StgValue><ssdm name="add_ln59_1865"/></StgValue>
</operation>

<operation id="4303" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1204" bw="8" op_0_bw="10">
<![CDATA[
for.inc68.4:181 %trunc_ln59_122 = trunc i10 %add_ln59_1865

]]></Node>
<StgValue><ssdm name="trunc_ln59_122"/></StgValue>
</operation>

<operation id="4304" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1205" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
for.inc68.4:182 %p_shl240 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln59_122, i4 0

]]></Node>
<StgValue><ssdm name="p_shl240"/></StgValue>
</operation>

<operation id="4305" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1206" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
for.inc68.4:183 %p_shl241 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %add_ln59_1865, i2 0

]]></Node>
<StgValue><ssdm name="p_shl241"/></StgValue>
</operation>

<operation id="4306" st_id="101" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1207" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:184 %add_ln59_1866 = add i12 %p_shl240, i12 %p_shl241

]]></Node>
<StgValue><ssdm name="add_ln59_1866"/></StgValue>
</operation>

<operation id="4307" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1208" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:185 %zext_ln59_2675 = zext i12 %add_ln59_1866

]]></Node>
<StgValue><ssdm name="zext_ln59_2675"/></StgValue>
</operation>

<operation id="4308" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1209" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:186 %image_addr_2200 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2675

]]></Node>
<StgValue><ssdm name="image_addr_2200"/></StgValue>
</operation>

<operation id="4309" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1210" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:187 %or_ln59_306 = or i12 %add_ln59_1866, i12 1

]]></Node>
<StgValue><ssdm name="or_ln59_306"/></StgValue>
</operation>

<operation id="4310" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1211" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:188 %zext_ln59_2676 = zext i12 %or_ln59_306

]]></Node>
<StgValue><ssdm name="zext_ln59_2676"/></StgValue>
</operation>

<operation id="4311" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1212" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:189 %image_addr_2201 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2676

]]></Node>
<StgValue><ssdm name="image_addr_2201"/></StgValue>
</operation>

<operation id="4312" st_id="101" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1797" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:774 %add40_4_1822_3 = fadd i32 %add40_4_1822_2, i32 %mul_4_1821_3

]]></Node>
<StgValue><ssdm name="add40_4_1822_3"/></StgValue>
</operation>

<operation id="4313" st_id="101" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3269" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2246 %mul_4_1_4_11 = fmul i32 %conv2_weights_1_load_2192_read, i32 %image_load_2192

]]></Node>
<StgValue><ssdm name="mul_4_1_4_11"/></StgValue>
</operation>

<operation id="4314" st_id="101" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3272" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2249 %mul_4_1_4_12 = fmul i32 %conv2_weights_1_load_2193_read, i32 %image_load_2193

]]></Node>
<StgValue><ssdm name="mul_4_1_4_12"/></StgValue>
</operation>

<operation id="4315" st_id="101" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3275" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2252 %mul_4_1_4_13 = fmul i32 %conv2_weights_1_load_2194_read, i32 %image_load_2194

]]></Node>
<StgValue><ssdm name="mul_4_1_4_13"/></StgValue>
</operation>

<operation id="4316" st_id="101" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2255 %mul_4_1_4_14 = fmul i32 %conv2_weights_1_load_2195_read, i32 %image_load_2195

]]></Node>
<StgValue><ssdm name="mul_4_1_4_14"/></StgValue>
</operation>

<operation id="4317" st_id="101" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3281" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2258 %mul_4_1_4_15 = fmul i32 %conv2_weights_1_load_2196_read, i32 %image_load_2196

]]></Node>
<StgValue><ssdm name="mul_4_1_4_15"/></StgValue>
</operation>

<operation id="4318" st_id="101" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2261 %mul_4_1_4_16 = fmul i32 %conv2_weights_1_load_2197_read, i32 %image_load_2197

]]></Node>
<StgValue><ssdm name="mul_4_1_4_16"/></StgValue>
</operation>

<operation id="4319" st_id="101" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3286" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2263 %image_load_2198 = load i12 %image_addr_2198

]]></Node>
<StgValue><ssdm name="image_load_2198"/></StgValue>
</operation>

<operation id="4320" st_id="101" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3289" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2266 %image_load_2199 = load i12 %image_addr_2199

]]></Node>
<StgValue><ssdm name="image_load_2199"/></StgValue>
</operation>

<operation id="4321" st_id="101" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3292" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2269 %image_load_2200 = load i12 %image_addr_2200

]]></Node>
<StgValue><ssdm name="image_load_2200"/></StgValue>
</operation>

<operation id="4322" st_id="101" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3295" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2272 %image_load_2201 = load i12 %image_addr_2201

]]></Node>
<StgValue><ssdm name="image_load_2201"/></StgValue>
</operation>
</state>

<state id="102" st_id="103">

<operation id="4323" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1213" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:190 %or_ln59_307 = or i12 %add_ln59_1866, i12 2

]]></Node>
<StgValue><ssdm name="or_ln59_307"/></StgValue>
</operation>

<operation id="4324" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1214" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:191 %zext_ln59_2677 = zext i12 %or_ln59_307

]]></Node>
<StgValue><ssdm name="zext_ln59_2677"/></StgValue>
</operation>

<operation id="4325" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1215" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:192 %image_addr_2202 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2677

]]></Node>
<StgValue><ssdm name="image_addr_2202"/></StgValue>
</operation>

<operation id="4326" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1216" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:193 %or_ln59_308 = or i12 %add_ln59_1866, i12 3

]]></Node>
<StgValue><ssdm name="or_ln59_308"/></StgValue>
</operation>

<operation id="4327" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1217" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:194 %zext_ln59_2678 = zext i12 %or_ln59_308

]]></Node>
<StgValue><ssdm name="zext_ln59_2678"/></StgValue>
</operation>

<operation id="4328" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1218" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:195 %image_addr_2203 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2678

]]></Node>
<StgValue><ssdm name="image_addr_2203"/></StgValue>
</operation>

<operation id="4329" st_id="102" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1800" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:777 %add40_4_1822_4 = fadd i32 %add40_4_1822_3, i32 %mul_4_1821_4

]]></Node>
<StgValue><ssdm name="add40_4_1822_4"/></StgValue>
</operation>

<operation id="4330" st_id="102" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3275" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2252 %mul_4_1_4_13 = fmul i32 %conv2_weights_1_load_2194_read, i32 %image_load_2194

]]></Node>
<StgValue><ssdm name="mul_4_1_4_13"/></StgValue>
</operation>

<operation id="4331" st_id="102" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2255 %mul_4_1_4_14 = fmul i32 %conv2_weights_1_load_2195_read, i32 %image_load_2195

]]></Node>
<StgValue><ssdm name="mul_4_1_4_14"/></StgValue>
</operation>

<operation id="4332" st_id="102" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3281" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2258 %mul_4_1_4_15 = fmul i32 %conv2_weights_1_load_2196_read, i32 %image_load_2196

]]></Node>
<StgValue><ssdm name="mul_4_1_4_15"/></StgValue>
</operation>

<operation id="4333" st_id="102" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2261 %mul_4_1_4_16 = fmul i32 %conv2_weights_1_load_2197_read, i32 %image_load_2197

]]></Node>
<StgValue><ssdm name="mul_4_1_4_16"/></StgValue>
</operation>

<operation id="4334" st_id="102" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3287" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2264 %mul_4_1_4_17 = fmul i32 %conv2_weights_1_load_2198_read, i32 %image_load_2198

]]></Node>
<StgValue><ssdm name="mul_4_1_4_17"/></StgValue>
</operation>

<operation id="4335" st_id="102" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3290" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2267 %mul_4_1_4_18 = fmul i32 %conv2_weights_1_load_2199_read, i32 %image_load_2199

]]></Node>
<StgValue><ssdm name="mul_4_1_4_18"/></StgValue>
</operation>

<operation id="4336" st_id="102" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3292" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2269 %image_load_2200 = load i12 %image_addr_2200

]]></Node>
<StgValue><ssdm name="image_load_2200"/></StgValue>
</operation>

<operation id="4337" st_id="102" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3295" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2272 %image_load_2201 = load i12 %image_addr_2201

]]></Node>
<StgValue><ssdm name="image_load_2201"/></StgValue>
</operation>

<operation id="4338" st_id="102" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3298" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2275 %image_load_2202 = load i12 %image_addr_2202

]]></Node>
<StgValue><ssdm name="image_load_2202"/></StgValue>
</operation>

<operation id="4339" st_id="102" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3301" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2278 %image_load_2203 = load i12 %image_addr_2203

]]></Node>
<StgValue><ssdm name="image_load_2203"/></StgValue>
</operation>
</state>

<state id="103" st_id="104">

<operation id="4340" st_id="103" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1219" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:196 %add_ln59_1867 = add i12 %add_ln59_1866, i12 4

]]></Node>
<StgValue><ssdm name="add_ln59_1867"/></StgValue>
</operation>

<operation id="4341" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1220" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:197 %zext_ln59_2679 = zext i12 %add_ln59_1867

]]></Node>
<StgValue><ssdm name="zext_ln59_2679"/></StgValue>
</operation>

<operation id="4342" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1221" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:198 %image_addr_2204 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2679

]]></Node>
<StgValue><ssdm name="image_addr_2204"/></StgValue>
</operation>

<operation id="4343" st_id="103" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1222" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:199 %add_ln59_1868 = add i12 %add_ln59_1866, i12 5

]]></Node>
<StgValue><ssdm name="add_ln59_1868"/></StgValue>
</operation>

<operation id="4344" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1223" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:200 %zext_ln59_2680 = zext i12 %add_ln59_1868

]]></Node>
<StgValue><ssdm name="zext_ln59_2680"/></StgValue>
</operation>

<operation id="4345" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1224" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:201 %image_addr_2205 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2680

]]></Node>
<StgValue><ssdm name="image_addr_2205"/></StgValue>
</operation>

<operation id="4346" st_id="103" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1800" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:777 %add40_4_1822_4 = fadd i32 %add40_4_1822_3, i32 %mul_4_1821_4

]]></Node>
<StgValue><ssdm name="add40_4_1822_4"/></StgValue>
</operation>

<operation id="4347" st_id="103" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3281" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2258 %mul_4_1_4_15 = fmul i32 %conv2_weights_1_load_2196_read, i32 %image_load_2196

]]></Node>
<StgValue><ssdm name="mul_4_1_4_15"/></StgValue>
</operation>

<operation id="4348" st_id="103" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2261 %mul_4_1_4_16 = fmul i32 %conv2_weights_1_load_2197_read, i32 %image_load_2197

]]></Node>
<StgValue><ssdm name="mul_4_1_4_16"/></StgValue>
</operation>

<operation id="4349" st_id="103" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3287" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2264 %mul_4_1_4_17 = fmul i32 %conv2_weights_1_load_2198_read, i32 %image_load_2198

]]></Node>
<StgValue><ssdm name="mul_4_1_4_17"/></StgValue>
</operation>

<operation id="4350" st_id="103" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3290" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2267 %mul_4_1_4_18 = fmul i32 %conv2_weights_1_load_2199_read, i32 %image_load_2199

]]></Node>
<StgValue><ssdm name="mul_4_1_4_18"/></StgValue>
</operation>

<operation id="4351" st_id="103" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2270 %mul_4_2 = fmul i32 %conv2_weights_1_load_2200_read, i32 %image_load_2200

]]></Node>
<StgValue><ssdm name="mul_4_2"/></StgValue>
</operation>

<operation id="4352" st_id="103" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3296" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2273 %mul_4_2_s = fmul i32 %conv2_weights_1_load_2201_read, i32 %image_load_2201

]]></Node>
<StgValue><ssdm name="mul_4_2_s"/></StgValue>
</operation>

<operation id="4353" st_id="103" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3298" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2275 %image_load_2202 = load i12 %image_addr_2202

]]></Node>
<StgValue><ssdm name="image_load_2202"/></StgValue>
</operation>

<operation id="4354" st_id="103" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3301" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2278 %image_load_2203 = load i12 %image_addr_2203

]]></Node>
<StgValue><ssdm name="image_load_2203"/></StgValue>
</operation>

<operation id="4355" st_id="103" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3304" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2281 %image_load_2204 = load i12 %image_addr_2204

]]></Node>
<StgValue><ssdm name="image_load_2204"/></StgValue>
</operation>

<operation id="4356" st_id="103" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3307" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2284 %image_load_2205 = load i12 %image_addr_2205

]]></Node>
<StgValue><ssdm name="image_load_2205"/></StgValue>
</operation>
</state>

<state id="104" st_id="105">

<operation id="4357" st_id="104" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1225" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:202 %add_ln59_1869 = add i12 %add_ln59_1866, i12 6

]]></Node>
<StgValue><ssdm name="add_ln59_1869"/></StgValue>
</operation>

<operation id="4358" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1226" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:203 %zext_ln59_2681 = zext i12 %add_ln59_1869

]]></Node>
<StgValue><ssdm name="zext_ln59_2681"/></StgValue>
</operation>

<operation id="4359" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1227" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:204 %image_addr_2206 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2681

]]></Node>
<StgValue><ssdm name="image_addr_2206"/></StgValue>
</operation>

<operation id="4360" st_id="104" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1228" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:205 %add_ln59_1870 = add i12 %add_ln59_1866, i12 7

]]></Node>
<StgValue><ssdm name="add_ln59_1870"/></StgValue>
</operation>

<operation id="4361" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1229" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:206 %zext_ln59_2682 = zext i12 %add_ln59_1870

]]></Node>
<StgValue><ssdm name="zext_ln59_2682"/></StgValue>
</operation>

<operation id="4362" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1230" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:207 %image_addr_2207 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2682

]]></Node>
<StgValue><ssdm name="image_addr_2207"/></StgValue>
</operation>

<operation id="4363" st_id="104" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1800" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:777 %add40_4_1822_4 = fadd i32 %add40_4_1822_3, i32 %mul_4_1821_4

]]></Node>
<StgValue><ssdm name="add40_4_1822_4"/></StgValue>
</operation>

<operation id="4364" st_id="104" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3287" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2264 %mul_4_1_4_17 = fmul i32 %conv2_weights_1_load_2198_read, i32 %image_load_2198

]]></Node>
<StgValue><ssdm name="mul_4_1_4_17"/></StgValue>
</operation>

<operation id="4365" st_id="104" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3290" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2267 %mul_4_1_4_18 = fmul i32 %conv2_weights_1_load_2199_read, i32 %image_load_2199

]]></Node>
<StgValue><ssdm name="mul_4_1_4_18"/></StgValue>
</operation>

<operation id="4366" st_id="104" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2270 %mul_4_2 = fmul i32 %conv2_weights_1_load_2200_read, i32 %image_load_2200

]]></Node>
<StgValue><ssdm name="mul_4_2"/></StgValue>
</operation>

<operation id="4367" st_id="104" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3296" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2273 %mul_4_2_s = fmul i32 %conv2_weights_1_load_2201_read, i32 %image_load_2201

]]></Node>
<StgValue><ssdm name="mul_4_2_s"/></StgValue>
</operation>

<operation id="4368" st_id="104" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3299" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2276 %mul_4_2_20 = fmul i32 %conv2_weights_1_load_2202_read, i32 %image_load_2202

]]></Node>
<StgValue><ssdm name="mul_4_2_20"/></StgValue>
</operation>

<operation id="4369" st_id="104" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3302" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2279 %mul_4_2_21 = fmul i32 %conv2_weights_1_load_2203_read, i32 %image_load_2203

]]></Node>
<StgValue><ssdm name="mul_4_2_21"/></StgValue>
</operation>

<operation id="4370" st_id="104" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3304" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2281 %image_load_2204 = load i12 %image_addr_2204

]]></Node>
<StgValue><ssdm name="image_load_2204"/></StgValue>
</operation>

<operation id="4371" st_id="104" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3307" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2284 %image_load_2205 = load i12 %image_addr_2205

]]></Node>
<StgValue><ssdm name="image_load_2205"/></StgValue>
</operation>

<operation id="4372" st_id="104" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3310" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2287 %image_load_2206 = load i12 %image_addr_2206

]]></Node>
<StgValue><ssdm name="image_load_2206"/></StgValue>
</operation>

<operation id="4373" st_id="104" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3313" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2290 %image_load_2207 = load i12 %image_addr_2207

]]></Node>
<StgValue><ssdm name="image_load_2207"/></StgValue>
</operation>
</state>

<state id="105" st_id="106">

<operation id="4374" st_id="105" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1231" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:208 %add_ln59_1871 = add i12 %add_ln59_1866, i12 8

]]></Node>
<StgValue><ssdm name="add_ln59_1871"/></StgValue>
</operation>

<operation id="4375" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1232" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:209 %zext_ln59_2683 = zext i12 %add_ln59_1871

]]></Node>
<StgValue><ssdm name="zext_ln59_2683"/></StgValue>
</operation>

<operation id="4376" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1233" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:210 %image_addr_2208 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2683

]]></Node>
<StgValue><ssdm name="image_addr_2208"/></StgValue>
</operation>

<operation id="4377" st_id="105" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1234" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:211 %add_ln59_1872 = add i12 %add_ln59_1866, i12 9

]]></Node>
<StgValue><ssdm name="add_ln59_1872"/></StgValue>
</operation>

<operation id="4378" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1235" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:212 %zext_ln59_2684 = zext i12 %add_ln59_1872

]]></Node>
<StgValue><ssdm name="zext_ln59_2684"/></StgValue>
</operation>

<operation id="4379" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1236" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:213 %image_addr_2209 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2684

]]></Node>
<StgValue><ssdm name="image_addr_2209"/></StgValue>
</operation>

<operation id="4380" st_id="105" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1800" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:777 %add40_4_1822_4 = fadd i32 %add40_4_1822_3, i32 %mul_4_1821_4

]]></Node>
<StgValue><ssdm name="add40_4_1822_4"/></StgValue>
</operation>

<operation id="4381" st_id="105" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2270 %mul_4_2 = fmul i32 %conv2_weights_1_load_2200_read, i32 %image_load_2200

]]></Node>
<StgValue><ssdm name="mul_4_2"/></StgValue>
</operation>

<operation id="4382" st_id="105" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3296" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2273 %mul_4_2_s = fmul i32 %conv2_weights_1_load_2201_read, i32 %image_load_2201

]]></Node>
<StgValue><ssdm name="mul_4_2_s"/></StgValue>
</operation>

<operation id="4383" st_id="105" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3299" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2276 %mul_4_2_20 = fmul i32 %conv2_weights_1_load_2202_read, i32 %image_load_2202

]]></Node>
<StgValue><ssdm name="mul_4_2_20"/></StgValue>
</operation>

<operation id="4384" st_id="105" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3302" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2279 %mul_4_2_21 = fmul i32 %conv2_weights_1_load_2203_read, i32 %image_load_2203

]]></Node>
<StgValue><ssdm name="mul_4_2_21"/></StgValue>
</operation>

<operation id="4385" st_id="105" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3305" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2282 %mul_4_2_22 = fmul i32 %conv2_weights_1_load_2204_read, i32 %image_load_2204

]]></Node>
<StgValue><ssdm name="mul_4_2_22"/></StgValue>
</operation>

<operation id="4386" st_id="105" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3308" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2285 %mul_4_2_5 = fmul i32 %conv2_weights_1_load_2205_read, i32 %image_load_2205

]]></Node>
<StgValue><ssdm name="mul_4_2_5"/></StgValue>
</operation>

<operation id="4387" st_id="105" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3310" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2287 %image_load_2206 = load i12 %image_addr_2206

]]></Node>
<StgValue><ssdm name="image_load_2206"/></StgValue>
</operation>

<operation id="4388" st_id="105" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3313" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2290 %image_load_2207 = load i12 %image_addr_2207

]]></Node>
<StgValue><ssdm name="image_load_2207"/></StgValue>
</operation>

<operation id="4389" st_id="105" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3316" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2293 %image_load_2208 = load i12 %image_addr_2208

]]></Node>
<StgValue><ssdm name="image_load_2208"/></StgValue>
</operation>

<operation id="4390" st_id="105" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3319" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2296 %image_load_2209 = load i12 %image_addr_2209

]]></Node>
<StgValue><ssdm name="image_load_2209"/></StgValue>
</operation>
</state>

<state id="106" st_id="107">

<operation id="4391" st_id="106" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1237" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:214 %add_ln59_1873 = add i12 %add_ln59_1866, i12 10

]]></Node>
<StgValue><ssdm name="add_ln59_1873"/></StgValue>
</operation>

<operation id="4392" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1238" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:215 %zext_ln59_2685 = zext i12 %add_ln59_1873

]]></Node>
<StgValue><ssdm name="zext_ln59_2685"/></StgValue>
</operation>

<operation id="4393" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1239" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:216 %image_addr_2210 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2685

]]></Node>
<StgValue><ssdm name="image_addr_2210"/></StgValue>
</operation>

<operation id="4394" st_id="106" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1240" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:217 %add_ln59_1874 = add i12 %add_ln59_1866, i12 11

]]></Node>
<StgValue><ssdm name="add_ln59_1874"/></StgValue>
</operation>

<operation id="4395" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1241" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:218 %zext_ln59_2686 = zext i12 %add_ln59_1874

]]></Node>
<StgValue><ssdm name="zext_ln59_2686"/></StgValue>
</operation>

<operation id="4396" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1242" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:219 %image_addr_2211 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2686

]]></Node>
<StgValue><ssdm name="image_addr_2211"/></StgValue>
</operation>

<operation id="4397" st_id="106" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1803" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:780 %add40_4_1822_5 = fadd i32 %add40_4_1822_4, i32 %mul_4_1821_5

]]></Node>
<StgValue><ssdm name="add40_4_1822_5"/></StgValue>
</operation>

<operation id="4398" st_id="106" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3299" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2276 %mul_4_2_20 = fmul i32 %conv2_weights_1_load_2202_read, i32 %image_load_2202

]]></Node>
<StgValue><ssdm name="mul_4_2_20"/></StgValue>
</operation>

<operation id="4399" st_id="106" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3302" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2279 %mul_4_2_21 = fmul i32 %conv2_weights_1_load_2203_read, i32 %image_load_2203

]]></Node>
<StgValue><ssdm name="mul_4_2_21"/></StgValue>
</operation>

<operation id="4400" st_id="106" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3305" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2282 %mul_4_2_22 = fmul i32 %conv2_weights_1_load_2204_read, i32 %image_load_2204

]]></Node>
<StgValue><ssdm name="mul_4_2_22"/></StgValue>
</operation>

<operation id="4401" st_id="106" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3308" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2285 %mul_4_2_5 = fmul i32 %conv2_weights_1_load_2205_read, i32 %image_load_2205

]]></Node>
<StgValue><ssdm name="mul_4_2_5"/></StgValue>
</operation>

<operation id="4402" st_id="106" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2288 %mul_4_2_6 = fmul i32 %conv2_weights_1_load_2206_read, i32 %image_load_2206

]]></Node>
<StgValue><ssdm name="mul_4_2_6"/></StgValue>
</operation>

<operation id="4403" st_id="106" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3314" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2291 %mul_4_2_7 = fmul i32 %conv2_weights_1_load_2207_read, i32 %image_load_2207

]]></Node>
<StgValue><ssdm name="mul_4_2_7"/></StgValue>
</operation>

<operation id="4404" st_id="106" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3316" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2293 %image_load_2208 = load i12 %image_addr_2208

]]></Node>
<StgValue><ssdm name="image_load_2208"/></StgValue>
</operation>

<operation id="4405" st_id="106" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3319" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2296 %image_load_2209 = load i12 %image_addr_2209

]]></Node>
<StgValue><ssdm name="image_load_2209"/></StgValue>
</operation>

<operation id="4406" st_id="106" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3322" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2299 %image_load_2210 = load i12 %image_addr_2210

]]></Node>
<StgValue><ssdm name="image_load_2210"/></StgValue>
</operation>

<operation id="4407" st_id="106" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3325" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2302 %image_load_2211 = load i12 %image_addr_2211

]]></Node>
<StgValue><ssdm name="image_load_2211"/></StgValue>
</operation>
</state>

<state id="107" st_id="108">

<operation id="4408" st_id="107" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1243" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:220 %add_ln59_1875 = add i12 %add_ln59_1866, i12 12

]]></Node>
<StgValue><ssdm name="add_ln59_1875"/></StgValue>
</operation>

<operation id="4409" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1244" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:221 %zext_ln59_2687 = zext i12 %add_ln59_1875

]]></Node>
<StgValue><ssdm name="zext_ln59_2687"/></StgValue>
</operation>

<operation id="4410" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1245" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:222 %image_addr_2212 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2687

]]></Node>
<StgValue><ssdm name="image_addr_2212"/></StgValue>
</operation>

<operation id="4411" st_id="107" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1246" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:223 %add_ln59_1876 = add i12 %add_ln59_1866, i12 13

]]></Node>
<StgValue><ssdm name="add_ln59_1876"/></StgValue>
</operation>

<operation id="4412" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1247" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:224 %zext_ln59_2688 = zext i12 %add_ln59_1876

]]></Node>
<StgValue><ssdm name="zext_ln59_2688"/></StgValue>
</operation>

<operation id="4413" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1248" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:225 %image_addr_2213 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2688

]]></Node>
<StgValue><ssdm name="image_addr_2213"/></StgValue>
</operation>

<operation id="4414" st_id="107" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1803" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:780 %add40_4_1822_5 = fadd i32 %add40_4_1822_4, i32 %mul_4_1821_5

]]></Node>
<StgValue><ssdm name="add40_4_1822_5"/></StgValue>
</operation>

<operation id="4415" st_id="107" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3305" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2282 %mul_4_2_22 = fmul i32 %conv2_weights_1_load_2204_read, i32 %image_load_2204

]]></Node>
<StgValue><ssdm name="mul_4_2_22"/></StgValue>
</operation>

<operation id="4416" st_id="107" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3308" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2285 %mul_4_2_5 = fmul i32 %conv2_weights_1_load_2205_read, i32 %image_load_2205

]]></Node>
<StgValue><ssdm name="mul_4_2_5"/></StgValue>
</operation>

<operation id="4417" st_id="107" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2288 %mul_4_2_6 = fmul i32 %conv2_weights_1_load_2206_read, i32 %image_load_2206

]]></Node>
<StgValue><ssdm name="mul_4_2_6"/></StgValue>
</operation>

<operation id="4418" st_id="107" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3314" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2291 %mul_4_2_7 = fmul i32 %conv2_weights_1_load_2207_read, i32 %image_load_2207

]]></Node>
<StgValue><ssdm name="mul_4_2_7"/></StgValue>
</operation>

<operation id="4419" st_id="107" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3317" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2294 %mul_4_2_8 = fmul i32 %conv2_weights_1_load_2208_read, i32 %image_load_2208

]]></Node>
<StgValue><ssdm name="mul_4_2_8"/></StgValue>
</operation>

<operation id="4420" st_id="107" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3320" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2297 %mul_4_2_9 = fmul i32 %conv2_weights_1_load_2209_read, i32 %image_load_2209

]]></Node>
<StgValue><ssdm name="mul_4_2_9"/></StgValue>
</operation>

<operation id="4421" st_id="107" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3322" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2299 %image_load_2210 = load i12 %image_addr_2210

]]></Node>
<StgValue><ssdm name="image_load_2210"/></StgValue>
</operation>

<operation id="4422" st_id="107" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3325" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2302 %image_load_2211 = load i12 %image_addr_2211

]]></Node>
<StgValue><ssdm name="image_load_2211"/></StgValue>
</operation>

<operation id="4423" st_id="107" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3328" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2305 %image_load_2212 = load i12 %image_addr_2212

]]></Node>
<StgValue><ssdm name="image_load_2212"/></StgValue>
</operation>

<operation id="4424" st_id="107" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3331" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2308 %image_load_2213 = load i12 %image_addr_2213

]]></Node>
<StgValue><ssdm name="image_load_2213"/></StgValue>
</operation>
</state>

<state id="108" st_id="109">

<operation id="4425" st_id="108" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1249" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:226 %add_ln59_1877 = add i12 %add_ln59_1866, i12 14

]]></Node>
<StgValue><ssdm name="add_ln59_1877"/></StgValue>
</operation>

<operation id="4426" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1250" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:227 %zext_ln59_2689 = zext i12 %add_ln59_1877

]]></Node>
<StgValue><ssdm name="zext_ln59_2689"/></StgValue>
</operation>

<operation id="4427" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1251" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:228 %image_addr_2214 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2689

]]></Node>
<StgValue><ssdm name="image_addr_2214"/></StgValue>
</operation>

<operation id="4428" st_id="108" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1252" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:229 %add_ln59_1878 = add i12 %add_ln59_1866, i12 15

]]></Node>
<StgValue><ssdm name="add_ln59_1878"/></StgValue>
</operation>

<operation id="4429" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1253" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:230 %zext_ln59_2690 = zext i12 %add_ln59_1878

]]></Node>
<StgValue><ssdm name="zext_ln59_2690"/></StgValue>
</operation>

<operation id="4430" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1254" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:231 %image_addr_2215 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2690

]]></Node>
<StgValue><ssdm name="image_addr_2215"/></StgValue>
</operation>

<operation id="4431" st_id="108" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1803" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:780 %add40_4_1822_5 = fadd i32 %add40_4_1822_4, i32 %mul_4_1821_5

]]></Node>
<StgValue><ssdm name="add40_4_1822_5"/></StgValue>
</operation>

<operation id="4432" st_id="108" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2288 %mul_4_2_6 = fmul i32 %conv2_weights_1_load_2206_read, i32 %image_load_2206

]]></Node>
<StgValue><ssdm name="mul_4_2_6"/></StgValue>
</operation>

<operation id="4433" st_id="108" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3314" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2291 %mul_4_2_7 = fmul i32 %conv2_weights_1_load_2207_read, i32 %image_load_2207

]]></Node>
<StgValue><ssdm name="mul_4_2_7"/></StgValue>
</operation>

<operation id="4434" st_id="108" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3317" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2294 %mul_4_2_8 = fmul i32 %conv2_weights_1_load_2208_read, i32 %image_load_2208

]]></Node>
<StgValue><ssdm name="mul_4_2_8"/></StgValue>
</operation>

<operation id="4435" st_id="108" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3320" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2297 %mul_4_2_9 = fmul i32 %conv2_weights_1_load_2209_read, i32 %image_load_2209

]]></Node>
<StgValue><ssdm name="mul_4_2_9"/></StgValue>
</operation>

<operation id="4436" st_id="108" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3323" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2300 %mul_4_2_10 = fmul i32 %conv2_weights_1_load_2210_read, i32 %image_load_2210

]]></Node>
<StgValue><ssdm name="mul_4_2_10"/></StgValue>
</operation>

<operation id="4437" st_id="108" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3326" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2303 %mul_4_2_11 = fmul i32 %conv2_weights_1_load_2211_read, i32 %image_load_2211

]]></Node>
<StgValue><ssdm name="mul_4_2_11"/></StgValue>
</operation>

<operation id="4438" st_id="108" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3328" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2305 %image_load_2212 = load i12 %image_addr_2212

]]></Node>
<StgValue><ssdm name="image_load_2212"/></StgValue>
</operation>

<operation id="4439" st_id="108" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3331" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2308 %image_load_2213 = load i12 %image_addr_2213

]]></Node>
<StgValue><ssdm name="image_load_2213"/></StgValue>
</operation>

<operation id="4440" st_id="108" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3334" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2311 %image_load_2214 = load i12 %image_addr_2214

]]></Node>
<StgValue><ssdm name="image_load_2214"/></StgValue>
</operation>

<operation id="4441" st_id="108" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3337" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2314 %image_load_2215 = load i12 %image_addr_2215

]]></Node>
<StgValue><ssdm name="image_load_2215"/></StgValue>
</operation>
</state>

<state id="109" st_id="110">

<operation id="4442" st_id="109" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1255" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:232 %add_ln59_1879 = add i12 %add_ln59_1866, i12 16

]]></Node>
<StgValue><ssdm name="add_ln59_1879"/></StgValue>
</operation>

<operation id="4443" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1256" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:233 %zext_ln59_2691 = zext i12 %add_ln59_1879

]]></Node>
<StgValue><ssdm name="zext_ln59_2691"/></StgValue>
</operation>

<operation id="4444" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1257" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:234 %image_addr_2216 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2691

]]></Node>
<StgValue><ssdm name="image_addr_2216"/></StgValue>
</operation>

<operation id="4445" st_id="109" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1258" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:235 %add_ln59_1880 = add i12 %add_ln59_1866, i12 17

]]></Node>
<StgValue><ssdm name="add_ln59_1880"/></StgValue>
</operation>

<operation id="4446" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1259" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:236 %zext_ln59_2692 = zext i12 %add_ln59_1880

]]></Node>
<StgValue><ssdm name="zext_ln59_2692"/></StgValue>
</operation>

<operation id="4447" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1260" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:237 %image_addr_2217 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2692

]]></Node>
<StgValue><ssdm name="image_addr_2217"/></StgValue>
</operation>

<operation id="4448" st_id="109" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1803" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:780 %add40_4_1822_5 = fadd i32 %add40_4_1822_4, i32 %mul_4_1821_5

]]></Node>
<StgValue><ssdm name="add40_4_1822_5"/></StgValue>
</operation>

<operation id="4449" st_id="109" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3317" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2294 %mul_4_2_8 = fmul i32 %conv2_weights_1_load_2208_read, i32 %image_load_2208

]]></Node>
<StgValue><ssdm name="mul_4_2_8"/></StgValue>
</operation>

<operation id="4450" st_id="109" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3320" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2297 %mul_4_2_9 = fmul i32 %conv2_weights_1_load_2209_read, i32 %image_load_2209

]]></Node>
<StgValue><ssdm name="mul_4_2_9"/></StgValue>
</operation>

<operation id="4451" st_id="109" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3323" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2300 %mul_4_2_10 = fmul i32 %conv2_weights_1_load_2210_read, i32 %image_load_2210

]]></Node>
<StgValue><ssdm name="mul_4_2_10"/></StgValue>
</operation>

<operation id="4452" st_id="109" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3326" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2303 %mul_4_2_11 = fmul i32 %conv2_weights_1_load_2211_read, i32 %image_load_2211

]]></Node>
<StgValue><ssdm name="mul_4_2_11"/></StgValue>
</operation>

<operation id="4453" st_id="109" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3329" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2306 %mul_4_2_12 = fmul i32 %conv2_weights_1_load_2212_read, i32 %image_load_2212

]]></Node>
<StgValue><ssdm name="mul_4_2_12"/></StgValue>
</operation>

<operation id="4454" st_id="109" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3332" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2309 %mul_4_2_13 = fmul i32 %conv2_weights_1_load_2213_read, i32 %image_load_2213

]]></Node>
<StgValue><ssdm name="mul_4_2_13"/></StgValue>
</operation>

<operation id="4455" st_id="109" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3334" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2311 %image_load_2214 = load i12 %image_addr_2214

]]></Node>
<StgValue><ssdm name="image_load_2214"/></StgValue>
</operation>

<operation id="4456" st_id="109" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3337" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2314 %image_load_2215 = load i12 %image_addr_2215

]]></Node>
<StgValue><ssdm name="image_load_2215"/></StgValue>
</operation>

<operation id="4457" st_id="109" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3340" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2317 %image_load_2216 = load i12 %image_addr_2216

]]></Node>
<StgValue><ssdm name="image_load_2216"/></StgValue>
</operation>

<operation id="4458" st_id="109" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3343" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2320 %image_load_2217 = load i12 %image_addr_2217

]]></Node>
<StgValue><ssdm name="image_load_2217"/></StgValue>
</operation>
</state>

<state id="110" st_id="111">

<operation id="4459" st_id="110" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1261" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:238 %add_ln59_1881 = add i12 %add_ln59_1866, i12 18

]]></Node>
<StgValue><ssdm name="add_ln59_1881"/></StgValue>
</operation>

<operation id="4460" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1262" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:239 %zext_ln59_2693 = zext i12 %add_ln59_1881

]]></Node>
<StgValue><ssdm name="zext_ln59_2693"/></StgValue>
</operation>

<operation id="4461" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1263" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:240 %image_addr_2218 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2693

]]></Node>
<StgValue><ssdm name="image_addr_2218"/></StgValue>
</operation>

<operation id="4462" st_id="110" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1264" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:241 %add_ln59_1882 = add i12 %add_ln59_1866, i12 19

]]></Node>
<StgValue><ssdm name="add_ln59_1882"/></StgValue>
</operation>

<operation id="4463" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1265" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:242 %zext_ln59_2694 = zext i12 %add_ln59_1882

]]></Node>
<StgValue><ssdm name="zext_ln59_2694"/></StgValue>
</operation>

<operation id="4464" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1266" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:243 %image_addr_2219 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2694

]]></Node>
<StgValue><ssdm name="image_addr_2219"/></StgValue>
</operation>

<operation id="4465" st_id="110" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1806" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:783 %add40_4_1822_6 = fadd i32 %add40_4_1822_5, i32 %mul_4_1821_6

]]></Node>
<StgValue><ssdm name="add40_4_1822_6"/></StgValue>
</operation>

<operation id="4466" st_id="110" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3323" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2300 %mul_4_2_10 = fmul i32 %conv2_weights_1_load_2210_read, i32 %image_load_2210

]]></Node>
<StgValue><ssdm name="mul_4_2_10"/></StgValue>
</operation>

<operation id="4467" st_id="110" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3326" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2303 %mul_4_2_11 = fmul i32 %conv2_weights_1_load_2211_read, i32 %image_load_2211

]]></Node>
<StgValue><ssdm name="mul_4_2_11"/></StgValue>
</operation>

<operation id="4468" st_id="110" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3329" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2306 %mul_4_2_12 = fmul i32 %conv2_weights_1_load_2212_read, i32 %image_load_2212

]]></Node>
<StgValue><ssdm name="mul_4_2_12"/></StgValue>
</operation>

<operation id="4469" st_id="110" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3332" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2309 %mul_4_2_13 = fmul i32 %conv2_weights_1_load_2213_read, i32 %image_load_2213

]]></Node>
<StgValue><ssdm name="mul_4_2_13"/></StgValue>
</operation>

<operation id="4470" st_id="110" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3335" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2312 %mul_4_2_14 = fmul i32 %conv2_weights_1_load_2214_read, i32 %image_load_2214

]]></Node>
<StgValue><ssdm name="mul_4_2_14"/></StgValue>
</operation>

<operation id="4471" st_id="110" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3338" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2315 %mul_4_2_15 = fmul i32 %conv2_weights_1_load_2215_read, i32 %image_load_2215

]]></Node>
<StgValue><ssdm name="mul_4_2_15"/></StgValue>
</operation>

<operation id="4472" st_id="110" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3340" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2317 %image_load_2216 = load i12 %image_addr_2216

]]></Node>
<StgValue><ssdm name="image_load_2216"/></StgValue>
</operation>

<operation id="4473" st_id="110" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3343" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2320 %image_load_2217 = load i12 %image_addr_2217

]]></Node>
<StgValue><ssdm name="image_load_2217"/></StgValue>
</operation>

<operation id="4474" st_id="110" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3346" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2323 %image_load_2218 = load i12 %image_addr_2218

]]></Node>
<StgValue><ssdm name="image_load_2218"/></StgValue>
</operation>

<operation id="4475" st_id="110" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3349" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2326 %image_load_2219 = load i12 %image_addr_2219

]]></Node>
<StgValue><ssdm name="image_load_2219"/></StgValue>
</operation>
</state>

<state id="111" st_id="112">

<operation id="4476" st_id="111" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1594" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc68.4:571 %add_ln59_1955 = add i10 %sext_ln51_11, i10 %zext_ln59_2735

]]></Node>
<StgValue><ssdm name="add_ln59_1955"/></StgValue>
</operation>

<operation id="4477" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1595" bw="8" op_0_bw="10">
<![CDATA[
for.inc68.4:572 %trunc_ln59_127 = trunc i10 %add_ln59_1955

]]></Node>
<StgValue><ssdm name="trunc_ln59_127"/></StgValue>
</operation>

<operation id="4478" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1596" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
for.inc68.4:573 %p_shl282 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln59_127, i4 0

]]></Node>
<StgValue><ssdm name="p_shl282"/></StgValue>
</operation>

<operation id="4479" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1597" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
for.inc68.4:574 %p_shl283 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %add_ln59_1955, i2 0

]]></Node>
<StgValue><ssdm name="p_shl283"/></StgValue>
</operation>

<operation id="4480" st_id="111" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1598" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:575 %add_ln59_1956 = add i12 %p_shl282, i12 %p_shl283

]]></Node>
<StgValue><ssdm name="add_ln59_1956"/></StgValue>
</operation>

<operation id="4481" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1599" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:576 %zext_ln59_2776 = zext i12 %add_ln59_1956

]]></Node>
<StgValue><ssdm name="zext_ln59_2776"/></StgValue>
</operation>

<operation id="4482" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1600" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:577 %image_addr_2220 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2776

]]></Node>
<StgValue><ssdm name="image_addr_2220"/></StgValue>
</operation>

<operation id="4483" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1601" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:578 %or_ln59_321 = or i12 %add_ln59_1956, i12 1

]]></Node>
<StgValue><ssdm name="or_ln59_321"/></StgValue>
</operation>

<operation id="4484" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1602" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:579 %zext_ln59_2777 = zext i12 %or_ln59_321

]]></Node>
<StgValue><ssdm name="zext_ln59_2777"/></StgValue>
</operation>

<operation id="4485" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1603" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:580 %image_addr_2221 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2777

]]></Node>
<StgValue><ssdm name="image_addr_2221"/></StgValue>
</operation>

<operation id="4486" st_id="111" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1806" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:783 %add40_4_1822_6 = fadd i32 %add40_4_1822_5, i32 %mul_4_1821_6

]]></Node>
<StgValue><ssdm name="add40_4_1822_6"/></StgValue>
</operation>

<operation id="4487" st_id="111" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3329" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2306 %mul_4_2_12 = fmul i32 %conv2_weights_1_load_2212_read, i32 %image_load_2212

]]></Node>
<StgValue><ssdm name="mul_4_2_12"/></StgValue>
</operation>

<operation id="4488" st_id="111" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3332" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2309 %mul_4_2_13 = fmul i32 %conv2_weights_1_load_2213_read, i32 %image_load_2213

]]></Node>
<StgValue><ssdm name="mul_4_2_13"/></StgValue>
</operation>

<operation id="4489" st_id="111" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3335" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2312 %mul_4_2_14 = fmul i32 %conv2_weights_1_load_2214_read, i32 %image_load_2214

]]></Node>
<StgValue><ssdm name="mul_4_2_14"/></StgValue>
</operation>

<operation id="4490" st_id="111" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3338" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2315 %mul_4_2_15 = fmul i32 %conv2_weights_1_load_2215_read, i32 %image_load_2215

]]></Node>
<StgValue><ssdm name="mul_4_2_15"/></StgValue>
</operation>

<operation id="4491" st_id="111" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3341" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2318 %mul_4_2_16 = fmul i32 %conv2_weights_1_load_2216_read, i32 %image_load_2216

]]></Node>
<StgValue><ssdm name="mul_4_2_16"/></StgValue>
</operation>

<operation id="4492" st_id="111" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3344" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2321 %mul_4_2_17 = fmul i32 %conv2_weights_1_load_2217_read, i32 %image_load_2217

]]></Node>
<StgValue><ssdm name="mul_4_2_17"/></StgValue>
</operation>

<operation id="4493" st_id="111" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3346" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2323 %image_load_2218 = load i12 %image_addr_2218

]]></Node>
<StgValue><ssdm name="image_load_2218"/></StgValue>
</operation>

<operation id="4494" st_id="111" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3349" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2326 %image_load_2219 = load i12 %image_addr_2219

]]></Node>
<StgValue><ssdm name="image_load_2219"/></StgValue>
</operation>

<operation id="4495" st_id="111" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3352" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2329 %image_load_2220 = load i12 %image_addr_2220

]]></Node>
<StgValue><ssdm name="image_load_2220"/></StgValue>
</operation>

<operation id="4496" st_id="111" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3355" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2332 %image_load_2221 = load i12 %image_addr_2221

]]></Node>
<StgValue><ssdm name="image_load_2221"/></StgValue>
</operation>
</state>

<state id="112" st_id="113">

<operation id="4497" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1604" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:581 %or_ln59_322 = or i12 %add_ln59_1956, i12 2

]]></Node>
<StgValue><ssdm name="or_ln59_322"/></StgValue>
</operation>

<operation id="4498" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1605" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:582 %zext_ln59_2778 = zext i12 %or_ln59_322

]]></Node>
<StgValue><ssdm name="zext_ln59_2778"/></StgValue>
</operation>

<operation id="4499" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1606" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:583 %image_addr_2222 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2778

]]></Node>
<StgValue><ssdm name="image_addr_2222"/></StgValue>
</operation>

<operation id="4500" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1607" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:584 %or_ln59_323 = or i12 %add_ln59_1956, i12 3

]]></Node>
<StgValue><ssdm name="or_ln59_323"/></StgValue>
</operation>

<operation id="4501" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1608" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:585 %zext_ln59_2779 = zext i12 %or_ln59_323

]]></Node>
<StgValue><ssdm name="zext_ln59_2779"/></StgValue>
</operation>

<operation id="4502" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1609" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:586 %image_addr_2223 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2779

]]></Node>
<StgValue><ssdm name="image_addr_2223"/></StgValue>
</operation>

<operation id="4503" st_id="112" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1806" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:783 %add40_4_1822_6 = fadd i32 %add40_4_1822_5, i32 %mul_4_1821_6

]]></Node>
<StgValue><ssdm name="add40_4_1822_6"/></StgValue>
</operation>

<operation id="4504" st_id="112" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3335" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2312 %mul_4_2_14 = fmul i32 %conv2_weights_1_load_2214_read, i32 %image_load_2214

]]></Node>
<StgValue><ssdm name="mul_4_2_14"/></StgValue>
</operation>

<operation id="4505" st_id="112" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3338" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2315 %mul_4_2_15 = fmul i32 %conv2_weights_1_load_2215_read, i32 %image_load_2215

]]></Node>
<StgValue><ssdm name="mul_4_2_15"/></StgValue>
</operation>

<operation id="4506" st_id="112" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3341" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2318 %mul_4_2_16 = fmul i32 %conv2_weights_1_load_2216_read, i32 %image_load_2216

]]></Node>
<StgValue><ssdm name="mul_4_2_16"/></StgValue>
</operation>

<operation id="4507" st_id="112" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3344" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2321 %mul_4_2_17 = fmul i32 %conv2_weights_1_load_2217_read, i32 %image_load_2217

]]></Node>
<StgValue><ssdm name="mul_4_2_17"/></StgValue>
</operation>

<operation id="4508" st_id="112" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3347" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2324 %mul_4_2_18 = fmul i32 %conv2_weights_1_load_2218_read, i32 %image_load_2218

]]></Node>
<StgValue><ssdm name="mul_4_2_18"/></StgValue>
</operation>

<operation id="4509" st_id="112" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3350" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2327 %mul_4_2_19 = fmul i32 %conv2_weights_1_load_2219_read, i32 %image_load_2219

]]></Node>
<StgValue><ssdm name="mul_4_2_19"/></StgValue>
</operation>

<operation id="4510" st_id="112" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3352" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2329 %image_load_2220 = load i12 %image_addr_2220

]]></Node>
<StgValue><ssdm name="image_load_2220"/></StgValue>
</operation>

<operation id="4511" st_id="112" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3355" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2332 %image_load_2221 = load i12 %image_addr_2221

]]></Node>
<StgValue><ssdm name="image_load_2221"/></StgValue>
</operation>

<operation id="4512" st_id="112" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3358" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2335 %image_load_2222 = load i12 %image_addr_2222

]]></Node>
<StgValue><ssdm name="image_load_2222"/></StgValue>
</operation>

<operation id="4513" st_id="112" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3361" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2338 %image_load_2223 = load i12 %image_addr_2223

]]></Node>
<StgValue><ssdm name="image_load_2223"/></StgValue>
</operation>
</state>

<state id="113" st_id="114">

<operation id="4514" st_id="113" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1610" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:587 %add_ln59_1957 = add i12 %add_ln59_1956, i12 4

]]></Node>
<StgValue><ssdm name="add_ln59_1957"/></StgValue>
</operation>

<operation id="4515" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1611" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:588 %zext_ln59_2780 = zext i12 %add_ln59_1957

]]></Node>
<StgValue><ssdm name="zext_ln59_2780"/></StgValue>
</operation>

<operation id="4516" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1612" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:589 %image_addr_2224 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2780

]]></Node>
<StgValue><ssdm name="image_addr_2224"/></StgValue>
</operation>

<operation id="4517" st_id="113" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1613" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:590 %add_ln59_1958 = add i12 %add_ln59_1956, i12 5

]]></Node>
<StgValue><ssdm name="add_ln59_1958"/></StgValue>
</operation>

<operation id="4518" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1614" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:591 %zext_ln59_2781 = zext i12 %add_ln59_1958

]]></Node>
<StgValue><ssdm name="zext_ln59_2781"/></StgValue>
</operation>

<operation id="4519" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1615" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:592 %image_addr_2225 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2781

]]></Node>
<StgValue><ssdm name="image_addr_2225"/></StgValue>
</operation>

<operation id="4520" st_id="113" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1806" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:783 %add40_4_1822_6 = fadd i32 %add40_4_1822_5, i32 %mul_4_1821_6

]]></Node>
<StgValue><ssdm name="add40_4_1822_6"/></StgValue>
</operation>

<operation id="4521" st_id="113" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3341" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2318 %mul_4_2_16 = fmul i32 %conv2_weights_1_load_2216_read, i32 %image_load_2216

]]></Node>
<StgValue><ssdm name="mul_4_2_16"/></StgValue>
</operation>

<operation id="4522" st_id="113" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3344" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2321 %mul_4_2_17 = fmul i32 %conv2_weights_1_load_2217_read, i32 %image_load_2217

]]></Node>
<StgValue><ssdm name="mul_4_2_17"/></StgValue>
</operation>

<operation id="4523" st_id="113" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3347" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2324 %mul_4_2_18 = fmul i32 %conv2_weights_1_load_2218_read, i32 %image_load_2218

]]></Node>
<StgValue><ssdm name="mul_4_2_18"/></StgValue>
</operation>

<operation id="4524" st_id="113" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3350" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2327 %mul_4_2_19 = fmul i32 %conv2_weights_1_load_2219_read, i32 %image_load_2219

]]></Node>
<StgValue><ssdm name="mul_4_2_19"/></StgValue>
</operation>

<operation id="4525" st_id="113" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3353" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2330 %mul_4_2_1 = fmul i32 %conv2_weights_1_load_2220_read, i32 %image_load_2220

]]></Node>
<StgValue><ssdm name="mul_4_2_1"/></StgValue>
</operation>

<operation id="4526" st_id="113" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3356" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2333 %mul_4_2_1_1 = fmul i32 %conv2_weights_1_load_2221_read, i32 %image_load_2221

]]></Node>
<StgValue><ssdm name="mul_4_2_1_1"/></StgValue>
</operation>

<operation id="4527" st_id="113" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3358" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2335 %image_load_2222 = load i12 %image_addr_2222

]]></Node>
<StgValue><ssdm name="image_load_2222"/></StgValue>
</operation>

<operation id="4528" st_id="113" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3361" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2338 %image_load_2223 = load i12 %image_addr_2223

]]></Node>
<StgValue><ssdm name="image_load_2223"/></StgValue>
</operation>

<operation id="4529" st_id="113" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3364" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2341 %image_load_2224 = load i12 %image_addr_2224

]]></Node>
<StgValue><ssdm name="image_load_2224"/></StgValue>
</operation>

<operation id="4530" st_id="113" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3367" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2344 %image_load_2225 = load i12 %image_addr_2225

]]></Node>
<StgValue><ssdm name="image_load_2225"/></StgValue>
</operation>
</state>

<state id="114" st_id="115">

<operation id="4531" st_id="114" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1616" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:593 %add_ln59_1959 = add i12 %add_ln59_1956, i12 6

]]></Node>
<StgValue><ssdm name="add_ln59_1959"/></StgValue>
</operation>

<operation id="4532" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1617" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:594 %zext_ln59_2782 = zext i12 %add_ln59_1959

]]></Node>
<StgValue><ssdm name="zext_ln59_2782"/></StgValue>
</operation>

<operation id="4533" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1618" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:595 %image_addr_2226 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2782

]]></Node>
<StgValue><ssdm name="image_addr_2226"/></StgValue>
</operation>

<operation id="4534" st_id="114" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1619" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:596 %add_ln59_1960 = add i12 %add_ln59_1956, i12 7

]]></Node>
<StgValue><ssdm name="add_ln59_1960"/></StgValue>
</operation>

<operation id="4535" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1620" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:597 %zext_ln59_2783 = zext i12 %add_ln59_1960

]]></Node>
<StgValue><ssdm name="zext_ln59_2783"/></StgValue>
</operation>

<operation id="4536" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1621" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:598 %image_addr_2227 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2783

]]></Node>
<StgValue><ssdm name="image_addr_2227"/></StgValue>
</operation>

<operation id="4537" st_id="114" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1809" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:786 %add40_4_1822_7 = fadd i32 %add40_4_1822_6, i32 %mul_4_1821_7

]]></Node>
<StgValue><ssdm name="add40_4_1822_7"/></StgValue>
</operation>

<operation id="4538" st_id="114" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3347" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2324 %mul_4_2_18 = fmul i32 %conv2_weights_1_load_2218_read, i32 %image_load_2218

]]></Node>
<StgValue><ssdm name="mul_4_2_18"/></StgValue>
</operation>

<operation id="4539" st_id="114" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3350" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2327 %mul_4_2_19 = fmul i32 %conv2_weights_1_load_2219_read, i32 %image_load_2219

]]></Node>
<StgValue><ssdm name="mul_4_2_19"/></StgValue>
</operation>

<operation id="4540" st_id="114" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3353" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2330 %mul_4_2_1 = fmul i32 %conv2_weights_1_load_2220_read, i32 %image_load_2220

]]></Node>
<StgValue><ssdm name="mul_4_2_1"/></StgValue>
</operation>

<operation id="4541" st_id="114" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3356" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2333 %mul_4_2_1_1 = fmul i32 %conv2_weights_1_load_2221_read, i32 %image_load_2221

]]></Node>
<StgValue><ssdm name="mul_4_2_1_1"/></StgValue>
</operation>

<operation id="4542" st_id="114" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3359" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2336 %mul_4_2_1_2 = fmul i32 %conv2_weights_1_load_2222_read, i32 %image_load_2222

]]></Node>
<StgValue><ssdm name="mul_4_2_1_2"/></StgValue>
</operation>

<operation id="4543" st_id="114" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3362" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2339 %mul_4_2_1_3 = fmul i32 %conv2_weights_1_load_2223_read, i32 %image_load_2223

]]></Node>
<StgValue><ssdm name="mul_4_2_1_3"/></StgValue>
</operation>

<operation id="4544" st_id="114" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3364" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2341 %image_load_2224 = load i12 %image_addr_2224

]]></Node>
<StgValue><ssdm name="image_load_2224"/></StgValue>
</operation>

<operation id="4545" st_id="114" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3367" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2344 %image_load_2225 = load i12 %image_addr_2225

]]></Node>
<StgValue><ssdm name="image_load_2225"/></StgValue>
</operation>

<operation id="4546" st_id="114" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3370" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2347 %image_load_2226 = load i12 %image_addr_2226

]]></Node>
<StgValue><ssdm name="image_load_2226"/></StgValue>
</operation>

<operation id="4547" st_id="114" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3373" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2350 %image_load_2227 = load i12 %image_addr_2227

]]></Node>
<StgValue><ssdm name="image_load_2227"/></StgValue>
</operation>
</state>

<state id="115" st_id="116">

<operation id="4548" st_id="115" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1622" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:599 %add_ln59_1961 = add i12 %add_ln59_1956, i12 8

]]></Node>
<StgValue><ssdm name="add_ln59_1961"/></StgValue>
</operation>

<operation id="4549" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1623" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:600 %zext_ln59_2784 = zext i12 %add_ln59_1961

]]></Node>
<StgValue><ssdm name="zext_ln59_2784"/></StgValue>
</operation>

<operation id="4550" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1624" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:601 %image_addr_2228 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2784

]]></Node>
<StgValue><ssdm name="image_addr_2228"/></StgValue>
</operation>

<operation id="4551" st_id="115" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1625" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:602 %add_ln59_1962 = add i12 %add_ln59_1956, i12 9

]]></Node>
<StgValue><ssdm name="add_ln59_1962"/></StgValue>
</operation>

<operation id="4552" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1626" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:603 %zext_ln59_2785 = zext i12 %add_ln59_1962

]]></Node>
<StgValue><ssdm name="zext_ln59_2785"/></StgValue>
</operation>

<operation id="4553" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1627" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:604 %image_addr_2229 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2785

]]></Node>
<StgValue><ssdm name="image_addr_2229"/></StgValue>
</operation>

<operation id="4554" st_id="115" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1809" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:786 %add40_4_1822_7 = fadd i32 %add40_4_1822_6, i32 %mul_4_1821_7

]]></Node>
<StgValue><ssdm name="add40_4_1822_7"/></StgValue>
</operation>

<operation id="4555" st_id="115" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3353" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2330 %mul_4_2_1 = fmul i32 %conv2_weights_1_load_2220_read, i32 %image_load_2220

]]></Node>
<StgValue><ssdm name="mul_4_2_1"/></StgValue>
</operation>

<operation id="4556" st_id="115" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3356" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2333 %mul_4_2_1_1 = fmul i32 %conv2_weights_1_load_2221_read, i32 %image_load_2221

]]></Node>
<StgValue><ssdm name="mul_4_2_1_1"/></StgValue>
</operation>

<operation id="4557" st_id="115" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3359" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2336 %mul_4_2_1_2 = fmul i32 %conv2_weights_1_load_2222_read, i32 %image_load_2222

]]></Node>
<StgValue><ssdm name="mul_4_2_1_2"/></StgValue>
</operation>

<operation id="4558" st_id="115" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3362" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2339 %mul_4_2_1_3 = fmul i32 %conv2_weights_1_load_2223_read, i32 %image_load_2223

]]></Node>
<StgValue><ssdm name="mul_4_2_1_3"/></StgValue>
</operation>

<operation id="4559" st_id="115" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3365" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2342 %mul_4_2_1_4 = fmul i32 %conv2_weights_1_load_2224_read, i32 %image_load_2224

]]></Node>
<StgValue><ssdm name="mul_4_2_1_4"/></StgValue>
</operation>

<operation id="4560" st_id="115" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3368" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2345 %mul_4_2_1_5 = fmul i32 %conv2_weights_1_load_2225_read, i32 %image_load_2225

]]></Node>
<StgValue><ssdm name="mul_4_2_1_5"/></StgValue>
</operation>

<operation id="4561" st_id="115" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3370" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2347 %image_load_2226 = load i12 %image_addr_2226

]]></Node>
<StgValue><ssdm name="image_load_2226"/></StgValue>
</operation>

<operation id="4562" st_id="115" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3373" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2350 %image_load_2227 = load i12 %image_addr_2227

]]></Node>
<StgValue><ssdm name="image_load_2227"/></StgValue>
</operation>

<operation id="4563" st_id="115" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3376" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2353 %image_load_2228 = load i12 %image_addr_2228

]]></Node>
<StgValue><ssdm name="image_load_2228"/></StgValue>
</operation>

<operation id="4564" st_id="115" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3379" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2356 %image_load_2229 = load i12 %image_addr_2229

]]></Node>
<StgValue><ssdm name="image_load_2229"/></StgValue>
</operation>
</state>

<state id="116" st_id="117">

<operation id="4565" st_id="116" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1628" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:605 %add_ln59_1963 = add i12 %add_ln59_1956, i12 10

]]></Node>
<StgValue><ssdm name="add_ln59_1963"/></StgValue>
</operation>

<operation id="4566" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1629" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:606 %zext_ln59_2786 = zext i12 %add_ln59_1963

]]></Node>
<StgValue><ssdm name="zext_ln59_2786"/></StgValue>
</operation>

<operation id="4567" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1630" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:607 %image_addr_2230 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2786

]]></Node>
<StgValue><ssdm name="image_addr_2230"/></StgValue>
</operation>

<operation id="4568" st_id="116" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1631" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:608 %add_ln59_1964 = add i12 %add_ln59_1956, i12 11

]]></Node>
<StgValue><ssdm name="add_ln59_1964"/></StgValue>
</operation>

<operation id="4569" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1632" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:609 %zext_ln59_2787 = zext i12 %add_ln59_1964

]]></Node>
<StgValue><ssdm name="zext_ln59_2787"/></StgValue>
</operation>

<operation id="4570" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1633" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:610 %image_addr_2231 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2787

]]></Node>
<StgValue><ssdm name="image_addr_2231"/></StgValue>
</operation>

<operation id="4571" st_id="116" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1809" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:786 %add40_4_1822_7 = fadd i32 %add40_4_1822_6, i32 %mul_4_1821_7

]]></Node>
<StgValue><ssdm name="add40_4_1822_7"/></StgValue>
</operation>

<operation id="4572" st_id="116" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3359" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2336 %mul_4_2_1_2 = fmul i32 %conv2_weights_1_load_2222_read, i32 %image_load_2222

]]></Node>
<StgValue><ssdm name="mul_4_2_1_2"/></StgValue>
</operation>

<operation id="4573" st_id="116" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3362" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2339 %mul_4_2_1_3 = fmul i32 %conv2_weights_1_load_2223_read, i32 %image_load_2223

]]></Node>
<StgValue><ssdm name="mul_4_2_1_3"/></StgValue>
</operation>

<operation id="4574" st_id="116" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3365" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2342 %mul_4_2_1_4 = fmul i32 %conv2_weights_1_load_2224_read, i32 %image_load_2224

]]></Node>
<StgValue><ssdm name="mul_4_2_1_4"/></StgValue>
</operation>

<operation id="4575" st_id="116" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3368" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2345 %mul_4_2_1_5 = fmul i32 %conv2_weights_1_load_2225_read, i32 %image_load_2225

]]></Node>
<StgValue><ssdm name="mul_4_2_1_5"/></StgValue>
</operation>

<operation id="4576" st_id="116" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3371" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2348 %mul_4_2_1_6 = fmul i32 %conv2_weights_1_load_2226_read, i32 %image_load_2226

]]></Node>
<StgValue><ssdm name="mul_4_2_1_6"/></StgValue>
</operation>

<operation id="4577" st_id="116" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3374" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2351 %mul_4_2_1_7 = fmul i32 %conv2_weights_1_load_2227_read, i32 %image_load_2227

]]></Node>
<StgValue><ssdm name="mul_4_2_1_7"/></StgValue>
</operation>

<operation id="4578" st_id="116" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3376" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2353 %image_load_2228 = load i12 %image_addr_2228

]]></Node>
<StgValue><ssdm name="image_load_2228"/></StgValue>
</operation>

<operation id="4579" st_id="116" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3379" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2356 %image_load_2229 = load i12 %image_addr_2229

]]></Node>
<StgValue><ssdm name="image_load_2229"/></StgValue>
</operation>

<operation id="4580" st_id="116" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3382" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2359 %image_load_2230 = load i12 %image_addr_2230

]]></Node>
<StgValue><ssdm name="image_load_2230"/></StgValue>
</operation>

<operation id="4581" st_id="116" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3385" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2362 %image_load_2231 = load i12 %image_addr_2231

]]></Node>
<StgValue><ssdm name="image_load_2231"/></StgValue>
</operation>
</state>

<state id="117" st_id="118">

<operation id="4582" st_id="117" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1634" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:611 %add_ln59_1965 = add i12 %add_ln59_1956, i12 12

]]></Node>
<StgValue><ssdm name="add_ln59_1965"/></StgValue>
</operation>

<operation id="4583" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1635" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:612 %zext_ln59_2788 = zext i12 %add_ln59_1965

]]></Node>
<StgValue><ssdm name="zext_ln59_2788"/></StgValue>
</operation>

<operation id="4584" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1636" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:613 %image_addr_2232 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2788

]]></Node>
<StgValue><ssdm name="image_addr_2232"/></StgValue>
</operation>

<operation id="4585" st_id="117" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1637" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:614 %add_ln59_1966 = add i12 %add_ln59_1956, i12 13

]]></Node>
<StgValue><ssdm name="add_ln59_1966"/></StgValue>
</operation>

<operation id="4586" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1638" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:615 %zext_ln59_2789 = zext i12 %add_ln59_1966

]]></Node>
<StgValue><ssdm name="zext_ln59_2789"/></StgValue>
</operation>

<operation id="4587" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1639" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:616 %image_addr_2233 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2789

]]></Node>
<StgValue><ssdm name="image_addr_2233"/></StgValue>
</operation>

<operation id="4588" st_id="117" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1809" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:786 %add40_4_1822_7 = fadd i32 %add40_4_1822_6, i32 %mul_4_1821_7

]]></Node>
<StgValue><ssdm name="add40_4_1822_7"/></StgValue>
</operation>

<operation id="4589" st_id="117" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3365" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2342 %mul_4_2_1_4 = fmul i32 %conv2_weights_1_load_2224_read, i32 %image_load_2224

]]></Node>
<StgValue><ssdm name="mul_4_2_1_4"/></StgValue>
</operation>

<operation id="4590" st_id="117" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3368" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2345 %mul_4_2_1_5 = fmul i32 %conv2_weights_1_load_2225_read, i32 %image_load_2225

]]></Node>
<StgValue><ssdm name="mul_4_2_1_5"/></StgValue>
</operation>

<operation id="4591" st_id="117" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3371" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2348 %mul_4_2_1_6 = fmul i32 %conv2_weights_1_load_2226_read, i32 %image_load_2226

]]></Node>
<StgValue><ssdm name="mul_4_2_1_6"/></StgValue>
</operation>

<operation id="4592" st_id="117" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3374" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2351 %mul_4_2_1_7 = fmul i32 %conv2_weights_1_load_2227_read, i32 %image_load_2227

]]></Node>
<StgValue><ssdm name="mul_4_2_1_7"/></StgValue>
</operation>

<operation id="4593" st_id="117" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3377" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2354 %mul_4_2_1_8 = fmul i32 %conv2_weights_1_load_2228_read, i32 %image_load_2228

]]></Node>
<StgValue><ssdm name="mul_4_2_1_8"/></StgValue>
</operation>

<operation id="4594" st_id="117" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3380" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2357 %mul_4_2_1_9 = fmul i32 %conv2_weights_1_load_2229_read, i32 %image_load_2229

]]></Node>
<StgValue><ssdm name="mul_4_2_1_9"/></StgValue>
</operation>

<operation id="4595" st_id="117" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3382" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2359 %image_load_2230 = load i12 %image_addr_2230

]]></Node>
<StgValue><ssdm name="image_load_2230"/></StgValue>
</operation>

<operation id="4596" st_id="117" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3385" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2362 %image_load_2231 = load i12 %image_addr_2231

]]></Node>
<StgValue><ssdm name="image_load_2231"/></StgValue>
</operation>

<operation id="4597" st_id="117" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3388" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2365 %image_load_2232 = load i12 %image_addr_2232

]]></Node>
<StgValue><ssdm name="image_load_2232"/></StgValue>
</operation>

<operation id="4598" st_id="117" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3391" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2368 %image_load_2233 = load i12 %image_addr_2233

]]></Node>
<StgValue><ssdm name="image_load_2233"/></StgValue>
</operation>
</state>

<state id="118" st_id="119">

<operation id="4599" st_id="118" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1640" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:617 %add_ln59_1967 = add i12 %add_ln59_1956, i12 14

]]></Node>
<StgValue><ssdm name="add_ln59_1967"/></StgValue>
</operation>

<operation id="4600" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1641" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:618 %zext_ln59_2790 = zext i12 %add_ln59_1967

]]></Node>
<StgValue><ssdm name="zext_ln59_2790"/></StgValue>
</operation>

<operation id="4601" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1642" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:619 %image_addr_2234 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2790

]]></Node>
<StgValue><ssdm name="image_addr_2234"/></StgValue>
</operation>

<operation id="4602" st_id="118" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1643" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:620 %add_ln59_1968 = add i12 %add_ln59_1956, i12 15

]]></Node>
<StgValue><ssdm name="add_ln59_1968"/></StgValue>
</operation>

<operation id="4603" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1644" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:621 %zext_ln59_2791 = zext i12 %add_ln59_1968

]]></Node>
<StgValue><ssdm name="zext_ln59_2791"/></StgValue>
</operation>

<operation id="4604" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1645" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:622 %image_addr_2235 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2791

]]></Node>
<StgValue><ssdm name="image_addr_2235"/></StgValue>
</operation>

<operation id="4605" st_id="118" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1812" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:789 %add40_4_1822_8 = fadd i32 %add40_4_1822_7, i32 %mul_4_1821_8

]]></Node>
<StgValue><ssdm name="add40_4_1822_8"/></StgValue>
</operation>

<operation id="4606" st_id="118" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3371" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2348 %mul_4_2_1_6 = fmul i32 %conv2_weights_1_load_2226_read, i32 %image_load_2226

]]></Node>
<StgValue><ssdm name="mul_4_2_1_6"/></StgValue>
</operation>

<operation id="4607" st_id="118" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3374" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2351 %mul_4_2_1_7 = fmul i32 %conv2_weights_1_load_2227_read, i32 %image_load_2227

]]></Node>
<StgValue><ssdm name="mul_4_2_1_7"/></StgValue>
</operation>

<operation id="4608" st_id="118" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3377" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2354 %mul_4_2_1_8 = fmul i32 %conv2_weights_1_load_2228_read, i32 %image_load_2228

]]></Node>
<StgValue><ssdm name="mul_4_2_1_8"/></StgValue>
</operation>

<operation id="4609" st_id="118" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3380" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2357 %mul_4_2_1_9 = fmul i32 %conv2_weights_1_load_2229_read, i32 %image_load_2229

]]></Node>
<StgValue><ssdm name="mul_4_2_1_9"/></StgValue>
</operation>

<operation id="4610" st_id="118" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2360 %mul_4_2_1_s = fmul i32 %conv2_weights_1_load_2230_read, i32 %image_load_2230

]]></Node>
<StgValue><ssdm name="mul_4_2_1_s"/></StgValue>
</operation>

<operation id="4611" st_id="118" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3386" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2363 %mul_4_2_1_10 = fmul i32 %conv2_weights_1_load_2231_read, i32 %image_load_2231

]]></Node>
<StgValue><ssdm name="mul_4_2_1_10"/></StgValue>
</operation>

<operation id="4612" st_id="118" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3388" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2365 %image_load_2232 = load i12 %image_addr_2232

]]></Node>
<StgValue><ssdm name="image_load_2232"/></StgValue>
</operation>

<operation id="4613" st_id="118" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3391" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2368 %image_load_2233 = load i12 %image_addr_2233

]]></Node>
<StgValue><ssdm name="image_load_2233"/></StgValue>
</operation>

<operation id="4614" st_id="118" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3394" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2371 %image_load_2234 = load i12 %image_addr_2234

]]></Node>
<StgValue><ssdm name="image_load_2234"/></StgValue>
</operation>

<operation id="4615" st_id="118" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3397" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2374 %image_load_2235 = load i12 %image_addr_2235

]]></Node>
<StgValue><ssdm name="image_load_2235"/></StgValue>
</operation>
</state>

<state id="119" st_id="120">

<operation id="4616" st_id="119" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1646" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:623 %add_ln59_1969 = add i12 %add_ln59_1956, i12 16

]]></Node>
<StgValue><ssdm name="add_ln59_1969"/></StgValue>
</operation>

<operation id="4617" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1647" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:624 %zext_ln59_2792 = zext i12 %add_ln59_1969

]]></Node>
<StgValue><ssdm name="zext_ln59_2792"/></StgValue>
</operation>

<operation id="4618" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1648" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:625 %image_addr_2236 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2792

]]></Node>
<StgValue><ssdm name="image_addr_2236"/></StgValue>
</operation>

<operation id="4619" st_id="119" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1649" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:626 %add_ln59_1970 = add i12 %add_ln59_1956, i12 17

]]></Node>
<StgValue><ssdm name="add_ln59_1970"/></StgValue>
</operation>

<operation id="4620" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1650" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:627 %zext_ln59_2793 = zext i12 %add_ln59_1970

]]></Node>
<StgValue><ssdm name="zext_ln59_2793"/></StgValue>
</operation>

<operation id="4621" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1651" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:628 %image_addr_2237 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2793

]]></Node>
<StgValue><ssdm name="image_addr_2237"/></StgValue>
</operation>

<operation id="4622" st_id="119" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1812" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:789 %add40_4_1822_8 = fadd i32 %add40_4_1822_7, i32 %mul_4_1821_8

]]></Node>
<StgValue><ssdm name="add40_4_1822_8"/></StgValue>
</operation>

<operation id="4623" st_id="119" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3377" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2354 %mul_4_2_1_8 = fmul i32 %conv2_weights_1_load_2228_read, i32 %image_load_2228

]]></Node>
<StgValue><ssdm name="mul_4_2_1_8"/></StgValue>
</operation>

<operation id="4624" st_id="119" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3380" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2357 %mul_4_2_1_9 = fmul i32 %conv2_weights_1_load_2229_read, i32 %image_load_2229

]]></Node>
<StgValue><ssdm name="mul_4_2_1_9"/></StgValue>
</operation>

<operation id="4625" st_id="119" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2360 %mul_4_2_1_s = fmul i32 %conv2_weights_1_load_2230_read, i32 %image_load_2230

]]></Node>
<StgValue><ssdm name="mul_4_2_1_s"/></StgValue>
</operation>

<operation id="4626" st_id="119" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3386" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2363 %mul_4_2_1_10 = fmul i32 %conv2_weights_1_load_2231_read, i32 %image_load_2231

]]></Node>
<StgValue><ssdm name="mul_4_2_1_10"/></StgValue>
</operation>

<operation id="4627" st_id="119" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3389" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2366 %mul_4_2_1_11 = fmul i32 %conv2_weights_1_load_2232_read, i32 %image_load_2232

]]></Node>
<StgValue><ssdm name="mul_4_2_1_11"/></StgValue>
</operation>

<operation id="4628" st_id="119" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3392" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2369 %mul_4_2_1_12 = fmul i32 %conv2_weights_1_load_2233_read, i32 %image_load_2233

]]></Node>
<StgValue><ssdm name="mul_4_2_1_12"/></StgValue>
</operation>

<operation id="4629" st_id="119" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3394" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2371 %image_load_2234 = load i12 %image_addr_2234

]]></Node>
<StgValue><ssdm name="image_load_2234"/></StgValue>
</operation>

<operation id="4630" st_id="119" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3397" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2374 %image_load_2235 = load i12 %image_addr_2235

]]></Node>
<StgValue><ssdm name="image_load_2235"/></StgValue>
</operation>

<operation id="4631" st_id="119" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3400" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2377 %image_load_2236 = load i12 %image_addr_2236

]]></Node>
<StgValue><ssdm name="image_load_2236"/></StgValue>
</operation>

<operation id="4632" st_id="119" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3403" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2380 %image_load_2237 = load i12 %image_addr_2237

]]></Node>
<StgValue><ssdm name="image_load_2237"/></StgValue>
</operation>
</state>

<state id="120" st_id="121">

<operation id="4633" st_id="120" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1652" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:629 %add_ln59_1971 = add i12 %add_ln59_1956, i12 18

]]></Node>
<StgValue><ssdm name="add_ln59_1971"/></StgValue>
</operation>

<operation id="4634" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1653" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:630 %zext_ln59_2794 = zext i12 %add_ln59_1971

]]></Node>
<StgValue><ssdm name="zext_ln59_2794"/></StgValue>
</operation>

<operation id="4635" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1654" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:631 %image_addr_2238 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2794

]]></Node>
<StgValue><ssdm name="image_addr_2238"/></StgValue>
</operation>

<operation id="4636" st_id="120" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1655" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:632 %add_ln59_1972 = add i12 %add_ln59_1956, i12 19

]]></Node>
<StgValue><ssdm name="add_ln59_1972"/></StgValue>
</operation>

<operation id="4637" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1656" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:633 %zext_ln59_2795 = zext i12 %add_ln59_1972

]]></Node>
<StgValue><ssdm name="zext_ln59_2795"/></StgValue>
</operation>

<operation id="4638" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1657" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:634 %image_addr_2239 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2795

]]></Node>
<StgValue><ssdm name="image_addr_2239"/></StgValue>
</operation>

<operation id="4639" st_id="120" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1812" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:789 %add40_4_1822_8 = fadd i32 %add40_4_1822_7, i32 %mul_4_1821_8

]]></Node>
<StgValue><ssdm name="add40_4_1822_8"/></StgValue>
</operation>

<operation id="4640" st_id="120" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2360 %mul_4_2_1_s = fmul i32 %conv2_weights_1_load_2230_read, i32 %image_load_2230

]]></Node>
<StgValue><ssdm name="mul_4_2_1_s"/></StgValue>
</operation>

<operation id="4641" st_id="120" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3386" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2363 %mul_4_2_1_10 = fmul i32 %conv2_weights_1_load_2231_read, i32 %image_load_2231

]]></Node>
<StgValue><ssdm name="mul_4_2_1_10"/></StgValue>
</operation>

<operation id="4642" st_id="120" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3389" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2366 %mul_4_2_1_11 = fmul i32 %conv2_weights_1_load_2232_read, i32 %image_load_2232

]]></Node>
<StgValue><ssdm name="mul_4_2_1_11"/></StgValue>
</operation>

<operation id="4643" st_id="120" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3392" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2369 %mul_4_2_1_12 = fmul i32 %conv2_weights_1_load_2233_read, i32 %image_load_2233

]]></Node>
<StgValue><ssdm name="mul_4_2_1_12"/></StgValue>
</operation>

<operation id="4644" st_id="120" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3395" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2372 %mul_4_2_1_13 = fmul i32 %conv2_weights_1_load_2234_read, i32 %image_load_2234

]]></Node>
<StgValue><ssdm name="mul_4_2_1_13"/></StgValue>
</operation>

<operation id="4645" st_id="120" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3398" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2375 %mul_4_2_1_14 = fmul i32 %conv2_weights_1_load_2235_read, i32 %image_load_2235

]]></Node>
<StgValue><ssdm name="mul_4_2_1_14"/></StgValue>
</operation>

<operation id="4646" st_id="120" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3400" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2377 %image_load_2236 = load i12 %image_addr_2236

]]></Node>
<StgValue><ssdm name="image_load_2236"/></StgValue>
</operation>

<operation id="4647" st_id="120" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3403" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2380 %image_load_2237 = load i12 %image_addr_2237

]]></Node>
<StgValue><ssdm name="image_load_2237"/></StgValue>
</operation>

<operation id="4648" st_id="120" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3406" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2383 %image_load_2238 = load i12 %image_addr_2238

]]></Node>
<StgValue><ssdm name="image_load_2238"/></StgValue>
</operation>

<operation id="4649" st_id="120" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3409" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2386 %image_load_2239 = load i12 %image_addr_2239

]]></Node>
<StgValue><ssdm name="image_load_2239"/></StgValue>
</operation>
</state>

<state id="121" st_id="122">

<operation id="4650" st_id="121" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1812" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:789 %add40_4_1822_8 = fadd i32 %add40_4_1822_7, i32 %mul_4_1821_8

]]></Node>
<StgValue><ssdm name="add40_4_1822_8"/></StgValue>
</operation>

<operation id="4651" st_id="121" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1976" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc68.4:953 %add_ln59_2045 = add i10 %sext_ln51_11, i10 %zext_ln59_2836

]]></Node>
<StgValue><ssdm name="add_ln59_2045"/></StgValue>
</operation>

<operation id="4652" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1977" bw="8" op_0_bw="10">
<![CDATA[
for.inc68.4:954 %trunc_ln59_132 = trunc i10 %add_ln59_2045

]]></Node>
<StgValue><ssdm name="trunc_ln59_132"/></StgValue>
</operation>

<operation id="4653" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1978" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
for.inc68.4:955 %p_shl272 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln59_132, i4 0

]]></Node>
<StgValue><ssdm name="p_shl272"/></StgValue>
</operation>

<operation id="4654" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1979" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
for.inc68.4:956 %p_shl273 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %add_ln59_2045, i2 0

]]></Node>
<StgValue><ssdm name="p_shl273"/></StgValue>
</operation>

<operation id="4655" st_id="121" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1980" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:957 %add_ln59_2046 = add i12 %p_shl272, i12 %p_shl273

]]></Node>
<StgValue><ssdm name="add_ln59_2046"/></StgValue>
</operation>

<operation id="4656" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1981" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:958 %zext_ln59_2877 = zext i12 %add_ln59_2046

]]></Node>
<StgValue><ssdm name="zext_ln59_2877"/></StgValue>
</operation>

<operation id="4657" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1982" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:959 %image_addr_2240 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2877

]]></Node>
<StgValue><ssdm name="image_addr_2240"/></StgValue>
</operation>

<operation id="4658" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1983" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:960 %or_ln59_336 = or i12 %add_ln59_2046, i12 1

]]></Node>
<StgValue><ssdm name="or_ln59_336"/></StgValue>
</operation>

<operation id="4659" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1984" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:961 %zext_ln59_2878 = zext i12 %or_ln59_336

]]></Node>
<StgValue><ssdm name="zext_ln59_2878"/></StgValue>
</operation>

<operation id="4660" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1985" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:962 %image_addr_2241 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2878

]]></Node>
<StgValue><ssdm name="image_addr_2241"/></StgValue>
</operation>

<operation id="4661" st_id="121" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3389" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2366 %mul_4_2_1_11 = fmul i32 %conv2_weights_1_load_2232_read, i32 %image_load_2232

]]></Node>
<StgValue><ssdm name="mul_4_2_1_11"/></StgValue>
</operation>

<operation id="4662" st_id="121" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3392" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2369 %mul_4_2_1_12 = fmul i32 %conv2_weights_1_load_2233_read, i32 %image_load_2233

]]></Node>
<StgValue><ssdm name="mul_4_2_1_12"/></StgValue>
</operation>

<operation id="4663" st_id="121" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3395" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2372 %mul_4_2_1_13 = fmul i32 %conv2_weights_1_load_2234_read, i32 %image_load_2234

]]></Node>
<StgValue><ssdm name="mul_4_2_1_13"/></StgValue>
</operation>

<operation id="4664" st_id="121" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3398" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2375 %mul_4_2_1_14 = fmul i32 %conv2_weights_1_load_2235_read, i32 %image_load_2235

]]></Node>
<StgValue><ssdm name="mul_4_2_1_14"/></StgValue>
</operation>

<operation id="4665" st_id="121" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3401" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2378 %mul_4_2_1_15 = fmul i32 %conv2_weights_1_load_2236_read, i32 %image_load_2236

]]></Node>
<StgValue><ssdm name="mul_4_2_1_15"/></StgValue>
</operation>

<operation id="4666" st_id="121" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2381 %mul_4_2_1_16 = fmul i32 %conv2_weights_1_load_2237_read, i32 %image_load_2237

]]></Node>
<StgValue><ssdm name="mul_4_2_1_16"/></StgValue>
</operation>

<operation id="4667" st_id="121" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3406" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2383 %image_load_2238 = load i12 %image_addr_2238

]]></Node>
<StgValue><ssdm name="image_load_2238"/></StgValue>
</operation>

<operation id="4668" st_id="121" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3409" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2386 %image_load_2239 = load i12 %image_addr_2239

]]></Node>
<StgValue><ssdm name="image_load_2239"/></StgValue>
</operation>

<operation id="4669" st_id="121" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3412" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2389 %image_load_2240 = load i12 %image_addr_2240

]]></Node>
<StgValue><ssdm name="image_load_2240"/></StgValue>
</operation>

<operation id="4670" st_id="121" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3415" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2392 %image_load_2241 = load i12 %image_addr_2241

]]></Node>
<StgValue><ssdm name="image_load_2241"/></StgValue>
</operation>
</state>

<state id="122" st_id="123">

<operation id="4671" st_id="122" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1815" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:792 %add40_4_1822_9 = fadd i32 %add40_4_1822_8, i32 %mul_4_1821_9

]]></Node>
<StgValue><ssdm name="add40_4_1822_9"/></StgValue>
</operation>

<operation id="4672" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1986" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:963 %or_ln59_337 = or i12 %add_ln59_2046, i12 2

]]></Node>
<StgValue><ssdm name="or_ln59_337"/></StgValue>
</operation>

<operation id="4673" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1987" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:964 %zext_ln59_2879 = zext i12 %or_ln59_337

]]></Node>
<StgValue><ssdm name="zext_ln59_2879"/></StgValue>
</operation>

<operation id="4674" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1988" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:965 %image_addr_2242 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2879

]]></Node>
<StgValue><ssdm name="image_addr_2242"/></StgValue>
</operation>

<operation id="4675" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1989" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:966 %or_ln59_338 = or i12 %add_ln59_2046, i12 3

]]></Node>
<StgValue><ssdm name="or_ln59_338"/></StgValue>
</operation>

<operation id="4676" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1990" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:967 %zext_ln59_2880 = zext i12 %or_ln59_338

]]></Node>
<StgValue><ssdm name="zext_ln59_2880"/></StgValue>
</operation>

<operation id="4677" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1991" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:968 %image_addr_2243 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2880

]]></Node>
<StgValue><ssdm name="image_addr_2243"/></StgValue>
</operation>

<operation id="4678" st_id="122" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3395" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2372 %mul_4_2_1_13 = fmul i32 %conv2_weights_1_load_2234_read, i32 %image_load_2234

]]></Node>
<StgValue><ssdm name="mul_4_2_1_13"/></StgValue>
</operation>

<operation id="4679" st_id="122" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3398" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2375 %mul_4_2_1_14 = fmul i32 %conv2_weights_1_load_2235_read, i32 %image_load_2235

]]></Node>
<StgValue><ssdm name="mul_4_2_1_14"/></StgValue>
</operation>

<operation id="4680" st_id="122" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3401" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2378 %mul_4_2_1_15 = fmul i32 %conv2_weights_1_load_2236_read, i32 %image_load_2236

]]></Node>
<StgValue><ssdm name="mul_4_2_1_15"/></StgValue>
</operation>

<operation id="4681" st_id="122" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2381 %mul_4_2_1_16 = fmul i32 %conv2_weights_1_load_2237_read, i32 %image_load_2237

]]></Node>
<StgValue><ssdm name="mul_4_2_1_16"/></StgValue>
</operation>

<operation id="4682" st_id="122" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3407" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2384 %mul_4_2_1_17 = fmul i32 %conv2_weights_1_load_2238_read, i32 %image_load_2238

]]></Node>
<StgValue><ssdm name="mul_4_2_1_17"/></StgValue>
</operation>

<operation id="4683" st_id="122" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3410" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2387 %mul_4_2_1_18 = fmul i32 %conv2_weights_1_load_2239_read, i32 %image_load_2239

]]></Node>
<StgValue><ssdm name="mul_4_2_1_18"/></StgValue>
</operation>

<operation id="4684" st_id="122" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3412" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2389 %image_load_2240 = load i12 %image_addr_2240

]]></Node>
<StgValue><ssdm name="image_load_2240"/></StgValue>
</operation>

<operation id="4685" st_id="122" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3415" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2392 %image_load_2241 = load i12 %image_addr_2241

]]></Node>
<StgValue><ssdm name="image_load_2241"/></StgValue>
</operation>

<operation id="4686" st_id="122" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3418" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2395 %image_load_2242 = load i12 %image_addr_2242

]]></Node>
<StgValue><ssdm name="image_load_2242"/></StgValue>
</operation>

<operation id="4687" st_id="122" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3421" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2398 %image_load_2243 = load i12 %image_addr_2243

]]></Node>
<StgValue><ssdm name="image_load_2243"/></StgValue>
</operation>
</state>

<state id="123" st_id="124">

<operation id="4688" st_id="123" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1815" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:792 %add40_4_1822_9 = fadd i32 %add40_4_1822_8, i32 %mul_4_1821_9

]]></Node>
<StgValue><ssdm name="add40_4_1822_9"/></StgValue>
</operation>

<operation id="4689" st_id="123" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1992" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:969 %add_ln59_2047 = add i12 %add_ln59_2046, i12 4

]]></Node>
<StgValue><ssdm name="add_ln59_2047"/></StgValue>
</operation>

<operation id="4690" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1993" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:970 %zext_ln59_2881 = zext i12 %add_ln59_2047

]]></Node>
<StgValue><ssdm name="zext_ln59_2881"/></StgValue>
</operation>

<operation id="4691" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1994" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:971 %image_addr_2244 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2881

]]></Node>
<StgValue><ssdm name="image_addr_2244"/></StgValue>
</operation>

<operation id="4692" st_id="123" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1995" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:972 %add_ln59_2048 = add i12 %add_ln59_2046, i12 5

]]></Node>
<StgValue><ssdm name="add_ln59_2048"/></StgValue>
</operation>

<operation id="4693" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1996" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:973 %zext_ln59_2882 = zext i12 %add_ln59_2048

]]></Node>
<StgValue><ssdm name="zext_ln59_2882"/></StgValue>
</operation>

<operation id="4694" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1997" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:974 %image_addr_2245 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2882

]]></Node>
<StgValue><ssdm name="image_addr_2245"/></StgValue>
</operation>

<operation id="4695" st_id="123" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3401" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2378 %mul_4_2_1_15 = fmul i32 %conv2_weights_1_load_2236_read, i32 %image_load_2236

]]></Node>
<StgValue><ssdm name="mul_4_2_1_15"/></StgValue>
</operation>

<operation id="4696" st_id="123" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2381 %mul_4_2_1_16 = fmul i32 %conv2_weights_1_load_2237_read, i32 %image_load_2237

]]></Node>
<StgValue><ssdm name="mul_4_2_1_16"/></StgValue>
</operation>

<operation id="4697" st_id="123" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3407" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2384 %mul_4_2_1_17 = fmul i32 %conv2_weights_1_load_2238_read, i32 %image_load_2238

]]></Node>
<StgValue><ssdm name="mul_4_2_1_17"/></StgValue>
</operation>

<operation id="4698" st_id="123" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3410" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2387 %mul_4_2_1_18 = fmul i32 %conv2_weights_1_load_2239_read, i32 %image_load_2239

]]></Node>
<StgValue><ssdm name="mul_4_2_1_18"/></StgValue>
</operation>

<operation id="4699" st_id="123" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3413" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2390 %mul_4_2_2 = fmul i32 %conv2_weights_1_load_2240_read, i32 %image_load_2240

]]></Node>
<StgValue><ssdm name="mul_4_2_2"/></StgValue>
</operation>

<operation id="4700" st_id="123" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3416" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2393 %mul_4_2_2_1 = fmul i32 %conv2_weights_1_load_2241_read, i32 %image_load_2241

]]></Node>
<StgValue><ssdm name="mul_4_2_2_1"/></StgValue>
</operation>

<operation id="4701" st_id="123" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3418" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2395 %image_load_2242 = load i12 %image_addr_2242

]]></Node>
<StgValue><ssdm name="image_load_2242"/></StgValue>
</operation>

<operation id="4702" st_id="123" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3421" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2398 %image_load_2243 = load i12 %image_addr_2243

]]></Node>
<StgValue><ssdm name="image_load_2243"/></StgValue>
</operation>

<operation id="4703" st_id="123" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3424" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2401 %image_load_2244 = load i12 %image_addr_2244

]]></Node>
<StgValue><ssdm name="image_load_2244"/></StgValue>
</operation>

<operation id="4704" st_id="123" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3427" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2404 %image_load_2245 = load i12 %image_addr_2245

]]></Node>
<StgValue><ssdm name="image_load_2245"/></StgValue>
</operation>
</state>

<state id="124" st_id="125">

<operation id="4705" st_id="124" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1815" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:792 %add40_4_1822_9 = fadd i32 %add40_4_1822_8, i32 %mul_4_1821_9

]]></Node>
<StgValue><ssdm name="add40_4_1822_9"/></StgValue>
</operation>

<operation id="4706" st_id="124" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1998" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:975 %add_ln59_2049 = add i12 %add_ln59_2046, i12 6

]]></Node>
<StgValue><ssdm name="add_ln59_2049"/></StgValue>
</operation>

<operation id="4707" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1999" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:976 %zext_ln59_2883 = zext i12 %add_ln59_2049

]]></Node>
<StgValue><ssdm name="zext_ln59_2883"/></StgValue>
</operation>

<operation id="4708" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2000" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:977 %image_addr_2246 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2883

]]></Node>
<StgValue><ssdm name="image_addr_2246"/></StgValue>
</operation>

<operation id="4709" st_id="124" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2001" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:978 %add_ln59_2050 = add i12 %add_ln59_2046, i12 7

]]></Node>
<StgValue><ssdm name="add_ln59_2050"/></StgValue>
</operation>

<operation id="4710" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2002" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:979 %zext_ln59_2884 = zext i12 %add_ln59_2050

]]></Node>
<StgValue><ssdm name="zext_ln59_2884"/></StgValue>
</operation>

<operation id="4711" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2003" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:980 %image_addr_2247 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2884

]]></Node>
<StgValue><ssdm name="image_addr_2247"/></StgValue>
</operation>

<operation id="4712" st_id="124" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3407" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2384 %mul_4_2_1_17 = fmul i32 %conv2_weights_1_load_2238_read, i32 %image_load_2238

]]></Node>
<StgValue><ssdm name="mul_4_2_1_17"/></StgValue>
</operation>

<operation id="4713" st_id="124" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3410" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2387 %mul_4_2_1_18 = fmul i32 %conv2_weights_1_load_2239_read, i32 %image_load_2239

]]></Node>
<StgValue><ssdm name="mul_4_2_1_18"/></StgValue>
</operation>

<operation id="4714" st_id="124" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3413" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2390 %mul_4_2_2 = fmul i32 %conv2_weights_1_load_2240_read, i32 %image_load_2240

]]></Node>
<StgValue><ssdm name="mul_4_2_2"/></StgValue>
</operation>

<operation id="4715" st_id="124" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3416" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2393 %mul_4_2_2_1 = fmul i32 %conv2_weights_1_load_2241_read, i32 %image_load_2241

]]></Node>
<StgValue><ssdm name="mul_4_2_2_1"/></StgValue>
</operation>

<operation id="4716" st_id="124" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3419" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2396 %mul_4_2_2_2 = fmul i32 %conv2_weights_1_load_2242_read, i32 %image_load_2242

]]></Node>
<StgValue><ssdm name="mul_4_2_2_2"/></StgValue>
</operation>

<operation id="4717" st_id="124" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3422" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2399 %mul_4_2_2_3 = fmul i32 %conv2_weights_1_load_2243_read, i32 %image_load_2243

]]></Node>
<StgValue><ssdm name="mul_4_2_2_3"/></StgValue>
</operation>

<operation id="4718" st_id="124" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3424" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2401 %image_load_2244 = load i12 %image_addr_2244

]]></Node>
<StgValue><ssdm name="image_load_2244"/></StgValue>
</operation>

<operation id="4719" st_id="124" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3427" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2404 %image_load_2245 = load i12 %image_addr_2245

]]></Node>
<StgValue><ssdm name="image_load_2245"/></StgValue>
</operation>

<operation id="4720" st_id="124" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3430" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2407 %image_load_2246 = load i12 %image_addr_2246

]]></Node>
<StgValue><ssdm name="image_load_2246"/></StgValue>
</operation>

<operation id="4721" st_id="124" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3433" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2410 %image_load_2247 = load i12 %image_addr_2247

]]></Node>
<StgValue><ssdm name="image_load_2247"/></StgValue>
</operation>
</state>

<state id="125" st_id="126">

<operation id="4722" st_id="125" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1815" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:792 %add40_4_1822_9 = fadd i32 %add40_4_1822_8, i32 %mul_4_1821_9

]]></Node>
<StgValue><ssdm name="add40_4_1822_9"/></StgValue>
</operation>

<operation id="4723" st_id="125" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2004" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:981 %add_ln59_2051 = add i12 %add_ln59_2046, i12 8

]]></Node>
<StgValue><ssdm name="add_ln59_2051"/></StgValue>
</operation>

<operation id="4724" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2005" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:982 %zext_ln59_2885 = zext i12 %add_ln59_2051

]]></Node>
<StgValue><ssdm name="zext_ln59_2885"/></StgValue>
</operation>

<operation id="4725" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2006" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:983 %image_addr_2248 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2885

]]></Node>
<StgValue><ssdm name="image_addr_2248"/></StgValue>
</operation>

<operation id="4726" st_id="125" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2007" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:984 %add_ln59_2052 = add i12 %add_ln59_2046, i12 9

]]></Node>
<StgValue><ssdm name="add_ln59_2052"/></StgValue>
</operation>

<operation id="4727" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2008" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:985 %zext_ln59_2886 = zext i12 %add_ln59_2052

]]></Node>
<StgValue><ssdm name="zext_ln59_2886"/></StgValue>
</operation>

<operation id="4728" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2009" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:986 %image_addr_2249 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2886

]]></Node>
<StgValue><ssdm name="image_addr_2249"/></StgValue>
</operation>

<operation id="4729" st_id="125" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3413" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2390 %mul_4_2_2 = fmul i32 %conv2_weights_1_load_2240_read, i32 %image_load_2240

]]></Node>
<StgValue><ssdm name="mul_4_2_2"/></StgValue>
</operation>

<operation id="4730" st_id="125" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3416" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2393 %mul_4_2_2_1 = fmul i32 %conv2_weights_1_load_2241_read, i32 %image_load_2241

]]></Node>
<StgValue><ssdm name="mul_4_2_2_1"/></StgValue>
</operation>

<operation id="4731" st_id="125" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3419" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2396 %mul_4_2_2_2 = fmul i32 %conv2_weights_1_load_2242_read, i32 %image_load_2242

]]></Node>
<StgValue><ssdm name="mul_4_2_2_2"/></StgValue>
</operation>

<operation id="4732" st_id="125" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3422" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2399 %mul_4_2_2_3 = fmul i32 %conv2_weights_1_load_2243_read, i32 %image_load_2243

]]></Node>
<StgValue><ssdm name="mul_4_2_2_3"/></StgValue>
</operation>

<operation id="4733" st_id="125" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3425" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2402 %mul_4_2_2_4 = fmul i32 %conv2_weights_1_load_2244_read, i32 %image_load_2244

]]></Node>
<StgValue><ssdm name="mul_4_2_2_4"/></StgValue>
</operation>

<operation id="4734" st_id="125" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3428" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2405 %mul_4_2_2_5 = fmul i32 %conv2_weights_1_load_2245_read, i32 %image_load_2245

]]></Node>
<StgValue><ssdm name="mul_4_2_2_5"/></StgValue>
</operation>

<operation id="4735" st_id="125" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3430" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2407 %image_load_2246 = load i12 %image_addr_2246

]]></Node>
<StgValue><ssdm name="image_load_2246"/></StgValue>
</operation>

<operation id="4736" st_id="125" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3433" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2410 %image_load_2247 = load i12 %image_addr_2247

]]></Node>
<StgValue><ssdm name="image_load_2247"/></StgValue>
</operation>

<operation id="4737" st_id="125" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3436" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2413 %image_load_2248 = load i12 %image_addr_2248

]]></Node>
<StgValue><ssdm name="image_load_2248"/></StgValue>
</operation>

<operation id="4738" st_id="125" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3439" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2416 %image_load_2249 = load i12 %image_addr_2249

]]></Node>
<StgValue><ssdm name="image_load_2249"/></StgValue>
</operation>
</state>

<state id="126" st_id="127">

<operation id="4739" st_id="126" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1818" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:795 %add40_4_1822_s = fadd i32 %add40_4_1822_9, i32 %mul_4_1821_s

]]></Node>
<StgValue><ssdm name="add40_4_1822_s"/></StgValue>
</operation>

<operation id="4740" st_id="126" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2010" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:987 %add_ln59_2053 = add i12 %add_ln59_2046, i12 10

]]></Node>
<StgValue><ssdm name="add_ln59_2053"/></StgValue>
</operation>

<operation id="4741" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2011" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:988 %zext_ln59_2887 = zext i12 %add_ln59_2053

]]></Node>
<StgValue><ssdm name="zext_ln59_2887"/></StgValue>
</operation>

<operation id="4742" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2012" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:989 %image_addr_2250 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2887

]]></Node>
<StgValue><ssdm name="image_addr_2250"/></StgValue>
</operation>

<operation id="4743" st_id="126" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2013" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:990 %add_ln59_2054 = add i12 %add_ln59_2046, i12 11

]]></Node>
<StgValue><ssdm name="add_ln59_2054"/></StgValue>
</operation>

<operation id="4744" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2014" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:991 %zext_ln59_2888 = zext i12 %add_ln59_2054

]]></Node>
<StgValue><ssdm name="zext_ln59_2888"/></StgValue>
</operation>

<operation id="4745" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2015" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:992 %image_addr_2251 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2888

]]></Node>
<StgValue><ssdm name="image_addr_2251"/></StgValue>
</operation>

<operation id="4746" st_id="126" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3419" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2396 %mul_4_2_2_2 = fmul i32 %conv2_weights_1_load_2242_read, i32 %image_load_2242

]]></Node>
<StgValue><ssdm name="mul_4_2_2_2"/></StgValue>
</operation>

<operation id="4747" st_id="126" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3422" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2399 %mul_4_2_2_3 = fmul i32 %conv2_weights_1_load_2243_read, i32 %image_load_2243

]]></Node>
<StgValue><ssdm name="mul_4_2_2_3"/></StgValue>
</operation>

<operation id="4748" st_id="126" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3425" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2402 %mul_4_2_2_4 = fmul i32 %conv2_weights_1_load_2244_read, i32 %image_load_2244

]]></Node>
<StgValue><ssdm name="mul_4_2_2_4"/></StgValue>
</operation>

<operation id="4749" st_id="126" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3428" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2405 %mul_4_2_2_5 = fmul i32 %conv2_weights_1_load_2245_read, i32 %image_load_2245

]]></Node>
<StgValue><ssdm name="mul_4_2_2_5"/></StgValue>
</operation>

<operation id="4750" st_id="126" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3431" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2408 %mul_4_2_2_6 = fmul i32 %conv2_weights_1_load_2246_read, i32 %image_load_2246

]]></Node>
<StgValue><ssdm name="mul_4_2_2_6"/></StgValue>
</operation>

<operation id="4751" st_id="126" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3434" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2411 %mul_4_2_2_7 = fmul i32 %conv2_weights_1_load_2247_read, i32 %image_load_2247

]]></Node>
<StgValue><ssdm name="mul_4_2_2_7"/></StgValue>
</operation>

<operation id="4752" st_id="126" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3436" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2413 %image_load_2248 = load i12 %image_addr_2248

]]></Node>
<StgValue><ssdm name="image_load_2248"/></StgValue>
</operation>

<operation id="4753" st_id="126" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3439" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2416 %image_load_2249 = load i12 %image_addr_2249

]]></Node>
<StgValue><ssdm name="image_load_2249"/></StgValue>
</operation>

<operation id="4754" st_id="126" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3442" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2419 %image_load_2250 = load i12 %image_addr_2250

]]></Node>
<StgValue><ssdm name="image_load_2250"/></StgValue>
</operation>

<operation id="4755" st_id="126" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3445" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2422 %image_load_2251 = load i12 %image_addr_2251

]]></Node>
<StgValue><ssdm name="image_load_2251"/></StgValue>
</operation>
</state>

<state id="127" st_id="128">

<operation id="4756" st_id="127" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1818" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:795 %add40_4_1822_s = fadd i32 %add40_4_1822_9, i32 %mul_4_1821_s

]]></Node>
<StgValue><ssdm name="add40_4_1822_s"/></StgValue>
</operation>

<operation id="4757" st_id="127" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2016" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:993 %add_ln59_2055 = add i12 %add_ln59_2046, i12 12

]]></Node>
<StgValue><ssdm name="add_ln59_2055"/></StgValue>
</operation>

<operation id="4758" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2017" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:994 %zext_ln59_2889 = zext i12 %add_ln59_2055

]]></Node>
<StgValue><ssdm name="zext_ln59_2889"/></StgValue>
</operation>

<operation id="4759" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2018" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:995 %image_addr_2252 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2889

]]></Node>
<StgValue><ssdm name="image_addr_2252"/></StgValue>
</operation>

<operation id="4760" st_id="127" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2019" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:996 %add_ln59_2056 = add i12 %add_ln59_2046, i12 13

]]></Node>
<StgValue><ssdm name="add_ln59_2056"/></StgValue>
</operation>

<operation id="4761" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2020" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:997 %zext_ln59_2890 = zext i12 %add_ln59_2056

]]></Node>
<StgValue><ssdm name="zext_ln59_2890"/></StgValue>
</operation>

<operation id="4762" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2021" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:998 %image_addr_2253 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2890

]]></Node>
<StgValue><ssdm name="image_addr_2253"/></StgValue>
</operation>

<operation id="4763" st_id="127" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3425" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2402 %mul_4_2_2_4 = fmul i32 %conv2_weights_1_load_2244_read, i32 %image_load_2244

]]></Node>
<StgValue><ssdm name="mul_4_2_2_4"/></StgValue>
</operation>

<operation id="4764" st_id="127" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3428" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2405 %mul_4_2_2_5 = fmul i32 %conv2_weights_1_load_2245_read, i32 %image_load_2245

]]></Node>
<StgValue><ssdm name="mul_4_2_2_5"/></StgValue>
</operation>

<operation id="4765" st_id="127" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3431" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2408 %mul_4_2_2_6 = fmul i32 %conv2_weights_1_load_2246_read, i32 %image_load_2246

]]></Node>
<StgValue><ssdm name="mul_4_2_2_6"/></StgValue>
</operation>

<operation id="4766" st_id="127" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3434" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2411 %mul_4_2_2_7 = fmul i32 %conv2_weights_1_load_2247_read, i32 %image_load_2247

]]></Node>
<StgValue><ssdm name="mul_4_2_2_7"/></StgValue>
</operation>

<operation id="4767" st_id="127" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3437" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2414 %mul_4_2_2_8 = fmul i32 %conv2_weights_1_load_2248_read, i32 %image_load_2248

]]></Node>
<StgValue><ssdm name="mul_4_2_2_8"/></StgValue>
</operation>

<operation id="4768" st_id="127" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3440" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2417 %mul_4_2_2_9 = fmul i32 %conv2_weights_1_load_2249_read, i32 %image_load_2249

]]></Node>
<StgValue><ssdm name="mul_4_2_2_9"/></StgValue>
</operation>

<operation id="4769" st_id="127" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3442" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2419 %image_load_2250 = load i12 %image_addr_2250

]]></Node>
<StgValue><ssdm name="image_load_2250"/></StgValue>
</operation>

<operation id="4770" st_id="127" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3445" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2422 %image_load_2251 = load i12 %image_addr_2251

]]></Node>
<StgValue><ssdm name="image_load_2251"/></StgValue>
</operation>

<operation id="4771" st_id="127" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3448" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2425 %image_load_2252 = load i12 %image_addr_2252

]]></Node>
<StgValue><ssdm name="image_load_2252"/></StgValue>
</operation>

<operation id="4772" st_id="127" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3451" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2428 %image_load_2253 = load i12 %image_addr_2253

]]></Node>
<StgValue><ssdm name="image_load_2253"/></StgValue>
</operation>
</state>

<state id="128" st_id="129">

<operation id="4773" st_id="128" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1818" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:795 %add40_4_1822_s = fadd i32 %add40_4_1822_9, i32 %mul_4_1821_s

]]></Node>
<StgValue><ssdm name="add40_4_1822_s"/></StgValue>
</operation>

<operation id="4774" st_id="128" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2022" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:999 %add_ln59_2057 = add i12 %add_ln59_2046, i12 14

]]></Node>
<StgValue><ssdm name="add_ln59_2057"/></StgValue>
</operation>

<operation id="4775" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2023" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1000 %zext_ln59_2891 = zext i12 %add_ln59_2057

]]></Node>
<StgValue><ssdm name="zext_ln59_2891"/></StgValue>
</operation>

<operation id="4776" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2024" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1001 %image_addr_2254 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2891

]]></Node>
<StgValue><ssdm name="image_addr_2254"/></StgValue>
</operation>

<operation id="4777" st_id="128" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2025" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1002 %add_ln59_2058 = add i12 %add_ln59_2046, i12 15

]]></Node>
<StgValue><ssdm name="add_ln59_2058"/></StgValue>
</operation>

<operation id="4778" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2026" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1003 %zext_ln59_2892 = zext i12 %add_ln59_2058

]]></Node>
<StgValue><ssdm name="zext_ln59_2892"/></StgValue>
</operation>

<operation id="4779" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2027" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1004 %image_addr_2255 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2892

]]></Node>
<StgValue><ssdm name="image_addr_2255"/></StgValue>
</operation>

<operation id="4780" st_id="128" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3431" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2408 %mul_4_2_2_6 = fmul i32 %conv2_weights_1_load_2246_read, i32 %image_load_2246

]]></Node>
<StgValue><ssdm name="mul_4_2_2_6"/></StgValue>
</operation>

<operation id="4781" st_id="128" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3434" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2411 %mul_4_2_2_7 = fmul i32 %conv2_weights_1_load_2247_read, i32 %image_load_2247

]]></Node>
<StgValue><ssdm name="mul_4_2_2_7"/></StgValue>
</operation>

<operation id="4782" st_id="128" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3437" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2414 %mul_4_2_2_8 = fmul i32 %conv2_weights_1_load_2248_read, i32 %image_load_2248

]]></Node>
<StgValue><ssdm name="mul_4_2_2_8"/></StgValue>
</operation>

<operation id="4783" st_id="128" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3440" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2417 %mul_4_2_2_9 = fmul i32 %conv2_weights_1_load_2249_read, i32 %image_load_2249

]]></Node>
<StgValue><ssdm name="mul_4_2_2_9"/></StgValue>
</operation>

<operation id="4784" st_id="128" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3443" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2420 %mul_4_2_2_s = fmul i32 %conv2_weights_1_load_2250_read, i32 %image_load_2250

]]></Node>
<StgValue><ssdm name="mul_4_2_2_s"/></StgValue>
</operation>

<operation id="4785" st_id="128" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3446" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2423 %mul_4_2_2_10 = fmul i32 %conv2_weights_1_load_2251_read, i32 %image_load_2251

]]></Node>
<StgValue><ssdm name="mul_4_2_2_10"/></StgValue>
</operation>

<operation id="4786" st_id="128" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3448" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2425 %image_load_2252 = load i12 %image_addr_2252

]]></Node>
<StgValue><ssdm name="image_load_2252"/></StgValue>
</operation>

<operation id="4787" st_id="128" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3451" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2428 %image_load_2253 = load i12 %image_addr_2253

]]></Node>
<StgValue><ssdm name="image_load_2253"/></StgValue>
</operation>

<operation id="4788" st_id="128" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3454" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2431 %image_load_2254 = load i12 %image_addr_2254

]]></Node>
<StgValue><ssdm name="image_load_2254"/></StgValue>
</operation>

<operation id="4789" st_id="128" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3457" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2434 %image_load_2255 = load i12 %image_addr_2255

]]></Node>
<StgValue><ssdm name="image_load_2255"/></StgValue>
</operation>
</state>

<state id="129" st_id="130">

<operation id="4790" st_id="129" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1818" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:795 %add40_4_1822_s = fadd i32 %add40_4_1822_9, i32 %mul_4_1821_s

]]></Node>
<StgValue><ssdm name="add40_4_1822_s"/></StgValue>
</operation>

<operation id="4791" st_id="129" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2028" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1005 %add_ln59_2059 = add i12 %add_ln59_2046, i12 16

]]></Node>
<StgValue><ssdm name="add_ln59_2059"/></StgValue>
</operation>

<operation id="4792" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2029" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1006 %zext_ln59_2893 = zext i12 %add_ln59_2059

]]></Node>
<StgValue><ssdm name="zext_ln59_2893"/></StgValue>
</operation>

<operation id="4793" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2030" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1007 %image_addr_2256 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2893

]]></Node>
<StgValue><ssdm name="image_addr_2256"/></StgValue>
</operation>

<operation id="4794" st_id="129" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2031" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1008 %add_ln59_2060 = add i12 %add_ln59_2046, i12 17

]]></Node>
<StgValue><ssdm name="add_ln59_2060"/></StgValue>
</operation>

<operation id="4795" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2032" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1009 %zext_ln59_2894 = zext i12 %add_ln59_2060

]]></Node>
<StgValue><ssdm name="zext_ln59_2894"/></StgValue>
</operation>

<operation id="4796" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2033" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1010 %image_addr_2257 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2894

]]></Node>
<StgValue><ssdm name="image_addr_2257"/></StgValue>
</operation>

<operation id="4797" st_id="129" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3437" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2414 %mul_4_2_2_8 = fmul i32 %conv2_weights_1_load_2248_read, i32 %image_load_2248

]]></Node>
<StgValue><ssdm name="mul_4_2_2_8"/></StgValue>
</operation>

<operation id="4798" st_id="129" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3440" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2417 %mul_4_2_2_9 = fmul i32 %conv2_weights_1_load_2249_read, i32 %image_load_2249

]]></Node>
<StgValue><ssdm name="mul_4_2_2_9"/></StgValue>
</operation>

<operation id="4799" st_id="129" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3443" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2420 %mul_4_2_2_s = fmul i32 %conv2_weights_1_load_2250_read, i32 %image_load_2250

]]></Node>
<StgValue><ssdm name="mul_4_2_2_s"/></StgValue>
</operation>

<operation id="4800" st_id="129" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3446" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2423 %mul_4_2_2_10 = fmul i32 %conv2_weights_1_load_2251_read, i32 %image_load_2251

]]></Node>
<StgValue><ssdm name="mul_4_2_2_10"/></StgValue>
</operation>

<operation id="4801" st_id="129" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3449" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2426 %mul_4_2_2_11 = fmul i32 %conv2_weights_1_load_2252_read, i32 %image_load_2252

]]></Node>
<StgValue><ssdm name="mul_4_2_2_11"/></StgValue>
</operation>

<operation id="4802" st_id="129" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3452" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2429 %mul_4_2_2_12 = fmul i32 %conv2_weights_1_load_2253_read, i32 %image_load_2253

]]></Node>
<StgValue><ssdm name="mul_4_2_2_12"/></StgValue>
</operation>

<operation id="4803" st_id="129" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3454" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2431 %image_load_2254 = load i12 %image_addr_2254

]]></Node>
<StgValue><ssdm name="image_load_2254"/></StgValue>
</operation>

<operation id="4804" st_id="129" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3457" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2434 %image_load_2255 = load i12 %image_addr_2255

]]></Node>
<StgValue><ssdm name="image_load_2255"/></StgValue>
</operation>

<operation id="4805" st_id="129" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3460" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2437 %image_load_2256 = load i12 %image_addr_2256

]]></Node>
<StgValue><ssdm name="image_load_2256"/></StgValue>
</operation>

<operation id="4806" st_id="129" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3463" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2440 %image_load_2257 = load i12 %image_addr_2257

]]></Node>
<StgValue><ssdm name="image_load_2257"/></StgValue>
</operation>
</state>

<state id="130" st_id="131">

<operation id="4807" st_id="130" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1821" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:798 %add40_4_1822_10 = fadd i32 %add40_4_1822_s, i32 %mul_4_1821_10

]]></Node>
<StgValue><ssdm name="add40_4_1822_10"/></StgValue>
</operation>

<operation id="4808" st_id="130" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2034" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1011 %add_ln59_2061 = add i12 %add_ln59_2046, i12 18

]]></Node>
<StgValue><ssdm name="add_ln59_2061"/></StgValue>
</operation>

<operation id="4809" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2035" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1012 %zext_ln59_2895 = zext i12 %add_ln59_2061

]]></Node>
<StgValue><ssdm name="zext_ln59_2895"/></StgValue>
</operation>

<operation id="4810" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2036" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1013 %image_addr_2258 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2895

]]></Node>
<StgValue><ssdm name="image_addr_2258"/></StgValue>
</operation>

<operation id="4811" st_id="130" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2037" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1014 %add_ln59_2062 = add i12 %add_ln59_2046, i12 19

]]></Node>
<StgValue><ssdm name="add_ln59_2062"/></StgValue>
</operation>

<operation id="4812" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2038" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1015 %zext_ln59_2896 = zext i12 %add_ln59_2062

]]></Node>
<StgValue><ssdm name="zext_ln59_2896"/></StgValue>
</operation>

<operation id="4813" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2039" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1016 %image_addr_2259 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2896

]]></Node>
<StgValue><ssdm name="image_addr_2259"/></StgValue>
</operation>

<operation id="4814" st_id="130" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3443" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2420 %mul_4_2_2_s = fmul i32 %conv2_weights_1_load_2250_read, i32 %image_load_2250

]]></Node>
<StgValue><ssdm name="mul_4_2_2_s"/></StgValue>
</operation>

<operation id="4815" st_id="130" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3446" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2423 %mul_4_2_2_10 = fmul i32 %conv2_weights_1_load_2251_read, i32 %image_load_2251

]]></Node>
<StgValue><ssdm name="mul_4_2_2_10"/></StgValue>
</operation>

<operation id="4816" st_id="130" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3449" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2426 %mul_4_2_2_11 = fmul i32 %conv2_weights_1_load_2252_read, i32 %image_load_2252

]]></Node>
<StgValue><ssdm name="mul_4_2_2_11"/></StgValue>
</operation>

<operation id="4817" st_id="130" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3452" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2429 %mul_4_2_2_12 = fmul i32 %conv2_weights_1_load_2253_read, i32 %image_load_2253

]]></Node>
<StgValue><ssdm name="mul_4_2_2_12"/></StgValue>
</operation>

<operation id="4818" st_id="130" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3455" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2432 %mul_4_2_2_13 = fmul i32 %conv2_weights_1_load_2254_read, i32 %image_load_2254

]]></Node>
<StgValue><ssdm name="mul_4_2_2_13"/></StgValue>
</operation>

<operation id="4819" st_id="130" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3458" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2435 %mul_4_2_2_14 = fmul i32 %conv2_weights_1_load_2255_read, i32 %image_load_2255

]]></Node>
<StgValue><ssdm name="mul_4_2_2_14"/></StgValue>
</operation>

<operation id="4820" st_id="130" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3460" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2437 %image_load_2256 = load i12 %image_addr_2256

]]></Node>
<StgValue><ssdm name="image_load_2256"/></StgValue>
</operation>

<operation id="4821" st_id="130" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3463" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2440 %image_load_2257 = load i12 %image_addr_2257

]]></Node>
<StgValue><ssdm name="image_load_2257"/></StgValue>
</operation>

<operation id="4822" st_id="130" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3466" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2443 %image_load_2258 = load i12 %image_addr_2258

]]></Node>
<StgValue><ssdm name="image_load_2258"/></StgValue>
</operation>

<operation id="4823" st_id="130" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3469" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2446 %image_load_2259 = load i12 %image_addr_2259

]]></Node>
<StgValue><ssdm name="image_load_2259"/></StgValue>
</operation>
</state>

<state id="131" st_id="132">

<operation id="4824" st_id="131" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1821" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:798 %add40_4_1822_10 = fadd i32 %add40_4_1822_s, i32 %mul_4_1821_10

]]></Node>
<StgValue><ssdm name="add40_4_1822_10"/></StgValue>
</operation>

<operation id="4825" st_id="131" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2358" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc68.4:1335 %add_ln59_2135 = add i10 %sext_ln51_11, i10 %zext_ln59_2937

]]></Node>
<StgValue><ssdm name="add_ln59_2135"/></StgValue>
</operation>

<operation id="4826" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2359" bw="8" op_0_bw="10">
<![CDATA[
for.inc68.4:1336 %trunc_ln59_137 = trunc i10 %add_ln59_2135

]]></Node>
<StgValue><ssdm name="trunc_ln59_137"/></StgValue>
</operation>

<operation id="4827" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2360" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
for.inc68.4:1337 %p_shl262 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln59_137, i4 0

]]></Node>
<StgValue><ssdm name="p_shl262"/></StgValue>
</operation>

<operation id="4828" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2361" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
for.inc68.4:1338 %p_shl263 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %add_ln59_2135, i2 0

]]></Node>
<StgValue><ssdm name="p_shl263"/></StgValue>
</operation>

<operation id="4829" st_id="131" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2362" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1339 %add_ln59_2136 = add i12 %p_shl262, i12 %p_shl263

]]></Node>
<StgValue><ssdm name="add_ln59_2136"/></StgValue>
</operation>

<operation id="4830" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2363" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1340 %zext_ln59_2978 = zext i12 %add_ln59_2136

]]></Node>
<StgValue><ssdm name="zext_ln59_2978"/></StgValue>
</operation>

<operation id="4831" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2364" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1341 %image_addr_2260 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2978

]]></Node>
<StgValue><ssdm name="image_addr_2260"/></StgValue>
</operation>

<operation id="4832" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2365" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1342 %or_ln59_351 = or i12 %add_ln59_2136, i12 1

]]></Node>
<StgValue><ssdm name="or_ln59_351"/></StgValue>
</operation>

<operation id="4833" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2366" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1343 %zext_ln59_2979 = zext i12 %or_ln59_351

]]></Node>
<StgValue><ssdm name="zext_ln59_2979"/></StgValue>
</operation>

<operation id="4834" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2367" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1344 %image_addr_2261 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2979

]]></Node>
<StgValue><ssdm name="image_addr_2261"/></StgValue>
</operation>

<operation id="4835" st_id="131" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3449" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2426 %mul_4_2_2_11 = fmul i32 %conv2_weights_1_load_2252_read, i32 %image_load_2252

]]></Node>
<StgValue><ssdm name="mul_4_2_2_11"/></StgValue>
</operation>

<operation id="4836" st_id="131" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3452" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2429 %mul_4_2_2_12 = fmul i32 %conv2_weights_1_load_2253_read, i32 %image_load_2253

]]></Node>
<StgValue><ssdm name="mul_4_2_2_12"/></StgValue>
</operation>

<operation id="4837" st_id="131" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3455" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2432 %mul_4_2_2_13 = fmul i32 %conv2_weights_1_load_2254_read, i32 %image_load_2254

]]></Node>
<StgValue><ssdm name="mul_4_2_2_13"/></StgValue>
</operation>

<operation id="4838" st_id="131" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3458" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2435 %mul_4_2_2_14 = fmul i32 %conv2_weights_1_load_2255_read, i32 %image_load_2255

]]></Node>
<StgValue><ssdm name="mul_4_2_2_14"/></StgValue>
</operation>

<operation id="4839" st_id="131" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3461" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2438 %mul_4_2_2_15 = fmul i32 %conv2_weights_1_load_2256_read, i32 %image_load_2256

]]></Node>
<StgValue><ssdm name="mul_4_2_2_15"/></StgValue>
</operation>

<operation id="4840" st_id="131" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3464" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2441 %mul_4_2_2_16 = fmul i32 %conv2_weights_1_load_2257_read, i32 %image_load_2257

]]></Node>
<StgValue><ssdm name="mul_4_2_2_16"/></StgValue>
</operation>

<operation id="4841" st_id="131" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3466" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2443 %image_load_2258 = load i12 %image_addr_2258

]]></Node>
<StgValue><ssdm name="image_load_2258"/></StgValue>
</operation>

<operation id="4842" st_id="131" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3469" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2446 %image_load_2259 = load i12 %image_addr_2259

]]></Node>
<StgValue><ssdm name="image_load_2259"/></StgValue>
</operation>

<operation id="4843" st_id="131" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3472" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2449 %image_load_2260 = load i12 %image_addr_2260

]]></Node>
<StgValue><ssdm name="image_load_2260"/></StgValue>
</operation>

<operation id="4844" st_id="131" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3475" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2452 %image_load_2261 = load i12 %image_addr_2261

]]></Node>
<StgValue><ssdm name="image_load_2261"/></StgValue>
</operation>
</state>

<state id="132" st_id="133">

<operation id="4845" st_id="132" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1821" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:798 %add40_4_1822_10 = fadd i32 %add40_4_1822_s, i32 %mul_4_1821_10

]]></Node>
<StgValue><ssdm name="add40_4_1822_10"/></StgValue>
</operation>

<operation id="4846" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2368" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1345 %or_ln59_352 = or i12 %add_ln59_2136, i12 2

]]></Node>
<StgValue><ssdm name="or_ln59_352"/></StgValue>
</operation>

<operation id="4847" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2369" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1346 %zext_ln59_2980 = zext i12 %or_ln59_352

]]></Node>
<StgValue><ssdm name="zext_ln59_2980"/></StgValue>
</operation>

<operation id="4848" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2370" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1347 %image_addr_2262 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2980

]]></Node>
<StgValue><ssdm name="image_addr_2262"/></StgValue>
</operation>

<operation id="4849" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2371" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1348 %or_ln59_353 = or i12 %add_ln59_2136, i12 3

]]></Node>
<StgValue><ssdm name="or_ln59_353"/></StgValue>
</operation>

<operation id="4850" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2372" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1349 %zext_ln59_2981 = zext i12 %or_ln59_353

]]></Node>
<StgValue><ssdm name="zext_ln59_2981"/></StgValue>
</operation>

<operation id="4851" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2373" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1350 %image_addr_2263 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2981

]]></Node>
<StgValue><ssdm name="image_addr_2263"/></StgValue>
</operation>

<operation id="4852" st_id="132" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3455" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2432 %mul_4_2_2_13 = fmul i32 %conv2_weights_1_load_2254_read, i32 %image_load_2254

]]></Node>
<StgValue><ssdm name="mul_4_2_2_13"/></StgValue>
</operation>

<operation id="4853" st_id="132" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3458" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2435 %mul_4_2_2_14 = fmul i32 %conv2_weights_1_load_2255_read, i32 %image_load_2255

]]></Node>
<StgValue><ssdm name="mul_4_2_2_14"/></StgValue>
</operation>

<operation id="4854" st_id="132" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3461" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2438 %mul_4_2_2_15 = fmul i32 %conv2_weights_1_load_2256_read, i32 %image_load_2256

]]></Node>
<StgValue><ssdm name="mul_4_2_2_15"/></StgValue>
</operation>

<operation id="4855" st_id="132" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3464" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2441 %mul_4_2_2_16 = fmul i32 %conv2_weights_1_load_2257_read, i32 %image_load_2257

]]></Node>
<StgValue><ssdm name="mul_4_2_2_16"/></StgValue>
</operation>

<operation id="4856" st_id="132" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3467" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2444 %mul_4_2_2_17 = fmul i32 %conv2_weights_1_load_2258_read, i32 %image_load_2258

]]></Node>
<StgValue><ssdm name="mul_4_2_2_17"/></StgValue>
</operation>

<operation id="4857" st_id="132" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3470" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2447 %mul_4_2_2_18 = fmul i32 %conv2_weights_1_load_2259_read, i32 %image_load_2259

]]></Node>
<StgValue><ssdm name="mul_4_2_2_18"/></StgValue>
</operation>

<operation id="4858" st_id="132" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3472" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2449 %image_load_2260 = load i12 %image_addr_2260

]]></Node>
<StgValue><ssdm name="image_load_2260"/></StgValue>
</operation>

<operation id="4859" st_id="132" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3475" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2452 %image_load_2261 = load i12 %image_addr_2261

]]></Node>
<StgValue><ssdm name="image_load_2261"/></StgValue>
</operation>

<operation id="4860" st_id="132" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3478" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2455 %image_load_2262 = load i12 %image_addr_2262

]]></Node>
<StgValue><ssdm name="image_load_2262"/></StgValue>
</operation>

<operation id="4861" st_id="132" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3481" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2458 %image_load_2263 = load i12 %image_addr_2263

]]></Node>
<StgValue><ssdm name="image_load_2263"/></StgValue>
</operation>
</state>

<state id="133" st_id="134">

<operation id="4862" st_id="133" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1821" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:798 %add40_4_1822_10 = fadd i32 %add40_4_1822_s, i32 %mul_4_1821_10

]]></Node>
<StgValue><ssdm name="add40_4_1822_10"/></StgValue>
</operation>

<operation id="4863" st_id="133" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2374" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1351 %add_ln59_2137 = add i12 %add_ln59_2136, i12 4

]]></Node>
<StgValue><ssdm name="add_ln59_2137"/></StgValue>
</operation>

<operation id="4864" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2375" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1352 %zext_ln59_2982 = zext i12 %add_ln59_2137

]]></Node>
<StgValue><ssdm name="zext_ln59_2982"/></StgValue>
</operation>

<operation id="4865" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2376" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1353 %image_addr_2264 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2982

]]></Node>
<StgValue><ssdm name="image_addr_2264"/></StgValue>
</operation>

<operation id="4866" st_id="133" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2377" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1354 %add_ln59_2138 = add i12 %add_ln59_2136, i12 5

]]></Node>
<StgValue><ssdm name="add_ln59_2138"/></StgValue>
</operation>

<operation id="4867" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2378" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1355 %zext_ln59_2983 = zext i12 %add_ln59_2138

]]></Node>
<StgValue><ssdm name="zext_ln59_2983"/></StgValue>
</operation>

<operation id="4868" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2379" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1356 %image_addr_2265 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2983

]]></Node>
<StgValue><ssdm name="image_addr_2265"/></StgValue>
</operation>

<operation id="4869" st_id="133" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3461" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2438 %mul_4_2_2_15 = fmul i32 %conv2_weights_1_load_2256_read, i32 %image_load_2256

]]></Node>
<StgValue><ssdm name="mul_4_2_2_15"/></StgValue>
</operation>

<operation id="4870" st_id="133" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3464" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2441 %mul_4_2_2_16 = fmul i32 %conv2_weights_1_load_2257_read, i32 %image_load_2257

]]></Node>
<StgValue><ssdm name="mul_4_2_2_16"/></StgValue>
</operation>

<operation id="4871" st_id="133" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3467" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2444 %mul_4_2_2_17 = fmul i32 %conv2_weights_1_load_2258_read, i32 %image_load_2258

]]></Node>
<StgValue><ssdm name="mul_4_2_2_17"/></StgValue>
</operation>

<operation id="4872" st_id="133" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3470" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2447 %mul_4_2_2_18 = fmul i32 %conv2_weights_1_load_2259_read, i32 %image_load_2259

]]></Node>
<StgValue><ssdm name="mul_4_2_2_18"/></StgValue>
</operation>

<operation id="4873" st_id="133" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3473" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2450 %mul_4_2_3 = fmul i32 %conv2_weights_1_load_2260_read, i32 %image_load_2260

]]></Node>
<StgValue><ssdm name="mul_4_2_3"/></StgValue>
</operation>

<operation id="4874" st_id="133" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3476" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2453 %mul_4_2_3_1 = fmul i32 %conv2_weights_1_load_2261_read, i32 %image_load_2261

]]></Node>
<StgValue><ssdm name="mul_4_2_3_1"/></StgValue>
</operation>

<operation id="4875" st_id="133" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3478" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2455 %image_load_2262 = load i12 %image_addr_2262

]]></Node>
<StgValue><ssdm name="image_load_2262"/></StgValue>
</operation>

<operation id="4876" st_id="133" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3481" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2458 %image_load_2263 = load i12 %image_addr_2263

]]></Node>
<StgValue><ssdm name="image_load_2263"/></StgValue>
</operation>

<operation id="4877" st_id="133" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3484" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2461 %image_load_2264 = load i12 %image_addr_2264

]]></Node>
<StgValue><ssdm name="image_load_2264"/></StgValue>
</operation>

<operation id="4878" st_id="133" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3487" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2464 %image_load_2265 = load i12 %image_addr_2265

]]></Node>
<StgValue><ssdm name="image_load_2265"/></StgValue>
</operation>
</state>

<state id="134" st_id="135">

<operation id="4879" st_id="134" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1824" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:801 %add40_4_1822_11 = fadd i32 %add40_4_1822_10, i32 %mul_4_1821_11

]]></Node>
<StgValue><ssdm name="add40_4_1822_11"/></StgValue>
</operation>

<operation id="4880" st_id="134" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2380" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1357 %add_ln59_2139 = add i12 %add_ln59_2136, i12 6

]]></Node>
<StgValue><ssdm name="add_ln59_2139"/></StgValue>
</operation>

<operation id="4881" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2381" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1358 %zext_ln59_2984 = zext i12 %add_ln59_2139

]]></Node>
<StgValue><ssdm name="zext_ln59_2984"/></StgValue>
</operation>

<operation id="4882" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2382" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1359 %image_addr_2266 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2984

]]></Node>
<StgValue><ssdm name="image_addr_2266"/></StgValue>
</operation>

<operation id="4883" st_id="134" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2383" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1360 %add_ln59_2140 = add i12 %add_ln59_2136, i12 7

]]></Node>
<StgValue><ssdm name="add_ln59_2140"/></StgValue>
</operation>

<operation id="4884" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2384" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1361 %zext_ln59_2985 = zext i12 %add_ln59_2140

]]></Node>
<StgValue><ssdm name="zext_ln59_2985"/></StgValue>
</operation>

<operation id="4885" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2385" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1362 %image_addr_2267 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2985

]]></Node>
<StgValue><ssdm name="image_addr_2267"/></StgValue>
</operation>

<operation id="4886" st_id="134" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3467" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2444 %mul_4_2_2_17 = fmul i32 %conv2_weights_1_load_2258_read, i32 %image_load_2258

]]></Node>
<StgValue><ssdm name="mul_4_2_2_17"/></StgValue>
</operation>

<operation id="4887" st_id="134" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3470" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2447 %mul_4_2_2_18 = fmul i32 %conv2_weights_1_load_2259_read, i32 %image_load_2259

]]></Node>
<StgValue><ssdm name="mul_4_2_2_18"/></StgValue>
</operation>

<operation id="4888" st_id="134" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3473" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2450 %mul_4_2_3 = fmul i32 %conv2_weights_1_load_2260_read, i32 %image_load_2260

]]></Node>
<StgValue><ssdm name="mul_4_2_3"/></StgValue>
</operation>

<operation id="4889" st_id="134" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3476" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2453 %mul_4_2_3_1 = fmul i32 %conv2_weights_1_load_2261_read, i32 %image_load_2261

]]></Node>
<StgValue><ssdm name="mul_4_2_3_1"/></StgValue>
</operation>

<operation id="4890" st_id="134" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3479" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2456 %mul_4_2_3_2 = fmul i32 %conv2_weights_1_load_2262_read, i32 %image_load_2262

]]></Node>
<StgValue><ssdm name="mul_4_2_3_2"/></StgValue>
</operation>

<operation id="4891" st_id="134" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3482" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2459 %mul_4_2_3_3 = fmul i32 %conv2_weights_1_load_2263_read, i32 %image_load_2263

]]></Node>
<StgValue><ssdm name="mul_4_2_3_3"/></StgValue>
</operation>

<operation id="4892" st_id="134" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3484" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2461 %image_load_2264 = load i12 %image_addr_2264

]]></Node>
<StgValue><ssdm name="image_load_2264"/></StgValue>
</operation>

<operation id="4893" st_id="134" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3487" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2464 %image_load_2265 = load i12 %image_addr_2265

]]></Node>
<StgValue><ssdm name="image_load_2265"/></StgValue>
</operation>

<operation id="4894" st_id="134" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3490" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2467 %image_load_2266 = load i12 %image_addr_2266

]]></Node>
<StgValue><ssdm name="image_load_2266"/></StgValue>
</operation>

<operation id="4895" st_id="134" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3493" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2470 %image_load_2267 = load i12 %image_addr_2267

]]></Node>
<StgValue><ssdm name="image_load_2267"/></StgValue>
</operation>
</state>

<state id="135" st_id="136">

<operation id="4896" st_id="135" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1824" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:801 %add40_4_1822_11 = fadd i32 %add40_4_1822_10, i32 %mul_4_1821_11

]]></Node>
<StgValue><ssdm name="add40_4_1822_11"/></StgValue>
</operation>

<operation id="4897" st_id="135" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2386" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1363 %add_ln59_2141 = add i12 %add_ln59_2136, i12 8

]]></Node>
<StgValue><ssdm name="add_ln59_2141"/></StgValue>
</operation>

<operation id="4898" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2387" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1364 %zext_ln59_2986 = zext i12 %add_ln59_2141

]]></Node>
<StgValue><ssdm name="zext_ln59_2986"/></StgValue>
</operation>

<operation id="4899" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2388" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1365 %image_addr_2268 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2986

]]></Node>
<StgValue><ssdm name="image_addr_2268"/></StgValue>
</operation>

<operation id="4900" st_id="135" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2389" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1366 %add_ln59_2142 = add i12 %add_ln59_2136, i12 9

]]></Node>
<StgValue><ssdm name="add_ln59_2142"/></StgValue>
</operation>

<operation id="4901" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2390" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1367 %zext_ln59_2987 = zext i12 %add_ln59_2142

]]></Node>
<StgValue><ssdm name="zext_ln59_2987"/></StgValue>
</operation>

<operation id="4902" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2391" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1368 %image_addr_2269 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2987

]]></Node>
<StgValue><ssdm name="image_addr_2269"/></StgValue>
</operation>

<operation id="4903" st_id="135" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3473" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2450 %mul_4_2_3 = fmul i32 %conv2_weights_1_load_2260_read, i32 %image_load_2260

]]></Node>
<StgValue><ssdm name="mul_4_2_3"/></StgValue>
</operation>

<operation id="4904" st_id="135" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3476" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2453 %mul_4_2_3_1 = fmul i32 %conv2_weights_1_load_2261_read, i32 %image_load_2261

]]></Node>
<StgValue><ssdm name="mul_4_2_3_1"/></StgValue>
</operation>

<operation id="4905" st_id="135" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3479" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2456 %mul_4_2_3_2 = fmul i32 %conv2_weights_1_load_2262_read, i32 %image_load_2262

]]></Node>
<StgValue><ssdm name="mul_4_2_3_2"/></StgValue>
</operation>

<operation id="4906" st_id="135" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3482" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2459 %mul_4_2_3_3 = fmul i32 %conv2_weights_1_load_2263_read, i32 %image_load_2263

]]></Node>
<StgValue><ssdm name="mul_4_2_3_3"/></StgValue>
</operation>

<operation id="4907" st_id="135" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3485" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2462 %mul_4_2_3_4 = fmul i32 %conv2_weights_1_load_2264_read, i32 %image_load_2264

]]></Node>
<StgValue><ssdm name="mul_4_2_3_4"/></StgValue>
</operation>

<operation id="4908" st_id="135" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3488" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2465 %mul_4_2_3_5 = fmul i32 %conv2_weights_1_load_2265_read, i32 %image_load_2265

]]></Node>
<StgValue><ssdm name="mul_4_2_3_5"/></StgValue>
</operation>

<operation id="4909" st_id="135" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3490" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2467 %image_load_2266 = load i12 %image_addr_2266

]]></Node>
<StgValue><ssdm name="image_load_2266"/></StgValue>
</operation>

<operation id="4910" st_id="135" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3493" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2470 %image_load_2267 = load i12 %image_addr_2267

]]></Node>
<StgValue><ssdm name="image_load_2267"/></StgValue>
</operation>

<operation id="4911" st_id="135" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3496" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2473 %image_load_2268 = load i12 %image_addr_2268

]]></Node>
<StgValue><ssdm name="image_load_2268"/></StgValue>
</operation>

<operation id="4912" st_id="135" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3499" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2476 %image_load_2269 = load i12 %image_addr_2269

]]></Node>
<StgValue><ssdm name="image_load_2269"/></StgValue>
</operation>
</state>

<state id="136" st_id="137">

<operation id="4913" st_id="136" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1824" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:801 %add40_4_1822_11 = fadd i32 %add40_4_1822_10, i32 %mul_4_1821_11

]]></Node>
<StgValue><ssdm name="add40_4_1822_11"/></StgValue>
</operation>

<operation id="4914" st_id="136" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2392" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1369 %add_ln59_2143 = add i12 %add_ln59_2136, i12 10

]]></Node>
<StgValue><ssdm name="add_ln59_2143"/></StgValue>
</operation>

<operation id="4915" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2393" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1370 %zext_ln59_2988 = zext i12 %add_ln59_2143

]]></Node>
<StgValue><ssdm name="zext_ln59_2988"/></StgValue>
</operation>

<operation id="4916" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2394" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1371 %image_addr_2270 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2988

]]></Node>
<StgValue><ssdm name="image_addr_2270"/></StgValue>
</operation>

<operation id="4917" st_id="136" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2395" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1372 %add_ln59_2144 = add i12 %add_ln59_2136, i12 11

]]></Node>
<StgValue><ssdm name="add_ln59_2144"/></StgValue>
</operation>

<operation id="4918" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2396" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1373 %zext_ln59_2989 = zext i12 %add_ln59_2144

]]></Node>
<StgValue><ssdm name="zext_ln59_2989"/></StgValue>
</operation>

<operation id="4919" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2397" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1374 %image_addr_2271 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2989

]]></Node>
<StgValue><ssdm name="image_addr_2271"/></StgValue>
</operation>

<operation id="4920" st_id="136" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3479" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2456 %mul_4_2_3_2 = fmul i32 %conv2_weights_1_load_2262_read, i32 %image_load_2262

]]></Node>
<StgValue><ssdm name="mul_4_2_3_2"/></StgValue>
</operation>

<operation id="4921" st_id="136" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3482" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2459 %mul_4_2_3_3 = fmul i32 %conv2_weights_1_load_2263_read, i32 %image_load_2263

]]></Node>
<StgValue><ssdm name="mul_4_2_3_3"/></StgValue>
</operation>

<operation id="4922" st_id="136" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3485" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2462 %mul_4_2_3_4 = fmul i32 %conv2_weights_1_load_2264_read, i32 %image_load_2264

]]></Node>
<StgValue><ssdm name="mul_4_2_3_4"/></StgValue>
</operation>

<operation id="4923" st_id="136" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3488" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2465 %mul_4_2_3_5 = fmul i32 %conv2_weights_1_load_2265_read, i32 %image_load_2265

]]></Node>
<StgValue><ssdm name="mul_4_2_3_5"/></StgValue>
</operation>

<operation id="4924" st_id="136" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3491" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2468 %mul_4_2_3_6 = fmul i32 %conv2_weights_1_load_2266_read, i32 %image_load_2266

]]></Node>
<StgValue><ssdm name="mul_4_2_3_6"/></StgValue>
</operation>

<operation id="4925" st_id="136" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3494" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2471 %mul_4_2_3_7 = fmul i32 %conv2_weights_1_load_2267_read, i32 %image_load_2267

]]></Node>
<StgValue><ssdm name="mul_4_2_3_7"/></StgValue>
</operation>

<operation id="4926" st_id="136" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3496" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2473 %image_load_2268 = load i12 %image_addr_2268

]]></Node>
<StgValue><ssdm name="image_load_2268"/></StgValue>
</operation>

<operation id="4927" st_id="136" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3499" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2476 %image_load_2269 = load i12 %image_addr_2269

]]></Node>
<StgValue><ssdm name="image_load_2269"/></StgValue>
</operation>

<operation id="4928" st_id="136" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3502" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2479 %image_load_2270 = load i12 %image_addr_2270

]]></Node>
<StgValue><ssdm name="image_load_2270"/></StgValue>
</operation>

<operation id="4929" st_id="136" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3505" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2482 %image_load_2271 = load i12 %image_addr_2271

]]></Node>
<StgValue><ssdm name="image_load_2271"/></StgValue>
</operation>
</state>

<state id="137" st_id="138">

<operation id="4930" st_id="137" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1824" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:801 %add40_4_1822_11 = fadd i32 %add40_4_1822_10, i32 %mul_4_1821_11

]]></Node>
<StgValue><ssdm name="add40_4_1822_11"/></StgValue>
</operation>

<operation id="4931" st_id="137" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2398" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1375 %add_ln59_2145 = add i12 %add_ln59_2136, i12 12

]]></Node>
<StgValue><ssdm name="add_ln59_2145"/></StgValue>
</operation>

<operation id="4932" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2399" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1376 %zext_ln59_2990 = zext i12 %add_ln59_2145

]]></Node>
<StgValue><ssdm name="zext_ln59_2990"/></StgValue>
</operation>

<operation id="4933" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2400" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1377 %image_addr_2272 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2990

]]></Node>
<StgValue><ssdm name="image_addr_2272"/></StgValue>
</operation>

<operation id="4934" st_id="137" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2401" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1378 %add_ln59_2146 = add i12 %add_ln59_2136, i12 13

]]></Node>
<StgValue><ssdm name="add_ln59_2146"/></StgValue>
</operation>

<operation id="4935" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2402" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1379 %zext_ln59_2991 = zext i12 %add_ln59_2146

]]></Node>
<StgValue><ssdm name="zext_ln59_2991"/></StgValue>
</operation>

<operation id="4936" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2403" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1380 %image_addr_2273 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2991

]]></Node>
<StgValue><ssdm name="image_addr_2273"/></StgValue>
</operation>

<operation id="4937" st_id="137" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3485" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2462 %mul_4_2_3_4 = fmul i32 %conv2_weights_1_load_2264_read, i32 %image_load_2264

]]></Node>
<StgValue><ssdm name="mul_4_2_3_4"/></StgValue>
</operation>

<operation id="4938" st_id="137" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3488" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2465 %mul_4_2_3_5 = fmul i32 %conv2_weights_1_load_2265_read, i32 %image_load_2265

]]></Node>
<StgValue><ssdm name="mul_4_2_3_5"/></StgValue>
</operation>

<operation id="4939" st_id="137" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3491" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2468 %mul_4_2_3_6 = fmul i32 %conv2_weights_1_load_2266_read, i32 %image_load_2266

]]></Node>
<StgValue><ssdm name="mul_4_2_3_6"/></StgValue>
</operation>

<operation id="4940" st_id="137" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3494" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2471 %mul_4_2_3_7 = fmul i32 %conv2_weights_1_load_2267_read, i32 %image_load_2267

]]></Node>
<StgValue><ssdm name="mul_4_2_3_7"/></StgValue>
</operation>

<operation id="4941" st_id="137" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3497" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2474 %mul_4_2_3_8 = fmul i32 %conv2_weights_1_load_2268_read, i32 %image_load_2268

]]></Node>
<StgValue><ssdm name="mul_4_2_3_8"/></StgValue>
</operation>

<operation id="4942" st_id="137" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3500" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2477 %mul_4_2_3_9 = fmul i32 %conv2_weights_1_load_2269_read, i32 %image_load_2269

]]></Node>
<StgValue><ssdm name="mul_4_2_3_9"/></StgValue>
</operation>

<operation id="4943" st_id="137" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3502" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2479 %image_load_2270 = load i12 %image_addr_2270

]]></Node>
<StgValue><ssdm name="image_load_2270"/></StgValue>
</operation>

<operation id="4944" st_id="137" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3505" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2482 %image_load_2271 = load i12 %image_addr_2271

]]></Node>
<StgValue><ssdm name="image_load_2271"/></StgValue>
</operation>

<operation id="4945" st_id="137" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3508" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2485 %image_load_2272 = load i12 %image_addr_2272

]]></Node>
<StgValue><ssdm name="image_load_2272"/></StgValue>
</operation>

<operation id="4946" st_id="137" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3511" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2488 %image_load_2273 = load i12 %image_addr_2273

]]></Node>
<StgValue><ssdm name="image_load_2273"/></StgValue>
</operation>
</state>

<state id="138" st_id="139">

<operation id="4947" st_id="138" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1827" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:804 %add40_4_1822_12 = fadd i32 %add40_4_1822_11, i32 %mul_4_1821_12

]]></Node>
<StgValue><ssdm name="add40_4_1822_12"/></StgValue>
</operation>

<operation id="4948" st_id="138" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2404" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1381 %add_ln59_2147 = add i12 %add_ln59_2136, i12 14

]]></Node>
<StgValue><ssdm name="add_ln59_2147"/></StgValue>
</operation>

<operation id="4949" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2405" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1382 %zext_ln59_2992 = zext i12 %add_ln59_2147

]]></Node>
<StgValue><ssdm name="zext_ln59_2992"/></StgValue>
</operation>

<operation id="4950" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2406" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1383 %image_addr_2274 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2992

]]></Node>
<StgValue><ssdm name="image_addr_2274"/></StgValue>
</operation>

<operation id="4951" st_id="138" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2407" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1384 %add_ln59_2148 = add i12 %add_ln59_2136, i12 15

]]></Node>
<StgValue><ssdm name="add_ln59_2148"/></StgValue>
</operation>

<operation id="4952" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2408" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1385 %zext_ln59_2993 = zext i12 %add_ln59_2148

]]></Node>
<StgValue><ssdm name="zext_ln59_2993"/></StgValue>
</operation>

<operation id="4953" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2409" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1386 %image_addr_2275 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2993

]]></Node>
<StgValue><ssdm name="image_addr_2275"/></StgValue>
</operation>

<operation id="4954" st_id="138" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3491" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2468 %mul_4_2_3_6 = fmul i32 %conv2_weights_1_load_2266_read, i32 %image_load_2266

]]></Node>
<StgValue><ssdm name="mul_4_2_3_6"/></StgValue>
</operation>

<operation id="4955" st_id="138" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3494" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2471 %mul_4_2_3_7 = fmul i32 %conv2_weights_1_load_2267_read, i32 %image_load_2267

]]></Node>
<StgValue><ssdm name="mul_4_2_3_7"/></StgValue>
</operation>

<operation id="4956" st_id="138" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3497" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2474 %mul_4_2_3_8 = fmul i32 %conv2_weights_1_load_2268_read, i32 %image_load_2268

]]></Node>
<StgValue><ssdm name="mul_4_2_3_8"/></StgValue>
</operation>

<operation id="4957" st_id="138" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3500" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2477 %mul_4_2_3_9 = fmul i32 %conv2_weights_1_load_2269_read, i32 %image_load_2269

]]></Node>
<StgValue><ssdm name="mul_4_2_3_9"/></StgValue>
</operation>

<operation id="4958" st_id="138" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3503" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2480 %mul_4_2_3_s = fmul i32 %conv2_weights_1_load_2270_read, i32 %image_load_2270

]]></Node>
<StgValue><ssdm name="mul_4_2_3_s"/></StgValue>
</operation>

<operation id="4959" st_id="138" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3506" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2483 %mul_4_2_3_10 = fmul i32 %conv2_weights_1_load_2271_read, i32 %image_load_2271

]]></Node>
<StgValue><ssdm name="mul_4_2_3_10"/></StgValue>
</operation>

<operation id="4960" st_id="138" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3508" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2485 %image_load_2272 = load i12 %image_addr_2272

]]></Node>
<StgValue><ssdm name="image_load_2272"/></StgValue>
</operation>

<operation id="4961" st_id="138" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3511" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2488 %image_load_2273 = load i12 %image_addr_2273

]]></Node>
<StgValue><ssdm name="image_load_2273"/></StgValue>
</operation>

<operation id="4962" st_id="138" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3514" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2491 %image_load_2274 = load i12 %image_addr_2274

]]></Node>
<StgValue><ssdm name="image_load_2274"/></StgValue>
</operation>

<operation id="4963" st_id="138" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3517" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2494 %image_load_2275 = load i12 %image_addr_2275

]]></Node>
<StgValue><ssdm name="image_load_2275"/></StgValue>
</operation>
</state>

<state id="139" st_id="140">

<operation id="4964" st_id="139" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1827" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:804 %add40_4_1822_12 = fadd i32 %add40_4_1822_11, i32 %mul_4_1821_12

]]></Node>
<StgValue><ssdm name="add40_4_1822_12"/></StgValue>
</operation>

<operation id="4965" st_id="139" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2410" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1387 %add_ln59_2149 = add i12 %add_ln59_2136, i12 16

]]></Node>
<StgValue><ssdm name="add_ln59_2149"/></StgValue>
</operation>

<operation id="4966" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2411" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1388 %zext_ln59_2994 = zext i12 %add_ln59_2149

]]></Node>
<StgValue><ssdm name="zext_ln59_2994"/></StgValue>
</operation>

<operation id="4967" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2412" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1389 %image_addr_2276 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2994

]]></Node>
<StgValue><ssdm name="image_addr_2276"/></StgValue>
</operation>

<operation id="4968" st_id="139" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2413" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1390 %add_ln59_2150 = add i12 %add_ln59_2136, i12 17

]]></Node>
<StgValue><ssdm name="add_ln59_2150"/></StgValue>
</operation>

<operation id="4969" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2414" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1391 %zext_ln59_2995 = zext i12 %add_ln59_2150

]]></Node>
<StgValue><ssdm name="zext_ln59_2995"/></StgValue>
</operation>

<operation id="4970" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2415" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1392 %image_addr_2277 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2995

]]></Node>
<StgValue><ssdm name="image_addr_2277"/></StgValue>
</operation>

<operation id="4971" st_id="139" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3497" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2474 %mul_4_2_3_8 = fmul i32 %conv2_weights_1_load_2268_read, i32 %image_load_2268

]]></Node>
<StgValue><ssdm name="mul_4_2_3_8"/></StgValue>
</operation>

<operation id="4972" st_id="139" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3500" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2477 %mul_4_2_3_9 = fmul i32 %conv2_weights_1_load_2269_read, i32 %image_load_2269

]]></Node>
<StgValue><ssdm name="mul_4_2_3_9"/></StgValue>
</operation>

<operation id="4973" st_id="139" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3503" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2480 %mul_4_2_3_s = fmul i32 %conv2_weights_1_load_2270_read, i32 %image_load_2270

]]></Node>
<StgValue><ssdm name="mul_4_2_3_s"/></StgValue>
</operation>

<operation id="4974" st_id="139" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3506" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2483 %mul_4_2_3_10 = fmul i32 %conv2_weights_1_load_2271_read, i32 %image_load_2271

]]></Node>
<StgValue><ssdm name="mul_4_2_3_10"/></StgValue>
</operation>

<operation id="4975" st_id="139" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3509" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2486 %mul_4_2_3_11 = fmul i32 %conv2_weights_1_load_2272_read, i32 %image_load_2272

]]></Node>
<StgValue><ssdm name="mul_4_2_3_11"/></StgValue>
</operation>

<operation id="4976" st_id="139" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3512" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2489 %mul_4_2_3_12 = fmul i32 %conv2_weights_1_load_2273_read, i32 %image_load_2273

]]></Node>
<StgValue><ssdm name="mul_4_2_3_12"/></StgValue>
</operation>

<operation id="4977" st_id="139" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3514" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2491 %image_load_2274 = load i12 %image_addr_2274

]]></Node>
<StgValue><ssdm name="image_load_2274"/></StgValue>
</operation>

<operation id="4978" st_id="139" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3517" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2494 %image_load_2275 = load i12 %image_addr_2275

]]></Node>
<StgValue><ssdm name="image_load_2275"/></StgValue>
</operation>

<operation id="4979" st_id="139" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3520" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2497 %image_load_2276 = load i12 %image_addr_2276

]]></Node>
<StgValue><ssdm name="image_load_2276"/></StgValue>
</operation>

<operation id="4980" st_id="139" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3523" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2500 %image_load_2277 = load i12 %image_addr_2277

]]></Node>
<StgValue><ssdm name="image_load_2277"/></StgValue>
</operation>
</state>

<state id="140" st_id="141">

<operation id="4981" st_id="140" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1827" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:804 %add40_4_1822_12 = fadd i32 %add40_4_1822_11, i32 %mul_4_1821_12

]]></Node>
<StgValue><ssdm name="add40_4_1822_12"/></StgValue>
</operation>

<operation id="4982" st_id="140" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2416" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1393 %add_ln59_2151 = add i12 %add_ln59_2136, i12 18

]]></Node>
<StgValue><ssdm name="add_ln59_2151"/></StgValue>
</operation>

<operation id="4983" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2417" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1394 %zext_ln59_2996 = zext i12 %add_ln59_2151

]]></Node>
<StgValue><ssdm name="zext_ln59_2996"/></StgValue>
</operation>

<operation id="4984" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2418" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1395 %image_addr_2278 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2996

]]></Node>
<StgValue><ssdm name="image_addr_2278"/></StgValue>
</operation>

<operation id="4985" st_id="140" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2419" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1396 %add_ln59_2152 = add i12 %add_ln59_2136, i12 19

]]></Node>
<StgValue><ssdm name="add_ln59_2152"/></StgValue>
</operation>

<operation id="4986" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2420" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1397 %zext_ln59_2997 = zext i12 %add_ln59_2152

]]></Node>
<StgValue><ssdm name="zext_ln59_2997"/></StgValue>
</operation>

<operation id="4987" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2421" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1398 %image_addr_2279 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2997

]]></Node>
<StgValue><ssdm name="image_addr_2279"/></StgValue>
</operation>

<operation id="4988" st_id="140" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3503" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2480 %mul_4_2_3_s = fmul i32 %conv2_weights_1_load_2270_read, i32 %image_load_2270

]]></Node>
<StgValue><ssdm name="mul_4_2_3_s"/></StgValue>
</operation>

<operation id="4989" st_id="140" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3506" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2483 %mul_4_2_3_10 = fmul i32 %conv2_weights_1_load_2271_read, i32 %image_load_2271

]]></Node>
<StgValue><ssdm name="mul_4_2_3_10"/></StgValue>
</operation>

<operation id="4990" st_id="140" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3509" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2486 %mul_4_2_3_11 = fmul i32 %conv2_weights_1_load_2272_read, i32 %image_load_2272

]]></Node>
<StgValue><ssdm name="mul_4_2_3_11"/></StgValue>
</operation>

<operation id="4991" st_id="140" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3512" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2489 %mul_4_2_3_12 = fmul i32 %conv2_weights_1_load_2273_read, i32 %image_load_2273

]]></Node>
<StgValue><ssdm name="mul_4_2_3_12"/></StgValue>
</operation>

<operation id="4992" st_id="140" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3515" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2492 %mul_4_2_3_13 = fmul i32 %conv2_weights_1_load_2274_read, i32 %image_load_2274

]]></Node>
<StgValue><ssdm name="mul_4_2_3_13"/></StgValue>
</operation>

<operation id="4993" st_id="140" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3518" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2495 %mul_4_2_3_14 = fmul i32 %conv2_weights_1_load_2275_read, i32 %image_load_2275

]]></Node>
<StgValue><ssdm name="mul_4_2_3_14"/></StgValue>
</operation>

<operation id="4994" st_id="140" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3520" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2497 %image_load_2276 = load i12 %image_addr_2276

]]></Node>
<StgValue><ssdm name="image_load_2276"/></StgValue>
</operation>

<operation id="4995" st_id="140" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3523" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2500 %image_load_2277 = load i12 %image_addr_2277

]]></Node>
<StgValue><ssdm name="image_load_2277"/></StgValue>
</operation>

<operation id="4996" st_id="140" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3526" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2503 %image_load_2278 = load i12 %image_addr_2278

]]></Node>
<StgValue><ssdm name="image_load_2278"/></StgValue>
</operation>

<operation id="4997" st_id="140" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3529" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2506 %image_load_2279 = load i12 %image_addr_2279

]]></Node>
<StgValue><ssdm name="image_load_2279"/></StgValue>
</operation>
</state>

<state id="141" st_id="142">

<operation id="4998" st_id="141" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1827" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:804 %add40_4_1822_12 = fadd i32 %add40_4_1822_11, i32 %mul_4_1821_12

]]></Node>
<StgValue><ssdm name="add40_4_1822_12"/></StgValue>
</operation>

<operation id="4999" st_id="141" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2740" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc68.4:1717 %add_ln59_2225 = add i10 %sext_ln51_11, i10 %zext_ln59_3038

]]></Node>
<StgValue><ssdm name="add_ln59_2225"/></StgValue>
</operation>

<operation id="5000" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2741" bw="8" op_0_bw="10">
<![CDATA[
for.inc68.4:1718 %trunc_ln59_142 = trunc i10 %add_ln59_2225

]]></Node>
<StgValue><ssdm name="trunc_ln59_142"/></StgValue>
</operation>

<operation id="5001" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2742" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
for.inc68.4:1719 %p_shl252 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln59_142, i4 0

]]></Node>
<StgValue><ssdm name="p_shl252"/></StgValue>
</operation>

<operation id="5002" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2743" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
for.inc68.4:1720 %p_shl253 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %add_ln59_2225, i2 0

]]></Node>
<StgValue><ssdm name="p_shl253"/></StgValue>
</operation>

<operation id="5003" st_id="141" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2744" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1721 %add_ln59_2226 = add i12 %p_shl252, i12 %p_shl253

]]></Node>
<StgValue><ssdm name="add_ln59_2226"/></StgValue>
</operation>

<operation id="5004" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2745" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1722 %zext_ln59_3079 = zext i12 %add_ln59_2226

]]></Node>
<StgValue><ssdm name="zext_ln59_3079"/></StgValue>
</operation>

<operation id="5005" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2746" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1723 %image_addr_2280 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_3079

]]></Node>
<StgValue><ssdm name="image_addr_2280"/></StgValue>
</operation>

<operation id="5006" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2747" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1724 %or_ln59_366 = or i12 %add_ln59_2226, i12 1

]]></Node>
<StgValue><ssdm name="or_ln59_366"/></StgValue>
</operation>

<operation id="5007" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2748" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1725 %zext_ln59_3080 = zext i12 %or_ln59_366

]]></Node>
<StgValue><ssdm name="zext_ln59_3080"/></StgValue>
</operation>

<operation id="5008" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2749" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1726 %image_addr_2281 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_3080

]]></Node>
<StgValue><ssdm name="image_addr_2281"/></StgValue>
</operation>

<operation id="5009" st_id="141" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3509" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2486 %mul_4_2_3_11 = fmul i32 %conv2_weights_1_load_2272_read, i32 %image_load_2272

]]></Node>
<StgValue><ssdm name="mul_4_2_3_11"/></StgValue>
</operation>

<operation id="5010" st_id="141" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3512" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2489 %mul_4_2_3_12 = fmul i32 %conv2_weights_1_load_2273_read, i32 %image_load_2273

]]></Node>
<StgValue><ssdm name="mul_4_2_3_12"/></StgValue>
</operation>

<operation id="5011" st_id="141" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3515" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2492 %mul_4_2_3_13 = fmul i32 %conv2_weights_1_load_2274_read, i32 %image_load_2274

]]></Node>
<StgValue><ssdm name="mul_4_2_3_13"/></StgValue>
</operation>

<operation id="5012" st_id="141" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3518" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2495 %mul_4_2_3_14 = fmul i32 %conv2_weights_1_load_2275_read, i32 %image_load_2275

]]></Node>
<StgValue><ssdm name="mul_4_2_3_14"/></StgValue>
</operation>

<operation id="5013" st_id="141" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3521" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2498 %mul_4_2_3_15 = fmul i32 %conv2_weights_1_load_2276_read, i32 %image_load_2276

]]></Node>
<StgValue><ssdm name="mul_4_2_3_15"/></StgValue>
</operation>

<operation id="5014" st_id="141" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3524" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2501 %mul_4_2_3_16 = fmul i32 %conv2_weights_1_load_2277_read, i32 %image_load_2277

]]></Node>
<StgValue><ssdm name="mul_4_2_3_16"/></StgValue>
</operation>

<operation id="5015" st_id="141" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3526" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2503 %image_load_2278 = load i12 %image_addr_2278

]]></Node>
<StgValue><ssdm name="image_load_2278"/></StgValue>
</operation>

<operation id="5016" st_id="141" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3529" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2506 %image_load_2279 = load i12 %image_addr_2279

]]></Node>
<StgValue><ssdm name="image_load_2279"/></StgValue>
</operation>

<operation id="5017" st_id="141" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3532" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2509 %image_load_2280 = load i12 %image_addr_2280

]]></Node>
<StgValue><ssdm name="image_load_2280"/></StgValue>
</operation>

<operation id="5018" st_id="141" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3535" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2512 %image_load_2281 = load i12 %image_addr_2281

]]></Node>
<StgValue><ssdm name="image_load_2281"/></StgValue>
</operation>
</state>

<state id="142" st_id="143">

<operation id="5019" st_id="142" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1830" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:807 %add40_4_1822_13 = fadd i32 %add40_4_1822_12, i32 %mul_4_1821_13

]]></Node>
<StgValue><ssdm name="add40_4_1822_13"/></StgValue>
</operation>

<operation id="5020" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2750" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1727 %or_ln59_367 = or i12 %add_ln59_2226, i12 2

]]></Node>
<StgValue><ssdm name="or_ln59_367"/></StgValue>
</operation>

<operation id="5021" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2751" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1728 %zext_ln59_3081 = zext i12 %or_ln59_367

]]></Node>
<StgValue><ssdm name="zext_ln59_3081"/></StgValue>
</operation>

<operation id="5022" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2752" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1729 %image_addr_2282 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_3081

]]></Node>
<StgValue><ssdm name="image_addr_2282"/></StgValue>
</operation>

<operation id="5023" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2753" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1730 %or_ln59_368 = or i12 %add_ln59_2226, i12 3

]]></Node>
<StgValue><ssdm name="or_ln59_368"/></StgValue>
</operation>

<operation id="5024" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2754" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1731 %zext_ln59_3082 = zext i12 %or_ln59_368

]]></Node>
<StgValue><ssdm name="zext_ln59_3082"/></StgValue>
</operation>

<operation id="5025" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2755" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1732 %image_addr_2283 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_3082

]]></Node>
<StgValue><ssdm name="image_addr_2283"/></StgValue>
</operation>

<operation id="5026" st_id="142" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3515" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2492 %mul_4_2_3_13 = fmul i32 %conv2_weights_1_load_2274_read, i32 %image_load_2274

]]></Node>
<StgValue><ssdm name="mul_4_2_3_13"/></StgValue>
</operation>

<operation id="5027" st_id="142" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3518" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2495 %mul_4_2_3_14 = fmul i32 %conv2_weights_1_load_2275_read, i32 %image_load_2275

]]></Node>
<StgValue><ssdm name="mul_4_2_3_14"/></StgValue>
</operation>

<operation id="5028" st_id="142" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3521" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2498 %mul_4_2_3_15 = fmul i32 %conv2_weights_1_load_2276_read, i32 %image_load_2276

]]></Node>
<StgValue><ssdm name="mul_4_2_3_15"/></StgValue>
</operation>

<operation id="5029" st_id="142" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3524" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2501 %mul_4_2_3_16 = fmul i32 %conv2_weights_1_load_2277_read, i32 %image_load_2277

]]></Node>
<StgValue><ssdm name="mul_4_2_3_16"/></StgValue>
</operation>

<operation id="5030" st_id="142" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3527" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2504 %mul_4_2_3_17 = fmul i32 %conv2_weights_1_load_2278_read, i32 %image_load_2278

]]></Node>
<StgValue><ssdm name="mul_4_2_3_17"/></StgValue>
</operation>

<operation id="5031" st_id="142" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3530" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2507 %mul_4_2_3_18 = fmul i32 %conv2_weights_1_load_2279_read, i32 %image_load_2279

]]></Node>
<StgValue><ssdm name="mul_4_2_3_18"/></StgValue>
</operation>

<operation id="5032" st_id="142" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3532" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2509 %image_load_2280 = load i12 %image_addr_2280

]]></Node>
<StgValue><ssdm name="image_load_2280"/></StgValue>
</operation>

<operation id="5033" st_id="142" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3535" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2512 %image_load_2281 = load i12 %image_addr_2281

]]></Node>
<StgValue><ssdm name="image_load_2281"/></StgValue>
</operation>

<operation id="5034" st_id="142" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3538" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2515 %image_load_2282 = load i12 %image_addr_2282

]]></Node>
<StgValue><ssdm name="image_load_2282"/></StgValue>
</operation>

<operation id="5035" st_id="142" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3541" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2518 %image_load_2283 = load i12 %image_addr_2283

]]></Node>
<StgValue><ssdm name="image_load_2283"/></StgValue>
</operation>
</state>

<state id="143" st_id="144">

<operation id="5036" st_id="143" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1830" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:807 %add40_4_1822_13 = fadd i32 %add40_4_1822_12, i32 %mul_4_1821_13

]]></Node>
<StgValue><ssdm name="add40_4_1822_13"/></StgValue>
</operation>

<operation id="5037" st_id="143" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2756" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1733 %add_ln59_2227 = add i12 %add_ln59_2226, i12 4

]]></Node>
<StgValue><ssdm name="add_ln59_2227"/></StgValue>
</operation>

<operation id="5038" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2757" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1734 %zext_ln59_3083 = zext i12 %add_ln59_2227

]]></Node>
<StgValue><ssdm name="zext_ln59_3083"/></StgValue>
</operation>

<operation id="5039" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2758" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1735 %image_addr_2284 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_3083

]]></Node>
<StgValue><ssdm name="image_addr_2284"/></StgValue>
</operation>

<operation id="5040" st_id="143" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2759" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1736 %add_ln59_2228 = add i12 %add_ln59_2226, i12 5

]]></Node>
<StgValue><ssdm name="add_ln59_2228"/></StgValue>
</operation>

<operation id="5041" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2760" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1737 %zext_ln59_3084 = zext i12 %add_ln59_2228

]]></Node>
<StgValue><ssdm name="zext_ln59_3084"/></StgValue>
</operation>

<operation id="5042" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2761" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1738 %image_addr_2285 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_3084

]]></Node>
<StgValue><ssdm name="image_addr_2285"/></StgValue>
</operation>

<operation id="5043" st_id="143" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3521" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2498 %mul_4_2_3_15 = fmul i32 %conv2_weights_1_load_2276_read, i32 %image_load_2276

]]></Node>
<StgValue><ssdm name="mul_4_2_3_15"/></StgValue>
</operation>

<operation id="5044" st_id="143" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3524" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2501 %mul_4_2_3_16 = fmul i32 %conv2_weights_1_load_2277_read, i32 %image_load_2277

]]></Node>
<StgValue><ssdm name="mul_4_2_3_16"/></StgValue>
</operation>

<operation id="5045" st_id="143" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3527" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2504 %mul_4_2_3_17 = fmul i32 %conv2_weights_1_load_2278_read, i32 %image_load_2278

]]></Node>
<StgValue><ssdm name="mul_4_2_3_17"/></StgValue>
</operation>

<operation id="5046" st_id="143" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3530" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2507 %mul_4_2_3_18 = fmul i32 %conv2_weights_1_load_2279_read, i32 %image_load_2279

]]></Node>
<StgValue><ssdm name="mul_4_2_3_18"/></StgValue>
</operation>

<operation id="5047" st_id="143" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3533" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2510 %mul_4_2_4 = fmul i32 %conv2_weights_1_load_2280_read, i32 %image_load_2280

]]></Node>
<StgValue><ssdm name="mul_4_2_4"/></StgValue>
</operation>

<operation id="5048" st_id="143" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3536" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2513 %mul_4_2_4_1 = fmul i32 %conv2_weights_1_load_2281_read, i32 %image_load_2281

]]></Node>
<StgValue><ssdm name="mul_4_2_4_1"/></StgValue>
</operation>

<operation id="5049" st_id="143" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3538" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2515 %image_load_2282 = load i12 %image_addr_2282

]]></Node>
<StgValue><ssdm name="image_load_2282"/></StgValue>
</operation>

<operation id="5050" st_id="143" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3541" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2518 %image_load_2283 = load i12 %image_addr_2283

]]></Node>
<StgValue><ssdm name="image_load_2283"/></StgValue>
</operation>

<operation id="5051" st_id="143" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3544" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2521 %image_load_2284 = load i12 %image_addr_2284

]]></Node>
<StgValue><ssdm name="image_load_2284"/></StgValue>
</operation>

<operation id="5052" st_id="143" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3547" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2524 %image_load_2285 = load i12 %image_addr_2285

]]></Node>
<StgValue><ssdm name="image_load_2285"/></StgValue>
</operation>
</state>

<state id="144" st_id="145">

<operation id="5053" st_id="144" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1830" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:807 %add40_4_1822_13 = fadd i32 %add40_4_1822_12, i32 %mul_4_1821_13

]]></Node>
<StgValue><ssdm name="add40_4_1822_13"/></StgValue>
</operation>

<operation id="5054" st_id="144" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2762" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1739 %add_ln59_2229 = add i12 %add_ln59_2226, i12 6

]]></Node>
<StgValue><ssdm name="add_ln59_2229"/></StgValue>
</operation>

<operation id="5055" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2763" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1740 %zext_ln59_3085 = zext i12 %add_ln59_2229

]]></Node>
<StgValue><ssdm name="zext_ln59_3085"/></StgValue>
</operation>

<operation id="5056" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2764" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1741 %image_addr_2286 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_3085

]]></Node>
<StgValue><ssdm name="image_addr_2286"/></StgValue>
</operation>

<operation id="5057" st_id="144" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2765" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1742 %add_ln59_2230 = add i12 %add_ln59_2226, i12 7

]]></Node>
<StgValue><ssdm name="add_ln59_2230"/></StgValue>
</operation>

<operation id="5058" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2766" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1743 %zext_ln59_3086 = zext i12 %add_ln59_2230

]]></Node>
<StgValue><ssdm name="zext_ln59_3086"/></StgValue>
</operation>

<operation id="5059" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2767" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1744 %image_addr_2287 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_3086

]]></Node>
<StgValue><ssdm name="image_addr_2287"/></StgValue>
</operation>

<operation id="5060" st_id="144" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3527" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2504 %mul_4_2_3_17 = fmul i32 %conv2_weights_1_load_2278_read, i32 %image_load_2278

]]></Node>
<StgValue><ssdm name="mul_4_2_3_17"/></StgValue>
</operation>

<operation id="5061" st_id="144" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3530" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2507 %mul_4_2_3_18 = fmul i32 %conv2_weights_1_load_2279_read, i32 %image_load_2279

]]></Node>
<StgValue><ssdm name="mul_4_2_3_18"/></StgValue>
</operation>

<operation id="5062" st_id="144" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3533" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2510 %mul_4_2_4 = fmul i32 %conv2_weights_1_load_2280_read, i32 %image_load_2280

]]></Node>
<StgValue><ssdm name="mul_4_2_4"/></StgValue>
</operation>

<operation id="5063" st_id="144" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3536" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2513 %mul_4_2_4_1 = fmul i32 %conv2_weights_1_load_2281_read, i32 %image_load_2281

]]></Node>
<StgValue><ssdm name="mul_4_2_4_1"/></StgValue>
</operation>

<operation id="5064" st_id="144" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3539" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2516 %mul_4_2_4_2 = fmul i32 %conv2_weights_1_load_2282_read, i32 %image_load_2282

]]></Node>
<StgValue><ssdm name="mul_4_2_4_2"/></StgValue>
</operation>

<operation id="5065" st_id="144" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3542" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2519 %mul_4_2_4_3 = fmul i32 %conv2_weights_1_load_2283_read, i32 %image_load_2283

]]></Node>
<StgValue><ssdm name="mul_4_2_4_3"/></StgValue>
</operation>

<operation id="5066" st_id="144" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3544" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2521 %image_load_2284 = load i12 %image_addr_2284

]]></Node>
<StgValue><ssdm name="image_load_2284"/></StgValue>
</operation>

<operation id="5067" st_id="144" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3547" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2524 %image_load_2285 = load i12 %image_addr_2285

]]></Node>
<StgValue><ssdm name="image_load_2285"/></StgValue>
</operation>

<operation id="5068" st_id="144" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3550" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2527 %image_load_2286 = load i12 %image_addr_2286

]]></Node>
<StgValue><ssdm name="image_load_2286"/></StgValue>
</operation>

<operation id="5069" st_id="144" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3553" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2530 %image_load_2287 = load i12 %image_addr_2287

]]></Node>
<StgValue><ssdm name="image_load_2287"/></StgValue>
</operation>
</state>

<state id="145" st_id="146">

<operation id="5070" st_id="145" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1830" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:807 %add40_4_1822_13 = fadd i32 %add40_4_1822_12, i32 %mul_4_1821_13

]]></Node>
<StgValue><ssdm name="add40_4_1822_13"/></StgValue>
</operation>

<operation id="5071" st_id="145" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2768" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1745 %add_ln59_2231 = add i12 %add_ln59_2226, i12 8

]]></Node>
<StgValue><ssdm name="add_ln59_2231"/></StgValue>
</operation>

<operation id="5072" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2769" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1746 %zext_ln59_3087 = zext i12 %add_ln59_2231

]]></Node>
<StgValue><ssdm name="zext_ln59_3087"/></StgValue>
</operation>

<operation id="5073" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2770" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1747 %image_addr_2288 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_3087

]]></Node>
<StgValue><ssdm name="image_addr_2288"/></StgValue>
</operation>

<operation id="5074" st_id="145" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2771" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1748 %add_ln59_2232 = add i12 %add_ln59_2226, i12 9

]]></Node>
<StgValue><ssdm name="add_ln59_2232"/></StgValue>
</operation>

<operation id="5075" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2772" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1749 %zext_ln59_3088 = zext i12 %add_ln59_2232

]]></Node>
<StgValue><ssdm name="zext_ln59_3088"/></StgValue>
</operation>

<operation id="5076" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2773" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1750 %image_addr_2289 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_3088

]]></Node>
<StgValue><ssdm name="image_addr_2289"/></StgValue>
</operation>

<operation id="5077" st_id="145" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3533" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2510 %mul_4_2_4 = fmul i32 %conv2_weights_1_load_2280_read, i32 %image_load_2280

]]></Node>
<StgValue><ssdm name="mul_4_2_4"/></StgValue>
</operation>

<operation id="5078" st_id="145" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3536" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2513 %mul_4_2_4_1 = fmul i32 %conv2_weights_1_load_2281_read, i32 %image_load_2281

]]></Node>
<StgValue><ssdm name="mul_4_2_4_1"/></StgValue>
</operation>

<operation id="5079" st_id="145" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3539" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2516 %mul_4_2_4_2 = fmul i32 %conv2_weights_1_load_2282_read, i32 %image_load_2282

]]></Node>
<StgValue><ssdm name="mul_4_2_4_2"/></StgValue>
</operation>

<operation id="5080" st_id="145" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3542" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2519 %mul_4_2_4_3 = fmul i32 %conv2_weights_1_load_2283_read, i32 %image_load_2283

]]></Node>
<StgValue><ssdm name="mul_4_2_4_3"/></StgValue>
</operation>

<operation id="5081" st_id="145" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3545" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2522 %mul_4_2_4_4 = fmul i32 %conv2_weights_1_load_2284_read, i32 %image_load_2284

]]></Node>
<StgValue><ssdm name="mul_4_2_4_4"/></StgValue>
</operation>

<operation id="5082" st_id="145" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3548" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2525 %mul_4_2_4_5 = fmul i32 %conv2_weights_1_load_2285_read, i32 %image_load_2285

]]></Node>
<StgValue><ssdm name="mul_4_2_4_5"/></StgValue>
</operation>

<operation id="5083" st_id="145" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3550" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2527 %image_load_2286 = load i12 %image_addr_2286

]]></Node>
<StgValue><ssdm name="image_load_2286"/></StgValue>
</operation>

<operation id="5084" st_id="145" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3553" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2530 %image_load_2287 = load i12 %image_addr_2287

]]></Node>
<StgValue><ssdm name="image_load_2287"/></StgValue>
</operation>

<operation id="5085" st_id="145" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3556" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2533 %image_load_2288 = load i12 %image_addr_2288

]]></Node>
<StgValue><ssdm name="image_load_2288"/></StgValue>
</operation>

<operation id="5086" st_id="145" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3559" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2536 %image_load_2289 = load i12 %image_addr_2289

]]></Node>
<StgValue><ssdm name="image_load_2289"/></StgValue>
</operation>
</state>

<state id="146" st_id="147">

<operation id="5087" st_id="146" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1833" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:810 %add40_4_1822_14 = fadd i32 %add40_4_1822_13, i32 %mul_4_1821_14

]]></Node>
<StgValue><ssdm name="add40_4_1822_14"/></StgValue>
</operation>

<operation id="5088" st_id="146" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2774" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1751 %add_ln59_2233 = add i12 %add_ln59_2226, i12 10

]]></Node>
<StgValue><ssdm name="add_ln59_2233"/></StgValue>
</operation>

<operation id="5089" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2775" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1752 %zext_ln59_3089 = zext i12 %add_ln59_2233

]]></Node>
<StgValue><ssdm name="zext_ln59_3089"/></StgValue>
</operation>

<operation id="5090" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2776" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1753 %image_addr_2290 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_3089

]]></Node>
<StgValue><ssdm name="image_addr_2290"/></StgValue>
</operation>

<operation id="5091" st_id="146" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2777" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1754 %add_ln59_2234 = add i12 %add_ln59_2226, i12 11

]]></Node>
<StgValue><ssdm name="add_ln59_2234"/></StgValue>
</operation>

<operation id="5092" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2778" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1755 %zext_ln59_3090 = zext i12 %add_ln59_2234

]]></Node>
<StgValue><ssdm name="zext_ln59_3090"/></StgValue>
</operation>

<operation id="5093" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2779" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1756 %image_addr_2291 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_3090

]]></Node>
<StgValue><ssdm name="image_addr_2291"/></StgValue>
</operation>

<operation id="5094" st_id="146" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3539" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2516 %mul_4_2_4_2 = fmul i32 %conv2_weights_1_load_2282_read, i32 %image_load_2282

]]></Node>
<StgValue><ssdm name="mul_4_2_4_2"/></StgValue>
</operation>

<operation id="5095" st_id="146" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3542" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2519 %mul_4_2_4_3 = fmul i32 %conv2_weights_1_load_2283_read, i32 %image_load_2283

]]></Node>
<StgValue><ssdm name="mul_4_2_4_3"/></StgValue>
</operation>

<operation id="5096" st_id="146" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3545" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2522 %mul_4_2_4_4 = fmul i32 %conv2_weights_1_load_2284_read, i32 %image_load_2284

]]></Node>
<StgValue><ssdm name="mul_4_2_4_4"/></StgValue>
</operation>

<operation id="5097" st_id="146" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3548" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2525 %mul_4_2_4_5 = fmul i32 %conv2_weights_1_load_2285_read, i32 %image_load_2285

]]></Node>
<StgValue><ssdm name="mul_4_2_4_5"/></StgValue>
</operation>

<operation id="5098" st_id="146" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3551" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2528 %mul_4_2_4_6 = fmul i32 %conv2_weights_1_load_2286_read, i32 %image_load_2286

]]></Node>
<StgValue><ssdm name="mul_4_2_4_6"/></StgValue>
</operation>

<operation id="5099" st_id="146" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3554" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2531 %mul_4_2_4_7 = fmul i32 %conv2_weights_1_load_2287_read, i32 %image_load_2287

]]></Node>
<StgValue><ssdm name="mul_4_2_4_7"/></StgValue>
</operation>

<operation id="5100" st_id="146" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3556" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2533 %image_load_2288 = load i12 %image_addr_2288

]]></Node>
<StgValue><ssdm name="image_load_2288"/></StgValue>
</operation>

<operation id="5101" st_id="146" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3559" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2536 %image_load_2289 = load i12 %image_addr_2289

]]></Node>
<StgValue><ssdm name="image_load_2289"/></StgValue>
</operation>

<operation id="5102" st_id="146" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3562" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2539 %image_load_2290 = load i12 %image_addr_2290

]]></Node>
<StgValue><ssdm name="image_load_2290"/></StgValue>
</operation>

<operation id="5103" st_id="146" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3565" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2542 %image_load_2291 = load i12 %image_addr_2291

]]></Node>
<StgValue><ssdm name="image_load_2291"/></StgValue>
</operation>
</state>

<state id="147" st_id="148">

<operation id="5104" st_id="147" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1833" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:810 %add40_4_1822_14 = fadd i32 %add40_4_1822_13, i32 %mul_4_1821_14

]]></Node>
<StgValue><ssdm name="add40_4_1822_14"/></StgValue>
</operation>

<operation id="5105" st_id="147" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2780" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1757 %add_ln59_2235 = add i12 %add_ln59_2226, i12 12

]]></Node>
<StgValue><ssdm name="add_ln59_2235"/></StgValue>
</operation>

<operation id="5106" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2781" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1758 %zext_ln59_3091 = zext i12 %add_ln59_2235

]]></Node>
<StgValue><ssdm name="zext_ln59_3091"/></StgValue>
</operation>

<operation id="5107" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2782" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1759 %image_addr_2292 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_3091

]]></Node>
<StgValue><ssdm name="image_addr_2292"/></StgValue>
</operation>

<operation id="5108" st_id="147" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2783" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1760 %add_ln59_2236 = add i12 %add_ln59_2226, i12 13

]]></Node>
<StgValue><ssdm name="add_ln59_2236"/></StgValue>
</operation>

<operation id="5109" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2784" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1761 %zext_ln59_3092 = zext i12 %add_ln59_2236

]]></Node>
<StgValue><ssdm name="zext_ln59_3092"/></StgValue>
</operation>

<operation id="5110" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2785" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1762 %image_addr_2293 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_3092

]]></Node>
<StgValue><ssdm name="image_addr_2293"/></StgValue>
</operation>

<operation id="5111" st_id="147" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3545" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2522 %mul_4_2_4_4 = fmul i32 %conv2_weights_1_load_2284_read, i32 %image_load_2284

]]></Node>
<StgValue><ssdm name="mul_4_2_4_4"/></StgValue>
</operation>

<operation id="5112" st_id="147" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3548" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2525 %mul_4_2_4_5 = fmul i32 %conv2_weights_1_load_2285_read, i32 %image_load_2285

]]></Node>
<StgValue><ssdm name="mul_4_2_4_5"/></StgValue>
</operation>

<operation id="5113" st_id="147" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3551" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2528 %mul_4_2_4_6 = fmul i32 %conv2_weights_1_load_2286_read, i32 %image_load_2286

]]></Node>
<StgValue><ssdm name="mul_4_2_4_6"/></StgValue>
</operation>

<operation id="5114" st_id="147" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3554" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2531 %mul_4_2_4_7 = fmul i32 %conv2_weights_1_load_2287_read, i32 %image_load_2287

]]></Node>
<StgValue><ssdm name="mul_4_2_4_7"/></StgValue>
</operation>

<operation id="5115" st_id="147" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3557" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2534 %mul_4_2_4_8 = fmul i32 %conv2_weights_1_load_2288_read, i32 %image_load_2288

]]></Node>
<StgValue><ssdm name="mul_4_2_4_8"/></StgValue>
</operation>

<operation id="5116" st_id="147" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3560" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2537 %mul_4_2_4_9 = fmul i32 %conv2_weights_1_load_2289_read, i32 %image_load_2289

]]></Node>
<StgValue><ssdm name="mul_4_2_4_9"/></StgValue>
</operation>

<operation id="5117" st_id="147" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3562" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2539 %image_load_2290 = load i12 %image_addr_2290

]]></Node>
<StgValue><ssdm name="image_load_2290"/></StgValue>
</operation>

<operation id="5118" st_id="147" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3565" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2542 %image_load_2291 = load i12 %image_addr_2291

]]></Node>
<StgValue><ssdm name="image_load_2291"/></StgValue>
</operation>

<operation id="5119" st_id="147" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3568" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2545 %image_load_2292 = load i12 %image_addr_2292

]]></Node>
<StgValue><ssdm name="image_load_2292"/></StgValue>
</operation>

<operation id="5120" st_id="147" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3571" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2548 %image_load_2293 = load i12 %image_addr_2293

]]></Node>
<StgValue><ssdm name="image_load_2293"/></StgValue>
</operation>
</state>

<state id="148" st_id="149">

<operation id="5121" st_id="148" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1833" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:810 %add40_4_1822_14 = fadd i32 %add40_4_1822_13, i32 %mul_4_1821_14

]]></Node>
<StgValue><ssdm name="add40_4_1822_14"/></StgValue>
</operation>

<operation id="5122" st_id="148" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2786" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1763 %add_ln59_2237 = add i12 %add_ln59_2226, i12 14

]]></Node>
<StgValue><ssdm name="add_ln59_2237"/></StgValue>
</operation>

<operation id="5123" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2787" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1764 %zext_ln59_3093 = zext i12 %add_ln59_2237

]]></Node>
<StgValue><ssdm name="zext_ln59_3093"/></StgValue>
</operation>

<operation id="5124" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2788" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1765 %image_addr_2294 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_3093

]]></Node>
<StgValue><ssdm name="image_addr_2294"/></StgValue>
</operation>

<operation id="5125" st_id="148" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2789" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1766 %add_ln59_2238 = add i12 %add_ln59_2226, i12 15

]]></Node>
<StgValue><ssdm name="add_ln59_2238"/></StgValue>
</operation>

<operation id="5126" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2790" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1767 %zext_ln59_3094 = zext i12 %add_ln59_2238

]]></Node>
<StgValue><ssdm name="zext_ln59_3094"/></StgValue>
</operation>

<operation id="5127" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2791" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1768 %image_addr_2295 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_3094

]]></Node>
<StgValue><ssdm name="image_addr_2295"/></StgValue>
</operation>

<operation id="5128" st_id="148" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3551" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2528 %mul_4_2_4_6 = fmul i32 %conv2_weights_1_load_2286_read, i32 %image_load_2286

]]></Node>
<StgValue><ssdm name="mul_4_2_4_6"/></StgValue>
</operation>

<operation id="5129" st_id="148" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3554" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2531 %mul_4_2_4_7 = fmul i32 %conv2_weights_1_load_2287_read, i32 %image_load_2287

]]></Node>
<StgValue><ssdm name="mul_4_2_4_7"/></StgValue>
</operation>

<operation id="5130" st_id="148" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3557" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2534 %mul_4_2_4_8 = fmul i32 %conv2_weights_1_load_2288_read, i32 %image_load_2288

]]></Node>
<StgValue><ssdm name="mul_4_2_4_8"/></StgValue>
</operation>

<operation id="5131" st_id="148" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3560" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2537 %mul_4_2_4_9 = fmul i32 %conv2_weights_1_load_2289_read, i32 %image_load_2289

]]></Node>
<StgValue><ssdm name="mul_4_2_4_9"/></StgValue>
</operation>

<operation id="5132" st_id="148" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3563" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2540 %mul_4_2_4_s = fmul i32 %conv2_weights_1_load_2290_read, i32 %image_load_2290

]]></Node>
<StgValue><ssdm name="mul_4_2_4_s"/></StgValue>
</operation>

<operation id="5133" st_id="148" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3566" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2543 %mul_4_2_4_10 = fmul i32 %conv2_weights_1_load_2291_read, i32 %image_load_2291

]]></Node>
<StgValue><ssdm name="mul_4_2_4_10"/></StgValue>
</operation>

<operation id="5134" st_id="148" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3568" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2545 %image_load_2292 = load i12 %image_addr_2292

]]></Node>
<StgValue><ssdm name="image_load_2292"/></StgValue>
</operation>

<operation id="5135" st_id="148" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3571" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2548 %image_load_2293 = load i12 %image_addr_2293

]]></Node>
<StgValue><ssdm name="image_load_2293"/></StgValue>
</operation>

<operation id="5136" st_id="148" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3574" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2551 %image_load_2294 = load i12 %image_addr_2294

]]></Node>
<StgValue><ssdm name="image_load_2294"/></StgValue>
</operation>

<operation id="5137" st_id="148" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3577" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2554 %image_load_2295 = load i12 %image_addr_2295

]]></Node>
<StgValue><ssdm name="image_load_2295"/></StgValue>
</operation>
</state>

<state id="149" st_id="150">

<operation id="5138" st_id="149" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1833" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:810 %add40_4_1822_14 = fadd i32 %add40_4_1822_13, i32 %mul_4_1821_14

]]></Node>
<StgValue><ssdm name="add40_4_1822_14"/></StgValue>
</operation>

<operation id="5139" st_id="149" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2792" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1769 %add_ln59_2239 = add i12 %add_ln59_2226, i12 16

]]></Node>
<StgValue><ssdm name="add_ln59_2239"/></StgValue>
</operation>

<operation id="5140" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2793" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1770 %zext_ln59_3095 = zext i12 %add_ln59_2239

]]></Node>
<StgValue><ssdm name="zext_ln59_3095"/></StgValue>
</operation>

<operation id="5141" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2794" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1771 %image_addr_2296 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_3095

]]></Node>
<StgValue><ssdm name="image_addr_2296"/></StgValue>
</operation>

<operation id="5142" st_id="149" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2795" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1772 %add_ln59_2240 = add i12 %add_ln59_2226, i12 17

]]></Node>
<StgValue><ssdm name="add_ln59_2240"/></StgValue>
</operation>

<operation id="5143" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2796" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1773 %zext_ln59_3096 = zext i12 %add_ln59_2240

]]></Node>
<StgValue><ssdm name="zext_ln59_3096"/></StgValue>
</operation>

<operation id="5144" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2797" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1774 %image_addr_2297 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_3096

]]></Node>
<StgValue><ssdm name="image_addr_2297"/></StgValue>
</operation>

<operation id="5145" st_id="149" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3557" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2534 %mul_4_2_4_8 = fmul i32 %conv2_weights_1_load_2288_read, i32 %image_load_2288

]]></Node>
<StgValue><ssdm name="mul_4_2_4_8"/></StgValue>
</operation>

<operation id="5146" st_id="149" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3560" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2537 %mul_4_2_4_9 = fmul i32 %conv2_weights_1_load_2289_read, i32 %image_load_2289

]]></Node>
<StgValue><ssdm name="mul_4_2_4_9"/></StgValue>
</operation>

<operation id="5147" st_id="149" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3563" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2540 %mul_4_2_4_s = fmul i32 %conv2_weights_1_load_2290_read, i32 %image_load_2290

]]></Node>
<StgValue><ssdm name="mul_4_2_4_s"/></StgValue>
</operation>

<operation id="5148" st_id="149" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3566" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2543 %mul_4_2_4_10 = fmul i32 %conv2_weights_1_load_2291_read, i32 %image_load_2291

]]></Node>
<StgValue><ssdm name="mul_4_2_4_10"/></StgValue>
</operation>

<operation id="5149" st_id="149" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3569" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2546 %mul_4_2_4_11 = fmul i32 %conv2_weights_1_load_2292_read, i32 %image_load_2292

]]></Node>
<StgValue><ssdm name="mul_4_2_4_11"/></StgValue>
</operation>

<operation id="5150" st_id="149" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3572" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2549 %mul_4_2_4_12 = fmul i32 %conv2_weights_1_load_2293_read, i32 %image_load_2293

]]></Node>
<StgValue><ssdm name="mul_4_2_4_12"/></StgValue>
</operation>

<operation id="5151" st_id="149" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3574" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2551 %image_load_2294 = load i12 %image_addr_2294

]]></Node>
<StgValue><ssdm name="image_load_2294"/></StgValue>
</operation>

<operation id="5152" st_id="149" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3577" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2554 %image_load_2295 = load i12 %image_addr_2295

]]></Node>
<StgValue><ssdm name="image_load_2295"/></StgValue>
</operation>

<operation id="5153" st_id="149" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3580" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2557 %image_load_2296 = load i12 %image_addr_2296

]]></Node>
<StgValue><ssdm name="image_load_2296"/></StgValue>
</operation>

<operation id="5154" st_id="149" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3583" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2560 %image_load_2297 = load i12 %image_addr_2297

]]></Node>
<StgValue><ssdm name="image_load_2297"/></StgValue>
</operation>
</state>

<state id="150" st_id="151">

<operation id="5155" st_id="150" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1836" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:813 %add40_4_1822_15 = fadd i32 %add40_4_1822_14, i32 %mul_4_1821_15

]]></Node>
<StgValue><ssdm name="add40_4_1822_15"/></StgValue>
</operation>

<operation id="5156" st_id="150" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2798" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1775 %add_ln59_2241 = add i12 %add_ln59_2226, i12 18

]]></Node>
<StgValue><ssdm name="add_ln59_2241"/></StgValue>
</operation>

<operation id="5157" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2799" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1776 %zext_ln59_3097 = zext i12 %add_ln59_2241

]]></Node>
<StgValue><ssdm name="zext_ln59_3097"/></StgValue>
</operation>

<operation id="5158" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2800" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1777 %image_addr_2298 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_3097

]]></Node>
<StgValue><ssdm name="image_addr_2298"/></StgValue>
</operation>

<operation id="5159" st_id="150" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2801" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1778 %add_ln59_2242 = add i12 %add_ln59_2226, i12 19

]]></Node>
<StgValue><ssdm name="add_ln59_2242"/></StgValue>
</operation>

<operation id="5160" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2802" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1779 %zext_ln59_3098 = zext i12 %add_ln59_2242

]]></Node>
<StgValue><ssdm name="zext_ln59_3098"/></StgValue>
</operation>

<operation id="5161" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2803" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1780 %image_addr_2299 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_3098

]]></Node>
<StgValue><ssdm name="image_addr_2299"/></StgValue>
</operation>

<operation id="5162" st_id="150" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3563" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2540 %mul_4_2_4_s = fmul i32 %conv2_weights_1_load_2290_read, i32 %image_load_2290

]]></Node>
<StgValue><ssdm name="mul_4_2_4_s"/></StgValue>
</operation>

<operation id="5163" st_id="150" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3566" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2543 %mul_4_2_4_10 = fmul i32 %conv2_weights_1_load_2291_read, i32 %image_load_2291

]]></Node>
<StgValue><ssdm name="mul_4_2_4_10"/></StgValue>
</operation>

<operation id="5164" st_id="150" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3569" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2546 %mul_4_2_4_11 = fmul i32 %conv2_weights_1_load_2292_read, i32 %image_load_2292

]]></Node>
<StgValue><ssdm name="mul_4_2_4_11"/></StgValue>
</operation>

<operation id="5165" st_id="150" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3572" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2549 %mul_4_2_4_12 = fmul i32 %conv2_weights_1_load_2293_read, i32 %image_load_2293

]]></Node>
<StgValue><ssdm name="mul_4_2_4_12"/></StgValue>
</operation>

<operation id="5166" st_id="150" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3575" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2552 %mul_4_2_4_13 = fmul i32 %conv2_weights_1_load_2294_read, i32 %image_load_2294

]]></Node>
<StgValue><ssdm name="mul_4_2_4_13"/></StgValue>
</operation>

<operation id="5167" st_id="150" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3578" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2555 %mul_4_2_4_14 = fmul i32 %conv2_weights_1_load_2295_read, i32 %image_load_2295

]]></Node>
<StgValue><ssdm name="mul_4_2_4_14"/></StgValue>
</operation>

<operation id="5168" st_id="150" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3580" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2557 %image_load_2296 = load i12 %image_addr_2296

]]></Node>
<StgValue><ssdm name="image_load_2296"/></StgValue>
</operation>

<operation id="5169" st_id="150" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3583" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2560 %image_load_2297 = load i12 %image_addr_2297

]]></Node>
<StgValue><ssdm name="image_load_2297"/></StgValue>
</operation>

<operation id="5170" st_id="150" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3586" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2563 %image_load_2298 = load i12 %image_addr_2298

]]></Node>
<StgValue><ssdm name="image_load_2298"/></StgValue>
</operation>

<operation id="5171" st_id="150" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3589" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2566 %image_load_2299 = load i12 %image_addr_2299

]]></Node>
<StgValue><ssdm name="image_load_2299"/></StgValue>
</operation>
</state>

<state id="151" st_id="152">

<operation id="5172" st_id="151" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1057" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc68.4:34 %select_ln51_29 = select i1 %icmp_ln52, i4 4, i4 3

]]></Node>
<StgValue><ssdm name="select_ln51_29"/></StgValue>
</operation>

<operation id="5173" st_id="151" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1058" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc68.4:35 %add_ln51_29 = add i4 %ro_load, i4 %select_ln51_29

]]></Node>
<StgValue><ssdm name="add_ln51_29"/></StgValue>
</operation>

<operation id="5174" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1059" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc68.4:36 %tmp_938 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %add_ln51_29, i4 0

]]></Node>
<StgValue><ssdm name="tmp_938"/></StgValue>
</operation>

<operation id="5175" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1060" bw="9" op_0_bw="8">
<![CDATA[
for.inc68.4:37 %zext_ln59_2629 = zext i8 %tmp_938

]]></Node>
<StgValue><ssdm name="zext_ln59_2629"/></StgValue>
</operation>

<operation id="5176" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1061" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
for.inc68.4:38 %tmp_939 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %add_ln51_29, i1 0

]]></Node>
<StgValue><ssdm name="tmp_939"/></StgValue>
</operation>

<operation id="5177" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1062" bw="9" op_0_bw="5">
<![CDATA[
for.inc68.4:39 %zext_ln59_2630 = zext i5 %tmp_939

]]></Node>
<StgValue><ssdm name="zext_ln59_2630"/></StgValue>
</operation>

<operation id="5178" st_id="151" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1063" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc68.4:40 %sub_ln59_22 = sub i9 %zext_ln59_2629, i9 %zext_ln59_2630

]]></Node>
<StgValue><ssdm name="sub_ln59_22"/></StgValue>
</operation>

<operation id="5179" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1064" bw="10" op_0_bw="9">
<![CDATA[
for.inc68.4:41 %sext_ln51_12 = sext i9 %sub_ln59_22

]]></Node>
<StgValue><ssdm name="sext_ln51_12"/></StgValue>
</operation>

<operation id="5180" st_id="151" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1065" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc68.4:42 %select_ln51_30 = select i1 %icmp_ln52, i4 5, i4 4

]]></Node>
<StgValue><ssdm name="select_ln51_30"/></StgValue>
</operation>

<operation id="5181" st_id="151" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1066" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc68.4:43 %add_ln51_30 = add i4 %ro_load, i4 %select_ln51_30

]]></Node>
<StgValue><ssdm name="add_ln51_30"/></StgValue>
</operation>

<operation id="5182" st_id="151" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1267" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc68.4:244 %add_ln59_1883 = add i10 %sext_ln51_12, i10 %zext_ln59_2634

]]></Node>
<StgValue><ssdm name="add_ln59_1883"/></StgValue>
</operation>

<operation id="5183" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1268" bw="8" op_0_bw="10">
<![CDATA[
for.inc68.4:245 %trunc_ln59_123 = trunc i10 %add_ln59_1883

]]></Node>
<StgValue><ssdm name="trunc_ln59_123"/></StgValue>
</operation>

<operation id="5184" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1269" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
for.inc68.4:246 %p_shl242 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln59_123, i4 0

]]></Node>
<StgValue><ssdm name="p_shl242"/></StgValue>
</operation>

<operation id="5185" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1270" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
for.inc68.4:247 %p_shl243 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %add_ln59_1883, i2 0

]]></Node>
<StgValue><ssdm name="p_shl243"/></StgValue>
</operation>

<operation id="5186" st_id="151" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1271" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:248 %add_ln59_1884 = add i12 %p_shl242, i12 %p_shl243

]]></Node>
<StgValue><ssdm name="add_ln59_1884"/></StgValue>
</operation>

<operation id="5187" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1272" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:249 %zext_ln59_2695 = zext i12 %add_ln59_1884

]]></Node>
<StgValue><ssdm name="zext_ln59_2695"/></StgValue>
</operation>

<operation id="5188" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1273" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:250 %image_addr_2300 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2695

]]></Node>
<StgValue><ssdm name="image_addr_2300"/></StgValue>
</operation>

<operation id="5189" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1274" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:251 %or_ln59_309 = or i12 %add_ln59_1884, i12 1

]]></Node>
<StgValue><ssdm name="or_ln59_309"/></StgValue>
</operation>

<operation id="5190" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1275" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:252 %zext_ln59_2696 = zext i12 %or_ln59_309

]]></Node>
<StgValue><ssdm name="zext_ln59_2696"/></StgValue>
</operation>

<operation id="5191" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1276" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:253 %image_addr_2301 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2696

]]></Node>
<StgValue><ssdm name="image_addr_2301"/></StgValue>
</operation>

<operation id="5192" st_id="151" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1836" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:813 %add40_4_1822_15 = fadd i32 %add40_4_1822_14, i32 %mul_4_1821_15

]]></Node>
<StgValue><ssdm name="add40_4_1822_15"/></StgValue>
</operation>

<operation id="5193" st_id="151" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3569" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2546 %mul_4_2_4_11 = fmul i32 %conv2_weights_1_load_2292_read, i32 %image_load_2292

]]></Node>
<StgValue><ssdm name="mul_4_2_4_11"/></StgValue>
</operation>

<operation id="5194" st_id="151" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3572" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2549 %mul_4_2_4_12 = fmul i32 %conv2_weights_1_load_2293_read, i32 %image_load_2293

]]></Node>
<StgValue><ssdm name="mul_4_2_4_12"/></StgValue>
</operation>

<operation id="5195" st_id="151" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3575" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2552 %mul_4_2_4_13 = fmul i32 %conv2_weights_1_load_2294_read, i32 %image_load_2294

]]></Node>
<StgValue><ssdm name="mul_4_2_4_13"/></StgValue>
</operation>

<operation id="5196" st_id="151" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3578" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2555 %mul_4_2_4_14 = fmul i32 %conv2_weights_1_load_2295_read, i32 %image_load_2295

]]></Node>
<StgValue><ssdm name="mul_4_2_4_14"/></StgValue>
</operation>

<operation id="5197" st_id="151" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3581" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2558 %mul_4_2_4_15 = fmul i32 %conv2_weights_1_load_2296_read, i32 %image_load_2296

]]></Node>
<StgValue><ssdm name="mul_4_2_4_15"/></StgValue>
</operation>

<operation id="5198" st_id="151" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3584" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2561 %mul_4_2_4_16 = fmul i32 %conv2_weights_1_load_2297_read, i32 %image_load_2297

]]></Node>
<StgValue><ssdm name="mul_4_2_4_16"/></StgValue>
</operation>

<operation id="5199" st_id="151" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3586" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2563 %image_load_2298 = load i12 %image_addr_2298

]]></Node>
<StgValue><ssdm name="image_load_2298"/></StgValue>
</operation>

<operation id="5200" st_id="151" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3589" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2566 %image_load_2299 = load i12 %image_addr_2299

]]></Node>
<StgValue><ssdm name="image_load_2299"/></StgValue>
</operation>

<operation id="5201" st_id="151" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3592" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2569 %image_load_2300 = load i12 %image_addr_2300

]]></Node>
<StgValue><ssdm name="image_load_2300"/></StgValue>
</operation>

<operation id="5202" st_id="151" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3595" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2572 %image_load_2301 = load i12 %image_addr_2301

]]></Node>
<StgValue><ssdm name="image_load_2301"/></StgValue>
</operation>
</state>

<state id="152" st_id="153">

<operation id="5203" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1277" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:254 %or_ln59_310 = or i12 %add_ln59_1884, i12 2

]]></Node>
<StgValue><ssdm name="or_ln59_310"/></StgValue>
</operation>

<operation id="5204" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1278" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:255 %zext_ln59_2697 = zext i12 %or_ln59_310

]]></Node>
<StgValue><ssdm name="zext_ln59_2697"/></StgValue>
</operation>

<operation id="5205" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1279" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:256 %image_addr_2302 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2697

]]></Node>
<StgValue><ssdm name="image_addr_2302"/></StgValue>
</operation>

<operation id="5206" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1280" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:257 %or_ln59_311 = or i12 %add_ln59_1884, i12 3

]]></Node>
<StgValue><ssdm name="or_ln59_311"/></StgValue>
</operation>

<operation id="5207" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1281" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:258 %zext_ln59_2698 = zext i12 %or_ln59_311

]]></Node>
<StgValue><ssdm name="zext_ln59_2698"/></StgValue>
</operation>

<operation id="5208" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1282" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:259 %image_addr_2303 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2698

]]></Node>
<StgValue><ssdm name="image_addr_2303"/></StgValue>
</operation>

<operation id="5209" st_id="152" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1836" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:813 %add40_4_1822_15 = fadd i32 %add40_4_1822_14, i32 %mul_4_1821_15

]]></Node>
<StgValue><ssdm name="add40_4_1822_15"/></StgValue>
</operation>

<operation id="5210" st_id="152" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3575" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2552 %mul_4_2_4_13 = fmul i32 %conv2_weights_1_load_2294_read, i32 %image_load_2294

]]></Node>
<StgValue><ssdm name="mul_4_2_4_13"/></StgValue>
</operation>

<operation id="5211" st_id="152" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3578" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2555 %mul_4_2_4_14 = fmul i32 %conv2_weights_1_load_2295_read, i32 %image_load_2295

]]></Node>
<StgValue><ssdm name="mul_4_2_4_14"/></StgValue>
</operation>

<operation id="5212" st_id="152" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3581" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2558 %mul_4_2_4_15 = fmul i32 %conv2_weights_1_load_2296_read, i32 %image_load_2296

]]></Node>
<StgValue><ssdm name="mul_4_2_4_15"/></StgValue>
</operation>

<operation id="5213" st_id="152" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3584" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2561 %mul_4_2_4_16 = fmul i32 %conv2_weights_1_load_2297_read, i32 %image_load_2297

]]></Node>
<StgValue><ssdm name="mul_4_2_4_16"/></StgValue>
</operation>

<operation id="5214" st_id="152" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3587" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2564 %mul_4_2_4_17 = fmul i32 %conv2_weights_1_load_2298_read, i32 %image_load_2298

]]></Node>
<StgValue><ssdm name="mul_4_2_4_17"/></StgValue>
</operation>

<operation id="5215" st_id="152" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3590" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2567 %mul_4_2_4_18 = fmul i32 %conv2_weights_1_load_2299_read, i32 %image_load_2299

]]></Node>
<StgValue><ssdm name="mul_4_2_4_18"/></StgValue>
</operation>

<operation id="5216" st_id="152" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3592" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2569 %image_load_2300 = load i12 %image_addr_2300

]]></Node>
<StgValue><ssdm name="image_load_2300"/></StgValue>
</operation>

<operation id="5217" st_id="152" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3595" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2572 %image_load_2301 = load i12 %image_addr_2301

]]></Node>
<StgValue><ssdm name="image_load_2301"/></StgValue>
</operation>

<operation id="5218" st_id="152" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3598" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2575 %image_load_2302 = load i12 %image_addr_2302

]]></Node>
<StgValue><ssdm name="image_load_2302"/></StgValue>
</operation>

<operation id="5219" st_id="152" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3601" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2578 %image_load_2303 = load i12 %image_addr_2303

]]></Node>
<StgValue><ssdm name="image_load_2303"/></StgValue>
</operation>
</state>

<state id="153" st_id="154">

<operation id="5220" st_id="153" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1283" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:260 %add_ln59_1885 = add i12 %add_ln59_1884, i12 4

]]></Node>
<StgValue><ssdm name="add_ln59_1885"/></StgValue>
</operation>

<operation id="5221" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1284" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:261 %zext_ln59_2699 = zext i12 %add_ln59_1885

]]></Node>
<StgValue><ssdm name="zext_ln59_2699"/></StgValue>
</operation>

<operation id="5222" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1285" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:262 %image_addr_2304 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2699

]]></Node>
<StgValue><ssdm name="image_addr_2304"/></StgValue>
</operation>

<operation id="5223" st_id="153" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1286" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:263 %add_ln59_1886 = add i12 %add_ln59_1884, i12 5

]]></Node>
<StgValue><ssdm name="add_ln59_1886"/></StgValue>
</operation>

<operation id="5224" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1287" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:264 %zext_ln59_2700 = zext i12 %add_ln59_1886

]]></Node>
<StgValue><ssdm name="zext_ln59_2700"/></StgValue>
</operation>

<operation id="5225" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1288" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:265 %image_addr_2305 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2700

]]></Node>
<StgValue><ssdm name="image_addr_2305"/></StgValue>
</operation>

<operation id="5226" st_id="153" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1836" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:813 %add40_4_1822_15 = fadd i32 %add40_4_1822_14, i32 %mul_4_1821_15

]]></Node>
<StgValue><ssdm name="add40_4_1822_15"/></StgValue>
</operation>

<operation id="5227" st_id="153" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3581" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2558 %mul_4_2_4_15 = fmul i32 %conv2_weights_1_load_2296_read, i32 %image_load_2296

]]></Node>
<StgValue><ssdm name="mul_4_2_4_15"/></StgValue>
</operation>

<operation id="5228" st_id="153" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3584" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2561 %mul_4_2_4_16 = fmul i32 %conv2_weights_1_load_2297_read, i32 %image_load_2297

]]></Node>
<StgValue><ssdm name="mul_4_2_4_16"/></StgValue>
</operation>

<operation id="5229" st_id="153" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3587" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2564 %mul_4_2_4_17 = fmul i32 %conv2_weights_1_load_2298_read, i32 %image_load_2298

]]></Node>
<StgValue><ssdm name="mul_4_2_4_17"/></StgValue>
</operation>

<operation id="5230" st_id="153" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3590" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2567 %mul_4_2_4_18 = fmul i32 %conv2_weights_1_load_2299_read, i32 %image_load_2299

]]></Node>
<StgValue><ssdm name="mul_4_2_4_18"/></StgValue>
</operation>

<operation id="5231" st_id="153" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3593" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2570 %mul_4_3 = fmul i32 %conv2_weights_1_load_2300_read, i32 %image_load_2300

]]></Node>
<StgValue><ssdm name="mul_4_3"/></StgValue>
</operation>

<operation id="5232" st_id="153" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3596" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2573 %mul_4_3_s = fmul i32 %conv2_weights_1_load_2301_read, i32 %image_load_2301

]]></Node>
<StgValue><ssdm name="mul_4_3_s"/></StgValue>
</operation>

<operation id="5233" st_id="153" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3598" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2575 %image_load_2302 = load i12 %image_addr_2302

]]></Node>
<StgValue><ssdm name="image_load_2302"/></StgValue>
</operation>

<operation id="5234" st_id="153" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3601" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2578 %image_load_2303 = load i12 %image_addr_2303

]]></Node>
<StgValue><ssdm name="image_load_2303"/></StgValue>
</operation>

<operation id="5235" st_id="153" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3604" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2581 %image_load_2304 = load i12 %image_addr_2304

]]></Node>
<StgValue><ssdm name="image_load_2304"/></StgValue>
</operation>

<operation id="5236" st_id="153" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3607" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2584 %image_load_2305 = load i12 %image_addr_2305

]]></Node>
<StgValue><ssdm name="image_load_2305"/></StgValue>
</operation>
</state>

<state id="154" st_id="155">

<operation id="5237" st_id="154" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1289" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:266 %add_ln59_1887 = add i12 %add_ln59_1884, i12 6

]]></Node>
<StgValue><ssdm name="add_ln59_1887"/></StgValue>
</operation>

<operation id="5238" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1290" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:267 %zext_ln59_2701 = zext i12 %add_ln59_1887

]]></Node>
<StgValue><ssdm name="zext_ln59_2701"/></StgValue>
</operation>

<operation id="5239" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1291" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:268 %image_addr_2306 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2701

]]></Node>
<StgValue><ssdm name="image_addr_2306"/></StgValue>
</operation>

<operation id="5240" st_id="154" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1292" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:269 %add_ln59_1888 = add i12 %add_ln59_1884, i12 7

]]></Node>
<StgValue><ssdm name="add_ln59_1888"/></StgValue>
</operation>

<operation id="5241" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1293" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:270 %zext_ln59_2702 = zext i12 %add_ln59_1888

]]></Node>
<StgValue><ssdm name="zext_ln59_2702"/></StgValue>
</operation>

<operation id="5242" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1294" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:271 %image_addr_2307 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2702

]]></Node>
<StgValue><ssdm name="image_addr_2307"/></StgValue>
</operation>

<operation id="5243" st_id="154" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1839" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:816 %add40_4_1822_16 = fadd i32 %add40_4_1822_15, i32 %mul_4_1821_16

]]></Node>
<StgValue><ssdm name="add40_4_1822_16"/></StgValue>
</operation>

<operation id="5244" st_id="154" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3587" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2564 %mul_4_2_4_17 = fmul i32 %conv2_weights_1_load_2298_read, i32 %image_load_2298

]]></Node>
<StgValue><ssdm name="mul_4_2_4_17"/></StgValue>
</operation>

<operation id="5245" st_id="154" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3590" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2567 %mul_4_2_4_18 = fmul i32 %conv2_weights_1_load_2299_read, i32 %image_load_2299

]]></Node>
<StgValue><ssdm name="mul_4_2_4_18"/></StgValue>
</operation>

<operation id="5246" st_id="154" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3593" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2570 %mul_4_3 = fmul i32 %conv2_weights_1_load_2300_read, i32 %image_load_2300

]]></Node>
<StgValue><ssdm name="mul_4_3"/></StgValue>
</operation>

<operation id="5247" st_id="154" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3596" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2573 %mul_4_3_s = fmul i32 %conv2_weights_1_load_2301_read, i32 %image_load_2301

]]></Node>
<StgValue><ssdm name="mul_4_3_s"/></StgValue>
</operation>

<operation id="5248" st_id="154" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3599" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2576 %mul_4_3_20 = fmul i32 %conv2_weights_1_load_2302_read, i32 %image_load_2302

]]></Node>
<StgValue><ssdm name="mul_4_3_20"/></StgValue>
</operation>

<operation id="5249" st_id="154" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3602" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2579 %mul_4_3_21 = fmul i32 %conv2_weights_1_load_2303_read, i32 %image_load_2303

]]></Node>
<StgValue><ssdm name="mul_4_3_21"/></StgValue>
</operation>

<operation id="5250" st_id="154" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3604" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2581 %image_load_2304 = load i12 %image_addr_2304

]]></Node>
<StgValue><ssdm name="image_load_2304"/></StgValue>
</operation>

<operation id="5251" st_id="154" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3607" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2584 %image_load_2305 = load i12 %image_addr_2305

]]></Node>
<StgValue><ssdm name="image_load_2305"/></StgValue>
</operation>

<operation id="5252" st_id="154" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3610" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2587 %image_load_2306 = load i12 %image_addr_2306

]]></Node>
<StgValue><ssdm name="image_load_2306"/></StgValue>
</operation>

<operation id="5253" st_id="154" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3613" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2590 %image_load_2307 = load i12 %image_addr_2307

]]></Node>
<StgValue><ssdm name="image_load_2307"/></StgValue>
</operation>
</state>

<state id="155" st_id="156">

<operation id="5254" st_id="155" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1295" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:272 %add_ln59_1889 = add i12 %add_ln59_1884, i12 8

]]></Node>
<StgValue><ssdm name="add_ln59_1889"/></StgValue>
</operation>

<operation id="5255" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1296" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:273 %zext_ln59_2703 = zext i12 %add_ln59_1889

]]></Node>
<StgValue><ssdm name="zext_ln59_2703"/></StgValue>
</operation>

<operation id="5256" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1297" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:274 %image_addr_2308 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2703

]]></Node>
<StgValue><ssdm name="image_addr_2308"/></StgValue>
</operation>

<operation id="5257" st_id="155" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1298" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:275 %add_ln59_1890 = add i12 %add_ln59_1884, i12 9

]]></Node>
<StgValue><ssdm name="add_ln59_1890"/></StgValue>
</operation>

<operation id="5258" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1299" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:276 %zext_ln59_2704 = zext i12 %add_ln59_1890

]]></Node>
<StgValue><ssdm name="zext_ln59_2704"/></StgValue>
</operation>

<operation id="5259" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1300" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:277 %image_addr_2309 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2704

]]></Node>
<StgValue><ssdm name="image_addr_2309"/></StgValue>
</operation>

<operation id="5260" st_id="155" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1839" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:816 %add40_4_1822_16 = fadd i32 %add40_4_1822_15, i32 %mul_4_1821_16

]]></Node>
<StgValue><ssdm name="add40_4_1822_16"/></StgValue>
</operation>

<operation id="5261" st_id="155" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3593" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2570 %mul_4_3 = fmul i32 %conv2_weights_1_load_2300_read, i32 %image_load_2300

]]></Node>
<StgValue><ssdm name="mul_4_3"/></StgValue>
</operation>

<operation id="5262" st_id="155" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3596" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2573 %mul_4_3_s = fmul i32 %conv2_weights_1_load_2301_read, i32 %image_load_2301

]]></Node>
<StgValue><ssdm name="mul_4_3_s"/></StgValue>
</operation>

<operation id="5263" st_id="155" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3599" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2576 %mul_4_3_20 = fmul i32 %conv2_weights_1_load_2302_read, i32 %image_load_2302

]]></Node>
<StgValue><ssdm name="mul_4_3_20"/></StgValue>
</operation>

<operation id="5264" st_id="155" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3602" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2579 %mul_4_3_21 = fmul i32 %conv2_weights_1_load_2303_read, i32 %image_load_2303

]]></Node>
<StgValue><ssdm name="mul_4_3_21"/></StgValue>
</operation>

<operation id="5265" st_id="155" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3605" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2582 %mul_4_3_22 = fmul i32 %conv2_weights_1_load_2304_read, i32 %image_load_2304

]]></Node>
<StgValue><ssdm name="mul_4_3_22"/></StgValue>
</operation>

<operation id="5266" st_id="155" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3608" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2585 %mul_4_3_5 = fmul i32 %conv2_weights_1_load_2305_read, i32 %image_load_2305

]]></Node>
<StgValue><ssdm name="mul_4_3_5"/></StgValue>
</operation>

<operation id="5267" st_id="155" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3610" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2587 %image_load_2306 = load i12 %image_addr_2306

]]></Node>
<StgValue><ssdm name="image_load_2306"/></StgValue>
</operation>

<operation id="5268" st_id="155" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3613" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2590 %image_load_2307 = load i12 %image_addr_2307

]]></Node>
<StgValue><ssdm name="image_load_2307"/></StgValue>
</operation>

<operation id="5269" st_id="155" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3616" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2593 %image_load_2308 = load i12 %image_addr_2308

]]></Node>
<StgValue><ssdm name="image_load_2308"/></StgValue>
</operation>

<operation id="5270" st_id="155" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3619" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2596 %image_load_2309 = load i12 %image_addr_2309

]]></Node>
<StgValue><ssdm name="image_load_2309"/></StgValue>
</operation>
</state>

<state id="156" st_id="157">

<operation id="5271" st_id="156" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1301" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:278 %add_ln59_1891 = add i12 %add_ln59_1884, i12 10

]]></Node>
<StgValue><ssdm name="add_ln59_1891"/></StgValue>
</operation>

<operation id="5272" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1302" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:279 %zext_ln59_2705 = zext i12 %add_ln59_1891

]]></Node>
<StgValue><ssdm name="zext_ln59_2705"/></StgValue>
</operation>

<operation id="5273" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1303" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:280 %image_addr_2310 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2705

]]></Node>
<StgValue><ssdm name="image_addr_2310"/></StgValue>
</operation>

<operation id="5274" st_id="156" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1304" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:281 %add_ln59_1892 = add i12 %add_ln59_1884, i12 11

]]></Node>
<StgValue><ssdm name="add_ln59_1892"/></StgValue>
</operation>

<operation id="5275" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1305" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:282 %zext_ln59_2706 = zext i12 %add_ln59_1892

]]></Node>
<StgValue><ssdm name="zext_ln59_2706"/></StgValue>
</operation>

<operation id="5276" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1306" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:283 %image_addr_2311 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2706

]]></Node>
<StgValue><ssdm name="image_addr_2311"/></StgValue>
</operation>

<operation id="5277" st_id="156" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1839" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:816 %add40_4_1822_16 = fadd i32 %add40_4_1822_15, i32 %mul_4_1821_16

]]></Node>
<StgValue><ssdm name="add40_4_1822_16"/></StgValue>
</operation>

<operation id="5278" st_id="156" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3599" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2576 %mul_4_3_20 = fmul i32 %conv2_weights_1_load_2302_read, i32 %image_load_2302

]]></Node>
<StgValue><ssdm name="mul_4_3_20"/></StgValue>
</operation>

<operation id="5279" st_id="156" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3602" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2579 %mul_4_3_21 = fmul i32 %conv2_weights_1_load_2303_read, i32 %image_load_2303

]]></Node>
<StgValue><ssdm name="mul_4_3_21"/></StgValue>
</operation>

<operation id="5280" st_id="156" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3605" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2582 %mul_4_3_22 = fmul i32 %conv2_weights_1_load_2304_read, i32 %image_load_2304

]]></Node>
<StgValue><ssdm name="mul_4_3_22"/></StgValue>
</operation>

<operation id="5281" st_id="156" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3608" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2585 %mul_4_3_5 = fmul i32 %conv2_weights_1_load_2305_read, i32 %image_load_2305

]]></Node>
<StgValue><ssdm name="mul_4_3_5"/></StgValue>
</operation>

<operation id="5282" st_id="156" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3611" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2588 %mul_4_3_6 = fmul i32 %conv2_weights_1_load_2306_read, i32 %image_load_2306

]]></Node>
<StgValue><ssdm name="mul_4_3_6"/></StgValue>
</operation>

<operation id="5283" st_id="156" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3614" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2591 %mul_4_3_7 = fmul i32 %conv2_weights_1_load_2307_read, i32 %image_load_2307

]]></Node>
<StgValue><ssdm name="mul_4_3_7"/></StgValue>
</operation>

<operation id="5284" st_id="156" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3616" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2593 %image_load_2308 = load i12 %image_addr_2308

]]></Node>
<StgValue><ssdm name="image_load_2308"/></StgValue>
</operation>

<operation id="5285" st_id="156" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3619" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2596 %image_load_2309 = load i12 %image_addr_2309

]]></Node>
<StgValue><ssdm name="image_load_2309"/></StgValue>
</operation>

<operation id="5286" st_id="156" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3622" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2599 %image_load_2310 = load i12 %image_addr_2310

]]></Node>
<StgValue><ssdm name="image_load_2310"/></StgValue>
</operation>

<operation id="5287" st_id="156" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3625" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2602 %image_load_2311 = load i12 %image_addr_2311

]]></Node>
<StgValue><ssdm name="image_load_2311"/></StgValue>
</operation>
</state>

<state id="157" st_id="158">

<operation id="5288" st_id="157" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1307" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:284 %add_ln59_1893 = add i12 %add_ln59_1884, i12 12

]]></Node>
<StgValue><ssdm name="add_ln59_1893"/></StgValue>
</operation>

<operation id="5289" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1308" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:285 %zext_ln59_2707 = zext i12 %add_ln59_1893

]]></Node>
<StgValue><ssdm name="zext_ln59_2707"/></StgValue>
</operation>

<operation id="5290" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1309" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:286 %image_addr_2312 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2707

]]></Node>
<StgValue><ssdm name="image_addr_2312"/></StgValue>
</operation>

<operation id="5291" st_id="157" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1310" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:287 %add_ln59_1894 = add i12 %add_ln59_1884, i12 13

]]></Node>
<StgValue><ssdm name="add_ln59_1894"/></StgValue>
</operation>

<operation id="5292" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1311" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:288 %zext_ln59_2708 = zext i12 %add_ln59_1894

]]></Node>
<StgValue><ssdm name="zext_ln59_2708"/></StgValue>
</operation>

<operation id="5293" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1312" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:289 %image_addr_2313 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2708

]]></Node>
<StgValue><ssdm name="image_addr_2313"/></StgValue>
</operation>

<operation id="5294" st_id="157" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1839" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:816 %add40_4_1822_16 = fadd i32 %add40_4_1822_15, i32 %mul_4_1821_16

]]></Node>
<StgValue><ssdm name="add40_4_1822_16"/></StgValue>
</operation>

<operation id="5295" st_id="157" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3605" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2582 %mul_4_3_22 = fmul i32 %conv2_weights_1_load_2304_read, i32 %image_load_2304

]]></Node>
<StgValue><ssdm name="mul_4_3_22"/></StgValue>
</operation>

<operation id="5296" st_id="157" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3608" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2585 %mul_4_3_5 = fmul i32 %conv2_weights_1_load_2305_read, i32 %image_load_2305

]]></Node>
<StgValue><ssdm name="mul_4_3_5"/></StgValue>
</operation>

<operation id="5297" st_id="157" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3611" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2588 %mul_4_3_6 = fmul i32 %conv2_weights_1_load_2306_read, i32 %image_load_2306

]]></Node>
<StgValue><ssdm name="mul_4_3_6"/></StgValue>
</operation>

<operation id="5298" st_id="157" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3614" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2591 %mul_4_3_7 = fmul i32 %conv2_weights_1_load_2307_read, i32 %image_load_2307

]]></Node>
<StgValue><ssdm name="mul_4_3_7"/></StgValue>
</operation>

<operation id="5299" st_id="157" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3617" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2594 %mul_4_3_8 = fmul i32 %conv2_weights_1_load_2308_read, i32 %image_load_2308

]]></Node>
<StgValue><ssdm name="mul_4_3_8"/></StgValue>
</operation>

<operation id="5300" st_id="157" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3620" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2597 %mul_4_3_9 = fmul i32 %conv2_weights_1_load_2309_read, i32 %image_load_2309

]]></Node>
<StgValue><ssdm name="mul_4_3_9"/></StgValue>
</operation>

<operation id="5301" st_id="157" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3622" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2599 %image_load_2310 = load i12 %image_addr_2310

]]></Node>
<StgValue><ssdm name="image_load_2310"/></StgValue>
</operation>

<operation id="5302" st_id="157" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3625" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2602 %image_load_2311 = load i12 %image_addr_2311

]]></Node>
<StgValue><ssdm name="image_load_2311"/></StgValue>
</operation>

<operation id="5303" st_id="157" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3628" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2605 %image_load_2312 = load i12 %image_addr_2312

]]></Node>
<StgValue><ssdm name="image_load_2312"/></StgValue>
</operation>

<operation id="5304" st_id="157" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3631" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2608 %image_load_2313 = load i12 %image_addr_2313

]]></Node>
<StgValue><ssdm name="image_load_2313"/></StgValue>
</operation>
</state>

<state id="158" st_id="159">

<operation id="5305" st_id="158" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1313" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:290 %add_ln59_1895 = add i12 %add_ln59_1884, i12 14

]]></Node>
<StgValue><ssdm name="add_ln59_1895"/></StgValue>
</operation>

<operation id="5306" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1314" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:291 %zext_ln59_2709 = zext i12 %add_ln59_1895

]]></Node>
<StgValue><ssdm name="zext_ln59_2709"/></StgValue>
</operation>

<operation id="5307" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1315" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:292 %image_addr_2314 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2709

]]></Node>
<StgValue><ssdm name="image_addr_2314"/></StgValue>
</operation>

<operation id="5308" st_id="158" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1316" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:293 %add_ln59_1896 = add i12 %add_ln59_1884, i12 15

]]></Node>
<StgValue><ssdm name="add_ln59_1896"/></StgValue>
</operation>

<operation id="5309" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1317" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:294 %zext_ln59_2710 = zext i12 %add_ln59_1896

]]></Node>
<StgValue><ssdm name="zext_ln59_2710"/></StgValue>
</operation>

<operation id="5310" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1318" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:295 %image_addr_2315 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2710

]]></Node>
<StgValue><ssdm name="image_addr_2315"/></StgValue>
</operation>

<operation id="5311" st_id="158" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1842" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:819 %add40_4_1822_17 = fadd i32 %add40_4_1822_16, i32 %mul_4_1821_17

]]></Node>
<StgValue><ssdm name="add40_4_1822_17"/></StgValue>
</operation>

<operation id="5312" st_id="158" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3611" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2588 %mul_4_3_6 = fmul i32 %conv2_weights_1_load_2306_read, i32 %image_load_2306

]]></Node>
<StgValue><ssdm name="mul_4_3_6"/></StgValue>
</operation>

<operation id="5313" st_id="158" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3614" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2591 %mul_4_3_7 = fmul i32 %conv2_weights_1_load_2307_read, i32 %image_load_2307

]]></Node>
<StgValue><ssdm name="mul_4_3_7"/></StgValue>
</operation>

<operation id="5314" st_id="158" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3617" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2594 %mul_4_3_8 = fmul i32 %conv2_weights_1_load_2308_read, i32 %image_load_2308

]]></Node>
<StgValue><ssdm name="mul_4_3_8"/></StgValue>
</operation>

<operation id="5315" st_id="158" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3620" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2597 %mul_4_3_9 = fmul i32 %conv2_weights_1_load_2309_read, i32 %image_load_2309

]]></Node>
<StgValue><ssdm name="mul_4_3_9"/></StgValue>
</operation>

<operation id="5316" st_id="158" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3623" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2600 %mul_4_3_10 = fmul i32 %conv2_weights_1_load_2310_read, i32 %image_load_2310

]]></Node>
<StgValue><ssdm name="mul_4_3_10"/></StgValue>
</operation>

<operation id="5317" st_id="158" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3626" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2603 %mul_4_3_11 = fmul i32 %conv2_weights_1_load_2311_read, i32 %image_load_2311

]]></Node>
<StgValue><ssdm name="mul_4_3_11"/></StgValue>
</operation>

<operation id="5318" st_id="158" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3628" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2605 %image_load_2312 = load i12 %image_addr_2312

]]></Node>
<StgValue><ssdm name="image_load_2312"/></StgValue>
</operation>

<operation id="5319" st_id="158" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3631" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2608 %image_load_2313 = load i12 %image_addr_2313

]]></Node>
<StgValue><ssdm name="image_load_2313"/></StgValue>
</operation>

<operation id="5320" st_id="158" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3634" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2611 %image_load_2314 = load i12 %image_addr_2314

]]></Node>
<StgValue><ssdm name="image_load_2314"/></StgValue>
</operation>

<operation id="5321" st_id="158" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3637" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2614 %image_load_2315 = load i12 %image_addr_2315

]]></Node>
<StgValue><ssdm name="image_load_2315"/></StgValue>
</operation>
</state>

<state id="159" st_id="160">

<operation id="5322" st_id="159" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1319" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:296 %add_ln59_1897 = add i12 %add_ln59_1884, i12 16

]]></Node>
<StgValue><ssdm name="add_ln59_1897"/></StgValue>
</operation>

<operation id="5323" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1320" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:297 %zext_ln59_2711 = zext i12 %add_ln59_1897

]]></Node>
<StgValue><ssdm name="zext_ln59_2711"/></StgValue>
</operation>

<operation id="5324" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1321" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:298 %image_addr_2316 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2711

]]></Node>
<StgValue><ssdm name="image_addr_2316"/></StgValue>
</operation>

<operation id="5325" st_id="159" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1322" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:299 %add_ln59_1898 = add i12 %add_ln59_1884, i12 17

]]></Node>
<StgValue><ssdm name="add_ln59_1898"/></StgValue>
</operation>

<operation id="5326" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1323" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:300 %zext_ln59_2712 = zext i12 %add_ln59_1898

]]></Node>
<StgValue><ssdm name="zext_ln59_2712"/></StgValue>
</operation>

<operation id="5327" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1324" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:301 %image_addr_2317 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2712

]]></Node>
<StgValue><ssdm name="image_addr_2317"/></StgValue>
</operation>

<operation id="5328" st_id="159" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1842" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:819 %add40_4_1822_17 = fadd i32 %add40_4_1822_16, i32 %mul_4_1821_17

]]></Node>
<StgValue><ssdm name="add40_4_1822_17"/></StgValue>
</operation>

<operation id="5329" st_id="159" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3617" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2594 %mul_4_3_8 = fmul i32 %conv2_weights_1_load_2308_read, i32 %image_load_2308

]]></Node>
<StgValue><ssdm name="mul_4_3_8"/></StgValue>
</operation>

<operation id="5330" st_id="159" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3620" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2597 %mul_4_3_9 = fmul i32 %conv2_weights_1_load_2309_read, i32 %image_load_2309

]]></Node>
<StgValue><ssdm name="mul_4_3_9"/></StgValue>
</operation>

<operation id="5331" st_id="159" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3623" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2600 %mul_4_3_10 = fmul i32 %conv2_weights_1_load_2310_read, i32 %image_load_2310

]]></Node>
<StgValue><ssdm name="mul_4_3_10"/></StgValue>
</operation>

<operation id="5332" st_id="159" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3626" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2603 %mul_4_3_11 = fmul i32 %conv2_weights_1_load_2311_read, i32 %image_load_2311

]]></Node>
<StgValue><ssdm name="mul_4_3_11"/></StgValue>
</operation>

<operation id="5333" st_id="159" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3629" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2606 %mul_4_3_12 = fmul i32 %conv2_weights_1_load_2312_read, i32 %image_load_2312

]]></Node>
<StgValue><ssdm name="mul_4_3_12"/></StgValue>
</operation>

<operation id="5334" st_id="159" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3632" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2609 %mul_4_3_13 = fmul i32 %conv2_weights_1_load_2313_read, i32 %image_load_2313

]]></Node>
<StgValue><ssdm name="mul_4_3_13"/></StgValue>
</operation>

<operation id="5335" st_id="159" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3634" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2611 %image_load_2314 = load i12 %image_addr_2314

]]></Node>
<StgValue><ssdm name="image_load_2314"/></StgValue>
</operation>

<operation id="5336" st_id="159" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3637" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2614 %image_load_2315 = load i12 %image_addr_2315

]]></Node>
<StgValue><ssdm name="image_load_2315"/></StgValue>
</operation>

<operation id="5337" st_id="159" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3640" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2617 %image_load_2316 = load i12 %image_addr_2316

]]></Node>
<StgValue><ssdm name="image_load_2316"/></StgValue>
</operation>

<operation id="5338" st_id="159" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3643" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2620 %image_load_2317 = load i12 %image_addr_2317

]]></Node>
<StgValue><ssdm name="image_load_2317"/></StgValue>
</operation>
</state>

<state id="160" st_id="161">

<operation id="5339" st_id="160" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1325" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:302 %add_ln59_1899 = add i12 %add_ln59_1884, i12 18

]]></Node>
<StgValue><ssdm name="add_ln59_1899"/></StgValue>
</operation>

<operation id="5340" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1326" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:303 %zext_ln59_2713 = zext i12 %add_ln59_1899

]]></Node>
<StgValue><ssdm name="zext_ln59_2713"/></StgValue>
</operation>

<operation id="5341" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1327" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:304 %image_addr_2318 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2713

]]></Node>
<StgValue><ssdm name="image_addr_2318"/></StgValue>
</operation>

<operation id="5342" st_id="160" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1328" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:305 %add_ln59_1900 = add i12 %add_ln59_1884, i12 19

]]></Node>
<StgValue><ssdm name="add_ln59_1900"/></StgValue>
</operation>

<operation id="5343" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1329" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:306 %zext_ln59_2714 = zext i12 %add_ln59_1900

]]></Node>
<StgValue><ssdm name="zext_ln59_2714"/></StgValue>
</operation>

<operation id="5344" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1330" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:307 %image_addr_2319 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2714

]]></Node>
<StgValue><ssdm name="image_addr_2319"/></StgValue>
</operation>

<operation id="5345" st_id="160" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1842" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:819 %add40_4_1822_17 = fadd i32 %add40_4_1822_16, i32 %mul_4_1821_17

]]></Node>
<StgValue><ssdm name="add40_4_1822_17"/></StgValue>
</operation>

<operation id="5346" st_id="160" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3623" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2600 %mul_4_3_10 = fmul i32 %conv2_weights_1_load_2310_read, i32 %image_load_2310

]]></Node>
<StgValue><ssdm name="mul_4_3_10"/></StgValue>
</operation>

<operation id="5347" st_id="160" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3626" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2603 %mul_4_3_11 = fmul i32 %conv2_weights_1_load_2311_read, i32 %image_load_2311

]]></Node>
<StgValue><ssdm name="mul_4_3_11"/></StgValue>
</operation>

<operation id="5348" st_id="160" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3629" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2606 %mul_4_3_12 = fmul i32 %conv2_weights_1_load_2312_read, i32 %image_load_2312

]]></Node>
<StgValue><ssdm name="mul_4_3_12"/></StgValue>
</operation>

<operation id="5349" st_id="160" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3632" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2609 %mul_4_3_13 = fmul i32 %conv2_weights_1_load_2313_read, i32 %image_load_2313

]]></Node>
<StgValue><ssdm name="mul_4_3_13"/></StgValue>
</operation>

<operation id="5350" st_id="160" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3635" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2612 %mul_4_3_14 = fmul i32 %conv2_weights_1_load_2314_read, i32 %image_load_2314

]]></Node>
<StgValue><ssdm name="mul_4_3_14"/></StgValue>
</operation>

<operation id="5351" st_id="160" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3638" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2615 %mul_4_3_15 = fmul i32 %conv2_weights_1_load_2315_read, i32 %image_load_2315

]]></Node>
<StgValue><ssdm name="mul_4_3_15"/></StgValue>
</operation>

<operation id="5352" st_id="160" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3640" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2617 %image_load_2316 = load i12 %image_addr_2316

]]></Node>
<StgValue><ssdm name="image_load_2316"/></StgValue>
</operation>

<operation id="5353" st_id="160" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3643" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2620 %image_load_2317 = load i12 %image_addr_2317

]]></Node>
<StgValue><ssdm name="image_load_2317"/></StgValue>
</operation>

<operation id="5354" st_id="160" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3646" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2623 %image_load_2318 = load i12 %image_addr_2318

]]></Node>
<StgValue><ssdm name="image_load_2318"/></StgValue>
</operation>

<operation id="5355" st_id="160" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3649" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2626 %image_load_2319 = load i12 %image_addr_2319

]]></Node>
<StgValue><ssdm name="image_load_2319"/></StgValue>
</operation>
</state>

<state id="161" st_id="162">

<operation id="5356" st_id="161" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1658" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc68.4:635 %add_ln59_1973 = add i10 %sext_ln51_12, i10 %zext_ln59_2735

]]></Node>
<StgValue><ssdm name="add_ln59_1973"/></StgValue>
</operation>

<operation id="5357" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1659" bw="8" op_0_bw="10">
<![CDATA[
for.inc68.4:636 %trunc_ln59_128 = trunc i10 %add_ln59_1973

]]></Node>
<StgValue><ssdm name="trunc_ln59_128"/></StgValue>
</operation>

<operation id="5358" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1660" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
for.inc68.4:637 %p_shl280 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln59_128, i4 0

]]></Node>
<StgValue><ssdm name="p_shl280"/></StgValue>
</operation>

<operation id="5359" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1661" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
for.inc68.4:638 %p_shl281 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %add_ln59_1973, i2 0

]]></Node>
<StgValue><ssdm name="p_shl281"/></StgValue>
</operation>

<operation id="5360" st_id="161" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1662" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:639 %add_ln59_1974 = add i12 %p_shl280, i12 %p_shl281

]]></Node>
<StgValue><ssdm name="add_ln59_1974"/></StgValue>
</operation>

<operation id="5361" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1663" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:640 %zext_ln59_2796 = zext i12 %add_ln59_1974

]]></Node>
<StgValue><ssdm name="zext_ln59_2796"/></StgValue>
</operation>

<operation id="5362" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1664" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:641 %image_addr_2320 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2796

]]></Node>
<StgValue><ssdm name="image_addr_2320"/></StgValue>
</operation>

<operation id="5363" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1665" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:642 %or_ln59_324 = or i12 %add_ln59_1974, i12 1

]]></Node>
<StgValue><ssdm name="or_ln59_324"/></StgValue>
</operation>

<operation id="5364" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1666" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:643 %zext_ln59_2797 = zext i12 %or_ln59_324

]]></Node>
<StgValue><ssdm name="zext_ln59_2797"/></StgValue>
</operation>

<operation id="5365" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1667" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:644 %image_addr_2321 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2797

]]></Node>
<StgValue><ssdm name="image_addr_2321"/></StgValue>
</operation>

<operation id="5366" st_id="161" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1842" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:819 %add40_4_1822_17 = fadd i32 %add40_4_1822_16, i32 %mul_4_1821_17

]]></Node>
<StgValue><ssdm name="add40_4_1822_17"/></StgValue>
</operation>

<operation id="5367" st_id="161" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3629" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2606 %mul_4_3_12 = fmul i32 %conv2_weights_1_load_2312_read, i32 %image_load_2312

]]></Node>
<StgValue><ssdm name="mul_4_3_12"/></StgValue>
</operation>

<operation id="5368" st_id="161" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3632" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2609 %mul_4_3_13 = fmul i32 %conv2_weights_1_load_2313_read, i32 %image_load_2313

]]></Node>
<StgValue><ssdm name="mul_4_3_13"/></StgValue>
</operation>

<operation id="5369" st_id="161" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3635" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2612 %mul_4_3_14 = fmul i32 %conv2_weights_1_load_2314_read, i32 %image_load_2314

]]></Node>
<StgValue><ssdm name="mul_4_3_14"/></StgValue>
</operation>

<operation id="5370" st_id="161" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3638" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2615 %mul_4_3_15 = fmul i32 %conv2_weights_1_load_2315_read, i32 %image_load_2315

]]></Node>
<StgValue><ssdm name="mul_4_3_15"/></StgValue>
</operation>

<operation id="5371" st_id="161" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3641" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2618 %mul_4_3_16 = fmul i32 %conv2_weights_1_load_2316_read, i32 %image_load_2316

]]></Node>
<StgValue><ssdm name="mul_4_3_16"/></StgValue>
</operation>

<operation id="5372" st_id="161" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3644" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2621 %mul_4_3_17 = fmul i32 %conv2_weights_1_load_2317_read, i32 %image_load_2317

]]></Node>
<StgValue><ssdm name="mul_4_3_17"/></StgValue>
</operation>

<operation id="5373" st_id="161" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3646" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2623 %image_load_2318 = load i12 %image_addr_2318

]]></Node>
<StgValue><ssdm name="image_load_2318"/></StgValue>
</operation>

<operation id="5374" st_id="161" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3649" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2626 %image_load_2319 = load i12 %image_addr_2319

]]></Node>
<StgValue><ssdm name="image_load_2319"/></StgValue>
</operation>

<operation id="5375" st_id="161" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3652" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2629 %image_load_2320 = load i12 %image_addr_2320

]]></Node>
<StgValue><ssdm name="image_load_2320"/></StgValue>
</operation>

<operation id="5376" st_id="161" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3655" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2632 %image_load_2321 = load i12 %image_addr_2321

]]></Node>
<StgValue><ssdm name="image_load_2321"/></StgValue>
</operation>
</state>

<state id="162" st_id="163">

<operation id="5377" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1668" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:645 %or_ln59_325 = or i12 %add_ln59_1974, i12 2

]]></Node>
<StgValue><ssdm name="or_ln59_325"/></StgValue>
</operation>

<operation id="5378" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1669" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:646 %zext_ln59_2798 = zext i12 %or_ln59_325

]]></Node>
<StgValue><ssdm name="zext_ln59_2798"/></StgValue>
</operation>

<operation id="5379" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1670" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:647 %image_addr_2322 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2798

]]></Node>
<StgValue><ssdm name="image_addr_2322"/></StgValue>
</operation>

<operation id="5380" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1671" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:648 %or_ln59_326 = or i12 %add_ln59_1974, i12 3

]]></Node>
<StgValue><ssdm name="or_ln59_326"/></StgValue>
</operation>

<operation id="5381" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1672" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:649 %zext_ln59_2799 = zext i12 %or_ln59_326

]]></Node>
<StgValue><ssdm name="zext_ln59_2799"/></StgValue>
</operation>

<operation id="5382" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1673" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:650 %image_addr_2323 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2799

]]></Node>
<StgValue><ssdm name="image_addr_2323"/></StgValue>
</operation>

<operation id="5383" st_id="162" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1845" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:822 %add40_4_1822_18 = fadd i32 %add40_4_1822_17, i32 %mul_4_1821_18

]]></Node>
<StgValue><ssdm name="add40_4_1822_18"/></StgValue>
</operation>

<operation id="5384" st_id="162" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3635" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2612 %mul_4_3_14 = fmul i32 %conv2_weights_1_load_2314_read, i32 %image_load_2314

]]></Node>
<StgValue><ssdm name="mul_4_3_14"/></StgValue>
</operation>

<operation id="5385" st_id="162" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3638" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2615 %mul_4_3_15 = fmul i32 %conv2_weights_1_load_2315_read, i32 %image_load_2315

]]></Node>
<StgValue><ssdm name="mul_4_3_15"/></StgValue>
</operation>

<operation id="5386" st_id="162" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3641" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2618 %mul_4_3_16 = fmul i32 %conv2_weights_1_load_2316_read, i32 %image_load_2316

]]></Node>
<StgValue><ssdm name="mul_4_3_16"/></StgValue>
</operation>

<operation id="5387" st_id="162" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3644" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2621 %mul_4_3_17 = fmul i32 %conv2_weights_1_load_2317_read, i32 %image_load_2317

]]></Node>
<StgValue><ssdm name="mul_4_3_17"/></StgValue>
</operation>

<operation id="5388" st_id="162" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3647" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2624 %mul_4_3_18 = fmul i32 %conv2_weights_1_load_2318_read, i32 %image_load_2318

]]></Node>
<StgValue><ssdm name="mul_4_3_18"/></StgValue>
</operation>

<operation id="5389" st_id="162" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3650" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2627 %mul_4_3_19 = fmul i32 %conv2_weights_1_load_2319_read, i32 %image_load_2319

]]></Node>
<StgValue><ssdm name="mul_4_3_19"/></StgValue>
</operation>

<operation id="5390" st_id="162" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3652" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2629 %image_load_2320 = load i12 %image_addr_2320

]]></Node>
<StgValue><ssdm name="image_load_2320"/></StgValue>
</operation>

<operation id="5391" st_id="162" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3655" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2632 %image_load_2321 = load i12 %image_addr_2321

]]></Node>
<StgValue><ssdm name="image_load_2321"/></StgValue>
</operation>

<operation id="5392" st_id="162" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3658" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2635 %image_load_2322 = load i12 %image_addr_2322

]]></Node>
<StgValue><ssdm name="image_load_2322"/></StgValue>
</operation>

<operation id="5393" st_id="162" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3661" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2638 %image_load_2323 = load i12 %image_addr_2323

]]></Node>
<StgValue><ssdm name="image_load_2323"/></StgValue>
</operation>
</state>

<state id="163" st_id="164">

<operation id="5394" st_id="163" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1674" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:651 %add_ln59_1975 = add i12 %add_ln59_1974, i12 4

]]></Node>
<StgValue><ssdm name="add_ln59_1975"/></StgValue>
</operation>

<operation id="5395" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1675" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:652 %zext_ln59_2800 = zext i12 %add_ln59_1975

]]></Node>
<StgValue><ssdm name="zext_ln59_2800"/></StgValue>
</operation>

<operation id="5396" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1676" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:653 %image_addr_2324 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2800

]]></Node>
<StgValue><ssdm name="image_addr_2324"/></StgValue>
</operation>

<operation id="5397" st_id="163" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1677" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:654 %add_ln59_1976 = add i12 %add_ln59_1974, i12 5

]]></Node>
<StgValue><ssdm name="add_ln59_1976"/></StgValue>
</operation>

<operation id="5398" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1678" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:655 %zext_ln59_2801 = zext i12 %add_ln59_1976

]]></Node>
<StgValue><ssdm name="zext_ln59_2801"/></StgValue>
</operation>

<operation id="5399" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1679" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:656 %image_addr_2325 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2801

]]></Node>
<StgValue><ssdm name="image_addr_2325"/></StgValue>
</operation>

<operation id="5400" st_id="163" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1845" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:822 %add40_4_1822_18 = fadd i32 %add40_4_1822_17, i32 %mul_4_1821_18

]]></Node>
<StgValue><ssdm name="add40_4_1822_18"/></StgValue>
</operation>

<operation id="5401" st_id="163" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3641" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2618 %mul_4_3_16 = fmul i32 %conv2_weights_1_load_2316_read, i32 %image_load_2316

]]></Node>
<StgValue><ssdm name="mul_4_3_16"/></StgValue>
</operation>

<operation id="5402" st_id="163" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3644" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2621 %mul_4_3_17 = fmul i32 %conv2_weights_1_load_2317_read, i32 %image_load_2317

]]></Node>
<StgValue><ssdm name="mul_4_3_17"/></StgValue>
</operation>

<operation id="5403" st_id="163" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3647" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2624 %mul_4_3_18 = fmul i32 %conv2_weights_1_load_2318_read, i32 %image_load_2318

]]></Node>
<StgValue><ssdm name="mul_4_3_18"/></StgValue>
</operation>

<operation id="5404" st_id="163" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3650" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2627 %mul_4_3_19 = fmul i32 %conv2_weights_1_load_2319_read, i32 %image_load_2319

]]></Node>
<StgValue><ssdm name="mul_4_3_19"/></StgValue>
</operation>

<operation id="5405" st_id="163" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3653" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2630 %mul_4_3_1 = fmul i32 %conv2_weights_1_load_2320_read, i32 %image_load_2320

]]></Node>
<StgValue><ssdm name="mul_4_3_1"/></StgValue>
</operation>

<operation id="5406" st_id="163" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3656" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2633 %mul_4_3_1_1 = fmul i32 %conv2_weights_1_load_2321_read, i32 %image_load_2321

]]></Node>
<StgValue><ssdm name="mul_4_3_1_1"/></StgValue>
</operation>

<operation id="5407" st_id="163" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3658" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2635 %image_load_2322 = load i12 %image_addr_2322

]]></Node>
<StgValue><ssdm name="image_load_2322"/></StgValue>
</operation>

<operation id="5408" st_id="163" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3661" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2638 %image_load_2323 = load i12 %image_addr_2323

]]></Node>
<StgValue><ssdm name="image_load_2323"/></StgValue>
</operation>

<operation id="5409" st_id="163" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3664" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2641 %image_load_2324 = load i12 %image_addr_2324

]]></Node>
<StgValue><ssdm name="image_load_2324"/></StgValue>
</operation>

<operation id="5410" st_id="163" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3667" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2644 %image_load_2325 = load i12 %image_addr_2325

]]></Node>
<StgValue><ssdm name="image_load_2325"/></StgValue>
</operation>
</state>

<state id="164" st_id="165">

<operation id="5411" st_id="164" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1680" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:657 %add_ln59_1977 = add i12 %add_ln59_1974, i12 6

]]></Node>
<StgValue><ssdm name="add_ln59_1977"/></StgValue>
</operation>

<operation id="5412" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1681" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:658 %zext_ln59_2802 = zext i12 %add_ln59_1977

]]></Node>
<StgValue><ssdm name="zext_ln59_2802"/></StgValue>
</operation>

<operation id="5413" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1682" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:659 %image_addr_2326 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2802

]]></Node>
<StgValue><ssdm name="image_addr_2326"/></StgValue>
</operation>

<operation id="5414" st_id="164" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1683" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:660 %add_ln59_1978 = add i12 %add_ln59_1974, i12 7

]]></Node>
<StgValue><ssdm name="add_ln59_1978"/></StgValue>
</operation>

<operation id="5415" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1684" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:661 %zext_ln59_2803 = zext i12 %add_ln59_1978

]]></Node>
<StgValue><ssdm name="zext_ln59_2803"/></StgValue>
</operation>

<operation id="5416" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1685" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:662 %image_addr_2327 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2803

]]></Node>
<StgValue><ssdm name="image_addr_2327"/></StgValue>
</operation>

<operation id="5417" st_id="164" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1845" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:822 %add40_4_1822_18 = fadd i32 %add40_4_1822_17, i32 %mul_4_1821_18

]]></Node>
<StgValue><ssdm name="add40_4_1822_18"/></StgValue>
</operation>

<operation id="5418" st_id="164" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3647" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2624 %mul_4_3_18 = fmul i32 %conv2_weights_1_load_2318_read, i32 %image_load_2318

]]></Node>
<StgValue><ssdm name="mul_4_3_18"/></StgValue>
</operation>

<operation id="5419" st_id="164" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3650" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2627 %mul_4_3_19 = fmul i32 %conv2_weights_1_load_2319_read, i32 %image_load_2319

]]></Node>
<StgValue><ssdm name="mul_4_3_19"/></StgValue>
</operation>

<operation id="5420" st_id="164" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3653" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2630 %mul_4_3_1 = fmul i32 %conv2_weights_1_load_2320_read, i32 %image_load_2320

]]></Node>
<StgValue><ssdm name="mul_4_3_1"/></StgValue>
</operation>

<operation id="5421" st_id="164" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3656" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2633 %mul_4_3_1_1 = fmul i32 %conv2_weights_1_load_2321_read, i32 %image_load_2321

]]></Node>
<StgValue><ssdm name="mul_4_3_1_1"/></StgValue>
</operation>

<operation id="5422" st_id="164" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3659" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2636 %mul_4_3_1_2 = fmul i32 %conv2_weights_1_load_2322_read, i32 %image_load_2322

]]></Node>
<StgValue><ssdm name="mul_4_3_1_2"/></StgValue>
</operation>

<operation id="5423" st_id="164" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3662" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2639 %mul_4_3_1_3 = fmul i32 %conv2_weights_1_load_2323_read, i32 %image_load_2323

]]></Node>
<StgValue><ssdm name="mul_4_3_1_3"/></StgValue>
</operation>

<operation id="5424" st_id="164" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3664" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2641 %image_load_2324 = load i12 %image_addr_2324

]]></Node>
<StgValue><ssdm name="image_load_2324"/></StgValue>
</operation>

<operation id="5425" st_id="164" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3667" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2644 %image_load_2325 = load i12 %image_addr_2325

]]></Node>
<StgValue><ssdm name="image_load_2325"/></StgValue>
</operation>

<operation id="5426" st_id="164" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3670" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2647 %image_load_2326 = load i12 %image_addr_2326

]]></Node>
<StgValue><ssdm name="image_load_2326"/></StgValue>
</operation>

<operation id="5427" st_id="164" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3673" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2650 %image_load_2327 = load i12 %image_addr_2327

]]></Node>
<StgValue><ssdm name="image_load_2327"/></StgValue>
</operation>
</state>

<state id="165" st_id="166">

<operation id="5428" st_id="165" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1686" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:663 %add_ln59_1979 = add i12 %add_ln59_1974, i12 8

]]></Node>
<StgValue><ssdm name="add_ln59_1979"/></StgValue>
</operation>

<operation id="5429" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1687" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:664 %zext_ln59_2804 = zext i12 %add_ln59_1979

]]></Node>
<StgValue><ssdm name="zext_ln59_2804"/></StgValue>
</operation>

<operation id="5430" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1688" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:665 %image_addr_2328 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2804

]]></Node>
<StgValue><ssdm name="image_addr_2328"/></StgValue>
</operation>

<operation id="5431" st_id="165" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1689" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:666 %add_ln59_1980 = add i12 %add_ln59_1974, i12 9

]]></Node>
<StgValue><ssdm name="add_ln59_1980"/></StgValue>
</operation>

<operation id="5432" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1690" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:667 %zext_ln59_2805 = zext i12 %add_ln59_1980

]]></Node>
<StgValue><ssdm name="zext_ln59_2805"/></StgValue>
</operation>

<operation id="5433" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1691" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:668 %image_addr_2329 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2805

]]></Node>
<StgValue><ssdm name="image_addr_2329"/></StgValue>
</operation>

<operation id="5434" st_id="165" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1845" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:822 %add40_4_1822_18 = fadd i32 %add40_4_1822_17, i32 %mul_4_1821_18

]]></Node>
<StgValue><ssdm name="add40_4_1822_18"/></StgValue>
</operation>

<operation id="5435" st_id="165" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3653" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2630 %mul_4_3_1 = fmul i32 %conv2_weights_1_load_2320_read, i32 %image_load_2320

]]></Node>
<StgValue><ssdm name="mul_4_3_1"/></StgValue>
</operation>

<operation id="5436" st_id="165" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3656" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2633 %mul_4_3_1_1 = fmul i32 %conv2_weights_1_load_2321_read, i32 %image_load_2321

]]></Node>
<StgValue><ssdm name="mul_4_3_1_1"/></StgValue>
</operation>

<operation id="5437" st_id="165" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3659" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2636 %mul_4_3_1_2 = fmul i32 %conv2_weights_1_load_2322_read, i32 %image_load_2322

]]></Node>
<StgValue><ssdm name="mul_4_3_1_2"/></StgValue>
</operation>

<operation id="5438" st_id="165" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3662" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2639 %mul_4_3_1_3 = fmul i32 %conv2_weights_1_load_2323_read, i32 %image_load_2323

]]></Node>
<StgValue><ssdm name="mul_4_3_1_3"/></StgValue>
</operation>

<operation id="5439" st_id="165" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3665" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2642 %mul_4_3_1_4 = fmul i32 %conv2_weights_1_load_2324_read, i32 %image_load_2324

]]></Node>
<StgValue><ssdm name="mul_4_3_1_4"/></StgValue>
</operation>

<operation id="5440" st_id="165" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3668" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2645 %mul_4_3_1_5 = fmul i32 %conv2_weights_1_load_2325_read, i32 %image_load_2325

]]></Node>
<StgValue><ssdm name="mul_4_3_1_5"/></StgValue>
</operation>

<operation id="5441" st_id="165" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3670" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2647 %image_load_2326 = load i12 %image_addr_2326

]]></Node>
<StgValue><ssdm name="image_load_2326"/></StgValue>
</operation>

<operation id="5442" st_id="165" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3673" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2650 %image_load_2327 = load i12 %image_addr_2327

]]></Node>
<StgValue><ssdm name="image_load_2327"/></StgValue>
</operation>

<operation id="5443" st_id="165" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3676" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2653 %image_load_2328 = load i12 %image_addr_2328

]]></Node>
<StgValue><ssdm name="image_load_2328"/></StgValue>
</operation>

<operation id="5444" st_id="165" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3679" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2656 %image_load_2329 = load i12 %image_addr_2329

]]></Node>
<StgValue><ssdm name="image_load_2329"/></StgValue>
</operation>
</state>

<state id="166" st_id="167">

<operation id="5445" st_id="166" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1692" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:669 %add_ln59_1981 = add i12 %add_ln59_1974, i12 10

]]></Node>
<StgValue><ssdm name="add_ln59_1981"/></StgValue>
</operation>

<operation id="5446" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1693" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:670 %zext_ln59_2806 = zext i12 %add_ln59_1981

]]></Node>
<StgValue><ssdm name="zext_ln59_2806"/></StgValue>
</operation>

<operation id="5447" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1694" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:671 %image_addr_2330 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2806

]]></Node>
<StgValue><ssdm name="image_addr_2330"/></StgValue>
</operation>

<operation id="5448" st_id="166" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1695" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:672 %add_ln59_1982 = add i12 %add_ln59_1974, i12 11

]]></Node>
<StgValue><ssdm name="add_ln59_1982"/></StgValue>
</operation>

<operation id="5449" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1696" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:673 %zext_ln59_2807 = zext i12 %add_ln59_1982

]]></Node>
<StgValue><ssdm name="zext_ln59_2807"/></StgValue>
</operation>

<operation id="5450" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1697" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:674 %image_addr_2331 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2807

]]></Node>
<StgValue><ssdm name="image_addr_2331"/></StgValue>
</operation>

<operation id="5451" st_id="166" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1147 %add40_4_24 = fadd i32 %add40_4_1822_18, i32 %mul_4_24

]]></Node>
<StgValue><ssdm name="add40_4_24"/></StgValue>
</operation>

<operation id="5452" st_id="166" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3659" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2636 %mul_4_3_1_2 = fmul i32 %conv2_weights_1_load_2322_read, i32 %image_load_2322

]]></Node>
<StgValue><ssdm name="mul_4_3_1_2"/></StgValue>
</operation>

<operation id="5453" st_id="166" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3662" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2639 %mul_4_3_1_3 = fmul i32 %conv2_weights_1_load_2323_read, i32 %image_load_2323

]]></Node>
<StgValue><ssdm name="mul_4_3_1_3"/></StgValue>
</operation>

<operation id="5454" st_id="166" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3665" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2642 %mul_4_3_1_4 = fmul i32 %conv2_weights_1_load_2324_read, i32 %image_load_2324

]]></Node>
<StgValue><ssdm name="mul_4_3_1_4"/></StgValue>
</operation>

<operation id="5455" st_id="166" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3668" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2645 %mul_4_3_1_5 = fmul i32 %conv2_weights_1_load_2325_read, i32 %image_load_2325

]]></Node>
<StgValue><ssdm name="mul_4_3_1_5"/></StgValue>
</operation>

<operation id="5456" st_id="166" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3671" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2648 %mul_4_3_1_6 = fmul i32 %conv2_weights_1_load_2326_read, i32 %image_load_2326

]]></Node>
<StgValue><ssdm name="mul_4_3_1_6"/></StgValue>
</operation>

<operation id="5457" st_id="166" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3674" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2651 %mul_4_3_1_7 = fmul i32 %conv2_weights_1_load_2327_read, i32 %image_load_2327

]]></Node>
<StgValue><ssdm name="mul_4_3_1_7"/></StgValue>
</operation>

<operation id="5458" st_id="166" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3676" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2653 %image_load_2328 = load i12 %image_addr_2328

]]></Node>
<StgValue><ssdm name="image_load_2328"/></StgValue>
</operation>

<operation id="5459" st_id="166" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3679" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2656 %image_load_2329 = load i12 %image_addr_2329

]]></Node>
<StgValue><ssdm name="image_load_2329"/></StgValue>
</operation>

<operation id="5460" st_id="166" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3682" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2659 %image_load_2330 = load i12 %image_addr_2330

]]></Node>
<StgValue><ssdm name="image_load_2330"/></StgValue>
</operation>

<operation id="5461" st_id="166" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3685" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2662 %image_load_2331 = load i12 %image_addr_2331

]]></Node>
<StgValue><ssdm name="image_load_2331"/></StgValue>
</operation>
</state>

<state id="167" st_id="168">

<operation id="5462" st_id="167" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1698" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:675 %add_ln59_1983 = add i12 %add_ln59_1974, i12 12

]]></Node>
<StgValue><ssdm name="add_ln59_1983"/></StgValue>
</operation>

<operation id="5463" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1699" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:676 %zext_ln59_2808 = zext i12 %add_ln59_1983

]]></Node>
<StgValue><ssdm name="zext_ln59_2808"/></StgValue>
</operation>

<operation id="5464" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1700" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:677 %image_addr_2332 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2808

]]></Node>
<StgValue><ssdm name="image_addr_2332"/></StgValue>
</operation>

<operation id="5465" st_id="167" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1701" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:678 %add_ln59_1984 = add i12 %add_ln59_1974, i12 13

]]></Node>
<StgValue><ssdm name="add_ln59_1984"/></StgValue>
</operation>

<operation id="5466" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1702" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:679 %zext_ln59_2809 = zext i12 %add_ln59_1984

]]></Node>
<StgValue><ssdm name="zext_ln59_2809"/></StgValue>
</operation>

<operation id="5467" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1703" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:680 %image_addr_2333 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2809

]]></Node>
<StgValue><ssdm name="image_addr_2333"/></StgValue>
</operation>

<operation id="5468" st_id="167" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1147 %add40_4_24 = fadd i32 %add40_4_1822_18, i32 %mul_4_24

]]></Node>
<StgValue><ssdm name="add40_4_24"/></StgValue>
</operation>

<operation id="5469" st_id="167" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3665" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2642 %mul_4_3_1_4 = fmul i32 %conv2_weights_1_load_2324_read, i32 %image_load_2324

]]></Node>
<StgValue><ssdm name="mul_4_3_1_4"/></StgValue>
</operation>

<operation id="5470" st_id="167" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3668" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2645 %mul_4_3_1_5 = fmul i32 %conv2_weights_1_load_2325_read, i32 %image_load_2325

]]></Node>
<StgValue><ssdm name="mul_4_3_1_5"/></StgValue>
</operation>

<operation id="5471" st_id="167" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3671" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2648 %mul_4_3_1_6 = fmul i32 %conv2_weights_1_load_2326_read, i32 %image_load_2326

]]></Node>
<StgValue><ssdm name="mul_4_3_1_6"/></StgValue>
</operation>

<operation id="5472" st_id="167" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3674" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2651 %mul_4_3_1_7 = fmul i32 %conv2_weights_1_load_2327_read, i32 %image_load_2327

]]></Node>
<StgValue><ssdm name="mul_4_3_1_7"/></StgValue>
</operation>

<operation id="5473" st_id="167" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3677" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2654 %mul_4_3_1_8 = fmul i32 %conv2_weights_1_load_2328_read, i32 %image_load_2328

]]></Node>
<StgValue><ssdm name="mul_4_3_1_8"/></StgValue>
</operation>

<operation id="5474" st_id="167" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3680" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2657 %mul_4_3_1_9 = fmul i32 %conv2_weights_1_load_2329_read, i32 %image_load_2329

]]></Node>
<StgValue><ssdm name="mul_4_3_1_9"/></StgValue>
</operation>

<operation id="5475" st_id="167" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3682" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2659 %image_load_2330 = load i12 %image_addr_2330

]]></Node>
<StgValue><ssdm name="image_load_2330"/></StgValue>
</operation>

<operation id="5476" st_id="167" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3685" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2662 %image_load_2331 = load i12 %image_addr_2331

]]></Node>
<StgValue><ssdm name="image_load_2331"/></StgValue>
</operation>

<operation id="5477" st_id="167" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3688" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2665 %image_load_2332 = load i12 %image_addr_2332

]]></Node>
<StgValue><ssdm name="image_load_2332"/></StgValue>
</operation>

<operation id="5478" st_id="167" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3691" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2668 %image_load_2333 = load i12 %image_addr_2333

]]></Node>
<StgValue><ssdm name="image_load_2333"/></StgValue>
</operation>
</state>

<state id="168" st_id="169">

<operation id="5479" st_id="168" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1704" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:681 %add_ln59_1985 = add i12 %add_ln59_1974, i12 14

]]></Node>
<StgValue><ssdm name="add_ln59_1985"/></StgValue>
</operation>

<operation id="5480" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1705" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:682 %zext_ln59_2810 = zext i12 %add_ln59_1985

]]></Node>
<StgValue><ssdm name="zext_ln59_2810"/></StgValue>
</operation>

<operation id="5481" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1706" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:683 %image_addr_2334 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2810

]]></Node>
<StgValue><ssdm name="image_addr_2334"/></StgValue>
</operation>

<operation id="5482" st_id="168" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1707" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:684 %add_ln59_1986 = add i12 %add_ln59_1974, i12 15

]]></Node>
<StgValue><ssdm name="add_ln59_1986"/></StgValue>
</operation>

<operation id="5483" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1708" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:685 %zext_ln59_2811 = zext i12 %add_ln59_1986

]]></Node>
<StgValue><ssdm name="zext_ln59_2811"/></StgValue>
</operation>

<operation id="5484" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1709" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:686 %image_addr_2335 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2811

]]></Node>
<StgValue><ssdm name="image_addr_2335"/></StgValue>
</operation>

<operation id="5485" st_id="168" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1147 %add40_4_24 = fadd i32 %add40_4_1822_18, i32 %mul_4_24

]]></Node>
<StgValue><ssdm name="add40_4_24"/></StgValue>
</operation>

<operation id="5486" st_id="168" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3671" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2648 %mul_4_3_1_6 = fmul i32 %conv2_weights_1_load_2326_read, i32 %image_load_2326

]]></Node>
<StgValue><ssdm name="mul_4_3_1_6"/></StgValue>
</operation>

<operation id="5487" st_id="168" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3674" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2651 %mul_4_3_1_7 = fmul i32 %conv2_weights_1_load_2327_read, i32 %image_load_2327

]]></Node>
<StgValue><ssdm name="mul_4_3_1_7"/></StgValue>
</operation>

<operation id="5488" st_id="168" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3677" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2654 %mul_4_3_1_8 = fmul i32 %conv2_weights_1_load_2328_read, i32 %image_load_2328

]]></Node>
<StgValue><ssdm name="mul_4_3_1_8"/></StgValue>
</operation>

<operation id="5489" st_id="168" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3680" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2657 %mul_4_3_1_9 = fmul i32 %conv2_weights_1_load_2329_read, i32 %image_load_2329

]]></Node>
<StgValue><ssdm name="mul_4_3_1_9"/></StgValue>
</operation>

<operation id="5490" st_id="168" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3683" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2660 %mul_4_3_1_s = fmul i32 %conv2_weights_1_load_2330_read, i32 %image_load_2330

]]></Node>
<StgValue><ssdm name="mul_4_3_1_s"/></StgValue>
</operation>

<operation id="5491" st_id="168" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3686" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2663 %mul_4_3_1_10 = fmul i32 %conv2_weights_1_load_2331_read, i32 %image_load_2331

]]></Node>
<StgValue><ssdm name="mul_4_3_1_10"/></StgValue>
</operation>

<operation id="5492" st_id="168" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3688" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2665 %image_load_2332 = load i12 %image_addr_2332

]]></Node>
<StgValue><ssdm name="image_load_2332"/></StgValue>
</operation>

<operation id="5493" st_id="168" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3691" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2668 %image_load_2333 = load i12 %image_addr_2333

]]></Node>
<StgValue><ssdm name="image_load_2333"/></StgValue>
</operation>

<operation id="5494" st_id="168" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3694" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2671 %image_load_2334 = load i12 %image_addr_2334

]]></Node>
<StgValue><ssdm name="image_load_2334"/></StgValue>
</operation>

<operation id="5495" st_id="168" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3697" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2674 %image_load_2335 = load i12 %image_addr_2335

]]></Node>
<StgValue><ssdm name="image_load_2335"/></StgValue>
</operation>
</state>

<state id="169" st_id="170">

<operation id="5496" st_id="169" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1710" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:687 %add_ln59_1987 = add i12 %add_ln59_1974, i12 16

]]></Node>
<StgValue><ssdm name="add_ln59_1987"/></StgValue>
</operation>

<operation id="5497" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1711" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:688 %zext_ln59_2812 = zext i12 %add_ln59_1987

]]></Node>
<StgValue><ssdm name="zext_ln59_2812"/></StgValue>
</operation>

<operation id="5498" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1712" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:689 %image_addr_2336 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2812

]]></Node>
<StgValue><ssdm name="image_addr_2336"/></StgValue>
</operation>

<operation id="5499" st_id="169" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1713" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:690 %add_ln59_1988 = add i12 %add_ln59_1974, i12 17

]]></Node>
<StgValue><ssdm name="add_ln59_1988"/></StgValue>
</operation>

<operation id="5500" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1714" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:691 %zext_ln59_2813 = zext i12 %add_ln59_1988

]]></Node>
<StgValue><ssdm name="zext_ln59_2813"/></StgValue>
</operation>

<operation id="5501" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1715" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:692 %image_addr_2337 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2813

]]></Node>
<StgValue><ssdm name="image_addr_2337"/></StgValue>
</operation>

<operation id="5502" st_id="169" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1147 %add40_4_24 = fadd i32 %add40_4_1822_18, i32 %mul_4_24

]]></Node>
<StgValue><ssdm name="add40_4_24"/></StgValue>
</operation>

<operation id="5503" st_id="169" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3677" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2654 %mul_4_3_1_8 = fmul i32 %conv2_weights_1_load_2328_read, i32 %image_load_2328

]]></Node>
<StgValue><ssdm name="mul_4_3_1_8"/></StgValue>
</operation>

<operation id="5504" st_id="169" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3680" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2657 %mul_4_3_1_9 = fmul i32 %conv2_weights_1_load_2329_read, i32 %image_load_2329

]]></Node>
<StgValue><ssdm name="mul_4_3_1_9"/></StgValue>
</operation>

<operation id="5505" st_id="169" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3683" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2660 %mul_4_3_1_s = fmul i32 %conv2_weights_1_load_2330_read, i32 %image_load_2330

]]></Node>
<StgValue><ssdm name="mul_4_3_1_s"/></StgValue>
</operation>

<operation id="5506" st_id="169" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3686" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2663 %mul_4_3_1_10 = fmul i32 %conv2_weights_1_load_2331_read, i32 %image_load_2331

]]></Node>
<StgValue><ssdm name="mul_4_3_1_10"/></StgValue>
</operation>

<operation id="5507" st_id="169" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3689" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2666 %mul_4_3_1_11 = fmul i32 %conv2_weights_1_load_2332_read, i32 %image_load_2332

]]></Node>
<StgValue><ssdm name="mul_4_3_1_11"/></StgValue>
</operation>

<operation id="5508" st_id="169" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3692" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2669 %mul_4_3_1_12 = fmul i32 %conv2_weights_1_load_2333_read, i32 %image_load_2333

]]></Node>
<StgValue><ssdm name="mul_4_3_1_12"/></StgValue>
</operation>

<operation id="5509" st_id="169" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3694" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2671 %image_load_2334 = load i12 %image_addr_2334

]]></Node>
<StgValue><ssdm name="image_load_2334"/></StgValue>
</operation>

<operation id="5510" st_id="169" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3697" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2674 %image_load_2335 = load i12 %image_addr_2335

]]></Node>
<StgValue><ssdm name="image_load_2335"/></StgValue>
</operation>

<operation id="5511" st_id="169" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3700" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2677 %image_load_2336 = load i12 %image_addr_2336

]]></Node>
<StgValue><ssdm name="image_load_2336"/></StgValue>
</operation>

<operation id="5512" st_id="169" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3703" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2680 %image_load_2337 = load i12 %image_addr_2337

]]></Node>
<StgValue><ssdm name="image_load_2337"/></StgValue>
</operation>
</state>

<state id="170" st_id="171">

<operation id="5513" st_id="170" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1716" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:693 %add_ln59_1989 = add i12 %add_ln59_1974, i12 18

]]></Node>
<StgValue><ssdm name="add_ln59_1989"/></StgValue>
</operation>

<operation id="5514" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1717" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:694 %zext_ln59_2814 = zext i12 %add_ln59_1989

]]></Node>
<StgValue><ssdm name="zext_ln59_2814"/></StgValue>
</operation>

<operation id="5515" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1718" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:695 %image_addr_2338 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2814

]]></Node>
<StgValue><ssdm name="image_addr_2338"/></StgValue>
</operation>

<operation id="5516" st_id="170" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1719" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:696 %add_ln59_1990 = add i12 %add_ln59_1974, i12 19

]]></Node>
<StgValue><ssdm name="add_ln59_1990"/></StgValue>
</operation>

<operation id="5517" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1720" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:697 %zext_ln59_2815 = zext i12 %add_ln59_1990

]]></Node>
<StgValue><ssdm name="zext_ln59_2815"/></StgValue>
</operation>

<operation id="5518" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1721" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:698 %image_addr_2339 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2815

]]></Node>
<StgValue><ssdm name="image_addr_2339"/></StgValue>
</operation>

<operation id="5519" st_id="170" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1150 %add40_4_2829_1 = fadd i32 %add40_4_24, i32 %mul_4_2828_1

]]></Node>
<StgValue><ssdm name="add40_4_2829_1"/></StgValue>
</operation>

<operation id="5520" st_id="170" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3683" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2660 %mul_4_3_1_s = fmul i32 %conv2_weights_1_load_2330_read, i32 %image_load_2330

]]></Node>
<StgValue><ssdm name="mul_4_3_1_s"/></StgValue>
</operation>

<operation id="5521" st_id="170" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3686" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2663 %mul_4_3_1_10 = fmul i32 %conv2_weights_1_load_2331_read, i32 %image_load_2331

]]></Node>
<StgValue><ssdm name="mul_4_3_1_10"/></StgValue>
</operation>

<operation id="5522" st_id="170" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3689" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2666 %mul_4_3_1_11 = fmul i32 %conv2_weights_1_load_2332_read, i32 %image_load_2332

]]></Node>
<StgValue><ssdm name="mul_4_3_1_11"/></StgValue>
</operation>

<operation id="5523" st_id="170" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3692" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2669 %mul_4_3_1_12 = fmul i32 %conv2_weights_1_load_2333_read, i32 %image_load_2333

]]></Node>
<StgValue><ssdm name="mul_4_3_1_12"/></StgValue>
</operation>

<operation id="5524" st_id="170" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3695" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2672 %mul_4_3_1_13 = fmul i32 %conv2_weights_1_load_2334_read, i32 %image_load_2334

]]></Node>
<StgValue><ssdm name="mul_4_3_1_13"/></StgValue>
</operation>

<operation id="5525" st_id="170" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3698" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2675 %mul_4_3_1_14 = fmul i32 %conv2_weights_1_load_2335_read, i32 %image_load_2335

]]></Node>
<StgValue><ssdm name="mul_4_3_1_14"/></StgValue>
</operation>

<operation id="5526" st_id="170" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3700" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2677 %image_load_2336 = load i12 %image_addr_2336

]]></Node>
<StgValue><ssdm name="image_load_2336"/></StgValue>
</operation>

<operation id="5527" st_id="170" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3703" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2680 %image_load_2337 = load i12 %image_addr_2337

]]></Node>
<StgValue><ssdm name="image_load_2337"/></StgValue>
</operation>

<operation id="5528" st_id="170" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3706" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2683 %image_load_2338 = load i12 %image_addr_2338

]]></Node>
<StgValue><ssdm name="image_load_2338"/></StgValue>
</operation>

<operation id="5529" st_id="170" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3709" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2686 %image_load_2339 = load i12 %image_addr_2339

]]></Node>
<StgValue><ssdm name="image_load_2339"/></StgValue>
</operation>
</state>

<state id="171" st_id="172">

<operation id="5530" st_id="171" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2040" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc68.4:1017 %add_ln59_2063 = add i10 %sext_ln51_12, i10 %zext_ln59_2836

]]></Node>
<StgValue><ssdm name="add_ln59_2063"/></StgValue>
</operation>

<operation id="5531" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2041" bw="8" op_0_bw="10">
<![CDATA[
for.inc68.4:1018 %trunc_ln59_133 = trunc i10 %add_ln59_2063

]]></Node>
<StgValue><ssdm name="trunc_ln59_133"/></StgValue>
</operation>

<operation id="5532" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2042" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
for.inc68.4:1019 %p_shl270 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln59_133, i4 0

]]></Node>
<StgValue><ssdm name="p_shl270"/></StgValue>
</operation>

<operation id="5533" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2043" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
for.inc68.4:1020 %p_shl271 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %add_ln59_2063, i2 0

]]></Node>
<StgValue><ssdm name="p_shl271"/></StgValue>
</operation>

<operation id="5534" st_id="171" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2044" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1021 %add_ln59_2064 = add i12 %p_shl270, i12 %p_shl271

]]></Node>
<StgValue><ssdm name="add_ln59_2064"/></StgValue>
</operation>

<operation id="5535" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2045" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1022 %zext_ln59_2897 = zext i12 %add_ln59_2064

]]></Node>
<StgValue><ssdm name="zext_ln59_2897"/></StgValue>
</operation>

<operation id="5536" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2046" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1023 %image_addr_2340 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2897

]]></Node>
<StgValue><ssdm name="image_addr_2340"/></StgValue>
</operation>

<operation id="5537" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2047" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1024 %or_ln59_339 = or i12 %add_ln59_2064, i12 1

]]></Node>
<StgValue><ssdm name="or_ln59_339"/></StgValue>
</operation>

<operation id="5538" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2048" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1025 %zext_ln59_2898 = zext i12 %or_ln59_339

]]></Node>
<StgValue><ssdm name="zext_ln59_2898"/></StgValue>
</operation>

<operation id="5539" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2049" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1026 %image_addr_2341 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2898

]]></Node>
<StgValue><ssdm name="image_addr_2341"/></StgValue>
</operation>

<operation id="5540" st_id="171" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1150 %add40_4_2829_1 = fadd i32 %add40_4_24, i32 %mul_4_2828_1

]]></Node>
<StgValue><ssdm name="add40_4_2829_1"/></StgValue>
</operation>

<operation id="5541" st_id="171" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3689" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2666 %mul_4_3_1_11 = fmul i32 %conv2_weights_1_load_2332_read, i32 %image_load_2332

]]></Node>
<StgValue><ssdm name="mul_4_3_1_11"/></StgValue>
</operation>

<operation id="5542" st_id="171" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3692" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2669 %mul_4_3_1_12 = fmul i32 %conv2_weights_1_load_2333_read, i32 %image_load_2333

]]></Node>
<StgValue><ssdm name="mul_4_3_1_12"/></StgValue>
</operation>

<operation id="5543" st_id="171" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3695" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2672 %mul_4_3_1_13 = fmul i32 %conv2_weights_1_load_2334_read, i32 %image_load_2334

]]></Node>
<StgValue><ssdm name="mul_4_3_1_13"/></StgValue>
</operation>

<operation id="5544" st_id="171" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3698" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2675 %mul_4_3_1_14 = fmul i32 %conv2_weights_1_load_2335_read, i32 %image_load_2335

]]></Node>
<StgValue><ssdm name="mul_4_3_1_14"/></StgValue>
</operation>

<operation id="5545" st_id="171" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3701" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2678 %mul_4_3_1_15 = fmul i32 %conv2_weights_1_load_2336_read, i32 %image_load_2336

]]></Node>
<StgValue><ssdm name="mul_4_3_1_15"/></StgValue>
</operation>

<operation id="5546" st_id="171" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3704" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2681 %mul_4_3_1_16 = fmul i32 %conv2_weights_1_load_2337_read, i32 %image_load_2337

]]></Node>
<StgValue><ssdm name="mul_4_3_1_16"/></StgValue>
</operation>

<operation id="5547" st_id="171" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3706" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2683 %image_load_2338 = load i12 %image_addr_2338

]]></Node>
<StgValue><ssdm name="image_load_2338"/></StgValue>
</operation>

<operation id="5548" st_id="171" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3709" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2686 %image_load_2339 = load i12 %image_addr_2339

]]></Node>
<StgValue><ssdm name="image_load_2339"/></StgValue>
</operation>

<operation id="5549" st_id="171" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3712" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2689 %image_load_2340 = load i12 %image_addr_2340

]]></Node>
<StgValue><ssdm name="image_load_2340"/></StgValue>
</operation>

<operation id="5550" st_id="171" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3715" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2692 %image_load_2341 = load i12 %image_addr_2341

]]></Node>
<StgValue><ssdm name="image_load_2341"/></StgValue>
</operation>
</state>

<state id="172" st_id="173">

<operation id="5551" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2050" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1027 %or_ln59_340 = or i12 %add_ln59_2064, i12 2

]]></Node>
<StgValue><ssdm name="or_ln59_340"/></StgValue>
</operation>

<operation id="5552" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2051" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1028 %zext_ln59_2899 = zext i12 %or_ln59_340

]]></Node>
<StgValue><ssdm name="zext_ln59_2899"/></StgValue>
</operation>

<operation id="5553" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2052" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1029 %image_addr_2342 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2899

]]></Node>
<StgValue><ssdm name="image_addr_2342"/></StgValue>
</operation>

<operation id="5554" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2053" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1030 %or_ln59_341 = or i12 %add_ln59_2064, i12 3

]]></Node>
<StgValue><ssdm name="or_ln59_341"/></StgValue>
</operation>

<operation id="5555" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2054" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1031 %zext_ln59_2900 = zext i12 %or_ln59_341

]]></Node>
<StgValue><ssdm name="zext_ln59_2900"/></StgValue>
</operation>

<operation id="5556" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2055" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1032 %image_addr_2343 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2900

]]></Node>
<StgValue><ssdm name="image_addr_2343"/></StgValue>
</operation>

<operation id="5557" st_id="172" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1150 %add40_4_2829_1 = fadd i32 %add40_4_24, i32 %mul_4_2828_1

]]></Node>
<StgValue><ssdm name="add40_4_2829_1"/></StgValue>
</operation>

<operation id="5558" st_id="172" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3695" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2672 %mul_4_3_1_13 = fmul i32 %conv2_weights_1_load_2334_read, i32 %image_load_2334

]]></Node>
<StgValue><ssdm name="mul_4_3_1_13"/></StgValue>
</operation>

<operation id="5559" st_id="172" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3698" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2675 %mul_4_3_1_14 = fmul i32 %conv2_weights_1_load_2335_read, i32 %image_load_2335

]]></Node>
<StgValue><ssdm name="mul_4_3_1_14"/></StgValue>
</operation>

<operation id="5560" st_id="172" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3701" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2678 %mul_4_3_1_15 = fmul i32 %conv2_weights_1_load_2336_read, i32 %image_load_2336

]]></Node>
<StgValue><ssdm name="mul_4_3_1_15"/></StgValue>
</operation>

<operation id="5561" st_id="172" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3704" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2681 %mul_4_3_1_16 = fmul i32 %conv2_weights_1_load_2337_read, i32 %image_load_2337

]]></Node>
<StgValue><ssdm name="mul_4_3_1_16"/></StgValue>
</operation>

<operation id="5562" st_id="172" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3707" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2684 %mul_4_3_1_17 = fmul i32 %conv2_weights_1_load_2338_read, i32 %image_load_2338

]]></Node>
<StgValue><ssdm name="mul_4_3_1_17"/></StgValue>
</operation>

<operation id="5563" st_id="172" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3710" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2687 %mul_4_3_1_18 = fmul i32 %conv2_weights_1_load_2339_read, i32 %image_load_2339

]]></Node>
<StgValue><ssdm name="mul_4_3_1_18"/></StgValue>
</operation>

<operation id="5564" st_id="172" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3712" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2689 %image_load_2340 = load i12 %image_addr_2340

]]></Node>
<StgValue><ssdm name="image_load_2340"/></StgValue>
</operation>

<operation id="5565" st_id="172" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3715" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2692 %image_load_2341 = load i12 %image_addr_2341

]]></Node>
<StgValue><ssdm name="image_load_2341"/></StgValue>
</operation>

<operation id="5566" st_id="172" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3718" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2695 %image_load_2342 = load i12 %image_addr_2342

]]></Node>
<StgValue><ssdm name="image_load_2342"/></StgValue>
</operation>

<operation id="5567" st_id="172" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3721" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2698 %image_load_2343 = load i12 %image_addr_2343

]]></Node>
<StgValue><ssdm name="image_load_2343"/></StgValue>
</operation>
</state>

<state id="173" st_id="174">

<operation id="5568" st_id="173" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2056" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1033 %add_ln59_2065 = add i12 %add_ln59_2064, i12 4

]]></Node>
<StgValue><ssdm name="add_ln59_2065"/></StgValue>
</operation>

<operation id="5569" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2057" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1034 %zext_ln59_2901 = zext i12 %add_ln59_2065

]]></Node>
<StgValue><ssdm name="zext_ln59_2901"/></StgValue>
</operation>

<operation id="5570" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2058" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1035 %image_addr_2344 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2901

]]></Node>
<StgValue><ssdm name="image_addr_2344"/></StgValue>
</operation>

<operation id="5571" st_id="173" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2059" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1036 %add_ln59_2066 = add i12 %add_ln59_2064, i12 5

]]></Node>
<StgValue><ssdm name="add_ln59_2066"/></StgValue>
</operation>

<operation id="5572" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2060" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1037 %zext_ln59_2902 = zext i12 %add_ln59_2066

]]></Node>
<StgValue><ssdm name="zext_ln59_2902"/></StgValue>
</operation>

<operation id="5573" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2061" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1038 %image_addr_2345 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2902

]]></Node>
<StgValue><ssdm name="image_addr_2345"/></StgValue>
</operation>

<operation id="5574" st_id="173" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1150 %add40_4_2829_1 = fadd i32 %add40_4_24, i32 %mul_4_2828_1

]]></Node>
<StgValue><ssdm name="add40_4_2829_1"/></StgValue>
</operation>

<operation id="5575" st_id="173" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3701" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2678 %mul_4_3_1_15 = fmul i32 %conv2_weights_1_load_2336_read, i32 %image_load_2336

]]></Node>
<StgValue><ssdm name="mul_4_3_1_15"/></StgValue>
</operation>

<operation id="5576" st_id="173" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3704" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2681 %mul_4_3_1_16 = fmul i32 %conv2_weights_1_load_2337_read, i32 %image_load_2337

]]></Node>
<StgValue><ssdm name="mul_4_3_1_16"/></StgValue>
</operation>

<operation id="5577" st_id="173" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3707" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2684 %mul_4_3_1_17 = fmul i32 %conv2_weights_1_load_2338_read, i32 %image_load_2338

]]></Node>
<StgValue><ssdm name="mul_4_3_1_17"/></StgValue>
</operation>

<operation id="5578" st_id="173" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3710" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2687 %mul_4_3_1_18 = fmul i32 %conv2_weights_1_load_2339_read, i32 %image_load_2339

]]></Node>
<StgValue><ssdm name="mul_4_3_1_18"/></StgValue>
</operation>

<operation id="5579" st_id="173" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3713" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2690 %mul_4_3_2 = fmul i32 %conv2_weights_1_load_2340_read, i32 %image_load_2340

]]></Node>
<StgValue><ssdm name="mul_4_3_2"/></StgValue>
</operation>

<operation id="5580" st_id="173" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3716" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2693 %mul_4_3_2_1 = fmul i32 %conv2_weights_1_load_2341_read, i32 %image_load_2341

]]></Node>
<StgValue><ssdm name="mul_4_3_2_1"/></StgValue>
</operation>

<operation id="5581" st_id="173" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3718" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2695 %image_load_2342 = load i12 %image_addr_2342

]]></Node>
<StgValue><ssdm name="image_load_2342"/></StgValue>
</operation>

<operation id="5582" st_id="173" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3721" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2698 %image_load_2343 = load i12 %image_addr_2343

]]></Node>
<StgValue><ssdm name="image_load_2343"/></StgValue>
</operation>

<operation id="5583" st_id="173" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3724" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2701 %image_load_2344 = load i12 %image_addr_2344

]]></Node>
<StgValue><ssdm name="image_load_2344"/></StgValue>
</operation>

<operation id="5584" st_id="173" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3727" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2704 %image_load_2345 = load i12 %image_addr_2345

]]></Node>
<StgValue><ssdm name="image_load_2345"/></StgValue>
</operation>
</state>

<state id="174" st_id="175">

<operation id="5585" st_id="174" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2062" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1039 %add_ln59_2067 = add i12 %add_ln59_2064, i12 6

]]></Node>
<StgValue><ssdm name="add_ln59_2067"/></StgValue>
</operation>

<operation id="5586" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2063" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1040 %zext_ln59_2903 = zext i12 %add_ln59_2067

]]></Node>
<StgValue><ssdm name="zext_ln59_2903"/></StgValue>
</operation>

<operation id="5587" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2064" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1041 %image_addr_2346 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2903

]]></Node>
<StgValue><ssdm name="image_addr_2346"/></StgValue>
</operation>

<operation id="5588" st_id="174" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2065" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1042 %add_ln59_2068 = add i12 %add_ln59_2064, i12 7

]]></Node>
<StgValue><ssdm name="add_ln59_2068"/></StgValue>
</operation>

<operation id="5589" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2066" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1043 %zext_ln59_2904 = zext i12 %add_ln59_2068

]]></Node>
<StgValue><ssdm name="zext_ln59_2904"/></StgValue>
</operation>

<operation id="5590" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2067" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1044 %image_addr_2347 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2904

]]></Node>
<StgValue><ssdm name="image_addr_2347"/></StgValue>
</operation>

<operation id="5591" st_id="174" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1153 %add40_4_2829_2 = fadd i32 %add40_4_2829_1, i32 %mul_4_2828_2

]]></Node>
<StgValue><ssdm name="add40_4_2829_2"/></StgValue>
</operation>

<operation id="5592" st_id="174" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3707" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2684 %mul_4_3_1_17 = fmul i32 %conv2_weights_1_load_2338_read, i32 %image_load_2338

]]></Node>
<StgValue><ssdm name="mul_4_3_1_17"/></StgValue>
</operation>

<operation id="5593" st_id="174" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3710" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2687 %mul_4_3_1_18 = fmul i32 %conv2_weights_1_load_2339_read, i32 %image_load_2339

]]></Node>
<StgValue><ssdm name="mul_4_3_1_18"/></StgValue>
</operation>

<operation id="5594" st_id="174" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3713" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2690 %mul_4_3_2 = fmul i32 %conv2_weights_1_load_2340_read, i32 %image_load_2340

]]></Node>
<StgValue><ssdm name="mul_4_3_2"/></StgValue>
</operation>

<operation id="5595" st_id="174" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3716" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2693 %mul_4_3_2_1 = fmul i32 %conv2_weights_1_load_2341_read, i32 %image_load_2341

]]></Node>
<StgValue><ssdm name="mul_4_3_2_1"/></StgValue>
</operation>

<operation id="5596" st_id="174" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3719" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2696 %mul_4_3_2_2 = fmul i32 %conv2_weights_1_load_2342_read, i32 %image_load_2342

]]></Node>
<StgValue><ssdm name="mul_4_3_2_2"/></StgValue>
</operation>

<operation id="5597" st_id="174" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3722" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2699 %mul_4_3_2_3 = fmul i32 %conv2_weights_1_load_2343_read, i32 %image_load_2343

]]></Node>
<StgValue><ssdm name="mul_4_3_2_3"/></StgValue>
</operation>

<operation id="5598" st_id="174" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3724" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2701 %image_load_2344 = load i12 %image_addr_2344

]]></Node>
<StgValue><ssdm name="image_load_2344"/></StgValue>
</operation>

<operation id="5599" st_id="174" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3727" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2704 %image_load_2345 = load i12 %image_addr_2345

]]></Node>
<StgValue><ssdm name="image_load_2345"/></StgValue>
</operation>

<operation id="5600" st_id="174" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3730" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2707 %image_load_2346 = load i12 %image_addr_2346

]]></Node>
<StgValue><ssdm name="image_load_2346"/></StgValue>
</operation>

<operation id="5601" st_id="174" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3733" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2710 %image_load_2347 = load i12 %image_addr_2347

]]></Node>
<StgValue><ssdm name="image_load_2347"/></StgValue>
</operation>
</state>

<state id="175" st_id="176">

<operation id="5602" st_id="175" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2068" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1045 %add_ln59_2069 = add i12 %add_ln59_2064, i12 8

]]></Node>
<StgValue><ssdm name="add_ln59_2069"/></StgValue>
</operation>

<operation id="5603" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2069" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1046 %zext_ln59_2905 = zext i12 %add_ln59_2069

]]></Node>
<StgValue><ssdm name="zext_ln59_2905"/></StgValue>
</operation>

<operation id="5604" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2070" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1047 %image_addr_2348 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2905

]]></Node>
<StgValue><ssdm name="image_addr_2348"/></StgValue>
</operation>

<operation id="5605" st_id="175" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2071" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1048 %add_ln59_2070 = add i12 %add_ln59_2064, i12 9

]]></Node>
<StgValue><ssdm name="add_ln59_2070"/></StgValue>
</operation>

<operation id="5606" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2072" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1049 %zext_ln59_2906 = zext i12 %add_ln59_2070

]]></Node>
<StgValue><ssdm name="zext_ln59_2906"/></StgValue>
</operation>

<operation id="5607" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2073" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1050 %image_addr_2349 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2906

]]></Node>
<StgValue><ssdm name="image_addr_2349"/></StgValue>
</operation>

<operation id="5608" st_id="175" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1153 %add40_4_2829_2 = fadd i32 %add40_4_2829_1, i32 %mul_4_2828_2

]]></Node>
<StgValue><ssdm name="add40_4_2829_2"/></StgValue>
</operation>

<operation id="5609" st_id="175" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3713" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2690 %mul_4_3_2 = fmul i32 %conv2_weights_1_load_2340_read, i32 %image_load_2340

]]></Node>
<StgValue><ssdm name="mul_4_3_2"/></StgValue>
</operation>

<operation id="5610" st_id="175" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3716" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2693 %mul_4_3_2_1 = fmul i32 %conv2_weights_1_load_2341_read, i32 %image_load_2341

]]></Node>
<StgValue><ssdm name="mul_4_3_2_1"/></StgValue>
</operation>

<operation id="5611" st_id="175" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3719" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2696 %mul_4_3_2_2 = fmul i32 %conv2_weights_1_load_2342_read, i32 %image_load_2342

]]></Node>
<StgValue><ssdm name="mul_4_3_2_2"/></StgValue>
</operation>

<operation id="5612" st_id="175" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3722" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2699 %mul_4_3_2_3 = fmul i32 %conv2_weights_1_load_2343_read, i32 %image_load_2343

]]></Node>
<StgValue><ssdm name="mul_4_3_2_3"/></StgValue>
</operation>

<operation id="5613" st_id="175" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3725" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2702 %mul_4_3_2_4 = fmul i32 %conv2_weights_1_load_2344_read, i32 %image_load_2344

]]></Node>
<StgValue><ssdm name="mul_4_3_2_4"/></StgValue>
</operation>

<operation id="5614" st_id="175" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3728" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2705 %mul_4_3_2_5 = fmul i32 %conv2_weights_1_load_2345_read, i32 %image_load_2345

]]></Node>
<StgValue><ssdm name="mul_4_3_2_5"/></StgValue>
</operation>

<operation id="5615" st_id="175" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3730" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2707 %image_load_2346 = load i12 %image_addr_2346

]]></Node>
<StgValue><ssdm name="image_load_2346"/></StgValue>
</operation>

<operation id="5616" st_id="175" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3733" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2710 %image_load_2347 = load i12 %image_addr_2347

]]></Node>
<StgValue><ssdm name="image_load_2347"/></StgValue>
</operation>

<operation id="5617" st_id="175" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3736" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2713 %image_load_2348 = load i12 %image_addr_2348

]]></Node>
<StgValue><ssdm name="image_load_2348"/></StgValue>
</operation>

<operation id="5618" st_id="175" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3739" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2716 %image_load_2349 = load i12 %image_addr_2349

]]></Node>
<StgValue><ssdm name="image_load_2349"/></StgValue>
</operation>
</state>

<state id="176" st_id="177">

<operation id="5619" st_id="176" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2074" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1051 %add_ln59_2071 = add i12 %add_ln59_2064, i12 10

]]></Node>
<StgValue><ssdm name="add_ln59_2071"/></StgValue>
</operation>

<operation id="5620" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2075" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1052 %zext_ln59_2907 = zext i12 %add_ln59_2071

]]></Node>
<StgValue><ssdm name="zext_ln59_2907"/></StgValue>
</operation>

<operation id="5621" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2076" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1053 %image_addr_2350 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2907

]]></Node>
<StgValue><ssdm name="image_addr_2350"/></StgValue>
</operation>

<operation id="5622" st_id="176" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2077" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1054 %add_ln59_2072 = add i12 %add_ln59_2064, i12 11

]]></Node>
<StgValue><ssdm name="add_ln59_2072"/></StgValue>
</operation>

<operation id="5623" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2078" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1055 %zext_ln59_2908 = zext i12 %add_ln59_2072

]]></Node>
<StgValue><ssdm name="zext_ln59_2908"/></StgValue>
</operation>

<operation id="5624" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2079" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1056 %image_addr_2351 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2908

]]></Node>
<StgValue><ssdm name="image_addr_2351"/></StgValue>
</operation>

<operation id="5625" st_id="176" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1153 %add40_4_2829_2 = fadd i32 %add40_4_2829_1, i32 %mul_4_2828_2

]]></Node>
<StgValue><ssdm name="add40_4_2829_2"/></StgValue>
</operation>

<operation id="5626" st_id="176" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3719" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2696 %mul_4_3_2_2 = fmul i32 %conv2_weights_1_load_2342_read, i32 %image_load_2342

]]></Node>
<StgValue><ssdm name="mul_4_3_2_2"/></StgValue>
</operation>

<operation id="5627" st_id="176" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3722" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2699 %mul_4_3_2_3 = fmul i32 %conv2_weights_1_load_2343_read, i32 %image_load_2343

]]></Node>
<StgValue><ssdm name="mul_4_3_2_3"/></StgValue>
</operation>

<operation id="5628" st_id="176" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3725" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2702 %mul_4_3_2_4 = fmul i32 %conv2_weights_1_load_2344_read, i32 %image_load_2344

]]></Node>
<StgValue><ssdm name="mul_4_3_2_4"/></StgValue>
</operation>

<operation id="5629" st_id="176" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3728" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2705 %mul_4_3_2_5 = fmul i32 %conv2_weights_1_load_2345_read, i32 %image_load_2345

]]></Node>
<StgValue><ssdm name="mul_4_3_2_5"/></StgValue>
</operation>

<operation id="5630" st_id="176" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3731" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2708 %mul_4_3_2_6 = fmul i32 %conv2_weights_1_load_2346_read, i32 %image_load_2346

]]></Node>
<StgValue><ssdm name="mul_4_3_2_6"/></StgValue>
</operation>

<operation id="5631" st_id="176" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3734" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2711 %mul_4_3_2_7 = fmul i32 %conv2_weights_1_load_2347_read, i32 %image_load_2347

]]></Node>
<StgValue><ssdm name="mul_4_3_2_7"/></StgValue>
</operation>

<operation id="5632" st_id="176" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3736" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2713 %image_load_2348 = load i12 %image_addr_2348

]]></Node>
<StgValue><ssdm name="image_load_2348"/></StgValue>
</operation>

<operation id="5633" st_id="176" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3739" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2716 %image_load_2349 = load i12 %image_addr_2349

]]></Node>
<StgValue><ssdm name="image_load_2349"/></StgValue>
</operation>

<operation id="5634" st_id="176" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3742" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2719 %image_load_2350 = load i12 %image_addr_2350

]]></Node>
<StgValue><ssdm name="image_load_2350"/></StgValue>
</operation>

<operation id="5635" st_id="176" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3745" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2722 %image_load_2351 = load i12 %image_addr_2351

]]></Node>
<StgValue><ssdm name="image_load_2351"/></StgValue>
</operation>
</state>

<state id="177" st_id="178">

<operation id="5636" st_id="177" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2080" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1057 %add_ln59_2073 = add i12 %add_ln59_2064, i12 12

]]></Node>
<StgValue><ssdm name="add_ln59_2073"/></StgValue>
</operation>

<operation id="5637" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2081" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1058 %zext_ln59_2909 = zext i12 %add_ln59_2073

]]></Node>
<StgValue><ssdm name="zext_ln59_2909"/></StgValue>
</operation>

<operation id="5638" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2082" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1059 %image_addr_2352 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2909

]]></Node>
<StgValue><ssdm name="image_addr_2352"/></StgValue>
</operation>

<operation id="5639" st_id="177" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2083" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1060 %add_ln59_2074 = add i12 %add_ln59_2064, i12 13

]]></Node>
<StgValue><ssdm name="add_ln59_2074"/></StgValue>
</operation>

<operation id="5640" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2084" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1061 %zext_ln59_2910 = zext i12 %add_ln59_2074

]]></Node>
<StgValue><ssdm name="zext_ln59_2910"/></StgValue>
</operation>

<operation id="5641" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2085" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1062 %image_addr_2353 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2910

]]></Node>
<StgValue><ssdm name="image_addr_2353"/></StgValue>
</operation>

<operation id="5642" st_id="177" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1153 %add40_4_2829_2 = fadd i32 %add40_4_2829_1, i32 %mul_4_2828_2

]]></Node>
<StgValue><ssdm name="add40_4_2829_2"/></StgValue>
</operation>

<operation id="5643" st_id="177" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3725" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2702 %mul_4_3_2_4 = fmul i32 %conv2_weights_1_load_2344_read, i32 %image_load_2344

]]></Node>
<StgValue><ssdm name="mul_4_3_2_4"/></StgValue>
</operation>

<operation id="5644" st_id="177" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3728" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2705 %mul_4_3_2_5 = fmul i32 %conv2_weights_1_load_2345_read, i32 %image_load_2345

]]></Node>
<StgValue><ssdm name="mul_4_3_2_5"/></StgValue>
</operation>

<operation id="5645" st_id="177" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3731" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2708 %mul_4_3_2_6 = fmul i32 %conv2_weights_1_load_2346_read, i32 %image_load_2346

]]></Node>
<StgValue><ssdm name="mul_4_3_2_6"/></StgValue>
</operation>

<operation id="5646" st_id="177" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3734" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2711 %mul_4_3_2_7 = fmul i32 %conv2_weights_1_load_2347_read, i32 %image_load_2347

]]></Node>
<StgValue><ssdm name="mul_4_3_2_7"/></StgValue>
</operation>

<operation id="5647" st_id="177" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3737" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2714 %mul_4_3_2_8 = fmul i32 %conv2_weights_1_load_2348_read, i32 %image_load_2348

]]></Node>
<StgValue><ssdm name="mul_4_3_2_8"/></StgValue>
</operation>

<operation id="5648" st_id="177" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3740" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2717 %mul_4_3_2_9 = fmul i32 %conv2_weights_1_load_2349_read, i32 %image_load_2349

]]></Node>
<StgValue><ssdm name="mul_4_3_2_9"/></StgValue>
</operation>

<operation id="5649" st_id="177" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3742" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2719 %image_load_2350 = load i12 %image_addr_2350

]]></Node>
<StgValue><ssdm name="image_load_2350"/></StgValue>
</operation>

<operation id="5650" st_id="177" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3745" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2722 %image_load_2351 = load i12 %image_addr_2351

]]></Node>
<StgValue><ssdm name="image_load_2351"/></StgValue>
</operation>

<operation id="5651" st_id="177" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3748" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2725 %image_load_2352 = load i12 %image_addr_2352

]]></Node>
<StgValue><ssdm name="image_load_2352"/></StgValue>
</operation>

<operation id="5652" st_id="177" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3751" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2728 %image_load_2353 = load i12 %image_addr_2353

]]></Node>
<StgValue><ssdm name="image_load_2353"/></StgValue>
</operation>
</state>

<state id="178" st_id="179">

<operation id="5653" st_id="178" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2086" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1063 %add_ln59_2075 = add i12 %add_ln59_2064, i12 14

]]></Node>
<StgValue><ssdm name="add_ln59_2075"/></StgValue>
</operation>

<operation id="5654" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2087" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1064 %zext_ln59_2911 = zext i12 %add_ln59_2075

]]></Node>
<StgValue><ssdm name="zext_ln59_2911"/></StgValue>
</operation>

<operation id="5655" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2088" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1065 %image_addr_2354 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2911

]]></Node>
<StgValue><ssdm name="image_addr_2354"/></StgValue>
</operation>

<operation id="5656" st_id="178" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2089" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1066 %add_ln59_2076 = add i12 %add_ln59_2064, i12 15

]]></Node>
<StgValue><ssdm name="add_ln59_2076"/></StgValue>
</operation>

<operation id="5657" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2090" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1067 %zext_ln59_2912 = zext i12 %add_ln59_2076

]]></Node>
<StgValue><ssdm name="zext_ln59_2912"/></StgValue>
</operation>

<operation id="5658" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2091" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1068 %image_addr_2355 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2912

]]></Node>
<StgValue><ssdm name="image_addr_2355"/></StgValue>
</operation>

<operation id="5659" st_id="178" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1156 %add40_4_2829_3 = fadd i32 %add40_4_2829_2, i32 %mul_4_2828_3

]]></Node>
<StgValue><ssdm name="add40_4_2829_3"/></StgValue>
</operation>

<operation id="5660" st_id="178" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3731" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2708 %mul_4_3_2_6 = fmul i32 %conv2_weights_1_load_2346_read, i32 %image_load_2346

]]></Node>
<StgValue><ssdm name="mul_4_3_2_6"/></StgValue>
</operation>

<operation id="5661" st_id="178" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3734" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2711 %mul_4_3_2_7 = fmul i32 %conv2_weights_1_load_2347_read, i32 %image_load_2347

]]></Node>
<StgValue><ssdm name="mul_4_3_2_7"/></StgValue>
</operation>

<operation id="5662" st_id="178" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3737" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2714 %mul_4_3_2_8 = fmul i32 %conv2_weights_1_load_2348_read, i32 %image_load_2348

]]></Node>
<StgValue><ssdm name="mul_4_3_2_8"/></StgValue>
</operation>

<operation id="5663" st_id="178" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3740" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2717 %mul_4_3_2_9 = fmul i32 %conv2_weights_1_load_2349_read, i32 %image_load_2349

]]></Node>
<StgValue><ssdm name="mul_4_3_2_9"/></StgValue>
</operation>

<operation id="5664" st_id="178" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3743" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2720 %mul_4_3_2_s = fmul i32 %conv2_weights_1_load_2350_read, i32 %image_load_2350

]]></Node>
<StgValue><ssdm name="mul_4_3_2_s"/></StgValue>
</operation>

<operation id="5665" st_id="178" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3746" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2723 %mul_4_3_2_10 = fmul i32 %conv2_weights_1_load_2351_read, i32 %image_load_2351

]]></Node>
<StgValue><ssdm name="mul_4_3_2_10"/></StgValue>
</operation>

<operation id="5666" st_id="178" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3748" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2725 %image_load_2352 = load i12 %image_addr_2352

]]></Node>
<StgValue><ssdm name="image_load_2352"/></StgValue>
</operation>

<operation id="5667" st_id="178" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3751" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2728 %image_load_2353 = load i12 %image_addr_2353

]]></Node>
<StgValue><ssdm name="image_load_2353"/></StgValue>
</operation>

<operation id="5668" st_id="178" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3754" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2731 %image_load_2354 = load i12 %image_addr_2354

]]></Node>
<StgValue><ssdm name="image_load_2354"/></StgValue>
</operation>

<operation id="5669" st_id="178" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3757" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2734 %image_load_2355 = load i12 %image_addr_2355

]]></Node>
<StgValue><ssdm name="image_load_2355"/></StgValue>
</operation>
</state>

<state id="179" st_id="180">

<operation id="5670" st_id="179" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2092" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1069 %add_ln59_2077 = add i12 %add_ln59_2064, i12 16

]]></Node>
<StgValue><ssdm name="add_ln59_2077"/></StgValue>
</operation>

<operation id="5671" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2093" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1070 %zext_ln59_2913 = zext i12 %add_ln59_2077

]]></Node>
<StgValue><ssdm name="zext_ln59_2913"/></StgValue>
</operation>

<operation id="5672" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2094" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1071 %image_addr_2356 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2913

]]></Node>
<StgValue><ssdm name="image_addr_2356"/></StgValue>
</operation>

<operation id="5673" st_id="179" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2095" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1072 %add_ln59_2078 = add i12 %add_ln59_2064, i12 17

]]></Node>
<StgValue><ssdm name="add_ln59_2078"/></StgValue>
</operation>

<operation id="5674" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2096" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1073 %zext_ln59_2914 = zext i12 %add_ln59_2078

]]></Node>
<StgValue><ssdm name="zext_ln59_2914"/></StgValue>
</operation>

<operation id="5675" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2097" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1074 %image_addr_2357 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2914

]]></Node>
<StgValue><ssdm name="image_addr_2357"/></StgValue>
</operation>

<operation id="5676" st_id="179" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1156 %add40_4_2829_3 = fadd i32 %add40_4_2829_2, i32 %mul_4_2828_3

]]></Node>
<StgValue><ssdm name="add40_4_2829_3"/></StgValue>
</operation>

<operation id="5677" st_id="179" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3737" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2714 %mul_4_3_2_8 = fmul i32 %conv2_weights_1_load_2348_read, i32 %image_load_2348

]]></Node>
<StgValue><ssdm name="mul_4_3_2_8"/></StgValue>
</operation>

<operation id="5678" st_id="179" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3740" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2717 %mul_4_3_2_9 = fmul i32 %conv2_weights_1_load_2349_read, i32 %image_load_2349

]]></Node>
<StgValue><ssdm name="mul_4_3_2_9"/></StgValue>
</operation>

<operation id="5679" st_id="179" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3743" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2720 %mul_4_3_2_s = fmul i32 %conv2_weights_1_load_2350_read, i32 %image_load_2350

]]></Node>
<StgValue><ssdm name="mul_4_3_2_s"/></StgValue>
</operation>

<operation id="5680" st_id="179" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3746" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2723 %mul_4_3_2_10 = fmul i32 %conv2_weights_1_load_2351_read, i32 %image_load_2351

]]></Node>
<StgValue><ssdm name="mul_4_3_2_10"/></StgValue>
</operation>

<operation id="5681" st_id="179" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3749" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2726 %mul_4_3_2_11 = fmul i32 %conv2_weights_1_load_2352_read, i32 %image_load_2352

]]></Node>
<StgValue><ssdm name="mul_4_3_2_11"/></StgValue>
</operation>

<operation id="5682" st_id="179" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3752" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2729 %mul_4_3_2_12 = fmul i32 %conv2_weights_1_load_2353_read, i32 %image_load_2353

]]></Node>
<StgValue><ssdm name="mul_4_3_2_12"/></StgValue>
</operation>

<operation id="5683" st_id="179" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3754" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2731 %image_load_2354 = load i12 %image_addr_2354

]]></Node>
<StgValue><ssdm name="image_load_2354"/></StgValue>
</operation>

<operation id="5684" st_id="179" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3757" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2734 %image_load_2355 = load i12 %image_addr_2355

]]></Node>
<StgValue><ssdm name="image_load_2355"/></StgValue>
</operation>

<operation id="5685" st_id="179" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3760" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2737 %image_load_2356 = load i12 %image_addr_2356

]]></Node>
<StgValue><ssdm name="image_load_2356"/></StgValue>
</operation>

<operation id="5686" st_id="179" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3763" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2740 %image_load_2357 = load i12 %image_addr_2357

]]></Node>
<StgValue><ssdm name="image_load_2357"/></StgValue>
</operation>
</state>

<state id="180" st_id="181">

<operation id="5687" st_id="180" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2098" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1075 %add_ln59_2079 = add i12 %add_ln59_2064, i12 18

]]></Node>
<StgValue><ssdm name="add_ln59_2079"/></StgValue>
</operation>

<operation id="5688" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2099" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1076 %zext_ln59_2915 = zext i12 %add_ln59_2079

]]></Node>
<StgValue><ssdm name="zext_ln59_2915"/></StgValue>
</operation>

<operation id="5689" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2100" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1077 %image_addr_2358 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2915

]]></Node>
<StgValue><ssdm name="image_addr_2358"/></StgValue>
</operation>

<operation id="5690" st_id="180" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2101" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1078 %add_ln59_2080 = add i12 %add_ln59_2064, i12 19

]]></Node>
<StgValue><ssdm name="add_ln59_2080"/></StgValue>
</operation>

<operation id="5691" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2102" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1079 %zext_ln59_2916 = zext i12 %add_ln59_2080

]]></Node>
<StgValue><ssdm name="zext_ln59_2916"/></StgValue>
</operation>

<operation id="5692" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2103" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1080 %image_addr_2359 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2916

]]></Node>
<StgValue><ssdm name="image_addr_2359"/></StgValue>
</operation>

<operation id="5693" st_id="180" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1156 %add40_4_2829_3 = fadd i32 %add40_4_2829_2, i32 %mul_4_2828_3

]]></Node>
<StgValue><ssdm name="add40_4_2829_3"/></StgValue>
</operation>

<operation id="5694" st_id="180" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3743" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2720 %mul_4_3_2_s = fmul i32 %conv2_weights_1_load_2350_read, i32 %image_load_2350

]]></Node>
<StgValue><ssdm name="mul_4_3_2_s"/></StgValue>
</operation>

<operation id="5695" st_id="180" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3746" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2723 %mul_4_3_2_10 = fmul i32 %conv2_weights_1_load_2351_read, i32 %image_load_2351

]]></Node>
<StgValue><ssdm name="mul_4_3_2_10"/></StgValue>
</operation>

<operation id="5696" st_id="180" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3749" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2726 %mul_4_3_2_11 = fmul i32 %conv2_weights_1_load_2352_read, i32 %image_load_2352

]]></Node>
<StgValue><ssdm name="mul_4_3_2_11"/></StgValue>
</operation>

<operation id="5697" st_id="180" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3752" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2729 %mul_4_3_2_12 = fmul i32 %conv2_weights_1_load_2353_read, i32 %image_load_2353

]]></Node>
<StgValue><ssdm name="mul_4_3_2_12"/></StgValue>
</operation>

<operation id="5698" st_id="180" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3755" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2732 %mul_4_3_2_13 = fmul i32 %conv2_weights_1_load_2354_read, i32 %image_load_2354

]]></Node>
<StgValue><ssdm name="mul_4_3_2_13"/></StgValue>
</operation>

<operation id="5699" st_id="180" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3758" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2735 %mul_4_3_2_14 = fmul i32 %conv2_weights_1_load_2355_read, i32 %image_load_2355

]]></Node>
<StgValue><ssdm name="mul_4_3_2_14"/></StgValue>
</operation>

<operation id="5700" st_id="180" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3760" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2737 %image_load_2356 = load i12 %image_addr_2356

]]></Node>
<StgValue><ssdm name="image_load_2356"/></StgValue>
</operation>

<operation id="5701" st_id="180" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3763" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2740 %image_load_2357 = load i12 %image_addr_2357

]]></Node>
<StgValue><ssdm name="image_load_2357"/></StgValue>
</operation>

<operation id="5702" st_id="180" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3766" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2743 %image_load_2358 = load i12 %image_addr_2358

]]></Node>
<StgValue><ssdm name="image_load_2358"/></StgValue>
</operation>

<operation id="5703" st_id="180" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3769" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2746 %image_load_2359 = load i12 %image_addr_2359

]]></Node>
<StgValue><ssdm name="image_load_2359"/></StgValue>
</operation>
</state>

<state id="181" st_id="182">

<operation id="5704" st_id="181" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1156 %add40_4_2829_3 = fadd i32 %add40_4_2829_2, i32 %mul_4_2828_3

]]></Node>
<StgValue><ssdm name="add40_4_2829_3"/></StgValue>
</operation>

<operation id="5705" st_id="181" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2422" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc68.4:1399 %add_ln59_2153 = add i10 %sext_ln51_12, i10 %zext_ln59_2937

]]></Node>
<StgValue><ssdm name="add_ln59_2153"/></StgValue>
</operation>

<operation id="5706" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2423" bw="8" op_0_bw="10">
<![CDATA[
for.inc68.4:1400 %trunc_ln59_138 = trunc i10 %add_ln59_2153

]]></Node>
<StgValue><ssdm name="trunc_ln59_138"/></StgValue>
</operation>

<operation id="5707" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2424" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
for.inc68.4:1401 %p_shl260 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln59_138, i4 0

]]></Node>
<StgValue><ssdm name="p_shl260"/></StgValue>
</operation>

<operation id="5708" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2425" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
for.inc68.4:1402 %p_shl261 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %add_ln59_2153, i2 0

]]></Node>
<StgValue><ssdm name="p_shl261"/></StgValue>
</operation>

<operation id="5709" st_id="181" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2426" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1403 %add_ln59_2154 = add i12 %p_shl260, i12 %p_shl261

]]></Node>
<StgValue><ssdm name="add_ln59_2154"/></StgValue>
</operation>

<operation id="5710" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2427" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1404 %zext_ln59_2998 = zext i12 %add_ln59_2154

]]></Node>
<StgValue><ssdm name="zext_ln59_2998"/></StgValue>
</operation>

<operation id="5711" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2428" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1405 %image_addr_2360 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2998

]]></Node>
<StgValue><ssdm name="image_addr_2360"/></StgValue>
</operation>

<operation id="5712" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2429" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1406 %or_ln59_354 = or i12 %add_ln59_2154, i12 1

]]></Node>
<StgValue><ssdm name="or_ln59_354"/></StgValue>
</operation>

<operation id="5713" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2430" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1407 %zext_ln59_2999 = zext i12 %or_ln59_354

]]></Node>
<StgValue><ssdm name="zext_ln59_2999"/></StgValue>
</operation>

<operation id="5714" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2431" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1408 %image_addr_2361 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2999

]]></Node>
<StgValue><ssdm name="image_addr_2361"/></StgValue>
</operation>

<operation id="5715" st_id="181" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3749" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2726 %mul_4_3_2_11 = fmul i32 %conv2_weights_1_load_2352_read, i32 %image_load_2352

]]></Node>
<StgValue><ssdm name="mul_4_3_2_11"/></StgValue>
</operation>

<operation id="5716" st_id="181" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3752" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2729 %mul_4_3_2_12 = fmul i32 %conv2_weights_1_load_2353_read, i32 %image_load_2353

]]></Node>
<StgValue><ssdm name="mul_4_3_2_12"/></StgValue>
</operation>

<operation id="5717" st_id="181" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3755" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2732 %mul_4_3_2_13 = fmul i32 %conv2_weights_1_load_2354_read, i32 %image_load_2354

]]></Node>
<StgValue><ssdm name="mul_4_3_2_13"/></StgValue>
</operation>

<operation id="5718" st_id="181" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3758" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2735 %mul_4_3_2_14 = fmul i32 %conv2_weights_1_load_2355_read, i32 %image_load_2355

]]></Node>
<StgValue><ssdm name="mul_4_3_2_14"/></StgValue>
</operation>

<operation id="5719" st_id="181" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3761" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2738 %mul_4_3_2_15 = fmul i32 %conv2_weights_1_load_2356_read, i32 %image_load_2356

]]></Node>
<StgValue><ssdm name="mul_4_3_2_15"/></StgValue>
</operation>

<operation id="5720" st_id="181" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3764" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2741 %mul_4_3_2_16 = fmul i32 %conv2_weights_1_load_2357_read, i32 %image_load_2357

]]></Node>
<StgValue><ssdm name="mul_4_3_2_16"/></StgValue>
</operation>

<operation id="5721" st_id="181" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3766" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2743 %image_load_2358 = load i12 %image_addr_2358

]]></Node>
<StgValue><ssdm name="image_load_2358"/></StgValue>
</operation>

<operation id="5722" st_id="181" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3769" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2746 %image_load_2359 = load i12 %image_addr_2359

]]></Node>
<StgValue><ssdm name="image_load_2359"/></StgValue>
</operation>

<operation id="5723" st_id="181" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3772" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2749 %image_load_2360 = load i12 %image_addr_2360

]]></Node>
<StgValue><ssdm name="image_load_2360"/></StgValue>
</operation>

<operation id="5724" st_id="181" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3775" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2752 %image_load_2361 = load i12 %image_addr_2361

]]></Node>
<StgValue><ssdm name="image_load_2361"/></StgValue>
</operation>
</state>

<state id="182" st_id="183">

<operation id="5725" st_id="182" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1159 %add40_4_2829_4 = fadd i32 %add40_4_2829_3, i32 %mul_4_2828_4

]]></Node>
<StgValue><ssdm name="add40_4_2829_4"/></StgValue>
</operation>

<operation id="5726" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2432" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1409 %or_ln59_355 = or i12 %add_ln59_2154, i12 2

]]></Node>
<StgValue><ssdm name="or_ln59_355"/></StgValue>
</operation>

<operation id="5727" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2433" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1410 %zext_ln59_3000 = zext i12 %or_ln59_355

]]></Node>
<StgValue><ssdm name="zext_ln59_3000"/></StgValue>
</operation>

<operation id="5728" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2434" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1411 %image_addr_2362 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_3000

]]></Node>
<StgValue><ssdm name="image_addr_2362"/></StgValue>
</operation>

<operation id="5729" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2435" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1412 %or_ln59_356 = or i12 %add_ln59_2154, i12 3

]]></Node>
<StgValue><ssdm name="or_ln59_356"/></StgValue>
</operation>

<operation id="5730" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2436" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1413 %zext_ln59_3001 = zext i12 %or_ln59_356

]]></Node>
<StgValue><ssdm name="zext_ln59_3001"/></StgValue>
</operation>

<operation id="5731" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2437" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1414 %image_addr_2363 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_3001

]]></Node>
<StgValue><ssdm name="image_addr_2363"/></StgValue>
</operation>

<operation id="5732" st_id="182" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3755" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2732 %mul_4_3_2_13 = fmul i32 %conv2_weights_1_load_2354_read, i32 %image_load_2354

]]></Node>
<StgValue><ssdm name="mul_4_3_2_13"/></StgValue>
</operation>

<operation id="5733" st_id="182" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3758" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2735 %mul_4_3_2_14 = fmul i32 %conv2_weights_1_load_2355_read, i32 %image_load_2355

]]></Node>
<StgValue><ssdm name="mul_4_3_2_14"/></StgValue>
</operation>

<operation id="5734" st_id="182" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3761" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2738 %mul_4_3_2_15 = fmul i32 %conv2_weights_1_load_2356_read, i32 %image_load_2356

]]></Node>
<StgValue><ssdm name="mul_4_3_2_15"/></StgValue>
</operation>

<operation id="5735" st_id="182" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3764" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2741 %mul_4_3_2_16 = fmul i32 %conv2_weights_1_load_2357_read, i32 %image_load_2357

]]></Node>
<StgValue><ssdm name="mul_4_3_2_16"/></StgValue>
</operation>

<operation id="5736" st_id="182" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3767" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2744 %mul_4_3_2_17 = fmul i32 %conv2_weights_1_load_2358_read, i32 %image_load_2358

]]></Node>
<StgValue><ssdm name="mul_4_3_2_17"/></StgValue>
</operation>

<operation id="5737" st_id="182" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3770" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2747 %mul_4_3_2_18 = fmul i32 %conv2_weights_1_load_2359_read, i32 %image_load_2359

]]></Node>
<StgValue><ssdm name="mul_4_3_2_18"/></StgValue>
</operation>

<operation id="5738" st_id="182" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3772" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2749 %image_load_2360 = load i12 %image_addr_2360

]]></Node>
<StgValue><ssdm name="image_load_2360"/></StgValue>
</operation>

<operation id="5739" st_id="182" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3775" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2752 %image_load_2361 = load i12 %image_addr_2361

]]></Node>
<StgValue><ssdm name="image_load_2361"/></StgValue>
</operation>

<operation id="5740" st_id="182" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3778" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2755 %image_load_2362 = load i12 %image_addr_2362

]]></Node>
<StgValue><ssdm name="image_load_2362"/></StgValue>
</operation>

<operation id="5741" st_id="182" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3781" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2758 %image_load_2363 = load i12 %image_addr_2363

]]></Node>
<StgValue><ssdm name="image_load_2363"/></StgValue>
</operation>
</state>

<state id="183" st_id="184">

<operation id="5742" st_id="183" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1159 %add40_4_2829_4 = fadd i32 %add40_4_2829_3, i32 %mul_4_2828_4

]]></Node>
<StgValue><ssdm name="add40_4_2829_4"/></StgValue>
</operation>

<operation id="5743" st_id="183" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2438" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1415 %add_ln59_2155 = add i12 %add_ln59_2154, i12 4

]]></Node>
<StgValue><ssdm name="add_ln59_2155"/></StgValue>
</operation>

<operation id="5744" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2439" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1416 %zext_ln59_3002 = zext i12 %add_ln59_2155

]]></Node>
<StgValue><ssdm name="zext_ln59_3002"/></StgValue>
</operation>

<operation id="5745" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2440" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1417 %image_addr_2364 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_3002

]]></Node>
<StgValue><ssdm name="image_addr_2364"/></StgValue>
</operation>

<operation id="5746" st_id="183" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2441" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1418 %add_ln59_2156 = add i12 %add_ln59_2154, i12 5

]]></Node>
<StgValue><ssdm name="add_ln59_2156"/></StgValue>
</operation>

<operation id="5747" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2442" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1419 %zext_ln59_3003 = zext i12 %add_ln59_2156

]]></Node>
<StgValue><ssdm name="zext_ln59_3003"/></StgValue>
</operation>

<operation id="5748" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2443" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1420 %image_addr_2365 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_3003

]]></Node>
<StgValue><ssdm name="image_addr_2365"/></StgValue>
</operation>

<operation id="5749" st_id="183" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3761" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2738 %mul_4_3_2_15 = fmul i32 %conv2_weights_1_load_2356_read, i32 %image_load_2356

]]></Node>
<StgValue><ssdm name="mul_4_3_2_15"/></StgValue>
</operation>

<operation id="5750" st_id="183" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3764" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2741 %mul_4_3_2_16 = fmul i32 %conv2_weights_1_load_2357_read, i32 %image_load_2357

]]></Node>
<StgValue><ssdm name="mul_4_3_2_16"/></StgValue>
</operation>

<operation id="5751" st_id="183" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3767" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2744 %mul_4_3_2_17 = fmul i32 %conv2_weights_1_load_2358_read, i32 %image_load_2358

]]></Node>
<StgValue><ssdm name="mul_4_3_2_17"/></StgValue>
</operation>

<operation id="5752" st_id="183" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3770" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2747 %mul_4_3_2_18 = fmul i32 %conv2_weights_1_load_2359_read, i32 %image_load_2359

]]></Node>
<StgValue><ssdm name="mul_4_3_2_18"/></StgValue>
</operation>

<operation id="5753" st_id="183" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3773" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2750 %mul_4_3_3 = fmul i32 %conv2_weights_1_load_2360_read, i32 %image_load_2360

]]></Node>
<StgValue><ssdm name="mul_4_3_3"/></StgValue>
</operation>

<operation id="5754" st_id="183" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3776" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2753 %mul_4_3_3_1 = fmul i32 %conv2_weights_1_load_2361_read, i32 %image_load_2361

]]></Node>
<StgValue><ssdm name="mul_4_3_3_1"/></StgValue>
</operation>

<operation id="5755" st_id="183" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3778" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2755 %image_load_2362 = load i12 %image_addr_2362

]]></Node>
<StgValue><ssdm name="image_load_2362"/></StgValue>
</operation>

<operation id="5756" st_id="183" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3781" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2758 %image_load_2363 = load i12 %image_addr_2363

]]></Node>
<StgValue><ssdm name="image_load_2363"/></StgValue>
</operation>

<operation id="5757" st_id="183" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3784" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2761 %image_load_2364 = load i12 %image_addr_2364

]]></Node>
<StgValue><ssdm name="image_load_2364"/></StgValue>
</operation>

<operation id="5758" st_id="183" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3787" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2764 %image_load_2365 = load i12 %image_addr_2365

]]></Node>
<StgValue><ssdm name="image_load_2365"/></StgValue>
</operation>
</state>

<state id="184" st_id="185">

<operation id="5759" st_id="184" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1159 %add40_4_2829_4 = fadd i32 %add40_4_2829_3, i32 %mul_4_2828_4

]]></Node>
<StgValue><ssdm name="add40_4_2829_4"/></StgValue>
</operation>

<operation id="5760" st_id="184" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2444" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1421 %add_ln59_2157 = add i12 %add_ln59_2154, i12 6

]]></Node>
<StgValue><ssdm name="add_ln59_2157"/></StgValue>
</operation>

<operation id="5761" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2445" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1422 %zext_ln59_3004 = zext i12 %add_ln59_2157

]]></Node>
<StgValue><ssdm name="zext_ln59_3004"/></StgValue>
</operation>

<operation id="5762" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2446" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1423 %image_addr_2366 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_3004

]]></Node>
<StgValue><ssdm name="image_addr_2366"/></StgValue>
</operation>

<operation id="5763" st_id="184" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2447" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1424 %add_ln59_2158 = add i12 %add_ln59_2154, i12 7

]]></Node>
<StgValue><ssdm name="add_ln59_2158"/></StgValue>
</operation>

<operation id="5764" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2448" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1425 %zext_ln59_3005 = zext i12 %add_ln59_2158

]]></Node>
<StgValue><ssdm name="zext_ln59_3005"/></StgValue>
</operation>

<operation id="5765" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2449" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1426 %image_addr_2367 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_3005

]]></Node>
<StgValue><ssdm name="image_addr_2367"/></StgValue>
</operation>

<operation id="5766" st_id="184" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3767" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2744 %mul_4_3_2_17 = fmul i32 %conv2_weights_1_load_2358_read, i32 %image_load_2358

]]></Node>
<StgValue><ssdm name="mul_4_3_2_17"/></StgValue>
</operation>

<operation id="5767" st_id="184" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3770" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2747 %mul_4_3_2_18 = fmul i32 %conv2_weights_1_load_2359_read, i32 %image_load_2359

]]></Node>
<StgValue><ssdm name="mul_4_3_2_18"/></StgValue>
</operation>

<operation id="5768" st_id="184" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3773" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2750 %mul_4_3_3 = fmul i32 %conv2_weights_1_load_2360_read, i32 %image_load_2360

]]></Node>
<StgValue><ssdm name="mul_4_3_3"/></StgValue>
</operation>

<operation id="5769" st_id="184" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3776" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2753 %mul_4_3_3_1 = fmul i32 %conv2_weights_1_load_2361_read, i32 %image_load_2361

]]></Node>
<StgValue><ssdm name="mul_4_3_3_1"/></StgValue>
</operation>

<operation id="5770" st_id="184" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3779" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2756 %mul_4_3_3_2 = fmul i32 %conv2_weights_1_load_2362_read, i32 %image_load_2362

]]></Node>
<StgValue><ssdm name="mul_4_3_3_2"/></StgValue>
</operation>

<operation id="5771" st_id="184" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3782" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2759 %mul_4_3_3_3 = fmul i32 %conv2_weights_1_load_2363_read, i32 %image_load_2363

]]></Node>
<StgValue><ssdm name="mul_4_3_3_3"/></StgValue>
</operation>

<operation id="5772" st_id="184" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3784" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2761 %image_load_2364 = load i12 %image_addr_2364

]]></Node>
<StgValue><ssdm name="image_load_2364"/></StgValue>
</operation>

<operation id="5773" st_id="184" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3787" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2764 %image_load_2365 = load i12 %image_addr_2365

]]></Node>
<StgValue><ssdm name="image_load_2365"/></StgValue>
</operation>

<operation id="5774" st_id="184" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3790" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2767 %image_load_2366 = load i12 %image_addr_2366

]]></Node>
<StgValue><ssdm name="image_load_2366"/></StgValue>
</operation>

<operation id="5775" st_id="184" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3793" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2770 %image_load_2367 = load i12 %image_addr_2367

]]></Node>
<StgValue><ssdm name="image_load_2367"/></StgValue>
</operation>
</state>

<state id="185" st_id="186">

<operation id="5776" st_id="185" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1159 %add40_4_2829_4 = fadd i32 %add40_4_2829_3, i32 %mul_4_2828_4

]]></Node>
<StgValue><ssdm name="add40_4_2829_4"/></StgValue>
</operation>

<operation id="5777" st_id="185" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2450" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1427 %add_ln59_2159 = add i12 %add_ln59_2154, i12 8

]]></Node>
<StgValue><ssdm name="add_ln59_2159"/></StgValue>
</operation>

<operation id="5778" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2451" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1428 %zext_ln59_3006 = zext i12 %add_ln59_2159

]]></Node>
<StgValue><ssdm name="zext_ln59_3006"/></StgValue>
</operation>

<operation id="5779" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2452" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1429 %image_addr_2368 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_3006

]]></Node>
<StgValue><ssdm name="image_addr_2368"/></StgValue>
</operation>

<operation id="5780" st_id="185" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2453" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1430 %add_ln59_2160 = add i12 %add_ln59_2154, i12 9

]]></Node>
<StgValue><ssdm name="add_ln59_2160"/></StgValue>
</operation>

<operation id="5781" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2454" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1431 %zext_ln59_3007 = zext i12 %add_ln59_2160

]]></Node>
<StgValue><ssdm name="zext_ln59_3007"/></StgValue>
</operation>

<operation id="5782" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2455" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1432 %image_addr_2369 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_3007

]]></Node>
<StgValue><ssdm name="image_addr_2369"/></StgValue>
</operation>

<operation id="5783" st_id="185" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3773" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2750 %mul_4_3_3 = fmul i32 %conv2_weights_1_load_2360_read, i32 %image_load_2360

]]></Node>
<StgValue><ssdm name="mul_4_3_3"/></StgValue>
</operation>

<operation id="5784" st_id="185" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3776" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2753 %mul_4_3_3_1 = fmul i32 %conv2_weights_1_load_2361_read, i32 %image_load_2361

]]></Node>
<StgValue><ssdm name="mul_4_3_3_1"/></StgValue>
</operation>

<operation id="5785" st_id="185" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3779" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2756 %mul_4_3_3_2 = fmul i32 %conv2_weights_1_load_2362_read, i32 %image_load_2362

]]></Node>
<StgValue><ssdm name="mul_4_3_3_2"/></StgValue>
</operation>

<operation id="5786" st_id="185" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3782" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2759 %mul_4_3_3_3 = fmul i32 %conv2_weights_1_load_2363_read, i32 %image_load_2363

]]></Node>
<StgValue><ssdm name="mul_4_3_3_3"/></StgValue>
</operation>

<operation id="5787" st_id="185" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3785" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2762 %mul_4_3_3_4 = fmul i32 %conv2_weights_1_load_2364_read, i32 %image_load_2364

]]></Node>
<StgValue><ssdm name="mul_4_3_3_4"/></StgValue>
</operation>

<operation id="5788" st_id="185" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3788" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2765 %mul_4_3_3_5 = fmul i32 %conv2_weights_1_load_2365_read, i32 %image_load_2365

]]></Node>
<StgValue><ssdm name="mul_4_3_3_5"/></StgValue>
</operation>

<operation id="5789" st_id="185" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3790" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2767 %image_load_2366 = load i12 %image_addr_2366

]]></Node>
<StgValue><ssdm name="image_load_2366"/></StgValue>
</operation>

<operation id="5790" st_id="185" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3793" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2770 %image_load_2367 = load i12 %image_addr_2367

]]></Node>
<StgValue><ssdm name="image_load_2367"/></StgValue>
</operation>

<operation id="5791" st_id="185" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3796" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2773 %image_load_2368 = load i12 %image_addr_2368

]]></Node>
<StgValue><ssdm name="image_load_2368"/></StgValue>
</operation>

<operation id="5792" st_id="185" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3799" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2776 %image_load_2369 = load i12 %image_addr_2369

]]></Node>
<StgValue><ssdm name="image_load_2369"/></StgValue>
</operation>
</state>

<state id="186" st_id="187">

<operation id="5793" st_id="186" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1162 %add40_4_2829_5 = fadd i32 %add40_4_2829_4, i32 %mul_4_2828_5

]]></Node>
<StgValue><ssdm name="add40_4_2829_5"/></StgValue>
</operation>

<operation id="5794" st_id="186" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2456" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1433 %add_ln59_2161 = add i12 %add_ln59_2154, i12 10

]]></Node>
<StgValue><ssdm name="add_ln59_2161"/></StgValue>
</operation>

<operation id="5795" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2457" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1434 %zext_ln59_3008 = zext i12 %add_ln59_2161

]]></Node>
<StgValue><ssdm name="zext_ln59_3008"/></StgValue>
</operation>

<operation id="5796" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2458" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1435 %image_addr_2370 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_3008

]]></Node>
<StgValue><ssdm name="image_addr_2370"/></StgValue>
</operation>

<operation id="5797" st_id="186" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2459" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1436 %add_ln59_2162 = add i12 %add_ln59_2154, i12 11

]]></Node>
<StgValue><ssdm name="add_ln59_2162"/></StgValue>
</operation>

<operation id="5798" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2460" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1437 %zext_ln59_3009 = zext i12 %add_ln59_2162

]]></Node>
<StgValue><ssdm name="zext_ln59_3009"/></StgValue>
</operation>

<operation id="5799" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2461" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1438 %image_addr_2371 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_3009

]]></Node>
<StgValue><ssdm name="image_addr_2371"/></StgValue>
</operation>

<operation id="5800" st_id="186" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3779" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2756 %mul_4_3_3_2 = fmul i32 %conv2_weights_1_load_2362_read, i32 %image_load_2362

]]></Node>
<StgValue><ssdm name="mul_4_3_3_2"/></StgValue>
</operation>

<operation id="5801" st_id="186" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3782" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2759 %mul_4_3_3_3 = fmul i32 %conv2_weights_1_load_2363_read, i32 %image_load_2363

]]></Node>
<StgValue><ssdm name="mul_4_3_3_3"/></StgValue>
</operation>

<operation id="5802" st_id="186" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3785" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2762 %mul_4_3_3_4 = fmul i32 %conv2_weights_1_load_2364_read, i32 %image_load_2364

]]></Node>
<StgValue><ssdm name="mul_4_3_3_4"/></StgValue>
</operation>

<operation id="5803" st_id="186" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3788" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2765 %mul_4_3_3_5 = fmul i32 %conv2_weights_1_load_2365_read, i32 %image_load_2365

]]></Node>
<StgValue><ssdm name="mul_4_3_3_5"/></StgValue>
</operation>

<operation id="5804" st_id="186" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3791" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2768 %mul_4_3_3_6 = fmul i32 %conv2_weights_1_load_2366_read, i32 %image_load_2366

]]></Node>
<StgValue><ssdm name="mul_4_3_3_6"/></StgValue>
</operation>

<operation id="5805" st_id="186" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3794" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2771 %mul_4_3_3_7 = fmul i32 %conv2_weights_1_load_2367_read, i32 %image_load_2367

]]></Node>
<StgValue><ssdm name="mul_4_3_3_7"/></StgValue>
</operation>

<operation id="5806" st_id="186" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3796" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2773 %image_load_2368 = load i12 %image_addr_2368

]]></Node>
<StgValue><ssdm name="image_load_2368"/></StgValue>
</operation>

<operation id="5807" st_id="186" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3799" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2776 %image_load_2369 = load i12 %image_addr_2369

]]></Node>
<StgValue><ssdm name="image_load_2369"/></StgValue>
</operation>

<operation id="5808" st_id="186" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3802" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2779 %image_load_2370 = load i12 %image_addr_2370

]]></Node>
<StgValue><ssdm name="image_load_2370"/></StgValue>
</operation>

<operation id="5809" st_id="186" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3805" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2782 %image_load_2371 = load i12 %image_addr_2371

]]></Node>
<StgValue><ssdm name="image_load_2371"/></StgValue>
</operation>
</state>

<state id="187" st_id="188">

<operation id="5810" st_id="187" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1162 %add40_4_2829_5 = fadd i32 %add40_4_2829_4, i32 %mul_4_2828_5

]]></Node>
<StgValue><ssdm name="add40_4_2829_5"/></StgValue>
</operation>

<operation id="5811" st_id="187" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2462" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1439 %add_ln59_2163 = add i12 %add_ln59_2154, i12 12

]]></Node>
<StgValue><ssdm name="add_ln59_2163"/></StgValue>
</operation>

<operation id="5812" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2463" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1440 %zext_ln59_3010 = zext i12 %add_ln59_2163

]]></Node>
<StgValue><ssdm name="zext_ln59_3010"/></StgValue>
</operation>

<operation id="5813" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2464" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1441 %image_addr_2372 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_3010

]]></Node>
<StgValue><ssdm name="image_addr_2372"/></StgValue>
</operation>

<operation id="5814" st_id="187" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2465" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1442 %add_ln59_2164 = add i12 %add_ln59_2154, i12 13

]]></Node>
<StgValue><ssdm name="add_ln59_2164"/></StgValue>
</operation>

<operation id="5815" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2466" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1443 %zext_ln59_3011 = zext i12 %add_ln59_2164

]]></Node>
<StgValue><ssdm name="zext_ln59_3011"/></StgValue>
</operation>

<operation id="5816" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2467" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1444 %image_addr_2373 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_3011

]]></Node>
<StgValue><ssdm name="image_addr_2373"/></StgValue>
</operation>

<operation id="5817" st_id="187" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3785" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2762 %mul_4_3_3_4 = fmul i32 %conv2_weights_1_load_2364_read, i32 %image_load_2364

]]></Node>
<StgValue><ssdm name="mul_4_3_3_4"/></StgValue>
</operation>

<operation id="5818" st_id="187" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3788" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2765 %mul_4_3_3_5 = fmul i32 %conv2_weights_1_load_2365_read, i32 %image_load_2365

]]></Node>
<StgValue><ssdm name="mul_4_3_3_5"/></StgValue>
</operation>

<operation id="5819" st_id="187" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3791" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2768 %mul_4_3_3_6 = fmul i32 %conv2_weights_1_load_2366_read, i32 %image_load_2366

]]></Node>
<StgValue><ssdm name="mul_4_3_3_6"/></StgValue>
</operation>

<operation id="5820" st_id="187" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3794" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2771 %mul_4_3_3_7 = fmul i32 %conv2_weights_1_load_2367_read, i32 %image_load_2367

]]></Node>
<StgValue><ssdm name="mul_4_3_3_7"/></StgValue>
</operation>

<operation id="5821" st_id="187" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3797" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2774 %mul_4_3_3_8 = fmul i32 %conv2_weights_1_load_2368_read, i32 %image_load_2368

]]></Node>
<StgValue><ssdm name="mul_4_3_3_8"/></StgValue>
</operation>

<operation id="5822" st_id="187" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3800" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2777 %mul_4_3_3_9 = fmul i32 %conv2_weights_1_load_2369_read, i32 %image_load_2369

]]></Node>
<StgValue><ssdm name="mul_4_3_3_9"/></StgValue>
</operation>

<operation id="5823" st_id="187" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3802" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2779 %image_load_2370 = load i12 %image_addr_2370

]]></Node>
<StgValue><ssdm name="image_load_2370"/></StgValue>
</operation>

<operation id="5824" st_id="187" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3805" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2782 %image_load_2371 = load i12 %image_addr_2371

]]></Node>
<StgValue><ssdm name="image_load_2371"/></StgValue>
</operation>

<operation id="5825" st_id="187" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3808" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2785 %image_load_2372 = load i12 %image_addr_2372

]]></Node>
<StgValue><ssdm name="image_load_2372"/></StgValue>
</operation>

<operation id="5826" st_id="187" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3811" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2788 %image_load_2373 = load i12 %image_addr_2373

]]></Node>
<StgValue><ssdm name="image_load_2373"/></StgValue>
</operation>
</state>

<state id="188" st_id="189">

<operation id="5827" st_id="188" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1162 %add40_4_2829_5 = fadd i32 %add40_4_2829_4, i32 %mul_4_2828_5

]]></Node>
<StgValue><ssdm name="add40_4_2829_5"/></StgValue>
</operation>

<operation id="5828" st_id="188" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2468" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1445 %add_ln59_2165 = add i12 %add_ln59_2154, i12 14

]]></Node>
<StgValue><ssdm name="add_ln59_2165"/></StgValue>
</operation>

<operation id="5829" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2469" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1446 %zext_ln59_3012 = zext i12 %add_ln59_2165

]]></Node>
<StgValue><ssdm name="zext_ln59_3012"/></StgValue>
</operation>

<operation id="5830" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2470" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1447 %image_addr_2374 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_3012

]]></Node>
<StgValue><ssdm name="image_addr_2374"/></StgValue>
</operation>

<operation id="5831" st_id="188" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2471" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1448 %add_ln59_2166 = add i12 %add_ln59_2154, i12 15

]]></Node>
<StgValue><ssdm name="add_ln59_2166"/></StgValue>
</operation>

<operation id="5832" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2472" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1449 %zext_ln59_3013 = zext i12 %add_ln59_2166

]]></Node>
<StgValue><ssdm name="zext_ln59_3013"/></StgValue>
</operation>

<operation id="5833" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2473" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1450 %image_addr_2375 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_3013

]]></Node>
<StgValue><ssdm name="image_addr_2375"/></StgValue>
</operation>

<operation id="5834" st_id="188" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3791" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2768 %mul_4_3_3_6 = fmul i32 %conv2_weights_1_load_2366_read, i32 %image_load_2366

]]></Node>
<StgValue><ssdm name="mul_4_3_3_6"/></StgValue>
</operation>

<operation id="5835" st_id="188" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3794" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2771 %mul_4_3_3_7 = fmul i32 %conv2_weights_1_load_2367_read, i32 %image_load_2367

]]></Node>
<StgValue><ssdm name="mul_4_3_3_7"/></StgValue>
</operation>

<operation id="5836" st_id="188" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3797" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2774 %mul_4_3_3_8 = fmul i32 %conv2_weights_1_load_2368_read, i32 %image_load_2368

]]></Node>
<StgValue><ssdm name="mul_4_3_3_8"/></StgValue>
</operation>

<operation id="5837" st_id="188" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3800" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2777 %mul_4_3_3_9 = fmul i32 %conv2_weights_1_load_2369_read, i32 %image_load_2369

]]></Node>
<StgValue><ssdm name="mul_4_3_3_9"/></StgValue>
</operation>

<operation id="5838" st_id="188" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3803" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2780 %mul_4_3_3_s = fmul i32 %conv2_weights_1_load_2370_read, i32 %image_load_2370

]]></Node>
<StgValue><ssdm name="mul_4_3_3_s"/></StgValue>
</operation>

<operation id="5839" st_id="188" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3806" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2783 %mul_4_3_3_10 = fmul i32 %conv2_weights_1_load_2371_read, i32 %image_load_2371

]]></Node>
<StgValue><ssdm name="mul_4_3_3_10"/></StgValue>
</operation>

<operation id="5840" st_id="188" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3808" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2785 %image_load_2372 = load i12 %image_addr_2372

]]></Node>
<StgValue><ssdm name="image_load_2372"/></StgValue>
</operation>

<operation id="5841" st_id="188" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3811" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2788 %image_load_2373 = load i12 %image_addr_2373

]]></Node>
<StgValue><ssdm name="image_load_2373"/></StgValue>
</operation>

<operation id="5842" st_id="188" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3814" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2791 %image_load_2374 = load i12 %image_addr_2374

]]></Node>
<StgValue><ssdm name="image_load_2374"/></StgValue>
</operation>

<operation id="5843" st_id="188" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3817" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2794 %image_load_2375 = load i12 %image_addr_2375

]]></Node>
<StgValue><ssdm name="image_load_2375"/></StgValue>
</operation>
</state>

<state id="189" st_id="190">

<operation id="5844" st_id="189" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1162 %add40_4_2829_5 = fadd i32 %add40_4_2829_4, i32 %mul_4_2828_5

]]></Node>
<StgValue><ssdm name="add40_4_2829_5"/></StgValue>
</operation>

<operation id="5845" st_id="189" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2474" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1451 %add_ln59_2167 = add i12 %add_ln59_2154, i12 16

]]></Node>
<StgValue><ssdm name="add_ln59_2167"/></StgValue>
</operation>

<operation id="5846" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2475" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1452 %zext_ln59_3014 = zext i12 %add_ln59_2167

]]></Node>
<StgValue><ssdm name="zext_ln59_3014"/></StgValue>
</operation>

<operation id="5847" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2476" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1453 %image_addr_2376 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_3014

]]></Node>
<StgValue><ssdm name="image_addr_2376"/></StgValue>
</operation>

<operation id="5848" st_id="189" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2477" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1454 %add_ln59_2168 = add i12 %add_ln59_2154, i12 17

]]></Node>
<StgValue><ssdm name="add_ln59_2168"/></StgValue>
</operation>

<operation id="5849" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2478" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1455 %zext_ln59_3015 = zext i12 %add_ln59_2168

]]></Node>
<StgValue><ssdm name="zext_ln59_3015"/></StgValue>
</operation>

<operation id="5850" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2479" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1456 %image_addr_2377 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_3015

]]></Node>
<StgValue><ssdm name="image_addr_2377"/></StgValue>
</operation>

<operation id="5851" st_id="189" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3797" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2774 %mul_4_3_3_8 = fmul i32 %conv2_weights_1_load_2368_read, i32 %image_load_2368

]]></Node>
<StgValue><ssdm name="mul_4_3_3_8"/></StgValue>
</operation>

<operation id="5852" st_id="189" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3800" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2777 %mul_4_3_3_9 = fmul i32 %conv2_weights_1_load_2369_read, i32 %image_load_2369

]]></Node>
<StgValue><ssdm name="mul_4_3_3_9"/></StgValue>
</operation>

<operation id="5853" st_id="189" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3803" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2780 %mul_4_3_3_s = fmul i32 %conv2_weights_1_load_2370_read, i32 %image_load_2370

]]></Node>
<StgValue><ssdm name="mul_4_3_3_s"/></StgValue>
</operation>

<operation id="5854" st_id="189" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3806" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2783 %mul_4_3_3_10 = fmul i32 %conv2_weights_1_load_2371_read, i32 %image_load_2371

]]></Node>
<StgValue><ssdm name="mul_4_3_3_10"/></StgValue>
</operation>

<operation id="5855" st_id="189" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3809" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2786 %mul_4_3_3_11 = fmul i32 %conv2_weights_1_load_2372_read, i32 %image_load_2372

]]></Node>
<StgValue><ssdm name="mul_4_3_3_11"/></StgValue>
</operation>

<operation id="5856" st_id="189" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3812" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2789 %mul_4_3_3_12 = fmul i32 %conv2_weights_1_load_2373_read, i32 %image_load_2373

]]></Node>
<StgValue><ssdm name="mul_4_3_3_12"/></StgValue>
</operation>

<operation id="5857" st_id="189" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3814" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2791 %image_load_2374 = load i12 %image_addr_2374

]]></Node>
<StgValue><ssdm name="image_load_2374"/></StgValue>
</operation>

<operation id="5858" st_id="189" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3817" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2794 %image_load_2375 = load i12 %image_addr_2375

]]></Node>
<StgValue><ssdm name="image_load_2375"/></StgValue>
</operation>

<operation id="5859" st_id="189" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3820" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2797 %image_load_2376 = load i12 %image_addr_2376

]]></Node>
<StgValue><ssdm name="image_load_2376"/></StgValue>
</operation>

<operation id="5860" st_id="189" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3823" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2800 %image_load_2377 = load i12 %image_addr_2377

]]></Node>
<StgValue><ssdm name="image_load_2377"/></StgValue>
</operation>
</state>

<state id="190" st_id="191">

<operation id="5861" st_id="190" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1165 %add40_4_2829_6 = fadd i32 %add40_4_2829_5, i32 %mul_4_2828_6

]]></Node>
<StgValue><ssdm name="add40_4_2829_6"/></StgValue>
</operation>

<operation id="5862" st_id="190" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2480" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1457 %add_ln59_2169 = add i12 %add_ln59_2154, i12 18

]]></Node>
<StgValue><ssdm name="add_ln59_2169"/></StgValue>
</operation>

<operation id="5863" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2481" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1458 %zext_ln59_3016 = zext i12 %add_ln59_2169

]]></Node>
<StgValue><ssdm name="zext_ln59_3016"/></StgValue>
</operation>

<operation id="5864" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2482" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1459 %image_addr_2378 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_3016

]]></Node>
<StgValue><ssdm name="image_addr_2378"/></StgValue>
</operation>

<operation id="5865" st_id="190" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2483" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1460 %add_ln59_2170 = add i12 %add_ln59_2154, i12 19

]]></Node>
<StgValue><ssdm name="add_ln59_2170"/></StgValue>
</operation>

<operation id="5866" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2484" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1461 %zext_ln59_3017 = zext i12 %add_ln59_2170

]]></Node>
<StgValue><ssdm name="zext_ln59_3017"/></StgValue>
</operation>

<operation id="5867" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2485" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1462 %image_addr_2379 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_3017

]]></Node>
<StgValue><ssdm name="image_addr_2379"/></StgValue>
</operation>

<operation id="5868" st_id="190" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3803" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2780 %mul_4_3_3_s = fmul i32 %conv2_weights_1_load_2370_read, i32 %image_load_2370

]]></Node>
<StgValue><ssdm name="mul_4_3_3_s"/></StgValue>
</operation>

<operation id="5869" st_id="190" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3806" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2783 %mul_4_3_3_10 = fmul i32 %conv2_weights_1_load_2371_read, i32 %image_load_2371

]]></Node>
<StgValue><ssdm name="mul_4_3_3_10"/></StgValue>
</operation>

<operation id="5870" st_id="190" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3809" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2786 %mul_4_3_3_11 = fmul i32 %conv2_weights_1_load_2372_read, i32 %image_load_2372

]]></Node>
<StgValue><ssdm name="mul_4_3_3_11"/></StgValue>
</operation>

<operation id="5871" st_id="190" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3812" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2789 %mul_4_3_3_12 = fmul i32 %conv2_weights_1_load_2373_read, i32 %image_load_2373

]]></Node>
<StgValue><ssdm name="mul_4_3_3_12"/></StgValue>
</operation>

<operation id="5872" st_id="190" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3815" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2792 %mul_4_3_3_13 = fmul i32 %conv2_weights_1_load_2374_read, i32 %image_load_2374

]]></Node>
<StgValue><ssdm name="mul_4_3_3_13"/></StgValue>
</operation>

<operation id="5873" st_id="190" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3818" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2795 %mul_4_3_3_14 = fmul i32 %conv2_weights_1_load_2375_read, i32 %image_load_2375

]]></Node>
<StgValue><ssdm name="mul_4_3_3_14"/></StgValue>
</operation>

<operation id="5874" st_id="190" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3820" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2797 %image_load_2376 = load i12 %image_addr_2376

]]></Node>
<StgValue><ssdm name="image_load_2376"/></StgValue>
</operation>

<operation id="5875" st_id="190" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3823" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2800 %image_load_2377 = load i12 %image_addr_2377

]]></Node>
<StgValue><ssdm name="image_load_2377"/></StgValue>
</operation>

<operation id="5876" st_id="190" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3826" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2803 %image_load_2378 = load i12 %image_addr_2378

]]></Node>
<StgValue><ssdm name="image_load_2378"/></StgValue>
</operation>

<operation id="5877" st_id="190" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3829" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2806 %image_load_2379 = load i12 %image_addr_2379

]]></Node>
<StgValue><ssdm name="image_load_2379"/></StgValue>
</operation>
</state>

<state id="191" st_id="192">

<operation id="5878" st_id="191" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1165 %add40_4_2829_6 = fadd i32 %add40_4_2829_5, i32 %mul_4_2828_6

]]></Node>
<StgValue><ssdm name="add40_4_2829_6"/></StgValue>
</operation>

<operation id="5879" st_id="191" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2804" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc68.4:1781 %add_ln59_2243 = add i10 %sext_ln51_12, i10 %zext_ln59_3038

]]></Node>
<StgValue><ssdm name="add_ln59_2243"/></StgValue>
</operation>

<operation id="5880" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2805" bw="8" op_0_bw="10">
<![CDATA[
for.inc68.4:1782 %trunc_ln59_143 = trunc i10 %add_ln59_2243

]]></Node>
<StgValue><ssdm name="trunc_ln59_143"/></StgValue>
</operation>

<operation id="5881" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2806" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
for.inc68.4:1783 %p_shl250 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln59_143, i4 0

]]></Node>
<StgValue><ssdm name="p_shl250"/></StgValue>
</operation>

<operation id="5882" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2807" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
for.inc68.4:1784 %p_shl251 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %add_ln59_2243, i2 0

]]></Node>
<StgValue><ssdm name="p_shl251"/></StgValue>
</operation>

<operation id="5883" st_id="191" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2808" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1785 %add_ln59_2244 = add i12 %p_shl250, i12 %p_shl251

]]></Node>
<StgValue><ssdm name="add_ln59_2244"/></StgValue>
</operation>

<operation id="5884" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2809" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1786 %zext_ln59_3099 = zext i12 %add_ln59_2244

]]></Node>
<StgValue><ssdm name="zext_ln59_3099"/></StgValue>
</operation>

<operation id="5885" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2810" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1787 %image_addr_2380 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_3099

]]></Node>
<StgValue><ssdm name="image_addr_2380"/></StgValue>
</operation>

<operation id="5886" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2811" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1788 %or_ln59_369 = or i12 %add_ln59_2244, i12 1

]]></Node>
<StgValue><ssdm name="or_ln59_369"/></StgValue>
</operation>

<operation id="5887" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2812" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1789 %zext_ln59_3100 = zext i12 %or_ln59_369

]]></Node>
<StgValue><ssdm name="zext_ln59_3100"/></StgValue>
</operation>

<operation id="5888" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2813" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1790 %image_addr_2381 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_3100

]]></Node>
<StgValue><ssdm name="image_addr_2381"/></StgValue>
</operation>

<operation id="5889" st_id="191" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3809" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2786 %mul_4_3_3_11 = fmul i32 %conv2_weights_1_load_2372_read, i32 %image_load_2372

]]></Node>
<StgValue><ssdm name="mul_4_3_3_11"/></StgValue>
</operation>

<operation id="5890" st_id="191" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3812" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2789 %mul_4_3_3_12 = fmul i32 %conv2_weights_1_load_2373_read, i32 %image_load_2373

]]></Node>
<StgValue><ssdm name="mul_4_3_3_12"/></StgValue>
</operation>

<operation id="5891" st_id="191" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3815" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2792 %mul_4_3_3_13 = fmul i32 %conv2_weights_1_load_2374_read, i32 %image_load_2374

]]></Node>
<StgValue><ssdm name="mul_4_3_3_13"/></StgValue>
</operation>

<operation id="5892" st_id="191" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3818" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2795 %mul_4_3_3_14 = fmul i32 %conv2_weights_1_load_2375_read, i32 %image_load_2375

]]></Node>
<StgValue><ssdm name="mul_4_3_3_14"/></StgValue>
</operation>

<operation id="5893" st_id="191" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3821" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2798 %mul_4_3_3_15 = fmul i32 %conv2_weights_1_load_2376_read, i32 %image_load_2376

]]></Node>
<StgValue><ssdm name="mul_4_3_3_15"/></StgValue>
</operation>

<operation id="5894" st_id="191" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3824" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2801 %mul_4_3_3_16 = fmul i32 %conv2_weights_1_load_2377_read, i32 %image_load_2377

]]></Node>
<StgValue><ssdm name="mul_4_3_3_16"/></StgValue>
</operation>

<operation id="5895" st_id="191" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3826" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2803 %image_load_2378 = load i12 %image_addr_2378

]]></Node>
<StgValue><ssdm name="image_load_2378"/></StgValue>
</operation>

<operation id="5896" st_id="191" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3829" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2806 %image_load_2379 = load i12 %image_addr_2379

]]></Node>
<StgValue><ssdm name="image_load_2379"/></StgValue>
</operation>

<operation id="5897" st_id="191" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3832" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2809 %image_load_2380 = load i12 %image_addr_2380

]]></Node>
<StgValue><ssdm name="image_load_2380"/></StgValue>
</operation>

<operation id="5898" st_id="191" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3835" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2812 %image_load_2381 = load i12 %image_addr_2381

]]></Node>
<StgValue><ssdm name="image_load_2381"/></StgValue>
</operation>
</state>

<state id="192" st_id="193">

<operation id="5899" st_id="192" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1165 %add40_4_2829_6 = fadd i32 %add40_4_2829_5, i32 %mul_4_2828_6

]]></Node>
<StgValue><ssdm name="add40_4_2829_6"/></StgValue>
</operation>

<operation id="5900" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2814" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1791 %or_ln59_370 = or i12 %add_ln59_2244, i12 2

]]></Node>
<StgValue><ssdm name="or_ln59_370"/></StgValue>
</operation>

<operation id="5901" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2815" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1792 %zext_ln59_3101 = zext i12 %or_ln59_370

]]></Node>
<StgValue><ssdm name="zext_ln59_3101"/></StgValue>
</operation>

<operation id="5902" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2816" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1793 %image_addr_2382 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_3101

]]></Node>
<StgValue><ssdm name="image_addr_2382"/></StgValue>
</operation>

<operation id="5903" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2817" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1794 %or_ln59 = or i12 %add_ln59_2244, i12 3

]]></Node>
<StgValue><ssdm name="or_ln59"/></StgValue>
</operation>

<operation id="5904" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2818" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1795 %zext_ln59_3102 = zext i12 %or_ln59

]]></Node>
<StgValue><ssdm name="zext_ln59_3102"/></StgValue>
</operation>

<operation id="5905" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2819" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1796 %image_addr_2383 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_3102

]]></Node>
<StgValue><ssdm name="image_addr_2383"/></StgValue>
</operation>

<operation id="5906" st_id="192" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3815" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2792 %mul_4_3_3_13 = fmul i32 %conv2_weights_1_load_2374_read, i32 %image_load_2374

]]></Node>
<StgValue><ssdm name="mul_4_3_3_13"/></StgValue>
</operation>

<operation id="5907" st_id="192" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3818" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2795 %mul_4_3_3_14 = fmul i32 %conv2_weights_1_load_2375_read, i32 %image_load_2375

]]></Node>
<StgValue><ssdm name="mul_4_3_3_14"/></StgValue>
</operation>

<operation id="5908" st_id="192" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3821" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2798 %mul_4_3_3_15 = fmul i32 %conv2_weights_1_load_2376_read, i32 %image_load_2376

]]></Node>
<StgValue><ssdm name="mul_4_3_3_15"/></StgValue>
</operation>

<operation id="5909" st_id="192" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3824" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2801 %mul_4_3_3_16 = fmul i32 %conv2_weights_1_load_2377_read, i32 %image_load_2377

]]></Node>
<StgValue><ssdm name="mul_4_3_3_16"/></StgValue>
</operation>

<operation id="5910" st_id="192" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3827" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2804 %mul_4_3_3_17 = fmul i32 %conv2_weights_1_load_2378_read, i32 %image_load_2378

]]></Node>
<StgValue><ssdm name="mul_4_3_3_17"/></StgValue>
</operation>

<operation id="5911" st_id="192" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3830" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2807 %mul_4_3_3_18 = fmul i32 %conv2_weights_1_load_2379_read, i32 %image_load_2379

]]></Node>
<StgValue><ssdm name="mul_4_3_3_18"/></StgValue>
</operation>

<operation id="5912" st_id="192" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3832" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2809 %image_load_2380 = load i12 %image_addr_2380

]]></Node>
<StgValue><ssdm name="image_load_2380"/></StgValue>
</operation>

<operation id="5913" st_id="192" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3835" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2812 %image_load_2381 = load i12 %image_addr_2381

]]></Node>
<StgValue><ssdm name="image_load_2381"/></StgValue>
</operation>

<operation id="5914" st_id="192" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3838" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2815 %image_load_2382 = load i12 %image_addr_2382

]]></Node>
<StgValue><ssdm name="image_load_2382"/></StgValue>
</operation>

<operation id="5915" st_id="192" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3841" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2818 %image_load_2383 = load i12 %image_addr_2383

]]></Node>
<StgValue><ssdm name="image_load_2383"/></StgValue>
</operation>
</state>

<state id="193" st_id="194">

<operation id="5916" st_id="193" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1165 %add40_4_2829_6 = fadd i32 %add40_4_2829_5, i32 %mul_4_2828_6

]]></Node>
<StgValue><ssdm name="add40_4_2829_6"/></StgValue>
</operation>

<operation id="5917" st_id="193" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2820" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1797 %add_ln59_2245 = add i12 %add_ln59_2244, i12 4

]]></Node>
<StgValue><ssdm name="add_ln59_2245"/></StgValue>
</operation>

<operation id="5918" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2821" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1798 %zext_ln59_3103 = zext i12 %add_ln59_2245

]]></Node>
<StgValue><ssdm name="zext_ln59_3103"/></StgValue>
</operation>

<operation id="5919" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2822" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1799 %image_addr_2384 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_3103

]]></Node>
<StgValue><ssdm name="image_addr_2384"/></StgValue>
</operation>

<operation id="5920" st_id="193" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2823" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1800 %add_ln59_2246 = add i12 %add_ln59_2244, i12 5

]]></Node>
<StgValue><ssdm name="add_ln59_2246"/></StgValue>
</operation>

<operation id="5921" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2824" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1801 %zext_ln59_3104 = zext i12 %add_ln59_2246

]]></Node>
<StgValue><ssdm name="zext_ln59_3104"/></StgValue>
</operation>

<operation id="5922" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2825" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1802 %image_addr_2385 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_3104

]]></Node>
<StgValue><ssdm name="image_addr_2385"/></StgValue>
</operation>

<operation id="5923" st_id="193" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3821" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2798 %mul_4_3_3_15 = fmul i32 %conv2_weights_1_load_2376_read, i32 %image_load_2376

]]></Node>
<StgValue><ssdm name="mul_4_3_3_15"/></StgValue>
</operation>

<operation id="5924" st_id="193" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3824" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2801 %mul_4_3_3_16 = fmul i32 %conv2_weights_1_load_2377_read, i32 %image_load_2377

]]></Node>
<StgValue><ssdm name="mul_4_3_3_16"/></StgValue>
</operation>

<operation id="5925" st_id="193" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3827" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2804 %mul_4_3_3_17 = fmul i32 %conv2_weights_1_load_2378_read, i32 %image_load_2378

]]></Node>
<StgValue><ssdm name="mul_4_3_3_17"/></StgValue>
</operation>

<operation id="5926" st_id="193" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3830" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2807 %mul_4_3_3_18 = fmul i32 %conv2_weights_1_load_2379_read, i32 %image_load_2379

]]></Node>
<StgValue><ssdm name="mul_4_3_3_18"/></StgValue>
</operation>

<operation id="5927" st_id="193" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3833" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2810 %mul_4_3_4 = fmul i32 %conv2_weights_1_load_2380_read, i32 %image_load_2380

]]></Node>
<StgValue><ssdm name="mul_4_3_4"/></StgValue>
</operation>

<operation id="5928" st_id="193" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3836" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2813 %mul_4_3_4_1 = fmul i32 %conv2_weights_1_load_2381_read, i32 %image_load_2381

]]></Node>
<StgValue><ssdm name="mul_4_3_4_1"/></StgValue>
</operation>

<operation id="5929" st_id="193" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3838" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2815 %image_load_2382 = load i12 %image_addr_2382

]]></Node>
<StgValue><ssdm name="image_load_2382"/></StgValue>
</operation>

<operation id="5930" st_id="193" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3841" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2818 %image_load_2383 = load i12 %image_addr_2383

]]></Node>
<StgValue><ssdm name="image_load_2383"/></StgValue>
</operation>

<operation id="5931" st_id="193" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3844" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2821 %image_load_2384 = load i12 %image_addr_2384

]]></Node>
<StgValue><ssdm name="image_load_2384"/></StgValue>
</operation>

<operation id="5932" st_id="193" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3847" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2824 %image_load_2385 = load i12 %image_addr_2385

]]></Node>
<StgValue><ssdm name="image_load_2385"/></StgValue>
</operation>
</state>

<state id="194" st_id="195">

<operation id="5933" st_id="194" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1168 %add40_4_2829_7 = fadd i32 %add40_4_2829_6, i32 %mul_4_2828_7

]]></Node>
<StgValue><ssdm name="add40_4_2829_7"/></StgValue>
</operation>

<operation id="5934" st_id="194" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2826" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1803 %add_ln59_2247 = add i12 %add_ln59_2244, i12 6

]]></Node>
<StgValue><ssdm name="add_ln59_2247"/></StgValue>
</operation>

<operation id="5935" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2827" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1804 %zext_ln59_3105 = zext i12 %add_ln59_2247

]]></Node>
<StgValue><ssdm name="zext_ln59_3105"/></StgValue>
</operation>

<operation id="5936" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2828" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1805 %image_addr_2386 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_3105

]]></Node>
<StgValue><ssdm name="image_addr_2386"/></StgValue>
</operation>

<operation id="5937" st_id="194" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2829" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1806 %add_ln59_2248 = add i12 %add_ln59_2244, i12 7

]]></Node>
<StgValue><ssdm name="add_ln59_2248"/></StgValue>
</operation>

<operation id="5938" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2830" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1807 %zext_ln59_3106 = zext i12 %add_ln59_2248

]]></Node>
<StgValue><ssdm name="zext_ln59_3106"/></StgValue>
</operation>

<operation id="5939" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2831" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1808 %image_addr_2387 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_3106

]]></Node>
<StgValue><ssdm name="image_addr_2387"/></StgValue>
</operation>

<operation id="5940" st_id="194" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3827" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2804 %mul_4_3_3_17 = fmul i32 %conv2_weights_1_load_2378_read, i32 %image_load_2378

]]></Node>
<StgValue><ssdm name="mul_4_3_3_17"/></StgValue>
</operation>

<operation id="5941" st_id="194" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3830" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2807 %mul_4_3_3_18 = fmul i32 %conv2_weights_1_load_2379_read, i32 %image_load_2379

]]></Node>
<StgValue><ssdm name="mul_4_3_3_18"/></StgValue>
</operation>

<operation id="5942" st_id="194" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3833" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2810 %mul_4_3_4 = fmul i32 %conv2_weights_1_load_2380_read, i32 %image_load_2380

]]></Node>
<StgValue><ssdm name="mul_4_3_4"/></StgValue>
</operation>

<operation id="5943" st_id="194" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3836" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2813 %mul_4_3_4_1 = fmul i32 %conv2_weights_1_load_2381_read, i32 %image_load_2381

]]></Node>
<StgValue><ssdm name="mul_4_3_4_1"/></StgValue>
</operation>

<operation id="5944" st_id="194" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3839" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2816 %mul_4_3_4_2 = fmul i32 %conv2_weights_1_load_2382_read, i32 %image_load_2382

]]></Node>
<StgValue><ssdm name="mul_4_3_4_2"/></StgValue>
</operation>

<operation id="5945" st_id="194" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3842" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2819 %mul_4_3_4_3 = fmul i32 %conv2_weights_1_load_2383_read, i32 %image_load_2383

]]></Node>
<StgValue><ssdm name="mul_4_3_4_3"/></StgValue>
</operation>

<operation id="5946" st_id="194" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3844" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2821 %image_load_2384 = load i12 %image_addr_2384

]]></Node>
<StgValue><ssdm name="image_load_2384"/></StgValue>
</operation>

<operation id="5947" st_id="194" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3847" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2824 %image_load_2385 = load i12 %image_addr_2385

]]></Node>
<StgValue><ssdm name="image_load_2385"/></StgValue>
</operation>

<operation id="5948" st_id="194" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3850" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2827 %image_load_2386 = load i12 %image_addr_2386

]]></Node>
<StgValue><ssdm name="image_load_2386"/></StgValue>
</operation>

<operation id="5949" st_id="194" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3853" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2830 %image_load_2387 = load i12 %image_addr_2387

]]></Node>
<StgValue><ssdm name="image_load_2387"/></StgValue>
</operation>
</state>

<state id="195" st_id="196">

<operation id="5950" st_id="195" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1168 %add40_4_2829_7 = fadd i32 %add40_4_2829_6, i32 %mul_4_2828_7

]]></Node>
<StgValue><ssdm name="add40_4_2829_7"/></StgValue>
</operation>

<operation id="5951" st_id="195" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2832" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1809 %add_ln59_2249 = add i12 %add_ln59_2244, i12 8

]]></Node>
<StgValue><ssdm name="add_ln59_2249"/></StgValue>
</operation>

<operation id="5952" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2833" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1810 %zext_ln59_3107 = zext i12 %add_ln59_2249

]]></Node>
<StgValue><ssdm name="zext_ln59_3107"/></StgValue>
</operation>

<operation id="5953" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2834" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1811 %image_addr_2388 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_3107

]]></Node>
<StgValue><ssdm name="image_addr_2388"/></StgValue>
</operation>

<operation id="5954" st_id="195" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2835" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1812 %add_ln59_2250 = add i12 %add_ln59_2244, i12 9

]]></Node>
<StgValue><ssdm name="add_ln59_2250"/></StgValue>
</operation>

<operation id="5955" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2836" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1813 %zext_ln59_3108 = zext i12 %add_ln59_2250

]]></Node>
<StgValue><ssdm name="zext_ln59_3108"/></StgValue>
</operation>

<operation id="5956" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2837" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1814 %image_addr_2389 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_3108

]]></Node>
<StgValue><ssdm name="image_addr_2389"/></StgValue>
</operation>

<operation id="5957" st_id="195" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3833" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2810 %mul_4_3_4 = fmul i32 %conv2_weights_1_load_2380_read, i32 %image_load_2380

]]></Node>
<StgValue><ssdm name="mul_4_3_4"/></StgValue>
</operation>

<operation id="5958" st_id="195" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3836" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2813 %mul_4_3_4_1 = fmul i32 %conv2_weights_1_load_2381_read, i32 %image_load_2381

]]></Node>
<StgValue><ssdm name="mul_4_3_4_1"/></StgValue>
</operation>

<operation id="5959" st_id="195" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3839" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2816 %mul_4_3_4_2 = fmul i32 %conv2_weights_1_load_2382_read, i32 %image_load_2382

]]></Node>
<StgValue><ssdm name="mul_4_3_4_2"/></StgValue>
</operation>

<operation id="5960" st_id="195" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3842" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2819 %mul_4_3_4_3 = fmul i32 %conv2_weights_1_load_2383_read, i32 %image_load_2383

]]></Node>
<StgValue><ssdm name="mul_4_3_4_3"/></StgValue>
</operation>

<operation id="5961" st_id="195" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3845" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2822 %mul_4_3_4_4 = fmul i32 %conv2_weights_1_load_2384_read, i32 %image_load_2384

]]></Node>
<StgValue><ssdm name="mul_4_3_4_4"/></StgValue>
</operation>

<operation id="5962" st_id="195" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3848" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2825 %mul_4_3_4_5 = fmul i32 %conv2_weights_1_load_2385_read, i32 %image_load_2385

]]></Node>
<StgValue><ssdm name="mul_4_3_4_5"/></StgValue>
</operation>

<operation id="5963" st_id="195" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3850" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2827 %image_load_2386 = load i12 %image_addr_2386

]]></Node>
<StgValue><ssdm name="image_load_2386"/></StgValue>
</operation>

<operation id="5964" st_id="195" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3853" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2830 %image_load_2387 = load i12 %image_addr_2387

]]></Node>
<StgValue><ssdm name="image_load_2387"/></StgValue>
</operation>

<operation id="5965" st_id="195" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3856" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2833 %image_load_2388 = load i12 %image_addr_2388

]]></Node>
<StgValue><ssdm name="image_load_2388"/></StgValue>
</operation>

<operation id="5966" st_id="195" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3859" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2836 %image_load_2389 = load i12 %image_addr_2389

]]></Node>
<StgValue><ssdm name="image_load_2389"/></StgValue>
</operation>
</state>

<state id="196" st_id="197">

<operation id="5967" st_id="196" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1168 %add40_4_2829_7 = fadd i32 %add40_4_2829_6, i32 %mul_4_2828_7

]]></Node>
<StgValue><ssdm name="add40_4_2829_7"/></StgValue>
</operation>

<operation id="5968" st_id="196" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2838" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1815 %add_ln59_2251 = add i12 %add_ln59_2244, i12 10

]]></Node>
<StgValue><ssdm name="add_ln59_2251"/></StgValue>
</operation>

<operation id="5969" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2839" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1816 %zext_ln59_3109 = zext i12 %add_ln59_2251

]]></Node>
<StgValue><ssdm name="zext_ln59_3109"/></StgValue>
</operation>

<operation id="5970" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2840" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1817 %image_addr_2390 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_3109

]]></Node>
<StgValue><ssdm name="image_addr_2390"/></StgValue>
</operation>

<operation id="5971" st_id="196" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2841" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1818 %add_ln59_2252 = add i12 %add_ln59_2244, i12 11

]]></Node>
<StgValue><ssdm name="add_ln59_2252"/></StgValue>
</operation>

<operation id="5972" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2842" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1819 %zext_ln59_3110 = zext i12 %add_ln59_2252

]]></Node>
<StgValue><ssdm name="zext_ln59_3110"/></StgValue>
</operation>

<operation id="5973" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2843" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1820 %image_addr_2391 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_3110

]]></Node>
<StgValue><ssdm name="image_addr_2391"/></StgValue>
</operation>

<operation id="5974" st_id="196" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3839" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2816 %mul_4_3_4_2 = fmul i32 %conv2_weights_1_load_2382_read, i32 %image_load_2382

]]></Node>
<StgValue><ssdm name="mul_4_3_4_2"/></StgValue>
</operation>

<operation id="5975" st_id="196" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3842" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2819 %mul_4_3_4_3 = fmul i32 %conv2_weights_1_load_2383_read, i32 %image_load_2383

]]></Node>
<StgValue><ssdm name="mul_4_3_4_3"/></StgValue>
</operation>

<operation id="5976" st_id="196" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3845" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2822 %mul_4_3_4_4 = fmul i32 %conv2_weights_1_load_2384_read, i32 %image_load_2384

]]></Node>
<StgValue><ssdm name="mul_4_3_4_4"/></StgValue>
</operation>

<operation id="5977" st_id="196" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3848" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2825 %mul_4_3_4_5 = fmul i32 %conv2_weights_1_load_2385_read, i32 %image_load_2385

]]></Node>
<StgValue><ssdm name="mul_4_3_4_5"/></StgValue>
</operation>

<operation id="5978" st_id="196" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3851" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2828 %mul_4_3_4_6 = fmul i32 %conv2_weights_1_load_2386_read, i32 %image_load_2386

]]></Node>
<StgValue><ssdm name="mul_4_3_4_6"/></StgValue>
</operation>

<operation id="5979" st_id="196" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3854" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2831 %mul_4_3_4_7 = fmul i32 %conv2_weights_1_load_2387_read, i32 %image_load_2387

]]></Node>
<StgValue><ssdm name="mul_4_3_4_7"/></StgValue>
</operation>

<operation id="5980" st_id="196" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3856" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2833 %image_load_2388 = load i12 %image_addr_2388

]]></Node>
<StgValue><ssdm name="image_load_2388"/></StgValue>
</operation>

<operation id="5981" st_id="196" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3859" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2836 %image_load_2389 = load i12 %image_addr_2389

]]></Node>
<StgValue><ssdm name="image_load_2389"/></StgValue>
</operation>

<operation id="5982" st_id="196" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3862" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2839 %image_load_2390 = load i12 %image_addr_2390

]]></Node>
<StgValue><ssdm name="image_load_2390"/></StgValue>
</operation>

<operation id="5983" st_id="196" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3865" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2842 %image_load_2391 = load i12 %image_addr_2391

]]></Node>
<StgValue><ssdm name="image_load_2391"/></StgValue>
</operation>
</state>

<state id="197" st_id="198">

<operation id="5984" st_id="197" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1168 %add40_4_2829_7 = fadd i32 %add40_4_2829_6, i32 %mul_4_2828_7

]]></Node>
<StgValue><ssdm name="add40_4_2829_7"/></StgValue>
</operation>

<operation id="5985" st_id="197" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2844" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1821 %add_ln59_2253 = add i12 %add_ln59_2244, i12 12

]]></Node>
<StgValue><ssdm name="add_ln59_2253"/></StgValue>
</operation>

<operation id="5986" st_id="197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2845" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1822 %zext_ln59_3111 = zext i12 %add_ln59_2253

]]></Node>
<StgValue><ssdm name="zext_ln59_3111"/></StgValue>
</operation>

<operation id="5987" st_id="197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2846" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1823 %image_addr_2392 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_3111

]]></Node>
<StgValue><ssdm name="image_addr_2392"/></StgValue>
</operation>

<operation id="5988" st_id="197" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2847" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1824 %add_ln59_2254 = add i12 %add_ln59_2244, i12 13

]]></Node>
<StgValue><ssdm name="add_ln59_2254"/></StgValue>
</operation>

<operation id="5989" st_id="197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2848" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1825 %zext_ln59_3112 = zext i12 %add_ln59_2254

]]></Node>
<StgValue><ssdm name="zext_ln59_3112"/></StgValue>
</operation>

<operation id="5990" st_id="197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2849" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1826 %image_addr_2393 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_3112

]]></Node>
<StgValue><ssdm name="image_addr_2393"/></StgValue>
</operation>

<operation id="5991" st_id="197" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3845" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2822 %mul_4_3_4_4 = fmul i32 %conv2_weights_1_load_2384_read, i32 %image_load_2384

]]></Node>
<StgValue><ssdm name="mul_4_3_4_4"/></StgValue>
</operation>

<operation id="5992" st_id="197" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3848" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2825 %mul_4_3_4_5 = fmul i32 %conv2_weights_1_load_2385_read, i32 %image_load_2385

]]></Node>
<StgValue><ssdm name="mul_4_3_4_5"/></StgValue>
</operation>

<operation id="5993" st_id="197" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3851" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2828 %mul_4_3_4_6 = fmul i32 %conv2_weights_1_load_2386_read, i32 %image_load_2386

]]></Node>
<StgValue><ssdm name="mul_4_3_4_6"/></StgValue>
</operation>

<operation id="5994" st_id="197" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3854" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2831 %mul_4_3_4_7 = fmul i32 %conv2_weights_1_load_2387_read, i32 %image_load_2387

]]></Node>
<StgValue><ssdm name="mul_4_3_4_7"/></StgValue>
</operation>

<operation id="5995" st_id="197" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3857" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2834 %mul_4_3_4_8 = fmul i32 %conv2_weights_1_load_2388_read, i32 %image_load_2388

]]></Node>
<StgValue><ssdm name="mul_4_3_4_8"/></StgValue>
</operation>

<operation id="5996" st_id="197" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3860" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2837 %mul_4_3_4_9 = fmul i32 %conv2_weights_1_load_2389_read, i32 %image_load_2389

]]></Node>
<StgValue><ssdm name="mul_4_3_4_9"/></StgValue>
</operation>

<operation id="5997" st_id="197" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3862" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2839 %image_load_2390 = load i12 %image_addr_2390

]]></Node>
<StgValue><ssdm name="image_load_2390"/></StgValue>
</operation>

<operation id="5998" st_id="197" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3865" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2842 %image_load_2391 = load i12 %image_addr_2391

]]></Node>
<StgValue><ssdm name="image_load_2391"/></StgValue>
</operation>

<operation id="5999" st_id="197" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3868" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2845 %image_load_2392 = load i12 %image_addr_2392

]]></Node>
<StgValue><ssdm name="image_load_2392"/></StgValue>
</operation>

<operation id="6000" st_id="197" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3871" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2848 %image_load_2393 = load i12 %image_addr_2393

]]></Node>
<StgValue><ssdm name="image_load_2393"/></StgValue>
</operation>
</state>

<state id="198" st_id="199">

<operation id="6001" st_id="198" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1171 %add40_4_2829_8 = fadd i32 %add40_4_2829_7, i32 %mul_4_2828_8

]]></Node>
<StgValue><ssdm name="add40_4_2829_8"/></StgValue>
</operation>

<operation id="6002" st_id="198" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2850" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1827 %add_ln59_2255 = add i12 %add_ln59_2244, i12 14

]]></Node>
<StgValue><ssdm name="add_ln59_2255"/></StgValue>
</operation>

<operation id="6003" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2851" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1828 %zext_ln59_3113 = zext i12 %add_ln59_2255

]]></Node>
<StgValue><ssdm name="zext_ln59_3113"/></StgValue>
</operation>

<operation id="6004" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2852" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1829 %image_addr_2394 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_3113

]]></Node>
<StgValue><ssdm name="image_addr_2394"/></StgValue>
</operation>

<operation id="6005" st_id="198" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2853" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1830 %add_ln59_2256 = add i12 %add_ln59_2244, i12 15

]]></Node>
<StgValue><ssdm name="add_ln59_2256"/></StgValue>
</operation>

<operation id="6006" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2854" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1831 %zext_ln59_3114 = zext i12 %add_ln59_2256

]]></Node>
<StgValue><ssdm name="zext_ln59_3114"/></StgValue>
</operation>

<operation id="6007" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2855" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1832 %image_addr_2395 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_3114

]]></Node>
<StgValue><ssdm name="image_addr_2395"/></StgValue>
</operation>

<operation id="6008" st_id="198" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3851" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2828 %mul_4_3_4_6 = fmul i32 %conv2_weights_1_load_2386_read, i32 %image_load_2386

]]></Node>
<StgValue><ssdm name="mul_4_3_4_6"/></StgValue>
</operation>

<operation id="6009" st_id="198" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3854" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2831 %mul_4_3_4_7 = fmul i32 %conv2_weights_1_load_2387_read, i32 %image_load_2387

]]></Node>
<StgValue><ssdm name="mul_4_3_4_7"/></StgValue>
</operation>

<operation id="6010" st_id="198" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3857" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2834 %mul_4_3_4_8 = fmul i32 %conv2_weights_1_load_2388_read, i32 %image_load_2388

]]></Node>
<StgValue><ssdm name="mul_4_3_4_8"/></StgValue>
</operation>

<operation id="6011" st_id="198" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3860" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2837 %mul_4_3_4_9 = fmul i32 %conv2_weights_1_load_2389_read, i32 %image_load_2389

]]></Node>
<StgValue><ssdm name="mul_4_3_4_9"/></StgValue>
</operation>

<operation id="6012" st_id="198" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3863" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2840 %mul_4_3_4_s = fmul i32 %conv2_weights_1_load_2390_read, i32 %image_load_2390

]]></Node>
<StgValue><ssdm name="mul_4_3_4_s"/></StgValue>
</operation>

<operation id="6013" st_id="198" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3866" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2843 %mul_4_3_4_10 = fmul i32 %conv2_weights_1_load_2391_read, i32 %image_load_2391

]]></Node>
<StgValue><ssdm name="mul_4_3_4_10"/></StgValue>
</operation>

<operation id="6014" st_id="198" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3868" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2845 %image_load_2392 = load i12 %image_addr_2392

]]></Node>
<StgValue><ssdm name="image_load_2392"/></StgValue>
</operation>

<operation id="6015" st_id="198" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3871" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2848 %image_load_2393 = load i12 %image_addr_2393

]]></Node>
<StgValue><ssdm name="image_load_2393"/></StgValue>
</operation>

<operation id="6016" st_id="198" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3874" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2851 %image_load_2394 = load i12 %image_addr_2394

]]></Node>
<StgValue><ssdm name="image_load_2394"/></StgValue>
</operation>

<operation id="6017" st_id="198" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3877" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2854 %image_load_2395 = load i12 %image_addr_2395

]]></Node>
<StgValue><ssdm name="image_load_2395"/></StgValue>
</operation>
</state>

<state id="199" st_id="200">

<operation id="6018" st_id="199" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1171 %add40_4_2829_8 = fadd i32 %add40_4_2829_7, i32 %mul_4_2828_8

]]></Node>
<StgValue><ssdm name="add40_4_2829_8"/></StgValue>
</operation>

<operation id="6019" st_id="199" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2856" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1833 %add_ln59_2257 = add i12 %add_ln59_2244, i12 16

]]></Node>
<StgValue><ssdm name="add_ln59_2257"/></StgValue>
</operation>

<operation id="6020" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2857" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1834 %zext_ln59_3115 = zext i12 %add_ln59_2257

]]></Node>
<StgValue><ssdm name="zext_ln59_3115"/></StgValue>
</operation>

<operation id="6021" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2858" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1835 %image_addr_2396 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_3115

]]></Node>
<StgValue><ssdm name="image_addr_2396"/></StgValue>
</operation>

<operation id="6022" st_id="199" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2859" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1836 %add_ln59 = add i12 %add_ln59_2244, i12 17

]]></Node>
<StgValue><ssdm name="add_ln59"/></StgValue>
</operation>

<operation id="6023" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2860" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1837 %zext_ln59_3116 = zext i12 %add_ln59

]]></Node>
<StgValue><ssdm name="zext_ln59_3116"/></StgValue>
</operation>

<operation id="6024" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2861" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1838 %image_addr_2397 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_3116

]]></Node>
<StgValue><ssdm name="image_addr_2397"/></StgValue>
</operation>

<operation id="6025" st_id="199" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3857" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2834 %mul_4_3_4_8 = fmul i32 %conv2_weights_1_load_2388_read, i32 %image_load_2388

]]></Node>
<StgValue><ssdm name="mul_4_3_4_8"/></StgValue>
</operation>

<operation id="6026" st_id="199" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3860" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2837 %mul_4_3_4_9 = fmul i32 %conv2_weights_1_load_2389_read, i32 %image_load_2389

]]></Node>
<StgValue><ssdm name="mul_4_3_4_9"/></StgValue>
</operation>

<operation id="6027" st_id="199" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3863" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2840 %mul_4_3_4_s = fmul i32 %conv2_weights_1_load_2390_read, i32 %image_load_2390

]]></Node>
<StgValue><ssdm name="mul_4_3_4_s"/></StgValue>
</operation>

<operation id="6028" st_id="199" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3866" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2843 %mul_4_3_4_10 = fmul i32 %conv2_weights_1_load_2391_read, i32 %image_load_2391

]]></Node>
<StgValue><ssdm name="mul_4_3_4_10"/></StgValue>
</operation>

<operation id="6029" st_id="199" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3869" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2846 %mul_4_3_4_11 = fmul i32 %conv2_weights_1_load_2392_read, i32 %image_load_2392

]]></Node>
<StgValue><ssdm name="mul_4_3_4_11"/></StgValue>
</operation>

<operation id="6030" st_id="199" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3872" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2849 %mul_4_3_4_12 = fmul i32 %conv2_weights_1_load_2393_read, i32 %image_load_2393

]]></Node>
<StgValue><ssdm name="mul_4_3_4_12"/></StgValue>
</operation>

<operation id="6031" st_id="199" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3874" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2851 %image_load_2394 = load i12 %image_addr_2394

]]></Node>
<StgValue><ssdm name="image_load_2394"/></StgValue>
</operation>

<operation id="6032" st_id="199" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3877" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2854 %image_load_2395 = load i12 %image_addr_2395

]]></Node>
<StgValue><ssdm name="image_load_2395"/></StgValue>
</operation>

<operation id="6033" st_id="199" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3880" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2857 %image_load_2396 = load i12 %image_addr_2396

]]></Node>
<StgValue><ssdm name="image_load_2396"/></StgValue>
</operation>

<operation id="6034" st_id="199" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3883" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2860 %image_load_2397 = load i12 %image_addr_2397

]]></Node>
<StgValue><ssdm name="image_load_2397"/></StgValue>
</operation>
</state>

<state id="200" st_id="201">

<operation id="6035" st_id="200" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1171 %add40_4_2829_8 = fadd i32 %add40_4_2829_7, i32 %mul_4_2828_8

]]></Node>
<StgValue><ssdm name="add40_4_2829_8"/></StgValue>
</operation>

<operation id="6036" st_id="200" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2862" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1839 %add_ln59_2258 = add i12 %add_ln59_2244, i12 18

]]></Node>
<StgValue><ssdm name="add_ln59_2258"/></StgValue>
</operation>

<operation id="6037" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2863" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1840 %zext_ln59_3117 = zext i12 %add_ln59_2258

]]></Node>
<StgValue><ssdm name="zext_ln59_3117"/></StgValue>
</operation>

<operation id="6038" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2864" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1841 %image_addr_2398 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_3117

]]></Node>
<StgValue><ssdm name="image_addr_2398"/></StgValue>
</operation>

<operation id="6039" st_id="200" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2865" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1842 %add_ln59_2259 = add i12 %add_ln59_2244, i12 19

]]></Node>
<StgValue><ssdm name="add_ln59_2259"/></StgValue>
</operation>

<operation id="6040" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2866" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1843 %zext_ln59_3118 = zext i12 %add_ln59_2259

]]></Node>
<StgValue><ssdm name="zext_ln59_3118"/></StgValue>
</operation>

<operation id="6041" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2867" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1844 %image_addr_2399 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_3118

]]></Node>
<StgValue><ssdm name="image_addr_2399"/></StgValue>
</operation>

<operation id="6042" st_id="200" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3863" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2840 %mul_4_3_4_s = fmul i32 %conv2_weights_1_load_2390_read, i32 %image_load_2390

]]></Node>
<StgValue><ssdm name="mul_4_3_4_s"/></StgValue>
</operation>

<operation id="6043" st_id="200" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3866" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2843 %mul_4_3_4_10 = fmul i32 %conv2_weights_1_load_2391_read, i32 %image_load_2391

]]></Node>
<StgValue><ssdm name="mul_4_3_4_10"/></StgValue>
</operation>

<operation id="6044" st_id="200" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3869" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2846 %mul_4_3_4_11 = fmul i32 %conv2_weights_1_load_2392_read, i32 %image_load_2392

]]></Node>
<StgValue><ssdm name="mul_4_3_4_11"/></StgValue>
</operation>

<operation id="6045" st_id="200" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3872" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2849 %mul_4_3_4_12 = fmul i32 %conv2_weights_1_load_2393_read, i32 %image_load_2393

]]></Node>
<StgValue><ssdm name="mul_4_3_4_12"/></StgValue>
</operation>

<operation id="6046" st_id="200" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3875" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2852 %mul_4_3_4_13 = fmul i32 %conv2_weights_1_load_2394_read, i32 %image_load_2394

]]></Node>
<StgValue><ssdm name="mul_4_3_4_13"/></StgValue>
</operation>

<operation id="6047" st_id="200" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3878" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2855 %mul_4_3_4_14 = fmul i32 %conv2_weights_1_load_2395_read, i32 %image_load_2395

]]></Node>
<StgValue><ssdm name="mul_4_3_4_14"/></StgValue>
</operation>

<operation id="6048" st_id="200" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3880" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2857 %image_load_2396 = load i12 %image_addr_2396

]]></Node>
<StgValue><ssdm name="image_load_2396"/></StgValue>
</operation>

<operation id="6049" st_id="200" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3883" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2860 %image_load_2397 = load i12 %image_addr_2397

]]></Node>
<StgValue><ssdm name="image_load_2397"/></StgValue>
</operation>

<operation id="6050" st_id="200" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3886" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2863 %image_load_2398 = load i12 %image_addr_2398

]]></Node>
<StgValue><ssdm name="image_load_2398"/></StgValue>
</operation>

<operation id="6051" st_id="200" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3889" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2866 %image_load_2399 = load i12 %image_addr_2399

]]></Node>
<StgValue><ssdm name="image_load_2399"/></StgValue>
</operation>
</state>

<state id="201" st_id="202">

<operation id="6052" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1067" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc68.4:44 %tmp_940 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %add_ln51_30, i4 0

]]></Node>
<StgValue><ssdm name="tmp_940"/></StgValue>
</operation>

<operation id="6053" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1068" bw="9" op_0_bw="8">
<![CDATA[
for.inc68.4:45 %zext_ln59_2631 = zext i8 %tmp_940

]]></Node>
<StgValue><ssdm name="zext_ln59_2631"/></StgValue>
</operation>

<operation id="6054" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1069" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
for.inc68.4:46 %tmp_941 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %add_ln51_30, i1 0

]]></Node>
<StgValue><ssdm name="tmp_941"/></StgValue>
</operation>

<operation id="6055" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1070" bw="9" op_0_bw="5">
<![CDATA[
for.inc68.4:47 %zext_ln59_2632 = zext i5 %tmp_941

]]></Node>
<StgValue><ssdm name="zext_ln59_2632"/></StgValue>
</operation>

<operation id="6056" st_id="201" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1071" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc68.4:48 %sub_ln59_23 = sub i9 %zext_ln59_2631, i9 %zext_ln59_2632

]]></Node>
<StgValue><ssdm name="sub_ln59_23"/></StgValue>
</operation>

<operation id="6057" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1072" bw="10" op_0_bw="9">
<![CDATA[
for.inc68.4:49 %sext_ln52 = sext i9 %sub_ln59_23

]]></Node>
<StgValue><ssdm name="sext_ln52"/></StgValue>
</operation>

<operation id="6058" st_id="201" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1331" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc68.4:308 %add_ln59_1901 = add i10 %sext_ln52, i10 %zext_ln59_2634

]]></Node>
<StgValue><ssdm name="add_ln59_1901"/></StgValue>
</operation>

<operation id="6059" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1332" bw="8" op_0_bw="10">
<![CDATA[
for.inc68.4:309 %trunc_ln59_124 = trunc i10 %add_ln59_1901

]]></Node>
<StgValue><ssdm name="trunc_ln59_124"/></StgValue>
</operation>

<operation id="6060" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1333" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
for.inc68.4:310 %p_shl246 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln59_124, i4 0

]]></Node>
<StgValue><ssdm name="p_shl246"/></StgValue>
</operation>

<operation id="6061" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1334" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
for.inc68.4:311 %p_shl247 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %add_ln59_1901, i2 0

]]></Node>
<StgValue><ssdm name="p_shl247"/></StgValue>
</operation>

<operation id="6062" st_id="201" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1335" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:312 %add_ln59_1902 = add i12 %p_shl246, i12 %p_shl247

]]></Node>
<StgValue><ssdm name="add_ln59_1902"/></StgValue>
</operation>

<operation id="6063" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1336" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:313 %zext_ln59_2715 = zext i12 %add_ln59_1902

]]></Node>
<StgValue><ssdm name="zext_ln59_2715"/></StgValue>
</operation>

<operation id="6064" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1337" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:314 %image_addr_2400 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2715

]]></Node>
<StgValue><ssdm name="image_addr_2400"/></StgValue>
</operation>

<operation id="6065" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1338" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:315 %or_ln59_312 = or i12 %add_ln59_1902, i12 1

]]></Node>
<StgValue><ssdm name="or_ln59_312"/></StgValue>
</operation>

<operation id="6066" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1339" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:316 %zext_ln59_2716 = zext i12 %or_ln59_312

]]></Node>
<StgValue><ssdm name="zext_ln59_2716"/></StgValue>
</operation>

<operation id="6067" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1340" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:317 %image_addr_2401 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2716

]]></Node>
<StgValue><ssdm name="image_addr_2401"/></StgValue>
</operation>

<operation id="6068" st_id="201" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1722" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc68.4:699 %add_ln59_1991 = add i10 %sext_ln52, i10 %zext_ln59_2735

]]></Node>
<StgValue><ssdm name="add_ln59_1991"/></StgValue>
</operation>

<operation id="6069" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1723" bw="8" op_0_bw="10">
<![CDATA[
for.inc68.4:700 %trunc_ln59_129 = trunc i10 %add_ln59_1991

]]></Node>
<StgValue><ssdm name="trunc_ln59_129"/></StgValue>
</operation>

<operation id="6070" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1724" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
for.inc68.4:701 %p_shl278 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln59_129, i4 0

]]></Node>
<StgValue><ssdm name="p_shl278"/></StgValue>
</operation>

<operation id="6071" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1725" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
for.inc68.4:702 %p_shl279 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %add_ln59_1991, i2 0

]]></Node>
<StgValue><ssdm name="p_shl279"/></StgValue>
</operation>

<operation id="6072" st_id="201" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1726" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:703 %add_ln59_1992 = add i12 %p_shl278, i12 %p_shl279

]]></Node>
<StgValue><ssdm name="add_ln59_1992"/></StgValue>
</operation>

<operation id="6073" st_id="201" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2104" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc68.4:1081 %add_ln59_2081 = add i10 %sext_ln52, i10 %zext_ln59_2836

]]></Node>
<StgValue><ssdm name="add_ln59_2081"/></StgValue>
</operation>

<operation id="6074" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2105" bw="8" op_0_bw="10">
<![CDATA[
for.inc68.4:1082 %trunc_ln59_134 = trunc i10 %add_ln59_2081

]]></Node>
<StgValue><ssdm name="trunc_ln59_134"/></StgValue>
</operation>

<operation id="6075" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2106" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
for.inc68.4:1083 %p_shl268 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln59_134, i4 0

]]></Node>
<StgValue><ssdm name="p_shl268"/></StgValue>
</operation>

<operation id="6076" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2107" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
for.inc68.4:1084 %p_shl269 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %add_ln59_2081, i2 0

]]></Node>
<StgValue><ssdm name="p_shl269"/></StgValue>
</operation>

<operation id="6077" st_id="201" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2108" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1085 %add_ln59_2082 = add i12 %p_shl268, i12 %p_shl269

]]></Node>
<StgValue><ssdm name="add_ln59_2082"/></StgValue>
</operation>

<operation id="6078" st_id="201" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1171 %add40_4_2829_8 = fadd i32 %add40_4_2829_7, i32 %mul_4_2828_8

]]></Node>
<StgValue><ssdm name="add40_4_2829_8"/></StgValue>
</operation>

<operation id="6079" st_id="201" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2486" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc68.4:1463 %add_ln59_2171 = add i10 %sext_ln52, i10 %zext_ln59_2937

]]></Node>
<StgValue><ssdm name="add_ln59_2171"/></StgValue>
</operation>

<operation id="6080" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2487" bw="8" op_0_bw="10">
<![CDATA[
for.inc68.4:1464 %trunc_ln59_139 = trunc i10 %add_ln59_2171

]]></Node>
<StgValue><ssdm name="trunc_ln59_139"/></StgValue>
</operation>

<operation id="6081" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2488" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
for.inc68.4:1465 %p_shl258 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln59_139, i4 0

]]></Node>
<StgValue><ssdm name="p_shl258"/></StgValue>
</operation>

<operation id="6082" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2489" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
for.inc68.4:1466 %p_shl259 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %add_ln59_2171, i2 0

]]></Node>
<StgValue><ssdm name="p_shl259"/></StgValue>
</operation>

<operation id="6083" st_id="201" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2490" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1467 %add_ln59_2172 = add i12 %p_shl258, i12 %p_shl259

]]></Node>
<StgValue><ssdm name="add_ln59_2172"/></StgValue>
</operation>

<operation id="6084" st_id="201" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2868" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc68.4:1845 %add_ln59_2260 = add i10 %sext_ln52, i10 %zext_ln59_3038

]]></Node>
<StgValue><ssdm name="add_ln59_2260"/></StgValue>
</operation>

<operation id="6085" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2869" bw="8" op_0_bw="10">
<![CDATA[
for.inc68.4:1846 %trunc_ln59_144 = trunc i10 %add_ln59_2260

]]></Node>
<StgValue><ssdm name="trunc_ln59_144"/></StgValue>
</operation>

<operation id="6086" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2870" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
for.inc68.4:1847 %p_shl248 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln59_144, i4 0

]]></Node>
<StgValue><ssdm name="p_shl248"/></StgValue>
</operation>

<operation id="6087" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2871" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
for.inc68.4:1848 %p_shl249 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %add_ln59_2260, i2 0

]]></Node>
<StgValue><ssdm name="p_shl249"/></StgValue>
</operation>

<operation id="6088" st_id="201" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2872" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1849 %add_ln59_2261 = add i12 %p_shl248, i12 %p_shl249

]]></Node>
<StgValue><ssdm name="add_ln59_2261"/></StgValue>
</operation>

<operation id="6089" st_id="201" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3869" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2846 %mul_4_3_4_11 = fmul i32 %conv2_weights_1_load_2392_read, i32 %image_load_2392

]]></Node>
<StgValue><ssdm name="mul_4_3_4_11"/></StgValue>
</operation>

<operation id="6090" st_id="201" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3872" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2849 %mul_4_3_4_12 = fmul i32 %conv2_weights_1_load_2393_read, i32 %image_load_2393

]]></Node>
<StgValue><ssdm name="mul_4_3_4_12"/></StgValue>
</operation>

<operation id="6091" st_id="201" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3875" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2852 %mul_4_3_4_13 = fmul i32 %conv2_weights_1_load_2394_read, i32 %image_load_2394

]]></Node>
<StgValue><ssdm name="mul_4_3_4_13"/></StgValue>
</operation>

<operation id="6092" st_id="201" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3878" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2855 %mul_4_3_4_14 = fmul i32 %conv2_weights_1_load_2395_read, i32 %image_load_2395

]]></Node>
<StgValue><ssdm name="mul_4_3_4_14"/></StgValue>
</operation>

<operation id="6093" st_id="201" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3881" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2858 %mul_4_3_4_15 = fmul i32 %conv2_weights_1_load_2396_read, i32 %image_load_2396

]]></Node>
<StgValue><ssdm name="mul_4_3_4_15"/></StgValue>
</operation>

<operation id="6094" st_id="201" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3884" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2861 %mul_4_3_4_16 = fmul i32 %conv2_weights_1_load_2397_read, i32 %image_load_2397

]]></Node>
<StgValue><ssdm name="mul_4_3_4_16"/></StgValue>
</operation>

<operation id="6095" st_id="201" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3886" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2863 %image_load_2398 = load i12 %image_addr_2398

]]></Node>
<StgValue><ssdm name="image_load_2398"/></StgValue>
</operation>

<operation id="6096" st_id="201" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3889" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2866 %image_load_2399 = load i12 %image_addr_2399

]]></Node>
<StgValue><ssdm name="image_load_2399"/></StgValue>
</operation>

<operation id="6097" st_id="201" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3892" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2869 %image_load_2400 = load i12 %image_addr_2400

]]></Node>
<StgValue><ssdm name="image_load_2400"/></StgValue>
</operation>

<operation id="6098" st_id="201" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3895" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2872 %image_load_2401 = load i12 %image_addr_2401

]]></Node>
<StgValue><ssdm name="image_load_2401"/></StgValue>
</operation>
</state>

<state id="202" st_id="203">

<operation id="6099" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1341" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:318 %or_ln59_313 = or i12 %add_ln59_1902, i12 2

]]></Node>
<StgValue><ssdm name="or_ln59_313"/></StgValue>
</operation>

<operation id="6100" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1342" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:319 %zext_ln59_2717 = zext i12 %or_ln59_313

]]></Node>
<StgValue><ssdm name="zext_ln59_2717"/></StgValue>
</operation>

<operation id="6101" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1343" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:320 %image_addr_2402 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2717

]]></Node>
<StgValue><ssdm name="image_addr_2402"/></StgValue>
</operation>

<operation id="6102" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1344" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:321 %or_ln59_314 = or i12 %add_ln59_1902, i12 3

]]></Node>
<StgValue><ssdm name="or_ln59_314"/></StgValue>
</operation>

<operation id="6103" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1345" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:322 %zext_ln59_2718 = zext i12 %or_ln59_314

]]></Node>
<StgValue><ssdm name="zext_ln59_2718"/></StgValue>
</operation>

<operation id="6104" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1346" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:323 %image_addr_2403 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2718

]]></Node>
<StgValue><ssdm name="image_addr_2403"/></StgValue>
</operation>

<operation id="6105" st_id="202" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2197" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1174 %add40_4_2829_9 = fadd i32 %add40_4_2829_8, i32 %mul_4_2828_9

]]></Node>
<StgValue><ssdm name="add40_4_2829_9"/></StgValue>
</operation>

<operation id="6106" st_id="202" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3875" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2852 %mul_4_3_4_13 = fmul i32 %conv2_weights_1_load_2394_read, i32 %image_load_2394

]]></Node>
<StgValue><ssdm name="mul_4_3_4_13"/></StgValue>
</operation>

<operation id="6107" st_id="202" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3878" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2855 %mul_4_3_4_14 = fmul i32 %conv2_weights_1_load_2395_read, i32 %image_load_2395

]]></Node>
<StgValue><ssdm name="mul_4_3_4_14"/></StgValue>
</operation>

<operation id="6108" st_id="202" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3881" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2858 %mul_4_3_4_15 = fmul i32 %conv2_weights_1_load_2396_read, i32 %image_load_2396

]]></Node>
<StgValue><ssdm name="mul_4_3_4_15"/></StgValue>
</operation>

<operation id="6109" st_id="202" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3884" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2861 %mul_4_3_4_16 = fmul i32 %conv2_weights_1_load_2397_read, i32 %image_load_2397

]]></Node>
<StgValue><ssdm name="mul_4_3_4_16"/></StgValue>
</operation>

<operation id="6110" st_id="202" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3887" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2864 %mul_4_3_4_17 = fmul i32 %conv2_weights_1_load_2398_read, i32 %image_load_2398

]]></Node>
<StgValue><ssdm name="mul_4_3_4_17"/></StgValue>
</operation>

<operation id="6111" st_id="202" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3890" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2867 %mul_4_3_4_18 = fmul i32 %conv2_weights_1_load_2399_read, i32 %image_load_2399

]]></Node>
<StgValue><ssdm name="mul_4_3_4_18"/></StgValue>
</operation>

<operation id="6112" st_id="202" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3892" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2869 %image_load_2400 = load i12 %image_addr_2400

]]></Node>
<StgValue><ssdm name="image_load_2400"/></StgValue>
</operation>

<operation id="6113" st_id="202" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3895" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2872 %image_load_2401 = load i12 %image_addr_2401

]]></Node>
<StgValue><ssdm name="image_load_2401"/></StgValue>
</operation>

<operation id="6114" st_id="202" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3898" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2875 %image_load_2402 = load i12 %image_addr_2402

]]></Node>
<StgValue><ssdm name="image_load_2402"/></StgValue>
</operation>

<operation id="6115" st_id="202" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3901" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2878 %image_load_2403 = load i12 %image_addr_2403

]]></Node>
<StgValue><ssdm name="image_load_2403"/></StgValue>
</operation>
</state>

<state id="203" st_id="204">

<operation id="6116" st_id="203" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1347" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:324 %add_ln59_1903 = add i12 %add_ln59_1902, i12 4

]]></Node>
<StgValue><ssdm name="add_ln59_1903"/></StgValue>
</operation>

<operation id="6117" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1348" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:325 %zext_ln59_2719 = zext i12 %add_ln59_1903

]]></Node>
<StgValue><ssdm name="zext_ln59_2719"/></StgValue>
</operation>

<operation id="6118" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1349" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:326 %image_addr_2404 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2719

]]></Node>
<StgValue><ssdm name="image_addr_2404"/></StgValue>
</operation>

<operation id="6119" st_id="203" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1350" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:327 %add_ln59_1904 = add i12 %add_ln59_1902, i12 5

]]></Node>
<StgValue><ssdm name="add_ln59_1904"/></StgValue>
</operation>

<operation id="6120" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1351" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:328 %zext_ln59_2720 = zext i12 %add_ln59_1904

]]></Node>
<StgValue><ssdm name="zext_ln59_2720"/></StgValue>
</operation>

<operation id="6121" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1352" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:329 %image_addr_2405 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2720

]]></Node>
<StgValue><ssdm name="image_addr_2405"/></StgValue>
</operation>

<operation id="6122" st_id="203" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2197" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1174 %add40_4_2829_9 = fadd i32 %add40_4_2829_8, i32 %mul_4_2828_9

]]></Node>
<StgValue><ssdm name="add40_4_2829_9"/></StgValue>
</operation>

<operation id="6123" st_id="203" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3881" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2858 %mul_4_3_4_15 = fmul i32 %conv2_weights_1_load_2396_read, i32 %image_load_2396

]]></Node>
<StgValue><ssdm name="mul_4_3_4_15"/></StgValue>
</operation>

<operation id="6124" st_id="203" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3884" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2861 %mul_4_3_4_16 = fmul i32 %conv2_weights_1_load_2397_read, i32 %image_load_2397

]]></Node>
<StgValue><ssdm name="mul_4_3_4_16"/></StgValue>
</operation>

<operation id="6125" st_id="203" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3887" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2864 %mul_4_3_4_17 = fmul i32 %conv2_weights_1_load_2398_read, i32 %image_load_2398

]]></Node>
<StgValue><ssdm name="mul_4_3_4_17"/></StgValue>
</operation>

<operation id="6126" st_id="203" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3890" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2867 %mul_4_3_4_18 = fmul i32 %conv2_weights_1_load_2399_read, i32 %image_load_2399

]]></Node>
<StgValue><ssdm name="mul_4_3_4_18"/></StgValue>
</operation>

<operation id="6127" st_id="203" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3893" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2870 %mul_4_4 = fmul i32 %conv2_weights_1_load_2400_read, i32 %image_load_2400

]]></Node>
<StgValue><ssdm name="mul_4_4"/></StgValue>
</operation>

<operation id="6128" st_id="203" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3896" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2873 %mul_4_4_s = fmul i32 %conv2_weights_1_load_2401_read, i32 %image_load_2401

]]></Node>
<StgValue><ssdm name="mul_4_4_s"/></StgValue>
</operation>

<operation id="6129" st_id="203" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3898" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2875 %image_load_2402 = load i12 %image_addr_2402

]]></Node>
<StgValue><ssdm name="image_load_2402"/></StgValue>
</operation>

<operation id="6130" st_id="203" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3901" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2878 %image_load_2403 = load i12 %image_addr_2403

]]></Node>
<StgValue><ssdm name="image_load_2403"/></StgValue>
</operation>

<operation id="6131" st_id="203" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3904" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2881 %image_load_2404 = load i12 %image_addr_2404

]]></Node>
<StgValue><ssdm name="image_load_2404"/></StgValue>
</operation>

<operation id="6132" st_id="203" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3907" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2884 %image_load_2405 = load i12 %image_addr_2405

]]></Node>
<StgValue><ssdm name="image_load_2405"/></StgValue>
</operation>
</state>

<state id="204" st_id="205">

<operation id="6133" st_id="204" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1353" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:330 %add_ln59_1905 = add i12 %add_ln59_1902, i12 6

]]></Node>
<StgValue><ssdm name="add_ln59_1905"/></StgValue>
</operation>

<operation id="6134" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1354" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:331 %zext_ln59_2721 = zext i12 %add_ln59_1905

]]></Node>
<StgValue><ssdm name="zext_ln59_2721"/></StgValue>
</operation>

<operation id="6135" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1355" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:332 %image_addr_2406 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2721

]]></Node>
<StgValue><ssdm name="image_addr_2406"/></StgValue>
</operation>

<operation id="6136" st_id="204" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1356" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:333 %add_ln59_1906 = add i12 %add_ln59_1902, i12 7

]]></Node>
<StgValue><ssdm name="add_ln59_1906"/></StgValue>
</operation>

<operation id="6137" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1357" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:334 %zext_ln59_2722 = zext i12 %add_ln59_1906

]]></Node>
<StgValue><ssdm name="zext_ln59_2722"/></StgValue>
</operation>

<operation id="6138" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1358" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:335 %image_addr_2407 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2722

]]></Node>
<StgValue><ssdm name="image_addr_2407"/></StgValue>
</operation>

<operation id="6139" st_id="204" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2197" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1174 %add40_4_2829_9 = fadd i32 %add40_4_2829_8, i32 %mul_4_2828_9

]]></Node>
<StgValue><ssdm name="add40_4_2829_9"/></StgValue>
</operation>

<operation id="6140" st_id="204" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3887" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2864 %mul_4_3_4_17 = fmul i32 %conv2_weights_1_load_2398_read, i32 %image_load_2398

]]></Node>
<StgValue><ssdm name="mul_4_3_4_17"/></StgValue>
</operation>

<operation id="6141" st_id="204" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3890" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2867 %mul_4_3_4_18 = fmul i32 %conv2_weights_1_load_2399_read, i32 %image_load_2399

]]></Node>
<StgValue><ssdm name="mul_4_3_4_18"/></StgValue>
</operation>

<operation id="6142" st_id="204" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3893" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2870 %mul_4_4 = fmul i32 %conv2_weights_1_load_2400_read, i32 %image_load_2400

]]></Node>
<StgValue><ssdm name="mul_4_4"/></StgValue>
</operation>

<operation id="6143" st_id="204" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3896" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2873 %mul_4_4_s = fmul i32 %conv2_weights_1_load_2401_read, i32 %image_load_2401

]]></Node>
<StgValue><ssdm name="mul_4_4_s"/></StgValue>
</operation>

<operation id="6144" st_id="204" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3899" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2876 %mul_4_4_20 = fmul i32 %conv2_weights_1_load_2402_read, i32 %image_load_2402

]]></Node>
<StgValue><ssdm name="mul_4_4_20"/></StgValue>
</operation>

<operation id="6145" st_id="204" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3902" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2879 %mul_4_4_21 = fmul i32 %conv2_weights_1_load_2403_read, i32 %image_load_2403

]]></Node>
<StgValue><ssdm name="mul_4_4_21"/></StgValue>
</operation>

<operation id="6146" st_id="204" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3904" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2881 %image_load_2404 = load i12 %image_addr_2404

]]></Node>
<StgValue><ssdm name="image_load_2404"/></StgValue>
</operation>

<operation id="6147" st_id="204" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3907" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2884 %image_load_2405 = load i12 %image_addr_2405

]]></Node>
<StgValue><ssdm name="image_load_2405"/></StgValue>
</operation>

<operation id="6148" st_id="204" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3910" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2887 %image_load_2406 = load i12 %image_addr_2406

]]></Node>
<StgValue><ssdm name="image_load_2406"/></StgValue>
</operation>

<operation id="6149" st_id="204" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3913" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2890 %image_load_2407 = load i12 %image_addr_2407

]]></Node>
<StgValue><ssdm name="image_load_2407"/></StgValue>
</operation>
</state>

<state id="205" st_id="206">

<operation id="6150" st_id="205" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1359" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:336 %add_ln59_1907 = add i12 %add_ln59_1902, i12 8

]]></Node>
<StgValue><ssdm name="add_ln59_1907"/></StgValue>
</operation>

<operation id="6151" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1360" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:337 %zext_ln59_2723 = zext i12 %add_ln59_1907

]]></Node>
<StgValue><ssdm name="zext_ln59_2723"/></StgValue>
</operation>

<operation id="6152" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1361" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:338 %image_addr_2408 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2723

]]></Node>
<StgValue><ssdm name="image_addr_2408"/></StgValue>
</operation>

<operation id="6153" st_id="205" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1362" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:339 %add_ln59_1908 = add i12 %add_ln59_1902, i12 9

]]></Node>
<StgValue><ssdm name="add_ln59_1908"/></StgValue>
</operation>

<operation id="6154" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1363" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:340 %zext_ln59_2724 = zext i12 %add_ln59_1908

]]></Node>
<StgValue><ssdm name="zext_ln59_2724"/></StgValue>
</operation>

<operation id="6155" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1364" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:341 %image_addr_2409 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2724

]]></Node>
<StgValue><ssdm name="image_addr_2409"/></StgValue>
</operation>

<operation id="6156" st_id="205" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2197" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1174 %add40_4_2829_9 = fadd i32 %add40_4_2829_8, i32 %mul_4_2828_9

]]></Node>
<StgValue><ssdm name="add40_4_2829_9"/></StgValue>
</operation>

<operation id="6157" st_id="205" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3893" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2870 %mul_4_4 = fmul i32 %conv2_weights_1_load_2400_read, i32 %image_load_2400

]]></Node>
<StgValue><ssdm name="mul_4_4"/></StgValue>
</operation>

<operation id="6158" st_id="205" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3896" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2873 %mul_4_4_s = fmul i32 %conv2_weights_1_load_2401_read, i32 %image_load_2401

]]></Node>
<StgValue><ssdm name="mul_4_4_s"/></StgValue>
</operation>

<operation id="6159" st_id="205" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3899" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2876 %mul_4_4_20 = fmul i32 %conv2_weights_1_load_2402_read, i32 %image_load_2402

]]></Node>
<StgValue><ssdm name="mul_4_4_20"/></StgValue>
</operation>

<operation id="6160" st_id="205" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3902" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2879 %mul_4_4_21 = fmul i32 %conv2_weights_1_load_2403_read, i32 %image_load_2403

]]></Node>
<StgValue><ssdm name="mul_4_4_21"/></StgValue>
</operation>

<operation id="6161" st_id="205" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3905" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2882 %mul_4_4_22 = fmul i32 %conv2_weights_1_load_2404_read, i32 %image_load_2404

]]></Node>
<StgValue><ssdm name="mul_4_4_22"/></StgValue>
</operation>

<operation id="6162" st_id="205" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3908" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2885 %mul_4_4_5 = fmul i32 %conv2_weights_1_load_2405_read, i32 %image_load_2405

]]></Node>
<StgValue><ssdm name="mul_4_4_5"/></StgValue>
</operation>

<operation id="6163" st_id="205" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3910" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2887 %image_load_2406 = load i12 %image_addr_2406

]]></Node>
<StgValue><ssdm name="image_load_2406"/></StgValue>
</operation>

<operation id="6164" st_id="205" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3913" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2890 %image_load_2407 = load i12 %image_addr_2407

]]></Node>
<StgValue><ssdm name="image_load_2407"/></StgValue>
</operation>

<operation id="6165" st_id="205" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3916" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2893 %image_load_2408 = load i12 %image_addr_2408

]]></Node>
<StgValue><ssdm name="image_load_2408"/></StgValue>
</operation>

<operation id="6166" st_id="205" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3919" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2896 %image_load_2409 = load i12 %image_addr_2409

]]></Node>
<StgValue><ssdm name="image_load_2409"/></StgValue>
</operation>
</state>

<state id="206" st_id="207">

<operation id="6167" st_id="206" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1365" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:342 %add_ln59_1909 = add i12 %add_ln59_1902, i12 10

]]></Node>
<StgValue><ssdm name="add_ln59_1909"/></StgValue>
</operation>

<operation id="6168" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1366" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:343 %zext_ln59_2725 = zext i12 %add_ln59_1909

]]></Node>
<StgValue><ssdm name="zext_ln59_2725"/></StgValue>
</operation>

<operation id="6169" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1367" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:344 %image_addr_2410 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2725

]]></Node>
<StgValue><ssdm name="image_addr_2410"/></StgValue>
</operation>

<operation id="6170" st_id="206" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1368" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:345 %add_ln59_1910 = add i12 %add_ln59_1902, i12 11

]]></Node>
<StgValue><ssdm name="add_ln59_1910"/></StgValue>
</operation>

<operation id="6171" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1369" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:346 %zext_ln59_2726 = zext i12 %add_ln59_1910

]]></Node>
<StgValue><ssdm name="zext_ln59_2726"/></StgValue>
</operation>

<operation id="6172" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1370" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:347 %image_addr_2411 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2726

]]></Node>
<StgValue><ssdm name="image_addr_2411"/></StgValue>
</operation>

<operation id="6173" st_id="206" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1177 %add40_4_2829_s = fadd i32 %add40_4_2829_9, i32 %mul_4_2828_s

]]></Node>
<StgValue><ssdm name="add40_4_2829_s"/></StgValue>
</operation>

<operation id="6174" st_id="206" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3899" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2876 %mul_4_4_20 = fmul i32 %conv2_weights_1_load_2402_read, i32 %image_load_2402

]]></Node>
<StgValue><ssdm name="mul_4_4_20"/></StgValue>
</operation>

<operation id="6175" st_id="206" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3902" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2879 %mul_4_4_21 = fmul i32 %conv2_weights_1_load_2403_read, i32 %image_load_2403

]]></Node>
<StgValue><ssdm name="mul_4_4_21"/></StgValue>
</operation>

<operation id="6176" st_id="206" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3905" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2882 %mul_4_4_22 = fmul i32 %conv2_weights_1_load_2404_read, i32 %image_load_2404

]]></Node>
<StgValue><ssdm name="mul_4_4_22"/></StgValue>
</operation>

<operation id="6177" st_id="206" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3908" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2885 %mul_4_4_5 = fmul i32 %conv2_weights_1_load_2405_read, i32 %image_load_2405

]]></Node>
<StgValue><ssdm name="mul_4_4_5"/></StgValue>
</operation>

<operation id="6178" st_id="206" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3911" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2888 %mul_4_4_6 = fmul i32 %conv2_weights_1_load_2406_read, i32 %image_load_2406

]]></Node>
<StgValue><ssdm name="mul_4_4_6"/></StgValue>
</operation>

<operation id="6179" st_id="206" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3914" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2891 %mul_4_4_7 = fmul i32 %conv2_weights_1_load_2407_read, i32 %image_load_2407

]]></Node>
<StgValue><ssdm name="mul_4_4_7"/></StgValue>
</operation>

<operation id="6180" st_id="206" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3916" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2893 %image_load_2408 = load i12 %image_addr_2408

]]></Node>
<StgValue><ssdm name="image_load_2408"/></StgValue>
</operation>

<operation id="6181" st_id="206" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3919" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2896 %image_load_2409 = load i12 %image_addr_2409

]]></Node>
<StgValue><ssdm name="image_load_2409"/></StgValue>
</operation>

<operation id="6182" st_id="206" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3922" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2899 %image_load_2410 = load i12 %image_addr_2410

]]></Node>
<StgValue><ssdm name="image_load_2410"/></StgValue>
</operation>

<operation id="6183" st_id="206" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3925" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2902 %image_load_2411 = load i12 %image_addr_2411

]]></Node>
<StgValue><ssdm name="image_load_2411"/></StgValue>
</operation>
</state>

<state id="207" st_id="208">

<operation id="6184" st_id="207" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1371" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:348 %add_ln59_1911 = add i12 %add_ln59_1902, i12 12

]]></Node>
<StgValue><ssdm name="add_ln59_1911"/></StgValue>
</operation>

<operation id="6185" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1372" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:349 %zext_ln59_2727 = zext i12 %add_ln59_1911

]]></Node>
<StgValue><ssdm name="zext_ln59_2727"/></StgValue>
</operation>

<operation id="6186" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1373" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:350 %image_addr_2412 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2727

]]></Node>
<StgValue><ssdm name="image_addr_2412"/></StgValue>
</operation>

<operation id="6187" st_id="207" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1374" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:351 %add_ln59_1912 = add i12 %add_ln59_1902, i12 13

]]></Node>
<StgValue><ssdm name="add_ln59_1912"/></StgValue>
</operation>

<operation id="6188" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1375" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:352 %zext_ln59_2728 = zext i12 %add_ln59_1912

]]></Node>
<StgValue><ssdm name="zext_ln59_2728"/></StgValue>
</operation>

<operation id="6189" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1376" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:353 %image_addr_2413 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2728

]]></Node>
<StgValue><ssdm name="image_addr_2413"/></StgValue>
</operation>

<operation id="6190" st_id="207" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1177 %add40_4_2829_s = fadd i32 %add40_4_2829_9, i32 %mul_4_2828_s

]]></Node>
<StgValue><ssdm name="add40_4_2829_s"/></StgValue>
</operation>

<operation id="6191" st_id="207" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3905" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2882 %mul_4_4_22 = fmul i32 %conv2_weights_1_load_2404_read, i32 %image_load_2404

]]></Node>
<StgValue><ssdm name="mul_4_4_22"/></StgValue>
</operation>

<operation id="6192" st_id="207" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3908" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2885 %mul_4_4_5 = fmul i32 %conv2_weights_1_load_2405_read, i32 %image_load_2405

]]></Node>
<StgValue><ssdm name="mul_4_4_5"/></StgValue>
</operation>

<operation id="6193" st_id="207" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3911" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2888 %mul_4_4_6 = fmul i32 %conv2_weights_1_load_2406_read, i32 %image_load_2406

]]></Node>
<StgValue><ssdm name="mul_4_4_6"/></StgValue>
</operation>

<operation id="6194" st_id="207" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3914" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2891 %mul_4_4_7 = fmul i32 %conv2_weights_1_load_2407_read, i32 %image_load_2407

]]></Node>
<StgValue><ssdm name="mul_4_4_7"/></StgValue>
</operation>

<operation id="6195" st_id="207" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3917" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2894 %mul_4_4_8 = fmul i32 %conv2_weights_1_load_2408_read, i32 %image_load_2408

]]></Node>
<StgValue><ssdm name="mul_4_4_8"/></StgValue>
</operation>

<operation id="6196" st_id="207" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3920" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2897 %mul_4_4_9 = fmul i32 %conv2_weights_1_load_2409_read, i32 %image_load_2409

]]></Node>
<StgValue><ssdm name="mul_4_4_9"/></StgValue>
</operation>

<operation id="6197" st_id="207" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3922" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2899 %image_load_2410 = load i12 %image_addr_2410

]]></Node>
<StgValue><ssdm name="image_load_2410"/></StgValue>
</operation>

<operation id="6198" st_id="207" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3925" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2902 %image_load_2411 = load i12 %image_addr_2411

]]></Node>
<StgValue><ssdm name="image_load_2411"/></StgValue>
</operation>

<operation id="6199" st_id="207" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3928" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2905 %image_load_2412 = load i12 %image_addr_2412

]]></Node>
<StgValue><ssdm name="image_load_2412"/></StgValue>
</operation>

<operation id="6200" st_id="207" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3931" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2908 %image_load_2413 = load i12 %image_addr_2413

]]></Node>
<StgValue><ssdm name="image_load_2413"/></StgValue>
</operation>
</state>

<state id="208" st_id="209">

<operation id="6201" st_id="208" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1377" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:354 %add_ln59_1913 = add i12 %add_ln59_1902, i12 14

]]></Node>
<StgValue><ssdm name="add_ln59_1913"/></StgValue>
</operation>

<operation id="6202" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1378" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:355 %zext_ln59_2729 = zext i12 %add_ln59_1913

]]></Node>
<StgValue><ssdm name="zext_ln59_2729"/></StgValue>
</operation>

<operation id="6203" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1379" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:356 %image_addr_2414 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2729

]]></Node>
<StgValue><ssdm name="image_addr_2414"/></StgValue>
</operation>

<operation id="6204" st_id="208" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1380" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:357 %add_ln59_1914 = add i12 %add_ln59_1902, i12 15

]]></Node>
<StgValue><ssdm name="add_ln59_1914"/></StgValue>
</operation>

<operation id="6205" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1381" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:358 %zext_ln59_2730 = zext i12 %add_ln59_1914

]]></Node>
<StgValue><ssdm name="zext_ln59_2730"/></StgValue>
</operation>

<operation id="6206" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1382" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:359 %image_addr_2415 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2730

]]></Node>
<StgValue><ssdm name="image_addr_2415"/></StgValue>
</operation>

<operation id="6207" st_id="208" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1177 %add40_4_2829_s = fadd i32 %add40_4_2829_9, i32 %mul_4_2828_s

]]></Node>
<StgValue><ssdm name="add40_4_2829_s"/></StgValue>
</operation>

<operation id="6208" st_id="208" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3911" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2888 %mul_4_4_6 = fmul i32 %conv2_weights_1_load_2406_read, i32 %image_load_2406

]]></Node>
<StgValue><ssdm name="mul_4_4_6"/></StgValue>
</operation>

<operation id="6209" st_id="208" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3914" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2891 %mul_4_4_7 = fmul i32 %conv2_weights_1_load_2407_read, i32 %image_load_2407

]]></Node>
<StgValue><ssdm name="mul_4_4_7"/></StgValue>
</operation>

<operation id="6210" st_id="208" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3917" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2894 %mul_4_4_8 = fmul i32 %conv2_weights_1_load_2408_read, i32 %image_load_2408

]]></Node>
<StgValue><ssdm name="mul_4_4_8"/></StgValue>
</operation>

<operation id="6211" st_id="208" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3920" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2897 %mul_4_4_9 = fmul i32 %conv2_weights_1_load_2409_read, i32 %image_load_2409

]]></Node>
<StgValue><ssdm name="mul_4_4_9"/></StgValue>
</operation>

<operation id="6212" st_id="208" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3923" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2900 %mul_4_4_10 = fmul i32 %conv2_weights_1_load_2410_read, i32 %image_load_2410

]]></Node>
<StgValue><ssdm name="mul_4_4_10"/></StgValue>
</operation>

<operation id="6213" st_id="208" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3926" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2903 %mul_4_4_11 = fmul i32 %conv2_weights_1_load_2411_read, i32 %image_load_2411

]]></Node>
<StgValue><ssdm name="mul_4_4_11"/></StgValue>
</operation>

<operation id="6214" st_id="208" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3928" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2905 %image_load_2412 = load i12 %image_addr_2412

]]></Node>
<StgValue><ssdm name="image_load_2412"/></StgValue>
</operation>

<operation id="6215" st_id="208" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3931" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2908 %image_load_2413 = load i12 %image_addr_2413

]]></Node>
<StgValue><ssdm name="image_load_2413"/></StgValue>
</operation>

<operation id="6216" st_id="208" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3934" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2911 %image_load_2414 = load i12 %image_addr_2414

]]></Node>
<StgValue><ssdm name="image_load_2414"/></StgValue>
</operation>

<operation id="6217" st_id="208" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3937" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2914 %image_load_2415 = load i12 %image_addr_2415

]]></Node>
<StgValue><ssdm name="image_load_2415"/></StgValue>
</operation>
</state>

<state id="209" st_id="210">

<operation id="6218" st_id="209" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1383" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:360 %add_ln59_1915 = add i12 %add_ln59_1902, i12 16

]]></Node>
<StgValue><ssdm name="add_ln59_1915"/></StgValue>
</operation>

<operation id="6219" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1384" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:361 %zext_ln59_2731 = zext i12 %add_ln59_1915

]]></Node>
<StgValue><ssdm name="zext_ln59_2731"/></StgValue>
</operation>

<operation id="6220" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1385" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:362 %image_addr_2416 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2731

]]></Node>
<StgValue><ssdm name="image_addr_2416"/></StgValue>
</operation>

<operation id="6221" st_id="209" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1386" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:363 %add_ln59_1916 = add i12 %add_ln59_1902, i12 17

]]></Node>
<StgValue><ssdm name="add_ln59_1916"/></StgValue>
</operation>

<operation id="6222" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1387" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:364 %zext_ln59_2732 = zext i12 %add_ln59_1916

]]></Node>
<StgValue><ssdm name="zext_ln59_2732"/></StgValue>
</operation>

<operation id="6223" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1388" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:365 %image_addr_2417 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2732

]]></Node>
<StgValue><ssdm name="image_addr_2417"/></StgValue>
</operation>

<operation id="6224" st_id="209" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1177 %add40_4_2829_s = fadd i32 %add40_4_2829_9, i32 %mul_4_2828_s

]]></Node>
<StgValue><ssdm name="add40_4_2829_s"/></StgValue>
</operation>

<operation id="6225" st_id="209" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3917" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2894 %mul_4_4_8 = fmul i32 %conv2_weights_1_load_2408_read, i32 %image_load_2408

]]></Node>
<StgValue><ssdm name="mul_4_4_8"/></StgValue>
</operation>

<operation id="6226" st_id="209" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3920" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2897 %mul_4_4_9 = fmul i32 %conv2_weights_1_load_2409_read, i32 %image_load_2409

]]></Node>
<StgValue><ssdm name="mul_4_4_9"/></StgValue>
</operation>

<operation id="6227" st_id="209" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3923" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2900 %mul_4_4_10 = fmul i32 %conv2_weights_1_load_2410_read, i32 %image_load_2410

]]></Node>
<StgValue><ssdm name="mul_4_4_10"/></StgValue>
</operation>

<operation id="6228" st_id="209" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3926" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2903 %mul_4_4_11 = fmul i32 %conv2_weights_1_load_2411_read, i32 %image_load_2411

]]></Node>
<StgValue><ssdm name="mul_4_4_11"/></StgValue>
</operation>

<operation id="6229" st_id="209" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3929" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2906 %mul_4_4_12 = fmul i32 %conv2_weights_1_load_2412_read, i32 %image_load_2412

]]></Node>
<StgValue><ssdm name="mul_4_4_12"/></StgValue>
</operation>

<operation id="6230" st_id="209" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3932" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2909 %mul_4_4_13 = fmul i32 %conv2_weights_1_load_2413_read, i32 %image_load_2413

]]></Node>
<StgValue><ssdm name="mul_4_4_13"/></StgValue>
</operation>

<operation id="6231" st_id="209" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3934" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2911 %image_load_2414 = load i12 %image_addr_2414

]]></Node>
<StgValue><ssdm name="image_load_2414"/></StgValue>
</operation>

<operation id="6232" st_id="209" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3937" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2914 %image_load_2415 = load i12 %image_addr_2415

]]></Node>
<StgValue><ssdm name="image_load_2415"/></StgValue>
</operation>

<operation id="6233" st_id="209" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3940" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2917 %image_load_2416 = load i12 %image_addr_2416

]]></Node>
<StgValue><ssdm name="image_load_2416"/></StgValue>
</operation>

<operation id="6234" st_id="209" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3943" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2920 %image_load_2417 = load i12 %image_addr_2417

]]></Node>
<StgValue><ssdm name="image_load_2417"/></StgValue>
</operation>
</state>

<state id="210" st_id="211">

<operation id="6235" st_id="210" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1389" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:366 %add_ln59_1917 = add i12 %add_ln59_1902, i12 18

]]></Node>
<StgValue><ssdm name="add_ln59_1917"/></StgValue>
</operation>

<operation id="6236" st_id="210" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1390" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:367 %zext_ln59_2733 = zext i12 %add_ln59_1917

]]></Node>
<StgValue><ssdm name="zext_ln59_2733"/></StgValue>
</operation>

<operation id="6237" st_id="210" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1391" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:368 %image_addr_2418 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2733

]]></Node>
<StgValue><ssdm name="image_addr_2418"/></StgValue>
</operation>

<operation id="6238" st_id="210" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1392" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:369 %add_ln59_1918 = add i12 %add_ln59_1902, i12 19

]]></Node>
<StgValue><ssdm name="add_ln59_1918"/></StgValue>
</operation>

<operation id="6239" st_id="210" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1393" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:370 %zext_ln59_2734 = zext i12 %add_ln59_1918

]]></Node>
<StgValue><ssdm name="zext_ln59_2734"/></StgValue>
</operation>

<operation id="6240" st_id="210" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1394" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:371 %image_addr_2419 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2734

]]></Node>
<StgValue><ssdm name="image_addr_2419"/></StgValue>
</operation>

<operation id="6241" st_id="210" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1180 %add40_4_2829_10 = fadd i32 %add40_4_2829_s, i32 %mul_4_2828_10

]]></Node>
<StgValue><ssdm name="add40_4_2829_10"/></StgValue>
</operation>

<operation id="6242" st_id="210" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3923" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2900 %mul_4_4_10 = fmul i32 %conv2_weights_1_load_2410_read, i32 %image_load_2410

]]></Node>
<StgValue><ssdm name="mul_4_4_10"/></StgValue>
</operation>

<operation id="6243" st_id="210" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3926" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2903 %mul_4_4_11 = fmul i32 %conv2_weights_1_load_2411_read, i32 %image_load_2411

]]></Node>
<StgValue><ssdm name="mul_4_4_11"/></StgValue>
</operation>

<operation id="6244" st_id="210" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3929" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2906 %mul_4_4_12 = fmul i32 %conv2_weights_1_load_2412_read, i32 %image_load_2412

]]></Node>
<StgValue><ssdm name="mul_4_4_12"/></StgValue>
</operation>

<operation id="6245" st_id="210" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3932" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2909 %mul_4_4_13 = fmul i32 %conv2_weights_1_load_2413_read, i32 %image_load_2413

]]></Node>
<StgValue><ssdm name="mul_4_4_13"/></StgValue>
</operation>

<operation id="6246" st_id="210" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3935" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2912 %mul_4_4_14 = fmul i32 %conv2_weights_1_load_2414_read, i32 %image_load_2414

]]></Node>
<StgValue><ssdm name="mul_4_4_14"/></StgValue>
</operation>

<operation id="6247" st_id="210" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3938" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2915 %mul_4_4_15 = fmul i32 %conv2_weights_1_load_2415_read, i32 %image_load_2415

]]></Node>
<StgValue><ssdm name="mul_4_4_15"/></StgValue>
</operation>

<operation id="6248" st_id="210" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3940" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2917 %image_load_2416 = load i12 %image_addr_2416

]]></Node>
<StgValue><ssdm name="image_load_2416"/></StgValue>
</operation>

<operation id="6249" st_id="210" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3943" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2920 %image_load_2417 = load i12 %image_addr_2417

]]></Node>
<StgValue><ssdm name="image_load_2417"/></StgValue>
</operation>

<operation id="6250" st_id="210" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3946" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2923 %image_load_2418 = load i12 %image_addr_2418

]]></Node>
<StgValue><ssdm name="image_load_2418"/></StgValue>
</operation>

<operation id="6251" st_id="210" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3949" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2926 %image_load_2419 = load i12 %image_addr_2419

]]></Node>
<StgValue><ssdm name="image_load_2419"/></StgValue>
</operation>
</state>

<state id="211" st_id="212">

<operation id="6252" st_id="211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1727" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:704 %zext_ln59_2816 = zext i12 %add_ln59_1992

]]></Node>
<StgValue><ssdm name="zext_ln59_2816"/></StgValue>
</operation>

<operation id="6253" st_id="211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1728" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:705 %image_addr_2420 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2816

]]></Node>
<StgValue><ssdm name="image_addr_2420"/></StgValue>
</operation>

<operation id="6254" st_id="211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1729" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:706 %or_ln59_327 = or i12 %add_ln59_1992, i12 1

]]></Node>
<StgValue><ssdm name="or_ln59_327"/></StgValue>
</operation>

<operation id="6255" st_id="211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1730" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:707 %zext_ln59_2817 = zext i12 %or_ln59_327

]]></Node>
<StgValue><ssdm name="zext_ln59_2817"/></StgValue>
</operation>

<operation id="6256" st_id="211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1731" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:708 %image_addr_2421 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2817

]]></Node>
<StgValue><ssdm name="image_addr_2421"/></StgValue>
</operation>

<operation id="6257" st_id="211" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1180 %add40_4_2829_10 = fadd i32 %add40_4_2829_s, i32 %mul_4_2828_10

]]></Node>
<StgValue><ssdm name="add40_4_2829_10"/></StgValue>
</operation>

<operation id="6258" st_id="211" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3929" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2906 %mul_4_4_12 = fmul i32 %conv2_weights_1_load_2412_read, i32 %image_load_2412

]]></Node>
<StgValue><ssdm name="mul_4_4_12"/></StgValue>
</operation>

<operation id="6259" st_id="211" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3932" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2909 %mul_4_4_13 = fmul i32 %conv2_weights_1_load_2413_read, i32 %image_load_2413

]]></Node>
<StgValue><ssdm name="mul_4_4_13"/></StgValue>
</operation>

<operation id="6260" st_id="211" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3935" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2912 %mul_4_4_14 = fmul i32 %conv2_weights_1_load_2414_read, i32 %image_load_2414

]]></Node>
<StgValue><ssdm name="mul_4_4_14"/></StgValue>
</operation>

<operation id="6261" st_id="211" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3938" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2915 %mul_4_4_15 = fmul i32 %conv2_weights_1_load_2415_read, i32 %image_load_2415

]]></Node>
<StgValue><ssdm name="mul_4_4_15"/></StgValue>
</operation>

<operation id="6262" st_id="211" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3941" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2918 %mul_4_4_16 = fmul i32 %conv2_weights_1_load_2416_read, i32 %image_load_2416

]]></Node>
<StgValue><ssdm name="mul_4_4_16"/></StgValue>
</operation>

<operation id="6263" st_id="211" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3944" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2921 %mul_4_4_17 = fmul i32 %conv2_weights_1_load_2417_read, i32 %image_load_2417

]]></Node>
<StgValue><ssdm name="mul_4_4_17"/></StgValue>
</operation>

<operation id="6264" st_id="211" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3946" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2923 %image_load_2418 = load i12 %image_addr_2418

]]></Node>
<StgValue><ssdm name="image_load_2418"/></StgValue>
</operation>

<operation id="6265" st_id="211" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3949" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2926 %image_load_2419 = load i12 %image_addr_2419

]]></Node>
<StgValue><ssdm name="image_load_2419"/></StgValue>
</operation>

<operation id="6266" st_id="211" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3952" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2929 %image_load_2420 = load i12 %image_addr_2420

]]></Node>
<StgValue><ssdm name="image_load_2420"/></StgValue>
</operation>

<operation id="6267" st_id="211" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3955" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2932 %image_load_2421 = load i12 %image_addr_2421

]]></Node>
<StgValue><ssdm name="image_load_2421"/></StgValue>
</operation>
</state>

<state id="212" st_id="213">

<operation id="6268" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1732" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:709 %or_ln59_328 = or i12 %add_ln59_1992, i12 2

]]></Node>
<StgValue><ssdm name="or_ln59_328"/></StgValue>
</operation>

<operation id="6269" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1733" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:710 %zext_ln59_2818 = zext i12 %or_ln59_328

]]></Node>
<StgValue><ssdm name="zext_ln59_2818"/></StgValue>
</operation>

<operation id="6270" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1734" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:711 %image_addr_2422 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2818

]]></Node>
<StgValue><ssdm name="image_addr_2422"/></StgValue>
</operation>

<operation id="6271" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1735" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:712 %or_ln59_329 = or i12 %add_ln59_1992, i12 3

]]></Node>
<StgValue><ssdm name="or_ln59_329"/></StgValue>
</operation>

<operation id="6272" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1736" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:713 %zext_ln59_2819 = zext i12 %or_ln59_329

]]></Node>
<StgValue><ssdm name="zext_ln59_2819"/></StgValue>
</operation>

<operation id="6273" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1737" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:714 %image_addr_2423 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2819

]]></Node>
<StgValue><ssdm name="image_addr_2423"/></StgValue>
</operation>

<operation id="6274" st_id="212" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1180 %add40_4_2829_10 = fadd i32 %add40_4_2829_s, i32 %mul_4_2828_10

]]></Node>
<StgValue><ssdm name="add40_4_2829_10"/></StgValue>
</operation>

<operation id="6275" st_id="212" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3935" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2912 %mul_4_4_14 = fmul i32 %conv2_weights_1_load_2414_read, i32 %image_load_2414

]]></Node>
<StgValue><ssdm name="mul_4_4_14"/></StgValue>
</operation>

<operation id="6276" st_id="212" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3938" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2915 %mul_4_4_15 = fmul i32 %conv2_weights_1_load_2415_read, i32 %image_load_2415

]]></Node>
<StgValue><ssdm name="mul_4_4_15"/></StgValue>
</operation>

<operation id="6277" st_id="212" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3941" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2918 %mul_4_4_16 = fmul i32 %conv2_weights_1_load_2416_read, i32 %image_load_2416

]]></Node>
<StgValue><ssdm name="mul_4_4_16"/></StgValue>
</operation>

<operation id="6278" st_id="212" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3944" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2921 %mul_4_4_17 = fmul i32 %conv2_weights_1_load_2417_read, i32 %image_load_2417

]]></Node>
<StgValue><ssdm name="mul_4_4_17"/></StgValue>
</operation>

<operation id="6279" st_id="212" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3947" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2924 %mul_4_4_18 = fmul i32 %conv2_weights_1_load_2418_read, i32 %image_load_2418

]]></Node>
<StgValue><ssdm name="mul_4_4_18"/></StgValue>
</operation>

<operation id="6280" st_id="212" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3950" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2927 %mul_4_4_19 = fmul i32 %conv2_weights_1_load_2419_read, i32 %image_load_2419

]]></Node>
<StgValue><ssdm name="mul_4_4_19"/></StgValue>
</operation>

<operation id="6281" st_id="212" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3952" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2929 %image_load_2420 = load i12 %image_addr_2420

]]></Node>
<StgValue><ssdm name="image_load_2420"/></StgValue>
</operation>

<operation id="6282" st_id="212" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3955" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2932 %image_load_2421 = load i12 %image_addr_2421

]]></Node>
<StgValue><ssdm name="image_load_2421"/></StgValue>
</operation>

<operation id="6283" st_id="212" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3958" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2935 %image_load_2422 = load i12 %image_addr_2422

]]></Node>
<StgValue><ssdm name="image_load_2422"/></StgValue>
</operation>

<operation id="6284" st_id="212" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3961" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2938 %image_load_2423 = load i12 %image_addr_2423

]]></Node>
<StgValue><ssdm name="image_load_2423"/></StgValue>
</operation>
</state>

<state id="213" st_id="214">

<operation id="6285" st_id="213" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1738" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:715 %add_ln59_1993 = add i12 %add_ln59_1992, i12 4

]]></Node>
<StgValue><ssdm name="add_ln59_1993"/></StgValue>
</operation>

<operation id="6286" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1739" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:716 %zext_ln59_2820 = zext i12 %add_ln59_1993

]]></Node>
<StgValue><ssdm name="zext_ln59_2820"/></StgValue>
</operation>

<operation id="6287" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1740" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:717 %image_addr_2424 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2820

]]></Node>
<StgValue><ssdm name="image_addr_2424"/></StgValue>
</operation>

<operation id="6288" st_id="213" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1741" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:718 %add_ln59_1994 = add i12 %add_ln59_1992, i12 5

]]></Node>
<StgValue><ssdm name="add_ln59_1994"/></StgValue>
</operation>

<operation id="6289" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1742" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:719 %zext_ln59_2821 = zext i12 %add_ln59_1994

]]></Node>
<StgValue><ssdm name="zext_ln59_2821"/></StgValue>
</operation>

<operation id="6290" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1743" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:720 %image_addr_2425 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2821

]]></Node>
<StgValue><ssdm name="image_addr_2425"/></StgValue>
</operation>

<operation id="6291" st_id="213" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1180 %add40_4_2829_10 = fadd i32 %add40_4_2829_s, i32 %mul_4_2828_10

]]></Node>
<StgValue><ssdm name="add40_4_2829_10"/></StgValue>
</operation>

<operation id="6292" st_id="213" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3941" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2918 %mul_4_4_16 = fmul i32 %conv2_weights_1_load_2416_read, i32 %image_load_2416

]]></Node>
<StgValue><ssdm name="mul_4_4_16"/></StgValue>
</operation>

<operation id="6293" st_id="213" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3944" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2921 %mul_4_4_17 = fmul i32 %conv2_weights_1_load_2417_read, i32 %image_load_2417

]]></Node>
<StgValue><ssdm name="mul_4_4_17"/></StgValue>
</operation>

<operation id="6294" st_id="213" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3947" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2924 %mul_4_4_18 = fmul i32 %conv2_weights_1_load_2418_read, i32 %image_load_2418

]]></Node>
<StgValue><ssdm name="mul_4_4_18"/></StgValue>
</operation>

<operation id="6295" st_id="213" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3950" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2927 %mul_4_4_19 = fmul i32 %conv2_weights_1_load_2419_read, i32 %image_load_2419

]]></Node>
<StgValue><ssdm name="mul_4_4_19"/></StgValue>
</operation>

<operation id="6296" st_id="213" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3953" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2930 %mul_4_4_1 = fmul i32 %conv2_weights_1_load_2420_read, i32 %image_load_2420

]]></Node>
<StgValue><ssdm name="mul_4_4_1"/></StgValue>
</operation>

<operation id="6297" st_id="213" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3956" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2933 %mul_4_4_1_1 = fmul i32 %conv2_weights_1_load_2421_read, i32 %image_load_2421

]]></Node>
<StgValue><ssdm name="mul_4_4_1_1"/></StgValue>
</operation>

<operation id="6298" st_id="213" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3958" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2935 %image_load_2422 = load i12 %image_addr_2422

]]></Node>
<StgValue><ssdm name="image_load_2422"/></StgValue>
</operation>

<operation id="6299" st_id="213" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3961" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2938 %image_load_2423 = load i12 %image_addr_2423

]]></Node>
<StgValue><ssdm name="image_load_2423"/></StgValue>
</operation>

<operation id="6300" st_id="213" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3964" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2941 %image_load_2424 = load i12 %image_addr_2424

]]></Node>
<StgValue><ssdm name="image_load_2424"/></StgValue>
</operation>

<operation id="6301" st_id="213" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3967" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2944 %image_load_2425 = load i12 %image_addr_2425

]]></Node>
<StgValue><ssdm name="image_load_2425"/></StgValue>
</operation>
</state>

<state id="214" st_id="215">

<operation id="6302" st_id="214" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1744" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:721 %add_ln59_1995 = add i12 %add_ln59_1992, i12 6

]]></Node>
<StgValue><ssdm name="add_ln59_1995"/></StgValue>
</operation>

<operation id="6303" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1745" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:722 %zext_ln59_2822 = zext i12 %add_ln59_1995

]]></Node>
<StgValue><ssdm name="zext_ln59_2822"/></StgValue>
</operation>

<operation id="6304" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1746" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:723 %image_addr_2426 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2822

]]></Node>
<StgValue><ssdm name="image_addr_2426"/></StgValue>
</operation>

<operation id="6305" st_id="214" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1747" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:724 %add_ln59_1996 = add i12 %add_ln59_1992, i12 7

]]></Node>
<StgValue><ssdm name="add_ln59_1996"/></StgValue>
</operation>

<operation id="6306" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1748" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:725 %zext_ln59_2823 = zext i12 %add_ln59_1996

]]></Node>
<StgValue><ssdm name="zext_ln59_2823"/></StgValue>
</operation>

<operation id="6307" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1749" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:726 %image_addr_2427 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2823

]]></Node>
<StgValue><ssdm name="image_addr_2427"/></StgValue>
</operation>

<operation id="6308" st_id="214" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1183 %add40_4_2829_11 = fadd i32 %add40_4_2829_10, i32 %mul_4_2828_11

]]></Node>
<StgValue><ssdm name="add40_4_2829_11"/></StgValue>
</operation>

<operation id="6309" st_id="214" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3947" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2924 %mul_4_4_18 = fmul i32 %conv2_weights_1_load_2418_read, i32 %image_load_2418

]]></Node>
<StgValue><ssdm name="mul_4_4_18"/></StgValue>
</operation>

<operation id="6310" st_id="214" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3950" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2927 %mul_4_4_19 = fmul i32 %conv2_weights_1_load_2419_read, i32 %image_load_2419

]]></Node>
<StgValue><ssdm name="mul_4_4_19"/></StgValue>
</operation>

<operation id="6311" st_id="214" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3953" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2930 %mul_4_4_1 = fmul i32 %conv2_weights_1_load_2420_read, i32 %image_load_2420

]]></Node>
<StgValue><ssdm name="mul_4_4_1"/></StgValue>
</operation>

<operation id="6312" st_id="214" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3956" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2933 %mul_4_4_1_1 = fmul i32 %conv2_weights_1_load_2421_read, i32 %image_load_2421

]]></Node>
<StgValue><ssdm name="mul_4_4_1_1"/></StgValue>
</operation>

<operation id="6313" st_id="214" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3959" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2936 %mul_4_4_1_2 = fmul i32 %conv2_weights_1_load_2422_read, i32 %image_load_2422

]]></Node>
<StgValue><ssdm name="mul_4_4_1_2"/></StgValue>
</operation>

<operation id="6314" st_id="214" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3962" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2939 %mul_4_4_1_3 = fmul i32 %conv2_weights_1_load_2423_read, i32 %image_load_2423

]]></Node>
<StgValue><ssdm name="mul_4_4_1_3"/></StgValue>
</operation>

<operation id="6315" st_id="214" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3964" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2941 %image_load_2424 = load i12 %image_addr_2424

]]></Node>
<StgValue><ssdm name="image_load_2424"/></StgValue>
</operation>

<operation id="6316" st_id="214" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3967" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2944 %image_load_2425 = load i12 %image_addr_2425

]]></Node>
<StgValue><ssdm name="image_load_2425"/></StgValue>
</operation>

<operation id="6317" st_id="214" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3970" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2947 %image_load_2426 = load i12 %image_addr_2426

]]></Node>
<StgValue><ssdm name="image_load_2426"/></StgValue>
</operation>

<operation id="6318" st_id="214" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3973" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2950 %image_load_2427 = load i12 %image_addr_2427

]]></Node>
<StgValue><ssdm name="image_load_2427"/></StgValue>
</operation>
</state>

<state id="215" st_id="216">

<operation id="6319" st_id="215" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1750" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:727 %add_ln59_1997 = add i12 %add_ln59_1992, i12 8

]]></Node>
<StgValue><ssdm name="add_ln59_1997"/></StgValue>
</operation>

<operation id="6320" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1751" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:728 %zext_ln59_2824 = zext i12 %add_ln59_1997

]]></Node>
<StgValue><ssdm name="zext_ln59_2824"/></StgValue>
</operation>

<operation id="6321" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1752" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:729 %image_addr_2428 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2824

]]></Node>
<StgValue><ssdm name="image_addr_2428"/></StgValue>
</operation>

<operation id="6322" st_id="215" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1753" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:730 %add_ln59_1998 = add i12 %add_ln59_1992, i12 9

]]></Node>
<StgValue><ssdm name="add_ln59_1998"/></StgValue>
</operation>

<operation id="6323" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1754" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:731 %zext_ln59_2825 = zext i12 %add_ln59_1998

]]></Node>
<StgValue><ssdm name="zext_ln59_2825"/></StgValue>
</operation>

<operation id="6324" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1755" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:732 %image_addr_2429 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2825

]]></Node>
<StgValue><ssdm name="image_addr_2429"/></StgValue>
</operation>

<operation id="6325" st_id="215" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1183 %add40_4_2829_11 = fadd i32 %add40_4_2829_10, i32 %mul_4_2828_11

]]></Node>
<StgValue><ssdm name="add40_4_2829_11"/></StgValue>
</operation>

<operation id="6326" st_id="215" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3953" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2930 %mul_4_4_1 = fmul i32 %conv2_weights_1_load_2420_read, i32 %image_load_2420

]]></Node>
<StgValue><ssdm name="mul_4_4_1"/></StgValue>
</operation>

<operation id="6327" st_id="215" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3956" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2933 %mul_4_4_1_1 = fmul i32 %conv2_weights_1_load_2421_read, i32 %image_load_2421

]]></Node>
<StgValue><ssdm name="mul_4_4_1_1"/></StgValue>
</operation>

<operation id="6328" st_id="215" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3959" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2936 %mul_4_4_1_2 = fmul i32 %conv2_weights_1_load_2422_read, i32 %image_load_2422

]]></Node>
<StgValue><ssdm name="mul_4_4_1_2"/></StgValue>
</operation>

<operation id="6329" st_id="215" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3962" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2939 %mul_4_4_1_3 = fmul i32 %conv2_weights_1_load_2423_read, i32 %image_load_2423

]]></Node>
<StgValue><ssdm name="mul_4_4_1_3"/></StgValue>
</operation>

<operation id="6330" st_id="215" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3965" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2942 %mul_4_4_1_4 = fmul i32 %conv2_weights_1_load_2424_read, i32 %image_load_2424

]]></Node>
<StgValue><ssdm name="mul_4_4_1_4"/></StgValue>
</operation>

<operation id="6331" st_id="215" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3968" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2945 %mul_4_4_1_5 = fmul i32 %conv2_weights_1_load_2425_read, i32 %image_load_2425

]]></Node>
<StgValue><ssdm name="mul_4_4_1_5"/></StgValue>
</operation>

<operation id="6332" st_id="215" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3970" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2947 %image_load_2426 = load i12 %image_addr_2426

]]></Node>
<StgValue><ssdm name="image_load_2426"/></StgValue>
</operation>

<operation id="6333" st_id="215" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3973" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2950 %image_load_2427 = load i12 %image_addr_2427

]]></Node>
<StgValue><ssdm name="image_load_2427"/></StgValue>
</operation>

<operation id="6334" st_id="215" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3976" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2953 %image_load_2428 = load i12 %image_addr_2428

]]></Node>
<StgValue><ssdm name="image_load_2428"/></StgValue>
</operation>

<operation id="6335" st_id="215" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3979" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2956 %image_load_2429 = load i12 %image_addr_2429

]]></Node>
<StgValue><ssdm name="image_load_2429"/></StgValue>
</operation>
</state>

<state id="216" st_id="217">

<operation id="6336" st_id="216" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1756" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:733 %add_ln59_1999 = add i12 %add_ln59_1992, i12 10

]]></Node>
<StgValue><ssdm name="add_ln59_1999"/></StgValue>
</operation>

<operation id="6337" st_id="216" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1757" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:734 %zext_ln59_2826 = zext i12 %add_ln59_1999

]]></Node>
<StgValue><ssdm name="zext_ln59_2826"/></StgValue>
</operation>

<operation id="6338" st_id="216" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1758" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:735 %image_addr_2430 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2826

]]></Node>
<StgValue><ssdm name="image_addr_2430"/></StgValue>
</operation>

<operation id="6339" st_id="216" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1759" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:736 %add_ln59_2000 = add i12 %add_ln59_1992, i12 11

]]></Node>
<StgValue><ssdm name="add_ln59_2000"/></StgValue>
</operation>

<operation id="6340" st_id="216" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1760" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:737 %zext_ln59_2827 = zext i12 %add_ln59_2000

]]></Node>
<StgValue><ssdm name="zext_ln59_2827"/></StgValue>
</operation>

<operation id="6341" st_id="216" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1761" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:738 %image_addr_2431 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2827

]]></Node>
<StgValue><ssdm name="image_addr_2431"/></StgValue>
</operation>

<operation id="6342" st_id="216" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1183 %add40_4_2829_11 = fadd i32 %add40_4_2829_10, i32 %mul_4_2828_11

]]></Node>
<StgValue><ssdm name="add40_4_2829_11"/></StgValue>
</operation>

<operation id="6343" st_id="216" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3959" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2936 %mul_4_4_1_2 = fmul i32 %conv2_weights_1_load_2422_read, i32 %image_load_2422

]]></Node>
<StgValue><ssdm name="mul_4_4_1_2"/></StgValue>
</operation>

<operation id="6344" st_id="216" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3962" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2939 %mul_4_4_1_3 = fmul i32 %conv2_weights_1_load_2423_read, i32 %image_load_2423

]]></Node>
<StgValue><ssdm name="mul_4_4_1_3"/></StgValue>
</operation>

<operation id="6345" st_id="216" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3965" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2942 %mul_4_4_1_4 = fmul i32 %conv2_weights_1_load_2424_read, i32 %image_load_2424

]]></Node>
<StgValue><ssdm name="mul_4_4_1_4"/></StgValue>
</operation>

<operation id="6346" st_id="216" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3968" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2945 %mul_4_4_1_5 = fmul i32 %conv2_weights_1_load_2425_read, i32 %image_load_2425

]]></Node>
<StgValue><ssdm name="mul_4_4_1_5"/></StgValue>
</operation>

<operation id="6347" st_id="216" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3971" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2948 %mul_4_4_1_6 = fmul i32 %conv2_weights_1_load_2426_read, i32 %image_load_2426

]]></Node>
<StgValue><ssdm name="mul_4_4_1_6"/></StgValue>
</operation>

<operation id="6348" st_id="216" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3974" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2951 %mul_4_4_1_7 = fmul i32 %conv2_weights_1_load_2427_read, i32 %image_load_2427

]]></Node>
<StgValue><ssdm name="mul_4_4_1_7"/></StgValue>
</operation>

<operation id="6349" st_id="216" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3976" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2953 %image_load_2428 = load i12 %image_addr_2428

]]></Node>
<StgValue><ssdm name="image_load_2428"/></StgValue>
</operation>

<operation id="6350" st_id="216" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3979" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2956 %image_load_2429 = load i12 %image_addr_2429

]]></Node>
<StgValue><ssdm name="image_load_2429"/></StgValue>
</operation>

<operation id="6351" st_id="216" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3982" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2959 %image_load_2430 = load i12 %image_addr_2430

]]></Node>
<StgValue><ssdm name="image_load_2430"/></StgValue>
</operation>

<operation id="6352" st_id="216" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3985" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2962 %image_load_2431 = load i12 %image_addr_2431

]]></Node>
<StgValue><ssdm name="image_load_2431"/></StgValue>
</operation>
</state>

<state id="217" st_id="218">

<operation id="6353" st_id="217" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1762" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:739 %add_ln59_2001 = add i12 %add_ln59_1992, i12 12

]]></Node>
<StgValue><ssdm name="add_ln59_2001"/></StgValue>
</operation>

<operation id="6354" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1763" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:740 %zext_ln59_2828 = zext i12 %add_ln59_2001

]]></Node>
<StgValue><ssdm name="zext_ln59_2828"/></StgValue>
</operation>

<operation id="6355" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1764" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:741 %image_addr_2432 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2828

]]></Node>
<StgValue><ssdm name="image_addr_2432"/></StgValue>
</operation>

<operation id="6356" st_id="217" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1765" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:742 %add_ln59_2002 = add i12 %add_ln59_1992, i12 13

]]></Node>
<StgValue><ssdm name="add_ln59_2002"/></StgValue>
</operation>

<operation id="6357" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1766" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:743 %zext_ln59_2829 = zext i12 %add_ln59_2002

]]></Node>
<StgValue><ssdm name="zext_ln59_2829"/></StgValue>
</operation>

<operation id="6358" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1767" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:744 %image_addr_2433 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2829

]]></Node>
<StgValue><ssdm name="image_addr_2433"/></StgValue>
</operation>

<operation id="6359" st_id="217" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1183 %add40_4_2829_11 = fadd i32 %add40_4_2829_10, i32 %mul_4_2828_11

]]></Node>
<StgValue><ssdm name="add40_4_2829_11"/></StgValue>
</operation>

<operation id="6360" st_id="217" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3965" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2942 %mul_4_4_1_4 = fmul i32 %conv2_weights_1_load_2424_read, i32 %image_load_2424

]]></Node>
<StgValue><ssdm name="mul_4_4_1_4"/></StgValue>
</operation>

<operation id="6361" st_id="217" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3968" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2945 %mul_4_4_1_5 = fmul i32 %conv2_weights_1_load_2425_read, i32 %image_load_2425

]]></Node>
<StgValue><ssdm name="mul_4_4_1_5"/></StgValue>
</operation>

<operation id="6362" st_id="217" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3971" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2948 %mul_4_4_1_6 = fmul i32 %conv2_weights_1_load_2426_read, i32 %image_load_2426

]]></Node>
<StgValue><ssdm name="mul_4_4_1_6"/></StgValue>
</operation>

<operation id="6363" st_id="217" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3974" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2951 %mul_4_4_1_7 = fmul i32 %conv2_weights_1_load_2427_read, i32 %image_load_2427

]]></Node>
<StgValue><ssdm name="mul_4_4_1_7"/></StgValue>
</operation>

<operation id="6364" st_id="217" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3977" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2954 %mul_4_4_1_8 = fmul i32 %conv2_weights_1_load_2428_read, i32 %image_load_2428

]]></Node>
<StgValue><ssdm name="mul_4_4_1_8"/></StgValue>
</operation>

<operation id="6365" st_id="217" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3980" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2957 %mul_4_4_1_9 = fmul i32 %conv2_weights_1_load_2429_read, i32 %image_load_2429

]]></Node>
<StgValue><ssdm name="mul_4_4_1_9"/></StgValue>
</operation>

<operation id="6366" st_id="217" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3982" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2959 %image_load_2430 = load i12 %image_addr_2430

]]></Node>
<StgValue><ssdm name="image_load_2430"/></StgValue>
</operation>

<operation id="6367" st_id="217" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3985" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2962 %image_load_2431 = load i12 %image_addr_2431

]]></Node>
<StgValue><ssdm name="image_load_2431"/></StgValue>
</operation>

<operation id="6368" st_id="217" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3988" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2965 %image_load_2432 = load i12 %image_addr_2432

]]></Node>
<StgValue><ssdm name="image_load_2432"/></StgValue>
</operation>

<operation id="6369" st_id="217" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3991" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2968 %image_load_2433 = load i12 %image_addr_2433

]]></Node>
<StgValue><ssdm name="image_load_2433"/></StgValue>
</operation>
</state>

<state id="218" st_id="219">

<operation id="6370" st_id="218" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1768" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:745 %add_ln59_2003 = add i12 %add_ln59_1992, i12 14

]]></Node>
<StgValue><ssdm name="add_ln59_2003"/></StgValue>
</operation>

<operation id="6371" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1769" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:746 %zext_ln59_2830 = zext i12 %add_ln59_2003

]]></Node>
<StgValue><ssdm name="zext_ln59_2830"/></StgValue>
</operation>

<operation id="6372" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1770" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:747 %image_addr_2434 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2830

]]></Node>
<StgValue><ssdm name="image_addr_2434"/></StgValue>
</operation>

<operation id="6373" st_id="218" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1771" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:748 %add_ln59_2004 = add i12 %add_ln59_1992, i12 15

]]></Node>
<StgValue><ssdm name="add_ln59_2004"/></StgValue>
</operation>

<operation id="6374" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1772" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:749 %zext_ln59_2831 = zext i12 %add_ln59_2004

]]></Node>
<StgValue><ssdm name="zext_ln59_2831"/></StgValue>
</operation>

<operation id="6375" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1773" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:750 %image_addr_2435 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2831

]]></Node>
<StgValue><ssdm name="image_addr_2435"/></StgValue>
</operation>

<operation id="6376" st_id="218" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2209" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1186 %add40_4_2829_12 = fadd i32 %add40_4_2829_11, i32 %mul_4_2828_12

]]></Node>
<StgValue><ssdm name="add40_4_2829_12"/></StgValue>
</operation>

<operation id="6377" st_id="218" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3971" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2948 %mul_4_4_1_6 = fmul i32 %conv2_weights_1_load_2426_read, i32 %image_load_2426

]]></Node>
<StgValue><ssdm name="mul_4_4_1_6"/></StgValue>
</operation>

<operation id="6378" st_id="218" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3974" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2951 %mul_4_4_1_7 = fmul i32 %conv2_weights_1_load_2427_read, i32 %image_load_2427

]]></Node>
<StgValue><ssdm name="mul_4_4_1_7"/></StgValue>
</operation>

<operation id="6379" st_id="218" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3977" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2954 %mul_4_4_1_8 = fmul i32 %conv2_weights_1_load_2428_read, i32 %image_load_2428

]]></Node>
<StgValue><ssdm name="mul_4_4_1_8"/></StgValue>
</operation>

<operation id="6380" st_id="218" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3980" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2957 %mul_4_4_1_9 = fmul i32 %conv2_weights_1_load_2429_read, i32 %image_load_2429

]]></Node>
<StgValue><ssdm name="mul_4_4_1_9"/></StgValue>
</operation>

<operation id="6381" st_id="218" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3983" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2960 %mul_4_4_1_s = fmul i32 %conv2_weights_1_load_2430_read, i32 %image_load_2430

]]></Node>
<StgValue><ssdm name="mul_4_4_1_s"/></StgValue>
</operation>

<operation id="6382" st_id="218" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3986" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2963 %mul_4_4_1_10 = fmul i32 %conv2_weights_1_load_2431_read, i32 %image_load_2431

]]></Node>
<StgValue><ssdm name="mul_4_4_1_10"/></StgValue>
</operation>

<operation id="6383" st_id="218" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3988" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2965 %image_load_2432 = load i12 %image_addr_2432

]]></Node>
<StgValue><ssdm name="image_load_2432"/></StgValue>
</operation>

<operation id="6384" st_id="218" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3991" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2968 %image_load_2433 = load i12 %image_addr_2433

]]></Node>
<StgValue><ssdm name="image_load_2433"/></StgValue>
</operation>

<operation id="6385" st_id="218" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3994" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2971 %image_load_2434 = load i12 %image_addr_2434

]]></Node>
<StgValue><ssdm name="image_load_2434"/></StgValue>
</operation>

<operation id="6386" st_id="218" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3997" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2974 %image_load_2435 = load i12 %image_addr_2435

]]></Node>
<StgValue><ssdm name="image_load_2435"/></StgValue>
</operation>
</state>

<state id="219" st_id="220">

<operation id="6387" st_id="219" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1774" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:751 %add_ln59_2005 = add i12 %add_ln59_1992, i12 16

]]></Node>
<StgValue><ssdm name="add_ln59_2005"/></StgValue>
</operation>

<operation id="6388" st_id="219" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1775" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:752 %zext_ln59_2832 = zext i12 %add_ln59_2005

]]></Node>
<StgValue><ssdm name="zext_ln59_2832"/></StgValue>
</operation>

<operation id="6389" st_id="219" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1776" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:753 %image_addr_2436 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2832

]]></Node>
<StgValue><ssdm name="image_addr_2436"/></StgValue>
</operation>

<operation id="6390" st_id="219" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1777" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:754 %add_ln59_2006 = add i12 %add_ln59_1992, i12 17

]]></Node>
<StgValue><ssdm name="add_ln59_2006"/></StgValue>
</operation>

<operation id="6391" st_id="219" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1778" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:755 %zext_ln59_2833 = zext i12 %add_ln59_2006

]]></Node>
<StgValue><ssdm name="zext_ln59_2833"/></StgValue>
</operation>

<operation id="6392" st_id="219" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1779" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:756 %image_addr_2437 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2833

]]></Node>
<StgValue><ssdm name="image_addr_2437"/></StgValue>
</operation>

<operation id="6393" st_id="219" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2209" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1186 %add40_4_2829_12 = fadd i32 %add40_4_2829_11, i32 %mul_4_2828_12

]]></Node>
<StgValue><ssdm name="add40_4_2829_12"/></StgValue>
</operation>

<operation id="6394" st_id="219" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3977" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2954 %mul_4_4_1_8 = fmul i32 %conv2_weights_1_load_2428_read, i32 %image_load_2428

]]></Node>
<StgValue><ssdm name="mul_4_4_1_8"/></StgValue>
</operation>

<operation id="6395" st_id="219" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3980" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2957 %mul_4_4_1_9 = fmul i32 %conv2_weights_1_load_2429_read, i32 %image_load_2429

]]></Node>
<StgValue><ssdm name="mul_4_4_1_9"/></StgValue>
</operation>

<operation id="6396" st_id="219" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3983" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2960 %mul_4_4_1_s = fmul i32 %conv2_weights_1_load_2430_read, i32 %image_load_2430

]]></Node>
<StgValue><ssdm name="mul_4_4_1_s"/></StgValue>
</operation>

<operation id="6397" st_id="219" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3986" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2963 %mul_4_4_1_10 = fmul i32 %conv2_weights_1_load_2431_read, i32 %image_load_2431

]]></Node>
<StgValue><ssdm name="mul_4_4_1_10"/></StgValue>
</operation>

<operation id="6398" st_id="219" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3989" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2966 %mul_4_4_1_11 = fmul i32 %conv2_weights_1_load_2432_read, i32 %image_load_2432

]]></Node>
<StgValue><ssdm name="mul_4_4_1_11"/></StgValue>
</operation>

<operation id="6399" st_id="219" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3992" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2969 %mul_4_4_1_12 = fmul i32 %conv2_weights_1_load_2433_read, i32 %image_load_2433

]]></Node>
<StgValue><ssdm name="mul_4_4_1_12"/></StgValue>
</operation>

<operation id="6400" st_id="219" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3994" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2971 %image_load_2434 = load i12 %image_addr_2434

]]></Node>
<StgValue><ssdm name="image_load_2434"/></StgValue>
</operation>

<operation id="6401" st_id="219" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3997" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2974 %image_load_2435 = load i12 %image_addr_2435

]]></Node>
<StgValue><ssdm name="image_load_2435"/></StgValue>
</operation>

<operation id="6402" st_id="219" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4000" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2977 %image_load_2436 = load i12 %image_addr_2436

]]></Node>
<StgValue><ssdm name="image_load_2436"/></StgValue>
</operation>

<operation id="6403" st_id="219" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4003" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2980 %image_load_2437 = load i12 %image_addr_2437

]]></Node>
<StgValue><ssdm name="image_load_2437"/></StgValue>
</operation>
</state>

<state id="220" st_id="221">

<operation id="6404" st_id="220" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1780" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:757 %add_ln59_2007 = add i12 %add_ln59_1992, i12 18

]]></Node>
<StgValue><ssdm name="add_ln59_2007"/></StgValue>
</operation>

<operation id="6405" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1781" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:758 %zext_ln59_2834 = zext i12 %add_ln59_2007

]]></Node>
<StgValue><ssdm name="zext_ln59_2834"/></StgValue>
</operation>

<operation id="6406" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1782" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:759 %image_addr_2438 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2834

]]></Node>
<StgValue><ssdm name="image_addr_2438"/></StgValue>
</operation>

<operation id="6407" st_id="220" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1783" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:760 %add_ln59_2008 = add i12 %add_ln59_1992, i12 19

]]></Node>
<StgValue><ssdm name="add_ln59_2008"/></StgValue>
</operation>

<operation id="6408" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1784" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:761 %zext_ln59_2835 = zext i12 %add_ln59_2008

]]></Node>
<StgValue><ssdm name="zext_ln59_2835"/></StgValue>
</operation>

<operation id="6409" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1785" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:762 %image_addr_2439 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2835

]]></Node>
<StgValue><ssdm name="image_addr_2439"/></StgValue>
</operation>

<operation id="6410" st_id="220" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2209" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1186 %add40_4_2829_12 = fadd i32 %add40_4_2829_11, i32 %mul_4_2828_12

]]></Node>
<StgValue><ssdm name="add40_4_2829_12"/></StgValue>
</operation>

<operation id="6411" st_id="220" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3983" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2960 %mul_4_4_1_s = fmul i32 %conv2_weights_1_load_2430_read, i32 %image_load_2430

]]></Node>
<StgValue><ssdm name="mul_4_4_1_s"/></StgValue>
</operation>

<operation id="6412" st_id="220" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3986" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2963 %mul_4_4_1_10 = fmul i32 %conv2_weights_1_load_2431_read, i32 %image_load_2431

]]></Node>
<StgValue><ssdm name="mul_4_4_1_10"/></StgValue>
</operation>

<operation id="6413" st_id="220" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3989" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2966 %mul_4_4_1_11 = fmul i32 %conv2_weights_1_load_2432_read, i32 %image_load_2432

]]></Node>
<StgValue><ssdm name="mul_4_4_1_11"/></StgValue>
</operation>

<operation id="6414" st_id="220" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3992" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2969 %mul_4_4_1_12 = fmul i32 %conv2_weights_1_load_2433_read, i32 %image_load_2433

]]></Node>
<StgValue><ssdm name="mul_4_4_1_12"/></StgValue>
</operation>

<operation id="6415" st_id="220" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3995" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2972 %mul_4_4_1_13 = fmul i32 %conv2_weights_1_load_2434_read, i32 %image_load_2434

]]></Node>
<StgValue><ssdm name="mul_4_4_1_13"/></StgValue>
</operation>

<operation id="6416" st_id="220" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3998" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2975 %mul_4_4_1_14 = fmul i32 %conv2_weights_1_load_2435_read, i32 %image_load_2435

]]></Node>
<StgValue><ssdm name="mul_4_4_1_14"/></StgValue>
</operation>

<operation id="6417" st_id="220" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4000" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2977 %image_load_2436 = load i12 %image_addr_2436

]]></Node>
<StgValue><ssdm name="image_load_2436"/></StgValue>
</operation>

<operation id="6418" st_id="220" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4003" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2980 %image_load_2437 = load i12 %image_addr_2437

]]></Node>
<StgValue><ssdm name="image_load_2437"/></StgValue>
</operation>

<operation id="6419" st_id="220" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4006" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2983 %image_load_2438 = load i12 %image_addr_2438

]]></Node>
<StgValue><ssdm name="image_load_2438"/></StgValue>
</operation>

<operation id="6420" st_id="220" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4009" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2986 %image_load_2439 = load i12 %image_addr_2439

]]></Node>
<StgValue><ssdm name="image_load_2439"/></StgValue>
</operation>
</state>

<state id="221" st_id="222">

<operation id="6421" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2109" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1086 %zext_ln59_2917 = zext i12 %add_ln59_2082

]]></Node>
<StgValue><ssdm name="zext_ln59_2917"/></StgValue>
</operation>

<operation id="6422" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2110" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1087 %image_addr_2440 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2917

]]></Node>
<StgValue><ssdm name="image_addr_2440"/></StgValue>
</operation>

<operation id="6423" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2111" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1088 %or_ln59_342 = or i12 %add_ln59_2082, i12 1

]]></Node>
<StgValue><ssdm name="or_ln59_342"/></StgValue>
</operation>

<operation id="6424" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2112" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1089 %zext_ln59_2918 = zext i12 %or_ln59_342

]]></Node>
<StgValue><ssdm name="zext_ln59_2918"/></StgValue>
</operation>

<operation id="6425" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2113" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1090 %image_addr_2441 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2918

]]></Node>
<StgValue><ssdm name="image_addr_2441"/></StgValue>
</operation>

<operation id="6426" st_id="221" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2209" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1186 %add40_4_2829_12 = fadd i32 %add40_4_2829_11, i32 %mul_4_2828_12

]]></Node>
<StgValue><ssdm name="add40_4_2829_12"/></StgValue>
</operation>

<operation id="6427" st_id="221" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3989" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2966 %mul_4_4_1_11 = fmul i32 %conv2_weights_1_load_2432_read, i32 %image_load_2432

]]></Node>
<StgValue><ssdm name="mul_4_4_1_11"/></StgValue>
</operation>

<operation id="6428" st_id="221" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3992" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2969 %mul_4_4_1_12 = fmul i32 %conv2_weights_1_load_2433_read, i32 %image_load_2433

]]></Node>
<StgValue><ssdm name="mul_4_4_1_12"/></StgValue>
</operation>

<operation id="6429" st_id="221" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3995" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2972 %mul_4_4_1_13 = fmul i32 %conv2_weights_1_load_2434_read, i32 %image_load_2434

]]></Node>
<StgValue><ssdm name="mul_4_4_1_13"/></StgValue>
</operation>

<operation id="6430" st_id="221" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3998" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2975 %mul_4_4_1_14 = fmul i32 %conv2_weights_1_load_2435_read, i32 %image_load_2435

]]></Node>
<StgValue><ssdm name="mul_4_4_1_14"/></StgValue>
</operation>

<operation id="6431" st_id="221" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4001" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2978 %mul_4_4_1_15 = fmul i32 %conv2_weights_1_load_2436_read, i32 %image_load_2436

]]></Node>
<StgValue><ssdm name="mul_4_4_1_15"/></StgValue>
</operation>

<operation id="6432" st_id="221" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4004" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2981 %mul_4_4_1_16 = fmul i32 %conv2_weights_1_load_2437_read, i32 %image_load_2437

]]></Node>
<StgValue><ssdm name="mul_4_4_1_16"/></StgValue>
</operation>

<operation id="6433" st_id="221" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4006" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2983 %image_load_2438 = load i12 %image_addr_2438

]]></Node>
<StgValue><ssdm name="image_load_2438"/></StgValue>
</operation>

<operation id="6434" st_id="221" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4009" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2986 %image_load_2439 = load i12 %image_addr_2439

]]></Node>
<StgValue><ssdm name="image_load_2439"/></StgValue>
</operation>

<operation id="6435" st_id="221" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4012" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2989 %image_load_2440 = load i12 %image_addr_2440

]]></Node>
<StgValue><ssdm name="image_load_2440"/></StgValue>
</operation>

<operation id="6436" st_id="221" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4015" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2992 %image_load_2441 = load i12 %image_addr_2441

]]></Node>
<StgValue><ssdm name="image_load_2441"/></StgValue>
</operation>
</state>

<state id="222" st_id="223">

<operation id="6437" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2114" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1091 %or_ln59_343 = or i12 %add_ln59_2082, i12 2

]]></Node>
<StgValue><ssdm name="or_ln59_343"/></StgValue>
</operation>

<operation id="6438" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2115" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1092 %zext_ln59_2919 = zext i12 %or_ln59_343

]]></Node>
<StgValue><ssdm name="zext_ln59_2919"/></StgValue>
</operation>

<operation id="6439" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2116" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1093 %image_addr_2442 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2919

]]></Node>
<StgValue><ssdm name="image_addr_2442"/></StgValue>
</operation>

<operation id="6440" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2117" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1094 %or_ln59_344 = or i12 %add_ln59_2082, i12 3

]]></Node>
<StgValue><ssdm name="or_ln59_344"/></StgValue>
</operation>

<operation id="6441" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2118" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1095 %zext_ln59_2920 = zext i12 %or_ln59_344

]]></Node>
<StgValue><ssdm name="zext_ln59_2920"/></StgValue>
</operation>

<operation id="6442" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2119" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1096 %image_addr_2443 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2920

]]></Node>
<StgValue><ssdm name="image_addr_2443"/></StgValue>
</operation>

<operation id="6443" st_id="222" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2212" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1189 %add40_4_2829_13 = fadd i32 %add40_4_2829_12, i32 %mul_4_2828_13

]]></Node>
<StgValue><ssdm name="add40_4_2829_13"/></StgValue>
</operation>

<operation id="6444" st_id="222" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3995" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2972 %mul_4_4_1_13 = fmul i32 %conv2_weights_1_load_2434_read, i32 %image_load_2434

]]></Node>
<StgValue><ssdm name="mul_4_4_1_13"/></StgValue>
</operation>

<operation id="6445" st_id="222" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3998" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2975 %mul_4_4_1_14 = fmul i32 %conv2_weights_1_load_2435_read, i32 %image_load_2435

]]></Node>
<StgValue><ssdm name="mul_4_4_1_14"/></StgValue>
</operation>

<operation id="6446" st_id="222" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4001" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2978 %mul_4_4_1_15 = fmul i32 %conv2_weights_1_load_2436_read, i32 %image_load_2436

]]></Node>
<StgValue><ssdm name="mul_4_4_1_15"/></StgValue>
</operation>

<operation id="6447" st_id="222" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4004" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2981 %mul_4_4_1_16 = fmul i32 %conv2_weights_1_load_2437_read, i32 %image_load_2437

]]></Node>
<StgValue><ssdm name="mul_4_4_1_16"/></StgValue>
</operation>

<operation id="6448" st_id="222" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4007" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2984 %mul_4_4_1_17 = fmul i32 %conv2_weights_1_load_2438_read, i32 %image_load_2438

]]></Node>
<StgValue><ssdm name="mul_4_4_1_17"/></StgValue>
</operation>

<operation id="6449" st_id="222" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4010" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2987 %mul_4_4_1_18 = fmul i32 %conv2_weights_1_load_2439_read, i32 %image_load_2439

]]></Node>
<StgValue><ssdm name="mul_4_4_1_18"/></StgValue>
</operation>

<operation id="6450" st_id="222" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4012" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2989 %image_load_2440 = load i12 %image_addr_2440

]]></Node>
<StgValue><ssdm name="image_load_2440"/></StgValue>
</operation>

<operation id="6451" st_id="222" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4015" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2992 %image_load_2441 = load i12 %image_addr_2441

]]></Node>
<StgValue><ssdm name="image_load_2441"/></StgValue>
</operation>

<operation id="6452" st_id="222" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4018" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2995 %image_load_2442 = load i12 %image_addr_2442

]]></Node>
<StgValue><ssdm name="image_load_2442"/></StgValue>
</operation>

<operation id="6453" st_id="222" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4021" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2998 %image_load_2443 = load i12 %image_addr_2443

]]></Node>
<StgValue><ssdm name="image_load_2443"/></StgValue>
</operation>
</state>

<state id="223" st_id="224">

<operation id="6454" st_id="223" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2120" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1097 %add_ln59_2083 = add i12 %add_ln59_2082, i12 4

]]></Node>
<StgValue><ssdm name="add_ln59_2083"/></StgValue>
</operation>

<operation id="6455" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2121" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1098 %zext_ln59_2921 = zext i12 %add_ln59_2083

]]></Node>
<StgValue><ssdm name="zext_ln59_2921"/></StgValue>
</operation>

<operation id="6456" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2122" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1099 %image_addr_2444 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2921

]]></Node>
<StgValue><ssdm name="image_addr_2444"/></StgValue>
</operation>

<operation id="6457" st_id="223" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2123" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1100 %add_ln59_2084 = add i12 %add_ln59_2082, i12 5

]]></Node>
<StgValue><ssdm name="add_ln59_2084"/></StgValue>
</operation>

<operation id="6458" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2124" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1101 %zext_ln59_2922 = zext i12 %add_ln59_2084

]]></Node>
<StgValue><ssdm name="zext_ln59_2922"/></StgValue>
</operation>

<operation id="6459" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2125" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1102 %image_addr_2445 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2922

]]></Node>
<StgValue><ssdm name="image_addr_2445"/></StgValue>
</operation>

<operation id="6460" st_id="223" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2212" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1189 %add40_4_2829_13 = fadd i32 %add40_4_2829_12, i32 %mul_4_2828_13

]]></Node>
<StgValue><ssdm name="add40_4_2829_13"/></StgValue>
</operation>

<operation id="6461" st_id="223" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4001" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2978 %mul_4_4_1_15 = fmul i32 %conv2_weights_1_load_2436_read, i32 %image_load_2436

]]></Node>
<StgValue><ssdm name="mul_4_4_1_15"/></StgValue>
</operation>

<operation id="6462" st_id="223" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4004" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2981 %mul_4_4_1_16 = fmul i32 %conv2_weights_1_load_2437_read, i32 %image_load_2437

]]></Node>
<StgValue><ssdm name="mul_4_4_1_16"/></StgValue>
</operation>

<operation id="6463" st_id="223" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4007" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2984 %mul_4_4_1_17 = fmul i32 %conv2_weights_1_load_2438_read, i32 %image_load_2438

]]></Node>
<StgValue><ssdm name="mul_4_4_1_17"/></StgValue>
</operation>

<operation id="6464" st_id="223" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4010" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2987 %mul_4_4_1_18 = fmul i32 %conv2_weights_1_load_2439_read, i32 %image_load_2439

]]></Node>
<StgValue><ssdm name="mul_4_4_1_18"/></StgValue>
</operation>

<operation id="6465" st_id="223" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4013" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2990 %mul_4_4_2 = fmul i32 %conv2_weights_1_load_2440_read, i32 %image_load_2440

]]></Node>
<StgValue><ssdm name="mul_4_4_2"/></StgValue>
</operation>

<operation id="6466" st_id="223" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4016" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2993 %mul_4_4_2_1 = fmul i32 %conv2_weights_1_load_2441_read, i32 %image_load_2441

]]></Node>
<StgValue><ssdm name="mul_4_4_2_1"/></StgValue>
</operation>

<operation id="6467" st_id="223" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4018" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2995 %image_load_2442 = load i12 %image_addr_2442

]]></Node>
<StgValue><ssdm name="image_load_2442"/></StgValue>
</operation>

<operation id="6468" st_id="223" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4021" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:2998 %image_load_2443 = load i12 %image_addr_2443

]]></Node>
<StgValue><ssdm name="image_load_2443"/></StgValue>
</operation>

<operation id="6469" st_id="223" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4024" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:3001 %image_load_2444 = load i12 %image_addr_2444

]]></Node>
<StgValue><ssdm name="image_load_2444"/></StgValue>
</operation>

<operation id="6470" st_id="223" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4027" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:3004 %image_load_2445 = load i12 %image_addr_2445

]]></Node>
<StgValue><ssdm name="image_load_2445"/></StgValue>
</operation>
</state>

<state id="224" st_id="225">

<operation id="6471" st_id="224" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2126" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1103 %add_ln59_2085 = add i12 %add_ln59_2082, i12 6

]]></Node>
<StgValue><ssdm name="add_ln59_2085"/></StgValue>
</operation>

<operation id="6472" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2127" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1104 %zext_ln59_2923 = zext i12 %add_ln59_2085

]]></Node>
<StgValue><ssdm name="zext_ln59_2923"/></StgValue>
</operation>

<operation id="6473" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2128" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1105 %image_addr_2446 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2923

]]></Node>
<StgValue><ssdm name="image_addr_2446"/></StgValue>
</operation>

<operation id="6474" st_id="224" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2129" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1106 %add_ln59_2086 = add i12 %add_ln59_2082, i12 7

]]></Node>
<StgValue><ssdm name="add_ln59_2086"/></StgValue>
</operation>

<operation id="6475" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2130" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1107 %zext_ln59_2924 = zext i12 %add_ln59_2086

]]></Node>
<StgValue><ssdm name="zext_ln59_2924"/></StgValue>
</operation>

<operation id="6476" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2131" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1108 %image_addr_2447 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2924

]]></Node>
<StgValue><ssdm name="image_addr_2447"/></StgValue>
</operation>

<operation id="6477" st_id="224" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2212" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1189 %add40_4_2829_13 = fadd i32 %add40_4_2829_12, i32 %mul_4_2828_13

]]></Node>
<StgValue><ssdm name="add40_4_2829_13"/></StgValue>
</operation>

<operation id="6478" st_id="224" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4007" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2984 %mul_4_4_1_17 = fmul i32 %conv2_weights_1_load_2438_read, i32 %image_load_2438

]]></Node>
<StgValue><ssdm name="mul_4_4_1_17"/></StgValue>
</operation>

<operation id="6479" st_id="224" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4010" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2987 %mul_4_4_1_18 = fmul i32 %conv2_weights_1_load_2439_read, i32 %image_load_2439

]]></Node>
<StgValue><ssdm name="mul_4_4_1_18"/></StgValue>
</operation>

<operation id="6480" st_id="224" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4013" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2990 %mul_4_4_2 = fmul i32 %conv2_weights_1_load_2440_read, i32 %image_load_2440

]]></Node>
<StgValue><ssdm name="mul_4_4_2"/></StgValue>
</operation>

<operation id="6481" st_id="224" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4016" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2993 %mul_4_4_2_1 = fmul i32 %conv2_weights_1_load_2441_read, i32 %image_load_2441

]]></Node>
<StgValue><ssdm name="mul_4_4_2_1"/></StgValue>
</operation>

<operation id="6482" st_id="224" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4019" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2996 %mul_4_4_2_2 = fmul i32 %conv2_weights_1_load_2442_read, i32 %image_load_2442

]]></Node>
<StgValue><ssdm name="mul_4_4_2_2"/></StgValue>
</operation>

<operation id="6483" st_id="224" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4022" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2999 %mul_4_4_2_3 = fmul i32 %conv2_weights_1_load_2443_read, i32 %image_load_2443

]]></Node>
<StgValue><ssdm name="mul_4_4_2_3"/></StgValue>
</operation>

<operation id="6484" st_id="224" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4024" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:3001 %image_load_2444 = load i12 %image_addr_2444

]]></Node>
<StgValue><ssdm name="image_load_2444"/></StgValue>
</operation>

<operation id="6485" st_id="224" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4027" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:3004 %image_load_2445 = load i12 %image_addr_2445

]]></Node>
<StgValue><ssdm name="image_load_2445"/></StgValue>
</operation>

<operation id="6486" st_id="224" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4030" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:3007 %image_load_2446 = load i12 %image_addr_2446

]]></Node>
<StgValue><ssdm name="image_load_2446"/></StgValue>
</operation>

<operation id="6487" st_id="224" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4033" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:3010 %image_load_2447 = load i12 %image_addr_2447

]]></Node>
<StgValue><ssdm name="image_load_2447"/></StgValue>
</operation>
</state>

<state id="225" st_id="226">

<operation id="6488" st_id="225" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2132" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1109 %add_ln59_2087 = add i12 %add_ln59_2082, i12 8

]]></Node>
<StgValue><ssdm name="add_ln59_2087"/></StgValue>
</operation>

<operation id="6489" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2133" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1110 %zext_ln59_2925 = zext i12 %add_ln59_2087

]]></Node>
<StgValue><ssdm name="zext_ln59_2925"/></StgValue>
</operation>

<operation id="6490" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2134" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1111 %image_addr_2448 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2925

]]></Node>
<StgValue><ssdm name="image_addr_2448"/></StgValue>
</operation>

<operation id="6491" st_id="225" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2135" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1112 %add_ln59_2088 = add i12 %add_ln59_2082, i12 9

]]></Node>
<StgValue><ssdm name="add_ln59_2088"/></StgValue>
</operation>

<operation id="6492" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2136" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1113 %zext_ln59_2926 = zext i12 %add_ln59_2088

]]></Node>
<StgValue><ssdm name="zext_ln59_2926"/></StgValue>
</operation>

<operation id="6493" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2137" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1114 %image_addr_2449 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2926

]]></Node>
<StgValue><ssdm name="image_addr_2449"/></StgValue>
</operation>

<operation id="6494" st_id="225" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2212" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1189 %add40_4_2829_13 = fadd i32 %add40_4_2829_12, i32 %mul_4_2828_13

]]></Node>
<StgValue><ssdm name="add40_4_2829_13"/></StgValue>
</operation>

<operation id="6495" st_id="225" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4013" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2990 %mul_4_4_2 = fmul i32 %conv2_weights_1_load_2440_read, i32 %image_load_2440

]]></Node>
<StgValue><ssdm name="mul_4_4_2"/></StgValue>
</operation>

<operation id="6496" st_id="225" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4016" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2993 %mul_4_4_2_1 = fmul i32 %conv2_weights_1_load_2441_read, i32 %image_load_2441

]]></Node>
<StgValue><ssdm name="mul_4_4_2_1"/></StgValue>
</operation>

<operation id="6497" st_id="225" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4019" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2996 %mul_4_4_2_2 = fmul i32 %conv2_weights_1_load_2442_read, i32 %image_load_2442

]]></Node>
<StgValue><ssdm name="mul_4_4_2_2"/></StgValue>
</operation>

<operation id="6498" st_id="225" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4022" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2999 %mul_4_4_2_3 = fmul i32 %conv2_weights_1_load_2443_read, i32 %image_load_2443

]]></Node>
<StgValue><ssdm name="mul_4_4_2_3"/></StgValue>
</operation>

<operation id="6499" st_id="225" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4025" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3002 %mul_4_4_2_4 = fmul i32 %conv2_weights_1_load_2444_read, i32 %image_load_2444

]]></Node>
<StgValue><ssdm name="mul_4_4_2_4"/></StgValue>
</operation>

<operation id="6500" st_id="225" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4028" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3005 %mul_4_4_2_5 = fmul i32 %conv2_weights_1_load_2445_read, i32 %image_load_2445

]]></Node>
<StgValue><ssdm name="mul_4_4_2_5"/></StgValue>
</operation>

<operation id="6501" st_id="225" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4030" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:3007 %image_load_2446 = load i12 %image_addr_2446

]]></Node>
<StgValue><ssdm name="image_load_2446"/></StgValue>
</operation>

<operation id="6502" st_id="225" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4033" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:3010 %image_load_2447 = load i12 %image_addr_2447

]]></Node>
<StgValue><ssdm name="image_load_2447"/></StgValue>
</operation>

<operation id="6503" st_id="225" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4036" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:3013 %image_load_2448 = load i12 %image_addr_2448

]]></Node>
<StgValue><ssdm name="image_load_2448"/></StgValue>
</operation>

<operation id="6504" st_id="225" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4039" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:3016 %image_load_2449 = load i12 %image_addr_2449

]]></Node>
<StgValue><ssdm name="image_load_2449"/></StgValue>
</operation>
</state>

<state id="226" st_id="227">

<operation id="6505" st_id="226" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2138" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1115 %add_ln59_2089 = add i12 %add_ln59_2082, i12 10

]]></Node>
<StgValue><ssdm name="add_ln59_2089"/></StgValue>
</operation>

<operation id="6506" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2139" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1116 %zext_ln59_2927 = zext i12 %add_ln59_2089

]]></Node>
<StgValue><ssdm name="zext_ln59_2927"/></StgValue>
</operation>

<operation id="6507" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2140" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1117 %image_addr_2450 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2927

]]></Node>
<StgValue><ssdm name="image_addr_2450"/></StgValue>
</operation>

<operation id="6508" st_id="226" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2141" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1118 %add_ln59_2090 = add i12 %add_ln59_2082, i12 11

]]></Node>
<StgValue><ssdm name="add_ln59_2090"/></StgValue>
</operation>

<operation id="6509" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2142" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1119 %zext_ln59_2928 = zext i12 %add_ln59_2090

]]></Node>
<StgValue><ssdm name="zext_ln59_2928"/></StgValue>
</operation>

<operation id="6510" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2143" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1120 %image_addr_2451 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2928

]]></Node>
<StgValue><ssdm name="image_addr_2451"/></StgValue>
</operation>

<operation id="6511" st_id="226" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2215" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1192 %add40_4_2829_14 = fadd i32 %add40_4_2829_13, i32 %mul_4_2828_14

]]></Node>
<StgValue><ssdm name="add40_4_2829_14"/></StgValue>
</operation>

<operation id="6512" st_id="226" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4019" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2996 %mul_4_4_2_2 = fmul i32 %conv2_weights_1_load_2442_read, i32 %image_load_2442

]]></Node>
<StgValue><ssdm name="mul_4_4_2_2"/></StgValue>
</operation>

<operation id="6513" st_id="226" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4022" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2999 %mul_4_4_2_3 = fmul i32 %conv2_weights_1_load_2443_read, i32 %image_load_2443

]]></Node>
<StgValue><ssdm name="mul_4_4_2_3"/></StgValue>
</operation>

<operation id="6514" st_id="226" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4025" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3002 %mul_4_4_2_4 = fmul i32 %conv2_weights_1_load_2444_read, i32 %image_load_2444

]]></Node>
<StgValue><ssdm name="mul_4_4_2_4"/></StgValue>
</operation>

<operation id="6515" st_id="226" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4028" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3005 %mul_4_4_2_5 = fmul i32 %conv2_weights_1_load_2445_read, i32 %image_load_2445

]]></Node>
<StgValue><ssdm name="mul_4_4_2_5"/></StgValue>
</operation>

<operation id="6516" st_id="226" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4031" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3008 %mul_4_4_2_6 = fmul i32 %conv2_weights_1_load_2446_read, i32 %image_load_2446

]]></Node>
<StgValue><ssdm name="mul_4_4_2_6"/></StgValue>
</operation>

<operation id="6517" st_id="226" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4034" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3011 %mul_4_4_2_7 = fmul i32 %conv2_weights_1_load_2447_read, i32 %image_load_2447

]]></Node>
<StgValue><ssdm name="mul_4_4_2_7"/></StgValue>
</operation>

<operation id="6518" st_id="226" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4036" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:3013 %image_load_2448 = load i12 %image_addr_2448

]]></Node>
<StgValue><ssdm name="image_load_2448"/></StgValue>
</operation>

<operation id="6519" st_id="226" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4039" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:3016 %image_load_2449 = load i12 %image_addr_2449

]]></Node>
<StgValue><ssdm name="image_load_2449"/></StgValue>
</operation>

<operation id="6520" st_id="226" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4042" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:3019 %image_load_2450 = load i12 %image_addr_2450

]]></Node>
<StgValue><ssdm name="image_load_2450"/></StgValue>
</operation>

<operation id="6521" st_id="226" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4045" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:3022 %image_load_2451 = load i12 %image_addr_2451

]]></Node>
<StgValue><ssdm name="image_load_2451"/></StgValue>
</operation>
</state>

<state id="227" st_id="228">

<operation id="6522" st_id="227" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2144" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1121 %add_ln59_2091 = add i12 %add_ln59_2082, i12 12

]]></Node>
<StgValue><ssdm name="add_ln59_2091"/></StgValue>
</operation>

<operation id="6523" st_id="227" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2145" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1122 %zext_ln59_2929 = zext i12 %add_ln59_2091

]]></Node>
<StgValue><ssdm name="zext_ln59_2929"/></StgValue>
</operation>

<operation id="6524" st_id="227" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2146" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1123 %image_addr_2452 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2929

]]></Node>
<StgValue><ssdm name="image_addr_2452"/></StgValue>
</operation>

<operation id="6525" st_id="227" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2147" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1124 %add_ln59_2092 = add i12 %add_ln59_2082, i12 13

]]></Node>
<StgValue><ssdm name="add_ln59_2092"/></StgValue>
</operation>

<operation id="6526" st_id="227" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2148" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1125 %zext_ln59_2930 = zext i12 %add_ln59_2092

]]></Node>
<StgValue><ssdm name="zext_ln59_2930"/></StgValue>
</operation>

<operation id="6527" st_id="227" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2149" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1126 %image_addr_2453 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2930

]]></Node>
<StgValue><ssdm name="image_addr_2453"/></StgValue>
</operation>

<operation id="6528" st_id="227" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2215" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1192 %add40_4_2829_14 = fadd i32 %add40_4_2829_13, i32 %mul_4_2828_14

]]></Node>
<StgValue><ssdm name="add40_4_2829_14"/></StgValue>
</operation>

<operation id="6529" st_id="227" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4025" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3002 %mul_4_4_2_4 = fmul i32 %conv2_weights_1_load_2444_read, i32 %image_load_2444

]]></Node>
<StgValue><ssdm name="mul_4_4_2_4"/></StgValue>
</operation>

<operation id="6530" st_id="227" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4028" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3005 %mul_4_4_2_5 = fmul i32 %conv2_weights_1_load_2445_read, i32 %image_load_2445

]]></Node>
<StgValue><ssdm name="mul_4_4_2_5"/></StgValue>
</operation>

<operation id="6531" st_id="227" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4031" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3008 %mul_4_4_2_6 = fmul i32 %conv2_weights_1_load_2446_read, i32 %image_load_2446

]]></Node>
<StgValue><ssdm name="mul_4_4_2_6"/></StgValue>
</operation>

<operation id="6532" st_id="227" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4034" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3011 %mul_4_4_2_7 = fmul i32 %conv2_weights_1_load_2447_read, i32 %image_load_2447

]]></Node>
<StgValue><ssdm name="mul_4_4_2_7"/></StgValue>
</operation>

<operation id="6533" st_id="227" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4037" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3014 %mul_4_4_2_8 = fmul i32 %conv2_weights_1_load_2448_read, i32 %image_load_2448

]]></Node>
<StgValue><ssdm name="mul_4_4_2_8"/></StgValue>
</operation>

<operation id="6534" st_id="227" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4040" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3017 %mul_4_4_2_9 = fmul i32 %conv2_weights_1_load_2449_read, i32 %image_load_2449

]]></Node>
<StgValue><ssdm name="mul_4_4_2_9"/></StgValue>
</operation>

<operation id="6535" st_id="227" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4042" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:3019 %image_load_2450 = load i12 %image_addr_2450

]]></Node>
<StgValue><ssdm name="image_load_2450"/></StgValue>
</operation>

<operation id="6536" st_id="227" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4045" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:3022 %image_load_2451 = load i12 %image_addr_2451

]]></Node>
<StgValue><ssdm name="image_load_2451"/></StgValue>
</operation>

<operation id="6537" st_id="227" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4048" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:3025 %image_load_2452 = load i12 %image_addr_2452

]]></Node>
<StgValue><ssdm name="image_load_2452"/></StgValue>
</operation>

<operation id="6538" st_id="227" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4051" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:3028 %image_load_2453 = load i12 %image_addr_2453

]]></Node>
<StgValue><ssdm name="image_load_2453"/></StgValue>
</operation>
</state>

<state id="228" st_id="229">

<operation id="6539" st_id="228" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2150" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1127 %add_ln59_2093 = add i12 %add_ln59_2082, i12 14

]]></Node>
<StgValue><ssdm name="add_ln59_2093"/></StgValue>
</operation>

<operation id="6540" st_id="228" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2151" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1128 %zext_ln59_2931 = zext i12 %add_ln59_2093

]]></Node>
<StgValue><ssdm name="zext_ln59_2931"/></StgValue>
</operation>

<operation id="6541" st_id="228" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2152" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1129 %image_addr_2454 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2931

]]></Node>
<StgValue><ssdm name="image_addr_2454"/></StgValue>
</operation>

<operation id="6542" st_id="228" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2153" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1130 %add_ln59_2094 = add i12 %add_ln59_2082, i12 15

]]></Node>
<StgValue><ssdm name="add_ln59_2094"/></StgValue>
</operation>

<operation id="6543" st_id="228" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2154" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1131 %zext_ln59_2932 = zext i12 %add_ln59_2094

]]></Node>
<StgValue><ssdm name="zext_ln59_2932"/></StgValue>
</operation>

<operation id="6544" st_id="228" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2155" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1132 %image_addr_2455 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2932

]]></Node>
<StgValue><ssdm name="image_addr_2455"/></StgValue>
</operation>

<operation id="6545" st_id="228" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2215" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1192 %add40_4_2829_14 = fadd i32 %add40_4_2829_13, i32 %mul_4_2828_14

]]></Node>
<StgValue><ssdm name="add40_4_2829_14"/></StgValue>
</operation>

<operation id="6546" st_id="228" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4031" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3008 %mul_4_4_2_6 = fmul i32 %conv2_weights_1_load_2446_read, i32 %image_load_2446

]]></Node>
<StgValue><ssdm name="mul_4_4_2_6"/></StgValue>
</operation>

<operation id="6547" st_id="228" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4034" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3011 %mul_4_4_2_7 = fmul i32 %conv2_weights_1_load_2447_read, i32 %image_load_2447

]]></Node>
<StgValue><ssdm name="mul_4_4_2_7"/></StgValue>
</operation>

<operation id="6548" st_id="228" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4037" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3014 %mul_4_4_2_8 = fmul i32 %conv2_weights_1_load_2448_read, i32 %image_load_2448

]]></Node>
<StgValue><ssdm name="mul_4_4_2_8"/></StgValue>
</operation>

<operation id="6549" st_id="228" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4040" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3017 %mul_4_4_2_9 = fmul i32 %conv2_weights_1_load_2449_read, i32 %image_load_2449

]]></Node>
<StgValue><ssdm name="mul_4_4_2_9"/></StgValue>
</operation>

<operation id="6550" st_id="228" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4043" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3020 %mul_4_4_2_s = fmul i32 %conv2_weights_1_load_2450_read, i32 %image_load_2450

]]></Node>
<StgValue><ssdm name="mul_4_4_2_s"/></StgValue>
</operation>

<operation id="6551" st_id="228" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4046" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3023 %mul_4_4_2_10 = fmul i32 %conv2_weights_1_load_2451_read, i32 %image_load_2451

]]></Node>
<StgValue><ssdm name="mul_4_4_2_10"/></StgValue>
</operation>

<operation id="6552" st_id="228" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4048" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:3025 %image_load_2452 = load i12 %image_addr_2452

]]></Node>
<StgValue><ssdm name="image_load_2452"/></StgValue>
</operation>

<operation id="6553" st_id="228" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4051" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:3028 %image_load_2453 = load i12 %image_addr_2453

]]></Node>
<StgValue><ssdm name="image_load_2453"/></StgValue>
</operation>

<operation id="6554" st_id="228" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4054" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:3031 %image_load_2454 = load i12 %image_addr_2454

]]></Node>
<StgValue><ssdm name="image_load_2454"/></StgValue>
</operation>

<operation id="6555" st_id="228" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4057" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:3034 %image_load_2455 = load i12 %image_addr_2455

]]></Node>
<StgValue><ssdm name="image_load_2455"/></StgValue>
</operation>
</state>

<state id="229" st_id="230">

<operation id="6556" st_id="229" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2156" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1133 %add_ln59_2095 = add i12 %add_ln59_2082, i12 16

]]></Node>
<StgValue><ssdm name="add_ln59_2095"/></StgValue>
</operation>

<operation id="6557" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2157" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1134 %zext_ln59_2933 = zext i12 %add_ln59_2095

]]></Node>
<StgValue><ssdm name="zext_ln59_2933"/></StgValue>
</operation>

<operation id="6558" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2158" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1135 %image_addr_2456 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2933

]]></Node>
<StgValue><ssdm name="image_addr_2456"/></StgValue>
</operation>

<operation id="6559" st_id="229" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2159" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1136 %add_ln59_2096 = add i12 %add_ln59_2082, i12 17

]]></Node>
<StgValue><ssdm name="add_ln59_2096"/></StgValue>
</operation>

<operation id="6560" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2160" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1137 %zext_ln59_2934 = zext i12 %add_ln59_2096

]]></Node>
<StgValue><ssdm name="zext_ln59_2934"/></StgValue>
</operation>

<operation id="6561" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2161" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1138 %image_addr_2457 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2934

]]></Node>
<StgValue><ssdm name="image_addr_2457"/></StgValue>
</operation>

<operation id="6562" st_id="229" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2215" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1192 %add40_4_2829_14 = fadd i32 %add40_4_2829_13, i32 %mul_4_2828_14

]]></Node>
<StgValue><ssdm name="add40_4_2829_14"/></StgValue>
</operation>

<operation id="6563" st_id="229" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4037" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3014 %mul_4_4_2_8 = fmul i32 %conv2_weights_1_load_2448_read, i32 %image_load_2448

]]></Node>
<StgValue><ssdm name="mul_4_4_2_8"/></StgValue>
</operation>

<operation id="6564" st_id="229" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4040" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3017 %mul_4_4_2_9 = fmul i32 %conv2_weights_1_load_2449_read, i32 %image_load_2449

]]></Node>
<StgValue><ssdm name="mul_4_4_2_9"/></StgValue>
</operation>

<operation id="6565" st_id="229" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4043" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3020 %mul_4_4_2_s = fmul i32 %conv2_weights_1_load_2450_read, i32 %image_load_2450

]]></Node>
<StgValue><ssdm name="mul_4_4_2_s"/></StgValue>
</operation>

<operation id="6566" st_id="229" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4046" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3023 %mul_4_4_2_10 = fmul i32 %conv2_weights_1_load_2451_read, i32 %image_load_2451

]]></Node>
<StgValue><ssdm name="mul_4_4_2_10"/></StgValue>
</operation>

<operation id="6567" st_id="229" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4049" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3026 %mul_4_4_2_11 = fmul i32 %conv2_weights_1_load_2452_read, i32 %image_load_2452

]]></Node>
<StgValue><ssdm name="mul_4_4_2_11"/></StgValue>
</operation>

<operation id="6568" st_id="229" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4052" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3029 %mul_4_4_2_12 = fmul i32 %conv2_weights_1_load_2453_read, i32 %image_load_2453

]]></Node>
<StgValue><ssdm name="mul_4_4_2_12"/></StgValue>
</operation>

<operation id="6569" st_id="229" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4054" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:3031 %image_load_2454 = load i12 %image_addr_2454

]]></Node>
<StgValue><ssdm name="image_load_2454"/></StgValue>
</operation>

<operation id="6570" st_id="229" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4057" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:3034 %image_load_2455 = load i12 %image_addr_2455

]]></Node>
<StgValue><ssdm name="image_load_2455"/></StgValue>
</operation>

<operation id="6571" st_id="229" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4060" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:3037 %image_load_2456 = load i12 %image_addr_2456

]]></Node>
<StgValue><ssdm name="image_load_2456"/></StgValue>
</operation>

<operation id="6572" st_id="229" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4063" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:3040 %image_load_2457 = load i12 %image_addr_2457

]]></Node>
<StgValue><ssdm name="image_load_2457"/></StgValue>
</operation>
</state>

<state id="230" st_id="231">

<operation id="6573" st_id="230" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2162" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1139 %add_ln59_2097 = add i12 %add_ln59_2082, i12 18

]]></Node>
<StgValue><ssdm name="add_ln59_2097"/></StgValue>
</operation>

<operation id="6574" st_id="230" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2163" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1140 %zext_ln59_2935 = zext i12 %add_ln59_2097

]]></Node>
<StgValue><ssdm name="zext_ln59_2935"/></StgValue>
</operation>

<operation id="6575" st_id="230" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2164" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1141 %image_addr_2458 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2935

]]></Node>
<StgValue><ssdm name="image_addr_2458"/></StgValue>
</operation>

<operation id="6576" st_id="230" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2165" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1142 %add_ln59_2098 = add i12 %add_ln59_2082, i12 19

]]></Node>
<StgValue><ssdm name="add_ln59_2098"/></StgValue>
</operation>

<operation id="6577" st_id="230" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2166" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1143 %zext_ln59_2936 = zext i12 %add_ln59_2098

]]></Node>
<StgValue><ssdm name="zext_ln59_2936"/></StgValue>
</operation>

<operation id="6578" st_id="230" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2167" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1144 %image_addr_2459 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_2936

]]></Node>
<StgValue><ssdm name="image_addr_2459"/></StgValue>
</operation>

<operation id="6579" st_id="230" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1195 %add40_4_2829_15 = fadd i32 %add40_4_2829_14, i32 %mul_4_2828_15

]]></Node>
<StgValue><ssdm name="add40_4_2829_15"/></StgValue>
</operation>

<operation id="6580" st_id="230" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4043" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3020 %mul_4_4_2_s = fmul i32 %conv2_weights_1_load_2450_read, i32 %image_load_2450

]]></Node>
<StgValue><ssdm name="mul_4_4_2_s"/></StgValue>
</operation>

<operation id="6581" st_id="230" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4046" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3023 %mul_4_4_2_10 = fmul i32 %conv2_weights_1_load_2451_read, i32 %image_load_2451

]]></Node>
<StgValue><ssdm name="mul_4_4_2_10"/></StgValue>
</operation>

<operation id="6582" st_id="230" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4049" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3026 %mul_4_4_2_11 = fmul i32 %conv2_weights_1_load_2452_read, i32 %image_load_2452

]]></Node>
<StgValue><ssdm name="mul_4_4_2_11"/></StgValue>
</operation>

<operation id="6583" st_id="230" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4052" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3029 %mul_4_4_2_12 = fmul i32 %conv2_weights_1_load_2453_read, i32 %image_load_2453

]]></Node>
<StgValue><ssdm name="mul_4_4_2_12"/></StgValue>
</operation>

<operation id="6584" st_id="230" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4055" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3032 %mul_4_4_2_13 = fmul i32 %conv2_weights_1_load_2454_read, i32 %image_load_2454

]]></Node>
<StgValue><ssdm name="mul_4_4_2_13"/></StgValue>
</operation>

<operation id="6585" st_id="230" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4058" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3035 %mul_4_4_2_14 = fmul i32 %conv2_weights_1_load_2455_read, i32 %image_load_2455

]]></Node>
<StgValue><ssdm name="mul_4_4_2_14"/></StgValue>
</operation>

<operation id="6586" st_id="230" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4060" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:3037 %image_load_2456 = load i12 %image_addr_2456

]]></Node>
<StgValue><ssdm name="image_load_2456"/></StgValue>
</operation>

<operation id="6587" st_id="230" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4063" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:3040 %image_load_2457 = load i12 %image_addr_2457

]]></Node>
<StgValue><ssdm name="image_load_2457"/></StgValue>
</operation>

<operation id="6588" st_id="230" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4066" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:3043 %image_load_2458 = load i12 %image_addr_2458

]]></Node>
<StgValue><ssdm name="image_load_2458"/></StgValue>
</operation>

<operation id="6589" st_id="230" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4069" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:3046 %image_load_2459 = load i12 %image_addr_2459

]]></Node>
<StgValue><ssdm name="image_load_2459"/></StgValue>
</operation>
</state>

<state id="231" st_id="232">

<operation id="6590" st_id="231" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1195 %add40_4_2829_15 = fadd i32 %add40_4_2829_14, i32 %mul_4_2828_15

]]></Node>
<StgValue><ssdm name="add40_4_2829_15"/></StgValue>
</operation>

<operation id="6591" st_id="231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2491" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1468 %zext_ln59_3018 = zext i12 %add_ln59_2172

]]></Node>
<StgValue><ssdm name="zext_ln59_3018"/></StgValue>
</operation>

<operation id="6592" st_id="231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2492" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1469 %image_addr_2460 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_3018

]]></Node>
<StgValue><ssdm name="image_addr_2460"/></StgValue>
</operation>

<operation id="6593" st_id="231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2493" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1470 %or_ln59_357 = or i12 %add_ln59_2172, i12 1

]]></Node>
<StgValue><ssdm name="or_ln59_357"/></StgValue>
</operation>

<operation id="6594" st_id="231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2494" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1471 %zext_ln59_3019 = zext i12 %or_ln59_357

]]></Node>
<StgValue><ssdm name="zext_ln59_3019"/></StgValue>
</operation>

<operation id="6595" st_id="231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2495" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1472 %image_addr_2461 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_3019

]]></Node>
<StgValue><ssdm name="image_addr_2461"/></StgValue>
</operation>

<operation id="6596" st_id="231" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4049" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3026 %mul_4_4_2_11 = fmul i32 %conv2_weights_1_load_2452_read, i32 %image_load_2452

]]></Node>
<StgValue><ssdm name="mul_4_4_2_11"/></StgValue>
</operation>

<operation id="6597" st_id="231" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4052" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3029 %mul_4_4_2_12 = fmul i32 %conv2_weights_1_load_2453_read, i32 %image_load_2453

]]></Node>
<StgValue><ssdm name="mul_4_4_2_12"/></StgValue>
</operation>

<operation id="6598" st_id="231" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4055" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3032 %mul_4_4_2_13 = fmul i32 %conv2_weights_1_load_2454_read, i32 %image_load_2454

]]></Node>
<StgValue><ssdm name="mul_4_4_2_13"/></StgValue>
</operation>

<operation id="6599" st_id="231" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4058" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3035 %mul_4_4_2_14 = fmul i32 %conv2_weights_1_load_2455_read, i32 %image_load_2455

]]></Node>
<StgValue><ssdm name="mul_4_4_2_14"/></StgValue>
</operation>

<operation id="6600" st_id="231" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4061" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3038 %mul_4_4_2_15 = fmul i32 %conv2_weights_1_load_2456_read, i32 %image_load_2456

]]></Node>
<StgValue><ssdm name="mul_4_4_2_15"/></StgValue>
</operation>

<operation id="6601" st_id="231" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4064" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3041 %mul_4_4_2_16 = fmul i32 %conv2_weights_1_load_2457_read, i32 %image_load_2457

]]></Node>
<StgValue><ssdm name="mul_4_4_2_16"/></StgValue>
</operation>

<operation id="6602" st_id="231" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4066" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:3043 %image_load_2458 = load i12 %image_addr_2458

]]></Node>
<StgValue><ssdm name="image_load_2458"/></StgValue>
</operation>

<operation id="6603" st_id="231" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4069" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:3046 %image_load_2459 = load i12 %image_addr_2459

]]></Node>
<StgValue><ssdm name="image_load_2459"/></StgValue>
</operation>

<operation id="6604" st_id="231" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4072" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:3049 %image_load_2460 = load i12 %image_addr_2460

]]></Node>
<StgValue><ssdm name="image_load_2460"/></StgValue>
</operation>

<operation id="6605" st_id="231" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4075" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:3052 %image_load_2461 = load i12 %image_addr_2461

]]></Node>
<StgValue><ssdm name="image_load_2461"/></StgValue>
</operation>
</state>

<state id="232" st_id="233">

<operation id="6606" st_id="232" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1195 %add40_4_2829_15 = fadd i32 %add40_4_2829_14, i32 %mul_4_2828_15

]]></Node>
<StgValue><ssdm name="add40_4_2829_15"/></StgValue>
</operation>

<operation id="6607" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2496" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1473 %or_ln59_358 = or i12 %add_ln59_2172, i12 2

]]></Node>
<StgValue><ssdm name="or_ln59_358"/></StgValue>
</operation>

<operation id="6608" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2497" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1474 %zext_ln59_3020 = zext i12 %or_ln59_358

]]></Node>
<StgValue><ssdm name="zext_ln59_3020"/></StgValue>
</operation>

<operation id="6609" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2498" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1475 %image_addr_2462 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_3020

]]></Node>
<StgValue><ssdm name="image_addr_2462"/></StgValue>
</operation>

<operation id="6610" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2499" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1476 %or_ln59_359 = or i12 %add_ln59_2172, i12 3

]]></Node>
<StgValue><ssdm name="or_ln59_359"/></StgValue>
</operation>

<operation id="6611" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2500" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1477 %zext_ln59_3021 = zext i12 %or_ln59_359

]]></Node>
<StgValue><ssdm name="zext_ln59_3021"/></StgValue>
</operation>

<operation id="6612" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2501" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1478 %image_addr_2463 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_3021

]]></Node>
<StgValue><ssdm name="image_addr_2463"/></StgValue>
</operation>

<operation id="6613" st_id="232" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4055" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3032 %mul_4_4_2_13 = fmul i32 %conv2_weights_1_load_2454_read, i32 %image_load_2454

]]></Node>
<StgValue><ssdm name="mul_4_4_2_13"/></StgValue>
</operation>

<operation id="6614" st_id="232" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4058" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3035 %mul_4_4_2_14 = fmul i32 %conv2_weights_1_load_2455_read, i32 %image_load_2455

]]></Node>
<StgValue><ssdm name="mul_4_4_2_14"/></StgValue>
</operation>

<operation id="6615" st_id="232" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4061" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3038 %mul_4_4_2_15 = fmul i32 %conv2_weights_1_load_2456_read, i32 %image_load_2456

]]></Node>
<StgValue><ssdm name="mul_4_4_2_15"/></StgValue>
</operation>

<operation id="6616" st_id="232" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4064" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3041 %mul_4_4_2_16 = fmul i32 %conv2_weights_1_load_2457_read, i32 %image_load_2457

]]></Node>
<StgValue><ssdm name="mul_4_4_2_16"/></StgValue>
</operation>

<operation id="6617" st_id="232" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4067" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3044 %mul_4_4_2_17 = fmul i32 %conv2_weights_1_load_2458_read, i32 %image_load_2458

]]></Node>
<StgValue><ssdm name="mul_4_4_2_17"/></StgValue>
</operation>

<operation id="6618" st_id="232" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4070" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3047 %mul_4_4_2_18 = fmul i32 %conv2_weights_1_load_2459_read, i32 %image_load_2459

]]></Node>
<StgValue><ssdm name="mul_4_4_2_18"/></StgValue>
</operation>

<operation id="6619" st_id="232" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4072" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:3049 %image_load_2460 = load i12 %image_addr_2460

]]></Node>
<StgValue><ssdm name="image_load_2460"/></StgValue>
</operation>

<operation id="6620" st_id="232" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4075" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:3052 %image_load_2461 = load i12 %image_addr_2461

]]></Node>
<StgValue><ssdm name="image_load_2461"/></StgValue>
</operation>

<operation id="6621" st_id="232" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4078" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:3055 %image_load_2462 = load i12 %image_addr_2462

]]></Node>
<StgValue><ssdm name="image_load_2462"/></StgValue>
</operation>

<operation id="6622" st_id="232" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4081" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:3058 %image_load_2463 = load i12 %image_addr_2463

]]></Node>
<StgValue><ssdm name="image_load_2463"/></StgValue>
</operation>
</state>

<state id="233" st_id="234">

<operation id="6623" st_id="233" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1195 %add40_4_2829_15 = fadd i32 %add40_4_2829_14, i32 %mul_4_2828_15

]]></Node>
<StgValue><ssdm name="add40_4_2829_15"/></StgValue>
</operation>

<operation id="6624" st_id="233" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2502" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1479 %add_ln59_2173 = add i12 %add_ln59_2172, i12 4

]]></Node>
<StgValue><ssdm name="add_ln59_2173"/></StgValue>
</operation>

<operation id="6625" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2503" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1480 %zext_ln59_3022 = zext i12 %add_ln59_2173

]]></Node>
<StgValue><ssdm name="zext_ln59_3022"/></StgValue>
</operation>

<operation id="6626" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2504" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1481 %image_addr_2464 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_3022

]]></Node>
<StgValue><ssdm name="image_addr_2464"/></StgValue>
</operation>

<operation id="6627" st_id="233" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2505" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1482 %add_ln59_2174 = add i12 %add_ln59_2172, i12 5

]]></Node>
<StgValue><ssdm name="add_ln59_2174"/></StgValue>
</operation>

<operation id="6628" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2506" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1483 %zext_ln59_3023 = zext i12 %add_ln59_2174

]]></Node>
<StgValue><ssdm name="zext_ln59_3023"/></StgValue>
</operation>

<operation id="6629" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2507" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1484 %image_addr_2465 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_3023

]]></Node>
<StgValue><ssdm name="image_addr_2465"/></StgValue>
</operation>

<operation id="6630" st_id="233" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4061" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3038 %mul_4_4_2_15 = fmul i32 %conv2_weights_1_load_2456_read, i32 %image_load_2456

]]></Node>
<StgValue><ssdm name="mul_4_4_2_15"/></StgValue>
</operation>

<operation id="6631" st_id="233" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4064" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3041 %mul_4_4_2_16 = fmul i32 %conv2_weights_1_load_2457_read, i32 %image_load_2457

]]></Node>
<StgValue><ssdm name="mul_4_4_2_16"/></StgValue>
</operation>

<operation id="6632" st_id="233" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4067" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3044 %mul_4_4_2_17 = fmul i32 %conv2_weights_1_load_2458_read, i32 %image_load_2458

]]></Node>
<StgValue><ssdm name="mul_4_4_2_17"/></StgValue>
</operation>

<operation id="6633" st_id="233" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4070" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3047 %mul_4_4_2_18 = fmul i32 %conv2_weights_1_load_2459_read, i32 %image_load_2459

]]></Node>
<StgValue><ssdm name="mul_4_4_2_18"/></StgValue>
</operation>

<operation id="6634" st_id="233" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4073" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3050 %mul_4_4_3 = fmul i32 %conv2_weights_1_load_2460_read, i32 %image_load_2460

]]></Node>
<StgValue><ssdm name="mul_4_4_3"/></StgValue>
</operation>

<operation id="6635" st_id="233" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4076" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3053 %mul_4_4_3_1 = fmul i32 %conv2_weights_1_load_2461_read, i32 %image_load_2461

]]></Node>
<StgValue><ssdm name="mul_4_4_3_1"/></StgValue>
</operation>

<operation id="6636" st_id="233" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4078" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:3055 %image_load_2462 = load i12 %image_addr_2462

]]></Node>
<StgValue><ssdm name="image_load_2462"/></StgValue>
</operation>

<operation id="6637" st_id="233" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4081" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:3058 %image_load_2463 = load i12 %image_addr_2463

]]></Node>
<StgValue><ssdm name="image_load_2463"/></StgValue>
</operation>

<operation id="6638" st_id="233" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4084" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:3061 %image_load_2464 = load i12 %image_addr_2464

]]></Node>
<StgValue><ssdm name="image_load_2464"/></StgValue>
</operation>

<operation id="6639" st_id="233" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4087" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:3064 %image_load_2465 = load i12 %image_addr_2465

]]></Node>
<StgValue><ssdm name="image_load_2465"/></StgValue>
</operation>
</state>

<state id="234" st_id="235">

<operation id="6640" st_id="234" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2221" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1198 %add40_4_2829_16 = fadd i32 %add40_4_2829_15, i32 %mul_4_2828_16

]]></Node>
<StgValue><ssdm name="add40_4_2829_16"/></StgValue>
</operation>

<operation id="6641" st_id="234" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2508" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1485 %add_ln59_2175 = add i12 %add_ln59_2172, i12 6

]]></Node>
<StgValue><ssdm name="add_ln59_2175"/></StgValue>
</operation>

<operation id="6642" st_id="234" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2509" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1486 %zext_ln59_3024 = zext i12 %add_ln59_2175

]]></Node>
<StgValue><ssdm name="zext_ln59_3024"/></StgValue>
</operation>

<operation id="6643" st_id="234" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2510" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1487 %image_addr_2466 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_3024

]]></Node>
<StgValue><ssdm name="image_addr_2466"/></StgValue>
</operation>

<operation id="6644" st_id="234" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2511" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1488 %add_ln59_2176 = add i12 %add_ln59_2172, i12 7

]]></Node>
<StgValue><ssdm name="add_ln59_2176"/></StgValue>
</operation>

<operation id="6645" st_id="234" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2512" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1489 %zext_ln59_3025 = zext i12 %add_ln59_2176

]]></Node>
<StgValue><ssdm name="zext_ln59_3025"/></StgValue>
</operation>

<operation id="6646" st_id="234" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2513" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1490 %image_addr_2467 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_3025

]]></Node>
<StgValue><ssdm name="image_addr_2467"/></StgValue>
</operation>

<operation id="6647" st_id="234" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4067" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3044 %mul_4_4_2_17 = fmul i32 %conv2_weights_1_load_2458_read, i32 %image_load_2458

]]></Node>
<StgValue><ssdm name="mul_4_4_2_17"/></StgValue>
</operation>

<operation id="6648" st_id="234" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4070" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3047 %mul_4_4_2_18 = fmul i32 %conv2_weights_1_load_2459_read, i32 %image_load_2459

]]></Node>
<StgValue><ssdm name="mul_4_4_2_18"/></StgValue>
</operation>

<operation id="6649" st_id="234" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4073" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3050 %mul_4_4_3 = fmul i32 %conv2_weights_1_load_2460_read, i32 %image_load_2460

]]></Node>
<StgValue><ssdm name="mul_4_4_3"/></StgValue>
</operation>

<operation id="6650" st_id="234" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4076" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3053 %mul_4_4_3_1 = fmul i32 %conv2_weights_1_load_2461_read, i32 %image_load_2461

]]></Node>
<StgValue><ssdm name="mul_4_4_3_1"/></StgValue>
</operation>

<operation id="6651" st_id="234" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4079" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3056 %mul_4_4_3_2 = fmul i32 %conv2_weights_1_load_2462_read, i32 %image_load_2462

]]></Node>
<StgValue><ssdm name="mul_4_4_3_2"/></StgValue>
</operation>

<operation id="6652" st_id="234" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4082" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3059 %mul_4_4_3_3 = fmul i32 %conv2_weights_1_load_2463_read, i32 %image_load_2463

]]></Node>
<StgValue><ssdm name="mul_4_4_3_3"/></StgValue>
</operation>

<operation id="6653" st_id="234" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4084" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:3061 %image_load_2464 = load i12 %image_addr_2464

]]></Node>
<StgValue><ssdm name="image_load_2464"/></StgValue>
</operation>

<operation id="6654" st_id="234" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4087" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:3064 %image_load_2465 = load i12 %image_addr_2465

]]></Node>
<StgValue><ssdm name="image_load_2465"/></StgValue>
</operation>

<operation id="6655" st_id="234" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4090" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:3067 %image_load_2466 = load i12 %image_addr_2466

]]></Node>
<StgValue><ssdm name="image_load_2466"/></StgValue>
</operation>

<operation id="6656" st_id="234" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4093" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:3070 %image_load_2467 = load i12 %image_addr_2467

]]></Node>
<StgValue><ssdm name="image_load_2467"/></StgValue>
</operation>
</state>

<state id="235" st_id="236">

<operation id="6657" st_id="235" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2221" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1198 %add40_4_2829_16 = fadd i32 %add40_4_2829_15, i32 %mul_4_2828_16

]]></Node>
<StgValue><ssdm name="add40_4_2829_16"/></StgValue>
</operation>

<operation id="6658" st_id="235" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2514" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1491 %add_ln59_2177 = add i12 %add_ln59_2172, i12 8

]]></Node>
<StgValue><ssdm name="add_ln59_2177"/></StgValue>
</operation>

<operation id="6659" st_id="235" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2515" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1492 %zext_ln59_3026 = zext i12 %add_ln59_2177

]]></Node>
<StgValue><ssdm name="zext_ln59_3026"/></StgValue>
</operation>

<operation id="6660" st_id="235" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2516" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1493 %image_addr_2468 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_3026

]]></Node>
<StgValue><ssdm name="image_addr_2468"/></StgValue>
</operation>

<operation id="6661" st_id="235" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2517" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1494 %add_ln59_2178 = add i12 %add_ln59_2172, i12 9

]]></Node>
<StgValue><ssdm name="add_ln59_2178"/></StgValue>
</operation>

<operation id="6662" st_id="235" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2518" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1495 %zext_ln59_3027 = zext i12 %add_ln59_2178

]]></Node>
<StgValue><ssdm name="zext_ln59_3027"/></StgValue>
</operation>

<operation id="6663" st_id="235" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2519" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1496 %image_addr_2469 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_3027

]]></Node>
<StgValue><ssdm name="image_addr_2469"/></StgValue>
</operation>

<operation id="6664" st_id="235" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4073" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3050 %mul_4_4_3 = fmul i32 %conv2_weights_1_load_2460_read, i32 %image_load_2460

]]></Node>
<StgValue><ssdm name="mul_4_4_3"/></StgValue>
</operation>

<operation id="6665" st_id="235" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4076" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3053 %mul_4_4_3_1 = fmul i32 %conv2_weights_1_load_2461_read, i32 %image_load_2461

]]></Node>
<StgValue><ssdm name="mul_4_4_3_1"/></StgValue>
</operation>

<operation id="6666" st_id="235" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4079" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3056 %mul_4_4_3_2 = fmul i32 %conv2_weights_1_load_2462_read, i32 %image_load_2462

]]></Node>
<StgValue><ssdm name="mul_4_4_3_2"/></StgValue>
</operation>

<operation id="6667" st_id="235" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4082" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3059 %mul_4_4_3_3 = fmul i32 %conv2_weights_1_load_2463_read, i32 %image_load_2463

]]></Node>
<StgValue><ssdm name="mul_4_4_3_3"/></StgValue>
</operation>

<operation id="6668" st_id="235" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4085" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3062 %mul_4_4_3_4 = fmul i32 %conv2_weights_1_load_2464_read, i32 %image_load_2464

]]></Node>
<StgValue><ssdm name="mul_4_4_3_4"/></StgValue>
</operation>

<operation id="6669" st_id="235" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4088" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3065 %mul_4_4_3_5 = fmul i32 %conv2_weights_1_load_2465_read, i32 %image_load_2465

]]></Node>
<StgValue><ssdm name="mul_4_4_3_5"/></StgValue>
</operation>

<operation id="6670" st_id="235" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4090" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:3067 %image_load_2466 = load i12 %image_addr_2466

]]></Node>
<StgValue><ssdm name="image_load_2466"/></StgValue>
</operation>

<operation id="6671" st_id="235" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4093" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:3070 %image_load_2467 = load i12 %image_addr_2467

]]></Node>
<StgValue><ssdm name="image_load_2467"/></StgValue>
</operation>

<operation id="6672" st_id="235" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4096" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:3073 %image_load_2468 = load i12 %image_addr_2468

]]></Node>
<StgValue><ssdm name="image_load_2468"/></StgValue>
</operation>

<operation id="6673" st_id="235" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4099" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:3076 %image_load_2469 = load i12 %image_addr_2469

]]></Node>
<StgValue><ssdm name="image_load_2469"/></StgValue>
</operation>
</state>

<state id="236" st_id="237">

<operation id="6674" st_id="236" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2221" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1198 %add40_4_2829_16 = fadd i32 %add40_4_2829_15, i32 %mul_4_2828_16

]]></Node>
<StgValue><ssdm name="add40_4_2829_16"/></StgValue>
</operation>

<operation id="6675" st_id="236" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2520" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1497 %add_ln59_2179 = add i12 %add_ln59_2172, i12 10

]]></Node>
<StgValue><ssdm name="add_ln59_2179"/></StgValue>
</operation>

<operation id="6676" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2521" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1498 %zext_ln59_3028 = zext i12 %add_ln59_2179

]]></Node>
<StgValue><ssdm name="zext_ln59_3028"/></StgValue>
</operation>

<operation id="6677" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2522" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1499 %image_addr_2470 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_3028

]]></Node>
<StgValue><ssdm name="image_addr_2470"/></StgValue>
</operation>

<operation id="6678" st_id="236" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2523" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1500 %add_ln59_2180 = add i12 %add_ln59_2172, i12 11

]]></Node>
<StgValue><ssdm name="add_ln59_2180"/></StgValue>
</operation>

<operation id="6679" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2524" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1501 %zext_ln59_3029 = zext i12 %add_ln59_2180

]]></Node>
<StgValue><ssdm name="zext_ln59_3029"/></StgValue>
</operation>

<operation id="6680" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2525" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1502 %image_addr_2471 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_3029

]]></Node>
<StgValue><ssdm name="image_addr_2471"/></StgValue>
</operation>

<operation id="6681" st_id="236" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4079" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3056 %mul_4_4_3_2 = fmul i32 %conv2_weights_1_load_2462_read, i32 %image_load_2462

]]></Node>
<StgValue><ssdm name="mul_4_4_3_2"/></StgValue>
</operation>

<operation id="6682" st_id="236" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4082" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3059 %mul_4_4_3_3 = fmul i32 %conv2_weights_1_load_2463_read, i32 %image_load_2463

]]></Node>
<StgValue><ssdm name="mul_4_4_3_3"/></StgValue>
</operation>

<operation id="6683" st_id="236" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4085" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3062 %mul_4_4_3_4 = fmul i32 %conv2_weights_1_load_2464_read, i32 %image_load_2464

]]></Node>
<StgValue><ssdm name="mul_4_4_3_4"/></StgValue>
</operation>

<operation id="6684" st_id="236" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4088" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3065 %mul_4_4_3_5 = fmul i32 %conv2_weights_1_load_2465_read, i32 %image_load_2465

]]></Node>
<StgValue><ssdm name="mul_4_4_3_5"/></StgValue>
</operation>

<operation id="6685" st_id="236" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4091" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3068 %mul_4_4_3_6 = fmul i32 %conv2_weights_1_load_2466_read, i32 %image_load_2466

]]></Node>
<StgValue><ssdm name="mul_4_4_3_6"/></StgValue>
</operation>

<operation id="6686" st_id="236" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4094" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3071 %mul_4_4_3_7 = fmul i32 %conv2_weights_1_load_2467_read, i32 %image_load_2467

]]></Node>
<StgValue><ssdm name="mul_4_4_3_7"/></StgValue>
</operation>

<operation id="6687" st_id="236" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4096" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:3073 %image_load_2468 = load i12 %image_addr_2468

]]></Node>
<StgValue><ssdm name="image_load_2468"/></StgValue>
</operation>

<operation id="6688" st_id="236" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4099" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:3076 %image_load_2469 = load i12 %image_addr_2469

]]></Node>
<StgValue><ssdm name="image_load_2469"/></StgValue>
</operation>

<operation id="6689" st_id="236" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4102" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:3079 %image_load_2470 = load i12 %image_addr_2470

]]></Node>
<StgValue><ssdm name="image_load_2470"/></StgValue>
</operation>

<operation id="6690" st_id="236" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4105" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:3082 %image_load_2471 = load i12 %image_addr_2471

]]></Node>
<StgValue><ssdm name="image_load_2471"/></StgValue>
</operation>
</state>

<state id="237" st_id="238">

<operation id="6691" st_id="237" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2221" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1198 %add40_4_2829_16 = fadd i32 %add40_4_2829_15, i32 %mul_4_2828_16

]]></Node>
<StgValue><ssdm name="add40_4_2829_16"/></StgValue>
</operation>

<operation id="6692" st_id="237" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2526" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1503 %add_ln59_2181 = add i12 %add_ln59_2172, i12 12

]]></Node>
<StgValue><ssdm name="add_ln59_2181"/></StgValue>
</operation>

<operation id="6693" st_id="237" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2527" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1504 %zext_ln59_3030 = zext i12 %add_ln59_2181

]]></Node>
<StgValue><ssdm name="zext_ln59_3030"/></StgValue>
</operation>

<operation id="6694" st_id="237" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2528" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1505 %image_addr_2472 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_3030

]]></Node>
<StgValue><ssdm name="image_addr_2472"/></StgValue>
</operation>

<operation id="6695" st_id="237" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2529" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1506 %add_ln59_2182 = add i12 %add_ln59_2172, i12 13

]]></Node>
<StgValue><ssdm name="add_ln59_2182"/></StgValue>
</operation>

<operation id="6696" st_id="237" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2530" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1507 %zext_ln59_3031 = zext i12 %add_ln59_2182

]]></Node>
<StgValue><ssdm name="zext_ln59_3031"/></StgValue>
</operation>

<operation id="6697" st_id="237" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2531" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1508 %image_addr_2473 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_3031

]]></Node>
<StgValue><ssdm name="image_addr_2473"/></StgValue>
</operation>

<operation id="6698" st_id="237" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4085" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3062 %mul_4_4_3_4 = fmul i32 %conv2_weights_1_load_2464_read, i32 %image_load_2464

]]></Node>
<StgValue><ssdm name="mul_4_4_3_4"/></StgValue>
</operation>

<operation id="6699" st_id="237" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4088" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3065 %mul_4_4_3_5 = fmul i32 %conv2_weights_1_load_2465_read, i32 %image_load_2465

]]></Node>
<StgValue><ssdm name="mul_4_4_3_5"/></StgValue>
</operation>

<operation id="6700" st_id="237" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4091" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3068 %mul_4_4_3_6 = fmul i32 %conv2_weights_1_load_2466_read, i32 %image_load_2466

]]></Node>
<StgValue><ssdm name="mul_4_4_3_6"/></StgValue>
</operation>

<operation id="6701" st_id="237" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4094" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3071 %mul_4_4_3_7 = fmul i32 %conv2_weights_1_load_2467_read, i32 %image_load_2467

]]></Node>
<StgValue><ssdm name="mul_4_4_3_7"/></StgValue>
</operation>

<operation id="6702" st_id="237" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4097" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3074 %mul_4_4_3_8 = fmul i32 %conv2_weights_1_load_2468_read, i32 %image_load_2468

]]></Node>
<StgValue><ssdm name="mul_4_4_3_8"/></StgValue>
</operation>

<operation id="6703" st_id="237" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3077 %mul_4_4_3_9 = fmul i32 %conv2_weights_1_load_2469_read, i32 %image_load_2469

]]></Node>
<StgValue><ssdm name="mul_4_4_3_9"/></StgValue>
</operation>

<operation id="6704" st_id="237" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4102" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:3079 %image_load_2470 = load i12 %image_addr_2470

]]></Node>
<StgValue><ssdm name="image_load_2470"/></StgValue>
</operation>

<operation id="6705" st_id="237" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4105" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:3082 %image_load_2471 = load i12 %image_addr_2471

]]></Node>
<StgValue><ssdm name="image_load_2471"/></StgValue>
</operation>

<operation id="6706" st_id="237" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4108" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:3085 %image_load_2472 = load i12 %image_addr_2472

]]></Node>
<StgValue><ssdm name="image_load_2472"/></StgValue>
</operation>

<operation id="6707" st_id="237" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4111" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:3088 %image_load_2473 = load i12 %image_addr_2473

]]></Node>
<StgValue><ssdm name="image_load_2473"/></StgValue>
</operation>
</state>

<state id="238" st_id="239">

<operation id="6708" st_id="238" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1201 %add40_4_2829_17 = fadd i32 %add40_4_2829_16, i32 %mul_4_2828_17

]]></Node>
<StgValue><ssdm name="add40_4_2829_17"/></StgValue>
</operation>

<operation id="6709" st_id="238" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2532" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1509 %add_ln59_2183 = add i12 %add_ln59_2172, i12 14

]]></Node>
<StgValue><ssdm name="add_ln59_2183"/></StgValue>
</operation>

<operation id="6710" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2533" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1510 %zext_ln59_3032 = zext i12 %add_ln59_2183

]]></Node>
<StgValue><ssdm name="zext_ln59_3032"/></StgValue>
</operation>

<operation id="6711" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2534" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1511 %image_addr_2474 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_3032

]]></Node>
<StgValue><ssdm name="image_addr_2474"/></StgValue>
</operation>

<operation id="6712" st_id="238" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2535" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1512 %add_ln59_2184 = add i12 %add_ln59_2172, i12 15

]]></Node>
<StgValue><ssdm name="add_ln59_2184"/></StgValue>
</operation>

<operation id="6713" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2536" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1513 %zext_ln59_3033 = zext i12 %add_ln59_2184

]]></Node>
<StgValue><ssdm name="zext_ln59_3033"/></StgValue>
</operation>

<operation id="6714" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2537" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1514 %image_addr_2475 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_3033

]]></Node>
<StgValue><ssdm name="image_addr_2475"/></StgValue>
</operation>

<operation id="6715" st_id="238" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4091" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3068 %mul_4_4_3_6 = fmul i32 %conv2_weights_1_load_2466_read, i32 %image_load_2466

]]></Node>
<StgValue><ssdm name="mul_4_4_3_6"/></StgValue>
</operation>

<operation id="6716" st_id="238" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4094" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3071 %mul_4_4_3_7 = fmul i32 %conv2_weights_1_load_2467_read, i32 %image_load_2467

]]></Node>
<StgValue><ssdm name="mul_4_4_3_7"/></StgValue>
</operation>

<operation id="6717" st_id="238" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4097" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3074 %mul_4_4_3_8 = fmul i32 %conv2_weights_1_load_2468_read, i32 %image_load_2468

]]></Node>
<StgValue><ssdm name="mul_4_4_3_8"/></StgValue>
</operation>

<operation id="6718" st_id="238" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3077 %mul_4_4_3_9 = fmul i32 %conv2_weights_1_load_2469_read, i32 %image_load_2469

]]></Node>
<StgValue><ssdm name="mul_4_4_3_9"/></StgValue>
</operation>

<operation id="6719" st_id="238" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3080 %mul_4_4_3_s = fmul i32 %conv2_weights_1_load_2470_read, i32 %image_load_2470

]]></Node>
<StgValue><ssdm name="mul_4_4_3_s"/></StgValue>
</operation>

<operation id="6720" st_id="238" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3083 %mul_4_4_3_10 = fmul i32 %conv2_weights_1_load_2471_read, i32 %image_load_2471

]]></Node>
<StgValue><ssdm name="mul_4_4_3_10"/></StgValue>
</operation>

<operation id="6721" st_id="238" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4108" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:3085 %image_load_2472 = load i12 %image_addr_2472

]]></Node>
<StgValue><ssdm name="image_load_2472"/></StgValue>
</operation>

<operation id="6722" st_id="238" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4111" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:3088 %image_load_2473 = load i12 %image_addr_2473

]]></Node>
<StgValue><ssdm name="image_load_2473"/></StgValue>
</operation>

<operation id="6723" st_id="238" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4114" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:3091 %image_load_2474 = load i12 %image_addr_2474

]]></Node>
<StgValue><ssdm name="image_load_2474"/></StgValue>
</operation>

<operation id="6724" st_id="238" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4117" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:3094 %image_load_2475 = load i12 %image_addr_2475

]]></Node>
<StgValue><ssdm name="image_load_2475"/></StgValue>
</operation>
</state>

<state id="239" st_id="240">

<operation id="6725" st_id="239" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1201 %add40_4_2829_17 = fadd i32 %add40_4_2829_16, i32 %mul_4_2828_17

]]></Node>
<StgValue><ssdm name="add40_4_2829_17"/></StgValue>
</operation>

<operation id="6726" st_id="239" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2538" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1515 %add_ln59_2185 = add i12 %add_ln59_2172, i12 16

]]></Node>
<StgValue><ssdm name="add_ln59_2185"/></StgValue>
</operation>

<operation id="6727" st_id="239" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2539" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1516 %zext_ln59_3034 = zext i12 %add_ln59_2185

]]></Node>
<StgValue><ssdm name="zext_ln59_3034"/></StgValue>
</operation>

<operation id="6728" st_id="239" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2540" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1517 %image_addr_2476 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_3034

]]></Node>
<StgValue><ssdm name="image_addr_2476"/></StgValue>
</operation>

<operation id="6729" st_id="239" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2541" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1518 %add_ln59_2186 = add i12 %add_ln59_2172, i12 17

]]></Node>
<StgValue><ssdm name="add_ln59_2186"/></StgValue>
</operation>

<operation id="6730" st_id="239" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2542" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1519 %zext_ln59_3035 = zext i12 %add_ln59_2186

]]></Node>
<StgValue><ssdm name="zext_ln59_3035"/></StgValue>
</operation>

<operation id="6731" st_id="239" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2543" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1520 %image_addr_2477 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_3035

]]></Node>
<StgValue><ssdm name="image_addr_2477"/></StgValue>
</operation>

<operation id="6732" st_id="239" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4097" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3074 %mul_4_4_3_8 = fmul i32 %conv2_weights_1_load_2468_read, i32 %image_load_2468

]]></Node>
<StgValue><ssdm name="mul_4_4_3_8"/></StgValue>
</operation>

<operation id="6733" st_id="239" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3077 %mul_4_4_3_9 = fmul i32 %conv2_weights_1_load_2469_read, i32 %image_load_2469

]]></Node>
<StgValue><ssdm name="mul_4_4_3_9"/></StgValue>
</operation>

<operation id="6734" st_id="239" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3080 %mul_4_4_3_s = fmul i32 %conv2_weights_1_load_2470_read, i32 %image_load_2470

]]></Node>
<StgValue><ssdm name="mul_4_4_3_s"/></StgValue>
</operation>

<operation id="6735" st_id="239" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3083 %mul_4_4_3_10 = fmul i32 %conv2_weights_1_load_2471_read, i32 %image_load_2471

]]></Node>
<StgValue><ssdm name="mul_4_4_3_10"/></StgValue>
</operation>

<operation id="6736" st_id="239" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3086 %mul_4_4_3_11 = fmul i32 %conv2_weights_1_load_2472_read, i32 %image_load_2472

]]></Node>
<StgValue><ssdm name="mul_4_4_3_11"/></StgValue>
</operation>

<operation id="6737" st_id="239" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3089 %mul_4_4_3_12 = fmul i32 %conv2_weights_1_load_2473_read, i32 %image_load_2473

]]></Node>
<StgValue><ssdm name="mul_4_4_3_12"/></StgValue>
</operation>

<operation id="6738" st_id="239" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4114" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:3091 %image_load_2474 = load i12 %image_addr_2474

]]></Node>
<StgValue><ssdm name="image_load_2474"/></StgValue>
</operation>

<operation id="6739" st_id="239" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4117" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:3094 %image_load_2475 = load i12 %image_addr_2475

]]></Node>
<StgValue><ssdm name="image_load_2475"/></StgValue>
</operation>

<operation id="6740" st_id="239" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4120" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:3097 %image_load_2476 = load i12 %image_addr_2476

]]></Node>
<StgValue><ssdm name="image_load_2476"/></StgValue>
</operation>

<operation id="6741" st_id="239" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4123" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:3100 %image_load_2477 = load i12 %image_addr_2477

]]></Node>
<StgValue><ssdm name="image_load_2477"/></StgValue>
</operation>
</state>

<state id="240" st_id="241">

<operation id="6742" st_id="240" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1201 %add40_4_2829_17 = fadd i32 %add40_4_2829_16, i32 %mul_4_2828_17

]]></Node>
<StgValue><ssdm name="add40_4_2829_17"/></StgValue>
</operation>

<operation id="6743" st_id="240" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2544" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1521 %add_ln59_2187 = add i12 %add_ln59_2172, i12 18

]]></Node>
<StgValue><ssdm name="add_ln59_2187"/></StgValue>
</operation>

<operation id="6744" st_id="240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2545" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1522 %zext_ln59_3036 = zext i12 %add_ln59_2187

]]></Node>
<StgValue><ssdm name="zext_ln59_3036"/></StgValue>
</operation>

<operation id="6745" st_id="240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2546" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1523 %image_addr_2478 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_3036

]]></Node>
<StgValue><ssdm name="image_addr_2478"/></StgValue>
</operation>

<operation id="6746" st_id="240" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2547" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1524 %add_ln59_2188 = add i12 %add_ln59_2172, i12 19

]]></Node>
<StgValue><ssdm name="add_ln59_2188"/></StgValue>
</operation>

<operation id="6747" st_id="240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2548" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1525 %zext_ln59_3037 = zext i12 %add_ln59_2188

]]></Node>
<StgValue><ssdm name="zext_ln59_3037"/></StgValue>
</operation>

<operation id="6748" st_id="240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2549" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1526 %image_addr_2479 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_3037

]]></Node>
<StgValue><ssdm name="image_addr_2479"/></StgValue>
</operation>

<operation id="6749" st_id="240" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3080 %mul_4_4_3_s = fmul i32 %conv2_weights_1_load_2470_read, i32 %image_load_2470

]]></Node>
<StgValue><ssdm name="mul_4_4_3_s"/></StgValue>
</operation>

<operation id="6750" st_id="240" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3083 %mul_4_4_3_10 = fmul i32 %conv2_weights_1_load_2471_read, i32 %image_load_2471

]]></Node>
<StgValue><ssdm name="mul_4_4_3_10"/></StgValue>
</operation>

<operation id="6751" st_id="240" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3086 %mul_4_4_3_11 = fmul i32 %conv2_weights_1_load_2472_read, i32 %image_load_2472

]]></Node>
<StgValue><ssdm name="mul_4_4_3_11"/></StgValue>
</operation>

<operation id="6752" st_id="240" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3089 %mul_4_4_3_12 = fmul i32 %conv2_weights_1_load_2473_read, i32 %image_load_2473

]]></Node>
<StgValue><ssdm name="mul_4_4_3_12"/></StgValue>
</operation>

<operation id="6753" st_id="240" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3092 %mul_4_4_3_13 = fmul i32 %conv2_weights_1_load_2474_read, i32 %image_load_2474

]]></Node>
<StgValue><ssdm name="mul_4_4_3_13"/></StgValue>
</operation>

<operation id="6754" st_id="240" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3095 %mul_4_4_3_14 = fmul i32 %conv2_weights_1_load_2475_read, i32 %image_load_2475

]]></Node>
<StgValue><ssdm name="mul_4_4_3_14"/></StgValue>
</operation>

<operation id="6755" st_id="240" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4120" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:3097 %image_load_2476 = load i12 %image_addr_2476

]]></Node>
<StgValue><ssdm name="image_load_2476"/></StgValue>
</operation>

<operation id="6756" st_id="240" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4123" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:3100 %image_load_2477 = load i12 %image_addr_2477

]]></Node>
<StgValue><ssdm name="image_load_2477"/></StgValue>
</operation>

<operation id="6757" st_id="240" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4126" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:3103 %image_load_2478 = load i12 %image_addr_2478

]]></Node>
<StgValue><ssdm name="image_load_2478"/></StgValue>
</operation>

<operation id="6758" st_id="240" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4129" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:3106 %image_load_2479 = load i12 %image_addr_2479

]]></Node>
<StgValue><ssdm name="image_load_2479"/></StgValue>
</operation>
</state>

<state id="241" st_id="242">

<operation id="6759" st_id="241" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1201 %add40_4_2829_17 = fadd i32 %add40_4_2829_16, i32 %mul_4_2828_17

]]></Node>
<StgValue><ssdm name="add40_4_2829_17"/></StgValue>
</operation>

<operation id="6760" st_id="241" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2873" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1850 %zext_ln59_3119 = zext i12 %add_ln59_2261

]]></Node>
<StgValue><ssdm name="zext_ln59_3119"/></StgValue>
</operation>

<operation id="6761" st_id="241" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2874" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1851 %image_addr_2480 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_3119

]]></Node>
<StgValue><ssdm name="image_addr_2480"/></StgValue>
</operation>

<operation id="6762" st_id="241" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2875" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1852 %or_ln59_371 = or i12 %add_ln59_2261, i12 1

]]></Node>
<StgValue><ssdm name="or_ln59_371"/></StgValue>
</operation>

<operation id="6763" st_id="241" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2876" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1853 %zext_ln59_3120 = zext i12 %or_ln59_371

]]></Node>
<StgValue><ssdm name="zext_ln59_3120"/></StgValue>
</operation>

<operation id="6764" st_id="241" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2877" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1854 %image_addr_2481 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_3120

]]></Node>
<StgValue><ssdm name="image_addr_2481"/></StgValue>
</operation>

<operation id="6765" st_id="241" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3086 %mul_4_4_3_11 = fmul i32 %conv2_weights_1_load_2472_read, i32 %image_load_2472

]]></Node>
<StgValue><ssdm name="mul_4_4_3_11"/></StgValue>
</operation>

<operation id="6766" st_id="241" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3089 %mul_4_4_3_12 = fmul i32 %conv2_weights_1_load_2473_read, i32 %image_load_2473

]]></Node>
<StgValue><ssdm name="mul_4_4_3_12"/></StgValue>
</operation>

<operation id="6767" st_id="241" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3092 %mul_4_4_3_13 = fmul i32 %conv2_weights_1_load_2474_read, i32 %image_load_2474

]]></Node>
<StgValue><ssdm name="mul_4_4_3_13"/></StgValue>
</operation>

<operation id="6768" st_id="241" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3095 %mul_4_4_3_14 = fmul i32 %conv2_weights_1_load_2475_read, i32 %image_load_2475

]]></Node>
<StgValue><ssdm name="mul_4_4_3_14"/></StgValue>
</operation>

<operation id="6769" st_id="241" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3098 %mul_4_4_3_15 = fmul i32 %conv2_weights_1_load_2476_read, i32 %image_load_2476

]]></Node>
<StgValue><ssdm name="mul_4_4_3_15"/></StgValue>
</operation>

<operation id="6770" st_id="241" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3101 %mul_4_4_3_16 = fmul i32 %conv2_weights_1_load_2477_read, i32 %image_load_2477

]]></Node>
<StgValue><ssdm name="mul_4_4_3_16"/></StgValue>
</operation>

<operation id="6771" st_id="241" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4126" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:3103 %image_load_2478 = load i12 %image_addr_2478

]]></Node>
<StgValue><ssdm name="image_load_2478"/></StgValue>
</operation>

<operation id="6772" st_id="241" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4129" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:3106 %image_load_2479 = load i12 %image_addr_2479

]]></Node>
<StgValue><ssdm name="image_load_2479"/></StgValue>
</operation>

<operation id="6773" st_id="241" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4132" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:3109 %image_load_2480 = load i12 %image_addr_2480

]]></Node>
<StgValue><ssdm name="image_load_2480"/></StgValue>
</operation>

<operation id="6774" st_id="241" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4135" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:3112 %image_load_2481 = load i12 %image_addr_2481

]]></Node>
<StgValue><ssdm name="image_load_2481"/></StgValue>
</operation>
</state>

<state id="242" st_id="243">

<operation id="6775" st_id="242" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1204 %add40_4_2829_18 = fadd i32 %add40_4_2829_17, i32 %mul_4_2828_18

]]></Node>
<StgValue><ssdm name="add40_4_2829_18"/></StgValue>
</operation>

<operation id="6776" st_id="242" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2878" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1855 %or_ln59_372 = or i12 %add_ln59_2261, i12 2

]]></Node>
<StgValue><ssdm name="or_ln59_372"/></StgValue>
</operation>

<operation id="6777" st_id="242" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2879" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1856 %zext_ln59_3121 = zext i12 %or_ln59_372

]]></Node>
<StgValue><ssdm name="zext_ln59_3121"/></StgValue>
</operation>

<operation id="6778" st_id="242" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2880" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1857 %image_addr_2482 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_3121

]]></Node>
<StgValue><ssdm name="image_addr_2482"/></StgValue>
</operation>

<operation id="6779" st_id="242" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2881" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1858 %or_ln59_373 = or i12 %add_ln59_2261, i12 3

]]></Node>
<StgValue><ssdm name="or_ln59_373"/></StgValue>
</operation>

<operation id="6780" st_id="242" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2882" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1859 %zext_ln59_3122 = zext i12 %or_ln59_373

]]></Node>
<StgValue><ssdm name="zext_ln59_3122"/></StgValue>
</operation>

<operation id="6781" st_id="242" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2883" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1860 %image_addr_2483 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_3122

]]></Node>
<StgValue><ssdm name="image_addr_2483"/></StgValue>
</operation>

<operation id="6782" st_id="242" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3092 %mul_4_4_3_13 = fmul i32 %conv2_weights_1_load_2474_read, i32 %image_load_2474

]]></Node>
<StgValue><ssdm name="mul_4_4_3_13"/></StgValue>
</operation>

<operation id="6783" st_id="242" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3095 %mul_4_4_3_14 = fmul i32 %conv2_weights_1_load_2475_read, i32 %image_load_2475

]]></Node>
<StgValue><ssdm name="mul_4_4_3_14"/></StgValue>
</operation>

<operation id="6784" st_id="242" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3098 %mul_4_4_3_15 = fmul i32 %conv2_weights_1_load_2476_read, i32 %image_load_2476

]]></Node>
<StgValue><ssdm name="mul_4_4_3_15"/></StgValue>
</operation>

<operation id="6785" st_id="242" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3101 %mul_4_4_3_16 = fmul i32 %conv2_weights_1_load_2477_read, i32 %image_load_2477

]]></Node>
<StgValue><ssdm name="mul_4_4_3_16"/></StgValue>
</operation>

<operation id="6786" st_id="242" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3104 %mul_4_4_3_17 = fmul i32 %conv2_weights_1_load_2478_read, i32 %image_load_2478

]]></Node>
<StgValue><ssdm name="mul_4_4_3_17"/></StgValue>
</operation>

<operation id="6787" st_id="242" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3107 %mul_4_4_3_18 = fmul i32 %conv2_weights_1_load_2479_read, i32 %image_load_2479

]]></Node>
<StgValue><ssdm name="mul_4_4_3_18"/></StgValue>
</operation>

<operation id="6788" st_id="242" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4132" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:3109 %image_load_2480 = load i12 %image_addr_2480

]]></Node>
<StgValue><ssdm name="image_load_2480"/></StgValue>
</operation>

<operation id="6789" st_id="242" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4135" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:3112 %image_load_2481 = load i12 %image_addr_2481

]]></Node>
<StgValue><ssdm name="image_load_2481"/></StgValue>
</operation>

<operation id="6790" st_id="242" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4138" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:3115 %image_load_2482 = load i12 %image_addr_2482

]]></Node>
<StgValue><ssdm name="image_load_2482"/></StgValue>
</operation>

<operation id="6791" st_id="242" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4141" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:3118 %image_load_2483 = load i12 %image_addr_2483

]]></Node>
<StgValue><ssdm name="image_load_2483"/></StgValue>
</operation>
</state>

<state id="243" st_id="244">

<operation id="6792" st_id="243" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1204 %add40_4_2829_18 = fadd i32 %add40_4_2829_17, i32 %mul_4_2828_18

]]></Node>
<StgValue><ssdm name="add40_4_2829_18"/></StgValue>
</operation>

<operation id="6793" st_id="243" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2884" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1861 %add_ln59_2262 = add i12 %add_ln59_2261, i12 4

]]></Node>
<StgValue><ssdm name="add_ln59_2262"/></StgValue>
</operation>

<operation id="6794" st_id="243" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2885" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1862 %zext_ln59_3123 = zext i12 %add_ln59_2262

]]></Node>
<StgValue><ssdm name="zext_ln59_3123"/></StgValue>
</operation>

<operation id="6795" st_id="243" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2886" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1863 %image_addr_2484 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_3123

]]></Node>
<StgValue><ssdm name="image_addr_2484"/></StgValue>
</operation>

<operation id="6796" st_id="243" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2887" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1864 %add_ln59_2263 = add i12 %add_ln59_2261, i12 5

]]></Node>
<StgValue><ssdm name="add_ln59_2263"/></StgValue>
</operation>

<operation id="6797" st_id="243" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2888" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1865 %zext_ln59_3124 = zext i12 %add_ln59_2263

]]></Node>
<StgValue><ssdm name="zext_ln59_3124"/></StgValue>
</operation>

<operation id="6798" st_id="243" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2889" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1866 %image_addr_2485 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_3124

]]></Node>
<StgValue><ssdm name="image_addr_2485"/></StgValue>
</operation>

<operation id="6799" st_id="243" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3098 %mul_4_4_3_15 = fmul i32 %conv2_weights_1_load_2476_read, i32 %image_load_2476

]]></Node>
<StgValue><ssdm name="mul_4_4_3_15"/></StgValue>
</operation>

<operation id="6800" st_id="243" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3101 %mul_4_4_3_16 = fmul i32 %conv2_weights_1_load_2477_read, i32 %image_load_2477

]]></Node>
<StgValue><ssdm name="mul_4_4_3_16"/></StgValue>
</operation>

<operation id="6801" st_id="243" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3104 %mul_4_4_3_17 = fmul i32 %conv2_weights_1_load_2478_read, i32 %image_load_2478

]]></Node>
<StgValue><ssdm name="mul_4_4_3_17"/></StgValue>
</operation>

<operation id="6802" st_id="243" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3107 %mul_4_4_3_18 = fmul i32 %conv2_weights_1_load_2479_read, i32 %image_load_2479

]]></Node>
<StgValue><ssdm name="mul_4_4_3_18"/></StgValue>
</operation>

<operation id="6803" st_id="243" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3110 %mul_4_4_4 = fmul i32 %conv2_weights_1_load_2480_read, i32 %image_load_2480

]]></Node>
<StgValue><ssdm name="mul_4_4_4"/></StgValue>
</operation>

<operation id="6804" st_id="243" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3113 %mul_4_4_4_1 = fmul i32 %conv2_weights_1_load_2481_read, i32 %image_load_2481

]]></Node>
<StgValue><ssdm name="mul_4_4_4_1"/></StgValue>
</operation>

<operation id="6805" st_id="243" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4138" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:3115 %image_load_2482 = load i12 %image_addr_2482

]]></Node>
<StgValue><ssdm name="image_load_2482"/></StgValue>
</operation>

<operation id="6806" st_id="243" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4141" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:3118 %image_load_2483 = load i12 %image_addr_2483

]]></Node>
<StgValue><ssdm name="image_load_2483"/></StgValue>
</operation>

<operation id="6807" st_id="243" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4144" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:3121 %image_load_2484 = load i12 %image_addr_2484

]]></Node>
<StgValue><ssdm name="image_load_2484"/></StgValue>
</operation>

<operation id="6808" st_id="243" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4147" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:3124 %image_load_2485 = load i12 %image_addr_2485

]]></Node>
<StgValue><ssdm name="image_load_2485"/></StgValue>
</operation>
</state>

<state id="244" st_id="245">

<operation id="6809" st_id="244" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1204 %add40_4_2829_18 = fadd i32 %add40_4_2829_17, i32 %mul_4_2828_18

]]></Node>
<StgValue><ssdm name="add40_4_2829_18"/></StgValue>
</operation>

<operation id="6810" st_id="244" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2890" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1867 %add_ln59_2264 = add i12 %add_ln59_2261, i12 6

]]></Node>
<StgValue><ssdm name="add_ln59_2264"/></StgValue>
</operation>

<operation id="6811" st_id="244" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2891" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1868 %zext_ln59_3125 = zext i12 %add_ln59_2264

]]></Node>
<StgValue><ssdm name="zext_ln59_3125"/></StgValue>
</operation>

<operation id="6812" st_id="244" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2892" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1869 %image_addr_2486 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_3125

]]></Node>
<StgValue><ssdm name="image_addr_2486"/></StgValue>
</operation>

<operation id="6813" st_id="244" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2893" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1870 %add_ln59_2265 = add i12 %add_ln59_2261, i12 7

]]></Node>
<StgValue><ssdm name="add_ln59_2265"/></StgValue>
</operation>

<operation id="6814" st_id="244" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2894" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1871 %zext_ln59_3126 = zext i12 %add_ln59_2265

]]></Node>
<StgValue><ssdm name="zext_ln59_3126"/></StgValue>
</operation>

<operation id="6815" st_id="244" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2895" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1872 %image_addr_2487 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_3126

]]></Node>
<StgValue><ssdm name="image_addr_2487"/></StgValue>
</operation>

<operation id="6816" st_id="244" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3104 %mul_4_4_3_17 = fmul i32 %conv2_weights_1_load_2478_read, i32 %image_load_2478

]]></Node>
<StgValue><ssdm name="mul_4_4_3_17"/></StgValue>
</operation>

<operation id="6817" st_id="244" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3107 %mul_4_4_3_18 = fmul i32 %conv2_weights_1_load_2479_read, i32 %image_load_2479

]]></Node>
<StgValue><ssdm name="mul_4_4_3_18"/></StgValue>
</operation>

<operation id="6818" st_id="244" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3110 %mul_4_4_4 = fmul i32 %conv2_weights_1_load_2480_read, i32 %image_load_2480

]]></Node>
<StgValue><ssdm name="mul_4_4_4"/></StgValue>
</operation>

<operation id="6819" st_id="244" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3113 %mul_4_4_4_1 = fmul i32 %conv2_weights_1_load_2481_read, i32 %image_load_2481

]]></Node>
<StgValue><ssdm name="mul_4_4_4_1"/></StgValue>
</operation>

<operation id="6820" st_id="244" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3116 %mul_4_4_4_2 = fmul i32 %conv2_weights_1_load_2482_read, i32 %image_load_2482

]]></Node>
<StgValue><ssdm name="mul_4_4_4_2"/></StgValue>
</operation>

<operation id="6821" st_id="244" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3119 %mul_4_4_4_3 = fmul i32 %conv2_weights_1_load_2483_read, i32 %image_load_2483

]]></Node>
<StgValue><ssdm name="mul_4_4_4_3"/></StgValue>
</operation>

<operation id="6822" st_id="244" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4144" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:3121 %image_load_2484 = load i12 %image_addr_2484

]]></Node>
<StgValue><ssdm name="image_load_2484"/></StgValue>
</operation>

<operation id="6823" st_id="244" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4147" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:3124 %image_load_2485 = load i12 %image_addr_2485

]]></Node>
<StgValue><ssdm name="image_load_2485"/></StgValue>
</operation>

<operation id="6824" st_id="244" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4150" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:3127 %image_load_2486 = load i12 %image_addr_2486

]]></Node>
<StgValue><ssdm name="image_load_2486"/></StgValue>
</operation>

<operation id="6825" st_id="244" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4153" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:3130 %image_load_2487 = load i12 %image_addr_2487

]]></Node>
<StgValue><ssdm name="image_load_2487"/></StgValue>
</operation>
</state>

<state id="245" st_id="246">

<operation id="6826" st_id="245" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1204 %add40_4_2829_18 = fadd i32 %add40_4_2829_17, i32 %mul_4_2828_18

]]></Node>
<StgValue><ssdm name="add40_4_2829_18"/></StgValue>
</operation>

<operation id="6827" st_id="245" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2896" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1873 %add_ln59_2266 = add i12 %add_ln59_2261, i12 8

]]></Node>
<StgValue><ssdm name="add_ln59_2266"/></StgValue>
</operation>

<operation id="6828" st_id="245" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2897" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1874 %zext_ln59_3127 = zext i12 %add_ln59_2266

]]></Node>
<StgValue><ssdm name="zext_ln59_3127"/></StgValue>
</operation>

<operation id="6829" st_id="245" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2898" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1875 %image_addr_2488 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_3127

]]></Node>
<StgValue><ssdm name="image_addr_2488"/></StgValue>
</operation>

<operation id="6830" st_id="245" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2899" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1876 %add_ln59_2267 = add i12 %add_ln59_2261, i12 9

]]></Node>
<StgValue><ssdm name="add_ln59_2267"/></StgValue>
</operation>

<operation id="6831" st_id="245" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2900" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1877 %zext_ln59_3128 = zext i12 %add_ln59_2267

]]></Node>
<StgValue><ssdm name="zext_ln59_3128"/></StgValue>
</operation>

<operation id="6832" st_id="245" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2901" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1878 %image_addr_2489 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_3128

]]></Node>
<StgValue><ssdm name="image_addr_2489"/></StgValue>
</operation>

<operation id="6833" st_id="245" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3110 %mul_4_4_4 = fmul i32 %conv2_weights_1_load_2480_read, i32 %image_load_2480

]]></Node>
<StgValue><ssdm name="mul_4_4_4"/></StgValue>
</operation>

<operation id="6834" st_id="245" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3113 %mul_4_4_4_1 = fmul i32 %conv2_weights_1_load_2481_read, i32 %image_load_2481

]]></Node>
<StgValue><ssdm name="mul_4_4_4_1"/></StgValue>
</operation>

<operation id="6835" st_id="245" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3116 %mul_4_4_4_2 = fmul i32 %conv2_weights_1_load_2482_read, i32 %image_load_2482

]]></Node>
<StgValue><ssdm name="mul_4_4_4_2"/></StgValue>
</operation>

<operation id="6836" st_id="245" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3119 %mul_4_4_4_3 = fmul i32 %conv2_weights_1_load_2483_read, i32 %image_load_2483

]]></Node>
<StgValue><ssdm name="mul_4_4_4_3"/></StgValue>
</operation>

<operation id="6837" st_id="245" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3122 %mul_4_4_4_4 = fmul i32 %conv2_weights_1_load_2484_read, i32 %image_load_2484

]]></Node>
<StgValue><ssdm name="mul_4_4_4_4"/></StgValue>
</operation>

<operation id="6838" st_id="245" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3125 %mul_4_4_4_5 = fmul i32 %conv2_weights_1_load_2485_read, i32 %image_load_2485

]]></Node>
<StgValue><ssdm name="mul_4_4_4_5"/></StgValue>
</operation>

<operation id="6839" st_id="245" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4150" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:3127 %image_load_2486 = load i12 %image_addr_2486

]]></Node>
<StgValue><ssdm name="image_load_2486"/></StgValue>
</operation>

<operation id="6840" st_id="245" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4153" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:3130 %image_load_2487 = load i12 %image_addr_2487

]]></Node>
<StgValue><ssdm name="image_load_2487"/></StgValue>
</operation>

<operation id="6841" st_id="245" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4156" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:3133 %image_load_2488 = load i12 %image_addr_2488

]]></Node>
<StgValue><ssdm name="image_load_2488"/></StgValue>
</operation>

<operation id="6842" st_id="245" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4159" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:3136 %image_load_2489 = load i12 %image_addr_2489

]]></Node>
<StgValue><ssdm name="image_load_2489"/></StgValue>
</operation>
</state>

<state id="246" st_id="247">

<operation id="6843" st_id="246" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2552" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1529 %add40_4_25 = fadd i32 %add40_4_2829_18, i32 %mul_4_25

]]></Node>
<StgValue><ssdm name="add40_4_25"/></StgValue>
</operation>

<operation id="6844" st_id="246" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2902" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1879 %add_ln59_2268 = add i12 %add_ln59_2261, i12 10

]]></Node>
<StgValue><ssdm name="add_ln59_2268"/></StgValue>
</operation>

<operation id="6845" st_id="246" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2903" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1880 %zext_ln59_3129 = zext i12 %add_ln59_2268

]]></Node>
<StgValue><ssdm name="zext_ln59_3129"/></StgValue>
</operation>

<operation id="6846" st_id="246" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2904" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1881 %image_addr_2490 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_3129

]]></Node>
<StgValue><ssdm name="image_addr_2490"/></StgValue>
</operation>

<operation id="6847" st_id="246" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2905" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1882 %add_ln59_2269 = add i12 %add_ln59_2261, i12 11

]]></Node>
<StgValue><ssdm name="add_ln59_2269"/></StgValue>
</operation>

<operation id="6848" st_id="246" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2906" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1883 %zext_ln59_3130 = zext i12 %add_ln59_2269

]]></Node>
<StgValue><ssdm name="zext_ln59_3130"/></StgValue>
</operation>

<operation id="6849" st_id="246" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2907" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1884 %image_addr_2491 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_3130

]]></Node>
<StgValue><ssdm name="image_addr_2491"/></StgValue>
</operation>

<operation id="6850" st_id="246" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3116 %mul_4_4_4_2 = fmul i32 %conv2_weights_1_load_2482_read, i32 %image_load_2482

]]></Node>
<StgValue><ssdm name="mul_4_4_4_2"/></StgValue>
</operation>

<operation id="6851" st_id="246" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3119 %mul_4_4_4_3 = fmul i32 %conv2_weights_1_load_2483_read, i32 %image_load_2483

]]></Node>
<StgValue><ssdm name="mul_4_4_4_3"/></StgValue>
</operation>

<operation id="6852" st_id="246" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3122 %mul_4_4_4_4 = fmul i32 %conv2_weights_1_load_2484_read, i32 %image_load_2484

]]></Node>
<StgValue><ssdm name="mul_4_4_4_4"/></StgValue>
</operation>

<operation id="6853" st_id="246" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3125 %mul_4_4_4_5 = fmul i32 %conv2_weights_1_load_2485_read, i32 %image_load_2485

]]></Node>
<StgValue><ssdm name="mul_4_4_4_5"/></StgValue>
</operation>

<operation id="6854" st_id="246" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3128 %mul_4_4_4_6 = fmul i32 %conv2_weights_1_load_2486_read, i32 %image_load_2486

]]></Node>
<StgValue><ssdm name="mul_4_4_4_6"/></StgValue>
</operation>

<operation id="6855" st_id="246" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3131 %mul_4_4_4_7 = fmul i32 %conv2_weights_1_load_2487_read, i32 %image_load_2487

]]></Node>
<StgValue><ssdm name="mul_4_4_4_7"/></StgValue>
</operation>

<operation id="6856" st_id="246" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4156" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:3133 %image_load_2488 = load i12 %image_addr_2488

]]></Node>
<StgValue><ssdm name="image_load_2488"/></StgValue>
</operation>

<operation id="6857" st_id="246" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4159" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:3136 %image_load_2489 = load i12 %image_addr_2489

]]></Node>
<StgValue><ssdm name="image_load_2489"/></StgValue>
</operation>

<operation id="6858" st_id="246" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4162" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:3139 %image_load_2490 = load i12 %image_addr_2490

]]></Node>
<StgValue><ssdm name="image_load_2490"/></StgValue>
</operation>

<operation id="6859" st_id="246" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4165" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:3142 %image_load_2491 = load i12 %image_addr_2491

]]></Node>
<StgValue><ssdm name="image_load_2491"/></StgValue>
</operation>
</state>

<state id="247" st_id="248">

<operation id="6860" st_id="247" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2552" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1529 %add40_4_25 = fadd i32 %add40_4_2829_18, i32 %mul_4_25

]]></Node>
<StgValue><ssdm name="add40_4_25"/></StgValue>
</operation>

<operation id="6861" st_id="247" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2908" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1885 %add_ln59_2270 = add i12 %add_ln59_2261, i12 12

]]></Node>
<StgValue><ssdm name="add_ln59_2270"/></StgValue>
</operation>

<operation id="6862" st_id="247" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2909" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1886 %zext_ln59_3131 = zext i12 %add_ln59_2270

]]></Node>
<StgValue><ssdm name="zext_ln59_3131"/></StgValue>
</operation>

<operation id="6863" st_id="247" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2910" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1887 %image_addr_2492 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_3131

]]></Node>
<StgValue><ssdm name="image_addr_2492"/></StgValue>
</operation>

<operation id="6864" st_id="247" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2911" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1888 %add_ln59_2271 = add i12 %add_ln59_2261, i12 13

]]></Node>
<StgValue><ssdm name="add_ln59_2271"/></StgValue>
</operation>

<operation id="6865" st_id="247" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2912" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1889 %zext_ln59_3132 = zext i12 %add_ln59_2271

]]></Node>
<StgValue><ssdm name="zext_ln59_3132"/></StgValue>
</operation>

<operation id="6866" st_id="247" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2913" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1890 %image_addr_2493 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_3132

]]></Node>
<StgValue><ssdm name="image_addr_2493"/></StgValue>
</operation>

<operation id="6867" st_id="247" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3122 %mul_4_4_4_4 = fmul i32 %conv2_weights_1_load_2484_read, i32 %image_load_2484

]]></Node>
<StgValue><ssdm name="mul_4_4_4_4"/></StgValue>
</operation>

<operation id="6868" st_id="247" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3125 %mul_4_4_4_5 = fmul i32 %conv2_weights_1_load_2485_read, i32 %image_load_2485

]]></Node>
<StgValue><ssdm name="mul_4_4_4_5"/></StgValue>
</operation>

<operation id="6869" st_id="247" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3128 %mul_4_4_4_6 = fmul i32 %conv2_weights_1_load_2486_read, i32 %image_load_2486

]]></Node>
<StgValue><ssdm name="mul_4_4_4_6"/></StgValue>
</operation>

<operation id="6870" st_id="247" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3131 %mul_4_4_4_7 = fmul i32 %conv2_weights_1_load_2487_read, i32 %image_load_2487

]]></Node>
<StgValue><ssdm name="mul_4_4_4_7"/></StgValue>
</operation>

<operation id="6871" st_id="247" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3134 %mul_4_4_4_8 = fmul i32 %conv2_weights_1_load_2488_read, i32 %image_load_2488

]]></Node>
<StgValue><ssdm name="mul_4_4_4_8"/></StgValue>
</operation>

<operation id="6872" st_id="247" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3137 %mul_4_4_4_9 = fmul i32 %conv2_weights_1_load_2489_read, i32 %image_load_2489

]]></Node>
<StgValue><ssdm name="mul_4_4_4_9"/></StgValue>
</operation>

<operation id="6873" st_id="247" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4162" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:3139 %image_load_2490 = load i12 %image_addr_2490

]]></Node>
<StgValue><ssdm name="image_load_2490"/></StgValue>
</operation>

<operation id="6874" st_id="247" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4165" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:3142 %image_load_2491 = load i12 %image_addr_2491

]]></Node>
<StgValue><ssdm name="image_load_2491"/></StgValue>
</operation>

<operation id="6875" st_id="247" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4168" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:3145 %image_load_2492 = load i12 %image_addr_2492

]]></Node>
<StgValue><ssdm name="image_load_2492"/></StgValue>
</operation>

<operation id="6876" st_id="247" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4171" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:3148 %image_load_2493 = load i12 %image_addr_2493

]]></Node>
<StgValue><ssdm name="image_load_2493"/></StgValue>
</operation>
</state>

<state id="248" st_id="249">

<operation id="6877" st_id="248" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2552" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1529 %add40_4_25 = fadd i32 %add40_4_2829_18, i32 %mul_4_25

]]></Node>
<StgValue><ssdm name="add40_4_25"/></StgValue>
</operation>

<operation id="6878" st_id="248" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2914" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1891 %add_ln59_2272 = add i12 %add_ln59_2261, i12 14

]]></Node>
<StgValue><ssdm name="add_ln59_2272"/></StgValue>
</operation>

<operation id="6879" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2915" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1892 %zext_ln59_3133 = zext i12 %add_ln59_2272

]]></Node>
<StgValue><ssdm name="zext_ln59_3133"/></StgValue>
</operation>

<operation id="6880" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2916" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1893 %image_addr_2494 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_3133

]]></Node>
<StgValue><ssdm name="image_addr_2494"/></StgValue>
</operation>

<operation id="6881" st_id="248" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2917" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1894 %add_ln59_2273 = add i12 %add_ln59_2261, i12 15

]]></Node>
<StgValue><ssdm name="add_ln59_2273"/></StgValue>
</operation>

<operation id="6882" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2918" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1895 %zext_ln59_3134 = zext i12 %add_ln59_2273

]]></Node>
<StgValue><ssdm name="zext_ln59_3134"/></StgValue>
</operation>

<operation id="6883" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2919" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1896 %image_addr_2495 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_3134

]]></Node>
<StgValue><ssdm name="image_addr_2495"/></StgValue>
</operation>

<operation id="6884" st_id="248" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3128 %mul_4_4_4_6 = fmul i32 %conv2_weights_1_load_2486_read, i32 %image_load_2486

]]></Node>
<StgValue><ssdm name="mul_4_4_4_6"/></StgValue>
</operation>

<operation id="6885" st_id="248" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3131 %mul_4_4_4_7 = fmul i32 %conv2_weights_1_load_2487_read, i32 %image_load_2487

]]></Node>
<StgValue><ssdm name="mul_4_4_4_7"/></StgValue>
</operation>

<operation id="6886" st_id="248" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3134 %mul_4_4_4_8 = fmul i32 %conv2_weights_1_load_2488_read, i32 %image_load_2488

]]></Node>
<StgValue><ssdm name="mul_4_4_4_8"/></StgValue>
</operation>

<operation id="6887" st_id="248" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3137 %mul_4_4_4_9 = fmul i32 %conv2_weights_1_load_2489_read, i32 %image_load_2489

]]></Node>
<StgValue><ssdm name="mul_4_4_4_9"/></StgValue>
</operation>

<operation id="6888" st_id="248" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3140 %mul_4_4_4_s = fmul i32 %conv2_weights_1_load_2490_read, i32 %image_load_2490

]]></Node>
<StgValue><ssdm name="mul_4_4_4_s"/></StgValue>
</operation>

<operation id="6889" st_id="248" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3143 %mul_4_4_4_10 = fmul i32 %conv2_weights_1_load_2491_read, i32 %image_load_2491

]]></Node>
<StgValue><ssdm name="mul_4_4_4_10"/></StgValue>
</operation>

<operation id="6890" st_id="248" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4168" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:3145 %image_load_2492 = load i12 %image_addr_2492

]]></Node>
<StgValue><ssdm name="image_load_2492"/></StgValue>
</operation>

<operation id="6891" st_id="248" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4171" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:3148 %image_load_2493 = load i12 %image_addr_2493

]]></Node>
<StgValue><ssdm name="image_load_2493"/></StgValue>
</operation>

<operation id="6892" st_id="248" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4174" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:3151 %image_load_2494 = load i12 %image_addr_2494

]]></Node>
<StgValue><ssdm name="image_load_2494"/></StgValue>
</operation>

<operation id="6893" st_id="248" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4177" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:3154 %image_load_2495 = load i12 %image_addr_2495

]]></Node>
<StgValue><ssdm name="image_load_2495"/></StgValue>
</operation>
</state>

<state id="249" st_id="250">

<operation id="6894" st_id="249" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2552" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1529 %add40_4_25 = fadd i32 %add40_4_2829_18, i32 %mul_4_25

]]></Node>
<StgValue><ssdm name="add40_4_25"/></StgValue>
</operation>

<operation id="6895" st_id="249" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2920" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1897 %add_ln59_2274 = add i12 %add_ln59_2261, i12 16

]]></Node>
<StgValue><ssdm name="add_ln59_2274"/></StgValue>
</operation>

<operation id="6896" st_id="249" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2921" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1898 %zext_ln59_3135 = zext i12 %add_ln59_2274

]]></Node>
<StgValue><ssdm name="zext_ln59_3135"/></StgValue>
</operation>

<operation id="6897" st_id="249" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2922" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1899 %image_addr = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_3135

]]></Node>
<StgValue><ssdm name="image_addr"/></StgValue>
</operation>

<operation id="6898" st_id="249" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2923" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1900 %add_ln59_2275 = add i12 %add_ln59_2261, i12 17

]]></Node>
<StgValue><ssdm name="add_ln59_2275"/></StgValue>
</operation>

<operation id="6899" st_id="249" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2924" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1901 %zext_ln59_3136 = zext i12 %add_ln59_2275

]]></Node>
<StgValue><ssdm name="zext_ln59_3136"/></StgValue>
</operation>

<operation id="6900" st_id="249" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2925" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1902 %image_addr_2496 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_3136

]]></Node>
<StgValue><ssdm name="image_addr_2496"/></StgValue>
</operation>

<operation id="6901" st_id="249" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3134 %mul_4_4_4_8 = fmul i32 %conv2_weights_1_load_2488_read, i32 %image_load_2488

]]></Node>
<StgValue><ssdm name="mul_4_4_4_8"/></StgValue>
</operation>

<operation id="6902" st_id="249" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3137 %mul_4_4_4_9 = fmul i32 %conv2_weights_1_load_2489_read, i32 %image_load_2489

]]></Node>
<StgValue><ssdm name="mul_4_4_4_9"/></StgValue>
</operation>

<operation id="6903" st_id="249" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3140 %mul_4_4_4_s = fmul i32 %conv2_weights_1_load_2490_read, i32 %image_load_2490

]]></Node>
<StgValue><ssdm name="mul_4_4_4_s"/></StgValue>
</operation>

<operation id="6904" st_id="249" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3143 %mul_4_4_4_10 = fmul i32 %conv2_weights_1_load_2491_read, i32 %image_load_2491

]]></Node>
<StgValue><ssdm name="mul_4_4_4_10"/></StgValue>
</operation>

<operation id="6905" st_id="249" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3146 %mul_4_4_4_11 = fmul i32 %conv2_weights_1_load_2492_read, i32 %image_load_2492

]]></Node>
<StgValue><ssdm name="mul_4_4_4_11"/></StgValue>
</operation>

<operation id="6906" st_id="249" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3149 %mul_4_4_4_12 = fmul i32 %conv2_weights_1_load_2493_read, i32 %image_load_2493

]]></Node>
<StgValue><ssdm name="mul_4_4_4_12"/></StgValue>
</operation>

<operation id="6907" st_id="249" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4174" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:3151 %image_load_2494 = load i12 %image_addr_2494

]]></Node>
<StgValue><ssdm name="image_load_2494"/></StgValue>
</operation>

<operation id="6908" st_id="249" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4177" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:3154 %image_load_2495 = load i12 %image_addr_2495

]]></Node>
<StgValue><ssdm name="image_load_2495"/></StgValue>
</operation>

<operation id="6909" st_id="249" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4180" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:3157 %image_load = load i12 %image_addr

]]></Node>
<StgValue><ssdm name="image_load"/></StgValue>
</operation>

<operation id="6910" st_id="249" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4183" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:3160 %image_load_2496 = load i12 %image_addr_2496

]]></Node>
<StgValue><ssdm name="image_load_2496"/></StgValue>
</operation>
</state>

<state id="250" st_id="251">

<operation id="6911" st_id="250" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2555" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1532 %add40_4_3836_1 = fadd i32 %add40_4_25, i32 %mul_4_3835_1

]]></Node>
<StgValue><ssdm name="add40_4_3836_1"/></StgValue>
</operation>

<operation id="6912" st_id="250" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2926" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1903 %add_ln59_2276 = add i12 %add_ln59_2261, i12 18

]]></Node>
<StgValue><ssdm name="add_ln59_2276"/></StgValue>
</operation>

<operation id="6913" st_id="250" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2927" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1904 %zext_ln59_3137 = zext i12 %add_ln59_2276

]]></Node>
<StgValue><ssdm name="zext_ln59_3137"/></StgValue>
</operation>

<operation id="6914" st_id="250" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2928" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1905 %image_addr_2497 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_3137

]]></Node>
<StgValue><ssdm name="image_addr_2497"/></StgValue>
</operation>

<operation id="6915" st_id="250" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2929" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc68.4:1906 %add_ln59_2277 = add i12 %add_ln59_2261, i12 19

]]></Node>
<StgValue><ssdm name="add_ln59_2277"/></StgValue>
</operation>

<operation id="6916" st_id="250" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2930" bw="64" op_0_bw="12">
<![CDATA[
for.inc68.4:1907 %zext_ln59_3138 = zext i12 %add_ln59_2277

]]></Node>
<StgValue><ssdm name="zext_ln59_3138"/></StgValue>
</operation>

<operation id="6917" st_id="250" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2931" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.4:1908 %image_addr_2498 = getelementptr i32 %image_r, i64 0, i64 %zext_ln59_3138

]]></Node>
<StgValue><ssdm name="image_addr_2498"/></StgValue>
</operation>

<operation id="6918" st_id="250" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3140 %mul_4_4_4_s = fmul i32 %conv2_weights_1_load_2490_read, i32 %image_load_2490

]]></Node>
<StgValue><ssdm name="mul_4_4_4_s"/></StgValue>
</operation>

<operation id="6919" st_id="250" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3143 %mul_4_4_4_10 = fmul i32 %conv2_weights_1_load_2491_read, i32 %image_load_2491

]]></Node>
<StgValue><ssdm name="mul_4_4_4_10"/></StgValue>
</operation>

<operation id="6920" st_id="250" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3146 %mul_4_4_4_11 = fmul i32 %conv2_weights_1_load_2492_read, i32 %image_load_2492

]]></Node>
<StgValue><ssdm name="mul_4_4_4_11"/></StgValue>
</operation>

<operation id="6921" st_id="250" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3149 %mul_4_4_4_12 = fmul i32 %conv2_weights_1_load_2493_read, i32 %image_load_2493

]]></Node>
<StgValue><ssdm name="mul_4_4_4_12"/></StgValue>
</operation>

<operation id="6922" st_id="250" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3152 %mul_4_4_4_13 = fmul i32 %conv2_weights_1_load_2494_read, i32 %image_load_2494

]]></Node>
<StgValue><ssdm name="mul_4_4_4_13"/></StgValue>
</operation>

<operation id="6923" st_id="250" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3155 %mul_4_4_4_14 = fmul i32 %conv2_weights_1_load_2495_read, i32 %image_load_2495

]]></Node>
<StgValue><ssdm name="mul_4_4_4_14"/></StgValue>
</operation>

<operation id="6924" st_id="250" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4180" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:3157 %image_load = load i12 %image_addr

]]></Node>
<StgValue><ssdm name="image_load"/></StgValue>
</operation>

<operation id="6925" st_id="250" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4183" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:3160 %image_load_2496 = load i12 %image_addr_2496

]]></Node>
<StgValue><ssdm name="image_load_2496"/></StgValue>
</operation>

<operation id="6926" st_id="250" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4186" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:3163 %image_load_2497 = load i12 %image_addr_2497

]]></Node>
<StgValue><ssdm name="image_load_2497"/></StgValue>
</operation>

<operation id="6927" st_id="250" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4189" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:3166 %image_load_2498 = load i12 %image_addr_2498

]]></Node>
<StgValue><ssdm name="image_load_2498"/></StgValue>
</operation>
</state>

<state id="251" st_id="252">

<operation id="6928" st_id="251" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2555" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1532 %add40_4_3836_1 = fadd i32 %add40_4_25, i32 %mul_4_3835_1

]]></Node>
<StgValue><ssdm name="add40_4_3836_1"/></StgValue>
</operation>

<operation id="6929" st_id="251" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3146 %mul_4_4_4_11 = fmul i32 %conv2_weights_1_load_2492_read, i32 %image_load_2492

]]></Node>
<StgValue><ssdm name="mul_4_4_4_11"/></StgValue>
</operation>

<operation id="6930" st_id="251" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3149 %mul_4_4_4_12 = fmul i32 %conv2_weights_1_load_2493_read, i32 %image_load_2493

]]></Node>
<StgValue><ssdm name="mul_4_4_4_12"/></StgValue>
</operation>

<operation id="6931" st_id="251" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3152 %mul_4_4_4_13 = fmul i32 %conv2_weights_1_load_2494_read, i32 %image_load_2494

]]></Node>
<StgValue><ssdm name="mul_4_4_4_13"/></StgValue>
</operation>

<operation id="6932" st_id="251" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3155 %mul_4_4_4_14 = fmul i32 %conv2_weights_1_load_2495_read, i32 %image_load_2495

]]></Node>
<StgValue><ssdm name="mul_4_4_4_14"/></StgValue>
</operation>

<operation id="6933" st_id="251" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3158 %mul_4_4_4_15 = fmul i32 %conv2_weights_1_load_2496_read, i32 %image_load

]]></Node>
<StgValue><ssdm name="mul_4_4_4_15"/></StgValue>
</operation>

<operation id="6934" st_id="251" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3161 %mul_4_4_4_16 = fmul i32 %conv2_weights_1_load_2497_read, i32 %image_load_2496

]]></Node>
<StgValue><ssdm name="mul_4_4_4_16"/></StgValue>
</operation>

<operation id="6935" st_id="251" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4186" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:3163 %image_load_2497 = load i12 %image_addr_2497

]]></Node>
<StgValue><ssdm name="image_load_2497"/></StgValue>
</operation>

<operation id="6936" st_id="251" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4189" bw="32" op_0_bw="12">
<![CDATA[
for.inc68.4:3166 %image_load_2498 = load i12 %image_addr_2498

]]></Node>
<StgValue><ssdm name="image_load_2498"/></StgValue>
</operation>
</state>

<state id="252" st_id="253">

<operation id="6937" st_id="252" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2555" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1532 %add40_4_3836_1 = fadd i32 %add40_4_25, i32 %mul_4_3835_1

]]></Node>
<StgValue><ssdm name="add40_4_3836_1"/></StgValue>
</operation>

<operation id="6938" st_id="252" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3152 %mul_4_4_4_13 = fmul i32 %conv2_weights_1_load_2494_read, i32 %image_load_2494

]]></Node>
<StgValue><ssdm name="mul_4_4_4_13"/></StgValue>
</operation>

<operation id="6939" st_id="252" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3155 %mul_4_4_4_14 = fmul i32 %conv2_weights_1_load_2495_read, i32 %image_load_2495

]]></Node>
<StgValue><ssdm name="mul_4_4_4_14"/></StgValue>
</operation>

<operation id="6940" st_id="252" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3158 %mul_4_4_4_15 = fmul i32 %conv2_weights_1_load_2496_read, i32 %image_load

]]></Node>
<StgValue><ssdm name="mul_4_4_4_15"/></StgValue>
</operation>

<operation id="6941" st_id="252" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3161 %mul_4_4_4_16 = fmul i32 %conv2_weights_1_load_2497_read, i32 %image_load_2496

]]></Node>
<StgValue><ssdm name="mul_4_4_4_16"/></StgValue>
</operation>

<operation id="6942" st_id="252" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3164 %mul_4_4_4_17 = fmul i32 %conv2_weights_1_load_2498_read, i32 %image_load_2497

]]></Node>
<StgValue><ssdm name="mul_4_4_4_17"/></StgValue>
</operation>

<operation id="6943" st_id="252" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3167 %mul_4_4_4_18 = fmul i32 %conv2_weights_1_load_2499_read, i32 %image_load_2498

]]></Node>
<StgValue><ssdm name="mul_4_4_4_18"/></StgValue>
</operation>
</state>

<state id="253" st_id="254">

<operation id="6944" st_id="253" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2555" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1532 %add40_4_3836_1 = fadd i32 %add40_4_25, i32 %mul_4_3835_1

]]></Node>
<StgValue><ssdm name="add40_4_3836_1"/></StgValue>
</operation>

<operation id="6945" st_id="253" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3158 %mul_4_4_4_15 = fmul i32 %conv2_weights_1_load_2496_read, i32 %image_load

]]></Node>
<StgValue><ssdm name="mul_4_4_4_15"/></StgValue>
</operation>

<operation id="6946" st_id="253" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3161 %mul_4_4_4_16 = fmul i32 %conv2_weights_1_load_2497_read, i32 %image_load_2496

]]></Node>
<StgValue><ssdm name="mul_4_4_4_16"/></StgValue>
</operation>

<operation id="6947" st_id="253" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3164 %mul_4_4_4_17 = fmul i32 %conv2_weights_1_load_2498_read, i32 %image_load_2497

]]></Node>
<StgValue><ssdm name="mul_4_4_4_17"/></StgValue>
</operation>

<operation id="6948" st_id="253" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3167 %mul_4_4_4_18 = fmul i32 %conv2_weights_1_load_2499_read, i32 %image_load_2498

]]></Node>
<StgValue><ssdm name="mul_4_4_4_18"/></StgValue>
</operation>
</state>

<state id="254" st_id="255">

<operation id="6949" st_id="254" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2558" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1535 %add40_4_3836_2 = fadd i32 %add40_4_3836_1, i32 %mul_4_3835_2

]]></Node>
<StgValue><ssdm name="add40_4_3836_2"/></StgValue>
</operation>

<operation id="6950" st_id="254" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3164 %mul_4_4_4_17 = fmul i32 %conv2_weights_1_load_2498_read, i32 %image_load_2497

]]></Node>
<StgValue><ssdm name="mul_4_4_4_17"/></StgValue>
</operation>

<operation id="6951" st_id="254" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3167 %mul_4_4_4_18 = fmul i32 %conv2_weights_1_load_2499_read, i32 %image_load_2498

]]></Node>
<StgValue><ssdm name="mul_4_4_4_18"/></StgValue>
</operation>
</state>

<state id="255" st_id="256">

<operation id="6952" st_id="255" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2558" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1535 %add40_4_3836_2 = fadd i32 %add40_4_3836_1, i32 %mul_4_3835_2

]]></Node>
<StgValue><ssdm name="add40_4_3836_2"/></StgValue>
</operation>
</state>

<state id="256" st_id="257">

<operation id="6953" st_id="256" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2558" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1535 %add40_4_3836_2 = fadd i32 %add40_4_3836_1, i32 %mul_4_3835_2

]]></Node>
<StgValue><ssdm name="add40_4_3836_2"/></StgValue>
</operation>
</state>

<state id="257" st_id="258">

<operation id="6954" st_id="257" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2558" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1535 %add40_4_3836_2 = fadd i32 %add40_4_3836_1, i32 %mul_4_3835_2

]]></Node>
<StgValue><ssdm name="add40_4_3836_2"/></StgValue>
</operation>
</state>

<state id="258" st_id="259">

<operation id="6955" st_id="258" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2561" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1538 %add40_4_3836_3 = fadd i32 %add40_4_3836_2, i32 %mul_4_3835_3

]]></Node>
<StgValue><ssdm name="add40_4_3836_3"/></StgValue>
</operation>
</state>

<state id="259" st_id="260">

<operation id="6956" st_id="259" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2561" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1538 %add40_4_3836_3 = fadd i32 %add40_4_3836_2, i32 %mul_4_3835_3

]]></Node>
<StgValue><ssdm name="add40_4_3836_3"/></StgValue>
</operation>
</state>

<state id="260" st_id="261">

<operation id="6957" st_id="260" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2561" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1538 %add40_4_3836_3 = fadd i32 %add40_4_3836_2, i32 %mul_4_3835_3

]]></Node>
<StgValue><ssdm name="add40_4_3836_3"/></StgValue>
</operation>
</state>

<state id="261" st_id="262">

<operation id="6958" st_id="261" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2561" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1538 %add40_4_3836_3 = fadd i32 %add40_4_3836_2, i32 %mul_4_3835_3

]]></Node>
<StgValue><ssdm name="add40_4_3836_3"/></StgValue>
</operation>
</state>

<state id="262" st_id="263">

<operation id="6959" st_id="262" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2564" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1541 %add40_4_3836_4 = fadd i32 %add40_4_3836_3, i32 %mul_4_3835_4

]]></Node>
<StgValue><ssdm name="add40_4_3836_4"/></StgValue>
</operation>
</state>

<state id="263" st_id="264">

<operation id="6960" st_id="263" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2564" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1541 %add40_4_3836_4 = fadd i32 %add40_4_3836_3, i32 %mul_4_3835_4

]]></Node>
<StgValue><ssdm name="add40_4_3836_4"/></StgValue>
</operation>
</state>

<state id="264" st_id="265">

<operation id="6961" st_id="264" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2564" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1541 %add40_4_3836_4 = fadd i32 %add40_4_3836_3, i32 %mul_4_3835_4

]]></Node>
<StgValue><ssdm name="add40_4_3836_4"/></StgValue>
</operation>
</state>

<state id="265" st_id="266">

<operation id="6962" st_id="265" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2564" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1541 %add40_4_3836_4 = fadd i32 %add40_4_3836_3, i32 %mul_4_3835_4

]]></Node>
<StgValue><ssdm name="add40_4_3836_4"/></StgValue>
</operation>
</state>

<state id="266" st_id="267">

<operation id="6963" st_id="266" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2567" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1544 %add40_4_3836_5 = fadd i32 %add40_4_3836_4, i32 %mul_4_3835_5

]]></Node>
<StgValue><ssdm name="add40_4_3836_5"/></StgValue>
</operation>
</state>

<state id="267" st_id="268">

<operation id="6964" st_id="267" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2567" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1544 %add40_4_3836_5 = fadd i32 %add40_4_3836_4, i32 %mul_4_3835_5

]]></Node>
<StgValue><ssdm name="add40_4_3836_5"/></StgValue>
</operation>
</state>

<state id="268" st_id="269">

<operation id="6965" st_id="268" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2567" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1544 %add40_4_3836_5 = fadd i32 %add40_4_3836_4, i32 %mul_4_3835_5

]]></Node>
<StgValue><ssdm name="add40_4_3836_5"/></StgValue>
</operation>
</state>

<state id="269" st_id="270">

<operation id="6966" st_id="269" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2567" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1544 %add40_4_3836_5 = fadd i32 %add40_4_3836_4, i32 %mul_4_3835_5

]]></Node>
<StgValue><ssdm name="add40_4_3836_5"/></StgValue>
</operation>
</state>

<state id="270" st_id="271">

<operation id="6967" st_id="270" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2570" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1547 %add40_4_3836_6 = fadd i32 %add40_4_3836_5, i32 %mul_4_3835_6

]]></Node>
<StgValue><ssdm name="add40_4_3836_6"/></StgValue>
</operation>
</state>

<state id="271" st_id="272">

<operation id="6968" st_id="271" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2570" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1547 %add40_4_3836_6 = fadd i32 %add40_4_3836_5, i32 %mul_4_3835_6

]]></Node>
<StgValue><ssdm name="add40_4_3836_6"/></StgValue>
</operation>
</state>

<state id="272" st_id="273">

<operation id="6969" st_id="272" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2570" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1547 %add40_4_3836_6 = fadd i32 %add40_4_3836_5, i32 %mul_4_3835_6

]]></Node>
<StgValue><ssdm name="add40_4_3836_6"/></StgValue>
</operation>
</state>

<state id="273" st_id="274">

<operation id="6970" st_id="273" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2570" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1547 %add40_4_3836_6 = fadd i32 %add40_4_3836_5, i32 %mul_4_3835_6

]]></Node>
<StgValue><ssdm name="add40_4_3836_6"/></StgValue>
</operation>
</state>

<state id="274" st_id="275">

<operation id="6971" st_id="274" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2573" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1550 %add40_4_3836_7 = fadd i32 %add40_4_3836_6, i32 %mul_4_3835_7

]]></Node>
<StgValue><ssdm name="add40_4_3836_7"/></StgValue>
</operation>
</state>

<state id="275" st_id="276">

<operation id="6972" st_id="275" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2573" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1550 %add40_4_3836_7 = fadd i32 %add40_4_3836_6, i32 %mul_4_3835_7

]]></Node>
<StgValue><ssdm name="add40_4_3836_7"/></StgValue>
</operation>
</state>

<state id="276" st_id="277">

<operation id="6973" st_id="276" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2573" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1550 %add40_4_3836_7 = fadd i32 %add40_4_3836_6, i32 %mul_4_3835_7

]]></Node>
<StgValue><ssdm name="add40_4_3836_7"/></StgValue>
</operation>
</state>

<state id="277" st_id="278">

<operation id="6974" st_id="277" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2573" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1550 %add40_4_3836_7 = fadd i32 %add40_4_3836_6, i32 %mul_4_3835_7

]]></Node>
<StgValue><ssdm name="add40_4_3836_7"/></StgValue>
</operation>
</state>

<state id="278" st_id="279">

<operation id="6975" st_id="278" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2576" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1553 %add40_4_3836_8 = fadd i32 %add40_4_3836_7, i32 %mul_4_3835_8

]]></Node>
<StgValue><ssdm name="add40_4_3836_8"/></StgValue>
</operation>
</state>

<state id="279" st_id="280">

<operation id="6976" st_id="279" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2576" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1553 %add40_4_3836_8 = fadd i32 %add40_4_3836_7, i32 %mul_4_3835_8

]]></Node>
<StgValue><ssdm name="add40_4_3836_8"/></StgValue>
</operation>
</state>

<state id="280" st_id="281">

<operation id="6977" st_id="280" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2576" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1553 %add40_4_3836_8 = fadd i32 %add40_4_3836_7, i32 %mul_4_3835_8

]]></Node>
<StgValue><ssdm name="add40_4_3836_8"/></StgValue>
</operation>
</state>

<state id="281" st_id="282">

<operation id="6978" st_id="281" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2576" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1553 %add40_4_3836_8 = fadd i32 %add40_4_3836_7, i32 %mul_4_3835_8

]]></Node>
<StgValue><ssdm name="add40_4_3836_8"/></StgValue>
</operation>
</state>

<state id="282" st_id="283">

<operation id="6979" st_id="282" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2579" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1556 %add40_4_3836_9 = fadd i32 %add40_4_3836_8, i32 %mul_4_3835_9

]]></Node>
<StgValue><ssdm name="add40_4_3836_9"/></StgValue>
</operation>
</state>

<state id="283" st_id="284">

<operation id="6980" st_id="283" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2579" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1556 %add40_4_3836_9 = fadd i32 %add40_4_3836_8, i32 %mul_4_3835_9

]]></Node>
<StgValue><ssdm name="add40_4_3836_9"/></StgValue>
</operation>
</state>

<state id="284" st_id="285">

<operation id="6981" st_id="284" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2579" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1556 %add40_4_3836_9 = fadd i32 %add40_4_3836_8, i32 %mul_4_3835_9

]]></Node>
<StgValue><ssdm name="add40_4_3836_9"/></StgValue>
</operation>
</state>

<state id="285" st_id="286">

<operation id="6982" st_id="285" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2579" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1556 %add40_4_3836_9 = fadd i32 %add40_4_3836_8, i32 %mul_4_3835_9

]]></Node>
<StgValue><ssdm name="add40_4_3836_9"/></StgValue>
</operation>
</state>

<state id="286" st_id="287">

<operation id="6983" st_id="286" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2582" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1559 %add40_4_3836_s = fadd i32 %add40_4_3836_9, i32 %mul_4_3835_s

]]></Node>
<StgValue><ssdm name="add40_4_3836_s"/></StgValue>
</operation>
</state>

<state id="287" st_id="288">

<operation id="6984" st_id="287" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2582" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1559 %add40_4_3836_s = fadd i32 %add40_4_3836_9, i32 %mul_4_3835_s

]]></Node>
<StgValue><ssdm name="add40_4_3836_s"/></StgValue>
</operation>
</state>

<state id="288" st_id="289">

<operation id="6985" st_id="288" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2582" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1559 %add40_4_3836_s = fadd i32 %add40_4_3836_9, i32 %mul_4_3835_s

]]></Node>
<StgValue><ssdm name="add40_4_3836_s"/></StgValue>
</operation>
</state>

<state id="289" st_id="290">

<operation id="6986" st_id="289" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2582" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1559 %add40_4_3836_s = fadd i32 %add40_4_3836_9, i32 %mul_4_3835_s

]]></Node>
<StgValue><ssdm name="add40_4_3836_s"/></StgValue>
</operation>
</state>

<state id="290" st_id="291">

<operation id="6987" st_id="290" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2585" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1562 %add40_4_3836_10 = fadd i32 %add40_4_3836_s, i32 %mul_4_3835_10

]]></Node>
<StgValue><ssdm name="add40_4_3836_10"/></StgValue>
</operation>
</state>

<state id="291" st_id="292">

<operation id="6988" st_id="291" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2585" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1562 %add40_4_3836_10 = fadd i32 %add40_4_3836_s, i32 %mul_4_3835_10

]]></Node>
<StgValue><ssdm name="add40_4_3836_10"/></StgValue>
</operation>
</state>

<state id="292" st_id="293">

<operation id="6989" st_id="292" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2585" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1562 %add40_4_3836_10 = fadd i32 %add40_4_3836_s, i32 %mul_4_3835_10

]]></Node>
<StgValue><ssdm name="add40_4_3836_10"/></StgValue>
</operation>
</state>

<state id="293" st_id="294">

<operation id="6990" st_id="293" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2585" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1562 %add40_4_3836_10 = fadd i32 %add40_4_3836_s, i32 %mul_4_3835_10

]]></Node>
<StgValue><ssdm name="add40_4_3836_10"/></StgValue>
</operation>
</state>

<state id="294" st_id="295">

<operation id="6991" st_id="294" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2588" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1565 %add40_4_3836_11 = fadd i32 %add40_4_3836_10, i32 %mul_4_3835_11

]]></Node>
<StgValue><ssdm name="add40_4_3836_11"/></StgValue>
</operation>
</state>

<state id="295" st_id="296">

<operation id="6992" st_id="295" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2588" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1565 %add40_4_3836_11 = fadd i32 %add40_4_3836_10, i32 %mul_4_3835_11

]]></Node>
<StgValue><ssdm name="add40_4_3836_11"/></StgValue>
</operation>
</state>

<state id="296" st_id="297">

<operation id="6993" st_id="296" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2588" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1565 %add40_4_3836_11 = fadd i32 %add40_4_3836_10, i32 %mul_4_3835_11

]]></Node>
<StgValue><ssdm name="add40_4_3836_11"/></StgValue>
</operation>
</state>

<state id="297" st_id="298">

<operation id="6994" st_id="297" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2588" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1565 %add40_4_3836_11 = fadd i32 %add40_4_3836_10, i32 %mul_4_3835_11

]]></Node>
<StgValue><ssdm name="add40_4_3836_11"/></StgValue>
</operation>
</state>

<state id="298" st_id="299">

<operation id="6995" st_id="298" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2591" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1568 %add40_4_3836_12 = fadd i32 %add40_4_3836_11, i32 %mul_4_3835_12

]]></Node>
<StgValue><ssdm name="add40_4_3836_12"/></StgValue>
</operation>
</state>

<state id="299" st_id="300">

<operation id="6996" st_id="299" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2591" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1568 %add40_4_3836_12 = fadd i32 %add40_4_3836_11, i32 %mul_4_3835_12

]]></Node>
<StgValue><ssdm name="add40_4_3836_12"/></StgValue>
</operation>
</state>

<state id="300" st_id="301">

<operation id="6997" st_id="300" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2591" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1568 %add40_4_3836_12 = fadd i32 %add40_4_3836_11, i32 %mul_4_3835_12

]]></Node>
<StgValue><ssdm name="add40_4_3836_12"/></StgValue>
</operation>
</state>

<state id="301" st_id="302">

<operation id="6998" st_id="301" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2591" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1568 %add40_4_3836_12 = fadd i32 %add40_4_3836_11, i32 %mul_4_3835_12

]]></Node>
<StgValue><ssdm name="add40_4_3836_12"/></StgValue>
</operation>
</state>

<state id="302" st_id="303">

<operation id="6999" st_id="302" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2594" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1571 %add40_4_3836_13 = fadd i32 %add40_4_3836_12, i32 %mul_4_3835_13

]]></Node>
<StgValue><ssdm name="add40_4_3836_13"/></StgValue>
</operation>
</state>

<state id="303" st_id="304">

<operation id="7000" st_id="303" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2594" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1571 %add40_4_3836_13 = fadd i32 %add40_4_3836_12, i32 %mul_4_3835_13

]]></Node>
<StgValue><ssdm name="add40_4_3836_13"/></StgValue>
</operation>
</state>

<state id="304" st_id="305">

<operation id="7001" st_id="304" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2594" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1571 %add40_4_3836_13 = fadd i32 %add40_4_3836_12, i32 %mul_4_3835_13

]]></Node>
<StgValue><ssdm name="add40_4_3836_13"/></StgValue>
</operation>
</state>

<state id="305" st_id="306">

<operation id="7002" st_id="305" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2594" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1571 %add40_4_3836_13 = fadd i32 %add40_4_3836_12, i32 %mul_4_3835_13

]]></Node>
<StgValue><ssdm name="add40_4_3836_13"/></StgValue>
</operation>
</state>

<state id="306" st_id="307">

<operation id="7003" st_id="306" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2597" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1574 %add40_4_3836_14 = fadd i32 %add40_4_3836_13, i32 %mul_4_3835_14

]]></Node>
<StgValue><ssdm name="add40_4_3836_14"/></StgValue>
</operation>
</state>

<state id="307" st_id="308">

<operation id="7004" st_id="307" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2597" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1574 %add40_4_3836_14 = fadd i32 %add40_4_3836_13, i32 %mul_4_3835_14

]]></Node>
<StgValue><ssdm name="add40_4_3836_14"/></StgValue>
</operation>
</state>

<state id="308" st_id="309">

<operation id="7005" st_id="308" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2597" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1574 %add40_4_3836_14 = fadd i32 %add40_4_3836_13, i32 %mul_4_3835_14

]]></Node>
<StgValue><ssdm name="add40_4_3836_14"/></StgValue>
</operation>
</state>

<state id="309" st_id="310">

<operation id="7006" st_id="309" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2597" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1574 %add40_4_3836_14 = fadd i32 %add40_4_3836_13, i32 %mul_4_3835_14

]]></Node>
<StgValue><ssdm name="add40_4_3836_14"/></StgValue>
</operation>
</state>

<state id="310" st_id="311">

<operation id="7007" st_id="310" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2600" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1577 %add40_4_3836_15 = fadd i32 %add40_4_3836_14, i32 %mul_4_3835_15

]]></Node>
<StgValue><ssdm name="add40_4_3836_15"/></StgValue>
</operation>
</state>

<state id="311" st_id="312">

<operation id="7008" st_id="311" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2600" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1577 %add40_4_3836_15 = fadd i32 %add40_4_3836_14, i32 %mul_4_3835_15

]]></Node>
<StgValue><ssdm name="add40_4_3836_15"/></StgValue>
</operation>
</state>

<state id="312" st_id="313">

<operation id="7009" st_id="312" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2600" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1577 %add40_4_3836_15 = fadd i32 %add40_4_3836_14, i32 %mul_4_3835_15

]]></Node>
<StgValue><ssdm name="add40_4_3836_15"/></StgValue>
</operation>
</state>

<state id="313" st_id="314">

<operation id="7010" st_id="313" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2600" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1577 %add40_4_3836_15 = fadd i32 %add40_4_3836_14, i32 %mul_4_3835_15

]]></Node>
<StgValue><ssdm name="add40_4_3836_15"/></StgValue>
</operation>
</state>

<state id="314" st_id="315">

<operation id="7011" st_id="314" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2603" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1580 %add40_4_3836_16 = fadd i32 %add40_4_3836_15, i32 %mul_4_3835_16

]]></Node>
<StgValue><ssdm name="add40_4_3836_16"/></StgValue>
</operation>
</state>

<state id="315" st_id="316">

<operation id="7012" st_id="315" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2603" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1580 %add40_4_3836_16 = fadd i32 %add40_4_3836_15, i32 %mul_4_3835_16

]]></Node>
<StgValue><ssdm name="add40_4_3836_16"/></StgValue>
</operation>
</state>

<state id="316" st_id="317">

<operation id="7013" st_id="316" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2603" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1580 %add40_4_3836_16 = fadd i32 %add40_4_3836_15, i32 %mul_4_3835_16

]]></Node>
<StgValue><ssdm name="add40_4_3836_16"/></StgValue>
</operation>
</state>

<state id="317" st_id="318">

<operation id="7014" st_id="317" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2603" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1580 %add40_4_3836_16 = fadd i32 %add40_4_3836_15, i32 %mul_4_3835_16

]]></Node>
<StgValue><ssdm name="add40_4_3836_16"/></StgValue>
</operation>
</state>

<state id="318" st_id="319">

<operation id="7015" st_id="318" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2606" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1583 %add40_4_3836_17 = fadd i32 %add40_4_3836_16, i32 %mul_4_3835_17

]]></Node>
<StgValue><ssdm name="add40_4_3836_17"/></StgValue>
</operation>
</state>

<state id="319" st_id="320">

<operation id="7016" st_id="319" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2606" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1583 %add40_4_3836_17 = fadd i32 %add40_4_3836_16, i32 %mul_4_3835_17

]]></Node>
<StgValue><ssdm name="add40_4_3836_17"/></StgValue>
</operation>
</state>

<state id="320" st_id="321">

<operation id="7017" st_id="320" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2606" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1583 %add40_4_3836_17 = fadd i32 %add40_4_3836_16, i32 %mul_4_3835_17

]]></Node>
<StgValue><ssdm name="add40_4_3836_17"/></StgValue>
</operation>
</state>

<state id="321" st_id="322">

<operation id="7018" st_id="321" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2606" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1583 %add40_4_3836_17 = fadd i32 %add40_4_3836_16, i32 %mul_4_3835_17

]]></Node>
<StgValue><ssdm name="add40_4_3836_17"/></StgValue>
</operation>
</state>

<state id="322" st_id="323">

<operation id="7019" st_id="322" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2609" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1586 %add40_4_3836_18 = fadd i32 %add40_4_3836_17, i32 %mul_4_3835_18

]]></Node>
<StgValue><ssdm name="add40_4_3836_18"/></StgValue>
</operation>
</state>

<state id="323" st_id="324">

<operation id="7020" st_id="323" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2609" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1586 %add40_4_3836_18 = fadd i32 %add40_4_3836_17, i32 %mul_4_3835_18

]]></Node>
<StgValue><ssdm name="add40_4_3836_18"/></StgValue>
</operation>
</state>

<state id="324" st_id="325">

<operation id="7021" st_id="324" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2609" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1586 %add40_4_3836_18 = fadd i32 %add40_4_3836_17, i32 %mul_4_3835_18

]]></Node>
<StgValue><ssdm name="add40_4_3836_18"/></StgValue>
</operation>
</state>

<state id="325" st_id="326">

<operation id="7022" st_id="325" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2609" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1586 %add40_4_3836_18 = fadd i32 %add40_4_3836_17, i32 %mul_4_3835_18

]]></Node>
<StgValue><ssdm name="add40_4_3836_18"/></StgValue>
</operation>
</state>

<state id="326" st_id="327">

<operation id="7023" st_id="326" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2934" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1911 %add40_4_26 = fadd i32 %add40_4_3836_18, i32 %mul_4_26

]]></Node>
<StgValue><ssdm name="add40_4_26"/></StgValue>
</operation>
</state>

<state id="327" st_id="328">

<operation id="7024" st_id="327" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2934" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1911 %add40_4_26 = fadd i32 %add40_4_3836_18, i32 %mul_4_26

]]></Node>
<StgValue><ssdm name="add40_4_26"/></StgValue>
</operation>
</state>

<state id="328" st_id="329">

<operation id="7025" st_id="328" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2934" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1911 %add40_4_26 = fadd i32 %add40_4_3836_18, i32 %mul_4_26

]]></Node>
<StgValue><ssdm name="add40_4_26"/></StgValue>
</operation>
</state>

<state id="329" st_id="330">

<operation id="7026" st_id="329" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2934" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1911 %add40_4_26 = fadd i32 %add40_4_3836_18, i32 %mul_4_26

]]></Node>
<StgValue><ssdm name="add40_4_26"/></StgValue>
</operation>
</state>

<state id="330" st_id="331">

<operation id="7027" st_id="330" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2937" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1914 %add40_4_4843_1 = fadd i32 %add40_4_26, i32 %mul_4_4842_1

]]></Node>
<StgValue><ssdm name="add40_4_4843_1"/></StgValue>
</operation>
</state>

<state id="331" st_id="332">

<operation id="7028" st_id="331" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2937" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1914 %add40_4_4843_1 = fadd i32 %add40_4_26, i32 %mul_4_4842_1

]]></Node>
<StgValue><ssdm name="add40_4_4843_1"/></StgValue>
</operation>
</state>

<state id="332" st_id="333">

<operation id="7029" st_id="332" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2937" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1914 %add40_4_4843_1 = fadd i32 %add40_4_26, i32 %mul_4_4842_1

]]></Node>
<StgValue><ssdm name="add40_4_4843_1"/></StgValue>
</operation>
</state>

<state id="333" st_id="334">

<operation id="7030" st_id="333" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2937" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1914 %add40_4_4843_1 = fadd i32 %add40_4_26, i32 %mul_4_4842_1

]]></Node>
<StgValue><ssdm name="add40_4_4843_1"/></StgValue>
</operation>
</state>

<state id="334" st_id="335">

<operation id="7031" st_id="334" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2940" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1917 %add40_4_4843_2 = fadd i32 %add40_4_4843_1, i32 %mul_4_4842_2

]]></Node>
<StgValue><ssdm name="add40_4_4843_2"/></StgValue>
</operation>
</state>

<state id="335" st_id="336">

<operation id="7032" st_id="335" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2940" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1917 %add40_4_4843_2 = fadd i32 %add40_4_4843_1, i32 %mul_4_4842_2

]]></Node>
<StgValue><ssdm name="add40_4_4843_2"/></StgValue>
</operation>
</state>

<state id="336" st_id="337">

<operation id="7033" st_id="336" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2940" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1917 %add40_4_4843_2 = fadd i32 %add40_4_4843_1, i32 %mul_4_4842_2

]]></Node>
<StgValue><ssdm name="add40_4_4843_2"/></StgValue>
</operation>
</state>

<state id="337" st_id="338">

<operation id="7034" st_id="337" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2940" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1917 %add40_4_4843_2 = fadd i32 %add40_4_4843_1, i32 %mul_4_4842_2

]]></Node>
<StgValue><ssdm name="add40_4_4843_2"/></StgValue>
</operation>
</state>

<state id="338" st_id="339">

<operation id="7035" st_id="338" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2943" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1920 %add40_4_4843_3 = fadd i32 %add40_4_4843_2, i32 %mul_4_4842_3

]]></Node>
<StgValue><ssdm name="add40_4_4843_3"/></StgValue>
</operation>
</state>

<state id="339" st_id="340">

<operation id="7036" st_id="339" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2943" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1920 %add40_4_4843_3 = fadd i32 %add40_4_4843_2, i32 %mul_4_4842_3

]]></Node>
<StgValue><ssdm name="add40_4_4843_3"/></StgValue>
</operation>
</state>

<state id="340" st_id="341">

<operation id="7037" st_id="340" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2943" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1920 %add40_4_4843_3 = fadd i32 %add40_4_4843_2, i32 %mul_4_4842_3

]]></Node>
<StgValue><ssdm name="add40_4_4843_3"/></StgValue>
</operation>
</state>

<state id="341" st_id="342">

<operation id="7038" st_id="341" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2943" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1920 %add40_4_4843_3 = fadd i32 %add40_4_4843_2, i32 %mul_4_4842_3

]]></Node>
<StgValue><ssdm name="add40_4_4843_3"/></StgValue>
</operation>
</state>

<state id="342" st_id="343">

<operation id="7039" st_id="342" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2946" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1923 %add40_4_4843_4 = fadd i32 %add40_4_4843_3, i32 %mul_4_4842_4

]]></Node>
<StgValue><ssdm name="add40_4_4843_4"/></StgValue>
</operation>
</state>

<state id="343" st_id="344">

<operation id="7040" st_id="343" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2946" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1923 %add40_4_4843_4 = fadd i32 %add40_4_4843_3, i32 %mul_4_4842_4

]]></Node>
<StgValue><ssdm name="add40_4_4843_4"/></StgValue>
</operation>
</state>

<state id="344" st_id="345">

<operation id="7041" st_id="344" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2946" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1923 %add40_4_4843_4 = fadd i32 %add40_4_4843_3, i32 %mul_4_4842_4

]]></Node>
<StgValue><ssdm name="add40_4_4843_4"/></StgValue>
</operation>
</state>

<state id="345" st_id="346">

<operation id="7042" st_id="345" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2946" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1923 %add40_4_4843_4 = fadd i32 %add40_4_4843_3, i32 %mul_4_4842_4

]]></Node>
<StgValue><ssdm name="add40_4_4843_4"/></StgValue>
</operation>
</state>

<state id="346" st_id="347">

<operation id="7043" st_id="346" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2949" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1926 %add40_4_4843_5 = fadd i32 %add40_4_4843_4, i32 %mul_4_4842_5

]]></Node>
<StgValue><ssdm name="add40_4_4843_5"/></StgValue>
</operation>
</state>

<state id="347" st_id="348">

<operation id="7044" st_id="347" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2949" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1926 %add40_4_4843_5 = fadd i32 %add40_4_4843_4, i32 %mul_4_4842_5

]]></Node>
<StgValue><ssdm name="add40_4_4843_5"/></StgValue>
</operation>
</state>

<state id="348" st_id="349">

<operation id="7045" st_id="348" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2949" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1926 %add40_4_4843_5 = fadd i32 %add40_4_4843_4, i32 %mul_4_4842_5

]]></Node>
<StgValue><ssdm name="add40_4_4843_5"/></StgValue>
</operation>
</state>

<state id="349" st_id="350">

<operation id="7046" st_id="349" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2949" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1926 %add40_4_4843_5 = fadd i32 %add40_4_4843_4, i32 %mul_4_4842_5

]]></Node>
<StgValue><ssdm name="add40_4_4843_5"/></StgValue>
</operation>
</state>

<state id="350" st_id="351">

<operation id="7047" st_id="350" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2952" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1929 %add40_4_4843_6 = fadd i32 %add40_4_4843_5, i32 %mul_4_4842_6

]]></Node>
<StgValue><ssdm name="add40_4_4843_6"/></StgValue>
</operation>
</state>

<state id="351" st_id="352">

<operation id="7048" st_id="351" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2952" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1929 %add40_4_4843_6 = fadd i32 %add40_4_4843_5, i32 %mul_4_4842_6

]]></Node>
<StgValue><ssdm name="add40_4_4843_6"/></StgValue>
</operation>
</state>

<state id="352" st_id="353">

<operation id="7049" st_id="352" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2952" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1929 %add40_4_4843_6 = fadd i32 %add40_4_4843_5, i32 %mul_4_4842_6

]]></Node>
<StgValue><ssdm name="add40_4_4843_6"/></StgValue>
</operation>
</state>

<state id="353" st_id="354">

<operation id="7050" st_id="353" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2952" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1929 %add40_4_4843_6 = fadd i32 %add40_4_4843_5, i32 %mul_4_4842_6

]]></Node>
<StgValue><ssdm name="add40_4_4843_6"/></StgValue>
</operation>
</state>

<state id="354" st_id="355">

<operation id="7051" st_id="354" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2955" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1932 %add40_4_4843_7 = fadd i32 %add40_4_4843_6, i32 %mul_4_4842_7

]]></Node>
<StgValue><ssdm name="add40_4_4843_7"/></StgValue>
</operation>
</state>

<state id="355" st_id="356">

<operation id="7052" st_id="355" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2955" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1932 %add40_4_4843_7 = fadd i32 %add40_4_4843_6, i32 %mul_4_4842_7

]]></Node>
<StgValue><ssdm name="add40_4_4843_7"/></StgValue>
</operation>
</state>

<state id="356" st_id="357">

<operation id="7053" st_id="356" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2955" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1932 %add40_4_4843_7 = fadd i32 %add40_4_4843_6, i32 %mul_4_4842_7

]]></Node>
<StgValue><ssdm name="add40_4_4843_7"/></StgValue>
</operation>
</state>

<state id="357" st_id="358">

<operation id="7054" st_id="357" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2955" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1932 %add40_4_4843_7 = fadd i32 %add40_4_4843_6, i32 %mul_4_4842_7

]]></Node>
<StgValue><ssdm name="add40_4_4843_7"/></StgValue>
</operation>
</state>

<state id="358" st_id="359">

<operation id="7055" st_id="358" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2958" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1935 %add40_4_4843_8 = fadd i32 %add40_4_4843_7, i32 %mul_4_4842_8

]]></Node>
<StgValue><ssdm name="add40_4_4843_8"/></StgValue>
</operation>
</state>

<state id="359" st_id="360">

<operation id="7056" st_id="359" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2958" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1935 %add40_4_4843_8 = fadd i32 %add40_4_4843_7, i32 %mul_4_4842_8

]]></Node>
<StgValue><ssdm name="add40_4_4843_8"/></StgValue>
</operation>
</state>

<state id="360" st_id="361">

<operation id="7057" st_id="360" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2958" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1935 %add40_4_4843_8 = fadd i32 %add40_4_4843_7, i32 %mul_4_4842_8

]]></Node>
<StgValue><ssdm name="add40_4_4843_8"/></StgValue>
</operation>
</state>

<state id="361" st_id="362">

<operation id="7058" st_id="361" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2958" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1935 %add40_4_4843_8 = fadd i32 %add40_4_4843_7, i32 %mul_4_4842_8

]]></Node>
<StgValue><ssdm name="add40_4_4843_8"/></StgValue>
</operation>
</state>

<state id="362" st_id="363">

<operation id="7059" st_id="362" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2961" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1938 %add40_4_4843_9 = fadd i32 %add40_4_4843_8, i32 %mul_4_4842_9

]]></Node>
<StgValue><ssdm name="add40_4_4843_9"/></StgValue>
</operation>
</state>

<state id="363" st_id="364">

<operation id="7060" st_id="363" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2961" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1938 %add40_4_4843_9 = fadd i32 %add40_4_4843_8, i32 %mul_4_4842_9

]]></Node>
<StgValue><ssdm name="add40_4_4843_9"/></StgValue>
</operation>
</state>

<state id="364" st_id="365">

<operation id="7061" st_id="364" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2961" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1938 %add40_4_4843_9 = fadd i32 %add40_4_4843_8, i32 %mul_4_4842_9

]]></Node>
<StgValue><ssdm name="add40_4_4843_9"/></StgValue>
</operation>
</state>

<state id="365" st_id="366">

<operation id="7062" st_id="365" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2961" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1938 %add40_4_4843_9 = fadd i32 %add40_4_4843_8, i32 %mul_4_4842_9

]]></Node>
<StgValue><ssdm name="add40_4_4843_9"/></StgValue>
</operation>
</state>

<state id="366" st_id="367">

<operation id="7063" st_id="366" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2964" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1941 %add40_4_4843_s = fadd i32 %add40_4_4843_9, i32 %mul_4_4842_s

]]></Node>
<StgValue><ssdm name="add40_4_4843_s"/></StgValue>
</operation>
</state>

<state id="367" st_id="368">

<operation id="7064" st_id="367" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2964" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1941 %add40_4_4843_s = fadd i32 %add40_4_4843_9, i32 %mul_4_4842_s

]]></Node>
<StgValue><ssdm name="add40_4_4843_s"/></StgValue>
</operation>
</state>

<state id="368" st_id="369">

<operation id="7065" st_id="368" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2964" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1941 %add40_4_4843_s = fadd i32 %add40_4_4843_9, i32 %mul_4_4842_s

]]></Node>
<StgValue><ssdm name="add40_4_4843_s"/></StgValue>
</operation>
</state>

<state id="369" st_id="370">

<operation id="7066" st_id="369" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2964" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1941 %add40_4_4843_s = fadd i32 %add40_4_4843_9, i32 %mul_4_4842_s

]]></Node>
<StgValue><ssdm name="add40_4_4843_s"/></StgValue>
</operation>
</state>

<state id="370" st_id="371">

<operation id="7067" st_id="370" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2967" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1944 %add40_4_4843_10 = fadd i32 %add40_4_4843_s, i32 %mul_4_4842_10

]]></Node>
<StgValue><ssdm name="add40_4_4843_10"/></StgValue>
</operation>
</state>

<state id="371" st_id="372">

<operation id="7068" st_id="371" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2967" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1944 %add40_4_4843_10 = fadd i32 %add40_4_4843_s, i32 %mul_4_4842_10

]]></Node>
<StgValue><ssdm name="add40_4_4843_10"/></StgValue>
</operation>
</state>

<state id="372" st_id="373">

<operation id="7069" st_id="372" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2967" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1944 %add40_4_4843_10 = fadd i32 %add40_4_4843_s, i32 %mul_4_4842_10

]]></Node>
<StgValue><ssdm name="add40_4_4843_10"/></StgValue>
</operation>
</state>

<state id="373" st_id="374">

<operation id="7070" st_id="373" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2967" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1944 %add40_4_4843_10 = fadd i32 %add40_4_4843_s, i32 %mul_4_4842_10

]]></Node>
<StgValue><ssdm name="add40_4_4843_10"/></StgValue>
</operation>
</state>

<state id="374" st_id="375">

<operation id="7071" st_id="374" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2970" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1947 %add40_4_4843_11 = fadd i32 %add40_4_4843_10, i32 %mul_4_4842_11

]]></Node>
<StgValue><ssdm name="add40_4_4843_11"/></StgValue>
</operation>
</state>

<state id="375" st_id="376">

<operation id="7072" st_id="375" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2970" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1947 %add40_4_4843_11 = fadd i32 %add40_4_4843_10, i32 %mul_4_4842_11

]]></Node>
<StgValue><ssdm name="add40_4_4843_11"/></StgValue>
</operation>
</state>

<state id="376" st_id="377">

<operation id="7073" st_id="376" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2970" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1947 %add40_4_4843_11 = fadd i32 %add40_4_4843_10, i32 %mul_4_4842_11

]]></Node>
<StgValue><ssdm name="add40_4_4843_11"/></StgValue>
</operation>
</state>

<state id="377" st_id="378">

<operation id="7074" st_id="377" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2970" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1947 %add40_4_4843_11 = fadd i32 %add40_4_4843_10, i32 %mul_4_4842_11

]]></Node>
<StgValue><ssdm name="add40_4_4843_11"/></StgValue>
</operation>
</state>

<state id="378" st_id="379">

<operation id="7075" st_id="378" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2973" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1950 %add40_4_4843_12 = fadd i32 %add40_4_4843_11, i32 %mul_4_4842_12

]]></Node>
<StgValue><ssdm name="add40_4_4843_12"/></StgValue>
</operation>
</state>

<state id="379" st_id="380">

<operation id="7076" st_id="379" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2973" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1950 %add40_4_4843_12 = fadd i32 %add40_4_4843_11, i32 %mul_4_4842_12

]]></Node>
<StgValue><ssdm name="add40_4_4843_12"/></StgValue>
</operation>
</state>

<state id="380" st_id="381">

<operation id="7077" st_id="380" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2973" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1950 %add40_4_4843_12 = fadd i32 %add40_4_4843_11, i32 %mul_4_4842_12

]]></Node>
<StgValue><ssdm name="add40_4_4843_12"/></StgValue>
</operation>
</state>

<state id="381" st_id="382">

<operation id="7078" st_id="381" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2973" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1950 %add40_4_4843_12 = fadd i32 %add40_4_4843_11, i32 %mul_4_4842_12

]]></Node>
<StgValue><ssdm name="add40_4_4843_12"/></StgValue>
</operation>
</state>

<state id="382" st_id="383">

<operation id="7079" st_id="382" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2976" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1953 %add40_4_4843_13 = fadd i32 %add40_4_4843_12, i32 %mul_4_4842_13

]]></Node>
<StgValue><ssdm name="add40_4_4843_13"/></StgValue>
</operation>
</state>

<state id="383" st_id="384">

<operation id="7080" st_id="383" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2976" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1953 %add40_4_4843_13 = fadd i32 %add40_4_4843_12, i32 %mul_4_4842_13

]]></Node>
<StgValue><ssdm name="add40_4_4843_13"/></StgValue>
</operation>
</state>

<state id="384" st_id="385">

<operation id="7081" st_id="384" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2976" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1953 %add40_4_4843_13 = fadd i32 %add40_4_4843_12, i32 %mul_4_4842_13

]]></Node>
<StgValue><ssdm name="add40_4_4843_13"/></StgValue>
</operation>
</state>

<state id="385" st_id="386">

<operation id="7082" st_id="385" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2976" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1953 %add40_4_4843_13 = fadd i32 %add40_4_4843_12, i32 %mul_4_4842_13

]]></Node>
<StgValue><ssdm name="add40_4_4843_13"/></StgValue>
</operation>
</state>

<state id="386" st_id="387">

<operation id="7083" st_id="386" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2979" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1956 %add40_4_4843_14 = fadd i32 %add40_4_4843_13, i32 %mul_4_4842_14

]]></Node>
<StgValue><ssdm name="add40_4_4843_14"/></StgValue>
</operation>
</state>

<state id="387" st_id="388">

<operation id="7084" st_id="387" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2979" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1956 %add40_4_4843_14 = fadd i32 %add40_4_4843_13, i32 %mul_4_4842_14

]]></Node>
<StgValue><ssdm name="add40_4_4843_14"/></StgValue>
</operation>
</state>

<state id="388" st_id="389">

<operation id="7085" st_id="388" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2979" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1956 %add40_4_4843_14 = fadd i32 %add40_4_4843_13, i32 %mul_4_4842_14

]]></Node>
<StgValue><ssdm name="add40_4_4843_14"/></StgValue>
</operation>
</state>

<state id="389" st_id="390">

<operation id="7086" st_id="389" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2979" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1956 %add40_4_4843_14 = fadd i32 %add40_4_4843_13, i32 %mul_4_4842_14

]]></Node>
<StgValue><ssdm name="add40_4_4843_14"/></StgValue>
</operation>
</state>

<state id="390" st_id="391">

<operation id="7087" st_id="390" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2982" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1959 %add40_4_4843_15 = fadd i32 %add40_4_4843_14, i32 %mul_4_4842_15

]]></Node>
<StgValue><ssdm name="add40_4_4843_15"/></StgValue>
</operation>
</state>

<state id="391" st_id="392">

<operation id="7088" st_id="391" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2982" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1959 %add40_4_4843_15 = fadd i32 %add40_4_4843_14, i32 %mul_4_4842_15

]]></Node>
<StgValue><ssdm name="add40_4_4843_15"/></StgValue>
</operation>
</state>

<state id="392" st_id="393">

<operation id="7089" st_id="392" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2982" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1959 %add40_4_4843_15 = fadd i32 %add40_4_4843_14, i32 %mul_4_4842_15

]]></Node>
<StgValue><ssdm name="add40_4_4843_15"/></StgValue>
</operation>
</state>

<state id="393" st_id="394">

<operation id="7090" st_id="393" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2982" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1959 %add40_4_4843_15 = fadd i32 %add40_4_4843_14, i32 %mul_4_4842_15

]]></Node>
<StgValue><ssdm name="add40_4_4843_15"/></StgValue>
</operation>
</state>

<state id="394" st_id="395">

<operation id="7091" st_id="394" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2985" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1962 %add40_4_4843_16 = fadd i32 %add40_4_4843_15, i32 %mul_4_4842_16

]]></Node>
<StgValue><ssdm name="add40_4_4843_16"/></StgValue>
</operation>
</state>

<state id="395" st_id="396">

<operation id="7092" st_id="395" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2985" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1962 %add40_4_4843_16 = fadd i32 %add40_4_4843_15, i32 %mul_4_4842_16

]]></Node>
<StgValue><ssdm name="add40_4_4843_16"/></StgValue>
</operation>
</state>

<state id="396" st_id="397">

<operation id="7093" st_id="396" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2985" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1962 %add40_4_4843_16 = fadd i32 %add40_4_4843_15, i32 %mul_4_4842_16

]]></Node>
<StgValue><ssdm name="add40_4_4843_16"/></StgValue>
</operation>
</state>

<state id="397" st_id="398">

<operation id="7094" st_id="397" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2985" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1962 %add40_4_4843_16 = fadd i32 %add40_4_4843_15, i32 %mul_4_4842_16

]]></Node>
<StgValue><ssdm name="add40_4_4843_16"/></StgValue>
</operation>
</state>

<state id="398" st_id="399">

<operation id="7095" st_id="398" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2988" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1965 %add40_4_4843_17 = fadd i32 %add40_4_4843_16, i32 %mul_4_4842_17

]]></Node>
<StgValue><ssdm name="add40_4_4843_17"/></StgValue>
</operation>
</state>

<state id="399" st_id="400">

<operation id="7096" st_id="399" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2988" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1965 %add40_4_4843_17 = fadd i32 %add40_4_4843_16, i32 %mul_4_4842_17

]]></Node>
<StgValue><ssdm name="add40_4_4843_17"/></StgValue>
</operation>
</state>

<state id="400" st_id="401">

<operation id="7097" st_id="400" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2988" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1965 %add40_4_4843_17 = fadd i32 %add40_4_4843_16, i32 %mul_4_4842_17

]]></Node>
<StgValue><ssdm name="add40_4_4843_17"/></StgValue>
</operation>
</state>

<state id="401" st_id="402">

<operation id="7098" st_id="401" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2988" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1965 %add40_4_4843_17 = fadd i32 %add40_4_4843_16, i32 %mul_4_4842_17

]]></Node>
<StgValue><ssdm name="add40_4_4843_17"/></StgValue>
</operation>
</state>

<state id="402" st_id="403">

<operation id="7099" st_id="402" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2991" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1968 %add40_4_4843_18 = fadd i32 %add40_4_4843_17, i32 %mul_4_4842_18

]]></Node>
<StgValue><ssdm name="add40_4_4843_18"/></StgValue>
</operation>
</state>

<state id="403" st_id="404">

<operation id="7100" st_id="403" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2991" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1968 %add40_4_4843_18 = fadd i32 %add40_4_4843_17, i32 %mul_4_4842_18

]]></Node>
<StgValue><ssdm name="add40_4_4843_18"/></StgValue>
</operation>
</state>

<state id="404" st_id="405">

<operation id="7101" st_id="404" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2991" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1968 %add40_4_4843_18 = fadd i32 %add40_4_4843_17, i32 %mul_4_4842_18

]]></Node>
<StgValue><ssdm name="add40_4_4843_18"/></StgValue>
</operation>
</state>

<state id="405" st_id="406">

<operation id="7102" st_id="405" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2991" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1968 %add40_4_4843_18 = fadd i32 %add40_4_4843_17, i32 %mul_4_4842_18

]]></Node>
<StgValue><ssdm name="add40_4_4843_18"/></StgValue>
</operation>
</state>

<state id="406" st_id="407">

<operation id="7103" st_id="406" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2994" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1971 %add40_4_1 = fadd i32 %add40_4_4843_18, i32 %mul_4_1

]]></Node>
<StgValue><ssdm name="add40_4_1"/></StgValue>
</operation>
</state>

<state id="407" st_id="408">

<operation id="7104" st_id="407" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2994" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1971 %add40_4_1 = fadd i32 %add40_4_4843_18, i32 %mul_4_1

]]></Node>
<StgValue><ssdm name="add40_4_1"/></StgValue>
</operation>
</state>

<state id="408" st_id="409">

<operation id="7105" st_id="408" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2994" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1971 %add40_4_1 = fadd i32 %add40_4_4843_18, i32 %mul_4_1

]]></Node>
<StgValue><ssdm name="add40_4_1"/></StgValue>
</operation>
</state>

<state id="409" st_id="410">

<operation id="7106" st_id="409" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2994" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1971 %add40_4_1 = fadd i32 %add40_4_4843_18, i32 %mul_4_1

]]></Node>
<StgValue><ssdm name="add40_4_1"/></StgValue>
</operation>
</state>

<state id="410" st_id="411">

<operation id="7107" st_id="410" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2997" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1974 %add40_4_1_s = fadd i32 %add40_4_1, i32 %mul_4_1_s

]]></Node>
<StgValue><ssdm name="add40_4_1_s"/></StgValue>
</operation>
</state>

<state id="411" st_id="412">

<operation id="7108" st_id="411" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2997" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1974 %add40_4_1_s = fadd i32 %add40_4_1, i32 %mul_4_1_s

]]></Node>
<StgValue><ssdm name="add40_4_1_s"/></StgValue>
</operation>
</state>

<state id="412" st_id="413">

<operation id="7109" st_id="412" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2997" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1974 %add40_4_1_s = fadd i32 %add40_4_1, i32 %mul_4_1_s

]]></Node>
<StgValue><ssdm name="add40_4_1_s"/></StgValue>
</operation>
</state>

<state id="413" st_id="414">

<operation id="7110" st_id="413" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2997" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1974 %add40_4_1_s = fadd i32 %add40_4_1, i32 %mul_4_1_s

]]></Node>
<StgValue><ssdm name="add40_4_1_s"/></StgValue>
</operation>
</state>

<state id="414" st_id="415">

<operation id="7111" st_id="414" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3000" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1977 %add40_4_1_20 = fadd i32 %add40_4_1_s, i32 %mul_4_1_20

]]></Node>
<StgValue><ssdm name="add40_4_1_20"/></StgValue>
</operation>
</state>

<state id="415" st_id="416">

<operation id="7112" st_id="415" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3000" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1977 %add40_4_1_20 = fadd i32 %add40_4_1_s, i32 %mul_4_1_20

]]></Node>
<StgValue><ssdm name="add40_4_1_20"/></StgValue>
</operation>
</state>

<state id="416" st_id="417">

<operation id="7113" st_id="416" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3000" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1977 %add40_4_1_20 = fadd i32 %add40_4_1_s, i32 %mul_4_1_20

]]></Node>
<StgValue><ssdm name="add40_4_1_20"/></StgValue>
</operation>
</state>

<state id="417" st_id="418">

<operation id="7114" st_id="417" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3000" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1977 %add40_4_1_20 = fadd i32 %add40_4_1_s, i32 %mul_4_1_20

]]></Node>
<StgValue><ssdm name="add40_4_1_20"/></StgValue>
</operation>
</state>

<state id="418" st_id="419">

<operation id="7115" st_id="418" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3003" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1980 %add40_4_1_21 = fadd i32 %add40_4_1_20, i32 %mul_4_1_21

]]></Node>
<StgValue><ssdm name="add40_4_1_21"/></StgValue>
</operation>
</state>

<state id="419" st_id="420">

<operation id="7116" st_id="419" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3003" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1980 %add40_4_1_21 = fadd i32 %add40_4_1_20, i32 %mul_4_1_21

]]></Node>
<StgValue><ssdm name="add40_4_1_21"/></StgValue>
</operation>
</state>

<state id="420" st_id="421">

<operation id="7117" st_id="420" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3003" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1980 %add40_4_1_21 = fadd i32 %add40_4_1_20, i32 %mul_4_1_21

]]></Node>
<StgValue><ssdm name="add40_4_1_21"/></StgValue>
</operation>
</state>

<state id="421" st_id="422">

<operation id="7118" st_id="421" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3003" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1980 %add40_4_1_21 = fadd i32 %add40_4_1_20, i32 %mul_4_1_21

]]></Node>
<StgValue><ssdm name="add40_4_1_21"/></StgValue>
</operation>
</state>

<state id="422" st_id="423">

<operation id="7119" st_id="422" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3006" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1983 %add40_4_1_22 = fadd i32 %add40_4_1_21, i32 %mul_4_1_22

]]></Node>
<StgValue><ssdm name="add40_4_1_22"/></StgValue>
</operation>
</state>

<state id="423" st_id="424">

<operation id="7120" st_id="423" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3006" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1983 %add40_4_1_22 = fadd i32 %add40_4_1_21, i32 %mul_4_1_22

]]></Node>
<StgValue><ssdm name="add40_4_1_22"/></StgValue>
</operation>
</state>

<state id="424" st_id="425">

<operation id="7121" st_id="424" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3006" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1983 %add40_4_1_22 = fadd i32 %add40_4_1_21, i32 %mul_4_1_22

]]></Node>
<StgValue><ssdm name="add40_4_1_22"/></StgValue>
</operation>
</state>

<state id="425" st_id="426">

<operation id="7122" st_id="425" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3006" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1983 %add40_4_1_22 = fadd i32 %add40_4_1_21, i32 %mul_4_1_22

]]></Node>
<StgValue><ssdm name="add40_4_1_22"/></StgValue>
</operation>
</state>

<state id="426" st_id="427">

<operation id="7123" st_id="426" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3009" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1986 %add40_4_1_5 = fadd i32 %add40_4_1_22, i32 %mul_4_1_5

]]></Node>
<StgValue><ssdm name="add40_4_1_5"/></StgValue>
</operation>
</state>

<state id="427" st_id="428">

<operation id="7124" st_id="427" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3009" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1986 %add40_4_1_5 = fadd i32 %add40_4_1_22, i32 %mul_4_1_5

]]></Node>
<StgValue><ssdm name="add40_4_1_5"/></StgValue>
</operation>
</state>

<state id="428" st_id="429">

<operation id="7125" st_id="428" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3009" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1986 %add40_4_1_5 = fadd i32 %add40_4_1_22, i32 %mul_4_1_5

]]></Node>
<StgValue><ssdm name="add40_4_1_5"/></StgValue>
</operation>
</state>

<state id="429" st_id="430">

<operation id="7126" st_id="429" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3009" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1986 %add40_4_1_5 = fadd i32 %add40_4_1_22, i32 %mul_4_1_5

]]></Node>
<StgValue><ssdm name="add40_4_1_5"/></StgValue>
</operation>
</state>

<state id="430" st_id="431">

<operation id="7127" st_id="430" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3012" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1989 %add40_4_1_6 = fadd i32 %add40_4_1_5, i32 %mul_4_1_6

]]></Node>
<StgValue><ssdm name="add40_4_1_6"/></StgValue>
</operation>
</state>

<state id="431" st_id="432">

<operation id="7128" st_id="431" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3012" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1989 %add40_4_1_6 = fadd i32 %add40_4_1_5, i32 %mul_4_1_6

]]></Node>
<StgValue><ssdm name="add40_4_1_6"/></StgValue>
</operation>
</state>

<state id="432" st_id="433">

<operation id="7129" st_id="432" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3012" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1989 %add40_4_1_6 = fadd i32 %add40_4_1_5, i32 %mul_4_1_6

]]></Node>
<StgValue><ssdm name="add40_4_1_6"/></StgValue>
</operation>
</state>

<state id="433" st_id="434">

<operation id="7130" st_id="433" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3012" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1989 %add40_4_1_6 = fadd i32 %add40_4_1_5, i32 %mul_4_1_6

]]></Node>
<StgValue><ssdm name="add40_4_1_6"/></StgValue>
</operation>
</state>

<state id="434" st_id="435">

<operation id="7131" st_id="434" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3015" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1992 %add40_4_1_7 = fadd i32 %add40_4_1_6, i32 %mul_4_1_7

]]></Node>
<StgValue><ssdm name="add40_4_1_7"/></StgValue>
</operation>
</state>

<state id="435" st_id="436">

<operation id="7132" st_id="435" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3015" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1992 %add40_4_1_7 = fadd i32 %add40_4_1_6, i32 %mul_4_1_7

]]></Node>
<StgValue><ssdm name="add40_4_1_7"/></StgValue>
</operation>
</state>

<state id="436" st_id="437">

<operation id="7133" st_id="436" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3015" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1992 %add40_4_1_7 = fadd i32 %add40_4_1_6, i32 %mul_4_1_7

]]></Node>
<StgValue><ssdm name="add40_4_1_7"/></StgValue>
</operation>
</state>

<state id="437" st_id="438">

<operation id="7134" st_id="437" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3015" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1992 %add40_4_1_7 = fadd i32 %add40_4_1_6, i32 %mul_4_1_7

]]></Node>
<StgValue><ssdm name="add40_4_1_7"/></StgValue>
</operation>
</state>

<state id="438" st_id="439">

<operation id="7135" st_id="438" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3018" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1995 %add40_4_1_8 = fadd i32 %add40_4_1_7, i32 %mul_4_1_8

]]></Node>
<StgValue><ssdm name="add40_4_1_8"/></StgValue>
</operation>
</state>

<state id="439" st_id="440">

<operation id="7136" st_id="439" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3018" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1995 %add40_4_1_8 = fadd i32 %add40_4_1_7, i32 %mul_4_1_8

]]></Node>
<StgValue><ssdm name="add40_4_1_8"/></StgValue>
</operation>
</state>

<state id="440" st_id="441">

<operation id="7137" st_id="440" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3018" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1995 %add40_4_1_8 = fadd i32 %add40_4_1_7, i32 %mul_4_1_8

]]></Node>
<StgValue><ssdm name="add40_4_1_8"/></StgValue>
</operation>
</state>

<state id="441" st_id="442">

<operation id="7138" st_id="441" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3018" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1995 %add40_4_1_8 = fadd i32 %add40_4_1_7, i32 %mul_4_1_8

]]></Node>
<StgValue><ssdm name="add40_4_1_8"/></StgValue>
</operation>
</state>

<state id="442" st_id="443">

<operation id="7139" st_id="442" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3021" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1998 %add40_4_1_9 = fadd i32 %add40_4_1_8, i32 %mul_4_1_9

]]></Node>
<StgValue><ssdm name="add40_4_1_9"/></StgValue>
</operation>
</state>

<state id="443" st_id="444">

<operation id="7140" st_id="443" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3021" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1998 %add40_4_1_9 = fadd i32 %add40_4_1_8, i32 %mul_4_1_9

]]></Node>
<StgValue><ssdm name="add40_4_1_9"/></StgValue>
</operation>
</state>

<state id="444" st_id="445">

<operation id="7141" st_id="444" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3021" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1998 %add40_4_1_9 = fadd i32 %add40_4_1_8, i32 %mul_4_1_9

]]></Node>
<StgValue><ssdm name="add40_4_1_9"/></StgValue>
</operation>
</state>

<state id="445" st_id="446">

<operation id="7142" st_id="445" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3021" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:1998 %add40_4_1_9 = fadd i32 %add40_4_1_8, i32 %mul_4_1_9

]]></Node>
<StgValue><ssdm name="add40_4_1_9"/></StgValue>
</operation>
</state>

<state id="446" st_id="447">

<operation id="7143" st_id="446" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3024" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2001 %add40_4_1_10 = fadd i32 %add40_4_1_9, i32 %mul_4_1_10

]]></Node>
<StgValue><ssdm name="add40_4_1_10"/></StgValue>
</operation>
</state>

<state id="447" st_id="448">

<operation id="7144" st_id="447" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3024" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2001 %add40_4_1_10 = fadd i32 %add40_4_1_9, i32 %mul_4_1_10

]]></Node>
<StgValue><ssdm name="add40_4_1_10"/></StgValue>
</operation>
</state>

<state id="448" st_id="449">

<operation id="7145" st_id="448" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3024" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2001 %add40_4_1_10 = fadd i32 %add40_4_1_9, i32 %mul_4_1_10

]]></Node>
<StgValue><ssdm name="add40_4_1_10"/></StgValue>
</operation>
</state>

<state id="449" st_id="450">

<operation id="7146" st_id="449" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3024" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2001 %add40_4_1_10 = fadd i32 %add40_4_1_9, i32 %mul_4_1_10

]]></Node>
<StgValue><ssdm name="add40_4_1_10"/></StgValue>
</operation>
</state>

<state id="450" st_id="451">

<operation id="7147" st_id="450" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3027" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2004 %add40_4_1_11 = fadd i32 %add40_4_1_10, i32 %mul_4_1_11

]]></Node>
<StgValue><ssdm name="add40_4_1_11"/></StgValue>
</operation>
</state>

<state id="451" st_id="452">

<operation id="7148" st_id="451" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3027" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2004 %add40_4_1_11 = fadd i32 %add40_4_1_10, i32 %mul_4_1_11

]]></Node>
<StgValue><ssdm name="add40_4_1_11"/></StgValue>
</operation>
</state>

<state id="452" st_id="453">

<operation id="7149" st_id="452" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3027" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2004 %add40_4_1_11 = fadd i32 %add40_4_1_10, i32 %mul_4_1_11

]]></Node>
<StgValue><ssdm name="add40_4_1_11"/></StgValue>
</operation>
</state>

<state id="453" st_id="454">

<operation id="7150" st_id="453" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3027" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2004 %add40_4_1_11 = fadd i32 %add40_4_1_10, i32 %mul_4_1_11

]]></Node>
<StgValue><ssdm name="add40_4_1_11"/></StgValue>
</operation>
</state>

<state id="454" st_id="455">

<operation id="7151" st_id="454" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3030" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2007 %add40_4_1_12 = fadd i32 %add40_4_1_11, i32 %mul_4_1_12

]]></Node>
<StgValue><ssdm name="add40_4_1_12"/></StgValue>
</operation>
</state>

<state id="455" st_id="456">

<operation id="7152" st_id="455" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3030" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2007 %add40_4_1_12 = fadd i32 %add40_4_1_11, i32 %mul_4_1_12

]]></Node>
<StgValue><ssdm name="add40_4_1_12"/></StgValue>
</operation>
</state>

<state id="456" st_id="457">

<operation id="7153" st_id="456" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3030" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2007 %add40_4_1_12 = fadd i32 %add40_4_1_11, i32 %mul_4_1_12

]]></Node>
<StgValue><ssdm name="add40_4_1_12"/></StgValue>
</operation>
</state>

<state id="457" st_id="458">

<operation id="7154" st_id="457" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3030" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2007 %add40_4_1_12 = fadd i32 %add40_4_1_11, i32 %mul_4_1_12

]]></Node>
<StgValue><ssdm name="add40_4_1_12"/></StgValue>
</operation>
</state>

<state id="458" st_id="459">

<operation id="7155" st_id="458" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3033" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2010 %add40_4_1_13 = fadd i32 %add40_4_1_12, i32 %mul_4_1_13

]]></Node>
<StgValue><ssdm name="add40_4_1_13"/></StgValue>
</operation>
</state>

<state id="459" st_id="460">

<operation id="7156" st_id="459" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3033" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2010 %add40_4_1_13 = fadd i32 %add40_4_1_12, i32 %mul_4_1_13

]]></Node>
<StgValue><ssdm name="add40_4_1_13"/></StgValue>
</operation>
</state>

<state id="460" st_id="461">

<operation id="7157" st_id="460" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3033" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2010 %add40_4_1_13 = fadd i32 %add40_4_1_12, i32 %mul_4_1_13

]]></Node>
<StgValue><ssdm name="add40_4_1_13"/></StgValue>
</operation>
</state>

<state id="461" st_id="462">

<operation id="7158" st_id="461" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3033" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2010 %add40_4_1_13 = fadd i32 %add40_4_1_12, i32 %mul_4_1_13

]]></Node>
<StgValue><ssdm name="add40_4_1_13"/></StgValue>
</operation>
</state>

<state id="462" st_id="463">

<operation id="7159" st_id="462" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3036" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2013 %add40_4_1_14 = fadd i32 %add40_4_1_13, i32 %mul_4_1_14

]]></Node>
<StgValue><ssdm name="add40_4_1_14"/></StgValue>
</operation>
</state>

<state id="463" st_id="464">

<operation id="7160" st_id="463" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3036" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2013 %add40_4_1_14 = fadd i32 %add40_4_1_13, i32 %mul_4_1_14

]]></Node>
<StgValue><ssdm name="add40_4_1_14"/></StgValue>
</operation>
</state>

<state id="464" st_id="465">

<operation id="7161" st_id="464" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3036" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2013 %add40_4_1_14 = fadd i32 %add40_4_1_13, i32 %mul_4_1_14

]]></Node>
<StgValue><ssdm name="add40_4_1_14"/></StgValue>
</operation>
</state>

<state id="465" st_id="466">

<operation id="7162" st_id="465" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3036" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2013 %add40_4_1_14 = fadd i32 %add40_4_1_13, i32 %mul_4_1_14

]]></Node>
<StgValue><ssdm name="add40_4_1_14"/></StgValue>
</operation>
</state>

<state id="466" st_id="467">

<operation id="7163" st_id="466" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3039" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2016 %add40_4_1_15 = fadd i32 %add40_4_1_14, i32 %mul_4_1_15

]]></Node>
<StgValue><ssdm name="add40_4_1_15"/></StgValue>
</operation>
</state>

<state id="467" st_id="468">

<operation id="7164" st_id="467" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3039" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2016 %add40_4_1_15 = fadd i32 %add40_4_1_14, i32 %mul_4_1_15

]]></Node>
<StgValue><ssdm name="add40_4_1_15"/></StgValue>
</operation>
</state>

<state id="468" st_id="469">

<operation id="7165" st_id="468" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3039" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2016 %add40_4_1_15 = fadd i32 %add40_4_1_14, i32 %mul_4_1_15

]]></Node>
<StgValue><ssdm name="add40_4_1_15"/></StgValue>
</operation>
</state>

<state id="469" st_id="470">

<operation id="7166" st_id="469" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3039" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2016 %add40_4_1_15 = fadd i32 %add40_4_1_14, i32 %mul_4_1_15

]]></Node>
<StgValue><ssdm name="add40_4_1_15"/></StgValue>
</operation>
</state>

<state id="470" st_id="471">

<operation id="7167" st_id="470" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3042" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2019 %add40_4_1_16 = fadd i32 %add40_4_1_15, i32 %mul_4_1_16

]]></Node>
<StgValue><ssdm name="add40_4_1_16"/></StgValue>
</operation>
</state>

<state id="471" st_id="472">

<operation id="7168" st_id="471" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3042" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2019 %add40_4_1_16 = fadd i32 %add40_4_1_15, i32 %mul_4_1_16

]]></Node>
<StgValue><ssdm name="add40_4_1_16"/></StgValue>
</operation>
</state>

<state id="472" st_id="473">

<operation id="7169" st_id="472" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3042" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2019 %add40_4_1_16 = fadd i32 %add40_4_1_15, i32 %mul_4_1_16

]]></Node>
<StgValue><ssdm name="add40_4_1_16"/></StgValue>
</operation>
</state>

<state id="473" st_id="474">

<operation id="7170" st_id="473" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3042" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2019 %add40_4_1_16 = fadd i32 %add40_4_1_15, i32 %mul_4_1_16

]]></Node>
<StgValue><ssdm name="add40_4_1_16"/></StgValue>
</operation>
</state>

<state id="474" st_id="475">

<operation id="7171" st_id="474" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3045" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2022 %add40_4_1_17 = fadd i32 %add40_4_1_16, i32 %mul_4_1_17

]]></Node>
<StgValue><ssdm name="add40_4_1_17"/></StgValue>
</operation>
</state>

<state id="475" st_id="476">

<operation id="7172" st_id="475" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3045" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2022 %add40_4_1_17 = fadd i32 %add40_4_1_16, i32 %mul_4_1_17

]]></Node>
<StgValue><ssdm name="add40_4_1_17"/></StgValue>
</operation>
</state>

<state id="476" st_id="477">

<operation id="7173" st_id="476" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3045" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2022 %add40_4_1_17 = fadd i32 %add40_4_1_16, i32 %mul_4_1_17

]]></Node>
<StgValue><ssdm name="add40_4_1_17"/></StgValue>
</operation>
</state>

<state id="477" st_id="478">

<operation id="7174" st_id="477" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3045" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2022 %add40_4_1_17 = fadd i32 %add40_4_1_16, i32 %mul_4_1_17

]]></Node>
<StgValue><ssdm name="add40_4_1_17"/></StgValue>
</operation>
</state>

<state id="478" st_id="479">

<operation id="7175" st_id="478" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3048" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2025 %add40_4_1_18 = fadd i32 %add40_4_1_17, i32 %mul_4_1_18

]]></Node>
<StgValue><ssdm name="add40_4_1_18"/></StgValue>
</operation>
</state>

<state id="479" st_id="480">

<operation id="7176" st_id="479" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3048" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2025 %add40_4_1_18 = fadd i32 %add40_4_1_17, i32 %mul_4_1_18

]]></Node>
<StgValue><ssdm name="add40_4_1_18"/></StgValue>
</operation>
</state>

<state id="480" st_id="481">

<operation id="7177" st_id="480" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3048" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2025 %add40_4_1_18 = fadd i32 %add40_4_1_17, i32 %mul_4_1_18

]]></Node>
<StgValue><ssdm name="add40_4_1_18"/></StgValue>
</operation>
</state>

<state id="481" st_id="482">

<operation id="7178" st_id="481" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3048" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2025 %add40_4_1_18 = fadd i32 %add40_4_1_17, i32 %mul_4_1_18

]]></Node>
<StgValue><ssdm name="add40_4_1_18"/></StgValue>
</operation>
</state>

<state id="482" st_id="483">

<operation id="7179" st_id="482" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3051" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2028 %add40_4_1_19 = fadd i32 %add40_4_1_18, i32 %mul_4_1_19

]]></Node>
<StgValue><ssdm name="add40_4_1_19"/></StgValue>
</operation>
</state>

<state id="483" st_id="484">

<operation id="7180" st_id="483" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3051" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2028 %add40_4_1_19 = fadd i32 %add40_4_1_18, i32 %mul_4_1_19

]]></Node>
<StgValue><ssdm name="add40_4_1_19"/></StgValue>
</operation>
</state>

<state id="484" st_id="485">

<operation id="7181" st_id="484" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3051" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2028 %add40_4_1_19 = fadd i32 %add40_4_1_18, i32 %mul_4_1_19

]]></Node>
<StgValue><ssdm name="add40_4_1_19"/></StgValue>
</operation>
</state>

<state id="485" st_id="486">

<operation id="7182" st_id="485" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3051" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2028 %add40_4_1_19 = fadd i32 %add40_4_1_18, i32 %mul_4_1_19

]]></Node>
<StgValue><ssdm name="add40_4_1_19"/></StgValue>
</operation>
</state>

<state id="486" st_id="487">

<operation id="7183" st_id="486" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3054" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2031 %add40_4_1_1 = fadd i32 %add40_4_1_19, i32 %mul_4_1_1

]]></Node>
<StgValue><ssdm name="add40_4_1_1"/></StgValue>
</operation>
</state>

<state id="487" st_id="488">

<operation id="7184" st_id="487" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3054" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2031 %add40_4_1_1 = fadd i32 %add40_4_1_19, i32 %mul_4_1_1

]]></Node>
<StgValue><ssdm name="add40_4_1_1"/></StgValue>
</operation>
</state>

<state id="488" st_id="489">

<operation id="7185" st_id="488" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3054" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2031 %add40_4_1_1 = fadd i32 %add40_4_1_19, i32 %mul_4_1_1

]]></Node>
<StgValue><ssdm name="add40_4_1_1"/></StgValue>
</operation>
</state>

<state id="489" st_id="490">

<operation id="7186" st_id="489" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3054" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2031 %add40_4_1_1 = fadd i32 %add40_4_1_19, i32 %mul_4_1_1

]]></Node>
<StgValue><ssdm name="add40_4_1_1"/></StgValue>
</operation>
</state>

<state id="490" st_id="491">

<operation id="7187" st_id="490" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3057" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2034 %add40_4_1_1_1 = fadd i32 %add40_4_1_1, i32 %mul_4_1_1_1

]]></Node>
<StgValue><ssdm name="add40_4_1_1_1"/></StgValue>
</operation>
</state>

<state id="491" st_id="492">

<operation id="7188" st_id="491" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3057" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2034 %add40_4_1_1_1 = fadd i32 %add40_4_1_1, i32 %mul_4_1_1_1

]]></Node>
<StgValue><ssdm name="add40_4_1_1_1"/></StgValue>
</operation>
</state>

<state id="492" st_id="493">

<operation id="7189" st_id="492" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3057" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2034 %add40_4_1_1_1 = fadd i32 %add40_4_1_1, i32 %mul_4_1_1_1

]]></Node>
<StgValue><ssdm name="add40_4_1_1_1"/></StgValue>
</operation>
</state>

<state id="493" st_id="494">

<operation id="7190" st_id="493" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3057" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2034 %add40_4_1_1_1 = fadd i32 %add40_4_1_1, i32 %mul_4_1_1_1

]]></Node>
<StgValue><ssdm name="add40_4_1_1_1"/></StgValue>
</operation>
</state>

<state id="494" st_id="495">

<operation id="7191" st_id="494" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3060" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2037 %add40_4_1_1_2 = fadd i32 %add40_4_1_1_1, i32 %mul_4_1_1_2

]]></Node>
<StgValue><ssdm name="add40_4_1_1_2"/></StgValue>
</operation>
</state>

<state id="495" st_id="496">

<operation id="7192" st_id="495" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3060" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2037 %add40_4_1_1_2 = fadd i32 %add40_4_1_1_1, i32 %mul_4_1_1_2

]]></Node>
<StgValue><ssdm name="add40_4_1_1_2"/></StgValue>
</operation>
</state>

<state id="496" st_id="497">

<operation id="7193" st_id="496" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3060" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2037 %add40_4_1_1_2 = fadd i32 %add40_4_1_1_1, i32 %mul_4_1_1_2

]]></Node>
<StgValue><ssdm name="add40_4_1_1_2"/></StgValue>
</operation>
</state>

<state id="497" st_id="498">

<operation id="7194" st_id="497" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3060" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2037 %add40_4_1_1_2 = fadd i32 %add40_4_1_1_1, i32 %mul_4_1_1_2

]]></Node>
<StgValue><ssdm name="add40_4_1_1_2"/></StgValue>
</operation>
</state>

<state id="498" st_id="499">

<operation id="7195" st_id="498" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3063" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2040 %add40_4_1_1_3 = fadd i32 %add40_4_1_1_2, i32 %mul_4_1_1_3

]]></Node>
<StgValue><ssdm name="add40_4_1_1_3"/></StgValue>
</operation>
</state>

<state id="499" st_id="500">

<operation id="7196" st_id="499" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3063" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2040 %add40_4_1_1_3 = fadd i32 %add40_4_1_1_2, i32 %mul_4_1_1_3

]]></Node>
<StgValue><ssdm name="add40_4_1_1_3"/></StgValue>
</operation>
</state>

<state id="500" st_id="501">

<operation id="7197" st_id="500" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3063" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2040 %add40_4_1_1_3 = fadd i32 %add40_4_1_1_2, i32 %mul_4_1_1_3

]]></Node>
<StgValue><ssdm name="add40_4_1_1_3"/></StgValue>
</operation>
</state>

<state id="501" st_id="502">

<operation id="7198" st_id="501" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3063" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2040 %add40_4_1_1_3 = fadd i32 %add40_4_1_1_2, i32 %mul_4_1_1_3

]]></Node>
<StgValue><ssdm name="add40_4_1_1_3"/></StgValue>
</operation>
</state>

<state id="502" st_id="503">

<operation id="7199" st_id="502" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3066" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2043 %add40_4_1_1_4 = fadd i32 %add40_4_1_1_3, i32 %mul_4_1_1_4

]]></Node>
<StgValue><ssdm name="add40_4_1_1_4"/></StgValue>
</operation>
</state>

<state id="503" st_id="504">

<operation id="7200" st_id="503" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3066" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2043 %add40_4_1_1_4 = fadd i32 %add40_4_1_1_3, i32 %mul_4_1_1_4

]]></Node>
<StgValue><ssdm name="add40_4_1_1_4"/></StgValue>
</operation>
</state>

<state id="504" st_id="505">

<operation id="7201" st_id="504" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3066" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2043 %add40_4_1_1_4 = fadd i32 %add40_4_1_1_3, i32 %mul_4_1_1_4

]]></Node>
<StgValue><ssdm name="add40_4_1_1_4"/></StgValue>
</operation>
</state>

<state id="505" st_id="506">

<operation id="7202" st_id="505" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3066" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2043 %add40_4_1_1_4 = fadd i32 %add40_4_1_1_3, i32 %mul_4_1_1_4

]]></Node>
<StgValue><ssdm name="add40_4_1_1_4"/></StgValue>
</operation>
</state>

<state id="506" st_id="507">

<operation id="7203" st_id="506" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3069" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2046 %add40_4_1_1_5 = fadd i32 %add40_4_1_1_4, i32 %mul_4_1_1_5

]]></Node>
<StgValue><ssdm name="add40_4_1_1_5"/></StgValue>
</operation>
</state>

<state id="507" st_id="508">

<operation id="7204" st_id="507" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3069" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2046 %add40_4_1_1_5 = fadd i32 %add40_4_1_1_4, i32 %mul_4_1_1_5

]]></Node>
<StgValue><ssdm name="add40_4_1_1_5"/></StgValue>
</operation>
</state>

<state id="508" st_id="509">

<operation id="7205" st_id="508" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3069" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2046 %add40_4_1_1_5 = fadd i32 %add40_4_1_1_4, i32 %mul_4_1_1_5

]]></Node>
<StgValue><ssdm name="add40_4_1_1_5"/></StgValue>
</operation>
</state>

<state id="509" st_id="510">

<operation id="7206" st_id="509" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3069" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2046 %add40_4_1_1_5 = fadd i32 %add40_4_1_1_4, i32 %mul_4_1_1_5

]]></Node>
<StgValue><ssdm name="add40_4_1_1_5"/></StgValue>
</operation>
</state>

<state id="510" st_id="511">

<operation id="7207" st_id="510" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3072" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2049 %add40_4_1_1_6 = fadd i32 %add40_4_1_1_5, i32 %mul_4_1_1_6

]]></Node>
<StgValue><ssdm name="add40_4_1_1_6"/></StgValue>
</operation>
</state>

<state id="511" st_id="512">

<operation id="7208" st_id="511" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3072" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2049 %add40_4_1_1_6 = fadd i32 %add40_4_1_1_5, i32 %mul_4_1_1_6

]]></Node>
<StgValue><ssdm name="add40_4_1_1_6"/></StgValue>
</operation>
</state>

<state id="512" st_id="513">

<operation id="7209" st_id="512" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3072" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2049 %add40_4_1_1_6 = fadd i32 %add40_4_1_1_5, i32 %mul_4_1_1_6

]]></Node>
<StgValue><ssdm name="add40_4_1_1_6"/></StgValue>
</operation>
</state>

<state id="513" st_id="514">

<operation id="7210" st_id="513" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3072" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2049 %add40_4_1_1_6 = fadd i32 %add40_4_1_1_5, i32 %mul_4_1_1_6

]]></Node>
<StgValue><ssdm name="add40_4_1_1_6"/></StgValue>
</operation>
</state>

<state id="514" st_id="515">

<operation id="7211" st_id="514" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3075" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2052 %add40_4_1_1_7 = fadd i32 %add40_4_1_1_6, i32 %mul_4_1_1_7

]]></Node>
<StgValue><ssdm name="add40_4_1_1_7"/></StgValue>
</operation>
</state>

<state id="515" st_id="516">

<operation id="7212" st_id="515" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3075" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2052 %add40_4_1_1_7 = fadd i32 %add40_4_1_1_6, i32 %mul_4_1_1_7

]]></Node>
<StgValue><ssdm name="add40_4_1_1_7"/></StgValue>
</operation>
</state>

<state id="516" st_id="517">

<operation id="7213" st_id="516" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3075" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2052 %add40_4_1_1_7 = fadd i32 %add40_4_1_1_6, i32 %mul_4_1_1_7

]]></Node>
<StgValue><ssdm name="add40_4_1_1_7"/></StgValue>
</operation>
</state>

<state id="517" st_id="518">

<operation id="7214" st_id="517" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3075" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2052 %add40_4_1_1_7 = fadd i32 %add40_4_1_1_6, i32 %mul_4_1_1_7

]]></Node>
<StgValue><ssdm name="add40_4_1_1_7"/></StgValue>
</operation>
</state>

<state id="518" st_id="519">

<operation id="7215" st_id="518" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3078" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2055 %add40_4_1_1_8 = fadd i32 %add40_4_1_1_7, i32 %mul_4_1_1_8

]]></Node>
<StgValue><ssdm name="add40_4_1_1_8"/></StgValue>
</operation>
</state>

<state id="519" st_id="520">

<operation id="7216" st_id="519" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3078" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2055 %add40_4_1_1_8 = fadd i32 %add40_4_1_1_7, i32 %mul_4_1_1_8

]]></Node>
<StgValue><ssdm name="add40_4_1_1_8"/></StgValue>
</operation>
</state>

<state id="520" st_id="521">

<operation id="7217" st_id="520" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3078" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2055 %add40_4_1_1_8 = fadd i32 %add40_4_1_1_7, i32 %mul_4_1_1_8

]]></Node>
<StgValue><ssdm name="add40_4_1_1_8"/></StgValue>
</operation>
</state>

<state id="521" st_id="522">

<operation id="7218" st_id="521" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3078" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2055 %add40_4_1_1_8 = fadd i32 %add40_4_1_1_7, i32 %mul_4_1_1_8

]]></Node>
<StgValue><ssdm name="add40_4_1_1_8"/></StgValue>
</operation>
</state>

<state id="522" st_id="523">

<operation id="7219" st_id="522" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3081" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2058 %add40_4_1_1_9 = fadd i32 %add40_4_1_1_8, i32 %mul_4_1_1_9

]]></Node>
<StgValue><ssdm name="add40_4_1_1_9"/></StgValue>
</operation>
</state>

<state id="523" st_id="524">

<operation id="7220" st_id="523" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3081" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2058 %add40_4_1_1_9 = fadd i32 %add40_4_1_1_8, i32 %mul_4_1_1_9

]]></Node>
<StgValue><ssdm name="add40_4_1_1_9"/></StgValue>
</operation>
</state>

<state id="524" st_id="525">

<operation id="7221" st_id="524" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3081" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2058 %add40_4_1_1_9 = fadd i32 %add40_4_1_1_8, i32 %mul_4_1_1_9

]]></Node>
<StgValue><ssdm name="add40_4_1_1_9"/></StgValue>
</operation>
</state>

<state id="525" st_id="526">

<operation id="7222" st_id="525" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3081" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2058 %add40_4_1_1_9 = fadd i32 %add40_4_1_1_8, i32 %mul_4_1_1_9

]]></Node>
<StgValue><ssdm name="add40_4_1_1_9"/></StgValue>
</operation>
</state>

<state id="526" st_id="527">

<operation id="7223" st_id="526" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3084" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2061 %add40_4_1_1_s = fadd i32 %add40_4_1_1_9, i32 %mul_4_1_1_s

]]></Node>
<StgValue><ssdm name="add40_4_1_1_s"/></StgValue>
</operation>
</state>

<state id="527" st_id="528">

<operation id="7224" st_id="527" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3084" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2061 %add40_4_1_1_s = fadd i32 %add40_4_1_1_9, i32 %mul_4_1_1_s

]]></Node>
<StgValue><ssdm name="add40_4_1_1_s"/></StgValue>
</operation>
</state>

<state id="528" st_id="529">

<operation id="7225" st_id="528" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3084" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2061 %add40_4_1_1_s = fadd i32 %add40_4_1_1_9, i32 %mul_4_1_1_s

]]></Node>
<StgValue><ssdm name="add40_4_1_1_s"/></StgValue>
</operation>
</state>

<state id="529" st_id="530">

<operation id="7226" st_id="529" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3084" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2061 %add40_4_1_1_s = fadd i32 %add40_4_1_1_9, i32 %mul_4_1_1_s

]]></Node>
<StgValue><ssdm name="add40_4_1_1_s"/></StgValue>
</operation>
</state>

<state id="530" st_id="531">

<operation id="7227" st_id="530" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3087" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2064 %add40_4_1_1_10 = fadd i32 %add40_4_1_1_s, i32 %mul_4_1_1_10

]]></Node>
<StgValue><ssdm name="add40_4_1_1_10"/></StgValue>
</operation>
</state>

<state id="531" st_id="532">

<operation id="7228" st_id="531" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3087" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2064 %add40_4_1_1_10 = fadd i32 %add40_4_1_1_s, i32 %mul_4_1_1_10

]]></Node>
<StgValue><ssdm name="add40_4_1_1_10"/></StgValue>
</operation>
</state>

<state id="532" st_id="533">

<operation id="7229" st_id="532" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3087" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2064 %add40_4_1_1_10 = fadd i32 %add40_4_1_1_s, i32 %mul_4_1_1_10

]]></Node>
<StgValue><ssdm name="add40_4_1_1_10"/></StgValue>
</operation>
</state>

<state id="533" st_id="534">

<operation id="7230" st_id="533" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3087" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2064 %add40_4_1_1_10 = fadd i32 %add40_4_1_1_s, i32 %mul_4_1_1_10

]]></Node>
<StgValue><ssdm name="add40_4_1_1_10"/></StgValue>
</operation>
</state>

<state id="534" st_id="535">

<operation id="7231" st_id="534" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3090" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2067 %add40_4_1_1_11 = fadd i32 %add40_4_1_1_10, i32 %mul_4_1_1_11

]]></Node>
<StgValue><ssdm name="add40_4_1_1_11"/></StgValue>
</operation>
</state>

<state id="535" st_id="536">

<operation id="7232" st_id="535" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3090" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2067 %add40_4_1_1_11 = fadd i32 %add40_4_1_1_10, i32 %mul_4_1_1_11

]]></Node>
<StgValue><ssdm name="add40_4_1_1_11"/></StgValue>
</operation>
</state>

<state id="536" st_id="537">

<operation id="7233" st_id="536" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3090" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2067 %add40_4_1_1_11 = fadd i32 %add40_4_1_1_10, i32 %mul_4_1_1_11

]]></Node>
<StgValue><ssdm name="add40_4_1_1_11"/></StgValue>
</operation>
</state>

<state id="537" st_id="538">

<operation id="7234" st_id="537" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3090" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2067 %add40_4_1_1_11 = fadd i32 %add40_4_1_1_10, i32 %mul_4_1_1_11

]]></Node>
<StgValue><ssdm name="add40_4_1_1_11"/></StgValue>
</operation>
</state>

<state id="538" st_id="539">

<operation id="7235" st_id="538" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3093" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2070 %add40_4_1_1_12 = fadd i32 %add40_4_1_1_11, i32 %mul_4_1_1_12

]]></Node>
<StgValue><ssdm name="add40_4_1_1_12"/></StgValue>
</operation>
</state>

<state id="539" st_id="540">

<operation id="7236" st_id="539" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3093" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2070 %add40_4_1_1_12 = fadd i32 %add40_4_1_1_11, i32 %mul_4_1_1_12

]]></Node>
<StgValue><ssdm name="add40_4_1_1_12"/></StgValue>
</operation>
</state>

<state id="540" st_id="541">

<operation id="7237" st_id="540" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3093" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2070 %add40_4_1_1_12 = fadd i32 %add40_4_1_1_11, i32 %mul_4_1_1_12

]]></Node>
<StgValue><ssdm name="add40_4_1_1_12"/></StgValue>
</operation>
</state>

<state id="541" st_id="542">

<operation id="7238" st_id="541" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3093" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2070 %add40_4_1_1_12 = fadd i32 %add40_4_1_1_11, i32 %mul_4_1_1_12

]]></Node>
<StgValue><ssdm name="add40_4_1_1_12"/></StgValue>
</operation>
</state>

<state id="542" st_id="543">

<operation id="7239" st_id="542" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3096" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2073 %add40_4_1_1_13 = fadd i32 %add40_4_1_1_12, i32 %mul_4_1_1_13

]]></Node>
<StgValue><ssdm name="add40_4_1_1_13"/></StgValue>
</operation>
</state>

<state id="543" st_id="544">

<operation id="7240" st_id="543" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3096" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2073 %add40_4_1_1_13 = fadd i32 %add40_4_1_1_12, i32 %mul_4_1_1_13

]]></Node>
<StgValue><ssdm name="add40_4_1_1_13"/></StgValue>
</operation>
</state>

<state id="544" st_id="545">

<operation id="7241" st_id="544" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3096" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2073 %add40_4_1_1_13 = fadd i32 %add40_4_1_1_12, i32 %mul_4_1_1_13

]]></Node>
<StgValue><ssdm name="add40_4_1_1_13"/></StgValue>
</operation>
</state>

<state id="545" st_id="546">

<operation id="7242" st_id="545" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3096" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2073 %add40_4_1_1_13 = fadd i32 %add40_4_1_1_12, i32 %mul_4_1_1_13

]]></Node>
<StgValue><ssdm name="add40_4_1_1_13"/></StgValue>
</operation>
</state>

<state id="546" st_id="547">

<operation id="7243" st_id="546" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3099" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2076 %add40_4_1_1_14 = fadd i32 %add40_4_1_1_13, i32 %mul_4_1_1_14

]]></Node>
<StgValue><ssdm name="add40_4_1_1_14"/></StgValue>
</operation>
</state>

<state id="547" st_id="548">

<operation id="7244" st_id="547" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3099" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2076 %add40_4_1_1_14 = fadd i32 %add40_4_1_1_13, i32 %mul_4_1_1_14

]]></Node>
<StgValue><ssdm name="add40_4_1_1_14"/></StgValue>
</operation>
</state>

<state id="548" st_id="549">

<operation id="7245" st_id="548" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3099" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2076 %add40_4_1_1_14 = fadd i32 %add40_4_1_1_13, i32 %mul_4_1_1_14

]]></Node>
<StgValue><ssdm name="add40_4_1_1_14"/></StgValue>
</operation>
</state>

<state id="549" st_id="550">

<operation id="7246" st_id="549" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3099" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2076 %add40_4_1_1_14 = fadd i32 %add40_4_1_1_13, i32 %mul_4_1_1_14

]]></Node>
<StgValue><ssdm name="add40_4_1_1_14"/></StgValue>
</operation>
</state>

<state id="550" st_id="551">

<operation id="7247" st_id="550" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2079 %add40_4_1_1_15 = fadd i32 %add40_4_1_1_14, i32 %mul_4_1_1_15

]]></Node>
<StgValue><ssdm name="add40_4_1_1_15"/></StgValue>
</operation>
</state>

<state id="551" st_id="552">

<operation id="7248" st_id="551" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2079 %add40_4_1_1_15 = fadd i32 %add40_4_1_1_14, i32 %mul_4_1_1_15

]]></Node>
<StgValue><ssdm name="add40_4_1_1_15"/></StgValue>
</operation>
</state>

<state id="552" st_id="553">

<operation id="7249" st_id="552" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2079 %add40_4_1_1_15 = fadd i32 %add40_4_1_1_14, i32 %mul_4_1_1_15

]]></Node>
<StgValue><ssdm name="add40_4_1_1_15"/></StgValue>
</operation>
</state>

<state id="553" st_id="554">

<operation id="7250" st_id="553" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2079 %add40_4_1_1_15 = fadd i32 %add40_4_1_1_14, i32 %mul_4_1_1_15

]]></Node>
<StgValue><ssdm name="add40_4_1_1_15"/></StgValue>
</operation>
</state>

<state id="554" st_id="555">

<operation id="7251" st_id="554" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2082 %add40_4_1_1_16 = fadd i32 %add40_4_1_1_15, i32 %mul_4_1_1_16

]]></Node>
<StgValue><ssdm name="add40_4_1_1_16"/></StgValue>
</operation>
</state>

<state id="555" st_id="556">

<operation id="7252" st_id="555" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2082 %add40_4_1_1_16 = fadd i32 %add40_4_1_1_15, i32 %mul_4_1_1_16

]]></Node>
<StgValue><ssdm name="add40_4_1_1_16"/></StgValue>
</operation>
</state>

<state id="556" st_id="557">

<operation id="7253" st_id="556" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2082 %add40_4_1_1_16 = fadd i32 %add40_4_1_1_15, i32 %mul_4_1_1_16

]]></Node>
<StgValue><ssdm name="add40_4_1_1_16"/></StgValue>
</operation>
</state>

<state id="557" st_id="558">

<operation id="7254" st_id="557" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2082 %add40_4_1_1_16 = fadd i32 %add40_4_1_1_15, i32 %mul_4_1_1_16

]]></Node>
<StgValue><ssdm name="add40_4_1_1_16"/></StgValue>
</operation>
</state>

<state id="558" st_id="559">

<operation id="7255" st_id="558" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2085 %add40_4_1_1_17 = fadd i32 %add40_4_1_1_16, i32 %mul_4_1_1_17

]]></Node>
<StgValue><ssdm name="add40_4_1_1_17"/></StgValue>
</operation>
</state>

<state id="559" st_id="560">

<operation id="7256" st_id="559" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2085 %add40_4_1_1_17 = fadd i32 %add40_4_1_1_16, i32 %mul_4_1_1_17

]]></Node>
<StgValue><ssdm name="add40_4_1_1_17"/></StgValue>
</operation>
</state>

<state id="560" st_id="561">

<operation id="7257" st_id="560" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2085 %add40_4_1_1_17 = fadd i32 %add40_4_1_1_16, i32 %mul_4_1_1_17

]]></Node>
<StgValue><ssdm name="add40_4_1_1_17"/></StgValue>
</operation>
</state>

<state id="561" st_id="562">

<operation id="7258" st_id="561" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2085 %add40_4_1_1_17 = fadd i32 %add40_4_1_1_16, i32 %mul_4_1_1_17

]]></Node>
<StgValue><ssdm name="add40_4_1_1_17"/></StgValue>
</operation>
</state>

<state id="562" st_id="563">

<operation id="7259" st_id="562" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2088 %add40_4_1_1_18 = fadd i32 %add40_4_1_1_17, i32 %mul_4_1_1_18

]]></Node>
<StgValue><ssdm name="add40_4_1_1_18"/></StgValue>
</operation>
</state>

<state id="563" st_id="564">

<operation id="7260" st_id="563" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2088 %add40_4_1_1_18 = fadd i32 %add40_4_1_1_17, i32 %mul_4_1_1_18

]]></Node>
<StgValue><ssdm name="add40_4_1_1_18"/></StgValue>
</operation>
</state>

<state id="564" st_id="565">

<operation id="7261" st_id="564" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2088 %add40_4_1_1_18 = fadd i32 %add40_4_1_1_17, i32 %mul_4_1_1_18

]]></Node>
<StgValue><ssdm name="add40_4_1_1_18"/></StgValue>
</operation>
</state>

<state id="565" st_id="566">

<operation id="7262" st_id="565" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2088 %add40_4_1_1_18 = fadd i32 %add40_4_1_1_17, i32 %mul_4_1_1_18

]]></Node>
<StgValue><ssdm name="add40_4_1_1_18"/></StgValue>
</operation>
</state>

<state id="566" st_id="567">

<operation id="7263" st_id="566" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2091 %add40_4_1_2 = fadd i32 %add40_4_1_1_18, i32 %mul_4_1_2

]]></Node>
<StgValue><ssdm name="add40_4_1_2"/></StgValue>
</operation>
</state>

<state id="567" st_id="568">

<operation id="7264" st_id="567" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2091 %add40_4_1_2 = fadd i32 %add40_4_1_1_18, i32 %mul_4_1_2

]]></Node>
<StgValue><ssdm name="add40_4_1_2"/></StgValue>
</operation>
</state>

<state id="568" st_id="569">

<operation id="7265" st_id="568" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2091 %add40_4_1_2 = fadd i32 %add40_4_1_1_18, i32 %mul_4_1_2

]]></Node>
<StgValue><ssdm name="add40_4_1_2"/></StgValue>
</operation>
</state>

<state id="569" st_id="570">

<operation id="7266" st_id="569" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2091 %add40_4_1_2 = fadd i32 %add40_4_1_1_18, i32 %mul_4_1_2

]]></Node>
<StgValue><ssdm name="add40_4_1_2"/></StgValue>
</operation>
</state>

<state id="570" st_id="571">

<operation id="7267" st_id="570" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2094 %add40_4_1_2_1 = fadd i32 %add40_4_1_2, i32 %mul_4_1_2_1

]]></Node>
<StgValue><ssdm name="add40_4_1_2_1"/></StgValue>
</operation>
</state>

<state id="571" st_id="572">

<operation id="7268" st_id="571" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2094 %add40_4_1_2_1 = fadd i32 %add40_4_1_2, i32 %mul_4_1_2_1

]]></Node>
<StgValue><ssdm name="add40_4_1_2_1"/></StgValue>
</operation>
</state>

<state id="572" st_id="573">

<operation id="7269" st_id="572" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2094 %add40_4_1_2_1 = fadd i32 %add40_4_1_2, i32 %mul_4_1_2_1

]]></Node>
<StgValue><ssdm name="add40_4_1_2_1"/></StgValue>
</operation>
</state>

<state id="573" st_id="574">

<operation id="7270" st_id="573" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2094 %add40_4_1_2_1 = fadd i32 %add40_4_1_2, i32 %mul_4_1_2_1

]]></Node>
<StgValue><ssdm name="add40_4_1_2_1"/></StgValue>
</operation>
</state>

<state id="574" st_id="575">

<operation id="7271" st_id="574" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2097 %add40_4_1_2_2 = fadd i32 %add40_4_1_2_1, i32 %mul_4_1_2_2

]]></Node>
<StgValue><ssdm name="add40_4_1_2_2"/></StgValue>
</operation>
</state>

<state id="575" st_id="576">

<operation id="7272" st_id="575" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2097 %add40_4_1_2_2 = fadd i32 %add40_4_1_2_1, i32 %mul_4_1_2_2

]]></Node>
<StgValue><ssdm name="add40_4_1_2_2"/></StgValue>
</operation>
</state>

<state id="576" st_id="577">

<operation id="7273" st_id="576" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2097 %add40_4_1_2_2 = fadd i32 %add40_4_1_2_1, i32 %mul_4_1_2_2

]]></Node>
<StgValue><ssdm name="add40_4_1_2_2"/></StgValue>
</operation>
</state>

<state id="577" st_id="578">

<operation id="7274" st_id="577" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2097 %add40_4_1_2_2 = fadd i32 %add40_4_1_2_1, i32 %mul_4_1_2_2

]]></Node>
<StgValue><ssdm name="add40_4_1_2_2"/></StgValue>
</operation>
</state>

<state id="578" st_id="579">

<operation id="7275" st_id="578" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2100 %add40_4_1_2_3 = fadd i32 %add40_4_1_2_2, i32 %mul_4_1_2_3

]]></Node>
<StgValue><ssdm name="add40_4_1_2_3"/></StgValue>
</operation>
</state>

<state id="579" st_id="580">

<operation id="7276" st_id="579" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2100 %add40_4_1_2_3 = fadd i32 %add40_4_1_2_2, i32 %mul_4_1_2_3

]]></Node>
<StgValue><ssdm name="add40_4_1_2_3"/></StgValue>
</operation>
</state>

<state id="580" st_id="581">

<operation id="7277" st_id="580" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2100 %add40_4_1_2_3 = fadd i32 %add40_4_1_2_2, i32 %mul_4_1_2_3

]]></Node>
<StgValue><ssdm name="add40_4_1_2_3"/></StgValue>
</operation>
</state>

<state id="581" st_id="582">

<operation id="7278" st_id="581" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2100 %add40_4_1_2_3 = fadd i32 %add40_4_1_2_2, i32 %mul_4_1_2_3

]]></Node>
<StgValue><ssdm name="add40_4_1_2_3"/></StgValue>
</operation>
</state>

<state id="582" st_id="583">

<operation id="7279" st_id="582" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2103 %add40_4_1_2_4 = fadd i32 %add40_4_1_2_3, i32 %mul_4_1_2_4

]]></Node>
<StgValue><ssdm name="add40_4_1_2_4"/></StgValue>
</operation>
</state>

<state id="583" st_id="584">

<operation id="7280" st_id="583" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2103 %add40_4_1_2_4 = fadd i32 %add40_4_1_2_3, i32 %mul_4_1_2_4

]]></Node>
<StgValue><ssdm name="add40_4_1_2_4"/></StgValue>
</operation>
</state>

<state id="584" st_id="585">

<operation id="7281" st_id="584" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2103 %add40_4_1_2_4 = fadd i32 %add40_4_1_2_3, i32 %mul_4_1_2_4

]]></Node>
<StgValue><ssdm name="add40_4_1_2_4"/></StgValue>
</operation>
</state>

<state id="585" st_id="586">

<operation id="7282" st_id="585" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2103 %add40_4_1_2_4 = fadd i32 %add40_4_1_2_3, i32 %mul_4_1_2_4

]]></Node>
<StgValue><ssdm name="add40_4_1_2_4"/></StgValue>
</operation>
</state>

<state id="586" st_id="587">

<operation id="7283" st_id="586" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2106 %add40_4_1_2_5 = fadd i32 %add40_4_1_2_4, i32 %mul_4_1_2_5

]]></Node>
<StgValue><ssdm name="add40_4_1_2_5"/></StgValue>
</operation>
</state>

<state id="587" st_id="588">

<operation id="7284" st_id="587" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2106 %add40_4_1_2_5 = fadd i32 %add40_4_1_2_4, i32 %mul_4_1_2_5

]]></Node>
<StgValue><ssdm name="add40_4_1_2_5"/></StgValue>
</operation>
</state>

<state id="588" st_id="589">

<operation id="7285" st_id="588" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2106 %add40_4_1_2_5 = fadd i32 %add40_4_1_2_4, i32 %mul_4_1_2_5

]]></Node>
<StgValue><ssdm name="add40_4_1_2_5"/></StgValue>
</operation>
</state>

<state id="589" st_id="590">

<operation id="7286" st_id="589" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2106 %add40_4_1_2_5 = fadd i32 %add40_4_1_2_4, i32 %mul_4_1_2_5

]]></Node>
<StgValue><ssdm name="add40_4_1_2_5"/></StgValue>
</operation>
</state>

<state id="590" st_id="591">

<operation id="7287" st_id="590" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2109 %add40_4_1_2_6 = fadd i32 %add40_4_1_2_5, i32 %mul_4_1_2_6

]]></Node>
<StgValue><ssdm name="add40_4_1_2_6"/></StgValue>
</operation>
</state>

<state id="591" st_id="592">

<operation id="7288" st_id="591" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2109 %add40_4_1_2_6 = fadd i32 %add40_4_1_2_5, i32 %mul_4_1_2_6

]]></Node>
<StgValue><ssdm name="add40_4_1_2_6"/></StgValue>
</operation>
</state>

<state id="592" st_id="593">

<operation id="7289" st_id="592" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2109 %add40_4_1_2_6 = fadd i32 %add40_4_1_2_5, i32 %mul_4_1_2_6

]]></Node>
<StgValue><ssdm name="add40_4_1_2_6"/></StgValue>
</operation>
</state>

<state id="593" st_id="594">

<operation id="7290" st_id="593" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2109 %add40_4_1_2_6 = fadd i32 %add40_4_1_2_5, i32 %mul_4_1_2_6

]]></Node>
<StgValue><ssdm name="add40_4_1_2_6"/></StgValue>
</operation>
</state>

<state id="594" st_id="595">

<operation id="7291" st_id="594" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2112 %add40_4_1_2_7 = fadd i32 %add40_4_1_2_6, i32 %mul_4_1_2_7

]]></Node>
<StgValue><ssdm name="add40_4_1_2_7"/></StgValue>
</operation>
</state>

<state id="595" st_id="596">

<operation id="7292" st_id="595" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2112 %add40_4_1_2_7 = fadd i32 %add40_4_1_2_6, i32 %mul_4_1_2_7

]]></Node>
<StgValue><ssdm name="add40_4_1_2_7"/></StgValue>
</operation>
</state>

<state id="596" st_id="597">

<operation id="7293" st_id="596" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2112 %add40_4_1_2_7 = fadd i32 %add40_4_1_2_6, i32 %mul_4_1_2_7

]]></Node>
<StgValue><ssdm name="add40_4_1_2_7"/></StgValue>
</operation>
</state>

<state id="597" st_id="598">

<operation id="7294" st_id="597" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2112 %add40_4_1_2_7 = fadd i32 %add40_4_1_2_6, i32 %mul_4_1_2_7

]]></Node>
<StgValue><ssdm name="add40_4_1_2_7"/></StgValue>
</operation>
</state>

<state id="598" st_id="599">

<operation id="7295" st_id="598" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2115 %add40_4_1_2_8 = fadd i32 %add40_4_1_2_7, i32 %mul_4_1_2_8

]]></Node>
<StgValue><ssdm name="add40_4_1_2_8"/></StgValue>
</operation>
</state>

<state id="599" st_id="600">

<operation id="7296" st_id="599" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2115 %add40_4_1_2_8 = fadd i32 %add40_4_1_2_7, i32 %mul_4_1_2_8

]]></Node>
<StgValue><ssdm name="add40_4_1_2_8"/></StgValue>
</operation>
</state>

<state id="600" st_id="601">

<operation id="7297" st_id="600" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2115 %add40_4_1_2_8 = fadd i32 %add40_4_1_2_7, i32 %mul_4_1_2_8

]]></Node>
<StgValue><ssdm name="add40_4_1_2_8"/></StgValue>
</operation>
</state>

<state id="601" st_id="602">

<operation id="7298" st_id="601" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2115 %add40_4_1_2_8 = fadd i32 %add40_4_1_2_7, i32 %mul_4_1_2_8

]]></Node>
<StgValue><ssdm name="add40_4_1_2_8"/></StgValue>
</operation>
</state>

<state id="602" st_id="603">

<operation id="7299" st_id="602" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2118 %add40_4_1_2_9 = fadd i32 %add40_4_1_2_8, i32 %mul_4_1_2_9

]]></Node>
<StgValue><ssdm name="add40_4_1_2_9"/></StgValue>
</operation>
</state>

<state id="603" st_id="604">

<operation id="7300" st_id="603" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2118 %add40_4_1_2_9 = fadd i32 %add40_4_1_2_8, i32 %mul_4_1_2_9

]]></Node>
<StgValue><ssdm name="add40_4_1_2_9"/></StgValue>
</operation>
</state>

<state id="604" st_id="605">

<operation id="7301" st_id="604" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2118 %add40_4_1_2_9 = fadd i32 %add40_4_1_2_8, i32 %mul_4_1_2_9

]]></Node>
<StgValue><ssdm name="add40_4_1_2_9"/></StgValue>
</operation>
</state>

<state id="605" st_id="606">

<operation id="7302" st_id="605" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2118 %add40_4_1_2_9 = fadd i32 %add40_4_1_2_8, i32 %mul_4_1_2_9

]]></Node>
<StgValue><ssdm name="add40_4_1_2_9"/></StgValue>
</operation>
</state>

<state id="606" st_id="607">

<operation id="7303" st_id="606" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2121 %add40_4_1_2_s = fadd i32 %add40_4_1_2_9, i32 %mul_4_1_2_s

]]></Node>
<StgValue><ssdm name="add40_4_1_2_s"/></StgValue>
</operation>
</state>

<state id="607" st_id="608">

<operation id="7304" st_id="607" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2121 %add40_4_1_2_s = fadd i32 %add40_4_1_2_9, i32 %mul_4_1_2_s

]]></Node>
<StgValue><ssdm name="add40_4_1_2_s"/></StgValue>
</operation>
</state>

<state id="608" st_id="609">

<operation id="7305" st_id="608" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2121 %add40_4_1_2_s = fadd i32 %add40_4_1_2_9, i32 %mul_4_1_2_s

]]></Node>
<StgValue><ssdm name="add40_4_1_2_s"/></StgValue>
</operation>
</state>

<state id="609" st_id="610">

<operation id="7306" st_id="609" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2121 %add40_4_1_2_s = fadd i32 %add40_4_1_2_9, i32 %mul_4_1_2_s

]]></Node>
<StgValue><ssdm name="add40_4_1_2_s"/></StgValue>
</operation>
</state>

<state id="610" st_id="611">

<operation id="7307" st_id="610" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2124 %add40_4_1_2_10 = fadd i32 %add40_4_1_2_s, i32 %mul_4_1_2_10

]]></Node>
<StgValue><ssdm name="add40_4_1_2_10"/></StgValue>
</operation>
</state>

<state id="611" st_id="612">

<operation id="7308" st_id="611" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2124 %add40_4_1_2_10 = fadd i32 %add40_4_1_2_s, i32 %mul_4_1_2_10

]]></Node>
<StgValue><ssdm name="add40_4_1_2_10"/></StgValue>
</operation>
</state>

<state id="612" st_id="613">

<operation id="7309" st_id="612" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2124 %add40_4_1_2_10 = fadd i32 %add40_4_1_2_s, i32 %mul_4_1_2_10

]]></Node>
<StgValue><ssdm name="add40_4_1_2_10"/></StgValue>
</operation>
</state>

<state id="613" st_id="614">

<operation id="7310" st_id="613" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2124 %add40_4_1_2_10 = fadd i32 %add40_4_1_2_s, i32 %mul_4_1_2_10

]]></Node>
<StgValue><ssdm name="add40_4_1_2_10"/></StgValue>
</operation>
</state>

<state id="614" st_id="615">

<operation id="7311" st_id="614" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2127 %add40_4_1_2_11 = fadd i32 %add40_4_1_2_10, i32 %mul_4_1_2_11

]]></Node>
<StgValue><ssdm name="add40_4_1_2_11"/></StgValue>
</operation>
</state>

<state id="615" st_id="616">

<operation id="7312" st_id="615" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2127 %add40_4_1_2_11 = fadd i32 %add40_4_1_2_10, i32 %mul_4_1_2_11

]]></Node>
<StgValue><ssdm name="add40_4_1_2_11"/></StgValue>
</operation>
</state>

<state id="616" st_id="617">

<operation id="7313" st_id="616" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2127 %add40_4_1_2_11 = fadd i32 %add40_4_1_2_10, i32 %mul_4_1_2_11

]]></Node>
<StgValue><ssdm name="add40_4_1_2_11"/></StgValue>
</operation>
</state>

<state id="617" st_id="618">

<operation id="7314" st_id="617" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2127 %add40_4_1_2_11 = fadd i32 %add40_4_1_2_10, i32 %mul_4_1_2_11

]]></Node>
<StgValue><ssdm name="add40_4_1_2_11"/></StgValue>
</operation>
</state>

<state id="618" st_id="619">

<operation id="7315" st_id="618" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2130 %add40_4_1_2_12 = fadd i32 %add40_4_1_2_11, i32 %mul_4_1_2_12

]]></Node>
<StgValue><ssdm name="add40_4_1_2_12"/></StgValue>
</operation>
</state>

<state id="619" st_id="620">

<operation id="7316" st_id="619" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2130 %add40_4_1_2_12 = fadd i32 %add40_4_1_2_11, i32 %mul_4_1_2_12

]]></Node>
<StgValue><ssdm name="add40_4_1_2_12"/></StgValue>
</operation>
</state>

<state id="620" st_id="621">

<operation id="7317" st_id="620" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2130 %add40_4_1_2_12 = fadd i32 %add40_4_1_2_11, i32 %mul_4_1_2_12

]]></Node>
<StgValue><ssdm name="add40_4_1_2_12"/></StgValue>
</operation>
</state>

<state id="621" st_id="622">

<operation id="7318" st_id="621" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2130 %add40_4_1_2_12 = fadd i32 %add40_4_1_2_11, i32 %mul_4_1_2_12

]]></Node>
<StgValue><ssdm name="add40_4_1_2_12"/></StgValue>
</operation>
</state>

<state id="622" st_id="623">

<operation id="7319" st_id="622" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2133 %add40_4_1_2_13 = fadd i32 %add40_4_1_2_12, i32 %mul_4_1_2_13

]]></Node>
<StgValue><ssdm name="add40_4_1_2_13"/></StgValue>
</operation>
</state>

<state id="623" st_id="624">

<operation id="7320" st_id="623" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2133 %add40_4_1_2_13 = fadd i32 %add40_4_1_2_12, i32 %mul_4_1_2_13

]]></Node>
<StgValue><ssdm name="add40_4_1_2_13"/></StgValue>
</operation>
</state>

<state id="624" st_id="625">

<operation id="7321" st_id="624" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2133 %add40_4_1_2_13 = fadd i32 %add40_4_1_2_12, i32 %mul_4_1_2_13

]]></Node>
<StgValue><ssdm name="add40_4_1_2_13"/></StgValue>
</operation>
</state>

<state id="625" st_id="626">

<operation id="7322" st_id="625" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2133 %add40_4_1_2_13 = fadd i32 %add40_4_1_2_12, i32 %mul_4_1_2_13

]]></Node>
<StgValue><ssdm name="add40_4_1_2_13"/></StgValue>
</operation>
</state>

<state id="626" st_id="627">

<operation id="7323" st_id="626" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2136 %add40_4_1_2_14 = fadd i32 %add40_4_1_2_13, i32 %mul_4_1_2_14

]]></Node>
<StgValue><ssdm name="add40_4_1_2_14"/></StgValue>
</operation>
</state>

<state id="627" st_id="628">

<operation id="7324" st_id="627" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2136 %add40_4_1_2_14 = fadd i32 %add40_4_1_2_13, i32 %mul_4_1_2_14

]]></Node>
<StgValue><ssdm name="add40_4_1_2_14"/></StgValue>
</operation>
</state>

<state id="628" st_id="629">

<operation id="7325" st_id="628" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2136 %add40_4_1_2_14 = fadd i32 %add40_4_1_2_13, i32 %mul_4_1_2_14

]]></Node>
<StgValue><ssdm name="add40_4_1_2_14"/></StgValue>
</operation>
</state>

<state id="629" st_id="630">

<operation id="7326" st_id="629" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2136 %add40_4_1_2_14 = fadd i32 %add40_4_1_2_13, i32 %mul_4_1_2_14

]]></Node>
<StgValue><ssdm name="add40_4_1_2_14"/></StgValue>
</operation>
</state>

<state id="630" st_id="631">

<operation id="7327" st_id="630" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2139 %add40_4_1_2_15 = fadd i32 %add40_4_1_2_14, i32 %mul_4_1_2_15

]]></Node>
<StgValue><ssdm name="add40_4_1_2_15"/></StgValue>
</operation>
</state>

<state id="631" st_id="632">

<operation id="7328" st_id="631" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2139 %add40_4_1_2_15 = fadd i32 %add40_4_1_2_14, i32 %mul_4_1_2_15

]]></Node>
<StgValue><ssdm name="add40_4_1_2_15"/></StgValue>
</operation>
</state>

<state id="632" st_id="633">

<operation id="7329" st_id="632" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2139 %add40_4_1_2_15 = fadd i32 %add40_4_1_2_14, i32 %mul_4_1_2_15

]]></Node>
<StgValue><ssdm name="add40_4_1_2_15"/></StgValue>
</operation>
</state>

<state id="633" st_id="634">

<operation id="7330" st_id="633" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2139 %add40_4_1_2_15 = fadd i32 %add40_4_1_2_14, i32 %mul_4_1_2_15

]]></Node>
<StgValue><ssdm name="add40_4_1_2_15"/></StgValue>
</operation>
</state>

<state id="634" st_id="635">

<operation id="7331" st_id="634" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2142 %add40_4_1_2_16 = fadd i32 %add40_4_1_2_15, i32 %mul_4_1_2_16

]]></Node>
<StgValue><ssdm name="add40_4_1_2_16"/></StgValue>
</operation>
</state>

<state id="635" st_id="636">

<operation id="7332" st_id="635" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2142 %add40_4_1_2_16 = fadd i32 %add40_4_1_2_15, i32 %mul_4_1_2_16

]]></Node>
<StgValue><ssdm name="add40_4_1_2_16"/></StgValue>
</operation>
</state>

<state id="636" st_id="637">

<operation id="7333" st_id="636" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2142 %add40_4_1_2_16 = fadd i32 %add40_4_1_2_15, i32 %mul_4_1_2_16

]]></Node>
<StgValue><ssdm name="add40_4_1_2_16"/></StgValue>
</operation>
</state>

<state id="637" st_id="638">

<operation id="7334" st_id="637" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2142 %add40_4_1_2_16 = fadd i32 %add40_4_1_2_15, i32 %mul_4_1_2_16

]]></Node>
<StgValue><ssdm name="add40_4_1_2_16"/></StgValue>
</operation>
</state>

<state id="638" st_id="639">

<operation id="7335" st_id="638" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2145 %add40_4_1_2_17 = fadd i32 %add40_4_1_2_16, i32 %mul_4_1_2_17

]]></Node>
<StgValue><ssdm name="add40_4_1_2_17"/></StgValue>
</operation>
</state>

<state id="639" st_id="640">

<operation id="7336" st_id="639" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2145 %add40_4_1_2_17 = fadd i32 %add40_4_1_2_16, i32 %mul_4_1_2_17

]]></Node>
<StgValue><ssdm name="add40_4_1_2_17"/></StgValue>
</operation>
</state>

<state id="640" st_id="641">

<operation id="7337" st_id="640" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2145 %add40_4_1_2_17 = fadd i32 %add40_4_1_2_16, i32 %mul_4_1_2_17

]]></Node>
<StgValue><ssdm name="add40_4_1_2_17"/></StgValue>
</operation>
</state>

<state id="641" st_id="642">

<operation id="7338" st_id="641" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2145 %add40_4_1_2_17 = fadd i32 %add40_4_1_2_16, i32 %mul_4_1_2_17

]]></Node>
<StgValue><ssdm name="add40_4_1_2_17"/></StgValue>
</operation>
</state>

<state id="642" st_id="643">

<operation id="7339" st_id="642" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2148 %add40_4_1_2_18 = fadd i32 %add40_4_1_2_17, i32 %mul_4_1_2_18

]]></Node>
<StgValue><ssdm name="add40_4_1_2_18"/></StgValue>
</operation>
</state>

<state id="643" st_id="644">

<operation id="7340" st_id="643" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2148 %add40_4_1_2_18 = fadd i32 %add40_4_1_2_17, i32 %mul_4_1_2_18

]]></Node>
<StgValue><ssdm name="add40_4_1_2_18"/></StgValue>
</operation>
</state>

<state id="644" st_id="645">

<operation id="7341" st_id="644" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2148 %add40_4_1_2_18 = fadd i32 %add40_4_1_2_17, i32 %mul_4_1_2_18

]]></Node>
<StgValue><ssdm name="add40_4_1_2_18"/></StgValue>
</operation>
</state>

<state id="645" st_id="646">

<operation id="7342" st_id="645" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2148 %add40_4_1_2_18 = fadd i32 %add40_4_1_2_17, i32 %mul_4_1_2_18

]]></Node>
<StgValue><ssdm name="add40_4_1_2_18"/></StgValue>
</operation>
</state>

<state id="646" st_id="647">

<operation id="7343" st_id="646" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2151 %add40_4_1_3 = fadd i32 %add40_4_1_2_18, i32 %mul_4_1_3

]]></Node>
<StgValue><ssdm name="add40_4_1_3"/></StgValue>
</operation>
</state>

<state id="647" st_id="648">

<operation id="7344" st_id="647" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2151 %add40_4_1_3 = fadd i32 %add40_4_1_2_18, i32 %mul_4_1_3

]]></Node>
<StgValue><ssdm name="add40_4_1_3"/></StgValue>
</operation>
</state>

<state id="648" st_id="649">

<operation id="7345" st_id="648" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2151 %add40_4_1_3 = fadd i32 %add40_4_1_2_18, i32 %mul_4_1_3

]]></Node>
<StgValue><ssdm name="add40_4_1_3"/></StgValue>
</operation>
</state>

<state id="649" st_id="650">

<operation id="7346" st_id="649" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2151 %add40_4_1_3 = fadd i32 %add40_4_1_2_18, i32 %mul_4_1_3

]]></Node>
<StgValue><ssdm name="add40_4_1_3"/></StgValue>
</operation>
</state>

<state id="650" st_id="651">

<operation id="7347" st_id="650" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3177" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2154 %add40_4_1_3_1 = fadd i32 %add40_4_1_3, i32 %mul_4_1_3_1

]]></Node>
<StgValue><ssdm name="add40_4_1_3_1"/></StgValue>
</operation>
</state>

<state id="651" st_id="652">

<operation id="7348" st_id="651" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3177" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2154 %add40_4_1_3_1 = fadd i32 %add40_4_1_3, i32 %mul_4_1_3_1

]]></Node>
<StgValue><ssdm name="add40_4_1_3_1"/></StgValue>
</operation>
</state>

<state id="652" st_id="653">

<operation id="7349" st_id="652" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3177" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2154 %add40_4_1_3_1 = fadd i32 %add40_4_1_3, i32 %mul_4_1_3_1

]]></Node>
<StgValue><ssdm name="add40_4_1_3_1"/></StgValue>
</operation>
</state>

<state id="653" st_id="654">

<operation id="7350" st_id="653" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3177" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2154 %add40_4_1_3_1 = fadd i32 %add40_4_1_3, i32 %mul_4_1_3_1

]]></Node>
<StgValue><ssdm name="add40_4_1_3_1"/></StgValue>
</operation>
</state>

<state id="654" st_id="655">

<operation id="7351" st_id="654" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2157 %add40_4_1_3_2 = fadd i32 %add40_4_1_3_1, i32 %mul_4_1_3_2

]]></Node>
<StgValue><ssdm name="add40_4_1_3_2"/></StgValue>
</operation>
</state>

<state id="655" st_id="656">

<operation id="7352" st_id="655" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2157 %add40_4_1_3_2 = fadd i32 %add40_4_1_3_1, i32 %mul_4_1_3_2

]]></Node>
<StgValue><ssdm name="add40_4_1_3_2"/></StgValue>
</operation>
</state>

<state id="656" st_id="657">

<operation id="7353" st_id="656" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2157 %add40_4_1_3_2 = fadd i32 %add40_4_1_3_1, i32 %mul_4_1_3_2

]]></Node>
<StgValue><ssdm name="add40_4_1_3_2"/></StgValue>
</operation>
</state>

<state id="657" st_id="658">

<operation id="7354" st_id="657" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2157 %add40_4_1_3_2 = fadd i32 %add40_4_1_3_1, i32 %mul_4_1_3_2

]]></Node>
<StgValue><ssdm name="add40_4_1_3_2"/></StgValue>
</operation>
</state>

<state id="658" st_id="659">

<operation id="7355" st_id="658" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2160 %add40_4_1_3_3 = fadd i32 %add40_4_1_3_2, i32 %mul_4_1_3_3

]]></Node>
<StgValue><ssdm name="add40_4_1_3_3"/></StgValue>
</operation>
</state>

<state id="659" st_id="660">

<operation id="7356" st_id="659" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2160 %add40_4_1_3_3 = fadd i32 %add40_4_1_3_2, i32 %mul_4_1_3_3

]]></Node>
<StgValue><ssdm name="add40_4_1_3_3"/></StgValue>
</operation>
</state>

<state id="660" st_id="661">

<operation id="7357" st_id="660" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2160 %add40_4_1_3_3 = fadd i32 %add40_4_1_3_2, i32 %mul_4_1_3_3

]]></Node>
<StgValue><ssdm name="add40_4_1_3_3"/></StgValue>
</operation>
</state>

<state id="661" st_id="662">

<operation id="7358" st_id="661" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2160 %add40_4_1_3_3 = fadd i32 %add40_4_1_3_2, i32 %mul_4_1_3_3

]]></Node>
<StgValue><ssdm name="add40_4_1_3_3"/></StgValue>
</operation>
</state>

<state id="662" st_id="663">

<operation id="7359" st_id="662" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2163 %add40_4_1_3_4 = fadd i32 %add40_4_1_3_3, i32 %mul_4_1_3_4

]]></Node>
<StgValue><ssdm name="add40_4_1_3_4"/></StgValue>
</operation>
</state>

<state id="663" st_id="664">

<operation id="7360" st_id="663" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2163 %add40_4_1_3_4 = fadd i32 %add40_4_1_3_3, i32 %mul_4_1_3_4

]]></Node>
<StgValue><ssdm name="add40_4_1_3_4"/></StgValue>
</operation>
</state>

<state id="664" st_id="665">

<operation id="7361" st_id="664" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2163 %add40_4_1_3_4 = fadd i32 %add40_4_1_3_3, i32 %mul_4_1_3_4

]]></Node>
<StgValue><ssdm name="add40_4_1_3_4"/></StgValue>
</operation>
</state>

<state id="665" st_id="666">

<operation id="7362" st_id="665" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2163 %add40_4_1_3_4 = fadd i32 %add40_4_1_3_3, i32 %mul_4_1_3_4

]]></Node>
<StgValue><ssdm name="add40_4_1_3_4"/></StgValue>
</operation>
</state>

<state id="666" st_id="667">

<operation id="7363" st_id="666" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3189" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2166 %add40_4_1_3_5 = fadd i32 %add40_4_1_3_4, i32 %mul_4_1_3_5

]]></Node>
<StgValue><ssdm name="add40_4_1_3_5"/></StgValue>
</operation>
</state>

<state id="667" st_id="668">

<operation id="7364" st_id="667" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3189" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2166 %add40_4_1_3_5 = fadd i32 %add40_4_1_3_4, i32 %mul_4_1_3_5

]]></Node>
<StgValue><ssdm name="add40_4_1_3_5"/></StgValue>
</operation>
</state>

<state id="668" st_id="669">

<operation id="7365" st_id="668" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3189" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2166 %add40_4_1_3_5 = fadd i32 %add40_4_1_3_4, i32 %mul_4_1_3_5

]]></Node>
<StgValue><ssdm name="add40_4_1_3_5"/></StgValue>
</operation>
</state>

<state id="669" st_id="670">

<operation id="7366" st_id="669" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3189" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2166 %add40_4_1_3_5 = fadd i32 %add40_4_1_3_4, i32 %mul_4_1_3_5

]]></Node>
<StgValue><ssdm name="add40_4_1_3_5"/></StgValue>
</operation>
</state>

<state id="670" st_id="671">

<operation id="7367" st_id="670" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2169 %add40_4_1_3_6 = fadd i32 %add40_4_1_3_5, i32 %mul_4_1_3_6

]]></Node>
<StgValue><ssdm name="add40_4_1_3_6"/></StgValue>
</operation>
</state>

<state id="671" st_id="672">

<operation id="7368" st_id="671" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2169 %add40_4_1_3_6 = fadd i32 %add40_4_1_3_5, i32 %mul_4_1_3_6

]]></Node>
<StgValue><ssdm name="add40_4_1_3_6"/></StgValue>
</operation>
</state>

<state id="672" st_id="673">

<operation id="7369" st_id="672" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2169 %add40_4_1_3_6 = fadd i32 %add40_4_1_3_5, i32 %mul_4_1_3_6

]]></Node>
<StgValue><ssdm name="add40_4_1_3_6"/></StgValue>
</operation>
</state>

<state id="673" st_id="674">

<operation id="7370" st_id="673" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2169 %add40_4_1_3_6 = fadd i32 %add40_4_1_3_5, i32 %mul_4_1_3_6

]]></Node>
<StgValue><ssdm name="add40_4_1_3_6"/></StgValue>
</operation>
</state>

<state id="674" st_id="675">

<operation id="7371" st_id="674" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2172 %add40_4_1_3_7 = fadd i32 %add40_4_1_3_6, i32 %mul_4_1_3_7

]]></Node>
<StgValue><ssdm name="add40_4_1_3_7"/></StgValue>
</operation>
</state>

<state id="675" st_id="676">

<operation id="7372" st_id="675" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2172 %add40_4_1_3_7 = fadd i32 %add40_4_1_3_6, i32 %mul_4_1_3_7

]]></Node>
<StgValue><ssdm name="add40_4_1_3_7"/></StgValue>
</operation>
</state>

<state id="676" st_id="677">

<operation id="7373" st_id="676" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2172 %add40_4_1_3_7 = fadd i32 %add40_4_1_3_6, i32 %mul_4_1_3_7

]]></Node>
<StgValue><ssdm name="add40_4_1_3_7"/></StgValue>
</operation>
</state>

<state id="677" st_id="678">

<operation id="7374" st_id="677" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2172 %add40_4_1_3_7 = fadd i32 %add40_4_1_3_6, i32 %mul_4_1_3_7

]]></Node>
<StgValue><ssdm name="add40_4_1_3_7"/></StgValue>
</operation>
</state>

<state id="678" st_id="679">

<operation id="7375" st_id="678" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3198" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2175 %add40_4_1_3_8 = fadd i32 %add40_4_1_3_7, i32 %mul_4_1_3_8

]]></Node>
<StgValue><ssdm name="add40_4_1_3_8"/></StgValue>
</operation>
</state>

<state id="679" st_id="680">

<operation id="7376" st_id="679" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3198" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2175 %add40_4_1_3_8 = fadd i32 %add40_4_1_3_7, i32 %mul_4_1_3_8

]]></Node>
<StgValue><ssdm name="add40_4_1_3_8"/></StgValue>
</operation>
</state>

<state id="680" st_id="681">

<operation id="7377" st_id="680" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3198" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2175 %add40_4_1_3_8 = fadd i32 %add40_4_1_3_7, i32 %mul_4_1_3_8

]]></Node>
<StgValue><ssdm name="add40_4_1_3_8"/></StgValue>
</operation>
</state>

<state id="681" st_id="682">

<operation id="7378" st_id="681" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3198" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2175 %add40_4_1_3_8 = fadd i32 %add40_4_1_3_7, i32 %mul_4_1_3_8

]]></Node>
<StgValue><ssdm name="add40_4_1_3_8"/></StgValue>
</operation>
</state>

<state id="682" st_id="683">

<operation id="7379" st_id="682" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3201" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2178 %add40_4_1_3_9 = fadd i32 %add40_4_1_3_8, i32 %mul_4_1_3_9

]]></Node>
<StgValue><ssdm name="add40_4_1_3_9"/></StgValue>
</operation>
</state>

<state id="683" st_id="684">

<operation id="7380" st_id="683" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3201" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2178 %add40_4_1_3_9 = fadd i32 %add40_4_1_3_8, i32 %mul_4_1_3_9

]]></Node>
<StgValue><ssdm name="add40_4_1_3_9"/></StgValue>
</operation>
</state>

<state id="684" st_id="685">

<operation id="7381" st_id="684" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3201" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2178 %add40_4_1_3_9 = fadd i32 %add40_4_1_3_8, i32 %mul_4_1_3_9

]]></Node>
<StgValue><ssdm name="add40_4_1_3_9"/></StgValue>
</operation>
</state>

<state id="685" st_id="686">

<operation id="7382" st_id="685" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3201" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2178 %add40_4_1_3_9 = fadd i32 %add40_4_1_3_8, i32 %mul_4_1_3_9

]]></Node>
<StgValue><ssdm name="add40_4_1_3_9"/></StgValue>
</operation>
</state>

<state id="686" st_id="687">

<operation id="7383" st_id="686" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2181 %add40_4_1_3_s = fadd i32 %add40_4_1_3_9, i32 %mul_4_1_3_s

]]></Node>
<StgValue><ssdm name="add40_4_1_3_s"/></StgValue>
</operation>
</state>

<state id="687" st_id="688">

<operation id="7384" st_id="687" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2181 %add40_4_1_3_s = fadd i32 %add40_4_1_3_9, i32 %mul_4_1_3_s

]]></Node>
<StgValue><ssdm name="add40_4_1_3_s"/></StgValue>
</operation>
</state>

<state id="688" st_id="689">

<operation id="7385" st_id="688" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2181 %add40_4_1_3_s = fadd i32 %add40_4_1_3_9, i32 %mul_4_1_3_s

]]></Node>
<StgValue><ssdm name="add40_4_1_3_s"/></StgValue>
</operation>
</state>

<state id="689" st_id="690">

<operation id="7386" st_id="689" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2181 %add40_4_1_3_s = fadd i32 %add40_4_1_3_9, i32 %mul_4_1_3_s

]]></Node>
<StgValue><ssdm name="add40_4_1_3_s"/></StgValue>
</operation>
</state>

<state id="690" st_id="691">

<operation id="7387" st_id="690" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2184 %add40_4_1_3_10 = fadd i32 %add40_4_1_3_s, i32 %mul_4_1_3_10

]]></Node>
<StgValue><ssdm name="add40_4_1_3_10"/></StgValue>
</operation>
</state>

<state id="691" st_id="692">

<operation id="7388" st_id="691" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2184 %add40_4_1_3_10 = fadd i32 %add40_4_1_3_s, i32 %mul_4_1_3_10

]]></Node>
<StgValue><ssdm name="add40_4_1_3_10"/></StgValue>
</operation>
</state>

<state id="692" st_id="693">

<operation id="7389" st_id="692" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2184 %add40_4_1_3_10 = fadd i32 %add40_4_1_3_s, i32 %mul_4_1_3_10

]]></Node>
<StgValue><ssdm name="add40_4_1_3_10"/></StgValue>
</operation>
</state>

<state id="693" st_id="694">

<operation id="7390" st_id="693" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2184 %add40_4_1_3_10 = fadd i32 %add40_4_1_3_s, i32 %mul_4_1_3_10

]]></Node>
<StgValue><ssdm name="add40_4_1_3_10"/></StgValue>
</operation>
</state>

<state id="694" st_id="695">

<operation id="7391" st_id="694" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2187 %add40_4_1_3_11 = fadd i32 %add40_4_1_3_10, i32 %mul_4_1_3_11

]]></Node>
<StgValue><ssdm name="add40_4_1_3_11"/></StgValue>
</operation>
</state>

<state id="695" st_id="696">

<operation id="7392" st_id="695" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2187 %add40_4_1_3_11 = fadd i32 %add40_4_1_3_10, i32 %mul_4_1_3_11

]]></Node>
<StgValue><ssdm name="add40_4_1_3_11"/></StgValue>
</operation>
</state>

<state id="696" st_id="697">

<operation id="7393" st_id="696" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2187 %add40_4_1_3_11 = fadd i32 %add40_4_1_3_10, i32 %mul_4_1_3_11

]]></Node>
<StgValue><ssdm name="add40_4_1_3_11"/></StgValue>
</operation>
</state>

<state id="697" st_id="698">

<operation id="7394" st_id="697" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2187 %add40_4_1_3_11 = fadd i32 %add40_4_1_3_10, i32 %mul_4_1_3_11

]]></Node>
<StgValue><ssdm name="add40_4_1_3_11"/></StgValue>
</operation>
</state>

<state id="698" st_id="699">

<operation id="7395" st_id="698" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2190 %add40_4_1_3_12 = fadd i32 %add40_4_1_3_11, i32 %mul_4_1_3_12

]]></Node>
<StgValue><ssdm name="add40_4_1_3_12"/></StgValue>
</operation>
</state>

<state id="699" st_id="700">

<operation id="7396" st_id="699" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2190 %add40_4_1_3_12 = fadd i32 %add40_4_1_3_11, i32 %mul_4_1_3_12

]]></Node>
<StgValue><ssdm name="add40_4_1_3_12"/></StgValue>
</operation>
</state>

<state id="700" st_id="701">

<operation id="7397" st_id="700" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2190 %add40_4_1_3_12 = fadd i32 %add40_4_1_3_11, i32 %mul_4_1_3_12

]]></Node>
<StgValue><ssdm name="add40_4_1_3_12"/></StgValue>
</operation>
</state>

<state id="701" st_id="702">

<operation id="7398" st_id="701" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2190 %add40_4_1_3_12 = fadd i32 %add40_4_1_3_11, i32 %mul_4_1_3_12

]]></Node>
<StgValue><ssdm name="add40_4_1_3_12"/></StgValue>
</operation>
</state>

<state id="702" st_id="703">

<operation id="7399" st_id="702" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2193 %add40_4_1_3_13 = fadd i32 %add40_4_1_3_12, i32 %mul_4_1_3_13

]]></Node>
<StgValue><ssdm name="add40_4_1_3_13"/></StgValue>
</operation>
</state>

<state id="703" st_id="704">

<operation id="7400" st_id="703" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2193 %add40_4_1_3_13 = fadd i32 %add40_4_1_3_12, i32 %mul_4_1_3_13

]]></Node>
<StgValue><ssdm name="add40_4_1_3_13"/></StgValue>
</operation>
</state>

<state id="704" st_id="705">

<operation id="7401" st_id="704" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2193 %add40_4_1_3_13 = fadd i32 %add40_4_1_3_12, i32 %mul_4_1_3_13

]]></Node>
<StgValue><ssdm name="add40_4_1_3_13"/></StgValue>
</operation>
</state>

<state id="705" st_id="706">

<operation id="7402" st_id="705" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2193 %add40_4_1_3_13 = fadd i32 %add40_4_1_3_12, i32 %mul_4_1_3_13

]]></Node>
<StgValue><ssdm name="add40_4_1_3_13"/></StgValue>
</operation>
</state>

<state id="706" st_id="707">

<operation id="7403" st_id="706" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2196 %add40_4_1_3_14 = fadd i32 %add40_4_1_3_13, i32 %mul_4_1_3_14

]]></Node>
<StgValue><ssdm name="add40_4_1_3_14"/></StgValue>
</operation>
</state>

<state id="707" st_id="708">

<operation id="7404" st_id="707" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2196 %add40_4_1_3_14 = fadd i32 %add40_4_1_3_13, i32 %mul_4_1_3_14

]]></Node>
<StgValue><ssdm name="add40_4_1_3_14"/></StgValue>
</operation>
</state>

<state id="708" st_id="709">

<operation id="7405" st_id="708" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2196 %add40_4_1_3_14 = fadd i32 %add40_4_1_3_13, i32 %mul_4_1_3_14

]]></Node>
<StgValue><ssdm name="add40_4_1_3_14"/></StgValue>
</operation>
</state>

<state id="709" st_id="710">

<operation id="7406" st_id="709" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2196 %add40_4_1_3_14 = fadd i32 %add40_4_1_3_13, i32 %mul_4_1_3_14

]]></Node>
<StgValue><ssdm name="add40_4_1_3_14"/></StgValue>
</operation>
</state>

<state id="710" st_id="711">

<operation id="7407" st_id="710" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2199 %add40_4_1_3_15 = fadd i32 %add40_4_1_3_14, i32 %mul_4_1_3_15

]]></Node>
<StgValue><ssdm name="add40_4_1_3_15"/></StgValue>
</operation>
</state>

<state id="711" st_id="712">

<operation id="7408" st_id="711" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2199 %add40_4_1_3_15 = fadd i32 %add40_4_1_3_14, i32 %mul_4_1_3_15

]]></Node>
<StgValue><ssdm name="add40_4_1_3_15"/></StgValue>
</operation>
</state>

<state id="712" st_id="713">

<operation id="7409" st_id="712" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2199 %add40_4_1_3_15 = fadd i32 %add40_4_1_3_14, i32 %mul_4_1_3_15

]]></Node>
<StgValue><ssdm name="add40_4_1_3_15"/></StgValue>
</operation>
</state>

<state id="713" st_id="714">

<operation id="7410" st_id="713" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2199 %add40_4_1_3_15 = fadd i32 %add40_4_1_3_14, i32 %mul_4_1_3_15

]]></Node>
<StgValue><ssdm name="add40_4_1_3_15"/></StgValue>
</operation>
</state>

<state id="714" st_id="715">

<operation id="7411" st_id="714" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3225" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2202 %add40_4_1_3_16 = fadd i32 %add40_4_1_3_15, i32 %mul_4_1_3_16

]]></Node>
<StgValue><ssdm name="add40_4_1_3_16"/></StgValue>
</operation>
</state>

<state id="715" st_id="716">

<operation id="7412" st_id="715" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3225" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2202 %add40_4_1_3_16 = fadd i32 %add40_4_1_3_15, i32 %mul_4_1_3_16

]]></Node>
<StgValue><ssdm name="add40_4_1_3_16"/></StgValue>
</operation>
</state>

<state id="716" st_id="717">

<operation id="7413" st_id="716" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3225" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2202 %add40_4_1_3_16 = fadd i32 %add40_4_1_3_15, i32 %mul_4_1_3_16

]]></Node>
<StgValue><ssdm name="add40_4_1_3_16"/></StgValue>
</operation>
</state>

<state id="717" st_id="718">

<operation id="7414" st_id="717" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3225" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2202 %add40_4_1_3_16 = fadd i32 %add40_4_1_3_15, i32 %mul_4_1_3_16

]]></Node>
<StgValue><ssdm name="add40_4_1_3_16"/></StgValue>
</operation>
</state>

<state id="718" st_id="719">

<operation id="7415" st_id="718" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3228" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2205 %add40_4_1_3_17 = fadd i32 %add40_4_1_3_16, i32 %mul_4_1_3_17

]]></Node>
<StgValue><ssdm name="add40_4_1_3_17"/></StgValue>
</operation>
</state>

<state id="719" st_id="720">

<operation id="7416" st_id="719" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3228" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2205 %add40_4_1_3_17 = fadd i32 %add40_4_1_3_16, i32 %mul_4_1_3_17

]]></Node>
<StgValue><ssdm name="add40_4_1_3_17"/></StgValue>
</operation>
</state>

<state id="720" st_id="721">

<operation id="7417" st_id="720" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3228" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2205 %add40_4_1_3_17 = fadd i32 %add40_4_1_3_16, i32 %mul_4_1_3_17

]]></Node>
<StgValue><ssdm name="add40_4_1_3_17"/></StgValue>
</operation>
</state>

<state id="721" st_id="722">

<operation id="7418" st_id="721" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3228" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2205 %add40_4_1_3_17 = fadd i32 %add40_4_1_3_16, i32 %mul_4_1_3_17

]]></Node>
<StgValue><ssdm name="add40_4_1_3_17"/></StgValue>
</operation>
</state>

<state id="722" st_id="723">

<operation id="7419" st_id="722" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3231" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2208 %add40_4_1_3_18 = fadd i32 %add40_4_1_3_17, i32 %mul_4_1_3_18

]]></Node>
<StgValue><ssdm name="add40_4_1_3_18"/></StgValue>
</operation>
</state>

<state id="723" st_id="724">

<operation id="7420" st_id="723" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3231" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2208 %add40_4_1_3_18 = fadd i32 %add40_4_1_3_17, i32 %mul_4_1_3_18

]]></Node>
<StgValue><ssdm name="add40_4_1_3_18"/></StgValue>
</operation>
</state>

<state id="724" st_id="725">

<operation id="7421" st_id="724" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3231" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2208 %add40_4_1_3_18 = fadd i32 %add40_4_1_3_17, i32 %mul_4_1_3_18

]]></Node>
<StgValue><ssdm name="add40_4_1_3_18"/></StgValue>
</operation>
</state>

<state id="725" st_id="726">

<operation id="7422" st_id="725" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3231" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2208 %add40_4_1_3_18 = fadd i32 %add40_4_1_3_17, i32 %mul_4_1_3_18

]]></Node>
<StgValue><ssdm name="add40_4_1_3_18"/></StgValue>
</operation>
</state>

<state id="726" st_id="727">

<operation id="7423" st_id="726" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2211 %add40_4_1_4 = fadd i32 %add40_4_1_3_18, i32 %mul_4_1_4

]]></Node>
<StgValue><ssdm name="add40_4_1_4"/></StgValue>
</operation>
</state>

<state id="727" st_id="728">

<operation id="7424" st_id="727" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2211 %add40_4_1_4 = fadd i32 %add40_4_1_3_18, i32 %mul_4_1_4

]]></Node>
<StgValue><ssdm name="add40_4_1_4"/></StgValue>
</operation>
</state>

<state id="728" st_id="729">

<operation id="7425" st_id="728" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2211 %add40_4_1_4 = fadd i32 %add40_4_1_3_18, i32 %mul_4_1_4

]]></Node>
<StgValue><ssdm name="add40_4_1_4"/></StgValue>
</operation>
</state>

<state id="729" st_id="730">

<operation id="7426" st_id="729" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2211 %add40_4_1_4 = fadd i32 %add40_4_1_3_18, i32 %mul_4_1_4

]]></Node>
<StgValue><ssdm name="add40_4_1_4"/></StgValue>
</operation>
</state>

<state id="730" st_id="731">

<operation id="7427" st_id="730" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3237" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2214 %add40_4_1_4_1 = fadd i32 %add40_4_1_4, i32 %mul_4_1_4_1

]]></Node>
<StgValue><ssdm name="add40_4_1_4_1"/></StgValue>
</operation>
</state>

<state id="731" st_id="732">

<operation id="7428" st_id="731" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3237" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2214 %add40_4_1_4_1 = fadd i32 %add40_4_1_4, i32 %mul_4_1_4_1

]]></Node>
<StgValue><ssdm name="add40_4_1_4_1"/></StgValue>
</operation>
</state>

<state id="732" st_id="733">

<operation id="7429" st_id="732" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3237" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2214 %add40_4_1_4_1 = fadd i32 %add40_4_1_4, i32 %mul_4_1_4_1

]]></Node>
<StgValue><ssdm name="add40_4_1_4_1"/></StgValue>
</operation>
</state>

<state id="733" st_id="734">

<operation id="7430" st_id="733" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3237" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2214 %add40_4_1_4_1 = fadd i32 %add40_4_1_4, i32 %mul_4_1_4_1

]]></Node>
<StgValue><ssdm name="add40_4_1_4_1"/></StgValue>
</operation>
</state>

<state id="734" st_id="735">

<operation id="7431" st_id="734" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2217 %add40_4_1_4_2 = fadd i32 %add40_4_1_4_1, i32 %mul_4_1_4_2

]]></Node>
<StgValue><ssdm name="add40_4_1_4_2"/></StgValue>
</operation>
</state>

<state id="735" st_id="736">

<operation id="7432" st_id="735" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2217 %add40_4_1_4_2 = fadd i32 %add40_4_1_4_1, i32 %mul_4_1_4_2

]]></Node>
<StgValue><ssdm name="add40_4_1_4_2"/></StgValue>
</operation>
</state>

<state id="736" st_id="737">

<operation id="7433" st_id="736" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2217 %add40_4_1_4_2 = fadd i32 %add40_4_1_4_1, i32 %mul_4_1_4_2

]]></Node>
<StgValue><ssdm name="add40_4_1_4_2"/></StgValue>
</operation>
</state>

<state id="737" st_id="738">

<operation id="7434" st_id="737" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2217 %add40_4_1_4_2 = fadd i32 %add40_4_1_4_1, i32 %mul_4_1_4_2

]]></Node>
<StgValue><ssdm name="add40_4_1_4_2"/></StgValue>
</operation>
</state>

<state id="738" st_id="739">

<operation id="7435" st_id="738" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2220 %add40_4_1_4_3 = fadd i32 %add40_4_1_4_2, i32 %mul_4_1_4_3

]]></Node>
<StgValue><ssdm name="add40_4_1_4_3"/></StgValue>
</operation>
</state>

<state id="739" st_id="740">

<operation id="7436" st_id="739" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2220 %add40_4_1_4_3 = fadd i32 %add40_4_1_4_2, i32 %mul_4_1_4_3

]]></Node>
<StgValue><ssdm name="add40_4_1_4_3"/></StgValue>
</operation>
</state>

<state id="740" st_id="741">

<operation id="7437" st_id="740" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2220 %add40_4_1_4_3 = fadd i32 %add40_4_1_4_2, i32 %mul_4_1_4_3

]]></Node>
<StgValue><ssdm name="add40_4_1_4_3"/></StgValue>
</operation>
</state>

<state id="741" st_id="742">

<operation id="7438" st_id="741" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2220 %add40_4_1_4_3 = fadd i32 %add40_4_1_4_2, i32 %mul_4_1_4_3

]]></Node>
<StgValue><ssdm name="add40_4_1_4_3"/></StgValue>
</operation>
</state>

<state id="742" st_id="743">

<operation id="7439" st_id="742" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2223 %add40_4_1_4_4 = fadd i32 %add40_4_1_4_3, i32 %mul_4_1_4_4

]]></Node>
<StgValue><ssdm name="add40_4_1_4_4"/></StgValue>
</operation>
</state>

<state id="743" st_id="744">

<operation id="7440" st_id="743" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2223 %add40_4_1_4_4 = fadd i32 %add40_4_1_4_3, i32 %mul_4_1_4_4

]]></Node>
<StgValue><ssdm name="add40_4_1_4_4"/></StgValue>
</operation>
</state>

<state id="744" st_id="745">

<operation id="7441" st_id="744" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2223 %add40_4_1_4_4 = fadd i32 %add40_4_1_4_3, i32 %mul_4_1_4_4

]]></Node>
<StgValue><ssdm name="add40_4_1_4_4"/></StgValue>
</operation>
</state>

<state id="745" st_id="746">

<operation id="7442" st_id="745" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2223 %add40_4_1_4_4 = fadd i32 %add40_4_1_4_3, i32 %mul_4_1_4_4

]]></Node>
<StgValue><ssdm name="add40_4_1_4_4"/></StgValue>
</operation>
</state>

<state id="746" st_id="747">

<operation id="7443" st_id="746" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2226 %add40_4_1_4_5 = fadd i32 %add40_4_1_4_4, i32 %mul_4_1_4_5

]]></Node>
<StgValue><ssdm name="add40_4_1_4_5"/></StgValue>
</operation>
</state>

<state id="747" st_id="748">

<operation id="7444" st_id="747" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2226 %add40_4_1_4_5 = fadd i32 %add40_4_1_4_4, i32 %mul_4_1_4_5

]]></Node>
<StgValue><ssdm name="add40_4_1_4_5"/></StgValue>
</operation>
</state>

<state id="748" st_id="749">

<operation id="7445" st_id="748" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2226 %add40_4_1_4_5 = fadd i32 %add40_4_1_4_4, i32 %mul_4_1_4_5

]]></Node>
<StgValue><ssdm name="add40_4_1_4_5"/></StgValue>
</operation>
</state>

<state id="749" st_id="750">

<operation id="7446" st_id="749" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2226 %add40_4_1_4_5 = fadd i32 %add40_4_1_4_4, i32 %mul_4_1_4_5

]]></Node>
<StgValue><ssdm name="add40_4_1_4_5"/></StgValue>
</operation>
</state>

<state id="750" st_id="751">

<operation id="7447" st_id="750" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3252" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2229 %add40_4_1_4_6 = fadd i32 %add40_4_1_4_5, i32 %mul_4_1_4_6

]]></Node>
<StgValue><ssdm name="add40_4_1_4_6"/></StgValue>
</operation>
</state>

<state id="751" st_id="752">

<operation id="7448" st_id="751" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3252" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2229 %add40_4_1_4_6 = fadd i32 %add40_4_1_4_5, i32 %mul_4_1_4_6

]]></Node>
<StgValue><ssdm name="add40_4_1_4_6"/></StgValue>
</operation>
</state>

<state id="752" st_id="753">

<operation id="7449" st_id="752" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3252" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2229 %add40_4_1_4_6 = fadd i32 %add40_4_1_4_5, i32 %mul_4_1_4_6

]]></Node>
<StgValue><ssdm name="add40_4_1_4_6"/></StgValue>
</operation>
</state>

<state id="753" st_id="754">

<operation id="7450" st_id="753" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3252" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2229 %add40_4_1_4_6 = fadd i32 %add40_4_1_4_5, i32 %mul_4_1_4_6

]]></Node>
<StgValue><ssdm name="add40_4_1_4_6"/></StgValue>
</operation>
</state>

<state id="754" st_id="755">

<operation id="7451" st_id="754" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2232 %add40_4_1_4_7 = fadd i32 %add40_4_1_4_6, i32 %mul_4_1_4_7

]]></Node>
<StgValue><ssdm name="add40_4_1_4_7"/></StgValue>
</operation>
</state>

<state id="755" st_id="756">

<operation id="7452" st_id="755" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2232 %add40_4_1_4_7 = fadd i32 %add40_4_1_4_6, i32 %mul_4_1_4_7

]]></Node>
<StgValue><ssdm name="add40_4_1_4_7"/></StgValue>
</operation>
</state>

<state id="756" st_id="757">

<operation id="7453" st_id="756" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2232 %add40_4_1_4_7 = fadd i32 %add40_4_1_4_6, i32 %mul_4_1_4_7

]]></Node>
<StgValue><ssdm name="add40_4_1_4_7"/></StgValue>
</operation>
</state>

<state id="757" st_id="758">

<operation id="7454" st_id="757" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2232 %add40_4_1_4_7 = fadd i32 %add40_4_1_4_6, i32 %mul_4_1_4_7

]]></Node>
<StgValue><ssdm name="add40_4_1_4_7"/></StgValue>
</operation>
</state>

<state id="758" st_id="759">

<operation id="7455" st_id="758" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2235 %add40_4_1_4_8 = fadd i32 %add40_4_1_4_7, i32 %mul_4_1_4_8

]]></Node>
<StgValue><ssdm name="add40_4_1_4_8"/></StgValue>
</operation>
</state>

<state id="759" st_id="760">

<operation id="7456" st_id="759" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2235 %add40_4_1_4_8 = fadd i32 %add40_4_1_4_7, i32 %mul_4_1_4_8

]]></Node>
<StgValue><ssdm name="add40_4_1_4_8"/></StgValue>
</operation>
</state>

<state id="760" st_id="761">

<operation id="7457" st_id="760" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2235 %add40_4_1_4_8 = fadd i32 %add40_4_1_4_7, i32 %mul_4_1_4_8

]]></Node>
<StgValue><ssdm name="add40_4_1_4_8"/></StgValue>
</operation>
</state>

<state id="761" st_id="762">

<operation id="7458" st_id="761" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2235 %add40_4_1_4_8 = fadd i32 %add40_4_1_4_7, i32 %mul_4_1_4_8

]]></Node>
<StgValue><ssdm name="add40_4_1_4_8"/></StgValue>
</operation>
</state>

<state id="762" st_id="763">

<operation id="7459" st_id="762" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3261" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2238 %add40_4_1_4_9 = fadd i32 %add40_4_1_4_8, i32 %mul_4_1_4_9

]]></Node>
<StgValue><ssdm name="add40_4_1_4_9"/></StgValue>
</operation>
</state>

<state id="763" st_id="764">

<operation id="7460" st_id="763" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3261" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2238 %add40_4_1_4_9 = fadd i32 %add40_4_1_4_8, i32 %mul_4_1_4_9

]]></Node>
<StgValue><ssdm name="add40_4_1_4_9"/></StgValue>
</operation>
</state>

<state id="764" st_id="765">

<operation id="7461" st_id="764" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3261" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2238 %add40_4_1_4_9 = fadd i32 %add40_4_1_4_8, i32 %mul_4_1_4_9

]]></Node>
<StgValue><ssdm name="add40_4_1_4_9"/></StgValue>
</operation>
</state>

<state id="765" st_id="766">

<operation id="7462" st_id="765" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3261" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2238 %add40_4_1_4_9 = fadd i32 %add40_4_1_4_8, i32 %mul_4_1_4_9

]]></Node>
<StgValue><ssdm name="add40_4_1_4_9"/></StgValue>
</operation>
</state>

<state id="766" st_id="767">

<operation id="7463" st_id="766" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3264" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2241 %add40_4_1_4_s = fadd i32 %add40_4_1_4_9, i32 %mul_4_1_4_s

]]></Node>
<StgValue><ssdm name="add40_4_1_4_s"/></StgValue>
</operation>
</state>

<state id="767" st_id="768">

<operation id="7464" st_id="767" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3264" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2241 %add40_4_1_4_s = fadd i32 %add40_4_1_4_9, i32 %mul_4_1_4_s

]]></Node>
<StgValue><ssdm name="add40_4_1_4_s"/></StgValue>
</operation>
</state>

<state id="768" st_id="769">

<operation id="7465" st_id="768" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3264" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2241 %add40_4_1_4_s = fadd i32 %add40_4_1_4_9, i32 %mul_4_1_4_s

]]></Node>
<StgValue><ssdm name="add40_4_1_4_s"/></StgValue>
</operation>
</state>

<state id="769" st_id="770">

<operation id="7466" st_id="769" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3264" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2241 %add40_4_1_4_s = fadd i32 %add40_4_1_4_9, i32 %mul_4_1_4_s

]]></Node>
<StgValue><ssdm name="add40_4_1_4_s"/></StgValue>
</operation>
</state>

<state id="770" st_id="771">

<operation id="7467" st_id="770" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3267" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2244 %add40_4_1_4_10 = fadd i32 %add40_4_1_4_s, i32 %mul_4_1_4_10

]]></Node>
<StgValue><ssdm name="add40_4_1_4_10"/></StgValue>
</operation>
</state>

<state id="771" st_id="772">

<operation id="7468" st_id="771" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3267" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2244 %add40_4_1_4_10 = fadd i32 %add40_4_1_4_s, i32 %mul_4_1_4_10

]]></Node>
<StgValue><ssdm name="add40_4_1_4_10"/></StgValue>
</operation>
</state>

<state id="772" st_id="773">

<operation id="7469" st_id="772" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3267" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2244 %add40_4_1_4_10 = fadd i32 %add40_4_1_4_s, i32 %mul_4_1_4_10

]]></Node>
<StgValue><ssdm name="add40_4_1_4_10"/></StgValue>
</operation>
</state>

<state id="773" st_id="774">

<operation id="7470" st_id="773" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3267" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2244 %add40_4_1_4_10 = fadd i32 %add40_4_1_4_s, i32 %mul_4_1_4_10

]]></Node>
<StgValue><ssdm name="add40_4_1_4_10"/></StgValue>
</operation>
</state>

<state id="774" st_id="775">

<operation id="7471" st_id="774" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3270" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2247 %add40_4_1_4_11 = fadd i32 %add40_4_1_4_10, i32 %mul_4_1_4_11

]]></Node>
<StgValue><ssdm name="add40_4_1_4_11"/></StgValue>
</operation>
</state>

<state id="775" st_id="776">

<operation id="7472" st_id="775" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3270" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2247 %add40_4_1_4_11 = fadd i32 %add40_4_1_4_10, i32 %mul_4_1_4_11

]]></Node>
<StgValue><ssdm name="add40_4_1_4_11"/></StgValue>
</operation>
</state>

<state id="776" st_id="777">

<operation id="7473" st_id="776" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3270" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2247 %add40_4_1_4_11 = fadd i32 %add40_4_1_4_10, i32 %mul_4_1_4_11

]]></Node>
<StgValue><ssdm name="add40_4_1_4_11"/></StgValue>
</operation>
</state>

<state id="777" st_id="778">

<operation id="7474" st_id="777" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3270" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2247 %add40_4_1_4_11 = fadd i32 %add40_4_1_4_10, i32 %mul_4_1_4_11

]]></Node>
<StgValue><ssdm name="add40_4_1_4_11"/></StgValue>
</operation>
</state>

<state id="778" st_id="779">

<operation id="7475" st_id="778" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3273" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2250 %add40_4_1_4_12 = fadd i32 %add40_4_1_4_11, i32 %mul_4_1_4_12

]]></Node>
<StgValue><ssdm name="add40_4_1_4_12"/></StgValue>
</operation>
</state>

<state id="779" st_id="780">

<operation id="7476" st_id="779" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3273" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2250 %add40_4_1_4_12 = fadd i32 %add40_4_1_4_11, i32 %mul_4_1_4_12

]]></Node>
<StgValue><ssdm name="add40_4_1_4_12"/></StgValue>
</operation>
</state>

<state id="780" st_id="781">

<operation id="7477" st_id="780" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3273" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2250 %add40_4_1_4_12 = fadd i32 %add40_4_1_4_11, i32 %mul_4_1_4_12

]]></Node>
<StgValue><ssdm name="add40_4_1_4_12"/></StgValue>
</operation>
</state>

<state id="781" st_id="782">

<operation id="7478" st_id="781" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3273" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2250 %add40_4_1_4_12 = fadd i32 %add40_4_1_4_11, i32 %mul_4_1_4_12

]]></Node>
<StgValue><ssdm name="add40_4_1_4_12"/></StgValue>
</operation>
</state>

<state id="782" st_id="783">

<operation id="7479" st_id="782" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2253 %add40_4_1_4_13 = fadd i32 %add40_4_1_4_12, i32 %mul_4_1_4_13

]]></Node>
<StgValue><ssdm name="add40_4_1_4_13"/></StgValue>
</operation>
</state>

<state id="783" st_id="784">

<operation id="7480" st_id="783" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2253 %add40_4_1_4_13 = fadd i32 %add40_4_1_4_12, i32 %mul_4_1_4_13

]]></Node>
<StgValue><ssdm name="add40_4_1_4_13"/></StgValue>
</operation>
</state>

<state id="784" st_id="785">

<operation id="7481" st_id="784" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2253 %add40_4_1_4_13 = fadd i32 %add40_4_1_4_12, i32 %mul_4_1_4_13

]]></Node>
<StgValue><ssdm name="add40_4_1_4_13"/></StgValue>
</operation>
</state>

<state id="785" st_id="786">

<operation id="7482" st_id="785" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2253 %add40_4_1_4_13 = fadd i32 %add40_4_1_4_12, i32 %mul_4_1_4_13

]]></Node>
<StgValue><ssdm name="add40_4_1_4_13"/></StgValue>
</operation>
</state>

<state id="786" st_id="787">

<operation id="7483" st_id="786" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2256 %add40_4_1_4_14 = fadd i32 %add40_4_1_4_13, i32 %mul_4_1_4_14

]]></Node>
<StgValue><ssdm name="add40_4_1_4_14"/></StgValue>
</operation>
</state>

<state id="787" st_id="788">

<operation id="7484" st_id="787" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2256 %add40_4_1_4_14 = fadd i32 %add40_4_1_4_13, i32 %mul_4_1_4_14

]]></Node>
<StgValue><ssdm name="add40_4_1_4_14"/></StgValue>
</operation>
</state>

<state id="788" st_id="789">

<operation id="7485" st_id="788" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2256 %add40_4_1_4_14 = fadd i32 %add40_4_1_4_13, i32 %mul_4_1_4_14

]]></Node>
<StgValue><ssdm name="add40_4_1_4_14"/></StgValue>
</operation>
</state>

<state id="789" st_id="790">

<operation id="7486" st_id="789" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2256 %add40_4_1_4_14 = fadd i32 %add40_4_1_4_13, i32 %mul_4_1_4_14

]]></Node>
<StgValue><ssdm name="add40_4_1_4_14"/></StgValue>
</operation>
</state>

<state id="790" st_id="791">

<operation id="7487" st_id="790" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3282" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2259 %add40_4_1_4_15 = fadd i32 %add40_4_1_4_14, i32 %mul_4_1_4_15

]]></Node>
<StgValue><ssdm name="add40_4_1_4_15"/></StgValue>
</operation>
</state>

<state id="791" st_id="792">

<operation id="7488" st_id="791" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3282" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2259 %add40_4_1_4_15 = fadd i32 %add40_4_1_4_14, i32 %mul_4_1_4_15

]]></Node>
<StgValue><ssdm name="add40_4_1_4_15"/></StgValue>
</operation>
</state>

<state id="792" st_id="793">

<operation id="7489" st_id="792" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3282" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2259 %add40_4_1_4_15 = fadd i32 %add40_4_1_4_14, i32 %mul_4_1_4_15

]]></Node>
<StgValue><ssdm name="add40_4_1_4_15"/></StgValue>
</operation>
</state>

<state id="793" st_id="794">

<operation id="7490" st_id="793" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3282" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2259 %add40_4_1_4_15 = fadd i32 %add40_4_1_4_14, i32 %mul_4_1_4_15

]]></Node>
<StgValue><ssdm name="add40_4_1_4_15"/></StgValue>
</operation>
</state>

<state id="794" st_id="795">

<operation id="7491" st_id="794" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3285" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2262 %add40_4_1_4_16 = fadd i32 %add40_4_1_4_15, i32 %mul_4_1_4_16

]]></Node>
<StgValue><ssdm name="add40_4_1_4_16"/></StgValue>
</operation>
</state>

<state id="795" st_id="796">

<operation id="7492" st_id="795" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3285" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2262 %add40_4_1_4_16 = fadd i32 %add40_4_1_4_15, i32 %mul_4_1_4_16

]]></Node>
<StgValue><ssdm name="add40_4_1_4_16"/></StgValue>
</operation>
</state>

<state id="796" st_id="797">

<operation id="7493" st_id="796" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3285" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2262 %add40_4_1_4_16 = fadd i32 %add40_4_1_4_15, i32 %mul_4_1_4_16

]]></Node>
<StgValue><ssdm name="add40_4_1_4_16"/></StgValue>
</operation>
</state>

<state id="797" st_id="798">

<operation id="7494" st_id="797" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3285" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2262 %add40_4_1_4_16 = fadd i32 %add40_4_1_4_15, i32 %mul_4_1_4_16

]]></Node>
<StgValue><ssdm name="add40_4_1_4_16"/></StgValue>
</operation>
</state>

<state id="798" st_id="799">

<operation id="7495" st_id="798" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3288" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2265 %add40_4_1_4_17 = fadd i32 %add40_4_1_4_16, i32 %mul_4_1_4_17

]]></Node>
<StgValue><ssdm name="add40_4_1_4_17"/></StgValue>
</operation>
</state>

<state id="799" st_id="800">

<operation id="7496" st_id="799" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3288" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2265 %add40_4_1_4_17 = fadd i32 %add40_4_1_4_16, i32 %mul_4_1_4_17

]]></Node>
<StgValue><ssdm name="add40_4_1_4_17"/></StgValue>
</operation>
</state>

<state id="800" st_id="801">

<operation id="7497" st_id="800" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3288" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2265 %add40_4_1_4_17 = fadd i32 %add40_4_1_4_16, i32 %mul_4_1_4_17

]]></Node>
<StgValue><ssdm name="add40_4_1_4_17"/></StgValue>
</operation>
</state>

<state id="801" st_id="802">

<operation id="7498" st_id="801" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3288" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2265 %add40_4_1_4_17 = fadd i32 %add40_4_1_4_16, i32 %mul_4_1_4_17

]]></Node>
<StgValue><ssdm name="add40_4_1_4_17"/></StgValue>
</operation>
</state>

<state id="802" st_id="803">

<operation id="7499" st_id="802" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3291" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2268 %add40_4_1_4_18 = fadd i32 %add40_4_1_4_17, i32 %mul_4_1_4_18

]]></Node>
<StgValue><ssdm name="add40_4_1_4_18"/></StgValue>
</operation>
</state>

<state id="803" st_id="804">

<operation id="7500" st_id="803" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3291" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2268 %add40_4_1_4_18 = fadd i32 %add40_4_1_4_17, i32 %mul_4_1_4_18

]]></Node>
<StgValue><ssdm name="add40_4_1_4_18"/></StgValue>
</operation>
</state>

<state id="804" st_id="805">

<operation id="7501" st_id="804" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3291" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2268 %add40_4_1_4_18 = fadd i32 %add40_4_1_4_17, i32 %mul_4_1_4_18

]]></Node>
<StgValue><ssdm name="add40_4_1_4_18"/></StgValue>
</operation>
</state>

<state id="805" st_id="806">

<operation id="7502" st_id="805" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3291" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2268 %add40_4_1_4_18 = fadd i32 %add40_4_1_4_17, i32 %mul_4_1_4_18

]]></Node>
<StgValue><ssdm name="add40_4_1_4_18"/></StgValue>
</operation>
</state>

<state id="806" st_id="807">

<operation id="7503" st_id="806" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3294" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2271 %add40_4_2 = fadd i32 %add40_4_1_4_18, i32 %mul_4_2

]]></Node>
<StgValue><ssdm name="add40_4_2"/></StgValue>
</operation>
</state>

<state id="807" st_id="808">

<operation id="7504" st_id="807" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3294" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2271 %add40_4_2 = fadd i32 %add40_4_1_4_18, i32 %mul_4_2

]]></Node>
<StgValue><ssdm name="add40_4_2"/></StgValue>
</operation>
</state>

<state id="808" st_id="809">

<operation id="7505" st_id="808" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3294" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2271 %add40_4_2 = fadd i32 %add40_4_1_4_18, i32 %mul_4_2

]]></Node>
<StgValue><ssdm name="add40_4_2"/></StgValue>
</operation>
</state>

<state id="809" st_id="810">

<operation id="7506" st_id="809" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3294" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2271 %add40_4_2 = fadd i32 %add40_4_1_4_18, i32 %mul_4_2

]]></Node>
<StgValue><ssdm name="add40_4_2"/></StgValue>
</operation>
</state>

<state id="810" st_id="811">

<operation id="7507" st_id="810" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3297" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2274 %add40_4_2_s = fadd i32 %add40_4_2, i32 %mul_4_2_s

]]></Node>
<StgValue><ssdm name="add40_4_2_s"/></StgValue>
</operation>
</state>

<state id="811" st_id="812">

<operation id="7508" st_id="811" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3297" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2274 %add40_4_2_s = fadd i32 %add40_4_2, i32 %mul_4_2_s

]]></Node>
<StgValue><ssdm name="add40_4_2_s"/></StgValue>
</operation>
</state>

<state id="812" st_id="813">

<operation id="7509" st_id="812" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3297" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2274 %add40_4_2_s = fadd i32 %add40_4_2, i32 %mul_4_2_s

]]></Node>
<StgValue><ssdm name="add40_4_2_s"/></StgValue>
</operation>
</state>

<state id="813" st_id="814">

<operation id="7510" st_id="813" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3297" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2274 %add40_4_2_s = fadd i32 %add40_4_2, i32 %mul_4_2_s

]]></Node>
<StgValue><ssdm name="add40_4_2_s"/></StgValue>
</operation>
</state>

<state id="814" st_id="815">

<operation id="7511" st_id="814" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3300" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2277 %add40_4_2_20 = fadd i32 %add40_4_2_s, i32 %mul_4_2_20

]]></Node>
<StgValue><ssdm name="add40_4_2_20"/></StgValue>
</operation>
</state>

<state id="815" st_id="816">

<operation id="7512" st_id="815" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3300" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2277 %add40_4_2_20 = fadd i32 %add40_4_2_s, i32 %mul_4_2_20

]]></Node>
<StgValue><ssdm name="add40_4_2_20"/></StgValue>
</operation>
</state>

<state id="816" st_id="817">

<operation id="7513" st_id="816" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3300" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2277 %add40_4_2_20 = fadd i32 %add40_4_2_s, i32 %mul_4_2_20

]]></Node>
<StgValue><ssdm name="add40_4_2_20"/></StgValue>
</operation>
</state>

<state id="817" st_id="818">

<operation id="7514" st_id="817" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3300" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2277 %add40_4_2_20 = fadd i32 %add40_4_2_s, i32 %mul_4_2_20

]]></Node>
<StgValue><ssdm name="add40_4_2_20"/></StgValue>
</operation>
</state>

<state id="818" st_id="819">

<operation id="7515" st_id="818" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3303" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2280 %add40_4_2_21 = fadd i32 %add40_4_2_20, i32 %mul_4_2_21

]]></Node>
<StgValue><ssdm name="add40_4_2_21"/></StgValue>
</operation>
</state>

<state id="819" st_id="820">

<operation id="7516" st_id="819" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3303" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2280 %add40_4_2_21 = fadd i32 %add40_4_2_20, i32 %mul_4_2_21

]]></Node>
<StgValue><ssdm name="add40_4_2_21"/></StgValue>
</operation>
</state>

<state id="820" st_id="821">

<operation id="7517" st_id="820" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3303" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2280 %add40_4_2_21 = fadd i32 %add40_4_2_20, i32 %mul_4_2_21

]]></Node>
<StgValue><ssdm name="add40_4_2_21"/></StgValue>
</operation>
</state>

<state id="821" st_id="822">

<operation id="7518" st_id="821" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3303" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2280 %add40_4_2_21 = fadd i32 %add40_4_2_20, i32 %mul_4_2_21

]]></Node>
<StgValue><ssdm name="add40_4_2_21"/></StgValue>
</operation>
</state>

<state id="822" st_id="823">

<operation id="7519" st_id="822" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3306" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2283 %add40_4_2_22 = fadd i32 %add40_4_2_21, i32 %mul_4_2_22

]]></Node>
<StgValue><ssdm name="add40_4_2_22"/></StgValue>
</operation>
</state>

<state id="823" st_id="824">

<operation id="7520" st_id="823" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3306" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2283 %add40_4_2_22 = fadd i32 %add40_4_2_21, i32 %mul_4_2_22

]]></Node>
<StgValue><ssdm name="add40_4_2_22"/></StgValue>
</operation>
</state>

<state id="824" st_id="825">

<operation id="7521" st_id="824" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3306" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2283 %add40_4_2_22 = fadd i32 %add40_4_2_21, i32 %mul_4_2_22

]]></Node>
<StgValue><ssdm name="add40_4_2_22"/></StgValue>
</operation>
</state>

<state id="825" st_id="826">

<operation id="7522" st_id="825" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3306" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2283 %add40_4_2_22 = fadd i32 %add40_4_2_21, i32 %mul_4_2_22

]]></Node>
<StgValue><ssdm name="add40_4_2_22"/></StgValue>
</operation>
</state>

<state id="826" st_id="827">

<operation id="7523" st_id="826" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3309" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2286 %add40_4_2_5 = fadd i32 %add40_4_2_22, i32 %mul_4_2_5

]]></Node>
<StgValue><ssdm name="add40_4_2_5"/></StgValue>
</operation>
</state>

<state id="827" st_id="828">

<operation id="7524" st_id="827" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3309" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2286 %add40_4_2_5 = fadd i32 %add40_4_2_22, i32 %mul_4_2_5

]]></Node>
<StgValue><ssdm name="add40_4_2_5"/></StgValue>
</operation>
</state>

<state id="828" st_id="829">

<operation id="7525" st_id="828" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3309" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2286 %add40_4_2_5 = fadd i32 %add40_4_2_22, i32 %mul_4_2_5

]]></Node>
<StgValue><ssdm name="add40_4_2_5"/></StgValue>
</operation>
</state>

<state id="829" st_id="830">

<operation id="7526" st_id="829" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3309" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2286 %add40_4_2_5 = fadd i32 %add40_4_2_22, i32 %mul_4_2_5

]]></Node>
<StgValue><ssdm name="add40_4_2_5"/></StgValue>
</operation>
</state>

<state id="830" st_id="831">

<operation id="7527" st_id="830" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2289 %add40_4_2_6 = fadd i32 %add40_4_2_5, i32 %mul_4_2_6

]]></Node>
<StgValue><ssdm name="add40_4_2_6"/></StgValue>
</operation>
</state>

<state id="831" st_id="832">

<operation id="7528" st_id="831" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2289 %add40_4_2_6 = fadd i32 %add40_4_2_5, i32 %mul_4_2_6

]]></Node>
<StgValue><ssdm name="add40_4_2_6"/></StgValue>
</operation>
</state>

<state id="832" st_id="833">

<operation id="7529" st_id="832" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2289 %add40_4_2_6 = fadd i32 %add40_4_2_5, i32 %mul_4_2_6

]]></Node>
<StgValue><ssdm name="add40_4_2_6"/></StgValue>
</operation>
</state>

<state id="833" st_id="834">

<operation id="7530" st_id="833" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2289 %add40_4_2_6 = fadd i32 %add40_4_2_5, i32 %mul_4_2_6

]]></Node>
<StgValue><ssdm name="add40_4_2_6"/></StgValue>
</operation>
</state>

<state id="834" st_id="835">

<operation id="7531" st_id="834" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3315" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2292 %add40_4_2_7 = fadd i32 %add40_4_2_6, i32 %mul_4_2_7

]]></Node>
<StgValue><ssdm name="add40_4_2_7"/></StgValue>
</operation>
</state>

<state id="835" st_id="836">

<operation id="7532" st_id="835" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3315" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2292 %add40_4_2_7 = fadd i32 %add40_4_2_6, i32 %mul_4_2_7

]]></Node>
<StgValue><ssdm name="add40_4_2_7"/></StgValue>
</operation>
</state>

<state id="836" st_id="837">

<operation id="7533" st_id="836" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3315" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2292 %add40_4_2_7 = fadd i32 %add40_4_2_6, i32 %mul_4_2_7

]]></Node>
<StgValue><ssdm name="add40_4_2_7"/></StgValue>
</operation>
</state>

<state id="837" st_id="838">

<operation id="7534" st_id="837" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3315" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2292 %add40_4_2_7 = fadd i32 %add40_4_2_6, i32 %mul_4_2_7

]]></Node>
<StgValue><ssdm name="add40_4_2_7"/></StgValue>
</operation>
</state>

<state id="838" st_id="839">

<operation id="7535" st_id="838" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3318" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2295 %add40_4_2_8 = fadd i32 %add40_4_2_7, i32 %mul_4_2_8

]]></Node>
<StgValue><ssdm name="add40_4_2_8"/></StgValue>
</operation>
</state>

<state id="839" st_id="840">

<operation id="7536" st_id="839" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3318" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2295 %add40_4_2_8 = fadd i32 %add40_4_2_7, i32 %mul_4_2_8

]]></Node>
<StgValue><ssdm name="add40_4_2_8"/></StgValue>
</operation>
</state>

<state id="840" st_id="841">

<operation id="7537" st_id="840" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3318" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2295 %add40_4_2_8 = fadd i32 %add40_4_2_7, i32 %mul_4_2_8

]]></Node>
<StgValue><ssdm name="add40_4_2_8"/></StgValue>
</operation>
</state>

<state id="841" st_id="842">

<operation id="7538" st_id="841" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3318" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2295 %add40_4_2_8 = fadd i32 %add40_4_2_7, i32 %mul_4_2_8

]]></Node>
<StgValue><ssdm name="add40_4_2_8"/></StgValue>
</operation>
</state>

<state id="842" st_id="843">

<operation id="7539" st_id="842" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3321" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2298 %add40_4_2_9 = fadd i32 %add40_4_2_8, i32 %mul_4_2_9

]]></Node>
<StgValue><ssdm name="add40_4_2_9"/></StgValue>
</operation>
</state>

<state id="843" st_id="844">

<operation id="7540" st_id="843" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3321" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2298 %add40_4_2_9 = fadd i32 %add40_4_2_8, i32 %mul_4_2_9

]]></Node>
<StgValue><ssdm name="add40_4_2_9"/></StgValue>
</operation>
</state>

<state id="844" st_id="845">

<operation id="7541" st_id="844" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3321" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2298 %add40_4_2_9 = fadd i32 %add40_4_2_8, i32 %mul_4_2_9

]]></Node>
<StgValue><ssdm name="add40_4_2_9"/></StgValue>
</operation>
</state>

<state id="845" st_id="846">

<operation id="7542" st_id="845" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3321" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2298 %add40_4_2_9 = fadd i32 %add40_4_2_8, i32 %mul_4_2_9

]]></Node>
<StgValue><ssdm name="add40_4_2_9"/></StgValue>
</operation>
</state>

<state id="846" st_id="847">

<operation id="7543" st_id="846" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3324" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2301 %add40_4_2_10 = fadd i32 %add40_4_2_9, i32 %mul_4_2_10

]]></Node>
<StgValue><ssdm name="add40_4_2_10"/></StgValue>
</operation>
</state>

<state id="847" st_id="848">

<operation id="7544" st_id="847" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3324" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2301 %add40_4_2_10 = fadd i32 %add40_4_2_9, i32 %mul_4_2_10

]]></Node>
<StgValue><ssdm name="add40_4_2_10"/></StgValue>
</operation>
</state>

<state id="848" st_id="849">

<operation id="7545" st_id="848" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3324" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2301 %add40_4_2_10 = fadd i32 %add40_4_2_9, i32 %mul_4_2_10

]]></Node>
<StgValue><ssdm name="add40_4_2_10"/></StgValue>
</operation>
</state>

<state id="849" st_id="850">

<operation id="7546" st_id="849" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3324" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2301 %add40_4_2_10 = fadd i32 %add40_4_2_9, i32 %mul_4_2_10

]]></Node>
<StgValue><ssdm name="add40_4_2_10"/></StgValue>
</operation>
</state>

<state id="850" st_id="851">

<operation id="7547" st_id="850" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3327" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2304 %add40_4_2_11 = fadd i32 %add40_4_2_10, i32 %mul_4_2_11

]]></Node>
<StgValue><ssdm name="add40_4_2_11"/></StgValue>
</operation>
</state>

<state id="851" st_id="852">

<operation id="7548" st_id="851" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3327" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2304 %add40_4_2_11 = fadd i32 %add40_4_2_10, i32 %mul_4_2_11

]]></Node>
<StgValue><ssdm name="add40_4_2_11"/></StgValue>
</operation>
</state>

<state id="852" st_id="853">

<operation id="7549" st_id="852" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3327" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2304 %add40_4_2_11 = fadd i32 %add40_4_2_10, i32 %mul_4_2_11

]]></Node>
<StgValue><ssdm name="add40_4_2_11"/></StgValue>
</operation>
</state>

<state id="853" st_id="854">

<operation id="7550" st_id="853" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3327" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2304 %add40_4_2_11 = fadd i32 %add40_4_2_10, i32 %mul_4_2_11

]]></Node>
<StgValue><ssdm name="add40_4_2_11"/></StgValue>
</operation>
</state>

<state id="854" st_id="855">

<operation id="7551" st_id="854" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3330" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2307 %add40_4_2_12 = fadd i32 %add40_4_2_11, i32 %mul_4_2_12

]]></Node>
<StgValue><ssdm name="add40_4_2_12"/></StgValue>
</operation>
</state>

<state id="855" st_id="856">

<operation id="7552" st_id="855" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3330" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2307 %add40_4_2_12 = fadd i32 %add40_4_2_11, i32 %mul_4_2_12

]]></Node>
<StgValue><ssdm name="add40_4_2_12"/></StgValue>
</operation>
</state>

<state id="856" st_id="857">

<operation id="7553" st_id="856" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3330" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2307 %add40_4_2_12 = fadd i32 %add40_4_2_11, i32 %mul_4_2_12

]]></Node>
<StgValue><ssdm name="add40_4_2_12"/></StgValue>
</operation>
</state>

<state id="857" st_id="858">

<operation id="7554" st_id="857" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3330" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2307 %add40_4_2_12 = fadd i32 %add40_4_2_11, i32 %mul_4_2_12

]]></Node>
<StgValue><ssdm name="add40_4_2_12"/></StgValue>
</operation>
</state>

<state id="858" st_id="859">

<operation id="7555" st_id="858" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3333" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2310 %add40_4_2_13 = fadd i32 %add40_4_2_12, i32 %mul_4_2_13

]]></Node>
<StgValue><ssdm name="add40_4_2_13"/></StgValue>
</operation>
</state>

<state id="859" st_id="860">

<operation id="7556" st_id="859" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3333" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2310 %add40_4_2_13 = fadd i32 %add40_4_2_12, i32 %mul_4_2_13

]]></Node>
<StgValue><ssdm name="add40_4_2_13"/></StgValue>
</operation>
</state>

<state id="860" st_id="861">

<operation id="7557" st_id="860" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3333" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2310 %add40_4_2_13 = fadd i32 %add40_4_2_12, i32 %mul_4_2_13

]]></Node>
<StgValue><ssdm name="add40_4_2_13"/></StgValue>
</operation>
</state>

<state id="861" st_id="862">

<operation id="7558" st_id="861" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3333" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2310 %add40_4_2_13 = fadd i32 %add40_4_2_12, i32 %mul_4_2_13

]]></Node>
<StgValue><ssdm name="add40_4_2_13"/></StgValue>
</operation>
</state>

<state id="862" st_id="863">

<operation id="7559" st_id="862" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3336" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2313 %add40_4_2_14 = fadd i32 %add40_4_2_13, i32 %mul_4_2_14

]]></Node>
<StgValue><ssdm name="add40_4_2_14"/></StgValue>
</operation>
</state>

<state id="863" st_id="864">

<operation id="7560" st_id="863" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3336" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2313 %add40_4_2_14 = fadd i32 %add40_4_2_13, i32 %mul_4_2_14

]]></Node>
<StgValue><ssdm name="add40_4_2_14"/></StgValue>
</operation>
</state>

<state id="864" st_id="865">

<operation id="7561" st_id="864" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3336" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2313 %add40_4_2_14 = fadd i32 %add40_4_2_13, i32 %mul_4_2_14

]]></Node>
<StgValue><ssdm name="add40_4_2_14"/></StgValue>
</operation>
</state>

<state id="865" st_id="866">

<operation id="7562" st_id="865" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3336" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2313 %add40_4_2_14 = fadd i32 %add40_4_2_13, i32 %mul_4_2_14

]]></Node>
<StgValue><ssdm name="add40_4_2_14"/></StgValue>
</operation>
</state>

<state id="866" st_id="867">

<operation id="7563" st_id="866" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3339" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2316 %add40_4_2_15 = fadd i32 %add40_4_2_14, i32 %mul_4_2_15

]]></Node>
<StgValue><ssdm name="add40_4_2_15"/></StgValue>
</operation>
</state>

<state id="867" st_id="868">

<operation id="7564" st_id="867" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3339" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2316 %add40_4_2_15 = fadd i32 %add40_4_2_14, i32 %mul_4_2_15

]]></Node>
<StgValue><ssdm name="add40_4_2_15"/></StgValue>
</operation>
</state>

<state id="868" st_id="869">

<operation id="7565" st_id="868" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3339" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2316 %add40_4_2_15 = fadd i32 %add40_4_2_14, i32 %mul_4_2_15

]]></Node>
<StgValue><ssdm name="add40_4_2_15"/></StgValue>
</operation>
</state>

<state id="869" st_id="870">

<operation id="7566" st_id="869" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3339" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2316 %add40_4_2_15 = fadd i32 %add40_4_2_14, i32 %mul_4_2_15

]]></Node>
<StgValue><ssdm name="add40_4_2_15"/></StgValue>
</operation>
</state>

<state id="870" st_id="871">

<operation id="7567" st_id="870" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3342" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2319 %add40_4_2_16 = fadd i32 %add40_4_2_15, i32 %mul_4_2_16

]]></Node>
<StgValue><ssdm name="add40_4_2_16"/></StgValue>
</operation>
</state>

<state id="871" st_id="872">

<operation id="7568" st_id="871" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3342" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2319 %add40_4_2_16 = fadd i32 %add40_4_2_15, i32 %mul_4_2_16

]]></Node>
<StgValue><ssdm name="add40_4_2_16"/></StgValue>
</operation>
</state>

<state id="872" st_id="873">

<operation id="7569" st_id="872" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3342" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2319 %add40_4_2_16 = fadd i32 %add40_4_2_15, i32 %mul_4_2_16

]]></Node>
<StgValue><ssdm name="add40_4_2_16"/></StgValue>
</operation>
</state>

<state id="873" st_id="874">

<operation id="7570" st_id="873" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3342" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2319 %add40_4_2_16 = fadd i32 %add40_4_2_15, i32 %mul_4_2_16

]]></Node>
<StgValue><ssdm name="add40_4_2_16"/></StgValue>
</operation>
</state>

<state id="874" st_id="875">

<operation id="7571" st_id="874" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3345" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2322 %add40_4_2_17 = fadd i32 %add40_4_2_16, i32 %mul_4_2_17

]]></Node>
<StgValue><ssdm name="add40_4_2_17"/></StgValue>
</operation>
</state>

<state id="875" st_id="876">

<operation id="7572" st_id="875" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3345" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2322 %add40_4_2_17 = fadd i32 %add40_4_2_16, i32 %mul_4_2_17

]]></Node>
<StgValue><ssdm name="add40_4_2_17"/></StgValue>
</operation>
</state>

<state id="876" st_id="877">

<operation id="7573" st_id="876" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3345" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2322 %add40_4_2_17 = fadd i32 %add40_4_2_16, i32 %mul_4_2_17

]]></Node>
<StgValue><ssdm name="add40_4_2_17"/></StgValue>
</operation>
</state>

<state id="877" st_id="878">

<operation id="7574" st_id="877" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3345" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2322 %add40_4_2_17 = fadd i32 %add40_4_2_16, i32 %mul_4_2_17

]]></Node>
<StgValue><ssdm name="add40_4_2_17"/></StgValue>
</operation>
</state>

<state id="878" st_id="879">

<operation id="7575" st_id="878" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2325 %add40_4_2_18 = fadd i32 %add40_4_2_17, i32 %mul_4_2_18

]]></Node>
<StgValue><ssdm name="add40_4_2_18"/></StgValue>
</operation>
</state>

<state id="879" st_id="880">

<operation id="7576" st_id="879" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2325 %add40_4_2_18 = fadd i32 %add40_4_2_17, i32 %mul_4_2_18

]]></Node>
<StgValue><ssdm name="add40_4_2_18"/></StgValue>
</operation>
</state>

<state id="880" st_id="881">

<operation id="7577" st_id="880" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2325 %add40_4_2_18 = fadd i32 %add40_4_2_17, i32 %mul_4_2_18

]]></Node>
<StgValue><ssdm name="add40_4_2_18"/></StgValue>
</operation>
</state>

<state id="881" st_id="882">

<operation id="7578" st_id="881" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2325 %add40_4_2_18 = fadd i32 %add40_4_2_17, i32 %mul_4_2_18

]]></Node>
<StgValue><ssdm name="add40_4_2_18"/></StgValue>
</operation>
</state>

<state id="882" st_id="883">

<operation id="7579" st_id="882" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3351" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2328 %add40_4_2_19 = fadd i32 %add40_4_2_18, i32 %mul_4_2_19

]]></Node>
<StgValue><ssdm name="add40_4_2_19"/></StgValue>
</operation>
</state>

<state id="883" st_id="884">

<operation id="7580" st_id="883" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3351" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2328 %add40_4_2_19 = fadd i32 %add40_4_2_18, i32 %mul_4_2_19

]]></Node>
<StgValue><ssdm name="add40_4_2_19"/></StgValue>
</operation>
</state>

<state id="884" st_id="885">

<operation id="7581" st_id="884" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3351" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2328 %add40_4_2_19 = fadd i32 %add40_4_2_18, i32 %mul_4_2_19

]]></Node>
<StgValue><ssdm name="add40_4_2_19"/></StgValue>
</operation>
</state>

<state id="885" st_id="886">

<operation id="7582" st_id="885" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3351" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2328 %add40_4_2_19 = fadd i32 %add40_4_2_18, i32 %mul_4_2_19

]]></Node>
<StgValue><ssdm name="add40_4_2_19"/></StgValue>
</operation>
</state>

<state id="886" st_id="887">

<operation id="7583" st_id="886" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3354" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2331 %add40_4_2_1 = fadd i32 %add40_4_2_19, i32 %mul_4_2_1

]]></Node>
<StgValue><ssdm name="add40_4_2_1"/></StgValue>
</operation>
</state>

<state id="887" st_id="888">

<operation id="7584" st_id="887" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3354" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2331 %add40_4_2_1 = fadd i32 %add40_4_2_19, i32 %mul_4_2_1

]]></Node>
<StgValue><ssdm name="add40_4_2_1"/></StgValue>
</operation>
</state>

<state id="888" st_id="889">

<operation id="7585" st_id="888" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3354" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2331 %add40_4_2_1 = fadd i32 %add40_4_2_19, i32 %mul_4_2_1

]]></Node>
<StgValue><ssdm name="add40_4_2_1"/></StgValue>
</operation>
</state>

<state id="889" st_id="890">

<operation id="7586" st_id="889" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3354" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2331 %add40_4_2_1 = fadd i32 %add40_4_2_19, i32 %mul_4_2_1

]]></Node>
<StgValue><ssdm name="add40_4_2_1"/></StgValue>
</operation>
</state>

<state id="890" st_id="891">

<operation id="7587" st_id="890" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3357" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2334 %add40_4_2_1_1 = fadd i32 %add40_4_2_1, i32 %mul_4_2_1_1

]]></Node>
<StgValue><ssdm name="add40_4_2_1_1"/></StgValue>
</operation>
</state>

<state id="891" st_id="892">

<operation id="7588" st_id="891" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3357" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2334 %add40_4_2_1_1 = fadd i32 %add40_4_2_1, i32 %mul_4_2_1_1

]]></Node>
<StgValue><ssdm name="add40_4_2_1_1"/></StgValue>
</operation>
</state>

<state id="892" st_id="893">

<operation id="7589" st_id="892" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3357" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2334 %add40_4_2_1_1 = fadd i32 %add40_4_2_1, i32 %mul_4_2_1_1

]]></Node>
<StgValue><ssdm name="add40_4_2_1_1"/></StgValue>
</operation>
</state>

<state id="893" st_id="894">

<operation id="7590" st_id="893" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3357" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2334 %add40_4_2_1_1 = fadd i32 %add40_4_2_1, i32 %mul_4_2_1_1

]]></Node>
<StgValue><ssdm name="add40_4_2_1_1"/></StgValue>
</operation>
</state>

<state id="894" st_id="895">

<operation id="7591" st_id="894" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3360" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2337 %add40_4_2_1_2 = fadd i32 %add40_4_2_1_1, i32 %mul_4_2_1_2

]]></Node>
<StgValue><ssdm name="add40_4_2_1_2"/></StgValue>
</operation>
</state>

<state id="895" st_id="896">

<operation id="7592" st_id="895" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3360" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2337 %add40_4_2_1_2 = fadd i32 %add40_4_2_1_1, i32 %mul_4_2_1_2

]]></Node>
<StgValue><ssdm name="add40_4_2_1_2"/></StgValue>
</operation>
</state>

<state id="896" st_id="897">

<operation id="7593" st_id="896" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3360" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2337 %add40_4_2_1_2 = fadd i32 %add40_4_2_1_1, i32 %mul_4_2_1_2

]]></Node>
<StgValue><ssdm name="add40_4_2_1_2"/></StgValue>
</operation>
</state>

<state id="897" st_id="898">

<operation id="7594" st_id="897" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3360" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2337 %add40_4_2_1_2 = fadd i32 %add40_4_2_1_1, i32 %mul_4_2_1_2

]]></Node>
<StgValue><ssdm name="add40_4_2_1_2"/></StgValue>
</operation>
</state>

<state id="898" st_id="899">

<operation id="7595" st_id="898" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3363" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2340 %add40_4_2_1_3 = fadd i32 %add40_4_2_1_2, i32 %mul_4_2_1_3

]]></Node>
<StgValue><ssdm name="add40_4_2_1_3"/></StgValue>
</operation>
</state>

<state id="899" st_id="900">

<operation id="7596" st_id="899" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3363" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2340 %add40_4_2_1_3 = fadd i32 %add40_4_2_1_2, i32 %mul_4_2_1_3

]]></Node>
<StgValue><ssdm name="add40_4_2_1_3"/></StgValue>
</operation>
</state>

<state id="900" st_id="901">

<operation id="7597" st_id="900" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3363" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2340 %add40_4_2_1_3 = fadd i32 %add40_4_2_1_2, i32 %mul_4_2_1_3

]]></Node>
<StgValue><ssdm name="add40_4_2_1_3"/></StgValue>
</operation>
</state>

<state id="901" st_id="902">

<operation id="7598" st_id="901" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3363" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2340 %add40_4_2_1_3 = fadd i32 %add40_4_2_1_2, i32 %mul_4_2_1_3

]]></Node>
<StgValue><ssdm name="add40_4_2_1_3"/></StgValue>
</operation>
</state>

<state id="902" st_id="903">

<operation id="7599" st_id="902" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3366" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2343 %add40_4_2_1_4 = fadd i32 %add40_4_2_1_3, i32 %mul_4_2_1_4

]]></Node>
<StgValue><ssdm name="add40_4_2_1_4"/></StgValue>
</operation>
</state>

<state id="903" st_id="904">

<operation id="7600" st_id="903" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3366" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2343 %add40_4_2_1_4 = fadd i32 %add40_4_2_1_3, i32 %mul_4_2_1_4

]]></Node>
<StgValue><ssdm name="add40_4_2_1_4"/></StgValue>
</operation>
</state>

<state id="904" st_id="905">

<operation id="7601" st_id="904" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3366" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2343 %add40_4_2_1_4 = fadd i32 %add40_4_2_1_3, i32 %mul_4_2_1_4

]]></Node>
<StgValue><ssdm name="add40_4_2_1_4"/></StgValue>
</operation>
</state>

<state id="905" st_id="906">

<operation id="7602" st_id="905" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3366" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2343 %add40_4_2_1_4 = fadd i32 %add40_4_2_1_3, i32 %mul_4_2_1_4

]]></Node>
<StgValue><ssdm name="add40_4_2_1_4"/></StgValue>
</operation>
</state>

<state id="906" st_id="907">

<operation id="7603" st_id="906" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3369" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2346 %add40_4_2_1_5 = fadd i32 %add40_4_2_1_4, i32 %mul_4_2_1_5

]]></Node>
<StgValue><ssdm name="add40_4_2_1_5"/></StgValue>
</operation>
</state>

<state id="907" st_id="908">

<operation id="7604" st_id="907" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3369" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2346 %add40_4_2_1_5 = fadd i32 %add40_4_2_1_4, i32 %mul_4_2_1_5

]]></Node>
<StgValue><ssdm name="add40_4_2_1_5"/></StgValue>
</operation>
</state>

<state id="908" st_id="909">

<operation id="7605" st_id="908" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3369" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2346 %add40_4_2_1_5 = fadd i32 %add40_4_2_1_4, i32 %mul_4_2_1_5

]]></Node>
<StgValue><ssdm name="add40_4_2_1_5"/></StgValue>
</operation>
</state>

<state id="909" st_id="910">

<operation id="7606" st_id="909" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3369" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2346 %add40_4_2_1_5 = fadd i32 %add40_4_2_1_4, i32 %mul_4_2_1_5

]]></Node>
<StgValue><ssdm name="add40_4_2_1_5"/></StgValue>
</operation>
</state>

<state id="910" st_id="911">

<operation id="7607" st_id="910" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2349 %add40_4_2_1_6 = fadd i32 %add40_4_2_1_5, i32 %mul_4_2_1_6

]]></Node>
<StgValue><ssdm name="add40_4_2_1_6"/></StgValue>
</operation>
</state>

<state id="911" st_id="912">

<operation id="7608" st_id="911" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2349 %add40_4_2_1_6 = fadd i32 %add40_4_2_1_5, i32 %mul_4_2_1_6

]]></Node>
<StgValue><ssdm name="add40_4_2_1_6"/></StgValue>
</operation>
</state>

<state id="912" st_id="913">

<operation id="7609" st_id="912" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2349 %add40_4_2_1_6 = fadd i32 %add40_4_2_1_5, i32 %mul_4_2_1_6

]]></Node>
<StgValue><ssdm name="add40_4_2_1_6"/></StgValue>
</operation>
</state>

<state id="913" st_id="914">

<operation id="7610" st_id="913" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2349 %add40_4_2_1_6 = fadd i32 %add40_4_2_1_5, i32 %mul_4_2_1_6

]]></Node>
<StgValue><ssdm name="add40_4_2_1_6"/></StgValue>
</operation>
</state>

<state id="914" st_id="915">

<operation id="7611" st_id="914" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3375" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2352 %add40_4_2_1_7 = fadd i32 %add40_4_2_1_6, i32 %mul_4_2_1_7

]]></Node>
<StgValue><ssdm name="add40_4_2_1_7"/></StgValue>
</operation>
</state>

<state id="915" st_id="916">

<operation id="7612" st_id="915" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3375" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2352 %add40_4_2_1_7 = fadd i32 %add40_4_2_1_6, i32 %mul_4_2_1_7

]]></Node>
<StgValue><ssdm name="add40_4_2_1_7"/></StgValue>
</operation>
</state>

<state id="916" st_id="917">

<operation id="7613" st_id="916" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3375" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2352 %add40_4_2_1_7 = fadd i32 %add40_4_2_1_6, i32 %mul_4_2_1_7

]]></Node>
<StgValue><ssdm name="add40_4_2_1_7"/></StgValue>
</operation>
</state>

<state id="917" st_id="918">

<operation id="7614" st_id="917" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3375" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2352 %add40_4_2_1_7 = fadd i32 %add40_4_2_1_6, i32 %mul_4_2_1_7

]]></Node>
<StgValue><ssdm name="add40_4_2_1_7"/></StgValue>
</operation>
</state>

<state id="918" st_id="919">

<operation id="7615" st_id="918" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3378" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2355 %add40_4_2_1_8 = fadd i32 %add40_4_2_1_7, i32 %mul_4_2_1_8

]]></Node>
<StgValue><ssdm name="add40_4_2_1_8"/></StgValue>
</operation>
</state>

<state id="919" st_id="920">

<operation id="7616" st_id="919" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3378" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2355 %add40_4_2_1_8 = fadd i32 %add40_4_2_1_7, i32 %mul_4_2_1_8

]]></Node>
<StgValue><ssdm name="add40_4_2_1_8"/></StgValue>
</operation>
</state>

<state id="920" st_id="921">

<operation id="7617" st_id="920" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3378" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2355 %add40_4_2_1_8 = fadd i32 %add40_4_2_1_7, i32 %mul_4_2_1_8

]]></Node>
<StgValue><ssdm name="add40_4_2_1_8"/></StgValue>
</operation>
</state>

<state id="921" st_id="922">

<operation id="7618" st_id="921" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3378" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2355 %add40_4_2_1_8 = fadd i32 %add40_4_2_1_7, i32 %mul_4_2_1_8

]]></Node>
<StgValue><ssdm name="add40_4_2_1_8"/></StgValue>
</operation>
</state>

<state id="922" st_id="923">

<operation id="7619" st_id="922" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3381" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2358 %add40_4_2_1_9 = fadd i32 %add40_4_2_1_8, i32 %mul_4_2_1_9

]]></Node>
<StgValue><ssdm name="add40_4_2_1_9"/></StgValue>
</operation>
</state>

<state id="923" st_id="924">

<operation id="7620" st_id="923" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3381" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2358 %add40_4_2_1_9 = fadd i32 %add40_4_2_1_8, i32 %mul_4_2_1_9

]]></Node>
<StgValue><ssdm name="add40_4_2_1_9"/></StgValue>
</operation>
</state>

<state id="924" st_id="925">

<operation id="7621" st_id="924" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3381" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2358 %add40_4_2_1_9 = fadd i32 %add40_4_2_1_8, i32 %mul_4_2_1_9

]]></Node>
<StgValue><ssdm name="add40_4_2_1_9"/></StgValue>
</operation>
</state>

<state id="925" st_id="926">

<operation id="7622" st_id="925" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3381" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2358 %add40_4_2_1_9 = fadd i32 %add40_4_2_1_8, i32 %mul_4_2_1_9

]]></Node>
<StgValue><ssdm name="add40_4_2_1_9"/></StgValue>
</operation>
</state>

<state id="926" st_id="927">

<operation id="7623" st_id="926" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3384" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2361 %add40_4_2_1_s = fadd i32 %add40_4_2_1_9, i32 %mul_4_2_1_s

]]></Node>
<StgValue><ssdm name="add40_4_2_1_s"/></StgValue>
</operation>
</state>

<state id="927" st_id="928">

<operation id="7624" st_id="927" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3384" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2361 %add40_4_2_1_s = fadd i32 %add40_4_2_1_9, i32 %mul_4_2_1_s

]]></Node>
<StgValue><ssdm name="add40_4_2_1_s"/></StgValue>
</operation>
</state>

<state id="928" st_id="929">

<operation id="7625" st_id="928" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3384" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2361 %add40_4_2_1_s = fadd i32 %add40_4_2_1_9, i32 %mul_4_2_1_s

]]></Node>
<StgValue><ssdm name="add40_4_2_1_s"/></StgValue>
</operation>
</state>

<state id="929" st_id="930">

<operation id="7626" st_id="929" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3384" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2361 %add40_4_2_1_s = fadd i32 %add40_4_2_1_9, i32 %mul_4_2_1_s

]]></Node>
<StgValue><ssdm name="add40_4_2_1_s"/></StgValue>
</operation>
</state>

<state id="930" st_id="931">

<operation id="7627" st_id="930" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3387" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2364 %add40_4_2_1_10 = fadd i32 %add40_4_2_1_s, i32 %mul_4_2_1_10

]]></Node>
<StgValue><ssdm name="add40_4_2_1_10"/></StgValue>
</operation>
</state>

<state id="931" st_id="932">

<operation id="7628" st_id="931" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3387" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2364 %add40_4_2_1_10 = fadd i32 %add40_4_2_1_s, i32 %mul_4_2_1_10

]]></Node>
<StgValue><ssdm name="add40_4_2_1_10"/></StgValue>
</operation>
</state>

<state id="932" st_id="933">

<operation id="7629" st_id="932" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3387" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2364 %add40_4_2_1_10 = fadd i32 %add40_4_2_1_s, i32 %mul_4_2_1_10

]]></Node>
<StgValue><ssdm name="add40_4_2_1_10"/></StgValue>
</operation>
</state>

<state id="933" st_id="934">

<operation id="7630" st_id="933" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3387" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2364 %add40_4_2_1_10 = fadd i32 %add40_4_2_1_s, i32 %mul_4_2_1_10

]]></Node>
<StgValue><ssdm name="add40_4_2_1_10"/></StgValue>
</operation>
</state>

<state id="934" st_id="935">

<operation id="7631" st_id="934" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3390" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2367 %add40_4_2_1_11 = fadd i32 %add40_4_2_1_10, i32 %mul_4_2_1_11

]]></Node>
<StgValue><ssdm name="add40_4_2_1_11"/></StgValue>
</operation>
</state>

<state id="935" st_id="936">

<operation id="7632" st_id="935" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3390" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2367 %add40_4_2_1_11 = fadd i32 %add40_4_2_1_10, i32 %mul_4_2_1_11

]]></Node>
<StgValue><ssdm name="add40_4_2_1_11"/></StgValue>
</operation>
</state>

<state id="936" st_id="937">

<operation id="7633" st_id="936" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3390" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2367 %add40_4_2_1_11 = fadd i32 %add40_4_2_1_10, i32 %mul_4_2_1_11

]]></Node>
<StgValue><ssdm name="add40_4_2_1_11"/></StgValue>
</operation>
</state>

<state id="937" st_id="938">

<operation id="7634" st_id="937" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3390" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2367 %add40_4_2_1_11 = fadd i32 %add40_4_2_1_10, i32 %mul_4_2_1_11

]]></Node>
<StgValue><ssdm name="add40_4_2_1_11"/></StgValue>
</operation>
</state>

<state id="938" st_id="939">

<operation id="7635" st_id="938" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3393" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2370 %add40_4_2_1_12 = fadd i32 %add40_4_2_1_11, i32 %mul_4_2_1_12

]]></Node>
<StgValue><ssdm name="add40_4_2_1_12"/></StgValue>
</operation>
</state>

<state id="939" st_id="940">

<operation id="7636" st_id="939" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3393" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2370 %add40_4_2_1_12 = fadd i32 %add40_4_2_1_11, i32 %mul_4_2_1_12

]]></Node>
<StgValue><ssdm name="add40_4_2_1_12"/></StgValue>
</operation>
</state>

<state id="940" st_id="941">

<operation id="7637" st_id="940" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3393" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2370 %add40_4_2_1_12 = fadd i32 %add40_4_2_1_11, i32 %mul_4_2_1_12

]]></Node>
<StgValue><ssdm name="add40_4_2_1_12"/></StgValue>
</operation>
</state>

<state id="941" st_id="942">

<operation id="7638" st_id="941" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3393" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2370 %add40_4_2_1_12 = fadd i32 %add40_4_2_1_11, i32 %mul_4_2_1_12

]]></Node>
<StgValue><ssdm name="add40_4_2_1_12"/></StgValue>
</operation>
</state>

<state id="942" st_id="943">

<operation id="7639" st_id="942" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3396" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2373 %add40_4_2_1_13 = fadd i32 %add40_4_2_1_12, i32 %mul_4_2_1_13

]]></Node>
<StgValue><ssdm name="add40_4_2_1_13"/></StgValue>
</operation>
</state>

<state id="943" st_id="944">

<operation id="7640" st_id="943" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3396" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2373 %add40_4_2_1_13 = fadd i32 %add40_4_2_1_12, i32 %mul_4_2_1_13

]]></Node>
<StgValue><ssdm name="add40_4_2_1_13"/></StgValue>
</operation>
</state>

<state id="944" st_id="945">

<operation id="7641" st_id="944" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3396" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2373 %add40_4_2_1_13 = fadd i32 %add40_4_2_1_12, i32 %mul_4_2_1_13

]]></Node>
<StgValue><ssdm name="add40_4_2_1_13"/></StgValue>
</operation>
</state>

<state id="945" st_id="946">

<operation id="7642" st_id="945" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3396" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2373 %add40_4_2_1_13 = fadd i32 %add40_4_2_1_12, i32 %mul_4_2_1_13

]]></Node>
<StgValue><ssdm name="add40_4_2_1_13"/></StgValue>
</operation>
</state>

<state id="946" st_id="947">

<operation id="7643" st_id="946" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3399" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2376 %add40_4_2_1_14 = fadd i32 %add40_4_2_1_13, i32 %mul_4_2_1_14

]]></Node>
<StgValue><ssdm name="add40_4_2_1_14"/></StgValue>
</operation>
</state>

<state id="947" st_id="948">

<operation id="7644" st_id="947" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3399" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2376 %add40_4_2_1_14 = fadd i32 %add40_4_2_1_13, i32 %mul_4_2_1_14

]]></Node>
<StgValue><ssdm name="add40_4_2_1_14"/></StgValue>
</operation>
</state>

<state id="948" st_id="949">

<operation id="7645" st_id="948" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3399" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2376 %add40_4_2_1_14 = fadd i32 %add40_4_2_1_13, i32 %mul_4_2_1_14

]]></Node>
<StgValue><ssdm name="add40_4_2_1_14"/></StgValue>
</operation>
</state>

<state id="949" st_id="950">

<operation id="7646" st_id="949" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3399" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2376 %add40_4_2_1_14 = fadd i32 %add40_4_2_1_13, i32 %mul_4_2_1_14

]]></Node>
<StgValue><ssdm name="add40_4_2_1_14"/></StgValue>
</operation>
</state>

<state id="950" st_id="951">

<operation id="7647" st_id="950" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3402" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2379 %add40_4_2_1_15 = fadd i32 %add40_4_2_1_14, i32 %mul_4_2_1_15

]]></Node>
<StgValue><ssdm name="add40_4_2_1_15"/></StgValue>
</operation>
</state>

<state id="951" st_id="952">

<operation id="7648" st_id="951" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3402" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2379 %add40_4_2_1_15 = fadd i32 %add40_4_2_1_14, i32 %mul_4_2_1_15

]]></Node>
<StgValue><ssdm name="add40_4_2_1_15"/></StgValue>
</operation>
</state>

<state id="952" st_id="953">

<operation id="7649" st_id="952" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3402" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2379 %add40_4_2_1_15 = fadd i32 %add40_4_2_1_14, i32 %mul_4_2_1_15

]]></Node>
<StgValue><ssdm name="add40_4_2_1_15"/></StgValue>
</operation>
</state>

<state id="953" st_id="954">

<operation id="7650" st_id="953" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3402" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2379 %add40_4_2_1_15 = fadd i32 %add40_4_2_1_14, i32 %mul_4_2_1_15

]]></Node>
<StgValue><ssdm name="add40_4_2_1_15"/></StgValue>
</operation>
</state>

<state id="954" st_id="955">

<operation id="7651" st_id="954" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3405" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2382 %add40_4_2_1_16 = fadd i32 %add40_4_2_1_15, i32 %mul_4_2_1_16

]]></Node>
<StgValue><ssdm name="add40_4_2_1_16"/></StgValue>
</operation>
</state>

<state id="955" st_id="956">

<operation id="7652" st_id="955" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3405" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2382 %add40_4_2_1_16 = fadd i32 %add40_4_2_1_15, i32 %mul_4_2_1_16

]]></Node>
<StgValue><ssdm name="add40_4_2_1_16"/></StgValue>
</operation>
</state>

<state id="956" st_id="957">

<operation id="7653" st_id="956" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3405" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2382 %add40_4_2_1_16 = fadd i32 %add40_4_2_1_15, i32 %mul_4_2_1_16

]]></Node>
<StgValue><ssdm name="add40_4_2_1_16"/></StgValue>
</operation>
</state>

<state id="957" st_id="958">

<operation id="7654" st_id="957" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3405" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2382 %add40_4_2_1_16 = fadd i32 %add40_4_2_1_15, i32 %mul_4_2_1_16

]]></Node>
<StgValue><ssdm name="add40_4_2_1_16"/></StgValue>
</operation>
</state>

<state id="958" st_id="959">

<operation id="7655" st_id="958" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3408" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2385 %add40_4_2_1_17 = fadd i32 %add40_4_2_1_16, i32 %mul_4_2_1_17

]]></Node>
<StgValue><ssdm name="add40_4_2_1_17"/></StgValue>
</operation>
</state>

<state id="959" st_id="960">

<operation id="7656" st_id="959" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3408" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2385 %add40_4_2_1_17 = fadd i32 %add40_4_2_1_16, i32 %mul_4_2_1_17

]]></Node>
<StgValue><ssdm name="add40_4_2_1_17"/></StgValue>
</operation>
</state>

<state id="960" st_id="961">

<operation id="7657" st_id="960" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3408" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2385 %add40_4_2_1_17 = fadd i32 %add40_4_2_1_16, i32 %mul_4_2_1_17

]]></Node>
<StgValue><ssdm name="add40_4_2_1_17"/></StgValue>
</operation>
</state>

<state id="961" st_id="962">

<operation id="7658" st_id="961" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3408" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2385 %add40_4_2_1_17 = fadd i32 %add40_4_2_1_16, i32 %mul_4_2_1_17

]]></Node>
<StgValue><ssdm name="add40_4_2_1_17"/></StgValue>
</operation>
</state>

<state id="962" st_id="963">

<operation id="7659" st_id="962" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3411" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2388 %add40_4_2_1_18 = fadd i32 %add40_4_2_1_17, i32 %mul_4_2_1_18

]]></Node>
<StgValue><ssdm name="add40_4_2_1_18"/></StgValue>
</operation>
</state>

<state id="963" st_id="964">

<operation id="7660" st_id="963" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3411" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2388 %add40_4_2_1_18 = fadd i32 %add40_4_2_1_17, i32 %mul_4_2_1_18

]]></Node>
<StgValue><ssdm name="add40_4_2_1_18"/></StgValue>
</operation>
</state>

<state id="964" st_id="965">

<operation id="7661" st_id="964" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3411" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2388 %add40_4_2_1_18 = fadd i32 %add40_4_2_1_17, i32 %mul_4_2_1_18

]]></Node>
<StgValue><ssdm name="add40_4_2_1_18"/></StgValue>
</operation>
</state>

<state id="965" st_id="966">

<operation id="7662" st_id="965" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3411" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2388 %add40_4_2_1_18 = fadd i32 %add40_4_2_1_17, i32 %mul_4_2_1_18

]]></Node>
<StgValue><ssdm name="add40_4_2_1_18"/></StgValue>
</operation>
</state>

<state id="966" st_id="967">

<operation id="7663" st_id="966" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3414" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2391 %add40_4_2_2 = fadd i32 %add40_4_2_1_18, i32 %mul_4_2_2

]]></Node>
<StgValue><ssdm name="add40_4_2_2"/></StgValue>
</operation>
</state>

<state id="967" st_id="968">

<operation id="7664" st_id="967" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3414" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2391 %add40_4_2_2 = fadd i32 %add40_4_2_1_18, i32 %mul_4_2_2

]]></Node>
<StgValue><ssdm name="add40_4_2_2"/></StgValue>
</operation>
</state>

<state id="968" st_id="969">

<operation id="7665" st_id="968" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3414" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2391 %add40_4_2_2 = fadd i32 %add40_4_2_1_18, i32 %mul_4_2_2

]]></Node>
<StgValue><ssdm name="add40_4_2_2"/></StgValue>
</operation>
</state>

<state id="969" st_id="970">

<operation id="7666" st_id="969" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3414" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2391 %add40_4_2_2 = fadd i32 %add40_4_2_1_18, i32 %mul_4_2_2

]]></Node>
<StgValue><ssdm name="add40_4_2_2"/></StgValue>
</operation>
</state>

<state id="970" st_id="971">

<operation id="7667" st_id="970" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3417" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2394 %add40_4_2_2_1 = fadd i32 %add40_4_2_2, i32 %mul_4_2_2_1

]]></Node>
<StgValue><ssdm name="add40_4_2_2_1"/></StgValue>
</operation>
</state>

<state id="971" st_id="972">

<operation id="7668" st_id="971" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3417" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2394 %add40_4_2_2_1 = fadd i32 %add40_4_2_2, i32 %mul_4_2_2_1

]]></Node>
<StgValue><ssdm name="add40_4_2_2_1"/></StgValue>
</operation>
</state>

<state id="972" st_id="973">

<operation id="7669" st_id="972" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3417" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2394 %add40_4_2_2_1 = fadd i32 %add40_4_2_2, i32 %mul_4_2_2_1

]]></Node>
<StgValue><ssdm name="add40_4_2_2_1"/></StgValue>
</operation>
</state>

<state id="973" st_id="974">

<operation id="7670" st_id="973" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3417" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2394 %add40_4_2_2_1 = fadd i32 %add40_4_2_2, i32 %mul_4_2_2_1

]]></Node>
<StgValue><ssdm name="add40_4_2_2_1"/></StgValue>
</operation>
</state>

<state id="974" st_id="975">

<operation id="7671" st_id="974" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3420" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2397 %add40_4_2_2_2 = fadd i32 %add40_4_2_2_1, i32 %mul_4_2_2_2

]]></Node>
<StgValue><ssdm name="add40_4_2_2_2"/></StgValue>
</operation>
</state>

<state id="975" st_id="976">

<operation id="7672" st_id="975" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3420" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2397 %add40_4_2_2_2 = fadd i32 %add40_4_2_2_1, i32 %mul_4_2_2_2

]]></Node>
<StgValue><ssdm name="add40_4_2_2_2"/></StgValue>
</operation>
</state>

<state id="976" st_id="977">

<operation id="7673" st_id="976" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3420" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2397 %add40_4_2_2_2 = fadd i32 %add40_4_2_2_1, i32 %mul_4_2_2_2

]]></Node>
<StgValue><ssdm name="add40_4_2_2_2"/></StgValue>
</operation>
</state>

<state id="977" st_id="978">

<operation id="7674" st_id="977" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3420" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2397 %add40_4_2_2_2 = fadd i32 %add40_4_2_2_1, i32 %mul_4_2_2_2

]]></Node>
<StgValue><ssdm name="add40_4_2_2_2"/></StgValue>
</operation>
</state>

<state id="978" st_id="979">

<operation id="7675" st_id="978" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3423" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2400 %add40_4_2_2_3 = fadd i32 %add40_4_2_2_2, i32 %mul_4_2_2_3

]]></Node>
<StgValue><ssdm name="add40_4_2_2_3"/></StgValue>
</operation>
</state>

<state id="979" st_id="980">

<operation id="7676" st_id="979" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3423" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2400 %add40_4_2_2_3 = fadd i32 %add40_4_2_2_2, i32 %mul_4_2_2_3

]]></Node>
<StgValue><ssdm name="add40_4_2_2_3"/></StgValue>
</operation>
</state>

<state id="980" st_id="981">

<operation id="7677" st_id="980" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3423" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2400 %add40_4_2_2_3 = fadd i32 %add40_4_2_2_2, i32 %mul_4_2_2_3

]]></Node>
<StgValue><ssdm name="add40_4_2_2_3"/></StgValue>
</operation>
</state>

<state id="981" st_id="982">

<operation id="7678" st_id="981" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3423" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2400 %add40_4_2_2_3 = fadd i32 %add40_4_2_2_2, i32 %mul_4_2_2_3

]]></Node>
<StgValue><ssdm name="add40_4_2_2_3"/></StgValue>
</operation>
</state>

<state id="982" st_id="983">

<operation id="7679" st_id="982" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3426" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2403 %add40_4_2_2_4 = fadd i32 %add40_4_2_2_3, i32 %mul_4_2_2_4

]]></Node>
<StgValue><ssdm name="add40_4_2_2_4"/></StgValue>
</operation>
</state>

<state id="983" st_id="984">

<operation id="7680" st_id="983" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3426" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2403 %add40_4_2_2_4 = fadd i32 %add40_4_2_2_3, i32 %mul_4_2_2_4

]]></Node>
<StgValue><ssdm name="add40_4_2_2_4"/></StgValue>
</operation>
</state>

<state id="984" st_id="985">

<operation id="7681" st_id="984" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3426" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2403 %add40_4_2_2_4 = fadd i32 %add40_4_2_2_3, i32 %mul_4_2_2_4

]]></Node>
<StgValue><ssdm name="add40_4_2_2_4"/></StgValue>
</operation>
</state>

<state id="985" st_id="986">

<operation id="7682" st_id="985" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3426" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2403 %add40_4_2_2_4 = fadd i32 %add40_4_2_2_3, i32 %mul_4_2_2_4

]]></Node>
<StgValue><ssdm name="add40_4_2_2_4"/></StgValue>
</operation>
</state>

<state id="986" st_id="987">

<operation id="7683" st_id="986" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3429" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2406 %add40_4_2_2_5 = fadd i32 %add40_4_2_2_4, i32 %mul_4_2_2_5

]]></Node>
<StgValue><ssdm name="add40_4_2_2_5"/></StgValue>
</operation>
</state>

<state id="987" st_id="988">

<operation id="7684" st_id="987" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3429" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2406 %add40_4_2_2_5 = fadd i32 %add40_4_2_2_4, i32 %mul_4_2_2_5

]]></Node>
<StgValue><ssdm name="add40_4_2_2_5"/></StgValue>
</operation>
</state>

<state id="988" st_id="989">

<operation id="7685" st_id="988" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3429" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2406 %add40_4_2_2_5 = fadd i32 %add40_4_2_2_4, i32 %mul_4_2_2_5

]]></Node>
<StgValue><ssdm name="add40_4_2_2_5"/></StgValue>
</operation>
</state>

<state id="989" st_id="990">

<operation id="7686" st_id="989" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3429" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2406 %add40_4_2_2_5 = fadd i32 %add40_4_2_2_4, i32 %mul_4_2_2_5

]]></Node>
<StgValue><ssdm name="add40_4_2_2_5"/></StgValue>
</operation>
</state>

<state id="990" st_id="991">

<operation id="7687" st_id="990" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3432" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2409 %add40_4_2_2_6 = fadd i32 %add40_4_2_2_5, i32 %mul_4_2_2_6

]]></Node>
<StgValue><ssdm name="add40_4_2_2_6"/></StgValue>
</operation>
</state>

<state id="991" st_id="992">

<operation id="7688" st_id="991" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3432" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2409 %add40_4_2_2_6 = fadd i32 %add40_4_2_2_5, i32 %mul_4_2_2_6

]]></Node>
<StgValue><ssdm name="add40_4_2_2_6"/></StgValue>
</operation>
</state>

<state id="992" st_id="993">

<operation id="7689" st_id="992" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3432" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2409 %add40_4_2_2_6 = fadd i32 %add40_4_2_2_5, i32 %mul_4_2_2_6

]]></Node>
<StgValue><ssdm name="add40_4_2_2_6"/></StgValue>
</operation>
</state>

<state id="993" st_id="994">

<operation id="7690" st_id="993" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3432" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2409 %add40_4_2_2_6 = fadd i32 %add40_4_2_2_5, i32 %mul_4_2_2_6

]]></Node>
<StgValue><ssdm name="add40_4_2_2_6"/></StgValue>
</operation>
</state>

<state id="994" st_id="995">

<operation id="7691" st_id="994" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3435" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2412 %add40_4_2_2_7 = fadd i32 %add40_4_2_2_6, i32 %mul_4_2_2_7

]]></Node>
<StgValue><ssdm name="add40_4_2_2_7"/></StgValue>
</operation>
</state>

<state id="995" st_id="996">

<operation id="7692" st_id="995" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3435" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2412 %add40_4_2_2_7 = fadd i32 %add40_4_2_2_6, i32 %mul_4_2_2_7

]]></Node>
<StgValue><ssdm name="add40_4_2_2_7"/></StgValue>
</operation>
</state>

<state id="996" st_id="997">

<operation id="7693" st_id="996" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3435" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2412 %add40_4_2_2_7 = fadd i32 %add40_4_2_2_6, i32 %mul_4_2_2_7

]]></Node>
<StgValue><ssdm name="add40_4_2_2_7"/></StgValue>
</operation>
</state>

<state id="997" st_id="998">

<operation id="7694" st_id="997" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3435" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2412 %add40_4_2_2_7 = fadd i32 %add40_4_2_2_6, i32 %mul_4_2_2_7

]]></Node>
<StgValue><ssdm name="add40_4_2_2_7"/></StgValue>
</operation>
</state>

<state id="998" st_id="999">

<operation id="7695" st_id="998" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3438" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2415 %add40_4_2_2_8 = fadd i32 %add40_4_2_2_7, i32 %mul_4_2_2_8

]]></Node>
<StgValue><ssdm name="add40_4_2_2_8"/></StgValue>
</operation>
</state>

<state id="999" st_id="1000">

<operation id="7696" st_id="999" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3438" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2415 %add40_4_2_2_8 = fadd i32 %add40_4_2_2_7, i32 %mul_4_2_2_8

]]></Node>
<StgValue><ssdm name="add40_4_2_2_8"/></StgValue>
</operation>
</state>

<state id="1000" st_id="1001">

<operation id="7697" st_id="1000" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3438" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2415 %add40_4_2_2_8 = fadd i32 %add40_4_2_2_7, i32 %mul_4_2_2_8

]]></Node>
<StgValue><ssdm name="add40_4_2_2_8"/></StgValue>
</operation>
</state>

<state id="1001" st_id="1002">

<operation id="7698" st_id="1001" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3438" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2415 %add40_4_2_2_8 = fadd i32 %add40_4_2_2_7, i32 %mul_4_2_2_8

]]></Node>
<StgValue><ssdm name="add40_4_2_2_8"/></StgValue>
</operation>
</state>

<state id="1002" st_id="1003">

<operation id="7699" st_id="1002" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3441" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2418 %add40_4_2_2_9 = fadd i32 %add40_4_2_2_8, i32 %mul_4_2_2_9

]]></Node>
<StgValue><ssdm name="add40_4_2_2_9"/></StgValue>
</operation>
</state>

<state id="1003" st_id="1004">

<operation id="7700" st_id="1003" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3441" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2418 %add40_4_2_2_9 = fadd i32 %add40_4_2_2_8, i32 %mul_4_2_2_9

]]></Node>
<StgValue><ssdm name="add40_4_2_2_9"/></StgValue>
</operation>
</state>

<state id="1004" st_id="1005">

<operation id="7701" st_id="1004" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3441" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2418 %add40_4_2_2_9 = fadd i32 %add40_4_2_2_8, i32 %mul_4_2_2_9

]]></Node>
<StgValue><ssdm name="add40_4_2_2_9"/></StgValue>
</operation>
</state>

<state id="1005" st_id="1006">

<operation id="7702" st_id="1005" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3441" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2418 %add40_4_2_2_9 = fadd i32 %add40_4_2_2_8, i32 %mul_4_2_2_9

]]></Node>
<StgValue><ssdm name="add40_4_2_2_9"/></StgValue>
</operation>
</state>

<state id="1006" st_id="1007">

<operation id="7703" st_id="1006" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3444" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2421 %add40_4_2_2_s = fadd i32 %add40_4_2_2_9, i32 %mul_4_2_2_s

]]></Node>
<StgValue><ssdm name="add40_4_2_2_s"/></StgValue>
</operation>
</state>

<state id="1007" st_id="1008">

<operation id="7704" st_id="1007" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3444" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2421 %add40_4_2_2_s = fadd i32 %add40_4_2_2_9, i32 %mul_4_2_2_s

]]></Node>
<StgValue><ssdm name="add40_4_2_2_s"/></StgValue>
</operation>
</state>

<state id="1008" st_id="1009">

<operation id="7705" st_id="1008" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3444" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2421 %add40_4_2_2_s = fadd i32 %add40_4_2_2_9, i32 %mul_4_2_2_s

]]></Node>
<StgValue><ssdm name="add40_4_2_2_s"/></StgValue>
</operation>
</state>

<state id="1009" st_id="1010">

<operation id="7706" st_id="1009" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3444" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2421 %add40_4_2_2_s = fadd i32 %add40_4_2_2_9, i32 %mul_4_2_2_s

]]></Node>
<StgValue><ssdm name="add40_4_2_2_s"/></StgValue>
</operation>
</state>

<state id="1010" st_id="1011">

<operation id="7707" st_id="1010" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3447" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2424 %add40_4_2_2_10 = fadd i32 %add40_4_2_2_s, i32 %mul_4_2_2_10

]]></Node>
<StgValue><ssdm name="add40_4_2_2_10"/></StgValue>
</operation>
</state>

<state id="1011" st_id="1012">

<operation id="7708" st_id="1011" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3447" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2424 %add40_4_2_2_10 = fadd i32 %add40_4_2_2_s, i32 %mul_4_2_2_10

]]></Node>
<StgValue><ssdm name="add40_4_2_2_10"/></StgValue>
</operation>
</state>

<state id="1012" st_id="1013">

<operation id="7709" st_id="1012" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3447" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2424 %add40_4_2_2_10 = fadd i32 %add40_4_2_2_s, i32 %mul_4_2_2_10

]]></Node>
<StgValue><ssdm name="add40_4_2_2_10"/></StgValue>
</operation>
</state>

<state id="1013" st_id="1014">

<operation id="7710" st_id="1013" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3447" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2424 %add40_4_2_2_10 = fadd i32 %add40_4_2_2_s, i32 %mul_4_2_2_10

]]></Node>
<StgValue><ssdm name="add40_4_2_2_10"/></StgValue>
</operation>
</state>

<state id="1014" st_id="1015">

<operation id="7711" st_id="1014" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3450" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2427 %add40_4_2_2_11 = fadd i32 %add40_4_2_2_10, i32 %mul_4_2_2_11

]]></Node>
<StgValue><ssdm name="add40_4_2_2_11"/></StgValue>
</operation>
</state>

<state id="1015" st_id="1016">

<operation id="7712" st_id="1015" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3450" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2427 %add40_4_2_2_11 = fadd i32 %add40_4_2_2_10, i32 %mul_4_2_2_11

]]></Node>
<StgValue><ssdm name="add40_4_2_2_11"/></StgValue>
</operation>
</state>

<state id="1016" st_id="1017">

<operation id="7713" st_id="1016" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3450" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2427 %add40_4_2_2_11 = fadd i32 %add40_4_2_2_10, i32 %mul_4_2_2_11

]]></Node>
<StgValue><ssdm name="add40_4_2_2_11"/></StgValue>
</operation>
</state>

<state id="1017" st_id="1018">

<operation id="7714" st_id="1017" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3450" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2427 %add40_4_2_2_11 = fadd i32 %add40_4_2_2_10, i32 %mul_4_2_2_11

]]></Node>
<StgValue><ssdm name="add40_4_2_2_11"/></StgValue>
</operation>
</state>

<state id="1018" st_id="1019">

<operation id="7715" st_id="1018" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3453" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2430 %add40_4_2_2_12 = fadd i32 %add40_4_2_2_11, i32 %mul_4_2_2_12

]]></Node>
<StgValue><ssdm name="add40_4_2_2_12"/></StgValue>
</operation>
</state>

<state id="1019" st_id="1020">

<operation id="7716" st_id="1019" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3453" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2430 %add40_4_2_2_12 = fadd i32 %add40_4_2_2_11, i32 %mul_4_2_2_12

]]></Node>
<StgValue><ssdm name="add40_4_2_2_12"/></StgValue>
</operation>
</state>

<state id="1020" st_id="1021">

<operation id="7717" st_id="1020" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3453" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2430 %add40_4_2_2_12 = fadd i32 %add40_4_2_2_11, i32 %mul_4_2_2_12

]]></Node>
<StgValue><ssdm name="add40_4_2_2_12"/></StgValue>
</operation>
</state>

<state id="1021" st_id="1022">

<operation id="7718" st_id="1021" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3453" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2430 %add40_4_2_2_12 = fadd i32 %add40_4_2_2_11, i32 %mul_4_2_2_12

]]></Node>
<StgValue><ssdm name="add40_4_2_2_12"/></StgValue>
</operation>
</state>

<state id="1022" st_id="1023">

<operation id="7719" st_id="1022" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3456" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2433 %add40_4_2_2_13 = fadd i32 %add40_4_2_2_12, i32 %mul_4_2_2_13

]]></Node>
<StgValue><ssdm name="add40_4_2_2_13"/></StgValue>
</operation>
</state>

<state id="1023" st_id="1024">

<operation id="7720" st_id="1023" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3456" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2433 %add40_4_2_2_13 = fadd i32 %add40_4_2_2_12, i32 %mul_4_2_2_13

]]></Node>
<StgValue><ssdm name="add40_4_2_2_13"/></StgValue>
</operation>
</state>

<state id="1024" st_id="1025">

<operation id="7721" st_id="1024" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3456" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2433 %add40_4_2_2_13 = fadd i32 %add40_4_2_2_12, i32 %mul_4_2_2_13

]]></Node>
<StgValue><ssdm name="add40_4_2_2_13"/></StgValue>
</operation>
</state>

<state id="1025" st_id="1026">

<operation id="7722" st_id="1025" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3456" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2433 %add40_4_2_2_13 = fadd i32 %add40_4_2_2_12, i32 %mul_4_2_2_13

]]></Node>
<StgValue><ssdm name="add40_4_2_2_13"/></StgValue>
</operation>
</state>

<state id="1026" st_id="1027">

<operation id="7723" st_id="1026" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3459" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2436 %add40_4_2_2_14 = fadd i32 %add40_4_2_2_13, i32 %mul_4_2_2_14

]]></Node>
<StgValue><ssdm name="add40_4_2_2_14"/></StgValue>
</operation>
</state>

<state id="1027" st_id="1028">

<operation id="7724" st_id="1027" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3459" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2436 %add40_4_2_2_14 = fadd i32 %add40_4_2_2_13, i32 %mul_4_2_2_14

]]></Node>
<StgValue><ssdm name="add40_4_2_2_14"/></StgValue>
</operation>
</state>

<state id="1028" st_id="1029">

<operation id="7725" st_id="1028" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3459" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2436 %add40_4_2_2_14 = fadd i32 %add40_4_2_2_13, i32 %mul_4_2_2_14

]]></Node>
<StgValue><ssdm name="add40_4_2_2_14"/></StgValue>
</operation>
</state>

<state id="1029" st_id="1030">

<operation id="7726" st_id="1029" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3459" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2436 %add40_4_2_2_14 = fadd i32 %add40_4_2_2_13, i32 %mul_4_2_2_14

]]></Node>
<StgValue><ssdm name="add40_4_2_2_14"/></StgValue>
</operation>
</state>

<state id="1030" st_id="1031">

<operation id="7727" st_id="1030" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3462" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2439 %add40_4_2_2_15 = fadd i32 %add40_4_2_2_14, i32 %mul_4_2_2_15

]]></Node>
<StgValue><ssdm name="add40_4_2_2_15"/></StgValue>
</operation>
</state>

<state id="1031" st_id="1032">

<operation id="7728" st_id="1031" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3462" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2439 %add40_4_2_2_15 = fadd i32 %add40_4_2_2_14, i32 %mul_4_2_2_15

]]></Node>
<StgValue><ssdm name="add40_4_2_2_15"/></StgValue>
</operation>
</state>

<state id="1032" st_id="1033">

<operation id="7729" st_id="1032" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3462" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2439 %add40_4_2_2_15 = fadd i32 %add40_4_2_2_14, i32 %mul_4_2_2_15

]]></Node>
<StgValue><ssdm name="add40_4_2_2_15"/></StgValue>
</operation>
</state>

<state id="1033" st_id="1034">

<operation id="7730" st_id="1033" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3462" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2439 %add40_4_2_2_15 = fadd i32 %add40_4_2_2_14, i32 %mul_4_2_2_15

]]></Node>
<StgValue><ssdm name="add40_4_2_2_15"/></StgValue>
</operation>
</state>

<state id="1034" st_id="1035">

<operation id="7731" st_id="1034" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3465" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2442 %add40_4_2_2_16 = fadd i32 %add40_4_2_2_15, i32 %mul_4_2_2_16

]]></Node>
<StgValue><ssdm name="add40_4_2_2_16"/></StgValue>
</operation>
</state>

<state id="1035" st_id="1036">

<operation id="7732" st_id="1035" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3465" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2442 %add40_4_2_2_16 = fadd i32 %add40_4_2_2_15, i32 %mul_4_2_2_16

]]></Node>
<StgValue><ssdm name="add40_4_2_2_16"/></StgValue>
</operation>
</state>

<state id="1036" st_id="1037">

<operation id="7733" st_id="1036" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3465" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2442 %add40_4_2_2_16 = fadd i32 %add40_4_2_2_15, i32 %mul_4_2_2_16

]]></Node>
<StgValue><ssdm name="add40_4_2_2_16"/></StgValue>
</operation>
</state>

<state id="1037" st_id="1038">

<operation id="7734" st_id="1037" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3465" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2442 %add40_4_2_2_16 = fadd i32 %add40_4_2_2_15, i32 %mul_4_2_2_16

]]></Node>
<StgValue><ssdm name="add40_4_2_2_16"/></StgValue>
</operation>
</state>

<state id="1038" st_id="1039">

<operation id="7735" st_id="1038" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3468" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2445 %add40_4_2_2_17 = fadd i32 %add40_4_2_2_16, i32 %mul_4_2_2_17

]]></Node>
<StgValue><ssdm name="add40_4_2_2_17"/></StgValue>
</operation>
</state>

<state id="1039" st_id="1040">

<operation id="7736" st_id="1039" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3468" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2445 %add40_4_2_2_17 = fadd i32 %add40_4_2_2_16, i32 %mul_4_2_2_17

]]></Node>
<StgValue><ssdm name="add40_4_2_2_17"/></StgValue>
</operation>
</state>

<state id="1040" st_id="1041">

<operation id="7737" st_id="1040" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3468" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2445 %add40_4_2_2_17 = fadd i32 %add40_4_2_2_16, i32 %mul_4_2_2_17

]]></Node>
<StgValue><ssdm name="add40_4_2_2_17"/></StgValue>
</operation>
</state>

<state id="1041" st_id="1042">

<operation id="7738" st_id="1041" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3468" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2445 %add40_4_2_2_17 = fadd i32 %add40_4_2_2_16, i32 %mul_4_2_2_17

]]></Node>
<StgValue><ssdm name="add40_4_2_2_17"/></StgValue>
</operation>
</state>

<state id="1042" st_id="1043">

<operation id="7739" st_id="1042" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3471" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2448 %add40_4_2_2_18 = fadd i32 %add40_4_2_2_17, i32 %mul_4_2_2_18

]]></Node>
<StgValue><ssdm name="add40_4_2_2_18"/></StgValue>
</operation>
</state>

<state id="1043" st_id="1044">

<operation id="7740" st_id="1043" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3471" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2448 %add40_4_2_2_18 = fadd i32 %add40_4_2_2_17, i32 %mul_4_2_2_18

]]></Node>
<StgValue><ssdm name="add40_4_2_2_18"/></StgValue>
</operation>
</state>

<state id="1044" st_id="1045">

<operation id="7741" st_id="1044" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3471" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2448 %add40_4_2_2_18 = fadd i32 %add40_4_2_2_17, i32 %mul_4_2_2_18

]]></Node>
<StgValue><ssdm name="add40_4_2_2_18"/></StgValue>
</operation>
</state>

<state id="1045" st_id="1046">

<operation id="7742" st_id="1045" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3471" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2448 %add40_4_2_2_18 = fadd i32 %add40_4_2_2_17, i32 %mul_4_2_2_18

]]></Node>
<StgValue><ssdm name="add40_4_2_2_18"/></StgValue>
</operation>
</state>

<state id="1046" st_id="1047">

<operation id="7743" st_id="1046" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3474" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2451 %add40_4_2_3 = fadd i32 %add40_4_2_2_18, i32 %mul_4_2_3

]]></Node>
<StgValue><ssdm name="add40_4_2_3"/></StgValue>
</operation>
</state>

<state id="1047" st_id="1048">

<operation id="7744" st_id="1047" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3474" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2451 %add40_4_2_3 = fadd i32 %add40_4_2_2_18, i32 %mul_4_2_3

]]></Node>
<StgValue><ssdm name="add40_4_2_3"/></StgValue>
</operation>
</state>

<state id="1048" st_id="1049">

<operation id="7745" st_id="1048" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3474" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2451 %add40_4_2_3 = fadd i32 %add40_4_2_2_18, i32 %mul_4_2_3

]]></Node>
<StgValue><ssdm name="add40_4_2_3"/></StgValue>
</operation>
</state>

<state id="1049" st_id="1050">

<operation id="7746" st_id="1049" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3474" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2451 %add40_4_2_3 = fadd i32 %add40_4_2_2_18, i32 %mul_4_2_3

]]></Node>
<StgValue><ssdm name="add40_4_2_3"/></StgValue>
</operation>
</state>

<state id="1050" st_id="1051">

<operation id="7747" st_id="1050" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3477" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2454 %add40_4_2_3_1 = fadd i32 %add40_4_2_3, i32 %mul_4_2_3_1

]]></Node>
<StgValue><ssdm name="add40_4_2_3_1"/></StgValue>
</operation>
</state>

<state id="1051" st_id="1052">

<operation id="7748" st_id="1051" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3477" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2454 %add40_4_2_3_1 = fadd i32 %add40_4_2_3, i32 %mul_4_2_3_1

]]></Node>
<StgValue><ssdm name="add40_4_2_3_1"/></StgValue>
</operation>
</state>

<state id="1052" st_id="1053">

<operation id="7749" st_id="1052" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3477" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2454 %add40_4_2_3_1 = fadd i32 %add40_4_2_3, i32 %mul_4_2_3_1

]]></Node>
<StgValue><ssdm name="add40_4_2_3_1"/></StgValue>
</operation>
</state>

<state id="1053" st_id="1054">

<operation id="7750" st_id="1053" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3477" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2454 %add40_4_2_3_1 = fadd i32 %add40_4_2_3, i32 %mul_4_2_3_1

]]></Node>
<StgValue><ssdm name="add40_4_2_3_1"/></StgValue>
</operation>
</state>

<state id="1054" st_id="1055">

<operation id="7751" st_id="1054" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3480" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2457 %add40_4_2_3_2 = fadd i32 %add40_4_2_3_1, i32 %mul_4_2_3_2

]]></Node>
<StgValue><ssdm name="add40_4_2_3_2"/></StgValue>
</operation>
</state>

<state id="1055" st_id="1056">

<operation id="7752" st_id="1055" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3480" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2457 %add40_4_2_3_2 = fadd i32 %add40_4_2_3_1, i32 %mul_4_2_3_2

]]></Node>
<StgValue><ssdm name="add40_4_2_3_2"/></StgValue>
</operation>
</state>

<state id="1056" st_id="1057">

<operation id="7753" st_id="1056" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3480" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2457 %add40_4_2_3_2 = fadd i32 %add40_4_2_3_1, i32 %mul_4_2_3_2

]]></Node>
<StgValue><ssdm name="add40_4_2_3_2"/></StgValue>
</operation>
</state>

<state id="1057" st_id="1058">

<operation id="7754" st_id="1057" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3480" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2457 %add40_4_2_3_2 = fadd i32 %add40_4_2_3_1, i32 %mul_4_2_3_2

]]></Node>
<StgValue><ssdm name="add40_4_2_3_2"/></StgValue>
</operation>
</state>

<state id="1058" st_id="1059">

<operation id="7755" st_id="1058" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3483" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2460 %add40_4_2_3_3 = fadd i32 %add40_4_2_3_2, i32 %mul_4_2_3_3

]]></Node>
<StgValue><ssdm name="add40_4_2_3_3"/></StgValue>
</operation>
</state>

<state id="1059" st_id="1060">

<operation id="7756" st_id="1059" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3483" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2460 %add40_4_2_3_3 = fadd i32 %add40_4_2_3_2, i32 %mul_4_2_3_3

]]></Node>
<StgValue><ssdm name="add40_4_2_3_3"/></StgValue>
</operation>
</state>

<state id="1060" st_id="1061">

<operation id="7757" st_id="1060" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3483" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2460 %add40_4_2_3_3 = fadd i32 %add40_4_2_3_2, i32 %mul_4_2_3_3

]]></Node>
<StgValue><ssdm name="add40_4_2_3_3"/></StgValue>
</operation>
</state>

<state id="1061" st_id="1062">

<operation id="7758" st_id="1061" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3483" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2460 %add40_4_2_3_3 = fadd i32 %add40_4_2_3_2, i32 %mul_4_2_3_3

]]></Node>
<StgValue><ssdm name="add40_4_2_3_3"/></StgValue>
</operation>
</state>

<state id="1062" st_id="1063">

<operation id="7759" st_id="1062" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3486" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2463 %add40_4_2_3_4 = fadd i32 %add40_4_2_3_3, i32 %mul_4_2_3_4

]]></Node>
<StgValue><ssdm name="add40_4_2_3_4"/></StgValue>
</operation>
</state>

<state id="1063" st_id="1064">

<operation id="7760" st_id="1063" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3486" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2463 %add40_4_2_3_4 = fadd i32 %add40_4_2_3_3, i32 %mul_4_2_3_4

]]></Node>
<StgValue><ssdm name="add40_4_2_3_4"/></StgValue>
</operation>
</state>

<state id="1064" st_id="1065">

<operation id="7761" st_id="1064" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3486" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2463 %add40_4_2_3_4 = fadd i32 %add40_4_2_3_3, i32 %mul_4_2_3_4

]]></Node>
<StgValue><ssdm name="add40_4_2_3_4"/></StgValue>
</operation>
</state>

<state id="1065" st_id="1066">

<operation id="7762" st_id="1065" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3486" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2463 %add40_4_2_3_4 = fadd i32 %add40_4_2_3_3, i32 %mul_4_2_3_4

]]></Node>
<StgValue><ssdm name="add40_4_2_3_4"/></StgValue>
</operation>
</state>

<state id="1066" st_id="1067">

<operation id="7763" st_id="1066" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3489" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2466 %add40_4_2_3_5 = fadd i32 %add40_4_2_3_4, i32 %mul_4_2_3_5

]]></Node>
<StgValue><ssdm name="add40_4_2_3_5"/></StgValue>
</operation>
</state>

<state id="1067" st_id="1068">

<operation id="7764" st_id="1067" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3489" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2466 %add40_4_2_3_5 = fadd i32 %add40_4_2_3_4, i32 %mul_4_2_3_5

]]></Node>
<StgValue><ssdm name="add40_4_2_3_5"/></StgValue>
</operation>
</state>

<state id="1068" st_id="1069">

<operation id="7765" st_id="1068" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3489" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2466 %add40_4_2_3_5 = fadd i32 %add40_4_2_3_4, i32 %mul_4_2_3_5

]]></Node>
<StgValue><ssdm name="add40_4_2_3_5"/></StgValue>
</operation>
</state>

<state id="1069" st_id="1070">

<operation id="7766" st_id="1069" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3489" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2466 %add40_4_2_3_5 = fadd i32 %add40_4_2_3_4, i32 %mul_4_2_3_5

]]></Node>
<StgValue><ssdm name="add40_4_2_3_5"/></StgValue>
</operation>
</state>

<state id="1070" st_id="1071">

<operation id="7767" st_id="1070" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3492" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2469 %add40_4_2_3_6 = fadd i32 %add40_4_2_3_5, i32 %mul_4_2_3_6

]]></Node>
<StgValue><ssdm name="add40_4_2_3_6"/></StgValue>
</operation>
</state>

<state id="1071" st_id="1072">

<operation id="7768" st_id="1071" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3492" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2469 %add40_4_2_3_6 = fadd i32 %add40_4_2_3_5, i32 %mul_4_2_3_6

]]></Node>
<StgValue><ssdm name="add40_4_2_3_6"/></StgValue>
</operation>
</state>

<state id="1072" st_id="1073">

<operation id="7769" st_id="1072" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3492" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2469 %add40_4_2_3_6 = fadd i32 %add40_4_2_3_5, i32 %mul_4_2_3_6

]]></Node>
<StgValue><ssdm name="add40_4_2_3_6"/></StgValue>
</operation>
</state>

<state id="1073" st_id="1074">

<operation id="7770" st_id="1073" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3492" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2469 %add40_4_2_3_6 = fadd i32 %add40_4_2_3_5, i32 %mul_4_2_3_6

]]></Node>
<StgValue><ssdm name="add40_4_2_3_6"/></StgValue>
</operation>
</state>

<state id="1074" st_id="1075">

<operation id="7771" st_id="1074" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3495" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2472 %add40_4_2_3_7 = fadd i32 %add40_4_2_3_6, i32 %mul_4_2_3_7

]]></Node>
<StgValue><ssdm name="add40_4_2_3_7"/></StgValue>
</operation>
</state>

<state id="1075" st_id="1076">

<operation id="7772" st_id="1075" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3495" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2472 %add40_4_2_3_7 = fadd i32 %add40_4_2_3_6, i32 %mul_4_2_3_7

]]></Node>
<StgValue><ssdm name="add40_4_2_3_7"/></StgValue>
</operation>
</state>

<state id="1076" st_id="1077">

<operation id="7773" st_id="1076" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3495" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2472 %add40_4_2_3_7 = fadd i32 %add40_4_2_3_6, i32 %mul_4_2_3_7

]]></Node>
<StgValue><ssdm name="add40_4_2_3_7"/></StgValue>
</operation>
</state>

<state id="1077" st_id="1078">

<operation id="7774" st_id="1077" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3495" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2472 %add40_4_2_3_7 = fadd i32 %add40_4_2_3_6, i32 %mul_4_2_3_7

]]></Node>
<StgValue><ssdm name="add40_4_2_3_7"/></StgValue>
</operation>
</state>

<state id="1078" st_id="1079">

<operation id="7775" st_id="1078" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3498" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2475 %add40_4_2_3_8 = fadd i32 %add40_4_2_3_7, i32 %mul_4_2_3_8

]]></Node>
<StgValue><ssdm name="add40_4_2_3_8"/></StgValue>
</operation>
</state>

<state id="1079" st_id="1080">

<operation id="7776" st_id="1079" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3498" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2475 %add40_4_2_3_8 = fadd i32 %add40_4_2_3_7, i32 %mul_4_2_3_8

]]></Node>
<StgValue><ssdm name="add40_4_2_3_8"/></StgValue>
</operation>
</state>

<state id="1080" st_id="1081">

<operation id="7777" st_id="1080" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3498" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2475 %add40_4_2_3_8 = fadd i32 %add40_4_2_3_7, i32 %mul_4_2_3_8

]]></Node>
<StgValue><ssdm name="add40_4_2_3_8"/></StgValue>
</operation>
</state>

<state id="1081" st_id="1082">

<operation id="7778" st_id="1081" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3498" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2475 %add40_4_2_3_8 = fadd i32 %add40_4_2_3_7, i32 %mul_4_2_3_8

]]></Node>
<StgValue><ssdm name="add40_4_2_3_8"/></StgValue>
</operation>
</state>

<state id="1082" st_id="1083">

<operation id="7779" st_id="1082" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3501" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2478 %add40_4_2_3_9 = fadd i32 %add40_4_2_3_8, i32 %mul_4_2_3_9

]]></Node>
<StgValue><ssdm name="add40_4_2_3_9"/></StgValue>
</operation>
</state>

<state id="1083" st_id="1084">

<operation id="7780" st_id="1083" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3501" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2478 %add40_4_2_3_9 = fadd i32 %add40_4_2_3_8, i32 %mul_4_2_3_9

]]></Node>
<StgValue><ssdm name="add40_4_2_3_9"/></StgValue>
</operation>
</state>

<state id="1084" st_id="1085">

<operation id="7781" st_id="1084" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3501" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2478 %add40_4_2_3_9 = fadd i32 %add40_4_2_3_8, i32 %mul_4_2_3_9

]]></Node>
<StgValue><ssdm name="add40_4_2_3_9"/></StgValue>
</operation>
</state>

<state id="1085" st_id="1086">

<operation id="7782" st_id="1085" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3501" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2478 %add40_4_2_3_9 = fadd i32 %add40_4_2_3_8, i32 %mul_4_2_3_9

]]></Node>
<StgValue><ssdm name="add40_4_2_3_9"/></StgValue>
</operation>
</state>

<state id="1086" st_id="1087">

<operation id="7783" st_id="1086" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3504" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2481 %add40_4_2_3_s = fadd i32 %add40_4_2_3_9, i32 %mul_4_2_3_s

]]></Node>
<StgValue><ssdm name="add40_4_2_3_s"/></StgValue>
</operation>
</state>

<state id="1087" st_id="1088">

<operation id="7784" st_id="1087" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3504" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2481 %add40_4_2_3_s = fadd i32 %add40_4_2_3_9, i32 %mul_4_2_3_s

]]></Node>
<StgValue><ssdm name="add40_4_2_3_s"/></StgValue>
</operation>
</state>

<state id="1088" st_id="1089">

<operation id="7785" st_id="1088" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3504" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2481 %add40_4_2_3_s = fadd i32 %add40_4_2_3_9, i32 %mul_4_2_3_s

]]></Node>
<StgValue><ssdm name="add40_4_2_3_s"/></StgValue>
</operation>
</state>

<state id="1089" st_id="1090">

<operation id="7786" st_id="1089" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3504" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2481 %add40_4_2_3_s = fadd i32 %add40_4_2_3_9, i32 %mul_4_2_3_s

]]></Node>
<StgValue><ssdm name="add40_4_2_3_s"/></StgValue>
</operation>
</state>

<state id="1090" st_id="1091">

<operation id="7787" st_id="1090" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3507" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2484 %add40_4_2_3_10 = fadd i32 %add40_4_2_3_s, i32 %mul_4_2_3_10

]]></Node>
<StgValue><ssdm name="add40_4_2_3_10"/></StgValue>
</operation>
</state>

<state id="1091" st_id="1092">

<operation id="7788" st_id="1091" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3507" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2484 %add40_4_2_3_10 = fadd i32 %add40_4_2_3_s, i32 %mul_4_2_3_10

]]></Node>
<StgValue><ssdm name="add40_4_2_3_10"/></StgValue>
</operation>
</state>

<state id="1092" st_id="1093">

<operation id="7789" st_id="1092" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3507" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2484 %add40_4_2_3_10 = fadd i32 %add40_4_2_3_s, i32 %mul_4_2_3_10

]]></Node>
<StgValue><ssdm name="add40_4_2_3_10"/></StgValue>
</operation>
</state>

<state id="1093" st_id="1094">

<operation id="7790" st_id="1093" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3507" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2484 %add40_4_2_3_10 = fadd i32 %add40_4_2_3_s, i32 %mul_4_2_3_10

]]></Node>
<StgValue><ssdm name="add40_4_2_3_10"/></StgValue>
</operation>
</state>

<state id="1094" st_id="1095">

<operation id="7791" st_id="1094" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3510" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2487 %add40_4_2_3_11 = fadd i32 %add40_4_2_3_10, i32 %mul_4_2_3_11

]]></Node>
<StgValue><ssdm name="add40_4_2_3_11"/></StgValue>
</operation>
</state>

<state id="1095" st_id="1096">

<operation id="7792" st_id="1095" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3510" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2487 %add40_4_2_3_11 = fadd i32 %add40_4_2_3_10, i32 %mul_4_2_3_11

]]></Node>
<StgValue><ssdm name="add40_4_2_3_11"/></StgValue>
</operation>
</state>

<state id="1096" st_id="1097">

<operation id="7793" st_id="1096" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3510" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2487 %add40_4_2_3_11 = fadd i32 %add40_4_2_3_10, i32 %mul_4_2_3_11

]]></Node>
<StgValue><ssdm name="add40_4_2_3_11"/></StgValue>
</operation>
</state>

<state id="1097" st_id="1098">

<operation id="7794" st_id="1097" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3510" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2487 %add40_4_2_3_11 = fadd i32 %add40_4_2_3_10, i32 %mul_4_2_3_11

]]></Node>
<StgValue><ssdm name="add40_4_2_3_11"/></StgValue>
</operation>
</state>

<state id="1098" st_id="1099">

<operation id="7795" st_id="1098" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3513" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2490 %add40_4_2_3_12 = fadd i32 %add40_4_2_3_11, i32 %mul_4_2_3_12

]]></Node>
<StgValue><ssdm name="add40_4_2_3_12"/></StgValue>
</operation>
</state>

<state id="1099" st_id="1100">

<operation id="7796" st_id="1099" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3513" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2490 %add40_4_2_3_12 = fadd i32 %add40_4_2_3_11, i32 %mul_4_2_3_12

]]></Node>
<StgValue><ssdm name="add40_4_2_3_12"/></StgValue>
</operation>
</state>

<state id="1100" st_id="1101">

<operation id="7797" st_id="1100" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3513" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2490 %add40_4_2_3_12 = fadd i32 %add40_4_2_3_11, i32 %mul_4_2_3_12

]]></Node>
<StgValue><ssdm name="add40_4_2_3_12"/></StgValue>
</operation>
</state>

<state id="1101" st_id="1102">

<operation id="7798" st_id="1101" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3513" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2490 %add40_4_2_3_12 = fadd i32 %add40_4_2_3_11, i32 %mul_4_2_3_12

]]></Node>
<StgValue><ssdm name="add40_4_2_3_12"/></StgValue>
</operation>
</state>

<state id="1102" st_id="1103">

<operation id="7799" st_id="1102" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3516" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2493 %add40_4_2_3_13 = fadd i32 %add40_4_2_3_12, i32 %mul_4_2_3_13

]]></Node>
<StgValue><ssdm name="add40_4_2_3_13"/></StgValue>
</operation>
</state>

<state id="1103" st_id="1104">

<operation id="7800" st_id="1103" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3516" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2493 %add40_4_2_3_13 = fadd i32 %add40_4_2_3_12, i32 %mul_4_2_3_13

]]></Node>
<StgValue><ssdm name="add40_4_2_3_13"/></StgValue>
</operation>
</state>

<state id="1104" st_id="1105">

<operation id="7801" st_id="1104" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3516" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2493 %add40_4_2_3_13 = fadd i32 %add40_4_2_3_12, i32 %mul_4_2_3_13

]]></Node>
<StgValue><ssdm name="add40_4_2_3_13"/></StgValue>
</operation>
</state>

<state id="1105" st_id="1106">

<operation id="7802" st_id="1105" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3516" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2493 %add40_4_2_3_13 = fadd i32 %add40_4_2_3_12, i32 %mul_4_2_3_13

]]></Node>
<StgValue><ssdm name="add40_4_2_3_13"/></StgValue>
</operation>
</state>

<state id="1106" st_id="1107">

<operation id="7803" st_id="1106" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3519" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2496 %add40_4_2_3_14 = fadd i32 %add40_4_2_3_13, i32 %mul_4_2_3_14

]]></Node>
<StgValue><ssdm name="add40_4_2_3_14"/></StgValue>
</operation>
</state>

<state id="1107" st_id="1108">

<operation id="7804" st_id="1107" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3519" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2496 %add40_4_2_3_14 = fadd i32 %add40_4_2_3_13, i32 %mul_4_2_3_14

]]></Node>
<StgValue><ssdm name="add40_4_2_3_14"/></StgValue>
</operation>
</state>

<state id="1108" st_id="1109">

<operation id="7805" st_id="1108" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3519" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2496 %add40_4_2_3_14 = fadd i32 %add40_4_2_3_13, i32 %mul_4_2_3_14

]]></Node>
<StgValue><ssdm name="add40_4_2_3_14"/></StgValue>
</operation>
</state>

<state id="1109" st_id="1110">

<operation id="7806" st_id="1109" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3519" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2496 %add40_4_2_3_14 = fadd i32 %add40_4_2_3_13, i32 %mul_4_2_3_14

]]></Node>
<StgValue><ssdm name="add40_4_2_3_14"/></StgValue>
</operation>
</state>

<state id="1110" st_id="1111">

<operation id="7807" st_id="1110" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3522" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2499 %add40_4_2_3_15 = fadd i32 %add40_4_2_3_14, i32 %mul_4_2_3_15

]]></Node>
<StgValue><ssdm name="add40_4_2_3_15"/></StgValue>
</operation>
</state>

<state id="1111" st_id="1112">

<operation id="7808" st_id="1111" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3522" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2499 %add40_4_2_3_15 = fadd i32 %add40_4_2_3_14, i32 %mul_4_2_3_15

]]></Node>
<StgValue><ssdm name="add40_4_2_3_15"/></StgValue>
</operation>
</state>

<state id="1112" st_id="1113">

<operation id="7809" st_id="1112" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3522" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2499 %add40_4_2_3_15 = fadd i32 %add40_4_2_3_14, i32 %mul_4_2_3_15

]]></Node>
<StgValue><ssdm name="add40_4_2_3_15"/></StgValue>
</operation>
</state>

<state id="1113" st_id="1114">

<operation id="7810" st_id="1113" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3522" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2499 %add40_4_2_3_15 = fadd i32 %add40_4_2_3_14, i32 %mul_4_2_3_15

]]></Node>
<StgValue><ssdm name="add40_4_2_3_15"/></StgValue>
</operation>
</state>

<state id="1114" st_id="1115">

<operation id="7811" st_id="1114" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3525" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2502 %add40_4_2_3_16 = fadd i32 %add40_4_2_3_15, i32 %mul_4_2_3_16

]]></Node>
<StgValue><ssdm name="add40_4_2_3_16"/></StgValue>
</operation>
</state>

<state id="1115" st_id="1116">

<operation id="7812" st_id="1115" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3525" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2502 %add40_4_2_3_16 = fadd i32 %add40_4_2_3_15, i32 %mul_4_2_3_16

]]></Node>
<StgValue><ssdm name="add40_4_2_3_16"/></StgValue>
</operation>
</state>

<state id="1116" st_id="1117">

<operation id="7813" st_id="1116" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3525" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2502 %add40_4_2_3_16 = fadd i32 %add40_4_2_3_15, i32 %mul_4_2_3_16

]]></Node>
<StgValue><ssdm name="add40_4_2_3_16"/></StgValue>
</operation>
</state>

<state id="1117" st_id="1118">

<operation id="7814" st_id="1117" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3525" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2502 %add40_4_2_3_16 = fadd i32 %add40_4_2_3_15, i32 %mul_4_2_3_16

]]></Node>
<StgValue><ssdm name="add40_4_2_3_16"/></StgValue>
</operation>
</state>

<state id="1118" st_id="1119">

<operation id="7815" st_id="1118" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3528" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2505 %add40_4_2_3_17 = fadd i32 %add40_4_2_3_16, i32 %mul_4_2_3_17

]]></Node>
<StgValue><ssdm name="add40_4_2_3_17"/></StgValue>
</operation>
</state>

<state id="1119" st_id="1120">

<operation id="7816" st_id="1119" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3528" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2505 %add40_4_2_3_17 = fadd i32 %add40_4_2_3_16, i32 %mul_4_2_3_17

]]></Node>
<StgValue><ssdm name="add40_4_2_3_17"/></StgValue>
</operation>
</state>

<state id="1120" st_id="1121">

<operation id="7817" st_id="1120" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3528" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2505 %add40_4_2_3_17 = fadd i32 %add40_4_2_3_16, i32 %mul_4_2_3_17

]]></Node>
<StgValue><ssdm name="add40_4_2_3_17"/></StgValue>
</operation>
</state>

<state id="1121" st_id="1122">

<operation id="7818" st_id="1121" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3528" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2505 %add40_4_2_3_17 = fadd i32 %add40_4_2_3_16, i32 %mul_4_2_3_17

]]></Node>
<StgValue><ssdm name="add40_4_2_3_17"/></StgValue>
</operation>
</state>

<state id="1122" st_id="1123">

<operation id="7819" st_id="1122" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3531" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2508 %add40_4_2_3_18 = fadd i32 %add40_4_2_3_17, i32 %mul_4_2_3_18

]]></Node>
<StgValue><ssdm name="add40_4_2_3_18"/></StgValue>
</operation>
</state>

<state id="1123" st_id="1124">

<operation id="7820" st_id="1123" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3531" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2508 %add40_4_2_3_18 = fadd i32 %add40_4_2_3_17, i32 %mul_4_2_3_18

]]></Node>
<StgValue><ssdm name="add40_4_2_3_18"/></StgValue>
</operation>
</state>

<state id="1124" st_id="1125">

<operation id="7821" st_id="1124" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3531" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2508 %add40_4_2_3_18 = fadd i32 %add40_4_2_3_17, i32 %mul_4_2_3_18

]]></Node>
<StgValue><ssdm name="add40_4_2_3_18"/></StgValue>
</operation>
</state>

<state id="1125" st_id="1126">

<operation id="7822" st_id="1125" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3531" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2508 %add40_4_2_3_18 = fadd i32 %add40_4_2_3_17, i32 %mul_4_2_3_18

]]></Node>
<StgValue><ssdm name="add40_4_2_3_18"/></StgValue>
</operation>
</state>

<state id="1126" st_id="1127">

<operation id="7823" st_id="1126" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3534" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2511 %add40_4_2_4 = fadd i32 %add40_4_2_3_18, i32 %mul_4_2_4

]]></Node>
<StgValue><ssdm name="add40_4_2_4"/></StgValue>
</operation>
</state>

<state id="1127" st_id="1128">

<operation id="7824" st_id="1127" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3534" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2511 %add40_4_2_4 = fadd i32 %add40_4_2_3_18, i32 %mul_4_2_4

]]></Node>
<StgValue><ssdm name="add40_4_2_4"/></StgValue>
</operation>
</state>

<state id="1128" st_id="1129">

<operation id="7825" st_id="1128" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3534" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2511 %add40_4_2_4 = fadd i32 %add40_4_2_3_18, i32 %mul_4_2_4

]]></Node>
<StgValue><ssdm name="add40_4_2_4"/></StgValue>
</operation>
</state>

<state id="1129" st_id="1130">

<operation id="7826" st_id="1129" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3534" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2511 %add40_4_2_4 = fadd i32 %add40_4_2_3_18, i32 %mul_4_2_4

]]></Node>
<StgValue><ssdm name="add40_4_2_4"/></StgValue>
</operation>
</state>

<state id="1130" st_id="1131">

<operation id="7827" st_id="1130" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3537" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2514 %add40_4_2_4_1 = fadd i32 %add40_4_2_4, i32 %mul_4_2_4_1

]]></Node>
<StgValue><ssdm name="add40_4_2_4_1"/></StgValue>
</operation>
</state>

<state id="1131" st_id="1132">

<operation id="7828" st_id="1131" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3537" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2514 %add40_4_2_4_1 = fadd i32 %add40_4_2_4, i32 %mul_4_2_4_1

]]></Node>
<StgValue><ssdm name="add40_4_2_4_1"/></StgValue>
</operation>
</state>

<state id="1132" st_id="1133">

<operation id="7829" st_id="1132" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3537" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2514 %add40_4_2_4_1 = fadd i32 %add40_4_2_4, i32 %mul_4_2_4_1

]]></Node>
<StgValue><ssdm name="add40_4_2_4_1"/></StgValue>
</operation>
</state>

<state id="1133" st_id="1134">

<operation id="7830" st_id="1133" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3537" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2514 %add40_4_2_4_1 = fadd i32 %add40_4_2_4, i32 %mul_4_2_4_1

]]></Node>
<StgValue><ssdm name="add40_4_2_4_1"/></StgValue>
</operation>
</state>

<state id="1134" st_id="1135">

<operation id="7831" st_id="1134" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3540" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2517 %add40_4_2_4_2 = fadd i32 %add40_4_2_4_1, i32 %mul_4_2_4_2

]]></Node>
<StgValue><ssdm name="add40_4_2_4_2"/></StgValue>
</operation>
</state>

<state id="1135" st_id="1136">

<operation id="7832" st_id="1135" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3540" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2517 %add40_4_2_4_2 = fadd i32 %add40_4_2_4_1, i32 %mul_4_2_4_2

]]></Node>
<StgValue><ssdm name="add40_4_2_4_2"/></StgValue>
</operation>
</state>

<state id="1136" st_id="1137">

<operation id="7833" st_id="1136" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3540" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2517 %add40_4_2_4_2 = fadd i32 %add40_4_2_4_1, i32 %mul_4_2_4_2

]]></Node>
<StgValue><ssdm name="add40_4_2_4_2"/></StgValue>
</operation>
</state>

<state id="1137" st_id="1138">

<operation id="7834" st_id="1137" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3540" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2517 %add40_4_2_4_2 = fadd i32 %add40_4_2_4_1, i32 %mul_4_2_4_2

]]></Node>
<StgValue><ssdm name="add40_4_2_4_2"/></StgValue>
</operation>
</state>

<state id="1138" st_id="1139">

<operation id="7835" st_id="1138" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3543" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2520 %add40_4_2_4_3 = fadd i32 %add40_4_2_4_2, i32 %mul_4_2_4_3

]]></Node>
<StgValue><ssdm name="add40_4_2_4_3"/></StgValue>
</operation>
</state>

<state id="1139" st_id="1140">

<operation id="7836" st_id="1139" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3543" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2520 %add40_4_2_4_3 = fadd i32 %add40_4_2_4_2, i32 %mul_4_2_4_3

]]></Node>
<StgValue><ssdm name="add40_4_2_4_3"/></StgValue>
</operation>
</state>

<state id="1140" st_id="1141">

<operation id="7837" st_id="1140" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3543" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2520 %add40_4_2_4_3 = fadd i32 %add40_4_2_4_2, i32 %mul_4_2_4_3

]]></Node>
<StgValue><ssdm name="add40_4_2_4_3"/></StgValue>
</operation>
</state>

<state id="1141" st_id="1142">

<operation id="7838" st_id="1141" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3543" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2520 %add40_4_2_4_3 = fadd i32 %add40_4_2_4_2, i32 %mul_4_2_4_3

]]></Node>
<StgValue><ssdm name="add40_4_2_4_3"/></StgValue>
</operation>
</state>

<state id="1142" st_id="1143">

<operation id="7839" st_id="1142" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3546" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2523 %add40_4_2_4_4 = fadd i32 %add40_4_2_4_3, i32 %mul_4_2_4_4

]]></Node>
<StgValue><ssdm name="add40_4_2_4_4"/></StgValue>
</operation>
</state>

<state id="1143" st_id="1144">

<operation id="7840" st_id="1143" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3546" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2523 %add40_4_2_4_4 = fadd i32 %add40_4_2_4_3, i32 %mul_4_2_4_4

]]></Node>
<StgValue><ssdm name="add40_4_2_4_4"/></StgValue>
</operation>
</state>

<state id="1144" st_id="1145">

<operation id="7841" st_id="1144" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3546" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2523 %add40_4_2_4_4 = fadd i32 %add40_4_2_4_3, i32 %mul_4_2_4_4

]]></Node>
<StgValue><ssdm name="add40_4_2_4_4"/></StgValue>
</operation>
</state>

<state id="1145" st_id="1146">

<operation id="7842" st_id="1145" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3546" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2523 %add40_4_2_4_4 = fadd i32 %add40_4_2_4_3, i32 %mul_4_2_4_4

]]></Node>
<StgValue><ssdm name="add40_4_2_4_4"/></StgValue>
</operation>
</state>

<state id="1146" st_id="1147">

<operation id="7843" st_id="1146" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3549" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2526 %add40_4_2_4_5 = fadd i32 %add40_4_2_4_4, i32 %mul_4_2_4_5

]]></Node>
<StgValue><ssdm name="add40_4_2_4_5"/></StgValue>
</operation>
</state>

<state id="1147" st_id="1148">

<operation id="7844" st_id="1147" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3549" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2526 %add40_4_2_4_5 = fadd i32 %add40_4_2_4_4, i32 %mul_4_2_4_5

]]></Node>
<StgValue><ssdm name="add40_4_2_4_5"/></StgValue>
</operation>
</state>

<state id="1148" st_id="1149">

<operation id="7845" st_id="1148" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3549" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2526 %add40_4_2_4_5 = fadd i32 %add40_4_2_4_4, i32 %mul_4_2_4_5

]]></Node>
<StgValue><ssdm name="add40_4_2_4_5"/></StgValue>
</operation>
</state>

<state id="1149" st_id="1150">

<operation id="7846" st_id="1149" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3549" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2526 %add40_4_2_4_5 = fadd i32 %add40_4_2_4_4, i32 %mul_4_2_4_5

]]></Node>
<StgValue><ssdm name="add40_4_2_4_5"/></StgValue>
</operation>
</state>

<state id="1150" st_id="1151">

<operation id="7847" st_id="1150" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3552" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2529 %add40_4_2_4_6 = fadd i32 %add40_4_2_4_5, i32 %mul_4_2_4_6

]]></Node>
<StgValue><ssdm name="add40_4_2_4_6"/></StgValue>
</operation>
</state>

<state id="1151" st_id="1152">

<operation id="7848" st_id="1151" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3552" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2529 %add40_4_2_4_6 = fadd i32 %add40_4_2_4_5, i32 %mul_4_2_4_6

]]></Node>
<StgValue><ssdm name="add40_4_2_4_6"/></StgValue>
</operation>
</state>

<state id="1152" st_id="1153">

<operation id="7849" st_id="1152" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3552" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2529 %add40_4_2_4_6 = fadd i32 %add40_4_2_4_5, i32 %mul_4_2_4_6

]]></Node>
<StgValue><ssdm name="add40_4_2_4_6"/></StgValue>
</operation>
</state>

<state id="1153" st_id="1154">

<operation id="7850" st_id="1153" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3552" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2529 %add40_4_2_4_6 = fadd i32 %add40_4_2_4_5, i32 %mul_4_2_4_6

]]></Node>
<StgValue><ssdm name="add40_4_2_4_6"/></StgValue>
</operation>
</state>

<state id="1154" st_id="1155">

<operation id="7851" st_id="1154" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3555" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2532 %add40_4_2_4_7 = fadd i32 %add40_4_2_4_6, i32 %mul_4_2_4_7

]]></Node>
<StgValue><ssdm name="add40_4_2_4_7"/></StgValue>
</operation>
</state>

<state id="1155" st_id="1156">

<operation id="7852" st_id="1155" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3555" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2532 %add40_4_2_4_7 = fadd i32 %add40_4_2_4_6, i32 %mul_4_2_4_7

]]></Node>
<StgValue><ssdm name="add40_4_2_4_7"/></StgValue>
</operation>
</state>

<state id="1156" st_id="1157">

<operation id="7853" st_id="1156" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3555" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2532 %add40_4_2_4_7 = fadd i32 %add40_4_2_4_6, i32 %mul_4_2_4_7

]]></Node>
<StgValue><ssdm name="add40_4_2_4_7"/></StgValue>
</operation>
</state>

<state id="1157" st_id="1158">

<operation id="7854" st_id="1157" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3555" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2532 %add40_4_2_4_7 = fadd i32 %add40_4_2_4_6, i32 %mul_4_2_4_7

]]></Node>
<StgValue><ssdm name="add40_4_2_4_7"/></StgValue>
</operation>
</state>

<state id="1158" st_id="1159">

<operation id="7855" st_id="1158" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3558" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2535 %add40_4_2_4_8 = fadd i32 %add40_4_2_4_7, i32 %mul_4_2_4_8

]]></Node>
<StgValue><ssdm name="add40_4_2_4_8"/></StgValue>
</operation>
</state>

<state id="1159" st_id="1160">

<operation id="7856" st_id="1159" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3558" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2535 %add40_4_2_4_8 = fadd i32 %add40_4_2_4_7, i32 %mul_4_2_4_8

]]></Node>
<StgValue><ssdm name="add40_4_2_4_8"/></StgValue>
</operation>
</state>

<state id="1160" st_id="1161">

<operation id="7857" st_id="1160" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3558" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2535 %add40_4_2_4_8 = fadd i32 %add40_4_2_4_7, i32 %mul_4_2_4_8

]]></Node>
<StgValue><ssdm name="add40_4_2_4_8"/></StgValue>
</operation>
</state>

<state id="1161" st_id="1162">

<operation id="7858" st_id="1161" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3558" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2535 %add40_4_2_4_8 = fadd i32 %add40_4_2_4_7, i32 %mul_4_2_4_8

]]></Node>
<StgValue><ssdm name="add40_4_2_4_8"/></StgValue>
</operation>
</state>

<state id="1162" st_id="1163">

<operation id="7859" st_id="1162" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3561" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2538 %add40_4_2_4_9 = fadd i32 %add40_4_2_4_8, i32 %mul_4_2_4_9

]]></Node>
<StgValue><ssdm name="add40_4_2_4_9"/></StgValue>
</operation>
</state>

<state id="1163" st_id="1164">

<operation id="7860" st_id="1163" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3561" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2538 %add40_4_2_4_9 = fadd i32 %add40_4_2_4_8, i32 %mul_4_2_4_9

]]></Node>
<StgValue><ssdm name="add40_4_2_4_9"/></StgValue>
</operation>
</state>

<state id="1164" st_id="1165">

<operation id="7861" st_id="1164" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3561" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2538 %add40_4_2_4_9 = fadd i32 %add40_4_2_4_8, i32 %mul_4_2_4_9

]]></Node>
<StgValue><ssdm name="add40_4_2_4_9"/></StgValue>
</operation>
</state>

<state id="1165" st_id="1166">

<operation id="7862" st_id="1165" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3561" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2538 %add40_4_2_4_9 = fadd i32 %add40_4_2_4_8, i32 %mul_4_2_4_9

]]></Node>
<StgValue><ssdm name="add40_4_2_4_9"/></StgValue>
</operation>
</state>

<state id="1166" st_id="1167">

<operation id="7863" st_id="1166" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3564" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2541 %add40_4_2_4_s = fadd i32 %add40_4_2_4_9, i32 %mul_4_2_4_s

]]></Node>
<StgValue><ssdm name="add40_4_2_4_s"/></StgValue>
</operation>
</state>

<state id="1167" st_id="1168">

<operation id="7864" st_id="1167" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3564" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2541 %add40_4_2_4_s = fadd i32 %add40_4_2_4_9, i32 %mul_4_2_4_s

]]></Node>
<StgValue><ssdm name="add40_4_2_4_s"/></StgValue>
</operation>
</state>

<state id="1168" st_id="1169">

<operation id="7865" st_id="1168" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3564" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2541 %add40_4_2_4_s = fadd i32 %add40_4_2_4_9, i32 %mul_4_2_4_s

]]></Node>
<StgValue><ssdm name="add40_4_2_4_s"/></StgValue>
</operation>
</state>

<state id="1169" st_id="1170">

<operation id="7866" st_id="1169" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3564" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2541 %add40_4_2_4_s = fadd i32 %add40_4_2_4_9, i32 %mul_4_2_4_s

]]></Node>
<StgValue><ssdm name="add40_4_2_4_s"/></StgValue>
</operation>
</state>

<state id="1170" st_id="1171">

<operation id="7867" st_id="1170" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3567" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2544 %add40_4_2_4_10 = fadd i32 %add40_4_2_4_s, i32 %mul_4_2_4_10

]]></Node>
<StgValue><ssdm name="add40_4_2_4_10"/></StgValue>
</operation>
</state>

<state id="1171" st_id="1172">

<operation id="7868" st_id="1171" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3567" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2544 %add40_4_2_4_10 = fadd i32 %add40_4_2_4_s, i32 %mul_4_2_4_10

]]></Node>
<StgValue><ssdm name="add40_4_2_4_10"/></StgValue>
</operation>
</state>

<state id="1172" st_id="1173">

<operation id="7869" st_id="1172" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3567" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2544 %add40_4_2_4_10 = fadd i32 %add40_4_2_4_s, i32 %mul_4_2_4_10

]]></Node>
<StgValue><ssdm name="add40_4_2_4_10"/></StgValue>
</operation>
</state>

<state id="1173" st_id="1174">

<operation id="7870" st_id="1173" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3567" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2544 %add40_4_2_4_10 = fadd i32 %add40_4_2_4_s, i32 %mul_4_2_4_10

]]></Node>
<StgValue><ssdm name="add40_4_2_4_10"/></StgValue>
</operation>
</state>

<state id="1174" st_id="1175">

<operation id="7871" st_id="1174" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3570" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2547 %add40_4_2_4_11 = fadd i32 %add40_4_2_4_10, i32 %mul_4_2_4_11

]]></Node>
<StgValue><ssdm name="add40_4_2_4_11"/></StgValue>
</operation>
</state>

<state id="1175" st_id="1176">

<operation id="7872" st_id="1175" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3570" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2547 %add40_4_2_4_11 = fadd i32 %add40_4_2_4_10, i32 %mul_4_2_4_11

]]></Node>
<StgValue><ssdm name="add40_4_2_4_11"/></StgValue>
</operation>
</state>

<state id="1176" st_id="1177">

<operation id="7873" st_id="1176" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3570" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2547 %add40_4_2_4_11 = fadd i32 %add40_4_2_4_10, i32 %mul_4_2_4_11

]]></Node>
<StgValue><ssdm name="add40_4_2_4_11"/></StgValue>
</operation>
</state>

<state id="1177" st_id="1178">

<operation id="7874" st_id="1177" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3570" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2547 %add40_4_2_4_11 = fadd i32 %add40_4_2_4_10, i32 %mul_4_2_4_11

]]></Node>
<StgValue><ssdm name="add40_4_2_4_11"/></StgValue>
</operation>
</state>

<state id="1178" st_id="1179">

<operation id="7875" st_id="1178" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3573" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2550 %add40_4_2_4_12 = fadd i32 %add40_4_2_4_11, i32 %mul_4_2_4_12

]]></Node>
<StgValue><ssdm name="add40_4_2_4_12"/></StgValue>
</operation>
</state>

<state id="1179" st_id="1180">

<operation id="7876" st_id="1179" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3573" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2550 %add40_4_2_4_12 = fadd i32 %add40_4_2_4_11, i32 %mul_4_2_4_12

]]></Node>
<StgValue><ssdm name="add40_4_2_4_12"/></StgValue>
</operation>
</state>

<state id="1180" st_id="1181">

<operation id="7877" st_id="1180" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3573" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2550 %add40_4_2_4_12 = fadd i32 %add40_4_2_4_11, i32 %mul_4_2_4_12

]]></Node>
<StgValue><ssdm name="add40_4_2_4_12"/></StgValue>
</operation>
</state>

<state id="1181" st_id="1182">

<operation id="7878" st_id="1181" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3573" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2550 %add40_4_2_4_12 = fadd i32 %add40_4_2_4_11, i32 %mul_4_2_4_12

]]></Node>
<StgValue><ssdm name="add40_4_2_4_12"/></StgValue>
</operation>
</state>

<state id="1182" st_id="1183">

<operation id="7879" st_id="1182" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3576" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2553 %add40_4_2_4_13 = fadd i32 %add40_4_2_4_12, i32 %mul_4_2_4_13

]]></Node>
<StgValue><ssdm name="add40_4_2_4_13"/></StgValue>
</operation>
</state>

<state id="1183" st_id="1184">

<operation id="7880" st_id="1183" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3576" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2553 %add40_4_2_4_13 = fadd i32 %add40_4_2_4_12, i32 %mul_4_2_4_13

]]></Node>
<StgValue><ssdm name="add40_4_2_4_13"/></StgValue>
</operation>
</state>

<state id="1184" st_id="1185">

<operation id="7881" st_id="1184" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3576" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2553 %add40_4_2_4_13 = fadd i32 %add40_4_2_4_12, i32 %mul_4_2_4_13

]]></Node>
<StgValue><ssdm name="add40_4_2_4_13"/></StgValue>
</operation>
</state>

<state id="1185" st_id="1186">

<operation id="7882" st_id="1185" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3576" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2553 %add40_4_2_4_13 = fadd i32 %add40_4_2_4_12, i32 %mul_4_2_4_13

]]></Node>
<StgValue><ssdm name="add40_4_2_4_13"/></StgValue>
</operation>
</state>

<state id="1186" st_id="1187">

<operation id="7883" st_id="1186" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3579" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2556 %add40_4_2_4_14 = fadd i32 %add40_4_2_4_13, i32 %mul_4_2_4_14

]]></Node>
<StgValue><ssdm name="add40_4_2_4_14"/></StgValue>
</operation>
</state>

<state id="1187" st_id="1188">

<operation id="7884" st_id="1187" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3579" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2556 %add40_4_2_4_14 = fadd i32 %add40_4_2_4_13, i32 %mul_4_2_4_14

]]></Node>
<StgValue><ssdm name="add40_4_2_4_14"/></StgValue>
</operation>
</state>

<state id="1188" st_id="1189">

<operation id="7885" st_id="1188" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3579" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2556 %add40_4_2_4_14 = fadd i32 %add40_4_2_4_13, i32 %mul_4_2_4_14

]]></Node>
<StgValue><ssdm name="add40_4_2_4_14"/></StgValue>
</operation>
</state>

<state id="1189" st_id="1190">

<operation id="7886" st_id="1189" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3579" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2556 %add40_4_2_4_14 = fadd i32 %add40_4_2_4_13, i32 %mul_4_2_4_14

]]></Node>
<StgValue><ssdm name="add40_4_2_4_14"/></StgValue>
</operation>
</state>

<state id="1190" st_id="1191">

<operation id="7887" st_id="1190" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3582" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2559 %add40_4_2_4_15 = fadd i32 %add40_4_2_4_14, i32 %mul_4_2_4_15

]]></Node>
<StgValue><ssdm name="add40_4_2_4_15"/></StgValue>
</operation>
</state>

<state id="1191" st_id="1192">

<operation id="7888" st_id="1191" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3582" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2559 %add40_4_2_4_15 = fadd i32 %add40_4_2_4_14, i32 %mul_4_2_4_15

]]></Node>
<StgValue><ssdm name="add40_4_2_4_15"/></StgValue>
</operation>
</state>

<state id="1192" st_id="1193">

<operation id="7889" st_id="1192" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3582" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2559 %add40_4_2_4_15 = fadd i32 %add40_4_2_4_14, i32 %mul_4_2_4_15

]]></Node>
<StgValue><ssdm name="add40_4_2_4_15"/></StgValue>
</operation>
</state>

<state id="1193" st_id="1194">

<operation id="7890" st_id="1193" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3582" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2559 %add40_4_2_4_15 = fadd i32 %add40_4_2_4_14, i32 %mul_4_2_4_15

]]></Node>
<StgValue><ssdm name="add40_4_2_4_15"/></StgValue>
</operation>
</state>

<state id="1194" st_id="1195">

<operation id="7891" st_id="1194" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3585" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2562 %add40_4_2_4_16 = fadd i32 %add40_4_2_4_15, i32 %mul_4_2_4_16

]]></Node>
<StgValue><ssdm name="add40_4_2_4_16"/></StgValue>
</operation>
</state>

<state id="1195" st_id="1196">

<operation id="7892" st_id="1195" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3585" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2562 %add40_4_2_4_16 = fadd i32 %add40_4_2_4_15, i32 %mul_4_2_4_16

]]></Node>
<StgValue><ssdm name="add40_4_2_4_16"/></StgValue>
</operation>
</state>

<state id="1196" st_id="1197">

<operation id="7893" st_id="1196" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3585" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2562 %add40_4_2_4_16 = fadd i32 %add40_4_2_4_15, i32 %mul_4_2_4_16

]]></Node>
<StgValue><ssdm name="add40_4_2_4_16"/></StgValue>
</operation>
</state>

<state id="1197" st_id="1198">

<operation id="7894" st_id="1197" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3585" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2562 %add40_4_2_4_16 = fadd i32 %add40_4_2_4_15, i32 %mul_4_2_4_16

]]></Node>
<StgValue><ssdm name="add40_4_2_4_16"/></StgValue>
</operation>
</state>

<state id="1198" st_id="1199">

<operation id="7895" st_id="1198" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3588" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2565 %add40_4_2_4_17 = fadd i32 %add40_4_2_4_16, i32 %mul_4_2_4_17

]]></Node>
<StgValue><ssdm name="add40_4_2_4_17"/></StgValue>
</operation>
</state>

<state id="1199" st_id="1200">

<operation id="7896" st_id="1199" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3588" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2565 %add40_4_2_4_17 = fadd i32 %add40_4_2_4_16, i32 %mul_4_2_4_17

]]></Node>
<StgValue><ssdm name="add40_4_2_4_17"/></StgValue>
</operation>
</state>

<state id="1200" st_id="1201">

<operation id="7897" st_id="1200" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3588" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2565 %add40_4_2_4_17 = fadd i32 %add40_4_2_4_16, i32 %mul_4_2_4_17

]]></Node>
<StgValue><ssdm name="add40_4_2_4_17"/></StgValue>
</operation>
</state>

<state id="1201" st_id="1202">

<operation id="7898" st_id="1201" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3588" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2565 %add40_4_2_4_17 = fadd i32 %add40_4_2_4_16, i32 %mul_4_2_4_17

]]></Node>
<StgValue><ssdm name="add40_4_2_4_17"/></StgValue>
</operation>
</state>

<state id="1202" st_id="1203">

<operation id="7899" st_id="1202" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3591" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2568 %add40_4_2_4_18 = fadd i32 %add40_4_2_4_17, i32 %mul_4_2_4_18

]]></Node>
<StgValue><ssdm name="add40_4_2_4_18"/></StgValue>
</operation>
</state>

<state id="1203" st_id="1204">

<operation id="7900" st_id="1203" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3591" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2568 %add40_4_2_4_18 = fadd i32 %add40_4_2_4_17, i32 %mul_4_2_4_18

]]></Node>
<StgValue><ssdm name="add40_4_2_4_18"/></StgValue>
</operation>
</state>

<state id="1204" st_id="1205">

<operation id="7901" st_id="1204" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3591" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2568 %add40_4_2_4_18 = fadd i32 %add40_4_2_4_17, i32 %mul_4_2_4_18

]]></Node>
<StgValue><ssdm name="add40_4_2_4_18"/></StgValue>
</operation>
</state>

<state id="1205" st_id="1206">

<operation id="7902" st_id="1205" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3591" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2568 %add40_4_2_4_18 = fadd i32 %add40_4_2_4_17, i32 %mul_4_2_4_18

]]></Node>
<StgValue><ssdm name="add40_4_2_4_18"/></StgValue>
</operation>
</state>

<state id="1206" st_id="1207">

<operation id="7903" st_id="1206" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3594" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2571 %add40_4_3 = fadd i32 %add40_4_2_4_18, i32 %mul_4_3

]]></Node>
<StgValue><ssdm name="add40_4_3"/></StgValue>
</operation>
</state>

<state id="1207" st_id="1208">

<operation id="7904" st_id="1207" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3594" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2571 %add40_4_3 = fadd i32 %add40_4_2_4_18, i32 %mul_4_3

]]></Node>
<StgValue><ssdm name="add40_4_3"/></StgValue>
</operation>
</state>

<state id="1208" st_id="1209">

<operation id="7905" st_id="1208" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3594" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2571 %add40_4_3 = fadd i32 %add40_4_2_4_18, i32 %mul_4_3

]]></Node>
<StgValue><ssdm name="add40_4_3"/></StgValue>
</operation>
</state>

<state id="1209" st_id="1210">

<operation id="7906" st_id="1209" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3594" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2571 %add40_4_3 = fadd i32 %add40_4_2_4_18, i32 %mul_4_3

]]></Node>
<StgValue><ssdm name="add40_4_3"/></StgValue>
</operation>
</state>

<state id="1210" st_id="1211">

<operation id="7907" st_id="1210" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3597" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2574 %add40_4_3_s = fadd i32 %add40_4_3, i32 %mul_4_3_s

]]></Node>
<StgValue><ssdm name="add40_4_3_s"/></StgValue>
</operation>
</state>

<state id="1211" st_id="1212">

<operation id="7908" st_id="1211" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3597" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2574 %add40_4_3_s = fadd i32 %add40_4_3, i32 %mul_4_3_s

]]></Node>
<StgValue><ssdm name="add40_4_3_s"/></StgValue>
</operation>
</state>

<state id="1212" st_id="1213">

<operation id="7909" st_id="1212" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3597" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2574 %add40_4_3_s = fadd i32 %add40_4_3, i32 %mul_4_3_s

]]></Node>
<StgValue><ssdm name="add40_4_3_s"/></StgValue>
</operation>
</state>

<state id="1213" st_id="1214">

<operation id="7910" st_id="1213" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3597" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2574 %add40_4_3_s = fadd i32 %add40_4_3, i32 %mul_4_3_s

]]></Node>
<StgValue><ssdm name="add40_4_3_s"/></StgValue>
</operation>
</state>

<state id="1214" st_id="1215">

<operation id="7911" st_id="1214" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3600" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2577 %add40_4_3_20 = fadd i32 %add40_4_3_s, i32 %mul_4_3_20

]]></Node>
<StgValue><ssdm name="add40_4_3_20"/></StgValue>
</operation>
</state>

<state id="1215" st_id="1216">

<operation id="7912" st_id="1215" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3600" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2577 %add40_4_3_20 = fadd i32 %add40_4_3_s, i32 %mul_4_3_20

]]></Node>
<StgValue><ssdm name="add40_4_3_20"/></StgValue>
</operation>
</state>

<state id="1216" st_id="1217">

<operation id="7913" st_id="1216" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3600" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2577 %add40_4_3_20 = fadd i32 %add40_4_3_s, i32 %mul_4_3_20

]]></Node>
<StgValue><ssdm name="add40_4_3_20"/></StgValue>
</operation>
</state>

<state id="1217" st_id="1218">

<operation id="7914" st_id="1217" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3600" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2577 %add40_4_3_20 = fadd i32 %add40_4_3_s, i32 %mul_4_3_20

]]></Node>
<StgValue><ssdm name="add40_4_3_20"/></StgValue>
</operation>
</state>

<state id="1218" st_id="1219">

<operation id="7915" st_id="1218" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3603" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2580 %add40_4_3_21 = fadd i32 %add40_4_3_20, i32 %mul_4_3_21

]]></Node>
<StgValue><ssdm name="add40_4_3_21"/></StgValue>
</operation>
</state>

<state id="1219" st_id="1220">

<operation id="7916" st_id="1219" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3603" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2580 %add40_4_3_21 = fadd i32 %add40_4_3_20, i32 %mul_4_3_21

]]></Node>
<StgValue><ssdm name="add40_4_3_21"/></StgValue>
</operation>
</state>

<state id="1220" st_id="1221">

<operation id="7917" st_id="1220" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3603" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2580 %add40_4_3_21 = fadd i32 %add40_4_3_20, i32 %mul_4_3_21

]]></Node>
<StgValue><ssdm name="add40_4_3_21"/></StgValue>
</operation>
</state>

<state id="1221" st_id="1222">

<operation id="7918" st_id="1221" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3603" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2580 %add40_4_3_21 = fadd i32 %add40_4_3_20, i32 %mul_4_3_21

]]></Node>
<StgValue><ssdm name="add40_4_3_21"/></StgValue>
</operation>
</state>

<state id="1222" st_id="1223">

<operation id="7919" st_id="1222" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3606" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2583 %add40_4_3_22 = fadd i32 %add40_4_3_21, i32 %mul_4_3_22

]]></Node>
<StgValue><ssdm name="add40_4_3_22"/></StgValue>
</operation>
</state>

<state id="1223" st_id="1224">

<operation id="7920" st_id="1223" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3606" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2583 %add40_4_3_22 = fadd i32 %add40_4_3_21, i32 %mul_4_3_22

]]></Node>
<StgValue><ssdm name="add40_4_3_22"/></StgValue>
</operation>
</state>

<state id="1224" st_id="1225">

<operation id="7921" st_id="1224" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3606" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2583 %add40_4_3_22 = fadd i32 %add40_4_3_21, i32 %mul_4_3_22

]]></Node>
<StgValue><ssdm name="add40_4_3_22"/></StgValue>
</operation>
</state>

<state id="1225" st_id="1226">

<operation id="7922" st_id="1225" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3606" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2583 %add40_4_3_22 = fadd i32 %add40_4_3_21, i32 %mul_4_3_22

]]></Node>
<StgValue><ssdm name="add40_4_3_22"/></StgValue>
</operation>
</state>

<state id="1226" st_id="1227">

<operation id="7923" st_id="1226" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3609" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2586 %add40_4_3_5 = fadd i32 %add40_4_3_22, i32 %mul_4_3_5

]]></Node>
<StgValue><ssdm name="add40_4_3_5"/></StgValue>
</operation>
</state>

<state id="1227" st_id="1228">

<operation id="7924" st_id="1227" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3609" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2586 %add40_4_3_5 = fadd i32 %add40_4_3_22, i32 %mul_4_3_5

]]></Node>
<StgValue><ssdm name="add40_4_3_5"/></StgValue>
</operation>
</state>

<state id="1228" st_id="1229">

<operation id="7925" st_id="1228" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3609" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2586 %add40_4_3_5 = fadd i32 %add40_4_3_22, i32 %mul_4_3_5

]]></Node>
<StgValue><ssdm name="add40_4_3_5"/></StgValue>
</operation>
</state>

<state id="1229" st_id="1230">

<operation id="7926" st_id="1229" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3609" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2586 %add40_4_3_5 = fadd i32 %add40_4_3_22, i32 %mul_4_3_5

]]></Node>
<StgValue><ssdm name="add40_4_3_5"/></StgValue>
</operation>
</state>

<state id="1230" st_id="1231">

<operation id="7927" st_id="1230" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3612" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2589 %add40_4_3_6 = fadd i32 %add40_4_3_5, i32 %mul_4_3_6

]]></Node>
<StgValue><ssdm name="add40_4_3_6"/></StgValue>
</operation>
</state>

<state id="1231" st_id="1232">

<operation id="7928" st_id="1231" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3612" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2589 %add40_4_3_6 = fadd i32 %add40_4_3_5, i32 %mul_4_3_6

]]></Node>
<StgValue><ssdm name="add40_4_3_6"/></StgValue>
</operation>
</state>

<state id="1232" st_id="1233">

<operation id="7929" st_id="1232" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3612" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2589 %add40_4_3_6 = fadd i32 %add40_4_3_5, i32 %mul_4_3_6

]]></Node>
<StgValue><ssdm name="add40_4_3_6"/></StgValue>
</operation>
</state>

<state id="1233" st_id="1234">

<operation id="7930" st_id="1233" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3612" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2589 %add40_4_3_6 = fadd i32 %add40_4_3_5, i32 %mul_4_3_6

]]></Node>
<StgValue><ssdm name="add40_4_3_6"/></StgValue>
</operation>
</state>

<state id="1234" st_id="1235">

<operation id="7931" st_id="1234" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3615" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2592 %add40_4_3_7 = fadd i32 %add40_4_3_6, i32 %mul_4_3_7

]]></Node>
<StgValue><ssdm name="add40_4_3_7"/></StgValue>
</operation>
</state>

<state id="1235" st_id="1236">

<operation id="7932" st_id="1235" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3615" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2592 %add40_4_3_7 = fadd i32 %add40_4_3_6, i32 %mul_4_3_7

]]></Node>
<StgValue><ssdm name="add40_4_3_7"/></StgValue>
</operation>
</state>

<state id="1236" st_id="1237">

<operation id="7933" st_id="1236" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3615" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2592 %add40_4_3_7 = fadd i32 %add40_4_3_6, i32 %mul_4_3_7

]]></Node>
<StgValue><ssdm name="add40_4_3_7"/></StgValue>
</operation>
</state>

<state id="1237" st_id="1238">

<operation id="7934" st_id="1237" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3615" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2592 %add40_4_3_7 = fadd i32 %add40_4_3_6, i32 %mul_4_3_7

]]></Node>
<StgValue><ssdm name="add40_4_3_7"/></StgValue>
</operation>
</state>

<state id="1238" st_id="1239">

<operation id="7935" st_id="1238" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3618" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2595 %add40_4_3_8 = fadd i32 %add40_4_3_7, i32 %mul_4_3_8

]]></Node>
<StgValue><ssdm name="add40_4_3_8"/></StgValue>
</operation>
</state>

<state id="1239" st_id="1240">

<operation id="7936" st_id="1239" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3618" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2595 %add40_4_3_8 = fadd i32 %add40_4_3_7, i32 %mul_4_3_8

]]></Node>
<StgValue><ssdm name="add40_4_3_8"/></StgValue>
</operation>
</state>

<state id="1240" st_id="1241">

<operation id="7937" st_id="1240" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3618" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2595 %add40_4_3_8 = fadd i32 %add40_4_3_7, i32 %mul_4_3_8

]]></Node>
<StgValue><ssdm name="add40_4_3_8"/></StgValue>
</operation>
</state>

<state id="1241" st_id="1242">

<operation id="7938" st_id="1241" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3618" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2595 %add40_4_3_8 = fadd i32 %add40_4_3_7, i32 %mul_4_3_8

]]></Node>
<StgValue><ssdm name="add40_4_3_8"/></StgValue>
</operation>
</state>

<state id="1242" st_id="1243">

<operation id="7939" st_id="1242" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3621" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2598 %add40_4_3_9 = fadd i32 %add40_4_3_8, i32 %mul_4_3_9

]]></Node>
<StgValue><ssdm name="add40_4_3_9"/></StgValue>
</operation>
</state>

<state id="1243" st_id="1244">

<operation id="7940" st_id="1243" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3621" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2598 %add40_4_3_9 = fadd i32 %add40_4_3_8, i32 %mul_4_3_9

]]></Node>
<StgValue><ssdm name="add40_4_3_9"/></StgValue>
</operation>
</state>

<state id="1244" st_id="1245">

<operation id="7941" st_id="1244" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3621" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2598 %add40_4_3_9 = fadd i32 %add40_4_3_8, i32 %mul_4_3_9

]]></Node>
<StgValue><ssdm name="add40_4_3_9"/></StgValue>
</operation>
</state>

<state id="1245" st_id="1246">

<operation id="7942" st_id="1245" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3621" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2598 %add40_4_3_9 = fadd i32 %add40_4_3_8, i32 %mul_4_3_9

]]></Node>
<StgValue><ssdm name="add40_4_3_9"/></StgValue>
</operation>
</state>

<state id="1246" st_id="1247">

<operation id="7943" st_id="1246" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3624" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2601 %add40_4_3_10 = fadd i32 %add40_4_3_9, i32 %mul_4_3_10

]]></Node>
<StgValue><ssdm name="add40_4_3_10"/></StgValue>
</operation>
</state>

<state id="1247" st_id="1248">

<operation id="7944" st_id="1247" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3624" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2601 %add40_4_3_10 = fadd i32 %add40_4_3_9, i32 %mul_4_3_10

]]></Node>
<StgValue><ssdm name="add40_4_3_10"/></StgValue>
</operation>
</state>

<state id="1248" st_id="1249">

<operation id="7945" st_id="1248" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3624" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2601 %add40_4_3_10 = fadd i32 %add40_4_3_9, i32 %mul_4_3_10

]]></Node>
<StgValue><ssdm name="add40_4_3_10"/></StgValue>
</operation>
</state>

<state id="1249" st_id="1250">

<operation id="7946" st_id="1249" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3624" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2601 %add40_4_3_10 = fadd i32 %add40_4_3_9, i32 %mul_4_3_10

]]></Node>
<StgValue><ssdm name="add40_4_3_10"/></StgValue>
</operation>
</state>

<state id="1250" st_id="1251">

<operation id="7947" st_id="1250" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3627" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2604 %add40_4_3_11 = fadd i32 %add40_4_3_10, i32 %mul_4_3_11

]]></Node>
<StgValue><ssdm name="add40_4_3_11"/></StgValue>
</operation>
</state>

<state id="1251" st_id="1252">

<operation id="7948" st_id="1251" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3627" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2604 %add40_4_3_11 = fadd i32 %add40_4_3_10, i32 %mul_4_3_11

]]></Node>
<StgValue><ssdm name="add40_4_3_11"/></StgValue>
</operation>
</state>

<state id="1252" st_id="1253">

<operation id="7949" st_id="1252" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3627" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2604 %add40_4_3_11 = fadd i32 %add40_4_3_10, i32 %mul_4_3_11

]]></Node>
<StgValue><ssdm name="add40_4_3_11"/></StgValue>
</operation>
</state>

<state id="1253" st_id="1254">

<operation id="7950" st_id="1253" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3627" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2604 %add40_4_3_11 = fadd i32 %add40_4_3_10, i32 %mul_4_3_11

]]></Node>
<StgValue><ssdm name="add40_4_3_11"/></StgValue>
</operation>
</state>

<state id="1254" st_id="1255">

<operation id="7951" st_id="1254" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3630" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2607 %add40_4_3_12 = fadd i32 %add40_4_3_11, i32 %mul_4_3_12

]]></Node>
<StgValue><ssdm name="add40_4_3_12"/></StgValue>
</operation>
</state>

<state id="1255" st_id="1256">

<operation id="7952" st_id="1255" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3630" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2607 %add40_4_3_12 = fadd i32 %add40_4_3_11, i32 %mul_4_3_12

]]></Node>
<StgValue><ssdm name="add40_4_3_12"/></StgValue>
</operation>
</state>

<state id="1256" st_id="1257">

<operation id="7953" st_id="1256" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3630" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2607 %add40_4_3_12 = fadd i32 %add40_4_3_11, i32 %mul_4_3_12

]]></Node>
<StgValue><ssdm name="add40_4_3_12"/></StgValue>
</operation>
</state>

<state id="1257" st_id="1258">

<operation id="7954" st_id="1257" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3630" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2607 %add40_4_3_12 = fadd i32 %add40_4_3_11, i32 %mul_4_3_12

]]></Node>
<StgValue><ssdm name="add40_4_3_12"/></StgValue>
</operation>
</state>

<state id="1258" st_id="1259">

<operation id="7955" st_id="1258" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3633" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2610 %add40_4_3_13 = fadd i32 %add40_4_3_12, i32 %mul_4_3_13

]]></Node>
<StgValue><ssdm name="add40_4_3_13"/></StgValue>
</operation>
</state>

<state id="1259" st_id="1260">

<operation id="7956" st_id="1259" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3633" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2610 %add40_4_3_13 = fadd i32 %add40_4_3_12, i32 %mul_4_3_13

]]></Node>
<StgValue><ssdm name="add40_4_3_13"/></StgValue>
</operation>
</state>

<state id="1260" st_id="1261">

<operation id="7957" st_id="1260" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3633" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2610 %add40_4_3_13 = fadd i32 %add40_4_3_12, i32 %mul_4_3_13

]]></Node>
<StgValue><ssdm name="add40_4_3_13"/></StgValue>
</operation>
</state>

<state id="1261" st_id="1262">

<operation id="7958" st_id="1261" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3633" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2610 %add40_4_3_13 = fadd i32 %add40_4_3_12, i32 %mul_4_3_13

]]></Node>
<StgValue><ssdm name="add40_4_3_13"/></StgValue>
</operation>
</state>

<state id="1262" st_id="1263">

<operation id="7959" st_id="1262" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3636" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2613 %add40_4_3_14 = fadd i32 %add40_4_3_13, i32 %mul_4_3_14

]]></Node>
<StgValue><ssdm name="add40_4_3_14"/></StgValue>
</operation>
</state>

<state id="1263" st_id="1264">

<operation id="7960" st_id="1263" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3636" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2613 %add40_4_3_14 = fadd i32 %add40_4_3_13, i32 %mul_4_3_14

]]></Node>
<StgValue><ssdm name="add40_4_3_14"/></StgValue>
</operation>
</state>

<state id="1264" st_id="1265">

<operation id="7961" st_id="1264" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3636" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2613 %add40_4_3_14 = fadd i32 %add40_4_3_13, i32 %mul_4_3_14

]]></Node>
<StgValue><ssdm name="add40_4_3_14"/></StgValue>
</operation>
</state>

<state id="1265" st_id="1266">

<operation id="7962" st_id="1265" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3636" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2613 %add40_4_3_14 = fadd i32 %add40_4_3_13, i32 %mul_4_3_14

]]></Node>
<StgValue><ssdm name="add40_4_3_14"/></StgValue>
</operation>
</state>

<state id="1266" st_id="1267">

<operation id="7963" st_id="1266" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3639" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2616 %add40_4_3_15 = fadd i32 %add40_4_3_14, i32 %mul_4_3_15

]]></Node>
<StgValue><ssdm name="add40_4_3_15"/></StgValue>
</operation>
</state>

<state id="1267" st_id="1268">

<operation id="7964" st_id="1267" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3639" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2616 %add40_4_3_15 = fadd i32 %add40_4_3_14, i32 %mul_4_3_15

]]></Node>
<StgValue><ssdm name="add40_4_3_15"/></StgValue>
</operation>
</state>

<state id="1268" st_id="1269">

<operation id="7965" st_id="1268" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3639" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2616 %add40_4_3_15 = fadd i32 %add40_4_3_14, i32 %mul_4_3_15

]]></Node>
<StgValue><ssdm name="add40_4_3_15"/></StgValue>
</operation>
</state>

<state id="1269" st_id="1270">

<operation id="7966" st_id="1269" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3639" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2616 %add40_4_3_15 = fadd i32 %add40_4_3_14, i32 %mul_4_3_15

]]></Node>
<StgValue><ssdm name="add40_4_3_15"/></StgValue>
</operation>
</state>

<state id="1270" st_id="1271">

<operation id="7967" st_id="1270" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3642" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2619 %add40_4_3_16 = fadd i32 %add40_4_3_15, i32 %mul_4_3_16

]]></Node>
<StgValue><ssdm name="add40_4_3_16"/></StgValue>
</operation>
</state>

<state id="1271" st_id="1272">

<operation id="7968" st_id="1271" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3642" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2619 %add40_4_3_16 = fadd i32 %add40_4_3_15, i32 %mul_4_3_16

]]></Node>
<StgValue><ssdm name="add40_4_3_16"/></StgValue>
</operation>
</state>

<state id="1272" st_id="1273">

<operation id="7969" st_id="1272" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3642" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2619 %add40_4_3_16 = fadd i32 %add40_4_3_15, i32 %mul_4_3_16

]]></Node>
<StgValue><ssdm name="add40_4_3_16"/></StgValue>
</operation>
</state>

<state id="1273" st_id="1274">

<operation id="7970" st_id="1273" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3642" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2619 %add40_4_3_16 = fadd i32 %add40_4_3_15, i32 %mul_4_3_16

]]></Node>
<StgValue><ssdm name="add40_4_3_16"/></StgValue>
</operation>
</state>

<state id="1274" st_id="1275">

<operation id="7971" st_id="1274" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3645" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2622 %add40_4_3_17 = fadd i32 %add40_4_3_16, i32 %mul_4_3_17

]]></Node>
<StgValue><ssdm name="add40_4_3_17"/></StgValue>
</operation>
</state>

<state id="1275" st_id="1276">

<operation id="7972" st_id="1275" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3645" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2622 %add40_4_3_17 = fadd i32 %add40_4_3_16, i32 %mul_4_3_17

]]></Node>
<StgValue><ssdm name="add40_4_3_17"/></StgValue>
</operation>
</state>

<state id="1276" st_id="1277">

<operation id="7973" st_id="1276" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3645" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2622 %add40_4_3_17 = fadd i32 %add40_4_3_16, i32 %mul_4_3_17

]]></Node>
<StgValue><ssdm name="add40_4_3_17"/></StgValue>
</operation>
</state>

<state id="1277" st_id="1278">

<operation id="7974" st_id="1277" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3645" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2622 %add40_4_3_17 = fadd i32 %add40_4_3_16, i32 %mul_4_3_17

]]></Node>
<StgValue><ssdm name="add40_4_3_17"/></StgValue>
</operation>
</state>

<state id="1278" st_id="1279">

<operation id="7975" st_id="1278" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3648" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2625 %add40_4_3_18 = fadd i32 %add40_4_3_17, i32 %mul_4_3_18

]]></Node>
<StgValue><ssdm name="add40_4_3_18"/></StgValue>
</operation>
</state>

<state id="1279" st_id="1280">

<operation id="7976" st_id="1279" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3648" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2625 %add40_4_3_18 = fadd i32 %add40_4_3_17, i32 %mul_4_3_18

]]></Node>
<StgValue><ssdm name="add40_4_3_18"/></StgValue>
</operation>
</state>

<state id="1280" st_id="1281">

<operation id="7977" st_id="1280" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3648" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2625 %add40_4_3_18 = fadd i32 %add40_4_3_17, i32 %mul_4_3_18

]]></Node>
<StgValue><ssdm name="add40_4_3_18"/></StgValue>
</operation>
</state>

<state id="1281" st_id="1282">

<operation id="7978" st_id="1281" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3648" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2625 %add40_4_3_18 = fadd i32 %add40_4_3_17, i32 %mul_4_3_18

]]></Node>
<StgValue><ssdm name="add40_4_3_18"/></StgValue>
</operation>
</state>

<state id="1282" st_id="1283">

<operation id="7979" st_id="1282" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3651" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2628 %add40_4_3_19 = fadd i32 %add40_4_3_18, i32 %mul_4_3_19

]]></Node>
<StgValue><ssdm name="add40_4_3_19"/></StgValue>
</operation>
</state>

<state id="1283" st_id="1284">

<operation id="7980" st_id="1283" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3651" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2628 %add40_4_3_19 = fadd i32 %add40_4_3_18, i32 %mul_4_3_19

]]></Node>
<StgValue><ssdm name="add40_4_3_19"/></StgValue>
</operation>
</state>

<state id="1284" st_id="1285">

<operation id="7981" st_id="1284" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3651" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2628 %add40_4_3_19 = fadd i32 %add40_4_3_18, i32 %mul_4_3_19

]]></Node>
<StgValue><ssdm name="add40_4_3_19"/></StgValue>
</operation>
</state>

<state id="1285" st_id="1286">

<operation id="7982" st_id="1285" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3651" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2628 %add40_4_3_19 = fadd i32 %add40_4_3_18, i32 %mul_4_3_19

]]></Node>
<StgValue><ssdm name="add40_4_3_19"/></StgValue>
</operation>
</state>

<state id="1286" st_id="1287">

<operation id="7983" st_id="1286" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3654" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2631 %add40_4_3_1 = fadd i32 %add40_4_3_19, i32 %mul_4_3_1

]]></Node>
<StgValue><ssdm name="add40_4_3_1"/></StgValue>
</operation>
</state>

<state id="1287" st_id="1288">

<operation id="7984" st_id="1287" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3654" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2631 %add40_4_3_1 = fadd i32 %add40_4_3_19, i32 %mul_4_3_1

]]></Node>
<StgValue><ssdm name="add40_4_3_1"/></StgValue>
</operation>
</state>

<state id="1288" st_id="1289">

<operation id="7985" st_id="1288" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3654" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2631 %add40_4_3_1 = fadd i32 %add40_4_3_19, i32 %mul_4_3_1

]]></Node>
<StgValue><ssdm name="add40_4_3_1"/></StgValue>
</operation>
</state>

<state id="1289" st_id="1290">

<operation id="7986" st_id="1289" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3654" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2631 %add40_4_3_1 = fadd i32 %add40_4_3_19, i32 %mul_4_3_1

]]></Node>
<StgValue><ssdm name="add40_4_3_1"/></StgValue>
</operation>
</state>

<state id="1290" st_id="1291">

<operation id="7987" st_id="1290" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3657" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2634 %add40_4_3_1_1 = fadd i32 %add40_4_3_1, i32 %mul_4_3_1_1

]]></Node>
<StgValue><ssdm name="add40_4_3_1_1"/></StgValue>
</operation>
</state>

<state id="1291" st_id="1292">

<operation id="7988" st_id="1291" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3657" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2634 %add40_4_3_1_1 = fadd i32 %add40_4_3_1, i32 %mul_4_3_1_1

]]></Node>
<StgValue><ssdm name="add40_4_3_1_1"/></StgValue>
</operation>
</state>

<state id="1292" st_id="1293">

<operation id="7989" st_id="1292" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3657" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2634 %add40_4_3_1_1 = fadd i32 %add40_4_3_1, i32 %mul_4_3_1_1

]]></Node>
<StgValue><ssdm name="add40_4_3_1_1"/></StgValue>
</operation>
</state>

<state id="1293" st_id="1294">

<operation id="7990" st_id="1293" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3657" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2634 %add40_4_3_1_1 = fadd i32 %add40_4_3_1, i32 %mul_4_3_1_1

]]></Node>
<StgValue><ssdm name="add40_4_3_1_1"/></StgValue>
</operation>
</state>

<state id="1294" st_id="1295">

<operation id="7991" st_id="1294" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3660" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2637 %add40_4_3_1_2 = fadd i32 %add40_4_3_1_1, i32 %mul_4_3_1_2

]]></Node>
<StgValue><ssdm name="add40_4_3_1_2"/></StgValue>
</operation>
</state>

<state id="1295" st_id="1296">

<operation id="7992" st_id="1295" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3660" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2637 %add40_4_3_1_2 = fadd i32 %add40_4_3_1_1, i32 %mul_4_3_1_2

]]></Node>
<StgValue><ssdm name="add40_4_3_1_2"/></StgValue>
</operation>
</state>

<state id="1296" st_id="1297">

<operation id="7993" st_id="1296" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3660" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2637 %add40_4_3_1_2 = fadd i32 %add40_4_3_1_1, i32 %mul_4_3_1_2

]]></Node>
<StgValue><ssdm name="add40_4_3_1_2"/></StgValue>
</operation>
</state>

<state id="1297" st_id="1298">

<operation id="7994" st_id="1297" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3660" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2637 %add40_4_3_1_2 = fadd i32 %add40_4_3_1_1, i32 %mul_4_3_1_2

]]></Node>
<StgValue><ssdm name="add40_4_3_1_2"/></StgValue>
</operation>
</state>

<state id="1298" st_id="1299">

<operation id="7995" st_id="1298" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3663" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2640 %add40_4_3_1_3 = fadd i32 %add40_4_3_1_2, i32 %mul_4_3_1_3

]]></Node>
<StgValue><ssdm name="add40_4_3_1_3"/></StgValue>
</operation>
</state>

<state id="1299" st_id="1300">

<operation id="7996" st_id="1299" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3663" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2640 %add40_4_3_1_3 = fadd i32 %add40_4_3_1_2, i32 %mul_4_3_1_3

]]></Node>
<StgValue><ssdm name="add40_4_3_1_3"/></StgValue>
</operation>
</state>

<state id="1300" st_id="1301">

<operation id="7997" st_id="1300" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3663" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2640 %add40_4_3_1_3 = fadd i32 %add40_4_3_1_2, i32 %mul_4_3_1_3

]]></Node>
<StgValue><ssdm name="add40_4_3_1_3"/></StgValue>
</operation>
</state>

<state id="1301" st_id="1302">

<operation id="7998" st_id="1301" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3663" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2640 %add40_4_3_1_3 = fadd i32 %add40_4_3_1_2, i32 %mul_4_3_1_3

]]></Node>
<StgValue><ssdm name="add40_4_3_1_3"/></StgValue>
</operation>
</state>

<state id="1302" st_id="1303">

<operation id="7999" st_id="1302" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3666" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2643 %add40_4_3_1_4 = fadd i32 %add40_4_3_1_3, i32 %mul_4_3_1_4

]]></Node>
<StgValue><ssdm name="add40_4_3_1_4"/></StgValue>
</operation>
</state>

<state id="1303" st_id="1304">

<operation id="8000" st_id="1303" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3666" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2643 %add40_4_3_1_4 = fadd i32 %add40_4_3_1_3, i32 %mul_4_3_1_4

]]></Node>
<StgValue><ssdm name="add40_4_3_1_4"/></StgValue>
</operation>
</state>

<state id="1304" st_id="1305">

<operation id="8001" st_id="1304" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3666" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2643 %add40_4_3_1_4 = fadd i32 %add40_4_3_1_3, i32 %mul_4_3_1_4

]]></Node>
<StgValue><ssdm name="add40_4_3_1_4"/></StgValue>
</operation>
</state>

<state id="1305" st_id="1306">

<operation id="8002" st_id="1305" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3666" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2643 %add40_4_3_1_4 = fadd i32 %add40_4_3_1_3, i32 %mul_4_3_1_4

]]></Node>
<StgValue><ssdm name="add40_4_3_1_4"/></StgValue>
</operation>
</state>

<state id="1306" st_id="1307">

<operation id="8003" st_id="1306" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3669" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2646 %add40_4_3_1_5 = fadd i32 %add40_4_3_1_4, i32 %mul_4_3_1_5

]]></Node>
<StgValue><ssdm name="add40_4_3_1_5"/></StgValue>
</operation>
</state>

<state id="1307" st_id="1308">

<operation id="8004" st_id="1307" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3669" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2646 %add40_4_3_1_5 = fadd i32 %add40_4_3_1_4, i32 %mul_4_3_1_5

]]></Node>
<StgValue><ssdm name="add40_4_3_1_5"/></StgValue>
</operation>
</state>

<state id="1308" st_id="1309">

<operation id="8005" st_id="1308" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3669" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2646 %add40_4_3_1_5 = fadd i32 %add40_4_3_1_4, i32 %mul_4_3_1_5

]]></Node>
<StgValue><ssdm name="add40_4_3_1_5"/></StgValue>
</operation>
</state>

<state id="1309" st_id="1310">

<operation id="8006" st_id="1309" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3669" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2646 %add40_4_3_1_5 = fadd i32 %add40_4_3_1_4, i32 %mul_4_3_1_5

]]></Node>
<StgValue><ssdm name="add40_4_3_1_5"/></StgValue>
</operation>
</state>

<state id="1310" st_id="1311">

<operation id="8007" st_id="1310" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3672" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2649 %add40_4_3_1_6 = fadd i32 %add40_4_3_1_5, i32 %mul_4_3_1_6

]]></Node>
<StgValue><ssdm name="add40_4_3_1_6"/></StgValue>
</operation>
</state>

<state id="1311" st_id="1312">

<operation id="8008" st_id="1311" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3672" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2649 %add40_4_3_1_6 = fadd i32 %add40_4_3_1_5, i32 %mul_4_3_1_6

]]></Node>
<StgValue><ssdm name="add40_4_3_1_6"/></StgValue>
</operation>
</state>

<state id="1312" st_id="1313">

<operation id="8009" st_id="1312" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3672" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2649 %add40_4_3_1_6 = fadd i32 %add40_4_3_1_5, i32 %mul_4_3_1_6

]]></Node>
<StgValue><ssdm name="add40_4_3_1_6"/></StgValue>
</operation>
</state>

<state id="1313" st_id="1314">

<operation id="8010" st_id="1313" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3672" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2649 %add40_4_3_1_6 = fadd i32 %add40_4_3_1_5, i32 %mul_4_3_1_6

]]></Node>
<StgValue><ssdm name="add40_4_3_1_6"/></StgValue>
</operation>
</state>

<state id="1314" st_id="1315">

<operation id="8011" st_id="1314" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3675" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2652 %add40_4_3_1_7 = fadd i32 %add40_4_3_1_6, i32 %mul_4_3_1_7

]]></Node>
<StgValue><ssdm name="add40_4_3_1_7"/></StgValue>
</operation>
</state>

<state id="1315" st_id="1316">

<operation id="8012" st_id="1315" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3675" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2652 %add40_4_3_1_7 = fadd i32 %add40_4_3_1_6, i32 %mul_4_3_1_7

]]></Node>
<StgValue><ssdm name="add40_4_3_1_7"/></StgValue>
</operation>
</state>

<state id="1316" st_id="1317">

<operation id="8013" st_id="1316" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3675" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2652 %add40_4_3_1_7 = fadd i32 %add40_4_3_1_6, i32 %mul_4_3_1_7

]]></Node>
<StgValue><ssdm name="add40_4_3_1_7"/></StgValue>
</operation>
</state>

<state id="1317" st_id="1318">

<operation id="8014" st_id="1317" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3675" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2652 %add40_4_3_1_7 = fadd i32 %add40_4_3_1_6, i32 %mul_4_3_1_7

]]></Node>
<StgValue><ssdm name="add40_4_3_1_7"/></StgValue>
</operation>
</state>

<state id="1318" st_id="1319">

<operation id="8015" st_id="1318" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3678" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2655 %add40_4_3_1_8 = fadd i32 %add40_4_3_1_7, i32 %mul_4_3_1_8

]]></Node>
<StgValue><ssdm name="add40_4_3_1_8"/></StgValue>
</operation>
</state>

<state id="1319" st_id="1320">

<operation id="8016" st_id="1319" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3678" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2655 %add40_4_3_1_8 = fadd i32 %add40_4_3_1_7, i32 %mul_4_3_1_8

]]></Node>
<StgValue><ssdm name="add40_4_3_1_8"/></StgValue>
</operation>
</state>

<state id="1320" st_id="1321">

<operation id="8017" st_id="1320" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3678" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2655 %add40_4_3_1_8 = fadd i32 %add40_4_3_1_7, i32 %mul_4_3_1_8

]]></Node>
<StgValue><ssdm name="add40_4_3_1_8"/></StgValue>
</operation>
</state>

<state id="1321" st_id="1322">

<operation id="8018" st_id="1321" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3678" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2655 %add40_4_3_1_8 = fadd i32 %add40_4_3_1_7, i32 %mul_4_3_1_8

]]></Node>
<StgValue><ssdm name="add40_4_3_1_8"/></StgValue>
</operation>
</state>

<state id="1322" st_id="1323">

<operation id="8019" st_id="1322" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3681" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2658 %add40_4_3_1_9 = fadd i32 %add40_4_3_1_8, i32 %mul_4_3_1_9

]]></Node>
<StgValue><ssdm name="add40_4_3_1_9"/></StgValue>
</operation>
</state>

<state id="1323" st_id="1324">

<operation id="8020" st_id="1323" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3681" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2658 %add40_4_3_1_9 = fadd i32 %add40_4_3_1_8, i32 %mul_4_3_1_9

]]></Node>
<StgValue><ssdm name="add40_4_3_1_9"/></StgValue>
</operation>
</state>

<state id="1324" st_id="1325">

<operation id="8021" st_id="1324" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3681" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2658 %add40_4_3_1_9 = fadd i32 %add40_4_3_1_8, i32 %mul_4_3_1_9

]]></Node>
<StgValue><ssdm name="add40_4_3_1_9"/></StgValue>
</operation>
</state>

<state id="1325" st_id="1326">

<operation id="8022" st_id="1325" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3681" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2658 %add40_4_3_1_9 = fadd i32 %add40_4_3_1_8, i32 %mul_4_3_1_9

]]></Node>
<StgValue><ssdm name="add40_4_3_1_9"/></StgValue>
</operation>
</state>

<state id="1326" st_id="1327">

<operation id="8023" st_id="1326" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3684" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2661 %add40_4_3_1_s = fadd i32 %add40_4_3_1_9, i32 %mul_4_3_1_s

]]></Node>
<StgValue><ssdm name="add40_4_3_1_s"/></StgValue>
</operation>
</state>

<state id="1327" st_id="1328">

<operation id="8024" st_id="1327" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3684" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2661 %add40_4_3_1_s = fadd i32 %add40_4_3_1_9, i32 %mul_4_3_1_s

]]></Node>
<StgValue><ssdm name="add40_4_3_1_s"/></StgValue>
</operation>
</state>

<state id="1328" st_id="1329">

<operation id="8025" st_id="1328" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3684" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2661 %add40_4_3_1_s = fadd i32 %add40_4_3_1_9, i32 %mul_4_3_1_s

]]></Node>
<StgValue><ssdm name="add40_4_3_1_s"/></StgValue>
</operation>
</state>

<state id="1329" st_id="1330">

<operation id="8026" st_id="1329" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3684" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2661 %add40_4_3_1_s = fadd i32 %add40_4_3_1_9, i32 %mul_4_3_1_s

]]></Node>
<StgValue><ssdm name="add40_4_3_1_s"/></StgValue>
</operation>
</state>

<state id="1330" st_id="1331">

<operation id="8027" st_id="1330" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3687" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2664 %add40_4_3_1_10 = fadd i32 %add40_4_3_1_s, i32 %mul_4_3_1_10

]]></Node>
<StgValue><ssdm name="add40_4_3_1_10"/></StgValue>
</operation>
</state>

<state id="1331" st_id="1332">

<operation id="8028" st_id="1331" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3687" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2664 %add40_4_3_1_10 = fadd i32 %add40_4_3_1_s, i32 %mul_4_3_1_10

]]></Node>
<StgValue><ssdm name="add40_4_3_1_10"/></StgValue>
</operation>
</state>

<state id="1332" st_id="1333">

<operation id="8029" st_id="1332" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3687" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2664 %add40_4_3_1_10 = fadd i32 %add40_4_3_1_s, i32 %mul_4_3_1_10

]]></Node>
<StgValue><ssdm name="add40_4_3_1_10"/></StgValue>
</operation>
</state>

<state id="1333" st_id="1334">

<operation id="8030" st_id="1333" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3687" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2664 %add40_4_3_1_10 = fadd i32 %add40_4_3_1_s, i32 %mul_4_3_1_10

]]></Node>
<StgValue><ssdm name="add40_4_3_1_10"/></StgValue>
</operation>
</state>

<state id="1334" st_id="1335">

<operation id="8031" st_id="1334" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3690" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2667 %add40_4_3_1_11 = fadd i32 %add40_4_3_1_10, i32 %mul_4_3_1_11

]]></Node>
<StgValue><ssdm name="add40_4_3_1_11"/></StgValue>
</operation>
</state>

<state id="1335" st_id="1336">

<operation id="8032" st_id="1335" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3690" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2667 %add40_4_3_1_11 = fadd i32 %add40_4_3_1_10, i32 %mul_4_3_1_11

]]></Node>
<StgValue><ssdm name="add40_4_3_1_11"/></StgValue>
</operation>
</state>

<state id="1336" st_id="1337">

<operation id="8033" st_id="1336" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3690" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2667 %add40_4_3_1_11 = fadd i32 %add40_4_3_1_10, i32 %mul_4_3_1_11

]]></Node>
<StgValue><ssdm name="add40_4_3_1_11"/></StgValue>
</operation>
</state>

<state id="1337" st_id="1338">

<operation id="8034" st_id="1337" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3690" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2667 %add40_4_3_1_11 = fadd i32 %add40_4_3_1_10, i32 %mul_4_3_1_11

]]></Node>
<StgValue><ssdm name="add40_4_3_1_11"/></StgValue>
</operation>
</state>

<state id="1338" st_id="1339">

<operation id="8035" st_id="1338" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3693" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2670 %add40_4_3_1_12 = fadd i32 %add40_4_3_1_11, i32 %mul_4_3_1_12

]]></Node>
<StgValue><ssdm name="add40_4_3_1_12"/></StgValue>
</operation>
</state>

<state id="1339" st_id="1340">

<operation id="8036" st_id="1339" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3693" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2670 %add40_4_3_1_12 = fadd i32 %add40_4_3_1_11, i32 %mul_4_3_1_12

]]></Node>
<StgValue><ssdm name="add40_4_3_1_12"/></StgValue>
</operation>
</state>

<state id="1340" st_id="1341">

<operation id="8037" st_id="1340" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3693" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2670 %add40_4_3_1_12 = fadd i32 %add40_4_3_1_11, i32 %mul_4_3_1_12

]]></Node>
<StgValue><ssdm name="add40_4_3_1_12"/></StgValue>
</operation>
</state>

<state id="1341" st_id="1342">

<operation id="8038" st_id="1341" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3693" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2670 %add40_4_3_1_12 = fadd i32 %add40_4_3_1_11, i32 %mul_4_3_1_12

]]></Node>
<StgValue><ssdm name="add40_4_3_1_12"/></StgValue>
</operation>
</state>

<state id="1342" st_id="1343">

<operation id="8039" st_id="1342" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3696" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2673 %add40_4_3_1_13 = fadd i32 %add40_4_3_1_12, i32 %mul_4_3_1_13

]]></Node>
<StgValue><ssdm name="add40_4_3_1_13"/></StgValue>
</operation>
</state>

<state id="1343" st_id="1344">

<operation id="8040" st_id="1343" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3696" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2673 %add40_4_3_1_13 = fadd i32 %add40_4_3_1_12, i32 %mul_4_3_1_13

]]></Node>
<StgValue><ssdm name="add40_4_3_1_13"/></StgValue>
</operation>
</state>

<state id="1344" st_id="1345">

<operation id="8041" st_id="1344" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3696" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2673 %add40_4_3_1_13 = fadd i32 %add40_4_3_1_12, i32 %mul_4_3_1_13

]]></Node>
<StgValue><ssdm name="add40_4_3_1_13"/></StgValue>
</operation>
</state>

<state id="1345" st_id="1346">

<operation id="8042" st_id="1345" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3696" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2673 %add40_4_3_1_13 = fadd i32 %add40_4_3_1_12, i32 %mul_4_3_1_13

]]></Node>
<StgValue><ssdm name="add40_4_3_1_13"/></StgValue>
</operation>
</state>

<state id="1346" st_id="1347">

<operation id="8043" st_id="1346" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3699" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2676 %add40_4_3_1_14 = fadd i32 %add40_4_3_1_13, i32 %mul_4_3_1_14

]]></Node>
<StgValue><ssdm name="add40_4_3_1_14"/></StgValue>
</operation>
</state>

<state id="1347" st_id="1348">

<operation id="8044" st_id="1347" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3699" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2676 %add40_4_3_1_14 = fadd i32 %add40_4_3_1_13, i32 %mul_4_3_1_14

]]></Node>
<StgValue><ssdm name="add40_4_3_1_14"/></StgValue>
</operation>
</state>

<state id="1348" st_id="1349">

<operation id="8045" st_id="1348" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3699" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2676 %add40_4_3_1_14 = fadd i32 %add40_4_3_1_13, i32 %mul_4_3_1_14

]]></Node>
<StgValue><ssdm name="add40_4_3_1_14"/></StgValue>
</operation>
</state>

<state id="1349" st_id="1350">

<operation id="8046" st_id="1349" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3699" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2676 %add40_4_3_1_14 = fadd i32 %add40_4_3_1_13, i32 %mul_4_3_1_14

]]></Node>
<StgValue><ssdm name="add40_4_3_1_14"/></StgValue>
</operation>
</state>

<state id="1350" st_id="1351">

<operation id="8047" st_id="1350" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3702" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2679 %add40_4_3_1_15 = fadd i32 %add40_4_3_1_14, i32 %mul_4_3_1_15

]]></Node>
<StgValue><ssdm name="add40_4_3_1_15"/></StgValue>
</operation>
</state>

<state id="1351" st_id="1352">

<operation id="8048" st_id="1351" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3702" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2679 %add40_4_3_1_15 = fadd i32 %add40_4_3_1_14, i32 %mul_4_3_1_15

]]></Node>
<StgValue><ssdm name="add40_4_3_1_15"/></StgValue>
</operation>
</state>

<state id="1352" st_id="1353">

<operation id="8049" st_id="1352" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3702" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2679 %add40_4_3_1_15 = fadd i32 %add40_4_3_1_14, i32 %mul_4_3_1_15

]]></Node>
<StgValue><ssdm name="add40_4_3_1_15"/></StgValue>
</operation>
</state>

<state id="1353" st_id="1354">

<operation id="8050" st_id="1353" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3702" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2679 %add40_4_3_1_15 = fadd i32 %add40_4_3_1_14, i32 %mul_4_3_1_15

]]></Node>
<StgValue><ssdm name="add40_4_3_1_15"/></StgValue>
</operation>
</state>

<state id="1354" st_id="1355">

<operation id="8051" st_id="1354" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3705" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2682 %add40_4_3_1_16 = fadd i32 %add40_4_3_1_15, i32 %mul_4_3_1_16

]]></Node>
<StgValue><ssdm name="add40_4_3_1_16"/></StgValue>
</operation>
</state>

<state id="1355" st_id="1356">

<operation id="8052" st_id="1355" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3705" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2682 %add40_4_3_1_16 = fadd i32 %add40_4_3_1_15, i32 %mul_4_3_1_16

]]></Node>
<StgValue><ssdm name="add40_4_3_1_16"/></StgValue>
</operation>
</state>

<state id="1356" st_id="1357">

<operation id="8053" st_id="1356" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3705" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2682 %add40_4_3_1_16 = fadd i32 %add40_4_3_1_15, i32 %mul_4_3_1_16

]]></Node>
<StgValue><ssdm name="add40_4_3_1_16"/></StgValue>
</operation>
</state>

<state id="1357" st_id="1358">

<operation id="8054" st_id="1357" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3705" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2682 %add40_4_3_1_16 = fadd i32 %add40_4_3_1_15, i32 %mul_4_3_1_16

]]></Node>
<StgValue><ssdm name="add40_4_3_1_16"/></StgValue>
</operation>
</state>

<state id="1358" st_id="1359">

<operation id="8055" st_id="1358" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3708" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2685 %add40_4_3_1_17 = fadd i32 %add40_4_3_1_16, i32 %mul_4_3_1_17

]]></Node>
<StgValue><ssdm name="add40_4_3_1_17"/></StgValue>
</operation>
</state>

<state id="1359" st_id="1360">

<operation id="8056" st_id="1359" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3708" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2685 %add40_4_3_1_17 = fadd i32 %add40_4_3_1_16, i32 %mul_4_3_1_17

]]></Node>
<StgValue><ssdm name="add40_4_3_1_17"/></StgValue>
</operation>
</state>

<state id="1360" st_id="1361">

<operation id="8057" st_id="1360" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3708" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2685 %add40_4_3_1_17 = fadd i32 %add40_4_3_1_16, i32 %mul_4_3_1_17

]]></Node>
<StgValue><ssdm name="add40_4_3_1_17"/></StgValue>
</operation>
</state>

<state id="1361" st_id="1362">

<operation id="8058" st_id="1361" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3708" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2685 %add40_4_3_1_17 = fadd i32 %add40_4_3_1_16, i32 %mul_4_3_1_17

]]></Node>
<StgValue><ssdm name="add40_4_3_1_17"/></StgValue>
</operation>
</state>

<state id="1362" st_id="1363">

<operation id="8059" st_id="1362" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3711" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2688 %add40_4_3_1_18 = fadd i32 %add40_4_3_1_17, i32 %mul_4_3_1_18

]]></Node>
<StgValue><ssdm name="add40_4_3_1_18"/></StgValue>
</operation>
</state>

<state id="1363" st_id="1364">

<operation id="8060" st_id="1363" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3711" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2688 %add40_4_3_1_18 = fadd i32 %add40_4_3_1_17, i32 %mul_4_3_1_18

]]></Node>
<StgValue><ssdm name="add40_4_3_1_18"/></StgValue>
</operation>
</state>

<state id="1364" st_id="1365">

<operation id="8061" st_id="1364" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3711" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2688 %add40_4_3_1_18 = fadd i32 %add40_4_3_1_17, i32 %mul_4_3_1_18

]]></Node>
<StgValue><ssdm name="add40_4_3_1_18"/></StgValue>
</operation>
</state>

<state id="1365" st_id="1366">

<operation id="8062" st_id="1365" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3711" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2688 %add40_4_3_1_18 = fadd i32 %add40_4_3_1_17, i32 %mul_4_3_1_18

]]></Node>
<StgValue><ssdm name="add40_4_3_1_18"/></StgValue>
</operation>
</state>

<state id="1366" st_id="1367">

<operation id="8063" st_id="1366" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3714" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2691 %add40_4_3_2 = fadd i32 %add40_4_3_1_18, i32 %mul_4_3_2

]]></Node>
<StgValue><ssdm name="add40_4_3_2"/></StgValue>
</operation>
</state>

<state id="1367" st_id="1368">

<operation id="8064" st_id="1367" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3714" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2691 %add40_4_3_2 = fadd i32 %add40_4_3_1_18, i32 %mul_4_3_2

]]></Node>
<StgValue><ssdm name="add40_4_3_2"/></StgValue>
</operation>
</state>

<state id="1368" st_id="1369">

<operation id="8065" st_id="1368" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3714" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2691 %add40_4_3_2 = fadd i32 %add40_4_3_1_18, i32 %mul_4_3_2

]]></Node>
<StgValue><ssdm name="add40_4_3_2"/></StgValue>
</operation>
</state>

<state id="1369" st_id="1370">

<operation id="8066" st_id="1369" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3714" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2691 %add40_4_3_2 = fadd i32 %add40_4_3_1_18, i32 %mul_4_3_2

]]></Node>
<StgValue><ssdm name="add40_4_3_2"/></StgValue>
</operation>
</state>

<state id="1370" st_id="1371">

<operation id="8067" st_id="1370" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3717" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2694 %add40_4_3_2_1 = fadd i32 %add40_4_3_2, i32 %mul_4_3_2_1

]]></Node>
<StgValue><ssdm name="add40_4_3_2_1"/></StgValue>
</operation>
</state>

<state id="1371" st_id="1372">

<operation id="8068" st_id="1371" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3717" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2694 %add40_4_3_2_1 = fadd i32 %add40_4_3_2, i32 %mul_4_3_2_1

]]></Node>
<StgValue><ssdm name="add40_4_3_2_1"/></StgValue>
</operation>
</state>

<state id="1372" st_id="1373">

<operation id="8069" st_id="1372" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3717" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2694 %add40_4_3_2_1 = fadd i32 %add40_4_3_2, i32 %mul_4_3_2_1

]]></Node>
<StgValue><ssdm name="add40_4_3_2_1"/></StgValue>
</operation>
</state>

<state id="1373" st_id="1374">

<operation id="8070" st_id="1373" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3717" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2694 %add40_4_3_2_1 = fadd i32 %add40_4_3_2, i32 %mul_4_3_2_1

]]></Node>
<StgValue><ssdm name="add40_4_3_2_1"/></StgValue>
</operation>
</state>

<state id="1374" st_id="1375">

<operation id="8071" st_id="1374" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3720" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2697 %add40_4_3_2_2 = fadd i32 %add40_4_3_2_1, i32 %mul_4_3_2_2

]]></Node>
<StgValue><ssdm name="add40_4_3_2_2"/></StgValue>
</operation>
</state>

<state id="1375" st_id="1376">

<operation id="8072" st_id="1375" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3720" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2697 %add40_4_3_2_2 = fadd i32 %add40_4_3_2_1, i32 %mul_4_3_2_2

]]></Node>
<StgValue><ssdm name="add40_4_3_2_2"/></StgValue>
</operation>
</state>

<state id="1376" st_id="1377">

<operation id="8073" st_id="1376" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3720" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2697 %add40_4_3_2_2 = fadd i32 %add40_4_3_2_1, i32 %mul_4_3_2_2

]]></Node>
<StgValue><ssdm name="add40_4_3_2_2"/></StgValue>
</operation>
</state>

<state id="1377" st_id="1378">

<operation id="8074" st_id="1377" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3720" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2697 %add40_4_3_2_2 = fadd i32 %add40_4_3_2_1, i32 %mul_4_3_2_2

]]></Node>
<StgValue><ssdm name="add40_4_3_2_2"/></StgValue>
</operation>
</state>

<state id="1378" st_id="1379">

<operation id="8075" st_id="1378" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3723" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2700 %add40_4_3_2_3 = fadd i32 %add40_4_3_2_2, i32 %mul_4_3_2_3

]]></Node>
<StgValue><ssdm name="add40_4_3_2_3"/></StgValue>
</operation>
</state>

<state id="1379" st_id="1380">

<operation id="8076" st_id="1379" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3723" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2700 %add40_4_3_2_3 = fadd i32 %add40_4_3_2_2, i32 %mul_4_3_2_3

]]></Node>
<StgValue><ssdm name="add40_4_3_2_3"/></StgValue>
</operation>
</state>

<state id="1380" st_id="1381">

<operation id="8077" st_id="1380" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3723" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2700 %add40_4_3_2_3 = fadd i32 %add40_4_3_2_2, i32 %mul_4_3_2_3

]]></Node>
<StgValue><ssdm name="add40_4_3_2_3"/></StgValue>
</operation>
</state>

<state id="1381" st_id="1382">

<operation id="8078" st_id="1381" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3723" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2700 %add40_4_3_2_3 = fadd i32 %add40_4_3_2_2, i32 %mul_4_3_2_3

]]></Node>
<StgValue><ssdm name="add40_4_3_2_3"/></StgValue>
</operation>
</state>

<state id="1382" st_id="1383">

<operation id="8079" st_id="1382" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3726" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2703 %add40_4_3_2_4 = fadd i32 %add40_4_3_2_3, i32 %mul_4_3_2_4

]]></Node>
<StgValue><ssdm name="add40_4_3_2_4"/></StgValue>
</operation>
</state>

<state id="1383" st_id="1384">

<operation id="8080" st_id="1383" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3726" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2703 %add40_4_3_2_4 = fadd i32 %add40_4_3_2_3, i32 %mul_4_3_2_4

]]></Node>
<StgValue><ssdm name="add40_4_3_2_4"/></StgValue>
</operation>
</state>

<state id="1384" st_id="1385">

<operation id="8081" st_id="1384" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3726" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2703 %add40_4_3_2_4 = fadd i32 %add40_4_3_2_3, i32 %mul_4_3_2_4

]]></Node>
<StgValue><ssdm name="add40_4_3_2_4"/></StgValue>
</operation>
</state>

<state id="1385" st_id="1386">

<operation id="8082" st_id="1385" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3726" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2703 %add40_4_3_2_4 = fadd i32 %add40_4_3_2_3, i32 %mul_4_3_2_4

]]></Node>
<StgValue><ssdm name="add40_4_3_2_4"/></StgValue>
</operation>
</state>

<state id="1386" st_id="1387">

<operation id="8083" st_id="1386" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3729" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2706 %add40_4_3_2_5 = fadd i32 %add40_4_3_2_4, i32 %mul_4_3_2_5

]]></Node>
<StgValue><ssdm name="add40_4_3_2_5"/></StgValue>
</operation>
</state>

<state id="1387" st_id="1388">

<operation id="8084" st_id="1387" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3729" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2706 %add40_4_3_2_5 = fadd i32 %add40_4_3_2_4, i32 %mul_4_3_2_5

]]></Node>
<StgValue><ssdm name="add40_4_3_2_5"/></StgValue>
</operation>
</state>

<state id="1388" st_id="1389">

<operation id="8085" st_id="1388" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3729" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2706 %add40_4_3_2_5 = fadd i32 %add40_4_3_2_4, i32 %mul_4_3_2_5

]]></Node>
<StgValue><ssdm name="add40_4_3_2_5"/></StgValue>
</operation>
</state>

<state id="1389" st_id="1390">

<operation id="8086" st_id="1389" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3729" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2706 %add40_4_3_2_5 = fadd i32 %add40_4_3_2_4, i32 %mul_4_3_2_5

]]></Node>
<StgValue><ssdm name="add40_4_3_2_5"/></StgValue>
</operation>
</state>

<state id="1390" st_id="1391">

<operation id="8087" st_id="1390" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3732" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2709 %add40_4_3_2_6 = fadd i32 %add40_4_3_2_5, i32 %mul_4_3_2_6

]]></Node>
<StgValue><ssdm name="add40_4_3_2_6"/></StgValue>
</operation>
</state>

<state id="1391" st_id="1392">

<operation id="8088" st_id="1391" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3732" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2709 %add40_4_3_2_6 = fadd i32 %add40_4_3_2_5, i32 %mul_4_3_2_6

]]></Node>
<StgValue><ssdm name="add40_4_3_2_6"/></StgValue>
</operation>
</state>

<state id="1392" st_id="1393">

<operation id="8089" st_id="1392" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3732" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2709 %add40_4_3_2_6 = fadd i32 %add40_4_3_2_5, i32 %mul_4_3_2_6

]]></Node>
<StgValue><ssdm name="add40_4_3_2_6"/></StgValue>
</operation>
</state>

<state id="1393" st_id="1394">

<operation id="8090" st_id="1393" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3732" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2709 %add40_4_3_2_6 = fadd i32 %add40_4_3_2_5, i32 %mul_4_3_2_6

]]></Node>
<StgValue><ssdm name="add40_4_3_2_6"/></StgValue>
</operation>
</state>

<state id="1394" st_id="1395">

<operation id="8091" st_id="1394" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3735" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2712 %add40_4_3_2_7 = fadd i32 %add40_4_3_2_6, i32 %mul_4_3_2_7

]]></Node>
<StgValue><ssdm name="add40_4_3_2_7"/></StgValue>
</operation>
</state>

<state id="1395" st_id="1396">

<operation id="8092" st_id="1395" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3735" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2712 %add40_4_3_2_7 = fadd i32 %add40_4_3_2_6, i32 %mul_4_3_2_7

]]></Node>
<StgValue><ssdm name="add40_4_3_2_7"/></StgValue>
</operation>
</state>

<state id="1396" st_id="1397">

<operation id="8093" st_id="1396" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3735" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2712 %add40_4_3_2_7 = fadd i32 %add40_4_3_2_6, i32 %mul_4_3_2_7

]]></Node>
<StgValue><ssdm name="add40_4_3_2_7"/></StgValue>
</operation>
</state>

<state id="1397" st_id="1398">

<operation id="8094" st_id="1397" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3735" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2712 %add40_4_3_2_7 = fadd i32 %add40_4_3_2_6, i32 %mul_4_3_2_7

]]></Node>
<StgValue><ssdm name="add40_4_3_2_7"/></StgValue>
</operation>
</state>

<state id="1398" st_id="1399">

<operation id="8095" st_id="1398" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3738" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2715 %add40_4_3_2_8 = fadd i32 %add40_4_3_2_7, i32 %mul_4_3_2_8

]]></Node>
<StgValue><ssdm name="add40_4_3_2_8"/></StgValue>
</operation>
</state>

<state id="1399" st_id="1400">

<operation id="8096" st_id="1399" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3738" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2715 %add40_4_3_2_8 = fadd i32 %add40_4_3_2_7, i32 %mul_4_3_2_8

]]></Node>
<StgValue><ssdm name="add40_4_3_2_8"/></StgValue>
</operation>
</state>

<state id="1400" st_id="1401">

<operation id="8097" st_id="1400" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3738" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2715 %add40_4_3_2_8 = fadd i32 %add40_4_3_2_7, i32 %mul_4_3_2_8

]]></Node>
<StgValue><ssdm name="add40_4_3_2_8"/></StgValue>
</operation>
</state>

<state id="1401" st_id="1402">

<operation id="8098" st_id="1401" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3738" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2715 %add40_4_3_2_8 = fadd i32 %add40_4_3_2_7, i32 %mul_4_3_2_8

]]></Node>
<StgValue><ssdm name="add40_4_3_2_8"/></StgValue>
</operation>
</state>

<state id="1402" st_id="1403">

<operation id="8099" st_id="1402" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3741" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2718 %add40_4_3_2_9 = fadd i32 %add40_4_3_2_8, i32 %mul_4_3_2_9

]]></Node>
<StgValue><ssdm name="add40_4_3_2_9"/></StgValue>
</operation>
</state>

<state id="1403" st_id="1404">

<operation id="8100" st_id="1403" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3741" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2718 %add40_4_3_2_9 = fadd i32 %add40_4_3_2_8, i32 %mul_4_3_2_9

]]></Node>
<StgValue><ssdm name="add40_4_3_2_9"/></StgValue>
</operation>
</state>

<state id="1404" st_id="1405">

<operation id="8101" st_id="1404" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3741" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2718 %add40_4_3_2_9 = fadd i32 %add40_4_3_2_8, i32 %mul_4_3_2_9

]]></Node>
<StgValue><ssdm name="add40_4_3_2_9"/></StgValue>
</operation>
</state>

<state id="1405" st_id="1406">

<operation id="8102" st_id="1405" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3741" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2718 %add40_4_3_2_9 = fadd i32 %add40_4_3_2_8, i32 %mul_4_3_2_9

]]></Node>
<StgValue><ssdm name="add40_4_3_2_9"/></StgValue>
</operation>
</state>

<state id="1406" st_id="1407">

<operation id="8103" st_id="1406" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3744" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2721 %add40_4_3_2_s = fadd i32 %add40_4_3_2_9, i32 %mul_4_3_2_s

]]></Node>
<StgValue><ssdm name="add40_4_3_2_s"/></StgValue>
</operation>
</state>

<state id="1407" st_id="1408">

<operation id="8104" st_id="1407" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3744" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2721 %add40_4_3_2_s = fadd i32 %add40_4_3_2_9, i32 %mul_4_3_2_s

]]></Node>
<StgValue><ssdm name="add40_4_3_2_s"/></StgValue>
</operation>
</state>

<state id="1408" st_id="1409">

<operation id="8105" st_id="1408" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3744" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2721 %add40_4_3_2_s = fadd i32 %add40_4_3_2_9, i32 %mul_4_3_2_s

]]></Node>
<StgValue><ssdm name="add40_4_3_2_s"/></StgValue>
</operation>
</state>

<state id="1409" st_id="1410">

<operation id="8106" st_id="1409" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3744" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2721 %add40_4_3_2_s = fadd i32 %add40_4_3_2_9, i32 %mul_4_3_2_s

]]></Node>
<StgValue><ssdm name="add40_4_3_2_s"/></StgValue>
</operation>
</state>

<state id="1410" st_id="1411">

<operation id="8107" st_id="1410" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3747" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2724 %add40_4_3_2_10 = fadd i32 %add40_4_3_2_s, i32 %mul_4_3_2_10

]]></Node>
<StgValue><ssdm name="add40_4_3_2_10"/></StgValue>
</operation>
</state>

<state id="1411" st_id="1412">

<operation id="8108" st_id="1411" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3747" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2724 %add40_4_3_2_10 = fadd i32 %add40_4_3_2_s, i32 %mul_4_3_2_10

]]></Node>
<StgValue><ssdm name="add40_4_3_2_10"/></StgValue>
</operation>
</state>

<state id="1412" st_id="1413">

<operation id="8109" st_id="1412" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3747" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2724 %add40_4_3_2_10 = fadd i32 %add40_4_3_2_s, i32 %mul_4_3_2_10

]]></Node>
<StgValue><ssdm name="add40_4_3_2_10"/></StgValue>
</operation>
</state>

<state id="1413" st_id="1414">

<operation id="8110" st_id="1413" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3747" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2724 %add40_4_3_2_10 = fadd i32 %add40_4_3_2_s, i32 %mul_4_3_2_10

]]></Node>
<StgValue><ssdm name="add40_4_3_2_10"/></StgValue>
</operation>
</state>

<state id="1414" st_id="1415">

<operation id="8111" st_id="1414" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3750" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2727 %add40_4_3_2_11 = fadd i32 %add40_4_3_2_10, i32 %mul_4_3_2_11

]]></Node>
<StgValue><ssdm name="add40_4_3_2_11"/></StgValue>
</operation>
</state>

<state id="1415" st_id="1416">

<operation id="8112" st_id="1415" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3750" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2727 %add40_4_3_2_11 = fadd i32 %add40_4_3_2_10, i32 %mul_4_3_2_11

]]></Node>
<StgValue><ssdm name="add40_4_3_2_11"/></StgValue>
</operation>
</state>

<state id="1416" st_id="1417">

<operation id="8113" st_id="1416" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3750" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2727 %add40_4_3_2_11 = fadd i32 %add40_4_3_2_10, i32 %mul_4_3_2_11

]]></Node>
<StgValue><ssdm name="add40_4_3_2_11"/></StgValue>
</operation>
</state>

<state id="1417" st_id="1418">

<operation id="8114" st_id="1417" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3750" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2727 %add40_4_3_2_11 = fadd i32 %add40_4_3_2_10, i32 %mul_4_3_2_11

]]></Node>
<StgValue><ssdm name="add40_4_3_2_11"/></StgValue>
</operation>
</state>

<state id="1418" st_id="1419">

<operation id="8115" st_id="1418" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3753" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2730 %add40_4_3_2_12 = fadd i32 %add40_4_3_2_11, i32 %mul_4_3_2_12

]]></Node>
<StgValue><ssdm name="add40_4_3_2_12"/></StgValue>
</operation>
</state>

<state id="1419" st_id="1420">

<operation id="8116" st_id="1419" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3753" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2730 %add40_4_3_2_12 = fadd i32 %add40_4_3_2_11, i32 %mul_4_3_2_12

]]></Node>
<StgValue><ssdm name="add40_4_3_2_12"/></StgValue>
</operation>
</state>

<state id="1420" st_id="1421">

<operation id="8117" st_id="1420" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3753" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2730 %add40_4_3_2_12 = fadd i32 %add40_4_3_2_11, i32 %mul_4_3_2_12

]]></Node>
<StgValue><ssdm name="add40_4_3_2_12"/></StgValue>
</operation>
</state>

<state id="1421" st_id="1422">

<operation id="8118" st_id="1421" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3753" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2730 %add40_4_3_2_12 = fadd i32 %add40_4_3_2_11, i32 %mul_4_3_2_12

]]></Node>
<StgValue><ssdm name="add40_4_3_2_12"/></StgValue>
</operation>
</state>

<state id="1422" st_id="1423">

<operation id="8119" st_id="1422" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3756" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2733 %add40_4_3_2_13 = fadd i32 %add40_4_3_2_12, i32 %mul_4_3_2_13

]]></Node>
<StgValue><ssdm name="add40_4_3_2_13"/></StgValue>
</operation>
</state>

<state id="1423" st_id="1424">

<operation id="8120" st_id="1423" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3756" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2733 %add40_4_3_2_13 = fadd i32 %add40_4_3_2_12, i32 %mul_4_3_2_13

]]></Node>
<StgValue><ssdm name="add40_4_3_2_13"/></StgValue>
</operation>
</state>

<state id="1424" st_id="1425">

<operation id="8121" st_id="1424" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3756" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2733 %add40_4_3_2_13 = fadd i32 %add40_4_3_2_12, i32 %mul_4_3_2_13

]]></Node>
<StgValue><ssdm name="add40_4_3_2_13"/></StgValue>
</operation>
</state>

<state id="1425" st_id="1426">

<operation id="8122" st_id="1425" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3756" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2733 %add40_4_3_2_13 = fadd i32 %add40_4_3_2_12, i32 %mul_4_3_2_13

]]></Node>
<StgValue><ssdm name="add40_4_3_2_13"/></StgValue>
</operation>
</state>

<state id="1426" st_id="1427">

<operation id="8123" st_id="1426" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3759" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2736 %add40_4_3_2_14 = fadd i32 %add40_4_3_2_13, i32 %mul_4_3_2_14

]]></Node>
<StgValue><ssdm name="add40_4_3_2_14"/></StgValue>
</operation>
</state>

<state id="1427" st_id="1428">

<operation id="8124" st_id="1427" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3759" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2736 %add40_4_3_2_14 = fadd i32 %add40_4_3_2_13, i32 %mul_4_3_2_14

]]></Node>
<StgValue><ssdm name="add40_4_3_2_14"/></StgValue>
</operation>
</state>

<state id="1428" st_id="1429">

<operation id="8125" st_id="1428" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3759" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2736 %add40_4_3_2_14 = fadd i32 %add40_4_3_2_13, i32 %mul_4_3_2_14

]]></Node>
<StgValue><ssdm name="add40_4_3_2_14"/></StgValue>
</operation>
</state>

<state id="1429" st_id="1430">

<operation id="8126" st_id="1429" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3759" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2736 %add40_4_3_2_14 = fadd i32 %add40_4_3_2_13, i32 %mul_4_3_2_14

]]></Node>
<StgValue><ssdm name="add40_4_3_2_14"/></StgValue>
</operation>
</state>

<state id="1430" st_id="1431">

<operation id="8127" st_id="1430" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3762" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2739 %add40_4_3_2_15 = fadd i32 %add40_4_3_2_14, i32 %mul_4_3_2_15

]]></Node>
<StgValue><ssdm name="add40_4_3_2_15"/></StgValue>
</operation>
</state>

<state id="1431" st_id="1432">

<operation id="8128" st_id="1431" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3762" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2739 %add40_4_3_2_15 = fadd i32 %add40_4_3_2_14, i32 %mul_4_3_2_15

]]></Node>
<StgValue><ssdm name="add40_4_3_2_15"/></StgValue>
</operation>
</state>

<state id="1432" st_id="1433">

<operation id="8129" st_id="1432" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3762" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2739 %add40_4_3_2_15 = fadd i32 %add40_4_3_2_14, i32 %mul_4_3_2_15

]]></Node>
<StgValue><ssdm name="add40_4_3_2_15"/></StgValue>
</operation>
</state>

<state id="1433" st_id="1434">

<operation id="8130" st_id="1433" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3762" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2739 %add40_4_3_2_15 = fadd i32 %add40_4_3_2_14, i32 %mul_4_3_2_15

]]></Node>
<StgValue><ssdm name="add40_4_3_2_15"/></StgValue>
</operation>
</state>

<state id="1434" st_id="1435">

<operation id="8131" st_id="1434" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3765" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2742 %add40_4_3_2_16 = fadd i32 %add40_4_3_2_15, i32 %mul_4_3_2_16

]]></Node>
<StgValue><ssdm name="add40_4_3_2_16"/></StgValue>
</operation>
</state>

<state id="1435" st_id="1436">

<operation id="8132" st_id="1435" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3765" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2742 %add40_4_3_2_16 = fadd i32 %add40_4_3_2_15, i32 %mul_4_3_2_16

]]></Node>
<StgValue><ssdm name="add40_4_3_2_16"/></StgValue>
</operation>
</state>

<state id="1436" st_id="1437">

<operation id="8133" st_id="1436" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3765" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2742 %add40_4_3_2_16 = fadd i32 %add40_4_3_2_15, i32 %mul_4_3_2_16

]]></Node>
<StgValue><ssdm name="add40_4_3_2_16"/></StgValue>
</operation>
</state>

<state id="1437" st_id="1438">

<operation id="8134" st_id="1437" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3765" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2742 %add40_4_3_2_16 = fadd i32 %add40_4_3_2_15, i32 %mul_4_3_2_16

]]></Node>
<StgValue><ssdm name="add40_4_3_2_16"/></StgValue>
</operation>
</state>

<state id="1438" st_id="1439">

<operation id="8135" st_id="1438" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3768" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2745 %add40_4_3_2_17 = fadd i32 %add40_4_3_2_16, i32 %mul_4_3_2_17

]]></Node>
<StgValue><ssdm name="add40_4_3_2_17"/></StgValue>
</operation>
</state>

<state id="1439" st_id="1440">

<operation id="8136" st_id="1439" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3768" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2745 %add40_4_3_2_17 = fadd i32 %add40_4_3_2_16, i32 %mul_4_3_2_17

]]></Node>
<StgValue><ssdm name="add40_4_3_2_17"/></StgValue>
</operation>
</state>

<state id="1440" st_id="1441">

<operation id="8137" st_id="1440" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3768" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2745 %add40_4_3_2_17 = fadd i32 %add40_4_3_2_16, i32 %mul_4_3_2_17

]]></Node>
<StgValue><ssdm name="add40_4_3_2_17"/></StgValue>
</operation>
</state>

<state id="1441" st_id="1442">

<operation id="8138" st_id="1441" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3768" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2745 %add40_4_3_2_17 = fadd i32 %add40_4_3_2_16, i32 %mul_4_3_2_17

]]></Node>
<StgValue><ssdm name="add40_4_3_2_17"/></StgValue>
</operation>
</state>

<state id="1442" st_id="1443">

<operation id="8139" st_id="1442" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3771" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2748 %add40_4_3_2_18 = fadd i32 %add40_4_3_2_17, i32 %mul_4_3_2_18

]]></Node>
<StgValue><ssdm name="add40_4_3_2_18"/></StgValue>
</operation>
</state>

<state id="1443" st_id="1444">

<operation id="8140" st_id="1443" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3771" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2748 %add40_4_3_2_18 = fadd i32 %add40_4_3_2_17, i32 %mul_4_3_2_18

]]></Node>
<StgValue><ssdm name="add40_4_3_2_18"/></StgValue>
</operation>
</state>

<state id="1444" st_id="1445">

<operation id="8141" st_id="1444" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3771" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2748 %add40_4_3_2_18 = fadd i32 %add40_4_3_2_17, i32 %mul_4_3_2_18

]]></Node>
<StgValue><ssdm name="add40_4_3_2_18"/></StgValue>
</operation>
</state>

<state id="1445" st_id="1446">

<operation id="8142" st_id="1445" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3771" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2748 %add40_4_3_2_18 = fadd i32 %add40_4_3_2_17, i32 %mul_4_3_2_18

]]></Node>
<StgValue><ssdm name="add40_4_3_2_18"/></StgValue>
</operation>
</state>

<state id="1446" st_id="1447">

<operation id="8143" st_id="1446" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3774" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2751 %add40_4_3_3 = fadd i32 %add40_4_3_2_18, i32 %mul_4_3_3

]]></Node>
<StgValue><ssdm name="add40_4_3_3"/></StgValue>
</operation>
</state>

<state id="1447" st_id="1448">

<operation id="8144" st_id="1447" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3774" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2751 %add40_4_3_3 = fadd i32 %add40_4_3_2_18, i32 %mul_4_3_3

]]></Node>
<StgValue><ssdm name="add40_4_3_3"/></StgValue>
</operation>
</state>

<state id="1448" st_id="1449">

<operation id="8145" st_id="1448" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3774" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2751 %add40_4_3_3 = fadd i32 %add40_4_3_2_18, i32 %mul_4_3_3

]]></Node>
<StgValue><ssdm name="add40_4_3_3"/></StgValue>
</operation>
</state>

<state id="1449" st_id="1450">

<operation id="8146" st_id="1449" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3774" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2751 %add40_4_3_3 = fadd i32 %add40_4_3_2_18, i32 %mul_4_3_3

]]></Node>
<StgValue><ssdm name="add40_4_3_3"/></StgValue>
</operation>
</state>

<state id="1450" st_id="1451">

<operation id="8147" st_id="1450" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3777" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2754 %add40_4_3_3_1 = fadd i32 %add40_4_3_3, i32 %mul_4_3_3_1

]]></Node>
<StgValue><ssdm name="add40_4_3_3_1"/></StgValue>
</operation>
</state>

<state id="1451" st_id="1452">

<operation id="8148" st_id="1451" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3777" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2754 %add40_4_3_3_1 = fadd i32 %add40_4_3_3, i32 %mul_4_3_3_1

]]></Node>
<StgValue><ssdm name="add40_4_3_3_1"/></StgValue>
</operation>
</state>

<state id="1452" st_id="1453">

<operation id="8149" st_id="1452" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3777" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2754 %add40_4_3_3_1 = fadd i32 %add40_4_3_3, i32 %mul_4_3_3_1

]]></Node>
<StgValue><ssdm name="add40_4_3_3_1"/></StgValue>
</operation>
</state>

<state id="1453" st_id="1454">

<operation id="8150" st_id="1453" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3777" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2754 %add40_4_3_3_1 = fadd i32 %add40_4_3_3, i32 %mul_4_3_3_1

]]></Node>
<StgValue><ssdm name="add40_4_3_3_1"/></StgValue>
</operation>
</state>

<state id="1454" st_id="1455">

<operation id="8151" st_id="1454" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3780" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2757 %add40_4_3_3_2 = fadd i32 %add40_4_3_3_1, i32 %mul_4_3_3_2

]]></Node>
<StgValue><ssdm name="add40_4_3_3_2"/></StgValue>
</operation>
</state>

<state id="1455" st_id="1456">

<operation id="8152" st_id="1455" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3780" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2757 %add40_4_3_3_2 = fadd i32 %add40_4_3_3_1, i32 %mul_4_3_3_2

]]></Node>
<StgValue><ssdm name="add40_4_3_3_2"/></StgValue>
</operation>
</state>

<state id="1456" st_id="1457">

<operation id="8153" st_id="1456" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3780" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2757 %add40_4_3_3_2 = fadd i32 %add40_4_3_3_1, i32 %mul_4_3_3_2

]]></Node>
<StgValue><ssdm name="add40_4_3_3_2"/></StgValue>
</operation>
</state>

<state id="1457" st_id="1458">

<operation id="8154" st_id="1457" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3780" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2757 %add40_4_3_3_2 = fadd i32 %add40_4_3_3_1, i32 %mul_4_3_3_2

]]></Node>
<StgValue><ssdm name="add40_4_3_3_2"/></StgValue>
</operation>
</state>

<state id="1458" st_id="1459">

<operation id="8155" st_id="1458" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3783" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2760 %add40_4_3_3_3 = fadd i32 %add40_4_3_3_2, i32 %mul_4_3_3_3

]]></Node>
<StgValue><ssdm name="add40_4_3_3_3"/></StgValue>
</operation>
</state>

<state id="1459" st_id="1460">

<operation id="8156" st_id="1459" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3783" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2760 %add40_4_3_3_3 = fadd i32 %add40_4_3_3_2, i32 %mul_4_3_3_3

]]></Node>
<StgValue><ssdm name="add40_4_3_3_3"/></StgValue>
</operation>
</state>

<state id="1460" st_id="1461">

<operation id="8157" st_id="1460" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3783" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2760 %add40_4_3_3_3 = fadd i32 %add40_4_3_3_2, i32 %mul_4_3_3_3

]]></Node>
<StgValue><ssdm name="add40_4_3_3_3"/></StgValue>
</operation>
</state>

<state id="1461" st_id="1462">

<operation id="8158" st_id="1461" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3783" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2760 %add40_4_3_3_3 = fadd i32 %add40_4_3_3_2, i32 %mul_4_3_3_3

]]></Node>
<StgValue><ssdm name="add40_4_3_3_3"/></StgValue>
</operation>
</state>

<state id="1462" st_id="1463">

<operation id="8159" st_id="1462" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3786" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2763 %add40_4_3_3_4 = fadd i32 %add40_4_3_3_3, i32 %mul_4_3_3_4

]]></Node>
<StgValue><ssdm name="add40_4_3_3_4"/></StgValue>
</operation>
</state>

<state id="1463" st_id="1464">

<operation id="8160" st_id="1463" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3786" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2763 %add40_4_3_3_4 = fadd i32 %add40_4_3_3_3, i32 %mul_4_3_3_4

]]></Node>
<StgValue><ssdm name="add40_4_3_3_4"/></StgValue>
</operation>
</state>

<state id="1464" st_id="1465">

<operation id="8161" st_id="1464" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3786" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2763 %add40_4_3_3_4 = fadd i32 %add40_4_3_3_3, i32 %mul_4_3_3_4

]]></Node>
<StgValue><ssdm name="add40_4_3_3_4"/></StgValue>
</operation>
</state>

<state id="1465" st_id="1466">

<operation id="8162" st_id="1465" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3786" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2763 %add40_4_3_3_4 = fadd i32 %add40_4_3_3_3, i32 %mul_4_3_3_4

]]></Node>
<StgValue><ssdm name="add40_4_3_3_4"/></StgValue>
</operation>
</state>

<state id="1466" st_id="1467">

<operation id="8163" st_id="1466" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3789" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2766 %add40_4_3_3_5 = fadd i32 %add40_4_3_3_4, i32 %mul_4_3_3_5

]]></Node>
<StgValue><ssdm name="add40_4_3_3_5"/></StgValue>
</operation>
</state>

<state id="1467" st_id="1468">

<operation id="8164" st_id="1467" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3789" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2766 %add40_4_3_3_5 = fadd i32 %add40_4_3_3_4, i32 %mul_4_3_3_5

]]></Node>
<StgValue><ssdm name="add40_4_3_3_5"/></StgValue>
</operation>
</state>

<state id="1468" st_id="1469">

<operation id="8165" st_id="1468" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3789" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2766 %add40_4_3_3_5 = fadd i32 %add40_4_3_3_4, i32 %mul_4_3_3_5

]]></Node>
<StgValue><ssdm name="add40_4_3_3_5"/></StgValue>
</operation>
</state>

<state id="1469" st_id="1470">

<operation id="8166" st_id="1469" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3789" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2766 %add40_4_3_3_5 = fadd i32 %add40_4_3_3_4, i32 %mul_4_3_3_5

]]></Node>
<StgValue><ssdm name="add40_4_3_3_5"/></StgValue>
</operation>
</state>

<state id="1470" st_id="1471">

<operation id="8167" st_id="1470" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3792" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2769 %add40_4_3_3_6 = fadd i32 %add40_4_3_3_5, i32 %mul_4_3_3_6

]]></Node>
<StgValue><ssdm name="add40_4_3_3_6"/></StgValue>
</operation>
</state>

<state id="1471" st_id="1472">

<operation id="8168" st_id="1471" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3792" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2769 %add40_4_3_3_6 = fadd i32 %add40_4_3_3_5, i32 %mul_4_3_3_6

]]></Node>
<StgValue><ssdm name="add40_4_3_3_6"/></StgValue>
</operation>
</state>

<state id="1472" st_id="1473">

<operation id="8169" st_id="1472" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3792" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2769 %add40_4_3_3_6 = fadd i32 %add40_4_3_3_5, i32 %mul_4_3_3_6

]]></Node>
<StgValue><ssdm name="add40_4_3_3_6"/></StgValue>
</operation>
</state>

<state id="1473" st_id="1474">

<operation id="8170" st_id="1473" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3792" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2769 %add40_4_3_3_6 = fadd i32 %add40_4_3_3_5, i32 %mul_4_3_3_6

]]></Node>
<StgValue><ssdm name="add40_4_3_3_6"/></StgValue>
</operation>
</state>

<state id="1474" st_id="1475">

<operation id="8171" st_id="1474" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3795" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2772 %add40_4_3_3_7 = fadd i32 %add40_4_3_3_6, i32 %mul_4_3_3_7

]]></Node>
<StgValue><ssdm name="add40_4_3_3_7"/></StgValue>
</operation>
</state>

<state id="1475" st_id="1476">

<operation id="8172" st_id="1475" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3795" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2772 %add40_4_3_3_7 = fadd i32 %add40_4_3_3_6, i32 %mul_4_3_3_7

]]></Node>
<StgValue><ssdm name="add40_4_3_3_7"/></StgValue>
</operation>
</state>

<state id="1476" st_id="1477">

<operation id="8173" st_id="1476" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3795" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2772 %add40_4_3_3_7 = fadd i32 %add40_4_3_3_6, i32 %mul_4_3_3_7

]]></Node>
<StgValue><ssdm name="add40_4_3_3_7"/></StgValue>
</operation>
</state>

<state id="1477" st_id="1478">

<operation id="8174" st_id="1477" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3795" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2772 %add40_4_3_3_7 = fadd i32 %add40_4_3_3_6, i32 %mul_4_3_3_7

]]></Node>
<StgValue><ssdm name="add40_4_3_3_7"/></StgValue>
</operation>
</state>

<state id="1478" st_id="1479">

<operation id="8175" st_id="1478" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3798" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2775 %add40_4_3_3_8 = fadd i32 %add40_4_3_3_7, i32 %mul_4_3_3_8

]]></Node>
<StgValue><ssdm name="add40_4_3_3_8"/></StgValue>
</operation>
</state>

<state id="1479" st_id="1480">

<operation id="8176" st_id="1479" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3798" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2775 %add40_4_3_3_8 = fadd i32 %add40_4_3_3_7, i32 %mul_4_3_3_8

]]></Node>
<StgValue><ssdm name="add40_4_3_3_8"/></StgValue>
</operation>
</state>

<state id="1480" st_id="1481">

<operation id="8177" st_id="1480" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3798" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2775 %add40_4_3_3_8 = fadd i32 %add40_4_3_3_7, i32 %mul_4_3_3_8

]]></Node>
<StgValue><ssdm name="add40_4_3_3_8"/></StgValue>
</operation>
</state>

<state id="1481" st_id="1482">

<operation id="8178" st_id="1481" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3798" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2775 %add40_4_3_3_8 = fadd i32 %add40_4_3_3_7, i32 %mul_4_3_3_8

]]></Node>
<StgValue><ssdm name="add40_4_3_3_8"/></StgValue>
</operation>
</state>

<state id="1482" st_id="1483">

<operation id="8179" st_id="1482" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3801" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2778 %add40_4_3_3_9 = fadd i32 %add40_4_3_3_8, i32 %mul_4_3_3_9

]]></Node>
<StgValue><ssdm name="add40_4_3_3_9"/></StgValue>
</operation>
</state>

<state id="1483" st_id="1484">

<operation id="8180" st_id="1483" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3801" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2778 %add40_4_3_3_9 = fadd i32 %add40_4_3_3_8, i32 %mul_4_3_3_9

]]></Node>
<StgValue><ssdm name="add40_4_3_3_9"/></StgValue>
</operation>
</state>

<state id="1484" st_id="1485">

<operation id="8181" st_id="1484" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3801" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2778 %add40_4_3_3_9 = fadd i32 %add40_4_3_3_8, i32 %mul_4_3_3_9

]]></Node>
<StgValue><ssdm name="add40_4_3_3_9"/></StgValue>
</operation>
</state>

<state id="1485" st_id="1486">

<operation id="8182" st_id="1485" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3801" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2778 %add40_4_3_3_9 = fadd i32 %add40_4_3_3_8, i32 %mul_4_3_3_9

]]></Node>
<StgValue><ssdm name="add40_4_3_3_9"/></StgValue>
</operation>
</state>

<state id="1486" st_id="1487">

<operation id="8183" st_id="1486" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3804" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2781 %add40_4_3_3_s = fadd i32 %add40_4_3_3_9, i32 %mul_4_3_3_s

]]></Node>
<StgValue><ssdm name="add40_4_3_3_s"/></StgValue>
</operation>
</state>

<state id="1487" st_id="1488">

<operation id="8184" st_id="1487" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3804" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2781 %add40_4_3_3_s = fadd i32 %add40_4_3_3_9, i32 %mul_4_3_3_s

]]></Node>
<StgValue><ssdm name="add40_4_3_3_s"/></StgValue>
</operation>
</state>

<state id="1488" st_id="1489">

<operation id="8185" st_id="1488" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3804" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2781 %add40_4_3_3_s = fadd i32 %add40_4_3_3_9, i32 %mul_4_3_3_s

]]></Node>
<StgValue><ssdm name="add40_4_3_3_s"/></StgValue>
</operation>
</state>

<state id="1489" st_id="1490">

<operation id="8186" st_id="1489" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3804" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2781 %add40_4_3_3_s = fadd i32 %add40_4_3_3_9, i32 %mul_4_3_3_s

]]></Node>
<StgValue><ssdm name="add40_4_3_3_s"/></StgValue>
</operation>
</state>

<state id="1490" st_id="1491">

<operation id="8187" st_id="1490" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3807" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2784 %add40_4_3_3_10 = fadd i32 %add40_4_3_3_s, i32 %mul_4_3_3_10

]]></Node>
<StgValue><ssdm name="add40_4_3_3_10"/></StgValue>
</operation>
</state>

<state id="1491" st_id="1492">

<operation id="8188" st_id="1491" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3807" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2784 %add40_4_3_3_10 = fadd i32 %add40_4_3_3_s, i32 %mul_4_3_3_10

]]></Node>
<StgValue><ssdm name="add40_4_3_3_10"/></StgValue>
</operation>
</state>

<state id="1492" st_id="1493">

<operation id="8189" st_id="1492" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3807" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2784 %add40_4_3_3_10 = fadd i32 %add40_4_3_3_s, i32 %mul_4_3_3_10

]]></Node>
<StgValue><ssdm name="add40_4_3_3_10"/></StgValue>
</operation>
</state>

<state id="1493" st_id="1494">

<operation id="8190" st_id="1493" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3807" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2784 %add40_4_3_3_10 = fadd i32 %add40_4_3_3_s, i32 %mul_4_3_3_10

]]></Node>
<StgValue><ssdm name="add40_4_3_3_10"/></StgValue>
</operation>
</state>

<state id="1494" st_id="1495">

<operation id="8191" st_id="1494" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3810" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2787 %add40_4_3_3_11 = fadd i32 %add40_4_3_3_10, i32 %mul_4_3_3_11

]]></Node>
<StgValue><ssdm name="add40_4_3_3_11"/></StgValue>
</operation>
</state>

<state id="1495" st_id="1496">

<operation id="8192" st_id="1495" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3810" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2787 %add40_4_3_3_11 = fadd i32 %add40_4_3_3_10, i32 %mul_4_3_3_11

]]></Node>
<StgValue><ssdm name="add40_4_3_3_11"/></StgValue>
</operation>
</state>

<state id="1496" st_id="1497">

<operation id="8193" st_id="1496" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3810" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2787 %add40_4_3_3_11 = fadd i32 %add40_4_3_3_10, i32 %mul_4_3_3_11

]]></Node>
<StgValue><ssdm name="add40_4_3_3_11"/></StgValue>
</operation>
</state>

<state id="1497" st_id="1498">

<operation id="8194" st_id="1497" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3810" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2787 %add40_4_3_3_11 = fadd i32 %add40_4_3_3_10, i32 %mul_4_3_3_11

]]></Node>
<StgValue><ssdm name="add40_4_3_3_11"/></StgValue>
</operation>
</state>

<state id="1498" st_id="1499">

<operation id="8195" st_id="1498" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3813" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2790 %add40_4_3_3_12 = fadd i32 %add40_4_3_3_11, i32 %mul_4_3_3_12

]]></Node>
<StgValue><ssdm name="add40_4_3_3_12"/></StgValue>
</operation>
</state>

<state id="1499" st_id="1500">

<operation id="8196" st_id="1499" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3813" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2790 %add40_4_3_3_12 = fadd i32 %add40_4_3_3_11, i32 %mul_4_3_3_12

]]></Node>
<StgValue><ssdm name="add40_4_3_3_12"/></StgValue>
</operation>
</state>

<state id="1500" st_id="1501">

<operation id="8197" st_id="1500" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3813" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2790 %add40_4_3_3_12 = fadd i32 %add40_4_3_3_11, i32 %mul_4_3_3_12

]]></Node>
<StgValue><ssdm name="add40_4_3_3_12"/></StgValue>
</operation>
</state>

<state id="1501" st_id="1502">

<operation id="8198" st_id="1501" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3813" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2790 %add40_4_3_3_12 = fadd i32 %add40_4_3_3_11, i32 %mul_4_3_3_12

]]></Node>
<StgValue><ssdm name="add40_4_3_3_12"/></StgValue>
</operation>
</state>

<state id="1502" st_id="1503">

<operation id="8199" st_id="1502" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3816" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2793 %add40_4_3_3_13 = fadd i32 %add40_4_3_3_12, i32 %mul_4_3_3_13

]]></Node>
<StgValue><ssdm name="add40_4_3_3_13"/></StgValue>
</operation>
</state>

<state id="1503" st_id="1504">

<operation id="8200" st_id="1503" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3816" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2793 %add40_4_3_3_13 = fadd i32 %add40_4_3_3_12, i32 %mul_4_3_3_13

]]></Node>
<StgValue><ssdm name="add40_4_3_3_13"/></StgValue>
</operation>
</state>

<state id="1504" st_id="1505">

<operation id="8201" st_id="1504" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3816" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2793 %add40_4_3_3_13 = fadd i32 %add40_4_3_3_12, i32 %mul_4_3_3_13

]]></Node>
<StgValue><ssdm name="add40_4_3_3_13"/></StgValue>
</operation>
</state>

<state id="1505" st_id="1506">

<operation id="8202" st_id="1505" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3816" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2793 %add40_4_3_3_13 = fadd i32 %add40_4_3_3_12, i32 %mul_4_3_3_13

]]></Node>
<StgValue><ssdm name="add40_4_3_3_13"/></StgValue>
</operation>
</state>

<state id="1506" st_id="1507">
</state>

<state id="1507" st_id="1508">

<operation id="8203" st_id="1507" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3819" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2796 %add40_4_3_3_14 = fadd i32 %add40_4_3_3_13, i32 %mul_4_3_3_14

]]></Node>
<StgValue><ssdm name="add40_4_3_3_14"/></StgValue>
</operation>
</state>

<state id="1508" st_id="1509">

<operation id="8204" st_id="1508" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3819" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2796 %add40_4_3_3_14 = fadd i32 %add40_4_3_3_13, i32 %mul_4_3_3_14

]]></Node>
<StgValue><ssdm name="add40_4_3_3_14"/></StgValue>
</operation>
</state>

<state id="1509" st_id="1510">

<operation id="8205" st_id="1509" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3819" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2796 %add40_4_3_3_14 = fadd i32 %add40_4_3_3_13, i32 %mul_4_3_3_14

]]></Node>
<StgValue><ssdm name="add40_4_3_3_14"/></StgValue>
</operation>
</state>

<state id="1510" st_id="1511">

<operation id="8206" st_id="1510" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3819" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2796 %add40_4_3_3_14 = fadd i32 %add40_4_3_3_13, i32 %mul_4_3_3_14

]]></Node>
<StgValue><ssdm name="add40_4_3_3_14"/></StgValue>
</operation>
</state>

<state id="1511" st_id="1512">

<operation id="8207" st_id="1511" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3822" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2799 %add40_4_3_3_15 = fadd i32 %add40_4_3_3_14, i32 %mul_4_3_3_15

]]></Node>
<StgValue><ssdm name="add40_4_3_3_15"/></StgValue>
</operation>
</state>

<state id="1512" st_id="1513">

<operation id="8208" st_id="1512" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3822" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2799 %add40_4_3_3_15 = fadd i32 %add40_4_3_3_14, i32 %mul_4_3_3_15

]]></Node>
<StgValue><ssdm name="add40_4_3_3_15"/></StgValue>
</operation>
</state>

<state id="1513" st_id="1514">

<operation id="8209" st_id="1513" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3822" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2799 %add40_4_3_3_15 = fadd i32 %add40_4_3_3_14, i32 %mul_4_3_3_15

]]></Node>
<StgValue><ssdm name="add40_4_3_3_15"/></StgValue>
</operation>
</state>

<state id="1514" st_id="1515">

<operation id="8210" st_id="1514" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3822" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2799 %add40_4_3_3_15 = fadd i32 %add40_4_3_3_14, i32 %mul_4_3_3_15

]]></Node>
<StgValue><ssdm name="add40_4_3_3_15"/></StgValue>
</operation>
</state>

<state id="1515" st_id="1516">

<operation id="8211" st_id="1515" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3825" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2802 %add40_4_3_3_16 = fadd i32 %add40_4_3_3_15, i32 %mul_4_3_3_16

]]></Node>
<StgValue><ssdm name="add40_4_3_3_16"/></StgValue>
</operation>
</state>

<state id="1516" st_id="1517">

<operation id="8212" st_id="1516" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3825" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2802 %add40_4_3_3_16 = fadd i32 %add40_4_3_3_15, i32 %mul_4_3_3_16

]]></Node>
<StgValue><ssdm name="add40_4_3_3_16"/></StgValue>
</operation>
</state>

<state id="1517" st_id="1518">

<operation id="8213" st_id="1517" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3825" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2802 %add40_4_3_3_16 = fadd i32 %add40_4_3_3_15, i32 %mul_4_3_3_16

]]></Node>
<StgValue><ssdm name="add40_4_3_3_16"/></StgValue>
</operation>
</state>

<state id="1518" st_id="1519">

<operation id="8214" st_id="1518" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3825" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2802 %add40_4_3_3_16 = fadd i32 %add40_4_3_3_15, i32 %mul_4_3_3_16

]]></Node>
<StgValue><ssdm name="add40_4_3_3_16"/></StgValue>
</operation>
</state>

<state id="1519" st_id="1520">

<operation id="8215" st_id="1519" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3828" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2805 %add40_4_3_3_17 = fadd i32 %add40_4_3_3_16, i32 %mul_4_3_3_17

]]></Node>
<StgValue><ssdm name="add40_4_3_3_17"/></StgValue>
</operation>
</state>

<state id="1520" st_id="1521">

<operation id="8216" st_id="1520" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3828" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2805 %add40_4_3_3_17 = fadd i32 %add40_4_3_3_16, i32 %mul_4_3_3_17

]]></Node>
<StgValue><ssdm name="add40_4_3_3_17"/></StgValue>
</operation>
</state>

<state id="1521" st_id="1522">

<operation id="8217" st_id="1521" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3828" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2805 %add40_4_3_3_17 = fadd i32 %add40_4_3_3_16, i32 %mul_4_3_3_17

]]></Node>
<StgValue><ssdm name="add40_4_3_3_17"/></StgValue>
</operation>
</state>

<state id="1522" st_id="1523">

<operation id="8218" st_id="1522" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3828" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2805 %add40_4_3_3_17 = fadd i32 %add40_4_3_3_16, i32 %mul_4_3_3_17

]]></Node>
<StgValue><ssdm name="add40_4_3_3_17"/></StgValue>
</operation>
</state>

<state id="1523" st_id="1524">

<operation id="8219" st_id="1523" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3831" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2808 %add40_4_3_3_18 = fadd i32 %add40_4_3_3_17, i32 %mul_4_3_3_18

]]></Node>
<StgValue><ssdm name="add40_4_3_3_18"/></StgValue>
</operation>
</state>

<state id="1524" st_id="1525">

<operation id="8220" st_id="1524" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3831" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2808 %add40_4_3_3_18 = fadd i32 %add40_4_3_3_17, i32 %mul_4_3_3_18

]]></Node>
<StgValue><ssdm name="add40_4_3_3_18"/></StgValue>
</operation>
</state>

<state id="1525" st_id="1526">

<operation id="8221" st_id="1525" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3831" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2808 %add40_4_3_3_18 = fadd i32 %add40_4_3_3_17, i32 %mul_4_3_3_18

]]></Node>
<StgValue><ssdm name="add40_4_3_3_18"/></StgValue>
</operation>
</state>

<state id="1526" st_id="1527">

<operation id="8222" st_id="1526" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3831" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2808 %add40_4_3_3_18 = fadd i32 %add40_4_3_3_17, i32 %mul_4_3_3_18

]]></Node>
<StgValue><ssdm name="add40_4_3_3_18"/></StgValue>
</operation>
</state>

<state id="1527" st_id="1528">

<operation id="8223" st_id="1527" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3834" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2811 %add40_4_3_4 = fadd i32 %add40_4_3_3_18, i32 %mul_4_3_4

]]></Node>
<StgValue><ssdm name="add40_4_3_4"/></StgValue>
</operation>
</state>

<state id="1528" st_id="1529">

<operation id="8224" st_id="1528" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3834" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2811 %add40_4_3_4 = fadd i32 %add40_4_3_3_18, i32 %mul_4_3_4

]]></Node>
<StgValue><ssdm name="add40_4_3_4"/></StgValue>
</operation>
</state>

<state id="1529" st_id="1530">

<operation id="8225" st_id="1529" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3834" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2811 %add40_4_3_4 = fadd i32 %add40_4_3_3_18, i32 %mul_4_3_4

]]></Node>
<StgValue><ssdm name="add40_4_3_4"/></StgValue>
</operation>
</state>

<state id="1530" st_id="1531">

<operation id="8226" st_id="1530" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3834" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2811 %add40_4_3_4 = fadd i32 %add40_4_3_3_18, i32 %mul_4_3_4

]]></Node>
<StgValue><ssdm name="add40_4_3_4"/></StgValue>
</operation>
</state>

<state id="1531" st_id="1532">

<operation id="8227" st_id="1531" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3837" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2814 %add40_4_3_4_1 = fadd i32 %add40_4_3_4, i32 %mul_4_3_4_1

]]></Node>
<StgValue><ssdm name="add40_4_3_4_1"/></StgValue>
</operation>
</state>

<state id="1532" st_id="1533">

<operation id="8228" st_id="1532" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3837" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2814 %add40_4_3_4_1 = fadd i32 %add40_4_3_4, i32 %mul_4_3_4_1

]]></Node>
<StgValue><ssdm name="add40_4_3_4_1"/></StgValue>
</operation>
</state>

<state id="1533" st_id="1534">

<operation id="8229" st_id="1533" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3837" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2814 %add40_4_3_4_1 = fadd i32 %add40_4_3_4, i32 %mul_4_3_4_1

]]></Node>
<StgValue><ssdm name="add40_4_3_4_1"/></StgValue>
</operation>
</state>

<state id="1534" st_id="1535">

<operation id="8230" st_id="1534" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3837" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2814 %add40_4_3_4_1 = fadd i32 %add40_4_3_4, i32 %mul_4_3_4_1

]]></Node>
<StgValue><ssdm name="add40_4_3_4_1"/></StgValue>
</operation>
</state>

<state id="1535" st_id="1536">

<operation id="8231" st_id="1535" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3840" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2817 %add40_4_3_4_2 = fadd i32 %add40_4_3_4_1, i32 %mul_4_3_4_2

]]></Node>
<StgValue><ssdm name="add40_4_3_4_2"/></StgValue>
</operation>
</state>

<state id="1536" st_id="1537">

<operation id="8232" st_id="1536" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3840" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2817 %add40_4_3_4_2 = fadd i32 %add40_4_3_4_1, i32 %mul_4_3_4_2

]]></Node>
<StgValue><ssdm name="add40_4_3_4_2"/></StgValue>
</operation>
</state>

<state id="1537" st_id="1538">

<operation id="8233" st_id="1537" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3840" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2817 %add40_4_3_4_2 = fadd i32 %add40_4_3_4_1, i32 %mul_4_3_4_2

]]></Node>
<StgValue><ssdm name="add40_4_3_4_2"/></StgValue>
</operation>
</state>

<state id="1538" st_id="1539">

<operation id="8234" st_id="1538" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3840" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2817 %add40_4_3_4_2 = fadd i32 %add40_4_3_4_1, i32 %mul_4_3_4_2

]]></Node>
<StgValue><ssdm name="add40_4_3_4_2"/></StgValue>
</operation>
</state>

<state id="1539" st_id="1540">

<operation id="8235" st_id="1539" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3843" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2820 %add40_4_3_4_3 = fadd i32 %add40_4_3_4_2, i32 %mul_4_3_4_3

]]></Node>
<StgValue><ssdm name="add40_4_3_4_3"/></StgValue>
</operation>
</state>

<state id="1540" st_id="1541">

<operation id="8236" st_id="1540" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3843" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2820 %add40_4_3_4_3 = fadd i32 %add40_4_3_4_2, i32 %mul_4_3_4_3

]]></Node>
<StgValue><ssdm name="add40_4_3_4_3"/></StgValue>
</operation>
</state>

<state id="1541" st_id="1542">

<operation id="8237" st_id="1541" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3843" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2820 %add40_4_3_4_3 = fadd i32 %add40_4_3_4_2, i32 %mul_4_3_4_3

]]></Node>
<StgValue><ssdm name="add40_4_3_4_3"/></StgValue>
</operation>
</state>

<state id="1542" st_id="1543">

<operation id="8238" st_id="1542" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3843" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2820 %add40_4_3_4_3 = fadd i32 %add40_4_3_4_2, i32 %mul_4_3_4_3

]]></Node>
<StgValue><ssdm name="add40_4_3_4_3"/></StgValue>
</operation>
</state>

<state id="1543" st_id="1544">

<operation id="8239" st_id="1543" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3846" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2823 %add40_4_3_4_4 = fadd i32 %add40_4_3_4_3, i32 %mul_4_3_4_4

]]></Node>
<StgValue><ssdm name="add40_4_3_4_4"/></StgValue>
</operation>
</state>

<state id="1544" st_id="1545">

<operation id="8240" st_id="1544" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3846" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2823 %add40_4_3_4_4 = fadd i32 %add40_4_3_4_3, i32 %mul_4_3_4_4

]]></Node>
<StgValue><ssdm name="add40_4_3_4_4"/></StgValue>
</operation>
</state>

<state id="1545" st_id="1546">

<operation id="8241" st_id="1545" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3846" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2823 %add40_4_3_4_4 = fadd i32 %add40_4_3_4_3, i32 %mul_4_3_4_4

]]></Node>
<StgValue><ssdm name="add40_4_3_4_4"/></StgValue>
</operation>
</state>

<state id="1546" st_id="1547">

<operation id="8242" st_id="1546" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3846" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2823 %add40_4_3_4_4 = fadd i32 %add40_4_3_4_3, i32 %mul_4_3_4_4

]]></Node>
<StgValue><ssdm name="add40_4_3_4_4"/></StgValue>
</operation>
</state>

<state id="1547" st_id="1548">

<operation id="8243" st_id="1547" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3849" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2826 %add40_4_3_4_5 = fadd i32 %add40_4_3_4_4, i32 %mul_4_3_4_5

]]></Node>
<StgValue><ssdm name="add40_4_3_4_5"/></StgValue>
</operation>
</state>

<state id="1548" st_id="1549">

<operation id="8244" st_id="1548" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3849" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2826 %add40_4_3_4_5 = fadd i32 %add40_4_3_4_4, i32 %mul_4_3_4_5

]]></Node>
<StgValue><ssdm name="add40_4_3_4_5"/></StgValue>
</operation>
</state>

<state id="1549" st_id="1550">

<operation id="8245" st_id="1549" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3849" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2826 %add40_4_3_4_5 = fadd i32 %add40_4_3_4_4, i32 %mul_4_3_4_5

]]></Node>
<StgValue><ssdm name="add40_4_3_4_5"/></StgValue>
</operation>
</state>

<state id="1550" st_id="1551">

<operation id="8246" st_id="1550" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3849" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2826 %add40_4_3_4_5 = fadd i32 %add40_4_3_4_4, i32 %mul_4_3_4_5

]]></Node>
<StgValue><ssdm name="add40_4_3_4_5"/></StgValue>
</operation>
</state>

<state id="1551" st_id="1552">

<operation id="8247" st_id="1551" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3852" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2829 %add40_4_3_4_6 = fadd i32 %add40_4_3_4_5, i32 %mul_4_3_4_6

]]></Node>
<StgValue><ssdm name="add40_4_3_4_6"/></StgValue>
</operation>
</state>

<state id="1552" st_id="1553">

<operation id="8248" st_id="1552" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3852" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2829 %add40_4_3_4_6 = fadd i32 %add40_4_3_4_5, i32 %mul_4_3_4_6

]]></Node>
<StgValue><ssdm name="add40_4_3_4_6"/></StgValue>
</operation>
</state>

<state id="1553" st_id="1554">

<operation id="8249" st_id="1553" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3852" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2829 %add40_4_3_4_6 = fadd i32 %add40_4_3_4_5, i32 %mul_4_3_4_6

]]></Node>
<StgValue><ssdm name="add40_4_3_4_6"/></StgValue>
</operation>
</state>

<state id="1554" st_id="1555">

<operation id="8250" st_id="1554" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3852" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2829 %add40_4_3_4_6 = fadd i32 %add40_4_3_4_5, i32 %mul_4_3_4_6

]]></Node>
<StgValue><ssdm name="add40_4_3_4_6"/></StgValue>
</operation>
</state>

<state id="1555" st_id="1556">

<operation id="8251" st_id="1555" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3855" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2832 %add40_4_3_4_7 = fadd i32 %add40_4_3_4_6, i32 %mul_4_3_4_7

]]></Node>
<StgValue><ssdm name="add40_4_3_4_7"/></StgValue>
</operation>
</state>

<state id="1556" st_id="1557">

<operation id="8252" st_id="1556" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3855" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2832 %add40_4_3_4_7 = fadd i32 %add40_4_3_4_6, i32 %mul_4_3_4_7

]]></Node>
<StgValue><ssdm name="add40_4_3_4_7"/></StgValue>
</operation>
</state>

<state id="1557" st_id="1558">

<operation id="8253" st_id="1557" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3855" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2832 %add40_4_3_4_7 = fadd i32 %add40_4_3_4_6, i32 %mul_4_3_4_7

]]></Node>
<StgValue><ssdm name="add40_4_3_4_7"/></StgValue>
</operation>
</state>

<state id="1558" st_id="1559">

<operation id="8254" st_id="1558" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3855" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2832 %add40_4_3_4_7 = fadd i32 %add40_4_3_4_6, i32 %mul_4_3_4_7

]]></Node>
<StgValue><ssdm name="add40_4_3_4_7"/></StgValue>
</operation>
</state>

<state id="1559" st_id="1560">

<operation id="8255" st_id="1559" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3858" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2835 %add40_4_3_4_8 = fadd i32 %add40_4_3_4_7, i32 %mul_4_3_4_8

]]></Node>
<StgValue><ssdm name="add40_4_3_4_8"/></StgValue>
</operation>
</state>

<state id="1560" st_id="1561">

<operation id="8256" st_id="1560" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3858" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2835 %add40_4_3_4_8 = fadd i32 %add40_4_3_4_7, i32 %mul_4_3_4_8

]]></Node>
<StgValue><ssdm name="add40_4_3_4_8"/></StgValue>
</operation>
</state>

<state id="1561" st_id="1562">

<operation id="8257" st_id="1561" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3858" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2835 %add40_4_3_4_8 = fadd i32 %add40_4_3_4_7, i32 %mul_4_3_4_8

]]></Node>
<StgValue><ssdm name="add40_4_3_4_8"/></StgValue>
</operation>
</state>

<state id="1562" st_id="1563">

<operation id="8258" st_id="1562" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3858" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2835 %add40_4_3_4_8 = fadd i32 %add40_4_3_4_7, i32 %mul_4_3_4_8

]]></Node>
<StgValue><ssdm name="add40_4_3_4_8"/></StgValue>
</operation>
</state>

<state id="1563" st_id="1564">

<operation id="8259" st_id="1563" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3861" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2838 %add40_4_3_4_9 = fadd i32 %add40_4_3_4_8, i32 %mul_4_3_4_9

]]></Node>
<StgValue><ssdm name="add40_4_3_4_9"/></StgValue>
</operation>
</state>

<state id="1564" st_id="1565">

<operation id="8260" st_id="1564" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3861" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2838 %add40_4_3_4_9 = fadd i32 %add40_4_3_4_8, i32 %mul_4_3_4_9

]]></Node>
<StgValue><ssdm name="add40_4_3_4_9"/></StgValue>
</operation>
</state>

<state id="1565" st_id="1566">

<operation id="8261" st_id="1565" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3861" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2838 %add40_4_3_4_9 = fadd i32 %add40_4_3_4_8, i32 %mul_4_3_4_9

]]></Node>
<StgValue><ssdm name="add40_4_3_4_9"/></StgValue>
</operation>
</state>

<state id="1566" st_id="1567">

<operation id="8262" st_id="1566" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3861" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2838 %add40_4_3_4_9 = fadd i32 %add40_4_3_4_8, i32 %mul_4_3_4_9

]]></Node>
<StgValue><ssdm name="add40_4_3_4_9"/></StgValue>
</operation>
</state>

<state id="1567" st_id="1568">

<operation id="8263" st_id="1567" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3864" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2841 %add40_4_3_4_s = fadd i32 %add40_4_3_4_9, i32 %mul_4_3_4_s

]]></Node>
<StgValue><ssdm name="add40_4_3_4_s"/></StgValue>
</operation>
</state>

<state id="1568" st_id="1569">

<operation id="8264" st_id="1568" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3864" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2841 %add40_4_3_4_s = fadd i32 %add40_4_3_4_9, i32 %mul_4_3_4_s

]]></Node>
<StgValue><ssdm name="add40_4_3_4_s"/></StgValue>
</operation>
</state>

<state id="1569" st_id="1570">

<operation id="8265" st_id="1569" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3864" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2841 %add40_4_3_4_s = fadd i32 %add40_4_3_4_9, i32 %mul_4_3_4_s

]]></Node>
<StgValue><ssdm name="add40_4_3_4_s"/></StgValue>
</operation>
</state>

<state id="1570" st_id="1571">

<operation id="8266" st_id="1570" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3864" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2841 %add40_4_3_4_s = fadd i32 %add40_4_3_4_9, i32 %mul_4_3_4_s

]]></Node>
<StgValue><ssdm name="add40_4_3_4_s"/></StgValue>
</operation>
</state>

<state id="1571" st_id="1572">

<operation id="8267" st_id="1571" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3867" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2844 %add40_4_3_4_10 = fadd i32 %add40_4_3_4_s, i32 %mul_4_3_4_10

]]></Node>
<StgValue><ssdm name="add40_4_3_4_10"/></StgValue>
</operation>
</state>

<state id="1572" st_id="1573">

<operation id="8268" st_id="1572" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3867" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2844 %add40_4_3_4_10 = fadd i32 %add40_4_3_4_s, i32 %mul_4_3_4_10

]]></Node>
<StgValue><ssdm name="add40_4_3_4_10"/></StgValue>
</operation>
</state>

<state id="1573" st_id="1574">

<operation id="8269" st_id="1573" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3867" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2844 %add40_4_3_4_10 = fadd i32 %add40_4_3_4_s, i32 %mul_4_3_4_10

]]></Node>
<StgValue><ssdm name="add40_4_3_4_10"/></StgValue>
</operation>
</state>

<state id="1574" st_id="1575">

<operation id="8270" st_id="1574" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3867" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2844 %add40_4_3_4_10 = fadd i32 %add40_4_3_4_s, i32 %mul_4_3_4_10

]]></Node>
<StgValue><ssdm name="add40_4_3_4_10"/></StgValue>
</operation>
</state>

<state id="1575" st_id="1576">

<operation id="8271" st_id="1575" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3870" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2847 %add40_4_3_4_11 = fadd i32 %add40_4_3_4_10, i32 %mul_4_3_4_11

]]></Node>
<StgValue><ssdm name="add40_4_3_4_11"/></StgValue>
</operation>
</state>

<state id="1576" st_id="1577">

<operation id="8272" st_id="1576" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3870" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2847 %add40_4_3_4_11 = fadd i32 %add40_4_3_4_10, i32 %mul_4_3_4_11

]]></Node>
<StgValue><ssdm name="add40_4_3_4_11"/></StgValue>
</operation>
</state>

<state id="1577" st_id="1578">

<operation id="8273" st_id="1577" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3870" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2847 %add40_4_3_4_11 = fadd i32 %add40_4_3_4_10, i32 %mul_4_3_4_11

]]></Node>
<StgValue><ssdm name="add40_4_3_4_11"/></StgValue>
</operation>
</state>

<state id="1578" st_id="1579">

<operation id="8274" st_id="1578" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3870" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2847 %add40_4_3_4_11 = fadd i32 %add40_4_3_4_10, i32 %mul_4_3_4_11

]]></Node>
<StgValue><ssdm name="add40_4_3_4_11"/></StgValue>
</operation>
</state>

<state id="1579" st_id="1580">

<operation id="8275" st_id="1579" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3873" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2850 %add40_4_3_4_12 = fadd i32 %add40_4_3_4_11, i32 %mul_4_3_4_12

]]></Node>
<StgValue><ssdm name="add40_4_3_4_12"/></StgValue>
</operation>
</state>

<state id="1580" st_id="1581">

<operation id="8276" st_id="1580" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3873" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2850 %add40_4_3_4_12 = fadd i32 %add40_4_3_4_11, i32 %mul_4_3_4_12

]]></Node>
<StgValue><ssdm name="add40_4_3_4_12"/></StgValue>
</operation>
</state>

<state id="1581" st_id="1582">

<operation id="8277" st_id="1581" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3873" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2850 %add40_4_3_4_12 = fadd i32 %add40_4_3_4_11, i32 %mul_4_3_4_12

]]></Node>
<StgValue><ssdm name="add40_4_3_4_12"/></StgValue>
</operation>
</state>

<state id="1582" st_id="1583">

<operation id="8278" st_id="1582" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3873" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2850 %add40_4_3_4_12 = fadd i32 %add40_4_3_4_11, i32 %mul_4_3_4_12

]]></Node>
<StgValue><ssdm name="add40_4_3_4_12"/></StgValue>
</operation>
</state>

<state id="1583" st_id="1584">

<operation id="8279" st_id="1583" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3876" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2853 %add40_4_3_4_13 = fadd i32 %add40_4_3_4_12, i32 %mul_4_3_4_13

]]></Node>
<StgValue><ssdm name="add40_4_3_4_13"/></StgValue>
</operation>
</state>

<state id="1584" st_id="1585">

<operation id="8280" st_id="1584" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3876" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2853 %add40_4_3_4_13 = fadd i32 %add40_4_3_4_12, i32 %mul_4_3_4_13

]]></Node>
<StgValue><ssdm name="add40_4_3_4_13"/></StgValue>
</operation>
</state>

<state id="1585" st_id="1586">

<operation id="8281" st_id="1585" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3876" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2853 %add40_4_3_4_13 = fadd i32 %add40_4_3_4_12, i32 %mul_4_3_4_13

]]></Node>
<StgValue><ssdm name="add40_4_3_4_13"/></StgValue>
</operation>
</state>

<state id="1586" st_id="1587">

<operation id="8282" st_id="1586" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3876" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2853 %add40_4_3_4_13 = fadd i32 %add40_4_3_4_12, i32 %mul_4_3_4_13

]]></Node>
<StgValue><ssdm name="add40_4_3_4_13"/></StgValue>
</operation>
</state>

<state id="1587" st_id="1588">

<operation id="8283" st_id="1587" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3879" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2856 %add40_4_3_4_14 = fadd i32 %add40_4_3_4_13, i32 %mul_4_3_4_14

]]></Node>
<StgValue><ssdm name="add40_4_3_4_14"/></StgValue>
</operation>
</state>

<state id="1588" st_id="1589">

<operation id="8284" st_id="1588" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3879" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2856 %add40_4_3_4_14 = fadd i32 %add40_4_3_4_13, i32 %mul_4_3_4_14

]]></Node>
<StgValue><ssdm name="add40_4_3_4_14"/></StgValue>
</operation>
</state>

<state id="1589" st_id="1590">

<operation id="8285" st_id="1589" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3879" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2856 %add40_4_3_4_14 = fadd i32 %add40_4_3_4_13, i32 %mul_4_3_4_14

]]></Node>
<StgValue><ssdm name="add40_4_3_4_14"/></StgValue>
</operation>
</state>

<state id="1590" st_id="1591">

<operation id="8286" st_id="1590" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3879" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2856 %add40_4_3_4_14 = fadd i32 %add40_4_3_4_13, i32 %mul_4_3_4_14

]]></Node>
<StgValue><ssdm name="add40_4_3_4_14"/></StgValue>
</operation>
</state>

<state id="1591" st_id="1592">

<operation id="8287" st_id="1591" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3882" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2859 %add40_4_3_4_15 = fadd i32 %add40_4_3_4_14, i32 %mul_4_3_4_15

]]></Node>
<StgValue><ssdm name="add40_4_3_4_15"/></StgValue>
</operation>
</state>

<state id="1592" st_id="1593">

<operation id="8288" st_id="1592" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3882" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2859 %add40_4_3_4_15 = fadd i32 %add40_4_3_4_14, i32 %mul_4_3_4_15

]]></Node>
<StgValue><ssdm name="add40_4_3_4_15"/></StgValue>
</operation>
</state>

<state id="1593" st_id="1594">

<operation id="8289" st_id="1593" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3882" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2859 %add40_4_3_4_15 = fadd i32 %add40_4_3_4_14, i32 %mul_4_3_4_15

]]></Node>
<StgValue><ssdm name="add40_4_3_4_15"/></StgValue>
</operation>
</state>

<state id="1594" st_id="1595">

<operation id="8290" st_id="1594" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3882" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2859 %add40_4_3_4_15 = fadd i32 %add40_4_3_4_14, i32 %mul_4_3_4_15

]]></Node>
<StgValue><ssdm name="add40_4_3_4_15"/></StgValue>
</operation>
</state>

<state id="1595" st_id="1596">

<operation id="8291" st_id="1595" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3885" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2862 %add40_4_3_4_16 = fadd i32 %add40_4_3_4_15, i32 %mul_4_3_4_16

]]></Node>
<StgValue><ssdm name="add40_4_3_4_16"/></StgValue>
</operation>
</state>

<state id="1596" st_id="1597">

<operation id="8292" st_id="1596" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3885" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2862 %add40_4_3_4_16 = fadd i32 %add40_4_3_4_15, i32 %mul_4_3_4_16

]]></Node>
<StgValue><ssdm name="add40_4_3_4_16"/></StgValue>
</operation>
</state>

<state id="1597" st_id="1598">

<operation id="8293" st_id="1597" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3885" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2862 %add40_4_3_4_16 = fadd i32 %add40_4_3_4_15, i32 %mul_4_3_4_16

]]></Node>
<StgValue><ssdm name="add40_4_3_4_16"/></StgValue>
</operation>
</state>

<state id="1598" st_id="1599">

<operation id="8294" st_id="1598" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3885" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2862 %add40_4_3_4_16 = fadd i32 %add40_4_3_4_15, i32 %mul_4_3_4_16

]]></Node>
<StgValue><ssdm name="add40_4_3_4_16"/></StgValue>
</operation>
</state>

<state id="1599" st_id="1600">

<operation id="8295" st_id="1599" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3888" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2865 %add40_4_3_4_17 = fadd i32 %add40_4_3_4_16, i32 %mul_4_3_4_17

]]></Node>
<StgValue><ssdm name="add40_4_3_4_17"/></StgValue>
</operation>
</state>

<state id="1600" st_id="1601">

<operation id="8296" st_id="1600" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3888" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2865 %add40_4_3_4_17 = fadd i32 %add40_4_3_4_16, i32 %mul_4_3_4_17

]]></Node>
<StgValue><ssdm name="add40_4_3_4_17"/></StgValue>
</operation>
</state>

<state id="1601" st_id="1602">

<operation id="8297" st_id="1601" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3888" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2865 %add40_4_3_4_17 = fadd i32 %add40_4_3_4_16, i32 %mul_4_3_4_17

]]></Node>
<StgValue><ssdm name="add40_4_3_4_17"/></StgValue>
</operation>
</state>

<state id="1602" st_id="1603">

<operation id="8298" st_id="1602" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3888" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2865 %add40_4_3_4_17 = fadd i32 %add40_4_3_4_16, i32 %mul_4_3_4_17

]]></Node>
<StgValue><ssdm name="add40_4_3_4_17"/></StgValue>
</operation>
</state>

<state id="1603" st_id="1604">

<operation id="8299" st_id="1603" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3891" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2868 %add40_4_3_4_18 = fadd i32 %add40_4_3_4_17, i32 %mul_4_3_4_18

]]></Node>
<StgValue><ssdm name="add40_4_3_4_18"/></StgValue>
</operation>
</state>

<state id="1604" st_id="1605">

<operation id="8300" st_id="1604" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3891" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2868 %add40_4_3_4_18 = fadd i32 %add40_4_3_4_17, i32 %mul_4_3_4_18

]]></Node>
<StgValue><ssdm name="add40_4_3_4_18"/></StgValue>
</operation>
</state>

<state id="1605" st_id="1606">

<operation id="8301" st_id="1605" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3891" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2868 %add40_4_3_4_18 = fadd i32 %add40_4_3_4_17, i32 %mul_4_3_4_18

]]></Node>
<StgValue><ssdm name="add40_4_3_4_18"/></StgValue>
</operation>
</state>

<state id="1606" st_id="1607">

<operation id="8302" st_id="1606" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3891" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2868 %add40_4_3_4_18 = fadd i32 %add40_4_3_4_17, i32 %mul_4_3_4_18

]]></Node>
<StgValue><ssdm name="add40_4_3_4_18"/></StgValue>
</operation>
</state>

<state id="1607" st_id="1608">

<operation id="8303" st_id="1607" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3894" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2871 %add40_4_4 = fadd i32 %add40_4_3_4_18, i32 %mul_4_4

]]></Node>
<StgValue><ssdm name="add40_4_4"/></StgValue>
</operation>
</state>

<state id="1608" st_id="1609">

<operation id="8304" st_id="1608" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3894" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2871 %add40_4_4 = fadd i32 %add40_4_3_4_18, i32 %mul_4_4

]]></Node>
<StgValue><ssdm name="add40_4_4"/></StgValue>
</operation>
</state>

<state id="1609" st_id="1610">

<operation id="8305" st_id="1609" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3894" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2871 %add40_4_4 = fadd i32 %add40_4_3_4_18, i32 %mul_4_4

]]></Node>
<StgValue><ssdm name="add40_4_4"/></StgValue>
</operation>
</state>

<state id="1610" st_id="1611">

<operation id="8306" st_id="1610" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3894" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2871 %add40_4_4 = fadd i32 %add40_4_3_4_18, i32 %mul_4_4

]]></Node>
<StgValue><ssdm name="add40_4_4"/></StgValue>
</operation>
</state>

<state id="1611" st_id="1612">

<operation id="8307" st_id="1611" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3897" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2874 %add40_4_4_s = fadd i32 %add40_4_4, i32 %mul_4_4_s

]]></Node>
<StgValue><ssdm name="add40_4_4_s"/></StgValue>
</operation>
</state>

<state id="1612" st_id="1613">

<operation id="8308" st_id="1612" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3897" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2874 %add40_4_4_s = fadd i32 %add40_4_4, i32 %mul_4_4_s

]]></Node>
<StgValue><ssdm name="add40_4_4_s"/></StgValue>
</operation>
</state>

<state id="1613" st_id="1614">

<operation id="8309" st_id="1613" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3897" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2874 %add40_4_4_s = fadd i32 %add40_4_4, i32 %mul_4_4_s

]]></Node>
<StgValue><ssdm name="add40_4_4_s"/></StgValue>
</operation>
</state>

<state id="1614" st_id="1615">

<operation id="8310" st_id="1614" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3897" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2874 %add40_4_4_s = fadd i32 %add40_4_4, i32 %mul_4_4_s

]]></Node>
<StgValue><ssdm name="add40_4_4_s"/></StgValue>
</operation>
</state>

<state id="1615" st_id="1616">

<operation id="8311" st_id="1615" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3900" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2877 %add40_4_4_20 = fadd i32 %add40_4_4_s, i32 %mul_4_4_20

]]></Node>
<StgValue><ssdm name="add40_4_4_20"/></StgValue>
</operation>
</state>

<state id="1616" st_id="1617">

<operation id="8312" st_id="1616" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3900" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2877 %add40_4_4_20 = fadd i32 %add40_4_4_s, i32 %mul_4_4_20

]]></Node>
<StgValue><ssdm name="add40_4_4_20"/></StgValue>
</operation>
</state>

<state id="1617" st_id="1618">

<operation id="8313" st_id="1617" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3900" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2877 %add40_4_4_20 = fadd i32 %add40_4_4_s, i32 %mul_4_4_20

]]></Node>
<StgValue><ssdm name="add40_4_4_20"/></StgValue>
</operation>
</state>

<state id="1618" st_id="1619">

<operation id="8314" st_id="1618" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3900" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2877 %add40_4_4_20 = fadd i32 %add40_4_4_s, i32 %mul_4_4_20

]]></Node>
<StgValue><ssdm name="add40_4_4_20"/></StgValue>
</operation>
</state>

<state id="1619" st_id="1620">

<operation id="8315" st_id="1619" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3903" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2880 %add40_4_4_21 = fadd i32 %add40_4_4_20, i32 %mul_4_4_21

]]></Node>
<StgValue><ssdm name="add40_4_4_21"/></StgValue>
</operation>
</state>

<state id="1620" st_id="1621">

<operation id="8316" st_id="1620" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3903" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2880 %add40_4_4_21 = fadd i32 %add40_4_4_20, i32 %mul_4_4_21

]]></Node>
<StgValue><ssdm name="add40_4_4_21"/></StgValue>
</operation>
</state>

<state id="1621" st_id="1622">

<operation id="8317" st_id="1621" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3903" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2880 %add40_4_4_21 = fadd i32 %add40_4_4_20, i32 %mul_4_4_21

]]></Node>
<StgValue><ssdm name="add40_4_4_21"/></StgValue>
</operation>
</state>

<state id="1622" st_id="1623">

<operation id="8318" st_id="1622" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3903" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2880 %add40_4_4_21 = fadd i32 %add40_4_4_20, i32 %mul_4_4_21

]]></Node>
<StgValue><ssdm name="add40_4_4_21"/></StgValue>
</operation>
</state>

<state id="1623" st_id="1624">

<operation id="8319" st_id="1623" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3906" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2883 %add40_4_4_22 = fadd i32 %add40_4_4_21, i32 %mul_4_4_22

]]></Node>
<StgValue><ssdm name="add40_4_4_22"/></StgValue>
</operation>
</state>

<state id="1624" st_id="1625">

<operation id="8320" st_id="1624" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3906" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2883 %add40_4_4_22 = fadd i32 %add40_4_4_21, i32 %mul_4_4_22

]]></Node>
<StgValue><ssdm name="add40_4_4_22"/></StgValue>
</operation>
</state>

<state id="1625" st_id="1626">

<operation id="8321" st_id="1625" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3906" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2883 %add40_4_4_22 = fadd i32 %add40_4_4_21, i32 %mul_4_4_22

]]></Node>
<StgValue><ssdm name="add40_4_4_22"/></StgValue>
</operation>
</state>

<state id="1626" st_id="1627">

<operation id="8322" st_id="1626" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3906" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2883 %add40_4_4_22 = fadd i32 %add40_4_4_21, i32 %mul_4_4_22

]]></Node>
<StgValue><ssdm name="add40_4_4_22"/></StgValue>
</operation>
</state>

<state id="1627" st_id="1628">

<operation id="8323" st_id="1627" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3909" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2886 %add40_4_4_5 = fadd i32 %add40_4_4_22, i32 %mul_4_4_5

]]></Node>
<StgValue><ssdm name="add40_4_4_5"/></StgValue>
</operation>
</state>

<state id="1628" st_id="1629">

<operation id="8324" st_id="1628" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3909" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2886 %add40_4_4_5 = fadd i32 %add40_4_4_22, i32 %mul_4_4_5

]]></Node>
<StgValue><ssdm name="add40_4_4_5"/></StgValue>
</operation>
</state>

<state id="1629" st_id="1630">

<operation id="8325" st_id="1629" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3909" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2886 %add40_4_4_5 = fadd i32 %add40_4_4_22, i32 %mul_4_4_5

]]></Node>
<StgValue><ssdm name="add40_4_4_5"/></StgValue>
</operation>
</state>

<state id="1630" st_id="1631">

<operation id="8326" st_id="1630" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3909" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2886 %add40_4_4_5 = fadd i32 %add40_4_4_22, i32 %mul_4_4_5

]]></Node>
<StgValue><ssdm name="add40_4_4_5"/></StgValue>
</operation>
</state>

<state id="1631" st_id="1632">

<operation id="8327" st_id="1631" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3912" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2889 %add40_4_4_6 = fadd i32 %add40_4_4_5, i32 %mul_4_4_6

]]></Node>
<StgValue><ssdm name="add40_4_4_6"/></StgValue>
</operation>
</state>

<state id="1632" st_id="1633">

<operation id="8328" st_id="1632" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3912" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2889 %add40_4_4_6 = fadd i32 %add40_4_4_5, i32 %mul_4_4_6

]]></Node>
<StgValue><ssdm name="add40_4_4_6"/></StgValue>
</operation>
</state>

<state id="1633" st_id="1634">

<operation id="8329" st_id="1633" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3912" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2889 %add40_4_4_6 = fadd i32 %add40_4_4_5, i32 %mul_4_4_6

]]></Node>
<StgValue><ssdm name="add40_4_4_6"/></StgValue>
</operation>
</state>

<state id="1634" st_id="1635">

<operation id="8330" st_id="1634" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3912" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2889 %add40_4_4_6 = fadd i32 %add40_4_4_5, i32 %mul_4_4_6

]]></Node>
<StgValue><ssdm name="add40_4_4_6"/></StgValue>
</operation>
</state>

<state id="1635" st_id="1636">

<operation id="8331" st_id="1635" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3915" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2892 %add40_4_4_7 = fadd i32 %add40_4_4_6, i32 %mul_4_4_7

]]></Node>
<StgValue><ssdm name="add40_4_4_7"/></StgValue>
</operation>
</state>

<state id="1636" st_id="1637">

<operation id="8332" st_id="1636" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3915" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2892 %add40_4_4_7 = fadd i32 %add40_4_4_6, i32 %mul_4_4_7

]]></Node>
<StgValue><ssdm name="add40_4_4_7"/></StgValue>
</operation>
</state>

<state id="1637" st_id="1638">

<operation id="8333" st_id="1637" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3915" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2892 %add40_4_4_7 = fadd i32 %add40_4_4_6, i32 %mul_4_4_7

]]></Node>
<StgValue><ssdm name="add40_4_4_7"/></StgValue>
</operation>
</state>

<state id="1638" st_id="1639">

<operation id="8334" st_id="1638" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3915" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2892 %add40_4_4_7 = fadd i32 %add40_4_4_6, i32 %mul_4_4_7

]]></Node>
<StgValue><ssdm name="add40_4_4_7"/></StgValue>
</operation>
</state>

<state id="1639" st_id="1640">

<operation id="8335" st_id="1639" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3918" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2895 %add40_4_4_8 = fadd i32 %add40_4_4_7, i32 %mul_4_4_8

]]></Node>
<StgValue><ssdm name="add40_4_4_8"/></StgValue>
</operation>
</state>

<state id="1640" st_id="1641">

<operation id="8336" st_id="1640" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3918" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2895 %add40_4_4_8 = fadd i32 %add40_4_4_7, i32 %mul_4_4_8

]]></Node>
<StgValue><ssdm name="add40_4_4_8"/></StgValue>
</operation>
</state>

<state id="1641" st_id="1642">

<operation id="8337" st_id="1641" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3918" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2895 %add40_4_4_8 = fadd i32 %add40_4_4_7, i32 %mul_4_4_8

]]></Node>
<StgValue><ssdm name="add40_4_4_8"/></StgValue>
</operation>
</state>

<state id="1642" st_id="1643">

<operation id="8338" st_id="1642" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3918" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2895 %add40_4_4_8 = fadd i32 %add40_4_4_7, i32 %mul_4_4_8

]]></Node>
<StgValue><ssdm name="add40_4_4_8"/></StgValue>
</operation>
</state>

<state id="1643" st_id="1644">

<operation id="8339" st_id="1643" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3921" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2898 %add40_4_4_9 = fadd i32 %add40_4_4_8, i32 %mul_4_4_9

]]></Node>
<StgValue><ssdm name="add40_4_4_9"/></StgValue>
</operation>
</state>

<state id="1644" st_id="1645">

<operation id="8340" st_id="1644" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3921" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2898 %add40_4_4_9 = fadd i32 %add40_4_4_8, i32 %mul_4_4_9

]]></Node>
<StgValue><ssdm name="add40_4_4_9"/></StgValue>
</operation>
</state>

<state id="1645" st_id="1646">

<operation id="8341" st_id="1645" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3921" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2898 %add40_4_4_9 = fadd i32 %add40_4_4_8, i32 %mul_4_4_9

]]></Node>
<StgValue><ssdm name="add40_4_4_9"/></StgValue>
</operation>
</state>

<state id="1646" st_id="1647">

<operation id="8342" st_id="1646" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3921" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2898 %add40_4_4_9 = fadd i32 %add40_4_4_8, i32 %mul_4_4_9

]]></Node>
<StgValue><ssdm name="add40_4_4_9"/></StgValue>
</operation>
</state>

<state id="1647" st_id="1648">

<operation id="8343" st_id="1647" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3924" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2901 %add40_4_4_10 = fadd i32 %add40_4_4_9, i32 %mul_4_4_10

]]></Node>
<StgValue><ssdm name="add40_4_4_10"/></StgValue>
</operation>
</state>

<state id="1648" st_id="1649">

<operation id="8344" st_id="1648" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3924" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2901 %add40_4_4_10 = fadd i32 %add40_4_4_9, i32 %mul_4_4_10

]]></Node>
<StgValue><ssdm name="add40_4_4_10"/></StgValue>
</operation>
</state>

<state id="1649" st_id="1650">

<operation id="8345" st_id="1649" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3924" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2901 %add40_4_4_10 = fadd i32 %add40_4_4_9, i32 %mul_4_4_10

]]></Node>
<StgValue><ssdm name="add40_4_4_10"/></StgValue>
</operation>
</state>

<state id="1650" st_id="1651">

<operation id="8346" st_id="1650" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3924" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2901 %add40_4_4_10 = fadd i32 %add40_4_4_9, i32 %mul_4_4_10

]]></Node>
<StgValue><ssdm name="add40_4_4_10"/></StgValue>
</operation>
</state>

<state id="1651" st_id="1652">

<operation id="8347" st_id="1651" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3927" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2904 %add40_4_4_11 = fadd i32 %add40_4_4_10, i32 %mul_4_4_11

]]></Node>
<StgValue><ssdm name="add40_4_4_11"/></StgValue>
</operation>
</state>

<state id="1652" st_id="1653">

<operation id="8348" st_id="1652" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3927" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2904 %add40_4_4_11 = fadd i32 %add40_4_4_10, i32 %mul_4_4_11

]]></Node>
<StgValue><ssdm name="add40_4_4_11"/></StgValue>
</operation>
</state>

<state id="1653" st_id="1654">

<operation id="8349" st_id="1653" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3927" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2904 %add40_4_4_11 = fadd i32 %add40_4_4_10, i32 %mul_4_4_11

]]></Node>
<StgValue><ssdm name="add40_4_4_11"/></StgValue>
</operation>
</state>

<state id="1654" st_id="1655">

<operation id="8350" st_id="1654" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3927" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2904 %add40_4_4_11 = fadd i32 %add40_4_4_10, i32 %mul_4_4_11

]]></Node>
<StgValue><ssdm name="add40_4_4_11"/></StgValue>
</operation>
</state>

<state id="1655" st_id="1656">

<operation id="8351" st_id="1655" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3930" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2907 %add40_4_4_12 = fadd i32 %add40_4_4_11, i32 %mul_4_4_12

]]></Node>
<StgValue><ssdm name="add40_4_4_12"/></StgValue>
</operation>
</state>

<state id="1656" st_id="1657">

<operation id="8352" st_id="1656" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3930" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2907 %add40_4_4_12 = fadd i32 %add40_4_4_11, i32 %mul_4_4_12

]]></Node>
<StgValue><ssdm name="add40_4_4_12"/></StgValue>
</operation>
</state>

<state id="1657" st_id="1658">

<operation id="8353" st_id="1657" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3930" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2907 %add40_4_4_12 = fadd i32 %add40_4_4_11, i32 %mul_4_4_12

]]></Node>
<StgValue><ssdm name="add40_4_4_12"/></StgValue>
</operation>
</state>

<state id="1658" st_id="1659">

<operation id="8354" st_id="1658" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3930" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2907 %add40_4_4_12 = fadd i32 %add40_4_4_11, i32 %mul_4_4_12

]]></Node>
<StgValue><ssdm name="add40_4_4_12"/></StgValue>
</operation>
</state>

<state id="1659" st_id="1660">

<operation id="8355" st_id="1659" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3933" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2910 %add40_4_4_13 = fadd i32 %add40_4_4_12, i32 %mul_4_4_13

]]></Node>
<StgValue><ssdm name="add40_4_4_13"/></StgValue>
</operation>
</state>

<state id="1660" st_id="1661">

<operation id="8356" st_id="1660" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3933" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2910 %add40_4_4_13 = fadd i32 %add40_4_4_12, i32 %mul_4_4_13

]]></Node>
<StgValue><ssdm name="add40_4_4_13"/></StgValue>
</operation>
</state>

<state id="1661" st_id="1662">

<operation id="8357" st_id="1661" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3933" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2910 %add40_4_4_13 = fadd i32 %add40_4_4_12, i32 %mul_4_4_13

]]></Node>
<StgValue><ssdm name="add40_4_4_13"/></StgValue>
</operation>
</state>

<state id="1662" st_id="1663">

<operation id="8358" st_id="1662" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3933" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2910 %add40_4_4_13 = fadd i32 %add40_4_4_12, i32 %mul_4_4_13

]]></Node>
<StgValue><ssdm name="add40_4_4_13"/></StgValue>
</operation>
</state>

<state id="1663" st_id="1664">

<operation id="8359" st_id="1663" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3936" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2913 %add40_4_4_14 = fadd i32 %add40_4_4_13, i32 %mul_4_4_14

]]></Node>
<StgValue><ssdm name="add40_4_4_14"/></StgValue>
</operation>
</state>

<state id="1664" st_id="1665">

<operation id="8360" st_id="1664" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3936" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2913 %add40_4_4_14 = fadd i32 %add40_4_4_13, i32 %mul_4_4_14

]]></Node>
<StgValue><ssdm name="add40_4_4_14"/></StgValue>
</operation>
</state>

<state id="1665" st_id="1666">

<operation id="8361" st_id="1665" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3936" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2913 %add40_4_4_14 = fadd i32 %add40_4_4_13, i32 %mul_4_4_14

]]></Node>
<StgValue><ssdm name="add40_4_4_14"/></StgValue>
</operation>
</state>

<state id="1666" st_id="1667">

<operation id="8362" st_id="1666" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3936" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2913 %add40_4_4_14 = fadd i32 %add40_4_4_13, i32 %mul_4_4_14

]]></Node>
<StgValue><ssdm name="add40_4_4_14"/></StgValue>
</operation>
</state>

<state id="1667" st_id="1668">

<operation id="8363" st_id="1667" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3939" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2916 %add40_4_4_15 = fadd i32 %add40_4_4_14, i32 %mul_4_4_15

]]></Node>
<StgValue><ssdm name="add40_4_4_15"/></StgValue>
</operation>
</state>

<state id="1668" st_id="1669">

<operation id="8364" st_id="1668" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3939" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2916 %add40_4_4_15 = fadd i32 %add40_4_4_14, i32 %mul_4_4_15

]]></Node>
<StgValue><ssdm name="add40_4_4_15"/></StgValue>
</operation>
</state>

<state id="1669" st_id="1670">

<operation id="8365" st_id="1669" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3939" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2916 %add40_4_4_15 = fadd i32 %add40_4_4_14, i32 %mul_4_4_15

]]></Node>
<StgValue><ssdm name="add40_4_4_15"/></StgValue>
</operation>
</state>

<state id="1670" st_id="1671">

<operation id="8366" st_id="1670" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3939" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2916 %add40_4_4_15 = fadd i32 %add40_4_4_14, i32 %mul_4_4_15

]]></Node>
<StgValue><ssdm name="add40_4_4_15"/></StgValue>
</operation>
</state>

<state id="1671" st_id="1672">

<operation id="8367" st_id="1671" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3942" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2919 %add40_4_4_16 = fadd i32 %add40_4_4_15, i32 %mul_4_4_16

]]></Node>
<StgValue><ssdm name="add40_4_4_16"/></StgValue>
</operation>
</state>

<state id="1672" st_id="1673">

<operation id="8368" st_id="1672" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3942" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2919 %add40_4_4_16 = fadd i32 %add40_4_4_15, i32 %mul_4_4_16

]]></Node>
<StgValue><ssdm name="add40_4_4_16"/></StgValue>
</operation>
</state>

<state id="1673" st_id="1674">

<operation id="8369" st_id="1673" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3942" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2919 %add40_4_4_16 = fadd i32 %add40_4_4_15, i32 %mul_4_4_16

]]></Node>
<StgValue><ssdm name="add40_4_4_16"/></StgValue>
</operation>
</state>

<state id="1674" st_id="1675">

<operation id="8370" st_id="1674" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3942" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2919 %add40_4_4_16 = fadd i32 %add40_4_4_15, i32 %mul_4_4_16

]]></Node>
<StgValue><ssdm name="add40_4_4_16"/></StgValue>
</operation>
</state>

<state id="1675" st_id="1676">

<operation id="8371" st_id="1675" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3945" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2922 %add40_4_4_17 = fadd i32 %add40_4_4_16, i32 %mul_4_4_17

]]></Node>
<StgValue><ssdm name="add40_4_4_17"/></StgValue>
</operation>
</state>

<state id="1676" st_id="1677">

<operation id="8372" st_id="1676" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3945" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2922 %add40_4_4_17 = fadd i32 %add40_4_4_16, i32 %mul_4_4_17

]]></Node>
<StgValue><ssdm name="add40_4_4_17"/></StgValue>
</operation>
</state>

<state id="1677" st_id="1678">

<operation id="8373" st_id="1677" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3945" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2922 %add40_4_4_17 = fadd i32 %add40_4_4_16, i32 %mul_4_4_17

]]></Node>
<StgValue><ssdm name="add40_4_4_17"/></StgValue>
</operation>
</state>

<state id="1678" st_id="1679">

<operation id="8374" st_id="1678" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3945" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2922 %add40_4_4_17 = fadd i32 %add40_4_4_16, i32 %mul_4_4_17

]]></Node>
<StgValue><ssdm name="add40_4_4_17"/></StgValue>
</operation>
</state>

<state id="1679" st_id="1680">

<operation id="8375" st_id="1679" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3948" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2925 %add40_4_4_18 = fadd i32 %add40_4_4_17, i32 %mul_4_4_18

]]></Node>
<StgValue><ssdm name="add40_4_4_18"/></StgValue>
</operation>
</state>

<state id="1680" st_id="1681">

<operation id="8376" st_id="1680" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3948" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2925 %add40_4_4_18 = fadd i32 %add40_4_4_17, i32 %mul_4_4_18

]]></Node>
<StgValue><ssdm name="add40_4_4_18"/></StgValue>
</operation>
</state>

<state id="1681" st_id="1682">

<operation id="8377" st_id="1681" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3948" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2925 %add40_4_4_18 = fadd i32 %add40_4_4_17, i32 %mul_4_4_18

]]></Node>
<StgValue><ssdm name="add40_4_4_18"/></StgValue>
</operation>
</state>

<state id="1682" st_id="1683">

<operation id="8378" st_id="1682" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3948" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2925 %add40_4_4_18 = fadd i32 %add40_4_4_17, i32 %mul_4_4_18

]]></Node>
<StgValue><ssdm name="add40_4_4_18"/></StgValue>
</operation>
</state>

<state id="1683" st_id="1684">

<operation id="8379" st_id="1683" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3951" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2928 %add40_4_4_19 = fadd i32 %add40_4_4_18, i32 %mul_4_4_19

]]></Node>
<StgValue><ssdm name="add40_4_4_19"/></StgValue>
</operation>
</state>

<state id="1684" st_id="1685">

<operation id="8380" st_id="1684" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3951" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2928 %add40_4_4_19 = fadd i32 %add40_4_4_18, i32 %mul_4_4_19

]]></Node>
<StgValue><ssdm name="add40_4_4_19"/></StgValue>
</operation>
</state>

<state id="1685" st_id="1686">

<operation id="8381" st_id="1685" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3951" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2928 %add40_4_4_19 = fadd i32 %add40_4_4_18, i32 %mul_4_4_19

]]></Node>
<StgValue><ssdm name="add40_4_4_19"/></StgValue>
</operation>
</state>

<state id="1686" st_id="1687">

<operation id="8382" st_id="1686" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3951" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2928 %add40_4_4_19 = fadd i32 %add40_4_4_18, i32 %mul_4_4_19

]]></Node>
<StgValue><ssdm name="add40_4_4_19"/></StgValue>
</operation>
</state>

<state id="1687" st_id="1688">

<operation id="8383" st_id="1687" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3954" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2931 %add40_4_4_1 = fadd i32 %add40_4_4_19, i32 %mul_4_4_1

]]></Node>
<StgValue><ssdm name="add40_4_4_1"/></StgValue>
</operation>
</state>

<state id="1688" st_id="1689">

<operation id="8384" st_id="1688" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3954" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2931 %add40_4_4_1 = fadd i32 %add40_4_4_19, i32 %mul_4_4_1

]]></Node>
<StgValue><ssdm name="add40_4_4_1"/></StgValue>
</operation>
</state>

<state id="1689" st_id="1690">

<operation id="8385" st_id="1689" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3954" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2931 %add40_4_4_1 = fadd i32 %add40_4_4_19, i32 %mul_4_4_1

]]></Node>
<StgValue><ssdm name="add40_4_4_1"/></StgValue>
</operation>
</state>

<state id="1690" st_id="1691">

<operation id="8386" st_id="1690" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3954" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2931 %add40_4_4_1 = fadd i32 %add40_4_4_19, i32 %mul_4_4_1

]]></Node>
<StgValue><ssdm name="add40_4_4_1"/></StgValue>
</operation>
</state>

<state id="1691" st_id="1692">

<operation id="8387" st_id="1691" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3957" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2934 %add40_4_4_1_1 = fadd i32 %add40_4_4_1, i32 %mul_4_4_1_1

]]></Node>
<StgValue><ssdm name="add40_4_4_1_1"/></StgValue>
</operation>
</state>

<state id="1692" st_id="1693">

<operation id="8388" st_id="1692" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3957" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2934 %add40_4_4_1_1 = fadd i32 %add40_4_4_1, i32 %mul_4_4_1_1

]]></Node>
<StgValue><ssdm name="add40_4_4_1_1"/></StgValue>
</operation>
</state>

<state id="1693" st_id="1694">

<operation id="8389" st_id="1693" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3957" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2934 %add40_4_4_1_1 = fadd i32 %add40_4_4_1, i32 %mul_4_4_1_1

]]></Node>
<StgValue><ssdm name="add40_4_4_1_1"/></StgValue>
</operation>
</state>

<state id="1694" st_id="1695">

<operation id="8390" st_id="1694" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3957" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2934 %add40_4_4_1_1 = fadd i32 %add40_4_4_1, i32 %mul_4_4_1_1

]]></Node>
<StgValue><ssdm name="add40_4_4_1_1"/></StgValue>
</operation>
</state>

<state id="1695" st_id="1696">

<operation id="8391" st_id="1695" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3960" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2937 %add40_4_4_1_2 = fadd i32 %add40_4_4_1_1, i32 %mul_4_4_1_2

]]></Node>
<StgValue><ssdm name="add40_4_4_1_2"/></StgValue>
</operation>
</state>

<state id="1696" st_id="1697">

<operation id="8392" st_id="1696" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3960" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2937 %add40_4_4_1_2 = fadd i32 %add40_4_4_1_1, i32 %mul_4_4_1_2

]]></Node>
<StgValue><ssdm name="add40_4_4_1_2"/></StgValue>
</operation>
</state>

<state id="1697" st_id="1698">

<operation id="8393" st_id="1697" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3960" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2937 %add40_4_4_1_2 = fadd i32 %add40_4_4_1_1, i32 %mul_4_4_1_2

]]></Node>
<StgValue><ssdm name="add40_4_4_1_2"/></StgValue>
</operation>
</state>

<state id="1698" st_id="1699">

<operation id="8394" st_id="1698" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3960" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2937 %add40_4_4_1_2 = fadd i32 %add40_4_4_1_1, i32 %mul_4_4_1_2

]]></Node>
<StgValue><ssdm name="add40_4_4_1_2"/></StgValue>
</operation>
</state>

<state id="1699" st_id="1700">

<operation id="8395" st_id="1699" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3963" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2940 %add40_4_4_1_3 = fadd i32 %add40_4_4_1_2, i32 %mul_4_4_1_3

]]></Node>
<StgValue><ssdm name="add40_4_4_1_3"/></StgValue>
</operation>
</state>

<state id="1700" st_id="1701">

<operation id="8396" st_id="1700" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3963" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2940 %add40_4_4_1_3 = fadd i32 %add40_4_4_1_2, i32 %mul_4_4_1_3

]]></Node>
<StgValue><ssdm name="add40_4_4_1_3"/></StgValue>
</operation>
</state>

<state id="1701" st_id="1702">

<operation id="8397" st_id="1701" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3963" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2940 %add40_4_4_1_3 = fadd i32 %add40_4_4_1_2, i32 %mul_4_4_1_3

]]></Node>
<StgValue><ssdm name="add40_4_4_1_3"/></StgValue>
</operation>
</state>

<state id="1702" st_id="1703">

<operation id="8398" st_id="1702" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3963" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2940 %add40_4_4_1_3 = fadd i32 %add40_4_4_1_2, i32 %mul_4_4_1_3

]]></Node>
<StgValue><ssdm name="add40_4_4_1_3"/></StgValue>
</operation>
</state>

<state id="1703" st_id="1704">

<operation id="8399" st_id="1703" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3966" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2943 %add40_4_4_1_4 = fadd i32 %add40_4_4_1_3, i32 %mul_4_4_1_4

]]></Node>
<StgValue><ssdm name="add40_4_4_1_4"/></StgValue>
</operation>
</state>

<state id="1704" st_id="1705">

<operation id="8400" st_id="1704" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3966" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2943 %add40_4_4_1_4 = fadd i32 %add40_4_4_1_3, i32 %mul_4_4_1_4

]]></Node>
<StgValue><ssdm name="add40_4_4_1_4"/></StgValue>
</operation>
</state>

<state id="1705" st_id="1706">

<operation id="8401" st_id="1705" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3966" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2943 %add40_4_4_1_4 = fadd i32 %add40_4_4_1_3, i32 %mul_4_4_1_4

]]></Node>
<StgValue><ssdm name="add40_4_4_1_4"/></StgValue>
</operation>
</state>

<state id="1706" st_id="1707">

<operation id="8402" st_id="1706" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3966" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2943 %add40_4_4_1_4 = fadd i32 %add40_4_4_1_3, i32 %mul_4_4_1_4

]]></Node>
<StgValue><ssdm name="add40_4_4_1_4"/></StgValue>
</operation>
</state>

<state id="1707" st_id="1708">

<operation id="8403" st_id="1707" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3969" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2946 %add40_4_4_1_5 = fadd i32 %add40_4_4_1_4, i32 %mul_4_4_1_5

]]></Node>
<StgValue><ssdm name="add40_4_4_1_5"/></StgValue>
</operation>
</state>

<state id="1708" st_id="1709">

<operation id="8404" st_id="1708" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3969" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2946 %add40_4_4_1_5 = fadd i32 %add40_4_4_1_4, i32 %mul_4_4_1_5

]]></Node>
<StgValue><ssdm name="add40_4_4_1_5"/></StgValue>
</operation>
</state>

<state id="1709" st_id="1710">

<operation id="8405" st_id="1709" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3969" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2946 %add40_4_4_1_5 = fadd i32 %add40_4_4_1_4, i32 %mul_4_4_1_5

]]></Node>
<StgValue><ssdm name="add40_4_4_1_5"/></StgValue>
</operation>
</state>

<state id="1710" st_id="1711">

<operation id="8406" st_id="1710" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3969" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2946 %add40_4_4_1_5 = fadd i32 %add40_4_4_1_4, i32 %mul_4_4_1_5

]]></Node>
<StgValue><ssdm name="add40_4_4_1_5"/></StgValue>
</operation>
</state>

<state id="1711" st_id="1712">

<operation id="8407" st_id="1711" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3972" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2949 %add40_4_4_1_6 = fadd i32 %add40_4_4_1_5, i32 %mul_4_4_1_6

]]></Node>
<StgValue><ssdm name="add40_4_4_1_6"/></StgValue>
</operation>
</state>

<state id="1712" st_id="1713">

<operation id="8408" st_id="1712" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3972" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2949 %add40_4_4_1_6 = fadd i32 %add40_4_4_1_5, i32 %mul_4_4_1_6

]]></Node>
<StgValue><ssdm name="add40_4_4_1_6"/></StgValue>
</operation>
</state>

<state id="1713" st_id="1714">

<operation id="8409" st_id="1713" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3972" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2949 %add40_4_4_1_6 = fadd i32 %add40_4_4_1_5, i32 %mul_4_4_1_6

]]></Node>
<StgValue><ssdm name="add40_4_4_1_6"/></StgValue>
</operation>
</state>

<state id="1714" st_id="1715">

<operation id="8410" st_id="1714" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3972" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2949 %add40_4_4_1_6 = fadd i32 %add40_4_4_1_5, i32 %mul_4_4_1_6

]]></Node>
<StgValue><ssdm name="add40_4_4_1_6"/></StgValue>
</operation>
</state>

<state id="1715" st_id="1716">

<operation id="8411" st_id="1715" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3975" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2952 %add40_4_4_1_7 = fadd i32 %add40_4_4_1_6, i32 %mul_4_4_1_7

]]></Node>
<StgValue><ssdm name="add40_4_4_1_7"/></StgValue>
</operation>
</state>

<state id="1716" st_id="1717">

<operation id="8412" st_id="1716" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3975" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2952 %add40_4_4_1_7 = fadd i32 %add40_4_4_1_6, i32 %mul_4_4_1_7

]]></Node>
<StgValue><ssdm name="add40_4_4_1_7"/></StgValue>
</operation>
</state>

<state id="1717" st_id="1718">

<operation id="8413" st_id="1717" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3975" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2952 %add40_4_4_1_7 = fadd i32 %add40_4_4_1_6, i32 %mul_4_4_1_7

]]></Node>
<StgValue><ssdm name="add40_4_4_1_7"/></StgValue>
</operation>
</state>

<state id="1718" st_id="1719">

<operation id="8414" st_id="1718" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3975" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2952 %add40_4_4_1_7 = fadd i32 %add40_4_4_1_6, i32 %mul_4_4_1_7

]]></Node>
<StgValue><ssdm name="add40_4_4_1_7"/></StgValue>
</operation>
</state>

<state id="1719" st_id="1720">

<operation id="8415" st_id="1719" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3978" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2955 %add40_4_4_1_8 = fadd i32 %add40_4_4_1_7, i32 %mul_4_4_1_8

]]></Node>
<StgValue><ssdm name="add40_4_4_1_8"/></StgValue>
</operation>
</state>

<state id="1720" st_id="1721">

<operation id="8416" st_id="1720" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3978" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2955 %add40_4_4_1_8 = fadd i32 %add40_4_4_1_7, i32 %mul_4_4_1_8

]]></Node>
<StgValue><ssdm name="add40_4_4_1_8"/></StgValue>
</operation>
</state>

<state id="1721" st_id="1722">

<operation id="8417" st_id="1721" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3978" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2955 %add40_4_4_1_8 = fadd i32 %add40_4_4_1_7, i32 %mul_4_4_1_8

]]></Node>
<StgValue><ssdm name="add40_4_4_1_8"/></StgValue>
</operation>
</state>

<state id="1722" st_id="1723">

<operation id="8418" st_id="1722" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3978" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2955 %add40_4_4_1_8 = fadd i32 %add40_4_4_1_7, i32 %mul_4_4_1_8

]]></Node>
<StgValue><ssdm name="add40_4_4_1_8"/></StgValue>
</operation>
</state>

<state id="1723" st_id="1724">

<operation id="8419" st_id="1723" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3981" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2958 %add40_4_4_1_9 = fadd i32 %add40_4_4_1_8, i32 %mul_4_4_1_9

]]></Node>
<StgValue><ssdm name="add40_4_4_1_9"/></StgValue>
</operation>
</state>

<state id="1724" st_id="1725">

<operation id="8420" st_id="1724" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3981" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2958 %add40_4_4_1_9 = fadd i32 %add40_4_4_1_8, i32 %mul_4_4_1_9

]]></Node>
<StgValue><ssdm name="add40_4_4_1_9"/></StgValue>
</operation>
</state>

<state id="1725" st_id="1726">

<operation id="8421" st_id="1725" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3981" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2958 %add40_4_4_1_9 = fadd i32 %add40_4_4_1_8, i32 %mul_4_4_1_9

]]></Node>
<StgValue><ssdm name="add40_4_4_1_9"/></StgValue>
</operation>
</state>

<state id="1726" st_id="1727">

<operation id="8422" st_id="1726" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3981" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2958 %add40_4_4_1_9 = fadd i32 %add40_4_4_1_8, i32 %mul_4_4_1_9

]]></Node>
<StgValue><ssdm name="add40_4_4_1_9"/></StgValue>
</operation>
</state>

<state id="1727" st_id="1728">

<operation id="8423" st_id="1727" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3984" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2961 %add40_4_4_1_s = fadd i32 %add40_4_4_1_9, i32 %mul_4_4_1_s

]]></Node>
<StgValue><ssdm name="add40_4_4_1_s"/></StgValue>
</operation>
</state>

<state id="1728" st_id="1729">

<operation id="8424" st_id="1728" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3984" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2961 %add40_4_4_1_s = fadd i32 %add40_4_4_1_9, i32 %mul_4_4_1_s

]]></Node>
<StgValue><ssdm name="add40_4_4_1_s"/></StgValue>
</operation>
</state>

<state id="1729" st_id="1730">

<operation id="8425" st_id="1729" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3984" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2961 %add40_4_4_1_s = fadd i32 %add40_4_4_1_9, i32 %mul_4_4_1_s

]]></Node>
<StgValue><ssdm name="add40_4_4_1_s"/></StgValue>
</operation>
</state>

<state id="1730" st_id="1731">

<operation id="8426" st_id="1730" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3984" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2961 %add40_4_4_1_s = fadd i32 %add40_4_4_1_9, i32 %mul_4_4_1_s

]]></Node>
<StgValue><ssdm name="add40_4_4_1_s"/></StgValue>
</operation>
</state>

<state id="1731" st_id="1732">

<operation id="8427" st_id="1731" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3987" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2964 %add40_4_4_1_10 = fadd i32 %add40_4_4_1_s, i32 %mul_4_4_1_10

]]></Node>
<StgValue><ssdm name="add40_4_4_1_10"/></StgValue>
</operation>
</state>

<state id="1732" st_id="1733">

<operation id="8428" st_id="1732" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3987" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2964 %add40_4_4_1_10 = fadd i32 %add40_4_4_1_s, i32 %mul_4_4_1_10

]]></Node>
<StgValue><ssdm name="add40_4_4_1_10"/></StgValue>
</operation>
</state>

<state id="1733" st_id="1734">

<operation id="8429" st_id="1733" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3987" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2964 %add40_4_4_1_10 = fadd i32 %add40_4_4_1_s, i32 %mul_4_4_1_10

]]></Node>
<StgValue><ssdm name="add40_4_4_1_10"/></StgValue>
</operation>
</state>

<state id="1734" st_id="1735">

<operation id="8430" st_id="1734" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3987" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2964 %add40_4_4_1_10 = fadd i32 %add40_4_4_1_s, i32 %mul_4_4_1_10

]]></Node>
<StgValue><ssdm name="add40_4_4_1_10"/></StgValue>
</operation>
</state>

<state id="1735" st_id="1736">

<operation id="8431" st_id="1735" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3990" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2967 %add40_4_4_1_11 = fadd i32 %add40_4_4_1_10, i32 %mul_4_4_1_11

]]></Node>
<StgValue><ssdm name="add40_4_4_1_11"/></StgValue>
</operation>
</state>

<state id="1736" st_id="1737">

<operation id="8432" st_id="1736" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3990" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2967 %add40_4_4_1_11 = fadd i32 %add40_4_4_1_10, i32 %mul_4_4_1_11

]]></Node>
<StgValue><ssdm name="add40_4_4_1_11"/></StgValue>
</operation>
</state>

<state id="1737" st_id="1738">

<operation id="8433" st_id="1737" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3990" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2967 %add40_4_4_1_11 = fadd i32 %add40_4_4_1_10, i32 %mul_4_4_1_11

]]></Node>
<StgValue><ssdm name="add40_4_4_1_11"/></StgValue>
</operation>
</state>

<state id="1738" st_id="1739">

<operation id="8434" st_id="1738" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3990" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2967 %add40_4_4_1_11 = fadd i32 %add40_4_4_1_10, i32 %mul_4_4_1_11

]]></Node>
<StgValue><ssdm name="add40_4_4_1_11"/></StgValue>
</operation>
</state>

<state id="1739" st_id="1740">

<operation id="8435" st_id="1739" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3993" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2970 %add40_4_4_1_12 = fadd i32 %add40_4_4_1_11, i32 %mul_4_4_1_12

]]></Node>
<StgValue><ssdm name="add40_4_4_1_12"/></StgValue>
</operation>
</state>

<state id="1740" st_id="1741">

<operation id="8436" st_id="1740" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3993" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2970 %add40_4_4_1_12 = fadd i32 %add40_4_4_1_11, i32 %mul_4_4_1_12

]]></Node>
<StgValue><ssdm name="add40_4_4_1_12"/></StgValue>
</operation>
</state>

<state id="1741" st_id="1742">

<operation id="8437" st_id="1741" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3993" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2970 %add40_4_4_1_12 = fadd i32 %add40_4_4_1_11, i32 %mul_4_4_1_12

]]></Node>
<StgValue><ssdm name="add40_4_4_1_12"/></StgValue>
</operation>
</state>

<state id="1742" st_id="1743">

<operation id="8438" st_id="1742" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3993" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2970 %add40_4_4_1_12 = fadd i32 %add40_4_4_1_11, i32 %mul_4_4_1_12

]]></Node>
<StgValue><ssdm name="add40_4_4_1_12"/></StgValue>
</operation>
</state>

<state id="1743" st_id="1744">

<operation id="8439" st_id="1743" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3996" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2973 %add40_4_4_1_13 = fadd i32 %add40_4_4_1_12, i32 %mul_4_4_1_13

]]></Node>
<StgValue><ssdm name="add40_4_4_1_13"/></StgValue>
</operation>
</state>

<state id="1744" st_id="1745">

<operation id="8440" st_id="1744" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3996" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2973 %add40_4_4_1_13 = fadd i32 %add40_4_4_1_12, i32 %mul_4_4_1_13

]]></Node>
<StgValue><ssdm name="add40_4_4_1_13"/></StgValue>
</operation>
</state>

<state id="1745" st_id="1746">

<operation id="8441" st_id="1745" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3996" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2973 %add40_4_4_1_13 = fadd i32 %add40_4_4_1_12, i32 %mul_4_4_1_13

]]></Node>
<StgValue><ssdm name="add40_4_4_1_13"/></StgValue>
</operation>
</state>

<state id="1746" st_id="1747">

<operation id="8442" st_id="1746" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3996" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2973 %add40_4_4_1_13 = fadd i32 %add40_4_4_1_12, i32 %mul_4_4_1_13

]]></Node>
<StgValue><ssdm name="add40_4_4_1_13"/></StgValue>
</operation>
</state>

<state id="1747" st_id="1748">

<operation id="8443" st_id="1747" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3999" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2976 %add40_4_4_1_14 = fadd i32 %add40_4_4_1_13, i32 %mul_4_4_1_14

]]></Node>
<StgValue><ssdm name="add40_4_4_1_14"/></StgValue>
</operation>
</state>

<state id="1748" st_id="1749">

<operation id="8444" st_id="1748" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3999" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2976 %add40_4_4_1_14 = fadd i32 %add40_4_4_1_13, i32 %mul_4_4_1_14

]]></Node>
<StgValue><ssdm name="add40_4_4_1_14"/></StgValue>
</operation>
</state>

<state id="1749" st_id="1750">

<operation id="8445" st_id="1749" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3999" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2976 %add40_4_4_1_14 = fadd i32 %add40_4_4_1_13, i32 %mul_4_4_1_14

]]></Node>
<StgValue><ssdm name="add40_4_4_1_14"/></StgValue>
</operation>
</state>

<state id="1750" st_id="1751">

<operation id="8446" st_id="1750" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3999" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2976 %add40_4_4_1_14 = fadd i32 %add40_4_4_1_13, i32 %mul_4_4_1_14

]]></Node>
<StgValue><ssdm name="add40_4_4_1_14"/></StgValue>
</operation>
</state>

<state id="1751" st_id="1752">

<operation id="8447" st_id="1751" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4002" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2979 %add40_4_4_1_15 = fadd i32 %add40_4_4_1_14, i32 %mul_4_4_1_15

]]></Node>
<StgValue><ssdm name="add40_4_4_1_15"/></StgValue>
</operation>
</state>

<state id="1752" st_id="1753">

<operation id="8448" st_id="1752" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4002" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2979 %add40_4_4_1_15 = fadd i32 %add40_4_4_1_14, i32 %mul_4_4_1_15

]]></Node>
<StgValue><ssdm name="add40_4_4_1_15"/></StgValue>
</operation>
</state>

<state id="1753" st_id="1754">

<operation id="8449" st_id="1753" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4002" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2979 %add40_4_4_1_15 = fadd i32 %add40_4_4_1_14, i32 %mul_4_4_1_15

]]></Node>
<StgValue><ssdm name="add40_4_4_1_15"/></StgValue>
</operation>
</state>

<state id="1754" st_id="1755">

<operation id="8450" st_id="1754" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4002" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2979 %add40_4_4_1_15 = fadd i32 %add40_4_4_1_14, i32 %mul_4_4_1_15

]]></Node>
<StgValue><ssdm name="add40_4_4_1_15"/></StgValue>
</operation>
</state>

<state id="1755" st_id="1756">

<operation id="8451" st_id="1755" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4005" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2982 %add40_4_4_1_16 = fadd i32 %add40_4_4_1_15, i32 %mul_4_4_1_16

]]></Node>
<StgValue><ssdm name="add40_4_4_1_16"/></StgValue>
</operation>
</state>

<state id="1756" st_id="1757">

<operation id="8452" st_id="1756" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4005" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2982 %add40_4_4_1_16 = fadd i32 %add40_4_4_1_15, i32 %mul_4_4_1_16

]]></Node>
<StgValue><ssdm name="add40_4_4_1_16"/></StgValue>
</operation>
</state>

<state id="1757" st_id="1758">

<operation id="8453" st_id="1757" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4005" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2982 %add40_4_4_1_16 = fadd i32 %add40_4_4_1_15, i32 %mul_4_4_1_16

]]></Node>
<StgValue><ssdm name="add40_4_4_1_16"/></StgValue>
</operation>
</state>

<state id="1758" st_id="1759">

<operation id="8454" st_id="1758" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4005" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2982 %add40_4_4_1_16 = fadd i32 %add40_4_4_1_15, i32 %mul_4_4_1_16

]]></Node>
<StgValue><ssdm name="add40_4_4_1_16"/></StgValue>
</operation>
</state>

<state id="1759" st_id="1760">

<operation id="8455" st_id="1759" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4008" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2985 %add40_4_4_1_17 = fadd i32 %add40_4_4_1_16, i32 %mul_4_4_1_17

]]></Node>
<StgValue><ssdm name="add40_4_4_1_17"/></StgValue>
</operation>
</state>

<state id="1760" st_id="1761">

<operation id="8456" st_id="1760" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4008" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2985 %add40_4_4_1_17 = fadd i32 %add40_4_4_1_16, i32 %mul_4_4_1_17

]]></Node>
<StgValue><ssdm name="add40_4_4_1_17"/></StgValue>
</operation>
</state>

<state id="1761" st_id="1762">

<operation id="8457" st_id="1761" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4008" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2985 %add40_4_4_1_17 = fadd i32 %add40_4_4_1_16, i32 %mul_4_4_1_17

]]></Node>
<StgValue><ssdm name="add40_4_4_1_17"/></StgValue>
</operation>
</state>

<state id="1762" st_id="1763">

<operation id="8458" st_id="1762" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4008" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2985 %add40_4_4_1_17 = fadd i32 %add40_4_4_1_16, i32 %mul_4_4_1_17

]]></Node>
<StgValue><ssdm name="add40_4_4_1_17"/></StgValue>
</operation>

<operation id="8723" st_id="1762" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4208" bw="0">
<![CDATA[
for.inc71.4.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="1763" st_id="1764">

<operation id="8459" st_id="1763" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4011" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2988 %add40_4_4_1_18 = fadd i32 %add40_4_4_1_17, i32 %mul_4_4_1_18

]]></Node>
<StgValue><ssdm name="add40_4_4_1_18"/></StgValue>
</operation>
</state>

<state id="1764" st_id="1765">

<operation id="8460" st_id="1764" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4011" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2988 %add40_4_4_1_18 = fadd i32 %add40_4_4_1_17, i32 %mul_4_4_1_18

]]></Node>
<StgValue><ssdm name="add40_4_4_1_18"/></StgValue>
</operation>
</state>

<state id="1765" st_id="1766">

<operation id="8461" st_id="1765" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4011" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2988 %add40_4_4_1_18 = fadd i32 %add40_4_4_1_17, i32 %mul_4_4_1_18

]]></Node>
<StgValue><ssdm name="add40_4_4_1_18"/></StgValue>
</operation>
</state>

<state id="1766" st_id="1767">

<operation id="8462" st_id="1766" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4011" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2988 %add40_4_4_1_18 = fadd i32 %add40_4_4_1_17, i32 %mul_4_4_1_18

]]></Node>
<StgValue><ssdm name="add40_4_4_1_18"/></StgValue>
</operation>
</state>

<state id="1767" st_id="1768">

<operation id="8463" st_id="1767" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4014" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2991 %add40_4_4_2 = fadd i32 %add40_4_4_1_18, i32 %mul_4_4_2

]]></Node>
<StgValue><ssdm name="add40_4_4_2"/></StgValue>
</operation>
</state>

<state id="1768" st_id="1769">

<operation id="8464" st_id="1768" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4014" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2991 %add40_4_4_2 = fadd i32 %add40_4_4_1_18, i32 %mul_4_4_2

]]></Node>
<StgValue><ssdm name="add40_4_4_2"/></StgValue>
</operation>
</state>

<state id="1769" st_id="1770">

<operation id="8465" st_id="1769" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4014" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2991 %add40_4_4_2 = fadd i32 %add40_4_4_1_18, i32 %mul_4_4_2

]]></Node>
<StgValue><ssdm name="add40_4_4_2"/></StgValue>
</operation>
</state>

<state id="1770" st_id="1771">

<operation id="8466" st_id="1770" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4014" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2991 %add40_4_4_2 = fadd i32 %add40_4_4_1_18, i32 %mul_4_4_2

]]></Node>
<StgValue><ssdm name="add40_4_4_2"/></StgValue>
</operation>
</state>

<state id="1771" st_id="1772">

<operation id="8467" st_id="1771" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4017" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2994 %add40_4_4_2_1 = fadd i32 %add40_4_4_2, i32 %mul_4_4_2_1

]]></Node>
<StgValue><ssdm name="add40_4_4_2_1"/></StgValue>
</operation>
</state>

<state id="1772" st_id="1773">

<operation id="8468" st_id="1772" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4017" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2994 %add40_4_4_2_1 = fadd i32 %add40_4_4_2, i32 %mul_4_4_2_1

]]></Node>
<StgValue><ssdm name="add40_4_4_2_1"/></StgValue>
</operation>
</state>

<state id="1773" st_id="1774">

<operation id="8469" st_id="1773" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4017" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2994 %add40_4_4_2_1 = fadd i32 %add40_4_4_2, i32 %mul_4_4_2_1

]]></Node>
<StgValue><ssdm name="add40_4_4_2_1"/></StgValue>
</operation>
</state>

<state id="1774" st_id="1775">

<operation id="8470" st_id="1774" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4017" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2994 %add40_4_4_2_1 = fadd i32 %add40_4_4_2, i32 %mul_4_4_2_1

]]></Node>
<StgValue><ssdm name="add40_4_4_2_1"/></StgValue>
</operation>
</state>

<state id="1775" st_id="1776">

<operation id="8471" st_id="1775" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4020" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2997 %add40_4_4_2_2 = fadd i32 %add40_4_4_2_1, i32 %mul_4_4_2_2

]]></Node>
<StgValue><ssdm name="add40_4_4_2_2"/></StgValue>
</operation>
</state>

<state id="1776" st_id="1777">

<operation id="8472" st_id="1776" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4020" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2997 %add40_4_4_2_2 = fadd i32 %add40_4_4_2_1, i32 %mul_4_4_2_2

]]></Node>
<StgValue><ssdm name="add40_4_4_2_2"/></StgValue>
</operation>
</state>

<state id="1777" st_id="1778">

<operation id="8473" st_id="1777" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4020" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2997 %add40_4_4_2_2 = fadd i32 %add40_4_4_2_1, i32 %mul_4_4_2_2

]]></Node>
<StgValue><ssdm name="add40_4_4_2_2"/></StgValue>
</operation>
</state>

<state id="1778" st_id="1779">

<operation id="8474" st_id="1778" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4020" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:2997 %add40_4_4_2_2 = fadd i32 %add40_4_4_2_1, i32 %mul_4_4_2_2

]]></Node>
<StgValue><ssdm name="add40_4_4_2_2"/></StgValue>
</operation>
</state>

<state id="1779" st_id="1780">

<operation id="8475" st_id="1779" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4023" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3000 %add40_4_4_2_3 = fadd i32 %add40_4_4_2_2, i32 %mul_4_4_2_3

]]></Node>
<StgValue><ssdm name="add40_4_4_2_3"/></StgValue>
</operation>
</state>

<state id="1780" st_id="1781">

<operation id="8476" st_id="1780" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4023" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3000 %add40_4_4_2_3 = fadd i32 %add40_4_4_2_2, i32 %mul_4_4_2_3

]]></Node>
<StgValue><ssdm name="add40_4_4_2_3"/></StgValue>
</operation>
</state>

<state id="1781" st_id="1782">

<operation id="8477" st_id="1781" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4023" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3000 %add40_4_4_2_3 = fadd i32 %add40_4_4_2_2, i32 %mul_4_4_2_3

]]></Node>
<StgValue><ssdm name="add40_4_4_2_3"/></StgValue>
</operation>
</state>

<state id="1782" st_id="1783">

<operation id="8478" st_id="1782" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4023" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3000 %add40_4_4_2_3 = fadd i32 %add40_4_4_2_2, i32 %mul_4_4_2_3

]]></Node>
<StgValue><ssdm name="add40_4_4_2_3"/></StgValue>
</operation>
</state>

<state id="1783" st_id="1784">

<operation id="8479" st_id="1783" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4026" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3003 %add40_4_4_2_4 = fadd i32 %add40_4_4_2_3, i32 %mul_4_4_2_4

]]></Node>
<StgValue><ssdm name="add40_4_4_2_4"/></StgValue>
</operation>
</state>

<state id="1784" st_id="1785">

<operation id="8480" st_id="1784" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4026" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3003 %add40_4_4_2_4 = fadd i32 %add40_4_4_2_3, i32 %mul_4_4_2_4

]]></Node>
<StgValue><ssdm name="add40_4_4_2_4"/></StgValue>
</operation>
</state>

<state id="1785" st_id="1786">

<operation id="8481" st_id="1785" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4026" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3003 %add40_4_4_2_4 = fadd i32 %add40_4_4_2_3, i32 %mul_4_4_2_4

]]></Node>
<StgValue><ssdm name="add40_4_4_2_4"/></StgValue>
</operation>
</state>

<state id="1786" st_id="1787">

<operation id="8482" st_id="1786" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4026" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3003 %add40_4_4_2_4 = fadd i32 %add40_4_4_2_3, i32 %mul_4_4_2_4

]]></Node>
<StgValue><ssdm name="add40_4_4_2_4"/></StgValue>
</operation>
</state>

<state id="1787" st_id="1788">

<operation id="8483" st_id="1787" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4029" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3006 %add40_4_4_2_5 = fadd i32 %add40_4_4_2_4, i32 %mul_4_4_2_5

]]></Node>
<StgValue><ssdm name="add40_4_4_2_5"/></StgValue>
</operation>
</state>

<state id="1788" st_id="1789">

<operation id="8484" st_id="1788" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4029" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3006 %add40_4_4_2_5 = fadd i32 %add40_4_4_2_4, i32 %mul_4_4_2_5

]]></Node>
<StgValue><ssdm name="add40_4_4_2_5"/></StgValue>
</operation>
</state>

<state id="1789" st_id="1790">

<operation id="8485" st_id="1789" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4029" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3006 %add40_4_4_2_5 = fadd i32 %add40_4_4_2_4, i32 %mul_4_4_2_5

]]></Node>
<StgValue><ssdm name="add40_4_4_2_5"/></StgValue>
</operation>
</state>

<state id="1790" st_id="1791">

<operation id="8486" st_id="1790" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4029" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3006 %add40_4_4_2_5 = fadd i32 %add40_4_4_2_4, i32 %mul_4_4_2_5

]]></Node>
<StgValue><ssdm name="add40_4_4_2_5"/></StgValue>
</operation>
</state>

<state id="1791" st_id="1792">

<operation id="8487" st_id="1791" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4032" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3009 %add40_4_4_2_6 = fadd i32 %add40_4_4_2_5, i32 %mul_4_4_2_6

]]></Node>
<StgValue><ssdm name="add40_4_4_2_6"/></StgValue>
</operation>
</state>

<state id="1792" st_id="1793">

<operation id="8488" st_id="1792" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4032" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3009 %add40_4_4_2_6 = fadd i32 %add40_4_4_2_5, i32 %mul_4_4_2_6

]]></Node>
<StgValue><ssdm name="add40_4_4_2_6"/></StgValue>
</operation>
</state>

<state id="1793" st_id="1794">

<operation id="8489" st_id="1793" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4032" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3009 %add40_4_4_2_6 = fadd i32 %add40_4_4_2_5, i32 %mul_4_4_2_6

]]></Node>
<StgValue><ssdm name="add40_4_4_2_6"/></StgValue>
</operation>
</state>

<state id="1794" st_id="1795">

<operation id="8490" st_id="1794" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4032" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3009 %add40_4_4_2_6 = fadd i32 %add40_4_4_2_5, i32 %mul_4_4_2_6

]]></Node>
<StgValue><ssdm name="add40_4_4_2_6"/></StgValue>
</operation>
</state>

<state id="1795" st_id="1796">

<operation id="8491" st_id="1795" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4035" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3012 %add40_4_4_2_7 = fadd i32 %add40_4_4_2_6, i32 %mul_4_4_2_7

]]></Node>
<StgValue><ssdm name="add40_4_4_2_7"/></StgValue>
</operation>
</state>

<state id="1796" st_id="1797">

<operation id="8492" st_id="1796" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4035" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3012 %add40_4_4_2_7 = fadd i32 %add40_4_4_2_6, i32 %mul_4_4_2_7

]]></Node>
<StgValue><ssdm name="add40_4_4_2_7"/></StgValue>
</operation>
</state>

<state id="1797" st_id="1798">

<operation id="8493" st_id="1797" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4035" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3012 %add40_4_4_2_7 = fadd i32 %add40_4_4_2_6, i32 %mul_4_4_2_7

]]></Node>
<StgValue><ssdm name="add40_4_4_2_7"/></StgValue>
</operation>
</state>

<state id="1798" st_id="1799">

<operation id="8494" st_id="1798" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4035" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3012 %add40_4_4_2_7 = fadd i32 %add40_4_4_2_6, i32 %mul_4_4_2_7

]]></Node>
<StgValue><ssdm name="add40_4_4_2_7"/></StgValue>
</operation>
</state>

<state id="1799" st_id="1800">

<operation id="8495" st_id="1799" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4038" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3015 %add40_4_4_2_8 = fadd i32 %add40_4_4_2_7, i32 %mul_4_4_2_8

]]></Node>
<StgValue><ssdm name="add40_4_4_2_8"/></StgValue>
</operation>
</state>

<state id="1800" st_id="1801">

<operation id="8496" st_id="1800" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4038" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3015 %add40_4_4_2_8 = fadd i32 %add40_4_4_2_7, i32 %mul_4_4_2_8

]]></Node>
<StgValue><ssdm name="add40_4_4_2_8"/></StgValue>
</operation>
</state>

<state id="1801" st_id="1802">

<operation id="8497" st_id="1801" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4038" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3015 %add40_4_4_2_8 = fadd i32 %add40_4_4_2_7, i32 %mul_4_4_2_8

]]></Node>
<StgValue><ssdm name="add40_4_4_2_8"/></StgValue>
</operation>
</state>

<state id="1802" st_id="1803">

<operation id="8498" st_id="1802" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4038" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3015 %add40_4_4_2_8 = fadd i32 %add40_4_4_2_7, i32 %mul_4_4_2_8

]]></Node>
<StgValue><ssdm name="add40_4_4_2_8"/></StgValue>
</operation>
</state>

<state id="1803" st_id="1804">

<operation id="8499" st_id="1803" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4041" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3018 %add40_4_4_2_9 = fadd i32 %add40_4_4_2_8, i32 %mul_4_4_2_9

]]></Node>
<StgValue><ssdm name="add40_4_4_2_9"/></StgValue>
</operation>
</state>

<state id="1804" st_id="1805">

<operation id="8500" st_id="1804" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4041" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3018 %add40_4_4_2_9 = fadd i32 %add40_4_4_2_8, i32 %mul_4_4_2_9

]]></Node>
<StgValue><ssdm name="add40_4_4_2_9"/></StgValue>
</operation>
</state>

<state id="1805" st_id="1806">

<operation id="8501" st_id="1805" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4041" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3018 %add40_4_4_2_9 = fadd i32 %add40_4_4_2_8, i32 %mul_4_4_2_9

]]></Node>
<StgValue><ssdm name="add40_4_4_2_9"/></StgValue>
</operation>
</state>

<state id="1806" st_id="1807">

<operation id="8502" st_id="1806" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4041" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3018 %add40_4_4_2_9 = fadd i32 %add40_4_4_2_8, i32 %mul_4_4_2_9

]]></Node>
<StgValue><ssdm name="add40_4_4_2_9"/></StgValue>
</operation>
</state>

<state id="1807" st_id="1808">

<operation id="8503" st_id="1807" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4044" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3021 %add40_4_4_2_s = fadd i32 %add40_4_4_2_9, i32 %mul_4_4_2_s

]]></Node>
<StgValue><ssdm name="add40_4_4_2_s"/></StgValue>
</operation>
</state>

<state id="1808" st_id="1809">

<operation id="8504" st_id="1808" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4044" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3021 %add40_4_4_2_s = fadd i32 %add40_4_4_2_9, i32 %mul_4_4_2_s

]]></Node>
<StgValue><ssdm name="add40_4_4_2_s"/></StgValue>
</operation>
</state>

<state id="1809" st_id="1810">

<operation id="8505" st_id="1809" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4044" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3021 %add40_4_4_2_s = fadd i32 %add40_4_4_2_9, i32 %mul_4_4_2_s

]]></Node>
<StgValue><ssdm name="add40_4_4_2_s"/></StgValue>
</operation>
</state>

<state id="1810" st_id="1811">

<operation id="8506" st_id="1810" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4044" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3021 %add40_4_4_2_s = fadd i32 %add40_4_4_2_9, i32 %mul_4_4_2_s

]]></Node>
<StgValue><ssdm name="add40_4_4_2_s"/></StgValue>
</operation>
</state>

<state id="1811" st_id="1812">

<operation id="8507" st_id="1811" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4047" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3024 %add40_4_4_2_10 = fadd i32 %add40_4_4_2_s, i32 %mul_4_4_2_10

]]></Node>
<StgValue><ssdm name="add40_4_4_2_10"/></StgValue>
</operation>
</state>

<state id="1812" st_id="1813">

<operation id="8508" st_id="1812" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4047" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3024 %add40_4_4_2_10 = fadd i32 %add40_4_4_2_s, i32 %mul_4_4_2_10

]]></Node>
<StgValue><ssdm name="add40_4_4_2_10"/></StgValue>
</operation>
</state>

<state id="1813" st_id="1814">

<operation id="8509" st_id="1813" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4047" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3024 %add40_4_4_2_10 = fadd i32 %add40_4_4_2_s, i32 %mul_4_4_2_10

]]></Node>
<StgValue><ssdm name="add40_4_4_2_10"/></StgValue>
</operation>
</state>

<state id="1814" st_id="1815">

<operation id="8510" st_id="1814" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4047" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3024 %add40_4_4_2_10 = fadd i32 %add40_4_4_2_s, i32 %mul_4_4_2_10

]]></Node>
<StgValue><ssdm name="add40_4_4_2_10"/></StgValue>
</operation>
</state>

<state id="1815" st_id="1816">

<operation id="8511" st_id="1815" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4050" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3027 %add40_4_4_2_11 = fadd i32 %add40_4_4_2_10, i32 %mul_4_4_2_11

]]></Node>
<StgValue><ssdm name="add40_4_4_2_11"/></StgValue>
</operation>
</state>

<state id="1816" st_id="1817">

<operation id="8512" st_id="1816" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4050" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3027 %add40_4_4_2_11 = fadd i32 %add40_4_4_2_10, i32 %mul_4_4_2_11

]]></Node>
<StgValue><ssdm name="add40_4_4_2_11"/></StgValue>
</operation>
</state>

<state id="1817" st_id="1818">

<operation id="8513" st_id="1817" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4050" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3027 %add40_4_4_2_11 = fadd i32 %add40_4_4_2_10, i32 %mul_4_4_2_11

]]></Node>
<StgValue><ssdm name="add40_4_4_2_11"/></StgValue>
</operation>
</state>

<state id="1818" st_id="1819">

<operation id="8514" st_id="1818" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4050" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3027 %add40_4_4_2_11 = fadd i32 %add40_4_4_2_10, i32 %mul_4_4_2_11

]]></Node>
<StgValue><ssdm name="add40_4_4_2_11"/></StgValue>
</operation>
</state>

<state id="1819" st_id="1820">

<operation id="8515" st_id="1819" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4053" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3030 %add40_4_4_2_12 = fadd i32 %add40_4_4_2_11, i32 %mul_4_4_2_12

]]></Node>
<StgValue><ssdm name="add40_4_4_2_12"/></StgValue>
</operation>
</state>

<state id="1820" st_id="1821">

<operation id="8516" st_id="1820" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4053" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3030 %add40_4_4_2_12 = fadd i32 %add40_4_4_2_11, i32 %mul_4_4_2_12

]]></Node>
<StgValue><ssdm name="add40_4_4_2_12"/></StgValue>
</operation>
</state>

<state id="1821" st_id="1822">

<operation id="8517" st_id="1821" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4053" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3030 %add40_4_4_2_12 = fadd i32 %add40_4_4_2_11, i32 %mul_4_4_2_12

]]></Node>
<StgValue><ssdm name="add40_4_4_2_12"/></StgValue>
</operation>
</state>

<state id="1822" st_id="1823">

<operation id="8518" st_id="1822" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4053" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3030 %add40_4_4_2_12 = fadd i32 %add40_4_4_2_11, i32 %mul_4_4_2_12

]]></Node>
<StgValue><ssdm name="add40_4_4_2_12"/></StgValue>
</operation>
</state>

<state id="1823" st_id="1824">

<operation id="8519" st_id="1823" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4056" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3033 %add40_4_4_2_13 = fadd i32 %add40_4_4_2_12, i32 %mul_4_4_2_13

]]></Node>
<StgValue><ssdm name="add40_4_4_2_13"/></StgValue>
</operation>
</state>

<state id="1824" st_id="1825">

<operation id="8520" st_id="1824" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4056" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3033 %add40_4_4_2_13 = fadd i32 %add40_4_4_2_12, i32 %mul_4_4_2_13

]]></Node>
<StgValue><ssdm name="add40_4_4_2_13"/></StgValue>
</operation>
</state>

<state id="1825" st_id="1826">

<operation id="8521" st_id="1825" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4056" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3033 %add40_4_4_2_13 = fadd i32 %add40_4_4_2_12, i32 %mul_4_4_2_13

]]></Node>
<StgValue><ssdm name="add40_4_4_2_13"/></StgValue>
</operation>
</state>

<state id="1826" st_id="1827">

<operation id="8522" st_id="1826" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4056" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3033 %add40_4_4_2_13 = fadd i32 %add40_4_4_2_12, i32 %mul_4_4_2_13

]]></Node>
<StgValue><ssdm name="add40_4_4_2_13"/></StgValue>
</operation>
</state>

<state id="1827" st_id="1828">

<operation id="8523" st_id="1827" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4059" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3036 %add40_4_4_2_14 = fadd i32 %add40_4_4_2_13, i32 %mul_4_4_2_14

]]></Node>
<StgValue><ssdm name="add40_4_4_2_14"/></StgValue>
</operation>
</state>

<state id="1828" st_id="1829">

<operation id="8524" st_id="1828" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4059" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3036 %add40_4_4_2_14 = fadd i32 %add40_4_4_2_13, i32 %mul_4_4_2_14

]]></Node>
<StgValue><ssdm name="add40_4_4_2_14"/></StgValue>
</operation>
</state>

<state id="1829" st_id="1830">

<operation id="8525" st_id="1829" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4059" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3036 %add40_4_4_2_14 = fadd i32 %add40_4_4_2_13, i32 %mul_4_4_2_14

]]></Node>
<StgValue><ssdm name="add40_4_4_2_14"/></StgValue>
</operation>
</state>

<state id="1830" st_id="1831">

<operation id="8526" st_id="1830" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4059" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3036 %add40_4_4_2_14 = fadd i32 %add40_4_4_2_13, i32 %mul_4_4_2_14

]]></Node>
<StgValue><ssdm name="add40_4_4_2_14"/></StgValue>
</operation>
</state>

<state id="1831" st_id="1832">

<operation id="8527" st_id="1831" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4062" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3039 %add40_4_4_2_15 = fadd i32 %add40_4_4_2_14, i32 %mul_4_4_2_15

]]></Node>
<StgValue><ssdm name="add40_4_4_2_15"/></StgValue>
</operation>
</state>

<state id="1832" st_id="1833">

<operation id="8528" st_id="1832" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4062" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3039 %add40_4_4_2_15 = fadd i32 %add40_4_4_2_14, i32 %mul_4_4_2_15

]]></Node>
<StgValue><ssdm name="add40_4_4_2_15"/></StgValue>
</operation>
</state>

<state id="1833" st_id="1834">

<operation id="8529" st_id="1833" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4062" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3039 %add40_4_4_2_15 = fadd i32 %add40_4_4_2_14, i32 %mul_4_4_2_15

]]></Node>
<StgValue><ssdm name="add40_4_4_2_15"/></StgValue>
</operation>
</state>

<state id="1834" st_id="1835">

<operation id="8530" st_id="1834" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4062" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3039 %add40_4_4_2_15 = fadd i32 %add40_4_4_2_14, i32 %mul_4_4_2_15

]]></Node>
<StgValue><ssdm name="add40_4_4_2_15"/></StgValue>
</operation>
</state>

<state id="1835" st_id="1836">

<operation id="8531" st_id="1835" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4065" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3042 %add40_4_4_2_16 = fadd i32 %add40_4_4_2_15, i32 %mul_4_4_2_16

]]></Node>
<StgValue><ssdm name="add40_4_4_2_16"/></StgValue>
</operation>
</state>

<state id="1836" st_id="1837">

<operation id="8532" st_id="1836" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4065" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3042 %add40_4_4_2_16 = fadd i32 %add40_4_4_2_15, i32 %mul_4_4_2_16

]]></Node>
<StgValue><ssdm name="add40_4_4_2_16"/></StgValue>
</operation>
</state>

<state id="1837" st_id="1838">

<operation id="8533" st_id="1837" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4065" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3042 %add40_4_4_2_16 = fadd i32 %add40_4_4_2_15, i32 %mul_4_4_2_16

]]></Node>
<StgValue><ssdm name="add40_4_4_2_16"/></StgValue>
</operation>
</state>

<state id="1838" st_id="1839">

<operation id="8534" st_id="1838" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4065" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3042 %add40_4_4_2_16 = fadd i32 %add40_4_4_2_15, i32 %mul_4_4_2_16

]]></Node>
<StgValue><ssdm name="add40_4_4_2_16"/></StgValue>
</operation>
</state>

<state id="1839" st_id="1840">

<operation id="8535" st_id="1839" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4068" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3045 %add40_4_4_2_17 = fadd i32 %add40_4_4_2_16, i32 %mul_4_4_2_17

]]></Node>
<StgValue><ssdm name="add40_4_4_2_17"/></StgValue>
</operation>
</state>

<state id="1840" st_id="1841">

<operation id="8536" st_id="1840" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4068" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3045 %add40_4_4_2_17 = fadd i32 %add40_4_4_2_16, i32 %mul_4_4_2_17

]]></Node>
<StgValue><ssdm name="add40_4_4_2_17"/></StgValue>
</operation>
</state>

<state id="1841" st_id="1842">

<operation id="8537" st_id="1841" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4068" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3045 %add40_4_4_2_17 = fadd i32 %add40_4_4_2_16, i32 %mul_4_4_2_17

]]></Node>
<StgValue><ssdm name="add40_4_4_2_17"/></StgValue>
</operation>
</state>

<state id="1842" st_id="1843">

<operation id="8538" st_id="1842" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4068" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3045 %add40_4_4_2_17 = fadd i32 %add40_4_4_2_16, i32 %mul_4_4_2_17

]]></Node>
<StgValue><ssdm name="add40_4_4_2_17"/></StgValue>
</operation>
</state>

<state id="1843" st_id="1844">

<operation id="8539" st_id="1843" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4071" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3048 %add40_4_4_2_18 = fadd i32 %add40_4_4_2_17, i32 %mul_4_4_2_18

]]></Node>
<StgValue><ssdm name="add40_4_4_2_18"/></StgValue>
</operation>
</state>

<state id="1844" st_id="1845">

<operation id="8540" st_id="1844" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4071" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3048 %add40_4_4_2_18 = fadd i32 %add40_4_4_2_17, i32 %mul_4_4_2_18

]]></Node>
<StgValue><ssdm name="add40_4_4_2_18"/></StgValue>
</operation>
</state>

<state id="1845" st_id="1846">

<operation id="8541" st_id="1845" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4071" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3048 %add40_4_4_2_18 = fadd i32 %add40_4_4_2_17, i32 %mul_4_4_2_18

]]></Node>
<StgValue><ssdm name="add40_4_4_2_18"/></StgValue>
</operation>
</state>

<state id="1846" st_id="1847">

<operation id="8542" st_id="1846" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4071" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3048 %add40_4_4_2_18 = fadd i32 %add40_4_4_2_17, i32 %mul_4_4_2_18

]]></Node>
<StgValue><ssdm name="add40_4_4_2_18"/></StgValue>
</operation>
</state>

<state id="1847" st_id="1848">

<operation id="8543" st_id="1847" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4074" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3051 %add40_4_4_3 = fadd i32 %add40_4_4_2_18, i32 %mul_4_4_3

]]></Node>
<StgValue><ssdm name="add40_4_4_3"/></StgValue>
</operation>
</state>

<state id="1848" st_id="1849">

<operation id="8544" st_id="1848" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4074" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3051 %add40_4_4_3 = fadd i32 %add40_4_4_2_18, i32 %mul_4_4_3

]]></Node>
<StgValue><ssdm name="add40_4_4_3"/></StgValue>
</operation>
</state>

<state id="1849" st_id="1850">

<operation id="8545" st_id="1849" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4074" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3051 %add40_4_4_3 = fadd i32 %add40_4_4_2_18, i32 %mul_4_4_3

]]></Node>
<StgValue><ssdm name="add40_4_4_3"/></StgValue>
</operation>
</state>

<state id="1850" st_id="1851">

<operation id="8546" st_id="1850" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4074" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3051 %add40_4_4_3 = fadd i32 %add40_4_4_2_18, i32 %mul_4_4_3

]]></Node>
<StgValue><ssdm name="add40_4_4_3"/></StgValue>
</operation>
</state>

<state id="1851" st_id="1852">

<operation id="8547" st_id="1851" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4077" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3054 %add40_4_4_3_1 = fadd i32 %add40_4_4_3, i32 %mul_4_4_3_1

]]></Node>
<StgValue><ssdm name="add40_4_4_3_1"/></StgValue>
</operation>
</state>

<state id="1852" st_id="1853">

<operation id="8548" st_id="1852" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4077" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3054 %add40_4_4_3_1 = fadd i32 %add40_4_4_3, i32 %mul_4_4_3_1

]]></Node>
<StgValue><ssdm name="add40_4_4_3_1"/></StgValue>
</operation>
</state>

<state id="1853" st_id="1854">

<operation id="8549" st_id="1853" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4077" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3054 %add40_4_4_3_1 = fadd i32 %add40_4_4_3, i32 %mul_4_4_3_1

]]></Node>
<StgValue><ssdm name="add40_4_4_3_1"/></StgValue>
</operation>
</state>

<state id="1854" st_id="1855">

<operation id="8550" st_id="1854" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4077" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3054 %add40_4_4_3_1 = fadd i32 %add40_4_4_3, i32 %mul_4_4_3_1

]]></Node>
<StgValue><ssdm name="add40_4_4_3_1"/></StgValue>
</operation>
</state>

<state id="1855" st_id="1856">

<operation id="8551" st_id="1855" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4080" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3057 %add40_4_4_3_2 = fadd i32 %add40_4_4_3_1, i32 %mul_4_4_3_2

]]></Node>
<StgValue><ssdm name="add40_4_4_3_2"/></StgValue>
</operation>
</state>

<state id="1856" st_id="1857">

<operation id="8552" st_id="1856" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4080" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3057 %add40_4_4_3_2 = fadd i32 %add40_4_4_3_1, i32 %mul_4_4_3_2

]]></Node>
<StgValue><ssdm name="add40_4_4_3_2"/></StgValue>
</operation>
</state>

<state id="1857" st_id="1858">

<operation id="8553" st_id="1857" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4080" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3057 %add40_4_4_3_2 = fadd i32 %add40_4_4_3_1, i32 %mul_4_4_3_2

]]></Node>
<StgValue><ssdm name="add40_4_4_3_2"/></StgValue>
</operation>
</state>

<state id="1858" st_id="1859">

<operation id="8554" st_id="1858" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4080" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3057 %add40_4_4_3_2 = fadd i32 %add40_4_4_3_1, i32 %mul_4_4_3_2

]]></Node>
<StgValue><ssdm name="add40_4_4_3_2"/></StgValue>
</operation>
</state>

<state id="1859" st_id="1860">

<operation id="8555" st_id="1859" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4083" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3060 %add40_4_4_3_3 = fadd i32 %add40_4_4_3_2, i32 %mul_4_4_3_3

]]></Node>
<StgValue><ssdm name="add40_4_4_3_3"/></StgValue>
</operation>
</state>

<state id="1860" st_id="1861">

<operation id="8556" st_id="1860" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4083" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3060 %add40_4_4_3_3 = fadd i32 %add40_4_4_3_2, i32 %mul_4_4_3_3

]]></Node>
<StgValue><ssdm name="add40_4_4_3_3"/></StgValue>
</operation>
</state>

<state id="1861" st_id="1862">

<operation id="8557" st_id="1861" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4083" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3060 %add40_4_4_3_3 = fadd i32 %add40_4_4_3_2, i32 %mul_4_4_3_3

]]></Node>
<StgValue><ssdm name="add40_4_4_3_3"/></StgValue>
</operation>
</state>

<state id="1862" st_id="1863">

<operation id="8558" st_id="1862" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4083" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3060 %add40_4_4_3_3 = fadd i32 %add40_4_4_3_2, i32 %mul_4_4_3_3

]]></Node>
<StgValue><ssdm name="add40_4_4_3_3"/></StgValue>
</operation>
</state>

<state id="1863" st_id="1864">

<operation id="8559" st_id="1863" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4086" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3063 %add40_4_4_3_4 = fadd i32 %add40_4_4_3_3, i32 %mul_4_4_3_4

]]></Node>
<StgValue><ssdm name="add40_4_4_3_4"/></StgValue>
</operation>
</state>

<state id="1864" st_id="1865">

<operation id="8560" st_id="1864" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4086" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3063 %add40_4_4_3_4 = fadd i32 %add40_4_4_3_3, i32 %mul_4_4_3_4

]]></Node>
<StgValue><ssdm name="add40_4_4_3_4"/></StgValue>
</operation>
</state>

<state id="1865" st_id="1866">

<operation id="8561" st_id="1865" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4086" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3063 %add40_4_4_3_4 = fadd i32 %add40_4_4_3_3, i32 %mul_4_4_3_4

]]></Node>
<StgValue><ssdm name="add40_4_4_3_4"/></StgValue>
</operation>
</state>

<state id="1866" st_id="1867">

<operation id="8562" st_id="1866" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4086" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3063 %add40_4_4_3_4 = fadd i32 %add40_4_4_3_3, i32 %mul_4_4_3_4

]]></Node>
<StgValue><ssdm name="add40_4_4_3_4"/></StgValue>
</operation>
</state>

<state id="1867" st_id="1868">

<operation id="8563" st_id="1867" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4089" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3066 %add40_4_4_3_5 = fadd i32 %add40_4_4_3_4, i32 %mul_4_4_3_5

]]></Node>
<StgValue><ssdm name="add40_4_4_3_5"/></StgValue>
</operation>
</state>

<state id="1868" st_id="1869">

<operation id="8564" st_id="1868" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4089" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3066 %add40_4_4_3_5 = fadd i32 %add40_4_4_3_4, i32 %mul_4_4_3_5

]]></Node>
<StgValue><ssdm name="add40_4_4_3_5"/></StgValue>
</operation>
</state>

<state id="1869" st_id="1870">

<operation id="8565" st_id="1869" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4089" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3066 %add40_4_4_3_5 = fadd i32 %add40_4_4_3_4, i32 %mul_4_4_3_5

]]></Node>
<StgValue><ssdm name="add40_4_4_3_5"/></StgValue>
</operation>
</state>

<state id="1870" st_id="1871">

<operation id="8566" st_id="1870" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4089" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3066 %add40_4_4_3_5 = fadd i32 %add40_4_4_3_4, i32 %mul_4_4_3_5

]]></Node>
<StgValue><ssdm name="add40_4_4_3_5"/></StgValue>
</operation>
</state>

<state id="1871" st_id="1872">

<operation id="8567" st_id="1871" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4092" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3069 %add40_4_4_3_6 = fadd i32 %add40_4_4_3_5, i32 %mul_4_4_3_6

]]></Node>
<StgValue><ssdm name="add40_4_4_3_6"/></StgValue>
</operation>
</state>

<state id="1872" st_id="1873">

<operation id="8568" st_id="1872" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4092" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3069 %add40_4_4_3_6 = fadd i32 %add40_4_4_3_5, i32 %mul_4_4_3_6

]]></Node>
<StgValue><ssdm name="add40_4_4_3_6"/></StgValue>
</operation>
</state>

<state id="1873" st_id="1874">

<operation id="8569" st_id="1873" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4092" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3069 %add40_4_4_3_6 = fadd i32 %add40_4_4_3_5, i32 %mul_4_4_3_6

]]></Node>
<StgValue><ssdm name="add40_4_4_3_6"/></StgValue>
</operation>
</state>

<state id="1874" st_id="1875">

<operation id="8570" st_id="1874" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4092" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3069 %add40_4_4_3_6 = fadd i32 %add40_4_4_3_5, i32 %mul_4_4_3_6

]]></Node>
<StgValue><ssdm name="add40_4_4_3_6"/></StgValue>
</operation>
</state>

<state id="1875" st_id="1876">

<operation id="8571" st_id="1875" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4095" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3072 %add40_4_4_3_7 = fadd i32 %add40_4_4_3_6, i32 %mul_4_4_3_7

]]></Node>
<StgValue><ssdm name="add40_4_4_3_7"/></StgValue>
</operation>
</state>

<state id="1876" st_id="1877">

<operation id="8572" st_id="1876" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4095" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3072 %add40_4_4_3_7 = fadd i32 %add40_4_4_3_6, i32 %mul_4_4_3_7

]]></Node>
<StgValue><ssdm name="add40_4_4_3_7"/></StgValue>
</operation>
</state>

<state id="1877" st_id="1878">

<operation id="8573" st_id="1877" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4095" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3072 %add40_4_4_3_7 = fadd i32 %add40_4_4_3_6, i32 %mul_4_4_3_7

]]></Node>
<StgValue><ssdm name="add40_4_4_3_7"/></StgValue>
</operation>
</state>

<state id="1878" st_id="1879">

<operation id="8574" st_id="1878" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4095" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3072 %add40_4_4_3_7 = fadd i32 %add40_4_4_3_6, i32 %mul_4_4_3_7

]]></Node>
<StgValue><ssdm name="add40_4_4_3_7"/></StgValue>
</operation>
</state>

<state id="1879" st_id="1880">

<operation id="8575" st_id="1879" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4098" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3075 %add40_4_4_3_8 = fadd i32 %add40_4_4_3_7, i32 %mul_4_4_3_8

]]></Node>
<StgValue><ssdm name="add40_4_4_3_8"/></StgValue>
</operation>
</state>

<state id="1880" st_id="1881">

<operation id="8576" st_id="1880" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4098" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3075 %add40_4_4_3_8 = fadd i32 %add40_4_4_3_7, i32 %mul_4_4_3_8

]]></Node>
<StgValue><ssdm name="add40_4_4_3_8"/></StgValue>
</operation>
</state>

<state id="1881" st_id="1882">

<operation id="8577" st_id="1881" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4098" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3075 %add40_4_4_3_8 = fadd i32 %add40_4_4_3_7, i32 %mul_4_4_3_8

]]></Node>
<StgValue><ssdm name="add40_4_4_3_8"/></StgValue>
</operation>
</state>

<state id="1882" st_id="1883">

<operation id="8578" st_id="1882" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4098" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3075 %add40_4_4_3_8 = fadd i32 %add40_4_4_3_7, i32 %mul_4_4_3_8

]]></Node>
<StgValue><ssdm name="add40_4_4_3_8"/></StgValue>
</operation>
</state>

<state id="1883" st_id="1884">

<operation id="8579" st_id="1883" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3078 %add40_4_4_3_9 = fadd i32 %add40_4_4_3_8, i32 %mul_4_4_3_9

]]></Node>
<StgValue><ssdm name="add40_4_4_3_9"/></StgValue>
</operation>
</state>

<state id="1884" st_id="1885">

<operation id="8580" st_id="1884" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3078 %add40_4_4_3_9 = fadd i32 %add40_4_4_3_8, i32 %mul_4_4_3_9

]]></Node>
<StgValue><ssdm name="add40_4_4_3_9"/></StgValue>
</operation>
</state>

<state id="1885" st_id="1886">

<operation id="8581" st_id="1885" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3078 %add40_4_4_3_9 = fadd i32 %add40_4_4_3_8, i32 %mul_4_4_3_9

]]></Node>
<StgValue><ssdm name="add40_4_4_3_9"/></StgValue>
</operation>
</state>

<state id="1886" st_id="1887">

<operation id="8582" st_id="1886" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3078 %add40_4_4_3_9 = fadd i32 %add40_4_4_3_8, i32 %mul_4_4_3_9

]]></Node>
<StgValue><ssdm name="add40_4_4_3_9"/></StgValue>
</operation>
</state>

<state id="1887" st_id="1888">

<operation id="8583" st_id="1887" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3081 %add40_4_4_3_s = fadd i32 %add40_4_4_3_9, i32 %mul_4_4_3_s

]]></Node>
<StgValue><ssdm name="add40_4_4_3_s"/></StgValue>
</operation>
</state>

<state id="1888" st_id="1889">

<operation id="8584" st_id="1888" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3081 %add40_4_4_3_s = fadd i32 %add40_4_4_3_9, i32 %mul_4_4_3_s

]]></Node>
<StgValue><ssdm name="add40_4_4_3_s"/></StgValue>
</operation>
</state>

<state id="1889" st_id="1890">

<operation id="8585" st_id="1889" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3081 %add40_4_4_3_s = fadd i32 %add40_4_4_3_9, i32 %mul_4_4_3_s

]]></Node>
<StgValue><ssdm name="add40_4_4_3_s"/></StgValue>
</operation>
</state>

<state id="1890" st_id="1891">

<operation id="8586" st_id="1890" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3081 %add40_4_4_3_s = fadd i32 %add40_4_4_3_9, i32 %mul_4_4_3_s

]]></Node>
<StgValue><ssdm name="add40_4_4_3_s"/></StgValue>
</operation>
</state>

<state id="1891" st_id="1892">

<operation id="8587" st_id="1891" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3084 %add40_4_4_3_10 = fadd i32 %add40_4_4_3_s, i32 %mul_4_4_3_10

]]></Node>
<StgValue><ssdm name="add40_4_4_3_10"/></StgValue>
</operation>
</state>

<state id="1892" st_id="1893">

<operation id="8588" st_id="1892" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3084 %add40_4_4_3_10 = fadd i32 %add40_4_4_3_s, i32 %mul_4_4_3_10

]]></Node>
<StgValue><ssdm name="add40_4_4_3_10"/></StgValue>
</operation>
</state>

<state id="1893" st_id="1894">

<operation id="8589" st_id="1893" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3084 %add40_4_4_3_10 = fadd i32 %add40_4_4_3_s, i32 %mul_4_4_3_10

]]></Node>
<StgValue><ssdm name="add40_4_4_3_10"/></StgValue>
</operation>
</state>

<state id="1894" st_id="1895">

<operation id="8590" st_id="1894" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3084 %add40_4_4_3_10 = fadd i32 %add40_4_4_3_s, i32 %mul_4_4_3_10

]]></Node>
<StgValue><ssdm name="add40_4_4_3_10"/></StgValue>
</operation>
</state>

<state id="1895" st_id="1896">

<operation id="8591" st_id="1895" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3087 %add40_4_4_3_11 = fadd i32 %add40_4_4_3_10, i32 %mul_4_4_3_11

]]></Node>
<StgValue><ssdm name="add40_4_4_3_11"/></StgValue>
</operation>
</state>

<state id="1896" st_id="1897">

<operation id="8592" st_id="1896" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3087 %add40_4_4_3_11 = fadd i32 %add40_4_4_3_10, i32 %mul_4_4_3_11

]]></Node>
<StgValue><ssdm name="add40_4_4_3_11"/></StgValue>
</operation>
</state>

<state id="1897" st_id="1898">

<operation id="8593" st_id="1897" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3087 %add40_4_4_3_11 = fadd i32 %add40_4_4_3_10, i32 %mul_4_4_3_11

]]></Node>
<StgValue><ssdm name="add40_4_4_3_11"/></StgValue>
</operation>
</state>

<state id="1898" st_id="1899">

<operation id="8594" st_id="1898" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3087 %add40_4_4_3_11 = fadd i32 %add40_4_4_3_10, i32 %mul_4_4_3_11

]]></Node>
<StgValue><ssdm name="add40_4_4_3_11"/></StgValue>
</operation>
</state>

<state id="1899" st_id="1900">

<operation id="8595" st_id="1899" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3090 %add40_4_4_3_12 = fadd i32 %add40_4_4_3_11, i32 %mul_4_4_3_12

]]></Node>
<StgValue><ssdm name="add40_4_4_3_12"/></StgValue>
</operation>
</state>

<state id="1900" st_id="1901">

<operation id="8596" st_id="1900" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3090 %add40_4_4_3_12 = fadd i32 %add40_4_4_3_11, i32 %mul_4_4_3_12

]]></Node>
<StgValue><ssdm name="add40_4_4_3_12"/></StgValue>
</operation>
</state>

<state id="1901" st_id="1902">

<operation id="8597" st_id="1901" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3090 %add40_4_4_3_12 = fadd i32 %add40_4_4_3_11, i32 %mul_4_4_3_12

]]></Node>
<StgValue><ssdm name="add40_4_4_3_12"/></StgValue>
</operation>
</state>

<state id="1902" st_id="1903">

<operation id="8598" st_id="1902" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3090 %add40_4_4_3_12 = fadd i32 %add40_4_4_3_11, i32 %mul_4_4_3_12

]]></Node>
<StgValue><ssdm name="add40_4_4_3_12"/></StgValue>
</operation>
</state>

<state id="1903" st_id="1904">

<operation id="8599" st_id="1903" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3093 %add40_4_4_3_13 = fadd i32 %add40_4_4_3_12, i32 %mul_4_4_3_13

]]></Node>
<StgValue><ssdm name="add40_4_4_3_13"/></StgValue>
</operation>
</state>

<state id="1904" st_id="1905">

<operation id="8600" st_id="1904" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3093 %add40_4_4_3_13 = fadd i32 %add40_4_4_3_12, i32 %mul_4_4_3_13

]]></Node>
<StgValue><ssdm name="add40_4_4_3_13"/></StgValue>
</operation>
</state>

<state id="1905" st_id="1906">

<operation id="8601" st_id="1905" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3093 %add40_4_4_3_13 = fadd i32 %add40_4_4_3_12, i32 %mul_4_4_3_13

]]></Node>
<StgValue><ssdm name="add40_4_4_3_13"/></StgValue>
</operation>
</state>

<state id="1906" st_id="1907">

<operation id="8602" st_id="1906" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3093 %add40_4_4_3_13 = fadd i32 %add40_4_4_3_12, i32 %mul_4_4_3_13

]]></Node>
<StgValue><ssdm name="add40_4_4_3_13"/></StgValue>
</operation>
</state>

<state id="1907" st_id="1908">

<operation id="8603" st_id="1907" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3096 %add40_4_4_3_14 = fadd i32 %add40_4_4_3_13, i32 %mul_4_4_3_14

]]></Node>
<StgValue><ssdm name="add40_4_4_3_14"/></StgValue>
</operation>
</state>

<state id="1908" st_id="1909">

<operation id="8604" st_id="1908" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3096 %add40_4_4_3_14 = fadd i32 %add40_4_4_3_13, i32 %mul_4_4_3_14

]]></Node>
<StgValue><ssdm name="add40_4_4_3_14"/></StgValue>
</operation>
</state>

<state id="1909" st_id="1910">

<operation id="8605" st_id="1909" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3096 %add40_4_4_3_14 = fadd i32 %add40_4_4_3_13, i32 %mul_4_4_3_14

]]></Node>
<StgValue><ssdm name="add40_4_4_3_14"/></StgValue>
</operation>
</state>

<state id="1910" st_id="1911">

<operation id="8606" st_id="1910" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3096 %add40_4_4_3_14 = fadd i32 %add40_4_4_3_13, i32 %mul_4_4_3_14

]]></Node>
<StgValue><ssdm name="add40_4_4_3_14"/></StgValue>
</operation>
</state>

<state id="1911" st_id="1912">

<operation id="8607" st_id="1911" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3099 %add40_4_4_3_15 = fadd i32 %add40_4_4_3_14, i32 %mul_4_4_3_15

]]></Node>
<StgValue><ssdm name="add40_4_4_3_15"/></StgValue>
</operation>
</state>

<state id="1912" st_id="1913">

<operation id="8608" st_id="1912" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3099 %add40_4_4_3_15 = fadd i32 %add40_4_4_3_14, i32 %mul_4_4_3_15

]]></Node>
<StgValue><ssdm name="add40_4_4_3_15"/></StgValue>
</operation>
</state>

<state id="1913" st_id="1914">

<operation id="8609" st_id="1913" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3099 %add40_4_4_3_15 = fadd i32 %add40_4_4_3_14, i32 %mul_4_4_3_15

]]></Node>
<StgValue><ssdm name="add40_4_4_3_15"/></StgValue>
</operation>
</state>

<state id="1914" st_id="1915">

<operation id="8610" st_id="1914" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3099 %add40_4_4_3_15 = fadd i32 %add40_4_4_3_14, i32 %mul_4_4_3_15

]]></Node>
<StgValue><ssdm name="add40_4_4_3_15"/></StgValue>
</operation>
</state>

<state id="1915" st_id="1916">

<operation id="8611" st_id="1915" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3102 %add40_4_4_3_16 = fadd i32 %add40_4_4_3_15, i32 %mul_4_4_3_16

]]></Node>
<StgValue><ssdm name="add40_4_4_3_16"/></StgValue>
</operation>
</state>

<state id="1916" st_id="1917">

<operation id="8612" st_id="1916" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3102 %add40_4_4_3_16 = fadd i32 %add40_4_4_3_15, i32 %mul_4_4_3_16

]]></Node>
<StgValue><ssdm name="add40_4_4_3_16"/></StgValue>
</operation>
</state>

<state id="1917" st_id="1918">

<operation id="8613" st_id="1917" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3102 %add40_4_4_3_16 = fadd i32 %add40_4_4_3_15, i32 %mul_4_4_3_16

]]></Node>
<StgValue><ssdm name="add40_4_4_3_16"/></StgValue>
</operation>
</state>

<state id="1918" st_id="1919">

<operation id="8614" st_id="1918" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3102 %add40_4_4_3_16 = fadd i32 %add40_4_4_3_15, i32 %mul_4_4_3_16

]]></Node>
<StgValue><ssdm name="add40_4_4_3_16"/></StgValue>
</operation>
</state>

<state id="1919" st_id="1920">

<operation id="8615" st_id="1919" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3105 %add40_4_4_3_17 = fadd i32 %add40_4_4_3_16, i32 %mul_4_4_3_17

]]></Node>
<StgValue><ssdm name="add40_4_4_3_17"/></StgValue>
</operation>
</state>

<state id="1920" st_id="1921">

<operation id="8616" st_id="1920" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3105 %add40_4_4_3_17 = fadd i32 %add40_4_4_3_16, i32 %mul_4_4_3_17

]]></Node>
<StgValue><ssdm name="add40_4_4_3_17"/></StgValue>
</operation>
</state>

<state id="1921" st_id="1922">

<operation id="8617" st_id="1921" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3105 %add40_4_4_3_17 = fadd i32 %add40_4_4_3_16, i32 %mul_4_4_3_17

]]></Node>
<StgValue><ssdm name="add40_4_4_3_17"/></StgValue>
</operation>
</state>

<state id="1922" st_id="1923">

<operation id="8618" st_id="1922" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3105 %add40_4_4_3_17 = fadd i32 %add40_4_4_3_16, i32 %mul_4_4_3_17

]]></Node>
<StgValue><ssdm name="add40_4_4_3_17"/></StgValue>
</operation>
</state>

<state id="1923" st_id="1924">

<operation id="8619" st_id="1923" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3108 %add40_4_4_3_18 = fadd i32 %add40_4_4_3_17, i32 %mul_4_4_3_18

]]></Node>
<StgValue><ssdm name="add40_4_4_3_18"/></StgValue>
</operation>
</state>

<state id="1924" st_id="1925">

<operation id="8620" st_id="1924" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3108 %add40_4_4_3_18 = fadd i32 %add40_4_4_3_17, i32 %mul_4_4_3_18

]]></Node>
<StgValue><ssdm name="add40_4_4_3_18"/></StgValue>
</operation>
</state>

<state id="1925" st_id="1926">

<operation id="8621" st_id="1925" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3108 %add40_4_4_3_18 = fadd i32 %add40_4_4_3_17, i32 %mul_4_4_3_18

]]></Node>
<StgValue><ssdm name="add40_4_4_3_18"/></StgValue>
</operation>
</state>

<state id="1926" st_id="1927">

<operation id="8622" st_id="1926" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3108 %add40_4_4_3_18 = fadd i32 %add40_4_4_3_17, i32 %mul_4_4_3_18

]]></Node>
<StgValue><ssdm name="add40_4_4_3_18"/></StgValue>
</operation>
</state>

<state id="1927" st_id="1928">

<operation id="8623" st_id="1927" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3111 %add40_4_4_4 = fadd i32 %add40_4_4_3_18, i32 %mul_4_4_4

]]></Node>
<StgValue><ssdm name="add40_4_4_4"/></StgValue>
</operation>
</state>

<state id="1928" st_id="1929">

<operation id="8624" st_id="1928" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3111 %add40_4_4_4 = fadd i32 %add40_4_4_3_18, i32 %mul_4_4_4

]]></Node>
<StgValue><ssdm name="add40_4_4_4"/></StgValue>
</operation>
</state>

<state id="1929" st_id="1930">

<operation id="8625" st_id="1929" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3111 %add40_4_4_4 = fadd i32 %add40_4_4_3_18, i32 %mul_4_4_4

]]></Node>
<StgValue><ssdm name="add40_4_4_4"/></StgValue>
</operation>
</state>

<state id="1930" st_id="1931">

<operation id="8626" st_id="1930" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3111 %add40_4_4_4 = fadd i32 %add40_4_4_3_18, i32 %mul_4_4_4

]]></Node>
<StgValue><ssdm name="add40_4_4_4"/></StgValue>
</operation>
</state>

<state id="1931" st_id="1932">

<operation id="8627" st_id="1931" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3114 %add40_4_4_4_1 = fadd i32 %add40_4_4_4, i32 %mul_4_4_4_1

]]></Node>
<StgValue><ssdm name="add40_4_4_4_1"/></StgValue>
</operation>
</state>

<state id="1932" st_id="1933">

<operation id="8628" st_id="1932" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3114 %add40_4_4_4_1 = fadd i32 %add40_4_4_4, i32 %mul_4_4_4_1

]]></Node>
<StgValue><ssdm name="add40_4_4_4_1"/></StgValue>
</operation>
</state>

<state id="1933" st_id="1934">

<operation id="8629" st_id="1933" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3114 %add40_4_4_4_1 = fadd i32 %add40_4_4_4, i32 %mul_4_4_4_1

]]></Node>
<StgValue><ssdm name="add40_4_4_4_1"/></StgValue>
</operation>
</state>

<state id="1934" st_id="1935">

<operation id="8630" st_id="1934" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3114 %add40_4_4_4_1 = fadd i32 %add40_4_4_4, i32 %mul_4_4_4_1

]]></Node>
<StgValue><ssdm name="add40_4_4_4_1"/></StgValue>
</operation>
</state>

<state id="1935" st_id="1936">

<operation id="8631" st_id="1935" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3117 %add40_4_4_4_2 = fadd i32 %add40_4_4_4_1, i32 %mul_4_4_4_2

]]></Node>
<StgValue><ssdm name="add40_4_4_4_2"/></StgValue>
</operation>
</state>

<state id="1936" st_id="1937">

<operation id="8632" st_id="1936" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3117 %add40_4_4_4_2 = fadd i32 %add40_4_4_4_1, i32 %mul_4_4_4_2

]]></Node>
<StgValue><ssdm name="add40_4_4_4_2"/></StgValue>
</operation>
</state>

<state id="1937" st_id="1938">

<operation id="8633" st_id="1937" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3117 %add40_4_4_4_2 = fadd i32 %add40_4_4_4_1, i32 %mul_4_4_4_2

]]></Node>
<StgValue><ssdm name="add40_4_4_4_2"/></StgValue>
</operation>
</state>

<state id="1938" st_id="1939">

<operation id="8634" st_id="1938" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3117 %add40_4_4_4_2 = fadd i32 %add40_4_4_4_1, i32 %mul_4_4_4_2

]]></Node>
<StgValue><ssdm name="add40_4_4_4_2"/></StgValue>
</operation>
</state>

<state id="1939" st_id="1940">

<operation id="8635" st_id="1939" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3120 %add40_4_4_4_3 = fadd i32 %add40_4_4_4_2, i32 %mul_4_4_4_3

]]></Node>
<StgValue><ssdm name="add40_4_4_4_3"/></StgValue>
</operation>
</state>

<state id="1940" st_id="1941">

<operation id="8636" st_id="1940" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3120 %add40_4_4_4_3 = fadd i32 %add40_4_4_4_2, i32 %mul_4_4_4_3

]]></Node>
<StgValue><ssdm name="add40_4_4_4_3"/></StgValue>
</operation>
</state>

<state id="1941" st_id="1942">

<operation id="8637" st_id="1941" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3120 %add40_4_4_4_3 = fadd i32 %add40_4_4_4_2, i32 %mul_4_4_4_3

]]></Node>
<StgValue><ssdm name="add40_4_4_4_3"/></StgValue>
</operation>
</state>

<state id="1942" st_id="1943">

<operation id="8638" st_id="1942" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3120 %add40_4_4_4_3 = fadd i32 %add40_4_4_4_2, i32 %mul_4_4_4_3

]]></Node>
<StgValue><ssdm name="add40_4_4_4_3"/></StgValue>
</operation>
</state>

<state id="1943" st_id="1944">

<operation id="8639" st_id="1943" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3123 %add40_4_4_4_4 = fadd i32 %add40_4_4_4_3, i32 %mul_4_4_4_4

]]></Node>
<StgValue><ssdm name="add40_4_4_4_4"/></StgValue>
</operation>
</state>

<state id="1944" st_id="1945">

<operation id="8640" st_id="1944" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3123 %add40_4_4_4_4 = fadd i32 %add40_4_4_4_3, i32 %mul_4_4_4_4

]]></Node>
<StgValue><ssdm name="add40_4_4_4_4"/></StgValue>
</operation>
</state>

<state id="1945" st_id="1946">

<operation id="8641" st_id="1945" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3123 %add40_4_4_4_4 = fadd i32 %add40_4_4_4_3, i32 %mul_4_4_4_4

]]></Node>
<StgValue><ssdm name="add40_4_4_4_4"/></StgValue>
</operation>
</state>

<state id="1946" st_id="1947">

<operation id="8642" st_id="1946" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3123 %add40_4_4_4_4 = fadd i32 %add40_4_4_4_3, i32 %mul_4_4_4_4

]]></Node>
<StgValue><ssdm name="add40_4_4_4_4"/></StgValue>
</operation>
</state>

<state id="1947" st_id="1948">

<operation id="8643" st_id="1947" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3126 %add40_4_4_4_5 = fadd i32 %add40_4_4_4_4, i32 %mul_4_4_4_5

]]></Node>
<StgValue><ssdm name="add40_4_4_4_5"/></StgValue>
</operation>
</state>

<state id="1948" st_id="1949">

<operation id="8644" st_id="1948" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3126 %add40_4_4_4_5 = fadd i32 %add40_4_4_4_4, i32 %mul_4_4_4_5

]]></Node>
<StgValue><ssdm name="add40_4_4_4_5"/></StgValue>
</operation>
</state>

<state id="1949" st_id="1950">

<operation id="8645" st_id="1949" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3126 %add40_4_4_4_5 = fadd i32 %add40_4_4_4_4, i32 %mul_4_4_4_5

]]></Node>
<StgValue><ssdm name="add40_4_4_4_5"/></StgValue>
</operation>
</state>

<state id="1950" st_id="1951">

<operation id="8646" st_id="1950" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3126 %add40_4_4_4_5 = fadd i32 %add40_4_4_4_4, i32 %mul_4_4_4_5

]]></Node>
<StgValue><ssdm name="add40_4_4_4_5"/></StgValue>
</operation>
</state>

<state id="1951" st_id="1952">

<operation id="8647" st_id="1951" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3129 %add40_4_4_4_6 = fadd i32 %add40_4_4_4_5, i32 %mul_4_4_4_6

]]></Node>
<StgValue><ssdm name="add40_4_4_4_6"/></StgValue>
</operation>
</state>

<state id="1952" st_id="1953">

<operation id="8648" st_id="1952" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3129 %add40_4_4_4_6 = fadd i32 %add40_4_4_4_5, i32 %mul_4_4_4_6

]]></Node>
<StgValue><ssdm name="add40_4_4_4_6"/></StgValue>
</operation>
</state>

<state id="1953" st_id="1954">

<operation id="8649" st_id="1953" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3129 %add40_4_4_4_6 = fadd i32 %add40_4_4_4_5, i32 %mul_4_4_4_6

]]></Node>
<StgValue><ssdm name="add40_4_4_4_6"/></StgValue>
</operation>
</state>

<state id="1954" st_id="1955">

<operation id="8650" st_id="1954" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3129 %add40_4_4_4_6 = fadd i32 %add40_4_4_4_5, i32 %mul_4_4_4_6

]]></Node>
<StgValue><ssdm name="add40_4_4_4_6"/></StgValue>
</operation>
</state>

<state id="1955" st_id="1956">

<operation id="8651" st_id="1955" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3132 %add40_4_4_4_7 = fadd i32 %add40_4_4_4_6, i32 %mul_4_4_4_7

]]></Node>
<StgValue><ssdm name="add40_4_4_4_7"/></StgValue>
</operation>
</state>

<state id="1956" st_id="1957">

<operation id="8652" st_id="1956" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3132 %add40_4_4_4_7 = fadd i32 %add40_4_4_4_6, i32 %mul_4_4_4_7

]]></Node>
<StgValue><ssdm name="add40_4_4_4_7"/></StgValue>
</operation>
</state>

<state id="1957" st_id="1958">

<operation id="8653" st_id="1957" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3132 %add40_4_4_4_7 = fadd i32 %add40_4_4_4_6, i32 %mul_4_4_4_7

]]></Node>
<StgValue><ssdm name="add40_4_4_4_7"/></StgValue>
</operation>
</state>

<state id="1958" st_id="1959">

<operation id="8654" st_id="1958" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3132 %add40_4_4_4_7 = fadd i32 %add40_4_4_4_6, i32 %mul_4_4_4_7

]]></Node>
<StgValue><ssdm name="add40_4_4_4_7"/></StgValue>
</operation>
</state>

<state id="1959" st_id="1960">

<operation id="8655" st_id="1959" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3135 %add40_4_4_4_8 = fadd i32 %add40_4_4_4_7, i32 %mul_4_4_4_8

]]></Node>
<StgValue><ssdm name="add40_4_4_4_8"/></StgValue>
</operation>
</state>

<state id="1960" st_id="1961">

<operation id="8656" st_id="1960" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3135 %add40_4_4_4_8 = fadd i32 %add40_4_4_4_7, i32 %mul_4_4_4_8

]]></Node>
<StgValue><ssdm name="add40_4_4_4_8"/></StgValue>
</operation>
</state>

<state id="1961" st_id="1962">

<operation id="8657" st_id="1961" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3135 %add40_4_4_4_8 = fadd i32 %add40_4_4_4_7, i32 %mul_4_4_4_8

]]></Node>
<StgValue><ssdm name="add40_4_4_4_8"/></StgValue>
</operation>
</state>

<state id="1962" st_id="1963">

<operation id="8658" st_id="1962" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3135 %add40_4_4_4_8 = fadd i32 %add40_4_4_4_7, i32 %mul_4_4_4_8

]]></Node>
<StgValue><ssdm name="add40_4_4_4_8"/></StgValue>
</operation>
</state>

<state id="1963" st_id="1964">

<operation id="8659" st_id="1963" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3138 %add40_4_4_4_9 = fadd i32 %add40_4_4_4_8, i32 %mul_4_4_4_9

]]></Node>
<StgValue><ssdm name="add40_4_4_4_9"/></StgValue>
</operation>
</state>

<state id="1964" st_id="1965">

<operation id="8660" st_id="1964" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3138 %add40_4_4_4_9 = fadd i32 %add40_4_4_4_8, i32 %mul_4_4_4_9

]]></Node>
<StgValue><ssdm name="add40_4_4_4_9"/></StgValue>
</operation>
</state>

<state id="1965" st_id="1966">

<operation id="8661" st_id="1965" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3138 %add40_4_4_4_9 = fadd i32 %add40_4_4_4_8, i32 %mul_4_4_4_9

]]></Node>
<StgValue><ssdm name="add40_4_4_4_9"/></StgValue>
</operation>
</state>

<state id="1966" st_id="1967">

<operation id="8662" st_id="1966" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3138 %add40_4_4_4_9 = fadd i32 %add40_4_4_4_8, i32 %mul_4_4_4_9

]]></Node>
<StgValue><ssdm name="add40_4_4_4_9"/></StgValue>
</operation>
</state>

<state id="1967" st_id="1968">

<operation id="8663" st_id="1967" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3141 %add40_4_4_4_s = fadd i32 %add40_4_4_4_9, i32 %mul_4_4_4_s

]]></Node>
<StgValue><ssdm name="add40_4_4_4_s"/></StgValue>
</operation>
</state>

<state id="1968" st_id="1969">

<operation id="8664" st_id="1968" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3141 %add40_4_4_4_s = fadd i32 %add40_4_4_4_9, i32 %mul_4_4_4_s

]]></Node>
<StgValue><ssdm name="add40_4_4_4_s"/></StgValue>
</operation>
</state>

<state id="1969" st_id="1970">

<operation id="8665" st_id="1969" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3141 %add40_4_4_4_s = fadd i32 %add40_4_4_4_9, i32 %mul_4_4_4_s

]]></Node>
<StgValue><ssdm name="add40_4_4_4_s"/></StgValue>
</operation>
</state>

<state id="1970" st_id="1971">

<operation id="8666" st_id="1970" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3141 %add40_4_4_4_s = fadd i32 %add40_4_4_4_9, i32 %mul_4_4_4_s

]]></Node>
<StgValue><ssdm name="add40_4_4_4_s"/></StgValue>
</operation>
</state>

<state id="1971" st_id="1972">

<operation id="8667" st_id="1971" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3144 %add40_4_4_4_10 = fadd i32 %add40_4_4_4_s, i32 %mul_4_4_4_10

]]></Node>
<StgValue><ssdm name="add40_4_4_4_10"/></StgValue>
</operation>
</state>

<state id="1972" st_id="1973">

<operation id="8668" st_id="1972" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3144 %add40_4_4_4_10 = fadd i32 %add40_4_4_4_s, i32 %mul_4_4_4_10

]]></Node>
<StgValue><ssdm name="add40_4_4_4_10"/></StgValue>
</operation>
</state>

<state id="1973" st_id="1974">

<operation id="8669" st_id="1973" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3144 %add40_4_4_4_10 = fadd i32 %add40_4_4_4_s, i32 %mul_4_4_4_10

]]></Node>
<StgValue><ssdm name="add40_4_4_4_10"/></StgValue>
</operation>
</state>

<state id="1974" st_id="1975">

<operation id="8670" st_id="1974" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3144 %add40_4_4_4_10 = fadd i32 %add40_4_4_4_s, i32 %mul_4_4_4_10

]]></Node>
<StgValue><ssdm name="add40_4_4_4_10"/></StgValue>
</operation>
</state>

<state id="1975" st_id="1976">

<operation id="8671" st_id="1975" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3147 %add40_4_4_4_11 = fadd i32 %add40_4_4_4_10, i32 %mul_4_4_4_11

]]></Node>
<StgValue><ssdm name="add40_4_4_4_11"/></StgValue>
</operation>
</state>

<state id="1976" st_id="1977">

<operation id="8672" st_id="1976" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3147 %add40_4_4_4_11 = fadd i32 %add40_4_4_4_10, i32 %mul_4_4_4_11

]]></Node>
<StgValue><ssdm name="add40_4_4_4_11"/></StgValue>
</operation>
</state>

<state id="1977" st_id="1978">

<operation id="8673" st_id="1977" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3147 %add40_4_4_4_11 = fadd i32 %add40_4_4_4_10, i32 %mul_4_4_4_11

]]></Node>
<StgValue><ssdm name="add40_4_4_4_11"/></StgValue>
</operation>
</state>

<state id="1978" st_id="1979">

<operation id="8674" st_id="1978" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3147 %add40_4_4_4_11 = fadd i32 %add40_4_4_4_10, i32 %mul_4_4_4_11

]]></Node>
<StgValue><ssdm name="add40_4_4_4_11"/></StgValue>
</operation>
</state>

<state id="1979" st_id="1980">

<operation id="8675" st_id="1979" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3150 %add40_4_4_4_12 = fadd i32 %add40_4_4_4_11, i32 %mul_4_4_4_12

]]></Node>
<StgValue><ssdm name="add40_4_4_4_12"/></StgValue>
</operation>
</state>

<state id="1980" st_id="1981">

<operation id="8676" st_id="1980" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3150 %add40_4_4_4_12 = fadd i32 %add40_4_4_4_11, i32 %mul_4_4_4_12

]]></Node>
<StgValue><ssdm name="add40_4_4_4_12"/></StgValue>
</operation>
</state>

<state id="1981" st_id="1982">

<operation id="8677" st_id="1981" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3150 %add40_4_4_4_12 = fadd i32 %add40_4_4_4_11, i32 %mul_4_4_4_12

]]></Node>
<StgValue><ssdm name="add40_4_4_4_12"/></StgValue>
</operation>
</state>

<state id="1982" st_id="1983">

<operation id="8678" st_id="1982" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3150 %add40_4_4_4_12 = fadd i32 %add40_4_4_4_11, i32 %mul_4_4_4_12

]]></Node>
<StgValue><ssdm name="add40_4_4_4_12"/></StgValue>
</operation>
</state>

<state id="1983" st_id="1984">

<operation id="8679" st_id="1983" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3153 %add40_4_4_4_13 = fadd i32 %add40_4_4_4_12, i32 %mul_4_4_4_13

]]></Node>
<StgValue><ssdm name="add40_4_4_4_13"/></StgValue>
</operation>
</state>

<state id="1984" st_id="1985">

<operation id="8680" st_id="1984" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3153 %add40_4_4_4_13 = fadd i32 %add40_4_4_4_12, i32 %mul_4_4_4_13

]]></Node>
<StgValue><ssdm name="add40_4_4_4_13"/></StgValue>
</operation>
</state>

<state id="1985" st_id="1986">

<operation id="8681" st_id="1985" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3153 %add40_4_4_4_13 = fadd i32 %add40_4_4_4_12, i32 %mul_4_4_4_13

]]></Node>
<StgValue><ssdm name="add40_4_4_4_13"/></StgValue>
</operation>
</state>

<state id="1986" st_id="1987">

<operation id="8682" st_id="1986" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3153 %add40_4_4_4_13 = fadd i32 %add40_4_4_4_12, i32 %mul_4_4_4_13

]]></Node>
<StgValue><ssdm name="add40_4_4_4_13"/></StgValue>
</operation>
</state>

<state id="1987" st_id="1988">

<operation id="8683" st_id="1987" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3156 %add40_4_4_4_14 = fadd i32 %add40_4_4_4_13, i32 %mul_4_4_4_14

]]></Node>
<StgValue><ssdm name="add40_4_4_4_14"/></StgValue>
</operation>
</state>

<state id="1988" st_id="1989">

<operation id="8684" st_id="1988" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3156 %add40_4_4_4_14 = fadd i32 %add40_4_4_4_13, i32 %mul_4_4_4_14

]]></Node>
<StgValue><ssdm name="add40_4_4_4_14"/></StgValue>
</operation>
</state>

<state id="1989" st_id="1990">

<operation id="8685" st_id="1989" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3156 %add40_4_4_4_14 = fadd i32 %add40_4_4_4_13, i32 %mul_4_4_4_14

]]></Node>
<StgValue><ssdm name="add40_4_4_4_14"/></StgValue>
</operation>
</state>

<state id="1990" st_id="1991">

<operation id="8686" st_id="1990" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3156 %add40_4_4_4_14 = fadd i32 %add40_4_4_4_13, i32 %mul_4_4_4_14

]]></Node>
<StgValue><ssdm name="add40_4_4_4_14"/></StgValue>
</operation>
</state>

<state id="1991" st_id="1992">

<operation id="8687" st_id="1991" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3159 %add40_4_4_4_15 = fadd i32 %add40_4_4_4_14, i32 %mul_4_4_4_15

]]></Node>
<StgValue><ssdm name="add40_4_4_4_15"/></StgValue>
</operation>
</state>

<state id="1992" st_id="1993">

<operation id="8688" st_id="1992" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3159 %add40_4_4_4_15 = fadd i32 %add40_4_4_4_14, i32 %mul_4_4_4_15

]]></Node>
<StgValue><ssdm name="add40_4_4_4_15"/></StgValue>
</operation>
</state>

<state id="1993" st_id="1994">

<operation id="8689" st_id="1993" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3159 %add40_4_4_4_15 = fadd i32 %add40_4_4_4_14, i32 %mul_4_4_4_15

]]></Node>
<StgValue><ssdm name="add40_4_4_4_15"/></StgValue>
</operation>
</state>

<state id="1994" st_id="1995">

<operation id="8690" st_id="1994" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3159 %add40_4_4_4_15 = fadd i32 %add40_4_4_4_14, i32 %mul_4_4_4_15

]]></Node>
<StgValue><ssdm name="add40_4_4_4_15"/></StgValue>
</operation>
</state>

<state id="1995" st_id="1996">

<operation id="8691" st_id="1995" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3162 %add40_4_4_4_16 = fadd i32 %add40_4_4_4_15, i32 %mul_4_4_4_16

]]></Node>
<StgValue><ssdm name="add40_4_4_4_16"/></StgValue>
</operation>
</state>

<state id="1996" st_id="1997">

<operation id="8692" st_id="1996" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3162 %add40_4_4_4_16 = fadd i32 %add40_4_4_4_15, i32 %mul_4_4_4_16

]]></Node>
<StgValue><ssdm name="add40_4_4_4_16"/></StgValue>
</operation>
</state>

<state id="1997" st_id="1998">

<operation id="8693" st_id="1997" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3162 %add40_4_4_4_16 = fadd i32 %add40_4_4_4_15, i32 %mul_4_4_4_16

]]></Node>
<StgValue><ssdm name="add40_4_4_4_16"/></StgValue>
</operation>
</state>

<state id="1998" st_id="1999">

<operation id="8694" st_id="1998" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3162 %add40_4_4_4_16 = fadd i32 %add40_4_4_4_15, i32 %mul_4_4_4_16

]]></Node>
<StgValue><ssdm name="add40_4_4_4_16"/></StgValue>
</operation>
</state>

<state id="1999" st_id="2000">

<operation id="8695" st_id="1999" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3165 %add40_4_4_4_17 = fadd i32 %add40_4_4_4_16, i32 %mul_4_4_4_17

]]></Node>
<StgValue><ssdm name="add40_4_4_4_17"/></StgValue>
</operation>
</state>

<state id="2000" st_id="2001">

<operation id="8696" st_id="2000" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3165 %add40_4_4_4_17 = fadd i32 %add40_4_4_4_16, i32 %mul_4_4_4_17

]]></Node>
<StgValue><ssdm name="add40_4_4_4_17"/></StgValue>
</operation>
</state>

<state id="2001" st_id="2002">

<operation id="8697" st_id="2001" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3165 %add40_4_4_4_17 = fadd i32 %add40_4_4_4_16, i32 %mul_4_4_4_17

]]></Node>
<StgValue><ssdm name="add40_4_4_4_17"/></StgValue>
</operation>
</state>

<state id="2002" st_id="2003">

<operation id="8698" st_id="2002" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3165 %add40_4_4_4_17 = fadd i32 %add40_4_4_4_16, i32 %mul_4_4_4_17

]]></Node>
<StgValue><ssdm name="add40_4_4_4_17"/></StgValue>
</operation>
</state>

<state id="2003" st_id="2004">

<operation id="8699" st_id="2003" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3168 %add40_4_4_4_18 = fadd i32 %add40_4_4_4_17, i32 %mul_4_4_4_18

]]></Node>
<StgValue><ssdm name="add40_4_4_4_18"/></StgValue>
</operation>
</state>

<state id="2004" st_id="2005">

<operation id="8700" st_id="2004" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3168 %add40_4_4_4_18 = fadd i32 %add40_4_4_4_17, i32 %mul_4_4_4_18

]]></Node>
<StgValue><ssdm name="add40_4_4_4_18"/></StgValue>
</operation>
</state>

<state id="2005" st_id="2006">

<operation id="8701" st_id="2005" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3168 %add40_4_4_4_18 = fadd i32 %add40_4_4_4_17, i32 %mul_4_4_4_18

]]></Node>
<StgValue><ssdm name="add40_4_4_4_18"/></StgValue>
</operation>
</state>

<state id="2006" st_id="2007">

<operation id="8702" st_id="2006" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3168 %add40_4_4_4_18 = fadd i32 %add40_4_4_4_17, i32 %mul_4_4_4_18

]]></Node>
<StgValue><ssdm name="add40_4_4_4_18"/></StgValue>
</operation>
</state>

<state id="2007" st_id="2008">

<operation id="8703" st_id="2007" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3169 %x_assign_4 = fadd i32 %add40_4_4_4_18, i32 %conv2_biases_1_load_4_read

]]></Node>
<StgValue><ssdm name="x_assign_4"/></StgValue>
</operation>
</state>

<state id="2008" st_id="2009">

<operation id="8704" st_id="2008" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3169 %x_assign_4 = fadd i32 %add40_4_4_4_18, i32 %conv2_biases_1_load_4_read

]]></Node>
<StgValue><ssdm name="x_assign_4"/></StgValue>
</operation>
</state>

<state id="2009" st_id="2010">

<operation id="8705" st_id="2009" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3169 %x_assign_4 = fadd i32 %add40_4_4_4_18, i32 %conv2_biases_1_load_4_read

]]></Node>
<StgValue><ssdm name="x_assign_4"/></StgValue>
</operation>
</state>

<state id="2010" st_id="2011">

<operation id="8706" st_id="2010" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3169 %x_assign_4 = fadd i32 %add40_4_4_4_18, i32 %conv2_biases_1_load_4_read

]]></Node>
<StgValue><ssdm name="x_assign_4"/></StgValue>
</operation>
</state>

<state id="2011" st_id="2012">

<operation id="8707" st_id="2011" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4199" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3176 %tmp_943 = fcmp_ogt  i32 %x_assign_4, i32 0

]]></Node>
<StgValue><ssdm name="tmp_943"/></StgValue>
</operation>
</state>

<state id="2012" st_id="2013">

<operation id="8708" st_id="2012" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1025" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc68.4:2 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_51_2_VITIS_LOOP_52_3_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="8709" st_id="2012" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc68.4:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="8710" st_id="2012" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1401" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc68.4:378 %specpipeline_ln53 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_26

]]></Node>
<StgValue><ssdm name="specpipeline_ln53"/></StgValue>
</operation>

<operation id="8711" st_id="2012" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1402" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc68.4:379 %specloopname_ln52 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln52"/></StgValue>
</operation>

<operation id="8712" st_id="2012" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4193" bw="32" op_0_bw="32">
<![CDATA[
for.inc68.4:3170 %bitcast_ln6 = bitcast i32 %x_assign_4

]]></Node>
<StgValue><ssdm name="bitcast_ln6"/></StgValue>
</operation>

<operation id="8713" st_id="2012" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4194" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc68.4:3171 %tmp_942 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln6, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_942"/></StgValue>
</operation>

<operation id="8714" st_id="2012" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4195" bw="23" op_0_bw="32">
<![CDATA[
for.inc68.4:3172 %trunc_ln6 = trunc i32 %bitcast_ln6

]]></Node>
<StgValue><ssdm name="trunc_ln6"/></StgValue>
</operation>

<operation id="8715" st_id="2012" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4196" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc68.4:3173 %icmp_ln6 = icmp_ne  i8 %tmp_942, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln6"/></StgValue>
</operation>

<operation id="8716" st_id="2012" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4197" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.inc68.4:3174 %icmp_ln6_6 = icmp_eq  i23 %trunc_ln6, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln6_6"/></StgValue>
</operation>

<operation id="8717" st_id="2012" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4198" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc68.4:3175 %or_ln6 = or i1 %icmp_ln6_6, i1 %icmp_ln6

]]></Node>
<StgValue><ssdm name="or_ln6"/></StgValue>
</operation>

<operation id="8718" st_id="2012" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4199" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc68.4:3176 %tmp_943 = fcmp_ogt  i32 %x_assign_4, i32 0

]]></Node>
<StgValue><ssdm name="tmp_943"/></StgValue>
</operation>

<operation id="8719" st_id="2012" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4200" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc68.4:3177 %and_ln6 = and i1 %or_ln6, i1 %tmp_943

]]></Node>
<StgValue><ssdm name="and_ln6"/></StgValue>
</operation>

<operation id="8720" st_id="2012" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4201" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc68.4:3178 %select_ln6 = select i1 %and_ln6, i32 %x_assign_4, i32 0

]]></Node>
<StgValue><ssdm name="select_ln6"/></StgValue>
</operation>

<operation id="8721" st_id="2012" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4202" bw="0" op_0_bw="32" op_1_bw="13" op_2_bw="0">
<![CDATA[
for.inc68.4:3179 %store_ln64 = store i32 %select_ln6, i13 %features_addr

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="8722" st_id="2012" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4206" bw="0" op_0_bw="0">
<![CDATA[
for.inc68.4:3183 %br_ln52 = br void %for.inc.4.4.4

]]></Node>
<StgValue><ssdm name="br_ln52"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
