

================================================================
== Vitis HLS Report for 'mmult_hw'
================================================================
* Date:           Sun Mar  6 10:26:11 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        accel
* Solution:       solution0 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  14.512 ns|     1.25 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    85286|    85286|  1.238 ms|  1.238 ms|  85287|  85287|     none|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LOAD_OFF_1  |        5|        5|         1|          -|          -|     5|        no|
        |- LOAD_W_1    |     1300|     1300|       130|          -|          -|    10|        no|
        | + LOAD_W_2   |      128|      128|         1|          -|          -|   128|        no|
        |- LOAD_I_1    |     1040|     1040|       130|          -|          -|     8|        no|
        | + LOAD_I_2   |      128|      128|         1|          -|          -|   128|        no|
        |- L1_L2       |    82800|    82800|      1035|          -|          -|    80|        no|
        | + L3         |     1031|     1031|        12|          4|          1|   256|       yes|
        |- STORE_O_1   |      136|      136|        17|          -|          -|     8|        no|
        | + STORE_O_2  |       15|       15|         3|          -|          -|     5|        no|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    525|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|    5|     384|    751|    -|
|Memory           |       14|    -|      64|      5|    -|
|Multiplexer      |        -|    -|       -|    400|    -|
|Register         |        -|    -|     473|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       14|    5|     921|   1713|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        5|    2|      ~0|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance             |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |CONTROL_BUS_s_axi_U                |CONTROL_BUS_s_axi               |        0|   0|   36|   40|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U1  |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U2   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                              |                                |        0|   5|  384|  751|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------------+------------+---------+----+----+-----+------+-----+------+-------------+
    |    Memory    |   Module   | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------+------------+---------+----+----+-----+------+-----+------+-------------+
    |in_buf_U      |in_buf      |        4|   0|   0|    0|  2048|   32|     1|        65536|
    |offset_buf_U  |offset_buf  |        0|  64|   5|    0|    10|   32|     1|          320|
    |out_buf_U     |out_buf     |        2|   0|   0|    0|    80|   32|     1|         2560|
    |weight_buf_U  |weight_buf  |        8|   0|   0|    0|  2560|   32|     1|        81920|
    +--------------+------------+---------+----+----+-----+------+-----+------+-------------+
    |Total         |            |       14|  64|   5|    0|  4698|  128|     4|       150336|
    +--------------+------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln41_fu_575_p2       |         +|   0|  0|  13|           4|           2|
    |add_ln42_fu_569_p2       |         +|   0|  0|  11|           3|           1|
    |add_ln49_1_fu_706_p2     |         +|   0|  0|  12|          11|           8|
    |add_ln49_2_fu_700_p2     |         +|   0|  0|  12|          11|           8|
    |add_ln49_fu_625_p2       |         +|   0|  0|  13|           4|           1|
    |add_ln51_fu_651_p2       |         +|   0|  0|  14|           9|           2|
    |add_ln53_fu_657_p2       |         +|   0|  0|  12|          11|           1|
    |add_ln54_fu_635_p2       |         +|   0|  0|  12|          12|          12|
    |add_ln61_1_fu_811_p2     |         +|   0|  0|  12|          12|           8|
    |add_ln61_2_fu_805_p2     |         +|   0|  0|  12|          12|           8|
    |add_ln61_fu_730_p2       |         +|   0|  0|  13|           4|           1|
    |add_ln63_fu_756_p2       |         +|   0|  0|  14|           9|           2|
    |add_ln65_fu_762_p2       |         +|   0|  0|  12|          12|           1|
    |add_ln66_fu_740_p2       |         +|   0|  0|  12|          11|          11|
    |add_ln73_1_fu_817_p2     |         +|   0|  0|  14|           7|           1|
    |add_ln73_fu_848_p2       |         +|   0|  0|  13|           4|           1|
    |add_ln76_fu_966_p2       |         +|   0|  0|  13|           4|           1|
    |add_ln80_fu_954_p2       |         +|   0|  0|  14|           9|           1|
    |add_ln82_1_fu_944_p2     |         +|   0|  0|  12|          11|          11|
    |add_ln82_fu_934_p2       |         +|   0|  0|  12|          12|          12|
    |add_ln84_1_fu_909_p2     |         +|   0|  0|   7|           7|           7|
    |add_ln84_fu_893_p2       |         +|   0|  0|   7|           7|           7|
    |add_ln90_1_fu_1067_p2    |         +|   0|  0|  14|           6|           3|
    |add_ln90_2_fu_1061_p2    |         +|   0|  0|  14|           6|           3|
    |add_ln90_fu_1003_p2      |         +|   0|  0|  13|           4|           1|
    |add_ln92_fu_1029_p2      |         +|   0|  0|  13|           4|           2|
    |add_ln94_1_fu_1013_p2    |         +|   0|  0|  14|           7|           7|
    |add_ln94_fu_991_p2       |         +|   0|  0|  14|           7|           7|
    |add_ln95_fu_1045_p2      |         +|   0|  0|  14|           7|           7|
    |add_ln96_fu_1055_p2      |         +|   0|  0|  14|           6|           1|
    |ap_block_state2          |       and|   0|  0|   2|           1|           1|
    |ap_block_state4          |       and|   0|  0|   2|           1|           1|
    |ap_block_state6          |       and|   0|  0|   2|           1|           1|
    |icmp_ln41_fu_563_p2      |      icmp|   0|  0|   8|           3|           3|
    |icmp_ln49_fu_619_p2      |      icmp|   0|  0|   9|           4|           4|
    |icmp_ln51_fu_645_p2      |      icmp|   0|  0|  11|          11|          11|
    |icmp_ln61_fu_724_p2      |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln63_fu_750_p2      |      icmp|   0|  0|  12|          12|          12|
    |icmp_ln73_fu_823_p2      |      icmp|   0|  0|  10|           7|           7|
    |icmp_ln76_fu_829_p2      |      icmp|   0|  0|   9|           4|           4|
    |icmp_ln80_1_fu_960_p2    |      icmp|   0|  0|  11|           9|          10|
    |icmp_ln80_fu_920_p2      |      icmp|   0|  0|  11|           9|          10|
    |icmp_ln90_fu_997_p2      |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln92_fu_1023_p2     |      icmp|   0|  0|  10|           6|           6|
    |or_ln44_fu_600_p2        |        or|   0|  0|   4|           4|           1|
    |or_ln55_fu_681_p2        |        or|   0|  0|   8|           8|           1|
    |or_ln67_fu_786_p2        |        or|   0|  0|   8|           8|           1|
    |or_ln95_fu_1035_p2       |        or|   0|  0|   4|           4|           1|
    |select_ln73_1_fu_854_p3  |    select|   0|  0|   4|           1|           4|
    |select_ln73_fu_835_p3    |    select|   0|  0|   4|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 525|         336|         229|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                       |  87|         18|    1|         18|
    |ap_enable_reg_pp0_iter1         |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2         |  14|          3|    1|          3|
    |ap_phi_mux_k_phi_fu_470_p4      |   9|          2|    9|         18|
    |ap_phi_mux_tmp_1_phi_fu_481_p4  |   9|          2|   32|         64|
    |i_1_reg_342                     |   9|          2|    4|          8|
    |i_2_reg_399                     |   9|          2|    4|          8|
    |i_3_reg_443                     |   9|          2|    4|          8|
    |i_4_reg_500                     |   9|          2|    4|          8|
    |i_reg_296                       |   9|          2|    4|          8|
    |in_buf_address0                 |  14|          3|   11|         33|
    |in_stream_TDATA_blk_n           |   9|          2|    1|          2|
    |indvar_flatten_reg_432          |   9|          2|    7|         14|
    |indvars_iv153_reg_511           |   9|          2|    6|         12|
    |indvars_iv197_reg_387           |   9|          2|   12|         24|
    |indvars_iv203_reg_330           |   9|          2|   11|         22|
    |is_idx_1_reg_318                |   9|          2|   11|         22|
    |is_idx_2_reg_375                |   9|          2|   12|         24|
    |is_idx_3_reg_365                |   9|          2|   11|         22|
    |is_idx_4_reg_422                |   9|          2|   12|         24|
    |is_idx_reg_307                  |   9|          2|    3|          6|
    |j_1_reg_411                     |   9|          2|    9|         18|
    |j_2_reg_455                     |   9|          2|    4|          8|
    |j_3_reg_533                     |   9|          2|    4|          8|
    |j_reg_354                       |   9|          2|    9|         18|
    |k_reg_466                       |   9|          2|    9|         18|
    |offset_buf_address0             |  14|          3|    4|         12|
    |os_idx_1_reg_523                |   9|          2|    6|         12|
    |os_idx_reg_488                  |   9|          2|    6|         12|
    |out_buf_address0                |  14|          3|    7|         21|
    |out_stream_TDATA_blk_n          |   9|          2|    1|          2|
    |tmp_1_reg_478                   |   9|          2|   32|         64|
    |weight_buf_address0             |  14|          3|   12|         36|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           | 400|         87|  264|        579|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |add_ln49_reg_1121                   |   4|   0|    4|          0|
    |add_ln61_reg_1157                   |   4|   0|    4|          0|
    |add_ln73_1_reg_1185                 |   7|   0|    7|          0|
    |add_ln80_reg_1259                   |   9|   0|    9|          0|
    |add_ln90_reg_1293                   |   4|   0|    4|          0|
    |add_ln92_reg_1306                   |   4|   0|    4|          0|
    |add_ln94_reg_1284                   |   6|   0|    7|          1|
    |add_ln96_reg_1316                   |   6|   0|    6|          0|
    |ap_CS_fsm                           |  17|   0|   17|          0|
    |ap_enable_reg_pp0_iter0             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |   1|   0|    1|          0|
    |i_1_reg_342                         |   4|   0|    4|          0|
    |i_2_reg_399                         |   4|   0|    4|          0|
    |i_3_reg_443                         |   4|   0|    4|          0|
    |i_4_reg_500                         |   4|   0|    4|          0|
    |i_reg_296                           |   4|   0|    4|          0|
    |icmp_ln76_reg_1193                  |   1|   0|    1|          0|
    |icmp_ln80_1_reg_1264                |   1|   0|    1|          0|
    |icmp_ln80_1_reg_1264_pp0_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln80_reg_1235                  |   1|   0|    1|          0|
    |in_buf_load_reg_1249                |  32|   0|   32|          0|
    |indvar_flatten_reg_432              |   7|   0|    7|          0|
    |indvars_iv153_reg_511               |   6|   0|    6|          0|
    |indvars_iv197_reg_387               |  12|   0|   12|          0|
    |indvars_iv203_reg_330               |  11|   0|   11|          0|
    |is_idx_1_reg_318                    |  11|   0|   11|          0|
    |is_idx_2_reg_375                    |  12|   0|   12|          0|
    |is_idx_3_reg_365                    |  11|   0|   11|          0|
    |is_idx_4_reg_422                    |  12|   0|   12|          0|
    |is_idx_reg_307                      |   3|   0|    3|          0|
    |j_1_reg_411                         |   9|   0|    9|          0|
    |j_2_reg_455                         |   4|   0|    4|          0|
    |j_3_reg_533                         |   4|   0|    4|          0|
    |j_reg_354                           |   9|   0|    9|          0|
    |k_reg_466                           |   9|   0|    9|          0|
    |mul_reg_1268                        |  32|   0|   32|          0|
    |os_idx_1_reg_523                    |   6|   0|    6|          0|
    |os_idx_reg_488                      |   6|   0|    6|          0|
    |out_buf_addr_2_reg_1225             |   7|   0|    7|          0|
    |select_ln73_1_reg_1210              |   4|   0|    4|          0|
    |select_ln73_reg_1198                |   4|   0|    4|          0|
    |tmp_1_reg_478                       |  32|   0|   32|          0|
    |tmp_2_reg_1273                      |  32|   0|   32|          0|
    |tmp_3_reg_1113                      |   4|   0|   12|          8|
    |tmp_4_cast_reg_1149                 |   3|   0|   11|          8|
    |tmp_6_cast_reg_1215                 |   3|   0|   11|          8|
    |tmp_9_reg_1220                      |   4|   0|   12|          8|
    |weight_buf_load_reg_1254            |  32|   0|   32|          0|
    |icmp_ln80_reg_1235                  |  64|  32|    1|          0|
    +------------------------------------+----+----+-----+-----------+
    |Total                               | 473|  32|  443|         33|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+--------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------------+-----+-----+------------+--------------+--------------+
|s_axi_CONTROL_BUS_AWVALID  |   in|    1|       s_axi|   CONTROL_BUS|   return void|
|s_axi_CONTROL_BUS_AWREADY  |  out|    1|       s_axi|   CONTROL_BUS|   return void|
|s_axi_CONTROL_BUS_AWADDR   |   in|    4|       s_axi|   CONTROL_BUS|   return void|
|s_axi_CONTROL_BUS_WVALID   |   in|    1|       s_axi|   CONTROL_BUS|   return void|
|s_axi_CONTROL_BUS_WREADY   |  out|    1|       s_axi|   CONTROL_BUS|   return void|
|s_axi_CONTROL_BUS_WDATA    |   in|   32|       s_axi|   CONTROL_BUS|   return void|
|s_axi_CONTROL_BUS_WSTRB    |   in|    4|       s_axi|   CONTROL_BUS|   return void|
|s_axi_CONTROL_BUS_ARVALID  |   in|    1|       s_axi|   CONTROL_BUS|   return void|
|s_axi_CONTROL_BUS_ARREADY  |  out|    1|       s_axi|   CONTROL_BUS|   return void|
|s_axi_CONTROL_BUS_ARADDR   |   in|    4|       s_axi|   CONTROL_BUS|   return void|
|s_axi_CONTROL_BUS_RVALID   |  out|    1|       s_axi|   CONTROL_BUS|   return void|
|s_axi_CONTROL_BUS_RREADY   |   in|    1|       s_axi|   CONTROL_BUS|   return void|
|s_axi_CONTROL_BUS_RDATA    |  out|   32|       s_axi|   CONTROL_BUS|   return void|
|s_axi_CONTROL_BUS_RRESP    |  out|    2|       s_axi|   CONTROL_BUS|   return void|
|s_axi_CONTROL_BUS_BVALID   |  out|    1|       s_axi|   CONTROL_BUS|   return void|
|s_axi_CONTROL_BUS_BREADY   |   in|    1|       s_axi|   CONTROL_BUS|   return void|
|s_axi_CONTROL_BUS_BRESP    |  out|    2|       s_axi|   CONTROL_BUS|   return void|
|ap_clk                     |   in|    1|  ap_ctrl_hs|      mmult_hw|  return value|
|ap_rst_n                   |   in|    1|  ap_ctrl_hs|      mmult_hw|  return value|
|interrupt                  |  out|    1|  ap_ctrl_hs|      mmult_hw|  return value|
|in_stream_TDATA            |   in|   64|        axis|     in_stream|       pointer|
|in_stream_TVALID           |   in|    1|        axis|     in_stream|       pointer|
|in_stream_TREADY           |  out|    1|        axis|     in_stream|       pointer|
|out_stream_TDATA           |  out|  128|        axis|    out_stream|       pointer|
|out_stream_TVALID          |  out|    1|        axis|    out_stream|       pointer|
|out_stream_TREADY          |   in|    1|        axis|    out_stream|       pointer|
+---------------------------+-----+-----+------------+--------------+--------------+

