`timescale 1ns/1ps
`default_nettype none
// PLEASE READ THIS, IT MAY SAVE YOU SOME TIME AND MONEY, THANK YOU!
// * This file was generated by Quokka FPGA Toolkit.
// * Generated code is your property, do whatever you want with it
// * Place custom code between [BEGIN USER ***] and [END USER ***].
// * CAUTION: All code outside of [USER] scope is subject to regeneration.
// * Bad things happen sometimes in developer's life,
//   it is recommended to use source control management software (e.g. git, bzr etc) to keep your custom code safe'n'sound.
// * Internal structure of code is subject to change.
//   You can use some of signals in custom code, but most likely they will not exist in future (e.g. will get shorter or gone completely)
// * Please send your feedback, comments, improvement ideas etc. to evmuryshkin@gmail.com
// * Visit https://github.com/EvgenyMuryshkin/QuokkaEvaluation to access latest version of playground
//
// DISCLAIMER:
//   Code comes AS-IS, it is your responsibility to make sure it is working as expected
//   no responsibility will be taken for any loss or damage caused by use of Quokka toolkit.
//
// System configuration name is IOSingleBitMemoryCompositionModule_2_TopLevel, clock frequency is 1Hz, Top-level
// FSM summary
// -- Packages
module IOSingleBitMemoryCompositionModule_2_TopLevel
(
	// [BEGIN USER PORTS]
	// [END USER PORTS]
	input wire iValues0,
	input wire iValues1,
	output wire oValues0,
	output wire oValues1
);
	// [BEGIN USER SIGNALS]
	// [END USER SIGNALS]
	localparam HiSignal = 1'b1;
	localparam LoSignal = 1'b0;
	wire Zero = 1'b0;
	wire One = 1'b1;
	wire true = 1'b1;
	wire false = 1'b0;
	wire signed [2: 0] size = 3'b010;
	wire IOSingleBitMemoryCompositionModule_L46F13L49T14_0_i = 1'b0;
	wire IOSingleBitMemoryCompositionModule_L46F13L49T14_1_i = 1'b1;
	wire children0_iValue;
	wire children0_oValue;
	wire children1_iValue;
	wire children1_oValue;
	wire [0: 0] IOSingleBitMemoryCompositionModule_L46F13L49T14_0_IOSingleBitMemoryCompositionModule_L48F44T126_Object;
	wire [0: 0] IOSingleBitMemoryCompositionModule_L46F13L49T14_1_IOSingleBitMemoryCompositionModule_L48F44T126_Object;
	wire children0_iValue_children0_iValue_HardLink;
	wire children0_oValue_children0_oValue_HardLink;
	wire children1_iValue_children1_iValue_HardLink;
	wire children1_oValue_children1_oValue_HardLink;
	wire Inputs_iValues [0 : 1];
	wire IOSingleBitMemoryCompositionModule_L52F34T74_Enumerable [0 : 1];
	IOSingleBitMemoryCompositionModule_2_TopLevel_children0
	IOSingleBitMemoryCompositionModule_2_TopLevel_children0
	(
		// [BEGIN USER MAP FOR children0]
		// [END USER MAP FOR children0]
		.iValue (children0_iValue_children0_iValue_HardLink),
		.oValue (children0_oValue_children0_oValue_HardLink)
	);
	IOSingleBitMemoryCompositionModule_2_TopLevel_children1
	IOSingleBitMemoryCompositionModule_2_TopLevel_children1
	(
		// [BEGIN USER MAP FOR children1]
		// [END USER MAP FOR children1]
		.iValue (children1_iValue_children1_iValue_HardLink),
		.oValue (children1_oValue_children1_oValue_HardLink)
	);
	assign Inputs_iValues[0] = iValues0;
	assign Inputs_iValues[1] = iValues1;
	assign IOSingleBitMemoryCompositionModule_L46F13L49T14_0_IOSingleBitMemoryCompositionModule_L48F44T126_Object[0] = Inputs_iValues[0];
	assign children0_iValue = IOSingleBitMemoryCompositionModule_L46F13L49T14_0_IOSingleBitMemoryCompositionModule_L48F44T126_Object[0];
	assign IOSingleBitMemoryCompositionModule_L46F13L49T14_1_IOSingleBitMemoryCompositionModule_L48F44T126_Object[0] = Inputs_iValues[1];
	assign children1_iValue = IOSingleBitMemoryCompositionModule_L46F13L49T14_1_IOSingleBitMemoryCompositionModule_L48F44T126_Object[0];
	assign IOSingleBitMemoryCompositionModule_L52F34T74_Enumerable[0] = children0_oValue;
	assign IOSingleBitMemoryCompositionModule_L52F34T74_Enumerable[1] = children1_oValue;
	assign oValues0 = IOSingleBitMemoryCompositionModule_L52F34T74_Enumerable[0];
	assign oValues1 = IOSingleBitMemoryCompositionModule_L52F34T74_Enumerable[1];
	assign children0_iValue_children0_iValue_HardLink = children0_iValue;
	assign children0_oValue = children0_oValue_children0_oValue_HardLink;
	assign children1_iValue_children1_iValue_HardLink = children1_iValue;
	assign children1_oValue = children1_oValue_children1_oValue_HardLink;
	// [BEGIN USER ARCHITECTURE]
	// [END USER ARCHITECTURE]
endmodule
