

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_n_mem_for_l2wb_pcommit                   32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel_for_l2wb_pcommit                    2 # number of memory subpartition in each memory module
-gpgpu_dl2_bsize_for_l2wb_pcommit                  128 # default 128 bytes
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:256,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config            536870913 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         200 # DRAM latency (default 30)
-dram_write_latency                   600 # DRAM write latency (default 100)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132.0:1132.0:1132.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled               aea7075c077c1ea2fee2aebae1b7bc43  /home/pli11/Desktop/re_test/ProgPow/progpow_search/undo_c_wt/main
Extracting PTX file and ptxas options    1: main.1.sm_70.ptx -arch=sm_70
      0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/pli11/Desktop/re_test/ProgPow/progpow_search/undo_c_wt/main
self exe links to: /home/pli11/Desktop/re_test/ProgPow/progpow_search/undo_c_wt/main
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pli11/Desktop/re_test/ProgPow/progpow_search/undo_c_wt/main
Running md5sum using "md5sum /home/pli11/Desktop/re_test/ProgPow/progpow_search/undo_c_wt/main "
self exe links to: /home/pli11/Desktop/re_test/ProgPow/progpow_search/undo_c_wt/main
Extracting specific PTX file named main.1.sm_70.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb : hostFun 0x0x412913, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing main.1.sm_70.ptx
GPGPU-Sim PTX: allocating constant region for "keccakf_rndc" from 0x100 to 0x160 (global memory space) 1
GPGPU-Sim PTX: allocating global region for "NVM_log" from 0x180 to 0x4000180 (global memory space)
GPGPU-Sim PTX: allocating global region for "NVM_flag" from 0x4000180 to 0x4400180 (global memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14progpow_searchm8hash32_tmPK5dag_tP14search_resultsbE5c_dag" from 0x0 to 0x4000 (shared memory space)
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: instruction assembly for function '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file main.1.sm_70.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from main.1.sm_70.ptx
GPGPU-Sim PTX: Binary info : gmem=71303168, cmem=96
GPGPU-Sim PTX: Kernel '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb' : regs=56, lmem=0, smem=16384, cmem=425
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x41cba0; deviceAddress = keccakf_rndc; deviceName = keccakf_rndc
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 96 bytes
GPGPU-Sim PTX registering constant keccakf_rndc (96 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x62b9a0; deviceAddress = NVM_log; deviceName = NVM_log
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 67108864 bytes
GPGPU-Sim PTX registering global NVM_log hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x462b9a0; deviceAddress = NVM_flag; deviceName = NVM_flag
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4194304 bytes
GPGPU-Sim PTX registering global NVM_flag hostVar to name mapping
Set Device to current
Resetting device
Generating mining buffers
GPGPU-Sim PTX: cudaStreamCreate
GPGPU-Sim PTX: cudaStreamCreate
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff1d1937a8..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7fff1d193860..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff1d193798..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff1d193790..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff1d193788..
GPGPU-Sim PTX: Setting up arguments for 1 bytes starting at 0x7fff1d193784..

GPGPU-Sim PTX: cudaLaunch for 0x0x412913 (mode=performance simulation) on stream 2
GPGPU-Sim PTX: finding reconvergence points for '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'...
GPGPU-Sim PTX: Finding dominators for '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'...
GPGPU-Sim PTX: Finding postdominators for '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'...
GPGPU-Sim PTX: reconvergence points for _Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x040 (main.1.sm_70.ptx:43) @%p2 bra BB0_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0c0 (main.1.sm_70.ptx:64) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x0b8 (main.1.sm_70.ptx:61) @%p3 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0c0 (main.1.sm_70.ptx:64) bar.sync 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x12b8 (main.1.sm_70.ptx:646) @%p6 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2288 (main.1.sm_70.ptx:1482) mov.u32 %r1252, 4127;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x12c0 (main.1.sm_70.ptx:647) bra.uni BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1aa0 (main.1.sm_70.ptx:1066) mov.u32 %r1250, 4127;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1a90 (main.1.sm_70.ptx:1061) @%p10 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a98 (main.1.sm_70.ptx:1062) bra.uni BB0_7;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1a98 (main.1.sm_70.ptx:1062) bra.uni BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2288 (main.1.sm_70.ptx:1482) mov.u32 %r1252, 4127;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x2278 (main.1.sm_70.ptx:1478) @%p8 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2288 (main.1.sm_70.ptx:1482) mov.u32 %r1252, 4127;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x2280 (main.1.sm_70.ptx:1479) bra.uni BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1aa0 (main.1.sm_70.ptx:1066) mov.u32 %r1250, 4127;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x2660 (main.1.sm_70.ptx:1605) @%p27 bra BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26a8 (main.1.sm_70.ptx:1617) add.s32 %r1270, %r1270, 1;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x26b8 (main.1.sm_70.ptx:1619) @%p28 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26c0 (main.1.sm_70.ptx:1621) ld.param.u64 %rd45, [_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb_param_2];
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x26d0 (main.1.sm_70.ptx:1623) @%p29 bra BB0_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2970 (main.1.sm_70.ptx:1748) ret;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x26f8 (main.1.sm_70.ptx:1629) @%p30 bra BB0_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2970 (main.1.sm_70.ptx:1748) ret;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x27b0 (main.1.sm_70.ptx:1657) @%p31 bra BB0_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2820 (main.1.sm_70.ptx:1678) mov.u32 %r1260, %ctaid.x;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x28f8 (main.1.sm_70.ptx:1725) @!%p1 bra BB0_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2970 (main.1.sm_70.ptx:1748) ret;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x2900 (main.1.sm_70.ptx:1726) bra.uni BB0_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2908 (main.1.sm_70.ptx:1729) mov.u32 %r1254, %ctaid.x;
GPGPU-Sim PTX: ... end of reconvergence points for _Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'.
GPGPU-Sim PTX: pushing kernel '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb' to stream 2, gridDim= (4,1,1) blockDim = (256,1,1) 
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim API:    stream 2 has 1 operations
GPGPU-Sim API:       0 :  stream operation kernel
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'
GPGPU-Sim uArch: CTA/core = 4, limited by: regs
GPGPU-Sim: Reconfigure L1 cache to 112KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'
Destroy streams for kernel 1: size 0
kernel_name = _Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb 
kernel_launch_uid = 1 
gpu_sim_cycle = 1525795
gpu_sim_insn = 276754532
gpu_ipc =     181.3838
gpu_tot_sim_cycle = 1525795
gpu_tot_sim_insn = 276754532
gpu_tot_ipc =     181.3838
gpu_tot_issued_cta = 4
gpu_occupancy = 12.4983% 
gpu_tot_occupancy = 12.4983% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0089
partiton_level_parallism_total  =       0.0089
partiton_level_parallism_util =       2.1858
partiton_level_parallism_util_total  =       2.1858
L2_BW  =       0.3234 GB/Sec
L2_BW_total  =       0.3234 GB/Sec
gpu_total_sim_rate=153667

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 68667, Miss = 3099, Miss_rate = 0.045, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 68691, Miss = 3123, Miss_rate = 0.045, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 68695, Miss = 3127, Miss_rate = 0.046, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 68687, Miss = 3119, Miss_rate = 0.045, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 274740
	L1D_total_cache_misses = 12468
	L1D_total_cache_miss_rate = 0.0454
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.043
	L1D_cache_fill_port_util = 0.001
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 262144
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3068
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 4
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 128
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 9396
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 265216
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 9524

Total_core_cache_fail_stats:
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
267365, 267338, 267338, 267338, 267338, 267338, 267338, 267338, 
gpgpu_n_tot_thrd_icount = 276903296
gpgpu_n_tot_w_icount = 8653228
gpgpu_n_stall_shd_mem = 740140
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4096
gpgpu_n_mem_write_global = 9524
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1054720
gpgpu_n_store_insn = 10248
gpgpu_n_shmem_insn = 11550720
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6144
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 497664
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 241484
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 992
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:21949	W0_Idle:37532	W0_Scoreboard:15713799	W1:108	W2:4096	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:8550720
single_issue_nums: WS0:2138812	WS1:2138704	WS2:2138704	WS3:2138704	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 24576 {8:3072,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 380960 {40:9524,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 40960 {40:1024,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 122880 {40:3072,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 76192 {8:9524,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 40960 {40:1024,}
maxmflatency = 970 
max_icnt2mem_latency = 357 
maxmrqlatency = 37 
max_icnt2sh_latency = 160 
averagemflatency = 689 
avg_icnt2mem_latency = 61 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 17 
mrq_lat_table:3661 	3318 	1719 	856 	113 	61 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1459 	2555 	9606 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	227 	22 	46 	4488 	4263 	3524 	620 	430 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	4485 	1406 	2147 	3049 	2152 	372 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4 	7 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:   1516872   1515944         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:   1516902   1515967         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:   1517156   1516223         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:   1517184   1516244         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:   1517093   1516362         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:   1517124   1516392         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:   1517036   1516301         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:   1517061   1516326         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:   1516976   1516241         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:   1517001   1516194         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:   1516742   1515935         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:   1516768   1515960         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:   1516864   1515984         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:   1516787   1516008         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:   1516861   1516092         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:   1516883   1516118         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:   1516254   1515177         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:   1516279   1515203         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:   1516667   1515462         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:   1516691   1515483         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:   1516599   1515386         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:   1516629   1515413         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:   1516538   1515325         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:   1516562   1515349         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:   1516474   1515265         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:   1516499   1515696         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:   1516237   1515168         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:   1516229   1515194         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:   1516249   1515222         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:   1516269   1515246         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:   1516350   1515333         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:   1516375   1515359         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 99.500000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 100.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 100.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 100.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 100.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 100.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 100.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 100.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 100.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 100.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 100.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 100.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 100.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 100.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 100.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 100.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]: 68.500000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]: 68.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]: 68.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]: 68.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]: 68.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]: 68.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]: 68.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]: 68.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]: 68.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]: 68.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]: 68.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]: 68.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]: 68.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]: 68.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]: 68.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]: 68.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 9728/128 = 76.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 512
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
number of total write accesses:
dram[0]:       191       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       192       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       192       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       192       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       192       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       192       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       192       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       192       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:       192       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:       192       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:       192       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:       192       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:       192       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:       192       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:       192       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:       192       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:       129       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:       128       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:       128       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:       128       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:       128       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:       128       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:       128       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:       128       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:       128       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:       128       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:       128       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:       128       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:       128       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:       128       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:       128       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:       128       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 9216
min_bank_accesses = 0!
chip skew: 320/256 = 1.25
average mf latency per bank:
dram[0]:       2382       937    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        955       927    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        922       929    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        930       926    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        932       939    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        931       935    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        953       939    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        948       928    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:        975       926    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:        960       924    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:        975       926    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:        971       925    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:        977       928    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:        964       922    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:        963       932    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:        951       921    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:        945       927    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:        919       914    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:        924       924    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:        919       923    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:        921       927    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:        918       919    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:        922       925    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:        917       921    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:        925       939    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:        919       949    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:        922       953    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:        928       928    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:        928       932    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:        927       928    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:        929       934    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:        916       934    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        947       915         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        923       897         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        927       914         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        926       921         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        900       914         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        942       913         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        960       899         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        965       885         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        970       889         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        947       895         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        887       899         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        901       902         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        914       899         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        892       906         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        931       899         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        939       903         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:        898       915         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:        886       910         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:        904       934         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:        891       913         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:        885       935         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:        886       906         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:        892       900         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:        895       901         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:        906       905         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:        902       947         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:        905       963         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:        912       915         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:        907       909         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:        915       905         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:        907       917         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:        893       919         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1145694 n_nop=1145353 n_act=4 n_pre=2 n_ref_event=0 n_req=335 n_rd=16 n_rd_L2_A=0 n_write=319 n_wr_bk=0 bw_util=0.0002924
n_activity=1086 dram_eff=0.3085
bk0: 8a 1145537i bk1: 8a 1145553i bk2: 0a 1145694i bk3: 0a 1145694i bk4: 0a 1145694i bk5: 0a 1145694i bk6: 0a 1145694i bk7: 0a 1145694i bk8: 0a 1145694i bk9: 0a 1145694i bk10: 0a 1145694i bk11: 0a 1145694i bk12: 0a 1145694i bk13: 0a 1145694i bk14: 0a 1145694i bk15: 0a 1145694i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988060
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993730
Bank_Level_Parallism = 1.037705
Bank_Level_Parallism_Col = 1.039519
Bank_Level_Parallism_Ready = 1.026866
write_to_read_ratio_blp_rw_average = 0.910653
GrpLevelPara = 1.039519 

BW Util details:
bwutil = 0.000292 
total_CMD = 1145694 
util_bw = 335 
Wasted_Col = 251 
Wasted_Row = 24 
Idle = 1145084 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 209 
rwq = 0 
CCDLc_limit_alone = 209 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1145694 
n_nop = 1145353 
Read = 16 
Write = 319 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 335 
total_req = 335 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 335 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000292 
Either_Row_CoL_Bus_Util = 0.000298 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000594 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000593527
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1145694 n_nop=1145352 n_act=4 n_pre=2 n_ref_event=0 n_req=336 n_rd=16 n_rd_L2_A=0 n_write=320 n_wr_bk=0 bw_util=0.0002933
n_activity=1074 dram_eff=0.3128
bk0: 8a 1145537i bk1: 8a 1145563i bk2: 0a 1145694i bk3: 0a 1145694i bk4: 0a 1145694i bk5: 0a 1145694i bk6: 0a 1145694i bk7: 0a 1145694i bk8: 0a 1145694i bk9: 0a 1145694i bk10: 0a 1145694i bk11: 0a 1145694i bk12: 0a 1145694i bk13: 0a 1145694i bk14: 0a 1145694i bk15: 0a 1145694i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988095
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.001605
Bank_Level_Parallism_Col = 1.001681
Bank_Level_Parallism_Ready = 1.002976
write_to_read_ratio_blp_rw_average = 0.912605
GrpLevelPara = 1.001681 

BW Util details:
bwutil = 0.000293 
total_CMD = 1145694 
util_bw = 336 
Wasted_Col = 263 
Wasted_Row = 24 
Idle = 1145071 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 221 
rwq = 0 
CCDLc_limit_alone = 221 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1145694 
n_nop = 1145352 
Read = 16 
Write = 320 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 336 
total_req = 336 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 336 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000293 
Either_Row_CoL_Bus_Util = 0.000299 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000520 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000520209
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1145694 n_nop=1145352 n_act=4 n_pre=2 n_ref_event=0 n_req=336 n_rd=16 n_rd_L2_A=0 n_write=320 n_wr_bk=0 bw_util=0.0002933
n_activity=1057 dram_eff=0.3179
bk0: 8a 1145537i bk1: 8a 1145559i bk2: 0a 1145694i bk3: 0a 1145694i bk4: 0a 1145694i bk5: 0a 1145694i bk6: 0a 1145694i bk7: 0a 1145694i bk8: 0a 1145694i bk9: 0a 1145694i bk10: 0a 1145694i bk11: 0a 1145694i bk12: 0a 1145694i bk13: 0a 1145694i bk14: 0a 1145694i bk15: 0a 1145694i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988095
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.012903
Bank_Level_Parallism_Col = 1.013514
Bank_Level_Parallism_Ready = 1.014881
write_to_read_ratio_blp_rw_average = 0.912162
GrpLevelPara = 1.013514 

BW Util details:
bwutil = 0.000293 
total_CMD = 1145694 
util_bw = 336 
Wasted_Col = 260 
Wasted_Row = 24 
Idle = 1145074 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 218 
rwq = 0 
CCDLc_limit_alone = 218 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1145694 
n_nop = 1145352 
Read = 16 
Write = 320 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 336 
total_req = 336 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 336 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000293 
Either_Row_CoL_Bus_Util = 0.000299 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000565 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000564723
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1145694 n_nop=1145352 n_act=4 n_pre=2 n_ref_event=0 n_req=336 n_rd=16 n_rd_L2_A=0 n_write=320 n_wr_bk=0 bw_util=0.0002933
n_activity=1040 dram_eff=0.3231
bk0: 8a 1145544i bk1: 8a 1145565i bk2: 0a 1145694i bk3: 0a 1145694i bk4: 0a 1145694i bk5: 0a 1145694i bk6: 0a 1145694i bk7: 0a 1145694i bk8: 0a 1145694i bk9: 0a 1145694i bk10: 0a 1145694i bk11: 0a 1145694i bk12: 0a 1145694i bk13: 0a 1145694i bk14: 0a 1145694i bk15: 0a 1145694i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988095
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.008197
Bank_Level_Parallism_Col = 1.008591
Bank_Level_Parallism_Ready = 1.011905
write_to_read_ratio_blp_rw_average = 0.910653
GrpLevelPara = 1.008591 

BW Util details:
bwutil = 0.000293 
total_CMD = 1145694 
util_bw = 336 
Wasted_Col = 250 
Wasted_Row = 24 
Idle = 1145084 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 208 
rwq = 0 
CCDLc_limit_alone = 208 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1145694 
n_nop = 1145352 
Read = 16 
Write = 320 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 336 
total_req = 336 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 336 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000293 
Either_Row_CoL_Bus_Util = 0.000299 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000532 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000531556
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1145694 n_nop=1145352 n_act=4 n_pre=2 n_ref_event=0 n_req=336 n_rd=16 n_rd_L2_A=0 n_write=320 n_wr_bk=0 bw_util=0.0002933
n_activity=1067 dram_eff=0.3149
bk0: 8a 1145552i bk1: 8a 1145564i bk2: 0a 1145694i bk3: 0a 1145694i bk4: 0a 1145694i bk5: 0a 1145694i bk6: 0a 1145694i bk7: 0a 1145694i bk8: 0a 1145694i bk9: 0a 1145694i bk10: 0a 1145694i bk11: 0a 1145694i bk12: 0a 1145694i bk13: 0a 1145694i bk14: 0a 1145694i bk15: 0a 1145694i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988095
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.018425
Bank_Level_Parallism_Col = 1.019332
Bank_Level_Parallism_Ready = 1.014881
write_to_read_ratio_blp_rw_average = 0.908612
GrpLevelPara = 1.019332 

BW Util details:
bwutil = 0.000293 
total_CMD = 1145694 
util_bw = 336 
Wasted_Col = 237 
Wasted_Row = 24 
Idle = 1145097 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 195 
rwq = 0 
CCDLc_limit_alone = 195 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1145694 
n_nop = 1145352 
Read = 16 
Write = 320 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 336 
total_req = 336 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 336 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000293 
Either_Row_CoL_Bus_Util = 0.000299 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000321 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000321203
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1145694 n_nop=1145352 n_act=4 n_pre=2 n_ref_event=0 n_req=336 n_rd=16 n_rd_L2_A=0 n_write=320 n_wr_bk=0 bw_util=0.0002933
n_activity=998 dram_eff=0.3367
bk0: 8a 1145527i bk1: 8a 1145564i bk2: 0a 1145694i bk3: 0a 1145694i bk4: 0a 1145694i bk5: 0a 1145694i bk6: 0a 1145694i bk7: 0a 1145694i bk8: 0a 1145694i bk9: 0a 1145694i bk10: 0a 1145694i bk11: 0a 1145694i bk12: 0a 1145694i bk13: 0a 1145694i bk14: 0a 1145694i bk15: 0a 1145694i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988095
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.039409
Bank_Level_Parallism_Col = 1.041308
Bank_Level_Parallism_Ready = 1.026786
write_to_read_ratio_blp_rw_average = 0.910499
GrpLevelPara = 1.041308 

BW Util details:
bwutil = 0.000293 
total_CMD = 1145694 
util_bw = 336 
Wasted_Col = 249 
Wasted_Row = 24 
Idle = 1145085 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 207 
rwq = 0 
CCDLc_limit_alone = 207 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1145694 
n_nop = 1145352 
Read = 16 
Write = 320 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 336 
total_req = 336 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 336 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000293 
Either_Row_CoL_Bus_Util = 0.000299 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000597 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000597018
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1145694 n_nop=1145352 n_act=4 n_pre=2 n_ref_event=0 n_req=336 n_rd=16 n_rd_L2_A=0 n_write=320 n_wr_bk=0 bw_util=0.0002933
n_activity=980 dram_eff=0.3429
bk0: 8a 1145531i bk1: 8a 1145576i bk2: 0a 1145694i bk3: 0a 1145694i bk4: 0a 1145694i bk5: 0a 1145694i bk6: 0a 1145694i bk7: 0a 1145694i bk8: 0a 1145694i bk9: 0a 1145694i bk10: 0a 1145694i bk11: 0a 1145694i bk12: 0a 1145694i bk13: 0a 1145694i bk14: 0a 1145694i bk15: 0a 1145694i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988095
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.028333
Bank_Level_Parallism_Col = 1.029720
Bank_Level_Parallism_Ready = 1.014881
write_to_read_ratio_blp_rw_average = 0.909091
GrpLevelPara = 1.029720 

BW Util details:
bwutil = 0.000293 
total_CMD = 1145694 
util_bw = 336 
Wasted_Col = 240 
Wasted_Row = 24 
Idle = 1145094 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 198 
rwq = 0 
CCDLc_limit_alone = 198 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1145694 
n_nop = 1145352 
Read = 16 
Write = 320 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 336 
total_req = 336 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 336 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000293 
Either_Row_CoL_Bus_Util = 0.000299 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000516 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000515845
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1145694 n_nop=1145352 n_act=4 n_pre=2 n_ref_event=0 n_req=336 n_rd=16 n_rd_L2_A=0 n_write=320 n_wr_bk=0 bw_util=0.0002933
n_activity=994 dram_eff=0.338
bk0: 8a 1145535i bk1: 8a 1145573i bk2: 0a 1145694i bk3: 0a 1145694i bk4: 0a 1145694i bk5: 0a 1145694i bk6: 0a 1145694i bk7: 0a 1145694i bk8: 0a 1145694i bk9: 0a 1145694i bk10: 0a 1145694i bk11: 0a 1145694i bk12: 0a 1145694i bk13: 0a 1145694i bk14: 0a 1145694i bk15: 0a 1145694i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988095
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.037037
Bank_Level_Parallism_Col = 1.038869
Bank_Level_Parallism_Ready = 1.032738
write_to_read_ratio_blp_rw_average = 0.908127
GrpLevelPara = 1.038869 

BW Util details:
bwutil = 0.000293 
total_CMD = 1145694 
util_bw = 336 
Wasted_Col = 234 
Wasted_Row = 24 
Idle = 1145100 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 192 
rwq = 0 
CCDLc_limit_alone = 192 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1145694 
n_nop = 1145352 
Read = 16 
Write = 320 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 336 
total_req = 336 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 336 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000293 
Either_Row_CoL_Bus_Util = 0.000299 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000434 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000433798
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1145694 n_nop=1145352 n_act=4 n_pre=2 n_ref_event=0 n_req=336 n_rd=16 n_rd_L2_A=0 n_write=320 n_wr_bk=0 bw_util=0.0002933
n_activity=985 dram_eff=0.3411
bk0: 8a 1145535i bk1: 8a 1145588i bk2: 0a 1145694i bk3: 0a 1145694i bk4: 0a 1145694i bk5: 0a 1145694i bk6: 0a 1145694i bk7: 0a 1145694i bk8: 0a 1145694i bk9: 0a 1145694i bk10: 0a 1145694i bk11: 0a 1145694i bk12: 0a 1145694i bk13: 0a 1145694i bk14: 0a 1145694i bk15: 0a 1145694i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988095
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.047038
Bank_Level_Parallism_Col = 1.049451
Bank_Level_Parallism_Ready = 1.026786
write_to_read_ratio_blp_rw_average = 0.904762
GrpLevelPara = 1.049451 

BW Util details:
bwutil = 0.000293 
total_CMD = 1145694 
util_bw = 336 
Wasted_Col = 214 
Wasted_Row = 24 
Idle = 1145120 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 172 
rwq = 0 
CCDLc_limit_alone = 172 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1145694 
n_nop = 1145352 
Read = 16 
Write = 320 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 336 
total_req = 336 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 336 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000293 
Either_Row_CoL_Bus_Util = 0.000299 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000408 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000408486
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1145694 n_nop=1145352 n_act=4 n_pre=2 n_ref_event=0 n_req=336 n_rd=16 n_rd_L2_A=0 n_write=320 n_wr_bk=0 bw_util=0.0002933
n_activity=1066 dram_eff=0.3152
bk0: 8a 1145526i bk1: 8a 1145574i bk2: 0a 1145694i bk3: 0a 1145694i bk4: 0a 1145694i bk5: 0a 1145694i bk6: 0a 1145694i bk7: 0a 1145694i bk8: 0a 1145694i bk9: 0a 1145694i bk10: 0a 1145694i bk11: 0a 1145694i bk12: 0a 1145694i bk13: 0a 1145694i bk14: 0a 1145694i bk15: 0a 1145694i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988095
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.034826
Bank_Level_Parallism_Col = 1.036522
Bank_Level_Parallism_Ready = 1.026786
write_to_read_ratio_blp_rw_average = 0.909565
GrpLevelPara = 1.036522 

BW Util details:
bwutil = 0.000293 
total_CMD = 1145694 
util_bw = 336 
Wasted_Col = 243 
Wasted_Row = 24 
Idle = 1145091 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 201 
rwq = 0 
CCDLc_limit_alone = 201 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1145694 
n_nop = 1145352 
Read = 16 
Write = 320 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 336 
total_req = 336 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 336 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000293 
Either_Row_CoL_Bus_Util = 0.000299 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000402 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000401503
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1145694 n_nop=1145352 n_act=4 n_pre=2 n_ref_event=0 n_req=336 n_rd=16 n_rd_L2_A=0 n_write=320 n_wr_bk=0 bw_util=0.0002933
n_activity=1049 dram_eff=0.3203
bk0: 8a 1145526i bk1: 8a 1145578i bk2: 0a 1145694i bk3: 0a 1145694i bk4: 0a 1145694i bk5: 0a 1145694i bk6: 0a 1145694i bk7: 0a 1145694i bk8: 0a 1145694i bk9: 0a 1145694i bk10: 0a 1145694i bk11: 0a 1145694i bk12: 0a 1145694i bk13: 0a 1145694i bk14: 0a 1145694i bk15: 0a 1145694i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988095
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.031614
Bank_Level_Parallism_Col = 1.033159
Bank_Level_Parallism_Ready = 1.017857
write_to_read_ratio_blp_rw_average = 0.909250
GrpLevelPara = 1.033159 

BW Util details:
bwutil = 0.000293 
total_CMD = 1145694 
util_bw = 336 
Wasted_Col = 241 
Wasted_Row = 24 
Idle = 1145093 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 199 
rwq = 0 
CCDLc_limit_alone = 199 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1145694 
n_nop = 1145352 
Read = 16 
Write = 320 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 336 
total_req = 336 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 336 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000293 
Either_Row_CoL_Bus_Util = 0.000299 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000429 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000429434
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1145694 n_nop=1145352 n_act=4 n_pre=2 n_ref_event=0 n_req=336 n_rd=16 n_rd_L2_A=0 n_write=320 n_wr_bk=0 bw_util=0.0002933
n_activity=1053 dram_eff=0.3191
bk0: 8a 1145523i bk1: 8a 1145567i bk2: 0a 1145694i bk3: 0a 1145694i bk4: 0a 1145694i bk5: 0a 1145694i bk6: 0a 1145694i bk7: 0a 1145694i bk8: 0a 1145694i bk9: 0a 1145694i bk10: 0a 1145694i bk11: 0a 1145694i bk12: 0a 1145694i bk13: 0a 1145694i bk14: 0a 1145694i bk15: 0a 1145694i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988095
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.037643
Bank_Level_Parallism_Col = 1.039451
Bank_Level_Parallism_Ready = 1.020833
write_to_read_ratio_blp_rw_average = 0.910806
GrpLevelPara = 1.039451 

BW Util details:
bwutil = 0.000293 
total_CMD = 1145694 
util_bw = 336 
Wasted_Col = 251 
Wasted_Row = 24 
Idle = 1145083 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 209 
rwq = 0 
CCDLc_limit_alone = 209 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1145694 
n_nop = 1145352 
Read = 16 
Write = 320 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 336 
total_req = 336 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 336 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000293 
Either_Row_CoL_Bus_Util = 0.000299 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000436 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000435544
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1145694 n_nop=1145352 n_act=4 n_pre=2 n_ref_event=0 n_req=336 n_rd=16 n_rd_L2_A=0 n_write=320 n_wr_bk=0 bw_util=0.0002933
n_activity=1025 dram_eff=0.3278
bk0: 8a 1145516i bk1: 8a 1145576i bk2: 0a 1145694i bk3: 0a 1145694i bk4: 0a 1145694i bk5: 0a 1145694i bk6: 0a 1145694i bk7: 0a 1145694i bk8: 0a 1145694i bk9: 0a 1145694i bk10: 0a 1145694i bk11: 0a 1145694i bk12: 0a 1145694i bk13: 0a 1145694i bk14: 0a 1145694i bk15: 0a 1145694i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988095
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.024311
Bank_Level_Parallism_Col = 1.025467
Bank_Level_Parallism_Ready = 1.017857
write_to_read_ratio_blp_rw_average = 0.911715
GrpLevelPara = 1.025467 

BW Util details:
bwutil = 0.000293 
total_CMD = 1145694 
util_bw = 336 
Wasted_Col = 257 
Wasted_Row = 24 
Idle = 1145077 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 215 
rwq = 0 
CCDLc_limit_alone = 215 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1145694 
n_nop = 1145352 
Read = 16 
Write = 320 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 336 
total_req = 336 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 336 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000293 
Either_Row_CoL_Bus_Util = 0.000299 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000590 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000590035
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1145694 n_nop=1145352 n_act=4 n_pre=2 n_ref_event=0 n_req=336 n_rd=16 n_rd_L2_A=0 n_write=320 n_wr_bk=0 bw_util=0.0002933
n_activity=1066 dram_eff=0.3152
bk0: 8a 1145530i bk1: 8a 1145574i bk2: 0a 1145694i bk3: 0a 1145694i bk4: 0a 1145694i bk5: 0a 1145694i bk6: 0a 1145694i bk7: 0a 1145694i bk8: 0a 1145694i bk9: 0a 1145694i bk10: 0a 1145694i bk11: 0a 1145694i bk12: 0a 1145694i bk13: 0a 1145694i bk14: 0a 1145694i bk15: 0a 1145694i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988095
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.024793
Bank_Level_Parallism_Col = 1.025997
Bank_Level_Parallism_Ready = 1.017857
write_to_read_ratio_blp_rw_average = 0.909879
GrpLevelPara = 1.025997 

BW Util details:
bwutil = 0.000293 
total_CMD = 1145694 
util_bw = 336 
Wasted_Col = 245 
Wasted_Row = 24 
Idle = 1145089 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 203 
rwq = 0 
CCDLc_limit_alone = 203 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1145694 
n_nop = 1145352 
Read = 16 
Write = 320 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 336 
total_req = 336 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 336 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000293 
Either_Row_CoL_Bus_Util = 0.000299 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000447 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000446891
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1145694 n_nop=1145352 n_act=4 n_pre=2 n_ref_event=0 n_req=336 n_rd=16 n_rd_L2_A=0 n_write=320 n_wr_bk=0 bw_util=0.0002933
n_activity=1014 dram_eff=0.3314
bk0: 8a 1145518i bk1: 8a 1145577i bk2: 0a 1145694i bk3: 0a 1145694i bk4: 0a 1145694i bk5: 0a 1145694i bk6: 0a 1145694i bk7: 0a 1145694i bk8: 0a 1145694i bk9: 0a 1145694i bk10: 0a 1145694i bk11: 0a 1145694i bk12: 0a 1145694i bk13: 0a 1145694i bk14: 0a 1145694i bk15: 0a 1145694i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988095
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.014516
Bank_Level_Parallism_Col = 1.015203
Bank_Level_Parallism_Ready = 1.014881
write_to_read_ratio_blp_rw_average = 0.912162
GrpLevelPara = 1.015203 

BW Util details:
bwutil = 0.000293 
total_CMD = 1145694 
util_bw = 336 
Wasted_Col = 260 
Wasted_Row = 24 
Idle = 1145074 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 218 
rwq = 0 
CCDLc_limit_alone = 218 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1145694 
n_nop = 1145352 
Read = 16 
Write = 320 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 336 
total_req = 336 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 336 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000293 
Either_Row_CoL_Bus_Util = 0.000299 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000603 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.000603128
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1145694 n_nop=1145352 n_act=4 n_pre=2 n_ref_event=0 n_req=336 n_rd=16 n_rd_L2_A=0 n_write=320 n_wr_bk=0 bw_util=0.0002933
n_activity=1024 dram_eff=0.3281
bk0: 8a 1145529i bk1: 8a 1145588i bk2: 0a 1145694i bk3: 0a 1145694i bk4: 0a 1145694i bk5: 0a 1145694i bk6: 0a 1145694i bk7: 0a 1145694i bk8: 0a 1145694i bk9: 0a 1145694i bk10: 0a 1145694i bk11: 0a 1145694i bk12: 0a 1145694i bk13: 0a 1145694i bk14: 0a 1145694i bk15: 0a 1145694i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988095
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.018456
Bank_Level_Parallism_Col = 1.019366
Bank_Level_Parallism_Ready = 1.011905
write_to_read_ratio_blp_rw_average = 0.908451
GrpLevelPara = 1.019366 

BW Util details:
bwutil = 0.000293 
total_CMD = 1145694 
util_bw = 336 
Wasted_Col = 236 
Wasted_Row = 24 
Idle = 1145098 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 194 
rwq = 0 
CCDLc_limit_alone = 194 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1145694 
n_nop = 1145352 
Read = 16 
Write = 320 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 336 
total_req = 336 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 336 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000293 
Either_Row_CoL_Bus_Util = 0.000299 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000552 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000551631
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1145694 n_nop=1145415 n_act=4 n_pre=2 n_ref_event=0 n_req=273 n_rd=16 n_rd_L2_A=0 n_write=257 n_wr_bk=0 bw_util=0.0002383
n_activity=905 dram_eff=0.3017
bk0: 8a 1145568i bk1: 8a 1145586i bk2: 0a 1145694i bk3: 0a 1145694i bk4: 0a 1145694i bk5: 0a 1145694i bk6: 0a 1145694i bk7: 0a 1145694i bk8: 0a 1145694i bk9: 0a 1145694i bk10: 0a 1145694i bk11: 0a 1145694i bk12: 0a 1145694i bk13: 0a 1145694i bk14: 0a 1145694i bk15: 0a 1145694i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985348
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992218
Bank_Level_Parallism = 1.051867
Bank_Level_Parallism_Col = 1.025696
Bank_Level_Parallism_Ready = 1.021978
write_to_read_ratio_blp_rw_average = 0.888651
GrpLevelPara = 1.025696 

BW Util details:
bwutil = 0.000238 
total_CMD = 1145694 
util_bw = 273 
Wasted_Col = 197 
Wasted_Row = 12 
Idle = 1145212 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 17 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 158 
rwq = 0 
CCDLc_limit_alone = 158 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1145694 
n_nop = 1145415 
Read = 16 
Write = 257 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 273 
total_req = 273 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 273 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000238 
Either_Row_CoL_Bus_Util = 0.000244 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000382 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000382301
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1145694 n_nop=1145416 n_act=4 n_pre=2 n_ref_event=0 n_req=272 n_rd=16 n_rd_L2_A=0 n_write=256 n_wr_bk=0 bw_util=0.0002374
n_activity=888 dram_eff=0.3063
bk0: 8a 1145573i bk1: 8a 1145583i bk2: 0a 1145694i bk3: 0a 1145694i bk4: 0a 1145694i bk5: 0a 1145694i bk6: 0a 1145694i bk7: 0a 1145694i bk8: 0a 1145694i bk9: 0a 1145694i bk10: 0a 1145694i bk11: 0a 1145694i bk12: 0a 1145694i bk13: 0a 1145694i bk14: 0a 1145694i bk15: 0a 1145694i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985294
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992188
Bank_Level_Parallism = 1.058824
Bank_Level_Parallism_Col = 1.032538
Bank_Level_Parallism_Ready = 1.007353
write_to_read_ratio_blp_rw_average = 0.887202
GrpLevelPara = 1.032538 

BW Util details:
bwutil = 0.000237 
total_CMD = 1145694 
util_bw = 272 
Wasted_Col = 192 
Wasted_Row = 12 
Idle = 1145218 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 15 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 159 
rwq = 0 
CCDLc_limit_alone = 159 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1145694 
n_nop = 1145416 
Read = 16 
Write = 256 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 272 
total_req = 272 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 272 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000237 
Either_Row_CoL_Bus_Util = 0.000243 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000403 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.000403249
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1145694 n_nop=1145416 n_act=4 n_pre=2 n_ref_event=0 n_req=272 n_rd=16 n_rd_L2_A=0 n_write=256 n_wr_bk=0 bw_util=0.0002374
n_activity=944 dram_eff=0.2881
bk0: 8a 1145570i bk1: 8a 1145572i bk2: 0a 1145694i bk3: 0a 1145694i bk4: 0a 1145694i bk5: 0a 1145694i bk6: 0a 1145694i bk7: 0a 1145694i bk8: 0a 1145694i bk9: 0a 1145694i bk10: 0a 1145694i bk11: 0a 1145694i bk12: 0a 1145694i bk13: 0a 1145694i bk14: 0a 1145694i bk15: 0a 1145694i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985294
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992188
Bank_Level_Parallism = 1.009747
Bank_Level_Parallism_Col = 1.010309
Bank_Level_Parallism_Ready = 1.007353
write_to_read_ratio_blp_rw_average = 0.892784
GrpLevelPara = 1.010309 

BW Util details:
bwutil = 0.000237 
total_CMD = 1145694 
util_bw = 272 
Wasted_Col = 217 
Wasted_Row = 24 
Idle = 1145181 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 175 
rwq = 0 
CCDLc_limit_alone = 175 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1145694 
n_nop = 1145416 
Read = 16 
Write = 256 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 272 
total_req = 272 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 272 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000237 
Either_Row_CoL_Bus_Util = 0.000243 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000378 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000377937
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1145694 n_nop=1145416 n_act=4 n_pre=2 n_ref_event=0 n_req=272 n_rd=16 n_rd_L2_A=0 n_write=256 n_wr_bk=0 bw_util=0.0002374
n_activity=904 dram_eff=0.3009
bk0: 8a 1145569i bk1: 8a 1145561i bk2: 0a 1145694i bk3: 0a 1145694i bk4: 0a 1145694i bk5: 0a 1145694i bk6: 0a 1145694i bk7: 0a 1145694i bk8: 0a 1145694i bk9: 0a 1145694i bk10: 0a 1145694i bk11: 0a 1145694i bk12: 0a 1145694i bk13: 0a 1145694i bk14: 0a 1145694i bk15: 0a 1145694i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985294
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992188
Bank_Level_Parallism = 1.001890
Bank_Level_Parallism_Col = 1.001996
Bank_Level_Parallism_Ready = 1.003676
write_to_read_ratio_blp_rw_average = 0.896208
GrpLevelPara = 1.001996 

BW Util details:
bwutil = 0.000237 
total_CMD = 1145694 
util_bw = 272 
Wasted_Col = 233 
Wasted_Row = 24 
Idle = 1145165 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 191 
rwq = 0 
CCDLc_limit_alone = 191 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1145694 
n_nop = 1145416 
Read = 16 
Write = 256 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 272 
total_req = 272 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 272 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000237 
Either_Row_CoL_Bus_Util = 0.000243 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000510 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000509735
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1145694 n_nop=1145416 n_act=4 n_pre=2 n_ref_event=0 n_req=272 n_rd=16 n_rd_L2_A=0 n_write=256 n_wr_bk=0 bw_util=0.0002374
n_activity=952 dram_eff=0.2857
bk0: 8a 1145582i bk1: 8a 1145571i bk2: 0a 1145694i bk3: 0a 1145694i bk4: 0a 1145694i bk5: 0a 1145694i bk6: 0a 1145694i bk7: 0a 1145694i bk8: 0a 1145694i bk9: 0a 1145694i bk10: 0a 1145694i bk11: 0a 1145694i bk12: 0a 1145694i bk13: 0a 1145694i bk14: 0a 1145694i bk15: 0a 1145694i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985294
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992188
Bank_Level_Parallism = 1.005952
Bank_Level_Parallism_Col = 1.006302
Bank_Level_Parallism_Ready = 1.011029
write_to_read_ratio_blp_rw_average = 0.890756
GrpLevelPara = 1.006302 

BW Util details:
bwutil = 0.000237 
total_CMD = 1145694 
util_bw = 272 
Wasted_Col = 208 
Wasted_Row = 24 
Idle = 1145190 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 166 
rwq = 0 
CCDLc_limit_alone = 166 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1145694 
n_nop = 1145416 
Read = 16 
Write = 256 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 272 
total_req = 272 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 272 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000237 
Either_Row_CoL_Bus_Util = 0.000243 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000338 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000337787
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1145694 n_nop=1145416 n_act=4 n_pre=2 n_ref_event=0 n_req=272 n_rd=16 n_rd_L2_A=0 n_write=256 n_wr_bk=0 bw_util=0.0002374
n_activity=907 dram_eff=0.2999
bk0: 8a 1145580i bk1: 8a 1145571i bk2: 0a 1145694i bk3: 0a 1145694i bk4: 0a 1145694i bk5: 0a 1145694i bk6: 0a 1145694i bk7: 0a 1145694i bk8: 0a 1145694i bk9: 0a 1145694i bk10: 0a 1145694i bk11: 0a 1145694i bk12: 0a 1145694i bk13: 0a 1145694i bk14: 0a 1145694i bk15: 0a 1145694i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985294
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992188
Bank_Level_Parallism = 1.003945
Bank_Level_Parallism_Col = 1.004175
Bank_Level_Parallism_Ready = 1.007353
write_to_read_ratio_blp_rw_average = 0.891441
GrpLevelPara = 1.004175 

BW Util details:
bwutil = 0.000237 
total_CMD = 1145694 
util_bw = 272 
Wasted_Col = 211 
Wasted_Row = 24 
Idle = 1145187 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 169 
rwq = 0 
CCDLc_limit_alone = 169 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1145694 
n_nop = 1145416 
Read = 16 
Write = 256 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 272 
total_req = 272 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 272 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000237 
Either_Row_CoL_Bus_Util = 0.000243 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000324 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000323821
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1145694 n_nop=1145416 n_act=4 n_pre=2 n_ref_event=0 n_req=272 n_rd=16 n_rd_L2_A=0 n_write=256 n_wr_bk=0 bw_util=0.0002374
n_activity=935 dram_eff=0.2909
bk0: 8a 1145575i bk1: 8a 1145577i bk2: 0a 1145694i bk3: 0a 1145694i bk4: 0a 1145694i bk5: 0a 1145694i bk6: 0a 1145694i bk7: 0a 1145694i bk8: 0a 1145694i bk9: 0a 1145694i bk10: 0a 1145694i bk11: 0a 1145694i bk12: 0a 1145694i bk13: 0a 1145694i bk14: 0a 1145694i bk15: 0a 1145694i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985294
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992188
Bank_Level_Parallism = 1.005941
Bank_Level_Parallism_Col = 1.006289
Bank_Level_Parallism_Ready = 1.007353
write_to_read_ratio_blp_rw_average = 0.890985
GrpLevelPara = 1.006289 

BW Util details:
bwutil = 0.000237 
total_CMD = 1145694 
util_bw = 272 
Wasted_Col = 209 
Wasted_Row = 24 
Idle = 1145189 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 167 
rwq = 0 
CCDLc_limit_alone = 167 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1145694 
n_nop = 1145416 
Read = 16 
Write = 256 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 272 
total_req = 272 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 272 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000237 
Either_Row_CoL_Bus_Util = 0.000243 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000307 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000307237
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1145694 n_nop=1145416 n_act=4 n_pre=2 n_ref_event=0 n_req=272 n_rd=16 n_rd_L2_A=0 n_write=256 n_wr_bk=0 bw_util=0.0002374
n_activity=955 dram_eff=0.2848
bk0: 8a 1145575i bk1: 8a 1145579i bk2: 0a 1145694i bk3: 0a 1145694i bk4: 0a 1145694i bk5: 0a 1145694i bk6: 0a 1145694i bk7: 0a 1145694i bk8: 0a 1145694i bk9: 0a 1145694i bk10: 0a 1145694i bk11: 0a 1145694i bk12: 0a 1145694i bk13: 0a 1145694i bk14: 0a 1145694i bk15: 0a 1145694i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985294
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992188
Bank_Level_Parallism = 1.007968
Bank_Level_Parallism_Col = 1.008439
Bank_Level_Parallism_Ready = 1.007353
write_to_read_ratio_blp_rw_average = 0.890295
GrpLevelPara = 1.008439 

BW Util details:
bwutil = 0.000237 
total_CMD = 1145694 
util_bw = 272 
Wasted_Col = 206 
Wasted_Row = 24 
Idle = 1145192 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 164 
rwq = 0 
CCDLc_limit_alone = 164 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1145694 
n_nop = 1145416 
Read = 16 
Write = 256 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 272 
total_req = 272 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 272 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000237 
Either_Row_CoL_Bus_Util = 0.000243 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000294 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000294145
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1145694 n_nop=1145416 n_act=4 n_pre=2 n_ref_event=0 n_req=272 n_rd=16 n_rd_L2_A=0 n_write=256 n_wr_bk=0 bw_util=0.0002374
n_activity=949 dram_eff=0.2866
bk0: 8a 1145579i bk1: 8a 1145582i bk2: 0a 1145694i bk3: 0a 1145694i bk4: 0a 1145694i bk5: 0a 1145694i bk6: 0a 1145694i bk7: 0a 1145694i bk8: 0a 1145694i bk9: 0a 1145694i bk10: 0a 1145694i bk11: 0a 1145694i bk12: 0a 1145694i bk13: 0a 1145694i bk14: 0a 1145694i bk15: 0a 1145694i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985294
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992188
Bank_Level_Parallism = 1.006048
Bank_Level_Parallism_Col = 1.006410
Bank_Level_Parallism_Ready = 1.011029
write_to_read_ratio_blp_rw_average = 0.888889
GrpLevelPara = 1.006410 

BW Util details:
bwutil = 0.000237 
total_CMD = 1145694 
util_bw = 272 
Wasted_Col = 200 
Wasted_Row = 24 
Idle = 1145198 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 158 
rwq = 0 
CCDLc_limit_alone = 158 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1145694 
n_nop = 1145416 
Read = 16 
Write = 256 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 272 
total_req = 272 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 272 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000237 
Either_Row_CoL_Bus_Util = 0.000243 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000239 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000239156
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1145694 n_nop=1145416 n_act=4 n_pre=2 n_ref_event=0 n_req=272 n_rd=16 n_rd_L2_A=0 n_write=256 n_wr_bk=0 bw_util=0.0002374
n_activity=933 dram_eff=0.2915
bk0: 8a 1145579i bk1: 8a 1145583i bk2: 0a 1145694i bk3: 0a 1145694i bk4: 0a 1145694i bk5: 0a 1145694i bk6: 0a 1145694i bk7: 0a 1145694i bk8: 0a 1145694i bk9: 0a 1145694i bk10: 0a 1145694i bk11: 0a 1145694i bk12: 0a 1145694i bk13: 0a 1145694i bk14: 0a 1145694i bk15: 0a 1145694i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985294
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992188
Bank_Level_Parallism = 1.002012
Bank_Level_Parallism_Col = 1.002132
Bank_Level_Parallism_Ready = 1.003676
write_to_read_ratio_blp_rw_average = 0.889126
GrpLevelPara = 1.002132 

BW Util details:
bwutil = 0.000237 
total_CMD = 1145694 
util_bw = 272 
Wasted_Col = 201 
Wasted_Row = 24 
Idle = 1145197 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 159 
rwq = 0 
CCDLc_limit_alone = 159 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1145694 
n_nop = 1145416 
Read = 16 
Write = 256 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 272 
total_req = 272 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 272 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000237 
Either_Row_CoL_Bus_Util = 0.000243 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000228 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00022781
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1145694 n_nop=1145416 n_act=4 n_pre=2 n_ref_event=0 n_req=272 n_rd=16 n_rd_L2_A=0 n_write=256 n_wr_bk=0 bw_util=0.0002374
n_activity=884 dram_eff=0.3077
bk0: 8a 1145576i bk1: 8a 1145577i bk2: 0a 1145694i bk3: 0a 1145694i bk4: 0a 1145694i bk5: 0a 1145694i bk6: 0a 1145694i bk7: 0a 1145694i bk8: 0a 1145694i bk9: 0a 1145694i bk10: 0a 1145694i bk11: 0a 1145694i bk12: 0a 1145694i bk13: 0a 1145694i bk14: 0a 1145694i bk15: 0a 1145694i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985294
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992188
Bank_Level_Parallism = 1.060669
Bank_Level_Parallism_Col = 1.030238
Bank_Level_Parallism_Ready = 1.018382
write_to_read_ratio_blp_rw_average = 0.887689
GrpLevelPara = 1.030238 

BW Util details:
bwutil = 0.000237 
total_CMD = 1145694 
util_bw = 272 
Wasted_Col = 194 
Wasted_Row = 12 
Idle = 1145216 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 17 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 159 
rwq = 0 
CCDLc_limit_alone = 159 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1145694 
n_nop = 1145416 
Read = 16 
Write = 256 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 272 
total_req = 272 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 272 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000237 
Either_Row_CoL_Bus_Util = 0.000243 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000261 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000260977
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1145694 n_nop=1145417 n_act=4 n_pre=2 n_ref_event=0 n_req=272 n_rd=16 n_rd_L2_A=0 n_write=256 n_wr_bk=0 bw_util=0.0002374
n_activity=899 dram_eff=0.3026
bk0: 8a 1145569i bk1: 8a 1145577i bk2: 0a 1145694i bk3: 0a 1145694i bk4: 0a 1145694i bk5: 0a 1145694i bk6: 0a 1145694i bk7: 0a 1145694i bk8: 0a 1145694i bk9: 0a 1145694i bk10: 0a 1145694i bk11: 0a 1145694i bk12: 0a 1145694i bk13: 0a 1145694i bk14: 0a 1145694i bk15: 0a 1145694i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985294
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992188
Bank_Level_Parallism = 1.034205
Bank_Level_Parallism_Col = 1.016736
Bank_Level_Parallism_Ready = 1.011029
write_to_read_ratio_blp_rw_average = 0.891213
GrpLevelPara = 1.016736 

BW Util details:
bwutil = 0.000237 
total_CMD = 1145694 
util_bw = 272 
Wasted_Col = 210 
Wasted_Row = 15 
Idle = 1145197 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 168 
rwq = 0 
CCDLc_limit_alone = 168 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1145694 
n_nop = 1145417 
Read = 16 
Write = 256 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 272 
total_req = 272 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 272 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000237 
Either_Row_CoL_Bus_Util = 0.000242 
Issued_on_Two_Bus_Simul_Util = 0.000001 
issued_two_Eff = 0.003610 
queue_avg = 0.000463 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000463475
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1145694 n_nop=1145417 n_act=4 n_pre=2 n_ref_event=0 n_req=272 n_rd=16 n_rd_L2_A=0 n_write=256 n_wr_bk=0 bw_util=0.0002374
n_activity=930 dram_eff=0.2925
bk0: 8a 1145562i bk1: 8a 1145591i bk2: 0a 1145694i bk3: 0a 1145694i bk4: 0a 1145694i bk5: 0a 1145694i bk6: 0a 1145694i bk7: 0a 1145694i bk8: 0a 1145694i bk9: 0a 1145694i bk10: 0a 1145694i bk11: 0a 1145694i bk12: 0a 1145694i bk13: 0a 1145694i bk14: 0a 1145694i bk15: 0a 1145694i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985294
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992188
Bank_Level_Parallism = 1.018072
Bank_Level_Parallism_Col = 1.008421
Bank_Level_Parallism_Ready = 1.007353
write_to_read_ratio_blp_rw_average = 0.890526
GrpLevelPara = 1.008421 

BW Util details:
bwutil = 0.000237 
total_CMD = 1145694 
util_bw = 272 
Wasted_Col = 207 
Wasted_Row = 19 
Idle = 1145196 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 165 
rwq = 0 
CCDLc_limit_alone = 165 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1145694 
n_nop = 1145417 
Read = 16 
Write = 256 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 272 
total_req = 272 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 272 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000237 
Either_Row_CoL_Bus_Util = 0.000242 
Issued_on_Two_Bus_Simul_Util = 0.000001 
issued_two_Eff = 0.003610 
queue_avg = 0.000421 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.000420706
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1145694 n_nop=1145416 n_act=4 n_pre=2 n_ref_event=0 n_req=272 n_rd=16 n_rd_L2_A=0 n_write=256 n_wr_bk=0 bw_util=0.0002374
n_activity=935 dram_eff=0.2909
bk0: 8a 1145565i bk1: 8a 1145592i bk2: 0a 1145694i bk3: 0a 1145694i bk4: 0a 1145694i bk5: 0a 1145694i bk6: 0a 1145694i bk7: 0a 1145694i bk8: 0a 1145694i bk9: 0a 1145694i bk10: 0a 1145694i bk11: 0a 1145694i bk12: 0a 1145694i bk13: 0a 1145694i bk14: 0a 1145694i bk15: 0a 1145694i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985294
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992188
Bank_Level_Parallism = 1.008016
Bank_Level_Parallism_Col = 1.008493
Bank_Level_Parallism_Ready = 1.007353
write_to_read_ratio_blp_rw_average = 0.889597
GrpLevelPara = 1.008493 

BW Util details:
bwutil = 0.000237 
total_CMD = 1145694 
util_bw = 272 
Wasted_Col = 203 
Wasted_Row = 24 
Idle = 1145195 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 161 
rwq = 0 
CCDLc_limit_alone = 161 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1145694 
n_nop = 1145416 
Read = 16 
Write = 256 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 272 
total_req = 272 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 272 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000237 
Either_Row_CoL_Bus_Util = 0.000243 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000426 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000425943
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1145694 n_nop=1145416 n_act=4 n_pre=2 n_ref_event=0 n_req=272 n_rd=16 n_rd_L2_A=0 n_write=256 n_wr_bk=0 bw_util=0.0002374
n_activity=961 dram_eff=0.283
bk0: 8a 1145569i bk1: 8a 1145585i bk2: 0a 1145694i bk3: 0a 1145694i bk4: 0a 1145694i bk5: 0a 1145694i bk6: 0a 1145694i bk7: 0a 1145694i bk8: 0a 1145694i bk9: 0a 1145694i bk10: 0a 1145694i bk11: 0a 1145694i bk12: 0a 1145694i bk13: 0a 1145694i bk14: 0a 1145694i bk15: 0a 1145694i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985294
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992188
Bank_Level_Parallism = 1.009980
Bank_Level_Parallism_Col = 1.010571
Bank_Level_Parallism_Ready = 1.011029
write_to_read_ratio_blp_rw_average = 0.890063
GrpLevelPara = 1.010571 

BW Util details:
bwutil = 0.000237 
total_CMD = 1145694 
util_bw = 272 
Wasted_Col = 205 
Wasted_Row = 24 
Idle = 1145193 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 163 
rwq = 0 
CCDLc_limit_alone = 163 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1145694 
n_nop = 1145416 
Read = 16 
Write = 256 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 272 
total_req = 272 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 272 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000237 
Either_Row_CoL_Bus_Util = 0.000243 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000422 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000422451
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1145694 n_nop=1145416 n_act=4 n_pre=2 n_ref_event=0 n_req=272 n_rd=16 n_rd_L2_A=0 n_write=256 n_wr_bk=0 bw_util=0.0002374
n_activity=961 dram_eff=0.283
bk0: 8a 1145572i bk1: 8a 1145587i bk2: 0a 1145694i bk3: 0a 1145694i bk4: 0a 1145694i bk5: 0a 1145694i bk6: 0a 1145694i bk7: 0a 1145694i bk8: 0a 1145694i bk9: 0a 1145694i bk10: 0a 1145694i bk11: 0a 1145694i bk12: 0a 1145694i bk13: 0a 1145694i bk14: 0a 1145694i bk15: 0a 1145694i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985294
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992188
Bank_Level_Parallism = 1.006024
Bank_Level_Parallism_Col = 1.006383
Bank_Level_Parallism_Ready = 1.003676
write_to_read_ratio_blp_rw_average = 0.889362
GrpLevelPara = 1.006383 

BW Util details:
bwutil = 0.000237 
total_CMD = 1145694 
util_bw = 272 
Wasted_Col = 202 
Wasted_Row = 24 
Idle = 1145196 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 160 
rwq = 0 
CCDLc_limit_alone = 160 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1145694 
n_nop = 1145416 
Read = 16 
Write = 256 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 272 
total_req = 272 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 272 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000237 
Either_Row_CoL_Bus_Util = 0.000243 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000260 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000260104

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1269, Miss = 8, Miss_rate = 0.006, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[1]: Access = 174, Miss = 8, Miss_rate = 0.046, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[2]: Access = 258, Miss = 20, Miss_rate = 0.078, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[3]: Access = 174, Miss = 8, Miss_rate = 0.046, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[4]: Access = 253, Miss = 16, Miss_rate = 0.063, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[5]: Access = 174, Miss = 8, Miss_rate = 0.046, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[6]: Access = 257, Miss = 20, Miss_rate = 0.078, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[7]: Access = 174, Miss = 8, Miss_rate = 0.046, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[8]: Access = 257, Miss = 20, Miss_rate = 0.078, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[9]: Access = 175, Miss = 8, Miss_rate = 0.046, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[10]: Access = 254, Miss = 17, Miss_rate = 0.067, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[11]: Access = 175, Miss = 8, Miss_rate = 0.046, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[12]: Access = 263, Miss = 26, Miss_rate = 0.099, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[13]: Access = 174, Miss = 8, Miss_rate = 0.046, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[14]: Access = 263, Miss = 26, Miss_rate = 0.099, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[15]: Access = 174, Miss = 8, Miss_rate = 0.046, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[16]: Access = 278, Miss = 40, Miss_rate = 0.144, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[17]: Access = 174, Miss = 8, Miss_rate = 0.046, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[18]: Access = 279, Miss = 41, Miss_rate = 0.147, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[19]: Access = 174, Miss = 8, Miss_rate = 0.046, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[20]: Access = 270, Miss = 32, Miss_rate = 0.119, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[21]: Access = 174, Miss = 8, Miss_rate = 0.046, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[22]: Access = 269, Miss = 32, Miss_rate = 0.119, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[23]: Access = 174, Miss = 8, Miss_rate = 0.046, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[24]: Access = 269, Miss = 32, Miss_rate = 0.119, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[25]: Access = 174, Miss = 8, Miss_rate = 0.046, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[26]: Access = 269, Miss = 32, Miss_rate = 0.119, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[27]: Access = 175, Miss = 8, Miss_rate = 0.046, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[28]: Access = 269, Miss = 32, Miss_rate = 0.119, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[29]: Access = 175, Miss = 8, Miss_rate = 0.046, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[30]: Access = 261, Miss = 24, Miss_rate = 0.092, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[31]: Access = 174, Miss = 8, Miss_rate = 0.046, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[32]: Access = 189, Miss = 22, Miss_rate = 0.116, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[33]: Access = 174, Miss = 8, Miss_rate = 0.046, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[34]: Access = 178, Miss = 12, Miss_rate = 0.067, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[35]: Access = 174, Miss = 8, Miss_rate = 0.046, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[36]: Access = 175, Miss = 8, Miss_rate = 0.046, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[37]: Access = 174, Miss = 8, Miss_rate = 0.046, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[38]: Access = 175, Miss = 8, Miss_rate = 0.046, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[39]: Access = 174, Miss = 8, Miss_rate = 0.046, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[40]: Access = 174, Miss = 8, Miss_rate = 0.046, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[41]: Access = 174, Miss = 8, Miss_rate = 0.046, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[42]: Access = 174, Miss = 8, Miss_rate = 0.046, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[43]: Access = 174, Miss = 8, Miss_rate = 0.046, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[44]: Access = 174, Miss = 8, Miss_rate = 0.046, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[45]: Access = 175, Miss = 8, Miss_rate = 0.046, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[46]: Access = 174, Miss = 8, Miss_rate = 0.046, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[47]: Access = 175, Miss = 8, Miss_rate = 0.046, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[48]: Access = 174, Miss = 8, Miss_rate = 0.046, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[49]: Access = 174, Miss = 8, Miss_rate = 0.046, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[50]: Access = 174, Miss = 8, Miss_rate = 0.046, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[51]: Access = 174, Miss = 8, Miss_rate = 0.046, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[52]: Access = 174, Miss = 8, Miss_rate = 0.046, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[53]: Access = 174, Miss = 8, Miss_rate = 0.046, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[54]: Access = 175, Miss = 8, Miss_rate = 0.046, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[55]: Access = 174, Miss = 8, Miss_rate = 0.046, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[56]: Access = 175, Miss = 8, Miss_rate = 0.046, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[57]: Access = 174, Miss = 8, Miss_rate = 0.046, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[58]: Access = 174, Miss = 8, Miss_rate = 0.046, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[59]: Access = 174, Miss = 8, Miss_rate = 0.046, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[60]: Access = 174, Miss = 8, Miss_rate = 0.046, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[61]: Access = 174, Miss = 8, Miss_rate = 0.046, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[62]: Access = 174, Miss = 8, Miss_rate = 0.046, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[63]: Access = 175, Miss = 8, Miss_rate = 0.046, Pending_hits = 24, Reservation_fails = 0
L2_total_cache_accesses = 13620
L2_total_cache_misses = 820
L2_total_cache_miss_rate = 0.0602
L2_total_cache_pending_hits = 1536
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 384
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 9216
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 33
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 275
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4096
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 9524
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=13620
icnt_total_pkts_simt_to_mem=13620
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 13620
Req_Network_cycles = 1525795
Req_Network_injected_packets_per_cycle =       0.0089 
Req_Network_conflicts_per_cycle =       0.0046
Req_Network_conflicts_per_cycle_util =       1.1319
Req_Bank_Level_Parallism =       2.1858
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0044
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0001

Reply_Network_injected_packets_num = 13620
Reply_Network_cycles = 1525795
Reply_Network_injected_packets_per_cycle =        0.0089
Reply_Network_conflicts_per_cycle =        0.0463
Reply_Network_conflicts_per_cycle_util =      11.0908
Reply_Bank_Level_Parallism =       2.1402
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0021
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0001
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 30 min, 1 sec (1801 sec)
gpgpu_simulation_rate = 153667 (inst/sec)
gpgpu_simulation_rate = 847 (cycle/sec)
gpgpu_silicon_slowdown = 1336481x
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff1d1937a8..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7fff1d193860..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff1d193798..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff1d193790..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff1d193788..
GPGPU-Sim PTX: Setting up arguments for 1 bytes starting at 0x7fff1d193784..

GPGPU-Sim PTX: cudaLaunch for 0x0x412913 (mode=performance simulation) on stream 1
GPGPU-Sim PTX: PDOM analysis already done for _Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb 
GPGPU-Sim PTX: pushing kernel '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb' to stream 1, gridDim= (4,1,1) blockDim = (256,1,1) 
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim API:    stream 1 has 1 operations
GPGPU-Sim API:       0 :  stream operation kernel
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'
GPGPU-Sim: Reconfigure L1 cache to 112KB
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'
Destroy streams for kernel 2: size 0
kernel_name = _Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb 
kernel_launch_uid = 2 
gpu_sim_cycle = 1525924
gpu_sim_insn = 276754532
gpu_ipc =     181.3685
gpu_tot_sim_cycle = 3051719
gpu_tot_sim_insn = 553509064
gpu_tot_ipc =     181.3762
gpu_tot_issued_cta = 8
gpu_occupancy = 12.4983% 
gpu_tot_occupancy = 12.4983% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0089
partiton_level_parallism_total  =       0.0089
partiton_level_parallism_util =       2.1032
partiton_level_parallism_util_total  =       2.1437
L2_BW  =       0.3235 GB/Sec
L2_BW_total  =       0.3234 GB/Sec
gpu_total_sim_rate=82773

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 68667, Miss = 3099, Miss_rate = 0.045, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 68691, Miss = 3123, Miss_rate = 0.045, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 68695, Miss = 3127, Miss_rate = 0.046, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 68687, Miss = 3119, Miss_rate = 0.045, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 68692, Miss = 3124, Miss_rate = 0.045, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 68667, Miss = 3099, Miss_rate = 0.045, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 68695, Miss = 3127, Miss_rate = 0.046, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 68695, Miss = 3155, Miss_rate = 0.046, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 549489
	L1D_total_cache_misses = 24973
	L1D_total_cache_miss_rate = 0.0454
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.043
	L1D_cache_fill_port_util = 0.001
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 524288
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6138
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 6
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 228
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 18829
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 530432
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 19057

Total_core_cache_fail_stats:
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
267365, 267338, 267338, 267338, 267338, 267338, 267338, 267338, 
gpgpu_n_tot_thrd_icount = 553806592
gpgpu_n_tot_w_icount = 17306456
gpgpu_n_stall_shd_mem = 1480289
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8192
gpgpu_n_mem_write_global = 19057
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 2109440
gpgpu_n_store_insn = 20496
gpgpu_n_shmem_insn = 23101440
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 12288
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 995328
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 482977
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1984
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:44196	W0_Idle:81134	W0_Scoreboard:31419822	W1:216	W2:8192	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:17101440
single_issue_nums: WS0:4277624	WS1:4277408	WS2:4277408	WS3:4277408	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 49152 {8:6144,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 762280 {40:19057,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 81920 {40:2048,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 245760 {40:6144,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 152456 {8:19057,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 81920 {40:2048,}
maxmflatency = 1028 
max_icnt2mem_latency = 357 
maxmrqlatency = 37 
max_icnt2sh_latency = 229 
averagemflatency = 676 
avg_icnt2mem_latency = 64 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 19 
mrq_lat_table:7482 	6767 	3114 	1377 	171 	67 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2985 	5390 	18872 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	453 	45 	91 	12012 	7066 	3942 	2777 	863 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	8947 	2497 	3871 	5865 	4618 	1361 	90 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	8 	14 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       192         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       192         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       192         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       192         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       192         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       192         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:       129         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:       128         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:   1516872   1515944         0         0   1522618   1522541         0         0         0         0         0         0         0         0         0         0 
dram[1]:   1516902   1515967         0         0   1522517   1522538         0         0         0         0         0         0         0         0         0         0 
dram[2]:   1517156   1516223         0         0   1522514   1522537         0         0         0         0         0         0         0         0         0         0 
dram[3]:   1517184   1516244         0         0   1522510   1522534         0         0         0         0         0         0         0         0         0         0 
dram[4]:   1517093   1516362         0         0   1522506   1522530         0         0         0         0         0         0         0         0         0         0 
dram[5]:   1517124   1516392         0         0   1522502   1522529         0         0         0         0         0         0         0         0         0         0 
dram[6]:   1517036   1516301         0         0   1522501   1522526         0         0         0         0         0         0         0         0         0         0 
dram[7]:   1517061   1516326         0         0   1522497   1522525         0         0         0         0         0         0         0         0         0         0 
dram[8]:   1516976   1516241         0         0   1522493   1522522         0         0         0         0         0         0         0         0         0         0 
dram[9]:   1517001   1516194         0         0   1522489   1522521         0         0         0         0         0         0         0         0         0         0 
dram[10]:   1516742   1515935         0         0   1522646   1522582         0         0         0         0         0         0         0         0         0         0 
dram[11]:   1516768   1515960         0         0   1522643   1522579         0         0         0         0         0         0         0         0         0         0 
dram[12]:   1516864   1515984         0         0   1522642   1522576         0         0         0         0         0         0         0         0         0         0 
dram[13]:   1516787   1516008         0         0   1522742   1522574         0         0         0         0         0         0         0         0         0         0 
dram[14]:   1516861   1516092         0         0   1522638   1522571         0         0         0         0         0         0         0         0         0         0 
dram[15]:   1516883   1516118         0         0   1522631   1522568         0         0         0         0         0         0         0         0         0         0 
dram[16]:   1516254   1515177         0         0   1522623   1522567         0         0         0         0         0         0         0         0         0         0 
dram[17]:   1516279   1515203         0         0   1522618   1522564         0         0         0         0         0         0         0         0         0         0 
dram[18]:   1516667   1515462         0         0   1522610   1522562         0         0         0         0         0         0         0         0         0         0 
dram[19]:   1516691   1515483         0         0   1522667   1522560         0         0         0         0         0         0         0         0         0         0 
dram[20]:   1516599   1515386         0         0   1522666   1522556         0         0         0         0         0         0         0         0         0         0 
dram[21]:   1516629   1515413         0         0   1522663   1522555         0         0         0         0         0         0         0         0         0         0 
dram[22]:   1516538   1515325         0         0   1522659   1522552         0         0         0         0         0         0         0         0         0         0 
dram[23]:   1516562   1515349         0         0   1522658   1522582         0         0         0         0         0         0         0         0         0         0 
dram[24]:   1516474   1515265         0         0   1522655   1522579         0         0         0         0         0         0         0         0         0         0 
dram[25]:   1516499   1515696         0         0   1522654   1522578         0         0         0         0         0         0         0         0         0         0 
dram[26]:   1516237   1515168         0         0   1522651   1522638         0         0         0         0         0         0         0         0         0         0 
dram[27]:   1516229   1515194         0         0   1522650   1522635         0         0         0         0         0         0         0         0         0         0 
dram[28]:   1516249   1515222         0         0   1522550   1522631         0         0         0         0         0         0         0         0         0         0 
dram[29]:   1516269   1515246         0         0   1522548   1522627         0         0         0         0         0         0         0         0         0         0 
dram[30]:   1516350   1515333         0         0   1522544   1522623         0         0         0         0         0         0         0         0         0         0 
dram[31]:   1516375   1515359         0         0   1522542   1522622         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 99.500000 68.000000      -nan      -nan 128.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 68.000000 68.000000      -nan      -nan 191.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 69.333336 68.000000      -nan      -nan 192.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 68.000000 68.000000      -nan      -nan 192.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 68.000000 68.000000      -nan      -nan 192.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 69.000000 68.000000      -nan      -nan 192.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 100.000000 68.000000      -nan      -nan 192.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 67.000000 68.000000      -nan      -nan 192.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 100.000000 68.000000      -nan      -nan 192.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 100.000000 68.000000      -nan      -nan 192.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 100.000000 68.000000      -nan      -nan 192.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 100.000000 68.000000      -nan      -nan 192.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 100.000000 68.000000      -nan      -nan 192.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 100.000000 68.000000      -nan      -nan 192.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 100.000000 68.000000      -nan      -nan 192.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 100.000000 68.000000      -nan      -nan 192.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]: 46.333332 68.000000      -nan      -nan 192.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]: 46.666668 68.000000      -nan      -nan 129.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]: 68.000000 68.000000      -nan      -nan 128.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]: 68.000000 68.000000      -nan      -nan 128.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]: 68.000000 68.000000      -nan      -nan 128.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]: 68.000000 68.000000      -nan      -nan 128.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]: 68.000000 68.000000      -nan      -nan 128.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]: 68.000000 68.000000      -nan      -nan 128.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]: 68.000000 68.000000      -nan      -nan 128.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]: 68.000000 68.000000      -nan      -nan 128.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]: 68.000000 68.000000      -nan      -nan 128.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]: 68.000000 68.000000      -nan      -nan 128.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]: 68.000000 68.000000      -nan      -nan 128.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]: 68.000000 68.000000      -nan      -nan 128.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]: 68.000000 68.000000      -nan      -nan 128.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]: 68.000000 68.000000      -nan      -nan 128.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 18978/200 = 94.889999
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 512
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
number of total write accesses:
dram[0]:       191       128         0         0       128       128         0         0         0         0         0         0         0         0         0         0 
dram[1]:       196       128         0         0       191       128         0         0         0         0         0         0         0         0         0         0 
dram[2]:       200       128         0         0       192       128         0         0         0         0         0         0         0         0         0         0 
dram[3]:       196       128         0         0       192       128         0         0         0         0         0         0         0         0         0         0 
dram[4]:       196       128         0         0       192       128         0         0         0         0         0         0         0         0         0         0 
dram[5]:       199       128         0         0       192       128         0         0         0         0         0         0         0         0         0         0 
dram[6]:       192       128         0         0       192       128         0         0         0         0         0         0         0         0         0         0 
dram[7]:       193       128         0         0       192       128         0         0         0         0         0         0         0         0         0         0 
dram[8]:       192       128         0         0       192       128         0         0         0         0         0         0         0         0         0         0 
dram[9]:       192       128         0         0       192       128         0         0         0         0         0         0         0         0         0         0 
dram[10]:       192       128         0         0       192       128         0         0         0         0         0         0         0         0         0         0 
dram[11]:       192       128         0         0       192       128         0         0         0         0         0         0         0         0         0         0 
dram[12]:       192       128         0         0       192       128         0         0         0         0         0         0         0         0         0         0 
dram[13]:       192       128         0         0       192       128         0         0         0         0         0         0         0         0         0         0 
dram[14]:       192       128         0         0       192       128         0         0         0         0         0         0         0         0         0         0 
dram[15]:       192       128         0         0       192       128         0         0         0         0         0         0         0         0         0         0 
dram[16]:       131       128         0         0       192       128         0         0         0         0         0         0         0         0         0         0 
dram[17]:       132       128         0         0       129       128         0         0         0         0         0         0         0         0         0         0 
dram[18]:       128       128         0         0       128       128         0         0         0         0         0         0         0         0         0         0 
dram[19]:       128       128         0         0       128       128         0         0         0         0         0         0         0         0         0         0 
dram[20]:       128       128         0         0       128       128         0         0         0         0         0         0         0         0         0         0 
dram[21]:       128       128         0         0       128       128         0         0         0         0         0         0         0         0         0         0 
dram[22]:       128       128         0         0       128       128         0         0         0         0         0         0         0         0         0         0 
dram[23]:       128       128         0         0       128       128         0         0         0         0         0         0         0         0         0         0 
dram[24]:       128       128         0         0       128       128         0         0         0         0         0         0         0         0         0         0 
dram[25]:       128       128         0         0       128       128         0         0         0         0         0         0         0         0         0         0 
dram[26]:       128       128         0         0       128       128         0         0         0         0         0         0         0         0         0         0 
dram[27]:       128       128         0         0       128       128         0         0         0         0         0         0         0         0         0         0 
dram[28]:       128       128         0         0       128       128         0         0         0         0         0         0         0         0         0         0 
dram[29]:       128       128         0         0       128       128         0         0         0         0         0         0         0         0         0         0 
dram[30]:       128       128         0         0       128       128         0         0         0         0         0         0         0         0         0         0 
dram[31]:       128       128         0         0       128       128         0         0         0         0         0         0         0         0         0         0 
total dram writes = 18466
min_bank_accesses = 0!
chip skew: 648/512 = 1.27
average mf latency per bank:
dram[0]:       2451      1027    none      none         856       847    none      none      none      none      none      none      none      none      none      none  
dram[1]:       1023      1012    none      none        2351       859    none      none      none      none      none      none      none      none      none      none  
dram[2]:        954      1019    none      none         865       865    none      none      none      none      none      none      none      none      none      none  
dram[3]:        974      1011    none      none         865       864    none      none      none      none      none      none      none      none      none      none  
dram[4]:        984      1029    none      none         862       860    none      none      none      none      none      none      none      none      none      none  
dram[5]:        966      1020    none      none         853       874    none      none      none      none      none      none      none      none      none      none  
dram[6]:       1019      1029    none      none         852       872    none      none      none      none      none      none      none      none      none      none  
dram[7]:       1008      1013    none      none         858       869    none      none      none      none      none      none      none      none      none      none  
dram[8]:       1060      1016    none      none         856       867    none      none      none      none      none      none      none      none      none      none  
dram[9]:       1041      1009    none      none         862       852    none      none      none      none      none      none      none      none      none      none  
dram[10]:       1081      1016    none      none         878       851    none      none      none      none      none      none      none      none      none      none  
dram[11]:       1073      1010    none      none         862       862    none      none      none      none      none      none      none      none      none      none  
dram[12]:       1075      1018    none      none         854       852    none      none      none      none      none      none      none      none      none      none  
dram[13]:       1060      1008    none      none         896       886    none      none      none      none      none      none      none      none      none      none  
dram[14]:       1048      1022    none      none         863       868    none      none      none      none      none      none      none      none      none      none  
dram[15]:       1026      1006    none      none         891       872    none      none      none      none      none      none      none      none      none      none  
dram[16]:       1048      1017    none      none         881       866    none      none      none      none      none      none      none      none      none      none  
dram[17]:        999       999    none      none         864       856    none      none      none      none      none      none      none      none      none      none  
dram[18]:       1014      1014    none      none         857       856    none      none      none      none      none      none      none      none      none      none  
dram[19]:       1004      1008    none      none         859       845    none      none      none      none      none      none      none      none      none      none  
dram[20]:       1011      1017    none      none         854       848    none      none      none      none      none      none      none      none      none      none  
dram[21]:       1003      1004    none      none         851       853    none      none      none      none      none      none      none      none      none      none  
dram[22]:       1012      1015    none      none         862       856    none      none      none      none      none      none      none      none      none      none  
dram[23]:       1002      1005    none      none         864       848    none      none      none      none      none      none      none      none      none      none  
dram[24]:       1015      1028    none      none         855       850    none      none      none      none      none      none      none      none      none      none  
dram[25]:       1003      1034    none      none         855       861    none      none      none      none      none      none      none      none      none      none  
dram[26]:       1012      1043    none      none         857       880    none      none      none      none      none      none      none      none      none      none  
dram[27]:       1013      1013    none      none         849       872    none      none      none      none      none      none      none      none      none      none  
dram[28]:       1018      1022    none      none         859       856    none      none      none      none      none      none      none      none      none      none  
dram[29]:       1012      1014    none      none         859       856    none      none      none      none      none      none      none      none      none      none  
dram[30]:       1019      1024    none      none         856       850    none      none      none      none      none      none      none      none      none      none  
dram[31]:       1001      1019    none      none         857       860    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        947       915         0         0       888       867         0         0         0         0         0         0         0         0         0         0
dram[1]:        923       897         0         0       897       916         0         0         0         0         0         0         0         0         0         0
dram[2]:        927       914         0         0       921       950         0         0         0         0         0         0         0         0         0         0
dram[3]:        926       921         0         0       922       911         0         0         0         0         0         0         0         0         0         0
dram[4]:        900       914         0         0       926       911         0         0         0         0         0         0         0         0         0         0
dram[5]:        942       913         0         0       890       938         0         0         0         0         0         0         0         0         0         0
dram[6]:        960       899         0         0       925       911         0         0         0         0         0         0         0         0         0         0
dram[7]:        965       885         0         0       919       920         0         0         0         0         0         0         0         0         0         0
dram[8]:        970       889         0         0       920       911         0         0         0         0         0         0         0         0         0         0
dram[9]:        947       895         0         0       916       874         0         0         0         0         0         0         0         0         0         0
dram[10]:        887       899         0         0       962       850         0         0         0         0         0         0         0         0         0         0
dram[11]:        901       902         0         0       940       889         0         0         0         0         0         0         0         0         0         0
dram[12]:        914       899         0         0       908       865         0         0         0         0         0         0         0         0         0         0
dram[13]:        892       906         0         0      1028       979         0         0         0         0         0         0         0         0         0         0
dram[14]:        931       899         0         0       935       906         0         0         0         0         0         0         0         0         0         0
dram[15]:        939       903         0         0       970       910         0         0         0         0         0         0         0         0         0         0
dram[16]:        898       915         0         0       979       921         0         0         0         0         0         0         0         0         0         0
dram[17]:        886       910         0         0       934       897         0         0         0         0         0         0         0         0         0         0
dram[18]:        904       934         0         0       920       918         0         0         0         0         0         0         0         0         0         0
dram[19]:        891       913         0         0       906       864         0         0         0         0         0         0         0         0         0         0
dram[20]:        885       935         0         0       869       880         0         0         0         0         0         0         0         0         0         0
dram[21]:        886       906         0         0       877       876         0         0         0         0         0         0         0         0         0         0
dram[22]:        892       900         0         0       916       880         0         0         0         0         0         0         0         0         0         0
dram[23]:        895       901         0         0       923       852         0         0         0         0         0         0         0         0         0         0
dram[24]:        906       905         0         0       895       855         0         0         0         0         0         0         0         0         0         0
dram[25]:        902       947         0         0       889       906         0         0         0         0         0         0         0         0         0         0
dram[26]:        905       963         0         0       894       935         0         0         0         0         0         0         0         0         0         0
dram[27]:        912       915         0         0       897       908         0         0         0         0         0         0         0         0         0         0
dram[28]:        907       909         0         0       887       876         0         0         0         0         0         0         0         0         0         0
dram[29]:        915       905         0         0       893       900         0         0         0         0         0         0         0         0         0         0
dram[30]:        907       917         0         0       890       888         0         0         0         0         0         0         0         0         0         0
dram[31]:        893       919         0         0       898       910         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2291485 n_nop=2290886 n_act=6 n_pre=2 n_ref_event=0 n_req=591 n_rd=16 n_rd_L2_A=0 n_write=575 n_wr_bk=0 bw_util=0.0002579
n_activity=1946 dram_eff=0.3037
bk0: 8a 2291328i bk1: 8a 2291344i bk2: 0a 2291485i bk3: 0a 2291485i bk4: 0a 2291417i bk5: 0a 2291393i bk6: 0a 2291485i bk7: 0a 2291485i bk8: 0a 2291485i bk9: 0a 2291485i bk10: 0a 2291485i bk11: 0a 2291485i bk12: 0a 2291485i bk13: 0a 2291485i bk14: 0a 2291485i bk15: 0a 2291485i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989848
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993043
Bank_Level_Parallism = 1.029441
Bank_Level_Parallism_Col = 1.030334
Bank_Level_Parallism_Ready = 1.020305
write_to_read_ratio_blp_rw_average = 0.947422
GrpLevelPara = 1.030334 

BW Util details:
bwutil = 0.000258 
total_CMD = 2291485 
util_bw = 591 
Wasted_Col = 404 
Wasted_Row = 24 
Idle = 2290466 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 36 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 344 
rwq = 0 
CCDLc_limit_alone = 344 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2291485 
n_nop = 2290886 
Read = 16 
Write = 575 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 591 
total_req = 591 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 591 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000258 
Either_Row_CoL_Bus_Util = 0.000261 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000368 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00036832
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2291485 n_nop=2290816 n_act=7 n_pre=3 n_ref_event=0 n_req=659 n_rd=16 n_rd_L2_A=0 n_write=643 n_wr_bk=0 bw_util=0.0002876
n_activity=2052 dram_eff=0.3212
bk0: 8a 2291304i bk1: 8a 2291354i bk2: 0a 2291485i bk3: 0a 2291485i bk4: 0a 2291360i bk5: 0a 2291386i bk6: 0a 2291485i bk7: 0a 2291485i bk8: 0a 2291485i bk9: 0a 2291485i bk10: 0a 2291485i bk11: 0a 2291485i bk12: 0a 2291485i bk13: 0a 2291485i bk14: 0a 2291485i bk15: 0a 2291485i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989378
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992224
Bank_Level_Parallism = 1.024871
Bank_Level_Parallism_Col = 1.025824
Bank_Level_Parallism_Ready = 1.015175
write_to_read_ratio_blp_rw_average = 0.953695
GrpLevelPara = 1.025824 

BW Util details:
bwutil = 0.000288 
total_CMD = 2291485 
util_bw = 659 
Wasted_Col = 471 
Wasted_Row = 36 
Idle = 2290319 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 45 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 402 
rwq = 0 
CCDLc_limit_alone = 402 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2291485 
n_nop = 2290816 
Read = 16 
Write = 643 
L2_Alloc = 0 
L2_WB = 0 
n_act = 7 
n_pre = 3 
n_ref = 0 
n_req = 659 
total_req = 659 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 659 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000288 
Either_Row_CoL_Bus_Util = 0.000292 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000506 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000506222
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2291485 n_nop=2290811 n_act=7 n_pre=3 n_ref_event=0 n_req=664 n_rd=16 n_rd_L2_A=0 n_write=648 n_wr_bk=0 bw_util=0.0002898
n_activity=2021 dram_eff=0.3286
bk0: 8a 2291302i bk1: 8a 2291350i bk2: 0a 2291485i bk3: 0a 2291485i bk4: 0a 2291359i bk5: 0a 2291390i bk6: 0a 2291485i bk7: 0a 2291485i bk8: 0a 2291485i bk9: 0a 2291485i bk10: 0a 2291485i bk11: 0a 2291485i bk12: 0a 2291485i bk13: 0a 2291485i bk14: 0a 2291485i bk15: 0a 2291485i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989458
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992284
Bank_Level_Parallism = 1.025575
Bank_Level_Parallism_Col = 1.026549
Bank_Level_Parallism_Ready = 1.019578
write_to_read_ratio_blp_rw_average = 0.953982
GrpLevelPara = 1.026549 

BW Util details:
bwutil = 0.000290 
total_CMD = 2291485 
util_bw = 664 
Wasted_Col = 473 
Wasted_Row = 36 
Idle = 2290312 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 45 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 404 
rwq = 0 
CCDLc_limit_alone = 404 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2291485 
n_nop = 2290811 
Read = 16 
Write = 648 
L2_Alloc = 0 
L2_WB = 0 
n_act = 7 
n_pre = 3 
n_ref = 0 
n_req = 664 
total_req = 664 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 664 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000290 
Either_Row_CoL_Bus_Util = 0.000294 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000519 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000519314
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2291485 n_nop=2290815 n_act=7 n_pre=3 n_ref_event=0 n_req=660 n_rd=16 n_rd_L2_A=0 n_write=644 n_wr_bk=0 bw_util=0.000288
n_activity=1991 dram_eff=0.3315
bk0: 8a 2291311i bk1: 8a 2291356i bk2: 0a 2291485i bk3: 0a 2291485i bk4: 0a 2291356i bk5: 0a 2291381i bk6: 0a 2291485i bk7: 0a 2291485i bk8: 0a 2291485i bk9: 0a 2291485i bk10: 0a 2291485i bk11: 0a 2291485i bk12: 0a 2291485i bk13: 0a 2291485i bk14: 0a 2291485i bk15: 0a 2291485i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989394
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992236
Bank_Level_Parallism = 1.022222
Bank_Level_Parallism_Col = 1.023070
Bank_Level_Parallism_Ready = 1.018182
write_to_read_ratio_blp_rw_average = 0.953860
GrpLevelPara = 1.023070 

BW Util details:
bwutil = 0.000288 
total_CMD = 2291485 
util_bw = 660 
Wasted_Col = 474 
Wasted_Row = 36 
Idle = 2290315 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 45 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 405 
rwq = 0 
CCDLc_limit_alone = 405 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2291485 
n_nop = 2290815 
Read = 16 
Write = 644 
L2_Alloc = 0 
L2_WB = 0 
n_act = 7 
n_pre = 3 
n_ref = 0 
n_req = 660 
total_req = 660 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 660 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000288 
Either_Row_CoL_Bus_Util = 0.000292 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000531 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000531097
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2291485 n_nop=2290815 n_act=7 n_pre=3 n_ref_event=0 n_req=660 n_rd=16 n_rd_L2_A=0 n_write=644 n_wr_bk=0 bw_util=0.000288
n_activity=2015 dram_eff=0.3275
bk0: 8a 2291319i bk1: 8a 2291355i bk2: 0a 2291485i bk3: 0a 2291485i bk4: 0a 2291353i bk5: 0a 2291384i bk6: 0a 2291485i bk7: 0a 2291485i bk8: 0a 2291485i bk9: 0a 2291485i bk10: 0a 2291485i bk11: 0a 2291485i bk12: 0a 2291485i bk13: 0a 2291485i bk14: 0a 2291485i bk15: 0a 2291485i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989394
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992236
Bank_Level_Parallism = 1.034813
Bank_Level_Parallism_Col = 1.036166
Bank_Level_Parallism_Ready = 1.018182
write_to_read_ratio_blp_rw_average = 0.952984
GrpLevelPara = 1.036166 

BW Util details:
bwutil = 0.000288 
total_CMD = 2291485 
util_bw = 660 
Wasted_Col = 453 
Wasted_Row = 36 
Idle = 2290336 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 45 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 384 
rwq = 0 
CCDLc_limit_alone = 384 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2291485 
n_nop = 2290815 
Read = 16 
Write = 644 
L2_Alloc = 0 
L2_WB = 0 
n_act = 7 
n_pre = 3 
n_ref = 0 
n_req = 660 
total_req = 660 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 660 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000288 
Either_Row_CoL_Bus_Util = 0.000292 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000421 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000420688
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2291485 n_nop=2290812 n_act=7 n_pre=3 n_ref_event=0 n_req=663 n_rd=16 n_rd_L2_A=0 n_write=647 n_wr_bk=0 bw_util=0.0002893
n_activity=2039 dram_eff=0.3252
bk0: 8a 2291292i bk1: 8a 2291355i bk2: 0a 2291485i bk3: 0a 2291485i bk4: 0a 2291369i bk5: 0a 2291399i bk6: 0a 2291485i bk7: 0a 2291485i bk8: 0a 2291485i bk9: 0a 2291485i bk10: 0a 2291485i bk11: 0a 2291485i bk12: 0a 2291485i bk13: 0a 2291485i bk14: 0a 2291485i bk15: 0a 2291485i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989442
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992272
Bank_Level_Parallism = 1.023256
Bank_Level_Parallism_Col = 1.024150
Bank_Level_Parallism_Ready = 1.018100
write_to_read_ratio_blp_rw_average = 0.953488
GrpLevelPara = 1.024150 

BW Util details:
bwutil = 0.000289 
total_CMD = 2291485 
util_bw = 663 
Wasted_Col = 462 
Wasted_Row = 36 
Idle = 2290324 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 45 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 393 
rwq = 0 
CCDLc_limit_alone = 393 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2291485 
n_nop = 2290812 
Read = 16 
Write = 647 
L2_Alloc = 0 
L2_WB = 0 
n_act = 7 
n_pre = 3 
n_ref = 0 
n_req = 663 
total_req = 663 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 663 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000289 
Either_Row_CoL_Bus_Util = 0.000294 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000430 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000429852
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2291485 n_nop=2290821 n_act=6 n_pre=2 n_ref_event=0 n_req=656 n_rd=16 n_rd_L2_A=0 n_write=640 n_wr_bk=0 bw_util=0.0002863
n_activity=1896 dram_eff=0.346
bk0: 8a 2291322i bk1: 8a 2291367i bk2: 0a 2291485i bk3: 0a 2291485i bk4: 0a 2291387i bk5: 0a 2291415i bk6: 0a 2291485i bk7: 0a 2291485i bk8: 0a 2291485i bk9: 0a 2291485i bk10: 0a 2291485i bk11: 0a 2291485i bk12: 0a 2291485i bk13: 0a 2291485i bk14: 0a 2291485i bk15: 0a 2291485i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990854
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.027907
Bank_Level_Parallism_Col = 1.028708
Bank_Level_Parallism_Ready = 1.015244
write_to_read_ratio_blp_rw_average = 0.950239
GrpLevelPara = 1.028708 

BW Util details:
bwutil = 0.000286 
total_CMD = 2291485 
util_bw = 656 
Wasted_Col = 395 
Wasted_Row = 24 
Idle = 2290410 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 36 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 335 
rwq = 0 
CCDLc_limit_alone = 335 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2291485 
n_nop = 2290821 
Read = 16 
Write = 640 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 656 
total_req = 656 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 656 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000286 
Either_Row_CoL_Bus_Util = 0.000290 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000372 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000372248
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2291485 n_nop=2290818 n_act=7 n_pre=3 n_ref_event=0 n_req=657 n_rd=16 n_rd_L2_A=0 n_write=641 n_wr_bk=0 bw_util=0.0002867
n_activity=1941 dram_eff=0.3385
bk0: 8a 2291305i bk1: 8a 2291364i bk2: 0a 2291485i bk3: 0a 2291485i bk4: 0a 2291365i bk5: 0a 2291408i bk6: 0a 2291485i bk7: 0a 2291485i bk8: 0a 2291485i bk9: 0a 2291485i bk10: 0a 2291485i bk11: 0a 2291485i bk12: 0a 2291485i bk13: 0a 2291485i bk14: 0a 2291485i bk15: 0a 2291485i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989345
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992200
Bank_Level_Parallism = 1.042419
Bank_Level_Parallism_Col = 1.044131
Bank_Level_Parallism_Ready = 1.022831
write_to_read_ratio_blp_rw_average = 0.951174
GrpLevelPara = 1.044131 

BW Util details:
bwutil = 0.000287 
total_CMD = 2291485 
util_bw = 657 
Wasted_Col = 415 
Wasted_Row = 36 
Idle = 2290377 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 45 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 346 
rwq = 0 
CCDLc_limit_alone = 346 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2291485 
n_nop = 2290818 
Read = 16 
Write = 641 
L2_Alloc = 0 
L2_WB = 0 
n_act = 7 
n_pre = 3 
n_ref = 0 
n_req = 657 
total_req = 657 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 657 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000287 
Either_Row_CoL_Bus_Util = 0.000291 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000342 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000342136
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2291485 n_nop=2290821 n_act=6 n_pre=2 n_ref_event=0 n_req=656 n_rd=16 n_rd_L2_A=0 n_write=640 n_wr_bk=0 bw_util=0.0002863
n_activity=1908 dram_eff=0.3438
bk0: 8a 2291326i bk1: 8a 2291379i bk2: 0a 2291485i bk3: 0a 2291485i bk4: 0a 2291373i bk5: 0a 2291407i bk6: 0a 2291485i bk7: 0a 2291485i bk8: 0a 2291485i bk9: 0a 2291485i bk10: 0a 2291485i bk11: 0a 2291485i bk12: 0a 2291485i bk13: 0a 2291485i bk14: 0a 2291485i bk15: 0a 2291485i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990854
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.044173
Bank_Level_Parallism_Col = 1.045455
Bank_Level_Parallism_Ready = 1.022866
write_to_read_ratio_blp_rw_average = 0.949710
GrpLevelPara = 1.045455 

BW Util details:
bwutil = 0.000286 
total_CMD = 2291485 
util_bw = 656 
Wasted_Col = 384 
Wasted_Row = 24 
Idle = 2290421 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 36 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 324 
rwq = 0 
CCDLc_limit_alone = 324 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2291485 
n_nop = 2290821 
Read = 16 
Write = 640 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 656 
total_req = 656 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 656 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000286 
Either_Row_CoL_Bus_Util = 0.000290 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000304 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000303733
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2291485 n_nop=2290821 n_act=6 n_pre=2 n_ref_event=0 n_req=656 n_rd=16 n_rd_L2_A=0 n_write=640 n_wr_bk=0 bw_util=0.0002863
n_activity=1981 dram_eff=0.3311
bk0: 8a 2291317i bk1: 8a 2291365i bk2: 0a 2291485i bk3: 0a 2291485i bk4: 0a 2291352i bk5: 0a 2291400i bk6: 0a 2291485i bk7: 0a 2291485i bk8: 0a 2291485i bk9: 0a 2291485i bk10: 0a 2291485i bk11: 0a 2291485i bk12: 0a 2291485i bk13: 0a 2291485i bk14: 0a 2291485i bk15: 0a 2291485i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990854
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.058288
Bank_Level_Parallism_Col = 1.059925
Bank_Level_Parallism_Ready = 1.030488
write_to_read_ratio_blp_rw_average = 0.951311
GrpLevelPara = 1.059925 

BW Util details:
bwutil = 0.000286 
total_CMD = 2291485 
util_bw = 656 
Wasted_Col = 418 
Wasted_Row = 24 
Idle = 2290387 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 36 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 358 
rwq = 0 
CCDLc_limit_alone = 358 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2291485 
n_nop = 2290821 
Read = 16 
Write = 640 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 656 
total_req = 656 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 656 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000286 
Either_Row_CoL_Bus_Util = 0.000290 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000306 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000305915
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2291485 n_nop=2290821 n_act=6 n_pre=2 n_ref_event=0 n_req=656 n_rd=16 n_rd_L2_A=0 n_write=640 n_wr_bk=0 bw_util=0.0002863
n_activity=1954 dram_eff=0.3357
bk0: 8a 2291317i bk1: 8a 2291369i bk2: 0a 2291485i bk3: 0a 2291485i bk4: 0a 2291343i bk5: 0a 2291394i bk6: 0a 2291485i bk7: 0a 2291485i bk8: 0a 2291485i bk9: 0a 2291485i bk10: 0a 2291485i bk11: 0a 2291485i bk12: 0a 2291485i bk13: 0a 2291485i bk14: 0a 2291485i bk15: 0a 2291485i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990854
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.063463
Bank_Level_Parallism_Col = 1.065238
Bank_Level_Parallism_Ready = 1.032012
write_to_read_ratio_blp_rw_average = 0.951538
GrpLevelPara = 1.065238 

BW Util details:
bwutil = 0.000286 
total_CMD = 2291485 
util_bw = 656 
Wasted_Col = 423 
Wasted_Row = 24 
Idle = 2290382 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 36 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 363 
rwq = 0 
CCDLc_limit_alone = 363 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2291485 
n_nop = 2290821 
Read = 16 
Write = 640 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 656 
total_req = 656 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 656 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000286 
Either_Row_CoL_Bus_Util = 0.000290 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000371 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000370939
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2291485 n_nop=2290821 n_act=6 n_pre=2 n_ref_event=0 n_req=656 n_rd=16 n_rd_L2_A=0 n_write=640 n_wr_bk=0 bw_util=0.0002863
n_activity=1952 dram_eff=0.3361
bk0: 8a 2291314i bk1: 8a 2291358i bk2: 0a 2291485i bk3: 0a 2291485i bk4: 0a 2291350i bk5: 0a 2291402i bk6: 0a 2291485i bk7: 0a 2291485i bk8: 0a 2291485i bk9: 0a 2291485i bk10: 0a 2291485i bk11: 0a 2291485i bk12: 0a 2291485i bk13: 0a 2291485i bk14: 0a 2291485i bk15: 0a 2291485i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990854
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.041778
Bank_Level_Parallism_Col = 1.042922
Bank_Level_Parallism_Ready = 1.028963
write_to_read_ratio_blp_rw_average = 0.952511
GrpLevelPara = 1.042922 

BW Util details:
bwutil = 0.000286 
total_CMD = 2291485 
util_bw = 656 
Wasted_Col = 445 
Wasted_Row = 24 
Idle = 2290360 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 36 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 385 
rwq = 0 
CCDLc_limit_alone = 385 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2291485 
n_nop = 2290821 
Read = 16 
Write = 640 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 656 
total_req = 656 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 656 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000286 
Either_Row_CoL_Bus_Util = 0.000290 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000340 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000340391
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2291485 n_nop=2290821 n_act=6 n_pre=2 n_ref_event=0 n_req=656 n_rd=16 n_rd_L2_A=0 n_write=640 n_wr_bk=0 bw_util=0.0002863
n_activity=1949 dram_eff=0.3366
bk0: 8a 2291307i bk1: 8a 2291367i bk2: 0a 2291485i bk3: 0a 2291485i bk4: 0a 2291368i bk5: 0a 2291402i bk6: 0a 2291485i bk7: 0a 2291485i bk8: 0a 2291485i bk9: 0a 2291485i bk10: 0a 2291485i bk11: 0a 2291485i bk12: 0a 2291485i bk13: 0a 2291485i bk14: 0a 2291485i bk15: 0a 2291485i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990854
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.049180
Bank_Level_Parallism_Col = 1.050562
Bank_Level_Parallism_Ready = 1.025915
write_to_read_ratio_blp_rw_average = 0.951311
GrpLevelPara = 1.050562 

BW Util details:
bwutil = 0.000286 
total_CMD = 2291485 
util_bw = 656 
Wasted_Col = 418 
Wasted_Row = 24 
Idle = 2290387 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 36 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 358 
rwq = 0 
CCDLc_limit_alone = 358 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2291485 
n_nop = 2290821 
Read = 16 
Write = 640 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 656 
total_req = 656 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 656 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000286 
Either_Row_CoL_Bus_Util = 0.000290 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000384 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000384467
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2291485 n_nop=2290821 n_act=6 n_pre=2 n_ref_event=0 n_req=656 n_rd=16 n_rd_L2_A=0 n_write=640 n_wr_bk=0 bw_util=0.0002863
n_activity=1941 dram_eff=0.338
bk0: 8a 2291321i bk1: 8a 2291365i bk2: 0a 2291485i bk3: 0a 2291485i bk4: 0a 2291335i bk5: 0a 2291390i bk6: 0a 2291485i bk7: 0a 2291485i bk8: 0a 2291485i bk9: 0a 2291485i bk10: 0a 2291485i bk11: 0a 2291485i bk12: 0a 2291485i bk13: 0a 2291485i bk14: 0a 2291485i bk15: 0a 2291485i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990854
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.053333
Bank_Level_Parallism_Col = 1.054795
Bank_Level_Parallism_Ready = 1.028963
write_to_read_ratio_blp_rw_average = 0.952511
GrpLevelPara = 1.054795 

BW Util details:
bwutil = 0.000286 
total_CMD = 2291485 
util_bw = 656 
Wasted_Col = 445 
Wasted_Row = 24 
Idle = 2290360 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 35 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 387 
rwq = 0 
CCDLc_limit_alone = 387 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2291485 
n_nop = 2290821 
Read = 16 
Write = 640 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 656 
total_req = 656 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 656 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000286 
Either_Row_CoL_Bus_Util = 0.000290 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000398 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.000397559
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2291485 n_nop=2290821 n_act=6 n_pre=2 n_ref_event=0 n_req=656 n_rd=16 n_rd_L2_A=0 n_write=640 n_wr_bk=0 bw_util=0.0002863
n_activity=1967 dram_eff=0.3335
bk0: 8a 2291309i bk1: 8a 2291368i bk2: 0a 2291485i bk3: 0a 2291485i bk4: 0a 2291347i bk5: 0a 2291396i bk6: 0a 2291485i bk7: 0a 2291485i bk8: 0a 2291485i bk9: 0a 2291485i bk10: 0a 2291485i bk11: 0a 2291485i bk12: 0a 2291485i bk13: 0a 2291485i bk14: 0a 2291485i bk15: 0a 2291485i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990854
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.027074
Bank_Level_Parallism_Col = 1.027803
Bank_Level_Parallism_Ready = 1.018293
write_to_read_ratio_blp_rw_average = 0.953363
GrpLevelPara = 1.027803 

BW Util details:
bwutil = 0.000286 
total_CMD = 2291485 
util_bw = 656 
Wasted_Col = 465 
Wasted_Row = 24 
Idle = 2290340 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 36 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 405 
rwq = 0 
CCDLc_limit_alone = 405 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2291485 
n_nop = 2290821 
Read = 16 
Write = 640 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 656 
total_req = 656 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 656 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000286 
Either_Row_CoL_Bus_Util = 0.000290 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000436 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.000436398
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2291485 n_nop=2290821 n_act=6 n_pre=2 n_ref_event=0 n_req=656 n_rd=16 n_rd_L2_A=0 n_write=640 n_wr_bk=0 bw_util=0.0002863
n_activity=1944 dram_eff=0.3374
bk0: 8a 2291320i bk1: 8a 2291379i bk2: 0a 2291485i bk3: 0a 2291485i bk4: 0a 2291332i bk5: 0a 2291398i bk6: 0a 2291485i bk7: 0a 2291485i bk8: 0a 2291485i bk9: 0a 2291485i bk10: 0a 2291485i bk11: 0a 2291485i bk12: 0a 2291485i bk13: 0a 2291485i bk14: 0a 2291485i bk15: 0a 2291485i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990854
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.023684
Bank_Level_Parallism_Col = 1.024324
Bank_Level_Parallism_Ready = 1.013720
write_to_read_ratio_blp_rw_average = 0.953153
GrpLevelPara = 1.024324 

BW Util details:
bwutil = 0.000286 
total_CMD = 2291485 
util_bw = 656 
Wasted_Col = 460 
Wasted_Row = 24 
Idle = 2290345 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 36 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 400 
rwq = 0 
CCDLc_limit_alone = 400 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2291485 
n_nop = 2290821 
Read = 16 
Write = 640 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 656 
total_req = 656 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 656 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000286 
Either_Row_CoL_Bus_Util = 0.000290 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000533 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.000533279
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2291485 n_nop=2290880 n_act=7 n_pre=3 n_ref_event=0 n_req=595 n_rd=16 n_rd_L2_A=0 n_write=579 n_wr_bk=0 bw_util=0.0002597
n_activity=1915 dram_eff=0.3107
bk0: 8a 2291337i bk1: 8a 2291377i bk2: 0a 2291485i bk3: 0a 2291485i bk4: 0a 2291330i bk5: 0a 2291404i bk6: 0a 2291485i bk7: 0a 2291485i bk8: 0a 2291485i bk9: 0a 2291485i bk10: 0a 2291485i bk11: 0a 2291485i bk12: 0a 2291485i bk13: 0a 2291485i bk14: 0a 2291485i bk15: 0a 2291485i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988235
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.991364
Bank_Level_Parallism = 1.030332
Bank_Level_Parallism_Col = 1.018537
Bank_Level_Parallism_Ready = 1.015126
write_to_read_ratio_blp_rw_average = 0.949268
GrpLevelPara = 1.018537 

BW Util details:
bwutil = 0.000260 
total_CMD = 2291485 
util_bw = 595 
Wasted_Col = 436 
Wasted_Row = 24 
Idle = 2290430 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 44 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 370 
rwq = 0 
CCDLc_limit_alone = 370 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2291485 
n_nop = 2290880 
Read = 16 
Write = 579 
L2_Alloc = 0 
L2_WB = 0 
n_act = 7 
n_pre = 3 
n_ref = 0 
n_req = 595 
total_req = 595 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 595 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000260 
Either_Row_CoL_Bus_Util = 0.000264 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000460 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.000459964
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2291485 n_nop=2290942 n_act=7 n_pre=3 n_ref_event=0 n_req=533 n_rd=16 n_rd_L2_A=0 n_write=517 n_wr_bk=0 bw_util=0.0002326
n_activity=1735 dram_eff=0.3072
bk0: 8a 2291340i bk1: 8a 2291374i bk2: 0a 2291485i bk3: 0a 2291485i bk4: 0a 2291386i bk5: 0a 2291412i bk6: 0a 2291485i bk7: 0a 2291485i bk8: 0a 2291485i bk9: 0a 2291485i bk10: 0a 2291485i bk11: 0a 2291485i bk12: 0a 2291485i bk13: 0a 2291485i bk14: 0a 2291485i bk15: 0a 2291485i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.986867
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.990329
Bank_Level_Parallism = 1.033333
Bank_Level_Parallism_Col = 1.020000
Bank_Level_Parallism_Ready = 1.009381
write_to_read_ratio_blp_rw_average = 0.942222
GrpLevelPara = 1.020000 

BW Util details:
bwutil = 0.000233 
total_CMD = 2291485 
util_bw = 533 
Wasted_Col = 373 
Wasted_Row = 24 
Idle = 2290555 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 42 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 313 
rwq = 0 
CCDLc_limit_alone = 313 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2291485 
n_nop = 2290942 
Read = 16 
Write = 517 
L2_Alloc = 0 
L2_WB = 0 
n_act = 7 
n_pre = 3 
n_ref = 0 
n_req = 533 
total_req = 533 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 533 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000233 
Either_Row_CoL_Bus_Util = 0.000237 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000366 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.000365702
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2291485 n_nop=2290949 n_act=6 n_pre=2 n_ref_event=0 n_req=528 n_rd=16 n_rd_L2_A=0 n_write=512 n_wr_bk=0 bw_util=0.0002304
n_activity=1609 dram_eff=0.3282
bk0: 8a 2291361i bk1: 8a 2291363i bk2: 0a 2291485i bk3: 0a 2291485i bk4: 0a 2291391i bk5: 0a 2291409i bk6: 0a 2291485i bk7: 0a 2291485i bk8: 0a 2291485i bk9: 0a 2291485i bk10: 0a 2291485i bk11: 0a 2291485i bk12: 0a 2291485i bk13: 0a 2291485i bk14: 0a 2291485i bk15: 0a 2291485i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988636
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992188
Bank_Level_Parallism = 1.032823
Bank_Level_Parallism_Col = 1.033937
Bank_Level_Parallism_Ready = 1.024621
write_to_read_ratio_blp_rw_average = 0.941176
GrpLevelPara = 1.033937 

BW Util details:
bwutil = 0.000230 
total_CMD = 2291485 
util_bw = 528 
Wasted_Col = 362 
Wasted_Row = 24 
Idle = 2290571 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 34 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 305 
rwq = 0 
CCDLc_limit_alone = 305 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2291485 
n_nop = 2290949 
Read = 16 
Write = 512 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 528 
total_req = 528 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 528 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000230 
Either_Row_CoL_Bus_Util = 0.000234 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000320 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000320316
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2291485 n_nop=2290949 n_act=6 n_pre=2 n_ref_event=0 n_req=528 n_rd=16 n_rd_L2_A=0 n_write=512 n_wr_bk=0 bw_util=0.0002304
n_activity=1652 dram_eff=0.3196
bk0: 8a 2291360i bk1: 8a 2291352i bk2: 0a 2291485i bk3: 0a 2291485i bk4: 0a 2291407i bk5: 0a 2291396i bk6: 0a 2291485i bk7: 0a 2291485i bk8: 0a 2291485i bk9: 0a 2291485i bk10: 0a 2291485i bk11: 0a 2291485i bk12: 0a 2291485i bk13: 0a 2291485i bk14: 0a 2291485i bk15: 0a 2291485i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988636
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992188
Bank_Level_Parallism = 1.014910
Bank_Level_Parallism_Col = 1.015401
Bank_Level_Parallism_Ready = 1.020833
write_to_read_ratio_blp_rw_average = 0.942794
GrpLevelPara = 1.015401 

BW Util details:
bwutil = 0.000230 
total_CMD = 2291485 
util_bw = 528 
Wasted_Col = 387 
Wasted_Row = 24 
Idle = 2290546 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 36 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 327 
rwq = 0 
CCDLc_limit_alone = 327 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2291485 
n_nop = 2290949 
Read = 16 
Write = 512 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 528 
total_req = 528 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 528 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000230 
Either_Row_CoL_Bus_Util = 0.000234 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000347 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0003465
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2291485 n_nop=2290949 n_act=6 n_pre=2 n_ref_event=0 n_req=528 n_rd=16 n_rd_L2_A=0 n_write=512 n_wr_bk=0 bw_util=0.0002304
n_activity=1683 dram_eff=0.3137
bk0: 8a 2291373i bk1: 8a 2291362i bk2: 0a 2291485i bk3: 0a 2291485i bk4: 0a 2291400i bk5: 0a 2291391i bk6: 0a 2291485i bk7: 0a 2291485i bk8: 0a 2291485i bk9: 0a 2291485i bk10: 0a 2291485i bk11: 0a 2291485i bk12: 0a 2291485i bk13: 0a 2291485i bk14: 0a 2291485i bk15: 0a 2291485i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988636
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992188
Bank_Level_Parallism = 1.025027
Bank_Level_Parallism_Col = 1.025872
Bank_Level_Parallism_Ready = 1.017045
write_to_read_ratio_blp_rw_average = 0.941507
GrpLevelPara = 1.025872 

BW Util details:
bwutil = 0.000230 
total_CMD = 2291485 
util_bw = 528 
Wasted_Col = 367 
Wasted_Row = 24 
Idle = 2290566 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 36 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 307 
rwq = 0 
CCDLc_limit_alone = 307 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2291485 
n_nop = 2290949 
Read = 16 
Write = 512 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 528 
total_req = 528 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 528 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000230 
Either_Row_CoL_Bus_Util = 0.000234 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000270 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00027013
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2291485 n_nop=2290949 n_act=6 n_pre=2 n_ref_event=0 n_req=528 n_rd=16 n_rd_L2_A=0 n_write=512 n_wr_bk=0 bw_util=0.0002304
n_activity=1724 dram_eff=0.3063
bk0: 8a 2291371i bk1: 8a 2291362i bk2: 0a 2291485i bk3: 0a 2291485i bk4: 0a 2291411i bk5: 0a 2291401i bk6: 0a 2291485i bk7: 0a 2291485i bk8: 0a 2291485i bk9: 0a 2291485i bk10: 0a 2291485i bk11: 0a 2291485i bk12: 0a 2291485i bk13: 0a 2291485i bk14: 0a 2291485i bk15: 0a 2291485i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988636
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992188
Bank_Level_Parallism = 1.007642
Bank_Level_Parallism_Col = 1.007901
Bank_Level_Parallism_Ready = 1.013258
write_to_read_ratio_blp_rw_average = 0.941309
GrpLevelPara = 1.007901 

BW Util details:
bwutil = 0.000230 
total_CMD = 2291485 
util_bw = 528 
Wasted_Col = 364 
Wasted_Row = 24 
Idle = 2290569 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 36 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 304 
rwq = 0 
CCDLc_limit_alone = 304 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2291485 
n_nop = 2290949 
Read = 16 
Write = 512 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 528 
total_req = 528 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 528 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000230 
Either_Row_CoL_Bus_Util = 0.000234 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000213 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000213399
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2291485 n_nop=2290949 n_act=6 n_pre=2 n_ref_event=0 n_req=528 n_rd=16 n_rd_L2_A=0 n_write=512 n_wr_bk=0 bw_util=0.0002304
n_activity=1747 dram_eff=0.3022
bk0: 8a 2291366i bk1: 8a 2291368i bk2: 0a 2291485i bk3: 0a 2291485i bk4: 0a 2291399i bk5: 0a 2291403i bk6: 0a 2291485i bk7: 0a 2291485i bk8: 0a 2291485i bk9: 0a 2291485i bk10: 0a 2291485i bk11: 0a 2291485i bk12: 0a 2291485i bk13: 0a 2291485i bk14: 0a 2291485i bk15: 0a 2291485i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988636
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992188
Bank_Level_Parallism = 1.008658
Bank_Level_Parallism_Col = 1.008949
Bank_Level_Parallism_Ready = 1.011364
write_to_read_ratio_blp_rw_average = 0.941834
GrpLevelPara = 1.008949 

BW Util details:
bwutil = 0.000230 
total_CMD = 2291485 
util_bw = 528 
Wasted_Col = 372 
Wasted_Row = 24 
Idle = 2290561 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 36 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 312 
rwq = 0 
CCDLc_limit_alone = 312 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2291485 
n_nop = 2290949 
Read = 16 
Write = 512 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 528 
total_req = 528 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 528 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000230 
Either_Row_CoL_Bus_Util = 0.000234 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000212 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00021209
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2291485 n_nop=2290949 n_act=6 n_pre=2 n_ref_event=0 n_req=528 n_rd=16 n_rd_L2_A=0 n_write=512 n_wr_bk=0 bw_util=0.0002304
n_activity=1802 dram_eff=0.293
bk0: 8a 2291366i bk1: 8a 2291370i bk2: 0a 2291485i bk3: 0a 2291485i bk4: 0a 2291395i bk5: 0a 2291416i bk6: 0a 2291485i bk7: 0a 2291485i bk8: 0a 2291485i bk9: 0a 2291485i bk10: 0a 2291485i bk11: 0a 2291485i bk12: 0a 2291485i bk13: 0a 2291485i bk14: 0a 2291485i bk15: 0a 2291485i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988636
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992188
Bank_Level_Parallism = 1.013201
Bank_Level_Parallism_Col = 1.013652
Bank_Level_Parallism_Ready = 1.011364
write_to_read_ratio_blp_rw_average = 0.940842
GrpLevelPara = 1.013652 

BW Util details:
bwutil = 0.000230 
total_CMD = 2291485 
util_bw = 528 
Wasted_Col = 357 
Wasted_Row = 24 
Idle = 2290576 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 36 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 297 
rwq = 0 
CCDLc_limit_alone = 297 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2291485 
n_nop = 2290949 
Read = 16 
Write = 512 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 528 
total_req = 528 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 528 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000230 
Either_Row_CoL_Bus_Util = 0.000234 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000198 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000198125
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2291485 n_nop=2290949 n_act=6 n_pre=2 n_ref_event=0 n_req=528 n_rd=16 n_rd_L2_A=0 n_write=512 n_wr_bk=0 bw_util=0.0002304
n_activity=1803 dram_eff=0.2928
bk0: 8a 2291370i bk1: 8a 2291373i bk2: 0a 2291485i bk3: 0a 2291485i bk4: 0a 2291400i bk5: 0a 2291410i bk6: 0a 2291485i bk7: 0a 2291485i bk8: 0a 2291485i bk9: 0a 2291485i bk10: 0a 2291485i bk11: 0a 2291485i bk12: 0a 2291485i bk13: 0a 2291485i bk14: 0a 2291485i bk15: 0a 2291485i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988636
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992188
Bank_Level_Parallism = 1.011050
Bank_Level_Parallism_Col = 1.011429
Bank_Level_Parallism_Ready = 1.011364
write_to_read_ratio_blp_rw_average = 0.940571
GrpLevelPara = 1.011429 

BW Util details:
bwutil = 0.000230 
total_CMD = 2291485 
util_bw = 528 
Wasted_Col = 353 
Wasted_Row = 24 
Idle = 2290580 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 36 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 293 
rwq = 0 
CCDLc_limit_alone = 293 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2291485 
n_nop = 2290949 
Read = 16 
Write = 512 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 528 
total_req = 528 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 528 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000230 
Either_Row_CoL_Bus_Util = 0.000234 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000176 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000176305
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2291485 n_nop=2290949 n_act=6 n_pre=2 n_ref_event=0 n_req=528 n_rd=16 n_rd_L2_A=0 n_write=512 n_wr_bk=0 bw_util=0.0002304
n_activity=1790 dram_eff=0.295
bk0: 8a 2291370i bk1: 8a 2291374i bk2: 0a 2291485i bk3: 0a 2291485i bk4: 0a 2291394i bk5: 0a 2291416i bk6: 0a 2291485i bk7: 0a 2291485i bk8: 0a 2291485i bk9: 0a 2291485i bk10: 0a 2291485i bk11: 0a 2291485i bk12: 0a 2291485i bk13: 0a 2291485i bk14: 0a 2291485i bk15: 0a 2291485i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988636
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992188
Bank_Level_Parallism = 1.005501
Bank_Level_Parallism_Col = 1.005688
Bank_Level_Parallism_Ready = 1.005682
write_to_read_ratio_blp_rw_average = 0.940842
GrpLevelPara = 1.005688 

BW Util details:
bwutil = 0.000230 
total_CMD = 2291485 
util_bw = 528 
Wasted_Col = 357 
Wasted_Row = 24 
Idle = 2290576 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 36 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 297 
rwq = 0 
CCDLc_limit_alone = 297 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2291485 
n_nop = 2290949 
Read = 16 
Write = 512 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 528 
total_req = 528 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 528 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000230 
Either_Row_CoL_Bus_Util = 0.000234 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000168 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000167577
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2291485 n_nop=2290949 n_act=6 n_pre=2 n_ref_event=0 n_req=528 n_rd=16 n_rd_L2_A=0 n_write=512 n_wr_bk=0 bw_util=0.0002304
n_activity=1661 dram_eff=0.3179
bk0: 8a 2291367i bk1: 8a 2291368i bk2: 0a 2291485i bk3: 0a 2291485i bk4: 0a 2291396i bk5: 0a 2291412i bk6: 0a 2291485i bk7: 0a 2291485i bk8: 0a 2291485i bk9: 0a 2291485i bk10: 0a 2291485i bk11: 0a 2291485i bk12: 0a 2291485i bk13: 0a 2291485i bk14: 0a 2291485i bk15: 0a 2291485i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988636
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992188
Bank_Level_Parallism = 1.047565
Bank_Level_Parallism_Col = 1.031178
Bank_Level_Parallism_Ready = 1.020833
write_to_read_ratio_blp_rw_average = 0.939954
GrpLevelPara = 1.031178 

BW Util details:
bwutil = 0.000230 
total_CMD = 2291485 
util_bw = 528 
Wasted_Col = 343 
Wasted_Row = 12 
Idle = 2290602 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 33 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 293 
rwq = 0 
CCDLc_limit_alone = 293 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2291485 
n_nop = 2290949 
Read = 16 
Write = 512 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 528 
total_req = 528 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 528 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000230 
Either_Row_CoL_Bus_Util = 0.000234 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000215 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000214708
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2291485 n_nop=2290951 n_act=6 n_pre=2 n_ref_event=0 n_req=528 n_rd=16 n_rd_L2_A=0 n_write=512 n_wr_bk=0 bw_util=0.0002304
n_activity=1651 dram_eff=0.3198
bk0: 8a 2291360i bk1: 8a 2291368i bk2: 0a 2291485i bk3: 0a 2291485i bk4: 0a 2291405i bk5: 0a 2291402i bk6: 0a 2291485i bk7: 0a 2291485i bk8: 0a 2291485i bk9: 0a 2291485i bk10: 0a 2291485i bk11: 0a 2291485i bk12: 0a 2291485i bk13: 0a 2291485i bk14: 0a 2291485i bk15: 0a 2291485i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988636
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992188
Bank_Level_Parallism = 1.036667
Bank_Level_Parallism_Col = 1.026136
Bank_Level_Parallism_Ready = 1.022727
write_to_read_ratio_blp_rw_average = 0.940909
GrpLevelPara = 1.026136 

BW Util details:
bwutil = 0.000230 
total_CMD = 2291485 
util_bw = 528 
Wasted_Col = 357 
Wasted_Row = 15 
Idle = 2290585 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 34 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 300 
rwq = 0 
CCDLc_limit_alone = 300 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2291485 
n_nop = 2290951 
Read = 16 
Write = 512 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 528 
total_req = 528 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 528 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000230 
Either_Row_CoL_Bus_Util = 0.000233 
Issued_on_Two_Bus_Simul_Util = 0.000001 
issued_two_Eff = 0.003745 
queue_avg = 0.000301 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000301115
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2291485 n_nop=2290950 n_act=6 n_pre=2 n_ref_event=0 n_req=528 n_rd=16 n_rd_L2_A=0 n_write=512 n_wr_bk=0 bw_util=0.0002304
n_activity=1743 dram_eff=0.3029
bk0: 8a 2291353i bk1: 8a 2291382i bk2: 0a 2291485i bk3: 0a 2291485i bk4: 0a 2291390i bk5: 0a 2291402i bk6: 0a 2291485i bk7: 0a 2291485i bk8: 0a 2291485i bk9: 0a 2291485i bk10: 0a 2291485i bk11: 0a 2291485i bk12: 0a 2291485i bk13: 0a 2291485i bk14: 0a 2291485i bk15: 0a 2291485i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988636
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992188
Bank_Level_Parallism = 1.017297
Bank_Level_Parallism_Col = 1.012222
Bank_Level_Parallism_Ready = 1.015152
write_to_read_ratio_blp_rw_average = 0.942222
GrpLevelPara = 1.012222 

BW Util details:
bwutil = 0.000230 
total_CMD = 2291485 
util_bw = 528 
Wasted_Col = 378 
Wasted_Row = 19 
Idle = 2290560 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 36 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 318 
rwq = 0 
CCDLc_limit_alone = 318 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2291485 
n_nop = 2290950 
Read = 16 
Write = 512 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 528 
total_req = 528 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 528 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000230 
Either_Row_CoL_Bus_Util = 0.000233 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.001869 
queue_avg = 0.000312 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.000311588
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2291485 n_nop=2290949 n_act=6 n_pre=2 n_ref_event=0 n_req=528 n_rd=16 n_rd_L2_A=0 n_write=512 n_wr_bk=0 bw_util=0.0002304
n_activity=1754 dram_eff=0.301
bk0: 8a 2291356i bk1: 8a 2291383i bk2: 0a 2291485i bk3: 0a 2291485i bk4: 0a 2291400i bk5: 0a 2291410i bk6: 0a 2291485i bk7: 0a 2291485i bk8: 0a 2291485i bk9: 0a 2291485i bk10: 0a 2291485i bk11: 0a 2291485i bk12: 0a 2291485i bk13: 0a 2291485i bk14: 0a 2291485i bk15: 0a 2291485i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988636
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992188
Bank_Level_Parallism = 1.008782
Bank_Level_Parallism_Col = 1.009081
Bank_Level_Parallism_Ready = 1.009470
write_to_read_ratio_blp_rw_average = 0.940976
GrpLevelPara = 1.009081 

BW Util details:
bwutil = 0.000230 
total_CMD = 2291485 
util_bw = 528 
Wasted_Col = 359 
Wasted_Row = 24 
Idle = 2290574 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 36 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 299 
rwq = 0 
CCDLc_limit_alone = 299 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2291485 
n_nop = 2290949 
Read = 16 
Write = 512 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 528 
total_req = 528 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 528 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000230 
Either_Row_CoL_Bus_Util = 0.000234 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000306 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000305915
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2291485 n_nop=2290949 n_act=6 n_pre=2 n_ref_event=0 n_req=528 n_rd=16 n_rd_L2_A=0 n_write=512 n_wr_bk=0 bw_util=0.0002304
n_activity=1786 dram_eff=0.2956
bk0: 8a 2291360i bk1: 8a 2291376i bk2: 0a 2291485i bk3: 0a 2291485i bk4: 0a 2291393i bk5: 0a 2291413i bk6: 0a 2291485i bk7: 0a 2291485i bk8: 0a 2291485i bk9: 0a 2291485i bk10: 0a 2291485i bk11: 0a 2291485i bk12: 0a 2291485i bk13: 0a 2291485i bk14: 0a 2291485i bk15: 0a 2291485i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988636
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992188
Bank_Level_Parallism = 1.010917
Bank_Level_Parallism_Col = 1.011287
Bank_Level_Parallism_Ready = 1.011364
write_to_read_ratio_blp_rw_average = 0.941309
GrpLevelPara = 1.011287 

BW Util details:
bwutil = 0.000230 
total_CMD = 2291485 
util_bw = 528 
Wasted_Col = 364 
Wasted_Row = 24 
Idle = 2290569 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 36 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 304 
rwq = 0 
CCDLc_limit_alone = 304 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2291485 
n_nop = 2290949 
Read = 16 
Write = 512 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 528 
total_req = 528 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 528 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000230 
Either_Row_CoL_Bus_Util = 0.000234 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000314 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000314207
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2291485 n_nop=2290949 n_act=6 n_pre=2 n_ref_event=0 n_req=528 n_rd=16 n_rd_L2_A=0 n_write=512 n_wr_bk=0 bw_util=0.0002304
n_activity=1796 dram_eff=0.294
bk0: 8a 2291363i bk1: 8a 2291378i bk2: 0a 2291485i bk3: 0a 2291485i bk4: 0a 2291392i bk5: 0a 2291405i bk6: 0a 2291485i bk7: 0a 2291485i bk8: 0a 2291485i bk9: 0a 2291485i bk10: 0a 2291485i bk11: 0a 2291485i bk12: 0a 2291485i bk13: 0a 2291485i bk14: 0a 2291485i bk15: 0a 2291485i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988636
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992188
Bank_Level_Parallism = 1.023102
Bank_Level_Parallism_Col = 1.023891
Bank_Level_Parallism_Ready = 1.009470
write_to_read_ratio_blp_rw_average = 0.940842
GrpLevelPara = 1.023891 

BW Util details:
bwutil = 0.000230 
total_CMD = 2291485 
util_bw = 528 
Wasted_Col = 357 
Wasted_Row = 24 
Idle = 2290576 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 36 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 297 
rwq = 0 
CCDLc_limit_alone = 297 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2291485 
n_nop = 2290949 
Read = 16 
Write = 512 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 528 
total_req = 528 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 528 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000230 
Either_Row_CoL_Bus_Util = 0.000234 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000237 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.000237401

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1444, Miss = 8, Miss_rate = 0.006, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[1]: Access = 348, Miss = 8, Miss_rate = 0.023, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[2]: Access = 1539, Miss = 28, Miss_rate = 0.018, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[3]: Access = 348, Miss = 8, Miss_rate = 0.023, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[4]: Access = 507, Miss = 16, Miss_rate = 0.032, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[5]: Access = 348, Miss = 8, Miss_rate = 0.023, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[6]: Access = 514, Miss = 28, Miss_rate = 0.054, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[7]: Access = 348, Miss = 8, Miss_rate = 0.023, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[8]: Access = 514, Miss = 28, Miss_rate = 0.054, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[9]: Access = 349, Miss = 8, Miss_rate = 0.023, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[10]: Access = 508, Miss = 19, Miss_rate = 0.037, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[11]: Access = 350, Miss = 8, Miss_rate = 0.023, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[12]: Access = 526, Miss = 44, Miss_rate = 0.084, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[13]: Access = 349, Miss = 8, Miss_rate = 0.023, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[14]: Access = 526, Miss = 43, Miss_rate = 0.082, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[15]: Access = 348, Miss = 8, Miss_rate = 0.023, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[16]: Access = 555, Miss = 72, Miss_rate = 0.130, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[17]: Access = 348, Miss = 8, Miss_rate = 0.023, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[18]: Access = 557, Miss = 73, Miss_rate = 0.131, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[19]: Access = 348, Miss = 8, Miss_rate = 0.023, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[20]: Access = 542, Miss = 58, Miss_rate = 0.107, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[21]: Access = 348, Miss = 8, Miss_rate = 0.023, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[22]: Access = 540, Miss = 57, Miss_rate = 0.106, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[23]: Access = 348, Miss = 8, Miss_rate = 0.023, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[24]: Access = 539, Miss = 57, Miss_rate = 0.106, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[25]: Access = 348, Miss = 8, Miss_rate = 0.023, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[26]: Access = 540, Miss = 58, Miss_rate = 0.107, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[27]: Access = 349, Miss = 8, Miss_rate = 0.023, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[28]: Access = 539, Miss = 57, Miss_rate = 0.106, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[29]: Access = 350, Miss = 8, Miss_rate = 0.023, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[30]: Access = 524, Miss = 42, Miss_rate = 0.080, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[31]: Access = 349, Miss = 8, Miss_rate = 0.023, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[32]: Access = 449, Miss = 35, Miss_rate = 0.078, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[33]: Access = 348, Miss = 8, Miss_rate = 0.023, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[34]: Access = 357, Miss = 12, Miss_rate = 0.034, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[35]: Access = 348, Miss = 8, Miss_rate = 0.023, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[36]: Access = 349, Miss = 8, Miss_rate = 0.023, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[37]: Access = 348, Miss = 8, Miss_rate = 0.023, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[38]: Access = 350, Miss = 8, Miss_rate = 0.023, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[39]: Access = 348, Miss = 8, Miss_rate = 0.023, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[40]: Access = 349, Miss = 8, Miss_rate = 0.023, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[41]: Access = 348, Miss = 8, Miss_rate = 0.023, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[42]: Access = 348, Miss = 8, Miss_rate = 0.023, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[43]: Access = 348, Miss = 8, Miss_rate = 0.023, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[44]: Access = 348, Miss = 8, Miss_rate = 0.023, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[45]: Access = 349, Miss = 8, Miss_rate = 0.023, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[46]: Access = 348, Miss = 8, Miss_rate = 0.023, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[47]: Access = 350, Miss = 8, Miss_rate = 0.023, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[48]: Access = 348, Miss = 8, Miss_rate = 0.023, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[49]: Access = 349, Miss = 8, Miss_rate = 0.023, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[50]: Access = 348, Miss = 8, Miss_rate = 0.023, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[51]: Access = 348, Miss = 8, Miss_rate = 0.023, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[52]: Access = 348, Miss = 8, Miss_rate = 0.023, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[53]: Access = 348, Miss = 8, Miss_rate = 0.023, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[54]: Access = 349, Miss = 8, Miss_rate = 0.023, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[55]: Access = 348, Miss = 8, Miss_rate = 0.023, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[56]: Access = 350, Miss = 8, Miss_rate = 0.023, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[57]: Access = 348, Miss = 8, Miss_rate = 0.023, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[58]: Access = 349, Miss = 8, Miss_rate = 0.023, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[59]: Access = 348, Miss = 8, Miss_rate = 0.023, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[60]: Access = 348, Miss = 8, Miss_rate = 0.023, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[61]: Access = 348, Miss = 8, Miss_rate = 0.023, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[62]: Access = 348, Miss = 8, Miss_rate = 0.023, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[63]: Access = 349, Miss = 8, Miss_rate = 0.023, Pending_hits = 24, Reservation_fails = 0
L2_total_cache_accesses = 27249
L2_total_cache_misses = 1103
L2_total_cache_miss_rate = 0.0405
L2_total_cache_pending_hits = 1536
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6144
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 384
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 18466
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 33
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 558
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8192
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 19057
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=27249
icnt_total_pkts_simt_to_mem=27249
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 27249
Req_Network_cycles = 3051719
Req_Network_injected_packets_per_cycle =       0.0089 
Req_Network_conflicts_per_cycle =       0.0046
Req_Network_conflicts_per_cycle_util =       1.0940
Req_Bank_Level_Parallism =       2.1437
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0047
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0001

Reply_Network_injected_packets_num = 27249
Reply_Network_cycles = 3051719
Reply_Network_injected_packets_per_cycle =        0.0089
Reply_Network_conflicts_per_cycle =        0.0498
Reply_Network_conflicts_per_cycle_util =      11.7954
Reply_Bank_Level_Parallism =       2.1130
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0025
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0001
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 51 min, 27 sec (6687 sec)
gpgpu_simulation_rate = 82773 (inst/sec)
gpgpu_simulation_rate = 456 (cycle/sec)
gpgpu_silicon_slowdown = 2482456x
GPGPU-Sim: detected inactive GPU simulation thread
Digest = c58f7b5fc58f7b5f9f8c7b5dc58f7b5fcd977611c58f7b5fcd977611a794760f
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff1d1937a8..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7fff1d193860..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff1d193798..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff1d193790..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff1d193788..
GPGPU-Sim PTX: Setting up arguments for 1 bytes starting at 0x7fff1d193784..

GPGPU-Sim PTX: cudaLaunch for 0x0x412913 (mode=performance simulation) on stream 2
GPGPU-Sim PTX: PDOM analysis already done for _Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb 
GPGPU-Sim PTX: pushing kernel '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb' to stream 2, gridDim= (4,1,1) blockDim = (256,1,1) 
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim API:    stream 2 has 1 operations
GPGPU-Sim API:       0 :  stream operation kernel
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'
GPGPU-Sim: Reconfigure L1 cache to 112KB
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'
Destroy streams for kernel 3: size 0
kernel_name = _Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb 
kernel_launch_uid = 3 
gpu_sim_cycle = 1525894
gpu_sim_insn = 276754532
gpu_ipc =     181.3721
gpu_tot_sim_cycle = 4577613
gpu_tot_sim_insn = 830263596
gpu_tot_ipc =     181.3748
gpu_tot_issued_cta = 12
gpu_occupancy = 12.4983% 
gpu_tot_occupancy = 12.4983% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0089
partiton_level_parallism_total  =       0.0089
partiton_level_parallism_util =       2.1078
partiton_level_parallism_util_total  =       2.1316
L2_BW  =       0.3235 GB/Sec
L2_BW_total  =       0.3235 GB/Sec
gpu_total_sim_rate=70847

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 68667, Miss = 3099, Miss_rate = 0.045, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 68691, Miss = 3123, Miss_rate = 0.045, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 68695, Miss = 3127, Miss_rate = 0.046, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 68687, Miss = 3119, Miss_rate = 0.045, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 68692, Miss = 3124, Miss_rate = 0.045, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 68667, Miss = 3099, Miss_rate = 0.045, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 68695, Miss = 3127, Miss_rate = 0.046, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 68695, Miss = 3155, Miss_rate = 0.046, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 68692, Miss = 3124, Miss_rate = 0.045, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 68667, Miss = 3099, Miss_rate = 0.045, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 68695, Miss = 3127, Miss_rate = 0.046, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 68695, Miss = 3155, Miss_rate = 0.046, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 824238
	L1D_total_cache_misses = 37478
	L1D_total_cache_miss_rate = 0.0455
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.043
	L1D_cache_fill_port_util = 0.001
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 786432
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9208
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 8
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 328
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 28262
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 795648
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 28590

Total_core_cache_fail_stats:
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
267365, 267338, 267338, 267338, 267338, 267338, 267338, 267338, 
gpgpu_n_tot_thrd_icount = 830709888
gpgpu_n_tot_w_icount = 25959684
gpgpu_n_stall_shd_mem = 2220438
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 12288
gpgpu_n_mem_write_global = 28590
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 3164160
gpgpu_n_store_insn = 30744
gpgpu_n_shmem_insn = 34652160
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 18432
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 1492992
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 724470
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2976
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:66180	W0_Idle:123975	W0_Scoreboard:47126073	W1:324	W2:12288	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:25652160
single_issue_nums: WS0:6416436	WS1:6416112	WS2:6416112	WS3:6416112	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 73728 {8:9216,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1143600 {40:28590,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 122880 {40:3072,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 368640 {40:9216,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 228720 {8:28590,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 122880 {40:3072,}
maxmflatency = 1028 
max_icnt2mem_latency = 357 
maxmrqlatency = 37 
max_icnt2sh_latency = 229 
averagemflatency = 671 
avg_icnt2mem_latency = 64 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 19 
mrq_lat_table:11250 	10241 	4525 	1915 	230 	67 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4468 	8268 	28140 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	679 	68 	136 	21048 	8357 	4320 	4934 	1336 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	13458 	3661 	5796 	9060 	6928 	1880 	95 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	12 	21 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       192         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       192         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       192         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       192         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       192         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       192         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:       129         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:       128         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:   1516872   1515944         0         0   1522618   1522541         0         0   1522638   1522521         0         0         0         0         0         0 
dram[1]:   1516902   1515967         0         0   1522517   1522538         0         0   1522635   1522518         0         0         0         0         0         0 
dram[2]:   1517156   1516223         0         0   1522514   1522537         0         0   1522622   1522578         0         0         0         0         0         0 
dram[3]:   1517184   1516244         0         0   1522510   1522534         0         0   1522618   1522576         0         0         0         0         0         0 
dram[4]:   1517093   1516362         0         0   1522506   1522530         0         0   1522614   1522574         0         0         0         0         0         0 
dram[5]:   1517124   1516392         0         0   1522502   1522529         0         0   1522611   1522571         0         0         0         0         0         0 
dram[6]:   1517036   1516301         0         0   1522501   1522526         0         0   1522556   1522568         0         0         0         0         0         0 
dram[7]:   1517061   1516326         0         0   1522497   1522525         0         0   1522550   1522567         0         0         0         0         0         0 
dram[8]:   1516976   1516241         0         0   1522493   1522522         0         0   1522542   1522564         0         0         0         0         0         0 
dram[9]:   1517001   1516194         0         0   1522489   1522521         0         0   1522537   1522562         0         0         0         0         0         0 
dram[10]:   1516742   1515935         0         0   1522646   1522582         0         0   1522529   1522526         0         0         0         0         0         0 
dram[11]:   1516768   1515960         0         0   1522643   1522579         0         0   1522618   1522525         0         0         0         0         0         0 
dram[12]:   1516864   1515984         0         0   1522642   1522576         0         0   1522615   1522522         0         0         0         0         0         0 
dram[13]:   1516787   1516008         0         0   1522742   1522574         0         0   1522614   1522521         0         0         0         0         0         0 
dram[14]:   1516861   1516092         0         0   1522638   1522571         0         0   1522714   1522518         0         0         0         0         0         0 
dram[15]:   1516883   1516118         0         0   1522631   1522568         0         0   1522610   1522514         0         0         0         0         0         0 
dram[16]:   1516254   1515177         0         0   1522623   1522567         0         0   1522603   1522513         0         0         0         0         0         0 
dram[17]:   1516279   1515203         0         0   1522618   1522564         0         0   1522595   1522510         0         0         0         0         0         0 
dram[18]:   1516667   1515462         0         0   1522610   1522562         0         0   1522590   1522509         0         0         0         0         0         0 
dram[19]:   1516691   1515483         0         0   1522667   1522560         0         0   1522582   1522506         0         0         0         0         0         0 
dram[20]:   1516599   1515386         0         0   1522666   1522556         0         0   1522643   1522505         0         0         0         0         0         0 
dram[21]:   1516629   1515413         0         0   1522663   1522555         0         0   1522642   1522501         0         0         0         0         0         0 
dram[22]:   1516538   1515325         0         0   1522659   1522552         0         0   1522639   1522498         0         0         0         0         0         0 
dram[23]:   1516562   1515349         0         0   1522658   1522582         0         0   1522635   1522497         0         0         0         0         0         0 
dram[24]:   1516474   1515265         0         0   1522655   1522579         0         0   1522634   1522554         0         0         0         0         0         0 
dram[25]:   1516499   1515696         0         0   1522654   1522578         0         0   1522631   1522551         0         0         0         0         0         0 
dram[26]:   1516237   1515168         0         0   1522651   1522638         0         0   1522630   1522550         0         0         0         0         0         0 
dram[27]:   1516229   1515194         0         0   1522650   1522635         0         0   1522627   1522678         0         0         0         0         0         0 
dram[28]:   1516249   1515222         0         0   1522550   1522631         0         0   1522626   1522646         0         0         0         0         0         0 
dram[29]:   1516269   1515246         0         0   1522548   1522627         0         0   1522542   1522643         0         0         0         0         0         0 
dram[30]:   1516350   1515333         0         0   1522544   1522623         0         0   1522534   1522642         0         0         0         0         0         0 
dram[31]:   1516375   1515359         0         0   1522542   1522622         0         0   1522529   1522639         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 99.500000 68.000000      -nan      -nan 128.000000 128.000000      -nan      -nan 128.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 69.333336 68.000000      -nan      -nan 191.000000 128.000000      -nan      -nan 128.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 72.000000 68.000000      -nan      -nan 192.000000 128.000000      -nan      -nan 191.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 69.333336 68.000000      -nan      -nan 192.000000 128.000000      -nan      -nan 192.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 69.333336 68.000000      -nan      -nan 192.000000 128.000000      -nan      -nan 192.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 71.333336 68.000000      -nan      -nan 192.000000 128.000000      -nan      -nan 192.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 100.000000 68.000000      -nan      -nan 192.000000 128.000000      -nan      -nan 192.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 67.333336 68.000000      -nan      -nan 192.000000 128.000000      -nan      -nan 192.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 100.000000 68.000000      -nan      -nan 192.000000 128.000000      -nan      -nan 192.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 100.000000 68.000000      -nan      -nan 192.000000 128.000000      -nan      -nan 192.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 100.000000 68.000000      -nan      -nan 192.000000 128.000000      -nan      -nan 192.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 100.000000 68.000000      -nan      -nan 192.000000 128.000000      -nan      -nan 192.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 100.000000 68.000000      -nan      -nan 192.000000 128.000000      -nan      -nan 192.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 100.000000 68.000000      -nan      -nan 192.000000 128.000000      -nan      -nan 192.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 100.000000 68.000000      -nan      -nan 192.000000 128.000000      -nan      -nan 192.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 100.000000 68.000000      -nan      -nan 192.000000 128.000000      -nan      -nan 192.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]: 47.000000 68.000000      -nan      -nan 192.000000 128.000000      -nan      -nan 192.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]: 48.000000 68.000000      -nan      -nan 129.000000 128.000000      -nan      -nan 192.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]: 68.000000 68.000000      -nan      -nan 128.000000 128.000000      -nan      -nan 129.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]: 68.000000 68.000000      -nan      -nan 128.000000 128.000000      -nan      -nan 128.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]: 68.000000 68.000000      -nan      -nan 128.000000 128.000000      -nan      -nan 128.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]: 68.000000 68.000000      -nan      -nan 128.000000 128.000000      -nan      -nan 128.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]: 68.000000 68.000000      -nan      -nan 128.000000 128.000000      -nan      -nan 128.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]: 68.000000 68.000000      -nan      -nan 128.000000 128.000000      -nan      -nan 128.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]: 68.000000 68.000000      -nan      -nan 128.000000 128.000000      -nan      -nan 128.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]: 68.000000 68.000000      -nan      -nan 128.000000 128.000000      -nan      -nan 128.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]: 68.000000 68.000000      -nan      -nan 128.000000 128.000000      -nan      -nan 128.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]: 68.000000 68.000000      -nan      -nan 128.000000 128.000000      -nan      -nan 128.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]: 68.000000 68.000000      -nan      -nan 128.000000 128.000000      -nan      -nan 128.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]: 68.000000 68.000000      -nan      -nan 128.000000 128.000000      -nan      -nan 128.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]: 68.000000 68.000000      -nan      -nan 128.000000 128.000000      -nan      -nan 128.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]: 68.000000 68.000000      -nan      -nan 128.000000 128.000000      -nan      -nan 128.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 28228/264 = 106.924240
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 512
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
number of total write accesses:
dram[0]:       191       128         0         0       128       128         0         0       128       128         0         0         0         0         0         0 
dram[1]:       200       128         0         0       191       128         0         0       128       128         0         0         0         0         0         0 
dram[2]:       208       128         0         0       192       128         0         0       191       128         0         0         0         0         0         0 
dram[3]:       200       128         0         0       192       128         0         0       192       128         0         0         0         0         0         0 
dram[4]:       200       128         0         0       192       128         0         0       192       128         0         0         0         0         0         0 
dram[5]:       206       128         0         0       192       128         0         0       192       128         0         0         0         0         0         0 
dram[6]:       192       128         0         0       192       128         0         0       192       128         0         0         0         0         0         0 
dram[7]:       194       128         0         0       192       128         0         0       192       128         0         0         0         0         0         0 
dram[8]:       192       128         0         0       192       128         0         0       192       128         0         0         0         0         0         0 
dram[9]:       192       128         0         0       192       128         0         0       192       128         0         0         0         0         0         0 
dram[10]:       192       128         0         0       192       128         0         0       192       128         0         0         0         0         0         0 
dram[11]:       192       128         0         0       192       128         0         0       192       128         0         0         0         0         0         0 
dram[12]:       192       128         0         0       192       128         0         0       192       128         0         0         0         0         0         0 
dram[13]:       192       128         0         0       192       128         0         0       192       128         0         0         0         0         0         0 
dram[14]:       192       128         0         0       192       128         0         0       192       128         0         0         0         0         0         0 
dram[15]:       192       128         0         0       192       128         0         0       192       128         0         0         0         0         0         0 
dram[16]:       133       128         0         0       192       128         0         0       192       128         0         0         0         0         0         0 
dram[17]:       136       128         0         0       129       128         0         0       192       128         0         0         0         0         0         0 
dram[18]:       128       128         0         0       128       128         0         0       129       128         0         0         0         0         0         0 
dram[19]:       128       128         0         0       128       128         0         0       128       128         0         0         0         0         0         0 
dram[20]:       128       128         0         0       128       128         0         0       128       128         0         0         0         0         0         0 
dram[21]:       128       128         0         0       128       128         0         0       128       128         0         0         0         0         0         0 
dram[22]:       128       128         0         0       128       128         0         0       128       128         0         0         0         0         0         0 
dram[23]:       128       128         0         0       128       128         0         0       128       128         0         0         0         0         0         0 
dram[24]:       128       128         0         0       128       128         0         0       128       128         0         0         0         0         0         0 
dram[25]:       128       128         0         0       128       128         0         0       128       128         0         0         0         0         0         0 
dram[26]:       128       128         0         0       128       128         0         0       128       128         0         0         0         0         0         0 
dram[27]:       128       128         0         0       128       128         0         0       128       128         0         0         0         0         0         0 
dram[28]:       128       128         0         0       128       128         0         0       128       128         0         0         0         0         0         0 
dram[29]:       128       128         0         0       128       128         0         0       128       128         0         0         0         0         0         0 
dram[30]:       128       128         0         0       128       128         0         0       128       128         0         0         0         0         0         0 
dram[31]:       128       128         0         0       128       128         0         0       128       128         0         0         0         0         0         0 
total dram writes = 27716
min_bank_accesses = 0!
chip skew: 975/768 = 1.27
average mf latency per bank:
dram[0]:       2519      1117    none      none         856       847    none      none         851       847    none      none      none      none      none      none  
dram[1]:       1089      1097    none      none        2351       859    none      none         854       845    none      none      none      none      none      none  
dram[2]:        983      1109    none      none         865       865    none      none        2352       856    none      none      none      none      none      none  
dram[3]:       1015      1096    none      none         865       864    none      none         849       853    none      none      none      none      none      none  
dram[4]:       1033      1119    none      none         862       860    none      none         847       854    none      none      none      none      none      none  
dram[5]:        998      1105    none      none         853       874    none      none         850       854    none      none      none      none      none      none  
dram[6]:       1084      1119    none      none         852       872    none      none         843       871    none      none      none      none      none      none  
dram[7]:       1067      1098    none      none         858       869    none      none         852       877    none      none      none      none      none      none  
dram[8]:       1145      1106    none      none         856       867    none      none         852       870    none      none      none      none      none      none  
dram[9]:       1123      1094    none      none         862       852    none      none         850       864    none      none      none      none      none      none  
dram[10]:       1187      1106    none      none         878       851    none      none         851       852    none      none      none      none      none      none  
dram[11]:       1174      1096    none      none         862       862    none      none         852       848    none      none      none      none      none      none  
dram[12]:       1174      1108    none      none         854       852    none      none         853       860    none      none      none      none      none      none  
dram[13]:       1155      1093    none      none         896       886    none      none         849       852    none      none      none      none      none      none  
dram[14]:       1133      1112    none      none         863       868    none      none         866       867    none      none      none      none      none      none  
dram[15]:       1101      1091    none      none         891       872    none      none         848       862    none      none      none      none      none      none  
dram[16]:       1149      1107    none      none         881       866    none      none         874       863    none      none      none      none      none      none  
dram[17]:       1074      1084    none      none         864       856    none      none         868       851    none      none      none      none      none      none  
dram[18]:       1104      1103    none      none         857       856    none      none         861       854    none      none      none      none      none      none  
dram[19]:       1088      1093    none      none         859       845    none      none         849       854    none      none      none      none      none      none  
dram[20]:       1100      1107    none      none         854       848    none      none         857       841    none      none      none      none      none      none  
dram[21]:       1088      1088    none      none         851       853    none      none         852       838    none      none      none      none      none      none  
dram[22]:       1102      1105    none      none         862       856    none      none         848       844    none      none      none      none      none      none  
dram[23]:       1087      1090    none      none         864       848    none      none         852       855    none      none      none      none      none      none  
dram[24]:       1105      1118    none      none         855       850    none      none         847       850    none      none      none      none      none      none  
dram[25]:       1088      1119    none      none         855       861    none      none         848       847    none      none      none      none      none      none  
dram[26]:       1102      1133    none      none         857       880    none      none         845       859    none      none      none      none      none      none  
dram[27]:       1098      1098    none      none         849       872    none      none         845       873    none      none      none      none      none      none  
dram[28]:       1108      1112    none      none         859       856    none      none         845       862    none      none      none      none      none      none  
dram[29]:       1097      1099    none      none         859       856    none      none         855       848    none      none      none      none      none      none  
dram[30]:       1109      1114    none      none         856       850    none      none         850       848    none      none      none      none      none      none  
dram[31]:       1086      1104    none      none         857       860    none      none         851       852    none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        947       915         0         0       888       867         0         0       888       859         0         0         0         0         0         0
dram[1]:        923       897         0         0       897       916         0         0       875       860         0         0         0         0         0         0
dram[2]:        932       914         0         0       921       950         0         0       880       886         0         0         0         0         0         0
dram[3]:        926       921         0         0       922       911         0         0       875       892         0         0         0         0         0         0
dram[4]:        900       914         0         0       926       911         0         0       888       897         0         0         0         0         0         0
dram[5]:        942       913         0         0       890       938         0         0       885       901         0         0         0         0         0         0
dram[6]:        960       899         0         0       925       911         0         0       877       926         0         0         0         0         0         0
dram[7]:        965       885         0         0       919       920         0         0       891       921         0         0         0         0         0         0
dram[8]:        970       889         0         0       920       911         0         0       872       895         0         0         0         0         0         0
dram[9]:        947       895         0         0       916       874         0         0       880       878         0         0         0         0         0         0
dram[10]:        887       899         0         0       962       850         0         0       884       858         0         0         0         0         0         0
dram[11]:        901       902         0         0       940       889         0         0       916       851         0         0         0         0         0         0
dram[12]:        914       899         0         0       908       865         0         0       922       877         0         0         0         0         0         0
dram[13]:        892       906         0         0      1028       979         0         0       888       881         0         0         0         0         0         0
dram[14]:        931       899         0         0       935       906         0         0       925       927         0         0         0         0         0         0
dram[15]:        939       903         0         0       970       910         0         0       912       894         0         0         0         0         0         0
dram[16]:        898       915         0         0       979       921         0         0       950       878         0         0         0         0         0         0
dram[17]:        886       910         0         0       934       897         0         0       949       866         0         0         0         0         0         0
dram[18]:        904       934         0         0       920       918         0         0       902       872         0         0         0         0         0         0
dram[19]:        891       913         0         0       906       864         0         0       875       875         0         0         0         0         0         0
dram[20]:        885       935         0         0       869       880         0         0       873       861         0         0         0         0         0         0
dram[21]:        886       906         0         0       877       876         0         0       859       845         0         0         0         0         0         0
dram[22]:        892       900         0         0       916       880         0         0       864       890         0         0         0         0         0         0
dram[23]:        895       901         0         0       923       852         0         0       871       894         0         0         0         0         0         0
dram[24]:        906       905         0         0       895       855         0         0       857       874         0         0         0         0         0         0
dram[25]:        902       947         0         0       889       906         0         0       860       856         0         0         0         0         0         0
dram[26]:        905       963         0         0       894       935         0         0       876       899         0         0         0         0         0         0
dram[27]:        912       915         0         0       897       908         0         0       868       925         0         0         0         0         0         0
dram[28]:        907       909         0         0       887       876         0         0       869       898         0         0         0         0         0         0
dram[29]:        915       905         0         0       893       900         0         0       870       890         0         0         0         0         0         0
dram[30]:        907       917         0         0       890       888         0         0       864       880         0         0         0         0         0         0
dram[31]:        893       919         0         0       898       910         0         0       861       888         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3437253 n_nop=3436396 n_act=8 n_pre=2 n_ref_event=0 n_req=847 n_rd=16 n_rd_L2_A=0 n_write=831 n_wr_bk=0 bw_util=0.0002464
n_activity=2797 dram_eff=0.3028
bk0: 8a 3437096i bk1: 8a 3437112i bk2: 0a 3437253i bk3: 0a 3437253i bk4: 0a 3437185i bk5: 0a 3437161i bk6: 0a 3437253i bk7: 0a 3437253i bk8: 0a 3437178i bk9: 0a 3437164i bk10: 0a 3437253i bk11: 0a 3437253i bk12: 0a 3437253i bk13: 0a 3437253i bk14: 0a 3437253i bk15: 0a 3437253i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990555
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992780
Bank_Level_Parallism = 1.032326
Bank_Level_Parallism_Col = 1.033070
Bank_Level_Parallism_Ready = 1.023613
write_to_read_ratio_blp_rw_average = 0.962617
GrpLevelPara = 1.033070 

BW Util details:
bwutil = 0.000246 
total_CMD = 3437253 
util_bw = 847 
Wasted_Col = 552 
Wasted_Row = 24 
Idle = 3435830 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 54 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 474 
rwq = 0 
CCDLc_limit_alone = 474 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3437253 
n_nop = 3436396 
Read = 16 
Write = 831 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 847 
total_req = 847 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 847 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000246 
Either_Row_CoL_Bus_Util = 0.000249 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000327 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000327296
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3437253 n_nop=3436322 n_act=9 n_pre=3 n_ref_event=0 n_req=919 n_rd=16 n_rd_L2_A=0 n_write=903 n_wr_bk=0 bw_util=0.0002674
n_activity=2942 dram_eff=0.3124
bk0: 8a 3437069i bk1: 8a 3437122i bk2: 0a 3437253i bk3: 0a 3437253i bk4: 0a 3437128i bk5: 0a 3437154i bk6: 0a 3437253i bk7: 0a 3437253i bk8: 0a 3437182i bk9: 0a 3437159i bk10: 0a 3437253i bk11: 0a 3437253i bk12: 0a 3437253i bk13: 0a 3437253i bk14: 0a 3437253i bk15: 0a 3437253i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990207
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992248
Bank_Level_Parallism = 1.020113
Bank_Level_Parallism_Col = 1.020699
Bank_Level_Parallism_Ready = 1.013058
write_to_read_ratio_blp_rw_average = 0.966365
GrpLevelPara = 1.020699 

BW Util details:
bwutil = 0.000267 
total_CMD = 3437253 
util_bw = 919 
Wasted_Col = 636 
Wasted_Row = 36 
Idle = 3435662 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 63 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 549 
rwq = 0 
CCDLc_limit_alone = 549 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3437253 
n_nop = 3436322 
Read = 16 
Write = 903 
L2_Alloc = 0 
L2_WB = 0 
n_act = 9 
n_pre = 3 
n_ref = 0 
n_req = 919 
total_req = 919 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 919 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000267 
Either_Row_CoL_Bus_Util = 0.000271 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000375 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000375009
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3437253 n_nop=3436250 n_act=9 n_pre=3 n_ref_event=0 n_req=991 n_rd=16 n_rd_L2_A=0 n_write=975 n_wr_bk=0 bw_util=0.0002883
n_activity=3019 dram_eff=0.3283
bk0: 8a 3437067i bk1: 8a 3437118i bk2: 0a 3437253i bk3: 0a 3437253i bk4: 0a 3437127i bk5: 0a 3437158i bk6: 0a 3437253i bk7: 0a 3437253i bk8: 0a 3437125i bk9: 0a 3437147i bk10: 0a 3437253i bk11: 0a 3437253i bk12: 0a 3437253i bk13: 0a 3437253i bk14: 0a 3437253i bk15: 0a 3437253i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990918
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992821
Bank_Level_Parallism = 1.026729
Bank_Level_Parallism_Col = 1.027446
Bank_Level_Parallism_Ready = 1.021191
write_to_read_ratio_blp_rw_average = 0.968974
GrpLevelPara = 1.027446 

BW Util details:
bwutil = 0.000288 
total_CMD = 3437253 
util_bw = 991 
Wasted_Col = 694 
Wasted_Row = 36 
Idle = 3435532 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 63 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 607 
rwq = 0 
CCDLc_limit_alone = 607 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3437253 
n_nop = 3436250 
Read = 16 
Write = 975 
L2_Alloc = 0 
L2_WB = 0 
n_act = 9 
n_pre = 3 
n_ref = 0 
n_req = 991 
total_req = 991 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 991 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000288 
Either_Row_CoL_Bus_Util = 0.000292 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000498 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000497781
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3437253 n_nop=3436257 n_act=9 n_pre=3 n_ref_event=0 n_req=984 n_rd=16 n_rd_L2_A=0 n_write=968 n_wr_bk=0 bw_util=0.0002863
n_activity=2923 dram_eff=0.3366
bk0: 8a 3437076i bk1: 8a 3437124i bk2: 0a 3437253i bk3: 0a 3437253i bk4: 0a 3437124i bk5: 0a 3437149i bk6: 0a 3437253i bk7: 0a 3437253i bk8: 0a 3437126i bk9: 0a 3437147i bk10: 0a 3437253i bk11: 0a 3437253i bk12: 0a 3437253i bk13: 0a 3437253i bk14: 0a 3437253i bk15: 0a 3437253i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990854
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992769
Bank_Level_Parallism = 1.029308
Bank_Level_Parallism_Col = 1.030102
Bank_Level_Parallism_Ready = 1.024390
write_to_read_ratio_blp_rw_average = 0.968694
GrpLevelPara = 1.030102 

BW Util details:
bwutil = 0.000286 
total_CMD = 3437253 
util_bw = 984 
Wasted_Col = 686 
Wasted_Row = 36 
Idle = 3435547 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 63 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 599 
rwq = 0 
CCDLc_limit_alone = 599 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3437253 
n_nop = 3436257 
Read = 16 
Write = 968 
L2_Alloc = 0 
L2_WB = 0 
n_act = 9 
n_pre = 3 
n_ref = 0 
n_req = 984 
total_req = 984 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 984 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000286 
Either_Row_CoL_Bus_Util = 0.000290 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000491 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000490508
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3437253 n_nop=3436257 n_act=9 n_pre=3 n_ref_event=0 n_req=984 n_rd=16 n_rd_L2_A=0 n_write=968 n_wr_bk=0 bw_util=0.0002863
n_activity=2940 dram_eff=0.3347
bk0: 8a 3437084i bk1: 8a 3437123i bk2: 0a 3437253i bk3: 0a 3437253i bk4: 0a 3437121i bk5: 0a 3437152i bk6: 0a 3437253i bk7: 0a 3437253i bk8: 0a 3437115i bk9: 0a 3437143i bk10: 0a 3437253i bk11: 0a 3437253i bk12: 0a 3437253i bk13: 0a 3437253i bk14: 0a 3437253i bk15: 0a 3437253i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990854
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992769
Bank_Level_Parallism = 1.046884
Bank_Level_Parallism_Col = 1.048171
Bank_Level_Parallism_Ready = 1.024390
write_to_read_ratio_blp_rw_average = 0.968293
GrpLevelPara = 1.048171 

BW Util details:
bwutil = 0.000286 
total_CMD = 3437253 
util_bw = 984 
Wasted_Col = 665 
Wasted_Row = 36 
Idle = 3435568 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 63 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 578 
rwq = 0 
CCDLc_limit_alone = 578 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3437253 
n_nop = 3436257 
Read = 16 
Write = 968 
L2_Alloc = 0 
L2_WB = 0 
n_act = 9 
n_pre = 3 
n_ref = 0 
n_req = 984 
total_req = 984 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 984 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000286 
Either_Row_CoL_Bus_Util = 0.000290 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000420 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000420394
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3437253 n_nop=3436251 n_act=9 n_pre=3 n_ref_event=0 n_req=990 n_rd=16 n_rd_L2_A=0 n_write=974 n_wr_bk=0 bw_util=0.000288
n_activity=2959 dram_eff=0.3346
bk0: 8a 3437056i bk1: 8a 3437123i bk2: 0a 3437253i bk3: 0a 3437253i bk4: 0a 3437137i bk5: 0a 3437167i bk6: 0a 3437253i bk7: 0a 3437253i bk8: 0a 3437121i bk9: 0a 3437151i bk10: 0a 3437253i bk11: 0a 3437253i bk12: 0a 3437253i bk13: 0a 3437253i bk14: 0a 3437253i bk15: 0a 3437253i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990909
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992813
Bank_Level_Parallism = 1.034218
Bank_Level_Parallism_Col = 1.035151
Bank_Level_Parallism_Ready = 1.024242
write_to_read_ratio_blp_rw_average = 0.968485
GrpLevelPara = 1.035151 

BW Util details:
bwutil = 0.000288 
total_CMD = 3437253 
util_bw = 990 
Wasted_Col = 669 
Wasted_Row = 36 
Idle = 3435558 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 63 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 582 
rwq = 0 
CCDLc_limit_alone = 582 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3437253 
n_nop = 3436251 
Read = 16 
Write = 974 
L2_Alloc = 0 
L2_WB = 0 
n_act = 9 
n_pre = 3 
n_ref = 0 
n_req = 990 
total_req = 990 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 990 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000288 
Either_Row_CoL_Bus_Util = 0.000292 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000425 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000424758
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3437253 n_nop=3436268 n_act=8 n_pre=2 n_ref_event=0 n_req=976 n_rd=16 n_rd_L2_A=0 n_write=960 n_wr_bk=0 bw_util=0.0002839
n_activity=2789 dram_eff=0.3499
bk0: 8a 3437090i bk1: 8a 3437135i bk2: 0a 3437253i bk3: 0a 3437253i bk4: 0a 3437155i bk5: 0a 3437183i bk6: 0a 3437253i bk7: 0a 3437253i bk8: 0a 3437146i bk9: 0a 3437157i bk10: 0a 3437253i bk11: 0a 3437253i bk12: 0a 3437253i bk13: 0a 3437253i bk14: 0a 3437253i bk15: 0a 3437253i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.991803
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.045601
Bank_Level_Parallism_Col = 1.045872
Bank_Level_Parallism_Ready = 1.027664
write_to_read_ratio_blp_rw_average = 0.965924
GrpLevelPara = 1.045872 

BW Util details:
bwutil = 0.000284 
total_CMD = 3437253 
util_bw = 976 
Wasted_Col = 557 
Wasted_Row = 24 
Idle = 3435696 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 50 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 486 
rwq = 0 
CCDLc_limit_alone = 486 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3437253 
n_nop = 3436268 
Read = 16 
Write = 960 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 976 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000284 
Either_Row_CoL_Bus_Util = 0.000287 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.001015 
queue_avg = 0.000342 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000342134
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3437253 n_nop=3436264 n_act=9 n_pre=3 n_ref_event=0 n_req=978 n_rd=16 n_rd_L2_A=0 n_write=962 n_wr_bk=0 bw_util=0.0002845
n_activity=2855 dram_eff=0.3426
bk0: 8a 3437073i bk1: 8a 3437132i bk2: 0a 3437253i bk3: 0a 3437253i bk4: 0a 3437133i bk5: 0a 3437176i bk6: 0a 3437253i bk7: 0a 3437253i bk8: 0a 3437134i bk9: 0a 3437151i bk10: 0a 3437253i bk11: 0a 3437253i bk12: 0a 3437253i bk13: 0a 3437253i bk14: 0a 3437253i bk15: 0a 3437253i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990798
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992723
Bank_Level_Parallism = 1.065286
Bank_Level_Parallism_Col = 1.066494
Bank_Level_Parallism_Ready = 1.029652
write_to_read_ratio_blp_rw_average = 0.966430
GrpLevelPara = 1.066494 

BW Util details:
bwutil = 0.000285 
total_CMD = 3437253 
util_bw = 978 
Wasted_Col = 579 
Wasted_Row = 36 
Idle = 3435660 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 58 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 501 
rwq = 0 
CCDLc_limit_alone = 501 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3437253 
n_nop = 3436264 
Read = 16 
Write = 962 
L2_Alloc = 0 
L2_WB = 0 
n_act = 9 
n_pre = 3 
n_ref = 0 
n_req = 978 
total_req = 978 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 978 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000285 
Either_Row_CoL_Bus_Util = 0.000288 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.001011 
queue_avg = 0.000358 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000358135
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3437253 n_nop=3436268 n_act=8 n_pre=2 n_ref_event=0 n_req=976 n_rd=16 n_rd_L2_A=0 n_write=960 n_wr_bk=0 bw_util=0.0002839
n_activity=2798 dram_eff=0.3488
bk0: 8a 3437094i bk1: 8a 3437147i bk2: 0a 3437253i bk3: 0a 3437253i bk4: 0a 3437141i bk5: 0a 3437175i bk6: 0a 3437253i bk7: 0a 3437253i bk8: 0a 3437134i bk9: 0a 3437162i bk10: 0a 3437253i bk11: 0a 3437253i bk12: 0a 3437253i bk13: 0a 3437253i bk14: 0a 3437253i bk15: 0a 3437253i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.991803
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.057345
Bank_Level_Parallism_Col = 1.057857
Bank_Level_Parallism_Ready = 1.028689
write_to_read_ratio_blp_rw_average = 0.965812
GrpLevelPara = 1.057857 

BW Util details:
bwutil = 0.000284 
total_CMD = 3437253 
util_bw = 976 
Wasted_Col = 552 
Wasted_Row = 24 
Idle = 3435701 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 51 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 479 
rwq = 0 
CCDLc_limit_alone = 479 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3437253 
n_nop = 3436268 
Read = 16 
Write = 960 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 976 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000284 
Either_Row_CoL_Bus_Util = 0.000287 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.001015 
queue_avg = 0.000315 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000314786
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3437253 n_nop=3436268 n_act=8 n_pre=2 n_ref_event=0 n_req=976 n_rd=16 n_rd_L2_A=0 n_write=960 n_wr_bk=0 bw_util=0.0002839
n_activity=2890 dram_eff=0.3377
bk0: 8a 3437085i bk1: 8a 3437133i bk2: 0a 3437253i bk3: 0a 3437253i bk4: 0a 3437120i bk5: 0a 3437168i bk6: 0a 3437253i bk7: 0a 3437253i bk8: 0a 3437138i bk9: 0a 3437174i bk10: 0a 3437253i bk11: 0a 3437253i bk12: 0a 3437253i bk13: 0a 3437253i bk14: 0a 3437253i bk15: 0a 3437253i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.991803
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.046846
Bank_Level_Parallism_Col = 1.047134
Bank_Level_Parallism_Ready = 1.026639
write_to_read_ratio_blp_rw_average = 0.966879
GrpLevelPara = 1.047134 

BW Util details:
bwutil = 0.000284 
total_CMD = 3437253 
util_bw = 976 
Wasted_Col = 601 
Wasted_Row = 24 
Idle = 3435652 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 52 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 526 
rwq = 0 
CCDLc_limit_alone = 526 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3437253 
n_nop = 3436268 
Read = 16 
Write = 960 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 976 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000284 
Either_Row_CoL_Bus_Util = 0.000287 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.001015 
queue_avg = 0.000292 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000292094
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3437253 n_nop=3436267 n_act=8 n_pre=2 n_ref_event=0 n_req=976 n_rd=16 n_rd_L2_A=0 n_write=960 n_wr_bk=0 bw_util=0.0002839
n_activity=2893 dram_eff=0.3374
bk0: 8a 3437085i bk1: 8a 3437137i bk2: 0a 3437253i bk3: 0a 3437253i bk4: 0a 3437111i bk5: 0a 3437162i bk6: 0a 3437253i bk7: 0a 3437253i bk8: 0a 3437129i bk9: 0a 3437171i bk10: 0a 3437253i bk11: 0a 3437253i bk12: 0a 3437253i bk13: 0a 3437253i bk14: 0a 3437253i bk15: 0a 3437253i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.991803
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.061212
Bank_Level_Parallism_Col = 1.061146
Bank_Level_Parallism_Ready = 1.032787
write_to_read_ratio_blp_rw_average = 0.966879
GrpLevelPara = 1.061146 

BW Util details:
bwutil = 0.000284 
total_CMD = 3437253 
util_bw = 976 
Wasted_Col = 601 
Wasted_Row = 24 
Idle = 3435652 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 52 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 532 
rwq = 0 
CCDLc_limit_alone = 532 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3437253 
n_nop = 3436267 
Read = 16 
Write = 960 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 976 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000284 
Either_Row_CoL_Bus_Util = 0.000287 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000335 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.000334569
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3437253 n_nop=3436267 n_act=8 n_pre=2 n_ref_event=0 n_req=976 n_rd=16 n_rd_L2_A=0 n_write=960 n_wr_bk=0 bw_util=0.0002839
n_activity=2884 dram_eff=0.3384
bk0: 8a 3437082i bk1: 8a 3437126i bk2: 0a 3437253i bk3: 0a 3437253i bk4: 0a 3437118i bk5: 0a 3437170i bk6: 0a 3437253i bk7: 0a 3437253i bk8: 0a 3437109i bk9: 0a 3437164i bk10: 0a 3437253i bk11: 0a 3437253i bk12: 0a 3437253i bk13: 0a 3437253i bk14: 0a 3437253i bk15: 0a 3437253i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.991803
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.052471
Bank_Level_Parallism_Col = 1.053516
Bank_Level_Parallism_Ready = 1.035861
write_to_read_ratio_blp_rw_average = 0.967642
GrpLevelPara = 1.053516 

BW Util details:
bwutil = 0.000284 
total_CMD = 3437253 
util_bw = 976 
Wasted_Col = 639 
Wasted_Row = 24 
Idle = 3435614 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 54 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 561 
rwq = 0 
CCDLc_limit_alone = 561 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3437253 
n_nop = 3436267 
Read = 16 
Write = 960 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 976 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000284 
Either_Row_CoL_Bus_Util = 0.000287 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000331 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000331369
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3437253 n_nop=3436267 n_act=8 n_pre=2 n_ref_event=0 n_req=976 n_rd=16 n_rd_L2_A=0 n_write=960 n_wr_bk=0 bw_util=0.0002839
n_activity=2879 dram_eff=0.339
bk0: 8a 3437075i bk1: 8a 3437135i bk2: 0a 3437253i bk3: 0a 3437253i bk4: 0a 3437136i bk5: 0a 3437170i bk6: 0a 3437253i bk7: 0a 3437253i bk8: 0a 3437116i bk9: 0a 3437165i bk10: 0a 3437253i bk11: 0a 3437253i bk12: 0a 3437253i bk13: 0a 3437253i bk14: 0a 3437253i bk15: 0a 3437253i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.991803
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.051425
Bank_Level_Parallism_Col = 1.052465
Bank_Level_Parallism_Ready = 1.022541
write_to_read_ratio_blp_rw_average = 0.967130
GrpLevelPara = 1.052465 

BW Util details:
bwutil = 0.000284 
total_CMD = 3437253 
util_bw = 976 
Wasted_Col = 614 
Wasted_Row = 24 
Idle = 3435639 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 54 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 536 
rwq = 0 
CCDLc_limit_alone = 536 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3437253 
n_nop = 3436267 
Read = 16 
Write = 960 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 976 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000284 
Either_Row_CoL_Bus_Util = 0.000287 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000356 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000355516
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3437253 n_nop=3436267 n_act=8 n_pre=2 n_ref_event=0 n_req=976 n_rd=16 n_rd_L2_A=0 n_write=960 n_wr_bk=0 bw_util=0.0002839
n_activity=2938 dram_eff=0.3322
bk0: 8a 3437089i bk1: 8a 3437133i bk2: 0a 3437253i bk3: 0a 3437253i bk4: 0a 3437103i bk5: 0a 3437158i bk6: 0a 3437253i bk7: 0a 3437253i bk8: 0a 3437126i bk9: 0a 3437171i bk10: 0a 3437253i bk11: 0a 3437253i bk12: 0a 3437253i bk13: 0a 3437253i bk14: 0a 3437253i bk15: 0a 3437253i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.991803
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.045760
Bank_Level_Parallism_Col = 1.046671
Bank_Level_Parallism_Ready = 1.028689
write_to_read_ratio_blp_rw_average = 0.967642
GrpLevelPara = 1.046671 

BW Util details:
bwutil = 0.000284 
total_CMD = 3437253 
util_bw = 976 
Wasted_Col = 639 
Wasted_Row = 24 
Idle = 3435614 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 53 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 563 
rwq = 0 
CCDLc_limit_alone = 563 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3437253 
n_nop = 3436267 
Read = 16 
Write = 960 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 976 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000284 
Either_Row_CoL_Bus_Util = 0.000287 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000340 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.000339515
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3437253 n_nop=3436267 n_act=8 n_pre=2 n_ref_event=0 n_req=976 n_rd=16 n_rd_L2_A=0 n_write=960 n_wr_bk=0 bw_util=0.0002839
n_activity=2880 dram_eff=0.3389
bk0: 8a 3437077i bk1: 8a 3437136i bk2: 0a 3437253i bk3: 0a 3437253i bk4: 0a 3437115i bk5: 0a 3437164i bk6: 0a 3437253i bk7: 0a 3437253i bk8: 0a 3437103i bk9: 0a 3437167i bk10: 0a 3437253i bk11: 0a 3437253i bk12: 0a 3437253i bk13: 0a 3437253i bk14: 0a 3437253i bk15: 0a 3437253i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.991803
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.026675
Bank_Level_Parallism_Col = 1.027190
Bank_Level_Parallism_Ready = 1.021516
write_to_read_ratio_blp_rw_average = 0.968580
GrpLevelPara = 1.027190 

BW Util details:
bwutil = 0.000284 
total_CMD = 3437253 
util_bw = 976 
Wasted_Col = 687 
Wasted_Row = 24 
Idle = 3435566 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 54 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 609 
rwq = 0 
CCDLc_limit_alone = 609 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3437253 
n_nop = 3436267 
Read = 16 
Write = 960 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 976 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000284 
Either_Row_CoL_Bus_Util = 0.000287 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000428 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.000427958
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3437253 n_nop=3436267 n_act=8 n_pre=2 n_ref_event=0 n_req=976 n_rd=16 n_rd_L2_A=0 n_write=960 n_wr_bk=0 bw_util=0.0002839
n_activity=2951 dram_eff=0.3307
bk0: 8a 3437088i bk1: 8a 3437147i bk2: 0a 3437253i bk3: 0a 3437253i bk4: 0a 3437100i bk5: 0a 3437166i bk6: 0a 3437253i bk7: 0a 3437253i bk8: 0a 3437120i bk9: 0a 3437163i bk10: 0a 3437253i bk11: 0a 3437253i bk12: 0a 3437253i bk13: 0a 3437253i bk14: 0a 3437253i bk15: 0a 3437253i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.991803
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.020286
Bank_Level_Parallism_Col = 1.020681
Bank_Level_Parallism_Ready = 1.012295
write_to_read_ratio_blp_rw_average = 0.968370
GrpLevelPara = 1.020681 

BW Util details:
bwutil = 0.000284 
total_CMD = 3437253 
util_bw = 976 
Wasted_Col = 676 
Wasted_Row = 24 
Idle = 3435577 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 54 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 598 
rwq = 0 
CCDLc_limit_alone = 598 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3437253 
n_nop = 3436267 
Read = 16 
Write = 960 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 976 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000284 
Either_Row_CoL_Bus_Util = 0.000287 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000446 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.000445996
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3437253 n_nop=3436324 n_act=9 n_pre=3 n_ref_event=0 n_req=917 n_rd=16 n_rd_L2_A=0 n_write=901 n_wr_bk=0 bw_util=0.0002668
n_activity=2894 dram_eff=0.3169
bk0: 8a 3437104i bk1: 8a 3437145i bk2: 0a 3437253i bk3: 0a 3437253i bk4: 0a 3437098i bk5: 0a 3437172i bk6: 0a 3437253i bk7: 0a 3437253i bk8: 0a 3437100i bk9: 0a 3437168i bk10: 0a 3437253i bk11: 0a 3437253i bk12: 0a 3437253i bk13: 0a 3437253i bk14: 0a 3437253i bk15: 0a 3437253i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990185
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992231
Bank_Level_Parallism = 1.019802
Bank_Level_Parallism_Col = 1.011995
Bank_Level_Parallism_Ready = 1.009815
write_to_read_ratio_blp_rw_average = 0.967172
GrpLevelPara = 1.011995 

BW Util details:
bwutil = 0.000267 
total_CMD = 3437253 
util_bw = 917 
Wasted_Col = 675 
Wasted_Row = 24 
Idle = 3435637 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 62 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 591 
rwq = 0 
CCDLc_limit_alone = 591 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3437253 
n_nop = 3436324 
Read = 16 
Write = 901 
L2_Alloc = 0 
L2_WB = 0 
n_act = 9 
n_pre = 3 
n_ref = 0 
n_req = 917 
total_req = 917 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 917 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000267 
Either_Row_CoL_Bus_Util = 0.000270 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000461 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.000461415
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3437253 n_nop=3436384 n_act=9 n_pre=3 n_ref_event=0 n_req=857 n_rd=16 n_rd_L2_A=0 n_write=841 n_wr_bk=0 bw_util=0.0002493
n_activity=2745 dram_eff=0.3122
bk0: 8a 3437105i bk1: 8a 3437142i bk2: 0a 3437253i bk3: 0a 3437253i bk4: 0a 3437154i bk5: 0a 3437180i bk6: 0a 3437253i bk7: 0a 3437253i bk8: 0a 3437102i bk9: 0a 3437171i bk10: 0a 3437253i bk11: 0a 3437253i bk12: 0a 3437253i bk13: 0a 3437253i bk14: 0a 3437253i bk15: 0a 3437253i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989498
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.991677
Bank_Level_Parallism = 1.020805
Bank_Level_Parallism_Col = 1.012346
Bank_Level_Parallism_Ready = 1.005834
write_to_read_ratio_blp_rw_average = 0.964335
GrpLevelPara = 1.012346 

BW Util details:
bwutil = 0.000249 
total_CMD = 3437253 
util_bw = 857 
Wasted_Col = 609 
Wasted_Row = 24 
Idle = 3435763 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 60 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 531 
rwq = 0 
CCDLc_limit_alone = 531 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3437253 
n_nop = 3436384 
Read = 16 
Write = 841 
L2_Alloc = 0 
L2_WB = 0 
n_act = 9 
n_pre = 3 
n_ref = 0 
n_req = 857 
total_req = 857 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 857 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000249 
Either_Row_CoL_Bus_Util = 0.000253 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000396 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.000395665
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3437253 n_nop=3436458 n_act=8 n_pre=2 n_ref_event=0 n_req=785 n_rd=16 n_rd_L2_A=0 n_write=769 n_wr_bk=0 bw_util=0.0002284
n_activity=2440 dram_eff=0.3217
bk0: 8a 3437129i bk1: 8a 3437131i bk2: 0a 3437253i bk3: 0a 3437253i bk4: 0a 3437159i bk5: 0a 3437177i bk6: 0a 3437253i bk7: 0a 3437253i bk8: 0a 3437152i bk9: 0a 3437179i bk10: 0a 3437253i bk11: 0a 3437253i bk12: 0a 3437253i bk13: 0a 3437253i bk14: 0a 3437253i bk15: 0a 3437253i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989809
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992198
Bank_Level_Parallism = 1.025335
Bank_Level_Parallism_Col = 1.025954
Bank_Level_Parallism_Ready = 1.017834
write_to_read_ratio_blp_rw_average = 0.960305
GrpLevelPara = 1.025954 

BW Util details:
bwutil = 0.000228 
total_CMD = 3437253 
util_bw = 785 
Wasted_Col = 533 
Wasted_Row = 24 
Idle = 3435911 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 52 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 458 
rwq = 0 
CCDLc_limit_alone = 458 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3437253 
n_nop = 3436458 
Read = 16 
Write = 769 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 785 
total_req = 785 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 785 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000228 
Either_Row_CoL_Bus_Util = 0.000231 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000305 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000305476
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3437253 n_nop=3436460 n_act=8 n_pre=2 n_ref_event=0 n_req=784 n_rd=16 n_rd_L2_A=0 n_write=768 n_wr_bk=0 bw_util=0.0002281
n_activity=2387 dram_eff=0.3284
bk0: 8a 3437128i bk1: 8a 3437120i bk2: 0a 3437253i bk3: 0a 3437253i bk4: 0a 3437175i bk5: 0a 3437164i bk6: 0a 3437253i bk7: 0a 3437253i bk8: 0a 3437153i bk9: 0a 3437166i bk10: 0a 3437253i bk11: 0a 3437253i bk12: 0a 3437253i bk13: 0a 3437253i bk14: 0a 3437253i bk15: 0a 3437253i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989796
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992188
Bank_Level_Parallism = 1.027226
Bank_Level_Parallism_Col = 1.027108
Bank_Level_Parallism_Ready = 1.029337
write_to_read_ratio_blp_rw_average = 0.960843
GrpLevelPara = 1.027108 

BW Util details:
bwutil = 0.000228 
total_CMD = 3437253 
util_bw = 784 
Wasted_Col = 551 
Wasted_Row = 24 
Idle = 3435894 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 52 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 476 
rwq = 0 
CCDLc_limit_alone = 476 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3437253 
n_nop = 3436460 
Read = 16 
Write = 768 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 784 
total_req = 784 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 784 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000228 
Either_Row_CoL_Bus_Util = 0.000231 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.001261 
queue_avg = 0.000332 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000331951
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3437253 n_nop=3436459 n_act=8 n_pre=2 n_ref_event=0 n_req=784 n_rd=16 n_rd_L2_A=0 n_write=768 n_wr_bk=0 bw_util=0.0002281
n_activity=2472 dram_eff=0.3172
bk0: 8a 3437141i bk1: 8a 3437130i bk2: 0a 3437253i bk3: 0a 3437253i bk4: 0a 3437168i bk5: 0a 3437159i bk6: 0a 3437253i bk7: 0a 3437253i bk8: 0a 3437173i bk9: 0a 3437171i bk10: 0a 3437253i bk11: 0a 3437253i bk12: 0a 3437253i bk13: 0a 3437253i bk14: 0a 3437253i bk15: 0a 3437253i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989796
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992188
Bank_Level_Parallism = 1.026415
Bank_Level_Parallism_Col = 1.027069
Bank_Level_Parallism_Ready = 1.021684
write_to_read_ratio_blp_rw_average = 0.959783
GrpLevelPara = 1.027069 

BW Util details:
bwutil = 0.000228 
total_CMD = 3437253 
util_bw = 784 
Wasted_Col = 517 
Wasted_Row = 24 
Idle = 3435928 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 54 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 439 
rwq = 0 
CCDLc_limit_alone = 439 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3437253 
n_nop = 3436459 
Read = 16 
Write = 768 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 784 
total_req = 784 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 784 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000228 
Either_Row_CoL_Bus_Util = 0.000231 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000230 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000230126
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3437253 n_nop=3436459 n_act=8 n_pre=2 n_ref_event=0 n_req=784 n_rd=16 n_rd_L2_A=0 n_write=768 n_wr_bk=0 bw_util=0.0002281
n_activity=2497 dram_eff=0.314
bk0: 8a 3437139i bk1: 8a 3437130i bk2: 0a 3437253i bk3: 0a 3437253i bk4: 0a 3437179i bk5: 0a 3437169i bk6: 0a 3437253i bk7: 0a 3437253i bk8: 0a 3437177i bk9: 0a 3437165i bk10: 0a 3437253i bk11: 0a 3437253i bk12: 0a 3437253i bk13: 0a 3437253i bk14: 0a 3437253i bk15: 0a 3437253i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989796
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992188
Bank_Level_Parallism = 1.014350
Bank_Level_Parallism_Col = 1.014706
Bank_Level_Parallism_Ready = 1.019133
write_to_read_ratio_blp_rw_average = 0.959752
GrpLevelPara = 1.014706 

BW Util details:
bwutil = 0.000228 
total_CMD = 3437253 
util_bw = 784 
Wasted_Col = 516 
Wasted_Row = 24 
Idle = 3435929 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 54 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 438 
rwq = 0 
CCDLc_limit_alone = 438 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3437253 
n_nop = 3436459 
Read = 16 
Write = 768 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 784 
total_req = 784 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 784 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000228 
Either_Row_CoL_Bus_Util = 0.000231 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000209 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000208888
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3437253 n_nop=3436459 n_act=8 n_pre=2 n_ref_event=0 n_req=784 n_rd=16 n_rd_L2_A=0 n_write=768 n_wr_bk=0 bw_util=0.0002281
n_activity=2595 dram_eff=0.3021
bk0: 8a 3437134i bk1: 8a 3437136i bk2: 0a 3437253i bk3: 0a 3437253i bk4: 0a 3437167i bk5: 0a 3437171i bk6: 0a 3437253i bk7: 0a 3437253i bk8: 0a 3437180i bk9: 0a 3437170i bk10: 0a 3437253i bk11: 0a 3437253i bk12: 0a 3437253i bk13: 0a 3437253i bk14: 0a 3437253i bk15: 0a 3437253i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989796
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992188
Bank_Level_Parallism = 1.007496
Bank_Level_Parallism_Col = 1.007681
Bank_Level_Parallism_Ready = 1.008929
write_to_read_ratio_blp_rw_average = 0.960061
GrpLevelPara = 1.007681 

BW Util details:
bwutil = 0.000228 
total_CMD = 3437253 
util_bw = 784 
Wasted_Col = 526 
Wasted_Row = 24 
Idle = 3435919 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 54 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 448 
rwq = 0 
CCDLc_limit_alone = 448 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3437253 
n_nop = 3436459 
Read = 16 
Write = 768 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 784 
total_req = 784 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 784 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000228 
Either_Row_CoL_Bus_Util = 0.000231 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000175 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000174558
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3437253 n_nop=3436459 n_act=8 n_pre=2 n_ref_event=0 n_req=784 n_rd=16 n_rd_L2_A=0 n_write=768 n_wr_bk=0 bw_util=0.0002281
n_activity=2643 dram_eff=0.2966
bk0: 8a 3437134i bk1: 8a 3437138i bk2: 0a 3437253i bk3: 0a 3437253i bk4: 0a 3437163i bk5: 0a 3437184i bk6: 0a 3437253i bk7: 0a 3437253i bk8: 0a 3437169i bk9: 0a 3437160i bk10: 0a 3437253i bk11: 0a 3437253i bk12: 0a 3437253i bk13: 0a 3437253i bk14: 0a 3437253i bk15: 0a 3437253i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989796
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992188
Bank_Level_Parallism = 1.016517
Bank_Level_Parallism_Col = 1.016923
Bank_Level_Parallism_Ready = 1.011480
write_to_read_ratio_blp_rw_average = 0.960000
GrpLevelPara = 1.016923 

BW Util details:
bwutil = 0.000228 
total_CMD = 3437253 
util_bw = 784 
Wasted_Col = 524 
Wasted_Row = 24 
Idle = 3435921 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 54 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 446 
rwq = 0 
CCDLc_limit_alone = 446 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3437253 
n_nop = 3436459 
Read = 16 
Write = 768 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 784 
total_req = 784 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 784 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000228 
Either_Row_CoL_Bus_Util = 0.000231 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000171 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000171358
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3437253 n_nop=3436459 n_act=8 n_pre=2 n_ref_event=0 n_req=784 n_rd=16 n_rd_L2_A=0 n_write=768 n_wr_bk=0 bw_util=0.0002281
n_activity=2696 dram_eff=0.2908
bk0: 8a 3437138i bk1: 8a 3437141i bk2: 0a 3437253i bk3: 0a 3437253i bk4: 0a 3437168i bk5: 0a 3437178i bk6: 0a 3437253i bk7: 0a 3437253i bk8: 0a 3437171i bk9: 0a 3437182i bk10: 0a 3437253i bk11: 0a 3437253i bk12: 0a 3437253i bk13: 0a 3437253i bk14: 0a 3437253i bk15: 0a 3437253i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989796
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992188
Bank_Level_Parallism = 1.009146
Bank_Level_Parallism_Col = 1.009375
Bank_Level_Parallism_Ready = 1.010204
write_to_read_ratio_blp_rw_average = 0.959375
GrpLevelPara = 1.009375 

BW Util details:
bwutil = 0.000228 
total_CMD = 3437253 
util_bw = 784 
Wasted_Col = 504 
Wasted_Row = 24 
Idle = 3435941 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 54 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 426 
rwq = 0 
CCDLc_limit_alone = 426 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3437253 
n_nop = 3436459 
Read = 16 
Write = 768 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 784 
total_req = 784 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 784 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000228 
Either_Row_CoL_Bus_Util = 0.000231 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000146 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000146047
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3437253 n_nop=3436459 n_act=8 n_pre=2 n_ref_event=0 n_req=784 n_rd=16 n_rd_L2_A=0 n_write=768 n_wr_bk=0 bw_util=0.0002281
n_activity=2684 dram_eff=0.2921
bk0: 8a 3437138i bk1: 8a 3437142i bk2: 0a 3437253i bk3: 0a 3437253i bk4: 0a 3437162i bk5: 0a 3437184i bk6: 0a 3437253i bk7: 0a 3437253i bk8: 0a 3437167i bk9: 0a 3437172i bk10: 0a 3437253i bk11: 0a 3437253i bk12: 0a 3437253i bk13: 0a 3437253i bk14: 0a 3437253i bk15: 0a 3437253i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989796
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992188
Bank_Level_Parallism = 1.010582
Bank_Level_Parallism_Col = 1.010844
Bank_Level_Parallism_Ready = 1.007653
write_to_read_ratio_blp_rw_average = 0.959721
GrpLevelPara = 1.010844 

BW Util details:
bwutil = 0.000228 
total_CMD = 3437253 
util_bw = 784 
Wasted_Col = 515 
Wasted_Row = 24 
Idle = 3435930 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 54 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 437 
rwq = 0 
CCDLc_limit_alone = 437 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3437253 
n_nop = 3436459 
Read = 16 
Write = 768 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 784 
total_req = 784 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 784 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000228 
Either_Row_CoL_Bus_Util = 0.000231 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000145 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000144883
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3437253 n_nop=3436459 n_act=8 n_pre=2 n_ref_event=0 n_req=784 n_rd=16 n_rd_L2_A=0 n_write=768 n_wr_bk=0 bw_util=0.0002281
n_activity=2561 dram_eff=0.3061
bk0: 8a 3437135i bk1: 8a 3437136i bk2: 0a 3437253i bk3: 0a 3437253i bk4: 0a 3437164i bk5: 0a 3437180i bk6: 0a 3437253i bk7: 0a 3437253i bk8: 0a 3437172i bk9: 0a 3437177i bk10: 0a 3437253i bk11: 0a 3437253i bk12: 0a 3437253i bk13: 0a 3437253i bk14: 0a 3437253i bk15: 0a 3437253i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989796
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992188
Bank_Level_Parallism = 1.035604
Bank_Level_Parallism_Col = 1.024352
Bank_Level_Parallism_Ready = 1.016582
write_to_read_ratio_blp_rw_average = 0.959152
GrpLevelPara = 1.024352 

BW Util details:
bwutil = 0.000228 
total_CMD = 3437253 
util_bw = 784 
Wasted_Col = 496 
Wasted_Row = 12 
Idle = 3435961 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 51 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 428 
rwq = 0 
CCDLc_limit_alone = 428 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3437253 
n_nop = 3436459 
Read = 16 
Write = 768 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 784 
total_req = 784 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 784 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000228 
Either_Row_CoL_Bus_Util = 0.000231 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000169 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000168739
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3437253 n_nop=3436461 n_act=8 n_pre=2 n_ref_event=0 n_req=784 n_rd=16 n_rd_L2_A=0 n_write=768 n_wr_bk=0 bw_util=0.0002281
n_activity=2525 dram_eff=0.3105
bk0: 8a 3437128i bk1: 8a 3437136i bk2: 0a 3437253i bk3: 0a 3437253i bk4: 0a 3437173i bk5: 0a 3437170i bk6: 0a 3437253i bk7: 0a 3437253i bk8: 0a 3437163i bk9: 0a 3437172i bk10: 0a 3437253i bk11: 0a 3437253i bk12: 0a 3437253i bk13: 0a 3437253i bk14: 0a 3437253i bk15: 0a 3437253i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989796
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992188
Bank_Level_Parallism = 1.028744
Bank_Level_Parallism_Col = 1.021538
Bank_Level_Parallism_Ready = 1.019133
write_to_read_ratio_blp_rw_average = 0.960000
GrpLevelPara = 1.021538 

BW Util details:
bwutil = 0.000228 
total_CMD = 3437253 
util_bw = 784 
Wasted_Col = 523 
Wasted_Row = 15 
Idle = 3435931 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 52 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 448 
rwq = 0 
CCDLc_limit_alone = 448 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3437253 
n_nop = 3436461 
Read = 16 
Write = 768 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 784 
total_req = 784 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 784 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000228 
Either_Row_CoL_Bus_Util = 0.000230 
Issued_on_Two_Bus_Simul_Util = 0.000001 
issued_two_Eff = 0.002525 
queue_avg = 0.000241 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000240599
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3437253 n_nop=3436460 n_act=8 n_pre=2 n_ref_event=0 n_req=784 n_rd=16 n_rd_L2_A=0 n_write=768 n_wr_bk=0 bw_util=0.0002281
n_activity=2583 dram_eff=0.3035
bk0: 8a 3437121i bk1: 8a 3437150i bk2: 0a 3437253i bk3: 0a 3437253i bk4: 0a 3437158i bk5: 0a 3437170i bk6: 0a 3437253i bk7: 0a 3437253i bk8: 0a 3437171i bk9: 0a 3437160i bk10: 0a 3437253i bk11: 0a 3437253i bk12: 0a 3437253i bk13: 0a 3437253i bk14: 0a 3437253i bk15: 0a 3437253i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989796
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992188
Bank_Level_Parallism = 1.017804
Bank_Level_Parallism_Col = 1.014383
Bank_Level_Parallism_Ready = 1.011480
write_to_read_ratio_blp_rw_average = 0.960636
GrpLevelPara = 1.014383 

BW Util details:
bwutil = 0.000228 
total_CMD = 3437253 
util_bw = 784 
Wasted_Col = 545 
Wasted_Row = 19 
Idle = 3435905 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 50 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 474 
rwq = 0 
CCDLc_limit_alone = 474 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3437253 
n_nop = 3436460 
Read = 16 
Write = 768 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 784 
total_req = 784 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 784 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000228 
Either_Row_CoL_Bus_Util = 0.000231 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.001261 
queue_avg = 0.000244 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00024409
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3437253 n_nop=3436459 n_act=8 n_pre=2 n_ref_event=0 n_req=784 n_rd=16 n_rd_L2_A=0 n_write=768 n_wr_bk=0 bw_util=0.0002281
n_activity=2585 dram_eff=0.3033
bk0: 8a 3437124i bk1: 8a 3437151i bk2: 0a 3437253i bk3: 0a 3437253i bk4: 0a 3437168i bk5: 0a 3437178i bk6: 0a 3437253i bk7: 0a 3437253i bk8: 0a 3437164i bk9: 0a 3437176i bk10: 0a 3437253i bk11: 0a 3437253i bk12: 0a 3437253i bk13: 0a 3437253i bk14: 0a 3437253i bk15: 0a 3437253i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989796
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992188
Bank_Level_Parallism = 1.009789
Bank_Level_Parallism_Col = 1.010031
Bank_Level_Parallism_Ready = 1.011480
write_to_read_ratio_blp_rw_average = 0.959877
GrpLevelPara = 1.010031 

BW Util details:
bwutil = 0.000228 
total_CMD = 3437253 
util_bw = 784 
Wasted_Col = 520 
Wasted_Row = 24 
Idle = 3435925 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 54 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 442 
rwq = 0 
CCDLc_limit_alone = 442 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3437253 
n_nop = 3436459 
Read = 16 
Write = 768 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 784 
total_req = 784 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 784 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000228 
Either_Row_CoL_Bus_Util = 0.000231 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000269 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000268819
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3437253 n_nop=3436459 n_act=8 n_pre=2 n_ref_event=0 n_req=784 n_rd=16 n_rd_L2_A=0 n_write=768 n_wr_bk=0 bw_util=0.0002281
n_activity=2602 dram_eff=0.3013
bk0: 8a 3437128i bk1: 8a 3437144i bk2: 0a 3437253i bk3: 0a 3437253i bk4: 0a 3437161i bk5: 0a 3437181i bk6: 0a 3437253i bk7: 0a 3437253i bk8: 0a 3437166i bk9: 0a 3437173i bk10: 0a 3437253i bk11: 0a 3437253i bk12: 0a 3437253i bk13: 0a 3437253i bk14: 0a 3437253i bk15: 0a 3437253i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989796
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992188
Bank_Level_Parallism = 1.030558
Bank_Level_Parallism_Col = 1.031323
Bank_Level_Parallism_Ready = 1.014031
write_to_read_ratio_blp_rw_average = 0.959280
GrpLevelPara = 1.031323 

BW Util details:
bwutil = 0.000228 
total_CMD = 3437253 
util_bw = 784 
Wasted_Col = 501 
Wasted_Row = 24 
Idle = 3435944 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 54 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 423 
rwq = 0 
CCDLc_limit_alone = 423 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3437253 
n_nop = 3436459 
Read = 16 
Write = 768 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 784 
total_req = 784 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 784 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000228 
Either_Row_CoL_Bus_Util = 0.000231 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000272 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00027202
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3437253 n_nop=3436459 n_act=8 n_pre=2 n_ref_event=0 n_req=784 n_rd=16 n_rd_L2_A=0 n_write=768 n_wr_bk=0 bw_util=0.0002281
n_activity=2609 dram_eff=0.3005
bk0: 8a 3437131i bk1: 8a 3437146i bk2: 0a 3437253i bk3: 0a 3437253i bk4: 0a 3437160i bk5: 0a 3437173i bk6: 0a 3437253i bk7: 0a 3437253i bk8: 0a 3437161i bk9: 0a 3437169i bk10: 0a 3437253i bk11: 0a 3437253i bk12: 0a 3437253i bk13: 0a 3437253i bk14: 0a 3437253i bk15: 0a 3437253i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989796
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992188
Bank_Level_Parallism = 1.045280
Bank_Level_Parallism_Col = 1.046420
Bank_Level_Parallism_Ready = 1.014031
write_to_read_ratio_blp_rw_average = 0.959087
GrpLevelPara = 1.046420 

BW Util details:
bwutil = 0.000228 
total_CMD = 3437253 
util_bw = 784 
Wasted_Col = 495 
Wasted_Row = 24 
Idle = 3435950 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 54 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 417 
rwq = 0 
CCDLc_limit_alone = 417 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3437253 
n_nop = 3436459 
Read = 16 
Write = 768 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 784 
total_req = 784 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 784 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000228 
Either_Row_CoL_Bus_Util = 0.000231 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000225 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.000224598

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1618, Miss = 8, Miss_rate = 0.005, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[1]: Access = 522, Miss = 8, Miss_rate = 0.015, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[2]: Access = 1726, Miss = 36, Miss_rate = 0.021, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[3]: Access = 522, Miss = 8, Miss_rate = 0.015, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[4]: Access = 1784, Miss = 16, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[5]: Access = 522, Miss = 8, Miss_rate = 0.015, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[6]: Access = 772, Miss = 36, Miss_rate = 0.047, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[7]: Access = 522, Miss = 8, Miss_rate = 0.015, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[8]: Access = 771, Miss = 36, Miss_rate = 0.047, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[9]: Access = 523, Miss = 8, Miss_rate = 0.015, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[10]: Access = 762, Miss = 21, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[11]: Access = 524, Miss = 8, Miss_rate = 0.015, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[12]: Access = 789, Miss = 62, Miss_rate = 0.079, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[13]: Access = 524, Miss = 8, Miss_rate = 0.015, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[14]: Access = 789, Miss = 60, Miss_rate = 0.076, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[15]: Access = 523, Miss = 8, Miss_rate = 0.015, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[16]: Access = 832, Miss = 104, Miss_rate = 0.125, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[17]: Access = 522, Miss = 8, Miss_rate = 0.015, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[18]: Access = 834, Miss = 105, Miss_rate = 0.126, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[19]: Access = 522, Miss = 8, Miss_rate = 0.015, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[20]: Access = 814, Miss = 84, Miss_rate = 0.103, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[21]: Access = 522, Miss = 8, Miss_rate = 0.015, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[22]: Access = 811, Miss = 82, Miss_rate = 0.101, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[23]: Access = 522, Miss = 8, Miss_rate = 0.015, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[24]: Access = 810, Miss = 82, Miss_rate = 0.101, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[25]: Access = 522, Miss = 8, Miss_rate = 0.015, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[26]: Access = 811, Miss = 84, Miss_rate = 0.104, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[27]: Access = 523, Miss = 8, Miss_rate = 0.015, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[28]: Access = 809, Miss = 82, Miss_rate = 0.101, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[29]: Access = 524, Miss = 8, Miss_rate = 0.015, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[30]: Access = 787, Miss = 60, Miss_rate = 0.076, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[31]: Access = 524, Miss = 8, Miss_rate = 0.015, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[32]: Access = 709, Miss = 48, Miss_rate = 0.068, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[33]: Access = 523, Miss = 8, Miss_rate = 0.015, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[34]: Access = 606, Miss = 12, Miss_rate = 0.020, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[35]: Access = 522, Miss = 8, Miss_rate = 0.015, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[36]: Access = 524, Miss = 8, Miss_rate = 0.015, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[37]: Access = 522, Miss = 8, Miss_rate = 0.015, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[38]: Access = 524, Miss = 8, Miss_rate = 0.015, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[39]: Access = 522, Miss = 8, Miss_rate = 0.015, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[40]: Access = 524, Miss = 8, Miss_rate = 0.015, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[41]: Access = 522, Miss = 8, Miss_rate = 0.015, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[42]: Access = 523, Miss = 8, Miss_rate = 0.015, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[43]: Access = 522, Miss = 8, Miss_rate = 0.015, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[44]: Access = 522, Miss = 8, Miss_rate = 0.015, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[45]: Access = 523, Miss = 8, Miss_rate = 0.015, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[46]: Access = 522, Miss = 8, Miss_rate = 0.015, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[47]: Access = 524, Miss = 8, Miss_rate = 0.015, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[48]: Access = 522, Miss = 8, Miss_rate = 0.015, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[49]: Access = 524, Miss = 8, Miss_rate = 0.015, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[50]: Access = 522, Miss = 8, Miss_rate = 0.015, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[51]: Access = 523, Miss = 8, Miss_rate = 0.015, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[52]: Access = 522, Miss = 8, Miss_rate = 0.015, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[53]: Access = 522, Miss = 8, Miss_rate = 0.015, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[54]: Access = 523, Miss = 8, Miss_rate = 0.015, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[55]: Access = 522, Miss = 8, Miss_rate = 0.015, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[56]: Access = 524, Miss = 8, Miss_rate = 0.015, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[57]: Access = 522, Miss = 8, Miss_rate = 0.015, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[58]: Access = 524, Miss = 8, Miss_rate = 0.015, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[59]: Access = 522, Miss = 8, Miss_rate = 0.015, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[60]: Access = 523, Miss = 8, Miss_rate = 0.015, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[61]: Access = 522, Miss = 8, Miss_rate = 0.015, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[62]: Access = 522, Miss = 8, Miss_rate = 0.015, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[63]: Access = 523, Miss = 8, Miss_rate = 0.015, Pending_hits = 24, Reservation_fails = 0
L2_total_cache_accesses = 40878
L2_total_cache_misses = 1386
L2_total_cache_miss_rate = 0.0339
L2_total_cache_pending_hits = 1536
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 10240
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 384
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 27716
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 33
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 841
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 12288
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 28590
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=40878
icnt_total_pkts_simt_to_mem=40878
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 40878
Req_Network_cycles = 4577613
Req_Network_injected_packets_per_cycle =       0.0089 
Req_Network_conflicts_per_cycle =       0.0045
Req_Network_conflicts_per_cycle_util =       1.0827
Req_Bank_Level_Parallism =       2.1316
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0047
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0001

Reply_Network_injected_packets_num = 40878
Reply_Network_cycles = 4577613
Reply_Network_injected_packets_per_cycle =        0.0089
Reply_Network_conflicts_per_cycle =        0.0499
Reply_Network_conflicts_per_cycle_util =      11.7753
Reply_Bank_Level_Parallism =       2.1073
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0024
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0001
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 3 hrs, 15 min, 19 sec (11719 sec)
gpgpu_simulation_rate = 70847 (inst/sec)
gpgpu_simulation_rate = 390 (cycle/sec)
gpgpu_silicon_slowdown = 2902564x
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: *** exit detected ***
