0.6
2018.3
Dec  6 2018
23:39:36
/home/quangnd12/EmbeddedSystem/Embedded_Project/fpga/non_stop_ETC/non_stop_ETC.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v,1656128766,verilog,,/home/quangnd12/EmbeddedSystem/Embedded_Project/fpga/non_stop_ETC/non_stop_ETC.ip_user_files/bd/design_1/sim/design_1.v,,design_1_clk_wiz_0_0,,,../../../../non_stop_ETC.srcs/sources_1/bd/design_1/ipshared/85a3,,,,,
/home/quangnd12/EmbeddedSystem/Embedded_Project/fpga/non_stop_ETC/non_stop_ETC.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v,1656128766,verilog,,/home/quangnd12/EmbeddedSystem/Embedded_Project/fpga/non_stop_ETC/non_stop_ETC.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v,,design_1_clk_wiz_0_0_clk_wiz,,,../../../../non_stop_ETC.srcs/sources_1/bd/design_1/ipshared/85a3,,,,,
/home/quangnd12/EmbeddedSystem/Embedded_Project/fpga/non_stop_ETC/non_stop_ETC.ip_user_files/bd/design_1/ip/design_1_top_0_0/sim/design_1_top_0_0.v,1656128765,verilog,,/home/quangnd12/EmbeddedSystem/Embedded_Project/fpga/non_stop_ETC/non_stop_ETC.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v,,design_1_top_0_0,,,../../../../non_stop_ETC.srcs/sources_1/bd/design_1/ipshared/85a3,,,,,
/home/quangnd12/EmbeddedSystem/Embedded_Project/fpga/non_stop_ETC/non_stop_ETC.ip_user_files/bd/design_1/sim/design_1.v,1656128765,verilog,,/home/quangnd12/EmbeddedSystem/Embedded_Project/fpga/non_stop_ETC/non_stop_ETC.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v,,design_1,,,../../../../non_stop_ETC.srcs/sources_1/bd/design_1/ipshared/85a3,,,,,
/home/quangnd12/EmbeddedSystem/Embedded_Project/fpga/non_stop_ETC/non_stop_ETC.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
/home/quangnd12/EmbeddedSystem/Embedded_Project/fpga/non_stop_ETC/non_stop_ETC.srcs/sim_1/new/top_tb.v,1656143820,verilog,,,,top_tb,,,../../../../non_stop_ETC.srcs/sources_1/bd/design_1/ipshared/85a3,,,,,
/home/quangnd12/EmbeddedSystem/Embedded_Project/fpga/non_stop_ETC/non_stop_ETC.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v,1656128765,verilog,,/home/quangnd12/EmbeddedSystem/Embedded_Project/fpga/non_stop_ETC/non_stop_ETC.srcs/sim_1/new/top_tb.v,,design_1_wrapper,,,../../../../non_stop_ETC.srcs/sources_1/bd/design_1/ipshared/85a3,,,,,
/home/quangnd12/EmbeddedSystem/Embedded_Project/hdl/controller.v,1655560653,verilog,,/home/quangnd12/EmbeddedSystem/Embedded_Project/hdl/count_car.v,,cotroller,,,../../../../non_stop_ETC.srcs/sources_1/bd/design_1/ipshared/85a3,,,,,
/home/quangnd12/EmbeddedSystem/Embedded_Project/hdl/count_car.v,1655560653,verilog,,/home/quangnd12/EmbeddedSystem/Embedded_Project/hdl/datapath.v,,count_car,,,../../../../non_stop_ETC.srcs/sources_1/bd/design_1/ipshared/85a3,,,,,
/home/quangnd12/EmbeddedSystem/Embedded_Project/hdl/datapath.v,1655560653,verilog,,/home/quangnd12/EmbeddedSystem/Embedded_Project/hdl/div.v,,datapath,,,../../../../non_stop_ETC.srcs/sources_1/bd/design_1/ipshared/85a3,,,,,
/home/quangnd12/EmbeddedSystem/Embedded_Project/hdl/div.v,1655560653,verilog,,/home/quangnd12/EmbeddedSystem/Embedded_Project/hdl/non_stop_ETC.v,,div,,,../../../../non_stop_ETC.srcs/sources_1/bd/design_1/ipshared/85a3,,,,,
/home/quangnd12/EmbeddedSystem/Embedded_Project/hdl/non_stop_ETC.v,1655560653,verilog,,/home/quangnd12/EmbeddedSystem/Embedded_Project/hdl/push_data.v,,non_stop_ETC,,,../../../../non_stop_ETC.srcs/sources_1/bd/design_1/ipshared/85a3,,,,,
/home/quangnd12/EmbeddedSystem/Embedded_Project/hdl/push_data.v,1655560653,verilog,,,,push_data,,,../../../../non_stop_ETC.srcs/sources_1/bd/design_1/ipshared/85a3,,,,,
/home/quangnd12/EmbeddedSystem/Embedded_Project/hdl/top.v,1655560653,verilog,,/home/quangnd12/EmbeddedSystem/Embedded_Project/fpga/non_stop_ETC/non_stop_ETC.ip_user_files/bd/design_1/ip/design_1_top_0_0/sim/design_1_top_0_0.v,,top,,,../../../../non_stop_ETC.srcs/sources_1/bd/design_1/ipshared/85a3,,,,,
/home/quangnd12/EmbeddedSystem/Embedded_Project/hdl/uart_fifo.sv,1655560653,systemVerilog,,/home/quangnd12/EmbeddedSystem/Embedded_Project/hdl/uart_generator_clock.sv,,uart_fifo,,,../../../../non_stop_ETC.srcs/sources_1/bd/design_1/ipshared/85a3,,,,,
/home/quangnd12/EmbeddedSystem/Embedded_Project/hdl/uart_generator_clock.sv,1655560653,systemVerilog,,/home/quangnd12/EmbeddedSystem/Embedded_Project/hdl/uart_transmitter.sv,,uart_generator_clock,,,../../../../non_stop_ETC.srcs/sources_1/bd/design_1/ipshared/85a3,,,,,
/home/quangnd12/EmbeddedSystem/Embedded_Project/hdl/uart_transmitter.sv,1655560653,systemVerilog,,,,uart_transmitter,,,../../../../non_stop_ETC.srcs/sources_1/bd/design_1/ipshared/85a3,,,,,
