<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>AMDGPUSubtarget.cpp source code [llvm/llvm/lib/Target/AMDGPU/AMDGPUSubtarget.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/AMDGPU/AMDGPUSubtarget.cpp'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>AMDGPU</a>/<a href='AMDGPUSubtarget.cpp.html'>AMDGPUSubtarget.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===-- AMDGPUSubtarget.cpp - AMDGPU Subtarget Information ----------------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>/// \file</i></td></tr>
<tr><th id="10">10</th><td><i>/// Implements the AMDGPU specific subclass of TargetSubtarget.</i></td></tr>
<tr><th id="11">11</th><td><i>//</i></td></tr>
<tr><th id="12">12</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="13">13</th><td></td></tr>
<tr><th id="14">14</th><td><u>#include <a href="AMDGPUSubtarget.h.html">"AMDGPUSubtarget.h"</a></u></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="AMDGPU.h.html">"AMDGPU.h"</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="AMDGPUTargetMachine.h.html">"AMDGPUTargetMachine.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="AMDGPUCallLowering.h.html">"AMDGPUCallLowering.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="AMDGPUInstructionSelector.h.html">"AMDGPUInstructionSelector.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="AMDGPULegalizerInfo.h.html">"AMDGPULegalizerInfo.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="AMDGPURegisterBankInfo.h.html">"AMDGPURegisterBankInfo.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="SIMachineFunctionInfo.h.html">"SIMachineFunctionInfo.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="MCTargetDesc/AMDGPUMCTargetDesc.h.html">"MCTargetDesc/AMDGPUMCTargetDesc.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../../include/llvm/ADT/SmallString.h.html">"llvm/ADT/SmallString.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineScheduler.h.html">"llvm/CodeGen/MachineScheduler.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../../include/llvm/MC/MCSubtargetInfo.h.html">"llvm/MC/MCSubtargetInfo.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../../include/llvm/IR/MDBuilder.h.html">"llvm/IR/MDBuilder.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetFrameLowering.h.html">"llvm/CodeGen/TargetFrameLowering.h"</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="../../../../../include/c++/7/algorithm.html">&lt;algorithm&gt;</a></u></td></tr>
<tr><th id="29">29</th><td></td></tr>
<tr><th id="30">30</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="31">31</th><td></td></tr>
<tr><th id="32">32</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> "amdgpu-subtarget"</u></td></tr>
<tr><th id="33">33</th><td></td></tr>
<tr><th id="34">34</th><td><u>#define <dfn class="macro" id="_M/GET_SUBTARGETINFO_TARGET_DESC" data-ref="_M/GET_SUBTARGETINFO_TARGET_DESC">GET_SUBTARGETINFO_TARGET_DESC</dfn></u></td></tr>
<tr><th id="35">35</th><td><u>#define <dfn class="macro" id="_M/GET_SUBTARGETINFO_CTOR" data-ref="_M/GET_SUBTARGETINFO_CTOR">GET_SUBTARGETINFO_CTOR</dfn></u></td></tr>
<tr><th id="36">36</th><td><u>#define <dfn class="macro" id="_M/AMDGPUSubtarget" data-ref="_M/AMDGPUSubtarget">AMDGPUSubtarget</dfn> GCNSubtarget</u></td></tr>
<tr><th id="37">37</th><td><u>#include <span class='error' title="&apos;AMDGPUGenSubtargetInfo.inc&apos; file not found">"AMDGPUGenSubtargetInfo.inc"</span></u></td></tr>
<tr><th id="38">38</th><td><u>#define <dfn class="macro" id="_M/GET_SUBTARGETINFO_TARGET_DESC" data-ref="_M/GET_SUBTARGETINFO_TARGET_DESC">GET_SUBTARGETINFO_TARGET_DESC</dfn></u></td></tr>
<tr><th id="39">39</th><td><u>#define <dfn class="macro" id="_M/GET_SUBTARGETINFO_CTOR" data-ref="_M/GET_SUBTARGETINFO_CTOR">GET_SUBTARGETINFO_CTOR</dfn></u></td></tr>
<tr><th id="40">40</th><td><u>#undef <a class="macro" href="#36" data-ref="_M/AMDGPUSubtarget">AMDGPUSubtarget</a></u></td></tr>
<tr><th id="41">41</th><td><u>#include "R600GenSubtargetInfo.inc"</u></td></tr>
<tr><th id="42">42</th><td></td></tr>
<tr><th id="43">43</th><td><a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a>::<dfn class="virtual decl def" id="_ZN4llvm12GCNSubtargetD1Ev" title='llvm::GCNSubtarget::~GCNSubtarget' data-ref="_ZN4llvm12GCNSubtargetD1Ev">~GCNSubtarget</dfn>() = <b>default</b>;</td></tr>
<tr><th id="44">44</th><td></td></tr>
<tr><th id="45">45</th><td><a class="type" href="AMDGPUSubtarget.h.html#llvm::R600Subtarget" title='llvm::R600Subtarget' data-ref="llvm::R600Subtarget">R600Subtarget</a> &amp;</td></tr>
<tr><th id="46">46</th><td><a class="type" href="AMDGPUSubtarget.h.html#llvm::R600Subtarget" title='llvm::R600Subtarget' data-ref="llvm::R600Subtarget">R600Subtarget</a>::<dfn class="decl def" id="_ZN4llvm13R600Subtarget31initializeSubtargetDependenciesERKNS_6TripleENS_9StringRefES4_" title='llvm::R600Subtarget::initializeSubtargetDependencies' data-ref="_ZN4llvm13R600Subtarget31initializeSubtargetDependenciesERKNS_6TripleENS_9StringRefES4_">initializeSubtargetDependencies</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/ADT/Triple.h.html#llvm::Triple" title='llvm::Triple' data-ref="llvm::Triple">Triple</a> &amp;<dfn class="local col1 decl" id="1TT" title='TT' data-type='const llvm::Triple &amp;' data-ref="1TT">TT</dfn>,</td></tr>
<tr><th id="47">47</th><td>                                               <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col2 decl" id="2GPU" title='GPU' data-type='llvm::StringRef' data-ref="2GPU">GPU</dfn>, <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col3 decl" id="3FS" title='FS' data-type='llvm::StringRef' data-ref="3FS">FS</dfn>) {</td></tr>
<tr><th id="48">48</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallString.h.html#llvm::SmallString" title='llvm::SmallString' data-ref="llvm::SmallString">SmallString</a>&lt;<var>256</var>&gt; <dfn class="local col4 decl" id="4FullFS" title='FullFS' data-type='SmallString&lt;256&gt;' data-ref="4FullFS">FullFS</dfn><a class="ref" href="../../../include/llvm/ADT/SmallString.h.html#_ZN4llvm11SmallStringC1ENS_9StringRefE" title='llvm::SmallString::SmallString&lt;InternalLen&gt;' data-ref="_ZN4llvm11SmallStringC1ENS_9StringRefE">(</a><a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"+promote-alloca,"</q>);</td></tr>
<tr><th id="49">49</th><td>  <a class="local col4 ref" href="#4FullFS" title='FullFS' data-ref="4FullFS">FullFS</a> <a class="ref" href="../../../include/llvm/ADT/SmallString.h.html#_ZN4llvm11SmallStringpLENS_9StringRefE" title='llvm::SmallString::operator+=' data-ref="_ZN4llvm11SmallStringpLENS_9StringRefE">+=</a> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col3 ref" href="#3FS" title='FS' data-ref="3FS">FS</a>;</td></tr>
<tr><th id="50">50</th><td>  <a class="member" href="AMDGPUSubtarget.h.html#_ZN4llvm13R600Subtarget22ParseSubtargetFeaturesENS_9StringRefES1_" title='llvm::R600Subtarget::ParseSubtargetFeatures' data-ref="_ZN4llvm13R600Subtarget22ParseSubtargetFeaturesENS_9StringRefES1_">ParseSubtargetFeatures</a>(<a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col2 ref" href="#2GPU" title='GPU' data-ref="2GPU">GPU</a>, <a class="ref fake" href="../../../include/llvm/ADT/SmallString.h.html#_ZNK4llvm11SmallStringcvNS_9StringRefEEv" title='llvm::SmallString::operator StringRef' data-ref="_ZNK4llvm11SmallStringcvNS_9StringRefEEv"></a><a class="local col4 ref" href="#4FullFS" title='FullFS' data-ref="4FullFS">FullFS</a>);</td></tr>
<tr><th id="51">51</th><td></td></tr>
<tr><th id="52">52</th><td>  <i>// FIXME: I don't think think Evergreen has any useful support for</i></td></tr>
<tr><th id="53">53</th><td><i>  // denormals, but should be checked. Should we issue a warning somewhere</i></td></tr>
<tr><th id="54">54</th><td><i>  // if someone tries to enable these?</i></td></tr>
<tr><th id="55">55</th><td>  <b>if</b> (<a class="member" href="AMDGPUSubtarget.h.html#_ZNK4llvm13R600Subtarget13getGenerationEv" title='llvm::R600Subtarget::getGeneration' data-ref="_ZNK4llvm13R600Subtarget13getGenerationEv">getGeneration</a>() &lt;= <a class="type" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget" title='llvm::AMDGPUSubtarget' data-ref="llvm::AMDGPUSubtarget">AMDGPUSubtarget</a>::<a class="enum" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget::Generation::NORTHERN_ISLANDS" title='llvm::AMDGPUSubtarget::Generation::NORTHERN_ISLANDS' data-ref="llvm::AMDGPUSubtarget::Generation::NORTHERN_ISLANDS">NORTHERN_ISLANDS</a>) {</td></tr>
<tr><th id="56">56</th><td>    <a class="member" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget::FP32Denormals" title='llvm::AMDGPUSubtarget::FP32Denormals' data-ref="llvm::AMDGPUSubtarget::FP32Denormals">FP32Denormals</a> = <b>false</b>;</td></tr>
<tr><th id="57">57</th><td>  }</td></tr>
<tr><th id="58">58</th><td></td></tr>
<tr><th id="59">59</th><td>  <a class="member" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget::HasMulU24" title='llvm::AMDGPUSubtarget::HasMulU24' data-ref="llvm::AMDGPUSubtarget::HasMulU24">HasMulU24</a> = <a class="member" href="AMDGPUSubtarget.h.html#_ZNK4llvm13R600Subtarget13getGenerationEv" title='llvm::R600Subtarget::getGeneration' data-ref="_ZNK4llvm13R600Subtarget13getGenerationEv">getGeneration</a>() &gt;= <a class="enum" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget::Generation::EVERGREEN" title='llvm::AMDGPUSubtarget::Generation::EVERGREEN' data-ref="llvm::AMDGPUSubtarget::Generation::EVERGREEN">EVERGREEN</a>;</td></tr>
<tr><th id="60">60</th><td>  <a class="member" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget::HasMulI24" title='llvm::AMDGPUSubtarget::HasMulI24' data-ref="llvm::AMDGPUSubtarget::HasMulI24">HasMulI24</a> = <a class="member" href="AMDGPUSubtarget.h.html#_ZNK4llvm13R600Subtarget12hasCaymanISAEv" title='llvm::R600Subtarget::hasCaymanISA' data-ref="_ZNK4llvm13R600Subtarget12hasCaymanISAEv">hasCaymanISA</a>();</td></tr>
<tr><th id="61">61</th><td></td></tr>
<tr><th id="62">62</th><td>  <b>return</b> *<b>this</b>;</td></tr>
<tr><th id="63">63</th><td>}</td></tr>
<tr><th id="64">64</th><td></td></tr>
<tr><th id="65">65</th><td><a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a> &amp;</td></tr>
<tr><th id="66">66</th><td><a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a>::<dfn class="decl def" id="_ZN4llvm12GCNSubtarget31initializeSubtargetDependenciesERKNS_6TripleENS_9StringRefES4_" title='llvm::GCNSubtarget::initializeSubtargetDependencies' data-ref="_ZN4llvm12GCNSubtarget31initializeSubtargetDependenciesERKNS_6TripleENS_9StringRefES4_">initializeSubtargetDependencies</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/ADT/Triple.h.html#llvm::Triple" title='llvm::Triple' data-ref="llvm::Triple">Triple</a> &amp;<dfn class="local col5 decl" id="5TT" title='TT' data-type='const llvm::Triple &amp;' data-ref="5TT">TT</dfn>,</td></tr>
<tr><th id="67">67</th><td>                                              <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col6 decl" id="6GPU" title='GPU' data-type='llvm::StringRef' data-ref="6GPU">GPU</dfn>, <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col7 decl" id="7FS" title='FS' data-type='llvm::StringRef' data-ref="7FS">FS</dfn>) {</td></tr>
<tr><th id="68">68</th><td>  <i>// Determine default and user-specified characteristics</i></td></tr>
<tr><th id="69">69</th><td><i>  // On SI+, we want FP64 denormals to be on by default. FP32 denormals can be</i></td></tr>
<tr><th id="70">70</th><td><i>  // enabled, but some instructions do not respect them and they run at the</i></td></tr>
<tr><th id="71">71</th><td><i>  // double precision rate, so don't enable by default.</i></td></tr>
<tr><th id="72">72</th><td><i>  //</i></td></tr>
<tr><th id="73">73</th><td><i>  // We want to be able to turn these off, but making this a subtarget feature</i></td></tr>
<tr><th id="74">74</th><td><i>  // for SI has the unhelpful behavior that it unsets everything else if you</i></td></tr>
<tr><th id="75">75</th><td><i>  // disable it.</i></td></tr>
<tr><th id="76">76</th><td><i>  //</i></td></tr>
<tr><th id="77">77</th><td><i>  // Similarly we want enable-prt-strict-null to be on by default and not to</i></td></tr>
<tr><th id="78">78</th><td><i>  // unset everything else if it is disabled</i></td></tr>
<tr><th id="79">79</th><td><i></i></td></tr>
<tr><th id="80">80</th><td><i>  // Assuming ECC is enabled is the conservative default.</i></td></tr>
<tr><th id="81">81</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallString.h.html#llvm::SmallString" title='llvm::SmallString' data-ref="llvm::SmallString">SmallString</a>&lt;<var>256</var>&gt; <dfn class="local col8 decl" id="8FullFS" title='FullFS' data-type='SmallString&lt;256&gt;' data-ref="8FullFS">FullFS</dfn><a class="ref" href="../../../include/llvm/ADT/SmallString.h.html#_ZN4llvm11SmallStringC1ENS_9StringRefE" title='llvm::SmallString::SmallString&lt;InternalLen&gt;' data-ref="_ZN4llvm11SmallStringC1ENS_9StringRefE">(</a><a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"+promote-alloca,+load-store-opt,+sram-ecc,+xnack,"</q>);</td></tr>
<tr><th id="82">82</th><td></td></tr>
<tr><th id="83">83</th><td>  <b>if</b> (<span class='error' title="cannot initialize object parameter of type &apos;const llvm::AMDGPUSubtarget&apos; with an expression of type &apos;llvm::GCNSubtarget&apos;">isAmdHsaOS</span>()) <i>// Turn on FlatForGlobal for HSA.</i></td></tr>
<tr><th id="84">84</th><td>    <a class="local col8 ref" href="#8FullFS" title='FullFS' data-ref="8FullFS">FullFS</a> <a class="ref" href="../../../include/llvm/ADT/SmallString.h.html#_ZN4llvm11SmallStringpLENS_9StringRefE" title='llvm::SmallString::operator+=' data-ref="_ZN4llvm11SmallStringpLENS_9StringRefE">+=</a> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"+flat-for-global,+unaligned-buffer-access,+trap-handler,"</q>;</td></tr>
<tr><th id="85">85</th><td></td></tr>
<tr><th id="86">86</th><td>  <i>// FIXME: I don't think think Evergreen has any useful support for</i></td></tr>
<tr><th id="87">87</th><td><i>  // denormals, but should be checked. Should we issue a warning somewhere</i></td></tr>
<tr><th id="88">88</th><td><i>  // if someone tries to enable these?</i></td></tr>
<tr><th id="89">89</th><td>  <b>if</b> (<a class="member" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget13getGenerationEv" title='llvm::GCNSubtarget::getGeneration' data-ref="_ZNK4llvm12GCNSubtarget13getGenerationEv">getGeneration</a>() &gt;= <a class="type" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget" title='llvm::AMDGPUSubtarget' data-ref="llvm::AMDGPUSubtarget">AMDGPUSubtarget</a>::<a class="enum" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget::Generation::SOUTHERN_ISLANDS" title='llvm::AMDGPUSubtarget::Generation::SOUTHERN_ISLANDS' data-ref="llvm::AMDGPUSubtarget::Generation::SOUTHERN_ISLANDS">SOUTHERN_ISLANDS</a>) {</td></tr>
<tr><th id="90">90</th><td>    <a class="local col8 ref" href="#8FullFS" title='FullFS' data-ref="8FullFS">FullFS</a> <a class="ref" href="../../../include/llvm/ADT/SmallString.h.html#_ZN4llvm11SmallStringpLENS_9StringRefE" title='llvm::SmallString::operator+=' data-ref="_ZN4llvm11SmallStringpLENS_9StringRefE">+=</a> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"+fp64-fp16-denormals,"</q>;</td></tr>
<tr><th id="91">91</th><td>  } <b>else</b> {</td></tr>
<tr><th id="92">92</th><td>    <a class="local col8 ref" href="#8FullFS" title='FullFS' data-ref="8FullFS">FullFS</a> <a class="ref" href="../../../include/llvm/ADT/SmallString.h.html#_ZN4llvm11SmallStringpLENS_9StringRefE" title='llvm::SmallString::operator+=' data-ref="_ZN4llvm11SmallStringpLENS_9StringRefE">+=</a> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"-fp32-denormals,"</q>;</td></tr>
<tr><th id="93">93</th><td>  }</td></tr>
<tr><th id="94">94</th><td></td></tr>
<tr><th id="95">95</th><td>  <a class="local col8 ref" href="#8FullFS" title='FullFS' data-ref="8FullFS">FullFS</a> <a class="ref" href="../../../include/llvm/ADT/SmallString.h.html#_ZN4llvm11SmallStringpLENS_9StringRefE" title='llvm::SmallString::operator+=' data-ref="_ZN4llvm11SmallStringpLENS_9StringRefE">+=</a> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"+enable-prt-strict-null,"</q>; <i>// This is overridden by a disable in FS</i></td></tr>
<tr><th id="96">96</th><td></td></tr>
<tr><th id="97">97</th><td>  <a class="local col8 ref" href="#8FullFS" title='FullFS' data-ref="8FullFS">FullFS</a> <a class="ref" href="../../../include/llvm/ADT/SmallString.h.html#_ZN4llvm11SmallStringpLENS_9StringRefE" title='llvm::SmallString::operator+=' data-ref="_ZN4llvm11SmallStringpLENS_9StringRefE">+=</a> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col7 ref" href="#7FS" title='FS' data-ref="7FS">FS</a>;</td></tr>
<tr><th id="98">98</th><td></td></tr>
<tr><th id="99">99</th><td>  <a class="member" href="AMDGPUSubtarget.h.html#_ZN4llvm12GCNSubtarget22ParseSubtargetFeaturesENS_9StringRefES1_" title='llvm::GCNSubtarget::ParseSubtargetFeatures' data-ref="_ZN4llvm12GCNSubtarget22ParseSubtargetFeaturesENS_9StringRefES1_">ParseSubtargetFeatures</a>(<a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col6 ref" href="#6GPU" title='GPU' data-ref="6GPU">GPU</a>, <a class="ref fake" href="../../../include/llvm/ADT/SmallString.h.html#_ZNK4llvm11SmallStringcvNS_9StringRefEEv" title='llvm::SmallString::operator StringRef' data-ref="_ZNK4llvm11SmallStringcvNS_9StringRefEEv"></a><a class="local col8 ref" href="#8FullFS" title='FullFS' data-ref="8FullFS">FullFS</a>);</td></tr>
<tr><th id="100">100</th><td></td></tr>
<tr><th id="101">101</th><td>  <i>// We don't support FP64 for EG/NI atm.</i></td></tr>
<tr><th id="102">102</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!hasFP64() || (getGeneration() &gt;= AMDGPUSubtarget::SOUTHERN_ISLANDS)) ? void (0) : __assert_fail (&quot;!hasFP64() || (getGeneration() &gt;= AMDGPUSubtarget::SOUTHERN_ISLANDS)&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/AMDGPUSubtarget.cpp&quot;, 102, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="member" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget7hasFP64Ev" title='llvm::GCNSubtarget::hasFP64' data-ref="_ZNK4llvm12GCNSubtarget7hasFP64Ev">hasFP64</a>() || (<a class="member" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget13getGenerationEv" title='llvm::GCNSubtarget::getGeneration' data-ref="_ZNK4llvm12GCNSubtarget13getGenerationEv">getGeneration</a>() &gt;= <a class="type" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget" title='llvm::AMDGPUSubtarget' data-ref="llvm::AMDGPUSubtarget">AMDGPUSubtarget</a>::<a class="enum" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget::Generation::SOUTHERN_ISLANDS" title='llvm::AMDGPUSubtarget::Generation::SOUTHERN_ISLANDS' data-ref="llvm::AMDGPUSubtarget::Generation::SOUTHERN_ISLANDS">SOUTHERN_ISLANDS</a>));</td></tr>
<tr><th id="103">103</th><td></td></tr>
<tr><th id="104">104</th><td>  <i>// Unless +-flat-for-global is specified, turn on FlatForGlobal for all OS-es</i></td></tr>
<tr><th id="105">105</th><td><i>  // on VI and newer hardware to avoid assertion failures due to missing ADDR64</i></td></tr>
<tr><th id="106">106</th><td><i>  // variants of MUBUF instructions.</i></td></tr>
<tr><th id="107">107</th><td>  <b>if</b> (!<a class="member" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget9hasAddr64Ev" title='llvm::GCNSubtarget::hasAddr64' data-ref="_ZNK4llvm12GCNSubtarget9hasAddr64Ev">hasAddr64</a>() &amp;&amp; !<a class="local col7 ref" href="#7FS" title='FS' data-ref="7FS">FS</a>.<a class="ref" href="../../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRef8containsES0_" title='llvm::StringRef::contains' data-ref="_ZNK4llvm9StringRef8containsES0_">contains</a>(<a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"flat-for-global"</q>)) {</td></tr>
<tr><th id="108">108</th><td>    <a class="member" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget::FlatForGlobal" title='llvm::GCNSubtarget::FlatForGlobal' data-ref="llvm::GCNSubtarget::FlatForGlobal">FlatForGlobal</a> = <b>true</b>;</td></tr>
<tr><th id="109">109</th><td>  }</td></tr>
<tr><th id="110">110</th><td></td></tr>
<tr><th id="111">111</th><td>  <i>// Set defaults if needed.</i></td></tr>
<tr><th id="112">112</th><td>  <b>if</b> (<a class="member" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget::MaxPrivateElementSize" title='llvm::GCNSubtarget::MaxPrivateElementSize' data-ref="llvm::GCNSubtarget::MaxPrivateElementSize">MaxPrivateElementSize</a> == <var>0</var>)</td></tr>
<tr><th id="113">113</th><td>    <a class="member" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget::MaxPrivateElementSize" title='llvm::GCNSubtarget::MaxPrivateElementSize' data-ref="llvm::GCNSubtarget::MaxPrivateElementSize">MaxPrivateElementSize</a> = <var>4</var>;</td></tr>
<tr><th id="114">114</th><td></td></tr>
<tr><th id="115">115</th><td>  <b>if</b> (<a class="member" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget::LDSBankCount" title='llvm::GCNSubtarget::LDSBankCount' data-ref="llvm::GCNSubtarget::LDSBankCount">LDSBankCount</a> == <var>0</var>)</td></tr>
<tr><th id="116">116</th><td>    <a class="member" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget::LDSBankCount" title='llvm::GCNSubtarget::LDSBankCount' data-ref="llvm::GCNSubtarget::LDSBankCount">LDSBankCount</a> = <var>32</var>;</td></tr>
<tr><th id="117">117</th><td></td></tr>
<tr><th id="118">118</th><td>  <b>if</b> (<a class="local col5 ref" href="#5TT" title='TT' data-ref="5TT">TT</a>.<a class="ref" href="../../../include/llvm/ADT/Triple.h.html#_ZNK4llvm6Triple7getArchEv" title='llvm::Triple::getArch' data-ref="_ZNK4llvm6Triple7getArchEv">getArch</a>() == <a class="type" href="../../../include/llvm/ADT/Triple.h.html#llvm::Triple" title='llvm::Triple' data-ref="llvm::Triple">Triple</a>::<a class="enum" href="../../../include/llvm/ADT/Triple.h.html#llvm::Triple::ArchType::amdgcn" title='llvm::Triple::ArchType::amdgcn' data-ref="llvm::Triple::ArchType::amdgcn">amdgcn</a>) {</td></tr>
<tr><th id="119">119</th><td>    <b>if</b> (<a class="member" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget::LocalMemorySize" title='llvm::AMDGPUSubtarget::LocalMemorySize' data-ref="llvm::AMDGPUSubtarget::LocalMemorySize">LocalMemorySize</a> == <var>0</var>)</td></tr>
<tr><th id="120">120</th><td>      <a class="member" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget::LocalMemorySize" title='llvm::AMDGPUSubtarget::LocalMemorySize' data-ref="llvm::AMDGPUSubtarget::LocalMemorySize">LocalMemorySize</a> = <var>32768</var>;</td></tr>
<tr><th id="121">121</th><td></td></tr>
<tr><th id="122">122</th><td>    <i>// Do something sensible for unspecified target.</i></td></tr>
<tr><th id="123">123</th><td>    <b>if</b> (!<a class="member" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget::HasMovrel" title='llvm::GCNSubtarget::HasMovrel' data-ref="llvm::GCNSubtarget::HasMovrel">HasMovrel</a> &amp;&amp; !<a class="member" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget::HasVGPRIndexMode" title='llvm::GCNSubtarget::HasVGPRIndexMode' data-ref="llvm::GCNSubtarget::HasVGPRIndexMode">HasVGPRIndexMode</a>)</td></tr>
<tr><th id="124">124</th><td>      <a class="member" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget::HasMovrel" title='llvm::GCNSubtarget::HasMovrel' data-ref="llvm::GCNSubtarget::HasMovrel">HasMovrel</a> = <b>true</b>;</td></tr>
<tr><th id="125">125</th><td>  }</td></tr>
<tr><th id="126">126</th><td></td></tr>
<tr><th id="127">127</th><td>  <i>// Don't crash on invalid devices.</i></td></tr>
<tr><th id="128">128</th><td>  <b>if</b> (<a class="member" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget::WavefrontSize" title='llvm::AMDGPUSubtarget::WavefrontSize' data-ref="llvm::AMDGPUSubtarget::WavefrontSize">WavefrontSize</a> == <var>0</var>)</td></tr>
<tr><th id="129">129</th><td>    <a class="member" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget::WavefrontSize" title='llvm::AMDGPUSubtarget::WavefrontSize' data-ref="llvm::AMDGPUSubtarget::WavefrontSize">WavefrontSize</a> = <var>64</var>;</td></tr>
<tr><th id="130">130</th><td></td></tr>
<tr><th id="131">131</th><td>  <a class="member" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget::HasFminFmaxLegacy" title='llvm::AMDGPUSubtarget::HasFminFmaxLegacy' data-ref="llvm::AMDGPUSubtarget::HasFminFmaxLegacy">HasFminFmaxLegacy</a> = <a class="member" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget13getGenerationEv" title='llvm::GCNSubtarget::getGeneration' data-ref="_ZNK4llvm12GCNSubtarget13getGenerationEv">getGeneration</a>() &lt; <a class="type" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget" title='llvm::AMDGPUSubtarget' data-ref="llvm::AMDGPUSubtarget">AMDGPUSubtarget</a>::<a class="enum" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget::Generation::VOLCANIC_ISLANDS" title='llvm::AMDGPUSubtarget::Generation::VOLCANIC_ISLANDS' data-ref="llvm::AMDGPUSubtarget::Generation::VOLCANIC_ISLANDS">VOLCANIC_ISLANDS</a>;</td></tr>
<tr><th id="132">132</th><td></td></tr>
<tr><th id="133">133</th><td>  <b>if</b> (<a class="member" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget::DoesNotSupportXNACK" title='llvm::GCNSubtarget::DoesNotSupportXNACK' data-ref="llvm::GCNSubtarget::DoesNotSupportXNACK">DoesNotSupportXNACK</a> &amp;&amp; <a class="member" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget::EnableXNACK" title='llvm::GCNSubtarget::EnableXNACK' data-ref="llvm::GCNSubtarget::EnableXNACK">EnableXNACK</a>) {</td></tr>
<tr><th id="134">134</th><td>    ToggleFeature(AMDGPU::<span class='error' title="no member named &apos;FeatureXNACK&apos; in namespace &apos;llvm::AMDGPU&apos;">FeatureXNACK</span>);</td></tr>
<tr><th id="135">135</th><td>    <a class="member" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget::EnableXNACK" title='llvm::GCNSubtarget::EnableXNACK' data-ref="llvm::GCNSubtarget::EnableXNACK">EnableXNACK</a> = <b>false</b>;</td></tr>
<tr><th id="136">136</th><td>  }</td></tr>
<tr><th id="137">137</th><td></td></tr>
<tr><th id="138">138</th><td>  <i>// ECC is on by default, but turn it off if the hardware doesn't support it</i></td></tr>
<tr><th id="139">139</th><td><i>  // anyway. This matters for the gfx9 targets with d16 loads, but don't support</i></td></tr>
<tr><th id="140">140</th><td><i>  // ECC.</i></td></tr>
<tr><th id="141">141</th><td>  <b>if</b> (<a class="member" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget::DoesNotSupportSRAMECC" title='llvm::GCNSubtarget::DoesNotSupportSRAMECC' data-ref="llvm::GCNSubtarget::DoesNotSupportSRAMECC">DoesNotSupportSRAMECC</a> &amp;&amp; <a class="member" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget::EnableSRAMECC" title='llvm::GCNSubtarget::EnableSRAMECC' data-ref="llvm::GCNSubtarget::EnableSRAMECC">EnableSRAMECC</a>) {</td></tr>
<tr><th id="142">142</th><td>    ToggleFeature(AMDGPU::<span class='error' title="no member named &apos;FeatureSRAMECC&apos; in namespace &apos;llvm::AMDGPU&apos;">FeatureSRAMECC</span>);</td></tr>
<tr><th id="143">143</th><td>    <a class="member" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget::EnableSRAMECC" title='llvm::GCNSubtarget::EnableSRAMECC' data-ref="llvm::GCNSubtarget::EnableSRAMECC">EnableSRAMECC</a> = <b>false</b>;</td></tr>
<tr><th id="144">144</th><td>  }</td></tr>
<tr><th id="145">145</th><td></td></tr>
<tr><th id="146">146</th><td>  <b>return</b> *<b>this</b>;</td></tr>
<tr><th id="147">147</th><td>}</td></tr>
<tr><th id="148">148</th><td></td></tr>
<tr><th id="149">149</th><td><a class="type" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget" title='llvm::AMDGPUSubtarget' data-ref="llvm::AMDGPUSubtarget">AMDGPUSubtarget</a>::<dfn class="decl def" id="_ZN4llvm15AMDGPUSubtargetC1ERKNS_6TripleE" title='llvm::AMDGPUSubtarget::AMDGPUSubtarget' data-ref="_ZN4llvm15AMDGPUSubtargetC1ERKNS_6TripleE">AMDGPUSubtarget</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/ADT/Triple.h.html#llvm::Triple" title='llvm::Triple' data-ref="llvm::Triple">Triple</a> &amp;<dfn class="local col9 decl" id="9TT" title='TT' data-type='const llvm::Triple &amp;' data-ref="9TT">TT</dfn>) :</td></tr>
<tr><th id="150">150</th><td>  <a class="member" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget::TargetTriple" title='llvm::AMDGPUSubtarget::TargetTriple' data-ref="llvm::AMDGPUSubtarget::TargetTriple">TargetTriple</a><a class="ref" href="../../../include/llvm/ADT/Triple.h.html#43" title='llvm::Triple::Triple' data-ref="_ZN4llvm6TripleC1ERKS0_">(</a><a class="local col9 ref" href="#9TT" title='TT' data-ref="9TT">TT</a>),</td></tr>
<tr><th id="151">151</th><td>  <a class="member" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget::Has16BitInsts" title='llvm::AMDGPUSubtarget::Has16BitInsts' data-ref="llvm::AMDGPUSubtarget::Has16BitInsts">Has16BitInsts</a>(<b>false</b>),</td></tr>
<tr><th id="152">152</th><td>  <a class="member" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget::HasMadMixInsts" title='llvm::AMDGPUSubtarget::HasMadMixInsts' data-ref="llvm::AMDGPUSubtarget::HasMadMixInsts">HasMadMixInsts</a>(<b>false</b>),</td></tr>
<tr><th id="153">153</th><td>  <a class="member" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget::FP32Denormals" title='llvm::AMDGPUSubtarget::FP32Denormals' data-ref="llvm::AMDGPUSubtarget::FP32Denormals">FP32Denormals</a>(<b>false</b>),</td></tr>
<tr><th id="154">154</th><td>  <a class="member" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget::FPExceptions" title='llvm::AMDGPUSubtarget::FPExceptions' data-ref="llvm::AMDGPUSubtarget::FPExceptions">FPExceptions</a>(<b>false</b>),</td></tr>
<tr><th id="155">155</th><td>  <a class="member" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget::HasSDWA" title='llvm::AMDGPUSubtarget::HasSDWA' data-ref="llvm::AMDGPUSubtarget::HasSDWA">HasSDWA</a>(<b>false</b>),</td></tr>
<tr><th id="156">156</th><td>  <a class="member" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget::HasVOP3PInsts" title='llvm::AMDGPUSubtarget::HasVOP3PInsts' data-ref="llvm::AMDGPUSubtarget::HasVOP3PInsts">HasVOP3PInsts</a>(<b>false</b>),</td></tr>
<tr><th id="157">157</th><td>  <a class="member" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget::HasMulI24" title='llvm::AMDGPUSubtarget::HasMulI24' data-ref="llvm::AMDGPUSubtarget::HasMulI24">HasMulI24</a>(<b>true</b>),</td></tr>
<tr><th id="158">158</th><td>  <a class="member" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget::HasMulU24" title='llvm::AMDGPUSubtarget::HasMulU24' data-ref="llvm::AMDGPUSubtarget::HasMulU24">HasMulU24</a>(<b>true</b>),</td></tr>
<tr><th id="159">159</th><td>  <a class="member" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget::HasInv2PiInlineImm" title='llvm::AMDGPUSubtarget::HasInv2PiInlineImm' data-ref="llvm::AMDGPUSubtarget::HasInv2PiInlineImm">HasInv2PiInlineImm</a>(<b>false</b>),</td></tr>
<tr><th id="160">160</th><td>  <a class="member" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget::HasFminFmaxLegacy" title='llvm::AMDGPUSubtarget::HasFminFmaxLegacy' data-ref="llvm::AMDGPUSubtarget::HasFminFmaxLegacy">HasFminFmaxLegacy</a>(<b>true</b>),</td></tr>
<tr><th id="161">161</th><td>  <a class="member" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget::EnablePromoteAlloca" title='llvm::AMDGPUSubtarget::EnablePromoteAlloca' data-ref="llvm::AMDGPUSubtarget::EnablePromoteAlloca">EnablePromoteAlloca</a>(<b>false</b>),</td></tr>
<tr><th id="162">162</th><td>  <a class="member" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget::HasTrigReducedRange" title='llvm::AMDGPUSubtarget::HasTrigReducedRange' data-ref="llvm::AMDGPUSubtarget::HasTrigReducedRange">HasTrigReducedRange</a>(<b>false</b>),</td></tr>
<tr><th id="163">163</th><td>  <a class="member" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget::LocalMemorySize" title='llvm::AMDGPUSubtarget::LocalMemorySize' data-ref="llvm::AMDGPUSubtarget::LocalMemorySize">LocalMemorySize</a>(<var>0</var>),</td></tr>
<tr><th id="164">164</th><td>  <a class="member" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget::WavefrontSize" title='llvm::AMDGPUSubtarget::WavefrontSize' data-ref="llvm::AMDGPUSubtarget::WavefrontSize">WavefrontSize</a>(<var>0</var>)</td></tr>
<tr><th id="165">165</th><td>  { }</td></tr>
<tr><th id="166">166</th><td></td></tr>
<tr><th id="167">167</th><td><a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a>::<dfn class="decl def" id="_ZN4llvm12GCNSubtargetC1ERKNS_6TripleENS_9StringRefES4_RKNS_16GCNTargetMachineE" title='llvm::GCNSubtarget::GCNSubtarget' data-ref="_ZN4llvm12GCNSubtargetC1ERKNS_6TripleENS_9StringRefES4_RKNS_16GCNTargetMachineE">GCNSubtarget</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/ADT/Triple.h.html#llvm::Triple" title='llvm::Triple' data-ref="llvm::Triple">Triple</a> &amp;<dfn class="local col0 decl" id="10TT" title='TT' data-type='const llvm::Triple &amp;' data-ref="10TT">TT</dfn>, <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col1 decl" id="11GPU" title='GPU' data-type='llvm::StringRef' data-ref="11GPU">GPU</dfn>, <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col2 decl" id="12FS" title='FS' data-type='llvm::StringRef' data-ref="12FS">FS</dfn>,</td></tr>
<tr><th id="168">168</th><td>                           <em>const</em> <a class="type" href="AMDGPUTargetMachine.h.html#llvm::GCNTargetMachine" title='llvm::GCNTargetMachine' data-ref="llvm::GCNTargetMachine">GCNTargetMachine</a> &amp;<dfn class="local col3 decl" id="13TM" title='TM' data-type='const llvm::GCNTargetMachine &amp;' data-ref="13TM">TM</dfn>) :</td></tr>
<tr><th id="169">169</th><td>    <span class='error' title="initializer &apos;AMDGPUGenSubtargetInfo&apos; does not name a non-static data member or base class; did you mean the base class &apos;AMDGPUSubtarget&apos;?"><span class='error' title="no matching constructor for initialization of &apos;llvm::AMDGPUSubtarget&apos;">AMDGPUGenSubtargetInfo</span></span>(TT, GPU, FS),</td></tr>
<tr><th id="170">170</th><td>    <a class="type" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget" title='llvm::AMDGPUSubtarget' data-ref="llvm::AMDGPUSubtarget">AMDGPUSubtarget</a><a class="ref" href="#_ZN4llvm15AMDGPUSubtargetC1ERKNS_6TripleE" title='llvm::AMDGPUSubtarget::AMDGPUSubtarget' data-ref="_ZN4llvm15AMDGPUSubtargetC1ERKNS_6TripleE">(</a><a class="local col0 ref" href="#10TT" title='TT' data-ref="10TT">TT</a>),</td></tr>
<tr><th id="171">171</th><td>    <a class="member" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget::TargetTriple" title='llvm::GCNSubtarget::TargetTriple' data-ref="llvm::GCNSubtarget::TargetTriple">TargetTriple</a><a class="ref" href="../../../include/llvm/ADT/Triple.h.html#43" title='llvm::Triple::Triple' data-ref="_ZN4llvm6TripleC1ERKS0_">(</a><a class="local col0 ref" href="#10TT" title='TT' data-ref="10TT">TT</a>),</td></tr>
<tr><th id="172">172</th><td>    <a class="member" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget::Gen" title='llvm::GCNSubtarget::Gen' data-ref="llvm::GCNSubtarget::Gen">Gen</a>(<a class="local col0 ref" href="#10TT" title='TT' data-ref="10TT">TT</a>.<a class="ref" href="../../../include/llvm/ADT/Triple.h.html#_ZNK4llvm6Triple5getOSEv" title='llvm::Triple::getOS' data-ref="_ZNK4llvm6Triple5getOSEv">getOS</a>() == <a class="type" href="../../../include/llvm/ADT/Triple.h.html#llvm::Triple" title='llvm::Triple' data-ref="llvm::Triple">Triple</a>::<a class="enum" href="../../../include/llvm/ADT/Triple.h.html#llvm::Triple::OSType::AMDHSA" title='llvm::Triple::OSType::AMDHSA' data-ref="llvm::Triple::OSType::AMDHSA">AMDHSA</a> ? <a class="enum" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget::Generation::SEA_ISLANDS" title='llvm::AMDGPUSubtarget::Generation::SEA_ISLANDS' data-ref="llvm::AMDGPUSubtarget::Generation::SEA_ISLANDS">SEA_ISLANDS</a> : <a class="enum" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget::Generation::SOUTHERN_ISLANDS" title='llvm::AMDGPUSubtarget::Generation::SOUTHERN_ISLANDS' data-ref="llvm::AMDGPUSubtarget::Generation::SOUTHERN_ISLANDS">SOUTHERN_ISLANDS</a>),</td></tr>
<tr><th id="173">173</th><td>    InstrItins(<span class='error' title="use of undeclared identifier &apos;getInstrItineraryForCPU&apos;">getInstrItineraryForCPU</span>(GPU)),</td></tr>
<tr><th id="174">174</th><td>    <a class="member" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget::LDSBankCount" title='llvm::GCNSubtarget::LDSBankCount' data-ref="llvm::GCNSubtarget::LDSBankCount">LDSBankCount</a>(<var>0</var>),</td></tr>
<tr><th id="175">175</th><td>    <a class="member" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget::MaxPrivateElementSize" title='llvm::GCNSubtarget::MaxPrivateElementSize' data-ref="llvm::GCNSubtarget::MaxPrivateElementSize">MaxPrivateElementSize</a>(<var>0</var>),</td></tr>
<tr><th id="176">176</th><td></td></tr>
<tr><th id="177">177</th><td>    <a class="member" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget::FastFMAF32" title='llvm::GCNSubtarget::FastFMAF32' data-ref="llvm::GCNSubtarget::FastFMAF32">FastFMAF32</a>(<b>false</b>),</td></tr>
<tr><th id="178">178</th><td>    <a class="member" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget::HalfRate64Ops" title='llvm::GCNSubtarget::HalfRate64Ops' data-ref="llvm::GCNSubtarget::HalfRate64Ops">HalfRate64Ops</a>(<b>false</b>),</td></tr>
<tr><th id="179">179</th><td></td></tr>
<tr><th id="180">180</th><td>    <a class="member" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget::FP64FP16Denormals" title='llvm::GCNSubtarget::FP64FP16Denormals' data-ref="llvm::GCNSubtarget::FP64FP16Denormals">FP64FP16Denormals</a>(<b>false</b>),</td></tr>
<tr><th id="181">181</th><td>    <a class="member" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget::FlatForGlobal" title='llvm::GCNSubtarget::FlatForGlobal' data-ref="llvm::GCNSubtarget::FlatForGlobal">FlatForGlobal</a>(<b>false</b>),</td></tr>
<tr><th id="182">182</th><td>    <a class="member" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget::AutoWaitcntBeforeBarrier" title='llvm::GCNSubtarget::AutoWaitcntBeforeBarrier' data-ref="llvm::GCNSubtarget::AutoWaitcntBeforeBarrier">AutoWaitcntBeforeBarrier</a>(<b>false</b>),</td></tr>
<tr><th id="183">183</th><td>    <a class="member" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget::CodeObjectV3" title='llvm::GCNSubtarget::CodeObjectV3' data-ref="llvm::GCNSubtarget::CodeObjectV3">CodeObjectV3</a>(<b>false</b>),</td></tr>
<tr><th id="184">184</th><td>    <a class="member" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget::UnalignedScratchAccess" title='llvm::GCNSubtarget::UnalignedScratchAccess' data-ref="llvm::GCNSubtarget::UnalignedScratchAccess">UnalignedScratchAccess</a>(<b>false</b>),</td></tr>
<tr><th id="185">185</th><td>    <a class="member" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget::UnalignedBufferAccess" title='llvm::GCNSubtarget::UnalignedBufferAccess' data-ref="llvm::GCNSubtarget::UnalignedBufferAccess">UnalignedBufferAccess</a>(<b>false</b>),</td></tr>
<tr><th id="186">186</th><td></td></tr>
<tr><th id="187">187</th><td>    <a class="member" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget::HasApertureRegs" title='llvm::GCNSubtarget::HasApertureRegs' data-ref="llvm::GCNSubtarget::HasApertureRegs">HasApertureRegs</a>(<b>false</b>),</td></tr>
<tr><th id="188">188</th><td>    <a class="member" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget::EnableXNACK" title='llvm::GCNSubtarget::EnableXNACK' data-ref="llvm::GCNSubtarget::EnableXNACK">EnableXNACK</a>(<b>false</b>),</td></tr>
<tr><th id="189">189</th><td>    <a class="member" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget::DoesNotSupportXNACK" title='llvm::GCNSubtarget::DoesNotSupportXNACK' data-ref="llvm::GCNSubtarget::DoesNotSupportXNACK">DoesNotSupportXNACK</a>(<b>false</b>),</td></tr>
<tr><th id="190">190</th><td>    <a class="member" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget::EnableCuMode" title='llvm::GCNSubtarget::EnableCuMode' data-ref="llvm::GCNSubtarget::EnableCuMode">EnableCuMode</a>(<b>false</b>),</td></tr>
<tr><th id="191">191</th><td>    <a class="member" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget::TrapHandler" title='llvm::GCNSubtarget::TrapHandler' data-ref="llvm::GCNSubtarget::TrapHandler">TrapHandler</a>(<b>false</b>),</td></tr>
<tr><th id="192">192</th><td></td></tr>
<tr><th id="193">193</th><td>    <a class="member" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget::EnableLoadStoreOpt" title='llvm::GCNSubtarget::EnableLoadStoreOpt' data-ref="llvm::GCNSubtarget::EnableLoadStoreOpt">EnableLoadStoreOpt</a>(<b>false</b>),</td></tr>
<tr><th id="194">194</th><td>    <a class="member" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget::EnableUnsafeDSOffsetFolding" title='llvm::GCNSubtarget::EnableUnsafeDSOffsetFolding' data-ref="llvm::GCNSubtarget::EnableUnsafeDSOffsetFolding">EnableUnsafeDSOffsetFolding</a>(<b>false</b>),</td></tr>
<tr><th id="195">195</th><td>    <a class="member" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget::EnableSIScheduler" title='llvm::GCNSubtarget::EnableSIScheduler' data-ref="llvm::GCNSubtarget::EnableSIScheduler">EnableSIScheduler</a>(<b>false</b>),</td></tr>
<tr><th id="196">196</th><td>    <a class="member" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget::EnableDS128" title='llvm::GCNSubtarget::EnableDS128' data-ref="llvm::GCNSubtarget::EnableDS128">EnableDS128</a>(<b>false</b>),</td></tr>
<tr><th id="197">197</th><td>    <a class="member" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget::EnablePRTStrictNull" title='llvm::GCNSubtarget::EnablePRTStrictNull' data-ref="llvm::GCNSubtarget::EnablePRTStrictNull">EnablePRTStrictNull</a>(<b>false</b>),</td></tr>
<tr><th id="198">198</th><td>    <a class="member" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget::DumpCode" title='llvm::GCNSubtarget::DumpCode' data-ref="llvm::GCNSubtarget::DumpCode">DumpCode</a>(<b>false</b>),</td></tr>
<tr><th id="199">199</th><td></td></tr>
<tr><th id="200">200</th><td>    <a class="member" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget::FP64" title='llvm::GCNSubtarget::FP64' data-ref="llvm::GCNSubtarget::FP64">FP64</a>(<b>false</b>),</td></tr>
<tr><th id="201">201</th><td>    <a class="member" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget::GCN3Encoding" title='llvm::GCNSubtarget::GCN3Encoding' data-ref="llvm::GCNSubtarget::GCN3Encoding">GCN3Encoding</a>(<b>false</b>),</td></tr>
<tr><th id="202">202</th><td>    <a class="member" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget::CIInsts" title='llvm::GCNSubtarget::CIInsts' data-ref="llvm::GCNSubtarget::CIInsts">CIInsts</a>(<b>false</b>),</td></tr>
<tr><th id="203">203</th><td>    <a class="member" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget::GFX8Insts" title='llvm::GCNSubtarget::GFX8Insts' data-ref="llvm::GCNSubtarget::GFX8Insts">GFX8Insts</a>(<b>false</b>),</td></tr>
<tr><th id="204">204</th><td>    <a class="member" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget::GFX9Insts" title='llvm::GCNSubtarget::GFX9Insts' data-ref="llvm::GCNSubtarget::GFX9Insts">GFX9Insts</a>(<b>false</b>),</td></tr>
<tr><th id="205">205</th><td>    <a class="member" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget::GFX10Insts" title='llvm::GCNSubtarget::GFX10Insts' data-ref="llvm::GCNSubtarget::GFX10Insts">GFX10Insts</a>(<b>false</b>),</td></tr>
<tr><th id="206">206</th><td>    <a class="member" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget::GFX7GFX8GFX9Insts" title='llvm::GCNSubtarget::GFX7GFX8GFX9Insts' data-ref="llvm::GCNSubtarget::GFX7GFX8GFX9Insts">GFX7GFX8GFX9Insts</a>(<b>false</b>),</td></tr>
<tr><th id="207">207</th><td>    <a class="member" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget::SGPRInitBug" title='llvm::GCNSubtarget::SGPRInitBug' data-ref="llvm::GCNSubtarget::SGPRInitBug">SGPRInitBug</a>(<b>false</b>),</td></tr>
<tr><th id="208">208</th><td>    <a class="member" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget::HasSMemRealTime" title='llvm::GCNSubtarget::HasSMemRealTime' data-ref="llvm::GCNSubtarget::HasSMemRealTime">HasSMemRealTime</a>(<b>false</b>),</td></tr>
<tr><th id="209">209</th><td>    <a class="member" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget::HasIntClamp" title='llvm::GCNSubtarget::HasIntClamp' data-ref="llvm::GCNSubtarget::HasIntClamp">HasIntClamp</a>(<b>false</b>),</td></tr>
<tr><th id="210">210</th><td>    <a class="member" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget::HasFmaMixInsts" title='llvm::GCNSubtarget::HasFmaMixInsts' data-ref="llvm::GCNSubtarget::HasFmaMixInsts">HasFmaMixInsts</a>(<b>false</b>),</td></tr>
<tr><th id="211">211</th><td>    <a class="member" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget::HasMovrel" title='llvm::GCNSubtarget::HasMovrel' data-ref="llvm::GCNSubtarget::HasMovrel">HasMovrel</a>(<b>false</b>),</td></tr>
<tr><th id="212">212</th><td>    <a class="member" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget::HasVGPRIndexMode" title='llvm::GCNSubtarget::HasVGPRIndexMode' data-ref="llvm::GCNSubtarget::HasVGPRIndexMode">HasVGPRIndexMode</a>(<b>false</b>),</td></tr>
<tr><th id="213">213</th><td>    <a class="member" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget::HasScalarStores" title='llvm::GCNSubtarget::HasScalarStores' data-ref="llvm::GCNSubtarget::HasScalarStores">HasScalarStores</a>(<b>false</b>),</td></tr>
<tr><th id="214">214</th><td>    <a class="member" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget::HasScalarAtomics" title='llvm::GCNSubtarget::HasScalarAtomics' data-ref="llvm::GCNSubtarget::HasScalarAtomics">HasScalarAtomics</a>(<b>false</b>),</td></tr>
<tr><th id="215">215</th><td>    <a class="member" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget::HasSDWAOmod" title='llvm::GCNSubtarget::HasSDWAOmod' data-ref="llvm::GCNSubtarget::HasSDWAOmod">HasSDWAOmod</a>(<b>false</b>),</td></tr>
<tr><th id="216">216</th><td>    <a class="member" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget::HasSDWAScalar" title='llvm::GCNSubtarget::HasSDWAScalar' data-ref="llvm::GCNSubtarget::HasSDWAScalar">HasSDWAScalar</a>(<b>false</b>),</td></tr>
<tr><th id="217">217</th><td>    <a class="member" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget::HasSDWASdst" title='llvm::GCNSubtarget::HasSDWASdst' data-ref="llvm::GCNSubtarget::HasSDWASdst">HasSDWASdst</a>(<b>false</b>),</td></tr>
<tr><th id="218">218</th><td>    <a class="member" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget::HasSDWAMac" title='llvm::GCNSubtarget::HasSDWAMac' data-ref="llvm::GCNSubtarget::HasSDWAMac">HasSDWAMac</a>(<b>false</b>),</td></tr>
<tr><th id="219">219</th><td>    <a class="member" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget::HasSDWAOutModsVOPC" title='llvm::GCNSubtarget::HasSDWAOutModsVOPC' data-ref="llvm::GCNSubtarget::HasSDWAOutModsVOPC">HasSDWAOutModsVOPC</a>(<b>false</b>),</td></tr>
<tr><th id="220">220</th><td>    <a class="member" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget::HasDPP" title='llvm::GCNSubtarget::HasDPP' data-ref="llvm::GCNSubtarget::HasDPP">HasDPP</a>(<b>false</b>),</td></tr>
<tr><th id="221">221</th><td>    <a class="member" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget::HasDPP8" title='llvm::GCNSubtarget::HasDPP8' data-ref="llvm::GCNSubtarget::HasDPP8">HasDPP8</a>(<b>false</b>),</td></tr>
<tr><th id="222">222</th><td>    <a class="member" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget::HasR128A16" title='llvm::GCNSubtarget::HasR128A16' data-ref="llvm::GCNSubtarget::HasR128A16">HasR128A16</a>(<b>false</b>),</td></tr>
<tr><th id="223">223</th><td>    <a class="member" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget::HasNSAEncoding" title='llvm::GCNSubtarget::HasNSAEncoding' data-ref="llvm::GCNSubtarget::HasNSAEncoding">HasNSAEncoding</a>(<b>false</b>),</td></tr>
<tr><th id="224">224</th><td>    <a class="member" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget::HasDLInsts" title='llvm::GCNSubtarget::HasDLInsts' data-ref="llvm::GCNSubtarget::HasDLInsts">HasDLInsts</a>(<b>false</b>),</td></tr>
<tr><th id="225">225</th><td>    <a class="member" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget::HasDot1Insts" title='llvm::GCNSubtarget::HasDot1Insts' data-ref="llvm::GCNSubtarget::HasDot1Insts">HasDot1Insts</a>(<b>false</b>),</td></tr>
<tr><th id="226">226</th><td>    <a class="member" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget::HasDot2Insts" title='llvm::GCNSubtarget::HasDot2Insts' data-ref="llvm::GCNSubtarget::HasDot2Insts">HasDot2Insts</a>(<b>false</b>),</td></tr>
<tr><th id="227">227</th><td>    <a class="member" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget::EnableSRAMECC" title='llvm::GCNSubtarget::EnableSRAMECC' data-ref="llvm::GCNSubtarget::EnableSRAMECC">EnableSRAMECC</a>(<b>false</b>),</td></tr>
<tr><th id="228">228</th><td>    <a class="member" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget::DoesNotSupportSRAMECC" title='llvm::GCNSubtarget::DoesNotSupportSRAMECC' data-ref="llvm::GCNSubtarget::DoesNotSupportSRAMECC">DoesNotSupportSRAMECC</a>(<b>false</b>),</td></tr>
<tr><th id="229">229</th><td>    <a class="member" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget::HasNoSdstCMPX" title='llvm::GCNSubtarget::HasNoSdstCMPX' data-ref="llvm::GCNSubtarget::HasNoSdstCMPX">HasNoSdstCMPX</a>(<b>false</b>),</td></tr>
<tr><th id="230">230</th><td>    <a class="member" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget::HasVscnt" title='llvm::GCNSubtarget::HasVscnt' data-ref="llvm::GCNSubtarget::HasVscnt">HasVscnt</a>(<b>false</b>),</td></tr>
<tr><th id="231">231</th><td>    <a class="member" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget::HasRegisterBanking" title='llvm::GCNSubtarget::HasRegisterBanking' data-ref="llvm::GCNSubtarget::HasRegisterBanking">HasRegisterBanking</a>(<b>false</b>),</td></tr>
<tr><th id="232">232</th><td>    <a class="member" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget::HasVOP3Literal" title='llvm::GCNSubtarget::HasVOP3Literal' data-ref="llvm::GCNSubtarget::HasVOP3Literal">HasVOP3Literal</a>(<b>false</b>),</td></tr>
<tr><th id="233">233</th><td>    <a class="member" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget::HasNoDataDepHazard" title='llvm::GCNSubtarget::HasNoDataDepHazard' data-ref="llvm::GCNSubtarget::HasNoDataDepHazard">HasNoDataDepHazard</a>(<b>false</b>),</td></tr>
<tr><th id="234">234</th><td>    <a class="member" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget::FlatAddressSpace" title='llvm::GCNSubtarget::FlatAddressSpace' data-ref="llvm::GCNSubtarget::FlatAddressSpace">FlatAddressSpace</a>(<b>false</b>),</td></tr>
<tr><th id="235">235</th><td>    <a class="member" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget::FlatInstOffsets" title='llvm::GCNSubtarget::FlatInstOffsets' data-ref="llvm::GCNSubtarget::FlatInstOffsets">FlatInstOffsets</a>(<b>false</b>),</td></tr>
<tr><th id="236">236</th><td>    <a class="member" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget::FlatGlobalInsts" title='llvm::GCNSubtarget::FlatGlobalInsts' data-ref="llvm::GCNSubtarget::FlatGlobalInsts">FlatGlobalInsts</a>(<b>false</b>),</td></tr>
<tr><th id="237">237</th><td>    <a class="member" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget::FlatScratchInsts" title='llvm::GCNSubtarget::FlatScratchInsts' data-ref="llvm::GCNSubtarget::FlatScratchInsts">FlatScratchInsts</a>(<b>false</b>),</td></tr>
<tr><th id="238">238</th><td>    <a class="member" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget::ScalarFlatScratchInsts" title='llvm::GCNSubtarget::ScalarFlatScratchInsts' data-ref="llvm::GCNSubtarget::ScalarFlatScratchInsts">ScalarFlatScratchInsts</a>(<b>false</b>),</td></tr>
<tr><th id="239">239</th><td>    <a class="member" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget::AddNoCarryInsts" title='llvm::GCNSubtarget::AddNoCarryInsts' data-ref="llvm::GCNSubtarget::AddNoCarryInsts">AddNoCarryInsts</a>(<b>false</b>),</td></tr>
<tr><th id="240">240</th><td>    <a class="member" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget::HasUnpackedD16VMem" title='llvm::GCNSubtarget::HasUnpackedD16VMem' data-ref="llvm::GCNSubtarget::HasUnpackedD16VMem">HasUnpackedD16VMem</a>(<b>false</b>),</td></tr>
<tr><th id="241">241</th><td>    <a class="member" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget::LDSMisalignedBug" title='llvm::GCNSubtarget::LDSMisalignedBug' data-ref="llvm::GCNSubtarget::LDSMisalignedBug">LDSMisalignedBug</a>(<b>false</b>),</td></tr>
<tr><th id="242">242</th><td></td></tr>
<tr><th id="243">243</th><td>    <a class="member" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget::ScalarizeGlobal" title='llvm::GCNSubtarget::ScalarizeGlobal' data-ref="llvm::GCNSubtarget::ScalarizeGlobal">ScalarizeGlobal</a>(<b>false</b>),</td></tr>
<tr><th id="244">244</th><td></td></tr>
<tr><th id="245">245</th><td>    <a class="member" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget::HasVcmpxPermlaneHazard" title='llvm::GCNSubtarget::HasVcmpxPermlaneHazard' data-ref="llvm::GCNSubtarget::HasVcmpxPermlaneHazard">HasVcmpxPermlaneHazard</a>(<b>false</b>),</td></tr>
<tr><th id="246">246</th><td>    <a class="member" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget::HasVMEMtoScalarWriteHazard" title='llvm::GCNSubtarget::HasVMEMtoScalarWriteHazard' data-ref="llvm::GCNSubtarget::HasVMEMtoScalarWriteHazard">HasVMEMtoScalarWriteHazard</a>(<b>false</b>),</td></tr>
<tr><th id="247">247</th><td>    <a class="member" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget::HasSMEMtoVectorWriteHazard" title='llvm::GCNSubtarget::HasSMEMtoVectorWriteHazard' data-ref="llvm::GCNSubtarget::HasSMEMtoVectorWriteHazard">HasSMEMtoVectorWriteHazard</a>(<b>false</b>),</td></tr>
<tr><th id="248">248</th><td>    <a class="member" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget::HasInstFwdPrefetchBug" title='llvm::GCNSubtarget::HasInstFwdPrefetchBug' data-ref="llvm::GCNSubtarget::HasInstFwdPrefetchBug">HasInstFwdPrefetchBug</a>(<b>false</b>),</td></tr>
<tr><th id="249">249</th><td>    <a class="member" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget::HasVcmpxExecWARHazard" title='llvm::GCNSubtarget::HasVcmpxExecWARHazard' data-ref="llvm::GCNSubtarget::HasVcmpxExecWARHazard">HasVcmpxExecWARHazard</a>(<b>false</b>),</td></tr>
<tr><th id="250">250</th><td>    <a class="member" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget::HasLdsBranchVmemWARHazard" title='llvm::GCNSubtarget::HasLdsBranchVmemWARHazard' data-ref="llvm::GCNSubtarget::HasLdsBranchVmemWARHazard">HasLdsBranchVmemWARHazard</a>(<b>false</b>),</td></tr>
<tr><th id="251">251</th><td>    <a class="member" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget::HasNSAtoVMEMBug" title='llvm::GCNSubtarget::HasNSAtoVMEMBug' data-ref="llvm::GCNSubtarget::HasNSAtoVMEMBug">HasNSAtoVMEMBug</a>(<b>false</b>),</td></tr>
<tr><th id="252">252</th><td>    <a class="member" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget::HasFlatSegmentOffsetBug" title='llvm::GCNSubtarget::HasFlatSegmentOffsetBug' data-ref="llvm::GCNSubtarget::HasFlatSegmentOffsetBug">HasFlatSegmentOffsetBug</a>(<b>false</b>),</td></tr>
<tr><th id="253">253</th><td></td></tr>
<tr><th id="254">254</th><td>    <a class="member" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget::FeatureDisable" title='llvm::GCNSubtarget::FeatureDisable' data-ref="llvm::GCNSubtarget::FeatureDisable">FeatureDisable</a>(<b>false</b>),</td></tr>
<tr><th id="255">255</th><td>    InstrInfo(initializeSubtargetDependencies(TT, GPU, FS)),</td></tr>
<tr><th id="256">256</th><td>    <a class="member" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget::TLInfo" title='llvm::GCNSubtarget::TLInfo' data-ref="llvm::GCNSubtarget::TLInfo">TLInfo</a><a class="ref" href="SIISelLowering.h.html#_ZN4llvm16SITargetLoweringC1ERKNS_13TargetMachineERKNS_12GCNSubtargetE" title='llvm::SITargetLowering::SITargetLowering' data-ref="_ZN4llvm16SITargetLoweringC1ERKNS_13TargetMachineERKNS_12GCNSubtargetE">(</a><a class="local col3 ref" href="#13TM" title='TM' data-ref="13TM">TM</a>, *<b>this</b>),</td></tr>
<tr><th id="257">257</th><td>    <a class="member" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget::FrameLowering" title='llvm::GCNSubtarget::FrameLowering' data-ref="llvm::GCNSubtarget::FrameLowering">FrameLowering</a><a class="ref" href="SIFrameLowering.h.html#_ZN4llvm15SIFrameLoweringC1ENS_19TargetFrameLowering14StackDirectionEjij" title='llvm::SIFrameLowering::SIFrameLowering' data-ref="_ZN4llvm15SIFrameLoweringC1ENS_19TargetFrameLowering14StackDirectionEjij">(</a><a class="type" href="../../../include/llvm/CodeGen/TargetFrameLowering.h.html#llvm::TargetFrameLowering" title='llvm::TargetFrameLowering' data-ref="llvm::TargetFrameLowering">TargetFrameLowering</a>::<a class="enum" href="../../../include/llvm/CodeGen/TargetFrameLowering.h.html#llvm::TargetFrameLowering::StackDirection::StackGrowsUp" title='llvm::TargetFrameLowering::StackDirection::StackGrowsUp' data-ref="llvm::TargetFrameLowering::StackDirection::StackGrowsUp">StackGrowsUp</a>, <a class="member" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget17getStackAlignmentEv" title='llvm::GCNSubtarget::getStackAlignment' data-ref="_ZNK4llvm12GCNSubtarget17getStackAlignmentEv">getStackAlignment</a>(), <var>0</var>) {</td></tr>
<tr><th id="258">258</th><td>  <a class="member" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget::CallLoweringInfo" title='llvm::GCNSubtarget::CallLoweringInfo' data-ref="llvm::GCNSubtarget::CallLoweringInfo">CallLoweringInfo</a>.<a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNSt10unique_ptr5resetENSt15__uniq_ptr_implIT_T0_E7pointerE" title='std::unique_ptr::reset' data-ref="_ZNSt10unique_ptr5resetENSt15__uniq_ptr_implIT_T0_E7pointerE">reset</a>(<b>new</b> <a class="type" href="AMDGPUCallLowering.h.html#llvm::AMDGPUCallLowering" title='llvm::AMDGPUCallLowering' data-ref="llvm::AMDGPUCallLowering">AMDGPUCallLowering</a><a class="ref" href="AMDGPUCallLowering.h.html#_ZN4llvm18AMDGPUCallLoweringC1ERKNS_20AMDGPUTargetLoweringE" title='llvm::AMDGPUCallLowering::AMDGPUCallLowering' data-ref="_ZN4llvm18AMDGPUCallLoweringC1ERKNS_20AMDGPUTargetLoweringE">(</a>*<a class="member" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget17getTargetLoweringEv" title='llvm::GCNSubtarget::getTargetLowering' data-ref="_ZNK4llvm12GCNSubtarget17getTargetLoweringEv">getTargetLowering</a>()));</td></tr>
<tr><th id="259">259</th><td>  <a class="member" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget::Legalizer" title='llvm::GCNSubtarget::Legalizer' data-ref="llvm::GCNSubtarget::Legalizer">Legalizer</a>.<a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNSt10unique_ptr5resetENSt15__uniq_ptr_implIT_T0_E7pointerE" title='std::unique_ptr::reset' data-ref="_ZNSt10unique_ptr5resetENSt15__uniq_ptr_implIT_T0_E7pointerE">reset</a>(<b>new</b> <a class="type" href="AMDGPULegalizerInfo.h.html#llvm::AMDGPULegalizerInfo" title='llvm::AMDGPULegalizerInfo' data-ref="llvm::AMDGPULegalizerInfo">AMDGPULegalizerInfo</a><a class="ref" href="AMDGPULegalizerInfo.h.html#_ZN4llvm19AMDGPULegalizerInfoC1ERKNS_12GCNSubtargetERKNS_16GCNTargetMachineE" title='llvm::AMDGPULegalizerInfo::AMDGPULegalizerInfo' data-ref="_ZN4llvm19AMDGPULegalizerInfoC1ERKNS_12GCNSubtargetERKNS_16GCNTargetMachineE">(</a>*<b>this</b>, <a class="local col3 ref" href="#13TM" title='TM' data-ref="13TM">TM</a>));</td></tr>
<tr><th id="260">260</th><td>  RegBankInfo.reset(<b>new</b> <span class='error' title="no matching constructor for initialization of &apos;llvm::AMDGPURegisterBankInfo&apos;">AMDGPURegisterBankInfo</span>(*getRegisterInfo()));</td></tr>
<tr><th id="261">261</th><td>  <a class="member" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget::InstSelector" title='llvm::GCNSubtarget::InstSelector' data-ref="llvm::GCNSubtarget::InstSelector">InstSelector</a>.<a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNSt10unique_ptr5resetENSt15__uniq_ptr_implIT_T0_E7pointerE" title='std::unique_ptr::reset' data-ref="_ZNSt10unique_ptr5resetENSt15__uniq_ptr_implIT_T0_E7pointerE">reset</a>(<b>new</b> <a class="type" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector" title='llvm::AMDGPUInstructionSelector' data-ref="llvm::AMDGPUInstructionSelector">AMDGPUInstructionSelector</a><a class="ref" href="AMDGPUInstructionSelector.h.html#_ZN4llvm25AMDGPUInstructionSelectorC1ERKNS_12GCNSubtargetERKNS_22AMDGPURegisterBankInfoERKNS_19AMDGPUTargetMachineE" title='llvm::AMDGPUInstructionSelector::AMDGPUInstructionSelector' data-ref="_ZN4llvm25AMDGPUInstructionSelectorC1ERKNS_12GCNSubtargetERKNS_22AMDGPURegisterBankInfoERKNS_19AMDGPUTargetMachineE">(</a></td></tr>
<tr><th id="262">262</th><td>  *<b>this</b>, *<b>static_cast</b>&lt;<a class="type" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo" title='llvm::AMDGPURegisterBankInfo' data-ref="llvm::AMDGPURegisterBankInfo">AMDGPURegisterBankInfo</a> *&gt;(<a class="member" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget::RegBankInfo" title='llvm::GCNSubtarget::RegBankInfo' data-ref="llvm::GCNSubtarget::RegBankInfo">RegBankInfo</a>.<a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptr3getEv" title='std::unique_ptr::get' data-ref="_ZNKSt10unique_ptr3getEv">get</a>()), <a class="local col3 ref" href="#13TM" title='TM' data-ref="13TM">TM</a>));</td></tr>
<tr><th id="263">263</th><td>}</td></tr>
<tr><th id="264">264</th><td></td></tr>
<tr><th id="265">265</th><td><em>unsigned</em> <a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a>::<dfn class="decl def" id="_ZNK4llvm12GCNSubtarget19getConstantBusLimitEj" title='llvm::GCNSubtarget::getConstantBusLimit' data-ref="_ZNK4llvm12GCNSubtarget19getConstantBusLimitEj">getConstantBusLimit</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="14Opcode" title='Opcode' data-type='unsigned int' data-ref="14Opcode">Opcode</dfn>) <em>const</em> {</td></tr>
<tr><th id="266">266</th><td>  <b>if</b> (<a class="member" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget13getGenerationEv" title='llvm::GCNSubtarget::getGeneration' data-ref="_ZNK4llvm12GCNSubtarget13getGenerationEv">getGeneration</a>() &lt; <a class="enum" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget::Generation::GFX10" title='llvm::AMDGPUSubtarget::Generation::GFX10' data-ref="llvm::AMDGPUSubtarget::Generation::GFX10">GFX10</a>)</td></tr>
<tr><th id="267">267</th><td>    <b>return</b> <var>1</var>;</td></tr>
<tr><th id="268">268</th><td></td></tr>
<tr><th id="269">269</th><td>  <b>switch</b> (<a class="local col4 ref" href="#14Opcode" title='Opcode' data-ref="14Opcode">Opcode</a>) {</td></tr>
<tr><th id="270">270</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;V_LSHLREV_B64&apos; in namespace &apos;llvm::AMDGPU&apos;">V_LSHLREV_B64</span>:</td></tr>
<tr><th id="271">271</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;V_LSHLREV_B64_gfx10&apos; in namespace &apos;llvm::AMDGPU&apos;">V_LSHLREV_B64_gfx10</span>:</td></tr>
<tr><th id="272">272</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;V_LSHL_B64&apos; in namespace &apos;llvm::AMDGPU&apos;">V_LSHL_B64</span>:</td></tr>
<tr><th id="273">273</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;V_LSHRREV_B64&apos; in namespace &apos;llvm::AMDGPU&apos;">V_LSHRREV_B64</span>:</td></tr>
<tr><th id="274">274</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;V_LSHRREV_B64_gfx10&apos; in namespace &apos;llvm::AMDGPU&apos;">V_LSHRREV_B64_gfx10</span>:</td></tr>
<tr><th id="275">275</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;V_LSHR_B64&apos; in namespace &apos;llvm::AMDGPU&apos;">V_LSHR_B64</span>:</td></tr>
<tr><th id="276">276</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;V_ASHRREV_I64&apos; in namespace &apos;llvm::AMDGPU&apos;">V_ASHRREV_I64</span>:</td></tr>
<tr><th id="277">277</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;V_ASHRREV_I64_gfx10&apos; in namespace &apos;llvm::AMDGPU&apos;">V_ASHRREV_I64_gfx10</span>:</td></tr>
<tr><th id="278">278</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;V_ASHR_I64&apos; in namespace &apos;llvm::AMDGPU&apos;">V_ASHR_I64</span>:</td></tr>
<tr><th id="279">279</th><td>    <b>return</b> <var>1</var>;</td></tr>
<tr><th id="280">280</th><td>  }</td></tr>
<tr><th id="281">281</th><td></td></tr>
<tr><th id="282">282</th><td>  <b>return</b> <var>2</var>;</td></tr>
<tr><th id="283">283</th><td>}</td></tr>
<tr><th id="284">284</th><td></td></tr>
<tr><th id="285">285</th><td><em>unsigned</em> <a class="type" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget" title='llvm::AMDGPUSubtarget' data-ref="llvm::AMDGPUSubtarget">AMDGPUSubtarget</a>::<dfn class="decl def" id="_ZNK4llvm15AMDGPUSubtarget31getMaxLocalMemSizeWithWaveCountEjRKNS_8FunctionE" title='llvm::AMDGPUSubtarget::getMaxLocalMemSizeWithWaveCount' data-ref="_ZNK4llvm15AMDGPUSubtarget31getMaxLocalMemSizeWithWaveCountEjRKNS_8FunctionE">getMaxLocalMemSizeWithWaveCount</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="15NWaves" title='NWaves' data-type='unsigned int' data-ref="15NWaves">NWaves</dfn>,</td></tr>
<tr><th id="286">286</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/Function.h.html#llvm::Function" title='llvm::Function' data-ref="llvm::Function">Function</a> &amp;<dfn class="local col6 decl" id="16F" title='F' data-type='const llvm::Function &amp;' data-ref="16F">F</dfn>) <em>const</em> {</td></tr>
<tr><th id="287">287</th><td>  <b>if</b> (<a class="local col5 ref" href="#15NWaves" title='NWaves' data-ref="15NWaves">NWaves</a> == <var>1</var>)</td></tr>
<tr><th id="288">288</th><td>    <b>return</b> <a class="member" href="AMDGPUSubtarget.h.html#_ZNK4llvm15AMDGPUSubtarget18getLocalMemorySizeEv" title='llvm::AMDGPUSubtarget::getLocalMemorySize' data-ref="_ZNK4llvm15AMDGPUSubtarget18getLocalMemorySizeEv">getLocalMemorySize</a>();</td></tr>
<tr><th id="289">289</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="17WorkGroupSize" title='WorkGroupSize' data-type='unsigned int' data-ref="17WorkGroupSize">WorkGroupSize</dfn> = <a class="member" href="#_ZNK4llvm15AMDGPUSubtarget21getFlatWorkGroupSizesERKNS_8FunctionE" title='llvm::AMDGPUSubtarget::getFlatWorkGroupSizes' data-ref="_ZNK4llvm15AMDGPUSubtarget21getFlatWorkGroupSizesERKNS_8FunctionE">getFlatWorkGroupSizes</a>(<a class="local col6 ref" href="#16F" title='F' data-ref="16F">F</a>).<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;unsigned int, unsigned int&gt;::second' data-ref="std::pair::second">second</a>;</td></tr>
<tr><th id="290">290</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="18WorkGroupsPerCu" title='WorkGroupsPerCu' data-type='unsigned int' data-ref="18WorkGroupsPerCu">WorkGroupsPerCu</dfn> = <a class="virtual member" href="AMDGPUSubtarget.h.html#_ZNK4llvm15AMDGPUSubtarget21getMaxWorkGroupsPerCUEj" title='llvm::AMDGPUSubtarget::getMaxWorkGroupsPerCU' data-ref="_ZNK4llvm15AMDGPUSubtarget21getMaxWorkGroupsPerCUEj">getMaxWorkGroupsPerCU</a>(<a class="local col7 ref" href="#17WorkGroupSize" title='WorkGroupSize' data-ref="17WorkGroupSize">WorkGroupSize</a>);</td></tr>
<tr><th id="291">291</th><td>  <b>if</b> (!<a class="local col8 ref" href="#18WorkGroupsPerCu" title='WorkGroupsPerCu' data-ref="18WorkGroupsPerCu">WorkGroupsPerCu</a>)</td></tr>
<tr><th id="292">292</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="293">293</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="19MaxWaves" title='MaxWaves' data-type='unsigned int' data-ref="19MaxWaves">MaxWaves</dfn> = <a class="member" href="AMDGPUSubtarget.h.html#_ZNK4llvm15AMDGPUSubtarget16getMaxWavesPerEUEv" title='llvm::AMDGPUSubtarget::getMaxWavesPerEU' data-ref="_ZNK4llvm15AMDGPUSubtarget16getMaxWavesPerEUEv">getMaxWavesPerEU</a>();</td></tr>
<tr><th id="294">294</th><td>  <b>return</b> <a class="member" href="AMDGPUSubtarget.h.html#_ZNK4llvm15AMDGPUSubtarget18getLocalMemorySizeEv" title='llvm::AMDGPUSubtarget::getLocalMemorySize' data-ref="_ZNK4llvm15AMDGPUSubtarget18getLocalMemorySizeEv">getLocalMemorySize</a>() * <a class="local col9 ref" href="#19MaxWaves" title='MaxWaves' data-ref="19MaxWaves">MaxWaves</a> / <a class="local col8 ref" href="#18WorkGroupsPerCu" title='WorkGroupsPerCu' data-ref="18WorkGroupsPerCu">WorkGroupsPerCu</a> / <a class="local col5 ref" href="#15NWaves" title='NWaves' data-ref="15NWaves">NWaves</a>;</td></tr>
<tr><th id="295">295</th><td>}</td></tr>
<tr><th id="296">296</th><td></td></tr>
<tr><th id="297">297</th><td><em>unsigned</em> <a class="type" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget" title='llvm::AMDGPUSubtarget' data-ref="llvm::AMDGPUSubtarget">AMDGPUSubtarget</a>::<dfn class="decl def" id="_ZNK4llvm15AMDGPUSubtarget28getOccupancyWithLocalMemSizeEjRKNS_8FunctionE" title='llvm::AMDGPUSubtarget::getOccupancyWithLocalMemSize' data-ref="_ZNK4llvm15AMDGPUSubtarget28getOccupancyWithLocalMemSizeEjRKNS_8FunctionE">getOccupancyWithLocalMemSize</dfn>(<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col0 decl" id="20Bytes" title='Bytes' data-type='uint32_t' data-ref="20Bytes">Bytes</dfn>,</td></tr>
<tr><th id="298">298</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/Function.h.html#llvm::Function" title='llvm::Function' data-ref="llvm::Function">Function</a> &amp;<dfn class="local col1 decl" id="21F" title='F' data-type='const llvm::Function &amp;' data-ref="21F">F</dfn>) <em>const</em> {</td></tr>
<tr><th id="299">299</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="22WorkGroupSize" title='WorkGroupSize' data-type='unsigned int' data-ref="22WorkGroupSize">WorkGroupSize</dfn> = <a class="member" href="#_ZNK4llvm15AMDGPUSubtarget21getFlatWorkGroupSizesERKNS_8FunctionE" title='llvm::AMDGPUSubtarget::getFlatWorkGroupSizes' data-ref="_ZNK4llvm15AMDGPUSubtarget21getFlatWorkGroupSizesERKNS_8FunctionE">getFlatWorkGroupSizes</a>(<a class="local col1 ref" href="#21F" title='F' data-ref="21F">F</a>).<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;unsigned int, unsigned int&gt;::second' data-ref="std::pair::second">second</a>;</td></tr>
<tr><th id="300">300</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="23WorkGroupsPerCu" title='WorkGroupsPerCu' data-type='unsigned int' data-ref="23WorkGroupsPerCu">WorkGroupsPerCu</dfn> = <a class="virtual member" href="AMDGPUSubtarget.h.html#_ZNK4llvm15AMDGPUSubtarget21getMaxWorkGroupsPerCUEj" title='llvm::AMDGPUSubtarget::getMaxWorkGroupsPerCU' data-ref="_ZNK4llvm15AMDGPUSubtarget21getMaxWorkGroupsPerCUEj">getMaxWorkGroupsPerCU</a>(<a class="local col2 ref" href="#22WorkGroupSize" title='WorkGroupSize' data-ref="22WorkGroupSize">WorkGroupSize</a>);</td></tr>
<tr><th id="301">301</th><td>  <b>if</b> (!<a class="local col3 ref" href="#23WorkGroupsPerCu" title='WorkGroupsPerCu' data-ref="23WorkGroupsPerCu">WorkGroupsPerCu</a>)</td></tr>
<tr><th id="302">302</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="303">303</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="24MaxWaves" title='MaxWaves' data-type='unsigned int' data-ref="24MaxWaves">MaxWaves</dfn> = <a class="member" href="AMDGPUSubtarget.h.html#_ZNK4llvm15AMDGPUSubtarget16getMaxWavesPerEUEv" title='llvm::AMDGPUSubtarget::getMaxWavesPerEU' data-ref="_ZNK4llvm15AMDGPUSubtarget16getMaxWavesPerEUEv">getMaxWavesPerEU</a>();</td></tr>
<tr><th id="304">304</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="25Limit" title='Limit' data-type='unsigned int' data-ref="25Limit">Limit</dfn> = <a class="member" href="AMDGPUSubtarget.h.html#_ZNK4llvm15AMDGPUSubtarget18getLocalMemorySizeEv" title='llvm::AMDGPUSubtarget::getLocalMemorySize' data-ref="_ZNK4llvm15AMDGPUSubtarget18getLocalMemorySizeEv">getLocalMemorySize</a>() * <a class="local col4 ref" href="#24MaxWaves" title='MaxWaves' data-ref="24MaxWaves">MaxWaves</a> / <a class="local col3 ref" href="#23WorkGroupsPerCu" title='WorkGroupsPerCu' data-ref="23WorkGroupsPerCu">WorkGroupsPerCu</a>;</td></tr>
<tr><th id="305">305</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="26NumWaves" title='NumWaves' data-type='unsigned int' data-ref="26NumWaves">NumWaves</dfn> = <a class="local col5 ref" href="#25Limit" title='Limit' data-ref="25Limit">Limit</a> / (<a class="local col0 ref" href="#20Bytes" title='Bytes' data-ref="20Bytes">Bytes</a> ? <a class="local col0 ref" href="#20Bytes" title='Bytes' data-ref="20Bytes">Bytes</a> : <var>1u</var>);</td></tr>
<tr><th id="306">306</th><td>  <a class="local col6 ref" href="#26NumWaves" title='NumWaves' data-ref="26NumWaves">NumWaves</a> = <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3minRKT_S1_" title='std::min' data-ref="_ZSt3minRKT_S1_">min</a>(<a class="local col6 ref" href="#26NumWaves" title='NumWaves' data-ref="26NumWaves">NumWaves</a>, <a class="local col4 ref" href="#24MaxWaves" title='MaxWaves' data-ref="24MaxWaves">MaxWaves</a>);</td></tr>
<tr><th id="307">307</th><td>  <a class="local col6 ref" href="#26NumWaves" title='NumWaves' data-ref="26NumWaves">NumWaves</a> = <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3maxRKT_S1_" title='std::max' data-ref="_ZSt3maxRKT_S1_">max</a>(<a class="local col6 ref" href="#26NumWaves" title='NumWaves' data-ref="26NumWaves">NumWaves</a>, <var>1u</var>);</td></tr>
<tr><th id="308">308</th><td>  <b>return</b> <a class="local col6 ref" href="#26NumWaves" title='NumWaves' data-ref="26NumWaves">NumWaves</a>;</td></tr>
<tr><th id="309">309</th><td>}</td></tr>
<tr><th id="310">310</th><td></td></tr>
<tr><th id="311">311</th><td><em>unsigned</em></td></tr>
<tr><th id="312">312</th><td><a class="type" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget" title='llvm::AMDGPUSubtarget' data-ref="llvm::AMDGPUSubtarget">AMDGPUSubtarget</a>::<dfn class="decl def" id="_ZNK4llvm15AMDGPUSubtarget28getOccupancyWithLocalMemSizeERKNS_15MachineFunctionE" title='llvm::AMDGPUSubtarget::getOccupancyWithLocalMemSize' data-ref="_ZNK4llvm15AMDGPUSubtarget28getOccupancyWithLocalMemSizeERKNS_15MachineFunctionE">getOccupancyWithLocalMemSize</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col7 decl" id="27MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="27MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="313">313</th><td>  <em>const</em> <em>auto</em> *<dfn class="local col8 decl" id="28MFI" title='MFI' data-type='const llvm::SIMachineFunctionInfo *' data-ref="28MFI">MFI</dfn> = <a class="local col7 ref" href="#27MF" title='MF' data-ref="27MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZNK4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo">SIMachineFunctionInfo</a>&gt;();</td></tr>
<tr><th id="314">314</th><td>  <b>return</b> <a class="member" href="#_ZNK4llvm15AMDGPUSubtarget28getOccupancyWithLocalMemSizeEjRKNS_8FunctionE" title='llvm::AMDGPUSubtarget::getOccupancyWithLocalMemSize' data-ref="_ZNK4llvm15AMDGPUSubtarget28getOccupancyWithLocalMemSizeEjRKNS_8FunctionE">getOccupancyWithLocalMemSize</a>(<a class="local col8 ref" href="#28MFI" title='MFI' data-ref="28MFI">MFI</a>-&gt;<a class="ref" href="AMDGPUMachineFunction.h.html#_ZNK4llvm21AMDGPUMachineFunction10getLDSSizeEv" title='llvm::AMDGPUMachineFunction::getLDSSize' data-ref="_ZNK4llvm21AMDGPUMachineFunction10getLDSSizeEv">getLDSSize</a>(), <a class="local col7 ref" href="#27MF" title='MF' data-ref="27MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>());</td></tr>
<tr><th id="315">315</th><td>}</td></tr>
<tr><th id="316">316</th><td></td></tr>
<tr><th id="317">317</th><td><span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>unsigned</em>, <em>unsigned</em>&gt;</td></tr>
<tr><th id="318">318</th><td><a class="type" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget" title='llvm::AMDGPUSubtarget' data-ref="llvm::AMDGPUSubtarget">AMDGPUSubtarget</a>::<dfn class="decl def" id="_ZNK4llvm15AMDGPUSubtarget27getDefaultFlatWorkGroupSizeEj" title='llvm::AMDGPUSubtarget::getDefaultFlatWorkGroupSize' data-ref="_ZNK4llvm15AMDGPUSubtarget27getDefaultFlatWorkGroupSizeEj">getDefaultFlatWorkGroupSize</dfn>(<span class="namespace">CallingConv::</span><a class="typedef" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID">ID</a> <dfn class="local col9 decl" id="29CC" title='CC' data-type='CallingConv::ID' data-ref="29CC">CC</dfn>) <em>const</em> {</td></tr>
<tr><th id="319">319</th><td>  <b>switch</b> (<a class="local col9 ref" href="#29CC" title='CC' data-ref="29CC">CC</a>) {</td></tr>
<tr><th id="320">320</th><td>  <b>case</b> <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::AMDGPU_CS" title='llvm::CallingConv::AMDGPU_CS' data-ref="llvm::CallingConv::AMDGPU_CS">AMDGPU_CS</a>:</td></tr>
<tr><th id="321">321</th><td>  <b>case</b> <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::AMDGPU_KERNEL" title='llvm::CallingConv::AMDGPU_KERNEL' data-ref="llvm::CallingConv::AMDGPU_KERNEL">AMDGPU_KERNEL</a>:</td></tr>
<tr><th id="322">322</th><td>  <b>case</b> <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::SPIR_KERNEL" title='llvm::CallingConv::SPIR_KERNEL' data-ref="llvm::CallingConv::SPIR_KERNEL">SPIR_KERNEL</a>:</td></tr>
<tr><th id="323">323</th><td>    <b>return</b> <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(<a class="member" href="AMDGPUSubtarget.h.html#_ZNK4llvm15AMDGPUSubtarget16getWavefrontSizeEv" title='llvm::AMDGPUSubtarget::getWavefrontSize' data-ref="_ZNK4llvm15AMDGPUSubtarget16getWavefrontSizeEv">getWavefrontSize</a>() * <var>2</var>,</td></tr>
<tr><th id="324">324</th><td>                          <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3maxRKT_S1_" title='std::max' data-ref="_ZSt3maxRKT_S1_">max</a>(<a class="member" href="AMDGPUSubtarget.h.html#_ZNK4llvm15AMDGPUSubtarget16getWavefrontSizeEv" title='llvm::AMDGPUSubtarget::getWavefrontSize' data-ref="_ZNK4llvm15AMDGPUSubtarget16getWavefrontSizeEv">getWavefrontSize</a>() * <var>4</var>, <var>256u</var>));</td></tr>
<tr><th id="325">325</th><td>  <b>case</b> <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::AMDGPU_VS" title='llvm::CallingConv::AMDGPU_VS' data-ref="llvm::CallingConv::AMDGPU_VS">AMDGPU_VS</a>:</td></tr>
<tr><th id="326">326</th><td>  <b>case</b> <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::AMDGPU_LS" title='llvm::CallingConv::AMDGPU_LS' data-ref="llvm::CallingConv::AMDGPU_LS">AMDGPU_LS</a>:</td></tr>
<tr><th id="327">327</th><td>  <b>case</b> <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::AMDGPU_HS" title='llvm::CallingConv::AMDGPU_HS' data-ref="llvm::CallingConv::AMDGPU_HS">AMDGPU_HS</a>:</td></tr>
<tr><th id="328">328</th><td>  <b>case</b> <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::AMDGPU_ES" title='llvm::CallingConv::AMDGPU_ES' data-ref="llvm::CallingConv::AMDGPU_ES">AMDGPU_ES</a>:</td></tr>
<tr><th id="329">329</th><td>  <b>case</b> <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::AMDGPU_GS" title='llvm::CallingConv::AMDGPU_GS' data-ref="llvm::CallingConv::AMDGPU_GS">AMDGPU_GS</a>:</td></tr>
<tr><th id="330">330</th><td>  <b>case</b> <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::AMDGPU_PS" title='llvm::CallingConv::AMDGPU_PS' data-ref="llvm::CallingConv::AMDGPU_PS">AMDGPU_PS</a>:</td></tr>
<tr><th id="331">331</th><td>    <b>return</b> <a class="ref fake" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOSt4pairIT_T0_E" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOSt4pairIT_T0_E"></a><span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(<var>1</var>, <a class="member" href="AMDGPUSubtarget.h.html#_ZNK4llvm15AMDGPUSubtarget16getWavefrontSizeEv" title='llvm::AMDGPUSubtarget::getWavefrontSize' data-ref="_ZNK4llvm15AMDGPUSubtarget16getWavefrontSizeEv">getWavefrontSize</a>());</td></tr>
<tr><th id="332">332</th><td>  <b>default</b>:</td></tr>
<tr><th id="333">333</th><td>    <b>return</b> <a class="ref fake" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOSt4pairIT_T0_E" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOSt4pairIT_T0_E"></a><span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(<var>1</var>, <var>16</var> * <a class="member" href="AMDGPUSubtarget.h.html#_ZNK4llvm15AMDGPUSubtarget16getWavefrontSizeEv" title='llvm::AMDGPUSubtarget::getWavefrontSize' data-ref="_ZNK4llvm15AMDGPUSubtarget16getWavefrontSizeEv">getWavefrontSize</a>());</td></tr>
<tr><th id="334">334</th><td>  }</td></tr>
<tr><th id="335">335</th><td>}</td></tr>
<tr><th id="336">336</th><td></td></tr>
<tr><th id="337">337</th><td><span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>unsigned</em>, <em>unsigned</em>&gt; <a class="type" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget" title='llvm::AMDGPUSubtarget' data-ref="llvm::AMDGPUSubtarget">AMDGPUSubtarget</a>::<dfn class="decl def" id="_ZNK4llvm15AMDGPUSubtarget21getFlatWorkGroupSizesERKNS_8FunctionE" title='llvm::AMDGPUSubtarget::getFlatWorkGroupSizes' data-ref="_ZNK4llvm15AMDGPUSubtarget21getFlatWorkGroupSizesERKNS_8FunctionE">getFlatWorkGroupSizes</dfn>(</td></tr>
<tr><th id="338">338</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/Function.h.html#llvm::Function" title='llvm::Function' data-ref="llvm::Function">Function</a> &amp;<dfn class="local col0 decl" id="30F" title='F' data-type='const llvm::Function &amp;' data-ref="30F">F</dfn>) <em>const</em> {</td></tr>
<tr><th id="339">339</th><td>  <i>// FIXME: 1024 if function.</i></td></tr>
<tr><th id="340">340</th><td><i>  // Default minimum/maximum flat work group sizes.</i></td></tr>
<tr><th id="341">341</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>unsigned</em>, <em>unsigned</em>&gt; <dfn class="local col1 decl" id="31Default" title='Default' data-type='std::pair&lt;unsigned int, unsigned int&gt;' data-ref="31Default">Default</dfn> =</td></tr>
<tr><th id="342">342</th><td>    <a class="member" href="#_ZNK4llvm15AMDGPUSubtarget27getDefaultFlatWorkGroupSizeEj" title='llvm::AMDGPUSubtarget::getDefaultFlatWorkGroupSize' data-ref="_ZNK4llvm15AMDGPUSubtarget27getDefaultFlatWorkGroupSizeEj">getDefaultFlatWorkGroupSize</a>(<a class="local col0 ref" href="#30F" title='F' data-ref="30F">F</a>.<a class="ref" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14getCallingConvEv" title='llvm::Function::getCallingConv' data-ref="_ZNK4llvm8Function14getCallingConvEv">getCallingConv</a>());</td></tr>
<tr><th id="343">343</th><td></td></tr>
<tr><th id="344">344</th><td>  <i>// Requested minimum/maximum flat work group sizes.</i></td></tr>
<tr><th id="345">345</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>unsigned</em>, <em>unsigned</em>&gt; <dfn class="local col2 decl" id="32Requested" title='Requested' data-type='std::pair&lt;unsigned int, unsigned int&gt;' data-ref="32Requested">Requested</dfn> = <a class="ref fake" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOSt4pairIT_T0_E" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOSt4pairIT_T0_E"></a><span class="namespace">AMDGPU::</span><a class="ref" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU23getIntegerPairAttributeERKNS_8FunctionENS_9StringRefESt4pairIiiEb" title='llvm::AMDGPU::getIntegerPairAttribute' data-ref="_ZN4llvm6AMDGPU23getIntegerPairAttributeERKNS_8FunctionENS_9StringRefESt4pairIiiEb">getIntegerPairAttribute</a>(</td></tr>
<tr><th id="346">346</th><td>    <a class="local col0 ref" href="#30F" title='F' data-ref="30F">F</a>, <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"amdgpu-flat-work-group-size"</q>, <a class="ref fake" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1ERKSt4pairIT_T0_E" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1ERKSt4pairIT_T0_E"></a><a class="local col1 ref" href="#31Default" title='Default' data-ref="31Default">Default</a>);</td></tr>
<tr><th id="347">347</th><td></td></tr>
<tr><th id="348">348</th><td>  <i>// Make sure requested minimum is less than requested maximum.</i></td></tr>
<tr><th id="349">349</th><td>  <b>if</b> (<a class="local col2 ref" href="#32Requested" title='Requested' data-ref="32Requested">Requested</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;unsigned int, unsigned int&gt;::first' data-ref="std::pair::first">first</a> &gt; <a class="local col2 ref" href="#32Requested" title='Requested' data-ref="32Requested">Requested</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;unsigned int, unsigned int&gt;::second' data-ref="std::pair::second">second</a>)</td></tr>
<tr><th id="350">350</th><td>    <b>return</b> <a class="local col1 ref" href="#31Default" title='Default' data-ref="31Default">Default</a>;</td></tr>
<tr><th id="351">351</th><td></td></tr>
<tr><th id="352">352</th><td>  <i>// Make sure requested values do not violate subtarget's specifications.</i></td></tr>
<tr><th id="353">353</th><td>  <b>if</b> (<a class="local col2 ref" href="#32Requested" title='Requested' data-ref="32Requested">Requested</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;unsigned int, unsigned int&gt;::first' data-ref="std::pair::first">first</a> &lt; <a class="virtual member" href="AMDGPUSubtarget.h.html#_ZNK4llvm15AMDGPUSubtarget23getMinFlatWorkGroupSizeEv" title='llvm::AMDGPUSubtarget::getMinFlatWorkGroupSize' data-ref="_ZNK4llvm15AMDGPUSubtarget23getMinFlatWorkGroupSizeEv">getMinFlatWorkGroupSize</a>())</td></tr>
<tr><th id="354">354</th><td>    <b>return</b> <a class="local col1 ref" href="#31Default" title='Default' data-ref="31Default">Default</a>;</td></tr>
<tr><th id="355">355</th><td>  <b>if</b> (<a class="local col2 ref" href="#32Requested" title='Requested' data-ref="32Requested">Requested</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;unsigned int, unsigned int&gt;::second' data-ref="std::pair::second">second</a> &gt; <a class="virtual member" href="AMDGPUSubtarget.h.html#_ZNK4llvm15AMDGPUSubtarget23getMaxFlatWorkGroupSizeEv" title='llvm::AMDGPUSubtarget::getMaxFlatWorkGroupSize' data-ref="_ZNK4llvm15AMDGPUSubtarget23getMaxFlatWorkGroupSizeEv">getMaxFlatWorkGroupSize</a>())</td></tr>
<tr><th id="356">356</th><td>    <b>return</b> <a class="local col1 ref" href="#31Default" title='Default' data-ref="31Default">Default</a>;</td></tr>
<tr><th id="357">357</th><td></td></tr>
<tr><th id="358">358</th><td>  <b>return</b> <a class="local col2 ref" href="#32Requested" title='Requested' data-ref="32Requested">Requested</a>;</td></tr>
<tr><th id="359">359</th><td>}</td></tr>
<tr><th id="360">360</th><td></td></tr>
<tr><th id="361">361</th><td><span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>unsigned</em>, <em>unsigned</em>&gt; <a class="type" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget" title='llvm::AMDGPUSubtarget' data-ref="llvm::AMDGPUSubtarget">AMDGPUSubtarget</a>::<dfn class="decl def" id="_ZNK4llvm15AMDGPUSubtarget13getWavesPerEUERKNS_8FunctionE" title='llvm::AMDGPUSubtarget::getWavesPerEU' data-ref="_ZNK4llvm15AMDGPUSubtarget13getWavesPerEUERKNS_8FunctionE">getWavesPerEU</dfn>(</td></tr>
<tr><th id="362">362</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/Function.h.html#llvm::Function" title='llvm::Function' data-ref="llvm::Function">Function</a> &amp;<dfn class="local col3 decl" id="33F" title='F' data-type='const llvm::Function &amp;' data-ref="33F">F</dfn>) <em>const</em> {</td></tr>
<tr><th id="363">363</th><td>  <i>// Default minimum/maximum number of waves per execution unit.</i></td></tr>
<tr><th id="364">364</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>unsigned</em>, <em>unsigned</em>&gt; <dfn class="local col4 decl" id="34Default" title='Default' data-type='std::pair&lt;unsigned int, unsigned int&gt;' data-ref="34Default">Default</dfn><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOT_OT0_" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOT_OT0_">(</a><var>1</var>, <a class="member" href="AMDGPUSubtarget.h.html#_ZNK4llvm15AMDGPUSubtarget16getMaxWavesPerEUEv" title='llvm::AMDGPUSubtarget::getMaxWavesPerEU' data-ref="_ZNK4llvm15AMDGPUSubtarget16getMaxWavesPerEUEv">getMaxWavesPerEU</a>());</td></tr>
<tr><th id="365">365</th><td></td></tr>
<tr><th id="366">366</th><td>  <i>// Default/requested minimum/maximum flat work group sizes.</i></td></tr>
<tr><th id="367">367</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>unsigned</em>, <em>unsigned</em>&gt; <dfn class="local col5 decl" id="35FlatWorkGroupSizes" title='FlatWorkGroupSizes' data-type='std::pair&lt;unsigned int, unsigned int&gt;' data-ref="35FlatWorkGroupSizes">FlatWorkGroupSizes</dfn> = <a class="member" href="#_ZNK4llvm15AMDGPUSubtarget21getFlatWorkGroupSizesERKNS_8FunctionE" title='llvm::AMDGPUSubtarget::getFlatWorkGroupSizes' data-ref="_ZNK4llvm15AMDGPUSubtarget21getFlatWorkGroupSizesERKNS_8FunctionE">getFlatWorkGroupSizes</a>(<a class="local col3 ref" href="#33F" title='F' data-ref="33F">F</a>);</td></tr>
<tr><th id="368">368</th><td></td></tr>
<tr><th id="369">369</th><td>  <i>// If minimum/maximum flat work group sizes were explicitly requested using</i></td></tr>
<tr><th id="370">370</th><td><i>  // "amdgpu-flat-work-group-size" attribute, then set default minimum/maximum</i></td></tr>
<tr><th id="371">371</th><td><i>  // number of waves per execution unit to values implied by requested</i></td></tr>
<tr><th id="372">372</th><td><i>  // minimum/maximum flat work group sizes.</i></td></tr>
<tr><th id="373">373</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="36MinImpliedByFlatWorkGroupSize" title='MinImpliedByFlatWorkGroupSize' data-type='unsigned int' data-ref="36MinImpliedByFlatWorkGroupSize">MinImpliedByFlatWorkGroupSize</dfn> =</td></tr>
<tr><th id="374">374</th><td>    <a class="virtual member" href="AMDGPUSubtarget.h.html#_ZNK4llvm15AMDGPUSubtarget16getMaxWavesPerEUEj" title='llvm::AMDGPUSubtarget::getMaxWavesPerEU' data-ref="_ZNK4llvm15AMDGPUSubtarget16getMaxWavesPerEUEj">getMaxWavesPerEU</a>(<a class="local col5 ref" href="#35FlatWorkGroupSizes" title='FlatWorkGroupSizes' data-ref="35FlatWorkGroupSizes">FlatWorkGroupSizes</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;unsigned int, unsigned int&gt;::second' data-ref="std::pair::second">second</a>);</td></tr>
<tr><th id="375">375</th><td>  <em>bool</em> <dfn class="local col7 decl" id="37RequestedFlatWorkGroupSize" title='RequestedFlatWorkGroupSize' data-type='bool' data-ref="37RequestedFlatWorkGroupSize">RequestedFlatWorkGroupSize</dfn> = <b>false</b>;</td></tr>
<tr><th id="376">376</th><td></td></tr>
<tr><th id="377">377</th><td>  <b>if</b> (<a class="local col3 ref" href="#33F" title='F' data-ref="33F">F</a>.<a class="ref" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14hasFnAttributeENS_9StringRefE" title='llvm::Function::hasFnAttribute' data-ref="_ZNK4llvm8Function14hasFnAttributeENS_9StringRefE">hasFnAttribute</a>(<a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"amdgpu-flat-work-group-size"</q>)) {</td></tr>
<tr><th id="378">378</th><td>    <a class="local col4 ref" href="#34Default" title='Default' data-ref="34Default">Default</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;unsigned int, unsigned int&gt;::first' data-ref="std::pair::first">first</a> = <a class="local col6 ref" href="#36MinImpliedByFlatWorkGroupSize" title='MinImpliedByFlatWorkGroupSize' data-ref="36MinImpliedByFlatWorkGroupSize">MinImpliedByFlatWorkGroupSize</a>;</td></tr>
<tr><th id="379">379</th><td>    <a class="local col7 ref" href="#37RequestedFlatWorkGroupSize" title='RequestedFlatWorkGroupSize' data-ref="37RequestedFlatWorkGroupSize">RequestedFlatWorkGroupSize</a> = <b>true</b>;</td></tr>
<tr><th id="380">380</th><td>  }</td></tr>
<tr><th id="381">381</th><td></td></tr>
<tr><th id="382">382</th><td>  <i>// Requested minimum/maximum number of waves per execution unit.</i></td></tr>
<tr><th id="383">383</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>unsigned</em>, <em>unsigned</em>&gt; <dfn class="local col8 decl" id="38Requested" title='Requested' data-type='std::pair&lt;unsigned int, unsigned int&gt;' data-ref="38Requested">Requested</dfn> = <a class="ref fake" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOSt4pairIT_T0_E" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOSt4pairIT_T0_E"></a><span class="namespace">AMDGPU::</span><a class="ref" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU23getIntegerPairAttributeERKNS_8FunctionENS_9StringRefESt4pairIiiEb" title='llvm::AMDGPU::getIntegerPairAttribute' data-ref="_ZN4llvm6AMDGPU23getIntegerPairAttributeERKNS_8FunctionENS_9StringRefESt4pairIiiEb">getIntegerPairAttribute</a>(</td></tr>
<tr><th id="384">384</th><td>    <a class="local col3 ref" href="#33F" title='F' data-ref="33F">F</a>, <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"amdgpu-waves-per-eu"</q>, <a class="ref fake" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1ERKSt4pairIT_T0_E" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1ERKSt4pairIT_T0_E"></a><a class="local col4 ref" href="#34Default" title='Default' data-ref="34Default">Default</a>, <b>true</b>);</td></tr>
<tr><th id="385">385</th><td></td></tr>
<tr><th id="386">386</th><td>  <i>// Make sure requested minimum is less than requested maximum.</i></td></tr>
<tr><th id="387">387</th><td>  <b>if</b> (<a class="local col8 ref" href="#38Requested" title='Requested' data-ref="38Requested">Requested</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;unsigned int, unsigned int&gt;::second' data-ref="std::pair::second">second</a> &amp;&amp; <a class="local col8 ref" href="#38Requested" title='Requested' data-ref="38Requested">Requested</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;unsigned int, unsigned int&gt;::first' data-ref="std::pair::first">first</a> &gt; <a class="local col8 ref" href="#38Requested" title='Requested' data-ref="38Requested">Requested</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;unsigned int, unsigned int&gt;::second' data-ref="std::pair::second">second</a>)</td></tr>
<tr><th id="388">388</th><td>    <b>return</b> <a class="local col4 ref" href="#34Default" title='Default' data-ref="34Default">Default</a>;</td></tr>
<tr><th id="389">389</th><td></td></tr>
<tr><th id="390">390</th><td>  <i>// Make sure requested values do not violate subtarget's specifications.</i></td></tr>
<tr><th id="391">391</th><td>  <b>if</b> (<a class="local col8 ref" href="#38Requested" title='Requested' data-ref="38Requested">Requested</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;unsigned int, unsigned int&gt;::first' data-ref="std::pair::first">first</a> &lt; <a class="virtual member" href="AMDGPUSubtarget.h.html#_ZNK4llvm15AMDGPUSubtarget16getMinWavesPerEUEv" title='llvm::AMDGPUSubtarget::getMinWavesPerEU' data-ref="_ZNK4llvm15AMDGPUSubtarget16getMinWavesPerEUEv">getMinWavesPerEU</a>() ||</td></tr>
<tr><th id="392">392</th><td>      <a class="local col8 ref" href="#38Requested" title='Requested' data-ref="38Requested">Requested</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;unsigned int, unsigned int&gt;::first' data-ref="std::pair::first">first</a> &gt; <a class="member" href="AMDGPUSubtarget.h.html#_ZNK4llvm15AMDGPUSubtarget16getMaxWavesPerEUEv" title='llvm::AMDGPUSubtarget::getMaxWavesPerEU' data-ref="_ZNK4llvm15AMDGPUSubtarget16getMaxWavesPerEUEv">getMaxWavesPerEU</a>())</td></tr>
<tr><th id="393">393</th><td>    <b>return</b> <a class="local col4 ref" href="#34Default" title='Default' data-ref="34Default">Default</a>;</td></tr>
<tr><th id="394">394</th><td>  <b>if</b> (<a class="local col8 ref" href="#38Requested" title='Requested' data-ref="38Requested">Requested</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;unsigned int, unsigned int&gt;::second' data-ref="std::pair::second">second</a> &gt; <a class="member" href="AMDGPUSubtarget.h.html#_ZNK4llvm15AMDGPUSubtarget16getMaxWavesPerEUEv" title='llvm::AMDGPUSubtarget::getMaxWavesPerEU' data-ref="_ZNK4llvm15AMDGPUSubtarget16getMaxWavesPerEUEv">getMaxWavesPerEU</a>())</td></tr>
<tr><th id="395">395</th><td>    <b>return</b> <a class="local col4 ref" href="#34Default" title='Default' data-ref="34Default">Default</a>;</td></tr>
<tr><th id="396">396</th><td></td></tr>
<tr><th id="397">397</th><td>  <i>// Make sure requested values are compatible with values implied by requested</i></td></tr>
<tr><th id="398">398</th><td><i>  // minimum/maximum flat work group sizes.</i></td></tr>
<tr><th id="399">399</th><td>  <b>if</b> (<a class="local col7 ref" href="#37RequestedFlatWorkGroupSize" title='RequestedFlatWorkGroupSize' data-ref="37RequestedFlatWorkGroupSize">RequestedFlatWorkGroupSize</a> &amp;&amp;</td></tr>
<tr><th id="400">400</th><td>      <a class="local col8 ref" href="#38Requested" title='Requested' data-ref="38Requested">Requested</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;unsigned int, unsigned int&gt;::first' data-ref="std::pair::first">first</a> &lt; <a class="local col6 ref" href="#36MinImpliedByFlatWorkGroupSize" title='MinImpliedByFlatWorkGroupSize' data-ref="36MinImpliedByFlatWorkGroupSize">MinImpliedByFlatWorkGroupSize</a>)</td></tr>
<tr><th id="401">401</th><td>    <b>return</b> <a class="local col4 ref" href="#34Default" title='Default' data-ref="34Default">Default</a>;</td></tr>
<tr><th id="402">402</th><td></td></tr>
<tr><th id="403">403</th><td>  <b>return</b> <a class="local col8 ref" href="#38Requested" title='Requested' data-ref="38Requested">Requested</a>;</td></tr>
<tr><th id="404">404</th><td>}</td></tr>
<tr><th id="405">405</th><td></td></tr>
<tr><th id="406">406</th><td><em>bool</em> <a class="type" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget" title='llvm::AMDGPUSubtarget' data-ref="llvm::AMDGPUSubtarget">AMDGPUSubtarget</a>::<dfn class="decl def" id="_ZNK4llvm15AMDGPUSubtarget20makeLIDRangeMetadataEPNS_11InstructionE" title='llvm::AMDGPUSubtarget::makeLIDRangeMetadata' data-ref="_ZNK4llvm15AMDGPUSubtarget20makeLIDRangeMetadataEPNS_11InstructionE">makeLIDRangeMetadata</dfn>(<a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a> *<dfn class="local col9 decl" id="39I" title='I' data-type='llvm::Instruction *' data-ref="39I">I</dfn>) <em>const</em> {</td></tr>
<tr><th id="407">407</th><td>  <a class="type" href="../../../include/llvm/IR/Function.h.html#llvm::Function" title='llvm::Function' data-ref="llvm::Function">Function</a> *<dfn class="local col0 decl" id="40Kernel" title='Kernel' data-type='llvm::Function *' data-ref="40Kernel">Kernel</dfn> = <a class="local col9 ref" href="#39I" title='I' data-ref="39I">I</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Instruction.h.html#_ZN4llvm11Instruction9getParentEv" title='llvm::Instruction::getParent' data-ref="_ZN4llvm11Instruction9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/IR/BasicBlock.h.html#_ZN4llvm10BasicBlock9getParentEv" title='llvm::BasicBlock::getParent' data-ref="_ZN4llvm10BasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="408">408</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="41MinSize" title='MinSize' data-type='unsigned int' data-ref="41MinSize">MinSize</dfn> = <var>0</var>;</td></tr>
<tr><th id="409">409</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="42MaxSize" title='MaxSize' data-type='unsigned int' data-ref="42MaxSize">MaxSize</dfn> = <a class="member" href="#_ZNK4llvm15AMDGPUSubtarget21getFlatWorkGroupSizesERKNS_8FunctionE" title='llvm::AMDGPUSubtarget::getFlatWorkGroupSizes' data-ref="_ZNK4llvm15AMDGPUSubtarget21getFlatWorkGroupSizesERKNS_8FunctionE">getFlatWorkGroupSizes</a>(*<a class="local col0 ref" href="#40Kernel" title='Kernel' data-ref="40Kernel">Kernel</a>).<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;unsigned int, unsigned int&gt;::second' data-ref="std::pair::second">second</a>;</td></tr>
<tr><th id="410">410</th><td>  <em>bool</em> <dfn class="local col3 decl" id="43IdQuery" title='IdQuery' data-type='bool' data-ref="43IdQuery">IdQuery</dfn> = <b>false</b>;</td></tr>
<tr><th id="411">411</th><td></td></tr>
<tr><th id="412">412</th><td>  <i>// If reqd_work_group_size is present it narrows value down.</i></td></tr>
<tr><th id="413">413</th><td>  <b>if</b> (<em>auto</em> *<dfn class="local col4 decl" id="44CI" title='CI' data-type='llvm::CallInst *' data-ref="44CI"><a class="local col4 ref" href="#44CI" title='CI' data-ref="44CI">CI</a></dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::CallInst" title='llvm::CallInst' data-ref="llvm::CallInst">CallInst</a>&gt;(<a class="local col9 ref" href="#39I" title='I' data-ref="39I">I</a>)) {</td></tr>
<tr><th id="414">414</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/IR/Function.h.html#llvm::Function" title='llvm::Function' data-ref="llvm::Function">Function</a> *<dfn class="local col5 decl" id="45F" title='F' data-type='const llvm::Function *' data-ref="45F">F</dfn> = <a class="local col4 ref" href="#44CI" title='CI' data-ref="44CI">CI</a>-&gt;<a class="ref" href="../../../include/llvm/IR/InstrTypes.h.html#_ZNK4llvm8CallBase17getCalledFunctionEv" title='llvm::CallBase::getCalledFunction' data-ref="_ZNK4llvm8CallBase17getCalledFunctionEv">getCalledFunction</a>();</td></tr>
<tr><th id="415">415</th><td>    <b>if</b> (<a class="local col5 ref" href="#45F" title='F' data-ref="45F">F</a>) {</td></tr>
<tr><th id="416">416</th><td>      <em>unsigned</em> <dfn class="local col6 decl" id="46Dim" title='Dim' data-type='unsigned int' data-ref="46Dim">Dim</dfn> = <span class="macro" title="(2147483647 *2U +1U)" data-ref="_M/UINT_MAX">UINT_MAX</span>;</td></tr>
<tr><th id="417">417</th><td>      <b>switch</b> (<a class="local col5 ref" href="#45F" title='F' data-ref="45F">F</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14getIntrinsicIDEv" title='llvm::Function::getIntrinsicID' data-ref="_ZNK4llvm8Function14getIntrinsicIDEv">getIntrinsicID</a>()) {</td></tr>
<tr><th id="418">418</th><td>      <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_workitem_id_x&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_workitem_id_x</span>:</td></tr>
<tr><th id="419">419</th><td>      <b>case</b> Intrinsic::<span class='error' title="no member named &apos;r600_read_tidig_x&apos; in namespace &apos;llvm::Intrinsic&apos;">r600_read_tidig_x</span>:</td></tr>
<tr><th id="420">420</th><td>        IdQuery = <b>true</b>;</td></tr>
<tr><th id="421">421</th><td>        <a class="macro" href="../../../include/llvm/Support/Compiler.h.html#252" title="[[clang::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="422">422</th><td>      <b>case</b> Intrinsic::<span class='error' title="no member named &apos;r600_read_local_size_x&apos; in namespace &apos;llvm::Intrinsic&apos;">r600_read_local_size_x</span>:</td></tr>
<tr><th id="423">423</th><td>        Dim = <var>0</var>;</td></tr>
<tr><th id="424">424</th><td>        <b>break</b>;</td></tr>
<tr><th id="425">425</th><td>      <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_workitem_id_y&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_workitem_id_y</span>:</td></tr>
<tr><th id="426">426</th><td>      <b>case</b> Intrinsic::<span class='error' title="no member named &apos;r600_read_tidig_y&apos; in namespace &apos;llvm::Intrinsic&apos;">r600_read_tidig_y</span>:</td></tr>
<tr><th id="427">427</th><td>        IdQuery = <b>true</b>;</td></tr>
<tr><th id="428">428</th><td>        <a class="macro" href="../../../include/llvm/Support/Compiler.h.html#252" title="[[clang::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="429">429</th><td>      <b>case</b> Intrinsic::<span class='error' title="no member named &apos;r600_read_local_size_y&apos; in namespace &apos;llvm::Intrinsic&apos;">r600_read_local_size_y</span>:</td></tr>
<tr><th id="430">430</th><td>        Dim = <var>1</var>;</td></tr>
<tr><th id="431">431</th><td>        <b>break</b>;</td></tr>
<tr><th id="432">432</th><td>      <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_workitem_id_z&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_workitem_id_z</span>:</td></tr>
<tr><th id="433">433</th><td>      <b>case</b> Intrinsic::<span class='error' title="no member named &apos;r600_read_tidig_z&apos; in namespace &apos;llvm::Intrinsic&apos;">r600_read_tidig_z</span>:</td></tr>
<tr><th id="434">434</th><td>        IdQuery = <b>true</b>;</td></tr>
<tr><th id="435">435</th><td>        <a class="macro" href="../../../include/llvm/Support/Compiler.h.html#252" title="[[clang::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="436">436</th><td>      <b>case</b> Intrinsic::<span class='error' title="no member named &apos;r600_read_local_size_z&apos; in namespace &apos;llvm::Intrinsic&apos;">r600_read_local_size_z</span>:</td></tr>
<tr><th id="437">437</th><td>        Dim = <var>2</var>;</td></tr>
<tr><th id="438">438</th><td>        <b>break</b>;</td></tr>
<tr><th id="439">439</th><td>      <b>default</b>:</td></tr>
<tr><th id="440">440</th><td>        <b>break</b>;</td></tr>
<tr><th id="441">441</th><td>      }</td></tr>
<tr><th id="442">442</th><td>      <b>if</b> (<a class="local col6 ref" href="#46Dim" title='Dim' data-ref="46Dim">Dim</a> &lt;= <var>3</var>) {</td></tr>
<tr><th id="443">443</th><td>        <b>if</b> (<em>auto</em> <dfn class="local col7 decl" id="47Node" title='Node' data-type='llvm::MDNode *' data-ref="47Node"><a class="local col7 ref" href="#47Node" title='Node' data-ref="47Node">Node</a></dfn> = <a class="local col0 ref" href="#40Kernel" title='Kernel' data-ref="40Kernel">Kernel</a>-&gt;<a class="ref" href="../../../include/llvm/IR/GlobalObject.h.html#_ZNK4llvm12GlobalObject11getMetadataENS_9StringRefE" title='llvm::GlobalObject::getMetadata' data-ref="_ZNK4llvm12GlobalObject11getMetadataENS_9StringRefE">getMetadata</a>(<a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"reqd_work_group_size"</q>))</td></tr>
<tr><th id="444">444</th><td>          <b>if</b> (<a class="local col7 ref" href="#47Node" title='Node' data-ref="47Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Metadata.h.html#_ZNK4llvm6MDNode14getNumOperandsEv" title='llvm::MDNode::getNumOperands' data-ref="_ZNK4llvm6MDNode14getNumOperandsEv">getNumOperands</a>() == <var>3</var>)</td></tr>
<tr><th id="445">445</th><td>            <a class="local col1 ref" href="#41MinSize" title='MinSize' data-ref="41MinSize">MinSize</a> = <a class="local col2 ref" href="#42MaxSize" title='MaxSize' data-ref="42MaxSize">MaxSize</a> = <span class="namespace">mdconst::</span><a class="ref" href="../../../include/llvm/IR/Metadata.h.html#_ZN4llvm7mdconst7extractEOT0_" title='llvm::mdconst::extract' data-ref="_ZN4llvm7mdconst7extractEOT0_">extract</a>&lt;<a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantInt" title='llvm::ConstantInt' data-ref="llvm::ConstantInt">ConstantInt</a>&gt;(</td></tr>
<tr><th id="446">446</th><td>                                  <a class="local col7 ref" href="#47Node" title='Node' data-ref="47Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Metadata.h.html#_ZNK4llvm6MDNode10getOperandEj" title='llvm::MDNode::getOperand' data-ref="_ZNK4llvm6MDNode10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#46Dim" title='Dim' data-ref="46Dim">Dim</a>))-&gt;<a class="ref" href="../../../include/llvm/IR/Constants.h.html#_ZNK4llvm11ConstantInt12getZExtValueEv" title='llvm::ConstantInt::getZExtValue' data-ref="_ZNK4llvm11ConstantInt12getZExtValueEv">getZExtValue</a>();</td></tr>
<tr><th id="447">447</th><td>      }</td></tr>
<tr><th id="448">448</th><td>    }</td></tr>
<tr><th id="449">449</th><td>  }</td></tr>
<tr><th id="450">450</th><td></td></tr>
<tr><th id="451">451</th><td>  <b>if</b> (!<a class="local col2 ref" href="#42MaxSize" title='MaxSize' data-ref="42MaxSize">MaxSize</a>)</td></tr>
<tr><th id="452">452</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="453">453</th><td></td></tr>
<tr><th id="454">454</th><td>  <i>// Range metadata is [Lo, Hi). For ID query we need to pass max size</i></td></tr>
<tr><th id="455">455</th><td><i>  // as Hi. For size query we need to pass Hi + 1.</i></td></tr>
<tr><th id="456">456</th><td>  <b>if</b> (<a class="local col3 ref" href="#43IdQuery" title='IdQuery' data-ref="43IdQuery">IdQuery</a>)</td></tr>
<tr><th id="457">457</th><td>    <a class="local col1 ref" href="#41MinSize" title='MinSize' data-ref="41MinSize">MinSize</a> = <var>0</var>;</td></tr>
<tr><th id="458">458</th><td>  <b>else</b></td></tr>
<tr><th id="459">459</th><td>    ++<a class="local col2 ref" href="#42MaxSize" title='MaxSize' data-ref="42MaxSize">MaxSize</a>;</td></tr>
<tr><th id="460">460</th><td></td></tr>
<tr><th id="461">461</th><td>  <a class="type" href="../../../include/llvm/IR/MDBuilder.h.html#llvm::MDBuilder" title='llvm::MDBuilder' data-ref="llvm::MDBuilder">MDBuilder</a> <dfn class="local col8 decl" id="48MDB" title='MDB' data-type='llvm::MDBuilder' data-ref="48MDB">MDB</dfn><a class="ref" href="../../../include/llvm/IR/MDBuilder.h.html#_ZN4llvm9MDBuilderC1ERNS_11LLVMContextE" title='llvm::MDBuilder::MDBuilder' data-ref="_ZN4llvm9MDBuilderC1ERNS_11LLVMContextE">(</a><a class="local col9 ref" href="#39I" title='I' data-ref="39I">I</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value10getContextEv" title='llvm::Value::getContext' data-ref="_ZNK4llvm5Value10getContextEv">getContext</a>());</td></tr>
<tr><th id="462">462</th><td>  <a class="type" href="../../../include/llvm/IR/Metadata.h.html#llvm::MDNode" title='llvm::MDNode' data-ref="llvm::MDNode">MDNode</a> *<dfn class="local col9 decl" id="49MaxWorkGroupSizeRange" title='MaxWorkGroupSizeRange' data-type='llvm::MDNode *' data-ref="49MaxWorkGroupSizeRange">MaxWorkGroupSizeRange</dfn> = <a class="local col8 ref" href="#48MDB" title='MDB' data-ref="48MDB">MDB</a>.<a class="ref" href="../../../include/llvm/IR/MDBuilder.h.html#_ZN4llvm9MDBuilder11createRangeERKNS_5APIntES3_" title='llvm::MDBuilder::createRange' data-ref="_ZN4llvm9MDBuilder11createRangeERKNS_5APIntES3_">createRange</a>(<a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt">APInt</a><a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APIntC1Ejmb" title='llvm::APInt::APInt' data-ref="_ZN4llvm5APIntC1Ejmb">(</a><var>32</var>, <a class="local col1 ref" href="#41MinSize" title='MinSize' data-ref="41MinSize">MinSize</a>),</td></tr>
<tr><th id="463">463</th><td>                                                  <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt">APInt</a><a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APIntC1Ejmb" title='llvm::APInt::APInt' data-ref="_ZN4llvm5APIntC1Ejmb">(</a><var>32</var>, <a class="local col2 ref" href="#42MaxSize" title='MaxSize' data-ref="42MaxSize">MaxSize</a>));</td></tr>
<tr><th id="464">464</th><td>  <a class="local col9 ref" href="#39I" title='I' data-ref="39I">I</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Instruction.h.html#_ZN4llvm11Instruction11setMetadataEjPNS_6MDNodeE" title='llvm::Instruction::setMetadata' data-ref="_ZN4llvm11Instruction11setMetadataEjPNS_6MDNodeE">setMetadata</a>(<a class="type" href="../../../include/llvm/IR/LLVMContext.h.html#llvm::LLVMContext" title='llvm::LLVMContext' data-ref="llvm::LLVMContext">LLVMContext</a>::<a class="enum" href="../../../include/llvm/IR/LLVMContext.h.html#llvm::LLVMContext::MD_range" title='llvm::LLVMContext::MD_range' data-ref="llvm::LLVMContext::MD_range">MD_range</a>, <a class="local col9 ref" href="#49MaxWorkGroupSizeRange" title='MaxWorkGroupSizeRange' data-ref="49MaxWorkGroupSizeRange">MaxWorkGroupSizeRange</a>);</td></tr>
<tr><th id="465">465</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="466">466</th><td>}</td></tr>
<tr><th id="467">467</th><td></td></tr>
<tr><th id="468">468</th><td><a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <a class="type" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget" title='llvm::AMDGPUSubtarget' data-ref="llvm::AMDGPUSubtarget">AMDGPUSubtarget</a>::<dfn class="decl def" id="_ZNK4llvm15AMDGPUSubtarget22getExplicitKernArgSizeERKNS_8FunctionERj" title='llvm::AMDGPUSubtarget::getExplicitKernArgSize' data-ref="_ZNK4llvm15AMDGPUSubtarget22getExplicitKernArgSizeERKNS_8FunctionERj">getExplicitKernArgSize</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Function.h.html#llvm::Function" title='llvm::Function' data-ref="llvm::Function">Function</a> &amp;<dfn class="local col0 decl" id="50F" title='F' data-type='const llvm::Function &amp;' data-ref="50F">F</dfn>,</td></tr>
<tr><th id="469">469</th><td>                                                 <em>unsigned</em> &amp;<dfn class="local col1 decl" id="51MaxAlign" title='MaxAlign' data-type='unsigned int &amp;' data-ref="51MaxAlign">MaxAlign</dfn>) <em>const</em> {</td></tr>
<tr><th id="470">470</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (F.getCallingConv() == CallingConv::AMDGPU_KERNEL || F.getCallingConv() == CallingConv::SPIR_KERNEL) ? void (0) : __assert_fail (&quot;F.getCallingConv() == CallingConv::AMDGPU_KERNEL || F.getCallingConv() == CallingConv::SPIR_KERNEL&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/AMDGPUSubtarget.cpp&quot;, 471, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col0 ref" href="#50F" title='F' data-ref="50F">F</a>.<a class="ref" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14getCallingConvEv" title='llvm::Function::getCallingConv' data-ref="_ZNK4llvm8Function14getCallingConvEv">getCallingConv</a>() == CallingConv::<a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::AMDGPU_KERNEL" title='llvm::CallingConv::AMDGPU_KERNEL' data-ref="llvm::CallingConv::AMDGPU_KERNEL">AMDGPU_KERNEL</a> ||</td></tr>
<tr><th id="471">471</th><td>         <a class="local col0 ref" href="#50F" title='F' data-ref="50F">F</a>.<a class="ref" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14getCallingConvEv" title='llvm::Function::getCallingConv' data-ref="_ZNK4llvm8Function14getCallingConvEv">getCallingConv</a>() == CallingConv::<a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::SPIR_KERNEL" title='llvm::CallingConv::SPIR_KERNEL' data-ref="llvm::CallingConv::SPIR_KERNEL">SPIR_KERNEL</a>);</td></tr>
<tr><th id="472">472</th><td></td></tr>
<tr><th id="473">473</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/DataLayout.h.html#llvm::DataLayout" title='llvm::DataLayout' data-ref="llvm::DataLayout">DataLayout</a> &amp;<dfn class="local col2 decl" id="52DL" title='DL' data-type='const llvm::DataLayout &amp;' data-ref="52DL">DL</dfn> = <a class="local col0 ref" href="#50F" title='F' data-ref="50F">F</a>.<a class="ref" href="../../../include/llvm/IR/GlobalValue.h.html#_ZNK4llvm11GlobalValue9getParentEv" title='llvm::GlobalValue::getParent' data-ref="_ZNK4llvm11GlobalValue9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/IR/Module.h.html#_ZNK4llvm6Module13getDataLayoutEv" title='llvm::Module::getDataLayout' data-ref="_ZNK4llvm6Module13getDataLayoutEv">getDataLayout</a>();</td></tr>
<tr><th id="474">474</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col3 decl" id="53ExplicitArgBytes" title='ExplicitArgBytes' data-type='uint64_t' data-ref="53ExplicitArgBytes">ExplicitArgBytes</dfn> = <var>0</var>;</td></tr>
<tr><th id="475">475</th><td>  <a class="local col1 ref" href="#51MaxAlign" title='MaxAlign' data-ref="51MaxAlign">MaxAlign</a> = <var>1</var>;</td></tr>
<tr><th id="476">476</th><td></td></tr>
<tr><th id="477">477</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/IR/Argument.h.html#llvm::Argument" title='llvm::Argument' data-ref="llvm::Argument">Argument</a> &amp;<dfn class="local col4 decl" id="54Arg" title='Arg' data-type='const llvm::Argument &amp;' data-ref="54Arg">Arg</dfn> : <a class="local col0 ref" href="#50F" title='F' data-ref="50F">F</a>.<a class="ref" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function4argsEv" title='llvm::Function::args' data-ref="_ZNK4llvm8Function4argsEv">args</a>()) {</td></tr>
<tr><th id="478">478</th><td>    <a class="type" href="../../../include/llvm/IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type">Type</a> *<dfn class="local col5 decl" id="55ArgTy" title='ArgTy' data-type='llvm::Type *' data-ref="55ArgTy">ArgTy</dfn> = <a class="local col4 ref" href="#54Arg" title='Arg' data-ref="54Arg">Arg</a>.<a class="ref" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv">getType</a>();</td></tr>
<tr><th id="479">479</th><td></td></tr>
<tr><th id="480">480</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="56Align" title='Align' data-type='unsigned int' data-ref="56Align">Align</dfn> = <a class="local col2 ref" href="#52DL" title='DL' data-ref="52DL">DL</a>.<a class="ref" href="../../../include/llvm/IR/DataLayout.h.html#_ZNK4llvm10DataLayout19getABITypeAlignmentEPNS_4TypeE" title='llvm::DataLayout::getABITypeAlignment' data-ref="_ZNK4llvm10DataLayout19getABITypeAlignmentEPNS_4TypeE">getABITypeAlignment</a>(<a class="local col5 ref" href="#55ArgTy" title='ArgTy' data-ref="55ArgTy">ArgTy</a>);</td></tr>
<tr><th id="481">481</th><td>    <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col7 decl" id="57AllocSize" title='AllocSize' data-type='uint64_t' data-ref="57AllocSize">AllocSize</dfn> = <a class="local col2 ref" href="#52DL" title='DL' data-ref="52DL">DL</a>.<a class="ref" href="../../../include/llvm/IR/DataLayout.h.html#_ZNK4llvm10DataLayout16getTypeAllocSizeEPNS_4TypeE" title='llvm::DataLayout::getTypeAllocSize' data-ref="_ZNK4llvm10DataLayout16getTypeAllocSizeEPNS_4TypeE">getTypeAllocSize</a>(<a class="local col5 ref" href="#55ArgTy" title='ArgTy' data-ref="55ArgTy">ArgTy</a>);</td></tr>
<tr><th id="482">482</th><td>    <a class="local col3 ref" href="#53ExplicitArgBytes" title='ExplicitArgBytes' data-ref="53ExplicitArgBytes">ExplicitArgBytes</a> = <a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm7alignToEmmm" title='llvm::alignTo' data-ref="_ZN4llvm7alignToEmmm">alignTo</a>(<a class="local col3 ref" href="#53ExplicitArgBytes" title='ExplicitArgBytes' data-ref="53ExplicitArgBytes">ExplicitArgBytes</a>, <a class="local col6 ref" href="#56Align" title='Align' data-ref="56Align">Align</a>) + <a class="local col7 ref" href="#57AllocSize" title='AllocSize' data-ref="57AllocSize">AllocSize</a>;</td></tr>
<tr><th id="483">483</th><td>    <a class="local col1 ref" href="#51MaxAlign" title='MaxAlign' data-ref="51MaxAlign">MaxAlign</a> = <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3maxRKT_S1_" title='std::max' data-ref="_ZSt3maxRKT_S1_">max</a>(<a class="local col1 ref" href="#51MaxAlign" title='MaxAlign' data-ref="51MaxAlign">MaxAlign</a>, <a class="local col6 ref" href="#56Align" title='Align' data-ref="56Align">Align</a>);</td></tr>
<tr><th id="484">484</th><td>  }</td></tr>
<tr><th id="485">485</th><td></td></tr>
<tr><th id="486">486</th><td>  <b>return</b> <a class="local col3 ref" href="#53ExplicitArgBytes" title='ExplicitArgBytes' data-ref="53ExplicitArgBytes">ExplicitArgBytes</a>;</td></tr>
<tr><th id="487">487</th><td>}</td></tr>
<tr><th id="488">488</th><td></td></tr>
<tr><th id="489">489</th><td><em>unsigned</em> <a class="type" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget" title='llvm::AMDGPUSubtarget' data-ref="llvm::AMDGPUSubtarget">AMDGPUSubtarget</a>::<dfn class="decl def" id="_ZNK4llvm15AMDGPUSubtarget21getKernArgSegmentSizeERKNS_8FunctionERj" title='llvm::AMDGPUSubtarget::getKernArgSegmentSize' data-ref="_ZNK4llvm15AMDGPUSubtarget21getKernArgSegmentSizeERKNS_8FunctionERj">getKernArgSegmentSize</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Function.h.html#llvm::Function" title='llvm::Function' data-ref="llvm::Function">Function</a> &amp;<dfn class="local col8 decl" id="58F" title='F' data-type='const llvm::Function &amp;' data-ref="58F">F</dfn>,</td></tr>
<tr><th id="490">490</th><td>                                                <em>unsigned</em> &amp;<dfn class="local col9 decl" id="59MaxAlign" title='MaxAlign' data-type='unsigned int &amp;' data-ref="59MaxAlign">MaxAlign</dfn>) <em>const</em> {</td></tr>
<tr><th id="491">491</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col0 decl" id="60ExplicitArgBytes" title='ExplicitArgBytes' data-type='uint64_t' data-ref="60ExplicitArgBytes">ExplicitArgBytes</dfn> = <a class="member" href="#_ZNK4llvm15AMDGPUSubtarget22getExplicitKernArgSizeERKNS_8FunctionERj" title='llvm::AMDGPUSubtarget::getExplicitKernArgSize' data-ref="_ZNK4llvm15AMDGPUSubtarget22getExplicitKernArgSizeERKNS_8FunctionERj">getExplicitKernArgSize</a>(<a class="local col8 ref" href="#58F" title='F' data-ref="58F">F</a>, <span class='refarg'><a class="local col9 ref" href="#59MaxAlign" title='MaxAlign' data-ref="59MaxAlign">MaxAlign</a></span>);</td></tr>
<tr><th id="492">492</th><td></td></tr>
<tr><th id="493">493</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="61ExplicitOffset" title='ExplicitOffset' data-type='unsigned int' data-ref="61ExplicitOffset">ExplicitOffset</dfn> = <a class="member" href="AMDGPUSubtarget.h.html#_ZNK4llvm15AMDGPUSubtarget26getExplicitKernelArgOffsetERKNS_8FunctionE" title='llvm::AMDGPUSubtarget::getExplicitKernelArgOffset' data-ref="_ZNK4llvm15AMDGPUSubtarget26getExplicitKernelArgOffsetERKNS_8FunctionE">getExplicitKernelArgOffset</a>(<a class="local col8 ref" href="#58F" title='F' data-ref="58F">F</a>);</td></tr>
<tr><th id="494">494</th><td></td></tr>
<tr><th id="495">495</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col2 decl" id="62TotalSize" title='TotalSize' data-type='uint64_t' data-ref="62TotalSize">TotalSize</dfn> = <a class="local col1 ref" href="#61ExplicitOffset" title='ExplicitOffset' data-ref="61ExplicitOffset">ExplicitOffset</a> + <a class="local col0 ref" href="#60ExplicitArgBytes" title='ExplicitArgBytes' data-ref="60ExplicitArgBytes">ExplicitArgBytes</a>;</td></tr>
<tr><th id="496">496</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="63ImplicitBytes" title='ImplicitBytes' data-type='unsigned int' data-ref="63ImplicitBytes">ImplicitBytes</dfn> = <a class="member" href="AMDGPUSubtarget.h.html#_ZNK4llvm15AMDGPUSubtarget22getImplicitArgNumBytesERKNS_8FunctionE" title='llvm::AMDGPUSubtarget::getImplicitArgNumBytes' data-ref="_ZNK4llvm15AMDGPUSubtarget22getImplicitArgNumBytesERKNS_8FunctionE">getImplicitArgNumBytes</a>(<a class="local col8 ref" href="#58F" title='F' data-ref="58F">F</a>);</td></tr>
<tr><th id="497">497</th><td>  <b>if</b> (<a class="local col3 ref" href="#63ImplicitBytes" title='ImplicitBytes' data-ref="63ImplicitBytes">ImplicitBytes</a> != <var>0</var>) {</td></tr>
<tr><th id="498">498</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="64Alignment" title='Alignment' data-type='unsigned int' data-ref="64Alignment">Alignment</dfn> = <a class="member" href="AMDGPUSubtarget.h.html#_ZNK4llvm15AMDGPUSubtarget29getAlignmentForImplicitArgPtrEv" title='llvm::AMDGPUSubtarget::getAlignmentForImplicitArgPtr' data-ref="_ZNK4llvm15AMDGPUSubtarget29getAlignmentForImplicitArgPtrEv">getAlignmentForImplicitArgPtr</a>();</td></tr>
<tr><th id="499">499</th><td>    <a class="local col2 ref" href="#62TotalSize" title='TotalSize' data-ref="62TotalSize">TotalSize</a> = <a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm7alignToEmmm" title='llvm::alignTo' data-ref="_ZN4llvm7alignToEmmm">alignTo</a>(<a class="local col0 ref" href="#60ExplicitArgBytes" title='ExplicitArgBytes' data-ref="60ExplicitArgBytes">ExplicitArgBytes</a>, <a class="local col4 ref" href="#64Alignment" title='Alignment' data-ref="64Alignment">Alignment</a>) + <a class="local col3 ref" href="#63ImplicitBytes" title='ImplicitBytes' data-ref="63ImplicitBytes">ImplicitBytes</a>;</td></tr>
<tr><th id="500">500</th><td>  }</td></tr>
<tr><th id="501">501</th><td></td></tr>
<tr><th id="502">502</th><td>  <i>// Being able to dereference past the end is useful for emitting scalar loads.</i></td></tr>
<tr><th id="503">503</th><td>  <b>return</b> <a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm7alignToEmmm" title='llvm::alignTo' data-ref="_ZN4llvm7alignToEmmm">alignTo</a>(<a class="local col2 ref" href="#62TotalSize" title='TotalSize' data-ref="62TotalSize">TotalSize</a>, <var>4</var>);</td></tr>
<tr><th id="504">504</th><td>}</td></tr>
<tr><th id="505">505</th><td></td></tr>
<tr><th id="506">506</th><td><a class="type" href="AMDGPUSubtarget.h.html#llvm::R600Subtarget" title='llvm::R600Subtarget' data-ref="llvm::R600Subtarget">R600Subtarget</a>::<dfn class="decl def" id="_ZN4llvm13R600SubtargetC1ERKNS_6TripleENS_9StringRefES4_RKNS_13TargetMachineE" title='llvm::R600Subtarget::R600Subtarget' data-ref="_ZN4llvm13R600SubtargetC1ERKNS_6TripleENS_9StringRefES4_RKNS_13TargetMachineE">R600Subtarget</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/ADT/Triple.h.html#llvm::Triple" title='llvm::Triple' data-ref="llvm::Triple">Triple</a> &amp;<dfn class="local col5 decl" id="65TT" title='TT' data-type='const llvm::Triple &amp;' data-ref="65TT">TT</dfn>, <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col6 decl" id="66GPU" title='GPU' data-type='llvm::StringRef' data-ref="66GPU">GPU</dfn>, <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col7 decl" id="67FS" title='FS' data-type='llvm::StringRef' data-ref="67FS">FS</dfn>,</td></tr>
<tr><th id="507">507</th><td>                             <em>const</em> <a class="type" href="../../../include/llvm/Target/TargetMachine.h.html#llvm::TargetMachine" title='llvm::TargetMachine' data-ref="llvm::TargetMachine">TargetMachine</a> &amp;<dfn class="local col8 decl" id="68TM" title='TM' data-type='const llvm::TargetMachine &amp;' data-ref="68TM">TM</dfn>) :</td></tr>
<tr><th id="508">508</th><td>  <span class='error' title="initializer &apos;R600GenSubtargetInfo&apos; does not name a non-static data member or base class; did you mean the base class &apos;TargetSubtargetInfo&apos;?"><span class='error' title="no matching constructor for initialization of &apos;llvm::TargetSubtargetInfo&apos;">R600GenSubtargetInfo</span></span>(TT, GPU, FS),</td></tr>
<tr><th id="509">509</th><td>  <a class="type" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget" title='llvm::AMDGPUSubtarget' data-ref="llvm::AMDGPUSubtarget">AMDGPUSubtarget</a><a class="ref" href="#_ZN4llvm15AMDGPUSubtargetC1ERKNS_6TripleE" title='llvm::AMDGPUSubtarget::AMDGPUSubtarget' data-ref="_ZN4llvm15AMDGPUSubtargetC1ERKNS_6TripleE">(</a><a class="local col5 ref" href="#65TT" title='TT' data-ref="65TT">TT</a>),</td></tr>
<tr><th id="510">510</th><td>  <a class="member" href="AMDGPUSubtarget.h.html#llvm::R600Subtarget::InstrInfo" title='llvm::R600Subtarget::InstrInfo' data-ref="llvm::R600Subtarget::InstrInfo">InstrInfo</a><a class="ref" href="R600InstrInfo.h.html#_ZN4llvm13R600InstrInfoC1ERKNS_13R600SubtargetE" title='llvm::R600InstrInfo::R600InstrInfo' data-ref="_ZN4llvm13R600InstrInfoC1ERKNS_13R600SubtargetE">(</a>*<b>this</b>),</td></tr>
<tr><th id="511">511</th><td>  <a class="member" href="AMDGPUSubtarget.h.html#llvm::R600Subtarget::FrameLowering" title='llvm::R600Subtarget::FrameLowering' data-ref="llvm::R600Subtarget::FrameLowering">FrameLowering</a><a class="ref" href="R600FrameLowering.h.html#_ZN4llvm17R600FrameLoweringC1ENS_19TargetFrameLowering14StackDirectionEjij" title='llvm::R600FrameLowering::R600FrameLowering' data-ref="_ZN4llvm17R600FrameLoweringC1ENS_19TargetFrameLowering14StackDirectionEjij">(</a><a class="type" href="../../../include/llvm/CodeGen/TargetFrameLowering.h.html#llvm::TargetFrameLowering" title='llvm::TargetFrameLowering' data-ref="llvm::TargetFrameLowering">TargetFrameLowering</a>::<a class="enum" href="../../../include/llvm/CodeGen/TargetFrameLowering.h.html#llvm::TargetFrameLowering::StackDirection::StackGrowsUp" title='llvm::TargetFrameLowering::StackDirection::StackGrowsUp' data-ref="llvm::TargetFrameLowering::StackDirection::StackGrowsUp">StackGrowsUp</a>, <a class="member" href="AMDGPUSubtarget.h.html#_ZNK4llvm13R600Subtarget17getStackAlignmentEv" title='llvm::R600Subtarget::getStackAlignment' data-ref="_ZNK4llvm13R600Subtarget17getStackAlignmentEv">getStackAlignment</a>(), <var>0</var>),</td></tr>
<tr><th id="512">512</th><td>  <a class="member" href="AMDGPUSubtarget.h.html#llvm::R600Subtarget::FMA" title='llvm::R600Subtarget::FMA' data-ref="llvm::R600Subtarget::FMA">FMA</a>(<b>false</b>),</td></tr>
<tr><th id="513">513</th><td>  <a class="member" href="AMDGPUSubtarget.h.html#llvm::R600Subtarget::CaymanISA" title='llvm::R600Subtarget::CaymanISA' data-ref="llvm::R600Subtarget::CaymanISA">CaymanISA</a>(<b>false</b>),</td></tr>
<tr><th id="514">514</th><td>  <a class="member" href="AMDGPUSubtarget.h.html#llvm::R600Subtarget::CFALUBug" title='llvm::R600Subtarget::CFALUBug' data-ref="llvm::R600Subtarget::CFALUBug">CFALUBug</a>(<b>false</b>),</td></tr>
<tr><th id="515">515</th><td>  <a class="member" href="AMDGPUSubtarget.h.html#llvm::R600Subtarget::HasVertexCache" title='llvm::R600Subtarget::HasVertexCache' data-ref="llvm::R600Subtarget::HasVertexCache">HasVertexCache</a>(<b>false</b>),</td></tr>
<tr><th id="516">516</th><td>  <a class="member" href="AMDGPUSubtarget.h.html#llvm::R600Subtarget::R600ALUInst" title='llvm::R600Subtarget::R600ALUInst' data-ref="llvm::R600Subtarget::R600ALUInst">R600ALUInst</a>(<b>false</b>),</td></tr>
<tr><th id="517">517</th><td>  <a class="member" href="AMDGPUSubtarget.h.html#llvm::R600Subtarget::FP64" title='llvm::R600Subtarget::FP64' data-ref="llvm::R600Subtarget::FP64">FP64</a>(<b>false</b>),</td></tr>
<tr><th id="518">518</th><td>  <a class="member" href="AMDGPUSubtarget.h.html#llvm::R600Subtarget::TexVTXClauseSize" title='llvm::R600Subtarget::TexVTXClauseSize' data-ref="llvm::R600Subtarget::TexVTXClauseSize">TexVTXClauseSize</a>(<var>0</var>),</td></tr>
<tr><th id="519">519</th><td>  <a class="member" href="AMDGPUSubtarget.h.html#llvm::R600Subtarget::Gen" title='llvm::R600Subtarget::Gen' data-ref="llvm::R600Subtarget::Gen">Gen</a>(<a class="enum" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget::Generation::R600" title='llvm::AMDGPUSubtarget::Generation::R600' data-ref="llvm::AMDGPUSubtarget::Generation::R600">R600</a>),</td></tr>
<tr><th id="520">520</th><td>  <a class="member" href="AMDGPUSubtarget.h.html#llvm::R600Subtarget::TLInfo" title='llvm::R600Subtarget::TLInfo' data-ref="llvm::R600Subtarget::TLInfo">TLInfo</a><a class="ref" href="R600ISelLowering.h.html#_ZN4llvm18R600TargetLoweringC1ERKNS_13TargetMachineERKNS_13R600SubtargetE" title='llvm::R600TargetLowering::R600TargetLowering' data-ref="_ZN4llvm18R600TargetLoweringC1ERKNS_13TargetMachineERKNS_13R600SubtargetE">(</a><a class="local col8 ref" href="#68TM" title='TM' data-ref="68TM">TM</a>, <a class="member" href="#_ZN4llvm13R600Subtarget31initializeSubtargetDependenciesERKNS_6TripleENS_9StringRefES4_" title='llvm::R600Subtarget::initializeSubtargetDependencies' data-ref="_ZN4llvm13R600Subtarget31initializeSubtargetDependenciesERKNS_6TripleENS_9StringRefES4_">initializeSubtargetDependencies</a>(<a class="local col5 ref" href="#65TT" title='TT' data-ref="65TT">TT</a>, <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col6 ref" href="#66GPU" title='GPU' data-ref="66GPU">GPU</a>, <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col7 ref" href="#67FS" title='FS' data-ref="67FS">FS</a>)),</td></tr>
<tr><th id="521">521</th><td>  <a class="member" href="AMDGPUSubtarget.h.html#llvm::R600Subtarget::InstrItins" title='llvm::R600Subtarget::InstrItins' data-ref="llvm::R600Subtarget::InstrItins">InstrItins</a><a class="ref" href="../../../include/llvm/MC/MCInstrItineraries.h.html#106" title='llvm::InstrItineraryData::InstrItineraryData' data-ref="_ZN4llvm18InstrItineraryDataC1EOS0_">(</a><a class="member" href="../../../include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo23getInstrItineraryForCPUENS_9StringRefE" title='llvm::MCSubtargetInfo::getInstrItineraryForCPU' data-ref="_ZNK4llvm15MCSubtargetInfo23getInstrItineraryForCPUENS_9StringRefE">getInstrItineraryForCPU</a>(<a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col6 ref" href="#66GPU" title='GPU' data-ref="66GPU">GPU</a>)) { }</td></tr>
<tr><th id="522">522</th><td></td></tr>
<tr><th id="523">523</th><td><em>void</em> <a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a>::<dfn class="decl def" id="_ZNK4llvm12GCNSubtarget19overrideSchedPolicyERNS_18MachineSchedPolicyEj" title='llvm::GCNSubtarget::overrideSchedPolicy' data-ref="_ZNK4llvm12GCNSubtarget19overrideSchedPolicyERNS_18MachineSchedPolicyEj">overrideSchedPolicy</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::MachineSchedPolicy" title='llvm::MachineSchedPolicy' data-ref="llvm::MachineSchedPolicy">MachineSchedPolicy</a> &amp;<dfn class="local col9 decl" id="69Policy" title='Policy' data-type='llvm::MachineSchedPolicy &amp;' data-ref="69Policy">Policy</dfn>,</td></tr>
<tr><th id="524">524</th><td>                                      <em>unsigned</em> <dfn class="local col0 decl" id="70NumRegionInstrs" title='NumRegionInstrs' data-type='unsigned int' data-ref="70NumRegionInstrs">NumRegionInstrs</dfn>) <em>const</em> {</td></tr>
<tr><th id="525">525</th><td>  <i>// Track register pressure so the scheduler can try to decrease</i></td></tr>
<tr><th id="526">526</th><td><i>  // pressure once register usage is above the threshold defined by</i></td></tr>
<tr><th id="527">527</th><td><i>  // SIRegisterInfo::getRegPressureSetLimit()</i></td></tr>
<tr><th id="528">528</th><td>  <a class="local col9 ref" href="#69Policy" title='Policy' data-ref="69Policy">Policy</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::MachineSchedPolicy::ShouldTrackPressure" title='llvm::MachineSchedPolicy::ShouldTrackPressure' data-ref="llvm::MachineSchedPolicy::ShouldTrackPressure">ShouldTrackPressure</a> = <b>true</b>;</td></tr>
<tr><th id="529">529</th><td></td></tr>
<tr><th id="530">530</th><td>  <i>// Enabling both top down and bottom up scheduling seems to give us less</i></td></tr>
<tr><th id="531">531</th><td><i>  // register spills than just using one of these approaches on its own.</i></td></tr>
<tr><th id="532">532</th><td>  <a class="local col9 ref" href="#69Policy" title='Policy' data-ref="69Policy">Policy</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::MachineSchedPolicy::OnlyTopDown" title='llvm::MachineSchedPolicy::OnlyTopDown' data-ref="llvm::MachineSchedPolicy::OnlyTopDown">OnlyTopDown</a> = <b>false</b>;</td></tr>
<tr><th id="533">533</th><td>  <a class="local col9 ref" href="#69Policy" title='Policy' data-ref="69Policy">Policy</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::MachineSchedPolicy::OnlyBottomUp" title='llvm::MachineSchedPolicy::OnlyBottomUp' data-ref="llvm::MachineSchedPolicy::OnlyBottomUp">OnlyBottomUp</a> = <b>false</b>;</td></tr>
<tr><th id="534">534</th><td></td></tr>
<tr><th id="535">535</th><td>  <i>// Enabling ShouldTrackLaneMasks crashes the SI Machine Scheduler.</i></td></tr>
<tr><th id="536">536</th><td>  <b>if</b> (!<a class="member" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget17enableSISchedulerEv" title='llvm::GCNSubtarget::enableSIScheduler' data-ref="_ZNK4llvm12GCNSubtarget17enableSISchedulerEv">enableSIScheduler</a>())</td></tr>
<tr><th id="537">537</th><td>    <a class="local col9 ref" href="#69Policy" title='Policy' data-ref="69Policy">Policy</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::MachineSchedPolicy::ShouldTrackLaneMasks" title='llvm::MachineSchedPolicy::ShouldTrackLaneMasks' data-ref="llvm::MachineSchedPolicy::ShouldTrackLaneMasks">ShouldTrackLaneMasks</a> = <b>true</b>;</td></tr>
<tr><th id="538">538</th><td>}</td></tr>
<tr><th id="539">539</th><td></td></tr>
<tr><th id="540">540</th><td><em>bool</em> <a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a>::<dfn class="decl def" id="_ZNK4llvm12GCNSubtarget9hasMadF16Ev" title='llvm::GCNSubtarget::hasMadF16' data-ref="_ZNK4llvm12GCNSubtarget9hasMadF16Ev">hasMadF16</dfn>() <em>const</em> {</td></tr>
<tr><th id="541">541</th><td>  <b>return</b> InstrInfo.pseudoToMCOpcode(AMDGPU::<span class='error' title="no member named &apos;V_MAD_F16&apos; in namespace &apos;llvm::AMDGPU&apos;">V_MAD_F16</span>) != -<var>1</var>;</td></tr>
<tr><th id="542">542</th><td>}</td></tr>
<tr><th id="543">543</th><td></td></tr>
<tr><th id="544">544</th><td><em>unsigned</em> <a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a>::<dfn class="decl def" id="_ZNK4llvm12GCNSubtarget24getOccupancyWithNumSGPRsEj" title='llvm::GCNSubtarget::getOccupancyWithNumSGPRs' data-ref="_ZNK4llvm12GCNSubtarget24getOccupancyWithNumSGPRsEj">getOccupancyWithNumSGPRs</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="71SGPRs" title='SGPRs' data-type='unsigned int' data-ref="71SGPRs">SGPRs</dfn>) <em>const</em> {</td></tr>
<tr><th id="545">545</th><td>  <b>if</b> (<a class="member" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget13getGenerationEv" title='llvm::GCNSubtarget::getGeneration' data-ref="_ZNK4llvm12GCNSubtarget13getGenerationEv">getGeneration</a>() &gt;= <a class="type" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget" title='llvm::AMDGPUSubtarget' data-ref="llvm::AMDGPUSubtarget">AMDGPUSubtarget</a>::<a class="enum" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget::Generation::GFX10" title='llvm::AMDGPUSubtarget::Generation::GFX10' data-ref="llvm::AMDGPUSubtarget::Generation::GFX10">GFX10</a>)</td></tr>
<tr><th id="546">546</th><td>    <b>return</b> <var>10</var>;</td></tr>
<tr><th id="547">547</th><td></td></tr>
<tr><th id="548">548</th><td>  <b>if</b> (<a class="member" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget13getGenerationEv" title='llvm::GCNSubtarget::getGeneration' data-ref="_ZNK4llvm12GCNSubtarget13getGenerationEv">getGeneration</a>() &gt;= <a class="type" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget" title='llvm::AMDGPUSubtarget' data-ref="llvm::AMDGPUSubtarget">AMDGPUSubtarget</a>::<a class="enum" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget::Generation::VOLCANIC_ISLANDS" title='llvm::AMDGPUSubtarget::Generation::VOLCANIC_ISLANDS' data-ref="llvm::AMDGPUSubtarget::Generation::VOLCANIC_ISLANDS">VOLCANIC_ISLANDS</a>) {</td></tr>
<tr><th id="549">549</th><td>    <b>if</b> (<a class="local col1 ref" href="#71SGPRs" title='SGPRs' data-ref="71SGPRs">SGPRs</a> &lt;= <var>80</var>)</td></tr>
<tr><th id="550">550</th><td>      <b>return</b> <var>10</var>;</td></tr>
<tr><th id="551">551</th><td>    <b>if</b> (<a class="local col1 ref" href="#71SGPRs" title='SGPRs' data-ref="71SGPRs">SGPRs</a> &lt;= <var>88</var>)</td></tr>
<tr><th id="552">552</th><td>      <b>return</b> <var>9</var>;</td></tr>
<tr><th id="553">553</th><td>    <b>if</b> (<a class="local col1 ref" href="#71SGPRs" title='SGPRs' data-ref="71SGPRs">SGPRs</a> &lt;= <var>100</var>)</td></tr>
<tr><th id="554">554</th><td>      <b>return</b> <var>8</var>;</td></tr>
<tr><th id="555">555</th><td>    <b>return</b> <var>7</var>;</td></tr>
<tr><th id="556">556</th><td>  }</td></tr>
<tr><th id="557">557</th><td>  <b>if</b> (<a class="local col1 ref" href="#71SGPRs" title='SGPRs' data-ref="71SGPRs">SGPRs</a> &lt;= <var>48</var>)</td></tr>
<tr><th id="558">558</th><td>    <b>return</b> <var>10</var>;</td></tr>
<tr><th id="559">559</th><td>  <b>if</b> (<a class="local col1 ref" href="#71SGPRs" title='SGPRs' data-ref="71SGPRs">SGPRs</a> &lt;= <var>56</var>)</td></tr>
<tr><th id="560">560</th><td>    <b>return</b> <var>9</var>;</td></tr>
<tr><th id="561">561</th><td>  <b>if</b> (<a class="local col1 ref" href="#71SGPRs" title='SGPRs' data-ref="71SGPRs">SGPRs</a> &lt;= <var>64</var>)</td></tr>
<tr><th id="562">562</th><td>    <b>return</b> <var>8</var>;</td></tr>
<tr><th id="563">563</th><td>  <b>if</b> (<a class="local col1 ref" href="#71SGPRs" title='SGPRs' data-ref="71SGPRs">SGPRs</a> &lt;= <var>72</var>)</td></tr>
<tr><th id="564">564</th><td>    <b>return</b> <var>7</var>;</td></tr>
<tr><th id="565">565</th><td>  <b>if</b> (<a class="local col1 ref" href="#71SGPRs" title='SGPRs' data-ref="71SGPRs">SGPRs</a> &lt;= <var>80</var>)</td></tr>
<tr><th id="566">566</th><td>    <b>return</b> <var>6</var>;</td></tr>
<tr><th id="567">567</th><td>  <b>return</b> <var>5</var>;</td></tr>
<tr><th id="568">568</th><td>}</td></tr>
<tr><th id="569">569</th><td></td></tr>
<tr><th id="570">570</th><td><em>unsigned</em> <a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a>::<dfn class="decl def" id="_ZNK4llvm12GCNSubtarget24getOccupancyWithNumVGPRsEj" title='llvm::GCNSubtarget::getOccupancyWithNumVGPRs' data-ref="_ZNK4llvm12GCNSubtarget24getOccupancyWithNumVGPRsEj">getOccupancyWithNumVGPRs</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="72VGPRs" title='VGPRs' data-type='unsigned int' data-ref="72VGPRs">VGPRs</dfn>) <em>const</em> {</td></tr>
<tr><th id="571">571</th><td>  <b>if</b> (<a class="local col2 ref" href="#72VGPRs" title='VGPRs' data-ref="72VGPRs">VGPRs</a> &lt;= <var>24</var>)</td></tr>
<tr><th id="572">572</th><td>    <b>return</b> <var>10</var>;</td></tr>
<tr><th id="573">573</th><td>  <b>if</b> (<a class="local col2 ref" href="#72VGPRs" title='VGPRs' data-ref="72VGPRs">VGPRs</a> &lt;= <var>28</var>)</td></tr>
<tr><th id="574">574</th><td>    <b>return</b> <var>9</var>;</td></tr>
<tr><th id="575">575</th><td>  <b>if</b> (<a class="local col2 ref" href="#72VGPRs" title='VGPRs' data-ref="72VGPRs">VGPRs</a> &lt;= <var>32</var>)</td></tr>
<tr><th id="576">576</th><td>    <b>return</b> <var>8</var>;</td></tr>
<tr><th id="577">577</th><td>  <b>if</b> (<a class="local col2 ref" href="#72VGPRs" title='VGPRs' data-ref="72VGPRs">VGPRs</a> &lt;= <var>36</var>)</td></tr>
<tr><th id="578">578</th><td>    <b>return</b> <var>7</var>;</td></tr>
<tr><th id="579">579</th><td>  <b>if</b> (<a class="local col2 ref" href="#72VGPRs" title='VGPRs' data-ref="72VGPRs">VGPRs</a> &lt;= <var>40</var>)</td></tr>
<tr><th id="580">580</th><td>    <b>return</b> <var>6</var>;</td></tr>
<tr><th id="581">581</th><td>  <b>if</b> (<a class="local col2 ref" href="#72VGPRs" title='VGPRs' data-ref="72VGPRs">VGPRs</a> &lt;= <var>48</var>)</td></tr>
<tr><th id="582">582</th><td>    <b>return</b> <var>5</var>;</td></tr>
<tr><th id="583">583</th><td>  <b>if</b> (<a class="local col2 ref" href="#72VGPRs" title='VGPRs' data-ref="72VGPRs">VGPRs</a> &lt;= <var>64</var>)</td></tr>
<tr><th id="584">584</th><td>    <b>return</b> <var>4</var>;</td></tr>
<tr><th id="585">585</th><td>  <b>if</b> (<a class="local col2 ref" href="#72VGPRs" title='VGPRs' data-ref="72VGPRs">VGPRs</a> &lt;= <var>84</var>)</td></tr>
<tr><th id="586">586</th><td>    <b>return</b> <var>3</var>;</td></tr>
<tr><th id="587">587</th><td>  <b>if</b> (<a class="local col2 ref" href="#72VGPRs" title='VGPRs' data-ref="72VGPRs">VGPRs</a> &lt;= <var>128</var>)</td></tr>
<tr><th id="588">588</th><td>    <b>return</b> <var>2</var>;</td></tr>
<tr><th id="589">589</th><td>  <b>return</b> <var>1</var>;</td></tr>
<tr><th id="590">590</th><td>}</td></tr>
<tr><th id="591">591</th><td></td></tr>
<tr><th id="592">592</th><td><em>unsigned</em> <a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a>::<dfn class="decl def" id="_ZNK4llvm12GCNSubtarget19getReservedNumSGPRsERKNS_15MachineFunctionE" title='llvm::GCNSubtarget::getReservedNumSGPRs' data-ref="_ZNK4llvm12GCNSubtarget19getReservedNumSGPRsERKNS_15MachineFunctionE">getReservedNumSGPRs</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col3 decl" id="73MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="73MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="593">593</th><td>  <em>const</em> <a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo">SIMachineFunctionInfo</a> &amp;<dfn class="local col4 decl" id="74MFI" title='MFI' data-type='const llvm::SIMachineFunctionInfo &amp;' data-ref="74MFI">MFI</dfn> = *<a class="local col3 ref" href="#73MF" title='MF' data-ref="73MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZNK4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo">SIMachineFunctionInfo</a>&gt;();</td></tr>
<tr><th id="594">594</th><td>  <b>if</b> (<a class="member" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget13getGenerationEv" title='llvm::GCNSubtarget::getGeneration' data-ref="_ZNK4llvm12GCNSubtarget13getGenerationEv">getGeneration</a>() &gt;= <a class="type" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget" title='llvm::AMDGPUSubtarget' data-ref="llvm::AMDGPUSubtarget">AMDGPUSubtarget</a>::<a class="enum" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget::Generation::GFX10" title='llvm::AMDGPUSubtarget::Generation::GFX10' data-ref="llvm::AMDGPUSubtarget::Generation::GFX10">GFX10</a>)</td></tr>
<tr><th id="595">595</th><td>    <b>return</b> <var>2</var>; <i>// VCC. FLAT_SCRATCH and XNACK are no longer in SGPRs.</i></td></tr>
<tr><th id="596">596</th><td></td></tr>
<tr><th id="597">597</th><td>  <b>if</b> (<a class="local col4 ref" href="#74MFI" title='MFI' data-ref="74MFI">MFI</a>.<a class="ref" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo18hasFlatScratchInitEv" title='llvm::SIMachineFunctionInfo::hasFlatScratchInit' data-ref="_ZNK4llvm21SIMachineFunctionInfo18hasFlatScratchInitEv">hasFlatScratchInit</a>()) {</td></tr>
<tr><th id="598">598</th><td>    <b>if</b> (<a class="member" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget13getGenerationEv" title='llvm::GCNSubtarget::getGeneration' data-ref="_ZNK4llvm12GCNSubtarget13getGenerationEv">getGeneration</a>() &gt;= <a class="type" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget" title='llvm::AMDGPUSubtarget' data-ref="llvm::AMDGPUSubtarget">AMDGPUSubtarget</a>::<a class="enum" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget::Generation::VOLCANIC_ISLANDS" title='llvm::AMDGPUSubtarget::Generation::VOLCANIC_ISLANDS' data-ref="llvm::AMDGPUSubtarget::Generation::VOLCANIC_ISLANDS">VOLCANIC_ISLANDS</a>)</td></tr>
<tr><th id="599">599</th><td>      <b>return</b> <var>6</var>; <i>// FLAT_SCRATCH, XNACK, VCC (in that order).</i></td></tr>
<tr><th id="600">600</th><td>    <b>if</b> (<a class="member" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget13getGenerationEv" title='llvm::GCNSubtarget::getGeneration' data-ref="_ZNK4llvm12GCNSubtarget13getGenerationEv">getGeneration</a>() == <a class="type" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget" title='llvm::AMDGPUSubtarget' data-ref="llvm::AMDGPUSubtarget">AMDGPUSubtarget</a>::<a class="enum" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget::Generation::SEA_ISLANDS" title='llvm::AMDGPUSubtarget::Generation::SEA_ISLANDS' data-ref="llvm::AMDGPUSubtarget::Generation::SEA_ISLANDS">SEA_ISLANDS</a>)</td></tr>
<tr><th id="601">601</th><td>      <b>return</b> <var>4</var>; <i>// FLAT_SCRATCH, VCC (in that order).</i></td></tr>
<tr><th id="602">602</th><td>  }</td></tr>
<tr><th id="603">603</th><td></td></tr>
<tr><th id="604">604</th><td>  <b>if</b> (<a class="member" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget14isXNACKEnabledEv" title='llvm::GCNSubtarget::isXNACKEnabled' data-ref="_ZNK4llvm12GCNSubtarget14isXNACKEnabledEv">isXNACKEnabled</a>())</td></tr>
<tr><th id="605">605</th><td>    <b>return</b> <var>4</var>; <i>// XNACK, VCC (in that order).</i></td></tr>
<tr><th id="606">606</th><td>  <b>return</b> <var>2</var>; <i>// VCC.</i></td></tr>
<tr><th id="607">607</th><td>}</td></tr>
<tr><th id="608">608</th><td></td></tr>
<tr><th id="609">609</th><td><em>unsigned</em> <a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a>::<dfn class="decl def" id="_ZNK4llvm12GCNSubtarget14getMaxNumSGPRsERKNS_15MachineFunctionE" title='llvm::GCNSubtarget::getMaxNumSGPRs' data-ref="_ZNK4llvm12GCNSubtarget14getMaxNumSGPRsERKNS_15MachineFunctionE">getMaxNumSGPRs</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col5 decl" id="75MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="75MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="610">610</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/Function.h.html#llvm::Function" title='llvm::Function' data-ref="llvm::Function">Function</a> &amp;<dfn class="local col6 decl" id="76F" title='F' data-type='const llvm::Function &amp;' data-ref="76F">F</dfn> = <a class="local col5 ref" href="#75MF" title='MF' data-ref="75MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>();</td></tr>
<tr><th id="611">611</th><td>  <em>const</em> <a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo">SIMachineFunctionInfo</a> &amp;<dfn class="local col7 decl" id="77MFI" title='MFI' data-type='const llvm::SIMachineFunctionInfo &amp;' data-ref="77MFI">MFI</dfn> = *<a class="local col5 ref" href="#75MF" title='MF' data-ref="75MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZNK4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo">SIMachineFunctionInfo</a>&gt;();</td></tr>
<tr><th id="612">612</th><td></td></tr>
<tr><th id="613">613</th><td>  <i>// Compute maximum number of SGPRs function can use using default/requested</i></td></tr>
<tr><th id="614">614</th><td><i>  // minimum number of waves per execution unit.</i></td></tr>
<tr><th id="615">615</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>unsigned</em>, <em>unsigned</em>&gt; <dfn class="local col8 decl" id="78WavesPerEU" title='WavesPerEU' data-type='std::pair&lt;unsigned int, unsigned int&gt;' data-ref="78WavesPerEU">WavesPerEU</dfn> = <a class="local col7 ref" href="#77MFI" title='MFI' data-ref="77MFI">MFI</a>.<a class="ref" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo13getWavesPerEUEv" title='llvm::SIMachineFunctionInfo::getWavesPerEU' data-ref="_ZNK4llvm21SIMachineFunctionInfo13getWavesPerEUEv">getWavesPerEU</a>();</td></tr>
<tr><th id="616">616</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="79MaxNumSGPRs" title='MaxNumSGPRs' data-type='unsigned int' data-ref="79MaxNumSGPRs">MaxNumSGPRs</dfn> = <a class="member" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget14getMaxNumSGPRsEjb" title='llvm::GCNSubtarget::getMaxNumSGPRs' data-ref="_ZNK4llvm12GCNSubtarget14getMaxNumSGPRsEjb">getMaxNumSGPRs</a>(<a class="local col8 ref" href="#78WavesPerEU" title='WavesPerEU' data-ref="78WavesPerEU">WavesPerEU</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;unsigned int, unsigned int&gt;::first' data-ref="std::pair::first">first</a>, <b>false</b>);</td></tr>
<tr><th id="617">617</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="80MaxAddressableNumSGPRs" title='MaxAddressableNumSGPRs' data-type='unsigned int' data-ref="80MaxAddressableNumSGPRs">MaxAddressableNumSGPRs</dfn> = <a class="member" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget14getMaxNumSGPRsEjb" title='llvm::GCNSubtarget::getMaxNumSGPRs' data-ref="_ZNK4llvm12GCNSubtarget14getMaxNumSGPRsEjb">getMaxNumSGPRs</a>(<a class="local col8 ref" href="#78WavesPerEU" title='WavesPerEU' data-ref="78WavesPerEU">WavesPerEU</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;unsigned int, unsigned int&gt;::first' data-ref="std::pair::first">first</a>, <b>true</b>);</td></tr>
<tr><th id="618">618</th><td></td></tr>
<tr><th id="619">619</th><td>  <i>// Check if maximum number of SGPRs was explicitly requested using</i></td></tr>
<tr><th id="620">620</th><td><i>  // "amdgpu-num-sgpr" attribute.</i></td></tr>
<tr><th id="621">621</th><td>  <b>if</b> (<a class="local col6 ref" href="#76F" title='F' data-ref="76F">F</a>.<a class="ref" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14hasFnAttributeENS_9StringRefE" title='llvm::Function::hasFnAttribute' data-ref="_ZNK4llvm8Function14hasFnAttributeENS_9StringRefE">hasFnAttribute</a>(<a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"amdgpu-num-sgpr"</q>)) {</td></tr>
<tr><th id="622">622</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="81Requested" title='Requested' data-type='unsigned int' data-ref="81Requested">Requested</dfn> = <span class="namespace">AMDGPU::</span><a class="ref" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU19getIntegerAttributeERKNS_8FunctionENS_9StringRefEi" title='llvm::AMDGPU::getIntegerAttribute' data-ref="_ZN4llvm6AMDGPU19getIntegerAttributeERKNS_8FunctionENS_9StringRefEi">getIntegerAttribute</a>(</td></tr>
<tr><th id="623">623</th><td>      <a class="local col6 ref" href="#76F" title='F' data-ref="76F">F</a>, <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"amdgpu-num-sgpr"</q>, <a class="local col9 ref" href="#79MaxNumSGPRs" title='MaxNumSGPRs' data-ref="79MaxNumSGPRs">MaxNumSGPRs</a>);</td></tr>
<tr><th id="624">624</th><td></td></tr>
<tr><th id="625">625</th><td>    <i>// Make sure requested value does not violate subtarget's specifications.</i></td></tr>
<tr><th id="626">626</th><td>    <b>if</b> (<a class="local col1 ref" href="#81Requested" title='Requested' data-ref="81Requested">Requested</a> &amp;&amp; (<a class="local col1 ref" href="#81Requested" title='Requested' data-ref="81Requested">Requested</a> &lt;= <a class="member" href="#_ZNK4llvm12GCNSubtarget19getReservedNumSGPRsERKNS_15MachineFunctionE" title='llvm::GCNSubtarget::getReservedNumSGPRs' data-ref="_ZNK4llvm12GCNSubtarget19getReservedNumSGPRsERKNS_15MachineFunctionE">getReservedNumSGPRs</a>(<a class="local col5 ref" href="#75MF" title='MF' data-ref="75MF">MF</a>)))</td></tr>
<tr><th id="627">627</th><td>      <a class="local col1 ref" href="#81Requested" title='Requested' data-ref="81Requested">Requested</a> = <var>0</var>;</td></tr>
<tr><th id="628">628</th><td></td></tr>
<tr><th id="629">629</th><td>    <i>// If more SGPRs are required to support the input user/system SGPRs,</i></td></tr>
<tr><th id="630">630</th><td><i>    // increase to accommodate them.</i></td></tr>
<tr><th id="631">631</th><td><i>    //</i></td></tr>
<tr><th id="632">632</th><td><i>    // FIXME: This really ends up using the requested number of SGPRs + number</i></td></tr>
<tr><th id="633">633</th><td><i>    // of reserved special registers in total. Theoretically you could re-use</i></td></tr>
<tr><th id="634">634</th><td><i>    // the last input registers for these special registers, but this would</i></td></tr>
<tr><th id="635">635</th><td><i>    // require a lot of complexity to deal with the weird aliasing.</i></td></tr>
<tr><th id="636">636</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="82InputNumSGPRs" title='InputNumSGPRs' data-type='unsigned int' data-ref="82InputNumSGPRs">InputNumSGPRs</dfn> = <a class="local col7 ref" href="#77MFI" title='MFI' data-ref="77MFI">MFI</a>.<a class="ref" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo20getNumPreloadedSGPRsEv" title='llvm::SIMachineFunctionInfo::getNumPreloadedSGPRs' data-ref="_ZNK4llvm21SIMachineFunctionInfo20getNumPreloadedSGPRsEv">getNumPreloadedSGPRs</a>();</td></tr>
<tr><th id="637">637</th><td>    <b>if</b> (<a class="local col1 ref" href="#81Requested" title='Requested' data-ref="81Requested">Requested</a> &amp;&amp; <a class="local col1 ref" href="#81Requested" title='Requested' data-ref="81Requested">Requested</a> &lt; <a class="local col2 ref" href="#82InputNumSGPRs" title='InputNumSGPRs' data-ref="82InputNumSGPRs">InputNumSGPRs</a>)</td></tr>
<tr><th id="638">638</th><td>      <a class="local col1 ref" href="#81Requested" title='Requested' data-ref="81Requested">Requested</a> = <a class="local col2 ref" href="#82InputNumSGPRs" title='InputNumSGPRs' data-ref="82InputNumSGPRs">InputNumSGPRs</a>;</td></tr>
<tr><th id="639">639</th><td></td></tr>
<tr><th id="640">640</th><td>    <i>// Make sure requested value is compatible with values implied by</i></td></tr>
<tr><th id="641">641</th><td><i>    // default/requested minimum/maximum number of waves per execution unit.</i></td></tr>
<tr><th id="642">642</th><td>    <b>if</b> (<a class="local col1 ref" href="#81Requested" title='Requested' data-ref="81Requested">Requested</a> &amp;&amp; <a class="local col1 ref" href="#81Requested" title='Requested' data-ref="81Requested">Requested</a> &gt; <a class="member" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget14getMaxNumSGPRsEjb" title='llvm::GCNSubtarget::getMaxNumSGPRs' data-ref="_ZNK4llvm12GCNSubtarget14getMaxNumSGPRsEjb">getMaxNumSGPRs</a>(<a class="local col8 ref" href="#78WavesPerEU" title='WavesPerEU' data-ref="78WavesPerEU">WavesPerEU</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;unsigned int, unsigned int&gt;::first' data-ref="std::pair::first">first</a>, <b>false</b>))</td></tr>
<tr><th id="643">643</th><td>      <a class="local col1 ref" href="#81Requested" title='Requested' data-ref="81Requested">Requested</a> = <var>0</var>;</td></tr>
<tr><th id="644">644</th><td>    <b>if</b> (<a class="local col8 ref" href="#78WavesPerEU" title='WavesPerEU' data-ref="78WavesPerEU">WavesPerEU</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;unsigned int, unsigned int&gt;::second' data-ref="std::pair::second">second</a> &amp;&amp;</td></tr>
<tr><th id="645">645</th><td>        <a class="local col1 ref" href="#81Requested" title='Requested' data-ref="81Requested">Requested</a> &amp;&amp; <a class="local col1 ref" href="#81Requested" title='Requested' data-ref="81Requested">Requested</a> &lt; <a class="member" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget14getMinNumSGPRsEj" title='llvm::GCNSubtarget::getMinNumSGPRs' data-ref="_ZNK4llvm12GCNSubtarget14getMinNumSGPRsEj">getMinNumSGPRs</a>(<a class="local col8 ref" href="#78WavesPerEU" title='WavesPerEU' data-ref="78WavesPerEU">WavesPerEU</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;unsigned int, unsigned int&gt;::second' data-ref="std::pair::second">second</a>))</td></tr>
<tr><th id="646">646</th><td>      <a class="local col1 ref" href="#81Requested" title='Requested' data-ref="81Requested">Requested</a> = <var>0</var>;</td></tr>
<tr><th id="647">647</th><td></td></tr>
<tr><th id="648">648</th><td>    <b>if</b> (<a class="local col1 ref" href="#81Requested" title='Requested' data-ref="81Requested">Requested</a>)</td></tr>
<tr><th id="649">649</th><td>      <a class="local col9 ref" href="#79MaxNumSGPRs" title='MaxNumSGPRs' data-ref="79MaxNumSGPRs">MaxNumSGPRs</a> = <a class="local col1 ref" href="#81Requested" title='Requested' data-ref="81Requested">Requested</a>;</td></tr>
<tr><th id="650">650</th><td>  }</td></tr>
<tr><th id="651">651</th><td></td></tr>
<tr><th id="652">652</th><td>  <b>if</b> (<a class="member" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget14hasSGPRInitBugEv" title='llvm::GCNSubtarget::hasSGPRInitBug' data-ref="_ZNK4llvm12GCNSubtarget14hasSGPRInitBugEv">hasSGPRInitBug</a>())</td></tr>
<tr><th id="653">653</th><td>    <a class="local col9 ref" href="#79MaxNumSGPRs" title='MaxNumSGPRs' data-ref="79MaxNumSGPRs">MaxNumSGPRs</a> = <span class="namespace">AMDGPU::IsaInfo::</span><a class="enum" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::IsaInfo::FIXED_NUM_SGPRS_FOR_INIT_BUG" title='llvm::AMDGPU::IsaInfo::FIXED_NUM_SGPRS_FOR_INIT_BUG' data-ref="llvm::AMDGPU::IsaInfo::FIXED_NUM_SGPRS_FOR_INIT_BUG">FIXED_NUM_SGPRS_FOR_INIT_BUG</a>;</td></tr>
<tr><th id="654">654</th><td></td></tr>
<tr><th id="655">655</th><td>  <b>return</b> <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3minRKT_S1_" title='std::min' data-ref="_ZSt3minRKT_S1_">min</a>(<a class="local col9 ref" href="#79MaxNumSGPRs" title='MaxNumSGPRs' data-ref="79MaxNumSGPRs">MaxNumSGPRs</a> - <a class="member" href="#_ZNK4llvm12GCNSubtarget19getReservedNumSGPRsERKNS_15MachineFunctionE" title='llvm::GCNSubtarget::getReservedNumSGPRs' data-ref="_ZNK4llvm12GCNSubtarget19getReservedNumSGPRsERKNS_15MachineFunctionE">getReservedNumSGPRs</a>(<a class="local col5 ref" href="#75MF" title='MF' data-ref="75MF">MF</a>),</td></tr>
<tr><th id="656">656</th><td>                  <a class="local col0 ref" href="#80MaxAddressableNumSGPRs" title='MaxAddressableNumSGPRs' data-ref="80MaxAddressableNumSGPRs">MaxAddressableNumSGPRs</a>);</td></tr>
<tr><th id="657">657</th><td>}</td></tr>
<tr><th id="658">658</th><td></td></tr>
<tr><th id="659">659</th><td><em>unsigned</em> <a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a>::<dfn class="decl def" id="_ZNK4llvm12GCNSubtarget14getMaxNumVGPRsERKNS_15MachineFunctionE" title='llvm::GCNSubtarget::getMaxNumVGPRs' data-ref="_ZNK4llvm12GCNSubtarget14getMaxNumVGPRsERKNS_15MachineFunctionE">getMaxNumVGPRs</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col3 decl" id="83MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="83MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="660">660</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/Function.h.html#llvm::Function" title='llvm::Function' data-ref="llvm::Function">Function</a> &amp;<dfn class="local col4 decl" id="84F" title='F' data-type='const llvm::Function &amp;' data-ref="84F">F</dfn> = <a class="local col3 ref" href="#83MF" title='MF' data-ref="83MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>();</td></tr>
<tr><th id="661">661</th><td>  <em>const</em> <a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo">SIMachineFunctionInfo</a> &amp;<dfn class="local col5 decl" id="85MFI" title='MFI' data-type='const llvm::SIMachineFunctionInfo &amp;' data-ref="85MFI">MFI</dfn> = *<a class="local col3 ref" href="#83MF" title='MF' data-ref="83MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZNK4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo">SIMachineFunctionInfo</a>&gt;();</td></tr>
<tr><th id="662">662</th><td></td></tr>
<tr><th id="663">663</th><td>  <i>// Compute maximum number of VGPRs function can use using default/requested</i></td></tr>
<tr><th id="664">664</th><td><i>  // minimum number of waves per execution unit.</i></td></tr>
<tr><th id="665">665</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>unsigned</em>, <em>unsigned</em>&gt; <dfn class="local col6 decl" id="86WavesPerEU" title='WavesPerEU' data-type='std::pair&lt;unsigned int, unsigned int&gt;' data-ref="86WavesPerEU">WavesPerEU</dfn> = <a class="local col5 ref" href="#85MFI" title='MFI' data-ref="85MFI">MFI</a>.<a class="ref" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo13getWavesPerEUEv" title='llvm::SIMachineFunctionInfo::getWavesPerEU' data-ref="_ZNK4llvm21SIMachineFunctionInfo13getWavesPerEUEv">getWavesPerEU</a>();</td></tr>
<tr><th id="666">666</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="87MaxNumVGPRs" title='MaxNumVGPRs' data-type='unsigned int' data-ref="87MaxNumVGPRs">MaxNumVGPRs</dfn> = <a class="member" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget14getMaxNumVGPRsEj" title='llvm::GCNSubtarget::getMaxNumVGPRs' data-ref="_ZNK4llvm12GCNSubtarget14getMaxNumVGPRsEj">getMaxNumVGPRs</a>(<a class="local col6 ref" href="#86WavesPerEU" title='WavesPerEU' data-ref="86WavesPerEU">WavesPerEU</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;unsigned int, unsigned int&gt;::first' data-ref="std::pair::first">first</a>);</td></tr>
<tr><th id="667">667</th><td></td></tr>
<tr><th id="668">668</th><td>  <i>// Check if maximum number of VGPRs was explicitly requested using</i></td></tr>
<tr><th id="669">669</th><td><i>  // "amdgpu-num-vgpr" attribute.</i></td></tr>
<tr><th id="670">670</th><td>  <b>if</b> (<a class="local col4 ref" href="#84F" title='F' data-ref="84F">F</a>.<a class="ref" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14hasFnAttributeENS_9StringRefE" title='llvm::Function::hasFnAttribute' data-ref="_ZNK4llvm8Function14hasFnAttributeENS_9StringRefE">hasFnAttribute</a>(<a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"amdgpu-num-vgpr"</q>)) {</td></tr>
<tr><th id="671">671</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="88Requested" title='Requested' data-type='unsigned int' data-ref="88Requested">Requested</dfn> = <span class="namespace">AMDGPU::</span><a class="ref" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU19getIntegerAttributeERKNS_8FunctionENS_9StringRefEi" title='llvm::AMDGPU::getIntegerAttribute' data-ref="_ZN4llvm6AMDGPU19getIntegerAttributeERKNS_8FunctionENS_9StringRefEi">getIntegerAttribute</a>(</td></tr>
<tr><th id="672">672</th><td>      <a class="local col4 ref" href="#84F" title='F' data-ref="84F">F</a>, <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"amdgpu-num-vgpr"</q>, <a class="local col7 ref" href="#87MaxNumVGPRs" title='MaxNumVGPRs' data-ref="87MaxNumVGPRs">MaxNumVGPRs</a>);</td></tr>
<tr><th id="673">673</th><td></td></tr>
<tr><th id="674">674</th><td>    <i>// Make sure requested value is compatible with values implied by</i></td></tr>
<tr><th id="675">675</th><td><i>    // default/requested minimum/maximum number of waves per execution unit.</i></td></tr>
<tr><th id="676">676</th><td>    <b>if</b> (<a class="local col8 ref" href="#88Requested" title='Requested' data-ref="88Requested">Requested</a> &amp;&amp; <a class="local col8 ref" href="#88Requested" title='Requested' data-ref="88Requested">Requested</a> &gt; <a class="member" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget14getMaxNumVGPRsEj" title='llvm::GCNSubtarget::getMaxNumVGPRs' data-ref="_ZNK4llvm12GCNSubtarget14getMaxNumVGPRsEj">getMaxNumVGPRs</a>(<a class="local col6 ref" href="#86WavesPerEU" title='WavesPerEU' data-ref="86WavesPerEU">WavesPerEU</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;unsigned int, unsigned int&gt;::first' data-ref="std::pair::first">first</a>))</td></tr>
<tr><th id="677">677</th><td>      <a class="local col8 ref" href="#88Requested" title='Requested' data-ref="88Requested">Requested</a> = <var>0</var>;</td></tr>
<tr><th id="678">678</th><td>    <b>if</b> (<a class="local col6 ref" href="#86WavesPerEU" title='WavesPerEU' data-ref="86WavesPerEU">WavesPerEU</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;unsigned int, unsigned int&gt;::second' data-ref="std::pair::second">second</a> &amp;&amp;</td></tr>
<tr><th id="679">679</th><td>        <a class="local col8 ref" href="#88Requested" title='Requested' data-ref="88Requested">Requested</a> &amp;&amp; <a class="local col8 ref" href="#88Requested" title='Requested' data-ref="88Requested">Requested</a> &lt; <a class="member" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget14getMinNumVGPRsEj" title='llvm::GCNSubtarget::getMinNumVGPRs' data-ref="_ZNK4llvm12GCNSubtarget14getMinNumVGPRsEj">getMinNumVGPRs</a>(<a class="local col6 ref" href="#86WavesPerEU" title='WavesPerEU' data-ref="86WavesPerEU">WavesPerEU</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;unsigned int, unsigned int&gt;::second' data-ref="std::pair::second">second</a>))</td></tr>
<tr><th id="680">680</th><td>      <a class="local col8 ref" href="#88Requested" title='Requested' data-ref="88Requested">Requested</a> = <var>0</var>;</td></tr>
<tr><th id="681">681</th><td></td></tr>
<tr><th id="682">682</th><td>    <b>if</b> (<a class="local col8 ref" href="#88Requested" title='Requested' data-ref="88Requested">Requested</a>)</td></tr>
<tr><th id="683">683</th><td>      <a class="local col7 ref" href="#87MaxNumVGPRs" title='MaxNumVGPRs' data-ref="87MaxNumVGPRs">MaxNumVGPRs</a> = <a class="local col8 ref" href="#88Requested" title='Requested' data-ref="88Requested">Requested</a>;</td></tr>
<tr><th id="684">684</th><td>  }</td></tr>
<tr><th id="685">685</th><td></td></tr>
<tr><th id="686">686</th><td>  <b>return</b> <a class="local col7 ref" href="#87MaxNumVGPRs" title='MaxNumVGPRs' data-ref="87MaxNumVGPRs">MaxNumVGPRs</a>;</td></tr>
<tr><th id="687">687</th><td>}</td></tr>
<tr><th id="688">688</th><td></td></tr>
<tr><th id="689">689</th><td><b>namespace</b> {</td></tr>
<tr><th id="690">690</th><td><b>struct</b> <dfn class="tu type def" id="(anonymousnamespace)::MemOpClusterMutation" title='(anonymous namespace)::MemOpClusterMutation' data-ref="(anonymousnamespace)::MemOpClusterMutation">MemOpClusterMutation</dfn> : <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAGMutation.h.html#llvm::ScheduleDAGMutation" title='llvm::ScheduleDAGMutation' data-ref="llvm::ScheduleDAGMutation">ScheduleDAGMutation</a> {</td></tr>
<tr><th id="691">691</th><td>  <em>const</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::MemOpClusterMutation::TII" title='(anonymous namespace)::MemOpClusterMutation::TII' data-type='const llvm::SIInstrInfo *' data-ref="(anonymousnamespace)::MemOpClusterMutation::TII">TII</dfn>;</td></tr>
<tr><th id="692">692</th><td></td></tr>
<tr><th id="693">693</th><td>  <dfn class="tu decl def" id="_ZN12_GLOBAL__N_120MemOpClusterMutationC1EPKN4llvm11SIInstrInfoE" title='(anonymous namespace)::MemOpClusterMutation::MemOpClusterMutation' data-type='void (anonymous namespace)::MemOpClusterMutation::MemOpClusterMutation(const llvm::SIInstrInfo * tii)' data-ref="_ZN12_GLOBAL__N_120MemOpClusterMutationC1EPKN4llvm11SIInstrInfoE">MemOpClusterMutation</dfn>(<em>const</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a> *<dfn class="local col9 decl" id="89tii" title='tii' data-type='const llvm::SIInstrInfo *' data-ref="89tii">tii</dfn>) : <a class="tu member" href="#(anonymousnamespace)::MemOpClusterMutation::TII" title='(anonymous namespace)::MemOpClusterMutation::TII' data-use='w' data-ref="(anonymousnamespace)::MemOpClusterMutation::TII">TII</a>(<a class="local col9 ref" href="#89tii" title='tii' data-ref="89tii">tii</a>) {}</td></tr>
<tr><th id="694">694</th><td></td></tr>
<tr><th id="695">695</th><td>  <em>void</em> <dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_120MemOpClusterMutation5applyEPN4llvm17ScheduleDAGInstrsE" title='(anonymous namespace)::MemOpClusterMutation::apply' data-type='void (anonymous namespace)::MemOpClusterMutation::apply(llvm::ScheduleDAGInstrs * DAG)' data-ref="_ZN12_GLOBAL__N_120MemOpClusterMutation5applyEPN4llvm17ScheduleDAGInstrsE">apply</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs" title='llvm::ScheduleDAGInstrs' data-ref="llvm::ScheduleDAGInstrs">ScheduleDAGInstrs</a> *<dfn class="local col0 decl" id="90DAG" title='DAG' data-type='llvm::ScheduleDAGInstrs *' data-ref="90DAG">DAG</dfn>) override {</td></tr>
<tr><th id="696">696</th><td>    <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col1 decl" id="91SUa" title='SUa' data-type='llvm::SUnit *' data-ref="91SUa">SUa</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="697">697</th><td>    <i>// Search for two consequent memory operations and link them</i></td></tr>
<tr><th id="698">698</th><td><i>    // to prevent scheduler from moving them apart.</i></td></tr>
<tr><th id="699">699</th><td><i>    // In DAG pre-process SUnits are in the original order of</i></td></tr>
<tr><th id="700">700</th><td><i>    // the instructions before scheduling.</i></td></tr>
<tr><th id="701">701</th><td>    <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> &amp;<dfn class="local col2 decl" id="92SU" title='SU' data-type='llvm::SUnit &amp;' data-ref="92SU">SU</dfn> : <a class="local col0 ref" href="#90DAG" title='DAG' data-ref="90DAG">DAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::SUnits" title='llvm::ScheduleDAG::SUnits' data-ref="llvm::ScheduleDAG::SUnits">SUnits</a>) {</td></tr>
<tr><th id="702">702</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="93MI2" title='MI2' data-type='llvm::MachineInstr &amp;' data-ref="93MI2">MI2</dfn> = *<a class="local col2 ref" href="#92SU" title='SU' data-ref="92SU">SU</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>();</td></tr>
<tr><th id="703">703</th><td>      <b>if</b> (!<a class="local col3 ref" href="#93MI2" title='MI2' data-ref="93MI2">MI2</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE" title='llvm::MachineInstr::mayLoad' data-ref="_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE">mayLoad</a>() &amp;&amp; !<a class="local col3 ref" href="#93MI2" title='MI2' data-ref="93MI2">MI2</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE" title='llvm::MachineInstr::mayStore' data-ref="_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE">mayStore</a>()) {</td></tr>
<tr><th id="704">704</th><td>        <a class="local col1 ref" href="#91SUa" title='SUa' data-ref="91SUa">SUa</a> = <b>nullptr</b>;</td></tr>
<tr><th id="705">705</th><td>        <b>continue</b>;</td></tr>
<tr><th id="706">706</th><td>      }</td></tr>
<tr><th id="707">707</th><td>      <b>if</b> (!<a class="local col1 ref" href="#91SUa" title='SUa' data-ref="91SUa">SUa</a>) {</td></tr>
<tr><th id="708">708</th><td>        <a class="local col1 ref" href="#91SUa" title='SUa' data-ref="91SUa">SUa</a> = &amp;<a class="local col2 ref" href="#92SU" title='SU' data-ref="92SU">SU</a>;</td></tr>
<tr><th id="709">709</th><td>        <b>continue</b>;</td></tr>
<tr><th id="710">710</th><td>      }</td></tr>
<tr><th id="711">711</th><td></td></tr>
<tr><th id="712">712</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="94MI1" title='MI1' data-type='llvm::MachineInstr &amp;' data-ref="94MI1">MI1</dfn> = *<a class="local col1 ref" href="#91SUa" title='SUa' data-ref="91SUa">SUa</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>();</td></tr>
<tr><th id="713">713</th><td>      <b>if</b> ((<a class="tu member" href="#(anonymousnamespace)::MemOpClusterMutation::TII" title='(anonymous namespace)::MemOpClusterMutation::TII' data-use='r' data-ref="(anonymousnamespace)::MemOpClusterMutation::TII">TII</a>-&gt;<a class="ref" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo6isVMEMERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isVMEM' data-ref="_ZN4llvm11SIInstrInfo6isVMEMERKNS_12MachineInstrE">isVMEM</a>(<a class="local col4 ref" href="#94MI1" title='MI1' data-ref="94MI1">MI1</a>) &amp;&amp; <a class="tu member" href="#(anonymousnamespace)::MemOpClusterMutation::TII" title='(anonymous namespace)::MemOpClusterMutation::TII' data-use='r' data-ref="(anonymousnamespace)::MemOpClusterMutation::TII">TII</a>-&gt;<a class="ref" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo6isVMEMERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isVMEM' data-ref="_ZN4llvm11SIInstrInfo6isVMEMERKNS_12MachineInstrE">isVMEM</a>(<a class="local col3 ref" href="#93MI2" title='MI2' data-ref="93MI2">MI2</a>)) ||</td></tr>
<tr><th id="714">714</th><td>          (<a class="tu member" href="#(anonymousnamespace)::MemOpClusterMutation::TII" title='(anonymous namespace)::MemOpClusterMutation::TII' data-use='r' data-ref="(anonymousnamespace)::MemOpClusterMutation::TII">TII</a>-&gt;<a class="ref" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo6isFLATERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isFLAT' data-ref="_ZN4llvm11SIInstrInfo6isFLATERKNS_12MachineInstrE">isFLAT</a>(<a class="local col4 ref" href="#94MI1" title='MI1' data-ref="94MI1">MI1</a>) &amp;&amp; <a class="tu member" href="#(anonymousnamespace)::MemOpClusterMutation::TII" title='(anonymous namespace)::MemOpClusterMutation::TII' data-use='r' data-ref="(anonymousnamespace)::MemOpClusterMutation::TII">TII</a>-&gt;<a class="ref" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo6isFLATERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isFLAT' data-ref="_ZN4llvm11SIInstrInfo6isFLATERKNS_12MachineInstrE">isFLAT</a>(<a class="local col3 ref" href="#93MI2" title='MI2' data-ref="93MI2">MI2</a>)) ||</td></tr>
<tr><th id="715">715</th><td>          (<a class="tu member" href="#(anonymousnamespace)::MemOpClusterMutation::TII" title='(anonymous namespace)::MemOpClusterMutation::TII' data-use='r' data-ref="(anonymousnamespace)::MemOpClusterMutation::TII">TII</a>-&gt;<a class="ref" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo6isSMRDERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isSMRD' data-ref="_ZN4llvm11SIInstrInfo6isSMRDERKNS_12MachineInstrE">isSMRD</a>(<a class="local col4 ref" href="#94MI1" title='MI1' data-ref="94MI1">MI1</a>) &amp;&amp; <a class="tu member" href="#(anonymousnamespace)::MemOpClusterMutation::TII" title='(anonymous namespace)::MemOpClusterMutation::TII' data-use='r' data-ref="(anonymousnamespace)::MemOpClusterMutation::TII">TII</a>-&gt;<a class="ref" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo6isSMRDERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isSMRD' data-ref="_ZN4llvm11SIInstrInfo6isSMRDERKNS_12MachineInstrE">isSMRD</a>(<a class="local col3 ref" href="#93MI2" title='MI2' data-ref="93MI2">MI2</a>)) ||</td></tr>
<tr><th id="716">716</th><td>          (<a class="tu member" href="#(anonymousnamespace)::MemOpClusterMutation::TII" title='(anonymous namespace)::MemOpClusterMutation::TII' data-use='r' data-ref="(anonymousnamespace)::MemOpClusterMutation::TII">TII</a>-&gt;<a class="ref" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo4isDSERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isDS' data-ref="_ZN4llvm11SIInstrInfo4isDSERKNS_12MachineInstrE">isDS</a>(<a class="local col4 ref" href="#94MI1" title='MI1' data-ref="94MI1">MI1</a>)   &amp;&amp; <a class="tu member" href="#(anonymousnamespace)::MemOpClusterMutation::TII" title='(anonymous namespace)::MemOpClusterMutation::TII' data-use='r' data-ref="(anonymousnamespace)::MemOpClusterMutation::TII">TII</a>-&gt;<a class="ref" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo4isDSERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isDS' data-ref="_ZN4llvm11SIInstrInfo4isDSERKNS_12MachineInstrE">isDS</a>(<a class="local col3 ref" href="#93MI2" title='MI2' data-ref="93MI2">MI2</a>))) {</td></tr>
<tr><th id="717">717</th><td>        <a class="local col2 ref" href="#92SU" title='SU' data-ref="92SU">SU</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm5SUnit14addPredBarrierEPS0_" title='llvm::SUnit::addPredBarrier' data-ref="_ZN4llvm5SUnit14addPredBarrierEPS0_">addPredBarrier</a>(<a class="local col1 ref" href="#91SUa" title='SUa' data-ref="91SUa">SUa</a>);</td></tr>
<tr><th id="718">718</th><td></td></tr>
<tr><th id="719">719</th><td>        <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a> &amp;<dfn class="local col5 decl" id="95SI" title='SI' data-type='const llvm::SDep &amp;' data-ref="95SI">SI</dfn> : <a class="local col2 ref" href="#92SU" title='SU' data-ref="92SU">SU</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Preds" title='llvm::SUnit::Preds' data-ref="llvm::SUnit::Preds">Preds</a>) {</td></tr>
<tr><th id="720">720</th><td>          <b>if</b> (<a class="local col5 ref" href="#95SI" title='SI' data-ref="95SI">SI</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>() != <a class="local col1 ref" href="#91SUa" title='SUa' data-ref="91SUa">SUa</a>)</td></tr>
<tr><th id="721">721</th><td>            <a class="local col1 ref" href="#91SUa" title='SUa' data-ref="91SUa">SUa</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm5SUnit7addPredERKNS_4SDepEb" title='llvm::SUnit::addPred' data-ref="_ZN4llvm5SUnit7addPredERKNS_4SDepEb">addPred</a>(<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a><a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm4SDepC1EPNS_5SUnitENS0_9OrderKindE" title='llvm::SDep::SDep' data-ref="_ZN4llvm4SDepC1EPNS_5SUnitENS0_9OrderKindE">(</a><a class="local col5 ref" href="#95SI" title='SI' data-ref="95SI">SI</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>(), <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a>::<a class="enum" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep::OrderKind::Artificial" title='llvm::SDep::OrderKind::Artificial' data-ref="llvm::SDep::OrderKind::Artificial">Artificial</a>));</td></tr>
<tr><th id="722">722</th><td>        }</td></tr>
<tr><th id="723">723</th><td></td></tr>
<tr><th id="724">724</th><td>        <b>if</b> (&amp;<a class="local col2 ref" href="#92SU" title='SU' data-ref="92SU">SU</a> != &amp;<a class="local col0 ref" href="#90DAG" title='DAG' data-ref="90DAG">DAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::ExitSU" title='llvm::ScheduleDAG::ExitSU' data-ref="llvm::ScheduleDAG::ExitSU">ExitSU</a>) {</td></tr>
<tr><th id="725">725</th><td>          <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a> &amp;<dfn class="local col6 decl" id="96SI" title='SI' data-type='const llvm::SDep &amp;' data-ref="96SI">SI</dfn> : <a class="local col1 ref" href="#91SUa" title='SUa' data-ref="91SUa">SUa</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Succs" title='llvm::SUnit::Succs' data-ref="llvm::SUnit::Succs">Succs</a>) {</td></tr>
<tr><th id="726">726</th><td>            <b>if</b> (<a class="local col6 ref" href="#96SI" title='SI' data-ref="96SI">SI</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>() != &amp;<a class="local col2 ref" href="#92SU" title='SU' data-ref="92SU">SU</a>)</td></tr>
<tr><th id="727">727</th><td>              <a class="local col6 ref" href="#96SI" title='SI' data-ref="96SI">SI</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm5SUnit7addPredERKNS_4SDepEb" title='llvm::SUnit::addPred' data-ref="_ZN4llvm5SUnit7addPredERKNS_4SDepEb">addPred</a>(<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a><a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm4SDepC1EPNS_5SUnitENS0_9OrderKindE" title='llvm::SDep::SDep' data-ref="_ZN4llvm4SDepC1EPNS_5SUnitENS0_9OrderKindE">(</a>&amp;<a class="local col2 ref" href="#92SU" title='SU' data-ref="92SU">SU</a>, <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a>::<a class="enum" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep::OrderKind::Artificial" title='llvm::SDep::OrderKind::Artificial' data-ref="llvm::SDep::OrderKind::Artificial">Artificial</a>));</td></tr>
<tr><th id="728">728</th><td>          }</td></tr>
<tr><th id="729">729</th><td>        }</td></tr>
<tr><th id="730">730</th><td>      }</td></tr>
<tr><th id="731">731</th><td></td></tr>
<tr><th id="732">732</th><td>      <a class="local col1 ref" href="#91SUa" title='SUa' data-ref="91SUa">SUa</a> = &amp;<a class="local col2 ref" href="#92SU" title='SU' data-ref="92SU">SU</a>;</td></tr>
<tr><th id="733">733</th><td>    }</td></tr>
<tr><th id="734">734</th><td>  }</td></tr>
<tr><th id="735">735</th><td>};</td></tr>
<tr><th id="736">736</th><td>} <i>// namespace</i></td></tr>
<tr><th id="737">737</th><td></td></tr>
<tr><th id="738">738</th><td><em>void</em> <a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a>::<dfn class="decl def" id="_ZNK4llvm12GCNSubtarget18getPostRAMutationsERSt6vectorISt10unique_ptrINS_19ScheduleDAGMutationESt14default_deleteIS3_EESaIS6_EE" title='llvm::GCNSubtarget::getPostRAMutations' data-ref="_ZNK4llvm12GCNSubtarget18getPostRAMutationsERSt6vectorISt10unique_ptrINS_19ScheduleDAGMutationESt14default_deleteIS3_EESaIS6_EE">getPostRAMutations</dfn>(</td></tr>
<tr><th id="739">739</th><td>    <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/unique_ptr.h.html#std::unique_ptr" title='std::unique_ptr' data-ref="std::unique_ptr">unique_ptr</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAGMutation.h.html#llvm::ScheduleDAGMutation" title='llvm::ScheduleDAGMutation' data-ref="llvm::ScheduleDAGMutation">ScheduleDAGMutation</a>&gt;&gt; &amp;<dfn class="local col7 decl" id="97Mutations" title='Mutations' data-type='std::vector&lt;std::unique_ptr&lt;ScheduleDAGMutation&gt; &gt; &amp;' data-ref="97Mutations">Mutations</dfn>) <em>const</em> {</td></tr>
<tr><th id="740">740</th><td>  Mutations.push_back(llvm::make_unique&lt;MemOpClusterMutation&gt;(&amp;InstrInfo));</td></tr>
<tr><th id="741">741</th><td>}</td></tr>
<tr><th id="742">742</th><td></td></tr>
<tr><th id="743">743</th><td><em>const</em> <a class="type" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget" title='llvm::AMDGPUSubtarget' data-ref="llvm::AMDGPUSubtarget">AMDGPUSubtarget</a> &amp;<a class="type" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget" title='llvm::AMDGPUSubtarget' data-ref="llvm::AMDGPUSubtarget">AMDGPUSubtarget</a>::<dfn class="decl def" id="_ZN4llvm15AMDGPUSubtarget3getERKNS_15MachineFunctionE" title='llvm::AMDGPUSubtarget::get' data-ref="_ZN4llvm15AMDGPUSubtarget3getERKNS_15MachineFunctionE">get</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col8 decl" id="98MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="98MF">MF</dfn>) {</td></tr>
<tr><th id="744">744</th><td>  <b>if</b> (<a class="local col8 ref" href="#98MF" title='MF' data-ref="98MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction9getTargetEv" title='llvm::MachineFunction::getTarget' data-ref="_ZNK4llvm15MachineFunction9getTargetEv">getTarget</a>().<a class="ref" href="../../../include/llvm/Target/TargetMachine.h.html#_ZNK4llvm13TargetMachine15getTargetTripleEv" title='llvm::TargetMachine::getTargetTriple' data-ref="_ZNK4llvm13TargetMachine15getTargetTripleEv">getTargetTriple</a>().<a class="ref" href="../../../include/llvm/ADT/Triple.h.html#_ZNK4llvm6Triple7getArchEv" title='llvm::Triple::getArch' data-ref="_ZNK4llvm6Triple7getArchEv">getArch</a>() == <a class="type" href="../../../include/llvm/ADT/Triple.h.html#llvm::Triple" title='llvm::Triple' data-ref="llvm::Triple">Triple</a>::<a class="enum" href="../../../include/llvm/ADT/Triple.h.html#llvm::Triple::ArchType::amdgcn" title='llvm::Triple::ArchType::amdgcn' data-ref="llvm::Triple::ArchType::amdgcn">amdgcn</a>)</td></tr>
<tr><th id="745">745</th><td>    <b>return</b> <span class='error' title="no viable conversion from &apos;const llvm::GCNSubtarget&apos; to &apos;const llvm::AMDGPUSubtarget&apos;"><b>static_cast</b></span>&lt;<em>const</em> <a class="type" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget" title='llvm::AMDGPUSubtarget' data-ref="llvm::AMDGPUSubtarget">AMDGPUSubtarget</a>&amp;&gt;(<a class="local col8 ref" href="#98MF" title='MF' data-ref="98MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a>&gt;());</td></tr>
<tr><th id="746">746</th><td>  <b>else</b></td></tr>
<tr><th id="747">747</th><td>    <b>return</b> <b>static_cast</b>&lt;<em>const</em> <a class="type" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget" title='llvm::AMDGPUSubtarget' data-ref="llvm::AMDGPUSubtarget">AMDGPUSubtarget</a>&amp;&gt;(<a class="local col8 ref" href="#98MF" title='MF' data-ref="98MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="AMDGPUSubtarget.h.html#llvm::R600Subtarget" title='llvm::R600Subtarget' data-ref="llvm::R600Subtarget">R600Subtarget</a>&gt;());</td></tr>
<tr><th id="748">748</th><td>}</td></tr>
<tr><th id="749">749</th><td></td></tr>
<tr><th id="750">750</th><td><em>const</em> <a class="type" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget" title='llvm::AMDGPUSubtarget' data-ref="llvm::AMDGPUSubtarget">AMDGPUSubtarget</a> &amp;<a class="type" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget" title='llvm::AMDGPUSubtarget' data-ref="llvm::AMDGPUSubtarget">AMDGPUSubtarget</a>::<dfn class="decl def" id="_ZN4llvm15AMDGPUSubtarget3getERKNS_13TargetMachineERKNS_8FunctionE" title='llvm::AMDGPUSubtarget::get' data-ref="_ZN4llvm15AMDGPUSubtarget3getERKNS_13TargetMachineERKNS_8FunctionE">get</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/Target/TargetMachine.h.html#llvm::TargetMachine" title='llvm::TargetMachine' data-ref="llvm::TargetMachine">TargetMachine</a> &amp;<dfn class="local col9 decl" id="99TM" title='TM' data-type='const llvm::TargetMachine &amp;' data-ref="99TM">TM</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/IR/Function.h.html#llvm::Function" title='llvm::Function' data-ref="llvm::Function">Function</a> &amp;<dfn class="local col0 decl" id="100F" title='F' data-type='const llvm::Function &amp;' data-ref="100F">F</dfn>) {</td></tr>
<tr><th id="751">751</th><td>  <b>if</b> (<a class="local col9 ref" href="#99TM" title='TM' data-ref="99TM">TM</a>.<a class="ref" href="../../../include/llvm/Target/TargetMachine.h.html#_ZNK4llvm13TargetMachine15getTargetTripleEv" title='llvm::TargetMachine::getTargetTriple' data-ref="_ZNK4llvm13TargetMachine15getTargetTripleEv">getTargetTriple</a>().<a class="ref" href="../../../include/llvm/ADT/Triple.h.html#_ZNK4llvm6Triple7getArchEv" title='llvm::Triple::getArch' data-ref="_ZNK4llvm6Triple7getArchEv">getArch</a>() == <a class="type" href="../../../include/llvm/ADT/Triple.h.html#llvm::Triple" title='llvm::Triple' data-ref="llvm::Triple">Triple</a>::<a class="enum" href="../../../include/llvm/ADT/Triple.h.html#llvm::Triple::ArchType::amdgcn" title='llvm::Triple::ArchType::amdgcn' data-ref="llvm::Triple::ArchType::amdgcn">amdgcn</a>)</td></tr>
<tr><th id="752">752</th><td>    <b>return</b> <span class='error' title="no viable conversion from &apos;const llvm::GCNSubtarget&apos; to &apos;const llvm::AMDGPUSubtarget&apos;"><b>static_cast</b></span>&lt;<em>const</em> <a class="type" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget" title='llvm::AMDGPUSubtarget' data-ref="llvm::AMDGPUSubtarget">AMDGPUSubtarget</a>&amp;&gt;(<a class="local col9 ref" href="#99TM" title='TM' data-ref="99TM">TM</a>.<a class="ref" href="../../../include/llvm/Target/TargetMachine.h.html#_ZNK4llvm13TargetMachine12getSubtargetERKNS_8FunctionE" title='llvm::TargetMachine::getSubtarget' data-ref="_ZNK4llvm13TargetMachine12getSubtargetERKNS_8FunctionE">getSubtarget</a>&lt;<a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a>&gt;(<a class="local col0 ref" href="#100F" title='F' data-ref="100F">F</a>));</td></tr>
<tr><th id="753">753</th><td>  <b>else</b></td></tr>
<tr><th id="754">754</th><td>    <b>return</b> <b>static_cast</b>&lt;<em>const</em> <a class="type" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget" title='llvm::AMDGPUSubtarget' data-ref="llvm::AMDGPUSubtarget">AMDGPUSubtarget</a>&amp;&gt;(<a class="local col9 ref" href="#99TM" title='TM' data-ref="99TM">TM</a>.<a class="ref" href="../../../include/llvm/Target/TargetMachine.h.html#_ZNK4llvm13TargetMachine12getSubtargetERKNS_8FunctionE" title='llvm::TargetMachine::getSubtarget' data-ref="_ZNK4llvm13TargetMachine12getSubtargetERKNS_8FunctionE">getSubtarget</a>&lt;<a class="type" href="AMDGPUSubtarget.h.html#llvm::R600Subtarget" title='llvm::R600Subtarget' data-ref="llvm::R600Subtarget">R600Subtarget</a>&gt;(<a class="local col0 ref" href="#100F" title='F' data-ref="100F">F</a>));</td></tr>
<tr><th id="755">755</th><td>}</td></tr>
<tr><th id="756">756</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
