# Memories

## Memory Classification
![image](https://github.com/user-attachments/assets/c7913855-0746-403f-a1e6-4d0a69b84db7)

## Memory Architecture
![image](https://github.com/user-attachments/assets/3c6dabeb-2eb0-4efc-bbb4-ee3217aa792e)

## Memory Architecture: Skewed Aspect Ratio
![image](https://github.com/user-attachments/assets/88c3b542-7c90-47eb-9766-aeab101878cf)

## Memory Architecture: Balanced Aspect Ratio
![image](https://github.com/user-attachments/assets/d694e9ce-3c79-4f5b-ad58-ce0d8dd11b27)

![image](https://github.com/user-attachments/assets/0e6d8cea-cd15-49da-b882-98d8713a0189)

## Bit-Interleaved Architecture
![image](https://github.com/user-attachments/assets/a96892b6-c4a5-4604-9e49-c2e9ebfad75e)

## Hierarchical Memory Architecture
![image](https://github.com/user-attachments/assets/b0e39122-17ee-431c-aaf8-7cb8f22a9caf)

## Bit-Lines And Word-Lines
![image](https://github.com/user-attachments/assets/be7c275a-50d4-48d8-867f-c7c57a603827)

## Differential And Single-Ended Memories
![image](https://github.com/user-attachments/assets/4de1c390-f2dd-43eb-9160-5b4fee0b0bdc)

## Dynamic Rams (DRAMS)

## 1-Transistor DRAM
![image](https://github.com/user-attachments/assets/0a4c2d37-c6e7-4a36-a460-6432508fedfd)

![image](https://github.com/user-attachments/assets/e1c8e672-0e11-452c-95af-10ccdd1a0373)

## Charge Sharing During Read
![image](https://github.com/user-attachments/assets/a57fc200-2927-4ea7-a647-c2ba8ddf0960)

## Sense Amplifier Operation
![image](https://github.com/user-attachments/assets/f36b6e03-b994-494d-82d6-9c3cf3f8adb0)

## Advanced 1T DRAM Cells
![image](https://github.com/user-attachments/assets/a2042752-3685-4df8-bf6d-17a0b3a5deaa)

## 3-Transistor DRAM
![image](https://github.com/user-attachments/assets/46eb337f-d2cf-4e02-856e-12f7dd34549c)

![image](https://github.com/user-attachments/assets/370198cb-d541-4449-ba1b-d0549e2d3135)

## Statis RAM (SRAM)

## 6-Transistor SRAM
![image](https://github.com/user-attachments/assets/d26f2583-69a1-426f-8702-de5238cc3fde)

## 6-Transistor SRAM: READ
![image](https://github.com/user-attachments/assets/7ab4f856-74b9-4719-ab4e-0e80fe8ab855)

## 6-Transistor SRAM: Cell Ratio
![image](https://github.com/user-attachments/assets/b4145146-c1ae-4310-b5cc-4d7c3a0396cc)

## 6-Transistor SRAM: Write
![image](https://github.com/user-attachments/assets/f1a2f0a2-a1b6-42a0-8ca1-1c6a4f1ffbbd)

## 6-Transistor SRAM: Pull-Up Ratio
![image](https://github.com/user-attachments/assets/fc64617b-e062-4497-8339-5257d9e71246)

## Metrics
![image](https://github.com/user-attachments/assets/45b76ab3-5a32-49f9-9081-ed9f248cb9a5)

## FinFet-Based SRAMs
![image](https://github.com/user-attachments/assets/ef909a72-4290-4991-9222-315ac946b91a)

![image](https://github.com/user-attachments/assets/cbdee287-2af7-4c3c-bf1c-0fd2a6115d33)

![image](https://github.com/user-attachments/assets/6244c015-24da-4c73-b51b-d8525b7badc5)

![image](https://github.com/user-attachments/assets/d31fcd3e-2533-4b9e-bdb5-e99cccd10c4f)

# Peripheral Circuits

![image](https://github.com/user-attachments/assets/b84db382-97b5-4a64-990a-b929f619a2ed)

![image](https://github.com/user-attachments/assets/23ab87e3-11bb-44b8-96d7-c5f7044cfb5c)

![image](https://github.com/user-attachments/assets/a4109889-6b4d-478f-a64d-9b91eb435729)

![image](https://github.com/user-attachments/assets/11529960-cc99-4674-958b-9f6c0472ea40)

![image](https://github.com/user-attachments/assets/a1a69f39-adf0-4248-93ea-8c1945a42fef)

![image](https://github.com/user-attachments/assets/30355655-6da4-4544-af0e-5537d41bf5b3)

![image](https://github.com/user-attachments/assets/35a6b374-0314-4cbc-9d3a-d175a3f989f6)

![image](https://github.com/user-attachments/assets/5bea478a-5208-4a68-b534-e02df9711e4b)
