strict digraph "" {
	node [label="\N"];
	"32:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f8b32f0b250>",
		fillcolor=turquoise,
		label="32:BL
next_state <= ~in;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f8b32f0b290>]",
		style=filled,
		typ=Block];
	"Leaf_24:AL"	[def_var="['next_state']",
		label="Leaf_24:AL"];
	"32:BL" -> "Leaf_24:AL"	[cond="[]",
		lineno=None];
	"31:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f8b32f0b1d0>",
		fillcolor=lightcyan,
		label="31:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"31:CA" -> "32:BL"	[cond="[]",
		lineno=None];
	"26:CS"	[ast="<pyverilog.vparser.ast.CaseStatement object at 0x7f8b32f0b450>",
		fillcolor=linen,
		label="26:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"26:CS" -> "31:CA"	[cond="['present_state']",
		label=present_state,
		lineno=26];
	"27:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f8b32f0b550>",
		fillcolor=lightcyan,
		label="27:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"26:CS" -> "27:CA"	[cond="['present_state']",
		label=present_state,
		lineno=26];
	"24:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f8b32f0b810>",
		clk_sens=False,
		fillcolor=gold,
		label="24:AL",
		sens="['in', 'present_state']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['present_state', 'in']"];
	"25:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f8b32f0b9d0>",
		fillcolor=turquoise,
		label="25:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"24:AL" -> "25:BL"	[cond="[]",
		lineno=None];
	"25:BL" -> "26:CS"	[cond="[]",
		lineno=None];
	"28:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f8b32f0b5d0>",
		fillcolor=turquoise,
		label="28:BL
next_state <= in;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f8b32f0b610>]",
		style=filled,
		typ=Block];
	"27:CA" -> "28:BL"	[cond="[]",
		lineno=None];
	"28:BL" -> "Leaf_24:AL"	[cond="[]",
		lineno=None];
}
