{
  "design": {
    "design_info": {
      "boundary_crc": "0x195287C934F05E8F",
      "device": "xc7z020clg400-1",
      "gen_directory": "../../../../optimized_intellight_v2.gen/sources_1/bd/intellight_v2",
      "name": "intellight_v2",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2022.1"
    },
    "design_tree": {
      "processing_system7_0": "",
      "rst_ps7_0_100M": "",
      "axi_intc_0": "",
      "ps7_0_axi_periph": {
        "xbar": "",
        "s00_couplers": {
          "auto_pc": "",
          "auto_us": ""
        },
        "m00_couplers": {
          "auto_ds": "",
          "auto_pc": ""
        },
        "m01_couplers": {
          "auto_ds": "",
          "auto_pc": ""
        },
        "m02_couplers": {},
        "m03_couplers": {},
        "m04_couplers": {},
        "m05_couplers": {}
      },
      "comm_ram": {
        "axi_bram_ctrl_0": "",
        "axi_bram_ctrl_1": "",
        "axi_bram_ctrl_2": "",
        "axi_bram_ctrl_3": "",
        "comm_ram_0": "",
        "comm_ram_1": "",
        "comm_ram_2": "",
        "comm_ram_3": ""
      },
      "intellight_database_0": "",
      "Accelerator": {
        "SD_0": "",
        "MII_0": "",
        "CU_0": "",
        "QA_0": "",
        "RD_0": "",
        "PG_0": "",
        "MOI_0": ""
      },
      "action_ram_wrapper_0": ""
    },
    "interface_ports": {
      "DDR": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:ddrx:1.0",
        "vlnv": "xilinx.com:interface:ddrx_rtl:1.0"
      },
      "FIXED_IO": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:display_processing_system7:fixedio:1.0",
        "vlnv": "xilinx.com:display_processing_system7:fixedio_rtl:1.0"
      }
    },
    "ports": {
      "idle": {
        "direction": "O"
      },
      "wen0": {
        "direction": "O"
      },
      "wen1": {
        "direction": "O"
      },
      "wen2": {
        "direction": "O"
      },
      "wen3": {
        "direction": "O"
      },
      "finish": {
        "direction": "O"
      }
    },
    "components": {
      "processing_system7_0": {
        "vlnv": "xilinx.com:ip:processing_system7:5.5",
        "xci_name": "intellight_v2_processing_system7_0_1",
        "xci_path": "ip\\intellight_v2_processing_system7_0_1\\intellight_v2_processing_system7_0_1.xci",
        "inst_hier_path": "processing_system7_0",
        "parameters": {
          "PCW_ACT_APU_PERIPHERAL_FREQMHZ": {
            "value": "650.000000"
          },
          "PCW_ACT_CAN0_PERIPHERAL_FREQMHZ": {
            "value": "23.8095"
          },
          "PCW_ACT_CAN1_PERIPHERAL_FREQMHZ": {
            "value": "23.8095"
          },
          "PCW_ACT_CAN_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_DCI_PERIPHERAL_FREQMHZ": {
            "value": "10.096154"
          },
          "PCW_ACT_ENET0_PERIPHERAL_FREQMHZ": {
            "value": "125.000000"
          },
          "PCW_ACT_ENET1_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ": {
            "value": "58.823528"
          },
          "PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_I2C_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_ACT_PCAP_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_QSPI_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_SDIO_PERIPHERAL_FREQMHZ": {
            "value": "50.000000"
          },
          "PCW_ACT_SMC_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_SPI_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_TPIU_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_TTC0_CLK0_PERIPHERAL_FREQMHZ": {
            "value": "108.333336"
          },
          "PCW_ACT_TTC0_CLK1_PERIPHERAL_FREQMHZ": {
            "value": "108.333336"
          },
          "PCW_ACT_TTC0_CLK2_PERIPHERAL_FREQMHZ": {
            "value": "108.333336"
          },
          "PCW_ACT_TTC1_CLK0_PERIPHERAL_FREQMHZ": {
            "value": "108.333336"
          },
          "PCW_ACT_TTC1_CLK1_PERIPHERAL_FREQMHZ": {
            "value": "108.333336"
          },
          "PCW_ACT_TTC1_CLK2_PERIPHERAL_FREQMHZ": {
            "value": "108.333336"
          },
          "PCW_ACT_TTC_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_ACT_UART_PERIPHERAL_FREQMHZ": {
            "value": "100.000000"
          },
          "PCW_ACT_USB0_PERIPHERAL_FREQMHZ": {
            "value": "60"
          },
          "PCW_ACT_USB1_PERIPHERAL_FREQMHZ": {
            "value": "60"
          },
          "PCW_ACT_WDT_PERIPHERAL_FREQMHZ": {
            "value": "108.333336"
          },
          "PCW_APU_CLK_RATIO_ENABLE": {
            "value": "6:2:1"
          },
          "PCW_APU_PERIPHERAL_FREQMHZ": {
            "value": "650"
          },
          "PCW_CAN0_PERIPHERAL_CLKSRC": {
            "value": "External"
          },
          "PCW_CAN1_PERIPHERAL_CLKSRC": {
            "value": "External"
          },
          "PCW_CAN_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_CAN_PERIPHERAL_VALID": {
            "value": "0"
          },
          "PCW_CLK0_FREQ": {
            "value": "58823528"
          },
          "PCW_CLK1_FREQ": {
            "value": "10000000"
          },
          "PCW_CLK2_FREQ": {
            "value": "10000000"
          },
          "PCW_CLK3_FREQ": {
            "value": "10000000"
          },
          "PCW_CORE0_FIQ_INTR": {
            "value": "0"
          },
          "PCW_CORE0_IRQ_INTR": {
            "value": "0"
          },
          "PCW_CORE1_FIQ_INTR": {
            "value": "0"
          },
          "PCW_CORE1_IRQ_INTR": {
            "value": "0"
          },
          "PCW_CPU_CPU_6X4X_MAX_RANGE": {
            "value": "667"
          },
          "PCW_CPU_PERIPHERAL_CLKSRC": {
            "value": "ARM PLL"
          },
          "PCW_CRYSTAL_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_DCI_PERIPHERAL_CLKSRC": {
            "value": "DDR PLL"
          },
          "PCW_DCI_PERIPHERAL_FREQMHZ": {
            "value": "10.159"
          },
          "PCW_DDR_PERIPHERAL_CLKSRC": {
            "value": "DDR PLL"
          },
          "PCW_DDR_RAM_BASEADDR": {
            "value": "0x00100000"
          },
          "PCW_DDR_RAM_HIGHADDR": {
            "value": "0x1FFFFFFF"
          },
          "PCW_DM_WIDTH": {
            "value": "4"
          },
          "PCW_DQS_WIDTH": {
            "value": "4"
          },
          "PCW_DQ_WIDTH": {
            "value": "32"
          },
          "PCW_ENET0_BASEADDR": {
            "value": "0xE000B000"
          },
          "PCW_ENET0_ENET0_IO": {
            "value": "MIO 16 .. 27"
          },
          "PCW_ENET0_GRP_MDIO_ENABLE": {
            "value": "1"
          },
          "PCW_ENET0_GRP_MDIO_IO": {
            "value": "MIO 52 .. 53"
          },
          "PCW_ENET0_HIGHADDR": {
            "value": "0xE000BFFF"
          },
          "PCW_ENET0_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_ENET0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_ENET0_PERIPHERAL_FREQMHZ": {
            "value": "1000 Mbps"
          },
          "PCW_ENET0_RESET_ENABLE": {
            "value": "1"
          },
          "PCW_ENET0_RESET_IO": {
            "value": "MIO 9"
          },
          "PCW_ENET1_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_ENET1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_ENET_RESET_ENABLE": {
            "value": "1"
          },
          "PCW_ENET_RESET_POLARITY": {
            "value": "Active Low"
          },
          "PCW_ENET_RESET_SELECT": {
            "value": "Share reset pin"
          },
          "PCW_EN_4K_TIMER": {
            "value": "0"
          },
          "PCW_EN_CAN0": {
            "value": "0"
          },
          "PCW_EN_CAN1": {
            "value": "0"
          },
          "PCW_EN_CLK0_PORT": {
            "value": "1"
          },
          "PCW_EN_CLK1_PORT": {
            "value": "0"
          },
          "PCW_EN_CLK2_PORT": {
            "value": "0"
          },
          "PCW_EN_CLK3_PORT": {
            "value": "0"
          },
          "PCW_EN_CLKTRIG0_PORT": {
            "value": "0"
          },
          "PCW_EN_CLKTRIG1_PORT": {
            "value": "0"
          },
          "PCW_EN_CLKTRIG2_PORT": {
            "value": "0"
          },
          "PCW_EN_CLKTRIG3_PORT": {
            "value": "0"
          },
          "PCW_EN_DDR": {
            "value": "1"
          },
          "PCW_EN_EMIO_CAN0": {
            "value": "0"
          },
          "PCW_EN_EMIO_CAN1": {
            "value": "0"
          },
          "PCW_EN_EMIO_CD_SDIO0": {
            "value": "0"
          },
          "PCW_EN_EMIO_CD_SDIO1": {
            "value": "0"
          },
          "PCW_EN_EMIO_ENET0": {
            "value": "0"
          },
          "PCW_EN_EMIO_ENET1": {
            "value": "0"
          },
          "PCW_EN_EMIO_GPIO": {
            "value": "0"
          },
          "PCW_EN_EMIO_I2C0": {
            "value": "0"
          },
          "PCW_EN_EMIO_I2C1": {
            "value": "0"
          },
          "PCW_EN_EMIO_MODEM_UART0": {
            "value": "0"
          },
          "PCW_EN_EMIO_MODEM_UART1": {
            "value": "0"
          },
          "PCW_EN_EMIO_PJTAG": {
            "value": "0"
          },
          "PCW_EN_EMIO_SDIO0": {
            "value": "0"
          },
          "PCW_EN_EMIO_SDIO1": {
            "value": "0"
          },
          "PCW_EN_EMIO_SPI0": {
            "value": "0"
          },
          "PCW_EN_EMIO_SPI1": {
            "value": "0"
          },
          "PCW_EN_EMIO_SRAM_INT": {
            "value": "0"
          },
          "PCW_EN_EMIO_TRACE": {
            "value": "0"
          },
          "PCW_EN_EMIO_TTC0": {
            "value": "0"
          },
          "PCW_EN_EMIO_TTC1": {
            "value": "0"
          },
          "PCW_EN_EMIO_UART0": {
            "value": "0"
          },
          "PCW_EN_EMIO_UART1": {
            "value": "0"
          },
          "PCW_EN_EMIO_WDT": {
            "value": "0"
          },
          "PCW_EN_EMIO_WP_SDIO0": {
            "value": "0"
          },
          "PCW_EN_EMIO_WP_SDIO1": {
            "value": "0"
          },
          "PCW_EN_ENET0": {
            "value": "1"
          },
          "PCW_EN_ENET1": {
            "value": "0"
          },
          "PCW_EN_GPIO": {
            "value": "1"
          },
          "PCW_EN_I2C0": {
            "value": "0"
          },
          "PCW_EN_I2C1": {
            "value": "0"
          },
          "PCW_EN_MODEM_UART0": {
            "value": "0"
          },
          "PCW_EN_MODEM_UART1": {
            "value": "0"
          },
          "PCW_EN_PJTAG": {
            "value": "0"
          },
          "PCW_EN_PTP_ENET0": {
            "value": "0"
          },
          "PCW_EN_PTP_ENET1": {
            "value": "0"
          },
          "PCW_EN_QSPI": {
            "value": "1"
          },
          "PCW_EN_RST0_PORT": {
            "value": "1"
          },
          "PCW_EN_RST1_PORT": {
            "value": "0"
          },
          "PCW_EN_RST2_PORT": {
            "value": "0"
          },
          "PCW_EN_RST3_PORT": {
            "value": "0"
          },
          "PCW_EN_SDIO0": {
            "value": "1"
          },
          "PCW_EN_SDIO1": {
            "value": "0"
          },
          "PCW_EN_SMC": {
            "value": "0"
          },
          "PCW_EN_SPI0": {
            "value": "0"
          },
          "PCW_EN_SPI1": {
            "value": "0"
          },
          "PCW_EN_TRACE": {
            "value": "0"
          },
          "PCW_EN_TTC0": {
            "value": "0"
          },
          "PCW_EN_TTC1": {
            "value": "0"
          },
          "PCW_EN_UART0": {
            "value": "1"
          },
          "PCW_EN_UART1": {
            "value": "0"
          },
          "PCW_EN_USB0": {
            "value": "1"
          },
          "PCW_EN_USB1": {
            "value": "0"
          },
          "PCW_EN_WDT": {
            "value": "0"
          },
          "PCW_FCLK0_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_FCLK1_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_FCLK2_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_FCLK3_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_FCLK_CLK0_BUF": {
            "value": "TRUE"
          },
          "PCW_FPGA0_PERIPHERAL_FREQMHZ": {
            "value": "60"
          },
          "PCW_FPGA1_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_FPGA2_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_FPGA3_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_FPGA_FCLK0_ENABLE": {
            "value": "1"
          },
          "PCW_GPIO_BASEADDR": {
            "value": "0xE000A000"
          },
          "PCW_GPIO_EMIO_GPIO_ENABLE": {
            "value": "0"
          },
          "PCW_GPIO_HIGHADDR": {
            "value": "0xE000AFFF"
          },
          "PCW_GPIO_MIO_GPIO_ENABLE": {
            "value": "1"
          },
          "PCW_GPIO_MIO_GPIO_IO": {
            "value": "MIO"
          },
          "PCW_GPIO_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_I2C_RESET_ENABLE": {
            "value": "1"
          },
          "PCW_I2C_RESET_POLARITY": {
            "value": "Active Low"
          },
          "PCW_IMPORT_BOARD_PRESET": {
            "value": "None"
          },
          "PCW_INCLUDE_ACP_TRANS_CHECK": {
            "value": "0"
          },
          "PCW_IRQ_F2P_INTR": {
            "value": "1"
          },
          "PCW_IRQ_F2P_MODE": {
            "value": "DIRECT"
          },
          "PCW_MIO_0_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_0_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_0_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_10_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_10_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_10_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_11_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_11_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_11_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_12_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_12_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_12_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_13_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_13_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_13_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_14_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_14_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_14_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_15_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_15_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_15_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_16_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_16_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_16_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_17_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_17_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_17_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_18_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_18_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_18_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_19_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_19_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_19_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_1_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_1_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_1_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_20_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_20_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_20_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_21_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_21_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_21_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_22_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_22_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_22_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_23_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_23_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_23_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_24_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_24_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_24_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_25_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_25_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_25_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_26_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_26_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_26_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_27_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_27_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_27_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_28_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_28_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_28_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_29_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_29_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_29_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_2_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_2_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_30_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_30_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_30_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_31_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_31_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_31_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_32_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_32_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_32_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_33_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_33_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_33_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_34_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_34_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_34_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_35_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_35_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_35_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_36_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_36_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_36_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_37_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_37_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_37_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_38_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_38_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_38_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_39_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_39_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_39_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_3_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_3_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_40_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_40_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_40_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_41_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_41_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_41_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_42_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_42_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_42_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_43_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_43_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_43_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_44_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_44_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_44_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_45_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_45_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_45_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_46_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_46_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_46_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_47_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_47_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_47_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_48_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_48_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_48_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_49_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_49_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_49_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_4_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_4_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_50_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_50_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_50_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_51_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_51_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_51_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_52_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_52_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_52_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_53_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_53_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_53_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_5_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_5_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_6_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_6_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_7_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_7_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_8_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_8_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_9_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_9_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_9_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_PRIMITIVE": {
            "value": "54"
          },
          "PCW_MIO_TREE_PERIPHERALS": {
            "value": "GPIO#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#GPIO#Quad SPI Flash#ENET Reset#GPIO#GPIO#GPIO#GPIO#UART 0#UART 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#USB Reset#SD 0#GPIO#GPIO#GPIO#GPIO#Enet 0#Enet 0"
          },
          "PCW_MIO_TREE_SIGNALS": {
            "value": "gpio[0]#qspi0_ss_b#qspi0_io[0]#qspi0_io[1]#qspi0_io[2]#qspi0_io[3]/HOLD_B#qspi0_sclk#gpio[7]#qspi_fbclk#reset#gpio[10]#gpio[11]#gpio[12]#gpio[13]#rx#tx#tx_clk#txd[0]#txd[1]#txd[2]#txd[3]#tx_ctl#rx_clk#rxd[0]#rxd[1]#rxd[2]#rxd[3]#rx_ctl#data[4]#dir#stp#nxt#data[0]#data[1]#data[2]#data[3]#clk#data[5]#data[6]#data[7]#clk#cmd#data[0]#data[1]#data[2]#data[3]#reset#cd#gpio[48]#gpio[49]#gpio[50]#gpio[51]#mdc#mdio"
          },
          "PCW_M_AXI_GP0_ENABLE_STATIC_REMAP": {
            "value": "0"
          },
          "PCW_M_AXI_GP0_FREQMHZ": {
            "value": "10"
          },
          "PCW_M_AXI_GP0_ID_WIDTH": {
            "value": "12"
          },
          "PCW_M_AXI_GP0_SUPPORT_NARROW_BURST": {
            "value": "0"
          },
          "PCW_M_AXI_GP0_THREAD_ID_WIDTH": {
            "value": "12"
          },
          "PCW_NAND_CYCLES_T_AR": {
            "value": "1"
          },
          "PCW_NAND_CYCLES_T_CLR": {
            "value": "1"
          },
          "PCW_NAND_CYCLES_T_RC": {
            "value": "11"
          },
          "PCW_NAND_CYCLES_T_REA": {
            "value": "1"
          },
          "PCW_NAND_CYCLES_T_RR": {
            "value": "1"
          },
          "PCW_NAND_CYCLES_T_WC": {
            "value": "11"
          },
          "PCW_NAND_CYCLES_T_WP": {
            "value": "1"
          },
          "PCW_NOR_CS0_T_CEOE": {
            "value": "1"
          },
          "PCW_NOR_CS0_T_PC": {
            "value": "1"
          },
          "PCW_NOR_CS0_T_RC": {
            "value": "11"
          },
          "PCW_NOR_CS0_T_TR": {
            "value": "1"
          },
          "PCW_NOR_CS0_T_WC": {
            "value": "11"
          },
          "PCW_NOR_CS0_T_WP": {
            "value": "1"
          },
          "PCW_NOR_CS0_WE_TIME": {
            "value": "0"
          },
          "PCW_NOR_CS1_T_CEOE": {
            "value": "1"
          },
          "PCW_NOR_CS1_T_PC": {
            "value": "1"
          },
          "PCW_NOR_CS1_T_RC": {
            "value": "11"
          },
          "PCW_NOR_CS1_T_TR": {
            "value": "1"
          },
          "PCW_NOR_CS1_T_WC": {
            "value": "11"
          },
          "PCW_NOR_CS1_T_WP": {
            "value": "1"
          },
          "PCW_NOR_CS1_WE_TIME": {
            "value": "0"
          },
          "PCW_NOR_SRAM_CS0_T_CEOE": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS0_T_PC": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS0_T_RC": {
            "value": "11"
          },
          "PCW_NOR_SRAM_CS0_T_TR": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS0_T_WC": {
            "value": "11"
          },
          "PCW_NOR_SRAM_CS0_T_WP": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS0_WE_TIME": {
            "value": "0"
          },
          "PCW_NOR_SRAM_CS1_T_CEOE": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS1_T_PC": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS1_T_RC": {
            "value": "11"
          },
          "PCW_NOR_SRAM_CS1_T_TR": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS1_T_WC": {
            "value": "11"
          },
          "PCW_NOR_SRAM_CS1_T_WP": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS1_WE_TIME": {
            "value": "0"
          },
          "PCW_OVERRIDE_BASIC_CLOCK": {
            "value": "0"
          },
          "PCW_P2F_ENET0_INTR": {
            "value": "0"
          },
          "PCW_P2F_GPIO_INTR": {
            "value": "0"
          },
          "PCW_P2F_QSPI_INTR": {
            "value": "0"
          },
          "PCW_P2F_SDIO0_INTR": {
            "value": "0"
          },
          "PCW_P2F_UART0_INTR": {
            "value": "0"
          },
          "PCW_P2F_USB0_INTR": {
            "value": "0"
          },
          "PCW_PACKAGE_DDR_BOARD_DELAY0": {
            "value": "0.223"
          },
          "PCW_PACKAGE_DDR_BOARD_DELAY1": {
            "value": "0.212"
          },
          "PCW_PACKAGE_DDR_BOARD_DELAY2": {
            "value": "0.085"
          },
          "PCW_PACKAGE_DDR_BOARD_DELAY3": {
            "value": "0.092"
          },
          "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_0": {
            "value": "0.040"
          },
          "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_1": {
            "value": "0.058"
          },
          "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_2": {
            "value": "-0.009"
          },
          "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_3": {
            "value": "-0.033"
          },
          "PCW_PACKAGE_NAME": {
            "value": "clg400"
          },
          "PCW_PCAP_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_PCAP_PERIPHERAL_FREQMHZ": {
            "value": "200"
          },
          "PCW_PERIPHERAL_BOARD_PRESET": {
            "value": "part0"
          },
          "PCW_PLL_BYPASSMODE_ENABLE": {
            "value": "0"
          },
          "PCW_PRESET_BANK0_VOLTAGE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_PRESET_BANK1_VOLTAGE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_PS7_SI_REV": {
            "value": "PRODUCTION"
          },
          "PCW_QSPI_GRP_FBCLK_ENABLE": {
            "value": "1"
          },
          "PCW_QSPI_GRP_FBCLK_IO": {
            "value": "MIO 8"
          },
          "PCW_QSPI_GRP_IO1_ENABLE": {
            "value": "0"
          },
          "PCW_QSPI_GRP_SINGLE_SS_ENABLE": {
            "value": "1"
          },
          "PCW_QSPI_GRP_SINGLE_SS_IO": {
            "value": "MIO 1 .. 6"
          },
          "PCW_QSPI_GRP_SS1_ENABLE": {
            "value": "0"
          },
          "PCW_QSPI_INTERNAL_HIGHADDRESS": {
            "value": "0xFCFFFFFF"
          },
          "PCW_QSPI_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_QSPI_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_QSPI_PERIPHERAL_FREQMHZ": {
            "value": "200"
          },
          "PCW_QSPI_QSPI_IO": {
            "value": "MIO 1 .. 6"
          },
          "PCW_SD0_GRP_CD_ENABLE": {
            "value": "1"
          },
          "PCW_SD0_GRP_CD_IO": {
            "value": "MIO 47"
          },
          "PCW_SD0_GRP_POW_ENABLE": {
            "value": "0"
          },
          "PCW_SD0_GRP_WP_ENABLE": {
            "value": "0"
          },
          "PCW_SD0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_SD0_SD0_IO": {
            "value": "MIO 40 .. 45"
          },
          "PCW_SD1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_SDIO0_BASEADDR": {
            "value": "0xE0100000"
          },
          "PCW_SDIO0_HIGHADDR": {
            "value": "0xE0100FFF"
          },
          "PCW_SDIO_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_SDIO_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_SDIO_PERIPHERAL_VALID": {
            "value": "1"
          },
          "PCW_SINGLE_QSPI_DATA_MODE": {
            "value": "x4"
          },
          "PCW_SMC_CYCLE_T0": {
            "value": "NA"
          },
          "PCW_SMC_CYCLE_T1": {
            "value": "NA"
          },
          "PCW_SMC_CYCLE_T2": {
            "value": "NA"
          },
          "PCW_SMC_CYCLE_T3": {
            "value": "NA"
          },
          "PCW_SMC_CYCLE_T4": {
            "value": "NA"
          },
          "PCW_SMC_CYCLE_T5": {
            "value": "NA"
          },
          "PCW_SMC_CYCLE_T6": {
            "value": "NA"
          },
          "PCW_SMC_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_SMC_PERIPHERAL_VALID": {
            "value": "0"
          },
          "PCW_SPI0_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_SPI1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_SPI_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_SPI_PERIPHERAL_VALID": {
            "value": "0"
          },
          "PCW_S_AXI_HP0_DATA_WIDTH": {
            "value": "64"
          },
          "PCW_S_AXI_HP1_DATA_WIDTH": {
            "value": "64"
          },
          "PCW_S_AXI_HP2_DATA_WIDTH": {
            "value": "64"
          },
          "PCW_S_AXI_HP3_DATA_WIDTH": {
            "value": "64"
          },
          "PCW_TPIU_PERIPHERAL_CLKSRC": {
            "value": "External"
          },
          "PCW_TTC0_CLK0_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC0_CLK0_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC0_CLK1_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC0_CLK1_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC0_CLK2_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC0_CLK2_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC1_CLK0_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC1_CLK0_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC1_CLK1_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC1_CLK1_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC1_CLK2_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC1_CLK2_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_UART0_BASEADDR": {
            "value": "0xE0000000"
          },
          "PCW_UART0_BAUD_RATE": {
            "value": "115200"
          },
          "PCW_UART0_GRP_FULL_ENABLE": {
            "value": "0"
          },
          "PCW_UART0_HIGHADDR": {
            "value": "0xE0000FFF"
          },
          "PCW_UART0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_UART0_UART0_IO": {
            "value": "MIO 14 .. 15"
          },
          "PCW_UART1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_UART_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_UART_PERIPHERAL_FREQMHZ": {
            "value": "100"
          },
          "PCW_UART_PERIPHERAL_VALID": {
            "value": "1"
          },
          "PCW_UIPARAM_ACT_DDR_FREQ_MHZ": {
            "value": "525.000000"
          },
          "PCW_UIPARAM_DDR_ADV_ENABLE": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_AL": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_BL": {
            "value": "8"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY0": {
            "value": "0.223"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY1": {
            "value": "0.212"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY2": {
            "value": "0.085"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY3": {
            "value": "0.092"
          },
          "PCW_UIPARAM_DDR_BUS_WIDTH": {
            "value": "16 Bit"
          },
          "PCW_UIPARAM_DDR_CLOCK_0_LENGTH_MM": {
            "value": "25.8"
          },
          "PCW_UIPARAM_DDR_CLOCK_0_PACKAGE_LENGTH": {
            "value": "80.4535"
          },
          "PCW_UIPARAM_DDR_CLOCK_0_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_CLOCK_1_LENGTH_MM": {
            "value": "25.8"
          },
          "PCW_UIPARAM_DDR_CLOCK_1_PACKAGE_LENGTH": {
            "value": "80.4535"
          },
          "PCW_UIPARAM_DDR_CLOCK_1_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_CLOCK_2_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_CLOCK_2_PACKAGE_LENGTH": {
            "value": "80.4535"
          },
          "PCW_UIPARAM_DDR_CLOCK_2_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_CLOCK_3_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_CLOCK_3_PACKAGE_LENGTH": {
            "value": "80.4535"
          },
          "PCW_UIPARAM_DDR_CLOCK_3_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_CLOCK_STOP_EN": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQS_0_LENGTH_MM": {
            "value": "15.6"
          },
          "PCW_UIPARAM_DDR_DQS_0_PACKAGE_LENGTH": {
            "value": "105.056"
          },
          "PCW_UIPARAM_DDR_DQS_0_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQS_1_LENGTH_MM": {
            "value": "18.8"
          },
          "PCW_UIPARAM_DDR_DQS_1_PACKAGE_LENGTH": {
            "value": "66.904"
          },
          "PCW_UIPARAM_DDR_DQS_1_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQS_2_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQS_2_PACKAGE_LENGTH": {
            "value": "89.1715"
          },
          "PCW_UIPARAM_DDR_DQS_2_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQS_3_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQS_3_PACKAGE_LENGTH": {
            "value": "113.63"
          },
          "PCW_UIPARAM_DDR_DQS_3_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0": {
            "value": "0.040"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1": {
            "value": "0.058"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2": {
            "value": "-0.009"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3": {
            "value": "-0.033"
          },
          "PCW_UIPARAM_DDR_DQ_0_LENGTH_MM": {
            "value": "16.5"
          },
          "PCW_UIPARAM_DDR_DQ_0_PACKAGE_LENGTH": {
            "value": "98.503"
          },
          "PCW_UIPARAM_DDR_DQ_0_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQ_1_LENGTH_MM": {
            "value": "18"
          },
          "PCW_UIPARAM_DDR_DQ_1_PACKAGE_LENGTH": {
            "value": "68.5855"
          },
          "PCW_UIPARAM_DDR_DQ_1_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQ_2_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQ_2_PACKAGE_LENGTH": {
            "value": "90.295"
          },
          "PCW_UIPARAM_DDR_DQ_2_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQ_3_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQ_3_PACKAGE_LENGTH": {
            "value": "103.977"
          },
          "PCW_UIPARAM_DDR_DQ_3_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_ECC": {
            "value": "Disabled"
          },
          "PCW_UIPARAM_DDR_ENABLE": {
            "value": "1"
          },
          "PCW_UIPARAM_DDR_FREQ_MHZ": {
            "value": "525"
          },
          "PCW_UIPARAM_DDR_HIGH_TEMP": {
            "value": "Normal (0-85)"
          },
          "PCW_UIPARAM_DDR_MEMORY_TYPE": {
            "value": "DDR 3"
          },
          "PCW_UIPARAM_DDR_PARTNO": {
            "value": "MT41J256M16 RE-125"
          },
          "PCW_UIPARAM_DDR_TRAIN_DATA_EYE": {
            "value": "1"
          },
          "PCW_UIPARAM_DDR_TRAIN_READ_GATE": {
            "value": "1"
          },
          "PCW_UIPARAM_DDR_TRAIN_WRITE_LEVEL": {
            "value": "1"
          },
          "PCW_UIPARAM_DDR_USE_INTERNAL_VREF": {
            "value": "0"
          },
          "PCW_UIPARAM_GENERATE_SUMMARY": {
            "value": "NA"
          },
          "PCW_USB0_BASEADDR": {
            "value": "0xE0102000"
          },
          "PCW_USB0_HIGHADDR": {
            "value": "0xE0102fff"
          },
          "PCW_USB0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_USB0_RESET_ENABLE": {
            "value": "1"
          },
          "PCW_USB0_RESET_IO": {
            "value": "MIO 46"
          },
          "PCW_USB0_USB0_IO": {
            "value": "MIO 28 .. 39"
          },
          "PCW_USB1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_USB_RESET_ENABLE": {
            "value": "1"
          },
          "PCW_USB_RESET_POLARITY": {
            "value": "Active Low"
          },
          "PCW_USB_RESET_SELECT": {
            "value": "Share reset pin"
          },
          "PCW_USE_AXI_FABRIC_IDLE": {
            "value": "0"
          },
          "PCW_USE_AXI_NONSECURE": {
            "value": "0"
          },
          "PCW_USE_CORESIGHT": {
            "value": "0"
          },
          "PCW_USE_CROSS_TRIGGER": {
            "value": "0"
          },
          "PCW_USE_CR_FABRIC": {
            "value": "1"
          },
          "PCW_USE_DDR_BYPASS": {
            "value": "0"
          },
          "PCW_USE_DEBUG": {
            "value": "0"
          },
          "PCW_USE_DMA0": {
            "value": "0"
          },
          "PCW_USE_DMA1": {
            "value": "0"
          },
          "PCW_USE_DMA2": {
            "value": "0"
          },
          "PCW_USE_DMA3": {
            "value": "0"
          },
          "PCW_USE_EXPANDED_IOP": {
            "value": "0"
          },
          "PCW_USE_FABRIC_INTERRUPT": {
            "value": "1"
          },
          "PCW_USE_HIGH_OCM": {
            "value": "0"
          },
          "PCW_USE_M_AXI_GP0": {
            "value": "1"
          },
          "PCW_USE_M_AXI_GP1": {
            "value": "0"
          },
          "PCW_USE_PROC_EVENT_BUS": {
            "value": "0"
          },
          "PCW_USE_PS_SLCR_REGISTERS": {
            "value": "0"
          },
          "PCW_USE_S_AXI_ACP": {
            "value": "0"
          },
          "PCW_USE_S_AXI_GP0": {
            "value": "0"
          },
          "PCW_USE_S_AXI_GP1": {
            "value": "0"
          },
          "PCW_USE_S_AXI_HP0": {
            "value": "0"
          },
          "PCW_USE_S_AXI_HP1": {
            "value": "0"
          },
          "PCW_USE_S_AXI_HP2": {
            "value": "0"
          },
          "PCW_USE_S_AXI_HP3": {
            "value": "0"
          },
          "PCW_USE_TRACE": {
            "value": "0"
          },
          "PCW_VALUE_SILVERSION": {
            "value": "3"
          },
          "PCW_WDT_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_WDT_PERIPHERAL_DIVISOR0": {
            "value": "1"
          }
        },
        "interface_ports": {
          "M_AXI_GP0": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data",
            "base_address": {
              "minimum": "0x40000000",
              "maximum": "0x7FFFFFFF",
              "width": "32"
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "Data": {
              "range": "4G",
              "width": "32",
              "local_memory_map": {
                "name": "Data",
                "description": "Address Space Segments",
                "address_blocks": {
                  "segment1": {
                    "name": "segment1",
                    "display_name": "segment1",
                    "base_address": "0x00000000",
                    "range": "256K",
                    "width": "18",
                    "usage": "register"
                  },
                  "segment2": {
                    "name": "segment2",
                    "display_name": "segment2",
                    "base_address": "0x00040000",
                    "range": "256K",
                    "width": "19",
                    "usage": "register"
                  },
                  "segment3": {
                    "name": "segment3",
                    "display_name": "segment3",
                    "base_address": "0x00080000",
                    "range": "512K",
                    "width": "20",
                    "usage": "register"
                  },
                  "segment4": {
                    "name": "segment4",
                    "display_name": "segment4",
                    "base_address": "0x00100000",
                    "range": "1023M",
                    "width": "30",
                    "usage": "register"
                  },
                  "M_AXI_GP0": {
                    "name": "M_AXI_GP0",
                    "display_name": "M_AXI_GP0",
                    "base_address": "0x40000000",
                    "range": "1G",
                    "width": "31",
                    "usage": "register"
                  },
                  "M_AXI_GP1": {
                    "name": "M_AXI_GP1",
                    "display_name": "M_AXI_GP1",
                    "base_address": "0x80000000",
                    "range": "1G",
                    "width": "32",
                    "usage": "register"
                  },
                  "IO_Peripheral_Registers": {
                    "name": "IO_Peripheral_Registers",
                    "display_name": "IO Peripheral Registers",
                    "base_address": "0xE0000000",
                    "range": "3M",
                    "width": "32",
                    "usage": "register"
                  },
                  "SMC_Memories": {
                    "name": "SMC_Memories",
                    "display_name": "SMC Memories",
                    "base_address": "0xE1000000",
                    "range": "80M",
                    "width": "32",
                    "usage": "register"
                  },
                  "SLCR_Registers": {
                    "name": "SLCR_Registers",
                    "display_name": "SLCR Registers",
                    "base_address": "0xF8000000",
                    "range": "3K",
                    "width": "32",
                    "usage": "register"
                  },
                  "PS_System_Registers": {
                    "name": "PS_System_Registers",
                    "display_name": "PS System Registers",
                    "base_address": "0xF8001000",
                    "range": "8252K",
                    "width": "32",
                    "usage": "register"
                  },
                  "CPU_Private_Registers": {
                    "name": "CPU_Private_Registers",
                    "display_name": "CPU Private Registers",
                    "base_address": "0xF8900000",
                    "range": "6156K",
                    "width": "32",
                    "usage": "register"
                  },
                  "segment5": {
                    "name": "segment5",
                    "display_name": "segment5",
                    "base_address": "0xFC000000",
                    "range": "32M",
                    "width": "32",
                    "usage": "register"
                  },
                  "segment6": {
                    "name": "segment6",
                    "display_name": "segment6",
                    "base_address": "0xFFFC0000",
                    "range": "256K",
                    "width": "32",
                    "usage": "register"
                  }
                }
              }
            }
          }
        },
        "hdl_attributes": {
          "BMM_INFO_PROCESSOR": {
            "value": "arm > intellight_v2 comm_ram/axi_bram_ctrl_0 intellight_v2 comm_ram/axi_bram_ctrl_1 intellight_v2 comm_ram/axi_bram_ctrl_2 intellight_v2 comm_ram/axi_bram_ctrl_3",
            "value_src": "default"
          },
          "KEEP_HIERARCHY": {
            "value": "yes",
            "value_src": "default"
          }
        }
      },
      "rst_ps7_0_100M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "intellight_v2_rst_ps7_0_100M_0",
        "xci_path": "ip\\intellight_v2_rst_ps7_0_100M_0\\intellight_v2_rst_ps7_0_100M_0.xci",
        "inst_hier_path": "rst_ps7_0_100M"
      },
      "axi_intc_0": {
        "vlnv": "xilinx.com:ip:axi_intc:4.1",
        "xci_name": "intellight_v2_axi_intc_0_0",
        "xci_path": "ip\\intellight_v2_axi_intc_0_0\\intellight_v2_axi_intc_0_0.xci",
        "inst_hier_path": "axi_intc_0",
        "parameters": {
          "C_IRQ_CONNECTION": {
            "value": "1"
          }
        }
      },
      "ps7_0_axi_periph": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_path": "ip\\intellight_v2_ps7_0_axi_periph_1\\intellight_v2_ps7_0_axi_periph_1.xci",
        "inst_hier_path": "ps7_0_axi_periph",
        "xci_name": "intellight_v2_ps7_0_axi_periph_1",
        "parameters": {
          "NUM_MI": {
            "value": "6"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M03_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M04_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M05_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M02_ARESETN"
              }
            }
          },
          "M02_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M03_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M03_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M03_ARESETN"
              }
            }
          },
          "M03_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M04_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M04_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M04_ARESETN"
              }
            }
          },
          "M04_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M05_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M05_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M05_ARESETN"
              }
            }
          },
          "M05_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "intellight_v2_xbar_0",
            "xci_path": "ip\\intellight_v2_xbar_0\\intellight_v2_xbar_0.xci",
            "inst_hier_path": "ps7_0_axi_periph/xbar",
            "parameters": {
              "NUM_MI": {
                "value": "6"
              },
              "NUM_SI": {
                "value": "1"
              },
              "STRATEGY": {
                "value": "0"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI",
                  "M01_AXI",
                  "M02_AXI",
                  "M03_AXI",
                  "M04_AXI",
                  "M05_AXI"
                ]
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "intellight_v2_auto_pc_2",
                "xci_path": "ip\\intellight_v2_auto_pc_2\\intellight_v2_auto_pc_2.xci",
                "inst_hier_path": "ps7_0_axi_periph/s00_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI3"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "auto_us": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "intellight_v2_auto_us_0",
                "xci_path": "ip\\intellight_v2_auto_us_0\\intellight_v2_auto_us_0.xci",
                "inst_hier_path": "ps7_0_axi_periph/s00_couplers/auto_us",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "64"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "32"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_pc_to_auto_us": {
                "interface_ports": [
                  "auto_pc/M_AXI",
                  "auto_us/S_AXI"
                ]
              },
              "auto_us_to_s00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_us/M_AXI"
                ]
              },
              "s00_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk",
                  "auto_us/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn",
                  "auto_us/s_axi_aresetn"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_ds": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "intellight_v2_auto_ds_0",
                "xci_path": "ip\\intellight_v2_auto_ds_0\\intellight_v2_auto_ds_0.xci",
                "inst_hier_path": "ps7_0_axi_periph/m00_couplers/auto_ds",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "32"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "64"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "intellight_v2_auto_pc_0",
                "xci_path": "ip\\intellight_v2_auto_pc_0\\intellight_v2_auto_pc_0.xci",
                "inst_hier_path": "ps7_0_axi_periph/m00_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_ds_to_auto_pc": {
                "interface_ports": [
                  "auto_ds/M_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_pc_to_m00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "m00_couplers_to_auto_ds": {
                "interface_ports": [
                  "S_AXI",
                  "auto_ds/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_ds/s_axi_aclk",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_ds/s_axi_aresetn",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_ds": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "intellight_v2_auto_ds_1",
                "xci_path": "ip\\intellight_v2_auto_ds_1\\intellight_v2_auto_ds_1.xci",
                "inst_hier_path": "ps7_0_axi_periph/m01_couplers/auto_ds",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "32"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "64"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "intellight_v2_auto_pc_1",
                "xci_path": "ip\\intellight_v2_auto_pc_1\\intellight_v2_auto_pc_1.xci",
                "inst_hier_path": "ps7_0_axi_periph/m01_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_ds_to_auto_pc": {
                "interface_ports": [
                  "auto_ds/M_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_pc_to_m01_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "m01_couplers_to_auto_ds": {
                "interface_ports": [
                  "S_AXI",
                  "auto_ds/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_ds/s_axi_aclk",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_ds/s_axi_aresetn",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m02_couplers_to_m02_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m03_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m03_couplers_to_m03_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m04_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m04_couplers_to_m04_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m05_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m05_couplers_to_m05_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "m00_couplers_to_ps7_0_axi_periph": {
            "interface_ports": [
              "M00_AXI",
              "m00_couplers/M_AXI"
            ]
          },
          "m01_couplers_to_ps7_0_axi_periph": {
            "interface_ports": [
              "M01_AXI",
              "m01_couplers/M_AXI"
            ]
          },
          "m02_couplers_to_ps7_0_axi_periph": {
            "interface_ports": [
              "M02_AXI",
              "m02_couplers/M_AXI"
            ]
          },
          "m03_couplers_to_ps7_0_axi_periph": {
            "interface_ports": [
              "M03_AXI",
              "m03_couplers/M_AXI"
            ]
          },
          "m04_couplers_to_ps7_0_axi_periph": {
            "interface_ports": [
              "M04_AXI",
              "m04_couplers/M_AXI"
            ]
          },
          "m05_couplers_to_ps7_0_axi_periph": {
            "interface_ports": [
              "M05_AXI",
              "m05_couplers/M_AXI"
            ]
          },
          "ps7_0_axi_periph_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          },
          "xbar_to_m02_couplers": {
            "interface_ports": [
              "xbar/M02_AXI",
              "m02_couplers/S_AXI"
            ]
          },
          "xbar_to_m03_couplers": {
            "interface_ports": [
              "xbar/M03_AXI",
              "m03_couplers/S_AXI"
            ]
          },
          "xbar_to_m04_couplers": {
            "interface_ports": [
              "xbar/M04_AXI",
              "m04_couplers/S_AXI"
            ]
          },
          "xbar_to_m05_couplers": {
            "interface_ports": [
              "xbar/M05_AXI",
              "m05_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "ps7_0_axi_periph_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/S_ACLK",
              "s00_couplers/M_ACLK",
              "m00_couplers/M_ACLK",
              "m01_couplers/M_ACLK",
              "m02_couplers/M_ACLK",
              "m03_couplers/M_ACLK",
              "m04_couplers/M_ACLK",
              "m05_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK",
              "m02_couplers/S_ACLK",
              "m03_couplers/S_ACLK",
              "m04_couplers/S_ACLK",
              "m05_couplers/S_ACLK"
            ]
          },
          "ps7_0_axi_periph_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/S_ARESETN",
              "s00_couplers/M_ARESETN",
              "m00_couplers/M_ARESETN",
              "m01_couplers/M_ARESETN",
              "m02_couplers/M_ARESETN",
              "m03_couplers/M_ARESETN",
              "m04_couplers/M_ARESETN",
              "m05_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN",
              "m02_couplers/S_ARESETN",
              "m03_couplers/S_ARESETN",
              "m04_couplers/S_ARESETN",
              "m05_couplers/S_ARESETN"
            ]
          }
        }
      },
      "comm_ram": {
        "interface_ports": {
          "S_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI1": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI2": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI3": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "rst": {
            "type": "rst",
            "direction": "I"
          },
          "wen0": {
            "direction": "I"
          },
          "wen": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "wr_addr": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "Dnew": {
            "direction": "I",
            "left": "63",
            "right": "0"
          },
          "wen1": {
            "direction": "I"
          },
          "wen2": {
            "direction": "I"
          },
          "wen3": {
            "direction": "I"
          },
          "s_axi_aresetn": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "axi_bram_ctrl_0": {
            "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
            "xci_name": "intellight_v2_axi_bram_ctrl_0_0",
            "xci_path": "ip\\intellight_v2_axi_bram_ctrl_0_0\\intellight_v2_axi_bram_ctrl_0_0.xci",
            "inst_hier_path": "comm_ram/axi_bram_ctrl_0",
            "parameters": {
              "DATA_WIDTH": {
                "value": "64"
              },
              "SINGLE_PORT_BRAM": {
                "value": "1"
              }
            },
            "hdl_attributes": {
              "BMM_INFO_ADDRESS_SPACE": {
                "value": "byte  0x40000000 64 > intellight_v2 comm_ram/comm_ram_0",
                "value_src": "default"
              },
              "KEEP_HIERARCHY": {
                "value": "yes",
                "value_src": "default"
              }
            }
          },
          "axi_bram_ctrl_1": {
            "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
            "xci_name": "intellight_v2_axi_bram_ctrl_1_0",
            "xci_path": "ip\\intellight_v2_axi_bram_ctrl_1_0\\intellight_v2_axi_bram_ctrl_1_0.xci",
            "inst_hier_path": "comm_ram/axi_bram_ctrl_1",
            "parameters": {
              "DATA_WIDTH": {
                "value": "64"
              },
              "SINGLE_PORT_BRAM": {
                "value": "1"
              }
            },
            "hdl_attributes": {
              "BMM_INFO_ADDRESS_SPACE": {
                "value": "byte  0x42000000 64 > intellight_v2 comm_ram/comm_ram_1",
                "value_src": "default"
              },
              "KEEP_HIERARCHY": {
                "value": "yes",
                "value_src": "default"
              }
            }
          },
          "axi_bram_ctrl_2": {
            "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
            "xci_name": "intellight_v2_axi_bram_ctrl_2_0",
            "xci_path": "ip\\intellight_v2_axi_bram_ctrl_2_0\\intellight_v2_axi_bram_ctrl_2_0.xci",
            "inst_hier_path": "comm_ram/axi_bram_ctrl_2",
            "parameters": {
              "DATA_WIDTH": {
                "value": "64"
              },
              "SINGLE_PORT_BRAM": {
                "value": "1"
              }
            },
            "hdl_attributes": {
              "BMM_INFO_ADDRESS_SPACE": {
                "value": "byte  0x44000000 64 > intellight_v2 comm_ram/comm_ram_2",
                "value_src": "default"
              },
              "KEEP_HIERARCHY": {
                "value": "yes",
                "value_src": "default"
              }
            }
          },
          "axi_bram_ctrl_3": {
            "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
            "xci_name": "intellight_v2_axi_bram_ctrl_3_0",
            "xci_path": "ip\\intellight_v2_axi_bram_ctrl_3_0\\intellight_v2_axi_bram_ctrl_3_0.xci",
            "inst_hier_path": "comm_ram/axi_bram_ctrl_3",
            "parameters": {
              "DATA_WIDTH": {
                "value": "64"
              },
              "SINGLE_PORT_BRAM": {
                "value": "1"
              }
            },
            "hdl_attributes": {
              "BMM_INFO_ADDRESS_SPACE": {
                "value": "byte  0x46000000 64 > intellight_v2 comm_ram/comm_ram_3",
                "value_src": "default"
              },
              "KEEP_HIERARCHY": {
                "value": "yes",
                "value_src": "default"
              }
            }
          },
          "comm_ram_0": {
            "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
            "xci_name": "intellight_v2_comm_ram_0_0",
            "xci_path": "ip\\intellight_v2_comm_ram_0_0\\intellight_v2_comm_ram_0_0.xci",
            "inst_hier_path": "comm_ram/comm_ram_0",
            "parameters": {
              "Assume_Synchronous_Clk": {
                "value": "false"
              },
              "EN_SAFETY_CKT": {
                "value": "true"
              },
              "Enable_32bit_Address": {
                "value": "true"
              },
              "Enable_B": {
                "value": "Use_ENB_Pin"
              },
              "Memory_Type": {
                "value": "True_Dual_Port_RAM"
              },
              "Operating_Mode_A": {
                "value": "WRITE_FIRST"
              },
              "Operating_Mode_B": {
                "value": "WRITE_FIRST"
              },
              "Port_B_Clock": {
                "value": "100"
              },
              "Port_B_Enable_Rate": {
                "value": "100"
              },
              "Port_B_Write_Rate": {
                "value": "50"
              },
              "Read_Width_A": {
                "value": "64"
              },
              "Read_Width_B": {
                "value": "64"
              },
              "Register_PortA_Output_of_Memory_Primitives": {
                "value": "false"
              },
              "Register_PortB_Output_of_Memory_Primitives": {
                "value": "false"
              },
              "Use_RSTA_Pin": {
                "value": "true"
              },
              "Use_RSTB_Pin": {
                "value": "true"
              },
              "Write_Width_A": {
                "value": "64"
              },
              "Write_Width_B": {
                "value": "64"
              },
              "use_bram_block": {
                "value": "BRAM_Controller"
              }
            }
          },
          "comm_ram_1": {
            "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
            "xci_name": "intellight_v2_comm_ram_1_0",
            "xci_path": "ip\\intellight_v2_comm_ram_1_0\\intellight_v2_comm_ram_1_0.xci",
            "inst_hier_path": "comm_ram/comm_ram_1",
            "parameters": {
              "Assume_Synchronous_Clk": {
                "value": "false"
              },
              "EN_SAFETY_CKT": {
                "value": "true"
              },
              "Enable_32bit_Address": {
                "value": "true"
              },
              "Enable_B": {
                "value": "Use_ENB_Pin"
              },
              "Memory_Type": {
                "value": "True_Dual_Port_RAM"
              },
              "Operating_Mode_A": {
                "value": "WRITE_FIRST"
              },
              "Operating_Mode_B": {
                "value": "WRITE_FIRST"
              },
              "Port_B_Clock": {
                "value": "100"
              },
              "Port_B_Enable_Rate": {
                "value": "100"
              },
              "Port_B_Write_Rate": {
                "value": "50"
              },
              "Read_Width_A": {
                "value": "64"
              },
              "Read_Width_B": {
                "value": "64"
              },
              "Register_PortA_Output_of_Memory_Primitives": {
                "value": "false"
              },
              "Register_PortB_Output_of_Memory_Primitives": {
                "value": "false"
              },
              "Use_RSTA_Pin": {
                "value": "true"
              },
              "Use_RSTB_Pin": {
                "value": "true"
              },
              "Write_Width_A": {
                "value": "64"
              },
              "Write_Width_B": {
                "value": "64"
              },
              "use_bram_block": {
                "value": "BRAM_Controller"
              }
            }
          },
          "comm_ram_2": {
            "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
            "xci_name": "intellight_v2_comm_ram_2_0",
            "xci_path": "ip\\intellight_v2_comm_ram_2_0\\intellight_v2_comm_ram_2_0.xci",
            "inst_hier_path": "comm_ram/comm_ram_2",
            "parameters": {
              "Assume_Synchronous_Clk": {
                "value": "false"
              },
              "EN_SAFETY_CKT": {
                "value": "true"
              },
              "Enable_32bit_Address": {
                "value": "true"
              },
              "Enable_B": {
                "value": "Use_ENB_Pin"
              },
              "Memory_Type": {
                "value": "True_Dual_Port_RAM"
              },
              "Operating_Mode_A": {
                "value": "WRITE_FIRST"
              },
              "Operating_Mode_B": {
                "value": "WRITE_FIRST"
              },
              "Port_B_Clock": {
                "value": "100"
              },
              "Port_B_Enable_Rate": {
                "value": "100"
              },
              "Port_B_Write_Rate": {
                "value": "50"
              },
              "Read_Width_A": {
                "value": "64"
              },
              "Read_Width_B": {
                "value": "64"
              },
              "Register_PortA_Output_of_Memory_Primitives": {
                "value": "false"
              },
              "Register_PortB_Output_of_Memory_Primitives": {
                "value": "false"
              },
              "Use_RSTA_Pin": {
                "value": "true"
              },
              "Use_RSTB_Pin": {
                "value": "true"
              },
              "Write_Width_A": {
                "value": "64"
              },
              "Write_Width_B": {
                "value": "64"
              },
              "use_bram_block": {
                "value": "BRAM_Controller"
              }
            }
          },
          "comm_ram_3": {
            "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
            "xci_name": "intellight_v2_comm_ram_3_0",
            "xci_path": "ip\\intellight_v2_comm_ram_3_0\\intellight_v2_comm_ram_3_0.xci",
            "inst_hier_path": "comm_ram/comm_ram_3",
            "parameters": {
              "Assume_Synchronous_Clk": {
                "value": "false"
              },
              "EN_SAFETY_CKT": {
                "value": "true"
              },
              "Enable_32bit_Address": {
                "value": "true"
              },
              "Enable_B": {
                "value": "Use_ENB_Pin"
              },
              "Memory_Type": {
                "value": "True_Dual_Port_RAM"
              },
              "Operating_Mode_A": {
                "value": "WRITE_FIRST"
              },
              "Operating_Mode_B": {
                "value": "WRITE_FIRST"
              },
              "Port_B_Clock": {
                "value": "100"
              },
              "Port_B_Enable_Rate": {
                "value": "100"
              },
              "Port_B_Write_Rate": {
                "value": "50"
              },
              "Read_Width_A": {
                "value": "64"
              },
              "Read_Width_B": {
                "value": "64"
              },
              "Register_PortA_Output_of_Memory_Primitives": {
                "value": "false"
              },
              "Register_PortB_Output_of_Memory_Primitives": {
                "value": "false"
              },
              "Use_RSTA_Pin": {
                "value": "true"
              },
              "Use_RSTB_Pin": {
                "value": "true"
              },
              "Write_Width_A": {
                "value": "64"
              },
              "Write_Width_B": {
                "value": "64"
              },
              "use_bram_block": {
                "value": "BRAM_Controller"
              }
            }
          }
        },
        "interface_nets": {
          "Conn1": {
            "interface_ports": [
              "S_AXI",
              "axi_bram_ctrl_0/S_AXI"
            ]
          },
          "Conn2": {
            "interface_ports": [
              "S_AXI1",
              "axi_bram_ctrl_1/S_AXI"
            ]
          },
          "Conn3": {
            "interface_ports": [
              "S_AXI2",
              "axi_bram_ctrl_2/S_AXI"
            ]
          },
          "Conn4": {
            "interface_ports": [
              "S_AXI3",
              "axi_bram_ctrl_3/S_AXI"
            ]
          },
          "axi_bram_ctrl_0_BRAM_PORTA": {
            "interface_ports": [
              "axi_bram_ctrl_0/BRAM_PORTA",
              "comm_ram_0/BRAM_PORTB"
            ]
          },
          "axi_bram_ctrl_1_BRAM_PORTA": {
            "interface_ports": [
              "axi_bram_ctrl_1/BRAM_PORTA",
              "comm_ram_1/BRAM_PORTB"
            ]
          },
          "axi_bram_ctrl_2_BRAM_PORTA": {
            "interface_ports": [
              "axi_bram_ctrl_2/BRAM_PORTA",
              "comm_ram_2/BRAM_PORTB"
            ]
          },
          "axi_bram_ctrl_3_BRAM_PORTA": {
            "interface_ports": [
              "axi_bram_ctrl_3/BRAM_PORTA",
              "comm_ram_3/BRAM_PORTB"
            ]
          }
        },
        "nets": {
          "addra_0_1": {
            "ports": [
              "wr_addr",
              "comm_ram_1/addra",
              "comm_ram_2/addra",
              "comm_ram_3/addra",
              "comm_ram_0/addra"
            ]
          },
          "clka_0_1": {
            "ports": [
              "clk",
              "comm_ram_0/clka",
              "comm_ram_1/clka",
              "comm_ram_2/clka",
              "comm_ram_3/clka",
              "axi_bram_ctrl_2/s_axi_aclk",
              "axi_bram_ctrl_3/s_axi_aclk",
              "axi_bram_ctrl_1/s_axi_aclk",
              "axi_bram_ctrl_0/s_axi_aclk"
            ]
          },
          "dina_0_1": {
            "ports": [
              "Dnew",
              "comm_ram_1/dina",
              "comm_ram_2/dina",
              "comm_ram_3/dina",
              "comm_ram_0/dina"
            ]
          },
          "rsta_0_1": {
            "ports": [
              "rst",
              "comm_ram_1/rsta",
              "comm_ram_2/rsta",
              "comm_ram_3/rsta",
              "comm_ram_0/rsta"
            ]
          },
          "s_axi_aresetn_1": {
            "ports": [
              "s_axi_aresetn",
              "axi_bram_ctrl_0/s_axi_aresetn",
              "axi_bram_ctrl_1/s_axi_aresetn",
              "axi_bram_ctrl_2/s_axi_aresetn",
              "axi_bram_ctrl_3/s_axi_aresetn"
            ]
          },
          "wea_0_1": {
            "ports": [
              "wen",
              "comm_ram_1/wea",
              "comm_ram_3/wea",
              "comm_ram_2/wea",
              "comm_ram_0/wea"
            ]
          },
          "wen0_1": {
            "ports": [
              "wen0",
              "comm_ram_0/ena"
            ]
          },
          "wen1_1": {
            "ports": [
              "wen1",
              "comm_ram_1/ena"
            ]
          },
          "wen2_1": {
            "ports": [
              "wen2",
              "comm_ram_2/ena"
            ]
          },
          "wen3_1": {
            "ports": [
              "wen3",
              "comm_ram_3/ena"
            ]
          }
        }
      },
      "intellight_database_0": {
        "vlnv": "xilinx.com:user:intellight_database:1.0",
        "xci_name": "intellight_v2_intellight_database_0_1",
        "xci_path": "ip\\intellight_v2_intellight_database_0_1\\intellight_v2_intellight_database_0_1.xci",
        "inst_hier_path": "intellight_database_0",
        "parameters": {
          "L_WIDTH": {
            "value": "4"
          }
        }
      },
      "Accelerator": {
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "rst": {
            "type": "rst",
            "direction": "I"
          },
          "mode": {
            "direction": "I"
          },
          "S_sim": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "L_inc_a": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "L_inc_b": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "L_inc_c": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "L_inc_d": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "L_dec": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "Droad0": {
            "direction": "I",
            "left": "63",
            "right": "0"
          },
          "Droad1": {
            "direction": "I",
            "left": "63",
            "right": "0"
          },
          "Droad2": {
            "direction": "I",
            "left": "63",
            "right": "0"
          },
          "Droad3": {
            "direction": "I",
            "left": "63",
            "right": "0"
          },
          "rd_addr": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "wr_addr": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "wen_bram": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "D_new": {
            "direction": "O",
            "left": "63",
            "right": "0"
          },
          "wen0": {
            "direction": "O"
          },
          "wen1": {
            "direction": "O"
          },
          "wen2": {
            "direction": "O"
          },
          "wen3": {
            "direction": "O"
          },
          "run": {
            "direction": "I"
          },
          "max_step": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "max_episode": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "seed": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "finish": {
            "direction": "O"
          },
          "idle": {
            "direction": "O"
          },
          "Q_00": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "Q_01": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "Q_02": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "Q_03": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "Q_10": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "Q_11": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "Q_12": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "Q_13": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "Q_20": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "Q_21": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "Q_22": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "Q_23": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "Q_30": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "Q_31": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "Q_32": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "Q_33": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "alpha": {
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "gamma": {
            "direction": "I",
            "left": "2",
            "right": "0"
          }
        },
        "components": {
          "SD_0": {
            "vlnv": "xilinx.com:module_ref:SD:1.0",
            "xci_name": "intellight_v2_SD_0_1",
            "xci_path": "ip\\intellight_v2_SD_0_1\\intellight_v2_SD_0_1.xci",
            "inst_hier_path": "Accelerator/SD_0",
            "parameters": {
              "L_WIDTH": {
                "value": "4"
              }
            },
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "SD",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "rst",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "58823528",
                    "value_src": "user_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "intellight_v2_processing_system7_0_1_FCLK_CLK0",
                    "value_src": "default_prop"
                  }
                }
              },
              "rst": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_HIGH",
                    "value_src": "const_prop"
                  }
                }
              },
              "mode": {
                "direction": "I"
              },
              "A": {
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "S_sim": {
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "L_inc_a": {
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "L_inc_b": {
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "L_inc_c": {
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "L_inc_d": {
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "L_dec": {
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "L0": {
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "L1": {
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "L2": {
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "L3": {
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "S": {
                "direction": "O",
                "left": "7",
                "right": "0"
              }
            }
          },
          "MII_0": {
            "vlnv": "xilinx.com:module_ref:MII:1.0",
            "xci_name": "intellight_v2_MII_0_0",
            "xci_path": "ip\\intellight_v2_MII_0_0\\intellight_v2_MII_0_0.xci",
            "inst_hier_path": "Accelerator/MII_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "MII",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "rst",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "58823528",
                    "value_src": "user_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "intellight_v2_processing_system7_0_1_FCLK_CLK0",
                    "value_src": "default_prop"
                  }
                }
              },
              "rst": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_HIGH",
                    "value_src": "const_prop"
                  }
                }
              },
              "A": {
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "Q_new": {
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "S": {
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "Droad0": {
                "direction": "I",
                "left": "63",
                "right": "0"
              },
              "Droad1": {
                "direction": "I",
                "left": "63",
                "right": "0"
              },
              "Droad2": {
                "direction": "I",
                "left": "63",
                "right": "0"
              },
              "Droad3": {
                "direction": "I",
                "left": "63",
                "right": "0"
              },
              "A_road": {
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "wen_cu": {
                "direction": "I"
              },
              "rd_addr": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "wr_addr": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "wen_bram": {
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "D_new": {
                "direction": "O",
                "left": "63",
                "right": "0"
              },
              "wen0": {
                "direction": "O"
              },
              "wen1": {
                "direction": "O"
              },
              "wen2": {
                "direction": "O"
              },
              "wen3": {
                "direction": "O"
              }
            }
          },
          "CU_0": {
            "vlnv": "xilinx.com:module_ref:CU:1.0",
            "xci_name": "intellight_v2_CU_0_0",
            "xci_path": "ip\\intellight_v2_CU_0_0\\intellight_v2_CU_0_0.xci",
            "inst_hier_path": "Accelerator/CU_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "CU",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "rst",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "58823528",
                    "value_src": "user_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "intellight_v2_processing_system7_0_1_FCLK_CLK0",
                    "value_src": "default_prop"
                  }
                }
              },
              "rst": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_HIGH",
                    "value_src": "const_prop"
                  }
                }
              },
              "run": {
                "direction": "I"
              },
              "mode": {
                "direction": "I"
              },
              "max_step": {
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "max_episode": {
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "seed": {
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "A_sel": {
                "direction": "O"
              },
              "PG": {
                "direction": "O"
              },
              "QA": {
                "direction": "O"
              },
              "SD": {
                "direction": "O"
              },
              "RD": {
                "direction": "O"
              },
              "wire_step": {
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "wire_episode": {
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "wire_epsilon": {
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "wire_cs": {
                "direction": "O",
                "left": "4",
                "right": "0"
              },
              "wire_ns": {
                "direction": "O",
                "left": "4",
                "right": "0"
              },
              "finish": {
                "direction": "O",
                "parameters": {
                  "PortWidth": {
                    "value": "1",
                    "value_src": "default_prop"
                  }
                }
              },
              "wen": {
                "direction": "O"
              },
              "idle": {
                "direction": "O"
              }
            }
          },
          "QA_0": {
            "vlnv": "xilinx.com:module_ref:QA:1.0",
            "xci_name": "intellight_v2_QA_0_0",
            "xci_path": "ip\\intellight_v2_QA_0_0\\intellight_v2_QA_0_0.xci",
            "inst_hier_path": "Accelerator/QA_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "QA",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "rst",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "58823528",
                    "value_src": "user_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "intellight_v2_processing_system7_0_1_FCLK_CLK0",
                    "value_src": "default_prop"
                  }
                }
              },
              "rst": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_HIGH",
                    "value_src": "const_prop"
                  }
                }
              },
              "alpha": {
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "gamma": {
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "Droad0": {
                "direction": "I",
                "left": "63",
                "right": "0"
              },
              "Droad1": {
                "direction": "I",
                "left": "63",
                "right": "0"
              },
              "Droad2": {
                "direction": "I",
                "left": "63",
                "right": "0"
              },
              "Droad3": {
                "direction": "I",
                "left": "63",
                "right": "0"
              },
              "R": {
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "A": {
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "A_road": {
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "Q_new": {
                "direction": "O",
                "left": "15",
                "right": "0"
              }
            }
          },
          "RD_0": {
            "vlnv": "xilinx.com:module_ref:RD:1.0",
            "xci_name": "intellight_v2_RD_0_0",
            "xci_path": "ip\\intellight_v2_RD_0_0\\intellight_v2_RD_0_0.xci",
            "inst_hier_path": "Accelerator/RD_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "RD",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "rst",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "58823528",
                    "value_src": "user_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "intellight_v2_processing_system7_0_1_FCLK_CLK0",
                    "value_src": "default_prop"
                  }
                }
              },
              "rst": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_HIGH",
                    "value_src": "const_prop"
                  }
                }
              },
              "L0": {
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "L1": {
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "L2": {
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "L3": {
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "R": {
                "direction": "O",
                "left": "15",
                "right": "0"
              }
            }
          },
          "PG_0": {
            "vlnv": "xilinx.com:module_ref:PG:1.0",
            "xci_name": "intellight_v2_PG_0_0",
            "xci_path": "ip\\intellight_v2_PG_0_0\\intellight_v2_PG_0_0.xci",
            "inst_hier_path": "Accelerator/PG_0",
            "parameters": {
              "L_WIDTH": {
                "value": "4"
              }
            },
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "PG",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "rst",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "58823528",
                    "value_src": "user_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "intellight_v2_processing_system7_0_1_FCLK_CLK0",
                    "value_src": "default_prop"
                  }
                }
              },
              "rst": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_HIGH",
                    "value_src": "const_prop"
                  }
                }
              },
              "Droad0": {
                "direction": "I",
                "left": "63",
                "right": "0"
              },
              "Droad1": {
                "direction": "I",
                "left": "63",
                "right": "0"
              },
              "Droad2": {
                "direction": "I",
                "left": "63",
                "right": "0"
              },
              "Droad3": {
                "direction": "I",
                "left": "63",
                "right": "0"
              },
              "A_sel": {
                "direction": "I"
              },
              "mode": {
                "direction": "I"
              },
              "A": {
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "A_road": {
                "direction": "O",
                "left": "1",
                "right": "0"
              }
            }
          },
          "MOI_0": {
            "vlnv": "xilinx.com:module_ref:MOI:1.0",
            "xci_name": "intellight_v2_MOI_0_0",
            "xci_path": "ip\\intellight_v2_MOI_0_0\\intellight_v2_MOI_0_0.xci",
            "inst_hier_path": "Accelerator/MOI_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "MOI",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "user_Q-Values": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:user:Q-Values:1.0",
                "vlnv": "xilinx.com:user:Q-Values_rtl:1.0",
                "port_maps": {
                  "Q_00": {
                    "physical_name": "Q_00",
                    "direction": "O",
                    "left": "15",
                    "right": "0"
                  },
                  "Q_01": {
                    "physical_name": "Q_01",
                    "direction": "O",
                    "left": "15",
                    "right": "0"
                  },
                  "Q_02": {
                    "physical_name": "Q_02",
                    "direction": "O",
                    "left": "15",
                    "right": "0"
                  },
                  "Q_03": {
                    "physical_name": "Q_03",
                    "direction": "O",
                    "left": "15",
                    "right": "0"
                  },
                  "Q_10": {
                    "physical_name": "Q_10",
                    "direction": "O",
                    "left": "15",
                    "right": "0"
                  },
                  "Q_11": {
                    "physical_name": "Q_11",
                    "direction": "O",
                    "left": "15",
                    "right": "0"
                  },
                  "Q_12": {
                    "physical_name": "Q_12",
                    "direction": "O",
                    "left": "15",
                    "right": "0"
                  },
                  "Q_13": {
                    "physical_name": "Q_13",
                    "direction": "O",
                    "left": "15",
                    "right": "0"
                  },
                  "Q_20": {
                    "physical_name": "Q_20",
                    "direction": "O",
                    "left": "15",
                    "right": "0"
                  },
                  "Q_21": {
                    "physical_name": "Q_21",
                    "direction": "O",
                    "left": "15",
                    "right": "0"
                  },
                  "Q_22": {
                    "physical_name": "Q_22",
                    "direction": "O",
                    "left": "15",
                    "right": "0"
                  },
                  "Q_23": {
                    "physical_name": "Q_23",
                    "direction": "O",
                    "left": "15",
                    "right": "0"
                  },
                  "Q_30": {
                    "physical_name": "Q_30",
                    "direction": "O",
                    "left": "15",
                    "right": "0"
                  },
                  "Q_31": {
                    "physical_name": "Q_31",
                    "direction": "O",
                    "left": "15",
                    "right": "0"
                  },
                  "Q_32": {
                    "physical_name": "Q_32",
                    "direction": "O",
                    "left": "15",
                    "right": "0"
                  },
                  "Q_33": {
                    "physical_name": "Q_33",
                    "direction": "O",
                    "left": "15",
                    "right": "0"
                  }
                }
              }
            },
            "ports": {
              "Droad0": {
                "direction": "I",
                "left": "63",
                "right": "0"
              },
              "Droad1": {
                "direction": "I",
                "left": "63",
                "right": "0"
              },
              "Droad2": {
                "direction": "I",
                "left": "63",
                "right": "0"
              },
              "Droad3": {
                "direction": "I",
                "left": "63",
                "right": "0"
              }
            }
          }
        },
        "nets": {
          "CU_0_A_sel": {
            "ports": [
              "CU_0/A_sel",
              "PG_0/A_sel"
            ]
          },
          "CU_0_finish": {
            "ports": [
              "CU_0/finish",
              "finish"
            ]
          },
          "CU_0_idle": {
            "ports": [
              "CU_0/idle",
              "idle"
            ]
          },
          "CU_0_wen": {
            "ports": [
              "CU_0/wen",
              "MII_0/wen_cu"
            ]
          },
          "MII_0_Dnew": {
            "ports": [
              "MII_0/D_new",
              "D_new"
            ]
          },
          "MII_0_RD_ADDR": {
            "ports": [
              "MII_0/rd_addr",
              "rd_addr"
            ]
          },
          "MII_0_WR_ADDR": {
            "ports": [
              "MII_0/wr_addr",
              "wr_addr"
            ]
          },
          "MII_0_en0": {
            "ports": [
              "MII_0/wen0",
              "wen0"
            ]
          },
          "MII_0_en1": {
            "ports": [
              "MII_0/wen1",
              "wen1"
            ]
          },
          "MII_0_en2": {
            "ports": [
              "MII_0/wen2",
              "wen2"
            ]
          },
          "MII_0_en3": {
            "ports": [
              "MII_0/wen3",
              "wen3"
            ]
          },
          "MII_0_wen_bram": {
            "ports": [
              "MII_0/wen_bram",
              "wen_bram"
            ]
          },
          "MOI_0_Q_00": {
            "ports": [
              "MOI_0/Q_00",
              "Q_00"
            ]
          },
          "MOI_0_Q_01": {
            "ports": [
              "MOI_0/Q_01",
              "Q_01"
            ]
          },
          "MOI_0_Q_02": {
            "ports": [
              "MOI_0/Q_02",
              "Q_02"
            ]
          },
          "MOI_0_Q_03": {
            "ports": [
              "MOI_0/Q_03",
              "Q_03"
            ]
          },
          "MOI_0_Q_10": {
            "ports": [
              "MOI_0/Q_10",
              "Q_10"
            ]
          },
          "MOI_0_Q_11": {
            "ports": [
              "MOI_0/Q_11",
              "Q_11"
            ]
          },
          "MOI_0_Q_12": {
            "ports": [
              "MOI_0/Q_12",
              "Q_12"
            ]
          },
          "MOI_0_Q_13": {
            "ports": [
              "MOI_0/Q_13",
              "Q_13"
            ]
          },
          "MOI_0_Q_20": {
            "ports": [
              "MOI_0/Q_20",
              "Q_20"
            ]
          },
          "MOI_0_Q_21": {
            "ports": [
              "MOI_0/Q_21",
              "Q_21"
            ]
          },
          "MOI_0_Q_22": {
            "ports": [
              "MOI_0/Q_22",
              "Q_22"
            ]
          },
          "MOI_0_Q_23": {
            "ports": [
              "MOI_0/Q_23",
              "Q_23"
            ]
          },
          "MOI_0_Q_30": {
            "ports": [
              "MOI_0/Q_30",
              "Q_30"
            ]
          },
          "MOI_0_Q_31": {
            "ports": [
              "MOI_0/Q_31",
              "Q_31"
            ]
          },
          "MOI_0_Q_32": {
            "ports": [
              "MOI_0/Q_32",
              "Q_32"
            ]
          },
          "MOI_0_Q_33": {
            "ports": [
              "MOI_0/Q_33",
              "Q_33"
            ]
          },
          "PG_0_A": {
            "ports": [
              "PG_0/A",
              "MII_0/A",
              "SD_0/A",
              "QA_0/A"
            ]
          },
          "PG_0_A_road": {
            "ports": [
              "PG_0/A_road",
              "MII_0/A_road",
              "QA_0/A_road"
            ]
          },
          "QA_0_Q_new": {
            "ports": [
              "QA_0/Q_new",
              "MII_0/Q_new"
            ]
          },
          "RD_0_R": {
            "ports": [
              "RD_0/R",
              "QA_0/R"
            ]
          },
          "SD_0_L0": {
            "ports": [
              "SD_0/L0",
              "RD_0/L0"
            ]
          },
          "SD_0_L1": {
            "ports": [
              "SD_0/L1",
              "RD_0/L1"
            ]
          },
          "SD_0_L2": {
            "ports": [
              "SD_0/L2",
              "RD_0/L2"
            ]
          },
          "SD_0_L3": {
            "ports": [
              "SD_0/L3",
              "RD_0/L3"
            ]
          },
          "SD_0_S": {
            "ports": [
              "SD_0/S",
              "MII_0/S"
            ]
          },
          "action_ram_wrapper_0_Droad0": {
            "ports": [
              "Droad0",
              "PG_0/Droad0",
              "QA_0/Droad0",
              "MII_0/Droad0",
              "MOI_0/Droad0"
            ]
          },
          "action_ram_wrapper_0_Droad1": {
            "ports": [
              "Droad1",
              "PG_0/Droad1",
              "QA_0/Droad1",
              "MII_0/Droad1",
              "MOI_0/Droad1"
            ]
          },
          "action_ram_wrapper_0_Droad2": {
            "ports": [
              "Droad2",
              "PG_0/Droad2",
              "QA_0/Droad2",
              "MII_0/Droad2",
              "MOI_0/Droad2"
            ]
          },
          "action_ram_wrapper_0_Droad3": {
            "ports": [
              "Droad3",
              "PG_0/Droad3",
              "QA_0/Droad3",
              "MII_0/Droad3",
              "MOI_0/Droad3"
            ]
          },
          "clk_wiz_clk_out1": {
            "ports": [
              "clk",
              "RD_0/clk",
              "MII_0/clk",
              "CU_0/clk",
              "PG_0/clk",
              "QA_0/clk",
              "SD_0/clk"
            ]
          },
          "intellight_database_0_L_dec": {
            "ports": [
              "L_dec",
              "SD_0/L_dec"
            ]
          },
          "intellight_database_0_L_inc_a": {
            "ports": [
              "L_inc_a",
              "SD_0/L_inc_a"
            ]
          },
          "intellight_database_0_L_inc_b": {
            "ports": [
              "L_inc_b",
              "SD_0/L_inc_b"
            ]
          },
          "intellight_database_0_L_inc_c": {
            "ports": [
              "L_inc_c",
              "SD_0/L_inc_c"
            ]
          },
          "intellight_database_0_L_inc_d": {
            "ports": [
              "L_inc_d",
              "SD_0/L_inc_d"
            ]
          },
          "intellight_database_0_S_sim": {
            "ports": [
              "S_sim",
              "SD_0/S_sim"
            ]
          },
          "intellight_database_0_alpha": {
            "ports": [
              "alpha",
              "QA_0/alpha"
            ]
          },
          "intellight_database_0_gamma": {
            "ports": [
              "gamma",
              "QA_0/gamma"
            ]
          },
          "intellight_database_0_max_episode": {
            "ports": [
              "max_episode",
              "CU_0/max_episode"
            ]
          },
          "intellight_database_0_max_step": {
            "ports": [
              "max_step",
              "CU_0/max_step"
            ]
          },
          "intellight_database_0_mode": {
            "ports": [
              "mode",
              "CU_0/mode",
              "PG_0/mode",
              "SD_0/mode"
            ]
          },
          "intellight_database_0_run": {
            "ports": [
              "run",
              "CU_0/run"
            ]
          },
          "intellight_database_0_seed": {
            "ports": [
              "seed",
              "CU_0/seed"
            ]
          },
          "rst_ps7_0_100M_peripheral_aresetn": {
            "ports": [
              "rst",
              "RD_0/rst",
              "MII_0/rst",
              "CU_0/rst",
              "PG_0/rst",
              "QA_0/rst",
              "SD_0/rst"
            ]
          }
        }
      },
      "action_ram_wrapper_0": {
        "vlnv": "xilinx.com:module_ref:action_ram_wrapper:1.0",
        "xci_name": "intellight_v2_action_ram_wrapper_0_0",
        "xci_path": "ip\\intellight_v2_action_ram_wrapper_0_0\\intellight_v2_action_ram_wrapper_0_0.xci",
        "inst_hier_path": "action_ram_wrapper_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "action_ram_wrapper",
          "boundary_crc": "0x0"
        },
        "ports": {
          "Dnew": {
            "direction": "I",
            "left": "63",
            "right": "0"
          },
          "Droad0": {
            "direction": "O",
            "left": "63",
            "right": "0"
          },
          "Droad1": {
            "direction": "O",
            "left": "63",
            "right": "0"
          },
          "Droad2": {
            "direction": "O",
            "left": "63",
            "right": "0"
          },
          "Droad3": {
            "direction": "O",
            "left": "63",
            "right": "0"
          },
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              }
            }
          },
          "rd_addr": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "rst": {
            "type": "rst",
            "direction": "I"
          },
          "wen": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "wen0": {
            "direction": "I"
          },
          "wen1": {
            "direction": "I"
          },
          "wen2": {
            "direction": "I"
          },
          "wen3": {
            "direction": "I"
          },
          "wr_addr": {
            "direction": "I",
            "left": "31",
            "right": "0"
          }
        }
      }
    },
    "interface_nets": {
      "processing_system7_0_DDR": {
        "interface_ports": [
          "DDR",
          "processing_system7_0/DDR"
        ]
      },
      "processing_system7_0_FIXED_IO": {
        "interface_ports": [
          "FIXED_IO",
          "processing_system7_0/FIXED_IO"
        ]
      },
      "processing_system7_0_M_AXI_GP0": {
        "interface_ports": [
          "processing_system7_0/M_AXI_GP0",
          "ps7_0_axi_periph/S00_AXI"
        ]
      },
      "ps7_0_axi_periph_M00_AXI": {
        "interface_ports": [
          "ps7_0_axi_periph/M00_AXI",
          "axi_intc_0/s_axi"
        ]
      },
      "ps7_0_axi_periph_M01_AXI": {
        "interface_ports": [
          "ps7_0_axi_periph/M01_AXI",
          "intellight_database_0/S00_AXI"
        ]
      },
      "ps7_0_axi_periph_M02_AXI": {
        "interface_ports": [
          "ps7_0_axi_periph/M02_AXI",
          "comm_ram/S_AXI"
        ]
      },
      "ps7_0_axi_periph_M03_AXI": {
        "interface_ports": [
          "ps7_0_axi_periph/M03_AXI",
          "comm_ram/S_AXI1"
        ]
      },
      "ps7_0_axi_periph_M04_AXI": {
        "interface_ports": [
          "ps7_0_axi_periph/M04_AXI",
          "comm_ram/S_AXI2"
        ]
      },
      "ps7_0_axi_periph_M05_AXI": {
        "interface_ports": [
          "ps7_0_axi_periph/M05_AXI",
          "comm_ram/S_AXI3"
        ]
      }
    },
    "nets": {
      "CU_0_finish": {
        "ports": [
          "Accelerator/finish",
          "axi_intc_0/intr",
          "finish"
        ]
      },
      "CU_0_idle": {
        "ports": [
          "Accelerator/idle",
          "idle"
        ]
      },
      "MII_0_Dnew": {
        "ports": [
          "Accelerator/D_new",
          "comm_ram/Dnew",
          "action_ram_wrapper_0/Dnew"
        ]
      },
      "MII_0_RD_ADDR": {
        "ports": [
          "Accelerator/rd_addr",
          "action_ram_wrapper_0/rd_addr"
        ]
      },
      "MII_0_WR_ADDR": {
        "ports": [
          "Accelerator/wr_addr",
          "comm_ram/wr_addr",
          "action_ram_wrapper_0/wr_addr"
        ]
      },
      "MII_0_en0": {
        "ports": [
          "Accelerator/wen0",
          "wen0",
          "comm_ram/wen0",
          "action_ram_wrapper_0/wen0"
        ]
      },
      "MII_0_en1": {
        "ports": [
          "Accelerator/wen1",
          "wen1",
          "comm_ram/wen1",
          "action_ram_wrapper_0/wen1"
        ]
      },
      "MII_0_en2": {
        "ports": [
          "Accelerator/wen2",
          "wen2",
          "comm_ram/wen2",
          "action_ram_wrapper_0/wen2"
        ]
      },
      "MII_0_en3": {
        "ports": [
          "Accelerator/wen3",
          "wen3",
          "comm_ram/wen3",
          "action_ram_wrapper_0/wen3"
        ]
      },
      "MII_0_wen_bram": {
        "ports": [
          "Accelerator/wen_bram",
          "comm_ram/wen",
          "action_ram_wrapper_0/wen"
        ]
      },
      "MOI_0_Q_00": {
        "ports": [
          "Accelerator/Q_00",
          "intellight_database_0/Q_00"
        ]
      },
      "MOI_0_Q_01": {
        "ports": [
          "Accelerator/Q_01",
          "intellight_database_0/Q_01"
        ]
      },
      "MOI_0_Q_02": {
        "ports": [
          "Accelerator/Q_02",
          "intellight_database_0/Q_02"
        ]
      },
      "MOI_0_Q_03": {
        "ports": [
          "Accelerator/Q_03",
          "intellight_database_0/Q_03"
        ]
      },
      "MOI_0_Q_10": {
        "ports": [
          "Accelerator/Q_10",
          "intellight_database_0/Q_10"
        ]
      },
      "MOI_0_Q_11": {
        "ports": [
          "Accelerator/Q_11",
          "intellight_database_0/Q_11"
        ]
      },
      "MOI_0_Q_12": {
        "ports": [
          "Accelerator/Q_12",
          "intellight_database_0/Q_12"
        ]
      },
      "MOI_0_Q_13": {
        "ports": [
          "Accelerator/Q_13",
          "intellight_database_0/Q_13"
        ]
      },
      "MOI_0_Q_20": {
        "ports": [
          "Accelerator/Q_20",
          "intellight_database_0/Q_20"
        ]
      },
      "MOI_0_Q_21": {
        "ports": [
          "Accelerator/Q_21",
          "intellight_database_0/Q_21"
        ]
      },
      "MOI_0_Q_22": {
        "ports": [
          "Accelerator/Q_22",
          "intellight_database_0/Q_22"
        ]
      },
      "MOI_0_Q_23": {
        "ports": [
          "Accelerator/Q_23",
          "intellight_database_0/Q_23"
        ]
      },
      "MOI_0_Q_30": {
        "ports": [
          "Accelerator/Q_30",
          "intellight_database_0/Q_30"
        ]
      },
      "MOI_0_Q_31": {
        "ports": [
          "Accelerator/Q_31",
          "intellight_database_0/Q_31"
        ]
      },
      "MOI_0_Q_32": {
        "ports": [
          "Accelerator/Q_32",
          "intellight_database_0/Q_32"
        ]
      },
      "MOI_0_Q_33": {
        "ports": [
          "Accelerator/Q_33",
          "intellight_database_0/Q_33"
        ]
      },
      "action_ram_wrapper_0_Droad0": {
        "ports": [
          "action_ram_wrapper_0/Droad0",
          "Accelerator/Droad0"
        ]
      },
      "action_ram_wrapper_0_Droad1": {
        "ports": [
          "action_ram_wrapper_0/Droad1",
          "Accelerator/Droad1"
        ]
      },
      "action_ram_wrapper_0_Droad2": {
        "ports": [
          "action_ram_wrapper_0/Droad2",
          "Accelerator/Droad2"
        ]
      },
      "action_ram_wrapper_0_Droad3": {
        "ports": [
          "action_ram_wrapper_0/Droad3",
          "Accelerator/Droad3"
        ]
      },
      "axi_intc_0_irq": {
        "ports": [
          "axi_intc_0/irq",
          "processing_system7_0/IRQ_F2P"
        ]
      },
      "clk_wiz_clk_out1": {
        "ports": [
          "processing_system7_0/FCLK_CLK0",
          "rst_ps7_0_100M/slowest_sync_clk",
          "processing_system7_0/M_AXI_GP0_ACLK",
          "ps7_0_axi_periph/S00_ACLK",
          "axi_intc_0/s_axi_aclk",
          "ps7_0_axi_periph/M00_ACLK",
          "ps7_0_axi_periph/ACLK",
          "ps7_0_axi_periph/M01_ACLK",
          "comm_ram/clk",
          "ps7_0_axi_periph/M02_ACLK",
          "ps7_0_axi_periph/M03_ACLK",
          "ps7_0_axi_periph/M04_ACLK",
          "ps7_0_axi_periph/M05_ACLK",
          "intellight_database_0/s00_axi_aclk",
          "Accelerator/clk",
          "action_ram_wrapper_0/clk"
        ]
      },
      "intellight_database_0_L_dec": {
        "ports": [
          "intellight_database_0/L_dec",
          "Accelerator/L_dec"
        ]
      },
      "intellight_database_0_L_inc_a": {
        "ports": [
          "intellight_database_0/L_inc_a",
          "Accelerator/L_inc_a"
        ]
      },
      "intellight_database_0_L_inc_b": {
        "ports": [
          "intellight_database_0/L_inc_b",
          "Accelerator/L_inc_b"
        ]
      },
      "intellight_database_0_L_inc_c": {
        "ports": [
          "intellight_database_0/L_inc_c",
          "Accelerator/L_inc_c"
        ]
      },
      "intellight_database_0_L_inc_d": {
        "ports": [
          "intellight_database_0/L_inc_d",
          "Accelerator/L_inc_d"
        ]
      },
      "intellight_database_0_S_sim": {
        "ports": [
          "intellight_database_0/S_sim",
          "Accelerator/S_sim"
        ]
      },
      "intellight_database_0_alpha": {
        "ports": [
          "intellight_database_0/alpha",
          "Accelerator/alpha"
        ]
      },
      "intellight_database_0_gamma": {
        "ports": [
          "intellight_database_0/gamma",
          "Accelerator/gamma"
        ]
      },
      "intellight_database_0_max_episode": {
        "ports": [
          "intellight_database_0/max_episode",
          "Accelerator/max_episode"
        ]
      },
      "intellight_database_0_max_step": {
        "ports": [
          "intellight_database_0/max_step",
          "Accelerator/max_step"
        ]
      },
      "intellight_database_0_mode": {
        "ports": [
          "intellight_database_0/mode",
          "Accelerator/mode"
        ]
      },
      "intellight_database_0_run": {
        "ports": [
          "intellight_database_0/run",
          "Accelerator/run"
        ]
      },
      "intellight_database_0_seed": {
        "ports": [
          "intellight_database_0/seed",
          "Accelerator/seed"
        ]
      },
      "processing_system7_0_FCLK_RESET0_N": {
        "ports": [
          "processing_system7_0/FCLK_RESET0_N",
          "rst_ps7_0_100M/ext_reset_in"
        ]
      },
      "rst_ps7_0_100M_peripheral_aresetn": {
        "ports": [
          "rst_ps7_0_100M/peripheral_reset",
          "comm_ram/rst",
          "Accelerator/rst",
          "action_ram_wrapper_0/rst"
        ]
      },
      "rst_ps7_0_100M_peripheral_aresetn1": {
        "ports": [
          "rst_ps7_0_100M/peripheral_aresetn",
          "ps7_0_axi_periph/S00_ARESETN",
          "axi_intc_0/s_axi_aresetn",
          "ps7_0_axi_periph/M00_ARESETN",
          "ps7_0_axi_periph/ARESETN",
          "ps7_0_axi_periph/M01_ARESETN",
          "comm_ram/s_axi_aresetn",
          "ps7_0_axi_periph/M02_ARESETN",
          "ps7_0_axi_periph/M03_ARESETN",
          "ps7_0_axi_periph/M04_ARESETN",
          "ps7_0_axi_periph/M05_ARESETN",
          "intellight_database_0/s00_axi_aresetn"
        ]
      }
    },
    "addressing": {
      "/processing_system7_0": {
        "address_spaces": {
          "Data": {
            "segments": {
              "SEG_axi_bram_ctrl_0_Mem0": {
                "address_block": "/comm_ram/axi_bram_ctrl_0/S_AXI/Mem0",
                "offset": "0x40000000",
                "range": "8K"
              },
              "SEG_axi_bram_ctrl_1_Mem0": {
                "address_block": "/comm_ram/axi_bram_ctrl_1/S_AXI/Mem0",
                "offset": "0x42000000",
                "range": "8K"
              },
              "SEG_axi_bram_ctrl_2_Mem0": {
                "address_block": "/comm_ram/axi_bram_ctrl_2/S_AXI/Mem0",
                "offset": "0x44000000",
                "range": "8K"
              },
              "SEG_axi_bram_ctrl_3_Mem0": {
                "address_block": "/comm_ram/axi_bram_ctrl_3/S_AXI/Mem0",
                "offset": "0x46000000",
                "range": "8K"
              },
              "SEG_axi_intc_0_Reg": {
                "address_block": "/axi_intc_0/S_AXI/Reg",
                "offset": "0x41800000",
                "range": "64K"
              },
              "SEG_intellight_database_0_S00_AXI_reg": {
                "address_block": "/intellight_database_0/S00_AXI/S00_AXI_reg",
                "offset": "0x43C00000",
                "range": "64K",
                "offset_base_param": "C_S00_AXI_BASEADDR",
                "offset_high_param": "C_S00_AXI_HIGHADDR"
              }
            }
          }
        }
      }
    }
  }
}