Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Nov 13 18:51:02 2019
| Host         : PC160-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -max_paths 10 -file girador_timing_summary_routed.rpt -pb girador_timing_summary_routed.pb -rpx girador_timing_summary_routed.rpx -warn_on_violation
| Design       : girador
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 55 register/latch pins with no clock driven by root clock pin: VGA/vga_sync_unit/pixel_tick_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 341 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.059        0.000                      0                  371        0.095        0.000                      0                  371        2.000        0.000                       0                   100  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                               Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                               ------------         ----------      --------------
VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clk_in1  {0.000 4.000}        8.000           125.000         
  clk_out1_clock_unit_clk_wiz_0_0                   {0.000 10.000}       20.000          50.000          
  clkfbout_clock_unit_clk_wiz_0_0                   {0.000 4.000}        8.000           125.000         
sys_clk_pin                                         {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    2.000        0.000                       0                     1  
  clk_out1_clock_unit_clk_wiz_0_0                        16.083        0.000                      0                   43        0.215        0.000                      0                   43        9.500        0.000                       0                    27  
  clkfbout_clock_unit_clk_wiz_0_0                                                                                                                                                                     5.845        0.000                       0                     3  
sys_clk_pin                                               1.059        0.000                      0                  328        0.095        0.000                      0                  328        3.500        0.000                       0                    69  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clk_in1
  To Clock:  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clock_unit_clk_wiz_0_0
  To Clock:  clk_out1_clock_unit_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       16.083ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.215ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.083ns  (required time - arrival time)
  Source:                 VGA/vga_sync_unit/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_unit_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/vga_sync_unit/v_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_unit_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clock_unit_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clock_unit_clk_wiz_0_0 rise@20.000ns - clk_out1_clock_unit_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.597ns  (logic 0.842ns (23.406%)  route 2.755ns (76.594%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 21.498 - 20.000 ) 
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_unit_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.680     1.680    VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clk_out1_clock_unit_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          1.669     1.672    VGA/vga_sync_unit/CLK
    SLICE_X22Y43         FDRE                                         r  VGA/vga_sync_unit/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y43         FDRE (Prop_fdre_C_Q)         0.419     2.091 r  VGA/vga_sync_unit/h_count_reg[1]/Q
                         net (fo=6, routed)           1.034     3.125    VGA/vga_sync_unit/pixel_x[1]
    SLICE_X22Y45         LUT5 (Prop_lut5_I1_O)        0.299     3.424 f  VGA/vga_sync_unit/h_count[9]_i_2/O
                         net (fo=6, routed)           0.793     4.217    VGA/vga_sync_unit/h_count[9]_i_2_n_0
    SLICE_X25Y45         LUT6 (Prop_lut6_I5_O)        0.124     4.341 r  VGA/vga_sync_unit/v_count[9]_i_1/O
                         net (fo=10, routed)          0.928     5.269    VGA/vga_sync_unit/v_count0
    SLICE_X25Y46         FDRE                                         r  VGA/vga_sync_unit/v_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_unit_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.490    21.490    VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.313 r  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.912    VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clk_out1_clock_unit_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          1.495    21.498    VGA/vga_sync_unit/CLK
    SLICE_X25Y46         FDRE                                         r  VGA/vga_sync_unit/v_count_reg[2]/C
                         clock pessimism              0.139    21.637    
                         clock uncertainty           -0.080    21.557    
    SLICE_X25Y46         FDRE (Setup_fdre_C_CE)      -0.205    21.352    VGA/vga_sync_unit/v_count_reg[2]
  -------------------------------------------------------------------
                         required time                         21.352    
                         arrival time                          -5.269    
  -------------------------------------------------------------------
                         slack                                 16.083    

Slack (MET) :             16.083ns  (required time - arrival time)
  Source:                 VGA/vga_sync_unit/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_unit_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/vga_sync_unit/v_count_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_unit_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clock_unit_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clock_unit_clk_wiz_0_0 rise@20.000ns - clk_out1_clock_unit_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.597ns  (logic 0.842ns (23.406%)  route 2.755ns (76.594%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 21.498 - 20.000 ) 
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_unit_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.680     1.680    VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clk_out1_clock_unit_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          1.669     1.672    VGA/vga_sync_unit/CLK
    SLICE_X22Y43         FDRE                                         r  VGA/vga_sync_unit/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y43         FDRE (Prop_fdre_C_Q)         0.419     2.091 r  VGA/vga_sync_unit/h_count_reg[1]/Q
                         net (fo=6, routed)           1.034     3.125    VGA/vga_sync_unit/pixel_x[1]
    SLICE_X22Y45         LUT5 (Prop_lut5_I1_O)        0.299     3.424 f  VGA/vga_sync_unit/h_count[9]_i_2/O
                         net (fo=6, routed)           0.793     4.217    VGA/vga_sync_unit/h_count[9]_i_2_n_0
    SLICE_X25Y45         LUT6 (Prop_lut6_I5_O)        0.124     4.341 r  VGA/vga_sync_unit/v_count[9]_i_1/O
                         net (fo=10, routed)          0.928     5.269    VGA/vga_sync_unit/v_count0
    SLICE_X25Y46         FDRE                                         r  VGA/vga_sync_unit/v_count_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_unit_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.490    21.490    VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.313 r  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.912    VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clk_out1_clock_unit_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          1.495    21.498    VGA/vga_sync_unit/CLK
    SLICE_X25Y46         FDRE                                         r  VGA/vga_sync_unit/v_count_reg[9]/C
                         clock pessimism              0.139    21.637    
                         clock uncertainty           -0.080    21.557    
    SLICE_X25Y46         FDRE (Setup_fdre_C_CE)      -0.205    21.352    VGA/vga_sync_unit/v_count_reg[9]
  -------------------------------------------------------------------
                         required time                         21.352    
                         arrival time                          -5.269    
  -------------------------------------------------------------------
                         slack                                 16.083    

Slack (MET) :             16.366ns  (required time - arrival time)
  Source:                 VGA/vga_sync_unit/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_unit_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/vga_sync_unit/v_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_unit_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clock_unit_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clock_unit_clk_wiz_0_0 rise@20.000ns - clk_out1_clock_unit_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.313ns  (logic 0.842ns (25.412%)  route 2.471ns (74.588%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 21.498 - 20.000 ) 
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_unit_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.680     1.680    VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clk_out1_clock_unit_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          1.669     1.672    VGA/vga_sync_unit/CLK
    SLICE_X22Y43         FDRE                                         r  VGA/vga_sync_unit/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y43         FDRE (Prop_fdre_C_Q)         0.419     2.091 r  VGA/vga_sync_unit/h_count_reg[1]/Q
                         net (fo=6, routed)           1.034     3.125    VGA/vga_sync_unit/pixel_x[1]
    SLICE_X22Y45         LUT5 (Prop_lut5_I1_O)        0.299     3.424 f  VGA/vga_sync_unit/h_count[9]_i_2/O
                         net (fo=6, routed)           0.793     4.217    VGA/vga_sync_unit/h_count[9]_i_2_n_0
    SLICE_X25Y45         LUT6 (Prop_lut6_I5_O)        0.124     4.341 r  VGA/vga_sync_unit/v_count[9]_i_1/O
                         net (fo=10, routed)          0.644     4.985    VGA/vga_sync_unit/v_count0
    SLICE_X23Y46         FDRE                                         r  VGA/vga_sync_unit/v_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_unit_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.490    21.490    VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.313 r  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.912    VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clk_out1_clock_unit_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          1.495    21.498    VGA/vga_sync_unit/CLK
    SLICE_X23Y46         FDRE                                         r  VGA/vga_sync_unit/v_count_reg[0]/C
                         clock pessimism              0.139    21.637    
                         clock uncertainty           -0.080    21.557    
    SLICE_X23Y46         FDRE (Setup_fdre_C_CE)      -0.205    21.352    VGA/vga_sync_unit/v_count_reg[0]
  -------------------------------------------------------------------
                         required time                         21.352    
                         arrival time                          -4.985    
  -------------------------------------------------------------------
                         slack                                 16.366    

Slack (MET) :             16.366ns  (required time - arrival time)
  Source:                 VGA/vga_sync_unit/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_unit_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/vga_sync_unit/v_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_unit_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clock_unit_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clock_unit_clk_wiz_0_0 rise@20.000ns - clk_out1_clock_unit_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.313ns  (logic 0.842ns (25.412%)  route 2.471ns (74.588%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 21.498 - 20.000 ) 
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_unit_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.680     1.680    VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clk_out1_clock_unit_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          1.669     1.672    VGA/vga_sync_unit/CLK
    SLICE_X22Y43         FDRE                                         r  VGA/vga_sync_unit/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y43         FDRE (Prop_fdre_C_Q)         0.419     2.091 r  VGA/vga_sync_unit/h_count_reg[1]/Q
                         net (fo=6, routed)           1.034     3.125    VGA/vga_sync_unit/pixel_x[1]
    SLICE_X22Y45         LUT5 (Prop_lut5_I1_O)        0.299     3.424 f  VGA/vga_sync_unit/h_count[9]_i_2/O
                         net (fo=6, routed)           0.793     4.217    VGA/vga_sync_unit/h_count[9]_i_2_n_0
    SLICE_X25Y45         LUT6 (Prop_lut6_I5_O)        0.124     4.341 r  VGA/vga_sync_unit/v_count[9]_i_1/O
                         net (fo=10, routed)          0.644     4.985    VGA/vga_sync_unit/v_count0
    SLICE_X23Y46         FDRE                                         r  VGA/vga_sync_unit/v_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_unit_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.490    21.490    VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.313 r  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.912    VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clk_out1_clock_unit_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          1.495    21.498    VGA/vga_sync_unit/CLK
    SLICE_X23Y46         FDRE                                         r  VGA/vga_sync_unit/v_count_reg[3]/C
                         clock pessimism              0.139    21.637    
                         clock uncertainty           -0.080    21.557    
    SLICE_X23Y46         FDRE (Setup_fdre_C_CE)      -0.205    21.352    VGA/vga_sync_unit/v_count_reg[3]
  -------------------------------------------------------------------
                         required time                         21.352    
                         arrival time                          -4.985    
  -------------------------------------------------------------------
                         slack                                 16.366    

Slack (MET) :             16.366ns  (required time - arrival time)
  Source:                 VGA/vga_sync_unit/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_unit_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/vga_sync_unit/v_count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_unit_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clock_unit_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clock_unit_clk_wiz_0_0 rise@20.000ns - clk_out1_clock_unit_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.313ns  (logic 0.842ns (25.412%)  route 2.471ns (74.588%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 21.498 - 20.000 ) 
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_unit_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.680     1.680    VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clk_out1_clock_unit_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          1.669     1.672    VGA/vga_sync_unit/CLK
    SLICE_X22Y43         FDRE                                         r  VGA/vga_sync_unit/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y43         FDRE (Prop_fdre_C_Q)         0.419     2.091 r  VGA/vga_sync_unit/h_count_reg[1]/Q
                         net (fo=6, routed)           1.034     3.125    VGA/vga_sync_unit/pixel_x[1]
    SLICE_X22Y45         LUT5 (Prop_lut5_I1_O)        0.299     3.424 f  VGA/vga_sync_unit/h_count[9]_i_2/O
                         net (fo=6, routed)           0.793     4.217    VGA/vga_sync_unit/h_count[9]_i_2_n_0
    SLICE_X25Y45         LUT6 (Prop_lut6_I5_O)        0.124     4.341 r  VGA/vga_sync_unit/v_count[9]_i_1/O
                         net (fo=10, routed)          0.644     4.985    VGA/vga_sync_unit/v_count0
    SLICE_X23Y46         FDRE                                         r  VGA/vga_sync_unit/v_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_unit_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.490    21.490    VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.313 r  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.912    VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clk_out1_clock_unit_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          1.495    21.498    VGA/vga_sync_unit/CLK
    SLICE_X23Y46         FDRE                                         r  VGA/vga_sync_unit/v_count_reg[6]/C
                         clock pessimism              0.139    21.637    
                         clock uncertainty           -0.080    21.557    
    SLICE_X23Y46         FDRE (Setup_fdre_C_CE)      -0.205    21.352    VGA/vga_sync_unit/v_count_reg[6]
  -------------------------------------------------------------------
                         required time                         21.352    
                         arrival time                          -4.985    
  -------------------------------------------------------------------
                         slack                                 16.366    

Slack (MET) :             16.366ns  (required time - arrival time)
  Source:                 VGA/vga_sync_unit/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_unit_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/vga_sync_unit/v_count_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_unit_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clock_unit_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clock_unit_clk_wiz_0_0 rise@20.000ns - clk_out1_clock_unit_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.313ns  (logic 0.842ns (25.412%)  route 2.471ns (74.588%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 21.498 - 20.000 ) 
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_unit_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.680     1.680    VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clk_out1_clock_unit_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          1.669     1.672    VGA/vga_sync_unit/CLK
    SLICE_X22Y43         FDRE                                         r  VGA/vga_sync_unit/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y43         FDRE (Prop_fdre_C_Q)         0.419     2.091 r  VGA/vga_sync_unit/h_count_reg[1]/Q
                         net (fo=6, routed)           1.034     3.125    VGA/vga_sync_unit/pixel_x[1]
    SLICE_X22Y45         LUT5 (Prop_lut5_I1_O)        0.299     3.424 f  VGA/vga_sync_unit/h_count[9]_i_2/O
                         net (fo=6, routed)           0.793     4.217    VGA/vga_sync_unit/h_count[9]_i_2_n_0
    SLICE_X25Y45         LUT6 (Prop_lut6_I5_O)        0.124     4.341 r  VGA/vga_sync_unit/v_count[9]_i_1/O
                         net (fo=10, routed)          0.644     4.985    VGA/vga_sync_unit/v_count0
    SLICE_X23Y46         FDRE                                         r  VGA/vga_sync_unit/v_count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_unit_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.490    21.490    VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.313 r  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.912    VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clk_out1_clock_unit_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          1.495    21.498    VGA/vga_sync_unit/CLK
    SLICE_X23Y46         FDRE                                         r  VGA/vga_sync_unit/v_count_reg[7]/C
                         clock pessimism              0.139    21.637    
                         clock uncertainty           -0.080    21.557    
    SLICE_X23Y46         FDRE (Setup_fdre_C_CE)      -0.205    21.352    VGA/vga_sync_unit/v_count_reg[7]
  -------------------------------------------------------------------
                         required time                         21.352    
                         arrival time                          -4.985    
  -------------------------------------------------------------------
                         slack                                 16.366    

Slack (MET) :             16.366ns  (required time - arrival time)
  Source:                 VGA/vga_sync_unit/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_unit_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/vga_sync_unit/v_count_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_unit_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clock_unit_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clock_unit_clk_wiz_0_0 rise@20.000ns - clk_out1_clock_unit_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.313ns  (logic 0.842ns (25.412%)  route 2.471ns (74.588%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 21.498 - 20.000 ) 
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_unit_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.680     1.680    VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clk_out1_clock_unit_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          1.669     1.672    VGA/vga_sync_unit/CLK
    SLICE_X22Y43         FDRE                                         r  VGA/vga_sync_unit/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y43         FDRE (Prop_fdre_C_Q)         0.419     2.091 r  VGA/vga_sync_unit/h_count_reg[1]/Q
                         net (fo=6, routed)           1.034     3.125    VGA/vga_sync_unit/pixel_x[1]
    SLICE_X22Y45         LUT5 (Prop_lut5_I1_O)        0.299     3.424 f  VGA/vga_sync_unit/h_count[9]_i_2/O
                         net (fo=6, routed)           0.793     4.217    VGA/vga_sync_unit/h_count[9]_i_2_n_0
    SLICE_X25Y45         LUT6 (Prop_lut6_I5_O)        0.124     4.341 r  VGA/vga_sync_unit/v_count[9]_i_1/O
                         net (fo=10, routed)          0.644     4.985    VGA/vga_sync_unit/v_count0
    SLICE_X23Y46         FDRE                                         r  VGA/vga_sync_unit/v_count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_unit_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.490    21.490    VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.313 r  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.912    VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clk_out1_clock_unit_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          1.495    21.498    VGA/vga_sync_unit/CLK
    SLICE_X23Y46         FDRE                                         r  VGA/vga_sync_unit/v_count_reg[8]/C
                         clock pessimism              0.139    21.637    
                         clock uncertainty           -0.080    21.557    
    SLICE_X23Y46         FDRE (Setup_fdre_C_CE)      -0.205    21.352    VGA/vga_sync_unit/v_count_reg[8]
  -------------------------------------------------------------------
                         required time                         21.352    
                         arrival time                          -4.985    
  -------------------------------------------------------------------
                         slack                                 16.366    

Slack (MET) :             16.510ns  (required time - arrival time)
  Source:                 VGA/vga_sync_unit/pixel_tick_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_unit_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/vga_sync_unit/h_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_unit_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clock_unit_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clock_unit_clk_wiz_0_0 rise@20.000ns - clk_out1_clock_unit_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.170ns  (logic 0.557ns (17.569%)  route 2.613ns (82.431%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 21.498 - 20.000 ) 
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_unit_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.680     1.680    VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clk_out1_clock_unit_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          1.669     1.672    VGA/vga_sync_unit/CLK
    SLICE_X22Y46         FDRE                                         r  VGA/vga_sync_unit/pixel_tick_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.456     2.128 r  VGA/vga_sync_unit/pixel_tick_reg/Q
                         net (fo=3, routed)           0.758     2.886    pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.987 r  pix_clock_BUFG_inst/O
                         net (fo=65, routed)          1.856     4.842    VGA/vga_sync_unit/pix_clock_BUFG
    SLICE_X22Y43         FDRE                                         r  VGA/vga_sync_unit/h_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_unit_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.490    21.490    VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.313 r  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.912    VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clk_out1_clock_unit_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          1.495    21.498    VGA/vga_sync_unit/CLK
    SLICE_X22Y43         FDRE                                         r  VGA/vga_sync_unit/h_count_reg[0]/C
                         clock pessimism              0.139    21.637    
                         clock uncertainty           -0.080    21.557    
    SLICE_X22Y43         FDRE (Setup_fdre_C_CE)      -0.205    21.352    VGA/vga_sync_unit/h_count_reg[0]
  -------------------------------------------------------------------
                         required time                         21.352    
                         arrival time                          -4.842    
  -------------------------------------------------------------------
                         slack                                 16.510    

Slack (MET) :             16.510ns  (required time - arrival time)
  Source:                 VGA/vga_sync_unit/pixel_tick_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_unit_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/vga_sync_unit/h_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_unit_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clock_unit_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clock_unit_clk_wiz_0_0 rise@20.000ns - clk_out1_clock_unit_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.170ns  (logic 0.557ns (17.569%)  route 2.613ns (82.431%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 21.498 - 20.000 ) 
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_unit_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.680     1.680    VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clk_out1_clock_unit_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          1.669     1.672    VGA/vga_sync_unit/CLK
    SLICE_X22Y46         FDRE                                         r  VGA/vga_sync_unit/pixel_tick_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.456     2.128 r  VGA/vga_sync_unit/pixel_tick_reg/Q
                         net (fo=3, routed)           0.758     2.886    pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.987 r  pix_clock_BUFG_inst/O
                         net (fo=65, routed)          1.856     4.842    VGA/vga_sync_unit/pix_clock_BUFG
    SLICE_X22Y43         FDRE                                         r  VGA/vga_sync_unit/h_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_unit_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.490    21.490    VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.313 r  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.912    VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clk_out1_clock_unit_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          1.495    21.498    VGA/vga_sync_unit/CLK
    SLICE_X22Y43         FDRE                                         r  VGA/vga_sync_unit/h_count_reg[1]/C
                         clock pessimism              0.139    21.637    
                         clock uncertainty           -0.080    21.557    
    SLICE_X22Y43         FDRE (Setup_fdre_C_CE)      -0.205    21.352    VGA/vga_sync_unit/h_count_reg[1]
  -------------------------------------------------------------------
                         required time                         21.352    
                         arrival time                          -4.842    
  -------------------------------------------------------------------
                         slack                                 16.510    

Slack (MET) :             16.510ns  (required time - arrival time)
  Source:                 VGA/vga_sync_unit/pixel_tick_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_unit_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/vga_sync_unit/h_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_unit_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clock_unit_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clock_unit_clk_wiz_0_0 rise@20.000ns - clk_out1_clock_unit_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.170ns  (logic 0.557ns (17.569%)  route 2.613ns (82.431%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 21.498 - 20.000 ) 
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_unit_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.680     1.680    VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clk_out1_clock_unit_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          1.669     1.672    VGA/vga_sync_unit/CLK
    SLICE_X22Y46         FDRE                                         r  VGA/vga_sync_unit/pixel_tick_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.456     2.128 r  VGA/vga_sync_unit/pixel_tick_reg/Q
                         net (fo=3, routed)           0.758     2.886    pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.987 r  pix_clock_BUFG_inst/O
                         net (fo=65, routed)          1.856     4.842    VGA/vga_sync_unit/pix_clock_BUFG
    SLICE_X22Y44         FDRE                                         r  VGA/vga_sync_unit/h_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_unit_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.490    21.490    VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.313 r  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.912    VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clk_out1_clock_unit_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          1.495    21.498    VGA/vga_sync_unit/CLK
    SLICE_X22Y44         FDRE                                         r  VGA/vga_sync_unit/h_count_reg[2]/C
                         clock pessimism              0.139    21.637    
                         clock uncertainty           -0.080    21.557    
    SLICE_X22Y44         FDRE (Setup_fdre_C_CE)      -0.205    21.352    VGA/vga_sync_unit/h_count_reg[2]
  -------------------------------------------------------------------
                         required time                         21.352    
                         arrival time                          -4.842    
  -------------------------------------------------------------------
                         slack                                 16.510    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 VGA/vga_sync_unit/v_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_unit_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/vga_sync_unit/v_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_unit_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clock_unit_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_unit_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_unit_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.523%)  route 0.137ns (42.477%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_unit_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.548     0.548    VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clk_out1_clock_unit_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          0.560     0.562    VGA/vga_sync_unit/CLK
    SLICE_X23Y45         FDRE                                         r  VGA/vga_sync_unit/v_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y45         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  VGA/vga_sync_unit/v_count_reg[5]/Q
                         net (fo=6, routed)           0.137     0.840    VGA/vga_sync_unit/pixel_y[5]
    SLICE_X23Y46         LUT3 (Prop_lut3_I0_O)        0.045     0.885 r  VGA/vga_sync_unit/v_count[6]_i_1/O
                         net (fo=1, routed)           0.000     0.885    VGA/vga_sync_unit/p_0_in__0[6]
    SLICE_X23Y46         FDRE                                         r  VGA/vga_sync_unit/v_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_unit_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.814     0.814    VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clk_out1_clock_unit_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          0.828     0.830    VGA/vga_sync_unit/CLK
    SLICE_X23Y46         FDRE                                         r  VGA/vga_sync_unit/v_count_reg[6]/C
                         clock pessimism             -0.252     0.578    
    SLICE_X23Y46         FDRE (Hold_fdre_C_D)         0.092     0.670    VGA/vga_sync_unit/v_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.670    
                         arrival time                           0.885    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 VGA/vga_sync_unit/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_unit_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/vga_sync_unit/v_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_unit_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clock_unit_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_unit_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_unit_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.816%)  route 0.147ns (44.184%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_unit_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.548     0.548    VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clk_out1_clock_unit_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          0.560     0.562    VGA/vga_sync_unit/CLK
    SLICE_X23Y45         FDRE                                         r  VGA/vga_sync_unit/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y45         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  VGA/vga_sync_unit/v_count_reg[1]/Q
                         net (fo=10, routed)          0.147     0.850    VGA/vga_sync_unit/pixel_y[1]
    SLICE_X23Y46         LUT6 (Prop_lut6_I5_O)        0.045     0.895 r  VGA/vga_sync_unit/v_count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.895    VGA/vga_sync_unit/p_0_in__0[0]
    SLICE_X23Y46         FDRE                                         r  VGA/vga_sync_unit/v_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_unit_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.814     0.814    VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clk_out1_clock_unit_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          0.828     0.830    VGA/vga_sync_unit/CLK
    SLICE_X23Y46         FDRE                                         r  VGA/vga_sync_unit/v_count_reg[0]/C
                         clock pessimism             -0.252     0.578    
    SLICE_X23Y46         FDRE (Hold_fdre_C_D)         0.092     0.670    VGA/vga_sync_unit/v_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.670    
                         arrival time                           0.895    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 VGA/vga_sync_unit/v_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_unit_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/vga_sync_unit/v_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_unit_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clock_unit_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_unit_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_unit_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.485%)  route 0.149ns (44.515%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_unit_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.548     0.548    VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clk_out1_clock_unit_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          0.560     0.562    VGA/vga_sync_unit/CLK
    SLICE_X25Y46         FDRE                                         r  VGA/vga_sync_unit/v_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y46         FDRE (Prop_fdre_C_Q)         0.141     0.703 f  VGA/vga_sync_unit/v_count_reg[9]/Q
                         net (fo=9, routed)           0.149     0.852    VGA/vga_sync_unit/pixel_y[9]
    SLICE_X23Y46         LUT6 (Prop_lut6_I3_O)        0.045     0.897 r  VGA/vga_sync_unit/v_count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.897    VGA/vga_sync_unit/p_0_in__0[3]
    SLICE_X23Y46         FDRE                                         r  VGA/vga_sync_unit/v_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_unit_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.814     0.814    VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clk_out1_clock_unit_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          0.828     0.830    VGA/vga_sync_unit/CLK
    SLICE_X23Y46         FDRE                                         r  VGA/vga_sync_unit/v_count_reg[3]/C
                         clock pessimism             -0.252     0.578    
    SLICE_X23Y46         FDRE (Hold_fdre_C_D)         0.091     0.669    VGA/vga_sync_unit/v_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.669    
                         arrival time                           0.897    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 VGA/vga_sync_unit/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_unit_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/vga_sync_unit/v_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_unit_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clock_unit_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_unit_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_unit_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (52.947%)  route 0.165ns (47.053%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_unit_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.548     0.548    VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clk_out1_clock_unit_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          0.560     0.562    VGA/vga_sync_unit/CLK
    SLICE_X23Y46         FDRE                                         r  VGA/vga_sync_unit/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y46         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  VGA/vga_sync_unit/v_count_reg[0]/Q
                         net (fo=10, routed)          0.165     0.868    VGA/vga_sync_unit/pixel_y[0]
    SLICE_X23Y45         LUT6 (Prop_lut6_I2_O)        0.045     0.913 r  VGA/vga_sync_unit/v_count[5]_i_1/O
                         net (fo=1, routed)           0.000     0.913    VGA/vga_sync_unit/p_0_in__0[5]
    SLICE_X23Y45         FDRE                                         r  VGA/vga_sync_unit/v_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_unit_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.814     0.814    VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clk_out1_clock_unit_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          0.828     0.830    VGA/vga_sync_unit/CLK
    SLICE_X23Y45         FDRE                                         r  VGA/vga_sync_unit/v_count_reg[5]/C
                         clock pessimism             -0.252     0.578    
    SLICE_X23Y45         FDRE (Hold_fdre_C_D)         0.092     0.670    VGA/vga_sync_unit/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.670    
                         arrival time                           0.913    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 VGA/vga_sync_unit/v_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_unit_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/vga_sync_unit/v_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_unit_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clock_unit_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_unit_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_unit_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.190ns (54.072%)  route 0.161ns (45.928%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_unit_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.548     0.548    VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clk_out1_clock_unit_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          0.560     0.562    VGA/vga_sync_unit/CLK
    SLICE_X23Y46         FDRE                                         r  VGA/vga_sync_unit/v_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y46         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  VGA/vga_sync_unit/v_count_reg[6]/Q
                         net (fo=5, routed)           0.161     0.864    VGA/vga_sync_unit/pixel_y[6]
    SLICE_X23Y46         LUT5 (Prop_lut5_I0_O)        0.049     0.913 r  VGA/vga_sync_unit/v_count[8]_i_1/O
                         net (fo=1, routed)           0.000     0.913    VGA/vga_sync_unit/p_0_in__0[8]
    SLICE_X23Y46         FDRE                                         r  VGA/vga_sync_unit/v_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_unit_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.814     0.814    VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clk_out1_clock_unit_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          0.828     0.830    VGA/vga_sync_unit/CLK
    SLICE_X23Y46         FDRE                                         r  VGA/vga_sync_unit/v_count_reg[8]/C
                         clock pessimism             -0.268     0.562    
    SLICE_X23Y46         FDRE (Hold_fdre_C_D)         0.107     0.669    VGA/vga_sync_unit/v_count_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.669    
                         arrival time                           0.913    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 VGA/vga_sync_unit/v_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_unit_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/vga_sync_unit/vsync_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_unit_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clock_unit_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_unit_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_unit_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.344%)  route 0.169ns (47.656%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_unit_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.548     0.548    VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clk_out1_clock_unit_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          0.560     0.562    VGA/vga_sync_unit/CLK
    SLICE_X25Y46         FDRE                                         r  VGA/vga_sync_unit/v_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y46         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  VGA/vga_sync_unit/v_count_reg[2]/Q
                         net (fo=9, routed)           0.169     0.872    VGA/vga_sync_unit/pixel_y[2]
    SLICE_X25Y45         LUT6 (Prop_lut6_I2_O)        0.045     0.917 r  VGA/vga_sync_unit/vsync_i_1/O
                         net (fo=1, routed)           0.000     0.917    VGA/vga_sync_unit/vsync_i_1_n_0
    SLICE_X25Y45         FDCE                                         r  VGA/vga_sync_unit/vsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_unit_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.814     0.814    VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clk_out1_clock_unit_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          0.828     0.830    VGA/vga_sync_unit/CLK
    SLICE_X25Y45         FDCE                                         r  VGA/vga_sync_unit/vsync_reg/C
                         clock pessimism             -0.252     0.578    
    SLICE_X25Y45         FDCE (Hold_fdce_C_D)         0.091     0.669    VGA/vga_sync_unit/vsync_reg
  -------------------------------------------------------------------
                         required time                         -0.669    
                         arrival time                           0.917    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 VGA/vga_sync_unit/v_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_unit_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/vga_sync_unit/v_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_unit_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clock_unit_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_unit_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_unit_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.544%)  route 0.161ns (46.456%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_unit_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.548     0.548    VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clk_out1_clock_unit_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          0.560     0.562    VGA/vga_sync_unit/CLK
    SLICE_X23Y46         FDRE                                         r  VGA/vga_sync_unit/v_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y46         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  VGA/vga_sync_unit/v_count_reg[6]/Q
                         net (fo=5, routed)           0.161     0.864    VGA/vga_sync_unit/pixel_y[6]
    SLICE_X23Y46         LUT4 (Prop_lut4_I1_O)        0.045     0.909 r  VGA/vga_sync_unit/v_count[7]_i_1/O
                         net (fo=1, routed)           0.000     0.909    VGA/vga_sync_unit/p_0_in__0[7]
    SLICE_X23Y46         FDRE                                         r  VGA/vga_sync_unit/v_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_unit_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.814     0.814    VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clk_out1_clock_unit_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          0.828     0.830    VGA/vga_sync_unit/CLK
    SLICE_X23Y46         FDRE                                         r  VGA/vga_sync_unit/v_count_reg[7]/C
                         clock pessimism             -0.268     0.562    
    SLICE_X23Y46         FDRE (Hold_fdre_C_D)         0.092     0.654    VGA/vga_sync_unit/v_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.654    
                         arrival time                           0.909    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 VGA/vga_sync_unit/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_unit_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/vga_sync_unit/hsync_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_unit_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clock_unit_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_unit_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_unit_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.586%)  route 0.182ns (49.414%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_unit_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.548     0.548    VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clk_out1_clock_unit_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          0.560     0.562    VGA/vga_sync_unit/CLK
    SLICE_X22Y44         FDRE                                         r  VGA/vga_sync_unit/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y44         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  VGA/vga_sync_unit/h_count_reg[8]/Q
                         net (fo=8, routed)           0.182     0.884    VGA/vga_sync_unit/pixel_x[8]
    SLICE_X22Y45         LUT6 (Prop_lut6_I4_O)        0.045     0.929 r  VGA/vga_sync_unit/hsync_i_1/O
                         net (fo=1, routed)           0.000     0.929    VGA/vga_sync_unit/hsync_i_1_n_0
    SLICE_X22Y45         FDCE                                         r  VGA/vga_sync_unit/hsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_unit_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.814     0.814    VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clk_out1_clock_unit_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          0.828     0.830    VGA/vga_sync_unit/CLK
    SLICE_X22Y45         FDCE                                         r  VGA/vga_sync_unit/hsync_reg/C
                         clock pessimism             -0.252     0.578    
    SLICE_X22Y45         FDCE (Hold_fdce_C_D)         0.092     0.670    VGA/vga_sync_unit/hsync_reg
  -------------------------------------------------------------------
                         required time                         -0.670    
                         arrival time                           0.929    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 VGA/vga_sync_unit/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_unit_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/vga_sync_unit/v_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_unit_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clock_unit_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_unit_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_unit_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.579%)  route 0.182ns (49.421%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_unit_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.548     0.548    VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clk_out1_clock_unit_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          0.560     0.562    VGA/vga_sync_unit/CLK
    SLICE_X23Y46         FDRE                                         r  VGA/vga_sync_unit/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y46         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  VGA/vga_sync_unit/v_count_reg[3]/Q
                         net (fo=9, routed)           0.182     0.884    VGA/vga_sync_unit/pixel_y[3]
    SLICE_X23Y45         LUT5 (Prop_lut5_I1_O)        0.045     0.929 r  VGA/vga_sync_unit/v_count[4]_i_1/O
                         net (fo=1, routed)           0.000     0.929    VGA/vga_sync_unit/p_0_in__0[4]
    SLICE_X23Y45         FDRE                                         r  VGA/vga_sync_unit/v_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_unit_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.814     0.814    VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clk_out1_clock_unit_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          0.828     0.830    VGA/vga_sync_unit/CLK
    SLICE_X23Y45         FDRE                                         r  VGA/vga_sync_unit/v_count_reg[4]/C
                         clock pessimism             -0.252     0.578    
    SLICE_X23Y45         FDRE (Hold_fdre_C_D)         0.091     0.669    VGA/vga_sync_unit/v_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.669    
                         arrival time                           0.929    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 VGA/vga_sync_unit/v_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_unit_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/vga_sync_unit/v_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_unit_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clock_unit_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_unit_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_unit_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_unit_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.548     0.548    VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clk_out1_clock_unit_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          0.560     0.562    VGA/vga_sync_unit/CLK
    SLICE_X25Y46         FDRE                                         r  VGA/vga_sync_unit/v_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y46         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  VGA/vga_sync_unit/v_count_reg[2]/Q
                         net (fo=9, routed)           0.180     0.883    VGA/vga_sync_unit/pixel_y[2]
    SLICE_X25Y46         LUT6 (Prop_lut6_I1_O)        0.045     0.928 r  VGA/vga_sync_unit/v_count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.928    VGA/vga_sync_unit/p_0_in__0[2]
    SLICE_X25Y46         FDRE                                         r  VGA/vga_sync_unit/v_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_unit_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.814     0.814    VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clk_out1_clock_unit_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          0.828     0.830    VGA/vga_sync_unit/CLK
    SLICE_X25Y46         FDRE                                         r  VGA/vga_sync_unit/v_count_reg[2]/C
                         clock pessimism             -0.268     0.562    
    SLICE_X25Y46         FDRE (Hold_fdre_C_D)         0.091     0.653    VGA/vga_sync_unit/v_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.653    
                         arrival time                           0.928    
  -------------------------------------------------------------------
                         slack                                  0.275    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clock_unit_clk_wiz_0_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1    VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X26Y53     VGA/pixeles/green_reg_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X22Y45     VGA/pixeles/red_reg_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X22Y43     VGA/vga_sync_unit/h_count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X22Y43     VGA/vga_sync_unit/h_count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X22Y44     VGA/vga_sync_unit/h_count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X22Y44     VGA/vga_sync_unit/h_count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X23Y44     VGA/vga_sync_unit/h_count_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X22Y44     VGA/vga_sync_unit/h_count_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X26Y53     VGA/pixeles/green_reg_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X22Y45     VGA/pixeles/red_reg_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X22Y43     VGA/vga_sync_unit/h_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X22Y43     VGA/vga_sync_unit/h_count_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X22Y44     VGA/vga_sync_unit/h_count_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X22Y44     VGA/vga_sync_unit/h_count_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X23Y44     VGA/vga_sync_unit/h_count_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X22Y44     VGA/vga_sync_unit/h_count_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X22Y44     VGA/vga_sync_unit/h_count_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X22Y44     VGA/vga_sync_unit/h_count_reg[7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X26Y53     VGA/pixeles/green_reg_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X26Y53     VGA/pixeles/green_reg_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X22Y45     VGA/pixeles/red_reg_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X22Y45     VGA/pixeles/red_reg_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X22Y43     VGA/vga_sync_unit/h_count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X22Y43     VGA/vga_sync_unit/h_count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X22Y43     VGA/vga_sync_unit/h_count_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X22Y43     VGA/vga_sync_unit/h_count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X22Y44     VGA/vga_sync_unit/h_count_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X22Y44     VGA/vga_sync_unit/h_count_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clock_unit_clk_wiz_0_0
  To Clock:  clkfbout_clock_unit_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clock_unit_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y2    VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y0  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.059ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.059ns  (required time - arrival time)
  Source:                 conteo_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conteo_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.816ns  (logic 3.003ns (44.059%)  route 3.813ns (55.941%))
  Logic Levels:           12  (CARRY4=8 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 12.860 - 8.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.677     5.311    sys_clk_IBUF_BUFG
    SLICE_X30Y45         FDCE                                         r  conteo_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y45         FDCE (Prop_fdce_C_Q)         0.478     5.789 r  conteo_reg[1]/Q
                         net (fo=16, routed)          0.796     6.586    sel0[1]
    SLICE_X28Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.808     7.394 r  conteo_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.394    conteo_reg[3]_i_1_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.511 r  conteo_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.511    conteo_reg[7]_i_1_n_0
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.628 r  conteo_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.628    conteo_reg[11]_i_1_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.745 r  conteo_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.745    conteo_reg[15]_i_1_n_0
    SLICE_X28Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.862 r  conteo_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.862    conteo_reg[20]_i_1__0_n_0
    SLICE_X28Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.979 r  conteo_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.979    conteo_reg[24]_i_1__0_n_0
    SLICE_X28Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.096 r  conteo_reg[28]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     8.096    conteo_reg[28]_i_1__0_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     8.433 r  conteo_reg[31]_i_1/O[1]
                         net (fo=2, routed)           0.640     9.073    conteo_reg[31]_i_1_n_6
    SLICE_X29Y49         LUT6 (Prop_lut6_I0_O)        0.306     9.379 r  wipe_i_8/O
                         net (fo=2, routed)           0.605     9.984    wipe_i_8_n_0
    SLICE_X29Y46         LUT5 (Prop_lut5_I0_O)        0.124    10.108 r  conteo[18]_i_4/O
                         net (fo=3, routed)           0.461    10.569    conteo[18]_i_4_n_0
    SLICE_X27Y45         LUT6 (Prop_lut6_I5_O)        0.124    10.693 r  conteo[4]_i_2/O
                         net (fo=3, routed)           0.644    11.337    conteo[4]_i_2_n_0
    SLICE_X29Y44         LUT4 (Prop_lut4_I0_O)        0.124    11.461 r  conteo[4]_i_1/O
                         net (fo=1, routed)           0.666    12.127    conteo[4]_i_1_n_0
    SLICE_X28Y44         FDCE                                         r  conteo_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.502    12.860    sys_clk_IBUF_BUFG
    SLICE_X28Y44         FDCE                                         r  conteo_reg[4]/C
                         clock pessimism              0.426    13.286    
                         clock uncertainty           -0.035    13.251    
    SLICE_X28Y44         FDCE (Setup_fdce_C_D)       -0.065    13.186    conteo_reg[4]
  -------------------------------------------------------------------
                         required time                         13.186    
                         arrival time                         -12.127    
  -------------------------------------------------------------------
                         slack                                  1.059    

Slack (MET) :             1.412ns  (required time - arrival time)
  Source:                 conteo_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conteo_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.521ns  (logic 3.239ns (49.668%)  route 3.282ns (50.332%))
  Logic Levels:           12  (CARRY4=8 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 12.860 - 8.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.677     5.311    sys_clk_IBUF_BUFG
    SLICE_X30Y45         FDCE                                         r  conteo_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y45         FDCE (Prop_fdce_C_Q)         0.478     5.789 r  conteo_reg[1]/Q
                         net (fo=16, routed)          0.796     6.586    sel0[1]
    SLICE_X28Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.808     7.394 r  conteo_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.394    conteo_reg[3]_i_1_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.511 r  conteo_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.511    conteo_reg[7]_i_1_n_0
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.628 r  conteo_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.628    conteo_reg[11]_i_1_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.745 r  conteo_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.745    conteo_reg[15]_i_1_n_0
    SLICE_X28Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.862 r  conteo_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.862    conteo_reg[20]_i_1__0_n_0
    SLICE_X28Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.979 r  conteo_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.979    conteo_reg[24]_i_1__0_n_0
    SLICE_X28Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.096 r  conteo_reg[28]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     8.096    conteo_reg[28]_i_1__0_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     8.433 r  conteo_reg[31]_i_1/O[1]
                         net (fo=2, routed)           0.640     9.073    conteo_reg[31]_i_1_n_6
    SLICE_X29Y49         LUT6 (Prop_lut6_I0_O)        0.306     9.379 r  wipe_i_8/O
                         net (fo=2, routed)           0.605     9.984    wipe_i_8_n_0
    SLICE_X29Y46         LUT5 (Prop_lut5_I0_O)        0.124    10.108 r  conteo[18]_i_4/O
                         net (fo=3, routed)           0.811    10.919    conteo[18]_i_4_n_0
    SLICE_X29Y45         LUT5 (Prop_lut5_I0_O)        0.152    11.071 r  conteo[18]_i_2/O
                         net (fo=1, routed)           0.429    11.500    conteo[18]_i_2_n_0
    SLICE_X26Y46         LUT3 (Prop_lut3_I0_O)        0.332    11.832 r  conteo[18]_i_1/O
                         net (fo=1, routed)           0.000    11.832    conteo[18]_i_1_n_0
    SLICE_X26Y46         FDCE                                         r  conteo_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.502    12.860    sys_clk_IBUF_BUFG
    SLICE_X26Y46         FDCE                                         r  conteo_reg[18]/C
                         clock pessimism              0.391    13.251    
                         clock uncertainty           -0.035    13.216    
    SLICE_X26Y46         FDCE (Setup_fdce_C_D)        0.029    13.245    conteo_reg[18]
  -------------------------------------------------------------------
                         required time                         13.245    
                         arrival time                         -11.832    
  -------------------------------------------------------------------
                         slack                                  1.412    

Slack (MET) :             1.714ns  (required time - arrival time)
  Source:                 conteo_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conteo_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.254ns  (logic 3.199ns (51.147%)  route 3.055ns (48.853%))
  Logic Levels:           12  (CARRY4=8 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 12.860 - 8.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.677     5.311    sys_clk_IBUF_BUFG
    SLICE_X30Y45         FDCE                                         r  conteo_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y45         FDCE (Prop_fdce_C_Q)         0.478     5.789 r  conteo_reg[1]/Q
                         net (fo=16, routed)          0.796     6.586    sel0[1]
    SLICE_X28Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.808     7.394 r  conteo_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.394    conteo_reg[3]_i_1_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.511 r  conteo_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.511    conteo_reg[7]_i_1_n_0
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.628 r  conteo_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.628    conteo_reg[11]_i_1_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.745 r  conteo_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.745    conteo_reg[15]_i_1_n_0
    SLICE_X28Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.862 r  conteo_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.862    conteo_reg[20]_i_1__0_n_0
    SLICE_X28Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.979 r  conteo_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.979    conteo_reg[24]_i_1__0_n_0
    SLICE_X28Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.096 r  conteo_reg[28]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     8.096    conteo_reg[28]_i_1__0_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     8.433 r  conteo_reg[31]_i_1/O[1]
                         net (fo=2, routed)           0.640     9.073    conteo_reg[31]_i_1_n_6
    SLICE_X29Y49         LUT6 (Prop_lut6_I0_O)        0.306     9.379 r  wipe_i_8/O
                         net (fo=2, routed)           0.493     9.872    wipe_i_8_n_0
    SLICE_X29Y46         LUT6 (Prop_lut6_I5_O)        0.124     9.996 r  wipe_i_2/O
                         net (fo=2, routed)           0.421    10.417    wipe_i_2_n_0
    SLICE_X30Y46         LUT5 (Prop_lut5_I3_O)        0.116    10.533 r  conteo[14]_i_2/O
                         net (fo=4, routed)           0.705    11.238    conteo[14]_i_2_n_0
    SLICE_X29Y45         LUT5 (Prop_lut5_I2_O)        0.328    11.566 r  conteo[8]_i_1/O
                         net (fo=1, routed)           0.000    11.566    conteo[8]_i_1_n_0
    SLICE_X29Y45         FDCE                                         r  conteo_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.502    12.860    sys_clk_IBUF_BUFG
    SLICE_X29Y45         FDCE                                         r  conteo_reg[8]/C
                         clock pessimism              0.426    13.286    
                         clock uncertainty           -0.035    13.251    
    SLICE_X29Y45         FDCE (Setup_fdce_C_D)        0.029    13.280    conteo_reg[8]
  -------------------------------------------------------------------
                         required time                         13.280    
                         arrival time                         -11.566    
  -------------------------------------------------------------------
                         slack                                  1.714    

Slack (MET) :             1.766ns  (required time - arrival time)
  Source:                 conteo_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conteo_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.248ns  (logic 3.193ns (51.100%)  route 3.055ns (48.900%))
  Logic Levels:           12  (CARRY4=8 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 12.860 - 8.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.677     5.311    sys_clk_IBUF_BUFG
    SLICE_X30Y45         FDCE                                         r  conteo_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y45         FDCE (Prop_fdce_C_Q)         0.478     5.789 r  conteo_reg[1]/Q
                         net (fo=16, routed)          0.796     6.586    sel0[1]
    SLICE_X28Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.808     7.394 r  conteo_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.394    conteo_reg[3]_i_1_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.511 r  conteo_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.511    conteo_reg[7]_i_1_n_0
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.628 r  conteo_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.628    conteo_reg[11]_i_1_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.745 r  conteo_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.745    conteo_reg[15]_i_1_n_0
    SLICE_X28Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.862 r  conteo_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.862    conteo_reg[20]_i_1__0_n_0
    SLICE_X28Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.979 r  conteo_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.979    conteo_reg[24]_i_1__0_n_0
    SLICE_X28Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.096 r  conteo_reg[28]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     8.096    conteo_reg[28]_i_1__0_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     8.433 r  conteo_reg[31]_i_1/O[1]
                         net (fo=2, routed)           0.640     9.073    conteo_reg[31]_i_1_n_6
    SLICE_X29Y49         LUT6 (Prop_lut6_I0_O)        0.306     9.379 r  wipe_i_8/O
                         net (fo=2, routed)           0.493     9.872    wipe_i_8_n_0
    SLICE_X29Y46         LUT6 (Prop_lut6_I5_O)        0.124     9.996 r  wipe_i_2/O
                         net (fo=2, routed)           0.421    10.417    wipe_i_2_n_0
    SLICE_X30Y46         LUT5 (Prop_lut5_I3_O)        0.116    10.533 r  conteo[14]_i_2/O
                         net (fo=4, routed)           0.705    11.238    conteo[14]_i_2_n_0
    SLICE_X29Y45         LUT5 (Prop_lut5_I2_O)        0.322    11.560 r  conteo[9]_i_1/O
                         net (fo=1, routed)           0.000    11.560    conteo[9]_i_1_n_0
    SLICE_X29Y45         FDCE                                         r  conteo_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.502    12.860    sys_clk_IBUF_BUFG
    SLICE_X29Y45         FDCE                                         r  conteo_reg[9]/C
                         clock pessimism              0.426    13.286    
                         clock uncertainty           -0.035    13.251    
    SLICE_X29Y45         FDCE (Setup_fdce_C_D)        0.075    13.326    conteo_reg[9]
  -------------------------------------------------------------------
                         required time                         13.326    
                         arrival time                         -11.560    
  -------------------------------------------------------------------
                         slack                                  1.766    

Slack (MET) :             1.861ns  (required time - arrival time)
  Source:                 conteo_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conteo_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.185ns  (logic 3.199ns (51.721%)  route 2.986ns (48.279%))
  Logic Levels:           12  (CARRY4=8 LUT5=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 12.860 - 8.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.451ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.677     5.311    sys_clk_IBUF_BUFG
    SLICE_X30Y45         FDCE                                         r  conteo_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y45         FDCE (Prop_fdce_C_Q)         0.478     5.789 r  conteo_reg[1]/Q
                         net (fo=16, routed)          0.796     6.586    sel0[1]
    SLICE_X28Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.808     7.394 r  conteo_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.394    conteo_reg[3]_i_1_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.511 r  conteo_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.511    conteo_reg[7]_i_1_n_0
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.628 r  conteo_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.628    conteo_reg[11]_i_1_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.745 r  conteo_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.745    conteo_reg[15]_i_1_n_0
    SLICE_X28Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.862 r  conteo_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.862    conteo_reg[20]_i_1__0_n_0
    SLICE_X28Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.979 r  conteo_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.979    conteo_reg[24]_i_1__0_n_0
    SLICE_X28Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.096 r  conteo_reg[28]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     8.096    conteo_reg[28]_i_1__0_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     8.433 r  conteo_reg[31]_i_1/O[1]
                         net (fo=2, routed)           0.640     9.073    conteo_reg[31]_i_1_n_6
    SLICE_X29Y49         LUT6 (Prop_lut6_I0_O)        0.306     9.379 r  wipe_i_8/O
                         net (fo=2, routed)           0.493     9.872    wipe_i_8_n_0
    SLICE_X29Y46         LUT6 (Prop_lut6_I5_O)        0.124     9.996 r  wipe_i_2/O
                         net (fo=2, routed)           0.421    10.417    wipe_i_2_n_0
    SLICE_X30Y46         LUT5 (Prop_lut5_I3_O)        0.116    10.533 r  conteo[14]_i_2/O
                         net (fo=4, routed)           0.636    11.168    conteo[14]_i_2_n_0
    SLICE_X30Y45         LUT5 (Prop_lut5_I0_O)        0.328    11.496 r  conteo[12]_i_1/O
                         net (fo=1, routed)           0.000    11.496    conteo[12]_i_1_n_0
    SLICE_X30Y45         FDCE                                         r  conteo_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.502    12.860    sys_clk_IBUF_BUFG
    SLICE_X30Y45         FDCE                                         r  conteo_reg[12]/C
                         clock pessimism              0.451    13.311    
                         clock uncertainty           -0.035    13.276    
    SLICE_X30Y45         FDCE (Setup_fdce_C_D)        0.081    13.357    conteo_reg[12]
  -------------------------------------------------------------------
                         required time                         13.357    
                         arrival time                         -11.496    
  -------------------------------------------------------------------
                         slack                                  1.861    

Slack (MET) :             1.905ns  (required time - arrival time)
  Source:                 conteo_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conteo_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.178ns  (logic 3.192ns (51.667%)  route 2.986ns (48.333%))
  Logic Levels:           12  (CARRY4=8 LUT5=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 12.860 - 8.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.451ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.677     5.311    sys_clk_IBUF_BUFG
    SLICE_X30Y45         FDCE                                         r  conteo_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y45         FDCE (Prop_fdce_C_Q)         0.478     5.789 r  conteo_reg[1]/Q
                         net (fo=16, routed)          0.796     6.586    sel0[1]
    SLICE_X28Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.808     7.394 r  conteo_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.394    conteo_reg[3]_i_1_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.511 r  conteo_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.511    conteo_reg[7]_i_1_n_0
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.628 r  conteo_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.628    conteo_reg[11]_i_1_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.745 r  conteo_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.745    conteo_reg[15]_i_1_n_0
    SLICE_X28Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.862 r  conteo_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.862    conteo_reg[20]_i_1__0_n_0
    SLICE_X28Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.979 r  conteo_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.979    conteo_reg[24]_i_1__0_n_0
    SLICE_X28Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.096 r  conteo_reg[28]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     8.096    conteo_reg[28]_i_1__0_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     8.433 r  conteo_reg[31]_i_1/O[1]
                         net (fo=2, routed)           0.640     9.073    conteo_reg[31]_i_1_n_6
    SLICE_X29Y49         LUT6 (Prop_lut6_I0_O)        0.306     9.379 r  wipe_i_8/O
                         net (fo=2, routed)           0.493     9.872    wipe_i_8_n_0
    SLICE_X29Y46         LUT6 (Prop_lut6_I5_O)        0.124     9.996 r  wipe_i_2/O
                         net (fo=2, routed)           0.421    10.417    wipe_i_2_n_0
    SLICE_X30Y46         LUT5 (Prop_lut5_I3_O)        0.116    10.533 r  conteo[14]_i_2/O
                         net (fo=4, routed)           0.636    11.168    conteo[14]_i_2_n_0
    SLICE_X30Y45         LUT5 (Prop_lut5_I0_O)        0.321    11.489 r  conteo[14]_i_1/O
                         net (fo=1, routed)           0.000    11.489    conteo[14]_i_1_n_0
    SLICE_X30Y45         FDCE                                         r  conteo_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.502    12.860    sys_clk_IBUF_BUFG
    SLICE_X30Y45         FDCE                                         r  conteo_reg[14]/C
                         clock pessimism              0.451    13.311    
                         clock uncertainty           -0.035    13.276    
    SLICE_X30Y45         FDCE (Setup_fdce_C_D)        0.118    13.394    conteo_reg[14]
  -------------------------------------------------------------------
                         required time                         13.394    
                         arrival time                         -11.489    
  -------------------------------------------------------------------
                         slack                                  1.905    

Slack (MET) :             1.942ns  (required time - arrival time)
  Source:                 conteo_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conteo_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.027ns  (logic 3.003ns (49.825%)  route 3.024ns (50.175%))
  Logic Levels:           12  (CARRY4=8 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 12.860 - 8.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.677     5.311    sys_clk_IBUF_BUFG
    SLICE_X30Y45         FDCE                                         r  conteo_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y45         FDCE (Prop_fdce_C_Q)         0.478     5.789 r  conteo_reg[1]/Q
                         net (fo=16, routed)          0.796     6.586    sel0[1]
    SLICE_X28Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.808     7.394 r  conteo_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.394    conteo_reg[3]_i_1_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.511 r  conteo_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.511    conteo_reg[7]_i_1_n_0
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.628 r  conteo_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.628    conteo_reg[11]_i_1_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.745 r  conteo_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.745    conteo_reg[15]_i_1_n_0
    SLICE_X28Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.862 r  conteo_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.862    conteo_reg[20]_i_1__0_n_0
    SLICE_X28Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.979 r  conteo_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.979    conteo_reg[24]_i_1__0_n_0
    SLICE_X28Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.096 r  conteo_reg[28]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     8.096    conteo_reg[28]_i_1__0_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     8.433 r  conteo_reg[31]_i_1/O[1]
                         net (fo=2, routed)           0.640     9.073    conteo_reg[31]_i_1_n_6
    SLICE_X29Y49         LUT6 (Prop_lut6_I0_O)        0.306     9.379 r  wipe_i_8/O
                         net (fo=2, routed)           0.605     9.984    wipe_i_8_n_0
    SLICE_X29Y46         LUT5 (Prop_lut5_I0_O)        0.124    10.108 r  conteo[18]_i_4/O
                         net (fo=3, routed)           0.449    10.556    conteo[18]_i_4_n_0
    SLICE_X30Y45         LUT6 (Prop_lut6_I4_O)        0.124    10.680 r  conteo[17]_i_3/O
                         net (fo=2, routed)           0.534    11.214    conteo[17]_i_3_n_0
    SLICE_X29Y46         LUT4 (Prop_lut4_I3_O)        0.124    11.338 r  conteo[16]_i_1/O
                         net (fo=1, routed)           0.000    11.338    conteo[16]_i_1_n_0
    SLICE_X29Y46         FDCE                                         r  conteo_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.502    12.860    sys_clk_IBUF_BUFG
    SLICE_X29Y46         FDCE                                         r  conteo_reg[16]/C
                         clock pessimism              0.426    13.286    
                         clock uncertainty           -0.035    13.251    
    SLICE_X29Y46         FDCE (Setup_fdce_C_D)        0.029    13.280    conteo_reg[16]
  -------------------------------------------------------------------
                         required time                         13.280    
                         arrival time                         -11.338    
  -------------------------------------------------------------------
                         slack                                  1.942    

Slack (MET) :             1.981ns  (required time - arrival time)
  Source:                 conteo_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conteo_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.061ns  (logic 3.003ns (49.548%)  route 3.058ns (50.452%))
  Logic Levels:           12  (CARRY4=8 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 12.860 - 8.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.451ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.677     5.311    sys_clk_IBUF_BUFG
    SLICE_X30Y45         FDCE                                         r  conteo_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y45         FDCE (Prop_fdce_C_Q)         0.478     5.789 r  conteo_reg[1]/Q
                         net (fo=16, routed)          0.796     6.586    sel0[1]
    SLICE_X28Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.808     7.394 r  conteo_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.394    conteo_reg[3]_i_1_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.511 r  conteo_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.511    conteo_reg[7]_i_1_n_0
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.628 r  conteo_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.628    conteo_reg[11]_i_1_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.745 r  conteo_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.745    conteo_reg[15]_i_1_n_0
    SLICE_X28Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.862 r  conteo_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.862    conteo_reg[20]_i_1__0_n_0
    SLICE_X28Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.979 r  conteo_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.979    conteo_reg[24]_i_1__0_n_0
    SLICE_X28Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.096 r  conteo_reg[28]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     8.096    conteo_reg[28]_i_1__0_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     8.433 r  conteo_reg[31]_i_1/O[1]
                         net (fo=2, routed)           0.640     9.073    conteo_reg[31]_i_1_n_6
    SLICE_X29Y49         LUT6 (Prop_lut6_I0_O)        0.306     9.379 r  wipe_i_8/O
                         net (fo=2, routed)           0.605     9.984    wipe_i_8_n_0
    SLICE_X29Y46         LUT5 (Prop_lut5_I0_O)        0.124    10.108 r  conteo[18]_i_4/O
                         net (fo=3, routed)           0.461    10.569    conteo[18]_i_4_n_0
    SLICE_X27Y45         LUT6 (Prop_lut6_I5_O)        0.124    10.693 r  conteo[4]_i_2/O
                         net (fo=3, routed)           0.555    11.248    conteo[4]_i_2_n_0
    SLICE_X30Y45         LUT4 (Prop_lut4_I2_O)        0.124    11.372 r  conteo[0]_i_1/O
                         net (fo=1, routed)           0.000    11.372    conteo[0]_i_1_n_0
    SLICE_X30Y45         FDCE                                         r  conteo_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.502    12.860    sys_clk_IBUF_BUFG
    SLICE_X30Y45         FDCE                                         r  conteo_reg[0]/C
                         clock pessimism              0.451    13.311    
                         clock uncertainty           -0.035    13.276    
    SLICE_X30Y45         FDCE (Setup_fdce_C_D)        0.077    13.353    conteo_reg[0]
  -------------------------------------------------------------------
                         required time                         13.353    
                         arrival time                         -11.372    
  -------------------------------------------------------------------
                         slack                                  1.981    

Slack (MET) :             1.994ns  (required time - arrival time)
  Source:                 conteo_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conteo_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.021ns  (logic 2.997ns (49.775%)  route 3.024ns (50.225%))
  Logic Levels:           12  (CARRY4=8 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 12.860 - 8.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.677     5.311    sys_clk_IBUF_BUFG
    SLICE_X30Y45         FDCE                                         r  conteo_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y45         FDCE (Prop_fdce_C_Q)         0.478     5.789 r  conteo_reg[1]/Q
                         net (fo=16, routed)          0.796     6.586    sel0[1]
    SLICE_X28Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.808     7.394 r  conteo_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.394    conteo_reg[3]_i_1_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.511 r  conteo_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.511    conteo_reg[7]_i_1_n_0
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.628 r  conteo_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.628    conteo_reg[11]_i_1_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.745 r  conteo_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.745    conteo_reg[15]_i_1_n_0
    SLICE_X28Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.862 r  conteo_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.862    conteo_reg[20]_i_1__0_n_0
    SLICE_X28Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.979 r  conteo_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.979    conteo_reg[24]_i_1__0_n_0
    SLICE_X28Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.096 r  conteo_reg[28]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     8.096    conteo_reg[28]_i_1__0_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     8.433 r  conteo_reg[31]_i_1/O[1]
                         net (fo=2, routed)           0.640     9.073    conteo_reg[31]_i_1_n_6
    SLICE_X29Y49         LUT6 (Prop_lut6_I0_O)        0.306     9.379 r  wipe_i_8/O
                         net (fo=2, routed)           0.605     9.984    wipe_i_8_n_0
    SLICE_X29Y46         LUT5 (Prop_lut5_I0_O)        0.124    10.108 r  conteo[18]_i_4/O
                         net (fo=3, routed)           0.449    10.556    conteo[18]_i_4_n_0
    SLICE_X30Y45         LUT6 (Prop_lut6_I4_O)        0.124    10.680 r  conteo[17]_i_3/O
                         net (fo=2, routed)           0.534    11.214    conteo[17]_i_3_n_0
    SLICE_X29Y46         LUT4 (Prop_lut4_I3_O)        0.118    11.332 r  conteo[17]_i_1/O
                         net (fo=1, routed)           0.000    11.332    conteo[17]_i_1_n_0
    SLICE_X29Y46         FDCE                                         r  conteo_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.502    12.860    sys_clk_IBUF_BUFG
    SLICE_X29Y46         FDCE                                         r  conteo_reg[17]/C
                         clock pessimism              0.426    13.286    
                         clock uncertainty           -0.035    13.251    
    SLICE_X29Y46         FDCE (Setup_fdce_C_D)        0.075    13.326    conteo_reg[17]
  -------------------------------------------------------------------
                         required time                         13.326    
                         arrival time                         -11.332    
  -------------------------------------------------------------------
                         slack                                  1.994    

Slack (MET) :             2.030ns  (required time - arrival time)
  Source:                 conteo_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conteo_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.053ns  (logic 2.995ns (49.481%)  route 3.058ns (50.519%))
  Logic Levels:           12  (CARRY4=8 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 12.860 - 8.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.451ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.677     5.311    sys_clk_IBUF_BUFG
    SLICE_X30Y45         FDCE                                         r  conteo_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y45         FDCE (Prop_fdce_C_Q)         0.478     5.789 r  conteo_reg[1]/Q
                         net (fo=16, routed)          0.796     6.586    sel0[1]
    SLICE_X28Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.808     7.394 r  conteo_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.394    conteo_reg[3]_i_1_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.511 r  conteo_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.511    conteo_reg[7]_i_1_n_0
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.628 r  conteo_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.628    conteo_reg[11]_i_1_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.745 r  conteo_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.745    conteo_reg[15]_i_1_n_0
    SLICE_X28Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.862 r  conteo_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.862    conteo_reg[20]_i_1__0_n_0
    SLICE_X28Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.979 r  conteo_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.979    conteo_reg[24]_i_1__0_n_0
    SLICE_X28Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.096 r  conteo_reg[28]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     8.096    conteo_reg[28]_i_1__0_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     8.433 r  conteo_reg[31]_i_1/O[1]
                         net (fo=2, routed)           0.640     9.073    conteo_reg[31]_i_1_n_6
    SLICE_X29Y49         LUT6 (Prop_lut6_I0_O)        0.306     9.379 r  wipe_i_8/O
                         net (fo=2, routed)           0.605     9.984    wipe_i_8_n_0
    SLICE_X29Y46         LUT5 (Prop_lut5_I0_O)        0.124    10.108 r  conteo[18]_i_4/O
                         net (fo=3, routed)           0.461    10.569    conteo[18]_i_4_n_0
    SLICE_X27Y45         LUT6 (Prop_lut6_I5_O)        0.124    10.693 r  conteo[4]_i_2/O
                         net (fo=3, routed)           0.555    11.248    conteo[4]_i_2_n_0
    SLICE_X30Y45         LUT4 (Prop_lut4_I2_O)        0.116    11.364 r  conteo[1]_i_1/O
                         net (fo=1, routed)           0.000    11.364    conteo[1]_i_1_n_0
    SLICE_X30Y45         FDCE                                         r  conteo_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.502    12.860    sys_clk_IBUF_BUFG
    SLICE_X30Y45         FDCE                                         r  conteo_reg[1]/C
                         clock pessimism              0.451    13.311    
                         clock uncertainty           -0.035    13.276    
    SLICE_X30Y45         FDCE (Setup_fdce_C_D)        0.118    13.394    conteo_reg[1]
  -------------------------------------------------------------------
                         required time                         13.394    
                         arrival time                         -11.364    
  -------------------------------------------------------------------
                         slack                                  2.030    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 conteo_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conteo_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.373ns (76.423%)  route 0.115ns (23.577%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.566     1.444    sys_clk_IBUF_BUFG
    SLICE_X28Y49         FDCE                                         r  conteo_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDCE (Prop_fdce_C_Q)         0.164     1.608 r  conteo_reg[27]/Q
                         net (fo=1, routed)           0.114     1.722    conteo_reg_n_0_[27]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.878 r  conteo_reg[28]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.879    conteo_reg[28]_i_1__0_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.932 r  conteo_reg[31]_i_1/O[0]
                         net (fo=2, routed)           0.000     1.932    conteo_reg[31]_i_1_n_7
    SLICE_X28Y50         FDCE                                         r  conteo_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.829     1.954    sys_clk_IBUF_BUFG
    SLICE_X28Y50         FDCE                                         r  conteo_reg[29]/C
                         clock pessimism             -0.247     1.707    
    SLICE_X28Y50         FDCE (Hold_fdce_C_D)         0.130     1.837    conteo_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 dir_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.586ns  (logic 0.141ns (24.058%)  route 0.445ns (75.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.565     1.443    sys_clk_IBUF_BUFG
    SLICE_X29Y43         FDRE                                         r  dir_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y43         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  dir_reg[0]/Q
                         net (fo=15, routed)          0.445     2.029    memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X2Y10         RAMB36E1                                     r  memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.871     1.996    memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y10         RAMB36E1                                     r  memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.247     1.750    
    RAMB36_X2Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                      0.183     1.933    memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 conteo_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conteo_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.386ns (77.035%)  route 0.115ns (22.965%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.566     1.444    sys_clk_IBUF_BUFG
    SLICE_X28Y49         FDCE                                         r  conteo_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDCE (Prop_fdce_C_Q)         0.164     1.608 r  conteo_reg[27]/Q
                         net (fo=1, routed)           0.114     1.722    conteo_reg_n_0_[27]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.878 r  conteo_reg[28]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.879    conteo_reg[28]_i_1__0_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.945 r  conteo_reg[31]_i_1/O[2]
                         net (fo=2, routed)           0.000     1.945    conteo_reg[31]_i_1_n_5
    SLICE_X28Y50         FDCE                                         r  conteo_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.829     1.954    sys_clk_IBUF_BUFG
    SLICE_X28Y50         FDCE                                         r  conteo_reg[31]/C
                         clock pessimism             -0.247     1.707    
    SLICE_X28Y50         FDCE (Hold_fdce_C_D)         0.130     1.837    conteo_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 dir_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.164ns (27.402%)  route 0.435ns (72.598%))
  Logic Levels:           0  
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.565     1.443    sys_clk_IBUF_BUFG
    SLICE_X30Y44         FDRE                                         r  dir_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y44         FDRE (Prop_fdre_C_Q)         0.164     1.607 r  dir_reg[3]/Q
                         net (fo=15, routed)          0.435     2.041    memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X2Y10         RAMB36E1                                     r  memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.871     1.996    memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y10         RAMB36E1                                     r  memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.247     1.750    
    RAMB36_X2Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     1.933    memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           2.041    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 dir_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.600ns  (logic 0.164ns (27.356%)  route 0.436ns (72.644%))
  Logic Levels:           0  
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.565     1.443    sys_clk_IBUF_BUFG
    SLICE_X30Y44         FDRE                                         r  dir_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y44         FDRE (Prop_fdre_C_Q)         0.164     1.607 r  dir_reg[9]/Q
                         net (fo=15, routed)          0.436     2.042    memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[9]
    RAMB36_X2Y10         RAMB36E1                                     r  memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.871     1.996    memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y10         RAMB36E1                                     r  memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.247     1.750    
    RAMB36_X2Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.933    memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           2.042    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 dir_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.856%)  route 0.231ns (62.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.566     1.444    sys_clk_IBUF_BUFG
    SLICE_X29Y47         FDSE                                         r  dir_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y47         FDSE (Prop_fdse_C_Q)         0.141     1.585 r  dir_reg[13]/Q
                         net (fo=15, routed)          0.231     1.816    memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[13]
    RAMB36_X1Y9          RAMB36E1                                     r  memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.876     2.001    memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.480     1.521    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     1.704    memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -1.704    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dir_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.778%)  route 0.242ns (63.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.565     1.443    sys_clk_IBUF_BUFG
    SLICE_X31Y45         FDRE                                         r  dir_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y45         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  dir_reg[1]/Q
                         net (fo=15, routed)          0.242     1.826    memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X1Y9          RAMB36E1                                     r  memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.876     2.001    memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.480     1.521    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                      0.183     1.704    memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -1.704    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 dir_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.529%)  route 0.225ns (61.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.565     1.443    sys_clk_IBUF_BUFG
    SLICE_X27Y46         FDSE                                         r  dir_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y46         FDSE (Prop_fdse_C_Q)         0.141     1.584 r  dir_reg[11]/Q
                         net (fo=15, routed)          0.225     1.809    memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X1Y9          RAMB36E1                                     r  memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.876     2.001    memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.499     1.502    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.685    memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -1.685    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 dir_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.240%)  route 0.228ns (61.760%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.565     1.443    sys_clk_IBUF_BUFG
    SLICE_X27Y44         FDRE                                         r  dir_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y44         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  dir_reg[4]/Q
                         net (fo=15, routed)          0.228     1.812    memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[4]
    RAMB36_X1Y9          RAMB36E1                                     r  memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.876     2.001    memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.499     1.502    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     1.685    memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -1.685    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 conteo_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conteo_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.409ns (78.043%)  route 0.115ns (21.957%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.566     1.444    sys_clk_IBUF_BUFG
    SLICE_X28Y49         FDCE                                         r  conteo_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDCE (Prop_fdce_C_Q)         0.164     1.608 r  conteo_reg[27]/Q
                         net (fo=1, routed)           0.114     1.722    conteo_reg_n_0_[27]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.878 r  conteo_reg[28]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.879    conteo_reg[28]_i_1__0_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     1.968 r  conteo_reg[31]_i_1/O[1]
                         net (fo=2, routed)           0.000     1.968    conteo_reg[31]_i_1_n_6
    SLICE_X28Y50         FDCE                                         r  conteo_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.829     1.954    sys_clk_IBUF_BUFG
    SLICE_X28Y50         FDCE                                         r  conteo_reg[30]/C
                         clock pessimism             -0.247     1.707    
    SLICE_X28Y50         FDCE (Hold_fdce_C_D)         0.130     1.837    conteo_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           1.968    
  -------------------------------------------------------------------
                         slack                                  0.131    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         8.000       5.108      RAMB36_X1Y7   memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         8.000       5.108      RAMB36_X1Y8   memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         8.000       5.108      RAMB36_X1Y9   memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         8.000       5.108      RAMB36_X2Y10  memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         8.000       5.108      RAMB36_X2Y11  memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         8.000       5.108      RAMB36_X2Y8   memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         8.000       5.108      RAMB36_X2Y9   memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         8.000       5.108      RAMB36_X1Y10  memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         8.000       5.108      RAMB36_X1Y11  memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         8.000       5.108      RAMB36_X0Y10  memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X28Y50  conteo_reg[29]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X28Y50  conteo_reg[30]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X28Y50  conteo_reg[31]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X30Y46  pixel_value_reg_reg[0]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X26Y46  wipe_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X30Y45  conteo_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X28Y45  conteo_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X28Y45  conteo_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X30Y45  conteo_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X28Y46  conteo_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X30Y46  pixel_value_reg_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X26Y46  wipe_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X30Y45  conteo_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X28Y45  conteo_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X28Y45  conteo_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X30Y45  conteo_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X28Y46  conteo_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X30Y45  conteo_reg[14]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X28Y46  conteo_reg[15]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X29Y46  conteo_reg[16]/C



