Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Nov 28 18:20:19 2023
| Host         : Notebook-GMD running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file TopFunc_timing_summary_routed.rpt -pb TopFunc_timing_summary_routed.pb -rpx TopFunc_timing_summary_routed.rpx -warn_on_violation
| Design       : TopFunc
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                       Violations  
---------  --------  --------------------------------  ----------  
HPDR-1     Warning   Port pin direction inconsistency  1           
TIMING-18  Warning   Missing input or output delay     30          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (14)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (14)
-------------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.500        0.000                      0                  189        0.121        0.000                      0                  189        4.500        0.000                       0                   138  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.500        0.000                      0                  189        0.121        0.000                      0                  189        4.500        0.000                       0                   138  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.500ns  (required time - arrival time)
  Source:                 Counter_slave_1/RTClk/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_slave_1/RTClk/count_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.506ns  (logic 4.151ns (63.806%)  route 2.355ns (36.194%))
  Logic Levels:           19  (CARRY4=16 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.704     5.306    Counter_slave_1/RTClk/CLK
    SLICE_X3Y135         FDCE                                         r  Counter_slave_1/RTClk/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y135         FDCE (Prop_fdce_C_Q)         0.456     5.762 r  Counter_slave_1/RTClk/count_reg[2]/Q
                         net (fo=2, routed)           0.473     6.235    Counter_slave_1/RTClk/count_reg[2]
    SLICE_X4Y135         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.909 r  Counter_slave_1/RTClk/count2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.909    Counter_slave_1/RTClk/count2_carry_n_0
    SLICE_X4Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.023 r  Counter_slave_1/RTClk/count2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.023    Counter_slave_1/RTClk/count2_carry__0_n_0
    SLICE_X4Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.137 r  Counter_slave_1/RTClk/count2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.137    Counter_slave_1/RTClk/count2_carry__1_n_0
    SLICE_X4Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.251 r  Counter_slave_1/RTClk/count2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.251    Counter_slave_1/RTClk/count2_carry__2_n_0
    SLICE_X4Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.365 r  Counter_slave_1/RTClk/count2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.365    Counter_slave_1/RTClk/count2_carry__3_n_0
    SLICE_X4Y140         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.479 r  Counter_slave_1/RTClk/count2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.479    Counter_slave_1/RTClk/count2_carry__4_n_0
    SLICE_X4Y141         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.593 r  Counter_slave_1/RTClk/count2_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.593    Counter_slave_1/RTClk/count2_carry__5_n_0
    SLICE_X4Y142         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.815 r  Counter_slave_1/RTClk/count2_carry__6/O[0]
                         net (fo=1, routed)           0.575     8.390    Counter_slave_1/RTClk/count2[29]
    SLICE_X5Y140         LUT4 (Prop_lut4_I1_O)        0.299     8.689 r  Counter_slave_1/RTClk/seconds_counter[5]_i_8/O
                         net (fo=1, routed)           0.151     8.840    Counter_slave_1/RTClk/seconds_counter[5]_i_8_n_0
    SLICE_X5Y140         LUT5 (Prop_lut5_I4_O)        0.124     8.964 f  Counter_slave_1/RTClk/seconds_counter[5]_i_4/O
                         net (fo=33, routed)          1.156    10.120    Counter_slave_1/RTClk/seconds_counter[5]_i_4_n_0
    SLICE_X3Y135         LUT5 (Prop_lut5_I3_O)        0.124    10.244 r  Counter_slave_1/RTClk/count[0]_i_4/O
                         net (fo=1, routed)           0.000    10.244    Counter_slave_1/RTClk/count[0]_i_4_n_0
    SLICE_X3Y135         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.794 r  Counter_slave_1/RTClk/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.794    Counter_slave_1/RTClk/count_reg[0]_i_1_n_0
    SLICE_X3Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.908 r  Counter_slave_1/RTClk/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.908    Counter_slave_1/RTClk/count_reg[4]_i_1_n_0
    SLICE_X3Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.022 r  Counter_slave_1/RTClk/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.022    Counter_slave_1/RTClk/count_reg[8]_i_1_n_0
    SLICE_X3Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.136 r  Counter_slave_1/RTClk/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.136    Counter_slave_1/RTClk/count_reg[12]_i_1_n_0
    SLICE_X3Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.250 r  Counter_slave_1/RTClk/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.250    Counter_slave_1/RTClk/count_reg[16]_i_1_n_0
    SLICE_X3Y140         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.364 r  Counter_slave_1/RTClk/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.364    Counter_slave_1/RTClk/count_reg[20]_i_1_n_0
    SLICE_X3Y141         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.478 r  Counter_slave_1/RTClk/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.478    Counter_slave_1/RTClk/count_reg[24]_i_1_n_0
    SLICE_X3Y142         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.812 r  Counter_slave_1/RTClk/count_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.812    Counter_slave_1/RTClk/count_reg[28]_i_1_n_6
    SLICE_X3Y142         FDCE                                         r  Counter_slave_1/RTClk/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.588    15.010    Counter_slave_1/RTClk/CLK
    SLICE_X3Y142         FDCE                                         r  Counter_slave_1/RTClk/count_reg[29]/C
                         clock pessimism              0.275    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X3Y142         FDCE (Setup_fdce_C_D)        0.062    15.312    Counter_slave_1/RTClk/count_reg[29]
  -------------------------------------------------------------------
                         required time                         15.312    
                         arrival time                         -11.812    
  -------------------------------------------------------------------
                         slack                                  3.500    

Slack (MET) :             3.521ns  (required time - arrival time)
  Source:                 Counter_slave_1/RTClk/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_slave_1/RTClk/count_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.485ns  (logic 4.130ns (63.688%)  route 2.355ns (36.312%))
  Logic Levels:           19  (CARRY4=16 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.704     5.306    Counter_slave_1/RTClk/CLK
    SLICE_X3Y135         FDCE                                         r  Counter_slave_1/RTClk/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y135         FDCE (Prop_fdce_C_Q)         0.456     5.762 r  Counter_slave_1/RTClk/count_reg[2]/Q
                         net (fo=2, routed)           0.473     6.235    Counter_slave_1/RTClk/count_reg[2]
    SLICE_X4Y135         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.909 r  Counter_slave_1/RTClk/count2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.909    Counter_slave_1/RTClk/count2_carry_n_0
    SLICE_X4Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.023 r  Counter_slave_1/RTClk/count2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.023    Counter_slave_1/RTClk/count2_carry__0_n_0
    SLICE_X4Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.137 r  Counter_slave_1/RTClk/count2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.137    Counter_slave_1/RTClk/count2_carry__1_n_0
    SLICE_X4Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.251 r  Counter_slave_1/RTClk/count2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.251    Counter_slave_1/RTClk/count2_carry__2_n_0
    SLICE_X4Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.365 r  Counter_slave_1/RTClk/count2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.365    Counter_slave_1/RTClk/count2_carry__3_n_0
    SLICE_X4Y140         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.479 r  Counter_slave_1/RTClk/count2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.479    Counter_slave_1/RTClk/count2_carry__4_n_0
    SLICE_X4Y141         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.593 r  Counter_slave_1/RTClk/count2_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.593    Counter_slave_1/RTClk/count2_carry__5_n_0
    SLICE_X4Y142         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.815 r  Counter_slave_1/RTClk/count2_carry__6/O[0]
                         net (fo=1, routed)           0.575     8.390    Counter_slave_1/RTClk/count2[29]
    SLICE_X5Y140         LUT4 (Prop_lut4_I1_O)        0.299     8.689 r  Counter_slave_1/RTClk/seconds_counter[5]_i_8/O
                         net (fo=1, routed)           0.151     8.840    Counter_slave_1/RTClk/seconds_counter[5]_i_8_n_0
    SLICE_X5Y140         LUT5 (Prop_lut5_I4_O)        0.124     8.964 f  Counter_slave_1/RTClk/seconds_counter[5]_i_4/O
                         net (fo=33, routed)          1.156    10.120    Counter_slave_1/RTClk/seconds_counter[5]_i_4_n_0
    SLICE_X3Y135         LUT5 (Prop_lut5_I3_O)        0.124    10.244 r  Counter_slave_1/RTClk/count[0]_i_4/O
                         net (fo=1, routed)           0.000    10.244    Counter_slave_1/RTClk/count[0]_i_4_n_0
    SLICE_X3Y135         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.794 r  Counter_slave_1/RTClk/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.794    Counter_slave_1/RTClk/count_reg[0]_i_1_n_0
    SLICE_X3Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.908 r  Counter_slave_1/RTClk/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.908    Counter_slave_1/RTClk/count_reg[4]_i_1_n_0
    SLICE_X3Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.022 r  Counter_slave_1/RTClk/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.022    Counter_slave_1/RTClk/count_reg[8]_i_1_n_0
    SLICE_X3Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.136 r  Counter_slave_1/RTClk/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.136    Counter_slave_1/RTClk/count_reg[12]_i_1_n_0
    SLICE_X3Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.250 r  Counter_slave_1/RTClk/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.250    Counter_slave_1/RTClk/count_reg[16]_i_1_n_0
    SLICE_X3Y140         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.364 r  Counter_slave_1/RTClk/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.364    Counter_slave_1/RTClk/count_reg[20]_i_1_n_0
    SLICE_X3Y141         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.478 r  Counter_slave_1/RTClk/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.478    Counter_slave_1/RTClk/count_reg[24]_i_1_n_0
    SLICE_X3Y142         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.791 r  Counter_slave_1/RTClk/count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.791    Counter_slave_1/RTClk/count_reg[28]_i_1_n_4
    SLICE_X3Y142         FDCE                                         r  Counter_slave_1/RTClk/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.588    15.010    Counter_slave_1/RTClk/CLK
    SLICE_X3Y142         FDCE                                         r  Counter_slave_1/RTClk/count_reg[31]/C
                         clock pessimism              0.275    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X3Y142         FDCE (Setup_fdce_C_D)        0.062    15.312    Counter_slave_1/RTClk/count_reg[31]
  -------------------------------------------------------------------
                         required time                         15.312    
                         arrival time                         -11.791    
  -------------------------------------------------------------------
                         slack                                  3.521    

Slack (MET) :             3.595ns  (required time - arrival time)
  Source:                 Counter_slave_1/RTClk/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_slave_1/RTClk/count_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.411ns  (logic 4.056ns (63.269%)  route 2.355ns (36.731%))
  Logic Levels:           19  (CARRY4=16 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.704     5.306    Counter_slave_1/RTClk/CLK
    SLICE_X3Y135         FDCE                                         r  Counter_slave_1/RTClk/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y135         FDCE (Prop_fdce_C_Q)         0.456     5.762 r  Counter_slave_1/RTClk/count_reg[2]/Q
                         net (fo=2, routed)           0.473     6.235    Counter_slave_1/RTClk/count_reg[2]
    SLICE_X4Y135         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.909 r  Counter_slave_1/RTClk/count2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.909    Counter_slave_1/RTClk/count2_carry_n_0
    SLICE_X4Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.023 r  Counter_slave_1/RTClk/count2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.023    Counter_slave_1/RTClk/count2_carry__0_n_0
    SLICE_X4Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.137 r  Counter_slave_1/RTClk/count2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.137    Counter_slave_1/RTClk/count2_carry__1_n_0
    SLICE_X4Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.251 r  Counter_slave_1/RTClk/count2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.251    Counter_slave_1/RTClk/count2_carry__2_n_0
    SLICE_X4Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.365 r  Counter_slave_1/RTClk/count2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.365    Counter_slave_1/RTClk/count2_carry__3_n_0
    SLICE_X4Y140         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.479 r  Counter_slave_1/RTClk/count2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.479    Counter_slave_1/RTClk/count2_carry__4_n_0
    SLICE_X4Y141         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.593 r  Counter_slave_1/RTClk/count2_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.593    Counter_slave_1/RTClk/count2_carry__5_n_0
    SLICE_X4Y142         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.815 r  Counter_slave_1/RTClk/count2_carry__6/O[0]
                         net (fo=1, routed)           0.575     8.390    Counter_slave_1/RTClk/count2[29]
    SLICE_X5Y140         LUT4 (Prop_lut4_I1_O)        0.299     8.689 r  Counter_slave_1/RTClk/seconds_counter[5]_i_8/O
                         net (fo=1, routed)           0.151     8.840    Counter_slave_1/RTClk/seconds_counter[5]_i_8_n_0
    SLICE_X5Y140         LUT5 (Prop_lut5_I4_O)        0.124     8.964 f  Counter_slave_1/RTClk/seconds_counter[5]_i_4/O
                         net (fo=33, routed)          1.156    10.120    Counter_slave_1/RTClk/seconds_counter[5]_i_4_n_0
    SLICE_X3Y135         LUT5 (Prop_lut5_I3_O)        0.124    10.244 r  Counter_slave_1/RTClk/count[0]_i_4/O
                         net (fo=1, routed)           0.000    10.244    Counter_slave_1/RTClk/count[0]_i_4_n_0
    SLICE_X3Y135         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.794 r  Counter_slave_1/RTClk/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.794    Counter_slave_1/RTClk/count_reg[0]_i_1_n_0
    SLICE_X3Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.908 r  Counter_slave_1/RTClk/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.908    Counter_slave_1/RTClk/count_reg[4]_i_1_n_0
    SLICE_X3Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.022 r  Counter_slave_1/RTClk/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.022    Counter_slave_1/RTClk/count_reg[8]_i_1_n_0
    SLICE_X3Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.136 r  Counter_slave_1/RTClk/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.136    Counter_slave_1/RTClk/count_reg[12]_i_1_n_0
    SLICE_X3Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.250 r  Counter_slave_1/RTClk/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.250    Counter_slave_1/RTClk/count_reg[16]_i_1_n_0
    SLICE_X3Y140         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.364 r  Counter_slave_1/RTClk/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.364    Counter_slave_1/RTClk/count_reg[20]_i_1_n_0
    SLICE_X3Y141         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.478 r  Counter_slave_1/RTClk/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.478    Counter_slave_1/RTClk/count_reg[24]_i_1_n_0
    SLICE_X3Y142         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.717 r  Counter_slave_1/RTClk/count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.717    Counter_slave_1/RTClk/count_reg[28]_i_1_n_5
    SLICE_X3Y142         FDCE                                         r  Counter_slave_1/RTClk/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.588    15.010    Counter_slave_1/RTClk/CLK
    SLICE_X3Y142         FDCE                                         r  Counter_slave_1/RTClk/count_reg[30]/C
                         clock pessimism              0.275    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X3Y142         FDCE (Setup_fdce_C_D)        0.062    15.312    Counter_slave_1/RTClk/count_reg[30]
  -------------------------------------------------------------------
                         required time                         15.312    
                         arrival time                         -11.717    
  -------------------------------------------------------------------
                         slack                                  3.595    

Slack (MET) :             3.611ns  (required time - arrival time)
  Source:                 Counter_slave_1/RTClk/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_slave_1/RTClk/count_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.395ns  (logic 4.040ns (63.177%)  route 2.355ns (36.823%))
  Logic Levels:           19  (CARRY4=16 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.704     5.306    Counter_slave_1/RTClk/CLK
    SLICE_X3Y135         FDCE                                         r  Counter_slave_1/RTClk/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y135         FDCE (Prop_fdce_C_Q)         0.456     5.762 r  Counter_slave_1/RTClk/count_reg[2]/Q
                         net (fo=2, routed)           0.473     6.235    Counter_slave_1/RTClk/count_reg[2]
    SLICE_X4Y135         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.909 r  Counter_slave_1/RTClk/count2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.909    Counter_slave_1/RTClk/count2_carry_n_0
    SLICE_X4Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.023 r  Counter_slave_1/RTClk/count2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.023    Counter_slave_1/RTClk/count2_carry__0_n_0
    SLICE_X4Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.137 r  Counter_slave_1/RTClk/count2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.137    Counter_slave_1/RTClk/count2_carry__1_n_0
    SLICE_X4Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.251 r  Counter_slave_1/RTClk/count2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.251    Counter_slave_1/RTClk/count2_carry__2_n_0
    SLICE_X4Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.365 r  Counter_slave_1/RTClk/count2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.365    Counter_slave_1/RTClk/count2_carry__3_n_0
    SLICE_X4Y140         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.479 r  Counter_slave_1/RTClk/count2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.479    Counter_slave_1/RTClk/count2_carry__4_n_0
    SLICE_X4Y141         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.593 r  Counter_slave_1/RTClk/count2_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.593    Counter_slave_1/RTClk/count2_carry__5_n_0
    SLICE_X4Y142         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.815 r  Counter_slave_1/RTClk/count2_carry__6/O[0]
                         net (fo=1, routed)           0.575     8.390    Counter_slave_1/RTClk/count2[29]
    SLICE_X5Y140         LUT4 (Prop_lut4_I1_O)        0.299     8.689 r  Counter_slave_1/RTClk/seconds_counter[5]_i_8/O
                         net (fo=1, routed)           0.151     8.840    Counter_slave_1/RTClk/seconds_counter[5]_i_8_n_0
    SLICE_X5Y140         LUT5 (Prop_lut5_I4_O)        0.124     8.964 f  Counter_slave_1/RTClk/seconds_counter[5]_i_4/O
                         net (fo=33, routed)          1.156    10.120    Counter_slave_1/RTClk/seconds_counter[5]_i_4_n_0
    SLICE_X3Y135         LUT5 (Prop_lut5_I3_O)        0.124    10.244 r  Counter_slave_1/RTClk/count[0]_i_4/O
                         net (fo=1, routed)           0.000    10.244    Counter_slave_1/RTClk/count[0]_i_4_n_0
    SLICE_X3Y135         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.794 r  Counter_slave_1/RTClk/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.794    Counter_slave_1/RTClk/count_reg[0]_i_1_n_0
    SLICE_X3Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.908 r  Counter_slave_1/RTClk/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.908    Counter_slave_1/RTClk/count_reg[4]_i_1_n_0
    SLICE_X3Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.022 r  Counter_slave_1/RTClk/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.022    Counter_slave_1/RTClk/count_reg[8]_i_1_n_0
    SLICE_X3Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.136 r  Counter_slave_1/RTClk/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.136    Counter_slave_1/RTClk/count_reg[12]_i_1_n_0
    SLICE_X3Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.250 r  Counter_slave_1/RTClk/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.250    Counter_slave_1/RTClk/count_reg[16]_i_1_n_0
    SLICE_X3Y140         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.364 r  Counter_slave_1/RTClk/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.364    Counter_slave_1/RTClk/count_reg[20]_i_1_n_0
    SLICE_X3Y141         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.478 r  Counter_slave_1/RTClk/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.478    Counter_slave_1/RTClk/count_reg[24]_i_1_n_0
    SLICE_X3Y142         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.701 r  Counter_slave_1/RTClk/count_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.701    Counter_slave_1/RTClk/count_reg[28]_i_1_n_7
    SLICE_X3Y142         FDCE                                         r  Counter_slave_1/RTClk/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.588    15.010    Counter_slave_1/RTClk/CLK
    SLICE_X3Y142         FDCE                                         r  Counter_slave_1/RTClk/count_reg[28]/C
                         clock pessimism              0.275    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X3Y142         FDCE (Setup_fdce_C_D)        0.062    15.312    Counter_slave_1/RTClk/count_reg[28]
  -------------------------------------------------------------------
                         required time                         15.312    
                         arrival time                         -11.701    
  -------------------------------------------------------------------
                         slack                                  3.611    

Slack (MET) :             3.614ns  (required time - arrival time)
  Source:                 Counter_slave_1/RTClk/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_slave_1/RTClk/count_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.392ns  (logic 4.037ns (63.160%)  route 2.355ns (36.840%))
  Logic Levels:           18  (CARRY4=15 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.704     5.306    Counter_slave_1/RTClk/CLK
    SLICE_X3Y135         FDCE                                         r  Counter_slave_1/RTClk/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y135         FDCE (Prop_fdce_C_Q)         0.456     5.762 r  Counter_slave_1/RTClk/count_reg[2]/Q
                         net (fo=2, routed)           0.473     6.235    Counter_slave_1/RTClk/count_reg[2]
    SLICE_X4Y135         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.909 r  Counter_slave_1/RTClk/count2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.909    Counter_slave_1/RTClk/count2_carry_n_0
    SLICE_X4Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.023 r  Counter_slave_1/RTClk/count2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.023    Counter_slave_1/RTClk/count2_carry__0_n_0
    SLICE_X4Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.137 r  Counter_slave_1/RTClk/count2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.137    Counter_slave_1/RTClk/count2_carry__1_n_0
    SLICE_X4Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.251 r  Counter_slave_1/RTClk/count2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.251    Counter_slave_1/RTClk/count2_carry__2_n_0
    SLICE_X4Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.365 r  Counter_slave_1/RTClk/count2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.365    Counter_slave_1/RTClk/count2_carry__3_n_0
    SLICE_X4Y140         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.479 r  Counter_slave_1/RTClk/count2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.479    Counter_slave_1/RTClk/count2_carry__4_n_0
    SLICE_X4Y141         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.593 r  Counter_slave_1/RTClk/count2_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.593    Counter_slave_1/RTClk/count2_carry__5_n_0
    SLICE_X4Y142         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.815 r  Counter_slave_1/RTClk/count2_carry__6/O[0]
                         net (fo=1, routed)           0.575     8.390    Counter_slave_1/RTClk/count2[29]
    SLICE_X5Y140         LUT4 (Prop_lut4_I1_O)        0.299     8.689 r  Counter_slave_1/RTClk/seconds_counter[5]_i_8/O
                         net (fo=1, routed)           0.151     8.840    Counter_slave_1/RTClk/seconds_counter[5]_i_8_n_0
    SLICE_X5Y140         LUT5 (Prop_lut5_I4_O)        0.124     8.964 f  Counter_slave_1/RTClk/seconds_counter[5]_i_4/O
                         net (fo=33, routed)          1.156    10.120    Counter_slave_1/RTClk/seconds_counter[5]_i_4_n_0
    SLICE_X3Y135         LUT5 (Prop_lut5_I3_O)        0.124    10.244 r  Counter_slave_1/RTClk/count[0]_i_4/O
                         net (fo=1, routed)           0.000    10.244    Counter_slave_1/RTClk/count[0]_i_4_n_0
    SLICE_X3Y135         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.794 r  Counter_slave_1/RTClk/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.794    Counter_slave_1/RTClk/count_reg[0]_i_1_n_0
    SLICE_X3Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.908 r  Counter_slave_1/RTClk/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.908    Counter_slave_1/RTClk/count_reg[4]_i_1_n_0
    SLICE_X3Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.022 r  Counter_slave_1/RTClk/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.022    Counter_slave_1/RTClk/count_reg[8]_i_1_n_0
    SLICE_X3Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.136 r  Counter_slave_1/RTClk/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.136    Counter_slave_1/RTClk/count_reg[12]_i_1_n_0
    SLICE_X3Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.250 r  Counter_slave_1/RTClk/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.250    Counter_slave_1/RTClk/count_reg[16]_i_1_n_0
    SLICE_X3Y140         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.364 r  Counter_slave_1/RTClk/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.364    Counter_slave_1/RTClk/count_reg[20]_i_1_n_0
    SLICE_X3Y141         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.698 r  Counter_slave_1/RTClk/count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.698    Counter_slave_1/RTClk/count_reg[24]_i_1_n_6
    SLICE_X3Y141         FDCE                                         r  Counter_slave_1/RTClk/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.588    15.010    Counter_slave_1/RTClk/CLK
    SLICE_X3Y141         FDCE                                         r  Counter_slave_1/RTClk/count_reg[25]/C
                         clock pessimism              0.275    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X3Y141         FDCE (Setup_fdce_C_D)        0.062    15.312    Counter_slave_1/RTClk/count_reg[25]
  -------------------------------------------------------------------
                         required time                         15.312    
                         arrival time                         -11.698    
  -------------------------------------------------------------------
                         slack                                  3.614    

Slack (MET) :             3.635ns  (required time - arrival time)
  Source:                 Counter_slave_1/RTClk/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_slave_1/RTClk/count_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.371ns  (logic 4.016ns (63.039%)  route 2.355ns (36.961%))
  Logic Levels:           18  (CARRY4=15 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.704     5.306    Counter_slave_1/RTClk/CLK
    SLICE_X3Y135         FDCE                                         r  Counter_slave_1/RTClk/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y135         FDCE (Prop_fdce_C_Q)         0.456     5.762 r  Counter_slave_1/RTClk/count_reg[2]/Q
                         net (fo=2, routed)           0.473     6.235    Counter_slave_1/RTClk/count_reg[2]
    SLICE_X4Y135         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.909 r  Counter_slave_1/RTClk/count2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.909    Counter_slave_1/RTClk/count2_carry_n_0
    SLICE_X4Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.023 r  Counter_slave_1/RTClk/count2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.023    Counter_slave_1/RTClk/count2_carry__0_n_0
    SLICE_X4Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.137 r  Counter_slave_1/RTClk/count2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.137    Counter_slave_1/RTClk/count2_carry__1_n_0
    SLICE_X4Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.251 r  Counter_slave_1/RTClk/count2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.251    Counter_slave_1/RTClk/count2_carry__2_n_0
    SLICE_X4Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.365 r  Counter_slave_1/RTClk/count2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.365    Counter_slave_1/RTClk/count2_carry__3_n_0
    SLICE_X4Y140         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.479 r  Counter_slave_1/RTClk/count2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.479    Counter_slave_1/RTClk/count2_carry__4_n_0
    SLICE_X4Y141         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.593 r  Counter_slave_1/RTClk/count2_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.593    Counter_slave_1/RTClk/count2_carry__5_n_0
    SLICE_X4Y142         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.815 r  Counter_slave_1/RTClk/count2_carry__6/O[0]
                         net (fo=1, routed)           0.575     8.390    Counter_slave_1/RTClk/count2[29]
    SLICE_X5Y140         LUT4 (Prop_lut4_I1_O)        0.299     8.689 r  Counter_slave_1/RTClk/seconds_counter[5]_i_8/O
                         net (fo=1, routed)           0.151     8.840    Counter_slave_1/RTClk/seconds_counter[5]_i_8_n_0
    SLICE_X5Y140         LUT5 (Prop_lut5_I4_O)        0.124     8.964 f  Counter_slave_1/RTClk/seconds_counter[5]_i_4/O
                         net (fo=33, routed)          1.156    10.120    Counter_slave_1/RTClk/seconds_counter[5]_i_4_n_0
    SLICE_X3Y135         LUT5 (Prop_lut5_I3_O)        0.124    10.244 r  Counter_slave_1/RTClk/count[0]_i_4/O
                         net (fo=1, routed)           0.000    10.244    Counter_slave_1/RTClk/count[0]_i_4_n_0
    SLICE_X3Y135         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.794 r  Counter_slave_1/RTClk/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.794    Counter_slave_1/RTClk/count_reg[0]_i_1_n_0
    SLICE_X3Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.908 r  Counter_slave_1/RTClk/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.908    Counter_slave_1/RTClk/count_reg[4]_i_1_n_0
    SLICE_X3Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.022 r  Counter_slave_1/RTClk/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.022    Counter_slave_1/RTClk/count_reg[8]_i_1_n_0
    SLICE_X3Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.136 r  Counter_slave_1/RTClk/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.136    Counter_slave_1/RTClk/count_reg[12]_i_1_n_0
    SLICE_X3Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.250 r  Counter_slave_1/RTClk/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.250    Counter_slave_1/RTClk/count_reg[16]_i_1_n_0
    SLICE_X3Y140         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.364 r  Counter_slave_1/RTClk/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.364    Counter_slave_1/RTClk/count_reg[20]_i_1_n_0
    SLICE_X3Y141         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.677 r  Counter_slave_1/RTClk/count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.677    Counter_slave_1/RTClk/count_reg[24]_i_1_n_4
    SLICE_X3Y141         FDCE                                         r  Counter_slave_1/RTClk/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.588    15.010    Counter_slave_1/RTClk/CLK
    SLICE_X3Y141         FDCE                                         r  Counter_slave_1/RTClk/count_reg[27]/C
                         clock pessimism              0.275    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X3Y141         FDCE (Setup_fdce_C_D)        0.062    15.312    Counter_slave_1/RTClk/count_reg[27]
  -------------------------------------------------------------------
                         required time                         15.312    
                         arrival time                         -11.677    
  -------------------------------------------------------------------
                         slack                                  3.635    

Slack (MET) :             3.709ns  (required time - arrival time)
  Source:                 Counter_slave_1/RTClk/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_slave_1/RTClk/count_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.297ns  (logic 3.942ns (62.604%)  route 2.355ns (37.396%))
  Logic Levels:           18  (CARRY4=15 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.704     5.306    Counter_slave_1/RTClk/CLK
    SLICE_X3Y135         FDCE                                         r  Counter_slave_1/RTClk/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y135         FDCE (Prop_fdce_C_Q)         0.456     5.762 r  Counter_slave_1/RTClk/count_reg[2]/Q
                         net (fo=2, routed)           0.473     6.235    Counter_slave_1/RTClk/count_reg[2]
    SLICE_X4Y135         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.909 r  Counter_slave_1/RTClk/count2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.909    Counter_slave_1/RTClk/count2_carry_n_0
    SLICE_X4Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.023 r  Counter_slave_1/RTClk/count2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.023    Counter_slave_1/RTClk/count2_carry__0_n_0
    SLICE_X4Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.137 r  Counter_slave_1/RTClk/count2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.137    Counter_slave_1/RTClk/count2_carry__1_n_0
    SLICE_X4Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.251 r  Counter_slave_1/RTClk/count2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.251    Counter_slave_1/RTClk/count2_carry__2_n_0
    SLICE_X4Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.365 r  Counter_slave_1/RTClk/count2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.365    Counter_slave_1/RTClk/count2_carry__3_n_0
    SLICE_X4Y140         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.479 r  Counter_slave_1/RTClk/count2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.479    Counter_slave_1/RTClk/count2_carry__4_n_0
    SLICE_X4Y141         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.593 r  Counter_slave_1/RTClk/count2_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.593    Counter_slave_1/RTClk/count2_carry__5_n_0
    SLICE_X4Y142         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.815 r  Counter_slave_1/RTClk/count2_carry__6/O[0]
                         net (fo=1, routed)           0.575     8.390    Counter_slave_1/RTClk/count2[29]
    SLICE_X5Y140         LUT4 (Prop_lut4_I1_O)        0.299     8.689 r  Counter_slave_1/RTClk/seconds_counter[5]_i_8/O
                         net (fo=1, routed)           0.151     8.840    Counter_slave_1/RTClk/seconds_counter[5]_i_8_n_0
    SLICE_X5Y140         LUT5 (Prop_lut5_I4_O)        0.124     8.964 f  Counter_slave_1/RTClk/seconds_counter[5]_i_4/O
                         net (fo=33, routed)          1.156    10.120    Counter_slave_1/RTClk/seconds_counter[5]_i_4_n_0
    SLICE_X3Y135         LUT5 (Prop_lut5_I3_O)        0.124    10.244 r  Counter_slave_1/RTClk/count[0]_i_4/O
                         net (fo=1, routed)           0.000    10.244    Counter_slave_1/RTClk/count[0]_i_4_n_0
    SLICE_X3Y135         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.794 r  Counter_slave_1/RTClk/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.794    Counter_slave_1/RTClk/count_reg[0]_i_1_n_0
    SLICE_X3Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.908 r  Counter_slave_1/RTClk/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.908    Counter_slave_1/RTClk/count_reg[4]_i_1_n_0
    SLICE_X3Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.022 r  Counter_slave_1/RTClk/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.022    Counter_slave_1/RTClk/count_reg[8]_i_1_n_0
    SLICE_X3Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.136 r  Counter_slave_1/RTClk/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.136    Counter_slave_1/RTClk/count_reg[12]_i_1_n_0
    SLICE_X3Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.250 r  Counter_slave_1/RTClk/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.250    Counter_slave_1/RTClk/count_reg[16]_i_1_n_0
    SLICE_X3Y140         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.364 r  Counter_slave_1/RTClk/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.364    Counter_slave_1/RTClk/count_reg[20]_i_1_n_0
    SLICE_X3Y141         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.603 r  Counter_slave_1/RTClk/count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.603    Counter_slave_1/RTClk/count_reg[24]_i_1_n_5
    SLICE_X3Y141         FDCE                                         r  Counter_slave_1/RTClk/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.588    15.010    Counter_slave_1/RTClk/CLK
    SLICE_X3Y141         FDCE                                         r  Counter_slave_1/RTClk/count_reg[26]/C
                         clock pessimism              0.275    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X3Y141         FDCE (Setup_fdce_C_D)        0.062    15.312    Counter_slave_1/RTClk/count_reg[26]
  -------------------------------------------------------------------
                         required time                         15.312    
                         arrival time                         -11.603    
  -------------------------------------------------------------------
                         slack                                  3.709    

Slack (MET) :             3.725ns  (required time - arrival time)
  Source:                 Counter_slave_1/RTClk/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_slave_1/RTClk/count_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.281ns  (logic 3.926ns (62.509%)  route 2.355ns (37.491%))
  Logic Levels:           18  (CARRY4=15 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.704     5.306    Counter_slave_1/RTClk/CLK
    SLICE_X3Y135         FDCE                                         r  Counter_slave_1/RTClk/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y135         FDCE (Prop_fdce_C_Q)         0.456     5.762 r  Counter_slave_1/RTClk/count_reg[2]/Q
                         net (fo=2, routed)           0.473     6.235    Counter_slave_1/RTClk/count_reg[2]
    SLICE_X4Y135         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.909 r  Counter_slave_1/RTClk/count2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.909    Counter_slave_1/RTClk/count2_carry_n_0
    SLICE_X4Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.023 r  Counter_slave_1/RTClk/count2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.023    Counter_slave_1/RTClk/count2_carry__0_n_0
    SLICE_X4Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.137 r  Counter_slave_1/RTClk/count2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.137    Counter_slave_1/RTClk/count2_carry__1_n_0
    SLICE_X4Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.251 r  Counter_slave_1/RTClk/count2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.251    Counter_slave_1/RTClk/count2_carry__2_n_0
    SLICE_X4Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.365 r  Counter_slave_1/RTClk/count2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.365    Counter_slave_1/RTClk/count2_carry__3_n_0
    SLICE_X4Y140         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.479 r  Counter_slave_1/RTClk/count2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.479    Counter_slave_1/RTClk/count2_carry__4_n_0
    SLICE_X4Y141         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.593 r  Counter_slave_1/RTClk/count2_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.593    Counter_slave_1/RTClk/count2_carry__5_n_0
    SLICE_X4Y142         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.815 r  Counter_slave_1/RTClk/count2_carry__6/O[0]
                         net (fo=1, routed)           0.575     8.390    Counter_slave_1/RTClk/count2[29]
    SLICE_X5Y140         LUT4 (Prop_lut4_I1_O)        0.299     8.689 r  Counter_slave_1/RTClk/seconds_counter[5]_i_8/O
                         net (fo=1, routed)           0.151     8.840    Counter_slave_1/RTClk/seconds_counter[5]_i_8_n_0
    SLICE_X5Y140         LUT5 (Prop_lut5_I4_O)        0.124     8.964 f  Counter_slave_1/RTClk/seconds_counter[5]_i_4/O
                         net (fo=33, routed)          1.156    10.120    Counter_slave_1/RTClk/seconds_counter[5]_i_4_n_0
    SLICE_X3Y135         LUT5 (Prop_lut5_I3_O)        0.124    10.244 r  Counter_slave_1/RTClk/count[0]_i_4/O
                         net (fo=1, routed)           0.000    10.244    Counter_slave_1/RTClk/count[0]_i_4_n_0
    SLICE_X3Y135         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.794 r  Counter_slave_1/RTClk/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.794    Counter_slave_1/RTClk/count_reg[0]_i_1_n_0
    SLICE_X3Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.908 r  Counter_slave_1/RTClk/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.908    Counter_slave_1/RTClk/count_reg[4]_i_1_n_0
    SLICE_X3Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.022 r  Counter_slave_1/RTClk/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.022    Counter_slave_1/RTClk/count_reg[8]_i_1_n_0
    SLICE_X3Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.136 r  Counter_slave_1/RTClk/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.136    Counter_slave_1/RTClk/count_reg[12]_i_1_n_0
    SLICE_X3Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.250 r  Counter_slave_1/RTClk/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.250    Counter_slave_1/RTClk/count_reg[16]_i_1_n_0
    SLICE_X3Y140         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.364 r  Counter_slave_1/RTClk/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.364    Counter_slave_1/RTClk/count_reg[20]_i_1_n_0
    SLICE_X3Y141         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.587 r  Counter_slave_1/RTClk/count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.587    Counter_slave_1/RTClk/count_reg[24]_i_1_n_7
    SLICE_X3Y141         FDCE                                         r  Counter_slave_1/RTClk/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.588    15.010    Counter_slave_1/RTClk/CLK
    SLICE_X3Y141         FDCE                                         r  Counter_slave_1/RTClk/count_reg[24]/C
                         clock pessimism              0.275    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X3Y141         FDCE (Setup_fdce_C_D)        0.062    15.312    Counter_slave_1/RTClk/count_reg[24]
  -------------------------------------------------------------------
                         required time                         15.312    
                         arrival time                         -11.587    
  -------------------------------------------------------------------
                         slack                                  3.725    

Slack (MET) :             3.727ns  (required time - arrival time)
  Source:                 Counter_slave_1/RTClk/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_slave_1/RTClk/count_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.278ns  (logic 3.923ns (62.491%)  route 2.355ns (37.509%))
  Logic Levels:           17  (CARRY4=14 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.704     5.306    Counter_slave_1/RTClk/CLK
    SLICE_X3Y135         FDCE                                         r  Counter_slave_1/RTClk/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y135         FDCE (Prop_fdce_C_Q)         0.456     5.762 r  Counter_slave_1/RTClk/count_reg[2]/Q
                         net (fo=2, routed)           0.473     6.235    Counter_slave_1/RTClk/count_reg[2]
    SLICE_X4Y135         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.909 r  Counter_slave_1/RTClk/count2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.909    Counter_slave_1/RTClk/count2_carry_n_0
    SLICE_X4Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.023 r  Counter_slave_1/RTClk/count2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.023    Counter_slave_1/RTClk/count2_carry__0_n_0
    SLICE_X4Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.137 r  Counter_slave_1/RTClk/count2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.137    Counter_slave_1/RTClk/count2_carry__1_n_0
    SLICE_X4Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.251 r  Counter_slave_1/RTClk/count2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.251    Counter_slave_1/RTClk/count2_carry__2_n_0
    SLICE_X4Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.365 r  Counter_slave_1/RTClk/count2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.365    Counter_slave_1/RTClk/count2_carry__3_n_0
    SLICE_X4Y140         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.479 r  Counter_slave_1/RTClk/count2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.479    Counter_slave_1/RTClk/count2_carry__4_n_0
    SLICE_X4Y141         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.593 r  Counter_slave_1/RTClk/count2_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.593    Counter_slave_1/RTClk/count2_carry__5_n_0
    SLICE_X4Y142         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.815 r  Counter_slave_1/RTClk/count2_carry__6/O[0]
                         net (fo=1, routed)           0.575     8.390    Counter_slave_1/RTClk/count2[29]
    SLICE_X5Y140         LUT4 (Prop_lut4_I1_O)        0.299     8.689 r  Counter_slave_1/RTClk/seconds_counter[5]_i_8/O
                         net (fo=1, routed)           0.151     8.840    Counter_slave_1/RTClk/seconds_counter[5]_i_8_n_0
    SLICE_X5Y140         LUT5 (Prop_lut5_I4_O)        0.124     8.964 f  Counter_slave_1/RTClk/seconds_counter[5]_i_4/O
                         net (fo=33, routed)          1.156    10.120    Counter_slave_1/RTClk/seconds_counter[5]_i_4_n_0
    SLICE_X3Y135         LUT5 (Prop_lut5_I3_O)        0.124    10.244 r  Counter_slave_1/RTClk/count[0]_i_4/O
                         net (fo=1, routed)           0.000    10.244    Counter_slave_1/RTClk/count[0]_i_4_n_0
    SLICE_X3Y135         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.794 r  Counter_slave_1/RTClk/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.794    Counter_slave_1/RTClk/count_reg[0]_i_1_n_0
    SLICE_X3Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.908 r  Counter_slave_1/RTClk/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.908    Counter_slave_1/RTClk/count_reg[4]_i_1_n_0
    SLICE_X3Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.022 r  Counter_slave_1/RTClk/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.022    Counter_slave_1/RTClk/count_reg[8]_i_1_n_0
    SLICE_X3Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.136 r  Counter_slave_1/RTClk/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.136    Counter_slave_1/RTClk/count_reg[12]_i_1_n_0
    SLICE_X3Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.250 r  Counter_slave_1/RTClk/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.250    Counter_slave_1/RTClk/count_reg[16]_i_1_n_0
    SLICE_X3Y140         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.584 r  Counter_slave_1/RTClk/count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.584    Counter_slave_1/RTClk/count_reg[20]_i_1_n_6
    SLICE_X3Y140         FDCE                                         r  Counter_slave_1/RTClk/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.587    15.009    Counter_slave_1/RTClk/CLK
    SLICE_X3Y140         FDCE                                         r  Counter_slave_1/RTClk/count_reg[21]/C
                         clock pessimism              0.275    15.284    
                         clock uncertainty           -0.035    15.249    
    SLICE_X3Y140         FDCE (Setup_fdce_C_D)        0.062    15.311    Counter_slave_1/RTClk/count_reg[21]
  -------------------------------------------------------------------
                         required time                         15.311    
                         arrival time                         -11.584    
  -------------------------------------------------------------------
                         slack                                  3.727    

Slack (MET) :             3.748ns  (required time - arrival time)
  Source:                 Counter_slave_1/RTClk/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_slave_1/RTClk/count_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.257ns  (logic 3.902ns (62.365%)  route 2.355ns (37.635%))
  Logic Levels:           17  (CARRY4=14 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.704     5.306    Counter_slave_1/RTClk/CLK
    SLICE_X3Y135         FDCE                                         r  Counter_slave_1/RTClk/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y135         FDCE (Prop_fdce_C_Q)         0.456     5.762 r  Counter_slave_1/RTClk/count_reg[2]/Q
                         net (fo=2, routed)           0.473     6.235    Counter_slave_1/RTClk/count_reg[2]
    SLICE_X4Y135         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.909 r  Counter_slave_1/RTClk/count2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.909    Counter_slave_1/RTClk/count2_carry_n_0
    SLICE_X4Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.023 r  Counter_slave_1/RTClk/count2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.023    Counter_slave_1/RTClk/count2_carry__0_n_0
    SLICE_X4Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.137 r  Counter_slave_1/RTClk/count2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.137    Counter_slave_1/RTClk/count2_carry__1_n_0
    SLICE_X4Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.251 r  Counter_slave_1/RTClk/count2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.251    Counter_slave_1/RTClk/count2_carry__2_n_0
    SLICE_X4Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.365 r  Counter_slave_1/RTClk/count2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.365    Counter_slave_1/RTClk/count2_carry__3_n_0
    SLICE_X4Y140         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.479 r  Counter_slave_1/RTClk/count2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.479    Counter_slave_1/RTClk/count2_carry__4_n_0
    SLICE_X4Y141         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.593 r  Counter_slave_1/RTClk/count2_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.593    Counter_slave_1/RTClk/count2_carry__5_n_0
    SLICE_X4Y142         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.815 r  Counter_slave_1/RTClk/count2_carry__6/O[0]
                         net (fo=1, routed)           0.575     8.390    Counter_slave_1/RTClk/count2[29]
    SLICE_X5Y140         LUT4 (Prop_lut4_I1_O)        0.299     8.689 r  Counter_slave_1/RTClk/seconds_counter[5]_i_8/O
                         net (fo=1, routed)           0.151     8.840    Counter_slave_1/RTClk/seconds_counter[5]_i_8_n_0
    SLICE_X5Y140         LUT5 (Prop_lut5_I4_O)        0.124     8.964 f  Counter_slave_1/RTClk/seconds_counter[5]_i_4/O
                         net (fo=33, routed)          1.156    10.120    Counter_slave_1/RTClk/seconds_counter[5]_i_4_n_0
    SLICE_X3Y135         LUT5 (Prop_lut5_I3_O)        0.124    10.244 r  Counter_slave_1/RTClk/count[0]_i_4/O
                         net (fo=1, routed)           0.000    10.244    Counter_slave_1/RTClk/count[0]_i_4_n_0
    SLICE_X3Y135         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.794 r  Counter_slave_1/RTClk/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.794    Counter_slave_1/RTClk/count_reg[0]_i_1_n_0
    SLICE_X3Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.908 r  Counter_slave_1/RTClk/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.908    Counter_slave_1/RTClk/count_reg[4]_i_1_n_0
    SLICE_X3Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.022 r  Counter_slave_1/RTClk/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.022    Counter_slave_1/RTClk/count_reg[8]_i_1_n_0
    SLICE_X3Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.136 r  Counter_slave_1/RTClk/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.136    Counter_slave_1/RTClk/count_reg[12]_i_1_n_0
    SLICE_X3Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.250 r  Counter_slave_1/RTClk/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.250    Counter_slave_1/RTClk/count_reg[16]_i_1_n_0
    SLICE_X3Y140         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.563 r  Counter_slave_1/RTClk/count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.563    Counter_slave_1/RTClk/count_reg[20]_i_1_n_4
    SLICE_X3Y140         FDCE                                         r  Counter_slave_1/RTClk/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.587    15.009    Counter_slave_1/RTClk/CLK
    SLICE_X3Y140         FDCE                                         r  Counter_slave_1/RTClk/count_reg[23]/C
                         clock pessimism              0.275    15.284    
                         clock uncertainty           -0.035    15.249    
    SLICE_X3Y140         FDCE (Setup_fdce_C_D)        0.062    15.311    Counter_slave_1/RTClk/count_reg[23]
  -------------------------------------------------------------------
                         required time                         15.311    
                         arrival time                         -11.563    
  -------------------------------------------------------------------
                         slack                                  3.748    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 Display_master_1/I_I2CMASTER_0/shift_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display_master_1/I_I2CMASTER_0/shift_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.186ns (73.160%)  route 0.068ns (26.840%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.603     1.522    Display_master_1/I_I2CMASTER_0/CLK
    SLICE_X7Y96          FDCE                                         r  Display_master_1/I_I2CMASTER_0/shift_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y96          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  Display_master_1/I_I2CMASTER_0/shift_reg[1]/Q
                         net (fo=2, routed)           0.068     1.732    Display_master_1/I_I2CMASTER_0/shift[1]
    SLICE_X6Y96          LUT6 (Prop_lut6_I4_O)        0.045     1.777 r  Display_master_1/I_I2CMASTER_0/shift[2]_i_1/O
                         net (fo=1, routed)           0.000     1.777    Display_master_1/I_I2CMASTER_0/p_2_in[2]
    SLICE_X6Y96          FDCE                                         r  Display_master_1/I_I2CMASTER_0/shift_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.874     2.039    Display_master_1/I_I2CMASTER_0/CLK
    SLICE_X6Y96          FDCE                                         r  Display_master_1/I_I2CMASTER_0/shift_reg[2]/C
                         clock pessimism             -0.503     1.535    
    SLICE_X6Y96          FDCE (Hold_fdce_C_D)         0.120     1.655    Display_master_1/I_I2CMASTER_0/shift_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 Counter_slave_1/RTClk/seconds_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_slave_1/RTClk/seconds_counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.307%)  route 0.103ns (35.693%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.593     1.512    Counter_slave_1/RTClk/CLK
    SLICE_X7Y136         FDCE                                         r  Counter_slave_1/RTClk/seconds_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y136         FDCE (Prop_fdce_C_Q)         0.141     1.653 r  Counter_slave_1/RTClk/seconds_counter_reg[3]/Q
                         net (fo=5, routed)           0.103     1.757    Counter_slave_1/RTClk/Q[3]
    SLICE_X6Y136         LUT6 (Prop_lut6_I1_O)        0.045     1.802 r  Counter_slave_1/RTClk/seconds_counter[5]_i_2/O
                         net (fo=1, routed)           0.000     1.802    Counter_slave_1/RTClk/p_0_in__0[5]
    SLICE_X6Y136         FDCE                                         r  Counter_slave_1/RTClk/seconds_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.862     2.028    Counter_slave_1/RTClk/CLK
    SLICE_X6Y136         FDCE                                         r  Counter_slave_1/RTClk/seconds_counter_reg[5]/C
                         clock pessimism             -0.502     1.525    
    SLICE_X6Y136         FDCE (Hold_fdce_C_D)         0.121     1.646    Counter_slave_1/RTClk/seconds_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 Display_master_1/I_I2CMASTER_0/shift_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display_master_1/I_I2CMASTER_0/DOUT_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.532%)  route 0.121ns (39.468%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.603     1.522    Display_master_1/I_I2CMASTER_0/CLK
    SLICE_X7Y96          FDCE                                         r  Display_master_1/I_I2CMASTER_0/shift_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y96          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  Display_master_1/I_I2CMASTER_0/shift_reg[1]/Q
                         net (fo=2, routed)           0.121     1.785    Display_master_1/I_I2CMASTER_0/shift[1]
    SLICE_X6Y95          LUT5 (Prop_lut5_I0_O)        0.045     1.830 r  Display_master_1/I_I2CMASTER_0/DOUT[1]_i_1/O
                         net (fo=1, routed)           0.000     1.830    Display_master_1/I_I2CMASTER_0/DOUT[1]_i_1_n_0
    SLICE_X6Y95          FDCE                                         r  Display_master_1/I_I2CMASTER_0/DOUT_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.874     2.039    Display_master_1/I_I2CMASTER_0/CLK
    SLICE_X6Y95          FDCE                                         r  Display_master_1/I_I2CMASTER_0/DOUT_reg[1]/C
                         clock pessimism             -0.500     1.538    
    SLICE_X6Y95          FDCE (Hold_fdce_C_D)         0.120     1.658    Display_master_1/I_I2CMASTER_0/DOUT_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 Display_master_1/I_I2CMASTER_0/next_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display_master_1/I_I2CMASTER_0/state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.775%)  route 0.097ns (34.225%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.604     1.523    Display_master_1/I_I2CMASTER_0/CLK
    SLICE_X4Y97          FDRE                                         r  Display_master_1/I_I2CMASTER_0/next_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y97          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  Display_master_1/I_I2CMASTER_0/next_state_reg[3]/Q
                         net (fo=2, routed)           0.097     1.761    Display_master_1/I_I2CMASTER_0/next_state[3]
    SLICE_X5Y97          LUT6 (Prop_lut6_I3_O)        0.045     1.806 r  Display_master_1/I_I2CMASTER_0/state[3]_i_1/O
                         net (fo=1, routed)           0.000     1.806    Display_master_1/I_I2CMASTER_0/state[3]_i_1_n_0
    SLICE_X5Y97          FDCE                                         r  Display_master_1/I_I2CMASTER_0/state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.875     2.040    Display_master_1/I_I2CMASTER_0/CLK
    SLICE_X5Y97          FDCE                                         r  Display_master_1/I_I2CMASTER_0/state_reg[3]/C
                         clock pessimism             -0.503     1.536    
    SLICE_X5Y97          FDCE (Hold_fdce_C_D)         0.091     1.627    Display_master_1/I_I2CMASTER_0/state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 Display_master_1/I_I2CMASTER_0/sda_in_q_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display_master_1/I_I2CMASTER_0/sda_in_qq_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.873%)  route 0.126ns (47.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.597     1.516    Display_master_1/I_I2CMASTER_0/CLK
    SLICE_X4Y103         FDPE                                         r  Display_master_1/I_I2CMASTER_0/sda_in_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y103         FDPE (Prop_fdpe_C_Q)         0.141     1.657 r  Display_master_1/I_I2CMASTER_0/sda_in_q_reg/Q
                         net (fo=1, routed)           0.126     1.783    Display_master_1/I_I2CMASTER_0/sda_in_q
    SLICE_X4Y101         FDPE                                         r  Display_master_1/I_I2CMASTER_0/sda_in_qq_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.868     2.034    Display_master_1/I_I2CMASTER_0/CLK
    SLICE_X4Y101         FDPE                                         r  Display_master_1/I_I2CMASTER_0/sda_in_qq_reg/C
                         clock pessimism             -0.500     1.533    
    SLICE_X4Y101         FDPE (Hold_fdpe_C_D)         0.070     1.603    Display_master_1/I_I2CMASTER_0/sda_in_qq_reg
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 Counter_slave_1/RTClk/seconds_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_slave_1/RTClk/seconds_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.209ns (68.852%)  route 0.095ns (31.148%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.593     1.512    Counter_slave_1/RTClk/CLK
    SLICE_X6Y136         FDCE                                         r  Counter_slave_1/RTClk/seconds_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y136         FDCE (Prop_fdce_C_Q)         0.164     1.676 f  Counter_slave_1/RTClk/seconds_counter_reg[5]/Q
                         net (fo=5, routed)           0.095     1.771    Counter_slave_1/RTClk/Q[5]
    SLICE_X7Y136         LUT6 (Prop_lut6_I2_O)        0.045     1.816 r  Counter_slave_1/RTClk/seconds_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.816    Counter_slave_1/RTClk/p_0_in__0[2]
    SLICE_X7Y136         FDCE                                         r  Counter_slave_1/RTClk/seconds_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.862     2.028    Counter_slave_1/RTClk/CLK
    SLICE_X7Y136         FDCE                                         r  Counter_slave_1/RTClk/seconds_counter_reg[2]/C
                         clock pessimism             -0.502     1.525    
    SLICE_X7Y136         FDCE (Hold_fdce_C_D)         0.092     1.617    Counter_slave_1/RTClk/seconds_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 Display_master_1/I_I2CMASTER_0/DOUT_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display_master_1/Data_OUT_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.575     1.494    Display_master_1/I_I2CMASTER_0/CLK
    SLICE_X8Y96          FDCE                                         r  Display_master_1/I_I2CMASTER_0/DOUT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y96          FDCE (Prop_fdce_C_Q)         0.164     1.658 r  Display_master_1/I_I2CMASTER_0/DOUT_reg[4]/Q
                         net (fo=1, routed)           0.110     1.768    Display_master_1/DOUT[4]
    SLICE_X8Y95          FDCE                                         r  Display_master_1/Data_OUT_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.846     2.011    Display_master_1/CLK
    SLICE_X8Y95          FDCE                                         r  Display_master_1/Data_OUT_reg[4]/C
                         clock pessimism             -0.500     1.510    
    SLICE_X8Y95          FDCE (Hold_fdce_C_D)         0.059     1.569    Display_master_1/Data_OUT_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 Counter_slave_1/I_I2CITF/start_cond_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_slave_1/I_I2CITF/state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.064%)  route 0.193ns (50.936%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.596     1.515    Counter_slave_1/I_I2CITF/CLK
    SLICE_X5Y140         FDCE                                         r  Counter_slave_1/I_I2CITF/start_cond_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y140         FDCE (Prop_fdce_C_Q)         0.141     1.656 f  Counter_slave_1/I_I2CITF/start_cond_reg/Q
                         net (fo=8, routed)           0.193     1.850    Counter_slave_1/I_I2CITF/start_cond
    SLICE_X2Y139         LUT3 (Prop_lut3_I1_O)        0.045     1.895 r  Counter_slave_1/I_I2CITF/state[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.895    Counter_slave_1/I_I2CITF/state[2]_i_1__0_n_0
    SLICE_X2Y139         FDCE                                         r  Counter_slave_1/I_I2CITF/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.869     2.034    Counter_slave_1/I_I2CITF/CLK
    SLICE_X2Y139         FDCE                                         r  Counter_slave_1/I_I2CITF/state_reg[2]/C
                         clock pessimism             -0.479     1.554    
    SLICE_X2Y139         FDCE (Hold_fdce_C_D)         0.121     1.675    Counter_slave_1/I_I2CITF/state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 Display_master_1/I_I2CMASTER_0/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display_master_1/I_I2CMASTER_0/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.189ns (55.871%)  route 0.149ns (44.128%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.605     1.524    Display_master_1/I_I2CMASTER_0/CLK
    SLICE_X3Y98          FDCE                                         r  Display_master_1/I_I2CMASTER_0/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y98          FDCE (Prop_fdce_C_Q)         0.141     1.665 r  Display_master_1/I_I2CMASTER_0/counter_reg[1]/Q
                         net (fo=3, routed)           0.149     1.815    Display_master_1/I_I2CMASTER_0/counter_reg_n_0_[1]
    SLICE_X3Y98          LUT5 (Prop_lut5_I1_O)        0.048     1.863 r  Display_master_1/I_I2CMASTER_0/counter[3]_i_2/O
                         net (fo=1, routed)           0.000     1.863    Display_master_1/I_I2CMASTER_0/counter[3]_i_2_n_0
    SLICE_X3Y98          FDCE                                         r  Display_master_1/I_I2CMASTER_0/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.878     2.043    Display_master_1/I_I2CMASTER_0/CLK
    SLICE_X3Y98          FDCE                                         r  Display_master_1/I_I2CMASTER_0/counter_reg[3]/C
                         clock pessimism             -0.518     1.524    
    SLICE_X3Y98          FDCE (Hold_fdce_C_D)         0.107     1.631    Display_master_1/I_I2CMASTER_0/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 Counter_slave_1/RTClk/seconds_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_slave_1/RTClk/seconds_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.496%)  route 0.143ns (43.504%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.593     1.512    Counter_slave_1/RTClk/CLK
    SLICE_X7Y136         FDCE                                         r  Counter_slave_1/RTClk/seconds_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y136         FDCE (Prop_fdce_C_Q)         0.141     1.653 r  Counter_slave_1/RTClk/seconds_counter_reg[3]/Q
                         net (fo=5, routed)           0.143     1.797    Counter_slave_1/RTClk/Q[3]
    SLICE_X7Y136         LUT6 (Prop_lut6_I4_O)        0.045     1.842 r  Counter_slave_1/RTClk/seconds_counter[4]_i_1/O
                         net (fo=1, routed)           0.000     1.842    Counter_slave_1/RTClk/p_0_in__0[4]
    SLICE_X7Y136         FDCE                                         r  Counter_slave_1/RTClk/seconds_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.862     2.028    Counter_slave_1/RTClk/CLK
    SLICE_X7Y136         FDCE                                         r  Counter_slave_1/RTClk/seconds_counter_reg[4]/C
                         clock pessimism             -0.515     1.512    
    SLICE_X7Y136         FDCE (Hold_fdce_C_D)         0.092     1.604    Counter_slave_1/RTClk/seconds_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.237    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X2Y137    Counter_slave_1/I_I2CITF/SDA_OUT_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y140    Counter_slave_1/I_I2CITF/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y141    Counter_slave_1/I_I2CITF/counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y141    Counter_slave_1/I_I2CITF/counter_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y139    Counter_slave_1/I_I2CITF/next_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y139    Counter_slave_1/I_I2CITF/next_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y139    Counter_slave_1/I_I2CITF/next_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y139    Counter_slave_1/I_I2CITF/next_state_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y138    Counter_slave_1/I_I2CITF/operation_reg/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X2Y137    Counter_slave_1/I_I2CITF/SDA_OUT_reg/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X2Y137    Counter_slave_1/I_I2CITF/SDA_OUT_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y140    Counter_slave_1/I_I2CITF/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y140    Counter_slave_1/I_I2CITF/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y141    Counter_slave_1/I_I2CITF/counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y141    Counter_slave_1/I_I2CITF/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y141    Counter_slave_1/I_I2CITF/counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y141    Counter_slave_1/I_I2CITF/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y139    Counter_slave_1/I_I2CITF/next_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y139    Counter_slave_1/I_I2CITF/next_state_reg[0]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X2Y137    Counter_slave_1/I_I2CITF/SDA_OUT_reg/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X2Y137    Counter_slave_1/I_I2CITF/SDA_OUT_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y140    Counter_slave_1/I_I2CITF/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y140    Counter_slave_1/I_I2CITF/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y141    Counter_slave_1/I_I2CITF/counter_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y141    Counter_slave_1/I_I2CITF/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y141    Counter_slave_1/I_I2CITF/counter_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y141    Counter_slave_1/I_I2CITF/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y139    Counter_slave_1/I_I2CITF/next_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y139    Counter_slave_1/I_I2CITF/next_state_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            RST_confirm
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.995ns  (logic 5.048ns (72.161%)  route 1.947ns (27.839%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R7                                                0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    R7                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  RST_IBUF_inst/O
                         net (fo=133, routed)         1.947     3.451    RST_confirm_OBUF
    R8                   OBUF (Prop_obuf_I_O)         3.544     6.995 r  RST_confirm_OBUF_inst/O
                         net (fo=0)                   0.000     6.995    RST_confirm
    R8                                                                r  RST_confirm (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            RST_confirm
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.898ns  (logic 1.516ns (79.859%)  route 0.382ns (20.141%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R7                                                0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    R7                   IBUF (Prop_ibuf_I_O)         0.272     0.272 r  RST_IBUF_inst/O
                         net (fo=133, routed)         0.382     0.654    RST_confirm_OBUF
    R8                   OBUF (Prop_obuf_I_O)         1.244     1.898 r  RST_confirm_OBUF_inst/O
                         net (fo=0)                   0.000     1.898    RST_confirm
    R8                                                                r  RST_confirm (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Display_master_1/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.639ns  (logic 4.539ns (42.662%)  route 6.100ns (57.338%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.724     5.327    Display_master_1/CLK
    SLICE_X6Y93          FDCE                                         r  Display_master_1/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y93          FDCE (Prop_fdce_C_Q)         0.518     5.845 r  Display_master_1/refresh_counter_reg[18]/Q
                         net (fo=15, routed)          0.932     6.777    Display_master_1/LED_activating_counter[0]
    SLICE_X8Y93          LUT3 (Prop_lut3_I1_O)        0.150     6.927 r  Display_master_1/LED_out_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.009     7.936    Display_master_1/LED_out_OBUF[6]_inst_i_3_n_0
    SLICE_X9Y90          LUT6 (Prop_lut6_I5_O)        0.348     8.284 r  Display_master_1/LED_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.159    12.443    LED_out_OBUF[0]
    L6                   OBUF (Prop_obuf_I_O)         3.523    15.966 r  LED_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.966    LED_out[0]
    L6                                                                r  LED_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Display_master_1/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.532ns  (logic 4.539ns (43.098%)  route 5.993ns (56.902%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.724     5.327    Display_master_1/CLK
    SLICE_X6Y93          FDCE                                         r  Display_master_1/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y93          FDCE (Prop_fdce_C_Q)         0.518     5.845 r  Display_master_1/refresh_counter_reg[18]/Q
                         net (fo=15, routed)          0.932     6.777    Display_master_1/LED_activating_counter[0]
    SLICE_X8Y93          LUT3 (Prop_lut3_I1_O)        0.150     6.927 r  Display_master_1/LED_out_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.891     7.819    Display_master_1/LED_out_OBUF[6]_inst_i_3_n_0
    SLICE_X9Y93          LUT6 (Prop_lut6_I3_O)        0.348     8.167 r  Display_master_1/LED_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.169    12.335    LED_out_OBUF[2]
    K3                   OBUF (Prop_obuf_I_O)         3.523    15.858 r  LED_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.858    LED_out[2]
    K3                                                                r  LED_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Display_master_1/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.520ns  (logic 4.502ns (42.796%)  route 6.018ns (57.204%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.724     5.327    Display_master_1/CLK
    SLICE_X6Y93          FDCE                                         r  Display_master_1/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y93          FDCE (Prop_fdce_C_Q)         0.518     5.845 r  Display_master_1/refresh_counter_reg[18]/Q
                         net (fo=15, routed)          1.072     6.916    Display_master_1/LED_activating_counter[0]
    SLICE_X8Y92          LUT3 (Prop_lut3_I1_O)        0.146     7.062 r  Display_master_1/LED_out_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.758     7.821    Display_master_1/LED_out_OBUF[6]_inst_i_2_n_0
    SLICE_X9Y90          LUT6 (Prop_lut6_I0_O)        0.328     8.149 r  Display_master_1/LED_out_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.188    12.337    LED_out_OBUF[4]
    L5                   OBUF (Prop_obuf_I_O)         3.510    15.847 r  LED_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.847    LED_out[4]
    L5                                                                r  LED_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Display_master_1/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.424ns  (logic 4.549ns (43.641%)  route 5.875ns (56.359%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.724     5.327    Display_master_1/CLK
    SLICE_X6Y93          FDCE                                         r  Display_master_1/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y93          FDCE (Prop_fdce_C_Q)         0.518     5.845 r  Display_master_1/refresh_counter_reg[18]/Q
                         net (fo=15, routed)          0.932     6.777    Display_master_1/LED_activating_counter[0]
    SLICE_X8Y93          LUT3 (Prop_lut3_I1_O)        0.150     6.927 r  Display_master_1/LED_out_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.890     7.818    Display_master_1/LED_out_OBUF[6]_inst_i_3_n_0
    SLICE_X9Y93          LUT6 (Prop_lut6_I1_O)        0.348     8.166 r  Display_master_1/LED_out_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           4.052    12.217    LED_out_OBUF[5]
    N1                   OBUF (Prop_obuf_I_O)         3.533    15.750 r  LED_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.750    LED_out[5]
    N1                                                                r  LED_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Display_master_1/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.334ns  (logic 4.540ns (43.934%)  route 5.794ns (56.066%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.724     5.327    Display_master_1/CLK
    SLICE_X6Y93          FDCE                                         r  Display_master_1/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y93          FDCE (Prop_fdce_C_Q)         0.518     5.845 r  Display_master_1/refresh_counter_reg[18]/Q
                         net (fo=15, routed)          0.932     6.777    Display_master_1/LED_activating_counter[0]
    SLICE_X8Y93          LUT3 (Prop_lut3_I1_O)        0.150     6.927 r  Display_master_1/LED_out_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.011     7.938    Display_master_1/LED_out_OBUF[6]_inst_i_3_n_0
    SLICE_X9Y90          LUT6 (Prop_lut6_I5_O)        0.348     8.286 r  Display_master_1/LED_out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.851    12.136    LED_out_OBUF[3]
    L4                   OBUF (Prop_obuf_I_O)         3.524    15.660 r  LED_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.660    LED_out[3]
    L4                                                                r  LED_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Display_master_1/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.293ns  (logic 4.528ns (43.986%)  route 5.766ns (56.014%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.724     5.327    Display_master_1/CLK
    SLICE_X6Y93          FDCE                                         r  Display_master_1/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y93          FDCE (Prop_fdce_C_Q)         0.518     5.845 r  Display_master_1/refresh_counter_reg[18]/Q
                         net (fo=15, routed)          0.935     6.780    Display_master_1/LED_activating_counter[0]
    SLICE_X8Y93          LUT3 (Prop_lut3_I1_O)        0.150     6.930 r  Display_master_1/LED_out_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.848     7.778    Display_master_1/LED_out_OBUF[6]_inst_i_4_n_0
    SLICE_X9Y91          LUT6 (Prop_lut6_I4_O)        0.328     8.106 r  Display_master_1/LED_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.982    12.088    LED_out_OBUF[1]
    M2                   OBUF (Prop_obuf_I_O)         3.532    15.620 r  LED_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.620    LED_out[1]
    M2                                                                r  LED_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Display_master_1/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Anode_Activate[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.246ns  (logic 4.169ns (40.686%)  route 6.077ns (59.314%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.724     5.327    Display_master_1/CLK
    SLICE_X6Y93          FDCE                                         r  Display_master_1/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y93          FDCE (Prop_fdce_C_Q)         0.518     5.845 f  Display_master_1/refresh_counter_reg[19]/Q
                         net (fo=5, routed)           1.232     7.077    Display_master_1/LED_activating_counter[1]
    SLICE_X8Y90          LUT2 (Prop_lut2_I0_O)        0.124     7.201 r  Display_master_1/Anode_Activate_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.845    12.046    Anode_Activate_OBUF[0]
    N6                   OBUF (Prop_obuf_I_O)         3.527    15.572 r  Anode_Activate_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.572    Anode_Activate[0]
    N6                                                                r  Anode_Activate[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Display_master_1/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.157ns  (logic 4.518ns (44.483%)  route 5.639ns (55.517%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.724     5.327    Display_master_1/CLK
    SLICE_X6Y93          FDCE                                         r  Display_master_1/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y93          FDCE (Prop_fdce_C_Q)         0.518     5.845 r  Display_master_1/refresh_counter_reg[18]/Q
                         net (fo=15, routed)          0.935     6.780    Display_master_1/LED_activating_counter[0]
    SLICE_X8Y93          LUT3 (Prop_lut3_I1_O)        0.150     6.930 r  Display_master_1/LED_out_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.689     7.619    Display_master_1/LED_out_OBUF[6]_inst_i_4_n_0
    SLICE_X9Y93          LUT6 (Prop_lut6_I5_O)        0.328     7.947 r  Display_master_1/LED_out_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.015    11.962    LED_out_OBUF[6]
    L3                   OBUF (Prop_obuf_I_O)         3.522    15.484 r  LED_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.484    LED_out[6]
    L3                                                                r  LED_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Display_master_1/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Anode_Activate[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.973ns  (logic 4.173ns (41.844%)  route 5.800ns (58.156%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.724     5.327    Display_master_1/CLK
    SLICE_X6Y93          FDCE                                         r  Display_master_1/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y93          FDCE (Prop_fdce_C_Q)         0.518     5.845 f  Display_master_1/refresh_counter_reg[19]/Q
                         net (fo=5, routed)           0.942     6.787    Display_master_1/LED_activating_counter[1]
    SLICE_X8Y93          LUT2 (Prop_lut2_I1_O)        0.124     6.911 r  Display_master_1/Anode_Activate_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.858    11.768    Anode_Activate_OBUF[1]
    M6                   OBUF (Prop_obuf_I_O)         3.531    15.299 r  Anode_Activate_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.299    Anode_Activate[1]
    M6                                                                r  Anode_Activate[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Display_master_1/I_I2CMASTER_0/DATA_VALID_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_VALID
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.845ns  (logic 4.008ns (40.710%)  route 5.837ns (59.290%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.724     5.327    Display_master_1/I_I2CMASTER_0/CLK
    SLICE_X4Y96          FDCE                                         r  Display_master_1/I_I2CMASTER_0/DATA_VALID_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y96          FDCE (Prop_fdce_C_Q)         0.456     5.783 r  Display_master_1/I_I2CMASTER_0/DATA_VALID_reg/Q
                         net (fo=10, routed)          5.837    11.620    DATA_VALID_OBUF
    T8                   OBUF (Prop_obuf_I_O)         3.552    15.172 r  DATA_VALID_OBUF_inst/O
                         net (fo=0)                   0.000    15.172    DATA_VALID
    T8                                                                r  DATA_VALID (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Counter_slave_1/I_I2CITF/SDA_OUT_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SDA_S
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.594ns  (logic 0.988ns (61.983%)  route 0.606ns (38.017%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.595     1.514    Counter_slave_1/I_I2CITF/CLK
    SLICE_X2Y137         FDPE                                         r  Counter_slave_1/I_I2CITF/SDA_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y137         FDPE (Prop_fdpe_C_Q)         0.164     1.678 r  Counter_slave_1/I_I2CITF/SDA_OUT_reg/Q
                         net (fo=2, routed)           0.606     2.284    SDA_S_IOBUF_inst/T
    F14                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.108 r  SDA_S_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.108    SDA_S
    F14                                                               r  SDA_S (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Display_master_1/I_I2CMASTER_0/SCL_OUT_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCL_M
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.822ns  (logic 0.965ns (52.961%)  route 0.857ns (47.039%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.604     1.523    Display_master_1/I_I2CMASTER_0/CLK
    SLICE_X5Y99          FDPE                                         r  Display_master_1/I_I2CMASTER_0/SCL_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDPE (Prop_fdpe_C_Q)         0.141     1.664 r  Display_master_1/I_I2CMASTER_0/SCL_OUT_reg/Q
                         net (fo=2, routed)           0.857     2.521    SCL_M_TRI
    D17                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.345 r  SCL_M_OBUFT_inst/O
                         net (fo=0)                   0.000     3.345    SCL_M
    D17                                                               r  SCL_M (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Display_master_1/I_I2CMASTER_0/SDA_OUT_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SDA_M
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.904ns  (logic 0.988ns (51.901%)  route 0.916ns (48.099%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.605     1.524    Display_master_1/I_I2CMASTER_0/CLK
    SLICE_X2Y98          FDPE                                         r  Display_master_1/I_I2CMASTER_0/SDA_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDPE (Prop_fdpe_C_Q)         0.164     1.688 r  Display_master_1/I_I2CMASTER_0/SDA_OUT_reg/Q
                         net (fo=2, routed)           0.916     2.604    SDA_M_IOBUF_inst/T
    E17                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.428 r  SDA_M_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.428    SDA_M
    E17                                                               r  SDA_M (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Display_master_1/Data_OUT_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.078ns  (logic 1.409ns (45.775%)  route 1.669ns (54.225%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.575     1.494    Display_master_1/CLK
    SLICE_X9Y93          FDCE                                         r  Display_master_1/Data_OUT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y93          FDCE (Prop_fdce_C_Q)         0.141     1.635 r  Display_master_1/Data_OUT_reg[0]/Q
                         net (fo=7, routed)           0.171     1.806    Display_master_1/Data_OUT[0]
    SLICE_X9Y93          LUT6 (Prop_lut6_I4_O)        0.045     1.851 r  Display_master_1/LED_out_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.499     3.350    LED_out_OBUF[6]
    L3                   OBUF (Prop_obuf_I_O)         1.223     4.573 r  LED_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.573    LED_out[6]
    L3                                                                r  LED_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Display_master_1/Data_OUT_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.131ns  (logic 1.420ns (45.345%)  route 1.711ns (54.655%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.575     1.494    Display_master_1/CLK
    SLICE_X9Y93          FDCE                                         r  Display_master_1/Data_OUT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y93          FDCE (Prop_fdce_C_Q)         0.141     1.635 r  Display_master_1/Data_OUT_reg[0]/Q
                         net (fo=7, routed)           0.193     1.829    Display_master_1/Data_OUT[0]
    SLICE_X9Y93          LUT6 (Prop_lut6_I3_O)        0.045     1.874 r  Display_master_1/LED_out_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.518     3.392    LED_out_OBUF[5]
    N1                   OBUF (Prop_obuf_I_O)         1.234     4.626 r  LED_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.626    LED_out[5]
    N1                                                                r  LED_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Display_master_1/Data_OUT_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.156ns  (logic 1.410ns (44.670%)  route 1.746ns (55.330%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.575     1.494    Display_master_1/CLK
    SLICE_X9Y93          FDCE                                         r  Display_master_1/Data_OUT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y93          FDCE (Prop_fdce_C_Q)         0.141     1.635 r  Display_master_1/Data_OUT_reg[0]/Q
                         net (fo=7, routed)           0.191     1.827    Display_master_1/Data_OUT[0]
    SLICE_X9Y93          LUT6 (Prop_lut6_I0_O)        0.045     1.872 r  Display_master_1/LED_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.555     3.427    LED_out_OBUF[2]
    K3                   OBUF (Prop_obuf_I_O)         1.224     4.650 r  LED_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.650    LED_out[2]
    K3                                                                r  LED_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Display_master_1/Data_OUT_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.207ns  (logic 1.419ns (44.233%)  route 1.788ns (55.767%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.575     1.494    Display_master_1/CLK
    SLICE_X9Y93          FDCE                                         r  Display_master_1/Data_OUT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y93          FDCE (Prop_fdce_C_Q)         0.141     1.635 r  Display_master_1/Data_OUT_reg[0]/Q
                         net (fo=7, routed)           0.308     1.944    Display_master_1/Data_OUT[0]
    SLICE_X9Y91          LUT6 (Prop_lut6_I3_O)        0.045     1.989 r  Display_master_1/LED_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.480     3.469    LED_out_OBUF[1]
    M2                   OBUF (Prop_obuf_I_O)         1.233     4.701 r  LED_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.701    LED_out[1]
    M2                                                                r  LED_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Display_master_1/Data_OUT_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.212ns  (logic 1.411ns (43.929%)  route 1.801ns (56.071%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.575     1.494    Display_master_1/CLK
    SLICE_X9Y93          FDCE                                         r  Display_master_1/Data_OUT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y93          FDCE (Prop_fdce_C_Q)         0.141     1.635 r  Display_master_1/Data_OUT_reg[0]/Q
                         net (fo=7, routed)           0.381     2.017    Display_master_1/Data_OUT[0]
    SLICE_X9Y90          LUT6 (Prop_lut6_I3_O)        0.045     2.062 r  Display_master_1/LED_out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.420     3.481    LED_out_OBUF[3]
    L4                   OBUF (Prop_obuf_I_O)         1.225     4.706 r  LED_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.706    LED_out[3]
    L4                                                                r  LED_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Display_master_1/Data_OUT_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.339ns  (logic 1.410ns (42.219%)  route 1.930ns (57.781%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.575     1.494    Display_master_1/CLK
    SLICE_X9Y93          FDCE                                         r  Display_master_1/Data_OUT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y93          FDCE (Prop_fdce_C_Q)         0.141     1.635 r  Display_master_1/Data_OUT_reg[0]/Q
                         net (fo=7, routed)           0.379     2.015    Display_master_1/Data_OUT[0]
    SLICE_X9Y90          LUT6 (Prop_lut6_I3_O)        0.045     2.060 r  Display_master_1/LED_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.550     3.610    LED_out_OBUF[0]
    L6                   OBUF (Prop_obuf_I_O)         1.224     4.834 r  LED_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.834    LED_out[0]
    L6                                                                r  LED_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Display_master_1/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Anode_Activate[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.353ns  (logic 1.437ns (42.858%)  route 1.916ns (57.142%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.603     1.522    Display_master_1/CLK
    SLICE_X6Y93          FDCE                                         r  Display_master_1/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y93          FDCE (Prop_fdce_C_Q)         0.164     1.686 r  Display_master_1/refresh_counter_reg[19]/Q
                         net (fo=5, routed)           0.402     2.088    Display_master_1/LED_activating_counter[1]
    SLICE_X8Y93          LUT2 (Prop_lut2_I0_O)        0.045     2.133 r  Display_master_1/Anode_Activate_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.514     3.647    Anode_Activate_OBUF[2]
    M3                   OBUF (Prop_obuf_I_O)         1.228     4.875 r  Anode_Activate_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.875    Anode_Activate[2]
    M3                                                                r  Anode_Activate[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           174 Endpoints
Min Delay           174 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            Counter_slave_1/I_I2CITF/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.864ns  (logic 1.902ns (16.032%)  route 9.962ns (83.968%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        5.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R7                                                0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    R7                   IBUF (Prop_ibuf_I_O)         1.504     1.504 f  RST_IBUF_inst/O
                         net (fo=133, routed)         8.215     9.719    Counter_slave_1/I_I2CITF/RST_confirm_OBUF
    SLICE_X1Y139         LUT3 (Prop_lut3_I2_O)        0.124     9.843 r  Counter_slave_1/I_I2CITF/next_state[3]_i_3/O
                         net (fo=4, routed)           0.696    10.539    Counter_slave_1/I_I2CITF/next_state[3]_i_3_n_0
    SLICE_X2Y140         LUT6 (Prop_lut6_I4_O)        0.124    10.663 r  Counter_slave_1/I_I2CITF/counter[2]_i_2/O
                         net (fo=3, routed)           1.050    11.714    Counter_slave_1/I_I2CITF/counter0
    SLICE_X2Y141         LUT5 (Prop_lut5_I1_O)        0.150    11.864 r  Counter_slave_1/I_I2CITF/counter[2]_i_1__1/O
                         net (fo=1, routed)           0.000    11.864    Counter_slave_1/I_I2CITF/counter[2]_i_1__1_n_0
    SLICE_X2Y141         FDRE                                         r  Counter_slave_1/I_I2CITF/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.588     5.010    Counter_slave_1/I_I2CITF/CLK
    SLICE_X2Y141         FDRE                                         r  Counter_slave_1/I_I2CITF/counter_reg[2]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            Counter_slave_1/I_I2CITF/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.838ns  (logic 1.876ns (15.848%)  route 9.962ns (84.152%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        5.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R7                                                0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    R7                   IBUF (Prop_ibuf_I_O)         1.504     1.504 f  RST_IBUF_inst/O
                         net (fo=133, routed)         8.215     9.719    Counter_slave_1/I_I2CITF/RST_confirm_OBUF
    SLICE_X1Y139         LUT3 (Prop_lut3_I2_O)        0.124     9.843 r  Counter_slave_1/I_I2CITF/next_state[3]_i_3/O
                         net (fo=4, routed)           0.696    10.539    Counter_slave_1/I_I2CITF/next_state[3]_i_3_n_0
    SLICE_X2Y140         LUT6 (Prop_lut6_I4_O)        0.124    10.663 r  Counter_slave_1/I_I2CITF/counter[2]_i_2/O
                         net (fo=3, routed)           1.050    11.714    Counter_slave_1/I_I2CITF/counter0
    SLICE_X2Y141         LUT4 (Prop_lut4_I1_O)        0.124    11.838 r  Counter_slave_1/I_I2CITF/counter[1]_i_1__1/O
                         net (fo=1, routed)           0.000    11.838    Counter_slave_1/I_I2CITF/counter[1]_i_1__1_n_0
    SLICE_X2Y141         FDRE                                         r  Counter_slave_1/I_I2CITF/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.588     5.010    Counter_slave_1/I_I2CITF/CLK
    SLICE_X2Y141         FDRE                                         r  Counter_slave_1/I_I2CITF/counter_reg[1]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            Counter_slave_1/I_I2CITF/next_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.625ns  (logic 1.752ns (15.070%)  route 9.873ns (84.930%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        5.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R7                                                0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    R7                   IBUF (Prop_ibuf_I_O)         1.504     1.504 f  RST_IBUF_inst/O
                         net (fo=133, routed)         8.215     9.719    Counter_slave_1/I_I2CITF/RST_confirm_OBUF
    SLICE_X1Y139         LUT3 (Prop_lut3_I2_O)        0.124     9.843 r  Counter_slave_1/I_I2CITF/next_state[3]_i_3/O
                         net (fo=4, routed)           0.836    10.679    Counter_slave_1/I_I2CITF/next_state[3]_i_3_n_0
    SLICE_X2Y138         LUT6 (Prop_lut6_I0_O)        0.124    10.803 r  Counter_slave_1/I_I2CITF/next_state[3]_i_1__0/O
                         net (fo=4, routed)           0.822    11.625    Counter_slave_1/I_I2CITF/next_state0
    SLICE_X6Y139         FDRE                                         r  Counter_slave_1/I_I2CITF/next_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.585     5.007    Counter_slave_1/I_I2CITF/CLK
    SLICE_X6Y139         FDRE                                         r  Counter_slave_1/I_I2CITF/next_state_reg[0]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            Counter_slave_1/I_I2CITF/next_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.625ns  (logic 1.752ns (15.070%)  route 9.873ns (84.930%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        5.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R7                                                0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    R7                   IBUF (Prop_ibuf_I_O)         1.504     1.504 f  RST_IBUF_inst/O
                         net (fo=133, routed)         8.215     9.719    Counter_slave_1/I_I2CITF/RST_confirm_OBUF
    SLICE_X1Y139         LUT3 (Prop_lut3_I2_O)        0.124     9.843 r  Counter_slave_1/I_I2CITF/next_state[3]_i_3/O
                         net (fo=4, routed)           0.836    10.679    Counter_slave_1/I_I2CITF/next_state[3]_i_3_n_0
    SLICE_X2Y138         LUT6 (Prop_lut6_I0_O)        0.124    10.803 r  Counter_slave_1/I_I2CITF/next_state[3]_i_1__0/O
                         net (fo=4, routed)           0.822    11.625    Counter_slave_1/I_I2CITF/next_state0
    SLICE_X6Y139         FDRE                                         r  Counter_slave_1/I_I2CITF/next_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.585     5.007    Counter_slave_1/I_I2CITF/CLK
    SLICE_X6Y139         FDRE                                         r  Counter_slave_1/I_I2CITF/next_state_reg[3]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            Counter_slave_1/I_I2CITF/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.561ns  (logic 1.876ns (16.226%)  route 9.685ns (83.774%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=2)
  Clock Path Skew:        5.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R7                                                0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    R7                   IBUF (Prop_ibuf_I_O)         1.504     1.504 f  RST_IBUF_inst/O
                         net (fo=133, routed)         8.215     9.719    Counter_slave_1/I_I2CITF/RST_confirm_OBUF
    SLICE_X1Y139         LUT3 (Prop_lut3_I2_O)        0.124     9.843 r  Counter_slave_1/I_I2CITF/next_state[3]_i_3/O
                         net (fo=4, routed)           0.672    10.515    Counter_slave_1/I_I2CITF/next_state[3]_i_3_n_0
    SLICE_X1Y138         LUT6 (Prop_lut6_I2_O)        0.124    10.639 r  Counter_slave_1/I_I2CITF/counter[0]_i_2/O
                         net (fo=1, routed)           0.798    11.437    Counter_slave_1/I_I2CITF/counter[0]_i_2_n_0
    SLICE_X1Y140         LUT6 (Prop_lut6_I1_O)        0.124    11.561 r  Counter_slave_1/I_I2CITF/counter[0]_i_1/O
                         net (fo=1, routed)           0.000    11.561    Counter_slave_1/I_I2CITF/counter[0]_i_1_n_0
    SLICE_X1Y140         FDRE                                         r  Counter_slave_1/I_I2CITF/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.587     5.009    Counter_slave_1/I_I2CITF/CLK
    SLICE_X1Y140         FDRE                                         r  Counter_slave_1/I_I2CITF/counter_reg[0]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            Counter_slave_1/I_I2CITF/next_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.342ns  (logic 1.752ns (15.447%)  route 9.590ns (84.553%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        5.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R7                                                0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    R7                   IBUF (Prop_ibuf_I_O)         1.504     1.504 f  RST_IBUF_inst/O
                         net (fo=133, routed)         8.215     9.719    Counter_slave_1/I_I2CITF/RST_confirm_OBUF
    SLICE_X1Y139         LUT3 (Prop_lut3_I2_O)        0.124     9.843 r  Counter_slave_1/I_I2CITF/next_state[3]_i_3/O
                         net (fo=4, routed)           0.836    10.679    Counter_slave_1/I_I2CITF/next_state[3]_i_3_n_0
    SLICE_X2Y138         LUT6 (Prop_lut6_I0_O)        0.124    10.803 r  Counter_slave_1/I_I2CITF/next_state[3]_i_1__0/O
                         net (fo=4, routed)           0.538    11.342    Counter_slave_1/I_I2CITF/next_state0
    SLICE_X0Y139         FDRE                                         r  Counter_slave_1/I_I2CITF/next_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.587     5.009    Counter_slave_1/I_I2CITF/CLK
    SLICE_X0Y139         FDRE                                         r  Counter_slave_1/I_I2CITF/next_state_reg[1]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            Counter_slave_1/I_I2CITF/next_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.342ns  (logic 1.752ns (15.447%)  route 9.590ns (84.553%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        5.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R7                                                0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    R7                   IBUF (Prop_ibuf_I_O)         1.504     1.504 f  RST_IBUF_inst/O
                         net (fo=133, routed)         8.215     9.719    Counter_slave_1/I_I2CITF/RST_confirm_OBUF
    SLICE_X1Y139         LUT3 (Prop_lut3_I2_O)        0.124     9.843 r  Counter_slave_1/I_I2CITF/next_state[3]_i_3/O
                         net (fo=4, routed)           0.836    10.679    Counter_slave_1/I_I2CITF/next_state[3]_i_3_n_0
    SLICE_X2Y138         LUT6 (Prop_lut6_I0_O)        0.124    10.803 r  Counter_slave_1/I_I2CITF/next_state[3]_i_1__0/O
                         net (fo=4, routed)           0.538    11.342    Counter_slave_1/I_I2CITF/next_state0
    SLICE_X0Y139         FDRE                                         r  Counter_slave_1/I_I2CITF/next_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.587     5.009    Counter_slave_1/I_I2CITF/CLK
    SLICE_X0Y139         FDRE                                         r  Counter_slave_1/I_I2CITF/next_state_reg[2]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            Counter_slave_1/I_I2CITF/operation_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.094ns  (logic 1.876ns (18.586%)  route 8.218ns (81.414%))
  Logic Levels:           4  (IBUF=1 LUT6=3)
  Clock Path Skew:        5.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R7                                                0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    R7                   IBUF (Prop_ibuf_I_O)         1.504     1.504 f  RST_IBUF_inst/O
                         net (fo=133, routed)         7.120     8.624    Counter_slave_1/I_I2CITF/RST_confirm_OBUF
    SLICE_X5Y136         LUT6 (Prop_lut6_I0_O)        0.124     8.748 f  Counter_slave_1/I_I2CITF/operation_i_5/O
                         net (fo=1, routed)           0.696     9.443    Counter_slave_1/I_I2CITF/operation_i_5_n_0
    SLICE_X5Y137         LUT6 (Prop_lut6_I3_O)        0.124     9.567 r  Counter_slave_1/I_I2CITF/operation_i_3/O
                         net (fo=1, routed)           0.402     9.970    Counter_slave_1/I_I2CITF/operation_i_3_n_0
    SLICE_X5Y138         LUT6 (Prop_lut6_I5_O)        0.124    10.094 r  Counter_slave_1/I_I2CITF/operation_i_1/O
                         net (fo=1, routed)           0.000    10.094    Counter_slave_1/I_I2CITF/operation_i_1_n_0
    SLICE_X5Y138         FDRE                                         r  Counter_slave_1/I_I2CITF/operation_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.584     5.006    Counter_slave_1/I_I2CITF/CLK
    SLICE_X5Y138         FDRE                                         r  Counter_slave_1/I_I2CITF/operation_reg/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            Counter_slave_1/RTClk/count_reg[28]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.046ns  (logic 1.504ns (14.970%)  route 8.542ns (85.030%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R7                                                0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    R7                   IBUF (Prop_ibuf_I_O)         1.504     1.504 f  RST_IBUF_inst/O
                         net (fo=133, routed)         8.542    10.046    Counter_slave_1/RTClk/RST_confirm_OBUF
    SLICE_X3Y142         FDCE                                         f  Counter_slave_1/RTClk/count_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.588     5.010    Counter_slave_1/RTClk/CLK
    SLICE_X3Y142         FDCE                                         r  Counter_slave_1/RTClk/count_reg[28]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            Counter_slave_1/RTClk/count_reg[29]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.046ns  (logic 1.504ns (14.970%)  route 8.542ns (85.030%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R7                                                0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    R7                   IBUF (Prop_ibuf_I_O)         1.504     1.504 f  RST_IBUF_inst/O
                         net (fo=133, routed)         8.542    10.046    Counter_slave_1/RTClk/RST_confirm_OBUF
    SLICE_X3Y142         FDCE                                         f  Counter_slave_1/RTClk/count_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.588     5.010    Counter_slave_1/RTClk/CLK
    SLICE_X3Y142         FDCE                                         r  Counter_slave_1/RTClk/count_reg[29]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SDA_S
                            (input port)
  Destination:            Counter_slave_1/I_I2CITF/sda_q_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.549ns  (logic 0.255ns (46.489%)  route 0.294ns (53.511%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F14                                               0.000     0.000 r  SDA_S (INOUT)
                         net (fo=1, unset)            0.000     0.000    SDA_S_IOBUF_inst/IO
    F14                  IBUF (Prop_ibuf_I_O)         0.255     0.255 r  SDA_S_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           0.294     0.549    Counter_slave_1/I_I2CITF/SDA_S_IBUF
    SLICE_X1Y139         FDPE                                         r  Counter_slave_1/I_I2CITF/sda_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.869     2.034    Counter_slave_1/I_I2CITF/CLK
    SLICE_X1Y139         FDPE                                         r  Counter_slave_1/I_I2CITF/sda_q_reg/C

Slack:                    inf
  Source:                 SCL_S
                            (input port)
  Destination:            Counter_slave_1/I_I2CITF/scl_q_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.640ns  (logic 0.270ns (42.245%)  route 0.370ns (57.755%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B13                                               0.000     0.000 r  SCL_S (INOUT)
                         net (fo=0)                   0.000     0.000    SCL_S
    B13                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  SCL_S_IBUF_inst/O
                         net (fo=1, routed)           0.370     0.640    Counter_slave_1/I_I2CITF/SCL_S_IBUF
    SLICE_X1Y141         FDPE                                         r  Counter_slave_1/I_I2CITF/scl_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.870     2.035    Counter_slave_1/I_I2CITF/CLK
    SLICE_X1Y141         FDPE                                         r  Counter_slave_1/I_I2CITF/scl_q_reg/C

Slack:                    inf
  Source:                 SDA_M
                            (input port)
  Destination:            Display_master_1/I_I2CMASTER_0/sda_in_q_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.792ns  (logic 0.251ns (31.652%)  route 0.541ns (68.348%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E17                                               0.000     0.000 r  SDA_M (INOUT)
                         net (fo=1, unset)            0.000     0.000    SDA_M_IOBUF_inst/IO
    E17                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  SDA_M_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           0.541     0.792    Display_master_1/I_I2CMASTER_0/SDA_M_IBUF
    SLICE_X4Y103         FDPE                                         r  Display_master_1/I_I2CMASTER_0/sda_in_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.867     2.033    Display_master_1/I_I2CMASTER_0/CLK
    SLICE_X4Y103         FDPE                                         r  Display_master_1/I_I2CMASTER_0/sda_in_q_reg/C

Slack:                    inf
  Source:                 DIN[5]
                            (input port)
  Destination:            Display_master_1/I_I2CMASTER_0/shift_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.291ns  (logic 0.378ns (16.509%)  route 1.913ns (83.491%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        2.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 r  DIN[5] (IN)
                         net (fo=0)                   0.000     0.000    DIN[5]
    U4                   IBUF (Prop_ibuf_I_O)         0.288     0.288 r  DIN_IBUF[5]_inst/O
                         net (fo=1, routed)           1.806     2.095    Display_master_1/I_I2CMASTER_0/DIN_IBUF[5]
    SLICE_X7Y95          LUT6 (Prop_lut6_I1_O)        0.045     2.140 f  Display_master_1/I_I2CMASTER_0/shift[5]_i_2/O
                         net (fo=1, routed)           0.106     2.246    Display_master_1/I_I2CMASTER_0/shift[5]_i_2_n_0
    SLICE_X7Y96          LUT6 (Prop_lut6_I5_O)        0.045     2.291 r  Display_master_1/I_I2CMASTER_0/shift[5]_i_1/O
                         net (fo=1, routed)           0.000     2.291    Display_master_1/I_I2CMASTER_0/p_2_in[5]
    SLICE_X7Y96          FDCE                                         r  Display_master_1/I_I2CMASTER_0/shift_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.874     2.039    Display_master_1/I_I2CMASTER_0/CLK
    SLICE_X7Y96          FDCE                                         r  Display_master_1/I_I2CMASTER_0/shift_reg[5]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            Display_master_1/Data_OUT_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.316ns  (logic 0.272ns (11.723%)  route 2.045ns (88.277%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R7                                                0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    R7                   IBUF (Prop_ibuf_I_O)         0.272     0.272 f  RST_IBUF_inst/O
                         net (fo=133, routed)         2.045     2.316    Display_master_1/RST_confirm_OBUF
    SLICE_X8Y92          FDCE                                         f  Display_master_1/Data_OUT_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.845     2.010    Display_master_1/CLK
    SLICE_X8Y92          FDCE                                         r  Display_master_1/Data_OUT_reg[3]/C

Slack:                    inf
  Source:                 DIN[4]
                            (input port)
  Destination:            Display_master_1/I_I2CMASTER_0/shift_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.373ns  (logic 0.368ns (15.515%)  route 2.005ns (84.485%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        2.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V5                                                0.000     0.000 r  DIN[4] (IN)
                         net (fo=0)                   0.000     0.000    DIN[4]
    V5                   IBUF (Prop_ibuf_I_O)         0.278     0.278 r  DIN_IBUF[4]_inst/O
                         net (fo=1, routed)           1.795     2.073    Display_master_1/I_I2CMASTER_0/DIN_IBUF[4]
    SLICE_X7Y95          LUT6 (Prop_lut6_I1_O)        0.045     2.118 r  Display_master_1/I_I2CMASTER_0/shift[4]_i_2/O
                         net (fo=1, routed)           0.210     2.328    Display_master_1/I_I2CMASTER_0/shift[4]_i_2_n_0
    SLICE_X7Y96          LUT6 (Prop_lut6_I3_O)        0.045     2.373 r  Display_master_1/I_I2CMASTER_0/shift[4]_i_1/O
                         net (fo=1, routed)           0.000     2.373    Display_master_1/I_I2CMASTER_0/p_2_in[4]
    SLICE_X7Y96          FDCE                                         r  Display_master_1/I_I2CMASTER_0/shift_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.874     2.039    Display_master_1/I_I2CMASTER_0/CLK
    SLICE_X7Y96          FDCE                                         r  Display_master_1/I_I2CMASTER_0/shift_reg[4]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            Display_master_1/Data_OUT_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.448ns  (logic 0.272ns (11.091%)  route 2.177ns (88.909%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R7                                                0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    R7                   IBUF (Prop_ibuf_I_O)         0.272     0.272 f  RST_IBUF_inst/O
                         net (fo=133, routed)         2.177     2.448    Display_master_1/RST_confirm_OBUF
    SLICE_X9Y93          FDCE                                         f  Display_master_1/Data_OUT_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.846     2.011    Display_master_1/CLK
    SLICE_X9Y93          FDCE                                         r  Display_master_1/Data_OUT_reg[0]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            Display_master_1/Data_OUT_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.448ns  (logic 0.272ns (11.091%)  route 2.177ns (88.909%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R7                                                0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    R7                   IBUF (Prop_ibuf_I_O)         0.272     0.272 f  RST_IBUF_inst/O
                         net (fo=133, routed)         2.177     2.448    Display_master_1/RST_confirm_OBUF
    SLICE_X8Y93          FDCE                                         f  Display_master_1/Data_OUT_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.846     2.011    Display_master_1/CLK
    SLICE_X8Y93          FDCE                                         r  Display_master_1/Data_OUT_reg[1]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            Display_master_1/Data_OUT_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.448ns  (logic 0.272ns (11.091%)  route 2.177ns (88.909%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R7                                                0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    R7                   IBUF (Prop_ibuf_I_O)         0.272     0.272 f  RST_IBUF_inst/O
                         net (fo=133, routed)         2.177     2.448    Display_master_1/RST_confirm_OBUF
    SLICE_X8Y93          FDCE                                         f  Display_master_1/Data_OUT_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.846     2.011    Display_master_1/CLK
    SLICE_X8Y93          FDCE                                         r  Display_master_1/Data_OUT_reg[2]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            Display_master_1/Data_OUT_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.448ns  (logic 0.272ns (11.091%)  route 2.177ns (88.909%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R7                                                0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    R7                   IBUF (Prop_ibuf_I_O)         0.272     0.272 f  RST_IBUF_inst/O
                         net (fo=133, routed)         2.177     2.448    Display_master_1/RST_confirm_OBUF
    SLICE_X8Y93          FDCE                                         f  Display_master_1/Data_OUT_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.846     2.011    Display_master_1/CLK
    SLICE_X8Y93          FDCE                                         r  Display_master_1/Data_OUT_reg[5]/C





