verilog xil_defaultlib --include "../../../../cnn.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../cnn.srcs/sources_1/bd/design_1/ipshared/8c62/hdl" --include "../../../../cnn.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" \
"../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../../cnn.srcs/sources_1/bd/design_1/ipshared/f663/hdl/verilog/cnn_conv_1_input_0.v" \
"../../../../cnn.srcs/sources_1/bd/design_1/ipshared/f663/hdl/verilog/cnn_conv_1_out.v" \
"../../../../cnn.srcs/sources_1/bd/design_1/ipshared/f663/hdl/verilog/cnn_conv_2_out.v" \
"../../../../cnn.srcs/sources_1/bd/design_1/ipshared/f663/hdl/verilog/cnn_CRTL_BUS_s_axi.v" \
"../../../../cnn.srcs/sources_1/bd/design_1/ipshared/f663/hdl/verilog/cnn_fadd_32ns_32ncud.v" \
"../../../../cnn.srcs/sources_1/bd/design_1/ipshared/f663/hdl/verilog/cnn_fcmp_32ns_32neOg.v" \
"../../../../cnn.srcs/sources_1/bd/design_1/ipshared/f663/hdl/verilog/cnn_fdiv_32ns_32ng8j.v" \
"../../../../cnn.srcs/sources_1/bd/design_1/ipshared/f663/hdl/verilog/cnn_fexp_32ns_32nhbi.v" \
"../../../../cnn.srcs/sources_1/bd/design_1/ipshared/f663/hdl/verilog/cnn_fmul_32ns_32ndEe.v" \
"../../../../cnn.srcs/sources_1/bd/design_1/ipshared/f663/hdl/verilog/cnn_max_pool_1_out.v" \
"../../../../cnn.srcs/sources_1/bd/design_1/ipshared/f663/hdl/verilog/cnn_max_pool_2_out.v" \
"../../../../cnn.srcs/sources_1/bd/design_1/ipshared/f663/hdl/verilog/conv_1.v" \
"../../../../cnn.srcs/sources_1/bd/design_1/ipshared/f663/hdl/verilog/conv_1_conv_1_bias.v" \
"../../../../cnn.srcs/sources_1/bd/design_1/ipshared/f663/hdl/verilog/conv_1_conv_1_weibkb.v" \
"../../../../cnn.srcs/sources_1/bd/design_1/ipshared/f663/hdl/verilog/conv_2.v" \
"../../../../cnn.srcs/sources_1/bd/design_1/ipshared/f663/hdl/verilog/conv_2_conv_2_bias.v" \
"../../../../cnn.srcs/sources_1/bd/design_1/ipshared/f663/hdl/verilog/conv_2_conv_2_weifYi.v" \
"../../../../cnn.srcs/sources_1/bd/design_1/ipshared/f663/hdl/verilog/dense.v" \
"../../../../cnn.srcs/sources_1/bd/design_1/ipshared/f663/hdl/verilog/dense_dense_array.v" \
"../../../../cnn.srcs/sources_1/bd/design_1/ipshared/f663/hdl/verilog/dense_dense_weights.v" \
"../../../../cnn.srcs/sources_1/bd/design_1/ipshared/f663/hdl/verilog/flat.v" \
"../../../../cnn.srcs/sources_1/bd/design_1/ipshared/f663/hdl/verilog/max_pool_1.v" \
"../../../../cnn.srcs/sources_1/bd/design_1/ipshared/f663/hdl/verilog/max_pool_2.v" \
"../../../../cnn.srcs/sources_1/bd/design_1/ipshared/f663/hdl/verilog/soft_max.v" \
"../../../../cnn.srcs/sources_1/bd/design_1/ipshared/f663/hdl/verilog/cnn.v" \
"../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" \
"../../../bd/design_1/ip/design_1_cnn_0_bram_0/sim/design_1_cnn_0_bram_0.v" \
"../../../bd/design_1/ip/design_1_cnn_0_bram_0_0/sim/design_1_cnn_0_bram_0_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_1/sim/design_1_auto_pc_1.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
"../../../bd/design_1/sim/design_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
