<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>Mark6: src/extern/PF_RING-4.7.0/drivers/intel/ixgbe/ixgbe-3.3.9-DNA/src/ixgbe_82599.c Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body onload='searchBox.OnSelectItem(0);'>
<!-- Generated by Doxygen 1.7.4 -->
<script type="text/javascript"><!--
var searchBox = new SearchBox("searchBox", "search",false,'Search');
--></script>
<div id="top">
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">Mark6</div>
   <div id="projectbrief">Mark6 VLBI data acquisition software.</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
      <li id="searchli">
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
    </ul>
  </div>
  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="dir_249616ead0532db7c581c28062f7a49e.html">src</a>      </li>
      <li class="navelem"><a class="el" href="dir_99a38eff05bc1388efa7bcbb456e2008.html">extern</a>      </li>
      <li class="navelem"><a class="el" href="dir_53c688ba8854e22dd560901b085b7a24.html">PF_RING-4.7.0</a>      </li>
      <li class="navelem"><a class="el" href="dir_08abce4056e40422ca54188a7ad15713.html">drivers</a>      </li>
      <li class="navelem"><a class="el" href="dir_0aa32237f90cad5b43b1dfe5d6b3443b.html">intel</a>      </li>
      <li class="navelem"><a class="el" href="dir_aa6459e1e92664bab04094557f6624be.html">ixgbe</a>      </li>
      <li class="navelem"><a class="el" href="dir_3b56ec236485f9dee0c084116c4cc016.html">ixgbe-3.3.9-DNA</a>      </li>
      <li class="navelem"><a class="el" href="dir_ecb77d0badc0ebf1a0c30c7262560bf3.html">src</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="headertitle">
<div class="title">ixgbe_82599.c</div>  </div>
</div>
<div class="contents">
<div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/*******************************************************************************</span>
<a name="l00002"></a>00002 <span class="comment"></span>
<a name="l00003"></a>00003 <span class="comment">  Intel 10 Gigabit PCI Express Linux driver</span>
<a name="l00004"></a>00004 <span class="comment">  Copyright(c) 1999 - 2010 Intel Corporation.</span>
<a name="l00005"></a>00005 <span class="comment"></span>
<a name="l00006"></a>00006 <span class="comment">  This program is free software; you can redistribute it and/or modify it</span>
<a name="l00007"></a>00007 <span class="comment">  under the terms and conditions of the GNU General Public License,</span>
<a name="l00008"></a>00008 <span class="comment">  version 2, as published by the Free Software Foundation.</span>
<a name="l00009"></a>00009 <span class="comment"></span>
<a name="l00010"></a>00010 <span class="comment">  This program is distributed in the hope it will be useful, but WITHOUT</span>
<a name="l00011"></a>00011 <span class="comment">  ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or</span>
<a name="l00012"></a>00012 <span class="comment">  FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for</span>
<a name="l00013"></a>00013 <span class="comment">  more details.</span>
<a name="l00014"></a>00014 <span class="comment"></span>
<a name="l00015"></a>00015 <span class="comment">  You should have received a copy of the GNU General Public License along with</span>
<a name="l00016"></a>00016 <span class="comment">  this program; if not, write to the Free Software Foundation, Inc.,</span>
<a name="l00017"></a>00017 <span class="comment">  51 Franklin St - Fifth Floor, Boston, MA 02110-1301 USA.</span>
<a name="l00018"></a>00018 <span class="comment"></span>
<a name="l00019"></a>00019 <span class="comment">  The full GNU General Public License is included in this distribution in</span>
<a name="l00020"></a>00020 <span class="comment">  the file called &quot;COPYING&quot;.</span>
<a name="l00021"></a>00021 <span class="comment"></span>
<a name="l00022"></a>00022 <span class="comment">  Contact Information:</span>
<a name="l00023"></a>00023 <span class="comment">  e1000-devel Mailing List &lt;e1000-devel@lists.sourceforge.net&gt;</span>
<a name="l00024"></a>00024 <span class="comment">  Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497</span>
<a name="l00025"></a>00025 <span class="comment"></span>
<a name="l00026"></a>00026 <span class="comment">*******************************************************************************/</span>
<a name="l00027"></a>00027 
<a name="l00028"></a>00028 <span class="preprocessor">#include &quot;ixgbe_type.h&quot;</span>
<a name="l00029"></a>00029 <span class="preprocessor">#include &quot;ixgbe_api.h&quot;</span>
<a name="l00030"></a>00030 <span class="preprocessor">#include &quot;ixgbe_common.h&quot;</span>
<a name="l00031"></a>00031 <span class="preprocessor">#include &quot;ixgbe_phy.h&quot;</span>
<a name="l00032"></a>00032 
<a name="l00033"></a>00033 s32 ixgbe_init_ops_82599(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw);
<a name="l00034"></a>00034 s32 ixgbe_get_link_capabilities_82599(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw,
<a name="l00035"></a>00035                                       ixgbe_link_speed *speed,
<a name="l00036"></a>00036                                       <span class="keywordtype">bool</span> *autoneg);
<a name="l00037"></a>00037 <span class="keyword">enum</span> ixgbe_media_type ixgbe_get_media_type_82599(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw);
<a name="l00038"></a>00038 <span class="keywordtype">void</span> ixgbe_disable_tx_laser_multispeed_fiber(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw);
<a name="l00039"></a>00039 <span class="keywordtype">void</span> ixgbe_enable_tx_laser_multispeed_fiber(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw);
<a name="l00040"></a>00040 <span class="keywordtype">void</span> ixgbe_flap_tx_laser_multispeed_fiber(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw);
<a name="l00041"></a>00041 s32 ixgbe_setup_mac_link_multispeed_fiber(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw,
<a name="l00042"></a>00042                                      ixgbe_link_speed speed, <span class="keywordtype">bool</span> autoneg,
<a name="l00043"></a>00043                                      <span class="keywordtype">bool</span> autoneg_wait_to_complete);
<a name="l00044"></a>00044 s32 ixgbe_setup_mac_link_smartspeed(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw,
<a name="l00045"></a>00045                      ixgbe_link_speed speed, <span class="keywordtype">bool</span> autoneg,
<a name="l00046"></a>00046                      <span class="keywordtype">bool</span> autoneg_wait_to_complete);
<a name="l00047"></a>00047 s32 ixgbe_start_mac_link_82599(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw,
<a name="l00048"></a>00048                 <span class="keywordtype">bool</span> autoneg_wait_to_complete);
<a name="l00049"></a>00049 s32 ixgbe_setup_mac_link_82599(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw,
<a name="l00050"></a>00050                                      ixgbe_link_speed speed,
<a name="l00051"></a>00051                                      <span class="keywordtype">bool</span> autoneg,
<a name="l00052"></a>00052                                      <span class="keywordtype">bool</span> autoneg_wait_to_complete);
<a name="l00053"></a>00053 <span class="keyword">static</span> s32 ixgbe_setup_copper_link_82599(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw,
<a name="l00054"></a>00054                                                ixgbe_link_speed speed,
<a name="l00055"></a>00055                                                <span class="keywordtype">bool</span> autoneg,
<a name="l00056"></a>00056                                                <span class="keywordtype">bool</span> autoneg_wait_to_complete);
<a name="l00057"></a>00057 s32 ixgbe_setup_sfp_modules_82599(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw);
<a name="l00058"></a>00058 <span class="keywordtype">void</span> ixgbe_init_mac_link_ops_82599(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw);
<a name="l00059"></a>00059 s32 ixgbe_reset_hw_82599(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw);
<a name="l00060"></a>00060 s32 ixgbe_read_analog_reg8_82599(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw, u32 reg, u8 *val);
<a name="l00061"></a>00061 s32 ixgbe_write_analog_reg8_82599(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw, u32 reg, u8 val);
<a name="l00062"></a>00062 s32 ixgbe_start_hw_82599(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw);
<a name="l00063"></a>00063 s32 ixgbe_identify_phy_82599(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw);
<a name="l00064"></a>00064 s32 ixgbe_init_phy_ops_82599(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw);
<a name="l00065"></a>00065 u32 ixgbe_get_supported_physical_layer_82599(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw);
<a name="l00066"></a>00066 s32 ixgbe_enable_rx_dma_82599(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw, u32 regval);
<a name="l00067"></a>00067 <span class="keyword">static</span> s32 ixgbe_verify_fw_version_82599(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw);
<a name="l00068"></a>00068 <span class="keywordtype">bool</span> ixgbe_verify_lesm_fw_enabled_82599(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw);
<a name="l00069"></a>00069 <span class="keyword">static</span> s32 ixgbe_read_eeprom_82599(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw,
<a name="l00070"></a>00070                    u16 offset, u16 *data);
<a name="l00071"></a>00071 
<a name="l00072"></a>00072 
<a name="l00073"></a>00073 <span class="keywordtype">void</span> ixgbe_init_mac_link_ops_82599(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw)
<a name="l00074"></a>00074 {
<a name="l00075"></a>00075     <span class="keyword">struct </span><a class="code" href="structixgbe__mac__info.html">ixgbe_mac_info</a> *mac = &amp;hw-&gt;mac;
<a name="l00076"></a>00076 
<a name="l00077"></a>00077     <span class="comment">/* enable the laser control functions for SFP+ fiber */</span>
<a name="l00078"></a>00078     <span class="keywordflow">if</span> (mac-&gt;ops.get_media_type(hw) == ixgbe_media_type_fiber) {
<a name="l00079"></a>00079         mac-&gt;ops.disable_tx_laser =
<a name="l00080"></a>00080                                &amp;ixgbe_disable_tx_laser_multispeed_fiber;
<a name="l00081"></a>00081         mac-&gt;ops.enable_tx_laser =
<a name="l00082"></a>00082                                 &amp;ixgbe_enable_tx_laser_multispeed_fiber;
<a name="l00083"></a>00083         mac-&gt;ops.flap_tx_laser = &amp;ixgbe_flap_tx_laser_multispeed_fiber;
<a name="l00084"></a>00084 
<a name="l00085"></a>00085     } <span class="keywordflow">else</span> {
<a name="l00086"></a>00086         mac-&gt;ops.disable_tx_laser = NULL;
<a name="l00087"></a>00087         mac-&gt;ops.enable_tx_laser = NULL;
<a name="l00088"></a>00088         mac-&gt;ops.flap_tx_laser = NULL;
<a name="l00089"></a>00089     }
<a name="l00090"></a>00090 
<a name="l00091"></a>00091     <span class="keywordflow">if</span> (hw-&gt;phy.multispeed_fiber) {
<a name="l00092"></a>00092         <span class="comment">/* Set up dual speed SFP+ support */</span>
<a name="l00093"></a>00093         mac-&gt;ops.setup_link = &amp;ixgbe_setup_mac_link_multispeed_fiber;
<a name="l00094"></a>00094     } <span class="keywordflow">else</span> {
<a name="l00095"></a>00095         <span class="keywordflow">if</span> ((ixgbe_get_media_type(hw) == ixgbe_media_type_backplane) &amp;&amp;
<a name="l00096"></a>00096              (hw-&gt;phy.smart_speed == ixgbe_smart_speed_auto ||
<a name="l00097"></a>00097               hw-&gt;phy.smart_speed == ixgbe_smart_speed_on) &amp;&amp;
<a name="l00098"></a>00098               !ixgbe_verify_lesm_fw_enabled_82599(hw)) {
<a name="l00099"></a>00099             mac-&gt;ops.setup_link = &amp;ixgbe_setup_mac_link_smartspeed;
<a name="l00100"></a>00100         } <span class="keywordflow">else</span> {
<a name="l00101"></a>00101             mac-&gt;ops.setup_link = &amp;ixgbe_setup_mac_link_82599;
<a name="l00102"></a>00102         }
<a name="l00103"></a>00103     }
<a name="l00104"></a>00104 }
<a name="l00105"></a>00105 
<a name="l00115"></a>00115 s32 ixgbe_init_phy_ops_82599(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw)
<a name="l00116"></a>00116 {
<a name="l00117"></a>00117     <span class="keyword">struct </span><a class="code" href="structixgbe__mac__info.html">ixgbe_mac_info</a> *mac = &amp;hw-&gt;mac;
<a name="l00118"></a>00118     <span class="keyword">struct </span><a class="code" href="structixgbe__phy__info.html">ixgbe_phy_info</a> *phy = &amp;hw-&gt;phy;
<a name="l00119"></a>00119     s32 ret_val = 0;
<a name="l00120"></a>00120 
<a name="l00121"></a>00121     <span class="comment">/* Identify the PHY or SFP module */</span>
<a name="l00122"></a>00122     ret_val = phy-&gt;ops.identify(hw);
<a name="l00123"></a>00123     <span class="keywordflow">if</span> (ret_val == IXGBE_ERR_SFP_NOT_SUPPORTED)
<a name="l00124"></a>00124         <span class="keywordflow">goto</span> init_phy_ops_out;
<a name="l00125"></a>00125 
<a name="l00126"></a>00126     <span class="comment">/* Setup function pointers based on detected SFP module and speeds */</span>
<a name="l00127"></a>00127     ixgbe_init_mac_link_ops_82599(hw);
<a name="l00128"></a>00128     <span class="keywordflow">if</span> (hw-&gt;phy.sfp_type != ixgbe_sfp_type_unknown)
<a name="l00129"></a>00129         hw-&gt;phy.ops.reset = NULL;
<a name="l00130"></a>00130 
<a name="l00131"></a>00131     <span class="comment">/* If copper media, overwrite with copper function pointers */</span>
<a name="l00132"></a>00132     <span class="keywordflow">if</span> (mac-&gt;ops.get_media_type(hw) == ixgbe_media_type_copper) {
<a name="l00133"></a>00133         mac-&gt;ops.setup_link = &amp;ixgbe_setup_copper_link_82599;
<a name="l00134"></a>00134         mac-&gt;ops.get_link_capabilities =
<a name="l00135"></a>00135                           &amp;ixgbe_get_copper_link_capabilities_generic;
<a name="l00136"></a>00136     }
<a name="l00137"></a>00137 
<a name="l00138"></a>00138     <span class="comment">/* Set necessary function pointers based on phy type */</span>
<a name="l00139"></a>00139     <span class="keywordflow">switch</span> (hw-&gt;phy.type) {
<a name="l00140"></a>00140     <span class="keywordflow">case</span> ixgbe_phy_tn:
<a name="l00141"></a>00141         phy-&gt;ops.setup_link = &amp;ixgbe_setup_phy_link_tnx;
<a name="l00142"></a>00142         phy-&gt;ops.check_link = &amp;ixgbe_check_phy_link_tnx;
<a name="l00143"></a>00143         phy-&gt;ops.get_firmware_version =
<a name="l00144"></a>00144                      &amp;ixgbe_get_phy_firmware_version_tnx;
<a name="l00145"></a>00145         <span class="keywordflow">break</span>;
<a name="l00146"></a>00146     <span class="keywordflow">case</span> ixgbe_phy_aq:
<a name="l00147"></a>00147         phy-&gt;ops.get_firmware_version =
<a name="l00148"></a>00148                      &amp;ixgbe_get_phy_firmware_version_generic;
<a name="l00149"></a>00149         <span class="keywordflow">break</span>;
<a name="l00150"></a>00150     <span class="keywordflow">default</span>:
<a name="l00151"></a>00151         <span class="keywordflow">break</span>;
<a name="l00152"></a>00152     }
<a name="l00153"></a>00153 init_phy_ops_out:
<a name="l00154"></a>00154     <span class="keywordflow">return</span> ret_val;
<a name="l00155"></a>00155 }
<a name="l00156"></a>00156 
<a name="l00157"></a>00157 s32 ixgbe_setup_sfp_modules_82599(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw)
<a name="l00158"></a>00158 {
<a name="l00159"></a>00159     s32 ret_val = 0;
<a name="l00160"></a>00160     u32 reg_anlp1 = 0;
<a name="l00161"></a>00161     u32 i = 0;
<a name="l00162"></a>00162     u16 list_offset, data_offset, data_value;
<a name="l00163"></a>00163 
<a name="l00164"></a>00164     <span class="keywordflow">if</span> (hw-&gt;phy.sfp_type != ixgbe_sfp_type_unknown) {
<a name="l00165"></a>00165         ixgbe_init_mac_link_ops_82599(hw);
<a name="l00166"></a>00166 
<a name="l00167"></a>00167         hw-&gt;phy.ops.reset = NULL;
<a name="l00168"></a>00168 
<a name="l00169"></a>00169         ret_val = ixgbe_get_sfp_init_sequence_offsets(hw, &amp;list_offset,
<a name="l00170"></a>00170                                                       &amp;data_offset);
<a name="l00171"></a>00171         <span class="keywordflow">if</span> (ret_val != 0)
<a name="l00172"></a>00172             <span class="keywordflow">goto</span> setup_sfp_out;
<a name="l00173"></a>00173 
<a name="l00174"></a>00174         <span class="comment">/* PHY config will finish before releasing the semaphore */</span>
<a name="l00175"></a>00175         ret_val = hw-&gt;mac.ops.acquire_swfw_sync(hw, 
<a name="l00176"></a>00176                                                 IXGBE_GSSR_MAC_CSR_SM);
<a name="l00177"></a>00177         <span class="keywordflow">if</span> (ret_val != 0) {
<a name="l00178"></a>00178             ret_val = IXGBE_ERR_SWFW_SYNC;
<a name="l00179"></a>00179             <span class="keywordflow">goto</span> setup_sfp_out;
<a name="l00180"></a>00180         }
<a name="l00181"></a>00181 
<a name="l00182"></a>00182         hw-&gt;eeprom.ops.read(hw, ++data_offset, &amp;data_value);
<a name="l00183"></a>00183         <span class="keywordflow">while</span> (data_value != 0xffff) {
<a name="l00184"></a>00184             IXGBE_WRITE_REG(hw, IXGBE_CORECTL, data_value);
<a name="l00185"></a>00185             IXGBE_WRITE_FLUSH(hw);
<a name="l00186"></a>00186             hw-&gt;eeprom.ops.read(hw, ++data_offset, &amp;data_value);
<a name="l00187"></a>00187         }
<a name="l00188"></a>00188 
<a name="l00189"></a>00189         <span class="comment">/* Release the semaphore */</span>
<a name="l00190"></a>00190         hw-&gt;mac.ops.release_swfw_sync(hw, IXGBE_GSSR_MAC_CSR_SM);
<a name="l00191"></a>00191         <span class="comment">/* Delay obtaining semaphore again to allow FW access */</span>
<a name="l00192"></a>00192         msleep(hw-&gt;eeprom.semaphore_delay);
<a name="l00193"></a>00193 
<a name="l00194"></a>00194         <span class="comment">/* Now restart DSP by setting Restart_AN and clearing LMS */</span>
<a name="l00195"></a>00195         IXGBE_WRITE_REG(hw, IXGBE_AUTOC, ((IXGBE_READ_REG(hw,
<a name="l00196"></a>00196                         IXGBE_AUTOC) &amp; ~IXGBE_AUTOC_LMS_MASK) |
<a name="l00197"></a>00197                         IXGBE_AUTOC_AN_RESTART));
<a name="l00198"></a>00198 
<a name="l00199"></a>00199         <span class="comment">/* Wait for AN to leave state 0 */</span>
<a name="l00200"></a>00200         <span class="keywordflow">for</span> (i = 0; i &lt; 10; i++) {
<a name="l00201"></a>00201             msleep(4);
<a name="l00202"></a>00202             reg_anlp1 = IXGBE_READ_REG(hw, IXGBE_ANLP1);
<a name="l00203"></a>00203             <span class="keywordflow">if</span> (reg_anlp1 &amp; IXGBE_ANLP1_AN_STATE_MASK)
<a name="l00204"></a>00204                 <span class="keywordflow">break</span>;
<a name="l00205"></a>00205         }
<a name="l00206"></a>00206         <span class="keywordflow">if</span> (!(reg_anlp1 &amp; IXGBE_ANLP1_AN_STATE_MASK)) {
<a name="l00207"></a>00207             hw_dbg(hw, <span class="stringliteral">&quot;sfp module setup not complete\n&quot;</span>);
<a name="l00208"></a>00208             ret_val = IXGBE_ERR_SFP_SETUP_NOT_COMPLETE;
<a name="l00209"></a>00209             <span class="keywordflow">goto</span> setup_sfp_out;
<a name="l00210"></a>00210         }
<a name="l00211"></a>00211 
<a name="l00212"></a>00212         <span class="comment">/* Restart DSP by setting Restart_AN and return to SFI mode */</span>
<a name="l00213"></a>00213         IXGBE_WRITE_REG(hw, IXGBE_AUTOC, (IXGBE_READ_REG(hw,
<a name="l00214"></a>00214                         IXGBE_AUTOC) | IXGBE_AUTOC_LMS_10G_SERIAL |
<a name="l00215"></a>00215                         IXGBE_AUTOC_AN_RESTART));
<a name="l00216"></a>00216     }
<a name="l00217"></a>00217 
<a name="l00218"></a>00218 setup_sfp_out:
<a name="l00219"></a>00219     <span class="keywordflow">return</span> ret_val;
<a name="l00220"></a>00220 }
<a name="l00221"></a>00221 
<a name="l00230"></a>00230 s32 ixgbe_init_ops_82599(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw)
<a name="l00231"></a>00231 {
<a name="l00232"></a>00232     <span class="keyword">struct </span><a class="code" href="structixgbe__mac__info.html">ixgbe_mac_info</a> *mac = &amp;hw-&gt;mac;
<a name="l00233"></a>00233     <span class="keyword">struct </span><a class="code" href="structixgbe__phy__info.html">ixgbe_phy_info</a> *phy = &amp;hw-&gt;phy;
<a name="l00234"></a>00234     <span class="keyword">struct </span><a class="code" href="structixgbe__eeprom__info.html">ixgbe_eeprom_info</a> *eeprom = &amp;hw-&gt;eeprom;
<a name="l00235"></a>00235     s32 ret_val;
<a name="l00236"></a>00236 
<a name="l00237"></a>00237     ret_val = ixgbe_init_phy_ops_generic(hw);
<a name="l00238"></a>00238     ret_val = ixgbe_init_ops_generic(hw);
<a name="l00239"></a>00239 
<a name="l00240"></a>00240     <span class="comment">/* PHY */</span>
<a name="l00241"></a>00241     phy-&gt;ops.identify = &amp;ixgbe_identify_phy_82599;
<a name="l00242"></a>00242     phy-&gt;ops.init = &amp;ixgbe_init_phy_ops_82599;
<a name="l00243"></a>00243 
<a name="l00244"></a>00244     <span class="comment">/* MAC */</span>
<a name="l00245"></a>00245     mac-&gt;ops.reset_hw = &amp;ixgbe_reset_hw_82599;
<a name="l00246"></a>00246     mac-&gt;ops.get_media_type = &amp;ixgbe_get_media_type_82599;
<a name="l00247"></a>00247     mac-&gt;ops.get_supported_physical_layer =
<a name="l00248"></a>00248                                 &amp;ixgbe_get_supported_physical_layer_82599;
<a name="l00249"></a>00249     mac-&gt;ops.enable_rx_dma = &amp;ixgbe_enable_rx_dma_82599;
<a name="l00250"></a>00250     mac-&gt;ops.read_analog_reg8 = &amp;ixgbe_read_analog_reg8_82599;
<a name="l00251"></a>00251     mac-&gt;ops.write_analog_reg8 = &amp;ixgbe_write_analog_reg8_82599;
<a name="l00252"></a>00252     mac-&gt;ops.start_hw = &amp;ixgbe_start_hw_82599;
<a name="l00253"></a>00253     mac-&gt;ops.get_san_mac_addr = &amp;ixgbe_get_san_mac_addr_generic;
<a name="l00254"></a>00254     mac-&gt;ops.set_san_mac_addr = &amp;ixgbe_set_san_mac_addr_generic;
<a name="l00255"></a>00255     mac-&gt;ops.get_device_caps = &amp;ixgbe_get_device_caps_generic;
<a name="l00256"></a>00256     mac-&gt;ops.get_wwn_prefix = &amp;ixgbe_get_wwn_prefix_generic;
<a name="l00257"></a>00257     mac-&gt;ops.get_fcoe_boot_status = &amp;ixgbe_get_fcoe_boot_status_generic;
<a name="l00258"></a>00258 
<a name="l00259"></a>00259     <span class="comment">/* RAR, Multicast, VLAN */</span>
<a name="l00260"></a>00260     mac-&gt;ops.set_vmdq = &amp;ixgbe_set_vmdq_generic;
<a name="l00261"></a>00261     mac-&gt;ops.clear_vmdq = &amp;ixgbe_clear_vmdq_generic;
<a name="l00262"></a>00262     mac-&gt;ops.insert_mac_addr = &amp;ixgbe_insert_mac_addr_generic;
<a name="l00263"></a>00263     mac-&gt;rar_highwater = 1;
<a name="l00264"></a>00264     mac-&gt;ops.set_vfta = &amp;ixgbe_set_vfta_generic;
<a name="l00265"></a>00265     mac-&gt;ops.clear_vfta = &amp;ixgbe_clear_vfta_generic;
<a name="l00266"></a>00266     mac-&gt;ops.init_uta_tables = &amp;ixgbe_init_uta_tables_generic;
<a name="l00267"></a>00267     mac-&gt;ops.setup_sfp = &amp;ixgbe_setup_sfp_modules_82599;
<a name="l00268"></a>00268     mac-&gt;ops.set_mac_anti_spoofing = &amp;ixgbe_set_mac_anti_spoofing;
<a name="l00269"></a>00269     mac-&gt;ops.set_vlan_anti_spoofing = &amp;ixgbe_set_vlan_anti_spoofing;
<a name="l00270"></a>00270 
<a name="l00271"></a>00271     <span class="comment">/* Link */</span>
<a name="l00272"></a>00272     mac-&gt;ops.get_link_capabilities = &amp;ixgbe_get_link_capabilities_82599;
<a name="l00273"></a>00273     mac-&gt;ops.check_link            = &amp;ixgbe_check_mac_link_generic;
<a name="l00274"></a>00274     ixgbe_init_mac_link_ops_82599(hw);
<a name="l00275"></a>00275 
<a name="l00276"></a>00276     mac-&gt;mcft_size        = 128;
<a name="l00277"></a>00277     mac-&gt;vft_size         = 128;
<a name="l00278"></a>00278     mac-&gt;num_rar_entries  = 128;
<a name="l00279"></a>00279     mac-&gt;rx_pb_size       = 512;
<a name="l00280"></a>00280     mac-&gt;max_tx_queues    = 128;
<a name="l00281"></a>00281     mac-&gt;max_rx_queues    = 128;
<a name="l00282"></a>00282     mac-&gt;max_msix_vectors = ixgbe_get_pcie_msix_count_generic(hw);
<a name="l00283"></a>00283 
<a name="l00284"></a>00284     hw-&gt;mbx.ops.init_params = ixgbe_init_mbx_params_pf;
<a name="l00285"></a>00285 
<a name="l00286"></a>00286     <span class="comment">/* EEPROM */</span>
<a name="l00287"></a>00287     eeprom-&gt;ops.read = &amp;ixgbe_read_eeprom_82599;
<a name="l00288"></a>00288 
<a name="l00289"></a>00289     <span class="keywordflow">return</span> ret_val;
<a name="l00290"></a>00290 }
<a name="l00291"></a>00291 
<a name="l00300"></a>00300 s32 ixgbe_get_link_capabilities_82599(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw,
<a name="l00301"></a>00301                                       ixgbe_link_speed *speed,
<a name="l00302"></a>00302                                       <span class="keywordtype">bool</span> *negotiation)
<a name="l00303"></a>00303 {
<a name="l00304"></a>00304     s32 status = 0;
<a name="l00305"></a>00305     u32 autoc = 0;
<a name="l00306"></a>00306 
<a name="l00307"></a>00307     <span class="comment">/* Check if 1G SFP module. */</span>
<a name="l00308"></a>00308     <span class="keywordflow">if</span> (hw-&gt;phy.sfp_type == ixgbe_sfp_type_1g_cu_core0 ||
<a name="l00309"></a>00309         hw-&gt;phy.sfp_type == ixgbe_sfp_type_1g_cu_core1) {
<a name="l00310"></a>00310         *speed = IXGBE_LINK_SPEED_1GB_FULL;
<a name="l00311"></a>00311         *negotiation = <span class="keyword">true</span>;
<a name="l00312"></a>00312         <span class="keywordflow">goto</span> out;
<a name="l00313"></a>00313     }
<a name="l00314"></a>00314 
<a name="l00315"></a>00315     <span class="comment">/*</span>
<a name="l00316"></a>00316 <span class="comment">     * Determine link capabilities based on the stored value of AUTOC,</span>
<a name="l00317"></a>00317 <span class="comment">     * which represents EEPROM defaults.  If AUTOC value has not</span>
<a name="l00318"></a>00318 <span class="comment">     * been stored, use the current register values.</span>
<a name="l00319"></a>00319 <span class="comment">     */</span>
<a name="l00320"></a>00320     <span class="keywordflow">if</span> (hw-&gt;mac.orig_link_settings_stored)
<a name="l00321"></a>00321         autoc = hw-&gt;mac.orig_autoc;
<a name="l00322"></a>00322     <span class="keywordflow">else</span>
<a name="l00323"></a>00323         autoc = IXGBE_READ_REG(hw, IXGBE_AUTOC);
<a name="l00324"></a>00324 
<a name="l00325"></a>00325     <span class="keywordflow">switch</span> (autoc &amp; IXGBE_AUTOC_LMS_MASK) {
<a name="l00326"></a>00326     <span class="keywordflow">case</span> IXGBE_AUTOC_LMS_1G_LINK_NO_AN:
<a name="l00327"></a>00327         *speed = IXGBE_LINK_SPEED_1GB_FULL;
<a name="l00328"></a>00328         *negotiation = <span class="keyword">false</span>;
<a name="l00329"></a>00329         <span class="keywordflow">break</span>;
<a name="l00330"></a>00330 
<a name="l00331"></a>00331     <span class="keywordflow">case</span> IXGBE_AUTOC_LMS_10G_LINK_NO_AN:
<a name="l00332"></a>00332         *speed = IXGBE_LINK_SPEED_10GB_FULL;
<a name="l00333"></a>00333         *negotiation = <span class="keyword">false</span>;
<a name="l00334"></a>00334         <span class="keywordflow">break</span>;
<a name="l00335"></a>00335 
<a name="l00336"></a>00336     <span class="keywordflow">case</span> IXGBE_AUTOC_LMS_1G_AN:
<a name="l00337"></a>00337         *speed = IXGBE_LINK_SPEED_1GB_FULL;
<a name="l00338"></a>00338         *negotiation = <span class="keyword">true</span>;
<a name="l00339"></a>00339         <span class="keywordflow">break</span>;
<a name="l00340"></a>00340 
<a name="l00341"></a>00341     <span class="keywordflow">case</span> IXGBE_AUTOC_LMS_10G_SERIAL:
<a name="l00342"></a>00342         *speed = IXGBE_LINK_SPEED_10GB_FULL;
<a name="l00343"></a>00343         *negotiation = <span class="keyword">false</span>;
<a name="l00344"></a>00344         <span class="keywordflow">break</span>;
<a name="l00345"></a>00345 
<a name="l00346"></a>00346     <span class="keywordflow">case</span> IXGBE_AUTOC_LMS_KX4_KX_KR:
<a name="l00347"></a>00347     <span class="keywordflow">case</span> IXGBE_AUTOC_LMS_KX4_KX_KR_1G_AN:
<a name="l00348"></a>00348         *speed = IXGBE_LINK_SPEED_UNKNOWN;
<a name="l00349"></a>00349         <span class="keywordflow">if</span> (autoc &amp; IXGBE_AUTOC_KR_SUPP)
<a name="l00350"></a>00350             *speed |= IXGBE_LINK_SPEED_10GB_FULL;
<a name="l00351"></a>00351         <span class="keywordflow">if</span> (autoc &amp; IXGBE_AUTOC_KX4_SUPP)
<a name="l00352"></a>00352             *speed |= IXGBE_LINK_SPEED_10GB_FULL;
<a name="l00353"></a>00353         <span class="keywordflow">if</span> (autoc &amp; IXGBE_AUTOC_KX_SUPP)
<a name="l00354"></a>00354             *speed |= IXGBE_LINK_SPEED_1GB_FULL;
<a name="l00355"></a>00355         *negotiation = <span class="keyword">true</span>;
<a name="l00356"></a>00356         <span class="keywordflow">break</span>;
<a name="l00357"></a>00357 
<a name="l00358"></a>00358     <span class="keywordflow">case</span> IXGBE_AUTOC_LMS_KX4_KX_KR_SGMII:
<a name="l00359"></a>00359         *speed = IXGBE_LINK_SPEED_100_FULL;
<a name="l00360"></a>00360         <span class="keywordflow">if</span> (autoc &amp; IXGBE_AUTOC_KR_SUPP)
<a name="l00361"></a>00361             *speed |= IXGBE_LINK_SPEED_10GB_FULL;
<a name="l00362"></a>00362         <span class="keywordflow">if</span> (autoc &amp; IXGBE_AUTOC_KX4_SUPP)
<a name="l00363"></a>00363             *speed |= IXGBE_LINK_SPEED_10GB_FULL;
<a name="l00364"></a>00364         <span class="keywordflow">if</span> (autoc &amp; IXGBE_AUTOC_KX_SUPP)
<a name="l00365"></a>00365             *speed |= IXGBE_LINK_SPEED_1GB_FULL;
<a name="l00366"></a>00366         *negotiation = <span class="keyword">true</span>;
<a name="l00367"></a>00367         <span class="keywordflow">break</span>;
<a name="l00368"></a>00368 
<a name="l00369"></a>00369     <span class="keywordflow">case</span> IXGBE_AUTOC_LMS_SGMII_1G_100M:
<a name="l00370"></a>00370         *speed = IXGBE_LINK_SPEED_1GB_FULL | IXGBE_LINK_SPEED_100_FULL;
<a name="l00371"></a>00371         *negotiation = <span class="keyword">false</span>;
<a name="l00372"></a>00372         <span class="keywordflow">break</span>;
<a name="l00373"></a>00373 
<a name="l00374"></a>00374     <span class="keywordflow">default</span>:
<a name="l00375"></a>00375         status = IXGBE_ERR_LINK_SETUP;
<a name="l00376"></a>00376         <span class="keywordflow">goto</span> out;
<a name="l00377"></a>00377         <span class="keywordflow">break</span>;
<a name="l00378"></a>00378     }
<a name="l00379"></a>00379 
<a name="l00380"></a>00380     <span class="keywordflow">if</span> (hw-&gt;phy.multispeed_fiber) {
<a name="l00381"></a>00381         *speed |= IXGBE_LINK_SPEED_10GB_FULL |
<a name="l00382"></a>00382                   IXGBE_LINK_SPEED_1GB_FULL;
<a name="l00383"></a>00383         *negotiation = <span class="keyword">true</span>;
<a name="l00384"></a>00384     }
<a name="l00385"></a>00385 
<a name="l00386"></a>00386 out:
<a name="l00387"></a>00387     <span class="keywordflow">return</span> status;
<a name="l00388"></a>00388 }
<a name="l00389"></a>00389 
<a name="l00396"></a>00396 <span class="keyword">enum</span> ixgbe_media_type ixgbe_get_media_type_82599(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw)
<a name="l00397"></a>00397 {
<a name="l00398"></a>00398     <span class="keyword">enum</span> ixgbe_media_type media_type;
<a name="l00399"></a>00399 
<a name="l00400"></a>00400     <span class="comment">/* Detect if there is a copper PHY attached. */</span>
<a name="l00401"></a>00401     <span class="keywordflow">switch</span> (hw-&gt;phy.type) {
<a name="l00402"></a>00402     <span class="keywordflow">case</span> ixgbe_phy_cu_unknown:
<a name="l00403"></a>00403     <span class="keywordflow">case</span> ixgbe_phy_tn:
<a name="l00404"></a>00404     <span class="keywordflow">case</span> ixgbe_phy_aq:
<a name="l00405"></a>00405         media_type = ixgbe_media_type_copper;
<a name="l00406"></a>00406         <span class="keywordflow">goto</span> out;
<a name="l00407"></a>00407     <span class="keywordflow">default</span>:
<a name="l00408"></a>00408         <span class="keywordflow">break</span>;
<a name="l00409"></a>00409     }
<a name="l00410"></a>00410 
<a name="l00411"></a>00411     <span class="keywordflow">switch</span> (hw-&gt;device_id) {
<a name="l00412"></a>00412     <span class="keywordflow">case</span> IXGBE_DEV_ID_82599_KX4:
<a name="l00413"></a>00413     <span class="keywordflow">case</span> IXGBE_DEV_ID_82599_KX4_MEZZ:
<a name="l00414"></a>00414     <span class="keywordflow">case</span> IXGBE_DEV_ID_82599_COMBO_BACKPLANE:
<a name="l00415"></a>00415     <span class="keywordflow">case</span> IXGBE_DEV_ID_82599_KR:
<a name="l00416"></a>00416     <span class="keywordflow">case</span> IXGBE_DEV_ID_82599_BACKPLANE_FCOE:
<a name="l00417"></a>00417     <span class="keywordflow">case</span> IXGBE_DEV_ID_82599_XAUI_LOM:
<a name="l00418"></a>00418         <span class="comment">/* Default device ID is mezzanine card KX/KX4 */</span>
<a name="l00419"></a>00419         media_type = ixgbe_media_type_backplane;
<a name="l00420"></a>00420         <span class="keywordflow">break</span>;
<a name="l00421"></a>00421     <span class="keywordflow">case</span> IXGBE_DEV_ID_82599_SFP:
<a name="l00422"></a>00422     <span class="keywordflow">case</span> IXGBE_DEV_ID_82599_SFP_FCOE:
<a name="l00423"></a>00423     <span class="keywordflow">case</span> IXGBE_DEV_ID_82599_SFP_EM:
<a name="l00424"></a>00424         media_type = ixgbe_media_type_fiber;
<a name="l00425"></a>00425         <span class="keywordflow">break</span>;
<a name="l00426"></a>00426     <span class="keywordflow">case</span> IXGBE_DEV_ID_82599_CX4:
<a name="l00427"></a>00427         media_type = ixgbe_media_type_cx4;
<a name="l00428"></a>00428         <span class="keywordflow">break</span>;
<a name="l00429"></a>00429     <span class="keywordflow">case</span> IXGBE_DEV_ID_82599_T3_LOM:
<a name="l00430"></a>00430         media_type = ixgbe_media_type_copper;
<a name="l00431"></a>00431         <span class="keywordflow">break</span>;
<a name="l00432"></a>00432     <span class="keywordflow">default</span>:
<a name="l00433"></a>00433         media_type = ixgbe_media_type_unknown;
<a name="l00434"></a>00434         <span class="keywordflow">break</span>;
<a name="l00435"></a>00435     }
<a name="l00436"></a>00436 out:
<a name="l00437"></a>00437     <span class="keywordflow">return</span> media_type;
<a name="l00438"></a>00438 }
<a name="l00439"></a>00439 
<a name="l00448"></a>00448 s32 ixgbe_start_mac_link_82599(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw,
<a name="l00449"></a>00449                                <span class="keywordtype">bool</span> autoneg_wait_to_complete)
<a name="l00450"></a>00450 {
<a name="l00451"></a>00451     u32 autoc_reg;
<a name="l00452"></a>00452     u32 links_reg;
<a name="l00453"></a>00453     u32 i;
<a name="l00454"></a>00454     s32 status = 0;
<a name="l00455"></a>00455 
<a name="l00456"></a>00456     <span class="comment">/* Restart link */</span>
<a name="l00457"></a>00457     autoc_reg = IXGBE_READ_REG(hw, IXGBE_AUTOC);
<a name="l00458"></a>00458     autoc_reg |= IXGBE_AUTOC_AN_RESTART;
<a name="l00459"></a>00459     IXGBE_WRITE_REG(hw, IXGBE_AUTOC, autoc_reg);
<a name="l00460"></a>00460 
<a name="l00461"></a>00461     <span class="comment">/* Only poll for autoneg to complete if specified to do so */</span>
<a name="l00462"></a>00462     <span class="keywordflow">if</span> (autoneg_wait_to_complete) {
<a name="l00463"></a>00463         <span class="keywordflow">if</span> ((autoc_reg &amp; IXGBE_AUTOC_LMS_MASK) ==
<a name="l00464"></a>00464              IXGBE_AUTOC_LMS_KX4_KX_KR ||
<a name="l00465"></a>00465             (autoc_reg &amp; IXGBE_AUTOC_LMS_MASK) ==
<a name="l00466"></a>00466              IXGBE_AUTOC_LMS_KX4_KX_KR_1G_AN ||
<a name="l00467"></a>00467             (autoc_reg &amp; IXGBE_AUTOC_LMS_MASK) ==
<a name="l00468"></a>00468              IXGBE_AUTOC_LMS_KX4_KX_KR_SGMII) {
<a name="l00469"></a>00469             links_reg = 0; <span class="comment">/* Just in case Autoneg time = 0 */</span>
<a name="l00470"></a>00470             <span class="keywordflow">for</span> (i = 0; i &lt; IXGBE_AUTO_NEG_TIME; i++) {
<a name="l00471"></a>00471                 links_reg = IXGBE_READ_REG(hw, IXGBE_LINKS);
<a name="l00472"></a>00472                 <span class="keywordflow">if</span> (links_reg &amp; IXGBE_LINKS_KX_AN_COMP)
<a name="l00473"></a>00473                     <span class="keywordflow">break</span>;
<a name="l00474"></a>00474                 msleep(100);
<a name="l00475"></a>00475             }
<a name="l00476"></a>00476             <span class="keywordflow">if</span> (!(links_reg &amp; IXGBE_LINKS_KX_AN_COMP)) {
<a name="l00477"></a>00477                 status = IXGBE_ERR_AUTONEG_NOT_COMPLETE;
<a name="l00478"></a>00478                 hw_dbg(hw, <span class="stringliteral">&quot;Autoneg did not complete.\n&quot;</span>);
<a name="l00479"></a>00479             }
<a name="l00480"></a>00480         }
<a name="l00481"></a>00481     }
<a name="l00482"></a>00482 
<a name="l00483"></a>00483     <span class="comment">/* Add delay to filter out noises during initial link setup */</span>
<a name="l00484"></a>00484     msleep(50);
<a name="l00485"></a>00485 
<a name="l00486"></a>00486     <span class="keywordflow">return</span> status;
<a name="l00487"></a>00487 }
<a name="l00488"></a>00488 
<a name="l00497"></a>00497 <span class="keywordtype">void</span> ixgbe_disable_tx_laser_multispeed_fiber(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw)
<a name="l00498"></a>00498 {
<a name="l00499"></a>00499     u32 esdp_reg = IXGBE_READ_REG(hw, IXGBE_ESDP);
<a name="l00500"></a>00500 
<a name="l00501"></a>00501     <span class="comment">/* Disable tx laser; allow 100us to go dark per spec */</span>
<a name="l00502"></a>00502     esdp_reg |= IXGBE_ESDP_SDP3;
<a name="l00503"></a>00503     IXGBE_WRITE_REG(hw, IXGBE_ESDP, esdp_reg);
<a name="l00504"></a>00504     IXGBE_WRITE_FLUSH(hw);
<a name="l00505"></a>00505     udelay(100);
<a name="l00506"></a>00506 }
<a name="l00507"></a>00507 
<a name="l00516"></a>00516 <span class="keywordtype">void</span> ixgbe_enable_tx_laser_multispeed_fiber(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw)
<a name="l00517"></a>00517 {
<a name="l00518"></a>00518     u32 esdp_reg = IXGBE_READ_REG(hw, IXGBE_ESDP);
<a name="l00519"></a>00519 
<a name="l00520"></a>00520     <span class="comment">/* Enable tx laser; allow 100ms to light up */</span>
<a name="l00521"></a>00521     esdp_reg &amp;= ~IXGBE_ESDP_SDP3;
<a name="l00522"></a>00522     IXGBE_WRITE_REG(hw, IXGBE_ESDP, esdp_reg);
<a name="l00523"></a>00523     IXGBE_WRITE_FLUSH(hw);
<a name="l00524"></a>00524     msleep(100);
<a name="l00525"></a>00525 }
<a name="l00526"></a>00526 
<a name="l00539"></a>00539 <span class="keywordtype">void</span> ixgbe_flap_tx_laser_multispeed_fiber(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw)
<a name="l00540"></a>00540 {
<a name="l00541"></a>00541     <span class="keywordflow">if</span> (hw-&gt;mac.autotry_restart) {
<a name="l00542"></a>00542         ixgbe_disable_tx_laser_multispeed_fiber(hw);
<a name="l00543"></a>00543         ixgbe_enable_tx_laser_multispeed_fiber(hw);
<a name="l00544"></a>00544         hw-&gt;mac.autotry_restart = <span class="keyword">false</span>;
<a name="l00545"></a>00545     }
<a name="l00546"></a>00546 }
<a name="l00547"></a>00547 
<a name="l00557"></a>00557 s32 ixgbe_setup_mac_link_multispeed_fiber(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw,
<a name="l00558"></a>00558                                      ixgbe_link_speed speed, <span class="keywordtype">bool</span> autoneg,
<a name="l00559"></a>00559                                      <span class="keywordtype">bool</span> autoneg_wait_to_complete)
<a name="l00560"></a>00560 {
<a name="l00561"></a>00561     s32 status = 0;
<a name="l00562"></a>00562     ixgbe_link_speed link_speed = IXGBE_LINK_SPEED_UNKNOWN;
<a name="l00563"></a>00563     ixgbe_link_speed highest_link_speed = IXGBE_LINK_SPEED_UNKNOWN;
<a name="l00564"></a>00564     u32 speedcnt = 0;
<a name="l00565"></a>00565     u32 esdp_reg = IXGBE_READ_REG(hw, IXGBE_ESDP);
<a name="l00566"></a>00566     u32 i = 0;
<a name="l00567"></a>00567     <span class="keywordtype">bool</span> link_up = <span class="keyword">false</span>;
<a name="l00568"></a>00568     <span class="keywordtype">bool</span> negotiation;
<a name="l00569"></a>00569 
<a name="l00570"></a>00570     <span class="comment">/* Mask off requested but non-supported speeds */</span>
<a name="l00571"></a>00571     status = ixgbe_get_link_capabilities(hw, &amp;link_speed, &amp;negotiation);
<a name="l00572"></a>00572     <span class="keywordflow">if</span> (status != 0)
<a name="l00573"></a>00573         <span class="keywordflow">return</span> status;
<a name="l00574"></a>00574 
<a name="l00575"></a>00575     speed &amp;= link_speed;
<a name="l00576"></a>00576 
<a name="l00577"></a>00577     <span class="comment">/*</span>
<a name="l00578"></a>00578 <span class="comment">     * Try each speed one by one, highest priority first.  We do this in</span>
<a name="l00579"></a>00579 <span class="comment">     * software because 10gb fiber doesn&#39;t support speed autonegotiation.</span>
<a name="l00580"></a>00580 <span class="comment">     */</span>
<a name="l00581"></a>00581     <span class="keywordflow">if</span> (speed &amp; IXGBE_LINK_SPEED_10GB_FULL) {
<a name="l00582"></a>00582         speedcnt++;
<a name="l00583"></a>00583         highest_link_speed = IXGBE_LINK_SPEED_10GB_FULL;
<a name="l00584"></a>00584 
<a name="l00585"></a>00585         <span class="comment">/* If we already have link at this speed, just jump out */</span>
<a name="l00586"></a>00586         status = ixgbe_check_link(hw, &amp;link_speed, &amp;link_up, <span class="keyword">false</span>);
<a name="l00587"></a>00587         <span class="keywordflow">if</span> (status != 0)
<a name="l00588"></a>00588             <span class="keywordflow">return</span> status;
<a name="l00589"></a>00589 
<a name="l00590"></a>00590         <span class="keywordflow">if</span> ((link_speed == IXGBE_LINK_SPEED_10GB_FULL) &amp;&amp; link_up)
<a name="l00591"></a>00591             <span class="keywordflow">goto</span> out;
<a name="l00592"></a>00592 
<a name="l00593"></a>00593         <span class="comment">/* Set the module link speed */</span>
<a name="l00594"></a>00594         esdp_reg |= (IXGBE_ESDP_SDP5_DIR | IXGBE_ESDP_SDP5);
<a name="l00595"></a>00595         IXGBE_WRITE_REG(hw, IXGBE_ESDP, esdp_reg);
<a name="l00596"></a>00596         IXGBE_WRITE_FLUSH(hw);
<a name="l00597"></a>00597 
<a name="l00598"></a>00598         <span class="comment">/* Allow module to change analog characteristics (1G-&gt;10G) */</span>
<a name="l00599"></a>00599         msleep(40);
<a name="l00600"></a>00600 
<a name="l00601"></a>00601         status = ixgbe_setup_mac_link_82599(hw,
<a name="l00602"></a>00602                         IXGBE_LINK_SPEED_10GB_FULL,
<a name="l00603"></a>00603                         autoneg,
<a name="l00604"></a>00604                         autoneg_wait_to_complete);
<a name="l00605"></a>00605         <span class="keywordflow">if</span> (status != 0)
<a name="l00606"></a>00606             <span class="keywordflow">return</span> status;
<a name="l00607"></a>00607 
<a name="l00608"></a>00608         <span class="comment">/* Flap the tx laser if it has not already been done */</span>
<a name="l00609"></a>00609         ixgbe_flap_tx_laser(hw);
<a name="l00610"></a>00610 
<a name="l00611"></a>00611         <span class="comment">/*</span>
<a name="l00612"></a>00612 <span class="comment">         * Wait for the controller to acquire link.  Per IEEE 802.3ap,</span>
<a name="l00613"></a>00613 <span class="comment">         * Section 73.10.2, we may have to wait up to 500ms if KR is</span>
<a name="l00614"></a>00614 <span class="comment">         * attempted.  82599 uses the same timing for 10g SFI.</span>
<a name="l00615"></a>00615 <span class="comment">         */</span>
<a name="l00616"></a>00616         <span class="keywordflow">for</span> (i = 0; i &lt; 5; i++) {
<a name="l00617"></a>00617             <span class="comment">/* Wait for the link partner to also set speed */</span>
<a name="l00618"></a>00618             msleep(100);
<a name="l00619"></a>00619 
<a name="l00620"></a>00620             <span class="comment">/* If we have link, just jump out */</span>
<a name="l00621"></a>00621             status = ixgbe_check_link(hw, &amp;link_speed,
<a name="l00622"></a>00622                                       &amp;link_up, <span class="keyword">false</span>);
<a name="l00623"></a>00623             <span class="keywordflow">if</span> (status != 0)
<a name="l00624"></a>00624                 <span class="keywordflow">return</span> status;
<a name="l00625"></a>00625 
<a name="l00626"></a>00626             <span class="keywordflow">if</span> (link_up)
<a name="l00627"></a>00627                 <span class="keywordflow">goto</span> out;
<a name="l00628"></a>00628         }
<a name="l00629"></a>00629     }
<a name="l00630"></a>00630 
<a name="l00631"></a>00631     <span class="keywordflow">if</span> (speed &amp; IXGBE_LINK_SPEED_1GB_FULL) {
<a name="l00632"></a>00632         speedcnt++;
<a name="l00633"></a>00633         <span class="keywordflow">if</span> (highest_link_speed == IXGBE_LINK_SPEED_UNKNOWN)
<a name="l00634"></a>00634             highest_link_speed = IXGBE_LINK_SPEED_1GB_FULL;
<a name="l00635"></a>00635 
<a name="l00636"></a>00636         <span class="comment">/* If we already have link at this speed, just jump out */</span>
<a name="l00637"></a>00637         status = ixgbe_check_link(hw, &amp;link_speed, &amp;link_up, <span class="keyword">false</span>);
<a name="l00638"></a>00638         <span class="keywordflow">if</span> (status != 0)
<a name="l00639"></a>00639             <span class="keywordflow">return</span> status;
<a name="l00640"></a>00640 
<a name="l00641"></a>00641         <span class="keywordflow">if</span> ((link_speed == IXGBE_LINK_SPEED_1GB_FULL) &amp;&amp; link_up)
<a name="l00642"></a>00642             <span class="keywordflow">goto</span> out;
<a name="l00643"></a>00643 
<a name="l00644"></a>00644         <span class="comment">/* Set the module link speed */</span>
<a name="l00645"></a>00645         esdp_reg &amp;= ~IXGBE_ESDP_SDP5;
<a name="l00646"></a>00646         esdp_reg |= IXGBE_ESDP_SDP5_DIR;
<a name="l00647"></a>00647         IXGBE_WRITE_REG(hw, IXGBE_ESDP, esdp_reg);
<a name="l00648"></a>00648         IXGBE_WRITE_FLUSH(hw);
<a name="l00649"></a>00649 
<a name="l00650"></a>00650         <span class="comment">/* Allow module to change analog characteristics (10G-&gt;1G) */</span>
<a name="l00651"></a>00651         msleep(40);
<a name="l00652"></a>00652 
<a name="l00653"></a>00653         status = ixgbe_setup_mac_link_82599(hw,
<a name="l00654"></a>00654                             IXGBE_LINK_SPEED_1GB_FULL,
<a name="l00655"></a>00655                             autoneg,
<a name="l00656"></a>00656                             autoneg_wait_to_complete);
<a name="l00657"></a>00657         <span class="keywordflow">if</span> (status != 0)
<a name="l00658"></a>00658             <span class="keywordflow">return</span> status;
<a name="l00659"></a>00659 
<a name="l00660"></a>00660         <span class="comment">/* Flap the tx laser if it has not already been done */</span>
<a name="l00661"></a>00661         ixgbe_flap_tx_laser(hw);
<a name="l00662"></a>00662 
<a name="l00663"></a>00663         <span class="comment">/* Wait for the link partner to also set speed */</span>
<a name="l00664"></a>00664         msleep(100);
<a name="l00665"></a>00665 
<a name="l00666"></a>00666         <span class="comment">/* If we have link, just jump out */</span>
<a name="l00667"></a>00667         status = ixgbe_check_link(hw, &amp;link_speed, &amp;link_up, <span class="keyword">false</span>);
<a name="l00668"></a>00668         <span class="keywordflow">if</span> (status != 0)
<a name="l00669"></a>00669             <span class="keywordflow">return</span> status;
<a name="l00670"></a>00670 
<a name="l00671"></a>00671         <span class="keywordflow">if</span> (link_up)
<a name="l00672"></a>00672             <span class="keywordflow">goto</span> out;
<a name="l00673"></a>00673     }
<a name="l00674"></a>00674 
<a name="l00675"></a>00675     <span class="comment">/*</span>
<a name="l00676"></a>00676 <span class="comment">     * We didn&#39;t get link.  Configure back to the highest speed we tried,</span>
<a name="l00677"></a>00677 <span class="comment">     * (if there was more than one).  We call ourselves back with just the</span>
<a name="l00678"></a>00678 <span class="comment">     * single highest speed that the user requested.</span>
<a name="l00679"></a>00679 <span class="comment">     */</span>
<a name="l00680"></a>00680     <span class="keywordflow">if</span> (speedcnt &gt; 1)
<a name="l00681"></a>00681         status = ixgbe_setup_mac_link_multispeed_fiber(hw,
<a name="l00682"></a>00682                 highest_link_speed, autoneg, autoneg_wait_to_complete);
<a name="l00683"></a>00683 
<a name="l00684"></a>00684 out:
<a name="l00685"></a>00685     <span class="comment">/* Set autoneg_advertised value based on input link speed */</span>
<a name="l00686"></a>00686     hw-&gt;phy.autoneg_advertised = 0;
<a name="l00687"></a>00687 
<a name="l00688"></a>00688     <span class="keywordflow">if</span> (speed &amp; IXGBE_LINK_SPEED_10GB_FULL)
<a name="l00689"></a>00689         hw-&gt;phy.autoneg_advertised |= IXGBE_LINK_SPEED_10GB_FULL;
<a name="l00690"></a>00690 
<a name="l00691"></a>00691     <span class="keywordflow">if</span> (speed &amp; IXGBE_LINK_SPEED_1GB_FULL)
<a name="l00692"></a>00692         hw-&gt;phy.autoneg_advertised |= IXGBE_LINK_SPEED_1GB_FULL;
<a name="l00693"></a>00693 
<a name="l00694"></a>00694     <span class="keywordflow">return</span> status;
<a name="l00695"></a>00695 }
<a name="l00696"></a>00696 
<a name="l00706"></a>00706 s32 ixgbe_setup_mac_link_smartspeed(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw,
<a name="l00707"></a>00707                      ixgbe_link_speed speed, <span class="keywordtype">bool</span> autoneg,
<a name="l00708"></a>00708                      <span class="keywordtype">bool</span> autoneg_wait_to_complete)
<a name="l00709"></a>00709 {
<a name="l00710"></a>00710     s32 status = 0;
<a name="l00711"></a>00711     ixgbe_link_speed link_speed = IXGBE_LINK_SPEED_UNKNOWN;
<a name="l00712"></a>00712     s32 i, j;
<a name="l00713"></a>00713     <span class="keywordtype">bool</span> link_up = <span class="keyword">false</span>;
<a name="l00714"></a>00714     u32 autoc_reg = IXGBE_READ_REG(hw, IXGBE_AUTOC);
<a name="l00715"></a>00715 
<a name="l00716"></a>00716      <span class="comment">/* Set autoneg_advertised value based on input link speed */</span>
<a name="l00717"></a>00717     hw-&gt;phy.autoneg_advertised = 0;
<a name="l00718"></a>00718 
<a name="l00719"></a>00719     <span class="keywordflow">if</span> (speed &amp; IXGBE_LINK_SPEED_10GB_FULL)
<a name="l00720"></a>00720         hw-&gt;phy.autoneg_advertised |= IXGBE_LINK_SPEED_10GB_FULL;
<a name="l00721"></a>00721 
<a name="l00722"></a>00722     <span class="keywordflow">if</span> (speed &amp; IXGBE_LINK_SPEED_1GB_FULL)
<a name="l00723"></a>00723         hw-&gt;phy.autoneg_advertised |= IXGBE_LINK_SPEED_1GB_FULL;
<a name="l00724"></a>00724 
<a name="l00725"></a>00725     <span class="keywordflow">if</span> (speed &amp; IXGBE_LINK_SPEED_100_FULL)
<a name="l00726"></a>00726         hw-&gt;phy.autoneg_advertised |= IXGBE_LINK_SPEED_100_FULL;
<a name="l00727"></a>00727 
<a name="l00728"></a>00728     <span class="comment">/*</span>
<a name="l00729"></a>00729 <span class="comment">     * Implement Intel SmartSpeed algorithm.  SmartSpeed will reduce the</span>
<a name="l00730"></a>00730 <span class="comment">     * autoneg advertisement if link is unable to be established at the</span>
<a name="l00731"></a>00731 <span class="comment">     * highest negotiated rate.  This can sometimes happen due to integrity</span>
<a name="l00732"></a>00732 <span class="comment">     * issues with the physical media connection.</span>
<a name="l00733"></a>00733 <span class="comment">     */</span>
<a name="l00734"></a>00734 
<a name="l00735"></a>00735     <span class="comment">/* First, try to get link with full advertisement */</span>
<a name="l00736"></a>00736     hw-&gt;phy.smart_speed_active = <span class="keyword">false</span>;
<a name="l00737"></a>00737     <span class="keywordflow">for</span> (j = 0; j &lt; IXGBE_SMARTSPEED_MAX_RETRIES; j++) {
<a name="l00738"></a>00738         status = ixgbe_setup_mac_link_82599(hw, speed, autoneg,
<a name="l00739"></a>00739                             autoneg_wait_to_complete);
<a name="l00740"></a>00740         <span class="keywordflow">if</span> (status != 0)
<a name="l00741"></a>00741             <span class="keywordflow">goto</span> out;
<a name="l00742"></a>00742 
<a name="l00743"></a>00743         <span class="comment">/*</span>
<a name="l00744"></a>00744 <span class="comment">         * Wait for the controller to acquire link.  Per IEEE 802.3ap,</span>
<a name="l00745"></a>00745 <span class="comment">         * Section 73.10.2, we may have to wait up to 500ms if KR is</span>
<a name="l00746"></a>00746 <span class="comment">         * attempted, or 200ms if KX/KX4/BX/BX4 is attempted, per</span>
<a name="l00747"></a>00747 <span class="comment">         * Table 9 in the AN MAS.</span>
<a name="l00748"></a>00748 <span class="comment">         */</span>
<a name="l00749"></a>00749         <span class="keywordflow">for</span> (i = 0; i &lt; 5; i++) {
<a name="l00750"></a>00750             msleep(100);
<a name="l00751"></a>00751 
<a name="l00752"></a>00752             <span class="comment">/* If we have link, just jump out */</span>
<a name="l00753"></a>00753             status = ixgbe_check_link(hw, &amp;link_speed, &amp;link_up,
<a name="l00754"></a>00754                           <span class="keyword">false</span>);
<a name="l00755"></a>00755             <span class="keywordflow">if</span> (status != 0)
<a name="l00756"></a>00756                 <span class="keywordflow">goto</span> out;
<a name="l00757"></a>00757 
<a name="l00758"></a>00758             <span class="keywordflow">if</span> (link_up)
<a name="l00759"></a>00759                 <span class="keywordflow">goto</span> out;
<a name="l00760"></a>00760         }
<a name="l00761"></a>00761     }
<a name="l00762"></a>00762 
<a name="l00763"></a>00763     <span class="comment">/*</span>
<a name="l00764"></a>00764 <span class="comment">     * We didn&#39;t get link.  If we advertised KR plus one of KX4/KX</span>
<a name="l00765"></a>00765 <span class="comment">     * (or BX4/BX), then disable KR and try again.</span>
<a name="l00766"></a>00766 <span class="comment">     */</span>
<a name="l00767"></a>00767     <span class="keywordflow">if</span> (((autoc_reg &amp; IXGBE_AUTOC_KR_SUPP) == 0) ||
<a name="l00768"></a>00768         ((autoc_reg &amp; IXGBE_AUTOC_KX4_KX_SUPP_MASK) == 0))
<a name="l00769"></a>00769         <span class="keywordflow">goto</span> out;
<a name="l00770"></a>00770 
<a name="l00771"></a>00771     <span class="comment">/* Turn SmartSpeed on to disable KR support */</span>
<a name="l00772"></a>00772     hw-&gt;phy.smart_speed_active = <span class="keyword">true</span>;
<a name="l00773"></a>00773     status = ixgbe_setup_mac_link_82599(hw, speed, autoneg,
<a name="l00774"></a>00774                         autoneg_wait_to_complete);
<a name="l00775"></a>00775     <span class="keywordflow">if</span> (status != 0)
<a name="l00776"></a>00776         <span class="keywordflow">goto</span> out;
<a name="l00777"></a>00777 
<a name="l00778"></a>00778     <span class="comment">/*</span>
<a name="l00779"></a>00779 <span class="comment">     * Wait for the controller to acquire link.  600ms will allow for</span>
<a name="l00780"></a>00780 <span class="comment">     * the AN link_fail_inhibit_timer as well for multiple cycles of</span>
<a name="l00781"></a>00781 <span class="comment">     * parallel detect, both 10g and 1g. This allows for the maximum</span>
<a name="l00782"></a>00782 <span class="comment">     * connect attempts as defined in the AN MAS table 73-7.</span>
<a name="l00783"></a>00783 <span class="comment">     */</span>
<a name="l00784"></a>00784     <span class="keywordflow">for</span> (i = 0; i &lt; 6; i++) {
<a name="l00785"></a>00785         msleep(100);
<a name="l00786"></a>00786 
<a name="l00787"></a>00787         <span class="comment">/* If we have link, just jump out */</span>
<a name="l00788"></a>00788         status = ixgbe_check_link(hw, &amp;link_speed, &amp;link_up, <span class="keyword">false</span>);
<a name="l00789"></a>00789         <span class="keywordflow">if</span> (status != 0)
<a name="l00790"></a>00790             <span class="keywordflow">goto</span> out;
<a name="l00791"></a>00791 
<a name="l00792"></a>00792         <span class="keywordflow">if</span> (link_up)
<a name="l00793"></a>00793             <span class="keywordflow">goto</span> out;
<a name="l00794"></a>00794     }
<a name="l00795"></a>00795 
<a name="l00796"></a>00796     <span class="comment">/* We didn&#39;t get link.  Turn SmartSpeed back off. */</span>
<a name="l00797"></a>00797     hw-&gt;phy.smart_speed_active = <span class="keyword">false</span>;
<a name="l00798"></a>00798     status = ixgbe_setup_mac_link_82599(hw, speed, autoneg,
<a name="l00799"></a>00799                         autoneg_wait_to_complete);
<a name="l00800"></a>00800 
<a name="l00801"></a>00801 out:
<a name="l00802"></a>00802     <span class="keywordflow">if</span> (link_up &amp;&amp; (link_speed == IXGBE_LINK_SPEED_1GB_FULL))
<a name="l00803"></a>00803         hw_dbg(hw, <span class="stringliteral">&quot;Smartspeed has downgraded the link speed &quot;</span>
<a name="l00804"></a>00804         <span class="stringliteral">&quot;from the maximum advertised\n&quot;</span>);
<a name="l00805"></a>00805     <span class="keywordflow">return</span> status;
<a name="l00806"></a>00806 }
<a name="l00807"></a>00807 
<a name="l00817"></a>00817 s32 ixgbe_setup_mac_link_82599(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw,
<a name="l00818"></a>00818                                      ixgbe_link_speed speed, <span class="keywordtype">bool</span> autoneg,
<a name="l00819"></a>00819                                      <span class="keywordtype">bool</span> autoneg_wait_to_complete)
<a name="l00820"></a>00820 {
<a name="l00821"></a>00821     s32 status = 0;
<a name="l00822"></a>00822     u32 autoc = IXGBE_READ_REG(hw, IXGBE_AUTOC);
<a name="l00823"></a>00823     u32 autoc2 = IXGBE_READ_REG(hw, IXGBE_AUTOC2);
<a name="l00824"></a>00824     u32 start_autoc = autoc;
<a name="l00825"></a>00825     u32 orig_autoc = 0;
<a name="l00826"></a>00826     u32 link_mode = autoc &amp; IXGBE_AUTOC_LMS_MASK;
<a name="l00827"></a>00827     u32 pma_pmd_1g = autoc &amp; IXGBE_AUTOC_1G_PMA_PMD_MASK;
<a name="l00828"></a>00828     u32 pma_pmd_10g_serial = autoc2 &amp; IXGBE_AUTOC2_10G_SERIAL_PMA_PMD_MASK;
<a name="l00829"></a>00829     u32 links_reg;
<a name="l00830"></a>00830     u32 i;
<a name="l00831"></a>00831     ixgbe_link_speed link_capabilities = IXGBE_LINK_SPEED_UNKNOWN;
<a name="l00832"></a>00832 
<a name="l00833"></a>00833     <span class="comment">/* Check to see if speed passed in is supported. */</span>
<a name="l00834"></a>00834     status = ixgbe_get_link_capabilities(hw, &amp;link_capabilities, &amp;autoneg);
<a name="l00835"></a>00835     <span class="keywordflow">if</span> (status != 0)
<a name="l00836"></a>00836         <span class="keywordflow">goto</span> out;
<a name="l00837"></a>00837 
<a name="l00838"></a>00838     speed &amp;= link_capabilities;
<a name="l00839"></a>00839 
<a name="l00840"></a>00840     <span class="keywordflow">if</span> (speed == IXGBE_LINK_SPEED_UNKNOWN) {
<a name="l00841"></a>00841         status = IXGBE_ERR_LINK_SETUP;
<a name="l00842"></a>00842         <span class="keywordflow">goto</span> out;
<a name="l00843"></a>00843     }
<a name="l00844"></a>00844 
<a name="l00845"></a>00845     <span class="comment">/* Use stored value (EEPROM defaults) of AUTOC to find KR/KX4 support*/</span>
<a name="l00846"></a>00846     <span class="keywordflow">if</span> (hw-&gt;mac.orig_link_settings_stored)
<a name="l00847"></a>00847         orig_autoc = hw-&gt;mac.orig_autoc;
<a name="l00848"></a>00848     <span class="keywordflow">else</span>
<a name="l00849"></a>00849         orig_autoc = autoc;
<a name="l00850"></a>00850 
<a name="l00851"></a>00851     <span class="keywordflow">if</span> (link_mode == IXGBE_AUTOC_LMS_KX4_KX_KR ||
<a name="l00852"></a>00852         link_mode == IXGBE_AUTOC_LMS_KX4_KX_KR_1G_AN ||
<a name="l00853"></a>00853         link_mode == IXGBE_AUTOC_LMS_KX4_KX_KR_SGMII) {
<a name="l00854"></a>00854         <span class="comment">/* Set KX4/KX/KR support according to speed requested */</span>
<a name="l00855"></a>00855         autoc &amp;= ~(IXGBE_AUTOC_KX4_KX_SUPP_MASK | IXGBE_AUTOC_KR_SUPP);
<a name="l00856"></a>00856         <span class="keywordflow">if</span> (speed &amp; IXGBE_LINK_SPEED_10GB_FULL)
<a name="l00857"></a>00857             <span class="keywordflow">if</span> (orig_autoc &amp; IXGBE_AUTOC_KX4_SUPP)
<a name="l00858"></a>00858                 autoc |= IXGBE_AUTOC_KX4_SUPP;
<a name="l00859"></a>00859             <span class="keywordflow">if</span> ((orig_autoc &amp; IXGBE_AUTOC_KR_SUPP) &amp;&amp;
<a name="l00860"></a>00860                 (hw-&gt;phy.smart_speed_active == <span class="keyword">false</span>))
<a name="l00861"></a>00861                 autoc |= IXGBE_AUTOC_KR_SUPP;
<a name="l00862"></a>00862         <span class="keywordflow">if</span> (speed &amp; IXGBE_LINK_SPEED_1GB_FULL)
<a name="l00863"></a>00863             autoc |= IXGBE_AUTOC_KX_SUPP;
<a name="l00864"></a>00864     } <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((pma_pmd_1g == IXGBE_AUTOC_1G_SFI) &amp;&amp;
<a name="l00865"></a>00865                (link_mode == IXGBE_AUTOC_LMS_1G_LINK_NO_AN ||
<a name="l00866"></a>00866                 link_mode == IXGBE_AUTOC_LMS_1G_AN)) {
<a name="l00867"></a>00867         <span class="comment">/* Switch from 1G SFI to 10G SFI if requested */</span>
<a name="l00868"></a>00868         <span class="keywordflow">if</span> ((speed == IXGBE_LINK_SPEED_10GB_FULL) &amp;&amp;
<a name="l00869"></a>00869             (pma_pmd_10g_serial == IXGBE_AUTOC2_10G_SFI)) {
<a name="l00870"></a>00870             autoc &amp;= ~IXGBE_AUTOC_LMS_MASK;
<a name="l00871"></a>00871             autoc |= IXGBE_AUTOC_LMS_10G_SERIAL;
<a name="l00872"></a>00872         }
<a name="l00873"></a>00873     } <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((pma_pmd_10g_serial == IXGBE_AUTOC2_10G_SFI) &amp;&amp;
<a name="l00874"></a>00874                (link_mode == IXGBE_AUTOC_LMS_10G_SERIAL)) {
<a name="l00875"></a>00875         <span class="comment">/* Switch from 10G SFI to 1G SFI if requested */</span>
<a name="l00876"></a>00876         <span class="keywordflow">if</span> ((speed == IXGBE_LINK_SPEED_1GB_FULL) &amp;&amp;
<a name="l00877"></a>00877             (pma_pmd_1g == IXGBE_AUTOC_1G_SFI)) {
<a name="l00878"></a>00878             autoc &amp;= ~IXGBE_AUTOC_LMS_MASK;
<a name="l00879"></a>00879             <span class="keywordflow">if</span> (autoneg)
<a name="l00880"></a>00880                 autoc |= IXGBE_AUTOC_LMS_1G_AN;
<a name="l00881"></a>00881             <span class="keywordflow">else</span>
<a name="l00882"></a>00882                 autoc |= IXGBE_AUTOC_LMS_1G_LINK_NO_AN;
<a name="l00883"></a>00883         }
<a name="l00884"></a>00884     }
<a name="l00885"></a>00885 
<a name="l00886"></a>00886     <span class="keywordflow">if</span> (autoc != start_autoc) {
<a name="l00887"></a>00887         <span class="comment">/* Restart link */</span>
<a name="l00888"></a>00888         autoc |= IXGBE_AUTOC_AN_RESTART;
<a name="l00889"></a>00889         IXGBE_WRITE_REG(hw, IXGBE_AUTOC, autoc);
<a name="l00890"></a>00890 
<a name="l00891"></a>00891         <span class="comment">/* Only poll for autoneg to complete if specified to do so */</span>
<a name="l00892"></a>00892         <span class="keywordflow">if</span> (autoneg_wait_to_complete) {
<a name="l00893"></a>00893             <span class="keywordflow">if</span> (link_mode == IXGBE_AUTOC_LMS_KX4_KX_KR ||
<a name="l00894"></a>00894                 link_mode == IXGBE_AUTOC_LMS_KX4_KX_KR_1G_AN ||
<a name="l00895"></a>00895                 link_mode == IXGBE_AUTOC_LMS_KX4_KX_KR_SGMII) {
<a name="l00896"></a>00896                 links_reg = 0; <span class="comment">/*Just in case Autoneg time=0*/</span>
<a name="l00897"></a>00897                 <span class="keywordflow">for</span> (i = 0; i &lt; IXGBE_AUTO_NEG_TIME; i++) {
<a name="l00898"></a>00898                     links_reg =
<a name="l00899"></a>00899                            IXGBE_READ_REG(hw, IXGBE_LINKS);
<a name="l00900"></a>00900                     <span class="keywordflow">if</span> (links_reg &amp; IXGBE_LINKS_KX_AN_COMP)
<a name="l00901"></a>00901                         <span class="keywordflow">break</span>;
<a name="l00902"></a>00902                     msleep(100);
<a name="l00903"></a>00903                 }
<a name="l00904"></a>00904                 <span class="keywordflow">if</span> (!(links_reg &amp; IXGBE_LINKS_KX_AN_COMP)) {
<a name="l00905"></a>00905                     status =
<a name="l00906"></a>00906                         IXGBE_ERR_AUTONEG_NOT_COMPLETE;
<a name="l00907"></a>00907                     hw_dbg(hw, <span class="stringliteral">&quot;Autoneg did not complete.\n&quot;</span>);
<a name="l00908"></a>00908                 }
<a name="l00909"></a>00909             }
<a name="l00910"></a>00910         }
<a name="l00911"></a>00911 
<a name="l00912"></a>00912         <span class="comment">/* Add delay to filter out noises during initial link setup */</span>
<a name="l00913"></a>00913         msleep(50);
<a name="l00914"></a>00914     }
<a name="l00915"></a>00915 
<a name="l00916"></a>00916 out:
<a name="l00917"></a>00917     <span class="keywordflow">return</span> status;
<a name="l00918"></a>00918 }
<a name="l00919"></a>00919 
<a name="l00929"></a>00929 <span class="keyword">static</span> s32 ixgbe_setup_copper_link_82599(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw,
<a name="l00930"></a>00930                                                ixgbe_link_speed speed,
<a name="l00931"></a>00931                                                <span class="keywordtype">bool</span> autoneg,
<a name="l00932"></a>00932                                                <span class="keywordtype">bool</span> autoneg_wait_to_complete)
<a name="l00933"></a>00933 {
<a name="l00934"></a>00934     s32 status;
<a name="l00935"></a>00935 
<a name="l00936"></a>00936     <span class="comment">/* Setup the PHY according to input speed */</span>
<a name="l00937"></a>00937     status = hw-&gt;phy.ops.setup_link_speed(hw, speed, autoneg,
<a name="l00938"></a>00938                                           autoneg_wait_to_complete);
<a name="l00939"></a>00939     <span class="comment">/* Set up MAC */</span>
<a name="l00940"></a>00940     ixgbe_start_mac_link_82599(hw, autoneg_wait_to_complete);
<a name="l00941"></a>00941 
<a name="l00942"></a>00942     <span class="keywordflow">return</span> status;
<a name="l00943"></a>00943 }
<a name="l00944"></a>00944 
<a name="l00953"></a>00953 s32 ixgbe_reset_hw_82599(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw)
<a name="l00954"></a>00954 {
<a name="l00955"></a>00955     s32 status = 0;
<a name="l00956"></a>00956     u32 ctrl;
<a name="l00957"></a>00957     u32 i;
<a name="l00958"></a>00958     u32 autoc;
<a name="l00959"></a>00959     u32 autoc2;
<a name="l00960"></a>00960 
<a name="l00961"></a>00961     <span class="comment">/* Call adapter stop to disable tx/rx and clear interrupts */</span>
<a name="l00962"></a>00962     hw-&gt;mac.ops.stop_adapter(hw);
<a name="l00963"></a>00963 
<a name="l00964"></a>00964     <span class="comment">/* PHY ops must be identified and initialized prior to reset */</span>
<a name="l00965"></a>00965 
<a name="l00966"></a>00966     <span class="comment">/* Identify PHY and related function pointers */</span>
<a name="l00967"></a>00967     status = hw-&gt;phy.ops.init(hw);
<a name="l00968"></a>00968 
<a name="l00969"></a>00969     <span class="keywordflow">if</span> (status == IXGBE_ERR_SFP_NOT_SUPPORTED)
<a name="l00970"></a>00970         <span class="keywordflow">goto</span> reset_hw_out;
<a name="l00971"></a>00971 
<a name="l00972"></a>00972     <span class="comment">/* Setup SFP module if there is one present. */</span>
<a name="l00973"></a>00973     <span class="keywordflow">if</span> (hw-&gt;phy.sfp_setup_needed) {
<a name="l00974"></a>00974         status = hw-&gt;mac.ops.setup_sfp(hw);
<a name="l00975"></a>00975         hw-&gt;phy.sfp_setup_needed = <span class="keyword">false</span>;
<a name="l00976"></a>00976     }
<a name="l00977"></a>00977 
<a name="l00978"></a>00978     <span class="keywordflow">if</span> (status == IXGBE_ERR_SFP_NOT_SUPPORTED)
<a name="l00979"></a>00979         <span class="keywordflow">goto</span> reset_hw_out;
<a name="l00980"></a>00980 
<a name="l00981"></a>00981     <span class="comment">/* Reset PHY */</span>
<a name="l00982"></a>00982     <span class="keywordflow">if</span> (hw-&gt;phy.reset_disable == <span class="keyword">false</span> &amp;&amp; hw-&gt;phy.ops.reset != NULL)
<a name="l00983"></a>00983         hw-&gt;phy.ops.reset(hw);
<a name="l00984"></a>00984 
<a name="l00985"></a>00985     <span class="comment">/*</span>
<a name="l00986"></a>00986 <span class="comment">     * Prevent the PCI-E bus from from hanging by disabling PCI-E master</span>
<a name="l00987"></a>00987 <span class="comment">     * access and verify no pending requests before reset</span>
<a name="l00988"></a>00988 <span class="comment">     */</span>
<a name="l00989"></a>00989     ixgbe_disable_pcie_master(hw);
<a name="l00990"></a>00990 
<a name="l00991"></a>00991 mac_reset_top:
<a name="l00992"></a>00992     <span class="comment">/*</span>
<a name="l00993"></a>00993 <span class="comment">     * Issue global reset to the MAC.  This needs to be a SW reset.</span>
<a name="l00994"></a>00994 <span class="comment">     * If link reset is used, it might reset the MAC when mng is using it</span>
<a name="l00995"></a>00995 <span class="comment">     */</span>
<a name="l00996"></a>00996     ctrl = IXGBE_READ_REG(hw, IXGBE_CTRL);
<a name="l00997"></a>00997     IXGBE_WRITE_REG(hw, IXGBE_CTRL, (ctrl | IXGBE_CTRL_RST));
<a name="l00998"></a>00998     IXGBE_WRITE_FLUSH(hw);
<a name="l00999"></a>00999 
<a name="l01000"></a>01000     <span class="comment">/* Poll for reset bit to self-clear indicating reset is complete */</span>
<a name="l01001"></a>01001     <span class="keywordflow">for</span> (i = 0; i &lt; 10; i++) {
<a name="l01002"></a>01002         udelay(1);
<a name="l01003"></a>01003         ctrl = IXGBE_READ_REG(hw, IXGBE_CTRL);
<a name="l01004"></a>01004         <span class="keywordflow">if</span> (!(ctrl &amp; IXGBE_CTRL_RST))
<a name="l01005"></a>01005             <span class="keywordflow">break</span>;
<a name="l01006"></a>01006     }
<a name="l01007"></a>01007     <span class="keywordflow">if</span> (ctrl &amp; IXGBE_CTRL_RST) {
<a name="l01008"></a>01008         status = IXGBE_ERR_RESET_FAILED;
<a name="l01009"></a>01009         hw_dbg(hw, <span class="stringliteral">&quot;Reset polling failed to complete.\n&quot;</span>);
<a name="l01010"></a>01010     }
<a name="l01011"></a>01011 
<a name="l01012"></a>01012     <span class="comment">/*</span>
<a name="l01013"></a>01013 <span class="comment">     * Double resets are required for recovery from certain error</span>
<a name="l01014"></a>01014 <span class="comment">     * conditions.  Between resets, it is necessary to stall to allow time</span>
<a name="l01015"></a>01015 <span class="comment">     * for any pending HW events to complete.  We use 1usec since that is</span>
<a name="l01016"></a>01016 <span class="comment">     * what is needed for ixgbe_disable_pcie_master().  The second reset</span>
<a name="l01017"></a>01017 <span class="comment">     * then clears out any effects of those events.</span>
<a name="l01018"></a>01018 <span class="comment">     */</span>
<a name="l01019"></a>01019     <span class="keywordflow">if</span> (hw-&gt;mac.flags &amp; IXGBE_FLAGS_DOUBLE_RESET_REQUIRED) {
<a name="l01020"></a>01020         hw-&gt;mac.flags &amp;= ~IXGBE_FLAGS_DOUBLE_RESET_REQUIRED;
<a name="l01021"></a>01021         udelay(1);
<a name="l01022"></a>01022         <span class="keywordflow">goto</span> mac_reset_top;
<a name="l01023"></a>01023     }
<a name="l01024"></a>01024 
<a name="l01025"></a>01025     msleep(50);
<a name="l01026"></a>01026 
<a name="l01027"></a>01027     <span class="comment">/*</span>
<a name="l01028"></a>01028 <span class="comment">     * Store the original AUTOC/AUTOC2 values if they have not been</span>
<a name="l01029"></a>01029 <span class="comment">     * stored off yet.  Otherwise restore the stored original</span>
<a name="l01030"></a>01030 <span class="comment">     * values since the reset operation sets back to defaults.</span>
<a name="l01031"></a>01031 <span class="comment">     */</span>
<a name="l01032"></a>01032     autoc = IXGBE_READ_REG(hw, IXGBE_AUTOC);
<a name="l01033"></a>01033     autoc2 = IXGBE_READ_REG(hw, IXGBE_AUTOC2);
<a name="l01034"></a>01034     <span class="keywordflow">if</span> (hw-&gt;mac.orig_link_settings_stored == <span class="keyword">false</span>) {
<a name="l01035"></a>01035         hw-&gt;mac.orig_autoc = autoc;
<a name="l01036"></a>01036         hw-&gt;mac.orig_autoc2 = autoc2;
<a name="l01037"></a>01037         hw-&gt;mac.orig_link_settings_stored = <span class="keyword">true</span>;
<a name="l01038"></a>01038     } <span class="keywordflow">else</span> {
<a name="l01039"></a>01039         <span class="keywordflow">if</span> (autoc != hw-&gt;mac.orig_autoc)
<a name="l01040"></a>01040             IXGBE_WRITE_REG(hw, IXGBE_AUTOC, (hw-&gt;mac.orig_autoc |
<a name="l01041"></a>01041                     IXGBE_AUTOC_AN_RESTART));
<a name="l01042"></a>01042 
<a name="l01043"></a>01043         <span class="keywordflow">if</span> ((autoc2 &amp; IXGBE_AUTOC2_UPPER_MASK) !=
<a name="l01044"></a>01044             (hw-&gt;mac.orig_autoc2 &amp; IXGBE_AUTOC2_UPPER_MASK)) {
<a name="l01045"></a>01045             autoc2 &amp;= ~IXGBE_AUTOC2_UPPER_MASK;
<a name="l01046"></a>01046             autoc2 |= (hw-&gt;mac.orig_autoc2 &amp;
<a name="l01047"></a>01047                        IXGBE_AUTOC2_UPPER_MASK);
<a name="l01048"></a>01048             IXGBE_WRITE_REG(hw, IXGBE_AUTOC2, autoc2);
<a name="l01049"></a>01049         }
<a name="l01050"></a>01050     }
<a name="l01051"></a>01051 
<a name="l01052"></a>01052     <span class="comment">/* Store the permanent mac address */</span>
<a name="l01053"></a>01053     hw-&gt;mac.ops.get_mac_addr(hw, hw-&gt;mac.perm_addr);
<a name="l01054"></a>01054 
<a name="l01055"></a>01055     <span class="comment">/*</span>
<a name="l01056"></a>01056 <span class="comment">     * Store MAC address from RAR0, clear receive address registers, and</span>
<a name="l01057"></a>01057 <span class="comment">     * clear the multicast table.  Also reset num_rar_entries to 128,</span>
<a name="l01058"></a>01058 <span class="comment">     * since we modify this value when programming the SAN MAC address.</span>
<a name="l01059"></a>01059 <span class="comment">     */</span>
<a name="l01060"></a>01060     hw-&gt;mac.num_rar_entries = 128;
<a name="l01061"></a>01061     hw-&gt;mac.ops.init_rx_addrs(hw);
<a name="l01062"></a>01062 
<a name="l01063"></a>01063     <span class="comment">/* Store the permanent SAN mac address */</span>
<a name="l01064"></a>01064     hw-&gt;mac.ops.get_san_mac_addr(hw, hw-&gt;mac.san_addr);
<a name="l01065"></a>01065 
<a name="l01066"></a>01066     <span class="comment">/* Add the SAN MAC address to the RAR only if it&#39;s a valid address */</span>
<a name="l01067"></a>01067     <span class="keywordflow">if</span> (ixgbe_validate_mac_addr(hw-&gt;mac.san_addr) == 0) {
<a name="l01068"></a>01068         hw-&gt;mac.ops.set_rar(hw, hw-&gt;mac.num_rar_entries - 1,
<a name="l01069"></a>01069                             hw-&gt;mac.san_addr, 0, IXGBE_RAH_AV);
<a name="l01070"></a>01070 
<a name="l01071"></a>01071         <span class="comment">/* Reserve the last RAR for the SAN MAC address */</span>
<a name="l01072"></a>01072         hw-&gt;mac.num_rar_entries--;
<a name="l01073"></a>01073     }
<a name="l01074"></a>01074 
<a name="l01075"></a>01075     <span class="comment">/* Store the alternative WWNN/WWPN prefix */</span>
<a name="l01076"></a>01076     hw-&gt;mac.ops.get_wwn_prefix(hw, &amp;hw-&gt;mac.wwnn_prefix,
<a name="l01077"></a>01077                                    &amp;hw-&gt;mac.wwpn_prefix);
<a name="l01078"></a>01078 
<a name="l01079"></a>01079 reset_hw_out:
<a name="l01080"></a>01080     <span class="keywordflow">return</span> status;
<a name="l01081"></a>01081 }
<a name="l01082"></a>01082 
<a name="l01087"></a>01087 s32 ixgbe_reinit_fdir_tables_82599(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw)
<a name="l01088"></a>01088 {
<a name="l01089"></a>01089     <span class="keywordtype">int</span> i;
<a name="l01090"></a>01090     u32 fdirctrl = IXGBE_READ_REG(hw, IXGBE_FDIRCTRL);
<a name="l01091"></a>01091     fdirctrl &amp;= ~IXGBE_FDIRCTRL_INIT_DONE;
<a name="l01092"></a>01092 
<a name="l01093"></a>01093     <span class="comment">/*</span>
<a name="l01094"></a>01094 <span class="comment">     * Before starting reinitialization process,</span>
<a name="l01095"></a>01095 <span class="comment">     * FDIRCMD.CMD must be zero.</span>
<a name="l01096"></a>01096 <span class="comment">     */</span>
<a name="l01097"></a>01097     <span class="keywordflow">for</span> (i = 0; i &lt; IXGBE_FDIRCMD_CMD_POLL; i++) {
<a name="l01098"></a>01098         <span class="keywordflow">if</span> (!(IXGBE_READ_REG(hw, IXGBE_FDIRCMD) &amp;
<a name="l01099"></a>01099               IXGBE_FDIRCMD_CMD_MASK))
<a name="l01100"></a>01100             <span class="keywordflow">break</span>;
<a name="l01101"></a>01101         udelay(10);
<a name="l01102"></a>01102     }
<a name="l01103"></a>01103     <span class="keywordflow">if</span> (i &gt;= IXGBE_FDIRCMD_CMD_POLL) {
<a name="l01104"></a>01104         hw_dbg(hw, <span class="stringliteral">&quot;Flow Director previous command isn&#39;t complete, &quot;</span>
<a name="l01105"></a>01105                  <span class="stringliteral">&quot;aborting table re-initialization. \n&quot;</span>);
<a name="l01106"></a>01106         <span class="keywordflow">return</span> IXGBE_ERR_FDIR_REINIT_FAILED;
<a name="l01107"></a>01107     }
<a name="l01108"></a>01108 
<a name="l01109"></a>01109     IXGBE_WRITE_REG(hw, IXGBE_FDIRFREE, 0);
<a name="l01110"></a>01110     IXGBE_WRITE_FLUSH(hw);
<a name="l01111"></a>01111     <span class="comment">/*</span>
<a name="l01112"></a>01112 <span class="comment">     * 82599 adapters flow director init flow cannot be restarted,</span>
<a name="l01113"></a>01113 <span class="comment">     * Workaround 82599 silicon errata by performing the following steps</span>
<a name="l01114"></a>01114 <span class="comment">     * before re-writing the FDIRCTRL control register with the same value.</span>
<a name="l01115"></a>01115 <span class="comment">     * - write 1 to bit 8 of FDIRCMD register &amp;</span>
<a name="l01116"></a>01116 <span class="comment">     * - write 0 to bit 8 of FDIRCMD register</span>
<a name="l01117"></a>01117 <span class="comment">     */</span>
<a name="l01118"></a>01118     IXGBE_WRITE_REG(hw, IXGBE_FDIRCMD,
<a name="l01119"></a>01119                     (IXGBE_READ_REG(hw, IXGBE_FDIRCMD) |
<a name="l01120"></a>01120                      IXGBE_FDIRCMD_CLEARHT));
<a name="l01121"></a>01121     IXGBE_WRITE_FLUSH(hw);
<a name="l01122"></a>01122     IXGBE_WRITE_REG(hw, IXGBE_FDIRCMD,
<a name="l01123"></a>01123                     (IXGBE_READ_REG(hw, IXGBE_FDIRCMD) &amp;
<a name="l01124"></a>01124                      ~IXGBE_FDIRCMD_CLEARHT));
<a name="l01125"></a>01125     IXGBE_WRITE_FLUSH(hw);
<a name="l01126"></a>01126     <span class="comment">/*</span>
<a name="l01127"></a>01127 <span class="comment">     * Clear FDIR Hash register to clear any leftover hashes</span>
<a name="l01128"></a>01128 <span class="comment">     * waiting to be programmed.</span>
<a name="l01129"></a>01129 <span class="comment">     */</span>
<a name="l01130"></a>01130     IXGBE_WRITE_REG(hw, IXGBE_FDIRHASH, 0x00);
<a name="l01131"></a>01131     IXGBE_WRITE_FLUSH(hw);
<a name="l01132"></a>01132 
<a name="l01133"></a>01133     IXGBE_WRITE_REG(hw, IXGBE_FDIRCTRL, fdirctrl);
<a name="l01134"></a>01134     IXGBE_WRITE_FLUSH(hw);
<a name="l01135"></a>01135 
<a name="l01136"></a>01136     <span class="comment">/* Poll init-done after we write FDIRCTRL register */</span>
<a name="l01137"></a>01137     <span class="keywordflow">for</span> (i = 0; i &lt; IXGBE_FDIR_INIT_DONE_POLL; i++) {
<a name="l01138"></a>01138         <span class="keywordflow">if</span> (IXGBE_READ_REG(hw, IXGBE_FDIRCTRL) &amp;
<a name="l01139"></a>01139                            IXGBE_FDIRCTRL_INIT_DONE)
<a name="l01140"></a>01140             <span class="keywordflow">break</span>;
<a name="l01141"></a>01141         udelay(10);
<a name="l01142"></a>01142     }
<a name="l01143"></a>01143     <span class="keywordflow">if</span> (i &gt;= IXGBE_FDIR_INIT_DONE_POLL) {
<a name="l01144"></a>01144         hw_dbg(hw, <span class="stringliteral">&quot;Flow Director Signature poll time exceeded!\n&quot;</span>);
<a name="l01145"></a>01145         <span class="keywordflow">return</span> IXGBE_ERR_FDIR_REINIT_FAILED;
<a name="l01146"></a>01146     }
<a name="l01147"></a>01147 
<a name="l01148"></a>01148     <span class="comment">/* Clear FDIR statistics registers (read to clear) */</span>
<a name="l01149"></a>01149     IXGBE_READ_REG(hw, IXGBE_FDIRUSTAT);
<a name="l01150"></a>01150     IXGBE_READ_REG(hw, IXGBE_FDIRFSTAT);
<a name="l01151"></a>01151     IXGBE_READ_REG(hw, IXGBE_FDIRMATCH);
<a name="l01152"></a>01152     IXGBE_READ_REG(hw, IXGBE_FDIRMISS);
<a name="l01153"></a>01153     IXGBE_READ_REG(hw, IXGBE_FDIRLEN);
<a name="l01154"></a>01154 
<a name="l01155"></a>01155     <span class="keywordflow">return</span> 0;
<a name="l01156"></a>01156 }
<a name="l01157"></a>01157 
<a name="l01163"></a>01163 <span class="keyword">static</span> s32 ixgbe_set_fdir_rxpba_82599(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw, <span class="keyword">const</span> u32 pballoc)
<a name="l01164"></a>01164 {
<a name="l01165"></a>01165     u32 fdir_pbsize = hw-&gt;mac.rx_pb_size &lt;&lt; IXGBE_RXPBSIZE_SHIFT;
<a name="l01166"></a>01166     u32 current_rxpbsize = 0;
<a name="l01167"></a>01167     <span class="keywordtype">int</span> i;
<a name="l01168"></a>01168 
<a name="l01169"></a>01169     <span class="comment">/* reserve space for Flow Director filters */</span>
<a name="l01170"></a>01170     <span class="keywordflow">switch</span> (pballoc) {
<a name="l01171"></a>01171     <span class="keywordflow">case</span> IXGBE_FDIR_PBALLOC_256K:
<a name="l01172"></a>01172         fdir_pbsize -= 256 &lt;&lt; IXGBE_RXPBSIZE_SHIFT;
<a name="l01173"></a>01173         <span class="keywordflow">break</span>;
<a name="l01174"></a>01174     <span class="keywordflow">case</span> IXGBE_FDIR_PBALLOC_128K:
<a name="l01175"></a>01175         fdir_pbsize -= 128 &lt;&lt; IXGBE_RXPBSIZE_SHIFT;
<a name="l01176"></a>01176         <span class="keywordflow">break</span>;
<a name="l01177"></a>01177     <span class="keywordflow">case</span> IXGBE_FDIR_PBALLOC_64K:
<a name="l01178"></a>01178         fdir_pbsize -= 64 &lt;&lt; IXGBE_RXPBSIZE_SHIFT;
<a name="l01179"></a>01179         <span class="keywordflow">break</span>;
<a name="l01180"></a>01180     <span class="keywordflow">case</span> IXGBE_FDIR_PBALLOC_NONE:
<a name="l01181"></a>01181     <span class="keywordflow">default</span>:
<a name="l01182"></a>01182         <span class="keywordflow">return</span> IXGBE_ERR_PARAM;
<a name="l01183"></a>01183     }
<a name="l01184"></a>01184 
<a name="l01185"></a>01185     <span class="comment">/* determine current RX packet buffer size */</span>
<a name="l01186"></a>01186     <span class="keywordflow">for</span> (i = 0; i &lt; 8; i++)
<a name="l01187"></a>01187         current_rxpbsize += IXGBE_READ_REG(hw, IXGBE_RXPBSIZE(i));
<a name="l01188"></a>01188 
<a name="l01189"></a>01189     <span class="comment">/* if there is already room for the filters do nothing */</span>
<a name="l01190"></a>01190     <span class="keywordflow">if</span> (current_rxpbsize &lt;= fdir_pbsize)
<a name="l01191"></a>01191         <span class="keywordflow">return</span> 0;
<a name="l01192"></a>01192 
<a name="l01193"></a>01193     <span class="keywordflow">if</span> (current_rxpbsize &gt; hw-&gt;mac.rx_pb_size) {
<a name="l01194"></a>01194         <span class="comment">/*</span>
<a name="l01195"></a>01195 <span class="comment">         * if rxpbsize is greater than max then HW max the Rx buffer</span>
<a name="l01196"></a>01196 <span class="comment">         * sizes are unconfigured or misconfigured since HW default is</span>
<a name="l01197"></a>01197 <span class="comment">         * to give the full buffer to each traffic class resulting in</span>
<a name="l01198"></a>01198 <span class="comment">         * the total size being buffer size 8x actual size</span>
<a name="l01199"></a>01199 <span class="comment">         *</span>
<a name="l01200"></a>01200 <span class="comment">         * This assumes no DCB since the RXPBSIZE registers appear to</span>
<a name="l01201"></a>01201 <span class="comment">         * be unconfigured.</span>
<a name="l01202"></a>01202 <span class="comment">         */</span>
<a name="l01203"></a>01203         IXGBE_WRITE_REG(hw, IXGBE_RXPBSIZE(0), fdir_pbsize);
<a name="l01204"></a>01204         <span class="keywordflow">for</span> (i = 1; i &lt; 8; i++)
<a name="l01205"></a>01205             IXGBE_WRITE_REG(hw, IXGBE_RXPBSIZE(i), 0);
<a name="l01206"></a>01206     } <span class="keywordflow">else</span> {
<a name="l01207"></a>01207         <span class="comment">/*</span>
<a name="l01208"></a>01208 <span class="comment">         * Since the Rx packet buffer appears to have already been</span>
<a name="l01209"></a>01209 <span class="comment">         * configured we need to shrink each packet buffer by enough</span>
<a name="l01210"></a>01210 <span class="comment">         * to make room for the filters.  As such we take each rxpbsize</span>
<a name="l01211"></a>01211 <span class="comment">         * value and multiply it by a fraction representing the size</span>
<a name="l01212"></a>01212 <span class="comment">         * needed over the size we currently have.</span>
<a name="l01213"></a>01213 <span class="comment">         *</span>
<a name="l01214"></a>01214 <span class="comment">         * We need to reduce fdir_pbsize and current_rxpbsize to</span>
<a name="l01215"></a>01215 <span class="comment">         * 1/1024 of their original values in order to avoid</span>
<a name="l01216"></a>01216 <span class="comment">         * overflowing the u32 being used to store rxpbsize.</span>
<a name="l01217"></a>01217 <span class="comment">         */</span>
<a name="l01218"></a>01218         fdir_pbsize &gt;&gt;= IXGBE_RXPBSIZE_SHIFT;
<a name="l01219"></a>01219         current_rxpbsize &gt;&gt;= IXGBE_RXPBSIZE_SHIFT;
<a name="l01220"></a>01220         <span class="keywordflow">for</span> (i = 0; i &lt; 8; i++) {
<a name="l01221"></a>01221             u32 rxpbsize = IXGBE_READ_REG(hw, IXGBE_RXPBSIZE(i));
<a name="l01222"></a>01222             rxpbsize *= fdir_pbsize;
<a name="l01223"></a>01223             rxpbsize /= current_rxpbsize;
<a name="l01224"></a>01224             IXGBE_WRITE_REG(hw, IXGBE_RXPBSIZE(i), rxpbsize);
<a name="l01225"></a>01225         }
<a name="l01226"></a>01226     }
<a name="l01227"></a>01227 
<a name="l01228"></a>01228     <span class="keywordflow">return</span> 0;
<a name="l01229"></a>01229 }
<a name="l01230"></a>01230 
<a name="l01236"></a>01236 <span class="keyword">static</span> <span class="keywordtype">void</span> ixgbe_fdir_enable_82599(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw, u32 fdirctrl)
<a name="l01237"></a>01237 {
<a name="l01238"></a>01238     <span class="keywordtype">int</span> i;
<a name="l01239"></a>01239 
<a name="l01240"></a>01240     <span class="comment">/* Prime the keys for hashing */</span>
<a name="l01241"></a>01241     IXGBE_WRITE_REG(hw, IXGBE_FDIRHKEY, IXGBE_ATR_BUCKET_HASH_KEY);
<a name="l01242"></a>01242     IXGBE_WRITE_REG(hw, IXGBE_FDIRSKEY, IXGBE_ATR_SIGNATURE_HASH_KEY);
<a name="l01243"></a>01243 
<a name="l01244"></a>01244     <span class="comment">/*</span>
<a name="l01245"></a>01245 <span class="comment">     * Poll init-done after we write the register.  Estimated times:</span>
<a name="l01246"></a>01246 <span class="comment">     *      10G: PBALLOC = 11b, timing is 60us</span>
<a name="l01247"></a>01247 <span class="comment">     *       1G: PBALLOC = 11b, timing is 600us</span>
<a name="l01248"></a>01248 <span class="comment">     *     100M: PBALLOC = 11b, timing is 6ms</span>
<a name="l01249"></a>01249 <span class="comment">     *</span>
<a name="l01250"></a>01250 <span class="comment">     *     Multiple these timings by 4 if under full Rx load</span>
<a name="l01251"></a>01251 <span class="comment">     *</span>
<a name="l01252"></a>01252 <span class="comment">     * So we&#39;ll poll for IXGBE_FDIR_INIT_DONE_POLL times, sleeping for</span>
<a name="l01253"></a>01253 <span class="comment">     * 1 msec per poll time.  If we&#39;re at line rate and drop to 100M, then</span>
<a name="l01254"></a>01254 <span class="comment">     * this might not finish in our poll time, but we can live with that</span>
<a name="l01255"></a>01255 <span class="comment">     * for now.</span>
<a name="l01256"></a>01256 <span class="comment">     */</span>
<a name="l01257"></a>01257     IXGBE_WRITE_REG(hw, IXGBE_FDIRCTRL, fdirctrl);
<a name="l01258"></a>01258     IXGBE_WRITE_FLUSH(hw);
<a name="l01259"></a>01259     <span class="keywordflow">for</span> (i = 0; i &lt; IXGBE_FDIR_INIT_DONE_POLL; i++) {
<a name="l01260"></a>01260         <span class="keywordflow">if</span> (IXGBE_READ_REG(hw, IXGBE_FDIRCTRL) &amp;
<a name="l01261"></a>01261                            IXGBE_FDIRCTRL_INIT_DONE)
<a name="l01262"></a>01262             <span class="keywordflow">break</span>;
<a name="l01263"></a>01263         msleep(1);
<a name="l01264"></a>01264     }
<a name="l01265"></a>01265 
<a name="l01266"></a>01266     <span class="keywordflow">if</span> (i &gt;= IXGBE_FDIR_INIT_DONE_POLL)
<a name="l01267"></a>01267         hw_dbg(hw, <span class="stringliteral">&quot;Flow Director poll time exceeded!\n&quot;</span>);
<a name="l01268"></a>01268 }
<a name="l01269"></a>01269 
<a name="l01276"></a>01276 s32 ixgbe_init_fdir_signature_82599(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw, u32 fdirctrl)
<a name="l01277"></a>01277 {
<a name="l01278"></a>01278     s32 err;
<a name="l01279"></a>01279 
<a name="l01280"></a>01280     <span class="comment">/* Before enabling Flow Director, verify the Rx Packet Buffer size */</span>
<a name="l01281"></a>01281     err = ixgbe_set_fdir_rxpba_82599(hw, fdirctrl);
<a name="l01282"></a>01282     <span class="keywordflow">if</span> (err)
<a name="l01283"></a>01283         <span class="keywordflow">return</span> err;
<a name="l01284"></a>01284 
<a name="l01285"></a>01285     <span class="comment">/*</span>
<a name="l01286"></a>01286 <span class="comment">     * Continue setup of fdirctrl register bits:</span>
<a name="l01287"></a>01287 <span class="comment">     *  Move the flexible bytes to use the ethertype - shift 6 words</span>
<a name="l01288"></a>01288 <span class="comment">     *  Set the maximum length per hash bucket to 0xA filters </span>
<a name="l01289"></a>01289 <span class="comment">     *  Send interrupt when 64 filters are left</span>
<a name="l01290"></a>01290 <span class="comment">     */</span>
<a name="l01291"></a>01291     fdirctrl |= (0x6 &lt;&lt; IXGBE_FDIRCTRL_FLEX_SHIFT) |
<a name="l01292"></a>01292             (0xA &lt;&lt; IXGBE_FDIRCTRL_MAX_LENGTH_SHIFT) |
<a name="l01293"></a>01293             (4 &lt;&lt; IXGBE_FDIRCTRL_FULL_THRESH_SHIFT);
<a name="l01294"></a>01294 
<a name="l01295"></a>01295     <span class="comment">/* write hashes and fdirctrl register, poll for completion */</span>
<a name="l01296"></a>01296     ixgbe_fdir_enable_82599(hw, fdirctrl);
<a name="l01297"></a>01297 
<a name="l01298"></a>01298     <span class="keywordflow">return</span> 0;
<a name="l01299"></a>01299 }
<a name="l01300"></a>01300 
<a name="l01307"></a>01307 s32 ixgbe_init_fdir_perfect_82599(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw, u32 fdirctrl)
<a name="l01308"></a>01308 {
<a name="l01309"></a>01309     s32 err;
<a name="l01310"></a>01310 
<a name="l01311"></a>01311     <span class="comment">/* Before enabling Flow Director, verify the Rx Packet Buffer size */</span>
<a name="l01312"></a>01312     err = ixgbe_set_fdir_rxpba_82599(hw, fdirctrl);
<a name="l01313"></a>01313     <span class="keywordflow">if</span> (err)
<a name="l01314"></a>01314         <span class="keywordflow">return</span> err;
<a name="l01315"></a>01315 
<a name="l01316"></a>01316     <span class="comment">/*</span>
<a name="l01317"></a>01317 <span class="comment">     * Continue setup of fdirctrl register bits:</span>
<a name="l01318"></a>01318 <span class="comment">     *  Turn perfect match filtering on</span>
<a name="l01319"></a>01319 <span class="comment">     *  Report hash in RSS field of Rx wb descriptor</span>
<a name="l01320"></a>01320 <span class="comment">     *  Initialize the drop queue</span>
<a name="l01321"></a>01321 <span class="comment">     *  Move the flexible bytes to use the ethertype - shift 6 words</span>
<a name="l01322"></a>01322 <span class="comment">     *  Set the maximum length per hash bucket to 0xA filters </span>
<a name="l01323"></a>01323 <span class="comment">     *  Send interrupt when 64 (0x4 * 16) filters are left</span>
<a name="l01324"></a>01324 <span class="comment">     */</span>
<a name="l01325"></a>01325     fdirctrl |= IXGBE_FDIRCTRL_PERFECT_MATCH |
<a name="l01326"></a>01326             IXGBE_FDIRCTRL_REPORT_STATUS |
<a name="l01327"></a>01327             (IXGBE_FDIR_DROP_QUEUE &lt;&lt; IXGBE_FDIRCTRL_DROP_Q_SHIFT) |
<a name="l01328"></a>01328             (0x6 &lt;&lt; IXGBE_FDIRCTRL_FLEX_SHIFT) |
<a name="l01329"></a>01329             (0xA &lt;&lt; IXGBE_FDIRCTRL_MAX_LENGTH_SHIFT) |
<a name="l01330"></a>01330             (4 &lt;&lt; IXGBE_FDIRCTRL_FULL_THRESH_SHIFT);
<a name="l01331"></a>01331 
<a name="l01332"></a>01332     <span class="comment">/* write hashes and fdirctrl register, poll for completion */</span>
<a name="l01333"></a>01333     ixgbe_fdir_enable_82599(hw, fdirctrl);
<a name="l01334"></a>01334 
<a name="l01335"></a>01335     <span class="keywordflow">return</span> 0;
<a name="l01336"></a>01336 }
<a name="l01337"></a>01337 
<a name="l01338"></a>01338 <span class="comment">/*</span>
<a name="l01339"></a>01339 <span class="comment"> * These defines allow us to quickly generate all of the necessary instructions</span>
<a name="l01340"></a>01340 <span class="comment"> * in the function below by simply calling out IXGBE_COMPUTE_SIG_HASH_ITERATION</span>
<a name="l01341"></a>01341 <span class="comment"> * for values 0 through 15</span>
<a name="l01342"></a>01342 <span class="comment"> */</span>
<a name="l01343"></a>01343 <span class="preprocessor">#define IXGBE_ATR_COMMON_HASH_KEY \</span>
<a name="l01344"></a>01344 <span class="preprocessor">        (IXGBE_ATR_BUCKET_HASH_KEY &amp; IXGBE_ATR_SIGNATURE_HASH_KEY)</span>
<a name="l01345"></a>01345 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_COMPUTE_SIG_HASH_ITERATION(_n) \</span>
<a name="l01346"></a>01346 <span class="preprocessor">do { \</span>
<a name="l01347"></a>01347 <span class="preprocessor">    u32 n = (_n); \</span>
<a name="l01348"></a>01348 <span class="preprocessor">    if (IXGBE_ATR_COMMON_HASH_KEY &amp; (0x01 &lt;&lt; n)) \</span>
<a name="l01349"></a>01349 <span class="preprocessor">        common_hash ^= lo_hash_dword &gt;&gt; n; \</span>
<a name="l01350"></a>01350 <span class="preprocessor">    else if (IXGBE_ATR_BUCKET_HASH_KEY &amp; (0x01 &lt;&lt; n)) \</span>
<a name="l01351"></a>01351 <span class="preprocessor">        bucket_hash ^= lo_hash_dword &gt;&gt; n; \</span>
<a name="l01352"></a>01352 <span class="preprocessor">    else if (IXGBE_ATR_SIGNATURE_HASH_KEY &amp; (0x01 &lt;&lt; n)) \</span>
<a name="l01353"></a>01353 <span class="preprocessor">        sig_hash ^= lo_hash_dword &lt;&lt; (16 - n); \</span>
<a name="l01354"></a>01354 <span class="preprocessor">    if (IXGBE_ATR_COMMON_HASH_KEY &amp; (0x01 &lt;&lt; (n + 16))) \</span>
<a name="l01355"></a>01355 <span class="preprocessor">        common_hash ^= hi_hash_dword &gt;&gt; n; \</span>
<a name="l01356"></a>01356 <span class="preprocessor">    else if (IXGBE_ATR_BUCKET_HASH_KEY &amp; (0x01 &lt;&lt; (n + 16))) \</span>
<a name="l01357"></a>01357 <span class="preprocessor">        bucket_hash ^= hi_hash_dword &gt;&gt; n; \</span>
<a name="l01358"></a>01358 <span class="preprocessor">    else if (IXGBE_ATR_SIGNATURE_HASH_KEY &amp; (0x01 &lt;&lt; (n + 16))) \</span>
<a name="l01359"></a>01359 <span class="preprocessor">        sig_hash ^= hi_hash_dword &lt;&lt; (16 - n); \</span>
<a name="l01360"></a>01360 <span class="preprocessor">} while (0);</span>
<a name="l01361"></a>01361 <span class="preprocessor"></span>
<a name="l01372"></a>01372 u32 ixgbe_atr_compute_sig_hash_82599(<span class="keyword">union</span> <a class="code" href="unionixgbe__atr__hash__dword.html">ixgbe_atr_hash_dword</a> input,
<a name="l01373"></a>01373                                      <span class="keyword">union</span> <a class="code" href="unionixgbe__atr__hash__dword.html">ixgbe_atr_hash_dword</a> common)
<a name="l01374"></a>01374 {
<a name="l01375"></a>01375     u32 hi_hash_dword, lo_hash_dword, flow_vm_vlan;
<a name="l01376"></a>01376     u32 sig_hash = 0, bucket_hash = 0, common_hash = 0;
<a name="l01377"></a>01377 
<a name="l01378"></a>01378     <span class="comment">/* record the flow_vm_vlan bits as they are a key part to the hash */</span>
<a name="l01379"></a>01379     flow_vm_vlan = IXGBE_NTOHL(input.dword);
<a name="l01380"></a>01380 
<a name="l01381"></a>01381     <span class="comment">/* generate common hash dword */</span>
<a name="l01382"></a>01382     hi_hash_dword = IXGBE_NTOHL(common.dword);
<a name="l01383"></a>01383 
<a name="l01384"></a>01384     <span class="comment">/* low dword is word swapped version of common */</span>
<a name="l01385"></a>01385     lo_hash_dword = (hi_hash_dword &gt;&gt; 16) | (hi_hash_dword &lt;&lt; 16);
<a name="l01386"></a>01386 
<a name="l01387"></a>01387     <span class="comment">/* apply flow ID/VM pool/VLAN ID bits to hash words */</span>
<a name="l01388"></a>01388     hi_hash_dword ^= flow_vm_vlan ^ (flow_vm_vlan &gt;&gt; 16);
<a name="l01389"></a>01389 
<a name="l01390"></a>01390     <span class="comment">/* Process bits 0 and 16 */</span>
<a name="l01391"></a>01391     IXGBE_COMPUTE_SIG_HASH_ITERATION(0);
<a name="l01392"></a>01392 
<a name="l01393"></a>01393     <span class="comment">/*</span>
<a name="l01394"></a>01394 <span class="comment">     * apply flow ID/VM pool/VLAN ID bits to lo hash dword, we had to</span>
<a name="l01395"></a>01395 <span class="comment">     * delay this because bit 0 of the stream should not be processed</span>
<a name="l01396"></a>01396 <span class="comment">     * so we do not add the vlan until after bit 0 was processed</span>
<a name="l01397"></a>01397 <span class="comment">     */</span>
<a name="l01398"></a>01398     lo_hash_dword ^= flow_vm_vlan ^ (flow_vm_vlan &lt;&lt; 16);
<a name="l01399"></a>01399 
<a name="l01400"></a>01400     <span class="comment">/* Process remaining 30 bit of the key */</span>
<a name="l01401"></a>01401     IXGBE_COMPUTE_SIG_HASH_ITERATION(1);
<a name="l01402"></a>01402     IXGBE_COMPUTE_SIG_HASH_ITERATION(2);
<a name="l01403"></a>01403     IXGBE_COMPUTE_SIG_HASH_ITERATION(3);
<a name="l01404"></a>01404     IXGBE_COMPUTE_SIG_HASH_ITERATION(4);
<a name="l01405"></a>01405     IXGBE_COMPUTE_SIG_HASH_ITERATION(5);
<a name="l01406"></a>01406     IXGBE_COMPUTE_SIG_HASH_ITERATION(6);
<a name="l01407"></a>01407     IXGBE_COMPUTE_SIG_HASH_ITERATION(7);
<a name="l01408"></a>01408     IXGBE_COMPUTE_SIG_HASH_ITERATION(8);
<a name="l01409"></a>01409     IXGBE_COMPUTE_SIG_HASH_ITERATION(9);
<a name="l01410"></a>01410     IXGBE_COMPUTE_SIG_HASH_ITERATION(10);
<a name="l01411"></a>01411     IXGBE_COMPUTE_SIG_HASH_ITERATION(11);
<a name="l01412"></a>01412     IXGBE_COMPUTE_SIG_HASH_ITERATION(12);
<a name="l01413"></a>01413     IXGBE_COMPUTE_SIG_HASH_ITERATION(13);
<a name="l01414"></a>01414     IXGBE_COMPUTE_SIG_HASH_ITERATION(14);
<a name="l01415"></a>01415     IXGBE_COMPUTE_SIG_HASH_ITERATION(15);
<a name="l01416"></a>01416 
<a name="l01417"></a>01417     <span class="comment">/* combine common_hash result with signature and bucket hashes */</span>
<a name="l01418"></a>01418     bucket_hash ^= common_hash;
<a name="l01419"></a>01419     bucket_hash &amp;= IXGBE_ATR_HASH_MASK;
<a name="l01420"></a>01420 
<a name="l01421"></a>01421     sig_hash ^= common_hash &lt;&lt; 16;
<a name="l01422"></a>01422     sig_hash &amp;= IXGBE_ATR_HASH_MASK &lt;&lt; 16;
<a name="l01423"></a>01423 
<a name="l01424"></a>01424     <span class="comment">/* return completed signature hash */</span>
<a name="l01425"></a>01425     <span class="keywordflow">return</span> sig_hash ^ bucket_hash;
<a name="l01426"></a>01426 }
<a name="l01427"></a>01427 
<a name="l01435"></a>01435 s32 ixgbe_fdir_add_signature_filter_82599(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw,
<a name="l01436"></a>01436                                           <span class="keyword">union</span> <a class="code" href="unionixgbe__atr__hash__dword.html">ixgbe_atr_hash_dword</a> input,
<a name="l01437"></a>01437                                           <span class="keyword">union</span> <a class="code" href="unionixgbe__atr__hash__dword.html">ixgbe_atr_hash_dword</a> common,
<a name="l01438"></a>01438                                           u8 queue)
<a name="l01439"></a>01439 {
<a name="l01440"></a>01440     u64  fdirhashcmd;
<a name="l01441"></a>01441     u32  fdircmd;
<a name="l01442"></a>01442 
<a name="l01443"></a>01443     <span class="comment">/*</span>
<a name="l01444"></a>01444 <span class="comment">     * Get the flow_type in order to program FDIRCMD properly</span>
<a name="l01445"></a>01445 <span class="comment">     * lowest 2 bits are FDIRCMD.L4TYPE, third lowest bit is FDIRCMD.IPV6</span>
<a name="l01446"></a>01446 <span class="comment">     */</span>
<a name="l01447"></a>01447     <span class="keywordflow">switch</span> (input.formatted.flow_type) {
<a name="l01448"></a>01448     <span class="keywordflow">case</span> IXGBE_ATR_FLOW_TYPE_TCPV4:
<a name="l01449"></a>01449     <span class="keywordflow">case</span> IXGBE_ATR_FLOW_TYPE_UDPV4:
<a name="l01450"></a>01450     <span class="keywordflow">case</span> IXGBE_ATR_FLOW_TYPE_SCTPV4:
<a name="l01451"></a>01451     <span class="keywordflow">case</span> IXGBE_ATR_FLOW_TYPE_TCPV6:
<a name="l01452"></a>01452     <span class="keywordflow">case</span> IXGBE_ATR_FLOW_TYPE_UDPV6:
<a name="l01453"></a>01453     <span class="keywordflow">case</span> IXGBE_ATR_FLOW_TYPE_SCTPV6:
<a name="l01454"></a>01454         <span class="keywordflow">break</span>;
<a name="l01455"></a>01455     <span class="keywordflow">default</span>:
<a name="l01456"></a>01456         hw_dbg(hw, <span class="stringliteral">&quot; Error on flow type input\n&quot;</span>);
<a name="l01457"></a>01457         <span class="keywordflow">return</span> IXGBE_ERR_CONFIG;
<a name="l01458"></a>01458     }
<a name="l01459"></a>01459 
<a name="l01460"></a>01460     <span class="comment">/* configure FDIRCMD register */</span>
<a name="l01461"></a>01461     fdircmd = IXGBE_FDIRCMD_CMD_ADD_FLOW | IXGBE_FDIRCMD_FILTER_UPDATE |
<a name="l01462"></a>01462               IXGBE_FDIRCMD_LAST | IXGBE_FDIRCMD_QUEUE_EN;
<a name="l01463"></a>01463     fdircmd |= input.formatted.flow_type &lt;&lt; IXGBE_FDIRCMD_FLOW_TYPE_SHIFT;
<a name="l01464"></a>01464     fdircmd |= (u32)queue &lt;&lt; IXGBE_FDIRCMD_RX_QUEUE_SHIFT;
<a name="l01465"></a>01465 
<a name="l01466"></a>01466     <span class="comment">/*</span>
<a name="l01467"></a>01467 <span class="comment">     * The lower 32-bits of fdirhashcmd is for FDIRHASH, the upper 32-bits</span>
<a name="l01468"></a>01468 <span class="comment">     * is for FDIRCMD.  Then do a 64-bit register write from FDIRHASH.</span>
<a name="l01469"></a>01469 <span class="comment">     */</span>
<a name="l01470"></a>01470     fdirhashcmd = (u64)fdircmd &lt;&lt; 32;
<a name="l01471"></a>01471     fdirhashcmd |= ixgbe_atr_compute_sig_hash_82599(input, common);
<a name="l01472"></a>01472     IXGBE_WRITE_REG64(hw, IXGBE_FDIRHASH, fdirhashcmd);
<a name="l01473"></a>01473 
<a name="l01474"></a>01474     hw_dbg(hw, <span class="stringliteral">&quot;Tx Queue=%x hash=%x\n&quot;</span>, queue, (u32)fdirhashcmd);
<a name="l01475"></a>01475 
<a name="l01476"></a>01476     <span class="keywordflow">return</span> 0;
<a name="l01477"></a>01477 }
<a name="l01478"></a>01478 
<a name="l01479"></a>01479 <span class="preprocessor">#define IXGBE_COMPUTE_BKT_HASH_ITERATION(_n) \</span>
<a name="l01480"></a>01480 <span class="preprocessor">do { \</span>
<a name="l01481"></a>01481 <span class="preprocessor">    u32 n = (_n); \</span>
<a name="l01482"></a>01482 <span class="preprocessor">    if (IXGBE_ATR_BUCKET_HASH_KEY &amp; (0x01 &lt;&lt; n)) \</span>
<a name="l01483"></a>01483 <span class="preprocessor">        bucket_hash ^= lo_hash_dword &gt;&gt; n; \</span>
<a name="l01484"></a>01484 <span class="preprocessor">    if (IXGBE_ATR_BUCKET_HASH_KEY &amp; (0x01 &lt;&lt; (n + 16))) \</span>
<a name="l01485"></a>01485 <span class="preprocessor">        bucket_hash ^= hi_hash_dword &gt;&gt; n; \</span>
<a name="l01486"></a>01486 <span class="preprocessor">} while (0);</span>
<a name="l01487"></a>01487 <span class="preprocessor"></span>
<a name="l01499"></a>01499 <span class="keywordtype">void</span> ixgbe_atr_compute_perfect_hash_82599(<span class="keyword">union</span> <a class="code" href="unionixgbe__atr__input.html">ixgbe_atr_input</a> *input,
<a name="l01500"></a>01500                       <span class="keyword">union</span> <a class="code" href="unionixgbe__atr__input.html">ixgbe_atr_input</a> *input_mask)
<a name="l01501"></a>01501 {
<a name="l01502"></a>01502 
<a name="l01503"></a>01503     u32 hi_hash_dword, lo_hash_dword, flow_vm_vlan;
<a name="l01504"></a>01504     u32 bucket_hash = 0;
<a name="l01505"></a>01505 
<a name="l01506"></a>01506     <span class="comment">/* Apply masks to input data */</span>
<a name="l01507"></a>01507     input-&gt;dword_stream[0]  &amp;= input_mask-&gt;dword_stream[0];
<a name="l01508"></a>01508     input-&gt;dword_stream[1]  &amp;= input_mask-&gt;dword_stream[1];
<a name="l01509"></a>01509     input-&gt;dword_stream[2]  &amp;= input_mask-&gt;dword_stream[2];
<a name="l01510"></a>01510     input-&gt;dword_stream[3]  &amp;= input_mask-&gt;dword_stream[3];
<a name="l01511"></a>01511     input-&gt;dword_stream[4]  &amp;= input_mask-&gt;dword_stream[4];
<a name="l01512"></a>01512     input-&gt;dword_stream[5]  &amp;= input_mask-&gt;dword_stream[5];
<a name="l01513"></a>01513     input-&gt;dword_stream[6]  &amp;= input_mask-&gt;dword_stream[6];
<a name="l01514"></a>01514     input-&gt;dword_stream[7]  &amp;= input_mask-&gt;dword_stream[7];
<a name="l01515"></a>01515     input-&gt;dword_stream[8]  &amp;= input_mask-&gt;dword_stream[8];
<a name="l01516"></a>01516     input-&gt;dword_stream[9]  &amp;= input_mask-&gt;dword_stream[9];
<a name="l01517"></a>01517     input-&gt;dword_stream[10] &amp;= input_mask-&gt;dword_stream[10];
<a name="l01518"></a>01518 
<a name="l01519"></a>01519     <span class="comment">/* record the flow_vm_vlan bits as they are a key part to the hash */</span>
<a name="l01520"></a>01520     flow_vm_vlan = IXGBE_NTOHL(input-&gt;dword_stream[0]);
<a name="l01521"></a>01521 
<a name="l01522"></a>01522     <span class="comment">/* generate common hash dword */</span>
<a name="l01523"></a>01523     hi_hash_dword = IXGBE_NTOHL(input-&gt;dword_stream[1] ^
<a name="l01524"></a>01524                     input-&gt;dword_stream[2] ^
<a name="l01525"></a>01525                     input-&gt;dword_stream[3] ^
<a name="l01526"></a>01526                     input-&gt;dword_stream[4] ^
<a name="l01527"></a>01527                     input-&gt;dword_stream[5] ^
<a name="l01528"></a>01528                     input-&gt;dword_stream[6] ^
<a name="l01529"></a>01529                     input-&gt;dword_stream[7] ^
<a name="l01530"></a>01530                     input-&gt;dword_stream[8] ^
<a name="l01531"></a>01531                     input-&gt;dword_stream[9] ^
<a name="l01532"></a>01532                     input-&gt;dword_stream[10]);
<a name="l01533"></a>01533 
<a name="l01534"></a>01534     <span class="comment">/* low dword is word swapped version of common */</span>
<a name="l01535"></a>01535     lo_hash_dword = (hi_hash_dword &gt;&gt; 16) | (hi_hash_dword &lt;&lt; 16);
<a name="l01536"></a>01536 
<a name="l01537"></a>01537     <span class="comment">/* apply flow ID/VM pool/VLAN ID bits to hash words */</span>
<a name="l01538"></a>01538     hi_hash_dword ^= flow_vm_vlan ^ (flow_vm_vlan &gt;&gt; 16);
<a name="l01539"></a>01539 
<a name="l01540"></a>01540     <span class="comment">/* Process bits 0 and 16 */</span>
<a name="l01541"></a>01541     IXGBE_COMPUTE_BKT_HASH_ITERATION(0);
<a name="l01542"></a>01542 
<a name="l01543"></a>01543     <span class="comment">/*</span>
<a name="l01544"></a>01544 <span class="comment">     * apply flow ID/VM pool/VLAN ID bits to lo hash dword, we had to</span>
<a name="l01545"></a>01545 <span class="comment">     * delay this because bit 0 of the stream should not be processed</span>
<a name="l01546"></a>01546 <span class="comment">     * so we do not add the vlan until after bit 0 was processed</span>
<a name="l01547"></a>01547 <span class="comment">     */</span>
<a name="l01548"></a>01548     lo_hash_dword ^= flow_vm_vlan ^ (flow_vm_vlan &lt;&lt; 16);
<a name="l01549"></a>01549 
<a name="l01550"></a>01550     <span class="comment">/* Process remaining 30 bit of the key */</span>
<a name="l01551"></a>01551     IXGBE_COMPUTE_BKT_HASH_ITERATION(1);
<a name="l01552"></a>01552     IXGBE_COMPUTE_BKT_HASH_ITERATION(2);
<a name="l01553"></a>01553     IXGBE_COMPUTE_BKT_HASH_ITERATION(3);
<a name="l01554"></a>01554     IXGBE_COMPUTE_BKT_HASH_ITERATION(4);
<a name="l01555"></a>01555     IXGBE_COMPUTE_BKT_HASH_ITERATION(5);
<a name="l01556"></a>01556     IXGBE_COMPUTE_BKT_HASH_ITERATION(6);
<a name="l01557"></a>01557     IXGBE_COMPUTE_BKT_HASH_ITERATION(7);
<a name="l01558"></a>01558     IXGBE_COMPUTE_BKT_HASH_ITERATION(8);
<a name="l01559"></a>01559     IXGBE_COMPUTE_BKT_HASH_ITERATION(9);
<a name="l01560"></a>01560     IXGBE_COMPUTE_BKT_HASH_ITERATION(10);
<a name="l01561"></a>01561     IXGBE_COMPUTE_BKT_HASH_ITERATION(11);
<a name="l01562"></a>01562     IXGBE_COMPUTE_BKT_HASH_ITERATION(12);
<a name="l01563"></a>01563     IXGBE_COMPUTE_BKT_HASH_ITERATION(13);
<a name="l01564"></a>01564     IXGBE_COMPUTE_BKT_HASH_ITERATION(14);
<a name="l01565"></a>01565     IXGBE_COMPUTE_BKT_HASH_ITERATION(15);
<a name="l01566"></a>01566 
<a name="l01567"></a>01567     <span class="comment">/*</span>
<a name="l01568"></a>01568 <span class="comment">     * Limit hash to 13 bits since max bucket count is 8K.</span>
<a name="l01569"></a>01569 <span class="comment">     * Store result at the end of the input stream.</span>
<a name="l01570"></a>01570 <span class="comment">     */</span>
<a name="l01571"></a>01571     input-&gt;formatted.bkt_hash = bucket_hash &amp; 0x1FFF;
<a name="l01572"></a>01572 }
<a name="l01573"></a>01573 
<a name="l01583"></a>01583 <span class="keyword">static</span> u32 ixgbe_get_fdirtcpm_82599(<span class="keyword">union</span> <a class="code" href="unionixgbe__atr__input.html">ixgbe_atr_input</a> *input_mask)
<a name="l01584"></a>01584 {
<a name="l01585"></a>01585     u32 mask = IXGBE_NTOHS(input_mask-&gt;formatted.dst_port);
<a name="l01586"></a>01586     mask &lt;&lt;= IXGBE_FDIRTCPM_DPORTM_SHIFT;
<a name="l01587"></a>01587     mask |= IXGBE_NTOHS(input_mask-&gt;formatted.src_port);
<a name="l01588"></a>01588     mask = ((mask &amp; 0x55555555) &lt;&lt; 1) | ((mask &amp; 0xAAAAAAAA) &gt;&gt; 1);
<a name="l01589"></a>01589     mask = ((mask &amp; 0x33333333) &lt;&lt; 2) | ((mask &amp; 0xCCCCCCCC) &gt;&gt; 2);
<a name="l01590"></a>01590     mask = ((mask &amp; 0x0F0F0F0F) &lt;&lt; 4) | ((mask &amp; 0xF0F0F0F0) &gt;&gt; 4);
<a name="l01591"></a>01591     <span class="keywordflow">return</span> ((mask &amp; 0x00FF00FF) &lt;&lt; 8) | ((mask &amp; 0xFF00FF00) &gt;&gt; 8);
<a name="l01592"></a>01592 }
<a name="l01593"></a>01593 
<a name="l01594"></a>01594 <span class="comment">/*</span>
<a name="l01595"></a>01595 <span class="comment"> * These two macros are meant to address the fact that we have registers</span>
<a name="l01596"></a>01596 <span class="comment"> * that are either all or in part big-endian.  As a result on big-endian</span>
<a name="l01597"></a>01597 <span class="comment"> * systems we will end up byte swapping the value to little-endian before</span>
<a name="l01598"></a>01598 <span class="comment"> * it is byte swapped again and written to the hardware in the original</span>
<a name="l01599"></a>01599 <span class="comment"> * big-endian format.</span>
<a name="l01600"></a>01600 <span class="comment"> */</span>
<a name="l01601"></a>01601 <span class="preprocessor">#define IXGBE_STORE_AS_BE32(_value) \</span>
<a name="l01602"></a>01602 <span class="preprocessor">    (((u32)(_value) &gt;&gt; 24) | (((u32)(_value) &amp; 0x00FF0000) &gt;&gt; 8) | \</span>
<a name="l01603"></a>01603 <span class="preprocessor">     (((u32)(_value) &amp; 0x0000FF00) &lt;&lt; 8) | ((u32)(_value) &lt;&lt; 24))</span>
<a name="l01604"></a>01604 <span class="preprocessor"></span>
<a name="l01605"></a>01605 <span class="preprocessor">#define IXGBE_WRITE_REG_BE32(a, reg, value) \</span>
<a name="l01606"></a>01606 <span class="preprocessor">    IXGBE_WRITE_REG((a), (reg), IXGBE_STORE_AS_BE32(IXGBE_NTOHL(value)))</span>
<a name="l01607"></a>01607 <span class="preprocessor"></span>
<a name="l01608"></a>01608 <span class="preprocessor">#define IXGBE_STORE_AS_BE16(_value) \</span>
<a name="l01609"></a>01609 <span class="preprocessor">    IXGBE_NTOHS(((u16)(_value) &gt;&gt; 8) | ((u16)(_value) &lt;&lt; 8))</span>
<a name="l01610"></a>01610 <span class="preprocessor"></span>
<a name="l01611"></a>01611 s32 ixgbe_fdir_set_input_mask_82599(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw,
<a name="l01612"></a>01612                     <span class="keyword">union</span> <a class="code" href="unionixgbe__atr__input.html">ixgbe_atr_input</a> *input_mask)
<a name="l01613"></a>01613 {
<a name="l01614"></a>01614     <span class="comment">/* mask IPv6 since it is currently not supported */</span>
<a name="l01615"></a>01615     u32 fdirm = IXGBE_FDIRM_DIPv6;
<a name="l01616"></a>01616     u32 fdirtcpm;
<a name="l01617"></a>01617 
<a name="l01618"></a>01618     <span class="comment">/*</span>
<a name="l01619"></a>01619 <span class="comment">     * Program the relevant mask registers.  If src/dst_port or src/dst_addr</span>
<a name="l01620"></a>01620 <span class="comment">     * are zero, then assume a full mask for that field.  Also assume that</span>
<a name="l01621"></a>01621 <span class="comment">     * a VLAN of 0 is unspecified, so mask that out as well.  L4type</span>
<a name="l01622"></a>01622 <span class="comment">     * cannot be masked out in this implementation.</span>
<a name="l01623"></a>01623 <span class="comment">     *</span>
<a name="l01624"></a>01624 <span class="comment">     * This also assumes IPv4 only.  IPv6 masking isn&#39;t supported at this</span>
<a name="l01625"></a>01625 <span class="comment">     * point in time.</span>
<a name="l01626"></a>01626 <span class="comment">     */</span>
<a name="l01627"></a>01627 
<a name="l01628"></a>01628     <span class="comment">/* verify bucket hash is cleared on hash generation */</span>
<a name="l01629"></a>01629     <span class="keywordflow">if</span> (input_mask-&gt;formatted.bkt_hash) {
<a name="l01630"></a>01630         hw_dbg(hw, <span class="stringliteral">&quot; bucket hash should always be 0 in mask\n&quot;</span>);
<a name="l01631"></a>01631     }
<a name="l01632"></a>01632 
<a name="l01633"></a>01633     <span class="comment">/* Program FDIRM and verify partial masks */</span>
<a name="l01634"></a>01634     <span class="keywordflow">switch</span> (input_mask-&gt;formatted.vm_pool &amp; 0x7F) {
<a name="l01635"></a>01635     <span class="keywordflow">case</span> 0x0:
<a name="l01636"></a>01636         fdirm |= IXGBE_FDIRM_POOL;
<a name="l01637"></a>01637     <span class="keywordflow">case</span> 0x7F:
<a name="l01638"></a>01638         <span class="keywordflow">break</span>;
<a name="l01639"></a>01639     <span class="keywordflow">default</span>:
<a name="l01640"></a>01640         hw_dbg(hw, <span class="stringliteral">&quot; Error on vm pool mask\n&quot;</span>);
<a name="l01641"></a>01641         <span class="keywordflow">return</span> IXGBE_ERR_CONFIG;
<a name="l01642"></a>01642     }
<a name="l01643"></a>01643 
<a name="l01644"></a>01644     <span class="keywordflow">switch</span> (input_mask-&gt;formatted.flow_type &amp; IXGBE_ATR_L4TYPE_MASK) {
<a name="l01645"></a>01645     <span class="keywordflow">case</span> 0x0:
<a name="l01646"></a>01646         fdirm |= IXGBE_FDIRM_L4P;
<a name="l01647"></a>01647         <span class="keywordflow">if</span> (input_mask-&gt;formatted.dst_port ||
<a name="l01648"></a>01648             input_mask-&gt;formatted.src_port) {
<a name="l01649"></a>01649             hw_dbg(hw, <span class="stringliteral">&quot; Error on src/dst port mask\n&quot;</span>);
<a name="l01650"></a>01650             <span class="keywordflow">return</span> IXGBE_ERR_CONFIG;
<a name="l01651"></a>01651         }
<a name="l01652"></a>01652     <span class="keywordflow">case</span> IXGBE_ATR_L4TYPE_MASK:
<a name="l01653"></a>01653         <span class="keywordflow">break</span>;
<a name="l01654"></a>01654     <span class="keywordflow">default</span>:
<a name="l01655"></a>01655         hw_dbg(hw, <span class="stringliteral">&quot; Error on flow type mask\n&quot;</span>);
<a name="l01656"></a>01656         <span class="keywordflow">return</span> IXGBE_ERR_CONFIG;
<a name="l01657"></a>01657     }
<a name="l01658"></a>01658 
<a name="l01659"></a>01659     <span class="keywordflow">switch</span> (IXGBE_NTOHS(input_mask-&gt;formatted.vlan_id) &amp; 0xEFFF) {
<a name="l01660"></a>01660     <span class="keywordflow">case</span> 0x0000:
<a name="l01661"></a>01661         <span class="comment">/* mask VLAN ID, fall through to mask VLAN priority */</span>
<a name="l01662"></a>01662         fdirm |= IXGBE_FDIRM_VLANID;
<a name="l01663"></a>01663     <span class="keywordflow">case</span> 0x0FFF:
<a name="l01664"></a>01664         <span class="comment">/* mask VLAN priority */</span>
<a name="l01665"></a>01665         fdirm |= IXGBE_FDIRM_VLANP;
<a name="l01666"></a>01666         <span class="keywordflow">break</span>;
<a name="l01667"></a>01667     <span class="keywordflow">case</span> 0xE000:
<a name="l01668"></a>01668         <span class="comment">/* mask VLAN ID only, fall through */</span>
<a name="l01669"></a>01669         fdirm |= IXGBE_FDIRM_VLANID;
<a name="l01670"></a>01670     <span class="keywordflow">case</span> 0xEFFF:
<a name="l01671"></a>01671         <span class="comment">/* no VLAN fields masked */</span>
<a name="l01672"></a>01672         <span class="keywordflow">break</span>;
<a name="l01673"></a>01673     <span class="keywordflow">default</span>:
<a name="l01674"></a>01674         hw_dbg(hw, <span class="stringliteral">&quot; Error on VLAN mask\n&quot;</span>);
<a name="l01675"></a>01675         <span class="keywordflow">return</span> IXGBE_ERR_CONFIG;
<a name="l01676"></a>01676     }
<a name="l01677"></a>01677 
<a name="l01678"></a>01678     <span class="keywordflow">switch</span> (input_mask-&gt;formatted.flex_bytes &amp; 0xFFFF) {
<a name="l01679"></a>01679     <span class="keywordflow">case</span> 0x0000:
<a name="l01680"></a>01680         <span class="comment">/* Mask Flex Bytes, fall through */</span>
<a name="l01681"></a>01681         fdirm |= IXGBE_FDIRM_FLEX;
<a name="l01682"></a>01682     <span class="keywordflow">case</span> 0xFFFF:
<a name="l01683"></a>01683         <span class="keywordflow">break</span>;
<a name="l01684"></a>01684     <span class="keywordflow">default</span>:
<a name="l01685"></a>01685         hw_dbg(hw, <span class="stringliteral">&quot; Error on flexible byte mask\n&quot;</span>);
<a name="l01686"></a>01686         <span class="keywordflow">return</span> IXGBE_ERR_CONFIG;
<a name="l01687"></a>01687     }
<a name="l01688"></a>01688 
<a name="l01689"></a>01689     <span class="comment">/* Now mask VM pool and destination IPv6 - bits 5 and 2 */</span>
<a name="l01690"></a>01690     IXGBE_WRITE_REG(hw, IXGBE_FDIRM, fdirm);
<a name="l01691"></a>01691 
<a name="l01692"></a>01692     <span class="comment">/* store the TCP/UDP port masks, bit reversed from port layout */</span>
<a name="l01693"></a>01693     fdirtcpm = ixgbe_get_fdirtcpm_82599(input_mask);
<a name="l01694"></a>01694 
<a name="l01695"></a>01695     <span class="comment">/* write both the same so that UDP and TCP use the same mask */</span>
<a name="l01696"></a>01696     IXGBE_WRITE_REG(hw, IXGBE_FDIRTCPM, ~fdirtcpm);
<a name="l01697"></a>01697     IXGBE_WRITE_REG(hw, IXGBE_FDIRUDPM, ~fdirtcpm);
<a name="l01698"></a>01698 
<a name="l01699"></a>01699     <span class="comment">/* store source and destination IP masks (big-enian) */</span>
<a name="l01700"></a>01700     IXGBE_WRITE_REG_BE32(hw, IXGBE_FDIRSIP4M,
<a name="l01701"></a>01701                  ~input_mask-&gt;formatted.src_ip[0]);
<a name="l01702"></a>01702     IXGBE_WRITE_REG_BE32(hw, IXGBE_FDIRDIP4M,
<a name="l01703"></a>01703                  ~input_mask-&gt;formatted.dst_ip[0]);
<a name="l01704"></a>01704 
<a name="l01705"></a>01705     <span class="keywordflow">return</span> 0;
<a name="l01706"></a>01706 }
<a name="l01707"></a>01707 
<a name="l01708"></a>01708 s32 ixgbe_fdir_write_perfect_filter_82599(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw,
<a name="l01709"></a>01709                       <span class="keyword">union</span> <a class="code" href="unionixgbe__atr__input.html">ixgbe_atr_input</a> *input,
<a name="l01710"></a>01710                       u16 soft_id, u8 queue)
<a name="l01711"></a>01711 {
<a name="l01712"></a>01712     u32 fdirport, fdirvlan, fdirhash, fdircmd;
<a name="l01713"></a>01713 
<a name="l01714"></a>01714     <span class="comment">/* currently IPv6 is not supported, must be programmed with 0 */</span>
<a name="l01715"></a>01715     IXGBE_WRITE_REG_BE32(hw, IXGBE_FDIRSIPv6(0),
<a name="l01716"></a>01716                  input-&gt;formatted.src_ip[0]);
<a name="l01717"></a>01717     IXGBE_WRITE_REG_BE32(hw, IXGBE_FDIRSIPv6(1),
<a name="l01718"></a>01718                  input-&gt;formatted.src_ip[1]);
<a name="l01719"></a>01719     IXGBE_WRITE_REG_BE32(hw, IXGBE_FDIRSIPv6(2),
<a name="l01720"></a>01720                  input-&gt;formatted.src_ip[2]);
<a name="l01721"></a>01721 
<a name="l01722"></a>01722     <span class="comment">/* record the source address (big-endian) */</span>
<a name="l01723"></a>01723     IXGBE_WRITE_REG_BE32(hw, IXGBE_FDIRIPSA, input-&gt;formatted.src_ip[0]);
<a name="l01724"></a>01724 
<a name="l01725"></a>01725     <span class="comment">/* record the first 32 bits of the destination address (big-endian) */</span>
<a name="l01726"></a>01726     IXGBE_WRITE_REG_BE32(hw, IXGBE_FDIRIPDA, input-&gt;formatted.dst_ip[0]);
<a name="l01727"></a>01727 
<a name="l01728"></a>01728     <span class="comment">/* record source and destination port (little-endian)*/</span>
<a name="l01729"></a>01729     fdirport = IXGBE_NTOHS(input-&gt;formatted.dst_port);
<a name="l01730"></a>01730     fdirport &lt;&lt;= IXGBE_FDIRPORT_DESTINATION_SHIFT;
<a name="l01731"></a>01731     fdirport |= IXGBE_NTOHS(input-&gt;formatted.src_port);
<a name="l01732"></a>01732     IXGBE_WRITE_REG(hw, IXGBE_FDIRPORT, fdirport);
<a name="l01733"></a>01733 
<a name="l01734"></a>01734     <span class="comment">/* record vlan (little-endian) and flex_bytes(big-endian) */</span>
<a name="l01735"></a>01735     fdirvlan = IXGBE_STORE_AS_BE16(input-&gt;formatted.flex_bytes);
<a name="l01736"></a>01736     fdirvlan &lt;&lt;= IXGBE_FDIRVLAN_FLEX_SHIFT;
<a name="l01737"></a>01737     fdirvlan |= IXGBE_NTOHS(input-&gt;formatted.vlan_id);
<a name="l01738"></a>01738     IXGBE_WRITE_REG(hw, IXGBE_FDIRVLAN, fdirvlan);
<a name="l01739"></a>01739 
<a name="l01740"></a>01740     <span class="comment">/* configure FDIRHASH register */</span>
<a name="l01741"></a>01741     fdirhash = input-&gt;formatted.bkt_hash;
<a name="l01742"></a>01742     fdirhash |= soft_id &lt;&lt; IXGBE_FDIRHASH_SIG_SW_INDEX_SHIFT;
<a name="l01743"></a>01743     IXGBE_WRITE_REG(hw, IXGBE_FDIRHASH, fdirhash);
<a name="l01744"></a>01744 
<a name="l01745"></a>01745     <span class="comment">/*</span>
<a name="l01746"></a>01746 <span class="comment">     * flush all previous writes to make certain registers are</span>
<a name="l01747"></a>01747 <span class="comment">     * programmed prior to issuing the command</span>
<a name="l01748"></a>01748 <span class="comment">     */</span>
<a name="l01749"></a>01749     IXGBE_WRITE_FLUSH(hw);
<a name="l01750"></a>01750 
<a name="l01751"></a>01751     <span class="comment">/* configure FDIRCMD register */</span>
<a name="l01752"></a>01752     fdircmd = IXGBE_FDIRCMD_CMD_ADD_FLOW | IXGBE_FDIRCMD_FILTER_UPDATE |
<a name="l01753"></a>01753           IXGBE_FDIRCMD_LAST | IXGBE_FDIRCMD_QUEUE_EN;
<a name="l01754"></a>01754     <span class="keywordflow">if</span> (queue == IXGBE_FDIR_DROP_QUEUE)
<a name="l01755"></a>01755         fdircmd |= IXGBE_FDIRCMD_DROP;
<a name="l01756"></a>01756     fdircmd |= input-&gt;formatted.flow_type &lt;&lt; IXGBE_FDIRCMD_FLOW_TYPE_SHIFT;
<a name="l01757"></a>01757     fdircmd |= (u32)queue &lt;&lt; IXGBE_FDIRCMD_RX_QUEUE_SHIFT;
<a name="l01758"></a>01758     fdircmd |= (u32)input-&gt;formatted.vm_pool &lt;&lt; IXGBE_FDIRCMD_VT_POOL_SHIFT;
<a name="l01759"></a>01759 
<a name="l01760"></a>01760     IXGBE_WRITE_REG(hw, IXGBE_FDIRCMD, fdircmd);
<a name="l01761"></a>01761 
<a name="l01762"></a>01762     <span class="keywordflow">return</span> 0;
<a name="l01763"></a>01763 }
<a name="l01764"></a>01764 
<a name="l01765"></a>01765 s32 ixgbe_fdir_erase_perfect_filter_82599(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw,
<a name="l01766"></a>01766                       <span class="keyword">union</span> <a class="code" href="unionixgbe__atr__input.html">ixgbe_atr_input</a> *input,
<a name="l01767"></a>01767                       u16 soft_id)
<a name="l01768"></a>01768 {
<a name="l01769"></a>01769     u32 fdirhash;
<a name="l01770"></a>01770     u32 fdircmd = 0;
<a name="l01771"></a>01771     u32 retry_count;
<a name="l01772"></a>01772     s32 err = 0;
<a name="l01773"></a>01773 
<a name="l01774"></a>01774     <span class="comment">/* configure FDIRHASH register */</span>
<a name="l01775"></a>01775     fdirhash = input-&gt;formatted.bkt_hash;
<a name="l01776"></a>01776     fdirhash |= soft_id &lt;&lt; IXGBE_FDIRHASH_SIG_SW_INDEX_SHIFT;
<a name="l01777"></a>01777     IXGBE_WRITE_REG(hw, IXGBE_FDIRHASH, fdirhash);
<a name="l01778"></a>01778 
<a name="l01779"></a>01779     <span class="comment">/* flush hash to HW */</span>
<a name="l01780"></a>01780     IXGBE_WRITE_FLUSH(hw);
<a name="l01781"></a>01781 
<a name="l01782"></a>01782     <span class="comment">/* Query if filter is present */</span>
<a name="l01783"></a>01783     IXGBE_WRITE_REG(hw, IXGBE_FDIRCMD, IXGBE_FDIRCMD_CMD_QUERY_REM_FILT);
<a name="l01784"></a>01784 
<a name="l01785"></a>01785     <span class="keywordflow">for</span> (retry_count = 10; retry_count; retry_count--) {
<a name="l01786"></a>01786         <span class="comment">/* allow 10us for query to process */</span>
<a name="l01787"></a>01787         udelay(10);
<a name="l01788"></a>01788         <span class="comment">/* verify query completed successfully */</span>
<a name="l01789"></a>01789         fdircmd = IXGBE_READ_REG(hw, IXGBE_FDIRCMD);
<a name="l01790"></a>01790         <span class="keywordflow">if</span> (!(fdircmd &amp; IXGBE_FDIRCMD_CMD_MASK))
<a name="l01791"></a>01791             <span class="keywordflow">break</span>;
<a name="l01792"></a>01792     }
<a name="l01793"></a>01793 
<a name="l01794"></a>01794     <span class="keywordflow">if</span> (!retry_count)
<a name="l01795"></a>01795         err = IXGBE_ERR_FDIR_REINIT_FAILED;
<a name="l01796"></a>01796 
<a name="l01797"></a>01797     <span class="comment">/* if filter exists in hardware then remove it */</span>
<a name="l01798"></a>01798     <span class="keywordflow">if</span> (fdircmd &amp; IXGBE_FDIRCMD_FILTER_VALID) {
<a name="l01799"></a>01799         IXGBE_WRITE_REG(hw, IXGBE_FDIRHASH, fdirhash);
<a name="l01800"></a>01800         IXGBE_WRITE_FLUSH(hw);
<a name="l01801"></a>01801         IXGBE_WRITE_REG(hw, IXGBE_FDIRCMD,
<a name="l01802"></a>01802                 IXGBE_FDIRCMD_CMD_REMOVE_FLOW);
<a name="l01803"></a>01803     }
<a name="l01804"></a>01804 
<a name="l01805"></a>01805     <span class="keywordflow">return</span> err;
<a name="l01806"></a>01806 }
<a name="l01807"></a>01807 
<a name="l01819"></a>01819 s32 ixgbe_fdir_add_perfect_filter_82599(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw,
<a name="l01820"></a>01820                     <span class="keyword">union</span> <a class="code" href="unionixgbe__atr__input.html">ixgbe_atr_input</a> *input,
<a name="l01821"></a>01821                     <span class="keyword">union</span> <a class="code" href="unionixgbe__atr__input.html">ixgbe_atr_input</a> *input_mask,
<a name="l01822"></a>01822                     u16 soft_id, u8 queue)
<a name="l01823"></a>01823 {
<a name="l01824"></a>01824     s32 err = IXGBE_ERR_CONFIG;
<a name="l01825"></a>01825 
<a name="l01826"></a>01826     <span class="comment">/*</span>
<a name="l01827"></a>01827 <span class="comment">     * Check flow_type formatting, and bail out before we touch the hardware</span>
<a name="l01828"></a>01828 <span class="comment">     * if there&#39;s a configuration issue</span>
<a name="l01829"></a>01829 <span class="comment">     */</span>
<a name="l01830"></a>01830     <span class="keywordflow">switch</span> (input-&gt;formatted.flow_type) {
<a name="l01831"></a>01831     <span class="keywordflow">case</span> IXGBE_ATR_FLOW_TYPE_IPV4:
<a name="l01832"></a>01832         input_mask-&gt;formatted.flow_type = IXGBE_ATR_L4TYPE_IPV6_MASK;
<a name="l01833"></a>01833         <span class="keywordflow">if</span> (input-&gt;formatted.dst_port || input-&gt;formatted.src_port) {
<a name="l01834"></a>01834             hw_dbg(hw, <span class="stringliteral">&quot; Error on src/dst port\n&quot;</span>);
<a name="l01835"></a>01835             <span class="keywordflow">return</span> IXGBE_ERR_CONFIG;
<a name="l01836"></a>01836         }
<a name="l01837"></a>01837         <span class="keywordflow">break</span>;
<a name="l01838"></a>01838     <span class="keywordflow">case</span> IXGBE_ATR_FLOW_TYPE_SCTPV4:
<a name="l01839"></a>01839         <span class="keywordflow">if</span> (input-&gt;formatted.dst_port || input-&gt;formatted.src_port) {
<a name="l01840"></a>01840             hw_dbg(hw, <span class="stringliteral">&quot; Error on src/dst port\n&quot;</span>);
<a name="l01841"></a>01841             <span class="keywordflow">return</span> IXGBE_ERR_CONFIG;
<a name="l01842"></a>01842         }
<a name="l01843"></a>01843     <span class="keywordflow">case</span> IXGBE_ATR_FLOW_TYPE_TCPV4:
<a name="l01844"></a>01844     <span class="keywordflow">case</span> IXGBE_ATR_FLOW_TYPE_UDPV4:
<a name="l01845"></a>01845         input_mask-&gt;formatted.flow_type = IXGBE_ATR_L4TYPE_IPV6_MASK |
<a name="l01846"></a>01846                           IXGBE_ATR_L4TYPE_MASK;
<a name="l01847"></a>01847         <span class="keywordflow">break</span>;
<a name="l01848"></a>01848     <span class="keywordflow">default</span>:
<a name="l01849"></a>01849         hw_dbg(hw, <span class="stringliteral">&quot; Error on flow type input\n&quot;</span>);
<a name="l01850"></a>01850         <span class="keywordflow">return</span> err;
<a name="l01851"></a>01851     }
<a name="l01852"></a>01852 
<a name="l01853"></a>01853     <span class="comment">/* program input mask into the HW */</span>
<a name="l01854"></a>01854     err = ixgbe_fdir_set_input_mask_82599(hw, input_mask);
<a name="l01855"></a>01855     <span class="keywordflow">if</span> (err)
<a name="l01856"></a>01856         <span class="keywordflow">return</span> err;
<a name="l01857"></a>01857 
<a name="l01858"></a>01858     <span class="comment">/* apply mask and compute/store hash */</span>
<a name="l01859"></a>01859     ixgbe_atr_compute_perfect_hash_82599(input, input_mask);
<a name="l01860"></a>01860 
<a name="l01861"></a>01861     <span class="comment">/* program filters to filter memory */</span>
<a name="l01862"></a>01862     <span class="keywordflow">return</span> ixgbe_fdir_write_perfect_filter_82599(hw, input,
<a name="l01863"></a>01863                              soft_id, queue);
<a name="l01864"></a>01864 }
<a name="l01865"></a>01865 
<a name="l01874"></a>01874 s32 ixgbe_read_analog_reg8_82599(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw, u32 reg, u8 *val)
<a name="l01875"></a>01875 {
<a name="l01876"></a>01876     u32  core_ctl;
<a name="l01877"></a>01877 
<a name="l01878"></a>01878     IXGBE_WRITE_REG(hw, IXGBE_CORECTL, IXGBE_CORECTL_WRITE_CMD |
<a name="l01879"></a>01879                     (reg &lt;&lt; 8));
<a name="l01880"></a>01880     IXGBE_WRITE_FLUSH(hw);
<a name="l01881"></a>01881     udelay(10);
<a name="l01882"></a>01882     core_ctl = IXGBE_READ_REG(hw, IXGBE_CORECTL);
<a name="l01883"></a>01883     *val = (u8)core_ctl;
<a name="l01884"></a>01884 
<a name="l01885"></a>01885     <span class="keywordflow">return</span> 0;
<a name="l01886"></a>01886 }
<a name="l01887"></a>01887 
<a name="l01896"></a>01896 s32 ixgbe_write_analog_reg8_82599(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw, u32 reg, u8 val)
<a name="l01897"></a>01897 {
<a name="l01898"></a>01898     u32  core_ctl;
<a name="l01899"></a>01899 
<a name="l01900"></a>01900     core_ctl = (reg &lt;&lt; 8) | val;
<a name="l01901"></a>01901     IXGBE_WRITE_REG(hw, IXGBE_CORECTL, core_ctl);
<a name="l01902"></a>01902     IXGBE_WRITE_FLUSH(hw);
<a name="l01903"></a>01903     udelay(10);
<a name="l01904"></a>01904 
<a name="l01905"></a>01905     <span class="keywordflow">return</span> 0;
<a name="l01906"></a>01906 }
<a name="l01907"></a>01907 
<a name="l01916"></a>01916 s32 ixgbe_start_hw_82599(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw)
<a name="l01917"></a>01917 {
<a name="l01918"></a>01918     s32 ret_val = 0;
<a name="l01919"></a>01919 
<a name="l01920"></a>01920     ret_val = ixgbe_start_hw_generic(hw);
<a name="l01921"></a>01921     <span class="keywordflow">if</span> (ret_val != 0)
<a name="l01922"></a>01922         <span class="keywordflow">goto</span> out;
<a name="l01923"></a>01923 
<a name="l01924"></a>01924     ret_val = ixgbe_start_hw_gen2(hw);
<a name="l01925"></a>01925     <span class="keywordflow">if</span> (ret_val != 0)
<a name="l01926"></a>01926         <span class="keywordflow">goto</span> out;
<a name="l01927"></a>01927 
<a name="l01928"></a>01928     <span class="comment">/* We need to run link autotry after the driver loads */</span>
<a name="l01929"></a>01929     hw-&gt;mac.autotry_restart = <span class="keyword">true</span>;
<a name="l01930"></a>01930 
<a name="l01931"></a>01931     <span class="keywordflow">if</span> (ret_val == 0)
<a name="l01932"></a>01932         ret_val = ixgbe_verify_fw_version_82599(hw);
<a name="l01933"></a>01933 out:
<a name="l01934"></a>01934     <span class="keywordflow">return</span> ret_val;
<a name="l01935"></a>01935 }
<a name="l01936"></a>01936 
<a name="l01945"></a>01945 s32 ixgbe_identify_phy_82599(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw)
<a name="l01946"></a>01946 {
<a name="l01947"></a>01947     s32 status = IXGBE_ERR_PHY_ADDR_INVALID;
<a name="l01948"></a>01948 
<a name="l01949"></a>01949     <span class="comment">/* Detect PHY if not unknown - returns success if already detected. */</span>
<a name="l01950"></a>01950     status = ixgbe_identify_phy_generic(hw);
<a name="l01951"></a>01951     <span class="keywordflow">if</span> (status != 0) {
<a name="l01952"></a>01952         <span class="comment">/* 82599 10GBASE-T requires an external PHY */</span>
<a name="l01953"></a>01953         <span class="keywordflow">if</span> (hw-&gt;mac.ops.get_media_type(hw) == ixgbe_media_type_copper)
<a name="l01954"></a>01954             <span class="keywordflow">goto</span> out;
<a name="l01955"></a>01955         <span class="keywordflow">else</span>
<a name="l01956"></a>01956             status = ixgbe_identify_sfp_module_generic(hw);
<a name="l01957"></a>01957     }
<a name="l01958"></a>01958 
<a name="l01959"></a>01959     <span class="comment">/* Set PHY type none if no PHY detected */</span>
<a name="l01960"></a>01960     <span class="keywordflow">if</span> (hw-&gt;phy.type == ixgbe_phy_unknown) {
<a name="l01961"></a>01961         hw-&gt;phy.type = ixgbe_phy_none;
<a name="l01962"></a>01962         status = 0;
<a name="l01963"></a>01963     }
<a name="l01964"></a>01964 
<a name="l01965"></a>01965     <span class="comment">/* Return error if SFP module has been detected but is not supported */</span>
<a name="l01966"></a>01966     <span class="keywordflow">if</span> (hw-&gt;phy.type == ixgbe_phy_sfp_unsupported)
<a name="l01967"></a>01967         status = IXGBE_ERR_SFP_NOT_SUPPORTED;
<a name="l01968"></a>01968 
<a name="l01969"></a>01969 out:
<a name="l01970"></a>01970     <span class="keywordflow">return</span> status;
<a name="l01971"></a>01971 }
<a name="l01972"></a>01972 
<a name="l01979"></a>01979 u32 ixgbe_get_supported_physical_layer_82599(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw)
<a name="l01980"></a>01980 {
<a name="l01981"></a>01981     u32 physical_layer = IXGBE_PHYSICAL_LAYER_UNKNOWN;
<a name="l01982"></a>01982     u32 autoc = IXGBE_READ_REG(hw, IXGBE_AUTOC);
<a name="l01983"></a>01983     u32 autoc2 = IXGBE_READ_REG(hw, IXGBE_AUTOC2);
<a name="l01984"></a>01984     u32 pma_pmd_10g_serial = autoc2 &amp; IXGBE_AUTOC2_10G_SERIAL_PMA_PMD_MASK;
<a name="l01985"></a>01985     u32 pma_pmd_10g_parallel = autoc &amp; IXGBE_AUTOC_10G_PMA_PMD_MASK;
<a name="l01986"></a>01986     u32 pma_pmd_1g = autoc &amp; IXGBE_AUTOC_1G_PMA_PMD_MASK;
<a name="l01987"></a>01987     u16 ext_ability = 0;
<a name="l01988"></a>01988     u8 comp_codes_10g = 0;
<a name="l01989"></a>01989     u8 comp_codes_1g = 0;
<a name="l01990"></a>01990 
<a name="l01991"></a>01991     hw-&gt;phy.ops.identify(hw);
<a name="l01992"></a>01992 
<a name="l01993"></a>01993     <span class="keywordflow">switch</span> (hw-&gt;phy.type) {
<a name="l01994"></a>01994     <span class="keywordflow">case</span> ixgbe_phy_tn:
<a name="l01995"></a>01995     <span class="keywordflow">case</span> ixgbe_phy_aq:
<a name="l01996"></a>01996     <span class="keywordflow">case</span> ixgbe_phy_cu_unknown:
<a name="l01997"></a>01997         hw-&gt;phy.ops.read_reg(hw, IXGBE_MDIO_PHY_EXT_ABILITY,
<a name="l01998"></a>01998         IXGBE_MDIO_PMA_PMD_DEV_TYPE, &amp;ext_ability);
<a name="l01999"></a>01999         <span class="keywordflow">if</span> (ext_ability &amp; IXGBE_MDIO_PHY_10GBASET_ABILITY)
<a name="l02000"></a>02000             physical_layer |= IXGBE_PHYSICAL_LAYER_10GBASE_T;
<a name="l02001"></a>02001         <span class="keywordflow">if</span> (ext_ability &amp; IXGBE_MDIO_PHY_1000BASET_ABILITY)
<a name="l02002"></a>02002             physical_layer |= IXGBE_PHYSICAL_LAYER_1000BASE_T;
<a name="l02003"></a>02003         <span class="keywordflow">if</span> (ext_ability &amp; IXGBE_MDIO_PHY_100BASETX_ABILITY)
<a name="l02004"></a>02004             physical_layer |= IXGBE_PHYSICAL_LAYER_100BASE_TX;
<a name="l02005"></a>02005         <span class="keywordflow">goto</span> out;
<a name="l02006"></a>02006     <span class="keywordflow">default</span>:
<a name="l02007"></a>02007         <span class="keywordflow">break</span>;
<a name="l02008"></a>02008     }
<a name="l02009"></a>02009 
<a name="l02010"></a>02010     <span class="keywordflow">switch</span> (autoc &amp; IXGBE_AUTOC_LMS_MASK) {
<a name="l02011"></a>02011     <span class="keywordflow">case</span> IXGBE_AUTOC_LMS_1G_AN:
<a name="l02012"></a>02012     <span class="keywordflow">case</span> IXGBE_AUTOC_LMS_1G_LINK_NO_AN:
<a name="l02013"></a>02013         <span class="keywordflow">if</span> (pma_pmd_1g == IXGBE_AUTOC_1G_KX_BX) {
<a name="l02014"></a>02014             physical_layer = IXGBE_PHYSICAL_LAYER_1000BASE_KX |
<a name="l02015"></a>02015                 IXGBE_PHYSICAL_LAYER_1000BASE_BX;
<a name="l02016"></a>02016             <span class="keywordflow">goto</span> out;
<a name="l02017"></a>02017         } <span class="keywordflow">else</span>
<a name="l02018"></a>02018             <span class="comment">/* SFI mode so read SFP module */</span>
<a name="l02019"></a>02019             <span class="keywordflow">goto</span> sfp_check;
<a name="l02020"></a>02020         <span class="keywordflow">break</span>;
<a name="l02021"></a>02021     <span class="keywordflow">case</span> IXGBE_AUTOC_LMS_10G_LINK_NO_AN:
<a name="l02022"></a>02022         <span class="keywordflow">if</span> (pma_pmd_10g_parallel == IXGBE_AUTOC_10G_CX4)
<a name="l02023"></a>02023             physical_layer = IXGBE_PHYSICAL_LAYER_10GBASE_CX4;
<a name="l02024"></a>02024         <span class="keywordflow">else</span> <span class="keywordflow">if</span> (pma_pmd_10g_parallel == IXGBE_AUTOC_10G_KX4)
<a name="l02025"></a>02025             physical_layer = IXGBE_PHYSICAL_LAYER_10GBASE_KX4;
<a name="l02026"></a>02026         <span class="keywordflow">else</span> <span class="keywordflow">if</span> (pma_pmd_10g_parallel == IXGBE_AUTOC_10G_XAUI)
<a name="l02027"></a>02027             physical_layer = IXGBE_PHYSICAL_LAYER_10GBASE_XAUI;
<a name="l02028"></a>02028         <span class="keywordflow">goto</span> out;
<a name="l02029"></a>02029         <span class="keywordflow">break</span>;
<a name="l02030"></a>02030     <span class="keywordflow">case</span> IXGBE_AUTOC_LMS_10G_SERIAL:
<a name="l02031"></a>02031         <span class="keywordflow">if</span> (pma_pmd_10g_serial == IXGBE_AUTOC2_10G_KR) {
<a name="l02032"></a>02032             physical_layer = IXGBE_PHYSICAL_LAYER_10GBASE_KR;
<a name="l02033"></a>02033             <span class="keywordflow">goto</span> out;
<a name="l02034"></a>02034         } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (pma_pmd_10g_serial == IXGBE_AUTOC2_10G_SFI)
<a name="l02035"></a>02035             <span class="keywordflow">goto</span> sfp_check;
<a name="l02036"></a>02036         <span class="keywordflow">break</span>;
<a name="l02037"></a>02037     <span class="keywordflow">case</span> IXGBE_AUTOC_LMS_KX4_KX_KR:
<a name="l02038"></a>02038     <span class="keywordflow">case</span> IXGBE_AUTOC_LMS_KX4_KX_KR_1G_AN:
<a name="l02039"></a>02039         <span class="keywordflow">if</span> (autoc &amp; IXGBE_AUTOC_KX_SUPP)
<a name="l02040"></a>02040             physical_layer |= IXGBE_PHYSICAL_LAYER_1000BASE_KX;
<a name="l02041"></a>02041         <span class="keywordflow">if</span> (autoc &amp; IXGBE_AUTOC_KX4_SUPP)
<a name="l02042"></a>02042             physical_layer |= IXGBE_PHYSICAL_LAYER_10GBASE_KX4;
<a name="l02043"></a>02043         <span class="keywordflow">if</span> (autoc &amp; IXGBE_AUTOC_KR_SUPP)
<a name="l02044"></a>02044             physical_layer |= IXGBE_PHYSICAL_LAYER_10GBASE_KR;
<a name="l02045"></a>02045         <span class="keywordflow">goto</span> out;
<a name="l02046"></a>02046         <span class="keywordflow">break</span>;
<a name="l02047"></a>02047     <span class="keywordflow">default</span>:
<a name="l02048"></a>02048         <span class="keywordflow">goto</span> out;
<a name="l02049"></a>02049         <span class="keywordflow">break</span>;
<a name="l02050"></a>02050     }
<a name="l02051"></a>02051 
<a name="l02052"></a>02052 sfp_check:
<a name="l02053"></a>02053     <span class="comment">/* SFP check must be done last since DA modules are sometimes used to</span>
<a name="l02054"></a>02054 <span class="comment">     * test KR mode -  we need to id KR mode correctly before SFP module.</span>
<a name="l02055"></a>02055 <span class="comment">     * Call identify_sfp because the pluggable module may have changed */</span>
<a name="l02056"></a>02056     hw-&gt;phy.ops.identify_sfp(hw);
<a name="l02057"></a>02057     <span class="keywordflow">if</span> (hw-&gt;phy.sfp_type == ixgbe_sfp_type_not_present)
<a name="l02058"></a>02058         <span class="keywordflow">goto</span> out;
<a name="l02059"></a>02059 
<a name="l02060"></a>02060     <span class="keywordflow">switch</span> (hw-&gt;phy.type) {
<a name="l02061"></a>02061     <span class="keywordflow">case</span> ixgbe_phy_sfp_passive_tyco:
<a name="l02062"></a>02062     <span class="keywordflow">case</span> ixgbe_phy_sfp_passive_unknown:
<a name="l02063"></a>02063         physical_layer = IXGBE_PHYSICAL_LAYER_SFP_PLUS_CU;
<a name="l02064"></a>02064         <span class="keywordflow">break</span>;
<a name="l02065"></a>02065     <span class="keywordflow">case</span> ixgbe_phy_sfp_ftl_active:
<a name="l02066"></a>02066     <span class="keywordflow">case</span> ixgbe_phy_sfp_active_unknown:
<a name="l02067"></a>02067         physical_layer = IXGBE_PHYSICAL_LAYER_SFP_ACTIVE_DA;
<a name="l02068"></a>02068         <span class="keywordflow">break</span>;
<a name="l02069"></a>02069     <span class="keywordflow">case</span> ixgbe_phy_sfp_avago:
<a name="l02070"></a>02070     <span class="keywordflow">case</span> ixgbe_phy_sfp_ftl:
<a name="l02071"></a>02071     <span class="keywordflow">case</span> ixgbe_phy_sfp_intel:
<a name="l02072"></a>02072     <span class="keywordflow">case</span> ixgbe_phy_sfp_unknown:
<a name="l02073"></a>02073         hw-&gt;phy.ops.read_i2c_eeprom(hw,
<a name="l02074"></a>02074               IXGBE_SFF_1GBE_COMP_CODES, &amp;comp_codes_1g);
<a name="l02075"></a>02075         hw-&gt;phy.ops.read_i2c_eeprom(hw,
<a name="l02076"></a>02076               IXGBE_SFF_10GBE_COMP_CODES, &amp;comp_codes_10g);
<a name="l02077"></a>02077         <span class="keywordflow">if</span> (comp_codes_10g &amp; IXGBE_SFF_10GBASESR_CAPABLE)
<a name="l02078"></a>02078             physical_layer = IXGBE_PHYSICAL_LAYER_10GBASE_SR;
<a name="l02079"></a>02079         <span class="keywordflow">else</span> <span class="keywordflow">if</span> (comp_codes_10g &amp; IXGBE_SFF_10GBASELR_CAPABLE)
<a name="l02080"></a>02080             physical_layer = IXGBE_PHYSICAL_LAYER_10GBASE_LR;
<a name="l02081"></a>02081         <span class="keywordflow">else</span> <span class="keywordflow">if</span> (comp_codes_1g &amp; IXGBE_SFF_1GBASET_CAPABLE)
<a name="l02082"></a>02082             physical_layer = IXGBE_PHYSICAL_LAYER_1000BASE_T;
<a name="l02083"></a>02083         <span class="keywordflow">break</span>;
<a name="l02084"></a>02084     <span class="keywordflow">default</span>:
<a name="l02085"></a>02085         <span class="keywordflow">break</span>;
<a name="l02086"></a>02086     }
<a name="l02087"></a>02087 
<a name="l02088"></a>02088 out:
<a name="l02089"></a>02089     <span class="keywordflow">return</span> physical_layer;
<a name="l02090"></a>02090 }
<a name="l02091"></a>02091 
<a name="l02099"></a>02099 s32 ixgbe_enable_rx_dma_82599(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw, u32 regval)
<a name="l02100"></a>02100 {
<a name="l02101"></a>02101 <span class="preprocessor">#define IXGBE_MAX_SECRX_POLL 30</span>
<a name="l02102"></a>02102 <span class="preprocessor"></span>    <span class="keywordtype">int</span> i;
<a name="l02103"></a>02103     <span class="keywordtype">int</span> secrxreg;
<a name="l02104"></a>02104 
<a name="l02105"></a>02105     <span class="comment">/*</span>
<a name="l02106"></a>02106 <span class="comment">     * Workaround for 82599 silicon errata when enabling the Rx datapath.</span>
<a name="l02107"></a>02107 <span class="comment">     * If traffic is incoming before we enable the Rx unit, it could hang</span>
<a name="l02108"></a>02108 <span class="comment">     * the Rx DMA unit.  Therefore, make sure the security engine is</span>
<a name="l02109"></a>02109 <span class="comment">     * completely disabled prior to enabling the Rx unit.</span>
<a name="l02110"></a>02110 <span class="comment">     */</span>
<a name="l02111"></a>02111     secrxreg = IXGBE_READ_REG(hw, IXGBE_SECRXCTRL);
<a name="l02112"></a>02112     secrxreg |= IXGBE_SECRXCTRL_RX_DIS;
<a name="l02113"></a>02113     IXGBE_WRITE_REG(hw, IXGBE_SECRXCTRL, secrxreg);
<a name="l02114"></a>02114     <span class="keywordflow">for</span> (i = 0; i &lt; IXGBE_MAX_SECRX_POLL; i++) {
<a name="l02115"></a>02115         secrxreg = IXGBE_READ_REG(hw, IXGBE_SECRXSTAT);
<a name="l02116"></a>02116         <span class="keywordflow">if</span> (secrxreg &amp; IXGBE_SECRXSTAT_SECRX_RDY)
<a name="l02117"></a>02117             <span class="keywordflow">break</span>;
<a name="l02118"></a>02118         <span class="keywordflow">else</span>
<a name="l02119"></a>02119             <span class="comment">/* Use interrupt-safe sleep just in case */</span>
<a name="l02120"></a>02120             udelay(10);
<a name="l02121"></a>02121     }
<a name="l02122"></a>02122 
<a name="l02123"></a>02123     <span class="comment">/* For informational purposes only */</span>
<a name="l02124"></a>02124     <span class="keywordflow">if</span> (i &gt;= IXGBE_MAX_SECRX_POLL)
<a name="l02125"></a>02125         hw_dbg(hw, <span class="stringliteral">&quot;Rx unit being enabled before security &quot;</span>
<a name="l02126"></a>02126                  <span class="stringliteral">&quot;path fully disabled.  Continuing with init.\n&quot;</span>);
<a name="l02127"></a>02127 
<a name="l02128"></a>02128     IXGBE_WRITE_REG(hw, IXGBE_RXCTRL, regval);
<a name="l02129"></a>02129     secrxreg = IXGBE_READ_REG(hw, IXGBE_SECRXCTRL);
<a name="l02130"></a>02130     secrxreg &amp;= ~IXGBE_SECRXCTRL_RX_DIS;
<a name="l02131"></a>02131     IXGBE_WRITE_REG(hw, IXGBE_SECRXCTRL, secrxreg);
<a name="l02132"></a>02132     IXGBE_WRITE_FLUSH(hw);
<a name="l02133"></a>02133 
<a name="l02134"></a>02134     <span class="keywordflow">return</span> 0;
<a name="l02135"></a>02135 }
<a name="l02136"></a>02136 
<a name="l02147"></a>02147 <span class="keyword">static</span> s32 ixgbe_verify_fw_version_82599(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw)
<a name="l02148"></a>02148 {
<a name="l02149"></a>02149     s32 status = IXGBE_ERR_EEPROM_VERSION;
<a name="l02150"></a>02150     u16 fw_offset, fw_ptp_cfg_offset;
<a name="l02151"></a>02151     u16 <a class="code" href="structfw__version.html">fw_version</a> = 0;
<a name="l02152"></a>02152 
<a name="l02153"></a>02153     <span class="comment">/* firmware check is only necessary for SFI devices */</span>
<a name="l02154"></a>02154     <span class="keywordflow">if</span> (hw-&gt;phy.media_type != ixgbe_media_type_fiber) {
<a name="l02155"></a>02155         status = 0;
<a name="l02156"></a>02156         <span class="keywordflow">goto</span> fw_version_out;
<a name="l02157"></a>02157     }
<a name="l02158"></a>02158 
<a name="l02159"></a>02159     <span class="comment">/* get the offset to the Firmware Module block */</span>
<a name="l02160"></a>02160     hw-&gt;eeprom.ops.read(hw, IXGBE_FW_PTR, &amp;fw_offset);
<a name="l02161"></a>02161 
<a name="l02162"></a>02162     <span class="keywordflow">if</span> ((fw_offset == 0) || (fw_offset == 0xFFFF))
<a name="l02163"></a>02163         <span class="keywordflow">goto</span> fw_version_out;
<a name="l02164"></a>02164 
<a name="l02165"></a>02165     <span class="comment">/* get the offset to the Pass Through Patch Configuration block */</span>
<a name="l02166"></a>02166     hw-&gt;eeprom.ops.read(hw, (fw_offset +
<a name="l02167"></a>02167                              IXGBE_FW_PASSTHROUGH_PATCH_CONFIG_PTR),
<a name="l02168"></a>02168                              &amp;fw_ptp_cfg_offset);
<a name="l02169"></a>02169 
<a name="l02170"></a>02170     <span class="keywordflow">if</span> ((fw_ptp_cfg_offset == 0) || (fw_ptp_cfg_offset == 0xFFFF))
<a name="l02171"></a>02171         <span class="keywordflow">goto</span> fw_version_out;
<a name="l02172"></a>02172 
<a name="l02173"></a>02173     <span class="comment">/* get the firmware version */</span>
<a name="l02174"></a>02174     hw-&gt;eeprom.ops.read(hw, (fw_ptp_cfg_offset +
<a name="l02175"></a>02175                              IXGBE_FW_PATCH_VERSION_4),
<a name="l02176"></a>02176                              &amp;fw_version);
<a name="l02177"></a>02177 
<a name="l02178"></a>02178     <span class="keywordflow">if</span> (fw_version &gt; 0x5)
<a name="l02179"></a>02179         status = 0;
<a name="l02180"></a>02180 
<a name="l02181"></a>02181 fw_version_out:
<a name="l02182"></a>02182     <span class="keywordflow">return</span> status;
<a name="l02183"></a>02183 }
<a name="l02184"></a>02184 
<a name="l02192"></a>02192 <span class="keywordtype">bool</span> ixgbe_verify_lesm_fw_enabled_82599(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw)
<a name="l02193"></a>02193 {
<a name="l02194"></a>02194     <span class="keywordtype">bool</span> lesm_enabled = <span class="keyword">false</span>;
<a name="l02195"></a>02195     u16 fw_offset, fw_lesm_param_offset, fw_lesm_state;
<a name="l02196"></a>02196     s32 status;
<a name="l02197"></a>02197 
<a name="l02198"></a>02198     <span class="comment">/* get the offset to the Firmware Module block */</span>
<a name="l02199"></a>02199     status = hw-&gt;eeprom.ops.read(hw, IXGBE_FW_PTR, &amp;fw_offset);
<a name="l02200"></a>02200 
<a name="l02201"></a>02201     <span class="keywordflow">if</span> ((status != 0) ||
<a name="l02202"></a>02202         (fw_offset == 0) || (fw_offset == 0xFFFF))
<a name="l02203"></a>02203         <span class="keywordflow">goto</span> out;
<a name="l02204"></a>02204 
<a name="l02205"></a>02205     <span class="comment">/* get the offset to the LESM Parameters block */</span>
<a name="l02206"></a>02206     status = hw-&gt;eeprom.ops.read(hw, (fw_offset +
<a name="l02207"></a>02207                              IXGBE_FW_LESM_PARAMETERS_PTR),
<a name="l02208"></a>02208                              &amp;fw_lesm_param_offset);
<a name="l02209"></a>02209 
<a name="l02210"></a>02210     <span class="keywordflow">if</span> ((status != 0) ||
<a name="l02211"></a>02211         (fw_lesm_param_offset == 0) || (fw_lesm_param_offset == 0xFFFF))
<a name="l02212"></a>02212         <span class="keywordflow">goto</span> out;
<a name="l02213"></a>02213 
<a name="l02214"></a>02214     <span class="comment">/* get the lesm state word */</span>
<a name="l02215"></a>02215     status = hw-&gt;eeprom.ops.read(hw, (fw_lesm_param_offset +
<a name="l02216"></a>02216                                  IXGBE_FW_LESM_STATE_1),
<a name="l02217"></a>02217                                  &amp;fw_lesm_state);
<a name="l02218"></a>02218 
<a name="l02219"></a>02219     <span class="keywordflow">if</span> ((status == 0) &amp;&amp;
<a name="l02220"></a>02220         (fw_lesm_state &amp; IXGBE_FW_LESM_STATE_ENABLED))
<a name="l02221"></a>02221         lesm_enabled = <span class="keyword">true</span>;
<a name="l02222"></a>02222 
<a name="l02223"></a>02223 out:
<a name="l02224"></a>02224     <span class="keywordflow">return</span> lesm_enabled;
<a name="l02225"></a>02225 }
<a name="l02226"></a>02226 
<a name="l02237"></a>02237 <span class="keyword">static</span> s32 ixgbe_read_eeprom_82599(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw,
<a name="l02238"></a>02238                    u16 offset, u16 *data)
<a name="l02239"></a>02239 {
<a name="l02240"></a>02240     <span class="keyword">struct </span><a class="code" href="structixgbe__eeprom__info.html">ixgbe_eeprom_info</a> *eeprom = &amp;hw-&gt;eeprom;
<a name="l02241"></a>02241     s32 ret_val = IXGBE_ERR_CONFIG;
<a name="l02242"></a>02242 
<a name="l02243"></a>02243     <span class="comment">/*</span>
<a name="l02244"></a>02244 <span class="comment">     * If EEPROM is detected and can be addressed using 14 bits,</span>
<a name="l02245"></a>02245 <span class="comment">     * use EERD otherwise use bit bang</span>
<a name="l02246"></a>02246 <span class="comment">     */</span>
<a name="l02247"></a>02247     <span class="keywordflow">if</span> ((eeprom-&gt;type == ixgbe_eeprom_spi) &amp;&amp;
<a name="l02248"></a>02248         (offset &lt;= IXGBE_EERD_MAX_ADDR))
<a name="l02249"></a>02249         ret_val = ixgbe_read_eerd_generic(hw, offset, data);
<a name="l02250"></a>02250     <span class="keywordflow">else</span>
<a name="l02251"></a>02251         ret_val = ixgbe_read_eeprom_bit_bang_generic(hw, offset, data);
<a name="l02252"></a>02252 
<a name="l02253"></a>02253     <span class="keywordflow">return</span> ret_val;
<a name="l02254"></a>02254 }
</pre></div></div>
</div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<hr class="footer"/><address class="footer"><small>Generated on Wed Sep 28 2011 14:20:27 for Mark6 by&#160;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.7.4 </small></address>
</body>
</html>
