// Seed: 1476513699
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  assign id_2 = 1;
  assign id_2 = id_1;
  wire id_3;
  supply1 id_4;
  id_5 :
  assert property (@(1) ~1 & id_4 & id_1)
  else begin
    if ("") deassign id_5;
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  wire  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ;
  module_0(
      id_21, id_12
  ); id_28(
      id_10, id_14, id_18
  );
  assign id_15 = id_11;
endmodule
