Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Fri May 31 14:20:23 2024
| Host         : srv-tp05 running 64-bit Linux Mint 21.1
| Command      : report_methodology -file Instruction_memory_methodology_drc_routed.rpt -pb Instruction_memory_methodology_drc_routed.pb -rpx Instruction_memory_methodology_drc_routed.rpx
| Design       : Instruction_memory
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 40
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay | 40         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on Address[0] relative to the rising and/or falling clock edge(s) of Clock.
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on Address[1] relative to the rising and/or falling clock edge(s) of Clock.
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on Address[2] relative to the rising and/or falling clock edge(s) of Clock.
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on Address[3] relative to the rising and/or falling clock edge(s) of Clock.
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on Address[4] relative to the rising and/or falling clock edge(s) of Clock.
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on Address[5] relative to the rising and/or falling clock edge(s) of Clock.
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on Address[6] relative to the rising and/or falling clock edge(s) of Clock.
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on Address[7] relative to the rising and/or falling clock edge(s) of Clock.
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on ValOut[0] relative to the rising and/or falling clock edge(s) of Clock.
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on ValOut[10] relative to the rising and/or falling clock edge(s) of Clock.
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on ValOut[11] relative to the rising and/or falling clock edge(s) of Clock.
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on ValOut[12] relative to the rising and/or falling clock edge(s) of Clock.
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on ValOut[13] relative to the rising and/or falling clock edge(s) of Clock.
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on ValOut[14] relative to the rising and/or falling clock edge(s) of Clock.
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on ValOut[15] relative to the rising and/or falling clock edge(s) of Clock.
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on ValOut[16] relative to the rising and/or falling clock edge(s) of Clock.
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on ValOut[17] relative to the rising and/or falling clock edge(s) of Clock.
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on ValOut[18] relative to the rising and/or falling clock edge(s) of Clock.
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on ValOut[19] relative to the rising and/or falling clock edge(s) of Clock.
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on ValOut[1] relative to the rising and/or falling clock edge(s) of Clock.
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on ValOut[20] relative to the rising and/or falling clock edge(s) of Clock.
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on ValOut[21] relative to the rising and/or falling clock edge(s) of Clock.
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An output delay is missing on ValOut[22] relative to the rising and/or falling clock edge(s) of Clock.
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An output delay is missing on ValOut[23] relative to the rising and/or falling clock edge(s) of Clock.
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An output delay is missing on ValOut[24] relative to the rising and/or falling clock edge(s) of Clock.
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An output delay is missing on ValOut[25] relative to the rising and/or falling clock edge(s) of Clock.
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An output delay is missing on ValOut[26] relative to the rising and/or falling clock edge(s) of Clock.
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An output delay is missing on ValOut[27] relative to the rising and/or falling clock edge(s) of Clock.
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An output delay is missing on ValOut[28] relative to the rising and/or falling clock edge(s) of Clock.
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An output delay is missing on ValOut[29] relative to the rising and/or falling clock edge(s) of Clock.
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An output delay is missing on ValOut[2] relative to the rising and/or falling clock edge(s) of Clock.
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An output delay is missing on ValOut[30] relative to the rising and/or falling clock edge(s) of Clock.
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An output delay is missing on ValOut[31] relative to the rising and/or falling clock edge(s) of Clock.
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An output delay is missing on ValOut[3] relative to the rising and/or falling clock edge(s) of Clock.
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An output delay is missing on ValOut[4] relative to the rising and/or falling clock edge(s) of Clock.
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An output delay is missing on ValOut[5] relative to the rising and/or falling clock edge(s) of Clock.
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An output delay is missing on ValOut[6] relative to the rising and/or falling clock edge(s) of Clock.
Related violations: <none>

TIMING-18#38 Warning
Missing input or output delay  
An output delay is missing on ValOut[7] relative to the rising and/or falling clock edge(s) of Clock.
Related violations: <none>

TIMING-18#39 Warning
Missing input or output delay  
An output delay is missing on ValOut[8] relative to the rising and/or falling clock edge(s) of Clock.
Related violations: <none>

TIMING-18#40 Warning
Missing input or output delay  
An output delay is missing on ValOut[9] relative to the rising and/or falling clock edge(s) of Clock.
Related violations: <none>


