// Seed: 2252954772
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_6;
endmodule
module module_1 (
    output wand id_0,
    output wand id_1,
    output tri  id_2,
    input  wand id_3
);
  wire id_5;
  logic [7:0] id_6;
  assign id_6[1 : ""] = id_3;
  wand id_7 = 1, id_8, id_9, id_10;
  module_0(
      id_10, id_10, id_5, id_9, id_5
  );
  wire id_11, id_12, id_13, id_14, id_15, id_16, id_17, id_18, id_19, id_20, id_21, id_22;
endmodule
