$date
	Mon May 29 16:01:22 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module Core_tb $end
$var reg 1 ! clk $end
$var reg 7 " cycle_count [6:0] $end
$var reg 1 # mem_enable $end
$var reg 1 $ reset $end
$scope module core_proc $end
$var wire 1 ! clock $end
$var wire 1 # mem_en $end
$var wire 1 $ reset $end
$var wire 32 % pc_mux_select [31:0] $end
$var wire 32 & pc_branch_offset [31:0] $end
$var wire 32 ' next_instr_addr [31:0] $end
$var wire 1 ( misaligned_data_addr $end
$var wire 1 ) mem_instr_req_valid $end
$var wire 1 * mem_instr_data_valid $end
$var wire 1 + mem_gnt_req $end
$var wire 1 , mem_data_req_valid $end
$var wire 3 - lsu_operator [2:0] $end
$var wire 1 . lsu_en $end
$var wire 32 / load_mem_data [31:0] $end
$var wire 32 0 instr_mem_data [31:0] $end
$var wire 32 1 instr_mem_addr [31:0] $end
$var wire 1 2 illegal_instr $end
$var wire 1 3 comparator_result_valid $end
$var wire 32 4 comparator_result [31:0] $end
$var wire 3 5 comparator_function [2:0] $end
$var wire 1 6 comparator_en $end
$var wire 1 7 comparator_branch_valid $end
$var wire 1 8 comparator_branch $end
$var wire 1 9 alu_valid $end
$var wire 32 : alu_result [31:0] $end
$var wire 7 ; alu_operator [6:0] $end
$var wire 32 < alu_operand_b [31:0] $end
$var wire 32 = alu_operand_a [31:0] $end
$var wire 1 > alu_en $end
$var wire 32 ? DRAM_wdata [31:0] $end
$var wire 32 @ DRAM_load_mem_data [31:0] $end
$scope module ALUModule $end
$var wire 1 $ reset $end
$var wire 7 A alu_operator_ip [6:0] $end
$var wire 32 B alu_operand_b_ip [31:0] $end
$var wire 32 C alu_operand_a_ip [31:0] $end
$var wire 1 > alu_enable_ip $end
$var reg 32 D alu_result_op [31:0] $end
$var reg 1 9 alu_valid_op $end
$upscope $end
$scope module CompareModule $end
$var wire 1 $ reset $end
$var wire 32 E comparator_operand_b_ip [31:0] $end
$var wire 32 F comparator_operand_a_ip [31:0] $end
$var wire 3 G comparator_func_ip [2:0] $end
$var wire 1 6 comparator_en_ip $end
$var reg 1 H a_is_equal_b $end
$var reg 1 I a_is_greater_or_equal_b $end
$var reg 1 8 comparator_branch_op $end
$var reg 32 J comparator_result_op [31:0] $end
$var reg 1 3 comparator_result_valid_op $end
$var reg 1 7 compare_branch_valid_op $end
$upscope $end
$scope module DecodeModule $end
$var wire 32 K alu_result_ip [31:0] $end
$var wire 1 9 alu_result_valid_ip $end
$var wire 1 ! clock $end
$var wire 32 L comparator_result_ip [31:0] $end
$var wire 1 3 comparator_result_valid_ip $end
$var wire 1 $ reset $end
$var wire 32 M valid_instr_to_decode [31:0] $end
$var wire 5 N regfile_write_addr_a_id [4:0] $end
$var wire 5 O regfile_read_addr_b_id [4:0] $end
$var wire 5 P regfile_read_addr_a_id [4:0] $end
$var wire 32 Q regfile_b_out [31:0] $end
$var wire 32 R regfile_a_out [31:0] $end
$var wire 32 S pc4 [31:0] $end
$var wire 32 T pc [31:0] $end
$var wire 1 , mem_data_valid_ip $end
$var wire 32 U mem_data_ip [31:0] $end
$var wire 1 * instr_data_valid_ip $end
$var wire 32 V instr_data_ip [31:0] $end
$var wire 1 > alu_en_op $end
$var reg 32 W J_IMM [31:0] $end
$var reg 32 X U_IMM [31:0] $end
$var reg 32 Y alu_operand_a_ex_op [31:0] $end
$var reg 32 Z alu_operand_b_ex_op [31:0] $end
$var reg 7 [ alu_operator_op [6:0] $end
$var reg 1 6 comparator_en_op $end
$var reg 3 \ comparator_func_op [2:0] $end
$var reg 1 . en_lsu_op $end
$var reg 3 ] lsu_operator_op [2:0] $end
$var reg 32 ^ mem_wdata_op [31:0] $end
$var reg 3 _ operand_b_select [2:0] $end
$var reg 32 ` pc_branch_offset_op [31:0] $end
$var reg 32 a regfile_write_data [31:0] $end
$var reg 1 b regfile_write_data_valid $end
$var reg 3 c writeback_mux [2:0] $end
$var integer 32 d operand_a_select [31:0] $end
$var integer 32 e pc_mux_op [31:0] $end
$scope module register_file $end
$var wire 1 ! clock $end
$var wire 5 f raddr_a_ip [4:0] $end
$var wire 32 g raddr_a_op [31:0] $end
$var wire 5 h raddr_b_ip [4:0] $end
$var wire 32 i raddr_b_op [31:0] $end
$var wire 1 $ reset $end
$var wire 5 j waddr_a [4:0] $end
$var wire 5 k waddr_a_ip [4:0] $end
$var wire 32 l wdata_a_ip [31:0] $end
$var wire 1 b we_a_ip $end
$var wire 32 m write_enable_a_dec [31:0] $end
$scope begin RF[1] $end
$scope module RF $end
$var wire 1 ! clock $end
$var wire 32 n data_ip [31:0] $end
$var wire 1 o enable $end
$var wire 1 $ reset $end
$var reg 32 p data_op [31:0] $end
$upscope $end
$upscope $end
$scope begin RF[2] $end
$scope module RF $end
$var wire 1 ! clock $end
$var wire 32 q data_ip [31:0] $end
$var wire 1 r enable $end
$var wire 1 $ reset $end
$var reg 32 s data_op [31:0] $end
$upscope $end
$upscope $end
$scope begin RF[3] $end
$scope module RF $end
$var wire 1 ! clock $end
$var wire 32 t data_ip [31:0] $end
$var wire 1 u enable $end
$var wire 1 $ reset $end
$var reg 32 v data_op [31:0] $end
$upscope $end
$upscope $end
$scope begin RF[4] $end
$scope module RF $end
$var wire 1 ! clock $end
$var wire 32 w data_ip [31:0] $end
$var wire 1 x enable $end
$var wire 1 $ reset $end
$var reg 32 y data_op [31:0] $end
$upscope $end
$upscope $end
$scope begin RF[5] $end
$scope module RF $end
$var wire 1 ! clock $end
$var wire 32 z data_ip [31:0] $end
$var wire 1 { enable $end
$var wire 1 $ reset $end
$var reg 32 | data_op [31:0] $end
$upscope $end
$upscope $end
$scope begin RF[6] $end
$scope module RF $end
$var wire 1 ! clock $end
$var wire 32 } data_ip [31:0] $end
$var wire 1 ~ enable $end
$var wire 1 $ reset $end
$var reg 32 !" data_op [31:0] $end
$upscope $end
$upscope $end
$scope begin RF[7] $end
$scope module RF $end
$var wire 1 ! clock $end
$var wire 32 "" data_ip [31:0] $end
$var wire 1 #" enable $end
$var wire 1 $ reset $end
$var reg 32 $" data_op [31:0] $end
$upscope $end
$upscope $end
$scope begin RF[8] $end
$scope module RF $end
$var wire 1 ! clock $end
$var wire 32 %" data_ip [31:0] $end
$var wire 1 &" enable $end
$var wire 1 $ reset $end
$var reg 32 '" data_op [31:0] $end
$upscope $end
$upscope $end
$scope begin RF[9] $end
$scope module RF $end
$var wire 1 ! clock $end
$var wire 32 (" data_ip [31:0] $end
$var wire 1 )" enable $end
$var wire 1 $ reset $end
$var reg 32 *" data_op [31:0] $end
$upscope $end
$upscope $end
$scope begin RF[10] $end
$scope module RF $end
$var wire 1 ! clock $end
$var wire 32 +" data_ip [31:0] $end
$var wire 1 ," enable $end
$var wire 1 $ reset $end
$var reg 32 -" data_op [31:0] $end
$upscope $end
$upscope $end
$scope begin RF[11] $end
$scope module RF $end
$var wire 1 ! clock $end
$var wire 32 ." data_ip [31:0] $end
$var wire 1 /" enable $end
$var wire 1 $ reset $end
$var reg 32 0" data_op [31:0] $end
$upscope $end
$upscope $end
$scope begin RF[12] $end
$scope module RF $end
$var wire 1 ! clock $end
$var wire 32 1" data_ip [31:0] $end
$var wire 1 2" enable $end
$var wire 1 $ reset $end
$var reg 32 3" data_op [31:0] $end
$upscope $end
$upscope $end
$scope begin RF[13] $end
$scope module RF $end
$var wire 1 ! clock $end
$var wire 32 4" data_ip [31:0] $end
$var wire 1 5" enable $end
$var wire 1 $ reset $end
$var reg 32 6" data_op [31:0] $end
$upscope $end
$upscope $end
$scope begin RF[14] $end
$scope module RF $end
$var wire 1 ! clock $end
$var wire 32 7" data_ip [31:0] $end
$var wire 1 8" enable $end
$var wire 1 $ reset $end
$var reg 32 9" data_op [31:0] $end
$upscope $end
$upscope $end
$scope begin RF[15] $end
$scope module RF $end
$var wire 1 ! clock $end
$var wire 32 :" data_ip [31:0] $end
$var wire 1 ;" enable $end
$var wire 1 $ reset $end
$var reg 32 <" data_op [31:0] $end
$upscope $end
$upscope $end
$scope begin RF[16] $end
$scope module RF $end
$var wire 1 ! clock $end
$var wire 32 =" data_ip [31:0] $end
$var wire 1 >" enable $end
$var wire 1 $ reset $end
$var reg 32 ?" data_op [31:0] $end
$upscope $end
$upscope $end
$scope begin RF[17] $end
$scope module RF $end
$var wire 1 ! clock $end
$var wire 32 @" data_ip [31:0] $end
$var wire 1 A" enable $end
$var wire 1 $ reset $end
$var reg 32 B" data_op [31:0] $end
$upscope $end
$upscope $end
$scope begin RF[18] $end
$scope module RF $end
$var wire 1 ! clock $end
$var wire 32 C" data_ip [31:0] $end
$var wire 1 D" enable $end
$var wire 1 $ reset $end
$var reg 32 E" data_op [31:0] $end
$upscope $end
$upscope $end
$scope begin RF[19] $end
$scope module RF $end
$var wire 1 ! clock $end
$var wire 32 F" data_ip [31:0] $end
$var wire 1 G" enable $end
$var wire 1 $ reset $end
$var reg 32 H" data_op [31:0] $end
$upscope $end
$upscope $end
$scope begin RF[20] $end
$scope module RF $end
$var wire 1 ! clock $end
$var wire 32 I" data_ip [31:0] $end
$var wire 1 J" enable $end
$var wire 1 $ reset $end
$var reg 32 K" data_op [31:0] $end
$upscope $end
$upscope $end
$scope begin RF[21] $end
$scope module RF $end
$var wire 1 ! clock $end
$var wire 32 L" data_ip [31:0] $end
$var wire 1 M" enable $end
$var wire 1 $ reset $end
$var reg 32 N" data_op [31:0] $end
$upscope $end
$upscope $end
$scope begin RF[22] $end
$scope module RF $end
$var wire 1 ! clock $end
$var wire 32 O" data_ip [31:0] $end
$var wire 1 P" enable $end
$var wire 1 $ reset $end
$var reg 32 Q" data_op [31:0] $end
$upscope $end
$upscope $end
$scope begin RF[23] $end
$scope module RF $end
$var wire 1 ! clock $end
$var wire 32 R" data_ip [31:0] $end
$var wire 1 S" enable $end
$var wire 1 $ reset $end
$var reg 32 T" data_op [31:0] $end
$upscope $end
$upscope $end
$scope begin RF[24] $end
$scope module RF $end
$var wire 1 ! clock $end
$var wire 32 U" data_ip [31:0] $end
$var wire 1 V" enable $end
$var wire 1 $ reset $end
$var reg 32 W" data_op [31:0] $end
$upscope $end
$upscope $end
$scope begin RF[25] $end
$scope module RF $end
$var wire 1 ! clock $end
$var wire 32 X" data_ip [31:0] $end
$var wire 1 Y" enable $end
$var wire 1 $ reset $end
$var reg 32 Z" data_op [31:0] $end
$upscope $end
$upscope $end
$scope begin RF[26] $end
$scope module RF $end
$var wire 1 ! clock $end
$var wire 32 [" data_ip [31:0] $end
$var wire 1 \" enable $end
$var wire 1 $ reset $end
$var reg 32 ]" data_op [31:0] $end
$upscope $end
$upscope $end
$scope begin RF[27] $end
$scope module RF $end
$var wire 1 ! clock $end
$var wire 32 ^" data_ip [31:0] $end
$var wire 1 _" enable $end
$var wire 1 $ reset $end
$var reg 32 `" data_op [31:0] $end
$upscope $end
$upscope $end
$scope begin RF[28] $end
$scope module RF $end
$var wire 1 ! clock $end
$var wire 32 a" data_ip [31:0] $end
$var wire 1 b" enable $end
$var wire 1 $ reset $end
$var reg 32 c" data_op [31:0] $end
$upscope $end
$upscope $end
$scope begin RF[29] $end
$scope module RF $end
$var wire 1 ! clock $end
$var wire 32 d" data_ip [31:0] $end
$var wire 1 e" enable $end
$var wire 1 $ reset $end
$var reg 32 f" data_op [31:0] $end
$upscope $end
$upscope $end
$scope begin RF[30] $end
$scope module RF $end
$var wire 1 ! clock $end
$var wire 32 g" data_ip [31:0] $end
$var wire 1 h" enable $end
$var wire 1 $ reset $end
$var reg 32 i" data_op [31:0] $end
$upscope $end
$upscope $end
$scope begin RF[31] $end
$scope module RF $end
$var wire 1 ! clock $end
$var wire 32 j" data_ip [31:0] $end
$var wire 1 k" enable $end
$var wire 1 $ reset $end
$var reg 32 l" data_op [31:0] $end
$upscope $end
$upscope $end
$scope begin gen_we_encoder[0] $end
$upscope $end
$scope begin gen_we_encoder[1] $end
$upscope $end
$scope begin gen_we_encoder[2] $end
$upscope $end
$scope begin gen_we_encoder[3] $end
$upscope $end
$scope begin gen_we_encoder[4] $end
$upscope $end
$scope begin gen_we_encoder[5] $end
$upscope $end
$scope begin gen_we_encoder[6] $end
$upscope $end
$scope begin gen_we_encoder[7] $end
$upscope $end
$scope begin gen_we_encoder[8] $end
$upscope $end
$scope begin gen_we_encoder[9] $end
$upscope $end
$scope begin gen_we_encoder[10] $end
$upscope $end
$scope begin gen_we_encoder[11] $end
$upscope $end
$scope begin gen_we_encoder[12] $end
$upscope $end
$scope begin gen_we_encoder[13] $end
$upscope $end
$scope begin gen_we_encoder[14] $end
$upscope $end
$scope begin gen_we_encoder[15] $end
$upscope $end
$scope begin gen_we_encoder[16] $end
$upscope $end
$scope begin gen_we_encoder[17] $end
$upscope $end
$scope begin gen_we_encoder[18] $end
$upscope $end
$scope begin gen_we_encoder[19] $end
$upscope $end
$scope begin gen_we_encoder[20] $end
$upscope $end
$scope begin gen_we_encoder[21] $end
$upscope $end
$scope begin gen_we_encoder[22] $end
$upscope $end
$scope begin gen_we_encoder[23] $end
$upscope $end
$scope begin gen_we_encoder[24] $end
$upscope $end
$scope begin gen_we_encoder[25] $end
$upscope $end
$scope begin gen_we_encoder[26] $end
$upscope $end
$scope begin gen_we_encoder[27] $end
$upscope $end
$scope begin gen_we_encoder[28] $end
$upscope $end
$scope begin gen_we_encoder[29] $end
$upscope $end
$scope begin gen_we_encoder[30] $end
$upscope $end
$scope begin gen_we_encoder[31] $end
$upscope $end
$scope module RF0 $end
$var wire 1 ! clock $end
$var wire 32 m" data_ip [31:0] $end
$var wire 1 n" enable $end
$var wire 1 $ reset $end
$var reg 32 o" data_op [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module FetchModule $end
$var wire 1 p" Instr_or_Data_op $end
$var wire 32 q" alu_result_ip [31:0] $end
$var wire 1 ! clock $end
$var wire 1 8 comparator_branch_ip $end
$var wire 1 7 compare_branch_valid_ip $end
$var wire 32 r" pc_branch_offset_ip [31:0] $end
$var wire 32 s" pc_mux_ip [31:0] $end
$var wire 1 $ reset $end
$var wire 1 + instr_gnt_ip $end
$var reg 32 t" Next_PC [31:0] $end
$var reg 32 u" PC [31:0] $end
$var reg 1 2 illegal_instr_op $end
$var reg 32 v" instr_addr_op [31:0] $end
$var reg 1 ) instr_req_op $end
$var reg 32 w" next_instr_addr_op [31:0] $end
$upscope $end
$scope module LoadStoreUnit $end
$var wire 1 9 alu_valid_ip $end
$var wire 1 ! clock $end
$var wire 1 . lsu_en_ip $end
$var wire 3 x" lsu_operator_ip [2:0] $end
$var wire 32 y" mem_addr_ip [31:0] $end
$var wire 1 $ reset $end
$var wire 1 z" valid_mem_operation $end
$var wire 32 {" mem_data_ip [31:0] $end
$var wire 1 + data_gnt_i $end
$var reg 1 , data_req_op $end
$var reg 32 |" load_mem_data_op [31:0] $end
$var reg 1 ( misaligned_addr_op $end
$upscope $end
$scope module MainMemory $end
$var wire 1 ! clock $end
$var wire 32 }" data_addr_ip [31:0] $end
$var wire 1 , data_req_ip $end
$var wire 32 ~" instr_addr_ip [31:0] $end
$var wire 1 ) instr_req_ip $end
$var wire 3 !# lsu_operator [2:0] $end
$var wire 1 # mem_en $end
$var wire 32 "# wdata_ip [31:0] $end
$var wire 1 + mem_gnt_op $end
$var reg 32 ## instr_data_op [31:0] $end
$var reg 1 * instr_valid_op $end
$var reg 32 $# load_data_op [31:0] $end
$scope begin $ivl_for_loop0 $end
$var integer 32 %# i [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10000000000 %#
bx $#
bz ##
bz "#
b0 !#
bx ~"
b0 }"
bz |"
bx {"
0z"
b0 y"
b0 x"
bx w"
bx v"
bx u"
bx t"
b0 s"
bz r"
b0 q"
0p"
bx o"
0n"
bz m"
bx l"
0k"
bz j"
bx i"
0h"
bz g"
bx f"
0e"
bz d"
bx c"
0b"
bz a"
bx `"
0_"
bz ^"
bx ]"
0\"
bz ["
bx Z"
0Y"
bz X"
bx W"
0V"
bz U"
bx T"
0S"
bz R"
bx Q"
0P"
bz O"
bx N"
0M"
bz L"
bx K"
0J"
bz I"
bx H"
0G"
bz F"
bx E"
0D"
bz C"
bx B"
0A"
bz @"
bx ?"
0>"
bz ="
bx <"
0;"
bz :"
bx 9"
08"
bz 7"
bx 6"
05"
bz 4"
bx 3"
02"
bz 1"
bx 0"
0/"
bz ."
bx -"
0,"
bz +"
bx *"
0)"
bz ("
bx '"
0&"
bz %"
bx $"
0#"
bz ""
bx !"
0~
bz }
bx |
0{
bz z
bx y
0x
bz w
bx v
0u
bz t
bx s
0r
bz q
bx p
0o
bz n
b0 m
bz l
bz k
bz j
bx i
bz h
bx g
bz f
b0 e
b10 d
b0 c
0b
bz a
bz `
b101 _
bz ^
b0 ]
b0 \
b0 [
bz Z
bz Y
bz X
bx W
bz V
bz U
bx T
bx S
bx R
bx Q
bz P
bz O
bz N
bz M
bz L
b0 K
bz J
zI
zH
b0 G
bz F
bz E
b0 D
bz C
bz B
b0 A
bx @
bz ?
0>
bz =
bz <
b0 ;
b0 :
09
08
07
06
b0 5
bz 4
03
x2
bx 1
bz 0
bz /
0.
b0 -
0,
1+
0*
x)
0(
bx '
bz &
b0 %
1$
1#
b0 "
1!
$end
#1
0!
#2
b100 t"
b0 u"
0)
b0 '
b0 S
b0 w"
b0 1
b0 T
b0 v"
b0 ~"
b0 p
b0 s
b0 v
b0 y
b0 |
b0 !"
b0 $"
b0 '"
b0 *"
b0 -"
b0 0"
b0 3"
b0 6"
b0 9"
b0 <"
b0 ?"
b0 B"
b0 E"
b0 H"
b0 K"
b0 N"
b0 Q"
b0 T"
b0 W"
b0 Z"
b0 ]"
b0 `"
b0 c"
b0 f"
b0 i"
b0 l"
b0 o"
1!
#3
0!
#4
1!
#5
0!
#6
1~
b1000000 m
1b
1>
19
b100 :
b100 D
b100 K
b100 q"
b100 y"
b100 }"
b100 a
b100 l
b100 n
b100 q
b100 t
b100 w
b100 z
b100 }
b100 ""
b100 %"
b100 ("
b100 +"
b100 ."
b100 1"
b100 4"
b100 7"
b100 :"
b100 ="
b100 @"
b100 C"
b100 F"
b100 I"
b100 L"
b100 O"
b100 R"
b100 U"
b100 X"
b100 ["
b100 ^"
b100 a"
b100 d"
b100 g"
b100 j"
b100 m"
b0 =
b0 C
b0 F
b0 Y
b0 R
b0 g
b110 P
b110 f
b0 Q
b0 i
b100 O
b100 h
b110 j
b110 N
b110 k
b100 <
b100 B
b100 E
b100 Z
b11000 ;
b11000 A
b11000 [
b1 c
b1 _
b0 d
b10000110000001100010011 M
b1000 t"
b10000110000001100010011 0
b10000110000001100010011 V
b10000110000001100010011 ##
1*
b100 u"
b1000 '
b1000 S
b1000 w"
1)
b100 1
b100 T
b100 v"
b100 ~"
b1 "
1!
0$
#7
0!
#8
0~
1#"
b10000000 m
b1000 a
b1000 l
b1000 n
b1000 q
b1000 t
b1000 w
b1000 z
b1000 }
b1000 ""
b1000 %"
b1000 ("
b1000 +"
b1000 ."
b1000 1"
b1000 4"
b1000 7"
b1000 :"
b1000 ="
b1000 @"
b1000 C"
b1000 F"
b1000 I"
b1000 L"
b1000 O"
b1000 R"
b1000 U"
b1000 X"
b1000 ["
b1000 ^"
b1000 a"
b1000 d"
b1000 g"
b1000 j"
b1000 m"
b100 Q
b100 i
b110 O
b110 h
b111 j
b111 N
b111 k
b100 <
b100 B
b100 E
b100 Z
b1 c
b0 _
b0 d
b11000 ;
b11000 A
b11000 [
b1000 :
b1000 D
b1000 K
b1000 q"
b1000 y"
b1000 }"
b11000110000001110110011 M
b100 =
b100 C
b100 F
b100 Y
b11000110000001110110011 0
b11000110000001110110011 V
b11000110000001110110011 ##
b1100 t"
b10 "
b100 !"
b100 R
b100 g
b1100 '
b1100 S
b1100 w"
b1000 1
b1000 T
b1000 v"
b1000 ~"
b1000 u"
1!
#9
0!
#10
1{
0#"
b100000 m
b10000 a
b10000 l
b10000 n
b10000 q
b10000 t
b10000 w
b10000 z
b10000 }
b10000 ""
b10000 %"
b10000 ("
b10000 +"
b10000 ."
b10000 1"
b10000 4"
b10000 7"
b10000 :"
b10000 ="
b10000 @"
b10000 C"
b10000 F"
b10000 I"
b10000 L"
b10000 O"
b10000 R"
b10000 U"
b10000 X"
b10000 ["
b10000 ^"
b10000 a"
b10000 d"
b10000 g"
b10000 j"
b10000 m"
b1100 =
b1100 C
b1100 F
b1100 Y
b100 :
b100 D
b100 K
b100 q"
b100 y"
b100 }"
b0 R
b0 g
b11111 P
b11111 f
b0 Q
b0 i
b11001 O
b11001 h
b101 j
b101 N
b101 k
b11111111111111111111111111111000 <
b11111111111111111111111111111000 B
b11111111111111111111111111111000 E
b11111111111111111111111111111000 Z
b11111111111111111111111111111000 W
b1 %
b1 e
b1 s"
b100 c
b100 _
b1 d
b11000 ;
b11000 A
b11000 [
b11111111100111111111001011101111 M
b100 t"
b11111111100111111111001011101111 0
b11111111100111111111001011101111 V
b11111111100111111111001011101111 ##
b1100 u"
b10000 '
b10000 S
b10000 w"
b1100 1
b1100 T
b1100 v"
b1100 ~"
b1000 $"
b11 "
1!
#11
0!
#12
0{
1~
b1000000 m
b1000 t"
b100 R
b100 g
b110 P
b110 f
b100 O
b100 h
b110 j
b110 N
b110 k
b100 <
b100 B
b100 E
b100 Z
b0 %
b0 e
b0 s"
b1 c
b1 _
b0 d
b11000 ;
b11000 A
b11000 [
b1000 :
b1000 D
b1000 K
b1000 q"
b1000 y"
b1000 }"
b10000110000001100010011 M
b1000 a
b1000 l
b1000 n
b1000 q
b1000 t
b1000 w
b1000 z
b1000 }
b1000 ""
b1000 %"
b1000 ("
b1000 +"
b1000 ."
b1000 1"
b1000 4"
b1000 7"
b1000 :"
b1000 ="
b1000 @"
b1000 C"
b1000 F"
b1000 I"
b1000 L"
b1000 O"
b1000 R"
b1000 U"
b1000 X"
b1000 ["
b1000 ^"
b1000 a"
b1000 d"
b1000 g"
b1000 j"
b1000 m"
b100 =
b100 C
b100 F
b100 Y
b10000110000001100010011 0
b10000110000001100010011 V
b10000110000001100010011 ##
b100 "
b10000 |
b1000 '
b1000 S
b1000 w"
b100 1
b100 T
b100 v"
b100 ~"
b100 u"
1!
#13
0!
#14
0~
1#"
b10000000 m
b1000 Q
b1000 i
b110 O
b110 h
b111 j
b111 N
b111 k
b1000 <
b1000 B
b1000 E
b1000 Z
b1 c
b0 _
b0 d
b11000 ;
b11000 A
b11000 [
b10000 a
b10000 l
b10000 n
b10000 q
b10000 t
b10000 w
b10000 z
b10000 }
b10000 ""
b10000 %"
b10000 ("
b10000 +"
b10000 ."
b10000 1"
b10000 4"
b10000 7"
b10000 :"
b10000 ="
b10000 @"
b10000 C"
b10000 F"
b10000 I"
b10000 L"
b10000 O"
b10000 R"
b10000 U"
b10000 X"
b10000 ["
b10000 ^"
b10000 a"
b10000 d"
b10000 g"
b10000 j"
b10000 m"
b11000110000001110110011 M
b10000 :
b10000 D
b10000 K
b10000 q"
b10000 y"
b10000 }"
b1100 t"
b11000110000001110110011 0
b11000110000001110110011 V
b11000110000001110110011 ##
b1000 =
b1000 C
b1000 F
b1000 Y
b1000 u"
b1100 '
b1100 S
b1100 w"
b1000 1
b1000 T
b1000 v"
b1000 ~"
b1000 !"
b1000 R
b1000 g
b101 "
1!
#15
0!
#16
1{
0#"
b100000 m
b1100 =
b1100 C
b1100 F
b1100 Y
b100 :
b100 D
b100 K
b100 q"
b100 y"
b100 }"
b0 R
b0 g
b11111 P
b11111 f
b0 Q
b0 i
b11001 O
b11001 h
b101 j
b101 N
b101 k
b11111111111111111111111111111000 <
b11111111111111111111111111111000 B
b11111111111111111111111111111000 E
b11111111111111111111111111111000 Z
b1 %
b1 e
b1 s"
b100 c
b100 _
b1 d
b11000 ;
b11000 A
b11000 [
b11111111100111111111001011101111 M
b11111111100111111111001011101111 0
b11111111100111111111001011101111 V
b11111111100111111111001011101111 ##
b100 t"
b110 "
b10000 $"
b10000 '
b10000 S
b10000 w"
b1100 1
b1100 T
b1100 v"
b1100 ~"
b1100 u"
1!
#17
0!
#18
0{
1~
b1000000 m
b1000 t"
b1000 R
b1000 g
b110 P
b110 f
b100 O
b100 h
b110 j
b110 N
b110 k
b100 <
b100 B
b100 E
b100 Z
b0 %
b0 e
b0 s"
b1 c
b1 _
b0 d
b11000 ;
b11000 A
b11000 [
b1100 :
b1100 D
b1100 K
b1100 q"
b1100 y"
b1100 }"
b10000110000001100010011 M
b1100 a
b1100 l
b1100 n
b1100 q
b1100 t
b1100 w
b1100 z
b1100 }
b1100 ""
b1100 %"
b1100 ("
b1100 +"
b1100 ."
b1100 1"
b1100 4"
b1100 7"
b1100 :"
b1100 ="
b1100 @"
b1100 C"
b1100 F"
b1100 I"
b1100 L"
b1100 O"
b1100 R"
b1100 U"
b1100 X"
b1100 ["
b1100 ^"
b1100 a"
b1100 d"
b1100 g"
b1100 j"
b1100 m"
b1000 =
b1000 C
b1000 F
b1000 Y
b10000110000001100010011 0
b10000110000001100010011 V
b10000110000001100010011 ##
b100 u"
b1000 '
b1000 S
b1000 w"
b100 1
b100 T
b100 v"
b100 ~"
b111 "
1!
#19
0!
#20
0~
1#"
b10000000 m
b11000 a
b11000 l
b11000 n
b11000 q
b11000 t
b11000 w
b11000 z
b11000 }
b11000 ""
b11000 %"
b11000 ("
b11000 +"
b11000 ."
b11000 1"
b11000 4"
b11000 7"
b11000 :"
b11000 ="
b11000 @"
b11000 C"
b11000 F"
b11000 I"
b11000 L"
b11000 O"
b11000 R"
b11000 U"
b11000 X"
b11000 ["
b11000 ^"
b11000 a"
b11000 d"
b11000 g"
b11000 j"
b11000 m"
b1100 Q
b1100 i
b110 O
b110 h
b111 j
b111 N
b111 k
b1100 <
b1100 B
b1100 E
b1100 Z
b1 c
b0 _
b0 d
b11000 ;
b11000 A
b11000 [
b11000 :
b11000 D
b11000 K
b11000 q"
b11000 y"
b11000 }"
b11000110000001110110011 M
b1100 =
b1100 C
b1100 F
b1100 Y
b11000110000001110110011 0
b11000110000001110110011 V
b11000110000001110110011 ##
b1100 t"
b1000 "
b1100 !"
b1100 R
b1100 g
b1100 '
b1100 S
b1100 w"
b1000 1
b1000 T
b1000 v"
b1000 ~"
b1000 u"
1!
#21
0!
#22
1{
0#"
b100000 m
b10000 a
b10000 l
b10000 n
b10000 q
b10000 t
b10000 w
b10000 z
b10000 }
b10000 ""
b10000 %"
b10000 ("
b10000 +"
b10000 ."
b10000 1"
b10000 4"
b10000 7"
b10000 :"
b10000 ="
b10000 @"
b10000 C"
b10000 F"
b10000 I"
b10000 L"
b10000 O"
b10000 R"
b10000 U"
b10000 X"
b10000 ["
b10000 ^"
b10000 a"
b10000 d"
b10000 g"
b10000 j"
b10000 m"
b100 :
b100 D
b100 K
b100 q"
b100 y"
b100 }"
b0 R
b0 g
b11111 P
b11111 f
b0 Q
b0 i
b11001 O
b11001 h
b101 j
b101 N
b101 k
b11111111111111111111111111111000 <
b11111111111111111111111111111000 B
b11111111111111111111111111111000 E
b11111111111111111111111111111000 Z
b1 %
b1 e
b1 s"
b100 c
b100 _
b1 d
b11000 ;
b11000 A
b11000 [
b11111111100111111111001011101111 M
b100 t"
b11111111100111111111001011101111 0
b11111111100111111111001011101111 V
b11111111100111111111001011101111 ##
b1100 u"
b10000 '
b10000 S
b10000 w"
b1100 1
b1100 T
b1100 v"
b1100 ~"
b11000 $"
b1001 "
1!
#23
0!
#24
0{
1~
b1000000 m
b1000 t"
b1100 R
b1100 g
b110 P
b110 f
b100 O
b100 h
b110 j
b110 N
b110 k
b100 <
b100 B
b100 E
b100 Z
b0 %
b0 e
b0 s"
b1 c
b1 _
b0 d
b11000 ;
b11000 A
b11000 [
b10000 :
b10000 D
b10000 K
b10000 q"
b10000 y"
b10000 }"
b10000110000001100010011 M
b10000 a
b10000 l
b10000 n
b10000 q
b10000 t
b10000 w
b10000 z
b10000 }
b10000 ""
b10000 %"
b10000 ("
b10000 +"
b10000 ."
b10000 1"
b10000 4"
b10000 7"
b10000 :"
b10000 ="
b10000 @"
b10000 C"
b10000 F"
b10000 I"
b10000 L"
b10000 O"
b10000 R"
b10000 U"
b10000 X"
b10000 ["
b10000 ^"
b10000 a"
b10000 d"
b10000 g"
b10000 j"
b10000 m"
b1100 =
b1100 C
b1100 F
b1100 Y
b10000110000001100010011 0
b10000110000001100010011 V
b10000110000001100010011 ##
b1010 "
b1000 '
b1000 S
b1000 w"
b100 1
b100 T
b100 v"
b100 ~"
b100 u"
1!
#25
0!
#26
0~
1#"
b10000000 m
b10000 Q
b10000 i
b110 O
b110 h
b111 j
b111 N
b111 k
b10000 <
b10000 B
b10000 E
b10000 Z
b1 c
b0 _
b0 d
b11000 ;
b11000 A
b11000 [
b100000 a
b100000 l
b100000 n
b100000 q
b100000 t
b100000 w
b100000 z
b100000 }
b100000 ""
b100000 %"
b100000 ("
b100000 +"
b100000 ."
b100000 1"
b100000 4"
b100000 7"
b100000 :"
b100000 ="
b100000 @"
b100000 C"
b100000 F"
b100000 I"
b100000 L"
b100000 O"
b100000 R"
b100000 U"
b100000 X"
b100000 ["
b100000 ^"
b100000 a"
b100000 d"
b100000 g"
b100000 j"
b100000 m"
b11000110000001110110011 M
b100000 :
b100000 D
b100000 K
b100000 q"
b100000 y"
b100000 }"
b1100 t"
b11000110000001110110011 0
b11000110000001110110011 V
b11000110000001110110011 ##
b10000 =
b10000 C
b10000 F
b10000 Y
b1000 u"
b1100 '
b1100 S
b1100 w"
b1000 1
b1000 T
b1000 v"
b1000 ~"
b10000 !"
b10000 R
b10000 g
b1011 "
1!
#27
0!
#28
1{
0#"
b100000 m
b10000 a
b10000 l
b10000 n
b10000 q
b10000 t
b10000 w
b10000 z
b10000 }
b10000 ""
b10000 %"
b10000 ("
b10000 +"
b10000 ."
b10000 1"
b10000 4"
b10000 7"
b10000 :"
b10000 ="
b10000 @"
b10000 C"
b10000 F"
b10000 I"
b10000 L"
b10000 O"
b10000 R"
b10000 U"
b10000 X"
b10000 ["
b10000 ^"
b10000 a"
b10000 d"
b10000 g"
b10000 j"
b10000 m"
b1100 =
b1100 C
b1100 F
b1100 Y
b100 :
b100 D
b100 K
b100 q"
b100 y"
b100 }"
b0 R
b0 g
b11111 P
b11111 f
b0 Q
b0 i
b11001 O
b11001 h
b101 j
b101 N
b101 k
b11111111111111111111111111111000 <
b11111111111111111111111111111000 B
b11111111111111111111111111111000 E
b11111111111111111111111111111000 Z
b1 %
b1 e
b1 s"
b100 c
b100 _
b1 d
b11000 ;
b11000 A
b11000 [
b11111111100111111111001011101111 M
b11111111100111111111001011101111 0
b11111111100111111111001011101111 V
b11111111100111111111001011101111 ##
b100 t"
b1100 "
b100000 $"
b10000 '
b10000 S
b10000 w"
b1100 1
b1100 T
b1100 v"
b1100 ~"
b1100 u"
1!
#29
0!
#30
0{
1~
b1000000 m
b1000 t"
b10000 R
b10000 g
b110 P
b110 f
b100 O
b100 h
b110 j
b110 N
b110 k
b100 <
b100 B
b100 E
b100 Z
b0 %
b0 e
b0 s"
b1 c
b1 _
b0 d
b11000 ;
b11000 A
b11000 [
b10100 :
b10100 D
b10100 K
b10100 q"
b10100 y"
b10100 }"
b10000110000001100010011 M
b10100 a
b10100 l
b10100 n
b10100 q
b10100 t
b10100 w
b10100 z
b10100 }
b10100 ""
b10100 %"
b10100 ("
b10100 +"
b10100 ."
b10100 1"
b10100 4"
b10100 7"
b10100 :"
b10100 ="
b10100 @"
b10100 C"
b10100 F"
b10100 I"
b10100 L"
b10100 O"
b10100 R"
b10100 U"
b10100 X"
b10100 ["
b10100 ^"
b10100 a"
b10100 d"
b10100 g"
b10100 j"
b10100 m"
b10000 =
b10000 C
b10000 F
b10000 Y
b10000110000001100010011 0
b10000110000001100010011 V
b10000110000001100010011 ##
b100 u"
b1000 '
b1000 S
b1000 w"
b100 1
b100 T
b100 v"
b100 ~"
b1101 "
1!
#31
0!
#32
0~
1#"
b10000000 m
b101000 a
b101000 l
b101000 n
b101000 q
b101000 t
b101000 w
b101000 z
b101000 }
b101000 ""
b101000 %"
b101000 ("
b101000 +"
b101000 ."
b101000 1"
b101000 4"
b101000 7"
b101000 :"
b101000 ="
b101000 @"
b101000 C"
b101000 F"
b101000 I"
b101000 L"
b101000 O"
b101000 R"
b101000 U"
b101000 X"
b101000 ["
b101000 ^"
b101000 a"
b101000 d"
b101000 g"
b101000 j"
b101000 m"
b10100 Q
b10100 i
b110 O
b110 h
b111 j
b111 N
b111 k
b10100 <
b10100 B
b10100 E
b10100 Z
b1 c
b0 _
b0 d
b11000 ;
b11000 A
b11000 [
b101000 :
b101000 D
b101000 K
b101000 q"
b101000 y"
b101000 }"
b11000110000001110110011 M
b10100 =
b10100 C
b10100 F
b10100 Y
b11000110000001110110011 0
b11000110000001110110011 V
b11000110000001110110011 ##
b1100 t"
b1110 "
b10100 !"
b10100 R
b10100 g
b1100 '
b1100 S
b1100 w"
b1000 1
b1000 T
b1000 v"
b1000 ~"
b1000 u"
1!
#33
0!
#34
1{
0#"
b100000 m
b10000 a
b10000 l
b10000 n
b10000 q
b10000 t
b10000 w
b10000 z
b10000 }
b10000 ""
b10000 %"
b10000 ("
b10000 +"
b10000 ."
b10000 1"
b10000 4"
b10000 7"
b10000 :"
b10000 ="
b10000 @"
b10000 C"
b10000 F"
b10000 I"
b10000 L"
b10000 O"
b10000 R"
b10000 U"
b10000 X"
b10000 ["
b10000 ^"
b10000 a"
b10000 d"
b10000 g"
b10000 j"
b10000 m"
b1100 =
b1100 C
b1100 F
b1100 Y
b100 :
b100 D
b100 K
b100 q"
b100 y"
b100 }"
b0 R
b0 g
b11111 P
b11111 f
b0 Q
b0 i
b11001 O
b11001 h
b101 j
b101 N
b101 k
b11111111111111111111111111111000 <
b11111111111111111111111111111000 B
b11111111111111111111111111111000 E
b11111111111111111111111111111000 Z
b1 %
b1 e
b1 s"
b100 c
b100 _
b1 d
b11000 ;
b11000 A
b11000 [
b11111111100111111111001011101111 M
b100 t"
b11111111100111111111001011101111 0
b11111111100111111111001011101111 V
b11111111100111111111001011101111 ##
b1100 u"
b10000 '
b10000 S
b10000 w"
b1100 1
b1100 T
b1100 v"
b1100 ~"
b101000 $"
b1111 "
1!
#35
0!
#36
0{
1~
b1000000 m
b1000 t"
b10100 R
b10100 g
b110 P
b110 f
b100 O
b100 h
b110 j
b110 N
b110 k
b100 <
b100 B
b100 E
b100 Z
b0 %
b0 e
b0 s"
b1 c
b1 _
b0 d
b11000 ;
b11000 A
b11000 [
b11000 :
b11000 D
b11000 K
b11000 q"
b11000 y"
b11000 }"
b10000110000001100010011 M
b11000 a
b11000 l
b11000 n
b11000 q
b11000 t
b11000 w
b11000 z
b11000 }
b11000 ""
b11000 %"
b11000 ("
b11000 +"
b11000 ."
b11000 1"
b11000 4"
b11000 7"
b11000 :"
b11000 ="
b11000 @"
b11000 C"
b11000 F"
b11000 I"
b11000 L"
b11000 O"
b11000 R"
b11000 U"
b11000 X"
b11000 ["
b11000 ^"
b11000 a"
b11000 d"
b11000 g"
b11000 j"
b11000 m"
b10100 =
b10100 C
b10100 F
b10100 Y
b10000110000001100010011 0
b10000110000001100010011 V
b10000110000001100010011 ##
b10000 "
b1000 '
b1000 S
b1000 w"
b100 1
b100 T
b100 v"
b100 ~"
b100 u"
1!
#37
0!
#38
0~
1#"
b10000000 m
b11000 Q
b11000 i
b110 O
b110 h
b111 j
b111 N
b111 k
b11000 <
b11000 B
b11000 E
b11000 Z
b1 c
b0 _
b0 d
b11000 ;
b11000 A
b11000 [
b110000 a
b110000 l
b110000 n
b110000 q
b110000 t
b110000 w
b110000 z
b110000 }
b110000 ""
b110000 %"
b110000 ("
b110000 +"
b110000 ."
b110000 1"
b110000 4"
b110000 7"
b110000 :"
b110000 ="
b110000 @"
b110000 C"
b110000 F"
b110000 I"
b110000 L"
b110000 O"
b110000 R"
b110000 U"
b110000 X"
b110000 ["
b110000 ^"
b110000 a"
b110000 d"
b110000 g"
b110000 j"
b110000 m"
b11000110000001110110011 M
b110000 :
b110000 D
b110000 K
b110000 q"
b110000 y"
b110000 }"
b1100 t"
b11000110000001110110011 0
b11000110000001110110011 V
b11000110000001110110011 ##
b11000 =
b11000 C
b11000 F
b11000 Y
b1000 u"
b1100 '
b1100 S
b1100 w"
b1000 1
b1000 T
b1000 v"
b1000 ~"
b11000 !"
b11000 R
b11000 g
b10001 "
1!
#39
0!
#40
1{
0#"
b100000 m
b10000 a
b10000 l
b10000 n
b10000 q
b10000 t
b10000 w
b10000 z
b10000 }
b10000 ""
b10000 %"
b10000 ("
b10000 +"
b10000 ."
b10000 1"
b10000 4"
b10000 7"
b10000 :"
b10000 ="
b10000 @"
b10000 C"
b10000 F"
b10000 I"
b10000 L"
b10000 O"
b10000 R"
b10000 U"
b10000 X"
b10000 ["
b10000 ^"
b10000 a"
b10000 d"
b10000 g"
b10000 j"
b10000 m"
b1100 =
b1100 C
b1100 F
b1100 Y
b100 :
b100 D
b100 K
b100 q"
b100 y"
b100 }"
b0 R
b0 g
b11111 P
b11111 f
b0 Q
b0 i
b11001 O
b11001 h
b101 j
b101 N
b101 k
b11111111111111111111111111111000 <
b11111111111111111111111111111000 B
b11111111111111111111111111111000 E
b11111111111111111111111111111000 Z
b1 %
b1 e
b1 s"
b100 c
b100 _
b1 d
b11000 ;
b11000 A
b11000 [
b11111111100111111111001011101111 M
b11111111100111111111001011101111 0
b11111111100111111111001011101111 V
b11111111100111111111001011101111 ##
b100 t"
b10010 "
b110000 $"
b10000 '
b10000 S
b10000 w"
b1100 1
b1100 T
b1100 v"
b1100 ~"
b1100 u"
1!
#41
0!
#42
0{
1~
b1000000 m
b1000 t"
b11000 R
b11000 g
b110 P
b110 f
b100 O
b100 h
b110 j
b110 N
b110 k
b100 <
b100 B
b100 E
b100 Z
b0 %
b0 e
b0 s"
b1 c
b1 _
b0 d
b11000 ;
b11000 A
b11000 [
b11100 :
b11100 D
b11100 K
b11100 q"
b11100 y"
b11100 }"
b10000110000001100010011 M
b11100 a
b11100 l
b11100 n
b11100 q
b11100 t
b11100 w
b11100 z
b11100 }
b11100 ""
b11100 %"
b11100 ("
b11100 +"
b11100 ."
b11100 1"
b11100 4"
b11100 7"
b11100 :"
b11100 ="
b11100 @"
b11100 C"
b11100 F"
b11100 I"
b11100 L"
b11100 O"
b11100 R"
b11100 U"
b11100 X"
b11100 ["
b11100 ^"
b11100 a"
b11100 d"
b11100 g"
b11100 j"
b11100 m"
b11000 =
b11000 C
b11000 F
b11000 Y
b10000110000001100010011 0
b10000110000001100010011 V
b10000110000001100010011 ##
b100 u"
b1000 '
b1000 S
b1000 w"
b100 1
b100 T
b100 v"
b100 ~"
b10011 "
1!
#43
0!
#44
0~
1#"
b10000000 m
b111000 a
b111000 l
b111000 n
b111000 q
b111000 t
b111000 w
b111000 z
b111000 }
b111000 ""
b111000 %"
b111000 ("
b111000 +"
b111000 ."
b111000 1"
b111000 4"
b111000 7"
b111000 :"
b111000 ="
b111000 @"
b111000 C"
b111000 F"
b111000 I"
b111000 L"
b111000 O"
b111000 R"
b111000 U"
b111000 X"
b111000 ["
b111000 ^"
b111000 a"
b111000 d"
b111000 g"
b111000 j"
b111000 m"
b11100 Q
b11100 i
b110 O
b110 h
b111 j
b111 N
b111 k
b11100 <
b11100 B
b11100 E
b11100 Z
b1 c
b0 _
b0 d
b11000 ;
b11000 A
b11000 [
b111000 :
b111000 D
b111000 K
b111000 q"
b111000 y"
b111000 }"
b11000110000001110110011 M
b11100 =
b11100 C
b11100 F
b11100 Y
b11000110000001110110011 0
b11000110000001110110011 V
b11000110000001110110011 ##
b1100 t"
b10100 "
b11100 !"
b11100 R
b11100 g
b1100 '
b1100 S
b1100 w"
b1000 1
b1000 T
b1000 v"
b1000 ~"
b1000 u"
1!
#45
0!
#46
1{
0#"
b100000 m
b10000 a
b10000 l
b10000 n
b10000 q
b10000 t
b10000 w
b10000 z
b10000 }
b10000 ""
b10000 %"
b10000 ("
b10000 +"
b10000 ."
b10000 1"
b10000 4"
b10000 7"
b10000 :"
b10000 ="
b10000 @"
b10000 C"
b10000 F"
b10000 I"
b10000 L"
b10000 O"
b10000 R"
b10000 U"
b10000 X"
b10000 ["
b10000 ^"
b10000 a"
b10000 d"
b10000 g"
b10000 j"
b10000 m"
b1100 =
b1100 C
b1100 F
b1100 Y
b100 :
b100 D
b100 K
b100 q"
b100 y"
b100 }"
b0 R
b0 g
b11111 P
b11111 f
b0 Q
b0 i
b11001 O
b11001 h
b101 j
b101 N
b101 k
b11111111111111111111111111111000 <
b11111111111111111111111111111000 B
b11111111111111111111111111111000 E
b11111111111111111111111111111000 Z
b1 %
b1 e
b1 s"
b100 c
b100 _
b1 d
b11000 ;
b11000 A
b11000 [
b11111111100111111111001011101111 M
b100 t"
b11111111100111111111001011101111 0
b11111111100111111111001011101111 V
b11111111100111111111001011101111 ##
b1100 u"
b10000 '
b10000 S
b10000 w"
b1100 1
b1100 T
b1100 v"
b1100 ~"
b111000 $"
b10101 "
1!
#47
0!
#48
0{
1~
b1000000 m
b1000 t"
b11100 R
b11100 g
b110 P
b110 f
b100 O
b100 h
b110 j
b110 N
b110 k
b100 <
b100 B
b100 E
b100 Z
b0 %
b0 e
b0 s"
b1 c
b1 _
b0 d
b11000 ;
b11000 A
b11000 [
b100000 :
b100000 D
b100000 K
b100000 q"
b100000 y"
b100000 }"
b10000110000001100010011 M
b100000 a
b100000 l
b100000 n
b100000 q
b100000 t
b100000 w
b100000 z
b100000 }
b100000 ""
b100000 %"
b100000 ("
b100000 +"
b100000 ."
b100000 1"
b100000 4"
b100000 7"
b100000 :"
b100000 ="
b100000 @"
b100000 C"
b100000 F"
b100000 I"
b100000 L"
b100000 O"
b100000 R"
b100000 U"
b100000 X"
b100000 ["
b100000 ^"
b100000 a"
b100000 d"
b100000 g"
b100000 j"
b100000 m"
b11100 =
b11100 C
b11100 F
b11100 Y
b10000110000001100010011 0
b10000110000001100010011 V
b10000110000001100010011 ##
b10110 "
b1000 '
b1000 S
b1000 w"
b100 1
b100 T
b100 v"
b100 ~"
b100 u"
1!
#49
0!
#50
0~
1#"
b10000000 m
b100000 Q
b100000 i
b110 O
b110 h
b111 j
b111 N
b111 k
b100000 <
b100000 B
b100000 E
b100000 Z
b1 c
b0 _
b0 d
b11000 ;
b11000 A
b11000 [
b1000000 a
b1000000 l
b1000000 n
b1000000 q
b1000000 t
b1000000 w
b1000000 z
b1000000 }
b1000000 ""
b1000000 %"
b1000000 ("
b1000000 +"
b1000000 ."
b1000000 1"
b1000000 4"
b1000000 7"
b1000000 :"
b1000000 ="
b1000000 @"
b1000000 C"
b1000000 F"
b1000000 I"
b1000000 L"
b1000000 O"
b1000000 R"
b1000000 U"
b1000000 X"
b1000000 ["
b1000000 ^"
b1000000 a"
b1000000 d"
b1000000 g"
b1000000 j"
b1000000 m"
b11000110000001110110011 M
b1000000 :
b1000000 D
b1000000 K
b1000000 q"
b1000000 y"
b1000000 }"
b1100 t"
b11000110000001110110011 0
b11000110000001110110011 V
b11000110000001110110011 ##
b100000 =
b100000 C
b100000 F
b100000 Y
b1000 u"
b1100 '
b1100 S
b1100 w"
b1000 1
b1000 T
b1000 v"
b1000 ~"
b100000 !"
b100000 R
b100000 g
b10111 "
1!
#51
0!
#52
1{
0#"
b100000 m
b10000 a
b10000 l
b10000 n
b10000 q
b10000 t
b10000 w
b10000 z
b10000 }
b10000 ""
b10000 %"
b10000 ("
b10000 +"
b10000 ."
b10000 1"
b10000 4"
b10000 7"
b10000 :"
b10000 ="
b10000 @"
b10000 C"
b10000 F"
b10000 I"
b10000 L"
b10000 O"
b10000 R"
b10000 U"
b10000 X"
b10000 ["
b10000 ^"
b10000 a"
b10000 d"
b10000 g"
b10000 j"
b10000 m"
b1100 =
b1100 C
b1100 F
b1100 Y
b100 :
b100 D
b100 K
b100 q"
b100 y"
b100 }"
b0 R
b0 g
b11111 P
b11111 f
b0 Q
b0 i
b11001 O
b11001 h
b101 j
b101 N
b101 k
b11111111111111111111111111111000 <
b11111111111111111111111111111000 B
b11111111111111111111111111111000 E
b11111111111111111111111111111000 Z
b1 %
b1 e
b1 s"
b100 c
b100 _
b1 d
b11000 ;
b11000 A
b11000 [
b11111111100111111111001011101111 M
b11111111100111111111001011101111 0
b11111111100111111111001011101111 V
b11111111100111111111001011101111 ##
b100 t"
b11000 "
b1000000 $"
b10000 '
b10000 S
b10000 w"
b1100 1
b1100 T
b1100 v"
b1100 ~"
b1100 u"
1!
#53
0!
#54
0{
1~
b1000000 m
b1000 t"
b100000 R
b100000 g
b110 P
b110 f
b100 O
b100 h
b110 j
b110 N
b110 k
b100 <
b100 B
b100 E
b100 Z
b0 %
b0 e
b0 s"
b1 c
b1 _
b0 d
b11000 ;
b11000 A
b11000 [
b100100 :
b100100 D
b100100 K
b100100 q"
b100100 y"
b100100 }"
b10000110000001100010011 M
b100100 a
b100100 l
b100100 n
b100100 q
b100100 t
b100100 w
b100100 z
b100100 }
b100100 ""
b100100 %"
b100100 ("
b100100 +"
b100100 ."
b100100 1"
b100100 4"
b100100 7"
b100100 :"
b100100 ="
b100100 @"
b100100 C"
b100100 F"
b100100 I"
b100100 L"
b100100 O"
b100100 R"
b100100 U"
b100100 X"
b100100 ["
b100100 ^"
b100100 a"
b100100 d"
b100100 g"
b100100 j"
b100100 m"
b100000 =
b100000 C
b100000 F
b100000 Y
b10000110000001100010011 0
b10000110000001100010011 V
b10000110000001100010011 ##
b100 u"
b1000 '
b1000 S
b1000 w"
b100 1
b100 T
b100 v"
b100 ~"
b11001 "
1!
#55
0!
#56
0~
1#"
b10000000 m
b1001000 a
b1001000 l
b1001000 n
b1001000 q
b1001000 t
b1001000 w
b1001000 z
b1001000 }
b1001000 ""
b1001000 %"
b1001000 ("
b1001000 +"
b1001000 ."
b1001000 1"
b1001000 4"
b1001000 7"
b1001000 :"
b1001000 ="
b1001000 @"
b1001000 C"
b1001000 F"
b1001000 I"
b1001000 L"
b1001000 O"
b1001000 R"
b1001000 U"
b1001000 X"
b1001000 ["
b1001000 ^"
b1001000 a"
b1001000 d"
b1001000 g"
b1001000 j"
b1001000 m"
b100100 Q
b100100 i
b110 O
b110 h
b111 j
b111 N
b111 k
b100100 <
b100100 B
b100100 E
b100100 Z
b1 c
b0 _
b0 d
b11000 ;
b11000 A
b11000 [
b1001000 :
b1001000 D
b1001000 K
b1001000 q"
b1001000 y"
b1001000 }"
b11000110000001110110011 M
b100100 =
b100100 C
b100100 F
b100100 Y
b11000110000001110110011 0
b11000110000001110110011 V
b11000110000001110110011 ##
b1100 t"
b11010 "
b100100 !"
b100100 R
b100100 g
b1100 '
b1100 S
b1100 w"
b1000 1
b1000 T
b1000 v"
b1000 ~"
b1000 u"
1!
