(---------------------------------------------------------------------)
(                                                                     )
(    Allegro Netrev Import Logic                                      )
(                                                                     )
(    Drawing          : led_project 1.brd                             )
(    Software Version : 22.1P001                                      )
(    Date/Time        : Thu Apr 24 22:59:30 2025                      )
(                                                                     )
(---------------------------------------------------------------------)


------ Directives ------------

Ripup etch:                  No
Ripup delete first segment:  No
Ripup retain bondwire:       No
Ripup symbols:               Always
Missing symbol has error:    No
DRC update:                  Yes
Schematic directory:         'c:\orcad\allegro'
Design Directory:            'c:/orcad/allegro'
Old design name:             'c:/orcad/allegro/led_project 1.brd'
New design name:             'c:/orcad/allegro/led_project 1.brd'

CmdLine: netrev -i c:\orcad\allegro -y 1 -q netrev_constraint_report.xml c:/orcad/allegro/#Taaaaag17812.tmp

------ Preparing to read pst files ------

Starting to read c:/orcad/allegro/pstchip.dat 
   Finished reading c:/orcad/allegro/pstchip.dat (00:00:00.01)
Starting to read c:/orcad/allegro/pstxprt.dat 
   Finished reading c:/orcad/allegro/pstxprt.dat (00:00:00.00)
Starting to read c:/orcad/allegro/pstxnet.dat 
   Finished reading c:/orcad/allegro/pstxnet.dat (00:00:00.00)

------ Oversights/Warnings/Errors ------


------ Library Paths ------
MODULEPATH =  . 
           C:/Cadence/SPB_22.1/share/local/pcb/modules 

PSMPATH =  . 
           . 
           symbols 
           .. 
           ../symbols 
           C:/Cadence/SPB_22.1/share/local/pcb/symbols 
           C:/Cadence/SPB_22.1/share/pcb/pcb_lib/symbols 
           C:/Cadence/SPB_22.1/share/pcb/allegrolib/symbols 
           C:/OrCAD 

PADPATH =  . 
           . 
           symbols 
           .. 
           ../symbols 
           C:/Cadence/SPB_22.1/share/local/pcb/padstacks 
           C:/Cadence/SPB_22.1/share/pcb/pcb_lib/symbols 
           C:/Cadence/SPB_22.1/share/pcb/allegrolib/symbols 
           C:/OrCAD 


------ Summary Statistics ------


netrev run on Apr 24 22:59:30 2025
   DESIGN NAME : 'LED_PROJECT 1'
   PACKAGING ON Oct  6 2022 20:42:06

   COMPILE 'logic'
   CHECK_PIN_NAMES OFF
   CROSS_REFERENCE OFF
   FEEDBACK OFF
   INCREMENTAL OFF
   INTERFACE_TYPE PHYSICAL
   MAX_ERRORS 500
   MERGE_MINIMUM 5
   NET_NAME_CHARS '#%&()*+-./:=>?@[]^_`|'
   NET_NAME_LENGTH 24
   OVERSIGHTS ON
   REPLACE_CHECK OFF
   SINGLE_NODE_NETS ON
   SPLIT_MINIMUM 0
   SUPPRESS   20
   WARNINGS ON

 No error detected
 No oversight detected
 No warning detected

cpu time      0:00:14
elapsed time  0:00:00

