0.7
2020.2
Oct 14 2022
05:20:55
D:/template_for1/vivado/Example_Project/axi_mult_adder/axi_fnd_mult_adder/axi_fnd_mult_adder.sim/sim_1/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,axi_vip_v1_1_12;axi_vip_v1_1_13;smartconnect_v1_0;xilinx_vip;zynq_ultra_ps_e_vip_v1_0_12;zynq_ultra_ps_e_vip_v1_0_13,,,,,,
D:/template_for1/vivado/Example_Project/axi_mult_adder/axi_fnd_mult_adder/axi_fnd_mult_adder.srcs/sources_1/new/hex2seg_v2.v,1732525560,verilog,,D:/template_for1/vivado/Example_Project/axi_mult_adder/axi_fnd_mult_adder/axi_fnd_mult_adder.srcs/sources_1/new/seven_seg.v,,hex2seg_v2,,axi_vip_v1_1_12;axi_vip_v1_1_13;smartconnect_v1_0;xilinx_vip;zynq_ultra_ps_e_vip_v1_0_12;zynq_ultra_ps_e_vip_v1_0_13,../../../../axi_fnd_mult_adder.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog;../../../../axi_fnd_mult_adder.gen/sources_1/bd/design_1/ipshared/8cdf/hdl;../../../../axi_fnd_mult_adder.gen/sources_1/bd/design_1/ipshared/ec67/hdl;../../../../axi_fnd_mult_adder.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog;D:/Xilinx/Vivado/2022.2/data/xilinx_vip/include,,,,,
D:/template_for1/vivado/Example_Project/axi_mult_adder/axi_fnd_mult_adder/axi_fnd_mult_adder.srcs/sources_1/new/seven_seg.v,1732509630,verilog,,,,seven_seg,,axi_vip_v1_1_12;axi_vip_v1_1_13;smartconnect_v1_0;xilinx_vip;zynq_ultra_ps_e_vip_v1_0_12;zynq_ultra_ps_e_vip_v1_0_13,../../../../axi_fnd_mult_adder.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog;../../../../axi_fnd_mult_adder.gen/sources_1/bd/design_1/ipshared/8cdf/hdl;../../../../axi_fnd_mult_adder.gen/sources_1/bd/design_1/ipshared/ec67/hdl;../../../../axi_fnd_mult_adder.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog;D:/Xilinx/Vivado/2022.2/data/xilinx_vip/include,,,,,
