INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vhdl_project/project/project.srcs/sources_1/new/ADDSUB_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADDSUB_32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vhdl_project/project/project.srcs/sources_1/new/ALU4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU4
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vhdl_project/project/project.srcs/sources_1/new/CLA_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA_32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vhdl_project/project/project.srcs/sources_1/new/CLA_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA_4
INFO: [VRFC 10-2458] undeclared symbol g0, assumed default net type wire [F:/vhdl_project/project/project.srcs/sources_1/new/CLA_4.v:28]
INFO: [VRFC 10-2458] undeclared symbol g1, assumed default net type wire [F:/vhdl_project/project/project.srcs/sources_1/new/CLA_4.v:29]
INFO: [VRFC 10-2458] undeclared symbol g2, assumed default net type wire [F:/vhdl_project/project/project.srcs/sources_1/new/CLA_4.v:30]
INFO: [VRFC 10-2458] undeclared symbol g3, assumed default net type wire [F:/vhdl_project/project/project.srcs/sources_1/new/CLA_4.v:31]
INFO: [VRFC 10-2458] undeclared symbol p0, assumed default net type wire [F:/vhdl_project/project/project.srcs/sources_1/new/CLA_4.v:32]
INFO: [VRFC 10-2458] undeclared symbol p1, assumed default net type wire [F:/vhdl_project/project/project.srcs/sources_1/new/CLA_4.v:33]
INFO: [VRFC 10-2458] undeclared symbol p2, assumed default net type wire [F:/vhdl_project/project/project.srcs/sources_1/new/CLA_4.v:34]
INFO: [VRFC 10-2458] undeclared symbol p3, assumed default net type wire [F:/vhdl_project/project/project.srcs/sources_1/new/CLA_4.v:35]
INFO: [VRFC 10-2458] undeclared symbol f0, assumed default net type wire [F:/vhdl_project/project/project.srcs/sources_1/new/CLA_4.v:36]
INFO: [VRFC 10-2458] undeclared symbol cout0, assumed default net type wire [F:/vhdl_project/project/project.srcs/sources_1/new/CLA_4.v:37]
INFO: [VRFC 10-2458] undeclared symbol f1, assumed default net type wire [F:/vhdl_project/project/project.srcs/sources_1/new/CLA_4.v:38]
INFO: [VRFC 10-2458] undeclared symbol cout1, assumed default net type wire [F:/vhdl_project/project/project.srcs/sources_1/new/CLA_4.v:39]
INFO: [VRFC 10-2458] undeclared symbol f2, assumed default net type wire [F:/vhdl_project/project/project.srcs/sources_1/new/CLA_4.v:40]
INFO: [VRFC 10-2458] undeclared symbol cout2, assumed default net type wire [F:/vhdl_project/project/project.srcs/sources_1/new/CLA_4.v:41]
INFO: [VRFC 10-2458] undeclared symbol f3, assumed default net type wire [F:/vhdl_project/project/project.srcs/sources_1/new/CLA_4.v:42]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vhdl_project/project/project.srcs/sources_1/new/CONNECT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONNECT
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vhdl_project/project/project.srcs/sources_1/new/CONUNIT_pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONUNIT_pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vhdl_project/project/project.srcs/sources_1/new/DATAMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DATAMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vhdl_project/project/project.srcs/sources_1/new/DEC5T32E.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DEC5T32E
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vhdl_project/project/project.srcs/sources_1/new/D_FF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_FF
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vhdl_project/project/project.srcs/sources_1/new/D_FFEC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_FFEC
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vhdl_project/project/project.srcs/sources_1/new/D_FFEC1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_FFEC1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vhdl_project/project/project.srcs/sources_1/new/D_FFEC2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_FFEC2
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vhdl_project/project/project.srcs/sources_1/new/D_FFEC32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_FFEC32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vhdl_project/project/project.srcs/sources_1/new/D_FFEC32_down.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_FFEC32_down
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vhdl_project/project/project.srcs/sources_1/new/D_FFEC4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_FFEC4
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vhdl_project/project/project.srcs/sources_1/new/D_FFEC5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_FFEC5
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vhdl_project/project/project.srcs/sources_1/new/D_FFEC6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_FFEC6
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vhdl_project/project/project.srcs/sources_1/new/D_FFEC_down.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_FFEC_down
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vhdl_project/project/project.srcs/sources_1/new/D_FF_down.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_FF_down
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vhdl_project/project/project.srcs/sources_1/new/D_Latch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_Latch
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vhdl_project/project/project.srcs/sources_1/new/EXMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vhdl_project/project/project.srcs/sources_1/new/EXT16T32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXT16T32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vhdl_project/project/project.srcs/sources_1/new/IDEX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEX
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vhdl_project/project/project.srcs/sources_1/new/IFID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFID
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vhdl_project/project/project.srcs/sources_1/new/INSTMEM_pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module INSTMEM_pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vhdl_project/project/project.srcs/sources_1/new/MEMWB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWB
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vhdl_project/project/project.srcs/sources_1/new/MUX2X1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2X1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vhdl_project/project/project.srcs/sources_1/new/MUX2X32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2X32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vhdl_project/project/project.srcs/sources_1/new/MUX2X5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2X5
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vhdl_project/project/project.srcs/sources_1/new/MUX32X32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX32X32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vhdl_project/project/project.srcs/sources_1/new/MUX4X32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX4X32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vhdl_project/project/project.srcs/sources_1/new/REG32_down.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG32_down
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vhdl_project/project/project.srcs/sources_1/new/REGFILE_down.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGFILE_down
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vhdl_project/project/project.srcs/sources_1/new/SHIFTER32_L2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SHIFTER32_L2
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vhdl_project/project/project.srcs/sources_1/new/SHIFTER_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SHIFTER_32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vhdl_project/project/project.srcs/sources_1/new/pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vhdl_project/project/project.srcs/sim_1/new/pipeline_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_test
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vhdl_project/project/project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
