Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Aug 18 18:04:57 2020
| Host         : PC-Andrea running 64-bit major release  (build 9200)
| Command      : report_methodology -name ultrafast_methodology_1 -file C:/Users/andrea/Projects/project_reti_logiche/methodology_report.txt -checks {PDRC-204 PDRC-190 TIMING-53 TIMING-52 TIMING-51 TIMING-50 TIMING-49 TIMING-48 TIMING-47 TIMING-46 TIMING-45 TIMING-44 TIMING-43 TIMING-42 TIMING-41 TIMING-40 TIMING-39 TIMING-38 TIMING-37 TIMING-36 TIMING-35 TIMING-34 TIMING-33 TIMING-32 TIMING-31 TIMING-30 TIMING-29 TIMING-28 TIMING-27 TIMING-26 TIMING-25 TIMING-24 TIMING-23 TIMING-22 TIMING-21 TIMING-20 TIMING-19 TIMING-18 TIMING-17 TIMING-16 TIMING-15 TIMING-14 TIMING-13 TIMING-12 TIMING-11 TIMING-10 TIMING-9 TIMING-8 TIMING-7 TIMING-6 TIMING-5 TIMING-4 TIMING-3 TIMING-2 TIMING-1 ULMTCS-2 ULMTCS-1 XDCV-2 XDCV-1 XDCH-2 XDCH-1 XDCC-8 XDCC-7 XDCC-6 XDCC-5 XDCC-4 XDCC-3 XDCC-2 XDCC-1 XDCB-5 XDCB-4 XDCB-3 XDCB-2 XDCB-1 CLKC-77 CLKC-76 CLKC-54 CLKC-53 CLKC-9 CLKC-5 CLKC-38 CLKC-37 CLKC-36 CLKC-35 CLKC-4 CLKC-18 CLKC-3 CLKC-2 CLKC-1 REQP-1959 LUTAR-1 HPDR-1 NTCN-1 CKLD-2 CKLD-1 DPIR-1 CKBF-1 SYNTH-14 SYNTH-13 SYNTH-12 SYNTH-11 SYNTH-10 SYNTH-9 SYNTH-16 SYNTH-15 SYNTH-6 SYNTH-5 SYNTH-4}
| Design       : project_reti_logiche
| Device       : xc7a200tfbg484-1
| Speed File   : -1
| Design State : Synthesized
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: synth_1
      Design limits: <entire design considered>

            Checks: CKBF-1 CKLD-1 CKLD-2 CLKC-1 CLKC-2 CLKC-3 CLKC-4 CLKC-5 
CLKC-9 CLKC-18 CLKC-35 CLKC-36 CLKC-37 CLKC-38 CLKC-53 CLKC-54 CLKC-76 CLKC-77 
DPIR-1 HPDR-1 LUTAR-1 NTCN-1 PDRC-190 PDRC-204 REQP-1959 SYNTH-4 SYNTH-5 SYNTH-6
SYNTH-9 SYNTH-10 SYNTH-11 SYNTH-12 SYNTH-13 SYNTH-14 SYNTH-15 SYNTH-16 TIMING-1
TIMING-2 TIMING-3 TIMING-4 TIMING-5 TIMING-6 TIMING-7 TIMING-8 TIMING-9 
TIMING-10 TIMING-11 TIMING-12 TIMING-13 TIMING-14 TIMING-15 TIMING-16 TIMING-17 
TIMING-18 TIMING-19 TIMING-20 TIMING-21 TIMING-22 TIMING-23 TIMING-24 TIMING-25 
TIMING-26 TIMING-27 TIMING-28 TIMING-29 TIMING-30 TIMING-31 TIMING-32 TIMING-33 
TIMING-34 TIMING-35 TIMING-36 TIMING-37 TIMING-38 TIMING-39 TIMING-40 TIMING-41 
TIMING-42 TIMING-43 TIMING-44 TIMING-45 TIMING-46 TIMING-47 TIMING-48 TIMING-49 
TIMING-50 TIMING-51 TIMING-52 TIMING-53 ULMTCS-1 ULMTCS-2 XDCB-1 XDCB-2 XDCB-3 
XDCB-4 XDCB-5 XDCC-1 XDCC-2 XDCC-3 XDCC-4 XDCC-5 XDCC-6 XDCC-7 XDCC-8 XDCH-1 
XDCH-2 XDCV-1 XDCV-2
             Max violations: <unlimited>
             Violations found: 37
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay | 37         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on i_data[0] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on i_data[1] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on i_data[2] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on i_data[3] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on i_data[4] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on i_data[5] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on i_data[6] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on i_data[7] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on i_rst relative to clock(s) i_clk
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on i_start relative to clock(s) i_clk
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on o_address[0] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on o_address[10] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on o_address[11] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on o_address[12] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on o_address[13] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on o_address[14] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on o_address[15] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on o_address[1] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on o_address[2] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on o_address[3] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on o_address[4] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on o_address[5] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An output delay is missing on o_address[6] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An output delay is missing on o_address[7] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An output delay is missing on o_address[8] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An output delay is missing on o_address[9] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An output delay is missing on o_data[0] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An output delay is missing on o_data[1] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An output delay is missing on o_data[2] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An output delay is missing on o_data[3] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An output delay is missing on o_data[4] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An output delay is missing on o_data[5] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An output delay is missing on o_data[6] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An output delay is missing on o_data[7] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An output delay is missing on o_done relative to clock(s) i_clk
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An output delay is missing on o_en relative to clock(s) i_clk
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An output delay is missing on o_we relative to clock(s) i_clk
Related violations: <none>


