git clone --depth 1 --no-tags https://github.com/Devil2702/16x9_Multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/582656794
git clone --depth 1 --no-tags https://github.com/Kobzon86/Fixed-point-data-verilog-class.git f:/verilog_sva_gh_scraper/data/full_repos/582670147
git clone --depth 1 --no-tags https://github.com/chetansomana/testing_git.git f:/verilog_sva_gh_scraper/data/full_repos/597406658
git clone --depth 1 --no-tags https://github.com/soumyaswa/soumya_cpu_design.git f:/verilog_sva_gh_scraper/data/full_repos/595626273
git clone --depth 1 --no-tags https://github.com/sueghosh/RTL_Design.git f:/verilog_sva_gh_scraper/data/full_repos/574773744
git clone --depth 1 --no-tags https://github.com/barretklics/ENEL453_Lab_4.git f:/verilog_sva_gh_scraper/data/full_repos/574320065
git clone --depth 1 --no-tags https://github.com/czarkos/sparrow-sv.git f:/verilog_sva_gh_scraper/data/full_repos/579212855
git clone --depth 1 --no-tags https://github.com/uniquehuy/ee297b_uart2wifi.git f:/verilog_sva_gh_scraper/data/full_repos/597516364
git clone --depth 1 --no-tags https://github.com/dolcehouse/100daysofrtl.git f:/verilog_sva_gh_scraper/data/full_repos/591159800
git clone --depth 1 --no-tags https://github.com/nikaemami/Basic-RTL-Packages.git f:/verilog_sva_gh_scraper/data/full_repos/598491865
git clone --depth 1 --no-tags https://github.com/MShafin/Traffic-Light-Controller.git f:/verilog_sva_gh_scraper/data/full_repos/591436498
git clone --depth 1 --no-tags https://github.com/Chandrusankar7/System-Verilog-Projects.git f:/verilog_sva_gh_scraper/data/full_repos/594314479
git clone --depth 1 --no-tags https://github.com/Spencer-Stice/Digital-Audio-Visualizer.git f:/verilog_sva_gh_scraper/data/full_repos/580600700
git clone --depth 1 --no-tags https://github.com/talshamira/DigitalSystemsSimulation2.git f:/verilog_sva_gh_scraper/data/full_repos/591648496
git clone --depth 1 --no-tags https://github.com/maxaksel/microprocessor.git f:/verilog_sva_gh_scraper/data/full_repos/593753054
git clone --depth 1 --no-tags https://github.com/code-tangent/arp-responder.git f:/verilog_sva_gh_scraper/data/full_repos/593759338
git clone --depth 1 --no-tags https://github.com/quyvan97/ecen468.git f:/verilog_sva_gh_scraper/data/full_repos/592604685
git clone --depth 1 --no-tags https://github.com/MatejKafka/risc-v_pipelined_cpu.git f:/verilog_sva_gh_scraper/data/full_repos/593048449
git clone --depth 1 --no-tags https://github.com/zz-f-g/RSICV-Pipeline.git f:/verilog_sva_gh_scraper/data/full_repos/579033638
git clone --depth 1 --no-tags https://github.com/aris134/ECE385.git f:/verilog_sva_gh_scraper/data/full_repos/579158997
git clone --depth 1 --no-tags https://github.com/Hsuan-Chih/ECE574.git f:/verilog_sva_gh_scraper/data/full_repos/578076737
git clone --depth 1 --no-tags https://github.com/marcoaraz/star-testbench.git f:/verilog_sva_gh_scraper/data/full_repos/587951405
git clone --depth 1 --no-tags https://github.com/mukesh891/m_cpu.git f:/verilog_sva_gh_scraper/data/full_repos/595552140
git clone --depth 1 --no-tags https://github.com/gbotkin3/FPGA-Adventures-Source-Code.git f:/verilog_sva_gh_scraper/data/full_repos/582419695
git clone --depth 1 --no-tags https://github.com/FilippoNevi/Verification.git f:/verilog_sva_gh_scraper/data/full_repos/583310009
git clone --depth 1 --no-tags https://github.com/mhshabani79/MIPS-single-cycle.git f:/verilog_sva_gh_scraper/data/full_repos/582713360
git clone --depth 1 --no-tags https://github.com/mhshabani79/MIPS-multi-cycle.git f:/verilog_sva_gh_scraper/data/full_repos/582739579
git clone --depth 1 --no-tags https://github.com/MrLehmann/EE525.git f:/verilog_sva_gh_scraper/data/full_repos/590690481
git clone --depth 1 --no-tags https://github.com/naveen0215/avip.git f:/verilog_sva_gh_scraper/data/full_repos/574353217
git clone --depth 1 --no-tags https://github.com/Ahmed0100/ahb_memory_slave_vip.git f:/verilog_sva_gh_scraper/data/full_repos/575797123
git clone --depth 1 --no-tags https://github.com/topwuther/dm11a88_FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/578466091
git clone --depth 1 --no-tags https://github.com/natArocho/340-project3b.git f:/verilog_sva_gh_scraper/data/full_repos/577736309
git clone --depth 1 --no-tags https://github.com/AlphanEker/Pipelined-SystemVerilog-Model.git f:/verilog_sva_gh_scraper/data/full_repos/573225610
git clone --depth 1 --no-tags https://github.com/fabio-pecora/verilog-seven-segment-display.git f:/verilog_sva_gh_scraper/data/full_repos/576414317
git clone --depth 1 --no-tags https://github.com/ClaytonJPayne/SetAssociativeCache.git f:/verilog_sva_gh_scraper/data/full_repos/594908127
git clone --depth 1 --no-tags https://github.com/carl92xu/ece385_final_project.git f:/verilog_sva_gh_scraper/data/full_repos/594927222
git clone --depth 1 --no-tags https://github.com/umairahmadh/fir-filter-system-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/595575607
git clone --depth 1 --no-tags https://github.com/Ragviswa/FYP-ETUNS.git f:/verilog_sva_gh_scraper/data/full_repos/587773091
git clone --depth 1 --no-tags https://github.com/robfinch/Utility.git f:/verilog_sva_gh_scraper/data/full_repos/591983160
git clone --depth 1 --no-tags https://github.com/RandomActsOfGrammar/extensibella.git f:/verilog_sva_gh_scraper/data/full_repos/579228438
git clone --depth 1 --no-tags https://github.com/ShangolMangol/simulation1_sifratiyot.git f:/verilog_sva_gh_scraper/data/full_repos/580096629
git clone --depth 1 --no-tags https://github.com/naveen0215/uvmf.git f:/verilog_sva_gh_scraper/data/full_repos/578884786
git clone --depth 1 --no-tags https://github.com/coderjaspal/git-demo2.git f:/verilog_sva_gh_scraper/data/full_repos/578995702
git clone --depth 1 --no-tags https://github.com/davoudifatemeh/Pipelined-MIPS-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/581130827
git clone --depth 1 --no-tags https://github.com/frankych/clk_val.git f:/verilog_sva_gh_scraper/data/full_repos/577173437
git clone --depth 1 --no-tags https://github.com/shubaspb/xilinx_template.git f:/verilog_sva_gh_scraper/data/full_repos/578606033
git clone --depth 1 --no-tags https://github.com/yagnavivek/RISC4R.git f:/verilog_sva_gh_scraper/data/full_repos/581851603
git clone --depth 1 --no-tags https://github.com/fezaemircelik/Bilkent_CS223_Lab_Assignments.git f:/verilog_sva_gh_scraper/data/full_repos/583146674
git clone --depth 1 --no-tags https://github.com/MolecularPrism/RISC.git f:/verilog_sva_gh_scraper/data/full_repos/583843331
git clone --depth 1 --no-tags https://github.com/Mahendra-Maddirala/LC3-Adding-a-Decode-Environment-A-UVM-.git f:/verilog_sva_gh_scraper/data/full_repos/585590688
git clone --depth 1 --no-tags https://github.com/Haxrox/HaxElevator.git f:/verilog_sva_gh_scraper/data/full_repos/584272133
git clone --depth 1 --no-tags https://github.com/jaeyoon0531/ddr2-controller.git f:/verilog_sva_gh_scraper/data/full_repos/584271345
git clone --depth 1 --no-tags https://github.com/Basanthkp21/Hldd_verification_lab2.git f:/verilog_sva_gh_scraper/data/full_repos/582336451
git clone --depth 1 --no-tags https://github.com/JackSabine/stonehaven_math_ops.git f:/verilog_sva_gh_scraper/data/full_repos/576432475
git clone --depth 1 --no-tags https://github.com/Wave7t/THUEE-fall2022-Digital-System-Design-lab2.git f:/verilog_sva_gh_scraper/data/full_repos/573442968
git clone --depth 1 --no-tags https://github.com/Cognoscan/femto-riscv-demo-rust.git f:/verilog_sva_gh_scraper/data/full_repos/573687645
git clone --depth 1 --no-tags https://github.com/MatthewPat1/StudentCounter.git f:/verilog_sva_gh_scraper/data/full_repos/573957839
git clone --depth 1 --no-tags https://github.com/rlaguswo/Digital-Logic-Design.git f:/verilog_sva_gh_scraper/data/full_repos/574394658
git clone --depth 1 --no-tags https://github.com/Ramkasetty/SVTB_3To8decoder.git f:/verilog_sva_gh_scraper/data/full_repos/591179426
git clone --depth 1 --no-tags https://github.com/kingshrimp007/bist_sandbox.git f:/verilog_sva_gh_scraper/data/full_repos/589130438
git clone --depth 1 --no-tags https://github.com/rimjhim14/rimjhim_CPU_design.git f:/verilog_sva_gh_scraper/data/full_repos/596419535
git clone --depth 1 --no-tags https://github.com/UCSB-ECE154B-Aaditya-Ayush/ECE154BLabs.git f:/verilog_sva_gh_scraper/data/full_repos/596433207
git clone --depth 1 --no-tags https://github.com/iskbaga/cache.git f:/verilog_sva_gh_scraper/data/full_repos/597374685
git clone --depth 1 --no-tags https://github.com/DirkDiggler2992/cuddly-octo-parakeet.git f:/verilog_sva_gh_scraper/data/full_repos/597510517
git clone --depth 1 --no-tags https://github.com/mmitri/ECE201.git f:/verilog_sva_gh_scraper/data/full_repos/585996194
git clone --depth 1 --no-tags https://github.com/LaPriseDeRISC/cva6-softcore-contest-lpdr.git f:/verilog_sva_gh_scraper/data/full_repos/588610071
git clone --depth 1 --no-tags https://github.com/zedyjy/CS223.git f:/verilog_sva_gh_scraper/data/full_repos/587884672
git clone --depth 1 --no-tags https://github.com/andythebreaker/chip.git f:/verilog_sva_gh_scraper/data/full_repos/586566709
git clone --depth 1 --no-tags https://github.com/Maleeshas/SystemVerilogEx.git f:/verilog_sva_gh_scraper/data/full_repos/593222494
git clone --depth 1 --no-tags https://github.com/2019ee25unioni/M-extention-for-riscv.git f:/verilog_sva_gh_scraper/data/full_repos/594440343
git clone --depth 1 --no-tags https://github.com/amarquez4498/Risc-v-5stage-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/594955648
git clone --depth 1 --no-tags https://github.com/JoaoPi314/AXI4-Lite-VIP.git f:/verilog_sva_gh_scraper/data/full_repos/596706977
git clone --depth 1 --no-tags https://github.com/crisbour/hw-verif.git f:/verilog_sva_gh_scraper/data/full_repos/578939387
git clone --depth 1 --no-tags https://github.com/msyverw/ecen323_student.git f:/verilog_sva_gh_scraper/data/full_repos/591454702
git clone --depth 1 --no-tags https://github.com/unlim-int-soumya/Design_Verification_Projects.git f:/verilog_sva_gh_scraper/data/full_repos/581065074
git clone --depth 1 --no-tags https://github.com/ChuanlaiZang/riscv_core.git f:/verilog_sva_gh_scraper/data/full_repos/587122775
git clone --depth 1 --no-tags https://github.com/kato17/GIT_TEST.git f:/verilog_sva_gh_scraper/data/full_repos/577199737
git clone --depth 1 --no-tags https://github.com/JustRevolt/JTAG_implementation.git f:/verilog_sva_gh_scraper/data/full_repos/591336000
git clone --depth 1 --no-tags https://github.com/rjmdhr/fir-uvm.git f:/verilog_sva_gh_scraper/data/full_repos/588324109
git clone --depth 1 --no-tags https://github.com/angrammenos97/wide_alu.git f:/verilog_sva_gh_scraper/data/full_repos/590791600
git clone --depth 1 --no-tags https://github.com/s-griffith/Simulation_1-SystemVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/591648414
git clone --depth 1 --no-tags https://github.com/Ouhznehc/NJU-COE.git f:/verilog_sva_gh_scraper/data/full_repos/595028115
git clone --depth 1 --no-tags https://github.com/mthimm2/risc_v_single_cycle_cpu.git f:/verilog_sva_gh_scraper/data/full_repos/593004184
git clone --depth 1 --no-tags https://github.com/DQL-3264/enigma.git f:/verilog_sva_gh_scraper/data/full_repos/587033023
git clone --depth 1 --no-tags https://github.com/hanamcvicker/CSE371.git f:/verilog_sva_gh_scraper/data/full_repos/590233471
git clone --depth 1 --no-tags https://github.com/KAMOME-code/ECC-Add-test.git f:/verilog_sva_gh_scraper/data/full_repos/573366937
git clone --depth 1 --no-tags https://github.com/cmu-stuco-98154/f22-tt02-jrecta.git f:/verilog_sva_gh_scraper/data/full_repos/573342804
git clone --depth 1 --no-tags https://github.com/bsilverriverd/mini_computer.git f:/verilog_sva_gh_scraper/data/full_repos/574470087
git clone --depth 1 --no-tags https://github.com/kirtan03/Memory-Cache.git f:/verilog_sva_gh_scraper/data/full_repos/581959996
git clone --depth 1 --no-tags https://github.com/Engghassanali/Three-Stage-Pipeline-with-Uart-configuration.git f:/verilog_sva_gh_scraper/data/full_repos/581487535
git clone --depth 1 --no-tags https://github.com/ninec09/float-point-multiplication-sv.git f:/verilog_sva_gh_scraper/data/full_repos/583464870
git clone --depth 1 --no-tags https://github.com/G-uit-student/SystemVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/585317518
git clone --depth 1 --no-tags https://github.com/Aakash-Jana/Traffic-Controller.git f:/verilog_sva_gh_scraper/data/full_repos/581030616
git clone --depth 1 --no-tags https://github.com/augustinjk/Interface-connection-with-modport.git f:/verilog_sva_gh_scraper/data/full_repos/575698440
git clone --depth 1 --no-tags https://github.com/GarrettTP/system-verilog-3d-renderer.git f:/verilog_sva_gh_scraper/data/full_repos/576483011
git clone --depth 1 --no-tags https://github.com/miyajiro/miyajiro_cpu.git f:/verilog_sva_gh_scraper/data/full_repos/583962059
git clone --depth 1 --no-tags https://github.com/tobias-stadler/risc-core.git f:/verilog_sva_gh_scraper/data/full_repos/582152880
git clone --depth 1 --no-tags https://github.com/Cramos221/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/575771917
git clone --depth 1 --no-tags https://github.com/wdevore/RangerRisc-RISC-V.git f:/verilog_sva_gh_scraper/data/full_repos/581710774
git clone --depth 1 --no-tags https://github.com/Ego-max/CVA6-PMP.git f:/verilog_sva_gh_scraper/data/full_repos/579057821
