The following files were generated for 'ILA' in directory
C:\Users\Shreyas\Desktop\vhdl_prj\vini_proj\ipcore_dir\

XCO file generator:
   Generate an XCO file for compatibility with legacy flows.

   * ILA.xco

Creates an implementation netlist:
   Creates an implementation netlist for the IP.

   * ILA.cdc
   * ILA.constraints/ILA.ucf
   * ILA.constraints/ILA.xdc
   * ILA.ncf
   * ILA.ngc
   * ILA.ucf
   * ILA.vhd
   * ILA.vho
   * ILA.xdc
   * ILA_xmdf.tcl

IP Symbol Generator:
   Generate an IP symbol based on the current project options'.

   * ILA.asy

SYM file generator:
   Generate a SYM file for compatibility with legacy flows

   * ILA.sym

Generate ISE subproject:
   Create an ISE subproject for use when including this core in ISE designs

   * ILA.gise
   * ILA.xise
   * _xmsgs/pn_parser.xmsgs

Deliver Readme:
   Readme file for the IP.

   * ILA_readme.txt

Generate FLIST file:
   Text file listing all of the output files produced when a customized core was
   generated in the CORE Generator.

   * ILA_flist.txt

Please see the Xilinx CORE Generator online help for further details on
generated files and how to use them.

