Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/it/Xilinx/Vivado/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 4b9408eda1114d1fbc98315243be5652 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fixedadder_behav xil_defaultlib.tb_fixedadder xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fixedadder(n1=3,n2=1,m1=3,m2=1)
Compiling module xil_defaultlib.tb_fixedadder
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fixedadder_behav
