// Seed: 1598532664
`timescale 1 ps / 1ps
module module_0 (
    output id_0,
    input logic id_1,
    output id_2,
    output logic id_3,
    output id_4,
    input logic id_5,
    input logic id_6
);
  logic id_7;
  initial begin
    SystemTFIdentifier(id_6 + id_5);
  end
  logic id_8;
  logic id_9;
  always #1 id_2 = 1;
  assign id_7 = id_7;
  type_16(
      1, id_4
  );
endmodule
