<!DOCTYPE html>
<html class="writer-html5" lang="en" >
<head>
  <meta charset="utf-8" />
  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  
<!-- OneTrust Cookies Consent Notice start for xilinx.github.io -->

<script src="https://cdn.cookielaw.org/scripttemplates/otSDKStub.js" data-document-language="true" type="text/javascript" charset="UTF-8" data-domain-script="03af8d57-0a04-47a6-8f10-322fa00d8fc7" ></script>
<script type="text/javascript">
function OptanonWrapper() { }
</script>
<!-- OneTrust Cookies Consent Notice end for xilinx.github.io -->
<!-- Google Tag Manager -->
<script type="text/plain" class="optanon-category-C0002">(function(w,d,s,l,i){w[l]=w[l]||[];w[l].push({'gtm.start':
new Date().getTime(),event:'gtm.js'});var f=d.getElementsByTagName(s)[0],
j=d.createElement(s),dl=l!='dataLayer'?'&l='+l:'';j.async=true;j.src=
'//www.googletagmanager.com/gtm.js?id='+i+dl;f.parentNode.insertBefore(j,f);
})(window,document,'script','dataLayer','GTM-5RHQV7');</script>
<!-- End Google Tag Manager -->
  <title>QDMA Debug Flow &mdash; PCIe Debug K-Map 1.0 documentation</title>
      <link rel="stylesheet" href="../../../_static/pygments.css" type="text/css" />
      <link rel="stylesheet" href="../../../_static/css/theme.css" type="text/css" />
      <link rel="stylesheet" href="../../../_static/_static/custom.css" type="text/css" />
  <!--[if lt IE 9]>
    <script src="../../../_static/js/html5shiv.min.js"></script>
  <![endif]-->
  
        <script data-url_root="../../../" id="documentation_options" src="../../../_static/documentation_options.js"></script>
        <script src="../../../_static/jquery.js"></script>
        <script src="../../../_static/underscore.js"></script>
        <script src="../../../_static/_sphinx_javascript_frameworks_compat.js"></script>
        <script src="../../../_static/doctools.js"></script>
    <script src="../../../_static/js/theme.js"></script>
    <link rel="index" title="Index" href="../../../genindex.html" />
    <link rel="search" title="Search" href="../../../search.html" />
    <link rel="next" title="Debug Gotchas" href="src/debug_gotchas.html" />
    <link rel="prev" title="QDMA Subsystem for PCIExpress (IP/Driver)" href="../index.html" /> 
</head>

<body class="wy-body-for-nav">

<!-- Google Tag Manager -->
<noscript><iframe src="//www.googletagmanager.com/ns.html?id=GTM-5RHQV7" height="0" width="0" style="display:none;visibility:hidden" class="optanon-category-C0002"></iframe></noscript>
<!-- End Google Tag Manager --> 
  <div class="wy-grid-for-nav">
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search">
            <a href="../../../index.html" class="icon icon-home"> PCIe Debug K-Map
            <img src="../../../_static/xilinx-header-logo.svg" class="logo" alt="Logo"/>
          </a>
              <div class="version">
                1.0
              </div>
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../../../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>
        </div><div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="Navigation menu">
              <p class="caption" role="heading"><span class="caption-text">PCIe Debug (General)</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../PCIe_Collaterals/index.html">PCIe Collaterals</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../PCIe_Common_Issues/index.html">PCIe Common Issues</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../PCIe_Debug_General_Techniques/index.html">PCIe General Debug Techniques</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../Link_Training/index.html">Link Training Issue</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../Simulation_Issue/index.html">Simulation Issue</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../Interrupt/index.html">Interrupt Issue</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Versal ACAP</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../Versal_ACAP_CPM_Mode_for_PCI_Express/index.html">Versal ACAP CPM Mode for PCI Express</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../Versal_ACAP_Integrated_Block_for_PCI_Express/index.html">Versal ACAP Integrated Block for PCI Express</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">UltraScale+</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../UltraScale%2B_Devices_Integrated_Block_for_PCIExpress/index.html">UltraScale+ Devices Integrated Block for PCIExpress</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">XDMA/Bridge Subsystem</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../DMA_Bridge_Subsystem_for_PCI_Express_XDMA_IP_Driver/index.html">DMA/Bridge Subsystem for PCI Express (XDMA IP/Driver)</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../DMA_Bridge_Subsystem_for_PCI_Express_Bridge_IP_Endpoint/index.html">DMA/Bridge Subsystem for PCI Express (Bridge IP Endpoint)</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">QDMA</span></p>
<ul class="current">
<li class="toctree-l1 current"><a class="reference internal" href="../index.html">QDMA Subsystem for PCIExpress (IP/Driver)</a><ul class="current">
<li class="toctree-l2 current"><a class="current reference internal" href="#">QDMA Debug Flow</a><ul class="simple">
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="src/debug_gotchas.html">Debug Gotchas</a></li>
<li class="toctree-l2"><a class="reference internal" href="../debug_faq.html">General FAQs</a></li>
<li class="toctree-l2"><a class="reference internal" href="../links_docs_misc.html">Documents and Debug Collaterals</a></li>
<li class="toctree-l2"><a class="reference internal" href="../PG302_important_design_considerations.html">Important Design Considerations from PG302</a></li>
<li class="toctree-l2"><a class="reference internal" href="../PG344_important_design_considerations.html">Important Design Considerations from PG344</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../qdma_conceptual_topics/index.html">QDMA Conceptual Topics</a></li>
<li class="toctree-l1"><a class="reference internal" href="../qdma_debug_topics/index.html">QDMA Debug Topics</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Embedded PCI Express</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../PS_PCIe_PL_PCIe_Root_Port_Driver/index.html">Documentation &amp; Debugging Resources</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../PS_PCIe_PL_PCIe_Root_Port_Driver/Versal_CPM5_PCIe_Root_Port_Design_Linux/index.html">Versal CPM5 PCIe Root Port Design (Linux)</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../PS_PCIe_PL_PCIe_Root_Port_Driver/MPSoC_PL_XDMA_Bridge_RC_Design_Bare_Metal/index.html">MPSoC PL XDMA Bridge Bare Metal Root Complex Design</a></li>
</ul>

        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap"><nav class="wy-nav-top" aria-label="Mobile navigation menu"  style="background: black" >
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../../../index.html">PCIe Debug K-Map</a>
      </nav>

      <div class="wy-nav-content">
        <div class="rst-content">
          <div role="navigation" aria-label="Page navigation">
  <ul class="wy-breadcrumbs">
      <li><a href="../../../index.html" class="icon icon-home"></a> &raquo;</li>
          <li><a href="../index.html">QDMA Subsystem for PCIExpress (IP/Driver)</a> &raquo;</li>
      <li>QDMA Debug Flow</li>
      <li class="wy-breadcrumbs-aside">
            <a href="../../../_sources/docs/QDMA_Subsystem_for_PCIExpress_IP_Driver/qdma_debug_flow/index.rst.txt" rel="nofollow"> View page source</a>
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
             
  <div class="section" id="qdma-debug-flow">
<h1>QDMA Debug Flow<a class="headerlink" href="#qdma-debug-flow" title="Permalink to this heading">Â¶</a></h1>
<div class="toctree-wrapper compound">
</div>
<table class="docutils align-left">
<colgroup>
<col style="width: 100%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Get IP Configuration Details</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p><a class="reference internal" href="table_sources/ip_configuration_parameters.html#ip-configuration-parameters"><span class="std std-ref">Collect IP Configuration Parameters</span></a></p></td>
</tr>
</tbody>
</table>
<table class="docutils align-left">
<colgroup>
<col style="width: 100%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Check Debug Checklist</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>Check <a class="reference internal" href="src/debug_gotchas.html#qdma-debug-gotchas"><span class="std std-ref">Debug Gotchas</span></a></p></td>
</tr>
<tr class="row-odd"><td><p>Check <a class="reference internal" href="ports/tables.html#qdma-global-port-descriptions"><span class="std std-ref">QDMA Global Port Descriptions</span></a></p></td>
</tr>
<tr class="row-even"><td><p>Check <a class="reference internal" href="../qdma_debug_topics/general_debug_checklist.html#qdma-general-debug-checklist"><span class="std std-ref">General Debug Checklist</span></a></p></td>
</tr>
</tbody>
</table>
<table class="docutils align-left">
<colgroup>
<col style="width: 25%" />
<col style="width: 25%" />
<col style="width: 25%" />
<col style="width: 25%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Verify Driver Initialization Data/Driver Flow</p></th>
<th class="head"></th>
<th class="head"></th>
<th class="head"></th>
</tr>
<tr class="row-even"><th class="head"><p>H2C MM</p></th>
<th class="head"><p>C2H MM</p></th>
<th class="head"><p>H2C ST</p></th>
<th class="head"><p>C2H ST</p></th>
</tr>
</thead>
<tbody>
<tr class="row-odd"><td><p><a class="reference internal" href="ports/tables.html#axi4-memory-mapped-h2c-flow"><span class="std std-ref">Review H2C MM Driver Flow</span></a></p></td>
<td><p><a class="reference internal" href="ports/tables.html#axi4-memory-mapped-c2h-flow"><span class="std std-ref">Review C2H MM Driver Flow</span></a></p></td>
<td><p><a class="reference internal" href="ports/tables.html#axi4-stream-h2c-flow"><span class="std std-ref">Review H2C ST Driver Flow</span></a></p></td>
<td><p><a class="reference internal" href="ports/tables.html#axi4-stream-c2h-flow"><span class="std std-ref">Review C2H ST Driver Flow</span></a></p></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="src/dmesg_log.html#dmesg-log"><span class="std std-ref">Review dmesg log</span></a></p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="ports/tables.html#context-programming"><span class="std std-ref">Review Context Programming</span></a></p></td>
<td><p><a class="reference internal" href="ports/tables.html#context-programming"><span class="std std-ref">Review Context Programming</span></a></p></td>
<td><p><a class="reference internal" href="ports/tables.html#context-programming"><span class="std std-ref">Review Context Programming</span></a></p></td>
<td><p><a class="reference internal" href="ports/tables.html#context-programming"><span class="std std-ref">Review Context Programming</span></a></p></td>
</tr>
</tbody>
</table>
<table class="docutils align-left">
<colgroup>
<col style="width: 50%" />
<col style="width: 50%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Descriptor Update</p></th>
<th class="head"></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p><a class="reference internal" href="src/errors.html#global-error-registers"><span class="std std-ref">Check Global Error Registers</span></a></p></td>
<td><p><a class="reference internal" href="src/errors.html#global-error-registers"><span class="std std-ref">Check Global Error Registers</span></a></p></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="table_sources/check_pidx_update.html#check-pidx-update"><span class="std std-ref">Check PIDX Update</span></a></p></td>
<td><p><a class="reference internal" href="ports/tables.html#software-descriptor-context-structure-definition"><span class="std std-ref">Check Software Context</span></a></p></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="ports/tables.html#qdma-tm-credit-output-port-descriptions"><span class="std std-ref">Check Traffic Manager Status Interface for new descriptor</span></a></p></td>
<td><p><a class="reference internal" href="ports/tables.html#hardware-descriptor-structure-definition"><span class="std std-ref">Check Hardware Context</span></a></p></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="ports/tables.html#hardware-descriptor-structure-definition"><span class="std std-ref">Check Queue Invalid bit in Hardware Context</span></a></p></td>
<td><p><a class="reference internal" href="ports/tables.html#credit-descriptor-context-structure-definition"><span class="std std-ref">Check Credit Context</span></a></p></td>
</tr>
</tbody>
</table>
<table class="docutils align-left">
<colgroup>
<col style="width: 50%" />
<col style="width: 50%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Descriptor Fetch</p></th>
<th class="head"></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p><a class="reference internal" href="src/errors.html#descriptor-engine-error"><span class="std std-ref">Check Descriptor Engine Error</span></a></p></td>
<td><p><a class="reference internal" href="ports/tables.html#software-descriptor-context-structure-definition"><span class="std std-ref">Check Software Context</span></a></p></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="ports/tables.html#descriptor-fetch-flow"><span class="std std-ref">Review Descriptor Fetch Flow</span></a></p></td>
<td><p><a class="reference internal" href="ports/tables.html#hardware-descriptor-structure-definition"><span class="std std-ref">Check Hardware Context</span></a></p></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="ports/tables.html#c2h-prefetch-context-structure"><span class="std std-ref">Check if Fetch Credit is enabled or not</span></a></p></td>
<td><p><a class="reference internal" href="ports/tables.html#credit-descriptor-context-structure-definition"><span class="std std-ref">Check Credit Context</span></a></p></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="ports/tables.html#hardware-descriptor-structure-definition"><span class="std std-ref">Check if Descriptor Fetch Pending is enabled</span></a></p></td>
<td><p><a class="reference internal" href="ports/tables.html#c2h-prefetch-context-structure"><span class="std std-ref">Check Prefetch Context</span></a></p></td>
</tr>
</tbody>
</table>
<table class="docutils align-left">
<colgroup>
<col style="width: 25%" />
<col style="width: 25%" />
<col style="width: 25%" />
<col style="width: 25%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>QDMA Data Transfer - 1 (for all modes)</p></th>
<th class="head"></th>
<th class="head"></th>
<th class="head"></th>
</tr>
<tr class="row-even"><th class="head"><p>H2C ST</p></th>
<th class="head"><p>C2H ST</p></th>
<th class="head"><p>H2C MM</p></th>
<th class="head"><p>C2H MM</p></th>
</tr>
</thead>
<tbody>
<tr class="row-odd"><td><p><a class="reference internal" href="src/errors.html#global-error-registers"><span class="std std-ref">Check Global Error Registers</span></a></p></td>
<td><p><a class="reference internal" href="src/errors.html#global-error-registers"><span class="std std-ref">Check Global Error Registers</span></a></p></td>
<td><p><a class="reference internal" href="src/errors.html#global-error-registers"><span class="std std-ref">Check Global Error Registers</span></a></p></td>
<td><p><a class="reference internal" href="src/errors.html#global-error-registers"><span class="std std-ref">Check Global Error Registers</span></a></p></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="src/errors.html#st-h2c-engine-error"><span class="std std-ref">H2C ST Engine Error</span></a></p></td>
<td><p><a class="reference internal" href="src/errors.html#st-c2h-engine-error"><span class="std std-ref">C2H ST Engine Error</span></a></p></td>
<td><p><a class="reference internal" href="src/errors.html#mm-h2c-engine-error"><span class="std std-ref">H2C MM Engine Error</span></a></p></td>
<td><p><a class="reference internal" href="src/errors.html#mm-c2h-engine-error"><span class="std std-ref">C2H MM Engine Error</span></a></p></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="ports/tables.html#axi4-stream-h2c-flow"><span class="std std-ref">Review H2C ST Driver Flow</span></a></p></td>
<td><p><a class="reference internal" href="ports/tables.html#handling-exception-events"><span class="std std-ref">Review C2H Exception Handling</span></a></p></td>
<td><p><a class="reference internal" href="ports/tables.html#axi4-memory-mapped-h2c-flow"><span class="std std-ref">Reiview H2C MM Driver Flow</span></a></p></td>
<td><p><a class="reference internal" href="ports/tables.html#axi4-memory-mapped-c2h-flow"><span class="std std-ref">Review C2H MM Driver Flow</span></a></p></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="ports/tables.html#axi4-stream-h2c-port-descriptions"><span class="std std-ref">AXI4-Stream H2C Port Descriptions</span></a></p></td>
<td><p><a class="reference internal" href="ports/tables.html#axi4-stream-c2h-flow"><span class="std std-ref">Review C2H ST Driver Flow</span></a></p></td>
<td><p><a class="reference internal" href="ports/tables.html#axi4-memory-mapped-dma-read-interface-signals"><span class="std std-ref">AXI4 Memory Mapped DMA Read Interface Signals</span></a></p></td>
<td><p><a class="reference internal" href="ports/tables.html#axi4-memory-mapped-dma-write-interface-signals"><span class="std std-ref">AXI4 Memory Mapped DMA Write Interface Signals</span></a></p></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="ports/tables.html#h2c-and-c2h-queue"><span class="std std-ref">Review C2H/H2C Queue Flow</span></a></p></td>
<td><p><a class="reference internal" href="ports/tables.html#axi4-stream-c2h-port-descriptions"><span class="std std-ref">AXI4-Stream C2H Port Descriptions</span></a></p></td>
<td><p><a class="reference internal" href="ports/tables.html#h2c-and-c2h-queue"><span class="std std-ref">Review C2H/H2C Queue Flow</span></a></p></td>
<td><p><a class="reference internal" href="ports/tables.html#h2c-and-c2h-queue"><span class="std std-ref">Review C2H/H2C Queue Flow</span></a></p></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="ports/tables.html#qdma-descriptor-credit-input-port-descriptions"><span class="std std-ref">QDMA Descriptor Credit Input Port Descriptions</span></a></p></td>
<td><p><a class="reference internal" href="ports/tables.html#axi4-stream-c2h-completion-port-descriptions"><span class="std std-ref">AXI4-Stream C2H Completion Port Descriptions</span></a></p></td>
<td><p><a class="reference internal" href="ports/tables.html#qdma-descriptor-credit-input-port-descriptions"><span class="std std-ref">QDMA Descriptor Credit Input Port Descriptions</span></a></p></td>
<td><p><a class="reference internal" href="ports/tables.html#qdma-descriptor-credit-input-port-descriptions"><span class="std std-ref">QDMA Descriptor Credit Input Port Descriptions</span></a></p></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="ports/tables.html#qdma-tm-credit-output-port-descriptions"><span class="std std-ref">QDMA TM Credit Output Port Descriptions</span></a></p></td>
<td><p><a class="reference internal" href="ports/tables.html#completion-queue-flow"><span class="std std-ref">Review Completion Queue Flow</span></a></p></td>
<td><p><a class="reference internal" href="ports/tables.html#qdma-tm-credit-output-port-descriptions"><span class="std std-ref">QDMA TM Credit Output Port Descriptions</span></a></p></td>
<td><p><a class="reference internal" href="ports/tables.html#qdma-tm-credit-output-port-descriptions"><span class="std std-ref">QDMA TM Credit Output Port Descriptions</span></a></p></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="ports/tables.html#queue-status-ports"><span class="std std-ref">Queue Status Ports</span></a></p></td>
<td><p><a class="reference internal" href="ports/tables.html#h2c-and-c2h-queue"><span class="std std-ref">Review C2H/H2C Queue Flow</span></a></p></td>
<td><p><a class="reference internal" href="ports/tables.html#queue-status-ports"><span class="std std-ref">Queue Status Ports</span></a></p></td>
<td><p><a class="reference internal" href="ports/tables.html#queue-status-ports"><span class="std std-ref">Queue Status Ports</span></a></p></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="ports/tables.html#queue-status-data"><span class="std std-ref">Queue status data</span></a></p></td>
<td><p><a class="reference internal" href="ports/tables.html#axi-st-c2h-status-port-descriptions"><span class="std std-ref">Check AXI4 Stream Status Ports</span></a></p></td>
<td><p><a class="reference internal" href="ports/tables.html#queue-status-data"><span class="std std-ref">Queue status data</span></a></p></td>
<td><p><a class="reference internal" href="ports/tables.html#queue-status-data"><span class="std std-ref">Queue status data</span></a></p></td>
</tr>
<tr class="row-even"><td></td>
<td><p><a class="reference internal" href="ports/tables.html#qdma-descriptor-credit-input-port-descriptions"><span class="std std-ref">QDMA Descriptor Credit Input Port Descriptions</span></a></p></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td></td>
<td><p><a class="reference internal" href="ports/tables.html#qdma-tm-credit-output-port-descriptions"><span class="std std-ref">QDMA TM Credit Output Port Descriptions</span></a></p></td>
<td></td>
<td></td>
</tr>
<tr class="row-even"><td></td>
<td><p><a class="reference internal" href="ports/tables.html#queue-status-ports"><span class="std std-ref">Queue Status Ports</span></a></p></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td></td>
<td><p><a class="reference internal" href="ports/tables.html#queue-status-data"><span class="std std-ref">Queue status data</span></a></p></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
<table class="docutils align-left">
<colgroup>
<col style="width: 33%" />
<col style="width: 33%" />
<col style="width: 33%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>QDMA Data Transfer- 2 (C2H Stream Only)</p></th>
<th class="head"></th>
<th class="head"></th>
</tr>
<tr class="row-even"><th class="head"><p>C2H Stream - Internal Mode (Always Cache Mode)</p></th>
<th class="head"><p>Cache Bypass Mode (Only for C2H Stream)</p></th>
<th class="head"><p>Simple Bypass Mode (Only for C2H Stream)</p></th>
</tr>
</thead>
<tbody>
<tr class="row-odd"><td><p><a class="reference internal" href="ports/tables.html#c2h-prefetch-context-structure"><span class="std std-ref">Check Prefetch Context if Prefetch Enabled</span></a></p></td>
<td></td>
<td><p><a class="reference internal" href="ports/tables.html#c2h-simple-bypass-mode-flow"><span class="std std-ref">Check C2H Simple Bypass Mode Flow</span></a></p></td>
</tr>
<tr class="row-even"><td></td>
<td><p><a class="reference internal" href="ports/tables.html#c2h-prefetch-context-structure"><span class="std std-ref">Check Prefetch Context if Prefetch Enabled</span></a></p></td>
<td><p><a class="reference internal" href="ports/tables.html#qdma-c2h-descriptor-bypass-output-port-descriptions"><span class="std std-ref">QDMA C2H Descriptor Bypass Output Port Descriptions</span></a></p></td>
</tr>
<tr class="row-odd"><td></td>
<td><p><a class="reference internal" href="ports/tables.html#qdma-c2h-streaming-cache-bypass-input-port-descriptions"><span class="std std-ref">QDMA C2H-Streaming Cache Bypass Input Port Descriptions</span></a></p></td>
<td></td>
</tr>
<tr class="row-even"><td></td>
<td><p><a class="reference internal" href="ports/tables.html#c2h-cache-bypass-mode-flow"><span class="std std-ref">Check C2H Cache Bypass Mode Flow</span></a></p></td>
<td></td>
</tr>
</tbody>
</table>
<table class="docutils align-left">
<colgroup>
<col style="width: 25%" />
<col style="width: 25%" />
<col style="width: 25%" />
<col style="width: 25%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>QDMA Data Transfer - 3</p></th>
<th class="head"></th>
<th class="head"></th>
<th class="head"></th>
</tr>
<tr class="row-even"><th class="head"></th>
<th class="head"><p>H2C MM</p></th>
<th class="head"><p>C2H MM</p></th>
<th class="head"><p>H2C ST</p></th>
</tr>
</thead>
<tbody>
<tr class="row-odd"><td><p>Internal Mode</p></td>
<td><p><a class="reference internal" href="ports/tables.html#h2c-internal-mode-flow"><span class="std std-ref">Check H2C Internal Mode Flow</span></a></p></td>
<td><p><a class="reference internal" href="ports/tables.html#qdma-c2h-mm-descriptor-bypass-input-port-descriptions"><span class="std std-ref">QDMA C2H-MM Descriptor Bypass Input Port Descriptions</span></a></p></td>
<td><p><a class="reference internal" href="ports/tables.html#h2c-internal-mode-flow"><span class="std std-ref">Check H2C Internal Mode Flow</span></a></p></td>
</tr>
<tr class="row-even"><td><p>Descriptor Bypass Mode</p></td>
<td><p><a class="reference internal" href="ports/tables.html#qdma-h2c-descriptor-bypass-output-port-descriptions"><span class="std std-ref">QDMA H2C Descriptor Bypass Output Port Descriptions</span></a></p></td>
<td><p><a class="reference internal" href="ports/tables.html#qdma-c2h-descriptor-bypass-output-port-descriptions"><span class="std std-ref">QDMA C2H Descriptor Bypass Output Port Descriptions</span></a></p></td>
<td><p><a class="reference internal" href="ports/tables.html#h2c-bypass-mode-flow"><span class="std std-ref">Check H2C Bypass Mode Flow</span></a></p></td>
</tr>
<tr class="row-odd"><td></td>
<td><p><a class="reference internal" href="ports/tables.html#h2c-bypass-mode-flow"><span class="std std-ref">Check H2C Bypass Mode Flow</span></a></p></td>
<td></td>
<td><p><a class="reference internal" href="ports/tables.html#qdma-h2c-descriptor-bypass-output-port-descriptions"><span class="std std-ref">H2C ST Desc Bypass Output Ports</span></a></p></td>
</tr>
<tr class="row-even"><td></td>
<td><p><a class="reference internal" href="ports/tables.html#qdma-h2c-mm-descriptor-bypass-input-port-descriptions"><span class="std std-ref">QDMA H2C-MM Descriptor Bypass Input Port Descriptions</span></a></p></td>
<td></td>
<td><p><a class="reference internal" href="ports/tables.html#qdma-h2c-streaming-bypass-input-port-descriptions"><span class="std std-ref">QDMA H2C-Streaming Bypass Input Port</span></a></p></td>
</tr>
</tbody>
</table>
<table class="docutils align-left">
<colgroup>
<col style="width: 25%" />
<col style="width: 25%" />
<col style="width: 25%" />
<col style="width: 25%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Status Update</p></th>
<th class="head"></th>
<th class="head"></th>
<th class="head"></th>
</tr>
<tr class="row-even"><th class="head"><p>H2C MM</p></th>
<th class="head"><p>C2H MM</p></th>
<th class="head"><p>H2C ST</p></th>
<th class="head"><p>C2H ST</p></th>
</tr>
</thead>
<tbody>
<tr class="row-odd"><td><p><a class="reference internal" href="ports/tables.html#axi-memory-mapped-writeback-status-structure-for-h2c-and-c2h"><span class="std std-ref">Check AXI MM H2C Writeback Status</span></a></p></td>
<td><p><a class="reference internal" href="ports/tables.html#axi-memory-mapped-writeback-status-structure-for-h2c-and-c2h"><span class="std std-ref">Check AXI MM C2H Writeback Status</span></a></p></td>
<td><p><a class="reference internal" href="ports/tables.html#axi4-stream-h2c-writeback-status-descriptor-structure"><span class="std std-ref">Check AXI ST H2C Writeback Status Descriptor</span></a></p></td>
<td><p><a class="reference internal" href="ports/tables.html#axi4-stream-completion-status-structure"><span class="std std-ref">Check AXI ST Completion Status</span></a></p></td>
</tr>
<tr class="row-even"><td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
</div>


           </div>
          </div>
          
				  
				  <footer><div class="rst-footer-buttons" role="navigation" aria-label="Footer">
        <a href="../index.html" class="btn btn-neutral float-left" title="QDMA Subsystem for PCIExpress (IP/Driver)" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left" aria-hidden="true"></span> Previous</a>
        <a href="src/debug_gotchas.html" class="btn btn-neutral float-right" title="Debug Gotchas" accesskey="n" rel="next">Next <span class="fa fa-arrow-circle-right" aria-hidden="true"></span></a>
    </div>

  <hr/>

  <div role="contentinfo">
    <p>&#169; Copyright 2021-2022, Advanced Micro Devices, Inc.
      <span class="lastupdated">Last updated on October 24, 2022.
      </span></p>
  </div>



										<div class="aem-Grid aem-Grid--16">
											<div class="aem-GridColumn aem-GridColumn--xxxlarge--none aem-GridColumn--xsmall--16 aem-GridColumn--offset--xsmall--0 aem-GridColumn--xlarge--none aem-GridColumn--xxlarge--none aem-GridColumn--default--none aem-GridColumn--offset--large--1 aem-GridColumn--xlarge--12 aem-GridColumn--offset--default--0 aem-GridColumn--xxlarge--10 aem-GridColumn--offset--xlarge--2 aem-GridColumn--offset--xxlarge--3 aem-GridColumn--offset--xxxlarge--4 aem-GridColumn--xsmall--none aem-GridColumn--large--none aem-GridColumn aem-GridColumn--large--14 aem-GridColumn--xxxlarge--8 aem-GridColumn--default--16">
												<div class="container-fluid sub-footer">

													                    <div class="row">
                        <div class="col-xs-24">
                          <p><a target="_blank" href="https://www.amd.com/en/corporate/copyright">Terms and Conditions</a> | <a target="_blank" href="https://www.amd.com/en/corporate/privacy">Privacy</a> | <a target="_blank" href="https://www.amd.com/en/corporate/cookies">Cookie Policy</a> | <a target="_blank" href="https://www.amd.com/en/corporate/trademarks">Trademarks</a> | <a target="_blank" href="https://www.amd.com/system/files/documents/statement-human-trafficking-forced-labor.pdf">Statement on Forced Labor</a> | <a target="_blank" href="https://www.amd.com/en/corporate/competition">Fair and Open Competition</a> | <a target="_blank" href="https://www.amd.com/system/files/documents/amd-uk-tax-strategy.pdf">UK Tax Strategy</a> | <a target="_blank" href="https://docs.xilinx.com/v/u/9x6YvZKuWyhJId7y7RQQKA">Inclusive Terminology</a> | <a href="#cookiessettings" class="ot-sdk-show-settings">Cookies Settings</a></p>
                        </div>
                    </div>
												</div>
											</div>
										</div>
										
</br>


  Built with <a href="https://www.sphinx-doc.org/">Sphinx</a> using a
    <a href="https://github.com/readthedocs/sphinx_rtd_theme">theme</a>
    provided by <a href="https://readthedocs.org">Read the Docs</a>.
   

</footer>
        </div>
      </div>
    </section>
  </div>
  <script>
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script>
 <script type="text/javascript">
    $(document).ready(function() {
        $(".toggle > *").hide();
        $(".toggle .header").show();
        $(".toggle .header").click(function() {
            $(this).parent().children().not(".header").toggle(400);
            $(this).parent().children(".header").toggleClass("open");
        })
    });
</script>


</body>
</html>