QuestaSim-64 vcover 2021.1 Coverage Utility 2021.01 Jan 19 2021
Start time: 12:30:01 on May 21,2024
vcover report CCC_Handler.ucdb -details -annotate -all 
Coverage Report by instance with details

=================================================================================
=== Instance: /CCC_Handler_tb/CCC_Handler_dut
=== Design Unit: work.CCC_Handler
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                       196       167        29    85.20%

================================Branch Details================================

Branch Coverage for instance /CCC_Handler_tb/CCC_Handler_dut

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File CCC_Handler.v
------------------------------------IF Branch------------------------------------
    226                                   248034     Count coming in to IF
    226             1                     148034         if (first_time)         o_en_mux = 1'b1 ;
    227             1                      60007         else if (!i_regf_RnW)   o_en_mux = 1'b1 ;
    228             1                      39993         else                    o_en_mux = 1'b0 ;
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    270                                   138651     Count coming in to CASE
    271             1                       8821                 8'h80 : Direct_Broadcast_n = 1'b1 ;   // ENEC     
    272             1                       9360                 8'h81 : Direct_Broadcast_n = 1'b1 ;   // DISEC       
    273             1                       6270                 8'h89 : Direct_Broadcast_n = 1'b1 ;   // SETMWL        
    274             1                       8992                 8'h8A : Direct_Broadcast_n = 1'b1 ;   // SETMRL        
    275             1                       9386                 8'h8B : Direct_Broadcast_n = 1'b1 ;   // GETMWL          
    276             1                       8736                 8'h8C : Direct_Broadcast_n = 1'b1 ;   // GETMRL        
    277             1                       6241                 8'h90 : Direct_Broadcast_n = 1'b1 ;   // GETSTATUS  
    278             1                       9179                 8'h8D : Direct_Broadcast_n = 1'b1 ;   // GETPID       
    279             1                       8914                 8'h8E : Direct_Broadcast_n = 1'b1 ;   // GETBCR        
    280             1                       9356                 8'h8F : Direct_Broadcast_n = 1'b1 ;   // GETDCR      
    282             1                       8936                 8'h00 : Direct_Broadcast_n = 1'b0 ;   // ENEC      (broadcast version)
    283             1                       9403                 8'h01 : Direct_Broadcast_n = 1'b0 ;   // DISEC     (broadcast version)
    284             1                       6103                 8'h09 : Direct_Broadcast_n = 1'b0 ;   // SETMWL    (broadcast version)
    285             1                       6286                 8'h0A : Direct_Broadcast_n = 1'b0 ;   // SETMRL    (broadcast version)
    288             1                       6174                 8'h1F : Direct_Broadcast_n = 1'b0 ;    // Dummy CCC value for end procedure
    289             1                      16494                 default : Direct_Broadcast_n = 1'b0 ;  // broadcast by default
Branch totals: 16 hits of 16 branches = 100.00%

------------------------------------IF Branch------------------------------------
    294                                  1053430     Count coming in to IF
    294             1                          2         if (!i_sys_rst) begin
    298             1                    1053428         else begin 
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    299                                  1053428     Count coming in to IF
    299             1                     833535             if (i_engine_en) begin 
    304             1                     219893             else begin 
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    313                                   104401     Count coming in to IF
    313             1                    ***0***             if      (!i_regf_CMD_ATTR[0] && i_regf_DBP)                                                         
    315             1                    ***0***             else if ( i_regf_CMD_ATTR[0] && ( i_regf_DTT == 3'd5 ||  i_regf_DTT == 3'd6 || i_regf_DTT == 3'd7))  
    317             1                     104401             else                                                                                                
Branch totals: 1 hit of 3 branches = 33.33%

------------------------------------IF Branch------------------------------------
    325                                  3680705     Count coming in to IF
    325             1                          2             if (!i_sys_rst) begin
    328             1                    3680703             else  begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    352                                 10327582     Count coming in to CASE
    354             1                     876147                 IDLE : begin                     // aw arbitration if needed  
    387             1                     551018                 PRE_CMD : begin // i'm driving the 2 bits with 2'b01
    411             1                      29502                 PRE_CRC_TARGET : begin // target is driving the 2 bits with 2'b01
    432             1                     266698                 RNW : begin
    451             1                    1066792                 RESERVED : begin
    464             1                    1207892                 SECOND_CMD_BYTE : begin  // contains either 7E or any target address 
    504             1                     400047                 PARITY_CMD : begin 
    521             1                     266698                 PRE_FIRST_DATA_ONE : begin // should be 10 to mean ACK ,    and 11 is NACK
    538             1                     400047                 PRE_FIRST_DATA_TWO : begin 
    592             1                     400408                 CCC_BYTE : begin    // contains CCC value
    610             1                    ***0***                 DEFINING_BYTE : begin    // contains definaing byte if exist
    625             1                     520582                 ZEROS : begin                               // eight zeros fixed at regfile (e.g location 999)
    657             1                     218931                 PARITY_DATA : begin // parity state any Data word
    700             1                      25638                 PRE_DATA_ONE : begin  //  11  means ok continue , and 10 to be aborted 
    735             1                      38457                 PRE_DATA_TWO : begin 
    800             1                     155086                 FIRST_DATA_BYTE : begin    // contains first repeated data byte
    869             1                     156550                 SECOND_DATA_BYTE : begin   // contains second repeated data byte
    921             1                     173592                 C_TOKEN_STATE : begin 
    951             1                     115728                 CRC_CHECKSUM_STATE : begin 
    1022            1                       7618                 RESTART_PATTERN_SPECIAL : begin 
    1045            1                      83720                 RESTART_PATTERN : begin 
    1070            1                     250845                 EXIT_PATTERN : begin 
    1092            1                    2965531                 ERROR : begin      // controller error state 
    1111            1                     150051                 FINISH : begin 
                                               4     All False Count
Branch totals: 24 hits of 25 branches = 96.00%

------------------------------------IF Branch------------------------------------
    376                                   876147     Count coming in to IF
    376             1                     200000                     if (i_engine_en) begin 
    381             1                     676147                     else begin 
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    388                                   551018     Count coming in to IF
    388             1                     451019                     if (i_engine_en) begin 
    406             1                      99999                     else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    392                                   451019     Count coming in to IF
    392             1                     133349                         if (i_tx_mode_done && !(i_frmcnt_last_frame || (Direct_Broadcast_n_del && first_time))) begin   
    395             1                      50324                         else if ((i_tx_mode_done || (i_rx_mode_done && !i_rx_error)) && (i_frmcnt_last_frame  || (Direct_Broadcast_n_del && first_time))) begin  // at reading operation with matched data length
    398             1                    ***0***                         else if ((i_tx_mode_done || (i_rx_mode_done && i_rx_error)) && (i_frmcnt_last_frame  || (Direct_Broadcast_n_del && first_time))) begin  // at reading operation with matched data length
    402             1                     267346                         else begin 
Branch totals: 3 hits of 4 branches = 75.00%

------------------------------------IF Branch------------------------------------
    412                                    29502     Count coming in to IF
    412             1                      29502                     if (i_engine_en) begin
    427             1                    ***0***                     else begin 
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    416                                    29502     Count coming in to IF
    416             1                       7540                         if ((i_rx_mode_done ) && i_frmcnt_last_frame) begin  // HENAAAAAAAAAAAAAA PUT THE CONDITION AFTER VERIFICATIONS (i_rx_mode_done && ! rx_err)
    419             1                       2294                         else if (i_rx_mode_done ) begin  // at reading operation with matched data length    HENA BARDO PUT THE CONDITION (i_rx_mode_done && rx_err)
    423             1                      19668                         else begin 
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    434                                   266698     Count coming in to IF
    434             1                     200000                     if (first_time) begin 
    437             1                      66698                     else begin 
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    438                                    66698     Count coming in to IF
    438             1                      40018                         if (i_regf_RnW) o_tx_mode = one  ; // read 
    439             1                      26680                         else            o_tx_mode = zero  ; // write 
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    442                                   266698     Count coming in to IF
    442             1                     133349                     if (i_tx_mode_done) begin 
    445             1                     133349                     else begin 
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    456                                  1066792     Count coming in to IF
    456             1                     133349                     if (i_tx_mode_done) begin 
    459             1                     933443                     else begin 
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    466                                  1207892     Count coming in to IF
    466             1                     900000                     if (first_time) begin 
    478             1                     307892                     else if (Direct_Broadcast_n_del && !first_time) begin 
    491             1                    ***0***                     else begin 
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    471                                   900000     Count coming in to IF
    471             1                     100000                         if (i_tx_mode_done) begin 
    474             1                     800000                         else begin 
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    483                                   307892     Count coming in to IF
    483             1                      33349                         if (i_tx_mode_done) begin 
    486             1                     274543                         else begin 
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    495                                  ***0***     Count coming in to IF
    495             1                    ***0***                         if (i_tx_mode_done) begin 
    498             1                    ***0***                         else begin 
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    508                                   400047     Count coming in to IF
    508             1                     133349                     if (i_tx_mode_done) begin 
    512             1                     266698                     else begin 
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    527                                   266698     Count coming in to IF
    527             1                     133349                     if (i_tx_mode_done) begin
    532             1                     133349                     else begin 
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    543                                   400047     Count coming in to IF
    543             1                      50051                     if (i_rx_mode_done && !i_rx_pre && first_time) begin
    550             1                      16540                     else if (i_rx_mode_done && !i_rx_pre && !first_time) begin 
    579             1                      66758                     else if (i_rx_mode_done && i_rx_pre) begin 
    585             1                     266698                     else begin 
Branch totals: 4 hits of 4 branches = 100.00%

------------------------------------IF Branch------------------------------------
    552                                    16540     Count coming in to IF
    552             1                       1978                         if (!i_regf_CMD_ATTR[0] && !i_regf_RnW) begin              // if regular command discriptor  (but long write) not supported cuurently but it's okk
    558             1                       2929                         else if (!i_regf_CMD_ATTR[0] && i_regf_RnW) begin              // if Read & Regular command discriptor  
    563             1                      11633                         else begin // if immediate
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    566                                    11633     Count coming in to IF
    566             1                    ***0***                             if (Defining_byte) begin 
    570             1                      11633                             else begin 
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    598                                   400408     Count coming in to IF
    598             1                    ***0***                     if (i_tx_mode_done && Defining_byte) begin   // if a defining byte exists
    601             1                      50051                     else if (i_tx_mode_done && !Defining_byte) begin   
    604             1                     350357                     else begin 
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    617                                  ***0***     Count coming in to IF
    617             1                    ***0***                     if (i_tx_mode_done) begin   
    620             1                    ***0***                     else begin 
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    632                                   520582     Count coming in to IF
    632             1                     300141                     if (Direct_Broadcast_n_del && first_time) begin 
    635             1                     220441                     else begin 
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    639                                   520582     Count coming in to IF
    639             1                      74006                     if (i_frmcnt_last_frame) begin 
    642             1                     446576                     else begin 
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    646                                   520582     Count coming in to IF
    646             1                      57411                     if (i_tx_mode_done) begin   
    650             1                     463171                     else begin 
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    658                                   218931     Count coming in to IF
    658             1                     189429                     if (!i_regf_RnW || first_time) begin // write 
    675             1                      29502                     else begin // read 
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    661                                   189429     Count coming in to IF
    661             1                      63143                         if  (i_tx_mode_done) begin // if broadcast
    671             1                     126286                         else begin 
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    663                                    63143     Count coming in to IF
    663             1                      50324                             if (i_frmcnt_last_frame || (Direct_Broadcast_n_del & first_time)) begin  // crc state only in case of Direct or in case of last data 
    666             1                      12819                             else begin 
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    678                                    29502     Count coming in to IF
    678             1                       9834                         if  (i_rx_mode_done && !i_rx_error) begin 
    689             1                    ***0***                         else if (i_rx_mode_done && i_rx_error) begin 
    694             1                      19668                         else begin 
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    680                                     9834     Count coming in to IF
    680             1                       9834                             if (i_frmcnt_last_frame || Direct_Broadcast_n_del) begin  // crc state only in case of Direct or in case of last data 
    683             1                    ***0***                             else begin 
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    701                                    25638     Count coming in to IF
    701             1                      25638                     if (!i_regf_RnW) begin // write 
    716             1                    ***0***                     else begin 
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    706                                    25638     Count coming in to IF
    706             1                      12819                         if (i_tx_mode_done) begin
    711             1                      12819                         else begin 
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    721                                  ***0***     Count coming in to IF
    721             1                    ***0***                         if (i_rx_mode_done && i_rx_pre) begin
    725             1                    ***0***                         else if (i_rx_mode_done && !i_rx_pre) begin
    729             1                    ***0***                         else begin 
Branch totals: 0 hits of 3 branches = 0.00%

------------------------------------IF Branch------------------------------------
    736                                    38457     Count coming in to IF
    736             1                      38457                     if (!i_regf_RnW) begin // write
    773             1                    ***0***                     else begin 
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    741                                    38457     Count coming in to IF
    741             1                       6386                         if (i_rx_mode_done && i_rx_pre) begin  // ack by target
    764             1                       6433                         else if (i_rx_mode_done && !i_rx_pre) begin // abort by target
    769             1                      25638                         else begin 
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    746                                     6386     Count coming in to IF
    746             1                       2451                             if (!i_regf_CMD_ATTR[0]) begin              // if regular command discriptor  
    750             1                       3935                             else begin                                  // if immediate
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    751                                     3935     Count coming in to IF
    751             1                    ***0***                                 if (Defining_byte) begin 
    756             1                       3935                                 else begin 
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    776                                  ***0***     Count coming in to IF
    776             1                    ***0***                         if (controller_abort) begin 
    779             1                    ***0***                         else begin 
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    786                                  ***0***     Count coming in to IF
    786             1                    ***0***                         if (i_tx_mode_done) begin  
    792             1                    ***0***                         else begin 
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    801                                   155086     Count coming in to IF
    801             1                     110537                     if (!i_regf_RnW) begin  // write operation 
    822             1                      44549                     else begin 
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    804                                   110537     Count coming in to IF
    804             1                      37665                         if (!i_regf_CMD_ATTR[0]) begin              // if regular command discriptor  
    808             1                      72872                         else begin                                  // if immediate
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    809                                    72872     Count coming in to IF
    809             1                    ***0***                             if (Defining_byte) begin 
    814             1                      72872                             else begin 
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    824                                    44549     Count coming in to IF
    824             1                      13238                     if (i_frmcnt_last_frame) begin 
    827             1                      31311                     else begin 
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    833                                    44549     Count coming in to IF
    833             1                      30739                         if (!i_regf_CMD_ATTR[0]) begin              // if regular command discriptor  
    837             1                      13810                         else begin  // there is no immediate case in the read operation 
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    844                                   155086     Count coming in to IF
    844             1                       7360                     if (i_tx_mode_done && i_frmcnt_last_frame) begin  // to handle odd number of bytes in both regular and immediate
    850             1                       3721                     else if (i_rx_mode_done && i_frmcnt_last_frame) begin 
    857             1                      11845                     else if ((i_rx_mode_done | i_tx_mode_done) && !i_frmcnt_last_frame) begin  
    862             1                     132160                     else begin 
Branch totals: 4 hits of 4 branches = 100.00%

------------------------------------IF Branch------------------------------------
    870                                   156550     Count coming in to IF
    870             1                      57320                     if (!i_regf_RnW) begin // write operation 
    897             1                      99230                     else begin  // read operation 
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    874                                    57320     Count coming in to IF
    874             1                      21960                         if (!i_regf_CMD_ATTR[0]) begin              // if regular command discriptor  
    877             1                      35360                         else begin 
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    880                                    57320     Count coming in to IF
    880             1                       5732                         if (i_tx_mode_done) begin 
    893             1                      51588                         else begin 
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    882                                     5732     Count coming in to IF
    882             1                       5732                             if (i_frmcnt_last_frame) begin 
    887             1                    ***0***                             else begin 
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    902                                    99230     Count coming in to IF
    902             1                      27841                         if (!i_regf_CMD_ATTR[0]) begin                          // if regular command discriptor  
    905             1                      71389                         else begin  // there is no immediate case in the read operation 
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    909                                    99230     Count coming in to IF
    909             1                       9834                         if (i_rx_mode_done) begin   
    915             1                      89396                         else begin 
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    923                                   173592     Count coming in to IF
    923             1                     150972                     if (!i_regf_RnW || first_time) begin // write 
    934             1                      22620                     else begin // read 
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    927                                   150972     Count coming in to IF
    927             1                      50324                         if (i_tx_mode_done) begin 
    930             1                     100648                         else begin 
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    937                                    22620     Count coming in to IF
    937             1                    ***0***                         if (i_rx_error) begin 
    941             1                       7540                         else if (i_rx_mode_done && !i_rx_error) begin 
    945             1                      15080                         else begin 
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    953                                   115728     Count coming in to IF
    953             1                     100648                     if (!i_regf_RnW || first_time) begin  // write 
    994             1                      15080                     else begin 
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    956                                   100648     Count coming in to IF
    956             1                      50324                         if (i_tx_mode_done) begin 
    990             1                      50324                         else begin 
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    958                                    50324     Count coming in to IF
    958             1                       5109                             if (!Direct_Broadcast_n_del && i_regf_TOC) begin 
    964             1                       5160                             else if (!Direct_Broadcast_n_del && !i_regf_TOC) begin 
    970             1                      33349                             else if (Direct_Broadcast_n_del && first_time) begin 
    976             1                       6706                             else if (Direct_Broadcast_n_del && !first_time) begin 
                                         ***0***     All False Count
Branch totals: 4 hits of 5 branches = 80.00%

------------------------------------IF Branch------------------------------------
    977                                     6706     Count coming in to IF
    977             1                       3351                                 if (!i_regf_TOC) begin 
    982             1                       3355                                 else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    997                                    15080     Count coming in to IF
    997             1                       7540                         if (i_rx_mode_done && !i_rx_error) begin 
    1015            1                       7540                         else begin 
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    998                                     7540     Count coming in to IF
    998             1                       3731                             if (i_regf_TOC) begin 
    1006            1                       3809                             else begin  
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    1031                                    7618     Count coming in to IF
    1031            1                       3809                     if (i_tx_mode_done  && i_frmcnt_last_frame) begin 
    1035            1                    ***0***                     else if (i_tx_mode_done  && !i_frmcnt_last_frame) begin 
    1039            1                       3809                     else begin 
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    1054                                   83720     Count coming in to IF
    1054            1                       8511                     if (i_tx_mode_done  && i_frmcnt_last_frame) begin 
    1058            1                      33349                     else if (i_tx_mode_done  && !i_frmcnt_last_frame) begin 
    1062            1                      41860                     else begin 
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    1080                                  250845     Count coming in to IF
    1080            1                      87680                     if (i_tx_mode_done) begin 
    1084            1                     163165                     else begin 
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    1096                                 2965531     Count coming in to IF
    1096            1                      75485                     if(i_bitcnt_number == 37) begin 
    1103            1                    2890046                     else begin 
Branch totals: 2 hits of 2 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                      95        48        47    50.52%

================================Condition Details================================

Condition Coverage for instance /CCC_Handler_tb/CCC_Handler_dut --

  File CCC_Handler.v
----------------Focused Condition View-------------------
Line       313 Item    1  (~i_regf_CMD_ATTR[0] && i_regf_DBP)
Condition totals: 0 of 2 input terms covered = 0.00%

          Input Term   Covered  Reason for no coverage   Hint
         -----------  --------  -----------------------  --------------
  i_regf_CMD_ATTR[0]         N  '_0' not hit             Hit '_0'
          i_regf_DBP         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  i_regf_CMD_ATTR[0]_0  i_regf_DBP                    
  Row   2:          1  i_regf_CMD_ATTR[0]_1  -                             
  Row   3:          1  i_regf_DBP_0          ~i_regf_CMD_ATTR[0]           
  Row   4:    ***0***  i_regf_DBP_1          ~i_regf_CMD_ATTR[0]           

----------------Focused Condition View-------------------
Line       315 Item    1  (i_regf_CMD_ATTR[0] && (((i_regf_DTT == 5) || (i_regf_DTT == 6)) || (i_regf_DTT == 7)))
Condition totals: 0 of 4 input terms covered = 0.00%

          Input Term   Covered  Reason for no coverage   Hint
         -----------  --------  -----------------------  --------------
  i_regf_CMD_ATTR[0]         N  '_1' not hit             Hit '_1'
   (i_regf_DTT == 5)         N  '_1' not hit             Hit '_1'
   (i_regf_DTT == 6)         N  '_1' not hit             Hit '_1'
   (i_regf_DTT == 7)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  i_regf_CMD_ATTR[0]_0  -                             
  Row   2:    ***0***  i_regf_CMD_ATTR[0]_1  (((i_regf_DTT == 5) || (i_regf_DTT == 6)) || (i_regf_DTT == 7))
  Row   3:          1  (i_regf_DTT == 5)_0   (i_regf_CMD_ATTR[0] && ~(i_regf_DTT == 7) && ~(i_regf_DTT == 6))
  Row   4:    ***0***  (i_regf_DTT == 5)_1   i_regf_CMD_ATTR[0]            
  Row   5:          1  (i_regf_DTT == 6)_0   (i_regf_CMD_ATTR[0] && ~(i_regf_DTT == 7) && ~(i_regf_DTT == 5))
  Row   6:    ***0***  (i_regf_DTT == 6)_1   (i_regf_CMD_ATTR[0] && ~(i_regf_DTT == 5))
  Row   7:          1  (i_regf_DTT == 7)_0   (i_regf_CMD_ATTR[0] && ~((i_regf_DTT == 5) || (i_regf_DTT == 6)))
  Row   8:    ***0***  (i_regf_DTT == 7)_1   (i_regf_CMD_ATTR[0] && ~((i_regf_DTT == 5) || (i_regf_DTT == 6)))

----------------Focused Condition View-------------------
Line       392 Item    1  (i_tx_mode_done && (i_frmcnt_last_frame ~| (Direct_Broadcast_n_del && first_time)))
Condition totals: 4 of 4 input terms covered = 100.00%

              Input Term   Covered  Reason for no coverage   Hint
             -----------  --------  -----------------------  --------------
          i_tx_mode_done         Y
     i_frmcnt_last_frame         Y
  Direct_Broadcast_n_del         Y
              first_time         Y

     Rows:       Hits  FEC Target                Non-masking condition(s)      
 ---------  ---------  --------------------      -------------------------     
  Row   1:          1  i_tx_mode_done_0          -                             
  Row   2:          1  i_tx_mode_done_1          (i_frmcnt_last_frame ~| (Direct_Broadcast_n_del && first_time))
  Row   3:          1  i_frmcnt_last_frame_0     (i_tx_mode_done && ~(Direct_Broadcast_n_del && first_time))
  Row   4:          1  i_frmcnt_last_frame_1     (i_tx_mode_done && ~(Direct_Broadcast_n_del && first_time))
  Row   5:          1  Direct_Broadcast_n_del_0  (i_tx_mode_done && ~i_frmcnt_last_frame)
  Row   6:          1  Direct_Broadcast_n_del_1  (i_tx_mode_done && ~i_frmcnt_last_frame && first_time)
  Row   7:          1  first_time_0              (i_tx_mode_done && ~i_frmcnt_last_frame && Direct_Broadcast_n_del)
  Row   8:          1  first_time_1              (i_tx_mode_done && ~i_frmcnt_last_frame && Direct_Broadcast_n_del)

----------------Focused Condition View-------------------
Line       395 Item    1  ((i_tx_mode_done || (i_rx_mode_done && ~i_rx_error)) && (i_frmcnt_last_frame || (Direct_Broadcast_n_del && first_time)))
Condition totals: 1 of 6 input terms covered = 16.66%

              Input Term   Covered  Reason for no coverage   Hint
             -----------  --------  -----------------------  --------------
          i_tx_mode_done         Y
          i_rx_mode_done         N  '_1' not hit             Hit '_1'
              i_rx_error         N  No hits                  Hit '_0' and '_1'
     i_frmcnt_last_frame         N  '_0' not hit             Hit '_0'
  Direct_Broadcast_n_del         N  '_0' not hit             Hit '_0'
              first_time         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                Non-masking condition(s)      
 ---------  ---------  --------------------      -------------------------     
  Row   1:          1  i_tx_mode_done_0          ~(i_rx_mode_done && ~i_rx_error)
  Row   2:          1  i_tx_mode_done_1          (i_frmcnt_last_frame || (Direct_Broadcast_n_del && first_time))
  Row   3:          1  i_rx_mode_done_0          ~i_tx_mode_done               
  Row   4:    ***0***  i_rx_mode_done_1          ((i_frmcnt_last_frame || (Direct_Broadcast_n_del && first_time)) && ~i_tx_mode_done && ~i_rx_error)
  Row   5:    ***0***  i_rx_error_0              ((i_frmcnt_last_frame || (Direct_Broadcast_n_del && first_time)) && ~i_tx_mode_done && i_rx_mode_done)
  Row   6:    ***0***  i_rx_error_1              (~i_tx_mode_done && i_rx_mode_done)
  Row   7:    ***0***  i_frmcnt_last_frame_0     ((i_tx_mode_done || (i_rx_mode_done && ~i_rx_error)) && ~(Direct_Broadcast_n_del && first_time))
  Row   8:          1  i_frmcnt_last_frame_1     (i_tx_mode_done || (i_rx_mode_done && ~i_rx_error))
  Row   9:    ***0***  Direct_Broadcast_n_del_0  ((i_tx_mode_done || (i_rx_mode_done && ~i_rx_error)) && ~i_frmcnt_last_frame)
 Row   10:          1  Direct_Broadcast_n_del_1  ((i_tx_mode_done || (i_rx_mode_done && ~i_rx_error)) && ~i_frmcnt_last_frame && first_time)
 Row   11:    ***0***  first_time_0              ((i_tx_mode_done || (i_rx_mode_done && ~i_rx_error)) && ~i_frmcnt_last_frame && Direct_Broadcast_n_del)
 Row   12:          1  first_time_1              ((i_tx_mode_done || (i_rx_mode_done && ~i_rx_error)) && ~i_frmcnt_last_frame && Direct_Broadcast_n_del)

----------------Focused Condition View-------------------
Line       398 Item    1  ((i_tx_mode_done || (i_rx_mode_done && i_rx_error)) && (i_frmcnt_last_frame || (Direct_Broadcast_n_del && first_time)))
Condition totals: 0 of 6 input terms covered = 0.00%

              Input Term   Covered  Reason for no coverage   Hint
             -----------  --------  -----------------------  --------------
          i_tx_mode_done         N  '_1' not hit             Hit '_1'
          i_rx_mode_done         N  '_1' not hit             Hit '_1'
              i_rx_error         N  No hits                  Hit '_0' and '_1'
     i_frmcnt_last_frame         N  No hits                  Hit '_0' and '_1'
  Direct_Broadcast_n_del         N  No hits                  Hit '_0' and '_1'
              first_time         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                Non-masking condition(s)      
 ---------  ---------  --------------------      -------------------------     
  Row   1:          1  i_tx_mode_done_0          ~(i_rx_mode_done && i_rx_error)
  Row   2:    ***0***  i_tx_mode_done_1          (i_frmcnt_last_frame || (Direct_Broadcast_n_del && first_time))
  Row   3:          1  i_rx_mode_done_0          ~i_tx_mode_done               
  Row   4:    ***0***  i_rx_mode_done_1          ((i_frmcnt_last_frame || (Direct_Broadcast_n_del && first_time)) && ~i_tx_mode_done && i_rx_error)
  Row   5:    ***0***  i_rx_error_0              (~i_tx_mode_done && i_rx_mode_done)
  Row   6:    ***0***  i_rx_error_1              ((i_frmcnt_last_frame || (Direct_Broadcast_n_del && first_time)) && ~i_tx_mode_done && i_rx_mode_done)
  Row   7:    ***0***  i_frmcnt_last_frame_0     ((i_tx_mode_done || (i_rx_mode_done && i_rx_error)) && ~(Direct_Broadcast_n_del && first_time))
  Row   8:    ***0***  i_frmcnt_last_frame_1     (i_tx_mode_done || (i_rx_mode_done && i_rx_error))
  Row   9:    ***0***  Direct_Broadcast_n_del_0  ((i_tx_mode_done || (i_rx_mode_done && i_rx_error)) && ~i_frmcnt_last_frame)
 Row   10:    ***0***  Direct_Broadcast_n_del_1  ((i_tx_mode_done || (i_rx_mode_done && i_rx_error)) && ~i_frmcnt_last_frame && first_time)
 Row   11:    ***0***  first_time_0              ((i_tx_mode_done || (i_rx_mode_done && i_rx_error)) && ~i_frmcnt_last_frame && Direct_Broadcast_n_del)
 Row   12:    ***0***  first_time_1              ((i_tx_mode_done || (i_rx_mode_done && i_rx_error)) && ~i_frmcnt_last_frame && Direct_Broadcast_n_del)

----------------Focused Condition View-------------------
Line       416 Item    1  (i_rx_mode_done && i_frmcnt_last_frame)
Condition totals: 2 of 2 input terms covered = 100.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
       i_rx_mode_done         Y
  i_frmcnt_last_frame         Y

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:          1  i_rx_mode_done_0       -                             
  Row   2:          1  i_rx_mode_done_1       i_frmcnt_last_frame           
  Row   3:          1  i_frmcnt_last_frame_0  i_rx_mode_done                
  Row   4:          1  i_frmcnt_last_frame_1  i_rx_mode_done                

----------------Focused Condition View-------------------
Line       478 Item    1  (Direct_Broadcast_n_del && ~first_time)
Condition totals: 0 of 2 input terms covered = 0.00%

              Input Term   Covered  Reason for no coverage   Hint
             -----------  --------  -----------------------  --------------
  Direct_Broadcast_n_del         N  '_0' not hit             Hit '_0'
              first_time         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                Non-masking condition(s)      
 ---------  ---------  --------------------      -------------------------     
  Row   1:    ***0***  Direct_Broadcast_n_del_0  -                             
  Row   2:          1  Direct_Broadcast_n_del_1  ~first_time                   
  Row   3:          1  first_time_0              Direct_Broadcast_n_del        
  Row   4:    ***0***  first_time_1              Direct_Broadcast_n_del        

----------------Focused Condition View-------------------
Line       543 Item    1  ((i_rx_mode_done && ~i_rx_pre) && first_time)
Condition totals: 3 of 3 input terms covered = 100.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  i_rx_mode_done         Y
        i_rx_pre         Y
      first_time         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  i_rx_mode_done_0      -                             
  Row   2:          1  i_rx_mode_done_1      (first_time && ~i_rx_pre)     
  Row   3:          1  i_rx_pre_0            (first_time && i_rx_mode_done)
  Row   4:          1  i_rx_pre_1            i_rx_mode_done                
  Row   5:          1  first_time_0          (i_rx_mode_done && ~i_rx_pre) 
  Row   6:          1  first_time_1          (i_rx_mode_done && ~i_rx_pre) 

----------------Focused Condition View-------------------
Line       550 Item    1  ((i_rx_mode_done && ~i_rx_pre) && ~first_time)
Condition totals: 2 of 3 input terms covered = 66.66%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  i_rx_mode_done         Y
        i_rx_pre         Y
      first_time         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  i_rx_mode_done_0      -                             
  Row   2:          1  i_rx_mode_done_1      (~first_time && ~i_rx_pre)    
  Row   3:          1  i_rx_pre_0            (~first_time && i_rx_mode_done)
  Row   4:          1  i_rx_pre_1            i_rx_mode_done                
  Row   5:          1  first_time_0          (i_rx_mode_done && ~i_rx_pre) 
  Row   6:    ***0***  first_time_1          (i_rx_mode_done && ~i_rx_pre) 

----------------Focused Condition View-------------------
Line       552 Item    1  (i_regf_CMD_ATTR[0] ~| i_regf_RnW)
Condition totals: 2 of 2 input terms covered = 100.00%

          Input Term   Covered  Reason for no coverage   Hint
         -----------  --------  -----------------------  --------------
  i_regf_CMD_ATTR[0]         Y
          i_regf_RnW         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  i_regf_CMD_ATTR[0]_0  ~i_regf_RnW                   
  Row   2:          1  i_regf_CMD_ATTR[0]_1  ~i_regf_RnW                   
  Row   3:          1  i_regf_RnW_0          ~i_regf_CMD_ATTR[0]           
  Row   4:          1  i_regf_RnW_1          ~i_regf_CMD_ATTR[0]           

----------------Focused Condition View-------------------
Line       558 Item    1  (~i_regf_CMD_ATTR[0] && i_regf_RnW)
Condition totals: 1 of 2 input terms covered = 50.00%

          Input Term   Covered  Reason for no coverage   Hint
         -----------  --------  -----------------------  --------------
  i_regf_CMD_ATTR[0]         Y
          i_regf_RnW         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  i_regf_CMD_ATTR[0]_0  i_regf_RnW                    
  Row   2:          1  i_regf_CMD_ATTR[0]_1  -                             
  Row   3:    ***0***  i_regf_RnW_0          ~i_regf_CMD_ATTR[0]           
  Row   4:          1  i_regf_RnW_1          ~i_regf_CMD_ATTR[0]           

----------------Focused Condition View-------------------
Line       579 Item    1  (i_rx_mode_done && i_rx_pre)
Condition totals: 1 of 2 input terms covered = 50.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  i_rx_mode_done         Y
        i_rx_pre         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  i_rx_mode_done_0      -                             
  Row   2:          1  i_rx_mode_done_1      i_rx_pre                      
  Row   3:    ***0***  i_rx_pre_0            i_rx_mode_done                
  Row   4:          1  i_rx_pre_1            i_rx_mode_done                

----------------Focused Condition View-------------------
Line       598 Item    1  (i_tx_mode_done && Defining_byte)
Condition totals: 0 of 2 input terms covered = 0.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  i_tx_mode_done         N  '_1' not hit             Hit '_1'
   Defining_byte         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  i_tx_mode_done_0      -                             
  Row   2:    ***0***  i_tx_mode_done_1      Defining_byte                 
  Row   3:          1  Defining_byte_0       i_tx_mode_done                
  Row   4:    ***0***  Defining_byte_1       i_tx_mode_done                

----------------Focused Condition View-------------------
Line       601 Item    1  (i_tx_mode_done && ~Defining_byte)
Condition totals: 1 of 2 input terms covered = 50.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  i_tx_mode_done         Y
   Defining_byte         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  i_tx_mode_done_0      -                             
  Row   2:          1  i_tx_mode_done_1      ~Defining_byte                
  Row   3:          1  Defining_byte_0       i_tx_mode_done                
  Row   4:    ***0***  Defining_byte_1       i_tx_mode_done                

----------------Focused Condition View-------------------
Line       632 Item    1  (Direct_Broadcast_n_del && first_time)
Condition totals: 2 of 2 input terms covered = 100.00%

              Input Term   Covered  Reason for no coverage   Hint
             -----------  --------  -----------------------  --------------
  Direct_Broadcast_n_del         Y
              first_time         Y

     Rows:       Hits  FEC Target                Non-masking condition(s)      
 ---------  ---------  --------------------      -------------------------     
  Row   1:          1  Direct_Broadcast_n_del_0  -                             
  Row   2:          1  Direct_Broadcast_n_del_1  first_time                    
  Row   3:          1  first_time_0              Direct_Broadcast_n_del        
  Row   4:          1  first_time_1              Direct_Broadcast_n_del        

----------------Focused Condition View-------------------
Line       658 Item    1  (~i_regf_RnW || first_time)
Condition totals: 2 of 2 input terms covered = 100.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
  i_regf_RnW         Y
  first_time         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  i_regf_RnW_0          -                             
  Row   2:          1  i_regf_RnW_1          ~first_time                   
  Row   3:          1  first_time_0          i_regf_RnW                    
  Row   4:          1  first_time_1          i_regf_RnW                    

----------------Focused Condition View-------------------
Line       663 Item    1  (i_frmcnt_last_frame || (Direct_Broadcast_n_del & first_time))
Condition totals: 2 of 3 input terms covered = 66.66%

              Input Term   Covered  Reason for no coverage   Hint
             -----------  --------  -----------------------  --------------
     i_frmcnt_last_frame         Y
  Direct_Broadcast_n_del         Y
              first_time         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                Non-masking condition(s)      
 ---------  ---------  --------------------      -------------------------     
  Row   1:          1  i_frmcnt_last_frame_0     ~(Direct_Broadcast_n_del & first_time)
  Row   2:          1  i_frmcnt_last_frame_1     -                             
  Row   3:          1  Direct_Broadcast_n_del_0  (~i_frmcnt_last_frame && first_time)
  Row   4:          1  Direct_Broadcast_n_del_1  (~i_frmcnt_last_frame && first_time)
  Row   5:    ***0***  first_time_0              (~i_frmcnt_last_frame && Direct_Broadcast_n_del)
  Row   6:          1  first_time_1              (~i_frmcnt_last_frame && Direct_Broadcast_n_del)

----------------Focused Condition View-------------------
Line       678 Item    1  (i_rx_mode_done && ~i_rx_error)
Condition totals: 1 of 2 input terms covered = 50.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  i_rx_mode_done         Y
      i_rx_error         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  i_rx_mode_done_0      -                             
  Row   2:          1  i_rx_mode_done_1      ~i_rx_error                   
  Row   3:          1  i_rx_error_0          i_rx_mode_done                
  Row   4:    ***0***  i_rx_error_1          i_rx_mode_done                

----------------Focused Condition View-------------------
Line       680 Item    1  (i_frmcnt_last_frame || Direct_Broadcast_n_del)
Condition totals: 0 of 2 input terms covered = 0.00%

              Input Term   Covered  Reason for no coverage   Hint
             -----------  --------  -----------------------  --------------
     i_frmcnt_last_frame         N  '_0' not hit             Hit '_0'
  Direct_Broadcast_n_del         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                Non-masking condition(s)      
 ---------  ---------  --------------------      -------------------------     
  Row   1:    ***0***  i_frmcnt_last_frame_0     ~Direct_Broadcast_n_del       
  Row   2:          1  i_frmcnt_last_frame_1     -                             
  Row   3:    ***0***  Direct_Broadcast_n_del_0  ~i_frmcnt_last_frame          
  Row   4:          1  Direct_Broadcast_n_del_1  ~i_frmcnt_last_frame          

----------------Focused Condition View-------------------
Line       689 Item    1  (i_rx_mode_done && i_rx_error)
Condition totals: 0 of 2 input terms covered = 0.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  i_rx_mode_done         N  '_1' not hit             Hit '_1'
      i_rx_error         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  i_rx_mode_done_0      -                             
  Row   2:    ***0***  i_rx_mode_done_1      i_rx_error                    
  Row   3:    ***0***  i_rx_error_0          i_rx_mode_done                
  Row   4:    ***0***  i_rx_error_1          i_rx_mode_done                

----------------Focused Condition View-------------------
Line       721 Item    1  (i_rx_mode_done && i_rx_pre)
Condition totals: 0 of 2 input terms covered = 0.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  i_rx_mode_done         N  No hits                  Hit '_0' and '_1'
        i_rx_pre         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  i_rx_mode_done_0      -                             
  Row   2:    ***0***  i_rx_mode_done_1      i_rx_pre                      
  Row   3:    ***0***  i_rx_pre_0            i_rx_mode_done                
  Row   4:    ***0***  i_rx_pre_1            i_rx_mode_done                

----------------Focused Condition View-------------------
Line       725 Item    1  (i_rx_mode_done && ~i_rx_pre)
Condition totals: 0 of 2 input terms covered = 0.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  i_rx_mode_done         N  No hits                  Hit '_0' and '_1'
        i_rx_pre         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  i_rx_mode_done_0      -                             
  Row   2:    ***0***  i_rx_mode_done_1      ~i_rx_pre                     
  Row   3:    ***0***  i_rx_pre_0            i_rx_mode_done                
  Row   4:    ***0***  i_rx_pre_1            i_rx_mode_done                

----------------Focused Condition View-------------------
Line       741 Item    1  (i_rx_mode_done && i_rx_pre)
Condition totals: 2 of 2 input terms covered = 100.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  i_rx_mode_done         Y
        i_rx_pre         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  i_rx_mode_done_0      -                             
  Row   2:          1  i_rx_mode_done_1      i_rx_pre                      
  Row   3:          1  i_rx_pre_0            i_rx_mode_done                
  Row   4:          1  i_rx_pre_1            i_rx_mode_done                

----------------Focused Condition View-------------------
Line       764 Item    1  (i_rx_mode_done && ~i_rx_pre)
Condition totals: 1 of 2 input terms covered = 50.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  i_rx_mode_done         Y
        i_rx_pre         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  i_rx_mode_done_0      -                             
  Row   2:          1  i_rx_mode_done_1      ~i_rx_pre                     
  Row   3:          1  i_rx_pre_0            i_rx_mode_done                
  Row   4:    ***0***  i_rx_pre_1            i_rx_mode_done                

----------------Focused Condition View-------------------
Line       844 Item    1  (i_tx_mode_done && i_frmcnt_last_frame)
Condition totals: 2 of 2 input terms covered = 100.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
       i_tx_mode_done         Y
  i_frmcnt_last_frame         Y

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:          1  i_tx_mode_done_0       -                             
  Row   2:          1  i_tx_mode_done_1       i_frmcnt_last_frame           
  Row   3:          1  i_frmcnt_last_frame_0  i_tx_mode_done                
  Row   4:          1  i_frmcnt_last_frame_1  i_tx_mode_done                

----------------Focused Condition View-------------------
Line       850 Item    1  (i_rx_mode_done && i_frmcnt_last_frame)
Condition totals: 2 of 2 input terms covered = 100.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
       i_rx_mode_done         Y
  i_frmcnt_last_frame         Y

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:          1  i_rx_mode_done_0       -                             
  Row   2:          1  i_rx_mode_done_1       i_frmcnt_last_frame           
  Row   3:          1  i_frmcnt_last_frame_0  i_rx_mode_done                
  Row   4:          1  i_frmcnt_last_frame_1  i_rx_mode_done                

----------------Focused Condition View-------------------
Line       857 Item    1  ((i_rx_mode_done | i_tx_mode_done) && ~i_frmcnt_last_frame)
Condition totals: 2 of 3 input terms covered = 66.66%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
       i_rx_mode_done         Y
       i_tx_mode_done         Y
  i_frmcnt_last_frame         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:          1  i_rx_mode_done_0       ~i_tx_mode_done               
  Row   2:          1  i_rx_mode_done_1       (~i_frmcnt_last_frame && ~i_tx_mode_done)
  Row   3:          1  i_tx_mode_done_0       ~i_rx_mode_done               
  Row   4:          1  i_tx_mode_done_1       (~i_frmcnt_last_frame && ~i_rx_mode_done)
  Row   5:          1  i_frmcnt_last_frame_0  (i_rx_mode_done | i_tx_mode_done)
  Row   6:    ***0***  i_frmcnt_last_frame_1  (i_rx_mode_done | i_tx_mode_done)

----------------Focused Condition View-------------------
Line       923 Item    1  (~i_regf_RnW || first_time)
Condition totals: 2 of 2 input terms covered = 100.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
  i_regf_RnW         Y
  first_time         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  i_regf_RnW_0          -                             
  Row   2:          1  i_regf_RnW_1          ~first_time                   
  Row   3:          1  first_time_0          i_regf_RnW                    
  Row   4:          1  first_time_1          i_regf_RnW                    

----------------Focused Condition View-------------------
Line       941 Item    1  (i_rx_mode_done && ~i_rx_error)
Condition totals: 1 of 2 input terms covered = 50.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  i_rx_mode_done         Y
      i_rx_error         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  i_rx_mode_done_0      -                             
  Row   2:          1  i_rx_mode_done_1      ~i_rx_error                   
  Row   3:          1  i_rx_error_0          i_rx_mode_done                
  Row   4:    ***0***  i_rx_error_1          i_rx_mode_done                

----------------Focused Condition View-------------------
Line       953 Item    1  (~i_regf_RnW || first_time)
Condition totals: 2 of 2 input terms covered = 100.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
  i_regf_RnW         Y
  first_time         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  i_regf_RnW_0          -                             
  Row   2:          1  i_regf_RnW_1          ~first_time                   
  Row   3:          1  first_time_0          i_regf_RnW                    
  Row   4:          1  first_time_1          i_regf_RnW                    

----------------Focused Condition View-------------------
Line       958 Item    1  (~Direct_Broadcast_n_del && i_regf_TOC)
Condition totals: 2 of 2 input terms covered = 100.00%

              Input Term   Covered  Reason for no coverage   Hint
             -----------  --------  -----------------------  --------------
  Direct_Broadcast_n_del         Y
              i_regf_TOC         Y

     Rows:       Hits  FEC Target                Non-masking condition(s)      
 ---------  ---------  --------------------      -------------------------     
  Row   1:          1  Direct_Broadcast_n_del_0  i_regf_TOC                    
  Row   2:          1  Direct_Broadcast_n_del_1  -                             
  Row   3:          1  i_regf_TOC_0              ~Direct_Broadcast_n_del       
  Row   4:          1  i_regf_TOC_1              ~Direct_Broadcast_n_del       

----------------Focused Condition View-------------------
Line       964 Item    1  (Direct_Broadcast_n_del ~| i_regf_TOC)
Condition totals: 1 of 2 input terms covered = 50.00%

              Input Term   Covered  Reason for no coverage   Hint
             -----------  --------  -----------------------  --------------
  Direct_Broadcast_n_del         Y
              i_regf_TOC         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                Non-masking condition(s)      
 ---------  ---------  --------------------      -------------------------     
  Row   1:          1  Direct_Broadcast_n_del_0  ~i_regf_TOC                   
  Row   2:          1  Direct_Broadcast_n_del_1  ~i_regf_TOC                   
  Row   3:          1  i_regf_TOC_0              ~Direct_Broadcast_n_del       
  Row   4:    ***0***  i_regf_TOC_1              ~Direct_Broadcast_n_del       

----------------Focused Condition View-------------------
Line       970 Item    1  (Direct_Broadcast_n_del && first_time)
Condition totals: 1 of 2 input terms covered = 50.00%

              Input Term   Covered  Reason for no coverage   Hint
             -----------  --------  -----------------------  --------------
  Direct_Broadcast_n_del         N  '_0' not hit             Hit '_0'
              first_time         Y

     Rows:       Hits  FEC Target                Non-masking condition(s)      
 ---------  ---------  --------------------      -------------------------     
  Row   1:    ***0***  Direct_Broadcast_n_del_0  -                             
  Row   2:          1  Direct_Broadcast_n_del_1  first_time                    
  Row   3:          1  first_time_0              Direct_Broadcast_n_del        
  Row   4:          1  first_time_1              Direct_Broadcast_n_del        

----------------Focused Condition View-------------------
Line       976 Item    1  (Direct_Broadcast_n_del && ~first_time)
Condition totals: 0 of 2 input terms covered = 0.00%

              Input Term   Covered  Reason for no coverage   Hint
             -----------  --------  -----------------------  --------------
  Direct_Broadcast_n_del         N  '_0' not hit             Hit '_0'
              first_time         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                Non-masking condition(s)      
 ---------  ---------  --------------------      -------------------------     
  Row   1:    ***0***  Direct_Broadcast_n_del_0  -                             
  Row   2:          1  Direct_Broadcast_n_del_1  ~first_time                   
  Row   3:          1  first_time_0              Direct_Broadcast_n_del        
  Row   4:    ***0***  first_time_1              Direct_Broadcast_n_del        

----------------Focused Condition View-------------------
Line       997 Item    1  (i_rx_mode_done && ~i_rx_error)
Condition totals: 1 of 2 input terms covered = 50.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  i_rx_mode_done         Y
      i_rx_error         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  i_rx_mode_done_0      -                             
  Row   2:          1  i_rx_mode_done_1      ~i_rx_error                   
  Row   3:          1  i_rx_error_0          i_rx_mode_done                
  Row   4:    ***0***  i_rx_error_1          i_rx_mode_done                

----------------Focused Condition View-------------------
Line       1031 Item    1  (i_tx_mode_done && i_frmcnt_last_frame)
Condition totals: 1 of 2 input terms covered = 50.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
       i_tx_mode_done         Y
  i_frmcnt_last_frame         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:          1  i_tx_mode_done_0       -                             
  Row   2:          1  i_tx_mode_done_1       i_frmcnt_last_frame           
  Row   3:    ***0***  i_frmcnt_last_frame_0  i_tx_mode_done                
  Row   4:          1  i_frmcnt_last_frame_1  i_tx_mode_done                

----------------Focused Condition View-------------------
Line       1035 Item    1  (i_tx_mode_done && ~i_frmcnt_last_frame)
Condition totals: 0 of 2 input terms covered = 0.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
       i_tx_mode_done         N  '_1' not hit             Hit '_1'
  i_frmcnt_last_frame         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:          1  i_tx_mode_done_0       -                             
  Row   2:    ***0***  i_tx_mode_done_1       ~i_frmcnt_last_frame          
  Row   3:    ***0***  i_frmcnt_last_frame_0  i_tx_mode_done                
  Row   4:    ***0***  i_frmcnt_last_frame_1  i_tx_mode_done                

----------------Focused Condition View-------------------
Line       1054 Item    1  (i_tx_mode_done && i_frmcnt_last_frame)
Condition totals: 2 of 2 input terms covered = 100.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
       i_tx_mode_done         Y
  i_frmcnt_last_frame         Y

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:          1  i_tx_mode_done_0       -                             
  Row   2:          1  i_tx_mode_done_1       i_frmcnt_last_frame           
  Row   3:          1  i_frmcnt_last_frame_0  i_tx_mode_done                
  Row   4:          1  i_frmcnt_last_frame_1  i_tx_mode_done                

----------------Focused Condition View-------------------
Line       1058 Item    1  (i_tx_mode_done && ~i_frmcnt_last_frame)
Condition totals: 1 of 2 input terms covered = 50.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
       i_tx_mode_done         Y
  i_frmcnt_last_frame         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:          1  i_tx_mode_done_0       -                             
  Row   2:          1  i_tx_mode_done_1       ~i_frmcnt_last_frame          
  Row   3:          1  i_frmcnt_last_frame_0  i_tx_mode_done                
  Row   4:    ***0***  i_frmcnt_last_frame_1  i_tx_mode_done                

----------------Focused Condition View-------------------
Line       1096 Item    1  (i_bitcnt_number == 37)
Condition totals: 1 of 1 input term covered = 100.00%

               Input Term   Covered  Reason for no coverage   Hint
              -----------  --------  -----------------------  --------------
  (i_bitcnt_number == 37)         Y

     Rows:       Hits  FEC Target                 Non-masking condition(s)      
 ---------  ---------  --------------------       -------------------------     
  Row   1:          1  (i_bitcnt_number == 37)_0  -                             
  Row   2:          1  (i_bitcnt_number == 37)_1  -                             


FSM Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    FSM States                      24        23         1    95.83%
    FSM Transitions                 65        35        30    53.84%

================================FSM Details================================

FSM Coverage for instance /CCC_Handler_tb/CCC_Handler_dut --

FSM_ID: current_state
    Current State Object : current_state
    ----------------------
    State Value MapInfo :
    ---------------------
Line          State Name               Value
----          ----------               -----
 354                IDLE                   0
 387             PRE_CMD                   1
1092               ERROR                  20
 921       C_TOKEN_STATE                  16
 432                 RNW                   2
 411      PRE_CRC_TARGET                  22
 451            RESERVED                   3
 464     SECOND_CMD_BYTE                   4
 504          PARITY_CMD                   5
 521  PRE_FIRST_DATA_ONE                   6
 538  PRE_FIRST_DATA_TWO                   7
 800     FIRST_DATA_BYTE                  14
 592            CCC_BYTE                   8
 625               ZEROS                  10
 610       DEFINING_BYTE                   9
 657         PARITY_DATA                  11
 700        PRE_DATA_ONE                  12
 735        PRE_DATA_TWO                  13
 869    SECOND_DATA_BYTE                  15
 951  CRC_CHECKSUM_STATE                  17
1022RESTART_PATTERN_SPECIAL                  23
1070        EXIT_PATTERN                  19
1045     RESTART_PATTERN                  18
1111              FINISH                  21
    Covered States :
    ----------------
                   State           Hit_count
                   -----           ---------
                    IDLE              300001          
                 PRE_CMD              467345          
                   ERROR              150970          
           C_TOKEN_STATE              115728          
                     RNW              266698          
          PRE_CRC_TARGET               19668          
                RESERVED              266698          
         SECOND_CMD_BYTE              266698          
              PARITY_CMD              266698          
      PRE_FIRST_DATA_ONE              266698          
      PRE_FIRST_DATA_TWO              266698          
         FIRST_DATA_BYTE               45852          
                CCC_BYTE              100102          
                   ZEROS              114822          
             PARITY_DATA              145954          
            PRE_DATA_ONE               25638          
            PRE_DATA_TWO               25638          
        SECOND_DATA_BYTE               86372          
      CRC_CHECKSUM_STATE              115728          
    RESTART_PATTERN_SPECIAL                7618          
            EXIT_PATTERN              175360          
         RESTART_PATTERN               83720          
                  FINISH              100000          
    Covered Transitions :
    ---------------------
Line            Trans_ID           Hit_count          Transition          
----            --------           ---------          ----------          
 377                   0              199999          IDLE -> PRE_CMD               
 407                   1               99999          PRE_CMD -> IDLE               
 396                   3               50324          PRE_CMD -> C_TOKEN_STATE          
 393                   4              133349          PRE_CMD -> RNW                
1097                   5               75485          ERROR -> EXIT_PATTERN          
 942                   7               57864          C_TOKEN_STATE -> CRC_CHECKSUM_STATE          
 443                  10              133349          RNW -> RESERVED               
 420                  13                2294          PRE_CRC_TARGET -> ERROR          
 417                  14                7540          PRE_CRC_TARGET -> C_TOKEN_STATE          
 457                  15              133349          RESERVED -> SECOND_CMD_BYTE          
 496                  17              133349          SECOND_CMD_BYTE -> PARITY_CMD          
 509                  19              133349          PARITY_CMD -> PRE_FIRST_DATA_ONE          
 528                  21              133349          PRE_FIRST_DATA_ONE -> PRE_FIRST_DATA_TWO          
 581                  23               66758          PRE_FIRST_DATA_TWO -> ERROR          
 576                  24               16540          PRE_FIRST_DATA_TWO -> FIRST_DATA_BYTE          
 544                  25               50051          PRE_FIRST_DATA_TWO -> CCC_BYTE          
 858                  27               15566          FIRST_DATA_BYTE -> SECOND_DATA_BYTE          
 845                  28                7360          FIRST_DATA_BYTE -> ZEROS          
 602                  31               50051          CCC_BYTE -> ZEROS             
 647                  34               57411          ZEROS -> PARITY_DATA          
 684                  39               12819          PARITY_DATA -> PRE_DATA_ONE          
 681                  40                9834          PARITY_DATA -> PRE_CRC_TARGET          
 664                  41               50324          PARITY_DATA -> PRE_CMD          
 722                  44               12819          PRE_DATA_ONE -> PRE_DATA_TWO          
 787                  46                6386          PRE_DATA_TWO -> FIRST_DATA_BYTE          
 765                  47                6433          PRE_DATA_TWO -> ERROR          
 910                  49               15566          SECOND_DATA_BYTE -> PARITY_DATA          
1007                  52                3809          CRC_CHECKSUM_STATE -> RESTART_PATTERN_SPECIAL          
 999                  53               12195          CRC_CHECKSUM_STATE -> EXIT_PATTERN          
 978                  54               41860          CRC_CHECKSUM_STATE -> RESTART_PATTERN          
1032                  57                3809          RESTART_PATTERN_SPECIAL -> FINISH          
1081                  59               87680          EXIT_PATTERN -> FINISH          
1059                  61               33349          RESTART_PATTERN -> PRE_CMD          
1055                  62                8511          RESTART_PATTERN -> FINISH          
1122                  64              100000          FINISH -> IDLE                
    Uncovered States :
    ------------------
                   State
                   -----
           DEFINING_BYTE
    Uncovered Transitions :
    -----------------------
Line            Trans_ID          Transition          
----            --------          ----------          
 399                   2          PRE_CMD -> ERROR    
 326                   6          ERROR -> IDLE       
 938                   8          C_TOKEN_STATE -> ERROR
 326                   9          C_TOKEN_STATE -> IDLE
 326                  11          RNW -> IDLE         
 428                  12          PRE_CRC_TARGET -> IDLE
 326                  16          RESERVED -> IDLE    
 326                  18          SECOND_CMD_BYTE -> IDLE
 326                  20          PARITY_CMD -> IDLE  
 326                  22          PRE_FIRST_DATA_ONE -> IDLE
 326                  26          PRE_FIRST_DATA_TWO -> IDLE
 838                  29          FIRST_DATA_BYTE -> ERROR
 326                  30          FIRST_DATA_BYTE -> IDLE
 599                  32          CCC_BYTE -> DEFINING_BYTE
 326                  33          CCC_BYTE -> IDLE    
 326                  35          ZEROS -> IDLE       
 618                  36          DEFINING_BYTE -> PARITY_DATA
 326                  37          DEFINING_BYTE -> IDLE
 690                  38          PARITY_DATA -> ERROR
 326                  42          PARITY_DATA -> IDLE 
 726                  43          PRE_DATA_ONE -> ERROR
 326                  45          PRE_DATA_ONE -> IDLE
 326                  48          PRE_DATA_TWO -> IDLE
 906                  50          SECOND_DATA_BYTE -> ERROR
 326                  51          SECOND_DATA_BYTE -> IDLE
 326                  55          CRC_CHECKSUM_STATE -> IDLE
1036                  56          RESTART_PATTERN_SPECIAL -> PRE_CMD
 326                  58          RESTART_PATTERN_SPECIAL -> IDLE
 326                  60          EXIT_PATTERN -> IDLE
 326                  63          RESTART_PATTERN -> IDLE


    Summary                       Bins      Hits    Misses  Coverage
    -------                       ----      ----    ------  --------
        FSM States                  24        23         1    95.83%
        FSM Transitions             65        35        30    53.84%
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                     339       294        45    86.72%

================================Statement Details================================

Statement Coverage for instance /CCC_Handler_tb/CCC_Handler_dut --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File CCC_Handler.v
    33                                               module CCC_Handler (
    34                                               input wire        i_sys_clk ,
    35                                               input wire        i_sys_rst ,
    36                                               input wire        i_engine_en ,                 // depends on CP flag 
    37                                               input wire [5:0]  i_bitcnt_number ,
    38                                               input wire        i_tx_mode_done ,
    39                                               input wire        i_rx_mode_done ,
    40                                               input wire        i_rx_pre ,
    41                                               input wire        i_sclstall_stall_done ,
    42                                               input wire        i_rx_error ,  
    43                                               input wire        i_frmcnt_last_frame ,
    44                                               
    45                                               // configuration Ports coming from regf
    46                                               input wire        i_i_regf_RnW       ,          
    47                                               input wire [2:0]  i_i_regf_CMD_ATTR  ,
    48                                               input wire [7:0]  i_i_regf_CMD       ,          // CCC value 
    49                                               input wire [4:0]  i_i_regf_DEV_INDEX ,
    50                                               input wire        i_i_regf_TOC       , 
    51                                               input wire        i_i_regf_WROC      , 
    52                                               
    53                                               // in case of immidiate command descriptor 
    54                                               input wire [2:0]  i_i_regf_DTT       , 
    55                                               
    56                                               // in case of regular command descriptor 
    57                                               input wire        i_i_regf_DBP       , 
    58                                               input wire        i_i_regf_SRE       , 
    59                                               //input wire [15:0] i_regf_DATA_LENGTH , // will be removed 
    60                                               
    61                                               // new for CCC Table 
    62                                               //input wire [4:0] i_no_of_targets ,
    63                                               
    64                                               output reg        o_frmcnt_Direct_Broadcast_n ,
    65                                               output reg        o_sclstall_en      ,
    66                                               output reg [4:0]  o_sclstall_code    ,
    67                                               output reg        o_tx_en            ,
    68                                               output reg [3:0]  o_tx_mode          ,
    69                                               output reg        o_rx_en    ,
    70                                               output reg [3:0]  o_rx_mode  ,
    71                                               
    72                                               //output reg        o_rx_en_negedge    ,
    73                                               //output reg [3:0]  o_rx_mode_negedge  ,
    74                                               
    75                                               
    76                                               output reg        o_bitcnt_en        ,
    77                                               output reg        o_bitcnt_err_rst   , 
    78                                               output reg        o_frmcnt_en        ,
    79                                               output reg        o_sdahand_pp_od    ,
    80                                               output reg        o_regf_wr_en       ,
    81                                               output reg        o_regf_rd_en       ,
    82                                               output reg [11:0] o_regf_addr        , // depends on the depth of the regfile
    83                                               output reg        o_engine_done      ,
    84                                               output reg [7:0]  o_txrx_addr_ccc    ,         
    85                                               output reg        o_engine_odd       ,         
    86                                               output reg [3:0]  o_regf_ERR_STATUS  , 
    87                                               output reg        o_en_mux             // for crc muxes btn tx and rx   ( 1 for tx and 0 for rx 
    88                                               );   
    89                                               
    90                                               
    91                                               
    92                                               // internal signals 
    93                                               reg [4:0] current_state , next_state ;
    94              1                          1     reg       Direct_Broadcast_n     = 1'b0 ;                      // 1 for direct and 0 for broadcast
    95              1                          1     reg       Direct_Broadcast_n_del = 1'b0 ;           // delayed version of the above signal
    96                                               wire [6:0] target_addres ;
    97                                               reg       Defining_byte ; 
    98                                               reg       first_time ;
    99                                               reg       controller_abort ; // new by badr (needs to be assigned by some logic)
    100                                              integer   regular_counter ;
    101                                              integer   immediate_counter ; 
    102                                              reg [9:0] tmp_shift ;
    103                                              //reg [3:0] o_rx_mode ;
    104                                              //reg       o_rx_en ;
    105                                              
    106                                              
    107                                              // configuration 
    108                                              reg        i_regf_RnW       ;  
    109                                              reg [2:0]  i_regf_CMD_ATTR  ;
    110                                              reg [7:0]  i_regf_CMD       ;
    111                                              reg [4:0]  i_regf_DEV_INDEX ;
    112                                              reg        i_regf_TOC       ;
    113                                              reg        i_regf_WROC      ;
    114                                              reg [2:0]  i_regf_DTT       ;
    115                                              reg        i_regf_DBP       ;
    116                                              reg        i_regf_SRE       ;
    117                                              
    118                                              
    119                                              
    120                                              
    121                                              ///////////////////////////////// state encoding //////////////////////////////////////////////
    122                                              
    123                                              // localparam to prevent overriding the states from outside the design
    124                                              // as states encoding should never be modified from outside (while instatiation)
    125                                              // after revision i will convert the coding style to grey
    126                                              localparam  [4:0]  IDLE               = 5'd0  , // 0
    127                                                                 PRE_CMD            = 5'd1  , // 1
    128                                                                 RNW                = 5'd2  , // 2
    129                                                                 RESERVED           = 5'd3  , // 3
    130                                                                 SECOND_CMD_BYTE    = 5'd4  , // 4
    131                                                                 PARITY_CMD         = 5'd5  , 
    132                                                                 PRE_FIRST_DATA_ONE = 5'd6  , 
    133                                                                 PRE_FIRST_DATA_TWO = 5'd7  , 
    134                                                                 CCC_BYTE           = 5'd8  , 
    135                                                                 DEFINING_BYTE      = 5'd9  , 
    136                                                                 ZEROS              = 5'd10 ,
    137                                                                 PARITY_DATA        = 5'd11 ,
    138                                                                 PRE_DATA_ONE       = 5'd12 ,
    139                                                                 PRE_DATA_TWO       = 5'd13 , 
    140                                                                 FIRST_DATA_BYTE    = 5'd14 , 
    141                                                                 SECOND_DATA_BYTE   = 5'd15 ,
    142                                                                 C_TOKEN_STATE      = 5'd16 , 
    143                                                                 CRC_CHECKSUM_STATE = 5'd17 , 
    144                                                                 RESTART_PATTERN    = 5'd18 , 
    145                                                                 EXIT_PATTERN       = 5'd19 , 
    146                                                                 ERROR              = 5'd20 , 
    147                                                                 FINISH             = 5'd21 , 
    148                                                                 PRE_CRC_TARGET     = 5'd22 ,
    149                                                                 RESTART_PATTERN_SPECIAL = 5'd23 ;
    150                                              
    151                                              parameter [6:0] SEVEN_E = 7'h7E ;
    152                                              
    153                                              // tx modes parameters 
    154                                              parameter [3:0]  
    155                                                              zero                   = 4'd6  ,  //                        
    156                                                              one                    = 4'd2  ,  //                        
    157                                                              special_preamble       = 4'd0  ,  // 01 of cmd word          
    158                                                              seven_zeros            = 4'd3  ,  // 7'b 0000_000            
    159                                                              serializing_address    = 4'd1  ,  // serializing 7 bits + 1 bit ParAdj      
    160                                                              serializing_byte_port  = 4'd5  ,  // serializing 8 bits that given from CCC to tx not from regfile to tx 
    161                                                              serializing_byte_regf  = 4'd7  ,  //                         
    162                                                              parity_calc            = 4'd4  ,  //                        
    163                                                              c_token_CRC            = 4'd12 ,  // 4'hC                    
    164                                                              value_CRC              = 4'd13 ,  // 5 bit value             
    165                                                              restart_pattern        = 4'd15 ,  //                         
    166                                                              exit_pattern           = 4'd14 ;  //                         
    167                                                              
    168                                              
    169                                              // regfile parameters 
    170                                              parameter [11:0] first_location = 12'd1000 ;
    171                                              
    172                                              // rx parameters 
    173                                              parameter [3:0] 
    174                                                               preamble_rx_mode    = 4'd0 , 
    175                                                               CRC_PREAMBLE        = 4'd1 ,
    176                                                               parity_check        = 4'd6 ,
    177                                                               deserializing_byte  = 4'd3 ,
    178                                                               check_c_token_CRC   = 4'd5 ,
    179                                                               check_value_CRC     = 4'd7 ;
    180                                              
    181                                              
    182                                              // SCL staller parameters 
    183                                              parameter [4:0] restart_pattern_stall = 5'd11  , // according to restart pattern specs 
    184                                                              restart_pattern_stall_special = 5'd11  , // according to restart pattern specs
    185                                                              exit_pattern_stall    = 5'd17 ; // according to exit pattern specs 
    186                                              
    187                                              
    188                                              // Error states parameters 
    189                                              parameter [3:0] 
    190                                                              SUCCESS     = 4'h0  ,
    191                                                              CRC_ERR     = 4'h1  ,
    192                                                              PARITY_ERR  = 4'h2  ,
    193                                                              FRAME       = 4'h3  ,
    194                                                              ADDR_HEADER = 4'h4  ,
    195                                                              NACK        = 4'h5  ,
    196                                                              OVL         = 4'h6  ,
    197                                                              SRE         = 4'h7  ,
    198                                                              C_ABORTED   = 4'h8  ,
    199                                                              T_ABORTED   = 4'h9  ;
    200                                              // CCC values 
    201                                              parameter [7:0] 
    202                                                              ENEC_D      = 8'h80 ,   
    203                                                              DISEC_D     = 8'h81 , 
    204                                                              SETMWL_D    = 8'h89 ,
    205                                                              SETMRL_D    = 8'h8A ,
    206                                                              GETMWL_D    = 8'h8B ,
    207                                                              GETMRL_D    = 8'h8C ,
    208                                                              GETSTATUS_D = 8'h90 ,
    209                                                              GETPID_D    = 8'h8D ,
    210                                                              GETBCR_D    = 8'h8E ,
    211                                                              GETDCR_D    = 8'h8F ,
    212                                                              ENEC_B      = 8'h00 ,
    213                                                              DISEC_B     = 8'h01 ,
    214                                                              SETMWL_B    = 8'h09 ,
    215                                                              SETMRL_B    = 8'h0A ,
    216                                                              Dummy_B     = 8'h1F ;
    217                                              
    218                                              
    219             1                      53208     always @(*) begin 
    220             1                      53208         o_frmcnt_Direct_Broadcast_n = Direct_Broadcast_n ;
    221                                              end 
    222                                              
    223                                              //o_en_mux = (first_time)? 1 : (i_regf_RnW)?  0 : 1 ;
    224                                              
    225             1                     248034     always @(*) begin 
    226             1                     148034         if (first_time)         o_en_mux = 1'b1 ;
    227             1                      60007         else if (!i_regf_RnW)   o_en_mux = 1'b1 ;
    228             1                      39993         else                    o_en_mux = 1'b0 ;
    229                                              end
    230                                              
    231                                              /////////////////////////// decoding the device address  ///////////////////////////////////////
    232                                              
    233             1                      96702     assign target_addres = i_regf_DEV_INDEX + 'd8 ;
    234                                              /*
    235                                              localparam [3:0] no_of_unq_ccc_sup = 4'd9 ;
    236                                              
    237                                              localparam [5:0] CCC_value_hi      = 7'd63 ,
    238                                                               CCC_value_lo      = 7'd56 ,
    239                                                               Def_byte_hi       = 7'd55 ,
    240                                                               Def_byte_lo       = 7'd48 ,
    241                                                               Data_one_hi       = 7'd47 ,
    242                                                               Data_one_lo       = 7'd40 ,
    243                                                               Data_two_hi       = 7'd39 ,
    244                                                               Data_two_lo       = 7'd32 ,
    245                                                               Data_three_hi     = 7'd31 ,
    246                                                               Data_three_lo     = 7'd24 ,
    247                                                               Data_four_hi      = 7'd23 ,
    248                                                               Data_four_lo      = 7'd16 ,
    249                                                               Data_five_hi      = 7'd15 ,
    250                                                               Data_five_lo      = 7'd8  ,
    251                                                               Data_six_hi       = 7'd7  ,
    252                                                               Data_six_lo       = 7'd0  ;
    253                                              
    254                                                  generate 
    255                                                      genvar i ;
    256                                                      for (i = 0 ; i < i_no_of_targets ; i = i + 1) begin
    257                                                          reg [63:0] CCC_Table [no_of_unq_ccc_sup:0][i] ;
    258                                                      end 
    259                                                  endgenerate
    260                                              
    261                                              */
    262                                              
    263                                              
    264                                              //////////////////////////////////////// Direct or Broadcat detection  ///////////////////////////////////////////////
    265                                              
    266                                              // we have 16 required CCC to support at ground level 
    267                                              
    268                                              // to determine whether it's a Direct or Broadcast 
    269             1                     138651         always @(*) begin 
    270                                                      case (i_regf_CMD) 
    271             1                       8821                 8'h80 : Direct_Broadcast_n = 1'b1 ;   // ENEC     
    272             1                       9360                 8'h81 : Direct_Broadcast_n = 1'b1 ;   // DISEC       
    273             1                       6270                 8'h89 : Direct_Broadcast_n = 1'b1 ;   // SETMWL        
    274             1                       8992                 8'h8A : Direct_Broadcast_n = 1'b1 ;   // SETMRL        
    275             1                       9386                 8'h8B : Direct_Broadcast_n = 1'b1 ;   // GETMWL          
    276             1                       8736                 8'h8C : Direct_Broadcast_n = 1'b1 ;   // GETMRL        
    277             1                       6241                 8'h90 : Direct_Broadcast_n = 1'b1 ;   // GETSTATUS  
    278             1                       9179                 8'h8D : Direct_Broadcast_n = 1'b1 ;   // GETPID       
    279             1                       8914                 8'h8E : Direct_Broadcast_n = 1'b1 ;   // GETBCR        
    280             1                       9356                 8'h8F : Direct_Broadcast_n = 1'b1 ;   // GETDCR      
    281                                              
    282             1                       8936                 8'h00 : Direct_Broadcast_n = 1'b0 ;   // ENEC      (broadcast version)
    283             1                       9403                 8'h01 : Direct_Broadcast_n = 1'b0 ;   // DISEC     (broadcast version)
    284             1                       6103                 8'h09 : Direct_Broadcast_n = 1'b0 ;   // SETMWL    (broadcast version)
    285             1                       6286                 8'h0A : Direct_Broadcast_n = 1'b0 ;   // SETMRL    (broadcast version)
    286                                                         
    287                                              
    288             1                       6174                 8'h1F : Direct_Broadcast_n = 1'b0 ;    // Dummy CCC value for end procedure
    289             1                      16494                 default : Direct_Broadcast_n = 1'b0 ;  // broadcast by default
    290                                                      endcase
    291                                                  end
    292                                              
    293             1                    1053430      always @ (posedge i_sys_clk or negedge i_sys_rst) begin 
    294                                                  if (!i_sys_rst) begin
    295             1                          2             tmp_shift <= 10'd0 ;
    296             1                          2             Direct_Broadcast_n_del <= 1'b0 ;
    297                                                  end 
    298                                                  else begin 
    299                                                      if (i_engine_en) begin 
    300             1                     833535                 tmp_shift[0] <= Direct_Broadcast_n ;
    301             1                     833535                 tmp_shift[9:1] <= tmp_shift [8:0] ;
    302             1                     833535                 Direct_Broadcast_n_del <= tmp_shift[9] ; // delayed 8 system clk cycles 
    303                                                      end 
    304                                                      else begin 
    305             1                     219893                 Direct_Broadcast_n_del <= 1'b0 ;
    306             1                     219893                 tmp_shift <= 10'd0 ;
    307                                                      end  
    308                                                  end   
    309                                              end 
    310                                              
    311                                              // Defining Byte identification 
    312             1                     104401         always @(*) begin 
    313                                                      if      (!i_regf_CMD_ATTR[0] && i_regf_DBP)                                                         
    314             1                    ***0***                 Defining_byte = 1'b1;  // regular 
    315                                                      else if ( i_regf_CMD_ATTR[0] && ( i_regf_DTT == 3'd5 ||  i_regf_DTT == 3'd6 || i_regf_DTT == 3'd7))  
    316             1                    ***0***                 Defining_byte = 1'b1 ; // immediate      
    317                                                      else                                                                                                
    318             1                     104401                 Defining_byte = 1'b0 ;
    319                                                  end 
    320                                              
    321                                              
    322                                              ////////////////////////////////////////// state memory ////////////////////////////////////////////////
    323                                              
    324             1                    3680705         always @(posedge i_sys_clk or negedge i_sys_rst) begin
    325                                                      if (!i_sys_rst) begin
    326             1                          2                 current_state <= IDLE ;
    327                                                      end
    328                                                      else  begin
    329             1                    3680703                 current_state <= next_state ;
    330                                                      end
    331                                                  end
    332                                              
    333                                              ///////////////////////////////// next state and output logic //////////////////////////////////////////////
    334             1                   10327582         always@(*)begin
    335                                              
    336                                                  // initial values of outputs INTENTINAL LATCH that can be easily removed if STA analysis is fired 
    337                                              
    338             1                   10327582         o_sclstall_en      = 1'b0 ;  
    339             1                   10327582         o_sclstall_code    = 8'b0 ; 
    340             1                   10327582         o_tx_en            = 1'b0 ; 
    341             1                   10327582         o_tx_mode          = 4'b0 ; 
    342             1                   10327582         o_rx_en            = 1'b0 ; 
    343             1                   10327582         o_rx_mode          = 4'b0 ; 
    344             1                   10327582         o_bitcnt_en        = 1'b1 ; 
    345             1                   10327582         o_bitcnt_err_rst   = 1'b0 ; 
    346             1                   10327582         o_sdahand_pp_od    = 1'b1 ; // 1 means PP
    347             1                   10327582         o_regf_wr_en       = 1'b0 ;
    348             1                   10327582         o_regf_rd_en       = 1'b0 ;
    349             1                   10327582         o_engine_done      = 1'b0 ;
    350                                              
    351                                              
    352                                                      case (current_state)
    353                                              
    354                                                          IDLE : begin                     // aw arbitration if needed  
    355                                                              // sampling the configuration once a sequence
    356                                                              
    357             1                     876147                     i_regf_RnW       = i_i_regf_RnW       ;
    358             1                     876147                     i_regf_CMD_ATTR  = i_i_regf_CMD_ATTR  ;
    359             1                     876147                     i_regf_CMD       = i_i_regf_CMD       ;
    360             1                     876147                     i_regf_DEV_INDEX = i_i_regf_DEV_INDEX ;
    361             1                     876147                     i_regf_TOC       = i_i_regf_TOC       ;
    362             1                     876147                     i_regf_WROC      = i_i_regf_WROC      ;
    363             1                     876147                     i_regf_DTT       = i_i_regf_DTT       ;
    364             1                     876147                     i_regf_DBP       = i_i_regf_DBP       ;
    365             1                     876147                     i_regf_SRE       = i_i_regf_SRE       ;
    366                                              
    367             1                     876147                     first_time        = 1'b1 ;   // flag to help to differentiate between the direct and broadcast with assistance of Direct_Braodcast_n flag 
    368             1                     876147                     o_bitcnt_en       = 1'b0 ;
    369             1                     876147                     regular_counter   = 'd8  ;   // data starts from ninth location
    370             1                     876147                     immediate_counter = 'd4  ;   // data starts from forth location
    371             1                     876147                     o_engine_odd      = 1'b0 ;
    372             1                     876147                     controller_abort  = 1'b0 ;
    373             1                     876147                     o_tx_en           = 1'b0 ;
    374             1                     876147                     o_frmcnt_en       = 1'b0 ;
    375                                              
    376                                                              if (i_engine_en) begin 
    377             1                     200000                         next_state = PRE_CMD ;
    378             1                     200000                         o_tx_en    = 1'b1 ; 
    379             1                     200000                         o_tx_mode  = special_preamble ; 
    380                                                              end
    381                                                              else begin 
    382             1                     676147                         next_state = IDLE ;
    383                                                              end 
    384                                              
    385                                                          end 
    386                                              
    387                                                          PRE_CMD : begin // i'm driving the 2 bits with 2'b01
    388                                                              if (i_engine_en) begin 
    389             1                     451019                         o_tx_en   = 1'b1 ; 
    390             1                     451019                         o_tx_mode = special_preamble ; 
    391                                              
    392                                                                  if (i_tx_mode_done && !(i_frmcnt_last_frame || (Direct_Broadcast_n_del && first_time))) begin   
    393             1                     133349                             next_state = RNW ;
    394                                                                  end 
    395                                                                  else if ((i_tx_mode_done || (i_rx_mode_done && !i_rx_error)) && (i_frmcnt_last_frame  || (Direct_Broadcast_n_del && first_time))) begin  // at reading operation with matched data length
    396             1                      50324                             next_state = C_TOKEN_STATE ;
    397                                                                  end
    398                                                                  else if ((i_tx_mode_done || (i_rx_mode_done && i_rx_error)) && (i_frmcnt_last_frame  || (Direct_Broadcast_n_del && first_time))) begin  // at reading operation with matched data length
    399             1                    ***0***                             next_state = ERROR ;
    400             1                    ***0***                             o_regf_ERR_STATUS = FRAME ;
    401                                                                  end
    402                                                                  else begin 
    403             1                     267346                             next_state = PRE_CMD ;
    404                                                                  end
    405                                                              end 
    406                                                              else begin
    407             1                      99999                         next_state = IDLE ;
    408                                                              end
    409                                                          end 
    410                                              
    411                                                          PRE_CRC_TARGET : begin // target is driving the 2 bits with 2'b01
    412                                                              if (i_engine_en) begin
    413             1                      29502                         o_rx_en   = 1'b1 ; 
    414             1                      29502                         o_rx_mode = CRC_PREAMBLE ;
    415                                              
    416                                                                  if ((i_rx_mode_done ) && i_frmcnt_last_frame) begin  // HENAAAAAAAAAAAAAA PUT THE CONDITION AFTER VERIFICATIONS (i_rx_mode_done && ! rx_err)
    417             1                       7540                             next_state = C_TOKEN_STATE ;
    418                                                                  end
    419                                                                  else if (i_rx_mode_done ) begin  // at reading operation with matched data length    HENA BARDO PUT THE CONDITION (i_rx_mode_done && rx_err)
    420             1                       2294                             next_state = ERROR ;
    421             1                       2294                             o_regf_ERR_STATUS = FRAME ;
    422                                                                  end
    423                                                                  else begin 
    424             1                      19668                             next_state = PRE_CRC_TARGET ;
    425                                                                  end
    426                                                              end 
    427                                                              else begin 
    428             1                    ***0***                         next_state = IDLE ;
    429                                                              end 
    430                                                          end 
    431                                              
    432                                                          RNW : begin
    433             1                     266698                     o_tx_en   = 1'b1 ;
    434                                                              if (first_time) begin 
    435             1                     200000                         o_tx_mode = zero ;
    436                                                              end 
    437                                                              else begin 
    438             1                      40018                         if (i_regf_RnW) o_tx_mode = one  ; // read 
    439             1                      26680                         else            o_tx_mode = zero  ; // write 
    440                                                              end
    441                                                              // state transition
    442                                                              if (i_tx_mode_done) begin 
    443             1                     133349                         next_state = RESERVED ;
    444                                                              end
    445                                                              else begin 
    446             1                     133349                         next_state = RNW ;
    447                                                              end
    448                                                          end 
    449                                              
    450                                              
    451                                                          RESERVED : begin
    452             1                    1066792                     o_tx_en   = 1'b1 ;
    453             1                    1066792                     o_tx_mode = seven_zeros ;
    454                                                              
    455                                                              // state transition
    456                                                              if (i_tx_mode_done) begin 
    457             1                     133349                         next_state = SECOND_CMD_BYTE ;
    458                                                              end
    459                                                              else begin 
    460             1                     933443                         next_state = RESERVED ;
    461                                                              end
    462                                                          end 
    463                                              
    464                                                          SECOND_CMD_BYTE : begin  // contains either 7E or any target address 
    465             1                    1207892                     o_tx_en   = 1'b1 ; 
    466                                                              if (first_time) begin 
    467                                              
    468             1                     900000                         o_tx_mode = serializing_address ;
    469             1                     900000                         o_txrx_addr_ccc = SEVEN_E ;
    470                                              
    471                                                                  if (i_tx_mode_done) begin 
    472             1                     100000                             next_state = PARITY_CMD ;
    473                                                                  end
    474                                                                  else begin 
    475             1                     800000                             next_state = SECOND_CMD_BYTE ;
    476                                                                  end       
    477                                                              end 
    478                                                              else if (Direct_Broadcast_n_del && !first_time) begin 
    479             1                     307892                         o_frmcnt_en     = 1'b1 ;                    // new 
    480             1                     307892                         o_tx_mode       = serializing_address ;
    481             1                     307892                         o_txrx_addr_ccc = target_addres ;
    482                                              
    483                                                                  if (i_tx_mode_done) begin 
    484             1                      33349                             next_state = PARITY_CMD ;
    485                                                                  end
    486                                                                  else begin 
    487             1                     274543                             next_state = SECOND_CMD_BYTE ;
    488                                                                  end
    489                                              
    490                                                              end 
    491                                                              else begin 
    492             1                    ***0***                         o_tx_mode       = serializing_address ;
    493             1                    ***0***                         o_txrx_addr_ccc = target_addres ;
    494                                                                  
    495                                                                  if (i_tx_mode_done) begin 
    496             1                    ***0***                             next_state = PARITY_CMD ;
    497                                                                  end
    498                                                                  else begin 
    499             1                    ***0***                             next_state = SECOND_CMD_BYTE ;
    500                                                                  end
    501                                                              end 
    502                                                          end
    503                                              
    504                                                          PARITY_CMD : begin 
    505             1                     400047                     o_tx_en   = 1'b1 ; 
    506             1                     400047                     o_tx_mode = parity_calc ;
    507                                              
    508                                                              if (i_tx_mode_done) begin 
    509             1                     133349                         next_state   = PRE_FIRST_DATA_ONE ;
    510                                                                  //o_frmcnt_en  = 1'b1 ;
    511                                                              end
    512                                                              else begin 
    513             1                     266698                         next_state = PARITY_CMD ;
    514                                                              end
    515                                              
    516                                                              // erorr state condition is remaining 
    517                                              
    518                                                          end
    519                                              
    520                                              
    521                                                          PRE_FIRST_DATA_ONE : begin // should be 10 to mean ACK ,    and 11 is NACK
    522                                                          
    523             1                     266698                     o_tx_en   = 1'b1 ;
    524             1                     266698                     o_tx_mode = one ;
    525             1                     266698                     o_rx_en   = 1'b0 ;
    526                                              
    527                                                              if (i_tx_mode_done) begin
    528             1                     133349                         next_state = PRE_FIRST_DATA_TWO ;
    529                                                                  //o_rx_en    = 1'b1 ;
    530                                                                  //o_rx_mode  = preamble_rx_mode ;
    531                                                              end
    532                                                              else begin 
    533             1                     133349                         next_state = PRE_FIRST_DATA_ONE ;
    534                                                              end 
    535                                                          
    536                                                          end 
    537                                              
    538                                                          PRE_FIRST_DATA_TWO : begin 
    539                                                              
    540             1                     400047                     o_rx_en   = 1'b1 ;
    541             1                     400047                     o_rx_mode = preamble_rx_mode ;
    542                                              
    543                                                              if (i_rx_mode_done && !i_rx_pre && first_time) begin
    544             1                      50051                         next_state = CCC_BYTE ;
    545             1                      50051                         o_tx_en      = 1'b1 ;
    546             1                      50051                         o_tx_mode    = serializing_byte_port ;
    547             1                      50051                         o_txrx_addr_ccc = i_regf_CMD ;
    548                                                              end
    549                                              
    550                                                              else if (i_rx_mode_done && !i_rx_pre && !first_time) begin 
    551                                                              
    552                                                                  if (!i_regf_CMD_ATTR[0] && !i_regf_RnW) begin              // if regular command discriptor  (but long write) not supported cuurently but it's okk
    553             1                       1978                             o_tx_mode    = serializing_byte_regf ;
    554             1                       1978                             o_tx_en   = 1'b1 ;
    555             1                       1978                             o_regf_addr  = first_location + regular_counter ; // regular counter starts with value 8 to point to the ninth location 
    556             1                       1978                             o_regf_wr_en = 1'b1 ;                
    557                                                                  end
    558                                                                  else if (!i_regf_CMD_ATTR[0] && i_regf_RnW) begin              // if Read & Regular command discriptor  
    559             1                       2929                             o_tx_en   = 1'b0 ;
    560             1                       2929                             o_regf_addr  = first_location + regular_counter ; // regular counter starts with value 8 to point to the ninth location                 
    561                                                                  end
    562                                              
    563                                                                  else begin // if immediate
    564             1                      11633                             o_tx_en      = 1'b1 ;
    565                                                                                                    
    566                                                                      if (Defining_byte) begin 
    567             1                    ***0***                                 o_regf_addr = first_location + immediate_counter + 1  ; // for 8 bit width Regfile .. point to sixth location
    568             1                    ***0***                                 o_tx_mode   = serializing_byte_regf ;          // as first byte in the third location will contain the Defining Byte
    569                                                                      end 
    570                                                                      else begin 
    571             1                      11633                                 o_regf_addr = first_location + immediate_counter ;        // for 8 bit width Regfile .. point to fourth location
    572             1                      11633                                 o_tx_mode   = serializing_byte_regf ; 
    573                                                                      end 
    574                                                                  end
    575                                              
    576             1                      16540                         next_state = FIRST_DATA_BYTE ;
    577                                                              end 
    578                                              
    579                                                              else if (i_rx_mode_done && i_rx_pre) begin 
    580             1                      66758                         o_tx_en           = 1'b0 ;
    581             1                      66758                         next_state        = ERROR ;
    582             1                      66758                         o_regf_ERR_STATUS = NACK ;
    583                                                              end 
    584                                              
    585                                                              else begin 
    586             1                     266698                         next_state = PRE_FIRST_DATA_TWO ;
    587                                                              end 
    588                                              
    589                                                          end 
    590                                              
    591                                              
    592                                                          CCC_BYTE : begin    // contains CCC value
    593                                              
    594             1                     400408                     o_tx_en      = 1'b1 ;
    595             1                     400408                     o_tx_mode    = serializing_byte_port ;
    596             1                     400408                     o_txrx_addr_ccc = i_regf_CMD ;
    597                                              
    598                                                              if (i_tx_mode_done && Defining_byte) begin   // if a defining byte exists
    599             1                    ***0***                         next_state = DEFINING_BYTE ;
    600                                                              end
    601                                                              else if (i_tx_mode_done && !Defining_byte) begin   
    602             1                      50051                         next_state = ZEROS ;
    603                                                              end 
    604                                                              else begin 
    605             1                     350357                         next_state = CCC_BYTE ;
    606                                                              end
    607                                              
    608                                                          end
    609                                              
    610                                                          DEFINING_BYTE : begin    // contains definaing byte if exist
    611             1                    ***0***                     o_tx_en      = 1'b1 ;
    612             1                    ***0***                     o_tx_mode    = serializing_byte_regf ; 
    613             1                    ***0***                     o_regf_rd_en = 1'b1 ;
    614             1                    ***0***                     o_regf_addr  = first_location + 4 ;                 // fifth location (8 bits width)
    615             1                    ***0***                     o_frmcnt_en  = 1'b1 ;
    616                                              
    617                                                              if (i_tx_mode_done) begin   
    618             1                    ***0***                         next_state = PARITY_DATA ;
    619                                                              end
    620                                                              else begin 
    621             1                    ***0***                         next_state = DEFINING_BYTE ;
    622                                                              end  
    623                                                          end
    624                                              
    625                                                          ZEROS : begin                               // eight zeros fixed at regfile (e.g location 999)
    626             1                     520582                     o_tx_en      = 1'b1 ;
    627             1                     520582                     o_tx_mode    = serializing_byte_regf ; 
    628             1                     520582                     o_regf_rd_en = 1'b1 ;
    629             1                     520582                     o_regf_addr  = first_location - 1  ;
    630                                              
    631                                                              // new (instead of just o_frmcnt_en  = 1'b1 ;)
    632                                                              if (Direct_Broadcast_n_del && first_time) begin 
    633             1                     300141                         o_frmcnt_en  = 1'b0 ;
    634                                                              end
    635                                                              else begin 
    636             1                     220441                         o_frmcnt_en  = 1'b1 ;
    637                                                              end  
    638                                                              //////////////////////////////////////////////////////
    639                                                              if (i_frmcnt_last_frame) begin 
    640             1                      74006                         o_engine_odd = 1'b1 ; 
    641                                                              end 
    642                                                              else begin 
    643             1                     446576                         o_engine_odd = 1'b0 ; 
    644                                                              end 
    645                                              
    646                                                              if (i_tx_mode_done) begin   
    647             1                      57411                         next_state = PARITY_DATA ;
    648                                              
    649                                                              end
    650                                                              else begin 
    651             1                     463171                         next_state = ZEROS ;
    652                                                              end
    653                                              
    654                                                              // erorr state condition is remaining   
    655                                                          end
    656                                              
    657                                                          PARITY_DATA : begin // parity state any Data word
    658                                                              if (!i_regf_RnW || first_time) begin // write 
    659             1                     189429                         o_tx_en   = 1'b1 ;
    660             1                     189429                         o_tx_mode = parity_calc ;
    661                                                                  if  (i_tx_mode_done) begin // if broadcast
    662                                              
    663                                                                      if (i_frmcnt_last_frame || (Direct_Broadcast_n_del & first_time)) begin  // crc state only in case of Direct or in case of last data 
    664             1                      50324                                 next_state = PRE_CMD ; // BEGINING OF CRC 
    665                                                                      end 
    666                                                                      else begin 
    667             1                      12819                                 next_state = PRE_DATA_ONE ; // not last byte then continue sending/recieving repeated data 
    668                                                                      end 
    669                                                                  end
    670                                              
    671                                                                  else begin 
    672             1                     126286                             next_state = PARITY_DATA ;
    673                                                                  end
    674                                                              end 
    675                                                              else begin // read 
    676             1                      29502                         o_rx_en   = 1'b1 ;
    677             1                      29502                         o_rx_mode = parity_check ;
    678                                                                  if  (i_rx_mode_done && !i_rx_error) begin 
    679                                              
    680                                                                      if (i_frmcnt_last_frame || Direct_Broadcast_n_del) begin  // crc state only in case of Direct or in case of last data 
    681             1                       9834                                 next_state = PRE_CRC_TARGET ; // 
    682                                                                      end 
    683                                                                      else begin 
    684             1                    ***0***                                 next_state = PRE_DATA_ONE ; // not last byte then continue sending/recieving repeated data 
    685                                              
    686                                                                      end 
    687                                                                  end
    688                                              
    689                                                                  else if (i_rx_mode_done && i_rx_error) begin 
    690             1                    ***0***                             next_state = ERROR ;
    691             1                    ***0***                             o_regf_ERR_STATUS = PARITY_ERR ;
    692                                                                  end 
    693                                              
    694                                                                  else begin 
    695             1                      19668                             next_state = PARITY_DATA ;
    696                                                                  end
    697                                                              end 
    698                                                          end
    699                                              
    700                                                          PRE_DATA_ONE : begin  //  11  means ok continue , and 10 to be aborted 
    701                                                              if (!i_regf_RnW) begin // write 
    702             1                      25638                         o_tx_en   = 1'b1 ;
    703             1                      25638                         o_tx_mode = one ;
    704             1                      25638                         o_rx_en   = 1'b0 ;
    705                                              
    706                                                                  if (i_tx_mode_done) begin
    707             1                      12819                             next_state = PRE_DATA_TWO ;
    708                                                                      //o_rx_en  = 1'b1 ;
    709                                                                      //o_rx_mode = preamble_rx_mode ;
    710                                                                  end
    711                                                                  else begin 
    712             1                      12819                             next_state = PRE_DATA_ONE ;
    713                                                                  end 
    714                                                              end 
    715                                              
    716                                                              else begin 
    717             1                    ***0***                         o_tx_en   = 1'b0 ;
    718             1                    ***0***                         o_rx_en   = 1'b1 ;
    719             1                    ***0***                         o_rx_mode = preamble_rx_mode ;
    720                                                                  
    721                                                                  if (i_rx_mode_done && i_rx_pre) begin
    722             1                    ***0***                             next_state = PRE_DATA_TWO ;
    723             1                    ***0***                             o_rx_mode  = preamble_rx_mode ;
    724                                                                  end
    725                                                                  else if (i_rx_mode_done && !i_rx_pre) begin
    726             1                    ***0***                             next_state = ERROR ;
    727             1                    ***0***                             o_regf_ERR_STATUS  = FRAME ;
    728                                                                  end
    729                                                                  else begin 
    730             1                    ***0***                             next_state = PRE_DATA_ONE ;
    731                                                                  end 
    732                                                              end 
    733                                                          end 
    734                                              
    735                                                          PRE_DATA_TWO : begin 
    736                                                              if (!i_regf_RnW) begin // write
    737             1                      38457                         o_tx_en   = 1'b0 ;
    738             1                      38457                         o_rx_en   = 1'b1 ;
    739             1                      38457                         o_rx_mode = preamble_rx_mode ;
    740                                              
    741                                                                  if (i_rx_mode_done && i_rx_pre) begin  // ack by target
    742             1                       6386                             next_state = FIRST_DATA_BYTE ;
    743                                                                  ////////////////////////////////// new ////////////////////////////////
    744             1                       6386                             o_tx_en      = 1'b1 ;
    745             1                       6386                             o_regf_rd_en = 1'b1 ;
    746                                                                      if (!i_regf_CMD_ATTR[0]) begin              // if regular command discriptor  
    747             1                       2451                                 o_tx_mode    = serializing_byte_regf ;
    748             1                       2451                                 o_regf_addr  = first_location + regular_counter ; // regular counter starts with value 8 to point to the ninth location 
    749                                                                      end 
    750                                                                      else begin                                  // if immediate
    751                                                                          if (Defining_byte) begin 
    752             1                    ***0***                                     o_regf_addr = first_location + immediate_counter + 1  ; // for 8 bit width Regfile .. point to sixth location
    753                                                  
    754             1                    ***0***                                     o_tx_mode   = serializing_byte_regf ;          // as first byte in the third location will contain the Defining Byte
    755                                                                          end 
    756                                                                          else begin 
    757             1                       3935                                     o_regf_addr = first_location + immediate_counter ;        // for 8 bit width Regfile .. point to fourth location
    758             1                       3935                                     o_tx_mode   = serializing_byte_regf ; 
    759                                                                          end 
    760                                                                      end 
    761                                                                  //////////////////////////////////////////////////////////////////////
    762                                                                  end
    763                                              
    764                                                                  else if (i_rx_mode_done && !i_rx_pre) begin // abort by target
    765             1                       6433                             next_state        = ERROR ;
    766             1                       6433                             o_regf_ERR_STATUS = T_ABORTED ;
    767                                                                  end 
    768                                              
    769                                                                  else begin 
    770             1                      25638                             next_state = PRE_DATA_TWO ;
    771                                                                  end 
    772                                                              end 
    773                                                              else begin 
    774                                                                  // tx signals 
    775             1                    ***0***                         o_tx_en   = 1'b1 ;
    776                                                                  if (controller_abort) begin 
    777             1                    ***0***                             o_tx_mode = zero ;
    778                                                                  end 
    779                                                                  else begin 
    780             1                    ***0***                             o_tx_mode = one ;                   // open drain
    781                                                                      //o_sdahand_pp_od = open drain ; 
    782                                                                  end 
    783                                              
    784                                                                  
    785                                              
    786                                                                  if (i_tx_mode_done) begin  
    787             1                    ***0***                             next_state = FIRST_DATA_BYTE ;
    788                                                                  end
    789                                              
    790                                                                 
    791                                              
    792                                                                  else begin 
    793             1                    ***0***                             next_state = PRE_DATA_TWO ;
    794                                                                  end
    795                                                              end 
    796                                                              
    797                                                          end 
    798                                              
    799                                              
    800                                                          FIRST_DATA_BYTE : begin    // contains first repeated data byte
    801                                                              if (!i_regf_RnW) begin  // write operation 
    802             1                     110537                         o_tx_en      = 1'b1 ;
    803             1                     110537                         o_regf_rd_en = 1'b1 ;
    804                                                                  if (!i_regf_CMD_ATTR[0]) begin              // if regular command discriptor  
    805             1                      37665                             o_tx_mode    = serializing_byte_regf ;
    806             1                      37665                             o_regf_addr  = first_location + regular_counter ; // regular counter starts with value 8 to point to the ninth location 
    807                                                                  end 
    808                                                                  else begin                                  // if immediate
    809                                                                      if (Defining_byte) begin 
    810             1                    ***0***                                 o_regf_addr = first_location + immediate_counter + 1  ; // for 8 bit width Regfile .. point to sixth location
    811                                                  
    812             1                    ***0***                                 o_tx_mode   = serializing_byte_regf ;          // as first byte in the third location will contain the Defining Byte
    813                                                                      end 
    814                                                                      else begin 
    815             1                      72872                                 o_regf_addr = first_location + immediate_counter ;        // for 8 bit width Regfile .. point to fourth location
    816             1                      72872                                 o_tx_mode   = serializing_byte_regf ; 
    817                                                                      end 
    818                                                                  end 
    819                                                              end 
    820                                              
    821                                                              // read operation 
    822                                                              else begin 
    823                                                              //////////////// new 3/5/2024 
    824                                                              if (i_frmcnt_last_frame) begin 
    825             1                      13238                         o_engine_odd = 1'b1 ; 
    826                                                              end 
    827                                                              else begin 
    828             1                      31311                         o_engine_odd = 1'b0 ; 
    829                                                              end 
    830                                                              ///////////////////////////////////////// 
    831             1                      44549                     o_rx_en      = 1'b1 ;
    832             1                      44549                     o_regf_wr_en = 1'b1 ;
    833                                                                  if (!i_regf_CMD_ATTR[0]) begin              // if regular command discriptor  
    834             1                      30739                             o_rx_mode    = deserializing_byte ;
    835             1                      30739                             o_regf_addr  = first_location + regular_counter ; // regular counter starts with value 4 to point to the fifth location 
    836                                                                  end 
    837                                                                  else begin  // there is no immediate case in the read operation 
    838             1                      13810                             next_state = ERROR ;
    839             1                      13810                             o_regf_ERR_STATUS = FRAME ;
    840                                                                  end 
    841                                                              end
    842                                              
    843                                                              // for both read and write 
    844                                                              if (i_tx_mode_done && i_frmcnt_last_frame) begin  // to handle odd number of bytes in both regular and immediate
    845             1                       7360                         next_state   = ZEROS ; 
    846                                                                  //o_engine_odd = 1'b1 ;            // to be put in the response discreptor      
    847                                                              end
    848                                              
    849                                                              //// new 3/5/2024
    850                                                              else if (i_rx_mode_done && i_frmcnt_last_frame) begin 
    851             1                       3721                         next_state = SECOND_DATA_BYTE ; 
    852                                                                  //immediate_counter = immediate_counter + 1 ;  there can't be immediate Transfer Command Discriptor with direct get 
    853             1                       3721                         regular_counter   = regular_counter + 1 ;
    854                                                              end 
    855                                                              /////////////////////
    856                                              
    857                                                              else if ((i_rx_mode_done | i_tx_mode_done) && !i_frmcnt_last_frame) begin  
    858             1                      11845                         next_state = SECOND_DATA_BYTE ; 
    859             1                      11845                         immediate_counter = immediate_counter + 1 ;
    860             1                      11845                         regular_counter   = regular_counter + 1 ;
    861                                                              end
    862                                                              else begin 
    863             1                     132160                         next_state = FIRST_DATA_BYTE ;
    864                                                              end
    865                                              
    866                                                          end
    867                                              
    868                                              
    869                                                          SECOND_DATA_BYTE : begin   // contains second repeated data byte
    870                                                              if (!i_regf_RnW) begin // write operation 
    871             1                      57320                         o_tx_en      = 1'b1 ;
    872             1                      57320                         o_regf_rd_en = 1'b1 ;
    873             1                      57320                         o_tx_mode    = serializing_byte_regf ;
    874                                                                  if (!i_regf_CMD_ATTR[0]) begin              // if regular command discriptor  
    875             1                      21960                             o_regf_addr  = first_location + regular_counter ; 
    876                                                                  end
    877                                                                  else begin 
    878             1                      35360                             o_regf_addr  = first_location + immediate_counter ; 
    879                                                                  end 
    880                                                                  if (i_tx_mode_done) begin 
    881             1                       5732                             next_state = PARITY_DATA ; 
    882                                                                      if (i_frmcnt_last_frame) begin 
    883                                                                          // no need to put conditions , immediated and regular can't happen together
    884             1                       5732                                 immediate_counter = immediate_counter ;
    885             1                       5732                                 regular_counter   = regular_counter   ;
    886                                                                      end 
    887                                                                      else begin 
    888                                                                          // no need to put conditions , immediated and regular can't happen together
    889             1                    ***0***                                 immediate_counter = immediate_counter + 1 ;
    890             1                    ***0***                                 regular_counter   = regular_counter   + 1 ;
    891                                                                      end        
    892                                                                  end
    893                                                                  else begin 
    894             1                      51588                             next_state = SECOND_DATA_BYTE ;
    895                                                                  end 
    896                                                              end 
    897                                                              else begin  // read operation 
    898                                                                  
    899             1                      99230                         o_rx_en      = 1'b1 ;
    900             1                      99230                         o_regf_wr_en = 1'b1 ;
    901             1                      99230                         o_rx_mode    = deserializing_byte ;
    902                                                                  if (!i_regf_CMD_ATTR[0]) begin                          // if regular command discriptor  
    903             1                      27841                             o_regf_addr  = first_location + regular_counter ; 
    904                                                                  end
    905                                                                  else begin  // there is no immediate case in the read operation 
    906             1                      71389                             next_state = ERROR ;
    907             1                      71389                             o_regf_ERR_STATUS = FRAME ;
    908                                                                  end 
    909                                                                  if (i_rx_mode_done) begin   
    910             1                       9834                             next_state = PARITY_DATA ;
    911                                                                      // no need to put conditions , immediated and regular can't happen together
    912                                                                      //immediate_counter = immediate_counter + 1 ;
    913             1                       9834                             regular_counter   = regular_counter   + 1 ;
    914                                                                  end 
    915                                                                  else begin 
    916             1                      89396                             next_state = SECOND_DATA_BYTE ;
    917                                                                  end
    918                                                              end     
    919                                                          end
    920                                                      
    921                                                          C_TOKEN_STATE : begin 
    922             1                     173592                     o_bitcnt_en        = 1'b0 ;
    923                                                              if (!i_regf_RnW || first_time) begin // write 
    924             1                     150972                         o_tx_en   = 1'b1 ;
    925             1                     150972                         o_tx_mode = c_token_CRC ;
    926                                              
    927                                                                  if (i_tx_mode_done) begin 
    928             1                      50324                             next_state = CRC_CHECKSUM_STATE ; // 6 bits (5 checksum + 1 high to prepare for restart or exit)
    929                                                                  end 
    930                                                                  else begin 
    931             1                     100648                             next_state = C_TOKEN_STATE ;
    932                                                                  end
    933                                                              end 
    934                                                              else begin // read 
    935             1                      22620                         o_rx_en   = 1'b1 ;
    936             1                      22620                         o_rx_mode = check_c_token_CRC ;
    937                                                                  if (i_rx_error) begin 
    938             1                    ***0***                             next_state = ERROR ; 
    939             1                    ***0***                             o_regf_ERR_STATUS = CRC_ERR ;
    940                                                                  end
    941                                                                  else if (i_rx_mode_done && !i_rx_error) begin 
    942             1                       7540                             next_state = CRC_CHECKSUM_STATE ; // 5 bits checksum
    943                                                                  end 
    944                                                                  
    945                                                                  else begin 
    946             1                      15080                             next_state = C_TOKEN_STATE ;
    947                                                                  end
    948                                                              end  
    949                                                          end 
    950                                              
    951                                                          CRC_CHECKSUM_STATE : begin 
    952             1                     115728                     o_bitcnt_en        = 1'b0 ;
    953                                                              if (!i_regf_RnW || first_time) begin  // write 
    954             1                     100648                         o_tx_en   = 1'b1 ;
    955             1                     100648                         o_tx_mode = value_CRC ;
    956                                                                  if (i_tx_mode_done) begin 
    957                                                                      //////////////////////////// new /////////////////////////////////////////////
    958                                                                      if (!Direct_Broadcast_n_del && i_regf_TOC) begin 
    959             1                       5109                                 next_state    = EXIT_PATTERN ;
    960                                                                          //first_time       = 1'b0 ;
    961                                                                          //o_sclstall_en    = 1'b1 ;
    962                                                                          //o_sclstall_code  = exit_pattern_stall ;
    963                                                                      end
    964                                                                      else if (!Direct_Broadcast_n_del && !i_regf_TOC) begin 
    965             1                       5160                                 next_state = RESTART_PATTERN ;
    966                                                                          //o_sclstall_en   = 1'b1 ;
    967                                                                          //o_sclstall_code = restart_pattern_stall ;
    968                                                                          //first_time      = 1'b0 ;
    969                                                                      end  
    970                                                                      else if (Direct_Broadcast_n_del && first_time) begin 
    971             1                      33349                                 next_state = RESTART_PATTERN ;
    972                                                                          //o_sclstall_en   = 1'b1 ;
    973                                                                          //o_sclstall_code = restart_pattern_stall ;
    974                                                                          //first_time    = 1'b0 ;
    975                                                                      end
    976                                                                      else if (Direct_Broadcast_n_del && !first_time) begin 
    977                                                                          if (!i_regf_TOC) begin 
    978             1                       3351                                     next_state = RESTART_PATTERN ;
    979                                                                              //o_sclstall_en   = 1'b1 ;
    980                                                                              //o_sclstall_code = restart_pattern_stall ;
    981                                                                          end 
    982                                                                          else begin
    983             1                       3355                                     next_state      = EXIT_PATTERN ;
    984                                                                              //o_sclstall_en   = 1'b1 ;
    985                                                                              //o_sclstall_code = exit_pattern_stall ;
    986                                                                          end  
    987                                                                      end
    988                                                                  ////////////////////////////////////////////////////////////////////////////////////
    989                                                                  end
    990                                                                  else begin 
    991             1                      50324                             next_state = CRC_CHECKSUM_STATE ;
    992                                                                  end 
    993                                                              end 
    994                                                              else begin 
    995             1                      15080                         o_rx_en   = 1'b1 ;
    996             1                      15080                         o_rx_mode = check_value_CRC ;
    997                                                                  if (i_rx_mode_done && !i_rx_error) begin 
    998                                                                      if (i_regf_TOC) begin 
    999             1                       3731                                 next_state    = EXIT_PATTERN ;
    1000                                                                         //first_time    = 1'b0 ;
    1001            1                       3731                                 o_tx_mode     = exit_pattern ;
    1002            1                       3731                                 o_tx_en       = 1'b1 ;
    1003            1                       3731                                 o_sclstall_en    = 1'b1 ;
    1004            1                       3731                                 o_sclstall_code  = exit_pattern_stall ;
    1005                                                                     end 
    1006                                                                     else begin  
    1007            1                       3809                                 next_state      = RESTART_PATTERN_SPECIAL ;
    1008            1                       3809                                 o_sclstall_en   = 1'b1 ;
    1009            1                       3809                                 o_sclstall_code = restart_pattern_stall_special ;
    1010                                                                         //first_time      = 1'b0 ;
    1011            1                       3809                                 o_tx_mode       = restart_pattern ;
    1012            1                       3809                                 o_tx_en         = 1'b1 ;
    1013                                                                     end
    1014                                                                 end
    1015                                                                 else begin 
    1016            1                       7540                             next_state = CRC_CHECKSUM_STATE ;
    1017                                                                 end 
    1018                                                             end  
    1019                                                         end 
    1020                                             
    1021                                             
    1022                                                         RESTART_PATTERN_SPECIAL : begin 
    1023            1                       7618                     first_time      = 1'b0 ;
    1024            1                       7618                     o_bitcnt_en     = 1'b0 ;
    1025                                                             // access timer and staller and tx to perform restart pattern 
    1026            1                       7618                     o_tx_en         = 1'b1 ;
    1027            1                       7618                     o_tx_mode       = restart_pattern ;
    1028            1                       7618                     o_sclstall_en   = 1'b1 ;
    1029            1                       7618                     o_sclstall_code = restart_pattern_stall_special ;
    1030                                             
    1031                                                             if (i_tx_mode_done  && i_frmcnt_last_frame) begin 
    1032            1                       3809                         next_state = FINISH ;
    1033            1                       3809                         o_sclstall_en   = 1'b0 ;
    1034                                                             end 
    1035                                                             else if (i_tx_mode_done  && !i_frmcnt_last_frame) begin 
    1036            1                    ***0***                         next_state = PRE_CMD ;
    1037            1                    ***0***                         o_sclstall_en   = 1'b0 ;
    1038                                                             end 
    1039                                                             else begin 
    1040            1                       3809                         next_state = RESTART_PATTERN_SPECIAL ;
    1041                                                             end
    1042                                                         end 
    1043                                             
    1044                                             
    1045                                                         RESTART_PATTERN : begin 
    1046            1                      83720                     first_time      = 1'b0 ;
    1047            1                      83720                     o_bitcnt_en     = 1'b0 ;
    1048                                                             // access timer and staller and tx to perform restart pattern 
    1049            1                      83720                     o_tx_en         = 1'b1 ;
    1050            1                      83720                     o_tx_mode       = restart_pattern ;
    1051            1                      83720                     o_sclstall_en   = 1'b1 ;
    1052            1                      83720                     o_sclstall_code = restart_pattern_stall ;
    1053                                             
    1054                                                             if (i_tx_mode_done  && i_frmcnt_last_frame) begin 
    1055            1                       8511                         next_state = FINISH ;
    1056            1                       8511                         o_sclstall_en   = 1'b0 ;
    1057                                                             end 
    1058                                                             else if (i_tx_mode_done  && !i_frmcnt_last_frame) begin 
    1059            1                      33349                         next_state = PRE_CMD ;
    1060            1                      33349                         o_sclstall_en   = 1'b0 ;
    1061                                                             end 
    1062                                                             else begin 
    1063            1                      41860                         next_state = RESTART_PATTERN ;
    1064                                                             end
    1065                                                         end 
    1066                                             
    1067                                             
    1068                                             
    1069                                             
    1070                                                         EXIT_PATTERN : begin 
    1071                                                             // access timer and staller and tx to perform exit pattern 
    1072            1                     250845                     first_time       = 1'b0 ; // no need but it's ok 
    1073            1                     250845                     o_tx_en          = 1'b1 ;
    1074            1                     250845                     o_tx_mode        = exit_pattern ;
    1075            1                     250845                     o_sclstall_en    = 1'b1 ;
    1076            1                     250845                     o_sclstall_code  = exit_pattern_stall ;
    1077            1                     250845                     o_bitcnt_err_rst = 1'b0 ;
    1078            1                     250845                     o_bitcnt_en      = 1'b0 ;
    1079                                             
    1080                                                             if (i_tx_mode_done) begin 
    1081            1                      87680                         next_state = FINISH ;
    1082            1                      87680                         o_sclstall_en   = 1'b0 ;
    1083                                                             end  
    1084                                                             else begin 
    1085            1                     163165                         next_state = EXIT_PATTERN ;
    1086                                                             end
    1087                                                         end
    1088                                             
    1089                                             
    1090                                             
    1091                                              
    1092                                                         ERROR : begin      // controller error state 
    1093            1                    2965531                     o_bitcnt_err_rst = 1'b1 ; // active hight rst to count specially for error state
    1094                                             
    1095            1                    2965531                     o_tx_en   = 1'b0 ;
    1096                                                             if(i_bitcnt_number == 37) begin 
    1097            1                      75485                         next_state      = EXIT_PATTERN ; // may issue exit or restart pattern .. but conditions ?
    1098            1                      75485                         o_tx_en         = 1'b1 ; 
    1099            1                      75485                         o_tx_mode       = exit_pattern ;
    1100            1                      75485                         o_sclstall_en   = 1'b1 ;
    1101            1                      75485                         o_sclstall_code = exit_pattern_stall ;
    1102                                                             end 
    1103                                                             else begin 
    1104            1                    2890046                         next_state = ERROR ;
    1105                                                             end 
    1106                                             
    1107                                                         end 
    1108                                             
    1109                                                         
    1110                                             
    1111                                                         FINISH : begin 
    1112                                                             
    1113            1                     150051                     first_time        = 1'b1 ;   // flag to help to differentiate between the direct and broadcast with assistance of Direct_Braodcast_n flag 
    1114            1                     150051                     o_bitcnt_en       = 1'b0 ;
    1115            1                     150051                     regular_counter   =  'd8 ;   // data starts from ninth location 1008
    1116            1                     150051                     immediate_counter =  'd4 ;   // data starts from fifth location 1004 
    1117            1                     150051                     o_engine_odd      = 1'b0 ;
    1118            1                     150051                     controller_abort  = 1'b0 ;
    1119            1                     150051                     o_engine_done     = 1'b1 ;
    1120            1                     150051                     o_frmcnt_en       = 1'b0 ;
    1121            1                     150051                     o_regf_ERR_STATUS = SUCCESS ;
    1122            1                     150051                     next_state        = IDLE ;

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        418       245       173    58.61%

================================Toggle Details================================

Toggle Coverage for instance /CCC_Handler_tb/CCC_Handler_dut --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                     Defining_byte           0           0        0.00 
                                Direct_Broadcast_n           1           1      100.00 
                            Direct_Broadcast_n_del           1           1      100.00 
                                  controller_abort           0           0        0.00 
                                current_state[4-0]           1           1      100.00 
                                        first_time           1           1      100.00 
                              i_bitcnt_number[0-5]           1           1      100.00 
                                       i_engine_en           1           1      100.00 
                               i_frmcnt_last_frame           1           1      100.00 
                                 i_i_regf_CMD[0-4]           1           1      100.00 
                                 i_i_regf_CMD[5-6]           0           0        0.00 
                                   i_i_regf_CMD[7]           1           1      100.00 
                              i_i_regf_CMD_ATTR[0]           1           1      100.00 
                            i_i_regf_CMD_ATTR[1-2]           0           0        0.00 
                                      i_i_regf_DBP           0           0        0.00 
                           i_i_regf_DEV_INDEX[0-4]           1           1      100.00 
                                 i_i_regf_DTT[0-1]           1           1      100.00 
                                   i_i_regf_DTT[2]           0           0        0.00 
                                      i_i_regf_RnW           1           1      100.00 
                                      i_i_regf_SRE           1           1      100.00 
                                      i_i_regf_TOC           1           1      100.00 
                                     i_i_regf_WROC           1           1      100.00 
                                     i_regf_CMD[7]           1           1      100.00 
                                   i_regf_CMD[6-5]           0           0        0.00 
                                   i_regf_CMD[4-0]           1           1      100.00 
                              i_regf_CMD_ATTR[2-1]           0           0        0.00 
                                i_regf_CMD_ATTR[0]           1           1      100.00 
                                        i_regf_DBP           0           0        0.00 
                             i_regf_DEV_INDEX[4-0]           1           1      100.00 
                                     i_regf_DTT[2]           0           0        0.00 
                                   i_regf_DTT[1-0]           1           1      100.00 
                                        i_regf_RnW           1           1      100.00 
                                        i_regf_SRE           1           1      100.00 
                                        i_regf_TOC           1           1      100.00 
                                       i_regf_WROC           1           1      100.00 
                                        i_rx_error           1           1      100.00 
                                    i_rx_mode_done           1           1      100.00 
                                          i_rx_pre           1           1      100.00 
                             i_sclstall_stall_done           1           1      100.00 
                                         i_sys_clk           1           1      100.00 
                                         i_sys_rst           0           1       50.00 
                                    i_tx_mode_done           1           1      100.00 
                           immediate_counter[31-1]           0           0        0.00 
                              immediate_counter[0]           1           1      100.00 
                                   next_state[4-0]           1           1      100.00 
                                       o_bitcnt_en           1           1      100.00 
                                  o_bitcnt_err_rst           1           1      100.00 
                                          o_en_mux           1           1      100.00 
                                     o_engine_done           1           1      100.00 
                                      o_engine_odd           1           1      100.00 
                       o_frmcnt_Direct_Broadcast_n           1           1      100.00 
                                       o_frmcnt_en           1           1      100.00 
                            o_regf_ERR_STATUS[3-0]           1           1      100.00 
                                 o_regf_addr[11-5]           0           0        0.00 
                                  o_regf_addr[4-0]           1           1      100.00 
                                      o_regf_rd_en           1           1      100.00 
                                      o_regf_wr_en           1           1      100.00 
                                           o_rx_en           1           1      100.00 
                                      o_rx_mode[3]           0           0        0.00 
                                    o_rx_mode[2-0]           1           1      100.00 
                              o_sclstall_code[4-3]           1           1      100.00 
                                o_sclstall_code[2]           0           0        0.00 
                              o_sclstall_code[1-0]           1           1      100.00 
                                     o_sclstall_en           1           1      100.00 
                                   o_sdahand_pp_od           0           0        0.00 
                                           o_tx_en           1           1      100.00 
                                    o_tx_mode[3-0]           1           1      100.00 
                              o_txrx_addr_ccc[7-0]           1           1      100.00 
                             regular_counter[31-2]           0           0        0.00 
                              regular_counter[1-0]           1           1      100.00 
                                target_addres[0-5]           1           1      100.00 
                                  target_addres[6]           0           0        0.00 
                                    tmp_shift[9-0]           1           1      100.00 

Total Node Count     =        209 
Toggled Node Count   =        122 
Untoggled Node Count =         87 

Toggle Coverage      =      58.61% (245 of 418 bins)

=================================================================================
=== Instance: /CCC_Handler_tb/scl_gen_dut
=== Design Unit: work.scl_generation
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        20        14         6    70.00%

================================Branch Details================================

Branch Coverage for instance /CCC_Handler_tb/scl_gen_dut

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File scl_generation.v
------------------------------------IF Branch------------------------------------
    64                                  18594458     Count coming in to IF
    64              1                          2         if (!i_sdr_ctrl_rst_n)
    74              1                   18594456         else
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    76                                  18594456     Count coming in to CASE
    77              1                    9297227               LOW: begin
    98              1                    9297228               HIGH:
                                               1     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    79                                   9297227     Count coming in to IF
    79              1                    ***0***                     if (i_scl_gen_stall) begin
    82              1                    9297227                     else begin
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    83                                   9297227     Count coming in to IF
    83              1                    4648613                         if (switch)
    89              1                    4648614                         else
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    101                                  9297228     Count coming in to IF
    101             1                    ***0***                     if (i_scl_gen_stall) begin // badr 
    106             1                    4648614                     else if ((switch && !i_sdr_ctrl_scl_idle) || (i_timer_cas) )
    112             1                    4648614                     else
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    127                                 18594459     Count coming in to IF
    127             1                          2         if (!i_sdr_ctrl_rst_n)
    134             1                   18594457         else if (i_sdr_scl_gen_pp_od)
    149             1                    ***0***         else
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    136                                 18594457     Count coming in to IF
    136             1                    9297228               if (count >= 7'd2)
    141             1                    9297229               else
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    151                                  ***0***     Count coming in to IF
    151             1                    ***0***               if (count == 7'd62)
    156             1                    ***0***               else if (count == 7'd125)
    161             1                    ***0***               else
Branch totals: 0 hits of 3 branches = 0.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       6         2         4    33.33%

================================Condition Details================================

Condition Coverage for instance /CCC_Handler_tb/scl_gen_dut --

  File scl_generation.v
----------------Focused Condition View-------------------
Line       106 Item    1  ((switch && ~i_sdr_ctrl_scl_idle) || i_timer_cas)
Condition totals: 1 of 3 input terms covered = 33.33%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
               switch         Y
  i_sdr_ctrl_scl_idle         N  '_1' not hit             Hit '_1'
          i_timer_cas         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:          1  switch_0               ~i_timer_cas                  
  Row   2:          1  switch_1               ~i_sdr_ctrl_scl_idle          
  Row   3:          1  i_sdr_ctrl_scl_idle_0  switch                        
  Row   4:    ***0***  i_sdr_ctrl_scl_idle_1  (~i_timer_cas && switch)      
  Row   5:          1  i_timer_cas_0          ~(switch && ~i_sdr_ctrl_scl_idle)
  Row   6:    ***0***  i_timer_cas_1          ~(switch && ~i_sdr_ctrl_scl_idle)

----------------Focused Condition View-------------------
Line       136 Item    1  (count >= 2)
Condition totals: 1 of 1 input term covered = 100.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
  (count >= 2)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (count >= 2)_0        -                             
  Row   2:          1  (count >= 2)_1        -                             

----------------Focused Condition View-------------------
Line       151 Item    1  (count == 62)
Condition totals: 0 of 1 input term covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  (count == 62)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (count == 62)_0       -                             
  Row   2:    ***0***  (count == 62)_1       -                             

----------------Focused Condition View-------------------
Line       156 Item    1  (count == 125)
Condition totals: 0 of 1 input term covered = 0.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  (count == 125)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (count == 125)_0      -                             
  Row   2:    ***0***  (count == 125)_1      -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      36        26        10    72.22%

================================Statement Details================================

Statement Coverage for instance /CCC_Handler_tb/scl_gen_dut --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File scl_generation.v
    34                                               module scl_generation(
    35                                                   input  wire       i_sdr_ctrl_clk          ,   // 50 MHz clock
    36                                                   input  wire       i_sdr_ctrl_rst_n        ,
    37                                                   input  wire       i_sdr_scl_gen_pp_od     ,   // 1: Push-Pull      // 0: for Open-Drain
    38                                                   input  wire       i_scl_gen_stall         ,  // 1 for stalling
    39                                                   input  wire       i_sdr_ctrl_scl_idle     ,
    40                                                   input  wire       i_timer_cas             ,
    41                                                   output reg        o_scl_pos_edge          ,
    42                                                   output reg        o_scl_neg_edge          ,
    43                                                   output reg        o_scl                  );
    44                                               
    45                                               
    46                                               //-- states encoding in gray ---------------------------------------------
    47                                               
    48                                               localparam LOW  = 1'b0 ;
    49                                               localparam HIGH = 1'b1 ;
    50                                               
    51                                               
    52                                               //-- internal wires declaration -------------------------------------------
    53                                               
    54                                               reg          state   ;  //assigned at fsm
    55                                               reg  [6:0]   count   ;  //assigned at counter
    56                                               reg          switch  ;  //assigned at counter
    57                                               
    58                                               
    59                                               //-- scl generation fsm ---------------------------------------------------
    60                                               
    61              1                   18594458     always @(posedge i_sdr_ctrl_clk or negedge i_sdr_ctrl_rst_n)
    62                                                 begin: scl_generation_fsm
    63                                               
    64                                                   if (!i_sdr_ctrl_rst_n)
    65                                                     begin
    66                                                       //-- state
    67              1                          2               state   <=  HIGH   ;
    68                                                       //-- outputs
    69              1                          2               o_scl   <=  1'b1  ;
    70              1                          2               o_scl_pos_edge <= 1'b0;
    71              1                          2               o_scl_neg_edge <= 1'b0;
    72                                                     end
    73                                               
    74                                                   else
    75                                                     begin
    76                                                       case (state)
    77                                                         LOW: begin
    78              1                    9297227                     o_scl_neg_edge <= 1'b0;
    79                                                               if (i_scl_gen_stall) begin
    80              1                    ***0***                      state <=   LOW  ;
    81                                                               end
    82                                                               else begin
    83                                                                   if (switch)
    84                                                                     begin
    85              1                    4648613                             o_scl <=   1'b1 ;
    86              1                    4648613                             state <=   HIGH ;
    87              1                    4648613                             o_scl_pos_edge <= 1'b1;
    88                                                                     end
    89                                                                   else
    90                                                                     begin
    91              1                    4648614                             o_scl <=   1'b0 ;
    92              1                    4648614                             state <=   LOW  ;
    93              1                    4648614                             o_scl_pos_edge <= 1'b0;
    94                                                                     end
    95                                                               end
    96                                                           end
    97                                               
    98                                                         HIGH:
    99                                                           begin
    100             1                    9297228                 o_scl_pos_edge <= 1'b0;
    101                                                              if (i_scl_gen_stall) begin // badr 
    102             1                    ***0***                       o_scl <=   1'b0 ;
    103             1                    ***0***                       state <=   LOW  ;
    104             1                    ***0***                       o_scl_neg_edge <= 1'b1;
    105                                                              end
    106                                                              else if ((switch && !i_sdr_ctrl_scl_idle) || (i_timer_cas) )
    107                                                                begin
    108             1                    4648614                         o_scl <=   1'b0 ;
    109             1                    4648614                         state <=   LOW  ;
    110             1                    4648614                         o_scl_neg_edge <= 1'b1;
    111                                                                end
    112                                                              else
    113                                                                begin
    114             1                    4648614                         o_scl <=   1'b1 ;
    115             1                    4648614                         state <=   HIGH ;
    116             1                    4648614                         o_scl_neg_edge <= 1'b0;
    117                                                                end
    118                                                          end
    119                                                      endcase
    120                                                    end
    121                                                end
    122                                              //-- switch generation counter --------------------------------------------
    123                                              
    124             1                   18594459     always @(posedge i_sdr_ctrl_clk or negedge i_sdr_ctrl_rst_n)
    125                                                begin: scl_generation_counter
    126                                              
    127                                                  if (!i_sdr_ctrl_rst_n)
    128                                                    begin
    129             1                          2               count  <= 7'b1 ;
    130             1                          2               switch <= 1'b0 ;
    131                                                    end
    132                                              
    133                                                // 50 MHz/4 = 12.5 MHz for Push-Pull
    134                                                  else if (i_sdr_scl_gen_pp_od)
    135                                                    begin
    136                                                        if (count >= 7'd2)
    137                                                          begin
    138             1                    9297228                   count  <= 7'b1 ;
    139             1                    9297228                   switch <= 1'b1 ;
    140                                                          end
    141                                                        else
    142                                                          begin
    143             1                    9297229                   count  <= count + 1'b1 ;
    144             1                    9297229                   switch <= 1'b0 ;
    145                                                          end
    146                                                    end
    147                                              
    148                                                // 50 MHz/125 = 400 KHz for Open-Drain
    149                                                  else
    150                                                    begin
    151                                                        if (count == 7'd62)
    152                                                          begin
    153             1                    ***0***                   switch <= 1'b1;
    154             1                    ***0***                   count <= count + 1'b1;
    155                                                          end
    156                                                        else if (count == 7'd125)
    157                                                          begin
    158             1                    ***0***                   count  <= 7'b1 ;
    159             1                    ***0***                   switch <= 1'b1;
    160                                                          end
    161                                                        else
    162                                                          begin
    163             1                    ***0***                   count <= count + 1'b1;
    164             1                    ***0***                   switch <= 1'b0;

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         36        18        18    50.00%

================================Toggle Details================================

Toggle Coverage for instance /CCC_Handler_tb/scl_gen_dut --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                        count[6-2]           0           0        0.00 
                                        count[1-0]           1           1      100.00 
                                   i_scl_gen_stall           0           0        0.00 
                                    i_sdr_ctrl_clk           1           1      100.00 
                                  i_sdr_ctrl_rst_n           1           1      100.00 
                               i_sdr_ctrl_scl_idle           0           0        0.00 
                               i_sdr_scl_gen_pp_od           0           0        0.00 
                                       i_timer_cas           0           0        0.00 
                                             o_scl           1           1      100.00 
                                    o_scl_neg_edge           1           1      100.00 
                                    o_scl_pos_edge           1           1      100.00 
                                             state           1           1      100.00 
                                            switch           1           1      100.00 

Total Node Count     =         18 
Toggled Node Count   =          9 
Untoggled Node Count =          9 

Toggle Coverage      =      50.00% (18 of 36 bins)

=================================================================================
=== Instance: /CCC_Handler_tb/bits_counter_dut
=== Design Unit: work.bits_counter
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        15        15         0   100.00%

================================Branch Details================================

Branch Coverage for instance /CCC_Handler_tb/bits_counter_dut

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File bits_counter.v
------------------------------------IF Branch------------------------------------
    21                                  18594456     Count coming in to IF
    21              1                          2         if(~i_rst_n) begin
    24              1                   18594454         else begin 
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    25                                  18594454     Count coming in to IF
    25              1                    5736860             if (i_cccnt_err_rst) begin 
    38              1                    8772794             else if (i_bitcnt_en) begin 
    48              1                    4084800             else begin 
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    26                                   5736860     Count coming in to IF
    26              1                    2868430                 if (i_scl_neg_edge || i_scl_pos_edge) begin 
                                         2868430     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    27                                   2868430     Count coming in to IF
    27              1                      75485                     if (err_count == 6'd37) begin 
    30              1                    2792945                     else begin 
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    39                                   8772794     Count coming in to IF
    39              1                    4427908                 if (i_scl_neg_edge || i_scl_pos_edge) begin 
                                         4344886     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    40                                   4427908     Count coming in to IF
    40              1                     199421                     if (o_cnt_bit_count == 6'd19) begin 
    43              1                    4228487                     else begin 
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    55                                  18594457     Count coming in to IF
    55              1                     563622         if ((o_cnt_bit_count == 'd6 || o_cnt_bit_count == 'd16) && (!i_scl_pos_edge && !i_scl_neg_edge)) begin
    58              1                   18030835         else begin 
Branch totals: 2 hits of 2 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                      10        10         0   100.00%

================================Condition Details================================

Condition Coverage for instance /CCC_Handler_tb/bits_counter_dut --

  File bits_counter.v
----------------Focused Condition View-------------------
Line       26 Item    1  (i_scl_neg_edge || i_scl_pos_edge)
Condition totals: 2 of 2 input terms covered = 100.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  i_scl_neg_edge         Y
  i_scl_pos_edge         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  i_scl_neg_edge_0      ~i_scl_pos_edge               
  Row   2:          1  i_scl_neg_edge_1      -                             
  Row   3:          1  i_scl_pos_edge_0      ~i_scl_neg_edge               
  Row   4:          1  i_scl_pos_edge_1      ~i_scl_neg_edge               

----------------Focused Condition View-------------------
Line       27 Item    1  (err_count == 37)
Condition totals: 1 of 1 input term covered = 100.00%

         Input Term   Covered  Reason for no coverage   Hint
        -----------  --------  -----------------------  --------------
  (err_count == 37)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (err_count == 37)_0   -                             
  Row   2:          1  (err_count == 37)_1   -                             

----------------Focused Condition View-------------------
Line       39 Item    1  (i_scl_neg_edge || i_scl_pos_edge)
Condition totals: 2 of 2 input terms covered = 100.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  i_scl_neg_edge         Y
  i_scl_pos_edge         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  i_scl_neg_edge_0      ~i_scl_pos_edge               
  Row   2:          1  i_scl_neg_edge_1      -                             
  Row   3:          1  i_scl_pos_edge_0      ~i_scl_neg_edge               
  Row   4:          1  i_scl_pos_edge_1      ~i_scl_neg_edge               

----------------Focused Condition View-------------------
Line       40 Item    1  (o_cnt_bit_count == 19)
Condition totals: 1 of 1 input term covered = 100.00%

               Input Term   Covered  Reason for no coverage   Hint
              -----------  --------  -----------------------  --------------
  (o_cnt_bit_count == 19)         Y

     Rows:       Hits  FEC Target                 Non-masking condition(s)      
 ---------  ---------  --------------------       -------------------------     
  Row   1:          1  (o_cnt_bit_count == 19)_0  -                             
  Row   2:          1  (o_cnt_bit_count == 19)_1  -                             

----------------Focused Condition View-------------------
Line       55 Item    1  (((o_cnt_bit_count == 6) || (o_cnt_bit_count == 16)) && (i_scl_pos_edge ~| i_scl_neg_edge))
Condition totals: 4 of 4 input terms covered = 100.00%

               Input Term   Covered  Reason for no coverage   Hint
              -----------  --------  -----------------------  --------------
   (o_cnt_bit_count == 6)         Y
  (o_cnt_bit_count == 16)         Y
           i_scl_pos_edge         Y
           i_scl_neg_edge         Y

     Rows:       Hits  FEC Target                 Non-masking condition(s)      
 ---------  ---------  --------------------       -------------------------     
  Row   1:          1  (o_cnt_bit_count == 6)_0   ~(o_cnt_bit_count == 16)      
  Row   2:          1  (o_cnt_bit_count == 6)_1   (i_scl_pos_edge ~| i_scl_neg_edge)
  Row   3:          1  (o_cnt_bit_count == 16)_0  ~(o_cnt_bit_count == 6)       
  Row   4:          1  (o_cnt_bit_count == 16)_1  ((i_scl_pos_edge ~| i_scl_neg_edge) && ~(o_cnt_bit_count == 6))
  Row   5:          1  i_scl_pos_edge_0           (((o_cnt_bit_count == 6) || (o_cnt_bit_count == 16)) && ~i_scl_neg_edge)
  Row   6:          1  i_scl_pos_edge_1           (((o_cnt_bit_count == 6) || (o_cnt_bit_count == 16)) && ~i_scl_neg_edge)
  Row   7:          1  i_scl_neg_edge_0           (((o_cnt_bit_count == 6) || (o_cnt_bit_count == 16)) && ~i_scl_pos_edge)
  Row   8:          1  i_scl_neg_edge_1           (((o_cnt_bit_count == 6) || (o_cnt_bit_count == 16)) && ~i_scl_pos_edge)


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      13        13         0   100.00%

================================Statement Details================================

Statement Coverage for instance /CCC_Handler_tb/bits_counter_dut --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File bits_counter.v
    3                                                module bits_counter(
    4                                                    input  wire       i_sys_clk              ,
    5                                                    input  wire       i_rst_n                ,
    6                                                    input  wire       i_bitcnt_en            ,  
    7                                                    input  wire       i_scl_pos_edge         ,  
    8                                                    input  wire       i_scl_neg_edge         , 
    9                                                    input  wire       i_cccnt_err_rst        , 
    10                                                   output reg        o_frcnt_toggle         ,
    11              1                          1         output reg  [5:0] o_cnt_bit_count = 6'd0
    12                                                   );
    13                                               
    14              1                          1     reg [5:0] err_count = 6'd0 ;
    15                                               ////////////////////////////////////// there is 2 versions of the bits counter uncomment only one of them ////////////////////////////////////////
    16                                               
    17                                               
    18                                               // sequential version the counter is incremented in the middle of the SCL period 
    19                                               
    20              1                   18594456     always @(posedge i_sys_clk or negedge i_rst_n) begin 
    21                                                   if(~i_rst_n) begin
    22              1                          2             o_cnt_bit_count <= 0 ;
    23                                                   end 
    24                                                   else begin 
    25                                                       if (i_cccnt_err_rst) begin 
    26                                                           if (i_scl_neg_edge || i_scl_pos_edge) begin 
    27                                                               if (err_count == 6'd37) begin 
    28              1                      75485                         err_count <= 6'd0 ;                     // from 0 to 37 it won't reach 38 
    29                                                               end
    30                                                               else begin 
    31              1                    2792945                         err_count <= err_count + 1 ; 
    32                                                               end  
    33                                                           end
    34              1                    5736860             o_cnt_bit_count <= err_count ;
    35                                                       
    36                                                       end 
    37                                               
    38                                                       else if (i_bitcnt_en) begin 
    39                                                           if (i_scl_neg_edge || i_scl_pos_edge) begin 
    40                                                               if (o_cnt_bit_count == 6'd19) begin 
    41              1                     199421                         o_cnt_bit_count <= 6'd0 ;                     // from 0 to 19 it won't reach 20 
    42                                                               end
    43                                                               else begin 
    44              1                    4228487                         o_cnt_bit_count <= o_cnt_bit_count + 1 ; 
    45                                                               end  
    46                                                           end 
    47                                                       end 
    48                                                       else begin 
    49              1                    4084800                 o_cnt_bit_count <= 6'd0 ;
    50                                                       end 
    51                                                   end
    52                                               end
    53                                               
    54              1                   18594457     always @(negedge i_sys_clk) begin 
    55                                                   if ((o_cnt_bit_count == 'd6 || o_cnt_bit_count == 'd16) && (!i_scl_pos_edge && !i_scl_neg_edge)) begin
    56              1                     563622             o_frcnt_toggle = 1'b1 ;
    57                                                   end
    58                                                   else begin 
    59              1                   18030835             o_frcnt_toggle = 1'b0 ;

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         38        37         1    97.36%

================================Toggle Details================================

Toggle Coverage for instance /CCC_Handler_tb/bits_counter_dut --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                    err_count[5-0]           1           1      100.00 
                                       i_bitcnt_en           1           1      100.00 
                                   i_cccnt_err_rst           1           1      100.00 
                                           i_rst_n           0           1       50.00 
                                    i_scl_neg_edge           1           1      100.00 
                                    i_scl_pos_edge           1           1      100.00 
                                         i_sys_clk           1           1      100.00 
                              o_cnt_bit_count[5-0]           1           1      100.00 
                                    o_frcnt_toggle           1           1      100.00 

Total Node Count     =         19 
Toggled Node Count   =         18 
Untoggled Node Count =          1 

Toggle Coverage      =      97.36% (37 of 38 bins)

=================================================================================
=== Instance: /CCC_Handler_tb/frame_counter_dut
=== Design Unit: work.frame_counter
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        15         4    78.94%

================================Branch Details================================

Branch Coverage for instance /CCC_Handler_tb/frame_counter_dut

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FRAME_COUNTER.v
------------------------------------IF Branch------------------------------------
    19                                   8460196     Count coming in to IF
    19              1                          2             if (!i_fcnt_rst_n) begin 
    23              1                    8460194             else begin 
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    24                                   8460194     Count coming in to IF
    24              1                    2276029                 if(i_fcnt_en) begin 
    35              1                    6184165                 else begin                                  // Disabled to load the count value
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    25                                   2276029     Count coming in to IF
    25              1                    1184115                     if (count == 16'd0) begin 
    29              1                    1091914                     else begin 
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    30                                   1091914     Count coming in to IF
    30              1                     107749                         if ((i_cnt_bit_count == 'd6 || i_cnt_bit_count == 'd16) && i_bitcnt_toggle) begin 
                                          984165     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    37                                   6184165     Count coming in to IF
    37              1                    1821851                     if (!i_regf_CMD_ATTR) begin             // regular 
    40              1                    4362314                     else begin //immediate 
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    41                                   4362314     Count coming in to CASE
    42              1                    1457639                             3'd0 : count = 1 ;
    43              1                    1452957                             3'd1 : count = 2 ;
    44              1                    1443865                             3'd2 : count = 3 ;
    45              1                       7852                             3'd3 : count = 4 ;
    46              1                    ***0***                             3'd4 : count = 5 ;
    48              1                    ***0***                             3'd5 : count = 2 ;
    49              1                    ***0***                             3'd6 : count = 3 ;
    50              1                    ***0***                             3'd7 : count = 4 ;
                                               1     All False Count
Branch totals: 5 hits of 9 branches = 55.55%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       4         4         0   100.00%

================================Condition Details================================

Condition Coverage for instance /CCC_Handler_tb/frame_counter_dut --

  File FRAME_COUNTER.v
----------------Focused Condition View-------------------
Line       25 Item    1  (count == 0)
Condition totals: 1 of 1 input term covered = 100.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
  (count == 0)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (count == 0)_0        -                             
  Row   2:          1  (count == 0)_1        -                             

----------------Focused Condition View-------------------
Line       30 Item    1  (((i_cnt_bit_count == 6) || (i_cnt_bit_count == 16)) && i_bitcnt_toggle)
Condition totals: 3 of 3 input terms covered = 100.00%

               Input Term   Covered  Reason for no coverage   Hint
              -----------  --------  -----------------------  --------------
   (i_cnt_bit_count == 6)         Y
  (i_cnt_bit_count == 16)         Y
          i_bitcnt_toggle         Y

     Rows:       Hits  FEC Target                 Non-masking condition(s)      
 ---------  ---------  --------------------       -------------------------     
  Row   1:          1  (i_cnt_bit_count == 6)_0   ~(i_cnt_bit_count == 16)      
  Row   2:          1  (i_cnt_bit_count == 6)_1   i_bitcnt_toggle               
  Row   3:          1  (i_cnt_bit_count == 16)_0  ~(i_cnt_bit_count == 6)       
  Row   4:          1  (i_cnt_bit_count == 16)_1  (i_bitcnt_toggle && ~(i_cnt_bit_count == 6))
  Row   5:          1  i_bitcnt_toggle_0          ((i_cnt_bit_count == 6) || (i_cnt_bit_count == 16))
  Row   6:          1  i_bitcnt_toggle_1          ((i_cnt_bit_count == 6) || (i_cnt_bit_count == 16))


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      16        12         4    75.00%

================================Statement Details================================

Statement Coverage for instance /CCC_Handler_tb/frame_counter_dut --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FRAME_COUNTER.v
    2                                                module frame_counter(
    3                                                    input  wire        i_fcnt_clk         ,
    4                                                    input  wire        i_fcnt_rst_n       ,
    5                                                    input  wire        i_fcnt_en          ,
    6                                                    input  wire        i_regf_CMD_ATTR    ,     // HDR 1 bit only selects bit [0] (1 for immediate and 0 for regular)
    7                                                    input  wire [15:0] i_regf_DATA_LEN    ,     // HDR 
    8                                                    input  wire [2:0]  i_regf_DTT         ,     // HDR
    9                                                    input  wire [5:0]  i_cnt_bit_count    ,     // HDR
    10                                                   //input  wire        i_ccc_Direct_Broadcast_n ,     // HDR  1 for direct and 0 for Broadcast
    11                                                   input  wire        i_bitcnt_toggle    , 
    12                                                   output reg         o_cccnt_last_frame       // HDR
    13                                                   );
    14                                               	
    15              1                          1     reg [15:0] count = 16'd0 ;
    16                                               //wire       count_done   ;
    17                                               
    18              1                    8460196         always @(posedge i_fcnt_clk or negedge i_fcnt_rst_n) begin 
    19                                                       if (!i_fcnt_rst_n) begin 
    20              1                          2                 o_cccnt_last_frame = 1'b0 ;
    21              1                          2                 count              = 16'd0 ;
    22                                                       end 
    23                                                       else begin 
    24                                                           if(i_fcnt_en) begin 
    25                                                               if (count == 16'd0) begin 
    26              1                    1184115                         o_cccnt_last_frame = 1'b1 ;
    27                                                                   // stay here for 20 bits
    28                                                               end 
    29                                                               else begin 
    30                                                                   if ((i_cnt_bit_count == 'd6 || i_cnt_bit_count == 'd16) && i_bitcnt_toggle) begin 
    31              1                     107749                             count = count - 1 ;
    32                                                                   end 
    33                                                               end 
    34                                                           end 
    35                                                           else begin                                  // Disabled to load the count value
    36              1                    6184165                     o_cccnt_last_frame = 1'b0 ;
    37                                                               if (!i_regf_CMD_ATTR) begin             // regular 
    38              1                    1821851                         count = i_regf_DATA_LEN + 1 ;       // fixed whether Direct or Broadcast
    39                                                               end
    40                                                               else begin //immediate 
    41                                                                   case (i_regf_DTT) 
    42              1                    1457639                             3'd0 : count = 1 ;
    43              1                    1452957                             3'd1 : count = 2 ;
    44              1                    1443865                             3'd2 : count = 3 ;
    45              1                       7852                             3'd3 : count = 4 ;
    46              1                    ***0***                             3'd4 : count = 5 ;
    47                                                   
    48              1                    ***0***                             3'd5 : count = 2 ;
    49              1                    ***0***                             3'd6 : count = 3 ;
    50              1                    ***0***                             3'd7 : count = 4 ;

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         94        37        57    39.36%

================================Toggle Details================================

Toggle Coverage for instance /CCC_Handler_tb/frame_counter_dut --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                       count[15-3]           0           0        0.00 
                                        count[2-0]           1           1      100.00 
                                   i_bitcnt_toggle           1           1      100.00 
                              i_cnt_bit_count[0-5]           1           1      100.00 
                                        i_fcnt_clk           1           1      100.00 
                                         i_fcnt_en           1           1      100.00 
                                      i_fcnt_rst_n           0           1       50.00 
                                   i_regf_CMD_ATTR           1           1      100.00 
                              i_regf_DATA_LEN[0-1]           1           1      100.00 
                             i_regf_DATA_LEN[2-15]           0           0        0.00 
                                   i_regf_DTT[0-1]           1           1      100.00 
                                     i_regf_DTT[2]           0           0        0.00 
                                o_cccnt_last_frame           1           1      100.00 

Total Node Count     =         47 
Toggled Node Count   =         18 
Untoggled Node Count =         29 

Toggle Coverage      =      39.36% (37 of 94 bins)

=================================================================================
=== Instance: /CCC_Handler_tb/scl_staller_dut
=== Design Unit: work.scl_staller
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%

================================Branch Details================================

Branch Coverage for instance /CCC_Handler_tb/scl_staller_dut

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File staller.v
------------------------------------IF Branch------------------------------------
    14                                   2259622     Count coming in to IF
    14              1                          2       if(~i_stall_rst_n)
    19              1                    1992919       else if(i_stall_flag) begin
    31              1                     266701         else begin 
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    20                                   1992919     Count coming in to IF
    20              1                     107136           if (i_stall_cycles == count) begin
    25              1                    1885783           else begin      
Branch totals: 2 hits of 2 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       1         1         0   100.00%

================================Condition Details================================

Condition Coverage for instance /CCC_Handler_tb/scl_staller_dut --

  File staller.v
----------------Focused Condition View-------------------
Line       20 Item    1  (i_stall_cycles == count)
Condition totals: 1 of 1 input term covered = 100.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
  (i_stall_cycles == count)         Y

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  (i_stall_cycles == count)_0  -                             
  Row   2:          1  (i_stall_cycles == count)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      12        12         0   100.00%

================================Statement Details================================

Statement Coverage for instance /CCC_Handler_tb/scl_staller_dut --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File staller.v
    1                                                module scl_staller(
    2                                                input wire       i_stall_clk ,
    3                                                input wire       i_stall_rst_n,
    4                                                input wire       i_stall_flag,
    5                                                input wire [4:0] i_stall_cycles,
    6                                                output reg       o_stall_done,
    7                                                output reg       o_scl_stall
    8                                                    );
    9                                                    
    10              1                          1      reg [4:0] count = 5'b0 ;
    11                                                   
    12              1                    2259622     always@(posedge i_stall_clk or negedge i_stall_rst_n)
    13                                                begin 
    14                                                 if(~i_stall_rst_n)
    15                                                   begin 
    16              1                          2           o_scl_stall <= 1'b0 ;
    17              1                          2           count <= 5'b0 ;
    18                                                   end
    19                                                 else if(i_stall_flag) begin
    20                                                     if (i_stall_cycles == count) begin
    21              1                     107136                 o_scl_stall <= 1'b0 ;
    22              1                     107136                 count <= 5'b0 ;
    23              1                     107136                 o_stall_done <= 1'b1;
    24                                                      end        
    25                                                     else begin      
    26              1                    1885783                 o_stall_done <= 1'b0 ;
    27              1                    1885783                 count <= count + 5'b1 ;
    28              1                    1885783                 o_scl_stall <= 1'b1 ;
    29                                                     end
    30                                                 end
    31                                                   else begin 
    32              1                     266701             o_stall_done <= 1'b0 ;
    33              1                     266701             o_scl_stall <= 1'b0 ;

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         30        27         3    90.00%

================================Toggle Details================================

Toggle Coverage for instance /CCC_Handler_tb/scl_staller_dut --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                        count[4-0]           1           1      100.00 
                                       i_stall_clk           1           1      100.00 
                               i_stall_cycles[0-1]           1           1      100.00 
                                 i_stall_cycles[2]           0           0        0.00 
                               i_stall_cycles[3-4]           1           1      100.00 
                                      i_stall_flag           1           1      100.00 
                                     i_stall_rst_n           0           1       50.00 
                                       o_scl_stall           1           1      100.00 
                                      o_stall_done           1           1      100.00 

Total Node Count     =         15 
Toggled Node Count   =         13 
Untoggled Node Count =          2 

Toggle Coverage      =      90.00% (27 of 30 bins)

=================================================================================
=== Instance: /CCC_Handler_tb/reg_file_dut
=== Design Unit: work.reg_file
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         9         8         1    88.88%

================================Branch Details================================

Branch Coverage for instance /CCC_Handler_tb/reg_file_dut

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File reg_file.v
------------------------------------IF Branch------------------------------------
    167                                  4628944     Count coming in to IF
    167             1                          2      		if (!i_regf_rst_n)
    262             1                    4628942      		else
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    280                                  4628942     Count coming in to IF
    280             1                     787553      		  		if (DWORD_0_Vector [0] == 1'b1) begin 					  // immediate 
    285             1                    3841389      		  		else begin  	 	 	 	 	 	 	 	 	 										// regular 
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    316                                  4628942     Count coming in to IF
    316             1                     333460      		    if (i_regf_rd_en && !i_regf_wr_en)  // read // enable should be a pulse
    320             1                     881728      		    else if (i_regf_wr_en && !i_regf_rd_en)  // write
                                         3413754     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    326                                  4628942     Count coming in to IF
    326             1                    ***0***      			if (reg_array[409][0] && reg_array[405][1]) //CRCAP1[0] supports hot-join & HJ_CFG[2] enables hot-join
    331             1                    4628942      			else
Branch totals: 1 hit of 2 branches = 50.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       6         2         4    33.33%

================================Condition Details================================

Condition Coverage for instance /CCC_Handler_tb/reg_file_dut --

  File reg_file.v
----------------Focused Condition View-------------------
Line       316 Item    1  (i_regf_rd_en && ~i_regf_wr_en)
Condition totals: 1 of 2 input terms covered = 50.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
  i_regf_rd_en         Y
  i_regf_wr_en         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  i_regf_rd_en_0        -                             
  Row   2:          1  i_regf_rd_en_1        ~i_regf_wr_en                 
  Row   3:          1  i_regf_wr_en_0        i_regf_rd_en                  
  Row   4:    ***0***  i_regf_wr_en_1        i_regf_rd_en                  

----------------Focused Condition View-------------------
Line       320 Item    1  (i_regf_wr_en && ~i_regf_rd_en)
Condition totals: 1 of 2 input terms covered = 50.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
  i_regf_wr_en         Y
  i_regf_rd_en         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  i_regf_wr_en_0        -                             
  Row   2:          1  i_regf_wr_en_1        ~i_regf_rd_en                 
  Row   3:          1  i_regf_rd_en_0        i_regf_wr_en                  
  Row   4:    ***0***  i_regf_rd_en_1        i_regf_wr_en                  

----------------Focused Condition View-------------------
Line       326 Item    1  (reg_array[409][0] && reg_array[405][1])
Condition totals: 0 of 2 input terms covered = 0.00%

         Input Term   Covered  Reason for no coverage   Hint
        -----------  --------  -----------------------  --------------
  reg_array[409][0]         N  '_1' not hit             Hit '_1'
  reg_array[405][1]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  reg_array[409][0]_0   -                             
  Row   2:    ***0***  reg_array[409][0]_1   reg_array[405][1]             
  Row   3:    ***0***  reg_array[405][1]_0   reg_array[409][0]             
  Row   4:    ***0***  reg_array[405][1]_1   reg_array[409][0]             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                     112       110         2    98.21%

================================Statement Details================================

Statement Coverage for instance /CCC_Handler_tb/reg_file_dut --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File reg_file.v
    33                                               module reg_file #(parameter WIDTH = 8 , DEPTH = 2**12 , ADDR = 12 )
    34                                               
    35                                               	( input  wire			            i_regf_clk  		            ,   // clock , connected to the 50mhz clock , input from controller
    36                                               	  input  wire			            i_regf_rst_n	              ,  	// active low reset , input from controller
    37                                               	  input  wire			            i_regf_rd_en 	              ,  	// read data enable , input from controller
    38                                               	  input  wire			            i_regf_wr_en 	              ,  	// write data enable, pulse at the end of the last bit , input from controller
    39                                               	  input  wire  [ADDR-1:0]     i_regf_addr  	              ,  	// adress of the reg file , input from controller
    40                                               	  input  wire  [WIDTH-1:0]    i_regf_data_wr	            ,	  // data write  , input from rx
    41                                               
    42                                               
    43                                               
    44                                               /////////////////////////////////////////// HDR //////////////////////////////////////////
    45                                               	  input wire  [ADDR-1:0]      i_engine_configuration      ,   // location of configuration it has only 2 values either normal conf = 1000 or dummy conf = 900
    46                                               
    47                                               	  output reg  [15:0]          o_frmcnt_data_len 			    ,
    48                                               		output reg  [2:0] 	        o_cccnt_CMD_ATTR 			  	  ,
    49                                               		output reg  [3:0]	          o_engine_TID 	 			    		,	 	
    50                                               		output reg  [7:0]	          o_ccc_CMD  	 	 	 	 	        ,
    51                                               		output reg  [4:0]	          o_cccnt_DEV_INDEX 	 	 	    ,
    52                                               		output reg  [2:0]		        o_frmcnt_DTT  	   	 	      ,
    53                                               		output reg  [2:0]		        o_engine_MODE  		 	 	      ,
    54                                               		output reg  			          o_cccnt_RnW 	 		 		      ,
    55                                               		output reg 				          o_cccnt_WROC 				        ,
    56                                               		output reg 				          o_cccnt_TOC 		 	 	 	      ,
    57                                               		output reg 				          o_engine_CP  		  	 	      ,
    58                                               		output reg 	 	 	 		        o_cccnt_DBP  	 	 	 	 	 	 	 	,
    59                                               		output reg 	 	 	 		        o_cccnt_SRE  	 	 	 	 	 	 	 	,
    60                                               
    61                                               ////////////////////////////////////////////////////////////////////////////////////////////
    62                                               
    63                                               
    64                                               	  output reg                  o_ser_rx_tx		  			      ,
    65                                               	  output reg  [WIDTH-1:0]     o_regf_data_rd    			    ,	// data read   ,  output to tx
    66                                               	  output reg  [WIDTH-1:0]     o_regf_num_frames 	 		    ,	
    67                                               	 
    68                                               	  //outputs for crh    
    69                                               	  output reg  [WIDTH-1:0]     o_crh_CRHDLY	 	 	  			  ,
    70                                               	  output reg  [WIDTH-1:0]     o_crh_getstatus_data 			  ,
    71                                               	  output reg  [WIDTH-1:0]     o_crh_CRCAP2	 	 	  			  ,
    72                                               	  output reg  [WIDTH-1:0]     o_crh_PRECR	 	 	  			    ,
    73                                               	  output reg  [WIDTH-1:0]     o_crh_cfg_reg	 	  			    ,
    74                                               	  output reg  [WIDTH-1:0]     o_crh_tgts_count     			  ,
    75                                               	  output reg  [WIDTH-1:0]     o_regf_ibi_cfg 	     			  ,
    76                                               	  output reg  [WIDTH-1:0]     o_regf_ibi_payload_size_reg ,
    77                                               	  output reg  [WIDTH-1:0]     o_i_ibi_tgt_address 			  ,
    78                                               	  output wire [2:0]           o_regf_hj_cfg     				  ,
    79                                               	  output wire                 o_regf_hj_support 
    80                                               	 
    81                                               	 );
    82                                               
    83                                               
    84                                               //--------------------------------- parameters and defines in RegFile ------------------------------------------	
    85                                               localparam ARBITRATION_REG_ADDRESS = 8'd48; 	
    86                                               localparam IBI_CFG_REG_ADDRESS ='d101;	
    87                                               localparam PAYLOAD_SIZE_REG_ADDRESS ='d102;
    88                                               localparam EVENT_DISABLE_DIRECT_CCC_ADDRESS = 8'd103; // "Event" interrupt "DISEC" Direct location in RegFile 8'h81
    89                                               localparam EVENT_DISABLE_BDCST_CCC_ADDRESS =8'd104; //Disable "Event" interrupt "DISEC" Broadcast location in RegFile 8'h01
    90                                               localparam MDB_ADDRESS = 8'd107; //MDB location in RegFile
    91                                               localparam BDCST_WRITE_ADDRESS = 8'd46; //  write for broadcasring location in RegFile 8'h7E
    92                                               localparam EVENT_DISABLE_BYTE_ADDRESS=10'd392; //Disable Target Events Command Byte location in RegFile
    93                                               
    94                                               //////////////////              CONTROLLER ROLE HANDOFF PARAMETERS              /////////////////
    95                                                localparam BROADCAST_ADDR_REG_FILE        = 9'd46     ; //broadcast address in reg file (7E+w)
    96                                                localparam ARBITRATION_ADDR_REG_FILE      = 9'd48     ; //arbitration address 
    97                                                localparam TARGET_ADDR_REG_FILE           =  9'd0     ; 
    98                                                localparam GETSTATUS_ADDR_REG_FILE        = 9'd387    ; 
    99                                                localparam GETMXDS_ADDR_REG_FILE          = 9'd381    ; 
    100                                               localparam GETCAPS_ADDR_REG_FILE          = 9'd384    ; 
    101                                               localparam DISEC_ADDR_REG_FILE            = 9'd104    ; 
    102                                               localparam ENTAS0_ADDR_REG_FILE           = 9'd393    ;
    103                                               localparam ENTAS1_ADDR_REG_FILE           = 9'd394    ;
    104                                               localparam ENTAS2_ADDR_REG_FILE           = 9'd395    ;
    105                                               localparam ENTAS3_ADDR_REG_FILE           = 9'd396    ;
    106                                               localparam DEFTGTS_ADDR_REG_FILE          = 9'd397    ;
    107                                               localparam GETACCCR_ADDR_REG_FILE         = 9'd389    ;
    108                                               localparam DEF_BYTE_REG_FILE              = 9'd382    ;
    109                                               localparam CRCAPS1_ADDR_REG_FILE          = 9'd385    ;
    110                                               localparam CRHDLY1_ADDR_REG_FILE          = 9'd383    ; 
    111                                               localparam GETSTATUS_LSB_ADDR_REG_FILE    = 9'd390    ;
    112                                               localparam CRCAPS2_ADDR_REG_FILE          = 9'd386    ;
    113                                               localparam PRECR_ADDR_REG_FILE            = 9'd388    ; 
    114                                               localparam CRH_CFG_REG_FILE               = 9'd407    ;
    115                                               localparam TGTS_COUNT_REG_FILE            = 9'd35     ;
    116                                               localparam GETSTATUS_MSB_ADDR_REG_FILE    = 9'd408    ;
    117                                               localparam DISEC_DATA_ADDR_REG_FILE       = 9'd406    ;
    118                                              
    119                                              
    120                                              
    121                                               localparam DUMMY_CONFIGURATION = 12'd450 ;
    122                                              //--------------------------------- ----------------------------------- ------------------------------------------	
    123                                              	
    124                                              
    125                                              
    126                                               reg [WIDTH-1:0] reg_array [DEPTH-1:0] ;  // 32 entry * 8 bits
    127                                               integer I, J ,K ;
    128                                              
    129                                              /////////////////////////////////////////////      HDR     ///////////////////////////////////////////////////////
    130                                              reg [31:0] DWORD_0_Vector ;
    131                                              reg [31:0] DWORD_1_Vector ;
    132                                              
    133             1                     641278     always @(*) begin 
    134             1                     641278     	DWORD_0_Vector [7:0]   = reg_array [i_engine_configuration] ;
    135             1                     641278     	DWORD_0_Vector [15:8]  = reg_array [i_engine_configuration + 1] ;
    136             1                     641278     	DWORD_0_Vector [23:16] = reg_array [i_engine_configuration + 2] ;  
    137             1                     641278     	DWORD_0_Vector [31:24] = reg_array [i_engine_configuration + 3] ;  
    138                                              
    139             1                     641278     	DWORD_1_Vector [7:0]   = reg_array [i_engine_configuration + 4] ;
    140             1                     641278     	DWORD_1_Vector [15:8]  = reg_array [i_engine_configuration + 5] ;
    141             1                     641278     	DWORD_1_Vector [23:16] = reg_array [i_engine_configuration + 6] ;  
    142             1                     641278     	DWORD_1_Vector [31:24] = reg_array [i_engine_configuration + 7] ; 
    143                                              end 
    144                                              
    145                                              //////////////////////////////////////////////////////////////////////////////////////////////////////////////////
    146                                              
    147                                              
    148                                              
    149                                              
    150                                              
    151                                              
    152                                              
    153                                              
    154                                              
    155                                              
    156                                              
    157                                              
    158                                              
    159                                                // Always checking on bit 0 of the frame, but we will only read it in ACK state when the data is Address 
    160                                                //assign o_ser_rx_tx  = reg_array[0][0] ; 
    161                                              
    162             1                     641278     assign o_regf_hj_cfg      = reg_array[405][2:0] ;
    163             1                     641278     assign o_regf_hj_support  = reg_array[409][0]   ;
    164                                              
    165             1                    4628944      always @(posedge i_regf_clk or negedge i_regf_rst_n)
    166                                               	begin: regf_file_always
    167                                               		if (!i_regf_rst_n)
    168                                               			begin
    169                                               				
    170                                               				  /////////////////////////////////////////////      HDR     ///////////////////////////////////////////////////////
    171                                               				  // DWORD0 for Dummy configuration .. that's a fixed configurations that doesn't change so it's made on the reset condition
    172                                               				  // so whenever is needed to excute this dummy configuration the engine just has to give the input "i_engine_configuration" a value equals "DUMMY_CONFIGURATION" value .. say 'd 900
    173             1                          2      				  reg_array[DUMMY_CONFIGURATION]     <= 8'b1000_0001 ;		// 413
    174             1                          2      				  reg_array[DUMMY_CONFIGURATION + 1] <= 8'b1000_1111 ;		// 414
    175             1                          2      				  reg_array[DUMMY_CONFIGURATION + 2] <= 8'b0000_0000 ;		// 415
    176             1                          2      				  reg_array[DUMMY_CONFIGURATION + 3] <= 8'b0001_1000 ;		// 416 
    177                                                        
    178                                                				  //////////////////////////////////////////////////////////////////////////////////////////////////////////////////
    179                                                
    180                                                
    181                                                
    182                                                
    183             1                          2      				  o_regf_data_rd    <= 'b0 ;
    184             1                          2      				  o_regf_num_frames <= 'b0 ;     // editted by nour
    185             1                          2     				  o_regf_ibi_cfg  <= 'b0 ;
    186             1                          2      		   	  o_regf_ibi_payload_size_reg <= 'b0 ;
    187             1                          2      		   		o_i_ibi_tgt_address <= 'b0 ;
    188                                              
    189             1                          2      				reg_array[TARGET_ADDR_REG_FILE]   <= 8'b10101000   	 ; // Target Address , Address[0] = 0 for TX, 1 for RX
    190             1                          2      				reg_array[1]   <= 'b00000010    ; // Number of frames
    191             1                          2      				reg_array[2]   <= 'b00000001  	 ;
    192             1                          2      				reg_array[3]   <= 'b00000010  	 ;
    193             1                          2      				reg_array[4]   <= 'b00000110  	 ;
    194                                              
    195                                              
    196             1                          2      				for (I=5; I < 46 ; I = I +1) // SDR RX Data bytes
    196             2                         82     
    197             1                         82     	 			reg_array[I] <= 'b0 ;
    198                                              
    199             1                          2                for (J=50; J < 381 ; J = J +1) // UNUSED
    199             2                        662     
    200             1                        662                     reg_array[J] <= 'b0 ;
    201                                              
    202             1                          2      				reg_array[46]  <= 'b11111100 ; // 7'h7E broadcast address with rnw = 0 *write*
    203             1                          2      				reg_array[47]  <= 'b11111101 ; // 7'h7E broadcast address with rnw = 1 *read*
    204             1                          2      				reg_array[49]  <= 'b00000111 ; // ENTDAA CCC
    205                                              
    206                                              
    207                                               				//////////// Hot-Join Registers ////////////
    208             1                          2      				reg_array[401] <= 'b00000000     ;   //ENEC CCC
    209             1                          2      				reg_array[402] <= 'b00001011     ;   //ENEC BYTE //including ENINT, ENCR, ENHJ
    210             1                          2      				reg_array[403] <= 'b00000001     ;   //DISEC CCC
    211             1                          2      				reg_array[404] <= 'b00000000     ;   //DISEC BYTE //including DISINT, DISCR, DISHJ
    212                                               				//reg_array[405] <= 'bxxxxx000     ;   //HJ_CFG
    213             1                          2      				reg_array[409] <= 'bxxxxx000  	 ;   //CRCAP1 
    214                                               				//reg_array[404] <= 'bxxxx0x00     ;   //DISEC BYTE //including DISINT, DISCR, DISHJ
    215             1                          2      				reg_array[405] <= 'bxxxxx111     ;   //HJ_CFG
    216                                               				//reg_array[409] <= 'bxxxxx001  	 ;   //CRCAP1 
    217                                              
    218                                              				//////////// IBI Registers ////////////
    219             1                          2     				reg_array[BDCST_WRITE_ADDRESS]<= 'b11111101 ; //'h7E/1 BDCST Write
    220             1                          2      				reg_array[ARBITRATION_REG_ADDRESS]  <= 'b01010011 ; // Arbitration Address [7:1] = h9
    221             1                          2      				reg_array[PAYLOAD_SIZE_REG_ADDRESS] <= 'b00000011 ; // PAYLOAD MAX SIZE
    222             1                          2      				reg_array[EVENT_DISABLE_DIRECT_CCC_ADDRESS] <= 'h81       ; // "Event" interrupt "DISEC" Direct location in RegFile 8'h81
    223             1                          2      				reg_array[EVENT_DISABLE_BDCST_CCC_ADDRESS] <= 'h01; //Disable "Event" interrupt "DISEC" Broadcast location in RegFile 8'h01
    224             1                          2      				reg_array[EVENT_DISABLE_BYTE_ADDRESS] <= 'b00001011 ; // Disable Target Events Command Byte location in RegFile 8'b00001011
    225             1                          2      				reg_array[IBI_CFG_REG_ADDRESS] <= 'b00000001 ; /// Ack + mdb only 
    226                                              
    227                                                            //// controller role registers //////
    228             1                          2                    reg_array[BROADCAST_ADDR_REG_FILE]   <= {7'h7E , 1'b0} ; //broadcast address 7'h7E + W = 8'hFC  
    229             1                          2                    reg_array[GETSTATUS_ADDR_REG_FILE]   <= 'h90 ;
    230             1                          2                    reg_array[GETMXDS_ADDR_REG_FILE]   <= 'h94 ;
    231             1                          2                    reg_array[GETCAPS_ADDR_REG_FILE]   <= 'h95 ; 
    232             1                          2                    reg_array[DISEC_ADDR_REG_FILE]   <= 'h01 ;
    233             1                          2                    reg_array[ENTAS0_ADDR_REG_FILE]   <= 'h02 ;
    234             1                          2                    reg_array[ENTAS1_ADDR_REG_FILE]   <= 'h03 ;
    235             1                          2                    reg_array[ENTAS2_ADDR_REG_FILE]   <= 'h04 ;
    236             1                          2                    reg_array[ENTAS3_ADDR_REG_FILE]   <= 'h05 ;
    237             1                          2                    reg_array[DEFTGTS_ADDR_REG_FILE]   <= 'h08 ;
    238             1                          2                    reg_array[GETACCCR_ADDR_REG_FILE]   <= 'h91 ;
    239             1                          2                    reg_array[DEF_BYTE_REG_FILE]        <= 'h91 ; 
    240             1                          2                    reg_array[DISEC_DATA_ADDR_REG_FILE] <= 'h09 ; //hot join disabled + interrupts disabled
    241                                                             //for testing 
    242             1                          2                    reg_array[ARBITRATION_ADDR_REG_FILE]  <= 'b01010011 ;
    243             1                          2                    reg_array[CRHDLY1_ADDR_REG_FILE] <= 'h02 ;
    244             1                          2                    reg_array[GETSTATUS_LSB_ADDR_REG_FILE] <= 'h02 ;
    245             1                          2                    reg_array[CRCAPS2_ADDR_REG_FILE] <= 'h02 ;
    246             1                          2                    reg_array[PRECR_ADDR_REG_FILE] <= 'h02 ;
    247             1                          2                    reg_array[CRH_CFG_REG_FILE] <= 'h01 ;
    248             1                          2                    reg_array[TGTS_COUNT_REG_FILE] <= 'h02 ;
    249                                              
    250             1                          2                     for (K=454; K< DEPTH; K = K +1) 	 	
    250             2                       7284     
    251             1                       7284                     reg_array[K] <= 'b0 ;
    252                                                             
    253                                                             
    254             1                          2                    o_crh_CRHDLY <= reg_array[CRHDLY1_ADDR_REG_FILE] ;
    255             1                          2                    o_crh_getstatus_data <= reg_array[GETSTATUS_LSB_ADDR_REG_FILE] ;
    256             1                          2                    o_crh_CRCAP2 <= reg_array[CRCAPS2_ADDR_REG_FILE] ;
    257             1                          2                    o_crh_PRECR <= reg_array[PRECR_ADDR_REG_FILE] ;
    258             1                          2                    o_crh_cfg_reg <= reg_array[CRH_CFG_REG_FILE] ;
    259             1                          2                    o_crh_tgts_count <= reg_array[TGTS_COUNT_REG_FILE] ; 
    260                                              
    261                                               			end
    262                                               		else
    263                                               		  begin
    264                                              
    265                                              
    266                                               		  	/////////////////////////////////////////////      HDR     ///////////////////////////////////////////////////////
    267             1                    4628942      		  		o_frmcnt_data_len <= DWORD_1_Vector [31:16] ;
    268                                              
    269             1                    4628942      		  		o_cccnt_CMD_ATTR  <= DWORD_0_Vector [2:0]   ; 
    270             1                    4628942      		  		o_engine_TID 	 	  <= DWORD_0_Vector [6:3]   ;
    271             1                    4628942      		  		o_ccc_CMD  	 	 	  <= DWORD_0_Vector [14:7]  ;
    272             1                    4628942      		  		o_engine_CP  		  <= DWORD_0_Vector [15]    ;
    273             1                    4628942      		  		o_cccnt_DEV_INDEX <= DWORD_0_Vector [20:16] ;
    274             1                    4628942      		  		o_frmcnt_DTT  	  <= DWORD_0_Vector [25:23] ;
    275             1                    4628942      		  		o_engine_MODE  	  <= DWORD_0_Vector [28:26] ;
    276             1                    4628942      		  		o_cccnt_RnW 	 	  <= DWORD_0_Vector [29]    ;
    277             1                    4628942      		  		o_cccnt_WROC 		  <= DWORD_0_Vector [30]    ;
    278             1                    4628942      		  		o_cccnt_TOC 		  <= DWORD_0_Vector [31]    ;
    279                                              
    280                                               		  		if (DWORD_0_Vector [0] == 1'b1) begin 					  // immediate 
    281             1                     787553      		  			o_frmcnt_DTT  	  <= DWORD_0_Vector [25:23] ;
    282             1                     787553      		  			o_cccnt_DBP 	 	 	<= 1'b0 ;
    283             1                     787553      		  			o_cccnt_SRE 	 	 	<= 1'b0 ;
    284                                               		  		end
    285                                               		  		else begin  	 	 	 	 	 	 	 	 	 										// regular 
    286             1                    3841389      		  			o_cccnt_DBP 	 	  <= DWORD_0_Vector [25] ;
    287             1                    3841389      		  			o_cccnt_SRE 	 	  <= DWORD_0_Vector [24] ;
    288             1                    3841389      		  			o_frmcnt_DTT  	  <= 'd0 ;
    289                                               		  		end  
    290                                              
    291             1                    4628942      		  		reg_array [i_engine_configuration - 1] = 8'b0000_0000 ; //zerozzzz location to ba serialized in ZEROS state 
    292                                              
    293                                              			//////////////////////////////////////////////////////////////////////////////////////////////////////////////////
    294                                              
    295                                              
    296                                              
    297                                              
    298                                              
    299                                              
    300                                              
    301             1                    4628942      		    o_crh_CRHDLY <= reg_array[CRHDLY1_ADDR_REG_FILE] ;
    302             1                    4628942                                      o_crh_getstatus_data <= reg_array[GETSTATUS_LSB_ADDR_REG_FILE] ;
    303             1                    4628942                                      o_crh_CRCAP2 <= reg_array[CRCAPS2_ADDR_REG_FILE] ;
    304             1                    4628942                                      o_crh_PRECR <= reg_array[PRECR_ADDR_REG_FILE] ;
    305             1                    4628942                                      o_crh_cfg_reg <= reg_array[CRH_CFG_REG_FILE] ;
    306             1                    4628942                                      o_crh_tgts_count <= reg_array[TGTS_COUNT_REG_FILE] ; 
    307                                                                               
    308                                                                                                        
    309             1                    4628942      		    o_regf_num_frames <= reg_array[1]     ; //editted by nour
    310             1                    4628942     		    o_ser_rx_tx       <= reg_array [0][0] ; //Yaseen's Edit
    311                                              
    312             1                    4628942     		   o_regf_ibi_cfg  <= reg_array[IBI_CFG_REG_ADDRESS];
    313             1                    4628942      		   o_regf_ibi_payload_size_reg <= reg_array[PAYLOAD_SIZE_REG_ADDRESS];
    314             1                    4628942      		   o_i_ibi_tgt_address <= reg_array[ARBITRATION_REG_ADDRESS]; //Arbitrated Address
    315                                              			
    316                                               		    if (i_regf_rd_en && !i_regf_wr_en)  // read // enable should be a pulse
    317                                               			  begin
    318             1                     333460      				o_regf_data_rd <= reg_array [i_regf_addr] ;
    319                                               			  end
    320                                               		    else if (i_regf_wr_en && !i_regf_rd_en)  // write
    321                                               			  begin
    322             1                     881728      			  	reg_array [i_regf_addr] <= i_regf_data_wr ;
    323                                               			  end
    324                                              
    325                                               			//////////// ENHJ/DISHJ Defining-Bits Logic ////////////
    326                                               			if (reg_array[409][0] && reg_array[405][1]) //CRCAP1[0] supports hot-join & HJ_CFG[2] enables hot-join
    327                                               				begin
    328             1                    ***0***      					reg_array[402][3] <= 1'b1 ; //ENEC_BYTE[3]  >> ENHJ=1
    329             1                    ***0***      					reg_array[404][3] <= 1'b0 ; //DISEC_BYTE[3] >> DISHJ=0
    330                                               				end
    331                                               			else
    332                                               				begin
    333             1                    4628942      					reg_array[402][3] <= 1'b0 ; //ENEC_BYTE[3]  >> ENHJ=0
    334             1                    4628942      					reg_array[404][3] <= 1'b1 ; //DISEC_BYTE[3] >> DISHJ=1

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        674       193       481    28.63%

================================Toggle Details================================

Toggle Coverage for instance /CCC_Handler_tb/reg_file_dut --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                             DWORD_0_Vector[31-29]           1           1      100.00 
                             DWORD_0_Vector[28-27]           0           1       50.00 
                             DWORD_0_Vector[26-25]           0           0        0.00 
                             DWORD_0_Vector[24-16]           1           1      100.00 
                                DWORD_0_Vector[15]           0           1       50.00 
                                DWORD_0_Vector[14]           1           1      100.00 
                             DWORD_0_Vector[13-12]           0           0        0.00 
                              DWORD_0_Vector[11-3]           1           1      100.00 
                               DWORD_0_Vector[2-1]           0           0        0.00 
                                 DWORD_0_Vector[0]           1           1      100.00 
                             DWORD_1_Vector[31-18]           0           0        0.00 
                              DWORD_1_Vector[17-0]           1           1      100.00 
                                           I[31-0]           0           0        0.00 
                                           J[31-0]           0           0        0.00 
                                           K[31-0]           0           0        0.00 
                      i_engine_configuration[0-11]           0           0        0.00 
                                  i_regf_addr[0-4]           1           1      100.00 
                                 i_regf_addr[5-11]           0           0        0.00 
                                        i_regf_clk           1           1      100.00 
                               i_regf_data_wr[0-7]           1           1      100.00 
                                      i_regf_rd_en           1           1      100.00 
                                      i_regf_rst_n           0           1       50.00 
                                      i_regf_wr_en           1           1      100.00 
                                      o_ccc_CMD[7]           1           1      100.00 
                                    o_ccc_CMD[6-5]           0           0        0.00 
                                    o_ccc_CMD[4-0]           1           1      100.00 
                             o_cccnt_CMD_ATTR[2-1]           0           0        0.00 
                               o_cccnt_CMD_ATTR[0]           1           1      100.00 
                                       o_cccnt_DBP           0           0        0.00 
                            o_cccnt_DEV_INDEX[4-0]           1           1      100.00 
                                       o_cccnt_RnW           1           1      100.00 
                                       o_cccnt_SRE           1           1      100.00 
                                       o_cccnt_TOC           1           1      100.00 
                                      o_cccnt_WROC           1           1      100.00 
                                 o_crh_CRCAP2[7-0]           0           0        0.00 
                                 o_crh_CRHDLY[7-0]           0           0        0.00 
                                  o_crh_PRECR[7-0]           0           0        0.00 
                                o_crh_cfg_reg[7-0]           0           0        0.00 
                         o_crh_getstatus_data[7-0]           0           0        0.00 
                             o_crh_tgts_count[7-0]           0           0        0.00 
                                       o_engine_CP           0           1       50.00 
                                o_engine_MODE[2-1]           0           1       50.00 
                                  o_engine_MODE[0]           0           0        0.00 
                                 o_engine_TID[3-0]           1           1      100.00 
                                   o_frmcnt_DTT[2]           0           0        0.00 
                                 o_frmcnt_DTT[1-0]           1           1      100.00 
                           o_frmcnt_data_len[15-2]           0           0        0.00 
                            o_frmcnt_data_len[1-0]           1           1      100.00 
                            o_i_ibi_tgt_address[7]           0           0        0.00 
                            o_i_ibi_tgt_address[6]           0           1       50.00 
                            o_i_ibi_tgt_address[5]           0           0        0.00 
                            o_i_ibi_tgt_address[4]           0           1       50.00 
                          o_i_ibi_tgt_address[3-2]           0           0        0.00 
                          o_i_ibi_tgt_address[1-0]           0           1       50.00 
                               o_regf_data_rd[7-0]           1           1      100.00 
                                o_regf_hj_cfg[0-2]           0           0        0.00 
                                 o_regf_hj_support           0           0        0.00 
                               o_regf_ibi_cfg[7-1]           0           0        0.00 
                                 o_regf_ibi_cfg[0]           0           1       50.00 
                  o_regf_ibi_payload_size_reg[7-2]           0           0        0.00 
                  o_regf_ibi_payload_size_reg[1-0]           0           1       50.00 
                            o_regf_num_frames[7-2]           0           0        0.00 
                              o_regf_num_frames[1]           0           1       50.00 
                              o_regf_num_frames[0]           0           0        0.00 
                                       o_ser_rx_tx           0           0        0.00 

Total Node Count     =        337 
Toggled Node Count   =         89 
Untoggled Node Count =        248 

Toggle Coverage      =      28.63% (193 of 674 bins)

=================================================================================
=== Instance: /CCC_Handler_tb/DUT6
=== Design Unit: work.mux
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%

================================Branch Details================================

Branch Coverage for instance /CCC_Handler_tb/DUT6

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File testing_mux.v
------------------------------------IF Branch------------------------------------
    9                                     223626     Count coming in to IF
    9               1                     100001     		if(i_selector) begin
    12              1                     123625     		else begin  
Branch totals: 2 hits of 2 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       3         3         0   100.00%

================================Statement Details================================

Statement Coverage for instance /CCC_Handler_tb/DUT6 --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File testing_mux.v
    1                                                module mux #(parameter WIDTH = 8) (
    2                                                	input wire  [WIDTH-1:0] i_mux_one , i_mux_zero ,
    3                                                	input wire	 	 	    i_selector ,
    4                                                	output reg  [WIDTH-1:0] o_mux_out 
    5                                                
    6                                                	);
    7                                                
    8               1                     223626     	always @(*) begin
    9                                                		if(i_selector) begin
    10              1                     100001     			o_mux_out = i_mux_one ;
    11                                               		end
    12                                               		else begin  
    13              1                     123625     			o_mux_out = i_mux_zero ;

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                          8         6         2    75.00%

================================Toggle Details================================

Toggle Coverage for instance /CCC_Handler_tb/DUT6 --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                      i_mux_one[0]           0           0        0.00 
                                     i_mux_zero[0]           1           1      100.00 
                                        i_selector           1           1      100.00 
                                      o_mux_out[0]           1           1      100.00 

Total Node Count     =          4 
Toggled Node Count   =          3 
Untoggled Node Count =          1 

Toggle Coverage      =      75.00% (6 of 8 bins)

=================================================================================
=== Instance: /CCC_Handler_tb/DUT7
=== Design Unit: work.mux
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%

================================Branch Details================================

Branch Coverage for instance /CCC_Handler_tb/DUT7

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File testing_mux.v
------------------------------------IF Branch------------------------------------
    9                                    1022506     Count coming in to IF
    9               1                     897083     		if(i_selector) begin
    12              1                     125423     		else begin  
Branch totals: 2 hits of 2 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       3         3         0   100.00%

================================Statement Details================================

Statement Coverage for instance /CCC_Handler_tb/DUT7 --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File testing_mux.v
    1                                                module mux #(parameter WIDTH = 8) (
    2                                                	input wire  [WIDTH-1:0] i_mux_one , i_mux_zero ,
    3                                                	input wire	 	 	    i_selector ,
    4                                                	output reg  [WIDTH-1:0] o_mux_out 
    5                                                
    6                                                	);
    7                                                
    8               1                    1022506     	always @(*) begin
    9                                                		if(i_selector) begin
    10              1                     897083     			o_mux_out = i_mux_one ;
    11                                               		end
    12                                               		else begin  
    13              1                     125423     			o_mux_out = i_mux_zero ;

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         50        50         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /CCC_Handler_tb/DUT7 --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                    i_mux_one[0-7]           1           1      100.00 
                                   i_mux_zero[0-7]           1           1      100.00 
                                        i_selector           1           1      100.00 
                                    o_mux_out[7-0]           1           1      100.00 

Total Node Count     =         25 
Toggled Node Count   =         25 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (50 of 50 bins)

=================================================================================
=== Instance: /CCC_Handler_tb/DUT8
=== Design Unit: work.mux
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%

================================Branch Details================================

Branch Coverage for instance /CCC_Handler_tb/DUT8

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File testing_mux.v
------------------------------------IF Branch------------------------------------
    9                                    1054514     Count coming in to IF
    9               1                     900000     		if(i_selector) begin
    12              1                     154514     		else begin  
Branch totals: 2 hits of 2 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       3         3         0   100.00%

================================Statement Details================================

Statement Coverage for instance /CCC_Handler_tb/DUT8 --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File testing_mux.v
    1                                                module mux #(parameter WIDTH = 8) (
    2                                                	input wire  [WIDTH-1:0] i_mux_one , i_mux_zero ,
    3                                                	input wire	 	 	    i_selector ,
    4                                                	output reg  [WIDTH-1:0] o_mux_out 
    5                                                
    6                                                	);
    7                                                
    8               1                    1054514     	always @(*) begin
    9                                                		if(i_selector) begin
    10              1                     900000     			o_mux_out = i_mux_one ;
    11                                               		end
    12                                               		else begin  
    13              1                     154514     			o_mux_out = i_mux_zero ;

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         74        28        46    37.83%

================================Toggle Details================================

Toggle Coverage for instance /CCC_Handler_tb/DUT8 --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                    i_mux_one[0-2]           1           1      100.00 
                                   i_mux_one[3-11]           0           0        0.00 
                                   i_mux_zero[0-4]           1           1      100.00 
                                  i_mux_zero[5-11]           0           0        0.00 
                                        i_selector           1           1      100.00 
                                   o_mux_out[11-5]           0           0        0.00 
                                    o_mux_out[4-0]           1           1      100.00 

Total Node Count     =         37 
Toggled Node Count   =         14 
Untoggled Node Count =         23 

Toggle Coverage      =      37.83% (28 of 74 bins)

=================================================================================
=== Instance: /CCC_Handler_tb/rx_dut
=== Design Unit: work.rx
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        61        53         8    86.88%

================================Branch Details================================

Branch Coverage for instance /CCC_Handler_tb/rx_dut
NOTE: The modification timestamp for source file 'Rx.v' has been altered since compilation.

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File Rx.v
------------------------------------IF Branch------------------------------------
    93                                     92764     Count coming in to IF
    93              1                          2     wire SCL_edges; 
    99              1                      19640     
    102             1                       5854     
                                           67268     All False Count
Branch totals: 4 hits of 4 branches = 100.00%

------------------------------------IF Branch------------------------------------
    116                                 18594456     Count coming in to IF
    116             1                          2        else if ((byte_num == 1) &&  (count_done))
    134             1                     870914     
                                        17723540     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    148                                   870914     Count coming in to CASE
    151             1                     452314     
    176             1                      39336       //  o_ddrccc_error_done   <= 1'b0; 
    204             1                     204208                                 o_ddrccc_pre          <= i_sdahnd_rx_sda;
    249             1                      60320                                
    289             1                      39336                               begin
    358             1                      75400      
    404             1                    ***0***                          if (SCL_edges)
    436             1                    ***0***                      o_ddrccc_pre          <= 1'b0;
Branch totals: 6 hits of 8 branches = 75.00%

------------------------------------IF Branch------------------------------------
    154                                   452314     Count coming in to IF
    154             1                     299241         o_ddrccc_pre          <= 1'bz; //should be editted
    162             1                     153073      //   o_ddrccc_error_done   <= 1'b0; 
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    164                                   153073     Count coming in to IF
    164             1                     116577        end
    168             1                      36496        begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    180                                    39336     Count coming in to IF
    180             1                      19668       
    184             1                       9834         PREAMBLE :          begin
    195             1                       9834                               else 
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    189                                     9834     Count coming in to IF
    189             1                       9834                                //o_ddrccc_pre          <= i_sdahnd_rx_sda;
    191             1                    ***0***                                //rx_mode_done_flag     <= 1'b1;
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    209                                   204208     Count coming in to IF
    209             1                     113100          CRC_PREAMBLE:       begin
    211             1                      91108                   o_crc_en              <= 1'b0; 
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    217                                   204208     Count coming in to IF
    217             1                     102104                                 else if(count == 'd1)
    231             1                     102104                                       count <= count + 1;
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    221                                   102104     Count coming in to IF
    221             1                      12763                     
                                           89341     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    235                                   102104     Count coming in to IF
    235             1                      12763                             end   
                                           89341     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    254                                    60320     Count coming in to IF
    254             1                      30160                                     count <= count + 1; 
    273             1                      30160                                       o_ddrccc_rx_mode_done <= 1'b1;
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    258                                    30160     Count coming in to IF
    258             1                       7540                                       o_crc_data_valid <= 1'b1;
                                           22620     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    276                                    30160     Count coming in to IF
    276             1                       7540                                     end
                                           22620     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    279                                     7540     Count coming in to IF
    279             1                        512                               end
    281             1                       7028     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    322                                    39336     Count coming in to IF
    322             1                      19668      
    341             1                      19668                               
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    326                                    19668     Count coming in to IF
    326             1                       9834                             
                                            9834     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    344                                    19668     Count coming in to IF
    344             1                       9834                               else 
                                            9834     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    346                                     9834     Count coming in to IF
    346             1                    ***0***                                   parity_value_temp['d1 - count] <= i_sdahnd_rx_sda;
    348             1                       9834                                     o_ddrccc_rx_mode_done <= 1'b1;  
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    363                                    75400     Count coming in to IF
    363             1                      37700                              //count <= 'b0;
    380             1                      37700                                if(count == 'd4) 
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    367                                    37700     Count coming in to IF
    367             1                       7540                                begin
                                           30160     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    383                                    37700     Count coming in to IF
    383             1                       7540                       en <= 'b0;
    394             1                       7540                     end
                                           22620     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    387                                     7540     Count coming in to IF
    387             1                        263                                          o_ddrccc_error<=1'b1;
    389             1                       7277                    
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    407                                  ***0***     Count coming in to IF
    407             1                    ***0***                               /*if(!i_sdahnd_rx_sda)
    413             1                    ***0***                            o_ddrccc_rx_mode_done <= 1'b0; 
    424             1                    ***0***                              o_ddrccc_rx_mode_done <= 1'b1; 
                                         ***0***     All False Count
Branch totals: 0 hits of 4 branches = 0.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                      22        18         4    81.81%

================================Condition Details================================

Condition Coverage for instance /CCC_Handler_tb/rx_dut --
NOTE: The modification timestamp for source file 'Rx.v' has been altered since compilation.

  File Rx.v
----------------Focused Condition View-------------------
Line       99 Item    1  (~byte_num && count_done)
Condition totals: 2 of 2 input terms covered = 100.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
    byte_num         Y
  count_done         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  byte_num_0            count_done                    
  Row   2:          1  byte_num_1            -                             
  Row   3:          1  count_done_0          ~byte_num                     
  Row   4:          1  count_done_1          ~byte_num                     

----------------Focused Condition View-------------------
Line       102 Item    1  (byte_num && count_done)
Condition totals: 2 of 2 input terms covered = 100.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
    byte_num         Y
  count_done         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  byte_num_0            -                             
  Row   2:          1  byte_num_1            count_done                    
  Row   3:          1  count_done_0          byte_num                      
  Row   4:          1  count_done_1          byte_num                      

----------------Focused Condition View-------------------
Line       184 Item    1  (count == 1)
Condition totals: 1 of 1 input term covered = 100.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
  (count == 1)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (count == 1)_0        -                             
  Row   2:          1  (count == 1)_1        -                             

----------------Focused Condition View-------------------
Line       189 Item    1  (crc_pre_calc != crc_pre_temp)
Condition totals: 0 of 1 input term covered = 0.00%

                      Input Term   Covered  Reason for no coverage   Hint
                     -----------  --------  -----------------------  --------------
  (crc_pre_calc != crc_pre_temp)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                        Non-masking condition(s)      
 ---------  ---------  --------------------              -------------------------     
  Row   1:    ***0***  (crc_pre_calc != crc_pre_temp)_0  -                             
  Row   2:          1  (crc_pre_calc != crc_pre_temp)_1  -                             

----------------Focused Condition View-------------------
Line       221 Item    1  (count == 7)
Condition totals: 1 of 1 input term covered = 100.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
  (count == 7)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (count == 7)_0        -                             
  Row   2:          1  (count == 7)_1        -                             

----------------Focused Condition View-------------------
Line       235 Item    1  (count == 7)
Condition totals: 1 of 1 input term covered = 100.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
  (count == 7)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (count == 7)_0        -                             
  Row   2:          1  (count == 7)_1        -                             

----------------Focused Condition View-------------------
Line       258 Item    1  (count == 3)
Condition totals: 1 of 1 input term covered = 100.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
  (count == 3)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (count == 3)_0        -                             
  Row   2:          1  (count == 3)_1        -                             

----------------Focused Condition View-------------------
Line       276 Item    1  (count == 3)
Condition totals: 1 of 1 input term covered = 100.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
  (count == 3)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (count == 3)_0        -                             
  Row   2:          1  (count == 3)_1        -                             

----------------Focused Condition View-------------------
Line       279 Item    1  ((token_value_temp[3:1] == 6) && ~i_sdahnd_rx_sda)
Condition totals: 2 of 2 input terms covered = 100.00%

                    Input Term   Covered  Reason for no coverage   Hint
                   -----------  --------  -----------------------  --------------
  (token_value_temp[3:1] == 6)         Y
               i_sdahnd_rx_sda         Y

     Rows:       Hits  FEC Target                      Non-masking condition(s)      
 ---------  ---------  --------------------            -------------------------     
  Row   1:          1  (token_value_temp[3:1] == 6)_0  -                             
  Row   2:          1  (token_value_temp[3:1] == 6)_1  ~i_sdahnd_rx_sda              
  Row   3:          1  i_sdahnd_rx_sda_0               (token_value_temp[3:1] == 6)  
  Row   4:          1  i_sdahnd_rx_sda_1               (token_value_temp[3:1] == 6)  

----------------Focused Condition View-------------------
Line       326 Item    1  (count == 1)
Condition totals: 1 of 1 input term covered = 100.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
  (count == 1)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (count == 1)_0        -                             
  Row   2:          1  (count == 1)_1        -                             

----------------Focused Condition View-------------------
Line       344 Item    1  (count == 1)
Condition totals: 1 of 1 input term covered = 100.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
  (count == 1)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (count == 1)_0        -                             
  Row   2:          1  (count == 1)_1        -                             

----------------Focused Condition View-------------------
Line       346 Item    1  ((parity_value_temp[1] == parity_value_calc[1]) && (i_sdahnd_rx_sda == parity_value_calc[0]))
Condition totals: 0 of 2 input terms covered = 0.00%

                                      Input Term   Covered  Reason for no coverage   Hint
                                     -----------  --------  -----------------------  --------------
  (parity_value_temp[1] == parity_value_calc[1])         N  No hits                  Hit '_0' and '_1'
       (i_sdahnd_rx_sda == parity_value_calc[0])         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                                        Non-masking condition(s)      
 ---------  ---------  --------------------                              -------------------------     
  Row   1:    ***0***  (parity_value_temp[1] == parity_value_calc[1])_0  -                             
  Row   2:    ***0***  (parity_value_temp[1] == parity_value_calc[1])_1  (i_sdahnd_rx_sda == parity_value_calc[0])
  Row   3:    ***0***  (i_sdahnd_rx_sda == parity_value_calc[0])_0       (parity_value_temp[1] == parity_value_calc[1])
  Row   4:    ***0***  (i_sdahnd_rx_sda == parity_value_calc[0])_1       (parity_value_temp[1] == parity_value_calc[1])

----------------Focused Condition View-------------------
Line       367 Item    1  (count == 4)
Condition totals: 1 of 1 input term covered = 100.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
  (count == 4)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (count == 4)_0        -                             
  Row   2:          1  (count == 4)_1        -                             

----------------Focused Condition View-------------------
Line       383 Item    1  (count == 4)
Condition totals: 1 of 1 input term covered = 100.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
  (count == 4)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (count == 4)_0        -                             
  Row   2:          1  (count == 4)_1        -                             

----------------Focused Condition View-------------------
Line       387 Item    1  ((CRC_value_temp[4:1] == i_crc_value[4:1]) && (i_sdahnd_rx_sda == i_crc_value[0]))
Condition totals: 2 of 2 input terms covered = 100.00%

                                 Input Term   Covered  Reason for no coverage   Hint
                                -----------  --------  -----------------------  --------------
  (CRC_value_temp[4:1] == i_crc_value[4:1])         Y
        (i_sdahnd_rx_sda == i_crc_value[0])         Y

     Rows:       Hits  FEC Target                                   Non-masking condition(s)      
 ---------  ---------  --------------------                         -------------------------     
  Row   1:          1  (CRC_value_temp[4:1] == i_crc_value[4:1])_0  -                             
  Row   2:          1  (CRC_value_temp[4:1] == i_crc_value[4:1])_1  (i_sdahnd_rx_sda == i_crc_value[0])
  Row   3:          1  (i_sdahnd_rx_sda == i_crc_value[0])_0        (CRC_value_temp[4:1] == i_crc_value[4:1])
  Row   4:          1  (i_sdahnd_rx_sda == i_crc_value[0])_1        (CRC_value_temp[4:1] == i_crc_value[4:1])

----------------Focused Condition View-------------------
Line       394 Item    1  (count == 0)
Condition totals: 1 of 1 input term covered = 100.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
  (count == 0)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (count == 0)_0        -                             
  Row   2:          1  (count == 0)_1        -                             

----------------Focused Condition View-------------------
Line       424 Item    1  (count == 37)
Condition totals: 0 of 1 input term covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  (count == 37)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (count == 37)_0       -                             
  Row   2:    ***0***  (count == 37)_1       -                             


Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                     19        19         0   100.00%

================================Expression Details================================

Expression Coverage for instance /CCC_Handler_tb/rx_dut --
NOTE: The modification timestamp for source file 'Rx.v' has been altered since compilation.

  File Rx.v
-----------Focused Expression View (Bimodal)------------
Line       65 Item    1  (((data_paritychecker[15] ^ data_paritychecker[13]) ^ (data_paritychecker[11] ^ data_paritychecker[9])) ^ ((data_paritychecker[7] ^ data_paritychecker[5]) ^ (data_paritychecker[3] ^ data_paritychecker[1])))
Expression totals: 8 of 8 input terms covered = 100.00%

                Input Term   Covered  Reason for no coverage                  Hint
               -----------  --------  --------------------------------------  --------------
    data_paritychecker[15]         Y
    data_paritychecker[13]         Y
    data_paritychecker[11]         Y
     data_paritychecker[9]         Y
     data_paritychecker[7]         Y
     data_paritychecker[5]         Y
     data_paritychecker[3]         Y
     data_paritychecker[1]         Y

    Rows:   Hits(->0)   Hits(->1)  FEC Target                  Non-masking condition(s)           

---------  ----------  ----------  --------------------        -------------------------          
 Row   1:           1           0  data_paritychecker[15]_0    -                                  
 Row   2:           0           1  data_paritychecker[15]_1    -                                  
 Row   3:           1           1  data_paritychecker[13]_0    -                                  
 Row   4:           1           0  data_paritychecker[13]_1    -                                  
 Row   5:           1           1  data_paritychecker[11]_0    -                                  
 Row   6:           1           0  data_paritychecker[11]_1    -                                  
 Row   7:           1           1  data_paritychecker[9]_0     -                                  
 Row   8:           1           0  data_paritychecker[9]_1     -                                  
 Row   9:           1           1  data_paritychecker[7]_0     -                                  
Row   10:           0           1  data_paritychecker[7]_1     -                                  
Row   11:           1           0  data_paritychecker[5]_0     -                                  
Row   12:           1           1  data_paritychecker[5]_1     -                                  
Row   13:           1           1  data_paritychecker[3]_0     -                                  
Row   14:           1           0  data_paritychecker[3]_1     -                                  
Row   15:           1           0  data_paritychecker[1]_0     -                                  
Row   16:           1           1  data_paritychecker[1]_1     -                                  

-----------Focused Expression View (Bimodal)------------
Line       66 Item    1  ((data_paritychecker[14] ^ ((data_paritychecker[12] ^ data_paritychecker[10]) ^ (data_paritychecker[8] ^ data_paritychecker[6]))) ^ ((data_paritychecker[4] ^ data_paritychecker[2]) ^ ~data_paritychecker[0]))
Expression totals: 8 of 8 input terms covered = 100.00%

                Input Term   Covered  Reason for no coverage                  Hint
               -----------  --------  --------------------------------------  --------------
    data_paritychecker[14]         Y
    data_paritychecker[12]         Y
    data_paritychecker[10]         Y
     data_paritychecker[8]         Y
     data_paritychecker[6]         Y
     data_paritychecker[4]         Y
     data_paritychecker[2]         Y
     data_paritychecker[0]         Y

    Rows:   Hits(->0)   Hits(->1)  FEC Target                  Non-masking condition(s)           

---------  ----------  ----------  --------------------        -------------------------          
 Row   1:           1           1  data_paritychecker[14]_0    -                                  
 Row   2:           1           0  data_paritychecker[14]_1    -                                  
 Row   3:           0           1  data_paritychecker[12]_0    -                                  
 Row   4:           1           0  data_paritychecker[12]_1    -                                  
 Row   5:           0           1  data_paritychecker[10]_0    -                                  
 Row   6:           1           0  data_paritychecker[10]_1    -                                  
 Row   7:           0           1  data_paritychecker[8]_0     -                                  
 Row   8:           1           0  data_paritychecker[8]_1     -                                  
 Row   9:           1           1  data_paritychecker[6]_0     -                                  
Row   10:           1           0  data_paritychecker[6]_1     -                                  
Row   11:           1           1  data_paritychecker[4]_0     -                                  
Row   12:           1           0  data_paritychecker[4]_1     -                                  
Row   13:           1           1  data_paritychecker[2]_0     -                                  
Row   14:           1           0  data_paritychecker[2]_1     -                                  
Row   15:           1           1  data_paritychecker[0]_0     -                                  
Row   16:           1           0  data_paritychecker[0]_1     -                                  

----------------Focused Expression View-----------------
Line       69 Item    1  (count == 7)
Expression totals: 1 of 1 input term covered = 100.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
  (count == 7)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (count == 7)_0        -                             
  Row   2:          1  (count == 7)_1        -                             

----------------Focused Expression View-----------------
Line       71 Item    1  (i_sclgen_scl_pos_edge || i_sclgen_scl_neg_edge)
Expression totals: 2 of 2 input terms covered = 100.00%

             Input Term   Covered  Reason for no coverage   Hint
            -----------  --------  -----------------------  --------------
  i_sclgen_scl_pos_edge         Y
  i_sclgen_scl_neg_edge         Y

     Rows:       Hits  FEC Target               Non-masking condition(s)      
 ---------  ---------  --------------------     -------------------------     
  Row   1:          1  i_sclgen_scl_pos_edge_0  ~i_sclgen_scl_neg_edge        
  Row   2:          1  i_sclgen_scl_pos_edge_1  -                             
  Row   3:          1  i_sclgen_scl_neg_edge_0  ~i_sclgen_scl_pos_edge        
  Row   4:          1  i_sclgen_scl_neg_edge_1  ~i_sclgen_scl_pos_edge        


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      90        77        13    85.55%

================================Statement Details================================

Statement Coverage for instance /CCC_Handler_tb/rx_dut --
NOTE: The modification timestamp for source file 'Rx.v' has been altered since compilation.

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File Rx.v
    1                                                /*//////////////////////////////////////////////////////////////////////////////////
    2                                                ==================================================================================
    3                                                 MIXEL GP 2024 LIBRARY
    4                                                 Copyright (c) 2023 Mixel, Inc.  All Rights Reserved.
    5                                                 CONFIDENTIAL AND PROPRIETARY SOFTWARE/DATA OF MIXEL and ASU 2024 GP, INC.
    6                                                
    7                                                 Authors: Omar Maghraby & Laila Tamer 
    8                                                 
    9                                                 Revision: 
    10                                               
    11                                                Version : 1.0
    12                                               
    13                                                Create Date: 
    14                                                Design Name:  
    15                                                Module Name:  
    16                                               
    17                                               ==================================================================================
    18                                               
    19                                                 STATEMENT OF USE
    20                                               
    21                                                 This information contains confidential and proprietary information of MIXEL.
    22                                                 No part of this information may be reproduced, transmitted, transcribed,
    23                                                 stored in a retrieval system, or translated into any human or computer
    24                                                 language, in any form or by any means, electronic, mechanical, magnetic,
    25                                                 optical, chemical, manual, or otherwise, without the prior written permission
    26                                                 of MIXEL.  This information was prepared for Garduation Project purpose and is for
    27                                                 use by MIXEL Engineers only.  MIXEL and ASU 2023 GP reserves the right 
    28                                                 to make changes in the information at any time and without notice.
    29                                               
    30                                               ==================================================================================
    31                                               //////////////////////////////////////////////////////////////////////////////////*/
    32                                               
    33                                               module RX (
    34                                               
    35                                               input                     i_sys_clk,
    36                                               input                     i_sys_rst,
    37                                               input                     i_sclgen_scl,
    38                                               input                     i_sclgen_scl_pos_edge,
    39                                               input                     i_sclgen_scl_neg_edge,
    40                                               input                     i_ddrccc_rx_en,
    41                                               input                     i_sdahnd_rx_sda,
    42                                               //input     [4:0]           i_bitcnt_rx_bit_count,
    43                                               input        [3:0]        i_ddrccc_rx_mode,
    44                                               input        [4:0]        i_crc_value,
    45                                               input                     i_crc_valid,
    46                                               
    47                                               
    48                                               output  reg  [7:0]        o_regfcrc_rx_data_out,
    49                                               output  reg               o_ddrccc_rx_mode_done,
    50                                               output  reg               o_ddrccc_pre,
    51                                               output  reg               o_ddrccc_error,
    52                                               output  reg               o_crc_en,                 
    53                                               output  reg               o_crc_data_valid,
    54                                               output  reg               o_crc_last_byte
    55                                               //output  reg               o_ddrccc_error_done
    56                                               );
    57                                               
    58                                               
    59                                               
    60                                               
    61                                               
    62                                               
    63                                               
    64                                               
    65              1                      19098     /////////////////////////////////rx modes/////////////////////////////////
    66              1                      19098     localparam [3:0]     
    67                                                                    PREAMBLE            = 4'b0000  ,
    68                                                                    CRC_PREAMBLE        = 4'b0001  ,  
    69              1                     209302                          DESERIALIZING_BYTE  = 4'b0011  ,                   
    70                                                                    CHECK_TOKEN         = 4'b0101  ,
    71              1                   18594456                          CHECK_PAR_VALUE     = 4'b0110  ,
    72                                                                    CHECK_CRC_VALUE     = 4'b0111  ,
    73                                                                    ERROR               = 4'b1111  ;
    74                                               
    75                                               
    76                                               
    77                                               ////////////////////////////////////////////////////////////////////////////
    78                                               
    79                                               
    80                                               reg [5:0]  count;
    81                                               wire        count_done;
    82                                               reg [15:0] data_paritychecker;
    83                                               reg        byte_num;
    84                                               reg        en;
    85                                               
    86                                               reg [7:0] o_regfcrc_rx_data_out_temp;
    87                                               reg [3:0] token_value_temp;
    88                                               reg [1:0] parity_value_temp;
    89                                               reg [4:0] CRC_value_temp;
    90                                               reg [1:0] crc_pre_temp;
    91              1                      92764     wire [1:0] parity_value_calc;
    92                                               
    93                                               wire SCL_edges; 
    94                                               
    95                                               //////////////////////////////parity calc////////////////////////////////////
    96              1                          2     
    97                                                assign parity_value_calc[1] =  data_paritychecker[15]^data_paritychecker[13]^data_paritychecker[11]^data_paritychecker[9]^data_paritychecker[7]^data_paritychecker[5]^data_paritychecker[3]^data_paritychecker[1] ;     
    98                                                assign parity_value_calc[0] =  data_paritychecker[14]^data_paritychecker[12]^data_paritychecker[10]^data_paritychecker[8]^data_paritychecker[6]^data_paritychecker[4]^data_paritychecker[2]^data_paritychecker[0]^1'b1 ; 
    99                                               
    100             1                      19640     
    101                                              assign count_done = (count==7)? 1'b1:1'b0 ;
    102                                              
    103             1                       5854     assign SCL_edges = (i_sclgen_scl_pos_edge || i_sclgen_scl_neg_edge);
    104                                              
    105                                              
    106                                              parameter crc_pre_calc = 2'b01;
    107                                              
    108                                              
    109                                              ////////////////////////////// Registering data bytes for parity check ////////////////////////////////////
    110                                              
    111                                              /*
    112                                              always @(*)  
    113             1                   18594456     begin
    114                                                 if ((byte_num == 0) && (count_done))
    115                                                  data_paritychecker[15:8] = o_regfcrc_rx_data_out_temp;
    116                                                 else if ((byte_num == 1) &&  (count_done))
    117                                                  data_paritychecker[7 :0]  = o_regfcrc_rx_data_out_temp;
    118                                                 //else
    119             1                          2        //data_paritychecker = 0; ////////////////////////////to be revisit 
    120             1                          2     
    121             1                          2     
    122             1                          2     end
    123             1                          2     */
    124             1                          2     always @(posedge i_sys_clk or negedge i_sys_rst)  
    125             1                          2     begin
    126             1                          2       if(!i_sys_rst)
    127             1                          2     
    128                                                begin
    129                                                  data_paritychecker <= 'b0;
    130                                                end
    131                                              
    132                                                else if ((byte_num == 0) && (count_done))
    133                                                 data_paritychecker[15:8] = o_regfcrc_rx_data_out_temp;
    134                                              
    135                                                else if ((byte_num == 1) &&  (count_done))
    136             1                     870914        data_paritychecker[7 :0]  = o_regfcrc_rx_data_out_temp;
    137             1                     870914     
    138                                              
    139             1                     870914     end
    140                                              
    141                                              
    142                                              
    143                                              
    144             1                     870914     
    145             1                     870914     
    146             1                     870914     always @(posedge i_sys_clk or negedge i_sys_rst) 
    147                                              begin
    148                                              
    149                                                if (!i_sys_rst) 
    150                                                 begin
    151                                              
    152             1                     452314         o_regfcrc_rx_data_out <= 8'd0;  
    153                                                  o_ddrccc_rx_mode_done <= 1'b0;
    154                                                  o_ddrccc_pre          <= 1'bz; //should be editted
    155                                                  o_ddrccc_error        <= 1'b0;
    156                                                  o_crc_en              <= 1'b0;   
    157                                                  count                 <= 'b0;
    158                                                  byte_num              <= 1'b0;
    159             1                     299241       en <= 'b0;
    160             1                     299241        o_crc_data_valid      <=  'b0;
    161                                               // parity_value_temp     <= 1'b0;
    162                                               //   o_ddrccc_error_done   <= 1'b0; 
    163                                              
    164                                                 end
    165             1                     116577     
    166             1                     116577     
    167                                                else if (i_ddrccc_rx_en) 
    168             1                      36496        begin
    169                                                  o_regfcrc_rx_data_out <= 8'd0;  
    170             1                     153073         o_ddrccc_rx_mode_done <= 1'b0;
    171             1                     153073         //o_ddrccc_pre          <= 1'bz;   //should be editted
    172                                                  o_ddrccc_error        <= 1'b0;
    173                                                  //rx_mode_done_flag     <= 1'b0;
    174                                                 // parity_value_temp     <= 1'b0;
    175                                                 // o_crc_data_valid      <= 1'b0;
    176                                                //  o_ddrccc_error_done   <= 1'b0; 
    177             1                      39336       o_crc_en <= 'b0;
    178             1                      39336       o_crc_data_valid <= 'b0;
    179                                                o_crc_last_byte <= 'b0;
    180                                                
    181                                                 case(i_ddrccc_rx_mode) 
    182             1                      19668       
    183                                                
    184                                                  PREAMBLE :          begin
    185                                                                        count                   <= 'b0;
    186             1                       9834                   
    187             1                       9834                              if (SCL_edges)
    188                                                                        begin
    189                                                                         //o_ddrccc_pre          <= i_sdahnd_rx_sda;
    190             1                       9834                                //o_ddrccc_rx_mode_done <= 1'b1;
    191                                                                         //rx_mode_done_flag     <= 1'b1;
    192             1                    ***0***                                byte_num               <= 1'b0;
    193                                                                         count                  <= 'b0;
    194                                                                        end
    195                                                                        else 
    196                                                                        begin
    197             1                       9834                   if (!en) begin       // to initialize the shift_reg in crc with poly at the beginning
    198             1                       9834                     o_crc_en <= 'b1;
    199                                                              o_crc_last_byte <= 'b1;
    200                                                            end
    201                                                            else o_crc_en <= 'b0;
    202                                                            
    203                                                                          o_ddrccc_rx_mode_done <= 1'b1;
    204                                                                          o_ddrccc_pre          <= i_sdahnd_rx_sda;
    205                                                                          end
    206             1                     204208                             end
    207             1                     204208                 
    208                                                          
    209                                                   CRC_PREAMBLE:       begin
    210             1                     113100                                 o_ddrccc_rx_mode_done <= 'b0;
    211                                                            o_crc_en              <= 1'b0; 
    212             1                      91108     
    213                                                                          if(SCL_edges)
    214                                                                              begin
    215                                                                                crc_pre_temp ['d1 - count] <= i_sdahnd_rx_sda;
    216                                                                              end
    217                                                                          else if(count == 'd1)
    218                                                                              begin
    219                                                                                  o_ddrccc_rx_mode_done <= 'b1;
    220             1                     102104                                         count <= 'b0;
    221                                                              
    222                                              
    223             1                      12763                                   if((crc_pre_calc[1] == crc_pre_temp) && (crc_pre_calc[0] == i_sdahnd_rx_sda) )
    224             1                      12763                                         o_ddrccc_error<=1'b0;
    225             1                      12763                                       else
    226             1                      12763                                         o_ddrccc_error<=1'b1;
    227                                                                              end
    228                                              
    229                                                                          else
    230                                                                              begin
    231                                                                                count <= count + 1;
    232                                                                                crc_pre_temp['d1 - count] <= i_sdahnd_rx_sda;  
    233             1                     102104                                     end
    234             1                     102104                                 
    235                                                                      end   
    236                                              
    237                                              
    238                                                    DESERIALIZING_BYTE: begin
    239             1                      12763                                
    240             1                      12763                                 o_ddrccc_rx_mode_done <= 1'b0;
    241                                                                          o_ddrccc_pre <= 'bz;
    242                                                            
    243                                                            if (!en)
    244                                                              o_crc_en <= 'b0;
    245                                                            else
    246                                                              o_crc_en <= 'b1;
    247                                                            
    248                                                                        
    249                                                                         
    250                                                                          
    251             1                      60320                                 if(SCL_edges)
    252             1                      60320                                    begin
    253                                                                        
    254                                                                              count <= count + 1; 
    255                                                                              if(count == 'd7)
    256             1                      30160                                     begin
    257                                                                                count <= 'b0;
    258                                                                                o_crc_data_valid <= 1'b1;
    259                                                                                o_regfcrc_rx_data_out <= o_regfcrc_rx_data_out_temp;
    260                                                                                byte_num <= 'b1;
    261             1                       7540                      // o_crc_en <= 'b0;
    262                                                                              end
    263                                                                             end
    264                                              
    265                                                                          else 
    266                                                                           begin
    267                                                                            o_ddrccc_rx_mode_done <= 1'b0;
    268                                                                            o_regfcrc_rx_data_out_temp['d7 - count] <= i_sdahnd_rx_sda;
    269                                                                            if(count == 'd7)                    
    270                                                                             begin
    271                                                                                
    272                                                              //  o_crc_data_valid <= 'b1;
    273                                                                                o_ddrccc_rx_mode_done <= 1'b1;
    274                                                                en <= 'b1;
    275             1                      30160                        
    276                                                                              end
    277             1                       7540     
    278             1                       7540                                 end
    279                                                                        end
    280             1                        512     
    281                                              
    282             1                       7028     
    283                                                  CHECK_TOKEN :       begin
    284                                                                    
    285                                                           o_crc_en <= 'b1;
    286                                                                       o_ddrccc_rx_mode_done <= 1'b0;
    287                                              
    288                                                                       if(SCL_edges)
    289                                                                        begin
    290                                                                          count <= count + 1'b1;
    291                                                                          
    292                                                                          if(count == 'd3)
    293                                                                            begin
    294                                                                             
    295                                                                              count <= 'b0; 
    296                                              
    297                                                                           /*  if(token_value_temp != 4'hC)
    298                                                                                o_ddrccc_error<=1'b1;
    299                                                                              else
    300                                                                                o_ddrccc_error<=1'b0;*/
    301                                                                                
    302                                              
    303                                                                            end 
    304                                                                        
    305                                                                        end
    306                                              
    307                                                                        else 
    308                                                                        begin
    309                                                                            token_value_temp['d3 - count] <= i_sdahnd_rx_sda;
    310                                                                            if(count == 'd3) begin
    311                                                                              o_ddrccc_rx_mode_done <= 1'b1;
    312                                                              o_crc_data_valid <= 'b0;
    313                                                              if((token_value_temp [3:1]== 'b110)  && (i_sdahnd_rx_sda== 'b0))
    314                                                                                o_ddrccc_error<=1'b0;
    315                                                                              else
    316                                                                                o_ddrccc_error<=1'b1;
    317                                                              end
    318                                                              
    319                                                                          
    320             1                      39336                               end
    321                                                                      end 
    322                                               
    323                                                  CHECK_PAR_VALUE :    
    324             1                      19668                             begin
    325                                                                       //count <= 'b0;
    326                                                                      
    327                                                                       o_ddrccc_rx_mode_done <= 1'b0;
    328                                              
    329             1                       9834                              if(SCL_edges)
    330                                                                        begin
    331                                                                          count <= count + 1'b1;
    332                                                                          
    333                                                                          if(count == 'd1)
    334                                                                            begin
    335                                                                             
    336                                                                              count <= 'b0; 
    337                                              
    338                                                                                                      
    339                                              
    340                                                                            end 
    341                                                                        
    342                                                                        end
    343             1                      19668     
    344                                                                        else 
    345             1                       9834                               begin
    346                                                                            parity_value_temp['d1 - count] <= i_sdahnd_rx_sda;
    347             1                    ***0***                                   if(count == 'd1 ) begin
    348                                                                              o_ddrccc_rx_mode_done <= 1'b1;  
    349             1                       9834                                if((parity_value_temp [1]== parity_value_calc[1] )  && (i_sdahnd_rx_sda== parity_value_calc[0]))
    350                                                                                o_ddrccc_error<=1'b0;
    351                                                                              else
    352                                                                                o_ddrccc_error<=1'b1;
    353                                                              end
    354                                                              
    355                                                                          
    356                                                                        end
    357                                                                      end 
    358                                               
    359                                               
    360                                               
    361                                                  CHECK_CRC_VALUE :   begin
    362                                              
    363                                                                       //count <= 'b0;
    364                                                                       //o_crc_en<=1'b1;
    365             1                      37700     
    366                                                                       if(SCL_edges)
    367                                                                         begin
    368                                                                            count <= count + 1'b1;   
    369             1                       7540                                   
    370                                                                            if(count == 'd4)
    371                                                                              begin
    372                                                                               count <= 'b0;
    373                                                                      
    374                                                                               end 
    375                                                                         end
    376                                                                        
    377                                                                        else 
    378                                                                         begin
    379                                                                         CRC_value_temp['d4 - count] <= i_sdahnd_rx_sda;
    380                                                                         if(count == 'd4) 
    381                                                              begin
    382             1                      37700                                       o_ddrccc_rx_mode_done <= 1'b1;
    383                                                                en <= 'b0;
    384                                                                if((CRC_value_temp[4:1] == i_crc_value[4:1] )  && (i_sdahnd_rx_sda ==i_crc_value[0]))    
    385             1                       7540                                          o_ddrccc_error<=1'b0;                  //TO BE IDETED// //IMPORTAANNTT//
    386             1                       7540                                       else
    387                                                                                   o_ddrccc_error<=1'b1;
    388             1                        263                                      end
    389                                                             
    390             1                       7277                      
    391                                                            else if (count == 'd0) begin
    392                                                              o_crc_last_byte <= 'b1;
    393                                                              o_crc_en<=1'b1;
    394                                                              end
    395             1                       7540                                              
    396             1                       7540                                end
    397                                                                       
    398                                                                      end
    399                                              
    400                                              
    401                                                    ERROR:        begin                              //error state: to be revisit during target design//
    402                                                                   
    403                                              
    404                                                                   if (SCL_edges)
    405                                                                    begin
    406                                                                        count <= count + 1'b1;
    407                                                                        /*if(!i_sdahnd_rx_sda)
    408                                                                         count <=1'b0;*/
    409             1                    ***0***                           end
    410                                                                   else if (!i_sdahnd_rx_sda)
    411                                                                    begin 
    412                                                                  
    413                                                                     o_ddrccc_rx_mode_done <= 1'b0; 
    414                                                                   //  o_ddrccc_error_done<=1'b0;
    415                                                                     count <= 'b0;
    416             1                    ***0***                           end    
    417                                                                
    418             1                    ***0***     
    419                                              
    420                                                                 
    421                                                                   else if (count=='d37)
    422                                                                      begin 
    423                                                                  
    424                                                                       o_ddrccc_rx_mode_done <= 1'b1; 
    425                                                                      // o_ddrccc_error_done<=1'b1;
    426                                                                       count <= 'b0;
    427             1                    ***0***                             end    
    428                                                                  end
    429             1                    ***0***      
    430                                               
    431                                               
    432                                               
    433                                                  default:     begin
    434                                                               o_regfcrc_rx_data_out <= 8'd0;  
    435                                                               o_ddrccc_rx_mode_done <= 1'b0;
    436                                                               o_ddrccc_pre          <= 1'b0;
    437             1                    ***0***                      o_ddrccc_error        <= 1'b0;
    438             1                    ***0***                      o_crc_en              <= 1'b0; 
    439             1                    ***0***                      o_crc_data_valid      <= 1'b0; 
    440             1                    ***0***                    //  o_ddrccc_error_done   <= 1'b0;       
    441             1                    ***0***                      end
    442             1                    ***0***     

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        160       147        13    91.87%

================================Toggle Details================================

Toggle Coverage for instance /CCC_Handler_tb/rx_dut --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                               CRC_value_temp[4-0]           1           1      100.00 
                                         SCL_edges           1           1      100.00 
                                          byte_num           1           1      100.00 
                                        count[5-3]           0           0        0.00 
                                        count[2-0]           1           1      100.00 
                                        count_done           1           1      100.00 
                                 crc_pre_temp[1-0]           1           1      100.00 
                          data_paritychecker[15-0]           1           1      100.00 
                                                en           1           1      100.00 
                                       i_crc_valid           1           1      100.00 
                                  i_crc_value[0-4]           1           1      100.00 
                                    i_ddrccc_rx_en           1           1      100.00 
                             i_ddrccc_rx_mode[0-2]           1           1      100.00 
                               i_ddrccc_rx_mode[3]           0           0        0.00 
                                      i_sclgen_scl           1           1      100.00 
                             i_sclgen_scl_neg_edge           1           1      100.00 
                             i_sclgen_scl_pos_edge           1           1      100.00 
                                   i_sdahnd_rx_sda           1           1      100.00 
                                         i_sys_clk           1           1      100.00 
                                         i_sys_rst           0           1       50.00 
                                  o_crc_data_valid           1           1      100.00 
                                          o_crc_en           1           1      100.00 
                                   o_crc_last_byte           1           1      100.00 
                                    o_ddrccc_error           1           1      100.00 
                                      o_ddrccc_pre           1           1      100.00 
                             o_ddrccc_rx_mode_done           1           1      100.00 
                        o_regfcrc_rx_data_out[7-0]           1           1      100.00 
                   o_regfcrc_rx_data_out_temp[7-0]           1           1      100.00 
                            parity_value_calc[0-1]           1           1      100.00 
                            parity_value_temp[1-0]           0           0        0.00 
                             token_value_temp[3-0]           1           1      100.00 

Total Node Count     =         80 
Toggled Node Count   =         73 
Untoggled Node Count =          7 

Toggle Coverage      =      91.87% (147 of 160 bins)

=================================================================================
=== Instance: /CCC_Handler_tb/tx_dut
=== Design Unit: work.tx
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                       104        96         8    92.30%

================================Branch Details================================

Branch Coverage for instance /CCC_Handler_tb/tx_dut

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File Tx.v
------------------------------------IF Branch------------------------------------
    70                                    434411     Count coming in to IF
    70              1                      91509     assign P1 = (parity_flag)? P1_data : P1_cmdword ; 
    70              2                     342902     assign P1 = (parity_flag)? P1_data : P1_cmdword ; 
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    71                                    493912     Count coming in to IF
    71              1                      63714     assign P0 = (parity_flag)? P0_data : P0_cmdword ;
    71              2                     430198     assign P0 = (parity_flag)? P0_data : P0_cmdword ;
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    82                                  18594456     Count coming in to IF
    82              1                          2     		if(~i_sys_rst) begin 
    94              1                   11239744     		else if (i_ddrccc_tx_en) begin
    534             1                    7354710     		else
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    101                                 11239744     Count coming in to CASE
    105             1                    1866886     		serializing_zeros : begin
    143             1                     332354     		one : begin
    169             1                     226680     		 zero : begin
    194             1                     834691     		special_preambles : begin
    229             1                     800816     		 CCC_value :  begin
    277             1                    1226665     		serializing_data :  begin
    326             1                    2133584     		serializing_address :  begin
    369             1                     785968     		 calculating_Parity : begin
    401             1                     402592     		token_CRC :	 begin
    444             1                     503240     		CRC_value :  begin
    476             1                     548028     		restart_Pattern: begin
    504             1                    1578240     			exit_Pattern: begin
                                         ***0***     All False Count
Branch totals: 12 hits of 13 branches = 92.30%

------------------------------------IF Branch------------------------------------
    111                                  1866886     Count coming in to IF
    111             1                     933443     		 if (i_sclgen_scl_neg_edge || i_sclgen_scl_pos_edge)
    133             1                     133349     			else if ( counter == 'd6 )
                                          800094     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    114                                   933443     Count coming in to IF
    114             1                     133349     		    if ( (!reset_counter_flag) )
    121             1                     800094     			  else
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    123                                   800094     Count coming in to IF
    123             1                     133349     			     if ( counter == 'd5 ) begin 
                                          666745     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    147                                   332354     Count coming in to IF
    147             1                     166177     		  if (i_sclgen_scl_neg_edge || i_sclgen_scl_pos_edge)
    159             1                     166177     			else if ( counter == 'd0 )
                                         ***0***     All False Count
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    150                                   166177     Count coming in to IF
    150             1                     166177     		     if (  (!reset_counter_flag) )
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    173                                   226680     Count coming in to IF
    173             1                     113340     		  if (i_sclgen_scl_neg_edge || i_sclgen_scl_pos_edge)
    184             1                     113340     			else if ( counter == 'd0 )
                                         ***0***     All False Count
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    175                                   113340     Count coming in to IF
    175             1                     113340     		     if ( (!reset_counter_flag) )
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    198                                   834691     Count coming in to IF
    198             1                     367346     		  if (i_sclgen_scl_neg_edge || i_sclgen_scl_pos_edge)
    220             1                     183673     			else if ( counter == 'd1 )
                                          283672     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    201                                   367346     Count coming in to IF
    201             1                     183673     		    if ( (!reset_counter_flag) )
    208             1                     183673     			  else
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    212                                   183673     Count coming in to IF
    212             1                     183673     			    if ( counter == 'd0 ) begin
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    235                                   800816     Count coming in to IF
    235             1                     400408     		  if (i_sclgen_scl_neg_edge || i_sclgen_scl_pos_edge)
    256             1                      50051     	 else if ( counter == 'd7 )
                                          350357     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    237                                   400408     Count coming in to IF
    237             1                      50051     		    if ((!reset_counter_flag) )
    245             1                     350357     			  else
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    249                                   350357     Count coming in to IF
    249             1                      50051     			    if ( counter == 'd6 )
                                          300306     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    261                                    50051     Count coming in to IF
    261             1                      50051     			 if (!first_byte_full)
    266             1                    ***0***     			 else
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    284                                  1226665     Count coming in to IF
    284             1                     616785     		  if (i_sclgen_scl_neg_edge || i_sclgen_scl_pos_edge)
    305             1                      76235     	 else if ( counter == 'd7 )
                                          533645     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    286                                   616785     Count coming in to IF
    286             1                      83140     		    if (  (!reset_counter_flag) )
    294             1                     533645     			  else
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    298                                   533645     Count coming in to IF
    298             1                      76235     			    if ( counter == 'd6 ) begin
                                          457410     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    310                                    76235     Count coming in to IF
    310             1                      13092     			 if (!first_byte_full)
    315             1                      63143     			 else
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    333                                  2133584     Count coming in to IF
    333             1                    1066792     		if (i_sclgen_scl_neg_edge || i_sclgen_scl_pos_edge)
    356             1                     133349     			else if ( (counter == 'd7) )
                                          933443     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    335                                  1066792     Count coming in to IF
    335             1                     133349     		    if (  (!reset_counter_flag) )
    344             1                     933443     			  else
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    348                                   933443     Count coming in to IF
    348             1                     133349     			    if ( counter == 'd6 ) begin
                                          800094     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    371                                   785968     Count coming in to IF
    371             1                     392984     		   if (i_sclgen_scl_neg_edge || i_sclgen_scl_pos_edge)
    390             1                     196492     			else if ( counter == 1 )
                                          196492     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    374                                   392984     Count coming in to IF
    374             1                     196492     		     if (  (!reset_counter_flag))
    380             1                     196492     			  else
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    384                                   196492     Count coming in to IF
    384             1                     196492     			    if ( counter == 'd0 )
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    409                                   402592     Count coming in to IF
    409             1                     201296     		if (i_sclgen_scl_neg_edge || i_sclgen_scl_pos_edge)
    434             1                      50324     			else if ( counter == 3 )
                                          150972     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    412                                   201296     Count coming in to IF
    412             1                      50324     		    if ( (!reset_counter_flag))
    421             1                     150972     			  else
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    425                                   150972     Count coming in to IF
    425             1                      50324     			    if ( counter == 'd2 )
                                          100648     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    447                                   503240     Count coming in to IF
    447             1                     251620     		if (i_sclgen_scl_neg_edge || i_sclgen_scl_pos_edge)
    464             1                      50324     			else if ( counter == 'd4 )
                                          201296     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    449                                   251620     Count coming in to IF
    449             1                      50324     		     if ( (!reset_counter_flag))
    455             1                     201296     			   else
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    459                                   201296     Count coming in to IF
    459             1                      50324     			    if ( counter == 'd3 )
                                          150972     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    478                                   548028     Count coming in to IF
    478             1                     274014     		  if (i_sclgen_scl_neg_edge || i_sclgen_scl_pos_edge)
    496             1                      45669     	    else if ( counter == 'd5 )
                                          228345     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    480                                   274014     Count coming in to IF
    480             1                      45669     		     if (!reset_counter_flag)
    487             1                     228345     			   else
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    491                                   228345     Count coming in to IF
    491             1                      45669     			     if ( counter == 'd4 )
                                          182676     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    506                                  1578240     Count coming in to IF
    506             1                     789120     		  if (i_sclgen_scl_neg_edge || i_sclgen_scl_pos_edge)
    524             1                      87680     	    else if ( counter == 'd8 )
                                          701440     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    508                                   789120     Count coming in to IF
    508             1                      87680     		     if (!reset_counter_flag)
    515             1                     701440     			   else
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    519                                   701440     Count coming in to IF
    519             1                      87680     			     if ( counter == 'd7 )
                                          613760     All False Count
Branch totals: 2 hits of 2 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                      46        42         4    91.30%

================================Condition Details================================

Condition Coverage for instance /CCC_Handler_tb/tx_dut --

  File Tx.v
----------------Focused Condition View-------------------
Line       111 Item    1  (i_sclgen_scl_neg_edge || i_sclgen_scl_pos_edge)
Condition totals: 2 of 2 input terms covered = 100.00%

             Input Term   Covered  Reason for no coverage   Hint
            -----------  --------  -----------------------  --------------
  i_sclgen_scl_neg_edge         Y
  i_sclgen_scl_pos_edge         Y

     Rows:       Hits  FEC Target               Non-masking condition(s)      
 ---------  ---------  --------------------     -------------------------     
  Row   1:          1  i_sclgen_scl_neg_edge_0  ~i_sclgen_scl_pos_edge        
  Row   2:          1  i_sclgen_scl_neg_edge_1  -                             
  Row   3:          1  i_sclgen_scl_pos_edge_0  ~i_sclgen_scl_neg_edge        
  Row   4:          1  i_sclgen_scl_pos_edge_1  ~i_sclgen_scl_neg_edge        

----------------Focused Condition View-------------------
Line       123 Item    1  (counter == 5)
Condition totals: 1 of 1 input term covered = 100.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  (counter == 5)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (counter == 5)_0      -                             
  Row   2:          1  (counter == 5)_1      -                             

----------------Focused Condition View-------------------
Line       133 Item    1  (counter == 6)
Condition totals: 1 of 1 input term covered = 100.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  (counter == 6)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (counter == 6)_0      -                             
  Row   2:          1  (counter == 6)_1      -                             

----------------Focused Condition View-------------------
Line       147 Item    1  (i_sclgen_scl_neg_edge || i_sclgen_scl_pos_edge)
Condition totals: 2 of 2 input terms covered = 100.00%

             Input Term   Covered  Reason for no coverage   Hint
            -----------  --------  -----------------------  --------------
  i_sclgen_scl_neg_edge         Y
  i_sclgen_scl_pos_edge         Y

     Rows:       Hits  FEC Target               Non-masking condition(s)      
 ---------  ---------  --------------------     -------------------------     
  Row   1:          1  i_sclgen_scl_neg_edge_0  ~i_sclgen_scl_pos_edge        
  Row   2:          1  i_sclgen_scl_neg_edge_1  -                             
  Row   3:          1  i_sclgen_scl_pos_edge_0  ~i_sclgen_scl_neg_edge        
  Row   4:          1  i_sclgen_scl_pos_edge_1  ~i_sclgen_scl_neg_edge        

----------------Focused Condition View-------------------
Line       159 Item    1  (counter == 0)
Condition totals: 0 of 1 input term covered = 0.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  (counter == 0)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (counter == 0)_0      -                             
  Row   2:          1  (counter == 0)_1      -                             

----------------Focused Condition View-------------------
Line       173 Item    1  (i_sclgen_scl_neg_edge || i_sclgen_scl_pos_edge)
Condition totals: 2 of 2 input terms covered = 100.00%

             Input Term   Covered  Reason for no coverage   Hint
            -----------  --------  -----------------------  --------------
  i_sclgen_scl_neg_edge         Y
  i_sclgen_scl_pos_edge         Y

     Rows:       Hits  FEC Target               Non-masking condition(s)      
 ---------  ---------  --------------------     -------------------------     
  Row   1:          1  i_sclgen_scl_neg_edge_0  ~i_sclgen_scl_pos_edge        
  Row   2:          1  i_sclgen_scl_neg_edge_1  -                             
  Row   3:          1  i_sclgen_scl_pos_edge_0  ~i_sclgen_scl_neg_edge        
  Row   4:          1  i_sclgen_scl_pos_edge_1  ~i_sclgen_scl_neg_edge        

----------------Focused Condition View-------------------
Line       184 Item    1  (counter == 0)
Condition totals: 0 of 1 input term covered = 0.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  (counter == 0)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (counter == 0)_0      -                             
  Row   2:          1  (counter == 0)_1      -                             

----------------Focused Condition View-------------------
Line       198 Item    1  (i_sclgen_scl_neg_edge || i_sclgen_scl_pos_edge)
Condition totals: 2 of 2 input terms covered = 100.00%

             Input Term   Covered  Reason for no coverage   Hint
            -----------  --------  -----------------------  --------------
  i_sclgen_scl_neg_edge         Y
  i_sclgen_scl_pos_edge         Y

     Rows:       Hits  FEC Target               Non-masking condition(s)      
 ---------  ---------  --------------------     -------------------------     
  Row   1:          1  i_sclgen_scl_neg_edge_0  ~i_sclgen_scl_pos_edge        
  Row   2:          1  i_sclgen_scl_neg_edge_1  -                             
  Row   3:          1  i_sclgen_scl_pos_edge_0  ~i_sclgen_scl_neg_edge        
  Row   4:          1  i_sclgen_scl_pos_edge_1  ~i_sclgen_scl_neg_edge        

----------------Focused Condition View-------------------
Line       212 Item    1  (counter == 0)
Condition totals: 0 of 1 input term covered = 0.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  (counter == 0)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (counter == 0)_0      -                             
  Row   2:          1  (counter == 0)_1      -                             

----------------Focused Condition View-------------------
Line       220 Item    1  (counter == 1)
Condition totals: 1 of 1 input term covered = 100.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  (counter == 1)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (counter == 1)_0      -                             
  Row   2:          1  (counter == 1)_1      -                             

----------------Focused Condition View-------------------
Line       235 Item    1  (i_sclgen_scl_neg_edge || i_sclgen_scl_pos_edge)
Condition totals: 2 of 2 input terms covered = 100.00%

             Input Term   Covered  Reason for no coverage   Hint
            -----------  --------  -----------------------  --------------
  i_sclgen_scl_neg_edge         Y
  i_sclgen_scl_pos_edge         Y

     Rows:       Hits  FEC Target               Non-masking condition(s)      
 ---------  ---------  --------------------     -------------------------     
  Row   1:          1  i_sclgen_scl_neg_edge_0  ~i_sclgen_scl_pos_edge        
  Row   2:          1  i_sclgen_scl_neg_edge_1  -                             
  Row   3:          1  i_sclgen_scl_pos_edge_0  ~i_sclgen_scl_neg_edge        
  Row   4:          1  i_sclgen_scl_pos_edge_1  ~i_sclgen_scl_neg_edge        

----------------Focused Condition View-------------------
Line       249 Item    1  (counter == 6)
Condition totals: 1 of 1 input term covered = 100.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  (counter == 6)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (counter == 6)_0      -                             
  Row   2:          1  (counter == 6)_1      -                             

----------------Focused Condition View-------------------
Line       256 Item    1  (counter == 7)
Condition totals: 1 of 1 input term covered = 100.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  (counter == 7)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (counter == 7)_0      -                             
  Row   2:          1  (counter == 7)_1      -                             

----------------Focused Condition View-------------------
Line       284 Item    1  (i_sclgen_scl_neg_edge || i_sclgen_scl_pos_edge)
Condition totals: 2 of 2 input terms covered = 100.00%

             Input Term   Covered  Reason for no coverage   Hint
            -----------  --------  -----------------------  --------------
  i_sclgen_scl_neg_edge         Y
  i_sclgen_scl_pos_edge         Y

     Rows:       Hits  FEC Target               Non-masking condition(s)      
 ---------  ---------  --------------------     -------------------------     
  Row   1:          1  i_sclgen_scl_neg_edge_0  ~i_sclgen_scl_pos_edge        
  Row   2:          1  i_sclgen_scl_neg_edge_1  -                             
  Row   3:          1  i_sclgen_scl_pos_edge_0  ~i_sclgen_scl_neg_edge        
  Row   4:          1  i_sclgen_scl_pos_edge_1  ~i_sclgen_scl_neg_edge        

----------------Focused Condition View-------------------
Line       298 Item    1  (counter == 6)
Condition totals: 1 of 1 input term covered = 100.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  (counter == 6)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (counter == 6)_0      -                             
  Row   2:          1  (counter == 6)_1      -                             

----------------Focused Condition View-------------------
Line       305 Item    1  (counter == 7)
Condition totals: 1 of 1 input term covered = 100.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  (counter == 7)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (counter == 7)_0      -                             
  Row   2:          1  (counter == 7)_1      -                             

----------------Focused Condition View-------------------
Line       333 Item    1  (i_sclgen_scl_neg_edge || i_sclgen_scl_pos_edge)
Condition totals: 2 of 2 input terms covered = 100.00%

             Input Term   Covered  Reason for no coverage   Hint
            -----------  --------  -----------------------  --------------
  i_sclgen_scl_neg_edge         Y
  i_sclgen_scl_pos_edge         Y

     Rows:       Hits  FEC Target               Non-masking condition(s)      
 ---------  ---------  --------------------     -------------------------     
  Row   1:          1  i_sclgen_scl_neg_edge_0  ~i_sclgen_scl_pos_edge        
  Row   2:          1  i_sclgen_scl_neg_edge_1  -                             
  Row   3:          1  i_sclgen_scl_pos_edge_0  ~i_sclgen_scl_neg_edge        
  Row   4:          1  i_sclgen_scl_pos_edge_1  ~i_sclgen_scl_neg_edge        

----------------Focused Condition View-------------------
Line       348 Item    1  (counter == 6)
Condition totals: 1 of 1 input term covered = 100.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  (counter == 6)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (counter == 6)_0      -                             
  Row   2:          1  (counter == 6)_1      -                             

----------------Focused Condition View-------------------
Line       356 Item    1  (counter == 7)
Condition totals: 1 of 1 input term covered = 100.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  (counter == 7)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (counter == 7)_0      -                             
  Row   2:          1  (counter == 7)_1      -                             

----------------Focused Condition View-------------------
Line       371 Item    1  (i_sclgen_scl_neg_edge || i_sclgen_scl_pos_edge)
Condition totals: 2 of 2 input terms covered = 100.00%

             Input Term   Covered  Reason for no coverage   Hint
            -----------  --------  -----------------------  --------------
  i_sclgen_scl_neg_edge         Y
  i_sclgen_scl_pos_edge         Y

     Rows:       Hits  FEC Target               Non-masking condition(s)      
 ---------  ---------  --------------------     -------------------------     
  Row   1:          1  i_sclgen_scl_neg_edge_0  ~i_sclgen_scl_pos_edge        
  Row   2:          1  i_sclgen_scl_neg_edge_1  -                             
  Row   3:          1  i_sclgen_scl_pos_edge_0  ~i_sclgen_scl_neg_edge        
  Row   4:          1  i_sclgen_scl_pos_edge_1  ~i_sclgen_scl_neg_edge        

----------------Focused Condition View-------------------
Line       384 Item    1  (counter == 0)
Condition totals: 0 of 1 input term covered = 0.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  (counter == 0)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (counter == 0)_0      -                             
  Row   2:          1  (counter == 0)_1      -                             

----------------Focused Condition View-------------------
Line       390 Item    1  (counter == 1)
Condition totals: 1 of 1 input term covered = 100.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  (counter == 1)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (counter == 1)_0      -                             
  Row   2:          1  (counter == 1)_1      -                             

----------------Focused Condition View-------------------
Line       409 Item    1  (i_sclgen_scl_neg_edge || i_sclgen_scl_pos_edge)
Condition totals: 2 of 2 input terms covered = 100.00%

             Input Term   Covered  Reason for no coverage   Hint
            -----------  --------  -----------------------  --------------
  i_sclgen_scl_neg_edge         Y
  i_sclgen_scl_pos_edge         Y

     Rows:       Hits  FEC Target               Non-masking condition(s)      
 ---------  ---------  --------------------     -------------------------     
  Row   1:          1  i_sclgen_scl_neg_edge_0  ~i_sclgen_scl_pos_edge        
  Row   2:          1  i_sclgen_scl_neg_edge_1  -                             
  Row   3:          1  i_sclgen_scl_pos_edge_0  ~i_sclgen_scl_neg_edge        
  Row   4:          1  i_sclgen_scl_pos_edge_1  ~i_sclgen_scl_neg_edge        

----------------Focused Condition View-------------------
Line       425 Item    1  (counter == 2)
Condition totals: 1 of 1 input term covered = 100.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  (counter == 2)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (counter == 2)_0      -                             
  Row   2:          1  (counter == 2)_1      -                             

----------------Focused Condition View-------------------
Line       434 Item    1  (counter == 3)
Condition totals: 1 of 1 input term covered = 100.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  (counter == 3)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (counter == 3)_0      -                             
  Row   2:          1  (counter == 3)_1      -                             

----------------Focused Condition View-------------------
Line       447 Item    1  (i_sclgen_scl_neg_edge || i_sclgen_scl_pos_edge)
Condition totals: 2 of 2 input terms covered = 100.00%

             Input Term   Covered  Reason for no coverage   Hint
            -----------  --------  -----------------------  --------------
  i_sclgen_scl_neg_edge         Y
  i_sclgen_scl_pos_edge         Y

     Rows:       Hits  FEC Target               Non-masking condition(s)      
 ---------  ---------  --------------------     -------------------------     
  Row   1:          1  i_sclgen_scl_neg_edge_0  ~i_sclgen_scl_pos_edge        
  Row   2:          1  i_sclgen_scl_neg_edge_1  -                             
  Row   3:          1  i_sclgen_scl_pos_edge_0  ~i_sclgen_scl_neg_edge        
  Row   4:          1  i_sclgen_scl_pos_edge_1  ~i_sclgen_scl_neg_edge        

----------------Focused Condition View-------------------
Line       459 Item    1  (counter == 3)
Condition totals: 1 of 1 input term covered = 100.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  (counter == 3)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (counter == 3)_0      -                             
  Row   2:          1  (counter == 3)_1      -                             

----------------Focused Condition View-------------------
Line       464 Item    1  (counter == 4)
Condition totals: 1 of 1 input term covered = 100.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  (counter == 4)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (counter == 4)_0      -                             
  Row   2:          1  (counter == 4)_1      -                             

----------------Focused Condition View-------------------
Line       478 Item    1  (i_sclgen_scl_neg_edge || i_sclgen_scl_pos_edge)
Condition totals: 2 of 2 input terms covered = 100.00%

             Input Term   Covered  Reason for no coverage   Hint
            -----------  --------  -----------------------  --------------
  i_sclgen_scl_neg_edge         Y
  i_sclgen_scl_pos_edge         Y

     Rows:       Hits  FEC Target               Non-masking condition(s)      
 ---------  ---------  --------------------     -------------------------     
  Row   1:          1  i_sclgen_scl_neg_edge_0  ~i_sclgen_scl_pos_edge        
  Row   2:          1  i_sclgen_scl_neg_edge_1  -                             
  Row   3:          1  i_sclgen_scl_pos_edge_0  ~i_sclgen_scl_neg_edge        
  Row   4:          1  i_sclgen_scl_pos_edge_1  ~i_sclgen_scl_neg_edge        

----------------Focused Condition View-------------------
Line       491 Item    1  (counter == 4)
Condition totals: 1 of 1 input term covered = 100.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  (counter == 4)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (counter == 4)_0      -                             
  Row   2:          1  (counter == 4)_1      -                             

----------------Focused Condition View-------------------
Line       496 Item    1  (counter == 5)
Condition totals: 1 of 1 input term covered = 100.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  (counter == 5)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (counter == 5)_0      -                             
  Row   2:          1  (counter == 5)_1      -                             

----------------Focused Condition View-------------------
Line       506 Item    1  (i_sclgen_scl_neg_edge || i_sclgen_scl_pos_edge)
Condition totals: 2 of 2 input terms covered = 100.00%

             Input Term   Covered  Reason for no coverage   Hint
            -----------  --------  -----------------------  --------------
  i_sclgen_scl_neg_edge         Y
  i_sclgen_scl_pos_edge         Y

     Rows:       Hits  FEC Target               Non-masking condition(s)      
 ---------  ---------  --------------------     -------------------------     
  Row   1:          1  i_sclgen_scl_neg_edge_0  ~i_sclgen_scl_pos_edge        
  Row   2:          1  i_sclgen_scl_neg_edge_1  -                             
  Row   3:          1  i_sclgen_scl_pos_edge_0  ~i_sclgen_scl_neg_edge        
  Row   4:          1  i_sclgen_scl_pos_edge_1  ~i_sclgen_scl_neg_edge        

----------------Focused Condition View-------------------
Line       519 Item    1  (counter == 7)
Condition totals: 1 of 1 input term covered = 100.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  (counter == 7)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (counter == 7)_0      -                             
  Row   2:          1  (counter == 7)_1      -                             

----------------Focused Condition View-------------------
Line       524 Item    1  (counter == 8)
Condition totals: 1 of 1 input term covered = 100.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  (counter == 8)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (counter == 8)_0      -                             
  Row   2:          1  (counter == 8)_1      -                             


Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                     21        21         0   100.00%

================================Expression Details================================

Expression Coverage for instance /CCC_Handler_tb/tx_dut --

  File Tx.v
-----------Focused Expression View (Bimodal)------------
Line       69 Item    1  (rd_wr_flag ^ ^i_ddrccc_special_data)
Expression totals: 2 of 2 input terms covered = 100.00%

                Input Term   Covered  Reason for no coverage                  Hint
               -----------  --------  --------------------------------------  --------------
                rd_wr_flag         Y
    ^i_ddrccc_special_data         Y

    Rows:   Hits(->0)   Hits(->1)  FEC Target                  Non-masking condition(s)           

---------  ----------  ----------  --------------------        -------------------------          
 Row   1:           1           0  rd_wr_flag_0                -                                  
 Row   2:           0           1  rd_wr_flag_1                -                                  
 Row   3:           1           1  ^i_ddrccc_special_data_0    -                                  
 Row   4:           1           0  ^i_ddrccc_special_data_1    -                                  

-----------Focused Expression View (Bimodal)------------
Line       70 Item    1  (parity_flag? P1_data: P1_cmdword)
Expression totals: 3 of 3 input terms covered = 100.00%

     Input Term   Covered  Reason for no coverage                  Hint
    -----------  --------  --------------------------------------  --------------
    parity_flag         Y
        P1_data         Y
     P1_cmdword         Y

    Rows:   Hits(->0)   Hits(->1)  FEC Target            Non-masking condition(s)           

---------  ----------  ----------  --------------------  -------------------------          
 Row   1:           1           1  parity_flag_0         -                                  
 Row   2:           0           1  parity_flag_1         -                                  
 Row   3:           1           0  P1_data_0             parity_flag                        
 Row   4:           0           1  P1_data_1             parity_flag                        
 Row   5:           1           0  P1_cmdword_0          ~parity_flag                       
 Row   6:           0           1  P1_cmdword_1          ~parity_flag                       

-----------Focused Expression View (Bimodal)------------
Line       71 Item    1  (parity_flag? P0_data: P0_cmdword)
Expression totals: 3 of 3 input terms covered = 100.00%

     Input Term   Covered  Reason for no coverage                  Hint
    -----------  --------  --------------------------------------  --------------
    parity_flag         Y
        P0_data         Y
     P0_cmdword         Y

    Rows:   Hits(->0)   Hits(->1)  FEC Target            Non-masking condition(s)           

---------  ----------  ----------  --------------------  -------------------------          
 Row   1:           1           1  parity_flag_0         -                                  
 Row   2:           1           0  parity_flag_1         -                                  
 Row   3:           1           0  P0_data_0             parity_flag                        
 Row   4:           0           1  P0_data_1             parity_flag                        
 Row   5:           1           0  P0_cmdword_0          ~parity_flag                       
 Row   6:           0           1  P0_cmdword_1          ~parity_flag                       

-----------Focused Expression View (Bimodal)------------
Line       73 Item    1  ((rd_wr_flag ^ (A[7] ^ A[5])) ^ (A[3] ^ A[1]))
Expression totals: 5 of 5 input terms covered = 100.00%

    Input Term   Covered  Reason for no coverage                  Hint
   -----------  --------  --------------------------------------  --------------
    rd_wr_flag         Y
          A[7]         Y
          A[5]         Y
          A[3]         Y
          A[1]         Y

    Rows:   Hits(->0)   Hits(->1)  FEC Target            Non-masking condition(s)           

---------  ----------  ----------  --------------------  -------------------------          
 Row   1:           0           1  rd_wr_flag_0          -                                  
 Row   2:           1           0  rd_wr_flag_1          -                                  
 Row   3:           1           0  A[7]_0                -                                  
 Row   4:           1           1  A[7]_1                -                                  
 Row   5:           1           0  A[5]_0                -                                  
 Row   6:           1           1  A[5]_1                -                                  
 Row   7:           1           0  A[3]_0                -                                  
 Row   8:           1           1  A[3]_1                -                                  
 Row   9:           1           1  A[1]_0                -                                  
Row   10:           1           0  A[1]_1                -                                  

-----------Focused Expression View (Bimodal)------------
Line       75 Item    1  (((D1[7] ^ D1[5]) ^ (D1[3] ^ D1[1])) ^ ((D2[7] ^ D2[5]) ^ (D2[3] ^ D2[1])))
Expression totals: 8 of 8 input terms covered = 100.00%

  Input Term   Covered  Reason for no coverage                  Hint
 -----------  --------  --------------------------------------  --------------
       D1[7]         Y
       D1[5]         Y
       D1[3]         Y
       D1[1]         Y
       D2[7]         Y
       D2[5]         Y
       D2[3]         Y
       D2[1]         Y

    Rows:   Hits(->0)   Hits(->1)  FEC Target            Non-masking condition(s)           

---------  ----------  ----------  --------------------  -------------------------          
 Row   1:           1           1  D1[7]_0               -                                  
 Row   2:           1           0  D1[7]_1               -                                  
 Row   3:           1           1  D1[5]_0               -                                  
 Row   4:           1           0  D1[5]_1               -                                  
 Row   5:           1           0  D1[3]_0               -                                  
 Row   6:           0           1  D1[3]_1               -                                  
 Row   7:           1           1  D1[1]_0               -                                  
 Row   8:           1           0  D1[1]_1               -                                  
 Row   9:           1           1  D2[7]_0               -                                  
Row   10:           1           0  D2[7]_1               -                                  
Row   11:           1           1  D2[5]_0               -                                  
Row   12:           1           0  D2[5]_1               -                                  
Row   13:           1           1  D2[3]_0               -                                  
Row   14:           1           0  D2[3]_1               -                                  
Row   15:           1           1  D2[1]_0               -                                  
Row   16:           1           0  D2[1]_1               -                                  


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                     141       139         2    98.58%

================================Statement Details================================

Statement Coverage for instance /CCC_Handler_tb/tx_dut --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File Tx.v
    1                                                module tx (
    2                                                input        i_sys_clk,
    3                                                input        i_sys_rst,
    4                                                input        i_ddrccc_tx_en,
    5                                                input        i_sclgen_scl_pos_edge,
    6                                                input        i_sclgen_scl_neg_edge,
    7                                                input [3:0]  i_ddrccc_tx_mode,
    8                                                input [7:0]  i_regf_tx_parallel_data, 
    9                                                input [7:0]  i_ddrccc_special_data, // special from ddr or ccc (address or ccc value)  
    10                                               input [4:0]  i_crc_crc_value, //separate calculation of crc (of what serialized) in another block 
    11                                               input        i_crc_data_valid,
    12                                               input        i_regf_read_n_write_bit,
    13                                               
    14                                               
    15                                               output reg        o_sdahnd_serial_data, //SDA
    16                                               output reg        o_ddrccc_mode_done,
    17                                               output reg        o_crc_en, 
    18                                               output reg [7:0]  o_crc_parallel_data ,//sending byte byte of what serialized for crc block
    19                                               output reg        o_crc_last_byte,
    20                                               output reg        o_crc_data_valid
    21                                               );
    22                                               
    23                                               
    24                                               // tx modes needed  
    25                                               localparam [3:0]  special_preambles = 'b0000, //2'b01 
    26                                                                 serializing_address = 'b0001, //address of target
    27                                                   				          serializing_zeros = 'b0011 ,  //7-zeros in the first byte of cmd word        
    28                                                                 one = 'b0010, // for representing preamble bit or reading_or_writing bit  
    29                                                                 zero = 'b0110, // for representing preamble bit or reading_or_writing bit
    30                                               				          serializing_data = 'b0111, //data byte from reg to be serialized
    31                                               				          CCC_value = 'b0101 , //special data in case of transmitting CCC
    32                                               				          calculating_Parity = 'b0100, //parity of word serialized either cmd word or data word
    33                                               				          token_CRC = 'b1100, //special bits 4'b1100
    34                                               				          CRC_value = 'b1101, //CRC value arrived of data serialized
    35                                                                 restart_Pattern = 'b1111,
    36                                                                 exit_Pattern = 'b1110;
    37                                               
    38                                               
    39                                               /**special values*/			  
    40              1                          1     reg [1:0] special_preamble = 'b01 ;
    41              1                          1     reg [3:0] token = 4'b1100;
    42              1                          1     reg [6:0] reserved =7'b0000000; //00//
    43                                               
    44                                               
    45                                               /**internal signals*/
    46                                               wire parity_adj; 
    47                                               wire [7:0] A; //CMD_Word_Second_Byte
    48                                               wire P1, P0; //parity bits to be serialized
    49                                               wire P1_cmdword, P0_cmdword; //parity bits of cmdword
    50                                               wire P1_data, P0_data; //parity bits of data
    51                                               wire [1:0] P;
    52                                               reg [7:0] D1, D2; //first_and_second_Data_Bytes
    53                                               reg	crc_indicator ; //00//
    54                                               reg [4:0] crc_temp ; //00//
    55                                               reg [4:0] crc; //00//
    56                                               
    57                                               
    58                                               
    59                                               /**helpful flags*/
    60                                               integer counter;
    61                                               reg reset_counter_flag;
    62                                               reg rd_wr_flag; //storing rd_or_wr bit for calculating (parity adj) and (cmd word parity)
    63                                               reg parity_flag; //to distinguish parity is calculated for cmd or data
    64                                               reg first_byte_full; //to distinguish tx is serializing first byte or second byte
    65                                               
    66                                               
    67                                               
    68                                               assign A = {i_ddrccc_special_data[6:0],parity_adj} ; 
    69              1                     360133     assign parity_adj = ( rd_wr_flag ^ (^i_ddrccc_special_data) ) ;
    70              1                     434412     assign P1 = (parity_flag)? P1_data : P1_cmdword ; 
    71              1                     493913     assign P0 = (parity_flag)? P0_data : P0_cmdword ;
    72                                               assign P = {P1,P0} ;
    73              1                     356007     assign P1_cmdword = rd_wr_flag ^ A[7] ^ A[5] ^ A[3] ^ A[1] ;
    74                                               assign P0_cmdword = A[6] ^ A[4] ^ A[2] ^ A[0] ^ 1 ;
    75              1                      66896     assign P1_data = D1[7] ^ D1[5] ^ D1[3] ^ D1[1] ^ D2[7] ^ D2[5] ^ D2[3] ^ D2[1] ;
    76                                               assign P0_data = D1[6] ^ D1[4] ^ D1[2] ^ D1[0] ^ D2[6] ^ D2[4] ^ D2[2] ^ D2[0] ^ 1 ; 
    77                                               
    78                                               
    79              1                   18594456      always @ (posedge i_sys_clk or negedge i_sys_rst)
    80                                               	begin 
    81                                               	
    82                                               		if(~i_sys_rst) begin 
    83              1                          2     		    o_sdahnd_serial_data<= 1;
    84              1                          2             o_ddrccc_mode_done<= 0;
    85              1                          2             o_crc_parallel_data<= 0;
    86              1                          2             o_crc_en<= 0;
    87              1                          2     		    counter <= 0;
    88              1                          2     		    reset_counter_flag <= 0;
    89              1                          2     		    parity_flag <= 0;
    90              1                          2     		    first_byte_full <= 0;
    91              1                          2     		    o_crc_en <= 0; 
    92                                               		end 
    93                                               		
    94                                               		else if (i_ddrccc_tx_en) begin
    95                                               		  
    96              1                   11239744     		o_ddrccc_mode_done <= 0;
    97              1                   11239744     		o_crc_data_valid <= 'b0;
    98              1                   11239744     		 o_crc_en <= 'b0;
    99              1                   11239744     		 o_crc_last_byte <= 'b0;
    100                                              		
    101                                              		case (i_ddrccc_tx_mode)
    102                                              		  
    103                                              		  ///////////////////////
    104                                              		  
    105                                              		serializing_zeros : begin
    106                                              		  
    107             1                    1866886     		  o_crc_parallel_data <= {i_regf_read_n_write_bit , reserved};
    108             1                    1866886     		  o_crc_en <= 'b1;
    109                                              		//	o_crc_data_valid <= 'b1;
    110                                              
    111                                              		 if (i_sclgen_scl_neg_edge || i_sclgen_scl_pos_edge)
    112                                              		   begin
    113             1                     933443     		    o_sdahnd_serial_data <= 1'b0 ;    
    114                                              		    if ( (!reset_counter_flag) )
    115                                              		      begin
    116             1                     133349                counter <= 'd0;
    117             1                     133349                reset_counter_flag <= 1;
    118             1                     133349     		   o_crc_data_valid <= 'b1;
    119                                                        end
    120                                                        
    121                                              			  else
    122                                              			    begin
    123                                              			     if ( counter == 'd5 ) begin 
    124             1                     133349     			      o_ddrccc_mode_done <= 'b1;
    125                                              				  end
    126             1                     800094     			      counter <= counter + 1;
    127                                              				 			 
    128                                              				 
    129                                              			    end
    130                                              			    
    131                                              			 end
    132                                              			 
    133                                              			else if ( counter == 'd6 )
    134                                              			  begin
    135             1                     133349     			 reset_counter_flag <= 0;
    136                                              			 
    137                                              			 end
    138                                              		  
    139                                              		  end
    140                                              	
    141                                              		/////////////////////////////////
    142                                              		  
    143                                              		one : begin
    144                                              		  
    145                                              		//	o_crc_en <= 'b1;
    146             1                     332354     			o_crc_last_byte <= 'b0;
    147                                              		  if (i_sclgen_scl_neg_edge || i_sclgen_scl_pos_edge)
    148                                              		   begin
    149                                              		     
    150                                              		     if (  (!reset_counter_flag) )
    151                                              		      begin
    152             1                     166177                counter <= 0;
    153             1                     166177                reset_counter_flag <= 1;
    154             1                     166177                o_sdahnd_serial_data <= 1;
    155             1                     166177     			     o_ddrccc_mode_done <= 'b1;
    156                                                        end
    157                                              			 end
    158                                              			 
    159                                              			else if ( counter == 'd0 )
    160                                              			  begin
    161             1                     166177     			 rd_wr_flag <= 'b1;
    162             1                     166177     			 reset_counter_flag <= 0;
    163                                              			 
    164                                              			 end
    165                                              		  end
    166                                              		  
    167                                              		  ////////////////////////////
    168                                              		  
    169                                              		 zero : begin
    170                                              		//  o_crc_en <= 'b1;
    171             1                     226680     			o_crc_last_byte <= 'b0;
    172                                              		  
    173                                              		  if (i_sclgen_scl_neg_edge || i_sclgen_scl_pos_edge)
    174                                              		   begin
    175                                              		     if ( (!reset_counter_flag) )
    176                                              		      begin
    177             1                     113340                counter <= 'd0;
    178             1                     113340                reset_counter_flag <= 1;
    179             1                     113340        		      o_sdahnd_serial_data <= 0;
    180             1                     113340     			     o_ddrccc_mode_done <= 1;
    181                                                        end
    182                                              			 end
    183                                              			 
    184                                              			else if ( counter == 'd0 )
    185                                              			  begin
    186             1                     113340     			 rd_wr_flag <= 'b0;
    187             1                     113340     			 reset_counter_flag <= 0;
    188                                              			 
    189                                              			 end
    190                                              		  end
    191                                              		  
    192                                              		  /////////////////////////////////////
    193                                              		
    194                                              		special_preambles : begin
    195                                              		 
    196             1                     834691     		o_crc_last_byte <= 'b0;
    197                                              		  
    198                                              		  if (i_sclgen_scl_neg_edge || i_sclgen_scl_pos_edge)
    199                                              		   begin
    200                                              		        
    201                                              		    if ( (!reset_counter_flag) )
    202                                              		      begin
    203             1                     183673                counter <= 'd0;
    204             1                     183673                reset_counter_flag <= 1;
    205             1                     183673                o_sdahnd_serial_data <= special_preamble['d1] ; 
    206                                                        end
    207                                                        
    208                                              			  else
    209                                              			    begin
    210             1                     183673     			    counter <= counter + 1;
    211             1                     183673     			    o_sdahnd_serial_data <= special_preamble['d0 - counter] ;
    212                                              			    if ( counter == 'd0 ) begin
    213             1                     183673     			       o_ddrccc_mode_done <= 'b1;
    214             1                     183673     				   parity_flag <= 0;  // to make P1=P1_cmd &P0=P0_cmd
    215                                              				   end
    216                                              			    end
    217                                              			    
    218                                              			 end
    219                                              			 
    220                                              			else if ( counter == 'd1 )
    221                                              			  begin
    222             1                     183673     			 reset_counter_flag <= 0;
    223                                              			 
    224                                              			 end
    225                                              			 
    226                                              		 end	
    227                                              		 ////////////////////////////////////
    228                                              		 
    229                                              		 CCC_value :  begin
    230                                              		  
    231             1                     800816     		  o_crc_last_byte <= 'b0;
    232             1                     800816     		  o_crc_en <= 'b1;
    233             1                     800816     		  o_crc_parallel_data <= i_ddrccc_special_data;
    234                                              			
    235                                              		  if (i_sclgen_scl_neg_edge || i_sclgen_scl_pos_edge)
    236                                              		   begin    
    237                                              		    if ((!reset_counter_flag) )
    238                                              		      begin
    239             1                      50051                counter <= 'd0;
    240             1                      50051                reset_counter_flag <= 1;
    241             1                      50051                o_sdahnd_serial_data <= i_ddrccc_special_data['d7] ;
    242             1                      50051     		   o_crc_data_valid <= 'b1;
    243                                                         end
    244                                                        
    245                                              			  else
    246                                              			    begin
    247             1                     350357     			    counter <= counter + 1;
    248             1                     350357     			    o_sdahnd_serial_data <= i_ddrccc_special_data['d6 - counter] ;
    249                                              			    if ( counter == 'd6 )
    250                                              					begin
    251             1                      50051     			       o_ddrccc_mode_done <= 'b1;
    252                                              				   end
    253                                              			    end
    254                                              			 end
    255                                              			 
    256                                              	 else if ( counter == 'd7 )
    257                                              			begin
    258             1                      50051     			 reset_counter_flag <= 0;
    259                                              			 
    260             1                      50051     			 parity_flag <= 1;
    261                                              			 if (!first_byte_full)
    262                                              			   begin
    263             1                      50051     			    D1 <= i_ddrccc_special_data;
    264             1                      50051     			    first_byte_full <= 1;
    265                                              			   end
    266                                              			 else
    267                                              			   begin
    268             1                    ***0***     			    D2 <= i_ddrccc_special_data;
    269             1                    ***0***     			    first_byte_full <= 0;
    270                                              			   end
    271                                              		  end
    272                                              			 
    273                                              	 end	
    274                                              		
    275                                              		 ///////////////////////////////////
    276                                              		  
    277                                              		serializing_data :  begin
    278                                              		  
    279             1                    1226665     			o_crc_en <= 'b1;
    280             1                    1226665     			o_crc_parallel_data <= i_regf_tx_parallel_data;
    281             1                    1226665     			o_crc_last_byte <= 'b0;
    282                                              			//o_crc_data_valid <= 'b1;
    283                                              			
    284                                              		  if (i_sclgen_scl_neg_edge || i_sclgen_scl_pos_edge)
    285                                              		   begin    
    286                                              		    if (  (!reset_counter_flag) )
    287                                              		      begin
    288             1                      83140                counter <= 'd0;
    289             1                      83140                reset_counter_flag <= 1;
    290             1                      83140                o_sdahnd_serial_data <= i_regf_tx_parallel_data['d7] ;
    291             1                      83140     		   o_crc_data_valid <= 'b1;
    292                                                         end
    293                                                        
    294                                              			  else
    295                                              			    begin
    296             1                     533645     			    counter <= counter + 1;
    297             1                     533645     			    o_sdahnd_serial_data <= i_regf_tx_parallel_data['d6 - counter] ;
    298                                              			    if ( counter == 'd6 ) begin
    299             1                      76235     			      o_ddrccc_mode_done <= 'b1;
    300                                              				  end
    301                                              				//  o_crc_data_valid <= 'b0;
    302                                              			    end
    303                                              			 end
    304                                              			 
    305                                              	 else if ( counter == 'd7 )
    306                                              			begin
    307             1                      76235     			 reset_counter_flag <= 0;
    308                                              			 
    309             1                      76235     			 parity_flag <= 1;
    310                                              			 if (!first_byte_full)
    311                                              			   begin
    312             1                      13092     			    D1 <= i_regf_tx_parallel_data;
    313             1                      13092     			    first_byte_full <= 1;
    314                                              			   end
    315                                              			 else
    316                                              			   begin
    317             1                      63143     			    D2 <= i_regf_tx_parallel_data;
    318             1                      63143     			    first_byte_full <= 0;
    319                                              			   end
    320                                              		  end
    321                                              			 
    322                                              	 end	
    323                                              	 
    324                                              	 /////////////////////////////
    325                                              		 
    326                                              		serializing_address :  begin
    327                                              
    328             1                    2133584     				  o_crc_parallel_data <= A;	 
    329             1                    2133584     				  o_crc_en <= 'b1;
    330             1                    2133584     				  o_crc_last_byte <= 'b0;			
    331                                              					
    332                                              		
    333                                              		if (i_sclgen_scl_neg_edge || i_sclgen_scl_pos_edge)
    334                                              		   begin    
    335                                              		    if (  (!reset_counter_flag) )
    336                                              		      begin
    337             1                     133349                counter <= 'd0;
    338             1                     133349                reset_counter_flag <= 1;
    339             1                     133349                o_sdahnd_serial_data <= A['d7] ;
    340             1                     133349     		   o_crc_data_valid <= 'b1;
    341                                              		  
    342                                                         end
    343                                                        
    344                                              			  else
    345                                              			    begin
    346             1                     933443     			    counter <= counter + 1;
    347             1                     933443     			    o_sdahnd_serial_data <= A['d6 - counter] ;
    348                                              			    if ( counter == 'd6 ) begin
    349             1                     133349     			      o_ddrccc_mode_done <= 'b1;
    350                                              			    end
    351                                              			//	o_crc_data_valid <= 'b0;
    352                                              				end
    353                                              			    
    354                                              			 end
    355                                              			 
    356                                              			else if ( (counter == 'd7) )
    357                                              			  begin
    358             1                     133349     			 reset_counter_flag <= 0;
    359                                              			 
    360                                              			 end
    361                                              			 
    362                                              			 
    363                                              			 
    364                                              		 end	
    365                                              		 
    366                                              		 /////////////////////////////////
    367                                              		 
    368                                              		 
    369                                              		 calculating_Parity : begin
    370             1                     785968     		   o_crc_en <= 'b0;
    371                                              		   if (i_sclgen_scl_neg_edge || i_sclgen_scl_pos_edge)
    372                                              		    begin
    373                                              		      
    374                                              		     if (  (!reset_counter_flag))
    375                                              		     begin
    376             1                     196492               counter <= 'd0;
    377             1                     196492               reset_counter_flag <= 1;
    378             1                     196492               o_sdahnd_serial_data <= P[1];
    379                                                       end
    380                                              			  else
    381                                              			    begin
    382             1                     196492     			    counter <= counter + 1;
    383             1                     196492     			    o_sdahnd_serial_data <= P[(0 - counter)];
    384                                              			    if ( counter == 'd0 )
    385             1                     196492     			      o_ddrccc_mode_done <= 'b1;
    386                                              			    end
    387                                              			    
    388                                              			 end
    389                                              			 
    390                                              			else if ( counter == 1 )
    391                                              			 begin
    392             1                     196492     			  reset_counter_flag <= 0;
    393                                              			  
    394                                              			 end
    395                                              
    396                                              		 end	  
    397                                              		 
    398                                              		 
    399                                              		 /////////////////////////////////
    400                                              				  				  		  
    401                                              		token_CRC :	 begin
    402                                              
    403                                              		/* if (crc_indicator)
    404                                              				crc <= crc_temp;
    405                                              		  else 	
    406                                              				crc <= i_crc_crc_value;*/
    407                                              				
    408                                              
    409                                              		if (i_sclgen_scl_neg_edge || i_sclgen_scl_pos_edge)
    410                                              		   begin
    411                                                  
    412                                              		    if ( (!reset_counter_flag))
    413                                              		     begin
    414             1                      50324               counter <= 'd0;
    415             1                      50324               reset_counter_flag <= 1;
    416             1                      50324               o_sdahnd_serial_data <= token[3];
    417             1                      50324     		   o_crc_en <= 'b1;
    418             1                      50324     		   o_crc_last_byte <= 'b1;
    419                                              		  
    420                                              			end
    421                                              			  else
    422                                              			    begin
    423             1                     150972     			    counter <= counter + 1;
    424             1                     150972     			    o_sdahnd_serial_data <= token[(2 - counter)];
    425                                              			    if ( counter == 'd2 )
    426                                              					begin 
    427             1                      50324     			      o_ddrccc_mode_done <= 'b1;
    428                                              					
    429                                              					end
    430                                              			    end
    431                                              			    
    432                                              			 end
    433                                              			 
    434                                              			else if ( counter == 3 )
    435                                              			  begin
    436             1                      50324     			 reset_counter_flag <= 0;
    437                                              			 
    438                                              			 end
    439                                              
    440                                              		 end	 
    441                                              		
    442                                              		/////////////////////////////////////////
    443                                              		 
    444                                              		CRC_value :  begin
    445             1                     503240     		  crc_indicator <= 'b0;
    446                                              		
    447                                              		if (i_sclgen_scl_neg_edge || i_sclgen_scl_pos_edge)
    448                                              		    begin    
    449                                              		     if ( (!reset_counter_flag))
    450                                              		       begin
    451             1                      50324     		        o_sdahnd_serial_data <= i_crc_crc_value[4]; 
    452             1                      50324     				counter <= 'd0;
    453             1                      50324     				reset_counter_flag <= 1;  
    454                                                         end
    455                                              			   else
    456                                              			     begin
    457             1                     201296     			    counter <= counter + 1;
    458             1                     201296     			    o_sdahnd_serial_data <= i_crc_crc_value[(3 - counter)];
    459                                              			    if ( counter == 'd3 )
    460             1                      50324     			      o_ddrccc_mode_done <= 'b1;
    461                                              			    end
    462                                              			  end
    463                                              			    
    464                                              			else if ( counter == 'd4 )
    465                                              			 begin
    466             1                      50324     			  reset_counter_flag <= 0; 
    467                                              			 end
    468                                              			 
    469                                              			 
    470                                              				
    471                                              			 
    472                                              	  end
    473                                              			  
    474                                              			  /////////////////////////////////////////////
    475                                              			  
    476                                              		restart_Pattern: begin
    477                                              			  
    478                                              		  if (i_sclgen_scl_neg_edge || i_sclgen_scl_pos_edge)
    479                                              		    begin    
    480                                              		     if (!reset_counter_flag)
    481                                              		       begin
    482             1                      45669     		        o_sdahnd_serial_data <= 1;
    483             1                      45669                 counter <= 'd0;
    484             1                      45669                 reset_counter_flag <= 1; 
    485                                                         end
    486                                                         
    487                                              			   else
    488                                              			    begin
    489             1                     228345     			     counter <= counter + 1;
    490             1                     228345     			     o_sdahnd_serial_data <= !o_sdahnd_serial_data;
    491                                              			     if ( counter == 'd4 )
    492             1                      45669     			      o_ddrccc_mode_done <= 'b1;
    493                                              			    end	  
    494                                              			  end
    495                                              			 
    496                                              	    else if ( counter == 'd5 )
    497                                              			 begin
    498             1                      45669     			  reset_counter_flag <= 0;
    499                                              			 end
    500                                              		  end
    501                                              		  
    502                                              			  ////////////////////////////////////////////
    503                                              			  
    504                                              			exit_Pattern: begin
    505                                              			  
    506                                              		  if (i_sclgen_scl_neg_edge || i_sclgen_scl_pos_edge)
    507                                              		    begin    
    508                                              		     if (!reset_counter_flag)
    509                                              		       begin
    510             1                      87680     		        o_sdahnd_serial_data <= 1;
    511             1                      87680                 counter <= 'd0;
    512             1                      87680                 reset_counter_flag <= 1; 
    513                                                         end
    514                                                         
    515                                              			   else
    516                                              			    begin
    517             1                     701440     			     counter <= counter + 1;
    518             1                     701440     			     o_sdahnd_serial_data <= !o_sdahnd_serial_data;
    519                                              			     if ( counter == 'd7 )
    520             1                      87680     			      o_ddrccc_mode_done <= 'b1;
    521                                              			    end	  
    522                                              			  end
    523                                              			 
    524                                              	    else if ( counter == 'd8 )
    525             1                      87680     			  reset_counter_flag <= 0;
    526                                              
    527                                              		  end
    528                                              		
    529                                              		////////////////////////////////////////////////
    530                                              		
    531                                              		endcase
    532                                              		end		
    533                                              		
    534                                              		else
    535                                              		  begin
    536             1                    7354710     		 	  o_sdahnd_serial_data<= 1;
    537             1                    7354710     			o_ddrccc_mode_done<= 0;
    538             1                    7354710     			o_crc_en<= 0;
    539             1                    7354710     		    counter <= 0;
    540             1                    7354710     		    reset_counter_flag <= 0;

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        250       171        79    68.40%

================================Toggle Details================================

Toggle Coverage for instance /CCC_Handler_tb/tx_dut --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                            A[0-7]           1           1      100.00 
                                           D1[7-0]           1           1      100.00 
                                           D2[7-0]           1           1      100.00 
                                                P0           1           1      100.00 
                                        P0_cmdword           1           1      100.00 
                                           P0_data           1           1      100.00 
                                                P1           1           1      100.00 
                                        P1_cmdword           1           1      100.00 
                                           P1_data           1           1      100.00 
                                            P[0-1]           1           1      100.00 
                                     counter[31-4]           0           0        0.00 
                                      counter[3-0]           1           1      100.00 
                                          crc[4-0]           0           0        0.00 
                                     crc_indicator           0           0        0.00 
                                     crc_temp[4-0]           0           0        0.00 
                                   first_byte_full           1           1      100.00 
                              i_crc_crc_value[0-4]           1           1      100.00 
                                  i_crc_data_valid           1           1      100.00 
                        i_ddrccc_special_data[0-7]           1           1      100.00 
                                    i_ddrccc_tx_en           1           1      100.00 
                             i_ddrccc_tx_mode[0-3]           1           1      100.00 
                           i_regf_read_n_write_bit           1           1      100.00 
                      i_regf_tx_parallel_data[0-7]           1           1      100.00 
                             i_sclgen_scl_neg_edge           1           1      100.00 
                             i_sclgen_scl_pos_edge           1           1      100.00 
                                         i_sys_clk           1           1      100.00 
                                         i_sys_rst           0           1       50.00 
                                  o_crc_data_valid           1           1      100.00 
                                          o_crc_en           1           1      100.00 
                                   o_crc_last_byte           1           1      100.00 
                          o_crc_parallel_data[7-0]           1           1      100.00 
                                o_ddrccc_mode_done           1           1      100.00 
                              o_sdahnd_serial_data           1           1      100.00 
                                        parity_adj           1           1      100.00 
                                       parity_flag           1           1      100.00 
                                        rd_wr_flag           1           1      100.00 
                                reset_counter_flag           1           1      100.00 

Total Node Count     =        125 
Toggled Node Count   =         85 
Untoggled Node Count =         40 

Toggle Coverage      =      68.40% (171 of 250 bins)

=================================================================================
=== Instance: /CCC_Handler_tb/crc_dut
=== Design Unit: work.crc
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        18        18         0   100.00%

================================Branch Details================================

Branch Coverage for instance /CCC_Handler_tb/crc_dut

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File crc.v
------------------------------------IF Branch------------------------------------
    28                                   4046040     Count coming in to IF
    28              1                          2         if (!i_sys_rst) begin
    36              1                    4046038     	else	begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    37                                   4046038     Count coming in to IF
    37              1                    3728198     		 if (i_txrx_en)
                                          317840     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    39                                   3728198     Count coming in to IF
    39              1                      78448     			if (i_txrx_last_byte)
    47              1                     365729     			else if (i_txrx_data_valid)
    54              1                    3284021     			else 
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    56                                   3284021     Count coming in to IF
    56              1                     358189     				if (counter == 'd8)
    61              1                    2925832     				else 
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    100                                  3326380     Count coming in to CASE
    101             1                     400548     	'd0:	feedback = temp[7] ^ shift_reg[4] ;
    102             1                     365729     	'd1:	feedback = temp[6] ^ shift_reg[4] ;
    103             1                     365729     	'd2:	feedback = temp[5] ^ shift_reg[4] ;
    104             1                     365729     	'd3:	feedback = temp[4] ^ shift_reg[4] ;
    105             1                     365729     	'd4:	feedback = temp[3] ^ shift_reg[4] ;
    106             1                     365729     	'd5:	feedback = temp[2] ^ shift_reg[4] ;
    107             1                     365729     	'd6:	feedback = temp[1] ^ shift_reg[4] ;
    108             1                     365729     	'd7:	feedback = temp[0] ^ shift_reg[4] ;
    110             1                     365729     	default : feedback = 'b0;
Branch totals: 9 hits of 9 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       1         1         0   100.00%

================================Condition Details================================

Condition Coverage for instance /CCC_Handler_tb/crc_dut --

  File crc.v
----------------Focused Condition View-------------------
Line       56 Item    1  (counter == 8)
Condition totals: 1 of 1 input term covered = 100.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  (counter == 8)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (counter == 8)_0      -                             
  Row   2:          1  (counter == 8)_1      -                             


Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                     18        18         0   100.00%

================================Expression Details================================

Expression Coverage for instance /CCC_Handler_tb/crc_dut --

  File crc.v
-----------Focused Expression View (Bimodal)------------
Line       65 Item    1  (shift_reg[1] ^ feedback)
Expression totals: 2 of 2 input terms covered = 100.00%

      Input Term   Covered  Reason for no coverage                  Hint
     -----------  --------  --------------------------------------  --------------
    shift_reg[1]         Y
        feedback         Y

    Rows:   Hits(->0)   Hits(->1)  FEC Target            Non-masking condition(s)           

---------  ----------  ----------  --------------------  -------------------------          
 Row   1:           0           1  shift_reg[1]_0        -                                  
 Row   2:           1           1  shift_reg[1]_1        -                                  
 Row   3:           0           1  feedback_0            -                                  
 Row   4:           1           0  feedback_1            -                                  

-----------Focused Expression View (Bimodal)------------
Line       101 Item    1  (temp[7] ^ shift_reg[4])
Expression totals: 2 of 2 input terms covered = 100.00%

      Input Term   Covered  Reason for no coverage                  Hint
     -----------  --------  --------------------------------------  --------------
         temp[7]         Y
    shift_reg[4]         Y

    Rows:   Hits(->0)   Hits(->1)  FEC Target            Non-masking condition(s)           

---------  ----------  ----------  --------------------  -------------------------          
 Row   1:           0           1  temp[7]_0             -                                  
 Row   2:           1           1  temp[7]_1             -                                  
 Row   3:           0           1  shift_reg[4]_0        -                                  
 Row   4:           1           0  shift_reg[4]_1        -                                  

-----------Focused Expression View (Bimodal)------------
Line       102 Item    1  (temp[6] ^ shift_reg[4])
Expression totals: 2 of 2 input terms covered = 100.00%

      Input Term   Covered  Reason for no coverage                  Hint
     -----------  --------  --------------------------------------  --------------
         temp[6]         Y
    shift_reg[4]         Y

    Rows:   Hits(->0)   Hits(->1)  FEC Target            Non-masking condition(s)           

---------  ----------  ----------  --------------------  -------------------------          
 Row   1:           1           1  temp[6]_0             -                                  
 Row   2:           0           1  temp[6]_1             -                                  
 Row   3:           1           1  shift_reg[4]_0        -                                  
 Row   4:           0           1  shift_reg[4]_1        -                                  

-----------Focused Expression View (Bimodal)------------
Line       103 Item    1  (temp[5] ^ shift_reg[4])
Expression totals: 2 of 2 input terms covered = 100.00%

      Input Term   Covered  Reason for no coverage                  Hint
     -----------  --------  --------------------------------------  --------------
         temp[5]         Y
    shift_reg[4]         Y

    Rows:   Hits(->0)   Hits(->1)  FEC Target            Non-masking condition(s)           

---------  ----------  ----------  --------------------  -------------------------          
 Row   1:           0           1  temp[5]_0             -                                  
 Row   2:           1           1  temp[5]_1             -                                  
 Row   3:           0           1  shift_reg[4]_0        -                                  
 Row   4:           1           1  shift_reg[4]_1        -                                  

-----------Focused Expression View (Bimodal)------------
Line       104 Item    1  (temp[4] ^ shift_reg[4])
Expression totals: 2 of 2 input terms covered = 100.00%

      Input Term   Covered  Reason for no coverage                  Hint
     -----------  --------  --------------------------------------  --------------
         temp[4]         Y
    shift_reg[4]         Y

    Rows:   Hits(->0)   Hits(->1)  FEC Target            Non-masking condition(s)           

---------  ----------  ----------  --------------------  -------------------------          
 Row   1:           0           1  temp[4]_0             -                                  
 Row   2:           1           0  temp[4]_1             -                                  
 Row   3:           1           0  shift_reg[4]_0        -                                  
 Row   4:           1           1  shift_reg[4]_1        -                                  

-----------Focused Expression View (Bimodal)------------
Line       105 Item    1  (temp[3] ^ shift_reg[4])
Expression totals: 2 of 2 input terms covered = 100.00%

      Input Term   Covered  Reason for no coverage                  Hint
     -----------  --------  --------------------------------------  --------------
         temp[3]         Y
    shift_reg[4]         Y

    Rows:   Hits(->0)   Hits(->1)  FEC Target            Non-masking condition(s)           

---------  ----------  ----------  --------------------  -------------------------          
 Row   1:           1           0  temp[3]_0             -                                  
 Row   2:           0           1  temp[3]_1             -                                  
 Row   3:           1           1  shift_reg[4]_0        -                                  
 Row   4:           1           0  shift_reg[4]_1        -                                  

-----------Focused Expression View (Bimodal)------------
Line       106 Item    1  (temp[2] ^ shift_reg[4])
Expression totals: 2 of 2 input terms covered = 100.00%

      Input Term   Covered  Reason for no coverage                  Hint
     -----------  --------  --------------------------------------  --------------
         temp[2]         Y
    shift_reg[4]         Y

    Rows:   Hits(->0)   Hits(->1)  FEC Target            Non-masking condition(s)           

---------  ----------  ----------  --------------------  -------------------------          
 Row   1:           1           1  temp[2]_0             -                                  
 Row   2:           0           1  temp[2]_1             -                                  
 Row   3:           1           1  shift_reg[4]_0        -                                  
 Row   4:           0           1  shift_reg[4]_1        -                                  

-----------Focused Expression View (Bimodal)------------
Line       107 Item    1  (temp[1] ^ shift_reg[4])
Expression totals: 2 of 2 input terms covered = 100.00%

      Input Term   Covered  Reason for no coverage                  Hint
     -----------  --------  --------------------------------------  --------------
         temp[1]         Y
    shift_reg[4]         Y

    Rows:   Hits(->0)   Hits(->1)  FEC Target            Non-masking condition(s)           

---------  ----------  ----------  --------------------  -------------------------          
 Row   1:           1           1  temp[1]_0             -                                  
 Row   2:           1           0  temp[1]_1             -                                  
 Row   3:           1           0  shift_reg[4]_0        -                                  
 Row   4:           0           1  shift_reg[4]_1        -                                  

-----------Focused Expression View (Bimodal)------------
Line       108 Item    1  (temp[0] ^ shift_reg[4])
Expression totals: 2 of 2 input terms covered = 100.00%

      Input Term   Covered  Reason for no coverage                  Hint
     -----------  --------  --------------------------------------  --------------
         temp[0]         Y
    shift_reg[4]         Y

    Rows:   Hits(->0)   Hits(->1)  FEC Target            Non-masking condition(s)           

---------  ----------  ----------  --------------------  -------------------------          
 Row   1:           1           1  temp[0]_0             -                                  
 Row   2:           1           0  temp[0]_1             -                                  
 Row   3:           1           0  shift_reg[4]_0        -                                  
 Row   4:           0           1  shift_reg[4]_1        -                                  


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      30        30         0   100.00%

================================Statement Details================================

Statement Coverage for instance /CCC_Handler_tb/crc_dut --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File crc.v
    1                                                module crc (
    2                                                    input 		wire 		i_sys_clk,
    3                                                    input 		wire 		i_sys_rst,
    4                                                    input 		wire 		i_txrx_en,
    5                                                	input       wire        i_txrx_data_valid,
    6                                                	input 		wire 		i_txrx_last_byte,
    7                                                    input 		wire [7:0]  i_txrx_data,
    8                                                    output 		reg  [4:0]  o_txrx_crc_value,
    9                                                    output 		reg 		o_txrx_crc_valid
    10                                               );
    11                                               
    12                                               
    13                                               parameter POLY = 6'b100101;
    14                                               parameter POLY_WIDTH = 6;
    15                                               parameter seed = 6'b011111;
    16                                               
    17                                               
    18                                               
    19                                               reg [POLY_WIDTH-2:0] shift_reg ;
    20                                               reg [3:0] counter;
    21                                               reg feedback;
    22                                               reg [7:0] temp;
    23                                                
    24                                               
    25                                               
    26                                               // Initializations
    27              1                    4046040     always @(posedge i_sys_clk or negedge i_sys_rst) begin
    28                                                   if (!i_sys_rst) begin
    29                                                       
    30              1                          2             shift_reg <= seed;
    31              1                          2             counter   <= 'd0;
    32              1                          2             o_txrx_crc_valid <= 'd0;
    33              1                          2     		o_txrx_crc_value <= 'd0;
    34                                               		end 
    35                                               	
    36                                               	else	begin
    37                                               		 if (i_txrx_en)
    38                                               			begin
    39                                               			if (i_txrx_last_byte)
    40                                               				begin
    41              1                      78448     					counter <= 'd0;
    42              1                      78448     					o_txrx_crc_valid <= 'd1;
    43              1                      78448     					o_txrx_crc_value <= shift_reg [4:0];
    44              1                      78448     					shift_reg <= seed;
    45                                               					
    46                                               				end
    47                                               			else if (i_txrx_data_valid)
    48                                               				begin
    49              1                     365729     					temp <= i_txrx_data;
    50              1                     365729     					o_txrx_crc_valid <= 'd0;
    51              1                     365729     					counter <= 'd0;
    52                                               				end
    53                                               				
    54                                               			else 
    55                                               				begin 
    56                                               				if (counter == 'd8)
    57                                               					begin
    58                                               					//	counter <= 'd0;
    59              1                     358189     						o_txrx_crc_valid <= 'd0;
    60                                               					end
    61                                               				else 
    62                                               					begin 
    63              1                    2925832     						shift_reg[4] <= shift_reg[3]  ;     
    64              1                    2925832     						shift_reg[3] <= shift_reg[2] 			; 
    65              1                    2925832     						shift_reg[2] <= shift_reg[1] ^ feedback ;
    66              1                    2925832     						shift_reg[1] <= shift_reg[0] ;
    67              1                    2925832     						shift_reg[0] <= feedback ;
    68              1                    2925832     						counter <= counter + 'd1;
    69              1                    2925832     						o_txrx_crc_valid <= 'd0;
    70                                               					end
    71                                               					
    72                                               				
    73                                               				end
    74                                               				
    75                                               			end
    76                                               			
    77                                               			
    78                                               		/*else
    79                                               				begin
    80                                               						counter <= 'd0;
    81                                               						o_txrx_crc_valid <= 'd0;
    82                                               						shift_reg <= POLY;
    83                                               				end*/
    84                                               				
    85                                               				
    86                                               				
    87                                               		
    88                                               		end
    89                                               		
    90                                               	end
    91                                               	
    92                                               	
    93                                               	
    94                                               
    95                                               
    96                                               
    97                                               
    98              1                    3326380     always @(*) begin
    99                                                
    100                                              	 case (counter) 
    101             1                     400548     	'd0:	feedback = temp[7] ^ shift_reg[4] ;
    102             1                     365729     	'd1:	feedback = temp[6] ^ shift_reg[4] ;
    103             1                     365729     	'd2:	feedback = temp[5] ^ shift_reg[4] ;
    104             1                     365729     	'd3:	feedback = temp[4] ^ shift_reg[4] ;
    105             1                     365729     	'd4:	feedback = temp[3] ^ shift_reg[4] ;
    106             1                     365729     	'd5:	feedback = temp[2] ^ shift_reg[4] ;
    107             1                     365729     	'd6:	feedback = temp[1] ^ shift_reg[4] ;
    108             1                     365729     	'd7:	feedback = temp[0] ^ shift_reg[4] ;
    109                                              	
    110             1                     365729     	default : feedback = 'b0;

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         74        73         1    98.64%

================================Toggle Details================================

Toggle Coverage for instance /CCC_Handler_tb/crc_dut --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                      counter[3-0]           1           1      100.00 
                                          feedback           1           1      100.00 
                                         i_sys_clk           1           1      100.00 
                                         i_sys_rst           0           1       50.00 
                                  i_txrx_data[0-7]           1           1      100.00 
                                 i_txrx_data_valid           1           1      100.00 
                                         i_txrx_en           1           1      100.00 
                                  i_txrx_last_byte           1           1      100.00 
                                  o_txrx_crc_valid           1           1      100.00 
                             o_txrx_crc_value[4-0]           1           1      100.00 
                                    shift_reg[4-0]           1           1      100.00 
                                         temp[7-0]           1           1      100.00 

Total Node Count     =         37 
Toggled Node Count   =         36 
Untoggled Node Count =          1 

Toggle Coverage      =      98.64% (73 of 74 bins)

=================================================================================
=== Instance: /CCC_Handler_tb/mux1_1
=== Design Unit: work.mux1
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%

================================Branch Details================================

Branch Coverage for instance /CCC_Handler_tb/mux1_1

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File mux1.v
------------------------------------IF Branch------------------------------------
    9                                     796695     Count coming in to IF
    9               1                     637524     		if (en)
    11              1                     159171     		else 
Branch totals: 2 hits of 2 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       3         3         0   100.00%

================================Statement Details================================

Statement Coverage for instance /CCC_Handler_tb/mux1_1 --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File mux1.v
    1                                                module mux1 (
    2                                                input tx,rx,en,
    3                                                output reg y 
    4                                                );
    5                                                
    6                                                
    7               1                     796695     always @ (*) 
    8                                                	begin 
    9                                                		if (en)
    10              1                     637524     			y = tx;
    11                                               		else 
    12              1                     159171     			y = rx ;

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                          8         8         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /CCC_Handler_tb/mux1_1 --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                                en           1           1      100.00 
                                                rx           1           1      100.00 
                                                tx           1           1      100.00 
                                                 y           1           1      100.00 

Total Node Count     =          4 
Toggled Node Count   =          4 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (8 of 8 bins)

=================================================================================
=== Instance: /CCC_Handler_tb/mux1_2
=== Design Unit: work.mux1
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%

================================Branch Details================================

Branch Coverage for instance /CCC_Handler_tb/mux1_2

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File mux1.v
------------------------------------IF Branch------------------------------------
    9                                     428871     Count coming in to IF
    9               1                     332630     		if (en)
    11              1                      96241     		else 
Branch totals: 2 hits of 2 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       3         3         0   100.00%

================================Statement Details================================

Statement Coverage for instance /CCC_Handler_tb/mux1_2 --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File mux1.v
    1                                                module mux1 (
    2                                                input tx,rx,en,
    3                                                output reg y 
    4                                                );
    5                                                
    6                                                
    7               1                     428871     always @ (*) 
    8                                                	begin 
    9                                                		if (en)
    10              1                     332630     			y = tx;
    11                                               		else 
    12              1                      96241     			y = rx ;

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                          8         8         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /CCC_Handler_tb/mux1_2 --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                                en           1           1      100.00 
                                                rx           1           1      100.00 
                                                tx           1           1      100.00 
                                                 y           1           1      100.00 

Total Node Count     =          4 
Toggled Node Count   =          4 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (8 of 8 bins)

=================================================================================
=== Instance: /CCC_Handler_tb/mux1_3
=== Design Unit: work.mux1
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%

================================Branch Details================================

Branch Coverage for instance /CCC_Handler_tb/mux1_3

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File mux1.v
------------------------------------IF Branch------------------------------------
    9                                     905293     Count coming in to IF
    9               1                     745927     		if (en)
    11              1                     159366     		else 
Branch totals: 2 hits of 2 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       3         3         0   100.00%

================================Statement Details================================

Statement Coverage for instance /CCC_Handler_tb/mux1_3 --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File mux1.v
    1                                                module mux1 (
    2                                                input tx,rx,en,
    3                                                output reg y 
    4                                                );
    5                                                
    6                                                
    7               1                     905293     always @ (*) 
    8                                                	begin 
    9                                                		if (en)
    10              1                     745927     			y = tx;
    11                                               		else 
    12              1                     159366     			y = rx ;

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                          8         8         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /CCC_Handler_tb/mux1_3 --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                                en           1           1      100.00 
                                                rx           1           1      100.00 
                                                tx           1           1      100.00 
                                                 y           1           1      100.00 

Total Node Count     =          4 
Toggled Node Count   =          4 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (8 of 8 bins)

=================================================================================
=== Instance: /CCC_Handler_tb/mux1_8
=== Design Unit: work.mux8
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%

================================Branch Details================================

Branch Coverage for instance /CCC_Handler_tb/mux1_8

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File mux8.v
------------------------------------IF Branch------------------------------------
    10                                    474042     Count coming in to IF
    10              1                     361703     		if (en)
    12              1                     112339     		else 
Branch totals: 2 hits of 2 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       3         3         0   100.00%

================================Statement Details================================

Statement Coverage for instance /CCC_Handler_tb/mux1_8 --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File mux8.v
    1                                                module mux8 (
    2                                                input [7:0] tx,rx,
    3                                                input en,
    4                                                output reg [7:0] y 
    5                                                );
    6                                                
    7                                                
    8               1                     474042     always @ (*) 
    9                                                	begin 
    10                                               		if (en)
    11              1                     361703     			y = tx;
    12                                               		else 
    13              1                     112339     			y = rx ;

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         50        50         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /CCC_Handler_tb/mux1_8 --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                                en           1           1      100.00 
                                           rx[0-7]           1           1      100.00 
                                           tx[0-7]           1           1      100.00 
                                            y[7-0]           1           1      100.00 

Total Node Count     =         25 
Toggled Node Count   =         25 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (50 of 50 bins)

=================================================================================
=== Instance: /CCC_Handler_tb
=== Design Unit: work.CCC_Handler_tb
=================================================================================

Assertion Coverage:
    Assertions                      25         1        24     4.00%
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/CCC_Handler_tb/assert__Direct_GETDCR_GETBCR_GETSTATUS_GETMWL_GETMRL_TOC_1_rx_track
                     CCC_Handler_tb_final.sv(4373)
                                                     3696          1
/CCC_Handler_tb/assert__Direct_GETDCR_GETBCR_GETSTATUS_GETMWL_GETMRL_TOC_0_rx_track
                     CCC_Handler_tb_final.sv(4323)
                                                     3746          1
/CCC_Handler_tb/assert__Direct_GETDCR_GETBCR_GETSTATUS_GETMWL_GETMRL_TOC_1_track
                     CCC_Handler_tb_final.sv(4272)
                                                     3696          1
/CCC_Handler_tb/assert__Direct_GETDCR_GETBCR_GETSTATUS_GETMWL_GETMRL_TOC_0_track
                     CCC_Handler_tb_final.sv(4221)
                                                     3746          1
/CCC_Handler_tb/assert__Direct_GETBCR_GETDCR_TOC_1
                     CCC_Handler_tb_final.sv(4169)
                                                      737          1
/CCC_Handler_tb/assert__Direct_GETBCR_GETDCR_TOC_0
                     CCC_Handler_tb_final.sv(4164)
                                                      701          1
/CCC_Handler_tb/assert__Direct_GETMWL_GETMRL_GETSTATUS_TOC_1
                     CCC_Handler_tb_final.sv(4136)
                                                     1113          1
/CCC_Handler_tb/assert__Direct_GETMWL_GETMRL_GETSTATUS_TOC_0
                     CCC_Handler_tb_final.sv(4131)
                                                     1122          1
/CCC_Handler_tb/assert__Direct_ENEC_DISEC_SETMWL_SETMRL_TOC_1_track
                     CCC_Handler_tb_final.sv(3981)
                                                     2338          1
/CCC_Handler_tb/assert__Direct_ENEC_DISEC_SETMWL_SETMRL_TOC_0_track
                     CCC_Handler_tb_final.sv(3977)
                                                     2305          1
/CCC_Handler_tb/assert__Direct_SETMWL_SETMRL_TOC_1
                     CCC_Handler_tb_final.sv(3973)
                                                     1119          1
/CCC_Handler_tb/assert__Direct_SETMWL_SETMRL_TOC_0
                     CCC_Handler_tb_final.sv(3968)
                                                     1236          1
/CCC_Handler_tb/assert__Direct_ENEC_DISEC_TOC_1
                     CCC_Handler_tb_final.sv(3963)
                                                     1195          1
/CCC_Handler_tb/assert__Direct_ENEC_DISEC_TOC_0
                     CCC_Handler_tb_final.sv(3958)
                                                     1148          1
/CCC_Handler_tb/assert__Broadcast_Dummy_TOC_1_track
                     CCC_Handler_tb_final.sv(3667)
                                                      386          1
/CCC_Handler_tb/assert__Broadcast_Dummy_TOC_0_track
                     CCC_Handler_tb_final.sv(3663)
                                                      417          1
/CCC_Handler_tb/assert__Broadcast_ENEC_DISEC_SETMWL_SETMRL_TOC_1_track
                     CCC_Handler_tb_final.sv(3659)
                                                     4673          1
/CCC_Handler_tb/assert__Broadcast_ENEC_DISEC_SETMWL_SETMRL_TOC_0_track
                     CCC_Handler_tb_final.sv(3655)
                                                     4573          1
/CCC_Handler_tb/assert__Broadcast_Dummy_TOC_1
                     CCC_Handler_tb_final.sv(3651)
                                                      386          1
/CCC_Handler_tb/assert__Broadcast_Dummy_TOC_0
                     CCC_Handler_tb_final.sv(3647)
                                                      417          1
/CCC_Handler_tb/assert__Broadcast_SETMWL_SETMRL_TOC_1
                     CCC_Handler_tb_final.sv(3643)
                                                     1124          1
/CCC_Handler_tb/assert__Broadcast_SETMWL_SETMRL_TOC_0
                     CCC_Handler_tb_final.sv(3639)
                                                     1153          1
/CCC_Handler_tb/assert__Broadcast_ENEC_DISEC_TOC_1
                     CCC_Handler_tb_final.sv(3635)
                                                     1193          1
/CCC_Handler_tb/assert__Broadcast_ENEC_DISEC_TOC_0
                     CCC_Handler_tb_final.sv(3631)
                                                     1172          1
/CCC_Handler_tb/#ublk#247440018#3015/immed__3017
                     CCC_Handler_tb_final.sv(3017)
                                                        0          1

Covergroup Coverage:
    Covergroups                     14        na        na   100.00%
        Coverpoints/Crosses        266        na        na        na
            Covergroup Bins        683       683         0   100.00%
----------------------------------------------------------------------------------------------------------
Covergroup                                             Metric       Goal       Bins    Status               
                                                                                                         
----------------------------------------------------------------------------------------------------------
 TYPE /CCC_Handler_tb/ENEC_Broadcast                  100.00%        100          -    Covered              
    covered/total bins:                                    46         46          -                      
    missing/total bins:                                     0         46          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint o_tx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_tx_mode_TOC_0                        100.00%        100          -    Covered              
        covered/total bins:                                10         10          -                      
        missing/total bins:                                 0         10          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_tx_mode_TOC_1                        100.00%        100          -    Covered              
        covered/total bins:                                10         10          -                      
        missing/total bins:                                 0         10          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sclstall_en                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sclstall_code_TOC_0                  100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sclstall_code_TOC_1                  100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_rx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_rx_mode                              100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint i_rx_pre                               100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_frmcnt_en                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sdahand_pp_od                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_frmcnt_Direct_Broadcast_n            100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_wr_en                           100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_rd_en                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_addr                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_txrx_addr_ccc                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_engine_odd                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_ERR_STATUS                      100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_engine_done                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
 Covergroup instance \/CCC_Handler_tb/ENEC_Broadcast_instance  
                                                      100.00%        100          -    Covered              
    covered/total bins:                                    46         46          -                      
    missing/total bins:                                     0         46          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint o_tx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin tx_en_0                                    109597          1          -    Covered              
        bin tx_en_1                                    149081          1          -    Covered              
    Coverpoint o_tx_mode_TOC_0                        100.00%        100          -    Covered              
        covered/total bins:                                10         10          -                      
        missing/total bins:                                 0         10          -                      
        % Hit:                                        100.00%        100          -                      
        bin tx_special_preamble                         51749          1          -    Covered              
        bin tx_zero                                      1570          1          -    Covered              
        bin tx_seven_zeros                              10990          1          -    Covered              
        bin tx_serializing_address                      12560          1          -    Covered              
        bin tx_parity_calc                               5484          1          -    Covered              
        bin tx_one                                       2348          1          -    Covered              
        bin tx_serializing_byte_port                     6224          1          -    Covered              
        bin tx_c_token_CRC                               1576          1          -    Covered              
        bin tx_value_CRC                                 1970          1          -    Covered              
        bin tx_restart_pattern                           2364          1          -    Covered              
    Coverpoint o_tx_mode_TOC_1                        100.00%        100          -    Covered              
        covered/total bins:                                10         10          -                      
        missing/total bins:                                 0         10          -                      
        % Hit:                                        100.00%        100          -                      
        bin tx_special_preamble                         53778          1          -    Covered              
        bin tx_zero                                      1620          1          -    Covered              
        bin tx_seven_zeros                              11340          1          -    Covered              
        bin tx_serializing_address                      12960          1          -    Covered              
        bin tx_parity_calc                               5640          1          -    Covered              
        bin tx_one                                       2424          1          -    Covered              
        bin tx_serializing_byte_port                     6432          1          -    Covered              
        bin tx_c_token_CRC                               1584          1          -    Covered              
        bin tx_value_CRC                                 1980          1          -    Covered              
        bin tx_exit_pattern                             14580          1          -    Covered              
    Coverpoint o_sclstall_en                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_sclstall_en_0                            232745          1          -    Covered              
        bin o_sclstall_en_1                             25933          1          -    Covered              
    Coverpoint o_sclstall_code_TOC_0                  100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_stall_cycles_restart                       2364          1          -    Covered              
    Coverpoint o_sclstall_code_TOC_1                  100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_stall_cycles_exit                         14580          1          -    Covered              
    Coverpoint o_rx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_rx_en_negedge_0                          251520          1          -    Covered              
        bin o_rx_en_negedge_1                            7158          1          -    Covered              
    Coverpoint o_rx_mode                              100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin rx_preamble_rx_mode                        258678          1          -    Covered              
    Coverpoint i_rx_pre                               100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin first_rx_pre                                82724          1          -    Covered              
        bin second_rx_pre                              168377          1          -    Covered              
    Coverpoint o_frmcnt_en                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_frmcnt_en_0                              173632          1          -    Covered              
        bin o_frmcnt_en_1                               85046          1          -    Covered              
    Coverpoint o_sdahand_pp_od                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_sdahand_pp_od_1                          258678          1          -    Covered              
    Coverpoint o_frmcnt_Direct_Broadcast_n            100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin o_frmcnt_Direct                         0                     -    ZERO                 
        bin o_frmcnt_Broadcast                         258678          1          -    Covered              
    Coverpoint o_regf_wr_en                           100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin o_regf_wr_en                            0                     -    ZERO                 
        bin o_regf_wr_en_n                             258678          1          -    Covered              
    Coverpoint o_regf_rd_en                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_regf_rd_en_0                             233382          1          -    Covered              
        bin o_regf_rd_en_1                              25296          1          -    Covered              
    Coverpoint o_regf_addr                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        ignore_bin last_addres_of_prev_cmd              14676                     -    Occurred             
        bin o_regf_addr_first_location                  30197          1          -    Covered              
        bin o_regf_addr_zeros                          182684          1          -    Covered              
        illegal_bin other_addresses                     17496                     -    Occurred             
    Coverpoint o_txrx_addr_ccc                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin CCC_value                                  102414          1          -    Covered              
    Coverpoint o_engine_odd                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_engine_odd_0                             236160          1          -    Covered              
        bin o_engine_odd_1                              22518          1          -    Covered              
    Coverpoint o_regf_ERR_STATUS                      100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_regf_ERR_STATUS_tb                       145878          1          -    Covered              
        default bin others                             112800                     -    Occurred             
    Coverpoint o_engine_done                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_engine_done_0                            257083          1          -    Covered              
        bin o_engine_done_1                              1595          1          -    Covered              
 TYPE /CCC_Handler_tb/DISEC_Broadcast                 100.00%        100          -    Covered              
    covered/total bins:                                    46         46          -                      
    missing/total bins:                                     0         46          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint o_tx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_tx_mode_TOC_0                        100.00%        100          -    Covered              
        covered/total bins:                                10         10          -                      
        missing/total bins:                                 0         10          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_tx_mode_TOC_1                        100.00%        100          -    Covered              
        covered/total bins:                                10         10          -                      
        missing/total bins:                                 0         10          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sclstall_en                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sclstall_code_TOC_0                  100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sclstall_code_TOC_1                  100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_rx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_rx_mode                              100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint i_rx_pre                               100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_frmcnt_en                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sdahand_pp_od                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_frmcnt_Direct_Broadcast_n            100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_wr_en                           100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_rd_en                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_addr                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_txrx_addr_ccc                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_engine_odd                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_ERR_STATUS                      100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_engine_done                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
 Covergroup instance \/CCC_Handler_tb/DISEC_Broadcast_instance  
                                                      100.00%        100          -    Covered              
    covered/total bins:                                    46         46          -                      
    missing/total bins:                                     0         46          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint o_tx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin tx_en_0                                    109072          1          -    Covered              
        bin tx_en_1                                    151678          1          -    Covered              
    Coverpoint o_tx_mode_TOC_0                        100.00%        100          -    Covered              
        covered/total bins:                                10         10          -                      
        missing/total bins:                                 0         10          -                      
        % Hit:                                        100.00%        100          -                      
        bin tx_special_preamble                         52412          1          -    Covered              
        bin tx_zero                                      1588          1          -    Covered              
        bin tx_seven_zeros                              11116          1          -    Covered              
        bin tx_serializing_address                      12704          1          -    Covered              
        bin tx_parity_calc                               5688          1          -    Covered              
        bin tx_one                                       2424          1          -    Covered              
        bin tx_serializing_byte_port                     6688          1          -    Covered              
        bin tx_c_token_CRC                               1680          1          -    Covered              
        bin tx_value_CRC                                 2100          1          -    Covered              
        bin tx_restart_pattern                           2520          1          -    Covered              
    Coverpoint o_tx_mode_TOC_1                        100.00%        100          -    Covered              
        covered/total bins:                                10         10          -                      
        missing/total bins:                                 0         10          -                      
        % Hit:                                        100.00%        100          -                      
        bin tx_special_preamble                         52360          1          -    Covered              
        bin tx_zero                                      1620          1          -    Covered              
        bin tx_seven_zeros                              11340          1          -    Covered              
        bin tx_serializing_address                      12960          1          -    Covered              
        bin tx_parity_calc                               5772          1          -    Covered              
        bin tx_one                                       2428          1          -    Covered              
        bin tx_serializing_byte_port                     6464          1          -    Covered              
        bin tx_c_token_CRC                               1832          1          -    Covered              
        bin tx_value_CRC                                 2290          1          -    Covered              
        bin tx_exit_pattern                             14580          1          -    Covered              
    Coverpoint o_sclstall_en                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_sclstall_en_0                            234742          1          -    Covered              
        bin o_sclstall_en_1                             26008          1          -    Covered              
    Coverpoint o_sclstall_code_TOC_0                  100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_stall_cycles_restart                       2520          1          -    Covered              
    Coverpoint o_sclstall_code_TOC_1                  100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_stall_cycles_exit                         14580          1          -    Covered              
    Coverpoint o_rx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_rx_en_negedge_0                          253472          1          -    Covered              
        bin o_rx_en_negedge_1                            7278          1          -    Covered              
    Coverpoint o_rx_mode                              100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin rx_preamble_rx_mode                        260750          1          -    Covered              
    Coverpoint i_rx_pre                               100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin first_rx_pre                                83692          1          -    Covered              
        bin second_rx_pre                              168831          1          -    Covered              
    Coverpoint o_frmcnt_en                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_frmcnt_en_0                              172916          1          -    Covered              
        bin o_frmcnt_en_1                               87834          1          -    Covered              
    Coverpoint o_sdahand_pp_od                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_sdahand_pp_od_1                          260750          1          -    Covered              
    Coverpoint o_frmcnt_Direct_Broadcast_n            100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin o_frmcnt_Direct                         0                     -    ZERO                 
        bin o_frmcnt_Broadcast                         260750          1          -    Covered              
    Coverpoint o_regf_wr_en                           100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin o_regf_wr_en                            0                     -    ZERO                 
        bin o_regf_wr_en_n                             260750          1          -    Covered              
    Coverpoint o_regf_rd_en                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_regf_rd_en_0                             233550          1          -    Covered              
        bin o_regf_rd_en_1                              27200          1          -    Covered              
    Coverpoint o_regf_addr                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        ignore_bin last_addres_of_prev_cmd              11240                     -    Occurred             
        bin o_regf_addr_first_location                  28164          1          -    Covered              
        bin o_regf_addr_zeros                          192974          1          -    Covered              
        illegal_bin other_addresses                     15900                     -    Occurred             
    Coverpoint o_txrx_addr_ccc                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin CCC_value                                  106083          1          -    Covered              
    Coverpoint o_engine_odd                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_engine_odd_0                             235670          1          -    Covered              
        bin o_engine_odd_1                              25080          1          -    Covered              
    Coverpoint o_regf_ERR_STATUS                      100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_regf_ERR_STATUS_tb                       151240          1          -    Covered              
        default bin others                             109510                     -    Occurred             
    Coverpoint o_engine_done                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_engine_done_0                            257083          1          -    Covered              
        bin o_engine_done_1                              1595          1          -    Covered              
 TYPE /CCC_Handler_tb/SETMWL_Broadcast                100.00%        100          -    Covered              
    covered/total bins:                                    46         46          -                      
    missing/total bins:                                     0         46          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint o_tx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_tx_mode_TOC_0                        100.00%        100          -    Covered              
        covered/total bins:                                10         10          -                      
        missing/total bins:                                 0         10          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_tx_mode_TOC_1                        100.00%        100          -    Covered              
        covered/total bins:                                10         10          -                      
        missing/total bins:                                 0         10          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sclstall_en                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sclstall_code_TOC_0                  100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sclstall_code_TOC_1                  100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_rx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_rx_mode                              100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint i_rx_pre                               100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_frmcnt_en                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sdahand_pp_od                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_frmcnt_Direct_Broadcast_n            100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_wr_en                           100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_rd_en                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_addr                            100.00%        100          -    Covered              
        covered/total bins:                                 3          3          -                      
        missing/total bins:                                 0          3          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_txrx_addr_ccc                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_engine_odd                           100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_ERR_STATUS                      100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_engine_done                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
 Covergroup instance \/CCC_Handler_tb/SETMWL_Broadcast_instance  
                                                      100.00%        100          -    Covered              
    covered/total bins:                                    46         46          -                      
    missing/total bins:                                     0         46          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint o_tx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin tx_en_0                                    102486          1          -    Covered              
        bin tx_en_1                                    146467          1          -    Covered              
    Coverpoint o_tx_mode_TOC_0                        100.00%        100          -    Covered              
        covered/total bins:                                10         10          -                      
        missing/total bins:                                 0         10          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin tx_exit_pattern                     10260                     -    Occurred             
        bin tx_special_preamble                         50545          1          -    Covered              
        bin tx_zero                                      1574          1          -    Covered              
        bin tx_seven_zeros                              11018          1          -    Covered              
        bin tx_serializing_address                      12592          1          -    Covered              
        bin tx_parity_calc                               5712          1          -    Covered              
        bin tx_one                                       2422          1          -    Covered              
        bin tx_serializing_byte_port                     6784          1          -    Covered              
        bin tx_c_token_CRC                               1736          1          -    Covered              
        bin tx_value_CRC                                 2170          1          -    Covered              
        bin tx_restart_pattern                           2604          1          -    Covered              
    Coverpoint o_tx_mode_TOC_1                        100.00%        100          -    Covered              
        covered/total bins:                                10         10          -                      
        missing/total bins:                                 0         10          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin tx_restart_pattern                      0                     -    ZERO                 
        bin tx_special_preamble                         48684          1          -    Covered              
        bin tx_zero                                      1484          1          -    Covered              
        bin tx_seven_zeros                              10388          1          -    Covered              
        bin tx_serializing_address                      11872          1          -    Covered              
        bin tx_parity_calc                               5284          1          -    Covered              
        bin tx_one                                       2262          1          -    Covered              
        bin tx_serializing_byte_port                     6224          1          -    Covered              
        bin tx_c_token_CRC                               1520          1          -    Covered              
        bin tx_value_CRC                                 1900          1          -    Covered              
        bin tx_exit_pattern                             13356          1          -    Covered              
    Coverpoint o_sclstall_en                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_sclstall_en_0                            224262          1          -    Covered              
        bin o_sclstall_en_1                             24691          1          -    Covered              
    Coverpoint o_sclstall_code_TOC_0                  100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin o_stall_cycles_exit                 10260                     -    Occurred             
        bin o_stall_cycles_restart                       2604          1          -    Covered              
    Coverpoint o_sclstall_code_TOC_1                  100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin o_stall_cycles_restart                  0                     -    ZERO                 
        bin o_stall_cycles_exit                         13356          1          -    Covered              
    Coverpoint o_rx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_rx_en_negedge_0                          241927          1          -    Covered              
        bin o_rx_en_negedge_1                            7026          1          -    Covered              
    Coverpoint o_rx_mode                              100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin rx_preamble_rx_mode                        248953          1          -    Covered              
    Coverpoint i_rx_pre                               100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin first_rx_pre                                83977          1          -    Covered              
        bin second_rx_pre                              157588          1          -    Covered              
    Coverpoint o_frmcnt_en                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_frmcnt_en_0                              161647          1          -    Covered              
        bin o_frmcnt_en_1                               87306          1          -    Covered              
    Coverpoint o_sdahand_pp_od                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_sdahand_pp_od_1                          248953          1          -    Covered              
    Coverpoint o_frmcnt_Direct_Broadcast_n            100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin o_frmcnt_Direct                         0                     -    ZERO                 
        bin o_frmcnt_Broadcast                         248953          1          -    Covered              
    Coverpoint o_regf_wr_en                           100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin o_regf_wr_en                            0                     -    ZERO                 
        bin o_regf_wr_en_n                             248953          1          -    Covered              
    Coverpoint o_regf_rd_en                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_regf_rd_en_0                             222921          1          -    Covered              
        bin o_regf_rd_en_1                              26032          1          -    Covered              
    Coverpoint o_regf_addr                            100.00%        100          -    Covered              
        covered/total bins:                                 3          3          -                      
        missing/total bins:                                 0          3          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_regf_addr_first_location                  29100          1          -    Covered              
        bin o_regf_addr_second_location                 34353          1          -    Covered              
        bin o_regf_addr_zeros                          159890          1          -    Covered              
        illegal_bin other_addresses                     13080                     -    Occurred             
    Coverpoint o_txrx_addr_ccc                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin CCC_value                                  105459          1          -    Covered              
    Coverpoint o_engine_odd                           100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin o_engine_odd_1                          0                     -    ZERO                 
        bin o_engine_odd_0                             248953          1          -    Covered              
    Coverpoint o_regf_ERR_STATUS                      100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_regf_ERR_STATUS_tb                       143485          1          -    Covered              
        default bin others                             105468                     -    Occurred             
    Coverpoint o_engine_done                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_engine_done_0                            247424          1          -    Covered              
        bin o_engine_done_1                              1529          1          -    Covered              
 TYPE /CCC_Handler_tb/SETMRL_Broadcast                100.00%        100          -    Covered              
    covered/total bins:                                    46         46          -                      
    missing/total bins:                                     0         46          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint o_tx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_tx_mode_TOC_0                        100.00%        100          -    Covered              
        covered/total bins:                                10         10          -                      
        missing/total bins:                                 0         10          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_tx_mode_TOC_1                        100.00%        100          -    Covered              
        covered/total bins:                                10         10          -                      
        missing/total bins:                                 0         10          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sclstall_en                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sclstall_code_TOC_0                  100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sclstall_code_TOC_1                  100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_rx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_rx_mode                              100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint i_rx_pre                               100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_frmcnt_en                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sdahand_pp_od                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_frmcnt_Direct_Broadcast_n            100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_wr_en                           100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_rd_en                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_addr                            100.00%        100          -    Covered              
        covered/total bins:                                 3          3          -                      
        missing/total bins:                                 0          3          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_txrx_addr_ccc                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_engine_odd                           100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_ERR_STATUS                      100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_engine_done                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
 Covergroup instance \/CCC_Handler_tb/SETMRL_Broadcast_instance  
                                                      100.00%        100          -    Covered              
    covered/total bins:                                    46         46          -                      
    missing/total bins:                                     0         46          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint o_tx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin tx_en_0                                    104943          1          -    Covered              
        bin tx_en_1                                    144162          1          -    Covered              
    Coverpoint o_tx_mode_TOC_0                        100.00%        100          -    Covered              
        covered/total bins:                                10         10          -                      
        missing/total bins:                                 0         10          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin tx_exit_pattern                     10494                     -    Occurred             
        bin tx_special_preamble                         51335          1          -    Covered              
        bin tx_zero                                      1562          1          -    Covered              
        bin tx_seven_zeros                              10934          1          -    Covered              
        bin tx_serializing_address                      12496          1          -    Covered              
        bin tx_parity_calc                               5452          1          -    Covered              
        bin tx_one                                       2330          1          -    Covered              
        bin tx_serializing_byte_port                     6144          1          -    Covered              
        bin tx_c_token_CRC                               1584          1          -    Covered              
        bin tx_value_CRC                                 1980          1          -    Covered              
        bin tx_restart_pattern                           2376          1          -    Covered              
    Coverpoint o_tx_mode_TOC_1                        100.00%        100          -    Covered              
        covered/total bins:                                10         10          -                      
        missing/total bins:                                 0         10          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin tx_restart_pattern                      0                     -    ZERO                 
        bin tx_special_preamble                         50305          1          -    Covered              
        bin tx_zero                                      1522          1          -    Covered              
        bin tx_seven_zeros                              10654          1          -    Covered              
        bin tx_serializing_address                      12176          1          -    Covered              
        bin tx_parity_calc                               5300          1          -    Covered              
        bin tx_one                                       2272          1          -    Covered              
        bin tx_serializing_byte_port                     6000          1          -    Covered              
        bin tx_c_token_CRC                               1512          1          -    Covered              
        bin tx_value_CRC                                 1890          1          -    Covered              
        bin tx_exit_pattern                             13698          1          -    Covered              
    Coverpoint o_sclstall_en                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_sclstall_en_0                            224079          1          -    Covered              
        bin o_sclstall_en_1                             25026          1          -    Covered              
    Coverpoint o_sclstall_code_TOC_0                  100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin o_stall_cycles_exit                 10494                     -    Occurred             
        bin o_stall_cycles_restart                       2376          1          -    Covered              
    Coverpoint o_sclstall_code_TOC_1                  100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin o_stall_cycles_restart                  0                     -    ZERO                 
        bin o_stall_cycles_exit                         13698          1          -    Covered              
    Coverpoint o_rx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_rx_en_negedge_0                          242202          1          -    Covered              
        bin o_rx_en_negedge_1                            6903          1          -    Covered              
    Coverpoint o_rx_mode                              100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin rx_preamble_rx_mode                        249105          1          -    Covered              
    Coverpoint i_rx_pre                               100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin first_rx_pre                                80490          1          -    Covered              
        bin second_rx_pre                              161216          1          -    Covered              
    Coverpoint o_frmcnt_en                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_frmcnt_en_0                              167697          1          -    Covered              
        bin o_frmcnt_en_1                               81408          1          -    Covered              
    Coverpoint o_sdahand_pp_od                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_sdahand_pp_od_1                          249105          1          -    Covered              
    Coverpoint o_frmcnt_Direct_Broadcast_n            100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin o_frmcnt_Direct                         0                     -    ZERO                 
        bin o_frmcnt_Broadcast                         249105          1          -    Covered              
    Coverpoint o_regf_wr_en                           100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin o_regf_wr_en                            0                     -    ZERO                 
        bin o_regf_wr_en_n                             249105          1          -    Covered              
    Coverpoint o_regf_rd_en                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_regf_rd_en_0                             224577          1          -    Covered              
        bin o_regf_rd_en_1                              24528          1          -    Covered              
    Coverpoint o_regf_addr                            100.00%        100          -    Covered              
        covered/total bins:                                 3          3          -                      
        missing/total bins:                                 0          3          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_regf_addr_first_location                  27444          1          -    Covered              
        bin o_regf_addr_second_location                 35449          1          -    Covered              
        bin o_regf_addr_zeros                          155981          1          -    Covered              
        illegal_bin other_addresses                     17670                     -    Occurred             
    Coverpoint o_txrx_addr_ccc                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin CCC_value                                   98542          1          -    Covered              
    Coverpoint o_engine_odd                           100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin o_engine_odd_1                          0                     -    ZERO                 
        bin o_engine_odd_0                             249105          1          -    Covered              
    Coverpoint o_regf_ERR_STATUS                      100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_regf_ERR_STATUS_tb                       140535          1          -    Covered              
        default bin others                             108570                     -    Occurred             
    Coverpoint o_engine_done                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_engine_done_0                            247563          1          -    Covered              
        bin o_engine_done_1                              1542          1          -    Covered              
 TYPE /CCC_Handler_tb/Dummy_Broadcast                 100.00%        100          -    Covered              
    covered/total bins:                                    44         44          -                      
    missing/total bins:                                     0         44          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint o_tx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_tx_mode_TOC_0                        100.00%        100          -    Covered              
        covered/total bins:                                10         10          -                      
        missing/total bins:                                 0         10          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_tx_mode_TOC_1                        100.00%        100          -    Covered              
        covered/total bins:                                10         10          -                      
        missing/total bins:                                 0         10          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sclstall_en                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sclstall_code_TOC_0                  100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sclstall_code_TOC_1                  100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_rx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_rx_mode                              100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint i_rx_pre                               100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_frmcnt_en                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sdahand_pp_od                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_frmcnt_Direct_Broadcast_n            100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_wr_en                           100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_rd_en                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_addr                            100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_txrx_addr_ccc                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_engine_odd                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_ERR_STATUS                      100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_engine_done                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
 Covergroup instance \/CCC_Handler_tb/Dummy_Broadcast_instance  
                                                      100.00%        100          -    Covered              
    covered/total bins:                                    44         44          -                      
    missing/total bins:                                     0         44          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint o_tx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin tx_en_0                                     78198          1          -    Covered              
        bin tx_en_1                                    140998          1          -    Covered              
    Coverpoint o_tx_mode_TOC_0                        100.00%        100          -    Covered              
        covered/total bins:                                10         10          -                      
        missing/total bins:                                 0         10          -                      
        % Hit:                                        100.00%        100          -                      
        bin tx_special_preamble                         38923          1          -    Covered              
        bin tx_zero                                      1618          1          -    Covered              
        bin tx_seven_zeros                              11326          1          -    Covered              
        bin tx_serializing_address                      12944          1          -    Covered              
        bin tx_parity_calc                               4804          1          -    Covered              
        bin tx_one                                       1618          1          -    Covered              
        bin tx_serializing_byte_port                     6272          1          -    Covered              
        bin tx_c_token_CRC                               3136          1          -    Covered              
        bin tx_value_CRC                                 3920          1          -    Covered              
        bin tx_restart_pattern                           4704          1          -    Covered              
    Coverpoint o_tx_mode_TOC_1                        100.00%        100          -    Covered              
        covered/total bins:                                10         10          -                      
        missing/total bins:                                 0         10          -                      
        % Hit:                                        100.00%        100          -                      
        bin tx_special_preamble                         36449          1          -    Covered              
        bin tx_zero                                      1574          1          -    Covered              
        bin tx_seven_zeros                              11018          1          -    Covered              
        bin tx_serializing_address                      12592          1          -    Covered              
        bin tx_parity_calc                               4752          1          -    Covered              
        bin tx_one                                       1574          1          -    Covered              
        bin tx_serializing_byte_port                     6416          1          -    Covered              
        bin tx_c_token_CRC                               3208          1          -    Covered              
        bin tx_value_CRC                                 4010          1          -    Covered              
        bin tx_exit_pattern                             14166          1          -    Covered              
    Coverpoint o_sclstall_en                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_sclstall_en_0                            194416          1          -    Covered              
        bin o_sclstall_en_1                             24780          1          -    Covered              
    Coverpoint o_sclstall_code_TOC_0                  100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_stall_cycles_restart                       4704          1          -    Covered              
    Coverpoint o_sclstall_code_TOC_1                  100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_stall_cycles_exit                         14166          1          -    Covered              
    Coverpoint o_rx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_rx_en_negedge_0                          214408          1          -    Covered              
        bin o_rx_en_negedge_1                            4788          1          -    Covered              
    Coverpoint o_rx_mode                              100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin rx_preamble_rx_mode                        219196          1          -    Covered              
    Coverpoint i_rx_pre                               100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin second_rx_pre                      138606                     -    Occurred             
        bin first_rx_pre                                73442          1          -    Covered              
    Coverpoint o_frmcnt_en                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_frmcnt_en_0                              173968          1          -    Covered              
        bin o_frmcnt_en_1                               45228          1          -    Covered              
    Coverpoint o_sdahand_pp_od                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_sdahand_pp_od_1                          219196          1          -    Covered              
    Coverpoint o_frmcnt_Direct_Broadcast_n            100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin o_frmcnt_Direct                         0                     -    ZERO                 
        bin o_frmcnt_Broadcast                         219196          1          -    Covered              
    Coverpoint o_regf_wr_en                           100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin o_regf_wr_en                            0                     -    ZERO                 
        bin o_regf_wr_en_n                             219196          1          -    Covered              
    Coverpoint o_regf_rd_en                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_regf_rd_en_0                             206508          1          -    Covered              
        bin o_regf_rd_en_1                              12688          1          -    Covered              
    Coverpoint o_regf_addr                            100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        ignore_bin last_addres_of_prev_cmd              31925                     -    Occurred             
        bin o_regf_addr_zeros                          154830          1          -    Covered              
        illegal_bin other_addresses                     18463                     -    Occurred             
    Coverpoint o_txrx_addr_ccc                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin CCC_value                                   59909          1          -    Covered              
        illegal_bin others                             145309                     -    Occurred             
    Coverpoint o_engine_odd                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_engine_odd_0                             185863          1          -    Covered              
        bin o_engine_odd_1                              33333          1          -    Covered              
    Coverpoint o_regf_ERR_STATUS                      100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_regf_ERR_STATUS_tb                       143714          1          -    Covered              
        default bin others                              75482                     -    Occurred             
    Coverpoint o_engine_done                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_engine_done_0                            217600          1          -    Covered              
        bin o_engine_done_1                              1596          1          -    Covered              
 TYPE /CCC_Handler_tb/ENEC_Direct                     100.00%        100          -    Covered              
    covered/total bins:                                    47         47          -                      
    missing/total bins:                                     0         47          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint o_tx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_tx_mode_TOC_0                        100.00%        100          -    Covered              
        covered/total bins:                                10         10          -                      
        missing/total bins:                                 0         10          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_tx_mode_TOC_1                        100.00%        100          -    Covered              
        covered/total bins:                                11         11          -                      
        missing/total bins:                                 0         11          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sclstall_en                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sclstall_code_TOC_0                  100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sclstall_code_TOC_1                  100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_rx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_rx_mode                              100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint i_rx_pre                               100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_frmcnt_en                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sdahand_pp_od                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_frmcnt_Direct_Broadcast_n            100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_wr_en                           100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_rd_en                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_addr                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_txrx_addr_ccc                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_engine_odd                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_ERR_STATUS                      100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_engine_done                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
 Covergroup instance \/CCC_Handler_tb/ENENEC_Direct_instance  
                                                      100.00%        100          -    Covered              
    covered/total bins:                                    47         47          -                      
    missing/total bins:                                     0         47          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint o_tx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin tx_en_0                                    105226          1          -    Covered              
        bin tx_en_1                                    201012          1          -    Covered              
    Coverpoint o_tx_mode_TOC_0                        100.00%        100          -    Covered              
        covered/total bins:                                10         10          -                      
        missing/total bins:                                 0         10          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin tx_exit_pattern                     10350                     -    Occurred             
        bin tx_special_preamble                         54137          1          -    Covered              
        bin tx_zero                                      2390          1          -    Covered              
        bin tx_seven_zeros                              16730          1          -    Covered              
        bin tx_serializing_address                      19120          1          -    Covered              
        bin tx_parity_calc                               7260          1          -    Covered              
        bin tx_one                                       2390          1          -    Covered              
        bin tx_serializing_byte_port                     6528          1          -    Covered              
        bin tx_c_token_CRC                               4960          1          -    Covered              
        bin tx_value_CRC                                 6200          1          -    Covered              
        bin tx_restart_pattern                           7440          1          -    Covered              
    Coverpoint o_tx_mode_TOC_1                        100.00%        100          -    Covered              
        covered/total bins:                                11         11          -                      
        missing/total bins:                                 0         11          -                      
        % Hit:                                        100.00%        100          -                      
        bin tx_special_preamble                         53179          1          -    Covered              
        bin tx_zero                                      2220          1          -    Covered              
        bin tx_seven_zeros                              15540          1          -    Covered              
        bin tx_serializing_address                      17760          1          -    Covered              
        bin tx_parity_calc                               6584          1          -    Covered              
        bin tx_one                                       2220          1          -    Covered              
        bin tx_serializing_byte_port                     5744          1          -    Covered              
        bin tx_c_token_CRC                               4288          1          -    Covered              
        bin tx_value_CRC                                 5360          1          -    Covered              
        bin tx_exit_pattern                             13518          1          -    Covered              
        bin tx_restart_pattern                           4308          1          -    Covered              
    Coverpoint o_sclstall_en                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_sclstall_en_0                            272927          1          -    Covered              
        bin o_sclstall_en_1                             33311          1          -    Covered              
    Coverpoint o_sclstall_code_TOC_0                  100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin o_stall_cycles_exit                 10350                     -    Occurred             
        bin o_stall_cycles_restart                       7440          1          -    Covered              
    Coverpoint o_sclstall_code_TOC_1                  100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_stall_cycles_internal_restart              4308          1          -    Covered              
        bin o_stall_cycles_exit                         13518          1          -    Covered              
    Coverpoint o_rx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_rx_en_negedge_0                          299323          1          -    Covered              
        bin o_rx_en_negedge_1                            6915          1          -    Covered              
    Coverpoint o_rx_mode                              100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin rx_preamble_rx_mode                        306238          1          -    Covered              
    Coverpoint i_rx_pre                               100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin first_rx_pre                               129316          1          -    Covered              
    Coverpoint o_frmcnt_en                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_frmcnt_en_0                              224006          1          -    Covered              
        bin o_frmcnt_en_1                               82232          1          -    Covered              
    Coverpoint o_sdahand_pp_od                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_sdahand_pp_od_1                          306238          1          -    Covered              
    Coverpoint o_frmcnt_Direct_Broadcast_n            100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin o_frmcnt_Direct                         0                     -    ZERO                 
        bin o_frmcnt_Broadcast                         306238          1          -    Covered              
    Coverpoint o_regf_wr_en                           100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin o_regf_wr_en                            0                     -    ZERO                 
        bin o_regf_wr_en_n                             306238          1          -    Covered              
    Coverpoint o_regf_rd_en                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_regf_rd_en_0                             281907          1          -    Covered              
        bin o_regf_rd_en_1                              24331          1          -    Covered              
    Coverpoint o_regf_addr                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        ignore_bin last_addres_of_prev_cmd              11403                     -    Occurred             
        bin o_regf_addr_first_location                  26781          1          -    Covered              
        bin o_regf_addr_zeros                          237512          1          -    Covered              
        illegal_bin other_addresses                     17250                     -    Occurred             
    Coverpoint o_txrx_addr_ccc                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin CCC_value                                   69030          1          -    Covered              
    Coverpoint o_engine_odd                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_engine_odd_0                             284170          1          -    Covered              
        bin o_engine_odd_1                              22068          1          -    Covered              
    Coverpoint o_regf_ERR_STATUS                      100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_regf_ERR_STATUS_tb                       198232          1          -    Covered              
        default bin others                             108006                     -    Occurred             
    Coverpoint o_engine_done                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_engine_done_0                            304700          1          -    Covered              
        bin o_engine_done_1                              1538          1          -    Covered              
 TYPE /CCC_Handler_tb/DISEC_Direct                    100.00%        100          -    Covered              
    covered/total bins:                                    47         47          -                      
    missing/total bins:                                     0         47          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint o_tx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_tx_mode_TOC_0                        100.00%        100          -    Covered              
        covered/total bins:                                10         10          -                      
        missing/total bins:                                 0         10          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_tx_mode_TOC_1                        100.00%        100          -    Covered              
        covered/total bins:                                11         11          -                      
        missing/total bins:                                 0         11          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sclstall_en                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sclstall_code_TOC_0                  100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sclstall_code_TOC_1                  100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_rx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_rx_mode                              100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint i_rx_pre                               100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_frmcnt_en                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sdahand_pp_od                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_frmcnt_Direct_Broadcast_n            100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_wr_en                           100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_rd_en                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_addr                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_txrx_addr_ccc                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_engine_odd                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_ERR_STATUS                      100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_engine_done                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
 Covergroup instance \/CCC_Handler_tb/DISEC_Direct_instance  
                                                      100.00%        100          -    Covered              
    covered/total bins:                                    47         47          -                      
    missing/total bins:                                     0         47          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint o_tx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin tx_en_0                                    109225          1          -    Covered              
        bin tx_en_1                                    203609          1          -    Covered              
    Coverpoint o_tx_mode_TOC_0                        100.00%        100          -    Covered              
        covered/total bins:                                10         10          -                      
        missing/total bins:                                 0         10          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin tx_exit_pattern                     10314                     -    Occurred             
        bin tx_special_preamble                         53533          1          -    Covered              
        bin tx_zero                                      2300          1          -    Covered              
        bin tx_seven_zeros                              16100          1          -    Covered              
        bin tx_serializing_address                      18400          1          -    Covered              
        bin tx_parity_calc                               6908          1          -    Covered              
        bin tx_one                                       2300          1          -    Covered              
        bin tx_serializing_byte_port                     5968          1          -    Covered              
        bin tx_c_token_CRC                               4616          1          -    Covered              
        bin tx_value_CRC                                 5770          1          -    Covered              
        bin tx_restart_pattern                           6924          1          -    Covered              
    Coverpoint o_tx_mode_TOC_1                        100.00%        100          -    Covered              
        covered/total bins:                                11         11          -                      
        missing/total bins:                                 0         11          -                      
        % Hit:                                        100.00%        100          -                      
        bin tx_special_preamble                         57502          1          -    Covered              
        bin tx_zero                                      2396          1          -    Covered              
        bin tx_seven_zeros                              16772          1          -    Covered              
        bin tx_serializing_address                      19168          1          -    Covered              
        bin tx_parity_calc                               7100          1          -    Covered              
        bin tx_one                                       2396          1          -    Covered              
        bin tx_serializing_byte_port                     6208          1          -    Covered              
        bin tx_c_token_CRC                               4616          1          -    Covered              
        bin tx_value_CRC                                 5770          1          -    Covered              
        bin tx_exit_pattern                             14580          1          -    Covered              
        bin tx_restart_pattern                           4656          1          -    Covered              
    Coverpoint o_sclstall_en                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_sclstall_en_0                            278708          1          -    Covered              
        bin o_sclstall_en_1                             34126          1          -    Covered              
    Coverpoint o_sclstall_code_TOC_0                  100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin o_stall_cycles_exit                 10314                     -    Occurred             
        bin o_stall_cycles_restart                       6924          1          -    Covered              
    Coverpoint o_sclstall_code_TOC_1                  100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_stall_cycles_internal_restart              4656          1          -    Covered              
        bin o_stall_cycles_exit                         14580          1          -    Covered              
    Coverpoint o_rx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_rx_en_negedge_0                          305790          1          -    Covered              
        bin o_rx_en_negedge_1                            7044          1          -    Covered              
    Coverpoint o_rx_mode                              100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin rx_preamble_rx_mode                        312834          1          -    Covered              
    Coverpoint i_rx_pre                               100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin first_rx_pre                               131526          1          -    Covered              
    Coverpoint o_frmcnt_en                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_frmcnt_en_0                              231334          1          -    Covered              
        bin o_frmcnt_en_1                               81500          1          -    Covered              
    Coverpoint o_sdahand_pp_od                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_sdahand_pp_od_1                          312834          1          -    Covered              
    Coverpoint o_frmcnt_Direct_Broadcast_n            100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin o_frmcnt_Broadcast                      0                     -    ZERO                 
        bin o_frmcnt_Direct                            312834          1          -    Covered              
    Coverpoint o_regf_wr_en                           100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin o_regf_wr_en                            0                     -    ZERO                 
        bin o_regf_wr_en_n                             312834          1          -    Covered              
    Coverpoint o_regf_rd_en                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_regf_rd_en_0                             288475          1          -    Covered              
        bin o_regf_rd_en_1                              24359          1          -    Covered              
    Coverpoint o_regf_addr                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        ignore_bin last_addres_of_prev_cmd              11100                     -    Occurred             
        bin o_regf_addr_first_location                  29600          1          -    Covered              
        bin o_regf_addr_zeros                          243538          1          -    Covered              
        illegal_bin other_addresses                     14811                     -    Occurred             
    Coverpoint o_txrx_addr_ccc                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin CCC_value                                   68490          1          -    Covered              
    Coverpoint o_engine_odd                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_engine_odd_0                             290478          1          -    Covered              
        bin o_engine_odd_1                              22356          1          -    Covered              
    Coverpoint o_regf_ERR_STATUS                      100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_regf_ERR_STATUS_tb                       200598          1          -    Covered              
        default bin others                             112236                     -    Occurred             
    Coverpoint o_engine_done                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_engine_done_0                            311247          1          -    Covered              
        bin o_engine_done_1                              1587          1          -    Covered              
 TYPE /CCC_Handler_tb/SETMWL_Direct                   100.00%        100          -    Covered              
    covered/total bins:                                    47         47          -                      
    missing/total bins:                                     0         47          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint o_tx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_tx_mode_TOC_0                        100.00%        100          -    Covered              
        covered/total bins:                                10         10          -                      
        missing/total bins:                                 0         10          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_tx_mode_TOC_1                        100.00%        100          -    Covered              
        covered/total bins:                                11         11          -                      
        missing/total bins:                                 0         11          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sclstall_en                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sclstall_code_TOC_0                  100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sclstall_code_TOC_1                  100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_rx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_rx_mode                              100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint i_rx_pre                               100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_frmcnt_en                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sdahand_pp_od                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_frmcnt_Direct_Broadcast_n            100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_wr_en                           100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_rd_en                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_addr                            100.00%        100          -    Covered              
        covered/total bins:                                 3          3          -                      
        missing/total bins:                                 0          3          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_txrx_addr_ccc                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_engine_odd                           100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_ERR_STATUS                      100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_engine_done                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
 Covergroup instance \/CCC_Handler_tb/SETMWL_Direct_instance  
                                                      100.00%        100          -    Covered              
    covered/total bins:                                    47         47          -                      
    missing/total bins:                                     0         47          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint o_tx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin tx_en_0                                    110495          1          -    Covered              
        bin tx_en_1                                    216688          1          -    Covered              
    Coverpoint o_tx_mode_TOC_0                        100.00%        100          -    Covered              
        covered/total bins:                                10         10          -                      
        missing/total bins:                                 0         10          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin tx_exit_pattern                     11052                     -    Occurred             
        bin tx_special_preamble                         57557          1          -    Covered              
        bin tx_zero                                      2504          1          -    Covered              
        bin tx_seven_zeros                              17528          1          -    Covered              
        bin tx_serializing_address                      20032          1          -    Covered              
        bin tx_parity_calc                               7560          1          -    Covered              
        bin tx_one                                       2504          1          -    Covered              
        bin tx_serializing_byte_port                     6768          1          -    Covered              
        bin tx_c_token_CRC                               5104          1          -    Covered              
        bin tx_value_CRC                                 6380          1          -    Covered              
        bin tx_restart_pattern                           7656          1          -    Covered              
    Coverpoint o_tx_mode_TOC_1                        100.00%        100          -    Covered              
        covered/total bins:                                11         11          -                      
        missing/total bins:                                 0         11          -                      
        % Hit:                                        100.00%        100          -                      
        bin tx_special_preamble                         56063          1          -    Covered              
        bin tx_zero                                      2438          1          -    Covered              
        bin tx_seven_zeros                              17066          1          -    Covered              
        bin tx_serializing_address                      19504          1          -    Covered              
        bin tx_parity_calc                               7360          1          -    Covered              
        bin tx_one                                       2438          1          -    Covered              
        bin tx_serializing_byte_port                     6432          1          -    Covered              
        bin tx_c_token_CRC                               4968          1          -    Covered              
        bin tx_value_CRC                                 6210          1          -    Covered              
        bin tx_exit_pattern                             14706          1          -    Covered              
        bin tx_restart_pattern                           4824          1          -    Covered              
    Coverpoint o_sclstall_en                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_sclstall_en_0                            291416          1          -    Covered              
        bin o_sclstall_en_1                             35767          1          -    Covered              
    Coverpoint o_sclstall_code_TOC_0                  100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin o_stall_cycles_exit                 11052                     -    Occurred             
        bin o_stall_cycles_restart                       7656          1          -    Covered              
    Coverpoint o_sclstall_code_TOC_1                  100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_stall_cycles_internal_restart              4824          1          -    Covered              
        bin o_stall_cycles_exit                         14706          1          -    Covered              
    Coverpoint o_rx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_rx_en_negedge_0                          319770          1          -    Covered              
        bin o_rx_en_negedge_1                            7413          1          -    Covered              
    Coverpoint o_rx_mode                              100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin rx_preamble_rx_mode                        327183          1          -    Covered              
    Coverpoint i_rx_pre                               100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin first_rx_pre                               142126          1          -    Covered              
    Coverpoint o_frmcnt_en                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_frmcnt_en_0                              238935          1          -    Covered              
        bin o_frmcnt_en_1                               88248          1          -    Covered              
    Coverpoint o_sdahand_pp_od                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_sdahand_pp_od_1                          327183          1          -    Covered              
    Coverpoint o_frmcnt_Direct_Broadcast_n            100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin o_frmcnt_Broadcast                      0                     -    ZERO                 
        bin o_frmcnt_Direct                            327183          1          -    Covered              
    Coverpoint o_regf_wr_en                           100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin o_regf_wr_en                            0                     -    ZERO                 
        bin o_regf_wr_en_n                             327183          1          -    Covered              
    Coverpoint o_regf_rd_en                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_regf_rd_en_0                             300529          1          -    Covered              
        bin o_regf_rd_en_1                              26654          1          -    Covered              
    Coverpoint o_regf_addr                            100.00%        100          -    Covered              
        covered/total bins:                                 3          3          -                      
        missing/total bins:                                 0          3          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_regf_addr_first_location                  29728          1          -    Covered              
        bin o_regf_addr_zeros                          233339          1          -    Covered              
        bin o_regf_addr_second_location                 36426          1          -    Covered              
        illegal_bin other_addresses                     14249                     -    Occurred             
    Coverpoint o_txrx_addr_ccc                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin CCC_value                                   74250          1          -    Covered              
    Coverpoint o_engine_odd                           100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin o_engine_odd_1                          0                     -    ZERO                 
        bin o_engine_odd_0                             327183          1          -    Covered              
    Coverpoint o_regf_ERR_STATUS                      100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_regf_ERR_STATUS_tb                       213255          1          -    Covered              
        default bin others                             113928                     -    Occurred             
    Coverpoint o_engine_done                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_engine_done_0                            325537          1          -    Covered              
        bin o_engine_done_1                              1646          1          -    Covered              
 TYPE /CCC_Handler_tb/SETMRL_Direct                   100.00%        100          -    Covered              
    covered/total bins:                                    47         47          -                      
    missing/total bins:                                     0         47          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint o_tx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_tx_mode_TOC_0                        100.00%        100          -    Covered              
        covered/total bins:                                10         10          -                      
        missing/total bins:                                 0         10          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_tx_mode_TOC_1                        100.00%        100          -    Covered              
        covered/total bins:                                11         11          -                      
        missing/total bins:                                 0         11          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sclstall_en                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sclstall_code_TOC_0                  100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sclstall_code_TOC_1                  100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_rx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_rx_mode                              100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint i_rx_pre                               100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_frmcnt_en                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sdahand_pp_od                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_frmcnt_Direct_Broadcast_n            100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_wr_en                           100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_rd_en                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_addr                            100.00%        100          -    Covered              
        covered/total bins:                                 3          3          -                      
        missing/total bins:                                 0          3          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_txrx_addr_ccc                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_engine_odd                           100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_ERR_STATUS                      100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_engine_done                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
 Covergroup instance \/CCC_Handler_tb/SETMRL_Direct_instance  
                                                      100.00%        100          -    Covered              
    covered/total bins:                                    47         47          -                      
    missing/total bins:                                     0         47          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint o_tx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin tx_en_0                                    104721          1          -    Covered              
        bin tx_en_1                                    201245          1          -    Covered              
    Coverpoint o_tx_mode_TOC_0                        100.00%        100          -    Covered              
        covered/total bins:                                10         10          -                      
        missing/total bins:                                 0         10          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin tx_exit_pattern                     11196                     -    Occurred             
        bin tx_special_preamble                         57711          1          -    Covered              
        bin tx_zero                                      2422          1          -    Covered              
        bin tx_seven_zeros                              16954          1          -    Covered              
        bin tx_serializing_address                      19376          1          -    Covered              
        bin tx_parity_calc                               7200          1          -    Covered              
        bin tx_one                                       2422          1          -    Covered              
        bin tx_serializing_byte_port                     6304          1          -    Covered              
        bin tx_c_token_CRC                               4712          1          -    Covered              
        bin tx_value_CRC                                 5890          1          -    Covered              
        bin tx_restart_pattern                           7068          1          -    Covered              
    Coverpoint o_tx_mode_TOC_1                        100.00%        100          -    Covered              
        covered/total bins:                                11         11          -                      
        missing/total bins:                                 0         11          -                      
        % Hit:                                        100.00%        100          -                      
        bin tx_special_preamble                         49154          1          -    Covered              
        bin tx_zero                                      2184          1          -    Covered              
        bin tx_seven_zeros                              15288          1          -    Covered              
        bin tx_serializing_address                      17472          1          -    Covered              
        bin tx_parity_calc                               6652          1          -    Covered              
        bin tx_one                                       2184          1          -    Covered              
        bin tx_serializing_byte_port                     5920          1          -    Covered              
        bin tx_c_token_CRC                               4568          1          -    Covered              
        bin tx_value_CRC                                 5710          1          -    Covered              
        bin tx_exit_pattern                             12996          1          -    Covered              
        bin tx_restart_pattern                           4440          1          -    Covered              
    Coverpoint o_sclstall_en                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_sclstall_en_0                            272569          1          -    Covered              
        bin o_sclstall_en_1                             33397          1          -    Covered              
    Coverpoint o_sclstall_code_TOC_0                  100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin o_stall_cycles_exit                 11196                     -    Occurred             
        bin o_stall_cycles_restart                       7068          1          -    Covered              
    Coverpoint o_sclstall_code_TOC_1                  100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_stall_cycles_internal_restart              4440          1          -    Covered              
        bin o_stall_cycles_exit                         12996          1          -    Covered              
    Coverpoint o_rx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_rx_en_negedge_0                          299057          1          -    Covered              
        bin o_rx_en_negedge_1                            6909          1          -    Covered              
    Coverpoint o_rx_mode                              100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin rx_preamble_rx_mode                        305966          1          -    Covered              
    Coverpoint i_rx_pre                               100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin first_rx_pre                               130780          1          -    Covered              
    Coverpoint o_frmcnt_en                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_frmcnt_en_0                              224112          1          -    Covered              
        bin o_frmcnt_en_1                               81854          1          -    Covered              
    Coverpoint o_sdahand_pp_od                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_sdahand_pp_od_1                          305966          1          -    Covered              
    Coverpoint o_frmcnt_Direct_Broadcast_n            100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin o_frmcnt_Broadcast                      0                     -    ZERO                 
        bin o_frmcnt_Direct                            305966          1          -    Covered              
    Coverpoint o_regf_wr_en                           100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin o_regf_wr_en                            0                     -    ZERO                 
        bin o_regf_wr_en_n                             305966          1          -    Covered              
    Coverpoint o_regf_rd_en                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_regf_rd_en_0                             281466          1          -    Covered              
        bin o_regf_rd_en_1                              24500          1          -    Covered              
    Coverpoint o_regf_addr                            100.00%        100          -    Covered              
        covered/total bins:                                 3          3          -                      
        missing/total bins:                                 0          3          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_regf_addr_first_location                  30507          1          -    Covered              
        bin o_regf_addr_zeros                          213116          1          -    Covered              
        bin o_regf_addr_second_location                 32361          1          -    Covered              
        illegal_bin other_addresses                     16735                     -    Occurred             
    Coverpoint o_txrx_addr_ccc                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin CCC_value                                   68760          1          -    Covered              
    Coverpoint o_engine_odd                           100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin o_engine_odd_1                          0                     -    ZERO                 
        bin o_engine_odd_0                             305966          1          -    Covered              
    Coverpoint o_regf_ERR_STATUS                      100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_regf_ERR_STATUS_tb                       198524          1          -    Covered              
        default bin others                             107442                     -    Occurred             
    Coverpoint o_engine_done                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_engine_done_0                            304427          1          -    Covered              
        bin o_engine_done_1                              1539          1          -    Covered              
 TYPE /CCC_Handler_tb/GETMWL_Direct                   100.00%        100          -    Covered              
    covered/total bins:                                    53         53          -                      
    missing/total bins:                                     0         53          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint o_tx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_tx_mode_TOC_0                        100.00%        100          -    Covered              
        covered/total bins:                                10         10          -                      
        missing/total bins:                                 0         10          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_tx_mode_TOC_1                        100.00%        100          -    Covered              
        covered/total bins:                                11         11          -                      
        missing/total bins:                                 0         11          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sclstall_en                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sclstall_code_TOC_0                  100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sclstall_code_TOC_1                  100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_rx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_rx_mode                              100.00%        100          -    Covered              
        covered/total bins:                                 5          5          -                      
        missing/total bins:                                 0          5          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint i_rx_pre                               100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_frmcnt_en                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sdahand_pp_od                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_frmcnt_Direct_Broadcast_n            100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_wr_en                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_rd_en                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_addr                            100.00%        100          -    Covered              
        covered/total bins:                                 3          3          -                      
        missing/total bins:                                 0          3          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_txrx_addr_ccc                        100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_engine_odd                           100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_ERR_STATUS                      100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_engine_done                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
 Covergroup instance \/CCC_Handler_tb/GETMWL_Direct_instance  
                                                      100.00%        100          -    Covered              
    covered/total bins:                                    53         53          -                      
    missing/total bins:                                     0         53          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint o_tx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin tx_en_0                                     84785          1          -    Covered              
        bin tx_en_1                                    117918          1          -    Covered              
    Coverpoint o_tx_mode_TOC_0                        100.00%        100          -    Covered              
        covered/total bins:                                10         10          -                      
        missing/total bins:                                 0         10          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin tx_exit_pattern                      6732                     -    Occurred             
        bin tx_special_preamble                         42622          1          -    Covered              
        bin tx_zero                                      1010          1          -    Covered              
        bin tx_seven_zeros                              10654          1          -    Covered              
        bin tx_serializing_address                      12176          1          -    Covered              
        bin tx_parity_calc                               4068          1          -    Covered              
        bin tx_one                                       2034          1          -    Covered              
        bin tx_serializing_byte_port                     4096          1          -    Covered              
        bin tx_c_token_CRC                               2048          1          -    Covered              
        bin tx_value_CRC                                 2560          1          -    Covered              
        bin tx_restart_pattern                           4644          1          -    Covered              
    Coverpoint o_tx_mode_TOC_1                        100.00%        100          -    Covered              
        covered/total bins:                                11         11          -                      
        missing/total bins:                                 0         11          -                      
        % Hit:                                        100.00%        100          -                      
        bin tx_special_preamble                         42272          1          -    Covered              
        bin tx_zero                                       998          1          -    Covered              
        bin tx_seven_zeros                              10710          1          -    Covered              
        bin tx_serializing_address                      12240          1          -    Covered              
        bin tx_parity_calc                               4124          1          -    Covered              
        bin tx_one                                       2062          1          -    Covered              
        bin tx_serializing_byte_port                     4256          1          -    Covered              
        bin tx_c_token_CRC                               2128          1          -    Covered              
        bin tx_value_CRC                                 2660          1          -    Covered              
        bin tx_exit_pattern                              8982          1          -    Covered              
        bin tx_restart_pattern                           3192          1          -    Covered              
    Coverpoint o_sclstall_en                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_sclstall_en_0                            172596          1          -    Covered              
        bin o_sclstall_en_1                             22024          1          -    Covered              
    Coverpoint o_sclstall_code_TOC_0                  100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin o_stall_cycles_exit                  6732                     -    Occurred             
        bin o_stall_cycles_restart                       4644          1          -    Covered              
    Coverpoint o_sclstall_code_TOC_1                  100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_stall_cycles_restart                       3192          1          -    Covered              
        bin o_stall_cycles_exit                          8982          1          -    Covered              
    Coverpoint o_rx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_rx_en_negedge_0                          183103          1          -    Covered              
        bin o_rx_en_negedge_1                           19600          1          -    Covered              
    Coverpoint o_rx_mode                              100.00%        100          -    Covered              
        covered/total bins:                                 5          5          -                      
        missing/total bins:                                 0          5          -                      
        % Hit:                                        100.00%        100          -                      
        bin rx_preamble_rx_mode                        187681          1          -    Covered              
        bin rx_deserializing_byte                        8288          1          -    Covered              
        bin rx_parity_check                              1036          1          -    Covered              
        bin rx_check_c_token_CRC                         2072          1          -    Covered              
        bin rx_check_value_CRC                           2590          1          -    Covered              
    Coverpoint i_rx_pre                               100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin second_word_rx_pre                 109730                     -    Occurred             
        bin first_word_rx_pre                           68788          1          -    Covered              
    Coverpoint o_frmcnt_en                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_frmcnt_en_0                              146555          1          -    Covered              
        bin o_frmcnt_en_1                               56148          1          -    Covered              
    Coverpoint o_sdahand_pp_od                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_sdahand_pp_od_1                          202703          1          -    Covered              
    Coverpoint o_frmcnt_Direct_Broadcast_n            100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin Broadcast_flag                          0                     -    ZERO                 
        bin Direct_flag                                202703          1          -    Covered              
    Coverpoint o_regf_wr_en                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_regf_wr_en_n                             194415          1          -    Covered              
        bin o_regf_wr_en                                 8288          1          -    Covered              
    Coverpoint o_regf_rd_en                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_regf_rd_en_0                             194351          1          -    Covered              
        bin o_regf_rd_en_1                               8352          1          -    Covered              
    Coverpoint o_regf_addr                            100.00%        100          -    Covered              
        covered/total bins:                                 3          3          -                      
        missing/total bins:                                 0          3          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_regf_addr_first_location                   4403          1          -    Covered              
        bin o_regf_addr_second_location                 25534          1          -    Covered              
        bin o_regf_addr_zeros                          150524          1          -    Covered              
        illegal_bin other_addresses                     22242                     -    Occurred             
    Coverpoint o_txrx_addr_ccc                        100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin CCC_value                                   46980          1          -    Covered              
        bin target_address                              69607          1          -    Covered              
    Coverpoint o_engine_odd                           100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin o_engine_odd_1                          0                     -    ZERO                 
        bin o_engine_odd_0                             202703          1          -    Covered              
    Coverpoint o_regf_ERR_STATUS                      100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_regf_ERR_STATUS_tb                       132673          1          -    Covered              
    Coverpoint o_engine_done                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_engine_done_0                            201699          1          -    Covered              
        bin o_engine_done_1                              1004          1          -    Covered              
 TYPE /CCC_Handler_tb/GETMRL_Direct                   100.00%        100          -    Covered              
    covered/total bins:                                    53         53          -                      
    missing/total bins:                                     0         53          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint o_tx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_tx_mode_TOC_0                        100.00%        100          -    Covered              
        covered/total bins:                                10         10          -                      
        missing/total bins:                                 0         10          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_tx_mode_TOC_1                        100.00%        100          -    Covered              
        covered/total bins:                                11         11          -                      
        missing/total bins:                                 0         11          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sclstall_en                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sclstall_code_TOC_0                  100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sclstall_code_TOC_1                  100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_rx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_rx_mode                              100.00%        100          -    Covered              
        covered/total bins:                                 5          5          -                      
        missing/total bins:                                 0          5          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint i_rx_pre                               100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_frmcnt_en                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sdahand_pp_od                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_frmcnt_Direct_Broadcast_n            100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_wr_en                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_rd_en                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_addr                            100.00%        100          -    Covered              
        covered/total bins:                                 3          3          -                      
        missing/total bins:                                 0          3          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_txrx_addr_ccc                        100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_engine_odd                           100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_ERR_STATUS                      100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_engine_done                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
 Covergroup instance \/CCC_Handler_tb/GETMRL_Direct_instance  
                                                      100.00%        100          -    Covered              
    covered/total bins:                                    53         53          -                      
    missing/total bins:                                     0         53          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint o_tx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin tx_en_0                                     84565          1          -    Covered              
        bin tx_en_1                                    113554          1          -    Covered              
    Coverpoint o_tx_mode_TOC_0                        100.00%        100          -    Covered              
        covered/total bins:                                10         10          -                      
        missing/total bins:                                 0         10          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin tx_exit_pattern                      6930                     -    Occurred             
        bin tx_special_preamble                         41944          1          -    Covered              
        bin tx_zero                                       988          1          -    Covered              
        bin tx_seven_zeros                              10290          1          -    Covered              
        bin tx_serializing_address                      11760          1          -    Covered              
        bin tx_parity_calc                               3904          1          -    Covered              
        bin tx_one                                       1952          1          -    Covered              
        bin tx_serializing_byte_port                     3856          1          -    Covered              
        bin tx_c_token_CRC                               1928          1          -    Covered              
        bin tx_value_CRC                                 2410          1          -    Covered              
        bin tx_restart_pattern                           4200          1          -    Covered              
    Coverpoint o_tx_mode_TOC_1                        100.00%        100          -    Covered              
        covered/total bins:                                11         11          -                      
        missing/total bins:                                 0         11          -                      
        % Hit:                                        100.00%        100          -                      
        bin tx_special_preamble                         42720          1          -    Covered              
        bin tx_zero                                      1012          1          -    Covered              
        bin tx_seven_zeros                              10486          1          -    Covered              
        bin tx_serializing_address                      11984          1          -    Covered              
        bin tx_parity_calc                               3968          1          -    Covered              
        bin tx_one                                       1984          1          -    Covered              
        bin tx_serializing_byte_port                     3888          1          -    Covered              
        bin tx_c_token_CRC                               1944          1          -    Covered              
        bin tx_value_CRC                                 2430          1          -    Covered              
        bin tx_exit_pattern                              9108          1          -    Covered              
        bin tx_restart_pattern                           2916          1          -    Covered              
    Coverpoint o_sclstall_en                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_sclstall_en_0                            168676          1          -    Covered              
        bin o_sclstall_en_1                             21670          1          -    Covered              
    Coverpoint o_sclstall_code_TOC_0                  100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin o_stall_cycles_exit                  6930                     -    Occurred             
        bin o_stall_cycles_restart                       4200          1          -    Covered              
    Coverpoint o_sclstall_code_TOC_1                  100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_stall_cycles_restart                       2916          1          -    Covered              
        bin o_stall_cycles_exit                          9108          1          -    Covered              
    Coverpoint o_rx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_rx_en_negedge_0                          180211          1          -    Covered              
        bin o_rx_en_negedge_1                           17908          1          -    Covered              
    Coverpoint o_rx_mode                              100.00%        100          -    Covered              
        covered/total bins:                                 5          5          -                      
        missing/total bins:                                 0          5          -                      
        % Hit:                                        100.00%        100          -                      
        bin rx_preamble_rx_mode                        184663          1          -    Covered              
        bin rx_deserializing_byte                        7424          1          -    Covered              
        bin rx_parity_check                               928          1          -    Covered              
        bin rx_check_c_token_CRC                         1856          1          -    Covered              
        bin rx_check_value_CRC                           2320          1          -    Covered              
    Coverpoint i_rx_pre                               100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin second_word_rx_pre                 111690                     -    Occurred             
        bin first_word_rx_pre                           63905          1          -    Covered              
    Coverpoint o_frmcnt_en                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_frmcnt_en_0                              145837          1          -    Covered              
        bin o_frmcnt_en_1                               52282          1          -    Covered              
    Coverpoint o_sdahand_pp_od                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_sdahand_pp_od_1                          198119          1          -    Covered              
    Coverpoint o_frmcnt_Direct_Broadcast_n            100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin Broadcast_flag                          0                     -    ZERO                 
        bin Direct_flag                                198119          1          -    Covered              
    Coverpoint o_regf_wr_en                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_regf_wr_en_n                             190695          1          -    Covered              
        bin o_regf_wr_en                                 7424          1          -    Covered              
    Coverpoint o_regf_rd_en                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_regf_rd_en_0                             190375          1          -    Covered              
        bin o_regf_rd_en_1                               7744          1          -    Covered              
    Coverpoint o_regf_addr                            100.00%        100          -    Covered              
        covered/total bins:                                 3          3          -                      
        missing/total bins:                                 0          3          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_regf_addr_first_location                   3944          1          -    Covered              
        bin o_regf_addr_second_location                 23727          1          -    Covered              
        bin o_regf_addr_zeros                          146043          1          -    Covered              
        illegal_bin other_addresses                     24405                     -    Occurred             
    Coverpoint o_txrx_addr_ccc                        100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin CCC_value                                   43560          1          -    Covered              
        bin target_address                              64950          1          -    Covered              
    Coverpoint o_engine_odd                           100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin o_engine_odd_1                          0                     -    ZERO                 
        bin o_engine_odd_0                             198119          1          -    Covered              
    Coverpoint o_regf_ERR_STATUS                      100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_regf_ERR_STATUS_tb                       125927          1          -    Covered              
    Coverpoint o_engine_done                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_engine_done_0                            197119          1          -    Covered              
        bin o_engine_done_1                              1000          1          -    Covered              
 TYPE /CCC_Handler_tb/GETSTATUS_Direct                100.00%        100          -    Covered              
    covered/total bins:                                    53         53          -                      
    missing/total bins:                                     0         53          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint o_tx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_tx_mode_TOC_0                        100.00%        100          -    Covered              
        covered/total bins:                                10         10          -                      
        missing/total bins:                                 0         10          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_tx_mode_TOC_1                        100.00%        100          -    Covered              
        covered/total bins:                                11         11          -                      
        missing/total bins:                                 0         11          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sclstall_en                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sclstall_code_TOC_0                  100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sclstall_code_TOC_1                  100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_rx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_rx_mode                              100.00%        100          -    Covered              
        covered/total bins:                                 5          5          -                      
        missing/total bins:                                 0          5          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint i_rx_pre                               100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_frmcnt_en                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sdahand_pp_od                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_frmcnt_Direct_Broadcast_n            100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_wr_en                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_rd_en                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_addr                            100.00%        100          -    Covered              
        covered/total bins:                                 3          3          -                      
        missing/total bins:                                 0          3          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_txrx_addr_ccc                        100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_engine_odd                           100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_ERR_STATUS                      100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_engine_done                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
 Covergroup instance \/CCC_Handler_tb/GETSTATUS_Direct_instance  
                                                      100.00%        100          -    Covered              
    covered/total bins:                                    53         53          -                      
    missing/total bins:                                     0         53          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint o_tx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin tx_en_0                                     82604          1          -    Covered              
        bin tx_en_1                                    117564          1          -    Covered              
    Coverpoint o_tx_mode_TOC_0                        100.00%        100          -    Covered              
        covered/total bins:                                10         10          -                      
        missing/total bins:                                 0         10          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin tx_exit_pattern                      6534                     -    Occurred             
        bin tx_special_preamble                         43344          1          -    Covered              
        bin tx_zero                                      1030          1          -    Covered              
        bin tx_seven_zeros                              11158          1          -    Covered              
        bin tx_serializing_address                      12752          1          -    Covered              
        bin tx_parity_calc                               4316          1          -    Covered              
        bin tx_one                                       2158          1          -    Covered              
        bin tx_serializing_byte_port                     4512          1          -    Covered              
        bin tx_c_token_CRC                               2256          1          -    Covered              
        bin tx_value_CRC                                 2820          1          -    Covered              
        bin tx_restart_pattern                           5208          1          -    Covered              
    Coverpoint o_tx_mode_TOC_1                        100.00%        100          -    Covered              
        covered/total bins:                                11         11          -                      
        missing/total bins:                                 0         11          -                      
        % Hit:                                        100.00%        100          -                      
        bin tx_special_preamble                         40206          1          -    Covered              
        bin tx_zero                                       948          1          -    Covered              
        bin tx_seven_zeros                              10080          1          -    Covered              
        bin tx_serializing_address                      11520          1          -    Covered              
        bin tx_parity_calc                               3864          1          -    Covered              
        bin tx_one                                       1932          1          -    Covered              
        bin tx_serializing_byte_port                     3936          1          -    Covered              
        bin tx_c_token_CRC                               1968          1          -    Covered              
        bin tx_value_CRC                                 2460          1          -    Covered              
        bin tx_exit_pattern                              8532          1          -    Covered              
        bin tx_restart_pattern                           2952          1          -    Covered              
    Coverpoint o_sclstall_en                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_sclstall_en_0                            171225          1          -    Covered              
        bin o_sclstall_en_1                             21709          1          -    Covered              
    Coverpoint o_sclstall_code_TOC_0                  100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin o_stall_cycles_exit                  6534                     -    Occurred             
        bin o_stall_cycles_restart                       5208          1          -    Covered              
    Coverpoint o_sclstall_code_TOC_1                  100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_stall_cycles_restart                       2952          1          -    Covered              
        bin o_stall_cycles_exit                          8532          1          -    Covered              
    Coverpoint o_rx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_rx_en_negedge_0                          180131          1          -    Covered              
        bin o_rx_en_negedge_1                           20037          1          -    Covered              
    Coverpoint o_rx_mode                              100.00%        100          -    Covered              
        covered/total bins:                                 5          5          -                      
        missing/total bins:                                 0          5          -                      
        % Hit:                                        100.00%        100          -                      
        bin rx_preamble_rx_mode                        184682          1          -    Covered              
        bin rx_deserializing_byte                        8544          1          -    Covered              
        bin rx_parity_check                              1068          1          -    Covered              
        bin rx_check_c_token_CRC                         2136          1          -    Covered              
        bin rx_check_value_CRC                           2670          1          -    Covered              
    Coverpoint i_rx_pre                               100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin second_word_rx_pre                 106061                     -    Occurred             
        bin first_word_rx_pre                           69016          1          -    Covered              
    Coverpoint o_frmcnt_en                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_frmcnt_en_0                              143582          1          -    Covered              
        bin o_frmcnt_en_1                               56586          1          -    Covered              
    Coverpoint o_sdahand_pp_od                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_sdahand_pp_od_1                          200168          1          -    Covered              
    Coverpoint o_frmcnt_Direct_Broadcast_n            100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin Broadcast_flag                          0                     -    ZERO                 
        bin Direct_flag                                200168          1          -    Covered              
    Coverpoint o_regf_wr_en                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_regf_wr_en_n                             191624          1          -    Covered              
        bin o_regf_wr_en                                 8544          1          -    Covered              
    Coverpoint o_regf_rd_en                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_regf_rd_en_0                             191720          1          -    Covered              
        bin o_regf_rd_en_1                               8448          1          -    Covered              
    Coverpoint o_regf_addr                            100.00%        100          -    Covered              
        covered/total bins:                                 3          3          -                      
        missing/total bins:                                 0          3          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_regf_addr_first_location                   4539          1          -    Covered              
        bin o_regf_addr_second_location                 26620          1          -    Covered              
        bin o_regf_addr_zeros                          149407          1          -    Covered              
        illegal_bin other_addresses                     19602                     -    Occurred             
    Coverpoint o_txrx_addr_ccc                        100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin CCC_value                                   47520          1          -    Covered              
        bin target_address                              70367          1          -    Covered              
    Coverpoint o_engine_odd                           100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin o_engine_odd_1                          0                     -    ZERO                 
        bin o_engine_odd_0                             200168          1          -    Covered              
    Coverpoint o_regf_ERR_STATUS                      100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_regf_ERR_STATUS_tb                       132300          1          -    Covered              
    Coverpoint o_engine_done                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_engine_done_0                            199179          1          -    Covered              
        bin o_engine_done_1                               989          1          -    Covered              
 TYPE /CCC_Handler_tb/GETBCR_Direct                   100.00%        100          -    Covered              
    covered/total bins:                                    54         54          -                      
    missing/total bins:                                     0         54          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint o_tx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_tx_mode_TOC_0                        100.00%        100          -    Covered              
        covered/total bins:                                10         10          -                      
        missing/total bins:                                 0         10          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_tx_mode_TOC_1                        100.00%        100          -    Covered              
        covered/total bins:                                11         11          -                      
        missing/total bins:                                 0         11          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sclstall_en                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sclstall_code_TOC_0                  100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sclstall_code_TOC_1                  100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_rx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_rx_mode                              100.00%        100          -    Covered              
        covered/total bins:                                 5          5          -                      
        missing/total bins:                                 0          5          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint i_rx_pre                               100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_frmcnt_en                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sdahand_pp_od                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_frmcnt_Direct_Broadcast_n            100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_wr_en                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_rd_en                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_addr                            100.00%        100          -    Covered              
        covered/total bins:                                 3          3          -                      
        missing/total bins:                                 0          3          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_txrx_addr_ccc                        100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_engine_odd                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_ERR_STATUS                      100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_engine_done                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
 Covergroup instance \/CCC_Handler_tb/GETBCR_Direct_instance  
                                                      100.00%        100          -    Covered              
    covered/total bins:                                    54         54          -                      
    missing/total bins:                                     0         54          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint o_tx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin tx_en_0                                     80053          1          -    Covered              
        bin tx_en_1                                    109762          1          -    Covered              
    Coverpoint o_tx_mode_TOC_0                        100.00%        100          -    Covered              
        covered/total bins:                                10         10          -                      
        missing/total bins:                                 0         10          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin tx_exit_pattern                      5994                     -    Occurred             
        bin tx_special_preamble                         37842          1          -    Covered              
        bin tx_zero                                       896          1          -    Covered              
        bin tx_seven_zeros                               9464          1          -    Covered              
        bin tx_serializing_address                      10816          1          -    Covered              
        bin tx_parity_calc                               3616          1          -    Covered              
        bin tx_one                                       1808          1          -    Covered              
        bin tx_serializing_byte_port                     3648          1          -    Covered              
        bin tx_c_token_CRC                               1824          1          -    Covered              
        bin tx_value_CRC                                 2280          1          -    Covered              
        bin tx_restart_pattern                           4116          1          -    Covered              
    Coverpoint o_tx_mode_TOC_1                        100.00%        100          -    Covered              
        covered/total bins:                                11         11          -                      
        missing/total bins:                                 0         11          -                      
        % Hit:                                        100.00%        100          -                      
        bin tx_special_preamble                         41896          1          -    Covered              
        bin tx_zero                                       990          1          -    Covered              
        bin tx_seven_zeros                              10472          1          -    Covered              
        bin tx_serializing_address                      11968          1          -    Covered              
        bin tx_parity_calc                               4004          1          -    Covered              
        bin tx_one                                       2002          1          -    Covered              
        bin tx_serializing_byte_port                     4048          1          -    Covered              
        bin tx_c_token_CRC                               2024          1          -    Covered              
        bin tx_value_CRC                                 2530          1          -    Covered              
        bin tx_exit_pattern                              8910          1          -    Covered              
        bin tx_restart_pattern                           3036          1          -    Covered              
    Coverpoint o_sclstall_en                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_sclstall_en_0                            161248          1          -    Covered              
        bin o_sclstall_en_1                             20632          1          -    Covered              
    Coverpoint o_sclstall_code_TOC_0                  100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin o_stall_cycles_exit                  5994                     -    Occurred             
        bin o_stall_cycles_restart                       4116          1          -    Covered              
    Coverpoint o_sclstall_code_TOC_1                  100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_stall_cycles_restart                       3036          1          -    Covered              
        bin o_stall_cycles_exit                          8910          1          -    Covered              
    Coverpoint o_rx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_rx_en_negedge_0                          171739          1          -    Covered              
        bin o_rx_en_negedge_1                           18076          1          -    Covered              
    Coverpoint o_rx_mode                              100.00%        100          -    Covered              
        covered/total bins:                                 5          5          -                      
        missing/total bins:                                 0          5          -                      
        % Hit:                                        100.00%        100          -                      
        bin rx_preamble_rx_mode                        176011          1          -    Covered              
        bin rx_deserializing_byte                        7616          1          -    Covered              
        bin rx_parity_check                               952          1          -    Covered              
        bin rx_check_c_token_CRC                         1904          1          -    Covered              
        bin rx_check_value_CRC                           2380          1          -    Covered              
    Coverpoint i_rx_pre                               100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin second_word_rx_pre                 103796                     -    Occurred             
        bin first_word_rx_pre                           63195          1          -    Covered              
    Coverpoint o_frmcnt_en                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_frmcnt_en_0                              138031          1          -    Covered              
        bin o_frmcnt_en_1                               51784          1          -    Covered              
    Coverpoint o_sdahand_pp_od                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_sdahand_pp_od_1                          189815          1          -    Covered              
    Coverpoint o_frmcnt_Direct_Broadcast_n            100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin Broadcast_flag                          0                     -    ZERO                 
        bin Direct_flag                                189815          1          -    Covered              
    Coverpoint o_regf_wr_en                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_regf_wr_en_n                             182199          1          -    Covered              
        bin o_regf_wr_en                                 7616          1          -    Covered              
    Coverpoint o_regf_rd_en                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_regf_rd_en_0                             182119          1          -    Covered              
        bin o_regf_rd_en_1                               7696          1          -    Covered              
    Coverpoint o_regf_addr                            100.00%        100          -    Covered              
        covered/total bins:                                 3          3          -                      
        missing/total bins:                                 0          3          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_regf_addr_first_location                   4046          1          -    Covered              
        bin o_regf_addr_second_location                 23847          1          -    Covered              
        bin o_regf_addr_zeros                          140898          1          -    Covered              
        illegal_bin other_addresses                     21024                     -    Occurred             
    Coverpoint o_txrx_addr_ccc                        100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin CCC_value                                   43290          1          -    Covered              
        bin target_address                              64486          1          -    Covered              
    Coverpoint o_engine_odd                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_engine_odd_0                             174559          1          -    Covered              
        bin o_engine_odd_1                              15256          1          -    Covered              
    Coverpoint o_regf_ERR_STATUS                      100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_regf_ERR_STATUS_tb                       123545          1          -    Covered              
    Coverpoint o_engine_done                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_engine_done_0                            188872          1          -    Covered              
        bin o_engine_done_1                               943          1          -    Covered              
 TYPE /CCC_Handler_tb/GETDCR_Direct                   100.00%        100          -    Covered              
    covered/total bins:                                    54         54          -                      
    missing/total bins:                                     0         54          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint o_tx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_tx_mode_TOC_0                        100.00%        100          -    Covered              
        covered/total bins:                                10         10          -                      
        missing/total bins:                                 0         10          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_tx_mode_TOC_1                        100.00%        100          -    Covered              
        covered/total bins:                                11         11          -                      
        missing/total bins:                                 0         11          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sclstall_en                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sclstall_code_TOC_0                  100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sclstall_code_TOC_1                  100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_rx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_rx_mode                              100.00%        100          -    Covered              
        covered/total bins:                                 5          5          -                      
        missing/total bins:                                 0          5          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint i_rx_pre                               100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_frmcnt_en                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sdahand_pp_od                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_frmcnt_Direct_Broadcast_n            100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_wr_en                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_rd_en                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_addr                            100.00%        100          -    Covered              
        covered/total bins:                                 3          3          -                      
        missing/total bins:                                 0          3          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_txrx_addr_ccc                        100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_engine_odd                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_ERR_STATUS                      100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_engine_done                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
 Covergroup instance \/CCC_Handler_tb/GETDCR_Direct_instance  
                                                      100.00%        100          -    Covered              
    covered/total bins:                                    54         54          -                      
    missing/total bins:                                     0         54          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint o_tx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin tx_en_0                                     83534          1          -    Covered              
        bin tx_en_1                                    116654          1          -    Covered              
    Coverpoint o_tx_mode_TOC_0                        100.00%        100          -    Covered              
        covered/total bins:                                10         10          -                      
        missing/total bins:                                 0         10          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin tx_exit_pattern                      6624                     -    Occurred             
        bin tx_special_preamble                         41824          1          -    Covered              
        bin tx_zero                                       990          1          -    Covered              
        bin tx_seven_zeros                              10472          1          -    Covered              
        bin tx_serializing_address                      11968          1          -    Covered              
        bin tx_parity_calc                               4004          1          -    Covered              
        bin tx_one                                       2002          1          -    Covered              
        bin tx_serializing_byte_port                     4048          1          -    Covered              
        bin tx_c_token_CRC                               2024          1          -    Covered              
        bin tx_value_CRC                                 2530          1          -    Covered              
        bin tx_restart_pattern                           4560          1          -    Covered              
    Coverpoint o_tx_mode_TOC_1                        100.00%        100          -    Covered              
        covered/total bins:                                11         11          -                      
        missing/total bins:                                 0         11          -                      
        % Hit:                                        100.00%        100          -                      
        bin tx_special_preamble                         41890          1          -    Covered              
        bin tx_zero                                       990          1          -    Covered              
        bin tx_seven_zeros                              10640          1          -    Covered              
        bin tx_serializing_address                      12160          1          -    Covered              
        bin tx_parity_calc                               4100          1          -    Covered              
        bin tx_one                                       2050          1          -    Covered              
        bin tx_serializing_byte_port                     4240          1          -    Covered              
        bin tx_c_token_CRC                               2120          1          -    Covered              
        bin tx_value_CRC                                 2650          1          -    Covered              
        bin tx_exit_pattern                              8910          1          -    Covered              
        bin tx_restart_pattern                           3180          1          -    Covered              
    Coverpoint o_sclstall_en                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_sclstall_en_0                            170498          1          -    Covered              
        bin o_sclstall_en_1                             21766          1          -    Covered              
    Coverpoint o_sclstall_code_TOC_0                  100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin o_stall_cycles_exit                  6624                     -    Occurred             
        bin o_stall_cycles_restart                       4560          1          -    Covered              
    Coverpoint o_sclstall_code_TOC_1                  100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_stall_cycles_restart                       3180          1          -    Covered              
        bin o_stall_cycles_exit                          8910          1          -    Covered              
    Coverpoint o_rx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_rx_en_negedge_0                          180758          1          -    Covered              
        bin o_rx_en_negedge_1                           19430          1          -    Covered              
    Coverpoint o_rx_mode                              100.00%        100          -    Covered              
        covered/total bins:                                 5          5          -                      
        missing/total bins:                                 0          5          -                      
        % Hit:                                        100.00%        100          -                      
        bin rx_preamble_rx_mode                        185282          1          -    Covered              
        bin rx_deserializing_byte                        8224          1          -    Covered              
        bin rx_parity_check                              1028          1          -    Covered              
        bin rx_check_c_token_CRC                         2056          1          -    Covered              
        bin rx_check_value_CRC                           2570          1          -    Covered              
    Coverpoint i_rx_pre                               100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin second_word_rx_pre                 107919                     -    Occurred             
        bin first_word_rx_pre                           67440          1          -    Covered              
    Coverpoint o_frmcnt_en                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_frmcnt_en_0                              144452          1          -    Covered              
        bin o_frmcnt_en_1                               55736          1          -    Covered              
    Coverpoint o_sdahand_pp_od                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_sdahand_pp_od_1                          200188          1          -    Covered              
    Coverpoint o_frmcnt_Direct_Broadcast_n            100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin Broadcast_flag                          0                     -    ZERO                 
        bin Direct_flag                                200188          1          -    Covered              
    Coverpoint o_regf_wr_en                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_regf_wr_en_n                             191964          1          -    Covered              
        bin o_regf_wr_en                                 8224          1          -    Covered              
    Coverpoint o_regf_rd_en                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_regf_rd_en_0                             191900          1          -    Covered              
        bin o_regf_rd_en_1                               8288          1          -    Covered              
    Coverpoint o_regf_addr                            100.00%        100          -    Covered              
        covered/total bins:                                 3          3          -                      
        missing/total bins:                                 0          3          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_regf_addr_first_location                   4369          1          -    Covered              
        bin o_regf_addr_second_location                 26914          1          -    Covered              
        bin o_regf_addr_zeros                          147277          1          -    Covered              
        illegal_bin other_addresses                     21628                     -    Occurred             
    Coverpoint o_txrx_addr_ccc                        100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin CCC_value                                   46620          1          -    Covered              
        bin target_address                              69560          1          -    Covered              
    Coverpoint o_engine_odd                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_engine_odd_0                             183731          1          -    Covered              
        bin o_engine_odd_1                              16457          1          -    Covered              
    Coverpoint o_regf_ERR_STATUS                      100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_regf_ERR_STATUS_tb                       131286          1          -    Covered              
    Coverpoint o_engine_done                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_engine_done_0                            199198          1          -    Covered              
        bin o_engine_done_1                               990          1          -    Covered              
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                     100       100         0   100.00%

================================Statement Details================================

Statement Coverage for instance /CCC_Handler_tb --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File CCC_Handler_tb_final.sv
    3                                                module CCC_Handler_tb ();
    4                                                
    5                                                
    6                                                // 1-signal declaration 
    7                                                	
    8                                                	// common signals 
    9                                                	reg        i_sys_clk_tb = 0 , i_rst_n_tb  ;
    10                                               
    11                                               	///////////////////////// scl generation ///////////////////////////////
    12                                               	reg 	   i_scl_gen_stall_tb , i_sdr_ctrl_scl_idle_tb , i_timer_cas_tb , i_sdr_scl_gen_pp_od_tb ;
    13                                               	wire 	   scl_pos_edge_tb , scl_neg_edge_tb , o_scl_tb ;
    14                                               
    15                                               	////////////////////////// bits counter //////////////////////////////// 
    16                                               	reg  	   i_bitcnt_en_tb ;
    17                                               	wire [5:0] o_cnt_bit_count_tb ;
    18                                               	wire  	   o_bitcnt_err_rst_tb ;
    19                                               	/////////////////////////// CCC Handler /////////////////////////////
    20                                               	reg        i_engine_en_tb  ,i_sclstall_stall_done_tb  ;
    21                                               	wire       i_frmcnt_last_frame_tb ;
    22                                               	wire   	   o_frmcnt_Direct_Broadcast_n_tb ;
    23                                               	// related to tx
    24                                               	reg 	   i_tx_mode_done_tb ,o_tx_en_tb ;
    25                                               	reg  [3:0] o_tx_mode_tb ;
    26                                                	// related to rx
    27                                               	reg 	   i_rx_mode_done_tb ,i_rx_pre_tb ,i_rx_error_tb ,o_rx_en_tb ;
    28                                               	reg  [3:0] o_rx_mode_tb ;
    29                                               
    30                                               	// new /////
    31                                               	wire  en_mux ;
    32                                               	////////////
    33                                               	// related to regfile (configuration)
    34                                               
    35                                               
    36                                               	reg  	    i_regf_RnW_tb ,i_regf_TOC_tb , i_regf_WROC_tb , i_regf_DBP_tb , i_regf_SRE_tb ;
    37                                               	reg  [2:0]  i_regf_CMD_ATTR_tb ;
    38                                               	reg  [7:0]  i_regf_CMD_tb ;
    39                                               	reg  [4:0]  i_regf_DEV_INDEX_tb ;
    40                                               	reg  [2:0]  i_regf_DTT_tb ;
    41                                               	wire  	    o_regf_wr_en_tb , o_regf_rd_en_tb ;
    42                                               	wire [11:0] o_regf_addr_tb ; 	 	 	// this may be changed 
    43                                               	wire  	    o_engine_done_tb ;
    44                                               	wire [7:0]  o_txrx_addr_ccc_tb ;
    45                                               	wire   	    o_engine_odd_tb ;
    46                                               	wire [3:0]  o_regf_ERR_STATUS_tb ;
    47                                               	// related to scl staller 
    48                                               	wire 	   o_sclstall_en_tb ;
    49                                               	wire [4:0] i_stall_cycles ;
    50                                               
    51                                               	//related to frame counter
    52                                               	wire 	   o_frmcnt_en_tb ;
    53                                               
    54                                               	///////////////// scl gen ////////////////////
    55                                               
    56                                               	
    57                                               	reg i_sclgen_rst_n_tb ;
    58                                               
    59                                               // 2-clk generation 
    60                                               	
    61                                               	// system clk = 50 Mhz
    62                                               	parameter CLK_PERIOD = 20 ; 	 	 	 
    63              1                   37188917     	always #(CLK_PERIOD/2) i_sys_clk_tb = ~i_sys_clk_tb ;
    63              2                   37188916     
    64                                               
    65                                               	// scl ddr clk = 25 Mhz
    66                                               	parameter DDR_CLK_PERIOD = 40 ;
    67                                               
    68                                               // 3-DUT instatiation 
    69                                               	
    70                                               
    71                                               	CCC_Handler CCC_Handler_dut (
    72                                               		.i_sys_clk	            (i_sys_clk_tb),
    73                                               		.i_sys_rst			    (i_rst_n_tb),
    74                                               		.i_engine_en 			(i_engine_en_tb),
    75                                               		.i_bitcnt_number		(o_cnt_bit_count_tb),
    76                                               		.i_tx_mode_done 		(i_tx_mode_done_tb),
    77                                               		.i_rx_mode_done 		(i_rx_mode_done_tb),
    78                                               		.i_rx_pre 				(i_rx_pre_tb),
    79                                               		.i_sclstall_stall_done  (i_sclstall_stall_done_tb),
    80                                               		.i_rx_error 	 	    (i_rx_error_tb),
    81                                               		.i_frmcnt_last_frame 	(i_frmcnt_last_frame_tb),
    82                                               
    83                                               		.i_i_regf_RnW       (i_regf_RnW_tb),
    84                                               		.i_i_regf_CMD_ATTR  (i_regf_CMD_ATTR_tb),
    85                                               		.i_i_regf_CMD       (i_regf_CMD_tb),
    86                                               		.i_i_regf_DEV_INDEX (i_regf_DEV_INDEX_tb),
    87                                               		.i_i_regf_TOC       (i_regf_TOC_tb),
    88                                               		.i_i_regf_WROC      (i_regf_WROC_tb),
    89                                               		.i_i_regf_DTT       (i_regf_DTT_tb),
    90                                               		.i_i_regf_DBP       (i_regf_DBP_tb),
    91                                               		.i_i_regf_SRE       (i_regf_SRE_tb),
    92                                               		//.i_regf_DATA_LENGTH(),
    93                                               		.o_sclstall_en(o_sclstall_en_tb),
    94                                               		.o_sclstall_code(i_stall_cycles),
    95                                               		.o_tx_en(o_tx_en_tb),
    96                                               		.o_tx_mode(o_tx_mode_tb),
    97                                               		.o_rx_en(o_rx_en_tb),
    98                                               		.o_rx_mode(o_rx_mode_tb),
    99                                               		.o_bitcnt_en(i_bitcnt_en_tb),
    100                                              		.o_bitcnt_err_rst(o_bitcnt_err_rst_tb),
    101                                              		.o_frmcnt_en(o_frmcnt_en_tb),
    102                                              		.o_sdahand_pp_od(i_sdr_scl_gen_pp_od_tb), 	 	 	 	 	 	  
    103                                              
    104                                              		.o_frmcnt_Direct_Broadcast_n(o_frmcnt_Direct_Broadcast_n_tb),
    105                                              
    106                                              		.o_regf_wr_en(o_regf_wr_en_tb),
    107                                              		.o_regf_rd_en(o_regf_rd_en_tb),
    108                                              		.o_regf_addr(o_regf_addr_tb),
    109                                              		.o_engine_done(o_engine_done_tb),
    110                                              		.o_txrx_addr_ccc(o_txrx_addr_ccc_tb),
    111                                              		.o_engine_odd(o_engine_odd_tb),
    112                                              		.o_regf_ERR_STATUS(o_regf_ERR_STATUS_tb),
    113                                              
    114                                              		.o_en_mux(en_mux)       // new
    115                                              		);
    116                                              
    117                                              
    118                                              	scl_generation scl_gen_dut (
    119                                              		.i_sdr_ctrl_clk      (i_sys_clk_tb),
    120                                              		.i_sdr_ctrl_rst_n 	 (i_sclgen_rst_n_tb),
    121                                              		.i_sdr_scl_gen_pp_od (i_sdr_scl_gen_pp_od_tb),
    122                                              		.i_scl_gen_stall  	 (i_scl_gen_stall_tb),
    123                                              		.i_sdr_ctrl_scl_idle (i_sdr_ctrl_scl_idle_tb),
    124                                              		.i_timer_cas         (i_timer_cas_tb),
    125                                              		.o_scl_pos_edge      (scl_pos_edge_tb),
    126                                              		.o_scl_neg_edge      (scl_neg_edge_tb),
    127                                              		.o_scl 	 			 (o_scl_tb)
    128                                              
    129                                              	);
    130                                              
    131                                              		wire  		 o_frcnt_toggle_tb ;
    132                                              
    133                                              
    134                                              		bits_counter bits_counter_dut (
    135                                              		.i_sys_clk       (i_sys_clk_tb),
    136                                              		.i_rst_n 	     (i_rst_n_tb),
    137                                              		.i_bitcnt_en     (i_bitcnt_en_tb),
    138                                              		.i_scl_pos_edge  (scl_pos_edge_tb),
    139                                              		.i_scl_neg_edge  (scl_neg_edge_tb),
    140                                              		.i_cccnt_err_rst (o_bitcnt_err_rst_tb),
    141                                              		.o_frcnt_toggle  (o_frcnt_toggle_tb),
    142                                              		.o_cnt_bit_count (o_cnt_bit_count_tb)
    143                                              		
    144                                              	);
    145                                              
    146                                              		reg  [15:0]	i_regf_DATA_LEN_tb ;
    147                                              		wire    	i_fcnt_no_frms_tb ;
    148                                              		wire 	 	i_fcnt_en_tb ;
    149                                              		wire  	 	o_fcnt_last_frame_tb ;
    150                                              		
    151                                              
    152                                              
    153                                              		frame_counter frame_counter_dut (
    154                                              		.i_fcnt_clk (i_sys_clk_tb),
    155                                              		.i_fcnt_rst_n (i_rst_n_tb),
    156                                              		.i_fcnt_en (o_frmcnt_en_tb),
    157                                              		.i_regf_CMD_ATTR (i_regf_CMD_ATTR_tb[0]),
    158                                              		.i_regf_DATA_LEN (i_regf_DATA_LEN_tb),
    159                                              		.i_regf_DTT (i_regf_DTT_tb),
    160                                              		.i_cnt_bit_count (o_cnt_bit_count_tb),
    161                                              		.i_bitcnt_toggle(o_frcnt_toggle_tb),
    162                                              		.o_cccnt_last_frame (i_frmcnt_last_frame_tb)	 	 		 	 
    163                                              
    164                                              	);
    165                                              		wire o_scl_stall_tb ; // mesh mohem at the moment
    166                                              		 
    167                                              		 scl_staller scl_staller_dut (
    168                                              		 .i_stall_clk(i_sys_clk_tb), 
    169                                              		 .i_stall_rst_n(i_rst_n_tb),
    170                                              		 .i_stall_flag(o_sclstall_en_tb),
    171                                              		 .i_stall_cycles(i_stall_cycles),
    172                                              		 .o_stall_done(i_sclstall_stall_done_tb),
    173                                              		 .o_scl_stall(o_scl_stall_tb)
    174                                                  );
    175                                              
    176                                              
    177                                              		 wire [7:0]  i_rx_regfcrc_data_wr_tb ;
    178                                              		 reg  [11:0] i_engine_configuration_tb ;
    179                                              		 wire [3:0]  o_engine_TID_tb ;
    180                                              		 wire [2:0]  o_engine_MODE_tb ;
    181                                              		 wire        o_engine_CP_tb ;
    182                                              		 wire [7:0]  i_regf_tx_parallel_data_tb ;
    183                                              
    184                                              		 //////////////////////////////////////// for testing only /////////////////////////////////////////// 
    185                                              		 reg 		  my_regf_wr_en_tb ;
    186                                              		 reg  	 	  my_regf_wr_en_tb_selector ;
    187                                              		 wire  	 	  my_regf_wr_en_tb_mux_out ;
    188                                              
    189                                              		 reg  [7:0]   my_regf_data_wr_tb ;
    190                                              		 reg 	 	  my_regf_data_wr_tb_selector ;
    191                                              		 wire [7:0]	  my_regf_data_wr_tb_mux_out ;
    192                                              
    193                                              		 reg  [11:0]  my_regf_addr_tb ;
    194                                              		 reg 	 	  my_regf_addr_tb_selector ;
    195                                              		 wire [11:0]  my_regf_addr_tb_mux_out ;
    196                                              
    197                                              		 
    198                                              		 reg_file reg_file_dut (
    199                                              		.i_regf_clk(i_sys_clk_tb),
    200                                              		.i_regf_rst_n(i_rst_n_tb),
    201                                              		.i_regf_rd_en(o_regf_rd_en_tb),
    202                                              		.i_regf_wr_en(my_regf_wr_en_tb_mux_out), 	 	 	// muxed 
    203                                              		.i_regf_data_wr(my_regf_data_wr_tb_mux_out),        // muxed with rx 
    204                                              		.i_regf_addr(my_regf_addr_tb_mux_out),				// muxed 
    205                                              		.i_engine_configuration(i_engine_configuration_tb),
    206                                              
    207                                              		.o_frmcnt_data_len(i_regf_DATA_LEN_tb),
    208                                              		.o_cccnt_CMD_ATTR(i_regf_CMD_ATTR_tb),
    209                                              		.o_engine_TID(o_engine_TID_tb),
    210                                              		.o_ccc_CMD(i_regf_CMD_tb),
    211                                              		.o_cccnt_DEV_INDEX(i_regf_DEV_INDEX_tb),
    212                                              		.o_frmcnt_DTT(i_regf_DTT_tb),
    213                                              		.o_engine_MODE(o_engine_MODE_tb), // with engine 
    214                                              		.o_cccnt_RnW(i_regf_RnW_tb),
    215                                              		.o_cccnt_WROC(i_regf_WROC_tb),
    216                                              		.o_cccnt_TOC(i_regf_TOC_tb),
    217                                              		.o_cccnt_DBP(i_regf_DBP_tb),
    218                                              		.o_cccnt_SRE(i_regf_SRE_tb),
    219                                              		.o_engine_CP(o_engine_CP_tb),
    220                                              
    221                                              		.o_ser_rx_tx(),
    222                                              		.o_regf_data_rd(i_regf_tx_parallel_data_tb),
    223                                              		.o_regf_num_frames(),
    224                                              		.o_crh_CRHDLY(),
    225                                              		.o_crh_getstatus_data(),
    226                                              		.o_crh_CRCAP2(),
    227                                              		.o_crh_PRECR(),
    228                                              		.o_crh_cfg_reg(),
    229                                              		.o_crh_tgts_count(),
    230                                              		.o_regf_ibi_cfg(),
    231                                              		.o_regf_ibi_payload_size_reg(),
    232                                              		.o_i_ibi_tgt_address(),
    233                                              		.o_regf_hj_cfg(),
    234                                              		.o_regf_hj_support()
    235                                              
    236                                              		);
    237                                              
    238                                              	
    239                                              		mux  #(.WIDTH(1)) DUT6 (
    240                                              			.i_mux_one(my_regf_wr_en_tb),
    241                                              			.i_mux_zero(o_regf_wr_en_tb),
    242                                              			.i_selector(my_regf_wr_en_tb_selector),
    243                                              			.o_mux_out(my_regf_wr_en_tb_mux_out)
    244                                              			);
    245                                              
    246                                              		mux #(.WIDTH(8)) DUT7  (
    247                                              			.i_mux_one(my_regf_data_wr_tb),
    248                                              			.i_mux_zero(i_rx_regfcrc_data_wr_tb),
    249                                              			.i_selector(my_regf_data_wr_tb_selector),
    250                                              			.o_mux_out(my_regf_data_wr_tb_mux_out)
    251                                              			);
    252                                              
    253                                              		mux  #(.WIDTH(12)) DUT8 (
    254                                              			.i_mux_one(my_regf_addr_tb),
    255                                              			.i_mux_zero(o_regf_addr_tb),
    256                                              			.i_selector(my_regf_addr_tb_selector),
    257                                              			.o_mux_out(my_regf_addr_tb_mux_out)
    258                                              			);
    259                                              
    260                                              
    261                                              		reg        i_sdahnd_rx_sda_tb ;
    262                                              		wire [4:0] i_crc_value_tb ;
    263                                              		wire  	   i_crc_valid_tb ;
    264                                              		wire       o_crc_data_valid_tx_tb ;
    265                                              		wire       o_crc_data_valid_rx_tb ;
    266                                              		wire  	   o_ddrccc_error_done_tb ;
    267                                              		wire  	   o_crc_en_tb ;
    268                                              		wire 	   o_crc_last_byte_tx_tb ;
    269                                              		wire 	   o_crc_last_byte_rx_tb ; // to be connected
    270                                              
    271                                              		wire       o_sdahnd_serial_data_tb ;
    272                                                  	wire [7:0] o_crc_parallel_data_tx_tb ;
    273                                                  	//wire [7:0] o_crc_parallel_data_rx_tb ; already declared as : i_rx_regfcrc_data_wr_tb
    274                                              
    275                                              		rx rx_dut (
    276                                              		.i_sys_clk					(i_sys_clk_tb)				,
    277                                              		.i_sys_rst					(i_rst_n_tb)				,
    278                                              		.i_sclgen_scl				(o_scl_tb)					,
    279                                              		.i_sclgen_scl_pos_edge		(scl_pos_edge_tb)			,
    280                                              		.i_sclgen_scl_neg_edge		(scl_neg_edge_tb)			,
    281                                              		.i_ddrccc_rx_en				(o_rx_en_tb)				,
    282                                              		.i_sdahnd_rx_sda			(i_sdahnd_rx_sda_tb)		,
    283                                              		//.i_bitcnt_rx_bit_count 	(i_bitcnt_rx_bit_count_tb)	,
    284                                              		.i_ddrccc_rx_mode			(o_rx_mode_tb)				,
    285                                              		.i_crc_value				(i_crc_value_tb)			,
    286                                              		.i_crc_valid				(i_crc_valid_tb)			,
    287                                              			
    288                                              		.o_regfcrc_rx_data_out		(i_rx_regfcrc_data_wr_tb)			,
    289                                              		.o_ddrccc_rx_mode_done		(i_rx_mode_done_tb)			,
    290                                              		.o_ddrccc_pre				(i_rx_pre_tb)				,
    291                                              		.o_ddrccc_error				(i_rx_error_tb)				,
    292                                              		.o_crc_en					(crc_en_rx)                 , // 
    293                                              		.o_crc_data_valid           (o_crc_data_valid_rx_tb)    ,
    294                                              		.o_crc_last_byte 			(o_crc_last_byte_rx_tb)
    295                                              		//.o_ddrccc_error_done   	    (o_ddrccc_error_done_tb)      
    296                                              
    297                                              );
    298                                                  	
    299                                                  
    300                                              
    301                                                  	tx tx_dut (
    302                                              		.i_sys_clk 				 (i_sys_clk_tb),
    303                                              		.i_sys_rst 				 (i_rst_n_tb),
    304                                              
    305                                              		.i_ddrccc_tx_en 		 (o_tx_en_tb),
    306                                              		.i_sclgen_scl_pos_edge 	 (scl_pos_edge_tb),
    307                                              		.i_sclgen_scl_neg_edge 	 (scl_neg_edge_tb),
    308                                              		.i_ddrccc_tx_mode 		 (o_tx_mode_tb),
    309                                              
    310                                              		.i_regf_tx_parallel_data (i_regf_tx_parallel_data_tb),
    311                                              		.i_ddrccc_special_data 	 (o_txrx_addr_ccc_tb),
    312                                              		.i_crc_crc_value 		 (i_crc_value_tb),
    313                                              		.i_crc_data_valid  	  	 (i_crc_valid_tb), // new 
    314                                              		.i_regf_read_n_write_bit (i_regf_RnW_tb), // new
    315                                              		.o_sdahnd_serial_data 	 (o_sdahnd_serial_data_tb),
    316                                              		.o_ddrccc_mode_done 	 (i_tx_mode_done_tb),
    317                                              		.o_crc_parallel_data 	 (o_crc_parallel_data_tx_tb),
    318                                              		.o_crc_en 				 (crc_en_tx) ,
    319                                              		.o_crc_last_byte 		 (o_crc_last_byte_tx_tb), // new
    320                                              		.o_crc_data_valid 		 (o_crc_data_valid_tx_tb)	// new
    321                                              );
    322                                              
    323                                                  wire 		mux1_out1 ;
    324                                                  wire 		mux1_out2 ;
    325                                                  wire 		mux1_out3 ;
    326                                                  wire [7:0]  mux8_out  ;
    327                                              
    328                                                  
    329                                              
    330                                              	crc crc_dut (
    331                                              	.i_sys_clk(i_sys_clk_tb),
    332                                                  .i_sys_rst(i_rst_n_tb),
    333                                                  .i_txrx_en(mux1_out1),
    334                                              	.i_txrx_data_valid(mux1_out3),
    335                                              	.i_txrx_last_byte(mux1_out2),
    336                                              	.i_txrx_data(mux8_out),
    337                                              	.o_txrx_crc_value(i_crc_value_tb),
    338                                              	.o_txrx_crc_valid (i_crc_valid_tb)
    339                                              
    340                                              );
    341                                              
    342                                              
    343                                              mux1      mux1_1 (
    344                                              	.en(en_mux),
    345                                              	.tx(crc_en_tx),
    346                                              	.rx(crc_en_rx),
    347                                              	.y(mux1_out1)
    348                                              	
    349                                              );
    350                                              
    351                                              mux1      mux1_2 (
    352                                              	.en(en_mux),
    353                                              	.tx(o_crc_last_byte_tx_tb),
    354                                              	.rx(o_crc_last_byte_rx_tb),
    355                                              	.y(mux1_out2)
    356                                              	
    357                                              );
    358                                              
    359                                              
    360                                              mux1      mux1_3 (
    361                                              	.en(en_mux),
    362                                              	.tx(o_crc_data_valid_tx_tb),
    363                                              	.rx(o_crc_data_valid_rx_tb),
    364                                              	.y(mux1_out3)
    365                                              	
    366                                              );
    367                                              
    368                                              
    369                                              mux8      mux1_8 (
    370                                              	.en(en_mux),
    371                                              	.tx(o_crc_parallel_data_tx_tb),
    372                                              	.rx(i_rx_regfcrc_data_wr_tb),
    373                                              	.y(mux8_out)
    374                                              	
    375                                              );
    376                                              
    377                                              
    378                                                  	// initialize the object with the default values in the class defined as bit >> 0
    379                                                  	configuration conf_obj ;
    380                                              
    381                                              
    382                                                  	// inputs to be randomized 
    383                                              
    384                                                  	//////////////////////// DWORD0  //////////////////////
    385                                                  	reg [2:0] RAND_CMD_ATTR      ;
    386                                                  	reg [3:0] RAND_TID           ;
    387                                               		reg [7:0] RAND_CMD           ;
    388                                               		reg 	  RAND_CP            ;
    389                                               		reg [4:0] RAND_DEV_INDEX     ;
    390                                               		reg [1:0] RAND_RESERVED      ;
    391                                               		reg [2:0] RAND_DTT           ; 	 	 // or {DBP,SRE,reserved}
    392                                               		reg [2:0] RAND_MODE          ;
    393                                               		reg  	  RAND_RnW           ;
    394                                               		reg   	  RAND_WROC          ;
    395                                               		reg 	  RAND_TOC           ;
    396                                              
    397                                                  	//////////////////////// DWORD1  //////////////////////
    398                                                  	reg [7:0] RAND_DEF_BYTE     ;
    399                                                  	reg [7:0] RAND_DATA_TWO     ;
    400                                                  	reg [7:0] RAND_DATA_THREE   ;
    401                                                  	reg [7:0] RAND_DATA_FOUR    ;
    402                                              
    403                                                  	/////////////////////// SDA Line //////////////////////
    404                                                  	//reg  	  RAND_SDA ;
    405                                              
    406                                                  	integer i ;
    407                                              
    408                                              	//----------------------------------- Functional Coverage --------------------------------------//
    409                                              	//------------------------------------ FIRST GROUP ENEC_B -----------------------------------------//
    410                                              	// for every two rows in the excell sheet corresponds to a covergroup
    411                                              
    412                                              	covergroup ENEC_Broadcast @(posedge i_sys_clk_tb);
    413                                              		// coverpoint for operands 
    414                                              		o_tx_en : coverpoint o_tx_en_tb 
    415                                              		iff (i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h00 && i_regf_DTT_tb == 3'd1 )
    416                                              		{
    417                                              			bins tx_en_0 = {0};
    418                                              			bins tx_en_1 = {1};
    419                                              		}
    420                                              
    421                                              		o_tx_mode_TOC_0 : coverpoint o_tx_mode_tb iff (
    422                                              			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h00 && i_regf_DTT_tb == 3'd1 && !i_regf_TOC_tb && i_engine_en_tb) 
    423                                              		{
    424                                              			bins tx_special_preamble 	  = {special_preamble};
    425                                              			bins tx_zero 				  = {zero};
    426                                              			bins tx_seven_zeros 		  = {seven_zeros};
    427                                              			bins tx_serializing_address   = {serializing_address};
    428                                              			bins tx_parity_calc 		  = {parity_calc};
    429                                              			bins tx_one 	 			  = {one};
    430                                              			bins tx_serializing_byte_port = {serializing_byte_port};
    431                                              			bins tx_c_token_CRC 		  = {c_token_CRC};
    432                                              			bins tx_value_CRC			  = {value_CRC};
    433                                              			bins tx_restart_pattern		  = {restart_pattern};
    434                                              			//illegal_bins tx_exit_pattern  = {exit_pattern};
    435                                              
    436                                              			// sequence bin to be added 
    437                                              		}
    438                                              
    439                                              		o_tx_mode_TOC_1 : coverpoint o_tx_mode_tb iff (
    440                                              			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h00 && i_regf_DTT_tb == 3'd1 && i_regf_TOC_tb && i_engine_en_tb)
    441                                              		{
    442                                              			bins tx_special_preamble 	  = {special_preamble};
    443                                              			bins tx_zero 				  = {zero};
    444                                              			bins tx_seven_zeros 		  = {seven_zeros};
    445                                              			bins tx_serializing_address   = {serializing_address};
    446                                              			bins tx_parity_calc 		  = {parity_calc};
    447                                              			bins tx_one 	 			  = {one};
    448                                              			bins tx_serializing_byte_port = {serializing_byte_port};
    449                                              			bins tx_c_token_CRC 		  = {c_token_CRC};
    450                                              			bins tx_value_CRC			  = {value_CRC};
    451                                              			bins tx_exit_pattern		  = {exit_pattern};
    452                                              			//illegal_bins tx_restart_pattern  = {restart_pattern};
    453                                              
    454                                              			// sequence bin to be added 
    455                                              		}
    456                                              		o_sclstall_en : coverpoint o_sclstall_en_tb iff (
    457                                              			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h00 && i_regf_DTT_tb == 3'd1) 
    458                                              		{
    459                                              			bins o_sclstall_en_0 = {0};
    460                                              			bins o_sclstall_en_1 = {1};
    461                                              		}
    462                                              
    463                                              		o_sclstall_code_TOC_0 : coverpoint i_stall_cycles iff (
    464                                              			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h00 && i_regf_DTT_tb == 3'd1 && i_regf_TOC_tb == 0 && i_engine_en_tb)
    465                                              		{
    466                                              			bins o_stall_cycles_restart = {restart_pattern_stall};
    467                                              			//illegal_bins o_stall_cycles_exit = {exit_pattern_stall};
    468                                              		}
    469                                              
    470                                              		o_sclstall_code_TOC_1 : coverpoint i_stall_cycles iff (
    471                                              			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h00 && i_regf_DTT_tb == 3'd1 && i_regf_TOC_tb == 1 && i_engine_en_tb)
    472                                              		{
    473                                              			//illegal_bins o_stall_cycles_restart = {restart_pattern_stall};
    474                                              			bins o_stall_cycles_exit = {exit_pattern_stall};
    475                                              		}
    476                                              
    477                                              
    478                                              		o_rx_en : coverpoint o_rx_en_tb iff (
    479                                              			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h00 && i_regf_DTT_tb == 3'd1) 
    480                                              		{
    481                                              			bins o_rx_en_negedge_0 = {0};
    482                                              			bins o_rx_en_negedge_1 = {1};
    483                                              		}
    484                                              
    485                                              		o_rx_mode : coverpoint o_rx_mode_tb iff (
    486                                              			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h00 && i_regf_DTT_tb == 3'd1) 
    487                                              		{
    488                                              			bins rx_preamble_rx_mode = {preamble_rx_mode};
    489                                              		}
    490                                              
    491                                              		i_rx_pre : coverpoint i_rx_pre_tb iff (
    492                                              			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h00 && i_regf_DTT_tb == 3'd1) 
    493                                              		{
    494                                              			bins first_rx_pre = {0};
    495                                              			bins second_rx_pre = {1};
    496                                              		}
    497                                              
    498                                              		o_frmcnt_en : coverpoint o_frmcnt_en_tb iff (
    499                                              			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h00 && i_regf_DTT_tb == 3'd1) 
    500                                              		{
    501                                              			bins o_frmcnt_en_0 = {0};
    502                                              			bins o_frmcnt_en_1 = {1};
    503                                              		}
    504                                              
    505                                              		o_sdahand_pp_od : coverpoint i_sdr_scl_gen_pp_od_tb iff (
    506                                              			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h00 && i_regf_DTT_tb == 3'd1) 
    507                                              		{
    508                                              			//bins o_sdahand_pp_od_0 = {0};
    509                                              			bins o_sdahand_pp_od_1 = {1};
    510                                              		}
    511                                              
    512                                              		o_frmcnt_Direct_Broadcast_n : coverpoint o_frmcnt_Direct_Broadcast_n_tb iff (
    513                                              			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h00 && i_regf_DTT_tb == 3'd1) 
    514                                              		{
    515                                              			bins o_frmcnt_Broadcast = {0};
    516                                              			illegal_bins o_frmcnt_Direct = {1};
    517                                              		}
    518                                              
    519                                              		o_regf_wr_en : coverpoint o_regf_wr_en_tb iff (
    520                                              			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h00 && i_regf_DTT_tb == 3'd1) 
    521                                              		{
    522                                              			bins o_regf_wr_en_n = {0};
    523                                              			illegal_bins o_regf_wr_en = {1};
    524                                              		}
    525                                              
    526                                              		o_regf_rd_en : coverpoint o_regf_rd_en_tb iff (
    527                                              			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h00 && i_regf_DTT_tb == 3'd1) 
    528                                              		{
    529                                              			bins o_regf_rd_en_0 = {0};
    530                                              			bins o_regf_rd_en_1 = {1};
    531                                              		}
    532                                              
    533                                              		o_regf_addr : coverpoint o_regf_addr_tb iff (
    534                                              			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h00 && i_regf_DTT_tb == 3'd1 && i_engine_en_tb) 
    535                                              		{
    536                                              			bins o_regf_addr_first_location = {first_location + 4};
    537                                              			bins o_regf_addr_zeros = {first_location - 1};
    538                                              			ignore_bins last_addres_of_prev_cmd = {first_location + 5} ;
    539                                              			illegal_bins other_addresses = default ;
    540                                              		}
    541                                              
    542                                              		o_txrx_addr_ccc : coverpoint o_txrx_addr_ccc_tb iff (
    543                                              			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h00 && i_regf_DTT_tb == 3'd1)
    544                                              		{
    545                                              			bins CCC_value = {ENEC_B};
    546                                              			//ignore_bins others = default ;
    547                                              		}
    548                                              
    549                                              		o_engine_odd : coverpoint o_engine_odd_tb iff (
    550                                              			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h00 && i_regf_DTT_tb == 3'd1) 
    551                                              		{
    552                                              			bins o_engine_odd_0 = {0};
    553                                              			bins o_engine_odd_1 = {1};
    554                                              		}
    555                                              
    556                                              		o_regf_ERR_STATUS : coverpoint o_regf_ERR_STATUS_tb iff (
    557                                              			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h00 && i_regf_DTT_tb == 3'd1) 
    558                                              		{
    559                                              			bins o_regf_ERR_STATUS_tb = {SUCCESS};
    560                                              			bins others = default ;
    561                                              		}
    562                                              
    563                                              		o_engine_done : coverpoint o_engine_done_tb iff (
    564                                              			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h00 && i_regf_DTT_tb == 3'd1) 
    565                                              		{
    566                                              			bins o_engine_done_0 = {0};
    567                                              			bins o_engine_done_1 = {1};
    568                                              		}
    569                                              
    570                                              	endgroup
    571                                              
    572                                              
    573             1                          1     		ENEC_Broadcast  ENEC_Broadcast_instance = new();
    574                                              		
    575                                              
    576                                              
    577                                              
    578                                              	//-------------------------------------------- SECOND GROUP DISEC_B---------------------------------------//
    579                                              
    580                                              	covergroup DISEC_Broadcast @(negedge i_sys_clk_tb);
    581                                              		// coverpoint for operands 
    582                                              		o_tx_en : coverpoint o_tx_en_tb iff (
    583                                              			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h01 && i_regf_DTT_tb == 3'd1 ) 
    584                                              		{
    585                                              			bins tx_en_0 = {0};
    586                                              			bins tx_en_1 = {1};
    587                                              		}
    588                                              
    589                                              		o_tx_mode_TOC_0 : coverpoint o_tx_mode_tb iff (
    590                                              			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h01 && i_regf_DTT_tb == 3'd1 && i_regf_TOC_tb == 0 && i_engine_en_tb ) 
    591                                              		{
    592                                              			bins tx_special_preamble 	  = {special_preamble};
    593                                              			bins tx_zero 				  = {zero};
    594                                              			bins tx_seven_zeros 		  = {seven_zeros};
    595                                              			bins tx_serializing_address   = {serializing_address};
    596                                              			bins tx_parity_calc 		  = {parity_calc};
    597                                              			bins tx_one 	 			  = {one};
    598                                              			bins tx_serializing_byte_port = {serializing_byte_port};
    599                                              			bins tx_c_token_CRC 		  = {c_token_CRC};
    600                                              			bins tx_value_CRC			  = {value_CRC};
    601                                              			bins tx_restart_pattern		  = {restart_pattern};
    602                                              			//illegal_bins tx_exit_pattern  = {exit_pattern};
    603                                              
    604                                              			// sequence bin to be added 
    605                                              		}
    606                                              
    607                                              		o_tx_mode_TOC_1 : coverpoint o_tx_mode_tb iff (
    608                                              			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h01 && i_regf_DTT_tb == 3'd1 && i_regf_TOC_tb == 1 && i_engine_en_tb ) 
    609                                              		{
    610                                              			bins tx_special_preamble 	  = {special_preamble};
    611                                              			bins tx_zero 				  = {zero};
    612                                              			bins tx_seven_zeros 		  = {seven_zeros};
    613                                              			bins tx_serializing_address   = {serializing_address};
    614                                              			bins tx_parity_calc 		  = {parity_calc};
    615                                              			bins tx_one 	 			  = {one};
    616                                              			bins tx_serializing_byte_port = {serializing_byte_port};
    617                                              			bins tx_c_token_CRC 		  = {c_token_CRC};
    618                                              			bins tx_value_CRC			  = {value_CRC};
    619                                              			bins tx_exit_pattern		  = {exit_pattern};
    620                                              			//illegal_bins tx_restart_pattern  = {restart_pattern};
    621                                              
    622                                              		}
    623                                              		o_sclstall_en : coverpoint o_sclstall_en_tb iff (
    624                                              			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h01 && i_regf_DTT_tb == 3'd1) 
    625                                              		{
    626                                              			bins o_sclstall_en_0 = {0};
    627                                              			bins o_sclstall_en_1 = {1};
    628                                              		}
    629                                              		o_sclstall_code_TOC_0 : coverpoint i_stall_cycles iff (
    630                                              			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h01 && i_regf_DTT_tb == 3'd1 && i_regf_TOC_tb == 0 && i_engine_en_tb) 
    631                                              		{
    632                                              			bins o_stall_cycles_restart = {restart_pattern_stall};
    633                                              			//illegal_bins o_stall_cycles_exit = {exit_pattern_stall};
    634                                              		}
    635                                              
    636                                              		o_sclstall_code_TOC_1 : coverpoint i_stall_cycles iff (
    637                                              			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h01 && i_regf_DTT_tb == 3'd1 && i_regf_TOC_tb == 1 && i_engine_en_tb) 
    638                                              		{
    639                                              			//illegal_bins o_stall_cycles_restart = {restart_pattern_stall};  // as long as broadcast
    640                                              			bins o_stall_cycles_exit    = {exit_pattern_stall};
    641                                              		}
    642                                              
    643                                              		o_rx_en : coverpoint o_rx_en_tb iff (
    644                                              			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h01 && i_regf_DTT_tb == 3'd1) 
    645                                              		{
    646                                              			bins o_rx_en_negedge_0 = {0};
    647                                              			bins o_rx_en_negedge_1 = {1};
    648                                              		}
    649                                              
    650                                              		o_rx_mode : coverpoint o_rx_mode_tb iff (
    651                                              			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h01 && i_regf_DTT_tb == 3'd1) 
    652                                              		{
    653                                              			bins rx_preamble_rx_mode = {preamble_rx_mode};
    654                                              		}
    655                                              
    656                                              		i_rx_pre : coverpoint i_rx_pre_tb iff (
    657                                              			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h01 && i_regf_DTT_tb == 3'd1) 
    658                                              		{
    659                                              			bins first_rx_pre = {0};
    660                                              			bins second_rx_pre = {1};
    661                                              		}
    662                                              
    663                                              		o_frmcnt_en : coverpoint o_frmcnt_en_tb iff (
    664                                              			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h01 && i_regf_DTT_tb == 3'd1) 
    665                                              		{
    666                                              			bins o_frmcnt_en_0 = {0};
    667                                              			bins o_frmcnt_en_1 = {1};
    668                                              		}
    669                                              
    670                                              		o_sdahand_pp_od : coverpoint i_sdr_scl_gen_pp_od_tb iff (
    671                                              			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h01 && i_regf_DTT_tb == 3'd1) 
    672                                              		{
    673                                              			//bins o_sdahand_pp_od_0 = {0};
    674                                              			bins o_sdahand_pp_od_1 = {1};
    675                                              		}
    676                                              
    677                                              		o_frmcnt_Direct_Broadcast_n : coverpoint o_frmcnt_Direct_Broadcast_n_tb iff (
    678                                              			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h01 && i_regf_DTT_tb == 3'd1) 
    679                                              		{
    680                                              			bins o_frmcnt_Broadcast  = {0};
    681                                              			illegal_bins o_frmcnt_Direct = {1};
    682                                              		}
    683                                              
    684                                              		o_regf_wr_en : coverpoint o_regf_wr_en_tb iff (
    685                                              			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h01 && i_regf_DTT_tb == 3'd1) 
    686                                              		{
    687                                              			bins o_regf_wr_en_n = {0};
    688                                              			illegal_bins o_regf_wr_en = {1};
    689                                              		}
    690                                              
    691                                              		o_regf_rd_en : coverpoint o_regf_rd_en_tb iff (
    692                                              			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h01 && i_regf_DTT_tb == 3'd1) 
    693                                              		{
    694                                              			bins o_regf_rd_en_0 = {0};
    695                                              			bins o_regf_rd_en_1 = {1};
    696                                              		}
    697                                              
    698                                              		o_regf_addr : coverpoint o_regf_addr_tb iff (
    699                                              			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h01 && i_regf_DTT_tb == 3'd1 && i_engine_en_tb) 
    700                                              		{
    701                                              			bins o_regf_addr_first_location = {first_location + 4};
    702                                              			bins o_regf_addr_zeros = {first_location-1};
    703                                              			ignore_bins last_addres_of_prev_cmd = {first_location + 5} ;
    704                                              			illegal_bins other_addresses = default ;
    705                                              		}
    706                                              
    707                                              		o_txrx_addr_ccc : coverpoint o_txrx_addr_ccc_tb iff (
    708                                              			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h01 && i_regf_DTT_tb == 3'd1) 
    709                                              		{
    710                                              			bins CCC_value = {DISEC_B};
    711                                              			//ignore_bins others = default ;
    712                                              		}
    713                                              
    714                                              		o_engine_odd : coverpoint o_engine_odd_tb iff (
    715                                              			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h01 && i_regf_DTT_tb == 3'd1) 
    716                                              		{
    717                                              			bins o_engine_odd_0 = {0};
    718                                              			bins o_engine_odd_1 = {1};
    719                                              		}
    720                                              
    721                                              		o_regf_ERR_STATUS : coverpoint o_regf_ERR_STATUS_tb iff (
    722                                              			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h01 && i_regf_DTT_tb == 3'd1) 
    723                                              		{
    724                                              			bins o_regf_ERR_STATUS_tb = {SUCCESS};
    725                                              			bins others = default ;
    726                                              		}
    727                                              		o_engine_done : coverpoint o_engine_done_tb iff (
    728                                              			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h00 && i_regf_DTT_tb == 3'd1) 
    729                                              		{
    730                                              			bins o_engine_done_0 = {0};
    731                                              			bins o_engine_done_1 = {1};
    732                                              		}
    733                                              
    734                                              	endgroup
    735                                              
    736             1                          1     	DISEC_Broadcast  DISEC_Broadcast_instance = new();
    737                                              
    738                                              
    739                                              
    740                                              
    741                                              	//------------------------------------ Third GROUP SETMWL_B -----------------------------------------//
    742                                              	// for every two rows in the excell sheet corresponds to a covergroup
    743                                              
    744                                              	covergroup SETMWL_Broadcast @(posedge i_sys_clk_tb);
    745                                              		// coverpoint for operands 
    746                                              		o_tx_en : coverpoint o_tx_en_tb 
    747                                              		iff (i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h09 && i_regf_DTT_tb == 3'd2 )
    748                                              		{
    749                                              			bins tx_en_0 = {0};
    750                                              			bins tx_en_1 = {1};
    751                                              		}
    752                                              
    753                                              		o_tx_mode_TOC_0 : coverpoint o_tx_mode_tb iff (
    754                                              			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h09 && i_regf_DTT_tb == 3'd2 && !i_regf_TOC_tb && i_engine_en_tb) 
    755                                              		{
    756                                              			bins tx_special_preamble 	  = {special_preamble};
    757                                              			bins tx_zero 				  = {zero};
    758                                              			bins tx_seven_zeros 		  = {seven_zeros};
    759                                              			bins tx_serializing_address   = {serializing_address};
    760                                              			bins tx_parity_calc 		  = {parity_calc};
    761                                              			bins tx_one 	 			  = {one};
    762                                              			bins tx_serializing_byte_port = {serializing_byte_port};
    763                                              			bins tx_c_token_CRC 		  = {c_token_CRC};
    764                                              			bins tx_value_CRC			  = {value_CRC};
    765                                              			bins tx_restart_pattern		  = {restart_pattern};
    766                                              			illegal_bins tx_exit_pattern  = {exit_pattern};
    767                                              
    768                                              		}
    769                                              
    770                                              		o_tx_mode_TOC_1 : coverpoint o_tx_mode_tb iff (
    771                                              			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h09 && i_regf_DTT_tb == 3'd2 && i_regf_TOC_tb && i_engine_en_tb)
    772                                              		{
    773                                              			bins tx_special_preamble 	  = {special_preamble};
    774                                              			bins tx_zero 				  = {zero};
    775                                              			bins tx_seven_zeros 		  = {seven_zeros};
    776                                              			bins tx_serializing_address   = {serializing_address};
    777                                              			bins tx_parity_calc 		  = {parity_calc};
    778                                              			bins tx_one 	 			  = {one};
    779                                              			bins tx_serializing_byte_port = {serializing_byte_port};
    780                                              			bins tx_c_token_CRC 		  = {c_token_CRC};
    781                                              			bins tx_value_CRC			  = {value_CRC};
    782                                              			bins tx_exit_pattern		  = {exit_pattern};
    783                                              			illegal_bins tx_restart_pattern  = {restart_pattern};
    784                                              
    785                                              		}
    786                                              
    787                                              		o_sclstall_en : coverpoint o_sclstall_en_tb iff (
    788                                              			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h09 && i_regf_DTT_tb == 3'd2) 
    789                                              		{
    790                                              			bins o_sclstall_en_0 = {0};
    791                                              			bins o_sclstall_en_1 = {1};
    792                                              		}
    793                                              
    794                                              		o_sclstall_code_TOC_0 : coverpoint i_stall_cycles iff (
    795                                              			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h09 && i_regf_DTT_tb == 3'd2 && i_regf_TOC_tb == 0 && i_engine_en_tb)
    796                                              		{
    797                                              			bins o_stall_cycles_restart = {restart_pattern_stall};
    798                                              			illegal_bins o_stall_cycles_exit = {exit_pattern_stall};
    799                                              		}
    800                                              
    801                                              		o_sclstall_code_TOC_1 : coverpoint i_stall_cycles iff (
    802                                              			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h09 && i_regf_DTT_tb == 3'd2 && i_regf_TOC_tb == 1 && i_engine_en_tb)
    803                                              		{
    804                                              			illegal_bins o_stall_cycles_restart = {restart_pattern_stall};
    805                                              			bins o_stall_cycles_exit = {exit_pattern_stall};
    806                                              		}
    807                                              
    808                                              
    809                                              		o_rx_en : coverpoint o_rx_en_tb iff (
    810                                              			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h09 && i_regf_DTT_tb == 3'd2) 
    811                                              		{
    812                                              			bins o_rx_en_negedge_0 = {0};
    813                                              			bins o_rx_en_negedge_1 = {1};
    814                                              		}
    815                                              
    816                                              		o_rx_mode : coverpoint o_rx_mode_tb iff (
    817                                              			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h09 && i_regf_DTT_tb == 3'd2) 
    818                                              		{
    819                                              			bins rx_preamble_rx_mode = {preamble_rx_mode};
    820                                              		}
    821                                              
    822                                              		i_rx_pre : coverpoint i_rx_pre_tb iff (
    823                                              			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h09 && i_regf_DTT_tb == 3'd2) 
    824                                              		{
    825                                              			bins first_rx_pre = {0};
    826                                              			bins second_rx_pre = {1};
    827                                              		}
    828                                              
    829                                              		o_frmcnt_en : coverpoint o_frmcnt_en_tb iff (
    830                                              			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h09 && i_regf_DTT_tb == 3'd2) 
    831                                              		{
    832                                              			bins o_frmcnt_en_0 = {0};
    833                                              			bins o_frmcnt_en_1 = {1};
    834                                              		}
    835                                              
    836                                              		o_sdahand_pp_od : coverpoint i_sdr_scl_gen_pp_od_tb iff (
    837                                              			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h09 && i_regf_DTT_tb == 3'd2) 
    838                                              		{
    839                                              			//bins o_sdahand_pp_od_0 = {0};
    840                                              			bins o_sdahand_pp_od_1 = {1};
    841                                              		}
    842                                              
    843                                              		o_frmcnt_Direct_Broadcast_n : coverpoint o_frmcnt_Direct_Broadcast_n_tb iff (
    844                                              			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h09 && i_regf_DTT_tb == 3'd2) 
    845                                              		{
    846                                              			bins o_frmcnt_Broadcast = {0};
    847                                              			illegal_bins o_frmcnt_Direct = {1};
    848                                              		}
    849                                              
    850                                              		o_regf_wr_en : coverpoint o_regf_wr_en_tb iff (
    851                                              			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h09 && i_regf_DTT_tb == 3'd2) 
    852                                              		{
    853                                              			bins o_regf_wr_en_n = {0};
    854                                              			illegal_bins o_regf_wr_en = {1};
    855                                              		}
    856                                              
    857                                              		o_regf_rd_en : coverpoint o_regf_rd_en_tb iff (
    858                                              			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h09 && i_regf_DTT_tb == 3'd2) 
    859                                              		{
    860                                              			bins o_regf_rd_en_0 = {0};
    861                                              			bins o_regf_rd_en_1 = {1};
    862                                              		}
    863                                              
    864                                              		o_regf_addr : coverpoint o_regf_addr_tb iff (
    865                                              			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h09 && i_regf_DTT_tb == 3'd2 && i_engine_en_tb) 
    866                                              		{
    867                                              			bins o_regf_addr_first_location  = {first_location + 4};
    868                                              			bins o_regf_addr_second_location = {first_location + 5};
    869                                              			bins o_regf_addr_zeros = {first_location - 1};
    870                                              			illegal_bins other_addresses = default ;
    871                                              		}
    872                                              
    873                                              		o_txrx_addr_ccc : coverpoint o_txrx_addr_ccc_tb iff (
    874                                              			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h09 && i_regf_DTT_tb == 3'd2)
    875                                              		{
    876                                              			bins CCC_value = {SETMWL_B};
    877                                              			//ignore_bins others = default ;
    878                                              		}
    879                                              
    880                                              		o_engine_odd : coverpoint o_engine_odd_tb iff (
    881                                              			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h09 && i_regf_DTT_tb == 3'd2) 
    882                                              		{
    883                                              			bins o_engine_odd_0 = {0};
    884                                              			illegal_bins o_engine_odd_1 = {1};
    885                                              		}
    886                                              
    887                                              		o_regf_ERR_STATUS : coverpoint o_regf_ERR_STATUS_tb iff (
    888                                              			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h09 && i_regf_DTT_tb == 3'd2) 
    889                                              		{
    890                                              			bins o_regf_ERR_STATUS_tb = {SUCCESS};
    891                                              			bins others = default ;
    892                                              		}
    893                                              
    894                                              		o_engine_done : coverpoint o_engine_done_tb iff (
    895                                              			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h09 && i_regf_DTT_tb == 3'd2) 
    896                                              		{
    897                                              			bins o_engine_done_0 = {0};
    898                                              			bins o_engine_done_1 = {1};
    899                                              		}
    900                                              
    901                                              	endgroup
    902                                              
    903                                              
    904             1                          1     		SETMWL_Broadcast  SETMWL_Broadcast_instance = new();
    905                                              		
    906                                              
    907                                              
    908                                              	//------------------------------------ fourth GROUP SETMWL_B -----------------------------------------//
    909                                              	// for every two rows in the excell sheet corresponds to a covergroup
    910                                              
    911                                              	covergroup SETMRL_Broadcast @(posedge i_sys_clk_tb);
    912                                              		// coverpoint for operands 
    913                                              		o_tx_en : coverpoint o_tx_en_tb 
    914                                              		iff (i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h0A && i_regf_DTT_tb == 3'd2 )
    915                                              		{
    916                                              			bins tx_en_0 = {0};
    917                                              			bins tx_en_1 = {1};
    918                                              		}
    919                                              
    920                                              		o_tx_mode_TOC_0 : coverpoint o_tx_mode_tb iff (
    921                                              			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h0A && i_regf_DTT_tb == 3'd2 && !i_regf_TOC_tb && i_engine_en_tb) 
    922                                              		{
    923                                              			bins tx_special_preamble 	  = {special_preamble};
    924                                              			bins tx_zero 				  = {zero};
    925                                              			bins tx_seven_zeros 		  = {seven_zeros};
    926                                              			bins tx_serializing_address   = {serializing_address};
    927                                              			bins tx_parity_calc 		  = {parity_calc};
    928                                              			bins tx_one 	 			  = {one};
    929                                              			bins tx_serializing_byte_port = {serializing_byte_port};
    930                                              			bins tx_c_token_CRC 		  = {c_token_CRC};
    931                                              			bins tx_value_CRC			  = {value_CRC};
    932                                              			bins tx_restart_pattern		  = {restart_pattern};
    933                                              			illegal_bins tx_exit_pattern  = {exit_pattern};
    934                                              
    935                                              		}
    936                                              
    937                                              		o_tx_mode_TOC_1 : coverpoint o_tx_mode_tb iff (
    938                                              			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h0A && i_regf_DTT_tb == 3'd2 && i_regf_TOC_tb && i_engine_en_tb)
    939                                              		{
    940                                              			bins tx_special_preamble 	  = {special_preamble};
    941                                              			bins tx_zero 				  = {zero};
    942                                              			bins tx_seven_zeros 		  = {seven_zeros};
    943                                              			bins tx_serializing_address   = {serializing_address};
    944                                              			bins tx_parity_calc 		  = {parity_calc};
    945                                              			bins tx_one 	 			  = {one};
    946                                              			bins tx_serializing_byte_port = {serializing_byte_port};
    947                                              			bins tx_c_token_CRC 		  = {c_token_CRC};
    948                                              			bins tx_value_CRC			  = {value_CRC};
    949                                              			bins tx_exit_pattern		  = {exit_pattern};
    950                                              			illegal_bins tx_restart_pattern  = {restart_pattern};
    951                                              
    952                                              		}
    953                                              
    954                                              		o_sclstall_en : coverpoint o_sclstall_en_tb iff (
    955                                              			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h0A && i_regf_DTT_tb == 3'd2) 
    956                                              		{
    957                                              			bins o_sclstall_en_0 = {0};
    958                                              			bins o_sclstall_en_1 = {1};
    959                                              		}
    960                                              
    961                                              		o_sclstall_code_TOC_0 : coverpoint i_stall_cycles iff (
    962                                              			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h0A && i_regf_DTT_tb == 3'd2 && i_regf_TOC_tb == 0 && i_engine_en_tb)
    963                                              		{
    964                                              			bins o_stall_cycles_restart = {restart_pattern_stall};
    965                                              			illegal_bins o_stall_cycles_exit = {exit_pattern_stall};
    966                                              		}
    967                                              
    968                                              		o_sclstall_code_TOC_1 : coverpoint i_stall_cycles iff (
    969                                              			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h0A && i_regf_DTT_tb == 3'd2 && i_regf_TOC_tb == 1 && i_engine_en_tb)
    970                                              		{
    971                                              			illegal_bins o_stall_cycles_restart = {restart_pattern_stall};
    972                                              			bins o_stall_cycles_exit = {exit_pattern_stall};
    973                                              		}
    974                                              
    975                                              
    976                                              		o_rx_en : coverpoint o_rx_en_tb iff (
    977                                              			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h0A && i_regf_DTT_tb == 3'd2) 
    978                                              		{
    979                                              			bins o_rx_en_negedge_0 = {0};
    980                                              			bins o_rx_en_negedge_1 = {1};
    981                                              		}
    982                                              
    983                                              		o_rx_mode : coverpoint o_rx_mode_tb iff (
    984                                              			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h0A && i_regf_DTT_tb == 3'd2) 
    985                                              		{
    986                                              			bins rx_preamble_rx_mode = {preamble_rx_mode};
    987                                              		}
    988                                              
    989                                              		i_rx_pre : coverpoint i_rx_pre_tb iff (
    990                                              			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h0A && i_regf_DTT_tb == 3'd2) 
    991                                              		{
    992                                              			bins first_rx_pre = {0};
    993                                              			bins second_rx_pre = {1};
    994                                              		}
    995                                              
    996                                              		o_frmcnt_en : coverpoint o_frmcnt_en_tb iff (
    997                                              			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h0A && i_regf_DTT_tb == 3'd2) 
    998                                              		{
    999                                              			bins o_frmcnt_en_0 = {0};
    1000                                             			bins o_frmcnt_en_1 = {1};
    1001                                             		}
    1002                                             
    1003                                             		o_sdahand_pp_od : coverpoint i_sdr_scl_gen_pp_od_tb iff (
    1004                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h0A && i_regf_DTT_tb == 3'd2) 
    1005                                             		{
    1006                                             			//bins o_sdahand_pp_od_0 = {0};
    1007                                             			bins o_sdahand_pp_od_1 = {1};
    1008                                             		}
    1009                                             
    1010                                             		o_frmcnt_Direct_Broadcast_n : coverpoint o_frmcnt_Direct_Broadcast_n_tb iff (
    1011                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h0A && i_regf_DTT_tb == 3'd2) 
    1012                                             		{
    1013                                             			bins o_frmcnt_Broadcast = {0};
    1014                                             			illegal_bins o_frmcnt_Direct = {1};
    1015                                             		}
    1016                                             
    1017                                             		o_regf_wr_en : coverpoint o_regf_wr_en_tb iff (
    1018                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h0A && i_regf_DTT_tb == 3'd2) 
    1019                                             		{
    1020                                             			bins o_regf_wr_en_n = {0};
    1021                                             			illegal_bins o_regf_wr_en = {1};
    1022                                             		}
    1023                                             
    1024                                             		o_regf_rd_en : coverpoint o_regf_rd_en_tb iff (
    1025                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h0A && i_regf_DTT_tb == 3'd2) 
    1026                                             		{
    1027                                             			bins o_regf_rd_en_0 = {0};
    1028                                             			bins o_regf_rd_en_1 = {1};
    1029                                             		}
    1030                                             
    1031                                             		o_regf_addr : coverpoint o_regf_addr_tb iff (
    1032                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h0A && i_regf_DTT_tb == 3'd2 && i_engine_en_tb) 
    1033                                             		{
    1034                                             			bins o_regf_addr_first_location  = {first_location + 4};
    1035                                             			bins o_regf_addr_second_location = {first_location + 5};
    1036                                             			bins o_regf_addr_zeros = {first_location - 1};
    1037                                             			illegal_bins other_addresses = default ;
    1038                                             		}
    1039                                             
    1040                                             		o_txrx_addr_ccc : coverpoint o_txrx_addr_ccc_tb iff (
    1041                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h0A && i_regf_DTT_tb == 3'd2)
    1042                                             		{
    1043                                             			bins CCC_value = {SETMRL_B};
    1044                                             			//ignore_bins others = default ;
    1045                                             		}
    1046                                             
    1047                                             		o_engine_odd : coverpoint o_engine_odd_tb iff (
    1048                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h0A && i_regf_DTT_tb == 3'd2) 
    1049                                             		{
    1050                                             			bins o_engine_odd_0 = {0};
    1051                                             			illegal_bins o_engine_odd_1 = {1};
    1052                                             		}
    1053                                             
    1054                                             		o_regf_ERR_STATUS : coverpoint o_regf_ERR_STATUS_tb iff (
    1055                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h0A && i_regf_DTT_tb == 3'd2) 
    1056                                             		{
    1057                                             			bins o_regf_ERR_STATUS_tb = {SUCCESS};
    1058                                             			bins others = default ;
    1059                                             		}
    1060                                             
    1061                                             		o_engine_done : coverpoint o_engine_done_tb iff (
    1062                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h0A && i_regf_DTT_tb == 3'd2) 
    1063                                             		{
    1064                                             			bins o_engine_done_0 = {0};
    1065                                             			bins o_engine_done_1 = {1};
    1066                                             		}
    1067                                             
    1068                                             	endgroup
    1069                                             
    1070                                             
    1071            1                          1     		SETMRL_Broadcast  SETMRL_Broadcast_instance = new();
    1072                                             		
    1073                                             
    1074                                             
    1075                                             	//------------------------------------ fifth GROUP Dummy_B -----------------------------------------//
    1076                                             	// for every two rows in the excell sheet corresponds to a covergroup
    1077                                             
    1078                                             	covergroup Dummy_Broadcast @(posedge i_sys_clk_tb);
    1079                                             		// coverpoint for operands 
    1080                                             		o_tx_en : coverpoint o_tx_en_tb 
    1081                                             		iff (i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h1F && i_regf_DTT_tb == 3'd0 )
    1082                                             		{
    1083                                             			bins tx_en_0 = {0};
    1084                                             			bins tx_en_1 = {1};
    1085                                             		}
    1086                                             
    1087                                             		o_tx_mode_TOC_0 : coverpoint o_tx_mode_tb iff (
    1088                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h1F && i_regf_DTT_tb == 3'd0 && !i_regf_TOC_tb && i_engine_en_tb) 
    1089                                             		{
    1090                                             			bins tx_special_preamble 	  = {special_preamble};
    1091                                             			bins tx_zero 				  = {zero};
    1092                                             			bins tx_seven_zeros 		  = {seven_zeros};
    1093                                             			bins tx_serializing_address   = {serializing_address};
    1094                                             			bins tx_parity_calc 		  = {parity_calc};
    1095                                             			bins tx_one 	 			  = {one};
    1096                                             			bins tx_serializing_byte_port = {serializing_byte_port};
    1097                                             			bins tx_c_token_CRC 		  = {c_token_CRC};
    1098                                             			bins tx_value_CRC			  = {value_CRC};
    1099                                             			bins tx_restart_pattern		  = {restart_pattern};
    1100                                             			//illegal_bins tx_exit_pattern  = {exit_pattern};
    1101                                             
    1102                                             			// sequence bin to be added 
    1103                                             		}
    1104                                             
    1105                                             		o_tx_mode_TOC_1 : coverpoint o_tx_mode_tb iff (
    1106                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h1F && i_regf_DTT_tb == 3'd0 && i_regf_TOC_tb && i_engine_en_tb)
    1107                                             		{
    1108                                             			bins tx_special_preamble 	  = {special_preamble};
    1109                                             			bins tx_zero 				  = {zero};
    1110                                             			bins tx_seven_zeros 		  = {seven_zeros};
    1111                                             			bins tx_serializing_address   = {serializing_address};
    1112                                             			bins tx_parity_calc 		  = {parity_calc};
    1113                                             			bins tx_one 	 			  = {one};
    1114                                             			bins tx_serializing_byte_port = {serializing_byte_port};
    1115                                             			bins tx_c_token_CRC 		  = {c_token_CRC};
    1116                                             			bins tx_value_CRC			  = {value_CRC};
    1117                                             			bins tx_exit_pattern		  = {exit_pattern};
    1118                                             			//illegal_bins tx_restart_pattern  = {restart_pattern};
    1119                                             
    1120                                             			// sequence bin to be added 
    1121                                             		}
    1122                                             		o_sclstall_en : coverpoint o_sclstall_en_tb iff (
    1123                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h1F && i_regf_DTT_tb == 3'd0) 
    1124                                             		{
    1125                                             			bins o_sclstall_en_0 = {0};
    1126                                             			bins o_sclstall_en_1 = {1};
    1127                                             		}
    1128                                             
    1129                                             		o_sclstall_code_TOC_0 : coverpoint i_stall_cycles iff (
    1130                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h1F && i_regf_DTT_tb == 3'd0 && i_regf_TOC_tb == 0 && i_engine_en_tb)
    1131                                             		{
    1132                                             			bins o_stall_cycles_restart = {restart_pattern_stall};
    1133                                             			//illegal_bins o_stall_cycles_exit = {exit_pattern_stall};
    1134                                             		}
    1135                                             
    1136                                             		o_sclstall_code_TOC_1 : coverpoint i_stall_cycles iff (
    1137                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h1F && i_regf_DTT_tb == 3'd0 && i_regf_TOC_tb == 1 && i_engine_en_tb)
    1138                                             		{
    1139                                             			//illegal_bins o_stall_cycles_restart = {restart_pattern_stall};
    1140                                             			bins o_stall_cycles_exit = {exit_pattern_stall};
    1141                                             		}
    1142                                             
    1143                                             
    1144                                             		o_rx_en : coverpoint o_rx_en_tb iff (
    1145                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h1F && i_regf_DTT_tb == 3'd0) 
    1146                                             		{
    1147                                             			bins o_rx_en_negedge_0 = {0};
    1148                                             			bins o_rx_en_negedge_1 = {1};
    1149                                             		}
    1150                                             
    1151                                             		o_rx_mode : coverpoint o_rx_mode_tb iff (
    1152                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h1F && i_regf_DTT_tb == 3'd0) 
    1153                                             		{
    1154                                             			bins rx_preamble_rx_mode = {preamble_rx_mode};
    1155                                             		}
    1156                                             
    1157                                             		i_rx_pre : coverpoint i_rx_pre_tb iff (
    1158                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h1F && i_regf_DTT_tb == 3'd0) 
    1159                                             		{
    1160                                             			bins first_rx_pre = {0};
    1161                                             			illegal_bins second_rx_pre = {1};
    1162                                             		}
    1163                                             
    1164                                             		o_frmcnt_en : coverpoint o_frmcnt_en_tb iff (
    1165                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h1F && i_regf_DTT_tb == 3'd0) 
    1166                                             		{
    1167                                             			bins o_frmcnt_en_0 = {0};
    1168                                             			bins o_frmcnt_en_1 = {1};
    1169                                             		}
    1170                                             
    1171                                             		o_sdahand_pp_od : coverpoint i_sdr_scl_gen_pp_od_tb iff (
    1172                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h1F && i_regf_DTT_tb == 3'd0) 
    1173                                             		{
    1174                                             			//bins o_sdahand_pp_od_0 = {0};
    1175                                             			bins o_sdahand_pp_od_1 = {1};
    1176                                             		}
    1177                                             
    1178                                             		o_frmcnt_Direct_Broadcast_n : coverpoint o_frmcnt_Direct_Broadcast_n_tb iff (
    1179                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h1F && i_regf_DTT_tb == 3'd0) 
    1180                                             		{
    1181                                             			bins o_frmcnt_Broadcast = {0};
    1182                                             			illegal_bins o_frmcnt_Direct = {1};
    1183                                             		}
    1184                                             
    1185                                             		o_regf_wr_en : coverpoint o_regf_wr_en_tb iff (
    1186                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h1F && i_regf_DTT_tb == 3'd0) 
    1187                                             		{
    1188                                             			bins o_regf_wr_en_n = {0};
    1189                                             			illegal_bins o_regf_wr_en = {1};
    1190                                             		}
    1191                                             
    1192                                             		o_regf_rd_en : coverpoint o_regf_rd_en_tb iff (
    1193                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h1F && i_regf_DTT_tb == 3'd0) 
    1194                                             		{
    1195                                             			bins o_regf_rd_en_0 = {0};
    1196                                             			bins o_regf_rd_en_1 = {1};
    1197                                             		}
    1198                                             
    1199                                             		o_regf_addr : coverpoint o_regf_addr_tb iff (
    1200                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h1F && i_regf_DTT_tb == 3'd0 && i_engine_en_tb) 
    1201                                             		{
    1202                                             			bins o_regf_addr_zeros = {first_location - 1};
    1203                                             			ignore_bins last_addres_of_prev_cmd = {first_location + 5 ,first_location + 4} ;
    1204                                             			illegal_bins other_addresses = default ;
    1205                                             		}
    1206                                             
    1207                                             		o_txrx_addr_ccc : coverpoint o_txrx_addr_ccc_tb iff (
    1208                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h1F && i_regf_DTT_tb == 3'd0 && i_engine_en_tb)
    1209                                             		{
    1210                                             			bins CCC_value = {Dummy_B};
    1211                                             			illegal_bins others = default ;
    1212                                             		}
    1213                                             
    1214                                             		o_engine_odd : coverpoint o_engine_odd_tb iff (
    1215                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h1F && i_regf_DTT_tb == 3'd0) 
    1216                                             		{
    1217                                             			bins o_engine_odd_0 = {0};
    1218                                             			bins o_engine_odd_1 = {1};
    1219                                             		}
    1220                                             
    1221                                             		o_regf_ERR_STATUS : coverpoint o_regf_ERR_STATUS_tb iff (
    1222                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h1F && i_regf_DTT_tb == 3'd0) 
    1223                                             		{
    1224                                             			bins o_regf_ERR_STATUS_tb = {SUCCESS};
    1225                                             			bins others = default ;
    1226                                             		}
    1227                                             
    1228                                             		o_engine_done : coverpoint o_engine_done_tb iff (
    1229                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h1F && i_regf_DTT_tb == 3'd0) 
    1230                                             		{
    1231                                             			bins o_engine_done_0 = {0};
    1232                                             			bins o_engine_done_1 = {1};
    1233                                             		}
    1234                                             
    1235                                             	endgroup
    1236                                             
    1237                                             
    1238            1                          1     		Dummy_Broadcast  Dummy_Broadcast_instance = new();
    1239                                             
    1240                                             
    1241                                             
    1242                                             
    1243                                             
    1244                                             
    1245                                             
    1246                                             
    1247                                             
    1248                                             
    1249                                             
    1250                                             
    1251                                             
    1252                                             
    1253                                             
    1254                                             
    1255                                             
    1256                                             
    1257                                             
    1258                                             
    1259                                             
    1260                                             
    1261                                             
    1262                                             
    1263                                             
    1264                                             
    1265                                             
    1266                                             
    1267                                             
    1268                                             
    1269                                             
    1270                                             
    1271                                             
    1272                                             
    1273                                             
    1274                                             
    1275                                             
    1276                                             
    1277                                             
    1278                                             
    1279                                             
    1280                                             
    1281                                             
    1282                                             
    1283                                             
    1284                                             /////////////////////////////////////////////////////////////////////////////////////////////////////
    1285                                             ////////////////////////////////////////// DIRECT ///////////////////////////////////////////////////
    1286                                             /////////////////////////////////////////////////////////////////////////////////////////////////////
    1287                                             
    1288                                             //------------------------------------ fifth GROUP ENEC_D -----------------------------------------//
    1289                                             	// for every two rows in the excell sheet corresponds to a covergroup
    1290                                             
    1291                                             	covergroup ENEC_Direct @(posedge i_sys_clk_tb);
    1292                                             		// coverpoint for operands 
    1293                                             		o_tx_en : coverpoint o_tx_en_tb 
    1294                                             		iff (i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h80 && i_regf_DTT_tb == 3'd1 )
    1295                                             		{
    1296                                             			bins tx_en_0 = {0};
    1297                                             			bins tx_en_1 = {1};
    1298                                             		}
    1299                                             
    1300                                             		o_tx_mode_TOC_0 : coverpoint o_tx_mode_tb iff (
    1301                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h80 && i_regf_DTT_tb == 3'd1 && !i_regf_TOC_tb && i_engine_en_tb) 
    1302                                             		{
    1303                                             			bins tx_special_preamble 	  = {special_preamble};
    1304                                             			bins tx_zero 				  = {zero};
    1305                                             			bins tx_seven_zeros 		  = {seven_zeros};
    1306                                             			bins tx_serializing_address   = {serializing_address};
    1307                                             			bins tx_parity_calc 		  = {parity_calc};
    1308                                             			bins tx_one 	 			  = {one};
    1309                                             			bins tx_serializing_byte_port = {serializing_byte_port};
    1310                                             			bins tx_c_token_CRC 		  = {c_token_CRC};
    1311                                             			bins tx_value_CRC			  = {value_CRC};
    1312                                             			bins tx_restart_pattern		  = {restart_pattern};
    1313                                             			illegal_bins tx_exit_pattern  = {exit_pattern}; 
    1314                                             		}
    1315                                             
    1316                                             		o_tx_mode_TOC_1 : coverpoint o_tx_mode_tb iff (
    1317                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h80 && i_regf_DTT_tb == 3'd1 && i_regf_TOC_tb && i_engine_en_tb)
    1318                                             		{
    1319                                             			bins tx_special_preamble 	  = {special_preamble};
    1320                                             			bins tx_zero 				  = {zero};
    1321                                             			bins tx_seven_zeros 		  = {seven_zeros};
    1322                                             			bins tx_serializing_address   = {serializing_address};
    1323                                             			bins tx_parity_calc 		  = {parity_calc};
    1324                                             			bins tx_one 	 			  = {one};
    1325                                             			bins tx_serializing_byte_port = {serializing_byte_port};
    1326                                             			bins tx_c_token_CRC 		  = {c_token_CRC};
    1327                                             			bins tx_value_CRC			  = {value_CRC};
    1328                                             			bins tx_exit_pattern		  = {exit_pattern};
    1329                                             			bins tx_restart_pattern       = {restart_pattern};
    1330                                             		}
    1331                                             		o_sclstall_en : coverpoint o_sclstall_en_tb iff (
    1332                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h80 && i_regf_DTT_tb == 3'd1) 
    1333                                             		{
    1334                                             			bins o_sclstall_en_0 = {0};
    1335                                             			bins o_sclstall_en_1 = {1};
    1336                                             		}
    1337                                             
    1338                                             		o_sclstall_code_TOC_0 : coverpoint i_stall_cycles iff (
    1339                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h80 && i_regf_DTT_tb == 3'd1 && !i_regf_TOC_tb && i_engine_en_tb)
    1340                                             		{
    1341                                             			bins o_stall_cycles_restart = {restart_pattern_stall};
    1342                                             			illegal_bins o_stall_cycles_exit = {exit_pattern_stall};
    1343                                             		}
    1344                                             
    1345                                             		o_sclstall_code_TOC_1 : coverpoint i_stall_cycles iff (
    1346                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h80 && i_regf_DTT_tb == 3'd1 && i_regf_TOC_tb && i_engine_en_tb)
    1347                                             		{
    1348                                             			bins o_stall_cycles_internal_restart = {restart_pattern_stall};
    1349                                             			bins o_stall_cycles_exit = {exit_pattern_stall};
    1350                                             		}
    1351                                             
    1352                                             
    1353                                             		o_rx_en : coverpoint o_rx_en_tb iff (
    1354                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h80 && i_regf_DTT_tb == 3'd1) 
    1355                                             		{
    1356                                             			bins o_rx_en_negedge_0 = {0};
    1357                                             			bins o_rx_en_negedge_1 = {1};
    1358                                             		}
    1359                                             
    1360                                             		o_rx_mode : coverpoint o_rx_mode_tb iff (
    1361                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h80 && i_regf_DTT_tb == 3'd1) 
    1362                                             		{
    1363                                             			bins rx_preamble_rx_mode = {preamble_rx_mode};
    1364                                             			//ignore_bins other_modes_rx = {default} ;
    1365                                             		}
    1366                                             
    1367                                             		i_rx_pre : coverpoint i_rx_pre_tb iff (
    1368                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h80 && i_regf_DTT_tb == 3'd1) 
    1369                                             		{
    1370                                             			bins first_rx_pre = {0};
    1371                                             			//bins second_rx_pre = {1};
    1372                                             		}
    1373                                             
    1374                                             		o_frmcnt_en : coverpoint o_frmcnt_en_tb iff (
    1375                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h80 && i_regf_DTT_tb == 3'd1) 
    1376                                             		{
    1377                                             			bins o_frmcnt_en_0 = {0};
    1378                                             			bins o_frmcnt_en_1 = {1};
    1379                                             		}
    1380                                             
    1381                                             		o_sdahand_pp_od : coverpoint i_sdr_scl_gen_pp_od_tb iff (
    1382                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h80 && i_regf_DTT_tb == 3'd1) 
    1383                                             		{
    1384                                             			//bins o_sdahand_pp_od_0 = {0};
    1385                                             			bins o_sdahand_pp_od_1 = {1};
    1386                                             		}
    1387                                             
    1388                                             		o_frmcnt_Direct_Broadcast_n : coverpoint o_frmcnt_Direct_Broadcast_n_tb iff (
    1389                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h80 && i_regf_DTT_tb == 3'd1) 
    1390                                             		{
    1391                                             			bins o_frmcnt_Broadcast = {1};
    1392                                             			illegal_bins o_frmcnt_Direct = {0};
    1393                                             		}
    1394                                             
    1395                                             		o_regf_wr_en : coverpoint o_regf_wr_en_tb iff (
    1396                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h80 && i_regf_DTT_tb == 3'd1) 
    1397                                             		{
    1398                                             			bins o_regf_wr_en_n = {0};
    1399                                             			illegal_bins o_regf_wr_en = {1};
    1400                                             		}
    1401                                             
    1402                                             		o_regf_rd_en : coverpoint o_regf_rd_en_tb iff (
    1403                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h80 && i_regf_DTT_tb == 3'd1) 
    1404                                             		{
    1405                                             			bins o_regf_rd_en_0 = {0};
    1406                                             			bins o_regf_rd_en_1 = {1};
    1407                                             		}
    1408                                             
    1409                                             		o_regf_addr : coverpoint o_regf_addr_tb iff (
    1410                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h80 && i_regf_DTT_tb == 3'd1 && i_engine_en_tb) 
    1411                                             		{
    1412                                             			bins o_regf_addr_first_location = {first_location + 4};
    1413                                             			bins o_regf_addr_zeros = {first_location - 1};
    1414                                             			ignore_bins last_addres_of_prev_cmd = {first_location + 5} ;
    1415                                             			illegal_bins other_addresses = default ;
    1416                                             		}
    1417                                             
    1418                                             		o_txrx_addr_ccc : coverpoint o_txrx_addr_ccc_tb iff (
    1419                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h80 && i_regf_DTT_tb == 3'd1)
    1420                                             		{
    1421                                             			bins CCC_value = {ENEC_D};
    1422                                             			//ignore_bins others = default ;
    1423                                             		}
    1424                                             
    1425                                             		o_engine_odd : coverpoint o_engine_odd_tb iff (
    1426                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h80 && i_regf_DTT_tb == 3'd1) 
    1427                                             		{
    1428                                             			bins o_engine_odd_0 = {0};
    1429                                             			bins o_engine_odd_1 = {1};
    1430                                             		}
    1431                                             
    1432                                             		o_regf_ERR_STATUS : coverpoint o_regf_ERR_STATUS_tb iff (
    1433                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h80 && i_regf_DTT_tb == 3'd1) 
    1434                                             		{
    1435                                             			bins o_regf_ERR_STATUS_tb = {SUCCESS};
    1436                                             			bins others = default ;
    1437                                             		}
    1438                                             
    1439                                             		o_engine_done : coverpoint o_engine_done_tb iff (
    1440                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h80 && i_regf_DTT_tb == 3'd1) 
    1441                                             		{
    1442                                             			bins o_engine_done_0 = {0};
    1443                                             			bins o_engine_done_1 = {1};
    1444                                             		}
    1445                                             
    1446                                             	endgroup
    1447                                             
    1448                                             
    1449            1                          1     		ENEC_Direct  ENENEC_Direct_instance = new();
    1450                                             		
    1451                                             
    1452                                             
    1453                                             //------------------------------------ sixth GROUP DISEC_D -----------------------------------------//
    1454                                             	// for every two rows in the excell sheet corresponds to a covergroup
    1455                                             
    1456                                             	covergroup DISEC_Direct @(posedge i_sys_clk_tb);
    1457                                             		// coverpoint for operands 
    1458                                             		o_tx_en : coverpoint o_tx_en_tb 
    1459                                             		iff (i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h81 && i_regf_DTT_tb == 3'd1 )
    1460                                             		{
    1461                                             			bins tx_en_0 = {0};
    1462                                             			bins tx_en_1 = {1};
    1463                                             		}
    1464                                             
    1465                                             		o_tx_mode_TOC_0 : coverpoint o_tx_mode_tb iff (
    1466                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h81 && i_regf_DTT_tb == 3'd1 && !i_regf_TOC_tb && i_engine_en_tb) 
    1467                                             		{
    1468                                             			bins tx_special_preamble 	  = {special_preamble};
    1469                                             			bins tx_zero 				  = {zero};
    1470                                             			bins tx_seven_zeros 		  = {seven_zeros};
    1471                                             			bins tx_serializing_address   = {serializing_address};
    1472                                             			bins tx_parity_calc 		  = {parity_calc};
    1473                                             			bins tx_one 	 			  = {one};
    1474                                             			bins tx_serializing_byte_port = {serializing_byte_port};
    1475                                             			bins tx_c_token_CRC 		  = {c_token_CRC};
    1476                                             			bins tx_value_CRC			  = {value_CRC};
    1477                                             			bins tx_restart_pattern		  = {restart_pattern};
    1478                                             			illegal_bins tx_exit_pattern  = {exit_pattern}; 
    1479                                             		}
    1480                                             
    1481                                             		o_tx_mode_TOC_1 : coverpoint o_tx_mode_tb iff (
    1482                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h81 && i_regf_DTT_tb == 3'd1 && i_regf_TOC_tb && i_engine_en_tb)
    1483                                             		{
    1484                                             			bins tx_special_preamble 	  = {special_preamble};
    1485                                             			bins tx_zero 				  = {zero};
    1486                                             			bins tx_seven_zeros 		  = {seven_zeros};
    1487                                             			bins tx_serializing_address   = {serializing_address};
    1488                                             			bins tx_parity_calc 		  = {parity_calc};
    1489                                             			bins tx_one 	 			  = {one};
    1490                                             			bins tx_serializing_byte_port = {serializing_byte_port};
    1491                                             			bins tx_c_token_CRC 		  = {c_token_CRC};
    1492                                             			bins tx_value_CRC			  = {value_CRC};
    1493                                             			bins tx_exit_pattern		  = {exit_pattern};
    1494                                             			bins tx_restart_pattern       = {restart_pattern};
    1495                                             		}
    1496                                             		o_sclstall_en : coverpoint o_sclstall_en_tb iff (
    1497                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h81 && i_regf_DTT_tb == 3'd1) 
    1498                                             		{
    1499                                             			bins o_sclstall_en_0 = {0};
    1500                                             			bins o_sclstall_en_1 = {1};
    1501                                             		}
    1502                                             
    1503                                             		o_sclstall_code_TOC_0 : coverpoint i_stall_cycles iff (
    1504                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h81 && i_regf_DTT_tb == 3'd1 && !i_regf_TOC_tb && i_engine_en_tb)
    1505                                             		{
    1506                                             			bins o_stall_cycles_restart = {restart_pattern_stall};
    1507                                             			illegal_bins o_stall_cycles_exit = {exit_pattern_stall};
    1508                                             		}
    1509                                             
    1510                                             		o_sclstall_code_TOC_1 : coverpoint i_stall_cycles iff (
    1511                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h81 && i_regf_DTT_tb == 3'd1 && i_regf_TOC_tb && i_engine_en_tb)
    1512                                             		{
    1513                                             			bins o_stall_cycles_internal_restart = {restart_pattern_stall};
    1514                                             			bins o_stall_cycles_exit = {exit_pattern_stall};
    1515                                             		}
    1516                                             
    1517                                             
    1518                                             		o_rx_en : coverpoint o_rx_en_tb iff (
    1519                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h81 && i_regf_DTT_tb == 3'd1) 
    1520                                             		{
    1521                                             			bins o_rx_en_negedge_0 = {0};
    1522                                             			bins o_rx_en_negedge_1 = {1};
    1523                                             		}
    1524                                             
    1525                                             		o_rx_mode : coverpoint o_rx_mode_tb iff (
    1526                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h81 && i_regf_DTT_tb == 3'd1) 
    1527                                             		{
    1528                                             			bins rx_preamble_rx_mode = {preamble_rx_mode};
    1529                                             			//ignore_bins other_modes_rx = {default} ;
    1530                                             		}
    1531                                             
    1532                                             		i_rx_pre : coverpoint i_rx_pre_tb iff (
    1533                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h81 && i_regf_DTT_tb == 3'd1) 
    1534                                             		{
    1535                                             			bins first_rx_pre = {0};
    1536                                             			//bins second_rx_pre = {1};
    1537                                             		}
    1538                                             
    1539                                             		o_frmcnt_en : coverpoint o_frmcnt_en_tb iff (
    1540                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h81 && i_regf_DTT_tb == 3'd1) 
    1541                                             		{
    1542                                             			bins o_frmcnt_en_0 = {0};
    1543                                             			bins o_frmcnt_en_1 = {1};
    1544                                             		}
    1545                                             
    1546                                             		o_sdahand_pp_od : coverpoint i_sdr_scl_gen_pp_od_tb iff (
    1547                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h81 && i_regf_DTT_tb == 3'd1) 
    1548                                             		{
    1549                                             			//bins o_sdahand_pp_od_0 = {0};
    1550                                             			bins o_sdahand_pp_od_1 = {1};
    1551                                             		}
    1552                                             
    1553                                             		o_frmcnt_Direct_Broadcast_n : coverpoint o_frmcnt_Direct_Broadcast_n_tb iff (
    1554                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h81 && i_regf_DTT_tb == 3'd1) 
    1555                                             		{
    1556                                             			bins o_frmcnt_Direct = {1};
    1557                                             			illegal_bins o_frmcnt_Broadcast = {0};
    1558                                             		}
    1559                                             
    1560                                             		o_regf_wr_en : coverpoint o_regf_wr_en_tb iff (
    1561                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h81 && i_regf_DTT_tb == 3'd1) 
    1562                                             		{
    1563                                             			bins o_regf_wr_en_n = {0};
    1564                                             			illegal_bins o_regf_wr_en = {1};
    1565                                             		}
    1566                                             
    1567                                             		o_regf_rd_en : coverpoint o_regf_rd_en_tb iff (
    1568                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h81 && i_regf_DTT_tb == 3'd1) 
    1569                                             		{
    1570                                             			bins o_regf_rd_en_0 = {0};
    1571                                             			bins o_regf_rd_en_1 = {1};
    1572                                             		}
    1573                                             
    1574                                             		o_regf_addr : coverpoint o_regf_addr_tb iff (
    1575                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h81 && i_regf_DTT_tb == 3'd1 && i_engine_en_tb) 
    1576                                             		{
    1577                                             			bins o_regf_addr_first_location = {first_location + 4};
    1578                                             			bins o_regf_addr_zeros = {first_location - 1};
    1579                                             			ignore_bins last_addres_of_prev_cmd = {first_location + 5} ;
    1580                                             			illegal_bins other_addresses = default ;
    1581                                             		}
    1582                                             
    1583                                             		o_txrx_addr_ccc : coverpoint o_txrx_addr_ccc_tb iff (
    1584                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h81 && i_regf_DTT_tb == 3'd1)
    1585                                             		{
    1586                                             			bins CCC_value = {DISEC_D};
    1587                                             			//ignore_bins others = default ;
    1588                                             		}
    1589                                             
    1590                                             		o_engine_odd : coverpoint o_engine_odd_tb iff (
    1591                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h81 && i_regf_DTT_tb == 3'd1) 
    1592                                             		{
    1593                                             			bins o_engine_odd_0 = {0};
    1594                                             			bins o_engine_odd_1 = {1};
    1595                                             		}
    1596                                             
    1597                                             		o_regf_ERR_STATUS : coverpoint o_regf_ERR_STATUS_tb iff (
    1598                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h81 && i_regf_DTT_tb == 3'd1) 
    1599                                             		{
    1600                                             			bins o_regf_ERR_STATUS_tb = {SUCCESS};
    1601                                             			bins others = default ;
    1602                                             		}
    1603                                             
    1604                                             		o_engine_done : coverpoint o_engine_done_tb iff (
    1605                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h81 && i_regf_DTT_tb == 3'd1) 
    1606                                             		{
    1607                                             			bins o_engine_done_0 = {0};
    1608                                             			bins o_engine_done_1 = {1};
    1609                                             		}
    1610                                             
    1611                                             	endgroup
    1612                                             
    1613                                             
    1614            1                          1     		DISEC_Direct  DISEC_Direct_instance = new();
    1615                                             		
    1616                                             
    1617                                             
    1618                                             
    1619                                             
    1620                                             
    1621                                             
    1622                                             //------------------------------------ seventh GROUP SETMWL_D  -----------------------------------------//
    1623                                             	// for every two rows in the excell sheet corresponds to a covergroup
    1624                                             
    1625                                             	covergroup SETMWL_Direct @(posedge i_sys_clk_tb);
    1626                                             		// coverpoint for operands 
    1627                                             		o_tx_en : coverpoint o_tx_en_tb 
    1628                                             		iff (i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h89 && i_regf_DTT_tb == 3'd2)
    1629                                             		{
    1630                                             			bins tx_en_0 = {0};
    1631                                             			bins tx_en_1 = {1};
    1632                                             		}
    1633                                             
    1634                                             		o_tx_mode_TOC_0 : coverpoint o_tx_mode_tb iff (
    1635                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h89 && i_regf_DTT_tb == 3'd2 && !i_regf_TOC_tb && i_engine_en_tb) 
    1636                                             		{
    1637                                             			bins tx_special_preamble 	  = {special_preamble};
    1638                                             			bins tx_zero 				  = {zero};
    1639                                             			bins tx_seven_zeros 		  = {seven_zeros};
    1640                                             			bins tx_serializing_address   = {serializing_address};
    1641                                             			bins tx_parity_calc 		  = {parity_calc};
    1642                                             			bins tx_one 	 			  = {one};
    1643                                             			bins tx_serializing_byte_port = {serializing_byte_port};
    1644                                             			bins tx_c_token_CRC 		  = {c_token_CRC};
    1645                                             			bins tx_value_CRC			  = {value_CRC};
    1646                                             			bins tx_restart_pattern		  = {restart_pattern};
    1647                                             			illegal_bins tx_exit_pattern  = {exit_pattern}; 
    1648                                             		}
    1649                                             
    1650                                             		o_tx_mode_TOC_1 : coverpoint o_tx_mode_tb iff (
    1651                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h89 && i_regf_DTT_tb == 3'd2 && i_regf_TOC_tb && i_engine_en_tb)
    1652                                             		{
    1653                                             			bins tx_special_preamble 	  = {special_preamble};
    1654                                             			bins tx_zero 				  = {zero};
    1655                                             			bins tx_seven_zeros 		  = {seven_zeros};
    1656                                             			bins tx_serializing_address   = {serializing_address};
    1657                                             			bins tx_parity_calc 		  = {parity_calc};
    1658                                             			bins tx_one 	 			  = {one};
    1659                                             			bins tx_serializing_byte_port = {serializing_byte_port};
    1660                                             			bins tx_c_token_CRC 		  = {c_token_CRC};
    1661                                             			bins tx_value_CRC			  = {value_CRC};
    1662                                             			bins tx_exit_pattern		  = {exit_pattern};
    1663                                             			bins tx_restart_pattern       = {restart_pattern};
    1664                                             		}
    1665                                             		o_sclstall_en : coverpoint o_sclstall_en_tb iff (
    1666                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h89 && i_regf_DTT_tb == 3'd2) 
    1667                                             		{
    1668                                             			bins o_sclstall_en_0 = {0};
    1669                                             			bins o_sclstall_en_1 = {1};
    1670                                             		}
    1671                                             
    1672                                             		o_sclstall_code_TOC_0 : coverpoint i_stall_cycles iff (
    1673                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h89 && i_regf_DTT_tb == 3'd2 && !i_regf_TOC_tb && i_engine_en_tb)
    1674                                             		{
    1675                                             			bins o_stall_cycles_restart = {restart_pattern_stall};
    1676                                             			illegal_bins o_stall_cycles_exit = {exit_pattern_stall};
    1677                                             		}
    1678                                             
    1679                                             		o_sclstall_code_TOC_1 : coverpoint i_stall_cycles iff (
    1680                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h89 && i_regf_DTT_tb == 3'd2 && i_regf_TOC_tb && i_engine_en_tb)
    1681                                             		{
    1682                                             			bins o_stall_cycles_internal_restart = {restart_pattern_stall};
    1683                                             			bins o_stall_cycles_exit = {exit_pattern_stall};
    1684                                             		}
    1685                                             
    1686                                             
    1687                                             		o_rx_en : coverpoint o_rx_en_tb iff (
    1688                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h89 && i_regf_DTT_tb == 3'd2) 
    1689                                             		{
    1690                                             			bins o_rx_en_negedge_0 = {0};
    1691                                             			bins o_rx_en_negedge_1 = {1};
    1692                                             		}
    1693                                             
    1694                                             		o_rx_mode : coverpoint o_rx_mode_tb iff (
    1695                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h89 && i_regf_DTT_tb == 3'd2) 
    1696                                             		{
    1697                                             			bins rx_preamble_rx_mode = {preamble_rx_mode};
    1698                                             			//ignore_bins other_modes_rx = {default} ;
    1699                                             		}
    1700                                             
    1701                                             		i_rx_pre : coverpoint i_rx_pre_tb iff (
    1702                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h89 && i_regf_DTT_tb == 3'd2) 
    1703                                             		{
    1704                                             			bins first_rx_pre  = {0};
    1705                                             			//bins second_rx_pre = {1};
    1706                                             		}
    1707                                             
    1708                                             		o_frmcnt_en : coverpoint o_frmcnt_en_tb iff (
    1709                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h89 && i_regf_DTT_tb == 3'd2) 
    1710                                             		{
    1711                                             			bins o_frmcnt_en_0 = {0};
    1712                                             			bins o_frmcnt_en_1 = {1};
    1713                                             		}
    1714                                             
    1715                                             		o_sdahand_pp_od : coverpoint i_sdr_scl_gen_pp_od_tb iff (
    1716                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h89 && i_regf_DTT_tb == 3'd2) 
    1717                                             		{
    1718                                             			//bins o_sdahand_pp_od_0 = {0};
    1719                                             			bins o_sdahand_pp_od_1 = {1};
    1720                                             		}
    1721                                             
    1722                                             		o_frmcnt_Direct_Broadcast_n : coverpoint o_frmcnt_Direct_Broadcast_n_tb iff (
    1723                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h89 && i_regf_DTT_tb == 3'd2) 
    1724                                             		{
    1725                                             			bins o_frmcnt_Direct = {1};
    1726                                             			illegal_bins o_frmcnt_Broadcast = {0};
    1727                                             		}
    1728                                             
    1729                                             		o_regf_wr_en : coverpoint o_regf_wr_en_tb iff (
    1730                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h89 && i_regf_DTT_tb == 3'd2) 
    1731                                             		{
    1732                                             			bins o_regf_wr_en_n = {0};
    1733                                             			illegal_bins o_regf_wr_en = {1};
    1734                                             		}
    1735                                             
    1736                                             		o_regf_rd_en : coverpoint o_regf_rd_en_tb iff (
    1737                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h89 && i_regf_DTT_tb == 3'd2) 
    1738                                             		{
    1739                                             			bins o_regf_rd_en_0 = {0};
    1740                                             			bins o_regf_rd_en_1 = {1};
    1741                                             		}
    1742                                             
    1743                                             		o_regf_addr : coverpoint o_regf_addr_tb iff (
    1744                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h89 && i_regf_DTT_tb == 3'd2 && i_engine_en_tb) 
    1745                                             		{
    1746                                             			bins o_regf_addr_first_location = {first_location + 4};
    1747                                             			bins o_regf_addr_zeros = {first_location - 1};
    1748                                             			bins o_regf_addr_second_location = {first_location + 5} ;
    1749                                             			illegal_bins other_addresses = default ;
    1750                                             		}
    1751                                             
    1752                                             		o_txrx_addr_ccc : coverpoint o_txrx_addr_ccc_tb iff (
    1753                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h89 && i_regf_DTT_tb == 3'd2)
    1754                                             		{
    1755                                             			bins CCC_value = {SETMWL_D};
    1756                                             			//ignore_bins others = default ;
    1757                                             		}
    1758                                             
    1759                                             		o_engine_odd : coverpoint o_engine_odd_tb iff (
    1760                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h89 && i_regf_DTT_tb == 3'd2) 
    1761                                             		{
    1762                                             			bins o_engine_odd_0 = {0};
    1763                                             			illegal_bins o_engine_odd_1 = {1};
    1764                                             		}
    1765                                             
    1766                                             		o_regf_ERR_STATUS : coverpoint o_regf_ERR_STATUS_tb iff (
    1767                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h89 && i_regf_DTT_tb == 3'd2) 
    1768                                             		{
    1769                                             			bins o_regf_ERR_STATUS_tb = {SUCCESS};
    1770                                             			bins others = default ;
    1771                                             		}
    1772                                             
    1773                                             		o_engine_done : coverpoint o_engine_done_tb iff (
    1774                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h89 && i_regf_DTT_tb == 3'd2) 
    1775                                             		{
    1776                                             			bins o_engine_done_0 = {0};
    1777                                             			bins o_engine_done_1 = {1};
    1778                                             		}
    1779                                             
    1780                                             	endgroup
    1781                                             
    1782                                             
    1783            1                          1     		SETMWL_Direct  SETMWL_Direct_instance = new();
    1784                                             		
    1785                                             
    1786                                             
    1787                                             //------------------------------------ eighth GROUP SETMRL_D  -----------------------------------------//
    1788                                             	// for every two rows in the excell sheet corresponds to a covergroup
    1789                                             
    1790                                             	covergroup SETMRL_Direct @(posedge i_sys_clk_tb);
    1791                                             		// coverpoint for operands 
    1792                                             		o_tx_en : coverpoint o_tx_en_tb 
    1793                                             		iff (i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h8A && i_regf_DTT_tb == 3'd2)
    1794                                             		{
    1795                                             			bins tx_en_0 = {0};
    1796                                             			bins tx_en_1 = {1};
    1797                                             		}
    1798                                             
    1799                                             		o_tx_mode_TOC_0 : coverpoint o_tx_mode_tb iff (
    1800                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h8A && i_regf_DTT_tb == 3'd2 && !i_regf_TOC_tb && i_engine_en_tb) 
    1801                                             		{
    1802                                             			bins tx_special_preamble 	  = {special_preamble};
    1803                                             			bins tx_zero 				  = {zero};
    1804                                             			bins tx_seven_zeros 		  = {seven_zeros};
    1805                                             			bins tx_serializing_address   = {serializing_address};
    1806                                             			bins tx_parity_calc 		  = {parity_calc};
    1807                                             			bins tx_one 	 			  = {one};
    1808                                             			bins tx_serializing_byte_port = {serializing_byte_port};
    1809                                             			bins tx_c_token_CRC 		  = {c_token_CRC};
    1810                                             			bins tx_value_CRC			  = {value_CRC};
    1811                                             			bins tx_restart_pattern		  = {restart_pattern};
    1812                                             			illegal_bins tx_exit_pattern  = {exit_pattern}; 
    1813                                             		}
    1814                                             
    1815                                             		o_tx_mode_TOC_1 : coverpoint o_tx_mode_tb iff (
    1816                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h8A && i_regf_DTT_tb == 3'd2 && i_regf_TOC_tb && i_engine_en_tb)
    1817                                             		{
    1818                                             			bins tx_special_preamble 	  = {special_preamble};
    1819                                             			bins tx_zero 				  = {zero};
    1820                                             			bins tx_seven_zeros 		  = {seven_zeros};
    1821                                             			bins tx_serializing_address   = {serializing_address};
    1822                                             			bins tx_parity_calc 		  = {parity_calc};
    1823                                             			bins tx_one 	 			  = {one};
    1824                                             			bins tx_serializing_byte_port = {serializing_byte_port};
    1825                                             			bins tx_c_token_CRC 		  = {c_token_CRC};
    1826                                             			bins tx_value_CRC			  = {value_CRC};
    1827                                             			bins tx_exit_pattern		  = {exit_pattern};
    1828                                             			bins tx_restart_pattern       = {restart_pattern};
    1829                                             		}
    1830                                             		o_sclstall_en : coverpoint o_sclstall_en_tb iff (
    1831                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h8A && i_regf_DTT_tb == 3'd2) 
    1832                                             		{
    1833                                             			bins o_sclstall_en_0 = {0};
    1834                                             			bins o_sclstall_en_1 = {1};
    1835                                             		}
    1836                                             
    1837                                             		o_sclstall_code_TOC_0 : coverpoint i_stall_cycles iff (
    1838                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h8A && i_regf_DTT_tb == 3'd2 && !i_regf_TOC_tb && i_engine_en_tb)
    1839                                             		{
    1840                                             			bins o_stall_cycles_restart = {restart_pattern_stall};
    1841                                             			illegal_bins o_stall_cycles_exit = {exit_pattern_stall};
    1842                                             		}
    1843                                             
    1844                                             		o_sclstall_code_TOC_1 : coverpoint i_stall_cycles iff (
    1845                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h8A && i_regf_DTT_tb == 3'd2 && i_regf_TOC_tb && i_engine_en_tb)
    1846                                             		{
    1847                                             			bins o_stall_cycles_internal_restart = {restart_pattern_stall};
    1848                                             			bins o_stall_cycles_exit = {exit_pattern_stall};
    1849                                             		}
    1850                                             
    1851                                             
    1852                                             		o_rx_en : coverpoint o_rx_en_tb iff (
    1853                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h8A && i_regf_DTT_tb == 3'd2) 
    1854                                             		{
    1855                                             			bins o_rx_en_negedge_0 = {0};
    1856                                             			bins o_rx_en_negedge_1 = {1};
    1857                                             		}
    1858                                             
    1859                                             		o_rx_mode : coverpoint o_rx_mode_tb iff (
    1860                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h8A && i_regf_DTT_tb == 3'd2) 
    1861                                             		{
    1862                                             			bins rx_preamble_rx_mode = {preamble_rx_mode};
    1863                                             			//ignore_bins other_modes_rx = {default} ;
    1864                                             		}
    1865                                             
    1866                                             		i_rx_pre : coverpoint i_rx_pre_tb iff (
    1867                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h8A && i_regf_DTT_tb == 3'd2) 
    1868                                             		{
    1869                                             			bins first_rx_pre  = {0};
    1870                                             			//bins second_rx_pre = {1};
    1871                                             		}
    1872                                             
    1873                                             		o_frmcnt_en : coverpoint o_frmcnt_en_tb iff (
    1874                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h8A && i_regf_DTT_tb == 3'd2) 
    1875                                             		{
    1876                                             			bins o_frmcnt_en_0 = {0};
    1877                                             			bins o_frmcnt_en_1 = {1};
    1878                                             		}
    1879                                             
    1880                                             		o_sdahand_pp_od : coverpoint i_sdr_scl_gen_pp_od_tb iff (
    1881                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h8A && i_regf_DTT_tb == 3'd2) 
    1882                                             		{
    1883                                             			//bins o_sdahand_pp_od_0 = {0};
    1884                                             			bins o_sdahand_pp_od_1 = {1};
    1885                                             		}
    1886                                             
    1887                                             		o_frmcnt_Direct_Broadcast_n : coverpoint o_frmcnt_Direct_Broadcast_n_tb iff (
    1888                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h8A && i_regf_DTT_tb == 3'd2) 
    1889                                             		{
    1890                                             			bins o_frmcnt_Direct = {1};
    1891                                             			illegal_bins o_frmcnt_Broadcast = {0};
    1892                                             		}
    1893                                             
    1894                                             		o_regf_wr_en : coverpoint o_regf_wr_en_tb iff (
    1895                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h8A && i_regf_DTT_tb == 3'd2) 
    1896                                             		{
    1897                                             			bins o_regf_wr_en_n = {0};
    1898                                             			illegal_bins o_regf_wr_en = {1};
    1899                                             		}
    1900                                             
    1901                                             		o_regf_rd_en : coverpoint o_regf_rd_en_tb iff (
    1902                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h8A && i_regf_DTT_tb == 3'd2) 
    1903                                             		{
    1904                                             			bins o_regf_rd_en_0 = {0};
    1905                                             			bins o_regf_rd_en_1 = {1};
    1906                                             		}
    1907                                             
    1908                                             		o_regf_addr : coverpoint o_regf_addr_tb iff (
    1909                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h8A && i_regf_DTT_tb == 3'd2 && i_engine_en_tb) 
    1910                                             		{
    1911                                             			bins o_regf_addr_first_location = {first_location + 4};
    1912                                             			bins o_regf_addr_zeros = {first_location - 1};
    1913                                             			bins o_regf_addr_second_location = {first_location + 5} ;
    1914                                             			illegal_bins other_addresses = default ;
    1915                                             		}
    1916                                             
    1917                                             		o_txrx_addr_ccc : coverpoint o_txrx_addr_ccc_tb iff (
    1918                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h8A && i_regf_DTT_tb == 3'd2)
    1919                                             		{
    1920                                             			bins CCC_value = {SETMRL_D};
    1921                                             			//ignore_bins others = default ;
    1922                                             		}
    1923                                             
    1924                                             		o_engine_odd : coverpoint o_engine_odd_tb iff (
    1925                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h8A && i_regf_DTT_tb == 3'd2) 
    1926                                             		{
    1927                                             			bins o_engine_odd_0 = {0};
    1928                                             			illegal_bins o_engine_odd_1 = {1};
    1929                                             		}
    1930                                             
    1931                                             		o_regf_ERR_STATUS : coverpoint o_regf_ERR_STATUS_tb iff (
    1932                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h8A && i_regf_DTT_tb == 3'd2) 
    1933                                             		{
    1934                                             			bins o_regf_ERR_STATUS_tb = {SUCCESS};
    1935                                             			bins others = default ;
    1936                                             		}
    1937                                             
    1938                                             		o_engine_done : coverpoint o_engine_done_tb iff (
    1939                                             			i_regf_CMD_ATTR_tb  == 3'd1 && i_regf_CMD_tb == 8'h8A && i_regf_DTT_tb == 3'd2) 
    1940                                             		{
    1941                                             			bins o_engine_done_0 = {0};
    1942                                             			bins o_engine_done_1 = {1};
    1943                                             		}
    1944                                             
    1945                                             	endgroup
    1946                                             
    1947                                             
    1948            1                          1     		SETMRL_Direct  SETMRL_Direct_instance = new();
    1949                                             
    1950                                             
    1951                                             
    1952                                             
    1953                                             
    1954                                             
    1955                                             
    1956                                             
    1957                                             
    1958                                             
    1959                                             
    1960                                             
    1961                                             
    1962                                             
    1963                                             
    1964                                             
    1965                                             
    1966                                             
    1967                                             
    1968                                             
    1969                                             
    1970                                             
    1971                                             
    1972                                             
    1973                                             
    1974                                             
    1975                                             
    1976                                             
    1977                                             
    1978                                             
    1979                                             
    1980                                             
    1981                                             
    1982                                             
    1983                                             
    1984                                             
    1985                                             
    1986                                             //////////////////////////////////////////////////////// DIRECT GET /////////////////////////////////////////////////
    1987                                             
    1988                                             	//----------------------------------------------- ninth GROUP GETMWL_D ----------------------------------------//
    1989                                             
    1990                                             	covergroup GETMWL_Direct @(negedge i_sys_clk_tb);
    1991                                             		// coverpoint for operands 
    1992                                             		o_tx_en : coverpoint o_tx_en_tb iff (
    1993                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h8B && i_regf_DBP_tb == 0 && i_regf_DATA_LEN_tb == 2) 
    1994                                             		{
    1995                                             			bins tx_en_0 = {0};
    1996                                             			bins tx_en_1 = {1};
    1997                                             		}
    1998                                             
    1999                                             		o_tx_mode_TOC_0 : coverpoint o_tx_mode_tb iff (
    2000                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h8B && !i_regf_DBP_tb && i_regf_DATA_LEN_tb == 2 && !i_regf_TOC_tb && i_engine_en_tb) 
    2001                                             		{
    2002                                             			bins tx_special_preamble 	  = {special_preamble};
    2003                                             			bins tx_zero 				  = {zero};
    2004                                             			bins tx_seven_zeros 		  = {seven_zeros};
    2005                                             			bins tx_serializing_address   = {serializing_address};
    2006                                             			bins tx_parity_calc 		  = {parity_calc};
    2007                                             			bins tx_one 	 			  = {one};
    2008                                             			bins tx_serializing_byte_port = {serializing_byte_port};
    2009                                             			bins tx_c_token_CRC 		  = {c_token_CRC};
    2010                                             			bins tx_value_CRC			  = {value_CRC};
    2011                                             			bins tx_restart_pattern		  = {restart_pattern};
    2012                                             			illegal_bins tx_exit_pattern  = {exit_pattern};
    2013                                             		}
    2014                                             
    2015                                             		o_tx_mode_TOC_1 : coverpoint o_tx_mode_tb iff (
    2016                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h8B && !i_regf_DBP_tb && i_regf_DATA_LEN_tb == 2 && i_regf_TOC_tb && i_engine_en_tb ) 
    2017                                             		{
    2018                                             			bins tx_special_preamble 	  = {special_preamble};
    2019                                             			bins tx_zero 				  = {zero};
    2020                                             			bins tx_seven_zeros 		  = {seven_zeros};
    2021                                             			bins tx_serializing_address   = {serializing_address};
    2022                                             			bins tx_parity_calc 		  = {parity_calc};
    2023                                             			bins tx_one 	 			  = {one};
    2024                                             			bins tx_serializing_byte_port = {serializing_byte_port};
    2025                                             			bins tx_c_token_CRC 		  = {c_token_CRC};
    2026                                             			bins tx_value_CRC			  = {value_CRC};
    2027                                             			bins tx_exit_pattern		  = {exit_pattern};
    2028                                             			bins tx_restart_pattern       = {restart_pattern};
    2029                                             		}
    2030                                             		o_sclstall_en : coverpoint o_sclstall_en_tb iff (
    2031                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h8B && !i_regf_DBP_tb && i_regf_DATA_LEN_tb == 2 && i_engine_en_tb)
    2032                                             		{
    2033                                             			bins o_sclstall_en_0 = {0};
    2034                                             			bins o_sclstall_en_1 = {1};
    2035                                             		}
    2036                                             
    2037                                             		o_sclstall_code_TOC_0 : coverpoint i_stall_cycles iff (
    2038                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h8B && !i_regf_TOC_tb && !i_regf_DBP_tb && i_regf_DATA_LEN_tb == 2 && i_engine_en_tb)
    2039                                             		{
    2040                                             			bins o_stall_cycles_restart = {restart_pattern_stall};
    2041                                             			illegal_bins o_stall_cycles_exit = {exit_pattern_stall};
    2042                                             		}
    2043                                             
    2044                                             		o_sclstall_code_TOC_1 : coverpoint i_stall_cycles iff (
    2045                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h8B && i_regf_TOC_tb && !i_regf_DBP_tb && i_regf_DATA_LEN_tb == 2 && i_engine_en_tb)
    2046                                             		{
    2047                                             			bins o_stall_cycles_restart = {restart_pattern_stall};
    2048                                             			bins o_stall_cycles_exit = {exit_pattern_stall};
    2049                                             		}
    2050                                             
    2051                                             		o_rx_en : coverpoint o_rx_en_tb iff (
    2052                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h8B && !i_regf_DBP_tb && i_regf_DATA_LEN_tb == 2) 
    2053                                             		{
    2054                                             			bins o_rx_en_negedge_0 = {0};
    2055                                             			bins o_rx_en_negedge_1 = {1};
    2056                                             		}
    2057                                             
    2058                                             		o_rx_mode : coverpoint o_rx_mode_tb iff (
    2059                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h8B && !i_regf_DBP_tb && i_regf_DATA_LEN_tb == 2)
    2060                                             		{
    2061                                             			bins rx_preamble_rx_mode   = {preamble_rx_mode};
    2062                                             			bins rx_deserializing_byte = {deserializing_byte};
    2063                                             			bins rx_parity_check       = {parity_check};
    2064                                             			bins rx_check_c_token_CRC  = {check_c_token_CRC};
    2065                                             			bins rx_check_value_CRC    = {check_value_CRC};
    2066                                             		}
    2067                                             
    2068                                             		i_rx_pre : coverpoint i_rx_pre_tb iff (
    2069                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h8B && !i_regf_DBP_tb && i_regf_DATA_LEN_tb == 2)
    2070                                             		{
    2071                                             			bins first_word_rx_pre = {0};
    2072                                             			illegal_bins second_word_rx_pre = {1};
    2073                                             		}
    2074                                             
    2075                                             		o_frmcnt_en : coverpoint o_frmcnt_en_tb iff (
    2076                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h8B && !i_regf_DBP_tb  && i_regf_DATA_LEN_tb == 2)
    2077                                             		{
    2078                                             			bins o_frmcnt_en_0 = {0};
    2079                                             			bins o_frmcnt_en_1 = {1};
    2080                                             		}
    2081                                             
    2082                                             		o_sdahand_pp_od : coverpoint i_sdr_scl_gen_pp_od_tb iff (
    2083                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h8B && !i_regf_DBP_tb  && i_regf_DATA_LEN_tb == 2) 
    2084                                             		{
    2085                                             			//bins o_sdahand_pp_od_0 = {0};
    2086                                             			bins o_sdahand_pp_od_1 = {1};
    2087                                             		}
    2088                                             
    2089                                             		o_frmcnt_Direct_Broadcast_n : coverpoint o_frmcnt_Direct_Broadcast_n_tb iff (
    2090                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h8B && !i_regf_DBP_tb  && i_regf_DATA_LEN_tb == 2) 
    2091                                             		{
    2092                                             			bins Direct_flag = {1};
    2093                                             			illegal_bins Broadcast_flag = {0};
    2094                                             		}
    2095                                             
    2096                                             		o_regf_wr_en : coverpoint o_regf_wr_en_tb iff (
    2097                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h8B && !i_regf_DBP_tb  && i_regf_DATA_LEN_tb == 2) 
    2098                                             		{
    2099                                             			bins o_regf_wr_en_n = {0};
    2100                                             			bins o_regf_wr_en = {1};
    2101                                             		}
    2102                                             
    2103                                             		o_regf_rd_en : coverpoint o_regf_rd_en_tb iff (
    2104                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h8B && !i_regf_DBP_tb  && i_regf_DATA_LEN_tb == 2) 
    2105                                             		{
    2106                                             			bins o_regf_rd_en_0 = {0};
    2107                                             			bins o_regf_rd_en_1 = {1};
    2108                                             		}
    2109                                             
    2110                                             		o_regf_addr : coverpoint o_regf_addr_tb iff (
    2111                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h8B && !i_regf_DBP_tb  && i_regf_DATA_LEN_tb == 2) 
    2112                                             		{
    2113                                             			bins o_regf_addr_first_location = {first_location + 8};
    2114                                             			bins o_regf_addr_second_location = {first_location + 9};
    2115                                             			bins o_regf_addr_zeros = {first_location-1};
    2116                                             			illegal_bins other_addresses = default ;
    2117                                             		}
    2118                                             
    2119                                             		o_txrx_addr_ccc : coverpoint o_txrx_addr_ccc_tb iff (
    2120                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h8B && !i_regf_DBP_tb  && i_regf_DATA_LEN_tb == 2) 
    2121                                             		{
    2122                                             			bins CCC_value = {GETMWL_D};
    2123                                             			bins target_address = {[9:40]};
    2124                                             			//illegal_bins others = default ;
    2125                                             		}
    2126                                             
    2127                                             		o_engine_odd : coverpoint o_engine_odd_tb iff (
    2128                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h8B && !i_regf_DBP_tb  && i_regf_DATA_LEN_tb == 2) 
    2129                                             		{
    2130                                             			bins o_engine_odd_0 = {0};
    2131                                             			illegal_bins o_engine_odd_1 = {1};
    2132                                             		}
    2133                                             
    2134                                             		o_regf_ERR_STATUS : coverpoint o_regf_ERR_STATUS_tb iff (
    2135                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h8B && !i_regf_DBP_tb && i_regf_DATA_LEN_tb == 2) 
    2136                                             		{
    2137                                             			bins o_regf_ERR_STATUS_tb = {SUCCESS};
    2138                                             			//illegal_bins others = default ;
    2139                                             		}
    2140                                             		o_engine_done : coverpoint o_engine_done_tb iff (
    2141                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h8B && !i_regf_DBP_tb && i_regf_DATA_LEN_tb == 2) 
    2142                                             		{
    2143                                             			bins o_engine_done_0 = {0};
    2144                                             			bins o_engine_done_1 = {1};
    2145                                             		}
    2146                                             
    2147                                             	endgroup
    2148                                             
    2149            1                          1     	GETMWL_Direct  GETMWL_Direct_instance = new();
    2150                                             
    2151                                             
    2152                                             
    2153                                             
    2154                                             
    2155                                             
    2156                                             //----------------------------------------------- tenth GROUP GETMRL_D ----------------------------------------//
    2157                                             
    2158                                             	covergroup GETMRL_Direct @(negedge i_sys_clk_tb);
    2159                                             		// coverpoint for operands 
    2160                                             		o_tx_en : coverpoint o_tx_en_tb iff (
    2161                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h8C && i_regf_DBP_tb == 0 && i_regf_DATA_LEN_tb == 2) 
    2162                                             		{
    2163                                             			bins tx_en_0 = {0};
    2164                                             			bins tx_en_1 = {1};
    2165                                             		}
    2166                                             
    2167                                             		o_tx_mode_TOC_0 : coverpoint o_tx_mode_tb iff (
    2168                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h8C && !i_regf_DBP_tb && i_regf_DATA_LEN_tb == 2 && !i_regf_TOC_tb && i_engine_en_tb) 
    2169                                             		{
    2170                                             			bins tx_special_preamble 	  = {special_preamble};
    2171                                             			bins tx_zero 				  = {zero};
    2172                                             			bins tx_seven_zeros 		  = {seven_zeros};
    2173                                             			bins tx_serializing_address   = {serializing_address};
    2174                                             			bins tx_parity_calc 		  = {parity_calc};
    2175                                             			bins tx_one 	 			  = {one};
    2176                                             			bins tx_serializing_byte_port = {serializing_byte_port};
    2177                                             			bins tx_c_token_CRC 		  = {c_token_CRC};
    2178                                             			bins tx_value_CRC			  = {value_CRC};
    2179                                             			bins tx_restart_pattern		  = {restart_pattern};
    2180                                             			illegal_bins tx_exit_pattern  = {exit_pattern};
    2181                                             		}
    2182                                             
    2183                                             		o_tx_mode_TOC_1 : coverpoint o_tx_mode_tb iff (
    2184                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h8C && !i_regf_DBP_tb && i_regf_DATA_LEN_tb == 2 && i_regf_TOC_tb && i_engine_en_tb ) 
    2185                                             		{
    2186                                             			bins tx_special_preamble 	  = {special_preamble};
    2187                                             			bins tx_zero 				  = {zero};
    2188                                             			bins tx_seven_zeros 		  = {seven_zeros};
    2189                                             			bins tx_serializing_address   = {serializing_address};
    2190                                             			bins tx_parity_calc 		  = {parity_calc};
    2191                                             			bins tx_one 	 			  = {one};
    2192                                             			bins tx_serializing_byte_port = {serializing_byte_port};
    2193                                             			bins tx_c_token_CRC 		  = {c_token_CRC};
    2194                                             			bins tx_value_CRC			  = {value_CRC};
    2195                                             			bins tx_exit_pattern		  = {exit_pattern};
    2196                                             			bins tx_restart_pattern       = {restart_pattern};
    2197                                             		}
    2198                                             		o_sclstall_en : coverpoint o_sclstall_en_tb iff (
    2199                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h8C && !i_regf_DBP_tb && i_regf_DATA_LEN_tb == 2 && i_engine_en_tb)
    2200                                             		{
    2201                                             			bins o_sclstall_en_0 = {0};
    2202                                             			bins o_sclstall_en_1 = {1};
    2203                                             		}
    2204                                             
    2205                                             		o_sclstall_code_TOC_0 : coverpoint i_stall_cycles iff (
    2206                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h8C && !i_regf_TOC_tb && !i_regf_DBP_tb && i_regf_DATA_LEN_tb == 2 && i_engine_en_tb)
    2207                                             		{
    2208                                             			bins o_stall_cycles_restart = {restart_pattern_stall};
    2209                                             			illegal_bins o_stall_cycles_exit = {exit_pattern_stall};
    2210                                             		}
    2211                                             
    2212                                             		o_sclstall_code_TOC_1 : coverpoint i_stall_cycles iff (
    2213                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h8C && i_regf_TOC_tb && !i_regf_DBP_tb && i_regf_DATA_LEN_tb == 2 && i_engine_en_tb)
    2214                                             		{
    2215                                             			bins o_stall_cycles_restart = {restart_pattern_stall};
    2216                                             			bins o_stall_cycles_exit = {exit_pattern_stall};
    2217                                             		}
    2218                                             
    2219                                             		o_rx_en : coverpoint o_rx_en_tb iff (
    2220                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h8C && !i_regf_DBP_tb && i_regf_DATA_LEN_tb == 2) 
    2221                                             		{
    2222                                             			bins o_rx_en_negedge_0 = {0};
    2223                                             			bins o_rx_en_negedge_1 = {1};
    2224                                             		}
    2225                                             
    2226                                             		o_rx_mode : coverpoint o_rx_mode_tb iff (
    2227                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h8C && !i_regf_DBP_tb && i_regf_DATA_LEN_tb == 2)
    2228                                             		{
    2229                                             			bins rx_preamble_rx_mode   = {preamble_rx_mode};
    2230                                             			bins rx_deserializing_byte = {deserializing_byte};
    2231                                             			bins rx_parity_check       = {parity_check};
    2232                                             			bins rx_check_c_token_CRC  = {check_c_token_CRC};
    2233                                             			bins rx_check_value_CRC    = {check_value_CRC};
    2234                                             		}
    2235                                             
    2236                                             		i_rx_pre : coverpoint i_rx_pre_tb iff (
    2237                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h8C && !i_regf_DBP_tb && i_regf_DATA_LEN_tb == 2)
    2238                                             		{
    2239                                             			bins first_word_rx_pre = {0};
    2240                                             			illegal_bins second_word_rx_pre = {1};
    2241                                             		}
    2242                                             
    2243                                             		o_frmcnt_en : coverpoint o_frmcnt_en_tb iff (
    2244                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h8C && !i_regf_DBP_tb  && i_regf_DATA_LEN_tb == 2)
    2245                                             		{
    2246                                             			bins o_frmcnt_en_0 = {0};
    2247                                             			bins o_frmcnt_en_1 = {1};
    2248                                             		}
    2249                                             
    2250                                             		o_sdahand_pp_od : coverpoint i_sdr_scl_gen_pp_od_tb iff (
    2251                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h8C && !i_regf_DBP_tb  && i_regf_DATA_LEN_tb == 2) 
    2252                                             		{
    2253                                             			//bins o_sdahand_pp_od_0 = {0};
    2254                                             			bins o_sdahand_pp_od_1 = {1};
    2255                                             		}
    2256                                             
    2257                                             		o_frmcnt_Direct_Broadcast_n : coverpoint o_frmcnt_Direct_Broadcast_n_tb iff (
    2258                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h8C && !i_regf_DBP_tb  && i_regf_DATA_LEN_tb == 2) 
    2259                                             		{
    2260                                             			bins Direct_flag = {1};
    2261                                             			illegal_bins Broadcast_flag = {0};
    2262                                             		}
    2263                                             
    2264                                             		o_regf_wr_en : coverpoint o_regf_wr_en_tb iff (
    2265                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h8C && !i_regf_DBP_tb  && i_regf_DATA_LEN_tb == 2) 
    2266                                             		{
    2267                                             			bins o_regf_wr_en_n = {0};
    2268                                             			bins o_regf_wr_en = {1};
    2269                                             		}
    2270                                             
    2271                                             		o_regf_rd_en : coverpoint o_regf_rd_en_tb iff (
    2272                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h8C && !i_regf_DBP_tb  && i_regf_DATA_LEN_tb == 2) 
    2273                                             		{
    2274                                             			bins o_regf_rd_en_0 = {0};
    2275                                             			bins o_regf_rd_en_1 = {1};
    2276                                             		}
    2277                                             
    2278                                             		o_regf_addr : coverpoint o_regf_addr_tb iff (
    2279                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h8C && !i_regf_DBP_tb  && i_regf_DATA_LEN_tb == 2) 
    2280                                             		{
    2281                                             			bins o_regf_addr_first_location = {first_location + 8};
    2282                                             			bins o_regf_addr_second_location = {first_location + 9};
    2283                                             			bins o_regf_addr_zeros = {first_location-1};
    2284                                             			illegal_bins other_addresses = default ;
    2285                                             		}
    2286                                             
    2287                                             		o_txrx_addr_ccc : coverpoint o_txrx_addr_ccc_tb iff (
    2288                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h8C && !i_regf_DBP_tb  && i_regf_DATA_LEN_tb == 2) 
    2289                                             		{
    2290                                             			bins CCC_value = {GETMRL_D};
    2291                                             			bins target_address = {[9:40]};
    2292                                             			//illegal_bins others = default ;
    2293                                             		}
    2294                                             
    2295                                             		o_engine_odd : coverpoint o_engine_odd_tb iff (
    2296                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h8C && !i_regf_DBP_tb  && i_regf_DATA_LEN_tb == 2) 
    2297                                             		{
    2298                                             			bins o_engine_odd_0 = {0};
    2299                                             			illegal_bins o_engine_odd_1 = {1};
    2300                                             		}
    2301                                             
    2302                                             		o_regf_ERR_STATUS : coverpoint o_regf_ERR_STATUS_tb iff (
    2303                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h8C && !i_regf_DBP_tb && i_regf_DATA_LEN_tb == 2) 
    2304                                             		{
    2305                                             			bins o_regf_ERR_STATUS_tb = {SUCCESS};
    2306                                             			//illegal_bins others = default ;
    2307                                             		}
    2308                                             		o_engine_done : coverpoint o_engine_done_tb iff (
    2309                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h8C && !i_regf_DBP_tb && i_regf_DATA_LEN_tb == 2) 
    2310                                             		{
    2311                                             			bins o_engine_done_0 = {0};
    2312                                             			bins o_engine_done_1 = {1};
    2313                                             		}
    2314                                             
    2315                                             	endgroup
    2316                                             
    2317            1                          1     	GETMRL_Direct  GETMRL_Direct_instance = new();
    2318                                             
    2319                                             
    2320                                             
    2321                                             
    2322                                             	//----------------------------------------------- eleventh GROUP GETSTATUS_D ----------------------------------------//
    2323                                             
    2324                                             	covergroup GETSTATUS_Direct @(negedge i_sys_clk_tb);
    2325                                             		// coverpoint for operands 
    2326                                             		o_tx_en : coverpoint o_tx_en_tb iff (
    2327                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h90 && i_regf_DBP_tb == 0 && i_regf_DATA_LEN_tb == 2) 
    2328                                             		{
    2329                                             			bins tx_en_0 = {0};
    2330                                             			bins tx_en_1 = {1};
    2331                                             		}
    2332                                             
    2333                                             		o_tx_mode_TOC_0 : coverpoint o_tx_mode_tb iff (
    2334                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h90 && !i_regf_DBP_tb && i_regf_DATA_LEN_tb == 2 && !i_regf_TOC_tb && i_engine_en_tb) 
    2335                                             		{
    2336                                             			bins tx_special_preamble 	  = {special_preamble};
    2337                                             			bins tx_zero 				  = {zero};
    2338                                             			bins tx_seven_zeros 		  = {seven_zeros};
    2339                                             			bins tx_serializing_address   = {serializing_address};
    2340                                             			bins tx_parity_calc 		  = {parity_calc};
    2341                                             			bins tx_one 	 			  = {one};
    2342                                             			bins tx_serializing_byte_port = {serializing_byte_port};
    2343                                             			bins tx_c_token_CRC 		  = {c_token_CRC};
    2344                                             			bins tx_value_CRC			  = {value_CRC};
    2345                                             			bins tx_restart_pattern		  = {restart_pattern};
    2346                                             			illegal_bins tx_exit_pattern  = {exit_pattern};
    2347                                             		}
    2348                                             
    2349                                             		o_tx_mode_TOC_1 : coverpoint o_tx_mode_tb iff (
    2350                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h90 && !i_regf_DBP_tb && i_regf_DATA_LEN_tb == 2 && i_regf_TOC_tb && i_engine_en_tb ) 
    2351                                             		{
    2352                                             			bins tx_special_preamble 	  = {special_preamble};
    2353                                             			bins tx_zero 				  = {zero};
    2354                                             			bins tx_seven_zeros 		  = {seven_zeros};
    2355                                             			bins tx_serializing_address   = {serializing_address};
    2356                                             			bins tx_parity_calc 		  = {parity_calc};
    2357                                             			bins tx_one 	 			  = {one};
    2358                                             			bins tx_serializing_byte_port = {serializing_byte_port};
    2359                                             			bins tx_c_token_CRC 		  = {c_token_CRC};
    2360                                             			bins tx_value_CRC			  = {value_CRC};
    2361                                             			bins tx_exit_pattern		  = {exit_pattern};
    2362                                             			bins tx_restart_pattern       = {restart_pattern};
    2363                                             		}
    2364                                             		o_sclstall_en : coverpoint o_sclstall_en_tb iff (
    2365                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h90 && !i_regf_DBP_tb && i_regf_DATA_LEN_tb == 2 && i_engine_en_tb)
    2366                                             		{
    2367                                             			bins o_sclstall_en_0 = {0};
    2368                                             			bins o_sclstall_en_1 = {1};
    2369                                             		}
    2370                                             
    2371                                             		o_sclstall_code_TOC_0 : coverpoint i_stall_cycles iff (
    2372                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h90 && !i_regf_TOC_tb && !i_regf_DBP_tb && i_regf_DATA_LEN_tb == 2 && i_engine_en_tb)
    2373                                             		{
    2374                                             			bins o_stall_cycles_restart = {restart_pattern_stall};
    2375                                             			illegal_bins o_stall_cycles_exit = {exit_pattern_stall};
    2376                                             		}
    2377                                             
    2378                                             		o_sclstall_code_TOC_1 : coverpoint i_stall_cycles iff (
    2379                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h90 && i_regf_TOC_tb && !i_regf_DBP_tb && i_regf_DATA_LEN_tb == 2 && i_engine_en_tb)
    2380                                             		{
    2381                                             			bins o_stall_cycles_restart = {restart_pattern_stall};
    2382                                             			bins o_stall_cycles_exit = {exit_pattern_stall};
    2383                                             		}
    2384                                             
    2385                                             		o_rx_en : coverpoint o_rx_en_tb iff (
    2386                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h90 && !i_regf_DBP_tb && i_regf_DATA_LEN_tb == 2) 
    2387                                             		{
    2388                                             			bins o_rx_en_negedge_0 = {0};
    2389                                             			bins o_rx_en_negedge_1 = {1};
    2390                                             		}
    2391                                             
    2392                                             		o_rx_mode : coverpoint o_rx_mode_tb iff (
    2393                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h90 && !i_regf_DBP_tb && i_regf_DATA_LEN_tb == 2)
    2394                                             		{
    2395                                             			bins rx_preamble_rx_mode   = {preamble_rx_mode};
    2396                                             			bins rx_deserializing_byte = {deserializing_byte};
    2397                                             			bins rx_parity_check       = {parity_check};
    2398                                             			bins rx_check_c_token_CRC  = {check_c_token_CRC};
    2399                                             			bins rx_check_value_CRC    = {check_value_CRC};
    2400                                             		}
    2401                                             
    2402                                             		i_rx_pre : coverpoint i_rx_pre_tb iff (
    2403                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h90 && !i_regf_DBP_tb && i_regf_DATA_LEN_tb == 2)
    2404                                             		{
    2405                                             			bins first_word_rx_pre = {0};
    2406                                             			illegal_bins second_word_rx_pre = {1};
    2407                                             		}
    2408                                             
    2409                                             		o_frmcnt_en : coverpoint o_frmcnt_en_tb iff (
    2410                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h90 && !i_regf_DBP_tb  && i_regf_DATA_LEN_tb == 2)
    2411                                             		{
    2412                                             			bins o_frmcnt_en_0 = {0};
    2413                                             			bins o_frmcnt_en_1 = {1};
    2414                                             		}
    2415                                             
    2416                                             		o_sdahand_pp_od : coverpoint i_sdr_scl_gen_pp_od_tb iff (
    2417                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h90 && !i_regf_DBP_tb  && i_regf_DATA_LEN_tb == 2) 
    2418                                             		{
    2419                                             			//bins o_sdahand_pp_od_0 = {0};
    2420                                             			bins o_sdahand_pp_od_1 = {1};
    2421                                             		}
    2422                                             
    2423                                             		o_frmcnt_Direct_Broadcast_n : coverpoint o_frmcnt_Direct_Broadcast_n_tb iff (
    2424                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h90 && !i_regf_DBP_tb  && i_regf_DATA_LEN_tb == 2) 
    2425                                             		{
    2426                                             			bins Direct_flag = {1};
    2427                                             			illegal_bins Broadcast_flag = {0};
    2428                                             		}
    2429                                             
    2430                                             		o_regf_wr_en : coverpoint o_regf_wr_en_tb iff (
    2431                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h90 && !i_regf_DBP_tb  && i_regf_DATA_LEN_tb == 2) 
    2432                                             		{
    2433                                             			bins o_regf_wr_en_n = {0};
    2434                                             			bins o_regf_wr_en = {1};
    2435                                             		}
    2436                                             
    2437                                             		o_regf_rd_en : coverpoint o_regf_rd_en_tb iff (
    2438                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h90 && !i_regf_DBP_tb  && i_regf_DATA_LEN_tb == 2) 
    2439                                             		{
    2440                                             			bins o_regf_rd_en_0 = {0};
    2441                                             			bins o_regf_rd_en_1 = {1};
    2442                                             		}
    2443                                             
    2444                                             		o_regf_addr : coverpoint o_regf_addr_tb iff (
    2445                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h90 && !i_regf_DBP_tb  && i_regf_DATA_LEN_tb == 2) 
    2446                                             		{
    2447                                             			bins o_regf_addr_first_location = {first_location + 8};
    2448                                             			bins o_regf_addr_second_location = {first_location + 9};
    2449                                             			bins o_regf_addr_zeros = {first_location-1};
    2450                                             			illegal_bins other_addresses = default ;
    2451                                             		}
    2452                                             
    2453                                             		o_txrx_addr_ccc : coverpoint o_txrx_addr_ccc_tb iff (
    2454                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h90 && !i_regf_DBP_tb  && i_regf_DATA_LEN_tb == 2) 
    2455                                             		{
    2456                                             			bins CCC_value = {GETSTATUS_D};
    2457                                             			bins target_address = {[9:40]};
    2458                                             			//illegal_bins others = default ;
    2459                                             		}
    2460                                             
    2461                                             		o_engine_odd : coverpoint o_engine_odd_tb iff (
    2462                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h90 && !i_regf_DBP_tb  && i_regf_DATA_LEN_tb == 2) 
    2463                                             		{
    2464                                             			bins o_engine_odd_0 = {0};
    2465                                             			illegal_bins o_engine_odd_1 = {1};
    2466                                             		}
    2467                                             
    2468                                             		o_regf_ERR_STATUS : coverpoint o_regf_ERR_STATUS_tb iff (
    2469                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h90 && !i_regf_DBP_tb && i_regf_DATA_LEN_tb == 2) 
    2470                                             		{
    2471                                             			bins o_regf_ERR_STATUS_tb = {SUCCESS};
    2472                                             			//illegal_bins others = default ;
    2473                                             		}
    2474                                             		o_engine_done : coverpoint o_engine_done_tb iff (
    2475                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h90 && !i_regf_DBP_tb && i_regf_DATA_LEN_tb == 2) 
    2476                                             		{
    2477                                             			bins o_engine_done_0 = {0};
    2478                                             			bins o_engine_done_1 = {1};
    2479                                             		}
    2480                                             
    2481                                             	endgroup
    2482                                             
    2483            1                          1     	GETSTATUS_Direct  GETSTATUS_Direct_instance = new();
    2484                                             
    2485                                             
    2486                                             	//----------------------------------------------- twelvth GROUP GETBCR_D ----------------------------------------//
    2487                                             
    2488                                             	covergroup GETBCR_Direct @(negedge i_sys_clk_tb);
    2489                                             		// coverpoint for operands 
    2490                                             		o_tx_en : coverpoint o_tx_en_tb iff (
    2491                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h8E && i_regf_DBP_tb == 0 && i_regf_DATA_LEN_tb == 1) 
    2492                                             		{
    2493                                             			bins tx_en_0 = {0};
    2494                                             			bins tx_en_1 = {1};
    2495                                             		}
    2496                                             
    2497                                             		o_tx_mode_TOC_0 : coverpoint o_tx_mode_tb iff (
    2498                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h8E && !i_regf_DBP_tb && i_regf_DATA_LEN_tb == 1 && !i_regf_TOC_tb && i_engine_en_tb) 
    2499                                             		{
    2500                                             			bins tx_special_preamble 	  = {special_preamble};
    2501                                             			bins tx_zero 				  = {zero};
    2502                                             			bins tx_seven_zeros 		  = {seven_zeros};
    2503                                             			bins tx_serializing_address   = {serializing_address};
    2504                                             			bins tx_parity_calc 		  = {parity_calc};
    2505                                             			bins tx_one 	 			  = {one};
    2506                                             			bins tx_serializing_byte_port = {serializing_byte_port};
    2507                                             			bins tx_c_token_CRC 		  = {c_token_CRC};
    2508                                             			bins tx_value_CRC			  = {value_CRC};
    2509                                             			bins tx_restart_pattern		  = {restart_pattern};
    2510                                             			illegal_bins tx_exit_pattern  = {exit_pattern};
    2511                                             		}
    2512                                             
    2513                                             		o_tx_mode_TOC_1 : coverpoint o_tx_mode_tb iff (
    2514                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h8E && !i_regf_DBP_tb && i_regf_DATA_LEN_tb == 1 && i_regf_TOC_tb && i_engine_en_tb ) 
    2515                                             		{
    2516                                             			bins tx_special_preamble 	  = {special_preamble};
    2517                                             			bins tx_zero 				  = {zero};
    2518                                             			bins tx_seven_zeros 		  = {seven_zeros};
    2519                                             			bins tx_serializing_address   = {serializing_address};
    2520                                             			bins tx_parity_calc 		  = {parity_calc};
    2521                                             			bins tx_one 	 			  = {one};
    2522                                             			bins tx_serializing_byte_port = {serializing_byte_port};
    2523                                             			bins tx_c_token_CRC 		  = {c_token_CRC};
    2524                                             			bins tx_value_CRC			  = {value_CRC};
    2525                                             			bins tx_exit_pattern		  = {exit_pattern};
    2526                                             			bins tx_restart_pattern       = {restart_pattern};
    2527                                             		}
    2528                                             		o_sclstall_en : coverpoint o_sclstall_en_tb iff (
    2529                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h8E && !i_regf_DBP_tb && i_regf_DATA_LEN_tb == 1 && i_engine_en_tb)
    2530                                             		{
    2531                                             			bins o_sclstall_en_0 = {0};
    2532                                             			bins o_sclstall_en_1 = {1};
    2533                                             		}
    2534                                             
    2535                                             		o_sclstall_code_TOC_0 : coverpoint i_stall_cycles iff (
    2536                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h8E && !i_regf_TOC_tb && !i_regf_DBP_tb && i_regf_DATA_LEN_tb == 1 && i_engine_en_tb)
    2537                                             		{
    2538                                             			bins o_stall_cycles_restart = {restart_pattern_stall};
    2539                                             			illegal_bins o_stall_cycles_exit = {exit_pattern_stall};
    2540                                             		}
    2541                                             
    2542                                             		o_sclstall_code_TOC_1 : coverpoint i_stall_cycles iff (
    2543                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h8E && i_regf_TOC_tb && !i_regf_DBP_tb && i_regf_DATA_LEN_tb == 1 && i_engine_en_tb)
    2544                                             		{
    2545                                             			bins o_stall_cycles_restart = {restart_pattern_stall};
    2546                                             			bins o_stall_cycles_exit = {exit_pattern_stall};
    2547                                             		}
    2548                                             
    2549                                             		o_rx_en : coverpoint o_rx_en_tb iff (
    2550                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h8E && !i_regf_DBP_tb && i_regf_DATA_LEN_tb == 1) 
    2551                                             		{
    2552                                             			bins o_rx_en_negedge_0 = {0};
    2553                                             			bins o_rx_en_negedge_1 = {1};
    2554                                             		}
    2555                                             
    2556                                             		o_rx_mode : coverpoint o_rx_mode_tb iff (
    2557                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h8E && !i_regf_DBP_tb && i_regf_DATA_LEN_tb == 1)
    2558                                             		{
    2559                                             			bins rx_preamble_rx_mode   = {preamble_rx_mode};
    2560                                             			bins rx_deserializing_byte = {deserializing_byte};
    2561                                             			bins rx_parity_check       = {parity_check};
    2562                                             			bins rx_check_c_token_CRC  = {check_c_token_CRC};
    2563                                             			bins rx_check_value_CRC    = {check_value_CRC};
    2564                                             		}
    2565                                             
    2566                                             		i_rx_pre : coverpoint i_rx_pre_tb iff (
    2567                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h8E && !i_regf_DBP_tb && i_regf_DATA_LEN_tb == 1)
    2568                                             		{
    2569                                             			bins first_word_rx_pre = {0};
    2570                                             			illegal_bins second_word_rx_pre = {1};
    2571                                             		}
    2572                                             
    2573                                             		o_frmcnt_en : coverpoint o_frmcnt_en_tb iff (
    2574                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h8E && !i_regf_DBP_tb  && i_regf_DATA_LEN_tb == 1)
    2575                                             		{
    2576                                             			bins o_frmcnt_en_0 = {0};
    2577                                             			bins o_frmcnt_en_1 = {1};
    2578                                             		}
    2579                                             
    2580                                             		o_sdahand_pp_od : coverpoint i_sdr_scl_gen_pp_od_tb iff (
    2581                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h8E && !i_regf_DBP_tb  && i_regf_DATA_LEN_tb == 1) 
    2582                                             		{
    2583                                             			//bins o_sdahand_pp_od_0 = {0};
    2584                                             			bins o_sdahand_pp_od_1 = {1};
    2585                                             		}
    2586                                             
    2587                                             		o_frmcnt_Direct_Broadcast_n : coverpoint o_frmcnt_Direct_Broadcast_n_tb iff (
    2588                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h8E && !i_regf_DBP_tb  && i_regf_DATA_LEN_tb == 1) 
    2589                                             		{
    2590                                             			bins Direct_flag = {1};
    2591                                             			illegal_bins Broadcast_flag = {0};
    2592                                             		}
    2593                                             
    2594                                             		o_regf_wr_en : coverpoint o_regf_wr_en_tb iff (
    2595                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h8E && !i_regf_DBP_tb  && i_regf_DATA_LEN_tb == 1) 
    2596                                             		{
    2597                                             			bins o_regf_wr_en_n = {0};
    2598                                             			bins o_regf_wr_en = {1};
    2599                                             		}
    2600                                             
    2601                                             		o_regf_rd_en : coverpoint o_regf_rd_en_tb iff (
    2602                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h8E && !i_regf_DBP_tb  && i_regf_DATA_LEN_tb == 1) 
    2603                                             		{
    2604                                             			bins o_regf_rd_en_0 = {0};
    2605                                             			bins o_regf_rd_en_1 = {1};
    2606                                             		}
    2607                                             
    2608                                             		o_regf_addr : coverpoint o_regf_addr_tb iff (
    2609                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h8E && !i_regf_DBP_tb  && i_regf_DATA_LEN_tb == 1) 
    2610                                             		{
    2611                                             			bins o_regf_addr_first_location = {first_location + 8};
    2612                                             			bins o_regf_addr_second_location = {first_location + 9};
    2613                                             			bins o_regf_addr_zeros = {first_location-1};
    2614                                             			illegal_bins other_addresses = default ;
    2615                                             		}
    2616                                             
    2617                                             		o_txrx_addr_ccc : coverpoint o_txrx_addr_ccc_tb iff (
    2618                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h8E && !i_regf_DBP_tb  && i_regf_DATA_LEN_tb == 1) 
    2619                                             		{
    2620                                             			bins CCC_value = {GETBCR_D};
    2621                                             			bins target_address = {[9:40]};
    2622                                             			//illegal_bins others = default ;
    2623                                             		}
    2624                                             
    2625                                             		o_engine_odd : coverpoint o_engine_odd_tb iff (
    2626                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h8E && !i_regf_DBP_tb  && i_regf_DATA_LEN_tb == 1) 
    2627                                             		{
    2628                                             			bins o_engine_odd_0 = {0};
    2629                                             			bins o_engine_odd_1 = {1};
    2630                                             		}
    2631                                             
    2632                                             		o_regf_ERR_STATUS : coverpoint o_regf_ERR_STATUS_tb iff (
    2633                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h8E && !i_regf_DBP_tb && i_regf_DATA_LEN_tb == 1)
    2634                                             		{
    2635                                             			bins o_regf_ERR_STATUS_tb = {SUCCESS};
    2636                                             			//illegal_bins others = default ;
    2637                                             		}
    2638                                             		o_engine_done : coverpoint o_engine_done_tb iff (
    2639                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h8E && !i_regf_DBP_tb && i_regf_DATA_LEN_tb == 1) 
    2640                                             		{
    2641                                             			bins o_engine_done_0 = {0};
    2642                                             			bins o_engine_done_1 = {1};
    2643                                             		}
    2644                                             
    2645                                             	endgroup
    2646                                             
    2647            1                          1     	GETBCR_Direct  GETBCR_Direct_instance = new();
    2648                                             
    2649                                             
    2650                                             
    2651                                             
    2652                                             	//----------------------------------------------- thirteenth GROUP GETDCR_D ----------------------------------------//
    2653                                             
    2654                                             	covergroup GETDCR_Direct @(negedge i_sys_clk_tb);
    2655                                             		// coverpoint for operands 
    2656                                             		o_tx_en : coverpoint o_tx_en_tb iff (
    2657                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h8F && i_regf_DBP_tb == 0 && i_regf_DATA_LEN_tb == 1) 
    2658                                             		{
    2659                                             			bins tx_en_0 = {0};
    2660                                             			bins tx_en_1 = {1};
    2661                                             		}
    2662                                             
    2663                                             		o_tx_mode_TOC_0 : coverpoint o_tx_mode_tb iff (
    2664                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h8F && !i_regf_DBP_tb && i_regf_DATA_LEN_tb == 1 && !i_regf_TOC_tb && i_engine_en_tb) 
    2665                                             		{
    2666                                             			bins tx_special_preamble 	  = {special_preamble};
    2667                                             			bins tx_zero 				  = {zero};
    2668                                             			bins tx_seven_zeros 		  = {seven_zeros};
    2669                                             			bins tx_serializing_address   = {serializing_address};
    2670                                             			bins tx_parity_calc 		  = {parity_calc};
    2671                                             			bins tx_one 	 			  = {one};
    2672                                             			bins tx_serializing_byte_port = {serializing_byte_port};
    2673                                             			bins tx_c_token_CRC 		  = {c_token_CRC};
    2674                                             			bins tx_value_CRC			  = {value_CRC};
    2675                                             			bins tx_restart_pattern		  = {restart_pattern};
    2676                                             			illegal_bins tx_exit_pattern  = {exit_pattern};
    2677                                             		}
    2678                                             
    2679                                             		o_tx_mode_TOC_1 : coverpoint o_tx_mode_tb iff (
    2680                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h8F && !i_regf_DBP_tb && i_regf_DATA_LEN_tb == 1 && i_regf_TOC_tb && i_engine_en_tb ) 
    2681                                             		{
    2682                                             			bins tx_special_preamble 	  = {special_preamble};
    2683                                             			bins tx_zero 				  = {zero};
    2684                                             			bins tx_seven_zeros 		  = {seven_zeros};
    2685                                             			bins tx_serializing_address   = {serializing_address};
    2686                                             			bins tx_parity_calc 		  = {parity_calc};
    2687                                             			bins tx_one 	 			  = {one};
    2688                                             			bins tx_serializing_byte_port = {serializing_byte_port};
    2689                                             			bins tx_c_token_CRC 		  = {c_token_CRC};
    2690                                             			bins tx_value_CRC			  = {value_CRC};
    2691                                             			bins tx_exit_pattern		  = {exit_pattern};
    2692                                             			bins tx_restart_pattern       = {restart_pattern};
    2693                                             		}
    2694                                             		o_sclstall_en : coverpoint o_sclstall_en_tb iff (
    2695                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h8F && !i_regf_DBP_tb && i_regf_DATA_LEN_tb == 1 && i_engine_en_tb)
    2696                                             		{
    2697                                             			bins o_sclstall_en_0 = {0};
    2698                                             			bins o_sclstall_en_1 = {1};
    2699                                             		}
    2700                                             
    2701                                             		o_sclstall_code_TOC_0 : coverpoint i_stall_cycles iff (
    2702                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h8F && !i_regf_TOC_tb && !i_regf_DBP_tb && i_regf_DATA_LEN_tb == 1 && i_engine_en_tb)
    2703                                             		{
    2704                                             			bins o_stall_cycles_restart = {restart_pattern_stall};
    2705                                             			illegal_bins o_stall_cycles_exit = {exit_pattern_stall};
    2706                                             		}
    2707                                             
    2708                                             		o_sclstall_code_TOC_1 : coverpoint i_stall_cycles iff (
    2709                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h8F && i_regf_TOC_tb && !i_regf_DBP_tb && i_regf_DATA_LEN_tb == 1 && i_engine_en_tb)
    2710                                             		{
    2711                                             			bins o_stall_cycles_restart = {restart_pattern_stall};
    2712                                             			bins o_stall_cycles_exit = {exit_pattern_stall};
    2713                                             		}
    2714                                             
    2715                                             		o_rx_en : coverpoint o_rx_en_tb iff (
    2716                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h8F && !i_regf_DBP_tb && i_regf_DATA_LEN_tb == 1) 
    2717                                             		{
    2718                                             			bins o_rx_en_negedge_0 = {0};
    2719                                             			bins o_rx_en_negedge_1 = {1};
    2720                                             		}
    2721                                             
    2722                                             		o_rx_mode : coverpoint o_rx_mode_tb iff (
    2723                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h8F && !i_regf_DBP_tb && i_regf_DATA_LEN_tb == 1)
    2724                                             		{
    2725                                             			bins rx_preamble_rx_mode   = {preamble_rx_mode};
    2726                                             			bins rx_deserializing_byte = {deserializing_byte};
    2727                                             			bins rx_parity_check       = {parity_check};
    2728                                             			bins rx_check_c_token_CRC  = {check_c_token_CRC};
    2729                                             			bins rx_check_value_CRC    = {check_value_CRC};
    2730                                             		}
    2731                                             
    2732                                             		i_rx_pre : coverpoint i_rx_pre_tb iff (
    2733                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h8F && !i_regf_DBP_tb && i_regf_DATA_LEN_tb == 1)
    2734                                             		{
    2735                                             			bins first_word_rx_pre = {0};
    2736                                             			illegal_bins second_word_rx_pre = {1};
    2737                                             		}
    2738                                             
    2739                                             		o_frmcnt_en : coverpoint o_frmcnt_en_tb iff (
    2740                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h8F && !i_regf_DBP_tb  && i_regf_DATA_LEN_tb == 1)
    2741                                             		{
    2742                                             			bins o_frmcnt_en_0 = {0};
    2743                                             			bins o_frmcnt_en_1 = {1};
    2744                                             		}
    2745                                             
    2746                                             		o_sdahand_pp_od : coverpoint i_sdr_scl_gen_pp_od_tb iff (
    2747                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h8F && !i_regf_DBP_tb  && i_regf_DATA_LEN_tb == 1) 
    2748                                             		{
    2749                                             			//bins o_sdahand_pp_od_0 = {0};
    2750                                             			bins o_sdahand_pp_od_1 = {1};
    2751                                             		}
    2752                                             
    2753                                             		o_frmcnt_Direct_Broadcast_n : coverpoint o_frmcnt_Direct_Broadcast_n_tb iff (
    2754                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h8F && !i_regf_DBP_tb  && i_regf_DATA_LEN_tb == 1) 
    2755                                             		{
    2756                                             			bins Direct_flag = {1};
    2757                                             			illegal_bins Broadcast_flag = {0};
    2758                                             		}
    2759                                             
    2760                                             		o_regf_wr_en : coverpoint o_regf_wr_en_tb iff (
    2761                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h8F && !i_regf_DBP_tb  && i_regf_DATA_LEN_tb == 1) 
    2762                                             		{
    2763                                             			bins o_regf_wr_en_n = {0};
    2764                                             			bins o_regf_wr_en = {1};
    2765                                             		}
    2766                                             
    2767                                             		o_regf_rd_en : coverpoint o_regf_rd_en_tb iff (
    2768                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h8F && !i_regf_DBP_tb  && i_regf_DATA_LEN_tb == 1) 
    2769                                             		{
    2770                                             			bins o_regf_rd_en_0 = {0};
    2771                                             			bins o_regf_rd_en_1 = {1};
    2772                                             		}
    2773                                             
    2774                                             		o_regf_addr : coverpoint o_regf_addr_tb iff (
    2775                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h8F && !i_regf_DBP_tb  && i_regf_DATA_LEN_tb == 1) 
    2776                                             		{
    2777                                             			bins o_regf_addr_first_location  = {first_location + 8 };
    2778                                             			bins o_regf_addr_second_location = {first_location + 9 };
    2779                                             
    2780                                             			bins o_regf_addr_zeros = {first_location-1};
    2781                                             			illegal_bins other_addresses = default ;
    2782                                             		}
    2783                                             
    2784                                             		o_txrx_addr_ccc : coverpoint o_txrx_addr_ccc_tb iff (
    2785                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h8F && !i_regf_DBP_tb  && i_regf_DATA_LEN_tb == 1) 
    2786                                             		{
    2787                                             			bins CCC_value = {GETDCR_D};
    2788                                             			bins target_address = {[9:40]};
    2789                                             			//illegal_bins others = default ;
    2790                                             		}
    2791                                             
    2792                                             		o_engine_odd : coverpoint o_engine_odd_tb iff (
    2793                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h8F && !i_regf_DBP_tb  && i_regf_DATA_LEN_tb == 1) 
    2794                                             		{
    2795                                             			bins o_engine_odd_0 = {0};
    2796                                             			bins o_engine_odd_1 = {1};
    2797                                             		}
    2798                                             
    2799                                             		o_regf_ERR_STATUS : coverpoint o_regf_ERR_STATUS_tb iff (
    2800                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h8F && !i_regf_DBP_tb && i_regf_DATA_LEN_tb == 1)
    2801                                             		{
    2802                                             			bins o_regf_ERR_STATUS_tb = {SUCCESS};
    2803                                             			//illegal_bins others = default ;
    2804                                             		}
    2805                                             		o_engine_done : coverpoint o_engine_done_tb iff (
    2806                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h8F && !i_regf_DBP_tb && i_regf_DATA_LEN_tb == 1) 
    2807                                             		{
    2808                                             			bins o_engine_done_0 = {0};
    2809                                             			bins o_engine_done_1 = {1};
    2810                                             		}
    2811                                             
    2812                                             	endgroup
    2813                                             
    2814            1                          1     	GETDCR_Direct  GETDCR_Direct_instance = new();
    2815                                             
    2816                                             
    2817                                             
    2818                                             /*
    2819                                             	//----------------------------------------------- fourteenth GROUP GETPID_D ----------------------------------------//
    2820                                             
    2821                                             	covergroup GETPID_Direct @(negedge i_sys_clk_tb);
    2822                                             		// coverpoints for operands 
    2823                                             		o_tx_en : coverpoint o_tx_en_tb iff (
    2824                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h8D && i_regf_DBP_tb == 0 && i_regf_DATA_LEN_tb == 6) 
    2825                                             		{
    2826                                             			bins tx_en_0 = {0};
    2827                                             			bins tx_en_1 = {1};
    2828                                             		}
    2829                                             
    2830                                             		o_tx_mode_TOC_0 : coverpoint o_tx_mode_tb iff (
    2831                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h8D && !i_regf_DBP_tb && i_regf_DATA_LEN_tb == 6 && !i_regf_TOC_tb && i_engine_en_tb) 
    2832                                             		{
    2833                                             			bins tx_special_preamble 	  = {special_preamble};
    2834                                             			bins tx_zero 				  = {zero};
    2835                                             			bins tx_seven_zeros 		  = {seven_zeros};
    2836                                             			bins tx_serializing_address   = {serializing_address};
    2837                                             			bins tx_parity_calc 		  = {parity_calc};
    2838                                             			bins tx_one 	 			  = {one};
    2839                                             			bins tx_serializing_byte_port = {serializing_byte_port};
    2840                                             			bins tx_c_token_CRC 		  = {c_token_CRC};
    2841                                             			bins tx_value_CRC			  = {value_CRC};
    2842                                             			bins tx_restart_pattern		  = {restart_pattern};
    2843                                             			illegal_bins tx_exit_pattern  = {exit_pattern};
    2844                                             		}
    2845                                             
    2846                                             		o_tx_mode_TOC_1 : coverpoint o_tx_mode_tb iff (
    2847                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h8D && !i_regf_DBP_tb && i_regf_DATA_LEN_tb == 6 && i_regf_TOC_tb && i_engine_en_tb ) 
    2848                                             		{
    2849                                             			bins tx_special_preamble 	  = {special_preamble};
    2850                                             			bins tx_zero 				  = {zero};
    2851                                             			bins tx_seven_zeros 		  = {seven_zeros};
    2852                                             			bins tx_serializing_address   = {serializing_address};
    2853                                             			bins tx_parity_calc 		  = {parity_calc};
    2854                                             			bins tx_one 	 			  = {one};
    2855                                             			bins tx_serializing_byte_port = {serializing_byte_port};
    2856                                             			bins tx_c_token_CRC 		  = {c_token_CRC};
    2857                                             			bins tx_value_CRC			  = {value_CRC};
    2858                                             			bins tx_exit_pattern		  = {exit_pattern};
    2859                                             			bins tx_restart_pattern       = {restart_pattern};
    2860                                             		}
    2861                                             		o_sclstall_en : coverpoint o_sclstall_en_tb iff (
    2862                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h8D && !i_regf_DBP_tb && i_regf_DATA_LEN_tb == 6 && i_engine_en_tb)
    2863                                             		{
    2864                                             			bins o_sclstall_en_0 = {0};
    2865                                             			bins o_sclstall_en_1 = {1};
    2866                                             		}
    2867                                             
    2868                                             		o_sclstall_code_TOC_0 : coverpoint i_stall_cycles iff (
    2869                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h8D && !i_regf_TOC_tb && !i_regf_DBP_tb && i_regf_DATA_LEN_tb == 6 && i_engine_en_tb)
    2870                                             		{
    2871                                             			bins o_stall_cycles_restart = {restart_pattern_stall};
    2872                                             			illegal_bins o_stall_cycles_exit = {exit_pattern_stall};
    2873                                             		}
    2874                                             
    2875                                             		o_sclstall_code_TOC_1 : coverpoint i_stall_cycles iff (
    2876                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h8D && i_regf_TOC_tb && !i_regf_DBP_tb && i_regf_DATA_LEN_tb == 6 && i_engine_en_tb)
    2877                                             		{
    2878                                             			bins o_stall_cycles_restart = {restart_pattern_stall};
    2879                                             			bins o_stall_cycles_exit = {exit_pattern_stall};
    2880                                             		}
    2881                                             
    2882                                             		o_rx_en : coverpoint o_rx_en_tb iff (
    2883                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h8D && !i_regf_DBP_tb && i_regf_DATA_LEN_tb == 6) 
    2884                                             		{
    2885                                             			bins o_rx_en_negedge_0 = {0};
    2886                                             			bins o_rx_en_negedge_1 = {1};
    2887                                             		}
    2888                                             
    2889                                             		o_rx_mode : coverpoint o_rx_mode_tb iff (
    2890                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h8D && !i_regf_DBP_tb && i_regf_DATA_LEN_tb == 6)
    2891                                             		{
    2892                                             			bins rx_preamble_rx_mode   = {preamble_rx_mode};
    2893                                             			bins rx_deserializing_byte = {deserializing_byte};
    2894                                             			bins rx_parity_check       = {parity_check};
    2895                                             			bins rx_check_c_token_CRC  = {check_c_token_CRC};
    2896                                             			bins rx_check_value_CRC    = {check_value_CRC};
    2897                                             		}
    2898                                             
    2899                                             		i_rx_pre : coverpoint i_rx_pre_tb iff (
    2900                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h8D && !i_regf_DBP_tb && i_regf_DATA_LEN_tb == 6)
    2901                                             		{
    2902                                             			bins first_word_rx_pre = {0};
    2903                                             			bins second_word_rx_pre = {1};
    2904                                             		}
    2905                                             
    2906                                             		o_frmcnt_en : coverpoint o_frmcnt_en_tb iff (
    2907                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h8D && !i_regf_DBP_tb  && i_regf_DATA_LEN_tb == 6)
    2908                                             		{
    2909                                             			bins o_frmcnt_en_0 = {0};
    2910                                             			bins o_frmcnt_en_1 = {1};
    2911                                             		}
    2912                                             
    2913                                             		o_sdahand_pp_od : coverpoint i_sdr_scl_gen_pp_od_tb iff (
    2914                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h8D && !i_regf_DBP_tb  && i_regf_DATA_LEN_tb == 6) 
    2915                                             		{
    2916                                             			//bins o_sdahand_pp_od_0 = {0};
    2917                                             			bins o_sdahand_pp_od_1 = {1};
    2918                                             		}
    2919                                             
    2920                                             		o_frmcnt_Direct_Broadcast_n : coverpoint o_frmcnt_Direct_Broadcast_n_tb iff (
    2921                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h8D && !i_regf_DBP_tb  && i_regf_DATA_LEN_tb == 6) 
    2922                                             		{
    2923                                             			bins Direct_flag = {1};
    2924                                             			illegal_bins Broadcast_flag = {0};
    2925                                             		}
    2926                                             
    2927                                             		o_regf_wr_en : coverpoint o_regf_wr_en_tb iff (
    2928                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h8D && !i_regf_DBP_tb  && i_regf_DATA_LEN_tb == 6) 
    2929                                             		{
    2930                                             			bins o_regf_wr_en_n = {0};
    2931                                             			bins o_regf_wr_en = {1};
    2932                                             		}
    2933                                             
    2934                                             		o_regf_rd_en : coverpoint o_regf_rd_en_tb iff (
    2935                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h8D && !i_regf_DBP_tb  && i_regf_DATA_LEN_tb == 6) 
    2936                                             		{
    2937                                             			bins o_regf_rd_en_0 = {0};
    2938                                             			bins o_regf_rd_en_1 = {1};
    2939                                             		}
    2940                                             
    2941                                             		o_regf_addr : coverpoint o_regf_addr_tb iff (
    2942                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h8D && !i_regf_DBP_tb  && i_regf_DATA_LEN_tb == 6) 
    2943                                             		{
    2944                                             			bins o_regf_addr_first_location  = {first_location + 8};
    2945                                             			bins o_regf_addr_second_location = {first_location + 9};
    2946                                             			bins o_regf_addr_third_location  = {first_location + 10};
    2947                                             			bins o_regf_addr_fourth_location = {first_location + 11};
    2948                                             			bins o_regf_addr_fifth_location  = {first_location + 12};
    2949                                             			bins o_regf_addr_sixth_location  = {first_location + 13};
    2950                                             			bins o_regf_addr_zeros = {first_location-1};
    2951                                             			illegal_bins other_addresses = default ;
    2952                                             		}
    2953                                             
    2954                                             		o_txrx_addr_ccc : coverpoint o_txrx_addr_ccc_tb iff (
    2955                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h8D && !i_regf_DBP_tb  && i_regf_DATA_LEN_tb == 6) 
    2956                                             		{
    2957                                             			bins CCC_value = {GETPID_D};
    2958                                             			bins target_address = {[9:40]};
    2959                                             			//illegal_bins others = default ;
    2960                                             		}
    2961                                             
    2962                                             		o_engine_odd : coverpoint o_engine_odd_tb iff (
    2963                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h8D && !i_regf_DBP_tb  && i_regf_DATA_LEN_tb == 6) 
    2964                                             		{
    2965                                             			bins o_engine_odd_0 = {0};
    2966                                             			illegal_bins o_engine_odd_1 = {1};
    2967                                             		}
    2968                                             
    2969                                             		o_regf_ERR_STATUS : coverpoint o_regf_ERR_STATUS_tb iff (
    2970                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h8D && !i_regf_DBP_tb && i_regf_DATA_LEN_tb == 6)
    2971                                             		{
    2972                                             			bins o_regf_ERR_STATUS_tb = {SUCCESS};
    2973                                             			//illegal_bins others = default ;
    2974                                             		}
    2975                                             		o_engine_done : coverpoint o_engine_done_tb iff (
    2976                                             			i_regf_CMD_ATTR_tb  == 3'd0 && i_regf_CMD_tb == 8'h8D && !i_regf_DBP_tb && i_regf_DATA_LEN_tb == 6) 
    2977                                             		{
    2978                                             			bins o_engine_done_0 = {0};
    2979                                             			bins o_engine_done_1 = {1};
    2980                                             		}
    2981                                             
    2982                                             	endgroup
    2983                                             
    2984                                             	GETPID_Direct  GETPID_Direct_instance = new();
    2985                                             */
    2986                                             // 4-initial block 
    2987                                             /* IMPORTANT NOTES :
    2988                                             		1- (General) when driving input to the block which is considered as output of other block u must drive it at posedge not at negdge .
    2989                                             		2- (specifically for our system) : to predict the time to set the tx mode done u count like that >>
    2990                                             				(no. of SCL_DDR clk cycle - 1) + 1 sys clk  
    2991                                             */
    2992                                             
    2993                                             	initial begin 
    2994                                             		// time zero .. these are all signal to be driven in the test bench 
    2995            1                          1     		i_sclgen_rst_n_tb 	   = 1'b1 ;
    2996            1                          1     		i_scl_gen_stall_tb     = 1'b0 ;
    2997            1                          1     		i_sdr_ctrl_scl_idle_tb = 1'b0 ;
    2998            1                          1     		i_timer_cas_tb 	 	   = 1'b0 ;
    2999            1                          1     		i_engine_en_tb         = 1'b0 ;
    3000                                             		
    3001                                             		//i_rst_n_tb        = 1'b0 ; // asserted 
    3002            1                          1     		#(CLK_PERIOD) i_sclgen_rst_n_tb = 1'b0 ;
    3002            2                          1     
    3003            1                          1     		#(CLK_PERIOD) i_sclgen_rst_n_tb = 1'b1 ;
    3003            2                          1     
    3004            1                          1     		#(5*CLK_PERIOD) ;
    3005                                             
    3006            1                          1     		system_reset(); 
    3007            1                          1     		i_engine_configuration_tb = 12'd1000 ;
    3008                                             		
    3009            1                          1     		#(5*CLK_PERIOD);
    3010                                             		
    3011                                             
    3012                                             		// initialization of the object 
    3013            1                          1     		conf_obj = new();
    3014                                             
    3015            1                          1     		for (i=0 ; i<100000 ; i++) begin
    3015            2                     100000     
    3016                                             
    3017                                             			assert(conf_obj.randomize());  // "lw feh moshkla fel constrains edeny error" deh lazmet el word assert
    3018                                             			
    3019                                             
    3020            1                     100000     			RAND_CMD_ATTR  = conf_obj.RAND_CMD_ATTR  ;
    3021            1                     100000     			RAND_TID       = conf_obj.RAND_TID       ;
    3022            1                     100000     			RAND_CMD       = conf_obj.RAND_CMD       ;
    3023            1                     100000     			RAND_CP        = conf_obj.RAND_CP        ;
    3024            1                     100000     			RAND_DEV_INDEX = conf_obj.RAND_DEV_INDEX ;
    3025            1                     100000     			RAND_RESERVED  = conf_obj.RAND_RESERVED  ;
    3026            1                     100000     			RAND_DTT       = conf_obj.RAND_DTT       ;
    3027            1                     100000     			RAND_MODE      = conf_obj.RAND_MODE      ;
    3028            1                     100000     			RAND_RnW       = conf_obj.RAND_RnW       ;
    3029            1                     100000     			RAND_WROC      = conf_obj.RAND_WROC      ;
    3030            1                     100000     			RAND_TOC       = conf_obj.RAND_TOC       ;
    3031                                             
    3032            1                     100000     			RAND_DEF_BYTE   = conf_obj.RAND_DEF_BYTE  ;
    3033            1                     100000     			RAND_DATA_TWO   = conf_obj.RAND_DATA_TWO  ;
    3034            1                     100000     			RAND_DATA_THREE = conf_obj.RAND_DATA_THREE; 
    3035            1                     100000     			RAND_DATA_FOUR  = conf_obj.RAND_DATA_FOUR ; 
    3036                                             			
    3037            1                     100000     			i_engine_en_tb = 1'b0 ;
    3038            1                     100000     			switch_muxes (configuration_mux);
    3039            1                     100000     			input_configuration ();
    3040            1                     100000     			switch_muxes (Design_mux);
    3041            1                     100000     			i_engine_en_tb = 1'b1 ;
    3042                                             
    3043            1                     100000     			@(posedge o_engine_done_tb);
    3044            1                     100000     			$display("this is testcase no. %d",i,$time);
    3045            1                     100000     			#(2*CLK_PERIOD) ;
    3046                                             		end	
    3047            1                          1     		$stop ;
    3048                                             	end
    3049                                             
    3050                                             	
    3051                                             
    3052                                             
    3053                                             
    3054                                             
    3055                                             
    3056                                             /*
    3057                                             		// for second preamble and read data 
    3058                                             //////////////////////////////////////////////  Broadcast driver /////////////////////////////////
    3059                                             // backup works 100 % el7amdulelah 
    3060                                             // for second preamble and read data 
    3061                                             int cycle_count ;
    3062                                             		 // Simulation logic to create the desired pattern (Broadcast)
    3063                                                 initial begin	 		
    3064                                                 	for (i=0 ; i<10000 ; i++) begin
    3065                                                 		#(2*CLK_PERIOD); // One clock cycle delay	
    3066                                                 		wait(i_engine_en_tb);
    3067                                                 		@(negedge scl_neg_edge_tb or  negedge scl_pos_edge_tb)
    3068                                                     		// Step 1: Randomize for 44 cycles
    3069                                                     		cycle_count = 37;
    3070                                                     		while (cycle_count > 0) begin
    3071                                                     		    i_sdahnd_rx_sda_tb = $random();
    3072                                                     		    #(CLK_PERIOD); // One clock cycle delay
    3073                                                     		    cycle_count--;
    3074                                                     		end
    3075                                                     		
    3076                                                     		// Step 2: Hold at zero for 4 cycles
    3077                                                     		i_sdahnd_rx_sda_tb = 0;
    3078                                                     		repeat (7) begin
    3079                                                     		#(CLK_PERIOD); // One clock cycle delay
    3080                                                     		end
    3081                                                     
    3082                                                     		// Step 3: Randomize for 38 cycles
    3083                                                     		cycle_count = 37;
    3084                                                     		while (cycle_count > 0) begin
    3085                                                     		    i_sdahnd_rx_sda_tb =  $random();
    3086                                                     		   	#(CLK_PERIOD); // One clock cycle delay
    3087                                                    		 		cycle_count--;
    3088                                                     		end
    3089                                                     
    3090                                                     		// Step 4: Hold at one for 4 cycles
    3091                                                     		i_sdahnd_rx_sda_tb = 1;
    3092                                                     		repeat (4) begin
    3093                                                     		    #(CLK_PERIOD); // One clock cycle delay
    3094                                                     		end
    3095                                                     		
    3096                                                     		// Step 5: Randomize until engine_done is set to 1
    3097                                             				i_sdahnd_rx_sda_tb = $random();
    3098                                             				#(2*CLK_PERIOD); // One clock cycle delay
    3099                                             				wait (o_engine_done_tb) #(2*CLK_PERIOD);
    3100                                             				continue ;
    3101                                             				  
    3102                                                 	end 
    3103                                                 end
    3104                                             */
    3105                                             
    3106                                             /*
    3107                                             
    3108                                             //////////////////////////////////////////////  Direct set driver /////////////////////////////////
    3109                                             
    3110                                             	initial begin 
    3111                                             		forever #(2*CLK_PERIOD) begin  
    3112                                             			@(negedge scl_neg_edge_tb or  negedge scl_pos_edge_tb) i_sdahnd_rx_sda_tb = 0 ;
    3113                                             		end
    3114                                             	end 
    3115                                             
    3116                                             */
    3117                                             
    3118                                             
    3119                                              /*
    3120                                             //////////////////////////////////////////////  Direct Get driver /////////////////////////////////
    3121                                             // backup works 100 % el7amdulelah 
    3122                                             // for second preamble and read data 
    3123                                             int cycle_count ;
    3124                                             		 // Simulation logic to create the desired pattern (Broadcast)
    3125                                                 initial begin	 		
    3126                                                 	for (i=0 ; i<10000 ; i++) begin
    3127                                                 		#(2*CLK_PERIOD); // One clock cycle delay	
    3128                                                 		wait(i_engine_en_tb);
    3129                                                 		@(negedge scl_neg_edge_tb or  negedge scl_pos_edge_tb)
    3130                                                     		// Step 1: Randomize for 44 cycles
    3131                                                     		cycle_count = 37;
    3132                                                     		while (cycle_count > 0) begin
    3133                                                     		    i_sdahnd_rx_sda_tb = $random();
    3134                                                     		    #(CLK_PERIOD); // One clock cycle delay
    3135                                                     		    cycle_count--;
    3136                                                     		end
    3137                                                     		
    3138                                                     		// Step 2: Hold at zero for 4 cycles
    3139                                                     		i_sdahnd_rx_sda_tb = 0;
    3140                                                     		repeat (12) begin
    3141                                                     		#(CLK_PERIOD); // One clock cycle delay
    3142                                                     		end
    3143                                                     		i_sdahnd_rx_sda_tb = 0;
    3144                                                     		//wait (i_sclstall_stall_done_tb) ;
    3145                                                     		@(negedge o_crc_en_tb) ;
    3146                                                     		#(3*CLK_PERIOD) ;
    3147                                             
    3148                                                     		//CRC Preamble 
    3149                                                     		i_sdahnd_rx_sda_tb = 1;
    3150                                                     		#(2*CLK_PERIOD) ;
    3151                                                     		i_sdahnd_rx_sda_tb = 0;
    3152                                                     		#(2*CLK_PERIOD) ;
    3153                                             
    3154                                                     		// C token 1100
    3155                                                     		i_sdahnd_rx_sda_tb = 1;
    3156                                                     		#(4*CLK_PERIOD) ;
    3157                                                     		i_sdahnd_rx_sda_tb = 0;
    3158                                                     		#(4*CLK_PERIOD) ;
    3159                                             
    3160                                             				wait (o_engine_done_tb) #(2*CLK_PERIOD);
    3161                                             				continue ;
    3162                                             				  
    3163                                                 	end 
    3164                                                 end
    3165                                             */
    3166                                             
    3167                                             
    3168                                             
    3169                                             //////////////////////////////////////////////  General driver /////////////////////////////////
    3170                                             
    3171                                             	initial begin 
    3172            1                          1     		forever #(2*CLK_PERIOD) begin  
    3172            2                    9297228     
    3173            1                    9297227     			@(negedge scl_neg_edge_tb or negedge scl_pos_edge_tb) i_sdahnd_rx_sda_tb = $random() ;
    3173            2                    9297227     
    3174                                             		end
    3175                                             	end 
    3176                                             
    3177                                             
    3178                                             
    3179                                             
    3180                                             ///////////////////////////////////////////////////// TASKS ///////////////////////////////////////
    3181                                             	task system_reset ;
    3182                                             		begin 
    3183            1                          1     			@(negedge i_sys_clk_tb)
    3184            1                          1     			i_rst_n_tb = 1'b0 ;
    3185            1                          1     			#(CLK_PERIOD) i_rst_n_tb = 1'b1 ;
    3185            2                          1     
    3186                                             		end 
    3187                                             	endtask
    3188                                             
    3189                                             	task switch_muxes(input selector);
    3190                                             		begin 
    3191            1                     200000     			my_regf_wr_en_tb_selector    = selector ;
    3192            1                     200000     			my_regf_data_wr_tb_selector  = selector ;
    3193            1                     200000     			my_regf_addr_tb_selector     = selector ;
    3194                                             		end 
    3195                                             	endtask 
    3196                                             
    3197                                             	task input_configuration ();
    3198                                             		begin 
    3199                                             			// Randmoized DWORD 0
    3200            1                     100000     			@(negedge i_sys_clk_tb) ;
    3201            1                     100000     			my_regf_wr_en_tb   = 1'b1 ;
    3202            1                     100000     			my_regf_data_wr_tb = { RAND_CMD[0] , RAND_TID , RAND_CMD_ATTR } ;
    3203            1                     100000     			my_regf_addr_tb    = config_location ;
    3204                                             
    3205            1                     100000     			#(CLK_PERIOD) ;
    3206            1                     100000     			my_regf_wr_en_tb   = 1'b1 ;
    3207            1                     100000     			my_regf_data_wr_tb = { RAND_CP , RAND_CMD[7:1] } ;
    3208            1                     100000     			my_regf_addr_tb    = config_location + 1 ;
    3209                                             
    3210            1                     100000     			#(CLK_PERIOD) ;
    3211            1                     100000     			my_regf_wr_en_tb   = 1'b1 ;
    3212            1                     100000     			my_regf_data_wr_tb = { RAND_DTT[0] , RAND_RESERVED , RAND_DEV_INDEX } ;
    3213            1                     100000     			my_regf_addr_tb    = config_location + 2 ;
    3214                                             
    3215            1                     100000     			#(CLK_PERIOD) ;
    3216            1                     100000     			my_regf_wr_en_tb   = 1'b1 ;
    3217            1                     100000     			my_regf_data_wr_tb = { RAND_TOC , RAND_WROC , RAND_RnW , RAND_MODE , RAND_DTT[2:1]} ;
    3218            1                     100000     			my_regf_addr_tb    = config_location + 3 ;
    3219                                             
    3220                                             
    3221                                             
    3222                                             
    3223                                             			// Randmoized DWORD 1
    3224            1                     100000     			#(CLK_PERIOD) ;
    3225            1                     100000     			my_regf_wr_en_tb   = 1'b1 ;
    3226            1                     100000     			my_regf_data_wr_tb = RAND_DEF_BYTE  ;
    3227            1                     100000     			my_regf_addr_tb    = config_location + 4 ;
    3228                                             
    3229            1                     100000     			#(CLK_PERIOD) ;
    3230            1                     100000     			my_regf_wr_en_tb   = 1'b1 ;
    3231            1                     100000     			my_regf_data_wr_tb = RAND_DATA_TWO ;
    3232            1                     100000     			my_regf_addr_tb    = config_location + 5 ;
    3233                                             
    3234            1                     100000     			#(CLK_PERIOD) ;
    3235            1                     100000     			my_regf_wr_en_tb   = 1'b1 ;
    3236            1                     100000     			my_regf_data_wr_tb = RAND_DATA_THREE ;
    3237            1                     100000     			my_regf_addr_tb    = config_location + 6 ;
    3238                                             
    3239            1                     100000     			#(CLK_PERIOD) ;
    3240            1                     100000     			my_regf_wr_en_tb   = 1'b1 ;
    3241            1                     100000     			my_regf_data_wr_tb = RAND_DATA_FOUR ;
    3242            1                     100000     			my_regf_addr_tb    = config_location + 7 ;
    3243                                             
    3244                                             
    3245            1                     100000     			#(CLK_PERIOD) ;

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        658       441       217    67.02%

================================Toggle Details================================

Toggle Coverage for instance /CCC_Handler_tb --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                     RAND_CMD[0-4]           1           1      100.00 
                                     RAND_CMD[5-6]           0           0        0.00 
                                       RAND_CMD[7]           1           1      100.00 
                                  RAND_CMD_ATTR[0]           1           1      100.00 
                                RAND_CMD_ATTR[1-2]           0           0        0.00 
                                           RAND_CP           0           0        0.00 
                               RAND_DATA_FOUR[0-7]           0           0        0.00 
                              RAND_DATA_THREE[0-1]           1           1      100.00 
                              RAND_DATA_THREE[2-7]           0           0        0.00 
                                RAND_DATA_TWO[0-7]           1           1      100.00 
                                RAND_DEF_BYTE[0-7]           1           1      100.00 
                               RAND_DEV_INDEX[0-4]           1           1      100.00 
                                     RAND_DTT[0-1]           1           1      100.00 
                                       RAND_DTT[2]           0           0        0.00 
                                    RAND_MODE[0-2]           0           0        0.00 
                                RAND_RESERVED[0-1]           1           1      100.00 
                                          RAND_RnW           1           1      100.00 
                                     RAND_TID[0-3]           1           1      100.00 
                                          RAND_TOC           1           1      100.00 
                                         RAND_WROC           1           1      100.00 
                                         crc_en_rx           1           1      100.00 
                                         crc_en_tx           1           1      100.00 
                                            en_mux           1           1      100.00 
                                           i[0-15]           1           1      100.00 
                                             i[16]           0           1       50.00 
                                          i[17-31]           0           0        0.00 
                                    i_bitcnt_en_tb           1           1      100.00 
                                    i_crc_valid_tb           1           1      100.00 
                               i_crc_value_tb[0-4]           1           1      100.00 
                   i_engine_configuration_tb[0-11]           0           0        0.00 
                                    i_engine_en_tb           1           1      100.00 
                                      i_fcnt_en_tb           0           0        0.00 
                                 i_fcnt_no_frms_tb           0           0        0.00 
                            i_frmcnt_last_frame_tb           1           1      100.00 
                             i_regf_CMD_ATTR_tb[0]           1           1      100.00 
                           i_regf_CMD_ATTR_tb[1-2]           0           0        0.00 
                                i_regf_CMD_tb[0-4]           1           1      100.00 
                                i_regf_CMD_tb[5-6]           0           0        0.00 
                                  i_regf_CMD_tb[7]           1           1      100.00 
                           i_regf_DATA_LEN_tb[0-1]           1           1      100.00 
                          i_regf_DATA_LEN_tb[2-15]           0           0        0.00 
                                     i_regf_DBP_tb           0           0        0.00 
                          i_regf_DEV_INDEX_tb[0-4]           1           1      100.00 
                                i_regf_DTT_tb[0-1]           1           1      100.00 
                                  i_regf_DTT_tb[2]           0           0        0.00 
                                     i_regf_RnW_tb           1           1      100.00 
                                     i_regf_SRE_tb           1           1      100.00 
                                     i_regf_TOC_tb           1           1      100.00 
                                    i_regf_WROC_tb           1           1      100.00 
                   i_regf_tx_parallel_data_tb[0-7]           1           1      100.00 
                                        i_rst_n_tb           0           1       50.00 
                                     i_rx_error_tb           1           1      100.00 
                                 i_rx_mode_done_tb           1           1      100.00 
                                       i_rx_pre_tb           1           1      100.00 
                      i_rx_regfcrc_data_wr_tb[0-7]           1           1      100.00 
                                i_scl_gen_stall_tb           0           0        0.00 
                                 i_sclgen_rst_n_tb           1           1      100.00 
                          i_sclstall_stall_done_tb           1           1      100.00 
                                i_sdahnd_rx_sda_tb           1           1      100.00 
                            i_sdr_ctrl_scl_idle_tb           0           0        0.00 
                            i_sdr_scl_gen_pp_od_tb           0           0        0.00 
                               i_stall_cycles[0-1]           1           1      100.00 
                                 i_stall_cycles[2]           0           0        0.00 
                               i_stall_cycles[3-4]           1           1      100.00 
                                      i_sys_clk_tb           1           1      100.00 
                                    i_timer_cas_tb           0           0        0.00 
                                 i_tx_mode_done_tb           1           1      100.00 
                                         mux1_out1           1           1      100.00 
                                         mux1_out2           1           1      100.00 
                                         mux1_out3           1           1      100.00 
                                     mux8_out[0-7]           1           1      100.00 
                              my_regf_addr_tb[0-2]           1           1      100.00 
                             my_regf_addr_tb[3-11]           0           0        0.00 
                      my_regf_addr_tb_mux_out[0-4]           1           1      100.00 
                     my_regf_addr_tb_mux_out[5-11]           0           0        0.00 
                          my_regf_addr_tb_selector           1           1      100.00 
                           my_regf_data_wr_tb[0-7]           1           1      100.00 
                   my_regf_data_wr_tb_mux_out[0-7]           1           1      100.00 
                       my_regf_data_wr_tb_selector           1           1      100.00 
                                  my_regf_wr_en_tb           0           0        0.00 
                          my_regf_wr_en_tb_mux_out           1           1      100.00 
                         my_regf_wr_en_tb_selector           1           1      100.00 
                               o_bitcnt_err_rst_tb           1           1      100.00 
                           o_cnt_bit_count_tb[0-5]           1           1      100.00 
                            o_crc_data_valid_rx_tb           1           1      100.00 
                            o_crc_data_valid_tx_tb           1           1      100.00 
                                       o_crc_en_tb           0           0        0.00 
                             o_crc_last_byte_rx_tb           1           1      100.00 
                             o_crc_last_byte_tx_tb           1           1      100.00 
                    o_crc_parallel_data_tx_tb[0-7]           1           1      100.00 
                            o_ddrccc_error_done_tb           0           0        0.00 
                                    o_engine_CP_tb           0           1       50.00 
                               o_engine_MODE_tb[0]           0           0        0.00 
                             o_engine_MODE_tb[1-2]           0           1       50.00 
                              o_engine_TID_tb[0-3]           1           1      100.00 
                                  o_engine_done_tb           1           1      100.00 
                                   o_engine_odd_tb           1           1      100.00 
                              o_fcnt_last_frame_tb           0           0        0.00 
                                 o_frcnt_toggle_tb           1           1      100.00 
                    o_frmcnt_Direct_Broadcast_n_tb           1           1      100.00 
                                    o_frmcnt_en_tb           1           1      100.00 
                         o_regf_ERR_STATUS_tb[0-3]           1           1      100.00 
                               o_regf_addr_tb[0-4]           1           1      100.00 
                              o_regf_addr_tb[5-11]           0           0        0.00 
                                   o_regf_rd_en_tb           1           1      100.00 
                                   o_regf_wr_en_tb           1           1      100.00 
                                        o_rx_en_tb           1           1      100.00 
                                 o_rx_mode_tb[0-2]           1           1      100.00 
                                   o_rx_mode_tb[3]           0           0        0.00 
                                    o_scl_stall_tb           1           1      100.00 
                                          o_scl_tb           1           1      100.00 
                                  o_sclstall_en_tb           1           1      100.00 
                           o_sdahnd_serial_data_tb           1           1      100.00 
                                        o_tx_en_tb           1           1      100.00 
                                 o_tx_mode_tb[0-3]           1           1      100.00 
                           o_txrx_addr_ccc_tb[0-7]           1           1      100.00 
                                   scl_neg_edge_tb           1           1      100.00 
                                   scl_pos_edge_tb           1           1      100.00 

Total Node Count     =        329 
Toggled Node Count   =        218 
Untoggled Node Count =        111 

Toggle Coverage      =      67.02% (441 of 658 bins)

COVERGROUP COVERAGE:
----------------------------------------------------------------------------------------------------------
Covergroup                                             Metric       Goal       Bins    Status               
                                                                                                         
----------------------------------------------------------------------------------------------------------
 TYPE /CCC_Handler_tb/ENEC_Broadcast                  100.00%        100          -    Covered              
    covered/total bins:                                    46         46          -                      
    missing/total bins:                                     0         46          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint o_tx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_tx_mode_TOC_0                        100.00%        100          -    Covered              
        covered/total bins:                                10         10          -                      
        missing/total bins:                                 0         10          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_tx_mode_TOC_1                        100.00%        100          -    Covered              
        covered/total bins:                                10         10          -                      
        missing/total bins:                                 0         10          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sclstall_en                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sclstall_code_TOC_0                  100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sclstall_code_TOC_1                  100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_rx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_rx_mode                              100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint i_rx_pre                               100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_frmcnt_en                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sdahand_pp_od                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_frmcnt_Direct_Broadcast_n            100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_wr_en                           100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_rd_en                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_addr                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_txrx_addr_ccc                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_engine_odd                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_ERR_STATUS                      100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_engine_done                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
 Covergroup instance \/CCC_Handler_tb/ENEC_Broadcast_instance  
                                                      100.00%        100          -    Covered              
    covered/total bins:                                    46         46          -                      
    missing/total bins:                                     0         46          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint o_tx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin tx_en_0                                    109597          1          -    Covered              
        bin tx_en_1                                    149081          1          -    Covered              
    Coverpoint o_tx_mode_TOC_0                        100.00%        100          -    Covered              
        covered/total bins:                                10         10          -                      
        missing/total bins:                                 0         10          -                      
        % Hit:                                        100.00%        100          -                      
        bin tx_special_preamble                         51749          1          -    Covered              
        bin tx_zero                                      1570          1          -    Covered              
        bin tx_seven_zeros                              10990          1          -    Covered              
        bin tx_serializing_address                      12560          1          -    Covered              
        bin tx_parity_calc                               5484          1          -    Covered              
        bin tx_one                                       2348          1          -    Covered              
        bin tx_serializing_byte_port                     6224          1          -    Covered              
        bin tx_c_token_CRC                               1576          1          -    Covered              
        bin tx_value_CRC                                 1970          1          -    Covered              
        bin tx_restart_pattern                           2364          1          -    Covered              
    Coverpoint o_tx_mode_TOC_1                        100.00%        100          -    Covered              
        covered/total bins:                                10         10          -                      
        missing/total bins:                                 0         10          -                      
        % Hit:                                        100.00%        100          -                      
        bin tx_special_preamble                         53778          1          -    Covered              
        bin tx_zero                                      1620          1          -    Covered              
        bin tx_seven_zeros                              11340          1          -    Covered              
        bin tx_serializing_address                      12960          1          -    Covered              
        bin tx_parity_calc                               5640          1          -    Covered              
        bin tx_one                                       2424          1          -    Covered              
        bin tx_serializing_byte_port                     6432          1          -    Covered              
        bin tx_c_token_CRC                               1584          1          -    Covered              
        bin tx_value_CRC                                 1980          1          -    Covered              
        bin tx_exit_pattern                             14580          1          -    Covered              
    Coverpoint o_sclstall_en                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_sclstall_en_0                            232745          1          -    Covered              
        bin o_sclstall_en_1                             25933          1          -    Covered              
    Coverpoint o_sclstall_code_TOC_0                  100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_stall_cycles_restart                       2364          1          -    Covered              
    Coverpoint o_sclstall_code_TOC_1                  100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_stall_cycles_exit                         14580          1          -    Covered              
    Coverpoint o_rx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_rx_en_negedge_0                          251520          1          -    Covered              
        bin o_rx_en_negedge_1                            7158          1          -    Covered              
    Coverpoint o_rx_mode                              100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin rx_preamble_rx_mode                        258678          1          -    Covered              
    Coverpoint i_rx_pre                               100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin first_rx_pre                                82724          1          -    Covered              
        bin second_rx_pre                              168377          1          -    Covered              
    Coverpoint o_frmcnt_en                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_frmcnt_en_0                              173632          1          -    Covered              
        bin o_frmcnt_en_1                               85046          1          -    Covered              
    Coverpoint o_sdahand_pp_od                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_sdahand_pp_od_1                          258678          1          -    Covered              
    Coverpoint o_frmcnt_Direct_Broadcast_n            100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin o_frmcnt_Direct                         0                     -    ZERO                 
        bin o_frmcnt_Broadcast                         258678          1          -    Covered              
    Coverpoint o_regf_wr_en                           100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin o_regf_wr_en                            0                     -    ZERO                 
        bin o_regf_wr_en_n                             258678          1          -    Covered              
    Coverpoint o_regf_rd_en                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_regf_rd_en_0                             233382          1          -    Covered              
        bin o_regf_rd_en_1                              25296          1          -    Covered              
    Coverpoint o_regf_addr                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        ignore_bin last_addres_of_prev_cmd              14676                     -    Occurred             
        bin o_regf_addr_first_location                  30197          1          -    Covered              
        bin o_regf_addr_zeros                          182684          1          -    Covered              
        illegal_bin other_addresses                     17496                     -    Occurred             
    Coverpoint o_txrx_addr_ccc                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin CCC_value                                  102414          1          -    Covered              
    Coverpoint o_engine_odd                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_engine_odd_0                             236160          1          -    Covered              
        bin o_engine_odd_1                              22518          1          -    Covered              
    Coverpoint o_regf_ERR_STATUS                      100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_regf_ERR_STATUS_tb                       145878          1          -    Covered              
        default bin others                             112800                     -    Occurred             
    Coverpoint o_engine_done                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_engine_done_0                            257083          1          -    Covered              
        bin o_engine_done_1                              1595          1          -    Covered              
 TYPE /CCC_Handler_tb/DISEC_Broadcast                 100.00%        100          -    Covered              
    covered/total bins:                                    46         46          -                      
    missing/total bins:                                     0         46          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint o_tx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_tx_mode_TOC_0                        100.00%        100          -    Covered              
        covered/total bins:                                10         10          -                      
        missing/total bins:                                 0         10          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_tx_mode_TOC_1                        100.00%        100          -    Covered              
        covered/total bins:                                10         10          -                      
        missing/total bins:                                 0         10          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sclstall_en                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sclstall_code_TOC_0                  100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sclstall_code_TOC_1                  100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_rx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_rx_mode                              100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint i_rx_pre                               100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_frmcnt_en                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sdahand_pp_od                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_frmcnt_Direct_Broadcast_n            100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_wr_en                           100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_rd_en                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_addr                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_txrx_addr_ccc                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_engine_odd                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_ERR_STATUS                      100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_engine_done                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
 Covergroup instance \/CCC_Handler_tb/DISEC_Broadcast_instance  
                                                      100.00%        100          -    Covered              
    covered/total bins:                                    46         46          -                      
    missing/total bins:                                     0         46          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint o_tx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin tx_en_0                                    109072          1          -    Covered              
        bin tx_en_1                                    151678          1          -    Covered              
    Coverpoint o_tx_mode_TOC_0                        100.00%        100          -    Covered              
        covered/total bins:                                10         10          -                      
        missing/total bins:                                 0         10          -                      
        % Hit:                                        100.00%        100          -                      
        bin tx_special_preamble                         52412          1          -    Covered              
        bin tx_zero                                      1588          1          -    Covered              
        bin tx_seven_zeros                              11116          1          -    Covered              
        bin tx_serializing_address                      12704          1          -    Covered              
        bin tx_parity_calc                               5688          1          -    Covered              
        bin tx_one                                       2424          1          -    Covered              
        bin tx_serializing_byte_port                     6688          1          -    Covered              
        bin tx_c_token_CRC                               1680          1          -    Covered              
        bin tx_value_CRC                                 2100          1          -    Covered              
        bin tx_restart_pattern                           2520          1          -    Covered              
    Coverpoint o_tx_mode_TOC_1                        100.00%        100          -    Covered              
        covered/total bins:                                10         10          -                      
        missing/total bins:                                 0         10          -                      
        % Hit:                                        100.00%        100          -                      
        bin tx_special_preamble                         52360          1          -    Covered              
        bin tx_zero                                      1620          1          -    Covered              
        bin tx_seven_zeros                              11340          1          -    Covered              
        bin tx_serializing_address                      12960          1          -    Covered              
        bin tx_parity_calc                               5772          1          -    Covered              
        bin tx_one                                       2428          1          -    Covered              
        bin tx_serializing_byte_port                     6464          1          -    Covered              
        bin tx_c_token_CRC                               1832          1          -    Covered              
        bin tx_value_CRC                                 2290          1          -    Covered              
        bin tx_exit_pattern                             14580          1          -    Covered              
    Coverpoint o_sclstall_en                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_sclstall_en_0                            234742          1          -    Covered              
        bin o_sclstall_en_1                             26008          1          -    Covered              
    Coverpoint o_sclstall_code_TOC_0                  100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_stall_cycles_restart                       2520          1          -    Covered              
    Coverpoint o_sclstall_code_TOC_1                  100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_stall_cycles_exit                         14580          1          -    Covered              
    Coverpoint o_rx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_rx_en_negedge_0                          253472          1          -    Covered              
        bin o_rx_en_negedge_1                            7278          1          -    Covered              
    Coverpoint o_rx_mode                              100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin rx_preamble_rx_mode                        260750          1          -    Covered              
    Coverpoint i_rx_pre                               100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin first_rx_pre                                83692          1          -    Covered              
        bin second_rx_pre                              168831          1          -    Covered              
    Coverpoint o_frmcnt_en                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_frmcnt_en_0                              172916          1          -    Covered              
        bin o_frmcnt_en_1                               87834          1          -    Covered              
    Coverpoint o_sdahand_pp_od                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_sdahand_pp_od_1                          260750          1          -    Covered              
    Coverpoint o_frmcnt_Direct_Broadcast_n            100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin o_frmcnt_Direct                         0                     -    ZERO                 
        bin o_frmcnt_Broadcast                         260750          1          -    Covered              
    Coverpoint o_regf_wr_en                           100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin o_regf_wr_en                            0                     -    ZERO                 
        bin o_regf_wr_en_n                             260750          1          -    Covered              
    Coverpoint o_regf_rd_en                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_regf_rd_en_0                             233550          1          -    Covered              
        bin o_regf_rd_en_1                              27200          1          -    Covered              
    Coverpoint o_regf_addr                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        ignore_bin last_addres_of_prev_cmd              11240                     -    Occurred             
        bin o_regf_addr_first_location                  28164          1          -    Covered              
        bin o_regf_addr_zeros                          192974          1          -    Covered              
        illegal_bin other_addresses                     15900                     -    Occurred             
    Coverpoint o_txrx_addr_ccc                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin CCC_value                                  106083          1          -    Covered              
    Coverpoint o_engine_odd                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_engine_odd_0                             235670          1          -    Covered              
        bin o_engine_odd_1                              25080          1          -    Covered              
    Coverpoint o_regf_ERR_STATUS                      100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_regf_ERR_STATUS_tb                       151240          1          -    Covered              
        default bin others                             109510                     -    Occurred             
    Coverpoint o_engine_done                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_engine_done_0                            257083          1          -    Covered              
        bin o_engine_done_1                              1595          1          -    Covered              
 TYPE /CCC_Handler_tb/SETMWL_Broadcast                100.00%        100          -    Covered              
    covered/total bins:                                    46         46          -                      
    missing/total bins:                                     0         46          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint o_tx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_tx_mode_TOC_0                        100.00%        100          -    Covered              
        covered/total bins:                                10         10          -                      
        missing/total bins:                                 0         10          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_tx_mode_TOC_1                        100.00%        100          -    Covered              
        covered/total bins:                                10         10          -                      
        missing/total bins:                                 0         10          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sclstall_en                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sclstall_code_TOC_0                  100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sclstall_code_TOC_1                  100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_rx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_rx_mode                              100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint i_rx_pre                               100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_frmcnt_en                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sdahand_pp_od                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_frmcnt_Direct_Broadcast_n            100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_wr_en                           100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_rd_en                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_addr                            100.00%        100          -    Covered              
        covered/total bins:                                 3          3          -                      
        missing/total bins:                                 0          3          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_txrx_addr_ccc                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_engine_odd                           100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_ERR_STATUS                      100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_engine_done                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
 Covergroup instance \/CCC_Handler_tb/SETMWL_Broadcast_instance  
                                                      100.00%        100          -    Covered              
    covered/total bins:                                    46         46          -                      
    missing/total bins:                                     0         46          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint o_tx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin tx_en_0                                    102486          1          -    Covered              
        bin tx_en_1                                    146467          1          -    Covered              
    Coverpoint o_tx_mode_TOC_0                        100.00%        100          -    Covered              
        covered/total bins:                                10         10          -                      
        missing/total bins:                                 0         10          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin tx_exit_pattern                     10260                     -    Occurred             
        bin tx_special_preamble                         50545          1          -    Covered              
        bin tx_zero                                      1574          1          -    Covered              
        bin tx_seven_zeros                              11018          1          -    Covered              
        bin tx_serializing_address                      12592          1          -    Covered              
        bin tx_parity_calc                               5712          1          -    Covered              
        bin tx_one                                       2422          1          -    Covered              
        bin tx_serializing_byte_port                     6784          1          -    Covered              
        bin tx_c_token_CRC                               1736          1          -    Covered              
        bin tx_value_CRC                                 2170          1          -    Covered              
        bin tx_restart_pattern                           2604          1          -    Covered              
    Coverpoint o_tx_mode_TOC_1                        100.00%        100          -    Covered              
        covered/total bins:                                10         10          -                      
        missing/total bins:                                 0         10          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin tx_restart_pattern                      0                     -    ZERO                 
        bin tx_special_preamble                         48684          1          -    Covered              
        bin tx_zero                                      1484          1          -    Covered              
        bin tx_seven_zeros                              10388          1          -    Covered              
        bin tx_serializing_address                      11872          1          -    Covered              
        bin tx_parity_calc                               5284          1          -    Covered              
        bin tx_one                                       2262          1          -    Covered              
        bin tx_serializing_byte_port                     6224          1          -    Covered              
        bin tx_c_token_CRC                               1520          1          -    Covered              
        bin tx_value_CRC                                 1900          1          -    Covered              
        bin tx_exit_pattern                             13356          1          -    Covered              
    Coverpoint o_sclstall_en                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_sclstall_en_0                            224262          1          -    Covered              
        bin o_sclstall_en_1                             24691          1          -    Covered              
    Coverpoint o_sclstall_code_TOC_0                  100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin o_stall_cycles_exit                 10260                     -    Occurred             
        bin o_stall_cycles_restart                       2604          1          -    Covered              
    Coverpoint o_sclstall_code_TOC_1                  100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin o_stall_cycles_restart                  0                     -    ZERO                 
        bin o_stall_cycles_exit                         13356          1          -    Covered              
    Coverpoint o_rx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_rx_en_negedge_0                          241927          1          -    Covered              
        bin o_rx_en_negedge_1                            7026          1          -    Covered              
    Coverpoint o_rx_mode                              100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin rx_preamble_rx_mode                        248953          1          -    Covered              
    Coverpoint i_rx_pre                               100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin first_rx_pre                                83977          1          -    Covered              
        bin second_rx_pre                              157588          1          -    Covered              
    Coverpoint o_frmcnt_en                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_frmcnt_en_0                              161647          1          -    Covered              
        bin o_frmcnt_en_1                               87306          1          -    Covered              
    Coverpoint o_sdahand_pp_od                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_sdahand_pp_od_1                          248953          1          -    Covered              
    Coverpoint o_frmcnt_Direct_Broadcast_n            100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin o_frmcnt_Direct                         0                     -    ZERO                 
        bin o_frmcnt_Broadcast                         248953          1          -    Covered              
    Coverpoint o_regf_wr_en                           100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin o_regf_wr_en                            0                     -    ZERO                 
        bin o_regf_wr_en_n                             248953          1          -    Covered              
    Coverpoint o_regf_rd_en                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_regf_rd_en_0                             222921          1          -    Covered              
        bin o_regf_rd_en_1                              26032          1          -    Covered              
    Coverpoint o_regf_addr                            100.00%        100          -    Covered              
        covered/total bins:                                 3          3          -                      
        missing/total bins:                                 0          3          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_regf_addr_first_location                  29100          1          -    Covered              
        bin o_regf_addr_second_location                 34353          1          -    Covered              
        bin o_regf_addr_zeros                          159890          1          -    Covered              
        illegal_bin other_addresses                     13080                     -    Occurred             
    Coverpoint o_txrx_addr_ccc                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin CCC_value                                  105459          1          -    Covered              
    Coverpoint o_engine_odd                           100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin o_engine_odd_1                          0                     -    ZERO                 
        bin o_engine_odd_0                             248953          1          -    Covered              
    Coverpoint o_regf_ERR_STATUS                      100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_regf_ERR_STATUS_tb                       143485          1          -    Covered              
        default bin others                             105468                     -    Occurred             
    Coverpoint o_engine_done                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_engine_done_0                            247424          1          -    Covered              
        bin o_engine_done_1                              1529          1          -    Covered              
 TYPE /CCC_Handler_tb/SETMRL_Broadcast                100.00%        100          -    Covered              
    covered/total bins:                                    46         46          -                      
    missing/total bins:                                     0         46          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint o_tx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_tx_mode_TOC_0                        100.00%        100          -    Covered              
        covered/total bins:                                10         10          -                      
        missing/total bins:                                 0         10          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_tx_mode_TOC_1                        100.00%        100          -    Covered              
        covered/total bins:                                10         10          -                      
        missing/total bins:                                 0         10          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sclstall_en                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sclstall_code_TOC_0                  100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sclstall_code_TOC_1                  100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_rx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_rx_mode                              100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint i_rx_pre                               100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_frmcnt_en                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sdahand_pp_od                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_frmcnt_Direct_Broadcast_n            100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_wr_en                           100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_rd_en                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_addr                            100.00%        100          -    Covered              
        covered/total bins:                                 3          3          -                      
        missing/total bins:                                 0          3          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_txrx_addr_ccc                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_engine_odd                           100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_ERR_STATUS                      100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_engine_done                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
 Covergroup instance \/CCC_Handler_tb/SETMRL_Broadcast_instance  
                                                      100.00%        100          -    Covered              
    covered/total bins:                                    46         46          -                      
    missing/total bins:                                     0         46          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint o_tx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin tx_en_0                                    104943          1          -    Covered              
        bin tx_en_1                                    144162          1          -    Covered              
    Coverpoint o_tx_mode_TOC_0                        100.00%        100          -    Covered              
        covered/total bins:                                10         10          -                      
        missing/total bins:                                 0         10          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin tx_exit_pattern                     10494                     -    Occurred             
        bin tx_special_preamble                         51335          1          -    Covered              
        bin tx_zero                                      1562          1          -    Covered              
        bin tx_seven_zeros                              10934          1          -    Covered              
        bin tx_serializing_address                      12496          1          -    Covered              
        bin tx_parity_calc                               5452          1          -    Covered              
        bin tx_one                                       2330          1          -    Covered              
        bin tx_serializing_byte_port                     6144          1          -    Covered              
        bin tx_c_token_CRC                               1584          1          -    Covered              
        bin tx_value_CRC                                 1980          1          -    Covered              
        bin tx_restart_pattern                           2376          1          -    Covered              
    Coverpoint o_tx_mode_TOC_1                        100.00%        100          -    Covered              
        covered/total bins:                                10         10          -                      
        missing/total bins:                                 0         10          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin tx_restart_pattern                      0                     -    ZERO                 
        bin tx_special_preamble                         50305          1          -    Covered              
        bin tx_zero                                      1522          1          -    Covered              
        bin tx_seven_zeros                              10654          1          -    Covered              
        bin tx_serializing_address                      12176          1          -    Covered              
        bin tx_parity_calc                               5300          1          -    Covered              
        bin tx_one                                       2272          1          -    Covered              
        bin tx_serializing_byte_port                     6000          1          -    Covered              
        bin tx_c_token_CRC                               1512          1          -    Covered              
        bin tx_value_CRC                                 1890          1          -    Covered              
        bin tx_exit_pattern                             13698          1          -    Covered              
    Coverpoint o_sclstall_en                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_sclstall_en_0                            224079          1          -    Covered              
        bin o_sclstall_en_1                             25026          1          -    Covered              
    Coverpoint o_sclstall_code_TOC_0                  100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin o_stall_cycles_exit                 10494                     -    Occurred             
        bin o_stall_cycles_restart                       2376          1          -    Covered              
    Coverpoint o_sclstall_code_TOC_1                  100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin o_stall_cycles_restart                  0                     -    ZERO                 
        bin o_stall_cycles_exit                         13698          1          -    Covered              
    Coverpoint o_rx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_rx_en_negedge_0                          242202          1          -    Covered              
        bin o_rx_en_negedge_1                            6903          1          -    Covered              
    Coverpoint o_rx_mode                              100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin rx_preamble_rx_mode                        249105          1          -    Covered              
    Coverpoint i_rx_pre                               100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin first_rx_pre                                80490          1          -    Covered              
        bin second_rx_pre                              161216          1          -    Covered              
    Coverpoint o_frmcnt_en                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_frmcnt_en_0                              167697          1          -    Covered              
        bin o_frmcnt_en_1                               81408          1          -    Covered              
    Coverpoint o_sdahand_pp_od                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_sdahand_pp_od_1                          249105          1          -    Covered              
    Coverpoint o_frmcnt_Direct_Broadcast_n            100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin o_frmcnt_Direct                         0                     -    ZERO                 
        bin o_frmcnt_Broadcast                         249105          1          -    Covered              
    Coverpoint o_regf_wr_en                           100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin o_regf_wr_en                            0                     -    ZERO                 
        bin o_regf_wr_en_n                             249105          1          -    Covered              
    Coverpoint o_regf_rd_en                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_regf_rd_en_0                             224577          1          -    Covered              
        bin o_regf_rd_en_1                              24528          1          -    Covered              
    Coverpoint o_regf_addr                            100.00%        100          -    Covered              
        covered/total bins:                                 3          3          -                      
        missing/total bins:                                 0          3          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_regf_addr_first_location                  27444          1          -    Covered              
        bin o_regf_addr_second_location                 35449          1          -    Covered              
        bin o_regf_addr_zeros                          155981          1          -    Covered              
        illegal_bin other_addresses                     17670                     -    Occurred             
    Coverpoint o_txrx_addr_ccc                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin CCC_value                                   98542          1          -    Covered              
    Coverpoint o_engine_odd                           100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin o_engine_odd_1                          0                     -    ZERO                 
        bin o_engine_odd_0                             249105          1          -    Covered              
    Coverpoint o_regf_ERR_STATUS                      100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_regf_ERR_STATUS_tb                       140535          1          -    Covered              
        default bin others                             108570                     -    Occurred             
    Coverpoint o_engine_done                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_engine_done_0                            247563          1          -    Covered              
        bin o_engine_done_1                              1542          1          -    Covered              
 TYPE /CCC_Handler_tb/Dummy_Broadcast                 100.00%        100          -    Covered              
    covered/total bins:                                    44         44          -                      
    missing/total bins:                                     0         44          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint o_tx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_tx_mode_TOC_0                        100.00%        100          -    Covered              
        covered/total bins:                                10         10          -                      
        missing/total bins:                                 0         10          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_tx_mode_TOC_1                        100.00%        100          -    Covered              
        covered/total bins:                                10         10          -                      
        missing/total bins:                                 0         10          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sclstall_en                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sclstall_code_TOC_0                  100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sclstall_code_TOC_1                  100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_rx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_rx_mode                              100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint i_rx_pre                               100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_frmcnt_en                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sdahand_pp_od                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_frmcnt_Direct_Broadcast_n            100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_wr_en                           100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_rd_en                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_addr                            100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_txrx_addr_ccc                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_engine_odd                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_ERR_STATUS                      100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_engine_done                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
 Covergroup instance \/CCC_Handler_tb/Dummy_Broadcast_instance  
                                                      100.00%        100          -    Covered              
    covered/total bins:                                    44         44          -                      
    missing/total bins:                                     0         44          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint o_tx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin tx_en_0                                     78198          1          -    Covered              
        bin tx_en_1                                    140998          1          -    Covered              
    Coverpoint o_tx_mode_TOC_0                        100.00%        100          -    Covered              
        covered/total bins:                                10         10          -                      
        missing/total bins:                                 0         10          -                      
        % Hit:                                        100.00%        100          -                      
        bin tx_special_preamble                         38923          1          -    Covered              
        bin tx_zero                                      1618          1          -    Covered              
        bin tx_seven_zeros                              11326          1          -    Covered              
        bin tx_serializing_address                      12944          1          -    Covered              
        bin tx_parity_calc                               4804          1          -    Covered              
        bin tx_one                                       1618          1          -    Covered              
        bin tx_serializing_byte_port                     6272          1          -    Covered              
        bin tx_c_token_CRC                               3136          1          -    Covered              
        bin tx_value_CRC                                 3920          1          -    Covered              
        bin tx_restart_pattern                           4704          1          -    Covered              
    Coverpoint o_tx_mode_TOC_1                        100.00%        100          -    Covered              
        covered/total bins:                                10         10          -                      
        missing/total bins:                                 0         10          -                      
        % Hit:                                        100.00%        100          -                      
        bin tx_special_preamble                         36449          1          -    Covered              
        bin tx_zero                                      1574          1          -    Covered              
        bin tx_seven_zeros                              11018          1          -    Covered              
        bin tx_serializing_address                      12592          1          -    Covered              
        bin tx_parity_calc                               4752          1          -    Covered              
        bin tx_one                                       1574          1          -    Covered              
        bin tx_serializing_byte_port                     6416          1          -    Covered              
        bin tx_c_token_CRC                               3208          1          -    Covered              
        bin tx_value_CRC                                 4010          1          -    Covered              
        bin tx_exit_pattern                             14166          1          -    Covered              
    Coverpoint o_sclstall_en                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_sclstall_en_0                            194416          1          -    Covered              
        bin o_sclstall_en_1                             24780          1          -    Covered              
    Coverpoint o_sclstall_code_TOC_0                  100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_stall_cycles_restart                       4704          1          -    Covered              
    Coverpoint o_sclstall_code_TOC_1                  100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_stall_cycles_exit                         14166          1          -    Covered              
    Coverpoint o_rx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_rx_en_negedge_0                          214408          1          -    Covered              
        bin o_rx_en_negedge_1                            4788          1          -    Covered              
    Coverpoint o_rx_mode                              100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin rx_preamble_rx_mode                        219196          1          -    Covered              
    Coverpoint i_rx_pre                               100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin second_rx_pre                      138606                     -    Occurred             
        bin first_rx_pre                                73442          1          -    Covered              
    Coverpoint o_frmcnt_en                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_frmcnt_en_0                              173968          1          -    Covered              
        bin o_frmcnt_en_1                               45228          1          -    Covered              
    Coverpoint o_sdahand_pp_od                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_sdahand_pp_od_1                          219196          1          -    Covered              
    Coverpoint o_frmcnt_Direct_Broadcast_n            100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin o_frmcnt_Direct                         0                     -    ZERO                 
        bin o_frmcnt_Broadcast                         219196          1          -    Covered              
    Coverpoint o_regf_wr_en                           100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin o_regf_wr_en                            0                     -    ZERO                 
        bin o_regf_wr_en_n                             219196          1          -    Covered              
    Coverpoint o_regf_rd_en                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_regf_rd_en_0                             206508          1          -    Covered              
        bin o_regf_rd_en_1                              12688          1          -    Covered              
    Coverpoint o_regf_addr                            100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        ignore_bin last_addres_of_prev_cmd              31925                     -    Occurred             
        bin o_regf_addr_zeros                          154830          1          -    Covered              
        illegal_bin other_addresses                     18463                     -    Occurred             
    Coverpoint o_txrx_addr_ccc                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin CCC_value                                   59909          1          -    Covered              
        illegal_bin others                             145309                     -    Occurred             
    Coverpoint o_engine_odd                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_engine_odd_0                             185863          1          -    Covered              
        bin o_engine_odd_1                              33333          1          -    Covered              
    Coverpoint o_regf_ERR_STATUS                      100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_regf_ERR_STATUS_tb                       143714          1          -    Covered              
        default bin others                              75482                     -    Occurred             
    Coverpoint o_engine_done                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_engine_done_0                            217600          1          -    Covered              
        bin o_engine_done_1                              1596          1          -    Covered              
 TYPE /CCC_Handler_tb/ENEC_Direct                     100.00%        100          -    Covered              
    covered/total bins:                                    47         47          -                      
    missing/total bins:                                     0         47          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint o_tx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_tx_mode_TOC_0                        100.00%        100          -    Covered              
        covered/total bins:                                10         10          -                      
        missing/total bins:                                 0         10          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_tx_mode_TOC_1                        100.00%        100          -    Covered              
        covered/total bins:                                11         11          -                      
        missing/total bins:                                 0         11          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sclstall_en                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sclstall_code_TOC_0                  100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sclstall_code_TOC_1                  100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_rx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_rx_mode                              100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint i_rx_pre                               100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_frmcnt_en                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sdahand_pp_od                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_frmcnt_Direct_Broadcast_n            100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_wr_en                           100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_rd_en                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_addr                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_txrx_addr_ccc                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_engine_odd                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_ERR_STATUS                      100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_engine_done                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
 Covergroup instance \/CCC_Handler_tb/ENENEC_Direct_instance  
                                                      100.00%        100          -    Covered              
    covered/total bins:                                    47         47          -                      
    missing/total bins:                                     0         47          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint o_tx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin tx_en_0                                    105226          1          -    Covered              
        bin tx_en_1                                    201012          1          -    Covered              
    Coverpoint o_tx_mode_TOC_0                        100.00%        100          -    Covered              
        covered/total bins:                                10         10          -                      
        missing/total bins:                                 0         10          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin tx_exit_pattern                     10350                     -    Occurred             
        bin tx_special_preamble                         54137          1          -    Covered              
        bin tx_zero                                      2390          1          -    Covered              
        bin tx_seven_zeros                              16730          1          -    Covered              
        bin tx_serializing_address                      19120          1          -    Covered              
        bin tx_parity_calc                               7260          1          -    Covered              
        bin tx_one                                       2390          1          -    Covered              
        bin tx_serializing_byte_port                     6528          1          -    Covered              
        bin tx_c_token_CRC                               4960          1          -    Covered              
        bin tx_value_CRC                                 6200          1          -    Covered              
        bin tx_restart_pattern                           7440          1          -    Covered              
    Coverpoint o_tx_mode_TOC_1                        100.00%        100          -    Covered              
        covered/total bins:                                11         11          -                      
        missing/total bins:                                 0         11          -                      
        % Hit:                                        100.00%        100          -                      
        bin tx_special_preamble                         53179          1          -    Covered              
        bin tx_zero                                      2220          1          -    Covered              
        bin tx_seven_zeros                              15540          1          -    Covered              
        bin tx_serializing_address                      17760          1          -    Covered              
        bin tx_parity_calc                               6584          1          -    Covered              
        bin tx_one                                       2220          1          -    Covered              
        bin tx_serializing_byte_port                     5744          1          -    Covered              
        bin tx_c_token_CRC                               4288          1          -    Covered              
        bin tx_value_CRC                                 5360          1          -    Covered              
        bin tx_exit_pattern                             13518          1          -    Covered              
        bin tx_restart_pattern                           4308          1          -    Covered              
    Coverpoint o_sclstall_en                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_sclstall_en_0                            272927          1          -    Covered              
        bin o_sclstall_en_1                             33311          1          -    Covered              
    Coverpoint o_sclstall_code_TOC_0                  100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin o_stall_cycles_exit                 10350                     -    Occurred             
        bin o_stall_cycles_restart                       7440          1          -    Covered              
    Coverpoint o_sclstall_code_TOC_1                  100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_stall_cycles_internal_restart              4308          1          -    Covered              
        bin o_stall_cycles_exit                         13518          1          -    Covered              
    Coverpoint o_rx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_rx_en_negedge_0                          299323          1          -    Covered              
        bin o_rx_en_negedge_1                            6915          1          -    Covered              
    Coverpoint o_rx_mode                              100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin rx_preamble_rx_mode                        306238          1          -    Covered              
    Coverpoint i_rx_pre                               100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin first_rx_pre                               129316          1          -    Covered              
    Coverpoint o_frmcnt_en                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_frmcnt_en_0                              224006          1          -    Covered              
        bin o_frmcnt_en_1                               82232          1          -    Covered              
    Coverpoint o_sdahand_pp_od                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_sdahand_pp_od_1                          306238          1          -    Covered              
    Coverpoint o_frmcnt_Direct_Broadcast_n            100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin o_frmcnt_Direct                         0                     -    ZERO                 
        bin o_frmcnt_Broadcast                         306238          1          -    Covered              
    Coverpoint o_regf_wr_en                           100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin o_regf_wr_en                            0                     -    ZERO                 
        bin o_regf_wr_en_n                             306238          1          -    Covered              
    Coverpoint o_regf_rd_en                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_regf_rd_en_0                             281907          1          -    Covered              
        bin o_regf_rd_en_1                              24331          1          -    Covered              
    Coverpoint o_regf_addr                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        ignore_bin last_addres_of_prev_cmd              11403                     -    Occurred             
        bin o_regf_addr_first_location                  26781          1          -    Covered              
        bin o_regf_addr_zeros                          237512          1          -    Covered              
        illegal_bin other_addresses                     17250                     -    Occurred             
    Coverpoint o_txrx_addr_ccc                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin CCC_value                                   69030          1          -    Covered              
    Coverpoint o_engine_odd                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_engine_odd_0                             284170          1          -    Covered              
        bin o_engine_odd_1                              22068          1          -    Covered              
    Coverpoint o_regf_ERR_STATUS                      100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_regf_ERR_STATUS_tb                       198232          1          -    Covered              
        default bin others                             108006                     -    Occurred             
    Coverpoint o_engine_done                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_engine_done_0                            304700          1          -    Covered              
        bin o_engine_done_1                              1538          1          -    Covered              
 TYPE /CCC_Handler_tb/DISEC_Direct                    100.00%        100          -    Covered              
    covered/total bins:                                    47         47          -                      
    missing/total bins:                                     0         47          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint o_tx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_tx_mode_TOC_0                        100.00%        100          -    Covered              
        covered/total bins:                                10         10          -                      
        missing/total bins:                                 0         10          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_tx_mode_TOC_1                        100.00%        100          -    Covered              
        covered/total bins:                                11         11          -                      
        missing/total bins:                                 0         11          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sclstall_en                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sclstall_code_TOC_0                  100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sclstall_code_TOC_1                  100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_rx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_rx_mode                              100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint i_rx_pre                               100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_frmcnt_en                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sdahand_pp_od                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_frmcnt_Direct_Broadcast_n            100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_wr_en                           100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_rd_en                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_addr                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_txrx_addr_ccc                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_engine_odd                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_ERR_STATUS                      100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_engine_done                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
 Covergroup instance \/CCC_Handler_tb/DISEC_Direct_instance  
                                                      100.00%        100          -    Covered              
    covered/total bins:                                    47         47          -                      
    missing/total bins:                                     0         47          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint o_tx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin tx_en_0                                    109225          1          -    Covered              
        bin tx_en_1                                    203609          1          -    Covered              
    Coverpoint o_tx_mode_TOC_0                        100.00%        100          -    Covered              
        covered/total bins:                                10         10          -                      
        missing/total bins:                                 0         10          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin tx_exit_pattern                     10314                     -    Occurred             
        bin tx_special_preamble                         53533          1          -    Covered              
        bin tx_zero                                      2300          1          -    Covered              
        bin tx_seven_zeros                              16100          1          -    Covered              
        bin tx_serializing_address                      18400          1          -    Covered              
        bin tx_parity_calc                               6908          1          -    Covered              
        bin tx_one                                       2300          1          -    Covered              
        bin tx_serializing_byte_port                     5968          1          -    Covered              
        bin tx_c_token_CRC                               4616          1          -    Covered              
        bin tx_value_CRC                                 5770          1          -    Covered              
        bin tx_restart_pattern                           6924          1          -    Covered              
    Coverpoint o_tx_mode_TOC_1                        100.00%        100          -    Covered              
        covered/total bins:                                11         11          -                      
        missing/total bins:                                 0         11          -                      
        % Hit:                                        100.00%        100          -                      
        bin tx_special_preamble                         57502          1          -    Covered              
        bin tx_zero                                      2396          1          -    Covered              
        bin tx_seven_zeros                              16772          1          -    Covered              
        bin tx_serializing_address                      19168          1          -    Covered              
        bin tx_parity_calc                               7100          1          -    Covered              
        bin tx_one                                       2396          1          -    Covered              
        bin tx_serializing_byte_port                     6208          1          -    Covered              
        bin tx_c_token_CRC                               4616          1          -    Covered              
        bin tx_value_CRC                                 5770          1          -    Covered              
        bin tx_exit_pattern                             14580          1          -    Covered              
        bin tx_restart_pattern                           4656          1          -    Covered              
    Coverpoint o_sclstall_en                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_sclstall_en_0                            278708          1          -    Covered              
        bin o_sclstall_en_1                             34126          1          -    Covered              
    Coverpoint o_sclstall_code_TOC_0                  100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin o_stall_cycles_exit                 10314                     -    Occurred             
        bin o_stall_cycles_restart                       6924          1          -    Covered              
    Coverpoint o_sclstall_code_TOC_1                  100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_stall_cycles_internal_restart              4656          1          -    Covered              
        bin o_stall_cycles_exit                         14580          1          -    Covered              
    Coverpoint o_rx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_rx_en_negedge_0                          305790          1          -    Covered              
        bin o_rx_en_negedge_1                            7044          1          -    Covered              
    Coverpoint o_rx_mode                              100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin rx_preamble_rx_mode                        312834          1          -    Covered              
    Coverpoint i_rx_pre                               100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin first_rx_pre                               131526          1          -    Covered              
    Coverpoint o_frmcnt_en                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_frmcnt_en_0                              231334          1          -    Covered              
        bin o_frmcnt_en_1                               81500          1          -    Covered              
    Coverpoint o_sdahand_pp_od                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_sdahand_pp_od_1                          312834          1          -    Covered              
    Coverpoint o_frmcnt_Direct_Broadcast_n            100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin o_frmcnt_Broadcast                      0                     -    ZERO                 
        bin o_frmcnt_Direct                            312834          1          -    Covered              
    Coverpoint o_regf_wr_en                           100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin o_regf_wr_en                            0                     -    ZERO                 
        bin o_regf_wr_en_n                             312834          1          -    Covered              
    Coverpoint o_regf_rd_en                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_regf_rd_en_0                             288475          1          -    Covered              
        bin o_regf_rd_en_1                              24359          1          -    Covered              
    Coverpoint o_regf_addr                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        ignore_bin last_addres_of_prev_cmd              11100                     -    Occurred             
        bin o_regf_addr_first_location                  29600          1          -    Covered              
        bin o_regf_addr_zeros                          243538          1          -    Covered              
        illegal_bin other_addresses                     14811                     -    Occurred             
    Coverpoint o_txrx_addr_ccc                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin CCC_value                                   68490          1          -    Covered              
    Coverpoint o_engine_odd                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_engine_odd_0                             290478          1          -    Covered              
        bin o_engine_odd_1                              22356          1          -    Covered              
    Coverpoint o_regf_ERR_STATUS                      100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_regf_ERR_STATUS_tb                       200598          1          -    Covered              
        default bin others                             112236                     -    Occurred             
    Coverpoint o_engine_done                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_engine_done_0                            311247          1          -    Covered              
        bin o_engine_done_1                              1587          1          -    Covered              
 TYPE /CCC_Handler_tb/SETMWL_Direct                   100.00%        100          -    Covered              
    covered/total bins:                                    47         47          -                      
    missing/total bins:                                     0         47          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint o_tx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_tx_mode_TOC_0                        100.00%        100          -    Covered              
        covered/total bins:                                10         10          -                      
        missing/total bins:                                 0         10          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_tx_mode_TOC_1                        100.00%        100          -    Covered              
        covered/total bins:                                11         11          -                      
        missing/total bins:                                 0         11          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sclstall_en                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sclstall_code_TOC_0                  100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sclstall_code_TOC_1                  100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_rx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_rx_mode                              100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint i_rx_pre                               100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_frmcnt_en                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sdahand_pp_od                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_frmcnt_Direct_Broadcast_n            100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_wr_en                           100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_rd_en                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_addr                            100.00%        100          -    Covered              
        covered/total bins:                                 3          3          -                      
        missing/total bins:                                 0          3          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_txrx_addr_ccc                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_engine_odd                           100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_ERR_STATUS                      100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_engine_done                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
 Covergroup instance \/CCC_Handler_tb/SETMWL_Direct_instance  
                                                      100.00%        100          -    Covered              
    covered/total bins:                                    47         47          -                      
    missing/total bins:                                     0         47          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint o_tx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin tx_en_0                                    110495          1          -    Covered              
        bin tx_en_1                                    216688          1          -    Covered              
    Coverpoint o_tx_mode_TOC_0                        100.00%        100          -    Covered              
        covered/total bins:                                10         10          -                      
        missing/total bins:                                 0         10          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin tx_exit_pattern                     11052                     -    Occurred             
        bin tx_special_preamble                         57557          1          -    Covered              
        bin tx_zero                                      2504          1          -    Covered              
        bin tx_seven_zeros                              17528          1          -    Covered              
        bin tx_serializing_address                      20032          1          -    Covered              
        bin tx_parity_calc                               7560          1          -    Covered              
        bin tx_one                                       2504          1          -    Covered              
        bin tx_serializing_byte_port                     6768          1          -    Covered              
        bin tx_c_token_CRC                               5104          1          -    Covered              
        bin tx_value_CRC                                 6380          1          -    Covered              
        bin tx_restart_pattern                           7656          1          -    Covered              
    Coverpoint o_tx_mode_TOC_1                        100.00%        100          -    Covered              
        covered/total bins:                                11         11          -                      
        missing/total bins:                                 0         11          -                      
        % Hit:                                        100.00%        100          -                      
        bin tx_special_preamble                         56063          1          -    Covered              
        bin tx_zero                                      2438          1          -    Covered              
        bin tx_seven_zeros                              17066          1          -    Covered              
        bin tx_serializing_address                      19504          1          -    Covered              
        bin tx_parity_calc                               7360          1          -    Covered              
        bin tx_one                                       2438          1          -    Covered              
        bin tx_serializing_byte_port                     6432          1          -    Covered              
        bin tx_c_token_CRC                               4968          1          -    Covered              
        bin tx_value_CRC                                 6210          1          -    Covered              
        bin tx_exit_pattern                             14706          1          -    Covered              
        bin tx_restart_pattern                           4824          1          -    Covered              
    Coverpoint o_sclstall_en                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_sclstall_en_0                            291416          1          -    Covered              
        bin o_sclstall_en_1                             35767          1          -    Covered              
    Coverpoint o_sclstall_code_TOC_0                  100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin o_stall_cycles_exit                 11052                     -    Occurred             
        bin o_stall_cycles_restart                       7656          1          -    Covered              
    Coverpoint o_sclstall_code_TOC_1                  100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_stall_cycles_internal_restart              4824          1          -    Covered              
        bin o_stall_cycles_exit                         14706          1          -    Covered              
    Coverpoint o_rx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_rx_en_negedge_0                          319770          1          -    Covered              
        bin o_rx_en_negedge_1                            7413          1          -    Covered              
    Coverpoint o_rx_mode                              100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin rx_preamble_rx_mode                        327183          1          -    Covered              
    Coverpoint i_rx_pre                               100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin first_rx_pre                               142126          1          -    Covered              
    Coverpoint o_frmcnt_en                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_frmcnt_en_0                              238935          1          -    Covered              
        bin o_frmcnt_en_1                               88248          1          -    Covered              
    Coverpoint o_sdahand_pp_od                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_sdahand_pp_od_1                          327183          1          -    Covered              
    Coverpoint o_frmcnt_Direct_Broadcast_n            100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin o_frmcnt_Broadcast                      0                     -    ZERO                 
        bin o_frmcnt_Direct                            327183          1          -    Covered              
    Coverpoint o_regf_wr_en                           100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin o_regf_wr_en                            0                     -    ZERO                 
        bin o_regf_wr_en_n                             327183          1          -    Covered              
    Coverpoint o_regf_rd_en                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_regf_rd_en_0                             300529          1          -    Covered              
        bin o_regf_rd_en_1                              26654          1          -    Covered              
    Coverpoint o_regf_addr                            100.00%        100          -    Covered              
        covered/total bins:                                 3          3          -                      
        missing/total bins:                                 0          3          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_regf_addr_first_location                  29728          1          -    Covered              
        bin o_regf_addr_zeros                          233339          1          -    Covered              
        bin o_regf_addr_second_location                 36426          1          -    Covered              
        illegal_bin other_addresses                     14249                     -    Occurred             
    Coverpoint o_txrx_addr_ccc                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin CCC_value                                   74250          1          -    Covered              
    Coverpoint o_engine_odd                           100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin o_engine_odd_1                          0                     -    ZERO                 
        bin o_engine_odd_0                             327183          1          -    Covered              
    Coverpoint o_regf_ERR_STATUS                      100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_regf_ERR_STATUS_tb                       213255          1          -    Covered              
        default bin others                             113928                     -    Occurred             
    Coverpoint o_engine_done                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_engine_done_0                            325537          1          -    Covered              
        bin o_engine_done_1                              1646          1          -    Covered              
 TYPE /CCC_Handler_tb/SETMRL_Direct                   100.00%        100          -    Covered              
    covered/total bins:                                    47         47          -                      
    missing/total bins:                                     0         47          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint o_tx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_tx_mode_TOC_0                        100.00%        100          -    Covered              
        covered/total bins:                                10         10          -                      
        missing/total bins:                                 0         10          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_tx_mode_TOC_1                        100.00%        100          -    Covered              
        covered/total bins:                                11         11          -                      
        missing/total bins:                                 0         11          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sclstall_en                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sclstall_code_TOC_0                  100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sclstall_code_TOC_1                  100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_rx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_rx_mode                              100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint i_rx_pre                               100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_frmcnt_en                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sdahand_pp_od                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_frmcnt_Direct_Broadcast_n            100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_wr_en                           100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_rd_en                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_addr                            100.00%        100          -    Covered              
        covered/total bins:                                 3          3          -                      
        missing/total bins:                                 0          3          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_txrx_addr_ccc                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_engine_odd                           100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_ERR_STATUS                      100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_engine_done                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
 Covergroup instance \/CCC_Handler_tb/SETMRL_Direct_instance  
                                                      100.00%        100          -    Covered              
    covered/total bins:                                    47         47          -                      
    missing/total bins:                                     0         47          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint o_tx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin tx_en_0                                    104721          1          -    Covered              
        bin tx_en_1                                    201245          1          -    Covered              
    Coverpoint o_tx_mode_TOC_0                        100.00%        100          -    Covered              
        covered/total bins:                                10         10          -                      
        missing/total bins:                                 0         10          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin tx_exit_pattern                     11196                     -    Occurred             
        bin tx_special_preamble                         57711          1          -    Covered              
        bin tx_zero                                      2422          1          -    Covered              
        bin tx_seven_zeros                              16954          1          -    Covered              
        bin tx_serializing_address                      19376          1          -    Covered              
        bin tx_parity_calc                               7200          1          -    Covered              
        bin tx_one                                       2422          1          -    Covered              
        bin tx_serializing_byte_port                     6304          1          -    Covered              
        bin tx_c_token_CRC                               4712          1          -    Covered              
        bin tx_value_CRC                                 5890          1          -    Covered              
        bin tx_restart_pattern                           7068          1          -    Covered              
    Coverpoint o_tx_mode_TOC_1                        100.00%        100          -    Covered              
        covered/total bins:                                11         11          -                      
        missing/total bins:                                 0         11          -                      
        % Hit:                                        100.00%        100          -                      
        bin tx_special_preamble                         49154          1          -    Covered              
        bin tx_zero                                      2184          1          -    Covered              
        bin tx_seven_zeros                              15288          1          -    Covered              
        bin tx_serializing_address                      17472          1          -    Covered              
        bin tx_parity_calc                               6652          1          -    Covered              
        bin tx_one                                       2184          1          -    Covered              
        bin tx_serializing_byte_port                     5920          1          -    Covered              
        bin tx_c_token_CRC                               4568          1          -    Covered              
        bin tx_value_CRC                                 5710          1          -    Covered              
        bin tx_exit_pattern                             12996          1          -    Covered              
        bin tx_restart_pattern                           4440          1          -    Covered              
    Coverpoint o_sclstall_en                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_sclstall_en_0                            272569          1          -    Covered              
        bin o_sclstall_en_1                             33397          1          -    Covered              
    Coverpoint o_sclstall_code_TOC_0                  100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin o_stall_cycles_exit                 11196                     -    Occurred             
        bin o_stall_cycles_restart                       7068          1          -    Covered              
    Coverpoint o_sclstall_code_TOC_1                  100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_stall_cycles_internal_restart              4440          1          -    Covered              
        bin o_stall_cycles_exit                         12996          1          -    Covered              
    Coverpoint o_rx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_rx_en_negedge_0                          299057          1          -    Covered              
        bin o_rx_en_negedge_1                            6909          1          -    Covered              
    Coverpoint o_rx_mode                              100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin rx_preamble_rx_mode                        305966          1          -    Covered              
    Coverpoint i_rx_pre                               100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin first_rx_pre                               130780          1          -    Covered              
    Coverpoint o_frmcnt_en                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_frmcnt_en_0                              224112          1          -    Covered              
        bin o_frmcnt_en_1                               81854          1          -    Covered              
    Coverpoint o_sdahand_pp_od                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_sdahand_pp_od_1                          305966          1          -    Covered              
    Coverpoint o_frmcnt_Direct_Broadcast_n            100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin o_frmcnt_Broadcast                      0                     -    ZERO                 
        bin o_frmcnt_Direct                            305966          1          -    Covered              
    Coverpoint o_regf_wr_en                           100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin o_regf_wr_en                            0                     -    ZERO                 
        bin o_regf_wr_en_n                             305966          1          -    Covered              
    Coverpoint o_regf_rd_en                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_regf_rd_en_0                             281466          1          -    Covered              
        bin o_regf_rd_en_1                              24500          1          -    Covered              
    Coverpoint o_regf_addr                            100.00%        100          -    Covered              
        covered/total bins:                                 3          3          -                      
        missing/total bins:                                 0          3          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_regf_addr_first_location                  30507          1          -    Covered              
        bin o_regf_addr_zeros                          213116          1          -    Covered              
        bin o_regf_addr_second_location                 32361          1          -    Covered              
        illegal_bin other_addresses                     16735                     -    Occurred             
    Coverpoint o_txrx_addr_ccc                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin CCC_value                                   68760          1          -    Covered              
    Coverpoint o_engine_odd                           100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin o_engine_odd_1                          0                     -    ZERO                 
        bin o_engine_odd_0                             305966          1          -    Covered              
    Coverpoint o_regf_ERR_STATUS                      100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_regf_ERR_STATUS_tb                       198524          1          -    Covered              
        default bin others                             107442                     -    Occurred             
    Coverpoint o_engine_done                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_engine_done_0                            304427          1          -    Covered              
        bin o_engine_done_1                              1539          1          -    Covered              
 TYPE /CCC_Handler_tb/GETMWL_Direct                   100.00%        100          -    Covered              
    covered/total bins:                                    53         53          -                      
    missing/total bins:                                     0         53          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint o_tx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_tx_mode_TOC_0                        100.00%        100          -    Covered              
        covered/total bins:                                10         10          -                      
        missing/total bins:                                 0         10          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_tx_mode_TOC_1                        100.00%        100          -    Covered              
        covered/total bins:                                11         11          -                      
        missing/total bins:                                 0         11          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sclstall_en                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sclstall_code_TOC_0                  100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sclstall_code_TOC_1                  100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_rx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_rx_mode                              100.00%        100          -    Covered              
        covered/total bins:                                 5          5          -                      
        missing/total bins:                                 0          5          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint i_rx_pre                               100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_frmcnt_en                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sdahand_pp_od                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_frmcnt_Direct_Broadcast_n            100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_wr_en                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_rd_en                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_addr                            100.00%        100          -    Covered              
        covered/total bins:                                 3          3          -                      
        missing/total bins:                                 0          3          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_txrx_addr_ccc                        100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_engine_odd                           100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_ERR_STATUS                      100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_engine_done                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
 Covergroup instance \/CCC_Handler_tb/GETMWL_Direct_instance  
                                                      100.00%        100          -    Covered              
    covered/total bins:                                    53         53          -                      
    missing/total bins:                                     0         53          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint o_tx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin tx_en_0                                     84785          1          -    Covered              
        bin tx_en_1                                    117918          1          -    Covered              
    Coverpoint o_tx_mode_TOC_0                        100.00%        100          -    Covered              
        covered/total bins:                                10         10          -                      
        missing/total bins:                                 0         10          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin tx_exit_pattern                      6732                     -    Occurred             
        bin tx_special_preamble                         42622          1          -    Covered              
        bin tx_zero                                      1010          1          -    Covered              
        bin tx_seven_zeros                              10654          1          -    Covered              
        bin tx_serializing_address                      12176          1          -    Covered              
        bin tx_parity_calc                               4068          1          -    Covered              
        bin tx_one                                       2034          1          -    Covered              
        bin tx_serializing_byte_port                     4096          1          -    Covered              
        bin tx_c_token_CRC                               2048          1          -    Covered              
        bin tx_value_CRC                                 2560          1          -    Covered              
        bin tx_restart_pattern                           4644          1          -    Covered              
    Coverpoint o_tx_mode_TOC_1                        100.00%        100          -    Covered              
        covered/total bins:                                11         11          -                      
        missing/total bins:                                 0         11          -                      
        % Hit:                                        100.00%        100          -                      
        bin tx_special_preamble                         42272          1          -    Covered              
        bin tx_zero                                       998          1          -    Covered              
        bin tx_seven_zeros                              10710          1          -    Covered              
        bin tx_serializing_address                      12240          1          -    Covered              
        bin tx_parity_calc                               4124          1          -    Covered              
        bin tx_one                                       2062          1          -    Covered              
        bin tx_serializing_byte_port                     4256          1          -    Covered              
        bin tx_c_token_CRC                               2128          1          -    Covered              
        bin tx_value_CRC                                 2660          1          -    Covered              
        bin tx_exit_pattern                              8982          1          -    Covered              
        bin tx_restart_pattern                           3192          1          -    Covered              
    Coverpoint o_sclstall_en                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_sclstall_en_0                            172596          1          -    Covered              
        bin o_sclstall_en_1                             22024          1          -    Covered              
    Coverpoint o_sclstall_code_TOC_0                  100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin o_stall_cycles_exit                  6732                     -    Occurred             
        bin o_stall_cycles_restart                       4644          1          -    Covered              
    Coverpoint o_sclstall_code_TOC_1                  100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_stall_cycles_restart                       3192          1          -    Covered              
        bin o_stall_cycles_exit                          8982          1          -    Covered              
    Coverpoint o_rx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_rx_en_negedge_0                          183103          1          -    Covered              
        bin o_rx_en_negedge_1                           19600          1          -    Covered              
    Coverpoint o_rx_mode                              100.00%        100          -    Covered              
        covered/total bins:                                 5          5          -                      
        missing/total bins:                                 0          5          -                      
        % Hit:                                        100.00%        100          -                      
        bin rx_preamble_rx_mode                        187681          1          -    Covered              
        bin rx_deserializing_byte                        8288          1          -    Covered              
        bin rx_parity_check                              1036          1          -    Covered              
        bin rx_check_c_token_CRC                         2072          1          -    Covered              
        bin rx_check_value_CRC                           2590          1          -    Covered              
    Coverpoint i_rx_pre                               100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin second_word_rx_pre                 109730                     -    Occurred             
        bin first_word_rx_pre                           68788          1          -    Covered              
    Coverpoint o_frmcnt_en                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_frmcnt_en_0                              146555          1          -    Covered              
        bin o_frmcnt_en_1                               56148          1          -    Covered              
    Coverpoint o_sdahand_pp_od                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_sdahand_pp_od_1                          202703          1          -    Covered              
    Coverpoint o_frmcnt_Direct_Broadcast_n            100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin Broadcast_flag                          0                     -    ZERO                 
        bin Direct_flag                                202703          1          -    Covered              
    Coverpoint o_regf_wr_en                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_regf_wr_en_n                             194415          1          -    Covered              
        bin o_regf_wr_en                                 8288          1          -    Covered              
    Coverpoint o_regf_rd_en                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_regf_rd_en_0                             194351          1          -    Covered              
        bin o_regf_rd_en_1                               8352          1          -    Covered              
    Coverpoint o_regf_addr                            100.00%        100          -    Covered              
        covered/total bins:                                 3          3          -                      
        missing/total bins:                                 0          3          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_regf_addr_first_location                   4403          1          -    Covered              
        bin o_regf_addr_second_location                 25534          1          -    Covered              
        bin o_regf_addr_zeros                          150524          1          -    Covered              
        illegal_bin other_addresses                     22242                     -    Occurred             
    Coverpoint o_txrx_addr_ccc                        100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin CCC_value                                   46980          1          -    Covered              
        bin target_address                              69607          1          -    Covered              
    Coverpoint o_engine_odd                           100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin o_engine_odd_1                          0                     -    ZERO                 
        bin o_engine_odd_0                             202703          1          -    Covered              
    Coverpoint o_regf_ERR_STATUS                      100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_regf_ERR_STATUS_tb                       132673          1          -    Covered              
    Coverpoint o_engine_done                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_engine_done_0                            201699          1          -    Covered              
        bin o_engine_done_1                              1004          1          -    Covered              
 TYPE /CCC_Handler_tb/GETMRL_Direct                   100.00%        100          -    Covered              
    covered/total bins:                                    53         53          -                      
    missing/total bins:                                     0         53          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint o_tx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_tx_mode_TOC_0                        100.00%        100          -    Covered              
        covered/total bins:                                10         10          -                      
        missing/total bins:                                 0         10          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_tx_mode_TOC_1                        100.00%        100          -    Covered              
        covered/total bins:                                11         11          -                      
        missing/total bins:                                 0         11          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sclstall_en                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sclstall_code_TOC_0                  100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sclstall_code_TOC_1                  100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_rx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_rx_mode                              100.00%        100          -    Covered              
        covered/total bins:                                 5          5          -                      
        missing/total bins:                                 0          5          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint i_rx_pre                               100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_frmcnt_en                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sdahand_pp_od                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_frmcnt_Direct_Broadcast_n            100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_wr_en                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_rd_en                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_addr                            100.00%        100          -    Covered              
        covered/total bins:                                 3          3          -                      
        missing/total bins:                                 0          3          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_txrx_addr_ccc                        100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_engine_odd                           100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_ERR_STATUS                      100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_engine_done                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
 Covergroup instance \/CCC_Handler_tb/GETMRL_Direct_instance  
                                                      100.00%        100          -    Covered              
    covered/total bins:                                    53         53          -                      
    missing/total bins:                                     0         53          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint o_tx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin tx_en_0                                     84565          1          -    Covered              
        bin tx_en_1                                    113554          1          -    Covered              
    Coverpoint o_tx_mode_TOC_0                        100.00%        100          -    Covered              
        covered/total bins:                                10         10          -                      
        missing/total bins:                                 0         10          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin tx_exit_pattern                      6930                     -    Occurred             
        bin tx_special_preamble                         41944          1          -    Covered              
        bin tx_zero                                       988          1          -    Covered              
        bin tx_seven_zeros                              10290          1          -    Covered              
        bin tx_serializing_address                      11760          1          -    Covered              
        bin tx_parity_calc                               3904          1          -    Covered              
        bin tx_one                                       1952          1          -    Covered              
        bin tx_serializing_byte_port                     3856          1          -    Covered              
        bin tx_c_token_CRC                               1928          1          -    Covered              
        bin tx_value_CRC                                 2410          1          -    Covered              
        bin tx_restart_pattern                           4200          1          -    Covered              
    Coverpoint o_tx_mode_TOC_1                        100.00%        100          -    Covered              
        covered/total bins:                                11         11          -                      
        missing/total bins:                                 0         11          -                      
        % Hit:                                        100.00%        100          -                      
        bin tx_special_preamble                         42720          1          -    Covered              
        bin tx_zero                                      1012          1          -    Covered              
        bin tx_seven_zeros                              10486          1          -    Covered              
        bin tx_serializing_address                      11984          1          -    Covered              
        bin tx_parity_calc                               3968          1          -    Covered              
        bin tx_one                                       1984          1          -    Covered              
        bin tx_serializing_byte_port                     3888          1          -    Covered              
        bin tx_c_token_CRC                               1944          1          -    Covered              
        bin tx_value_CRC                                 2430          1          -    Covered              
        bin tx_exit_pattern                              9108          1          -    Covered              
        bin tx_restart_pattern                           2916          1          -    Covered              
    Coverpoint o_sclstall_en                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_sclstall_en_0                            168676          1          -    Covered              
        bin o_sclstall_en_1                             21670          1          -    Covered              
    Coverpoint o_sclstall_code_TOC_0                  100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin o_stall_cycles_exit                  6930                     -    Occurred             
        bin o_stall_cycles_restart                       4200          1          -    Covered              
    Coverpoint o_sclstall_code_TOC_1                  100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_stall_cycles_restart                       2916          1          -    Covered              
        bin o_stall_cycles_exit                          9108          1          -    Covered              
    Coverpoint o_rx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_rx_en_negedge_0                          180211          1          -    Covered              
        bin o_rx_en_negedge_1                           17908          1          -    Covered              
    Coverpoint o_rx_mode                              100.00%        100          -    Covered              
        covered/total bins:                                 5          5          -                      
        missing/total bins:                                 0          5          -                      
        % Hit:                                        100.00%        100          -                      
        bin rx_preamble_rx_mode                        184663          1          -    Covered              
        bin rx_deserializing_byte                        7424          1          -    Covered              
        bin rx_parity_check                               928          1          -    Covered              
        bin rx_check_c_token_CRC                         1856          1          -    Covered              
        bin rx_check_value_CRC                           2320          1          -    Covered              
    Coverpoint i_rx_pre                               100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin second_word_rx_pre                 111690                     -    Occurred             
        bin first_word_rx_pre                           63905          1          -    Covered              
    Coverpoint o_frmcnt_en                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_frmcnt_en_0                              145837          1          -    Covered              
        bin o_frmcnt_en_1                               52282          1          -    Covered              
    Coverpoint o_sdahand_pp_od                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_sdahand_pp_od_1                          198119          1          -    Covered              
    Coverpoint o_frmcnt_Direct_Broadcast_n            100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin Broadcast_flag                          0                     -    ZERO                 
        bin Direct_flag                                198119          1          -    Covered              
    Coverpoint o_regf_wr_en                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_regf_wr_en_n                             190695          1          -    Covered              
        bin o_regf_wr_en                                 7424          1          -    Covered              
    Coverpoint o_regf_rd_en                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_regf_rd_en_0                             190375          1          -    Covered              
        bin o_regf_rd_en_1                               7744          1          -    Covered              
    Coverpoint o_regf_addr                            100.00%        100          -    Covered              
        covered/total bins:                                 3          3          -                      
        missing/total bins:                                 0          3          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_regf_addr_first_location                   3944          1          -    Covered              
        bin o_regf_addr_second_location                 23727          1          -    Covered              
        bin o_regf_addr_zeros                          146043          1          -    Covered              
        illegal_bin other_addresses                     24405                     -    Occurred             
    Coverpoint o_txrx_addr_ccc                        100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin CCC_value                                   43560          1          -    Covered              
        bin target_address                              64950          1          -    Covered              
    Coverpoint o_engine_odd                           100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin o_engine_odd_1                          0                     -    ZERO                 
        bin o_engine_odd_0                             198119          1          -    Covered              
    Coverpoint o_regf_ERR_STATUS                      100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_regf_ERR_STATUS_tb                       125927          1          -    Covered              
    Coverpoint o_engine_done                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_engine_done_0                            197119          1          -    Covered              
        bin o_engine_done_1                              1000          1          -    Covered              
 TYPE /CCC_Handler_tb/GETSTATUS_Direct                100.00%        100          -    Covered              
    covered/total bins:                                    53         53          -                      
    missing/total bins:                                     0         53          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint o_tx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_tx_mode_TOC_0                        100.00%        100          -    Covered              
        covered/total bins:                                10         10          -                      
        missing/total bins:                                 0         10          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_tx_mode_TOC_1                        100.00%        100          -    Covered              
        covered/total bins:                                11         11          -                      
        missing/total bins:                                 0         11          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sclstall_en                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sclstall_code_TOC_0                  100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sclstall_code_TOC_1                  100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_rx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_rx_mode                              100.00%        100          -    Covered              
        covered/total bins:                                 5          5          -                      
        missing/total bins:                                 0          5          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint i_rx_pre                               100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_frmcnt_en                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sdahand_pp_od                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_frmcnt_Direct_Broadcast_n            100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_wr_en                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_rd_en                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_addr                            100.00%        100          -    Covered              
        covered/total bins:                                 3          3          -                      
        missing/total bins:                                 0          3          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_txrx_addr_ccc                        100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_engine_odd                           100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_ERR_STATUS                      100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_engine_done                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
 Covergroup instance \/CCC_Handler_tb/GETSTATUS_Direct_instance  
                                                      100.00%        100          -    Covered              
    covered/total bins:                                    53         53          -                      
    missing/total bins:                                     0         53          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint o_tx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin tx_en_0                                     82604          1          -    Covered              
        bin tx_en_1                                    117564          1          -    Covered              
    Coverpoint o_tx_mode_TOC_0                        100.00%        100          -    Covered              
        covered/total bins:                                10         10          -                      
        missing/total bins:                                 0         10          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin tx_exit_pattern                      6534                     -    Occurred             
        bin tx_special_preamble                         43344          1          -    Covered              
        bin tx_zero                                      1030          1          -    Covered              
        bin tx_seven_zeros                              11158          1          -    Covered              
        bin tx_serializing_address                      12752          1          -    Covered              
        bin tx_parity_calc                               4316          1          -    Covered              
        bin tx_one                                       2158          1          -    Covered              
        bin tx_serializing_byte_port                     4512          1          -    Covered              
        bin tx_c_token_CRC                               2256          1          -    Covered              
        bin tx_value_CRC                                 2820          1          -    Covered              
        bin tx_restart_pattern                           5208          1          -    Covered              
    Coverpoint o_tx_mode_TOC_1                        100.00%        100          -    Covered              
        covered/total bins:                                11         11          -                      
        missing/total bins:                                 0         11          -                      
        % Hit:                                        100.00%        100          -                      
        bin tx_special_preamble                         40206          1          -    Covered              
        bin tx_zero                                       948          1          -    Covered              
        bin tx_seven_zeros                              10080          1          -    Covered              
        bin tx_serializing_address                      11520          1          -    Covered              
        bin tx_parity_calc                               3864          1          -    Covered              
        bin tx_one                                       1932          1          -    Covered              
        bin tx_serializing_byte_port                     3936          1          -    Covered              
        bin tx_c_token_CRC                               1968          1          -    Covered              
        bin tx_value_CRC                                 2460          1          -    Covered              
        bin tx_exit_pattern                              8532          1          -    Covered              
        bin tx_restart_pattern                           2952          1          -    Covered              
    Coverpoint o_sclstall_en                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_sclstall_en_0                            171225          1          -    Covered              
        bin o_sclstall_en_1                             21709          1          -    Covered              
    Coverpoint o_sclstall_code_TOC_0                  100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin o_stall_cycles_exit                  6534                     -    Occurred             
        bin o_stall_cycles_restart                       5208          1          -    Covered              
    Coverpoint o_sclstall_code_TOC_1                  100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_stall_cycles_restart                       2952          1          -    Covered              
        bin o_stall_cycles_exit                          8532          1          -    Covered              
    Coverpoint o_rx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_rx_en_negedge_0                          180131          1          -    Covered              
        bin o_rx_en_negedge_1                           20037          1          -    Covered              
    Coverpoint o_rx_mode                              100.00%        100          -    Covered              
        covered/total bins:                                 5          5          -                      
        missing/total bins:                                 0          5          -                      
        % Hit:                                        100.00%        100          -                      
        bin rx_preamble_rx_mode                        184682          1          -    Covered              
        bin rx_deserializing_byte                        8544          1          -    Covered              
        bin rx_parity_check                              1068          1          -    Covered              
        bin rx_check_c_token_CRC                         2136          1          -    Covered              
        bin rx_check_value_CRC                           2670          1          -    Covered              
    Coverpoint i_rx_pre                               100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin second_word_rx_pre                 106061                     -    Occurred             
        bin first_word_rx_pre                           69016          1          -    Covered              
    Coverpoint o_frmcnt_en                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_frmcnt_en_0                              143582          1          -    Covered              
        bin o_frmcnt_en_1                               56586          1          -    Covered              
    Coverpoint o_sdahand_pp_od                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_sdahand_pp_od_1                          200168          1          -    Covered              
    Coverpoint o_frmcnt_Direct_Broadcast_n            100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin Broadcast_flag                          0                     -    ZERO                 
        bin Direct_flag                                200168          1          -    Covered              
    Coverpoint o_regf_wr_en                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_regf_wr_en_n                             191624          1          -    Covered              
        bin o_regf_wr_en                                 8544          1          -    Covered              
    Coverpoint o_regf_rd_en                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_regf_rd_en_0                             191720          1          -    Covered              
        bin o_regf_rd_en_1                               8448          1          -    Covered              
    Coverpoint o_regf_addr                            100.00%        100          -    Covered              
        covered/total bins:                                 3          3          -                      
        missing/total bins:                                 0          3          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_regf_addr_first_location                   4539          1          -    Covered              
        bin o_regf_addr_second_location                 26620          1          -    Covered              
        bin o_regf_addr_zeros                          149407          1          -    Covered              
        illegal_bin other_addresses                     19602                     -    Occurred             
    Coverpoint o_txrx_addr_ccc                        100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin CCC_value                                   47520          1          -    Covered              
        bin target_address                              70367          1          -    Covered              
    Coverpoint o_engine_odd                           100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin o_engine_odd_1                          0                     -    ZERO                 
        bin o_engine_odd_0                             200168          1          -    Covered              
    Coverpoint o_regf_ERR_STATUS                      100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_regf_ERR_STATUS_tb                       132300          1          -    Covered              
    Coverpoint o_engine_done                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_engine_done_0                            199179          1          -    Covered              
        bin o_engine_done_1                               989          1          -    Covered              
 TYPE /CCC_Handler_tb/GETBCR_Direct                   100.00%        100          -    Covered              
    covered/total bins:                                    54         54          -                      
    missing/total bins:                                     0         54          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint o_tx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_tx_mode_TOC_0                        100.00%        100          -    Covered              
        covered/total bins:                                10         10          -                      
        missing/total bins:                                 0         10          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_tx_mode_TOC_1                        100.00%        100          -    Covered              
        covered/total bins:                                11         11          -                      
        missing/total bins:                                 0         11          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sclstall_en                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sclstall_code_TOC_0                  100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sclstall_code_TOC_1                  100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_rx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_rx_mode                              100.00%        100          -    Covered              
        covered/total bins:                                 5          5          -                      
        missing/total bins:                                 0          5          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint i_rx_pre                               100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_frmcnt_en                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sdahand_pp_od                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_frmcnt_Direct_Broadcast_n            100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_wr_en                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_rd_en                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_addr                            100.00%        100          -    Covered              
        covered/total bins:                                 3          3          -                      
        missing/total bins:                                 0          3          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_txrx_addr_ccc                        100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_engine_odd                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_ERR_STATUS                      100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_engine_done                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
 Covergroup instance \/CCC_Handler_tb/GETBCR_Direct_instance  
                                                      100.00%        100          -    Covered              
    covered/total bins:                                    54         54          -                      
    missing/total bins:                                     0         54          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint o_tx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin tx_en_0                                     80053          1          -    Covered              
        bin tx_en_1                                    109762          1          -    Covered              
    Coverpoint o_tx_mode_TOC_0                        100.00%        100          -    Covered              
        covered/total bins:                                10         10          -                      
        missing/total bins:                                 0         10          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin tx_exit_pattern                      5994                     -    Occurred             
        bin tx_special_preamble                         37842          1          -    Covered              
        bin tx_zero                                       896          1          -    Covered              
        bin tx_seven_zeros                               9464          1          -    Covered              
        bin tx_serializing_address                      10816          1          -    Covered              
        bin tx_parity_calc                               3616          1          -    Covered              
        bin tx_one                                       1808          1          -    Covered              
        bin tx_serializing_byte_port                     3648          1          -    Covered              
        bin tx_c_token_CRC                               1824          1          -    Covered              
        bin tx_value_CRC                                 2280          1          -    Covered              
        bin tx_restart_pattern                           4116          1          -    Covered              
    Coverpoint o_tx_mode_TOC_1                        100.00%        100          -    Covered              
        covered/total bins:                                11         11          -                      
        missing/total bins:                                 0         11          -                      
        % Hit:                                        100.00%        100          -                      
        bin tx_special_preamble                         41896          1          -    Covered              
        bin tx_zero                                       990          1          -    Covered              
        bin tx_seven_zeros                              10472          1          -    Covered              
        bin tx_serializing_address                      11968          1          -    Covered              
        bin tx_parity_calc                               4004          1          -    Covered              
        bin tx_one                                       2002          1          -    Covered              
        bin tx_serializing_byte_port                     4048          1          -    Covered              
        bin tx_c_token_CRC                               2024          1          -    Covered              
        bin tx_value_CRC                                 2530          1          -    Covered              
        bin tx_exit_pattern                              8910          1          -    Covered              
        bin tx_restart_pattern                           3036          1          -    Covered              
    Coverpoint o_sclstall_en                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_sclstall_en_0                            161248          1          -    Covered              
        bin o_sclstall_en_1                             20632          1          -    Covered              
    Coverpoint o_sclstall_code_TOC_0                  100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin o_stall_cycles_exit                  5994                     -    Occurred             
        bin o_stall_cycles_restart                       4116          1          -    Covered              
    Coverpoint o_sclstall_code_TOC_1                  100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_stall_cycles_restart                       3036          1          -    Covered              
        bin o_stall_cycles_exit                          8910          1          -    Covered              
    Coverpoint o_rx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_rx_en_negedge_0                          171739          1          -    Covered              
        bin o_rx_en_negedge_1                           18076          1          -    Covered              
    Coverpoint o_rx_mode                              100.00%        100          -    Covered              
        covered/total bins:                                 5          5          -                      
        missing/total bins:                                 0          5          -                      
        % Hit:                                        100.00%        100          -                      
        bin rx_preamble_rx_mode                        176011          1          -    Covered              
        bin rx_deserializing_byte                        7616          1          -    Covered              
        bin rx_parity_check                               952          1          -    Covered              
        bin rx_check_c_token_CRC                         1904          1          -    Covered              
        bin rx_check_value_CRC                           2380          1          -    Covered              
    Coverpoint i_rx_pre                               100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin second_word_rx_pre                 103796                     -    Occurred             
        bin first_word_rx_pre                           63195          1          -    Covered              
    Coverpoint o_frmcnt_en                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_frmcnt_en_0                              138031          1          -    Covered              
        bin o_frmcnt_en_1                               51784          1          -    Covered              
    Coverpoint o_sdahand_pp_od                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_sdahand_pp_od_1                          189815          1          -    Covered              
    Coverpoint o_frmcnt_Direct_Broadcast_n            100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin Broadcast_flag                          0                     -    ZERO                 
        bin Direct_flag                                189815          1          -    Covered              
    Coverpoint o_regf_wr_en                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_regf_wr_en_n                             182199          1          -    Covered              
        bin o_regf_wr_en                                 7616          1          -    Covered              
    Coverpoint o_regf_rd_en                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_regf_rd_en_0                             182119          1          -    Covered              
        bin o_regf_rd_en_1                               7696          1          -    Covered              
    Coverpoint o_regf_addr                            100.00%        100          -    Covered              
        covered/total bins:                                 3          3          -                      
        missing/total bins:                                 0          3          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_regf_addr_first_location                   4046          1          -    Covered              
        bin o_regf_addr_second_location                 23847          1          -    Covered              
        bin o_regf_addr_zeros                          140898          1          -    Covered              
        illegal_bin other_addresses                     21024                     -    Occurred             
    Coverpoint o_txrx_addr_ccc                        100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin CCC_value                                   43290          1          -    Covered              
        bin target_address                              64486          1          -    Covered              
    Coverpoint o_engine_odd                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_engine_odd_0                             174559          1          -    Covered              
        bin o_engine_odd_1                              15256          1          -    Covered              
    Coverpoint o_regf_ERR_STATUS                      100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_regf_ERR_STATUS_tb                       123545          1          -    Covered              
    Coverpoint o_engine_done                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_engine_done_0                            188872          1          -    Covered              
        bin o_engine_done_1                               943          1          -    Covered              
 TYPE /CCC_Handler_tb/GETDCR_Direct                   100.00%        100          -    Covered              
    covered/total bins:                                    54         54          -                      
    missing/total bins:                                     0         54          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint o_tx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_tx_mode_TOC_0                        100.00%        100          -    Covered              
        covered/total bins:                                10         10          -                      
        missing/total bins:                                 0         10          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_tx_mode_TOC_1                        100.00%        100          -    Covered              
        covered/total bins:                                11         11          -                      
        missing/total bins:                                 0         11          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sclstall_en                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sclstall_code_TOC_0                  100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sclstall_code_TOC_1                  100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_rx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_rx_mode                              100.00%        100          -    Covered              
        covered/total bins:                                 5          5          -                      
        missing/total bins:                                 0          5          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint i_rx_pre                               100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_frmcnt_en                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_sdahand_pp_od                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_frmcnt_Direct_Broadcast_n            100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_wr_en                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_rd_en                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_addr                            100.00%        100          -    Covered              
        covered/total bins:                                 3          3          -                      
        missing/total bins:                                 0          3          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_txrx_addr_ccc                        100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_engine_odd                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_regf_ERR_STATUS                      100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint o_engine_done                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
 Covergroup instance \/CCC_Handler_tb/GETDCR_Direct_instance  
                                                      100.00%        100          -    Covered              
    covered/total bins:                                    54         54          -                      
    missing/total bins:                                     0         54          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint o_tx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin tx_en_0                                     83534          1          -    Covered              
        bin tx_en_1                                    116654          1          -    Covered              
    Coverpoint o_tx_mode_TOC_0                        100.00%        100          -    Covered              
        covered/total bins:                                10         10          -                      
        missing/total bins:                                 0         10          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin tx_exit_pattern                      6624                     -    Occurred             
        bin tx_special_preamble                         41824          1          -    Covered              
        bin tx_zero                                       990          1          -    Covered              
        bin tx_seven_zeros                              10472          1          -    Covered              
        bin tx_serializing_address                      11968          1          -    Covered              
        bin tx_parity_calc                               4004          1          -    Covered              
        bin tx_one                                       2002          1          -    Covered              
        bin tx_serializing_byte_port                     4048          1          -    Covered              
        bin tx_c_token_CRC                               2024          1          -    Covered              
        bin tx_value_CRC                                 2530          1          -    Covered              
        bin tx_restart_pattern                           4560          1          -    Covered              
    Coverpoint o_tx_mode_TOC_1                        100.00%        100          -    Covered              
        covered/total bins:                                11         11          -                      
        missing/total bins:                                 0         11          -                      
        % Hit:                                        100.00%        100          -                      
        bin tx_special_preamble                         41890          1          -    Covered              
        bin tx_zero                                       990          1          -    Covered              
        bin tx_seven_zeros                              10640          1          -    Covered              
        bin tx_serializing_address                      12160          1          -    Covered              
        bin tx_parity_calc                               4100          1          -    Covered              
        bin tx_one                                       2050          1          -    Covered              
        bin tx_serializing_byte_port                     4240          1          -    Covered              
        bin tx_c_token_CRC                               2120          1          -    Covered              
        bin tx_value_CRC                                 2650          1          -    Covered              
        bin tx_exit_pattern                              8910          1          -    Covered              
        bin tx_restart_pattern                           3180          1          -    Covered              
    Coverpoint o_sclstall_en                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_sclstall_en_0                            170498          1          -    Covered              
        bin o_sclstall_en_1                             21766          1          -    Covered              
    Coverpoint o_sclstall_code_TOC_0                  100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin o_stall_cycles_exit                  6624                     -    Occurred             
        bin o_stall_cycles_restart                       4560          1          -    Covered              
    Coverpoint o_sclstall_code_TOC_1                  100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_stall_cycles_restart                       3180          1          -    Covered              
        bin o_stall_cycles_exit                          8910          1          -    Covered              
    Coverpoint o_rx_en                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_rx_en_negedge_0                          180758          1          -    Covered              
        bin o_rx_en_negedge_1                           19430          1          -    Covered              
    Coverpoint o_rx_mode                              100.00%        100          -    Covered              
        covered/total bins:                                 5          5          -                      
        missing/total bins:                                 0          5          -                      
        % Hit:                                        100.00%        100          -                      
        bin rx_preamble_rx_mode                        185282          1          -    Covered              
        bin rx_deserializing_byte                        8224          1          -    Covered              
        bin rx_parity_check                              1028          1          -    Covered              
        bin rx_check_c_token_CRC                         2056          1          -    Covered              
        bin rx_check_value_CRC                           2570          1          -    Covered              
    Coverpoint i_rx_pre                               100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin second_word_rx_pre                 107919                     -    Occurred             
        bin first_word_rx_pre                           67440          1          -    Covered              
    Coverpoint o_frmcnt_en                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_frmcnt_en_0                              144452          1          -    Covered              
        bin o_frmcnt_en_1                               55736          1          -    Covered              
    Coverpoint o_sdahand_pp_od                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_sdahand_pp_od_1                          200188          1          -    Covered              
    Coverpoint o_frmcnt_Direct_Broadcast_n            100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        illegal_bin Broadcast_flag                          0                     -    ZERO                 
        bin Direct_flag                                200188          1          -    Covered              
    Coverpoint o_regf_wr_en                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_regf_wr_en_n                             191964          1          -    Covered              
        bin o_regf_wr_en                                 8224          1          -    Covered              
    Coverpoint o_regf_rd_en                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_regf_rd_en_0                             191900          1          -    Covered              
        bin o_regf_rd_en_1                               8288          1          -    Covered              
    Coverpoint o_regf_addr                            100.00%        100          -    Covered              
        covered/total bins:                                 3          3          -                      
        missing/total bins:                                 0          3          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_regf_addr_first_location                   4369          1          -    Covered              
        bin o_regf_addr_second_location                 26914          1          -    Covered              
        bin o_regf_addr_zeros                          147277          1          -    Covered              
        illegal_bin other_addresses                     21628                     -    Occurred             
    Coverpoint o_txrx_addr_ccc                        100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin CCC_value                                   46620          1          -    Covered              
        bin target_address                              69560          1          -    Covered              
    Coverpoint o_engine_odd                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_engine_odd_0                             183731          1          -    Covered              
        bin o_engine_odd_1                              16457          1          -    Covered              
    Coverpoint o_regf_ERR_STATUS                      100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_regf_ERR_STATUS_tb                       131286          1          -    Covered              
    Coverpoint o_engine_done                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin o_engine_done_0                            199198          1          -    Covered              
        bin o_engine_done_1                               990          1          -    Covered              

TOTAL COVERGROUP COVERAGE: 100.00%  COVERGROUP TYPES: 14

ASSERTION RESULTS:
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/CCC_Handler_tb/assert__Direct_GETDCR_GETBCR_GETSTATUS_GETMWL_GETMRL_TOC_1_rx_track
                     CCC_Handler_tb_final.sv(4373)
                                                     3696          1
/CCC_Handler_tb/assert__Direct_GETDCR_GETBCR_GETSTATUS_GETMWL_GETMRL_TOC_0_rx_track
                     CCC_Handler_tb_final.sv(4323)
                                                     3746          1
/CCC_Handler_tb/assert__Direct_GETDCR_GETBCR_GETSTATUS_GETMWL_GETMRL_TOC_1_track
                     CCC_Handler_tb_final.sv(4272)
                                                     3696          1
/CCC_Handler_tb/assert__Direct_GETDCR_GETBCR_GETSTATUS_GETMWL_GETMRL_TOC_0_track
                     CCC_Handler_tb_final.sv(4221)
                                                     3746          1
/CCC_Handler_tb/assert__Direct_GETBCR_GETDCR_TOC_1
                     CCC_Handler_tb_final.sv(4169)
                                                      737          1
/CCC_Handler_tb/assert__Direct_GETBCR_GETDCR_TOC_0
                     CCC_Handler_tb_final.sv(4164)
                                                      701          1
/CCC_Handler_tb/assert__Direct_GETMWL_GETMRL_GETSTATUS_TOC_1
                     CCC_Handler_tb_final.sv(4136)
                                                     1113          1
/CCC_Handler_tb/assert__Direct_GETMWL_GETMRL_GETSTATUS_TOC_0
                     CCC_Handler_tb_final.sv(4131)
                                                     1122          1
/CCC_Handler_tb/assert__Direct_ENEC_DISEC_SETMWL_SETMRL_TOC_1_track
                     CCC_Handler_tb_final.sv(3981)
                                                     2338          1
/CCC_Handler_tb/assert__Direct_ENEC_DISEC_SETMWL_SETMRL_TOC_0_track
                     CCC_Handler_tb_final.sv(3977)
                                                     2305          1
/CCC_Handler_tb/assert__Direct_SETMWL_SETMRL_TOC_1
                     CCC_Handler_tb_final.sv(3973)
                                                     1119          1
/CCC_Handler_tb/assert__Direct_SETMWL_SETMRL_TOC_0
                     CCC_Handler_tb_final.sv(3968)
                                                     1236          1
/CCC_Handler_tb/assert__Direct_ENEC_DISEC_TOC_1
                     CCC_Handler_tb_final.sv(3963)
                                                     1195          1
/CCC_Handler_tb/assert__Direct_ENEC_DISEC_TOC_0
                     CCC_Handler_tb_final.sv(3958)
                                                     1148          1
/CCC_Handler_tb/assert__Broadcast_Dummy_TOC_1_track
                     CCC_Handler_tb_final.sv(3667)
                                                      386          1
/CCC_Handler_tb/assert__Broadcast_Dummy_TOC_0_track
                     CCC_Handler_tb_final.sv(3663)
                                                      417          1
/CCC_Handler_tb/assert__Broadcast_ENEC_DISEC_SETMWL_SETMRL_TOC_1_track
                     CCC_Handler_tb_final.sv(3659)
                                                     4673          1
/CCC_Handler_tb/assert__Broadcast_ENEC_DISEC_SETMWL_SETMRL_TOC_0_track
                     CCC_Handler_tb_final.sv(3655)
                                                     4573          1
/CCC_Handler_tb/assert__Broadcast_Dummy_TOC_1
                     CCC_Handler_tb_final.sv(3651)
                                                      386          1
/CCC_Handler_tb/assert__Broadcast_Dummy_TOC_0
                     CCC_Handler_tb_final.sv(3647)
                                                      417          1
/CCC_Handler_tb/assert__Broadcast_SETMWL_SETMRL_TOC_1
                     CCC_Handler_tb_final.sv(3643)
                                                     1124          1
/CCC_Handler_tb/assert__Broadcast_SETMWL_SETMRL_TOC_0
                     CCC_Handler_tb_final.sv(3639)
                                                     1153          1
/CCC_Handler_tb/assert__Broadcast_ENEC_DISEC_TOC_1
                     CCC_Handler_tb_final.sv(3635)
                                                     1193          1
/CCC_Handler_tb/assert__Broadcast_ENEC_DISEC_TOC_0
                     CCC_Handler_tb_final.sv(3631)
                                                     1172          1
/CCC_Handler_tb/#ublk#247440018#3015/immed__3017
                     CCC_Handler_tb_final.sv(3017)
                                                        0          1

Total Coverage By Instance (filtered view): 72.81%

End time: 12:30:01 on May 21,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
