--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 25576 paths analyzed, 2506 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.901ns.
--------------------------------------------------------------------------------
Slack:                  10.099ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_matrix_store_q_18 (FF)
  Destination:          button_checker/M_mr_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.865ns (Levels of Logic = 6)
  Clock Path Skew:      -0.001ns (0.628 - 0.629)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_matrix_store_q_18 to button_checker/M_mr_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y34.AQ      Tcko                  0.476   M_matrix_store_q[19]
                                                       M_matrix_store_q_18
    SLICE_X13Y24.D3      net (fanout=10)       1.978   M_matrix_store_q[18]
    SLICE_X13Y24.D       Tilo                  0.259   button_checker/Sh11161
                                                       button_checker/Sh111611
    SLICE_X13Y24.C5      net (fanout=1)        0.406   button_checker/Sh11161
    SLICE_X13Y24.C       Tilo                  0.259   button_checker/Sh11161
                                                       button_checker/Sh11163
    SLICE_X5Y24.D1       net (fanout=4)        1.431   button_checker/Sh1116
    SLICE_X5Y24.D        Tilo                  0.259   button_checker/N136
                                                       button_checker/M_state_q_FSM_FFd3-In26_SW1_SW3
    SLICE_X5Y24.A6       net (fanout=1)        1.157   button_checker/N136
    SLICE_X5Y24.A        Tilo                  0.259   button_checker/N136
                                                       button_checker/M_state_q_FSM_FFd3-In26_SW1
    SLICE_X7Y28.A3       net (fanout=1)        0.814   button_checker/N87
    SLICE_X7Y28.A        Tilo                  0.259   button_checker/M_state_q_FSM_FFd3
                                                       button_checker/M_state_q_FSM_FFd3-In26
    SLICE_X9Y34.C2       net (fanout=7)        1.336   button_checker/M_state_q_FSM_FFd3-In26
    SLICE_X9Y34.C        Tilo                  0.259   button_checker/M_mr_q[1]
                                                       button_checker/_n0417_inv1_cepot
    SLICE_X9Y34.CE       net (fanout=1)        0.348   button_checker/_n0417_inv1_cepot
    SLICE_X9Y34.CLK      Tceck                 0.365   button_checker/M_mr_q[1]
                                                       button_checker/M_mr_q_1
    -------------------------------------------------  ---------------------------
    Total                                      9.865ns (2.395ns logic, 7.470ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack:                  10.112ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_matrix_store_q_18 (FF)
  Destination:          button_checker/Maddsub_n03521_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.852ns (Levels of Logic = 6)
  Clock Path Skew:      -0.001ns (0.628 - 0.629)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_matrix_store_q_18 to button_checker/Maddsub_n03521_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y34.AQ      Tcko                  0.476   M_matrix_store_q[19]
                                                       M_matrix_store_q_18
    SLICE_X13Y24.D3      net (fanout=10)       1.978   M_matrix_store_q[18]
    SLICE_X13Y24.D       Tilo                  0.259   button_checker/Sh11161
                                                       button_checker/Sh111611
    SLICE_X13Y24.C5      net (fanout=1)        0.406   button_checker/Sh11161
    SLICE_X13Y24.C       Tilo                  0.259   button_checker/Sh11161
                                                       button_checker/Sh11163
    SLICE_X5Y24.D1       net (fanout=4)        1.431   button_checker/Sh1116
    SLICE_X5Y24.D        Tilo                  0.259   button_checker/N136
                                                       button_checker/M_state_q_FSM_FFd3-In26_SW1_SW3
    SLICE_X5Y24.A6       net (fanout=1)        1.157   button_checker/N136
    SLICE_X5Y24.A        Tilo                  0.259   button_checker/N136
                                                       button_checker/M_state_q_FSM_FFd3-In26_SW1
    SLICE_X7Y28.A3       net (fanout=1)        0.814   button_checker/N87
    SLICE_X7Y28.A        Tilo                  0.259   button_checker/M_state_q_FSM_FFd3
                                                       button_checker/M_state_q_FSM_FFd3-In26
    SLICE_X11Y34.D2      net (fanout=7)        1.922   button_checker/M_state_q_FSM_FFd3-In26
    SLICE_X11Y34.CLK     Tas                   0.373   button_checker/Maddsub_n03521_3
                                                       button_checker/Maddsub_n03521_3_rstpot
                                                       button_checker/Maddsub_n03521_3
    -------------------------------------------------  ---------------------------
    Total                                      9.852ns (2.144ns logic, 7.708ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack:                  10.268ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_matrix_store_q_18 (FF)
  Destination:          button_checker/Maddsub_n03521_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.696ns (Levels of Logic = 6)
  Clock Path Skew:      -0.001ns (0.628 - 0.629)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_matrix_store_q_18 to button_checker/Maddsub_n03521_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y34.AQ      Tcko                  0.476   M_matrix_store_q[19]
                                                       M_matrix_store_q_18
    SLICE_X13Y24.D3      net (fanout=10)       1.978   M_matrix_store_q[18]
    SLICE_X13Y24.D       Tilo                  0.259   button_checker/Sh11161
                                                       button_checker/Sh111611
    SLICE_X13Y24.C5      net (fanout=1)        0.406   button_checker/Sh11161
    SLICE_X13Y24.C       Tilo                  0.259   button_checker/Sh11161
                                                       button_checker/Sh11163
    SLICE_X5Y24.D1       net (fanout=4)        1.431   button_checker/Sh1116
    SLICE_X5Y24.D        Tilo                  0.259   button_checker/N136
                                                       button_checker/M_state_q_FSM_FFd3-In26_SW1_SW3
    SLICE_X5Y24.A6       net (fanout=1)        1.157   button_checker/N136
    SLICE_X5Y24.A        Tilo                  0.259   button_checker/N136
                                                       button_checker/M_state_q_FSM_FFd3-In26_SW1
    SLICE_X7Y28.A3       net (fanout=1)        0.814   button_checker/N87
    SLICE_X7Y28.A        Tilo                  0.259   button_checker/M_state_q_FSM_FFd3
                                                       button_checker/M_state_q_FSM_FFd3-In26
    SLICE_X11Y34.C1      net (fanout=7)        1.766   button_checker/M_state_q_FSM_FFd3-In26
    SLICE_X11Y34.CLK     Tas                   0.373   button_checker/Maddsub_n03521_3
                                                       button_checker/Maddsub_n03521_2_rstpot
                                                       button_checker/Maddsub_n03521_2
    -------------------------------------------------  ---------------------------
    Total                                      9.696ns (2.144ns logic, 7.552ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack:                  10.385ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_matrix_store_q_23 (FF)
  Destination:          button_checker/M_mr_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.577ns (Levels of Logic = 6)
  Clock Path Skew:      -0.003ns (0.628 - 0.631)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_matrix_store_q_23 to button_checker/M_mr_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y32.CQ      Tcko                  0.430   M_matrix_store_q[23]
                                                       M_matrix_store_q_23
    SLICE_X10Y25.B1      net (fanout=11)       2.265   M_matrix_store_q[23]
    SLICE_X10Y25.B       Tilo                  0.235   button_checker/N134
                                                       button_checker/Sh112011
    SLICE_X10Y25.A3      net (fanout=1)        0.468   button_checker/Sh11201
    SLICE_X10Y25.A       Tilo                  0.235   button_checker/N134
                                                       button_checker/Sh11203
    SLICE_X5Y24.D5       net (fanout=4)        0.888   button_checker/Sh1120
    SLICE_X5Y24.D        Tilo                  0.259   button_checker/N136
                                                       button_checker/M_state_q_FSM_FFd3-In26_SW1_SW3
    SLICE_X5Y24.A6       net (fanout=1)        1.157   button_checker/N136
    SLICE_X5Y24.A        Tilo                  0.259   button_checker/N136
                                                       button_checker/M_state_q_FSM_FFd3-In26_SW1
    SLICE_X7Y28.A3       net (fanout=1)        0.814   button_checker/N87
    SLICE_X7Y28.A        Tilo                  0.259   button_checker/M_state_q_FSM_FFd3
                                                       button_checker/M_state_q_FSM_FFd3-In26
    SLICE_X9Y34.C2       net (fanout=7)        1.336   button_checker/M_state_q_FSM_FFd3-In26
    SLICE_X9Y34.C        Tilo                  0.259   button_checker/M_mr_q[1]
                                                       button_checker/_n0417_inv1_cepot
    SLICE_X9Y34.CE       net (fanout=1)        0.348   button_checker/_n0417_inv1_cepot
    SLICE_X9Y34.CLK      Tceck                 0.365   button_checker/M_mr_q[1]
                                                       button_checker/M_mr_q_1
    -------------------------------------------------  ---------------------------
    Total                                      9.577ns (2.301ns logic, 7.276ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack:                  10.398ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_matrix_store_q_23 (FF)
  Destination:          button_checker/Maddsub_n03521_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.564ns (Levels of Logic = 6)
  Clock Path Skew:      -0.003ns (0.628 - 0.631)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_matrix_store_q_23 to button_checker/Maddsub_n03521_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y32.CQ      Tcko                  0.430   M_matrix_store_q[23]
                                                       M_matrix_store_q_23
    SLICE_X10Y25.B1      net (fanout=11)       2.265   M_matrix_store_q[23]
    SLICE_X10Y25.B       Tilo                  0.235   button_checker/N134
                                                       button_checker/Sh112011
    SLICE_X10Y25.A3      net (fanout=1)        0.468   button_checker/Sh11201
    SLICE_X10Y25.A       Tilo                  0.235   button_checker/N134
                                                       button_checker/Sh11203
    SLICE_X5Y24.D5       net (fanout=4)        0.888   button_checker/Sh1120
    SLICE_X5Y24.D        Tilo                  0.259   button_checker/N136
                                                       button_checker/M_state_q_FSM_FFd3-In26_SW1_SW3
    SLICE_X5Y24.A6       net (fanout=1)        1.157   button_checker/N136
    SLICE_X5Y24.A        Tilo                  0.259   button_checker/N136
                                                       button_checker/M_state_q_FSM_FFd3-In26_SW1
    SLICE_X7Y28.A3       net (fanout=1)        0.814   button_checker/N87
    SLICE_X7Y28.A        Tilo                  0.259   button_checker/M_state_q_FSM_FFd3
                                                       button_checker/M_state_q_FSM_FFd3-In26
    SLICE_X11Y34.D2      net (fanout=7)        1.922   button_checker/M_state_q_FSM_FFd3-In26
    SLICE_X11Y34.CLK     Tas                   0.373   button_checker/Maddsub_n03521_3
                                                       button_checker/Maddsub_n03521_3_rstpot
                                                       button_checker/Maddsub_n03521_3
    -------------------------------------------------  ---------------------------
    Total                                      9.564ns (2.050ns logic, 7.514ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack:                  10.417ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_matrix_store_q_19 (FF)
  Destination:          button_checker/M_mr_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.547ns (Levels of Logic = 6)
  Clock Path Skew:      -0.001ns (0.628 - 0.629)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_matrix_store_q_19 to button_checker/M_mr_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y34.CQ      Tcko                  0.476   M_matrix_store_q[19]
                                                       M_matrix_store_q_19
    SLICE_X13Y24.D5      net (fanout=10)       1.660   M_matrix_store_q[19]
    SLICE_X13Y24.D       Tilo                  0.259   button_checker/Sh11161
                                                       button_checker/Sh111611
    SLICE_X13Y24.C5      net (fanout=1)        0.406   button_checker/Sh11161
    SLICE_X13Y24.C       Tilo                  0.259   button_checker/Sh11161
                                                       button_checker/Sh11163
    SLICE_X5Y24.D1       net (fanout=4)        1.431   button_checker/Sh1116
    SLICE_X5Y24.D        Tilo                  0.259   button_checker/N136
                                                       button_checker/M_state_q_FSM_FFd3-In26_SW1_SW3
    SLICE_X5Y24.A6       net (fanout=1)        1.157   button_checker/N136
    SLICE_X5Y24.A        Tilo                  0.259   button_checker/N136
                                                       button_checker/M_state_q_FSM_FFd3-In26_SW1
    SLICE_X7Y28.A3       net (fanout=1)        0.814   button_checker/N87
    SLICE_X7Y28.A        Tilo                  0.259   button_checker/M_state_q_FSM_FFd3
                                                       button_checker/M_state_q_FSM_FFd3-In26
    SLICE_X9Y34.C2       net (fanout=7)        1.336   button_checker/M_state_q_FSM_FFd3-In26
    SLICE_X9Y34.C        Tilo                  0.259   button_checker/M_mr_q[1]
                                                       button_checker/_n0417_inv1_cepot
    SLICE_X9Y34.CE       net (fanout=1)        0.348   button_checker/_n0417_inv1_cepot
    SLICE_X9Y34.CLK      Tceck                 0.365   button_checker/M_mr_q[1]
                                                       button_checker/M_mr_q_1
    -------------------------------------------------  ---------------------------
    Total                                      9.547ns (2.395ns logic, 7.152ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack:                  10.418ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_matrix_store_q_18 (FF)
  Destination:          button_checker/Maddsub_n03521_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.546ns (Levels of Logic = 6)
  Clock Path Skew:      -0.001ns (0.628 - 0.629)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_matrix_store_q_18 to button_checker/Maddsub_n03521_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y34.AQ      Tcko                  0.476   M_matrix_store_q[19]
                                                       M_matrix_store_q_18
    SLICE_X13Y24.D3      net (fanout=10)       1.978   M_matrix_store_q[18]
    SLICE_X13Y24.D       Tilo                  0.259   button_checker/Sh11161
                                                       button_checker/Sh111611
    SLICE_X13Y24.C5      net (fanout=1)        0.406   button_checker/Sh11161
    SLICE_X13Y24.C       Tilo                  0.259   button_checker/Sh11161
                                                       button_checker/Sh11163
    SLICE_X5Y24.D1       net (fanout=4)        1.431   button_checker/Sh1116
    SLICE_X5Y24.D        Tilo                  0.259   button_checker/N136
                                                       button_checker/M_state_q_FSM_FFd3-In26_SW1_SW3
    SLICE_X5Y24.A6       net (fanout=1)        1.157   button_checker/N136
    SLICE_X5Y24.A        Tilo                  0.259   button_checker/N136
                                                       button_checker/M_state_q_FSM_FFd3-In26_SW1
    SLICE_X7Y28.A3       net (fanout=1)        0.814   button_checker/N87
    SLICE_X7Y28.A        Tilo                  0.259   button_checker/M_state_q_FSM_FFd3
                                                       button_checker/M_state_q_FSM_FFd3-In26
    SLICE_X11Y34.B3      net (fanout=7)        1.616   button_checker/M_state_q_FSM_FFd3-In26
    SLICE_X11Y34.CLK     Tas                   0.373   button_checker/Maddsub_n03521_3
                                                       button_checker/Maddsub_n03521_1_rstpot
                                                       button_checker/Maddsub_n03521_1
    -------------------------------------------------  ---------------------------
    Total                                      9.546ns (2.144ns logic, 7.402ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack:                  10.430ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_matrix_store_q_19 (FF)
  Destination:          button_checker/Maddsub_n03521_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.534ns (Levels of Logic = 6)
  Clock Path Skew:      -0.001ns (0.628 - 0.629)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_matrix_store_q_19 to button_checker/Maddsub_n03521_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y34.CQ      Tcko                  0.476   M_matrix_store_q[19]
                                                       M_matrix_store_q_19
    SLICE_X13Y24.D5      net (fanout=10)       1.660   M_matrix_store_q[19]
    SLICE_X13Y24.D       Tilo                  0.259   button_checker/Sh11161
                                                       button_checker/Sh111611
    SLICE_X13Y24.C5      net (fanout=1)        0.406   button_checker/Sh11161
    SLICE_X13Y24.C       Tilo                  0.259   button_checker/Sh11161
                                                       button_checker/Sh11163
    SLICE_X5Y24.D1       net (fanout=4)        1.431   button_checker/Sh1116
    SLICE_X5Y24.D        Tilo                  0.259   button_checker/N136
                                                       button_checker/M_state_q_FSM_FFd3-In26_SW1_SW3
    SLICE_X5Y24.A6       net (fanout=1)        1.157   button_checker/N136
    SLICE_X5Y24.A        Tilo                  0.259   button_checker/N136
                                                       button_checker/M_state_q_FSM_FFd3-In26_SW1
    SLICE_X7Y28.A3       net (fanout=1)        0.814   button_checker/N87
    SLICE_X7Y28.A        Tilo                  0.259   button_checker/M_state_q_FSM_FFd3
                                                       button_checker/M_state_q_FSM_FFd3-In26
    SLICE_X11Y34.D2      net (fanout=7)        1.922   button_checker/M_state_q_FSM_FFd3-In26
    SLICE_X11Y34.CLK     Tas                   0.373   button_checker/Maddsub_n03521_3
                                                       button_checker/Maddsub_n03521_3_rstpot
                                                       button_checker/Maddsub_n03521_3
    -------------------------------------------------  ---------------------------
    Total                                      9.534ns (2.144ns logic, 7.390ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack:                  10.554ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_matrix_store_q_23 (FF)
  Destination:          button_checker/Maddsub_n03521_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.408ns (Levels of Logic = 6)
  Clock Path Skew:      -0.003ns (0.628 - 0.631)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_matrix_store_q_23 to button_checker/Maddsub_n03521_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y32.CQ      Tcko                  0.430   M_matrix_store_q[23]
                                                       M_matrix_store_q_23
    SLICE_X10Y25.B1      net (fanout=11)       2.265   M_matrix_store_q[23]
    SLICE_X10Y25.B       Tilo                  0.235   button_checker/N134
                                                       button_checker/Sh112011
    SLICE_X10Y25.A3      net (fanout=1)        0.468   button_checker/Sh11201
    SLICE_X10Y25.A       Tilo                  0.235   button_checker/N134
                                                       button_checker/Sh11203
    SLICE_X5Y24.D5       net (fanout=4)        0.888   button_checker/Sh1120
    SLICE_X5Y24.D        Tilo                  0.259   button_checker/N136
                                                       button_checker/M_state_q_FSM_FFd3-In26_SW1_SW3
    SLICE_X5Y24.A6       net (fanout=1)        1.157   button_checker/N136
    SLICE_X5Y24.A        Tilo                  0.259   button_checker/N136
                                                       button_checker/M_state_q_FSM_FFd3-In26_SW1
    SLICE_X7Y28.A3       net (fanout=1)        0.814   button_checker/N87
    SLICE_X7Y28.A        Tilo                  0.259   button_checker/M_state_q_FSM_FFd3
                                                       button_checker/M_state_q_FSM_FFd3-In26
    SLICE_X11Y34.C1      net (fanout=7)        1.766   button_checker/M_state_q_FSM_FFd3-In26
    SLICE_X11Y34.CLK     Tas                   0.373   button_checker/Maddsub_n03521_3
                                                       button_checker/Maddsub_n03521_2_rstpot
                                                       button_checker/Maddsub_n03521_2
    -------------------------------------------------  ---------------------------
    Total                                      9.408ns (2.050ns logic, 7.358ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack:                  10.586ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_matrix_store_q_19 (FF)
  Destination:          button_checker/Maddsub_n03521_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.378ns (Levels of Logic = 6)
  Clock Path Skew:      -0.001ns (0.628 - 0.629)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_matrix_store_q_19 to button_checker/Maddsub_n03521_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y34.CQ      Tcko                  0.476   M_matrix_store_q[19]
                                                       M_matrix_store_q_19
    SLICE_X13Y24.D5      net (fanout=10)       1.660   M_matrix_store_q[19]
    SLICE_X13Y24.D       Tilo                  0.259   button_checker/Sh11161
                                                       button_checker/Sh111611
    SLICE_X13Y24.C5      net (fanout=1)        0.406   button_checker/Sh11161
    SLICE_X13Y24.C       Tilo                  0.259   button_checker/Sh11161
                                                       button_checker/Sh11163
    SLICE_X5Y24.D1       net (fanout=4)        1.431   button_checker/Sh1116
    SLICE_X5Y24.D        Tilo                  0.259   button_checker/N136
                                                       button_checker/M_state_q_FSM_FFd3-In26_SW1_SW3
    SLICE_X5Y24.A6       net (fanout=1)        1.157   button_checker/N136
    SLICE_X5Y24.A        Tilo                  0.259   button_checker/N136
                                                       button_checker/M_state_q_FSM_FFd3-In26_SW1
    SLICE_X7Y28.A3       net (fanout=1)        0.814   button_checker/N87
    SLICE_X7Y28.A        Tilo                  0.259   button_checker/M_state_q_FSM_FFd3
                                                       button_checker/M_state_q_FSM_FFd3-In26
    SLICE_X11Y34.C1      net (fanout=7)        1.766   button_checker/M_state_q_FSM_FFd3-In26
    SLICE_X11Y34.CLK     Tas                   0.373   button_checker/Maddsub_n03521_3
                                                       button_checker/Maddsub_n03521_2_rstpot
                                                       button_checker/Maddsub_n03521_2
    -------------------------------------------------  ---------------------------
    Total                                      9.378ns (2.144ns logic, 7.234ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Slack:                  10.601ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_matrix_store_q_23 (FF)
  Destination:          button_checker/M_mr_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.361ns (Levels of Logic = 6)
  Clock Path Skew:      -0.003ns (0.628 - 0.631)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_matrix_store_q_23 to button_checker/M_mr_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y32.CQ      Tcko                  0.430   M_matrix_store_q[23]
                                                       M_matrix_store_q_23
    SLICE_X10Y25.B1      net (fanout=11)       2.265   M_matrix_store_q[23]
    SLICE_X10Y25.B       Tilo                  0.235   button_checker/N134
                                                       button_checker/Sh112011
    SLICE_X10Y25.A3      net (fanout=1)        0.468   button_checker/Sh11201
    SLICE_X10Y25.A       Tilo                  0.235   button_checker/N134
                                                       button_checker/Sh11203
    SLICE_X10Y25.C1      net (fanout=4)        0.546   button_checker/Sh1120
    SLICE_X10Y25.C       Tilo                  0.235   button_checker/N134
                                                       button_checker/M_state_q_FSM_FFd3-In26_SW1_SW1
    SLICE_X5Y24.A1       net (fanout=1)        1.307   button_checker/N134
    SLICE_X5Y24.A        Tilo                  0.259   button_checker/N136
                                                       button_checker/M_state_q_FSM_FFd3-In26_SW1
    SLICE_X7Y28.A3       net (fanout=1)        0.814   button_checker/N87
    SLICE_X7Y28.A        Tilo                  0.259   button_checker/M_state_q_FSM_FFd3
                                                       button_checker/M_state_q_FSM_FFd3-In26
    SLICE_X9Y34.C2       net (fanout=7)        1.336   button_checker/M_state_q_FSM_FFd3-In26
    SLICE_X9Y34.C        Tilo                  0.259   button_checker/M_mr_q[1]
                                                       button_checker/_n0417_inv1_cepot
    SLICE_X9Y34.CE       net (fanout=1)        0.348   button_checker/_n0417_inv1_cepot
    SLICE_X9Y34.CLK      Tceck                 0.365   button_checker/M_mr_q[1]
                                                       button_checker/M_mr_q_1
    -------------------------------------------------  ---------------------------
    Total                                      9.361ns (2.277ns logic, 7.084ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack:                  10.614ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_matrix_store_q_23 (FF)
  Destination:          button_checker/Maddsub_n03521_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.348ns (Levels of Logic = 6)
  Clock Path Skew:      -0.003ns (0.628 - 0.631)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_matrix_store_q_23 to button_checker/Maddsub_n03521_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y32.CQ      Tcko                  0.430   M_matrix_store_q[23]
                                                       M_matrix_store_q_23
    SLICE_X10Y25.B1      net (fanout=11)       2.265   M_matrix_store_q[23]
    SLICE_X10Y25.B       Tilo                  0.235   button_checker/N134
                                                       button_checker/Sh112011
    SLICE_X10Y25.A3      net (fanout=1)        0.468   button_checker/Sh11201
    SLICE_X10Y25.A       Tilo                  0.235   button_checker/N134
                                                       button_checker/Sh11203
    SLICE_X10Y25.C1      net (fanout=4)        0.546   button_checker/Sh1120
    SLICE_X10Y25.C       Tilo                  0.235   button_checker/N134
                                                       button_checker/M_state_q_FSM_FFd3-In26_SW1_SW1
    SLICE_X5Y24.A1       net (fanout=1)        1.307   button_checker/N134
    SLICE_X5Y24.A        Tilo                  0.259   button_checker/N136
                                                       button_checker/M_state_q_FSM_FFd3-In26_SW1
    SLICE_X7Y28.A3       net (fanout=1)        0.814   button_checker/N87
    SLICE_X7Y28.A        Tilo                  0.259   button_checker/M_state_q_FSM_FFd3
                                                       button_checker/M_state_q_FSM_FFd3-In26
    SLICE_X11Y34.D2      net (fanout=7)        1.922   button_checker/M_state_q_FSM_FFd3-In26
    SLICE_X11Y34.CLK     Tas                   0.373   button_checker/Maddsub_n03521_3
                                                       button_checker/Maddsub_n03521_3_rstpot
                                                       button_checker/Maddsub_n03521_3
    -------------------------------------------------  ---------------------------
    Total                                      9.348ns (2.026ns logic, 7.322ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack:                  10.619ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_matrix_store_q_22 (FF)
  Destination:          button_checker/M_mr_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.343ns (Levels of Logic = 6)
  Clock Path Skew:      -0.003ns (0.628 - 0.631)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_matrix_store_q_22 to button_checker/M_mr_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y32.AQ      Tcko                  0.430   M_matrix_store_q[23]
                                                       M_matrix_store_q_22
    SLICE_X10Y25.B4      net (fanout=11)       2.031   M_matrix_store_q[22]
    SLICE_X10Y25.B       Tilo                  0.235   button_checker/N134
                                                       button_checker/Sh112011
    SLICE_X10Y25.A3      net (fanout=1)        0.468   button_checker/Sh11201
    SLICE_X10Y25.A       Tilo                  0.235   button_checker/N134
                                                       button_checker/Sh11203
    SLICE_X5Y24.D5       net (fanout=4)        0.888   button_checker/Sh1120
    SLICE_X5Y24.D        Tilo                  0.259   button_checker/N136
                                                       button_checker/M_state_q_FSM_FFd3-In26_SW1_SW3
    SLICE_X5Y24.A6       net (fanout=1)        1.157   button_checker/N136
    SLICE_X5Y24.A        Tilo                  0.259   button_checker/N136
                                                       button_checker/M_state_q_FSM_FFd3-In26_SW1
    SLICE_X7Y28.A3       net (fanout=1)        0.814   button_checker/N87
    SLICE_X7Y28.A        Tilo                  0.259   button_checker/M_state_q_FSM_FFd3
                                                       button_checker/M_state_q_FSM_FFd3-In26
    SLICE_X9Y34.C2       net (fanout=7)        1.336   button_checker/M_state_q_FSM_FFd3-In26
    SLICE_X9Y34.C        Tilo                  0.259   button_checker/M_mr_q[1]
                                                       button_checker/_n0417_inv1_cepot
    SLICE_X9Y34.CE       net (fanout=1)        0.348   button_checker/_n0417_inv1_cepot
    SLICE_X9Y34.CLK      Tceck                 0.365   button_checker/M_mr_q[1]
                                                       button_checker/M_mr_q_1
    -------------------------------------------------  ---------------------------
    Total                                      9.343ns (2.301ns logic, 7.042ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack:                  10.632ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_matrix_store_q_22 (FF)
  Destination:          button_checker/Maddsub_n03521_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.330ns (Levels of Logic = 6)
  Clock Path Skew:      -0.003ns (0.628 - 0.631)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_matrix_store_q_22 to button_checker/Maddsub_n03521_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y32.AQ      Tcko                  0.430   M_matrix_store_q[23]
                                                       M_matrix_store_q_22
    SLICE_X10Y25.B4      net (fanout=11)       2.031   M_matrix_store_q[22]
    SLICE_X10Y25.B       Tilo                  0.235   button_checker/N134
                                                       button_checker/Sh112011
    SLICE_X10Y25.A3      net (fanout=1)        0.468   button_checker/Sh11201
    SLICE_X10Y25.A       Tilo                  0.235   button_checker/N134
                                                       button_checker/Sh11203
    SLICE_X5Y24.D5       net (fanout=4)        0.888   button_checker/Sh1120
    SLICE_X5Y24.D        Tilo                  0.259   button_checker/N136
                                                       button_checker/M_state_q_FSM_FFd3-In26_SW1_SW3
    SLICE_X5Y24.A6       net (fanout=1)        1.157   button_checker/N136
    SLICE_X5Y24.A        Tilo                  0.259   button_checker/N136
                                                       button_checker/M_state_q_FSM_FFd3-In26_SW1
    SLICE_X7Y28.A3       net (fanout=1)        0.814   button_checker/N87
    SLICE_X7Y28.A        Tilo                  0.259   button_checker/M_state_q_FSM_FFd3
                                                       button_checker/M_state_q_FSM_FFd3-In26
    SLICE_X11Y34.D2      net (fanout=7)        1.922   button_checker/M_state_q_FSM_FFd3-In26
    SLICE_X11Y34.CLK     Tas                   0.373   button_checker/Maddsub_n03521_3
                                                       button_checker/Maddsub_n03521_3_rstpot
                                                       button_checker/Maddsub_n03521_3
    -------------------------------------------------  ---------------------------
    Total                                      9.330ns (2.050ns logic, 7.280ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack:                  10.704ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_matrix_store_q_23 (FF)
  Destination:          button_checker/Maddsub_n03521_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.258ns (Levels of Logic = 6)
  Clock Path Skew:      -0.003ns (0.628 - 0.631)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_matrix_store_q_23 to button_checker/Maddsub_n03521_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y32.CQ      Tcko                  0.430   M_matrix_store_q[23]
                                                       M_matrix_store_q_23
    SLICE_X10Y25.B1      net (fanout=11)       2.265   M_matrix_store_q[23]
    SLICE_X10Y25.B       Tilo                  0.235   button_checker/N134
                                                       button_checker/Sh112011
    SLICE_X10Y25.A3      net (fanout=1)        0.468   button_checker/Sh11201
    SLICE_X10Y25.A       Tilo                  0.235   button_checker/N134
                                                       button_checker/Sh11203
    SLICE_X5Y24.D5       net (fanout=4)        0.888   button_checker/Sh1120
    SLICE_X5Y24.D        Tilo                  0.259   button_checker/N136
                                                       button_checker/M_state_q_FSM_FFd3-In26_SW1_SW3
    SLICE_X5Y24.A6       net (fanout=1)        1.157   button_checker/N136
    SLICE_X5Y24.A        Tilo                  0.259   button_checker/N136
                                                       button_checker/M_state_q_FSM_FFd3-In26_SW1
    SLICE_X7Y28.A3       net (fanout=1)        0.814   button_checker/N87
    SLICE_X7Y28.A        Tilo                  0.259   button_checker/M_state_q_FSM_FFd3
                                                       button_checker/M_state_q_FSM_FFd3-In26
    SLICE_X11Y34.B3      net (fanout=7)        1.616   button_checker/M_state_q_FSM_FFd3-In26
    SLICE_X11Y34.CLK     Tas                   0.373   button_checker/Maddsub_n03521_3
                                                       button_checker/Maddsub_n03521_1_rstpot
                                                       button_checker/Maddsub_n03521_1
    -------------------------------------------------  ---------------------------
    Total                                      9.258ns (2.050ns logic, 7.208ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack:                  10.736ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_matrix_store_q_19 (FF)
  Destination:          button_checker/Maddsub_n03521_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.228ns (Levels of Logic = 6)
  Clock Path Skew:      -0.001ns (0.628 - 0.629)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_matrix_store_q_19 to button_checker/Maddsub_n03521_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y34.CQ      Tcko                  0.476   M_matrix_store_q[19]
                                                       M_matrix_store_q_19
    SLICE_X13Y24.D5      net (fanout=10)       1.660   M_matrix_store_q[19]
    SLICE_X13Y24.D       Tilo                  0.259   button_checker/Sh11161
                                                       button_checker/Sh111611
    SLICE_X13Y24.C5      net (fanout=1)        0.406   button_checker/Sh11161
    SLICE_X13Y24.C       Tilo                  0.259   button_checker/Sh11161
                                                       button_checker/Sh11163
    SLICE_X5Y24.D1       net (fanout=4)        1.431   button_checker/Sh1116
    SLICE_X5Y24.D        Tilo                  0.259   button_checker/N136
                                                       button_checker/M_state_q_FSM_FFd3-In26_SW1_SW3
    SLICE_X5Y24.A6       net (fanout=1)        1.157   button_checker/N136
    SLICE_X5Y24.A        Tilo                  0.259   button_checker/N136
                                                       button_checker/M_state_q_FSM_FFd3-In26_SW1
    SLICE_X7Y28.A3       net (fanout=1)        0.814   button_checker/N87
    SLICE_X7Y28.A        Tilo                  0.259   button_checker/M_state_q_FSM_FFd3
                                                       button_checker/M_state_q_FSM_FFd3-In26
    SLICE_X11Y34.B3      net (fanout=7)        1.616   button_checker/M_state_q_FSM_FFd3-In26
    SLICE_X11Y34.CLK     Tas                   0.373   button_checker/Maddsub_n03521_3
                                                       button_checker/Maddsub_n03521_1_rstpot
                                                       button_checker/Maddsub_n03521_1
    -------------------------------------------------  ---------------------------
    Total                                      9.228ns (2.144ns logic, 7.084ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack:                  10.740ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_matrix_store_q_18 (FF)
  Destination:          button_checker/M_mr_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.220ns (Levels of Logic = 6)
  Clock Path Skew:      -0.005ns (0.624 - 0.629)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_matrix_store_q_18 to button_checker/M_mr_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y34.AQ      Tcko                  0.476   M_matrix_store_q[19]
                                                       M_matrix_store_q_18
    SLICE_X13Y24.D3      net (fanout=10)       1.978   M_matrix_store_q[18]
    SLICE_X13Y24.D       Tilo                  0.259   button_checker/Sh11161
                                                       button_checker/Sh111611
    SLICE_X13Y24.C5      net (fanout=1)        0.406   button_checker/Sh11161
    SLICE_X13Y24.C       Tilo                  0.259   button_checker/Sh11161
                                                       button_checker/Sh11163
    SLICE_X5Y24.D1       net (fanout=4)        1.431   button_checker/Sh1116
    SLICE_X5Y24.D        Tilo                  0.259   button_checker/N136
                                                       button_checker/M_state_q_FSM_FFd3-In26_SW1_SW3
    SLICE_X5Y24.A6       net (fanout=1)        1.157   button_checker/N136
    SLICE_X5Y24.A        Tilo                  0.259   button_checker/N136
                                                       button_checker/M_state_q_FSM_FFd3-In26_SW1
    SLICE_X7Y28.A3       net (fanout=1)        0.814   button_checker/N87
    SLICE_X7Y28.A        Tilo                  0.259   button_checker/M_state_q_FSM_FFd3
                                                       button_checker/M_state_q_FSM_FFd3-In26
    SLICE_X10Y36.A4      net (fanout=7)        1.314   button_checker/M_state_q_FSM_FFd3-In26
    SLICE_X10Y36.CLK     Tas                   0.349   button_checker/M_mr_q[0]
                                                       button_checker/M_mr_q_0_rstpot
                                                       button_checker/M_mr_q_0
    -------------------------------------------------  ---------------------------
    Total                                      9.220ns (2.120ns logic, 7.100ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack:                  10.770ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_matrix_store_q_23 (FF)
  Destination:          button_checker/Maddsub_n03521_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.192ns (Levels of Logic = 6)
  Clock Path Skew:      -0.003ns (0.628 - 0.631)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_matrix_store_q_23 to button_checker/Maddsub_n03521_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y32.CQ      Tcko                  0.430   M_matrix_store_q[23]
                                                       M_matrix_store_q_23
    SLICE_X10Y25.B1      net (fanout=11)       2.265   M_matrix_store_q[23]
    SLICE_X10Y25.B       Tilo                  0.235   button_checker/N134
                                                       button_checker/Sh112011
    SLICE_X10Y25.A3      net (fanout=1)        0.468   button_checker/Sh11201
    SLICE_X10Y25.A       Tilo                  0.235   button_checker/N134
                                                       button_checker/Sh11203
    SLICE_X10Y25.C1      net (fanout=4)        0.546   button_checker/Sh1120
    SLICE_X10Y25.C       Tilo                  0.235   button_checker/N134
                                                       button_checker/M_state_q_FSM_FFd3-In26_SW1_SW1
    SLICE_X5Y24.A1       net (fanout=1)        1.307   button_checker/N134
    SLICE_X5Y24.A        Tilo                  0.259   button_checker/N136
                                                       button_checker/M_state_q_FSM_FFd3-In26_SW1
    SLICE_X7Y28.A3       net (fanout=1)        0.814   button_checker/N87
    SLICE_X7Y28.A        Tilo                  0.259   button_checker/M_state_q_FSM_FFd3
                                                       button_checker/M_state_q_FSM_FFd3-In26
    SLICE_X11Y34.C1      net (fanout=7)        1.766   button_checker/M_state_q_FSM_FFd3-In26
    SLICE_X11Y34.CLK     Tas                   0.373   button_checker/Maddsub_n03521_3
                                                       button_checker/Maddsub_n03521_2_rstpot
                                                       button_checker/Maddsub_n03521_2
    -------------------------------------------------  ---------------------------
    Total                                      9.192ns (2.026ns logic, 7.166ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack:                  10.788ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_matrix_store_q_22 (FF)
  Destination:          button_checker/Maddsub_n03521_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.174ns (Levels of Logic = 6)
  Clock Path Skew:      -0.003ns (0.628 - 0.631)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_matrix_store_q_22 to button_checker/Maddsub_n03521_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y32.AQ      Tcko                  0.430   M_matrix_store_q[23]
                                                       M_matrix_store_q_22
    SLICE_X10Y25.B4      net (fanout=11)       2.031   M_matrix_store_q[22]
    SLICE_X10Y25.B       Tilo                  0.235   button_checker/N134
                                                       button_checker/Sh112011
    SLICE_X10Y25.A3      net (fanout=1)        0.468   button_checker/Sh11201
    SLICE_X10Y25.A       Tilo                  0.235   button_checker/N134
                                                       button_checker/Sh11203
    SLICE_X5Y24.D5       net (fanout=4)        0.888   button_checker/Sh1120
    SLICE_X5Y24.D        Tilo                  0.259   button_checker/N136
                                                       button_checker/M_state_q_FSM_FFd3-In26_SW1_SW3
    SLICE_X5Y24.A6       net (fanout=1)        1.157   button_checker/N136
    SLICE_X5Y24.A        Tilo                  0.259   button_checker/N136
                                                       button_checker/M_state_q_FSM_FFd3-In26_SW1
    SLICE_X7Y28.A3       net (fanout=1)        0.814   button_checker/N87
    SLICE_X7Y28.A        Tilo                  0.259   button_checker/M_state_q_FSM_FFd3
                                                       button_checker/M_state_q_FSM_FFd3-In26
    SLICE_X11Y34.C1      net (fanout=7)        1.766   button_checker/M_state_q_FSM_FFd3-In26
    SLICE_X11Y34.CLK     Tas                   0.373   button_checker/Maddsub_n03521_3
                                                       button_checker/Maddsub_n03521_2_rstpot
                                                       button_checker/Maddsub_n03521_2
    -------------------------------------------------  ---------------------------
    Total                                      9.174ns (2.050ns logic, 7.124ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack:                  10.835ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_matrix_store_q_22 (FF)
  Destination:          button_checker/M_mr_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.127ns (Levels of Logic = 6)
  Clock Path Skew:      -0.003ns (0.628 - 0.631)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_matrix_store_q_22 to button_checker/M_mr_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y32.AQ      Tcko                  0.430   M_matrix_store_q[23]
                                                       M_matrix_store_q_22
    SLICE_X10Y25.B4      net (fanout=11)       2.031   M_matrix_store_q[22]
    SLICE_X10Y25.B       Tilo                  0.235   button_checker/N134
                                                       button_checker/Sh112011
    SLICE_X10Y25.A3      net (fanout=1)        0.468   button_checker/Sh11201
    SLICE_X10Y25.A       Tilo                  0.235   button_checker/N134
                                                       button_checker/Sh11203
    SLICE_X10Y25.C1      net (fanout=4)        0.546   button_checker/Sh1120
    SLICE_X10Y25.C       Tilo                  0.235   button_checker/N134
                                                       button_checker/M_state_q_FSM_FFd3-In26_SW1_SW1
    SLICE_X5Y24.A1       net (fanout=1)        1.307   button_checker/N134
    SLICE_X5Y24.A        Tilo                  0.259   button_checker/N136
                                                       button_checker/M_state_q_FSM_FFd3-In26_SW1
    SLICE_X7Y28.A3       net (fanout=1)        0.814   button_checker/N87
    SLICE_X7Y28.A        Tilo                  0.259   button_checker/M_state_q_FSM_FFd3
                                                       button_checker/M_state_q_FSM_FFd3-In26
    SLICE_X9Y34.C2       net (fanout=7)        1.336   button_checker/M_state_q_FSM_FFd3-In26
    SLICE_X9Y34.C        Tilo                  0.259   button_checker/M_mr_q[1]
                                                       button_checker/_n0417_inv1_cepot
    SLICE_X9Y34.CE       net (fanout=1)        0.348   button_checker/_n0417_inv1_cepot
    SLICE_X9Y34.CLK      Tceck                 0.365   button_checker/M_mr_q[1]
                                                       button_checker/M_mr_q_1
    -------------------------------------------------  ---------------------------
    Total                                      9.127ns (2.277ns logic, 6.850ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack:                  10.846ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_matrix_store_q_10 (FF)
  Destination:          button_checker/M_mr_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.124ns (Levels of Logic = 6)
  Clock Path Skew:      0.005ns (0.628 - 0.623)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_matrix_store_q_10 to button_checker/M_mr_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y34.AQ      Tcko                  0.476   M_matrix_store_q[11]
                                                       M_matrix_store_q_10
    SLICE_X8Y24.C2       net (fanout=11)       2.194   M_matrix_store_q[10]
    SLICE_X8Y24.C        Tilo                  0.255   button_checker/n0280<3>1
                                                       button_checker/Sh110811
    SLICE_X8Y24.A3       net (fanout=1)        1.137   button_checker/Sh11081
    SLICE_X8Y24.A        Tilo                  0.254   button_checker/n0280<3>1
                                                       button_checker/Sh11083
    SLICE_X6Y24.C6       net (fanout=4)        0.667   button_checker/Sh1108
    SLICE_X6Y24.C        Tilo                  0.235   button_checker/N128
                                                       button_checker/M_state_q_FSM_FFd3-In26_SW0_SW0
    SLICE_X6Y24.A1       net (fanout=1)        0.532   button_checker/N128
    SLICE_X6Y24.A        Tilo                  0.235   button_checker/N128
                                                       button_checker/M_state_q_FSM_FFd3-In26_SW0
    SLICE_X7Y28.A6       net (fanout=1)        0.572   button_checker/N86
    SLICE_X7Y28.A        Tilo                  0.259   button_checker/M_state_q_FSM_FFd3
                                                       button_checker/M_state_q_FSM_FFd3-In26
    SLICE_X9Y34.C2       net (fanout=7)        1.336   button_checker/M_state_q_FSM_FFd3-In26
    SLICE_X9Y34.C        Tilo                  0.259   button_checker/M_mr_q[1]
                                                       button_checker/_n0417_inv1_cepot
    SLICE_X9Y34.CE       net (fanout=1)        0.348   button_checker/_n0417_inv1_cepot
    SLICE_X9Y34.CLK      Tceck                 0.365   button_checker/M_mr_q[1]
                                                       button_checker/M_mr_q_1
    -------------------------------------------------  ---------------------------
    Total                                      9.124ns (2.338ns logic, 6.786ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Slack:                  10.848ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_matrix_store_q_22 (FF)
  Destination:          button_checker/Maddsub_n03521_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.114ns (Levels of Logic = 6)
  Clock Path Skew:      -0.003ns (0.628 - 0.631)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_matrix_store_q_22 to button_checker/Maddsub_n03521_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y32.AQ      Tcko                  0.430   M_matrix_store_q[23]
                                                       M_matrix_store_q_22
    SLICE_X10Y25.B4      net (fanout=11)       2.031   M_matrix_store_q[22]
    SLICE_X10Y25.B       Tilo                  0.235   button_checker/N134
                                                       button_checker/Sh112011
    SLICE_X10Y25.A3      net (fanout=1)        0.468   button_checker/Sh11201
    SLICE_X10Y25.A       Tilo                  0.235   button_checker/N134
                                                       button_checker/Sh11203
    SLICE_X10Y25.C1      net (fanout=4)        0.546   button_checker/Sh1120
    SLICE_X10Y25.C       Tilo                  0.235   button_checker/N134
                                                       button_checker/M_state_q_FSM_FFd3-In26_SW1_SW1
    SLICE_X5Y24.A1       net (fanout=1)        1.307   button_checker/N134
    SLICE_X5Y24.A        Tilo                  0.259   button_checker/N136
                                                       button_checker/M_state_q_FSM_FFd3-In26_SW1
    SLICE_X7Y28.A3       net (fanout=1)        0.814   button_checker/N87
    SLICE_X7Y28.A        Tilo                  0.259   button_checker/M_state_q_FSM_FFd3
                                                       button_checker/M_state_q_FSM_FFd3-In26
    SLICE_X11Y34.D2      net (fanout=7)        1.922   button_checker/M_state_q_FSM_FFd3-In26
    SLICE_X11Y34.CLK     Tas                   0.373   button_checker/Maddsub_n03521_3
                                                       button_checker/Maddsub_n03521_3_rstpot
                                                       button_checker/Maddsub_n03521_3
    -------------------------------------------------  ---------------------------
    Total                                      9.114ns (2.026ns logic, 7.088ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack:                  10.859ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_matrix_store_q_10 (FF)
  Destination:          button_checker/Maddsub_n03521_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.111ns (Levels of Logic = 6)
  Clock Path Skew:      0.005ns (0.628 - 0.623)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_matrix_store_q_10 to button_checker/Maddsub_n03521_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y34.AQ      Tcko                  0.476   M_matrix_store_q[11]
                                                       M_matrix_store_q_10
    SLICE_X8Y24.C2       net (fanout=11)       2.194   M_matrix_store_q[10]
    SLICE_X8Y24.C        Tilo                  0.255   button_checker/n0280<3>1
                                                       button_checker/Sh110811
    SLICE_X8Y24.A3       net (fanout=1)        1.137   button_checker/Sh11081
    SLICE_X8Y24.A        Tilo                  0.254   button_checker/n0280<3>1
                                                       button_checker/Sh11083
    SLICE_X6Y24.C6       net (fanout=4)        0.667   button_checker/Sh1108
    SLICE_X6Y24.C        Tilo                  0.235   button_checker/N128
                                                       button_checker/M_state_q_FSM_FFd3-In26_SW0_SW0
    SLICE_X6Y24.A1       net (fanout=1)        0.532   button_checker/N128
    SLICE_X6Y24.A        Tilo                  0.235   button_checker/N128
                                                       button_checker/M_state_q_FSM_FFd3-In26_SW0
    SLICE_X7Y28.A6       net (fanout=1)        0.572   button_checker/N86
    SLICE_X7Y28.A        Tilo                  0.259   button_checker/M_state_q_FSM_FFd3
                                                       button_checker/M_state_q_FSM_FFd3-In26
    SLICE_X11Y34.D2      net (fanout=7)        1.922   button_checker/M_state_q_FSM_FFd3-In26
    SLICE_X11Y34.CLK     Tas                   0.373   button_checker/Maddsub_n03521_3
                                                       button_checker/Maddsub_n03521_3_rstpot
                                                       button_checker/Maddsub_n03521_3
    -------------------------------------------------  ---------------------------
    Total                                      9.111ns (2.087ns logic, 7.024ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Slack:                  10.901ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_checker/M_br_q_0_1 (FF)
  Destination:          button_checker/M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.039ns (Levels of Logic = 6)
  Clock Path Skew:      -0.025ns (0.319 - 0.344)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_checker/M_br_q_0_1 to button_checker/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y36.AQ       Tcko                  0.476   button_checker/M_br_q[0]
                                                       button_checker/M_br_q_0_1
    SLICE_X6Y36.A5       net (fanout=1)        0.822   button_checker/M_br_q_0_1
    SLICE_X6Y36.AMUX     Topaa                 0.449   button_checker/M_br_q[0]
                                                       button_checker/Maddsub_n0333_Madd1_lut<2>
                                                       button_checker/Maddsub_n0333_Madd1_cy<4>
    SLICE_X17Y31.D1      net (fanout=42)       1.871   button_checker/Maddsub_n0333_2
    SLICE_X17Y31.D       Tilo                  0.259   button_checker/N150
                                                       button_checker/M_state_q_FSM_FFd1-In1112_SW1
    SLICE_X18Y31.B5      net (fanout=1)        0.642   button_checker/N150
    SLICE_X18Y31.B       Tilo                  0.235   button_checker/N152
                                                       button_checker/M_state_q_FSM_FFd1-In1112
    SLICE_X19Y36.C5      net (fanout=1)        1.395   button_checker/M_state_q_FSM_FFd1-In1112
    SLICE_X19Y36.C       Tilo                  0.259   button_checker/M_state_q_FSM_FFd1-In1115
                                                       button_checker/M_state_q_FSM_FFd1-In1116
    SLICE_X11Y36.C2      net (fanout=1)        1.450   button_checker/M_state_q_FSM_FFd1-In1116
    SLICE_X11Y36.C       Tilo                  0.259   button_checker/M_state_q_FSM_FFd2
                                                       button_checker/M_state_q_FSM_FFd1-In1122
    SLICE_X11Y36.A2      net (fanout=2)        0.549   button_checker/M_state_q_FSM_FFd1-In1122
    SLICE_X11Y36.CLK     Tas                   0.373   button_checker/M_state_q_FSM_FFd2
                                                       button_checker/M_state_q_FSM_FFd1-In
                                                       button_checker/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      9.039ns (2.310ns logic, 6.729ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Slack:                  10.920ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_matrix_store_q_23 (FF)
  Destination:          button_checker/Maddsub_n03521_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.042ns (Levels of Logic = 6)
  Clock Path Skew:      -0.003ns (0.628 - 0.631)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_matrix_store_q_23 to button_checker/Maddsub_n03521_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y32.CQ      Tcko                  0.430   M_matrix_store_q[23]
                                                       M_matrix_store_q_23
    SLICE_X10Y25.B1      net (fanout=11)       2.265   M_matrix_store_q[23]
    SLICE_X10Y25.B       Tilo                  0.235   button_checker/N134
                                                       button_checker/Sh112011
    SLICE_X10Y25.A3      net (fanout=1)        0.468   button_checker/Sh11201
    SLICE_X10Y25.A       Tilo                  0.235   button_checker/N134
                                                       button_checker/Sh11203
    SLICE_X10Y25.C1      net (fanout=4)        0.546   button_checker/Sh1120
    SLICE_X10Y25.C       Tilo                  0.235   button_checker/N134
                                                       button_checker/M_state_q_FSM_FFd3-In26_SW1_SW1
    SLICE_X5Y24.A1       net (fanout=1)        1.307   button_checker/N134
    SLICE_X5Y24.A        Tilo                  0.259   button_checker/N136
                                                       button_checker/M_state_q_FSM_FFd3-In26_SW1
    SLICE_X7Y28.A3       net (fanout=1)        0.814   button_checker/N87
    SLICE_X7Y28.A        Tilo                  0.259   button_checker/M_state_q_FSM_FFd3
                                                       button_checker/M_state_q_FSM_FFd3-In26
    SLICE_X11Y34.B3      net (fanout=7)        1.616   button_checker/M_state_q_FSM_FFd3-In26
    SLICE_X11Y34.CLK     Tas                   0.373   button_checker/Maddsub_n03521_3
                                                       button_checker/Maddsub_n03521_1_rstpot
                                                       button_checker/Maddsub_n03521_1
    -------------------------------------------------  ---------------------------
    Total                                      9.042ns (2.026ns logic, 7.016ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack:                  10.938ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_matrix_store_q_22 (FF)
  Destination:          button_checker/Maddsub_n03521_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.024ns (Levels of Logic = 6)
  Clock Path Skew:      -0.003ns (0.628 - 0.631)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_matrix_store_q_22 to button_checker/Maddsub_n03521_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y32.AQ      Tcko                  0.430   M_matrix_store_q[23]
                                                       M_matrix_store_q_22
    SLICE_X10Y25.B4      net (fanout=11)       2.031   M_matrix_store_q[22]
    SLICE_X10Y25.B       Tilo                  0.235   button_checker/N134
                                                       button_checker/Sh112011
    SLICE_X10Y25.A3      net (fanout=1)        0.468   button_checker/Sh11201
    SLICE_X10Y25.A       Tilo                  0.235   button_checker/N134
                                                       button_checker/Sh11203
    SLICE_X5Y24.D5       net (fanout=4)        0.888   button_checker/Sh1120
    SLICE_X5Y24.D        Tilo                  0.259   button_checker/N136
                                                       button_checker/M_state_q_FSM_FFd3-In26_SW1_SW3
    SLICE_X5Y24.A6       net (fanout=1)        1.157   button_checker/N136
    SLICE_X5Y24.A        Tilo                  0.259   button_checker/N136
                                                       button_checker/M_state_q_FSM_FFd3-In26_SW1
    SLICE_X7Y28.A3       net (fanout=1)        0.814   button_checker/N87
    SLICE_X7Y28.A        Tilo                  0.259   button_checker/M_state_q_FSM_FFd3
                                                       button_checker/M_state_q_FSM_FFd3-In26
    SLICE_X11Y34.B3      net (fanout=7)        1.616   button_checker/M_state_q_FSM_FFd3-In26
    SLICE_X11Y34.CLK     Tas                   0.373   button_checker/Maddsub_n03521_3
                                                       button_checker/Maddsub_n03521_1_rstpot
                                                       button_checker/Maddsub_n03521_1
    -------------------------------------------------  ---------------------------
    Total                                      9.024ns (2.050ns logic, 6.974ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Slack:                  10.956ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_matrix_store_q_28 (FF)
  Destination:          button_checker/M_mr_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.006ns (Levels of Logic = 5)
  Clock Path Skew:      -0.003ns (0.628 - 0.631)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_matrix_store_q_28 to button_checker/M_mr_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y32.AQ      Tcko                  0.476   M_matrix_store_q[29]
                                                       M_matrix_store_q_28
    SLICE_X13Y26.C2      net (fanout=10)       2.057   M_matrix_store_q[28]
    SLICE_X13Y26.C       Tilo                  0.259   button_checker/Sh11281
                                                       button_checker/Sh11283
    SLICE_X5Y24.D6       net (fanout=4)        1.158   button_checker/Sh1128
    SLICE_X5Y24.D        Tilo                  0.259   button_checker/N136
                                                       button_checker/M_state_q_FSM_FFd3-In26_SW1_SW3
    SLICE_X5Y24.A6       net (fanout=1)        1.157   button_checker/N136
    SLICE_X5Y24.A        Tilo                  0.259   button_checker/N136
                                                       button_checker/M_state_q_FSM_FFd3-In26_SW1
    SLICE_X7Y28.A3       net (fanout=1)        0.814   button_checker/N87
    SLICE_X7Y28.A        Tilo                  0.259   button_checker/M_state_q_FSM_FFd3
                                                       button_checker/M_state_q_FSM_FFd3-In26
    SLICE_X9Y34.C2       net (fanout=7)        1.336   button_checker/M_state_q_FSM_FFd3-In26
    SLICE_X9Y34.C        Tilo                  0.259   button_checker/M_mr_q[1]
                                                       button_checker/_n0417_inv1_cepot
    SLICE_X9Y34.CE       net (fanout=1)        0.348   button_checker/_n0417_inv1_cepot
    SLICE_X9Y34.CLK      Tceck                 0.365   button_checker/M_mr_q[1]
                                                       button_checker/M_mr_q_1
    -------------------------------------------------  ---------------------------
    Total                                      9.006ns (2.136ns logic, 6.870ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack:                  10.969ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_matrix_store_q_28 (FF)
  Destination:          button_checker/Maddsub_n03521_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.993ns (Levels of Logic = 5)
  Clock Path Skew:      -0.003ns (0.628 - 0.631)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_matrix_store_q_28 to button_checker/Maddsub_n03521_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y32.AQ      Tcko                  0.476   M_matrix_store_q[29]
                                                       M_matrix_store_q_28
    SLICE_X13Y26.C2      net (fanout=10)       2.057   M_matrix_store_q[28]
    SLICE_X13Y26.C       Tilo                  0.259   button_checker/Sh11281
                                                       button_checker/Sh11283
    SLICE_X5Y24.D6       net (fanout=4)        1.158   button_checker/Sh1128
    SLICE_X5Y24.D        Tilo                  0.259   button_checker/N136
                                                       button_checker/M_state_q_FSM_FFd3-In26_SW1_SW3
    SLICE_X5Y24.A6       net (fanout=1)        1.157   button_checker/N136
    SLICE_X5Y24.A        Tilo                  0.259   button_checker/N136
                                                       button_checker/M_state_q_FSM_FFd3-In26_SW1
    SLICE_X7Y28.A3       net (fanout=1)        0.814   button_checker/N87
    SLICE_X7Y28.A        Tilo                  0.259   button_checker/M_state_q_FSM_FFd3
                                                       button_checker/M_state_q_FSM_FFd3-In26
    SLICE_X11Y34.D2      net (fanout=7)        1.922   button_checker/M_state_q_FSM_FFd3-In26
    SLICE_X11Y34.CLK     Tas                   0.373   button_checker/Maddsub_n03521_3
                                                       button_checker/Maddsub_n03521_3_rstpot
                                                       button_checker/Maddsub_n03521_3
    -------------------------------------------------  ---------------------------
    Total                                      8.993ns (1.885ns logic, 7.108ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack:                  11.003ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_matrix_store_q_23 (FF)
  Destination:          button_checker/M_mr_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.959ns (Levels of Logic = 6)
  Clock Path Skew:      -0.003ns (0.628 - 0.631)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_matrix_store_q_23 to button_checker/M_mr_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y32.CQ      Tcko                  0.430   M_matrix_store_q[23]
                                                       M_matrix_store_q_23
    SLICE_X10Y25.B1      net (fanout=11)       2.265   M_matrix_store_q[23]
    SLICE_X10Y25.B       Tilo                  0.235   button_checker/N134
                                                       button_checker/Sh112011
    SLICE_X10Y25.A3      net (fanout=1)        0.468   button_checker/Sh11201
    SLICE_X10Y25.A       Tilo                  0.235   button_checker/N134
                                                       button_checker/Sh11203
    SLICE_X5Y24.B2       net (fanout=4)        1.197   button_checker/Sh1120
    SLICE_X5Y24.B        Tilo                  0.259   button_checker/N136
                                                       button_checker/M_state_q_FSM_FFd3-In26_SW1_SW0
    SLICE_X5Y24.A5       net (fanout=1)        0.230   button_checker/N133
    SLICE_X5Y24.A        Tilo                  0.259   button_checker/N136
                                                       button_checker/M_state_q_FSM_FFd3-In26_SW1
    SLICE_X7Y28.A3       net (fanout=1)        0.814   button_checker/N87
    SLICE_X7Y28.A        Tilo                  0.259   button_checker/M_state_q_FSM_FFd3
                                                       button_checker/M_state_q_FSM_FFd3-In26
    SLICE_X9Y34.C2       net (fanout=7)        1.336   button_checker/M_state_q_FSM_FFd3-In26
    SLICE_X9Y34.C        Tilo                  0.259   button_checker/M_mr_q[1]
                                                       button_checker/_n0417_inv1_cepot
    SLICE_X9Y34.CE       net (fanout=1)        0.348   button_checker/_n0417_inv1_cepot
    SLICE_X9Y34.CLK      Tceck                 0.365   button_checker/M_mr_q[1]
                                                       button_checker/M_mr_q_1
    -------------------------------------------------  ---------------------------
    Total                                      8.959ns (2.301ns logic, 6.658ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Slack:                  11.004ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_matrix_store_q_22 (FF)
  Destination:          button_checker/Maddsub_n03521_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.958ns (Levels of Logic = 6)
  Clock Path Skew:      -0.003ns (0.628 - 0.631)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_matrix_store_q_22 to button_checker/Maddsub_n03521_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y32.AQ      Tcko                  0.430   M_matrix_store_q[23]
                                                       M_matrix_store_q_22
    SLICE_X10Y25.B4      net (fanout=11)       2.031   M_matrix_store_q[22]
    SLICE_X10Y25.B       Tilo                  0.235   button_checker/N134
                                                       button_checker/Sh112011
    SLICE_X10Y25.A3      net (fanout=1)        0.468   button_checker/Sh11201
    SLICE_X10Y25.A       Tilo                  0.235   button_checker/N134
                                                       button_checker/Sh11203
    SLICE_X10Y25.C1      net (fanout=4)        0.546   button_checker/Sh1120
    SLICE_X10Y25.C       Tilo                  0.235   button_checker/N134
                                                       button_checker/M_state_q_FSM_FFd3-In26_SW1_SW1
    SLICE_X5Y24.A1       net (fanout=1)        1.307   button_checker/N134
    SLICE_X5Y24.A        Tilo                  0.259   button_checker/N136
                                                       button_checker/M_state_q_FSM_FFd3-In26_SW1
    SLICE_X7Y28.A3       net (fanout=1)        0.814   button_checker/N87
    SLICE_X7Y28.A        Tilo                  0.259   button_checker/M_state_q_FSM_FFd3
                                                       button_checker/M_state_q_FSM_FFd3-In26
    SLICE_X11Y34.C1      net (fanout=7)        1.766   button_checker/M_state_q_FSM_FFd3-In26
    SLICE_X11Y34.CLK     Tas                   0.373   button_checker/Maddsub_n03521_3
                                                       button_checker/Maddsub_n03521_2_rstpot
                                                       button_checker/Maddsub_n03521_2
    -------------------------------------------------  ---------------------------
    Total                                      8.958ns (2.026ns logic, 6.932ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_button_checker_invalidout/CLK0
  Logical resource: button_checker/M_invalid_q_0/CK0
  Location pin: OLOGIC_X6Y62.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: button_sensing/button_condr5/M_sync_out/CLK
  Logical resource: shifter/button_conditionerright/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: button_sensing/button_condr5/M_sync_out/CLK
  Logical resource: button_sensing/button_condr2/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: button_sensing/button_condr5/M_sync_out/CLK
  Logical resource: shifter/button_conditionerleft/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: button_sensing/button_condr5/M_sync_out/CLK
  Logical resource: button_sensing/button_condr3/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: button_sensing/button_condr5/M_sync_out/CLK
  Logical resource: button_sensing/button_condr4/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: button_sensing/button_condr5/M_sync_out/CLK
  Logical resource: button_sensing/button_condr5/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: button_sensing/button_condc3/M_sync_out/CLK
  Logical resource: button_sensing/button_condc4/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X4Y6.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: button_sensing/button_condc3/M_sync_out/CLK
  Logical resource: button_sensing/button_condc0/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X4Y6.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: button_sensing/button_condc3/M_sync_out/CLK
  Logical resource: button_sensing/button_condc5/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X4Y6.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: button_sensing/button_condc3/M_sync_out/CLK
  Logical resource: button_sensing/button_condc1/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X4Y6.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: button_sensing/button_condc3/M_sync_out/CLK
  Logical resource: button_sensing/button_condr0/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X4Y6.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: button_sensing/button_condc3/M_sync_out/CLK
  Logical resource: button_sensing/button_condc2/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X4Y6.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: button_sensing/button_condc3/M_sync_out/CLK
  Logical resource: button_sensing/button_condr1/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X4Y6.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: button_sensing/button_condc3/M_sync_out/CLK
  Logical resource: button_sensing/button_condc3/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X4Y6.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_sensing/button_condr5/M_ctr_q[3]/CLK
  Logical resource: button_sensing/button_condr5/M_ctr_q_0/CK
  Location pin: SLICE_X0Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_sensing/button_condr5/M_ctr_q[3]/CLK
  Logical resource: button_sensing/button_condr5/M_ctr_q_1/CK
  Location pin: SLICE_X0Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_sensing/button_condr5/M_ctr_q[3]/CLK
  Logical resource: button_sensing/button_condr5/M_ctr_q_2/CK
  Location pin: SLICE_X0Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_sensing/button_condr5/M_ctr_q[3]/CLK
  Logical resource: button_sensing/button_condr5/M_ctr_q_3/CK
  Location pin: SLICE_X0Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_sensing/button_condr5/M_ctr_q[7]/CLK
  Logical resource: button_sensing/button_condr5/M_ctr_q_4/CK
  Location pin: SLICE_X0Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_sensing/button_condr5/M_ctr_q[7]/CLK
  Logical resource: button_sensing/button_condr5/M_ctr_q_5/CK
  Location pin: SLICE_X0Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_sensing/button_condr5/M_ctr_q[7]/CLK
  Logical resource: button_sensing/button_condr5/M_ctr_q_6/CK
  Location pin: SLICE_X0Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_sensing/button_condr5/M_ctr_q[7]/CLK
  Logical resource: button_sensing/button_condr5/M_ctr_q_7/CK
  Location pin: SLICE_X0Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_sensing/button_condr5/M_ctr_q[11]/CLK
  Logical resource: button_sensing/button_condr5/M_ctr_q_8/CK
  Location pin: SLICE_X0Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_sensing/button_condr5/M_ctr_q[11]/CLK
  Logical resource: button_sensing/button_condr5/M_ctr_q_9/CK
  Location pin: SLICE_X0Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_sensing/button_condr5/M_ctr_q[11]/CLK
  Logical resource: button_sensing/button_condr5/M_ctr_q_10/CK
  Location pin: SLICE_X0Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_sensing/button_condr5/M_ctr_q[11]/CLK
  Logical resource: button_sensing/button_condr5/M_ctr_q_11/CK
  Location pin: SLICE_X0Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_sensing/button_condr5/M_ctr_q[15]/CLK
  Logical resource: button_sensing/button_condr5/M_ctr_q_12/CK
  Location pin: SLICE_X0Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_sensing/button_condr5/M_ctr_q[15]/CLK
  Logical resource: button_sensing/button_condr5/M_ctr_q_13/CK
  Location pin: SLICE_X0Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    9.901|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 25576 paths, 0 nets, and 3672 connections

Design statistics:
   Minimum period:   9.901ns{1}   (Maximum frequency: 101.000MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Dec  2 14:22:26 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 402 MB



