read_verilog ../top.v
proc
techmap -recursive
synth

