(function() {var type_impls = {
"esp32p4":[["<details class=\"toggle implementors-toggle\" open><summary><section id=\"impl-FieldWriter%3C'a,+REG,+WI,+FI%3E\" class=\"impl\"><a class=\"src rightside\" href=\"src/esp32p4/generic.rs.html#322-356\">source</a><a href=\"#impl-FieldWriter%3C'a,+REG,+WI,+FI%3E\" class=\"anchor\">ยง</a><h3 class=\"code-header\">impl&lt;'a, REG, const WI: u8, FI&gt; <a class=\"type\" href=\"esp32p4/generic/type.FieldWriter.html\" title=\"type esp32p4::generic::FieldWriter\">FieldWriter</a>&lt;'a, REG, WI, FI&gt;<div class=\"where\">where\n    REG: <a class=\"trait\" href=\"esp32p4/generic/trait.Writable.html\" title=\"trait esp32p4::generic::Writable\">Writable</a> + <a class=\"trait\" href=\"esp32p4/generic/trait.RegisterSpec.html\" title=\"trait esp32p4::generic::RegisterSpec\">RegisterSpec</a>,\n    FI: <a class=\"trait\" href=\"esp32p4/generic/trait.FieldSpec.html\" title=\"trait esp32p4::generic::FieldSpec\">FieldSpec</a>,\n    REG::<a class=\"associatedtype\" href=\"esp32p4/generic/trait.RegisterSpec.html#associatedtype.Ux\" title=\"type esp32p4::generic::RegisterSpec::Ux\">Ux</a>: From&lt;FI::<a class=\"associatedtype\" href=\"esp32p4/generic/trait.FieldSpec.html#associatedtype.Ux\" title=\"type esp32p4::generic::FieldSpec::Ux\">Ux</a>&gt;,</div></h3></section></summary><div class=\"impl-items\"><details class=\"toggle\" open><summary><section id=\"associatedconstant.WIDTH\" class=\"associatedconstant\"><a class=\"src rightside\" href=\"src/esp32p4/generic.rs.html#329\">source</a><h4 class=\"code-header\">pub const <a href=\"esp32p4/generic/type.FieldWriter.html#associatedconstant.WIDTH\" class=\"constant\">WIDTH</a>: u8 = WI</h4></section></summary><div class=\"docblock\"><p>Field width</p>\n</div></details><details class=\"toggle method-toggle\" open><summary><section id=\"method.width\" class=\"method\"><a class=\"src rightside\" href=\"src/esp32p4/generic.rs.html#332-334\">source</a><h4 class=\"code-header\">pub const fn <a href=\"esp32p4/generic/type.FieldWriter.html#tymethod.width\" class=\"fn\">width</a>(&amp;self) -&gt; u8</h4></section></summary><div class=\"docblock\"><p>Field width</p>\n</div></details><details class=\"toggle method-toggle\" open><summary><section id=\"method.offset\" class=\"method\"><a class=\"src rightside\" href=\"src/esp32p4/generic.rs.html#337-339\">source</a><h4 class=\"code-header\">pub const fn <a href=\"esp32p4/generic/type.FieldWriter.html#tymethod.offset\" class=\"fn\">offset</a>(&amp;self) -&gt; u8</h4></section></summary><div class=\"docblock\"><p>Field offset</p>\n</div></details><details class=\"toggle method-toggle\" open><summary><section id=\"method.bits\" class=\"method\"><a class=\"src rightside\" href=\"src/esp32p4/generic.rs.html#346-350\">source</a><h4 class=\"code-header\">pub unsafe fn <a href=\"esp32p4/generic/type.FieldWriter.html#tymethod.bits\" class=\"fn\">bits</a>(self, value: FI::<a class=\"associatedtype\" href=\"esp32p4/generic/trait.FieldSpec.html#associatedtype.Ux\" title=\"type esp32p4::generic::FieldSpec::Ux\">Ux</a>) -&gt; &amp;'a mut <a class=\"type\" href=\"esp32p4/generic/type.W.html\" title=\"type esp32p4::generic::W\">W</a>&lt;REG&gt;</h4></section></summary><div class=\"docblock\"><p>Writes raw bits to the field</p>\n<h5 id=\"safety\"><a class=\"doc-anchor\" href=\"#safety\">ยง</a>Safety</h5>\n<p>Passing incorrect value can cause undefined behaviour. See reference manual</p>\n</div></details><details class=\"toggle method-toggle\" open><summary><section id=\"method.variant\" class=\"method\"><a class=\"src rightside\" href=\"src/esp32p4/generic.rs.html#353-355\">source</a><h4 class=\"code-header\">pub fn <a href=\"esp32p4/generic/type.FieldWriter.html#tymethod.variant\" class=\"fn\">variant</a>(self, variant: FI) -&gt; &amp;'a mut <a class=\"type\" href=\"esp32p4/generic/type.W.html\" title=\"type esp32p4::generic::W\">W</a>&lt;REG&gt;</h4></section></summary><div class=\"docblock\"><p>Writes <code>variant</code> to the field</p>\n</div></details></div></details>",0,"esp32p4::adc::ctrl::WORK_MODE_W","esp32p4::adc::ctrl::SAR_CLK_DIV_W","esp32p4::adc::ctrl::SAR1_PATT_LEN_W","esp32p4::adc::ctrl::SAR2_PATT_LEN_W","esp32p4::adc::ctrl::XPD_SAR1_FORCE_W","esp32p4::adc::ctrl::XPD_SAR2_FORCE_W","esp32p4::adc::ctrl::WAIT_ARB_CYCLE_W","esp32p4::adc::ctrl2::MAX_MEAS_NUM_W","esp32p4::adc::ctrl2::TIMER_TARGET_W","esp32p4::adc::filter_ctrl1::FILTER_FACTOR1_W","esp32p4::adc::filter_ctrl1::FILTER_FACTOR0_W","esp32p4::adc::fsm_wait::XPD_WAIT_W","esp32p4::adc::fsm_wait::RSTB_WAIT_W","esp32p4::adc::fsm_wait::STANDBY_WAIT_W","esp32p4::adc::sar1_patt_tab1::SAR1_PATT_TAB1_W","esp32p4::adc::sar1_patt_tab2::SAR1_PATT_TAB2_W","esp32p4::adc::sar1_patt_tab3::SAR1_PATT_TAB3_W","esp32p4::adc::sar1_patt_tab4::SAR1_PATT_TAB4_W","esp32p4::adc::sar2_patt_tab1::SAR2_PATT_TAB1_W","esp32p4::adc::sar2_patt_tab2::SAR2_PATT_TAB2_W","esp32p4::adc::sar2_patt_tab3::SAR2_PATT_TAB3_W","esp32p4::adc::sar2_patt_tab4::SAR2_PATT_TAB4_W","esp32p4::adc::arb_ctrl::ARB_APB_PRIORITY_W","esp32p4::adc::arb_ctrl::ARB_RTC_PRIORITY_W","esp32p4::adc::arb_ctrl::ARB_WIFI_PRIORITY_W","esp32p4::adc::filter_ctrl0::FILTER_CHANNEL1_W","esp32p4::adc::filter_ctrl0::FILTER_CHANNEL0_W","esp32p4::adc::thres0_ctrl::THRES0_CHANNEL_W","esp32p4::adc::thres0_ctrl::THRES0_HIGH_W","esp32p4::adc::thres0_ctrl::THRES0_LOW_W","esp32p4::adc::thres1_ctrl::THRES1_CHANNEL_W","esp32p4::adc::thres1_ctrl::THRES1_HIGH_W","esp32p4::adc::thres1_ctrl::THRES1_LOW_W","esp32p4::adc::dma_conf::APB_ADC_EOF_NUM_W","esp32p4::adc::cali::CFG_W","esp32p4::adc::rnd_eco_low::RND_ECO_LOW_W","esp32p4::adc::rnd_eco_high::RND_ECO_HIGH_W","esp32p4::adc::ctrl_date::CTRL_DATE_W","esp32p4::aes::key_0::KEY_0_W","esp32p4::aes::key_1::KEY_1_W","esp32p4::aes::key_2::KEY_2_W","esp32p4::aes::key_3::KEY_3_W","esp32p4::aes::key_4::KEY_4_W","esp32p4::aes::key_5::KEY_5_W","esp32p4::aes::key_6::KEY_6_W","esp32p4::aes::key_7::KEY_7_W","esp32p4::aes::text_in_0::TEXT_IN_0_W","esp32p4::aes::text_in_1::TEXT_IN_1_W","esp32p4::aes::text_in_2::TEXT_IN_2_W","esp32p4::aes::text_in_3::TEXT_IN_3_W","esp32p4::aes::text_out_0::TEXT_OUT_0_W","esp32p4::aes::text_out_1::TEXT_OUT_1_W","esp32p4::aes::text_out_2::TEXT_OUT_2_W","esp32p4::aes::text_out_3::TEXT_OUT_3_W","esp32p4::aes::mode::MODE_W","esp32p4::aes::endian::ENDIAN_W","esp32p4::aes::block_mode::BLOCK_MODE_W","esp32p4::aes::block_num::BLOCK_NUM_W","esp32p4::aes::aad_block_num::AAD_BLOCK_NUM_W","esp32p4::aes::remainder_bit_num::REMAINDER_BIT_NUM_W","esp32p4::aes::date::DATE_W","esp32p4::ahb_dma::ahb_test::AHB_TESTMODE_W","esp32p4::ahb_dma::ahb_test::AHB_TESTADDR_W","esp32p4::ahb_dma::date::DATE_W","esp32p4::ahb_dma::in_pri_ch::RX_PRI_CH_W","esp32p4::ahb_dma::in_peri_sel_ch::PERI_IN_SEL_CH_W","esp32p4::ahb_dma::out_push_ch::OUTFIFO_WDATA_CH_W","esp32p4::ahb_dma::out_pri_ch::TX_PRI_CH_W","esp32p4::ahb_dma::out_peri_sel_ch::PERI_OUT_SEL_CH_W","esp32p4::ahb_dma::out_crc_init_data_ch::OUT_CRC_INIT_DATA_CH_W","esp32p4::ahb_dma::tx_crc_width_ch::TX_CRC_WIDTH_CH_W","esp32p4::ahb_dma::tx_crc_en_wr_data_ch::TX_CRC_EN_WR_DATA_CH_W","esp32p4::ahb_dma::tx_crc_en_addr_ch::TX_CRC_EN_ADDR_CH_W","esp32p4::ahb_dma::tx_crc_data_en_wr_data_ch::TX_CRC_DATA_EN_WR_DATA_CH_W","esp32p4::ahb_dma::tx_crc_data_en_addr_ch::TX_CRC_DATA_EN_ADDR_CH_W","esp32p4::ahb_dma::tx_ch_arb_weigh_ch::TX_CH_ARB_WEIGH_CH_W","esp32p4::ahb_dma::in_crc_init_data_ch::IN_CRC_INIT_DATA_CH_W","esp32p4::ahb_dma::rx_crc_width_ch::RX_CRC_WIDTH_CH_W","esp32p4::ahb_dma::rx_crc_en_wr_data_ch::RX_CRC_EN_WR_DATA_CH_W","esp32p4::ahb_dma::rx_crc_en_addr_ch::RX_CRC_EN_ADDR_CH_W","esp32p4::ahb_dma::rx_crc_data_en_wr_data_ch::RX_CRC_DATA_EN_WR_DATA_CH_W","esp32p4::ahb_dma::rx_crc_data_en_addr_ch::RX_CRC_DATA_EN_ADDR_CH_W","esp32p4::ahb_dma::rx_ch_arb_weigh_ch::RX_CH_ARB_WEIGH_CH_W","esp32p4::ahb_dma::in_link_addr_ch::INLINK_ADDR_CH_W","esp32p4::ahb_dma::out_link_addr_ch::OUTLINK_ADDR_CH_W","esp32p4::ahb_dma::intr_mem_start_addr::ACCESS_INTR_MEM_START_ADDR_W","esp32p4::ahb_dma::intr_mem_end_addr::ACCESS_INTR_MEM_END_ADDR_W","esp32p4::ahb_dma::arb_timeout_tx::ARB_TIMEOUT_TX_W","esp32p4::ahb_dma::arb_timeout_rx::ARB_TIMEOUT_RX_W","esp32p4::lp_i2c_ana_mst::i2c0_ctrl::I2C0_CTRL_W","esp32p4::lp_i2c_ana_mst::i2c1_ctrl::I2C1_CTRL_W","esp32p4::lp_i2c_ana_mst::i2c0_conf::I2C0_CONF_W","esp32p4::lp_i2c_ana_mst::i2c1_conf::I2C1_CONF_W","esp32p4::lp_i2c_ana_mst::i2c_burst_conf::I2C_MST_BURST_CTRL_W","esp32p4::lp_i2c_ana_mst::i2c_burst_status::I2C_MST_BURST_TIMEOUT_CNT_W","esp32p4::lp_i2c_ana_mst::ana_conf0::ANA_CONF0_W","esp32p4::lp_i2c_ana_mst::ana_conf1::ANA_CONF1_W","esp32p4::lp_i2c_ana_mst::ana_conf2::ANA_CONF2_W","esp32p4::lp_i2c_ana_mst::i2c0_ctrl1::I2C0_SCL_PULSE_DUR_W","esp32p4::lp_i2c_ana_mst::i2c0_ctrl1::I2C0_SDA_SIDE_GUARD_W","esp32p4::lp_i2c_ana_mst::i2c1_ctrl1::I2C1_SCL_PULSE_DUR_W","esp32p4::lp_i2c_ana_mst::i2c1_ctrl1::I2C1_SDA_SIDE_GUARD_W","esp32p4::lp_i2c_ana_mst::hw_i2c_ctrl::HW_I2C_SCL_PULSE_DUR_W","esp32p4::lp_i2c_ana_mst::hw_i2c_ctrl::HW_I2C_SDA_SIDE_GUARD_W","esp32p4::lp_i2c_ana_mst::nouse::I2C_MST_NOUSE_W","esp32p4::lp_i2c_ana_mst::date::DATE_W","esp32p4::assist_debug::core_0_area_dram0_0_min::CORE_0_AREA_DRAM0_0_MIN_W","esp32p4::assist_debug::core_0_area_dram0_0_max::CORE_0_AREA_DRAM0_0_MAX_W","esp32p4::assist_debug::core_0_area_dram0_1_min::CORE_0_AREA_DRAM0_1_MIN_W","esp32p4::assist_debug::core_0_area_dram0_1_max::CORE_0_AREA_DRAM0_1_MAX_W","esp32p4::assist_debug::core_0_area_pif_0_min::CORE_0_AREA_PIF_0_MIN_W","esp32p4::assist_debug::core_0_area_pif_0_max::CORE_0_AREA_PIF_0_MAX_W","esp32p4::assist_debug::core_0_area_pif_1_min::CORE_0_AREA_PIF_1_MIN_W","esp32p4::assist_debug::core_0_area_pif_1_max::CORE_0_AREA_PIF_1_MAX_W","esp32p4::assist_debug::core_0_sp_min::CORE_0_SP_MIN_W","esp32p4::assist_debug::core_0_sp_max::CORE_0_SP_MAX_W","esp32p4::assist_debug::core_1_area_dram0_0_min::CORE_1_AREA_DRAM0_0_MIN_W","esp32p4::assist_debug::core_1_area_dram0_0_max::CORE_1_AREA_DRAM0_0_MAX_W","esp32p4::assist_debug::core_1_area_dram0_1_min::CORE_1_AREA_DRAM0_1_MIN_W","esp32p4::assist_debug::core_1_area_dram0_1_max::CORE_1_AREA_DRAM0_1_MAX_W","esp32p4::assist_debug::core_1_area_pif_0_min::CORE_1_AREA_PIF_0_MIN_W","esp32p4::assist_debug::core_1_area_pif_0_max::CORE_1_AREA_PIF_0_MAX_W","esp32p4::assist_debug::core_1_area_pif_1_min::CORE_1_AREA_PIF_1_MIN_W","esp32p4::assist_debug::core_1_area_pif_1_max::CORE_1_AREA_PIF_1_MAX_W","esp32p4::assist_debug::core_1_sp_min::CORE_1_SP_MIN_W","esp32p4::assist_debug::core_1_sp_max::CORE_1_SP_MAX_W","esp32p4::assist_debug::core_x_iram0_dram0_exception_monitor_0::CORE_X_IRAM0_DRAM0_LIMIT_CYCLE_0_W","esp32p4::assist_debug::core_x_iram0_dram0_exception_monitor_1::CORE_X_IRAM0_DRAM0_LIMIT_CYCLE_1_W","esp32p4::assist_debug::date::ASSIST_DEBUG_DATE_W","esp32p4::axi_dma::in_conf0_ch::IN_BURST_SIZE_SEL_CH_W","esp32p4::axi_dma::in_link2_ch::INLINK_ADDR_CH_W","esp32p4::axi_dma::in_pri_ch::RX_PRI_CH_W","esp32p4::axi_dma::in_pri_ch::RX_CH_ARB_WEIGH_CH_W","esp32p4::axi_dma::in_peri_sel_ch::PERI_IN_SEL_CH_W","esp32p4::axi_dma::in_crc_init_data_ch::IN_CRC_INIT_DATA_CH_W","esp32p4::axi_dma::rx_crc_width_ch::RX_CRC_WIDTH_CH_W","esp32p4::axi_dma::rx_crc_en_wr_data_ch::RX_CRC_EN_WR_DATA_CH_W","esp32p4::axi_dma::rx_crc_en_addr_ch::RX_CRC_EN_ADDR_CH_W","esp32p4::axi_dma::rx_crc_data_en_wr_data_ch::RX_CRC_DATA_EN_WR_DATA_CH_W","esp32p4::axi_dma::rx_crc_data_en_addr_ch::RX_CRC_DATA_EN_ADDR_CH_W","esp32p4::axi_dma::out_conf0_ch0::OUT_BURST_SIZE_SEL_CH0_W","esp32p4::axi_dma::out_push_ch::OUTFIFO_WDATA_CH_W","esp32p4::axi_dma::out_link2_ch::OUTLINK_ADDR_CH_W","esp32p4::axi_dma::out_pri_ch::TX_PRI_CH_W","esp32p4::axi_dma::out_pri_ch::TX_CH_ARB_WEIGH_CH_W","esp32p4::axi_dma::out_peri_sel_ch::PERI_OUT_SEL_CH_W","esp32p4::axi_dma::out_crc_init_data_ch::OUT_CRC_INIT_DATA_CH_W","esp32p4::axi_dma::tx_crc_width_ch::TX_CRC_WIDTH_CH_W","esp32p4::axi_dma::tx_crc_en_wr_data_ch::TX_CRC_EN_WR_DATA_CH_W","esp32p4::axi_dma::tx_crc_en_addr_ch::TX_CRC_EN_ADDR_CH_W","esp32p4::axi_dma::tx_crc_data_en_wr_data_ch::TX_CRC_DATA_EN_WR_DATA_CH_W","esp32p4::axi_dma::tx_crc_data_en_addr_ch::TX_CRC_DATA_EN_ADDR_CH_W","esp32p4::axi_dma::out_conf0_ch1::OUT_BURST_SIZE_SEL_CH1_W","esp32p4::axi_dma::out_conf0_ch2::OUT_BURST_SIZE_SEL_CH2_W","esp32p4::axi_dma::arb_timeout::TX_W","esp32p4::axi_dma::arb_timeout::RX_W","esp32p4::axi_dma::intr_mem_start_addr::ACCESS_INTR_MEM_START_ADDR_W","esp32p4::axi_dma::intr_mem_end_addr::ACCESS_INTR_MEM_END_ADDR_W","esp32p4::axi_dma::extr_mem_start_addr::ACCESS_EXTR_MEM_START_ADDR_W","esp32p4::axi_dma::extr_mem_end_addr::ACCESS_EXTR_MEM_END_ADDR_W","esp32p4::axi_dma::rdn_eco_high::RDN_ECO_HIGH_W","esp32p4::axi_dma::rdn_eco_low::RDN_ECO_LOW_W","esp32p4::axi_dma::date::DATE_W","esp32p4::bitscrambler::tx_inst_cfg0::TX_INST_IDX_W","esp32p4::bitscrambler::tx_inst_cfg0::TX_INST_POS_W","esp32p4::bitscrambler::tx_inst_cfg1::TX_INST_W","esp32p4::bitscrambler::rx_inst_cfg0::RX_INST_IDX_W","esp32p4::bitscrambler::rx_inst_cfg0::RX_INST_POS_W","esp32p4::bitscrambler::rx_inst_cfg1::RX_INST_W","esp32p4::bitscrambler::tx_lut_cfg0::TX_LUT_IDX_W","esp32p4::bitscrambler::tx_lut_cfg0::TX_LUT_MODE_W","esp32p4::bitscrambler::tx_lut_cfg1::TX_LUT_W","esp32p4::bitscrambler::rx_lut_cfg0::RX_LUT_IDX_W","esp32p4::bitscrambler::rx_lut_cfg0::RX_LUT_MODE_W","esp32p4::bitscrambler::rx_lut_cfg1::RX_LUT_W","esp32p4::bitscrambler::tx_tailing_bits::TX_TAILING_BITS_W","esp32p4::bitscrambler::rx_tailing_bits::RX_TAILING_BITS_W","esp32p4::bitscrambler::version::BITSCRAMBLER_VER_W","esp32p4::cache::l1_icache_ctrl::L1_ICACHE_UNDEF_OP_W","esp32p4::cache::l1_dcache_ctrl::L1_DCACHE_UNDEF_OP_W","esp32p4::cache::l1_icache0_prelock_conf::L1_ICACHE0_PRELOCK_RGID_W","esp32p4::cache::l1_icache0_prelock_sct0_addr::L1_ICACHE0_PRELOCK_SCT0_ADDR_W","esp32p4::cache::l1_icache0_prelock_sct1_addr::L1_ICACHE0_PRELOCK_SCT1_ADDR_W","esp32p4::cache::l1_icache0_prelock_sct_size::L1_ICACHE0_PRELOCK_SCT0_SIZE_W","esp32p4::cache::l1_icache0_prelock_sct_size::L1_ICACHE0_PRELOCK_SCT1_SIZE_W","esp32p4::cache::l1_icache1_prelock_conf::L1_ICACHE1_PRELOCK_RGID_W","esp32p4::cache::l1_icache1_prelock_sct0_addr::L1_ICACHE1_PRELOCK_SCT0_ADDR_W","esp32p4::cache::l1_icache1_prelock_sct1_addr::L1_ICACHE1_PRELOCK_SCT1_ADDR_W","esp32p4::cache::l1_icache1_prelock_sct_size::L1_ICACHE1_PRELOCK_SCT0_SIZE_W","esp32p4::cache::l1_icache1_prelock_sct_size::L1_ICACHE1_PRELOCK_SCT1_SIZE_W","esp32p4::cache::l1_dcache_prelock_conf::L1_DCACHE_PRELOCK_RGID_W","esp32p4::cache::l1_dcache_prelock_sct0_addr::L1_DCACHE_PRELOCK_SCT0_ADDR_W","esp32p4::cache::l1_dcache_prelock_sct1_addr::L1_DCACHE_PRELOCK_SCT1_ADDR_W","esp32p4::cache::l1_dcache_prelock_sct_size::L1_DCACHE_PRELOCK_SCT0_SIZE_W","esp32p4::cache::l1_dcache_prelock_sct_size::L1_DCACHE_PRELOCK_SCT1_SIZE_W","esp32p4::cache::lock_ctrl::LOCK_RGID_W","esp32p4::cache::lock_map::LOCK_MAP_W","esp32p4::cache::lock_addr::LOCK_ADDR_W","esp32p4::cache::lock_size::LOCK_SIZE_W","esp32p4::cache::sync_ctrl::SYNC_RGID_W","esp32p4::cache::sync_map::SYNC_MAP_W","esp32p4::cache::sync_addr::SYNC_ADDR_W","esp32p4::cache::sync_size::SYNC_SIZE_W","esp32p4::cache::l1_icache0_preload_ctrl::L1_ICACHE0_PRELOAD_RGID_W","esp32p4::cache::l1_icache0_preload_addr::L1_ICACHE0_PRELOAD_ADDR_W","esp32p4::cache::l1_icache0_preload_size::L1_ICACHE0_PRELOAD_SIZE_W","esp32p4::cache::l1_icache1_preload_ctrl::L1_ICACHE1_PRELOAD_RGID_W","esp32p4::cache::l1_icache1_preload_addr::L1_ICACHE1_PRELOAD_ADDR_W","esp32p4::cache::l1_icache1_preload_size::L1_ICACHE1_PRELOAD_SIZE_W","esp32p4::cache::l1_dcache_preload_ctrl::L1_DCACHE_PRELOAD_RGID_W","esp32p4::cache::l1_dcache_preload_addr::L1_DCACHE_PRELOAD_ADDR_W","esp32p4::cache::l1_dcache_preload_size::L1_DCACHE_PRELOAD_SIZE_W","esp32p4::cache::l1_icache0_autoload_ctrl::L1_ICACHE0_AUTOLOAD_TRIGGER_MODE_W","esp32p4::cache::l1_icache0_autoload_ctrl::L1_ICACHE0_AUTOLOAD_RGID_W","esp32p4::cache::l1_icache0_autoload_sct0_addr::L1_ICACHE0_AUTOLOAD_SCT0_ADDR_W","esp32p4::cache::l1_icache0_autoload_sct0_size::L1_ICACHE0_AUTOLOAD_SCT0_SIZE_W","esp32p4::cache::l1_icache0_autoload_sct1_addr::L1_ICACHE0_AUTOLOAD_SCT1_ADDR_W","esp32p4::cache::l1_icache0_autoload_sct1_size::L1_ICACHE0_AUTOLOAD_SCT1_SIZE_W","esp32p4::cache::l1_icache1_autoload_ctrl::L1_ICACHE1_AUTOLOAD_TRIGGER_MODE_W","esp32p4::cache::l1_icache1_autoload_ctrl::L1_ICACHE1_AUTOLOAD_RGID_W","esp32p4::cache::l1_icache1_autoload_sct0_addr::L1_ICACHE1_AUTOLOAD_SCT0_ADDR_W","esp32p4::cache::l1_icache1_autoload_sct0_size::L1_ICACHE1_AUTOLOAD_SCT0_SIZE_W","esp32p4::cache::l1_icache1_autoload_sct1_addr::L1_ICACHE1_AUTOLOAD_SCT1_ADDR_W","esp32p4::cache::l1_icache1_autoload_sct1_size::L1_ICACHE1_AUTOLOAD_SCT1_SIZE_W","esp32p4::cache::l1_dcache_autoload_ctrl::L1_DCACHE_AUTOLOAD_TRIGGER_MODE_W","esp32p4::cache::l1_dcache_autoload_ctrl::L1_DCACHE_AUTOLOAD_RGID_W","esp32p4::cache::l1_dcache_autoload_sct0_addr::L1_DCACHE_AUTOLOAD_SCT0_ADDR_W","esp32p4::cache::l1_dcache_autoload_sct0_size::L1_DCACHE_AUTOLOAD_SCT0_SIZE_W","esp32p4::cache::l1_dcache_autoload_sct1_addr::L1_DCACHE_AUTOLOAD_SCT1_ADDR_W","esp32p4::cache::l1_dcache_autoload_sct1_size::L1_DCACHE_AUTOLOAD_SCT1_SIZE_W","esp32p4::cache::l1_dcache_autoload_sct2_addr::L1_DCACHE_AUTOLOAD_SCT2_ADDR_W","esp32p4::cache::l1_dcache_autoload_sct2_size::L1_DCACHE_AUTOLOAD_SCT2_SIZE_W","esp32p4::cache::l1_dcache_autoload_sct3_addr::L1_DCACHE_AUTOLOAD_SCT3_ADDR_W","esp32p4::cache::l1_dcache_autoload_sct3_size::L1_DCACHE_AUTOLOAD_SCT3_SIZE_W","esp32p4::cache::l1_cache_way_object::L1_CACHE_WAY_OBJECT_W","esp32p4::cache::l1_cache_vaddr::L1_CACHE_VADDR_W","esp32p4::cache::l1_cache_debug_bus::L1_CACHE_DEBUG_BUS_W","esp32p4::cache::l2_cache_ctrl::L2_CACHE_UNDEF_OP_W","esp32p4::cache::l2_cache_prelock_conf::L2_CACHE_PRELOCK_RGID_W","esp32p4::cache::l2_cache_prelock_sct0_addr::L2_CACHE_PRELOCK_SCT0_ADDR_W","esp32p4::cache::l2_cache_prelock_sct1_addr::L2_CACHE_PRELOCK_SCT1_ADDR_W","esp32p4::cache::l2_cache_prelock_sct_size::L2_CACHE_PRELOCK_SCT0_SIZE_W","esp32p4::cache::l2_cache_prelock_sct_size::L2_CACHE_PRELOCK_SCT1_SIZE_W","esp32p4::cache::l2_cache_preload_ctrl::L2_CACHE_PRELOAD_RGID_W","esp32p4::cache::l2_cache_preload_addr::L2_CACHE_PRELOAD_ADDR_W","esp32p4::cache::l2_cache_preload_size::L2_CACHE_PRELOAD_SIZE_W","esp32p4::cache::l2_cache_autoload_ctrl::L2_CACHE_AUTOLOAD_TRIGGER_MODE_W","esp32p4::cache::l2_cache_autoload_ctrl::L2_CACHE_AUTOLOAD_RGID_W","esp32p4::cache::l2_cache_autoload_sct0_addr::L2_CACHE_AUTOLOAD_SCT0_ADDR_W","esp32p4::cache::l2_cache_autoload_sct0_size::L2_CACHE_AUTOLOAD_SCT0_SIZE_W","esp32p4::cache::l2_cache_autoload_sct1_addr::L2_CACHE_AUTOLOAD_SCT1_ADDR_W","esp32p4::cache::l2_cache_autoload_sct1_size::L2_CACHE_AUTOLOAD_SCT1_SIZE_W","esp32p4::cache::l2_cache_autoload_sct2_addr::L2_CACHE_AUTOLOAD_SCT2_ADDR_W","esp32p4::cache::l2_cache_autoload_sct2_size::L2_CACHE_AUTOLOAD_SCT2_SIZE_W","esp32p4::cache::l2_cache_autoload_sct3_addr::L2_CACHE_AUTOLOAD_SCT3_ADDR_W","esp32p4::cache::l2_cache_autoload_sct3_size::L2_CACHE_AUTOLOAD_SCT3_SIZE_W","esp32p4::cache::l2_cache_way_object::L2_CACHE_WAY_OBJECT_W","esp32p4::cache::l2_cache_vaddr::L2_CACHE_VADDR_W","esp32p4::cache::l2_cache_debug_bus::L2_CACHE_DEBUG_BUS_W","esp32p4::cache::redundancy_sig0::REDCY_SIG0_W","esp32p4::cache::redundancy_sig1::REDCY_SIG1_W","esp32p4::cache::redundancy_sig2::REDCY_SIG2_W","esp32p4::cache::redundancy_sig3::REDCY_SIG3_W","esp32p4::cache::date::DATE_W","esp32p4::interrupt_core0::lp_rtc_int_map::CORE0_LP_RTC_INT_MAP_W","esp32p4::interrupt_core0::lp_wdt_int_map::CORE0_LP_WDT_INT_MAP_W","esp32p4::interrupt_core0::lp_timer_reg_0_int_map::CORE0_LP_TIMER_REG_0_INT_MAP_W","esp32p4::interrupt_core0::lp_timer_reg_1_int_map::CORE0_LP_TIMER_REG_1_INT_MAP_W","esp32p4::interrupt_core0::mb_hp_int_map::CORE0_MB_HP_INT_MAP_W","esp32p4::interrupt_core0::mb_lp_int_map::CORE0_MB_LP_INT_MAP_W","esp32p4::interrupt_core0::pmu_reg_0_int_map::CORE0_PMU_REG_0_INT_MAP_W","esp32p4::interrupt_core0::pmu_reg_1_int_map::CORE0_PMU_REG_1_INT_MAP_W","esp32p4::interrupt_core0::lp_anaperi_int_map::CORE0_LP_ANAPERI_INT_MAP_W","esp32p4::interrupt_core0::lp_adc_int_map::CORE0_LP_ADC_INT_MAP_W","esp32p4::interrupt_core0::lp_gpio_int_map::CORE0_LP_GPIO_INT_MAP_W","esp32p4::interrupt_core0::lp_i2c_int_map::CORE0_LP_I2C_INT_MAP_W","esp32p4::interrupt_core0::lp_i2s_int_map::CORE0_LP_I2S_INT_MAP_W","esp32p4::interrupt_core0::lp_spi_int_map::CORE0_LP_SPI_INT_MAP_W","esp32p4::interrupt_core0::lp_touch_int_map::CORE0_LP_TOUCH_INT_MAP_W","esp32p4::interrupt_core0::lp_tsens_int_map::CORE0_LP_TSENS_INT_MAP_W","esp32p4::interrupt_core0::lp_uart_int_map::CORE0_LP_UART_INT_MAP_W","esp32p4::interrupt_core0::lp_efuse_int_map::CORE0_LP_EFUSE_INT_MAP_W","esp32p4::interrupt_core0::lp_sw_int_map::CORE0_LP_SW_INT_MAP_W","esp32p4::interrupt_core0::lp_sysreg_int_map::CORE0_LP_SYSREG_INT_MAP_W","esp32p4::interrupt_core0::lp_huk_int_map::CORE0_LP_HUK_INT_MAP_W","esp32p4::interrupt_core0::sys_icm_int_map::CORE0_SYS_ICM_INT_MAP_W","esp32p4::interrupt_core0::usb_device_int_map::CORE0_USB_DEVICE_INT_MAP_W","esp32p4::interrupt_core0::sdio_host_int_map::CORE0_SDIO_HOST_INT_MAP_W","esp32p4::interrupt_core0::gdma_int_map::CORE0_GDMA_INT_MAP_W","esp32p4::interrupt_core0::spi2_int_map::CORE0_SPI2_INT_MAP_W","esp32p4::interrupt_core0::spi3_int_map::CORE0_SPI3_INT_MAP_W","esp32p4::interrupt_core0::i2s0_int_map::CORE0_I2S0_INT_MAP_W","esp32p4::interrupt_core0::i2s1_int_map::CORE0_I2S1_INT_MAP_W","esp32p4::interrupt_core0::i2s2_int_map::CORE0_I2S2_INT_MAP_W","esp32p4::interrupt_core0::uhci0_int_map::CORE0_UHCI0_INT_MAP_W","esp32p4::interrupt_core0::uart0_int_map::CORE0_UART0_INT_MAP_W","esp32p4::interrupt_core0::uart1_int_map::CORE0_UART1_INT_MAP_W","esp32p4::interrupt_core0::uart2_int_map::CORE0_UART2_INT_MAP_W","esp32p4::interrupt_core0::uart3_int_map::CORE0_UART3_INT_MAP_W","esp32p4::interrupt_core0::uart4_int_map::CORE0_UART4_INT_MAP_W","esp32p4::interrupt_core0::lcd_cam_int_map::CORE0_LCD_CAM_INT_MAP_W","esp32p4::interrupt_core0::adc_int_map::CORE0_ADC_INT_MAP_W","esp32p4::interrupt_core0::pwm0_int_map::CORE0_PWM0_INT_MAP_W","esp32p4::interrupt_core0::pwm1_int_map::CORE0_PWM1_INT_MAP_W","esp32p4::interrupt_core0::can0_int_map::CORE0_CAN0_INT_MAP_W","esp32p4::interrupt_core0::can1_int_map::CORE0_CAN1_INT_MAP_W","esp32p4::interrupt_core0::can2_int_map::CORE0_CAN2_INT_MAP_W","esp32p4::interrupt_core0::rmt_int_map::CORE0_RMT_INT_MAP_W","esp32p4::interrupt_core0::i2c0_int_map::CORE0_I2C0_INT_MAP_W","esp32p4::interrupt_core0::i2c1_int_map::CORE0_I2C1_INT_MAP_W","esp32p4::interrupt_core0::timergrp0_t0_int_map::CORE0_TIMERGRP0_T0_INT_MAP_W","esp32p4::interrupt_core0::timergrp0_t1_int_map::CORE0_TIMERGRP0_T1_INT_MAP_W","esp32p4::interrupt_core0::timergrp0_wdt_int_map::CORE0_TIMERGRP0_WDT_INT_MAP_W","esp32p4::interrupt_core0::timergrp1_t0_int_map::CORE0_TIMERGRP1_T0_INT_MAP_W","esp32p4::interrupt_core0::timergrp1_t1_int_map::CORE0_TIMERGRP1_T1_INT_MAP_W","esp32p4::interrupt_core0::timergrp1_wdt_int_map::CORE0_TIMERGRP1_WDT_INT_MAP_W","esp32p4::interrupt_core0::ledc_int_map::CORE0_LEDC_INT_MAP_W","esp32p4::interrupt_core0::systimer_target0_int_map::CORE0_SYSTIMER_TARGET0_INT_MAP_W","esp32p4::interrupt_core0::systimer_target1_int_map::CORE0_SYSTIMER_TARGET1_INT_MAP_W","esp32p4::interrupt_core0::systimer_target2_int_map::CORE0_SYSTIMER_TARGET2_INT_MAP_W","esp32p4::interrupt_core0::ahb_pdma_in_ch0_int_map::CORE0_AHB_PDMA_IN_CH0_INT_MAP_W","esp32p4::interrupt_core0::ahb_pdma_in_ch1_int_map::CORE0_AHB_PDMA_IN_CH1_INT_MAP_W","esp32p4::interrupt_core0::ahb_pdma_in_ch2_int_map::CORE0_AHB_PDMA_IN_CH2_INT_MAP_W","esp32p4::interrupt_core0::ahb_pdma_out_ch0_int_map::CORE0_AHB_PDMA_OUT_CH0_INT_MAP_W","esp32p4::interrupt_core0::ahb_pdma_out_ch1_int_map::CORE0_AHB_PDMA_OUT_CH1_INT_MAP_W","esp32p4::interrupt_core0::ahb_pdma_out_ch2_int_map::CORE0_AHB_PDMA_OUT_CH2_INT_MAP_W","esp32p4::interrupt_core0::axi_pdma_in_ch0_int_map::CORE0_AXI_PDMA_IN_CH0_INT_MAP_W","esp32p4::interrupt_core0::axi_pdma_in_ch1_int_map::CORE0_AXI_PDMA_IN_CH1_INT_MAP_W","esp32p4::interrupt_core0::axi_pdma_in_ch2_int_map::CORE0_AXI_PDMA_IN_CH2_INT_MAP_W","esp32p4::interrupt_core0::axi_pdma_out_ch0_int_map::CORE0_AXI_PDMA_OUT_CH0_INT_MAP_W","esp32p4::interrupt_core0::axi_pdma_out_ch1_int_map::CORE0_AXI_PDMA_OUT_CH1_INT_MAP_W","esp32p4::interrupt_core0::axi_pdma_out_ch2_int_map::CORE0_AXI_PDMA_OUT_CH2_INT_MAP_W","esp32p4::interrupt_core0::rsa_int_map::CORE0_RSA_INT_MAP_W","esp32p4::interrupt_core0::aes_int_map::CORE0_AES_INT_MAP_W","esp32p4::interrupt_core0::sha_int_map::CORE0_SHA_INT_MAP_W","esp32p4::interrupt_core0::ecc_int_map::CORE0_ECC_INT_MAP_W","esp32p4::interrupt_core0::ecdsa_int_map::CORE0_ECDSA_INT_MAP_W","esp32p4::interrupt_core0::km_int_map::CORE0_KM_INT_MAP_W","esp32p4::interrupt_core0::gpio_int0_map::CORE0_GPIO_INT0_MAP_W","esp32p4::interrupt_core0::gpio_int1_map::CORE0_GPIO_INT1_MAP_W","esp32p4::interrupt_core0::gpio_int2_map::CORE0_GPIO_INT2_MAP_W","esp32p4::interrupt_core0::gpio_int3_map::CORE0_GPIO_INT3_MAP_W","esp32p4::interrupt_core0::gpio_pad_comp_int_map::CORE0_GPIO_PAD_COMP_INT_MAP_W","esp32p4::interrupt_core0::cpu_int_from_cpu_0_map::CORE0_CPU_INT_FROM_CPU_0_MAP_W","esp32p4::interrupt_core0::cpu_int_from_cpu_1_map::CORE0_CPU_INT_FROM_CPU_1_MAP_W","esp32p4::interrupt_core0::cpu_int_from_cpu_2_map::CORE0_CPU_INT_FROM_CPU_2_MAP_W","esp32p4::interrupt_core0::cpu_int_from_cpu_3_map::CORE0_CPU_INT_FROM_CPU_3_MAP_W","esp32p4::interrupt_core0::cache_int_map::CORE0_CACHE_INT_MAP_W","esp32p4::interrupt_core0::flash_mspi_int_map::CORE0_FLASH_MSPI_INT_MAP_W","esp32p4::interrupt_core0::csi_bridge_int_map::CORE0_CSI_BRIDGE_INT_MAP_W","esp32p4::interrupt_core0::dsi_bridge_int_map::CORE0_DSI_BRIDGE_INT_MAP_W","esp32p4::interrupt_core0::csi_int_map::CORE0_CSI_INT_MAP_W","esp32p4::interrupt_core0::dsi_int_map::CORE0_DSI_INT_MAP_W","esp32p4::interrupt_core0::gmii_phy_int_map::CORE0_GMII_PHY_INT_MAP_W","esp32p4::interrupt_core0::lpi_int_map::CORE0_LPI_INT_MAP_W","esp32p4::interrupt_core0::pmt_int_map::CORE0_PMT_INT_MAP_W","esp32p4::interrupt_core0::sbd_int_map::CORE0_SBD_INT_MAP_W","esp32p4::interrupt_core0::usb_otg_int_map::CORE0_USB_OTG_INT_MAP_W","esp32p4::interrupt_core0::usb_otg_endp_multi_proc_int_map::CORE0_USB_OTG_ENDP_MULTI_PROC_INT_MAP_W","esp32p4::interrupt_core0::jpeg_int_map::CORE0_JPEG_INT_MAP_W","esp32p4::interrupt_core0::ppa_int_map::CORE0_PPA_INT_MAP_W","esp32p4::interrupt_core0::core0_trace_int_map::CORE0_CORE0_TRACE_INT_MAP_W","esp32p4::interrupt_core0::core1_trace_int_map::CORE0_CORE1_TRACE_INT_MAP_W","esp32p4::interrupt_core0::hp_core_ctrl_int_map::CORE0_HP_CORE_CTRL_INT_MAP_W","esp32p4::interrupt_core0::isp_int_map::CORE0_ISP_INT_MAP_W","esp32p4::interrupt_core0::i3c_mst_int_map::CORE0_I3C_MST_INT_MAP_W","esp32p4::interrupt_core0::i3c_slv_int_map::CORE0_I3C_SLV_INT_MAP_W","esp32p4::interrupt_core0::usb_otg11_int_map::CORE0_USB_OTG11_INT_MAP_W","esp32p4::interrupt_core0::dma2d_in_ch0_int_map::CORE0_DMA2D_IN_CH0_INT_MAP_W","esp32p4::interrupt_core0::dma2d_in_ch1_int_map::CORE0_DMA2D_IN_CH1_INT_MAP_W","esp32p4::interrupt_core0::dma2d_out_ch0_int_map::CORE0_DMA2D_OUT_CH0_INT_MAP_W","esp32p4::interrupt_core0::dma2d_out_ch1_int_map::CORE0_DMA2D_OUT_CH1_INT_MAP_W","esp32p4::interrupt_core0::dma2d_out_ch2_int_map::CORE0_DMA2D_OUT_CH2_INT_MAP_W","esp32p4::interrupt_core0::psram_mspi_int_map::CORE0_PSRAM_MSPI_INT_MAP_W","esp32p4::interrupt_core0::hp_sysreg_int_map::CORE0_HP_SYSREG_INT_MAP_W","esp32p4::interrupt_core0::pcnt_int_map::CORE0_PCNT_INT_MAP_W","esp32p4::interrupt_core0::hp_pau_int_map::CORE0_HP_PAU_INT_MAP_W","esp32p4::interrupt_core0::hp_parlio_rx_int_map::CORE0_HP_PARLIO_RX_INT_MAP_W","esp32p4::interrupt_core0::hp_parlio_tx_int_map::CORE0_HP_PARLIO_TX_INT_MAP_W","esp32p4::interrupt_core0::h264_dma2d_out_ch0_int_map::CORE0_H264_DMA2D_OUT_CH0_INT_MAP_W","esp32p4::interrupt_core0::h264_dma2d_out_ch1_int_map::CORE0_H264_DMA2D_OUT_CH1_INT_MAP_W","esp32p4::interrupt_core0::h264_dma2d_out_ch2_int_map::CORE0_H264_DMA2D_OUT_CH2_INT_MAP_W","esp32p4::interrupt_core0::h264_dma2d_out_ch3_int_map::CORE0_H264_DMA2D_OUT_CH3_INT_MAP_W","esp32p4::interrupt_core0::h264_dma2d_out_ch4_int_map::CORE0_H264_DMA2D_OUT_CH4_INT_MAP_W","esp32p4::interrupt_core0::h264_dma2d_in_ch0_int_map::CORE0_H264_DMA2D_IN_CH0_INT_MAP_W","esp32p4::interrupt_core0::h264_dma2d_in_ch1_int_map::CORE0_H264_DMA2D_IN_CH1_INT_MAP_W","esp32p4::interrupt_core0::h264_dma2d_in_ch2_int_map::CORE0_H264_DMA2D_IN_CH2_INT_MAP_W","esp32p4::interrupt_core0::h264_dma2d_in_ch3_int_map::CORE0_H264_DMA2D_IN_CH3_INT_MAP_W","esp32p4::interrupt_core0::h264_dma2d_in_ch4_int_map::CORE0_H264_DMA2D_IN_CH4_INT_MAP_W","esp32p4::interrupt_core0::h264_dma2d_in_ch5_int_map::CORE0_H264_DMA2D_IN_CH5_INT_MAP_W","esp32p4::interrupt_core0::h264_reg_int_map::CORE0_H264_REG_INT_MAP_W","esp32p4::interrupt_core0::assist_debug_int_map::CORE0_ASSIST_DEBUG_INT_MAP_W","esp32p4::interrupt_core0::interrupt_reg_date::CORE0_INTERRUPT_REG_DATE_W","esp32p4::interrupt_core1::lp_rtc_int_map::CORE1_LP_RTC_INT_MAP_W","esp32p4::interrupt_core1::lp_wdt_int_map::CORE1_LP_WDT_INT_MAP_W","esp32p4::interrupt_core1::lp_timer_reg_0_int_map::CORE1_LP_TIMER_REG_0_INT_MAP_W","esp32p4::interrupt_core1::lp_timer_reg_1_int_map::CORE1_LP_TIMER_REG_1_INT_MAP_W","esp32p4::interrupt_core1::mb_hp_int_map::CORE1_MB_HP_INT_MAP_W","esp32p4::interrupt_core1::mb_lp_int_map::CORE1_MB_LP_INT_MAP_W","esp32p4::interrupt_core1::pmu_reg_0_int_map::CORE1_PMU_REG_0_INT_MAP_W","esp32p4::interrupt_core1::pmu_reg_1_int_map::CORE1_PMU_REG_1_INT_MAP_W","esp32p4::interrupt_core1::lp_anaperi_int_map::CORE1_LP_ANAPERI_INT_MAP_W","esp32p4::interrupt_core1::lp_adc_int_map::CORE1_LP_ADC_INT_MAP_W","esp32p4::interrupt_core1::lp_gpio_int_map::CORE1_LP_GPIO_INT_MAP_W","esp32p4::interrupt_core1::lp_i2c_int_map::CORE1_LP_I2C_INT_MAP_W","esp32p4::interrupt_core1::lp_i2s_int_map::CORE1_LP_I2S_INT_MAP_W","esp32p4::interrupt_core1::lp_spi_int_map::CORE1_LP_SPI_INT_MAP_W","esp32p4::interrupt_core1::lp_touch_int_map::CORE1_LP_TOUCH_INT_MAP_W","esp32p4::interrupt_core1::lp_tsens_int_map::CORE1_LP_TSENS_INT_MAP_W","esp32p4::interrupt_core1::lp_uart_int_map::CORE1_LP_UART_INT_MAP_W","esp32p4::interrupt_core1::lp_efuse_int_map::CORE1_LP_EFUSE_INT_MAP_W","esp32p4::interrupt_core1::lp_sw_int_map::CORE1_LP_SW_INT_MAP_W","esp32p4::interrupt_core1::lp_sysreg_int_map::CORE1_LP_SYSREG_INT_MAP_W","esp32p4::interrupt_core1::lp_huk_int_map::CORE1_LP_HUK_INT_MAP_W","esp32p4::interrupt_core1::sys_icm_int_map::CORE1_SYS_ICM_INT_MAP_W","esp32p4::interrupt_core1::usb_device_int_map::CORE1_USB_DEVICE_INT_MAP_W","esp32p4::interrupt_core1::sdio_host_int_map::CORE1_SDIO_HOST_INT_MAP_W","esp32p4::interrupt_core1::gdma_int_map::CORE1_GDMA_INT_MAP_W","esp32p4::interrupt_core1::spi2_int_map::CORE1_SPI2_INT_MAP_W","esp32p4::interrupt_core1::spi3_int_map::CORE1_SPI3_INT_MAP_W","esp32p4::interrupt_core1::i2s0_int_map::CORE1_I2S0_INT_MAP_W","esp32p4::interrupt_core1::i2s1_int_map::CORE1_I2S1_INT_MAP_W","esp32p4::interrupt_core1::i2s2_int_map::CORE1_I2S2_INT_MAP_W","esp32p4::interrupt_core1::uhci0_int_map::CORE1_UHCI0_INT_MAP_W","esp32p4::interrupt_core1::uart0_int_map::CORE1_UART0_INT_MAP_W","esp32p4::interrupt_core1::uart1_int_map::CORE1_UART1_INT_MAP_W","esp32p4::interrupt_core1::uart2_int_map::CORE1_UART2_INT_MAP_W","esp32p4::interrupt_core1::uart3_int_map::CORE1_UART3_INT_MAP_W","esp32p4::interrupt_core1::uart4_int_map::CORE1_UART4_INT_MAP_W","esp32p4::interrupt_core1::lcd_cam_int_map::CORE1_LCD_CAM_INT_MAP_W","esp32p4::interrupt_core1::adc_int_map::CORE1_ADC_INT_MAP_W","esp32p4::interrupt_core1::pwm0_int_map::CORE1_PWM0_INT_MAP_W","esp32p4::interrupt_core1::pwm1_int_map::CORE1_PWM1_INT_MAP_W","esp32p4::interrupt_core1::can0_int_map::CORE1_CAN0_INT_MAP_W","esp32p4::interrupt_core1::can1_int_map::CORE1_CAN1_INT_MAP_W","esp32p4::interrupt_core1::can2_int_map::CORE1_CAN2_INT_MAP_W","esp32p4::interrupt_core1::rmt_int_map::CORE1_RMT_INT_MAP_W","esp32p4::interrupt_core1::i2c0_int_map::CORE1_I2C0_INT_MAP_W","esp32p4::interrupt_core1::i2c1_int_map::CORE1_I2C1_INT_MAP_W","esp32p4::interrupt_core1::timergrp0_t0_int_map::CORE1_TIMERGRP0_T0_INT_MAP_W","esp32p4::interrupt_core1::timergrp0_t1_int_map::CORE1_TIMERGRP0_T1_INT_MAP_W","esp32p4::interrupt_core1::timergrp0_wdt_int_map::CORE1_TIMERGRP0_WDT_INT_MAP_W","esp32p4::interrupt_core1::timergrp1_t0_int_map::CORE1_TIMERGRP1_T0_INT_MAP_W","esp32p4::interrupt_core1::timergrp1_t1_int_map::CORE1_TIMERGRP1_T1_INT_MAP_W","esp32p4::interrupt_core1::timergrp1_wdt_int_map::CORE1_TIMERGRP1_WDT_INT_MAP_W","esp32p4::interrupt_core1::ledc_int_map::CORE1_LEDC_INT_MAP_W","esp32p4::interrupt_core1::systimer_target0_int_map::CORE1_SYSTIMER_TARGET0_INT_MAP_W","esp32p4::interrupt_core1::systimer_target1_int_map::CORE1_SYSTIMER_TARGET1_INT_MAP_W","esp32p4::interrupt_core1::systimer_target2_int_map::CORE1_SYSTIMER_TARGET2_INT_MAP_W","esp32p4::interrupt_core1::ahb_pdma_in_ch0_int_map::CORE1_AHB_PDMA_IN_CH0_INT_MAP_W","esp32p4::interrupt_core1::ahb_pdma_in_ch1_int_map::CORE1_AHB_PDMA_IN_CH1_INT_MAP_W","esp32p4::interrupt_core1::ahb_pdma_in_ch2_int_map::CORE1_AHB_PDMA_IN_CH2_INT_MAP_W","esp32p4::interrupt_core1::ahb_pdma_out_ch0_int_map::CORE1_AHB_PDMA_OUT_CH0_INT_MAP_W","esp32p4::interrupt_core1::ahb_pdma_out_ch1_int_map::CORE1_AHB_PDMA_OUT_CH1_INT_MAP_W","esp32p4::interrupt_core1::ahb_pdma_out_ch2_int_map::CORE1_AHB_PDMA_OUT_CH2_INT_MAP_W","esp32p4::interrupt_core1::axi_pdma_in_ch0_int_map::CORE1_AXI_PDMA_IN_CH0_INT_MAP_W","esp32p4::interrupt_core1::axi_pdma_in_ch1_int_map::CORE1_AXI_PDMA_IN_CH1_INT_MAP_W","esp32p4::interrupt_core1::axi_pdma_in_ch2_int_map::CORE1_AXI_PDMA_IN_CH2_INT_MAP_W","esp32p4::interrupt_core1::axi_pdma_out_ch0_int_map::CORE1_AXI_PDMA_OUT_CH0_INT_MAP_W","esp32p4::interrupt_core1::axi_pdma_out_ch1_int_map::CORE1_AXI_PDMA_OUT_CH1_INT_MAP_W","esp32p4::interrupt_core1::axi_pdma_out_ch2_int_map::CORE1_AXI_PDMA_OUT_CH2_INT_MAP_W","esp32p4::interrupt_core1::rsa_int_map::CORE1_RSA_INT_MAP_W","esp32p4::interrupt_core1::aes_int_map::CORE1_AES_INT_MAP_W","esp32p4::interrupt_core1::sha_int_map::CORE1_SHA_INT_MAP_W","esp32p4::interrupt_core1::ecc_int_map::CORE1_ECC_INT_MAP_W","esp32p4::interrupt_core1::ecdsa_int_map::CORE1_ECDSA_INT_MAP_W","esp32p4::interrupt_core1::km_int_map::CORE1_KM_INT_MAP_W","esp32p4::interrupt_core1::gpio_int0_map::CORE1_GPIO_INT0_MAP_W","esp32p4::interrupt_core1::gpio_int1_map::CORE1_GPIO_INT1_MAP_W","esp32p4::interrupt_core1::gpio_int2_map::CORE1_GPIO_INT2_MAP_W","esp32p4::interrupt_core1::gpio_int3_map::CORE1_GPIO_INT3_MAP_W","esp32p4::interrupt_core1::gpio_pad_comp_int_map::CORE1_GPIO_PAD_COMP_INT_MAP_W","esp32p4::interrupt_core1::cpu_int_from_cpu_0_map::CORE1_CPU_INT_FROM_CPU_0_MAP_W","esp32p4::interrupt_core1::cpu_int_from_cpu_1_map::CORE1_CPU_INT_FROM_CPU_1_MAP_W","esp32p4::interrupt_core1::cpu_int_from_cpu_2_map::CORE1_CPU_INT_FROM_CPU_2_MAP_W","esp32p4::interrupt_core1::cpu_int_from_cpu_3_map::CORE1_CPU_INT_FROM_CPU_3_MAP_W","esp32p4::interrupt_core1::cache_int_map::CORE1_CACHE_INT_MAP_W","esp32p4::interrupt_core1::flash_mspi_int_map::CORE1_FLASH_MSPI_INT_MAP_W","esp32p4::interrupt_core1::csi_bridge_int_map::CORE1_CSI_BRIDGE_INT_MAP_W","esp32p4::interrupt_core1::dsi_bridge_int_map::CORE1_DSI_BRIDGE_INT_MAP_W","esp32p4::interrupt_core1::csi_int_map::CORE1_CSI_INT_MAP_W","esp32p4::interrupt_core1::dsi_int_map::CORE1_DSI_INT_MAP_W","esp32p4::interrupt_core1::gmii_phy_int_map::CORE1_GMII_PHY_INT_MAP_W","esp32p4::interrupt_core1::lpi_int_map::CORE1_LPI_INT_MAP_W","esp32p4::interrupt_core1::pmt_int_map::CORE1_PMT_INT_MAP_W","esp32p4::interrupt_core1::sbd_int_map::CORE1_SBD_INT_MAP_W","esp32p4::interrupt_core1::usb_otg_int_map::CORE1_USB_OTG_INT_MAP_W","esp32p4::interrupt_core1::usb_otg_endp_multi_proc_int_map::CORE1_USB_OTG_ENDP_MULTI_PROC_INT_MAP_W","esp32p4::interrupt_core1::jpeg_int_map::CORE1_JPEG_INT_MAP_W","esp32p4::interrupt_core1::ppa_int_map::CORE1_PPA_INT_MAP_W","esp32p4::interrupt_core1::core0_trace_int_map::CORE1_CORE0_TRACE_INT_MAP_W","esp32p4::interrupt_core1::core1_trace_int_map::CORE1_CORE1_TRACE_INT_MAP_W","esp32p4::interrupt_core1::hp_core_ctrl_int_map::CORE1_HP_CORE_CTRL_INT_MAP_W","esp32p4::interrupt_core1::isp_int_map::CORE1_ISP_INT_MAP_W","esp32p4::interrupt_core1::i3c_mst_int_map::CORE1_I3C_MST_INT_MAP_W","esp32p4::interrupt_core1::i3c_slv_int_map::CORE1_I3C_SLV_INT_MAP_W","esp32p4::interrupt_core1::usb_otg11_int_map::CORE1_USB_OTG11_INT_MAP_W","esp32p4::interrupt_core1::dma2d_in_ch0_int_map::CORE1_DMA2D_IN_CH0_INT_MAP_W","esp32p4::interrupt_core1::dma2d_in_ch1_int_map::CORE1_DMA2D_IN_CH1_INT_MAP_W","esp32p4::interrupt_core1::dma2d_out_ch0_int_map::CORE1_DMA2D_OUT_CH0_INT_MAP_W","esp32p4::interrupt_core1::dma2d_out_ch1_int_map::CORE1_DMA2D_OUT_CH1_INT_MAP_W","esp32p4::interrupt_core1::dma2d_out_ch2_int_map::CORE1_DMA2D_OUT_CH2_INT_MAP_W","esp32p4::interrupt_core1::psram_mspi_int_map::CORE1_PSRAM_MSPI_INT_MAP_W","esp32p4::interrupt_core1::hp_sysreg_int_map::CORE1_HP_SYSREG_INT_MAP_W","esp32p4::interrupt_core1::pcnt_int_map::CORE1_PCNT_INT_MAP_W","esp32p4::interrupt_core1::hp_pau_int_map::CORE1_HP_PAU_INT_MAP_W","esp32p4::interrupt_core1::hp_parlio_rx_int_map::CORE1_HP_PARLIO_RX_INT_MAP_W","esp32p4::interrupt_core1::hp_parlio_tx_int_map::CORE1_HP_PARLIO_TX_INT_MAP_W","esp32p4::interrupt_core1::h264_dma2d_out_ch0_int_map::CORE1_H264_DMA2D_OUT_CH0_INT_MAP_W","esp32p4::interrupt_core1::h264_dma2d_out_ch1_int_map::CORE1_H264_DMA2D_OUT_CH1_INT_MAP_W","esp32p4::interrupt_core1::h264_dma2d_out_ch2_int_map::CORE1_H264_DMA2D_OUT_CH2_INT_MAP_W","esp32p4::interrupt_core1::h264_dma2d_out_ch3_int_map::CORE1_H264_DMA2D_OUT_CH3_INT_MAP_W","esp32p4::interrupt_core1::h264_dma2d_out_ch4_int_map::CORE1_H264_DMA2D_OUT_CH4_INT_MAP_W","esp32p4::interrupt_core1::h264_dma2d_in_ch0_int_map::CORE1_H264_DMA2D_IN_CH0_INT_MAP_W","esp32p4::interrupt_core1::h264_dma2d_in_ch1_int_map::CORE1_H264_DMA2D_IN_CH1_INT_MAP_W","esp32p4::interrupt_core1::h264_dma2d_in_ch2_int_map::CORE1_H264_DMA2D_IN_CH2_INT_MAP_W","esp32p4::interrupt_core1::h264_dma2d_in_ch3_int_map::CORE1_H264_DMA2D_IN_CH3_INT_MAP_W","esp32p4::interrupt_core1::h264_dma2d_in_ch4_int_map::CORE1_H264_DMA2D_IN_CH4_INT_MAP_W","esp32p4::interrupt_core1::h264_dma2d_in_ch5_int_map::CORE1_H264_DMA2D_IN_CH5_INT_MAP_W","esp32p4::interrupt_core1::h264_reg_int_map::CORE1_H264_REG_INT_MAP_W","esp32p4::interrupt_core1::assist_debug_int_map::CORE1_ASSIST_DEBUG_INT_MAP_W","esp32p4::interrupt_core1::interrupt_reg_date::CORE1_INTERRUPT_REG_DATE_W","esp32p4::mipi_csi_bridge::dma_req_cfg::DMA_BURST_LEN_W","esp32p4::mipi_csi_bridge::buf_flow_ctl::CSI_BUF_AFULL_THRD_W","esp32p4::mipi_csi_bridge::data_type_cfg::DATA_TYPE_MIN_W","esp32p4::mipi_csi_bridge::data_type_cfg::DATA_TYPE_MAX_W","esp32p4::mipi_csi_bridge::frame_cfg::VADR_NUM_W","esp32p4::mipi_csi_bridge::frame_cfg::HADR_NUM_W","esp32p4::mipi_csi_bridge::dma_req_interval::DMA_REQ_INTERVAL_W","esp32p4::mipi_csi_bridge::dmablk_size::DMABLK_SIZE_W","esp32p4::mipi_csi_bridge::rdn_eco_low::RDN_ECO_LOW_W","esp32p4::mipi_csi_bridge::rdn_eco_high::RDN_ECO_HIGH_W","esp32p4::mipi_csi_bridge::mem_ctrl::CSI_MEM_AUX_CTRL_W","esp32p4::mipi_csi_host::n_lanes::N_LANES_W","esp32p4::mipi_csi_host::phy_test_ctrl1::PHY_TESTDIN_W","esp32p4::mipi_csi_host::scrambling_seed1::SCRAMBLE_SEED_LANE1_W","esp32p4::mipi_csi_host::scrambling_seed2::SCRAMBLE_SEED_LANE2_W","esp32p4::dma::lowpower_cfg1::GLCH_LPDLY_W","esp32p4::dma::lowpower_cfg1::SBIU_LPDLY_W","esp32p4::dma::lowpower_cfg1::MXIF_LPDLY_W","esp32p4::dma::ch1_sar0::CH1_SAR0_W","esp32p4::dma::ch1_sar1::CH1_SAR1_W","esp32p4::dma::ch1_dar0::CH1_DAR0_W","esp32p4::dma::ch1_dar1::CH1_DAR1_W","esp32p4::dma::ch1_block_ts0::CH1_BLOCK_TS_W","esp32p4::dma::ch1_ctl0::CH1_SRC_TR_WIDTH_W","esp32p4::dma::ch1_ctl0::CH1_DST_TR_WIDTH_W","esp32p4::dma::ch1_ctl0::CH1_SRC_MSIZE_W","esp32p4::dma::ch1_ctl0::CH1_DST_MSIZE_W","esp32p4::dma::ch1_ctl0::CH1_AR_CACHE_W","esp32p4::dma::ch1_ctl0::CH1_AW_CACHE_W","esp32p4::dma::ch1_ctl1::CH1_AR_PROT_W","esp32p4::dma::ch1_ctl1::CH1_AW_PROT_W","esp32p4::dma::ch1_ctl1::CH1_ARLEN_W","esp32p4::dma::ch1_ctl1::CH1_AWLEN_W","esp32p4::dma::ch1_cfg0::CH1_SRC_MULTBLK_TYPE_W","esp32p4::dma::ch1_cfg0::CH1_DST_MULTBLK_TYPE_W","esp32p4::dma::ch1_cfg1::CH1_TT_FC_W","esp32p4::dma::ch1_cfg1::CH1_SRC_PER_W","esp32p4::dma::ch1_cfg1::CH1_DST_PER_W","esp32p4::dma::ch1_cfg1::CH1_CH_PRIOR_W","esp32p4::dma::ch1_cfg1::CH1_SRC_OSR_LMT_W","esp32p4::dma::ch1_cfg1::CH1_DST_OSR_LMT_W","esp32p4::dma::ch1_llp0::CH1_LOC0_W","esp32p4::dma::ch1_llp1::CH1_LOC1_W","esp32p4::dma::ch1_axi_qos0::CH1_AXI_AWQOS_W","esp32p4::dma::ch1_axi_qos0::CH1_AXI_ARQOS_W","esp32p4::dma::ch1_sstatar0::CH1_SSTATAR0_W","esp32p4::dma::ch1_sstatar1::CH1_SSTATAR1_W","esp32p4::dma::ch1_dstatar0::CH1_DSTATAR0_W","esp32p4::dma::ch1_dstatar1::CH1_DSTATAR1_W","esp32p4::dma::ch2_sar0::CH2_SAR0_W","esp32p4::dma::ch2_sar1::CH2_SAR1_W","esp32p4::dma::ch2_dar0::CH2_DAR0_W","esp32p4::dma::ch2_dar1::CH2_DAR1_W","esp32p4::dma::ch2_block_ts0::CH2_BLOCK_TS_W","esp32p4::dma::ch2_ctl0::CH2_SRC_TR_WIDTH_W","esp32p4::dma::ch2_ctl0::CH2_DST_TR_WIDTH_W","esp32p4::dma::ch2_ctl0::CH2_SRC_MSIZE_W","esp32p4::dma::ch2_ctl0::CH2_DST_MSIZE_W","esp32p4::dma::ch2_ctl0::CH2_AR_CACHE_W","esp32p4::dma::ch2_ctl0::CH2_AW_CACHE_W","esp32p4::dma::ch2_ctl1::CH2_AR_PROT_W","esp32p4::dma::ch2_ctl1::CH2_AW_PROT_W","esp32p4::dma::ch2_ctl1::CH2_ARLEN_W","esp32p4::dma::ch2_ctl1::CH2_AWLEN_W","esp32p4::dma::ch2_cfg0::CH2_SRC_MULTBLK_TYPE_W","esp32p4::dma::ch2_cfg0::CH2_DST_MULTBLK_TYPE_W","esp32p4::dma::ch2_cfg1::CH2_TT_FC_W","esp32p4::dma::ch2_cfg1::CH2_SRC_PER_W","esp32p4::dma::ch2_cfg1::CH2_DST_PER_W","esp32p4::dma::ch2_cfg1::CH2_CH_PRIOR_W","esp32p4::dma::ch2_cfg1::CH2_SRC_OSR_LMT_W","esp32p4::dma::ch2_cfg1::CH2_DST_OSR_LMT_W","esp32p4::dma::ch2_llp0::CH2_LOC0_W","esp32p4::dma::ch2_llp1::CH2_LOC1_W","esp32p4::dma::ch2_axi_qos0::CH2_AXI_AWQOS_W","esp32p4::dma::ch2_axi_qos0::CH2_AXI_ARQOS_W","esp32p4::dma::ch2_sstatar0::CH2_SSTATAR0_W","esp32p4::dma::ch2_sstatar1::CH2_SSTATAR1_W","esp32p4::dma::ch2_dstatar0::CH2_DSTATAR0_W","esp32p4::dma::ch2_dstatar1::CH2_DSTATAR1_W","esp32p4::dma::ch3_sar0::CH3_SAR0_W","esp32p4::dma::ch3_sar1::CH3_SAR1_W","esp32p4::dma::ch3_dar0::CH3_DAR0_W","esp32p4::dma::ch3_dar1::CH3_DAR1_W","esp32p4::dma::ch3_block_ts0::CH3_BLOCK_TS_W","esp32p4::dma::ch3_ctl0::CH3_SRC_TR_WIDTH_W","esp32p4::dma::ch3_ctl0::CH3_DST_TR_WIDTH_W","esp32p4::dma::ch3_ctl0::CH3_SRC_MSIZE_W","esp32p4::dma::ch3_ctl0::CH3_DST_MSIZE_W","esp32p4::dma::ch3_ctl0::CH3_AR_CACHE_W","esp32p4::dma::ch3_ctl0::CH3_AW_CACHE_W","esp32p4::dma::ch3_ctl1::CH3_AR_PROT_W","esp32p4::dma::ch3_ctl1::CH3_AW_PROT_W","esp32p4::dma::ch3_ctl1::CH3_ARLEN_W","esp32p4::dma::ch3_ctl1::CH3_AWLEN_W","esp32p4::dma::ch3_cfg0::CH3_SRC_MULTBLK_TYPE_W","esp32p4::dma::ch3_cfg0::CH3_DST_MULTBLK_TYPE_W","esp32p4::dma::ch3_cfg1::CH3_TT_FC_W","esp32p4::dma::ch3_cfg1::CH3_SRC_PER_W","esp32p4::dma::ch3_cfg1::CH3_DST_PER_W","esp32p4::dma::ch3_cfg1::CH3_CH_PRIOR_W","esp32p4::dma::ch3_cfg1::CH3_SRC_OSR_LMT_W","esp32p4::dma::ch3_cfg1::CH3_DST_OSR_LMT_W","esp32p4::dma::ch3_llp0::CH3_LOC0_W","esp32p4::dma::ch3_llp1::CH3_LOC1_W","esp32p4::dma::ch3_axi_qos0::CH3_AXI_AWQOS_W","esp32p4::dma::ch3_axi_qos0::CH3_AXI_ARQOS_W","esp32p4::dma::ch3_sstatar0::CH3_SSTATAR0_W","esp32p4::dma::ch3_sstatar1::CH3_SSTATAR1_W","esp32p4::dma::ch3_dstatar0::CH3_DSTATAR0_W","esp32p4::dma::ch3_dstatar1::CH3_DSTATAR1_W","esp32p4::dma::ch4_sar0::CH4_SAR0_W","esp32p4::dma::ch4_sar1::CH4_SAR1_W","esp32p4::dma::ch4_dar0::CH4_DAR0_W","esp32p4::dma::ch4_dar1::CH4_DAR1_W","esp32p4::dma::ch4_block_ts0::CH4_BLOCK_TS_W","esp32p4::dma::ch4_ctl0::CH4_SRC_TR_WIDTH_W","esp32p4::dma::ch4_ctl0::CH4_DST_TR_WIDTH_W","esp32p4::dma::ch4_ctl0::CH4_SRC_MSIZE_W","esp32p4::dma::ch4_ctl0::CH4_DST_MSIZE_W","esp32p4::dma::ch4_ctl0::CH4_AR_CACHE_W","esp32p4::dma::ch4_ctl0::CH4_AW_CACHE_W","esp32p4::dma::ch4_ctl1::CH4_AR_PROT_W","esp32p4::dma::ch4_ctl1::CH4_AW_PROT_W","esp32p4::dma::ch4_ctl1::CH4_ARLEN_W","esp32p4::dma::ch4_ctl1::CH4_AWLEN_W","esp32p4::dma::ch4_cfg0::CH4_SRC_MULTBLK_TYPE_W","esp32p4::dma::ch4_cfg0::CH4_DST_MULTBLK_TYPE_W","esp32p4::dma::ch4_cfg1::CH4_TT_FC_W","esp32p4::dma::ch4_cfg1::CH4_SRC_PER_W","esp32p4::dma::ch4_cfg1::CH4_DST_PER_W","esp32p4::dma::ch4_cfg1::CH4_CH_PRIOR_W","esp32p4::dma::ch4_cfg1::CH4_SRC_OSR_LMT_W","esp32p4::dma::ch4_cfg1::CH4_DST_OSR_LMT_W","esp32p4::dma::ch4_llp0::CH4_LOC0_W","esp32p4::dma::ch4_llp1::CH4_LOC1_W","esp32p4::dma::ch4_axi_qos0::CH4_AXI_AWQOS_W","esp32p4::dma::ch4_axi_qos0::CH4_AXI_ARQOS_W","esp32p4::dma::ch4_sstatar0::CH4_SSTATAR0_W","esp32p4::dma::ch4_sstatar1::CH4_SSTATAR1_W","esp32p4::dma::ch4_dstatar0::CH4_DSTATAR0_W","esp32p4::dma::ch4_dstatar1::CH4_DSTATAR1_W","esp32p4::ds::date::DATE_W","esp32p4::mipi_dsi_bridge::dma_req_cfg::DMA_BURST_LEN_W","esp32p4::mipi_dsi_bridge::raw_num_cfg::RAW_NUM_TOTAL_W","esp32p4::mipi_dsi_bridge::raw_buf_credit_ctl::CREDIT_THRD_W","esp32p4::mipi_dsi_bridge::raw_buf_credit_ctl::CREDIT_BURST_THRD_W","esp32p4::mipi_dsi_bridge::pixel_type::RAW_TYPE_W","esp32p4::mipi_dsi_bridge::pixel_type::DPI_CONFIG_W","esp32p4::mipi_dsi_bridge::dma_block_interval::DMA_BLOCK_SLOT_W","esp32p4::mipi_dsi_bridge::dma_block_interval::DMA_BLOCK_INTERVAL_W","esp32p4::mipi_dsi_bridge::dma_req_interval::DMA_REQ_INTERVAL_W","esp32p4::mipi_dsi_bridge::dpi_rsv_dpi_data::DPI_RSV_DATA_W","esp32p4::mipi_dsi_bridge::dpi_v_cfg0::VTOTAL_W","esp32p4::mipi_dsi_bridge::dpi_v_cfg0::VDISP_W","esp32p4::mipi_dsi_bridge::dpi_v_cfg1::VBANK_W","esp32p4::mipi_dsi_bridge::dpi_v_cfg1::VSYNC_W","esp32p4::mipi_dsi_bridge::dpi_h_cfg0::HTOTAL_W","esp32p4::mipi_dsi_bridge::dpi_h_cfg0::HDISP_W","esp32p4::mipi_dsi_bridge::dpi_h_cfg1::HBANK_W","esp32p4::mipi_dsi_bridge::dpi_h_cfg1::HSYNC_W","esp32p4::mipi_dsi_bridge::dpi_misc_config::FIFO_UNDERRUN_DISCARD_VCNT_W","esp32p4::mipi_dsi_bridge::blk_raw_num_cfg::BLK_RAW_NUM_TOTAL_W","esp32p4::mipi_dsi_bridge::dma_frame_interval::DMA_FRAME_SLOT_W","esp32p4::mipi_dsi_bridge::dma_frame_interval::DMA_FRAME_INTERVAL_W","esp32p4::mipi_dsi_bridge::mem_aux_ctrl::DSI_MEM_AUX_CTRL_W","esp32p4::mipi_dsi_bridge::rdn_eco_low::RDN_ECO_LOW_W","esp32p4::mipi_dsi_bridge::rdn_eco_high::RDN_ECO_HIGH_W","esp32p4::mipi_dsi_bridge::dma_flow_ctrl::DMA_FLOW_MULTIBLK_NUM_W","esp32p4::mipi_dsi_bridge::raw_buf_almost_empty_thrd::DSI_RAW_BUF_ALMOST_EMPTY_THRD_W","esp32p4::mipi_dsi_bridge::yuv_cfg::YUV422_FORMAT_W","esp32p4::mipi_dsi_bridge::phy_lp_loopback_ctrl::PHY_LP_TXDATAESC_1_W","esp32p4::mipi_dsi_bridge::phy_lp_loopback_ctrl::PHY_LP_TXDATAESC_0_W","esp32p4::mipi_dsi_bridge::phy_hs_loopback_ctrl::PHY_HS_TXDATAHS_1_W","esp32p4::mipi_dsi_bridge::phy_hs_loopback_ctrl::PHY_HS_TXDATAHS_0_W","esp32p4::mipi_dsi_bridge::phy_loopback_cnt::PHY_HS_CHECK_CNT_TH_W","esp32p4::mipi_dsi_bridge::phy_loopback_cnt::PHY_LP_CHECK_CNT_TH_W","esp32p4::mipi_dsi_host::clkmgr_cfg::TX_ESC_CLK_DIVISION_W","esp32p4::mipi_dsi_host::clkmgr_cfg::TO_CLK_DIVISION_W","esp32p4::mipi_dsi_host::dpi_vcid::DPI_VCID_W","esp32p4::mipi_dsi_host::dpi_color_coding::DPI_COLOR_CODING_W","esp32p4::mipi_dsi_host::dpi_lp_cmd_tim::INVACT_LPCMD_TIME_W","esp32p4::mipi_dsi_host::dpi_lp_cmd_tim::OUTVACT_LPCMD_TIME_W","esp32p4::mipi_dsi_host::dbi_vcid::DBI_VCID_W","esp32p4::mipi_dsi_host::dbi_cfg::IN_DBI_CONF_W","esp32p4::mipi_dsi_host::dbi_cfg::OUT_DBI_CONF_W","esp32p4::mipi_dsi_host::dbi_cfg::LUT_SIZE_CONF_W","esp32p4::mipi_dsi_host::dbi_cmdsize::WR_CMD_SIZE_W","esp32p4::mipi_dsi_host::dbi_cmdsize::ALLOWED_CMD_SIZE_W","esp32p4::mipi_dsi_host::gen_vcid::RX_W","esp32p4::mipi_dsi_host::gen_vcid::TEAR_AUTO_W","esp32p4::mipi_dsi_host::gen_vcid::TX_AUTO_W","esp32p4::mipi_dsi_host::vid_mode_cfg::VID_MODE_TYPE_W","esp32p4::mipi_dsi_host::vid_pkt_size::VID_PKT_SIZE_W","esp32p4::mipi_dsi_host::vid_num_chunks::VID_NUM_CHUNKS_W","esp32p4::mipi_dsi_host::vid_null_size::VID_NULL_SIZE_W","esp32p4::mipi_dsi_host::vid_hsa_time::VID_HSA_TIME_W","esp32p4::mipi_dsi_host::vid_hbp_time::VID_HBP_TIME_W","esp32p4::mipi_dsi_host::vid_hline_time::VID_HLINE_TIME_W","esp32p4::mipi_dsi_host::vid_vsa_lines::VSA_LINES_W","esp32p4::mipi_dsi_host::vid_vbp_lines::VBP_LINES_W","esp32p4::mipi_dsi_host::vid_vfp_lines::VFP_LINES_W","esp32p4::mipi_dsi_host::vid_vactive_lines::V_ACTIVE_LINES_W","esp32p4::mipi_dsi_host::edpi_cmd_size::EDPI_ALLOWED_CMD_SIZE_W","esp32p4::mipi_dsi_host::gen_hdr::GEN_DT_W","esp32p4::mipi_dsi_host::gen_hdr::GEN_VC_W","esp32p4::mipi_dsi_host::gen_hdr::GEN_WC_LSBYTE_W","esp32p4::mipi_dsi_host::gen_hdr::GEN_WC_MSBYTE_W","esp32p4::mipi_dsi_host::gen_pld_data::GEN_PLD_B1_W","esp32p4::mipi_dsi_host::gen_pld_data::GEN_PLD_B2_W","esp32p4::mipi_dsi_host::gen_pld_data::GEN_PLD_B3_W","esp32p4::mipi_dsi_host::gen_pld_data::GEN_PLD_B4_W","esp32p4::mipi_dsi_host::to_cnt_cfg::LPRX_TO_CNT_W","esp32p4::mipi_dsi_host::to_cnt_cfg::HSTX_TO_CNT_W","esp32p4::mipi_dsi_host::hs_rd_to_cnt::HS_RD_TO_CNT_W","esp32p4::mipi_dsi_host::lp_rd_to_cnt::LP_RD_TO_CNT_W","esp32p4::mipi_dsi_host::hs_wr_to_cnt::HS_WR_TO_CNT_W","esp32p4::mipi_dsi_host::lp_wr_to_cnt::LP_WR_TO_CNT_W","esp32p4::mipi_dsi_host::bta_to_cnt::BTA_TO_CNT_W","esp32p4::mipi_dsi_host::sdf_3d::MODE_3D_W","esp32p4::mipi_dsi_host::sdf_3d::FORMAT_3D_W","esp32p4::mipi_dsi_host::phy_tmr_lpclk_cfg::PHY_CLKLP2HS_TIME_W","esp32p4::mipi_dsi_host::phy_tmr_lpclk_cfg::PHY_CLKHS2LP_TIME_W","esp32p4::mipi_dsi_host::phy_tmr_cfg::PHY_LP2HS_TIME_W","esp32p4::mipi_dsi_host::phy_tmr_cfg::PHY_HS2LP_TIME_W","esp32p4::mipi_dsi_host::phy_if_cfg::N_LANES_W","esp32p4::mipi_dsi_host::phy_if_cfg::PHY_STOP_WAIT_TIME_W","esp32p4::mipi_dsi_host::phy_tx_triggers::PHY_TX_TRIGGERS_W","esp32p4::mipi_dsi_host::phy_tst_ctrl1::PHY_TESTDIN_W","esp32p4::mipi_dsi_host::dsc_parameter::COMPRESS_ALGO_W","esp32p4::mipi_dsi_host::dsc_parameter::PPS_SEL_W","esp32p4::mipi_dsi_host::phy_tmr_rd_cfg::MAX_RD_TIME_W","esp32p4::mipi_dsi_host::edpi_te_hw_cfg::SCAN_LINE_PARAMETER_W","esp32p4::ecc::mult_conf::WORK_MODE_W","esp32p4::ecc::mult_date::DATE_W","esp32p4::ecdsa::conf::WORK_MODE_W","esp32p4::ecdsa::conf::DETERMINISTIC_LOOP_W","esp32p4::ecdsa::date::DATE_W","esp32p4::ecdsa::sha_mode::SHA_MODE_W","esp32p4::efuse::pgm_data0::PGM_DATA_0_W","esp32p4::efuse::pgm_data1::PGM_DATA_1_W","esp32p4::efuse::pgm_data2::PGM_DATA_2_W","esp32p4::efuse::pgm_data3::PGM_DATA_3_W","esp32p4::efuse::pgm_data4::PGM_DATA_4_W","esp32p4::efuse::pgm_data5::PGM_DATA_5_W","esp32p4::efuse::pgm_data6::PGM_DATA_6_W","esp32p4::efuse::pgm_data7::PGM_DATA_7_W","esp32p4::efuse::pgm_check_value0::PGM_RS_DATA_0_W","esp32p4::efuse::pgm_check_value1::PGM_RS_DATA_1_W","esp32p4::efuse::pgm_check_value2::PGM_RS_DATA_2_W","esp32p4::efuse::conf::OP_CODE_W","esp32p4::efuse::conf::CFG_ECDSA_BLK_W","esp32p4::efuse::cmd::BLK_NUM_W","esp32p4::efuse::dac_conf::DAC_CLK_DIV_W","esp32p4::efuse::dac_conf::DAC_NUM_W","esp32p4::efuse::rd_tim_conf::THR_A_W","esp32p4::efuse::rd_tim_conf::TRD_W","esp32p4::efuse::rd_tim_conf::TSUR_A_W","esp32p4::efuse::rd_tim_conf::READ_INIT_NUM_W","esp32p4::efuse::wr_tim_conf1::TSUP_A_W","esp32p4::efuse::wr_tim_conf1::PWR_ON_NUM_W","esp32p4::efuse::wr_tim_conf1::THP_A_W","esp32p4::efuse::wr_tim_conf2::PWR_OFF_NUM_W","esp32p4::efuse::wr_tim_conf2::TPGM_W","esp32p4::efuse::wr_tim_conf0_rs_bypass::BYPASS_RS_BLK_NUM_W","esp32p4::efuse::wr_tim_conf0_rs_bypass::TPGM_INACTIVE_W","esp32p4::efuse::date::DATE_W","esp32p4::gpio::bt_select::BT_SEL_W","esp32p4::gpio::out::DATA_ORIG_W","esp32p4::gpio::out_w1ts::OUT_W1TS_W","esp32p4::gpio::out_w1tc::OUT_W1TC_W","esp32p4::gpio::out1::DATA_ORIG_W","esp32p4::gpio::out1_w1ts::OUT1_W1TS_W","esp32p4::gpio::out1_w1tc::OUT1_W1TC_W","esp32p4::gpio::enable::DATA_W","esp32p4::gpio::enable_w1ts::ENABLE_W1TS_W","esp32p4::gpio::enable_w1tc::ENABLE_W1TC_W","esp32p4::gpio::enable1::DATA_W","esp32p4::gpio::enable1_w1ts::ENABLE1_W1TS_W","esp32p4::gpio::enable1_w1tc::ENABLE1_W1TC_W","esp32p4::gpio::status::INTERRUPT_W","esp32p4::gpio::status_w1ts::STATUS_W1TS_W","esp32p4::gpio::status_w1tc::STATUS_W1TC_W","esp32p4::gpio::status1::INTERRUPT_W","esp32p4::gpio::status1_w1ts::STATUS1_W1TS_W","esp32p4::gpio::status1_w1tc::STATUS1_W1TC_W","esp32p4::gpio::pin::SYNC2_BYPASS_W","esp32p4::gpio::pin::SYNC1_BYPASS_W","esp32p4::gpio::pin::INT_TYPE_W","esp32p4::gpio::pin::CONFIG_W","esp32p4::gpio::pin::INT_ENA_W","esp32p4::gpio::func_out_sel_cfg::OUT_SEL_W","esp32p4::gpio::zero_det0_filter_cnt::ZERO_DET0_FILTER_CNT_W","esp32p4::gpio::zero_det1_filter_cnt::ZERO_DET1_FILTER_CNT_W","esp32p4::gpio::send_seq::SEND_SEQ_W","esp32p4::gpio::bistin_sel::BISTIN_SEL_W","esp32p4::gpio::date::DATE_W","esp32p4::gpio::func_in_sel_cfg::IN_SEL_W","esp32p4::gpio_sd::sigmadelta::SD_IN_W","esp32p4::gpio_sd::sigmadelta::SD_PRESCALE_W","esp32p4::gpio_sd::glitch_filter_ch::FILTER_CH0_INPUT_IO_NUM_W","esp32p4::gpio_sd::glitch_filter_ch::FILTER_CH0_WINDOW_THRES_W","esp32p4::gpio_sd::glitch_filter_ch::FILTER_CH0_WINDOW_WIDTH_W","esp32p4::gpio_sd::etm_event_ch_cfg::ETM_CH0_EVENT_SEL_W","esp32p4::gpio_sd::etm_task_p0_cfg::ETM_TASK_GPIO0_SEL_W","esp32p4::gpio_sd::etm_task_p0_cfg::ETM_TASK_GPIO1_SEL_W","esp32p4::gpio_sd::etm_task_p0_cfg::ETM_TASK_GPIO2_SEL_W","esp32p4::gpio_sd::etm_task_p0_cfg::ETM_TASK_GPIO3_SEL_W","esp32p4::gpio_sd::etm_task_p1_cfg::ETM_TASK_GPIO4_SEL_W","esp32p4::gpio_sd::etm_task_p1_cfg::ETM_TASK_GPIO5_SEL_W","esp32p4::gpio_sd::etm_task_p1_cfg::ETM_TASK_GPIO6_SEL_W","esp32p4::gpio_sd::etm_task_p1_cfg::ETM_TASK_GPIO7_SEL_W","esp32p4::gpio_sd::etm_task_p2_cfg::ETM_TASK_GPIO8_SEL_W","esp32p4::gpio_sd::etm_task_p2_cfg::ETM_TASK_GPIO9_SEL_W","esp32p4::gpio_sd::etm_task_p2_cfg::ETM_TASK_GPIO10_SEL_W","esp32p4::gpio_sd::etm_task_p2_cfg::ETM_TASK_GPIO11_SEL_W","esp32p4::gpio_sd::etm_task_p3_cfg::ETM_TASK_GPIO12_SEL_W","esp32p4::gpio_sd::etm_task_p3_cfg::ETM_TASK_GPIO13_SEL_W","esp32p4::gpio_sd::etm_task_p3_cfg::ETM_TASK_GPIO14_SEL_W","esp32p4::gpio_sd::etm_task_p3_cfg::ETM_TASK_GPIO15_SEL_W","esp32p4::gpio_sd::etm_task_p4_cfg::ETM_TASK_GPIO16_SEL_W","esp32p4::gpio_sd::etm_task_p4_cfg::ETM_TASK_GPIO17_SEL_W","esp32p4::gpio_sd::etm_task_p4_cfg::ETM_TASK_GPIO18_SEL_W","esp32p4::gpio_sd::etm_task_p4_cfg::ETM_TASK_GPIO19_SEL_W","esp32p4::gpio_sd::etm_task_p5_cfg::ETM_TASK_GPIO20_SEL_W","esp32p4::gpio_sd::etm_task_p5_cfg::ETM_TASK_GPIO21_SEL_W","esp32p4::gpio_sd::etm_task_p5_cfg::ETM_TASK_GPIO22_SEL_W","esp32p4::gpio_sd::etm_task_p5_cfg::ETM_TASK_GPIO23_SEL_W","esp32p4::gpio_sd::etm_task_p6_cfg::ETM_TASK_GPIO24_SEL_W","esp32p4::gpio_sd::etm_task_p6_cfg::ETM_TASK_GPIO25_SEL_W","esp32p4::gpio_sd::etm_task_p6_cfg::ETM_TASK_GPIO26_SEL_W","esp32p4::gpio_sd::etm_task_p6_cfg::ETM_TASK_GPIO27_SEL_W","esp32p4::gpio_sd::etm_task_p7_cfg::ETM_TASK_GPIO28_SEL_W","esp32p4::gpio_sd::etm_task_p7_cfg::ETM_TASK_GPIO29_SEL_W","esp32p4::gpio_sd::etm_task_p7_cfg::ETM_TASK_GPIO30_SEL_W","esp32p4::gpio_sd::etm_task_p7_cfg::ETM_TASK_GPIO31_SEL_W","esp32p4::gpio_sd::etm_task_p8_cfg::ETM_TASK_GPIO32_SEL_W","esp32p4::gpio_sd::etm_task_p8_cfg::ETM_TASK_GPIO33_SEL_W","esp32p4::gpio_sd::etm_task_p8_cfg::ETM_TASK_GPIO34_SEL_W","esp32p4::gpio_sd::etm_task_p8_cfg::ETM_TASK_GPIO35_SEL_W","esp32p4::gpio_sd::etm_task_p9_cfg::ETM_TASK_GPIO36_SEL_W","esp32p4::gpio_sd::etm_task_p9_cfg::ETM_TASK_GPIO37_SEL_W","esp32p4::gpio_sd::etm_task_p9_cfg::ETM_TASK_GPIO38_SEL_W","esp32p4::gpio_sd::etm_task_p9_cfg::ETM_TASK_GPIO39_SEL_W","esp32p4::gpio_sd::etm_task_p10_cfg::ETM_TASK_GPIO40_SEL_W","esp32p4::gpio_sd::etm_task_p10_cfg::ETM_TASK_GPIO41_SEL_W","esp32p4::gpio_sd::etm_task_p10_cfg::ETM_TASK_GPIO42_SEL_W","esp32p4::gpio_sd::etm_task_p10_cfg::ETM_TASK_GPIO43_SEL_W","esp32p4::gpio_sd::etm_task_p11_cfg::ETM_TASK_GPIO44_SEL_W","esp32p4::gpio_sd::etm_task_p11_cfg::ETM_TASK_GPIO45_SEL_W","esp32p4::gpio_sd::etm_task_p11_cfg::ETM_TASK_GPIO46_SEL_W","esp32p4::gpio_sd::etm_task_p11_cfg::ETM_TASK_GPIO47_SEL_W","esp32p4::gpio_sd::etm_task_p12_cfg::ETM_TASK_GPIO48_SEL_W","esp32p4::gpio_sd::etm_task_p12_cfg::ETM_TASK_GPIO49_SEL_W","esp32p4::gpio_sd::etm_task_p12_cfg::ETM_TASK_GPIO50_SEL_W","esp32p4::gpio_sd::etm_task_p12_cfg::ETM_TASK_GPIO51_SEL_W","esp32p4::gpio_sd::etm_task_p13_cfg::ETM_TASK_GPIO52_SEL_W","esp32p4::gpio_sd::etm_task_p13_cfg::ETM_TASK_GPIO53_SEL_W","esp32p4::gpio_sd::etm_task_p13_cfg::ETM_TASK_GPIO54_SEL_W","esp32p4::gpio_sd::version::GPIO_SD_DATE_W","esp32p4::h264::gop_conf::GOP_NUM_W","esp32p4::h264::a_sys_mb_res::A_SYS_TOTAL_MB_Y_W","esp32p4::h264::a_sys_mb_res::A_SYS_TOTAL_MB_X_W","esp32p4::h264::a_sys_conf::A_DB_TMP_READY_TRIGGER_MB_NUM_W","esp32p4::h264::a_sys_conf::A_REC_READY_TRIGGER_MB_LINES_W","esp32p4::h264::a_sys_conf::A_INTRA_COST_CMP_OFFSET_W","esp32p4::h264::a_deci_score::A_C_DECI_SCORE_W","esp32p4::h264::a_deci_score::A_L_DECI_SCORE_W","esp32p4::h264::a_deci_score_offset::A_I16X16_DECI_SCORE_OFFSET_W","esp32p4::h264::a_deci_score_offset::A_I_CHROMA_DECI_SCORE_OFFSET_W","esp32p4::h264::a_deci_score_offset::A_P16X16_DECI_SCORE_OFFSET_W","esp32p4::h264::a_deci_score_offset::A_P_CHROMA_DECI_SCORE_OFFSET_W","esp32p4::h264::a_rc_conf0::A_QP_W","esp32p4::h264::a_rc_conf0::A_RATE_CTRL_U_W","esp32p4::h264::a_rc_conf1::A_CHROMA_DC_QP_DELTA_W","esp32p4::h264::a_rc_conf1::A_CHROMA_QP_DELTA_W","esp32p4::h264::a_rc_conf1::A_QP_MIN_W","esp32p4::h264::a_rc_conf1::A_QP_MAX_W","esp32p4::h264::a_rc_conf1::A_MAD_FRAME_PRED_W","esp32p4::h264::a_roi_region0::X_W","esp32p4::h264::a_roi_region0::Y_W","esp32p4::h264::a_roi_region0::X_LEN_W","esp32p4::h264::a_roi_region0::Y_LEN_W","esp32p4::h264::a_roi_region1::X_W","esp32p4::h264::a_roi_region1::Y_W","esp32p4::h264::a_roi_region1::X_LEN_W","esp32p4::h264::a_roi_region1::Y_LEN_W","esp32p4::h264::a_roi_region2::X_W","esp32p4::h264::a_roi_region2::Y_W","esp32p4::h264::a_roi_region2::X_LEN_W","esp32p4::h264::a_roi_region2::Y_LEN_W","esp32p4::h264::a_roi_region3::X_W","esp32p4::h264::a_roi_region3::Y_W","esp32p4::h264::a_roi_region3::X_LEN_W","esp32p4::h264::a_roi_region3::Y_LEN_W","esp32p4::h264::a_roi_region4::X_W","esp32p4::h264::a_roi_region4::Y_W","esp32p4::h264::a_roi_region4::X_LEN_W","esp32p4::h264::a_roi_region4::Y_LEN_W","esp32p4::h264::a_roi_region5::X_W","esp32p4::h264::a_roi_region5::Y_W","esp32p4::h264::a_roi_region5::X_LEN_W","esp32p4::h264::a_roi_region5::Y_LEN_W","esp32p4::h264::a_roi_region6::X_W","esp32p4::h264::a_roi_region6::Y_W","esp32p4::h264::a_roi_region6::X_LEN_W","esp32p4::h264::a_roi_region6::Y_LEN_W","esp32p4::h264::a_roi_region7::X_W","esp32p4::h264::a_roi_region7::Y_W","esp32p4::h264::a_roi_region7::X_LEN_W","esp32p4::h264::a_roi_region7::Y_LEN_W","esp32p4::h264::a_roi_region0_3_qp::A_ROI_REGION0_QP_W","esp32p4::h264::a_roi_region0_3_qp::A_ROI_REGION1_QP_W","esp32p4::h264::a_roi_region0_3_qp::A_ROI_REGION2_QP_W","esp32p4::h264::a_roi_region0_3_qp::A_ROI_REGION3_QP_W","esp32p4::h264::a_roi_region4_7_qp::A_ROI_REGION4_QP_W","esp32p4::h264::a_roi_region4_7_qp::A_ROI_REGION5_QP_W","esp32p4::h264::a_roi_region4_7_qp::A_ROI_REGION6_QP_W","esp32p4::h264::a_roi_region4_7_qp::A_ROI_REGION7_QP_W","esp32p4::h264::a_no_roi_region_qp_offset::A_NO_ROI_REGION_QP_W","esp32p4::h264::b_sys_mb_res::B_SYS_TOTAL_MB_Y_W","esp32p4::h264::b_sys_mb_res::B_SYS_TOTAL_MB_X_W","esp32p4::h264::b_sys_conf::B_DB_TMP_READY_TRIGGER_MB_NUM_W","esp32p4::h264::b_sys_conf::B_REC_READY_TRIGGER_MB_LINES_W","esp32p4::h264::b_sys_conf::B_INTRA_COST_CMP_OFFSET_W","esp32p4::h264::b_deci_score::B_C_DECI_SCORE_W","esp32p4::h264::b_deci_score::B_L_DECI_SCORE_W","esp32p4::h264::b_deci_score_offset::B_I16X16_DECI_SCORE_OFFSET_W","esp32p4::h264::b_deci_score_offset::B_I_CHROMA_DECI_SCORE_OFFSET_W","esp32p4::h264::b_deci_score_offset::B_P16X16_DECI_SCORE_OFFSET_W","esp32p4::h264::b_deci_score_offset::B_P_CHROMA_DECI_SCORE_OFFSET_W","esp32p4::h264::b_rc_conf0::B_QP_W","esp32p4::h264::b_rc_conf0::B_RATE_CTRL_U_W","esp32p4::h264::b_rc_conf1::B_CHROMA_DC_QP_DELTA_W","esp32p4::h264::b_rc_conf1::B_CHROMA_QP_DELTA_W","esp32p4::h264::b_rc_conf1::B_QP_MIN_W","esp32p4::h264::b_rc_conf1::B_QP_MAX_W","esp32p4::h264::b_rc_conf1::B_MAD_FRAME_PRED_W","esp32p4::h264::b_roi_region0::X_W","esp32p4::h264::b_roi_region0::Y_W","esp32p4::h264::b_roi_region0::X_LEN_W","esp32p4::h264::b_roi_region0::Y_LEN_W","esp32p4::h264::b_roi_region1::X_W","esp32p4::h264::b_roi_region1::Y_W","esp32p4::h264::b_roi_region1::X_LEN_W","esp32p4::h264::b_roi_region1::Y_LEN_W","esp32p4::h264::b_roi_region2::X_W","esp32p4::h264::b_roi_region2::Y_W","esp32p4::h264::b_roi_region2::X_LEN_W","esp32p4::h264::b_roi_region2::Y_LEN_W","esp32p4::h264::b_roi_region3::X_W","esp32p4::h264::b_roi_region3::Y_W","esp32p4::h264::b_roi_region3::X_LEN_W","esp32p4::h264::b_roi_region3::Y_LEN_W","esp32p4::h264::b_roi_region4::X_W","esp32p4::h264::b_roi_region4::Y_W","esp32p4::h264::b_roi_region4::X_LEN_W","esp32p4::h264::b_roi_region4::Y_LEN_W","esp32p4::h264::b_roi_region5::X_W","esp32p4::h264::b_roi_region5::Y_W","esp32p4::h264::b_roi_region5::X_LEN_W","esp32p4::h264::b_roi_region5::Y_LEN_W","esp32p4::h264::b_roi_region6::X_W","esp32p4::h264::b_roi_region6::Y_W","esp32p4::h264::b_roi_region6::X_LEN_W","esp32p4::h264::b_roi_region6::Y_LEN_W","esp32p4::h264::b_roi_region7::X_W","esp32p4::h264::b_roi_region7::Y_W","esp32p4::h264::b_roi_region7::X_LEN_W","esp32p4::h264::b_roi_region7::Y_LEN_W","esp32p4::h264::b_roi_region0_3_qp::B_ROI_REGION0_QP_W","esp32p4::h264::b_roi_region0_3_qp::B_ROI_REGION1_QP_W","esp32p4::h264::b_roi_region0_3_qp::B_ROI_REGION2_QP_W","esp32p4::h264::b_roi_region0_3_qp::B_ROI_REGION3_QP_W","esp32p4::h264::b_roi_region4_7_qp::B_ROI_REGION4_QP_W","esp32p4::h264::b_roi_region4_7_qp::B_ROI_REGION5_QP_W","esp32p4::h264::b_roi_region4_7_qp::B_ROI_REGION6_QP_W","esp32p4::h264::b_roi_region4_7_qp::B_ROI_REGION7_QP_W","esp32p4::h264::b_no_roi_region_qp_offset::B_NO_ROI_REGION_QP_W","esp32p4::h264::slice_header_remain::SLICE_REMAIN_BITLENGTH_W","esp32p4::h264::slice_header_remain::SLICE_REMAIN_BIT_W","esp32p4::h264::slice_header_byte_length::SLICE_BYTE_LENGTH_W","esp32p4::h264::bs_threshold::BS_BUFFER_THRESHOLD_W","esp32p4::h264::slice_header_byte0::SLICE_BYTE_LSB_W","esp32p4::h264::slice_header_byte1::SLICE_BYTE_MSB_W","esp32p4::h264::mv_merge_config::MV_MERGE_TYPE_W","esp32p4::h264::debug_dma_sel::DBG_DMA_SEL_W","esp32p4::h264::date::LEDC_DATE_W","esp32p4::h264_dma::out_conf0_ch0::OUT_MEM_BURST_LENGTH_CH0_W","esp32p4::h264_dma::out_push_ch0::OUTFIFO_WDATA_CH0_W","esp32p4::h264_dma::out_link_addr_ch0::OUTLINK_ADDR_CH0_W","esp32p4::h264_dma::out_arb_ch0::OUT_ARB_TOKEN_NUM_CH0_W","esp32p4::h264_dma::out_arb_ch0::EXTER_OUT_ARB_PRIORITY_CH0_W","esp32p4::h264_dma::out_mode_yuv_ch0::OUT_TEST_Y_VALUE_CH0_W","esp32p4::h264_dma::out_mode_yuv_ch0::OUT_TEST_U_VALUE_CH0_W","esp32p4::h264_dma::out_mode_yuv_ch0::OUT_TEST_V_VALUE_CH0_W","esp32p4::h264_dma::out_etm_conf_ch0::OUT_DSCR_TASK_MAK_CH0_W","esp32p4::h264_dma::out_conf0_ch1::OUT_MEM_BURST_LENGTH_CH1_W","esp32p4::h264_dma::out_push_ch1::OUTFIFO_WDATA_CH1_W","esp32p4::h264_dma::out_link_addr_ch1::OUTLINK_ADDR_CH1_W","esp32p4::h264_dma::out_arb_ch1::OUT_ARB_TOKEN_NUM_CH1_W","esp32p4::h264_dma::out_etm_conf_ch1::OUT_DSCR_TASK_MAK_CH1_W","esp32p4::h264_dma::out_conf0_ch2::OUT_MEM_BURST_LENGTH_CH2_W","esp32p4::h264_dma::out_push_ch2::OUTFIFO_WDATA_CH2_W","esp32p4::h264_dma::out_link_addr_ch2::OUTLINK_ADDR_CH2_W","esp32p4::h264_dma::out_arb_ch2::OUT_ARB_TOKEN_NUM_CH2_W","esp32p4::h264_dma::out_etm_conf_ch2::OUT_DSCR_TASK_MAK_CH2_W","esp32p4::h264_dma::out_conf0_ch3::OUT_MEM_BURST_LENGTH_CH3_W","esp32p4::h264_dma::out_push_ch3::OUTFIFO_WDATA_CH3_W","esp32p4::h264_dma::out_link_addr_ch3::OUTLINK_ADDR_CH3_W","esp32p4::h264_dma::out_arb_ch3::OUT_ARB_TOKEN_NUM_CH3_W","esp32p4::h264_dma::out_arb_ch3::EXTER_OUT_ARB_PRIORITY_CH3_W","esp32p4::h264_dma::out_etm_conf_ch3::OUT_DSCR_TASK_MAK_CH3_W","esp32p4::h264_dma::out_conf0_ch4::OUT_MEM_BURST_LENGTH_CH4_W","esp32p4::h264_dma::out_push_ch4::OUTFIFO_WDATA_CH4_W","esp32p4::h264_dma::out_link_addr_ch4::OUTLINK_ADDR_CH4_W","esp32p4::h264_dma::out_arb_ch4::OUT_ARB_TOKEN_NUM_CH4_W","esp32p4::h264_dma::out_arb_ch4::EXTER_OUT_ARB_PRIORITY_CH4_W","esp32p4::h264_dma::out_etm_conf_ch4::OUT_DSCR_TASK_MAK_CH4_W","esp32p4::h264_dma::in_conf0_ch0::IN_MEM_BURST_LENGTH_CH0_W","esp32p4::h264_dma::in_link_addr_ch0::INLINK_ADDR_CH0_W","esp32p4::h264_dma::in_arb_ch0::IN_ARB_TOKEN_NUM_CH0_W","esp32p4::h264_dma::in_arb_ch0::EXTER_IN_ARB_PRIORITY_CH0_W","esp32p4::h264_dma::in_arb_ch0::INTER_IN_ARB_PRIORITY_CH0_W","esp32p4::h264_dma::in_etm_conf_ch0::IN_DSCR_TASK_MAK_CH0_W","esp32p4::h264_dma::in_conf0_ch1::IN_MEM_BURST_LENGTH_CH1_W","esp32p4::h264_dma::in_link_addr_ch1::INLINK_ADDR_CH1_W","esp32p4::h264_dma::in_arb_ch1::IN_ARB_TOKEN_NUM_CH1_W","esp32p4::h264_dma::in_arb_ch1::EXTER_IN_ARB_PRIORITY_CH1_W","esp32p4::h264_dma::in_arb_ch1::INTER_IN_ARB_PRIORITY_CH1_W","esp32p4::h264_dma::in_etm_conf_ch1::IN_DSCR_TASK_MAK_CH1_W","esp32p4::h264_dma::in_conf0_ch2::IN_MEM_BURST_LENGTH_CH2_W","esp32p4::h264_dma::in_link_addr_ch2::INLINK_ADDR_CH2_W","esp32p4::h264_dma::in_arb_ch2::IN_ARB_TOKEN_NUM_CH2_W","esp32p4::h264_dma::in_arb_ch2::INTER_IN_ARB_PRIORITY_CH2_W","esp32p4::h264_dma::in_etm_conf_ch2::IN_DSCR_TASK_MAK_CH2_W","esp32p4::h264_dma::in_conf0_ch3::IN_MEM_BURST_LENGTH_CH3_W","esp32p4::h264_dma::in_link_addr_ch3::INLINK_ADDR_CH3_W","esp32p4::h264_dma::in_arb_ch3::IN_ARB_TOKEN_NUM_CH3_W","esp32p4::h264_dma::in_arb_ch3::INTER_IN_ARB_PRIORITY_CH3_W","esp32p4::h264_dma::in_etm_conf_ch3::IN_DSCR_TASK_MAK_CH3_W","esp32p4::h264_dma::in_conf0_ch4::IN_MEM_BURST_LENGTH_CH4_W","esp32p4::h264_dma::in_link_addr_ch4::INLINK_ADDR_CH4_W","esp32p4::h264_dma::in_arb_ch4::IN_ARB_TOKEN_NUM_CH4_W","esp32p4::h264_dma::in_arb_ch4::EXTER_IN_ARB_PRIORITY_CH4_W","esp32p4::h264_dma::in_arb_ch4::INTER_IN_ARB_PRIORITY_CH4_W","esp32p4::h264_dma::in_etm_conf_ch4::IN_DSCR_TASK_MAK_CH4_W","esp32p4::h264_dma::in_conf0_ch5::IN_MEM_BURST_LENGTH_CH5_W","esp32p4::h264_dma::in_conf1_ch5::BLOCK_START_ADDR_CH5_W","esp32p4::h264_dma::in_conf2_ch5::BLOCK_ROW_LENGTH_12LINE_CH5_W","esp32p4::h264_dma::in_conf2_ch5::BLOCK_ROW_LENGTH_4LINE_CH5_W","esp32p4::h264_dma::in_conf3_ch5::BLOCK_LENGTH_12LINE_CH5_W","esp32p4::h264_dma::in_conf3_ch5::BLOCK_LENGTH_4LINE_CH5_W","esp32p4::h264_dma::in_arb_ch5::IN_ARB_TOKEN_NUM_CH5_W","esp32p4::h264_dma::in_arb_ch5::INTER_IN_ARB_PRIORITY_CH5_W","esp32p4::h264_dma::inter_mem_start_addr0::ACCESS_INTER_MEM_START_ADDR0_W","esp32p4::h264_dma::inter_mem_end_addr0::ACCESS_INTER_MEM_END_ADDR0_W","esp32p4::h264_dma::inter_mem_start_addr1::ACCESS_INTER_MEM_START_ADDR1_W","esp32p4::h264_dma::inter_mem_end_addr1::ACCESS_INTER_MEM_END_ADDR1_W","esp32p4::h264_dma::exter_mem_start_addr0::ACCESS_EXTER_MEM_START_ADDR0_W","esp32p4::h264_dma::exter_mem_end_addr0::ACCESS_EXTER_MEM_END_ADDR0_W","esp32p4::h264_dma::exter_mem_start_addr1::ACCESS_EXTER_MEM_START_ADDR1_W","esp32p4::h264_dma::exter_mem_end_addr1::ACCESS_EXTER_MEM_END_ADDR1_W","esp32p4::h264_dma::out_arb_config::OUT_ARB_TIMEOUT_NUM_W","esp32p4::h264_dma::in_arb_config::IN_ARB_TIMEOUT_NUM_W","esp32p4::h264_dma::date::DATE_W","esp32p4::hmac::set_para_purpose::PURPOSE_SET_W","esp32p4::hmac::set_para_key::KEY_SET_W","esp32p4::hmac::wr_jtag::WR_JTAG_W","esp32p4::hmac::date::DATE_W","esp32p4::hp_sys::ver_date::REG_VER_DATE_W","esp32p4::hp_sys::tcm_ram_wrr_config::REG_TCM_RAM_IBUS0_WT_W","esp32p4::hp_sys::tcm_ram_wrr_config::REG_TCM_RAM_IBUS1_WT_W","esp32p4::hp_sys::tcm_ram_wrr_config::REG_TCM_RAM_IBUS2_WT_W","esp32p4::hp_sys::tcm_ram_wrr_config::REG_TCM_RAM_IBUS3_WT_W","esp32p4::hp_sys::tcm_ram_wrr_config::REG_TCM_RAM_DBUS0_WT_W","esp32p4::hp_sys::tcm_ram_wrr_config::REG_TCM_RAM_DBUS1_WT_W","esp32p4::hp_sys::tcm_ram_wrr_config::REG_TCM_RAM_DBUS2_WT_W","esp32p4::hp_sys::tcm_ram_wrr_config::REG_TCM_RAM_DBUS3_WT_W","esp32p4::hp_sys::tcm_ram_wrr_config::REG_TCM_RAM_DMA_WT_W","esp32p4::hp_sys::probea_ctrl::REG_PROBE_A_MOD_SEL_W","esp32p4::hp_sys::probea_ctrl::REG_PROBE_A_TOP_SEL_W","esp32p4::hp_sys::probea_ctrl::REG_PROBE_L_SEL_W","esp32p4::hp_sys::probea_ctrl::REG_PROBE_H_SEL_W","esp32p4::hp_sys::probeb_ctrl::REG_PROBE_B_MOD_SEL_W","esp32p4::hp_sys::probeb_ctrl::REG_PROBE_B_TOP_SEL_W","esp32p4::hp_sys::gpio_o_hold_ctrl0::REG_GPIO_0_HOLD_LOW_W","esp32p4::hp_sys::gpio_o_hold_ctrl1::REG_GPIO_0_HOLD_HIGH_W","esp32p4::hp_sys::l2_mem_subsize::REG_L2_MEM_SUB_BLKSIZE_W","esp32p4::hp_sys::l1cache_bus0_id::REG_L1_CACHE_BUS0_ID_W","esp32p4::hp_sys::l1cache_bus1_id::REG_L1_CACHE_BUS1_ID_W","esp32p4::hp_sys::l2_mem_rdn_eco_low::REG_L2_MEM_RDN_ECO_LOW_W","esp32p4::hp_sys::l2_mem_rdn_eco_high::REG_L2_MEM_RDN_ECO_HIGH_W","esp32p4::hp_sys::tcm_rdn_eco_low::REG_HP_TCM_RDN_ECO_LOW_W","esp32p4::hp_sys::tcm_rdn_eco_high::REG_HP_TCM_RDN_ECO_HIGH_W","esp32p4::hp_sys::gpio_ded_hold_ctrl::REG_GPIO_DED_HOLD_W","esp32p4::hp_sys::l1_cache_pwr_ctrl::REG_L1_CACHE_MEM_FO_W","esp32p4::hp_sys::l2_cache_pwr_ctrl::REG_L2_CACHE_MEM_FO_W","esp32p4::hp_sys::cpu_waiti_conf::CPU_WAITI_DELAY_NUM_W","esp32p4::hp_sys::core_ahb_timeout::THRES_W","esp32p4::hp_sys::core_ibus_timeout::THRES_W","esp32p4::hp_sys::core_dbus_timeout::THRES_W","esp32p4::hp_sys::bitscrambler_peri_sel::BITSCRAMBLER_PERI_RX_SEL_W","esp32p4::hp_sys::bitscrambler_peri_sel::BITSCRAMBLER_PERI_TX_SEL_W","esp32p4::hp_sys::gdma_ctrl::DEBUG_CH_NUM_W","esp32p4::hp_sys::gmac_ctrl0::PHY_INTF_SEL_W","esp32p4::hp_sys::usbotg20_ctrl::USB_MEM_AUX_CTRL_W","esp32p4::hp_sys::design_for_verification0::DFV0_W","esp32p4::hp_sys::design_for_verification1::DFV1_W","esp32p4::hp_sys::core_err_resp_dis::CORE_ERR_RESP_DIS_W","esp32p4::hp_sys::gpio_o_hys_ctrl0::REG_GPIO_0_HYS_LOW_W","esp32p4::hp_sys::gpio_o_hys_ctrl1::REG_GPIO_0_HYS_HIGH_W","esp32p4::hp_sys::rng_cfg::RNG_CHAIN_CLK_DIV_NUM_W","esp32p4::hp_sys_clkrst::root_clk_ctrl0::CPUICM_DELAY_NUM_W","esp32p4::hp_sys_clkrst::root_clk_ctrl0::CPU_CLK_DIV_NUM_W","esp32p4::hp_sys_clkrst::root_clk_ctrl0::CPU_CLK_DIV_NUMERATOR_W","esp32p4::hp_sys_clkrst::root_clk_ctrl0::CPU_CLK_DIV_DENOMINATOR_W","esp32p4::hp_sys_clkrst::root_clk_ctrl1::MEM_CLK_DIV_NUM_W","esp32p4::hp_sys_clkrst::root_clk_ctrl1::MEM_CLK_DIV_NUMERATOR_W","esp32p4::hp_sys_clkrst::root_clk_ctrl1::MEM_CLK_DIV_DENOMINATOR_W","esp32p4::hp_sys_clkrst::root_clk_ctrl1::SYS_CLK_DIV_NUM_W","esp32p4::hp_sys_clkrst::root_clk_ctrl2::SYS_CLK_DIV_NUMERATOR_W","esp32p4::hp_sys_clkrst::root_clk_ctrl2::SYS_CLK_DIV_DENOMINATOR_W","esp32p4::hp_sys_clkrst::root_clk_ctrl2::APB_CLK_DIV_NUM_W","esp32p4::hp_sys_clkrst::root_clk_ctrl2::APB_CLK_DIV_NUMERATOR_W","esp32p4::hp_sys_clkrst::root_clk_ctrl3::APB_CLK_DIV_DENOMINATOR_W","esp32p4::hp_sys_clkrst::ref_clk_ctrl0::REF_50M_CLK_DIV_NUM_W","esp32p4::hp_sys_clkrst::ref_clk_ctrl0::REF_25M_CLK_DIV_NUM_W","esp32p4::hp_sys_clkrst::ref_clk_ctrl0::REF_240M_CLK_DIV_NUM_W","esp32p4::hp_sys_clkrst::ref_clk_ctrl0::REF_160M_CLK_DIV_NUM_W","esp32p4::hp_sys_clkrst::ref_clk_ctrl1::REF_120M_CLK_DIV_NUM_W","esp32p4::hp_sys_clkrst::ref_clk_ctrl1::REF_80M_CLK_DIV_NUM_W","esp32p4::hp_sys_clkrst::ref_clk_ctrl1::REF_20M_CLK_DIV_NUM_W","esp32p4::hp_sys_clkrst::peri_clk_ctrl00::FLASH_CLK_SRC_SEL_W","esp32p4::hp_sys_clkrst::peri_clk_ctrl00::FLASH_CORE_CLK_DIV_NUM_W","esp32p4::hp_sys_clkrst::peri_clk_ctrl00::PSRAM_CLK_SRC_SEL_W","esp32p4::hp_sys_clkrst::peri_clk_ctrl00::PSRAM_CORE_CLK_DIV_NUM_W","esp32p4::hp_sys_clkrst::peri_clk_ctrl00::EMAC_RMII_CLK_SRC_SEL_W","esp32p4::hp_sys_clkrst::peri_clk_ctrl01::EMAC_RX_CLK_DIV_NUM_W","esp32p4::hp_sys_clkrst::peri_clk_ctrl01::EMAC_TX_CLK_DIV_NUM_W","esp32p4::hp_sys_clkrst::peri_clk_ctrl02::SDIO_LS_CLK_DIV_NUM_W","esp32p4::hp_sys_clkrst::peri_clk_ctrl02::SDIO_LS_CLK_EDGE_L_W","esp32p4::hp_sys_clkrst::peri_clk_ctrl02::SDIO_LS_CLK_EDGE_H_W","esp32p4::hp_sys_clkrst::peri_clk_ctrl02::SDIO_LS_CLK_EDGE_N_W","esp32p4::hp_sys_clkrst::peri_clk_ctrl02::SDIO_LS_SLF_CLK_EDGE_SEL_W","esp32p4::hp_sys_clkrst::peri_clk_ctrl02::SDIO_LS_DRV_CLK_EDGE_SEL_W","esp32p4::hp_sys_clkrst::peri_clk_ctrl02::SDIO_LS_SAM_CLK_EDGE_SEL_W","esp32p4::hp_sys_clkrst::peri_clk_ctrl02::MIPI_DSI_DPHY_CLK_SRC_SEL_W","esp32p4::hp_sys_clkrst::peri_clk_ctrl03::MIPI_CSI_DPHY_CLK_SRC_SEL_W","esp32p4::hp_sys_clkrst::peri_clk_ctrl03::MIPI_DSI_DPICLK_SRC_SEL_W","esp32p4::hp_sys_clkrst::peri_clk_ctrl03::MIPI_DSI_DPICLK_DIV_NUM_W","esp32p4::hp_sys_clkrst::peri_clk_ctrl10::I2C0_CLK_DIV_NUM_W","esp32p4::hp_sys_clkrst::peri_clk_ctrl10::I2C0_CLK_DIV_NUMERATOR_W","esp32p4::hp_sys_clkrst::peri_clk_ctrl10::I2C0_CLK_DIV_DENOMINATOR_W","esp32p4::hp_sys_clkrst::peri_clk_ctrl11::I2C1_CLK_DIV_NUM_W","esp32p4::hp_sys_clkrst::peri_clk_ctrl11::I2C1_CLK_DIV_NUMERATOR_W","esp32p4::hp_sys_clkrst::peri_clk_ctrl11::I2C1_CLK_DIV_DENOMINATOR_W","esp32p4::hp_sys_clkrst::peri_clk_ctrl11::I2S0_RX_CLK_SRC_SEL_W","esp32p4::hp_sys_clkrst::peri_clk_ctrl12::I2S0_RX_DIV_N_W","esp32p4::hp_sys_clkrst::peri_clk_ctrl12::I2S0_RX_DIV_X_W","esp32p4::hp_sys_clkrst::peri_clk_ctrl12::I2S0_RX_DIV_Y_W","esp32p4::hp_sys_clkrst::peri_clk_ctrl13::I2S0_RX_DIV_Z_W","esp32p4::hp_sys_clkrst::peri_clk_ctrl13::I2S0_TX_CLK_SRC_SEL_W","esp32p4::hp_sys_clkrst::peri_clk_ctrl13::I2S0_TX_DIV_N_W","esp32p4::hp_sys_clkrst::peri_clk_ctrl13::I2S0_TX_DIV_X_W","esp32p4::hp_sys_clkrst::peri_clk_ctrl14::I2S0_TX_DIV_Y_W","esp32p4::hp_sys_clkrst::peri_clk_ctrl14::I2S0_TX_DIV_Z_W","esp32p4::hp_sys_clkrst::peri_clk_ctrl14::I2S1_RX_CLK_SRC_SEL_W","esp32p4::hp_sys_clkrst::peri_clk_ctrl14::I2S1_RX_DIV_N_W","esp32p4::hp_sys_clkrst::peri_clk_ctrl15::I2S1_RX_DIV_X_W","esp32p4::hp_sys_clkrst::peri_clk_ctrl15::I2S1_RX_DIV_Y_W","esp32p4::hp_sys_clkrst::peri_clk_ctrl15::I2S1_RX_DIV_Z_W","esp32p4::hp_sys_clkrst::peri_clk_ctrl15::I2S1_TX_CLK_SRC_SEL_W","esp32p4::hp_sys_clkrst::peri_clk_ctrl16::I2S1_TX_DIV_N_W","esp32p4::hp_sys_clkrst::peri_clk_ctrl16::I2S1_TX_DIV_X_W","esp32p4::hp_sys_clkrst::peri_clk_ctrl16::I2S1_TX_DIV_Y_W","esp32p4::hp_sys_clkrst::peri_clk_ctrl17::I2S1_TX_DIV_Z_W","esp32p4::hp_sys_clkrst::peri_clk_ctrl17::I2S2_RX_CLK_SRC_SEL_W","esp32p4::hp_sys_clkrst::peri_clk_ctrl17::I2S2_RX_DIV_N_W","esp32p4::hp_sys_clkrst::peri_clk_ctrl17::I2S2_RX_DIV_X_W","esp32p4::hp_sys_clkrst::peri_clk_ctrl18::I2S2_RX_DIV_Y_W","esp32p4::hp_sys_clkrst::peri_clk_ctrl18::I2S2_RX_DIV_Z_W","esp32p4::hp_sys_clkrst::peri_clk_ctrl18::I2S2_TX_CLK_SRC_SEL_W","esp32p4::hp_sys_clkrst::peri_clk_ctrl18::I2S2_TX_DIV_N_W","esp32p4::hp_sys_clkrst::peri_clk_ctrl19::I2S2_TX_DIV_X_W","esp32p4::hp_sys_clkrst::peri_clk_ctrl19::I2S2_TX_DIV_Y_W","esp32p4::hp_sys_clkrst::peri_clk_ctrl19::I2S2_TX_DIV_Z_W","esp32p4::hp_sys_clkrst::peri_clk_ctrl19::LCD_CLK_SRC_SEL_W","esp32p4::hp_sys_clkrst::peri_clk_ctrl110::LCD_CLK_DIV_NUM_W","esp32p4::hp_sys_clkrst::peri_clk_ctrl110::LCD_CLK_DIV_NUMERATOR_W","esp32p4::hp_sys_clkrst::peri_clk_ctrl110::LCD_CLK_DIV_DENOMINATOR_W","esp32p4::hp_sys_clkrst::peri_clk_ctrl110::UART0_CLK_SRC_SEL_W","esp32p4::hp_sys_clkrst::peri_clk_ctrl111::UART0_SCLK_DIV_NUM_W","esp32p4::hp_sys_clkrst::peri_clk_ctrl111::UART0_SCLK_DIV_NUMERATOR_W","esp32p4::hp_sys_clkrst::peri_clk_ctrl111::UART0_SCLK_DIV_DENOMINATOR_W","esp32p4::hp_sys_clkrst::peri_clk_ctrl111::UART1_CLK_SRC_SEL_W","esp32p4::hp_sys_clkrst::peri_clk_ctrl112::UART1_SCLK_DIV_NUM_W","esp32p4::hp_sys_clkrst::peri_clk_ctrl112::UART1_SCLK_DIV_NUMERATOR_W","esp32p4::hp_sys_clkrst::peri_clk_ctrl112::UART1_SCLK_DIV_DENOMINATOR_W","esp32p4::hp_sys_clkrst::peri_clk_ctrl112::UART2_CLK_SRC_SEL_W","esp32p4::hp_sys_clkrst::peri_clk_ctrl113::UART2_SCLK_DIV_NUM_W","esp32p4::hp_sys_clkrst::peri_clk_ctrl113::UART2_SCLK_DIV_NUMERATOR_W","esp32p4::hp_sys_clkrst::peri_clk_ctrl113::UART2_SCLK_DIV_DENOMINATOR_W","esp32p4::hp_sys_clkrst::peri_clk_ctrl113::UART3_CLK_SRC_SEL_W","esp32p4::hp_sys_clkrst::peri_clk_ctrl114::UART3_SCLK_DIV_NUM_W","esp32p4::hp_sys_clkrst::peri_clk_ctrl114::UART3_SCLK_DIV_NUMERATOR_W","esp32p4::hp_sys_clkrst::peri_clk_ctrl114::UART3_SCLK_DIV_DENOMINATOR_W","esp32p4::hp_sys_clkrst::peri_clk_ctrl114::UART4_CLK_SRC_SEL_W","esp32p4::hp_sys_clkrst::peri_clk_ctrl115::UART4_SCLK_DIV_NUM_W","esp32p4::hp_sys_clkrst::peri_clk_ctrl115::UART4_SCLK_DIV_NUMERATOR_W","esp32p4::hp_sys_clkrst::peri_clk_ctrl115::UART4_SCLK_DIV_DENOMINATOR_W","esp32p4::hp_sys_clkrst::peri_clk_ctrl116::GPSPI2_CLK_SRC_SEL_W","esp32p4::hp_sys_clkrst::peri_clk_ctrl116::GPSPI2_HS_CLK_DIV_NUM_W","esp32p4::hp_sys_clkrst::peri_clk_ctrl116::GPSPI2_MST_CLK_DIV_NUM_W","esp32p4::hp_sys_clkrst::peri_clk_ctrl116::GPSPI3_CLK_SRC_SEL_W","esp32p4::hp_sys_clkrst::peri_clk_ctrl117::GPSPI3_HS_CLK_DIV_NUM_W","esp32p4::hp_sys_clkrst::peri_clk_ctrl117::GPSPI3_MST_CLK_DIV_NUM_W","esp32p4::hp_sys_clkrst::peri_clk_ctrl117::PARLIO_RX_CLK_SRC_SEL_W","esp32p4::hp_sys_clkrst::peri_clk_ctrl117::PARLIO_RX_CLK_DIV_NUM_W","esp32p4::hp_sys_clkrst::peri_clk_ctrl118::PARLIO_RX_CLK_DIV_NUMERATOR_W","esp32p4::hp_sys_clkrst::peri_clk_ctrl118::PARLIO_RX_CLK_DIV_DENOMINATOR_W","esp32p4::hp_sys_clkrst::peri_clk_ctrl118::PARLIO_TX_CLK_SRC_SEL_W","esp32p4::hp_sys_clkrst::peri_clk_ctrl118::PARLIO_TX_CLK_DIV_NUM_W","esp32p4::hp_sys_clkrst::peri_clk_ctrl119::PARLIO_TX_CLK_DIV_NUMERATOR_W","esp32p4::hp_sys_clkrst::peri_clk_ctrl119::PARLIO_TX_CLK_DIV_DENOMINATOR_W","esp32p4::hp_sys_clkrst::peri_clk_ctrl119::I3C_MST_CLK_SRC_SEL_W","esp32p4::hp_sys_clkrst::peri_clk_ctrl119::I3C_MST_CLK_DIV_NUM_W","esp32p4::hp_sys_clkrst::peri_clk_ctrl119::CAM_CLK_SRC_SEL_W","esp32p4::hp_sys_clkrst::peri_clk_ctrl120::CAM_CLK_DIV_NUM_W","esp32p4::hp_sys_clkrst::peri_clk_ctrl120::CAM_CLK_DIV_NUMERATOR_W","esp32p4::hp_sys_clkrst::peri_clk_ctrl120::CAM_CLK_DIV_DENOMINATOR_W","esp32p4::hp_sys_clkrst::peri_clk_ctrl20::MCPWM0_CLK_SRC_SEL_W","esp32p4::hp_sys_clkrst::peri_clk_ctrl20::MCPWM0_CLK_DIV_NUM_W","esp32p4::hp_sys_clkrst::peri_clk_ctrl20::MCPWM1_CLK_SRC_SEL_W","esp32p4::hp_sys_clkrst::peri_clk_ctrl20::MCPWM1_CLK_DIV_NUM_W","esp32p4::hp_sys_clkrst::peri_clk_ctrl20::TIMERGRP0_T0_SRC_SEL_W","esp32p4::hp_sys_clkrst::peri_clk_ctrl20::TIMERGRP0_T1_SRC_SEL_W","esp32p4::hp_sys_clkrst::peri_clk_ctrl20::TIMERGRP0_WDT_SRC_SEL_W","esp32p4::hp_sys_clkrst::peri_clk_ctrl21::TIMERGRP0_TGRT_CLK_SRC_SEL_W","esp32p4::hp_sys_clkrst::peri_clk_ctrl21::TIMERGRP0_TGRT_CLK_DIV_NUM_W","esp32p4::hp_sys_clkrst::peri_clk_ctrl21::TIMERGRP1_T0_SRC_SEL_W","esp32p4::hp_sys_clkrst::peri_clk_ctrl21::TIMERGRP1_T1_SRC_SEL_W","esp32p4::hp_sys_clkrst::peri_clk_ctrl21::TIMERGRP1_WDT_SRC_SEL_W","esp32p4::hp_sys_clkrst::peri_clk_ctrl22::LEDC_CLK_SRC_SEL_W","esp32p4::hp_sys_clkrst::peri_clk_ctrl22::RMT_CLK_SRC_SEL_W","esp32p4::hp_sys_clkrst::peri_clk_ctrl22::RMT_CLK_DIV_NUM_W","esp32p4::hp_sys_clkrst::peri_clk_ctrl22::RMT_CLK_DIV_NUMERATOR_W","esp32p4::hp_sys_clkrst::peri_clk_ctrl22::RMT_CLK_DIV_DENOMINATOR_W","esp32p4::hp_sys_clkrst::peri_clk_ctrl22::ADC_CLK_SRC_SEL_W","esp32p4::hp_sys_clkrst::peri_clk_ctrl23::ADC_CLK_DIV_NUM_W","esp32p4::hp_sys_clkrst::peri_clk_ctrl23::ADC_CLK_DIV_NUMERATOR_W","esp32p4::hp_sys_clkrst::peri_clk_ctrl23::ADC_CLK_DIV_DENOMINATOR_W","esp32p4::hp_sys_clkrst::peri_clk_ctrl24::ADC_SAR1_CLK_DIV_NUM_W","esp32p4::hp_sys_clkrst::peri_clk_ctrl24::ADC_SAR2_CLK_DIV_NUM_W","esp32p4::hp_sys_clkrst::peri_clk_ctrl24::PVT_CLK_DIV_NUM_W","esp32p4::hp_sys_clkrst::peri_clk_ctrl25::PVT_PERI_GROUP_CLK_DIV_NUM_W","esp32p4::hp_sys_clkrst::peri_clk_ctrl25::CRYPTO_CLK_SRC_SEL_W","esp32p4::hp_sys_clkrst::peri_clk_ctrl25::ISP_CLK_SRC_SEL_W","esp32p4::hp_sys_clkrst::peri_clk_ctrl26::ISP_CLK_DIV_NUM_W","esp32p4::hp_sys_clkrst::peri_clk_ctrl26::IOMUX_CLK_DIV_NUM_W","esp32p4::hp_sys_clkrst::peri_clk_ctrl26::H264_CLK_DIV_NUM_W","esp32p4::hp_sys_clkrst::peri_clk_ctrl27::PADBIST_RX_CLK_DIV_NUM_W","esp32p4::hp_sys_clkrst::peri_clk_ctrl27::PADBIST_TX_CLK_DIV_NUM_W","esp32p4::hp_sys_clkrst::dpa_ctrl0::SEC_DPA_LEVEL_W","esp32p4::hp_sys_clkrst::hpwdt_core0_rst_ctrl0::HPCORE0_STALL_WAIT_NUM_W","esp32p4::hp_sys_clkrst::hpwdt_core0_rst_ctrl0::WDT_HPCORE0_RST_LEN_W","esp32p4::hp_sys_clkrst::hpwdt_core1_rst_ctrl0::HPCORE1_STALL_WAIT_NUM_W","esp32p4::hp_sys_clkrst::hpwdt_core1_rst_ctrl0::WDT_HPCORE1_RST_LEN_W","esp32p4::hp_sys_clkrst::dbg_clk_ctrl0::DBG_CH0_SEL_W","esp32p4::hp_sys_clkrst::dbg_clk_ctrl0::DBG_CH1_SEL_W","esp32p4::hp_sys_clkrst::dbg_clk_ctrl0::DBG_CH2_SEL_W","esp32p4::hp_sys_clkrst::dbg_clk_ctrl0::DBG_CH0_DIV_NUM_W","esp32p4::hp_sys_clkrst::dbg_clk_ctrl1::DBG_CH1_DIV_NUM_W","esp32p4::hp_sys_clkrst::dbg_clk_ctrl1::DBG_CH2_DIV_NUM_W","esp32p4::lp_huk::date::DATE_W","esp32p4::i2c0::scl_low_period::SCL_LOW_PERIOD_W","esp32p4::i2c0::to::TIME_OUT_VALUE_W","esp32p4::i2c0::slave_addr::SLAVE_ADDR_W","esp32p4::i2c0::fifo_conf::RXFIFO_WM_THRHD_W","esp32p4::i2c0::fifo_conf::TXFIFO_WM_THRHD_W","esp32p4::i2c0::sda_hold::TIME_W","esp32p4::i2c0::sda_sample::TIME_W","esp32p4::i2c0::scl_high_period::SCL_HIGH_PERIOD_W","esp32p4::i2c0::scl_high_period::SCL_WAIT_HIGH_PERIOD_W","esp32p4::i2c0::scl_start_hold::TIME_W","esp32p4::i2c0::scl_rstart_setup::TIME_W","esp32p4::i2c0::scl_stop_hold::TIME_W","esp32p4::i2c0::scl_stop_setup::TIME_W","esp32p4::i2c0::filter_cfg::SCL_FILTER_THRES_W","esp32p4::i2c0::filter_cfg::SDA_FILTER_THRES_W","esp32p4::i2c0::clk_conf::SCLK_DIV_NUM_W","esp32p4::i2c0::clk_conf::SCLK_DIV_A_W","esp32p4::i2c0::clk_conf::SCLK_DIV_B_W","esp32p4::i2c0::comd0::COMMAND0_W","esp32p4::i2c0::comd1::COMMAND1_W","esp32p4::i2c0::comd2::COMMAND2_W","esp32p4::i2c0::comd3::COMMAND3_W","esp32p4::i2c0::comd4::COMMAND4_W","esp32p4::i2c0::comd5::COMMAND5_W","esp32p4::i2c0::comd6::COMMAND6_W","esp32p4::i2c0::comd7::COMMAND7_W","esp32p4::i2c0::scl_st_time_out::SCL_ST_TO_I2C_W","esp32p4::i2c0::scl_main_st_time_out::SCL_MAIN_ST_TO_I2C_W","esp32p4::i2c0::scl_sp_conf::SCL_RST_SLV_NUM_W","esp32p4::i2c0::scl_stretch_conf::STRETCH_PROTECT_NUM_W","esp32p4::i2c0::date::DATE_W","esp32p4::i2s0::rx_conf::RX_STOP_MODE_W","esp32p4::i2s0::rx_conf::RX_PCM_CONF_W","esp32p4::i2s0::rx_conf::RX_BCK_DIV_NUM_W","esp32p4::i2s0::tx_conf::TX_PCM_CONF_W","esp32p4::i2s0::tx_conf::TX_BCK_DIV_NUM_W","esp32p4::i2s0::tx_conf::TX_CHAN_MOD_W","esp32p4::i2s0::rx_conf1::RX_TDM_WS_WIDTH_W","esp32p4::i2s0::rx_conf1::RX_BITS_MOD_W","esp32p4::i2s0::rx_conf1::RX_HALF_SAMPLE_BITS_W","esp32p4::i2s0::rx_conf1::RX_TDM_CHAN_BITS_W","esp32p4::i2s0::tx_conf1::TX_TDM_WS_WIDTH_W","esp32p4::i2s0::tx_conf1::TX_BITS_MOD_W","esp32p4::i2s0::tx_conf1::TX_HALF_SAMPLE_BITS_W","esp32p4::i2s0::tx_conf1::TX_TDM_CHAN_BITS_W","esp32p4::i2s0::tx_pcm2pdm_conf::TX_PDM_SINC_OSR2_W","esp32p4::i2s0::tx_pcm2pdm_conf::TX_PDM_PRESCALE_W","esp32p4::i2s0::tx_pcm2pdm_conf::TX_PDM_HP_IN_SHIFT_W","esp32p4::i2s0::tx_pcm2pdm_conf::TX_PDM_LP_IN_SHIFT_W","esp32p4::i2s0::tx_pcm2pdm_conf::TX_PDM_SINC_IN_SHIFT_W","esp32p4::i2s0::tx_pcm2pdm_conf::TX_PDM_SIGMADELTA_IN_SHIFT_W","esp32p4::i2s0::tx_pcm2pdm_conf1::TX_PDM_FP_W","esp32p4::i2s0::tx_pcm2pdm_conf1::TX_PDM_FS_W","esp32p4::i2s0::tx_pcm2pdm_conf1::TX_IIR_HP_MULT12_5_W","esp32p4::i2s0::tx_pcm2pdm_conf1::TX_IIR_HP_MULT12_0_W","esp32p4::i2s0::rx_pdm2pcm_conf::RX_PDM2PCM_AMPLIFY_NUM_W","esp32p4::i2s0::rx_pdm2pcm_conf::RX_IIR_HP_MULT12_5_W","esp32p4::i2s0::rx_pdm2pcm_conf::RX_IIR_HP_MULT12_0_W","esp32p4::i2s0::rx_tdm_ctrl::RX_TDM_TOT_CHAN_NUM_W","esp32p4::i2s0::tx_tdm_ctrl::TX_TDM_TOT_CHAN_NUM_W","esp32p4::i2s0::rx_timing::RX_SD_IN_DM_W","esp32p4::i2s0::rx_timing::RX_SD1_IN_DM_W","esp32p4::i2s0::rx_timing::RX_SD2_IN_DM_W","esp32p4::i2s0::rx_timing::RX_SD3_IN_DM_W","esp32p4::i2s0::rx_timing::RX_WS_OUT_DM_W","esp32p4::i2s0::rx_timing::RX_BCK_OUT_DM_W","esp32p4::i2s0::rx_timing::RX_WS_IN_DM_W","esp32p4::i2s0::rx_timing::RX_BCK_IN_DM_W","esp32p4::i2s0::tx_timing::TX_SD_OUT_DM_W","esp32p4::i2s0::tx_timing::TX_SD1_OUT_DM_W","esp32p4::i2s0::tx_timing::TX_WS_OUT_DM_W","esp32p4::i2s0::tx_timing::TX_BCK_OUT_DM_W","esp32p4::i2s0::tx_timing::TX_WS_IN_DM_W","esp32p4::i2s0::tx_timing::TX_BCK_IN_DM_W","esp32p4::i2s0::lc_hung_conf::LC_FIFO_TIMEOUT_W","esp32p4::i2s0::lc_hung_conf::LC_FIFO_TIMEOUT_SHIFT_W","esp32p4::i2s0::rxeof_num::RX_EOF_NUM_W","esp32p4::i2s0::conf_sigle_data::SINGLE_DATA_W","esp32p4::i2s0::etm_conf::ETM_TX_SEND_WORD_NUM_W","esp32p4::i2s0::etm_conf::ETM_RX_RECEIVE_WORD_NUM_W","esp32p4::i2s0::date::DATE_W","esp32p4::i3c_mst::buffer_thld_ctrl::REG_CMD_BUF_EMPTY_THLD_W","esp32p4::i3c_mst::buffer_thld_ctrl::REG_RESP_BUF_THLD_W","esp32p4::i3c_mst::buffer_thld_ctrl::REG_IBI_DATA_BUF_THLD_W","esp32p4::i3c_mst::buffer_thld_ctrl::REG_IBI_STATUS_BUF_THLD_W","esp32p4::i3c_mst::data_buffer_thld_ctrl::REG_TX_DATA_BUF_THLD_W","esp32p4::i3c_mst::data_buffer_thld_ctrl::REG_RX_DATA_BUF_THLD_W","esp32p4::i3c_mst::ibi_sir_req_payload::REG_SIR_REQ_PAYLOAD_W","esp32p4::i3c_mst::ibi_sir_req_reject::REG_SIR_REQ_REJECT_W","esp32p4::i3c_mst::device_table::REG_DCT_DAA_INIT_INDEX_W","esp32p4::i3c_mst::device_table::REG_DAT_DAA_INIT_INDEX_W","esp32p4::i3c_mst::time_out_value::REG_RESP_BUF_TO_VALUE_W","esp32p4::i3c_mst::time_out_value::REG_IBI_DATA_BUF_TO_VALUE_W","esp32p4::i3c_mst::time_out_value::REG_IBI_STATUS_BUF_TO_VALUE_W","esp32p4::i3c_mst::time_out_value::REG_RX_DATA_BUF_TO_VALUE_W","esp32p4::i3c_mst::scl_i3c_mst_od_time::REG_I3C_MST_OD_LOW_PERIOD_W","esp32p4::i3c_mst::scl_i3c_mst_od_time::REG_I3C_MST_OD_HIGH_PERIOD_W","esp32p4::i3c_mst::scl_i3c_mst_pp_time::REG_I3C_MST_PP_LOW_PERIOD_W","esp32p4::i3c_mst::scl_i3c_mst_pp_time::REG_I3C_MST_PP_HIGH_PERIOD_W","esp32p4::i3c_mst::scl_i2c_fm_time::REG_I2C_FM_LOW_PERIOD_W","esp32p4::i3c_mst::scl_i2c_fm_time::REG_I2C_FM_HIGH_PERIOD_W","esp32p4::i3c_mst::scl_i2c_fmp_time::REG_I2C_FMP_LOW_PERIOD_W","esp32p4::i3c_mst::scl_i2c_fmp_time::REG_I2C_FMP_HIGH_PERIOD_W","esp32p4::i3c_mst::scl_ext_low_time::REG_I3C_MST_EXT_LOW_PERIOD1_W","esp32p4::i3c_mst::scl_ext_low_time::REG_I3C_MST_EXT_LOW_PERIOD2_W","esp32p4::i3c_mst::scl_ext_low_time::REG_I3C_MST_EXT_LOW_PERIOD3_W","esp32p4::i3c_mst::scl_ext_low_time::REG_I3C_MST_EXT_LOW_PERIOD4_W","esp32p4::i3c_mst::sda_sample_time::REG_SDA_OD_SAMPLE_TIME_W","esp32p4::i3c_mst::sda_sample_time::REG_SDA_PP_SAMPLE_TIME_W","esp32p4::i3c_mst::sda_hold_time::REG_SDA_OD_TX_HOLD_TIME_W","esp32p4::i3c_mst::sda_hold_time::REG_SDA_PP_TX_HOLD_TIME_W","esp32p4::i3c_mst::scl_start_hold::REG_SCL_START_HOLD_TIME_W","esp32p4::i3c_mst::scl_start_hold::REG_START_DET_HOLD_TIME_W","esp32p4::i3c_mst::scl_rstart_setup::REG_SCL_RSTART_SETUP_TIME_W","esp32p4::i3c_mst::scl_stop_hold::REG_SCL_STOP_HOLD_TIME_W","esp32p4::i3c_mst::scl_stop_setup::REG_SCL_STOP_SETUP_TIME_W","esp32p4::i3c_mst::bus_free_time::REG_BUS_FREE_TIME_W","esp32p4::i3c_mst::scl_termn_t_ext_low_time::REG_I3C_MST_TERMN_T_EXT_LOW_TIME_W","esp32p4::i3c_mst::ver_id::REG_I3C_MST_VER_ID_W","esp32p4::i3c_mst::ver_type::REG_I3C_MST_VER_TYPE_W","esp32p4::i3c_mst::fpga_debug_probe::REG_I3C_MST_FPGA_DEBUG_PROBE_W","esp32p4::i3c_mst::rnd_eco_low::REG_RND_ECO_LOW_W","esp32p4::i3c_mst::rnd_eco_high::REG_RND_ECO_HIGH_W","esp32p4::i3c_mst_mem::command_buf_port::REG_COMMAND_W","esp32p4::i3c_mst_mem::tx_data_port::REG_TX_DATA_PORT_W","esp32p4::i3c_mst_mem::dev_addr_table1_loc::REG_DAT_DEV1_STATIC_ADDR_W","esp32p4::i3c_mst_mem::dev_addr_table1_loc::REG_DAT_DEV1_DYNAMIC_ADDR_W","esp32p4::i3c_mst_mem::dev_addr_table1_loc::REG_DAT_DEV1_NACK_RETRY_CNT_W","esp32p4::i3c_mst_mem::dev_addr_table2_loc::REG_DAT_DEV2_STATIC_ADDR_W","esp32p4::i3c_mst_mem::dev_addr_table2_loc::REG_DAT_DEV2_DYNAMIC_ADDR_W","esp32p4::i3c_mst_mem::dev_addr_table2_loc::REG_DAT_DEV2_NACK_RETRY_CNT_W","esp32p4::i3c_mst_mem::dev_addr_table3_loc::REG_DAT_DEV3_STATIC_ADDR_W","esp32p4::i3c_mst_mem::dev_addr_table3_loc::REG_DAT_DEV3_DYNAMIC_ADDR_W","esp32p4::i3c_mst_mem::dev_addr_table3_loc::REG_DAT_DEV3_NACK_RETRY_CNT_W","esp32p4::i3c_mst_mem::dev_addr_table4_loc::REG_DAT_DEV4_STATIC_ADDR_W","esp32p4::i3c_mst_mem::dev_addr_table4_loc::REG_DAT_DEV4_DYNAMIC_ADDR_W","esp32p4::i3c_mst_mem::dev_addr_table4_loc::REG_DAT_DEV4_NACK_RETRY_CNT_W","esp32p4::i3c_mst_mem::dev_addr_table5_loc::REG_DAT_DEV5_STATIC_ADDR_W","esp32p4::i3c_mst_mem::dev_addr_table5_loc::REG_DAT_DEV5_DYNAMIC_ADDR_W","esp32p4::i3c_mst_mem::dev_addr_table5_loc::REG_DAT_DEV5_NACK_RETRY_CNT_W","esp32p4::i3c_mst_mem::dev_addr_table6_loc::REG_DAT_DEV6_STATIC_ADDR_W","esp32p4::i3c_mst_mem::dev_addr_table6_loc::REG_DAT_DEV6_DYNAMIC_ADDR_W","esp32p4::i3c_mst_mem::dev_addr_table6_loc::REG_DAT_DEV6_NACK_RETRY_CNT_W","esp32p4::i3c_mst_mem::dev_addr_table7_loc::REG_DAT_DEV7_STATIC_ADDR_W","esp32p4::i3c_mst_mem::dev_addr_table7_loc::REG_DAT_DEV7_DYNAMIC_ADDR_W","esp32p4::i3c_mst_mem::dev_addr_table7_loc::REG_DAT_DEV7_NACK_RETRY_CNT_W","esp32p4::i3c_mst_mem::dev_addr_table8_loc::REG_DAT_DEV8_STATIC_ADDR_W","esp32p4::i3c_mst_mem::dev_addr_table8_loc::REG_DAT_DEV8_DYNAMIC_ADDR_W","esp32p4::i3c_mst_mem::dev_addr_table8_loc::REG_DAT_DEV8_NACK_RETRY_CNT_W","esp32p4::i3c_mst_mem::dev_addr_table9_loc::REG_DAT_DEV9_STATIC_ADDR_W","esp32p4::i3c_mst_mem::dev_addr_table9_loc::REG_DAT_DEV9_DYNAMIC_ADDR_W","esp32p4::i3c_mst_mem::dev_addr_table9_loc::REG_DAT_DEV9_NACK_RETRY_CNT_W","esp32p4::i3c_mst_mem::dev_addr_table10_loc::REG_DAT_DEV10_STATIC_ADDR_W","esp32p4::i3c_mst_mem::dev_addr_table10_loc::REG_DAT_DEV10_DYNAMIC_ADDR_W","esp32p4::i3c_mst_mem::dev_addr_table10_loc::REG_DAT_DEV10_NACK_RETRY_CNT_W","esp32p4::i3c_mst_mem::dev_addr_table11_loc::REG_DAT_DEV11_STATIC_ADDR_W","esp32p4::i3c_mst_mem::dev_addr_table11_loc::REG_DAT_DEV11_DYNAMIC_ADDR_W","esp32p4::i3c_mst_mem::dev_addr_table11_loc::REG_DAT_DEV11_NACK_RETRY_CNT_W","esp32p4::i3c_mst_mem::dev_addr_table12_loc::REG_DAT_DEV12_STATIC_ADDR_W","esp32p4::i3c_mst_mem::dev_addr_table12_loc::REG_DAT_DEV12_DYNAMIC_ADDR_W","esp32p4::i3c_mst_mem::dev_addr_table12_loc::REG_DAT_DEV12_NACK_RETRY_CNT_W","esp32p4::i3c_slv::config::BAMATCH_W","esp32p4::i3c_slv::config::SADDR_W","esp32p4::i3c_slv::ctrl::SLV_EVENT_W","esp32p4::i3c_slv::ctrl::MAPIDX_W","esp32p4::i3c_slv::ctrl::IBIDATA_W","esp32p4::i3c_slv::ctrl::PENDINT_W","esp32p4::i3c_slv::ctrl::ACTSTATE_W","esp32p4::i3c_slv::ctrl::VENDINFO_W","esp32p4::i3c_slv::datactrl::TXTRIG_W","esp32p4::i3c_slv::datactrl::RXTRIG_W","esp32p4::i3c_slv::wdatab::WDATAB_W","esp32p4::i3c_slv::wdatabe::WDATABE_W","esp32p4::i3c_slv::idpartno::PARTNO_W","esp32p4::i3c_slv::idext::IDEXT_W","esp32p4::i3c_slv::vendorid::VID_W","esp32p4::axi_icm::cmd::ICM_REG_AXI_CMD_W","esp32p4::axi_icm::cmd::ICM_REG_AXI_MASTER_PORT_W","esp32p4::axi_icm::data::ICM_REG_DATA_W","esp32p4::io_mux::date::DATE_W","esp32p4::io_mux::gpio::MCU_DRV_W","esp32p4::io_mux::gpio::FUN_DRV_W","esp32p4::io_mux::gpio::MCU_SEL_W","esp32p4::isp::ver_date::VER_DATA_W","esp32p4::isp::cntl::ISP_DATA_TYPE_W","esp32p4::isp::cntl::ISP_IN_SRC_W","esp32p4::isp::cntl::ISP_OUT_TYPE_W","esp32p4::isp::hsync_cnt::HSYNC_CNT_W","esp32p4::isp::frame_cfg::VADR_NUM_W","esp32p4::isp::frame_cfg::HADR_NUM_W","esp32p4::isp::frame_cfg::BAYER_MODE_W","esp32p4::isp::ccm_coef0::CCM_RR_W","esp32p4::isp::ccm_coef0::CCM_RG_W","esp32p4::isp::ccm_coef1::CCM_RB_W","esp32p4::isp::ccm_coef1::CCM_GR_W","esp32p4::isp::ccm_coef3::CCM_GG_W","esp32p4::isp::ccm_coef3::CCM_GB_W","esp32p4::isp::ccm_coef4::CCM_BR_W","esp32p4::isp::ccm_coef4::CCM_BG_W","esp32p4::isp::ccm_coef5::CCM_BB_W","esp32p4::isp::bf_matrix_ctrl::BF_TAIL_PIXEN_PULSE_TL_W","esp32p4::isp::bf_matrix_ctrl::BF_TAIL_PIXEN_PULSE_TH_W","esp32p4::isp::bf_matrix_ctrl::BF_PADDING_DATA_W","esp32p4::isp::bf_sigma::SIGMA_W","esp32p4::isp::bf_gau0::GAU_TEMPLATE21_W","esp32p4::isp::bf_gau0::GAU_TEMPLATE20_W","esp32p4::isp::bf_gau0::GAU_TEMPLATE12_W","esp32p4::isp::bf_gau0::GAU_TEMPLATE11_W","esp32p4::isp::bf_gau0::GAU_TEMPLATE10_W","esp32p4::isp::bf_gau0::GAU_TEMPLATE02_W","esp32p4::isp::bf_gau0::GAU_TEMPLATE01_W","esp32p4::isp::bf_gau0::GAU_TEMPLATE00_W","esp32p4::isp::bf_gau1::GAU_TEMPLATE22_W","esp32p4::isp::dpc_conf::DPC_THRESHOLD_L_W","esp32p4::isp::dpc_conf::DPC_THRESHOLD_H_W","esp32p4::isp::dpc_conf::DPC_FACTOR_DARK_W","esp32p4::isp::dpc_conf::DPC_FACTOR_BRIG_W","esp32p4::isp::dpc_matrix_ctrl::DPC_TAIL_PIXEN_PULSE_TL_W","esp32p4::isp::dpc_matrix_ctrl::DPC_TAIL_PIXEN_PULSE_TH_W","esp32p4::isp::dpc_matrix_ctrl::DPC_PADDING_DATA_W","esp32p4::isp::lut_cmd::LUT_ADDR_W","esp32p4::isp::lut_cmd::LUT_NUM_W","esp32p4::isp::lut_wdata::LUT_WDATA_W","esp32p4::isp::lsc_tablesize::LSC_XTABLESIZE_W","esp32p4::isp::demosaic_matrix_ctrl::DEMOSAIC_TAIL_PIXEN_PULSE_TL_W","esp32p4::isp::demosaic_matrix_ctrl::DEMOSAIC_TAIL_PIXEN_PULSE_TH_W","esp32p4::isp::demosaic_matrix_ctrl::DEMOSAIC_PADDING_DATA_W","esp32p4::isp::demosaic_grad_ratio::DEMOSAIC_GRAD_RATIO_W","esp32p4::isp::median_matrix_ctrl::MEDIAN_PADDING_DATA_W","esp32p4::isp::gamma_ry1::GAMMA_R_Y03_W","esp32p4::isp::gamma_ry1::GAMMA_R_Y02_W","esp32p4::isp::gamma_ry1::GAMMA_R_Y01_W","esp32p4::isp::gamma_ry1::GAMMA_R_Y00_W","esp32p4::isp::gamma_ry2::GAMMA_R_Y07_W","esp32p4::isp::gamma_ry2::GAMMA_R_Y06_W","esp32p4::isp::gamma_ry2::GAMMA_R_Y05_W","esp32p4::isp::gamma_ry2::GAMMA_R_Y04_W","esp32p4::isp::gamma_ry3::GAMMA_R_Y0B_W","esp32p4::isp::gamma_ry3::GAMMA_R_Y0A_W","esp32p4::isp::gamma_ry3::GAMMA_R_Y09_W","esp32p4::isp::gamma_ry3::GAMMA_R_Y08_W","esp32p4::isp::gamma_ry4::GAMMA_R_Y0F_W","esp32p4::isp::gamma_ry4::GAMMA_R_Y0E_W","esp32p4::isp::gamma_ry4::GAMMA_R_Y0D_W","esp32p4::isp::gamma_ry4::GAMMA_R_Y0C_W","esp32p4::isp::gamma_gy1::GAMMA_G_Y03_W","esp32p4::isp::gamma_gy1::GAMMA_G_Y02_W","esp32p4::isp::gamma_gy1::GAMMA_G_Y01_W","esp32p4::isp::gamma_gy1::GAMMA_G_Y00_W","esp32p4::isp::gamma_gy2::GAMMA_G_Y07_W","esp32p4::isp::gamma_gy2::GAMMA_G_Y06_W","esp32p4::isp::gamma_gy2::GAMMA_G_Y05_W","esp32p4::isp::gamma_gy2::GAMMA_G_Y04_W","esp32p4::isp::gamma_gy3::GAMMA_G_Y0B_W","esp32p4::isp::gamma_gy3::GAMMA_G_Y0A_W","esp32p4::isp::gamma_gy3::GAMMA_G_Y09_W","esp32p4::isp::gamma_gy3::GAMMA_G_Y08_W","esp32p4::isp::gamma_gy4::GAMMA_G_Y0F_W","esp32p4::isp::gamma_gy4::GAMMA_G_Y0E_W","esp32p4::isp::gamma_gy4::GAMMA_G_Y0D_W","esp32p4::isp::gamma_gy4::GAMMA_G_Y0C_W","esp32p4::isp::gamma_by1::GAMMA_B_Y03_W","esp32p4::isp::gamma_by1::GAMMA_B_Y02_W","esp32p4::isp::gamma_by1::GAMMA_B_Y01_W","esp32p4::isp::gamma_by1::GAMMA_B_Y00_W","esp32p4::isp::gamma_by2::GAMMA_B_Y07_W","esp32p4::isp::gamma_by2::GAMMA_B_Y06_W","esp32p4::isp::gamma_by2::GAMMA_B_Y05_W","esp32p4::isp::gamma_by2::GAMMA_B_Y04_W","esp32p4::isp::gamma_by3::GAMMA_B_Y0B_W","esp32p4::isp::gamma_by3::GAMMA_B_Y0A_W","esp32p4::isp::gamma_by3::GAMMA_B_Y09_W","esp32p4::isp::gamma_by3::GAMMA_B_Y08_W","esp32p4::isp::gamma_by4::GAMMA_B_Y0F_W","esp32p4::isp::gamma_by4::GAMMA_B_Y0E_W","esp32p4::isp::gamma_by4::GAMMA_B_Y0D_W","esp32p4::isp::gamma_by4::GAMMA_B_Y0C_W","esp32p4::isp::gamma_rx1::GAMMA_R_X07_W","esp32p4::isp::gamma_rx1::GAMMA_R_X06_W","esp32p4::isp::gamma_rx1::GAMMA_R_X05_W","esp32p4::isp::gamma_rx1::GAMMA_R_X04_W","esp32p4::isp::gamma_rx1::GAMMA_R_X03_W","esp32p4::isp::gamma_rx1::GAMMA_R_X02_W","esp32p4::isp::gamma_rx1::GAMMA_R_X01_W","esp32p4::isp::gamma_rx1::GAMMA_R_X00_W","esp32p4::isp::gamma_rx2::GAMMA_R_X0F_W","esp32p4::isp::gamma_rx2::GAMMA_R_X0E_W","esp32p4::isp::gamma_rx2::GAMMA_R_X0D_W","esp32p4::isp::gamma_rx2::GAMMA_R_X0C_W","esp32p4::isp::gamma_rx2::GAMMA_R_X0B_W","esp32p4::isp::gamma_rx2::GAMMA_R_X0A_W","esp32p4::isp::gamma_rx2::GAMMA_R_X09_W","esp32p4::isp::gamma_rx2::GAMMA_R_X08_W","esp32p4::isp::gamma_gx1::GAMMA_G_X07_W","esp32p4::isp::gamma_gx1::GAMMA_G_X06_W","esp32p4::isp::gamma_gx1::GAMMA_G_X05_W","esp32p4::isp::gamma_gx1::GAMMA_G_X04_W","esp32p4::isp::gamma_gx1::GAMMA_G_X03_W","esp32p4::isp::gamma_gx1::GAMMA_G_X02_W","esp32p4::isp::gamma_gx1::GAMMA_G_X01_W","esp32p4::isp::gamma_gx1::GAMMA_G_X00_W","esp32p4::isp::gamma_gx2::GAMMA_G_X0F_W","esp32p4::isp::gamma_gx2::GAMMA_G_X0E_W","esp32p4::isp::gamma_gx2::GAMMA_G_X0D_W","esp32p4::isp::gamma_gx2::GAMMA_G_X0C_W","esp32p4::isp::gamma_gx2::GAMMA_G_X0B_W","esp32p4::isp::gamma_gx2::GAMMA_G_X0A_W","esp32p4::isp::gamma_gx2::GAMMA_G_X09_W","esp32p4::isp::gamma_gx2::GAMMA_G_X08_W","esp32p4::isp::gamma_bx1::GAMMA_B_X07_W","esp32p4::isp::gamma_bx1::GAMMA_B_X06_W","esp32p4::isp::gamma_bx1::GAMMA_B_X05_W","esp32p4::isp::gamma_bx1::GAMMA_B_X04_W","esp32p4::isp::gamma_bx1::GAMMA_B_X03_W","esp32p4::isp::gamma_bx1::GAMMA_B_X02_W","esp32p4::isp::gamma_bx1::GAMMA_B_X01_W","esp32p4::isp::gamma_bx1::GAMMA_B_X00_W","esp32p4::isp::gamma_bx2::GAMMA_B_X0F_W","esp32p4::isp::gamma_bx2::GAMMA_B_X0E_W","esp32p4::isp::gamma_bx2::GAMMA_B_X0D_W","esp32p4::isp::gamma_bx2::GAMMA_B_X0C_W","esp32p4::isp::gamma_bx2::GAMMA_B_X0B_W","esp32p4::isp::gamma_bx2::GAMMA_B_X0A_W","esp32p4::isp::gamma_bx2::GAMMA_B_X09_W","esp32p4::isp::gamma_bx2::GAMMA_B_X08_W","esp32p4::isp::ae_monitor::TL_W","esp32p4::isp::ae_monitor::TH_W","esp32p4::isp::ae_monitor::PERIOD_W","esp32p4::isp::ae_bx::AE_X_BSIZE_W","esp32p4::isp::ae_bx::AE_X_START_W","esp32p4::isp::ae_by::AE_Y_BSIZE_W","esp32p4::isp::ae_by::AE_Y_START_W","esp32p4::isp::ae_winpixnum::AE_SUBWIN_PIXNUM_W","esp32p4::isp::ae_win_reciprocal::AE_SUBWIN_RECIP_W","esp32p4::isp::sharp_ctrl0::SHARP_THRESHOLD_LOW_W","esp32p4::isp::sharp_ctrl0::SHARP_THRESHOLD_HIGH_W","esp32p4::isp::sharp_ctrl0::SHARP_AMOUNT_LOW_W","esp32p4::isp::sharp_ctrl0::SHARP_AMOUNT_HIGH_W","esp32p4::isp::sharp_filter0::SHARP_FILTER_COE00_W","esp32p4::isp::sharp_filter0::SHARP_FILTER_COE01_W","esp32p4::isp::sharp_filter0::SHARP_FILTER_COE02_W","esp32p4::isp::sharp_filter1::SHARP_FILTER_COE10_W","esp32p4::isp::sharp_filter1::SHARP_FILTER_COE11_W","esp32p4::isp::sharp_filter1::SHARP_FILTER_COE12_W","esp32p4::isp::sharp_filter2::SHARP_FILTER_COE20_W","esp32p4::isp::sharp_filter2::SHARP_FILTER_COE21_W","esp32p4::isp::sharp_filter2::SHARP_FILTER_COE22_W","esp32p4::isp::sharp_matrix_ctrl::SHARP_TAIL_PIXEN_PULSE_TL_W","esp32p4::isp::sharp_matrix_ctrl::SHARP_TAIL_PIXEN_PULSE_TH_W","esp32p4::isp::sharp_matrix_ctrl::SHARP_PADDING_DATA_W","esp32p4::isp::dma_cntl::DMA_DATA_TYPE_W","esp32p4::isp::dma_cntl::DMA_BURST_LEN_W","esp32p4::isp::dma_cntl::DMA_INTERVAL_W","esp32p4::isp::dma_raw_data::DMA_RAW_NUM_TOTAL_W","esp32p4::isp::cam_conf::CAM_DATA_TYPE_W","esp32p4::isp::cam_conf::CAM_VSYNC_FILTER_THRES_W","esp32p4::isp::af_ctrl0::AF_ENV_THRESHOLD_W","esp32p4::isp::af_ctrl0::AF_ENV_PERIOD_W","esp32p4::isp::af_ctrl1::AF_THPIXNUM_W","esp32p4::isp::af_gen_th_ctrl::AF_GEN_THRESHOLD_MIN_W","esp32p4::isp::af_gen_th_ctrl::AF_GEN_THRESHOLD_MAX_W","esp32p4::isp::af_env_user_th_sum::AF_ENV_USER_THRESHOLD_SUM_W","esp32p4::isp::af_env_user_th_lum::AF_ENV_USER_THRESHOLD_LUM_W","esp32p4::isp::af_threshold::AF_THRESHOLD_W","esp32p4::isp::af_hscale_a::AF_RPOINT_A_W","esp32p4::isp::af_hscale_a::AF_LPOINT_A_W","esp32p4::isp::af_vscale_a::AF_BPOINT_A_W","esp32p4::isp::af_vscale_a::AF_TPOINT_A_W","esp32p4::isp::af_hscale_b::AF_RPOINT_B_W","esp32p4::isp::af_hscale_b::AF_LPOINT_B_W","esp32p4::isp::af_vscale_b::AF_BPOINT_B_W","esp32p4::isp::af_vscale_b::AF_TPOINT_B_W","esp32p4::isp::af_hscale_c::AF_RPOINT_C_W","esp32p4::isp::af_hscale_c::AF_LPOINT_C_W","esp32p4::isp::af_vscale_c::AF_BPOINT_C_W","esp32p4::isp::af_vscale_c::AF_TPOINT_C_W","esp32p4::isp::awb_mode::AWB_MODE_W","esp32p4::isp::awb_hscale::AWB_RPOINT_W","esp32p4::isp::awb_hscale::AWB_LPOINT_W","esp32p4::isp::awb_vscale::AWB_BPOINT_W","esp32p4::isp::awb_vscale::AWB_TPOINT_W","esp32p4::isp::awb_th_lum::AWB_MIN_LUM_W","esp32p4::isp::awb_th_lum::AWB_MAX_LUM_W","esp32p4::isp::awb_th_rg::AWB_MIN_RG_W","esp32p4::isp::awb_th_rg::AWB_MAX_RG_W","esp32p4::isp::awb_th_bg::AWB_MIN_BG_W","esp32p4::isp::awb_th_bg::AWB_MAX_BG_W","esp32p4::isp::color_ctrl::COLOR_SATURATION_W","esp32p4::isp::color_ctrl::COLOR_HUE_W","esp32p4::isp::color_ctrl::COLOR_CONTRAST_W","esp32p4::isp::color_ctrl::COLOR_BRIGHTNESS_W","esp32p4::isp::blc_value::BLC_R3_VALUE_W","esp32p4::isp::blc_value::BLC_R2_VALUE_W","esp32p4::isp::blc_value::BLC_R1_VALUE_W","esp32p4::isp::blc_value::BLC_R0_VALUE_W","esp32p4::isp::blc_ctrl1::BLC_WINDOW_TOP_W","esp32p4::isp::blc_ctrl1::BLC_WINDOW_LEFT_W","esp32p4::isp::blc_ctrl1::BLC_WINDOW_VNUM_W","esp32p4::isp::blc_ctrl1::BLC_WINDOW_HNUM_W","esp32p4::isp::blc_ctrl2::BLC_R3_TH_W","esp32p4::isp::blc_ctrl2::BLC_R2_TH_W","esp32p4::isp::blc_ctrl2::BLC_R1_TH_W","esp32p4::isp::blc_ctrl2::BLC_R0_TH_W","esp32p4::isp::hist_mode::HIST_MODE_W","esp32p4::isp::hist_coeff::B_W","esp32p4::isp::hist_coeff::G_W","esp32p4::isp::hist_coeff::R_W","esp32p4::isp::hist_offs::HIST_Y_OFFS_W","esp32p4::isp::hist_offs::HIST_X_OFFS_W","esp32p4::isp::hist_size::HIST_Y_SIZE_W","esp32p4::isp::hist_size::HIST_X_SIZE_W","esp32p4::isp::hist_seg0::HIST_SEG_3_4_W","esp32p4::isp::hist_seg0::HIST_SEG_2_3_W","esp32p4::isp::hist_seg0::HIST_SEG_1_2_W","esp32p4::isp::hist_seg0::HIST_SEG_0_1_W","esp32p4::isp::hist_seg1::HIST_SEG_7_8_W","esp32p4::isp::hist_seg1::HIST_SEG_6_7_W","esp32p4::isp::hist_seg1::HIST_SEG_5_6_W","esp32p4::isp::hist_seg1::HIST_SEG_4_5_W","esp32p4::isp::hist_seg2::HIST_SEG_11_12_W","esp32p4::isp::hist_seg2::HIST_SEG_10_11_W","esp32p4::isp::hist_seg2::HIST_SEG_9_10_W","esp32p4::isp::hist_seg2::HIST_SEG_8_9_W","esp32p4::isp::hist_seg3::HIST_SEG_14_15_W","esp32p4::isp::hist_seg3::HIST_SEG_13_14_W","esp32p4::isp::hist_seg3::HIST_SEG_12_13_W","esp32p4::isp::hist_weight0::HIST_WEIGHT_03_W","esp32p4::isp::hist_weight0::HIST_WEIGHT_02_W","esp32p4::isp::hist_weight0::HIST_WEIGHT_01_W","esp32p4::isp::hist_weight0::HIST_WEIGHT_00_W","esp32p4::isp::hist_weight1::HIST_WEIGHT_12_W","esp32p4::isp::hist_weight1::HIST_WEIGHT_11_W","esp32p4::isp::hist_weight1::HIST_WEIGHT_10_W","esp32p4::isp::hist_weight1::HIST_WEIGHT_04_W","esp32p4::isp::hist_weight2::HIST_WEIGHT_21_W","esp32p4::isp::hist_weight2::HIST_WEIGHT_20_W","esp32p4::isp::hist_weight2::HIST_WEIGHT_14_W","esp32p4::isp::hist_weight2::HIST_WEIGHT_13_W","esp32p4::isp::hist_weight3::HIST_WEIGHT_30_W","esp32p4::isp::hist_weight3::HIST_WEIGHT_24_W","esp32p4::isp::hist_weight3::HIST_WEIGHT_23_W","esp32p4::isp::hist_weight3::HIST_WEIGHT_22_W","esp32p4::isp::hist_weight4::HIST_WEIGHT_34_W","esp32p4::isp::hist_weight4::HIST_WEIGHT_33_W","esp32p4::isp::hist_weight4::HIST_WEIGHT_32_W","esp32p4::isp::hist_weight4::HIST_WEIGHT_31_W","esp32p4::isp::hist_weight5::HIST_WEIGHT_43_W","esp32p4::isp::hist_weight5::HIST_WEIGHT_42_W","esp32p4::isp::hist_weight5::HIST_WEIGHT_41_W","esp32p4::isp::hist_weight5::HIST_WEIGHT_40_W","esp32p4::isp::hist_weight6::HIST_WEIGHT_44_W","esp32p4::isp::mem_aux_ctrl_0::HEADER_MEM_AUX_CTRL_W","esp32p4::isp::mem_aux_ctrl_0::DPC_LUT_MEM_AUX_CTRL_W","esp32p4::isp::mem_aux_ctrl_1::LSC_LUT_R_GR_MEM_AUX_CTRL_W","esp32p4::isp::mem_aux_ctrl_1::LSC_LUT_GB_B_MEM_AUX_CTRL_W","esp32p4::isp::mem_aux_ctrl_2::BF_MATRIX_MEM_AUX_CTRL_W","esp32p4::isp::mem_aux_ctrl_2::DPC_MATRIX_MEM_AUX_CTRL_W","esp32p4::isp::mem_aux_ctrl_3::SHARP_MATRIX_Y_MEM_AUX_CTRL_W","esp32p4::isp::mem_aux_ctrl_3::DEMOSAIC_MATRIX_MEM_AUX_CTRL_W","esp32p4::isp::mem_aux_ctrl_4::SHARP_MATRIX_UV_MEM_AUX_CTRL_W","esp32p4::isp::rdn_eco_low::RDN_ECO_LOW_W","esp32p4::isp::rdn_eco_high::RDN_ECO_HIGH_W","esp32p4::jpeg::config::SAMPLE_SEL_W","esp32p4::jpeg::config::LQNR_TBL_SEL_W","esp32p4::jpeg::config::CQNR_TBL_SEL_W","esp32p4::jpeg::config::COLOR_SPACE_W","esp32p4::jpeg::config::JFIF_VER_W","esp32p4::jpeg::dqt_info::T0_DQT_INFO_W","esp32p4::jpeg::dqt_info::T1_DQT_INFO_W","esp32p4::jpeg::dqt_info::T2_DQT_INFO_W","esp32p4::jpeg::dqt_info::T3_DQT_INFO_W","esp32p4::jpeg::pic_size::VA_W","esp32p4::jpeg::pic_size::HA_W","esp32p4::jpeg::decode_conf::RESTART_INTERVAL_W","esp32p4::jpeg::decode_conf::COMPONENT_NUM_W","esp32p4::jpeg::decode_conf::SOS_CHECK_BYTE_NUM_W","esp32p4::jpeg::decode_conf::RST_CHECK_BYTE_NUM_W","esp32p4::jpeg::c0::DQT_TBL_SEL_W","esp32p4::jpeg::c0::Y_FACTOR_W","esp32p4::jpeg::c0::X_FACTOR_W","esp32p4::jpeg::c0::ID_W","esp32p4::jpeg::c1::DQT_TBL_SEL_W","esp32p4::jpeg::c1::Y_FACTOR_W","esp32p4::jpeg::c1::X_FACTOR_W","esp32p4::jpeg::c1::ID_W","esp32p4::jpeg::c2::DQT_TBL_SEL_W","esp32p4::jpeg::c2::Y_FACTOR_W","esp32p4::jpeg::c2::X_FACTOR_W","esp32p4::jpeg::c2::ID_W","esp32p4::jpeg::c3::DQT_TBL_SEL_W","esp32p4::jpeg::c3::Y_FACTOR_W","esp32p4::jpeg::c3::X_FACTOR_W","esp32p4::jpeg::c3::ID_W","esp32p4::jpeg::dht_info::DC0_DHT_ID_W","esp32p4::jpeg::dht_info::DC1_DHT_ID_W","esp32p4::jpeg::dht_info::AC0_DHT_ID_W","esp32p4::jpeg::dht_info::AC1_DHT_ID_W","esp32p4::jpeg::eco_low::RDN_ECO_LOW_W","esp32p4::jpeg::eco_high::RDN_ECO_HIGH_W","esp32p4::jpeg::version::JPEG_VER_W","esp32p4::lcd_cam::lcd_clock::LCD_CLKCNT_N_W","esp32p4::lcd_cam::lcd_clock::LCD_CLKM_DIV_NUM_W","esp32p4::lcd_cam::lcd_clock::LCD_CLKM_DIV_B_W","esp32p4::lcd_cam::lcd_clock::LCD_CLKM_DIV_A_W","esp32p4::lcd_cam::lcd_clock::LCD_CLK_SEL_W","esp32p4::lcd_cam::cam_ctrl::CAM_VSYNC_FILTER_THRES_W","esp32p4::lcd_cam::cam_ctrl::CAM_CLKM_DIV_NUM_W","esp32p4::lcd_cam::cam_ctrl::CAM_CLKM_DIV_B_W","esp32p4::lcd_cam::cam_ctrl::CAM_CLKM_DIV_A_W","esp32p4::lcd_cam::cam_ctrl::CAM_CLK_SEL_W","esp32p4::lcd_cam::cam_ctrl1::CAM_REC_DATA_BYTELEN_W","esp32p4::lcd_cam::cam_ctrl1::CAM_LINE_INT_NUM_W","esp32p4::lcd_cam::cam_rgb_yuv::CAM_CONV_YUV2YUV_MODE_W","esp32p4::lcd_cam::cam_rgb_yuv::CAM_CONV_YUV_MODE_W","esp32p4::lcd_cam::lcd_rgb_yuv::LCD_CONV_YUV2YUV_MODE_W","esp32p4::lcd_cam::lcd_rgb_yuv::LCD_CONV_YUV_MODE_W","esp32p4::lcd_cam::lcd_user::LCD_DOUT_CYCLELEN_W","esp32p4::lcd_cam::lcd_user::LCD_DOUT_BYTE_SWIZZLE_MODE_W","esp32p4::lcd_cam::lcd_user::LCD_BYTE_MODE_W","esp32p4::lcd_cam::lcd_user::LCD_DUMMY_CYCLELEN_W","esp32p4::lcd_cam::lcd_misc::LCD_WIRE_MODE_W","esp32p4::lcd_cam::lcd_misc::LCD_VFK_CYCLELEN_W","esp32p4::lcd_cam::lcd_misc::LCD_VBK_CYCLELEN_W","esp32p4::lcd_cam::lcd_ctrl::LCD_HB_FRONT_W","esp32p4::lcd_cam::lcd_ctrl::LCD_VA_HEIGHT_W","esp32p4::lcd_cam::lcd_ctrl::LCD_VT_HEIGHT_W","esp32p4::lcd_cam::lcd_ctrl1::LCD_VB_FRONT_W","esp32p4::lcd_cam::lcd_ctrl1::LCD_HA_WIDTH_W","esp32p4::lcd_cam::lcd_ctrl1::LCD_HT_WIDTH_W","esp32p4::lcd_cam::lcd_ctrl2::LCD_VSYNC_WIDTH_W","esp32p4::lcd_cam::lcd_ctrl2::LCD_HSYNC_WIDTH_W","esp32p4::lcd_cam::lcd_ctrl2::LCD_HSYNC_POSITION_W","esp32p4::lcd_cam::lcd_first_cmd_val::LCD_FIRST_CMD_VALUE_W","esp32p4::lcd_cam::lcd_latter_cmd_val::LCD_LATTER_CMD_VALUE_W","esp32p4::lcd_cam::lcd_dly_mode_cfg1::DOUT16_MODE_W","esp32p4::lcd_cam::lcd_dly_mode_cfg1::DOUT17_MODE_W","esp32p4::lcd_cam::lcd_dly_mode_cfg1::DOUT18_MODE_W","esp32p4::lcd_cam::lcd_dly_mode_cfg1::DOUT19_MODE_W","esp32p4::lcd_cam::lcd_dly_mode_cfg1::DOUT20_MODE_W","esp32p4::lcd_cam::lcd_dly_mode_cfg1::DOUT21_MODE_W","esp32p4::lcd_cam::lcd_dly_mode_cfg1::DOUT22_MODE_W","esp32p4::lcd_cam::lcd_dly_mode_cfg1::DOUT23_MODE_W","esp32p4::lcd_cam::lcd_dly_mode_cfg1::LCD_CD_MODE_W","esp32p4::lcd_cam::lcd_dly_mode_cfg1::LCD_DE_MODE_W","esp32p4::lcd_cam::lcd_dly_mode_cfg1::LCD_HSYNC_MODE_W","esp32p4::lcd_cam::lcd_dly_mode_cfg1::LCD_VSYNC_MODE_W","esp32p4::lcd_cam::lcd_dly_mode_cfg2::DOUT0_MODE_W","esp32p4::lcd_cam::lcd_dly_mode_cfg2::DOUT1_MODE_W","esp32p4::lcd_cam::lcd_dly_mode_cfg2::DOUT2_MODE_W","esp32p4::lcd_cam::lcd_dly_mode_cfg2::DOUT3_MODE_W","esp32p4::lcd_cam::lcd_dly_mode_cfg2::DOUT4_MODE_W","esp32p4::lcd_cam::lcd_dly_mode_cfg2::DOUT5_MODE_W","esp32p4::lcd_cam::lcd_dly_mode_cfg2::DOUT6_MODE_W","esp32p4::lcd_cam::lcd_dly_mode_cfg2::DOUT7_MODE_W","esp32p4::lcd_cam::lcd_dly_mode_cfg2::DOUT8_MODE_W","esp32p4::lcd_cam::lcd_dly_mode_cfg2::DOUT9_MODE_W","esp32p4::lcd_cam::lcd_dly_mode_cfg2::DOUT10_MODE_W","esp32p4::lcd_cam::lcd_dly_mode_cfg2::DOUT11_MODE_W","esp32p4::lcd_cam::lcd_dly_mode_cfg2::DOUT12_MODE_W","esp32p4::lcd_cam::lcd_dly_mode_cfg2::DOUT13_MODE_W","esp32p4::lcd_cam::lcd_dly_mode_cfg2::DOUT14_MODE_W","esp32p4::lcd_cam::lcd_dly_mode_cfg2::DOUT15_MODE_W","esp32p4::lcd_cam::lc_reg_date::LC_DATE_W","esp32p4::ledc::ch_conf0::TIMER_SEL_CH_W","esp32p4::ledc::ch_conf0::OVF_NUM_CH_W","esp32p4::ledc::ch_hpoint::HPOINT_CH_W","esp32p4::ledc::ch_duty::DUTY_CH_W","esp32p4::ledc::timer_conf::TIMER_DUTY_RES_W","esp32p4::ledc::timer_conf::CLK_DIV_TIMER_W","esp32p4::ledc::ch_gamma_conf::CH_GAMMA_ENTRY_NUM_W","esp32p4::ledc::timer_cmp::TIMER_CMP_W","esp32p4::ledc::conf::APB_CLK_SEL_W","esp32p4::ledc::date::LEDC_DATE_W","esp32p4::lp_peri::core_clk_sel::LP_I2S_TX_CLK_SEL_W","esp32p4::lp_peri::core_clk_sel::LP_I2S_RX_CLK_SEL_W","esp32p4::lp_peri::core_clk_sel::LP_I2C_CLK_SEL_W","esp32p4::lp_peri::core_clk_sel::LP_UART_CLK_SEL_W","esp32p4::lp_peri::adc_ctrl::LPADC_FUNC_DIV_NUM_W","esp32p4::lp_peri::adc_ctrl::LPADC_SAR2_DIV_NUM_W","esp32p4::lp_peri::adc_ctrl::LPADC_SAR1_DIV_NUM_W","esp32p4::lp_peri::lp_i2s_rxclk_div_num::LP_I2S_RX_CLKM_DIV_NUM_W","esp32p4::lp_peri::lp_i2s_rxclk_div_xyz::LP_I2S_RX_CLKM_DIV_Z_W","esp32p4::lp_peri::lp_i2s_rxclk_div_xyz::LP_I2S_RX_CLKM_DIV_Y_W","esp32p4::lp_peri::lp_i2s_rxclk_div_xyz::LP_I2S_RX_CLKM_DIV_X_W","esp32p4::lp_peri::lp_i2s_txclk_div_num::LP_I2S_TX_CLKM_DIV_NUM_W","esp32p4::lp_peri::lp_i2s_txclk_div_xyz::LP_I2S_TX_CLKM_DIV_Z_W","esp32p4::lp_peri::lp_i2s_txclk_div_xyz::LP_I2S_TX_CLKM_DIV_Y_W","esp32p4::lp_peri::lp_i2s_txclk_div_xyz::LP_I2S_TX_CLKM_DIV_X_W","esp32p4::lp_sys::lp_sys_ver_date::VER_DATE_W","esp32p4::lp_sys::sys_ctrl::DIG_FIB_W","esp32p4::lp_sys::sys_ctrl::LP_FIB_SEL_W","esp32p4::lp_sys::lp_core_boot_addr::LP_CPU_BOOT_ADDR_W","esp32p4::lp_sys::ext_wakeup1::SEL_W","esp32p4::lp_sys::boot_addr_hp_lp::BOOT_ADDR_HP_LP_W","esp32p4::lp_sys::lp_store0::LP_SCRATCH0_W","esp32p4::lp_sys::lp_store1::LP_SCRATCH1_W","esp32p4::lp_sys::lp_store2::LP_SCRATCH2_W","esp32p4::lp_sys::lp_store3::LP_SCRATCH3_W","esp32p4::lp_sys::lp_store4::LP_SCRATCH4_W","esp32p4::lp_sys::lp_store5::LP_SCRATCH5_W","esp32p4::lp_sys::lp_store6::LP_SCRATCH6_W","esp32p4::lp_sys::lp_store7::LP_SCRATCH7_W","esp32p4::lp_sys::lp_store8::LP_SCRATCH8_W","esp32p4::lp_sys::lp_store9::LP_SCRATCH9_W","esp32p4::lp_sys::lp_store10::LP_SCRATCH10_W","esp32p4::lp_sys::lp_store11::LP_SCRATCH11_W","esp32p4::lp_sys::lp_store12::LP_SCRATCH12_W","esp32p4::lp_sys::lp_store13::LP_SCRATCH13_W","esp32p4::lp_sys::lp_store14::LP_SCRATCH14_W","esp32p4::lp_sys::lp_store15::LP_SCRATCH15_W","esp32p4::lp_sys::lp_probea_ctrl::PROBE_A_MOD_SEL_W","esp32p4::lp_sys::lp_probea_ctrl::PROBE_A_TOP_SEL_W","esp32p4::lp_sys::lp_probea_ctrl::PROBE_L_SEL_W","esp32p4::lp_sys::lp_probea_ctrl::PROBE_H_SEL_W","esp32p4::lp_sys::lp_probeb_ctrl::PROBE_B_MOD_SEL_W","esp32p4::lp_sys::lp_probeb_ctrl::PROBE_B_TOP_SEL_W","esp32p4::lp_sys::ana_xpd_pad_group::ANA_REG_XPD_PAD_GROUP_W","esp32p4::lp_sys::lp_tcm_ram_rdn_eco_low::LP_TCM_RAM_RDN_ECO_LOW_W","esp32p4::lp_sys::lp_tcm_ram_rdn_eco_high::LP_TCM_RAM_RDN_ECO_HIGH_W","esp32p4::lp_sys::lp_tcm_rom_rdn_eco_low::LP_TCM_ROM_RDN_ECO_LOW_W","esp32p4::lp_sys::lp_tcm_rom_rdn_eco_high::LP_TCM_ROM_RDN_ECO_HIGH_W","esp32p4::lp_sys::lp_pmu_rdn_eco_low::PMU_RDN_ECO_LOW_W","esp32p4::lp_sys::lp_pmu_rdn_eco_high::PMU_RDN_ECO_HIGH_W","esp32p4::lp_sys::pad_comp0::DREF_COMP0_W","esp32p4::lp_sys::pad_comp1::DREF_COMP1_W","esp32p4::lp_sys::backup_dma_cfg0::BURST_LIMIT_AON_W","esp32p4::lp_sys::backup_dma_cfg0::READ_INTERVAL_AON_W","esp32p4::lp_sys::backup_dma_cfg0::LINK_BACKUP_TOUT_THRES_AON_W","esp32p4::lp_sys::backup_dma_cfg0::LINK_TOUT_THRES_AON_W","esp32p4::lp_sys::backup_dma_cfg2::LINK_ADDR_AON_W","esp32p4::lp_sys::boot_addr_hp_core1::BOOT_ADDR_HP_CORE1_W","esp32p4::lp_sys::hp_mem_aux_ctrl::HP_MEM_AUX_CTRL_W","esp32p4::lp_sys::lp_mem_aux_ctrl::LP_MEM_AUX_CTRL_W","esp32p4::lp_sys::hp_rom_aux_ctrl::HP_ROM_AUX_CTRL_W","esp32p4::lp_sys::lp_rom_aux_ctrl::LP_ROM_AUX_CTRL_W","esp32p4::lp_sys::hp_por_rst_bypass_ctrl::HP_PO_CNNT_RSTN_BYPASS_CTRL_W","esp32p4::lp_sys::hp_por_rst_bypass_ctrl::HP_PO_RSTN_BYPASS_CTRL_W","esp32p4::lp_sys::lp_core_ahb_timeout::THRES_W","esp32p4::lp_sys::lp_core_ahb_timeout::LP2HP_AHB_TIMEOUT_THRES_W","esp32p4::lp_sys::lp_core_ibus_timeout::THRES_W","esp32p4::lp_sys::lp_core_dbus_timeout::THRES_W","esp32p4::lp_sys::lp_core_err_resp_dis::LP_CORE_ERR_RESP_DIS_W","esp32p4::lp_sys::rng_cfg::RNG_TIMER_PSCALE_W","esp32p4::lp_ana_peri::lp_ana_bod_mode0_cntl::LP_ANA_BOD_MODE0_INTR_WAIT_W","esp32p4::lp_ana_peri::lp_ana_bod_mode0_cntl::LP_ANA_BOD_MODE0_RESET_WAIT_W","esp32p4::lp_ana_peri::lp_ana_vdd_source_cntl::LP_ANA_DETMODE_SEL_W","esp32p4::lp_ana_peri::lp_ana_vdd_source_cntl::LP_ANA_VBAT_EVENT_RECORD_CLR_W","esp32p4::lp_ana_peri::lp_ana_vdd_source_cntl::LP_ANA_BOD_SOURCE_ENA_W","esp32p4::lp_ana_peri::lp_ana_vddbat_bod_cntl::LP_ANA_VDDBAT_UPVOLTAGE_TARGET_W","esp32p4::lp_ana_peri::lp_ana_vddbat_bod_cntl::LP_ANA_VDDBAT_UNDERVOLTAGE_TARGET_W","esp32p4::lp_ana_peri::lp_ana_vddbat_charge_cntl::LP_ANA_VDDBAT_CHARGE_UPVOLTAGE_TARGET_W","esp32p4::lp_ana_peri::lp_ana_vddbat_charge_cntl::LP_ANA_VDDBAT_CHARGE_UNDERVOLTAGE_TARGET_W","esp32p4::lp_ana_peri::lp_ana_fib_enable::LP_ANA_ANA_FIB_ENA_W","esp32p4::lp_ana_peri::lp_ana_touch_approach_work_meas_num::LP_ANA_TOUCH_APPROACH_MEAS_NUM2_W","esp32p4::lp_ana_peri::lp_ana_touch_approach_work_meas_num::LP_ANA_TOUCH_APPROACH_MEAS_NUM1_W","esp32p4::lp_ana_peri::lp_ana_touch_approach_work_meas_num::LP_ANA_TOUCH_APPROACH_MEAS_NUM0_W","esp32p4::lp_ana_peri::lp_ana_touch_scan_ctrl1::LP_ANA_TOUCH_SCAN_PAD_MAP_W","esp32p4::lp_ana_peri::lp_ana_touch_scan_ctrl1::LP_ANA_TOUCH_XPD_WAIT_W","esp32p4::lp_ana_peri::lp_ana_touch_scan_ctrl2::LP_ANA_TOUCH_TIMEOUT_NUM_W","esp32p4::lp_ana_peri::lp_ana_touch_scan_ctrl2::LP_ANA_TOUCH_OUT_RING_W","esp32p4::lp_ana_peri::lp_ana_touch_scan_ctrl2::LP_ANA_FREQ_SCAN_CNT_LIMIT_W","esp32p4::lp_ana_peri::lp_ana_touch_work::LP_ANA_DIV_NUM2_W","esp32p4::lp_ana_peri::lp_ana_touch_work::LP_ANA_DIV_NUM1_W","esp32p4::lp_ana_peri::lp_ana_touch_work::LP_ANA_DIV_NUM0_W","esp32p4::lp_ana_peri::lp_ana_touch_work_meas_num::LP_ANA_TOUCH_MEAS_NUM2_W","esp32p4::lp_ana_peri::lp_ana_touch_work_meas_num::LP_ANA_TOUCH_MEAS_NUM1_W","esp32p4::lp_ana_peri::lp_ana_touch_work_meas_num::LP_ANA_TOUCH_MEAS_NUM0_W","esp32p4::lp_ana_peri::lp_ana_touch_filter1::LP_ANA_TOUCH_HYSTERESIS_W","esp32p4::lp_ana_peri::lp_ana_touch_filter1::LP_ANA_TOUCH_NEG_NOISE_THRES_W","esp32p4::lp_ana_peri::lp_ana_touch_filter1::LP_ANA_TOUCH_NOISE_THRES_W","esp32p4::lp_ana_peri::lp_ana_touch_filter1::LP_ANA_TOUCH_SMOOTH_LVL_W","esp32p4::lp_ana_peri::lp_ana_touch_filter1::LP_ANA_TOUCH_JITTER_STEP_W","esp32p4::lp_ana_peri::lp_ana_touch_filter1::LP_ANA_TOUCH_FILTER_MODE_W","esp32p4::lp_ana_peri::lp_ana_touch_filter1::LP_ANA_TOUCH_NEG_NOISE_LIMIT_W","esp32p4::lp_ana_peri::lp_ana_touch_filter1::LP_ANA_TOUCH_APPROACH_LIMIT_W","esp32p4::lp_ana_peri::lp_ana_touch_filter1::LP_ANA_TOUCH_DEBOUNCE_LIMIT_W","esp32p4::lp_ana_peri::lp_ana_touch_filter2::LP_ANA_TOUCH_OUTEN_W","esp32p4::lp_ana_peri::lp_ana_touch_filter3::LP_ANA_TOUCH_BASELINE_SW_W","esp32p4::lp_ana_peri::lp_ana_touch_slp0::LP_ANA_TOUCH_SLP_TH0_W","esp32p4::lp_ana_peri::lp_ana_touch_slp0::LP_ANA_TOUCH_SLP_PAD_W","esp32p4::lp_ana_peri::lp_ana_touch_slp1::LP_ANA_TOUCH_SLP_TH2_W","esp32p4::lp_ana_peri::lp_ana_touch_slp1::LP_ANA_TOUCH_SLP_TH1_W","esp32p4::lp_ana_peri::lp_ana_touch_clr::LP_ANA_TOUCH_CHANNEL_CLR_W","esp32p4::lp_ana_peri::lp_ana_touch_approach::PAD0_W","esp32p4::lp_ana_peri::lp_ana_touch_approach::PAD1_W","esp32p4::lp_ana_peri::lp_ana_touch_approach::PAD2_W","esp32p4::lp_ana_peri::lp_ana_touch_freq0_scan_para::LP_ANA_TOUCH_FREQ0_DCAP_LPF_W","esp32p4::lp_ana_peri::lp_ana_touch_freq0_scan_para::LP_ANA_TOUCH_FREQ0_DRES_LPF_W","esp32p4::lp_ana_peri::lp_ana_touch_freq0_scan_para::LP_ANA_TOUCH_FREQ0_DRV_LS_W","esp32p4::lp_ana_peri::lp_ana_touch_freq0_scan_para::LP_ANA_TOUCH_FREQ0_DRV_HS_W","esp32p4::lp_ana_peri::lp_ana_touch_freq0_scan_para::LP_ANA_TOUCH_FREQ0_DBIAS_W","esp32p4::lp_ana_peri::lp_ana_touch_freq1_scan_para::LP_ANA_TOUCH_FREQ1_DCAP_LPF_W","esp32p4::lp_ana_peri::lp_ana_touch_freq1_scan_para::LP_ANA_TOUCH_FREQ1_DRES_LPF_W","esp32p4::lp_ana_peri::lp_ana_touch_freq1_scan_para::LP_ANA_TOUCH_FREQ1_DRV_LS_W","esp32p4::lp_ana_peri::lp_ana_touch_freq1_scan_para::LP_ANA_TOUCH_FREQ1_DRV_HS_W","esp32p4::lp_ana_peri::lp_ana_touch_freq1_scan_para::LP_ANA_TOUCH_FREQ1_DBIAS_W","esp32p4::lp_ana_peri::lp_ana_touch_freq2_scan_para::LP_ANA_TOUCH_FREQ2_DCAP_LPF_W","esp32p4::lp_ana_peri::lp_ana_touch_freq2_scan_para::LP_ANA_TOUCH_FREQ2_DRES_LPF_W","esp32p4::lp_ana_peri::lp_ana_touch_freq2_scan_para::LP_ANA_TOUCH_FREQ2_DRV_LS_W","esp32p4::lp_ana_peri::lp_ana_touch_freq2_scan_para::LP_ANA_TOUCH_FREQ2_DRV_HS_W","esp32p4::lp_ana_peri::lp_ana_touch_freq2_scan_para::LP_ANA_TOUCH_FREQ2_DBIAS_W","esp32p4::lp_ana_peri::lp_ana_touch_ana_para::LP_ANA_TOUCH_TOUCH_BUF_DRV_W","esp32p4::lp_ana_peri::lp_ana_touch_ana_para::LP_ANA_TOUCH_TOUCH_DCAP_CAL_W","esp32p4::lp_ana_peri::lp_ana_touch_mux0::LP_ANA_TOUCH_DATA_SEL_W","esp32p4::lp_ana_peri::lp_ana_touch_mux0::LP_ANA_TOUCH_FREQ_SEL_W","esp32p4::lp_ana_peri::lp_ana_touch_mux0::LP_ANA_TOUCH_BUFSEL_W","esp32p4::lp_ana_peri::lp_ana_touch_mux1::LP_ANA_TOUCH_START_W","esp32p4::lp_ana_peri::lp_ana_touch_mux1::LP_ANA_TOUCH_XPD_W","esp32p4::lp_ana_peri::lp_ana_touch_pad0_th0::LP_ANA_TOUCH_PAD0_TH0_W","esp32p4::lp_ana_peri::lp_ana_touch_pad0_th1::LP_ANA_TOUCH_PAD0_TH1_W","esp32p4::lp_ana_peri::lp_ana_touch_pad0_th2::LP_ANA_TOUCH_PAD0_TH2_W","esp32p4::lp_ana_peri::lp_ana_touch_pad1_th0::LP_ANA_TOUCH_PAD1_TH0_W","esp32p4::lp_ana_peri::lp_ana_touch_pad1_th1::LP_ANA_TOUCH_PAD1_TH1_W","esp32p4::lp_ana_peri::lp_ana_touch_pad1_th2::LP_ANA_TOUCH_PAD1_TH2_W","esp32p4::lp_ana_peri::lp_ana_touch_pad2_th0::LP_ANA_TOUCH_PAD2_TH0_W","esp32p4::lp_ana_peri::lp_ana_touch_pad2_th1::LP_ANA_TOUCH_PAD2_TH1_W","esp32p4::lp_ana_peri::lp_ana_touch_pad2_th2::LP_ANA_TOUCH_PAD2_TH2_W","esp32p4::lp_ana_peri::lp_ana_touch_pad3_th0::LP_ANA_TOUCH_PAD3_TH0_W","esp32p4::lp_ana_peri::lp_ana_touch_pad3_th1::LP_ANA_TOUCH_PAD3_TH1_W","esp32p4::lp_ana_peri::lp_ana_touch_pad3_th2::LP_ANA_TOUCH_PAD3_TH2_W","esp32p4::lp_ana_peri::lp_ana_touch_pad4_th0::LP_ANA_TOUCH_PAD4_TH0_W","esp32p4::lp_ana_peri::lp_ana_touch_pad4_th1::LP_ANA_TOUCH_PAD4_TH1_W","esp32p4::lp_ana_peri::lp_ana_touch_pad4_th2::LP_ANA_TOUCH_PAD4_TH2_W","esp32p4::lp_ana_peri::lp_ana_touch_pad5_th0::LP_ANA_TOUCH_PAD5_TH0_W","esp32p4::lp_ana_peri::lp_ana_touch_pad5_th1::LP_ANA_TOUCH_PAD5_TH1_W","esp32p4::lp_ana_peri::lp_ana_touch_pad5_th2::LP_ANA_TOUCH_PAD5_TH2_W","esp32p4::lp_ana_peri::lp_ana_touch_pad6_th0::LP_ANA_TOUCH_PAD6_TH0_W","esp32p4::lp_ana_peri::lp_ana_touch_pad6_th1::LP_ANA_TOUCH_PAD6_TH1_W","esp32p4::lp_ana_peri::lp_ana_touch_pad6_th2::LP_ANA_TOUCH_PAD6_TH2_W","esp32p4::lp_ana_peri::lp_ana_touch_pad7_th0::LP_ANA_TOUCH_PAD7_TH0_W","esp32p4::lp_ana_peri::lp_ana_touch_pad7_th1::LP_ANA_TOUCH_PAD7_TH1_W","esp32p4::lp_ana_peri::lp_ana_touch_pad7_th2::LP_ANA_TOUCH_PAD7_TH2_W","esp32p4::lp_ana_peri::lp_ana_touch_pad8_th0::LP_ANA_TOUCH_PAD8_TH0_W","esp32p4::lp_ana_peri::lp_ana_touch_pad8_th1::LP_ANA_TOUCH_PAD8_TH1_W","esp32p4::lp_ana_peri::lp_ana_touch_pad8_th2::LP_ANA_TOUCH_PAD8_TH2_W","esp32p4::lp_ana_peri::lp_ana_touch_pad9_th0::LP_ANA_TOUCH_PAD9_TH0_W","esp32p4::lp_ana_peri::lp_ana_touch_pad9_th1::LP_ANA_TOUCH_PAD9_TH1_W","esp32p4::lp_ana_peri::lp_ana_touch_pad9_th2::LP_ANA_TOUCH_PAD9_TH2_W","esp32p4::lp_ana_peri::lp_ana_touch_pad10_th0::LP_ANA_TOUCH_PAD10_TH0_W","esp32p4::lp_ana_peri::lp_ana_touch_pad10_th1::LP_ANA_TOUCH_PAD10_TH1_W","esp32p4::lp_ana_peri::lp_ana_touch_pad10_th2::LP_ANA_TOUCH_PAD10_TH2_W","esp32p4::lp_ana_peri::lp_ana_touch_pad11_th0::LP_ANA_TOUCH_PAD11_TH0_W","esp32p4::lp_ana_peri::lp_ana_touch_pad11_th1::LP_ANA_TOUCH_PAD11_TH1_W","esp32p4::lp_ana_peri::lp_ana_touch_pad11_th2::LP_ANA_TOUCH_PAD11_TH2_W","esp32p4::lp_ana_peri::lp_ana_touch_pad12_th0::LP_ANA_TOUCH_PAD12_TH0_W","esp32p4::lp_ana_peri::lp_ana_touch_pad12_th1::LP_ANA_TOUCH_PAD12_TH1_W","esp32p4::lp_ana_peri::lp_ana_touch_pad12_th2::LP_ANA_TOUCH_PAD12_TH2_W","esp32p4::lp_ana_peri::lp_ana_touch_pad13_th0::LP_ANA_TOUCH_PAD13_TH0_W","esp32p4::lp_ana_peri::lp_ana_touch_pad13_th1::LP_ANA_TOUCH_PAD13_TH1_W","esp32p4::lp_ana_peri::lp_ana_touch_pad13_th2::LP_ANA_TOUCH_PAD13_TH2_W","esp32p4::lp_ana_peri::lp_ana_touch_pad14_th0::LP_ANA_TOUCH_PAD14_TH0_W","esp32p4::lp_ana_peri::lp_ana_touch_pad14_th1::LP_ANA_TOUCH_PAD14_TH1_W","esp32p4::lp_ana_peri::lp_ana_touch_pad14_th2::LP_ANA_TOUCH_PAD14_TH2_W","esp32p4::lp_ana_peri::lp_ana_date::LP_ANA_LP_ANA_DATE_W","esp32p4::lp_aon_clkrst::lp_aonclkrst_lp_clk_conf::LP_AONCLKRST_SLOW_CLK_SEL_W","esp32p4::lp_aon_clkrst::lp_aonclkrst_lp_clk_conf::LP_AONCLKRST_FAST_CLK_SEL_W","esp32p4::lp_aon_clkrst::lp_aonclkrst_lp_clk_conf::LP_AONCLKRST_LP_PERI_DIV_NUM_W","esp32p4::lp_aon_clkrst::lp_aonclkrst_hpcpu_reset_ctrl0::LP_AONCLKRST_LP_WDT_HPCORE0_RESET_LENGTH_W","esp32p4::lp_aon_clkrst::lp_aonclkrst_hpcpu_reset_ctrl0::LP_AONCLKRST_HPCORE0_STALL_WAIT_W","esp32p4::lp_aon_clkrst::lp_aonclkrst_hpcpu_reset_ctrl0::LP_AONCLKRST_LP_WDT_HPCORE1_RESET_LENGTH_W","esp32p4::lp_aon_clkrst::lp_aonclkrst_hpcpu_reset_ctrl0::LP_AONCLKRST_HPCORE1_STALL_WAIT_W","esp32p4::lp_aon_clkrst::lp_aonclkrst_hpcpu_reset_ctrl1::LP_AONCLKRST_HPCORE0_SW_STALL_CODE_W","esp32p4::lp_aon_clkrst::lp_aonclkrst_hpcpu_reset_ctrl1::LP_AONCLKRST_HPCORE1_SW_STALL_CODE_W","esp32p4::lp_aon_clkrst::lp_aonclkrst_fosc_cntl::LP_AONCLKRST_FOSC_DFREQ_W","esp32p4::lp_aon_clkrst::lp_aonclkrst_rc32k_cntl::LP_AONCLKRST_RC32K_DFREQ_W","esp32p4::lp_aon_clkrst::lp_aonclkrst_sosc_cntl::LP_AONCLKRST_SOSC_DFREQ_W","esp32p4::lp_aon_clkrst::lp_aonclkrst_xtal32k::LP_AONCLKRST_DRES_XTAL32K_W","esp32p4::lp_aon_clkrst::lp_aonclkrst_xtal32k::LP_AONCLKRST_DGM_XTAL32K_W","esp32p4::lp_aon_clkrst::lp_aonclkrst_xtal32k::LP_AONCLKRST_DAC_XTAL32K_W","esp32p4::lp_aon_clkrst::lp_aonclkrst_mux_hpsys_reset_bypass::LP_AONCLKRST_MUX_HPSYS_RESET_BYPASS_W","esp32p4::lp_aon_clkrst::lp_aonclkrst_hpsys_0_reset_bypass::LP_AONCLKRST_HPSYS_0_RESET_BYPASS_W","esp32p4::lp_aon_clkrst::lp_aonclkrst_hpsys_apm_reset_bypass::LP_AONCLKRST_HPSYS_APM_RESET_BYPASS_W","esp32p4::lp_aon_clkrst::lp_aonclkrst_hp_clk_ctrl::LP_AONCLKRST_HP_ROOT_CLK_SRC_SEL_W","esp32p4::lp_aon_clkrst::lp_aonclkrst_hp_usb_clkrst_ctrl0::LP_AONCLKRST_USB_48M_DIV_NUM_W","esp32p4::lp_aon_clkrst::lp_aonclkrst_hp_usb_clkrst_ctrl0::LP_AONCLKRST_USB_25M_DIV_NUM_W","esp32p4::lp_aon_clkrst::lp_aonclkrst_hp_usb_clkrst_ctrl0::LP_AONCLKRST_USB_12M_DIV_NUM_W","esp32p4::lp_aon_clkrst::lp_aonclkrst_hp_usb_clkrst_ctrl1::LP_AONCLKRST_USB_OTG20_PHYREF_CLK_SRC_SEL_W","esp32p4::lp_gpio::ver_date::REG_VER_DATE_W","esp32p4::lp_gpio::out::REG_GPIO_OUT_DATA_W","esp32p4::lp_gpio::out_w1ts::REG_GPIO_OUT_DATA_W1TS_W","esp32p4::lp_gpio::out_w1tc::REG_GPIO_OUT_DATA_W1TC_W","esp32p4::lp_gpio::enable::REG_GPIO_ENABLE_DATA_W","esp32p4::lp_gpio::enable_w1ts::REG_GPIO_ENABLE_DATA_W1TS_W","esp32p4::lp_gpio::enable_w1tc::REG_GPIO_ENABLE_DATA_W1TC_W","esp32p4::lp_gpio::status::REG_GPIO_STATUS_DATA_W","esp32p4::lp_gpio::status_w1ts::REG_GPIO_STATUS_DATA_W1TS_W","esp32p4::lp_gpio::status_w1tc::REG_GPIO_STATUS_DATA_W1TC_W","esp32p4::lp_gpio::pin0::REG_GPIO_PIN0_INT_TYPE_W","esp32p4::lp_gpio::pin1::REG_GPIO_PIN1_INT_TYPE_W","esp32p4::lp_gpio::pin2::REG_GPIO_PIN2_INT_TYPE_W","esp32p4::lp_gpio::pin3::REG_GPIO_PIN3_INT_TYPE_W","esp32p4::lp_gpio::pin4::REG_GPIO_PIN4_INT_TYPE_W","esp32p4::lp_gpio::pin5::REG_GPIO_PIN5_INT_TYPE_W","esp32p4::lp_gpio::pin6::REG_GPIO_PIN6_INT_TYPE_W","esp32p4::lp_gpio::pin7::REG_GPIO_PIN7_INT_TYPE_W","esp32p4::lp_gpio::pin8::REG_GPIO_PIN8_INT_TYPE_W","esp32p4::lp_gpio::pin9::REG_GPIO_PIN9_INT_TYPE_W","esp32p4::lp_gpio::pin10::REG_GPIO_PIN10_INT_TYPE_W","esp32p4::lp_gpio::pin11::REG_GPIO_PIN11_INT_TYPE_W","esp32p4::lp_gpio::pin12::REG_GPIO_PIN12_INT_TYPE_W","esp32p4::lp_gpio::pin13::REG_GPIO_PIN13_INT_TYPE_W","esp32p4::lp_gpio::pin14::REG_GPIO_PIN14_INT_TYPE_W","esp32p4::lp_gpio::pin15::REG_GPIO_PIN15_INT_TYPE_W","esp32p4::lp_gpio::func0_in_sel_cfg::REG_GPIO_FUNC0_IN_SEL_W","esp32p4::lp_gpio::func1_in_sel_cfg::REG_GPIO_FUNC1_IN_SEL_W","esp32p4::lp_gpio::func2_in_sel_cfg::REG_GPIO_FUNC2_IN_SEL_W","esp32p4::lp_gpio::func3_in_sel_cfg::REG_GPIO_FUNC3_IN_SEL_W","esp32p4::lp_gpio::func4_in_sel_cfg::REG_GPIO_FUNC4_IN_SEL_W","esp32p4::lp_gpio::func5_in_sel_cfg::REG_GPIO_FUNC5_IN_SEL_W","esp32p4::lp_gpio::func6_in_sel_cfg::REG_GPIO_FUNC6_IN_SEL_W","esp32p4::lp_gpio::func7_in_sel_cfg::REG_GPIO_FUNC7_IN_SEL_W","esp32p4::lp_gpio::func8_in_sel_cfg::REG_GPIO_FUNC8_IN_SEL_W","esp32p4::lp_gpio::func9_in_sel_cfg::REG_GPIO_FUNC9_IN_SEL_W","esp32p4::lp_gpio::func10_in_sel_cfg::REG_GPIO_FUNC10_IN_SEL_W","esp32p4::lp_gpio::func11_in_sel_cfg::REG_GPIO_FUNC11_IN_SEL_W","esp32p4::lp_gpio::func12_in_sel_cfg::REG_GPIO_FUNC12_IN_SEL_W","esp32p4::lp_gpio::func13_in_sel_cfg::REG_GPIO_FUNC13_IN_SEL_W","esp32p4::lp_gpio::func0_out_sel_cfg::REG_GPIO_FUNC0_OUT_SEL_W","esp32p4::lp_gpio::func1_out_sel_cfg::REG_GPIO_FUNC1_OUT_SEL_W","esp32p4::lp_gpio::func2_out_sel_cfg::REG_GPIO_FUNC2_OUT_SEL_W","esp32p4::lp_gpio::func3_out_sel_cfg::REG_GPIO_FUNC3_OUT_SEL_W","esp32p4::lp_gpio::func4_out_sel_cfg::REG_GPIO_FUNC4_OUT_SEL_W","esp32p4::lp_gpio::func5_out_sel_cfg::REG_GPIO_FUNC5_OUT_SEL_W","esp32p4::lp_gpio::func6_out_sel_cfg::REG_GPIO_FUNC6_OUT_SEL_W","esp32p4::lp_gpio::func7_out_sel_cfg::REG_GPIO_FUNC7_OUT_SEL_W","esp32p4::lp_gpio::func8_out_sel_cfg::REG_GPIO_FUNC8_OUT_SEL_W","esp32p4::lp_gpio::func9_out_sel_cfg::REG_GPIO_FUNC9_OUT_SEL_W","esp32p4::lp_gpio::func10_out_sel_cfg::REG_GPIO_FUNC10_OUT_SEL_W","esp32p4::lp_gpio::func11_out_sel_cfg::REG_GPIO_FUNC11_OUT_SEL_W","esp32p4::lp_gpio::func12_out_sel_cfg::REG_GPIO_FUNC12_OUT_SEL_W","esp32p4::lp_gpio::func13_out_sel_cfg::REG_GPIO_FUNC13_OUT_SEL_W","esp32p4::lp_gpio::func14_out_sel_cfg::REG_GPIO_FUNC14_OUT_SEL_W","esp32p4::lp_gpio::func15_out_sel_cfg::REG_GPIO_FUNC15_OUT_SEL_W","esp32p4::lp_i2c0::scl_low_period::SCL_LOW_PERIOD_W","esp32p4::lp_i2c0::to::TIME_OUT_VALUE_W","esp32p4::lp_i2c0::fifo_conf::RXFIFO_WM_THRHD_W","esp32p4::lp_i2c0::fifo_conf::TXFIFO_WM_THRHD_W","esp32p4::lp_i2c0::sda_hold::TIME_W","esp32p4::lp_i2c0::sda_sample::TIME_W","esp32p4::lp_i2c0::scl_high_period::SCL_HIGH_PERIOD_W","esp32p4::lp_i2c0::scl_high_period::SCL_WAIT_HIGH_PERIOD_W","esp32p4::lp_i2c0::scl_start_hold::TIME_W","esp32p4::lp_i2c0::scl_rstart_setup::TIME_W","esp32p4::lp_i2c0::scl_stop_hold::TIME_W","esp32p4::lp_i2c0::scl_stop_setup::TIME_W","esp32p4::lp_i2c0::filter_cfg::SCL_FILTER_THRES_W","esp32p4::lp_i2c0::filter_cfg::SDA_FILTER_THRES_W","esp32p4::lp_i2c0::clk_conf::SCLK_DIV_NUM_W","esp32p4::lp_i2c0::clk_conf::SCLK_DIV_A_W","esp32p4::lp_i2c0::clk_conf::SCLK_DIV_B_W","esp32p4::lp_i2c0::comd0::COMMAND0_W","esp32p4::lp_i2c0::comd1::COMMAND1_W","esp32p4::lp_i2c0::comd2::COMMAND2_W","esp32p4::lp_i2c0::comd3::COMMAND3_W","esp32p4::lp_i2c0::comd4::COMMAND4_W","esp32p4::lp_i2c0::comd5::COMMAND5_W","esp32p4::lp_i2c0::comd6::COMMAND6_W","esp32p4::lp_i2c0::comd7::COMMAND7_W","esp32p4::lp_i2c0::scl_st_time_out::SCL_ST_TO_I2C_W","esp32p4::lp_i2c0::scl_main_st_time_out::SCL_MAIN_ST_TO_I2C_W","esp32p4::lp_i2c0::scl_sp_conf::SCL_RST_SLV_NUM_W","esp32p4::lp_i2c0::date::DATE_W","esp32p4::lp_i2s0::rx_mem_conf::RX_MEM_THRESHOLD_W","esp32p4::lp_i2s0::rx_conf::RX_PCM_CONF_W","esp32p4::lp_i2s0::rx_conf::RX_STOP_MODE_W","esp32p4::lp_i2s0::rx_conf1::RX_TDM_WS_WIDTH_W","esp32p4::lp_i2s0::rx_conf1::RX_BCK_DIV_NUM_W","esp32p4::lp_i2s0::rx_conf1::RX_BITS_MOD_W","esp32p4::lp_i2s0::rx_conf1::RX_HALF_SAMPLE_BITS_W","esp32p4::lp_i2s0::rx_conf1::RX_TDM_CHAN_BITS_W","esp32p4::lp_i2s0::rx_tdm_ctrl::RX_TDM_TOT_CHAN_NUM_W","esp32p4::lp_i2s0::rx_timing::RX_SD_IN_DM_W","esp32p4::lp_i2s0::rx_timing::RX_WS_OUT_DM_W","esp32p4::lp_i2s0::rx_timing::RX_BCK_OUT_DM_W","esp32p4::lp_i2s0::rx_timing::RX_WS_IN_DM_W","esp32p4::lp_i2s0::rx_timing::RX_BCK_IN_DM_W","esp32p4::lp_i2s0::lc_hung_conf::LC_FIFO_TIMEOUT_W","esp32p4::lp_i2s0::lc_hung_conf::LC_FIFO_TIMEOUT_SHIFT_W","esp32p4::lp_i2s0::rxeof_num::RX_EOF_NUM_W","esp32p4::lp_i2s0::conf_sigle_data::SINGLE_DATA_W","esp32p4::lp_i2s0::rx_pdm_conf::RX_PDM2PCM_AMPLIFY_NUM_W","esp32p4::lp_i2s0::rx_pdm_conf::RX_IIR_HP_MULT12_5_W","esp32p4::lp_i2s0::rx_pdm_conf::RX_IIR_HP_MULT12_0_W","esp32p4::lp_i2s0::eco_low::RDN_ECO_LOW_W","esp32p4::lp_i2s0::eco_high::RDN_ECO_HIGH_W","esp32p4::lp_i2s0::vad_param0::PARAM_MIN_ENERGY_W","esp32p4::lp_i2s0::vad_param0::PARAM_INIT_FRAME_NUM_W","esp32p4::lp_i2s0::vad_param1::PARAM_MIN_SPEECH_COUNT_W","esp32p4::lp_i2s0::vad_param1::PARAM_MAX_SPEECH_COUNT_W","esp32p4::lp_i2s0::vad_param1::PARAM_HANGOVER_SPEECH_W","esp32p4::lp_i2s0::vad_param1::PARAM_HANGOVER_SILENT_W","esp32p4::lp_i2s0::vad_param1::PARAM_MAX_OFFSET_W","esp32p4::lp_i2s0::vad_param2::PARAM_NOISE_AMP_DOWN_W","esp32p4::lp_i2s0::vad_param2::PARAM_NOISE_AMP_UP_W","esp32p4::lp_i2s0::vad_param3::PARAM_NOISE_SPE_UP0_W","esp32p4::lp_i2s0::vad_param3::PARAM_NOISE_SPE_UP1_W","esp32p4::lp_i2s0::vad_param4::PARAM_NOISE_SPE_DOWN_W","esp32p4::lp_i2s0::vad_param4::PARAM_NOISE_MEAN_DOWN_W","esp32p4::lp_i2s0::vad_param5::PARAM_NOISE_MEAN_UP0_W","esp32p4::lp_i2s0::vad_param5::PARAM_NOISE_MEAN_UP1_W","esp32p4::lp_i2s0::vad_param6::PARAM_NOISE_STD_FS_THSL_W","esp32p4::lp_i2s0::vad_param6::PARAM_NOISE_STD_FS_THSH_W","esp32p4::lp_i2s0::vad_param7::PARAM_THRES_UPD_BASE_W","esp32p4::lp_i2s0::vad_param7::PARAM_THRES_UPD_VARY_W","esp32p4::lp_i2s0::vad_param8::PARAM_THRES_UPD_BDL_W","esp32p4::lp_i2s0::vad_param8::PARAM_THRES_UPD_BDH_W","esp32p4::lp_i2s0::vad_param8::PARAM_FEATURE_BURST_W","esp32p4::lp_i2s0::date::DATE_W","esp32p4::lp_io_mux::ver_date::REG_VER_DATE_W","esp32p4::lp_io_mux::pad0::REG_PAD0_DRV_W","esp32p4::lp_io_mux::pad0::REG_PAD0_FUN_SEL_W","esp32p4::lp_io_mux::pad1::REG_PAD1_DRV_W","esp32p4::lp_io_mux::pad1::REG_PAD1_FUN_SEL_W","esp32p4::lp_io_mux::pad2::REG_PAD2_DRV_W","esp32p4::lp_io_mux::pad2::REG_PAD2_FUN_SEL_W","esp32p4::lp_io_mux::pad3::REG_PAD3_DRV_W","esp32p4::lp_io_mux::pad3::REG_PAD3_FUN_SEL_W","esp32p4::lp_io_mux::pad4::REG_PAD4_DRV_W","esp32p4::lp_io_mux::pad4::REG_PAD4_FUN_SEL_W","esp32p4::lp_io_mux::pad5::REG_PAD5_DRV_W","esp32p4::lp_io_mux::pad5::REG_PAD5_FUN_SEL_W","esp32p4::lp_io_mux::pad6::REG_PAD6_DRV_W","esp32p4::lp_io_mux::pad6::REG_PAD6_FUN_SEL_W","esp32p4::lp_io_mux::pad7::REG_PAD7_DRV_W","esp32p4::lp_io_mux::pad7::REG_PAD7_FUN_SEL_W","esp32p4::lp_io_mux::pad8::REG_PAD8_DRV_W","esp32p4::lp_io_mux::pad8::REG_PAD8_FUN_SEL_W","esp32p4::lp_io_mux::pad9::REG_PAD9_DRV_W","esp32p4::lp_io_mux::pad9::REG_PAD9_FUN_SEL_W","esp32p4::lp_io_mux::pad10::REG_PAD10_DRV_W","esp32p4::lp_io_mux::pad10::REG_PAD10_FUN_SEL_W","esp32p4::lp_io_mux::pad11::REG_PAD11_DRV_W","esp32p4::lp_io_mux::pad11::REG_PAD11_FUN_SEL_W","esp32p4::lp_io_mux::pad120::REG_PAD12_DRV_W","esp32p4::lp_io_mux::pad120::REG_PAD12_FUN_SEL_W","esp32p4::lp_io_mux::pad13::REG_PAD13_DRV_W","esp32p4::lp_io_mux::pad13::REG_PAD13_FUN_SEL_W","esp32p4::lp_io_mux::pad14::REG_PAD14_DRV_W","esp32p4::lp_io_mux::pad14::REG_PAD14_FUN_SEL_W","esp32p4::lp_io_mux::pad15::REG_PAD15_DRV_W","esp32p4::lp_io_mux::pad15::REG_PAD15_FUN_SEL_W","esp32p4::lp_io_mux::ext_wakeup0_sel::REG_XTL_EXT_CTR_SEL_W","esp32p4::lp_io_mux::ext_wakeup0_sel::REG_EXT_WAKEUP0_SEL_W","esp32p4::lp_io_mux::lp_pad_hold::REG_LP_GPIO_HOLD_W","esp32p4::lp_io_mux::lp_pad_hys::REG_LP_GPIO_HYS_W","esp32p4::lp_uart::clkdiv_sync::CLKDIV_W","esp32p4::lp_uart::clkdiv_sync::CLKDIV_FRAG_W","esp32p4::lp_uart::rx_filt::GLITCH_FILT_W","esp32p4::lp_uart::conf0_sync::BIT_NUM_W","esp32p4::lp_uart::conf0_sync::STOP_BIT_NUM_W","esp32p4::lp_uart::conf1::RXFIFO_FULL_THRHD_W","esp32p4::lp_uart::conf1::TXFIFO_EMPTY_THRHD_W","esp32p4::lp_uart::hwfc_conf_sync::RX_FLOW_THRHD_W","esp32p4::lp_uart::sleep_conf0::WK_CHAR1_W","esp32p4::lp_uart::sleep_conf0::WK_CHAR2_W","esp32p4::lp_uart::sleep_conf0::WK_CHAR3_W","esp32p4::lp_uart::sleep_conf0::WK_CHAR4_W","esp32p4::lp_uart::sleep_conf1::WK_CHAR0_W","esp32p4::lp_uart::sleep_conf2::ACTIVE_THRESHOLD_W","esp32p4::lp_uart::sleep_conf2::RX_WAKE_UP_THRHD_W","esp32p4::lp_uart::sleep_conf2::WK_CHAR_NUM_W","esp32p4::lp_uart::sleep_conf2::WK_CHAR_MASK_W","esp32p4::lp_uart::sleep_conf2::WK_MODE_SEL_W","esp32p4::lp_uart::swfc_conf0_sync::XON_CHAR_W","esp32p4::lp_uart::swfc_conf0_sync::XOFF_CHAR_W","esp32p4::lp_uart::swfc_conf1::XON_THRESHOLD_W","esp32p4::lp_uart::swfc_conf1::XOFF_THRESHOLD_W","esp32p4::lp_uart::txbrk_conf_sync::TX_BRK_NUM_W","esp32p4::lp_uart::idle_conf_sync::RX_IDLE_THRHD_W","esp32p4::lp_uart::idle_conf_sync::TX_IDLE_NUM_W","esp32p4::lp_uart::at_cmd_precnt_sync::PRE_IDLE_NUM_W","esp32p4::lp_uart::at_cmd_postcnt_sync::POST_IDLE_NUM_W","esp32p4::lp_uart::at_cmd_gaptout_sync::RX_GAP_TOUT_W","esp32p4::lp_uart::at_cmd_char_sync::AT_CMD_CHAR_W","esp32p4::lp_uart::at_cmd_char_sync::CHAR_NUM_W","esp32p4::lp_uart::tout_conf_sync::RX_TOUT_THRHD_W","esp32p4::lp_uart::date::DATE_W","esp32p4::lp_uart::id::ID_W","esp32p4::mcpwm0::clk_cfg::CLK_PRESCALE_W","esp32p4::mcpwm0::timer_cfg0::TIMER_PRESCALE_W","esp32p4::mcpwm0::timer_cfg0::TIMER_PERIOD_W","esp32p4::mcpwm0::timer_cfg0::TIMER_PERIOD_UPMETHOD_W","esp32p4::mcpwm0::timer_cfg1::TIMER_START_W","esp32p4::mcpwm0::timer_cfg1::TIMER_MOD_W","esp32p4::mcpwm0::timer_sync::TIMER_SYNCO_SEL_W","esp32p4::mcpwm0::timer_sync::TIMER_PHASE_W","esp32p4::mcpwm0::timer_synci_cfg::TIMER0_SYNCISEL_W","esp32p4::mcpwm0::timer_synci_cfg::TIMER1_SYNCISEL_W","esp32p4::mcpwm0::timer_synci_cfg::TIMER2_SYNCISEL_W","esp32p4::mcpwm0::operator_timersel::OPERATOR0_TIMERSEL_W","esp32p4::mcpwm0::operator_timersel::OPERATOR1_TIMERSEL_W","esp32p4::mcpwm0::operator_timersel::OPERATOR2_TIMERSEL_W","esp32p4::mcpwm0::gen_stmp_cfg::CMPR_A_UPMETHOD_W","esp32p4::mcpwm0::gen_stmp_cfg::CMPR_B_UPMETHOD_W","esp32p4::mcpwm0::gen_tstmp_a::CMPR_A_W","esp32p4::mcpwm0::gen_tstmp_b::CMPR_B_W","esp32p4::mcpwm0::gen_cfg0::GEN_CFG_UPMETHOD_W","esp32p4::mcpwm0::gen_cfg0::GEN_T0_SEL_W","esp32p4::mcpwm0::gen_cfg0::GEN_T1_SEL_W","esp32p4::mcpwm0::gen_force::GEN_CNTUFORCE_UPMETHOD_W","esp32p4::mcpwm0::gen_force::GEN_A_CNTUFORCE_MODE_W","esp32p4::mcpwm0::gen_force::GEN_B_CNTUFORCE_MODE_W","esp32p4::mcpwm0::gen_force::GEN_A_NCIFORCE_MODE_W","esp32p4::mcpwm0::gen_force::GEN_B_NCIFORCE_MODE_W","esp32p4::mcpwm0::gen_a::UTEZ_W","esp32p4::mcpwm0::gen_a::UTEP_W","esp32p4::mcpwm0::gen_a::UTEA_W","esp32p4::mcpwm0::gen_a::UTEB_W","esp32p4::mcpwm0::gen_a::UT0_W","esp32p4::mcpwm0::gen_a::UT1_W","esp32p4::mcpwm0::gen_a::DTEZ_W","esp32p4::mcpwm0::gen_a::DTEP_W","esp32p4::mcpwm0::gen_a::DTEA_W","esp32p4::mcpwm0::gen_a::DTEB_W","esp32p4::mcpwm0::gen_a::DT0_W","esp32p4::mcpwm0::gen_a::DT1_W","esp32p4::mcpwm0::gen_b::UTEZ_W","esp32p4::mcpwm0::gen_b::UTEP_W","esp32p4::mcpwm0::gen_b::UTEA_W","esp32p4::mcpwm0::gen_b::UTEB_W","esp32p4::mcpwm0::gen_b::UT0_W","esp32p4::mcpwm0::gen_b::UT1_W","esp32p4::mcpwm0::gen_b::DTEZ_W","esp32p4::mcpwm0::gen_b::DTEP_W","esp32p4::mcpwm0::gen_b::DTEA_W","esp32p4::mcpwm0::gen_b::DTEB_W","esp32p4::mcpwm0::gen_b::DT0_W","esp32p4::mcpwm0::gen_b::DT1_W","esp32p4::mcpwm0::dt_cfg::DB_FED_UPMETHOD_W","esp32p4::mcpwm0::dt_cfg::DB_RED_UPMETHOD_W","esp32p4::mcpwm0::dt_fed_cfg::DB_FED_W","esp32p4::mcpwm0::dt_red_cfg::DB_RED_W","esp32p4::mcpwm0::carrier_cfg::CHOPPER_PRESCALE_W","esp32p4::mcpwm0::carrier_cfg::CHOPPER_DUTY_W","esp32p4::mcpwm0::carrier_cfg::CHOPPER_OSHTWTH_W","esp32p4::mcpwm0::fh_cfg0::TZ_A_CBC_D_W","esp32p4::mcpwm0::fh_cfg0::TZ_A_CBC_U_W","esp32p4::mcpwm0::fh_cfg0::TZ_A_OST_D_W","esp32p4::mcpwm0::fh_cfg0::TZ_A_OST_U_W","esp32p4::mcpwm0::fh_cfg0::TZ_B_CBC_D_W","esp32p4::mcpwm0::fh_cfg0::TZ_B_CBC_U_W","esp32p4::mcpwm0::fh_cfg0::TZ_B_OST_D_W","esp32p4::mcpwm0::fh_cfg0::TZ_B_OST_U_W","esp32p4::mcpwm0::fh_cfg1::TZ_CBCPULSE_W","esp32p4::mcpwm0::cap_timer_cfg::CAP_SYNCI_SEL_W","esp32p4::mcpwm0::cap_timer_phase::CAP_PHASE_W","esp32p4::mcpwm0::cap_ch_cfg::CAP_MODE_W","esp32p4::mcpwm0::cap_ch_cfg::CAP_PRESCALE_W","esp32p4::mcpwm0::op_tstmp_e1::OP_TSTMP_E1_W","esp32p4::mcpwm0::op_tstmp_e2::OP_TSTMP_E2_W","esp32p4::mcpwm0::version::DATE_W","esp32p4::parl_io::rx_mode_cfg::RX_EXT_EN_SEL_W","esp32p4::parl_io::rx_mode_cfg::RX_PULSE_SUBMODE_SEL_W","esp32p4::parl_io::rx_mode_cfg::RX_SMP_MODE_SEL_W","esp32p4::parl_io::rx_data_cfg::RX_BITLEN_W","esp32p4::parl_io::rx_data_cfg::RX_BUS_WID_SEL_W","esp32p4::parl_io::rx_genrl_cfg::RX_TIMEOUT_THRES_W","esp32p4::parl_io::tx_data_cfg::TX_BITLEN_W","esp32p4::parl_io::tx_data_cfg::TX_BUS_WID_SEL_W","esp32p4::parl_io::tx_genrl_cfg::TX_IDLE_VALUE_W","esp32p4::parl_io::version::DATE_W","esp32p4::pau::regdma_conf::LINK_SEL_W","esp32p4::pau::regdma_link_0_addr::LINK_ADDR_0_W","esp32p4::pau::regdma_link_1_addr::LINK_ADDR_1_W","esp32p4::pau::regdma_link_2_addr::LINK_ADDR_2_W","esp32p4::pau::regdma_link_3_addr::LINK_ADDR_3_W","esp32p4::pau::regdma_link_mac_addr::LINK_ADDR_MAC_W","esp32p4::pau::regdma_bkp_conf::READ_INTERVAL_W","esp32p4::pau::regdma_bkp_conf::LINK_TOUT_THRES_W","esp32p4::pau::regdma_bkp_conf::BURST_LIMIT_W","esp32p4::pau::regdma_bkp_conf::BACKUP_TOUT_THRES_W","esp32p4::pau::date::DATE_W","esp32p4::pcnt::u_conf0::FILTER_THRES_U_W","esp32p4::pcnt::u_conf0::CH0_NEG_MODE_U_W","esp32p4::pcnt::u_conf0::CH0_POS_MODE_U_W","esp32p4::pcnt::u_conf0::CH0_HCTRL_MODE_U_W","esp32p4::pcnt::u_conf0::CH0_LCTRL_MODE_U_W","esp32p4::pcnt::u_conf0::CH1_NEG_MODE_U_W","esp32p4::pcnt::u_conf0::CH1_POS_MODE_U_W","esp32p4::pcnt::u_conf0::CH1_HCTRL_MODE_U_W","esp32p4::pcnt::u_conf0::CH1_LCTRL_MODE_U_W","esp32p4::pcnt::u_conf1::CNT_THRES0_U_W","esp32p4::pcnt::u_conf1::CNT_THRES1_U_W","esp32p4::pcnt::u_conf2::CNT_H_LIM_U_W","esp32p4::pcnt::u_conf2::CNT_L_LIM_U_W","esp32p4::pcnt::u3_change_conf::CNT_STEP_U3_W","esp32p4::pcnt::u3_change_conf::CNT_STEP_LIM_U3_W","esp32p4::pcnt::u2_change_conf::CNT_STEP_U2_W","esp32p4::pcnt::u2_change_conf::CNT_STEP_LIM_U2_W","esp32p4::pcnt::u1_change_conf::CNT_STEP_U1_W","esp32p4::pcnt::u1_change_conf::CNT_STEP_LIM_U1_W","esp32p4::pcnt::u0_change_conf::CNT_STEP_U0_W","esp32p4::pcnt::u0_change_conf::CNT_STEP_LIM_U0_W","esp32p4::pcnt::date::DATE_W","esp32p4::pmu::hp_active_icg_hp_func::HP_ACTIVE_DIG_ICG_FUNC_EN_W","esp32p4::pmu::hp_active_icg_hp_apb::HP_ACTIVE_DIG_ICG_APB_EN_W","esp32p4::pmu::hp_active_icg_modem::HP_ACTIVE_DIG_ICG_MODEM_CODE_W","esp32p4::pmu::hp_active_hp_ck_power::HP_ACTIVE_XPD_PLL_I2C_W","esp32p4::pmu::hp_active_hp_ck_power::HP_ACTIVE_XPD_PLL_W","esp32p4::pmu::hp_active_bias::HP_ACTIVE_DCM_VSET_W","esp32p4::pmu::hp_active_bias::HP_ACTIVE_DCM_MODE_W","esp32p4::pmu::hp_active_bias::HP_ACTIVE_DBG_ATTEN_W","esp32p4::pmu::hp_active_backup::HP_SLEEP2ACTIVE_BACKUP_MODEM_CLK_CODE_W","esp32p4::pmu::hp_active_backup::HP_MODEM2ACTIVE_BACKUP_MODEM_CLK_CODE_W","esp32p4::pmu::hp_active_backup::HP_SLEEP2ACTIVE_BACKUP_CLK_SEL_W","esp32p4::pmu::hp_active_backup::HP_MODEM2ACTIVE_BACKUP_CLK_SEL_W","esp32p4::pmu::hp_active_backup::HP_SLEEP2ACTIVE_BACKUP_MODE_W","esp32p4::pmu::hp_active_backup::HP_MODEM2ACTIVE_BACKUP_MODE_W","esp32p4::pmu::hp_active_backup_clk::HP_ACTIVE_BACKUP_ICG_FUNC_EN_W","esp32p4::pmu::hp_active_sysclk::HP_ACTIVE_DIG_SYS_CLK_SEL_W","esp32p4::pmu::hp_active_hp_regulator0::HP_ACTIVE_HP_REGULATOR_SLP_MEM_DBIAS_W","esp32p4::pmu::hp_active_hp_regulator0::HP_ACTIVE_HP_REGULATOR_SLP_LOGIC_DBIAS_W","esp32p4::pmu::hp_active_hp_regulator0::HP_ACTIVE_HP_REGULATOR_DBIAS_W","esp32p4::pmu::hp_active_hp_regulator1::HP_ACTIVE_HP_REGULATOR_DRV_B_W","esp32p4::pmu::hp_modem_dig_power::HP_MODEM_PD_HP_MEM_PD_EN_W","esp32p4::pmu::hp_modem_icg_hp_func::HP_MODEM_DIG_ICG_FUNC_EN_W","esp32p4::pmu::hp_modem_icg_hp_apb::HP_MODEM_DIG_ICG_APB_EN_W","esp32p4::pmu::hp_modem_icg_modem::HP_MODEM_DIG_ICG_MODEM_CODE_W","esp32p4::pmu::hp_modem_hp_ck_power::HP_MODEM_XPD_PLL_I2C_W","esp32p4::pmu::hp_modem_hp_ck_power::HP_MODEM_XPD_PLL_W","esp32p4::pmu::hp_modem_bias::HP_MODEM_DCM_VSET_W","esp32p4::pmu::hp_modem_bias::HP_MODEM_DCM_MODE_W","esp32p4::pmu::hp_modem_bias::HP_MODEM_DBG_ATTEN_W","esp32p4::pmu::hp_modem_backup::HP_SLEEP2MODEM_BACKUP_MODEM_CLK_CODE_W","esp32p4::pmu::hp_modem_backup::HP_SLEEP2MODEM_BACKUP_CLK_SEL_W","esp32p4::pmu::hp_modem_backup::HP_SLEEP2MODEM_BACKUP_MODE_W","esp32p4::pmu::hp_modem_backup_clk::HP_MODEM_BACKUP_ICG_FUNC_EN_W","esp32p4::pmu::hp_modem_sysclk::HP_MODEM_DIG_SYS_CLK_SEL_W","esp32p4::pmu::hp_modem_hp_regulator0::HP_MODEM_HP_REGULATOR_SLP_MEM_DBIAS_W","esp32p4::pmu::hp_modem_hp_regulator0::HP_MODEM_HP_REGULATOR_SLP_LOGIC_DBIAS_W","esp32p4::pmu::hp_modem_hp_regulator0::HP_MODEM_HP_REGULATOR_DBIAS_W","esp32p4::pmu::hp_modem_hp_regulator1::HP_MODEM_HP_REGULATOR_DRV_B_W","esp32p4::pmu::hp_sleep_icg_hp_func::HP_SLEEP_DIG_ICG_FUNC_EN_W","esp32p4::pmu::hp_sleep_icg_hp_apb::HP_SLEEP_DIG_ICG_APB_EN_W","esp32p4::pmu::hp_sleep_icg_modem::HP_SLEEP_DIG_ICG_MODEM_CODE_W","esp32p4::pmu::hp_sleep_hp_ck_power::HP_SLEEP_XPD_PLL_I2C_W","esp32p4::pmu::hp_sleep_hp_ck_power::HP_SLEEP_XPD_PLL_W","esp32p4::pmu::hp_sleep_bias::HP_SLEEP_DCM_VSET_W","esp32p4::pmu::hp_sleep_bias::HP_SLEEP_DCM_MODE_W","esp32p4::pmu::hp_sleep_bias::HP_SLEEP_DBG_ATTEN_W","esp32p4::pmu::hp_sleep_backup::HP_MODEM2SLEEP_BACKUP_MODEM_CLK_CODE_W","esp32p4::pmu::hp_sleep_backup::HP_ACTIVE2SLEEP_BACKUP_MODEM_CLK_CODE_W","esp32p4::pmu::hp_sleep_backup::HP_MODEM2SLEEP_BACKUP_CLK_SEL_W","esp32p4::pmu::hp_sleep_backup::HP_ACTIVE2SLEEP_BACKUP_CLK_SEL_W","esp32p4::pmu::hp_sleep_backup::HP_MODEM2SLEEP_BACKUP_MODE_W","esp32p4::pmu::hp_sleep_backup::HP_ACTIVE2SLEEP_BACKUP_MODE_W","esp32p4::pmu::hp_sleep_backup_clk::HP_SLEEP_BACKUP_ICG_FUNC_EN_W","esp32p4::pmu::hp_sleep_sysclk::HP_SLEEP_DIG_SYS_CLK_SEL_W","esp32p4::pmu::hp_sleep_hp_regulator0::HP_SLEEP_HP_REGULATOR_SLP_MEM_DBIAS_W","esp32p4::pmu::hp_sleep_hp_regulator0::HP_SLEEP_HP_REGULATOR_SLP_LOGIC_DBIAS_W","esp32p4::pmu::hp_sleep_hp_regulator0::HP_SLEEP_HP_REGULATOR_DBIAS_W","esp32p4::pmu::hp_sleep_hp_regulator1::HP_SLEEP_HP_REGULATOR_DRV_B_W","esp32p4::pmu::hp_sleep_lp_regulator0::HP_SLEEP_LP_REGULATOR_SLP_DBIAS_W","esp32p4::pmu::hp_sleep_lp_regulator0::HP_SLEEP_LP_REGULATOR_DBIAS_W","esp32p4::pmu::hp_sleep_lp_regulator1::HP_SLEEP_LP_REGULATOR_DRV_B_W","esp32p4::pmu::hp_sleep_lp_dcdc_reserve::PMU_HP_SLEEP_LP_DCDC_RESERVE_W","esp32p4::pmu::hp_sleep_lp_dig_power::HP_SLEEP_VDDBAT_MODE_W","esp32p4::pmu::lp_sleep_lp_bias_reserve::PMU_LP_SLEEP_LP_BIAS_RESERVE_W","esp32p4::pmu::lp_sleep_lp_regulator0::LP_SLEEP_LP_REGULATOR_SLP_DBIAS_W","esp32p4::pmu::lp_sleep_lp_regulator0::LP_SLEEP_LP_REGULATOR_DBIAS_W","esp32p4::pmu::lp_sleep_lp_regulator1::LP_SLEEP_LP_REGULATOR_DRV_B_W","esp32p4::pmu::lp_sleep_lp_dig_power::LP_SLEEP_VDDBAT_MODE_W","esp32p4::pmu::lp_sleep_bias::LP_SLEEP_DBG_ATTEN_W","esp32p4::pmu::imm_hp_ck_power::TIE_LOW_GLOBAL_PLL_ICG_W","esp32p4::pmu::imm_hp_ck_power::TIE_LOW_XPD_PLL_I2C_W","esp32p4::pmu::imm_hp_ck_power::TIE_LOW_XPD_PLL_W","esp32p4::pmu::imm_hp_ck_power::TIE_HIGH_GLOBAL_PLL_ICG_W","esp32p4::pmu::imm_hp_ck_power::TIE_HIGH_XPD_PLL_I2C_W","esp32p4::pmu::imm_hp_ck_power::TIE_HIGH_XPD_PLL_W","esp32p4::pmu::power_wait_timer0::DG_HP_POWERDOWN_TIMER_W","esp32p4::pmu::power_wait_timer0::DG_HP_POWERUP_TIMER_W","esp32p4::pmu::power_wait_timer0::DG_HP_WAIT_TIMER_W","esp32p4::pmu::power_wait_timer1::DG_LP_POWERDOWN_TIMER_W","esp32p4::pmu::power_wait_timer1::DG_LP_POWERUP_TIMER_W","esp32p4::pmu::power_wait_timer1::DG_LP_WAIT_TIMER_W","esp32p4::pmu::power_pd_top_mask::XPD_TOP_MASK_W","esp32p4::pmu::power_pd_top_mask::PD_TOP_MASK_W","esp32p4::pmu::power_pd_cnnt_mask::XPD_CNNT_MASK_W","esp32p4::pmu::power_pd_cnnt_mask::PD_CNNT_MASK_W","esp32p4::pmu::power_pd_hpmem_mask::XPD_HP_MEM_MASK_W","esp32p4::pmu::power_pd_hpmem_mask::PD_HP_MEM_MASK_W","esp32p4::pmu::power_pd_lpperi_mask::XPD_LP_PERI_MASK_W","esp32p4::pmu::power_pd_lpperi_mask::PD_LP_PERI_MASK_W","esp32p4::pmu::power_ck_wait_cntl::PMU_WAIT_XTL_STABLE_W","esp32p4::pmu::power_ck_wait_cntl::PMU_WAIT_PLL_STABLE_W","esp32p4::pmu::slp_wakeup_cntl1::SLEEP_REJECT_ENA_W","esp32p4::pmu::slp_wakeup_cntl2::WAKEUP_ENA_W","esp32p4::pmu::slp_wakeup_cntl3::LP_MIN_SLP_VAL_W","esp32p4::pmu::slp_wakeup_cntl3::HP_MIN_SLP_VAL_W","esp32p4::pmu::slp_wakeup_cntl3::SLEEP_PRT_SEL_W","esp32p4::pmu::slp_wakeup_cntl5::MODEM_WAIT_TARGET_W","esp32p4::pmu::slp_wakeup_cntl5::LP_ANA_WAIT_TARGET_W","esp32p4::pmu::slp_wakeup_cntl6::SOC_WAKEUP_WAIT_W","esp32p4::pmu::slp_wakeup_cntl6::SOC_WAKEUP_WAIT_CFG_W","esp32p4::pmu::slp_wakeup_cntl7::ANA_WAIT_TARGET_W","esp32p4::pmu::hp_ck_poweron::I2C_POR_WAIT_TARGET_W","esp32p4::pmu::hp_ck_cntl::MODIFY_ICG_CNTL_WAIT_W","esp32p4::pmu::hp_ck_cntl::SWITCH_ICG_CNTL_WAIT_W","esp32p4::pmu::lp_cpu_pwr0::LP_CPU_SLP_STALL_WAIT_W","esp32p4::pmu::lp_cpu_pwr2::LP_CPU_WAKEUP_EN_W","esp32p4::pmu::lp_cpu_pwr4::LP_CPU_REJECT_EN_W","esp32p4::pmu::ext_ldo_p0_0p1a::_0P1A_TIEH_SEL_0_W","esp32p4::pmu::ext_ldo_p0_0p1a::_0P1A_TARGET1_0_W","esp32p4::pmu::ext_ldo_p0_0p1a::_0P1A_TARGET0_0_W","esp32p4::pmu::ext_ldo_p0_0p1a_ana::ANA_0P1A_MUL_0_W","esp32p4::pmu::ext_ldo_p0_0p1a_ana::ANA_0P1A_DREF_0_W","esp32p4::pmu::ext_ldo_p0_0p2a::_0P2A_TIEH_SEL_0_W","esp32p4::pmu::ext_ldo_p0_0p2a::_0P2A_TARGET1_0_W","esp32p4::pmu::ext_ldo_p0_0p2a::_0P2A_TARGET0_0_W","esp32p4::pmu::ext_ldo_p0_0p2a_ana::ANA_0P2A_MUL_0_W","esp32p4::pmu::ext_ldo_p0_0p2a_ana::ANA_0P2A_DREF_0_W","esp32p4::pmu::ext_ldo_p0_0p3a::_0P3A_TIEH_SEL_0_W","esp32p4::pmu::ext_ldo_p0_0p3a::_0P3A_TARGET1_0_W","esp32p4::pmu::ext_ldo_p0_0p3a::_0P3A_TARGET0_0_W","esp32p4::pmu::ext_ldo_p0_0p3a_ana::ANA_0P3A_MUL_0_W","esp32p4::pmu::ext_ldo_p0_0p3a_ana::ANA_0P3A_DREF_0_W","esp32p4::pmu::ext_ldo_p1_0p1a::_0P1A_TIEH_SEL_1_W","esp32p4::pmu::ext_ldo_p1_0p1a::_0P1A_TARGET1_1_W","esp32p4::pmu::ext_ldo_p1_0p1a::_0P1A_TARGET0_1_W","esp32p4::pmu::ext_ldo_p1_0p1a_ana::ANA_0P1A_MUL_1_W","esp32p4::pmu::ext_ldo_p1_0p1a_ana::ANA_0P1A_DREF_1_W","esp32p4::pmu::ext_ldo_p1_0p2a::_0P2A_TIEH_SEL_1_W","esp32p4::pmu::ext_ldo_p1_0p2a::_0P2A_TARGET1_1_W","esp32p4::pmu::ext_ldo_p1_0p2a::_0P2A_TARGET0_1_W","esp32p4::pmu::ext_ldo_p1_0p2a_ana::ANA_0P2A_MUL_1_W","esp32p4::pmu::ext_ldo_p1_0p2a_ana::ANA_0P2A_DREF_1_W","esp32p4::pmu::ext_ldo_p1_0p3a::_0P3A_TIEH_SEL_1_W","esp32p4::pmu::ext_ldo_p1_0p3a::_0P3A_TARGET1_1_W","esp32p4::pmu::ext_ldo_p1_0p3a::_0P3A_TARGET0_1_W","esp32p4::pmu::ext_ldo_p1_0p3a_ana::ANA_0P3A_MUL_1_W","esp32p4::pmu::ext_ldo_p1_0p3a_ana::ANA_0P3A_DREF_1_W","esp32p4::pmu::ext_wakeup_lv::EXT_WAKEUP_LV_W","esp32p4::pmu::ext_wakeup_sel::EXT_WAKEUP_SEL_W","esp32p4::pmu::sdio_wakeup_cntl::SDIO_ACT_DNUM_W","esp32p4::pmu::xtal_slp::CNT_TARGET_W","esp32p4::pmu::cpu_sw_stall::HPCORE1_SW_STALL_CODE_W","esp32p4::pmu::cpu_sw_stall::HPCORE0_SW_STALL_CODE_W","esp32p4::pmu::dcm_wait_delay::DCDC_PRE_DELAY_W","esp32p4::pmu::dcm_wait_delay::DCDC_RES_OFF_DELAY_W","esp32p4::pmu::dcm_wait_delay::DCDC_STABLE_DELAY_W","esp32p4::pmu::touch_pwr_cntl::TOUCH_WAIT_CYCLES_W","esp32p4::pmu::touch_pwr_cntl::TOUCH_SLEEP_CYCLES_W","esp32p4::pmu::date::PMU_DATE_W","esp32p4::ppa::blend0_clut_data::RDWR_WORD_BLEND0_CLUT_W","esp32p4::ppa::blend1_clut_data::RDWR_WORD_BLEND1_CLUT_W","esp32p4::ppa::sr_color_mode::SR_RX_CM_W","esp32p4::ppa::sr_color_mode::SR_TX_CM_W","esp32p4::ppa::blend_color_mode::BLEND0_RX_CM_W","esp32p4::ppa::blend_color_mode::BLEND1_RX_CM_W","esp32p4::ppa::blend_color_mode::BLEND_TX_CM_W","esp32p4::ppa::sr_fix_alpha::SR_RX_FIX_ALPHA_W","esp32p4::ppa::sr_fix_alpha::SR_RX_ALPHA_MOD_W","esp32p4::ppa::blend_tx_size::BLEND_HB_W","esp32p4::ppa::blend_tx_size::BLEND_VB_W","esp32p4::ppa::blend_fix_alpha::BLEND0_RX_FIX_ALPHA_W","esp32p4::ppa::blend_fix_alpha::BLEND1_RX_FIX_ALPHA_W","esp32p4::ppa::blend_fix_alpha::BLEND0_RX_ALPHA_MOD_W","esp32p4::ppa::blend_fix_alpha::BLEND1_RX_ALPHA_MOD_W","esp32p4::ppa::blend_rgb::BLEND1_RX_B_W","esp32p4::ppa::blend_rgb::BLEND1_RX_G_W","esp32p4::ppa::blend_rgb::BLEND1_RX_R_W","esp32p4::ppa::blend_fix_pixel::BLEND_TX_FIX_PIXEL_W","esp32p4::ppa::ck_fg_low::COLORKEY_FG_B_LOW_W","esp32p4::ppa::ck_fg_low::COLORKEY_FG_G_LOW_W","esp32p4::ppa::ck_fg_low::COLORKEY_FG_R_LOW_W","esp32p4::ppa::ck_fg_high::COLORKEY_FG_B_HIGH_W","esp32p4::ppa::ck_fg_high::COLORKEY_FG_G_HIGH_W","esp32p4::ppa::ck_fg_high::COLORKEY_FG_R_HIGH_W","esp32p4::ppa::ck_bg_low::COLORKEY_BG_B_LOW_W","esp32p4::ppa::ck_bg_low::COLORKEY_BG_G_LOW_W","esp32p4::ppa::ck_bg_low::COLORKEY_BG_R_LOW_W","esp32p4::ppa::ck_bg_high::COLORKEY_BG_B_HIGH_W","esp32p4::ppa::ck_bg_high::COLORKEY_BG_G_HIGH_W","esp32p4::ppa::ck_bg_high::COLORKEY_BG_R_HIGH_W","esp32p4::ppa::ck_default::COLORKEY_DEFAULT_B_W","esp32p4::ppa::ck_default::COLORKEY_DEFAULT_G_W","esp32p4::ppa::ck_default::COLORKEY_DEFAULT_R_W","esp32p4::ppa::sr_scal_rotate::SR_SCAL_X_INT_W","esp32p4::ppa::sr_scal_rotate::SR_SCAL_X_FRAG_W","esp32p4::ppa::sr_scal_rotate::SR_SCAL_Y_INT_W","esp32p4::ppa::sr_scal_rotate::SR_SCAL_Y_FRAG_W","esp32p4::ppa::sr_scal_rotate::SR_ROTATE_ANGLE_W","esp32p4::ppa::eco_low::RND_ECO_LOW_W","esp32p4::ppa::eco_high::RND_ECO_HIGH_W","esp32p4::ppa::sram_ctrl::MEM_AUX_CTRL_W","esp32p4::ppa::date::DATE_W","esp32p4::pvt::pmup_bitmap_high0::PUMP_BITMAP_HIGH0_W","esp32p4::pvt::pmup_bitmap_high1::PUMP_BITMAP_HIGH1_W","esp32p4::pvt::pmup_bitmap_high2::PUMP_BITMAP_HIGH2_W","esp32p4::pvt::pmup_bitmap_high3::PUMP_BITMAP_HIGH3_W","esp32p4::pvt::pmup_bitmap_high4::PUMP_BITMAP_HIGH4_W","esp32p4::pvt::pmup_bitmap_low0::PUMP_BITMAP_LOW0_W","esp32p4::pvt::pmup_bitmap_low1::PUMP_BITMAP_LOW1_W","esp32p4::pvt::pmup_bitmap_low2::PUMP_BITMAP_LOW2_W","esp32p4::pvt::pmup_bitmap_low3::PUMP_BITMAP_LOW3_W","esp32p4::pvt::pmup_bitmap_low4::PUMP_BITMAP_LOW4_W","esp32p4::pvt::pmup_drv_cfg::PUMP_DRV4_W","esp32p4::pvt::pmup_drv_cfg::PUMP_DRV3_W","esp32p4::pvt::pmup_drv_cfg::PUMP_DRV2_W","esp32p4::pvt::pmup_drv_cfg::PUMP_DRV1_W","esp32p4::pvt::pmup_drv_cfg::PUMP_DRV0_W","esp32p4::pvt::pmup_channel_cfg::PUMP_CHANNEL_CODE4_W","esp32p4::pvt::pmup_channel_cfg::PUMP_CHANNEL_CODE3_W","esp32p4::pvt::pmup_channel_cfg::PUMP_CHANNEL_CODE2_W","esp32p4::pvt::pmup_channel_cfg::PUMP_CHANNEL_CODE1_W","esp32p4::pvt::pmup_channel_cfg::PUMP_CHANNEL_CODE0_W","esp32p4::pvt::clk_cfg::PUMP_CLK_DIV_NUM_W","esp32p4::pvt::dbias_channel_sel0::DBIAS_CHANNEL3_SEL_W","esp32p4::pvt::dbias_channel_sel0::DBIAS_CHANNEL2_SEL_W","esp32p4::pvt::dbias_channel_sel0::DBIAS_CHANNEL1_SEL_W","esp32p4::pvt::dbias_channel_sel0::DBIAS_CHANNEL0_SEL_W","esp32p4::pvt::dbias_channel_sel1::DBIAS_CHANNEL4_SEL_W","esp32p4::pvt::dbias_channel0_sel::DBIAS_CHANNEL0_CFG_W","esp32p4::pvt::dbias_channel1_sel::DBIAS_CHANNEL1_CFG_W","esp32p4::pvt::dbias_channel2_sel::DBIAS_CHANNEL2_CFG_W","esp32p4::pvt::dbias_channel3_sel::DBIAS_CHANNEL3_CFG_W","esp32p4::pvt::dbias_channel4_sel::DBIAS_CHANNEL4_CFG_W","esp32p4::pvt::dbias_cmd0::DBIAS_CMD0_W","esp32p4::pvt::dbias_cmd1::DBIAS_CMD1_W","esp32p4::pvt::dbias_cmd2::DBIAS_CMD2_W","esp32p4::pvt::dbias_cmd3::DBIAS_CMD3_W","esp32p4::pvt::dbias_cmd4::DBIAS_CMD4_W","esp32p4::pvt::dbias_timer::TIMER_TARGET_W","esp32p4::pvt::comb_pd_site0_unit0_vt0_conf1::DELAY_LIMIT_VT0_PD_SITE0_UNIT0_W","esp32p4::pvt::comb_pd_site0_unit1_vt0_conf1::DELAY_LIMIT_VT0_PD_SITE0_UNIT1_W","esp32p4::pvt::comb_pd_site0_unit2_vt0_conf1::DELAY_LIMIT_VT0_PD_SITE0_UNIT2_W","esp32p4::pvt::comb_pd_site0_unit3_vt0_conf1::DELAY_LIMIT_VT0_PD_SITE0_UNIT3_W","esp32p4::pvt::comb_pd_site0_unit0_vt1_conf1::DELAY_LIMIT_VT1_PD_SITE0_UNIT0_W","esp32p4::pvt::comb_pd_site0_unit1_vt1_conf1::DELAY_LIMIT_VT1_PD_SITE0_UNIT1_W","esp32p4::pvt::comb_pd_site0_unit2_vt1_conf1::DELAY_LIMIT_VT1_PD_SITE0_UNIT2_W","esp32p4::pvt::comb_pd_site0_unit3_vt1_conf1::DELAY_LIMIT_VT1_PD_SITE0_UNIT3_W","esp32p4::pvt::comb_pd_site0_unit0_vt2_conf1::DELAY_LIMIT_VT2_PD_SITE0_UNIT0_W","esp32p4::pvt::comb_pd_site0_unit1_vt2_conf1::DELAY_LIMIT_VT2_PD_SITE0_UNIT1_W","esp32p4::pvt::comb_pd_site0_unit2_vt2_conf1::DELAY_LIMIT_VT2_PD_SITE0_UNIT2_W","esp32p4::pvt::comb_pd_site0_unit3_vt2_conf1::DELAY_LIMIT_VT2_PD_SITE0_UNIT3_W","esp32p4::pvt::comb_pd_site1_unit0_vt0_conf1::DELAY_LIMIT_VT0_PD_SITE1_UNIT0_W","esp32p4::pvt::comb_pd_site1_unit1_vt0_conf1::DELAY_LIMIT_VT0_PD_SITE1_UNIT1_W","esp32p4::pvt::comb_pd_site1_unit2_vt0_conf1::DELAY_LIMIT_VT0_PD_SITE1_UNIT2_W","esp32p4::pvt::comb_pd_site1_unit3_vt0_conf1::DELAY_LIMIT_VT0_PD_SITE1_UNIT3_W","esp32p4::pvt::comb_pd_site1_unit0_vt1_conf1::DELAY_LIMIT_VT1_PD_SITE1_UNIT0_W","esp32p4::pvt::comb_pd_site1_unit1_vt1_conf1::DELAY_LIMIT_VT1_PD_SITE1_UNIT1_W","esp32p4::pvt::comb_pd_site1_unit2_vt1_conf1::DELAY_LIMIT_VT1_PD_SITE1_UNIT2_W","esp32p4::pvt::comb_pd_site1_unit3_vt1_conf1::DELAY_LIMIT_VT1_PD_SITE1_UNIT3_W","esp32p4::pvt::comb_pd_site1_unit0_vt2_conf1::DELAY_LIMIT_VT2_PD_SITE1_UNIT0_W","esp32p4::pvt::comb_pd_site1_unit1_vt2_conf1::DELAY_LIMIT_VT2_PD_SITE1_UNIT1_W","esp32p4::pvt::comb_pd_site1_unit2_vt2_conf1::DELAY_LIMIT_VT2_PD_SITE1_UNIT2_W","esp32p4::pvt::comb_pd_site1_unit3_vt2_conf1::DELAY_LIMIT_VT2_PD_SITE1_UNIT3_W","esp32p4::pvt::comb_pd_site2_unit0_vt0_conf1::DELAY_LIMIT_VT0_PD_SITE2_UNIT0_W","esp32p4::pvt::comb_pd_site2_unit1_vt0_conf1::DELAY_LIMIT_VT0_PD_SITE2_UNIT1_W","esp32p4::pvt::comb_pd_site2_unit2_vt0_conf1::DELAY_LIMIT_VT0_PD_SITE2_UNIT2_W","esp32p4::pvt::comb_pd_site2_unit3_vt0_conf1::DELAY_LIMIT_VT0_PD_SITE2_UNIT3_W","esp32p4::pvt::comb_pd_site2_unit0_vt1_conf1::DELAY_LIMIT_VT1_PD_SITE2_UNIT0_W","esp32p4::pvt::comb_pd_site2_unit1_vt1_conf1::DELAY_LIMIT_VT1_PD_SITE2_UNIT1_W","esp32p4::pvt::comb_pd_site2_unit2_vt1_conf1::DELAY_LIMIT_VT1_PD_SITE2_UNIT2_W","esp32p4::pvt::comb_pd_site2_unit3_vt1_conf1::DELAY_LIMIT_VT1_PD_SITE2_UNIT3_W","esp32p4::pvt::comb_pd_site2_unit0_vt2_conf1::DELAY_LIMIT_VT2_PD_SITE2_UNIT0_W","esp32p4::pvt::comb_pd_site2_unit1_vt2_conf1::DELAY_LIMIT_VT2_PD_SITE2_UNIT1_W","esp32p4::pvt::comb_pd_site2_unit2_vt2_conf1::DELAY_LIMIT_VT2_PD_SITE2_UNIT2_W","esp32p4::pvt::comb_pd_site2_unit3_vt2_conf1::DELAY_LIMIT_VT2_PD_SITE2_UNIT3_W","esp32p4::pvt::comb_pd_site3_unit0_vt0_conf1::DELAY_LIMIT_VT0_PD_SITE3_UNIT0_W","esp32p4::pvt::comb_pd_site3_unit1_vt0_conf1::DELAY_LIMIT_VT0_PD_SITE3_UNIT1_W","esp32p4::pvt::comb_pd_site3_unit2_vt0_conf1::DELAY_LIMIT_VT0_PD_SITE3_UNIT2_W","esp32p4::pvt::comb_pd_site3_unit3_vt0_conf1::DELAY_LIMIT_VT0_PD_SITE3_UNIT3_W","esp32p4::pvt::comb_pd_site3_unit0_vt1_conf1::DELAY_LIMIT_VT1_PD_SITE3_UNIT0_W","esp32p4::pvt::comb_pd_site3_unit1_vt1_conf1::DELAY_LIMIT_VT1_PD_SITE3_UNIT1_W","esp32p4::pvt::comb_pd_site3_unit2_vt1_conf1::DELAY_LIMIT_VT1_PD_SITE3_UNIT2_W","esp32p4::pvt::comb_pd_site3_unit3_vt1_conf1::DELAY_LIMIT_VT1_PD_SITE3_UNIT3_W","esp32p4::pvt::comb_pd_site3_unit0_vt2_conf1::DELAY_LIMIT_VT2_PD_SITE3_UNIT0_W","esp32p4::pvt::comb_pd_site3_unit1_vt2_conf1::DELAY_LIMIT_VT2_PD_SITE3_UNIT1_W","esp32p4::pvt::comb_pd_site3_unit2_vt2_conf1::DELAY_LIMIT_VT2_PD_SITE3_UNIT2_W","esp32p4::pvt::comb_pd_site3_unit3_vt2_conf1::DELAY_LIMIT_VT2_PD_SITE3_UNIT3_W","esp32p4::pvt::comb_pd_site0_unit0_vt0_conf2::MONITOR_EDG_MOD_VT0_PD_SITE0_UNIT0_W","esp32p4::pvt::comb_pd_site0_unit1_vt0_conf2::MONITOR_EDG_MOD_VT0_PD_SITE0_UNIT1_W","esp32p4::pvt::comb_pd_site0_unit2_vt0_conf2::MONITOR_EDG_MOD_VT0_PD_SITE0_UNIT2_W","esp32p4::pvt::comb_pd_site0_unit3_vt0_conf2::MONITOR_EDG_MOD_VT0_PD_SITE0_UNIT3_W","esp32p4::pvt::comb_pd_site0_unit0_vt1_conf2::MONITOR_EDG_MOD_VT1_PD_SITE0_UNIT0_W","esp32p4::pvt::comb_pd_site0_unit1_vt1_conf2::MONITOR_EDG_MOD_VT1_PD_SITE0_UNIT1_W","esp32p4::pvt::comb_pd_site0_unit2_vt1_conf2::MONITOR_EDG_MOD_VT1_PD_SITE0_UNIT2_W","esp32p4::pvt::comb_pd_site0_unit3_vt1_conf2::MONITOR_EDG_MOD_VT1_PD_SITE0_UNIT3_W","esp32p4::pvt::comb_pd_site0_unit0_vt2_conf2::MONITOR_EDG_MOD_VT2_PD_SITE0_UNIT0_W","esp32p4::pvt::comb_pd_site0_unit1_vt2_conf2::MONITOR_EDG_MOD_VT2_PD_SITE0_UNIT1_W","esp32p4::pvt::comb_pd_site0_unit2_vt2_conf2::MONITOR_EDG_MOD_VT2_PD_SITE0_UNIT2_W","esp32p4::pvt::comb_pd_site0_unit3_vt2_conf2::MONITOR_EDG_MOD_VT2_PD_SITE0_UNIT3_W","esp32p4::pvt::comb_pd_site1_unit0_vt0_conf2::MONITOR_EDG_MOD_VT0_PD_SITE1_UNIT0_W","esp32p4::pvt::comb_pd_site1_unit1_vt0_conf2::MONITOR_EDG_MOD_VT0_PD_SITE1_UNIT1_W","esp32p4::pvt::comb_pd_site1_unit2_vt0_conf2::MONITOR_EDG_MOD_VT0_PD_SITE1_UNIT2_W","esp32p4::pvt::comb_pd_site1_unit3_vt0_conf2::MONITOR_EDG_MOD_VT0_PD_SITE1_UNIT3_W","esp32p4::pvt::comb_pd_site1_unit0_vt1_conf2::MONITOR_EDG_MOD_VT1_PD_SITE1_UNIT0_W","esp32p4::pvt::comb_pd_site1_unit1_vt1_conf2::MONITOR_EDG_MOD_VT1_PD_SITE1_UNIT1_W","esp32p4::pvt::comb_pd_site1_unit2_vt1_conf2::MONITOR_EDG_MOD_VT1_PD_SITE1_UNIT2_W","esp32p4::pvt::comb_pd_site1_unit3_vt1_conf2::MONITOR_EDG_MOD_VT1_PD_SITE1_UNIT3_W","esp32p4::pvt::comb_pd_site1_unit0_vt2_conf2::MONITOR_EDG_MOD_VT2_PD_SITE1_UNIT0_W","esp32p4::pvt::comb_pd_site1_unit1_vt2_conf2::MONITOR_EDG_MOD_VT2_PD_SITE1_UNIT1_W","esp32p4::pvt::comb_pd_site1_unit2_vt2_conf2::MONITOR_EDG_MOD_VT2_PD_SITE1_UNIT2_W","esp32p4::pvt::comb_pd_site1_unit3_vt2_conf2::MONITOR_EDG_MOD_VT2_PD_SITE1_UNIT3_W","esp32p4::pvt::comb_pd_site2_unit0_vt0_conf2::MONITOR_EDG_MOD_VT0_PD_SITE2_UNIT0_W","esp32p4::pvt::comb_pd_site2_unit1_vt0_conf2::MONITOR_EDG_MOD_VT0_PD_SITE2_UNIT1_W","esp32p4::pvt::comb_pd_site2_unit2_vt0_conf2::MONITOR_EDG_MOD_VT0_PD_SITE2_UNIT2_W","esp32p4::pvt::comb_pd_site2_unit3_vt0_conf2::MONITOR_EDG_MOD_VT0_PD_SITE2_UNIT3_W","esp32p4::pvt::comb_pd_site2_unit0_vt1_conf2::MONITOR_EDG_MOD_VT1_PD_SITE2_UNIT0_W","esp32p4::pvt::comb_pd_site2_unit1_vt1_conf2::MONITOR_EDG_MOD_VT1_PD_SITE2_UNIT1_W","esp32p4::pvt::comb_pd_site2_unit2_vt1_conf2::MONITOR_EDG_MOD_VT1_PD_SITE2_UNIT2_W","esp32p4::pvt::comb_pd_site2_unit3_vt1_conf2::MONITOR_EDG_MOD_VT1_PD_SITE2_UNIT3_W","esp32p4::pvt::comb_pd_site2_unit0_vt2_conf2::MONITOR_EDG_MOD_VT2_PD_SITE2_UNIT0_W","esp32p4::pvt::comb_pd_site2_unit1_vt2_conf2::MONITOR_EDG_MOD_VT2_PD_SITE2_UNIT1_W","esp32p4::pvt::comb_pd_site2_unit2_vt2_conf2::MONITOR_EDG_MOD_VT2_PD_SITE2_UNIT2_W","esp32p4::pvt::comb_pd_site2_unit3_vt2_conf2::MONITOR_EDG_MOD_VT2_PD_SITE2_UNIT3_W","esp32p4::pvt::comb_pd_site3_unit0_vt0_conf2::MONITOR_EDG_MOD_VT0_PD_SITE3_UNIT0_W","esp32p4::pvt::comb_pd_site3_unit1_vt0_conf2::MONITOR_EDG_MOD_VT0_PD_SITE3_UNIT1_W","esp32p4::pvt::comb_pd_site3_unit2_vt0_conf2::MONITOR_EDG_MOD_VT0_PD_SITE3_UNIT2_W","esp32p4::pvt::comb_pd_site3_unit3_vt0_conf2::MONITOR_EDG_MOD_VT0_PD_SITE3_UNIT3_W","esp32p4::pvt::comb_pd_site3_unit0_vt1_conf2::MONITOR_EDG_MOD_VT1_PD_SITE3_UNIT0_W","esp32p4::pvt::comb_pd_site3_unit1_vt1_conf2::MONITOR_EDG_MOD_VT1_PD_SITE3_UNIT1_W","esp32p4::pvt::comb_pd_site3_unit2_vt1_conf2::MONITOR_EDG_MOD_VT1_PD_SITE3_UNIT2_W","esp32p4::pvt::comb_pd_site3_unit3_vt1_conf2::MONITOR_EDG_MOD_VT1_PD_SITE3_UNIT3_W","esp32p4::pvt::comb_pd_site3_unit0_vt2_conf2::MONITOR_EDG_MOD_VT2_PD_SITE3_UNIT0_W","esp32p4::pvt::comb_pd_site3_unit1_vt2_conf2::MONITOR_EDG_MOD_VT2_PD_SITE3_UNIT1_W","esp32p4::pvt::comb_pd_site3_unit2_vt2_conf2::MONITOR_EDG_MOD_VT2_PD_SITE3_UNIT2_W","esp32p4::pvt::comb_pd_site3_unit3_vt2_conf2::MONITOR_EDG_MOD_VT2_PD_SITE3_UNIT3_W","esp32p4::pvt::date::DATE_W","esp32p4::rmt::tx_chconf0::DIV_CNT_CH0_W","esp32p4::rmt::tx_chconf0::MEM_SIZE_CH0_W","esp32p4::rmt::rx_chconf0::DIV_CNT_CH4_W","esp32p4::rmt::rx_chconf0::IDLE_THRES_CH4_W","esp32p4::rmt::rx_chconf0::MEM_SIZE_CH4_W","esp32p4::rmt::rx_chconf1::RX_FILTER_THRES_CH4_W","esp32p4::rmt::chcarrier_duty::CARRIER_LOW_CH_W","esp32p4::rmt::chcarrier_duty::CARRIER_HIGH_CH_W","esp32p4::rmt::ch_rx_carrier_rm::CARRIER_LOW_THRES_CH_W","esp32p4::rmt::ch_rx_carrier_rm::CARRIER_HIGH_THRES_CH_W","esp32p4::rmt::ch_tx_lim::TX_LIM_CH_W","esp32p4::rmt::ch_tx_lim::TX_LOOP_NUM_CH_W","esp32p4::rmt::ch_rx_lim::RX_LIM_CH4_W","esp32p4::rmt::sys_conf::SCLK_DIV_NUM_W","esp32p4::rmt::sys_conf::SCLK_DIV_A_W","esp32p4::rmt::sys_conf::SCLK_DIV_B_W","esp32p4::rmt::sys_conf::SCLK_SEL_W","esp32p4::rmt::date::DATE_W","esp32p4::rsa::m_prime::M_PRIME_W","esp32p4::rsa::mode::MODE_W","esp32p4::rsa::search_pos::SEARCH_POS_W","esp32p4::rsa::date::DATE_W","esp32p4::lp_adc::reader1_ctrl::SAR1_CLK_DIV_W","esp32p4::lp_adc::reader1_ctrl::SAR1_SAMPLE_NUM_W","esp32p4::lp_adc::reader1_ctrl::SAR1_EN_PAD_FORCE_ENABLE_W","esp32p4::lp_adc::meas1_ctrl1::FORCE_XPD_AMP_W","esp32p4::lp_adc::meas1_ctrl1::AMP_RST_FB_FORCE_W","esp32p4::lp_adc::meas1_ctrl1::AMP_SHORT_REF_FORCE_W","esp32p4::lp_adc::meas1_ctrl1::AMP_SHORT_REF_GND_FORCE_W","esp32p4::lp_adc::meas1_ctrl2::SAR1_EN_PAD_W","esp32p4::lp_adc::atten1::SAR1_ATTEN_W","esp32p4::lp_adc::amp_ctrl1::SAR_AMP_WAIT1_W","esp32p4::lp_adc::amp_ctrl1::SAR_AMP_WAIT2_W","esp32p4::lp_adc::amp_ctrl2::SAR_AMP_WAIT3_W","esp32p4::lp_adc::amp_ctrl3::SAR1_DAC_XPD_FSM_W","esp32p4::lp_adc::amp_ctrl3::XPD_SAR_AMP_FSM_W","esp32p4::lp_adc::amp_ctrl3::AMP_RST_FB_FSM_W","esp32p4::lp_adc::amp_ctrl3::AMP_SHORT_REF_FSM_W","esp32p4::lp_adc::amp_ctrl3::AMP_SHORT_REF_GND_FSM_W","esp32p4::lp_adc::amp_ctrl3::XPD_SAR_FSM_W","esp32p4::lp_adc::amp_ctrl3::SAR_RSTB_FSM_W","esp32p4::lp_adc::reader2_ctrl::SAR2_CLK_DIV_W","esp32p4::lp_adc::reader2_ctrl::SAR2_WAIT_ARB_CYCLE_W","esp32p4::lp_adc::reader2_ctrl::SAR2_SAMPLE_NUM_W","esp32p4::lp_adc::reader2_ctrl::SAR2_EN_PAD_FORCE_ENABLE_W","esp32p4::lp_adc::meas2_ctrl1::SAR2_RSTB_FORCE_W","esp32p4::lp_adc::meas2_ctrl1::SAR2_STANDBY_WAIT_W","esp32p4::lp_adc::meas2_ctrl1::SAR2_RSTB_WAIT_W","esp32p4::lp_adc::meas2_ctrl1::SAR2_XPD_WAIT_W","esp32p4::lp_adc::meas2_ctrl2::SAR2_EN_PAD_W","esp32p4::lp_adc::meas2_mux::SAR2_PWDET_CCT_W","esp32p4::lp_adc::atten2::SAR2_ATTEN_W","esp32p4::lp_adc::force_wpd_sar::FORCE_XPD_SAR1_W","esp32p4::lp_adc::force_wpd_sar::FORCE_XPD_SAR2_W","esp32p4::lp_adc::wakeup1::SAR1_WAKEUP_TH_LOW_W","esp32p4::lp_adc::wakeup1::SAR1_WAKEUP_TH_HIGH_W","esp32p4::lp_adc::wakeup2::SAR2_WAKEUP_TH_LOW_W","esp32p4::lp_adc::wakeup2::SAR2_WAKEUP_TH_HIGH_W","esp32p4::lp_adc::sar1_hw_wakeup::ADC1_HW_READ_RATE_I_W","esp32p4::lp_adc::sar2_hw_wakeup::ADC2_HW_READ_RATE_I_W","esp32p4::lp_adc::rnd_eco_low::RND_ECO_LOW_W","esp32p4::lp_adc::rnd_eco_high::RND_ECO_HIGH_W","esp32p4::lp_timer::tar0_low::MAIN_TIMER_TAR_LOW0_W","esp32p4::lp_timer::tar0_high::MAIN_TIMER_TAR_HIGH0_W","esp32p4::lp_timer::tar1_low::MAIN_TIMER_TAR_LOW1_W","esp32p4::lp_timer::tar1_high::MAIN_TIMER_TAR_HIGH1_W","esp32p4::lp_timer::date::DATE_W","esp32p4::lp_touch::date::RTC_DATE_W","esp32p4::lp_wdt::config0::WDT_CHIP_RESET_WIDTH_W","esp32p4::lp_wdt::config0::WDT_SYS_RESET_LENGTH_W","esp32p4::lp_wdt::config0::WDT_CPU_RESET_LENGTH_W","esp32p4::lp_wdt::config0::WDT_STG3_W","esp32p4::lp_wdt::config0::WDT_STG2_W","esp32p4::lp_wdt::config0::WDT_STG1_W","esp32p4::lp_wdt::config0::WDT_STG0_W","esp32p4::lp_wdt::config1::WDT_STG0_HOLD_W","esp32p4::lp_wdt::config2::WDT_STG1_HOLD_W","esp32p4::lp_wdt::config3::WDT_STG2_HOLD_W","esp32p4::lp_wdt::config4::WDT_STG3_HOLD_W","esp32p4::lp_wdt::wprotect::WDT_WKEY_W","esp32p4::lp_wdt::swd_config::SWD_SIGNAL_WIDTH_W","esp32p4::lp_wdt::swd_wprotect::SWD_WKEY_W","esp32p4::lp_wdt::date::LP_WDT_DATE_W","esp32p4::sdhost::clkdiv::CLK_DIVIDER0_W","esp32p4::sdhost::clkdiv::CLK_DIVIDER1_W","esp32p4::sdhost::clkdiv::CLK_DIVIDER2_W","esp32p4::sdhost::clkdiv::CLK_DIVIDER3_W","esp32p4::sdhost::clksrc::CLKSRC_W","esp32p4::sdhost::clkena::CCLK_ENABLE_W","esp32p4::sdhost::clkena::LP_ENABLE_W","esp32p4::sdhost::tmout::RESPONSE_TIMEOUT_W","esp32p4::sdhost::tmout::DATA_TIMEOUT_W","esp32p4::sdhost::ctype::CARD_WIDTH4_W","esp32p4::sdhost::ctype::CARD_WIDTH8_W","esp32p4::sdhost::blksiz::BLOCK_SIZE_W","esp32p4::sdhost::bytcnt::BYTE_COUNT_W","esp32p4::sdhost::intmask::INT_MASK_W","esp32p4::sdhost::intmask::SDIO_INT_MASK_W","esp32p4::sdhost::cmdarg::CMDARG_W","esp32p4::sdhost::cmd::INDEX_W","esp32p4::sdhost::cmd::CARD_NUMBER_W","esp32p4::sdhost::rintsts::INT_STATUS_RAW_W","esp32p4::sdhost::rintsts::SDIO_INTERRUPT_RAW_W","esp32p4::sdhost::fifoth::TX_WMARK_W","esp32p4::sdhost::fifoth::RX_WMARK_W","esp32p4::sdhost::fifoth::DMA_MULTIPLE_TRANSACTION_SIZE_W","esp32p4::sdhost::debnce::DEBOUNCE_COUNT_W","esp32p4::sdhost::usrid::USRID_W","esp32p4::sdhost::uhs::DDR_W","esp32p4::sdhost::rst_n::CARD_RESET_W","esp32p4::sdhost::bmod::PBL_W","esp32p4::sdhost::pldmnd::PD_W","esp32p4::sdhost::dbaddr::DBADDR_W","esp32p4::sdhost::idsts::FBE_CODE_W","esp32p4::sdhost::idsts::FSM_W","esp32p4::sdhost::cardthrctl::CARDTHRESHOLD_W","esp32p4::sdhost::emmcddr::HALFSTARTBIT_W","esp32p4::sdhost::enshift::ENABLE_SHIFT_W","esp32p4::sdhost::buffifo::BUFFIFO_W","esp32p4::sdhost::clk_edge_sel::CCLKIN_EDGE_DRV_SEL_W","esp32p4::sdhost::clk_edge_sel::CCLKIN_EDGE_SAM_SEL_W","esp32p4::sdhost::clk_edge_sel::CCLKIN_EDGE_SLF_SEL_W","esp32p4::sdhost::clk_edge_sel::CCLLKIN_EDGE_H_W","esp32p4::sdhost::clk_edge_sel::CCLLKIN_EDGE_L_W","esp32p4::sdhost::clk_edge_sel::CCLLKIN_EDGE_N_W","esp32p4::sdhost::dll_clk_conf::DLL_CCLK_IN_SLF_PHASE_W","esp32p4::sdhost::dll_clk_conf::DLL_CCLK_IN_DRV_PHASE_W","esp32p4::sdhost::dll_clk_conf::DLL_CCLK_IN_SAM_PHASE_W","esp32p4::sha::mode::MODE_W","esp32p4::sha::t_string::T_STRING_W","esp32p4::sha::t_length::T_LENGTH_W","esp32p4::sha::dma_block_num::DMA_BLOCK_NUM_W","esp32p4::sha::date::DATE_W","esp32p4::soc_etm::ch0_evt_id::CH0_EVT_ID_W","esp32p4::soc_etm::ch0_task_id::CH0_TASK_ID_W","esp32p4::soc_etm::ch1_evt_id::CH1_EVT_ID_W","esp32p4::soc_etm::ch1_task_id::CH1_TASK_ID_W","esp32p4::soc_etm::ch2_evt_id::CH2_EVT_ID_W","esp32p4::soc_etm::ch2_task_id::CH2_TASK_ID_W","esp32p4::soc_etm::ch3_evt_id::CH3_EVT_ID_W","esp32p4::soc_etm::ch3_task_id::CH3_TASK_ID_W","esp32p4::soc_etm::ch4_evt_id::CH4_EVT_ID_W","esp32p4::soc_etm::ch4_task_id::CH4_TASK_ID_W","esp32p4::soc_etm::ch5_evt_id::CH5_EVT_ID_W","esp32p4::soc_etm::ch5_task_id::CH5_TASK_ID_W","esp32p4::soc_etm::ch6_evt_id::CH6_EVT_ID_W","esp32p4::soc_etm::ch6_task_id::CH6_TASK_ID_W","esp32p4::soc_etm::ch7_evt_id::CH7_EVT_ID_W","esp32p4::soc_etm::ch7_task_id::CH7_TASK_ID_W","esp32p4::soc_etm::ch8_evt_id::CH8_EVT_ID_W","esp32p4::soc_etm::ch8_task_id::CH8_TASK_ID_W","esp32p4::soc_etm::ch9_evt_id::CH9_EVT_ID_W","esp32p4::soc_etm::ch9_task_id::CH9_TASK_ID_W","esp32p4::soc_etm::ch10_evt_id::CH10_EVT_ID_W","esp32p4::soc_etm::ch10_task_id::CH10_TASK_ID_W","esp32p4::soc_etm::ch11_evt_id::CH11_EVT_ID_W","esp32p4::soc_etm::ch11_task_id::CH11_TASK_ID_W","esp32p4::soc_etm::ch12_evt_id::CH12_EVT_ID_W","esp32p4::soc_etm::ch12_task_id::CH12_TASK_ID_W","esp32p4::soc_etm::ch13_evt_id::CH13_EVT_ID_W","esp32p4::soc_etm::ch13_task_id::CH13_TASK_ID_W","esp32p4::soc_etm::ch14_evt_id::CH14_EVT_ID_W","esp32p4::soc_etm::ch14_task_id::CH14_TASK_ID_W","esp32p4::soc_etm::ch15_evt_id::CH15_EVT_ID_W","esp32p4::soc_etm::ch15_task_id::CH15_TASK_ID_W","esp32p4::soc_etm::ch16_evt_id::CH16_EVT_ID_W","esp32p4::soc_etm::ch16_task_id::CH16_TASK_ID_W","esp32p4::soc_etm::ch17_evt_id::CH17_EVT_ID_W","esp32p4::soc_etm::ch17_task_id::CH17_TASK_ID_W","esp32p4::soc_etm::ch18_evt_id::CH18_EVT_ID_W","esp32p4::soc_etm::ch18_task_id::CH18_TASK_ID_W","esp32p4::soc_etm::ch19_evt_id::CH19_EVT_ID_W","esp32p4::soc_etm::ch19_task_id::CH19_TASK_ID_W","esp32p4::soc_etm::ch20_evt_id::CH20_EVT_ID_W","esp32p4::soc_etm::ch20_task_id::CH20_TASK_ID_W","esp32p4::soc_etm::ch21_evt_id::CH21_EVT_ID_W","esp32p4::soc_etm::ch21_task_id::CH21_TASK_ID_W","esp32p4::soc_etm::ch22_evt_id::CH22_EVT_ID_W","esp32p4::soc_etm::ch22_task_id::CH22_TASK_ID_W","esp32p4::soc_etm::ch23_evt_id::CH23_EVT_ID_W","esp32p4::soc_etm::ch23_task_id::CH23_TASK_ID_W","esp32p4::soc_etm::ch24_evt_id::CH24_EVT_ID_W","esp32p4::soc_etm::ch24_task_id::CH24_TASK_ID_W","esp32p4::soc_etm::ch25_evt_id::CH25_EVT_ID_W","esp32p4::soc_etm::ch25_task_id::CH25_TASK_ID_W","esp32p4::soc_etm::ch26_evt_id::CH26_EVT_ID_W","esp32p4::soc_etm::ch26_task_id::CH26_TASK_ID_W","esp32p4::soc_etm::ch27_evt_id::CH27_EVT_ID_W","esp32p4::soc_etm::ch27_task_id::CH27_TASK_ID_W","esp32p4::soc_etm::ch28_evt_id::CH28_EVT_ID_W","esp32p4::soc_etm::ch28_task_id::CH28_TASK_ID_W","esp32p4::soc_etm::ch29_evt_id::CH29_EVT_ID_W","esp32p4::soc_etm::ch29_task_id::CH29_TASK_ID_W","esp32p4::soc_etm::ch30_evt_id::CH30_EVT_ID_W","esp32p4::soc_etm::ch30_task_id::CH30_TASK_ID_W","esp32p4::soc_etm::ch31_evt_id::CH31_EVT_ID_W","esp32p4::soc_etm::ch31_task_id::CH31_TASK_ID_W","esp32p4::soc_etm::ch32_evt_id::CH32_EVT_ID_W","esp32p4::soc_etm::ch32_task_id::CH32_TASK_ID_W","esp32p4::soc_etm::ch33_evt_id::CH33_EVT_ID_W","esp32p4::soc_etm::ch33_task_id::CH33_TASK_ID_W","esp32p4::soc_etm::ch34_evt_id::CH34_EVT_ID_W","esp32p4::soc_etm::ch34_task_id::CH34_TASK_ID_W","esp32p4::soc_etm::ch35_evt_id::CH35_EVT_ID_W","esp32p4::soc_etm::ch35_task_id::CH35_TASK_ID_W","esp32p4::soc_etm::ch36_evt_id::CH36_EVT_ID_W","esp32p4::soc_etm::ch36_task_id::CH36_TASK_ID_W","esp32p4::soc_etm::ch37_evt_id::CH37_EVT_ID_W","esp32p4::soc_etm::ch37_task_id::CH37_TASK_ID_W","esp32p4::soc_etm::ch38_evt_id::CH38_EVT_ID_W","esp32p4::soc_etm::ch38_task_id::CH38_TASK_ID_W","esp32p4::soc_etm::ch39_evt_id::CH39_EVT_ID_W","esp32p4::soc_etm::ch39_task_id::CH39_TASK_ID_W","esp32p4::soc_etm::ch40_evt_id::CH40_EVT_ID_W","esp32p4::soc_etm::ch40_task_id::CH40_TASK_ID_W","esp32p4::soc_etm::ch41_evt_id::CH41_EVT_ID_W","esp32p4::soc_etm::ch41_task_id::CH41_TASK_ID_W","esp32p4::soc_etm::ch42_evt_id::CH42_EVT_ID_W","esp32p4::soc_etm::ch42_task_id::CH42_TASK_ID_W","esp32p4::soc_etm::ch43_evt_id::CH43_EVT_ID_W","esp32p4::soc_etm::ch43_task_id::CH43_TASK_ID_W","esp32p4::soc_etm::ch44_evt_id::CH44_EVT_ID_W","esp32p4::soc_etm::ch44_task_id::CH44_TASK_ID_W","esp32p4::soc_etm::ch45_evt_id::CH45_EVT_ID_W","esp32p4::soc_etm::ch45_task_id::CH45_TASK_ID_W","esp32p4::soc_etm::ch46_evt_id::CH46_EVT_ID_W","esp32p4::soc_etm::ch46_task_id::CH46_TASK_ID_W","esp32p4::soc_etm::ch47_evt_id::CH47_EVT_ID_W","esp32p4::soc_etm::ch47_task_id::CH47_TASK_ID_W","esp32p4::soc_etm::ch48_evt_id::CH48_EVT_ID_W","esp32p4::soc_etm::ch48_task_id::CH48_TASK_ID_W","esp32p4::soc_etm::ch49_evt_id::CH49_EVT_ID_W","esp32p4::soc_etm::ch49_task_id::CH49_TASK_ID_W","esp32p4::soc_etm::date::DATE_W","esp32p4::spi0::spi_mem_ctrl1::SPI_MEM_CLK_MODE_W","esp32p4::spi0::spi_mem_ctrl2::SPI_MEM_CS_SETUP_TIME_W","esp32p4::spi0::spi_mem_ctrl2::SPI_MEM_CS_HOLD_TIME_W","esp32p4::spi0::spi_mem_ctrl2::SPI_MEM_ECC_CS_HOLD_TIME_W","esp32p4::spi0::spi_mem_ctrl2::SPI_MEM_CS_HOLD_DELAY_W","esp32p4::spi0::spi_mem_clock::SPI_MEM_CLKCNT_L_W","esp32p4::spi0::spi_mem_clock::SPI_MEM_CLKCNT_H_W","esp32p4::spi0::spi_mem_clock::SPI_MEM_CLKCNT_N_W","esp32p4::spi0::spi_mem_user1::SPI_MEM_USR_DUMMY_CYCLELEN_W","esp32p4::spi0::spi_mem_user1::SPI_MEM_USR_ADDR_BITLEN_W","esp32p4::spi0::spi_mem_user2::SPI_MEM_USR_COMMAND_VALUE_W","esp32p4::spi0::spi_mem_user2::SPI_MEM_USR_COMMAND_BITLEN_W","esp32p4::spi0::spi_mem_rd_status::SPI_MEM_WB_MODE_W","esp32p4::spi0::spi_mem_cache_sctrl::SPI_MEM_SRAM_RDUMMY_CYCLELEN_W","esp32p4::spi0::spi_mem_cache_sctrl::SPI_MEM_SRAM_ADDR_BITLEN_W","esp32p4::spi0::spi_mem_cache_sctrl::SPI_MEM_SRAM_WDUMMY_CYCLELEN_W","esp32p4::spi0::spi_mem_sram_cmd::SPI_MEM_SCLK_MODE_W","esp32p4::spi0::spi_mem_sram_cmd::SPI_MEM_SWB_MODE_W","esp32p4::spi0::spi_mem_sram_drd_cmd::SPI_MEM_CACHE_SRAM_USR_RD_CMD_VALUE_W","esp32p4::spi0::spi_mem_sram_drd_cmd::SPI_MEM_CACHE_SRAM_USR_RD_CMD_BITLEN_W","esp32p4::spi0::spi_mem_sram_dwr_cmd::SPI_MEM_CACHE_SRAM_USR_WR_CMD_VALUE_W","esp32p4::spi0::spi_mem_sram_dwr_cmd::SPI_MEM_CACHE_SRAM_USR_WR_CMD_BITLEN_W","esp32p4::spi0::spi_mem_sram_clk::SPI_MEM_SCLKCNT_L_W","esp32p4::spi0::spi_mem_sram_clk::SPI_MEM_SCLKCNT_H_W","esp32p4::spi0::spi_mem_sram_clk::SPI_MEM_SCLKCNT_N_W","esp32p4::spi0::spi_mem_fsm::SPI_MEM_LOCK_DELAY_TIME_W","esp32p4::spi0::spi_mem_ddr::SPI_FMEM_OUTMINBYTELEN_W","esp32p4::spi0::spi_mem_ddr::SPI_FMEM_USR_DDR_DQS_THD_W","esp32p4::spi0::spi_smem_ddr::SPI_SMEM_OUTMINBYTELEN_W","esp32p4::spi0::spi_smem_ddr::SPI_SMEM_USR_DDR_DQS_THD_W","esp32p4::spi0::spi_fmem_pms_addr::S_W","esp32p4::spi0::spi_fmem_pms_size::SPI_FMEM_PMS_SIZE_W","esp32p4::spi0::spi_smem_pms_addr::S_W","esp32p4::spi0::spi_smem_pms_size::SPI_SMEM_PMS_SIZE_W","esp32p4::spi0::spi_mem_ecc_ctrl::SPI_FMEM_ECC_ERR_INT_NUM_W","esp32p4::spi0::spi_mem_ecc_ctrl::SPI_FMEM_PAGE_SIZE_W","esp32p4::spi0::spi_smem_ecc_ctrl::SPI_SMEM_PAGE_SIZE_W","esp32p4::spi0::spi_mem_timing_cali::SPI_MEM_EXTRA_DUMMY_CYCLELEN_W","esp32p4::spi0::spi_mem_din_mode::SPI_MEM_DIN0_MODE_W","esp32p4::spi0::spi_mem_din_mode::SPI_MEM_DIN1_MODE_W","esp32p4::spi0::spi_mem_din_mode::SPI_MEM_DIN2_MODE_W","esp32p4::spi0::spi_mem_din_mode::SPI_MEM_DIN3_MODE_W","esp32p4::spi0::spi_mem_din_mode::SPI_MEM_DIN4_MODE_W","esp32p4::spi0::spi_mem_din_mode::SPI_MEM_DIN5_MODE_W","esp32p4::spi0::spi_mem_din_mode::SPI_MEM_DIN6_MODE_W","esp32p4::spi0::spi_mem_din_mode::SPI_MEM_DIN7_MODE_W","esp32p4::spi0::spi_mem_din_mode::SPI_MEM_DINS_MODE_W","esp32p4::spi0::spi_mem_din_num::SPI_MEM_DIN0_NUM_W","esp32p4::spi0::spi_mem_din_num::SPI_MEM_DIN1_NUM_W","esp32p4::spi0::spi_mem_din_num::SPI_MEM_DIN2_NUM_W","esp32p4::spi0::spi_mem_din_num::SPI_MEM_DIN3_NUM_W","esp32p4::spi0::spi_mem_din_num::SPI_MEM_DIN4_NUM_W","esp32p4::spi0::spi_mem_din_num::SPI_MEM_DIN5_NUM_W","esp32p4::spi0::spi_mem_din_num::SPI_MEM_DIN6_NUM_W","esp32p4::spi0::spi_mem_din_num::SPI_MEM_DIN7_NUM_W","esp32p4::spi0::spi_mem_din_num::SPI_MEM_DINS_NUM_W","esp32p4::spi0::spi_smem_timing_cali::SPI_SMEM_EXTRA_DUMMY_CYCLELEN_W","esp32p4::spi0::spi_smem_din_mode::SPI_SMEM_DIN0_MODE_W","esp32p4::spi0::spi_smem_din_mode::SPI_SMEM_DIN1_MODE_W","esp32p4::spi0::spi_smem_din_mode::SPI_SMEM_DIN2_MODE_W","esp32p4::spi0::spi_smem_din_mode::SPI_SMEM_DIN3_MODE_W","esp32p4::spi0::spi_smem_din_mode::SPI_SMEM_DIN4_MODE_W","esp32p4::spi0::spi_smem_din_mode::SPI_SMEM_DIN5_MODE_W","esp32p4::spi0::spi_smem_din_mode::SPI_SMEM_DIN6_MODE_W","esp32p4::spi0::spi_smem_din_mode::SPI_SMEM_DIN7_MODE_W","esp32p4::spi0::spi_smem_din_mode::SPI_SMEM_DINS_MODE_W","esp32p4::spi0::spi_smem_din_num::SPI_SMEM_DIN0_NUM_W","esp32p4::spi0::spi_smem_din_num::SPI_SMEM_DIN1_NUM_W","esp32p4::spi0::spi_smem_din_num::SPI_SMEM_DIN2_NUM_W","esp32p4::spi0::spi_smem_din_num::SPI_SMEM_DIN3_NUM_W","esp32p4::spi0::spi_smem_din_num::SPI_SMEM_DIN4_NUM_W","esp32p4::spi0::spi_smem_din_num::SPI_SMEM_DIN5_NUM_W","esp32p4::spi0::spi_smem_din_num::SPI_SMEM_DIN6_NUM_W","esp32p4::spi0::spi_smem_din_num::SPI_SMEM_DIN7_NUM_W","esp32p4::spi0::spi_smem_din_num::SPI_SMEM_DINS_NUM_W","esp32p4::spi0::spi_smem_ac::SPI_SMEM_CS_SETUP_TIME_W","esp32p4::spi0::spi_smem_ac::SPI_SMEM_CS_HOLD_TIME_W","esp32p4::spi0::spi_smem_ac::SPI_SMEM_ECC_CS_HOLD_TIME_W","esp32p4::spi0::spi_smem_ac::SPI_SMEM_CS_HOLD_DELAY_W","esp32p4::spi0::spi_smem_din_hex_mode::SPI_SMEM_DIN08_MODE_W","esp32p4::spi0::spi_smem_din_hex_mode::SPI_SMEM_DIN09_MODE_W","esp32p4::spi0::spi_smem_din_hex_mode::SPI_SMEM_DIN10_MODE_W","esp32p4::spi0::spi_smem_din_hex_mode::SPI_SMEM_DIN11_MODE_W","esp32p4::spi0::spi_smem_din_hex_mode::SPI_SMEM_DIN12_MODE_W","esp32p4::spi0::spi_smem_din_hex_mode::SPI_SMEM_DIN13_MODE_W","esp32p4::spi0::spi_smem_din_hex_mode::SPI_SMEM_DIN14_MODE_W","esp32p4::spi0::spi_smem_din_hex_mode::SPI_SMEM_DIN15_MODE_W","esp32p4::spi0::spi_smem_din_hex_mode::SPI_SMEM_DINS_HEX_MODE_W","esp32p4::spi0::spi_smem_din_hex_num::SPI_SMEM_DIN08_NUM_W","esp32p4::spi0::spi_smem_din_hex_num::SPI_SMEM_DIN09_NUM_W","esp32p4::spi0::spi_smem_din_hex_num::SPI_SMEM_DIN10_NUM_W","esp32p4::spi0::spi_smem_din_hex_num::SPI_SMEM_DIN11_NUM_W","esp32p4::spi0::spi_smem_din_hex_num::SPI_SMEM_DIN12_NUM_W","esp32p4::spi0::spi_smem_din_hex_num::SPI_SMEM_DIN13_NUM_W","esp32p4::spi0::spi_smem_din_hex_num::SPI_SMEM_DIN14_NUM_W","esp32p4::spi0::spi_smem_din_hex_num::SPI_SMEM_DIN15_NUM_W","esp32p4::spi0::spi_smem_din_hex_num::SPI_SMEM_DINS_HEX_NUM_W","esp32p4::spi0::spi_mem_xts_plain_base::SPI_XTS_PLAIN_W","esp32p4::spi0::spi_mem_xts_linesize::SPI_XTS_LINESIZE_W","esp32p4::spi0::spi_mem_xts_physical_address::SPI_XTS_PHYSICAL_ADDRESS_W","esp32p4::spi0::spi_mem_xts_date::SPI_XTS_DATE_W","esp32p4::spi0::spi_mem_mmu_item_content::SPI_MMU_ITEM_CONTENT_W","esp32p4::spi0::spi_mem_mmu_item_index::SPI_MMU_ITEM_INDEX_W","esp32p4::spi0::spi_mem_mmu_power_ctrl::SPI_MEM_AUX_CTRL_W","esp32p4::spi0::spi_mem_dpa_ctrl::SPI_CRYPT_SECURITY_LEVEL_W","esp32p4::spi0::spi_mem_registerrnd_eco_high::SPI_MEM_REGISTERRND_ECO_HIGH_W","esp32p4::spi0::spi_mem_registerrnd_eco_low::SPI_MEM_REGISTERRND_ECO_LOW_W","esp32p4::spi0::spi_mem_date::SPI_MEM_DATE_W","esp32p4::spi1::spi_mem_addr::SPI_MEM_USR_ADDR_VALUE_W","esp32p4::spi1::spi_mem_ctrl1::SPI_MEM_CLK_MODE_W","esp32p4::spi1::spi_mem_ctrl1::SPI_MEM_CS_HOLD_DLY_RES_W","esp32p4::spi1::spi_mem_clock::SPI_MEM_CLKCNT_L_W","esp32p4::spi1::spi_mem_clock::SPI_MEM_CLKCNT_H_W","esp32p4::spi1::spi_mem_clock::SPI_MEM_CLKCNT_N_W","esp32p4::spi1::spi_mem_user1::SPI_MEM_USR_DUMMY_CYCLELEN_W","esp32p4::spi1::spi_mem_user1::SPI_MEM_USR_ADDR_BITLEN_W","esp32p4::spi1::spi_mem_user2::SPI_MEM_USR_COMMAND_VALUE_W","esp32p4::spi1::spi_mem_user2::SPI_MEM_USR_COMMAND_BITLEN_W","esp32p4::spi1::spi_mem_mosi_dlen::SPI_MEM_USR_MOSI_DBITLEN_W","esp32p4::spi1::spi_mem_miso_dlen::SPI_MEM_USR_MISO_DBITLEN_W","esp32p4::spi1::spi_mem_rd_status::SPI_MEM_STATUS_W","esp32p4::spi1::spi_mem_rd_status::SPI_MEM_WB_MODE_W","esp32p4::spi1::spi_mem_w0::SPI_MEM_BUF0_W","esp32p4::spi1::spi_mem_w1::SPI_MEM_BUF1_W","esp32p4::spi1::spi_mem_w2::SPI_MEM_BUF2_W","esp32p4::spi1::spi_mem_w3::SPI_MEM_BUF3_W","esp32p4::spi1::spi_mem_w4::SPI_MEM_BUF4_W","esp32p4::spi1::spi_mem_w5::SPI_MEM_BUF5_W","esp32p4::spi1::spi_mem_w6::SPI_MEM_BUF6_W","esp32p4::spi1::spi_mem_w7::SPI_MEM_BUF7_W","esp32p4::spi1::spi_mem_w8::SPI_MEM_BUF8_W","esp32p4::spi1::spi_mem_w9::SPI_MEM_BUF9_W","esp32p4::spi1::spi_mem_w10::SPI_MEM_BUF10_W","esp32p4::spi1::spi_mem_w11::SPI_MEM_BUF11_W","esp32p4::spi1::spi_mem_w12::SPI_MEM_BUF12_W","esp32p4::spi1::spi_mem_w13::SPI_MEM_BUF13_W","esp32p4::spi1::spi_mem_w14::SPI_MEM_BUF14_W","esp32p4::spi1::spi_mem_w15::SPI_MEM_BUF15_W","esp32p4::spi1::spi_mem_flash_waiti_ctrl::SPI_MEM_WAITI_ADDR_CYCLELEN_W","esp32p4::spi1::spi_mem_flash_waiti_ctrl::SPI_MEM_WAITI_DUMMY_CYCLELEN_W","esp32p4::spi1::spi_mem_flash_waiti_ctrl::SPI_MEM_WAITI_CMD_W","esp32p4::spi1::spi_mem_flash_sus_ctrl::SPI_MEM_PESR_END_MSK_W","esp32p4::spi1::spi_mem_flash_sus_ctrl::SPI_MEM_SUS_TIMEOUT_CNT_W","esp32p4::spi1::spi_mem_flash_sus_cmd::SPI_MEM_FLASH_PES_COMMAND_W","esp32p4::spi1::spi_mem_flash_sus_cmd::SPI_MEM_WAIT_PESR_COMMAND_W","esp32p4::spi1::spi_mem_sus_status::SPI_MEM_FLASH_PER_COMMAND_W","esp32p4::spi1::spi_mem_ddr::SPI_FMEM_OUTMINBYTELEN_W","esp32p4::spi1::spi_mem_ddr::SPI_FMEM_USR_DDR_DQS_THD_W","esp32p4::spi1::spi_mem_timing_cali::SPI_MEM_EXTRA_DUMMY_CYCLELEN_W","esp32p4::spi1::spi_mem_date::SPI_MEM_DATE_W","esp32p4::spi2::spi_cmd::SPI_CONF_BITLEN_W","esp32p4::spi2::spi_addr::SPI_USR_ADDR_VALUE_W","esp32p4::spi2::spi_ctrl::SPI_RD_BIT_ORDER_W","esp32p4::spi2::spi_ctrl::SPI_WR_BIT_ORDER_W","esp32p4::spi2::spi_clock::SPI_CLKCNT_L_W","esp32p4::spi2::spi_clock::SPI_CLKCNT_H_W","esp32p4::spi2::spi_clock::SPI_CLKCNT_N_W","esp32p4::spi2::spi_clock::SPI_CLKDIV_PRE_W","esp32p4::spi2::spi_user1::SPI_USR_DUMMY_CYCLELEN_W","esp32p4::spi2::spi_user1::SPI_CS_SETUP_TIME_W","esp32p4::spi2::spi_user1::SPI_CS_HOLD_TIME_W","esp32p4::spi2::spi_user1::SPI_USR_ADDR_BITLEN_W","esp32p4::spi2::spi_user2::SPI_USR_COMMAND_VALUE_W","esp32p4::spi2::spi_user2::SPI_USR_COMMAND_BITLEN_W","esp32p4::spi2::spi_ms_dlen::SPI_MS_DATA_BITLEN_W","esp32p4::spi2::spi_misc::SPI_MASTER_CS_POL_W","esp32p4::spi2::spi_din_mode::SPI_DIN0_MODE_W","esp32p4::spi2::spi_din_mode::SPI_DIN1_MODE_W","esp32p4::spi2::spi_din_mode::SPI_DIN2_MODE_W","esp32p4::spi2::spi_din_mode::SPI_DIN3_MODE_W","esp32p4::spi2::spi_din_mode::SPI_DIN4_MODE_W","esp32p4::spi2::spi_din_mode::SPI_DIN5_MODE_W","esp32p4::spi2::spi_din_mode::SPI_DIN6_MODE_W","esp32p4::spi2::spi_din_mode::SPI_DIN7_MODE_W","esp32p4::spi2::spi_din_num::SPI_DIN0_NUM_W","esp32p4::spi2::spi_din_num::SPI_DIN1_NUM_W","esp32p4::spi2::spi_din_num::SPI_DIN2_NUM_W","esp32p4::spi2::spi_din_num::SPI_DIN3_NUM_W","esp32p4::spi2::spi_din_num::SPI_DIN4_NUM_W","esp32p4::spi2::spi_din_num::SPI_DIN5_NUM_W","esp32p4::spi2::spi_din_num::SPI_DIN6_NUM_W","esp32p4::spi2::spi_din_num::SPI_DIN7_NUM_W","esp32p4::spi2::spi_w0::SPI_BUF0_W","esp32p4::spi2::spi_w1::SPI_BUF1_W","esp32p4::spi2::spi_w2::SPI_BUF2_W","esp32p4::spi2::spi_w3::SPI_BUF3_W","esp32p4::spi2::spi_w4::SPI_BUF4_W","esp32p4::spi2::spi_w5::SPI_BUF5_W","esp32p4::spi2::spi_w6::SPI_BUF6_W","esp32p4::spi2::spi_w7::SPI_BUF7_W","esp32p4::spi2::spi_w8::SPI_BUF8_W","esp32p4::spi2::spi_w9::SPI_BUF9_W","esp32p4::spi2::spi_w10::SPI_BUF10_W","esp32p4::spi2::spi_w11::SPI_BUF11_W","esp32p4::spi2::spi_w12::SPI_BUF12_W","esp32p4::spi2::spi_w13::SPI_BUF13_W","esp32p4::spi2::spi_w14::SPI_BUF14_W","esp32p4::spi2::spi_w15::SPI_BUF15_W","esp32p4::spi2::spi_slave::SPI_CLK_MODE_W","esp32p4::spi2::spi_slave::SPI_DMA_SEG_MAGIC_VALUE_W","esp32p4::spi2::spi_slave1::SPI_SLV_DATA_BITLEN_W","esp32p4::spi2::spi_slave1::SPI_SLV_LAST_COMMAND_W","esp32p4::spi2::spi_slave1::SPI_SLV_LAST_ADDR_W","esp32p4::spi2::spi_date::SPI_DATE_W","esp32p4::spi3::spi_addr::SPI_USR_ADDR_VALUE_W","esp32p4::spi3::spi_ctrl::SPI_RD_BIT_ORDER_W","esp32p4::spi3::spi_ctrl::SPI_WR_BIT_ORDER_W","esp32p4::spi3::spi_clock::SPI_CLKCNT_L_W","esp32p4::spi3::spi_clock::SPI_CLKCNT_H_W","esp32p4::spi3::spi_clock::SPI_CLKCNT_N_W","esp32p4::spi3::spi_clock::SPI_CLKDIV_PRE_W","esp32p4::spi3::spi_user1::SPI_USR_DUMMY_CYCLELEN_W","esp32p4::spi3::spi_user1::SPI_CS_SETUP_TIME_W","esp32p4::spi3::spi_user1::SPI_CS_HOLD_TIME_W","esp32p4::spi3::spi_user1::SPI_USR_ADDR_BITLEN_W","esp32p4::spi3::spi_user2::SPI_USR_COMMAND_VALUE_W","esp32p4::spi3::spi_user2::SPI_USR_COMMAND_BITLEN_W","esp32p4::spi3::spi_ms_dlen::SPI_MS_DATA_BITLEN_W","esp32p4::spi3::spi_misc::SPI_MASTER_CS_POL_W","esp32p4::spi3::spi_din_mode::SPI_DIN0_MODE_W","esp32p4::spi3::spi_din_mode::SPI_DIN1_MODE_W","esp32p4::spi3::spi_din_mode::SPI_DIN2_MODE_W","esp32p4::spi3::spi_din_mode::SPI_DIN3_MODE_W","esp32p4::spi3::spi_din_num::SPI_DIN0_NUM_W","esp32p4::spi3::spi_din_num::SPI_DIN1_NUM_W","esp32p4::spi3::spi_din_num::SPI_DIN2_NUM_W","esp32p4::spi3::spi_din_num::SPI_DIN3_NUM_W","esp32p4::spi3::spi_w0::SPI_BUF0_W","esp32p4::spi3::spi_w1::SPI_BUF1_W","esp32p4::spi3::spi_w2::SPI_BUF2_W","esp32p4::spi3::spi_w3::SPI_BUF3_W","esp32p4::spi3::spi_w4::SPI_BUF4_W","esp32p4::spi3::spi_w5::SPI_BUF5_W","esp32p4::spi3::spi_w6::SPI_BUF6_W","esp32p4::spi3::spi_w7::SPI_BUF7_W","esp32p4::spi3::spi_w8::SPI_BUF8_W","esp32p4::spi3::spi_w9::SPI_BUF9_W","esp32p4::spi3::spi_w10::SPI_BUF10_W","esp32p4::spi3::spi_w11::SPI_BUF11_W","esp32p4::spi3::spi_w12::SPI_BUF12_W","esp32p4::spi3::spi_w13::SPI_BUF13_W","esp32p4::spi3::spi_w14::SPI_BUF14_W","esp32p4::spi3::spi_w15::SPI_BUF15_W","esp32p4::spi3::spi_slave::SPI_CLK_MODE_W","esp32p4::spi3::spi_slave1::SPI_SLV_DATA_BITLEN_W","esp32p4::spi3::spi_slave1::SPI_SLV_LAST_COMMAND_W","esp32p4::spi3::spi_slave1::SPI_SLV_LAST_ADDR_W","esp32p4::spi3::spi_date::SPI_DATE_W","esp32p4::systimer::unit0_load_hi::TIMER_UNIT0_LOAD_HI_W","esp32p4::systimer::unit0_load_lo::TIMER_UNIT0_LOAD_LO_W","esp32p4::systimer::unit1_load_hi::TIMER_UNIT1_LOAD_HI_W","esp32p4::systimer::unit1_load_lo::TIMER_UNIT1_LOAD_LO_W","esp32p4::systimer::target0_hi::TIMER_TARGET0_HI_W","esp32p4::systimer::target0_lo::TIMER_TARGET0_LO_W","esp32p4::systimer::target1_hi::TIMER_TARGET1_HI_W","esp32p4::systimer::target1_lo::TIMER_TARGET1_LO_W","esp32p4::systimer::target2_hi::TIMER_TARGET2_HI_W","esp32p4::systimer::target2_lo::TIMER_TARGET2_LO_W","esp32p4::systimer::target0_conf::TARGET0_PERIOD_W","esp32p4::systimer::target1_conf::TARGET1_PERIOD_W","esp32p4::systimer::target2_conf::TARGET2_PERIOD_W","esp32p4::systimer::date::DATE_W","esp32p4::timg0::tconfig::DIVIDER_W","esp32p4::timg0::talarmlo::ALARM_LO_W","esp32p4::timg0::talarmhi::ALARM_HI_W","esp32p4::timg0::tloadlo::LOAD_LO_W","esp32p4::timg0::tloadhi::LOAD_HI_W","esp32p4::timg0::tload::LOAD_W","esp32p4::timg0::wdtconfig0::WDT_SYS_RESET_LENGTH_W","esp32p4::timg0::wdtconfig0::WDT_CPU_RESET_LENGTH_W","esp32p4::timg0::wdtconfig0::WDT_STG3_W","esp32p4::timg0::wdtconfig0::WDT_STG2_W","esp32p4::timg0::wdtconfig0::WDT_STG1_W","esp32p4::timg0::wdtconfig0::WDT_STG0_W","esp32p4::timg0::wdtconfig1::WDT_CLK_PRESCALE_W","esp32p4::timg0::wdtconfig2::WDT_STG0_HOLD_W","esp32p4::timg0::wdtconfig3::WDT_STG1_HOLD_W","esp32p4::timg0::wdtconfig4::WDT_STG2_HOLD_W","esp32p4::timg0::wdtconfig5::WDT_STG3_HOLD_W","esp32p4::timg0::wdtfeed::WDT_FEED_W","esp32p4::timg0::wdtwprotect::WDT_WKEY_W","esp32p4::timg0::rtccalicfg::RTC_CALI_CLK_SEL_W","esp32p4::timg0::rtccalicfg::RTC_CALI_MAX_W","esp32p4::timg0::rtccalicfg2::RTC_CALI_TIMEOUT_RST_CNT_W","esp32p4::timg0::rtccalicfg2::RTC_CALI_TIMEOUT_THRES_W","esp32p4::timg0::ntimers_date::NTIMGS_DATE_W","esp32p4::trace0::mem_start_addr::MEM_START_ADDR_W","esp32p4::trace0::mem_end_addr::MEM_END_ADDR_W","esp32p4::trace0::filter_match_control::MATCH_CHOICE_ECAUSE_W","esp32p4::trace0::filter_comparator_control::P_FUNCTION_W","esp32p4::trace0::filter_comparator_control::S_FUNCTION_W","esp32p4::trace0::filter_comparator_control::MATCH_MODE_W","esp32p4::trace0::filter_p_comparator_match::P_MATCH_W","esp32p4::trace0::filter_s_comparator_match::S_MATCH_W","esp32p4::trace0::resync_prolonged::RESYNC_PROLONGED_W","esp32p4::trace0::resync_prolonged::RESYNC_MODE_W","esp32p4::trace0::ahb_config::HBURST_W","esp32p4::trace0::ahb_config::MAX_INCR_W","esp32p4::trace0::date::DATE_W","esp32p4::lp_tsens::ctrl::CLK_DIV_W","esp32p4::lp_tsens::ctrl2::XPD_WAIT_W","esp32p4::lp_tsens::ctrl2::XPD_FORCE_W","esp32p4::lp_tsens::wakeup_ctrl::WAKEUP_TH_LOW_W","esp32p4::lp_tsens::wakeup_ctrl::WAKEUP_TH_HIGH_W","esp32p4::lp_tsens::sample_rate::SAMPLE_RATE_W","esp32p4::lp_tsens::rnd_eco_low::RND_ECO_LOW_W","esp32p4::lp_tsens::rnd_eco_high::RND_ECO_HIGH_W","esp32p4::twai0::bus_timing_0::BAUD_PRESC_W","esp32p4::twai0::bus_timing_0::SYNC_JUMP_WIDTH_W","esp32p4::twai0::bus_timing_1::TIME_SEGMENT1_W","esp32p4::twai0::bus_timing_1::TIME_SEGMENT2_W","esp32p4::twai0::err_warning_limit::ERR_WARNING_LIMIT_W","esp32p4::twai0::rx_err_cnt::RX_ERR_CNT_W","esp32p4::twai0::tx_err_cnt::TX_ERR_CNT_W","esp32p4::twai0::data_0::DATA_0_W","esp32p4::twai0::data_1::DATA_1_W","esp32p4::twai0::data_2::DATA_2_W","esp32p4::twai0::data_3::DATA_3_W","esp32p4::twai0::data_4::DATA_4_W","esp32p4::twai0::data_5::DATA_5_W","esp32p4::twai0::data_6::DATA_6_W","esp32p4::twai0::data_7::DATA_7_W","esp32p4::twai0::data_8::DATA_8_W","esp32p4::twai0::data_9::DATA_9_W","esp32p4::twai0::data_10::DATA_10_W","esp32p4::twai0::data_11::DATA_11_W","esp32p4::twai0::data_12::DATA_12_W","esp32p4::twai0::clock_divider::CD_W","esp32p4::twai0::hw_standby_cnt::STANDBY_WAIT_CNT_W","esp32p4::twai0::idle_intr_cnt::IDLE_INTR_CNT_W","esp32p4::twai0::timestamp_prescaler::TS_DIV_NUM_W","esp32p4::uart0::fifo::RXFIFO_RD_BYTE_W","esp32p4::uart0::clkdiv::CLKDIV_W","esp32p4::uart0::clkdiv::CLKDIV_FRAG_W","esp32p4::uart0::rx_filt::GLITCH_FILT_W","esp32p4::uart0::conf0::BIT_NUM_W","esp32p4::uart0::conf0::STOP_BIT_NUM_W","esp32p4::uart0::conf1::RXFIFO_FULL_THRHD_W","esp32p4::uart0::conf1::TXFIFO_EMPTY_THRHD_W","esp32p4::uart0::hwfc_conf::RX_FLOW_THRHD_W","esp32p4::uart0::sleep_conf0::WK_CHAR1_W","esp32p4::uart0::sleep_conf0::WK_CHAR2_W","esp32p4::uart0::sleep_conf0::WK_CHAR3_W","esp32p4::uart0::sleep_conf0::WK_CHAR4_W","esp32p4::uart0::sleep_conf1::WK_CHAR0_W","esp32p4::uart0::sleep_conf2::ACTIVE_THRESHOLD_W","esp32p4::uart0::sleep_conf2::RX_WAKE_UP_THRHD_W","esp32p4::uart0::sleep_conf2::WK_CHAR_NUM_W","esp32p4::uart0::sleep_conf2::WK_CHAR_MASK_W","esp32p4::uart0::sleep_conf2::WK_MODE_SEL_W","esp32p4::uart0::swfc_conf0::XON_CHAR_W","esp32p4::uart0::swfc_conf0::XOFF_CHAR_W","esp32p4::uart0::swfc_conf1::XON_THRESHOLD_W","esp32p4::uart0::swfc_conf1::XOFF_THRESHOLD_W","esp32p4::uart0::txbrk_conf::TX_BRK_NUM_W","esp32p4::uart0::idle_conf::RX_IDLE_THRHD_W","esp32p4::uart0::idle_conf::TX_IDLE_NUM_W","esp32p4::uart0::rs485_conf::RS485_TX_DLY_NUM_W","esp32p4::uart0::at_cmd_precnt::PRE_IDLE_NUM_W","esp32p4::uart0::at_cmd_postcnt::POST_IDLE_NUM_W","esp32p4::uart0::at_cmd_gaptout::RX_GAP_TOUT_W","esp32p4::uart0::at_cmd_char::AT_CMD_CHAR_W","esp32p4::uart0::at_cmd_char::CHAR_NUM_W","esp32p4::uart0::tout_conf::RX_TOUT_THRHD_W","esp32p4::uart0::date::DATE_W","esp32p4::uart0::id::ID_W","esp32p4::uhci0::conf0::UART_SEL_W","esp32p4::uhci0::hung_conf::TXFIFO_TIMEOUT_W","esp32p4::uhci0::hung_conf::TXFIFO_TIMEOUT_SHIFT_W","esp32p4::uhci0::hung_conf::RXFIFO_TIMEOUT_W","esp32p4::uhci0::hung_conf::RXFIFO_TIMEOUT_SHIFT_W","esp32p4::uhci0::ack_num::ACK_NUM_W","esp32p4::uhci0::quick_sent::SINGLE_SEND_NUM_W","esp32p4::uhci0::quick_sent::ALWAYS_SEND_NUM_W","esp32p4::uhci0::reg_q0_word0::SEND_Q0_WORD0_W","esp32p4::uhci0::reg_q0_word1::SEND_Q0_WORD1_W","esp32p4::uhci0::reg_q1_word0::SEND_Q1_WORD0_W","esp32p4::uhci0::reg_q1_word1::SEND_Q1_WORD1_W","esp32p4::uhci0::reg_q2_word0::SEND_Q2_WORD0_W","esp32p4::uhci0::reg_q2_word1::SEND_Q2_WORD1_W","esp32p4::uhci0::reg_q3_word0::SEND_Q3_WORD0_W","esp32p4::uhci0::reg_q3_word1::SEND_Q3_WORD1_W","esp32p4::uhci0::reg_q4_word0::SEND_Q4_WORD0_W","esp32p4::uhci0::reg_q4_word1::SEND_Q4_WORD1_W","esp32p4::uhci0::reg_q5_word0::SEND_Q5_WORD0_W","esp32p4::uhci0::reg_q5_word1::SEND_Q5_WORD1_W","esp32p4::uhci0::reg_q6_word0::SEND_Q6_WORD0_W","esp32p4::uhci0::reg_q6_word1::SEND_Q6_WORD1_W","esp32p4::uhci0::esc_conf0::SEPER_CHAR_W","esp32p4::uhci0::esc_conf0::SEPER_ESC_CHAR0_W","esp32p4::uhci0::esc_conf0::SEPER_ESC_CHAR1_W","esp32p4::uhci0::esc_conf1::ESC_SEQ0_W","esp32p4::uhci0::esc_conf1::ESC_SEQ0_CHAR0_W","esp32p4::uhci0::esc_conf1::ESC_SEQ0_CHAR1_W","esp32p4::uhci0::esc_conf2::ESC_SEQ1_W","esp32p4::uhci0::esc_conf2::ESC_SEQ1_CHAR0_W","esp32p4::uhci0::esc_conf2::ESC_SEQ1_CHAR1_W","esp32p4::uhci0::esc_conf3::ESC_SEQ2_W","esp32p4::uhci0::esc_conf3::ESC_SEQ2_CHAR0_W","esp32p4::uhci0::esc_conf3::ESC_SEQ2_CHAR1_W","esp32p4::uhci0::pkt_thres::PKT_THRS_W","esp32p4::uhci0::date::DATE_W","esp32p4::usb_device::ep1::RDWR_BYTE_W","esp32p4::usb_device::conf0::VREFH_W","esp32p4::usb_device::conf0::VREFL_W","esp32p4::usb_device::get_line_code_w0::GET_DW_DTE_RATE_W","esp32p4::usb_device::get_line_code_w1::GET_BDATA_BITS_W","esp32p4::usb_device::get_line_code_w1::GET_BPARITY_TYPE_W","esp32p4::usb_device::get_line_code_w1::GET_BCHAR_FORMAT_W","esp32p4::usb_device::eco_low_48::RND_ECO_LOW_48_W","esp32p4::usb_device::eco_high_48::RND_ECO_HIGH_48_W","esp32p4::usb_device::eco_low_apb::RND_ECO_LOW_APB_W","esp32p4::usb_device::eco_high_apb::RND_ECO_HIGH_APB_W","esp32p4::usb_device::sram_ctrl::MEM_AUX_CTRL_W","esp32p4::usb_device::date::DATE_W","esp32p4::usb_wrap::otg_conf::VREFH_W","esp32p4::usb_wrap::otg_conf::VREFL_W"]]
};if (window.register_type_impls) {window.register_type_impls(type_impls);} else {window.pending_type_impls = type_impls;}})()