
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys-Verific 0.0.19
 Yosys 0.16+65 (git sha1 91803ad5c, gcc 9.1.0 -fPIC -Os)


-- Executing script file `yosys.ys' --
echo on

yosys> plugin -i synth-rs

yosys> read -verific

yosys> read -incdir .

yosys> verific -vlog-incdir .

1. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific Mar22_SW_Release, released at Fri Apr  1 00:31:54 2022.

yosys> verilog_defaults -add -I.

yosys> read -sv prim_alert_pkg.sv prim_cipher_pkg.sv prim_count_pkg.sv prim_esc_pkg.sv prim_mubi_pkg.sv prim_pkg.sv prim_ram_1p_pkg.sv prim_ram_2p_pkg.sv prim_secded_pkg.sv prim_subreg_pkg.sv prim_util_pkg.sv pwrmgr_reg_pkg.sv pwrmgr_pkg.sv jtag_pkg.sv lc_ctrl_pkg.sv entropy_src_pkg.sv edn_reg_pkg.sv edn_pkg.sv top_pkg.sv tlul_pkg.sv prim_alert_sender.sv prim_arbiter_fixed.sv prim_arbiter_ppc.sv prim_buf.sv prim_clock_buf.sv prim_clock_gating.sv prim_clock_inv.sv prim_clock_mux2.sv prim_count.sv prim_diff_decode.sv prim_edge_detector.sv prim_edn_req.sv prim_esc_receiver.sv prim_fifo_async.sv prim_fifo_async_sram_adapter.sv prim_fifo_sync.sv prim_flop.sv prim_flop_2sync.sv prim_flop_en.sv prim_generic_buf.sv prim_generic_clock_buf.sv prim_generic_clock_inv.sv prim_generic_clock_mux2.sv prim_generic_flop.sv prim_generic_flop_2sync.sv prim_generic_flop_en.sv prim_generic_ram_1p.sv prim_generic_ram_2p.sv prim_intr_hw.sv prim_lc_sync.sv prim_lfsr.sv prim_mubi4_sync.sv prim_packer_fifo.sv prim_prince.sv prim_pulse_sync.sv prim_ram_1p.sv prim_ram_1p_adv.sv prim_subst_perm.sv prim_ram_1p_scr.sv prim_ram_2p.sv prim_ram_2p_async_adv.sv prim_reg_cdc.sv prim_sec_anchor_buf.sv prim_secded_28_22_dec.sv prim_secded_28_22_enc.sv prim_secded_72_64_dec.sv prim_secded_72_64_enc.sv prim_secded_inv_39_32_dec.sv prim_secded_inv_39_32_enc.sv prim_secded_inv_64_57_dec.sv prim_secded_inv_64_57_enc.sv prim_slicer.sv prim_sparse_fsm_flop.sv prim_sram_arbiter.sv prim_subreg.sv prim_subreg_ext.sv prim_sync_reqack.sv tlul_adapter_host.sv tlul_adapter_reg.sv tlul_adapter_sram.sv tlul_assert.sv tlul_assert_multiple.sv tlul_cmd_intg_chk.sv tlul_cmd_intg_gen.sv tlul_data_integ_dec.sv tlul_data_integ_enc.sv tlul_err.sv tlul_err_resp.sv tlul_fifo_async.sv tlul_fifo_sync.sv tlul_rsp_intg_chk.sv tlul_rsp_intg_gen.sv tlul_socket_1n.sv tlul_socket_m1.sv tlul_sram_byte.sv wav_cgc_rl.sv

yosys> verific -sv prim_alert_pkg.sv prim_cipher_pkg.sv prim_count_pkg.sv prim_esc_pkg.sv prim_mubi_pkg.sv prim_pkg.sv prim_ram_1p_pkg.sv prim_ram_2p_pkg.sv prim_secded_pkg.sv prim_subreg_pkg.sv prim_util_pkg.sv pwrmgr_reg_pkg.sv pwrmgr_pkg.sv jtag_pkg.sv lc_ctrl_pkg.sv entropy_src_pkg.sv edn_reg_pkg.sv edn_pkg.sv top_pkg.sv tlul_pkg.sv prim_alert_sender.sv prim_arbiter_fixed.sv prim_arbiter_ppc.sv prim_buf.sv prim_clock_buf.sv prim_clock_gating.sv prim_clock_inv.sv prim_clock_mux2.sv prim_count.sv prim_diff_decode.sv prim_edge_detector.sv prim_edn_req.sv prim_esc_receiver.sv prim_fifo_async.sv prim_fifo_async_sram_adapter.sv prim_fifo_sync.sv prim_flop.sv prim_flop_2sync.sv prim_flop_en.sv prim_generic_buf.sv prim_generic_clock_buf.sv prim_generic_clock_inv.sv prim_generic_clock_mux2.sv prim_generic_flop.sv prim_generic_flop_2sync.sv prim_generic_flop_en.sv prim_generic_ram_1p.sv prim_generic_ram_2p.sv prim_intr_hw.sv prim_lc_sync.sv prim_lfsr.sv prim_mubi4_sync.sv prim_packer_fifo.sv prim_prince.sv prim_pulse_sync.sv prim_ram_1p.sv prim_ram_1p_adv.sv prim_subst_perm.sv prim_ram_1p_scr.sv prim_ram_2p.sv prim_ram_2p_async_adv.sv prim_reg_cdc.sv prim_sec_anchor_buf.sv prim_secded_28_22_dec.sv prim_secded_28_22_enc.sv prim_secded_72_64_dec.sv prim_secded_72_64_enc.sv prim_secded_inv_39_32_dec.sv prim_secded_inv_39_32_enc.sv prim_secded_inv_64_57_dec.sv prim_secded_inv_64_57_enc.sv prim_slicer.sv prim_sparse_fsm_flop.sv prim_sram_arbiter.sv prim_subreg.sv prim_subreg_ext.sv prim_sync_reqack.sv tlul_adapter_host.sv tlul_adapter_reg.sv tlul_adapter_sram.sv tlul_assert.sv tlul_assert_multiple.sv tlul_cmd_intg_chk.sv tlul_cmd_intg_gen.sv tlul_data_integ_dec.sv tlul_data_integ_enc.sv tlul_err.sv tlul_err_resp.sv tlul_fifo_async.sv tlul_fifo_sync.sv tlul_rsp_intg_chk.sv tlul_rsp_intg_gen.sv tlul_socket_1n.sv tlul_socket_m1.sv tlul_sram_byte.sv wav_cgc_rl.sv

2. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific Mar22_SW_Release, released at Fri Apr  1 00:31:54 2022.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_alert_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_alert_pkg.sv:19: parameter 'ALERT_TX_DEFAULT' declared inside package 'prim_alert_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_alert_pkg.sv:22: parameter 'ALERT_RX_DEFAULT' declared inside package 'prim_alert_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_cipher_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:23: parameter 'PRINCE_SBOX4' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:28: parameter 'PRINCE_SBOX4_INV' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:33: parameter 'PRINCE_SHIFT_ROWS64' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:38: parameter 'PRINCE_SHIFT_ROWS64_INV' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:44: parameter 'PRINCE_ROUND_CONST' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:58: parameter 'PRINCE_ALPHA_CONST' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:61: parameter 'PRINCE_SHIFT_ROWS_CONST0' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:62: parameter 'PRINCE_SHIFT_ROWS_CONST1' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:63: parameter 'PRINCE_SHIFT_ROWS_CONST2' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:64: parameter 'PRINCE_SHIFT_ROWS_CONST3' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:141: parameter 'PRESENT_SBOX4' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:146: parameter 'PRESENT_SBOX4_INV' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:153: parameter 'PRESENT_PERM32' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:162: parameter 'PRESENT_PERM32_INV' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:172: parameter 'PRESENT_PERM64' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:189: parameter 'PRESENT_PERM64_INV' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_count_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_esc_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_esc_pkg.sv:17: parameter 'ESC_TX_DEFAULT' declared inside package 'prim_esc_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_esc_pkg.sv:20: parameter 'ESC_RX_DEFAULT' declared inside package 'prim_esc_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_mubi_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_mubi_pkg.sv:19: parameter 'MuBi4Width' declared inside package 'prim_mubi_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_mubi_pkg.sv:148: parameter 'MuBi8Width' declared inside package 'prim_mubi_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_mubi_pkg.sv:277: parameter 'MuBi12Width' declared inside package 'prim_mubi_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_mubi_pkg.sv:406: parameter 'MuBi16Width' declared inside package 'prim_mubi_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_ram_1p_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_ram_1p_pkg.sv:18: parameter 'RAM_1P_CFG_DEFAULT' declared inside package 'prim_ram_1p_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_ram_2p_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_ram_2p_pkg.sv:20: parameter 'RAM_2P_CFG_DEFAULT' declared inside package 'prim_ram_2p_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:81: parameter 'Secded2216ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:82: parameter 'Secded2216ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:90: parameter 'Secded2822ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:91: parameter 'Secded2822ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:99: parameter 'Secded3932ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:100: parameter 'Secded3932ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:108: parameter 'Secded6457ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:109: parameter 'Secded6457ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:117: parameter 'Secded7264ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:118: parameter 'Secded7264ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:126: parameter 'SecdedHamming2216ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:127: parameter 'SecdedHamming2216ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:135: parameter 'SecdedHamming3932ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:136: parameter 'SecdedHamming3932ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:144: parameter 'SecdedHamming7264ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:145: parameter 'SecdedHamming7264ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:153: parameter 'SecdedHamming7668ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:154: parameter 'SecdedHamming7668ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:162: parameter 'SecdedInv2216ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:163: parameter 'SecdedInv2216ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:171: parameter 'SecdedInv2822ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:172: parameter 'SecdedInv2822ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:180: parameter 'SecdedInv3932ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:181: parameter 'SecdedInv3932ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:189: parameter 'SecdedInv6457ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:190: parameter 'SecdedInv6457ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:198: parameter 'SecdedInv7264ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:199: parameter 'SecdedInv7264ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:207: parameter 'SecdedInvHamming2216ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:208: parameter 'SecdedInvHamming2216ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:216: parameter 'SecdedInvHamming3932ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:217: parameter 'SecdedInvHamming3932ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:225: parameter 'SecdedInvHamming7264ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:226: parameter 'SecdedInvHamming7264ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:234: parameter 'SecdedInvHamming7668ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:235: parameter 'SecdedInvHamming7668ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_subreg_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_util_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'pwrmgr_reg_pkg.sv'
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:10: parameter 'NumWkups' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:11: parameter 'NumRstReqs' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:162: parameter 'PWRMGR_INTR_STATE_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:163: parameter 'PWRMGR_INTR_ENABLE_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:164: parameter 'PWRMGR_INTR_TEST_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:165: parameter 'PWRMGR_CTRL_CFG_REGWEN_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:166: parameter 'PWRMGR_CONTROL_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:167: parameter 'PWRMGR_CFG_CDC_SYNC_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:168: parameter 'PWRMGR_WAKEUP_EN_REGWEN_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:169: parameter 'PWRMGR_WAKEUP_EN_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:170: parameter 'PWRMGR_WAKE_STATUS_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:171: parameter 'PWRMGR_RESET_EN_REGWEN_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:172: parameter 'PWRMGR_RESET_EN_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:173: parameter 'PWRMGR_RESET_STATUS_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:174: parameter 'PWRMGR_ESCALATE_RESET_STATUS_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:175: parameter 'PWRMGR_WAKE_INFO_CAPTURE_DIS_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:176: parameter 'PWRMGR_WAKE_INFO_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:199: parameter 'PWRMGR_PERMIT' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'pwrmgr_pkg.sv'
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:11: parameter 'ALWAYS_ON_DOMAIN' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:14: parameter 'PowerDomains' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:44: parameter 'PWR_AST_RSP_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:52: parameter 'PWR_AST_RSP_SYNC_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:83: parameter 'PWR_RST_RSP_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:110: parameter 'PWR_OTP_RSP_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:127: parameter 'PWR_LC_RSP_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:143: parameter 'PWR_FLASH_REQ_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:147: parameter 'PWR_FLASH_RSP_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:158: parameter 'PWR_CPU_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:163: parameter 'WAKEUPS_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:164: parameter 'RSTREQS_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'jtag_pkg.sv'
VERIFIC-WARNING [VERI-2418] jtag_pkg.sv:15: parameter 'JTAG_REQ_DEFAULT' declared inside package 'jtag_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] jtag_pkg.sv:22: parameter 'JTAG_RSP_DEFAULT' declared inside package 'jtag_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'lc_ctrl_pkg.sv'
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:13: parameter 'A0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:14: parameter 'A1' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:15: parameter 'A2' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:16: parameter 'A3' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:17: parameter 'A4' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:18: parameter 'A5' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:19: parameter 'A6' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:20: parameter 'A7' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:21: parameter 'A8' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:22: parameter 'A9' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:23: parameter 'A10' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:24: parameter 'A11' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:26: parameter 'B0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:27: parameter 'B1' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:28: parameter 'B2' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:29: parameter 'B3' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:30: parameter 'B4' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:31: parameter 'B5' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:32: parameter 'B6' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:33: parameter 'B7' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:34: parameter 'B8' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:35: parameter 'B9' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:36: parameter 'B10' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:37: parameter 'B11' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:40: parameter 'C0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:41: parameter 'C1' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:42: parameter 'C2' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:43: parameter 'C3' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:44: parameter 'C4' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:45: parameter 'C5' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:46: parameter 'C6' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:47: parameter 'C7' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:48: parameter 'C8' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:49: parameter 'C9' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:50: parameter 'C10' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:51: parameter 'C11' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:52: parameter 'C12' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:53: parameter 'C13' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:54: parameter 'C14' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:55: parameter 'C15' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:57: parameter 'D0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:58: parameter 'D1' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:59: parameter 'D2' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:60: parameter 'D3' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:61: parameter 'D4' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:62: parameter 'D5' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:63: parameter 'D6' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:64: parameter 'D7' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:65: parameter 'D8' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:66: parameter 'D9' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:67: parameter 'D10' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:68: parameter 'D11' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:69: parameter 'D12' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:70: parameter 'D13' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:71: parameter 'D14' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:72: parameter 'D15' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:75: parameter 'E0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:76: parameter 'F0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:82: parameter 'LcValueWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:83: parameter 'LcTokenWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:84: parameter 'NumLcStateValues' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:85: parameter 'LcStateWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:86: parameter 'NumLcCountValues' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:87: parameter 'LcCountWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:88: parameter 'NumLcStates' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:89: parameter 'DecLcStateWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:90: parameter 'DecLcCountWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:91: parameter 'LcIdStateWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:92: parameter 'DecLcIdStateWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:172: parameter 'NumTokens' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:173: parameter 'TokenIdxWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:191: parameter 'TxWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:199: parameter 'LC_TX_DEFAULT' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:201: parameter 'RmaSeedWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:204: parameter 'LcKeymgrDivWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:263: parameter 'TransTokenIdxMatrix' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'entropy_src_pkg.sv'
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:13: parameter 'RNG_BUS_WIDTH' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:14: parameter 'CSRNG_BUS_WIDTH' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:15: parameter 'FIPS_BUS_WIDTH' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:28: parameter 'ENTROPY_SRC_HW_IF_REQ_DEFAULT' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:29: parameter 'ENTROPY_SRC_HW_IF_RSP_DEFAULT' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:42: parameter 'ENTROPY_SRC_RNG_REQ_DEFAULT' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:43: parameter 'ENTROPY_SRC_RNG_RSP_DEFAULT' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:62: parameter 'ENTROPY_SRC_XHT_REQ_DEFAULT' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:63: parameter 'ENTROPY_SRC_XHT_RSP_DEFAULT' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'edn_reg_pkg.sv'
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:10: parameter 'NumAlerts' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:13: parameter 'BlockAw' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:224: parameter 'EDN_INTR_STATE_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:225: parameter 'EDN_INTR_ENABLE_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:226: parameter 'EDN_INTR_TEST_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:227: parameter 'EDN_ALERT_TEST_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:228: parameter 'EDN_REGWEN_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:229: parameter 'EDN_CTRL_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:230: parameter 'EDN_SUM_STS_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:231: parameter 'EDN_BOOT_INS_CMD_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:232: parameter 'EDN_BOOT_GEN_CMD_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:233: parameter 'EDN_SW_CMD_REQ_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:234: parameter 'EDN_SW_CMD_STS_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:235: parameter 'EDN_RESEED_CMD_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:236: parameter 'EDN_GENERATE_CMD_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:237: parameter 'EDN_MAX_NUM_REQS_BETWEEN_RESEEDS_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:238: parameter 'EDN_RECOV_ALERT_STS_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:239: parameter 'EDN_ERR_CODE_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:240: parameter 'EDN_ERR_CODE_TEST_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:243: parameter 'EDN_INTR_TEST_RESVAL' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:244: parameter 'EDN_INTR_TEST_EDN_CMD_REQ_DONE_RESVAL' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:245: parameter 'EDN_INTR_TEST_EDN_FATAL_ERR_RESVAL' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:246: parameter 'EDN_ALERT_TEST_RESVAL' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:247: parameter 'EDN_ALERT_TEST_RECOV_ALERT_RESVAL' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:248: parameter 'EDN_ALERT_TEST_FATAL_ALERT_RESVAL' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:249: parameter 'EDN_SW_CMD_REQ_RESVAL' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:250: parameter 'EDN_RESEED_CMD_RESVAL' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:251: parameter 'EDN_GENERATE_CMD_RESVAL' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:275: parameter 'EDN_PERMIT' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'edn_pkg.sv'
VERIFIC-WARNING [VERI-2418] edn_pkg.sv:12: parameter 'ENDPOINT_BUS_WIDTH' declared inside package 'edn_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_pkg.sv:13: parameter 'FIPS_ENDPOINT_BUS_WIDTH' declared inside package 'edn_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_pkg.sv:26: parameter 'EDN_REQ_DEFAULT' declared inside package 'edn_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_pkg.sv:27: parameter 'EDN_RSP_DEFAULT' declared inside package 'edn_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_pkg.sv:30: parameter 'EDN_MODE_WIDTH' declared inside package 'edn_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'top_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_pkg.sv'
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:14: parameter 'ArbiterImpl' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:27: parameter 'H2DCmdMaxWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:28: parameter 'H2DCmdIntgWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:29: parameter 'H2DCmdFullWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:30: parameter 'D2HRspMaxWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:31: parameter 'D2HRspIntgWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:32: parameter 'D2HRspFullWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:33: parameter 'DataMaxWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:34: parameter 'DataIntgWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:35: parameter 'DataFullWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:44: parameter 'TL_A_USER_DEFAULT' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:84: parameter 'TL_D_USER_DEFAULT' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_alert_sender.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_arbiter_fixed.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_arbiter_ppc.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_buf.sv'
VERIFIC-WARNING [VERI-1199] prim_buf.sv:24: parameter 'Impl' becomes localparam in 'prim_buf' with formal parameter declaration list
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_clock_buf.sv'
VERIFIC-WARNING [VERI-1199] prim_clock_buf.sv:24: parameter 'Impl' becomes localparam in 'prim_clock_buf' with formal parameter declaration list
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_clock_gating.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_clock_inv.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_clock_mux2.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_count.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_diff_decode.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_edge_detector.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_edn_req.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_esc_receiver.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_fifo_async.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_fifo_async_sram_adapter.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_fifo_sync.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_flop.sv'
VERIFIC-WARNING [VERI-1199] prim_flop.sv:30: parameter 'Impl' becomes localparam in 'prim_flop' with formal parameter declaration list
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_flop_2sync.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_flop_en.sv'
VERIFIC-WARNING [VERI-1199] prim_flop_en.sv:30: parameter 'Impl' becomes localparam in 'prim_flop_en' with formal parameter declaration list
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_generic_buf.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_generic_clock_buf.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_generic_clock_inv.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_generic_clock_mux2.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_generic_flop.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_generic_flop_2sync.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_generic_flop_en.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_generic_ram_1p.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_generic_ram_2p.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_intr_hw.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_lc_sync.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_lfsr.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_mubi4_sync.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_packer_fifo.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_prince.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_pulse_sync.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_ram_1p.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_ram_1p_adv.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_subst_perm.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_ram_1p_scr.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_ram_2p.sv'
VERIFIC-WARNING [VERI-1199] prim_ram_2p.sv:41: parameter 'Impl' becomes localparam in 'prim_ram_2p' with formal parameter declaration list
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_ram_2p_async_adv.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_reg_cdc.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_sec_anchor_buf.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_28_22_dec.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_28_22_enc.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_72_64_dec.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_72_64_enc.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_inv_39_32_dec.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_inv_39_32_enc.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_inv_64_57_dec.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_inv_64_57_enc.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_slicer.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_sparse_fsm_flop.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_sram_arbiter.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_subreg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_subreg_ext.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_sync_reqack.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_adapter_host.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_adapter_reg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_adapter_sram.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_assert.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_assert_multiple.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_cmd_intg_chk.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_cmd_intg_gen.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_data_integ_dec.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_data_integ_enc.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_err.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_err_resp.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_fifo_async.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_fifo_sync.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_rsp_intg_chk.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_rsp_intg_gen.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_socket_1n.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_socket_m1.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_sram_byte.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'wav_cgc_rl.sv'

yosys> synth_rs -top tlul_socket_1n -tech genesis -goal area -de -no_dsp -no_bram -verilog synthesized.v

3. Executing synth_rs pass: v0.4.44

yosys> read_verilog -lib -specify -nomem2reg +/rapidsilicon/common/cells_sim.v +/rapidsilicon/genesis/cells_sim.v

3.1. Executing Verilog-2005 frontend: /home/users/aram/Workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/common/cells_sim.v
Parsing Verilog input from `/home/users/aram/Workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/common/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\buff'.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\gclkbuff'.
Successfully finished Verilog frontend.

3.2. Executing Verilog-2005 frontend: /home/users/aram/Workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/cells_sim.v
Parsing Verilog input from `/home/users/aram/Workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\dffsre'.
Generating RTLIL representation for module `\dffnsre'.
Generating RTLIL representation for module `\latchsre'.
Generating RTLIL representation for module `\latchnsre'.
Generating RTLIL representation for module `\io_scff'.
Generating RTLIL representation for module `\scff'.
Generating RTLIL representation for module `\sh_dff'.
Generating RTLIL representation for module `\adder_carry'.
Generating RTLIL representation for module `\sdffr'.
Generating RTLIL representation for module `\sdffs'.
Generating RTLIL representation for module `\TDP_BRAM18'.
Generating RTLIL representation for module `\TDP36K'.
Generating RTLIL representation for module `\RS_DSP1'.
Generating RTLIL representation for module `\RS_DSP2'.
Generating RTLIL representation for module `\dsp_t1_sim'.
Generating RTLIL representation for module `\dsp_t1_20x18x64'.
Generating RTLIL representation for module `\dsp_t1_10x9x32'.
Successfully finished Verilog frontend.

yosys> hierarchy -check -top tlul_socket_1n

3.3. Executing HIERARCHY pass (managing design hierarchy).
VERIFIC-WARNING [VERI-1927] tlul_fifo_sync.sv:57: port 'depth' remains unconnected for this instance
VERIFIC-WARNING [VERI-1927] tlul_fifo_sync.sv:89: port 'depth' remains unconnected for this instance
VERIFIC-INFO [VERI-1018] tlul_socket_1n.sv:43: compiling module 'tlul_socket_1n'
VERIFIC-INFO [VERI-1018] tlul_fifo_sync.sv:9: compiling module 'tlul_fifo_sync(ReqDepth=32'b010,RspDepth=32'b010,SpareReqW=32'b011)'
VERIFIC-INFO [VERI-1018] prim_fifo_sync.sv:6: compiling module 'prim_fifo_sync(Width=32'b01101110,Depth=32'b010)'
VERIFIC-INFO [VERI-2571] prim_fifo_sync.sv:112: extracting RAM for identifier 'storage'
VERIFIC-INFO [VERI-1018] prim_fifo_sync.sv:6: compiling module 'prim_fifo_sync(Width=32'b01000001,Depth=32'b010)'
VERIFIC-INFO [VERI-2571] prim_fifo_sync.sv:112: extracting RAM for identifier 'storage'
VERIFIC-INFO [VERI-1018] tlul_fifo_sync.sv:9: compiling module 'tlul_fifo_sync(ReqDepth=32'b010,RspDepth=32'b010)'
VERIFIC-INFO [VERI-1018] prim_fifo_sync.sv:6: compiling module 'prim_fifo_sync(Width=32'b01101100,Depth=32'b010)'
VERIFIC-INFO [VERI-2571] prim_fifo_sync.sv:112: extracting RAM for identifier 'storage'
VERIFIC-INFO [VERI-1018] tlul_err_resp.sv:9: compiling module 'tlul_err_resp'
Importing module tlul_socket_1n.
Importing module tlul_err_resp.
Importing module tlul_fifo_sync(ReqDepth=32'b010,RspDepth=32'b010).
Importing module prim_fifo_sync(Width=32'b01000001,Depth=32'b010).
Importing module prim_fifo_sync(Width=32'b01101100,Depth=32'b010).
Importing module tlul_fifo_sync(ReqDepth=32'b010,RspDepth=32'b010,SpareReqW=32'b011).
Importing module prim_fifo_sync(Width=32'b01101110,Depth=32'b010).

3.3.1. Analyzing design hierarchy..
Top module:  \tlul_socket_1n
Used module:     \tlul_err_resp
Used module:     \tlul_fifo_sync(ReqDepth=32'b010,RspDepth=32'b010)
Used module:         \prim_fifo_sync(Width=32'b01000001,Depth=32'b010)
Used module:         \prim_fifo_sync(Width=32'b01101100,Depth=32'b010)
Used module:     \tlul_fifo_sync(ReqDepth=32'b010,RspDepth=32'b010,SpareReqW=32'b011)
Used module:         \prim_fifo_sync(Width=32'b01101110,Depth=32'b010)

3.3.2. Analyzing design hierarchy..
Top module:  \tlul_socket_1n
Used module:     \tlul_err_resp
Used module:     \tlul_fifo_sync(ReqDepth=32'b010,RspDepth=32'b010)
Used module:         \prim_fifo_sync(Width=32'b01000001,Depth=32'b010)
Used module:         \prim_fifo_sync(Width=32'b01101100,Depth=32'b010)
Used module:     \tlul_fifo_sync(ReqDepth=32'b010,RspDepth=32'b010,SpareReqW=32'b011)
Used module:         \prim_fifo_sync(Width=32'b01101110,Depth=32'b010)
Removed 0 unused modules.

yosys> proc

3.4. Executing PROC pass (convert processes to netlists).

yosys> proc_clean

3.4.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

yosys> proc_rmdead

3.4.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

yosys> proc_prune

3.4.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

yosys> proc_init

3.4.4. Executing PROC_INIT pass (extract init attributes).

yosys> proc_arst

3.4.5. Executing PROC_ARST pass (detect async resets in processes).

yosys> proc_mux

3.4.6. Executing PROC_MUX pass (convert decision trees to multiplexers).

yosys> proc_dlatch

3.4.7. Executing PROC_DLATCH pass (convert process syncs to latches).

yosys> proc_dff

3.4.8. Executing PROC_DFF pass (convert process syncs to FFs).

yosys> proc_memwr

3.4.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

yosys> proc_clean

3.4.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

yosys> opt_expr -keepdc

3.4.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module prim_fifo_sync(Width=32'b01101110,Depth=32'b010).
<suppressed ~3 debug messages>
Optimizing module tlul_fifo_sync(ReqDepth=32'b010,RspDepth=32'b010,SpareReqW=32'b011).
Optimizing module prim_fifo_sync(Width=32'b01101100,Depth=32'b010).
<suppressed ~3 debug messages>
Optimizing module prim_fifo_sync(Width=32'b01000001,Depth=32'b010).
<suppressed ~3 debug messages>
Optimizing module tlul_fifo_sync(ReqDepth=32'b010,RspDepth=32'b010).
Optimizing module tlul_err_resp.
<suppressed ~11 debug messages>
Optimizing module tlul_socket_1n.
<suppressed ~7 debug messages>

yosys> flatten

3.5. Executing FLATTEN pass (flatten design).
Deleting now unused module prim_fifo_sync(Width=32'b01101110,Depth=32'b010).
Deleting now unused module tlul_fifo_sync(ReqDepth=32'b010,RspDepth=32'b010,SpareReqW=32'b011).
Deleting now unused module prim_fifo_sync(Width=32'b01101100,Depth=32'b010).
Deleting now unused module prim_fifo_sync(Width=32'b01000001,Depth=32'b010).
Deleting now unused module tlul_fifo_sync(ReqDepth=32'b010,RspDepth=32'b010).
Deleting now unused module tlul_err_resp.
<suppressed ~10 debug messages>

yosys> tribuf -logic

3.6. Executing TRIBUF pass.

yosys> deminout

3.7. Executing DEMINOUT pass (demote inout ports to input or output).

yosys> opt_expr

3.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module tlul_socket_1n.
<suppressed ~20 debug messages>

yosys> opt_clean

3.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tlul_socket_1n..
Removed 73 unused cells and 4093 unused wires.
<suppressed ~352 debug messages>

yosys> check

3.10. Executing CHECK pass (checking for obvious problems).
Checking module tlul_socket_1n...
Found and reported 0 problems.

yosys> opt -nodffe -nosdff

3.11. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.11.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module tlul_socket_1n.
<suppressed ~1 debug messages>

yosys> opt_merge -nomux

3.11.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tlul_socket_1n'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

yosys> opt_muxtree

3.11.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tlul_socket_1n..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~40 debug messages>

yosys> opt_reduce

3.11.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tlul_socket_1n.
Performed a total of 0 changes.

yosys> opt_merge

3.11.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tlul_socket_1n'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.11.6. Executing OPT_DFF pass (perform DFF optimizations).
Changing const-value async load to async reset on $verific$num_req_outstanding_reg$tlul_socket_1n.sv:123$429 ($aldff) from module tlul_socket_1n.
Changing const-value async load to async reset on $verific$dev_select_outstanding_reg$tlul_socket_1n.sv:123$430 ($aldff) from module tlul_socket_1n.
Changing const-value async load to async reset on $flatten\gen_err_resp.err_resp.$verific$err_source_reg$tlul_err_resp.sv:35$2172 ($aldff) from module tlul_socket_1n.
Changing const-value async load to async reset on $flatten\gen_err_resp.err_resp.$verific$err_size_reg$tlul_err_resp.sv:35$2174 ($aldff) from module tlul_socket_1n.
Changing const-value async load to async reset on $flatten\gen_err_resp.err_resp.$verific$err_rsp_pending_reg$tlul_err_resp.sv:56$2194 ($aldff) from module tlul_socket_1n.
Changing const-value async load to async reset on $flatten\gen_err_resp.err_resp.$verific$err_req_pending_reg$tlul_err_resp.sv:35$2171 ($aldff) from module tlul_socket_1n.
Changing const-value async load to async reset on $flatten\gen_err_resp.err_resp.$verific$err_opcode_reg$tlul_err_resp.sv:35$2173 ($aldff) from module tlul_socket_1n.
Changing const-value async load to async reset on $flatten\gen_dfifo[3].fifo_d.\rspfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$2631 ($aldff) from module tlul_socket_1n.
Changing const-value async load to async reset on $flatten\gen_dfifo[3].fifo_d.\rspfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$2637 ($aldff) from module tlul_socket_1n.
Changing const-value async load to async reset on $flatten\gen_dfifo[3].fifo_d.\reqfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$2721 ($aldff) from module tlul_socket_1n.
Changing const-value async load to async reset on $flatten\gen_dfifo[3].fifo_d.\reqfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$2727 ($aldff) from module tlul_socket_1n.
Changing const-value async load to async reset on $flatten\gen_dfifo[2].fifo_d.\rspfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$2631 ($aldff) from module tlul_socket_1n.
Changing const-value async load to async reset on $flatten\gen_dfifo[2].fifo_d.\rspfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$2637 ($aldff) from module tlul_socket_1n.
Changing const-value async load to async reset on $flatten\gen_dfifo[2].fifo_d.\reqfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$2721 ($aldff) from module tlul_socket_1n.
Changing const-value async load to async reset on $flatten\gen_dfifo[2].fifo_d.\reqfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$2727 ($aldff) from module tlul_socket_1n.
Changing const-value async load to async reset on $flatten\gen_dfifo[1].fifo_d.\rspfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$2631 ($aldff) from module tlul_socket_1n.
Changing const-value async load to async reset on $flatten\gen_dfifo[1].fifo_d.\rspfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$2637 ($aldff) from module tlul_socket_1n.
Changing const-value async load to async reset on $flatten\gen_dfifo[1].fifo_d.\reqfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$2721 ($aldff) from module tlul_socket_1n.
Changing const-value async load to async reset on $flatten\gen_dfifo[1].fifo_d.\reqfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$2727 ($aldff) from module tlul_socket_1n.
Changing const-value async load to async reset on $flatten\gen_dfifo[0].fifo_d.\rspfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$2631 ($aldff) from module tlul_socket_1n.
Changing const-value async load to async reset on $flatten\gen_dfifo[0].fifo_d.\rspfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$2637 ($aldff) from module tlul_socket_1n.
Changing const-value async load to async reset on $flatten\gen_dfifo[0].fifo_d.\reqfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$2721 ($aldff) from module tlul_socket_1n.
Changing const-value async load to async reset on $flatten\gen_dfifo[0].fifo_d.\reqfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$2727 ($aldff) from module tlul_socket_1n.
Changing const-value async load to async reset on $flatten\fifo_h.\rspfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$2631 ($aldff) from module tlul_socket_1n.
Changing const-value async load to async reset on $flatten\fifo_h.\rspfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$2637 ($aldff) from module tlul_socket_1n.
Changing const-value async load to async reset on $flatten\fifo_h.\reqfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$3183 ($aldff) from module tlul_socket_1n.
Changing const-value async load to async reset on $flatten\fifo_h.\reqfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$3189 ($aldff) from module tlul_socket_1n.

yosys> opt_clean

3.11.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tlul_socket_1n..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.11.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module tlul_socket_1n.

3.11.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.11.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tlul_socket_1n..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~40 debug messages>

yosys> opt_reduce

3.11.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tlul_socket_1n.
Performed a total of 0 changes.

yosys> opt_merge

3.11.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tlul_socket_1n'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.11.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.11.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tlul_socket_1n..

yosys> opt_expr

3.11.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module tlul_socket_1n.

3.11.16. Finished OPT passes. (There is nothing left to do.)

yosys> fsm -encoding binary

3.12. Executing FSM pass (extract and optimize FSM).

yosys> fsm_detect

3.12.1. Executing FSM_DETECT pass (finding FSMs in design).

yosys> fsm_extract

3.12.2. Executing FSM_EXTRACT pass (extracting FSM from design).

yosys> fsm_opt

3.12.3. Executing FSM_OPT pass (simple optimizations of FSMs).

yosys> opt_clean

3.12.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tlul_socket_1n..

yosys> fsm_opt

3.12.5. Executing FSM_OPT pass (simple optimizations of FSMs).

yosys> fsm_recode -encoding binary

3.12.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

yosys> fsm_info

3.12.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

yosys> fsm_map

3.12.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

yosys> opt -sat

3.13. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.13.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module tlul_socket_1n.

yosys> opt_merge -nomux

3.13.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tlul_socket_1n'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.13.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tlul_socket_1n..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~40 debug messages>

yosys> opt_reduce

3.13.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tlul_socket_1n.
Performed a total of 0 changes.

yosys> opt_merge

3.13.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tlul_socket_1n'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.13.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $verific$num_req_outstanding_reg$tlul_socket_1n.sv:123$429 ($adff) from module tlul_socket_1n (D = $verific$n209$42, Q = \num_req_outstanding).
Adding EN signal on $verific$dev_select_outstanding_reg$tlul_socket_1n.sv:123$430 ($adff) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [2:0], Q = \dev_select_outstanding).
Adding EN signal on $flatten\gen_err_resp.err_resp.$verific$err_source_reg$tlul_err_resp.sv:35$2172 ($adff) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [101:94], Q = \gen_err_resp.err_resp.err_source).
Adding EN signal on $flatten\gen_err_resp.err_resp.$verific$err_size_reg$tlul_err_resp.sv:35$2174 ($adff) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [103:102], Q = \gen_err_resp.err_resp.err_size).
Adding EN signal on $flatten\gen_err_resp.err_resp.$verific$err_req_pending_reg$tlul_err_resp.sv:35$2171 ($adff) from module tlul_socket_1n (D = $flatten\gen_err_resp.err_resp.$verific$n45$2134, Q = \gen_err_resp.err_resp.err_req_pending).
Adding EN signal on $flatten\gen_err_resp.err_resp.$verific$err_opcode_reg$tlul_err_resp.sv:35$2173 ($adff) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [109:107], Q = \gen_err_resp.err_resp.err_opcode).
Adding EN signal on $flatten\gen_dfifo[3].fifo_d.\rspfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$2631 ($adff) from module tlul_socket_1n (D = $flatten\gen_dfifo[3].fifo_d.\rspfifo.$verific$n58$2589, Q = \gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.fifo_wptr).
Adding EN signal on $flatten\gen_dfifo[3].fifo_d.\rspfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$2637 ($adff) from module tlul_socket_1n (D = $flatten\gen_dfifo[3].fifo_d.\rspfifo.$verific$n91$2595, Q = \gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.fifo_rptr).
Adding EN signal on $flatten\gen_dfifo[3].fifo_d.\reqfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$2721 ($adff) from module tlul_socket_1n (D = $flatten\gen_dfifo[3].fifo_d.\reqfifo.$verific$n58$2679, Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.fifo_wptr).
Adding EN signal on $flatten\gen_dfifo[3].fifo_d.\reqfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$2727 ($adff) from module tlul_socket_1n (D = $flatten\gen_dfifo[3].fifo_d.\reqfifo.$verific$n91$2685, Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.fifo_rptr).
Adding EN signal on $flatten\gen_dfifo[2].fifo_d.\rspfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$2631 ($adff) from module tlul_socket_1n (D = $flatten\gen_dfifo[2].fifo_d.\rspfifo.$verific$n58$2589, Q = \gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.fifo_wptr).
Adding EN signal on $flatten\gen_dfifo[2].fifo_d.\rspfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$2637 ($adff) from module tlul_socket_1n (D = $flatten\gen_dfifo[2].fifo_d.\rspfifo.$verific$n91$2595, Q = \gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.fifo_rptr).
Adding EN signal on $flatten\gen_dfifo[2].fifo_d.\reqfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$2721 ($adff) from module tlul_socket_1n (D = $flatten\gen_dfifo[2].fifo_d.\reqfifo.$verific$n58$2679, Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.fifo_wptr).
Adding EN signal on $flatten\gen_dfifo[2].fifo_d.\reqfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$2727 ($adff) from module tlul_socket_1n (D = $flatten\gen_dfifo[2].fifo_d.\reqfifo.$verific$n91$2685, Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.fifo_rptr).
Adding EN signal on $flatten\gen_dfifo[1].fifo_d.\rspfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$2631 ($adff) from module tlul_socket_1n (D = $flatten\gen_dfifo[1].fifo_d.\rspfifo.$verific$n58$2589, Q = \gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.fifo_wptr).
Adding EN signal on $flatten\gen_dfifo[1].fifo_d.\rspfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$2637 ($adff) from module tlul_socket_1n (D = $flatten\gen_dfifo[1].fifo_d.\rspfifo.$verific$n91$2595, Q = \gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.fifo_rptr).
Adding EN signal on $flatten\gen_dfifo[1].fifo_d.\reqfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$2721 ($adff) from module tlul_socket_1n (D = $flatten\gen_dfifo[1].fifo_d.\reqfifo.$verific$n58$2679, Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.fifo_wptr).
Adding EN signal on $flatten\gen_dfifo[1].fifo_d.\reqfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$2727 ($adff) from module tlul_socket_1n (D = $flatten\gen_dfifo[1].fifo_d.\reqfifo.$verific$n91$2685, Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.fifo_rptr).
Adding EN signal on $flatten\gen_dfifo[0].fifo_d.\rspfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$2631 ($adff) from module tlul_socket_1n (D = $flatten\gen_dfifo[0].fifo_d.\rspfifo.$verific$n58$2589, Q = \gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.fifo_wptr).
Adding EN signal on $flatten\gen_dfifo[0].fifo_d.\rspfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$2637 ($adff) from module tlul_socket_1n (D = $flatten\gen_dfifo[0].fifo_d.\rspfifo.$verific$n91$2595, Q = \gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.fifo_rptr).
Adding EN signal on $flatten\gen_dfifo[0].fifo_d.\reqfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$2721 ($adff) from module tlul_socket_1n (D = $flatten\gen_dfifo[0].fifo_d.\reqfifo.$verific$n58$2679, Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.fifo_wptr).
Adding EN signal on $flatten\gen_dfifo[0].fifo_d.\reqfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$2727 ($adff) from module tlul_socket_1n (D = $flatten\gen_dfifo[0].fifo_d.\reqfifo.$verific$n91$2685, Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.fifo_rptr).
Adding EN signal on $flatten\fifo_h.\rspfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$2631 ($adff) from module tlul_socket_1n (D = $flatten\fifo_h.\rspfifo.$verific$n58$2589, Q = \fifo_h.rspfifo.gen_normal_fifo.fifo_wptr).
Adding EN signal on $flatten\fifo_h.\rspfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$2637 ($adff) from module tlul_socket_1n (D = $flatten\fifo_h.\rspfifo.$verific$n91$2595, Q = \fifo_h.rspfifo.gen_normal_fifo.fifo_rptr).
Adding EN signal on $flatten\fifo_h.\reqfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$3183 ($adff) from module tlul_socket_1n (D = $flatten\fifo_h.\reqfifo.$verific$n58$3141, Q = \fifo_h.reqfifo.gen_normal_fifo.fifo_wptr).
Adding EN signal on $flatten\fifo_h.\reqfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$3189 ($adff) from module tlul_socket_1n (D = $flatten\fifo_h.\reqfifo.$verific$n91$3147, Q = \fifo_h.reqfifo.gen_normal_fifo.fifo_rptr).

yosys> opt_clean

3.13.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tlul_socket_1n..
Removed 26 unused cells and 26 unused wires.
<suppressed ~27 debug messages>

yosys> opt_expr

3.13.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module tlul_socket_1n.

3.13.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.13.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tlul_socket_1n..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~35 debug messages>

yosys> opt_reduce

3.13.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tlul_socket_1n.
Performed a total of 0 changes.

yosys> opt_merge

3.13.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tlul_socket_1n'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.13.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.13.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tlul_socket_1n..

yosys> opt_expr

3.13.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module tlul_socket_1n.

3.13.16. Finished OPT passes. (There is nothing left to do.)

yosys> wreduce -keepdc

3.14. Executing WREDUCE pass (reducing word size of cells).
Removed top 8 bits (of 9) from port B of cell tlul_socket_1n.$verific$sub_14$tlul_socket_1n.sv:122$424 ($sub).
Removed top 2 bits (of 3) from port B of cell tlul_socket_1n.$verific$equal_38$tlul_socket_1n.sv:138$448 ($eq).
Removed top 1 bits (of 3) from port B of cell tlul_socket_1n.$verific$equal_51$tlul_socket_1n.sv:138$460 ($eq).
Removed top 1 bits (of 3) from port B of cell tlul_socket_1n.$verific$equal_64$tlul_socket_1n.sv:138$472 ($eq).
Removed top 2 bits (of 3) from port B of cell tlul_socket_1n.$verific$equal_98$tlul_socket_1n.sv:169$498 ($eq).
Removed top 1 bits (of 3) from port B of cell tlul_socket_1n.$verific$equal_101$tlul_socket_1n.sv:169$501 ($eq).
Removed top 1 bits (of 3) from port B of cell tlul_socket_1n.$verific$equal_104$tlul_socket_1n.sv:169$504 ($eq).
Removed top 1 bits (of 2) from port B of cell tlul_socket_1n.$flatten\fifo_h.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$2626 ($add).
Removed top 1 bits (of 2) from port B of cell tlul_socket_1n.$flatten\fifo_h.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$2633 ($add).
Removed top 1 bits (of 2) from port B of cell tlul_socket_1n.$flatten\fifo_h.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$3178 ($add).
Removed top 1 bits (of 2) from port B of cell tlul_socket_1n.$flatten\fifo_h.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$3185 ($add).
Removed top 2 bits (of 3) from port B of cell tlul_socket_1n.$flatten\fifo_h.$verific$equal_3$tlul_fifo_sync.sv:74$3115 ($eq).
Removed top 1 bits (of 2) from port B of cell tlul_socket_1n.$flatten\gen_dfifo[0].fifo_d.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$2626 ($add).
Removed top 1 bits (of 2) from port B of cell tlul_socket_1n.$flatten\gen_dfifo[0].fifo_d.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$2633 ($add).
Removed top 1 bits (of 2) from port B of cell tlul_socket_1n.$flatten\gen_dfifo[0].fifo_d.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$2716 ($add).
Removed top 1 bits (of 2) from port B of cell tlul_socket_1n.$flatten\gen_dfifo[0].fifo_d.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$2723 ($add).
Removed top 2 bits (of 3) from port B of cell tlul_socket_1n.$flatten\gen_dfifo[0].fifo_d.$verific$equal_3$tlul_fifo_sync.sv:74$2563 ($eq).
Removed top 1 bits (of 2) from port B of cell tlul_socket_1n.$flatten\gen_dfifo[1].fifo_d.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$2626 ($add).
Removed top 1 bits (of 2) from port B of cell tlul_socket_1n.$flatten\gen_dfifo[1].fifo_d.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$2633 ($add).
Removed top 1 bits (of 2) from port B of cell tlul_socket_1n.$flatten\gen_dfifo[1].fifo_d.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$2716 ($add).
Removed top 1 bits (of 2) from port B of cell tlul_socket_1n.$flatten\gen_dfifo[1].fifo_d.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$2723 ($add).
Removed top 2 bits (of 3) from port B of cell tlul_socket_1n.$flatten\gen_dfifo[1].fifo_d.$verific$equal_3$tlul_fifo_sync.sv:74$2563 ($eq).
Removed top 1 bits (of 2) from port B of cell tlul_socket_1n.$flatten\gen_dfifo[2].fifo_d.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$2626 ($add).
Removed top 1 bits (of 2) from port B of cell tlul_socket_1n.$flatten\gen_dfifo[2].fifo_d.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$2633 ($add).
Removed top 1 bits (of 2) from port B of cell tlul_socket_1n.$flatten\gen_dfifo[2].fifo_d.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$2716 ($add).
Removed top 1 bits (of 2) from port B of cell tlul_socket_1n.$flatten\gen_dfifo[2].fifo_d.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$2723 ($add).
Removed top 2 bits (of 3) from port B of cell tlul_socket_1n.$flatten\gen_dfifo[2].fifo_d.$verific$equal_3$tlul_fifo_sync.sv:74$2563 ($eq).
Removed top 1 bits (of 2) from port B of cell tlul_socket_1n.$auto$opt_dff.cc:195:make_patterns_logic$3217 ($ne).
Removed top 1 bits (of 2) from port B of cell tlul_socket_1n.$flatten\gen_dfifo[3].fifo_d.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$2626 ($add).
Removed top 1 bits (of 2) from port B of cell tlul_socket_1n.$flatten\gen_dfifo[3].fifo_d.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$2633 ($add).
Removed top 1 bits (of 2) from port B of cell tlul_socket_1n.$flatten\gen_dfifo[3].fifo_d.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$2716 ($add).
Removed top 1 bits (of 2) from port B of cell tlul_socket_1n.$flatten\gen_dfifo[3].fifo_d.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$2723 ($add).
Removed top 2 bits (of 3) from port B of cell tlul_socket_1n.$flatten\gen_dfifo[3].fifo_d.$verific$equal_3$tlul_fifo_sync.sv:74$2563 ($eq).
Removed top 2 bits (of 3) from wire tlul_socket_1n.tl_u_i[4][d_opcode].

yosys> peepopt

3.15. Executing PEEPOPT pass (run peephole optimizers).

yosys> pmuxtree

3.16. Executing PMUXTREE pass.

yosys> opt_clean

3.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tlul_socket_1n..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

yosys> alumacc

3.18. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module tlul_socket_1n:
  creating $macc model for $flatten\fifo_h.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$3178 ($add).
  creating $macc model for $flatten\fifo_h.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$3185 ($add).
  creating $macc model for $flatten\fifo_h.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$2626 ($add).
  creating $macc model for $flatten\fifo_h.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$2633 ($add).
  creating $macc model for $flatten\gen_dfifo[0].fifo_d.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$2716 ($add).
  creating $macc model for $flatten\gen_dfifo[0].fifo_d.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$2723 ($add).
  creating $macc model for $flatten\gen_dfifo[0].fifo_d.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$2626 ($add).
  creating $macc model for $flatten\gen_dfifo[0].fifo_d.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$2633 ($add).
  creating $macc model for $flatten\gen_dfifo[1].fifo_d.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$2716 ($add).
  creating $macc model for $flatten\gen_dfifo[1].fifo_d.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$2723 ($add).
  creating $macc model for $flatten\gen_dfifo[1].fifo_d.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$2626 ($add).
  creating $macc model for $flatten\gen_dfifo[1].fifo_d.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$2633 ($add).
  creating $macc model for $flatten\gen_dfifo[2].fifo_d.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$2716 ($add).
  creating $macc model for $flatten\gen_dfifo[2].fifo_d.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$2723 ($add).
  creating $macc model for $flatten\gen_dfifo[2].fifo_d.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$2626 ($add).
  creating $macc model for $flatten\gen_dfifo[2].fifo_d.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$2633 ($add).
  creating $macc model for $flatten\gen_dfifo[3].fifo_d.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$2716 ($add).
  creating $macc model for $flatten\gen_dfifo[3].fifo_d.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$2723 ($add).
  creating $macc model for $flatten\gen_dfifo[3].fifo_d.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$2626 ($add).
  creating $macc model for $flatten\gen_dfifo[3].fifo_d.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$2633 ($add).
  creating $macc model for $verific$sub_14$tlul_socket_1n.sv:122$424 ($sub).
  creating $alu model for $macc $verific$sub_14$tlul_socket_1n.sv:122$424.
  creating $alu model for $macc $flatten\gen_dfifo[3].fifo_d.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$2633.
  creating $alu model for $macc $flatten\gen_dfifo[3].fifo_d.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$2626.
  creating $alu model for $macc $flatten\gen_dfifo[3].fifo_d.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$2723.
  creating $alu model for $macc $flatten\gen_dfifo[3].fifo_d.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$2716.
  creating $alu model for $macc $flatten\gen_dfifo[2].fifo_d.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$2633.
  creating $alu model for $macc $flatten\gen_dfifo[2].fifo_d.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$2626.
  creating $alu model for $macc $flatten\gen_dfifo[2].fifo_d.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$2723.
  creating $alu model for $macc $flatten\gen_dfifo[2].fifo_d.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$2716.
  creating $alu model for $macc $flatten\gen_dfifo[1].fifo_d.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$2633.
  creating $alu model for $macc $flatten\gen_dfifo[1].fifo_d.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$2626.
  creating $alu model for $macc $flatten\gen_dfifo[1].fifo_d.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$2723.
  creating $alu model for $macc $flatten\gen_dfifo[1].fifo_d.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$2716.
  creating $alu model for $macc $flatten\gen_dfifo[0].fifo_d.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$2633.
  creating $alu model for $macc $flatten\gen_dfifo[0].fifo_d.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$2626.
  creating $alu model for $macc $flatten\gen_dfifo[0].fifo_d.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$2723.
  creating $alu model for $macc $flatten\gen_dfifo[0].fifo_d.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$2716.
  creating $alu model for $macc $flatten\fifo_h.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$2633.
  creating $alu model for $macc $flatten\fifo_h.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$2626.
  creating $alu model for $macc $flatten\fifo_h.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$3185.
  creating $alu model for $macc $flatten\fifo_h.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$3178.
  creating $alu model for $verific$LessThan_122$tlul_socket_1n.sv:213$1937 ($le): new $alu
  creating $alu cell for $verific$LessThan_122$tlul_socket_1n.sv:213$1937: $auto$alumacc.cc:485:replace_alu$3241
  creating $alu cell for $flatten\fifo_h.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$3178: $auto$alumacc.cc:485:replace_alu$3254
  creating $alu cell for $flatten\fifo_h.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$3185: $auto$alumacc.cc:485:replace_alu$3257
  creating $alu cell for $flatten\fifo_h.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$2626: $auto$alumacc.cc:485:replace_alu$3260
  creating $alu cell for $flatten\fifo_h.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$2633: $auto$alumacc.cc:485:replace_alu$3263
  creating $alu cell for $flatten\gen_dfifo[0].fifo_d.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$2716: $auto$alumacc.cc:485:replace_alu$3266
  creating $alu cell for $flatten\gen_dfifo[0].fifo_d.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$2723: $auto$alumacc.cc:485:replace_alu$3269
  creating $alu cell for $flatten\gen_dfifo[0].fifo_d.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$2626: $auto$alumacc.cc:485:replace_alu$3272
  creating $alu cell for $flatten\gen_dfifo[0].fifo_d.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$2633: $auto$alumacc.cc:485:replace_alu$3275
  creating $alu cell for $flatten\gen_dfifo[1].fifo_d.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$2716: $auto$alumacc.cc:485:replace_alu$3278
  creating $alu cell for $flatten\gen_dfifo[1].fifo_d.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$2723: $auto$alumacc.cc:485:replace_alu$3281
  creating $alu cell for $flatten\gen_dfifo[1].fifo_d.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$2626: $auto$alumacc.cc:485:replace_alu$3284
  creating $alu cell for $flatten\gen_dfifo[1].fifo_d.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$2633: $auto$alumacc.cc:485:replace_alu$3287
  creating $alu cell for $flatten\gen_dfifo[2].fifo_d.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$2716: $auto$alumacc.cc:485:replace_alu$3290
  creating $alu cell for $flatten\gen_dfifo[2].fifo_d.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$2723: $auto$alumacc.cc:485:replace_alu$3293
  creating $alu cell for $flatten\gen_dfifo[2].fifo_d.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$2626: $auto$alumacc.cc:485:replace_alu$3296
  creating $alu cell for $flatten\gen_dfifo[2].fifo_d.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$2633: $auto$alumacc.cc:485:replace_alu$3299
  creating $alu cell for $flatten\gen_dfifo[3].fifo_d.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$2716: $auto$alumacc.cc:485:replace_alu$3302
  creating $alu cell for $flatten\gen_dfifo[3].fifo_d.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$2723: $auto$alumacc.cc:485:replace_alu$3305
  creating $alu cell for $flatten\gen_dfifo[3].fifo_d.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$2626: $auto$alumacc.cc:485:replace_alu$3308
  creating $alu cell for $flatten\gen_dfifo[3].fifo_d.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$2633: $auto$alumacc.cc:485:replace_alu$3311
  creating $alu cell for $verific$sub_14$tlul_socket_1n.sv:122$424: $auto$alumacc.cc:485:replace_alu$3314
  created 22 $alu and 0 $macc cells.

yosys> opt

3.19. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.19.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module tlul_socket_1n.

yosys> opt_merge -nomux

3.19.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tlul_socket_1n'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tlul_socket_1n..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~35 debug messages>

yosys> opt_reduce

3.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tlul_socket_1n.
Performed a total of 0 changes.

yosys> opt_merge

3.19.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tlul_socket_1n'.
Removed a total of 0 cells.

yosys> opt_dff

3.19.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.19.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tlul_socket_1n..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.19.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module tlul_socket_1n.

3.19.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.19.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tlul_socket_1n..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~35 debug messages>

yosys> opt_reduce

3.19.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tlul_socket_1n.
Performed a total of 0 changes.

yosys> opt_merge

3.19.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tlul_socket_1n'.
Removed a total of 0 cells.

yosys> opt_dff

3.19.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.19.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tlul_socket_1n..

yosys> opt_expr

3.19.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module tlul_socket_1n.

3.19.16. Finished OPT passes. (There is nothing left to do.)

yosys> stat

3.20. Printing statistics.

=== tlul_socket_1n ===

   Number of wires:                978
   Number of wire bits:           8196
   Number of public wires:         808
   Number of public wire bits:    7721
   Number of memories:              10
   Number of memory bits:         1734
   Number of processes:              0
   Number of cells:                280
     $adff                           1
     $adffe                         26
     $alu                           22
     $and                           56
     $eq                            32
     $logic_not                      2
     $memrd                         10
     $memwr                         10
     $mux                           57
     $ne                             2
     $not                           56
     $or                             2
     $reduce_and                     2
     $reduce_bool                    1
     $reduce_or                      1


yosys> memory -nomap

3.21. Executing MEMORY pass.

yosys> opt_mem

3.21.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

yosys> opt_mem_priority

3.21.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

yosys> opt_mem_feedback

3.21.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
  Analyzing tlul_socket_1n.fifo_h.reqfifo.gen_normal_fifo.storage write port 0.
  Analyzing tlul_socket_1n.fifo_h.rspfifo.gen_normal_fifo.storage write port 0.
  Analyzing tlul_socket_1n.gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage write port 0.
  Analyzing tlul_socket_1n.gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage write port 0.
  Analyzing tlul_socket_1n.gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage write port 0.
  Analyzing tlul_socket_1n.gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage write port 0.
  Analyzing tlul_socket_1n.gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage write port 0.
  Analyzing tlul_socket_1n.gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage write port 0.
  Analyzing tlul_socket_1n.gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage write port 0.
  Analyzing tlul_socket_1n.gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage write port 0.

yosys> memory_dff

3.21.4. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `\fifo_h.reqfifo.gen_normal_fifo.storage'[0] in module `\tlul_socket_1n': no output FF found.
Checking read port `\fifo_h.rspfifo.gen_normal_fifo.storage'[0] in module `\tlul_socket_1n': no output FF found.
Checking read port `\gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage'[0] in module `\tlul_socket_1n': no output FF found.
Checking read port `\gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage'[0] in module `\tlul_socket_1n': no output FF found.
Checking read port `\gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage'[0] in module `\tlul_socket_1n': no output FF found.
Checking read port `\gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage'[0] in module `\tlul_socket_1n': no output FF found.
Checking read port `\gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage'[0] in module `\tlul_socket_1n': no output FF found.
Checking read port `\gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage'[0] in module `\tlul_socket_1n': no output FF found.
Checking read port `\gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage'[0] in module `\tlul_socket_1n': no output FF found.
Checking read port `\gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage'[0] in module `\tlul_socket_1n': no output FF found.
Checking read port address `\fifo_h.reqfifo.gen_normal_fifo.storage'[0] in module `\tlul_socket_1n': address FF has async set and/or reset, not supported.
Checking read port address `\fifo_h.rspfifo.gen_normal_fifo.storage'[0] in module `\tlul_socket_1n': address FF has async set and/or reset, not supported.
Checking read port address `\gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage'[0] in module `\tlul_socket_1n': address FF has async set and/or reset, not supported.
Checking read port address `\gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage'[0] in module `\tlul_socket_1n': address FF has async set and/or reset, not supported.
Checking read port address `\gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage'[0] in module `\tlul_socket_1n': address FF has async set and/or reset, not supported.
Checking read port address `\gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage'[0] in module `\tlul_socket_1n': address FF has async set and/or reset, not supported.
Checking read port address `\gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage'[0] in module `\tlul_socket_1n': address FF has async set and/or reset, not supported.
Checking read port address `\gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage'[0] in module `\tlul_socket_1n': address FF has async set and/or reset, not supported.
Checking read port address `\gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage'[0] in module `\tlul_socket_1n': address FF has async set and/or reset, not supported.
Checking read port address `\gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage'[0] in module `\tlul_socket_1n': address FF has async set and/or reset, not supported.

yosys> opt_clean

3.21.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tlul_socket_1n..

yosys> memory_share

3.21.6. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

yosys> opt_mem_widen

3.21.7. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

yosys> opt_clean

3.21.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tlul_socket_1n..

yosys> memory_collect

3.21.9. Executing MEMORY_COLLECT pass (generating $mem cells).

yosys> stat

3.22. Printing statistics.

=== tlul_socket_1n ===

   Number of wires:                978
   Number of wire bits:           8196
   Number of public wires:         808
   Number of public wire bits:    7721
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                270
     $adff                           1
     $adffe                         26
     $alu                           22
     $and                           56
     $eq                            32
     $logic_not                      2
     $mem_v2                        10
     $mux                           57
     $ne                             2
     $not                           56
     $or                             2
     $reduce_and                     2
     $reduce_bool                    1
     $reduce_or                      1


yosys> opt_clean

3.23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tlul_socket_1n..

yosys> stat

3.24. Printing statistics.

=== tlul_socket_1n ===

   Number of wires:                978
   Number of wire bits:           8196
   Number of public wires:         808
   Number of public wire bits:    7721
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                270
     $adff                           1
     $adffe                         26
     $alu                           22
     $and                           56
     $eq                            32
     $logic_not                      2
     $mem_v2                        10
     $mux                           57
     $ne                             2
     $not                           56
     $or                             2
     $reduce_and                     2
     $reduce_bool                    1
     $reduce_or                      1


yosys> techmap -map +/techmap.v -map +/rapidsilicon/genesis/arith_map.v

3.25. Executing TECHMAP pass (map to technology primitives).

3.25.1. Executing Verilog-2005 frontend: /home/users/aram/Workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/users/aram/Workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.25.2. Executing Verilog-2005 frontend: /home/users/aram/Workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v
Parsing Verilog input from `/home/users/aram/Workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_rs_alu'.
Successfully finished Verilog frontend.

3.25.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $adffe.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $mux.
Using template $paramod$175e67c02b86e96b1288b9dc100122520d7240d8\_90_alu for cells of type $alu.
Using template $paramod$78e969f2586efcf3a5b0b0440bcca0db83d5cca2\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $adff.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $reduce_or.
Using template $paramod$6f67705c43e5e94c02b6ebb52209ce5aa5ade4c1\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000010 for cells of type $lcu.
Using extmapper simplemap for cells of type $xor.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001001 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000011 for cells of type $lcu.
No more expansions possible.
<suppressed ~1243 debug messages>

yosys> stat

3.26. Printing statistics.

=== tlul_socket_1n ===

   Number of wires:               1717
   Number of wire bits:          33420
   Number of public wires:         808
   Number of public wire bits:    7721
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2973
     $_AND_                        171
     $_DFFE_PN0P_                   65
     $_DFFE_PN1P_                    1
     $_DFF_PN0_                      1
     $_MUX_                       2258
     $_NOT_                        142
     $_OR_                         118
     $_XOR_                        207
     $mem_v2                        10


yosys> opt

3.27. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.27.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module tlul_socket_1n.
<suppressed ~761 debug messages>

yosys> opt_merge -nomux

3.27.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tlul_socket_1n'.
<suppressed ~174 debug messages>
Removed a total of 58 cells.

yosys> opt_muxtree

3.27.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tlul_socket_1n..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.27.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tlul_socket_1n.
Performed a total of 0 changes.

yosys> opt_merge

3.27.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tlul_socket_1n'.
Removed a total of 0 cells.

yosys> opt_dff

3.27.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.27.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tlul_socket_1n..
Removed 62 unused cells and 739 unused wires.
<suppressed ~73 debug messages>

yosys> opt_expr

3.27.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module tlul_socket_1n.

3.27.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.27.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tlul_socket_1n..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.27.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tlul_socket_1n.
Performed a total of 0 changes.

yosys> opt_merge

3.27.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tlul_socket_1n'.
Removed a total of 0 cells.

yosys> opt_dff

3.27.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.27.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tlul_socket_1n..

yosys> opt_expr

3.27.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module tlul_socket_1n.

3.27.16. Finished OPT passes. (There is nothing left to do.)

yosys> opt -fast -full

3.28. Executing OPT pass (performing simple optimizations).

yosys> opt_expr -full

3.28.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module tlul_socket_1n.
<suppressed ~118 debug messages>

yosys> opt_merge

3.28.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tlul_socket_1n'.
Removed a total of 0 cells.

yosys> opt_dff

3.28.3. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.28.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tlul_socket_1n..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

3.28.5. Finished fast OPT passes.

yosys> memory_map

3.29. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
Mapping memory \fifo_h.reqfifo.gen_normal_fifo.storage in module \tlul_socket_1n:
  created 2 $dff cells and 0 static cells of width 110.
  read interface: 0 $dff and 1 $mux cells.
  write interface: 2 write mux blocks.
Mapping memory \fifo_h.rspfifo.gen_normal_fifo.storage in module \tlul_socket_1n:
  created 2 $dff cells and 0 static cells of width 65.
  read interface: 0 $dff and 1 $mux cells.
  write interface: 2 write mux blocks.
Mapping memory \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage in module \tlul_socket_1n:
  created 2 $dff cells and 0 static cells of width 108.
  read interface: 0 $dff and 1 $mux cells.
  write interface: 2 write mux blocks.
Mapping memory \gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage in module \tlul_socket_1n:
  created 2 $dff cells and 0 static cells of width 65.
  read interface: 0 $dff and 1 $mux cells.
  write interface: 2 write mux blocks.
Mapping memory \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage in module \tlul_socket_1n:
  created 2 $dff cells and 0 static cells of width 108.
  read interface: 0 $dff and 1 $mux cells.
  write interface: 2 write mux blocks.
Mapping memory \gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage in module \tlul_socket_1n:
  created 2 $dff cells and 0 static cells of width 65.
  read interface: 0 $dff and 1 $mux cells.
  write interface: 2 write mux blocks.
Mapping memory \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage in module \tlul_socket_1n:
  created 2 $dff cells and 0 static cells of width 108.
  read interface: 0 $dff and 1 $mux cells.
  write interface: 2 write mux blocks.
Mapping memory \gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage in module \tlul_socket_1n:
  created 2 $dff cells and 0 static cells of width 65.
  read interface: 0 $dff and 1 $mux cells.
  write interface: 2 write mux blocks.
Mapping memory \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage in module \tlul_socket_1n:
  created 2 $dff cells and 0 static cells of width 108.
  read interface: 0 $dff and 1 $mux cells.
  write interface: 2 write mux blocks.
Mapping memory \gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage in module \tlul_socket_1n:
  created 2 $dff cells and 0 static cells of width 65.
  read interface: 0 $dff and 1 $mux cells.
  write interface: 2 write mux blocks.

yosys> opt -full

3.30. Executing OPT pass (performing simple optimizations).

yosys> opt_expr -full

3.30.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module tlul_socket_1n.
<suppressed ~20 debug messages>

yosys> opt_merge -nomux

3.30.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tlul_socket_1n'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.30.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tlul_socket_1n..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~30 debug messages>

yosys> opt_reduce -full

3.30.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tlul_socket_1n.
Performed a total of 0 changes.

yosys> opt_merge

3.30.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tlul_socket_1n'.
Removed a total of 0 cells.

yosys> opt_share

3.30.6. Executing OPT_SHARE pass.

yosys> opt_dff

3.30.7. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.30.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tlul_socket_1n..
Removed 0 unused cells and 50 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr -full

3.30.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module tlul_socket_1n.

3.30.10. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.30.11. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tlul_socket_1n..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~30 debug messages>

yosys> opt_reduce -full

3.30.12. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tlul_socket_1n.
Performed a total of 0 changes.

yosys> opt_merge

3.30.13. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tlul_socket_1n'.
Removed a total of 0 cells.

yosys> opt_share

3.30.14. Executing OPT_SHARE pass.

yosys> opt_dff

3.30.15. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $memory\gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage[1]$6970 ($dff) from module tlul_socket_1n (D = { \tl_d_i[3].d_opcode \tl_d_i[3].d_param \tl_d_i[3].d_size \tl_d_i[3].d_source \tl_d_i[3].d_sink \gen_dfifo[3].fifo_d.rspfifo.wdata [47:16] \tl_d_i[3].d_user.rsp_intg \tl_d_i[3].d_user.data_intg \tl_d_i[3].d_error 1'0 }, Q = \gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage[1]).
Adding EN signal on $memory\gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage[0]$6968 ($dff) from module tlul_socket_1n (D = { \tl_d_i[3].d_opcode \tl_d_i[3].d_param \tl_d_i[3].d_size \tl_d_i[3].d_source \tl_d_i[3].d_sink \gen_dfifo[3].fifo_d.rspfifo.wdata [47:16] \tl_d_i[3].d_user.rsp_intg \tl_d_i[3].d_user.data_intg \tl_d_i[3].d_error 1'0 }, Q = \gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage[0]).
Adding EN signal on $memory\gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[1]$6951 ($dff) from module tlul_socket_1n (D = { \fifo_h.reqfifo.rdata [109:3] 1'0 }, Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[1]).
Adding EN signal on $memory\gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[0]$6949 ($dff) from module tlul_socket_1n (D = { \fifo_h.reqfifo.rdata [109:3] 1'0 }, Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[0]).
Adding EN signal on $memory\gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage[1]$6932 ($dff) from module tlul_socket_1n (D = { \tl_d_i[2].d_opcode \tl_d_i[2].d_param \tl_d_i[2].d_size \tl_d_i[2].d_source \tl_d_i[2].d_sink \gen_dfifo[2].fifo_d.rspfifo.wdata [47:16] \tl_d_i[2].d_user.rsp_intg \tl_d_i[2].d_user.data_intg \tl_d_i[2].d_error 1'0 }, Q = \gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage[1]).
Adding EN signal on $memory\gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage[0]$6930 ($dff) from module tlul_socket_1n (D = { \tl_d_i[2].d_opcode \tl_d_i[2].d_param \tl_d_i[2].d_size \tl_d_i[2].d_source \tl_d_i[2].d_sink \gen_dfifo[2].fifo_d.rspfifo.wdata [47:16] \tl_d_i[2].d_user.rsp_intg \tl_d_i[2].d_user.data_intg \tl_d_i[2].d_error 1'0 }, Q = \gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage[0]).
Adding EN signal on $memory\gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[1]$6913 ($dff) from module tlul_socket_1n (D = { \fifo_h.reqfifo.rdata [109:3] 1'0 }, Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[1]).
Adding EN signal on $memory\gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[0]$6911 ($dff) from module tlul_socket_1n (D = { \fifo_h.reqfifo.rdata [109:3] 1'0 }, Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[0]).
Adding EN signal on $memory\gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage[1]$6894 ($dff) from module tlul_socket_1n (D = { \tl_d_i[1].d_opcode \tl_d_i[1].d_param \tl_d_i[1].d_size \tl_d_i[1].d_source \tl_d_i[1].d_sink \gen_dfifo[1].fifo_d.rspfifo.wdata [47:16] \tl_d_i[1].d_user.rsp_intg \tl_d_i[1].d_user.data_intg \tl_d_i[1].d_error 1'0 }, Q = \gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage[1]).
Adding EN signal on $memory\gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage[0]$6892 ($dff) from module tlul_socket_1n (D = { \tl_d_i[1].d_opcode \tl_d_i[1].d_param \tl_d_i[1].d_size \tl_d_i[1].d_source \tl_d_i[1].d_sink \gen_dfifo[1].fifo_d.rspfifo.wdata [47:16] \tl_d_i[1].d_user.rsp_intg \tl_d_i[1].d_user.data_intg \tl_d_i[1].d_error 1'0 }, Q = \gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage[0]).
Adding EN signal on $memory\gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[1]$6875 ($dff) from module tlul_socket_1n (D = { \fifo_h.reqfifo.rdata [109:3] 1'0 }, Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[1]).
Adding EN signal on $memory\gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[0]$6873 ($dff) from module tlul_socket_1n (D = { \fifo_h.reqfifo.rdata [109:3] 1'0 }, Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[0]).
Adding EN signal on $memory\gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage[1]$6856 ($dff) from module tlul_socket_1n (D = { \tl_d_i[0].d_opcode \tl_d_i[0].d_param \tl_d_i[0].d_size \tl_d_i[0].d_source \tl_d_i[0].d_sink \gen_dfifo[0].fifo_d.rspfifo.wdata [47:16] \tl_d_i[0].d_user.rsp_intg \tl_d_i[0].d_user.data_intg \tl_d_i[0].d_error 1'0 }, Q = \gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage[1]).
Adding EN signal on $memory\gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage[0]$6854 ($dff) from module tlul_socket_1n (D = { \tl_d_i[0].d_opcode \tl_d_i[0].d_param \tl_d_i[0].d_size \tl_d_i[0].d_source \tl_d_i[0].d_sink \gen_dfifo[0].fifo_d.rspfifo.wdata [47:16] \tl_d_i[0].d_user.rsp_intg \tl_d_i[0].d_user.data_intg \tl_d_i[0].d_error 1'0 }, Q = \gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage[0]).
Adding EN signal on $memory\gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[1]$6837 ($dff) from module tlul_socket_1n (D = { \fifo_h.reqfifo.rdata [109:3] 1'0 }, Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[1]).
Adding EN signal on $memory\gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[0]$6835 ($dff) from module tlul_socket_1n (D = { \fifo_h.reqfifo.rdata [109:3] 1'0 }, Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[0]).
Adding EN signal on $memory\fifo_h.rspfifo.gen_normal_fifo.storage[1]$6818 ($dff) from module tlul_socket_1n (D = { \fifo_h.rspfifo.wdata [64:49] \fifo_h.tl_d_i.d_sink \fifo_h.rspfifo.wdata [47:2] \fifo_h.tl_d_i.d_error 1'0 }, Q = \fifo_h.rspfifo.gen_normal_fifo.storage[1]).
Adding EN signal on $memory\fifo_h.rspfifo.gen_normal_fifo.storage[0]$6816 ($dff) from module tlul_socket_1n (D = { \fifo_h.rspfifo.wdata [64:49] \fifo_h.tl_d_i.d_sink \fifo_h.rspfifo.wdata [47:2] \fifo_h.tl_d_i.d_error 1'0 }, Q = \fifo_h.rspfifo.gen_normal_fifo.storage[0]).
Adding EN signal on $memory\fifo_h.reqfifo.gen_normal_fifo.storage[1]$6799 ($dff) from module tlul_socket_1n (D = { \tl_h_i.a_opcode \tl_h_i.a_param \tl_h_i.a_size \tl_h_i.a_source \tl_h_i.a_address \tl_h_i.a_mask \tl_h_i.a_data \tl_h_i.a_user.rsvd \tl_h_i.a_user.instr_type \tl_h_i.a_user.cmd_intg \tl_h_i.a_user.data_intg \dev_select_i }, Q = \fifo_h.reqfifo.gen_normal_fifo.storage[1]).
Adding EN signal on $memory\fifo_h.reqfifo.gen_normal_fifo.storage[0]$6797 ($dff) from module tlul_socket_1n (D = { \tl_h_i.a_opcode \tl_h_i.a_param \tl_h_i.a_size \tl_h_i.a_source \tl_h_i.a_address \tl_h_i.a_mask \tl_h_i.a_data \tl_h_i.a_user.rsvd \tl_h_i.a_user.instr_type \tl_h_i.a_user.cmd_intg \tl_h_i.a_user.data_intg \dev_select_i }, Q = \fifo_h.reqfifo.gen_normal_fifo.storage[0]).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$7004 ($dffe) from module tlul_socket_1n.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$7003 ($dffe) from module tlul_socket_1n.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$7002 ($dffe) from module tlul_socket_1n.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$7001 ($dffe) from module tlul_socket_1n.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$7000 ($dffe) from module tlul_socket_1n.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$6999 ($dffe) from module tlul_socket_1n.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$6998 ($dffe) from module tlul_socket_1n.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$6997 ($dffe) from module tlul_socket_1n.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$6996 ($dffe) from module tlul_socket_1n.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$6995 ($dffe) from module tlul_socket_1n.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$6994 ($dffe) from module tlul_socket_1n.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$6993 ($dffe) from module tlul_socket_1n.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$6992 ($dffe) from module tlul_socket_1n.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$6991 ($dffe) from module tlul_socket_1n.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$6990 ($dffe) from module tlul_socket_1n.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$6989 ($dffe) from module tlul_socket_1n.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$6988 ($dffe) from module tlul_socket_1n.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$6987 ($dffe) from module tlul_socket_1n.

yosys> opt_clean

3.30.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tlul_socket_1n..
Removed 20 unused cells and 20 unused wires.
<suppressed ~21 debug messages>

yosys> opt_expr -full

3.30.17. Executing OPT_EXPR pass (perform const folding).
Optimizing module tlul_socket_1n.

3.30.18. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.30.19. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tlul_socket_1n..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~10 debug messages>

yosys> opt_reduce -full

3.30.20. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tlul_socket_1n.
    Consolidated identical input bits for $mux cell $memory\fifo_h.rspfifo.gen_normal_fifo.storage$rdmux[0][0][0]$6820:
      Old ports: A={ \fifo_h.rspfifo.gen_normal_fifo.storage[0] [64:1] 1'0 }, B={ \fifo_h.rspfifo.gen_normal_fifo.storage[1] [64:1] 1'0 }, Y=\fifo_h.rspfifo.gen_normal_fifo.storage_rdata
      New ports: A=\fifo_h.rspfifo.gen_normal_fifo.storage[0] [64:1], B=\fifo_h.rspfifo.gen_normal_fifo.storage[1] [64:1], Y=\fifo_h.rspfifo.gen_normal_fifo.storage_rdata [64:1]
      New connections: \fifo_h.rspfifo.gen_normal_fifo.storage_rdata [0] = 1'0
    Consolidated identical input bits for $mux cell $memory\gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage$rdmux[0][0][0]$6839:
      Old ports: A={ \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[0] [107:1] 1'0 }, B={ \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[1] [107:1] 1'0 }, Y=\gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage_rdata
      New ports: A=\gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[0] [107:1], B=\gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[1] [107:1], Y=\gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage_rdata [107:1]
      New connections: \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage_rdata [0] = 1'0
    Consolidated identical input bits for $mux cell $memory\gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage$rdmux[0][0][0]$6858:
      Old ports: A={ \gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage[0] [64:1] 1'0 }, B={ \gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage[1] [64:1] 1'0 }, Y=\gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage_rdata
      New ports: A=\gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage[0] [64:1], B=\gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage[1] [64:1], Y=\gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage_rdata [64:1]
      New connections: \gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage_rdata [0] = 1'0
    Consolidated identical input bits for $mux cell $memory\gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage$rdmux[0][0][0]$6877:
      Old ports: A={ \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[0] [107:1] 1'0 }, B={ \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[1] [107:1] 1'0 }, Y=\gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage_rdata
      New ports: A=\gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[0] [107:1], B=\gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[1] [107:1], Y=\gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage_rdata [107:1]
      New connections: \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage_rdata [0] = 1'0
    Consolidated identical input bits for $mux cell $memory\gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage$rdmux[0][0][0]$6896:
      Old ports: A={ \gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage[0] [64:1] 1'0 }, B={ \gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage[1] [64:1] 1'0 }, Y=\gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage_rdata
      New ports: A=\gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage[0] [64:1], B=\gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage[1] [64:1], Y=\gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage_rdata [64:1]
      New connections: \gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage_rdata [0] = 1'0
    Consolidated identical input bits for $mux cell $memory\gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage$rdmux[0][0][0]$6915:
      Old ports: A={ \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[0] [107:1] 1'0 }, B={ \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[1] [107:1] 1'0 }, Y=\gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage_rdata
      New ports: A=\gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[0] [107:1], B=\gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[1] [107:1], Y=\gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage_rdata [107:1]
      New connections: \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage_rdata [0] = 1'0
    Consolidated identical input bits for $mux cell $memory\gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage$rdmux[0][0][0]$6934:
      Old ports: A={ \gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage[0] [64:1] 1'0 }, B={ \gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage[1] [64:1] 1'0 }, Y=\gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage_rdata
      New ports: A=\gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage[0] [64:1], B=\gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage[1] [64:1], Y=\gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage_rdata [64:1]
      New connections: \gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage_rdata [0] = 1'0
    Consolidated identical input bits for $mux cell $memory\gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage$rdmux[0][0][0]$6953:
      Old ports: A={ \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[0] [107:1] 1'0 }, B={ \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[1] [107:1] 1'0 }, Y=\gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage_rdata
      New ports: A=\gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[0] [107:1], B=\gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[1] [107:1], Y=\gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage_rdata [107:1]
      New connections: \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage_rdata [0] = 1'0
    Consolidated identical input bits for $mux cell $memory\gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage$rdmux[0][0][0]$6972:
      Old ports: A={ \gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage[0] [64:1] 1'0 }, B={ \gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage[1] [64:1] 1'0 }, Y=\gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage_rdata
      New ports: A=\gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage[0] [64:1], B=\gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage[1] [64:1], Y=\gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage_rdata [64:1]
      New connections: \gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage_rdata [0] = 1'0
  Optimizing cells in module \tlul_socket_1n.
Performed a total of 9 changes.

yosys> opt_merge

3.30.21. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tlul_socket_1n'.
Removed a total of 0 cells.

yosys> opt_share

3.30.22. Executing OPT_SHARE pass.

yosys> opt_dff

3.30.23. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.30.24. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tlul_socket_1n..

yosys> opt_expr -full

3.30.25. Executing OPT_EXPR pass (perform const folding).
Optimizing module tlul_socket_1n.

3.30.26. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.30.27. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tlul_socket_1n..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~10 debug messages>

yosys> opt_reduce -full

3.30.28. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tlul_socket_1n.
Performed a total of 0 changes.

yosys> opt_merge

3.30.29. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tlul_socket_1n'.
Removed a total of 0 cells.

yosys> opt_share

3.30.30. Executing OPT_SHARE pass.

yosys> opt_dff

3.30.31. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.30.32. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tlul_socket_1n..

yosys> opt_expr -full

3.30.33. Executing OPT_EXPR pass (perform const folding).
Optimizing module tlul_socket_1n.

3.30.34. Finished OPT passes. (There is nothing left to do.)

yosys> abc -dff

3.31. Executing ABC pass (technology mapping using ABC).

3.31.1. Summary of detected clock domains:
  14 cells in clk=\clk_i, en=\gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  743 cells in clk=\clk_i, en=\gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  20 cells in clk=\clk_i, en=\gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  54 cells in clk=\clk_i, en=\gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  14 cells in clk=\clk_i, en=\gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  127 cells in clk=\clk_i, en=\gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  17 cells in clk=\clk_i, en=\gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  52 cells in clk=\clk_i, en=\gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  14 cells in clk=\clk_i, en=\gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  127 cells in clk=\clk_i, en=\gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  17 cells in clk=\clk_i, en=\gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  52 cells in clk=\clk_i, en=\gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  17 cells in clk=\clk_i, en=\fifo_h.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  127 cells in clk=\clk_i, en=\gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  17 cells in clk=\clk_i, en=\gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  53 cells in clk=\clk_i, en=\gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  4 cells in clk=\clk_i, en={ }, arst=!\rst_ni, srst={ }
  12 cells in clk=\clk_i, en=\gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  4 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$3216, arst=!\rst_ni, srst={ }
  12 cells in clk=\clk_i, en=\fifo_h.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  924 cells in clk=\clk_i, en=\fifo_h.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  62 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$3210, arst=!\rst_ni, srst={ }
  84 cells in clk=\clk_i, en=$auto$simplemap.cc:251:simplemap_eqne$5761 [1], arst=!\rst_ni, srst={ }
  50 cells in clk=\clk_i, en=\fifo_h.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }

3.31.2. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 12 gates and 17 wires to a netlist network with 4 inputs and 5 outputs.

3.31.2.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.2.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:               XOR cells:        4
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        8
ABC RESULTS:           input signals:        4
ABC RESULTS:          output signals:        5
Removing temp directory.

3.31.3. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 739 gates and 1378 wires to a netlist network with 638 inputs and 527 outputs.

3.31.3.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.3.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        3
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:       95
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:              NAND cells:      321
ABC RESULTS:               MUX cells:      415
ABC RESULTS:               XOR cells:        3
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:      213
ABC RESULTS:           input signals:      638
ABC RESULTS:          output signals:      527
Removing temp directory.

3.31.4. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 18 gates and 26 wires to a netlist network with 7 inputs and 9 outputs.

3.31.4.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.4.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        4
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:              NAND cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:               XOR cells:        2
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:       10
ABC RESULTS:           input signals:        7
ABC RESULTS:          output signals:        9
Removing temp directory.

3.31.5. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 50 gates and 90 wires to a netlist network with 39 inputs and 39 outputs.

3.31.5.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.5.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               NOT cells:        3
ABC RESULTS:               NOR cells:        1
ABC RESULTS:               AND cells:       34
ABC RESULTS:               XOR cells:        2
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:       12
ABC RESULTS:           input signals:       39
ABC RESULTS:          output signals:       39
Removing temp directory.

3.31.6. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 12 gates and 17 wires to a netlist network with 4 inputs and 5 outputs.

3.31.6.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.6.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:               XOR cells:        4
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        8
ABC RESULTS:           input signals:        4
ABC RESULTS:          output signals:        5
Removing temp directory.

3.31.7. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 123 gates and 235 wires to a netlist network with 111 inputs and 113 outputs.

3.31.7.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.7.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        3
ABC RESULTS:              XNOR cells:        2
ABC RESULTS:              NAND cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               AND cells:      108
ABC RESULTS:               XOR cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:       11
ABC RESULTS:           input signals:      111
ABC RESULTS:          output signals:      113
Removing temp directory.

3.31.8. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 15 gates and 23 wires to a netlist network with 7 inputs and 6 outputs.

3.31.8.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.8.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        1
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:                OR cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               XOR cells:        2
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:       10
ABC RESULTS:           input signals:        7
ABC RESULTS:          output signals:        6
Removing temp directory.

3.31.9. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 48 gates and 88 wires to a netlist network with 39 inputs and 39 outputs.

3.31.9.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.9.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               NOT cells:        3
ABC RESULTS:               NOR cells:        2
ABC RESULTS:               AND cells:       34
ABC RESULTS:               XOR cells:        1
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:       10
ABC RESULTS:           input signals:       39
ABC RESULTS:          output signals:       39
Removing temp directory.

3.31.10. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 12 gates and 17 wires to a netlist network with 4 inputs and 5 outputs.

3.31.10.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.10.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:               XOR cells:        4
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        8
ABC RESULTS:           input signals:        4
ABC RESULTS:          output signals:        5
Removing temp directory.

3.31.11. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 123 gates and 235 wires to a netlist network with 111 inputs and 113 outputs.

3.31.11.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.11.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        3
ABC RESULTS:              XNOR cells:        2
ABC RESULTS:              NAND cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               AND cells:      108
ABC RESULTS:               XOR cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:       11
ABC RESULTS:           input signals:      111
ABC RESULTS:          output signals:      113
Removing temp directory.

3.31.12. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 15 gates and 23 wires to a netlist network with 7 inputs and 6 outputs.

3.31.12.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.12.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        1
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:                OR cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               XOR cells:        2
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:       10
ABC RESULTS:           input signals:        7
ABC RESULTS:          output signals:        6
Removing temp directory.

3.31.13. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 48 gates and 88 wires to a netlist network with 39 inputs and 39 outputs.

3.31.13.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.13.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               NOT cells:        3
ABC RESULTS:               NOR cells:        2
ABC RESULTS:               AND cells:       34
ABC RESULTS:               XOR cells:        1
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:       10
ABC RESULTS:           input signals:       39
ABC RESULTS:          output signals:       39
Removing temp directory.

3.31.14. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \fifo_h.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 15 gates and 29 wires to a netlist network with 13 inputs and 6 outputs.

3.31.14.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.14.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               MUX cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:              NAND cells:        2
ABC RESULTS:               AND cells:        4
ABC RESULTS:               XOR cells:        4
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:       10
ABC RESULTS:           input signals:       13
ABC RESULTS:          output signals:        6
Removing temp directory.

3.31.15. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 123 gates and 235 wires to a netlist network with 111 inputs and 113 outputs.

3.31.15.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.15.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        3
ABC RESULTS:              XNOR cells:        2
ABC RESULTS:              NAND cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               AND cells:      108
ABC RESULTS:               XOR cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:       11
ABC RESULTS:           input signals:      111
ABC RESULTS:          output signals:      113
Removing temp directory.

3.31.16. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 15 gates and 23 wires to a netlist network with 7 inputs and 6 outputs.

3.31.16.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.16.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        1
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:                OR cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               XOR cells:        2
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:       10
ABC RESULTS:           input signals:        7
ABC RESULTS:          output signals:        6
Removing temp directory.

3.31.17. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 49 gates and 90 wires to a netlist network with 40 inputs and 40 outputs.

3.31.17.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.17.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               NOT cells:        3
ABC RESULTS:                OR cells:        1
ABC RESULTS:               NOR cells:        2
ABC RESULTS:               AND cells:       34
ABC RESULTS:               XOR cells:        1
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:       10
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       40
Removing temp directory.

3.31.18. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, asynchronously reset by !\rst_ni
Extracted 4 gates and 6 wires to a netlist network with 2 inputs and 2 outputs.

3.31.18.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.18.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:        internal signals:        2
ABC RESULTS:           input signals:        2
ABC RESULTS:          output signals:        2
Removing temp directory.

3.31.19. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 10 gates and 14 wires to a netlist network with 3 inputs and 4 outputs.

3.31.19.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.19.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:               XOR cells:        2
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        7
ABC RESULTS:           input signals:        3
ABC RESULTS:          output signals:        4
Removing temp directory.

3.31.20. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$3216, asynchronously reset by !\rst_ni
Extracted 4 gates and 7 wires to a netlist network with 3 inputs and 4 outputs.

3.31.20.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.20.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:        3
ABC RESULTS:          output signals:        4
Removing temp directory.

3.31.21. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \fifo_h.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 10 gates and 14 wires to a netlist network with 3 inputs and 4 outputs.

3.31.21.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.21.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:               XOR cells:        2
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        7
ABC RESULTS:           input signals:        3
ABC RESULTS:          output signals:        4
Removing temp directory.

3.31.22. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \fifo_h.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 920 gates and 1508 wires to a netlist network with 587 inputs and 133 outputs.

3.31.22.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.22.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        2
ABC RESULTS:                OR cells:        6
ABC RESULTS:               NOR cells:        5
ABC RESULTS:               AND cells:       41
ABC RESULTS:               MUX cells:      243
ABC RESULTS:             ORNOT cells:       70
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:              NAND cells:      770
ABC RESULTS:               XOR cells:        1
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:      788
ABC RESULTS:           input signals:      587
ABC RESULTS:          output signals:      133
Removing temp directory.

3.31.23. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3210, asynchronously reset by !\rst_ni
Extracted 62 gates and 64 wires to a netlist network with 2 inputs and 2 outputs.

3.31.23.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.23.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        9
ABC RESULTS:               NOT cells:        1
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:                OR cells:        8
ABC RESULTS:              XNOR cells:        8
ABC RESULTS:        internal signals:       60
ABC RESULTS:           input signals:        2
ABC RESULTS:          output signals:        2
Removing temp directory.

3.31.24. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$simplemap.cc:251:simplemap_eqne$5761 [1], asynchronously reset by !\rst_ni
Extracted 84 gates and 145 wires to a netlist network with 60 inputs and 29 outputs.

3.31.24.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.24.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       12
ABC RESULTS:               MUX cells:       13
ABC RESULTS:               NOT cells:        2
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:             ORNOT cells:       10
ABC RESULTS:              NAND cells:       31
ABC RESULTS:                OR cells:       11
ABC RESULTS:               BUF cells:        2
ABC RESULTS:               AND cells:       37
ABC RESULTS:        internal signals:       56
ABC RESULTS:           input signals:       60
ABC RESULTS:          output signals:       29
Removing temp directory.

3.31.25. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \fifo_h.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 46 gates and 67 wires to a netlist network with 20 inputs and 15 outputs.

3.31.25.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.25.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        5
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               NOT cells:        4
ABC RESULTS:              XNOR cells:        4
ABC RESULTS:               MUX cells:        7
ABC RESULTS:            ANDNOT cells:        3
ABC RESULTS:                OR cells:        3
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               XOR cells:        2
ABC RESULTS:               BUF cells:        1
ABC RESULTS:               AND cells:        9
ABC RESULTS:        internal signals:       32
ABC RESULTS:           input signals:       20
ABC RESULTS:          output signals:       15
Removing temp directory.

yosys> abc -script /tmp/yosys_lYRS6h/abc_tmp_1.scr

3.32. Executing ABC pass (technology mapping using ABC).

3.32.1. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Extracted 2749 gates and 4049 wires to a netlist network with 1300 inputs and 889 outputs.

3.32.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + source /tmp/yosys_lYRS6h/abc_tmp_1.scr 
ABC:   #Luts =  1160  Max Lvl =   9  Avg Lvl =   5.52  [   0.56 sec. at Pass 0]
ABC:   #Luts =  1123  Max Lvl =  10  Avg Lvl =   4.99  [  18.41 sec. at Pass 1]
ABC:   #Luts =  1123  Max Lvl =  10  Avg Lvl =   4.99  [   2.96 sec. at Pass 2]
ABC:   #Luts =  1122  Max Lvl =  10  Avg Lvl =   5.28  [   3.52 sec. at Pass 3]
ABC:   #Luts =  1121  Max Lvl =   9  Avg Lvl =   4.70  [   4.75 sec. at Pass 4]
ABC:   #Luts =  1121  Max Lvl =   9  Avg Lvl =   4.70  [   5.30 sec. at Pass 5]
ABC:   #Luts =  1121  Max Lvl =   9  Avg Lvl =   4.70  [   5.36 sec. at Pass 6]
ABC:   #Luts =  1117  Max Lvl =   8  Avg Lvl =   4.41  [   3.72 sec. at Pass 7]
ABC:   #Luts =  1117  Max Lvl =   8  Avg Lvl =   4.41  [   4.13 sec. at Pass 8]
ABC:   #Luts =  1117  Max Lvl =   8  Avg Lvl =   4.41  [   4.14 sec. at Pass 9]
ABC:   #Luts =  1116  Max Lvl =   9  Avg Lvl =   4.33  [   3.35 sec. at Pass 10]
ABC:   #Luts =  1116  Max Lvl =   8  Avg Lvl =   4.40  [   5.14 sec. at Pass 11]
ABC:   #Luts =  1116  Max Lvl =   8  Avg Lvl =   4.40  [   3.94 sec. at Pass 12]
ABC:   #Luts =  1116  Max Lvl =   8  Avg Lvl =   4.40  [   4.74 sec. at Pass 13]
ABC:   #Luts =  1116  Max Lvl =   8  Avg Lvl =   4.40  [   4.06 sec. at Pass 14]
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:     1116
ABC RESULTS:        internal signals:     1860
ABC RESULTS:           input signals:     1300
ABC RESULTS:          output signals:      889
Removing temp directory.

yosys> opt

3.33. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.33.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module tlul_socket_1n.

yosys> opt_merge -nomux

3.33.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tlul_socket_1n'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.33.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tlul_socket_1n..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~10 debug messages>

yosys> opt_reduce

3.33.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tlul_socket_1n.
Performed a total of 0 changes.

yosys> opt_merge

3.33.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tlul_socket_1n'.
Removed a total of 0 cells.

yosys> opt_dff

3.33.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.33.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tlul_socket_1n..
Removed 0 unused cells and 7139 unused wires.
<suppressed ~107 debug messages>

yosys> opt_expr

3.33.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module tlul_socket_1n.

3.33.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.33.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tlul_socket_1n..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~10 debug messages>

yosys> opt_reduce

3.33.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tlul_socket_1n.
Performed a total of 0 changes.

yosys> opt_merge

3.33.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tlul_socket_1n'.
Removed a total of 0 cells.

yosys> opt_dff

3.33.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.33.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tlul_socket_1n..

yosys> opt_expr

3.33.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module tlul_socket_1n.

3.33.16. Finished OPT passes. (There is nothing left to do.)

yosys> stat

3.34. Printing statistics.

=== tlul_socket_1n ===

   Number of wires:               1062
   Number of wire bits:           9451
   Number of public wires:         712
   Number of public wire bits:    9101
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1232
     $_DFFE_PN0P_                   65
     $_DFF_PN0_                      1
     $and                           20
     $dffe                          20
     $lut                         1106
     $mux                           10
     $not                           10


yosys> shregmap -minlen 8 -maxlen 20

3.35. Executing SHREGMAP pass (map shift registers).
Converted 0 dff cells into 0 shift registers.

yosys> dfflegalize -cell $_DFF_?_ 0 -cell $_DFF_???_ 0 -cell $_DFFE_????_ 0 -cell $_DFFSR_???_ 0 -cell $_DFFSRE_????_ 0 -cell $_DLATCHSR_PPP_ 0

3.36. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

yosys> stat

3.37. Printing statistics.

=== tlul_socket_1n ===

   Number of wires:               1062
   Number of wire bits:           9451
   Number of public wires:         712
   Number of public wire bits:    9101
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1232
     $_DFFE_PN0P_                   65
     $_DFF_PN0_                      1
     $and                           20
     $dffe                          20
     $lut                         1106
     $mux                           10
     $not                           10


yosys> techmap -map +/techmap.v -map +/rapidsilicon/genesis/ffs_map.v

3.38. Executing TECHMAP pass (map to technology primitives).

3.38.1. Executing Verilog-2005 frontend: /home/users/aram/Workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/users/aram/Workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.38.2. Executing Verilog-2005 frontend: /home/users/aram/Workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v
Parsing Verilog input from `/home/users/aram/Workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PN0P_'.
Generating RTLIL representation for module `\$_DFFE_PN0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_DFFE_PN1P_'.
Generating RTLIL representation for module `\$_DFFE_PN1N_'.
Generating RTLIL representation for module `\$_DFFSR_PPP_'.
Generating RTLIL representation for module `\$_DFFSR_PNP_'.
Generating RTLIL representation for module `\$_DFFSR_PNN_'.
Generating RTLIL representation for module `\$_DFFSR_PPN_'.
Generating RTLIL representation for module `\$_DFFSR_NPP_'.
Generating RTLIL representation for module `\$_DFFSR_NNP_'.
Generating RTLIL representation for module `\$_DFFSR_NNN_'.
Generating RTLIL representation for module `\$_DFFSR_NPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PNPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPNP_'.
Generating RTLIL representation for module `\$_DFFSRE_PNNP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PNPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PPNN_'.
Generating RTLIL representation for module `\$_DFFSRE_PNNN_'.
Generating RTLIL representation for module `\$_DLATCHSR_PPP_'.
Generating RTLIL representation for module `\$_DLATCHSR_NPP_'.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NN0P_'.
Generating RTLIL representation for module `\$_DFFE_NN0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_NN1P_'.
Generating RTLIL representation for module `\$_DFFE_NN1N_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_NNPP_'.
Generating RTLIL representation for module `\$_DFFSRE_NPNP_'.
Generating RTLIL representation for module `\$_DFFSRE_NNNP_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPN_'.
Generating RTLIL representation for module `\$_DFFSRE_NNPN_'.
Generating RTLIL representation for module `\$_DFFSRE_NPNN_'.
Generating RTLIL representation for module `\$_DFFSRE_NNNN_'.
Generating RTLIL representation for module `\$__SHREG_DFF_P_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PN0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NN0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_PN1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_NN1_'.
Successfully finished Verilog frontend.

3.38.3. Continuing TECHMAP pass.
Using template \$_DFFE_PN0P_ for cells of type $_DFFE_PN0P_.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $and.
Using template \$_DFF_PN0_ for cells of type $_DFF_PN0_.
Using extmapper simplemap for cells of type $lut.
Using template \$_DFFE_PP_ for cells of type $_DFFE_PP_.
No more expansions possible.
<suppressed ~3084 debug messages>

yosys> opt_expr -mux_undef

3.39. Executing OPT_EXPR pass (perform const folding).
Optimizing module tlul_socket_1n.
<suppressed ~17688 debug messages>

yosys> simplemap

3.40. Executing SIMPLEMAP pass (map simple cells to gate primitives).

yosys> opt_expr

3.41. Executing OPT_EXPR pass (perform const folding).
Optimizing module tlul_socket_1n.

yosys> opt_merge

3.42. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tlul_socket_1n'.
<suppressed ~4767 debug messages>
Removed a total of 1589 cells.

yosys> opt_dff -nodffe -nosdff

3.43. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.44. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tlul_socket_1n..
Removed 0 unused cells and 9640 unused wires.
<suppressed ~1 debug messages>

yosys> opt -nodffe -nosdff

3.45. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.45.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module tlul_socket_1n.
<suppressed ~825 debug messages>

yosys> opt_merge -nomux

3.45.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tlul_socket_1n'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.45.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tlul_socket_1n..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.45.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tlul_socket_1n.
Performed a total of 0 changes.

yosys> opt_merge

3.45.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tlul_socket_1n'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.45.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.45.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tlul_socket_1n..
Removed 0 unused cells and 572 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.45.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module tlul_socket_1n.

3.45.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.45.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tlul_socket_1n..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.45.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tlul_socket_1n.
Performed a total of 0 changes.

yosys> opt_merge

3.45.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tlul_socket_1n'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.45.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.45.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tlul_socket_1n..

yosys> opt_expr

3.45.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module tlul_socket_1n.

3.45.16. Finished OPT passes. (There is nothing left to do.)

yosys> abc -script /tmp/yosys_lYRS6h/abc_tmp_2.scr

3.46. Executing ABC pass (technology mapping using ABC).

3.46.1. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Extracted 3830 gates and 5990 wires to a netlist network with 2158 inputs and 899 outputs.

3.46.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + source /tmp/yosys_lYRS6h/abc_tmp_2.scr 
ABC:   #Luts =  1316  Max Lvl =   9  Avg Lvl =   4.49  [   0.41 sec. at Pass 0]
ABC:   #Luts =  1199  Max Lvl =   8  Avg Lvl =   3.79  [  14.25 sec. at Pass 1]
ABC:   #Luts =  1193  Max Lvl =   8  Avg Lvl =   3.77  [   3.20 sec. at Pass 2]
ABC:   #Luts =  1191  Max Lvl =   8  Avg Lvl =   3.65  [   5.01 sec. at Pass 3]
ABC:   #Luts =  1191  Max Lvl =   8  Avg Lvl =   3.65  [   4.30 sec. at Pass 4]
ABC:   #Luts =  1191  Max Lvl =   8  Avg Lvl =   3.65  [   5.32 sec. at Pass 5]
ABC:   #Luts =  1191  Max Lvl =   8  Avg Lvl =   3.65  [   5.76 sec. at Pass 6]
ABC: + write_blif <abc-temp-dir>/output.blif 

3.46.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:     1191
ABC RESULTS:        internal signals:     2933
ABC RESULTS:           input signals:     2158
ABC RESULTS:          output signals:      899
Removing temp directory.

yosys> opt

3.47. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.47.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module tlul_socket_1n.

yosys> opt_merge -nomux

3.47.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tlul_socket_1n'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.47.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tlul_socket_1n..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.47.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tlul_socket_1n.
Performed a total of 0 changes.

yosys> opt_merge

3.47.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tlul_socket_1n'.
Removed a total of 0 cells.

yosys> opt_dff

3.47.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.47.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tlul_socket_1n..
Removed 0 unused cells and 4781 unused wires.
<suppressed ~2 debug messages>

yosys> opt_expr

3.47.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module tlul_socket_1n.

3.47.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.47.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tlul_socket_1n..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.47.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tlul_socket_1n.
Performed a total of 0 changes.

yosys> opt_merge

3.47.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tlul_socket_1n'.
Removed a total of 0 cells.

yosys> opt_dff

3.47.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.47.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tlul_socket_1n..

yosys> opt_expr

3.47.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module tlul_socket_1n.

3.47.16. Finished OPT passes. (There is nothing left to do.)

yosys> hierarchy -check

3.48. Executing HIERARCHY pass (managing design hierarchy).

3.48.1. Analyzing design hierarchy..
Top module:  \tlul_socket_1n

3.48.2. Analyzing design hierarchy..
Top module:  \tlul_socket_1n
Removed 0 unused modules.

yosys> stat

3.49. Printing statistics.

=== tlul_socket_1n ===

   Number of wires:               1116
   Number of wire bits:           9396
   Number of public wires:         711
   Number of public wire bits:    8991
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2973
     $lut                         1191
     dffsre                       1782


yosys> opt_clean -purge

3.50. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tlul_socket_1n..
Removed 0 unused cells and 509 unused wires.
<suppressed ~509 debug messages>

yosys> write_verilog -noattr -nohex synthesized.v

3.51. Executing Verilog backend.

yosys> bmuxmap

3.51.1. Executing BMUXMAP pass.

yosys> demuxmap

3.51.2. Executing DEMUXMAP pass.

yosys> clean_zerowidth
Dumping module `\tlul_socket_1n'.

Warnings: 232 unique messages, 232 total
End of script. Logfile hash: 9032eeb9d6, CPU: user 17.32s system 0.32s, MEM: 82.85 MB peak
Yosys 0.16+65 (git sha1 91803ad5c, gcc 9.1.0 -fPIC -Os)
Time spent: 97% 3x abc (741 sec), 0% 37x opt_expr (5 sec), ...
real 152.70
user 697.60
sys 60.55
