{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1714220634858 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714220634867 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 27 20:23:54 2024 " "Processing started: Sat Apr 27 20:23:54 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1714220634867 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714220634867 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off snake -c snake " "Command: quartus_map --read_settings_files=on --write_settings_files=off snake -c snake" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714220634867 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1714220635313 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1714220635313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/github/fpga/snake/rtl/counter_key.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/github/fpga/snake/rtl/counter_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_key " "Found entity 1: counter_key" {  } { { "../rtl/counter_key.v" "" { Text "D:/study/github/FPGA/snake/rtl/counter_key.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714220645349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714220645349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/github/fpga/snake/rtl/beep.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/github/fpga/snake/rtl/beep.v" { { "Info" "ISGN_ENTITY_NAME" "1 beep " "Found entity 1: beep" {  } { { "../rtl/beep.v" "" { Text "D:/study/github/FPGA/snake/rtl/beep.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714220645352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714220645352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/github/fpga/snake/rtl/led_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/github/fpga/snake/rtl/led_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_ctrl " "Found entity 1: led_ctrl" {  } { { "../rtl/led_ctrl.v" "" { Text "D:/study/github/FPGA/snake/rtl/led_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714220645354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714220645354 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "my_snake.v(98) " "Verilog HDL information at my_snake.v(98): always construct contains both blocking and non-blocking assignments" {  } { { "../rtl/my_snake.v" "" { Text "D:/study/github/FPGA/snake/rtl/my_snake.v" 98 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1714220645356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/github/fpga/snake/rtl/my_snake.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/github/fpga/snake/rtl/my_snake.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_snake " "Found entity 1: my_snake" {  } { { "../rtl/my_snake.v" "" { Text "D:/study/github/FPGA/snake/rtl/my_snake.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714220645357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714220645357 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "bit ws2812_ctrl.v(4) " "Verilog HDL Declaration warning at ws2812_ctrl.v(4): \"bit\" is SystemVerilog-2005 keyword" {  } { { "../rtl/ws2812_ctrl.v" "" { Text "D:/study/github/FPGA/snake/rtl/ws2812_ctrl.v" 4 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1714220645359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/github/fpga/snake/rtl/ws2812_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/github/fpga/snake/rtl/ws2812_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 ws2812_ctrl " "Found entity 1: ws2812_ctrl" {  } { { "../rtl/ws2812_ctrl.v" "" { Text "D:/study/github/FPGA/snake/rtl/ws2812_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714220645360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714220645360 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "bit test_top.v(17) " "Verilog HDL Declaration warning at test_top.v(17): \"bit\" is SystemVerilog-2005 keyword" {  } { { "../rtl/test_top.v" "" { Text "D:/study/github/FPGA/snake/rtl/test_top.v" 17 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1714220645362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/github/fpga/snake/rtl/test_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/github/fpga/snake/rtl/test_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_top " "Found entity 1: test_top" {  } { { "../rtl/test_top.v" "" { Text "D:/study/github/FPGA/snake/rtl/test_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714220645362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714220645362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/github/fpga/snake/rtl/paj7620_cfg.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/github/fpga/snake/rtl/paj7620_cfg.v" { { "Info" "ISGN_ENTITY_NAME" "1 paj7620_cfg " "Found entity 1: paj7620_cfg" {  } { { "../rtl/paj7620_cfg.v" "" { Text "D:/study/github/FPGA/snake/rtl/paj7620_cfg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714220645365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714220645365 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SLAVE_ADDR slave_addr i2c_ctrl.v(23) " "Verilog HDL Declaration information at i2c_ctrl.v(23): object \"SLAVE_ADDR\" differs only in case from object \"slave_addr\" in the same scope" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/study/github/FPGA/snake/rtl/i2c_ctrl.v" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714220645368 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEVICE_ADDR device_addr i2c_ctrl.v(27) " "Verilog HDL Declaration information at i2c_ctrl.v(27): object \"DEVICE_ADDR\" differs only in case from object \"device_addr\" in the same scope" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/study/github/FPGA/snake/rtl/i2c_ctrl.v" 27 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714220645368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/github/fpga/snake/rtl/i2c_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/github/fpga/snake/rtl/i2c_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_ctrl " "Found entity 1: i2c_ctrl" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/study/github/FPGA/snake/rtl/i2c_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714220645368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714220645368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/github/fpga/snake/rtl/ges_recognize.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/github/fpga/snake/rtl/ges_recognize.v" { { "Info" "ISGN_ENTITY_NAME" "1 ges_recognize " "Found entity 1: ges_recognize" {  } { { "../rtl/ges_recognize.v" "" { Text "D:/study/github/FPGA/snake/rtl/ges_recognize.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714220645371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714220645371 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "bit data_cfg.v(8) " "Verilog HDL Declaration warning at data_cfg.v(8): \"bit\" is SystemVerilog-2005 keyword" {  } { { "../rtl/data_cfg.v" "" { Text "D:/study/github/FPGA/snake/rtl/data_cfg.v" 8 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1714220645372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/github/fpga/snake/rtl/data_cfg.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/github/fpga/snake/rtl/data_cfg.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_cfg " "Found entity 1: data_cfg" {  } { { "../rtl/data_cfg.v" "" { Text "D:/study/github/FPGA/snake/rtl/data_cfg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714220645373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714220645373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/github/fpga/snake/rtl/counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/github/fpga/snake/rtl/counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "../rtl/counter.v" "" { Text "D:/study/github/FPGA/snake/rtl/counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714220645376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714220645376 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "body_i2 my_snake.v(40) " "Verilog HDL Implicit Net warning at my_snake.v(40): created implicit net for \"body_i2\"" {  } { { "../rtl/my_snake.v" "" { Text "D:/study/github/FPGA/snake/rtl/my_snake.v" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714220645377 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "body_i1 my_snake.v(41) " "Verilog HDL Implicit Net warning at my_snake.v(41): created implicit net for \"body_i1\"" {  } { { "../rtl/my_snake.v" "" { Text "D:/study/github/FPGA/snake/rtl/my_snake.v" 41 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714220645377 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "body_i0 my_snake.v(42) " "Verilog HDL Implicit Net warning at my_snake.v(42): created implicit net for \"body_i0\"" {  } { { "../rtl/my_snake.v" "" { Text "D:/study/github/FPGA/snake/rtl/my_snake.v" 42 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714220645377 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cnt_index test_top.v(53) " "Verilog HDL Implicit Net warning at test_top.v(53): created implicit net for \"cnt_index\"" {  } { { "../rtl/test_top.v" "" { Text "D:/study/github/FPGA/snake/rtl/test_top.v" 53 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714220645377 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sys_reset_n test_top.v(60) " "Verilog HDL Implicit Net warning at test_top.v(60): created implicit net for \"sys_reset_n\"" {  } { { "../rtl/test_top.v" "" { Text "D:/study/github/FPGA/snake/rtl/test_top.v" 60 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714220645377 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "beep beep.v(23) " "Verilog HDL Parameter Declaration warning at beep.v(23): Parameter Declaration in module \"beep\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/beep.v" "" { Text "D:/study/github/FPGA/snake/rtl/beep.v" 23 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1714220645377 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "counter counter.v(8) " "Verilog HDL Parameter Declaration warning at counter.v(8): Parameter Declaration in module \"counter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/counter.v" "" { Text "D:/study/github/FPGA/snake/rtl/counter.v" 8 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1714220645393 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "counter counter.v(9) " "Verilog HDL Parameter Declaration warning at counter.v(9): Parameter Declaration in module \"counter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/counter.v" "" { Text "D:/study/github/FPGA/snake/rtl/counter.v" 9 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1714220645393 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "test_top " "Elaborating entity \"test_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1714220645451 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "sel test_top.v(10) " "Output port \"sel\" at test_top.v(10) has no driver" {  } { { "../rtl/test_top.v" "" { Text "D:/study/github/FPGA/snake/rtl/test_top.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1714220645455 "|test_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "dig test_top.v(11) " "Output port \"dig\" at test_top.v(11) has no driver" {  } { { "../rtl/test_top.v" "" { Text "D:/study/github/FPGA/snake/rtl/test_top.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1714220645455 "|test_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "beep beep:inst_beep " "Elaborating entity \"beep\" for hierarchy \"beep:inst_beep\"" {  } { { "../rtl/test_top.v" "inst_beep" { Text "D:/study/github/FPGA/snake/rtl/test_top.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714220645463 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 8 beep.v(102) " "Verilog HDL assignment warning at beep.v(102): truncated value with size 24 to match size of target (8)" {  } { { "../rtl/beep.v" "" { Text "D:/study/github/FPGA/snake/rtl/beep.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714220645463 "|test_top|beep:inst_beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(119) " "Verilog HDL assignment warning at beep.v(119): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "D:/study/github/FPGA/snake/rtl/beep.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714220645464 "|test_top|beep:inst_beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(120) " "Verilog HDL assignment warning at beep.v(120): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "D:/study/github/FPGA/snake/rtl/beep.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714220645464 "|test_top|beep:inst_beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(122) " "Verilog HDL assignment warning at beep.v(122): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "D:/study/github/FPGA/snake/rtl/beep.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714220645464 "|test_top|beep:inst_beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(123) " "Verilog HDL assignment warning at beep.v(123): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "D:/study/github/FPGA/snake/rtl/beep.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714220645464 "|test_top|beep:inst_beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(125) " "Verilog HDL assignment warning at beep.v(125): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "D:/study/github/FPGA/snake/rtl/beep.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714220645464 "|test_top|beep:inst_beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(126) " "Verilog HDL assignment warning at beep.v(126): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "D:/study/github/FPGA/snake/rtl/beep.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714220645465 "|test_top|beep:inst_beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(128) " "Verilog HDL assignment warning at beep.v(128): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "D:/study/github/FPGA/snake/rtl/beep.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714220645465 "|test_top|beep:inst_beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(129) " "Verilog HDL assignment warning at beep.v(129): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "D:/study/github/FPGA/snake/rtl/beep.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714220645465 "|test_top|beep:inst_beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(131) " "Verilog HDL assignment warning at beep.v(131): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "D:/study/github/FPGA/snake/rtl/beep.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714220645465 "|test_top|beep:inst_beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(132) " "Verilog HDL assignment warning at beep.v(132): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "D:/study/github/FPGA/snake/rtl/beep.v" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714220645465 "|test_top|beep:inst_beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(134) " "Verilog HDL assignment warning at beep.v(134): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "D:/study/github/FPGA/snake/rtl/beep.v" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714220645465 "|test_top|beep:inst_beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(135) " "Verilog HDL assignment warning at beep.v(135): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "D:/study/github/FPGA/snake/rtl/beep.v" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714220645465 "|test_top|beep:inst_beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(137) " "Verilog HDL assignment warning at beep.v(137): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "D:/study/github/FPGA/snake/rtl/beep.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714220645465 "|test_top|beep:inst_beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(138) " "Verilog HDL assignment warning at beep.v(138): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "D:/study/github/FPGA/snake/rtl/beep.v" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714220645465 "|test_top|beep:inst_beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(143) " "Verilog HDL assignment warning at beep.v(143): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "D:/study/github/FPGA/snake/rtl/beep.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714220645465 "|test_top|beep:inst_beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(144) " "Verilog HDL assignment warning at beep.v(144): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "D:/study/github/FPGA/snake/rtl/beep.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714220645465 "|test_top|beep:inst_beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(146) " "Verilog HDL assignment warning at beep.v(146): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "D:/study/github/FPGA/snake/rtl/beep.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714220645465 "|test_top|beep:inst_beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(147) " "Verilog HDL assignment warning at beep.v(147): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "D:/study/github/FPGA/snake/rtl/beep.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714220645465 "|test_top|beep:inst_beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(149) " "Verilog HDL assignment warning at beep.v(149): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "D:/study/github/FPGA/snake/rtl/beep.v" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714220645465 "|test_top|beep:inst_beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(150) " "Verilog HDL assignment warning at beep.v(150): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "D:/study/github/FPGA/snake/rtl/beep.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714220645465 "|test_top|beep:inst_beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(152) " "Verilog HDL assignment warning at beep.v(152): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "D:/study/github/FPGA/snake/rtl/beep.v" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714220645466 "|test_top|beep:inst_beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(153) " "Verilog HDL assignment warning at beep.v(153): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "D:/study/github/FPGA/snake/rtl/beep.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714220645466 "|test_top|beep:inst_beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(155) " "Verilog HDL assignment warning at beep.v(155): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "D:/study/github/FPGA/snake/rtl/beep.v" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714220645466 "|test_top|beep:inst_beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(156) " "Verilog HDL assignment warning at beep.v(156): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "D:/study/github/FPGA/snake/rtl/beep.v" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714220645466 "|test_top|beep:inst_beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(158) " "Verilog HDL assignment warning at beep.v(158): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "D:/study/github/FPGA/snake/rtl/beep.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714220645466 "|test_top|beep:inst_beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(159) " "Verilog HDL assignment warning at beep.v(159): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "D:/study/github/FPGA/snake/rtl/beep.v" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714220645466 "|test_top|beep:inst_beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(161) " "Verilog HDL assignment warning at beep.v(161): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "D:/study/github/FPGA/snake/rtl/beep.v" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714220645466 "|test_top|beep:inst_beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(162) " "Verilog HDL assignment warning at beep.v(162): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "D:/study/github/FPGA/snake/rtl/beep.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714220645466 "|test_top|beep:inst_beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(168) " "Verilog HDL assignment warning at beep.v(168): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "D:/study/github/FPGA/snake/rtl/beep.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714220645466 "|test_top|beep:inst_beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(169) " "Verilog HDL assignment warning at beep.v(169): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "D:/study/github/FPGA/snake/rtl/beep.v" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714220645466 "|test_top|beep:inst_beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(171) " "Verilog HDL assignment warning at beep.v(171): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "D:/study/github/FPGA/snake/rtl/beep.v" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714220645466 "|test_top|beep:inst_beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(172) " "Verilog HDL assignment warning at beep.v(172): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "D:/study/github/FPGA/snake/rtl/beep.v" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714220645466 "|test_top|beep:inst_beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(174) " "Verilog HDL assignment warning at beep.v(174): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "D:/study/github/FPGA/snake/rtl/beep.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714220645466 "|test_top|beep:inst_beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(175) " "Verilog HDL assignment warning at beep.v(175): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "D:/study/github/FPGA/snake/rtl/beep.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714220645466 "|test_top|beep:inst_beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(177) " "Verilog HDL assignment warning at beep.v(177): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "D:/study/github/FPGA/snake/rtl/beep.v" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714220645466 "|test_top|beep:inst_beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(178) " "Verilog HDL assignment warning at beep.v(178): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "D:/study/github/FPGA/snake/rtl/beep.v" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714220645467 "|test_top|beep:inst_beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(180) " "Verilog HDL assignment warning at beep.v(180): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "D:/study/github/FPGA/snake/rtl/beep.v" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714220645467 "|test_top|beep:inst_beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(181) " "Verilog HDL assignment warning at beep.v(181): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "D:/study/github/FPGA/snake/rtl/beep.v" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714220645467 "|test_top|beep:inst_beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(183) " "Verilog HDL assignment warning at beep.v(183): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "D:/study/github/FPGA/snake/rtl/beep.v" 183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714220645467 "|test_top|beep:inst_beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(184) " "Verilog HDL assignment warning at beep.v(184): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "D:/study/github/FPGA/snake/rtl/beep.v" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714220645467 "|test_top|beep:inst_beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(186) " "Verilog HDL assignment warning at beep.v(186): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "D:/study/github/FPGA/snake/rtl/beep.v" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714220645467 "|test_top|beep:inst_beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(187) " "Verilog HDL assignment warning at beep.v(187): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "D:/study/github/FPGA/snake/rtl/beep.v" 187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714220645467 "|test_top|beep:inst_beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(192) " "Verilog HDL assignment warning at beep.v(192): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "D:/study/github/FPGA/snake/rtl/beep.v" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714220645467 "|test_top|beep:inst_beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(193) " "Verilog HDL assignment warning at beep.v(193): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "D:/study/github/FPGA/snake/rtl/beep.v" 193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714220645467 "|test_top|beep:inst_beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(195) " "Verilog HDL assignment warning at beep.v(195): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "D:/study/github/FPGA/snake/rtl/beep.v" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714220645467 "|test_top|beep:inst_beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(196) " "Verilog HDL assignment warning at beep.v(196): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "D:/study/github/FPGA/snake/rtl/beep.v" 196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714220645467 "|test_top|beep:inst_beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(198) " "Verilog HDL assignment warning at beep.v(198): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "D:/study/github/FPGA/snake/rtl/beep.v" 198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714220645467 "|test_top|beep:inst_beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(199) " "Verilog HDL assignment warning at beep.v(199): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "D:/study/github/FPGA/snake/rtl/beep.v" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714220645467 "|test_top|beep:inst_beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(201) " "Verilog HDL assignment warning at beep.v(201): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "D:/study/github/FPGA/snake/rtl/beep.v" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714220645467 "|test_top|beep:inst_beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(202) " "Verilog HDL assignment warning at beep.v(202): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "D:/study/github/FPGA/snake/rtl/beep.v" 202 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714220645467 "|test_top|beep:inst_beep"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ws2812_ctrl ws2812_ctrl:ws2812_ctrl_inst " "Elaborating entity \"ws2812_ctrl\" for hierarchy \"ws2812_ctrl:ws2812_ctrl_inst\"" {  } { { "../rtl/test_top.v" "ws2812_ctrl_inst" { Text "D:/study/github/FPGA/snake/rtl/test_top.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714220645482 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ws2812_ctrl.v(47) " "Verilog HDL assignment warning at ws2812_ctrl.v(47): truncated value with size 32 to match size of target (6)" {  } { { "../rtl/ws2812_ctrl.v" "" { Text "D:/study/github/FPGA/snake/rtl/ws2812_ctrl.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714220645482 "|test_top|ws2812_ctrl:ws2812_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ws2812_ctrl.v(66) " "Verilog HDL assignment warning at ws2812_ctrl.v(66): truncated value with size 32 to match size of target (6)" {  } { { "../rtl/ws2812_ctrl.v" "" { Text "D:/study/github/FPGA/snake/rtl/ws2812_ctrl.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714220645483 "|test_top|ws2812_ctrl:ws2812_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ws2812_ctrl.v(85) " "Verilog HDL assignment warning at ws2812_ctrl.v(85): truncated value with size 32 to match size of target (5)" {  } { { "../rtl/ws2812_ctrl.v" "" { Text "D:/study/github/FPGA/snake/rtl/ws2812_ctrl.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714220645483 "|test_top|ws2812_ctrl:ws2812_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 ws2812_ctrl.v(104) " "Verilog HDL assignment warning at ws2812_ctrl.v(104): truncated value with size 32 to match size of target (7)" {  } { { "../rtl/ws2812_ctrl.v" "" { Text "D:/study/github/FPGA/snake/rtl/ws2812_ctrl.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714220645483 "|test_top|ws2812_ctrl:ws2812_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 ws2812_ctrl.v(123) " "Verilog HDL assignment warning at ws2812_ctrl.v(123): truncated value with size 32 to match size of target (14)" {  } { { "../rtl/ws2812_ctrl.v" "" { Text "D:/study/github/FPGA/snake/rtl/ws2812_ctrl.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714220645483 "|test_top|ws2812_ctrl:ws2812_ctrl_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_cfg data_cfg:data_cfg_inst " "Elaborating entity \"data_cfg\" for hierarchy \"data_cfg:data_cfg_inst\"" {  } { { "../rtl/test_top.v" "data_cfg_inst" { Text "D:/study/github/FPGA/snake/rtl/test_top.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714220645492 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ges_pic data_cfg.v(9) " "Verilog HDL or VHDL warning at data_cfg.v(9): object \"ges_pic\" assigned a value but never read" {  } { { "../rtl/data_cfg.v" "" { Text "D:/study/github/FPGA/snake/rtl/data_cfg.v" 9 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714220645493 "|test_top|data_cfg:data_cfg_inst"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "data_cfg.v(83) " "Verilog HDL Case Statement information at data_cfg.v(83): all case item expressions in this case statement are onehot" {  } { { "../rtl/data_cfg.v" "" { Text "D:/study/github/FPGA/snake/rtl/data_cfg.v" 83 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1714220645506 "|test_top|data_cfg:data_cfg_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_snake my_snake:my_snake_inst " "Elaborating entity \"my_snake\" for hierarchy \"my_snake:my_snake_inst\"" {  } { { "../rtl/test_top.v" "my_snake_inst" { Text "D:/study/github/FPGA/snake/rtl/test_top.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714220645537 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 1 my_snake.v(40) " "Verilog HDL assignment warning at my_snake.v(40): truncated value with size 6 to match size of target (1)" {  } { { "../rtl/my_snake.v" "" { Text "D:/study/github/FPGA/snake/rtl/my_snake.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714220645538 "|test_top|my_snake:my_snake_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 1 my_snake.v(41) " "Verilog HDL assignment warning at my_snake.v(41): truncated value with size 6 to match size of target (1)" {  } { { "../rtl/my_snake.v" "" { Text "D:/study/github/FPGA/snake/rtl/my_snake.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714220645538 "|test_top|my_snake:my_snake_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 1 my_snake.v(42) " "Verilog HDL assignment warning at my_snake.v(42): truncated value with size 6 to match size of target (1)" {  } { { "../rtl/my_snake.v" "" { Text "D:/study/github/FPGA/snake/rtl/my_snake.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714220645538 "|test_top|my_snake:my_snake_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "50 24 my_snake.v(107) " "Verilog HDL assignment warning at my_snake.v(107): truncated value with size 50 to match size of target (24)" {  } { { "../rtl/my_snake.v" "" { Text "D:/study/github/FPGA/snake/rtl/my_snake.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714220645539 "|test_top|my_snake:my_snake_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "76 24 my_snake.v(108) " "Verilog HDL assignment warning at my_snake.v(108): truncated value with size 76 to match size of target (24)" {  } { { "../rtl/my_snake.v" "" { Text "D:/study/github/FPGA/snake/rtl/my_snake.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714220645539 "|test_top|my_snake:my_snake_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "50 24 my_snake.v(115) " "Verilog HDL assignment warning at my_snake.v(115): truncated value with size 50 to match size of target (24)" {  } { { "../rtl/my_snake.v" "" { Text "D:/study/github/FPGA/snake/rtl/my_snake.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714220645539 "|test_top|my_snake:my_snake_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "76 24 my_snake.v(116) " "Verilog HDL assignment warning at my_snake.v(116): truncated value with size 76 to match size of target (24)" {  } { { "../rtl/my_snake.v" "" { Text "D:/study/github/FPGA/snake/rtl/my_snake.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714220645539 "|test_top|my_snake:my_snake_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "50 24 my_snake.v(123) " "Verilog HDL assignment warning at my_snake.v(123): truncated value with size 50 to match size of target (24)" {  } { { "../rtl/my_snake.v" "" { Text "D:/study/github/FPGA/snake/rtl/my_snake.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714220645539 "|test_top|my_snake:my_snake_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "76 24 my_snake.v(124) " "Verilog HDL assignment warning at my_snake.v(124): truncated value with size 76 to match size of target (24)" {  } { { "../rtl/my_snake.v" "" { Text "D:/study/github/FPGA/snake/rtl/my_snake.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714220645540 "|test_top|my_snake:my_snake_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "102 24 my_snake.v(125) " "Verilog HDL assignment warning at my_snake.v(125): truncated value with size 102 to match size of target (24)" {  } { { "../rtl/my_snake.v" "" { Text "D:/study/github/FPGA/snake/rtl/my_snake.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714220645540 "|test_top|my_snake:my_snake_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 24 my_snake.v(126) " "Verilog HDL assignment warning at my_snake.v(126): truncated value with size 128 to match size of target (24)" {  } { { "../rtl/my_snake.v" "" { Text "D:/study/github/FPGA/snake/rtl/my_snake.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714220645540 "|test_top|my_snake:my_snake_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "50 24 my_snake.v(128) " "Verilog HDL assignment warning at my_snake.v(128): truncated value with size 50 to match size of target (24)" {  } { { "../rtl/my_snake.v" "" { Text "D:/study/github/FPGA/snake/rtl/my_snake.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714220645540 "|test_top|my_snake:my_snake_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "50 24 my_snake.v(131) " "Verilog HDL assignment warning at my_snake.v(131): truncated value with size 50 to match size of target (24)" {  } { { "../rtl/my_snake.v" "" { Text "D:/study/github/FPGA/snake/rtl/my_snake.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714220645540 "|test_top|my_snake:my_snake_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "50 24 my_snake.v(135) " "Verilog HDL assignment warning at my_snake.v(135): truncated value with size 50 to match size of target (24)" {  } { { "../rtl/my_snake.v" "" { Text "D:/study/github/FPGA/snake/rtl/my_snake.v" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714220645541 "|test_top|my_snake:my_snake_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "50 24 my_snake.v(145) " "Verilog HDL assignment warning at my_snake.v(145): truncated value with size 50 to match size of target (24)" {  } { { "../rtl/my_snake.v" "" { Text "D:/study/github/FPGA/snake/rtl/my_snake.v" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714220645541 "|test_top|my_snake:my_snake_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "50 24 my_snake.v(153) " "Verilog HDL assignment warning at my_snake.v(153): truncated value with size 50 to match size of target (24)" {  } { { "../rtl/my_snake.v" "" { Text "D:/study/github/FPGA/snake/rtl/my_snake.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714220645541 "|test_top|my_snake:my_snake_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "50 24 my_snake.v(156) " "Verilog HDL assignment warning at my_snake.v(156): truncated value with size 50 to match size of target (24)" {  } { { "../rtl/my_snake.v" "" { Text "D:/study/github/FPGA/snake/rtl/my_snake.v" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714220645541 "|test_top|my_snake:my_snake_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "76 24 my_snake.v(157) " "Verilog HDL assignment warning at my_snake.v(157): truncated value with size 76 to match size of target (24)" {  } { { "../rtl/my_snake.v" "" { Text "D:/study/github/FPGA/snake/rtl/my_snake.v" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714220645541 "|test_top|my_snake:my_snake_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "102 24 my_snake.v(158) " "Verilog HDL assignment warning at my_snake.v(158): truncated value with size 102 to match size of target (24)" {  } { { "../rtl/my_snake.v" "" { Text "D:/study/github/FPGA/snake/rtl/my_snake.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714220645542 "|test_top|my_snake:my_snake_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 24 my_snake.v(159) " "Verilog HDL assignment warning at my_snake.v(159): truncated value with size 128 to match size of target (24)" {  } { { "../rtl/my_snake.v" "" { Text "D:/study/github/FPGA/snake/rtl/my_snake.v" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714220645542 "|test_top|my_snake:my_snake_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "50 24 my_snake.v(161) " "Verilog HDL assignment warning at my_snake.v(161): truncated value with size 50 to match size of target (24)" {  } { { "../rtl/my_snake.v" "" { Text "D:/study/github/FPGA/snake/rtl/my_snake.v" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714220645542 "|test_top|my_snake:my_snake_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "50 24 my_snake.v(164) " "Verilog HDL assignment warning at my_snake.v(164): truncated value with size 50 to match size of target (24)" {  } { { "../rtl/my_snake.v" "" { Text "D:/study/github/FPGA/snake/rtl/my_snake.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714220645542 "|test_top|my_snake:my_snake_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "50 24 my_snake.v(168) " "Verilog HDL assignment warning at my_snake.v(168): truncated value with size 50 to match size of target (24)" {  } { { "../rtl/my_snake.v" "" { Text "D:/study/github/FPGA/snake/rtl/my_snake.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714220645542 "|test_top|my_snake:my_snake_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "50 24 my_snake.v(173) " "Verilog HDL assignment warning at my_snake.v(173): truncated value with size 50 to match size of target (24)" {  } { { "../rtl/my_snake.v" "" { Text "D:/study/github/FPGA/snake/rtl/my_snake.v" 173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714220645543 "|test_top|my_snake:my_snake_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "76 24 my_snake.v(174) " "Verilog HDL assignment warning at my_snake.v(174): truncated value with size 76 to match size of target (24)" {  } { { "../rtl/my_snake.v" "" { Text "D:/study/github/FPGA/snake/rtl/my_snake.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714220645543 "|test_top|my_snake:my_snake_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "102 24 my_snake.v(175) " "Verilog HDL assignment warning at my_snake.v(175): truncated value with size 102 to match size of target (24)" {  } { { "../rtl/my_snake.v" "" { Text "D:/study/github/FPGA/snake/rtl/my_snake.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714220645543 "|test_top|my_snake:my_snake_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 24 my_snake.v(176) " "Verilog HDL assignment warning at my_snake.v(176): truncated value with size 128 to match size of target (24)" {  } { { "../rtl/my_snake.v" "" { Text "D:/study/github/FPGA/snake/rtl/my_snake.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714220645543 "|test_top|my_snake:my_snake_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "50 24 my_snake.v(178) " "Verilog HDL assignment warning at my_snake.v(178): truncated value with size 50 to match size of target (24)" {  } { { "../rtl/my_snake.v" "" { Text "D:/study/github/FPGA/snake/rtl/my_snake.v" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714220645543 "|test_top|my_snake:my_snake_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "50 24 my_snake.v(181) " "Verilog HDL assignment warning at my_snake.v(181): truncated value with size 50 to match size of target (24)" {  } { { "../rtl/my_snake.v" "" { Text "D:/study/github/FPGA/snake/rtl/my_snake.v" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714220645544 "|test_top|my_snake:my_snake_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "76 24 my_snake.v(182) " "Verilog HDL assignment warning at my_snake.v(182): truncated value with size 76 to match size of target (24)" {  } { { "../rtl/my_snake.v" "" { Text "D:/study/github/FPGA/snake/rtl/my_snake.v" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714220645544 "|test_top|my_snake:my_snake_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "102 24 my_snake.v(183) " "Verilog HDL assignment warning at my_snake.v(183): truncated value with size 102 to match size of target (24)" {  } { { "../rtl/my_snake.v" "" { Text "D:/study/github/FPGA/snake/rtl/my_snake.v" 183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714220645544 "|test_top|my_snake:my_snake_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 24 my_snake.v(184) " "Verilog HDL assignment warning at my_snake.v(184): truncated value with size 128 to match size of target (24)" {  } { { "../rtl/my_snake.v" "" { Text "D:/study/github/FPGA/snake/rtl/my_snake.v" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714220645545 "|test_top|my_snake:my_snake_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "50 24 my_snake.v(186) " "Verilog HDL assignment warning at my_snake.v(186): truncated value with size 50 to match size of target (24)" {  } { { "../rtl/my_snake.v" "" { Text "D:/study/github/FPGA/snake/rtl/my_snake.v" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714220645545 "|test_top|my_snake:my_snake_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "50 24 my_snake.v(194) " "Verilog HDL assignment warning at my_snake.v(194): truncated value with size 50 to match size of target (24)" {  } { { "../rtl/my_snake.v" "" { Text "D:/study/github/FPGA/snake/rtl/my_snake.v" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714220645545 "|test_top|my_snake:my_snake_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "50 24 my_snake.v(197) " "Verilog HDL assignment warning at my_snake.v(197): truncated value with size 50 to match size of target (24)" {  } { { "../rtl/my_snake.v" "" { Text "D:/study/github/FPGA/snake/rtl/my_snake.v" 197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714220645545 "|test_top|my_snake:my_snake_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "76 24 my_snake.v(198) " "Verilog HDL assignment warning at my_snake.v(198): truncated value with size 76 to match size of target (24)" {  } { { "../rtl/my_snake.v" "" { Text "D:/study/github/FPGA/snake/rtl/my_snake.v" 198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714220645546 "|test_top|my_snake:my_snake_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "50 24 my_snake.v(207) " "Verilog HDL assignment warning at my_snake.v(207): truncated value with size 50 to match size of target (24)" {  } { { "../rtl/my_snake.v" "" { Text "D:/study/github/FPGA/snake/rtl/my_snake.v" 207 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714220645546 "|test_top|my_snake:my_snake_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "50 24 my_snake.v(211) " "Verilog HDL assignment warning at my_snake.v(211): truncated value with size 50 to match size of target (24)" {  } { { "../rtl/my_snake.v" "" { Text "D:/study/github/FPGA/snake/rtl/my_snake.v" 211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714220645546 "|test_top|my_snake:my_snake_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "50 24 my_snake.v(214) " "Verilog HDL assignment warning at my_snake.v(214): truncated value with size 50 to match size of target (24)" {  } { { "../rtl/my_snake.v" "" { Text "D:/study/github/FPGA/snake/rtl/my_snake.v" 214 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714220645546 "|test_top|my_snake:my_snake_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "50 24 my_snake.v(218) " "Verilog HDL assignment warning at my_snake.v(218): truncated value with size 50 to match size of target (24)" {  } { { "../rtl/my_snake.v" "" { Text "D:/study/github/FPGA/snake/rtl/my_snake.v" 218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714220645546 "|test_top|my_snake:my_snake_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "50 24 my_snake.v(221) " "Verilog HDL assignment warning at my_snake.v(221): truncated value with size 50 to match size of target (24)" {  } { { "../rtl/my_snake.v" "" { Text "D:/study/github/FPGA/snake/rtl/my_snake.v" 221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714220645547 "|test_top|my_snake:my_snake_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "76 24 my_snake.v(222) " "Verilog HDL assignment warning at my_snake.v(222): truncated value with size 76 to match size of target (24)" {  } { { "../rtl/my_snake.v" "" { Text "D:/study/github/FPGA/snake/rtl/my_snake.v" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714220645547 "|test_top|my_snake:my_snake_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "50 24 my_snake.v(232) " "Verilog HDL assignment warning at my_snake.v(232): truncated value with size 50 to match size of target (24)" {  } { { "../rtl/my_snake.v" "" { Text "D:/study/github/FPGA/snake/rtl/my_snake.v" 232 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714220645547 "|test_top|my_snake:my_snake_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "paj7620_cfg paj7620_cfg:paj7620_cfg_inst " "Elaborating entity \"paj7620_cfg\" for hierarchy \"paj7620_cfg:paj7620_cfg_inst\"" {  } { { "../rtl/test_top.v" "paj7620_cfg_inst" { Text "D:/study/github/FPGA/snake/rtl/test_top.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714220645576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_ctrl i2c_ctrl:i2c_ctrl_inst " "Elaborating entity \"i2c_ctrl\" for hierarchy \"i2c_ctrl:i2c_ctrl_inst\"" {  } { { "../rtl/test_top.v" "i2c_ctrl_inst" { Text "D:/study/github/FPGA/snake/rtl/test_top.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714220645591 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 i2c_ctrl.v(84) " "Verilog HDL assignment warning at i2c_ctrl.v(84): truncated value with size 32 to match size of target (5)" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/study/github/FPGA/snake/rtl/i2c_ctrl.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714220645592 "|test_top|i2c_ctrl:i2c_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 i2c_ctrl.v(222) " "Verilog HDL assignment warning at i2c_ctrl.v(222): truncated value with size 32 to match size of target (10)" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/study/github/FPGA/snake/rtl/i2c_ctrl.v" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714220645593 "|test_top|i2c_ctrl:i2c_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 i2c_ctrl.v(442) " "Verilog HDL assignment warning at i2c_ctrl.v(442): truncated value with size 32 to match size of target (2)" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/study/github/FPGA/snake/rtl/i2c_ctrl.v" 442 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714220645595 "|test_top|i2c_ctrl:i2c_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 i2c_ctrl.v(517) " "Verilog HDL assignment warning at i2c_ctrl.v(517): truncated value with size 32 to match size of target (2)" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/study/github/FPGA/snake/rtl/i2c_ctrl.v" 517 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714220645595 "|test_top|i2c_ctrl:i2c_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 i2c_ctrl.v(532) " "Verilog HDL assignment warning at i2c_ctrl.v(532): truncated value with size 32 to match size of target (2)" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/study/github/FPGA/snake/rtl/i2c_ctrl.v" 532 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714220645595 "|test_top|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "i2c_ctrl.v(659) " "Verilog HDL Case Statement information at i2c_ctrl.v(659): all case item expressions in this case statement are onehot" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/study/github/FPGA/snake/rtl/i2c_ctrl.v" 659 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1714220645597 "|test_top|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_ctrl led_ctrl:led_ctrl_inst " "Elaborating entity \"led_ctrl\" for hierarchy \"led_ctrl:led_ctrl_inst\"" {  } { { "../rtl/test_top.v" "led_ctrl_inst" { Text "D:/study/github/FPGA/snake/rtl/test_top.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714220645614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0b24.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0b24.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0b24 " "Found entity 1: altsyncram_0b24" {  } { { "db/altsyncram_0b24.tdf" "" { Text "D:/study/github/FPGA/snake/prj/db/altsyncram_0b24.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714220647277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714220647277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_rsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_rsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_rsc " "Found entity 1: mux_rsc" {  } { { "db/mux_rsc.tdf" "" { Text "D:/study/github/FPGA/snake/prj/db/mux_rsc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714220647465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714220647465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "D:/study/github/FPGA/snake/prj/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714220647557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714220647557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_hgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_hgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_hgi " "Found entity 1: cntr_hgi" {  } { { "db/cntr_hgi.tdf" "" { Text "D:/study/github/FPGA/snake/prj/db/cntr_hgi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714220647675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714220647675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_sgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_sgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_sgc " "Found entity 1: cmpr_sgc" {  } { { "db/cmpr_sgc.tdf" "" { Text "D:/study/github/FPGA/snake/prj/db/cmpr_sgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714220647727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714220647727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_g9j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_g9j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_g9j " "Found entity 1: cntr_g9j" {  } { { "db/cntr_g9j.tdf" "" { Text "D:/study/github/FPGA/snake/prj/db/cntr_g9j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714220647801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714220647801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fgi " "Found entity 1: cntr_fgi" {  } { { "db/cntr_fgi.tdf" "" { Text "D:/study/github/FPGA/snake/prj/db/cntr_fgi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714220647897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714220647897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "D:/study/github/FPGA/snake/prj/db/cmpr_rgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714220647953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714220647953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "D:/study/github/FPGA/snake/prj/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714220648029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714220648029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "D:/study/github/FPGA/snake/prj/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714220648081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714220648081 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714220648499 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1714220648603 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2024.04.27.20:24:12 Progress: Loading sld445d6a72/alt_sld_fab_wrapper_hw.tcl " "2024.04.27.20:24:12 Progress: Loading sld445d6a72/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714220652850 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714220658415 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714220658562 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714220669343 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714220669417 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714220669490 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714220669579 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714220669585 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714220669586 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1714220670252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld445d6a72/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld445d6a72/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld445d6a72/alt_sld_fab.v" "" { Text "D:/study/github/FPGA/snake/prj/db/ip/sld445d6a72/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714220670425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714220670425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld445d6a72/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld445d6a72/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld445d6a72/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/study/github/FPGA/snake/prj/db/ip/sld445d6a72/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714220670483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714220670483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld445d6a72/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld445d6a72/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld445d6a72/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/study/github/FPGA/snake/prj/db/ip/sld445d6a72/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714220670486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714220670486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld445d6a72/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld445d6a72/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld445d6a72/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/study/github/FPGA/snake/prj/db/ip/sld445d6a72/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714220670533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714220670533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld445d6a72/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld445d6a72/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld445d6a72/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/study/github/FPGA/snake/prj/db/ip/sld445d6a72/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714220670595 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld445d6a72/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/study/github/FPGA/snake/prj/db/ip/sld445d6a72/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714220670595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714220670595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld445d6a72/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld445d6a72/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld445d6a72/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/study/github/FPGA/snake/prj/db/ip/sld445d6a72/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714220670645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714220670645 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1714220672235 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/beep.v" "" { Text "D:/study/github/FPGA/snake/rtl/beep.v" 6 -1 0 } } { "../rtl/i2c_ctrl.v" "" { Text "D:/study/github/FPGA/snake/rtl/i2c_ctrl.v" 10 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1714220672308 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1714220672308 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sel\[0\] GND " "Pin \"sel\[0\]\" is stuck at GND" {  } { { "../rtl/test_top.v" "" { Text "D:/study/github/FPGA/snake/rtl/test_top.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714220672694 "|test_top|sel[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sel\[1\] GND " "Pin \"sel\[1\]\" is stuck at GND" {  } { { "../rtl/test_top.v" "" { Text "D:/study/github/FPGA/snake/rtl/test_top.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714220672694 "|test_top|sel[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sel\[2\] GND " "Pin \"sel\[2\]\" is stuck at GND" {  } { { "../rtl/test_top.v" "" { Text "D:/study/github/FPGA/snake/rtl/test_top.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714220672694 "|test_top|sel[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sel\[3\] GND " "Pin \"sel\[3\]\" is stuck at GND" {  } { { "../rtl/test_top.v" "" { Text "D:/study/github/FPGA/snake/rtl/test_top.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714220672694 "|test_top|sel[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sel\[4\] GND " "Pin \"sel\[4\]\" is stuck at GND" {  } { { "../rtl/test_top.v" "" { Text "D:/study/github/FPGA/snake/rtl/test_top.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714220672694 "|test_top|sel[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sel\[5\] GND " "Pin \"sel\[5\]\" is stuck at GND" {  } { { "../rtl/test_top.v" "" { Text "D:/study/github/FPGA/snake/rtl/test_top.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714220672694 "|test_top|sel[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dig\[0\] GND " "Pin \"dig\[0\]\" is stuck at GND" {  } { { "../rtl/test_top.v" "" { Text "D:/study/github/FPGA/snake/rtl/test_top.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714220672694 "|test_top|dig[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dig\[1\] GND " "Pin \"dig\[1\]\" is stuck at GND" {  } { { "../rtl/test_top.v" "" { Text "D:/study/github/FPGA/snake/rtl/test_top.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714220672694 "|test_top|dig[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dig\[2\] GND " "Pin \"dig\[2\]\" is stuck at GND" {  } { { "../rtl/test_top.v" "" { Text "D:/study/github/FPGA/snake/rtl/test_top.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714220672694 "|test_top|dig[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dig\[3\] GND " "Pin \"dig\[3\]\" is stuck at GND" {  } { { "../rtl/test_top.v" "" { Text "D:/study/github/FPGA/snake/rtl/test_top.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714220672694 "|test_top|dig[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dig\[4\] GND " "Pin \"dig\[4\]\" is stuck at GND" {  } { { "../rtl/test_top.v" "" { Text "D:/study/github/FPGA/snake/rtl/test_top.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714220672694 "|test_top|dig[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dig\[5\] GND " "Pin \"dig\[5\]\" is stuck at GND" {  } { { "../rtl/test_top.v" "" { Text "D:/study/github/FPGA/snake/rtl/test_top.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714220672694 "|test_top|dig[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dig\[6\] GND " "Pin \"dig\[6\]\" is stuck at GND" {  } { { "../rtl/test_top.v" "" { Text "D:/study/github/FPGA/snake/rtl/test_top.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714220672694 "|test_top|dig[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dig\[7\] GND " "Pin \"dig\[7\]\" is stuck at GND" {  } { { "../rtl/test_top.v" "" { Text "D:/study/github/FPGA/snake/rtl/test_top.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714220672694 "|test_top|dig[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1714220672694 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714220672773 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "12 " "12 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1714220675561 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/study/github/FPGA/snake/prj/output_files/snake.map.smsg " "Generated suppressed messages file D:/study/github/FPGA/snake/prj/output_files/snake.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714220675727 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 137 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 137 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1714220676476 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1714220676504 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714220676504 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key " "No output dependent on input pin \"key\"" {  } { { "../rtl/test_top.v" "" { Text "D:/study/github/FPGA/snake/rtl/test_top.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714220676705 "|test_top|key"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1714220676705 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2456 " "Implemented 2456 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1714220676705 ""} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Implemented 22 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1714220676705 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1714220676705 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2374 " "Implemented 2374 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1714220676705 ""} { "Info" "ICUT_CUT_TM_RAMS" "52 " "Implemented 52 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1714220676705 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1714220676705 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 137 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 137 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4919 " "Peak virtual memory: 4919 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1714220676729 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 27 20:24:36 2024 " "Processing ended: Sat Apr 27 20:24:36 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1714220676729 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:42 " "Elapsed time: 00:00:42" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1714220676729 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1714220676729 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1714220676729 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1714220678121 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714220678128 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 27 20:24:37 2024 " "Processing started: Sat Apr 27 20:24:37 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1714220678128 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1714220678128 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off snake -c snake " "Command: quartus_fit --read_settings_files=off --write_settings_files=off snake -c snake" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1714220678128 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1714220678257 ""}
{ "Info" "0" "" "Project  = snake" {  } {  } 0 0 "Project  = snake" 0 0 "Fitter" 0 0 1714220678257 ""}
{ "Info" "0" "" "Revision = snake" {  } {  } 0 0 "Revision = snake" 0 0 "Fitter" 0 0 1714220678258 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1714220678343 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1714220678343 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "snake EP4CE6F17C8 " "Selected device EP4CE6F17C8 for design \"snake\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1714220678383 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1714220678429 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1714220678429 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1714220678529 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C8 " "Device EP4CE10F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1714220678670 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1714220678670 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1714220678670 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1714220678670 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/study/github/FPGA/snake/prj/" { { 0 { 0 ""} 0 5782 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1714220678677 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/study/github/FPGA/snake/prj/" { { 0 { 0 ""} 0 5784 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1714220678677 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/study/github/FPGA/snake/prj/" { { 0 { 0 ""} 0 5786 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1714220678677 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "d:/software/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/study/github/FPGA/snake/prj/" { { 0 { 0 ""} 0 5788 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1714220678677 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1714220678677 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1714220678679 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1714220678706 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1714220679205 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1714220679205 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1714220679205 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1714220679205 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "snake.sdc " "Synopsys Design Constraints File file not found: 'snake.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1714220679215 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sys_clk " "Node: sys_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ws2812_ctrl:ws2812_ctrl_inst\|cnt_0\[0\] sys_clk " "Register ws2812_ctrl:ws2812_ctrl_inst\|cnt_0\[0\] is being clocked by sys_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1714220679220 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1714220679220 "|test_top|sys_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "i2c_ctrl:i2c_ctrl_inst\|i2c_clk " "Node: i2c_ctrl:i2c_ctrl_inst\|i2c_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register i2c_ctrl:i2c_ctrl_inst\|po_data\[2\] i2c_ctrl:i2c_ctrl_inst\|i2c_clk " "Register i2c_ctrl:i2c_ctrl_inst\|po_data\[2\] is being clocked by i2c_ctrl:i2c_ctrl_inst\|i2c_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1714220679220 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1714220679220 "|test_top|i2c_ctrl:i2c_ctrl_inst|i2c_clk"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1714220679233 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1714220679233 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1714220679233 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1714220679233 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1714220679233 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1714220679233 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1714220679233 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1714220679233 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sys_clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node sys_clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1714220679429 ""}  } { { "../rtl/test_top.v" "" { Text "D:/study/github/FPGA/snake/rtl/test_top.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "D:/study/github/FPGA/snake/prj/" { { 0 { 0 ""} 0 5771 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1714220679429 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1714220679429 ""}  } { { "temporary_test_loc" "" { Generic "D:/study/github/FPGA/snake/prj/" { { 0 { 0 ""} 0 1815 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1714220679429 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "i2c_ctrl:i2c_ctrl_inst\|i2c_clk  " "Automatically promoted node i2c_ctrl:i2c_ctrl_inst\|i2c_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1714220679429 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "i2c_ctrl:i2c_ctrl_inst\|i2c_clk~0 " "Destination node i2c_ctrl:i2c_ctrl_inst\|i2c_clk~0" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/study/github/FPGA/snake/rtl/i2c_ctrl.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "D:/study/github/FPGA/snake/prj/" { { 0 { 0 ""} 0 1349 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1714220679429 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1714220679429 ""}  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/study/github/FPGA/snake/rtl/i2c_ctrl.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "D:/study/github/FPGA/snake/prj/" { { 0 { 0 ""} 0 250 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1714220679429 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sys_rst_n~input (placed in PIN E15 (CLK4, DIFFCLK_2p)) " "Automatically promoted node sys_rst_n~input (placed in PIN E15 (CLK4, DIFFCLK_2p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1714220679429 ""}  } { { "../rtl/test_top.v" "" { Text "D:/study/github/FPGA/snake/rtl/test_top.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "D:/study/github/FPGA/snake/prj/" { { 0 { 0 ""} 0 5770 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1714220679429 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1714220679429 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/software/intelfpga/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 356 -1 0 } } { "temporary_test_loc" "" { Generic "D:/study/github/FPGA/snake/prj/" { { 0 { 0 ""} 0 4097 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1714220679429 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/software/intelfpga/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "D:/study/github/FPGA/snake/prj/" { { 0 { 0 ""} 0 4121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1714220679429 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/software/intelfpga/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "D:/study/github/FPGA/snake/prj/" { { 0 { 0 ""} 0 2423 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1714220679429 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1714220679429 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "d:/software/intelfpga/18.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 882 -1 0 } } { "temporary_test_loc" "" { Generic "D:/study/github/FPGA/snake/prj/" { { 0 { 0 ""} 0 3204 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1714220679429 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1714220679748 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1714220679752 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1714220679752 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1714220679756 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1714220679763 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1714220679768 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1714220679768 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1714220679771 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1714220679848 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1714220679851 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1714220679851 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1714220679913 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1714220679919 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1714220680348 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1714220680612 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1714220680638 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1714220681320 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1714220681320 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1714220681717 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "9 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "D:/study/github/FPGA/snake/prj/" { { 1 { 0 "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 12 { 0 ""} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1714220682491 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1714220682491 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1714220682609 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1714220682609 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1714220682609 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1714220682611 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.39 " "Total time spent on timing analysis during the Fitter is 0.39 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1714220682746 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1714220682763 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1714220682984 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1714220682985 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1714220683296 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1714220683788 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/study/github/FPGA/snake/prj/output_files/snake.fit.smsg " "Generated suppressed messages file D:/study/github/FPGA/snake/prj/output_files/snake.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1714220684155 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6540 " "Peak virtual memory: 6540 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1714220684840 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 27 20:24:44 2024 " "Processing ended: Sat Apr 27 20:24:44 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1714220684840 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1714220684840 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1714220684840 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1714220684840 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1714220685983 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714220685991 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 27 20:24:45 2024 " "Processing started: Sat Apr 27 20:24:45 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1714220685991 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1714220685991 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off snake -c snake " "Command: quartus_asm --read_settings_files=off --write_settings_files=off snake -c snake" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1714220685991 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1714220686356 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1714220686982 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1714220687002 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4680 " "Peak virtual memory: 4680 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1714220687127 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 27 20:24:47 2024 " "Processing ended: Sat Apr 27 20:24:47 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1714220687127 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1714220687127 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1714220687127 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1714220687127 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1714220687754 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1714220688497 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714220688506 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 27 20:24:48 2024 " "Processing started: Sat Apr 27 20:24:48 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1714220688506 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1714220688506 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta snake -c snake " "Command: quartus_sta snake -c snake" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1714220688506 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1714220688645 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1714220688842 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1714220688842 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714220688888 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714220688888 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1714220689108 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1714220689108 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1714220689108 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1714220689108 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "snake.sdc " "Synopsys Design Constraints File file not found: 'snake.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1714220689119 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sys_clk " "Node: sys_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ws2812_ctrl:ws2812_ctrl_inst\|cnt_0\[0\] sys_clk " "Register ws2812_ctrl:ws2812_ctrl_inst\|cnt_0\[0\] is being clocked by sys_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1714220689124 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1714220689124 "|test_top|sys_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "i2c_ctrl:i2c_ctrl_inst\|i2c_clk " "Node: i2c_ctrl:i2c_ctrl_inst\|i2c_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register i2c_ctrl:i2c_ctrl_inst\|po_data\[2\] i2c_ctrl:i2c_ctrl_inst\|i2c_clk " "Register i2c_ctrl:i2c_ctrl_inst\|po_data\[2\] is being clocked by i2c_ctrl:i2c_ctrl_inst\|i2c_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1714220689124 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1714220689124 "|test_top|i2c_ctrl:i2c_ctrl_inst|i2c_clk"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1714220689131 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1714220689131 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1714220689131 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1714220689131 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1714220689140 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 43.322 " "Worst-case setup slack is 43.322" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714220689160 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714220689160 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   43.322               0.000 altera_reserved_tck  " "   43.322               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714220689160 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714220689160 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.452 " "Worst-case hold slack is 0.452" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714220689163 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714220689163 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452               0.000 altera_reserved_tck  " "    0.452               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714220689163 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714220689163 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 96.473 " "Worst-case recovery slack is 96.473" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714220689167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714220689167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.473               0.000 altera_reserved_tck  " "   96.473               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714220689167 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714220689167 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.127 " "Worst-case removal slack is 1.127" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714220689170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714220689170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.127               0.000 altera_reserved_tck  " "    1.127               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714220689170 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714220689170 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.446 " "Worst-case minimum pulse width slack is 49.446" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714220689172 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714220689172 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.446               0.000 altera_reserved_tck  " "   49.446               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714220689172 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714220689172 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1714220689210 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1714220689210 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 4 Registers " "Shortest Synchronizer Chain: 4 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1714220689210 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1714220689210 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 340.964 ns " "Worst Case Available Settling Time: 340.964 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1714220689210 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1714220689210 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714220689210 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1714220689213 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1714220689235 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1714220689564 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sys_clk " "Node: sys_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ws2812_ctrl:ws2812_ctrl_inst\|cnt_0\[0\] sys_clk " "Register ws2812_ctrl:ws2812_ctrl_inst\|cnt_0\[0\] is being clocked by sys_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1714220689713 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1714220689713 "|test_top|sys_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "i2c_ctrl:i2c_ctrl_inst\|i2c_clk " "Node: i2c_ctrl:i2c_ctrl_inst\|i2c_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register i2c_ctrl:i2c_ctrl_inst\|po_data\[2\] i2c_ctrl:i2c_ctrl_inst\|i2c_clk " "Register i2c_ctrl:i2c_ctrl_inst\|po_data\[2\] is being clocked by i2c_ctrl:i2c_ctrl_inst\|i2c_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1714220689713 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1714220689713 "|test_top|i2c_ctrl:i2c_ctrl_inst|i2c_clk"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1714220689715 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1714220689715 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1714220689715 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 43.766 " "Worst-case setup slack is 43.766" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714220689727 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714220689727 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   43.766               0.000 altera_reserved_tck  " "   43.766               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714220689727 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714220689727 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.400 " "Worst-case hold slack is 0.400" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714220689732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714220689732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.400               0.000 altera_reserved_tck  " "    0.400               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714220689732 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714220689732 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 96.750 " "Worst-case recovery slack is 96.750" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714220689736 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714220689736 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.750               0.000 altera_reserved_tck  " "   96.750               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714220689736 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714220689736 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.028 " "Worst-case removal slack is 1.028" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714220689740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714220689740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.028               0.000 altera_reserved_tck  " "    1.028               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714220689740 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714220689740 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.300 " "Worst-case minimum pulse width slack is 49.300" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714220689743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714220689743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.300               0.000 altera_reserved_tck  " "   49.300               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714220689743 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714220689743 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1714220689786 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1714220689786 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 4 Registers " "Shortest Synchronizer Chain: 4 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1714220689786 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1714220689786 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 341.674 ns " "Worst Case Available Settling Time: 341.674 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1714220689786 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1714220689786 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714220689786 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1714220689790 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sys_clk " "Node: sys_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ws2812_ctrl:ws2812_ctrl_inst\|cnt_0\[0\] sys_clk " "Register ws2812_ctrl:ws2812_ctrl_inst\|cnt_0\[0\] is being clocked by sys_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1714220689927 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1714220689927 "|test_top|sys_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "i2c_ctrl:i2c_ctrl_inst\|i2c_clk " "Node: i2c_ctrl:i2c_ctrl_inst\|i2c_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register i2c_ctrl:i2c_ctrl_inst\|po_data\[2\] i2c_ctrl:i2c_ctrl_inst\|i2c_clk " "Register i2c_ctrl:i2c_ctrl_inst\|po_data\[2\] is being clocked by i2c_ctrl:i2c_ctrl_inst\|i2c_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1714220689927 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1714220689927 "|test_top|i2c_ctrl:i2c_ctrl_inst|i2c_clk"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1714220689930 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1714220689930 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1714220689930 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 47.164 " "Worst-case setup slack is 47.164" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714220689936 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714220689936 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.164               0.000 altera_reserved_tck  " "   47.164               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714220689936 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714220689936 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.186 " "Worst-case hold slack is 0.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714220689941 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714220689941 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 altera_reserved_tck  " "    0.186               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714220689941 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714220689941 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 98.368 " "Worst-case recovery slack is 98.368" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714220689946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714220689946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   98.368               0.000 altera_reserved_tck  " "   98.368               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714220689946 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714220689946 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.494 " "Worst-case removal slack is 0.494" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714220689950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714220689950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.494               0.000 altera_reserved_tck  " "    0.494               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714220689950 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714220689950 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.449 " "Worst-case minimum pulse width slack is 49.449" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714220689953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714220689953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.449               0.000 altera_reserved_tck  " "   49.449               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714220689953 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714220689953 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1714220689998 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1714220689998 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 4 Registers " "Shortest Synchronizer Chain: 4 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1714220689998 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1714220689998 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 346.263 ns " "Worst Case Available Settling Time: 346.263 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1714220689998 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1714220689998 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714220689998 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1714220690287 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1714220690290 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 17 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4926 " "Peak virtual memory: 4926 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1714220690360 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 27 20:24:50 2024 " "Processing ended: Sat Apr 27 20:24:50 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1714220690360 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1714220690360 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1714220690360 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1714220690360 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1714220691519 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714220691526 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 27 20:24:51 2024 " "Processing started: Sat Apr 27 20:24:51 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1714220691526 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1714220691526 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off snake -c snake " "Command: quartus_eda --read_settings_files=off --write_settings_files=off snake -c snake" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1714220691526 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1714220692064 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "snake_8_1200mv_85c_slow.vo D:/study/github/FPGA/snake/prj/simulation/modelsim/ simulation " "Generated file snake_8_1200mv_85c_slow.vo in folder \"D:/study/github/FPGA/snake/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1714220692819 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "snake_8_1200mv_0c_slow.vo D:/study/github/FPGA/snake/prj/simulation/modelsim/ simulation " "Generated file snake_8_1200mv_0c_slow.vo in folder \"D:/study/github/FPGA/snake/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1714220693035 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "snake_min_1200mv_0c_fast.vo D:/study/github/FPGA/snake/prj/simulation/modelsim/ simulation " "Generated file snake_min_1200mv_0c_fast.vo in folder \"D:/study/github/FPGA/snake/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1714220693242 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "snake.vo D:/study/github/FPGA/snake/prj/simulation/modelsim/ simulation " "Generated file snake.vo in folder \"D:/study/github/FPGA/snake/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1714220693446 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "snake_8_1200mv_85c_v_slow.sdo D:/study/github/FPGA/snake/prj/simulation/modelsim/ simulation " "Generated file snake_8_1200mv_85c_v_slow.sdo in folder \"D:/study/github/FPGA/snake/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1714220693657 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "snake_8_1200mv_0c_v_slow.sdo D:/study/github/FPGA/snake/prj/simulation/modelsim/ simulation " "Generated file snake_8_1200mv_0c_v_slow.sdo in folder \"D:/study/github/FPGA/snake/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1714220693881 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "snake_min_1200mv_0c_v_fast.sdo D:/study/github/FPGA/snake/prj/simulation/modelsim/ simulation " "Generated file snake_min_1200mv_0c_v_fast.sdo in folder \"D:/study/github/FPGA/snake/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1714220694091 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "snake_v.sdo D:/study/github/FPGA/snake/prj/simulation/modelsim/ simulation " "Generated file snake_v.sdo in folder \"D:/study/github/FPGA/snake/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1714220694305 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4672 " "Peak virtual memory: 4672 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1714220695118 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 27 20:24:55 2024 " "Processing ended: Sat Apr 27 20:24:55 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1714220695118 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1714220695118 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1714220695118 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1714220695118 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 164 s " "Quartus Prime Full Compilation was successful. 0 errors, 164 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1714220695743 ""}
