{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1681290541885 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1681290541890 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 12 17:09:01 2023 " "Processing started: Wed Apr 12 17:09:01 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1681290541890 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681290541890 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681290541890 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1681290542226 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1681290542227 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alu.v(24) " "Verilog HDL warning at alu.v(24): extended using \"x\" or \"z\"" {  } { { "alu.v" "" { Text "D:/quartus/class5/alu.v" 24 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1681290550571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "D:/quartus/class5/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681290550572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681290550572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 encoder " "Found entity 1: encoder" {  } { { "encoder.v" "" { Text "D:/quartus/class5/encoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681290550575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681290550575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 1 1 " "Found 1 design units, including 1 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.v" "" { Text "D:/quartus/class5/memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681290550577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681290550577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "D:/quartus/class5/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681290550579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681290550579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "im.v 1 1 " "Found 1 design units, including 1 entities, in source file im.v" { { "Info" "ISGN_ENTITY_NAME" "1 IM " "Found entity 1: IM" {  } { { "IM.v" "" { Text "D:/quartus/class5/IM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681290550581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681290550581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dm.v 1 1 " "Found 1 design units, including 1 entities, in source file dm.v" { { "Info" "ISGN_ENTITY_NAME" "1 DM " "Found entity 1: DM" {  } { { "DM.v" "" { Text "D:/quartus/class5/DM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681290550582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681290550582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "immadder.v 1 1 " "Found 1 design units, including 1 entities, in source file immadder.v" { { "Info" "ISGN_ENTITY_NAME" "1 immadder " "Found entity 1: immadder" {  } { { "immadder.v" "" { Text "D:/quartus/class5/immadder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681290550584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681290550584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcadder.v 1 1 " "Found 1 design units, including 1 entities, in source file pcadder.v" { { "Info" "ISGN_ENTITY_NAME" "1 PCadder " "Found entity 1: PCadder" {  } { { "PCadder.v" "" { Text "D:/quartus/class5/PCadder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681290550585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681290550585 ""}
{ "Warning" "WSGN_PRIMITIVE_ENTITY" "dlatch " "Entity \"dlatch\" will be ignored because it conflicts with Quartus Prime primitive name" {  } { { "dlatch.v" "" { Text "D:/quartus/class5/dlatch.v" 1 -1 0 } }  } 0 12018 "Entity \"%1!s!\" will be ignored because it conflicts with Quartus Prime primitive name" 0 0 "Analysis & Synthesis" 0 -1 1681290550587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dlatch.v 1 1 " "Found 1 design units, including 1 entities, in source file dlatch.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681290550587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pclatch.v 1 1 " "Found 1 design units, including 1 entities, in source file pclatch.v" { { "Info" "ISGN_ENTITY_NAME" "1 pclatch " "Found entity 1: pclatch" {  } { { "pclatch.v" "" { Text "D:/quartus/class5/pclatch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681290550589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681290550589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file top_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_tb " "Found entity 1: top_tb" {  } { { "top_tb.v" "" { Text "D:/quartus/class5/top_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681290550590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681290550590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latch_d.v 1 1 " "Found 1 design units, including 1 entities, in source file latch_d.v" { { "Info" "ISGN_ENTITY_NAME" "1 Latch_D " "Found entity 1: Latch_D" {  } { { "Latch_D.v" "" { Text "D:/quartus/class5/Latch_D.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681290550592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681290550592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latch_m.v 1 1 " "Found 1 design units, including 1 entities, in source file latch_m.v" { { "Info" "ISGN_ENTITY_NAME" "1 Latch_M " "Found entity 1: Latch_M" {  } { { "Latch_M.v" "" { Text "D:/quartus/class5/Latch_M.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681290550594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681290550594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latch_e.v 1 1 " "Found 1 design units, including 1 entities, in source file latch_e.v" { { "Info" "ISGN_ENTITY_NAME" "1 Latch_E " "Found entity 1: Latch_E" {  } { { "Latch_E.v" "" { Text "D:/quartus/class5/Latch_E.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681290550596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681290550596 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Latch_A.v(10) " "Verilog HDL information at Latch_A.v(10): always construct contains both blocking and non-blocking assignments" {  } { { "Latch_A.v" "" { Text "D:/quartus/class5/Latch_A.v" 10 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1681290550598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latch_a.v 1 1 " "Found 1 design units, including 1 entities, in source file latch_a.v" { { "Info" "ISGN_ENTITY_NAME" "1 Latch_A " "Found entity 1: Latch_A" {  } { { "Latch_A.v" "" { Text "D:/quartus/class5/Latch_A.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681290550598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681290550598 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Hazard.v(38) " "Verilog HDL information at Hazard.v(38): always construct contains both blocking and non-blocking assignments" {  } { { "Hazard.v" "" { Text "D:/quartus/class5/Hazard.v" 38 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1681290550600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hazard.v 1 1 " "Found 1 design units, including 1 entities, in source file hazard.v" { { "Info" "ISGN_ENTITY_NAME" "1 Hazard " "Found entity 1: Hazard" {  } { { "Hazard.v" "" { Text "D:/quartus/class5/Hazard.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681290550600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681290550600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "switch4to1.v 1 1 " "Found 1 design units, including 1 entities, in source file switch4to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 switch4to1 " "Found entity 1: switch4to1" {  } { { "switch4to1.v" "" { Text "D:/quartus/class5/switch4to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681290550602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681290550602 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "StallF top.v(42) " "Verilog HDL Implicit Net warning at top.v(42): created implicit net for \"StallF\"" {  } { { "top.v" "" { Text "D:/quartus/class5/top.v" 42 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681290550602 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RegWriteD top.v(56) " "Verilog HDL Implicit Net warning at top.v(56): created implicit net for \"RegWriteD\"" {  } { { "top.v" "" { Text "D:/quartus/class5/top.v" 56 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681290550602 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RegDstD top.v(57) " "Verilog HDL Implicit Net warning at top.v(57): created implicit net for \"RegDstD\"" {  } { { "top.v" "" { Text "D:/quartus/class5/top.v" 57 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681290550602 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "AluSrcD top.v(58) " "Verilog HDL Implicit Net warning at top.v(58): created implicit net for \"AluSrcD\"" {  } { { "top.v" "" { Text "D:/quartus/class5/top.v" 58 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681290550602 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BranchD top.v(59) " "Verilog HDL Implicit Net warning at top.v(59): created implicit net for \"BranchD\"" {  } { { "top.v" "" { Text "D:/quartus/class5/top.v" 59 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681290550602 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MemWriteD top.v(60) " "Verilog HDL Implicit Net warning at top.v(60): created implicit net for \"MemWriteD\"" {  } { { "top.v" "" { Text "D:/quartus/class5/top.v" 60 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681290550602 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MemtoRegD top.v(61) " "Verilog HDL Implicit Net warning at top.v(61): created implicit net for \"MemtoRegD\"" {  } { { "top.v" "" { Text "D:/quartus/class5/top.v" 61 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681290550602 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RegWriteW top.v(66) " "Verilog HDL Implicit Net warning at top.v(66): created implicit net for \"RegWriteW\"" {  } { { "top.v" "" { Text "D:/quartus/class5/top.v" 66 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681290550602 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PCSrc top.v(75) " "Verilog HDL Implicit Net warning at top.v(75): created implicit net for \"PCSrc\"" {  } { { "top.v" "" { Text "D:/quartus/class5/top.v" 75 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681290550602 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "StallD top.v(79) " "Verilog HDL Implicit Net warning at top.v(79): created implicit net for \"StallD\"" {  } { { "top.v" "" { Text "D:/quartus/class5/top.v" 79 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681290550602 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "FlushE top.v(96) " "Verilog HDL Implicit Net warning at top.v(96): created implicit net for \"FlushE\"" {  } { { "top.v" "" { Text "D:/quartus/class5/top.v" 96 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681290550602 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RegWriteE top.v(98) " "Verilog HDL Implicit Net warning at top.v(98): created implicit net for \"RegWriteE\"" {  } { { "top.v" "" { Text "D:/quartus/class5/top.v" 98 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681290550602 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RegDstE top.v(99) " "Verilog HDL Implicit Net warning at top.v(99): created implicit net for \"RegDstE\"" {  } { { "top.v" "" { Text "D:/quartus/class5/top.v" 99 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681290550603 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "AluSrcE top.v(100) " "Verilog HDL Implicit Net warning at top.v(100): created implicit net for \"AluSrcE\"" {  } { { "top.v" "" { Text "D:/quartus/class5/top.v" 100 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681290550603 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MemWriteE top.v(101) " "Verilog HDL Implicit Net warning at top.v(101): created implicit net for \"MemWriteE\"" {  } { { "top.v" "" { Text "D:/quartus/class5/top.v" 101 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681290550603 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MemtoRegE top.v(102) " "Verilog HDL Implicit Net warning at top.v(102): created implicit net for \"MemtoRegE\"" {  } { { "top.v" "" { Text "D:/quartus/class5/top.v" 102 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681290550603 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ZeroE top.v(116) " "Verilog HDL Implicit Net warning at top.v(116): created implicit net for \"ZeroE\"" {  } { { "top.v" "" { Text "D:/quartus/class5/top.v" 116 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681290550603 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RegWriteM top.v(120) " "Verilog HDL Implicit Net warning at top.v(120): created implicit net for \"RegWriteM\"" {  } { { "top.v" "" { Text "D:/quartus/class5/top.v" 120 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681290550603 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MemtoRegM top.v(121) " "Verilog HDL Implicit Net warning at top.v(121): created implicit net for \"MemtoRegM\"" {  } { { "top.v" "" { Text "D:/quartus/class5/top.v" 121 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681290550603 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MemWriteM top.v(122) " "Verilog HDL Implicit Net warning at top.v(122): created implicit net for \"MemWriteM\"" {  } { { "top.v" "" { Text "D:/quartus/class5/top.v" 122 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681290550603 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ZeroM top.v(123) " "Verilog HDL Implicit Net warning at top.v(123): created implicit net for \"ZeroM\"" {  } { { "top.v" "" { Text "D:/quartus/class5/top.v" 123 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681290550603 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MemtoRegW top.v(136) " "Verilog HDL Implicit Net warning at top.v(136): created implicit net for \"MemtoRegW\"" {  } { { "top.v" "" { Text "D:/quartus/class5/top.v" 136 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681290550603 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ForwardAD top.v(180) " "Verilog HDL Implicit Net warning at top.v(180): created implicit net for \"ForwardAD\"" {  } { { "top.v" "" { Text "D:/quartus/class5/top.v" 180 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681290550603 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ForwardBD top.v(181) " "Verilog HDL Implicit Net warning at top.v(181): created implicit net for \"ForwardBD\"" {  } { { "top.v" "" { Text "D:/quartus/class5/top.v" 181 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681290550603 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Equalin1 top.v(205) " "Verilog HDL Implicit Net warning at top.v(205): created implicit net for \"Equalin1\"" {  } { { "top.v" "" { Text "D:/quartus/class5/top.v" 205 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681290550603 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Equalin2 top.v(206) " "Verilog HDL Implicit Net warning at top.v(206): created implicit net for \"Equalin2\"" {  } { { "top.v" "" { Text "D:/quartus/class5/top.v" 206 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681290550603 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1681290550629 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 top.v(205) " "Verilog HDL assignment warning at top.v(205): truncated value with size 32 to match size of target (1)" {  } { { "top.v" "" { Text "D:/quartus/class5/top.v" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681290550632 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 top.v(206) " "Verilog HDL assignment warning at top.v(206): truncated value with size 32 to match size of target (1)" {  } { { "top.v" "" { Text "D:/quartus/class5/top.v" 206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681290550632 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pclatch pclatch:pclatch_inst " "Elaborating entity \"pclatch\" for hierarchy \"pclatch:pclatch_inst\"" {  } { { "top.v" "pclatch_inst" { Text "D:/quartus/class5/top.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681290550633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PCadder PCadder:PCadder_inst " "Elaborating entity \"PCadder\" for hierarchy \"PCadder:PCadder_inst\"" {  } { { "top.v" "PCadder_inst" { Text "D:/quartus/class5/top.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681290550634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IM IM:IM_inst " "Elaborating entity \"IM\" for hierarchy \"IM:IM_inst\"" {  } { { "top.v" "IM_inst" { Text "D:/quartus/class5/top.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681290550635 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "8 0 31 IM.v(9) " "Verilog HDL warning at IM.v(9): number of words (8) in memory file does not match the number of elements in the address range \[0:31\]" {  } { { "IM.v" "" { Text "D:/quartus/class5/IM.v" 9 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1681290550636 "|top|IM:IM_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instruction_memory.data_a 0 IM.v(4) " "Net \"instruction_memory.data_a\" at IM.v(4) has no driver or initial value, using a default initial value '0'" {  } { { "IM.v" "" { Text "D:/quartus/class5/IM.v" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1681290550636 "|top|IM:IM_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instruction_memory.waddr_a 0 IM.v(4) " "Net \"instruction_memory.waddr_a\" at IM.v(4) has no driver or initial value, using a default initial value '0'" {  } { { "IM.v" "" { Text "D:/quartus/class5/IM.v" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1681290550636 "|top|IM:IM_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instruction_memory.we_a 0 IM.v(4) " "Net \"instruction_memory.we_a\" at IM.v(4) has no driver or initial value, using a default initial value '0'" {  } { { "IM.v" "" { Text "D:/quartus/class5/IM.v" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1681290550636 "|top|IM:IM_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encoder encoder:encoder_inst " "Elaborating entity \"encoder\" for hierarchy \"encoder:encoder_inst\"" {  } { { "top.v" "encoder_inst" { Text "D:/quartus/class5/top.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681290550637 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "encoder.v(18) " "Verilog HDL Case Statement warning at encoder.v(18): incomplete case statement has no default case item" {  } { { "encoder.v" "" { Text "D:/quartus/class5/encoder.v" 18 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1681290550637 "|top|encoder:encoder_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUControl encoder.v(9) " "Verilog HDL Always Construct warning at encoder.v(9): inferring latch(es) for variable \"ALUControl\", which holds its previous value in one or more paths through the always construct" {  } { { "encoder.v" "" { Text "D:/quartus/class5/encoder.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1681290550637 "|top|encoder:encoder_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUControl\[0\] encoder.v(9) " "Inferred latch for \"ALUControl\[0\]\" at encoder.v(9)" {  } { { "encoder.v" "" { Text "D:/quartus/class5/encoder.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681290550637 "|top|encoder:encoder_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUControl\[1\] encoder.v(9) " "Inferred latch for \"ALUControl\[1\]\" at encoder.v(9)" {  } { { "encoder.v" "" { Text "D:/quartus/class5/encoder.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681290550637 "|top|encoder:encoder_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUControl\[2\] encoder.v(9) " "Inferred latch for \"ALUControl\[2\]\" at encoder.v(9)" {  } { { "encoder.v" "" { Text "D:/quartus/class5/encoder.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681290550637 "|top|encoder:encoder_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:memory_inst " "Elaborating entity \"memory\" for hierarchy \"memory:memory_inst\"" {  } { { "top.v" "memory_inst" { Text "D:/quartus/class5/top.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681290550638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Latch_A Latch_A:Latch_A_inst " "Elaborating entity \"Latch_A\" for hierarchy \"Latch_A:Latch_A_inst\"" {  } { { "top.v" "Latch_A_inst" { Text "D:/quartus/class5/top.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681290550640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Latch_D Latch_D:Latch_D_inst " "Elaborating entity \"Latch_D\" for hierarchy \"Latch_D:Latch_D_inst\"" {  } { { "top.v" "Latch_D_inst" { Text "D:/quartus/class5/top.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681290550642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Latch_E Latch_E:Latch_E_inst " "Elaborating entity \"Latch_E\" for hierarchy \"Latch_E:Latch_E_inst\"" {  } { { "top.v" "Latch_E_inst" { Text "D:/quartus/class5/top.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681290550644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Latch_M Latch_M:Latch_M_inst " "Elaborating entity \"Latch_M\" for hierarchy \"Latch_M:Latch_M_inst\"" {  } { { "top.v" "Latch_M_inst" { Text "D:/quartus/class5/top.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681290550646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "immadder immadder:immadder_inst " "Elaborating entity \"immadder\" for hierarchy \"immadder:immadder_inst\"" {  } { { "top.v" "immadder_inst" { Text "D:/quartus/class5/top.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681290550647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu_inst " "Elaborating entity \"alu\" for hierarchy \"alu:alu_inst\"" {  } { { "top.v" "alu_inst" { Text "D:/quartus/class5/top.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681290550649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DM DM:DM_inst " "Elaborating entity \"DM\" for hierarchy \"DM:DM_inst\"" {  } { { "top.v" "DM_inst" { Text "D:/quartus/class5/top.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681290550650 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "35 0 80 DM.v(10) " "Verilog HDL warning at DM.v(10): number of words (35) in memory file does not match the number of elements in the address range \[0:80\]" {  } { { "DM.v" "" { Text "D:/quartus/class5/DM.v" 10 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1681290550651 "|top|DM:DM_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Hazard Hazard:Hazard_inst " "Elaborating entity \"Hazard\" for hierarchy \"Hazard:Hazard_inst\"" {  } { { "top.v" "Hazard_inst" { Text "D:/quartus/class5/top.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681290550652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "switch4to1 switch4to1:switch4to1_A " "Elaborating entity \"switch4to1\" for hierarchy \"switch4to1:switch4to1_A\"" {  } { { "top.v" "switch4to1_A" { Text "D:/quartus/class5/top.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681290550653 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out switch4to1.v(12) " "Verilog HDL Always Construct warning at switch4to1.v(12): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "switch4to1.v" "" { Text "D:/quartus/class5/switch4to1.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1681290550654 "|top|switch4to1:switch4to1_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] switch4to1.v(12) " "Inferred latch for \"out\[0\]\" at switch4to1.v(12)" {  } { { "switch4to1.v" "" { Text "D:/quartus/class5/switch4to1.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681290550654 "|top|switch4to1:switch4to1_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] switch4to1.v(12) " "Inferred latch for \"out\[1\]\" at switch4to1.v(12)" {  } { { "switch4to1.v" "" { Text "D:/quartus/class5/switch4to1.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681290550654 "|top|switch4to1:switch4to1_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] switch4to1.v(12) " "Inferred latch for \"out\[2\]\" at switch4to1.v(12)" {  } { { "switch4to1.v" "" { Text "D:/quartus/class5/switch4to1.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681290550654 "|top|switch4to1:switch4to1_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] switch4to1.v(12) " "Inferred latch for \"out\[3\]\" at switch4to1.v(12)" {  } { { "switch4to1.v" "" { Text "D:/quartus/class5/switch4to1.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681290550654 "|top|switch4to1:switch4to1_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] switch4to1.v(12) " "Inferred latch for \"out\[4\]\" at switch4to1.v(12)" {  } { { "switch4to1.v" "" { Text "D:/quartus/class5/switch4to1.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681290550654 "|top|switch4to1:switch4to1_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] switch4to1.v(12) " "Inferred latch for \"out\[5\]\" at switch4to1.v(12)" {  } { { "switch4to1.v" "" { Text "D:/quartus/class5/switch4to1.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681290550654 "|top|switch4to1:switch4to1_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] switch4to1.v(12) " "Inferred latch for \"out\[6\]\" at switch4to1.v(12)" {  } { { "switch4to1.v" "" { Text "D:/quartus/class5/switch4to1.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681290550654 "|top|switch4to1:switch4to1_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] switch4to1.v(12) " "Inferred latch for \"out\[7\]\" at switch4to1.v(12)" {  } { { "switch4to1.v" "" { Text "D:/quartus/class5/switch4to1.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681290550654 "|top|switch4to1:switch4to1_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[8\] switch4to1.v(12) " "Inferred latch for \"out\[8\]\" at switch4to1.v(12)" {  } { { "switch4to1.v" "" { Text "D:/quartus/class5/switch4to1.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681290550655 "|top|switch4to1:switch4to1_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[9\] switch4to1.v(12) " "Inferred latch for \"out\[9\]\" at switch4to1.v(12)" {  } { { "switch4to1.v" "" { Text "D:/quartus/class5/switch4to1.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681290550656 "|top|switch4to1:switch4to1_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[10\] switch4to1.v(12) " "Inferred latch for \"out\[10\]\" at switch4to1.v(12)" {  } { { "switch4to1.v" "" { Text "D:/quartus/class5/switch4to1.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681290550656 "|top|switch4to1:switch4to1_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[11\] switch4to1.v(12) " "Inferred latch for \"out\[11\]\" at switch4to1.v(12)" {  } { { "switch4to1.v" "" { Text "D:/quartus/class5/switch4to1.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681290550656 "|top|switch4to1:switch4to1_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[12\] switch4to1.v(12) " "Inferred latch for \"out\[12\]\" at switch4to1.v(12)" {  } { { "switch4to1.v" "" { Text "D:/quartus/class5/switch4to1.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681290550656 "|top|switch4to1:switch4to1_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[13\] switch4to1.v(12) " "Inferred latch for \"out\[13\]\" at switch4to1.v(12)" {  } { { "switch4to1.v" "" { Text "D:/quartus/class5/switch4to1.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681290550656 "|top|switch4to1:switch4to1_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[14\] switch4to1.v(12) " "Inferred latch for \"out\[14\]\" at switch4to1.v(12)" {  } { { "switch4to1.v" "" { Text "D:/quartus/class5/switch4to1.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681290550656 "|top|switch4to1:switch4to1_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[15\] switch4to1.v(12) " "Inferred latch for \"out\[15\]\" at switch4to1.v(12)" {  } { { "switch4to1.v" "" { Text "D:/quartus/class5/switch4to1.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681290550656 "|top|switch4to1:switch4to1_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[16\] switch4to1.v(12) " "Inferred latch for \"out\[16\]\" at switch4to1.v(12)" {  } { { "switch4to1.v" "" { Text "D:/quartus/class5/switch4to1.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681290550656 "|top|switch4to1:switch4to1_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[17\] switch4to1.v(12) " "Inferred latch for \"out\[17\]\" at switch4to1.v(12)" {  } { { "switch4to1.v" "" { Text "D:/quartus/class5/switch4to1.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681290550656 "|top|switch4to1:switch4to1_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[18\] switch4to1.v(12) " "Inferred latch for \"out\[18\]\" at switch4to1.v(12)" {  } { { "switch4to1.v" "" { Text "D:/quartus/class5/switch4to1.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681290550656 "|top|switch4to1:switch4to1_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[19\] switch4to1.v(12) " "Inferred latch for \"out\[19\]\" at switch4to1.v(12)" {  } { { "switch4to1.v" "" { Text "D:/quartus/class5/switch4to1.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681290550656 "|top|switch4to1:switch4to1_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[20\] switch4to1.v(12) " "Inferred latch for \"out\[20\]\" at switch4to1.v(12)" {  } { { "switch4to1.v" "" { Text "D:/quartus/class5/switch4to1.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681290550656 "|top|switch4to1:switch4to1_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[21\] switch4to1.v(12) " "Inferred latch for \"out\[21\]\" at switch4to1.v(12)" {  } { { "switch4to1.v" "" { Text "D:/quartus/class5/switch4to1.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681290550656 "|top|switch4to1:switch4to1_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[22\] switch4to1.v(12) " "Inferred latch for \"out\[22\]\" at switch4to1.v(12)" {  } { { "switch4to1.v" "" { Text "D:/quartus/class5/switch4to1.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681290550656 "|top|switch4to1:switch4to1_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[23\] switch4to1.v(12) " "Inferred latch for \"out\[23\]\" at switch4to1.v(12)" {  } { { "switch4to1.v" "" { Text "D:/quartus/class5/switch4to1.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681290550656 "|top|switch4to1:switch4to1_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[24\] switch4to1.v(12) " "Inferred latch for \"out\[24\]\" at switch4to1.v(12)" {  } { { "switch4to1.v" "" { Text "D:/quartus/class5/switch4to1.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681290550656 "|top|switch4to1:switch4to1_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[25\] switch4to1.v(12) " "Inferred latch for \"out\[25\]\" at switch4to1.v(12)" {  } { { "switch4to1.v" "" { Text "D:/quartus/class5/switch4to1.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681290550656 "|top|switch4to1:switch4to1_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[26\] switch4to1.v(12) " "Inferred latch for \"out\[26\]\" at switch4to1.v(12)" {  } { { "switch4to1.v" "" { Text "D:/quartus/class5/switch4to1.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681290550656 "|top|switch4to1:switch4to1_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[27\] switch4to1.v(12) " "Inferred latch for \"out\[27\]\" at switch4to1.v(12)" {  } { { "switch4to1.v" "" { Text "D:/quartus/class5/switch4to1.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681290550656 "|top|switch4to1:switch4to1_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[28\] switch4to1.v(12) " "Inferred latch for \"out\[28\]\" at switch4to1.v(12)" {  } { { "switch4to1.v" "" { Text "D:/quartus/class5/switch4to1.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681290550656 "|top|switch4to1:switch4to1_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[29\] switch4to1.v(12) " "Inferred latch for \"out\[29\]\" at switch4to1.v(12)" {  } { { "switch4to1.v" "" { Text "D:/quartus/class5/switch4to1.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681290550656 "|top|switch4to1:switch4to1_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[30\] switch4to1.v(12) " "Inferred latch for \"out\[30\]\" at switch4to1.v(12)" {  } { { "switch4to1.v" "" { Text "D:/quartus/class5/switch4to1.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681290550656 "|top|switch4to1:switch4to1_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[31\] switch4to1.v(12) " "Inferred latch for \"out\[31\]\" at switch4to1.v(12)" {  } { { "switch4to1.v" "" { Text "D:/quartus/class5/switch4to1.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681290550656 "|top|switch4to1:switch4to1_A"}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/quartus/class5/output_files/top.map.smsg " "Generated suppressed messages file D:/quartus/class5/output_files/top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681290551026 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1681290551100 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681290551100 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "top.v" "" { Text "D:/quartus/class5/top.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681290551120 "|top|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst_n " "No output dependent on input pin \"rst_n\"" {  } { { "top.v" "" { Text "D:/quartus/class5/top.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681290551120 "|top|rst_n"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1681290551120 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1681290551121 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1681290551121 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1681290551121 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 41 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4801 " "Peak virtual memory: 4801 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1681290551133 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 12 17:09:11 2023 " "Processing ended: Wed Apr 12 17:09:11 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1681290551133 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1681290551133 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1681290551133 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1681290551133 ""}
