[04/09 22:06:18      0s] 
[04/09 22:06:18      0s] Cadence Innovus(TM) Implementation System.
[04/09 22:06:18      0s] Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.
[04/09 22:06:18      0s] 
[04/09 22:06:18      0s] Version:	v21.14-s109_1, built Wed Jun 29 09:53:08 PDT 2022
[04/09 22:06:18      0s] Options:	
[04/09 22:06:18      0s] Date:		Tue Apr  9 22:06:18 2024
[04/09 22:06:18      0s] Host:		auto.ece.pdx.edu (x86_64 w/Linux 3.10.0-1160.105.1.el7.x86_64) (1core*32cpus*Intel Xeon E312xx (Sandy Bridge, IBRS update) 16384KB)
[04/09 22:06:18      0s] OS:		CentOS Linux release 7.9.2009 (Core)
[04/09 22:06:18      0s] 
[04/09 22:06:18      0s] License:
[04/09 22:06:18      0s] 		[22:06:18.402330] Configured Lic search path (21.01-s002): 5280@cadence-lic.cecs.pdx.edu:27000@synopsys-lic.cat.pdx.edu

[04/09 22:06:19      0s] 		invs	Innovus Implementation System	21.1	checkout succeeded
[04/09 22:06:19      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[04/09 22:06:44     23s] Reset Parastics called with the command setExtractRCMode -reset@(#)CDS: Innovus v21.14-s109_1 (64bit) 06/29/2022 09:53 (Linux 3.10.0-693.el7.x86_64)
[04/09 22:06:52     31s] @(#)CDS: NanoRoute 21.14-s109_1 NR220628-1629/21_14-UB (database version 18.20.582) {superthreading v2.17}
[04/09 22:06:52     31s] @(#)CDS: AAE 21.14-s031 (64bit) 06/29/2022 (Linux 3.10.0-693.el7.x86_64)
[04/09 22:06:52     31s] @(#)CDS: CTE 21.14-s031_1 () Jun 22 2022 10:32:17 ( )
[04/09 22:06:52     31s] @(#)CDS: SYNTECH 21.14-s014_1 () May 29 2022 20:47:50 ( )
[04/09 22:06:52     31s] @(#)CDS: CPE v21.14-s062
[04/09 22:06:52     31s] @(#)CDS: IQuantus/TQuantus 21.1.1-w001 (64bit) Wed Jun 1 22:42:35 PDT 2022 (Linux 3.10.0-693.el7.x86_64)
[04/09 22:06:52     31s] @(#)CDS: OA 22.60-p074 Tue Apr 12 12:08:19 2022
[04/09 22:06:52     31s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[04/09 22:06:52     31s] @(#)CDS: RCDB 11.15.0
[04/09 22:06:52     31s] @(#)CDS: STYLUS 21.12-s008_1 (04/27/2022 03:28 PDT)
[04/09 22:06:52     31s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_20364_auto.ece.pdx.edu_routh_AVzDJc.

[04/09 22:06:52     31s] Change the soft stacksize limit to 0.2%RAM (245 mbytes). Set global soft_stack_size_limit to change the value.
[04/09 22:06:57     36s] Sourcing startup file ./enc.tcl
[04/09 22:06:57     36s] <CMD> alias fs set top_design fifo1_sram
[04/09 22:06:57     36s] <CMD> alias f set top_design fifo1
[04/09 22:06:57     36s] <CMD> alias o set top_design ORCA_TOP
[04/09 22:06:57     36s] <CMD> alias e set top_design ExampleRocketSystem
[04/09 22:06:57     36s] <CMD> set_table_style -name report_timing -max_widths { 8,6,23,70} -no_frame_fix_width
[04/09 22:06:57     36s] **WARN: (TCLCMD-1083):	'-no_frame_fix_width are global controls that affect all of the various timing reports.  The -name option is used to specify a report-specific behavior, and therefore cannot be used with these global options. You should use a separate set_table_style command to specify the desired global options. You can then use additional set_table_style commands to refine the behaviors of specific timing reports.'
[04/09 22:06:57     36s] <CMD> set_global report_timing_format  {delay arrival slew cell hpin}
[04/09 22:06:57     36s] 
[04/09 22:06:57     36s] **INFO:  MMMC transition support version v31-84 
[04/09 22:06:57     36s] 
[04/09 22:06:57     36s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[04/09 22:06:57     36s] <CMD> suppressMessage ENCEXT-2799
[04/09 22:06:57     36s] <CMD> win
[04/09 22:07:45     48s] <CMD> report_timing -machine_readable -path_group reg2reg > foo.mtarpt
[04/09 22:07:45     48s] **ERROR: (TCLCMD-119):	No module selected

[04/09 22:07:56     51s] <CMD> fs
[04/09 22:08:06     54s] ### Start verbose source output (echo mode) for '../../fifo1_sram.design_config.tcl' ...
[04/09 22:08:06     54s] # set lib_dir /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib
# set hack_lef_dir /u/bcruik2/hacked_lefs
# set add_ios 1
# set pad_design 1
# set design_size { 580 580  } 
# set design_io_border 310
# set dc_floorplanning 1
# set enable_dft 0
# set innovus_enable_manual_macro_placement 0
# set rtl_list [list ../rtl/$top_design.sv ]
# set slow_corner "ss0p95v125c_2p25v ss0p95v125c"
# set fast_corner "ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c"
# set synth_corners $slow_corner
# set synth_corners_target "ss0p95v125c" 
# set synth_corners_slow $slow_corner
# set synth_corners_fast $fast_corner
# set slow_metal Cmax_125
# set fast_metal Cmax_125
# set lib_types "$lib_dir/stdcell_rvt/db_nldm $lib_dir/stdcell_hvt/db_nldm $lib_dir/io_std/db_nldm $lib_dir/sram/db_nldm $lib_dir/pll/db_nldm"
# set ndm_types "$lib_dir/stdcell_rvt/ndm $lib_dir/stdcell_hvt/ndm $lib_dir/sram/ndm $lib_dir/io_std/ndm  $lib_dir/pll/ndm"
# set lib_types_target "$lib_dir/stdcell_rvt/db_nldm"
# set sub_lib_type "saed32?vt_ saed32sram_ saed32io_wb_ saed32pll_"
# set sub_lib_type_target "saed32rvt_"
# set tech_lef ${hack_lef_dir}/tech.lef 
# set lef_types [list $hack_lef_dir  \
$lib_dir/sram/lef/ \
$lib_dir/io_std/lef \
$lib_dir/pll/lef \
]
# set sub_lef_type "saed32nm_?vt_*.lef saed32sram.lef saed32_io_wb_all.lef saed32_PLL.lef"
# set mwlib_types [list $lib_dir/stdcell_hvt/milkyway \
$lib_dir/stdcell_rvt/milkyway \
$lib_dir/stdcell_lvt/milkyway  \
$lib_dir/io_std/milkyway \
$lib_dir/sram/milkyway $lib_dir/pll/milkyway \
 ]
# set sub_mwlib_type "saed32nm_?vt_* SRAM32NM saed32io_wb_* SAED32_PLL_FR*"
# set topdir [ lindex [ regexp -inline "(.*)\(syn\|pt\|apr\)" [pwd] ] 1 ]
# set FCL 0
# set split_constraints 0
### End verbose source output for '../../fifo1_sram.design_config.tcl'.
[04/09 22:08:06     54s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[04/09 22:08:06     54s] <CMD> set search_path {}
[04/09 22:08:07     54s] <CMD> set init_lef_file {/u/bcruik2/hacked_lefs/tech.lef saed32_io_wb_all.lef saed32nm_lvt_1p9m.lef saed32_PLL.lef saed32nm_hvt_1p9m.lef saed32nm_rvt_1p9m.lef saed32sram.lef}
[04/09 22:08:07     54s] <CMD> is_common_ui_mode
[04/09 22:08:07     54s] <CMD> is_common_ui_mode
[04/09 22:08:07     54s] <CMD> set init_mmmc_file mmmc.tcl
[04/09 22:08:07     54s] <CMD> set init_design_netlisttype Verilog
[04/09 22:08:07     54s] <CMD> set init_verilog ../../syn/outputs/fifo1_sram.genus_phys.vg
[04/09 22:08:07     54s] <CMD> set init_top_cell fifo1_sram
[04/09 22:08:07     54s] <CMD> set init_pwr_net VDD
[04/09 22:08:07     54s] <CMD> set init_gnd_net VSS
[04/09 22:08:07     54s] <CMD> init_design
[04/09 22:08:07     54s] #% Begin Load MMMC data ... (date=04/09 22:08:07, mem=736.4M)
[04/09 22:08:07     54s] #% End Load MMMC data ... (date=04/09 22:08:07, total cpu=0:00:00.1, real=0:00:00.0, peak res=737.0M, current mem=737.0M)
[04/09 22:08:07     54s] 
[04/09 22:08:07     54s] Loading LEF file /u/bcruik2/hacked_lefs/tech.lef ...
[04/09 22:08:07     54s] 
[04/09 22:08:07     54s] Loading LEF file saed32_io_wb_all.lef ...
[04/09 22:08:07     54s] Set DBUPerIGU to M2 pitch 152.
[04/09 22:08:09     56s] WARNING (LEFPARS-2003): BUSBITCHARS is a required statement on LEF file with version 5.5 and earlier.
[04/09 22:08:09     56s] Without BUSBITCHARS defined, the LEF file is technically incorrect.
[04/09 22:08:09     56s] Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file saed32_io_wb_all.lef at line 285838.
[04/09 22:08:09     56s] 
[04/09 22:08:09     56s] Loading LEF file saed32nm_lvt_1p9m.lef ...
[04/09 22:08:09     56s] WARNING (LEFPARS-2003): BUSBITCHARS is a required statement on LEF file with version 5.5 and earlier.
[04/09 22:08:09     56s] Without BUSBITCHARS defined, the LEF file is technically incorrect.
[04/09 22:08:09     56s] Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file saed32nm_lvt_1p9m.lef at line 67466.
[04/09 22:08:09     56s] 
[04/09 22:08:09     56s] Loading LEF file saed32_PLL.lef ...
[04/09 22:08:09     56s] WARNING (LEFPARS-2003): BUSBITCHARS is a required statement on LEF file with version 5.5 and earlier.
[04/09 22:08:09     56s] Without BUSBITCHARS defined, the LEF file is technically incorrect.
[04/09 22:08:09     56s] Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file saed32_PLL.lef at line 372.
[04/09 22:08:09     56s] 
[04/09 22:08:09     56s] Loading LEF file saed32nm_hvt_1p9m.lef ...
[04/09 22:08:10     57s] WARNING (LEFPARS-2003): BUSBITCHARS is a required statement on LEF file with version 5.5 and earlier.
[04/09 22:08:10     57s] Without BUSBITCHARS defined, the LEF file is technically incorrect.
[04/09 22:08:10     57s] Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file saed32nm_hvt_1p9m.lef at line 191962.
[04/09 22:08:10     57s] 
[04/09 22:08:10     57s] Loading LEF file saed32nm_rvt_1p9m.lef ...
[04/09 22:08:10     57s] WARNING (LEFPARS-2003): BUSBITCHARS is a required statement on LEF file with version 5.5 and earlier.
[04/09 22:08:10     57s] Without BUSBITCHARS defined, the LEF file is technically incorrect.
[04/09 22:08:10     57s] Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file saed32nm_rvt_1p9m.lef at line 148040.
[04/09 22:08:10     57s] 
[04/09 22:08:10     57s] Loading LEF file saed32sram.lef ...
[04/09 22:08:10     58s] WARNING (LEFPARS-2003): BUSBITCHARS is a required statement on LEF file with version 5.5 and earlier.
[04/09 22:08:10     58s] Without BUSBITCHARS defined, the LEF file is technically incorrect.
[04/09 22:08:10     58s] Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file saed32sram.lef at line 197399.
[04/09 22:08:10     58s] 
[04/09 22:08:10     58s] viaInitial starts at Tue Apr  9 22:08:10 2024
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA12BAR_C' and 'VIA12SQ_C'.
[04/09 22:08:10     58s] Type 'man IMPPP-543' for more detail.
[04/09 22:08:10     58s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA12LG_C' and 'VIA12SQ_C'.
[04/09 22:08:10     58s] Type 'man IMPPP-543' for more detail.
[04/09 22:08:10     58s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA12BAR' and 'VIA12SQ_C'.
[04/09 22:08:10     58s] Type 'man IMPPP-543' for more detail.
[04/09 22:08:10     58s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA12LG' and 'VIA12SQ_C'.
[04/09 22:08:10     58s] Type 'man IMPPP-543' for more detail.
[04/09 22:08:10     58s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA23BAR_C' and 'VIA23SQ_C'.
[04/09 22:08:10     58s] Type 'man IMPPP-543' for more detail.
[04/09 22:08:10     58s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA23LG_C' and 'VIA23SQ_C'.
[04/09 22:08:10     58s] Type 'man IMPPP-543' for more detail.
[04/09 22:08:10     58s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA23BAR' and 'VIA23SQ_C'.
[04/09 22:08:10     58s] Type 'man IMPPP-543' for more detail.
[04/09 22:08:10     58s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA23LG' and 'VIA23SQ_C'.
[04/09 22:08:10     58s] Type 'man IMPPP-543' for more detail.
[04/09 22:08:10     58s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA34BAR_C' and 'VIA34SQ_C'.
[04/09 22:08:10     58s] Type 'man IMPPP-543' for more detail.
[04/09 22:08:10     58s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA34LG_C' and 'VIA34SQ_C'.
[04/09 22:08:10     58s] Type 'man IMPPP-543' for more detail.
[04/09 22:08:10     58s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA34BAR' and 'VIA34SQ_C'.
[04/09 22:08:10     58s] Type 'man IMPPP-543' for more detail.
[04/09 22:08:10     58s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA34LG' and 'VIA34SQ_C'.
[04/09 22:08:10     58s] Type 'man IMPPP-543' for more detail.
[04/09 22:08:10     58s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA45BAR_C' and 'VIA45SQ_C'.
[04/09 22:08:10     58s] Type 'man IMPPP-543' for more detail.
[04/09 22:08:10     58s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA45LG_C' and 'VIA45SQ_C'.
[04/09 22:08:10     58s] Type 'man IMPPP-543' for more detail.
[04/09 22:08:10     58s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA45BAR' and 'VIA45SQ_C'.
[04/09 22:08:10     58s] Type 'man IMPPP-543' for more detail.
[04/09 22:08:10     58s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA45LG' and 'VIA45SQ_C'.
[04/09 22:08:10     58s] Type 'man IMPPP-543' for more detail.
[04/09 22:08:10     58s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA56BAR_C' and 'VIA56SQ_C'.
[04/09 22:08:10     58s] Type 'man IMPPP-543' for more detail.
[04/09 22:08:10     58s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA56LG_C' and 'VIA56SQ_C'.
[04/09 22:08:10     58s] Type 'man IMPPP-543' for more detail.
[04/09 22:08:10     58s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA56BAR' and 'VIA56SQ_C'.
[04/09 22:08:10     58s] Type 'man IMPPP-543' for more detail.
[04/09 22:08:10     58s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA56LG' and 'VIA56SQ_C'.
[04/09 22:08:10     58s] Type 'man IMPPP-543' for more detail.
[04/09 22:08:10     58s] **WARN: (EMS-27):	Message (IMPPP-543) has exceeded the current message display limit of 20.
[04/09 22:08:10     58s] To increase the message display limit, refer to the product command reference manual.
[04/09 22:08:10     58s] viaInitial ends at Tue Apr  9 22:08:10 2024

##  Check design process and node:  
##  Both design process and tech node are not set.

[04/09 22:08:10     58s] Loading view definition file from mmmc.tcl
[04/09 22:08:11     58s] Reading libs_max timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.lib' ...
[04/09 22:08:11     58s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.lib, Line 84607)
[04/09 22:08:11     58s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.lib, Line 84658)
[04/09 22:08:11     58s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.lib, Line 84709)
[04/09 22:08:11     58s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.lib, Line 120047)
[04/09 22:08:11     58s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.lib, Line 120098)
[04/09 22:08:11     58s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.lib, Line 120149)
[04/09 22:08:11     59s] **WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 226626 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.lib)
[04/09 22:08:11     59s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load on line 226627 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.lib)
[04/09 22:08:11     59s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load_selection on line 226628 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.lib)
[04/09 22:08:12     59s] **WARN: (TECHLIB-302):	No function defined for cell 'PMT3_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.lib)
[04/09 22:08:12     59s] **WARN: (TECHLIB-302):	No function defined for cell 'PMT2_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.lib)
[04/09 22:08:12     59s] **WARN: (TECHLIB-302):	No function defined for cell 'PMT1_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.lib)
[04/09 22:08:12     59s] **WARN: (TECHLIB-302):	No function defined for cell 'NMT3_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.lib)
[04/09 22:08:12     59s] **WARN: (TECHLIB-302):	No function defined for cell 'NMT2_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.lib)
[04/09 22:08:12     59s] **WARN: (TECHLIB-302):	No function defined for cell 'NMT1_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.lib)
[04/09 22:08:12     59s] Read 294 cells in library 'saed32rvt_ss0p95v125c' 
[04/09 22:08:12     59s] Reading libs_max timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.lib' ...
[04/09 22:08:12     59s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.lib, Line 84611)
[04/09 22:08:12     59s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.lib, Line 84662)
[04/09 22:08:12     59s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.lib, Line 84713)
[04/09 22:08:12     59s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.lib, Line 120051)
[04/09 22:08:12     59s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.lib, Line 120102)
[04/09 22:08:12     59s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.lib, Line 120153)
[04/09 22:08:12     60s] **WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 226346 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.lib)
[04/09 22:08:12     60s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load on line 226347 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.lib)
[04/09 22:08:12     60s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load_selection on line 226348 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.lib)
[04/09 22:08:13     60s] **WARN: (TECHLIB-302):	No function defined for cell 'PMT3_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.lib)
[04/09 22:08:13     60s] **WARN: (TECHLIB-302):	No function defined for cell 'PMT2_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.lib)
[04/09 22:08:13     60s] **WARN: (TECHLIB-302):	No function defined for cell 'PMT1_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.lib)
[04/09 22:08:13     60s] **WARN: (TECHLIB-302):	No function defined for cell 'NMT3_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.lib)
[04/09 22:08:13     60s] **WARN: (TECHLIB-302):	No function defined for cell 'NMT2_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.lib)
[04/09 22:08:13     60s] **WARN: (TECHLIB-302):	No function defined for cell 'NMT1_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.lib)
[04/09 22:08:13     60s] Read 294 cells in library 'saed32hvt_ss0p95v125c' 
[04/09 22:08:13     60s] Reading libs_max timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ss0p95v125c_2p25v.lib' ...
[04/09 22:08:13     60s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load on line 15913 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ss0p95v125c_2p25v.lib)
[04/09 22:08:13     60s] **WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 15914 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ss0p95v125c_2p25v.lib)
[04/09 22:08:13     60s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load_selection on line 15915 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ss0p95v125c_2p25v.lib)
[04/09 22:08:13     60s] Read 62 cells in library 'saed32io_wb_ss0p95v125c_2p25v' 
[04/09 22:08:13     60s] Reading libs_max timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.lib' ...
[04/09 22:08:13     61s] **WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 24401 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.lib)
[04/09 22:08:13     61s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load on line 24402 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.lib)
[04/09 22:08:13     61s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load_selection on line 24403 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.lib)
[04/09 22:08:13     61s] Read 35 cells in library 'saed32sram_ss0p95v125c' 
[04/09 22:08:13     61s] Reading libs_max timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm/saed32pll_ss0p95v125c_2p25v.lib' ...
[04/09 22:08:13     61s] **WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 1766 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm/saed32pll_ss0p95v125c_2p25v.lib)
[04/09 22:08:13     61s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load on line 1767 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm/saed32pll_ss0p95v125c_2p25v.lib)
[04/09 22:08:13     61s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load_selection on line 1768 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm/saed32pll_ss0p95v125c_2p25v.lib)
[04/09 22:08:13     61s] **WARN: (TECHLIB-302):	No function defined for cell 'PLL'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm/saed32pll_ss0p95v125c_2p25v.lib)
[04/09 22:08:13     61s] Read 1 cells in library 'saed32pll_ss0p95v125c_2p25v' 
[04/09 22:08:13     61s] Reading libs_min timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff0p95vn40c.lib' ...
[04/09 22:08:14     61s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff0p95vn40c.lib, Line 84607)
[04/09 22:08:14     61s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff0p95vn40c.lib, Line 84658)
[04/09 22:08:14     61s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff0p95vn40c.lib, Line 84709)
[04/09 22:08:14     61s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff0p95vn40c.lib, Line 120047)
[04/09 22:08:14     61s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff0p95vn40c.lib, Line 120098)
[04/09 22:08:14     61s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff0p95vn40c.lib, Line 120149)
[04/09 22:08:14     62s] **WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 226446 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff0p95vn40c.lib)
[04/09 22:08:14     62s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load on line 226447 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff0p95vn40c.lib)
[04/09 22:08:14     62s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load_selection on line 226448 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff0p95vn40c.lib)
[04/09 22:08:14     62s] **WARN: (TECHLIB-302):	No function defined for cell 'PMT3_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff0p95vn40c.lib)
[04/09 22:08:14     62s] **WARN: (TECHLIB-302):	No function defined for cell 'PMT2_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff0p95vn40c.lib)
[04/09 22:08:14     62s] **WARN: (TECHLIB-302):	No function defined for cell 'PMT1_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff0p95vn40c.lib)
[04/09 22:08:14     62s] **WARN: (TECHLIB-302):	No function defined for cell 'NMT3_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff0p95vn40c.lib)
[04/09 22:08:14     62s] **WARN: (TECHLIB-302):	No function defined for cell 'NMT2_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff0p95vn40c.lib)
[04/09 22:08:14     62s] **WARN: (TECHLIB-302):	No function defined for cell 'NMT1_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff0p95vn40c.lib)
[04/09 22:08:14     62s] Read 294 cells in library 'saed32rvt_ff0p95vn40c' 
[04/09 22:08:14     62s] Reading libs_min timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16vn40c.lib' ...
[04/09 22:08:15     62s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16vn40c.lib, Line 84607)
[04/09 22:08:15     62s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16vn40c.lib, Line 84658)
[04/09 22:08:15     62s] Message <TECHLIB-1277> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[04/09 22:08:15     63s] **WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 226446 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16vn40c.lib)
[04/09 22:08:15     63s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load on line 226447 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16vn40c.lib)
[04/09 22:08:15     63s] Message <TECHLIB-1161> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[04/09 22:08:15     63s] **WARN: (TECHLIB-302):	No function defined for cell 'PMT3_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16vn40c.lib)
[04/09 22:08:15     63s] Message <TECHLIB-302> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[04/09 22:08:16     63s] Read 294 cells in library 'saed32rvt_ff1p16vn40c' 
[04/09 22:08:16     63s] Reading libs_min timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ff0p95vn40c.lib' ...
[04/09 22:08:17     64s] Read 294 cells in library 'saed32hvt_ff0p95vn40c' 
[04/09 22:08:17     64s] Reading libs_min timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ff1p16vn40c.lib' ...
[04/09 22:08:18     65s] Read 294 cells in library 'saed32hvt_ff1p16vn40c' 
[04/09 22:08:18     65s] Reading libs_min timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ff1p16vn40c_2p75v.lib' ...
[04/09 22:08:18     65s] Read 62 cells in library 'saed32io_wb_ff1p16vn40c_2p75v' 
[04/09 22:08:18     65s] Reading libs_min timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ff1p16vn40c.lib' ...
[04/09 22:08:19     66s] Read 35 cells in library 'saed32sram_ff1p16vn40c' 
[04/09 22:08:19     66s] Reading libs_min timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm/saed32pll_ff1p16vn40c_2p75v.lib' ...
[04/09 22:08:19     66s] Read 1 cells in library 'saed32pll_ff1p16vn40c_2p75v' 
[04/09 22:08:19     66s] Ending "PreSetAnalysisView" (total cpu=0:00:08.7, real=0:00:09.0, peak res=912.9M, current mem=798.6M)
[04/09 22:08:19     66s] *** End library_loading (cpu=0.15min, real=0.15min, mem=43.3M, fe_cpu=1.11min, fe_real=2.02min, fe_mem=1092.9M) ***
[04/09 22:08:19     66s] #% Begin Load netlist data ... (date=04/09 22:08:19, mem=798.6M)
[04/09 22:08:19     66s] *** Begin netlist parsing (mem=1092.9M) ***
[04/09 22:08:19     66s] Created 686 new cells from 12 timing libraries.
[04/09 22:08:19     66s] Reading netlist ...
[04/09 22:08:19     66s] Backslashed names will retain backslash and a trailing blank character.
[04/09 22:08:19     67s] Reading verilog netlist '../../syn/outputs/fifo1_sram.genus_phys.vg'
[04/09 22:08:19     67s] 
[04/09 22:08:19     67s] *** Memory Usage v#1 (Current mem = 1092.910M, initial mem = 390.141M) ***
[04/09 22:08:19     67s] *** End netlist parsing (cpu=0:00:00.1, real=0:00:00.0, mem=1092.9M) ***
[04/09 22:08:19     67s] #% End Load netlist data ... (date=04/09 22:08:19, total cpu=0:00:00.1, real=0:00:00.0, peak res=819.5M, current mem=819.5M)
[04/09 22:08:19     67s] Set top cell to fifo1_sram.
[04/09 22:08:20     67s] Hooked 1960 DB cells to tlib cells.
[04/09 22:08:20     68s] Ending "BindLib:" (total cpu=0:00:00.7, real=0:00:01.0, peak res=887.3M, current mem=887.3M)
[04/09 22:08:20     68s] Starting recursive module instantiation check.
[04/09 22:08:20     68s] No recursion found.
[04/09 22:08:20     68s] Building hierarchical netlist for Cell fifo1_sram ...
[04/09 22:08:20     68s] *** Netlist is unique.
[04/09 22:08:20     68s] Setting Std. cell height to 1672 DBU (smallest netlist inst).
[04/09 22:08:20     68s] ** info: there are 2428 modules.
[04/09 22:08:20     68s] ** info: there are 212 stdCell insts.
[04/09 22:08:20     68s] ** info: there are 25 Pad insts.
[04/09 22:08:20     68s] ** info: there are 8 macros.
[04/09 22:08:20     68s] 
[04/09 22:08:20     68s] *** Memory Usage v#1 (Current mem = 1171.336M, initial mem = 390.141M) ***
[04/09 22:08:20     68s] Initializing I/O assignment ...
[04/09 22:08:20     68s] Adjusting Core to Left to: 0.0480. Core to Bottom to: 0.0480.
[04/09 22:08:20     68s] **WARN: (IMPFP-3961):	The techSite 'fillSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[04/09 22:08:20     68s] Type 'man IMPFP-3961' for more detail.
[04/09 22:08:20     68s] **WARN: (IMPFP-3961):	The techSite 'cornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[04/09 22:08:20     68s] Type 'man IMPFP-3961' for more detail.
[04/09 22:08:20     68s] **WARN: (IMPFP-3961):	The techSite 'ioSiteEW' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[04/09 22:08:20     68s] Type 'man IMPFP-3961' for more detail.
[04/09 22:08:20     68s] **WARN: (IMPFP-3961):	The techSite 'ioSiteNS' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[04/09 22:08:20     68s] Type 'man IMPFP-3961' for more detail.
[04/09 22:08:20     68s] Horizontal Layer M1 offset = 0 (derived)
[04/09 22:08:20     68s] Vertical Layer M2 offset = 0 (derived)
[04/09 22:08:20     68s] Start create_tracks
[04/09 22:08:20     68s] Generated pitch 0.228 in M9 is different from 2.432 defined in technology file in preferred direction.
[04/09 22:08:20     68s] Generated pitch 0.152 in M8 is different from 1.216 defined in technology file in preferred direction.
[04/09 22:08:20     68s] Generated pitch 0.152 in M7 is different from 1.216 defined in technology file in preferred direction.
[04/09 22:08:20     68s] Generated pitch 0.152 in M6 is different from 0.608 defined in technology file in preferred direction.
[04/09 22:08:20     68s] Generated pitch 0.152 in M5 is different from 0.608 defined in technology file in preferred direction.
[04/09 22:08:20     68s] Generated pitch 0.152 in M4 is different from 0.304 defined in technology file in preferred direction.
[04/09 22:08:20     68s] Generated pitch 0.152 in M3 is different from 0.304 defined in technology file in preferred direction.
[04/09 22:08:21     68s] Extraction setup Started 
[04/09 22:08:21     68s] 
[04/09 22:08:21     68s] Trim Metal Layers:
[04/09 22:08:21     68s] Initializing multi-corner RC extraction with 2 active RC Corners ...
[04/09 22:08:21     68s] Reading Capacitance Table File ../../cadence_cap_tech/saed32nm_1p9m_Cmax.cap ...
[04/09 22:08:21     68s] Process name: saed32nm_1p9m_Cmax.
[04/09 22:08:21     68s] Reading Capacitance Table File ../../cadence_cap_tech/saed32nm_1p9m_Cmin.cap ...
[04/09 22:08:21     68s] Process name: saed32nm_1p9m_Cmin.
[04/09 22:08:21     69s] Importing multi-corner RC tables ... 
[04/09 22:08:21     69s] Summary of Active RC-Corners : 
[04/09 22:08:21     69s]  
[04/09 22:08:21     69s]  Analysis View: func_max_scenario
[04/09 22:08:21     69s]     RC-Corner Name        : cmax
[04/09 22:08:21     69s]     RC-Corner Index       : 0
[04/09 22:08:21     69s]     RC-Corner Temperature : -40 Celsius
[04/09 22:08:21     69s]     RC-Corner Cap Table   : '../../cadence_cap_tech/saed32nm_1p9m_Cmax.cap'
[04/09 22:08:21     69s]     RC-Corner PreRoute Res Factor         : 1
[04/09 22:08:21     69s]     RC-Corner PreRoute Cap Factor         : 1
[04/09 22:08:21     69s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[04/09 22:08:21     69s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[04/09 22:08:21     69s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[04/09 22:08:21     69s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[04/09 22:08:21     69s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[04/09 22:08:21     69s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[04/09 22:08:21     69s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[04/09 22:08:21     69s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[04/09 22:08:21     69s]  
[04/09 22:08:21     69s]  Analysis View: func_min_scenario
[04/09 22:08:21     69s]     RC-Corner Name        : cmin
[04/09 22:08:21     69s]     RC-Corner Index       : 1
[04/09 22:08:21     69s]     RC-Corner Temperature : -40 Celsius
[04/09 22:08:21     69s]     RC-Corner Cap Table   : '../../cadence_cap_tech/saed32nm_1p9m_Cmin.cap'
[04/09 22:08:21     69s]     RC-Corner PreRoute Res Factor         : 1
[04/09 22:08:21     69s]     RC-Corner PreRoute Cap Factor         : 1
[04/09 22:08:21     69s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[04/09 22:08:21     69s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[04/09 22:08:21     69s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[04/09 22:08:21     69s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[04/09 22:08:21     69s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[04/09 22:08:21     69s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[04/09 22:08:21     69s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[04/09 22:08:21     69s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[04/09 22:08:21     69s] 
[04/09 22:08:21     69s] Trim Metal Layers:
[04/09 22:08:21     69s] LayerId::1 widthSet size::4
[04/09 22:08:21     69s] LayerId::2 widthSet size::4
[04/09 22:08:21     69s] LayerId::3 widthSet size::4
[04/09 22:08:21     69s] LayerId::4 widthSet size::4
[04/09 22:08:21     69s] LayerId::5 widthSet size::4
[04/09 22:08:21     69s] LayerId::6 widthSet size::4
[04/09 22:08:21     69s] LayerId::7 widthSet size::4
[04/09 22:08:21     69s] LayerId::8 widthSet size::4
[04/09 22:08:21     69s] LayerId::9 widthSet size::4
[04/09 22:08:21     69s] LayerId::10 widthSet size::2
[04/09 22:08:21     69s] Updating RC grid for preRoute extraction ...
[04/09 22:08:21     69s] eee: pegSigSF::1.070000
[04/09 22:08:21     69s] Initializing multi-corner capacitance tables ... 
[04/09 22:08:21     69s] Initializing multi-corner resistance tables ...
[04/09 22:08:21     69s] eee: l::1 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/09 22:08:21     69s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/09 22:08:21     69s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/09 22:08:21     69s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/09 22:08:21     69s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/09 22:08:21     69s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/09 22:08:21     69s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/09 22:08:21     69s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/09 22:08:21     69s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/09 22:08:21     69s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/09 22:08:21     69s] {RT cmax 0 10 10 {9 0} 1}
[04/09 22:08:21     69s] eee: LAM: n=32 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 wcR=0.718100 newSi=0.000000 wHLS=1.795250 siPrev=0 viaL=0.000000
[04/09 22:08:21     69s] *Info: initialize multi-corner CTS.
[04/09 22:08:22     69s] Ending "SetAnalysisView" (total cpu=0:00:00.4, real=0:00:01.0, peak res=1147.1M, current mem=876.4M)
[04/09 22:08:23     70s] Reading timing constraints file '../../constraints/fifo1_sram.sdc' ...
[04/09 22:08:23     70s] Current (total cpu=0:01:10, real=0:02:05, peak res=1159.2M, current mem=1159.2M)
[04/09 22:08:23     70s] Number of path exceptions in the constraint file = 2
[04/09 22:08:23     70s] Number of paths exceptions after getting compressed = 2
[04/09 22:08:23     70s] INFO (CTE): Constraints read successfully.
[04/09 22:08:23     70s] Ending "Constraint file reading stats" (total cpu=0:00:00.2, real=0:00:00.0, peak res=1196.9M, current mem=1196.9M)
[04/09 22:08:23     70s] Current (total cpu=0:01:10, real=0:02:05, peak res=1196.9M, current mem=1196.9M)
[04/09 22:08:23     70s] Reading timing constraints file '../../constraints/fifo1_sram.sdc' ...
[04/09 22:08:23     70s] Current (total cpu=0:01:10, real=0:02:05, peak res=1197.0M, current mem=1197.0M)
[04/09 22:08:23     70s] Number of path exceptions in the constraint file = 2
[04/09 22:08:23     70s] Number of paths exceptions after getting compressed = 2
[04/09 22:08:23     70s] INFO (CTE): Constraints read successfully.
[04/09 22:08:23     70s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1197.3M, current mem=1197.3M)
[04/09 22:08:23     70s] Current (total cpu=0:01:11, real=0:02:05, peak res=1197.3M, current mem=1197.3M)
[04/09 22:08:23     70s] **WARN: (TA-976):	Path groups asserted by the group_path constraint are considered by the software to be global in nature - they cannot be restricted to specific constraint modes. Due to this restriction, the group_path constraint is not supported directly in the constraint files which are configured in mode-specific commands such as create_constraint_mode. The current group_path entry will be ignored. You can enter the group_path constraint interactively or as part of a general command script -  where it will be interpreted as global and will be in effect for all modes.
[04/09 22:08:23     70s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[04/09 22:08:23     70s] 
[04/09 22:08:23     70s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[04/09 22:08:23     70s] Summary for sequential cells identification: 
[04/09 22:08:23     70s]   Identified SBFF number: 92
[04/09 22:08:23     70s]   Identified MBFF number: 0
[04/09 22:08:23     70s]   Identified SB Latch number: 0
[04/09 22:08:23     70s]   Identified MB Latch number: 0
[04/09 22:08:23     70s]   Not identified SBFF number: 120
[04/09 22:08:23     70s]   Not identified MBFF number: 0
[04/09 22:08:23     70s]   Not identified SB Latch number: 0
[04/09 22:08:23     70s]   Not identified MB Latch number: 0
[04/09 22:08:23     70s]   Number of sequential cells which are not FFs: 52
[04/09 22:08:23     70s] Total number of combinational cells: 268
[04/09 22:08:23     70s] Total number of sequential cells: 264
[04/09 22:08:23     70s] Total number of tristate cells: 12
[04/09 22:08:23     70s] Total number of level shifter cells: 0
[04/09 22:08:23     70s] Total number of power gating cells: 0
[04/09 22:08:23     70s] Total number of isolation cells: 32
[04/09 22:08:23     70s] Total number of power switch cells: 0
[04/09 22:08:23     70s] Total number of pulse generator cells: 0
[04/09 22:08:23     70s] Total number of always on buffers: 0
[04/09 22:08:23     70s] Total number of retention cells: 0
[04/09 22:08:23     70s] List of usable buffers: NBUFFX2_HVT NBUFFX16_HVT NBUFFX32_HVT NBUFFX4_HVT NBUFFX8_HVT NBUFFX2_RVT NBUFFX16_RVT NBUFFX32_RVT NBUFFX4_RVT NBUFFX8_RVT
[04/09 22:08:23     70s] Total number of usable buffers: 10
[04/09 22:08:23     70s] List of unusable buffers:
[04/09 22:08:23     70s] Total number of unusable buffers: 0
[04/09 22:08:23     70s] List of usable inverters: IBUFFX2_HVT IBUFFX16_HVT IBUFFX32_HVT INVX0_HVT IBUFFX4_HVT IBUFFX8_HVT INVX16_HVT INVX1_HVT INVX2_HVT INVX32_HVT INVX4_HVT IBUFFX2_RVT INVX8_HVT IBUFFX16_RVT IBUFFX32_RVT INVX0_RVT IBUFFX4_RVT IBUFFX8_RVT INVX16_RVT INVX1_RVT INVX2_RVT INVX32_RVT INVX4_RVT INVX8_RVT
[04/09 22:08:23     70s] Total number of usable inverters: 24
[04/09 22:08:23     70s] List of unusable inverters:
[04/09 22:08:23     70s] Total number of unusable inverters: 0
[04/09 22:08:23     70s] List of identified usable delay cells: DELLN1X2_HVT DELLN2X2_HVT DELLN3X2_HVT DELLN1X2_RVT DELLN2X2_RVT DELLN3X2_RVT
[04/09 22:08:23     70s] Total number of identified usable delay cells: 6
[04/09 22:08:23     70s] List of identified unusable delay cells:
[04/09 22:08:23     70s] Total number of identified unusable delay cells: 0
[04/09 22:08:23     70s] 
[04/09 22:08:23     70s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[04/09 22:08:23     70s] 
[04/09 22:08:23     70s] TimeStamp Deleting Cell Server Begin ...
[04/09 22:08:23     70s] 
[04/09 22:08:23     70s] TimeStamp Deleting Cell Server End ...
[04/09 22:08:23     70s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1200.3M, current mem=1200.3M)
[04/09 22:08:23     70s] 
[04/09 22:08:23     70s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/09 22:08:23     70s] Summary for sequential cells identification: 
[04/09 22:08:23     70s]   Identified SBFF number: 92
[04/09 22:08:23     70s]   Identified MBFF number: 0
[04/09 22:08:23     70s]   Identified SB Latch number: 0
[04/09 22:08:23     70s]   Identified MB Latch number: 0
[04/09 22:08:23     70s]   Not identified SBFF number: 120
[04/09 22:08:23     70s]   Not identified MBFF number: 0
[04/09 22:08:23     70s]   Not identified SB Latch number: 0
[04/09 22:08:23     70s]   Not identified MB Latch number: 0
[04/09 22:08:23     70s]   Number of sequential cells which are not FFs: 52
[04/09 22:08:23     70s]  Visiting view : func_max_scenario
[04/09 22:08:23     70s]    : PowerDomain = none : Weighted F : unweighted  = 13.30 (1.000) with rcCorner = 0
[04/09 22:08:23     70s]    : PowerDomain = none : Weighted F : unweighted  = 13.00 (1.000) with rcCorner = -1
[04/09 22:08:23     70s]  Visiting view : func_min_scenario
[04/09 22:08:23     70s]    : PowerDomain = none : Weighted F : unweighted  = 6.80 (1.000) with rcCorner = 1
[04/09 22:08:23     70s]    : PowerDomain = none : Weighted F : unweighted  = 6.70 (1.000) with rcCorner = -1
[04/09 22:08:23     70s] TLC MultiMap info (StdDelay):
[04/09 22:08:23     70s]   : min_corner + libs_min + 1 + no RcCorner := 6.7ps
[04/09 22:08:23     70s]   : min_corner + libs_min + 1 + cmin := 6.8ps
[04/09 22:08:23     70s]   : max_corner + libs_max + 1 + no RcCorner := 13ps
[04/09 22:08:23     70s]   : max_corner + libs_max + 1 + cmax := 13.3ps
[04/09 22:08:23     70s]  Setting StdDelay to: 13.3ps
[04/09 22:08:23     70s] 
[04/09 22:08:23     70s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/09 22:08:23     70s] #% Begin Load MMMC data post ... (date=04/09 22:08:23, mem=1200.8M)
[04/09 22:08:23     70s] #% End Load MMMC data post ... (date=04/09 22:08:23, total cpu=0:00:00.1, real=0:00:00.0, peak res=1200.8M, current mem=1200.8M)
[04/09 22:08:23     70s] 
[04/09 22:08:23     70s] *** Summary of all messages that are not suppressed in this session:
[04/09 22:08:23     70s] Severity  ID               Count  Summary                                  
[04/09 22:08:23     70s] WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
[04/09 22:08:23     70s] WARNING   IMPPP-543           28  Inconsistent cut size definition in VIAR...
[04/09 22:08:23     70s] WARNING   TA-976               1  Path groups asserted by the group_path c...
[04/09 22:08:23     70s] WARNING   TECHLIB-302         38  No function defined for cell '%s'. The c...
[04/09 22:08:23     70s] WARNING   TECHLIB-1161        36  The library level attribute %s on line %...
[04/09 22:08:23     70s] WARNING   TECHLIB-1277        36  The %s '%s' has been defined for %s %s '...
[04/09 22:08:23     70s] *** Message Summary: 143 warning(s), 0 error(s)
[04/09 22:08:23     70s] 
[04/09 22:08:23     70s] <CMD> defIn ../outputs/fifo1_sram.floorplan.innovus.def
[04/09 22:08:23     70s] Reading DEF file '../outputs/fifo1_sram.floorplan.innovus.def', current time is Tue Apr  9 22:08:23 2024 ...
[04/09 22:08:23     70s] --- DIVIDERCHAR '/'
[04/09 22:08:23     70s] --- UnitsPerDBU = 1.0000
[04/09 22:08:23     70s] **WARN: (IMPFP-3961):	The techSite 'fillSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[04/09 22:08:23     70s] Type 'man IMPFP-3961' for more detail.
[04/09 22:08:23     70s] **WARN: (IMPFP-3961):	The techSite 'cornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[04/09 22:08:23     70s] Type 'man IMPFP-3961' for more detail.
[04/09 22:08:23     70s] **WARN: (IMPFP-3961):	The techSite 'ioSiteEW' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[04/09 22:08:23     70s] Type 'man IMPFP-3961' for more detail.
[04/09 22:08:23     70s] **WARN: (IMPFP-3961):	The techSite 'ioSiteNS' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[04/09 22:08:23     70s] Type 'man IMPFP-3961' for more detail.
[04/09 22:08:23     70s] Horizontal Layer M1 offset = 0 (derived)
[04/09 22:08:23     70s] Vertical Layer M2 offset = 0 (derived)
[04/09 22:08:23     70s] Start create_tracks
[04/09 22:08:23     70s] Generated pitch 0.228 in M9 is different from 2.432 defined in technology file in preferred direction.
[04/09 22:08:23     70s] Generated pitch 0.152 in M8 is different from 1.216 defined in technology file in preferred direction.
[04/09 22:08:23     70s] Generated pitch 0.152 in M7 is different from 1.216 defined in technology file in preferred direction.
[04/09 22:08:23     70s] Generated pitch 0.152 in M6 is different from 0.608 defined in technology file in preferred direction.
[04/09 22:08:23     70s] Generated pitch 0.152 in M5 is different from 0.608 defined in technology file in preferred direction.
[04/09 22:08:23     70s] Generated pitch 0.152 in M4 is different from 0.304 defined in technology file in preferred direction.
[04/09 22:08:23     70s] Generated pitch 0.152 in M3 is different from 0.304 defined in technology file in preferred direction.
[04/09 22:08:23     70s] --- DIEAREA (0 0) (1200096 1200096)
[04/09 22:08:23     70s] defIn read 10000 lines...
[04/09 22:08:24     71s] defIn read 20000 lines...
[04/09 22:08:24     71s] defIn read 30000 lines...
[04/09 22:08:24     71s] defIn read 40000 lines...
[04/09 22:08:24     71s] DEF file '../outputs/fifo1_sram.floorplan.innovus.def' is parsed, current time is Tue Apr  9 22:08:24 2024.
[04/09 22:08:24     71s] Extracting standard cell pins and blockage ...... 
[04/09 22:08:24     71s] Pin and blockage extraction finished
[04/09 22:08:24     71s] Updating the floorplan ...
[04/09 22:08:24     71s] <CMD> add_tracks -honor_pitch
[04/09 22:08:24     71s] Start create_tracks
[04/09 22:08:24     71s] Extracting standard cell pins and blockage ...... 
[04/09 22:08:24     71s] Pin and blockage extraction finished
[04/09 22:08:24     71s] <CMD> is_common_ui_mode
[04/09 22:08:24     71s] <CMD> setNanoRouteMode -drouteEndIteration 10
[04/09 22:08:24     71s] <CMD> all_constraint_modes -active
[04/09 22:08:24     71s] <CMD> set_interactive_constraint_modes [all_constraint_modes -active]
[04/09 22:08:24     71s] <CMD> create_clock -name "wclk" -period $wclk_period  wclk
[04/09 22:08:24     71s] **WARN: (TCLCMD-1594):	A clock with name wclk was already defined in the design. Previously defined clock definition of wclk will be overwritten.
[04/09 22:08:24     71s] **WARN: (TCLCMD-958):	Previously defined source objects for clock 'wclk' have been overwritten. To avoid overwrite, ensure that all source objects are passed to the 'create_clock' command at once.
[04/09 22:08:24     71s] **WARN: (TCLCMD-1594):	A clock with name wclk was already defined in the design. Previously defined clock definition of wclk will be overwritten.
[04/09 22:08:24     71s] **WARN: (TCLCMD-958):	Previously defined source objects for clock 'wclk' have been overwritten. To avoid overwrite, ensure that all source objects are passed to the 'create_clock' command at once.
[04/09 22:08:24     71s] <CMD> set_clock_uncertainty -setup 0.025 wclk
[04/09 22:08:24     71s] <CMD> set_clock_uncertainty -hold 0.025 wclk
[04/09 22:08:24     71s] <CMD> set_clock_latency 0.23 wclk
[04/09 22:08:24     71s] <CMD> set_clock_transition 0.25 wclk
[04/09 22:08:24     71s] <CMD> create_clock -name "rclk" -period $rclk_period rclk
[04/09 22:08:24     71s] **WARN: (TCLCMD-1594):	A clock with name rclk was already defined in the design. Previously defined clock definition of rclk will be overwritten.
[04/09 22:08:24     71s] **WARN: (TCLCMD-958):	Previously defined source objects for clock 'rclk' have been overwritten. To avoid overwrite, ensure that all source objects are passed to the 'create_clock' command at once.
[04/09 22:08:24     71s] **WARN: (TCLCMD-1594):	A clock with name rclk was already defined in the design. Previously defined clock definition of rclk will be overwritten.
[04/09 22:08:24     71s] **WARN: (TCLCMD-958):	Previously defined source objects for clock 'rclk' have been overwritten. To avoid overwrite, ensure that all source objects are passed to the 'create_clock' command at once.
[04/09 22:08:24     71s] <CMD> set_clock_uncertainty -setup 0.025 rclk
[04/09 22:08:24     71s] <CMD> set_clock_uncertainty -hold 0.025 rclk
[04/09 22:08:24     71s] <CMD> set_clock_latency 0.23 rclk
[04/09 22:08:24     71s] <CMD> set_clock_transition 0.25 rclk
[04/09 22:08:24     71s] <CMD> create_clock -name "wclk2x" -period $wclk2x_period wclk2x
[04/09 22:08:24     71s] **WARN: (TCLCMD-1594):	A clock with name wclk2x was already defined in the design. Previously defined clock definition of wclk2x will be overwritten.
[04/09 22:08:24     71s] **WARN: (TCLCMD-958):	Previously defined source objects for clock 'wclk2x' have been overwritten. To avoid overwrite, ensure that all source objects are passed to the 'create_clock' command at once.
[04/09 22:08:24     71s] **WARN: (TCLCMD-1594):	A clock with name wclk2x was already defined in the design. Previously defined clock definition of wclk2x will be overwritten.
[04/09 22:08:24     71s] **WARN: (TCLCMD-958):	Previously defined source objects for clock 'wclk2x' have been overwritten. To avoid overwrite, ensure that all source objects are passed to the 'create_clock' command at once.
[04/09 22:08:24     71s] <CMD> set_clock_uncertainty -setup 0.025 wclk2x
[04/09 22:08:24     71s] <CMD> set_clock_uncertainty -hold 0.025 wclk2x
[04/09 22:08:24     71s] <CMD> set_clock_latency 0.23 wclk2x
[04/09 22:08:24     71s] <CMD> set_clock_transition 0.25 wclk2x
[04/09 22:08:24     71s] <CMD> set_false_path -from [get_clocks wclk ] -to [get_clocks rclk]
[04/09 22:08:24     71s] <CMD> set_false_path -from [get_clocks rclk ] -to [ get_clocks wclk]
[04/09 22:08:24     71s] <CMD> group_path -name INPUTS -from [ get_ports -filter "direction==in&&full_name!~*clk*" ]
[04/09 22:08:24     71s] <CMD> group_path -name OUTPUTS -to [ get_ports -filter "direction==out" ]
[04/09 22:08:24     71s] <CMD> set_input_delay 0.1 wdata_in* -clock wclk
[04/09 22:08:24     71s] <CMD> set_input_delay -clock wclk 0.0 [get_ports winc]
[04/09 22:08:24     71s] <CMD> set_input_delay -clock rclk 0.0 [get_ports rinc]
[04/09 22:08:24     71s] <CMD> set_input_delay -clock rclk 0.0 [get_ports rrst_n]
[04/09 22:08:24     71s] <CMD> set_input_delay 0.0 rrst_n -clock wclk -add_delay
[04/09 22:08:24     71s] <CMD> set_input_delay 0.0 rrst_n -clock wclk2x -add_delay
[04/09 22:08:24     71s] <CMD> set_output_delay -0.5 rdata* -clock rclk
[04/09 22:08:24     71s] <CMD> set_output_delay -clock rclk 0.28 [get_ports rdata*]
[04/09 22:08:24     71s] <CMD> set_output_delay -clock rclk 0.28 [get_ports rempty]
[04/09 22:08:24     71s] <CMD> set_output_delay -clock wclk 0.28 [get_ports wfull]
[04/09 22:08:24     71s] <CMD> setDontUse *DELLN* true
[04/09 22:08:24     71s] 
[04/09 22:08:24     71s] TimeStamp Deleting Cell Server Begin ...
[04/09 22:08:24     71s] 
[04/09 22:08:24     71s] TimeStamp Deleting Cell Server End ...
[04/09 22:08:24     71s] <CMD> createBasicPathGroups -expanded
[04/09 22:08:24     71s] Created reg2reg path group
[04/09 22:08:24     71s] Effort level <high> specified for reg2reg path_group
[04/09 22:08:24     71s] <CMD> saveDesign fifo1_sram_floorplan.innovus
[04/09 22:08:24     71s] #% Begin save design ... (date=04/09 22:08:24, mem=1209.9M)
[04/09 22:08:24     71s] % Begin Save ccopt configuration ... (date=04/09 22:08:24, mem=1209.9M)
[04/09 22:08:24     71s] % End Save ccopt configuration ... (date=04/09 22:08:24, total cpu=0:00:00.1, real=0:00:00.0, peak res=1210.9M, current mem=1210.9M)
[04/09 22:08:24     71s] % Begin Save netlist data ... (date=04/09 22:08:24, mem=1210.9M)
[04/09 22:08:24     71s] Writing Binary DB to fifo1_sram_floorplan.innovus.dat.tmp/fifo1_sram.v.bin in single-threaded mode...
[04/09 22:08:24     71s] % End Save netlist data ... (date=04/09 22:08:24, total cpu=0:00:00.1, real=0:00:00.0, peak res=1211.0M, current mem=1211.0M)
[04/09 22:08:24     71s] Saving symbol-table file ...
[04/09 22:08:25     71s] Saving congestion map file fifo1_sram_floorplan.innovus.dat.tmp/fifo1_sram.route.congmap.gz ...
[04/09 22:08:26     72s] % Begin Save AAE data ... (date=04/09 22:08:26, mem=1211.7M)
[04/09 22:08:26     72s] Saving AAE Data ...
[04/09 22:08:26     72s] % End Save AAE data ... (date=04/09 22:08:26, total cpu=0:00:00.1, real=0:00:00.0, peak res=1211.7M, current mem=1211.7M)
[04/09 22:08:26     72s] Saving preference file fifo1_sram_floorplan.innovus.dat.tmp/gui.pref.tcl ...
[04/09 22:08:26     72s] Saving mode setting ...
[04/09 22:08:26     72s] Saving global file ...
[04/09 22:08:27     72s] % Begin Save floorplan data ... (date=04/09 22:08:26, mem=1213.3M)
[04/09 22:08:27     72s] Saving floorplan file ...
[04/09 22:08:27     72s] % End Save floorplan data ... (date=04/09 22:08:27, total cpu=0:00:00.1, real=0:00:00.0, peak res=1214.0M, current mem=1214.0M)
[04/09 22:08:28     72s] Saving Drc markers ...
[04/09 22:08:28     72s] ... No Drc file written since there is no markers found.
[04/09 22:08:28     72s] % Begin Save placement data ... (date=04/09 22:08:28, mem=1214.3M)
[04/09 22:08:28     72s] ** Saving stdCellPlacement_binary (version# 2) ...
[04/09 22:08:28     72s] Save Adaptive View Pruning View Names to Binary file
[04/09 22:08:28     72s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1487.7M) ***
[04/09 22:08:28     72s] % End Save placement data ... (date=04/09 22:08:28, total cpu=0:00:00.0, real=0:00:00.0, peak res=1214.3M, current mem=1214.3M)
[04/09 22:08:28     72s] % Begin Save routing data ... (date=04/09 22:08:28, mem=1214.3M)
[04/09 22:08:28     72s] Saving route file ...
[04/09 22:08:28     72s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1484.7M) ***
[04/09 22:08:28     72s] % End Save routing data ... (date=04/09 22:08:28, total cpu=0:00:00.1, real=0:00:00.0, peak res=1214.5M, current mem=1214.5M)
[04/09 22:08:28     72s] Saving property file fifo1_sram_floorplan.innovus.dat.tmp/fifo1_sram.prop
[04/09 22:08:28     72s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1487.7M) ***
[04/09 22:08:29     72s] % Begin Save power constraints data ... (date=04/09 22:08:28, mem=1215.1M)
[04/09 22:08:29     72s] % End Save power constraints data ... (date=04/09 22:08:29, total cpu=0:00:00.1, real=0:00:00.0, peak res=1215.2M, current mem=1215.2M)
[04/09 22:08:30     73s] Generated self-contained design fifo1_sram_floorplan.innovus.dat.tmp
[04/09 22:08:30     73s] #% End save design ... (date=04/09 22:08:30, total cpu=0:00:01.7, real=0:00:06.0, peak res=1218.0M, current mem=1218.0M)
[04/09 22:08:30     73s] *** Message Summary: 0 warning(s), 0 error(s)
[04/09 22:08:30     73s] 
[04/09 22:08:30     73s] <CMD> setOptMode -usefulSkew false
[04/09 22:08:30     73s] <CMD> setOptMode -usefulSkewCCOpt none
[04/09 22:08:30     73s] <CMD> setOptMode -usefulSkewPostRoute false
[04/09 22:08:30     73s] <CMD> setOptMode -usefulSkewPreCTS false
[04/09 22:08:30     73s] <CMD> place_opt_design
[04/09 22:08:30     73s] **INFO: User settings:
[04/09 22:08:30     73s] setDelayCalMode -engine          aae
[04/09 22:08:30     73s] setOptMode -usefulSkew           false
[04/09 22:08:30     73s] setOptMode -usefulSkewCCOpt      none
[04/09 22:08:30     73s] setOptMode -usefulSkewPostRoute  false
[04/09 22:08:30     73s] setOptMode -usefulSkewPreCTS     false
[04/09 22:08:30     73s] setAnalysisMode -analysisType    bcwc
[04/09 22:08:30     73s] 
[04/09 22:08:30     73s] *** place_opt_design #1 [begin] : totSession cpu/real = 0:01:13.3/0:02:08.1 (0.6), mem = 1519.0M
[04/09 22:08:30     73s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[04/09 22:08:30     73s] *** Starting GigaPlace ***
[04/09 22:08:30     73s] #optDebug: fT-E <X 2 3 1 0>
[04/09 22:08:30     73s] OPERPROF: Starting DPlace-Init at level 1, MEM:1519.0M, EPOCH TIME: 1712725710.372125
[04/09 22:08:30     73s] # Init pin-track-align, new floorplan.
[04/09 22:08:30     73s] Processing tracks to init pin-track alignment.
[04/09 22:08:30     73s] z: 2, totalTracks: 1
[04/09 22:08:30     73s] z: 4, totalTracks: 1
[04/09 22:08:30     73s] z: 6, totalTracks: 1
[04/09 22:08:30     73s] z: 8, totalTracks: 1
[04/09 22:08:31     74s] #spOpts: N=32 hrOri=1 hrSnap=1 rpCkHalo=4 
[04/09 22:08:31     74s] All LLGs are deleted
[04/09 22:08:31     74s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:08:31     74s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:08:31     74s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1536.0M, EPOCH TIME: 1712725711.247700
[04/09 22:08:31     74s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.002, MEM:1536.0M, EPOCH TIME: 1712725711.249398
[04/09 22:08:31     74s] # Building fifo1_sram llgBox search-tree.
[04/09 22:08:31     74s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1536.0M, EPOCH TIME: 1712725711.251212
[04/09 22:08:31     74s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:08:31     74s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:08:31     74s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1536.0M, EPOCH TIME: 1712725711.251876
[04/09 22:08:31     74s] Max number of tech site patterns supported in site array is 256.
[04/09 22:08:31     74s] **WARN: (IMPSP-362):	Site 'unit' has one std.Cell height, so ignoring its X-symmetry.
[04/09 22:08:31     74s] Type 'man IMPSP-362' for more detail.
[04/09 22:08:31     74s] Core basic site is unit
[04/09 22:08:31     74s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1537.0M, EPOCH TIME: 1712725711.298919
[04/09 22:08:31     74s] After signature check, allow fast init is false, keep pre-filter is false.
[04/09 22:08:31     74s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[04/09 22:08:31     74s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.007, MEM:1537.0M, EPOCH TIME: 1712725711.305566
[04/09 22:08:31     74s] Use non-trimmed site array because memory saving is not enough.
[04/09 22:08:31     74s] SiteArray: non-trimmed site array dimensions = 536 x 5921
[04/09 22:08:31     74s] SiteArray: use 16,465,920 bytes
[04/09 22:08:31     74s] SiteArray: current memory after site array memory allocation 1552.7M
[04/09 22:08:31     74s] SiteArray: FP blocked sites are writable
[04/09 22:08:31     74s] Estimated cell power/ground rail width = 0.209 um
[04/09 22:08:31     74s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/09 22:08:31     74s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1553.7M, EPOCH TIME: 1712725711.356967
[04/09 22:08:31     74s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.060, REAL:0.060, MEM:1553.7M, EPOCH TIME: 1712725711.416926
[04/09 22:08:31     74s] SiteArray: number of non floorplan blocked sites for llg default is 2419972
[04/09 22:08:31     74s] Atter site array init, number of instance map data is 0.
[04/09 22:08:31     74s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.210, REAL:0.196, MEM:1553.7M, EPOCH TIME: 1712725711.448150
[04/09 22:08:31     74s] 
[04/09 22:08:31     74s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 22:08:31     74s] OPERPROF:     Starting CMU at level 3, MEM:1553.7M, EPOCH TIME: 1712725711.464064
[04/09 22:08:31     74s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1553.7M, EPOCH TIME: 1712725711.465781
[04/09 22:08:31     74s] 
[04/09 22:08:31     74s] Bad Lib Cell Checking (CMU) is done! (0)
[04/09 22:08:31     74s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.230, REAL:0.221, MEM:1553.7M, EPOCH TIME: 1712725711.472596
[04/09 22:08:31     74s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1553.7M, EPOCH TIME: 1712725711.472863
[04/09 22:08:31     74s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1553.7M, EPOCH TIME: 1712725711.473104
[04/09 22:08:31     74s] [CPU] DPlace-Init (cpu=0:00:01.1, real=0:00:01.0, mem=1553.7MB).
[04/09 22:08:31     74s] OPERPROF: Finished DPlace-Init at level 1, CPU:1.140, REAL:1.135, MEM:1553.7M, EPOCH TIME: 1712725711.507024
[04/09 22:08:31     74s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1553.7M, EPOCH TIME: 1712725711.507176
[04/09 22:08:31     74s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2173).
[04/09 22:08:31     74s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:08:31     74s] All LLGs are deleted
[04/09 22:08:31     74s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:08:31     74s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:08:31     74s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1553.7M, EPOCH TIME: 1712725711.519237
[04/09 22:08:31     74s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1553.7M, EPOCH TIME: 1712725711.520681
[04/09 22:08:31     74s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.020, REAL:0.019, MEM:1553.7M, EPOCH TIME: 1712725711.525783
[04/09 22:08:31     74s] *** GlobalPlace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:14.5/0:02:09.3 (0.6), mem = 1553.7M
[04/09 22:08:31     74s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[04/09 22:08:31     74s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 96, percentage of missing scan cell = 0.00% (0 / 96)
[04/09 22:08:31     74s] no activity file in design. spp won't run.
[04/09 22:08:31     74s] #Start colorize_geometry on Tue Apr  9 22:08:31 2024
[04/09 22:08:31     74s] #
[04/09 22:08:31     74s] ### Time Record (colorize_geometry) is installed.
[04/09 22:08:31     74s] ### Time Record (Pre Callback) is installed.
[04/09 22:08:31     74s] ### Time Record (Pre Callback) is uninstalled.
[04/09 22:08:31     74s] ### Time Record (DB Import) is installed.
[04/09 22:08:31     74s] #create default rule from bind_ndr_rule rule=0x7f313f662b60 0x7f310b79c018
[04/09 22:08:35     78s] ### import design signature (1): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=153833075 placement=325772909 pin_access=1 inst_pattern=1
[04/09 22:08:35     78s] ### Time Record (DB Import) is uninstalled.
[04/09 22:08:35     78s] ### Time Record (DB Export) is installed.
[04/09 22:08:35     78s] Extracting standard cell pins and blockage ...... 
[04/09 22:08:36     78s] Pin and blockage extraction finished
[04/09 22:08:36     78s] ### export design design signature (2): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=153833075 placement=325772909 pin_access=1 inst_pattern=1
[04/09 22:08:36     78s] ### Time Record (DB Export) is uninstalled.
[04/09 22:08:36     78s] ### Time Record (Post Callback) is installed.
[04/09 22:08:36     78s] ### Time Record (Post Callback) is uninstalled.
[04/09 22:08:36     78s] #
[04/09 22:08:36     78s] #colorize_geometry statistics:
[04/09 22:08:36     78s] #Cpu time = 00:00:04
[04/09 22:08:36     78s] #Elapsed time = 00:00:04
[04/09 22:08:36     78s] #Increased memory = 117.74 (MB)
[04/09 22:08:36     78s] #Total memory = 1373.23 (MB)
[04/09 22:08:36     78s] #Peak memory = 1374.14 (MB)
[04/09 22:08:36     78s] #Number of warnings = 0
[04/09 22:08:36     78s] #Total number of warnings = 0
[04/09 22:08:36     78s] #Number of fails = 0
[04/09 22:08:36     78s] #Total number of fails = 0
[04/09 22:08:36     78s] #Complete colorize_geometry on Tue Apr  9 22:08:36 2024
[04/09 22:08:36     78s] #
[04/09 22:08:36     78s] ### Time Record (colorize_geometry) is uninstalled.
[04/09 22:08:36     78s] ### 
[04/09 22:08:36     78s] ###   Scalability Statistics
[04/09 22:08:36     78s] ### 
[04/09 22:08:36     78s] ### ------------------------+----------------+----------------+----------------+
[04/09 22:08:36     78s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[04/09 22:08:36     78s] ### ------------------------+----------------+----------------+----------------+
[04/09 22:08:36     78s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[04/09 22:08:36     78s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[04/09 22:08:36     78s] ###   DB Import             |        00:00:04|        00:00:04|             1.0|
[04/09 22:08:36     78s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[04/09 22:08:36     79s] ###   Entire Command        |        00:00:04|        00:00:04|             1.0|
[04/09 22:08:36     79s] ### ------------------------+----------------+----------------+----------------+
[04/09 22:08:36     79s] ### 
[04/09 22:08:36     79s] {MMLU 0 0 464}
[04/09 22:08:36     79s] ### Creating LA Mngr. totSessionCpu=0:01:19 mem=1664.9M
[04/09 22:08:36     79s] ### Creating LA Mngr, finished. totSessionCpu=0:01:19 mem=1664.9M
[04/09 22:08:36     79s] *** Start deleteBufferTree ***
[04/09 22:08:36     79s] Info: Detect buffers to remove automatically.
[04/09 22:08:36     79s] Analyzing netlist ...
[04/09 22:08:36     79s] Updating netlist
[04/09 22:08:36     79s] 
[04/09 22:08:36     79s] *summary: 1 instances (buffers/inverters) removed
[04/09 22:08:36     79s] *** Finish deleteBufferTree (0:00:00.2) ***
[04/09 22:08:36     79s] Info: 1 threads available for lower-level modules during optimization.
[04/09 22:08:36     79s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1695.3M, EPOCH TIME: 1712725716.367460
[04/09 22:08:36     79s] Deleted 0 physical inst  (cell - / prefix -).
[04/09 22:08:36     79s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.001, MEM:1695.3M, EPOCH TIME: 1712725716.368185
[04/09 22:08:36     79s] INFO: #ExclusiveGroups=0
[04/09 22:08:36     79s] INFO: There are no Exclusive Groups.
[04/09 22:08:36     79s] No user-set net weight.
[04/09 22:08:36     79s] Net fanout histogram:
[04/09 22:08:36     79s] 2		: 160 (60.4%) nets
[04/09 22:08:36     79s] 3		: 43 (16.2%) nets
[04/09 22:08:36     79s] 4     -	14	: 58 (21.9%) nets
[04/09 22:08:36     79s] 15    -	39	: 0 (0.0%) nets
[04/09 22:08:36     79s] 40    -	79	: 4 (1.5%) nets
[04/09 22:08:36     79s] 80    -	159	: 0 (0.0%) nets
[04/09 22:08:36     79s] 160   -	319	: 0 (0.0%) nets
[04/09 22:08:36     79s] 320   -	639	: 0 (0.0%) nets
[04/09 22:08:36     79s] 640   -	1279	: 0 (0.0%) nets
[04/09 22:08:36     79s] 1280  -	2559	: 0 (0.0%) nets
[04/09 22:08:36     79s] 2560  -	5119	: 0 (0.0%) nets
[04/09 22:08:36     79s] 5120+		: 0 (0.0%) nets
[04/09 22:08:36     79s] no activity file in design. spp won't run.
[04/09 22:08:36     79s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[04/09 22:08:36     79s] Scan chains were not defined.
[04/09 22:08:36     79s] Processing tracks to init pin-track alignment.
[04/09 22:08:36     79s] z: 2, totalTracks: 1
[04/09 22:08:36     79s] z: 4, totalTracks: 1
[04/09 22:08:36     79s] z: 6, totalTracks: 1
[04/09 22:08:36     79s] z: 8, totalTracks: 1
[04/09 22:08:36     79s] #spOpts: N=32 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[04/09 22:08:36     79s] All LLGs are deleted
[04/09 22:08:36     79s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:08:36     79s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:08:36     79s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1695.3M, EPOCH TIME: 1712725716.383202
[04/09 22:08:36     79s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1695.3M, EPOCH TIME: 1712725716.384322
[04/09 22:08:36     79s] #std cell=211 (0 fixed + 211 movable) #buf cell=0 #inv cell=11 #block=8 (0 floating + 8 preplaced)
[04/09 22:08:36     79s] #ioInst=25 #net=265 #term=1086 #term/net=4.10, #fixedIo=25, #floatIo=0, #fixedPin=15, #floatPin=0
[04/09 22:08:36     79s] stdCell: 211 single + 0 double + 0 multi
[04/09 22:08:36     79s] Total standard cell length = 0.6015 (mm), area = 0.0010 (mm^2)
[04/09 22:08:36     79s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1695.3M, EPOCH TIME: 1712725716.386949
[04/09 22:08:36     79s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:08:36     79s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:08:36     79s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1695.3M, EPOCH TIME: 1712725716.387566
[04/09 22:08:36     79s] Max number of tech site patterns supported in site array is 256.
[04/09 22:08:36     79s] Core basic site is unit
[04/09 22:08:36     79s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1695.3M, EPOCH TIME: 1712725716.437803
[04/09 22:08:36     79s] After signature check, allow fast init is true, keep pre-filter is true.
[04/09 22:08:36     79s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[04/09 22:08:36     79s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.009, MEM:1695.3M, EPOCH TIME: 1712725716.446480
[04/09 22:08:36     79s] SiteArray: non-trimmed site array dimensions = 536 x 5921
[04/09 22:08:36     79s] SiteArray: use 16,465,920 bytes
[04/09 22:08:36     79s] SiteArray: current memory after site array memory allocation 1695.3M
[04/09 22:08:36     79s] SiteArray: FP blocked sites are writable
[04/09 22:08:36     79s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/09 22:08:36     79s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1695.3M, EPOCH TIME: 1712725716.499325
[04/09 22:08:36     79s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.070, REAL:0.071, MEM:1695.3M, EPOCH TIME: 1712725716.570559
[04/09 22:08:36     79s] SiteArray: number of non floorplan blocked sites for llg default is 2419972
[04/09 22:08:36     79s] Atter site array init, number of instance map data is 0.
[04/09 22:08:36     79s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.200, REAL:0.209, MEM:1695.3M, EPOCH TIME: 1712725716.596703
[04/09 22:08:36     79s] 
[04/09 22:08:36     79s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 22:08:36     79s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.230, REAL:0.234, MEM:1695.3M, EPOCH TIME: 1712725716.620750
[04/09 22:08:36     79s] 
[04/09 22:08:36     79s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 22:08:36     79s] Average module density = 0.002.
[04/09 22:08:36     79s] Density for the design = 0.002.
[04/09 22:08:36     79s]        = stdcell_area 3957 sites (1006 um^2) / alloc_area 1809930 sites (459983 um^2).
[04/09 22:08:36     79s] Pin Density = 0.0003422.
[04/09 22:08:36     79s]             = total # of pins 1086 / total area 3173656.
[04/09 22:08:36     79s] OPERPROF: Starting spSetupSpareRegionBox at level 1, MEM:1695.3M, EPOCH TIME: 1712725716.666993
[04/09 22:08:36     79s] OPERPROF: Finished spSetupSpareRegionBox at level 1, CPU:0.020, REAL:0.016, MEM:1695.3M, EPOCH TIME: 1712725716.683282
[04/09 22:08:36     79s] OPERPROF: Starting pre-place ADS at level 1, MEM:1695.3M, EPOCH TIME: 1712725716.688962
[04/09 22:08:36     79s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1695.3M, EPOCH TIME: 1712725716.765791
[04/09 22:08:36     79s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1695.3M, EPOCH TIME: 1712725716.766159
[04/09 22:08:36     79s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.001, MEM:1695.3M, EPOCH TIME: 1712725716.766992
[04/09 22:08:36     79s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1695.3M, EPOCH TIME: 1712725716.767147
[04/09 22:08:36     79s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1695.3M, EPOCH TIME: 1712725716.767328
[04/09 22:08:36     79s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.020, REAL:0.016, MEM:1695.3M, EPOCH TIME: 1712725716.783397
[04/09 22:08:36     79s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1695.3M, EPOCH TIME: 1712725716.783629
[04/09 22:08:36     79s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.006, MEM:1695.3M, EPOCH TIME: 1712725716.789833
[04/09 22:08:36     79s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.020, REAL:0.023, MEM:1695.3M, EPOCH TIME: 1712725716.790117
[04/09 22:08:36     79s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.030, REAL:0.027, MEM:1695.3M, EPOCH TIME: 1712725716.793033
[04/09 22:08:36     79s] ADSU 0.002 -> 0.002. site 1809930.000 -> 1800986.700. GS 13.376
[04/09 22:08:36     79s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.160, REAL:0.159, MEM:1695.3M, EPOCH TIME: 1712725716.847652
[04/09 22:08:36     79s] OPERPROF: Starting spMPad at level 1, MEM:1670.3M, EPOCH TIME: 1712725716.854612
[04/09 22:08:36     79s] OPERPROF:   Starting spContextMPad at level 2, MEM:1670.3M, EPOCH TIME: 1712725716.854957
[04/09 22:08:36     79s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1670.3M, EPOCH TIME: 1712725716.855110
[04/09 22:08:36     79s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.001, MEM:1670.3M, EPOCH TIME: 1712725716.855276
[04/09 22:08:36     79s] Initial padding reaches pin density 0.385 for top
[04/09 22:08:36     79s] InitPadU 0.002 -> 0.002 for top
[04/09 22:08:36     79s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1671.8M, EPOCH TIME: 1712725716.994411
[04/09 22:08:37     79s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.090, REAL:0.086, MEM:1675.8M, EPOCH TIME: 1712725717.079975
[04/09 22:08:37     79s] === lastAutoLevel = 10 
[04/09 22:08:37     79s] OPERPROF: Starting spInitNetWt at level 1, MEM:1675.8M, EPOCH TIME: 1712725717.089940
[04/09 22:08:37     79s] no activity file in design. spp won't run.
[04/09 22:08:37     79s] [spp] 0
[04/09 22:08:37     79s] [adp] 0:1:1:3
[04/09 22:08:37     79s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.000, REAL:0.001, MEM:1675.8M, EPOCH TIME: 1712725717.090492
[04/09 22:08:37     79s] Clock gating cells determined by native netlist tracing.
[04/09 22:08:37     79s] no activity file in design. spp won't run.
[04/09 22:08:37     79s] no activity file in design. spp won't run.
[04/09 22:08:37     79s] OPERPROF: Starting npMain at level 1, MEM:1675.8M, EPOCH TIME: 1712725717.091309
[04/09 22:08:38     79s] OPERPROF:   Starting npPlace at level 2, MEM:1676.8M, EPOCH TIME: 1712725718.104334
[04/09 22:08:38     80s] Iteration  1: Total net bbox = 3.382e+04 (1.24e+04 2.14e+04)
[04/09 22:08:38     80s]               Est.  stn bbox = 4.184e+04 (1.56e+04 2.63e+04)
[04/09 22:08:38     80s]               cpu = 0:00:00.3 real = 0:00:00.0 mem = 1696.8M
[04/09 22:08:38     80s] Iteration  2: Total net bbox = 3.382e+04 (1.24e+04 2.14e+04)
[04/09 22:08:38     80s]               Est.  stn bbox = 4.184e+04 (1.56e+04 2.63e+04)
[04/09 22:08:38     80s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1696.8M
[04/09 22:08:38     80s] OPERPROF:     Starting InitSKP at level 3, MEM:1697.8M, EPOCH TIME: 1712725718.414840
[04/09 22:08:38     80s] 
[04/09 22:08:38     80s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/09 22:08:38     80s] TLC MultiMap info (StdDelay):
[04/09 22:08:38     80s]   : min_corner + libs_min + 1 + no RcCorner := 6.7ps
[04/09 22:08:38     80s]   : min_corner + libs_min + 1 + cmin := 6.8ps
[04/09 22:08:38     80s]   : max_corner + libs_max + 1 + no RcCorner := 13ps
[04/09 22:08:38     80s]   : max_corner + libs_max + 1 + cmax := 13.3ps
[04/09 22:08:38     80s]  Setting StdDelay to: 13.3ps
[04/09 22:08:38     80s] 
[04/09 22:08:38     80s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/09 22:08:38     80s] 
[04/09 22:08:38     80s] TimeStamp Deleting Cell Server Begin ...
[04/09 22:08:38     80s] 
[04/09 22:08:38     80s] TimeStamp Deleting Cell Server End ...
[04/09 22:08:38     80s] 
[04/09 22:08:38     80s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/09 22:08:38     80s] TLC MultiMap info (StdDelay):
[04/09 22:08:38     80s]   : min_corner + libs_min + 1 + no RcCorner := 6.7ps
[04/09 22:08:38     80s]   : min_corner + libs_min + 1 + cmin := 6.8ps
[04/09 22:08:38     80s]   : max_corner + libs_max + 1 + no RcCorner := 13ps
[04/09 22:08:38     80s]   : max_corner + libs_max + 1 + cmax := 13.3ps
[04/09 22:08:38     80s]  Setting StdDelay to: 13.3ps
[04/09 22:08:38     80s] 
[04/09 22:08:38     80s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/09 22:08:39     81s] 
[04/09 22:08:39     81s] TimeStamp Deleting Cell Server Begin ...
[04/09 22:08:39     81s] 
[04/09 22:08:39     81s] TimeStamp Deleting Cell Server End ...
[04/09 22:08:39     81s] 
[04/09 22:08:39     81s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/09 22:08:39     81s] TLC MultiMap info (StdDelay):
[04/09 22:08:39     81s]   : min_corner + libs_min + 1 + no RcCorner := 6.7ps
[04/09 22:08:39     81s]   : min_corner + libs_min + 1 + cmin := 6.8ps
[04/09 22:08:39     81s]   : max_corner + libs_max + 1 + no RcCorner := 13ps
[04/09 22:08:39     81s]   : max_corner + libs_max + 1 + cmax := 13.3ps
[04/09 22:08:39     81s]  Setting StdDelay to: 13.3ps
[04/09 22:08:39     81s] 
[04/09 22:08:39     81s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/09 22:08:40     82s] *** Finished SKP initialization (cpu=0:00:02.3, real=0:00:02.0)***
[04/09 22:08:40     82s] OPERPROF:     Finished InitSKP at level 3, CPU:2.280, REAL:2.271, MEM:1763.5M, EPOCH TIME: 1712725720.685574
[04/09 22:08:40     82s] exp_mt_sequential is set from setPlaceMode option to 1
[04/09 22:08:40     82s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[04/09 22:08:40     82s] place_exp_mt_interval set to default 32
[04/09 22:08:40     82s] place_exp_mt_interval_bias (first half) set to default 0.750000
[04/09 22:08:40     82s] Iteration  3: Total net bbox = 2.366e+04 (1.02e+04 1.34e+04)
[04/09 22:08:40     82s]               Est.  stn bbox = 3.234e+04 (1.37e+04 1.87e+04)
[04/09 22:08:40     82s]               cpu = 0:00:02.4 real = 0:00:02.0 mem = 1744.9M
[04/09 22:08:40     82s] Iteration  4: Total net bbox = 2.322e+04 (1.01e+04 1.32e+04)
[04/09 22:08:40     82s]               Est.  stn bbox = 3.188e+04 (1.35e+04 1.84e+04)
[04/09 22:08:40     82s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1744.9M
[04/09 22:08:40     82s] Iteration  5: Total net bbox = 2.322e+04 (1.01e+04 1.32e+04)
[04/09 22:08:40     82s]               Est.  stn bbox = 3.188e+04 (1.35e+04 1.84e+04)
[04/09 22:08:40     82s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1744.9M
[04/09 22:08:40     82s] OPERPROF:   Finished npPlace at level 2, CPU:2.740, REAL:2.751, MEM:1744.9M, EPOCH TIME: 1712725720.855382
[04/09 22:08:40     82s] OPERPROF: Finished npMain at level 1, CPU:2.760, REAL:3.766, MEM:1744.9M, EPOCH TIME: 1712725720.857288
[04/09 22:08:40     82s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1744.9M, EPOCH TIME: 1712725720.909833
[04/09 22:08:40     82s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/09 22:08:40     82s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.001, MEM:1744.9M, EPOCH TIME: 1712725720.910955
[04/09 22:08:40     82s] OPERPROF: Starting npMain at level 1, MEM:1744.9M, EPOCH TIME: 1712725720.911262
[04/09 22:08:40     82s] OPERPROF:   Starting npPlace at level 2, MEM:1744.9M, EPOCH TIME: 1712725720.915959
[04/09 22:08:41     83s] Iteration  6: Total net bbox = 2.275e+04 (9.84e+03 1.29e+04)
[04/09 22:08:41     83s]               Est.  stn bbox = 3.135e+04 (1.33e+04 1.81e+04)
[04/09 22:08:41     83s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1744.9M
[04/09 22:08:41     83s] OPERPROF:   Finished npPlace at level 2, CPU:0.340, REAL:0.342, MEM:1744.9M, EPOCH TIME: 1712725721.257725
[04/09 22:08:41     83s] OPERPROF: Finished npMain at level 1, CPU:0.350, REAL:0.349, MEM:1744.9M, EPOCH TIME: 1712725721.260470
[04/09 22:08:41     83s] Iteration  7: Total net bbox = 3.133e+04 (1.25e+04 1.88e+04)
[04/09 22:08:41     83s]               Est.  stn bbox = 4.223e+04 (1.66e+04 2.56e+04)
[04/09 22:08:41     83s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1744.9M
[04/09 22:08:41     83s] Iteration  8: Total net bbox = 3.133e+04 (1.25e+04 1.88e+04)
[04/09 22:08:41     83s]               Est.  stn bbox = 4.223e+04 (1.66e+04 2.56e+04)
[04/09 22:08:41     83s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1744.9M
[04/09 22:08:41     83s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1744.9M, EPOCH TIME: 1712725721.301796
[04/09 22:08:41     83s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/09 22:08:41     83s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.001, MEM:1744.9M, EPOCH TIME: 1712725721.302433
[04/09 22:08:41     83s] OPERPROF: Starting npMain at level 1, MEM:1744.9M, EPOCH TIME: 1712725721.302686
[04/09 22:08:41     83s] OPERPROF:   Starting npPlace at level 2, MEM:1744.9M, EPOCH TIME: 1712725721.306480
[04/09 22:08:41     83s] OPERPROF:   Finished npPlace at level 2, CPU:0.330, REAL:0.326, MEM:1744.9M, EPOCH TIME: 1712725721.632928
[04/09 22:08:41     83s] OPERPROF: Finished npMain at level 1, CPU:0.340, REAL:0.333, MEM:1744.9M, EPOCH TIME: 1712725721.635820
[04/09 22:08:41     83s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1744.9M, EPOCH TIME: 1712725721.636275
[04/09 22:08:41     83s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/09 22:08:41     83s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:1744.9M, EPOCH TIME: 1712725721.636596
[04/09 22:08:41     83s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1744.9M, EPOCH TIME: 1712725721.636752
[04/09 22:08:41     83s] Starting Early Global Route rough congestion estimation: mem = 1744.9M
[04/09 22:08:41     83s] (I)      ======================= Layers ========================
[04/09 22:08:41     83s] (I)      +-----+-----+--------------+---------+--------+-------+
[04/09 22:08:41     83s] (I)      | DB# |  ID |         Name |    Type | #Masks | Extra |
[04/09 22:08:41     83s] (I)      +-----+-----+--------------+---------+--------+-------+
[04/09 22:08:41     83s] (I)      |  33 |   0 |           CO |     cut |      1 |       |
[04/09 22:08:41     83s] (I)      |   1 |   1 |           M1 |    wire |      1 |       |
[04/09 22:08:41     83s] (I)      |  34 |   1 |         VIA1 |     cut |      1 |       |
[04/09 22:08:41     83s] (I)      |   2 |   2 |           M2 |    wire |      1 |       |
[04/09 22:08:41     83s] (I)      |  35 |   2 |         VIA2 |     cut |      1 |       |
[04/09 22:08:41     83s] (I)      |   3 |   3 |           M3 |    wire |      1 |       |
[04/09 22:08:41     83s] (I)      |  36 |   3 |         VIA3 |     cut |      1 |       |
[04/09 22:08:41     83s] (I)      |   4 |   4 |           M4 |    wire |      1 |       |
[04/09 22:08:41     83s] (I)      |  37 |   4 |         VIA4 |     cut |      1 |       |
[04/09 22:08:41     83s] (I)      |   5 |   5 |           M5 |    wire |      1 |       |
[04/09 22:08:41     83s] (I)      |  38 |   5 |         VIA5 |     cut |      1 |       |
[04/09 22:08:41     83s] (I)      |   6 |   6 |           M6 |    wire |      1 |       |
[04/09 22:08:41     83s] (I)      |  39 |   6 |         VIA6 |     cut |      1 |       |
[04/09 22:08:41     83s] (I)      |   7 |   7 |           M7 |    wire |      1 |       |
[04/09 22:08:41     83s] (I)      |  40 |   7 |         VIA7 |     cut |      1 |       |
[04/09 22:08:41     83s] (I)      |   8 |   8 |           M8 |    wire |      1 |       |
[04/09 22:08:41     83s] (I)      |  41 |   8 |         VIA8 |     cut |      1 |       |
[04/09 22:08:41     83s] (I)      |   9 |   9 |           M9 |    wire |      1 |       |
[04/09 22:08:41     83s] (I)      |  42 |   9 |       VIARDL |     cut |      1 |       |
[04/09 22:08:41     83s] (I)      |  10 |  10 |         MRDL |    wire |      1 |       |
[04/09 22:08:41     83s] (I)      +-----+-----+--------------+---------+--------+-------+
[04/09 22:08:41     83s] (I)      |  64 |  64 |        NWELL |   other |        |    MS |
[04/09 22:08:41     83s] (I)      |  65 |  65 |          DNW |   other |        |    MS |
[04/09 22:08:41     83s] (I)      |  66 |  66 |         DIFF |   other |        |    MS |
[04/09 22:08:41     83s] (I)      |  67 |  67 |         PIMP |   other |        |    MS |
[04/09 22:08:41     83s] (I)      |  68 |  68 |         NIMP |   other |        |    MS |
[04/09 22:08:41     83s] (I)      |  69 |  69 |      DIFF_18 |   other |        |    MS |
[04/09 22:08:41     83s] (I)      |  70 |  70 |          PAD |   other |        |    MS |
[04/09 22:08:41     83s] (I)      |  71 |  71 |       ESD_25 |   other |        |    MS |
[04/09 22:08:41     83s] (I)      |  72 |  72 |         SBLK |   other |        |    MS |
[04/09 22:08:41     83s] (I)      |  73 |  73 |       HVTIMP |   other |        |    MS |
[04/09 22:08:41     83s] (I)      |  74 |  74 |       LVTIMP |   other |        |    MS |
[04/09 22:08:41     83s] (I)      |  75 |  75 |        M1PIN |   other |        |    MS |
[04/09 22:08:41     83s] (I)      |  76 |  76 |        M2PIN |   other |        |    MS |
[04/09 22:08:41     83s] (I)      |  77 |  77 |        M3PIN |   other |        |    MS |
[04/09 22:08:41     83s] (I)      |  78 |  78 |        M4PIN |   other |        |    MS |
[04/09 22:08:41     83s] (I)      |  79 |  79 |        M5PIN |   other |        |    MS |
[04/09 22:08:41     83s] (I)      |  80 |  80 |        M6PIN |   other |        |    MS |
[04/09 22:08:41     83s] (I)      |  81 |  81 |        M7PIN |   other |        |    MS |
[04/09 22:08:41     83s] (I)      |  82 |  82 |        M8PIN |   other |        |    MS |
[04/09 22:08:41     83s] (I)      |  83 |  83 |        M9PIN |   other |        |    MS |
[04/09 22:08:41     83s] (I)      |  84 |  84 |     MRDL9PIN |   other |        |    MS |
[04/09 22:08:41     83s] (I)      |  85 |  85 |       HOTNWL |   other |        |    MS |
[04/09 22:08:41     83s] (I)      |  86 |  86 |         DIOD |   other |        |    MS |
[04/09 22:08:41     83s] (I)      |  87 |  87 |       BJTDMY |   other |        |    MS |
[04/09 22:08:41     83s] (I)      |  88 |  88 |          RNW |   other |        |    MS |
[04/09 22:08:41     83s] (I)      |  89 |  89 |        RMARK |   other |        |    MS |
[04/09 22:08:41     83s] (I)      |  90 |  90 |   prBoundary |   other |        |    MS |
[04/09 22:08:41     83s] (I)      |  91 |  91 |         LOGO |   other |        |    MS |
[04/09 22:08:41     83s] (I)      |  92 |  92 |           IP |   other |        |    MS |
[04/09 22:08:41     83s] (I)      |  93 |  93 |          RM1 |   other |        |    MS |
[04/09 22:08:41     83s] (I)      |  94 |  94 |          RM2 |   other |        |    MS |
[04/09 22:08:41     83s] (I)      |  95 |  95 |          RM3 |   other |        |    MS |
[04/09 22:08:41     83s] (I)      |  96 |  96 |          RM4 |   other |        |    MS |
[04/09 22:08:41     83s] (I)      |  97 |  97 |          RM5 |   other |        |    MS |
[04/09 22:08:41     83s] (I)      |  98 |  98 |          RM6 |   other |        |    MS |
[04/09 22:08:41     83s] (I)      |  99 |  99 |          RM7 |   other |        |    MS |
[04/09 22:08:41     83s] (I)      | 100 | 100 |          RM8 |   other |        |    MS |
[04/09 22:08:41     83s] (I)      | 101 | 101 |          RM9 |   other |        |    MS |
[04/09 22:08:41     83s] (I)      | 102 | 102 |      DM1EXCL |   other |        |    MS |
[04/09 22:08:41     83s] (I)      | 103 | 103 |      DM2EXCL |   other |        |    MS |
[04/09 22:08:41     83s] (I)      | 104 | 104 |      DM3EXCL |   other |        |    MS |
[04/09 22:08:41     83s] (I)      | 105 | 105 |      DM4EXCL |   other |        |    MS |
[04/09 22:08:41     83s] (I)      | 106 | 106 |      DM5EXCL |   other |        |    MS |
[04/09 22:08:41     83s] (I)      | 107 | 107 |      DM6EXCL |   other |        |    MS |
[04/09 22:08:41     83s] (I)      | 108 | 108 |      DM7EXCL |   other |        |    MS |
[04/09 22:08:41     83s] (I)      | 109 | 109 |      DM8EXCL |   other |        |    MS |
[04/09 22:08:41     83s] (I)      | 110 | 110 |      DM9EXCL |   other |        |    MS |
[04/09 22:08:41     83s] (I)      | 111 | 111 |      DIFF_25 |   other |        |    MS |
[04/09 22:08:41     83s] (I)      | 112 | 112 |      DIFF_FM |   other |        |    MS |
[04/09 22:08:41     83s] (I)      | 113 | 113 |        PO_FM |   other |        |    MS |
[04/09 22:08:41     83s] (I)      |   0 |   0 |           PO |   other |        |    MS |
[04/09 22:08:41     83s] (I)      | 114 | 114 | OverlapCheck | overlap |        |       |
[04/09 22:08:41     83s] (I)      +-----+-----+--------------+---------+--------+-------+
[04/09 22:08:41     83s] (I)      Started Import and model ( Curr Mem: 1744.90 MB )
[04/09 22:08:41     83s] (I)      Default pattern map key = fifo1_sram_default.
[04/09 22:08:41     83s] (I)      == Non-default Options ==
[04/09 22:08:41     83s] (I)      Print mode                                         : 2
[04/09 22:08:41     83s] (I)      Stop if highly congested                           : false
[04/09 22:08:41     83s] (I)      Maximum routing layer                              : 10
[04/09 22:08:41     83s] (I)      Assign partition pins                              : false
[04/09 22:08:41     83s] (I)      Support large GCell                                : true
[04/09 22:08:41     83s] (I)      Number of threads                                  : 1
[04/09 22:08:41     83s] (I)      Number of rows per GCell                           : 17
[04/09 22:08:41     83s] (I)      Max num rows per GCell                             : 32
[04/09 22:08:41     83s] (I)      Method to set GCell size                           : row
[04/09 22:08:41     83s] (I)      Counted 44093 PG shapes. We will not process PG shapes layer by layer.
[04/09 22:08:41     83s] (I)      Use row-based GCell size
[04/09 22:08:41     83s] (I)      Use row-based GCell align
[04/09 22:08:41     83s] (I)      layer 0 area = 10000
[04/09 22:08:41     83s] (I)      layer 1 area = 16000
[04/09 22:08:41     83s] (I)      layer 2 area = 16000
[04/09 22:08:41     83s] (I)      layer 3 area = 16000
[04/09 22:08:41     83s] (I)      layer 4 area = 16000
[04/09 22:08:41     83s] (I)      layer 5 area = 16000
[04/09 22:08:41     83s] (I)      layer 6 area = 16000
[04/09 22:08:41     83s] (I)      layer 7 area = 16000
[04/09 22:08:41     83s] (I)      layer 8 area = 55000
[04/09 22:08:41     83s] (I)      layer 9 area = 4000000
[04/09 22:08:41     83s] (I)      GCell unit size   : 1672
[04/09 22:08:41     83s] (I)      GCell multiplier  : 17
[04/09 22:08:41     83s] (I)      GCell row height  : 1672
[04/09 22:08:41     83s] (I)      Actual row height : 1672
[04/09 22:08:41     83s] (I)      GCell align ref   : 310032 310032
[04/09 22:08:41     83s] [NR-eGR] Track table information for default rule: 
[04/09 22:08:41     83s] [NR-eGR] M1 has single uniform track structure
[04/09 22:08:41     83s] [NR-eGR] M2 has single uniform track structure
[04/09 22:08:41     83s] [NR-eGR] M3 has single uniform track structure
[04/09 22:08:41     83s] [NR-eGR] M4 has single uniform track structure
[04/09 22:08:41     83s] [NR-eGR] M5 has single uniform track structure
[04/09 22:08:41     83s] [NR-eGR] M6 has single uniform track structure
[04/09 22:08:41     83s] [NR-eGR] M7 has single uniform track structure
[04/09 22:08:41     83s] [NR-eGR] M8 has single uniform track structure
[04/09 22:08:41     83s] [NR-eGR] M9 has single uniform track structure
[04/09 22:08:41     83s] [NR-eGR] MRDL has single uniform track structure
[04/09 22:08:41     83s] (I)      ============== Default via ===============
[04/09 22:08:41     83s] (I)      +---+------------------+-----------------+
[04/09 22:08:41     83s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[04/09 22:08:41     83s] (I)      +---+------------------+-----------------+
[04/09 22:08:41     83s] (I)      | 1 |    1  VIA12SQ_C  |    4  VIA12SQ   |
[04/09 22:08:41     83s] (I)      | 2 |    7  VIA23SQ_C  |   10  VIA23SQ   |
[04/09 22:08:41     83s] (I)      | 3 |   13  VIA34SQ_C  |   17  VIA34BAR  |
[04/09 22:08:41     83s] (I)      | 4 |   19  VIA45SQ_C  |   23  VIA45BAR  |
[04/09 22:08:41     83s] (I)      | 5 |   25  VIA56SQ_C  |   29  VIA56BAR  |
[04/09 22:08:41     83s] (I)      | 6 |   31  VIA67SQ_C  |   35  VIA67BAR  |
[04/09 22:08:41     83s] (I)      | 7 |   37  VIA78SQ_C  |   41  VIA78BAR  |
[04/09 22:08:41     83s] (I)      | 8 |   43  VIA89_C    |   44  VIA89     |
[04/09 22:08:41     83s] (I)      | 9 |   45  VIA9RDL    |   45  VIA9RDL   |
[04/09 22:08:41     83s] (I)      +---+------------------+-----------------+
[04/09 22:08:41     83s] [NR-eGR] Read 73417 PG shapes
[04/09 22:08:41     83s] [NR-eGR] Read 0 clock shapes
[04/09 22:08:41     83s] [NR-eGR] Read 0 other shapes
[04/09 22:08:41     83s] [NR-eGR] #Routing Blockages  : 0
[04/09 22:08:41     83s] [NR-eGR] #Instance Blockages : 8891
[04/09 22:08:41     83s] [NR-eGR] #PG Blockages       : 73417
[04/09 22:08:41     83s] [NR-eGR] #Halo Blockages     : 0
[04/09 22:08:41     83s] [NR-eGR] #Boundary Blockages : 0
[04/09 22:08:41     83s] [NR-eGR] #Clock Blockages    : 0
[04/09 22:08:41     83s] [NR-eGR] #Other Blockages    : 0
[04/09 22:08:41     83s] (I)      Design has 0 blackboxes considered as all layer blockages.
[04/09 22:08:41     83s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/09 22:08:41     83s] [NR-eGR] Read 265 nets ( ignored 0 )
[04/09 22:08:41     83s] (I)      early_global_route_priority property id does not exist.
[04/09 22:08:41     83s] (I)      Read Num Blocks=82308  Num Prerouted Wires=0  Num CS=0
[04/09 22:08:41     83s] (I)      Layer 1 (V) : #blockages 20795 : #preroutes 0
[04/09 22:08:41     83s] (I)      Layer 2 (H) : #blockages 21026 : #preroutes 0
[04/09 22:08:41     83s] (I)      Layer 3 (V) : #blockages 15375 : #preroutes 0
[04/09 22:08:41     83s] (I)      Layer 4 (H) : #blockages 11318 : #preroutes 0
[04/09 22:08:41     83s] (I)      Layer 5 (V) : #blockages 7870 : #preroutes 0
[04/09 22:08:41     83s] (I)      Layer 6 (H) : #blockages 4889 : #preroutes 0
[04/09 22:08:41     83s] (I)      Layer 7 (V) : #blockages 968 : #preroutes 0
[04/09 22:08:41     83s] (I)      Layer 8 (H) : #blockages 42 : #preroutes 0
[04/09 22:08:41     83s] (I)      Layer 9 (V) : #blockages 25 : #preroutes 0
[04/09 22:08:41     83s] (I)      Number of ignored nets                =      0
[04/09 22:08:41     83s] (I)      Number of connected nets              =      0
[04/09 22:08:41     83s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[04/09 22:08:41     83s] (I)      Number of clock nets                  =      6.  Ignored: No
[04/09 22:08:41     83s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[04/09 22:08:41     83s] (I)      Number of special nets                =      0.  Ignored: Yes
[04/09 22:08:41     83s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[04/09 22:08:41     83s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[04/09 22:08:41     83s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[04/09 22:08:41     83s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[04/09 22:08:41     83s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/09 22:08:41     83s] [NR-eGR] There are 3 clock nets ( 0 with NDR ).
[04/09 22:08:41     83s] (I)      Ndr track 0 does not exist
[04/09 22:08:41     83s] (I)      ---------------------Grid Graph Info--------------------
[04/09 22:08:41     83s] (I)      Routing area        : (0, 0) - (1200096, 1200096)
[04/09 22:08:41     83s] (I)      Core area           : (310032, 310032) - (890064, 890064)
[04/09 22:08:41     83s] (I)      Site width          :   152  (dbu)
[04/09 22:08:41     83s] (I)      Row height          :  1672  (dbu)
[04/09 22:08:41     83s] (I)      GCell row height    :  1672  (dbu)
[04/09 22:08:41     83s] (I)      GCell width         : 28424  (dbu)
[04/09 22:08:41     83s] (I)      GCell height        : 28424  (dbu)
[04/09 22:08:41     83s] (I)      Grid                :    43    43    10
[04/09 22:08:41     83s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[04/09 22:08:41     83s] (I)      Vertical capacity   :     0 28424     0 28424     0 28424     0 28424     0 28424
[04/09 22:08:41     83s] (I)      Horizontal capacity :     0     0 28424     0 28424     0 28424     0 28424     0
[04/09 22:08:41     83s] (I)      Default wire width  :    50    56    56    56    56    56    56    56   160  2000
[04/09 22:08:41     83s] (I)      Default wire space  :    50    56    56    56    56    56    56    56    56  2000
[04/09 22:08:41     83s] (I)      Default wire pitch  :   100   112   112   112   112   112   112   112   216  4000
[04/09 22:08:41     83s] (I)      Default pitch size  :   100   152   304   304   608   608  1216  1216  2432  4864
[04/09 22:08:41     83s] (I)      First track coord   :   104   104   408   408   712   712  1320  1320  2536  4968
[04/09 22:08:41     83s] (I)      Num tracks per GCell: 284.24 187.00 93.50 93.50 46.75 46.75 23.38 23.38 11.69  5.84
[04/09 22:08:41     83s] (I)      Total num of tracks :  7895  7895  3947  3947  1973  1973   986   986   493   246
[04/09 22:08:41     83s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[04/09 22:08:41     83s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[04/09 22:08:41     83s] (I)      --------------------------------------------------------
[04/09 22:08:41     83s] 
[04/09 22:08:41     83s] [NR-eGR] ============ Routing rule table ============
[04/09 22:08:41     83s] [NR-eGR] Rule id: 0  Nets: 250
[04/09 22:08:41     83s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[04/09 22:08:41     83s] (I)                    Layer    2    3    4    5    6     7     8     9    10 
[04/09 22:08:41     83s] (I)                    Pitch  152  304  304  608  608  1216  1216  2432  4864 
[04/09 22:08:41     83s] (I)             #Used tracks    1    1    1    1    1     1     1     1     1 
[04/09 22:08:41     83s] (I)       #Fully used tracks    1    1    1    1    1     1     1     1     1 
[04/09 22:08:41     83s] [NR-eGR] ========================================
[04/09 22:08:41     83s] [NR-eGR] 
[04/09 22:08:41     83s] (I)      =============== Blocked Tracks ===============
[04/09 22:08:41     83s] (I)      +-------+---------+----------+---------------+
[04/09 22:08:41     83s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[04/09 22:08:41     83s] (I)      +-------+---------+----------+---------------+
[04/09 22:08:41     83s] (I)      |     1 |       0 |        0 |         0.00% |
[04/09 22:08:41     83s] (I)      |     2 |  339485 |   123825 |        36.47% |
[04/09 22:08:41     83s] (I)      |     3 |  169721 |    57378 |        33.81% |
[04/09 22:08:41     83s] (I)      |     4 |  169721 |    28453 |        16.76% |
[04/09 22:08:41     83s] (I)      |     5 |   84839 |    12028 |        14.18% |
[04/09 22:08:41     83s] (I)      |     6 |   84839 |     2969 |         3.50% |
[04/09 22:08:41     83s] (I)      |     7 |   42398 |     2571 |         6.06% |
[04/09 22:08:41     83s] (I)      |     8 |   42398 |     2350 |         5.54% |
[04/09 22:08:41     83s] (I)      |     9 |   21199 |       80 |         0.38% |
[04/09 22:08:41     83s] (I)      |    10 |   10578 |      732 |         6.92% |
[04/09 22:08:41     83s] (I)      +-------+---------+----------+---------------+
[04/09 22:08:41     83s] (I)      Finished Import and model ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 1744.90 MB )
[04/09 22:08:41     83s] (I)      Reset routing kernel
[04/09 22:08:41     83s] (I)      numLocalWires=954  numGlobalNetBranches=272  numLocalNetBranches=205
[04/09 22:08:41     83s] (I)      totalPins=1056  totalGlobalPin=425 (40.25%)
[04/09 22:08:41     83s] (I)      total 2D Cap : 805811 = (265151 H, 540660 V)
[04/09 22:08:41     83s] (I)      
[04/09 22:08:41     83s] (I)      ============  Phase 1a Route ============
[04/09 22:08:41     83s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[04/09 22:08:41     83s] (I)      Usage: 1133 = (461 H, 672 V) = (0.17% H, 0.12% V) = (1.310e+04um H, 1.910e+04um V)
[04/09 22:08:41     83s] (I)      
[04/09 22:08:41     83s] (I)      ============  Phase 1b Route ============
[04/09 22:08:41     83s] (I)      Usage: 1133 = (461 H, 672 V) = (0.17% H, 0.12% V) = (1.310e+04um H, 1.910e+04um V)
[04/09 22:08:41     83s] (I)      eGR overflow: 0.00% H + 0.00% V
[04/09 22:08:41     83s] 
[04/09 22:08:41     83s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[04/09 22:08:41     83s] Finished Early Global Route rough congestion estimation: mem = 1744.9M
[04/09 22:08:41     83s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.110, REAL:0.109, MEM:1744.9M, EPOCH TIME: 1712725721.745826
[04/09 22:08:41     83s] earlyGlobalRoute rough estimation gcell size 17 row height
[04/09 22:08:41     83s] OPERPROF: Starting CDPad at level 1, MEM:1744.9M, EPOCH TIME: 1712725721.746137
[04/09 22:08:41     83s] CDPadU 0.002 -> 0.002. R=0.002, N=211, GS=28.424
[04/09 22:08:41     83s] OPERPROF: Finished CDPad at level 1, CPU:0.180, REAL:0.189, MEM:1744.9M, EPOCH TIME: 1712725721.935057
[04/09 22:08:41     83s] OPERPROF: Starting npMain at level 1, MEM:1744.9M, EPOCH TIME: 1712725721.936036
[04/09 22:08:41     83s] OPERPROF:   Starting npPlace at level 2, MEM:1744.9M, EPOCH TIME: 1712725721.939364
[04/09 22:08:42     84s] OPERPROF:   Finished npPlace at level 2, CPU:0.200, REAL:0.204, MEM:1744.9M, EPOCH TIME: 1712725722.143029
[04/09 22:08:42     84s] OPERPROF: Finished npMain at level 1, CPU:0.210, REAL:0.210, MEM:1744.9M, EPOCH TIME: 1712725722.145681
[04/09 22:08:42     84s] Global placement CDP skipped at cutLevel 9.
[04/09 22:08:42     84s] Iteration  9: Total net bbox = 3.124e+04 (1.25e+04 1.87e+04)
[04/09 22:08:42     84s]               Est.  stn bbox = 4.211e+04 (1.66e+04 2.55e+04)
[04/09 22:08:42     84s]               cpu = 0:00:00.9 real = 0:00:01.0 mem = 1744.9M
[04/09 22:08:42     84s] Iteration 10: Total net bbox = 3.124e+04 (1.25e+04 1.87e+04)
[04/09 22:08:42     84s]               Est.  stn bbox = 4.211e+04 (1.66e+04 2.55e+04)
[04/09 22:08:42     84s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1744.9M
[04/09 22:08:42     84s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1744.9M, EPOCH TIME: 1712725722.185313
[04/09 22:08:42     84s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/09 22:08:42     84s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.001, MEM:1744.9M, EPOCH TIME: 1712725722.185941
[04/09 22:08:42     84s] OPERPROF: Starting npMain at level 1, MEM:1744.9M, EPOCH TIME: 1712725722.186169
[04/09 22:08:42     84s] OPERPROF:   Starting npPlace at level 2, MEM:1744.9M, EPOCH TIME: 1712725722.189403
[04/09 22:08:42     84s] OPERPROF:   Finished npPlace at level 2, CPU:0.360, REAL:0.351, MEM:1744.9M, EPOCH TIME: 1712725722.540746
[04/09 22:08:42     84s] OPERPROF: Finished npMain at level 1, CPU:0.360, REAL:0.357, MEM:1744.9M, EPOCH TIME: 1712725722.543382
[04/09 22:08:42     84s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1744.9M, EPOCH TIME: 1712725722.543791
[04/09 22:08:42     84s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/09 22:08:42     84s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:1744.9M, EPOCH TIME: 1712725722.544114
[04/09 22:08:42     84s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1744.9M, EPOCH TIME: 1712725722.544278
[04/09 22:08:42     84s] Starting Early Global Route rough congestion estimation: mem = 1744.9M
[04/09 22:08:42     84s] (I)      ======================= Layers ========================
[04/09 22:08:42     84s] (I)      +-----+-----+--------------+---------+--------+-------+
[04/09 22:08:42     84s] (I)      | DB# |  ID |         Name |    Type | #Masks | Extra |
[04/09 22:08:42     84s] (I)      +-----+-----+--------------+---------+--------+-------+
[04/09 22:08:42     84s] (I)      |  33 |   0 |           CO |     cut |      1 |       |
[04/09 22:08:42     84s] (I)      |   1 |   1 |           M1 |    wire |      1 |       |
[04/09 22:08:42     84s] (I)      |  34 |   1 |         VIA1 |     cut |      1 |       |
[04/09 22:08:42     84s] (I)      |   2 |   2 |           M2 |    wire |      1 |       |
[04/09 22:08:42     84s] (I)      |  35 |   2 |         VIA2 |     cut |      1 |       |
[04/09 22:08:42     84s] (I)      |   3 |   3 |           M3 |    wire |      1 |       |
[04/09 22:08:42     84s] (I)      |  36 |   3 |         VIA3 |     cut |      1 |       |
[04/09 22:08:42     84s] (I)      |   4 |   4 |           M4 |    wire |      1 |       |
[04/09 22:08:42     84s] (I)      |  37 |   4 |         VIA4 |     cut |      1 |       |
[04/09 22:08:42     84s] (I)      |   5 |   5 |           M5 |    wire |      1 |       |
[04/09 22:08:42     84s] (I)      |  38 |   5 |         VIA5 |     cut |      1 |       |
[04/09 22:08:42     84s] (I)      |   6 |   6 |           M6 |    wire |      1 |       |
[04/09 22:08:42     84s] (I)      |  39 |   6 |         VIA6 |     cut |      1 |       |
[04/09 22:08:42     84s] (I)      |   7 |   7 |           M7 |    wire |      1 |       |
[04/09 22:08:42     84s] (I)      |  40 |   7 |         VIA7 |     cut |      1 |       |
[04/09 22:08:42     84s] (I)      |   8 |   8 |           M8 |    wire |      1 |       |
[04/09 22:08:42     84s] (I)      |  41 |   8 |         VIA8 |     cut |      1 |       |
[04/09 22:08:42     84s] (I)      |   9 |   9 |           M9 |    wire |      1 |       |
[04/09 22:08:42     84s] (I)      |  42 |   9 |       VIARDL |     cut |      1 |       |
[04/09 22:08:42     84s] (I)      |  10 |  10 |         MRDL |    wire |      1 |       |
[04/09 22:08:42     84s] (I)      +-----+-----+--------------+---------+--------+-------+
[04/09 22:08:42     84s] (I)      |  64 |  64 |        NWELL |   other |        |    MS |
[04/09 22:08:42     84s] (I)      |  65 |  65 |          DNW |   other |        |    MS |
[04/09 22:08:42     84s] (I)      |  66 |  66 |         DIFF |   other |        |    MS |
[04/09 22:08:42     84s] (I)      |  67 |  67 |         PIMP |   other |        |    MS |
[04/09 22:08:42     84s] (I)      |  68 |  68 |         NIMP |   other |        |    MS |
[04/09 22:08:42     84s] (I)      |  69 |  69 |      DIFF_18 |   other |        |    MS |
[04/09 22:08:42     84s] (I)      |  70 |  70 |          PAD |   other |        |    MS |
[04/09 22:08:42     84s] (I)      |  71 |  71 |       ESD_25 |   other |        |    MS |
[04/09 22:08:42     84s] (I)      |  72 |  72 |         SBLK |   other |        |    MS |
[04/09 22:08:42     84s] (I)      |  73 |  73 |       HVTIMP |   other |        |    MS |
[04/09 22:08:42     84s] (I)      |  74 |  74 |       LVTIMP |   other |        |    MS |
[04/09 22:08:42     84s] (I)      |  75 |  75 |        M1PIN |   other |        |    MS |
[04/09 22:08:42     84s] (I)      |  76 |  76 |        M2PIN |   other |        |    MS |
[04/09 22:08:42     84s] (I)      |  77 |  77 |        M3PIN |   other |        |    MS |
[04/09 22:08:42     84s] (I)      |  78 |  78 |        M4PIN |   other |        |    MS |
[04/09 22:08:42     84s] (I)      |  79 |  79 |        M5PIN |   other |        |    MS |
[04/09 22:08:42     84s] (I)      |  80 |  80 |        M6PIN |   other |        |    MS |
[04/09 22:08:42     84s] (I)      |  81 |  81 |        M7PIN |   other |        |    MS |
[04/09 22:08:42     84s] (I)      |  82 |  82 |        M8PIN |   other |        |    MS |
[04/09 22:08:42     84s] (I)      |  83 |  83 |        M9PIN |   other |        |    MS |
[04/09 22:08:42     84s] (I)      |  84 |  84 |     MRDL9PIN |   other |        |    MS |
[04/09 22:08:42     84s] (I)      |  85 |  85 |       HOTNWL |   other |        |    MS |
[04/09 22:08:42     84s] (I)      |  86 |  86 |         DIOD |   other |        |    MS |
[04/09 22:08:42     84s] (I)      |  87 |  87 |       BJTDMY |   other |        |    MS |
[04/09 22:08:42     84s] (I)      |  88 |  88 |          RNW |   other |        |    MS |
[04/09 22:08:42     84s] (I)      |  89 |  89 |        RMARK |   other |        |    MS |
[04/09 22:08:42     84s] (I)      |  90 |  90 |   prBoundary |   other |        |    MS |
[04/09 22:08:42     84s] (I)      |  91 |  91 |         LOGO |   other |        |    MS |
[04/09 22:08:42     84s] (I)      |  92 |  92 |           IP |   other |        |    MS |
[04/09 22:08:42     84s] (I)      |  93 |  93 |          RM1 |   other |        |    MS |
[04/09 22:08:42     84s] (I)      |  94 |  94 |          RM2 |   other |        |    MS |
[04/09 22:08:42     84s] (I)      |  95 |  95 |          RM3 |   other |        |    MS |
[04/09 22:08:42     84s] (I)      |  96 |  96 |          RM4 |   other |        |    MS |
[04/09 22:08:42     84s] (I)      |  97 |  97 |          RM5 |   other |        |    MS |
[04/09 22:08:42     84s] (I)      |  98 |  98 |          RM6 |   other |        |    MS |
[04/09 22:08:42     84s] (I)      |  99 |  99 |          RM7 |   other |        |    MS |
[04/09 22:08:42     84s] (I)      | 100 | 100 |          RM8 |   other |        |    MS |
[04/09 22:08:42     84s] (I)      | 101 | 101 |          RM9 |   other |        |    MS |
[04/09 22:08:42     84s] (I)      | 102 | 102 |      DM1EXCL |   other |        |    MS |
[04/09 22:08:42     84s] (I)      | 103 | 103 |      DM2EXCL |   other |        |    MS |
[04/09 22:08:42     84s] (I)      | 104 | 104 |      DM3EXCL |   other |        |    MS |
[04/09 22:08:42     84s] (I)      | 105 | 105 |      DM4EXCL |   other |        |    MS |
[04/09 22:08:42     84s] (I)      | 106 | 106 |      DM5EXCL |   other |        |    MS |
[04/09 22:08:42     84s] (I)      | 107 | 107 |      DM6EXCL |   other |        |    MS |
[04/09 22:08:42     84s] (I)      | 108 | 108 |      DM7EXCL |   other |        |    MS |
[04/09 22:08:42     84s] (I)      | 109 | 109 |      DM8EXCL |   other |        |    MS |
[04/09 22:08:42     84s] (I)      | 110 | 110 |      DM9EXCL |   other |        |    MS |
[04/09 22:08:42     84s] (I)      | 111 | 111 |      DIFF_25 |   other |        |    MS |
[04/09 22:08:42     84s] (I)      | 112 | 112 |      DIFF_FM |   other |        |    MS |
[04/09 22:08:42     84s] (I)      | 113 | 113 |        PO_FM |   other |        |    MS |
[04/09 22:08:42     84s] (I)      |   0 |   0 |           PO |   other |        |    MS |
[04/09 22:08:42     84s] (I)      | 114 | 114 | OverlapCheck | overlap |        |       |
[04/09 22:08:42     84s] (I)      +-----+-----+--------------+---------+--------+-------+
[04/09 22:08:42     84s] (I)      Started Import and model ( Curr Mem: 1744.90 MB )
[04/09 22:08:42     84s] (I)      Default pattern map key = fifo1_sram_default.
[04/09 22:08:42     84s] (I)      == Non-default Options ==
[04/09 22:08:42     84s] (I)      Print mode                                         : 2
[04/09 22:08:42     84s] (I)      Stop if highly congested                           : false
[04/09 22:08:42     84s] (I)      Maximum routing layer                              : 10
[04/09 22:08:42     84s] (I)      Assign partition pins                              : false
[04/09 22:08:42     84s] (I)      Support large GCell                                : true
[04/09 22:08:42     84s] (I)      Number of threads                                  : 1
[04/09 22:08:42     84s] (I)      Number of rows per GCell                           : 9
[04/09 22:08:42     84s] (I)      Max num rows per GCell                             : 32
[04/09 22:08:42     84s] (I)      Method to set GCell size                           : row
[04/09 22:08:42     84s] (I)      Counted 44093 PG shapes. We will not process PG shapes layer by layer.
[04/09 22:08:42     84s] (I)      Use row-based GCell size
[04/09 22:08:42     84s] (I)      Use row-based GCell align
[04/09 22:08:42     84s] (I)      layer 0 area = 10000
[04/09 22:08:42     84s] (I)      layer 1 area = 16000
[04/09 22:08:42     84s] (I)      layer 2 area = 16000
[04/09 22:08:42     84s] (I)      layer 3 area = 16000
[04/09 22:08:42     84s] (I)      layer 4 area = 16000
[04/09 22:08:42     84s] (I)      layer 5 area = 16000
[04/09 22:08:42     84s] (I)      layer 6 area = 16000
[04/09 22:08:42     84s] (I)      layer 7 area = 16000
[04/09 22:08:42     84s] (I)      layer 8 area = 55000
[04/09 22:08:42     84s] (I)      layer 9 area = 4000000
[04/09 22:08:42     84s] (I)      GCell unit size   : 1672
[04/09 22:08:42     84s] (I)      GCell multiplier  : 9
[04/09 22:08:42     84s] (I)      GCell row height  : 1672
[04/09 22:08:42     84s] (I)      Actual row height : 1672
[04/09 22:08:42     84s] (I)      GCell align ref   : 310032 310032
[04/09 22:08:42     84s] [NR-eGR] Track table information for default rule: 
[04/09 22:08:42     84s] [NR-eGR] M1 has single uniform track structure
[04/09 22:08:42     84s] [NR-eGR] M2 has single uniform track structure
[04/09 22:08:42     84s] [NR-eGR] M3 has single uniform track structure
[04/09 22:08:42     84s] [NR-eGR] M4 has single uniform track structure
[04/09 22:08:42     84s] [NR-eGR] M5 has single uniform track structure
[04/09 22:08:42     84s] [NR-eGR] M6 has single uniform track structure
[04/09 22:08:42     84s] [NR-eGR] M7 has single uniform track structure
[04/09 22:08:42     84s] [NR-eGR] M8 has single uniform track structure
[04/09 22:08:42     84s] [NR-eGR] M9 has single uniform track structure
[04/09 22:08:42     84s] [NR-eGR] MRDL has single uniform track structure
[04/09 22:08:42     84s] (I)      ============== Default via ===============
[04/09 22:08:42     84s] (I)      +---+------------------+-----------------+
[04/09 22:08:42     84s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[04/09 22:08:42     84s] (I)      +---+------------------+-----------------+
[04/09 22:08:42     84s] (I)      | 1 |    1  VIA12SQ_C  |    4  VIA12SQ   |
[04/09 22:08:42     84s] (I)      | 2 |    7  VIA23SQ_C  |   10  VIA23SQ   |
[04/09 22:08:42     84s] (I)      | 3 |   13  VIA34SQ_C  |   17  VIA34BAR  |
[04/09 22:08:42     84s] (I)      | 4 |   19  VIA45SQ_C  |   23  VIA45BAR  |
[04/09 22:08:42     84s] (I)      | 5 |   25  VIA56SQ_C  |   29  VIA56BAR  |
[04/09 22:08:42     84s] (I)      | 6 |   31  VIA67SQ_C  |   35  VIA67BAR  |
[04/09 22:08:42     84s] (I)      | 7 |   37  VIA78SQ_C  |   41  VIA78BAR  |
[04/09 22:08:42     84s] (I)      | 8 |   43  VIA89_C    |   44  VIA89     |
[04/09 22:08:42     84s] (I)      | 9 |   45  VIA9RDL    |   45  VIA9RDL   |
[04/09 22:08:42     84s] (I)      +---+------------------+-----------------+
[04/09 22:08:42     84s] [NR-eGR] Read 73417 PG shapes
[04/09 22:08:42     84s] [NR-eGR] Read 0 clock shapes
[04/09 22:08:42     84s] [NR-eGR] Read 0 other shapes
[04/09 22:08:42     84s] [NR-eGR] #Routing Blockages  : 0
[04/09 22:08:42     84s] [NR-eGR] #Instance Blockages : 8891
[04/09 22:08:42     84s] [NR-eGR] #PG Blockages       : 73417
[04/09 22:08:42     84s] [NR-eGR] #Halo Blockages     : 0
[04/09 22:08:42     84s] [NR-eGR] #Boundary Blockages : 0
[04/09 22:08:42     84s] [NR-eGR] #Clock Blockages    : 0
[04/09 22:08:42     84s] [NR-eGR] #Other Blockages    : 0
[04/09 22:08:42     84s] (I)      Design has 0 blackboxes considered as all layer blockages.
[04/09 22:08:42     84s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/09 22:08:42     84s] [NR-eGR] Read 265 nets ( ignored 0 )
[04/09 22:08:42     84s] (I)      early_global_route_priority property id does not exist.
[04/09 22:08:42     84s] (I)      Read Num Blocks=82308  Num Prerouted Wires=0  Num CS=0
[04/09 22:08:42     84s] (I)      Layer 1 (V) : #blockages 20795 : #preroutes 0
[04/09 22:08:42     84s] (I)      Layer 2 (H) : #blockages 21026 : #preroutes 0
[04/09 22:08:42     84s] (I)      Layer 3 (V) : #blockages 15375 : #preroutes 0
[04/09 22:08:42     84s] (I)      Layer 4 (H) : #blockages 11318 : #preroutes 0
[04/09 22:08:42     84s] (I)      Layer 5 (V) : #blockages 7870 : #preroutes 0
[04/09 22:08:42     84s] (I)      Layer 6 (H) : #blockages 4889 : #preroutes 0
[04/09 22:08:42     84s] (I)      Layer 7 (V) : #blockages 968 : #preroutes 0
[04/09 22:08:42     84s] (I)      Layer 8 (H) : #blockages 42 : #preroutes 0
[04/09 22:08:42     84s] (I)      Layer 9 (V) : #blockages 25 : #preroutes 0
[04/09 22:08:42     84s] (I)      Number of ignored nets                =      0
[04/09 22:08:42     84s] (I)      Number of connected nets              =      0
[04/09 22:08:42     84s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[04/09 22:08:42     84s] (I)      Number of clock nets                  =      6.  Ignored: No
[04/09 22:08:42     84s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[04/09 22:08:42     84s] (I)      Number of special nets                =      0.  Ignored: Yes
[04/09 22:08:42     84s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[04/09 22:08:42     84s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[04/09 22:08:42     84s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[04/09 22:08:42     84s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[04/09 22:08:42     84s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/09 22:08:42     84s] [NR-eGR] There are 3 clock nets ( 0 with NDR ).
[04/09 22:08:42     84s] (I)      Ndr track 0 does not exist
[04/09 22:08:42     84s] (I)      ---------------------Grid Graph Info--------------------
[04/09 22:08:42     84s] (I)      Routing area        : (0, 0) - (1200096, 1200096)
[04/09 22:08:42     84s] (I)      Core area           : (310032, 310032) - (890064, 890064)
[04/09 22:08:42     84s] (I)      Site width          :   152  (dbu)
[04/09 22:08:42     84s] (I)      Row height          :  1672  (dbu)
[04/09 22:08:42     84s] (I)      GCell row height    :  1672  (dbu)
[04/09 22:08:42     84s] (I)      GCell width         : 15048  (dbu)
[04/09 22:08:42     84s] (I)      GCell height        : 15048  (dbu)
[04/09 22:08:42     84s] (I)      Grid                :    80    80    10
[04/09 22:08:42     84s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[04/09 22:08:42     84s] (I)      Vertical capacity   :     0 15048     0 15048     0 15048     0 15048     0 15048
[04/09 22:08:42     84s] (I)      Horizontal capacity :     0     0 15048     0 15048     0 15048     0 15048     0
[04/09 22:08:42     84s] (I)      Default wire width  :    50    56    56    56    56    56    56    56   160  2000
[04/09 22:08:42     84s] (I)      Default wire space  :    50    56    56    56    56    56    56    56    56  2000
[04/09 22:08:42     84s] (I)      Default wire pitch  :   100   112   112   112   112   112   112   112   216  4000
[04/09 22:08:42     84s] (I)      Default pitch size  :   100   152   304   304   608   608  1216  1216  2432  4864
[04/09 22:08:42     84s] (I)      First track coord   :   104   104   408   408   712   712  1320  1320  2536  4968
[04/09 22:08:42     84s] (I)      Num tracks per GCell: 150.48 99.00 49.50 49.50 24.75 24.75 12.38 12.38  6.19  3.09
[04/09 22:08:42     84s] (I)      Total num of tracks :  7895  7895  3947  3947  1973  1973   986   986   493   246
[04/09 22:08:42     84s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[04/09 22:08:42     84s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[04/09 22:08:42     84s] (I)      --------------------------------------------------------
[04/09 22:08:42     84s] 
[04/09 22:08:42     84s] [NR-eGR] ============ Routing rule table ============
[04/09 22:08:42     84s] [NR-eGR] Rule id: 0  Nets: 250
[04/09 22:08:42     84s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[04/09 22:08:42     84s] (I)                    Layer    2    3    4    5    6     7     8     9    10 
[04/09 22:08:42     84s] (I)                    Pitch  152  304  304  608  608  1216  1216  2432  4864 
[04/09 22:08:42     84s] (I)             #Used tracks    1    1    1    1    1     1     1     1     1 
[04/09 22:08:42     84s] (I)       #Fully used tracks    1    1    1    1    1     1     1     1     1 
[04/09 22:08:42     84s] [NR-eGR] ========================================
[04/09 22:08:42     84s] [NR-eGR] 
[04/09 22:08:42     84s] (I)      =============== Blocked Tracks ===============
[04/09 22:08:42     84s] (I)      +-------+---------+----------+---------------+
[04/09 22:08:42     84s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[04/09 22:08:42     84s] (I)      +-------+---------+----------+---------------+
[04/09 22:08:42     84s] (I)      |     1 |       0 |        0 |         0.00% |
[04/09 22:08:42     84s] (I)      |     2 |  631600 |   202887 |        32.12% |
[04/09 22:08:42     84s] (I)      |     3 |  315760 |    97273 |        30.81% |
[04/09 22:08:42     84s] (I)      |     4 |  315760 |    35837 |        11.35% |
[04/09 22:08:42     84s] (I)      |     5 |  157840 |    17392 |        11.02% |
[04/09 22:08:42     84s] (I)      |     6 |  157840 |     4723 |         2.99% |
[04/09 22:08:42     84s] (I)      |     7 |   78880 |     4366 |         5.53% |
[04/09 22:08:42     84s] (I)      |     8 |   78880 |     3913 |         4.96% |
[04/09 22:08:42     84s] (I)      |     9 |   39440 |       90 |         0.23% |
[04/09 22:08:42     84s] (I)      |    10 |   19680 |     1230 |         6.25% |
[04/09 22:08:42     84s] (I)      +-------+---------+----------+---------------+
[04/09 22:08:42     84s] (I)      Finished Import and model ( CPU: 0.07 sec, Real: 0.06 sec, Curr Mem: 1744.90 MB )
[04/09 22:08:42     84s] (I)      Reset routing kernel
[04/09 22:08:42     84s] (I)      numLocalWires=791  numGlobalNetBranches=236  numLocalNetBranches=164
[04/09 22:08:42     84s] (I)      totalPins=1056  totalGlobalPin=535 (50.66%)
[04/09 22:08:42     84s] (I)      total 2D Cap : 1500300 = (493630 H, 1006670 V)
[04/09 22:08:42     84s] (I)      
[04/09 22:08:42     84s] (I)      ============  Phase 1a Route ============
[04/09 22:08:42     84s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[04/09 22:08:42     84s] (I)      Usage: 2183 = (913 H, 1270 V) = (0.18% H, 0.13% V) = (1.374e+04um H, 1.911e+04um V)
[04/09 22:08:42     84s] (I)      
[04/09 22:08:42     84s] (I)      ============  Phase 1b Route ============
[04/09 22:08:42     84s] (I)      Usage: 2183 = (913 H, 1270 V) = (0.18% H, 0.13% V) = (1.374e+04um H, 1.911e+04um V)
[04/09 22:08:42     84s] (I)      eGR overflow: 0.00% H + 0.00% V
[04/09 22:08:42     84s] 
[04/09 22:08:42     84s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[04/09 22:08:42     84s] Finished Early Global Route rough congestion estimation: mem = 1744.9M
[04/09 22:08:42     84s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.110, REAL:0.102, MEM:1744.9M, EPOCH TIME: 1712725722.646037
[04/09 22:08:42     84s] earlyGlobalRoute rough estimation gcell size 9 row height
[04/09 22:08:42     84s] OPERPROF: Starting CDPad at level 1, MEM:1744.9M, EPOCH TIME: 1712725722.646322
[04/09 22:08:42     84s] CDPadU 0.002 -> 0.003. R=0.002, N=211, GS=15.048
[04/09 22:08:42     84s] OPERPROF: Finished CDPad at level 1, CPU:0.180, REAL:0.188, MEM:1744.9M, EPOCH TIME: 1712725722.833834
[04/09 22:08:42     84s] OPERPROF: Starting npMain at level 1, MEM:1744.9M, EPOCH TIME: 1712725722.834504
[04/09 22:08:42     84s] OPERPROF:   Starting npPlace at level 2, MEM:1744.9M, EPOCH TIME: 1712725722.837634
[04/09 22:08:43     84s] OPERPROF:   Finished npPlace at level 2, CPU:0.180, REAL:0.181, MEM:1744.9M, EPOCH TIME: 1712725723.018933
[04/09 22:08:43     84s] OPERPROF: Finished npMain at level 1, CPU:0.190, REAL:0.190, MEM:1727.9M, EPOCH TIME: 1712725723.024501
[04/09 22:08:43     84s] Global placement CDP skipped at cutLevel 11.
[04/09 22:08:43     84s] Iteration 11: Total net bbox = 3.136e+04 (1.26e+04 1.87e+04)
[04/09 22:08:43     84s]               Est.  stn bbox = 4.225e+04 (1.67e+04 2.55e+04)
[04/09 22:08:43     84s]               cpu = 0:00:00.9 real = 0:00:01.0 mem = 1727.9M
[04/09 22:08:43     84s] Iteration 12: Total net bbox = 3.136e+04 (1.26e+04 1.87e+04)
[04/09 22:08:43     84s]               Est.  stn bbox = 4.225e+04 (1.67e+04 2.55e+04)
[04/09 22:08:43     84s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1727.9M
[04/09 22:08:43     84s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1727.9M, EPOCH TIME: 1712725723.063158
[04/09 22:08:43     84s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/09 22:08:43     84s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.001, MEM:1727.9M, EPOCH TIME: 1712725723.063722
[04/09 22:08:43     84s] OPERPROF: Starting npMain at level 1, MEM:1727.9M, EPOCH TIME: 1712725723.063941
[04/09 22:08:43     84s] OPERPROF:   Starting npPlace at level 2, MEM:1727.9M, EPOCH TIME: 1712725723.067395
[04/09 22:08:43     85s] OPERPROF:   Finished npPlace at level 2, CPU:0.510, REAL:0.513, MEM:1746.3M, EPOCH TIME: 1712725723.580221
[04/09 22:08:43     85s] OPERPROF: Finished npMain at level 1, CPU:0.520, REAL:0.519, MEM:1746.3M, EPOCH TIME: 1712725723.583323
[04/09 22:08:43     85s] Legalizing MH Cells... 0 / 0 (level 7)
[04/09 22:08:43     85s] No instances found in the vector
[04/09 22:08:43     85s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1746.3M, DRC: 0)
[04/09 22:08:43     85s] 0 (out of 0) MH cells were successfully legalized.
[04/09 22:08:43     85s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1746.3M, EPOCH TIME: 1712725723.584704
[04/09 22:08:43     85s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/09 22:08:43     85s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.010, REAL:0.000, MEM:1746.3M, EPOCH TIME: 1712725723.585051
[04/09 22:08:43     85s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1746.3M, EPOCH TIME: 1712725723.585208
[04/09 22:08:43     85s] Starting Early Global Route rough congestion estimation: mem = 1746.3M
[04/09 22:08:43     85s] (I)      ======================= Layers ========================
[04/09 22:08:43     85s] (I)      +-----+-----+--------------+---------+--------+-------+
[04/09 22:08:43     85s] (I)      | DB# |  ID |         Name |    Type | #Masks | Extra |
[04/09 22:08:43     85s] (I)      +-----+-----+--------------+---------+--------+-------+
[04/09 22:08:43     85s] (I)      |  33 |   0 |           CO |     cut |      1 |       |
[04/09 22:08:43     85s] (I)      |   1 |   1 |           M1 |    wire |      1 |       |
[04/09 22:08:43     85s] (I)      |  34 |   1 |         VIA1 |     cut |      1 |       |
[04/09 22:08:43     85s] (I)      |   2 |   2 |           M2 |    wire |      1 |       |
[04/09 22:08:43     85s] (I)      |  35 |   2 |         VIA2 |     cut |      1 |       |
[04/09 22:08:43     85s] (I)      |   3 |   3 |           M3 |    wire |      1 |       |
[04/09 22:08:43     85s] (I)      |  36 |   3 |         VIA3 |     cut |      1 |       |
[04/09 22:08:43     85s] (I)      |   4 |   4 |           M4 |    wire |      1 |       |
[04/09 22:08:43     85s] (I)      |  37 |   4 |         VIA4 |     cut |      1 |       |
[04/09 22:08:43     85s] (I)      |   5 |   5 |           M5 |    wire |      1 |       |
[04/09 22:08:43     85s] (I)      |  38 |   5 |         VIA5 |     cut |      1 |       |
[04/09 22:08:43     85s] (I)      |   6 |   6 |           M6 |    wire |      1 |       |
[04/09 22:08:43     85s] (I)      |  39 |   6 |         VIA6 |     cut |      1 |       |
[04/09 22:08:43     85s] (I)      |   7 |   7 |           M7 |    wire |      1 |       |
[04/09 22:08:43     85s] (I)      |  40 |   7 |         VIA7 |     cut |      1 |       |
[04/09 22:08:43     85s] (I)      |   8 |   8 |           M8 |    wire |      1 |       |
[04/09 22:08:43     85s] (I)      |  41 |   8 |         VIA8 |     cut |      1 |       |
[04/09 22:08:43     85s] (I)      |   9 |   9 |           M9 |    wire |      1 |       |
[04/09 22:08:43     85s] (I)      |  42 |   9 |       VIARDL |     cut |      1 |       |
[04/09 22:08:43     85s] (I)      |  10 |  10 |         MRDL |    wire |      1 |       |
[04/09 22:08:43     85s] (I)      +-----+-----+--------------+---------+--------+-------+
[04/09 22:08:43     85s] (I)      |  64 |  64 |        NWELL |   other |        |    MS |
[04/09 22:08:43     85s] (I)      |  65 |  65 |          DNW |   other |        |    MS |
[04/09 22:08:43     85s] (I)      |  66 |  66 |         DIFF |   other |        |    MS |
[04/09 22:08:43     85s] (I)      |  67 |  67 |         PIMP |   other |        |    MS |
[04/09 22:08:43     85s] (I)      |  68 |  68 |         NIMP |   other |        |    MS |
[04/09 22:08:43     85s] (I)      |  69 |  69 |      DIFF_18 |   other |        |    MS |
[04/09 22:08:43     85s] (I)      |  70 |  70 |          PAD |   other |        |    MS |
[04/09 22:08:43     85s] (I)      |  71 |  71 |       ESD_25 |   other |        |    MS |
[04/09 22:08:43     85s] (I)      |  72 |  72 |         SBLK |   other |        |    MS |
[04/09 22:08:43     85s] (I)      |  73 |  73 |       HVTIMP |   other |        |    MS |
[04/09 22:08:43     85s] (I)      |  74 |  74 |       LVTIMP |   other |        |    MS |
[04/09 22:08:43     85s] (I)      |  75 |  75 |        M1PIN |   other |        |    MS |
[04/09 22:08:43     85s] (I)      |  76 |  76 |        M2PIN |   other |        |    MS |
[04/09 22:08:43     85s] (I)      |  77 |  77 |        M3PIN |   other |        |    MS |
[04/09 22:08:43     85s] (I)      |  78 |  78 |        M4PIN |   other |        |    MS |
[04/09 22:08:43     85s] (I)      |  79 |  79 |        M5PIN |   other |        |    MS |
[04/09 22:08:43     85s] (I)      |  80 |  80 |        M6PIN |   other |        |    MS |
[04/09 22:08:43     85s] (I)      |  81 |  81 |        M7PIN |   other |        |    MS |
[04/09 22:08:43     85s] (I)      |  82 |  82 |        M8PIN |   other |        |    MS |
[04/09 22:08:43     85s] (I)      |  83 |  83 |        M9PIN |   other |        |    MS |
[04/09 22:08:43     85s] (I)      |  84 |  84 |     MRDL9PIN |   other |        |    MS |
[04/09 22:08:43     85s] (I)      |  85 |  85 |       HOTNWL |   other |        |    MS |
[04/09 22:08:43     85s] (I)      |  86 |  86 |         DIOD |   other |        |    MS |
[04/09 22:08:43     85s] (I)      |  87 |  87 |       BJTDMY |   other |        |    MS |
[04/09 22:08:43     85s] (I)      |  88 |  88 |          RNW |   other |        |    MS |
[04/09 22:08:43     85s] (I)      |  89 |  89 |        RMARK |   other |        |    MS |
[04/09 22:08:43     85s] (I)      |  90 |  90 |   prBoundary |   other |        |    MS |
[04/09 22:08:43     85s] (I)      |  91 |  91 |         LOGO |   other |        |    MS |
[04/09 22:08:43     85s] (I)      |  92 |  92 |           IP |   other |        |    MS |
[04/09 22:08:43     85s] (I)      |  93 |  93 |          RM1 |   other |        |    MS |
[04/09 22:08:43     85s] (I)      |  94 |  94 |          RM2 |   other |        |    MS |
[04/09 22:08:43     85s] (I)      |  95 |  95 |          RM3 |   other |        |    MS |
[04/09 22:08:43     85s] (I)      |  96 |  96 |          RM4 |   other |        |    MS |
[04/09 22:08:43     85s] (I)      |  97 |  97 |          RM5 |   other |        |    MS |
[04/09 22:08:43     85s] (I)      |  98 |  98 |          RM6 |   other |        |    MS |
[04/09 22:08:43     85s] (I)      |  99 |  99 |          RM7 |   other |        |    MS |
[04/09 22:08:43     85s] (I)      | 100 | 100 |          RM8 |   other |        |    MS |
[04/09 22:08:43     85s] (I)      | 101 | 101 |          RM9 |   other |        |    MS |
[04/09 22:08:43     85s] (I)      | 102 | 102 |      DM1EXCL |   other |        |    MS |
[04/09 22:08:43     85s] (I)      | 103 | 103 |      DM2EXCL |   other |        |    MS |
[04/09 22:08:43     85s] (I)      | 104 | 104 |      DM3EXCL |   other |        |    MS |
[04/09 22:08:43     85s] (I)      | 105 | 105 |      DM4EXCL |   other |        |    MS |
[04/09 22:08:43     85s] (I)      | 106 | 106 |      DM5EXCL |   other |        |    MS |
[04/09 22:08:43     85s] (I)      | 107 | 107 |      DM6EXCL |   other |        |    MS |
[04/09 22:08:43     85s] (I)      | 108 | 108 |      DM7EXCL |   other |        |    MS |
[04/09 22:08:43     85s] (I)      | 109 | 109 |      DM8EXCL |   other |        |    MS |
[04/09 22:08:43     85s] (I)      | 110 | 110 |      DM9EXCL |   other |        |    MS |
[04/09 22:08:43     85s] (I)      | 111 | 111 |      DIFF_25 |   other |        |    MS |
[04/09 22:08:43     85s] (I)      | 112 | 112 |      DIFF_FM |   other |        |    MS |
[04/09 22:08:43     85s] (I)      | 113 | 113 |        PO_FM |   other |        |    MS |
[04/09 22:08:43     85s] (I)      |   0 |   0 |           PO |   other |        |    MS |
[04/09 22:08:43     85s] (I)      | 114 | 114 | OverlapCheck | overlap |        |       |
[04/09 22:08:43     85s] (I)      +-----+-----+--------------+---------+--------+-------+
[04/09 22:08:43     85s] (I)      Started Import and model ( Curr Mem: 1746.31 MB )
[04/09 22:08:43     85s] (I)      Default pattern map key = fifo1_sram_default.
[04/09 22:08:43     85s] (I)      == Non-default Options ==
[04/09 22:08:43     85s] (I)      Print mode                                         : 2
[04/09 22:08:43     85s] (I)      Stop if highly congested                           : false
[04/09 22:08:43     85s] (I)      Maximum routing layer                              : 10
[04/09 22:08:43     85s] (I)      Assign partition pins                              : false
[04/09 22:08:43     85s] (I)      Support large GCell                                : true
[04/09 22:08:43     85s] (I)      Number of threads                                  : 1
[04/09 22:08:43     85s] (I)      Number of rows per GCell                           : 5
[04/09 22:08:43     85s] (I)      Max num rows per GCell                             : 32
[04/09 22:08:43     85s] (I)      Method to set GCell size                           : row
[04/09 22:08:43     85s] (I)      Counted 44093 PG shapes. We will not process PG shapes layer by layer.
[04/09 22:08:43     85s] (I)      Use row-based GCell size
[04/09 22:08:43     85s] (I)      Use row-based GCell align
[04/09 22:08:43     85s] (I)      layer 0 area = 10000
[04/09 22:08:43     85s] (I)      layer 1 area = 16000
[04/09 22:08:43     85s] (I)      layer 2 area = 16000
[04/09 22:08:43     85s] (I)      layer 3 area = 16000
[04/09 22:08:43     85s] (I)      layer 4 area = 16000
[04/09 22:08:43     85s] (I)      layer 5 area = 16000
[04/09 22:08:43     85s] (I)      layer 6 area = 16000
[04/09 22:08:43     85s] (I)      layer 7 area = 16000
[04/09 22:08:43     85s] (I)      layer 8 area = 55000
[04/09 22:08:43     85s] (I)      layer 9 area = 4000000
[04/09 22:08:43     85s] (I)      GCell unit size   : 1672
[04/09 22:08:43     85s] (I)      GCell multiplier  : 5
[04/09 22:08:43     85s] (I)      GCell row height  : 1672
[04/09 22:08:43     85s] (I)      Actual row height : 1672
[04/09 22:08:43     85s] (I)      GCell align ref   : 310032 310032
[04/09 22:08:43     85s] [NR-eGR] Track table information for default rule: 
[04/09 22:08:43     85s] [NR-eGR] M1 has single uniform track structure
[04/09 22:08:43     85s] [NR-eGR] M2 has single uniform track structure
[04/09 22:08:43     85s] [NR-eGR] M3 has single uniform track structure
[04/09 22:08:43     85s] [NR-eGR] M4 has single uniform track structure
[04/09 22:08:43     85s] [NR-eGR] M5 has single uniform track structure
[04/09 22:08:43     85s] [NR-eGR] M6 has single uniform track structure
[04/09 22:08:43     85s] [NR-eGR] M7 has single uniform track structure
[04/09 22:08:43     85s] [NR-eGR] M8 has single uniform track structure
[04/09 22:08:43     85s] [NR-eGR] M9 has single uniform track structure
[04/09 22:08:43     85s] [NR-eGR] MRDL has single uniform track structure
[04/09 22:08:43     85s] (I)      ============== Default via ===============
[04/09 22:08:43     85s] (I)      +---+------------------+-----------------+
[04/09 22:08:43     85s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[04/09 22:08:43     85s] (I)      +---+------------------+-----------------+
[04/09 22:08:43     85s] (I)      | 1 |    1  VIA12SQ_C  |    4  VIA12SQ   |
[04/09 22:08:43     85s] (I)      | 2 |    7  VIA23SQ_C  |   10  VIA23SQ   |
[04/09 22:08:43     85s] (I)      | 3 |   13  VIA34SQ_C  |   17  VIA34BAR  |
[04/09 22:08:43     85s] (I)      | 4 |   19  VIA45SQ_C  |   23  VIA45BAR  |
[04/09 22:08:43     85s] (I)      | 5 |   25  VIA56SQ_C  |   29  VIA56BAR  |
[04/09 22:08:43     85s] (I)      | 6 |   31  VIA67SQ_C  |   35  VIA67BAR  |
[04/09 22:08:43     85s] (I)      | 7 |   37  VIA78SQ_C  |   41  VIA78BAR  |
[04/09 22:08:43     85s] (I)      | 8 |   43  VIA89_C    |   44  VIA89     |
[04/09 22:08:43     85s] (I)      | 9 |   45  VIA9RDL    |   45  VIA9RDL   |
[04/09 22:08:43     85s] (I)      +---+------------------+-----------------+
[04/09 22:08:43     85s] [NR-eGR] Read 73417 PG shapes
[04/09 22:08:43     85s] [NR-eGR] Read 0 clock shapes
[04/09 22:08:43     85s] [NR-eGR] Read 0 other shapes
[04/09 22:08:43     85s] [NR-eGR] #Routing Blockages  : 0
[04/09 22:08:43     85s] [NR-eGR] #Instance Blockages : 8891
[04/09 22:08:43     85s] [NR-eGR] #PG Blockages       : 73417
[04/09 22:08:43     85s] [NR-eGR] #Halo Blockages     : 0
[04/09 22:08:43     85s] [NR-eGR] #Boundary Blockages : 0
[04/09 22:08:43     85s] [NR-eGR] #Clock Blockages    : 0
[04/09 22:08:43     85s] [NR-eGR] #Other Blockages    : 0
[04/09 22:08:43     85s] (I)      Design has 0 blackboxes considered as all layer blockages.
[04/09 22:08:43     85s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/09 22:08:43     85s] [NR-eGR] Read 265 nets ( ignored 0 )
[04/09 22:08:43     85s] (I)      early_global_route_priority property id does not exist.
[04/09 22:08:43     85s] (I)      Read Num Blocks=82308  Num Prerouted Wires=0  Num CS=0
[04/09 22:08:43     85s] (I)      Layer 1 (V) : #blockages 20795 : #preroutes 0
[04/09 22:08:43     85s] (I)      Layer 2 (H) : #blockages 21026 : #preroutes 0
[04/09 22:08:43     85s] (I)      Layer 3 (V) : #blockages 15375 : #preroutes 0
[04/09 22:08:43     85s] (I)      Layer 4 (H) : #blockages 11318 : #preroutes 0
[04/09 22:08:43     85s] (I)      Layer 5 (V) : #blockages 7870 : #preroutes 0
[04/09 22:08:43     85s] (I)      Layer 6 (H) : #blockages 4889 : #preroutes 0
[04/09 22:08:43     85s] (I)      Layer 7 (V) : #blockages 968 : #preroutes 0
[04/09 22:08:43     85s] (I)      Layer 8 (H) : #blockages 42 : #preroutes 0
[04/09 22:08:43     85s] (I)      Layer 9 (V) : #blockages 25 : #preroutes 0
[04/09 22:08:43     85s] (I)      Number of ignored nets                =      0
[04/09 22:08:43     85s] (I)      Number of connected nets              =      0
[04/09 22:08:43     85s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[04/09 22:08:43     85s] (I)      Number of clock nets                  =      6.  Ignored: No
[04/09 22:08:43     85s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[04/09 22:08:43     85s] (I)      Number of special nets                =      0.  Ignored: Yes
[04/09 22:08:43     85s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[04/09 22:08:43     85s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[04/09 22:08:43     85s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[04/09 22:08:43     85s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[04/09 22:08:43     85s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/09 22:08:43     85s] [NR-eGR] There are 3 clock nets ( 0 with NDR ).
[04/09 22:08:43     85s] (I)      Ndr track 0 does not exist
[04/09 22:08:43     85s] (I)      ---------------------Grid Graph Info--------------------
[04/09 22:08:43     85s] (I)      Routing area        : (0, 0) - (1200096, 1200096)
[04/09 22:08:43     85s] (I)      Core area           : (310032, 310032) - (890064, 890064)
[04/09 22:08:43     85s] (I)      Site width          :   152  (dbu)
[04/09 22:08:43     85s] (I)      Row height          :  1672  (dbu)
[04/09 22:08:43     85s] (I)      GCell row height    :  1672  (dbu)
[04/09 22:08:43     85s] (I)      GCell width         :  8360  (dbu)
[04/09 22:08:43     85s] (I)      GCell height        :  8360  (dbu)
[04/09 22:08:43     85s] (I)      Grid                :   144   144    10
[04/09 22:08:43     85s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[04/09 22:08:43     85s] (I)      Vertical capacity   :     0  8360     0  8360     0  8360     0  8360     0  8360
[04/09 22:08:43     85s] (I)      Horizontal capacity :     0     0  8360     0  8360     0  8360     0  8360     0
[04/09 22:08:43     85s] (I)      Default wire width  :    50    56    56    56    56    56    56    56   160  2000
[04/09 22:08:43     85s] (I)      Default wire space  :    50    56    56    56    56    56    56    56    56  2000
[04/09 22:08:43     85s] (I)      Default wire pitch  :   100   112   112   112   112   112   112   112   216  4000
[04/09 22:08:43     85s] (I)      Default pitch size  :   100   152   304   304   608   608  1216  1216  2432  4864
[04/09 22:08:43     85s] (I)      First track coord   :   104   104   408   408   712   712  1320  1320  2536  4968
[04/09 22:08:43     85s] (I)      Num tracks per GCell: 83.60 55.00 27.50 27.50 13.75 13.75  6.88  6.88  3.44  1.72
[04/09 22:08:43     85s] (I)      Total num of tracks :  7895  7895  3947  3947  1973  1973   986   986   493   246
[04/09 22:08:43     85s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[04/09 22:08:43     85s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[04/09 22:08:43     85s] (I)      --------------------------------------------------------
[04/09 22:08:43     85s] 
[04/09 22:08:43     85s] [NR-eGR] ============ Routing rule table ============
[04/09 22:08:43     85s] [NR-eGR] Rule id: 0  Nets: 250
[04/09 22:08:43     85s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[04/09 22:08:43     85s] (I)                    Layer    2    3    4    5    6     7     8     9    10 
[04/09 22:08:43     85s] (I)                    Pitch  152  304  304  608  608  1216  1216  2432  4864 
[04/09 22:08:43     85s] (I)             #Used tracks    1    1    1    1    1     1     1     1     1 
[04/09 22:08:43     85s] (I)       #Fully used tracks    1    1    1    1    1     1     1     1     1 
[04/09 22:08:43     85s] [NR-eGR] ========================================
[04/09 22:08:43     85s] [NR-eGR] 
[04/09 22:08:43     85s] (I)      =============== Blocked Tracks ===============
[04/09 22:08:43     85s] (I)      +-------+---------+----------+---------------+
[04/09 22:08:43     85s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[04/09 22:08:43     85s] (I)      +-------+---------+----------+---------------+
[04/09 22:08:43     85s] (I)      |     1 |       0 |        0 |         0.00% |
[04/09 22:08:43     85s] (I)      |     2 | 1136880 |   347426 |        30.56% |
[04/09 22:08:43     85s] (I)      |     3 |  568368 |   164300 |        28.91% |
[04/09 22:08:43     85s] (I)      |     4 |  568368 |    54727 |         9.63% |
[04/09 22:08:43     85s] (I)      |     5 |  284112 |    25077 |         8.83% |
[04/09 22:08:43     85s] (I)      |     6 |  284112 |     6732 |         2.37% |
[04/09 22:08:43     85s] (I)      |     7 |  141984 |     6764 |         4.76% |
[04/09 22:08:43     85s] (I)      |     8 |  141984 |     6119 |         4.31% |
[04/09 22:08:43     85s] (I)      |     9 |   70992 |      110 |         0.15% |
[04/09 22:08:43     85s] (I)      |    10 |   35424 |     1986 |         5.61% |
[04/09 22:08:43     85s] (I)      +-------+---------+----------+---------------+
[04/09 22:08:43     85s] (I)      Finished Import and model ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 1746.31 MB )
[04/09 22:08:43     85s] (I)      Reset routing kernel
[04/09 22:08:43     85s] (I)      numLocalWires=599  numGlobalNetBranches=226  numLocalNetBranches=78
[04/09 22:08:43     85s] (I)      totalPins=1056  totalGlobalPin=686 (64.96%)
[04/09 22:08:43     85s] (I)      total 2D Cap : 2703854 = (890172 H, 1813682 V)
[04/09 22:08:43     85s] (I)      
[04/09 22:08:43     85s] (I)      ============  Phase 1a Route ============
[04/09 22:08:43     85s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[04/09 22:08:43     85s] (I)      Usage: 3956 = (1713 H, 2243 V) = (0.19% H, 0.12% V) = (1.432e+04um H, 1.875e+04um V)
[04/09 22:08:43     85s] (I)      
[04/09 22:08:43     85s] (I)      ============  Phase 1b Route ============
[04/09 22:08:43     85s] (I)      Usage: 3956 = (1713 H, 2243 V) = (0.19% H, 0.12% V) = (1.432e+04um H, 1.875e+04um V)
[04/09 22:08:43     85s] (I)      eGR overflow: 0.00% H + 0.00% V
[04/09 22:08:43     85s] 
[04/09 22:08:43     85s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[04/09 22:08:43     85s] Finished Early Global Route rough congestion estimation: mem = 1746.3M
[04/09 22:08:43     85s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.130, REAL:0.131, MEM:1746.3M, EPOCH TIME: 1712725723.716691
[04/09 22:08:43     85s] earlyGlobalRoute rough estimation gcell size 5 row height
[04/09 22:08:43     85s] OPERPROF: Starting CDPad at level 1, MEM:1746.3M, EPOCH TIME: 1712725723.716994
[04/09 22:08:43     85s] CDPadU 0.003 -> 0.003. R=0.002, N=211, GS=8.360
[04/09 22:08:43     85s] OPERPROF: Finished CDPad at level 1, CPU:0.230, REAL:0.236, MEM:1746.3M, EPOCH TIME: 1712725723.953338
[04/09 22:08:43     85s] OPERPROF: Starting npMain at level 1, MEM:1746.3M, EPOCH TIME: 1712725723.955656
[04/09 22:08:43     85s] OPERPROF:   Starting npPlace at level 2, MEM:1746.3M, EPOCH TIME: 1712725723.959262
[04/09 22:08:44     86s] OPERPROF:   Finished npPlace at level 2, CPU:0.190, REAL:0.192, MEM:1750.3M, EPOCH TIME: 1712725724.151411
[04/09 22:08:44     86s] OPERPROF: Finished npMain at level 1, CPU:0.200, REAL:0.198, MEM:1750.3M, EPOCH TIME: 1712725724.153995
[04/09 22:08:44     86s] Global placement CDP skipped at cutLevel 13.
[04/09 22:08:44     86s] Iteration 13: Total net bbox = 3.174e+04 (1.28e+04 1.90e+04)
[04/09 22:08:44     86s]               Est.  stn bbox = 4.265e+04 (1.69e+04 2.58e+04)
[04/09 22:08:44     86s]               cpu = 0:00:01.1 real = 0:00:01.0 mem = 1750.3M
[04/09 22:08:44     86s] Iteration 14: Total net bbox = 3.174e+04 (1.28e+04 1.90e+04)
[04/09 22:08:44     86s]               Est.  stn bbox = 4.265e+04 (1.69e+04 2.58e+04)
[04/09 22:08:44     86s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1750.3M
[04/09 22:08:44     86s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1750.3M, EPOCH TIME: 1712725724.208482
[04/09 22:08:44     86s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/09 22:08:44     86s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.001, MEM:1750.3M, EPOCH TIME: 1712725724.209076
[04/09 22:08:44     86s] OPERPROF: Starting npMain at level 1, MEM:1750.3M, EPOCH TIME: 1712725724.209328
[04/09 22:08:44     86s] OPERPROF:   Starting npPlace at level 2, MEM:1750.3M, EPOCH TIME: 1712725724.213627
[04/09 22:08:44     86s] OPERPROF:   Finished npPlace at level 2, CPU:0.400, REAL:0.402, MEM:1751.7M, EPOCH TIME: 1712725724.615688
[04/09 22:08:44     86s] OPERPROF: Finished npMain at level 1, CPU:0.410, REAL:0.409, MEM:1751.7M, EPOCH TIME: 1712725724.618225
[04/09 22:08:44     86s] Legalizing MH Cells... 0 / 0 (level 8)
[04/09 22:08:44     86s] No instances found in the vector
[04/09 22:08:44     86s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1751.7M, DRC: 0)
[04/09 22:08:44     86s] 0 (out of 0) MH cells were successfully legalized.
[04/09 22:08:44     86s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1751.7M, EPOCH TIME: 1712725724.619662
[04/09 22:08:44     86s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/09 22:08:44     86s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:1751.7M, EPOCH TIME: 1712725724.619964
[04/09 22:08:44     86s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1751.7M, EPOCH TIME: 1712725724.620124
[04/09 22:08:44     86s] Starting Early Global Route rough congestion estimation: mem = 1751.7M
[04/09 22:08:44     86s] (I)      ======================= Layers ========================
[04/09 22:08:44     86s] (I)      +-----+-----+--------------+---------+--------+-------+
[04/09 22:08:44     86s] (I)      | DB# |  ID |         Name |    Type | #Masks | Extra |
[04/09 22:08:44     86s] (I)      +-----+-----+--------------+---------+--------+-------+
[04/09 22:08:44     86s] (I)      |  33 |   0 |           CO |     cut |      1 |       |
[04/09 22:08:44     86s] (I)      |   1 |   1 |           M1 |    wire |      1 |       |
[04/09 22:08:44     86s] (I)      |  34 |   1 |         VIA1 |     cut |      1 |       |
[04/09 22:08:44     86s] (I)      |   2 |   2 |           M2 |    wire |      1 |       |
[04/09 22:08:44     86s] (I)      |  35 |   2 |         VIA2 |     cut |      1 |       |
[04/09 22:08:44     86s] (I)      |   3 |   3 |           M3 |    wire |      1 |       |
[04/09 22:08:44     86s] (I)      |  36 |   3 |         VIA3 |     cut |      1 |       |
[04/09 22:08:44     86s] (I)      |   4 |   4 |           M4 |    wire |      1 |       |
[04/09 22:08:44     86s] (I)      |  37 |   4 |         VIA4 |     cut |      1 |       |
[04/09 22:08:44     86s] (I)      |   5 |   5 |           M5 |    wire |      1 |       |
[04/09 22:08:44     86s] (I)      |  38 |   5 |         VIA5 |     cut |      1 |       |
[04/09 22:08:44     86s] (I)      |   6 |   6 |           M6 |    wire |      1 |       |
[04/09 22:08:44     86s] (I)      |  39 |   6 |         VIA6 |     cut |      1 |       |
[04/09 22:08:44     86s] (I)      |   7 |   7 |           M7 |    wire |      1 |       |
[04/09 22:08:44     86s] (I)      |  40 |   7 |         VIA7 |     cut |      1 |       |
[04/09 22:08:44     86s] (I)      |   8 |   8 |           M8 |    wire |      1 |       |
[04/09 22:08:44     86s] (I)      |  41 |   8 |         VIA8 |     cut |      1 |       |
[04/09 22:08:44     86s] (I)      |   9 |   9 |           M9 |    wire |      1 |       |
[04/09 22:08:44     86s] (I)      |  42 |   9 |       VIARDL |     cut |      1 |       |
[04/09 22:08:44     86s] (I)      |  10 |  10 |         MRDL |    wire |      1 |       |
[04/09 22:08:44     86s] (I)      +-----+-----+--------------+---------+--------+-------+
[04/09 22:08:44     86s] (I)      |  64 |  64 |        NWELL |   other |        |    MS |
[04/09 22:08:44     86s] (I)      |  65 |  65 |          DNW |   other |        |    MS |
[04/09 22:08:44     86s] (I)      |  66 |  66 |         DIFF |   other |        |    MS |
[04/09 22:08:44     86s] (I)      |  67 |  67 |         PIMP |   other |        |    MS |
[04/09 22:08:44     86s] (I)      |  68 |  68 |         NIMP |   other |        |    MS |
[04/09 22:08:44     86s] (I)      |  69 |  69 |      DIFF_18 |   other |        |    MS |
[04/09 22:08:44     86s] (I)      |  70 |  70 |          PAD |   other |        |    MS |
[04/09 22:08:44     86s] (I)      |  71 |  71 |       ESD_25 |   other |        |    MS |
[04/09 22:08:44     86s] (I)      |  72 |  72 |         SBLK |   other |        |    MS |
[04/09 22:08:44     86s] (I)      |  73 |  73 |       HVTIMP |   other |        |    MS |
[04/09 22:08:44     86s] (I)      |  74 |  74 |       LVTIMP |   other |        |    MS |
[04/09 22:08:44     86s] (I)      |  75 |  75 |        M1PIN |   other |        |    MS |
[04/09 22:08:44     86s] (I)      |  76 |  76 |        M2PIN |   other |        |    MS |
[04/09 22:08:44     86s] (I)      |  77 |  77 |        M3PIN |   other |        |    MS |
[04/09 22:08:44     86s] (I)      |  78 |  78 |        M4PIN |   other |        |    MS |
[04/09 22:08:44     86s] (I)      |  79 |  79 |        M5PIN |   other |        |    MS |
[04/09 22:08:44     86s] (I)      |  80 |  80 |        M6PIN |   other |        |    MS |
[04/09 22:08:44     86s] (I)      |  81 |  81 |        M7PIN |   other |        |    MS |
[04/09 22:08:44     86s] (I)      |  82 |  82 |        M8PIN |   other |        |    MS |
[04/09 22:08:44     86s] (I)      |  83 |  83 |        M9PIN |   other |        |    MS |
[04/09 22:08:44     86s] (I)      |  84 |  84 |     MRDL9PIN |   other |        |    MS |
[04/09 22:08:44     86s] (I)      |  85 |  85 |       HOTNWL |   other |        |    MS |
[04/09 22:08:44     86s] (I)      |  86 |  86 |         DIOD |   other |        |    MS |
[04/09 22:08:44     86s] (I)      |  87 |  87 |       BJTDMY |   other |        |    MS |
[04/09 22:08:44     86s] (I)      |  88 |  88 |          RNW |   other |        |    MS |
[04/09 22:08:44     86s] (I)      |  89 |  89 |        RMARK |   other |        |    MS |
[04/09 22:08:44     86s] (I)      |  90 |  90 |   prBoundary |   other |        |    MS |
[04/09 22:08:44     86s] (I)      |  91 |  91 |         LOGO |   other |        |    MS |
[04/09 22:08:44     86s] (I)      |  92 |  92 |           IP |   other |        |    MS |
[04/09 22:08:44     86s] (I)      |  93 |  93 |          RM1 |   other |        |    MS |
[04/09 22:08:44     86s] (I)      |  94 |  94 |          RM2 |   other |        |    MS |
[04/09 22:08:44     86s] (I)      |  95 |  95 |          RM3 |   other |        |    MS |
[04/09 22:08:44     86s] (I)      |  96 |  96 |          RM4 |   other |        |    MS |
[04/09 22:08:44     86s] (I)      |  97 |  97 |          RM5 |   other |        |    MS |
[04/09 22:08:44     86s] (I)      |  98 |  98 |          RM6 |   other |        |    MS |
[04/09 22:08:44     86s] (I)      |  99 |  99 |          RM7 |   other |        |    MS |
[04/09 22:08:44     86s] (I)      | 100 | 100 |          RM8 |   other |        |    MS |
[04/09 22:08:44     86s] (I)      | 101 | 101 |          RM9 |   other |        |    MS |
[04/09 22:08:44     86s] (I)      | 102 | 102 |      DM1EXCL |   other |        |    MS |
[04/09 22:08:44     86s] (I)      | 103 | 103 |      DM2EXCL |   other |        |    MS |
[04/09 22:08:44     86s] (I)      | 104 | 104 |      DM3EXCL |   other |        |    MS |
[04/09 22:08:44     86s] (I)      | 105 | 105 |      DM4EXCL |   other |        |    MS |
[04/09 22:08:44     86s] (I)      | 106 | 106 |      DM5EXCL |   other |        |    MS |
[04/09 22:08:44     86s] (I)      | 107 | 107 |      DM6EXCL |   other |        |    MS |
[04/09 22:08:44     86s] (I)      | 108 | 108 |      DM7EXCL |   other |        |    MS |
[04/09 22:08:44     86s] (I)      | 109 | 109 |      DM8EXCL |   other |        |    MS |
[04/09 22:08:44     86s] (I)      | 110 | 110 |      DM9EXCL |   other |        |    MS |
[04/09 22:08:44     86s] (I)      | 111 | 111 |      DIFF_25 |   other |        |    MS |
[04/09 22:08:44     86s] (I)      | 112 | 112 |      DIFF_FM |   other |        |    MS |
[04/09 22:08:44     86s] (I)      | 113 | 113 |        PO_FM |   other |        |    MS |
[04/09 22:08:44     86s] (I)      |   0 |   0 |           PO |   other |        |    MS |
[04/09 22:08:44     86s] (I)      | 114 | 114 | OverlapCheck | overlap |        |       |
[04/09 22:08:44     86s] (I)      +-----+-----+--------------+---------+--------+-------+
[04/09 22:08:44     86s] (I)      Started Import and model ( Curr Mem: 1751.73 MB )
[04/09 22:08:44     86s] (I)      Default pattern map key = fifo1_sram_default.
[04/09 22:08:44     86s] (I)      == Non-default Options ==
[04/09 22:08:44     86s] (I)      Print mode                                         : 2
[04/09 22:08:44     86s] (I)      Stop if highly congested                           : false
[04/09 22:08:44     86s] (I)      Maximum routing layer                              : 10
[04/09 22:08:44     86s] (I)      Assign partition pins                              : false
[04/09 22:08:44     86s] (I)      Support large GCell                                : true
[04/09 22:08:44     86s] (I)      Number of threads                                  : 1
[04/09 22:08:44     86s] (I)      Number of rows per GCell                           : 3
[04/09 22:08:44     86s] (I)      Max num rows per GCell                             : 32
[04/09 22:08:44     86s] (I)      Method to set GCell size                           : row
[04/09 22:08:44     86s] (I)      Counted 44093 PG shapes. We will not process PG shapes layer by layer.
[04/09 22:08:44     86s] (I)      Use row-based GCell size
[04/09 22:08:44     86s] (I)      Use row-based GCell align
[04/09 22:08:44     86s] (I)      layer 0 area = 10000
[04/09 22:08:44     86s] (I)      layer 1 area = 16000
[04/09 22:08:44     86s] (I)      layer 2 area = 16000
[04/09 22:08:44     86s] (I)      layer 3 area = 16000
[04/09 22:08:44     86s] (I)      layer 4 area = 16000
[04/09 22:08:44     86s] (I)      layer 5 area = 16000
[04/09 22:08:44     86s] (I)      layer 6 area = 16000
[04/09 22:08:44     86s] (I)      layer 7 area = 16000
[04/09 22:08:44     86s] (I)      layer 8 area = 55000
[04/09 22:08:44     86s] (I)      layer 9 area = 4000000
[04/09 22:08:44     86s] (I)      GCell unit size   : 1672
[04/09 22:08:44     86s] (I)      GCell multiplier  : 3
[04/09 22:08:44     86s] (I)      GCell row height  : 1672
[04/09 22:08:44     86s] (I)      Actual row height : 1672
[04/09 22:08:44     86s] (I)      GCell align ref   : 310032 310032
[04/09 22:08:44     86s] [NR-eGR] Track table information for default rule: 
[04/09 22:08:44     86s] [NR-eGR] M1 has single uniform track structure
[04/09 22:08:44     86s] [NR-eGR] M2 has single uniform track structure
[04/09 22:08:44     86s] [NR-eGR] M3 has single uniform track structure
[04/09 22:08:44     86s] [NR-eGR] M4 has single uniform track structure
[04/09 22:08:44     86s] [NR-eGR] M5 has single uniform track structure
[04/09 22:08:44     86s] [NR-eGR] M6 has single uniform track structure
[04/09 22:08:44     86s] [NR-eGR] M7 has single uniform track structure
[04/09 22:08:44     86s] [NR-eGR] M8 has single uniform track structure
[04/09 22:08:44     86s] [NR-eGR] M9 has single uniform track structure
[04/09 22:08:44     86s] [NR-eGR] MRDL has single uniform track structure
[04/09 22:08:44     86s] (I)      ============== Default via ===============
[04/09 22:08:44     86s] (I)      +---+------------------+-----------------+
[04/09 22:08:44     86s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[04/09 22:08:44     86s] (I)      +---+------------------+-----------------+
[04/09 22:08:44     86s] (I)      | 1 |    1  VIA12SQ_C  |    4  VIA12SQ   |
[04/09 22:08:44     86s] (I)      | 2 |    7  VIA23SQ_C  |   10  VIA23SQ   |
[04/09 22:08:44     86s] (I)      | 3 |   13  VIA34SQ_C  |   17  VIA34BAR  |
[04/09 22:08:44     86s] (I)      | 4 |   19  VIA45SQ_C  |   23  VIA45BAR  |
[04/09 22:08:44     86s] (I)      | 5 |   25  VIA56SQ_C  |   29  VIA56BAR  |
[04/09 22:08:44     86s] (I)      | 6 |   31  VIA67SQ_C  |   35  VIA67BAR  |
[04/09 22:08:44     86s] (I)      | 7 |   37  VIA78SQ_C  |   41  VIA78BAR  |
[04/09 22:08:44     86s] (I)      | 8 |   43  VIA89_C    |   44  VIA89     |
[04/09 22:08:44     86s] (I)      | 9 |   45  VIA9RDL    |   45  VIA9RDL   |
[04/09 22:08:44     86s] (I)      +---+------------------+-----------------+
[04/09 22:08:44     86s] [NR-eGR] Read 73417 PG shapes
[04/09 22:08:44     86s] [NR-eGR] Read 0 clock shapes
[04/09 22:08:44     86s] [NR-eGR] Read 0 other shapes
[04/09 22:08:44     86s] [NR-eGR] #Routing Blockages  : 0
[04/09 22:08:44     86s] [NR-eGR] #Instance Blockages : 8891
[04/09 22:08:44     86s] [NR-eGR] #PG Blockages       : 73417
[04/09 22:08:44     86s] [NR-eGR] #Halo Blockages     : 0
[04/09 22:08:44     86s] [NR-eGR] #Boundary Blockages : 0
[04/09 22:08:44     86s] [NR-eGR] #Clock Blockages    : 0
[04/09 22:08:44     86s] [NR-eGR] #Other Blockages    : 0
[04/09 22:08:44     86s] (I)      Design has 0 blackboxes considered as all layer blockages.
[04/09 22:08:44     86s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/09 22:08:44     86s] [NR-eGR] Read 265 nets ( ignored 0 )
[04/09 22:08:44     86s] (I)      early_global_route_priority property id does not exist.
[04/09 22:08:44     86s] (I)      Read Num Blocks=82308  Num Prerouted Wires=0  Num CS=0
[04/09 22:08:44     86s] (I)      Layer 1 (V) : #blockages 20795 : #preroutes 0
[04/09 22:08:44     86s] (I)      Layer 2 (H) : #blockages 21026 : #preroutes 0
[04/09 22:08:44     86s] (I)      Layer 3 (V) : #blockages 15375 : #preroutes 0
[04/09 22:08:44     86s] (I)      Layer 4 (H) : #blockages 11318 : #preroutes 0
[04/09 22:08:44     86s] (I)      Layer 5 (V) : #blockages 7870 : #preroutes 0
[04/09 22:08:44     86s] (I)      Layer 6 (H) : #blockages 4889 : #preroutes 0
[04/09 22:08:44     86s] (I)      Layer 7 (V) : #blockages 968 : #preroutes 0
[04/09 22:08:44     86s] (I)      Layer 8 (H) : #blockages 42 : #preroutes 0
[04/09 22:08:44     86s] (I)      Layer 9 (V) : #blockages 25 : #preroutes 0
[04/09 22:08:44     86s] (I)      Number of ignored nets                =      0
[04/09 22:08:44     86s] (I)      Number of connected nets              =      0
[04/09 22:08:44     86s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[04/09 22:08:44     86s] (I)      Number of clock nets                  =      6.  Ignored: No
[04/09 22:08:44     86s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[04/09 22:08:44     86s] (I)      Number of special nets                =      0.  Ignored: Yes
[04/09 22:08:44     86s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[04/09 22:08:44     86s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[04/09 22:08:44     86s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[04/09 22:08:44     86s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[04/09 22:08:44     86s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/09 22:08:44     86s] [NR-eGR] There are 3 clock nets ( 0 with NDR ).
[04/09 22:08:44     86s] (I)      Ndr track 0 does not exist
[04/09 22:08:44     86s] (I)      ---------------------Grid Graph Info--------------------
[04/09 22:08:44     86s] (I)      Routing area        : (0, 0) - (1200096, 1200096)
[04/09 22:08:44     86s] (I)      Core area           : (310032, 310032) - (890064, 890064)
[04/09 22:08:44     86s] (I)      Site width          :   152  (dbu)
[04/09 22:08:44     86s] (I)      Row height          :  1672  (dbu)
[04/09 22:08:44     86s] (I)      GCell row height    :  1672  (dbu)
[04/09 22:08:44     86s] (I)      GCell width         :  5016  (dbu)
[04/09 22:08:44     86s] (I)      GCell height        :  5016  (dbu)
[04/09 22:08:44     86s] (I)      Grid                :   240   240    10
[04/09 22:08:44     86s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[04/09 22:08:44     86s] (I)      Vertical capacity   :     0  5016     0  5016     0  5016     0  5016     0  5016
[04/09 22:08:44     86s] (I)      Horizontal capacity :     0     0  5016     0  5016     0  5016     0  5016     0
[04/09 22:08:44     86s] (I)      Default wire width  :    50    56    56    56    56    56    56    56   160  2000
[04/09 22:08:44     86s] (I)      Default wire space  :    50    56    56    56    56    56    56    56    56  2000
[04/09 22:08:44     86s] (I)      Default wire pitch  :   100   112   112   112   112   112   112   112   216  4000
[04/09 22:08:44     86s] (I)      Default pitch size  :   100   152   304   304   608   608  1216  1216  2432  4864
[04/09 22:08:44     86s] (I)      First track coord   :   104   104   408   408   712   712  1320  1320  2536  4968
[04/09 22:08:44     86s] (I)      Num tracks per GCell: 50.16 33.00 16.50 16.50  8.25  8.25  4.12  4.12  2.06  1.03
[04/09 22:08:44     86s] (I)      Total num of tracks :  7895  7895  3947  3947  1973  1973   986   986   493   246
[04/09 22:08:44     86s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[04/09 22:08:44     86s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[04/09 22:08:44     86s] (I)      --------------------------------------------------------
[04/09 22:08:44     86s] 
[04/09 22:08:44     86s] [NR-eGR] ============ Routing rule table ============
[04/09 22:08:44     86s] [NR-eGR] Rule id: 0  Nets: 250
[04/09 22:08:44     86s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[04/09 22:08:44     86s] (I)                    Layer    2    3    4    5    6     7     8     9    10 
[04/09 22:08:44     86s] (I)                    Pitch  152  304  304  608  608  1216  1216  2432  4864 
[04/09 22:08:44     86s] (I)             #Used tracks    1    1    1    1    1     1     1     1     1 
[04/09 22:08:44     86s] (I)       #Fully used tracks    1    1    1    1    1     1     1     1     1 
[04/09 22:08:44     86s] [NR-eGR] ========================================
[04/09 22:08:44     86s] [NR-eGR] 
[04/09 22:08:44     86s] (I)      =============== Blocked Tracks ===============
[04/09 22:08:44     86s] (I)      +-------+---------+----------+---------------+
[04/09 22:08:44     86s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[04/09 22:08:44     86s] (I)      +-------+---------+----------+---------------+
[04/09 22:08:44     86s] (I)      |     1 |       0 |        0 |         0.00% |
[04/09 22:08:44     86s] (I)      |     2 | 1894800 |   545754 |        28.80% |
[04/09 22:08:44     86s] (I)      |     3 |  947280 |   261886 |        27.65% |
[04/09 22:08:44     86s] (I)      |     4 |  947280 |    75662 |         7.99% |
[04/09 22:08:44     86s] (I)      |     5 |  473520 |    36047 |         7.61% |
[04/09 22:08:44     86s] (I)      |     6 |  473520 |     9355 |         1.98% |
[04/09 22:08:44     86s] (I)      |     7 |  236640 |    10378 |         4.39% |
[04/09 22:08:44     86s] (I)      |     8 |  236640 |     9819 |         4.15% |
[04/09 22:08:44     86s] (I)      |     9 |  118320 |      120 |         0.10% |
[04/09 22:08:44     86s] (I)      |    10 |   59040 |     3210 |         5.44% |
[04/09 22:08:44     86s] (I)      +-------+---------+----------+---------------+
[04/09 22:08:44     86s] (I)      Finished Import and model ( CPU: 0.12 sec, Real: 0.12 sec, Curr Mem: 1751.73 MB )
[04/09 22:08:44     86s] (I)      Reset routing kernel
[04/09 22:08:44     86s] (I)      numLocalWires=382  numGlobalNetBranches=142  numLocalNetBranches=50
[04/09 22:08:44     86s] (I)      totalPins=1056  totalGlobalPin=824 (78.03%)
[04/09 22:08:44     86s] (I)      total 2D Cap : 4511488 = (1486194 H, 3025294 V)
[04/09 22:08:44     86s] (I)      
[04/09 22:08:44     86s] (I)      ============  Phase 1a Route ============
[04/09 22:08:44     86s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[04/09 22:08:44     86s] (I)      Usage: 6617 = (2834 H, 3783 V) = (0.19% H, 0.13% V) = (1.422e+04um H, 1.898e+04um V)
[04/09 22:08:44     86s] (I)      
[04/09 22:08:44     86s] (I)      ============  Phase 1b Route ============
[04/09 22:08:44     86s] (I)      Usage: 6652 = (2854 H, 3798 V) = (0.19% H, 0.13% V) = (1.432e+04um H, 1.905e+04um V)
[04/09 22:08:44     86s] (I)      eGR overflow: 0.00% H + 0.03% V
[04/09 22:08:44     86s] 
[04/09 22:08:44     86s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.03% V
[04/09 22:08:44     86s] Finished Early Global Route rough congestion estimation: mem = 1751.7M
[04/09 22:08:44     86s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.190, REAL:0.176, MEM:1751.7M, EPOCH TIME: 1712725724.795684
[04/09 22:08:44     86s] earlyGlobalRoute rough estimation gcell size 3 row height
[04/09 22:08:44     86s] OPERPROF: Starting CDPad at level 1, MEM:1751.7M, EPOCH TIME: 1712725724.795957
[04/09 22:08:45     86s] CDPadU 0.003 -> 0.003. R=0.002, N=211, GS=5.016
[04/09 22:08:45     86s] OPERPROF: Finished CDPad at level 1, CPU:0.310, REAL:0.309, MEM:1751.7M, EPOCH TIME: 1712725725.104579
[04/09 22:08:45     86s] OPERPROF: Starting npMain at level 1, MEM:1751.7M, EPOCH TIME: 1712725725.105453
[04/09 22:08:45     86s] OPERPROF:   Starting npPlace at level 2, MEM:1751.7M, EPOCH TIME: 1712725725.111276
[04/09 22:08:45     87s] OPERPROF:   Finished npPlace at level 2, CPU:0.230, REAL:0.238, MEM:1759.2M, EPOCH TIME: 1712725725.349669
[04/09 22:08:45     87s] OPERPROF: Finished npMain at level 1, CPU:0.240, REAL:0.247, MEM:1759.2M, EPOCH TIME: 1712725725.352919
[04/09 22:08:45     87s] Global placement CDP skipped at cutLevel 15.
[04/09 22:08:45     87s] Iteration 15: Total net bbox = 3.184e+04 (1.28e+04 1.90e+04)
[04/09 22:08:45     87s]               Est.  stn bbox = 4.277e+04 (1.69e+04 2.58e+04)
[04/09 22:08:45     87s]               cpu = 0:00:01.2 real = 0:00:01.0 mem = 1759.2M
[04/09 22:08:45     87s] Iteration 16: Total net bbox = 3.184e+04 (1.28e+04 1.90e+04)
[04/09 22:08:45     87s]               Est.  stn bbox = 4.277e+04 (1.69e+04 2.58e+04)
[04/09 22:08:45     87s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1759.2M
[04/09 22:08:45     87s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1759.2M, EPOCH TIME: 1712725725.413030
[04/09 22:08:45     87s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/09 22:08:45     87s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.001, MEM:1759.2M, EPOCH TIME: 1712725725.413675
[04/09 22:08:45     87s] Legalizing MH Cells... 0 / 0 (level 10)
[04/09 22:08:45     87s] No instances found in the vector
[04/09 22:08:45     87s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1759.2M, DRC: 0)
[04/09 22:08:45     87s] 0 (out of 0) MH cells were successfully legalized.
[04/09 22:08:45     87s] OPERPROF: Starting npMain at level 1, MEM:1759.2M, EPOCH TIME: 1712725725.414136
[04/09 22:08:45     87s] OPERPROF:   Starting npPlace at level 2, MEM:1759.2M, EPOCH TIME: 1712725725.417807
[04/09 22:08:45     87s] GP RA stats: MHOnly 0 nrInst 211 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[04/09 22:08:47     88s] OPERPROF:     Starting npBlockageAwareSnap at level 3, MEM:1756.2M, EPOCH TIME: 1712725727.101099
[04/09 22:08:47     89s] OPERPROF:     Finished npBlockageAwareSnap at level 3, CPU:0.060, REAL:0.063, MEM:1768.2M, EPOCH TIME: 1712725727.164279
[04/09 22:08:47     89s] OPERPROF:   Finished npPlace at level 2, CPU:1.730, REAL:1.747, MEM:1768.2M, EPOCH TIME: 1712725727.164956
[04/09 22:08:47     89s] OPERPROF: Finished npMain at level 1, CPU:1.730, REAL:1.754, MEM:1768.2M, EPOCH TIME: 1712725727.167702
[04/09 22:08:47     89s] Iteration 17: Total net bbox = 3.204e+04 (1.29e+04 1.92e+04)
[04/09 22:08:47     89s]               Est.  stn bbox = 4.299e+04 (1.70e+04 2.60e+04)
[04/09 22:08:47     89s]               cpu = 0:00:01.8 real = 0:00:02.0 mem = 1768.2M
[04/09 22:08:47     89s] [adp] clock
[04/09 22:08:47     89s] [adp] weight, nr nets, wire length
[04/09 22:08:47     89s] [adp]      0        6  1736.675000
[04/09 22:08:47     89s] [adp] data
[04/09 22:08:47     89s] [adp] weight, nr nets, wire length
[04/09 22:08:47     89s] [adp]      0      267  30569.941000
[04/09 22:08:47     89s] [adp] 0.000000|0.000000|0.000000
[04/09 22:08:47     89s] Iteration 18: Total net bbox = 3.204e+04 (1.29e+04 1.92e+04)
[04/09 22:08:47     89s]               Est.  stn bbox = 4.299e+04 (1.70e+04 2.60e+04)
[04/09 22:08:47     89s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1768.2M
[04/09 22:08:47     89s] Clear WL Bound Manager after Global Placement... 
[04/09 22:08:47     89s] Finished Global Placement (cpu=0:00:09.1, real=0:00:10.0, mem=1768.2M)
[04/09 22:08:47     89s] Keep Tdgp Graph and DB for later use
[04/09 22:08:47     89s] Info: 3 clock gating cells identified, 0 (on average) moved 0/10
[04/09 22:08:47     89s] Saved padding area to DB
[04/09 22:08:47     89s] All LLGs are deleted
[04/09 22:08:47     89s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2173).
[04/09 22:08:47     89s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:08:47     89s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1768.2M, EPOCH TIME: 1712725727.187146
[04/09 22:08:47     89s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1768.2M, EPOCH TIME: 1712725727.188115
[04/09 22:08:47     89s] Solver runtime cpu: 0:00:01.8 real: 0:00:01.8
[04/09 22:08:47     89s] Core Placement runtime cpu: 0:00:07.3 real: 0:00:09.0
[04/09 22:08:47     89s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[04/09 22:08:47     89s] Type 'man IMPSP-9025' for more detail.
[04/09 22:08:47     89s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1768.2M, EPOCH TIME: 1712725727.194955
[04/09 22:08:47     89s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1768.2M, EPOCH TIME: 1712725727.195323
[04/09 22:08:47     89s] Processing tracks to init pin-track alignment.
[04/09 22:08:47     89s] z: 2, totalTracks: 1
[04/09 22:08:47     89s] z: 4, totalTracks: 1
[04/09 22:08:47     89s] z: 6, totalTracks: 1
[04/09 22:08:47     89s] z: 8, totalTracks: 1
[04/09 22:08:47     89s] #spOpts: N=32 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/09 22:08:47     89s] All LLGs are deleted
[04/09 22:08:47     89s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:08:47     89s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:08:47     89s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1768.2M, EPOCH TIME: 1712725727.206265
[04/09 22:08:47     89s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.001, MEM:1768.2M, EPOCH TIME: 1712725727.207255
[04/09 22:08:47     89s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1768.2M, EPOCH TIME: 1712725727.208686
[04/09 22:08:47     89s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:08:47     89s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:08:47     89s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1768.2M, EPOCH TIME: 1712725727.209209
[04/09 22:08:47     89s] Max number of tech site patterns supported in site array is 256.
[04/09 22:08:47     89s] Core basic site is unit
[04/09 22:08:47     89s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:1768.2M, EPOCH TIME: 1712725727.252265
[04/09 22:08:47     89s] After signature check, allow fast init is true, keep pre-filter is true.
[04/09 22:08:47     89s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[04/09 22:08:47     89s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.000, REAL:0.007, MEM:1768.2M, EPOCH TIME: 1712725727.259093
[04/09 22:08:47     89s] SiteArray: non-trimmed site array dimensions = 358 x 3948
[04/09 22:08:47     89s] SiteArray: use 7,331,840 bytes
[04/09 22:08:47     89s] SiteArray: current memory after site array memory allocation 1759.5M
[04/09 22:08:47     89s] SiteArray: FP blocked sites are writable
[04/09 22:08:47     89s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/09 22:08:47     89s] OPERPROF:         Starting RoutingBlockageFromWireViaStBox at level 5, MEM:1759.5M, EPOCH TIME: 1712725727.287019
[04/09 22:08:47     89s] OPERPROF:         Finished RoutingBlockageFromWireViaStBox at level 5, CPU:0.060, REAL:0.057, MEM:1759.5M, EPOCH TIME: 1712725727.343688
[04/09 22:08:47     89s] SiteArray: number of non floorplan blocked sites for llg default is 1413384
[04/09 22:08:47     89s] Atter site array init, number of instance map data is 0.
[04/09 22:08:47     89s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.160, REAL:0.149, MEM:1759.5M, EPOCH TIME: 1712725727.358541
[04/09 22:08:47     89s] 
[04/09 22:08:47     89s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 22:08:47     89s] OPERPROF:       Starting CMU at level 4, MEM:1759.5M, EPOCH TIME: 1712725727.365409
[04/09 22:08:47     89s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.002, MEM:1759.5M, EPOCH TIME: 1712725727.367620
[04/09 22:08:47     89s] 
[04/09 22:08:47     89s] Bad Lib Cell Checking (CMU) is done! (0)
[04/09 22:08:47     89s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.170, REAL:0.162, MEM:1759.5M, EPOCH TIME: 1712725727.370719
[04/09 22:08:47     89s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1759.5M, EPOCH TIME: 1712725727.370871
[04/09 22:08:47     89s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1759.5M, EPOCH TIME: 1712725727.371028
[04/09 22:08:47     89s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=1759.5MB).
[04/09 22:08:47     89s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.190, REAL:0.191, MEM:1759.5M, EPOCH TIME: 1712725727.386236
[04/09 22:08:47     89s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.190, REAL:0.191, MEM:1759.5M, EPOCH TIME: 1712725727.386444
[04/09 22:08:47     89s] TDRefine: refinePlace mode is spiral
[04/09 22:08:47     89s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.20364.1
[04/09 22:08:47     89s] OPERPROF: Starting RefinePlace at level 1, MEM:1759.5M, EPOCH TIME: 1712725727.386809
[04/09 22:08:47     89s] *** Starting refinePlace (0:01:29 mem=1759.5M) ***
[04/09 22:08:47     89s] Total net bbox length = 2.809e+04 (1.173e+04 1.636e+04) (ext = 5.138e+03)
[04/09 22:08:47     89s] 
[04/09 22:08:47     89s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 22:08:47     89s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/09 22:08:47     89s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1759.5M, EPOCH TIME: 1712725727.394324
[04/09 22:08:47     89s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.001, MEM:1759.5M, EPOCH TIME: 1712725727.395554
[04/09 22:08:47     89s] (I)      Default pattern map key = fifo1_sram_default.
[04/09 22:08:47     89s] (I)      Default pattern map key = fifo1_sram_default.
[04/09 22:08:47     89s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1759.5M, EPOCH TIME: 1712725727.400935
[04/09 22:08:47     89s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.001, MEM:1759.5M, EPOCH TIME: 1712725727.402433
[04/09 22:08:47     89s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1759.5M, EPOCH TIME: 1712725727.402757
[04/09 22:08:47     89s] Starting refinePlace ...
[04/09 22:08:47     89s] (I)      Default pattern map key = fifo1_sram_default.
[04/09 22:08:47     89s] (I)      Default pattern map key = fifo1_sram_default.
[04/09 22:08:47     89s]   Spread Effort: high, standalone mode, useDDP on.
[04/09 22:08:47     89s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1759.5MB) @(0:01:29 - 0:01:29).
[04/09 22:08:47     89s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/09 22:08:47     89s] wireLenOptFixPriorityInst 0 inst fixed
[04/09 22:08:47     89s] Placement tweakage begins.
[04/09 22:08:47     89s] wire length = 3.479e+04
[04/09 22:08:47     89s] wire length = 3.449e+04
[04/09 22:08:47     89s] Placement tweakage ends.
[04/09 22:08:47     89s] Move report: tweak moves 18 insts, mean move: 5.09 um, max move: 8.27 um 
[04/09 22:08:47     89s] 	Max move on inst (sync_r2w/wq1_rptr_reg_5_): (443.84, 574.19) --> (437.37, 575.99)
[04/09 22:08:47     89s] 
[04/09 22:08:47     89s] Running Spiral with 1 thread in Normal Mode  fetchWidth=289 
[04/09 22:08:47     89s] Move report: legalization moves 211 insts, mean move: 0.99 um, max move: 3.45 um spiral
[04/09 22:08:47     89s] 	Max move on inst (sync_w2r/rq1_wptr_reg_6_): (443.75, 577.55) --> (443.64, 574.21)
[04/09 22:08:47     89s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[04/09 22:08:47     89s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[04/09 22:08:47     89s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1775.5MB) @(0:01:29 - 0:01:29).
[04/09 22:08:47     89s] Since WEEQ reclaim is enabled, PA align is changed to limited mode.
[04/09 22:08:47     89s] Move report: Detail placement moves 211 insts, mean move: 1.34 um, max move: 9.88 um 
[04/09 22:08:47     89s] 	Max move on inst (sync_w2r/rq2_wptr_reg_5_): (437.37, 575.99) --> (443.79, 572.54)
[04/09 22:08:47     89s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1775.5MB
[04/09 22:08:47     89s] Statistics of distance of Instance movement in refine placement:
[04/09 22:08:47     89s]   maximum (X+Y) =         9.88 um
[04/09 22:08:47     89s]   inst (sync_w2r/rq2_wptr_reg_5_) with max move: (437.365, 575.988) -> (443.792, 572.536)
[04/09 22:08:47     89s]   mean    (X+Y) =         1.34 um
[04/09 22:08:47     89s] Summary Report:
[04/09 22:08:47     89s] Instances move: 211 (out of 211 movable)
[04/09 22:08:47     89s] Instances flipped: 0
[04/09 22:08:47     89s] Mean displacement: 1.34 um
[04/09 22:08:47     89s] Max displacement: 9.88 um (Instance: sync_w2r/rq2_wptr_reg_5_) (437.365, 575.988) -> (443.792, 572.536)
[04/09 22:08:47     89s] 	Length: 28 sites, height: 1 rows, site name: unit, cell type: DFFARX1_RVT
[04/09 22:08:47     89s] Total instances moved : 211
[04/09 22:08:47     89s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.070, REAL:0.063, MEM:1775.5M, EPOCH TIME: 1712725727.466226
[04/09 22:08:47     89s] Total net bbox length = 2.790e+04 (1.147e+04 1.642e+04) (ext = 5.104e+03)
[04/09 22:08:47     89s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1775.5MB
[04/09 22:08:47     89s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1775.5MB) @(0:01:29 - 0:01:29).
[04/09 22:08:47     89s] *** Finished refinePlace (0:01:29 mem=1775.5M) ***
[04/09 22:08:47     89s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.20364.1
[04/09 22:08:47     89s] OPERPROF: Finished RefinePlace at level 1, CPU:0.090, REAL:0.081, MEM:1775.5M, EPOCH TIME: 1712725727.467367
[04/09 22:08:47     89s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1775.5M, EPOCH TIME: 1712725727.467557
[04/09 22:08:47     89s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:570).
[04/09 22:08:47     89s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:08:47     89s] All LLGs are deleted
[04/09 22:08:47     89s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:08:47     89s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:08:47     89s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1775.5M, EPOCH TIME: 1712725727.475381
[04/09 22:08:47     89s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1775.5M, EPOCH TIME: 1712725727.476503
[04/09 22:08:47     89s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.020, REAL:0.023, MEM:1737.5M, EPOCH TIME: 1712725727.490497
[04/09 22:08:47     89s] *** Finished Initial Placement (cpu=0:00:10.1, real=0:00:11.0, mem=1737.5M) ***
[04/09 22:08:47     89s] Processing tracks to init pin-track alignment.
[04/09 22:08:47     89s] z: 2, totalTracks: 1
[04/09 22:08:47     89s] z: 4, totalTracks: 1
[04/09 22:08:47     89s] z: 6, totalTracks: 1
[04/09 22:08:47     89s] z: 8, totalTracks: 1
[04/09 22:08:47     89s] #spOpts: N=32 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/09 22:08:47     89s] All LLGs are deleted
[04/09 22:08:47     89s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:08:47     89s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:08:47     89s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1737.5M, EPOCH TIME: 1712725727.502208
[04/09 22:08:47     89s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.002, MEM:1737.5M, EPOCH TIME: 1712725727.503911
[04/09 22:08:47     89s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1737.5M, EPOCH TIME: 1712725727.504281
[04/09 22:08:47     89s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:08:47     89s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:08:47     89s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1737.5M, EPOCH TIME: 1712725727.504968
[04/09 22:08:47     89s] Max number of tech site patterns supported in site array is 256.
[04/09 22:08:47     89s] Core basic site is unit
[04/09 22:08:47     89s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1737.5M, EPOCH TIME: 1712725727.554175
[04/09 22:08:47     89s] After signature check, allow fast init is true, keep pre-filter is true.
[04/09 22:08:47     89s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[04/09 22:08:47     89s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.007, MEM:1737.5M, EPOCH TIME: 1712725727.561542
[04/09 22:08:47     89s] Fast DP-INIT is on for default
[04/09 22:08:47     89s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/09 22:08:47     89s] Atter site array init, number of instance map data is 0.
[04/09 22:08:47     89s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.080, REAL:0.083, MEM:1737.5M, EPOCH TIME: 1712725727.588051
[04/09 22:08:47     89s] 
[04/09 22:08:47     89s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 22:08:47     89s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.090, REAL:0.093, MEM:1737.5M, EPOCH TIME: 1712725727.597139
[04/09 22:08:47     89s] OPERPROF: Starting spReportDensityMap (include fixed instaces) at level 1, MEM:1737.5M, EPOCH TIME: 1712725727.611690
[04/09 22:08:47     89s] OPERPROF:   Starting Cal-LLG-Density-Map at level 2, MEM:1737.5M, EPOCH TIME: 1712725727.614710
[04/09 22:08:47     89s] OPERPROF:   Finished Cal-LLG-Density-Map at level 2, CPU:0.010, REAL:0.014, MEM:1737.5M, EPOCH TIME: 1712725727.628224
[04/09 22:08:47     89s] default core: bins with density > 0.750 = 16.44 % ( 213 / 1296 )
[04/09 22:08:47     89s] Density distribution unevenness ratio = 74.733%
[04/09 22:08:47     89s] OPERPROF: Finished spReportDensityMap (include fixed instaces) at level 1, CPU:0.020, REAL:0.017, MEM:1737.5M, EPOCH TIME: 1712725727.628442
[04/09 22:08:47     89s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1737.5M, EPOCH TIME: 1712725727.628605
[04/09 22:08:47     89s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:359).
[04/09 22:08:47     89s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:08:47     89s] All LLGs are deleted
[04/09 22:08:47     89s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:08:47     89s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:08:47     89s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1737.5M, EPOCH TIME: 1712725727.634716
[04/09 22:08:47     89s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1737.5M, EPOCH TIME: 1712725727.635622
[04/09 22:08:47     89s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.011, MEM:1737.5M, EPOCH TIME: 1712725727.639401
[04/09 22:08:47     89s] 
[04/09 22:08:47     89s] *** Start incrementalPlace ***
[04/09 22:08:47     89s] User Input Parameters:
[04/09 22:08:47     89s] - Congestion Driven    : On
[04/09 22:08:47     89s] - Timing Driven        : On
[04/09 22:08:47     89s] - Area-Violation Based : On
[04/09 22:08:47     89s] - Start Rollback Level : -5
[04/09 22:08:47     89s] - Legalized            : On
[04/09 22:08:47     89s] - Window Based         : Off
[04/09 22:08:47     89s] - eDen incr mode       : Off
[04/09 22:08:47     89s] - Small incr mode      : Off
[04/09 22:08:47     89s] 
[04/09 22:08:47     89s] No Views given, use default active views for adaptive view pruning
[04/09 22:08:47     89s] SKP will enable view:
[04/09 22:08:47     89s]   func_max_scenario
[04/09 22:08:47     89s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1737.5M, EPOCH TIME: 1712725727.654073
[04/09 22:08:47     89s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.010, REAL:0.010, MEM:1737.5M, EPOCH TIME: 1712725727.664113
[04/09 22:08:47     89s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1737.5M, EPOCH TIME: 1712725727.664309
[04/09 22:08:47     89s] Starting Early Global Route congestion estimation: mem = 1737.5M
[04/09 22:08:47     89s] (I)      ======================= Layers ========================
[04/09 22:08:47     89s] (I)      +-----+-----+--------------+---------+--------+-------+
[04/09 22:08:47     89s] (I)      | DB# |  ID |         Name |    Type | #Masks | Extra |
[04/09 22:08:47     89s] (I)      +-----+-----+--------------+---------+--------+-------+
[04/09 22:08:47     89s] (I)      |  33 |   0 |           CO |     cut |      1 |       |
[04/09 22:08:47     89s] (I)      |   1 |   1 |           M1 |    wire |      1 |       |
[04/09 22:08:47     89s] (I)      |  34 |   1 |         VIA1 |     cut |      1 |       |
[04/09 22:08:47     89s] (I)      |   2 |   2 |           M2 |    wire |      1 |       |
[04/09 22:08:47     89s] (I)      |  35 |   2 |         VIA2 |     cut |      1 |       |
[04/09 22:08:47     89s] (I)      |   3 |   3 |           M3 |    wire |      1 |       |
[04/09 22:08:47     89s] (I)      |  36 |   3 |         VIA3 |     cut |      1 |       |
[04/09 22:08:47     89s] (I)      |   4 |   4 |           M4 |    wire |      1 |       |
[04/09 22:08:47     89s] (I)      |  37 |   4 |         VIA4 |     cut |      1 |       |
[04/09 22:08:47     89s] (I)      |   5 |   5 |           M5 |    wire |      1 |       |
[04/09 22:08:47     89s] (I)      |  38 |   5 |         VIA5 |     cut |      1 |       |
[04/09 22:08:47     89s] (I)      |   6 |   6 |           M6 |    wire |      1 |       |
[04/09 22:08:47     89s] (I)      |  39 |   6 |         VIA6 |     cut |      1 |       |
[04/09 22:08:47     89s] (I)      |   7 |   7 |           M7 |    wire |      1 |       |
[04/09 22:08:47     89s] (I)      |  40 |   7 |         VIA7 |     cut |      1 |       |
[04/09 22:08:47     89s] (I)      |   8 |   8 |           M8 |    wire |      1 |       |
[04/09 22:08:47     89s] (I)      |  41 |   8 |         VIA8 |     cut |      1 |       |
[04/09 22:08:47     89s] (I)      |   9 |   9 |           M9 |    wire |      1 |       |
[04/09 22:08:47     89s] (I)      |  42 |   9 |       VIARDL |     cut |      1 |       |
[04/09 22:08:47     89s] (I)      |  10 |  10 |         MRDL |    wire |      1 |       |
[04/09 22:08:47     89s] (I)      +-----+-----+--------------+---------+--------+-------+
[04/09 22:08:47     89s] (I)      |  64 |  64 |        NWELL |   other |        |    MS |
[04/09 22:08:47     89s] (I)      |  65 |  65 |          DNW |   other |        |    MS |
[04/09 22:08:47     89s] (I)      |  66 |  66 |         DIFF |   other |        |    MS |
[04/09 22:08:47     89s] (I)      |  67 |  67 |         PIMP |   other |        |    MS |
[04/09 22:08:47     89s] (I)      |  68 |  68 |         NIMP |   other |        |    MS |
[04/09 22:08:47     89s] (I)      |  69 |  69 |      DIFF_18 |   other |        |    MS |
[04/09 22:08:47     89s] (I)      |  70 |  70 |          PAD |   other |        |    MS |
[04/09 22:08:47     89s] (I)      |  71 |  71 |       ESD_25 |   other |        |    MS |
[04/09 22:08:47     89s] (I)      |  72 |  72 |         SBLK |   other |        |    MS |
[04/09 22:08:47     89s] (I)      |  73 |  73 |       HVTIMP |   other |        |    MS |
[04/09 22:08:47     89s] (I)      |  74 |  74 |       LVTIMP |   other |        |    MS |
[04/09 22:08:47     89s] (I)      |  75 |  75 |        M1PIN |   other |        |    MS |
[04/09 22:08:47     89s] (I)      |  76 |  76 |        M2PIN |   other |        |    MS |
[04/09 22:08:47     89s] (I)      |  77 |  77 |        M3PIN |   other |        |    MS |
[04/09 22:08:47     89s] (I)      |  78 |  78 |        M4PIN |   other |        |    MS |
[04/09 22:08:47     89s] (I)      |  79 |  79 |        M5PIN |   other |        |    MS |
[04/09 22:08:47     89s] (I)      |  80 |  80 |        M6PIN |   other |        |    MS |
[04/09 22:08:47     89s] (I)      |  81 |  81 |        M7PIN |   other |        |    MS |
[04/09 22:08:47     89s] (I)      |  82 |  82 |        M8PIN |   other |        |    MS |
[04/09 22:08:47     89s] (I)      |  83 |  83 |        M9PIN |   other |        |    MS |
[04/09 22:08:47     89s] (I)      |  84 |  84 |     MRDL9PIN |   other |        |    MS |
[04/09 22:08:47     89s] (I)      |  85 |  85 |       HOTNWL |   other |        |    MS |
[04/09 22:08:47     89s] (I)      |  86 |  86 |         DIOD |   other |        |    MS |
[04/09 22:08:47     89s] (I)      |  87 |  87 |       BJTDMY |   other |        |    MS |
[04/09 22:08:47     89s] (I)      |  88 |  88 |          RNW |   other |        |    MS |
[04/09 22:08:47     89s] (I)      |  89 |  89 |        RMARK |   other |        |    MS |
[04/09 22:08:47     89s] (I)      |  90 |  90 |   prBoundary |   other |        |    MS |
[04/09 22:08:47     89s] (I)      |  91 |  91 |         LOGO |   other |        |    MS |
[04/09 22:08:47     89s] (I)      |  92 |  92 |           IP |   other |        |    MS |
[04/09 22:08:47     89s] (I)      |  93 |  93 |          RM1 |   other |        |    MS |
[04/09 22:08:47     89s] (I)      |  94 |  94 |          RM2 |   other |        |    MS |
[04/09 22:08:47     89s] (I)      |  95 |  95 |          RM3 |   other |        |    MS |
[04/09 22:08:47     89s] (I)      |  96 |  96 |          RM4 |   other |        |    MS |
[04/09 22:08:47     89s] (I)      |  97 |  97 |          RM5 |   other |        |    MS |
[04/09 22:08:47     89s] (I)      |  98 |  98 |          RM6 |   other |        |    MS |
[04/09 22:08:47     89s] (I)      |  99 |  99 |          RM7 |   other |        |    MS |
[04/09 22:08:47     89s] (I)      | 100 | 100 |          RM8 |   other |        |    MS |
[04/09 22:08:47     89s] (I)      | 101 | 101 |          RM9 |   other |        |    MS |
[04/09 22:08:47     89s] (I)      | 102 | 102 |      DM1EXCL |   other |        |    MS |
[04/09 22:08:47     89s] (I)      | 103 | 103 |      DM2EXCL |   other |        |    MS |
[04/09 22:08:47     89s] (I)      | 104 | 104 |      DM3EXCL |   other |        |    MS |
[04/09 22:08:47     89s] (I)      | 105 | 105 |      DM4EXCL |   other |        |    MS |
[04/09 22:08:47     89s] (I)      | 106 | 106 |      DM5EXCL |   other |        |    MS |
[04/09 22:08:47     89s] (I)      | 107 | 107 |      DM6EXCL |   other |        |    MS |
[04/09 22:08:47     89s] (I)      | 108 | 108 |      DM7EXCL |   other |        |    MS |
[04/09 22:08:47     89s] (I)      | 109 | 109 |      DM8EXCL |   other |        |    MS |
[04/09 22:08:47     89s] (I)      | 110 | 110 |      DM9EXCL |   other |        |    MS |
[04/09 22:08:47     89s] (I)      | 111 | 111 |      DIFF_25 |   other |        |    MS |
[04/09 22:08:47     89s] (I)      | 112 | 112 |      DIFF_FM |   other |        |    MS |
[04/09 22:08:47     89s] (I)      | 113 | 113 |        PO_FM |   other |        |    MS |
[04/09 22:08:47     89s] (I)      |   0 |   0 |           PO |   other |        |    MS |
[04/09 22:08:47     89s] (I)      | 114 | 114 | OverlapCheck | overlap |        |       |
[04/09 22:08:47     89s] (I)      +-----+-----+--------------+---------+--------+-------+
[04/09 22:08:47     89s] (I)      Started Import and model ( Curr Mem: 1737.53 MB )
[04/09 22:08:47     89s] (I)      Default pattern map key = fifo1_sram_default.
[04/09 22:08:47     89s] (I)      == Non-default Options ==
[04/09 22:08:47     89s] (I)      Maximum routing layer                              : 10
[04/09 22:08:47     89s] (I)      Number of threads                                  : 1
[04/09 22:08:47     89s] (I)      Use non-blocking free Dbs wires                    : false
[04/09 22:08:47     89s] (I)      Method to set GCell size                           : row
[04/09 22:08:47     89s] (I)      Counted 44093 PG shapes. We will not process PG shapes layer by layer.
[04/09 22:08:47     89s] (I)      Use row-based GCell size
[04/09 22:08:47     89s] (I)      Use row-based GCell align
[04/09 22:08:47     89s] (I)      layer 0 area = 10000
[04/09 22:08:47     89s] (I)      layer 1 area = 16000
[04/09 22:08:47     89s] (I)      layer 2 area = 16000
[04/09 22:08:47     89s] (I)      layer 3 area = 16000
[04/09 22:08:47     89s] (I)      layer 4 area = 16000
[04/09 22:08:47     89s] (I)      layer 5 area = 16000
[04/09 22:08:47     89s] (I)      layer 6 area = 16000
[04/09 22:08:47     89s] (I)      layer 7 area = 16000
[04/09 22:08:47     89s] (I)      layer 8 area = 55000
[04/09 22:08:47     89s] (I)      layer 9 area = 4000000
[04/09 22:08:47     89s] (I)      GCell unit size   : 1672
[04/09 22:08:47     89s] (I)      GCell multiplier  : 1
[04/09 22:08:47     89s] (I)      GCell row height  : 1672
[04/09 22:08:47     89s] (I)      Actual row height : 1672
[04/09 22:08:47     89s] (I)      GCell align ref   : 310032 310032
[04/09 22:08:47     89s] [NR-eGR] Track table information for default rule: 
[04/09 22:08:47     89s] [NR-eGR] M1 has single uniform track structure
[04/09 22:08:47     89s] [NR-eGR] M2 has single uniform track structure
[04/09 22:08:47     89s] [NR-eGR] M3 has single uniform track structure
[04/09 22:08:47     89s] [NR-eGR] M4 has single uniform track structure
[04/09 22:08:47     89s] [NR-eGR] M5 has single uniform track structure
[04/09 22:08:47     89s] [NR-eGR] M6 has single uniform track structure
[04/09 22:08:47     89s] [NR-eGR] M7 has single uniform track structure
[04/09 22:08:47     89s] [NR-eGR] M8 has single uniform track structure
[04/09 22:08:47     89s] [NR-eGR] M9 has single uniform track structure
[04/09 22:08:47     89s] [NR-eGR] MRDL has single uniform track structure
[04/09 22:08:47     89s] (I)      ============== Default via ===============
[04/09 22:08:47     89s] (I)      +---+------------------+-----------------+
[04/09 22:08:47     89s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[04/09 22:08:47     89s] (I)      +---+------------------+-----------------+
[04/09 22:08:47     89s] (I)      | 1 |    1  VIA12SQ_C  |    4  VIA12SQ   |
[04/09 22:08:47     89s] (I)      | 2 |    7  VIA23SQ_C  |   10  VIA23SQ   |
[04/09 22:08:47     89s] (I)      | 3 |   13  VIA34SQ_C  |   17  VIA34BAR  |
[04/09 22:08:47     89s] (I)      | 4 |   19  VIA45SQ_C  |   23  VIA45BAR  |
[04/09 22:08:47     89s] (I)      | 5 |   25  VIA56SQ_C  |   29  VIA56BAR  |
[04/09 22:08:47     89s] (I)      | 6 |   31  VIA67SQ_C  |   35  VIA67BAR  |
[04/09 22:08:47     89s] (I)      | 7 |   37  VIA78SQ_C  |   41  VIA78BAR  |
[04/09 22:08:47     89s] (I)      | 8 |   43  VIA89_C    |   44  VIA89     |
[04/09 22:08:47     89s] (I)      | 9 |   45  VIA9RDL    |   45  VIA9RDL   |
[04/09 22:08:47     89s] (I)      +---+------------------+-----------------+
[04/09 22:08:47     89s] [NR-eGR] Read 73417 PG shapes
[04/09 22:08:47     89s] [NR-eGR] Read 0 clock shapes
[04/09 22:08:47     89s] [NR-eGR] Read 0 other shapes
[04/09 22:08:47     89s] [NR-eGR] #Routing Blockages  : 0
[04/09 22:08:47     89s] [NR-eGR] #Instance Blockages : 8891
[04/09 22:08:47     89s] [NR-eGR] #PG Blockages       : 73417
[04/09 22:08:47     89s] [NR-eGR] #Halo Blockages     : 0
[04/09 22:08:47     89s] [NR-eGR] #Boundary Blockages : 0
[04/09 22:08:47     89s] [NR-eGR] #Clock Blockages    : 0
[04/09 22:08:47     89s] [NR-eGR] #Other Blockages    : 0
[04/09 22:08:47     89s] (I)      Design has 0 blackboxes considered as all layer blockages.
[04/09 22:08:47     89s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/09 22:08:47     89s] [NR-eGR] Read 265 nets ( ignored 0 )
[04/09 22:08:47     89s] (I)      early_global_route_priority property id does not exist.
[04/09 22:08:47     89s] (I)      Read Num Blocks=82308  Num Prerouted Wires=0  Num CS=0
[04/09 22:08:47     89s] (I)      Layer 1 (V) : #blockages 20795 : #preroutes 0
[04/09 22:08:47     89s] (I)      Layer 2 (H) : #blockages 21026 : #preroutes 0
[04/09 22:08:47     89s] (I)      Layer 3 (V) : #blockages 15375 : #preroutes 0
[04/09 22:08:47     89s] (I)      Layer 4 (H) : #blockages 11318 : #preroutes 0
[04/09 22:08:47     89s] (I)      Layer 5 (V) : #blockages 7870 : #preroutes 0
[04/09 22:08:47     89s] (I)      Layer 6 (H) : #blockages 4889 : #preroutes 0
[04/09 22:08:48     89s] (I)      Layer 7 (V) : #blockages 968 : #preroutes 0
[04/09 22:08:48     89s] (I)      Layer 8 (H) : #blockages 42 : #preroutes 0
[04/09 22:08:48     89s] (I)      Layer 9 (V) : #blockages 25 : #preroutes 0
[04/09 22:08:48     89s] (I)      Number of ignored nets                =      0
[04/09 22:08:48     89s] (I)      Number of connected nets              =      0
[04/09 22:08:48     89s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[04/09 22:08:48     89s] (I)      Number of clock nets                  =      6.  Ignored: No
[04/09 22:08:48     89s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[04/09 22:08:48     89s] (I)      Number of special nets                =      0.  Ignored: Yes
[04/09 22:08:48     89s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[04/09 22:08:48     89s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[04/09 22:08:48     89s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[04/09 22:08:48     89s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[04/09 22:08:48     89s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/09 22:08:48     89s] [NR-eGR] There are 3 clock nets ( 0 with NDR ).
[04/09 22:08:48     89s] (I)      Ndr track 0 does not exist
[04/09 22:08:48     90s] (I)      ---------------------Grid Graph Info--------------------
[04/09 22:08:48     90s] (I)      Routing area        : (0, 0) - (1200096, 1200096)
[04/09 22:08:48     90s] (I)      Core area           : (310032, 310032) - (890064, 890064)
[04/09 22:08:48     90s] (I)      Site width          :   152  (dbu)
[04/09 22:08:48     90s] (I)      Row height          :  1672  (dbu)
[04/09 22:08:48     90s] (I)      GCell row height    :  1672  (dbu)
[04/09 22:08:48     90s] (I)      GCell width         :  1672  (dbu)
[04/09 22:08:48     90s] (I)      GCell height        :  1672  (dbu)
[04/09 22:08:48     90s] (I)      Grid                :   718   718    10
[04/09 22:08:48     90s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[04/09 22:08:48     90s] (I)      Vertical capacity   :     0  1672     0  1672     0  1672     0  1672     0  1672
[04/09 22:08:48     90s] (I)      Horizontal capacity :     0     0  1672     0  1672     0  1672     0  1672     0
[04/09 22:08:48     90s] (I)      Default wire width  :    50    56    56    56    56    56    56    56   160  2000
[04/09 22:08:48     90s] (I)      Default wire space  :    50    56    56    56    56    56    56    56    56  2000
[04/09 22:08:48     90s] (I)      Default wire pitch  :   100   112   112   112   112   112   112   112   216  4000
[04/09 22:08:48     90s] (I)      Default pitch size  :   100   152   304   304   608   608  1216  1216  2432  4864
[04/09 22:08:48     90s] (I)      First track coord   :   104   104   408   408   712   712  1320  1320  2536  4968
[04/09 22:08:48     90s] (I)      Num tracks per GCell: 16.72 11.00  5.50  5.50  2.75  2.75  1.38  1.38  0.69  0.34
[04/09 22:08:48     90s] (I)      Total num of tracks :  7895  7895  3947  3947  1973  1973   986   986   493   246
[04/09 22:08:48     90s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[04/09 22:08:48     90s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[04/09 22:08:48     90s] (I)      --------------------------------------------------------
[04/09 22:08:48     90s] 
[04/09 22:08:48     90s] [NR-eGR] ============ Routing rule table ============
[04/09 22:08:48     90s] [NR-eGR] Rule id: 0  Nets: 250
[04/09 22:08:48     90s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[04/09 22:08:48     90s] (I)                    Layer    2    3    4    5    6     7     8     9    10 
[04/09 22:08:48     90s] (I)                    Pitch  152  304  304  608  608  1216  1216  2432  4864 
[04/09 22:08:48     90s] (I)             #Used tracks    1    1    1    1    1     1     1     1     1 
[04/09 22:08:48     90s] (I)       #Fully used tracks    1    1    1    1    1     1     1     1     1 
[04/09 22:08:48     90s] [NR-eGR] ========================================
[04/09 22:08:48     90s] [NR-eGR] 
[04/09 22:08:48     90s] (I)      =============== Blocked Tracks ===============
[04/09 22:08:48     90s] (I)      +-------+---------+----------+---------------+
[04/09 22:08:48     90s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[04/09 22:08:48     90s] (I)      +-------+---------+----------+---------------+
[04/09 22:08:48     90s] (I)      |     1 |       0 |        0 |         0.00% |
[04/09 22:08:48     90s] (I)      |     2 | 5668610 |  1596010 |        28.16% |
[04/09 22:08:48     90s] (I)      |     3 | 2833946 |   755371 |        26.65% |
[04/09 22:08:48     90s] (I)      |     4 | 2833946 |   210155 |         7.42% |
[04/09 22:08:48     90s] (I)      |     5 | 1416614 |    93115 |         6.57% |
[04/09 22:08:48     90s] (I)      |     6 | 1416614 |    23286 |         1.64% |
[04/09 22:08:48     90s] (I)      |     7 |  707948 |    27421 |         3.87% |
[04/09 22:08:48     90s] (I)      |     8 |  707948 |    26642 |         3.76% |
[04/09 22:08:48     90s] (I)      |     9 |  353974 |      240 |         0.07% |
[04/09 22:08:48     90s] (I)      |    10 |  176628 |     8790 |         4.98% |
[04/09 22:08:48     90s] (I)      +-------+---------+----------+---------------+
[04/09 22:08:48     90s] (I)      Finished Import and model ( CPU: 0.45 sec, Real: 0.46 sec, Curr Mem: 1803.46 MB )
[04/09 22:08:48     90s] (I)      Reset routing kernel
[04/09 22:08:48     90s] (I)      Started Global Routing ( Curr Mem: 1803.46 MB )
[04/09 22:08:48     90s] (I)      totalPins=1056  totalGlobalPin=1054 (99.81%)
[04/09 22:08:48     90s] (I)      total 2D Cap : 13498256 = (4450757 H, 9047499 V)
[04/09 22:08:48     90s] [NR-eGR] Layer group 1: route 250 net(s) in layer range [2, 10]
[04/09 22:08:48     90s] (I)      
[04/09 22:08:48     90s] (I)      ============  Phase 1a Route ============
[04/09 22:08:48     90s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[04/09 22:08:48     90s] (I)      Usage: 19873 = (8386 H, 11487 V) = (0.19% H, 0.13% V) = (1.402e+04um H, 1.921e+04um V)
[04/09 22:08:48     90s] (I)      
[04/09 22:08:48     90s] (I)      ============  Phase 1b Route ============
[04/09 22:08:48     90s] (I)      Usage: 19934 = (8422 H, 11512 V) = (0.19% H, 0.13% V) = (1.408e+04um H, 1.925e+04um V)
[04/09 22:08:48     90s] (I)      Overflow of layer group 1: 0.00% H + 0.05% V. EstWL: 3.332965e+04um
[04/09 22:08:48     90s] (I)      Congestion metric : 0.00%H 0.05%V, 0.05%HV
[04/09 22:08:48     90s] (I)      Congestion threshold : each 60.00, sum 90.00
[04/09 22:08:48     90s] (I)      
[04/09 22:08:48     90s] (I)      ============  Phase 1c Route ============
[04/09 22:08:48     90s] (I)      Level2 Grid: 144 x 144
[04/09 22:08:48     90s] (I)      Usage: 20080 = (8456 H, 11624 V) = (0.19% H, 0.13% V) = (1.414e+04um H, 1.944e+04um V)
[04/09 22:08:48     90s] (I)      
[04/09 22:08:48     90s] (I)      ============  Phase 1d Route ============
[04/09 22:08:48     90s] (I)      Usage: 20080 = (8456 H, 11624 V) = (0.19% H, 0.13% V) = (1.414e+04um H, 1.944e+04um V)
[04/09 22:08:48     90s] (I)      
[04/09 22:08:48     90s] (I)      ============  Phase 1e Route ============
[04/09 22:08:48     90s] (I)      Usage: 20080 = (8456 H, 11624 V) = (0.19% H, 0.13% V) = (1.414e+04um H, 1.944e+04um V)
[04/09 22:08:48     90s] [NR-eGR] Early Global Route overflow of layer group 1: 0.01% H + 0.02% V. EstWL: 3.357376e+04um
[04/09 22:08:48     90s] (I)      
[04/09 22:08:48     90s] (I)      ============  Phase 1l Route ============
[04/09 22:08:48     90s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[04/09 22:08:48     90s] (I)      Layer  2:    4149907      3072         2     1444663     4218203    (25.51%) 
[04/09 22:08:48     90s] (I)      Layer  3:    2088355      2891         8      708488     2122945    (25.02%) 
[04/09 22:08:48     90s] (I)      Layer  4:    2651374      2335        20      140195     2691238    ( 4.95%) 
[04/09 22:08:48     90s] (I)      Layer  5:    1328765      3298        15       67446     1348270    ( 4.76%) 
[04/09 22:08:48     90s] (I)      Layer  6:    1401384      6349       242           0     1415716    ( 0.00%) 
[04/09 22:08:48     90s] (I)      Layer  7:     681555      2375        28       16545      691313    ( 2.34%) 
[04/09 22:08:48     90s] (I)      Layer  8:     682296       423        20       24040      683818    ( 3.40%) 
[04/09 22:08:48     90s] (I)      Layer  9:     353285       172         0      111009      242921    (31.36%) 
[04/09 22:08:48     90s] (I)      Layer 10:     167902         0         0      119161       57804    (67.34%) 
[04/09 22:08:48     90s] (I)      Total:      13504823     20915       335     2631545    13472224    (16.34%) 
[04/09 22:08:48     90s] (I)      
[04/09 22:08:48     90s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/09 22:08:48     90s] [NR-eGR]                        OverCon           OverCon            
[04/09 22:08:48     90s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[04/09 22:08:48     90s] [NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[04/09 22:08:48     90s] [NR-eGR] ---------------------------------------------------------------
[04/09 22:08:48     90s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/09 22:08:48     90s] [NR-eGR]      M2 ( 2)         2( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/09 22:08:48     90s] [NR-eGR]      M3 ( 3)         7( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/09 22:08:48     90s] [NR-eGR]      M4 ( 4)        18( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/09 22:08:48     90s] [NR-eGR]      M5 ( 5)        14( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/09 22:08:48     90s] [NR-eGR]      M6 ( 6)       163( 0.03%)         8( 0.00%)   ( 0.03%) 
[04/09 22:08:48     90s] [NR-eGR]      M7 ( 7)        24( 0.00%)         1( 0.00%)   ( 0.00%) 
[04/09 22:08:48     90s] [NR-eGR]      M8 ( 8)        20( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/09 22:08:48     90s] [NR-eGR]      M9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/09 22:08:48     90s] [NR-eGR]    MRDL (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/09 22:08:48     90s] [NR-eGR] ---------------------------------------------------------------
[04/09 22:08:48     90s] [NR-eGR]        Total       248( 0.01%)         9( 0.00%)   ( 0.01%) 
[04/09 22:08:48     90s] [NR-eGR] 
[04/09 22:08:48     90s] (I)      Finished Global Routing ( CPU: 0.59 sec, Real: 0.58 sec, Curr Mem: 1819.21 MB )
[04/09 22:08:48     90s] (I)      total 2D Cap : 13529674 = (4461173 H, 9068501 V)
[04/09 22:08:49     90s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.02% V
[04/09 22:08:49     90s] Early Global Route congestion estimation runtime: 1.36 seconds, mem = 1819.2M
[04/09 22:08:49     90s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:1.360, REAL:1.359, MEM:1819.2M, EPOCH TIME: 1712725729.023679
[04/09 22:08:49     90s] OPERPROF: Starting HotSpotCal at level 1, MEM:1819.2M, EPOCH TIME: 1712725729.023864
[04/09 22:08:49     90s] [hotspot] +------------+---------------+---------------+
[04/09 22:08:49     90s] [hotspot] |            |   max hotspot | total hotspot |
[04/09 22:08:49     90s] [hotspot] +------------+---------------+---------------+
[04/09 22:08:49     90s] [hotspot] | normalized |          0.00 |          0.00 |
[04/09 22:08:49     90s] [hotspot] +------------+---------------+---------------+
[04/09 22:08:49     90s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[04/09 22:08:49     90s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[04/09 22:08:49     90s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.030, REAL:0.028, MEM:1819.2M, EPOCH TIME: 1712725729.051633
[04/09 22:08:49     90s] Skipped repairing congestion.
[04/09 22:08:49     90s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1819.2M, EPOCH TIME: 1712725729.052041
[04/09 22:08:49     90s] Starting Early Global Route wiring: mem = 1819.2M
[04/09 22:08:49     90s] (I)      ============= Track Assignment ============
[04/09 22:08:49     90s] (I)      Started Track Assignment (1T) ( Curr Mem: 1819.21 MB )
[04/09 22:08:49     90s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[04/09 22:08:49     90s] (I)      Run Multi-thread track assignment
[04/09 22:08:49     91s] (I)      Finished Track Assignment (1T) ( CPU: 0.33 sec, Real: 0.25 sec, Curr Mem: 1819.21 MB )
[04/09 22:08:49     91s] (I)      Started Export ( Curr Mem: 1819.21 MB )
[04/09 22:08:49     91s] [NR-eGR]               Length (um)  Vias 
[04/09 22:08:49     91s] [NR-eGR] --------------------------------
[04/09 22:08:49     91s] [NR-eGR]  M1    (1H)             0  1032 
[04/09 22:08:49     91s] [NR-eGR]  M2    (2V)          4696  1475 
[04/09 22:08:49     91s] [NR-eGR]  M3    (3H)          4600   739 
[04/09 22:08:49     91s] [NR-eGR]  M4    (4V)          3684   360 
[04/09 22:08:49     91s] [NR-eGR]  M5    (5H)          5402   315 
[04/09 22:08:49     91s] [NR-eGR]  M6    (6V)         10553   212 
[04/09 22:08:49     91s] [NR-eGR]  M7    (7H)          4006    40 
[04/09 22:08:49     91s] [NR-eGR]  M8    (8V)           705    10 
[04/09 22:08:49     91s] [NR-eGR]  M9    (9H)           289     0 
[04/09 22:08:49     91s] [NR-eGR]  MRDL  (10V)            0     0 
[04/09 22:08:49     91s] [NR-eGR] --------------------------------
[04/09 22:08:49     91s] [NR-eGR]        Total        33935  4183 
[04/09 22:08:49     91s] [NR-eGR] --------------------------------------------------------------------------
[04/09 22:08:49     91s] [NR-eGR] Total half perimeter of net bounding box: 28131um
[04/09 22:08:49     91s] [NR-eGR] Total length: 33935um, number of vias: 4183
[04/09 22:08:49     91s] [NR-eGR] --------------------------------------------------------------------------
[04/09 22:08:49     91s] [NR-eGR] Total eGR-routed clock nets wire length: 2343um, number of vias: 425
[04/09 22:08:49     91s] [NR-eGR] --------------------------------------------------------------------------
[04/09 22:08:49     91s] (I)      Finished Export ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1819.21 MB )
[04/09 22:08:49     91s] Early Global Route wiring runtime: 0.29 seconds, mem = 1784.2M
[04/09 22:08:49     91s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.360, REAL:0.288, MEM:1784.2M, EPOCH TIME: 1712725729.339770
[04/09 22:08:49     91s] 0 delay mode for cte disabled.
[04/09 22:08:49     91s] SKP cleared!
[04/09 22:08:49     91s] 
[04/09 22:08:49     91s] *** Finished incrementalPlace (cpu=0:00:01.8, real=0:00:02.0)***
[04/09 22:08:49     91s] Tdgp not successfully inited but do clear! skip clearing
[04/09 22:08:49     91s] **placeDesign ... cpu = 0: 0:17, real = 0: 0:18, mem = 1765.2M **
[04/09 22:08:50     92s] AAE DB initialization (MEM=1788.11 CPU=0:00:00.0 REAL=0:00:00.0) 
[04/09 22:08:50     92s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[04/09 22:08:50     92s] VSMManager cleared!
[04/09 22:08:50     92s] *** GlobalPlace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:17.9/0:00:18.9 (0.9), totSession cpu/real = 0:01:32.4/0:02:28.2 (0.6), mem = 1788.1M
[04/09 22:08:50     92s] 
[04/09 22:08:50     92s] =============================================================================================
[04/09 22:08:50     92s]  Step TAT Report : GlobalPlace #1 / place_opt_design #1                         21.14-s109_1
[04/09 22:08:50     92s] =============================================================================================
[04/09 22:08:50     92s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/09 22:08:50     92s] ---------------------------------------------------------------------------------------------
[04/09 22:08:50     92s] [ CellServerInit         ]      3   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.0    0.9
[04/09 22:08:50     92s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 22:08:50     92s] [ TimingUpdate           ]      3   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.0    1.0
[04/09 22:08:50     92s] [ MISC                   ]          0:00:18.8  (  99.4 % )     0:00:18.8 /  0:00:17.8    0.9
[04/09 22:08:50     92s] ---------------------------------------------------------------------------------------------
[04/09 22:08:50     92s]  GlobalPlace #1 TOTAL               0:00:18.9  ( 100.0 % )     0:00:18.9 /  0:00:17.9    0.9
[04/09 22:08:50     92s] ---------------------------------------------------------------------------------------------
[04/09 22:08:50     92s] 
[04/09 22:08:50     92s] Enable CTE adjustment.
[04/09 22:08:50     92s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1470.6M, totSessionCpu=0:01:32 **
[04/09 22:08:50     92s] GigaOpt running with 1 threads.
[04/09 22:08:50     92s] *** InitOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:32.4/0:02:28.2 (0.6), mem = 1788.1M
[04/09 22:08:50     92s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[04/09 22:08:50     92s] OPERPROF: Starting DPlace-Init at level 1, MEM:1788.1M, EPOCH TIME: 1712725730.465734
[04/09 22:08:50     92s] Processing tracks to init pin-track alignment.
[04/09 22:08:50     92s] z: 2, totalTracks: 1
[04/09 22:08:50     92s] z: 4, totalTracks: 1
[04/09 22:08:50     92s] z: 6, totalTracks: 1
[04/09 22:08:50     92s] z: 8, totalTracks: 1
[04/09 22:08:50     92s] #spOpts: N=32 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[04/09 22:08:50     92s] All LLGs are deleted
[04/09 22:08:50     92s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:08:50     92s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:08:50     92s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1788.1M, EPOCH TIME: 1712725730.480839
[04/09 22:08:50     92s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.010, REAL:0.002, MEM:1788.1M, EPOCH TIME: 1712725730.482652
[04/09 22:08:50     92s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1788.1M, EPOCH TIME: 1712725730.484772
[04/09 22:08:50     92s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:08:50     92s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:08:50     92s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1788.1M, EPOCH TIME: 1712725730.485665
[04/09 22:08:50     92s] Max number of tech site patterns supported in site array is 256.
[04/09 22:08:50     92s] Core basic site is unit
[04/09 22:08:50     92s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1788.1M, EPOCH TIME: 1712725730.537840
[04/09 22:08:50     92s] After signature check, allow fast init is true, keep pre-filter is true.
[04/09 22:08:50     92s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[04/09 22:08:50     92s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.008, MEM:1788.1M, EPOCH TIME: 1712725730.545906
[04/09 22:08:50     92s] SiteArray: non-trimmed site array dimensions = 536 x 5921
[04/09 22:08:50     92s] SiteArray: use 16,465,920 bytes
[04/09 22:08:50     92s] SiteArray: current memory after site array memory allocation 1796.8M
[04/09 22:08:50     92s] SiteArray: FP blocked sites are writable
[04/09 22:08:50     92s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/09 22:08:50     92s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1796.8M, EPOCH TIME: 1712725730.597339
[04/09 22:08:50     92s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.070, REAL:0.070, MEM:1796.8M, EPOCH TIME: 1712725730.667719
[04/09 22:08:50     92s] SiteArray: number of non floorplan blocked sites for llg default is 2419972
[04/09 22:08:50     92s] Atter site array init, number of instance map data is 0.
[04/09 22:08:50     92s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.200, REAL:0.208, MEM:1796.8M, EPOCH TIME: 1712725730.693351
[04/09 22:08:50     92s] 
[04/09 22:08:50     92s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 22:08:50     92s] OPERPROF:     Starting CMU at level 3, MEM:1796.8M, EPOCH TIME: 1712725730.711178
[04/09 22:08:50     92s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1796.8M, EPOCH TIME: 1712725730.713276
[04/09 22:08:50     92s] 
[04/09 22:08:50     92s] Bad Lib Cell Checking (CMU) is done! (0)
[04/09 22:08:50     92s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.230, REAL:0.236, MEM:1796.8M, EPOCH TIME: 1712725730.720800
[04/09 22:08:50     92s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1796.8M, EPOCH TIME: 1712725730.721113
[04/09 22:08:50     92s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1796.8M, EPOCH TIME: 1712725730.721334
[04/09 22:08:50     92s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=1796.8MB).
[04/09 22:08:50     92s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.290, REAL:0.293, MEM:1796.8M, EPOCH TIME: 1712725730.759042
[04/09 22:08:50     92s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1796.8M, EPOCH TIME: 1712725730.760019
[04/09 22:08:50     92s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2173).
[04/09 22:08:50     92s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:08:50     92s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:08:50     92s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:08:50     92s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.016, MEM:1796.8M, EPOCH TIME: 1712725730.776382
[04/09 22:08:50     92s] 
[04/09 22:08:50     92s] Trim Metal Layers:
[04/09 22:08:50     92s] LayerId::1 widthSet size::4
[04/09 22:08:50     92s] LayerId::2 widthSet size::4
[04/09 22:08:50     92s] LayerId::3 widthSet size::4
[04/09 22:08:50     92s] LayerId::4 widthSet size::4
[04/09 22:08:50     92s] LayerId::5 widthSet size::4
[04/09 22:08:50     92s] LayerId::6 widthSet size::4
[04/09 22:08:50     92s] LayerId::7 widthSet size::4
[04/09 22:08:50     92s] LayerId::8 widthSet size::4
[04/09 22:08:50     92s] LayerId::9 widthSet size::4
[04/09 22:08:50     92s] LayerId::10 widthSet size::2
[04/09 22:08:50     92s] Updating RC grid for preRoute extraction ...
[04/09 22:08:50     92s] eee: pegSigSF::1.070000
[04/09 22:08:50     92s] Initializing multi-corner capacitance tables ... 
[04/09 22:08:50     92s] Initializing multi-corner resistance tables ...
[04/09 22:08:50     92s] eee: l::1 avDens::0.093729 usedTrk::10561.578657 availTrk::112682.147875 sigTrk::10561.578657
[04/09 22:08:50     92s] eee: l::2 avDens::0.021395 usedTrk::283.619796 availTrk::13256.204156 sigTrk::283.619796
[04/09 22:08:51     92s] eee: l::3 avDens::0.052271 usedTrk::295.344737 availTrk::5650.242081 sigTrk::295.344737
[04/09 22:08:51     92s] eee: l::4 avDens::0.033372 usedTrk::1930.688276 availTrk::57853.352029 sigTrk::1930.688276
[04/09 22:08:51     92s] eee: l::5 avDens::0.075798 usedTrk::2211.571231 availTrk::29177.041716 sigTrk::2211.571231
[04/09 22:08:51     92s] eee: l::6 avDens::0.075354 usedTrk::2764.349701 availTrk::36685.000000 sigTrk::2764.349701
[04/09 22:08:51     92s] eee: l::7 avDens::0.100213 usedTrk::1769.254724 availTrk::17655.000000 sigTrk::1769.254724
[04/09 22:08:51     92s] eee: l::8 avDens::0.066080 usedTrk::735.967345 availTrk::11137.500000 sigTrk::735.967345
[04/09 22:08:51     92s] eee: l::9 avDens::0.060207 usedTrk::24.007656 availTrk::398.750000 sigTrk::24.007656
[04/09 22:08:51     92s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/09 22:08:51     93s] {RT cmax 0 10 10 {9 0} 1}
[04/09 22:08:51     93s] eee: LAM: n=32 LLS=2-3 HLS=3-5 rDens=0.293203 uaWl=1.000000 uaWlH=0.726062 aWlH=0.000000 lMod=0 pMax=0.940000 pMod=77 wcR=0.472500 newSi=0.001600 wHLS=1.181250 siPrev=0 viaL=0.000000
[04/09 22:08:51     93s] 
[04/09 22:08:51     93s] Creating Lib Analyzer ...
[04/09 22:08:51     93s] Total number of usable buffers from Lib Analyzer: 10 ( NBUFFX2_HVT NBUFFX2_RVT NBUFFX4_HVT NBUFFX4_RVT NBUFFX8_HVT NBUFFX8_RVT NBUFFX16_HVT NBUFFX16_RVT NBUFFX32_HVT NBUFFX32_RVT)
[04/09 22:08:51     93s] Total number of usable inverters from Lib Analyzer: 24 ( INVX1_HVT INVX0_HVT INVX1_RVT INVX0_RVT INVX2_HVT INVX2_RVT INVX4_HVT INVX4_RVT IBUFFX2_HVT IBUFFX2_RVT INVX8_HVT IBUFFX4_HVT INVX8_RVT IBUFFX4_RVT IBUFFX8_HVT IBUFFX8_RVT INVX16_HVT INVX16_RVT IBUFFX16_HVT IBUFFX16_RVT INVX32_HVT INVX32_RVT IBUFFX32_HVT IBUFFX32_RVT)
[04/09 22:08:51     93s] Total number of usable delay cells from Lib Analyzer: 0 ()
[04/09 22:08:51     93s] 
[04/09 22:08:51     93s] {RT cmax 0 10 10 {9 0} 1}
[04/09 22:08:52     94s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:35 mem=1802.8M
[04/09 22:08:52     94s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:35 mem=1802.8M
[04/09 22:08:52     94s] Creating Lib Analyzer, finished. 
[04/09 22:08:53     94s] AAE DB initialization (MEM=1802.83 CPU=0:00:00.0 REAL=0:00:01.0) 
[04/09 22:08:53     94s] #optDebug: fT-S <1 2 3 1 0>
[04/09 22:08:53     94s] Setting timing_disable_library_data_to_data_checks to 'true'.
[04/09 22:08:53     94s] Setting timing_disable_user_data_to_data_checks to 'true'.
[04/09 22:08:53     95s] **optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 1484.8M, totSessionCpu=0:01:35 **
[04/09 22:08:53     95s] *** optDesign -preCTS ***
[04/09 22:08:53     95s] DRC Margin: user margin 0.0; extra margin 0.2
[04/09 22:08:53     95s] Setup Target Slack: user slack 0; extra slack 0.0
[04/09 22:08:53     95s] Hold Target Slack: user slack 0
[04/09 22:08:53     95s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[04/09 22:08:53     95s] Type 'man IMPOPT-3195' for more detail.
[04/09 22:08:53     95s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1802.8M, EPOCH TIME: 1712725733.342614
[04/09 22:08:53     95s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:08:53     95s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:08:53     95s] 
[04/09 22:08:53     95s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 22:08:53     95s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.110, REAL:0.110, MEM:1802.8M, EPOCH TIME: 1712725733.453010
[04/09 22:08:53     95s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2173).
[04/09 22:08:53     95s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:08:53     95s] 
[04/09 22:08:53     95s] TimeStamp Deleting Cell Server Begin ...
[04/09 22:08:53     95s] Deleting Lib Analyzer.
[04/09 22:08:53     95s] 
[04/09 22:08:53     95s] TimeStamp Deleting Cell Server End ...
[04/09 22:08:53     95s] Multi-VT timing optimization disabled based on library information.
[04/09 22:08:53     95s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[04/09 22:08:53     95s] 
[04/09 22:08:53     95s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/09 22:08:53     95s] Summary for sequential cells identification: 
[04/09 22:08:53     95s]   Identified SBFF number: 92
[04/09 22:08:53     95s]   Identified MBFF number: 0
[04/09 22:08:53     95s]   Identified SB Latch number: 0
[04/09 22:08:53     95s]   Identified MB Latch number: 0
[04/09 22:08:53     95s]   Not identified SBFF number: 120
[04/09 22:08:53     95s]   Not identified MBFF number: 0
[04/09 22:08:53     95s]   Not identified SB Latch number: 0
[04/09 22:08:53     95s]   Not identified MB Latch number: 0
[04/09 22:08:53     95s]   Number of sequential cells which are not FFs: 52
[04/09 22:08:53     95s]  Visiting view : func_max_scenario
[04/09 22:08:53     95s]    : PowerDomain = none : Weighted F : unweighted  = 13.30 (1.000) with rcCorner = 0
[04/09 22:08:53     95s]    : PowerDomain = none : Weighted F : unweighted  = 13.00 (1.000) with rcCorner = -1
[04/09 22:08:53     95s]  Visiting view : func_min_scenario
[04/09 22:08:53     95s]    : PowerDomain = none : Weighted F : unweighted  = 6.80 (1.000) with rcCorner = 1
[04/09 22:08:53     95s]    : PowerDomain = none : Weighted F : unweighted  = 6.70 (1.000) with rcCorner = -1
[04/09 22:08:53     95s] TLC MultiMap info (StdDelay):
[04/09 22:08:53     95s]   : min_corner + libs_min + 1 + no RcCorner := 6.7ps
[04/09 22:08:53     95s]   : min_corner + libs_min + 1 + cmin := 6.8ps
[04/09 22:08:53     95s]   : max_corner + libs_max + 1 + no RcCorner := 13ps
[04/09 22:08:53     95s]   : max_corner + libs_max + 1 + cmax := 13.3ps
[04/09 22:08:53     95s]  Setting StdDelay to: 13.3ps
[04/09 22:08:53     95s] 
[04/09 22:08:53     95s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/09 22:08:53     95s] 
[04/09 22:08:53     95s] TimeStamp Deleting Cell Server Begin ...
[04/09 22:08:53     95s] 
[04/09 22:08:53     95s] TimeStamp Deleting Cell Server End ...
[04/09 22:08:53     95s] 
[04/09 22:08:53     95s] Creating Lib Analyzer ...
[04/09 22:08:53     95s] 
[04/09 22:08:53     95s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/09 22:08:53     95s] Summary for sequential cells identification: 
[04/09 22:08:53     95s]   Identified SBFF number: 92
[04/09 22:08:53     95s]   Identified MBFF number: 0
[04/09 22:08:53     95s]   Identified SB Latch number: 0
[04/09 22:08:53     95s]   Identified MB Latch number: 0
[04/09 22:08:53     95s]   Not identified SBFF number: 120
[04/09 22:08:53     95s]   Not identified MBFF number: 0
[04/09 22:08:53     95s]   Not identified SB Latch number: 0
[04/09 22:08:53     95s]   Not identified MB Latch number: 0
[04/09 22:08:53     95s]   Number of sequential cells which are not FFs: 52
[04/09 22:08:53     95s]  Visiting view : func_max_scenario
[04/09 22:08:53     95s]    : PowerDomain = none : Weighted F : unweighted  = 13.30 (1.000) with rcCorner = 0
[04/09 22:08:53     95s]    : PowerDomain = none : Weighted F : unweighted  = 13.00 (1.000) with rcCorner = -1
[04/09 22:08:53     95s]  Visiting view : func_min_scenario
[04/09 22:08:53     95s]    : PowerDomain = none : Weighted F : unweighted  = 6.80 (1.000) with rcCorner = 1
[04/09 22:08:53     95s]    : PowerDomain = none : Weighted F : unweighted  = 6.70 (1.000) with rcCorner = -1
[04/09 22:08:53     95s] TLC MultiMap info (StdDelay):
[04/09 22:08:53     95s]   : min_corner + libs_min + 1 + no RcCorner := 6.7ps
[04/09 22:08:53     95s]   : min_corner + libs_min + 1 + cmin := 6.8ps
[04/09 22:08:53     95s]   : max_corner + libs_max + 1 + no RcCorner := 13ps
[04/09 22:08:53     95s]   : max_corner + libs_max + 1 + cmax := 13.3ps
[04/09 22:08:53     95s]  Setting StdDelay to: 13.3ps
[04/09 22:08:53     95s] 
[04/09 22:08:53     95s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/09 22:08:53     95s] Total number of usable buffers from Lib Analyzer: 9 ( NBUFFX2_HVT NBUFFX2_RVT NBUFFX4_HVT NBUFFX4_RVT NBUFFX8_HVT NBUFFX8_RVT NBUFFX16_HVT NBUFFX16_RVT NBUFFX32_RVT)
[04/09 22:08:53     95s] Total number of usable inverters from Lib Analyzer: 16 ( INVX1_HVT INVX0_HVT INVX1_RVT INVX0_RVT INVX2_HVT INVX2_RVT INVX4_HVT INVX4_RVT IBUFFX2_RVT INVX8_RVT IBUFFX4_RVT IBUFFX8_RVT INVX16_RVT IBUFFX16_RVT INVX32_RVT IBUFFX32_RVT)
[04/09 22:08:53     95s] Total number of usable delay cells from Lib Analyzer: 0 ()
[04/09 22:08:53     95s] 
[04/09 22:08:53     95s] {RT cmax 0 10 10 {9 0} 1}
[04/09 22:08:54     96s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:37 mem=1802.8M
[04/09 22:08:54     96s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:37 mem=1802.8M
[04/09 22:08:54     96s] Creating Lib Analyzer, finished. 
[04/09 22:08:54     96s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1802.8M, EPOCH TIME: 1712725734.691429
[04/09 22:08:54     96s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:08:54     96s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:08:54     96s] All LLGs are deleted
[04/09 22:08:54     96s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:08:54     96s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:08:54     96s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1802.8M, EPOCH TIME: 1712725734.691716
[04/09 22:08:54     96s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1802.8M, EPOCH TIME: 1712725734.691932
[04/09 22:08:54     96s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:1802.8M, EPOCH TIME: 1712725734.692682
[04/09 22:08:54     96s] {MMLU 0 0 463}
[04/09 22:08:54     96s] ### Creating LA Mngr. totSessionCpu=0:01:37 mem=1802.8M
[04/09 22:08:54     96s] ### Creating LA Mngr, finished. totSessionCpu=0:01:37 mem=1802.8M
[04/09 22:08:54     96s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1802.83 MB )
[04/09 22:08:54     96s] (I)      ======================= Layers ========================
[04/09 22:08:54     96s] (I)      +-----+-----+--------------+---------+--------+-------+
[04/09 22:08:54     96s] (I)      | DB# |  ID |         Name |    Type | #Masks | Extra |
[04/09 22:08:54     96s] (I)      +-----+-----+--------------+---------+--------+-------+
[04/09 22:08:54     96s] (I)      |  33 |   0 |           CO |     cut |      1 |       |
[04/09 22:08:54     96s] (I)      |   1 |   1 |           M1 |    wire |      1 |       |
[04/09 22:08:54     96s] (I)      |  34 |   1 |         VIA1 |     cut |      1 |       |
[04/09 22:08:54     96s] (I)      |   2 |   2 |           M2 |    wire |      1 |       |
[04/09 22:08:54     96s] (I)      |  35 |   2 |         VIA2 |     cut |      1 |       |
[04/09 22:08:54     96s] (I)      |   3 |   3 |           M3 |    wire |      1 |       |
[04/09 22:08:54     96s] (I)      |  36 |   3 |         VIA3 |     cut |      1 |       |
[04/09 22:08:54     96s] (I)      |   4 |   4 |           M4 |    wire |      1 |       |
[04/09 22:08:54     96s] (I)      |  37 |   4 |         VIA4 |     cut |      1 |       |
[04/09 22:08:54     96s] (I)      |   5 |   5 |           M5 |    wire |      1 |       |
[04/09 22:08:54     96s] (I)      |  38 |   5 |         VIA5 |     cut |      1 |       |
[04/09 22:08:54     96s] (I)      |   6 |   6 |           M6 |    wire |      1 |       |
[04/09 22:08:54     96s] (I)      |  39 |   6 |         VIA6 |     cut |      1 |       |
[04/09 22:08:54     96s] (I)      |   7 |   7 |           M7 |    wire |      1 |       |
[04/09 22:08:54     96s] (I)      |  40 |   7 |         VIA7 |     cut |      1 |       |
[04/09 22:08:54     96s] (I)      |   8 |   8 |           M8 |    wire |      1 |       |
[04/09 22:08:54     96s] (I)      |  41 |   8 |         VIA8 |     cut |      1 |       |
[04/09 22:08:54     96s] (I)      |   9 |   9 |           M9 |    wire |      1 |       |
[04/09 22:08:54     96s] (I)      |  42 |   9 |       VIARDL |     cut |      1 |       |
[04/09 22:08:54     96s] (I)      |  10 |  10 |         MRDL |    wire |      1 |       |
[04/09 22:08:54     96s] (I)      +-----+-----+--------------+---------+--------+-------+
[04/09 22:08:54     96s] (I)      |  64 |  64 |        NWELL |   other |        |    MS |
[04/09 22:08:54     96s] (I)      |  65 |  65 |          DNW |   other |        |    MS |
[04/09 22:08:54     96s] (I)      |  66 |  66 |         DIFF |   other |        |    MS |
[04/09 22:08:54     96s] (I)      |  67 |  67 |         PIMP |   other |        |    MS |
[04/09 22:08:54     96s] (I)      |  68 |  68 |         NIMP |   other |        |    MS |
[04/09 22:08:54     96s] (I)      |  69 |  69 |      DIFF_18 |   other |        |    MS |
[04/09 22:08:54     96s] (I)      |  70 |  70 |          PAD |   other |        |    MS |
[04/09 22:08:54     96s] (I)      |  71 |  71 |       ESD_25 |   other |        |    MS |
[04/09 22:08:54     96s] (I)      |  72 |  72 |         SBLK |   other |        |    MS |
[04/09 22:08:54     96s] (I)      |  73 |  73 |       HVTIMP |   other |        |    MS |
[04/09 22:08:54     96s] (I)      |  74 |  74 |       LVTIMP |   other |        |    MS |
[04/09 22:08:54     96s] (I)      |  75 |  75 |        M1PIN |   other |        |    MS |
[04/09 22:08:54     96s] (I)      |  76 |  76 |        M2PIN |   other |        |    MS |
[04/09 22:08:54     96s] (I)      |  77 |  77 |        M3PIN |   other |        |    MS |
[04/09 22:08:54     96s] (I)      |  78 |  78 |        M4PIN |   other |        |    MS |
[04/09 22:08:54     96s] (I)      |  79 |  79 |        M5PIN |   other |        |    MS |
[04/09 22:08:54     96s] (I)      |  80 |  80 |        M6PIN |   other |        |    MS |
[04/09 22:08:54     96s] (I)      |  81 |  81 |        M7PIN |   other |        |    MS |
[04/09 22:08:54     96s] (I)      |  82 |  82 |        M8PIN |   other |        |    MS |
[04/09 22:08:54     96s] (I)      |  83 |  83 |        M9PIN |   other |        |    MS |
[04/09 22:08:54     96s] (I)      |  84 |  84 |     MRDL9PIN |   other |        |    MS |
[04/09 22:08:54     96s] (I)      |  85 |  85 |       HOTNWL |   other |        |    MS |
[04/09 22:08:54     96s] (I)      |  86 |  86 |         DIOD |   other |        |    MS |
[04/09 22:08:54     96s] (I)      |  87 |  87 |       BJTDMY |   other |        |    MS |
[04/09 22:08:54     96s] (I)      |  88 |  88 |          RNW |   other |        |    MS |
[04/09 22:08:54     96s] (I)      |  89 |  89 |        RMARK |   other |        |    MS |
[04/09 22:08:54     96s] (I)      |  90 |  90 |   prBoundary |   other |        |    MS |
[04/09 22:08:54     96s] (I)      |  91 |  91 |         LOGO |   other |        |    MS |
[04/09 22:08:54     96s] (I)      |  92 |  92 |           IP |   other |        |    MS |
[04/09 22:08:54     96s] (I)      |  93 |  93 |          RM1 |   other |        |    MS |
[04/09 22:08:54     96s] (I)      |  94 |  94 |          RM2 |   other |        |    MS |
[04/09 22:08:54     96s] (I)      |  95 |  95 |          RM3 |   other |        |    MS |
[04/09 22:08:54     96s] (I)      |  96 |  96 |          RM4 |   other |        |    MS |
[04/09 22:08:54     96s] (I)      |  97 |  97 |          RM5 |   other |        |    MS |
[04/09 22:08:54     96s] (I)      |  98 |  98 |          RM6 |   other |        |    MS |
[04/09 22:08:54     96s] (I)      |  99 |  99 |          RM7 |   other |        |    MS |
[04/09 22:08:54     96s] (I)      | 100 | 100 |          RM8 |   other |        |    MS |
[04/09 22:08:54     96s] (I)      | 101 | 101 |          RM9 |   other |        |    MS |
[04/09 22:08:54     96s] (I)      | 102 | 102 |      DM1EXCL |   other |        |    MS |
[04/09 22:08:54     96s] (I)      | 103 | 103 |      DM2EXCL |   other |        |    MS |
[04/09 22:08:54     96s] (I)      | 104 | 104 |      DM3EXCL |   other |        |    MS |
[04/09 22:08:54     96s] (I)      | 105 | 105 |      DM4EXCL |   other |        |    MS |
[04/09 22:08:54     96s] (I)      | 106 | 106 |      DM5EXCL |   other |        |    MS |
[04/09 22:08:54     96s] (I)      | 107 | 107 |      DM6EXCL |   other |        |    MS |
[04/09 22:08:54     96s] (I)      | 108 | 108 |      DM7EXCL |   other |        |    MS |
[04/09 22:08:54     96s] (I)      | 109 | 109 |      DM8EXCL |   other |        |    MS |
[04/09 22:08:54     96s] (I)      | 110 | 110 |      DM9EXCL |   other |        |    MS |
[04/09 22:08:54     96s] (I)      | 111 | 111 |      DIFF_25 |   other |        |    MS |
[04/09 22:08:54     96s] (I)      | 112 | 112 |      DIFF_FM |   other |        |    MS |
[04/09 22:08:54     96s] (I)      | 113 | 113 |        PO_FM |   other |        |    MS |
[04/09 22:08:54     96s] (I)      |   0 |   0 |           PO |   other |        |    MS |
[04/09 22:08:54     96s] (I)      | 114 | 114 | OverlapCheck | overlap |        |       |
[04/09 22:08:54     96s] (I)      +-----+-----+--------------+---------+--------+-------+
[04/09 22:08:54     96s] (I)      Started Import and model ( Curr Mem: 1802.83 MB )
[04/09 22:08:54     96s] (I)      Default pattern map key = fifo1_sram_default.
[04/09 22:08:54     96s] (I)      Number of ignored instance 0
[04/09 22:08:54     96s] (I)      Number of inbound cells 33
[04/09 22:08:54     96s] (I)      Number of opened ILM blockages 0
[04/09 22:08:54     96s] (I)      Number of instances temporarily fixed by detailed placement 33
[04/09 22:08:54     96s] (I)      numMoveCells=211, numMacros=33  numPads=15  numMultiRowHeightInsts=0
[04/09 22:08:54     96s] (I)      cell height: 1672, count: 211
[04/09 22:08:54     96s] (I)      Number of nets = 265 ( 198 ignored )
[04/09 22:08:54     96s] (I)      Read rows... (mem=1802.8M)
[04/09 22:08:54     96s] WARNING: For techSite unit, row: (300000, 300000) - (900096, 301672) is outside of core-box: (310032, 310032) - (890064, 890064)
[04/09 22:08:54     96s] WARNING: For techSite unit, row: (300000, 301672) - (900096, 303344) is outside of core-box: (310032, 310032) - (890064, 890064)
[04/09 22:08:54     96s] WARNING: For techSite unit, row: (300000, 303344) - (900096, 305016) is outside of core-box: (310032, 310032) - (890064, 890064)
[04/09 22:08:54     96s] WARNING: For techSite unit, row: (300000, 305016) - (900096, 306688) is outside of core-box: (310032, 310032) - (890064, 890064)
[04/09 22:08:54     96s] WARNING: For techSite unit, row: (300000, 306688) - (900096, 308360) is outside of core-box: (310032, 310032) - (890064, 890064)
[04/09 22:08:54     96s] WARNING: For techSite unit, row: (300000, 308360) - (900096, 310032) is outside of core-box: (310032, 310032) - (890064, 890064)
[04/09 22:08:54     96s] WARNING: For techSite unit, row: (300000, 888544) - (900096, 890216) is outside of core-box: (310032, 310032) - (890064, 890064)
[04/09 22:08:54     96s] WARNING: For techSite unit, row: (300000, 890216) - (900096, 891888) is outside of core-box: (310032, 310032) - (890064, 890064)
[04/09 22:08:54     96s] WARNING: For techSite unit, row: (300000, 891888) - (900096, 893560) is outside of core-box: (310032, 310032) - (890064, 890064)
[04/09 22:08:54     96s] WARNING: For techSite unit, row: (300000, 893560) - (900096, 895232) is outside of core-box: (310032, 310032) - (890064, 890064)
[04/09 22:08:54     96s] WARNING: For techSite unit, row: (300000, 895232) - (900096, 896904) is outside of core-box: (310032, 310032) - (890064, 890064)
[04/09 22:08:54     96s] WARNING: For techSite unit, row: (300000, 896904) - (900096, 898576) is outside of core-box: (310032, 310032) - (890064, 890064)
[04/09 22:08:54     96s] WARNING: For techSite unit, have a total of 12 rows defined outside of core-box
[04/09 22:08:54     96s] (I)      rowRegion is not equal to core box, resetting core box
[04/09 22:08:54     96s] (I)      rowRegion : (300000, 310032) - (900096, 888544)
[04/09 22:08:54     96s] (I)      coreBox   : (310032, 310032) - (890064, 890064)
[04/09 22:08:54     96s] (I)      Done Read rows (cpu=0.000s, mem=1802.8M)
[04/09 22:08:54     96s] (I)      Identified Clock instances: Flop 104, Clock buffer/inverter 0, Gate 0, Logic 3
[04/09 22:08:54     96s] (I)      Read module constraints... (mem=1802.8M)
[04/09 22:08:54     96s] (I)      Done Read module constraints (cpu=0.000s, mem=1802.8M)
[04/09 22:08:54     96s] (I)      == Non-default Options ==
[04/09 22:08:54     96s] (I)      Maximum routing layer                              : 10
[04/09 22:08:54     96s] (I)      Buffering-aware routing                            : true
[04/09 22:08:54     96s] (I)      Spread congestion away from blockages              : true
[04/09 22:08:54     96s] (I)      Number of threads                                  : 1
[04/09 22:08:54     96s] (I)      Overflow penalty cost                              : 10
[04/09 22:08:54     96s] (I)      Punch through distance                             : 880.278000
[04/09 22:08:54     96s] (I)      Source-to-sink ratio                               : 0.300000
[04/09 22:08:54     96s] (I)      Method to set GCell size                           : row
[04/09 22:08:54     96s] (I)      Counted 44093 PG shapes. We will not process PG shapes layer by layer.
[04/09 22:08:54     96s] (I)      Use row-based GCell size
[04/09 22:08:54     96s] (I)      Use row-based GCell align
[04/09 22:08:54     96s] (I)      layer 0 area = 10000
[04/09 22:08:54     96s] (I)      layer 1 area = 16000
[04/09 22:08:54     96s] (I)      layer 2 area = 16000
[04/09 22:08:54     96s] (I)      layer 3 area = 16000
[04/09 22:08:54     96s] (I)      layer 4 area = 16000
[04/09 22:08:54     96s] (I)      layer 5 area = 16000
[04/09 22:08:54     96s] (I)      layer 6 area = 16000
[04/09 22:08:54     96s] (I)      layer 7 area = 16000
[04/09 22:08:54     96s] (I)      layer 8 area = 55000
[04/09 22:08:54     96s] (I)      layer 9 area = 4000000
[04/09 22:08:54     96s] (I)      GCell unit size   : 1672
[04/09 22:08:54     96s] (I)      GCell multiplier  : 1
[04/09 22:08:54     96s] (I)      GCell row height  : 1672
[04/09 22:08:54     96s] (I)      Actual row height : 1672
[04/09 22:08:54     96s] (I)      GCell align ref   : 300000 310032
[04/09 22:08:54     96s] [NR-eGR] Track table information for default rule: 
[04/09 22:08:54     96s] [NR-eGR] M1 has single uniform track structure
[04/09 22:08:54     96s] [NR-eGR] M2 has single uniform track structure
[04/09 22:08:54     96s] [NR-eGR] M3 has single uniform track structure
[04/09 22:08:54     96s] [NR-eGR] M4 has single uniform track structure
[04/09 22:08:54     96s] [NR-eGR] M5 has single uniform track structure
[04/09 22:08:54     96s] [NR-eGR] M6 has single uniform track structure
[04/09 22:08:54     96s] [NR-eGR] M7 has single uniform track structure
[04/09 22:08:54     96s] [NR-eGR] M8 has single uniform track structure
[04/09 22:08:54     96s] [NR-eGR] M9 has single uniform track structure
[04/09 22:08:54     96s] [NR-eGR] MRDL has single uniform track structure
[04/09 22:08:54     96s] (I)      ============== Default via ===============
[04/09 22:08:54     96s] (I)      +---+------------------+-----------------+
[04/09 22:08:54     96s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[04/09 22:08:54     96s] (I)      +---+------------------+-----------------+
[04/09 22:08:54     96s] (I)      | 1 |    1  VIA12SQ_C  |    4  VIA12SQ   |
[04/09 22:08:54     96s] (I)      | 2 |    7  VIA23SQ_C  |   10  VIA23SQ   |
[04/09 22:08:54     96s] (I)      | 3 |   13  VIA34SQ_C  |   17  VIA34BAR  |
[04/09 22:08:54     96s] (I)      | 4 |   19  VIA45SQ_C  |   23  VIA45BAR  |
[04/09 22:08:54     96s] (I)      | 5 |   25  VIA56SQ_C  |   29  VIA56BAR  |
[04/09 22:08:54     96s] (I)      | 6 |   31  VIA67SQ_C  |   35  VIA67BAR  |
[04/09 22:08:54     96s] (I)      | 7 |   37  VIA78SQ_C  |   41  VIA78BAR  |
[04/09 22:08:54     96s] (I)      | 8 |   43  VIA89_C    |   44  VIA89     |
[04/09 22:08:54     96s] (I)      | 9 |   45  VIA9RDL    |   45  VIA9RDL   |
[04/09 22:08:54     96s] (I)      +---+------------------+-----------------+
[04/09 22:08:54     96s] [NR-eGR] Read 73417 PG shapes
[04/09 22:08:54     96s] [NR-eGR] Read 0 clock shapes
[04/09 22:08:54     96s] [NR-eGR] Read 0 other shapes
[04/09 22:08:54     96s] [NR-eGR] #Routing Blockages  : 0
[04/09 22:08:54     96s] [NR-eGR] #Instance Blockages : 8891
[04/09 22:08:54     96s] [NR-eGR] #PG Blockages       : 73417
[04/09 22:08:54     96s] [NR-eGR] #Halo Blockages     : 0
[04/09 22:08:54     96s] [NR-eGR] #Boundary Blockages : 0
[04/09 22:08:54     96s] [NR-eGR] #Clock Blockages    : 0
[04/09 22:08:54     96s] [NR-eGR] #Other Blockages    : 0
[04/09 22:08:54     96s] (I)      Design has 0 blackboxes considered as all layer blockages.
[04/09 22:08:54     96s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/09 22:08:54     96s] [NR-eGR] Read 265 nets ( ignored 0 )
[04/09 22:08:54     96s] (I)      early_global_route_priority property id does not exist.
[04/09 22:08:54     96s] (I)      Read Num Blocks=82308  Num Prerouted Wires=0  Num CS=0
[04/09 22:08:54     96s] (I)      Layer 1 (V) : #blockages 20795 : #preroutes 0
[04/09 22:08:54     96s] (I)      Layer 2 (H) : #blockages 21026 : #preroutes 0
[04/09 22:08:54     96s] (I)      Layer 3 (V) : #blockages 15375 : #preroutes 0
[04/09 22:08:54     96s] (I)      Layer 4 (H) : #blockages 11318 : #preroutes 0
[04/09 22:08:55     96s] (I)      Layer 5 (V) : #blockages 7870 : #preroutes 0
[04/09 22:08:55     96s] (I)      Layer 6 (H) : #blockages 4889 : #preroutes 0
[04/09 22:08:55     96s] (I)      Layer 7 (V) : #blockages 968 : #preroutes 0
[04/09 22:08:55     96s] (I)      Layer 8 (H) : #blockages 42 : #preroutes 0
[04/09 22:08:55     96s] (I)      Layer 9 (V) : #blockages 25 : #preroutes 0
[04/09 22:08:55     96s] (I)      Number of ignored nets                =      0
[04/09 22:08:55     96s] (I)      Number of connected nets              =      0
[04/09 22:08:55     96s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[04/09 22:08:55     96s] (I)      Number of clock nets                  =      6.  Ignored: No
[04/09 22:08:55     96s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[04/09 22:08:55     96s] (I)      Number of special nets                =      0.  Ignored: Yes
[04/09 22:08:55     96s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[04/09 22:08:55     96s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[04/09 22:08:55     96s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[04/09 22:08:55     96s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[04/09 22:08:55     96s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/09 22:08:55     96s] (I)      Constructing bin map
[04/09 22:08:55     96s] (I)      Initialize bin information with width=3344 height=3344
[04/09 22:08:55     96s] (I)      Done constructing bin map
[04/09 22:08:55     96s] [NR-eGR] There are 3 clock nets ( 0 with NDR ).
[04/09 22:08:55     96s] (I)      Ndr track 0 does not exist
[04/09 22:08:55     97s] (I)      ---------------------Grid Graph Info--------------------
[04/09 22:08:55     97s] (I)      Routing area        : (0, 0) - (1200096, 1200096)
[04/09 22:08:55     97s] (I)      Core area           : (300000, 310032) - (900096, 888544)
[04/09 22:08:55     97s] (I)      Site width          :   152  (dbu)
[04/09 22:08:55     97s] (I)      Row height          :  1672  (dbu)
[04/09 22:08:55     97s] (I)      GCell row height    :  1672  (dbu)
[04/09 22:08:55     97s] (I)      GCell width         :  1672  (dbu)
[04/09 22:08:55     97s] (I)      GCell height        :  1672  (dbu)
[04/09 22:08:55     97s] (I)      Grid                :   718   718    10
[04/09 22:08:55     97s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[04/09 22:08:55     97s] (I)      Vertical capacity   :     0  1672     0  1672     0  1672     0  1672     0  1672
[04/09 22:08:55     97s] (I)      Horizontal capacity :     0     0  1672     0  1672     0  1672     0  1672     0
[04/09 22:08:55     97s] (I)      Default wire width  :    50    56    56    56    56    56    56    56   160  2000
[04/09 22:08:55     97s] (I)      Default wire space  :    50    56    56    56    56    56    56    56    56  2000
[04/09 22:08:55     97s] (I)      Default wire pitch  :   100   112   112   112   112   112   112   112   216  4000
[04/09 22:08:55     97s] (I)      Default pitch size  :   100   152   304   304   608   608  1216  1216  2432  4864
[04/09 22:08:55     97s] (I)      First track coord   :   104   104   408   408   712   712  1320  1320  2536  4968
[04/09 22:08:55     97s] (I)      Num tracks per GCell: 16.72 11.00  5.50  5.50  2.75  2.75  1.38  1.38  0.69  0.34
[04/09 22:08:55     97s] (I)      Total num of tracks :  7895  7895  3947  3947  1973  1973   986   986   493   246
[04/09 22:08:55     97s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[04/09 22:08:55     97s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[04/09 22:08:55     97s] (I)      --------------------------------------------------------
[04/09 22:08:55     97s] 
[04/09 22:08:55     97s] [NR-eGR] ============ Routing rule table ============
[04/09 22:08:55     97s] [NR-eGR] Rule id: 0  Nets: 250
[04/09 22:08:55     97s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[04/09 22:08:55     97s] (I)                    Layer    2    3    4    5    6     7     8     9    10 
[04/09 22:08:55     97s] (I)                    Pitch  152  304  304  608  608  1216  1216  2432  4864 
[04/09 22:08:55     97s] (I)             #Used tracks    1    1    1    1    1     1     1     1     1 
[04/09 22:08:55     97s] (I)       #Fully used tracks    1    1    1    1    1     1     1     1     1 
[04/09 22:08:55     97s] [NR-eGR] ========================================
[04/09 22:08:55     97s] [NR-eGR] 
[04/09 22:08:55     97s] (I)      =============== Blocked Tracks ===============
[04/09 22:08:55     97s] (I)      +-------+---------+----------+---------------+
[04/09 22:08:55     97s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[04/09 22:08:55     97s] (I)      +-------+---------+----------+---------------+
[04/09 22:08:55     97s] (I)      |     1 |       0 |        0 |         0.00% |
[04/09 22:08:55     97s] (I)      |     2 | 5668610 |  1596010 |        28.16% |
[04/09 22:08:55     97s] (I)      |     3 | 2833946 |   755371 |        26.65% |
[04/09 22:08:55     97s] (I)      |     4 | 2833946 |   210155 |         7.42% |
[04/09 22:08:55     97s] (I)      |     5 | 1416614 |    93115 |         6.57% |
[04/09 22:08:55     97s] (I)      |     6 | 1416614 |    23286 |         1.64% |
[04/09 22:08:55     97s] (I)      |     7 |  707948 |    27421 |         3.87% |
[04/09 22:08:55     97s] (I)      |     8 |  707948 |    26642 |         3.76% |
[04/09 22:08:55     97s] (I)      |     9 |  353974 |      240 |         0.07% |
[04/09 22:08:55     97s] (I)      |    10 |  176628 |     8790 |         4.98% |
[04/09 22:08:55     97s] (I)      +-------+---------+----------+---------------+
[04/09 22:08:55     97s] (I)      Finished Import and model ( CPU: 0.46 sec, Real: 0.47 sec, Curr Mem: 1870.68 MB )
[04/09 22:08:55     97s] (I)      Reset routing kernel
[04/09 22:08:55     97s] (I)      Started Global Routing ( Curr Mem: 1870.68 MB )
[04/09 22:08:55     97s] (I)      totalPins=1056  totalGlobalPin=1054 (99.81%)
[04/09 22:08:55     97s] (I)      total 2D Cap : 13498256 = (4450757 H, 9047499 V)
[04/09 22:08:55     97s] (I)      #blocked areas for congestion spreading : 31
[04/09 22:08:55     97s] [NR-eGR] Layer group 1: route 250 net(s) in layer range [2, 10]
[04/09 22:08:55     97s] (I)      
[04/09 22:08:55     97s] (I)      ============  Phase 1a Route ============
[04/09 22:08:55     97s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[04/09 22:08:55     97s] (I)      Usage: 19982 = (8261 H, 11721 V) = (0.19% H, 0.13% V) = (1.381e+04um H, 1.960e+04um V)
[04/09 22:08:55     97s] (I)      
[04/09 22:08:55     97s] (I)      ============  Phase 1b Route ============
[04/09 22:08:55     97s] (I)      Usage: 20021 = (8269 H, 11752 V) = (0.19% H, 0.13% V) = (1.383e+04um H, 1.965e+04um V)
[04/09 22:08:55     97s] (I)      Overflow of layer group 1: 0.00% H + 0.04% V. EstWL: 3.347511e+04um
[04/09 22:08:55     97s] (I)      Congestion metric : 0.00%H 0.04%V, 0.05%HV
[04/09 22:08:55     97s] (I)      Congestion threshold : each 60.00, sum 90.00
[04/09 22:08:55     97s] (I)      
[04/09 22:08:55     97s] (I)      ============  Phase 1c Route ============
[04/09 22:08:55     97s] (I)      Level2 Grid: 144 x 144
[04/09 22:08:55     97s] (I)      Usage: 20148 = (8302 H, 11846 V) = (0.19% H, 0.13% V) = (1.388e+04um H, 1.981e+04um V)
[04/09 22:08:55     97s] (I)      
[04/09 22:08:55     97s] (I)      ============  Phase 1d Route ============
[04/09 22:08:55     97s] (I)      Usage: 20144 = (8300 H, 11844 V) = (0.19% H, 0.13% V) = (1.388e+04um H, 1.980e+04um V)
[04/09 22:08:55     97s] (I)      
[04/09 22:08:55     97s] (I)      ============  Phase 1e Route ============
[04/09 22:08:55     97s] (I)      Usage: 20144 = (8300 H, 11844 V) = (0.19% H, 0.13% V) = (1.388e+04um H, 1.980e+04um V)
[04/09 22:08:55     97s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 3.368077e+04um
[04/09 22:08:55     97s] (I)      
[04/09 22:08:55     97s] (I)      ============  Phase 1l Route ============
[04/09 22:08:55     97s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[04/09 22:08:55     97s] (I)      Layer  2:    4149907      3093         2     1444663     4218203    (25.51%) 
[04/09 22:08:55     97s] (I)      Layer  3:    2088355      3144        11      708488     2122945    (25.02%) 
[04/09 22:08:55     97s] (I)      Layer  4:    2651374      2536        16      140195     2691238    ( 4.95%) 
[04/09 22:08:55     97s] (I)      Layer  5:    1328765      3170        15       67446     1348270    ( 4.76%) 
[04/09 22:08:55     97s] (I)      Layer  6:    1401384      6344       163           0     1415716    ( 0.00%) 
[04/09 22:08:55     97s] (I)      Layer  7:     681555      2010        22       16545      691313    ( 2.34%) 
[04/09 22:08:55     97s] (I)      Layer  8:     682296       395        10       24040      683818    ( 3.40%) 
[04/09 22:08:55     97s] (I)      Layer  9:     353285       247         0      111009      242921    (31.36%) 
[04/09 22:08:55     97s] (I)      Layer 10:     167902         0         0      119161       57804    (67.34%) 
[04/09 22:08:55     97s] (I)      Total:      13504823     20939       239     2631545    13472224    (16.34%) 
[04/09 22:08:55     97s] (I)      
[04/09 22:08:55     97s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/09 22:08:55     97s] [NR-eGR]                        OverCon           OverCon            
[04/09 22:08:55     97s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[04/09 22:08:55     97s] [NR-eGR]        Layer             (1-2)               (3)    OverCon
[04/09 22:08:55     97s] [NR-eGR] ---------------------------------------------------------------
[04/09 22:08:55     97s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/09 22:08:55     97s] [NR-eGR]      M2 ( 2)         2( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/09 22:08:55     97s] [NR-eGR]      M3 ( 3)        10( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/09 22:08:55     97s] [NR-eGR]      M4 ( 4)        15( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/09 22:08:55     97s] [NR-eGR]      M5 ( 5)        14( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/09 22:08:55     97s] [NR-eGR]      M6 ( 6)       125( 0.02%)         7( 0.00%)   ( 0.03%) 
[04/09 22:08:55     97s] [NR-eGR]      M7 ( 7)        21( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/09 22:08:55     97s] [NR-eGR]      M8 ( 8)        10( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/09 22:08:55     97s] [NR-eGR]      M9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/09 22:08:55     97s] [NR-eGR]    MRDL (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/09 22:08:55     97s] [NR-eGR] ---------------------------------------------------------------
[04/09 22:08:55     97s] [NR-eGR]        Total       197( 0.01%)         7( 0.00%)   ( 0.01%) 
[04/09 22:08:55     97s] [NR-eGR] 
[04/09 22:08:55     97s] (I)      Finished Global Routing ( CPU: 0.65 sec, Real: 0.64 sec, Curr Mem: 1870.68 MB )
[04/09 22:08:55     97s] (I)      total 2D Cap : 13529674 = (4461173 H, 9068501 V)
[04/09 22:08:56     98s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.01% V
[04/09 22:08:56     98s] (I)      ============= Track Assignment ============
[04/09 22:08:56     98s] (I)      Started Track Assignment (1T) ( Curr Mem: 1870.68 MB )
[04/09 22:08:56     98s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[04/09 22:08:56     98s] (I)      Run Multi-thread track assignment
[04/09 22:08:56     98s] (I)      Finished Track Assignment (1T) ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 1870.68 MB )
[04/09 22:08:56     98s] (I)      Started Export ( Curr Mem: 1870.68 MB )
[04/09 22:08:56     98s] [NR-eGR]               Length (um)  Vias 
[04/09 22:08:56     98s] [NR-eGR] --------------------------------
[04/09 22:08:56     98s] [NR-eGR]  M1    (1H)             0  1032 
[04/09 22:08:56     98s] [NR-eGR]  M2    (2V)          4748  1474 
[04/09 22:08:56     98s] [NR-eGR]  M3    (3H)          5020   731 
[04/09 22:08:56     98s] [NR-eGR]  M4    (4V)          4033   340 
[04/09 22:08:56     98s] [NR-eGR]  M5    (5H)          5204   299 
[04/09 22:08:56     98s] [NR-eGR]  M6    (6V)         10557   202 
[04/09 22:08:56     98s] [NR-eGR]  M7    (7H)          3388    42 
[04/09 22:08:56     98s] [NR-eGR]  M8    (8V)           655    15 
[04/09 22:08:56     98s] [NR-eGR]  M9    (9H)           415     0 
[04/09 22:08:56     98s] [NR-eGR]  MRDL  (10V)            0     0 
[04/09 22:08:56     98s] [NR-eGR] --------------------------------
[04/09 22:08:56     98s] [NR-eGR]        Total        34019  4135 
[04/09 22:08:56     98s] [NR-eGR] --------------------------------------------------------------------------
[04/09 22:08:56     98s] [NR-eGR] Total half perimeter of net bounding box: 27895um
[04/09 22:08:56     98s] [NR-eGR] Total length: 34019um, number of vias: 4135
[04/09 22:08:56     98s] [NR-eGR] --------------------------------------------------------------------------
[04/09 22:08:56     98s] [NR-eGR] Total eGR-routed clock nets wire length: 2358um, number of vias: 417
[04/09 22:08:56     98s] [NR-eGR] --------------------------------------------------------------------------
[04/09 22:08:56     98s] (I)      Finished Export ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1870.68 MB )
[04/09 22:08:56     98s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.64 sec, Real: 1.63 sec, Curr Mem: 1831.68 MB )
[04/09 22:08:56     98s] (I)      ========================================== Runtime Summary ===========================================
[04/09 22:08:56     98s] (I)       Step                                                     %      Start     Finish      Real       CPU 
[04/09 22:08:56     98s] (I)      ------------------------------------------------------------------------------------------------------
[04/09 22:08:56     98s] (I)       Early Global Route kernel                          100.00%  13.03 sec  14.66 sec  1.63 sec  1.64 sec 
[04/09 22:08:56     98s] (I)       +-Import and model                                  28.57%  13.06 sec  13.53 sec  0.47 sec  0.46 sec 
[04/09 22:08:56     98s] (I)       | +-Create place DB                                  0.29%  13.06 sec  13.06 sec  0.00 sec  0.00 sec 
[04/09 22:08:56     98s] (I)       | | +-Import place data                              0.26%  13.06 sec  13.06 sec  0.00 sec  0.00 sec 
[04/09 22:08:56     98s] (I)       | | | +-Read instances and placement                 0.05%  13.06 sec  13.06 sec  0.00 sec  0.00 sec 
[04/09 22:08:56     98s] (I)       | | | +-Read nets                                    0.06%  13.06 sec  13.06 sec  0.00 sec  0.00 sec 
[04/09 22:08:56     98s] (I)       | +-Create route DB                                 21.36%  13.06 sec  13.41 sec  0.35 sec  0.36 sec 
[04/09 22:08:56     98s] (I)       | | +-Import route data (1T)                        21.29%  13.07 sec  13.41 sec  0.35 sec  0.36 sec 
[04/09 22:08:56     98s] (I)       | | | +-Read blockages ( Layer 2-10 )                1.17%  13.07 sec  13.09 sec  0.02 sec  0.02 sec 
[04/09 22:08:56     98s] (I)       | | | | +-Read routing blockages                     0.00%  13.07 sec  13.07 sec  0.00 sec  0.00 sec 
[04/09 22:08:56     98s] (I)       | | | | +-Read instance blockages                    0.08%  13.07 sec  13.07 sec  0.00 sec  0.00 sec 
[04/09 22:08:56     98s] (I)       | | | | +-Read PG blockages                          0.90%  13.07 sec  13.09 sec  0.01 sec  0.02 sec 
[04/09 22:08:56     98s] (I)       | | | | +-Read clock blockages                       0.01%  13.09 sec  13.09 sec  0.00 sec  0.00 sec 
[04/09 22:08:56     98s] (I)       | | | | +-Read other blockages                       0.01%  13.09 sec  13.09 sec  0.00 sec  0.00 sec 
[04/09 22:08:56     98s] (I)       | | | | +-Read halo blockages                        0.00%  13.09 sec  13.09 sec  0.00 sec  0.00 sec 
[04/09 22:08:56     98s] (I)       | | | | +-Read boundary cut boxes                    0.00%  13.09 sec  13.09 sec  0.00 sec  0.00 sec 
[04/09 22:08:56     98s] (I)       | | | +-Read blackboxes                              0.00%  13.09 sec  13.09 sec  0.00 sec  0.00 sec 
[04/09 22:08:56     98s] (I)       | | | +-Read prerouted                               0.01%  13.09 sec  13.09 sec  0.00 sec  0.00 sec 
[04/09 22:08:56     98s] (I)       | | | +-Read unlegalized nets                        0.00%  13.09 sec  13.09 sec  0.00 sec  0.00 sec 
[04/09 22:08:56     98s] (I)       | | | +-Read nets                                    0.02%  13.09 sec  13.09 sec  0.00 sec  0.00 sec 
[04/09 22:08:56     98s] (I)       | | | +-Set up via pillars                           0.00%  13.09 sec  13.09 sec  0.00 sec  0.00 sec 
[04/09 22:08:56     98s] (I)       | | | +-Initialize 3D grid graph                     2.49%  13.09 sec  13.13 sec  0.04 sec  0.03 sec 
[04/09 22:08:56     98s] (I)       | | | +-Model blockage capacity                     17.07%  13.13 sec  13.41 sec  0.28 sec  0.29 sec 
[04/09 22:08:56     98s] (I)       | | | | +-Initialize 3D capacity                    15.24%  13.13 sec  13.38 sec  0.25 sec  0.26 sec 
[04/09 22:08:56     98s] (I)       | +-Read aux data                                    0.45%  13.41 sec  13.42 sec  0.01 sec  0.00 sec 
[04/09 22:08:56     98s] (I)       | +-Others data preparation                          0.21%  13.42 sec  13.42 sec  0.00 sec  0.00 sec 
[04/09 22:08:56     98s] (I)       | +-Create route kernel                              6.14%  13.43 sec  13.53 sec  0.10 sec  0.09 sec 
[04/09 22:08:56     98s] (I)       +-Global Routing                                    38.97%  13.53 sec  14.16 sec  0.64 sec  0.65 sec 
[04/09 22:08:56     98s] (I)       | +-Initialization                                   1.11%  13.53 sec  13.55 sec  0.02 sec  0.02 sec 
[04/09 22:08:56     98s] (I)       | +-Net group 1                                     26.36%  13.55 sec  13.98 sec  0.43 sec  0.43 sec 
[04/09 22:08:56     98s] (I)       | | +-Generate topology                              0.06%  13.55 sec  13.55 sec  0.00 sec  0.00 sec 
[04/09 22:08:56     98s] (I)       | | +-Phase 1a                                       4.44%  13.73 sec  13.80 sec  0.07 sec  0.06 sec 
[04/09 22:08:56     98s] (I)       | | | +-Pattern routing (1T)                         0.64%  13.73 sec  13.74 sec  0.01 sec  0.01 sec 
[04/09 22:08:56     98s] (I)       | | | +-Pattern Routing Avoiding Blockages           2.98%  13.74 sec  13.79 sec  0.05 sec  0.05 sec 
[04/09 22:08:56     98s] (I)       | | | +-Add via demand to 2D                         0.71%  13.79 sec  13.80 sec  0.01 sec  0.00 sec 
[04/09 22:08:56     98s] (I)       | | +-Phase 1b                                       0.98%  13.80 sec  13.81 sec  0.02 sec  0.03 sec 
[04/09 22:08:56     98s] (I)       | | | +-Monotonic routing (1T)                       0.79%  13.80 sec  13.81 sec  0.01 sec  0.02 sec 
[04/09 22:08:56     98s] (I)       | | +-Phase 1c                                       2.26%  13.82 sec  13.85 sec  0.04 sec  0.04 sec 
[04/09 22:08:56     98s] (I)       | | | +-Two level Routing                            2.22%  13.82 sec  13.85 sec  0.04 sec  0.04 sec 
[04/09 22:08:56     98s] (I)       | | | | +-Two Level Routing (Regular)                0.73%  13.83 sec  13.84 sec  0.01 sec  0.01 sec 
[04/09 22:08:56     98s] (I)       | | | | +-Two Level Routing (Strong)                 0.62%  13.84 sec  13.85 sec  0.01 sec  0.01 sec 
[04/09 22:08:56     98s] (I)       | | | | +-Two Level Routing ( Reach Aware Clean )    0.22%  13.85 sec  13.85 sec  0.00 sec  0.01 sec 
[04/09 22:08:56     98s] (I)       | | +-Phase 1d                                       0.76%  13.85 sec  13.87 sec  0.01 sec  0.01 sec 
[04/09 22:08:56     98s] (I)       | | | +-Detoured routing (1T)                        0.72%  13.85 sec  13.86 sec  0.01 sec  0.01 sec 
[04/09 22:08:56     98s] (I)       | | +-Phase 1e                                       0.24%  13.87 sec  13.87 sec  0.00 sec  0.00 sec 
[04/09 22:08:56     98s] (I)       | | | +-Route legalization                           0.09%  13.87 sec  13.87 sec  0.00 sec  0.00 sec 
[04/09 22:08:56     98s] (I)       | | | | +-Legalize Blockage Violations               0.03%  13.87 sec  13.87 sec  0.00 sec  0.00 sec 
[04/09 22:08:56     98s] (I)       | | | | +-Legalize Reach Aware Violations            0.00%  13.87 sec  13.87 sec  0.00 sec  0.00 sec 
[04/09 22:08:56     98s] (I)       | | +-Phase 1l                                       6.46%  13.87 sec  13.98 sec  0.11 sec  0.10 sec 
[04/09 22:08:56     98s] (I)       | | | +-Layer assignment (1T)                        2.14%  13.94 sec  13.98 sec  0.03 sec  0.03 sec 
[04/09 22:08:56     98s] (I)       | +-Clean cong LA                                    0.00%  13.98 sec  13.98 sec  0.00 sec  0.00 sec 
[04/09 22:08:56     98s] (I)       +-Export 3D cong map                                18.64%  14.16 sec  14.47 sec  0.30 sec  0.30 sec 
[04/09 22:08:56     98s] (I)       | +-Export 2D cong map                               2.15%  14.43 sec  14.47 sec  0.04 sec  0.03 sec 
[04/09 22:08:56     98s] (I)       +-Extract Global 3D Wires                            0.05%  14.47 sec  14.47 sec  0.00 sec  0.00 sec 
[04/09 22:08:56     98s] (I)       +-Track Assignment (1T)                              9.24%  14.47 sec  14.62 sec  0.15 sec  0.15 sec 
[04/09 22:08:56     98s] (I)       | +-Initialization                                   0.01%  14.47 sec  14.47 sec  0.00 sec  0.00 sec 
[04/09 22:08:56     98s] (I)       | +-Track Assignment Kernel                          9.08%  14.47 sec  14.62 sec  0.15 sec  0.15 sec 
[04/09 22:08:56     98s] (I)       | +-Free Memory                                      0.00%  14.62 sec  14.62 sec  0.00 sec  0.00 sec 
[04/09 22:08:56     98s] (I)       +-Export                                             1.03%  14.62 sec  14.64 sec  0.02 sec  0.02 sec 
[04/09 22:08:56     98s] (I)       | +-Export DB wires                                  0.35%  14.62 sec  14.63 sec  0.01 sec  0.01 sec 
[04/09 22:08:56     98s] (I)       | | +-Export all nets                                0.23%  14.62 sec  14.63 sec  0.00 sec  0.01 sec 
[04/09 22:08:56     98s] (I)       | | +-Set wire vias                                  0.03%  14.63 sec  14.63 sec  0.00 sec  0.00 sec 
[04/09 22:08:56     98s] (I)       | +-Report wirelength                                0.51%  14.63 sec  14.64 sec  0.01 sec  0.01 sec 
[04/09 22:08:56     98s] (I)       | +-Update net boxes                                 0.06%  14.64 sec  14.64 sec  0.00 sec  0.00 sec 
[04/09 22:08:56     98s] (I)       | +-Update timing                                    0.00%  14.64 sec  14.64 sec  0.00 sec  0.00 sec 
[04/09 22:08:56     98s] (I)       +-Postprocess design                                 1.33%  14.64 sec  14.66 sec  0.02 sec  0.02 sec 
[04/09 22:08:56     98s] (I)      ========================== Summary by functions ==========================
[04/09 22:08:56     98s] (I)       Lv  Step                                           %      Real       CPU 
[04/09 22:08:56     98s] (I)      --------------------------------------------------------------------------
[04/09 22:08:56     98s] (I)        0  Early Global Route kernel                100.00%  1.63 sec  1.64 sec 
[04/09 22:08:56     98s] (I)        1  Global Routing                            38.97%  0.64 sec  0.65 sec 
[04/09 22:08:56     98s] (I)        1  Import and model                          28.57%  0.47 sec  0.46 sec 
[04/09 22:08:56     98s] (I)        1  Export 3D cong map                        18.64%  0.30 sec  0.30 sec 
[04/09 22:08:56     98s] (I)        1  Track Assignment (1T)                      9.24%  0.15 sec  0.15 sec 
[04/09 22:08:56     98s] (I)        1  Postprocess design                         1.33%  0.02 sec  0.02 sec 
[04/09 22:08:56     98s] (I)        1  Export                                     1.03%  0.02 sec  0.02 sec 
[04/09 22:08:56     98s] (I)        1  Extract Global 3D Wires                    0.05%  0.00 sec  0.00 sec 
[04/09 22:08:56     98s] (I)        2  Net group 1                               26.36%  0.43 sec  0.43 sec 
[04/09 22:08:56     98s] (I)        2  Create route DB                           21.36%  0.35 sec  0.36 sec 
[04/09 22:08:56     98s] (I)        2  Track Assignment Kernel                    9.08%  0.15 sec  0.15 sec 
[04/09 22:08:56     98s] (I)        2  Create route kernel                        6.14%  0.10 sec  0.09 sec 
[04/09 22:08:56     98s] (I)        2  Export 2D cong map                         2.15%  0.04 sec  0.03 sec 
[04/09 22:08:56     98s] (I)        2  Initialization                             1.12%  0.02 sec  0.02 sec 
[04/09 22:08:56     98s] (I)        2  Report wirelength                          0.51%  0.01 sec  0.01 sec 
[04/09 22:08:56     98s] (I)        2  Read aux data                              0.45%  0.01 sec  0.00 sec 
[04/09 22:08:56     98s] (I)        2  Export DB wires                            0.35%  0.01 sec  0.01 sec 
[04/09 22:08:56     98s] (I)        2  Create place DB                            0.29%  0.00 sec  0.00 sec 
[04/09 22:08:56     98s] (I)        2  Others data preparation                    0.21%  0.00 sec  0.00 sec 
[04/09 22:08:56     98s] (I)        2  Update net boxes                           0.06%  0.00 sec  0.00 sec 
[04/09 22:08:56     98s] (I)        2  Free Memory                                0.00%  0.00 sec  0.00 sec 
[04/09 22:08:56     98s] (I)        2  Update timing                              0.00%  0.00 sec  0.00 sec 
[04/09 22:08:56     98s] (I)        2  Clean cong LA                              0.00%  0.00 sec  0.00 sec 
[04/09 22:08:56     98s] (I)        3  Import route data (1T)                    21.29%  0.35 sec  0.36 sec 
[04/09 22:08:56     98s] (I)        3  Phase 1l                                   6.46%  0.11 sec  0.10 sec 
[04/09 22:08:56     98s] (I)        3  Phase 1a                                   4.44%  0.07 sec  0.06 sec 
[04/09 22:08:56     98s] (I)        3  Phase 1c                                   2.26%  0.04 sec  0.04 sec 
[04/09 22:08:56     98s] (I)        3  Phase 1b                                   0.98%  0.02 sec  0.03 sec 
[04/09 22:08:56     98s] (I)        3  Phase 1d                                   0.76%  0.01 sec  0.01 sec 
[04/09 22:08:56     98s] (I)        3  Import place data                          0.26%  0.00 sec  0.00 sec 
[04/09 22:08:56     98s] (I)        3  Phase 1e                                   0.24%  0.00 sec  0.00 sec 
[04/09 22:08:56     98s] (I)        3  Export all nets                            0.23%  0.00 sec  0.01 sec 
[04/09 22:08:56     98s] (I)        3  Generate topology                          0.06%  0.00 sec  0.00 sec 
[04/09 22:08:56     98s] (I)        3  Set wire vias                              0.03%  0.00 sec  0.00 sec 
[04/09 22:08:56     98s] (I)        4  Model blockage capacity                   17.07%  0.28 sec  0.29 sec 
[04/09 22:08:56     98s] (I)        4  Pattern Routing Avoiding Blockages         2.98%  0.05 sec  0.05 sec 
[04/09 22:08:56     98s] (I)        4  Initialize 3D grid graph                   2.49%  0.04 sec  0.03 sec 
[04/09 22:08:56     98s] (I)        4  Two level Routing                          2.22%  0.04 sec  0.04 sec 
[04/09 22:08:56     98s] (I)        4  Layer assignment (1T)                      2.14%  0.03 sec  0.03 sec 
[04/09 22:08:56     98s] (I)        4  Read blockages ( Layer 2-10 )              1.17%  0.02 sec  0.02 sec 
[04/09 22:08:56     98s] (I)        4  Monotonic routing (1T)                     0.79%  0.01 sec  0.02 sec 
[04/09 22:08:56     98s] (I)        4  Detoured routing (1T)                      0.72%  0.01 sec  0.01 sec 
[04/09 22:08:56     98s] (I)        4  Add via demand to 2D                       0.71%  0.01 sec  0.00 sec 
[04/09 22:08:56     98s] (I)        4  Pattern routing (1T)                       0.64%  0.01 sec  0.01 sec 
[04/09 22:08:56     98s] (I)        4  Route legalization                         0.09%  0.00 sec  0.00 sec 
[04/09 22:08:56     98s] (I)        4  Read nets                                  0.08%  0.00 sec  0.00 sec 
[04/09 22:08:56     98s] (I)        4  Read instances and placement               0.05%  0.00 sec  0.00 sec 
[04/09 22:08:56     98s] (I)        4  Read prerouted                             0.01%  0.00 sec  0.00 sec 
[04/09 22:08:56     98s] (I)        4  Read blackboxes                            0.00%  0.00 sec  0.00 sec 
[04/09 22:08:56     98s] (I)        4  Read unlegalized nets                      0.00%  0.00 sec  0.00 sec 
[04/09 22:08:56     98s] (I)        4  Set up via pillars                         0.00%  0.00 sec  0.00 sec 
[04/09 22:08:56     98s] (I)        5  Initialize 3D capacity                    15.24%  0.25 sec  0.26 sec 
[04/09 22:08:56     98s] (I)        5  Read PG blockages                          0.90%  0.01 sec  0.02 sec 
[04/09 22:08:56     98s] (I)        5  Two Level Routing (Regular)                0.73%  0.01 sec  0.01 sec 
[04/09 22:08:56     98s] (I)        5  Two Level Routing (Strong)                 0.62%  0.01 sec  0.01 sec 
[04/09 22:08:56     98s] (I)        5  Two Level Routing ( Reach Aware Clean )    0.22%  0.00 sec  0.01 sec 
[04/09 22:08:56     98s] (I)        5  Read instance blockages                    0.08%  0.00 sec  0.00 sec 
[04/09 22:08:56     98s] (I)        5  Legalize Blockage Violations               0.03%  0.00 sec  0.00 sec 
[04/09 22:08:56     98s] (I)        5  Read other blockages                       0.01%  0.00 sec  0.00 sec 
[04/09 22:08:56     98s] (I)        5  Read clock blockages                       0.01%  0.00 sec  0.00 sec 
[04/09 22:08:56     98s] (I)        5  Read routing blockages                     0.00%  0.00 sec  0.00 sec 
[04/09 22:08:56     98s] (I)        5  Legalize Reach Aware Violations            0.00%  0.00 sec  0.00 sec 
[04/09 22:08:56     98s] (I)        5  Read halo blockages                        0.00%  0.00 sec  0.00 sec 
[04/09 22:08:56     98s] (I)        5  Read boundary cut boxes                    0.00%  0.00 sec  0.00 sec 
[04/09 22:08:56     98s] Extraction called for design 'fifo1_sram' of instances=244 and nets=477 using extraction engine 'preRoute' .
[04/09 22:08:56     98s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[04/09 22:08:56     98s] Type 'man IMPEXT-3530' for more detail.
[04/09 22:08:56     98s] PreRoute RC Extraction called for design fifo1_sram.
[04/09 22:08:56     98s] RC Extraction called in multi-corner(2) mode.
[04/09 22:08:56     98s] RCMode: PreRoute
[04/09 22:08:56     98s]       RC Corner Indexes            0       1   
[04/09 22:08:56     98s] Capacitance Scaling Factor   : 1.00000 1.00000 
[04/09 22:08:56     98s] Resistance Scaling Factor    : 1.00000 1.00000 
[04/09 22:08:56     98s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[04/09 22:08:56     98s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[04/09 22:08:56     98s] Shrink Factor                : 1.00000
[04/09 22:08:56     98s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/09 22:08:56     98s] Using capacitance table file ...
[04/09 22:08:56     98s] 
[04/09 22:08:56     98s] Trim Metal Layers:
[04/09 22:08:56     98s] LayerId::1 widthSet size::4
[04/09 22:08:56     98s] LayerId::2 widthSet size::4
[04/09 22:08:56     98s] LayerId::3 widthSet size::4
[04/09 22:08:56     98s] LayerId::4 widthSet size::4
[04/09 22:08:56     98s] LayerId::5 widthSet size::4
[04/09 22:08:56     98s] LayerId::6 widthSet size::4
[04/09 22:08:56     98s] LayerId::7 widthSet size::4
[04/09 22:08:56     98s] LayerId::8 widthSet size::4
[04/09 22:08:56     98s] LayerId::9 widthSet size::4
[04/09 22:08:56     98s] LayerId::10 widthSet size::2
[04/09 22:08:56     98s] Updating RC grid for preRoute extraction ...
[04/09 22:08:56     98s] eee: pegSigSF::1.070000
[04/09 22:08:56     98s] Initializing multi-corner capacitance tables ... 
[04/09 22:08:56     98s] Initializing multi-corner resistance tables ...
[04/09 22:08:56     98s] eee: l::1 avDens::0.093729 usedTrk::10561.578657 availTrk::112682.147875 sigTrk::10561.578657
[04/09 22:08:56     98s] eee: l::2 avDens::0.017794 usedTrk::286.776436 availTrk::16116.204156 sigTrk::286.776436
[04/09 22:08:56     98s] eee: l::3 avDens::0.054941 usedTrk::320.408314 availTrk::5831.892940 sigTrk::320.408314
[04/09 22:08:56     98s] eee: l::4 avDens::0.033733 usedTrk::1951.553768 availTrk::57853.352029 sigTrk::1951.553768
[04/09 22:08:56     98s] eee: l::5 avDens::0.075749 usedTrk::2199.716627 availTrk::29039.541716 sigTrk::2199.716627
[04/09 22:08:56     98s] eee: l::6 avDens::0.075079 usedTrk::2764.611842 availTrk::36822.500000 sigTrk::2764.611842
[04/09 22:08:56     98s] eee: l::7 avDens::0.098117 usedTrk::1732.254963 availTrk::17655.000000 sigTrk::1732.254963
[04/09 22:08:56     98s] eee: l::8 avDens::0.065812 usedTrk::732.984869 availTrk::11137.500000 sigTrk::732.984869
[04/09 22:08:56     98s] eee: l::9 avDens::0.069498 usedTrk::31.534928 availTrk::453.750000 sigTrk::31.534928
[04/09 22:08:56     98s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/09 22:08:56     98s] {RT cmax 0 10 10 {9 0} 1}
[04/09 22:08:56     98s] eee: LAM: n=32 LLS=2-3 HLS=3-5 rDens=0.289414 uaWl=1.000000 uaWlH=0.712870 aWlH=0.000000 lMod=0 pMax=0.939000 pMod=77 wcR=0.472500 newSi=0.001600 wHLS=1.181250 siPrev=0 viaL=0.000000
[04/09 22:08:56     98s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 1811.676M)
[04/09 22:08:56     98s] All LLGs are deleted
[04/09 22:08:56     98s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:08:56     98s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:08:56     98s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1811.7M, EPOCH TIME: 1712725736.724309
[04/09 22:08:56     98s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1811.7M, EPOCH TIME: 1712725736.725496
[04/09 22:08:56     98s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1811.7M, EPOCH TIME: 1712725736.725767
[04/09 22:08:56     98s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:08:56     98s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:08:56     98s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1811.7M, EPOCH TIME: 1712725736.726643
[04/09 22:08:56     98s] Max number of tech site patterns supported in site array is 256.
[04/09 22:08:56     98s] Core basic site is unit
[04/09 22:08:56     98s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1811.7M, EPOCH TIME: 1712725736.777071
[04/09 22:08:56     98s] After signature check, allow fast init is true, keep pre-filter is true.
[04/09 22:08:56     98s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[04/09 22:08:56     98s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.008, MEM:1811.7M, EPOCH TIME: 1712725736.784939
[04/09 22:08:56     98s] Fast DP-INIT is on for default
[04/09 22:08:56     98s] Atter site array init, number of instance map data is 0.
[04/09 22:08:56     98s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.100, REAL:0.102, MEM:1811.7M, EPOCH TIME: 1712725736.828640
[04/09 22:08:56     98s] 
[04/09 22:08:56     98s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 22:08:56     98s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.120, REAL:0.126, MEM:1811.7M, EPOCH TIME: 1712725736.851893
[04/09 22:08:56     98s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2173).
[04/09 22:08:56     98s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:08:56     98s] Starting delay calculation for Setup views
[04/09 22:08:56     98s] AAE_INFO: opIsDesignInPostRouteState() is 0
[04/09 22:08:56     98s] #################################################################################
[04/09 22:08:56     98s] # Design Stage: PreRoute
[04/09 22:08:56     98s] # Design Name: fifo1_sram
[04/09 22:08:56     98s] # Design Mode: 90nm
[04/09 22:08:56     98s] # Analysis Mode: MMMC Non-OCV 
[04/09 22:08:56     98s] # Parasitics Mode: No SPEF/RCDB 
[04/09 22:08:56     98s] # Signoff Settings: SI Off 
[04/09 22:08:56     98s] #################################################################################
[04/09 22:08:56     98s] Calculate delays in BcWc mode...
[04/09 22:08:56     98s] Topological Sorting (REAL = 0:00:00.0, MEM = 1832.0M, InitMEM = 1831.0M)
[04/09 22:08:56     98s] Start delay calculation (fullDC) (1 T). (MEM=1832.04)
[04/09 22:08:57     98s] Start AAE Lib Loading. (MEM=1843.55)
[04/09 22:08:57     99s] End AAE Lib Loading. (MEM=1891.25 CPU=0:00:00.2 Real=0:00:00.0)
[04/09 22:08:57     99s] End AAE Lib Interpolated Model. (MEM=1891.25 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/09 22:08:57     99s] Total number of fetched objects 463
[04/09 22:08:57     99s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[04/09 22:08:57     99s] End delay calculation. (MEM=1973.17 CPU=0:00:00.3 REAL=0:00:00.0)
[04/09 22:08:58    100s] End delay calculation (fullDC). (MEM=1927.02 CPU=0:00:01.3 REAL=0:00:02.0)
[04/09 22:08:58    100s] *** CDM Built up (cpu=0:00:01.4  real=0:00:02.0  mem= 1927.0M) ***
[04/09 22:08:59    100s] *** Done Building Timing Graph (cpu=0:00:01.6 real=0:00:03.0 totSessionCpu=0:01:40 mem=1927.0M)
[04/09 22:08:59    100s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 func_max_scenario 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.343  |
|           TNS (ns):| -0.516  |
|    Violating Paths:|    2    |
|          All Paths:|   362   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     36 (36)      |   -0.089   |     44 (100)     |
|   max_tran     |     26 (26)      |   -0.607   |     26 (26)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:1942.3M, EPOCH TIME: 1712725739.169993
[04/09 22:08:59    100s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:08:59    100s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:08:59    100s] 
[04/09 22:08:59    100s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 22:08:59    100s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.100, REAL:0.097, MEM:1942.3M, EPOCH TIME: 1712725739.266603
[04/09 22:08:59    100s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2173).
[04/09 22:08:59    100s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:08:59    100s] Density: 0.219%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:08, real = 0:00:09, mem = 1532.9M, totSessionCpu=0:01:41 **
[04/09 22:08:59    100s] *** InitOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:08.2/0:00:08.9 (0.9), totSession cpu/real = 0:01:40.6/0:02:37.1 (0.6), mem = 1899.3M
[04/09 22:08:59    100s] 
[04/09 22:08:59    100s] =============================================================================================
[04/09 22:08:59    100s]  Step TAT Report : InitOpt #1 / place_opt_design #1                             21.14-s109_1
[04/09 22:08:59    100s] =============================================================================================
[04/09 22:08:59    100s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/09 22:08:59    100s] ---------------------------------------------------------------------------------------------
[04/09 22:08:59    100s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 22:08:59    100s] [ OptSummaryReport       ]      1   0:00:00.4  (   4.1 % )     0:00:02.6 /  0:00:02.0    0.8
[04/09 22:08:59    100s] [ DrvReport              ]      1   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.1    1.1
[04/09 22:08:59    100s] [ CellServerInit         ]      2   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.8
[04/09 22:08:59    100s] [ LibAnalyzerInit        ]      2   0:00:02.7  (  30.8 % )     0:00:02.7 /  0:00:02.7    1.0
[04/09 22:08:59    100s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 22:08:59    100s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 22:08:59    100s] [ EarlyGlobalRoute       ]      1   0:00:01.7  (  18.9 % )     0:00:01.7 /  0:00:01.7    1.0
[04/09 22:08:59    100s] [ ExtractRC              ]      1   0:00:00.3  (   3.5 % )     0:00:00.3 /  0:00:00.3    1.0
[04/09 22:08:59    100s] [ TimingUpdate           ]      1   0:00:00.3  (   2.9 % )     0:00:02.2 /  0:00:01.6    0.7
[04/09 22:08:59    100s] [ FullDelayCalc          ]      1   0:00:01.9  (  21.5 % )     0:00:01.9 /  0:00:01.4    0.7
[04/09 22:08:59    100s] [ TimingReport           ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.7
[04/09 22:08:59    100s] [ MISC                   ]          0:00:01.5  (  16.9 % )     0:00:01.5 /  0:00:01.4    0.9
[04/09 22:08:59    100s] ---------------------------------------------------------------------------------------------
[04/09 22:08:59    100s]  InitOpt #1 TOTAL                   0:00:08.9  ( 100.0 % )     0:00:08.9 /  0:00:08.2    0.9
[04/09 22:08:59    100s] ---------------------------------------------------------------------------------------------
[04/09 22:08:59    100s] 
[04/09 22:08:59    100s] ** INFO : this run is activating medium effort placeOptDesign flow
[04/09 22:08:59    100s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/09 22:08:59    100s] ### Creating PhyDesignMc. totSessionCpu=0:01:41 mem=1899.3M
[04/09 22:08:59    100s] OPERPROF: Starting DPlace-Init at level 1, MEM:1899.3M, EPOCH TIME: 1712725739.332883
[04/09 22:08:59    100s] Processing tracks to init pin-track alignment.
[04/09 22:08:59    100s] z: 2, totalTracks: 1
[04/09 22:08:59    100s] z: 4, totalTracks: 1
[04/09 22:08:59    100s] z: 6, totalTracks: 1
[04/09 22:08:59    100s] z: 8, totalTracks: 1
[04/09 22:08:59    100s] #spOpts: N=32 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/09 22:08:59    100s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1899.3M, EPOCH TIME: 1712725739.347834
[04/09 22:08:59    100s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:08:59    100s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:08:59    100s] 
[04/09 22:08:59    100s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 22:08:59    100s] OPERPROF:     Starting CMU at level 3, MEM:1899.3M, EPOCH TIME: 1712725739.436219
[04/09 22:08:59    100s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1899.3M, EPOCH TIME: 1712725739.437906
[04/09 22:08:59    100s] 
[04/09 22:08:59    100s] Bad Lib Cell Checking (CMU) is done! (0)
[04/09 22:08:59    100s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.100, REAL:0.097, MEM:1899.3M, EPOCH TIME: 1712725739.444661
[04/09 22:08:59    100s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1899.3M, EPOCH TIME: 1712725739.444949
[04/09 22:08:59    100s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1899.3M, EPOCH TIME: 1712725739.445130
[04/09 22:08:59    100s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1899.3MB).
[04/09 22:08:59    100s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.110, REAL:0.113, MEM:1899.3M, EPOCH TIME: 1712725739.445559
[04/09 22:08:59    100s] TotalInstCnt at PhyDesignMc Initialization: 211
[04/09 22:08:59    100s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:41 mem=1899.3M
[04/09 22:08:59    100s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1899.3M, EPOCH TIME: 1712725739.448538
[04/09 22:08:59    100s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2532).
[04/09 22:08:59    100s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:08:59    100s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:08:59    100s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:08:59    100s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.016, MEM:1899.3M, EPOCH TIME: 1712725739.465033
[04/09 22:08:59    100s] TotalInstCnt at PhyDesignMc Destruction: 211
[04/09 22:08:59    100s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/09 22:08:59    100s] ### Creating PhyDesignMc. totSessionCpu=0:01:41 mem=1899.3M
[04/09 22:08:59    100s] OPERPROF: Starting DPlace-Init at level 1, MEM:1899.3M, EPOCH TIME: 1712725739.466366
[04/09 22:08:59    100s] Processing tracks to init pin-track alignment.
[04/09 22:08:59    100s] z: 2, totalTracks: 1
[04/09 22:08:59    100s] z: 4, totalTracks: 1
[04/09 22:08:59    100s] z: 6, totalTracks: 1
[04/09 22:08:59    100s] z: 8, totalTracks: 1
[04/09 22:08:59    100s] #spOpts: N=32 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/09 22:08:59    100s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1899.3M, EPOCH TIME: 1712725739.479359
[04/09 22:08:59    100s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:08:59    100s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:08:59    100s] 
[04/09 22:08:59    100s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 22:08:59    100s] OPERPROF:     Starting CMU at level 3, MEM:1899.3M, EPOCH TIME: 1712725739.557196
[04/09 22:08:59    100s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1899.3M, EPOCH TIME: 1712725739.558976
[04/09 22:08:59    100s] 
[04/09 22:08:59    100s] Bad Lib Cell Checking (CMU) is done! (0)
[04/09 22:08:59    100s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.090, REAL:0.086, MEM:1899.3M, EPOCH TIME: 1712725739.565374
[04/09 22:08:59    100s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1899.3M, EPOCH TIME: 1712725739.565635
[04/09 22:08:59    100s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1899.3M, EPOCH TIME: 1712725739.565816
[04/09 22:08:59    100s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1899.3MB).
[04/09 22:08:59    100s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.100, REAL:0.100, MEM:1899.3M, EPOCH TIME: 1712725739.566206
[04/09 22:08:59    100s] TotalInstCnt at PhyDesignMc Initialization: 211
[04/09 22:08:59    100s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:41 mem=1899.3M
[04/09 22:08:59    100s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1899.3M, EPOCH TIME: 1712725739.568420
[04/09 22:08:59    100s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2532).
[04/09 22:08:59    100s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:08:59    100s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:08:59    100s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:08:59    100s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.015, MEM:1899.3M, EPOCH TIME: 1712725739.583872
[04/09 22:08:59    100s] TotalInstCnt at PhyDesignMc Destruction: 211
[04/09 22:08:59    100s] *** Starting optimizing excluded clock nets MEM= 1899.3M) ***
[04/09 22:08:59    100s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1899.3M) ***
[04/09 22:08:59    100s] GigaOpt Checkpoint: Internal congRefineRouteType -preCTS -congThreshold 0.001 -rescheduleForCongestion  -aggressiveCongestionMode  -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence 
[04/09 22:08:59    100s] Begin: GigaOpt Route Type Constraints Refinement
[04/09 22:08:59    100s] *** CongRefineRouteType #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:40.9/0:02:37.3 (0.6), mem = 1899.3M
[04/09 22:08:59    100s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.20364.1
[04/09 22:08:59    100s] ### Creating RouteCongInterface, started
[04/09 22:08:59    100s] ### Creating TopoMgr, started
[04/09 22:08:59    100s] ### Creating TopoMgr, finished
[04/09 22:08:59    100s] #optDebug: Start CG creation (mem=1899.3M)
[04/09 22:08:59    100s]  ...initializing CG  maxDriveDist 648.558000 stdCellHgt 1.672000 defLenToSkip 11.704000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 64.855000 
[04/09 22:08:59    101s] (cpu=0:00:00.3, mem=2085.2M)
[04/09 22:08:59    101s]  ...processing cgPrt (cpu=0:00:00.3, mem=2085.2M)
[04/09 22:08:59    101s]  ...processing cgEgp (cpu=0:00:00.3, mem=2085.2M)
[04/09 22:08:59    101s]  ...processing cgPbk (cpu=0:00:00.3, mem=2085.2M)
[04/09 22:08:59    101s]  ...processing cgNrb(cpu=0:00:00.3, mem=2085.2M)
[04/09 22:08:59    101s]  ...processing cgObs (cpu=0:00:00.3, mem=2085.2M)
[04/09 22:08:59    101s]  ...processing cgCon (cpu=0:00:00.3, mem=2085.2M)
[04/09 22:08:59    101s]  ...processing cgPdm (cpu=0:00:00.3, mem=2085.2M)
[04/09 22:08:59    101s] #optDebug: Finish CG creation (cpu=0:00:00.3, mem=2085.2M)
[04/09 22:09:00    101s] 
[04/09 22:09:00    101s] #optDebug:  {2, 1.000, 0.8500} {3, 0.867, 0.8500} {4, 0.735, 0.8500} {5, 0.602, 0.8500} {6, 0.470, 0.8500} {7, 0.337, 0.8014} {8, 0.072, 0.4751} {9, 0.004, 0.4037} {10, 0.004, 0.4037} 
[04/09 22:09:00    101s] 
[04/09 22:09:00    101s] #optDebug: {0, 1.000}
[04/09 22:09:00    101s] ### Creating RouteCongInterface, finished
[04/09 22:09:00    101s] Updated routing constraints on 0 nets.
[04/09 22:09:00    101s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.20364.1
[04/09 22:09:00    101s] Bottom Preferred Layer:
[04/09 22:09:00    101s]     None
[04/09 22:09:00    101s] Via Pillar Rule:
[04/09 22:09:00    101s]     None
[04/09 22:09:00    101s] *** CongRefineRouteType #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.7/0:00:00.7 (1.0), totSession cpu/real = 0:01:41.5/0:02:38.0 (0.6), mem = 2085.2M
[04/09 22:09:00    101s] 
[04/09 22:09:00    101s] =============================================================================================
[04/09 22:09:00    101s]  Step TAT Report : CongRefineRouteType #1 / place_opt_design #1                 21.14-s109_1
[04/09 22:09:00    101s] =============================================================================================
[04/09 22:09:00    101s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/09 22:09:00    101s] ---------------------------------------------------------------------------------------------
[04/09 22:09:00    101s] [ RouteCongInterfaceInit ]      1   0:00:00.5  (  79.0 % )     0:00:00.5 /  0:00:00.5    1.0
[04/09 22:09:00    101s] [ MISC                   ]          0:00:00.1  (  21.0 % )     0:00:00.1 /  0:00:00.1    1.0
[04/09 22:09:00    101s] ---------------------------------------------------------------------------------------------
[04/09 22:09:00    101s]  CongRefineRouteType #1 TOTAL       0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:00.7    1.0
[04/09 22:09:00    101s] ---------------------------------------------------------------------------------------------
[04/09 22:09:00    101s] 
[04/09 22:09:00    101s] End: GigaOpt Route Type Constraints Refinement
[04/09 22:09:00    101s] The useful skew maximum allowed delay is: 0.2
[04/09 22:09:00    101s] Deleting Lib Analyzer.
[04/09 22:09:00    101s] *** SimplifyNetlist #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:41.6/0:02:38.1 (0.6), mem = 2085.2M
[04/09 22:09:00    101s] Info: 15 io nets excluded
[04/09 22:09:00    101s] Info: 6 clock nets excluded from IPO operation.
[04/09 22:09:00    101s] ### Creating LA Mngr. totSessionCpu=0:01:42 mem=2085.2M
[04/09 22:09:00    101s] ### Creating LA Mngr, finished. totSessionCpu=0:01:42 mem=2085.2M
[04/09 22:09:00    101s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[04/09 22:09:00    101s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.20364.2
[04/09 22:09:00    101s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/09 22:09:00    101s] ### Creating PhyDesignMc. totSessionCpu=0:01:42 mem=2085.2M
[04/09 22:09:00    101s] OPERPROF: Starting DPlace-Init at level 1, MEM:2085.2M, EPOCH TIME: 1712725740.394653
[04/09 22:09:00    101s] Processing tracks to init pin-track alignment.
[04/09 22:09:00    101s] z: 2, totalTracks: 1
[04/09 22:09:00    101s] z: 4, totalTracks: 1
[04/09 22:09:00    101s] z: 6, totalTracks: 1
[04/09 22:09:00    101s] z: 8, totalTracks: 1
[04/09 22:09:00    101s] #spOpts: N=32 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/09 22:09:00    101s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2085.2M, EPOCH TIME: 1712725740.406891
[04/09 22:09:00    101s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:09:00    101s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:09:00    101s] 
[04/09 22:09:00    101s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 22:09:00    101s] OPERPROF:     Starting CMU at level 3, MEM:2085.2M, EPOCH TIME: 1712725740.482573
[04/09 22:09:00    101s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.002, MEM:2085.2M, EPOCH TIME: 1712725740.484316
[04/09 22:09:00    101s] 
[04/09 22:09:00    101s] Bad Lib Cell Checking (CMU) is done! (0)
[04/09 22:09:00    101s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.080, REAL:0.084, MEM:2085.2M, EPOCH TIME: 1712725740.491164
[04/09 22:09:00    101s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2085.2M, EPOCH TIME: 1712725740.491432
[04/09 22:09:00    101s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2085.2M, EPOCH TIME: 1712725740.491625
[04/09 22:09:00    101s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2085.2MB).
[04/09 22:09:00    101s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.090, REAL:0.097, MEM:2085.2M, EPOCH TIME: 1712725740.492009
[04/09 22:09:00    101s] TotalInstCnt at PhyDesignMc Initialization: 211
[04/09 22:09:00    101s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:42 mem=2085.2M
[04/09 22:09:00    101s] 
[04/09 22:09:00    101s] Footprint cell information for calculating maxBufDist
[04/09 22:09:00    101s] *info: There are 9 candidate Buffer cells
[04/09 22:09:00    101s] *info: There are 16 candidate Inverter cells
[04/09 22:09:00    101s] 
[04/09 22:09:01    102s] #optDebug: Start CG creation (mem=2085.2M)
[04/09 22:09:01    102s]  ...initializing CG  maxDriveDist -0.001000 stdCellHgt 1.672000 defLenToSkip 11.704000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 11.704000 
[04/09 22:09:01    102s] (cpu=0:00:00.3, mem=2085.2M)
[04/09 22:09:01    102s]  ...processing cgPrt (cpu=0:00:00.3, mem=2085.2M)
[04/09 22:09:01    102s]  ...processing cgEgp (cpu=0:00:00.3, mem=2085.2M)
[04/09 22:09:01    102s]  ...processing cgPbk (cpu=0:00:00.3, mem=2085.2M)
[04/09 22:09:01    102s]  ...processing cgNrb(cpu=0:00:00.3, mem=2085.2M)
[04/09 22:09:01    102s]  ...processing cgObs (cpu=0:00:00.3, mem=2085.2M)
[04/09 22:09:01    102s]  ...processing cgCon (cpu=0:00:00.3, mem=2085.2M)
[04/09 22:09:01    102s]  ...processing cgPdm (cpu=0:00:00.3, mem=2085.2M)
[04/09 22:09:01    102s] #optDebug: Finish CG creation (cpu=0:00:00.3, mem=2085.2M)
[04/09 22:09:01    102s] ### Creating RouteCongInterface, started
[04/09 22:09:01    102s] 
[04/09 22:09:01    102s] Creating Lib Analyzer ...
[04/09 22:09:01    102s] Total number of usable buffers from Lib Analyzer: 9 ( NBUFFX2_HVT NBUFFX2_RVT NBUFFX4_HVT NBUFFX4_RVT NBUFFX8_HVT NBUFFX8_RVT NBUFFX16_HVT NBUFFX16_RVT NBUFFX32_RVT)
[04/09 22:09:01    102s] Total number of usable inverters from Lib Analyzer: 16 ( INVX1_HVT INVX0_HVT INVX1_RVT INVX0_RVT INVX2_HVT INVX2_RVT INVX4_HVT INVX4_RVT IBUFFX2_RVT INVX8_RVT IBUFFX4_RVT IBUFFX8_RVT INVX16_RVT IBUFFX16_RVT INVX32_RVT IBUFFX32_RVT)
[04/09 22:09:01    102s] Total number of usable delay cells from Lib Analyzer: 0 ()
[04/09 22:09:01    102s] 
[04/09 22:09:01    102s] {RT cmax 0 10 10 {9 0} 1}
[04/09 22:09:02    103s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:44 mem=2101.2M
[04/09 22:09:02    103s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:44 mem=2101.2M
[04/09 22:09:02    103s] Creating Lib Analyzer, finished. 
[04/09 22:09:02    103s] 
[04/09 22:09:02    103s] #optDebug:  {2, 1.000, 0.8500} {3, 0.867, 0.8500} {4, 0.735, 0.8500} {5, 0.602, 0.8500} {6, 0.470, 0.8500} {7, 0.337, 0.8014} {8, 0.072, 0.4751} {9, 0.004, 0.4037} {10, 0.004, 0.4037} 
[04/09 22:09:02    103s] 
[04/09 22:09:02    103s] #optDebug: {0, 1.000}
[04/09 22:09:02    103s] ### Creating RouteCongInterface, finished
[04/09 22:09:02    103s] {MG  {9 0 24.3 1.8333} }
[04/09 22:09:02    104s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2120.3M, EPOCH TIME: 1712725742.860165
[04/09 22:09:02    104s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:2120.3M, EPOCH TIME: 1712725742.860771
[04/09 22:09:02    104s] 
[04/09 22:09:02    104s] Netlist preparation processing... 
[04/09 22:09:02    104s] Removed 0 instance
[04/09 22:09:02    104s] *info: Marking 0 isolation instances dont touch
[04/09 22:09:02    104s] *info: Marking 0 level shifter instances dont touch
[04/09 22:09:02    104s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2101.2M, EPOCH TIME: 1712725742.935956
[04/09 22:09:02    104s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2743).
[04/09 22:09:02    104s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:09:02    104s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:09:02    104s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:09:02    104s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.020, MEM:2011.2M, EPOCH TIME: 1712725742.955779
[04/09 22:09:02    104s] TotalInstCnt at PhyDesignMc Destruction: 211
[04/09 22:09:02    104s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.20364.2
[04/09 22:09:02    104s] *** SimplifyNetlist #1 [finish] (place_opt_design #1) : cpu/real = 0:00:02.6/0:00:02.6 (1.0), totSession cpu/real = 0:01:44.2/0:02:40.7 (0.6), mem = 2011.2M
[04/09 22:09:02    104s] 
[04/09 22:09:02    104s] =============================================================================================
[04/09 22:09:02    104s]  Step TAT Report : SimplifyNetlist #1 / place_opt_design #1                     21.14-s109_1
[04/09 22:09:02    104s] =============================================================================================
[04/09 22:09:02    104s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/09 22:09:02    104s] ---------------------------------------------------------------------------------------------
[04/09 22:09:02    104s] [ LibAnalyzerInit        ]      1   0:00:01.0  (  37.2 % )     0:00:01.0 /  0:00:00.9    1.0
[04/09 22:09:02    104s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 22:09:02    104s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   7.5 % )     0:00:00.2 /  0:00:00.2    1.0
[04/09 22:09:02    104s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.0
[04/09 22:09:02    104s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   6.5 % )     0:00:01.1 /  0:00:01.1    1.0
[04/09 22:09:02    104s] [ SteinerInterfaceInit   ]      1   0:00:00.7  (  28.4 % )     0:00:00.7 /  0:00:00.7    1.0
[04/09 22:09:02    104s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.2 % )     0:00:00.1 /  0:00:00.0    1.0
[04/09 22:09:02    104s] [ IncrDelayCalc          ]      1   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    1.1
[04/09 22:09:02    104s] [ TimingUpdate           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 22:09:02    104s] [ MISC                   ]          0:00:00.5  (  18.0 % )     0:00:00.5 /  0:00:00.5    1.0
[04/09 22:09:02    104s] ---------------------------------------------------------------------------------------------
[04/09 22:09:02    104s]  SimplifyNetlist #1 TOTAL           0:00:02.6  ( 100.0 % )     0:00:02.6 /  0:00:02.6    1.0
[04/09 22:09:02    104s] ---------------------------------------------------------------------------------------------
[04/09 22:09:02    104s] 
[04/09 22:09:03    104s] Deleting Lib Analyzer.
[04/09 22:09:03    104s] Begin: GigaOpt high fanout net optimization
[04/09 22:09:03    104s] GigaOpt HFN: use maxLocalDensity 1.2
[04/09 22:09:03    104s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[04/09 22:09:03    104s] *** DrvOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:44.4/0:02:40.9 (0.6), mem = 2011.2M
[04/09 22:09:03    104s] Info: 15 io nets excluded
[04/09 22:09:03    104s] Info: 6 clock nets excluded from IPO operation.
[04/09 22:09:03    104s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.20364.3
[04/09 22:09:03    104s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/09 22:09:03    104s] ### Creating PhyDesignMc. totSessionCpu=0:01:44 mem=2011.2M
[04/09 22:09:03    104s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[04/09 22:09:03    104s] OPERPROF: Starting DPlace-Init at level 1, MEM:2011.2M, EPOCH TIME: 1712725743.126363
[04/09 22:09:03    104s] Processing tracks to init pin-track alignment.
[04/09 22:09:03    104s] z: 2, totalTracks: 1
[04/09 22:09:03    104s] z: 4, totalTracks: 1
[04/09 22:09:03    104s] z: 6, totalTracks: 1
[04/09 22:09:03    104s] z: 8, totalTracks: 1
[04/09 22:09:03    104s] #spOpts: N=32 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/09 22:09:03    104s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2011.2M, EPOCH TIME: 1712725743.145619
[04/09 22:09:03    104s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:09:03    104s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:09:03    104s] 
[04/09 22:09:03    104s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 22:09:03    104s] OPERPROF:     Starting CMU at level 3, MEM:2011.2M, EPOCH TIME: 1712725743.272144
[04/09 22:09:03    104s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:2011.2M, EPOCH TIME: 1712725743.273980
[04/09 22:09:03    104s] 
[04/09 22:09:03    104s] Bad Lib Cell Checking (CMU) is done! (0)
[04/09 22:09:03    104s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.140, REAL:0.136, MEM:2011.2M, EPOCH TIME: 1712725743.281186
[04/09 22:09:03    104s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2011.2M, EPOCH TIME: 1712725743.281478
[04/09 22:09:03    104s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2011.2M, EPOCH TIME: 1712725743.281696
[04/09 22:09:03    104s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=2011.2MB).
[04/09 22:09:03    104s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.160, REAL:0.156, MEM:2011.2M, EPOCH TIME: 1712725743.282076
[04/09 22:09:03    104s] TotalInstCnt at PhyDesignMc Initialization: 211
[04/09 22:09:03    104s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:45 mem=2011.2M
[04/09 22:09:03    104s] ### Creating RouteCongInterface, started
[04/09 22:09:03    104s] 
[04/09 22:09:03    104s] Creating Lib Analyzer ...
[04/09 22:09:03    104s] Total number of usable buffers from Lib Analyzer: 9 ( NBUFFX2_HVT NBUFFX2_RVT NBUFFX4_HVT NBUFFX4_RVT NBUFFX8_HVT NBUFFX8_RVT NBUFFX16_HVT NBUFFX16_RVT NBUFFX32_RVT)
[04/09 22:09:03    104s] Total number of usable inverters from Lib Analyzer: 16 ( INVX1_HVT INVX0_HVT INVX1_RVT INVX0_RVT INVX2_HVT INVX2_RVT INVX4_HVT INVX4_RVT IBUFFX2_RVT INVX8_RVT IBUFFX4_RVT IBUFFX8_RVT INVX16_RVT IBUFFX16_RVT INVX32_RVT IBUFFX32_RVT)
[04/09 22:09:03    104s] Total number of usable delay cells from Lib Analyzer: 0 ()
[04/09 22:09:03    104s] 
[04/09 22:09:03    104s] {RT cmax 0 10 10 {9 0} 1}
[04/09 22:09:04    105s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:46 mem=2011.2M
[04/09 22:09:04    105s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:46 mem=2011.2M
[04/09 22:09:04    105s] Creating Lib Analyzer, finished. 
[04/09 22:09:04    105s] 
[04/09 22:09:04    105s] #optDebug:  {2, 1.000, 0.8500} {3, 0.867, 0.8500} {4, 0.735, 0.8500} {5, 0.602, 0.8500} {6, 0.470, 0.7999} {7, 0.337, 0.6411} {8, 0.072, 0.3801} {9, 0.004, 0.3230} {10, 0.004, 0.3230} 
[04/09 22:09:04    105s] 
[04/09 22:09:04    105s] #optDebug: {0, 1.000}
[04/09 22:09:04    105s] ### Creating RouteCongInterface, finished
[04/09 22:09:04    105s] {MG  {9 0 24.3 1.8333} }
[04/09 22:09:05    106s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/09 22:09:05    106s] Total-nets :: 265, Stn-nets :: 15, ratio :: 5.66038 %, Total-len 34019.2, Stn-len 0
[04/09 22:09:05    106s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2049.4M, EPOCH TIME: 1712725745.092698
[04/09 22:09:05    106s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2532).
[04/09 22:09:05    106s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:09:05    106s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:09:05    106s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:09:05    106s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.027, MEM:2011.4M, EPOCH TIME: 1712725745.119999
[04/09 22:09:05    106s] TotalInstCnt at PhyDesignMc Destruction: 211
[04/09 22:09:05    106s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.20364.3
[04/09 22:09:05    106s] *** DrvOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:02.0/0:00:02.0 (1.0), totSession cpu/real = 0:01:46.3/0:02:42.9 (0.7), mem = 2011.4M
[04/09 22:09:05    106s] 
[04/09 22:09:05    106s] =============================================================================================
[04/09 22:09:05    106s]  Step TAT Report : DrvOpt #1 / place_opt_design #1                              21.14-s109_1
[04/09 22:09:05    106s] =============================================================================================
[04/09 22:09:05    106s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/09 22:09:05    106s] ---------------------------------------------------------------------------------------------
[04/09 22:09:05    106s] [ LibAnalyzerInit        ]      1   0:00:01.1  (  52.9 % )     0:00:01.1 /  0:00:01.0    1.0
[04/09 22:09:05    106s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 22:09:05    106s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (  16.4 % )     0:00:00.3 /  0:00:00.3    0.9
[04/09 22:09:05    106s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (  11.0 % )     0:00:01.3 /  0:00:01.3    1.0
[04/09 22:09:05    106s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 22:09:05    106s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 22:09:05    106s] [ MISC                   ]          0:00:00.4  (  19.6 % )     0:00:00.4 /  0:00:00.4    1.0
[04/09 22:09:05    106s] ---------------------------------------------------------------------------------------------
[04/09 22:09:05    106s]  DrvOpt #1 TOTAL                    0:00:02.0  ( 100.0 % )     0:00:02.0 /  0:00:02.0    1.0
[04/09 22:09:05    106s] ---------------------------------------------------------------------------------------------
[04/09 22:09:05    106s] 
[04/09 22:09:05    106s] GigaOpt HFN: restore maxLocalDensity to 0.98
[04/09 22:09:05    106s] End: GigaOpt high fanout net optimization
[04/09 22:09:05    106s] Begin: GigaOpt DRV Optimization
[04/09 22:09:05    106s] Begin: Processing multi-driver nets
[04/09 22:09:05    106s] *** DrvOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:46.3/0:02:42.9 (0.7), mem = 2011.4M
[04/09 22:09:05    106s] Info: 15 io nets excluded
[04/09 22:09:05    106s] Info: 6 clock nets excluded from IPO operation.
[04/09 22:09:05    106s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.20364.4
[04/09 22:09:05    106s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/09 22:09:05    106s] ### Creating PhyDesignMc. totSessionCpu=0:01:46 mem=2011.4M
[04/09 22:09:05    106s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[04/09 22:09:05    106s] OPERPROF: Starting DPlace-Init at level 1, MEM:2011.4M, EPOCH TIME: 1712725745.134112
[04/09 22:09:05    106s] Processing tracks to init pin-track alignment.
[04/09 22:09:05    106s] z: 2, totalTracks: 1
[04/09 22:09:05    106s] z: 4, totalTracks: 1
[04/09 22:09:05    106s] z: 6, totalTracks: 1
[04/09 22:09:05    106s] z: 8, totalTracks: 1
[04/09 22:09:05    106s] #spOpts: N=32 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/09 22:09:05    106s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2011.4M, EPOCH TIME: 1712725745.154288
[04/09 22:09:05    106s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:09:05    106s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:09:05    106s] 
[04/09 22:09:05    106s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 22:09:05    106s] OPERPROF:     Starting CMU at level 3, MEM:2011.4M, EPOCH TIME: 1712725745.294771
[04/09 22:09:05    106s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:2011.4M, EPOCH TIME: 1712725745.297094
[04/09 22:09:05    106s] 
[04/09 22:09:05    106s] Bad Lib Cell Checking (CMU) is done! (0)
[04/09 22:09:05    106s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.150, REAL:0.152, MEM:2011.4M, EPOCH TIME: 1712725745.306468
[04/09 22:09:05    106s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2011.4M, EPOCH TIME: 1712725745.306776
[04/09 22:09:05    106s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2011.4M, EPOCH TIME: 1712725745.306998
[04/09 22:09:05    106s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=2011.4MB).
[04/09 22:09:05    106s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.170, REAL:0.174, MEM:2011.4M, EPOCH TIME: 1712725745.307667
[04/09 22:09:05    106s] TotalInstCnt at PhyDesignMc Initialization: 211
[04/09 22:09:05    106s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:47 mem=2011.4M
[04/09 22:09:05    106s] ### Creating RouteCongInterface, started
[04/09 22:09:05    106s] 
[04/09 22:09:05    106s] #optDebug:  {2, 1.000, 0.8500} {3, 0.867, 0.8500} {4, 0.735, 0.8500} {5, 0.602, 0.8500} {6, 0.470, 0.7999} {7, 0.337, 0.6411} {8, 0.072, 0.3801} {9, 0.004, 0.3230} {10, 0.004, 0.3230} 
[04/09 22:09:05    106s] 
[04/09 22:09:05    106s] #optDebug: {0, 1.000}
[04/09 22:09:05    106s] ### Creating RouteCongInterface, finished
[04/09 22:09:05    106s] {MG  {9 0 24.3 1.8333} }
[04/09 22:09:05    107s] *** Starting multi-driver net buffering ***
[04/09 22:09:05    107s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2532).
[04/09 22:09:05    107s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:09:05    107s] Processing tracks to init pin-track alignment.
[04/09 22:09:05    107s] z: 2, totalTracks: 1
[04/09 22:09:05    107s] z: 4, totalTracks: 1
[04/09 22:09:05    107s] z: 6, totalTracks: 1
[04/09 22:09:05    107s] z: 8, totalTracks: 1
[04/09 22:09:05    107s] #spOpts: N=32 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/09 22:09:05    107s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2068.6M, EPOCH TIME: 1712725745.988703
[04/09 22:09:05    107s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:09:05    107s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:09:06    107s] 
[04/09 22:09:06    107s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 22:09:06    107s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.090, REAL:0.094, MEM:2068.6M, EPOCH TIME: 1712725746.082646
[04/09 22:09:06    107s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2173).
[04/09 22:09:06    107s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:09:06    107s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2068.6M, EPOCH TIME: 1712725746.173586
[04/09 22:09:06    107s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:09:06    107s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:09:06    107s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.001, MEM:2068.6M, EPOCH TIME: 1712725746.174098
[04/09 22:09:06    107s] OPERPROF: Starting DPlace-Init at level 1, MEM:2068.6M, EPOCH TIME: 1712725746.174423
[04/09 22:09:06    107s] Processing tracks to init pin-track alignment.
[04/09 22:09:06    107s] z: 2, totalTracks: 1
[04/09 22:09:06    107s] z: 4, totalTracks: 1
[04/09 22:09:06    107s] z: 6, totalTracks: 1
[04/09 22:09:06    107s] z: 8, totalTracks: 1
[04/09 22:09:06    107s] #spOpts: N=32 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/09 22:09:06    107s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2068.6M, EPOCH TIME: 1712725746.187415
[04/09 22:09:06    107s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:09:06    107s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:09:06    107s] 
[04/09 22:09:06    107s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 22:09:06    107s] OPERPROF:     Starting CMU at level 3, MEM:2068.6M, EPOCH TIME: 1712725746.282944
[04/09 22:09:06    107s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.002, MEM:2068.6M, EPOCH TIME: 1712725746.284659
[04/09 22:09:06    107s] 
[04/09 22:09:06    107s] Bad Lib Cell Checking (CMU) is done! (0)
[04/09 22:09:06    107s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.110, REAL:0.104, MEM:2068.6M, EPOCH TIME: 1712725746.291301
[04/09 22:09:06    107s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2068.6M, EPOCH TIME: 1712725746.291580
[04/09 22:09:06    107s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2068.6M, EPOCH TIME: 1712725746.291752
[04/09 22:09:06    107s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2068.6MB).
[04/09 22:09:06    107s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.120, REAL:0.118, MEM:2068.6M, EPOCH TIME: 1712725746.292173
[04/09 22:09:06    107s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2071.7M, EPOCH TIME: 1712725746.306869
[04/09 22:09:06    107s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2173).
[04/09 22:09:06    107s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:09:06    107s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:09:06    107s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:09:06    107s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.016, MEM:2067.7M, EPOCH TIME: 1712725746.323061
[04/09 22:09:06    107s] *summary: 8 non-ignored multi-driver nets.
[04/09 22:09:06    107s] *       : 8 unbuffered.
[04/09 22:09:06    107s] *       : 8 bufferable.
[04/09 22:09:06    107s] *       : 0 targeted for timing fix; 0 buffered.
[04/09 22:09:06    107s] *       : 8 targeted for DRV fix; 8 buffered.
[04/09 22:09:06    107s] *       : buffered 8 multi-driver nets total:
[04/09 22:09:06    107s] *       : used 6 buffers of type 'NBUFFX8_HVT'.
[04/09 22:09:06    107s] *       : used 2 buffers of type 'NBUFFX4_HVT'.
[04/09 22:09:06    107s] *** Finished buffering multi-driver nets (CPU=0:00:00.4, MEM=2067.7M) ***
[04/09 22:09:06    107s] 
[04/09 22:09:06    107s] *** Finish Multi Driver Net Fixing (cpu=0:00:00.5 real=0:00:01.0 mem=2124.4M) ***
[04/09 22:09:06    107s] 
[04/09 22:09:06    107s] Total-nets :: 273, Stn-nets :: 31, ratio :: 11.3553 %, Total-len 34982.6, Stn-len 6459.65
[04/09 22:09:06    107s] TotalInstCnt at PhyDesignMc Destruction: 211
[04/09 22:09:06    107s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.20364.4
[04/09 22:09:06    107s] *** DrvOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:01.3/0:00:01.3 (1.0), totSession cpu/real = 0:01:47.6/0:02:44.2 (0.7), mem = 2095.7M
[04/09 22:09:06    107s] 
[04/09 22:09:06    107s] =============================================================================================
[04/09 22:09:06    107s]  Step TAT Report : DrvOpt #2 / place_opt_design #1                              21.14-s109_1
[04/09 22:09:06    107s] =============================================================================================
[04/09 22:09:06    107s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/09 22:09:06    107s] ---------------------------------------------------------------------------------------------
[04/09 22:09:06    107s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 22:09:06    107s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 22:09:06    107s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (  21.6 % )     0:00:00.3 /  0:00:00.3    1.0
[04/09 22:09:06    107s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (  12.0 % )     0:00:00.2 /  0:00:00.2    1.0
[04/09 22:09:06    107s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 22:09:06    107s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.0
[04/09 22:09:06    107s] [ IncrDelayCalc          ]      3   0:00:00.1  (   6.7 % )     0:00:00.1 /  0:00:00.1    1.0
[04/09 22:09:06    107s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 22:09:06    107s] [ MISC                   ]          0:00:00.8  (  58.6 % )     0:00:00.8 /  0:00:00.8    1.0
[04/09 22:09:06    107s] ---------------------------------------------------------------------------------------------
[04/09 22:09:06    107s]  DrvOpt #2 TOTAL                    0:00:01.3  ( 100.0 % )     0:00:01.3 /  0:00:01.3    1.0
[04/09 22:09:06    107s] ---------------------------------------------------------------------------------------------
[04/09 22:09:06    107s] 
[04/09 22:09:06    107s] End: Processing multi-driver nets
[04/09 22:09:06    107s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 1 -largeScaleFixing -maxIter 2 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[04/09 22:09:06    107s] *** DrvOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:47.6/0:02:44.2 (0.7), mem = 2095.7M
[04/09 22:09:06    107s] Info: 15 io nets excluded
[04/09 22:09:06    107s] Info: 6 clock nets excluded from IPO operation.
[04/09 22:09:06    107s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.20364.5
[04/09 22:09:06    107s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/09 22:09:06    107s] ### Creating PhyDesignMc. totSessionCpu=0:01:48 mem=2095.7M
[04/09 22:09:06    107s] OPERPROF: Starting DPlace-Init at level 1, MEM:2095.7M, EPOCH TIME: 1712725746.436543
[04/09 22:09:06    107s] Processing tracks to init pin-track alignment.
[04/09 22:09:06    107s] z: 2, totalTracks: 1
[04/09 22:09:06    107s] z: 4, totalTracks: 1
[04/09 22:09:06    107s] z: 6, totalTracks: 1
[04/09 22:09:06    107s] z: 8, totalTracks: 1
[04/09 22:09:06    107s] #spOpts: N=32 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/09 22:09:06    107s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2095.7M, EPOCH TIME: 1712725746.450213
[04/09 22:09:06    107s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:09:06    107s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:09:06    107s] 
[04/09 22:09:06    107s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 22:09:06    107s] OPERPROF:     Starting CMU at level 3, MEM:2095.7M, EPOCH TIME: 1712725746.527706
[04/09 22:09:06    107s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:2095.7M, EPOCH TIME: 1712725746.529612
[04/09 22:09:06    107s] 
[04/09 22:09:06    107s] Bad Lib Cell Checking (CMU) is done! (0)
[04/09 22:09:06    107s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.090, REAL:0.086, MEM:2095.7M, EPOCH TIME: 1712725746.536232
[04/09 22:09:06    107s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2095.7M, EPOCH TIME: 1712725746.536481
[04/09 22:09:06    107s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2095.7M, EPOCH TIME: 1712725746.536678
[04/09 22:09:06    107s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2095.7MB).
[04/09 22:09:06    107s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.110, REAL:0.101, MEM:2095.7M, EPOCH TIME: 1712725746.537075
[04/09 22:09:06    107s] InstCnt mismatch: prevInstCnt = 211, ttlInstCnt = 219
[04/09 22:09:06    107s] TotalInstCnt at PhyDesignMc Initialization: 219
[04/09 22:09:06    107s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:48 mem=2095.7M
[04/09 22:09:06    107s] ### Creating RouteCongInterface, started
[04/09 22:09:06    107s] 
[04/09 22:09:06    107s] #optDebug:  {2, 1.000, 0.8500} {3, 0.867, 0.8500} {4, 0.735, 0.8500} {5, 0.602, 0.8500} {6, 0.470, 0.7999} {7, 0.337, 0.6411} {8, 0.072, 0.3801} {9, 0.004, 0.3230} {10, 0.004, 0.3230} 
[04/09 22:09:06    107s] 
[04/09 22:09:06    107s] #optDebug: {0, 1.000}
[04/09 22:09:06    107s] ### Creating RouteCongInterface, finished
[04/09 22:09:06    107s] {MG  {9 0 24.3 1.8333} }
[04/09 22:09:07    108s] [GPS-DRV] Optimizer parameters ============================= 
[04/09 22:09:07    108s] [GPS-DRV] maxDensity (design): 0.95
[04/09 22:09:07    108s] [GPS-DRV] maxLocalDensity: 1.2
[04/09 22:09:07    108s] [GPS-DRV] All active and enabled setup views
[04/09 22:09:07    108s] [GPS-DRV]     func_max_scenario
[04/09 22:09:07    108s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[04/09 22:09:07    108s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[04/09 22:09:07    108s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[04/09 22:09:07    108s] [GPS-DRV] 2DC {3 0 0 0 0 0}
[04/09 22:09:07    108s] [GPS-DRV] timing-driven DRV settings
[04/09 22:09:07    108s] [GPS-DRV] TDSs { 0 0 0 0 0 0}
[04/09 22:09:07    108s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2114.8M, EPOCH TIME: 1712725747.185874
[04/09 22:09:07    108s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2114.8M, EPOCH TIME: 1712725747.186216
[04/09 22:09:07    108s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/09 22:09:07    108s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[04/09 22:09:07    108s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/09 22:09:07    108s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[04/09 22:09:07    108s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/09 22:09:07    108s] Info: violation cost 529.113892 (cap = 377.628937, tran = 151.485062, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/09 22:09:07    108s] |    29|    29|    -0.65|    54|   110|    -0.09|     0|     0|     0|     0|    -0.34|    -0.52|       0|       0|       0|  0.22%|          |         |
[04/09 22:09:07    109s] Info: violation cost 100.731720 (cap = 100.731720, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/09 22:09:07    109s] |     0|     0|     0.00|    11|    67|    -0.03|     0|     0|     0|     0|     0.22|     0.00|      44|      22|      14|  0.27%| 0:00:00.0|  2114.8M|
[04/09 22:09:07    109s] Info: violation cost 100.367172 (cap = 100.367172, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/09 22:09:07    109s] |     0|     0|     0.00|     8|    64|    -0.03|     0|     0|     0|     0|     0.22|     0.00|       1|       0|       3|  0.27%| 0:00:00.0|  2114.8M|
[04/09 22:09:07    109s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/09 22:09:07    109s] 
[04/09 22:09:07    109s] ###############################################################################
[04/09 22:09:07    109s] #
[04/09 22:09:07    109s] #  Large fanout net report:  
[04/09 22:09:07    109s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[04/09 22:09:07    109s] #     - current density: 0.27
[04/09 22:09:07    109s] #
[04/09 22:09:07    109s] #  List of high fanout nets:
[04/09 22:09:07    109s] #
[04/09 22:09:07    109s] ###############################################################################
[04/09 22:09:07    109s] Bottom Preferred Layer:
[04/09 22:09:07    109s]     None
[04/09 22:09:07    109s] Via Pillar Rule:
[04/09 22:09:07    109s]     None
[04/09 22:09:07    109s] 
[04/09 22:09:07    109s] 
[04/09 22:09:07    109s] =======================================================================
[04/09 22:09:07    109s]                 Reasons for remaining drv violations
[04/09 22:09:07    109s] =======================================================================
[04/09 22:09:07    109s] *info: Total 8 net(s) have violations which can't be fixed by DRV optimization.
[04/09 22:09:07    109s] 
[04/09 22:09:07    109s] MultiBuffering failure reasons
[04/09 22:09:07    109s] ------------------------------------------------
[04/09 22:09:07    109s] *info:     8 net(s): Could not be fixed because it is multi driver net.
[04/09 22:09:07    109s] 
[04/09 22:09:07    109s] 
[04/09 22:09:07    109s] *** Finish DRV Fixing (cpu=0:00:00.8 real=0:00:00.0 mem=2114.8M) ***
[04/09 22:09:07    109s] 
[04/09 22:09:07    109s] Total-nets :: 340, Stn-nets :: 54, ratio :: 15.8824 %, Total-len 35013.3, Stn-len 9460.19
[04/09 22:09:07    109s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2095.7M, EPOCH TIME: 1712725747.963434
[04/09 22:09:07    109s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2818).
[04/09 22:09:07    109s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:09:07    109s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:09:07    109s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:09:07    109s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.029, MEM:2020.7M, EPOCH TIME: 1712725747.992073
[04/09 22:09:07    109s] TotalInstCnt at PhyDesignMc Destruction: 286
[04/09 22:09:07    109s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.20364.5
[04/09 22:09:07    109s] *** DrvOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:01.5/0:00:01.6 (1.0), totSession cpu/real = 0:01:49.2/0:02:45.7 (0.7), mem = 2020.7M
[04/09 22:09:07    109s] 
[04/09 22:09:07    109s] =============================================================================================
[04/09 22:09:07    109s]  Step TAT Report : DrvOpt #3 / place_opt_design #1                              21.14-s109_1
[04/09 22:09:07    109s] =============================================================================================
[04/09 22:09:07    109s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/09 22:09:07    109s] ---------------------------------------------------------------------------------------------
[04/09 22:09:07    109s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 22:09:07    109s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 22:09:07    109s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (  12.6 % )     0:00:00.2 /  0:00:00.2    1.0
[04/09 22:09:07    109s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 22:09:07    109s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (  10.7 % )     0:00:00.2 /  0:00:00.2    1.0
[04/09 22:09:07    109s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 22:09:07    109s] [ OptimizationStep       ]      1   0:00:00.0  (   0.2 % )     0:00:00.8 /  0:00:00.8    1.0
[04/09 22:09:07    109s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.5 % )     0:00:00.7 /  0:00:00.7    1.0
[04/09 22:09:07    109s] [ OptGetWeight           ]      5   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 22:09:07    109s] [ OptEval                ]      5   0:00:00.4  (  23.8 % )     0:00:00.4 /  0:00:00.4    1.0
[04/09 22:09:07    109s] [ OptCommit              ]      5   0:00:00.1  (   4.5 % )     0:00:00.1 /  0:00:00.1    1.0
[04/09 22:09:07    109s] [ PostCommitDelayUpdate  ]      5   0:00:00.0  (   1.8 % )     0:00:00.2 /  0:00:00.2    1.0
[04/09 22:09:07    109s] [ IncrDelayCalc          ]     30   0:00:00.2  (  12.8 % )     0:00:00.2 /  0:00:00.2    0.9
[04/09 22:09:07    109s] [ DrvFindVioNets         ]      3   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    1.4
[04/09 22:09:07    109s] [ DrvComputeSummary      ]      3   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 22:09:07    109s] [ IncrTimingUpdate       ]      5   0:00:00.1  (   3.3 % )     0:00:00.1 /  0:00:00.0    0.8
[04/09 22:09:07    109s] [ MISC                   ]          0:00:00.4  (  27.5 % )     0:00:00.4 /  0:00:00.4    1.0
[04/09 22:09:07    109s] ---------------------------------------------------------------------------------------------
[04/09 22:09:07    109s]  DrvOpt #3 TOTAL                    0:00:01.6  ( 100.0 % )     0:00:01.6 /  0:00:01.5    1.0
[04/09 22:09:07    109s] ---------------------------------------------------------------------------------------------
[04/09 22:09:07    109s] 
[04/09 22:09:07    109s] End: GigaOpt DRV Optimization
[04/09 22:09:07    109s] GigaOpt DRV: restore maxLocalDensity to 0.98
[04/09 22:09:07    109s] **optDesign ... cpu = 0:00:17, real = 0:00:17, mem = 1641.6M, totSessionCpu=0:01:49 **
[04/09 22:09:08    109s] 
[04/09 22:09:08    109s] Active setup views:
[04/09 22:09:08    109s]  func_max_scenario
[04/09 22:09:08    109s]   Dominating endpoints: 0
[04/09 22:09:08    109s]   Dominating TNS: -0.000
[04/09 22:09:08    109s] 
[04/09 22:09:08    109s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[04/09 22:09:08    109s] Deleting Lib Analyzer.
[04/09 22:09:08    109s] Begin: GigaOpt Global Optimization
[04/09 22:09:08    109s] *info: use new DP (enabled)
[04/09 22:09:08    109s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[04/09 22:09:08    109s] Info: 15 io nets excluded
[04/09 22:09:08    109s] Info: 6 clock nets excluded from IPO operation.
[04/09 22:09:08    109s] *** GlobalOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:49.2/0:02:45.8 (0.7), mem = 2058.9M
[04/09 22:09:08    109s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.20364.6
[04/09 22:09:08    109s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/09 22:09:08    109s] ### Creating PhyDesignMc. totSessionCpu=0:01:49 mem=2058.9M
[04/09 22:09:08    109s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[04/09 22:09:08    109s] OPERPROF: Starting DPlace-Init at level 1, MEM:2058.9M, EPOCH TIME: 1712725748.045726
[04/09 22:09:08    109s] Processing tracks to init pin-track alignment.
[04/09 22:09:08    109s] z: 2, totalTracks: 1
[04/09 22:09:08    109s] z: 4, totalTracks: 1
[04/09 22:09:08    109s] z: 6, totalTracks: 1
[04/09 22:09:08    109s] z: 8, totalTracks: 1
[04/09 22:09:08    109s] #spOpts: N=32 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/09 22:09:08    109s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2058.9M, EPOCH TIME: 1712725748.059727
[04/09 22:09:08    109s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:09:08    109s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:09:08    109s] 
[04/09 22:09:08    109s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 22:09:08    109s] OPERPROF:     Starting CMU at level 3, MEM:2058.9M, EPOCH TIME: 1712725748.226281
[04/09 22:09:08    109s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.004, MEM:2058.9M, EPOCH TIME: 1712725748.230581
[04/09 22:09:08    109s] 
[04/09 22:09:08    109s] Bad Lib Cell Checking (CMU) is done! (0)
[04/09 22:09:08    109s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.180, REAL:0.186, MEM:2058.9M, EPOCH TIME: 1712725748.245547
[04/09 22:09:08    109s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2058.9M, EPOCH TIME: 1712725748.246168
[04/09 22:09:08    109s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2058.9M, EPOCH TIME: 1712725748.246513
[04/09 22:09:08    109s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=2058.9MB).
[04/09 22:09:08    109s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.200, REAL:0.202, MEM:2058.9M, EPOCH TIME: 1712725748.247523
[04/09 22:09:08    109s] TotalInstCnt at PhyDesignMc Initialization: 286
[04/09 22:09:08    109s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:50 mem=2058.9M
[04/09 22:09:08    109s] ### Creating RouteCongInterface, started
[04/09 22:09:08    109s] 
[04/09 22:09:08    109s] Creating Lib Analyzer ...
[04/09 22:09:08    109s] Total number of usable buffers from Lib Analyzer: 9 ( NBUFFX2_HVT NBUFFX2_RVT NBUFFX4_HVT NBUFFX4_RVT NBUFFX8_HVT NBUFFX8_RVT NBUFFX16_HVT NBUFFX16_RVT NBUFFX32_RVT)
[04/09 22:09:08    109s] Total number of usable inverters from Lib Analyzer: 16 ( INVX1_HVT INVX0_HVT INVX1_RVT INVX0_RVT INVX2_HVT INVX2_RVT INVX4_HVT INVX4_RVT IBUFFX2_RVT INVX8_RVT IBUFFX4_RVT IBUFFX8_RVT INVX16_RVT IBUFFX16_RVT INVX32_RVT IBUFFX32_RVT)
[04/09 22:09:08    109s] Total number of usable delay cells from Lib Analyzer: 0 ()
[04/09 22:09:08    109s] 
[04/09 22:09:08    109s] {RT cmax 0 10 10 {9 0} 1}
[04/09 22:09:09    110s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:50 mem=2058.9M
[04/09 22:09:09    110s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:50 mem=2058.9M
[04/09 22:09:09    110s] Creating Lib Analyzer, finished. 
[04/09 22:09:09    110s] 
[04/09 22:09:09    110s] #optDebug:  {2, 1.000, 0.8500} {3, 0.867, 0.8500} {4, 0.735, 0.8500} {5, 0.602, 0.8500} {6, 0.470, 0.8500} {7, 0.337, 0.8014} {8, 0.072, 0.4751} {9, 0.004, 0.4037} {10, 0.004, 0.4037} 
[04/09 22:09:09    110s] 
[04/09 22:09:09    110s] #optDebug: {0, 1.000}
[04/09 22:09:09    110s] ### Creating RouteCongInterface, finished
[04/09 22:09:09    110s] {MG  {9 0 24.3 1.8333} }
[04/09 22:09:09    111s] *info: 15 io nets excluded
[04/09 22:09:09    111s] *info: 6 clock nets excluded
[04/09 22:09:09    111s] *info: 8 multi-driver nets excluded.
[04/09 22:09:09    111s] *info: 2 no-driver nets excluded.
[04/09 22:09:09    111s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2078.0M, EPOCH TIME: 1712725749.885662
[04/09 22:09:09    111s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2078.0M, EPOCH TIME: 1712725749.886029
[04/09 22:09:10    111s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[04/09 22:09:10    111s] +--------+--------+---------+------------+--------+-----------------+---------+--------------------------------+
[04/09 22:09:10    111s] |  WNS   |  TNS   | Density |    Real    |  Mem   |   Worst View    |Pathgroup|           End Point            |
[04/09 22:09:10    111s] +--------+--------+---------+------------+--------+-----------------+---------+--------------------------------+
[04/09 22:09:10    111s] |   0.000|   0.000|    0.27%|   0:00:00.0| 2079.0M|func_max_scenario|       NA| NA                             |
[04/09 22:09:10    111s] +--------+--------+---------+------------+--------+-----------------+---------+--------------------------------+
[04/09 22:09:10    111s] 
[04/09 22:09:10    111s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2079.0M) ***
[04/09 22:09:10    111s] 
[04/09 22:09:10    111s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2079.0M) ***
[04/09 22:09:10    111s] Bottom Preferred Layer:
[04/09 22:09:10    111s]     None
[04/09 22:09:10    111s] Via Pillar Rule:
[04/09 22:09:10    111s]     None
[04/09 22:09:10    111s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[04/09 22:09:10    111s] Total-nets :: 340, Stn-nets :: 54, ratio :: 15.8824 %, Total-len 35013.3, Stn-len 9460.19
[04/09 22:09:10    111s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2059.9M, EPOCH TIME: 1712725750.243006
[04/09 22:09:10    111s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2818).
[04/09 22:09:10    111s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:09:10    111s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:09:10    111s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:09:10    111s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.018, MEM:2019.9M, EPOCH TIME: 1712725750.260918
[04/09 22:09:10    111s] TotalInstCnt at PhyDesignMc Destruction: 286
[04/09 22:09:10    111s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.20364.6
[04/09 22:09:10    111s] *** GlobalOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:02.2/0:00:02.2 (1.0), totSession cpu/real = 0:01:51.4/0:02:48.0 (0.7), mem = 2019.9M
[04/09 22:09:10    111s] 
[04/09 22:09:10    111s] =============================================================================================
[04/09 22:09:10    111s]  Step TAT Report : GlobalOpt #1 / place_opt_design #1                           21.14-s109_1
[04/09 22:09:10    111s] =============================================================================================
[04/09 22:09:10    111s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/09 22:09:10    111s] ---------------------------------------------------------------------------------------------
[04/09 22:09:10    111s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 22:09:10    111s] [ LibAnalyzerInit        ]      1   0:00:00.8  (  37.0 % )     0:00:00.8 /  0:00:00.8    1.0
[04/09 22:09:10    111s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 22:09:10    111s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (  15.7 % )     0:00:00.3 /  0:00:00.3    1.0
[04/09 22:09:10    111s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 22:09:10    111s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   6.5 % )     0:00:01.0 /  0:00:01.0    1.0
[04/09 22:09:10    111s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 22:09:10    111s] [ TransformInit          ]      1   0:00:00.5  (  23.6 % )     0:00:00.5 /  0:00:00.5    1.0
[04/09 22:09:10    111s] [ MISC                   ]          0:00:00.4  (  16.5 % )     0:00:00.4 /  0:00:00.4    1.0
[04/09 22:09:10    111s] ---------------------------------------------------------------------------------------------
[04/09 22:09:10    111s]  GlobalOpt #1 TOTAL                 0:00:02.2  ( 100.0 % )     0:00:02.2 /  0:00:02.2    1.0
[04/09 22:09:10    111s] ---------------------------------------------------------------------------------------------
[04/09 22:09:10    111s] 
[04/09 22:09:10    111s] End: GigaOpt Global Optimization
[04/09 22:09:10    111s] *** Timing Is met
[04/09 22:09:10    111s] *** Check timing (0:00:00.0)
[04/09 22:09:10    111s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[04/09 22:09:10    111s] Deleting Lib Analyzer.
[04/09 22:09:10    111s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[04/09 22:09:10    111s] Info: 15 io nets excluded
[04/09 22:09:10    111s] Info: 6 clock nets excluded from IPO operation.
[04/09 22:09:10    111s] ### Creating LA Mngr. totSessionCpu=0:01:51 mem=2019.9M
[04/09 22:09:10    111s] ### Creating LA Mngr, finished. totSessionCpu=0:01:51 mem=2019.9M
[04/09 22:09:10    111s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[04/09 22:09:10    111s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/09 22:09:10    111s] ### Creating PhyDesignMc. totSessionCpu=0:01:51 mem=2077.1M
[04/09 22:09:10    111s] OPERPROF: Starting DPlace-Init at level 1, MEM:2077.1M, EPOCH TIME: 1712725750.304045
[04/09 22:09:10    111s] Processing tracks to init pin-track alignment.
[04/09 22:09:10    111s] z: 2, totalTracks: 1
[04/09 22:09:10    111s] z: 4, totalTracks: 1
[04/09 22:09:10    111s] z: 6, totalTracks: 1
[04/09 22:09:10    111s] z: 8, totalTracks: 1
[04/09 22:09:10    111s] #spOpts: N=32 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/09 22:09:10    111s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2077.1M, EPOCH TIME: 1712725750.318338
[04/09 22:09:10    111s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:09:10    111s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:09:10    111s] 
[04/09 22:09:10    111s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 22:09:10    111s] OPERPROF:     Starting CMU at level 3, MEM:2077.1M, EPOCH TIME: 1712725750.406715
[04/09 22:09:10    111s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.002, MEM:2077.1M, EPOCH TIME: 1712725750.408972
[04/09 22:09:10    111s] 
[04/09 22:09:10    111s] Bad Lib Cell Checking (CMU) is done! (0)
[04/09 22:09:10    111s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.090, REAL:0.098, MEM:2077.1M, EPOCH TIME: 1712725750.416062
[04/09 22:09:10    111s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2077.1M, EPOCH TIME: 1712725750.416405
[04/09 22:09:10    111s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2077.1M, EPOCH TIME: 1712725750.416654
[04/09 22:09:10    111s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2077.1MB).
[04/09 22:09:10    111s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.110, REAL:0.113, MEM:2077.1M, EPOCH TIME: 1712725750.417211
[04/09 22:09:10    111s] TotalInstCnt at PhyDesignMc Initialization: 286
[04/09 22:09:10    111s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:52 mem=2077.1M
[04/09 22:09:10    111s] Begin: Area Reclaim Optimization
[04/09 22:09:10    111s] *** AreaOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:51.7/0:02:48.3 (0.7), mem = 2077.1M
[04/09 22:09:10    111s] 
[04/09 22:09:10    111s] Creating Lib Analyzer ...
[04/09 22:09:10    111s] Total number of usable buffers from Lib Analyzer: 9 ( NBUFFX2_HVT NBUFFX2_RVT NBUFFX4_HVT NBUFFX4_RVT NBUFFX8_HVT NBUFFX8_RVT NBUFFX16_HVT NBUFFX16_RVT NBUFFX32_RVT)
[04/09 22:09:10    111s] Total number of usable inverters from Lib Analyzer: 16 ( INVX1_HVT INVX0_HVT INVX1_RVT INVX0_RVT INVX2_HVT INVX2_RVT INVX4_HVT INVX4_RVT IBUFFX2_RVT INVX8_RVT IBUFFX4_RVT IBUFFX8_RVT INVX16_RVT IBUFFX16_RVT INVX32_RVT IBUFFX32_RVT)
[04/09 22:09:10    111s] Total number of usable delay cells from Lib Analyzer: 0 ()
[04/09 22:09:10    111s] 
[04/09 22:09:10    111s] {RT cmax 0 10 10 {9 0} 1}
[04/09 22:09:11    112s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:53 mem=2079.1M
[04/09 22:09:11    112s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:53 mem=2079.1M
[04/09 22:09:11    112s] Creating Lib Analyzer, finished. 
[04/09 22:09:11    112s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.20364.7
[04/09 22:09:11    112s] ### Creating RouteCongInterface, started
[04/09 22:09:11    113s] 
[04/09 22:09:11    113s] #optDebug:  {2, 1.000, 0.8500} {3, 0.867, 0.8500} {4, 0.735, 0.8500} {5, 0.602, 0.8500} {6, 0.470, 0.8500} {7, 0.337, 0.8014} {8, 0.072, 0.4751} {9, 0.004, 0.4037} {10, 0.004, 0.4037} 
[04/09 22:09:11    113s] 
[04/09 22:09:11    113s] #optDebug: {0, 1.000}
[04/09 22:09:11    113s] ### Creating RouteCongInterface, finished
[04/09 22:09:11    113s] {MG  {9 0 24.3 1.8333} }
[04/09 22:09:12    113s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2079.1M, EPOCH TIME: 1712725752.334539
[04/09 22:09:12    113s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2079.1M, EPOCH TIME: 1712725752.334978
[04/09 22:09:12    113s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 0.27
[04/09 22:09:12    113s] +---------+---------+--------+--------+------------+--------+
[04/09 22:09:12    113s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[04/09 22:09:12    113s] +---------+---------+--------+--------+------------+--------+
[04/09 22:09:12    113s] |    0.27%|        -|   0.000|   0.000|   0:00:00.0| 2079.1M|
[04/09 22:09:12    113s] |    0.27%|        0|   0.000|   0.000|   0:00:00.0| 2080.1M|
[04/09 22:09:12    113s] #optDebug: <stH: 1.6720 MiSeL: 13.2530>
[04/09 22:09:12    113s] |    0.27%|        0|   0.000|   0.000|   0:00:00.0| 2080.1M|
[04/09 22:09:12    113s] |    0.27%|        0|   0.000|   0.000|   0:00:00.0| 2081.1M|
[04/09 22:09:12    113s] |    0.27%|        2|   0.000|   0.000|   0:00:00.0| 2102.2M|
[04/09 22:09:12    113s] |    0.27%|        0|   0.000|   0.000|   0:00:00.0| 2102.2M|
[04/09 22:09:12    113s] #optDebug: <stH: 1.6720 MiSeL: 13.2530>
[04/09 22:09:12    113s] |    0.27%|        0|   0.000|   0.000|   0:00:00.0| 2102.2M|
[04/09 22:09:12    113s] +---------+---------+--------+--------+------------+--------+
[04/09 22:09:12    113s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 0.27
[04/09 22:09:12    113s] 
[04/09 22:09:12    113s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 2 **
[04/09 22:09:12    113s] --------------------------------------------------------------
[04/09 22:09:12    113s] |                                   | Total     | Sequential |
[04/09 22:09:12    113s] --------------------------------------------------------------
[04/09 22:09:12    113s] | Num insts resized                 |       2  |       0    |
[04/09 22:09:12    113s] | Num insts undone                  |       0  |       0    |
[04/09 22:09:12    113s] | Num insts Downsized               |       2  |       0    |
[04/09 22:09:12    113s] | Num insts Samesized               |       0  |       0    |
[04/09 22:09:12    113s] | Num insts Upsized                 |       0  |       0    |
[04/09 22:09:12    113s] | Num multiple commits+uncommits    |       0  |       -    |
[04/09 22:09:12    113s] --------------------------------------------------------------
[04/09 22:09:12    113s] Bottom Preferred Layer:
[04/09 22:09:12    113s]     None
[04/09 22:09:12    113s] Via Pillar Rule:
[04/09 22:09:12    113s]     None
[04/09 22:09:12    113s] 
[04/09 22:09:12    113s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[04/09 22:09:12    113s] End: Core Area Reclaim Optimization (cpu = 0:00:02.2) (real = 0:00:02.0) **
[04/09 22:09:12    113s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.20364.7
[04/09 22:09:12    113s] *** AreaOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:02.2/0:00:02.1 (1.0), totSession cpu/real = 0:01:53.9/0:02:50.4 (0.7), mem = 2102.2M
[04/09 22:09:12    113s] 
[04/09 22:09:12    113s] =============================================================================================
[04/09 22:09:12    113s]  Step TAT Report : AreaOpt #1 / place_opt_design #1                             21.14-s109_1
[04/09 22:09:12    113s] =============================================================================================
[04/09 22:09:12    113s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/09 22:09:12    113s] ---------------------------------------------------------------------------------------------
[04/09 22:09:12    113s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 22:09:12    113s] [ LibAnalyzerInit        ]      1   0:00:01.3  (  59.0 % )     0:00:01.3 /  0:00:01.3    1.0
[04/09 22:09:12    113s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 22:09:12    113s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.9
[04/09 22:09:12    113s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   7.2 % )     0:00:00.2 /  0:00:00.2    1.0
[04/09 22:09:12    113s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 22:09:12    113s] [ OptimizationStep       ]      1   0:00:00.0  (   1.0 % )     0:00:00.3 /  0:00:00.3    1.0
[04/09 22:09:12    113s] [ OptSingleIteration     ]      6   0:00:00.0  (   2.2 % )     0:00:00.3 /  0:00:00.3    1.0
[04/09 22:09:12    113s] [ OptGetWeight           ]     60   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 22:09:12    113s] [ OptEval                ]     60   0:00:00.2  (  10.2 % )     0:00:00.2 /  0:00:00.2    1.1
[04/09 22:09:12    113s] [ OptCommit              ]     60   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 22:09:12    113s] [ PostCommitDelayUpdate  ]     60   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.9
[04/09 22:09:12    113s] [ IncrDelayCalc          ]      8   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 22:09:12    113s] [ IncrTimingUpdate       ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 22:09:12    113s] [ MISC                   ]          0:00:00.4  (  17.6 % )     0:00:00.4 /  0:00:00.4    1.0
[04/09 22:09:12    113s] ---------------------------------------------------------------------------------------------
[04/09 22:09:12    113s]  AreaOpt #1 TOTAL                   0:00:02.2  ( 100.0 % )     0:00:02.2 /  0:00:02.2    1.0
[04/09 22:09:12    113s] ---------------------------------------------------------------------------------------------
[04/09 22:09:12    113s] 
[04/09 22:09:12    113s] Executing incremental physical updates
[04/09 22:09:12    113s] Executing incremental physical updates
[04/09 22:09:12    113s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2083.1M, EPOCH TIME: 1712725752.690370
[04/09 22:09:12    113s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2818).
[04/09 22:09:12    113s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:09:12    113s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:09:12    113s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:09:12    113s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.020, MEM:2026.1M, EPOCH TIME: 1712725752.710752
[04/09 22:09:12    113s] TotalInstCnt at PhyDesignMc Destruction: 286
[04/09 22:09:12    113s] End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:02, mem=2026.14M, totSessionCpu=0:01:54).
[04/09 22:09:12    113s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2026.1M, EPOCH TIME: 1712725752.748804
[04/09 22:09:12    113s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:09:12    113s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:09:12    114s] 
[04/09 22:09:12    114s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 22:09:12    114s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.090, REAL:0.095, MEM:2026.1M, EPOCH TIME: 1712725752.843498
[04/09 22:09:12    114s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2173).
[04/09 22:09:12    114s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:09:12    114s] **INFO: Flow update: Design is easy to close.
[04/09 22:09:12    114s] *** IncrReplace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:54.1/0:02:50.7 (0.7), mem = 2026.1M
[04/09 22:09:12    114s] 
[04/09 22:09:12    114s] *** Start incrementalPlace ***
[04/09 22:09:12    114s] User Input Parameters:
[04/09 22:09:12    114s] - Congestion Driven    : On
[04/09 22:09:12    114s] - Timing Driven        : On
[04/09 22:09:12    114s] - Area-Violation Based : On
[04/09 22:09:12    114s] - Start Rollback Level : -5
[04/09 22:09:12    114s] - Legalized            : On
[04/09 22:09:12    114s] - Window Based         : Off
[04/09 22:09:12    114s] - eDen incr mode       : Off
[04/09 22:09:12    114s] - Small incr mode      : Off
[04/09 22:09:12    114s] 
[04/09 22:09:12    114s] no activity file in design. spp won't run.
[04/09 22:09:13    114s] No Views given, use default active views for adaptive view pruning
[04/09 22:09:13    114s] SKP will enable view:
[04/09 22:09:13    114s]   func_max_scenario
[04/09 22:09:13    114s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2026.1M, EPOCH TIME: 1712725753.057386
[04/09 22:09:13    114s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.020, REAL:0.007, MEM:2026.1M, EPOCH TIME: 1712725753.064084
[04/09 22:09:13    114s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2026.1M, EPOCH TIME: 1712725753.064258
[04/09 22:09:13    114s] Starting Early Global Route congestion estimation: mem = 2026.1M
[04/09 22:09:13    114s] (I)      ======================= Layers ========================
[04/09 22:09:13    114s] (I)      +-----+-----+--------------+---------+--------+-------+
[04/09 22:09:13    114s] (I)      | DB# |  ID |         Name |    Type | #Masks | Extra |
[04/09 22:09:13    114s] (I)      +-----+-----+--------------+---------+--------+-------+
[04/09 22:09:13    114s] (I)      |  33 |   0 |           CO |     cut |      1 |       |
[04/09 22:09:13    114s] (I)      |   1 |   1 |           M1 |    wire |      1 |       |
[04/09 22:09:13    114s] (I)      |  34 |   1 |         VIA1 |     cut |      1 |       |
[04/09 22:09:13    114s] (I)      |   2 |   2 |           M2 |    wire |      1 |       |
[04/09 22:09:13    114s] (I)      |  35 |   2 |         VIA2 |     cut |      1 |       |
[04/09 22:09:13    114s] (I)      |   3 |   3 |           M3 |    wire |      1 |       |
[04/09 22:09:13    114s] (I)      |  36 |   3 |         VIA3 |     cut |      1 |       |
[04/09 22:09:13    114s] (I)      |   4 |   4 |           M4 |    wire |      1 |       |
[04/09 22:09:13    114s] (I)      |  37 |   4 |         VIA4 |     cut |      1 |       |
[04/09 22:09:13    114s] (I)      |   5 |   5 |           M5 |    wire |      1 |       |
[04/09 22:09:13    114s] (I)      |  38 |   5 |         VIA5 |     cut |      1 |       |
[04/09 22:09:13    114s] (I)      |   6 |   6 |           M6 |    wire |      1 |       |
[04/09 22:09:13    114s] (I)      |  39 |   6 |         VIA6 |     cut |      1 |       |
[04/09 22:09:13    114s] (I)      |   7 |   7 |           M7 |    wire |      1 |       |
[04/09 22:09:13    114s] (I)      |  40 |   7 |         VIA7 |     cut |      1 |       |
[04/09 22:09:13    114s] (I)      |   8 |   8 |           M8 |    wire |      1 |       |
[04/09 22:09:13    114s] (I)      |  41 |   8 |         VIA8 |     cut |      1 |       |
[04/09 22:09:13    114s] (I)      |   9 |   9 |           M9 |    wire |      1 |       |
[04/09 22:09:13    114s] (I)      |  42 |   9 |       VIARDL |     cut |      1 |       |
[04/09 22:09:13    114s] (I)      |  10 |  10 |         MRDL |    wire |      1 |       |
[04/09 22:09:13    114s] (I)      +-----+-----+--------------+---------+--------+-------+
[04/09 22:09:13    114s] (I)      |  64 |  64 |        NWELL |   other |        |    MS |
[04/09 22:09:13    114s] (I)      |  65 |  65 |          DNW |   other |        |    MS |
[04/09 22:09:13    114s] (I)      |  66 |  66 |         DIFF |   other |        |    MS |
[04/09 22:09:13    114s] (I)      |  67 |  67 |         PIMP |   other |        |    MS |
[04/09 22:09:13    114s] (I)      |  68 |  68 |         NIMP |   other |        |    MS |
[04/09 22:09:13    114s] (I)      |  69 |  69 |      DIFF_18 |   other |        |    MS |
[04/09 22:09:13    114s] (I)      |  70 |  70 |          PAD |   other |        |    MS |
[04/09 22:09:13    114s] (I)      |  71 |  71 |       ESD_25 |   other |        |    MS |
[04/09 22:09:13    114s] (I)      |  72 |  72 |         SBLK |   other |        |    MS |
[04/09 22:09:13    114s] (I)      |  73 |  73 |       HVTIMP |   other |        |    MS |
[04/09 22:09:13    114s] (I)      |  74 |  74 |       LVTIMP |   other |        |    MS |
[04/09 22:09:13    114s] (I)      |  75 |  75 |        M1PIN |   other |        |    MS |
[04/09 22:09:13    114s] (I)      |  76 |  76 |        M2PIN |   other |        |    MS |
[04/09 22:09:13    114s] (I)      |  77 |  77 |        M3PIN |   other |        |    MS |
[04/09 22:09:13    114s] (I)      |  78 |  78 |        M4PIN |   other |        |    MS |
[04/09 22:09:13    114s] (I)      |  79 |  79 |        M5PIN |   other |        |    MS |
[04/09 22:09:13    114s] (I)      |  80 |  80 |        M6PIN |   other |        |    MS |
[04/09 22:09:13    114s] (I)      |  81 |  81 |        M7PIN |   other |        |    MS |
[04/09 22:09:13    114s] (I)      |  82 |  82 |        M8PIN |   other |        |    MS |
[04/09 22:09:13    114s] (I)      |  83 |  83 |        M9PIN |   other |        |    MS |
[04/09 22:09:13    114s] (I)      |  84 |  84 |     MRDL9PIN |   other |        |    MS |
[04/09 22:09:13    114s] (I)      |  85 |  85 |       HOTNWL |   other |        |    MS |
[04/09 22:09:13    114s] (I)      |  86 |  86 |         DIOD |   other |        |    MS |
[04/09 22:09:13    114s] (I)      |  87 |  87 |       BJTDMY |   other |        |    MS |
[04/09 22:09:13    114s] (I)      |  88 |  88 |          RNW |   other |        |    MS |
[04/09 22:09:13    114s] (I)      |  89 |  89 |        RMARK |   other |        |    MS |
[04/09 22:09:13    114s] (I)      |  90 |  90 |   prBoundary |   other |        |    MS |
[04/09 22:09:13    114s] (I)      |  91 |  91 |         LOGO |   other |        |    MS |
[04/09 22:09:13    114s] (I)      |  92 |  92 |           IP |   other |        |    MS |
[04/09 22:09:13    114s] (I)      |  93 |  93 |          RM1 |   other |        |    MS |
[04/09 22:09:13    114s] (I)      |  94 |  94 |          RM2 |   other |        |    MS |
[04/09 22:09:13    114s] (I)      |  95 |  95 |          RM3 |   other |        |    MS |
[04/09 22:09:13    114s] (I)      |  96 |  96 |          RM4 |   other |        |    MS |
[04/09 22:09:13    114s] (I)      |  97 |  97 |          RM5 |   other |        |    MS |
[04/09 22:09:13    114s] (I)      |  98 |  98 |          RM6 |   other |        |    MS |
[04/09 22:09:13    114s] (I)      |  99 |  99 |          RM7 |   other |        |    MS |
[04/09 22:09:13    114s] (I)      | 100 | 100 |          RM8 |   other |        |    MS |
[04/09 22:09:13    114s] (I)      | 101 | 101 |          RM9 |   other |        |    MS |
[04/09 22:09:13    114s] (I)      | 102 | 102 |      DM1EXCL |   other |        |    MS |
[04/09 22:09:13    114s] (I)      | 103 | 103 |      DM2EXCL |   other |        |    MS |
[04/09 22:09:13    114s] (I)      | 104 | 104 |      DM3EXCL |   other |        |    MS |
[04/09 22:09:13    114s] (I)      | 105 | 105 |      DM4EXCL |   other |        |    MS |
[04/09 22:09:13    114s] (I)      | 106 | 106 |      DM5EXCL |   other |        |    MS |
[04/09 22:09:13    114s] (I)      | 107 | 107 |      DM6EXCL |   other |        |    MS |
[04/09 22:09:13    114s] (I)      | 108 | 108 |      DM7EXCL |   other |        |    MS |
[04/09 22:09:13    114s] (I)      | 109 | 109 |      DM8EXCL |   other |        |    MS |
[04/09 22:09:13    114s] (I)      | 110 | 110 |      DM9EXCL |   other |        |    MS |
[04/09 22:09:13    114s] (I)      | 111 | 111 |      DIFF_25 |   other |        |    MS |
[04/09 22:09:13    114s] (I)      | 112 | 112 |      DIFF_FM |   other |        |    MS |
[04/09 22:09:13    114s] (I)      | 113 | 113 |        PO_FM |   other |        |    MS |
[04/09 22:09:13    114s] (I)      |   0 |   0 |           PO |   other |        |    MS |
[04/09 22:09:13    114s] (I)      | 114 | 114 | OverlapCheck | overlap |        |       |
[04/09 22:09:13    114s] (I)      +-----+-----+--------------+---------+--------+-------+
[04/09 22:09:13    114s] (I)      Started Import and model ( Curr Mem: 2026.14 MB )
[04/09 22:09:13    114s] (I)      Default pattern map key = fifo1_sram_default.
[04/09 22:09:13    114s] (I)      == Non-default Options ==
[04/09 22:09:13    114s] (I)      Maximum routing layer                              : 10
[04/09 22:09:13    114s] (I)      Number of threads                                  : 1
[04/09 22:09:13    114s] (I)      Use non-blocking free Dbs wires                    : false
[04/09 22:09:13    114s] (I)      Method to set GCell size                           : row
[04/09 22:09:13    114s] (I)      Counted 44093 PG shapes. We will not process PG shapes layer by layer.
[04/09 22:09:13    114s] (I)      Use row-based GCell size
[04/09 22:09:13    114s] (I)      Use row-based GCell align
[04/09 22:09:13    114s] (I)      layer 0 area = 10000
[04/09 22:09:13    114s] (I)      layer 1 area = 16000
[04/09 22:09:13    114s] (I)      layer 2 area = 16000
[04/09 22:09:13    114s] (I)      layer 3 area = 16000
[04/09 22:09:13    114s] (I)      layer 4 area = 16000
[04/09 22:09:13    114s] (I)      layer 5 area = 16000
[04/09 22:09:13    114s] (I)      layer 6 area = 16000
[04/09 22:09:13    114s] (I)      layer 7 area = 16000
[04/09 22:09:13    114s] (I)      layer 8 area = 55000
[04/09 22:09:13    114s] (I)      layer 9 area = 4000000
[04/09 22:09:13    114s] (I)      GCell unit size   : 1672
[04/09 22:09:13    114s] (I)      GCell multiplier  : 1
[04/09 22:09:13    114s] (I)      GCell row height  : 1672
[04/09 22:09:13    114s] (I)      Actual row height : 1672
[04/09 22:09:13    114s] (I)      GCell align ref   : 310032 310032
[04/09 22:09:13    114s] [NR-eGR] Track table information for default rule: 
[04/09 22:09:13    114s] [NR-eGR] M1 has single uniform track structure
[04/09 22:09:13    114s] [NR-eGR] M2 has single uniform track structure
[04/09 22:09:13    114s] [NR-eGR] M3 has single uniform track structure
[04/09 22:09:13    114s] [NR-eGR] M4 has single uniform track structure
[04/09 22:09:13    114s] [NR-eGR] M5 has single uniform track structure
[04/09 22:09:13    114s] [NR-eGR] M6 has single uniform track structure
[04/09 22:09:13    114s] [NR-eGR] M7 has single uniform track structure
[04/09 22:09:13    114s] [NR-eGR] M8 has single uniform track structure
[04/09 22:09:13    114s] [NR-eGR] M9 has single uniform track structure
[04/09 22:09:13    114s] [NR-eGR] MRDL has single uniform track structure
[04/09 22:09:13    114s] (I)      ============== Default via ===============
[04/09 22:09:13    114s] (I)      +---+------------------+-----------------+
[04/09 22:09:13    114s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[04/09 22:09:13    114s] (I)      +---+------------------+-----------------+
[04/09 22:09:13    114s] (I)      | 1 |    1  VIA12SQ_C  |    4  VIA12SQ   |
[04/09 22:09:13    114s] (I)      | 2 |    7  VIA23SQ_C  |   10  VIA23SQ   |
[04/09 22:09:13    114s] (I)      | 3 |   13  VIA34SQ_C  |   17  VIA34BAR  |
[04/09 22:09:13    114s] (I)      | 4 |   19  VIA45SQ_C  |   23  VIA45BAR  |
[04/09 22:09:13    114s] (I)      | 5 |   25  VIA56SQ_C  |   29  VIA56BAR  |
[04/09 22:09:13    114s] (I)      | 6 |   31  VIA67SQ_C  |   35  VIA67BAR  |
[04/09 22:09:13    114s] (I)      | 7 |   37  VIA78SQ_C  |   41  VIA78BAR  |
[04/09 22:09:13    114s] (I)      | 8 |   43  VIA89_C    |   44  VIA89     |
[04/09 22:09:13    114s] (I)      | 9 |   45  VIA9RDL    |   45  VIA9RDL   |
[04/09 22:09:13    114s] (I)      +---+------------------+-----------------+
[04/09 22:09:13    114s] [NR-eGR] Read 73417 PG shapes
[04/09 22:09:13    114s] [NR-eGR] Read 0 clock shapes
[04/09 22:09:13    114s] [NR-eGR] Read 0 other shapes
[04/09 22:09:13    114s] [NR-eGR] #Routing Blockages  : 0
[04/09 22:09:13    114s] [NR-eGR] #Instance Blockages : 8891
[04/09 22:09:13    114s] [NR-eGR] #PG Blockages       : 73417
[04/09 22:09:13    114s] [NR-eGR] #Halo Blockages     : 0
[04/09 22:09:13    114s] [NR-eGR] #Boundary Blockages : 0
[04/09 22:09:13    114s] [NR-eGR] #Clock Blockages    : 0
[04/09 22:09:13    114s] [NR-eGR] #Other Blockages    : 0
[04/09 22:09:13    114s] (I)      Design has 0 blackboxes considered as all layer blockages.
[04/09 22:09:13    114s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/09 22:09:13    114s] [NR-eGR] Read 340 nets ( ignored 0 )
[04/09 22:09:13    114s] (I)      early_global_route_priority property id does not exist.
[04/09 22:09:13    114s] (I)      Read Num Blocks=82308  Num Prerouted Wires=0  Num CS=0
[04/09 22:09:13    114s] (I)      Layer 1 (V) : #blockages 20795 : #preroutes 0
[04/09 22:09:13    114s] (I)      Layer 2 (H) : #blockages 21026 : #preroutes 0
[04/09 22:09:13    114s] (I)      Layer 3 (V) : #blockages 15375 : #preroutes 0
[04/09 22:09:13    114s] (I)      Layer 4 (H) : #blockages 11318 : #preroutes 0
[04/09 22:09:13    114s] (I)      Layer 5 (V) : #blockages 7870 : #preroutes 0
[04/09 22:09:13    114s] (I)      Layer 6 (H) : #blockages 4889 : #preroutes 0
[04/09 22:09:13    114s] (I)      Layer 7 (V) : #blockages 968 : #preroutes 0
[04/09 22:09:13    114s] (I)      Layer 8 (H) : #blockages 42 : #preroutes 0
[04/09 22:09:13    114s] (I)      Layer 9 (V) : #blockages 25 : #preroutes 0
[04/09 22:09:13    114s] (I)      Number of ignored nets                =      0
[04/09 22:09:13    114s] (I)      Number of connected nets              =      0
[04/09 22:09:13    114s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[04/09 22:09:13    114s] (I)      Number of clock nets                  =      6.  Ignored: No
[04/09 22:09:13    114s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[04/09 22:09:13    114s] (I)      Number of special nets                =      0.  Ignored: Yes
[04/09 22:09:13    114s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[04/09 22:09:13    114s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[04/09 22:09:13    114s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[04/09 22:09:13    114s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[04/09 22:09:13    114s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/09 22:09:13    114s] [NR-eGR] There are 3 clock nets ( 0 with NDR ).
[04/09 22:09:13    114s] (I)      Ndr track 0 does not exist
[04/09 22:09:13    114s] (I)      ---------------------Grid Graph Info--------------------
[04/09 22:09:13    114s] (I)      Routing area        : (0, 0) - (1200096, 1200096)
[04/09 22:09:13    114s] (I)      Core area           : (310032, 310032) - (890064, 890064)
[04/09 22:09:13    114s] (I)      Site width          :   152  (dbu)
[04/09 22:09:13    114s] (I)      Row height          :  1672  (dbu)
[04/09 22:09:13    114s] (I)      GCell row height    :  1672  (dbu)
[04/09 22:09:13    114s] (I)      GCell width         :  1672  (dbu)
[04/09 22:09:13    114s] (I)      GCell height        :  1672  (dbu)
[04/09 22:09:13    114s] (I)      Grid                :   718   718    10
[04/09 22:09:13    114s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[04/09 22:09:13    114s] (I)      Vertical capacity   :     0  1672     0  1672     0  1672     0  1672     0  1672
[04/09 22:09:13    114s] (I)      Horizontal capacity :     0     0  1672     0  1672     0  1672     0  1672     0
[04/09 22:09:13    114s] (I)      Default wire width  :    50    56    56    56    56    56    56    56   160  2000
[04/09 22:09:13    114s] (I)      Default wire space  :    50    56    56    56    56    56    56    56    56  2000
[04/09 22:09:13    114s] (I)      Default wire pitch  :   100   112   112   112   112   112   112   112   216  4000
[04/09 22:09:13    114s] (I)      Default pitch size  :   100   152   304   304   608   608  1216  1216  2432  4864
[04/09 22:09:13    114s] (I)      First track coord   :   104   104   408   408   712   712  1320  1320  2536  4968
[04/09 22:09:13    114s] (I)      Num tracks per GCell: 16.72 11.00  5.50  5.50  2.75  2.75  1.38  1.38  0.69  0.34
[04/09 22:09:13    114s] (I)      Total num of tracks :  7895  7895  3947  3947  1973  1973   986   986   493   246
[04/09 22:09:13    114s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[04/09 22:09:13    114s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[04/09 22:09:13    114s] (I)      --------------------------------------------------------
[04/09 22:09:13    114s] 
[04/09 22:09:13    114s] [NR-eGR] ============ Routing rule table ============
[04/09 22:09:13    114s] [NR-eGR] Rule id: 0  Nets: 325
[04/09 22:09:13    114s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[04/09 22:09:13    114s] (I)                    Layer    2    3    4    5    6     7     8     9    10 
[04/09 22:09:13    114s] (I)                    Pitch  152  304  304  608  608  1216  1216  2432  4864 
[04/09 22:09:13    114s] (I)             #Used tracks    1    1    1    1    1     1     1     1     1 
[04/09 22:09:13    114s] (I)       #Fully used tracks    1    1    1    1    1     1     1     1     1 
[04/09 22:09:13    114s] [NR-eGR] ========================================
[04/09 22:09:13    114s] [NR-eGR] 
[04/09 22:09:13    114s] (I)      =============== Blocked Tracks ===============
[04/09 22:09:13    114s] (I)      +-------+---------+----------+---------------+
[04/09 22:09:13    114s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[04/09 22:09:13    114s] (I)      +-------+---------+----------+---------------+
[04/09 22:09:13    114s] (I)      |     1 |       0 |        0 |         0.00% |
[04/09 22:09:13    114s] (I)      |     2 | 5668610 |  1596010 |        28.16% |
[04/09 22:09:13    114s] (I)      |     3 | 2833946 |   755371 |        26.65% |
[04/09 22:09:13    114s] (I)      |     4 | 2833946 |   210155 |         7.42% |
[04/09 22:09:13    114s] (I)      |     5 | 1416614 |    93115 |         6.57% |
[04/09 22:09:13    114s] (I)      |     6 | 1416614 |    23286 |         1.64% |
[04/09 22:09:13    114s] (I)      |     7 |  707948 |    27421 |         3.87% |
[04/09 22:09:13    114s] (I)      |     8 |  707948 |    26642 |         3.76% |
[04/09 22:09:13    114s] (I)      |     9 |  353974 |      240 |         0.07% |
[04/09 22:09:13    114s] (I)      |    10 |  176628 |     8790 |         4.98% |
[04/09 22:09:13    114s] (I)      +-------+---------+----------+---------------+
[04/09 22:09:13    114s] (I)      Finished Import and model ( CPU: 0.53 sec, Real: 0.53 sec, Curr Mem: 2093.08 MB )
[04/09 22:09:13    114s] (I)      Reset routing kernel
[04/09 22:09:13    114s] (I)      Started Global Routing ( Curr Mem: 2093.08 MB )
[04/09 22:09:13    114s] (I)      totalPins=1206  totalGlobalPin=1166 (96.68%)
[04/09 22:09:13    114s] (I)      total 2D Cap : 13498256 = (4450757 H, 9047499 V)
[04/09 22:09:13    114s] [NR-eGR] Layer group 1: route 325 net(s) in layer range [2, 10]
[04/09 22:09:13    114s] (I)      
[04/09 22:09:13    114s] (I)      ============  Phase 1a Route ============
[04/09 22:09:13    114s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[04/09 22:09:13    114s] (I)      Usage: 20722 = (8600 H, 12122 V) = (0.19% H, 0.13% V) = (1.438e+04um H, 2.027e+04um V)
[04/09 22:09:13    114s] (I)      
[04/09 22:09:13    114s] (I)      ============  Phase 1b Route ============
[04/09 22:09:13    115s] (I)      Usage: 20774 = (8618 H, 12156 V) = (0.19% H, 0.13% V) = (1.441e+04um H, 2.032e+04um V)
[04/09 22:09:13    115s] (I)      Overflow of layer group 1: 0.01% H + 0.03% V. EstWL: 3.473413e+04um
[04/09 22:09:13    115s] (I)      Congestion metric : 0.01%H 0.03%V, 0.04%HV
[04/09 22:09:13    115s] (I)      Congestion threshold : each 60.00, sum 90.00
[04/09 22:09:13    115s] (I)      
[04/09 22:09:13    115s] (I)      ============  Phase 1c Route ============
[04/09 22:09:13    115s] (I)      Level2 Grid: 144 x 144
[04/09 22:09:13    115s] (I)      Usage: 20902 = (8640 H, 12262 V) = (0.19% H, 0.14% V) = (1.445e+04um H, 2.050e+04um V)
[04/09 22:09:13    115s] (I)      
[04/09 22:09:13    115s] (I)      ============  Phase 1d Route ============
[04/09 22:09:13    115s] (I)      Usage: 20906 = (8640 H, 12266 V) = (0.19% H, 0.14% V) = (1.445e+04um H, 2.051e+04um V)
[04/09 22:09:13    115s] (I)      
[04/09 22:09:13    115s] (I)      ============  Phase 1e Route ============
[04/09 22:09:13    115s] (I)      Usage: 20906 = (8640 H, 12266 V) = (0.19% H, 0.14% V) = (1.445e+04um H, 2.051e+04um V)
[04/09 22:09:13    115s] [NR-eGR] Early Global Route overflow of layer group 1: 0.01% H + 0.02% V. EstWL: 3.495483e+04um
[04/09 22:09:13    115s] (I)      
[04/09 22:09:13    115s] (I)      ============  Phase 1l Route ============
[04/09 22:09:14    115s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[04/09 22:09:14    115s] (I)      Layer  2:    4149907      3703         7     1444663     4218203    (25.51%) 
[04/09 22:09:14    115s] (I)      Layer  3:    2088355      4349        59      708488     2122945    (25.02%) 
[04/09 22:09:14    115s] (I)      Layer  4:    2651374      2745        19      140195     2691238    ( 4.95%) 
[04/09 22:09:14    115s] (I)      Layer  5:    1328765      2589        19       67446     1348270    ( 4.76%) 
[04/09 22:09:14    115s] (I)      Layer  6:    1401384      6018       183           0     1415716    ( 0.00%) 
[04/09 22:09:14    115s] (I)      Layer  7:     681555      1855        38       16545      691313    ( 2.34%) 
[04/09 22:09:14    115s] (I)      Layer  8:     682296       410        12       24040      683818    ( 3.40%) 
[04/09 22:09:14    115s] (I)      Layer  9:     353285       151         0      111009      242921    (31.36%) 
[04/09 22:09:14    115s] (I)      Layer 10:     167902         0         0      119161       57804    (67.34%) 
[04/09 22:09:14    115s] (I)      Total:      13504823     21820       337     2631545    13472224    (16.34%) 
[04/09 22:09:14    115s] (I)      
[04/09 22:09:14    115s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/09 22:09:14    115s] [NR-eGR]                        OverCon           OverCon           OverCon            
[04/09 22:09:14    115s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[04/09 22:09:14    115s] [NR-eGR]        Layer             (1-2)             (3-4)               (5)    OverCon
[04/09 22:09:14    115s] [NR-eGR] --------------------------------------------------------------------------------
[04/09 22:09:14    115s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/09 22:09:14    115s] [NR-eGR]      M2 ( 2)         6( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/09 22:09:14    115s] [NR-eGR]      M3 ( 3)        49( 0.01%)         2( 0.00%)         0( 0.00%)   ( 0.01%) 
[04/09 22:09:14    115s] [NR-eGR]      M4 ( 4)        18( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/09 22:09:14    115s] [NR-eGR]      M5 ( 5)        15( 0.00%)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/09 22:09:14    115s] [NR-eGR]      M6 ( 6)       129( 0.03%)        10( 0.00%)         1( 0.00%)   ( 0.03%) 
[04/09 22:09:14    115s] [NR-eGR]      M7 ( 7)        26( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[04/09 22:09:14    115s] [NR-eGR]      M8 ( 8)        12( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/09 22:09:14    115s] [NR-eGR]      M9 ( 9)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/09 22:09:14    115s] [NR-eGR]    MRDL (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/09 22:09:14    115s] [NR-eGR] --------------------------------------------------------------------------------
[04/09 22:09:14    115s] [NR-eGR]        Total       255( 0.01%)        13( 0.00%)         1( 0.00%)   ( 0.01%) 
[04/09 22:09:14    115s] [NR-eGR] 
[04/09 22:09:14    115s] (I)      Finished Global Routing ( CPU: 0.57 sec, Real: 0.58 sec, Curr Mem: 2093.08 MB )
[04/09 22:09:14    115s] (I)      total 2D Cap : 13529674 = (4461173 H, 9068501 V)
[04/09 22:09:14    115s] [NR-eGR] Overflow after Early Global Route 0.01% H + 0.01% V
[04/09 22:09:14    115s] Early Global Route congestion estimation runtime: 1.50 seconds, mem = 2093.1M
[04/09 22:09:14    115s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:1.490, REAL:1.501, MEM:2093.1M, EPOCH TIME: 1712725754.564769
[04/09 22:09:14    115s] OPERPROF: Starting HotSpotCal at level 1, MEM:2093.1M, EPOCH TIME: 1712725754.564987
[04/09 22:09:14    115s] [hotspot] +------------+---------------+---------------+
[04/09 22:09:14    115s] [hotspot] |            |   max hotspot | total hotspot |
[04/09 22:09:14    115s] [hotspot] +------------+---------------+---------------+
[04/09 22:09:14    115s] [hotspot] | normalized |          0.00 |          0.00 |
[04/09 22:09:14    115s] [hotspot] +------------+---------------+---------------+
[04/09 22:09:14    115s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[04/09 22:09:14    115s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[04/09 22:09:14    115s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.030, REAL:0.030, MEM:2093.1M, EPOCH TIME: 1712725754.595152
[04/09 22:09:14    115s] 
[04/09 22:09:14    115s] === incrementalPlace Internal Loop 1 ===
[04/09 22:09:14    115s] clkAW=1 clkAWMode=4 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[04/09 22:09:14    115s] OPERPROF: Starting IPInitSPData at level 1, MEM:2093.1M, EPOCH TIME: 1712725754.596430
[04/09 22:09:14    115s] Processing tracks to init pin-track alignment.
[04/09 22:09:14    115s] z: 2, totalTracks: 1
[04/09 22:09:14    115s] z: 4, totalTracks: 1
[04/09 22:09:14    115s] z: 6, totalTracks: 1
[04/09 22:09:14    115s] z: 8, totalTracks: 1
[04/09 22:09:14    115s] #spOpts: N=32 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[04/09 22:09:14    115s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2093.1M, EPOCH TIME: 1712725754.608606
[04/09 22:09:14    115s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:09:14    115s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:09:14    115s] 
[04/09 22:09:14    115s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 22:09:14    115s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.090, REAL:0.082, MEM:2093.1M, EPOCH TIME: 1712725754.690820
[04/09 22:09:14    115s] OPERPROF:   Starting post-place ADS at level 2, MEM:2093.1M, EPOCH TIME: 1712725754.691123
[04/09 22:09:14    115s] ADSU 0.003 -> 0.003. site 1809930.000 -> 1796842.800. GS 13.376
[04/09 22:09:14    116s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.190, REAL:0.188, MEM:2093.1M, EPOCH TIME: 1712725754.879461
[04/09 22:09:14    116s] OPERPROF:   Starting spMPad at level 2, MEM:2040.1M, EPOCH TIME: 1712725754.894915
[04/09 22:09:14    116s] OPERPROF:     Starting spContextMPad at level 3, MEM:2040.1M, EPOCH TIME: 1712725754.895334
[04/09 22:09:14    116s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:2040.1M, EPOCH TIME: 1712725754.895586
[04/09 22:09:14    116s] OPERPROF:   Finished spMPad at level 2, CPU:0.050, REAL:0.051, MEM:2040.1M, EPOCH TIME: 1712725754.945788
[04/09 22:09:14    116s] OPERPROF:   Starting spSetupSpareRegionBox at level 2, MEM:2040.1M, EPOCH TIME: 1712725754.993163
[04/09 22:09:14    116s] OPERPROF:   Finished spSetupSpareRegionBox at level 2, CPU:0.000, REAL:0.000, MEM:2040.1M, EPOCH TIME: 1712725754.993575
[04/09 22:09:14    116s] OPERPROF:   Starting spInitNetWt at level 2, MEM:2040.1M, EPOCH TIME: 1712725754.993831
[04/09 22:09:14    116s] no activity file in design. spp won't run.
[04/09 22:09:14    116s] [spp] 0
[04/09 22:09:14    116s] [adp] 0:1:1:3
[04/09 22:09:14    116s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.000, REAL:0.001, MEM:2040.1M, EPOCH TIME: 1712725754.994495
[04/09 22:09:14    116s] SP #FI/SF FL/PI 0/0 286/0
[04/09 22:09:14    116s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.400, REAL:0.398, MEM:2040.1M, EPOCH TIME: 1712725754.994898
[04/09 22:09:14    116s] PP off. flexM 0
[04/09 22:09:15    116s] OPERPROF: Starting CDPad at level 1, MEM:2040.1M, EPOCH TIME: 1712725755.053077
[04/09 22:09:15    116s] 3DP is on.
[04/09 22:09:15    116s] 3DP OF M2 0.000, M4 0.000. Diff 0, Offset 0
[04/09 22:09:15    116s] design sh 0.002.
[04/09 22:09:15    116s] design sh 0.002.
[04/09 22:09:15    116s] 3DP (1, 3) DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[04/09 22:09:15    116s] design sh 0.002.
[04/09 22:09:17    118s] CDPadU 0.006 -> 0.004. R=0.003, N=286, GS=1.672
[04/09 22:09:17    118s] OPERPROF: Finished CDPad at level 1, CPU:2.190, REAL:2.216, MEM:2089.7M, EPOCH TIME: 1712725757.269085
[04/09 22:09:17    118s] OPERPROF: Starting InitSKP at level 1, MEM:2089.7M, EPOCH TIME: 1712725757.271375
[04/09 22:09:17    118s] no activity file in design. spp won't run.
[04/09 22:09:17    118s] no activity file in design. spp won't run.
[04/09 22:09:17    118s] *** Finished SKP initialization (cpu=0:00:00.2, real=0:00:00.0)***
[04/09 22:09:17    118s] OPERPROF: Finished InitSKP at level 1, CPU:0.230, REAL:0.230, MEM:2089.7M, EPOCH TIME: 1712725757.501175
[04/09 22:09:17    118s] NP #FI/FS/SF FL/PI: 23/10/0 286/0
[04/09 22:09:17    118s] no activity file in design. spp won't run.
[04/09 22:09:17    118s] 
[04/09 22:09:17    118s] AB Est...
[04/09 22:09:17    118s] OPERPROF: Starting npPlace at level 1, MEM:2089.7M, EPOCH TIME: 1712725757.505194
[04/09 22:09:17    118s] OPERPROF: Finished npPlace at level 1, CPU:0.320, REAL:0.322, MEM:2089.7M, EPOCH TIME: 1712725757.827465
[04/09 22:09:17    118s] Iteration  5: Skipped, with CDP Off
[04/09 22:09:17    118s] 
[04/09 22:09:17    118s] AB Est...
[04/09 22:09:17    118s] OPERPROF: Starting npPlace at level 1, MEM:2089.7M, EPOCH TIME: 1712725757.829736
[04/09 22:09:18    119s] OPERPROF: Finished npPlace at level 1, CPU:0.220, REAL:0.225, MEM:2089.7M, EPOCH TIME: 1712725758.054832
[04/09 22:09:18    119s] Iteration  6: Skipped, with CDP Off
[04/09 22:09:18    119s] 
[04/09 22:09:18    119s] AB Est...
[04/09 22:09:18    119s] OPERPROF: Starting npPlace at level 1, MEM:2089.7M, EPOCH TIME: 1712725758.056935
[04/09 22:09:18    119s] OPERPROF: Finished npPlace at level 1, CPU:0.260, REAL:0.257, MEM:2089.7M, EPOCH TIME: 1712725758.313920
[04/09 22:09:18    119s] Iteration  7: Skipped, with CDP Off
[04/09 22:09:18    119s] OPERPROF: Starting npPlace at level 1, MEM:2089.7M, EPOCH TIME: 1712725758.317370
[04/09 22:09:18    119s] Iteration  8: Total net bbox = 3.194e+04 (1.27e+04 1.92e+04)
[04/09 22:09:18    119s]               Est.  stn bbox = 3.941e+04 (1.52e+04 2.43e+04)
[04/09 22:09:18    119s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 2031.2M
[04/09 22:09:18    119s] OPERPROF: Finished npPlace at level 1, CPU:0.410, REAL:0.404, MEM:2031.2M, EPOCH TIME: 1712725758.721178
[04/09 22:09:18    119s] no activity file in design. spp won't run.
[04/09 22:09:18    119s] NP #FI/FS/SF FL/PI: 23/10/0 286/0
[04/09 22:09:18    119s] no activity file in design. spp won't run.
[04/09 22:09:18    119s] OPERPROF: Starting npPlace at level 1, MEM:2031.2M, EPOCH TIME: 1712725758.730991
[04/09 22:09:19    120s] Iteration  9: Total net bbox = 3.114e+04 (1.25e+04 1.87e+04)
[04/09 22:09:19    120s]               Est.  stn bbox = 3.854e+04 (1.49e+04 2.37e+04)
[04/09 22:09:19    120s]               cpu = 0:00:00.3 real = 0:00:01.0 mem = 2031.2M
[04/09 22:09:19    120s] OPERPROF: Finished npPlace at level 1, CPU:0.490, REAL:0.500, MEM:2031.2M, EPOCH TIME: 1712725759.231003
[04/09 22:09:19    120s] Legalizing MH Cells... 0 / 0 (level 7)
[04/09 22:09:19    120s] No instances found in the vector
[04/09 22:09:19    120s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2031.2M, DRC: 0)
[04/09 22:09:19    120s] 0 (out of 0) MH cells were successfully legalized.
[04/09 22:09:19    120s] no activity file in design. spp won't run.
[04/09 22:09:19    120s] NP #FI/FS/SF FL/PI: 23/10/0 286/0
[04/09 22:09:19    120s] no activity file in design. spp won't run.
[04/09 22:09:19    120s] OPERPROF: Starting npPlace at level 1, MEM:2031.2M, EPOCH TIME: 1712725759.239255
[04/09 22:09:19    120s] Starting Early Global Route supply map. mem = 2035.2M
[04/09 22:09:19    120s] (I)      ======================= Layers ========================
[04/09 22:09:19    120s] (I)      +-----+-----+--------------+---------+--------+-------+
[04/09 22:09:19    120s] (I)      | DB# |  ID |         Name |    Type | #Masks | Extra |
[04/09 22:09:19    120s] (I)      +-----+-----+--------------+---------+--------+-------+
[04/09 22:09:19    120s] (I)      |  33 |   0 |           CO |     cut |      1 |       |
[04/09 22:09:19    120s] (I)      |   1 |   1 |           M1 |    wire |      1 |       |
[04/09 22:09:19    120s] (I)      |  34 |   1 |         VIA1 |     cut |      1 |       |
[04/09 22:09:19    120s] (I)      |   2 |   2 |           M2 |    wire |      1 |       |
[04/09 22:09:19    120s] (I)      |  35 |   2 |         VIA2 |     cut |      1 |       |
[04/09 22:09:19    120s] (I)      |   3 |   3 |           M3 |    wire |      1 |       |
[04/09 22:09:19    120s] (I)      |  36 |   3 |         VIA3 |     cut |      1 |       |
[04/09 22:09:19    120s] (I)      |   4 |   4 |           M4 |    wire |      1 |       |
[04/09 22:09:19    120s] (I)      |  37 |   4 |         VIA4 |     cut |      1 |       |
[04/09 22:09:19    120s] (I)      |   5 |   5 |           M5 |    wire |      1 |       |
[04/09 22:09:19    120s] (I)      |  38 |   5 |         VIA5 |     cut |      1 |       |
[04/09 22:09:19    120s] (I)      |   6 |   6 |           M6 |    wire |      1 |       |
[04/09 22:09:19    120s] (I)      |  39 |   6 |         VIA6 |     cut |      1 |       |
[04/09 22:09:19    120s] (I)      |   7 |   7 |           M7 |    wire |      1 |       |
[04/09 22:09:19    120s] (I)      |  40 |   7 |         VIA7 |     cut |      1 |       |
[04/09 22:09:19    120s] (I)      |   8 |   8 |           M8 |    wire |      1 |       |
[04/09 22:09:19    120s] (I)      |  41 |   8 |         VIA8 |     cut |      1 |       |
[04/09 22:09:19    120s] (I)      |   9 |   9 |           M9 |    wire |      1 |       |
[04/09 22:09:19    120s] (I)      |  42 |   9 |       VIARDL |     cut |      1 |       |
[04/09 22:09:19    120s] (I)      |  10 |  10 |         MRDL |    wire |      1 |       |
[04/09 22:09:19    120s] (I)      +-----+-----+--------------+---------+--------+-------+
[04/09 22:09:19    120s] (I)      |  64 |  64 |        NWELL |   other |        |    MS |
[04/09 22:09:19    120s] (I)      |  65 |  65 |          DNW |   other |        |    MS |
[04/09 22:09:19    120s] (I)      |  66 |  66 |         DIFF |   other |        |    MS |
[04/09 22:09:19    120s] (I)      |  67 |  67 |         PIMP |   other |        |    MS |
[04/09 22:09:19    120s] (I)      |  68 |  68 |         NIMP |   other |        |    MS |
[04/09 22:09:19    120s] (I)      |  69 |  69 |      DIFF_18 |   other |        |    MS |
[04/09 22:09:19    120s] (I)      |  70 |  70 |          PAD |   other |        |    MS |
[04/09 22:09:19    120s] (I)      |  71 |  71 |       ESD_25 |   other |        |    MS |
[04/09 22:09:19    120s] (I)      |  72 |  72 |         SBLK |   other |        |    MS |
[04/09 22:09:19    120s] (I)      |  73 |  73 |       HVTIMP |   other |        |    MS |
[04/09 22:09:19    120s] (I)      |  74 |  74 |       LVTIMP |   other |        |    MS |
[04/09 22:09:19    120s] (I)      |  75 |  75 |        M1PIN |   other |        |    MS |
[04/09 22:09:19    120s] (I)      |  76 |  76 |        M2PIN |   other |        |    MS |
[04/09 22:09:19    120s] (I)      |  77 |  77 |        M3PIN |   other |        |    MS |
[04/09 22:09:19    120s] (I)      |  78 |  78 |        M4PIN |   other |        |    MS |
[04/09 22:09:19    120s] (I)      |  79 |  79 |        M5PIN |   other |        |    MS |
[04/09 22:09:19    120s] (I)      |  80 |  80 |        M6PIN |   other |        |    MS |
[04/09 22:09:19    120s] (I)      |  81 |  81 |        M7PIN |   other |        |    MS |
[04/09 22:09:19    120s] (I)      |  82 |  82 |        M8PIN |   other |        |    MS |
[04/09 22:09:19    120s] (I)      |  83 |  83 |        M9PIN |   other |        |    MS |
[04/09 22:09:19    120s] (I)      |  84 |  84 |     MRDL9PIN |   other |        |    MS |
[04/09 22:09:19    120s] (I)      |  85 |  85 |       HOTNWL |   other |        |    MS |
[04/09 22:09:19    120s] (I)      |  86 |  86 |         DIOD |   other |        |    MS |
[04/09 22:09:19    120s] (I)      |  87 |  87 |       BJTDMY |   other |        |    MS |
[04/09 22:09:19    120s] (I)      |  88 |  88 |          RNW |   other |        |    MS |
[04/09 22:09:19    120s] (I)      |  89 |  89 |        RMARK |   other |        |    MS |
[04/09 22:09:19    120s] (I)      |  90 |  90 |   prBoundary |   other |        |    MS |
[04/09 22:09:19    120s] (I)      |  91 |  91 |         LOGO |   other |        |    MS |
[04/09 22:09:19    120s] (I)      |  92 |  92 |           IP |   other |        |    MS |
[04/09 22:09:19    120s] (I)      |  93 |  93 |          RM1 |   other |        |    MS |
[04/09 22:09:19    120s] (I)      |  94 |  94 |          RM2 |   other |        |    MS |
[04/09 22:09:19    120s] (I)      |  95 |  95 |          RM3 |   other |        |    MS |
[04/09 22:09:19    120s] (I)      |  96 |  96 |          RM4 |   other |        |    MS |
[04/09 22:09:19    120s] (I)      |  97 |  97 |          RM5 |   other |        |    MS |
[04/09 22:09:19    120s] (I)      |  98 |  98 |          RM6 |   other |        |    MS |
[04/09 22:09:19    120s] (I)      |  99 |  99 |          RM7 |   other |        |    MS |
[04/09 22:09:19    120s] (I)      | 100 | 100 |          RM8 |   other |        |    MS |
[04/09 22:09:19    120s] (I)      | 101 | 101 |          RM9 |   other |        |    MS |
[04/09 22:09:19    120s] (I)      | 102 | 102 |      DM1EXCL |   other |        |    MS |
[04/09 22:09:19    120s] (I)      | 103 | 103 |      DM2EXCL |   other |        |    MS |
[04/09 22:09:19    120s] (I)      | 104 | 104 |      DM3EXCL |   other |        |    MS |
[04/09 22:09:19    120s] (I)      | 105 | 105 |      DM4EXCL |   other |        |    MS |
[04/09 22:09:19    120s] (I)      | 106 | 106 |      DM5EXCL |   other |        |    MS |
[04/09 22:09:19    120s] (I)      | 107 | 107 |      DM6EXCL |   other |        |    MS |
[04/09 22:09:19    120s] (I)      | 108 | 108 |      DM7EXCL |   other |        |    MS |
[04/09 22:09:19    120s] (I)      | 109 | 109 |      DM8EXCL |   other |        |    MS |
[04/09 22:09:19    120s] (I)      | 110 | 110 |      DM9EXCL |   other |        |    MS |
[04/09 22:09:19    120s] (I)      | 111 | 111 |      DIFF_25 |   other |        |    MS |
[04/09 22:09:19    120s] (I)      | 112 | 112 |      DIFF_FM |   other |        |    MS |
[04/09 22:09:19    120s] (I)      | 113 | 113 |        PO_FM |   other |        |    MS |
[04/09 22:09:19    120s] (I)      |   0 |   0 |           PO |   other |        |    MS |
[04/09 22:09:19    120s] (I)      | 114 | 114 | OverlapCheck | overlap |        |       |
[04/09 22:09:19    120s] (I)      +-----+-----+--------------+---------+--------+-------+
[04/09 22:09:20    121s] Finished Early Global Route supply map. mem = 2120.1M
[04/09 22:09:26    127s] Iteration 10: Total net bbox = 3.136e+04 (1.26e+04 1.88e+04)
[04/09 22:09:26    127s]               Est.  stn bbox = 3.875e+04 (1.50e+04 2.37e+04)
[04/09 22:09:26    127s]               cpu = 0:00:06.9 real = 0:00:07.0 mem = 2070.2M
[04/09 22:09:26    127s] OPERPROF: Finished npPlace at level 1, CPU:7.200, REAL:7.141, MEM:2070.2M, EPOCH TIME: 1712725766.380427
[04/09 22:09:26    127s] Legalizing MH Cells... 0 / 0 (level 8)
[04/09 22:09:26    127s] No instances found in the vector
[04/09 22:09:26    127s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2070.2M, DRC: 0)
[04/09 22:09:26    127s] 0 (out of 0) MH cells were successfully legalized.
[04/09 22:09:26    127s] no activity file in design. spp won't run.
[04/09 22:09:26    127s] NP #FI/FS/SF FL/PI: 23/10/0 286/0
[04/09 22:09:26    127s] no activity file in design. spp won't run.
[04/09 22:09:26    127s] OPERPROF: Starting npPlace at level 1, MEM:2070.2M, EPOCH TIME: 1712725766.391045
[04/09 22:09:41    143s] Iteration 11: Total net bbox = 3.150e+04 (1.26e+04 1.89e+04)
[04/09 22:09:41    143s]               Est.  stn bbox = 3.890e+04 (1.51e+04 2.38e+04)
[04/09 22:09:41    143s]               cpu = 0:00:15.3 real = 0:00:15.0 mem = 2178.5M
[04/09 22:09:41    143s] OPERPROF: Finished npPlace at level 1, CPU:15.500, REAL:15.541, MEM:2178.5M, EPOCH TIME: 1712725781.931996
[04/09 22:09:41    143s] Legalizing MH Cells... 0 / 0 (level 9)
[04/09 22:09:41    143s] No instances found in the vector
[04/09 22:09:41    143s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2178.5M, DRC: 0)
[04/09 22:09:41    143s] 0 (out of 0) MH cells were successfully legalized.
[04/09 22:09:41    143s] no activity file in design. spp won't run.
[04/09 22:09:41    143s] NP #FI/FS/SF FL/PI: 23/10/0 286/0
[04/09 22:09:41    143s] no activity file in design. spp won't run.
[04/09 22:09:41    143s] OPERPROF: Starting npPlace at level 1, MEM:2178.5M, EPOCH TIME: 1712725781.948898
[04/09 22:09:42    143s] GP RA stats: MHOnly 0 nrInst 286 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[04/09 22:09:43    144s] OPERPROF:   Starting npBlockageAwareSnap at level 2, MEM:2041.5M, EPOCH TIME: 1712725783.475765
[04/09 22:09:43    144s] OPERPROF:   Finished npBlockageAwareSnap at level 2, CPU:0.040, REAL:0.046, MEM:2053.5M, EPOCH TIME: 1712725783.521638
[04/09 22:09:43    144s] Iteration 12: Total net bbox = 3.165e+04 (1.27e+04 1.89e+04)
[04/09 22:09:43    144s]               Est.  stn bbox = 3.906e+04 (1.52e+04 2.39e+04)
[04/09 22:09:43    144s]               cpu = 0:00:01.3 real = 0:00:01.0 mem = 2041.5M
[04/09 22:09:43    144s] OPERPROF: Finished npPlace at level 1, CPU:1.580, REAL:1.576, MEM:2041.5M, EPOCH TIME: 1712725783.524613
[04/09 22:09:43    144s] Legalizing MH Cells... 0 / 0 (level 10)
[04/09 22:09:43    144s] No instances found in the vector
[04/09 22:09:43    144s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2041.5M, DRC: 0)
[04/09 22:09:43    144s] 0 (out of 0) MH cells were successfully legalized.
[04/09 22:09:43    144s] Move report: Timing Driven Placement moves 286 insts, mean move: 15.83 um, max move: 209.30 um 
[04/09 22:09:43    144s] 	Max move on inst (fifomem/FE_OFC45_wdata_1): (687.75, 428.74) --> (478.46, 428.73)
[04/09 22:09:43    144s] no activity file in design. spp won't run.
[04/09 22:09:43    144s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:2041.5M, EPOCH TIME: 1712725783.529698
[04/09 22:09:43    144s] Saved padding area to DB
[04/09 22:09:43    144s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:2041.5M, EPOCH TIME: 1712725783.530051
[04/09 22:09:43    144s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.080, REAL:0.080, MEM:2041.5M, EPOCH TIME: 1712725783.609867
[04/09 22:09:43    144s] OPERPROF:   Starting spMoveGatedClock at level 2, MEM:2041.5M, EPOCH TIME: 1712725783.631454
[04/09 22:09:43    144s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/09 22:09:43    144s] OPERPROF:   Finished spMoveGatedClock at level 2, CPU:0.000, REAL:0.001, MEM:2041.5M, EPOCH TIME: 1712725783.632123
[04/09 22:09:43    144s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2173).
[04/09 22:09:43    144s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:09:43    144s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2041.5M, EPOCH TIME: 1712725783.643707
[04/09 22:09:43    144s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:2041.5M, EPOCH TIME: 1712725783.644693
[04/09 22:09:43    144s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.120, REAL:0.119, MEM:2041.5M, EPOCH TIME: 1712725783.649177
[04/09 22:09:43    144s] 
[04/09 22:09:43    144s] Finished Incremental Placement (cpu=0:00:29.0, real=0:00:29.0, mem=2041.5M)
[04/09 22:09:43    144s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[04/09 22:09:43    144s] Type 'man IMPSP-9025' for more detail.
[04/09 22:09:43    144s] CongRepair sets shifter mode to gplace
[04/09 22:09:43    144s] TDRefine: refinePlace mode is spiral
[04/09 22:09:43    144s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2041.5M, EPOCH TIME: 1712725783.652654
[04/09 22:09:43    144s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2041.5M, EPOCH TIME: 1712725783.652827
[04/09 22:09:43    144s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2041.5M, EPOCH TIME: 1712725783.653091
[04/09 22:09:43    144s] Processing tracks to init pin-track alignment.
[04/09 22:09:43    144s] z: 2, totalTracks: 1
[04/09 22:09:43    144s] z: 4, totalTracks: 1
[04/09 22:09:43    144s] z: 6, totalTracks: 1
[04/09 22:09:43    144s] z: 8, totalTracks: 1
[04/09 22:09:43    144s] #spOpts: N=32 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/09 22:09:43    144s] All LLGs are deleted
[04/09 22:09:43    144s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:09:43    144s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:09:43    144s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:2041.5M, EPOCH TIME: 1712725783.662783
[04/09 22:09:43    144s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.001, MEM:2041.5M, EPOCH TIME: 1712725783.663704
[04/09 22:09:43    144s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2041.5M, EPOCH TIME: 1712725783.665114
[04/09 22:09:43    144s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:09:43    144s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:09:43    144s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:2041.5M, EPOCH TIME: 1712725783.665667
[04/09 22:09:43    144s] Max number of tech site patterns supported in site array is 256.
[04/09 22:09:43    144s] Core basic site is unit
[04/09 22:09:43    144s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:2041.5M, EPOCH TIME: 1712725783.708770
[04/09 22:09:43    144s] After signature check, allow fast init is true, keep pre-filter is true.
[04/09 22:09:43    144s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[04/09 22:09:43    144s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.010, REAL:0.007, MEM:2041.5M, EPOCH TIME: 1712725783.715731
[04/09 22:09:43    144s] SiteArray: non-trimmed site array dimensions = 358 x 3948
[04/09 22:09:43    144s] SiteArray: use 7,331,840 bytes
[04/09 22:09:43    144s] SiteArray: current memory after site array memory allocation 2032.8M
[04/09 22:09:43    144s] SiteArray: FP blocked sites are writable
[04/09 22:09:43    144s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/09 22:09:43    144s] OPERPROF:           Starting RoutingBlockageFromWireViaStBox at level 6, MEM:2032.8M, EPOCH TIME: 1712725783.742078
[04/09 22:09:43    144s] OPERPROF:           Finished RoutingBlockageFromWireViaStBox at level 6, CPU:0.060, REAL:0.054, MEM:2032.8M, EPOCH TIME: 1712725783.795877
[04/09 22:09:43    144s] SiteArray: number of non floorplan blocked sites for llg default is 1413384
[04/09 22:09:43    144s] Atter site array init, number of instance map data is 0.
[04/09 22:09:43    144s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.150, REAL:0.145, MEM:2032.8M, EPOCH TIME: 1712725783.810596
[04/09 22:09:43    144s] 
[04/09 22:09:43    144s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 22:09:43    144s] OPERPROF:         Starting CMU at level 5, MEM:2032.8M, EPOCH TIME: 1712725783.817051
[04/09 22:09:43    144s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.001, MEM:2032.8M, EPOCH TIME: 1712725783.818395
[04/09 22:09:43    144s] 
[04/09 22:09:43    144s] Bad Lib Cell Checking (CMU) is done! (0)
[04/09 22:09:43    144s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.160, REAL:0.157, MEM:2032.8M, EPOCH TIME: 1712725783.821806
[04/09 22:09:43    144s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2032.8M, EPOCH TIME: 1712725783.821968
[04/09 22:09:43    144s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2032.8M, EPOCH TIME: 1712725783.822132
[04/09 22:09:43    144s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=2032.8MB).
[04/09 22:09:43    144s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.170, REAL:0.169, MEM:2032.8M, EPOCH TIME: 1712725783.822537
[04/09 22:09:43    144s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.170, REAL:0.170, MEM:2032.8M, EPOCH TIME: 1712725783.822685
[04/09 22:09:43    144s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.20364.2
[04/09 22:09:43    144s] OPERPROF:   Starting RefinePlace at level 2, MEM:2032.8M, EPOCH TIME: 1712725783.822866
[04/09 22:09:43    144s] *** Starting refinePlace (0:02:25 mem=2032.8M) ***
[04/09 22:09:43    144s] Total net bbox length = 3.186e+04 (1.291e+04 1.895e+04) (ext = 4.875e+03)
[04/09 22:09:43    144s] 
[04/09 22:09:43    144s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 22:09:43    144s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/09 22:09:43    144s] OPERPROF:     Starting CellHaloInit at level 3, MEM:2032.8M, EPOCH TIME: 1712725783.829870
[04/09 22:09:43    144s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.000, REAL:0.001, MEM:2032.8M, EPOCH TIME: 1712725783.831075
[04/09 22:09:43    144s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[04/09 22:09:43    144s] Type 'man IMPSP-5140' for more detail.
[04/09 22:09:43    144s] **WARN: (IMPSP-315):	Found 75 instances insts with no PG Term connections.
[04/09 22:09:43    144s] Type 'man IMPSP-315' for more detail.
[04/09 22:09:43    144s] (I)      Default pattern map key = fifo1_sram_default.
[04/09 22:09:43    144s] (I)      Default pattern map key = fifo1_sram_default.
[04/09 22:09:43    144s] OPERPROF:     Starting CellHaloInit at level 3, MEM:2032.8M, EPOCH TIME: 1712725783.836077
[04/09 22:09:43    144s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.010, REAL:0.001, MEM:2032.8M, EPOCH TIME: 1712725783.837272
[04/09 22:09:43    144s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2032.8M, EPOCH TIME: 1712725783.837432
[04/09 22:09:43    144s] Starting refinePlace ...
[04/09 22:09:43    144s] (I)      Default pattern map key = fifo1_sram_default.
[04/09 22:09:43    144s] (I)      Default pattern map key = fifo1_sram_default.
[04/09 22:09:43    144s]   Spread Effort: high, pre-route mode, useDDP on.
[04/09 22:09:43    144s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2032.8MB) @(0:02:25 - 0:02:25).
[04/09 22:09:43    144s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/09 22:09:43    144s] wireLenOptFixPriorityInst 0 inst fixed
[04/09 22:09:43    144s] Placement tweakage begins.
[04/09 22:09:43    144s] wire length = 3.559e+04
[04/09 22:09:43    144s] wire length = 3.521e+04
[04/09 22:09:43    144s] Placement tweakage ends.
[04/09 22:09:43    144s] Move report: tweak moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/09 22:09:43    144s] 
[04/09 22:09:43    144s] Running Spiral with 1 thread in Normal Mode  fetchWidth=289 
[04/09 22:09:43    144s] Move report: legalization moves 286 insts, mean move: 1.07 um, max move: 3.82 um spiral
[04/09 22:09:43    144s] 	Max move on inst (wptr_full/FE_OFC42_waddr_9): (436.69, 582.55) --> (436.19, 579.22)
[04/09 22:09:43    144s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[04/09 22:09:43    144s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[04/09 22:09:43    144s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2032.8MB) @(0:02:25 - 0:02:25).
[04/09 22:09:43    144s] Since WEEQ reclaim is enabled, PA align is changed to limited mode.
[04/09 22:09:43    144s] Move report: Detail placement moves 286 insts, mean move: 1.07 um, max move: 3.82 um 
[04/09 22:09:43    144s] 	Max move on inst (wptr_full/FE_OFC42_waddr_9): (436.69, 582.55) --> (436.19, 579.22)
[04/09 22:09:43    144s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2032.8MB
[04/09 22:09:43    144s] Statistics of distance of Instance movement in refine placement:
[04/09 22:09:43    144s]   maximum (X+Y) =         3.82 um
[04/09 22:09:43    144s]   inst (wptr_full/FE_OFC42_waddr_9) with max move: (436.69, 582.55) -> (436.192, 579.224)
[04/09 22:09:43    144s]   mean    (X+Y) =         1.07 um
[04/09 22:09:43    144s] Summary Report:
[04/09 22:09:43    144s] Instances move: 286 (out of 286 movable)
[04/09 22:09:43    144s] Instances flipped: 0
[04/09 22:09:43    144s] Mean displacement: 1.07 um
[04/09 22:09:43    144s] Max displacement: 3.82 um (Instance: wptr_full/FE_OFC42_waddr_9) (436.69, 582.55) -> (436.192, 579.224)
[04/09 22:09:43    144s] 	Length: 10 sites, height: 1 rows, site name: unit, cell type: NBUFFX4_RVT
[04/09 22:09:43    144s] Total instances moved : 286
[04/09 22:09:43    144s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.050, REAL:0.054, MEM:2032.8M, EPOCH TIME: 1712725783.890977
[04/09 22:09:43    144s] Total net bbox length = 3.158e+04 (1.256e+04 1.902e+04) (ext = 4.859e+03)
[04/09 22:09:43    144s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2032.8MB
[04/09 22:09:43    144s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=2032.8MB) @(0:02:25 - 0:02:25).
[04/09 22:09:43    144s] *** Finished refinePlace (0:02:25 mem=2032.8M) ***
[04/09 22:09:43    144s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.20364.2
[04/09 22:09:43    144s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.070, REAL:0.069, MEM:2032.8M, EPOCH TIME: 1712725783.892058
[04/09 22:09:43    144s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2032.8M, EPOCH TIME: 1712725783.892238
[04/09 22:09:43    144s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:645).
[04/09 22:09:43    144s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:09:43    144s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:09:43    144s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:09:43    145s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.020, REAL:0.017, MEM:2012.8M, EPOCH TIME: 1712725783.909179
[04/09 22:09:43    145s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.260, REAL:0.257, MEM:2012.8M, EPOCH TIME: 1712725783.909448
[04/09 22:09:43    145s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2012.8M, EPOCH TIME: 1712725783.910438
[04/09 22:09:43    145s] Starting Early Global Route congestion estimation: mem = 2012.8M
[04/09 22:09:43    145s] (I)      ======================= Layers ========================
[04/09 22:09:43    145s] (I)      +-----+-----+--------------+---------+--------+-------+
[04/09 22:09:43    145s] (I)      | DB# |  ID |         Name |    Type | #Masks | Extra |
[04/09 22:09:43    145s] (I)      +-----+-----+--------------+---------+--------+-------+
[04/09 22:09:43    145s] (I)      |  33 |   0 |           CO |     cut |      1 |       |
[04/09 22:09:43    145s] (I)      |   1 |   1 |           M1 |    wire |      1 |       |
[04/09 22:09:43    145s] (I)      |  34 |   1 |         VIA1 |     cut |      1 |       |
[04/09 22:09:43    145s] (I)      |   2 |   2 |           M2 |    wire |      1 |       |
[04/09 22:09:43    145s] (I)      |  35 |   2 |         VIA2 |     cut |      1 |       |
[04/09 22:09:43    145s] (I)      |   3 |   3 |           M3 |    wire |      1 |       |
[04/09 22:09:43    145s] (I)      |  36 |   3 |         VIA3 |     cut |      1 |       |
[04/09 22:09:43    145s] (I)      |   4 |   4 |           M4 |    wire |      1 |       |
[04/09 22:09:43    145s] (I)      |  37 |   4 |         VIA4 |     cut |      1 |       |
[04/09 22:09:43    145s] (I)      |   5 |   5 |           M5 |    wire |      1 |       |
[04/09 22:09:43    145s] (I)      |  38 |   5 |         VIA5 |     cut |      1 |       |
[04/09 22:09:43    145s] (I)      |   6 |   6 |           M6 |    wire |      1 |       |
[04/09 22:09:43    145s] (I)      |  39 |   6 |         VIA6 |     cut |      1 |       |
[04/09 22:09:43    145s] (I)      |   7 |   7 |           M7 |    wire |      1 |       |
[04/09 22:09:43    145s] (I)      |  40 |   7 |         VIA7 |     cut |      1 |       |
[04/09 22:09:43    145s] (I)      |   8 |   8 |           M8 |    wire |      1 |       |
[04/09 22:09:43    145s] (I)      |  41 |   8 |         VIA8 |     cut |      1 |       |
[04/09 22:09:43    145s] (I)      |   9 |   9 |           M9 |    wire |      1 |       |
[04/09 22:09:43    145s] (I)      |  42 |   9 |       VIARDL |     cut |      1 |       |
[04/09 22:09:43    145s] (I)      |  10 |  10 |         MRDL |    wire |      1 |       |
[04/09 22:09:43    145s] (I)      +-----+-----+--------------+---------+--------+-------+
[04/09 22:09:43    145s] (I)      |  64 |  64 |        NWELL |   other |        |    MS |
[04/09 22:09:43    145s] (I)      |  65 |  65 |          DNW |   other |        |    MS |
[04/09 22:09:43    145s] (I)      |  66 |  66 |         DIFF |   other |        |    MS |
[04/09 22:09:43    145s] (I)      |  67 |  67 |         PIMP |   other |        |    MS |
[04/09 22:09:43    145s] (I)      |  68 |  68 |         NIMP |   other |        |    MS |
[04/09 22:09:43    145s] (I)      |  69 |  69 |      DIFF_18 |   other |        |    MS |
[04/09 22:09:43    145s] (I)      |  70 |  70 |          PAD |   other |        |    MS |
[04/09 22:09:43    145s] (I)      |  71 |  71 |       ESD_25 |   other |        |    MS |
[04/09 22:09:43    145s] (I)      |  72 |  72 |         SBLK |   other |        |    MS |
[04/09 22:09:43    145s] (I)      |  73 |  73 |       HVTIMP |   other |        |    MS |
[04/09 22:09:43    145s] (I)      |  74 |  74 |       LVTIMP |   other |        |    MS |
[04/09 22:09:43    145s] (I)      |  75 |  75 |        M1PIN |   other |        |    MS |
[04/09 22:09:43    145s] (I)      |  76 |  76 |        M2PIN |   other |        |    MS |
[04/09 22:09:43    145s] (I)      |  77 |  77 |        M3PIN |   other |        |    MS |
[04/09 22:09:43    145s] (I)      |  78 |  78 |        M4PIN |   other |        |    MS |
[04/09 22:09:43    145s] (I)      |  79 |  79 |        M5PIN |   other |        |    MS |
[04/09 22:09:43    145s] (I)      |  80 |  80 |        M6PIN |   other |        |    MS |
[04/09 22:09:43    145s] (I)      |  81 |  81 |        M7PIN |   other |        |    MS |
[04/09 22:09:43    145s] (I)      |  82 |  82 |        M8PIN |   other |        |    MS |
[04/09 22:09:43    145s] (I)      |  83 |  83 |        M9PIN |   other |        |    MS |
[04/09 22:09:43    145s] (I)      |  84 |  84 |     MRDL9PIN |   other |        |    MS |
[04/09 22:09:43    145s] (I)      |  85 |  85 |       HOTNWL |   other |        |    MS |
[04/09 22:09:43    145s] (I)      |  86 |  86 |         DIOD |   other |        |    MS |
[04/09 22:09:43    145s] (I)      |  87 |  87 |       BJTDMY |   other |        |    MS |
[04/09 22:09:43    145s] (I)      |  88 |  88 |          RNW |   other |        |    MS |
[04/09 22:09:43    145s] (I)      |  89 |  89 |        RMARK |   other |        |    MS |
[04/09 22:09:43    145s] (I)      |  90 |  90 |   prBoundary |   other |        |    MS |
[04/09 22:09:43    145s] (I)      |  91 |  91 |         LOGO |   other |        |    MS |
[04/09 22:09:43    145s] (I)      |  92 |  92 |           IP |   other |        |    MS |
[04/09 22:09:43    145s] (I)      |  93 |  93 |          RM1 |   other |        |    MS |
[04/09 22:09:43    145s] (I)      |  94 |  94 |          RM2 |   other |        |    MS |
[04/09 22:09:43    145s] (I)      |  95 |  95 |          RM3 |   other |        |    MS |
[04/09 22:09:43    145s] (I)      |  96 |  96 |          RM4 |   other |        |    MS |
[04/09 22:09:43    145s] (I)      |  97 |  97 |          RM5 |   other |        |    MS |
[04/09 22:09:43    145s] (I)      |  98 |  98 |          RM6 |   other |        |    MS |
[04/09 22:09:43    145s] (I)      |  99 |  99 |          RM7 |   other |        |    MS |
[04/09 22:09:43    145s] (I)      | 100 | 100 |          RM8 |   other |        |    MS |
[04/09 22:09:43    145s] (I)      | 101 | 101 |          RM9 |   other |        |    MS |
[04/09 22:09:43    145s] (I)      | 102 | 102 |      DM1EXCL |   other |        |    MS |
[04/09 22:09:43    145s] (I)      | 103 | 103 |      DM2EXCL |   other |        |    MS |
[04/09 22:09:43    145s] (I)      | 104 | 104 |      DM3EXCL |   other |        |    MS |
[04/09 22:09:43    145s] (I)      | 105 | 105 |      DM4EXCL |   other |        |    MS |
[04/09 22:09:43    145s] (I)      | 106 | 106 |      DM5EXCL |   other |        |    MS |
[04/09 22:09:43    145s] (I)      | 107 | 107 |      DM6EXCL |   other |        |    MS |
[04/09 22:09:43    145s] (I)      | 108 | 108 |      DM7EXCL |   other |        |    MS |
[04/09 22:09:43    145s] (I)      | 109 | 109 |      DM8EXCL |   other |        |    MS |
[04/09 22:09:43    145s] (I)      | 110 | 110 |      DM9EXCL |   other |        |    MS |
[04/09 22:09:43    145s] (I)      | 111 | 111 |      DIFF_25 |   other |        |    MS |
[04/09 22:09:43    145s] (I)      | 112 | 112 |      DIFF_FM |   other |        |    MS |
[04/09 22:09:43    145s] (I)      | 113 | 113 |        PO_FM |   other |        |    MS |
[04/09 22:09:43    145s] (I)      |   0 |   0 |           PO |   other |        |    MS |
[04/09 22:09:43    145s] (I)      | 114 | 114 | OverlapCheck | overlap |        |       |
[04/09 22:09:43    145s] (I)      +-----+-----+--------------+---------+--------+-------+
[04/09 22:09:43    145s] (I)      Started Import and model ( Curr Mem: 2012.78 MB )
[04/09 22:09:43    145s] (I)      Default pattern map key = fifo1_sram_default.
[04/09 22:09:43    145s] (I)      == Non-default Options ==
[04/09 22:09:43    145s] (I)      Maximum routing layer                              : 10
[04/09 22:09:43    145s] (I)      Number of threads                                  : 1
[04/09 22:09:43    145s] (I)      Use non-blocking free Dbs wires                    : false
[04/09 22:09:43    145s] (I)      Method to set GCell size                           : row
[04/09 22:09:43    145s] (I)      Counted 44093 PG shapes. We will not process PG shapes layer by layer.
[04/09 22:09:43    145s] (I)      Use row-based GCell size
[04/09 22:09:43    145s] (I)      Use row-based GCell align
[04/09 22:09:43    145s] (I)      layer 0 area = 10000
[04/09 22:09:43    145s] (I)      layer 1 area = 16000
[04/09 22:09:43    145s] (I)      layer 2 area = 16000
[04/09 22:09:43    145s] (I)      layer 3 area = 16000
[04/09 22:09:43    145s] (I)      layer 4 area = 16000
[04/09 22:09:43    145s] (I)      layer 5 area = 16000
[04/09 22:09:43    145s] (I)      layer 6 area = 16000
[04/09 22:09:43    145s] (I)      layer 7 area = 16000
[04/09 22:09:43    145s] (I)      layer 8 area = 55000
[04/09 22:09:43    145s] (I)      layer 9 area = 4000000
[04/09 22:09:43    145s] (I)      GCell unit size   : 1672
[04/09 22:09:43    145s] (I)      GCell multiplier  : 1
[04/09 22:09:43    145s] (I)      GCell row height  : 1672
[04/09 22:09:43    145s] (I)      Actual row height : 1672
[04/09 22:09:43    145s] (I)      GCell align ref   : 310032 310032
[04/09 22:09:43    145s] [NR-eGR] Track table information for default rule: 
[04/09 22:09:43    145s] [NR-eGR] M1 has single uniform track structure
[04/09 22:09:43    145s] [NR-eGR] M2 has single uniform track structure
[04/09 22:09:43    145s] [NR-eGR] M3 has single uniform track structure
[04/09 22:09:43    145s] [NR-eGR] M4 has single uniform track structure
[04/09 22:09:43    145s] [NR-eGR] M5 has single uniform track structure
[04/09 22:09:43    145s] [NR-eGR] M6 has single uniform track structure
[04/09 22:09:43    145s] [NR-eGR] M7 has single uniform track structure
[04/09 22:09:43    145s] [NR-eGR] M8 has single uniform track structure
[04/09 22:09:43    145s] [NR-eGR] M9 has single uniform track structure
[04/09 22:09:43    145s] [NR-eGR] MRDL has single uniform track structure
[04/09 22:09:43    145s] (I)      ============== Default via ===============
[04/09 22:09:43    145s] (I)      +---+------------------+-----------------+
[04/09 22:09:43    145s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[04/09 22:09:43    145s] (I)      +---+------------------+-----------------+
[04/09 22:09:43    145s] (I)      | 1 |    1  VIA12SQ_C  |    4  VIA12SQ   |
[04/09 22:09:43    145s] (I)      | 2 |    7  VIA23SQ_C  |   10  VIA23SQ   |
[04/09 22:09:43    145s] (I)      | 3 |   13  VIA34SQ_C  |   17  VIA34BAR  |
[04/09 22:09:43    145s] (I)      | 4 |   19  VIA45SQ_C  |   23  VIA45BAR  |
[04/09 22:09:43    145s] (I)      | 5 |   25  VIA56SQ_C  |   29  VIA56BAR  |
[04/09 22:09:43    145s] (I)      | 6 |   31  VIA67SQ_C  |   35  VIA67BAR  |
[04/09 22:09:43    145s] (I)      | 7 |   37  VIA78SQ_C  |   41  VIA78BAR  |
[04/09 22:09:43    145s] (I)      | 8 |   43  VIA89_C    |   44  VIA89     |
[04/09 22:09:43    145s] (I)      | 9 |   45  VIA9RDL    |   45  VIA9RDL   |
[04/09 22:09:43    145s] (I)      +---+------------------+-----------------+
[04/09 22:09:43    145s] [NR-eGR] Read 73417 PG shapes
[04/09 22:09:43    145s] [NR-eGR] Read 0 clock shapes
[04/09 22:09:43    145s] [NR-eGR] Read 0 other shapes
[04/09 22:09:43    145s] [NR-eGR] #Routing Blockages  : 0
[04/09 22:09:43    145s] [NR-eGR] #Instance Blockages : 8891
[04/09 22:09:43    145s] [NR-eGR] #PG Blockages       : 73417
[04/09 22:09:43    145s] [NR-eGR] #Halo Blockages     : 0
[04/09 22:09:43    145s] [NR-eGR] #Boundary Blockages : 0
[04/09 22:09:43    145s] [NR-eGR] #Clock Blockages    : 0
[04/09 22:09:43    145s] [NR-eGR] #Other Blockages    : 0
[04/09 22:09:43    145s] (I)      Design has 0 blackboxes considered as all layer blockages.
[04/09 22:09:43    145s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/09 22:09:43    145s] [NR-eGR] Read 340 nets ( ignored 0 )
[04/09 22:09:43    145s] (I)      early_global_route_priority property id does not exist.
[04/09 22:09:44    145s] (I)      Read Num Blocks=82308  Num Prerouted Wires=0  Num CS=0
[04/09 22:09:44    145s] (I)      Layer 1 (V) : #blockages 20795 : #preroutes 0
[04/09 22:09:44    145s] (I)      Layer 2 (H) : #blockages 21026 : #preroutes 0
[04/09 22:09:44    145s] (I)      Layer 3 (V) : #blockages 15375 : #preroutes 0
[04/09 22:09:44    145s] (I)      Layer 4 (H) : #blockages 11318 : #preroutes 0
[04/09 22:09:44    145s] (I)      Layer 5 (V) : #blockages 7870 : #preroutes 0
[04/09 22:09:44    145s] (I)      Layer 6 (H) : #blockages 4889 : #preroutes 0
[04/09 22:09:44    145s] (I)      Layer 7 (V) : #blockages 968 : #preroutes 0
[04/09 22:09:44    145s] (I)      Layer 8 (H) : #blockages 42 : #preroutes 0
[04/09 22:09:44    145s] (I)      Layer 9 (V) : #blockages 25 : #preroutes 0
[04/09 22:09:44    145s] (I)      Number of ignored nets                =      0
[04/09 22:09:44    145s] (I)      Number of connected nets              =      0
[04/09 22:09:44    145s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[04/09 22:09:44    145s] (I)      Number of clock nets                  =      6.  Ignored: No
[04/09 22:09:44    145s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[04/09 22:09:44    145s] (I)      Number of special nets                =      0.  Ignored: Yes
[04/09 22:09:44    145s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[04/09 22:09:44    145s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[04/09 22:09:44    145s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[04/09 22:09:44    145s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[04/09 22:09:44    145s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/09 22:09:44    145s] [NR-eGR] There are 3 clock nets ( 0 with NDR ).
[04/09 22:09:44    145s] (I)      Ndr track 0 does not exist
[04/09 22:09:44    145s] (I)      ---------------------Grid Graph Info--------------------
[04/09 22:09:44    145s] (I)      Routing area        : (0, 0) - (1200096, 1200096)
[04/09 22:09:44    145s] (I)      Core area           : (310032, 310032) - (890064, 890064)
[04/09 22:09:44    145s] (I)      Site width          :   152  (dbu)
[04/09 22:09:44    145s] (I)      Row height          :  1672  (dbu)
[04/09 22:09:44    145s] (I)      GCell row height    :  1672  (dbu)
[04/09 22:09:44    145s] (I)      GCell width         :  1672  (dbu)
[04/09 22:09:44    145s] (I)      GCell height        :  1672  (dbu)
[04/09 22:09:44    145s] (I)      Grid                :   718   718    10
[04/09 22:09:44    145s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[04/09 22:09:44    145s] (I)      Vertical capacity   :     0  1672     0  1672     0  1672     0  1672     0  1672
[04/09 22:09:44    145s] (I)      Horizontal capacity :     0     0  1672     0  1672     0  1672     0  1672     0
[04/09 22:09:44    145s] (I)      Default wire width  :    50    56    56    56    56    56    56    56   160  2000
[04/09 22:09:44    145s] (I)      Default wire space  :    50    56    56    56    56    56    56    56    56  2000
[04/09 22:09:44    145s] (I)      Default wire pitch  :   100   112   112   112   112   112   112   112   216  4000
[04/09 22:09:44    145s] (I)      Default pitch size  :   100   152   304   304   608   608  1216  1216  2432  4864
[04/09 22:09:44    145s] (I)      First track coord   :   104   104   408   408   712   712  1320  1320  2536  4968
[04/09 22:09:44    145s] (I)      Num tracks per GCell: 16.72 11.00  5.50  5.50  2.75  2.75  1.38  1.38  0.69  0.34
[04/09 22:09:44    145s] (I)      Total num of tracks :  7895  7895  3947  3947  1973  1973   986   986   493   246
[04/09 22:09:44    145s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[04/09 22:09:44    145s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[04/09 22:09:44    145s] (I)      --------------------------------------------------------
[04/09 22:09:44    145s] 
[04/09 22:09:44    145s] [NR-eGR] ============ Routing rule table ============
[04/09 22:09:44    145s] [NR-eGR] Rule id: 0  Nets: 325
[04/09 22:09:44    145s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[04/09 22:09:44    145s] (I)                    Layer    2    3    4    5    6     7     8     9    10 
[04/09 22:09:44    145s] (I)                    Pitch  152  304  304  608  608  1216  1216  2432  4864 
[04/09 22:09:44    145s] (I)             #Used tracks    1    1    1    1    1     1     1     1     1 
[04/09 22:09:44    145s] (I)       #Fully used tracks    1    1    1    1    1     1     1     1     1 
[04/09 22:09:44    145s] [NR-eGR] ========================================
[04/09 22:09:44    145s] [NR-eGR] 
[04/09 22:09:44    145s] (I)      =============== Blocked Tracks ===============
[04/09 22:09:44    145s] (I)      +-------+---------+----------+---------------+
[04/09 22:09:44    145s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[04/09 22:09:44    145s] (I)      +-------+---------+----------+---------------+
[04/09 22:09:44    145s] (I)      |     1 |       0 |        0 |         0.00% |
[04/09 22:09:44    145s] (I)      |     2 | 5668610 |  1596010 |        28.16% |
[04/09 22:09:44    145s] (I)      |     3 | 2833946 |   755371 |        26.65% |
[04/09 22:09:44    145s] (I)      |     4 | 2833946 |   210155 |         7.42% |
[04/09 22:09:44    145s] (I)      |     5 | 1416614 |    93115 |         6.57% |
[04/09 22:09:44    145s] (I)      |     6 | 1416614 |    23286 |         1.64% |
[04/09 22:09:44    145s] (I)      |     7 |  707948 |    27421 |         3.87% |
[04/09 22:09:44    145s] (I)      |     8 |  707948 |    26642 |         3.76% |
[04/09 22:09:44    145s] (I)      |     9 |  353974 |      240 |         0.07% |
[04/09 22:09:44    145s] (I)      |    10 |  176628 |     8790 |         4.98% |
[04/09 22:09:44    145s] (I)      +-------+---------+----------+---------------+
[04/09 22:09:44    145s] (I)      Finished Import and model ( CPU: 0.46 sec, Real: 0.45 sec, Curr Mem: 2068.87 MB )
[04/09 22:09:44    145s] (I)      Reset routing kernel
[04/09 22:09:44    145s] (I)      Started Global Routing ( Curr Mem: 2068.87 MB )
[04/09 22:09:44    145s] (I)      totalPins=1206  totalGlobalPin=1199 (99.42%)
[04/09 22:09:44    145s] (I)      total 2D Cap : 13498256 = (4450757 H, 9047499 V)
[04/09 22:09:44    145s] [NR-eGR] Layer group 1: route 325 net(s) in layer range [2, 10]
[04/09 22:09:44    145s] (I)      
[04/09 22:09:44    145s] (I)      ============  Phase 1a Route ============
[04/09 22:09:44    145s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[04/09 22:09:44    145s] (I)      Usage: 20347 = (8599 H, 11748 V) = (0.19% H, 0.13% V) = (1.438e+04um H, 1.964e+04um V)
[04/09 22:09:44    145s] (I)      
[04/09 22:09:44    145s] (I)      ============  Phase 1b Route ============
[04/09 22:09:44    145s] (I)      Usage: 20420 = (8617 H, 11803 V) = (0.19% H, 0.13% V) = (1.441e+04um H, 1.973e+04um V)
[04/09 22:09:44    145s] (I)      Overflow of layer group 1: 0.01% H + 0.04% V. EstWL: 3.414224e+04um
[04/09 22:09:44    145s] (I)      Congestion metric : 0.01%H 0.04%V, 0.05%HV
[04/09 22:09:44    145s] (I)      Congestion threshold : each 60.00, sum 90.00
[04/09 22:09:44    145s] (I)      
[04/09 22:09:44    145s] (I)      ============  Phase 1c Route ============
[04/09 22:09:44    145s] (I)      Level2 Grid: 144 x 144
[04/09 22:09:44    145s] (I)      Usage: 20501 = (8637 H, 11864 V) = (0.19% H, 0.13% V) = (1.444e+04um H, 1.984e+04um V)
[04/09 22:09:44    145s] (I)      
[04/09 22:09:44    145s] (I)      ============  Phase 1d Route ============
[04/09 22:09:44    145s] (I)      Usage: 20513 = (8647 H, 11866 V) = (0.19% H, 0.13% V) = (1.446e+04um H, 1.984e+04um V)
[04/09 22:09:44    145s] (I)      
[04/09 22:09:44    145s] (I)      ============  Phase 1e Route ============
[04/09 22:09:44    145s] (I)      Usage: 20513 = (8647 H, 11866 V) = (0.19% H, 0.13% V) = (1.446e+04um H, 1.984e+04um V)
[04/09 22:09:44    145s] [NR-eGR] Early Global Route overflow of layer group 1: 0.01% H + 0.02% V. EstWL: 3.429774e+04um
[04/09 22:09:44    145s] (I)      
[04/09 22:09:44    145s] (I)      ============  Phase 1l Route ============
[04/09 22:09:44    145s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[04/09 22:09:44    145s] (I)      Layer  2:    4149907      3202         2     1444663     4218203    (25.51%) 
[04/09 22:09:44    145s] (I)      Layer  3:    2088355      4620        14      708488     2122945    (25.02%) 
[04/09 22:09:44    145s] (I)      Layer  4:    2651374      2731        12      140195     2691238    ( 4.95%) 
[04/09 22:09:44    145s] (I)      Layer  5:    1328765      2383        15       67446     1348270    ( 4.76%) 
[04/09 22:09:44    145s] (I)      Layer  6:    1401384      5996       132           0     1415716    ( 0.00%) 
[04/09 22:09:44    145s] (I)      Layer  7:     681555      1874        14       16545      691313    ( 2.34%) 
[04/09 22:09:44    145s] (I)      Layer  8:     682296       581        33       24040      683818    ( 3.40%) 
[04/09 22:09:44    145s] (I)      Layer  9:     353285        92        16      111009      242921    (31.36%) 
[04/09 22:09:44    145s] (I)      Layer 10:     167902         0         0      119161       57804    (67.34%) 
[04/09 22:09:44    145s] (I)      Total:      13504823     21479       238     2631545    13472224    (16.34%) 
[04/09 22:09:44    146s] (I)      
[04/09 22:09:44    146s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/09 22:09:44    146s] [NR-eGR]                        OverCon           OverCon            
[04/09 22:09:44    146s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[04/09 22:09:44    146s] [NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[04/09 22:09:44    146s] [NR-eGR] ---------------------------------------------------------------
[04/09 22:09:44    146s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/09 22:09:44    146s] [NR-eGR]      M2 ( 2)         2( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/09 22:09:44    146s] [NR-eGR]      M3 ( 3)        13( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/09 22:09:44    146s] [NR-eGR]      M4 ( 4)        12( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/09 22:09:44    146s] [NR-eGR]      M5 ( 5)        15( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/09 22:09:44    146s] [NR-eGR]      M6 ( 6)        84( 0.02%)         8( 0.00%)   ( 0.02%) 
[04/09 22:09:44    146s] [NR-eGR]      M7 ( 7)        14( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/09 22:09:44    146s] [NR-eGR]      M8 ( 8)        33( 0.01%)         0( 0.00%)   ( 0.01%) 
[04/09 22:09:44    146s] [NR-eGR]      M9 ( 9)        16( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/09 22:09:44    146s] [NR-eGR]    MRDL (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/09 22:09:44    146s] [NR-eGR] ---------------------------------------------------------------
[04/09 22:09:44    146s] [NR-eGR]        Total       189( 0.00%)         8( 0.00%)   ( 0.01%) 
[04/09 22:09:44    146s] [NR-eGR] 
[04/09 22:09:44    146s] (I)      Finished Global Routing ( CPU: 0.58 sec, Real: 0.59 sec, Curr Mem: 2076.75 MB )
[04/09 22:09:45    146s] (I)      total 2D Cap : 13529674 = (4461173 H, 9068501 V)
[04/09 22:09:45    146s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.01% V
[04/09 22:09:45    146s] Early Global Route congestion estimation runtime: 1.37 seconds, mem = 2084.6M
[04/09 22:09:45    146s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:1.370, REAL:1.368, MEM:2084.6M, EPOCH TIME: 1712725785.278897
[04/09 22:09:45    146s] OPERPROF: Starting HotSpotCal at level 1, MEM:2084.6M, EPOCH TIME: 1712725785.279068
[04/09 22:09:45    146s] [hotspot] +------------+---------------+---------------+
[04/09 22:09:45    146s] [hotspot] |            |   max hotspot | total hotspot |
[04/09 22:09:45    146s] [hotspot] +------------+---------------+---------------+
[04/09 22:09:45    146s] [hotspot] | normalized |          0.00 |          0.00 |
[04/09 22:09:45    146s] [hotspot] +------------+---------------+---------------+
[04/09 22:09:45    146s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[04/09 22:09:45    146s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[04/09 22:09:45    146s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.020, REAL:0.028, MEM:2084.6M, EPOCH TIME: 1712725785.307355
[04/09 22:09:45    146s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2084.6M, EPOCH TIME: 1712725785.307761
[04/09 22:09:45    146s] Starting Early Global Route wiring: mem = 2084.6M
[04/09 22:09:45    146s] (I)      ============= Track Assignment ============
[04/09 22:09:45    146s] (I)      Started Track Assignment (1T) ( Curr Mem: 2084.61 MB )
[04/09 22:09:45    146s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[04/09 22:09:45    146s] (I)      Run Multi-thread track assignment
[04/09 22:09:45    146s] (I)      Finished Track Assignment (1T) ( CPU: 0.16 sec, Real: 0.16 sec, Curr Mem: 2096.42 MB )
[04/09 22:09:45    146s] (I)      Started Export ( Curr Mem: 2096.42 MB )
[04/09 22:09:45    146s] [NR-eGR]               Length (um)  Vias 
[04/09 22:09:45    146s] [NR-eGR] --------------------------------
[04/09 22:09:45    146s] [NR-eGR]  M1    (1H)             0  1182 
[04/09 22:09:45    146s] [NR-eGR]  M2    (2V)          4809  1618 
[04/09 22:09:45    146s] [NR-eGR]  M3    (3H)          7449   804 
[04/09 22:09:45    146s] [NR-eGR]  M4    (4V)          4323   392 
[04/09 22:09:45    146s] [NR-eGR]  M5    (5H)          3842   322 
[04/09 22:09:45    146s] [NR-eGR]  M6    (6V)          9970   184 
[04/09 22:09:45    146s] [NR-eGR]  M7    (7H)          3156    30 
[04/09 22:09:45    146s] [NR-eGR]  M8    (8V)           965     9 
[04/09 22:09:45    146s] [NR-eGR]  M9    (9H)           156     0 
[04/09 22:09:45    146s] [NR-eGR]  MRDL  (10V)            0     0 
[04/09 22:09:45    146s] [NR-eGR] --------------------------------
[04/09 22:09:45    146s] [NR-eGR]        Total        34670  4541 
[04/09 22:09:45    146s] [NR-eGR] --------------------------------------------------------------------------
[04/09 22:09:45    146s] [NR-eGR] Total half perimeter of net bounding box: 31583um
[04/09 22:09:45    146s] [NR-eGR] Total length: 34670um, number of vias: 4541
[04/09 22:09:45    146s] [NR-eGR] --------------------------------------------------------------------------
[04/09 22:09:45    146s] [NR-eGR] Total eGR-routed clock nets wire length: 2300um, number of vias: 446
[04/09 22:09:45    146s] [NR-eGR] --------------------------------------------------------------------------
[04/09 22:09:45    146s] (I)      Finished Export ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2096.42 MB )
[04/09 22:09:45    146s] Early Global Route wiring runtime: 0.19 seconds, mem = 2043.4M
[04/09 22:09:45    146s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.190, REAL:0.191, MEM:2043.4M, EPOCH TIME: 1712725785.499061
[04/09 22:09:45    146s] 0 delay mode for cte disabled.
[04/09 22:09:45    146s] SKP cleared!
[04/09 22:09:45    146s] 
[04/09 22:09:45    146s] *** Finished incrementalPlace (cpu=0:00:32.5, real=0:00:33.0)***
[04/09 22:09:45    146s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2043.4M, EPOCH TIME: 1712725785.526876
[04/09 22:09:45    146s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:09:45    146s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:09:45    146s] All LLGs are deleted
[04/09 22:09:45    146s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:09:45    146s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:09:45    146s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2043.4M, EPOCH TIME: 1712725785.527272
[04/09 22:09:45    146s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2043.4M, EPOCH TIME: 1712725785.527449
[04/09 22:09:45    146s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.009, MEM:2013.4M, EPOCH TIME: 1712725785.535469
[04/09 22:09:45    146s] Start to check current routing status for nets...
[04/09 22:09:45    146s] All nets are already routed correctly.
[04/09 22:09:45    146s] End to check current routing status for nets (mem=2013.4M)
[04/09 22:09:45    146s] Extraction called for design 'fifo1_sram' of instances=319 and nets=552 using extraction engine 'preRoute' .
[04/09 22:09:45    146s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[04/09 22:09:45    146s] Type 'man IMPEXT-3530' for more detail.
[04/09 22:09:45    146s] PreRoute RC Extraction called for design fifo1_sram.
[04/09 22:09:45    146s] RC Extraction called in multi-corner(2) mode.
[04/09 22:09:45    146s] RCMode: PreRoute
[04/09 22:09:45    146s]       RC Corner Indexes            0       1   
[04/09 22:09:45    146s] Capacitance Scaling Factor   : 1.00000 1.00000 
[04/09 22:09:45    146s] Resistance Scaling Factor    : 1.00000 1.00000 
[04/09 22:09:45    146s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[04/09 22:09:45    146s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[04/09 22:09:45    146s] Shrink Factor                : 1.00000
[04/09 22:09:45    146s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/09 22:09:45    146s] Using capacitance table file ...
[04/09 22:09:45    146s] 
[04/09 22:09:45    146s] Trim Metal Layers:
[04/09 22:09:45    146s] LayerId::1 widthSet size::4
[04/09 22:09:45    146s] LayerId::2 widthSet size::4
[04/09 22:09:45    146s] LayerId::3 widthSet size::4
[04/09 22:09:45    146s] LayerId::4 widthSet size::4
[04/09 22:09:45    146s] LayerId::5 widthSet size::4
[04/09 22:09:45    146s] LayerId::6 widthSet size::4
[04/09 22:09:45    146s] LayerId::7 widthSet size::4
[04/09 22:09:45    146s] LayerId::8 widthSet size::4
[04/09 22:09:45    146s] LayerId::9 widthSet size::4
[04/09 22:09:45    146s] LayerId::10 widthSet size::2
[04/09 22:09:45    146s] Updating RC grid for preRoute extraction ...
[04/09 22:09:45    146s] eee: pegSigSF::1.070000
[04/09 22:09:45    146s] Initializing multi-corner capacitance tables ... 
[04/09 22:09:45    146s] Initializing multi-corner resistance tables ...
[04/09 22:09:45    146s] eee: l::1 avDens::0.093729 usedTrk::10561.578657 availTrk::112682.147875 sigTrk::10561.578657
[04/09 22:09:45    146s] eee: l::2 avDens::0.016857 usedTrk::290.414833 availTrk::17227.789294 sigTrk::290.414833
[04/09 22:09:45    146s] eee: l::3 avDens::0.049301 usedTrk::465.689952 availTrk::9445.806527 sigTrk::465.689952
[04/09 22:09:45    146s] eee: l::4 avDens::0.034055 usedTrk::1968.936543 availTrk::57815.575721 sigTrk::1968.936543
[04/09 22:09:45    146s] eee: l::5 avDens::0.073290 usedTrk::2118.234868 availTrk::28902.041716 sigTrk::2118.234868
[04/09 22:09:45    146s] eee: l::6 avDens::0.074238 usedTrk::2729.528408 availTrk::36767.500000 sigTrk::2729.528408
[04/09 22:09:45    146s] eee: l::7 avDens::0.097334 usedTrk::1718.427870 availTrk::17655.000000 sigTrk::1718.427870
[04/09 22:09:45    146s] eee: l::8 avDens::0.066900 usedTrk::751.540132 availTrk::11233.750000 sigTrk::751.540132
[04/09 22:09:45    146s] eee: l::9 avDens::0.050646 usedTrk::16.016746 availTrk::316.250000 sigTrk::16.016746
[04/09 22:09:45    146s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/09 22:09:45    146s] {RT cmax 0 10 10 {9 0} 1}
[04/09 22:09:45    146s] eee: LAM: n=32 LLS=2-3 HLS=3-5 rDens=0.296413 uaWl=1.000000 uaWlH=0.646446 aWlH=0.000000 lMod=0 pMax=0.933200 pMod=77 wcR=0.472500 newSi=0.001600 wHLS=1.181250 siPrev=0 viaL=0.000000
[04/09 22:09:45    146s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 2013.418M)
[04/09 22:09:45    147s] Compute RC Scale Done ...
[04/09 22:09:45    147s] **optDesign ... cpu = 0:00:55, real = 0:00:55, mem = 1616.8M, totSessionCpu=0:02:27 **
[04/09 22:09:45    147s] AAE_INFO: opIsDesignInPostRouteState() is 0
[04/09 22:09:45    147s] #################################################################################
[04/09 22:09:45    147s] # Design Stage: PreRoute
[04/09 22:09:45    147s] # Design Name: fifo1_sram
[04/09 22:09:45    147s] # Design Mode: 90nm
[04/09 22:09:45    147s] # Analysis Mode: MMMC Non-OCV 
[04/09 22:09:45    147s] # Parasitics Mode: No SPEF/RCDB 
[04/09 22:09:45    147s] # Signoff Settings: SI Off 
[04/09 22:09:45    147s] #################################################################################
[04/09 22:09:46    147s] Calculate delays in BcWc mode...
[04/09 22:09:46    147s] Topological Sorting (REAL = 0:00:00.0, MEM = 2018.3M, InitMEM = 2018.3M)
[04/09 22:09:46    147s] Start delay calculation (fullDC) (1 T). (MEM=2018.32)
[04/09 22:09:46    147s] End AAE Lib Interpolated Model. (MEM=2029.83 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/09 22:09:46    147s] Total number of fetched objects 538
[04/09 22:09:46    147s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/09 22:09:46    147s] End delay calculation. (MEM=2047.27 CPU=0:00:00.3 REAL=0:00:00.0)
[04/09 22:09:46    147s] End delay calculation (fullDC). (MEM=2047.27 CPU=0:00:00.4 REAL=0:00:00.0)
[04/09 22:09:46    147s] *** CDM Built up (cpu=0:00:00.5  real=0:00:01.0  mem= 2047.3M) ***
[04/09 22:09:46    147s] *** IncrReplace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:33.6/0:00:33.7 (1.0), totSession cpu/real = 0:02:27.7/0:03:24.4 (0.7), mem = 2047.3M
[04/09 22:09:46    147s] 
[04/09 22:09:46    147s] =============================================================================================
[04/09 22:09:46    147s]  Step TAT Report : IncrReplace #1 / place_opt_design #1                         21.14-s109_1
[04/09 22:09:46    147s] =============================================================================================
[04/09 22:09:46    147s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/09 22:09:46    147s] ---------------------------------------------------------------------------------------------
[04/09 22:09:46    147s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 22:09:46    147s] [ ExtractRC              ]      1   0:00:00.4  (   1.0 % )     0:00:00.4 /  0:00:00.4    1.0
[04/09 22:09:46    147s] [ TimingUpdate           ]      4   0:00:00.2  (   0.5 % )     0:00:00.2 /  0:00:00.2    1.0
[04/09 22:09:46    147s] [ FullDelayCalc          ]      1   0:00:00.5  (   1.6 % )     0:00:00.5 /  0:00:00.5    1.0
[04/09 22:09:46    147s] [ MISC                   ]          0:00:32.6  (  96.9 % )     0:00:32.6 /  0:00:32.6    1.0
[04/09 22:09:46    147s] ---------------------------------------------------------------------------------------------
[04/09 22:09:46    147s]  IncrReplace #1 TOTAL               0:00:33.7  ( 100.0 % )     0:00:33.7 /  0:00:33.6    1.0
[04/09 22:09:46    147s] ---------------------------------------------------------------------------------------------
[04/09 22:09:46    147s] 
[04/09 22:09:46    147s] Deleting Lib Analyzer.
[04/09 22:09:46    147s] Begin: GigaOpt DRV Optimization
[04/09 22:09:46    147s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 1 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -preCTS
[04/09 22:09:46    147s] *** DrvOpt #4 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:27.8/0:03:24.4 (0.7), mem = 2063.3M
[04/09 22:09:46    147s] Info: 15 io nets excluded
[04/09 22:09:46    147s] Info: 6 clock nets excluded from IPO operation.
[04/09 22:09:46    147s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.20364.8
[04/09 22:09:46    147s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/09 22:09:46    147s] ### Creating PhyDesignMc. totSessionCpu=0:02:28 mem=2063.3M
[04/09 22:09:46    147s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[04/09 22:09:46    147s] OPERPROF: Starting DPlace-Init at level 1, MEM:2063.3M, EPOCH TIME: 1712725786.680471
[04/09 22:09:46    147s] Processing tracks to init pin-track alignment.
[04/09 22:09:46    147s] z: 2, totalTracks: 1
[04/09 22:09:46    147s] z: 4, totalTracks: 1
[04/09 22:09:46    147s] z: 6, totalTracks: 1
[04/09 22:09:46    147s] z: 8, totalTracks: 1
[04/09 22:09:46    147s] #spOpts: N=32 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[04/09 22:09:46    147s] All LLGs are deleted
[04/09 22:09:46    147s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:09:46    147s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:09:46    147s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2063.3M, EPOCH TIME: 1712725786.693487
[04/09 22:09:46    147s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:2063.3M, EPOCH TIME: 1712725786.694747
[04/09 22:09:46    147s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2063.3M, EPOCH TIME: 1712725786.696593
[04/09 22:09:46    147s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:09:46    147s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:09:46    147s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2063.3M, EPOCH TIME: 1712725786.697365
[04/09 22:09:46    147s] Max number of tech site patterns supported in site array is 256.
[04/09 22:09:46    147s] Core basic site is unit
[04/09 22:09:46    147s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2063.3M, EPOCH TIME: 1712725786.751132
[04/09 22:09:46    147s] After signature check, allow fast init is true, keep pre-filter is true.
[04/09 22:09:46    147s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[04/09 22:09:46    147s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.007, MEM:2063.3M, EPOCH TIME: 1712725786.757976
[04/09 22:09:46    147s] SiteArray: non-trimmed site array dimensions = 536 x 5921
[04/09 22:09:46    147s] SiteArray: use 16,465,920 bytes
[04/09 22:09:46    147s] SiteArray: current memory after site array memory allocation 2072.0M
[04/09 22:09:46    147s] SiteArray: FP blocked sites are writable
[04/09 22:09:46    147s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/09 22:09:46    147s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2072.0M, EPOCH TIME: 1712725786.804011
[04/09 22:09:46    147s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.060, REAL:0.062, MEM:2072.0M, EPOCH TIME: 1712725786.865984
[04/09 22:09:46    147s] SiteArray: number of non floorplan blocked sites for llg default is 2419972
[04/09 22:09:46    147s] Atter site array init, number of instance map data is 0.
[04/09 22:09:46    147s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.200, REAL:0.193, MEM:2072.0M, EPOCH TIME: 1712725786.890846
[04/09 22:09:46    147s] 
[04/09 22:09:46    147s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 22:09:46    147s] OPERPROF:     Starting CMU at level 3, MEM:2072.0M, EPOCH TIME: 1712725786.906806
[04/09 22:09:46    148s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.002, MEM:2072.0M, EPOCH TIME: 1712725786.908366
[04/09 22:09:46    148s] 
[04/09 22:09:46    148s] Bad Lib Cell Checking (CMU) is done! (0)
[04/09 22:09:46    148s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.220, REAL:0.218, MEM:2072.0M, EPOCH TIME: 1712725786.914872
[04/09 22:09:46    148s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2072.0M, EPOCH TIME: 1712725786.915084
[04/09 22:09:46    148s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2072.0M, EPOCH TIME: 1712725786.915265
[04/09 22:09:46    148s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=2072.0MB).
[04/09 22:09:46    148s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.230, REAL:0.235, MEM:2072.0M, EPOCH TIME: 1712725786.915823
[04/09 22:09:47    148s] TotalInstCnt at PhyDesignMc Initialization: 286
[04/09 22:09:47    148s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:28 mem=2072.0M
[04/09 22:09:47    148s] ### Creating RouteCongInterface, started
[04/09 22:09:47    148s] 
[04/09 22:09:47    148s] Creating Lib Analyzer ...
[04/09 22:09:47    148s] Total number of usable buffers from Lib Analyzer: 9 ( NBUFFX2_HVT NBUFFX2_RVT NBUFFX4_HVT NBUFFX4_RVT NBUFFX8_HVT NBUFFX8_RVT NBUFFX16_HVT NBUFFX16_RVT NBUFFX32_RVT)
[04/09 22:09:47    148s] Total number of usable inverters from Lib Analyzer: 16 ( INVX1_HVT INVX0_HVT INVX1_RVT INVX0_RVT INVX2_HVT INVX2_RVT INVX4_HVT INVX4_RVT IBUFFX2_RVT INVX8_RVT IBUFFX4_RVT IBUFFX8_RVT INVX16_RVT IBUFFX16_RVT INVX32_RVT IBUFFX32_RVT)
[04/09 22:09:47    148s] Total number of usable delay cells from Lib Analyzer: 0 ()
[04/09 22:09:47    148s] 
[04/09 22:09:47    148s] {RT cmax 0 10 10 {9 0} 1}
[04/09 22:09:47    149s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:29 mem=2072.0M
[04/09 22:09:47    149s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:29 mem=2072.0M
[04/09 22:09:47    149s] Creating Lib Analyzer, finished. 
[04/09 22:09:48    149s] 
[04/09 22:09:48    149s] #optDebug:  {2, 1.000, 0.8500} {3, 0.867, 0.8500} {4, 0.735, 0.8500} {5, 0.602, 0.8500} {6, 0.470, 0.7999} {7, 0.337, 0.6411} {8, 0.072, 0.3801} {9, 0.004, 0.3230} {10, 0.004, 0.3230} 
[04/09 22:09:48    149s] 
[04/09 22:09:48    149s] #optDebug: {0, 1.000}
[04/09 22:09:48    149s] ### Creating RouteCongInterface, finished
[04/09 22:09:48    149s] {MG  {9 0 24.3 1.8333} }
[04/09 22:09:48    149s] ### Creating LA Mngr. totSessionCpu=0:02:29 mem=2072.0M
[04/09 22:09:48    149s] ### Creating LA Mngr, finished. totSessionCpu=0:02:29 mem=2072.0M
[04/09 22:09:48    149s] [GPS-DRV] Optimizer parameters ============================= 
[04/09 22:09:48    149s] [GPS-DRV] maxDensity (design): 0.95
[04/09 22:09:48    149s] [GPS-DRV] maxLocalDensity: 1.2
[04/09 22:09:48    149s] [GPS-DRV] All active and enabled setup views
[04/09 22:09:48    149s] [GPS-DRV]     func_max_scenario
[04/09 22:09:48    149s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[04/09 22:09:48    149s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[04/09 22:09:48    149s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[04/09 22:09:48    149s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[04/09 22:09:48    149s] [GPS-DRV] timing-driven DRV settings
[04/09 22:09:48    149s] [GPS-DRV] TDSs { 0 0 0 0 0 0}
[04/09 22:09:48    149s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2091.1M, EPOCH TIME: 1712725788.406436
[04/09 22:09:48    149s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2091.1M, EPOCH TIME: 1712725788.406776
[04/09 22:09:48    149s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/09 22:09:48    149s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[04/09 22:09:48    149s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/09 22:09:48    149s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[04/09 22:09:48    149s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/09 22:09:48    149s] Info: violation cost 122.965675 (cap = 122.013901, tran = 0.951769, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/09 22:09:48    149s] |     2|     2|    -0.05|    13|    69|    -0.04|     0|     0|     0|     0|     0.23|     0.00|       0|       0|       0|  0.27%|          |         |
[04/09 22:09:48    149s] Info: violation cost 116.554741 (cap = 116.554741, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/09 22:09:48    149s] |     0|     0|     0.00|     8|    64|    -0.04|     0|     0|     0|     0|     0.23|     0.00|       2|       0|       3|  0.27%| 0:00:00.0|  2126.1M|
[04/09 22:09:48    149s] Info: violation cost 116.554741 (cap = 116.554741, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/09 22:09:48    149s] |     0|     0|     0.00|     8|    64|    -0.04|     0|     0|     0|     0|     0.23|     0.00|       0|       0|       0|  0.27%| 0:00:00.0|  2126.1M|
[04/09 22:09:48    149s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/09 22:09:48    149s] 
[04/09 22:09:48    149s] ###############################################################################
[04/09 22:09:48    149s] #
[04/09 22:09:48    149s] #  Large fanout net report:  
[04/09 22:09:48    149s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[04/09 22:09:48    149s] #     - current density: 0.27
[04/09 22:09:48    149s] #
[04/09 22:09:48    149s] #  List of high fanout nets:
[04/09 22:09:48    149s] #
[04/09 22:09:48    149s] ###############################################################################
[04/09 22:09:48    149s] Bottom Preferred Layer:
[04/09 22:09:48    149s]     None
[04/09 22:09:48    149s] Via Pillar Rule:
[04/09 22:09:48    149s]     None
[04/09 22:09:48    149s] 
[04/09 22:09:48    149s] 
[04/09 22:09:48    149s] =======================================================================
[04/09 22:09:48    149s]                 Reasons for remaining drv violations
[04/09 22:09:48    149s] =======================================================================
[04/09 22:09:48    149s] *info: Total 8 net(s) have violations which can't be fixed by DRV optimization.
[04/09 22:09:48    149s] 
[04/09 22:09:48    149s] MultiBuffering failure reasons
[04/09 22:09:48    149s] ------------------------------------------------
[04/09 22:09:48    149s] *info:     8 net(s): Could not be fixed because it is multi driver net.
[04/09 22:09:48    149s] 
[04/09 22:09:48    149s] 
[04/09 22:09:48    149s] *** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=2126.1M) ***
[04/09 22:09:48    149s] 
[04/09 22:09:48    149s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2126.1M, EPOCH TIME: 1712725788.520433
[04/09 22:09:48    149s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2820).
[04/09 22:09:48    149s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:09:48    149s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:09:48    149s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:09:48    149s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.018, MEM:2123.1M, EPOCH TIME: 1712725788.538688
[04/09 22:09:48    149s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2123.1M, EPOCH TIME: 1712725788.539738
[04/09 22:09:48    149s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2123.1M, EPOCH TIME: 1712725788.540048
[04/09 22:09:48    149s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2123.1M, EPOCH TIME: 1712725788.552309
[04/09 22:09:48    149s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:09:48    149s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:09:48    149s] 
[04/09 22:09:48    149s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 22:09:48    149s] OPERPROF:       Starting CMU at level 4, MEM:2123.1M, EPOCH TIME: 1712725788.629163
[04/09 22:09:48    149s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:2123.1M, EPOCH TIME: 1712725788.630634
[04/09 22:09:48    149s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.090, REAL:0.085, MEM:2123.1M, EPOCH TIME: 1712725788.637063
[04/09 22:09:48    149s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2123.1M, EPOCH TIME: 1712725788.637334
[04/09 22:09:48    149s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2123.1M, EPOCH TIME: 1712725788.637503
[04/09 22:09:48    149s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2123.1M, EPOCH TIME: 1712725788.637766
[04/09 22:09:48    149s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:2123.1M, EPOCH TIME: 1712725788.638075
[04/09 22:09:48    149s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.100, REAL:0.098, MEM:2123.1M, EPOCH TIME: 1712725788.638362
[04/09 22:09:48    149s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.100, REAL:0.099, MEM:2123.1M, EPOCH TIME: 1712725788.638504
[04/09 22:09:48    149s] TDRefine: refinePlace mode is spiral
[04/09 22:09:48    149s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.20364.3
[04/09 22:09:48    149s] OPERPROF: Starting RefinePlace at level 1, MEM:2123.1M, EPOCH TIME: 1712725788.638772
[04/09 22:09:48    149s] *** Starting refinePlace (0:02:30 mem=2123.1M) ***
[04/09 22:09:48    149s] Total net bbox length = 3.159e+04 (1.257e+04 1.902e+04) (ext = 4.859e+03)
[04/09 22:09:48    149s] 
[04/09 22:09:48    149s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 22:09:48    149s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/09 22:09:48    149s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2123.1M, EPOCH TIME: 1712725788.650120
[04/09 22:09:48    149s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.001, MEM:2123.1M, EPOCH TIME: 1712725788.651430
[04/09 22:09:48    149s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[04/09 22:09:48    149s] Type 'man IMPSP-5140' for more detail.
[04/09 22:09:48    149s] **WARN: (IMPSP-315):	Found 77 instances insts with no PG Term connections.
[04/09 22:09:48    149s] Type 'man IMPSP-315' for more detail.
[04/09 22:09:48    149s] (I)      Default pattern map key = fifo1_sram_default.
[04/09 22:09:48    149s] (I)      Default pattern map key = fifo1_sram_default.
[04/09 22:09:48    149s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2123.1M, EPOCH TIME: 1712725788.656468
[04/09 22:09:48    149s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.010, REAL:0.001, MEM:2123.1M, EPOCH TIME: 1712725788.657799
[04/09 22:09:48    149s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2123.1M, EPOCH TIME: 1712725788.657969
[04/09 22:09:48    149s] Starting refinePlace ...
[04/09 22:09:48    149s] (I)      Default pattern map key = fifo1_sram_default.
[04/09 22:09:48    149s] One DDP V2 for no tweak run.
[04/09 22:09:48    149s] (I)      Default pattern map key = fifo1_sram_default.
[04/09 22:09:48    149s]   Spread Effort: high, pre-route mode, useDDP on.
[04/09 22:09:48    149s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2123.1MB) @(0:02:30 - 0:02:30).
[04/09 22:09:48    149s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/09 22:09:48    149s] wireLenOptFixPriorityInst 0 inst fixed
[04/09 22:09:48    149s] 
[04/09 22:09:48    149s] Running Spiral with 1 thread in Normal Mode  fetchWidth=289 
[04/09 22:09:48    149s] Move report: legalization moves 2 insts, mean move: 1.67 um, max move: 1.67 um spiral
[04/09 22:09:48    149s] 	Max move on inst (fifomem/FE_OFC68_wdata_1): (689.12, 422.06) --> (689.12, 420.38)
[04/09 22:09:48    149s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[04/09 22:09:48    149s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[04/09 22:09:48    149s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2126.2MB) @(0:02:30 - 0:02:30).
[04/09 22:09:48    149s] Since WEEQ reclaim is enabled, PA align is changed to limited mode.
[04/09 22:09:48    149s] Move report: Detail placement moves 2 insts, mean move: 1.67 um, max move: 1.67 um 
[04/09 22:09:48    149s] 	Max move on inst (fifomem/FE_OFC68_wdata_1): (689.12, 422.06) --> (689.12, 420.38)
[04/09 22:09:48    149s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2126.2MB
[04/09 22:09:48    149s] Statistics of distance of Instance movement in refine placement:
[04/09 22:09:48    149s]   maximum (X+Y) =         1.67 um
[04/09 22:09:48    149s]   inst (fifomem/FE_OFC68_wdata_1) with max move: (689.12, 422.056) -> (689.12, 420.384)
[04/09 22:09:48    149s]   mean    (X+Y) =         1.67 um
[04/09 22:09:48    149s] Summary Report:
[04/09 22:09:48    149s] Instances move: 2 (out of 288 movable)
[04/09 22:09:48    149s] Instances flipped: 0
[04/09 22:09:48    149s] Mean displacement: 1.67 um
[04/09 22:09:48    149s] Max displacement: 1.67 um (Instance: fifomem/FE_OFC68_wdata_1) (689.12, 422.056) -> (689.12, 420.384)
[04/09 22:09:48    149s] 	Length: 10 sites, height: 1 rows, site name: unit, cell type: NBUFFX4_RVT
[04/09 22:09:48    149s] Total instances moved : 2
[04/09 22:09:48    149s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.060, REAL:0.063, MEM:2126.2M, EPOCH TIME: 1712725788.720584
[04/09 22:09:48    149s] Total net bbox length = 3.159e+04 (1.257e+04 1.903e+04) (ext = 4.859e+03)
[04/09 22:09:48    149s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2126.2MB
[04/09 22:09:48    149s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=2126.2MB) @(0:02:30 - 0:02:30).
[04/09 22:09:48    149s] *** Finished refinePlace (0:02:30 mem=2126.2M) ***
[04/09 22:09:48    149s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.20364.3
[04/09 22:09:48    149s] OPERPROF: Finished RefinePlace at level 1, CPU:0.080, REAL:0.083, MEM:2126.2M, EPOCH TIME: 1712725788.721616
[04/09 22:09:48    149s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2126.2M, EPOCH TIME: 1712725788.728052
[04/09 22:09:48    149s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2461).
[04/09 22:09:48    149s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:09:48    149s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:09:48    149s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:09:48    149s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.017, MEM:2123.2M, EPOCH TIME: 1712725788.745327
[04/09 22:09:48    149s] *** maximum move = 1.67 um ***
[04/09 22:09:48    149s] *** Finished re-routing un-routed nets (2123.2M) ***
[04/09 22:09:48    149s] OPERPROF: Starting DPlace-Init at level 1, MEM:2123.2M, EPOCH TIME: 1712725788.769973
[04/09 22:09:48    149s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2123.2M, EPOCH TIME: 1712725788.782142
[04/09 22:09:48    149s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:09:48    149s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:09:48    149s] 
[04/09 22:09:48    149s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 22:09:48    149s] OPERPROF:     Starting CMU at level 3, MEM:2123.2M, EPOCH TIME: 1712725788.864064
[04/09 22:09:48    149s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2123.2M, EPOCH TIME: 1712725788.865508
[04/09 22:09:48    149s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.090, REAL:0.090, MEM:2123.2M, EPOCH TIME: 1712725788.871768
[04/09 22:09:48    149s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2123.2M, EPOCH TIME: 1712725788.871993
[04/09 22:09:48    149s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2123.2M, EPOCH TIME: 1712725788.872182
[04/09 22:09:48    149s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2123.2M, EPOCH TIME: 1712725788.872421
[04/09 22:09:48    149s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:2123.2M, EPOCH TIME: 1712725788.872758
[04/09 22:09:48    149s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.100, REAL:0.103, MEM:2123.2M, EPOCH TIME: 1712725788.873037
[04/09 22:09:48    150s] 
[04/09 22:09:48    150s] *** Finish Physical Update (cpu=0:00:00.4 real=0:00:00.0 mem=2123.2M) ***
[04/09 22:09:48    150s] Total-nets :: 342, Stn-nets :: 15, ratio :: 4.38596 %, Total-len 34670.3, Stn-len 0.03
[04/09 22:09:48    150s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2104.1M, EPOCH TIME: 1712725788.977164
[04/09 22:09:48    150s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2532).
[04/09 22:09:48    150s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:09:48    150s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:09:48    150s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:09:48    150s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.017, MEM:2044.1M, EPOCH TIME: 1712725788.994524
[04/09 22:09:48    150s] TotalInstCnt at PhyDesignMc Destruction: 288
[04/09 22:09:48    150s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.20364.8
[04/09 22:09:48    150s] *** DrvOpt #4 [finish] (place_opt_design #1) : cpu/real = 0:00:02.3/0:00:02.3 (1.0), totSession cpu/real = 0:02:30.1/0:03:26.8 (0.7), mem = 2044.1M
[04/09 22:09:48    150s] 
[04/09 22:09:48    150s] =============================================================================================
[04/09 22:09:48    150s]  Step TAT Report : DrvOpt #4 / place_opt_design #1                              21.14-s109_1
[04/09 22:09:48    150s] =============================================================================================
[04/09 22:09:48    150s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/09 22:09:48    150s] ---------------------------------------------------------------------------------------------
[04/09 22:09:48    150s] [ SlackTraversorInit     ]      2   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 22:09:48    150s] [ LibAnalyzerInit        ]      1   0:00:01.0  (  42.3 % )     0:00:01.0 /  0:00:01.0    1.0
[04/09 22:09:48    150s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 22:09:48    150s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (  14.3 % )     0:00:00.3 /  0:00:00.3    1.0
[04/09 22:09:48    150s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 22:09:48    150s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   6.1 % )     0:00:01.1 /  0:00:01.1    1.0
[04/09 22:09:48    150s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 22:09:48    150s] [ OptimizationStep       ]      1   0:00:00.0  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.1
[04/09 22:09:48    150s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.0
[04/09 22:09:48    150s] [ OptGetWeight           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 22:09:48    150s] [ OptEval                ]      2   0:00:00.1  (   2.3 % )     0:00:00.1 /  0:00:00.1    1.1
[04/09 22:09:48    150s] [ OptCommit              ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 22:09:48    150s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.8
[04/09 22:09:48    150s] [ IncrDelayCalc          ]      4   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.0
[04/09 22:09:48    150s] [ DrvFindVioNets         ]      3   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 22:09:48    150s] [ DrvComputeSummary      ]      3   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 22:09:48    150s] [ RefinePlace            ]      1   0:00:00.4  (  18.7 % )     0:00:00.5 /  0:00:00.4    1.0
[04/09 22:09:48    150s] [ TimingUpdate           ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.2
[04/09 22:09:48    150s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 22:09:48    150s] [ MISC                   ]          0:00:00.3  (  13.0 % )     0:00:00.3 /  0:00:00.3    1.0
[04/09 22:09:48    150s] ---------------------------------------------------------------------------------------------
[04/09 22:09:48    150s]  DrvOpt #4 TOTAL                    0:00:02.3  ( 100.0 % )     0:00:02.3 /  0:00:02.3    1.0
[04/09 22:09:48    150s] ---------------------------------------------------------------------------------------------
[04/09 22:09:48    150s] 
[04/09 22:09:48    150s] End: GigaOpt DRV Optimization
[04/09 22:09:48    150s] GigaOpt DRV: restore maxLocalDensity to 0.98
[04/09 22:09:49    150s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2044.1M, EPOCH TIME: 1712725789.009441
[04/09 22:09:49    150s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:09:49    150s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:09:49    150s] 
[04/09 22:09:49    150s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 22:09:49    150s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.080, REAL:0.081, MEM:2044.1M, EPOCH TIME: 1712725789.090544
[04/09 22:09:49    150s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2173).
[04/09 22:09:49    150s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:09:49    150s] 
------------------------------------------------------------------
     Summary (cpu=0.04min real=0.03min mem=2044.1M)
------------------------------------------------------------------

Setup views included:
 func_max_scenario 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | INPUTS  | OUTPUTS |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.231  |  0.313  |  0.231  |   N/A   |   N/A   |  0.000  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |    0    |   N/A   |   N/A   |
|          All Paths:|   362   |   258   |   148   |   N/A   |   N/A   |    0    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      8 (64)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[04/09 22:09:49    150s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2092.3M, EPOCH TIME: 1712725789.232313
[04/09 22:09:49    150s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:09:49    150s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:09:49    150s] 
[04/09 22:09:49    150s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 22:09:49    150s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.090, REAL:0.089, MEM:2092.3M, EPOCH TIME: 1712725789.321458
[04/09 22:09:49    150s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2173).
[04/09 22:09:49    150s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:09:49    150s] Density: 0.271%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:58, real = 0:00:59, mem = 1667.0M, totSessionCpu=0:02:30 **
[04/09 22:09:49    150s] *** Timing Is met
[04/09 22:09:49    150s] *** Check timing (0:00:00.0)
[04/09 22:09:49    150s] *** Timing Is met
[04/09 22:09:49    150s] *** Check timing (0:00:00.0)
[04/09 22:09:49    150s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[04/09 22:09:49    150s] Info: 15 io nets excluded
[04/09 22:09:49    150s] Info: 6 clock nets excluded from IPO operation.
[04/09 22:09:49    150s] ### Creating LA Mngr. totSessionCpu=0:02:31 mem=2044.3M
[04/09 22:09:49    150s] ### Creating LA Mngr, finished. totSessionCpu=0:02:31 mem=2044.3M
[04/09 22:09:49    150s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/09 22:09:49    150s] ### Creating PhyDesignMc. totSessionCpu=0:02:31 mem=2101.5M
[04/09 22:09:49    150s] OPERPROF: Starting DPlace-Init at level 1, MEM:2101.5M, EPOCH TIME: 1712725789.470934
[04/09 22:09:49    150s] Processing tracks to init pin-track alignment.
[04/09 22:09:49    150s] z: 2, totalTracks: 1
[04/09 22:09:49    150s] z: 4, totalTracks: 1
[04/09 22:09:49    150s] z: 6, totalTracks: 1
[04/09 22:09:49    150s] z: 8, totalTracks: 1
[04/09 22:09:49    150s] #spOpts: N=32 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/09 22:09:49    150s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2101.5M, EPOCH TIME: 1712725789.483856
[04/09 22:09:49    150s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:09:49    150s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:09:49    150s] 
[04/09 22:09:49    150s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 22:09:49    150s] OPERPROF:     Starting CMU at level 3, MEM:2101.5M, EPOCH TIME: 1712725789.566616
[04/09 22:09:49    150s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:2101.5M, EPOCH TIME: 1712725789.568200
[04/09 22:09:49    150s] 
[04/09 22:09:49    150s] Bad Lib Cell Checking (CMU) is done! (0)
[04/09 22:09:49    150s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.090, REAL:0.091, MEM:2101.5M, EPOCH TIME: 1712725789.574942
[04/09 22:09:49    150s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2101.5M, EPOCH TIME: 1712725789.575313
[04/09 22:09:49    150s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2101.5M, EPOCH TIME: 1712725789.575490
[04/09 22:09:49    150s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2101.5MB).
[04/09 22:09:49    150s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.100, REAL:0.105, MEM:2101.5M, EPOCH TIME: 1712725789.575909
[04/09 22:09:49    150s] TotalInstCnt at PhyDesignMc Initialization: 288
[04/09 22:09:49    150s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:31 mem=2101.5M
[04/09 22:09:49    150s] Begin: Area Reclaim Optimization
[04/09 22:09:49    150s] *** AreaOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:30.8/0:03:27.4 (0.7), mem = 2101.5M
[04/09 22:09:49    150s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.20364.9
[04/09 22:09:49    150s] ### Creating RouteCongInterface, started
[04/09 22:09:49    150s] 
[04/09 22:09:49    150s] #optDebug:  {2, 1.000, 0.8500} {3, 0.867, 0.8500} {4, 0.735, 0.8500} {5, 0.602, 0.8500} {6, 0.470, 0.8500} {7, 0.337, 0.8014} {8, 0.072, 0.4751} {9, 0.004, 0.4037} {10, 0.004, 0.4037} 
[04/09 22:09:49    150s] 
[04/09 22:09:49    150s] #optDebug: {0, 1.000}
[04/09 22:09:49    150s] ### Creating RouteCongInterface, finished
[04/09 22:09:49    150s] {MG  {9 0 24.3 1.8333} }
[04/09 22:09:49    150s] ### Creating LA Mngr. totSessionCpu=0:02:31 mem=2101.5M
[04/09 22:09:49    150s] ### Creating LA Mngr, finished. totSessionCpu=0:02:31 mem=2101.5M
[04/09 22:09:50    151s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2101.5M, EPOCH TIME: 1712725790.240273
[04/09 22:09:50    151s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:2101.5M, EPOCH TIME: 1712725790.240781
[04/09 22:09:50    151s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 0.27
[04/09 22:09:50    151s] +---------+---------+--------+--------+------------+--------+
[04/09 22:09:50    151s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[04/09 22:09:50    151s] +---------+---------+--------+--------+------------+--------+
[04/09 22:09:50    151s] |    0.27%|        -|   0.000|   0.000|   0:00:00.0| 2101.5M|
[04/09 22:09:50    151s] #optDebug: <stH: 1.6720 MiSeL: 13.2530>
[04/09 22:09:50    151s] |    0.27%|        0|   0.000|   0.000|   0:00:00.0| 2101.5M|
[04/09 22:09:50    151s] |    0.27%|        2|   0.000|   0.000|   0:00:00.0| 2120.6M|
[04/09 22:09:50    151s] |    0.27%|        5|   0.000|   0.000|   0:00:00.0| 2120.6M|
[04/09 22:09:50    151s] |    0.27%|        0|   0.000|   0.000|   0:00:00.0| 2120.6M|
[04/09 22:09:50    151s] #optDebug: <stH: 1.6720 MiSeL: 13.2530>
[04/09 22:09:50    151s] #optDebug: RTR_SNLTF <10.0000 1.6720> <16.7200> 
[04/09 22:09:50    151s] |    0.27%|        0|   0.000|   0.000|   0:00:00.0| 2120.6M|
[04/09 22:09:50    151s] +---------+---------+--------+--------+------------+--------+
[04/09 22:09:50    151s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 0.27
[04/09 22:09:50    151s] 
[04/09 22:09:50    151s] ** Summary: Restruct = 0 Buffer Deletion = 2 Declone = 0 Resize = 5 **
[04/09 22:09:50    151s] --------------------------------------------------------------
[04/09 22:09:50    151s] |                                   | Total     | Sequential |
[04/09 22:09:50    151s] --------------------------------------------------------------
[04/09 22:09:50    151s] | Num insts resized                 |       5  |       0    |
[04/09 22:09:50    151s] | Num insts undone                  |       0  |       0    |
[04/09 22:09:50    151s] | Num insts Downsized               |       5  |       0    |
[04/09 22:09:50    151s] | Num insts Samesized               |       0  |       0    |
[04/09 22:09:50    151s] | Num insts Upsized                 |       0  |       0    |
[04/09 22:09:50    151s] | Num multiple commits+uncommits    |       0  |       -    |
[04/09 22:09:50    151s] --------------------------------------------------------------
[04/09 22:09:50    151s] Bottom Preferred Layer:
[04/09 22:09:50    151s]     None
[04/09 22:09:50    151s] Via Pillar Rule:
[04/09 22:09:50    151s]     None
[04/09 22:09:50    151s] 
[04/09 22:09:50    151s] Number of times islegalLocAvaiable called = 12 skipped = 0, called in commitmove = 5, skipped in commitmove = 0
[04/09 22:09:50    151s] End: Core Area Reclaim Optimization (cpu = 0:00:01.0) (real = 0:00:01.0) **
[04/09 22:09:50    151s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2120.6M, EPOCH TIME: 1712725790.652397
[04/09 22:09:50    151s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2818).
[04/09 22:09:50    151s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:09:50    151s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:09:50    151s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:09:50    151s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.021, MEM:2120.6M, EPOCH TIME: 1712725790.672979
[04/09 22:09:50    151s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2120.6M, EPOCH TIME: 1712725790.675837
[04/09 22:09:50    151s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2120.6M, EPOCH TIME: 1712725790.676213
[04/09 22:09:50    151s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2120.6M, EPOCH TIME: 1712725790.691040
[04/09 22:09:50    151s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:09:50    151s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:09:50    151s] 
[04/09 22:09:50    151s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 22:09:50    151s] OPERPROF:       Starting CMU at level 4, MEM:2120.6M, EPOCH TIME: 1712725790.781249
[04/09 22:09:50    151s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.002, MEM:2120.6M, EPOCH TIME: 1712725790.783305
[04/09 22:09:50    151s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.100, REAL:0.100, MEM:2120.6M, EPOCH TIME: 1712725790.790811
[04/09 22:09:50    151s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2120.6M, EPOCH TIME: 1712725790.791095
[04/09 22:09:50    151s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2120.6M, EPOCH TIME: 1712725790.791289
[04/09 22:09:50    151s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2120.6M, EPOCH TIME: 1712725790.791679
[04/09 22:09:50    151s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:2120.6M, EPOCH TIME: 1712725790.792051
[04/09 22:09:50    151s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.120, REAL:0.116, MEM:2120.6M, EPOCH TIME: 1712725790.792338
[04/09 22:09:50    151s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.120, REAL:0.117, MEM:2120.6M, EPOCH TIME: 1712725790.792480
[04/09 22:09:50    151s] TDRefine: refinePlace mode is spiral
[04/09 22:09:50    151s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.20364.4
[04/09 22:09:50    151s] OPERPROF: Starting RefinePlace at level 1, MEM:2120.6M, EPOCH TIME: 1712725790.792774
[04/09 22:09:50    151s] *** Starting refinePlace (0:02:32 mem=2120.6M) ***
[04/09 22:09:50    151s] Total net bbox length = 3.158e+04 (1.255e+04 1.902e+04) (ext = 5.119e+03)
[04/09 22:09:50    151s] 
[04/09 22:09:50    151s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 22:09:50    151s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/09 22:09:50    151s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2120.6M, EPOCH TIME: 1712725790.804846
[04/09 22:09:50    151s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.001, MEM:2120.6M, EPOCH TIME: 1712725790.806227
[04/09 22:09:50    151s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[04/09 22:09:50    151s] Type 'man IMPSP-5140' for more detail.
[04/09 22:09:50    151s] **WARN: (IMPSP-315):	Found 75 instances insts with no PG Term connections.
[04/09 22:09:50    151s] Type 'man IMPSP-315' for more detail.
[04/09 22:09:50    151s] (I)      Default pattern map key = fifo1_sram_default.
[04/09 22:09:50    151s] (I)      Default pattern map key = fifo1_sram_default.
[04/09 22:09:50    151s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2120.6M, EPOCH TIME: 1712725790.812928
[04/09 22:09:50    151s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.001, MEM:2120.6M, EPOCH TIME: 1712725790.814379
[04/09 22:09:50    151s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2120.6M, EPOCH TIME: 1712725790.814627
[04/09 22:09:50    151s] Starting refinePlace ...
[04/09 22:09:50    151s] (I)      Default pattern map key = fifo1_sram_default.
[04/09 22:09:50    151s] One DDP V2 for no tweak run.
[04/09 22:09:50    151s] 
[04/09 22:09:50    151s] Running Spiral with 1 thread in Normal Mode  fetchWidth=289 
[04/09 22:09:50    151s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[04/09 22:09:50    151s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[04/09 22:09:50    151s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[04/09 22:09:50    151s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2120.6MB) @(0:02:32 - 0:02:32).
[04/09 22:09:50    151s] Since WEEQ reclaim is enabled, PA align is changed to limited mode.
[04/09 22:09:50    151s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/09 22:09:50    151s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2120.6MB
[04/09 22:09:50    151s] Statistics of distance of Instance movement in refine placement:
[04/09 22:09:50    151s]   maximum (X+Y) =         0.00 um
[04/09 22:09:50    151s]   mean    (X+Y) =         0.00 um
[04/09 22:09:50    151s] Summary Report:
[04/09 22:09:50    151s] Instances move: 0 (out of 286 movable)
[04/09 22:09:50    151s] Instances flipped: 0
[04/09 22:09:50    151s] Mean displacement: 0.00 um
[04/09 22:09:50    151s] Max displacement: 0.00 um 
[04/09 22:09:50    151s] Total instances moved : 0
[04/09 22:09:50    151s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.020, REAL:0.025, MEM:2120.6M, EPOCH TIME: 1712725790.839870
[04/09 22:09:50    151s] Total net bbox length = 3.158e+04 (1.255e+04 1.902e+04) (ext = 5.119e+03)
[04/09 22:09:50    151s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2120.6MB
[04/09 22:09:50    151s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2120.6MB) @(0:02:32 - 0:02:32).
[04/09 22:09:50    151s] *** Finished refinePlace (0:02:32 mem=2120.6M) ***
[04/09 22:09:50    151s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.20364.4
[04/09 22:09:50    151s] OPERPROF: Finished RefinePlace at level 1, CPU:0.040, REAL:0.048, MEM:2120.6M, EPOCH TIME: 1712725790.840954
[04/09 22:09:50    151s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2120.6M, EPOCH TIME: 1712725790.848963
[04/09 22:09:50    151s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2459).
[04/09 22:09:50    151s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:09:50    152s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:09:50    152s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:09:50    152s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.019, MEM:2120.6M, EPOCH TIME: 1712725790.867684
[04/09 22:09:50    152s] *** maximum move = 0.00 um ***
[04/09 22:09:50    152s] *** Finished re-routing un-routed nets (2120.6M) ***
[04/09 22:09:50    152s] OPERPROF: Starting DPlace-Init at level 1, MEM:2120.6M, EPOCH TIME: 1712725790.875152
[04/09 22:09:50    152s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2120.6M, EPOCH TIME: 1712725790.890206
[04/09 22:09:50    152s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:09:50    152s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:09:50    152s] 
[04/09 22:09:50    152s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 22:09:50    152s] OPERPROF:     Starting CMU at level 3, MEM:2120.6M, EPOCH TIME: 1712725790.978697
[04/09 22:09:50    152s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:2120.6M, EPOCH TIME: 1712725790.980459
[04/09 22:09:50    152s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.110, REAL:0.097, MEM:2120.6M, EPOCH TIME: 1712725790.987502
[04/09 22:09:50    152s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2120.6M, EPOCH TIME: 1712725790.987847
[04/09 22:09:50    152s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2120.6M, EPOCH TIME: 1712725790.988027
[04/09 22:09:50    152s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2120.6M, EPOCH TIME: 1712725790.988381
[04/09 22:09:50    152s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:2120.6M, EPOCH TIME: 1712725790.988799
[04/09 22:09:50    152s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.120, REAL:0.114, MEM:2120.6M, EPOCH TIME: 1712725790.989096
[04/09 22:09:51    152s] 
[04/09 22:09:51    152s] *** Finish Physical Update (cpu=0:00:00.4 real=0:00:01.0 mem=2120.6M) ***
[04/09 22:09:51    152s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.20364.9
[04/09 22:09:51    152s] *** AreaOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:01.4/0:00:01.4 (1.0), totSession cpu/real = 0:02:32.3/0:03:28.9 (0.7), mem = 2120.6M
[04/09 22:09:51    152s] 
[04/09 22:09:51    152s] =============================================================================================
[04/09 22:09:51    152s]  Step TAT Report : AreaOpt #2 / place_opt_design #1                             21.14-s109_1
[04/09 22:09:51    152s] =============================================================================================
[04/09 22:09:51    152s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/09 22:09:51    152s] ---------------------------------------------------------------------------------------------
[04/09 22:09:51    152s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 22:09:51    152s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 22:09:51    152s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.8
[04/09 22:09:51    152s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (  10.6 % )     0:00:00.2 /  0:00:00.1    1.0
[04/09 22:09:51    152s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 22:09:51    152s] [ OptimizationStep       ]      1   0:00:00.0  (   2.0 % )     0:00:00.4 /  0:00:00.4    1.0
[04/09 22:09:51    152s] [ OptSingleIteration     ]      5   0:00:00.1  (   4.6 % )     0:00:00.4 /  0:00:00.4    1.0
[04/09 22:09:51    152s] [ OptGetWeight           ]     45   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 22:09:51    152s] [ OptEval                ]     45   0:00:00.2  (  14.4 % )     0:00:00.2 /  0:00:00.2    1.0
[04/09 22:09:51    152s] [ OptCommit              ]     45   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.6
[04/09 22:09:51    152s] [ PostCommitDelayUpdate  ]     45   0:00:00.0  (   1.6 % )     0:00:00.1 /  0:00:00.1    1.7
[04/09 22:09:51    152s] [ IncrDelayCalc          ]     18   0:00:00.0  (   2.1 % )     0:00:00.0 /  0:00:00.0    1.0
[04/09 22:09:51    152s] [ RefinePlace            ]      1   0:00:00.4  (  31.4 % )     0:00:00.5 /  0:00:00.4    1.0
[04/09 22:09:51    152s] [ TimingUpdate           ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 22:09:51    152s] [ IncrTimingUpdate       ]      6   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    1.8
[04/09 22:09:51    152s] [ MISC                   ]          0:00:00.4  (  29.0 % )     0:00:00.4 /  0:00:00.4    1.0
[04/09 22:09:51    152s] ---------------------------------------------------------------------------------------------
[04/09 22:09:51    152s]  AreaOpt #2 TOTAL                   0:00:01.4  ( 100.0 % )     0:00:01.4 /  0:00:01.4    1.0
[04/09 22:09:51    152s] ---------------------------------------------------------------------------------------------
[04/09 22:09:51    152s] 
[04/09 22:09:51    152s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2101.5M, EPOCH TIME: 1712725791.104336
[04/09 22:09:51    152s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2532).
[04/09 22:09:51    152s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:09:51    152s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:09:51    152s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:09:51    152s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.020, MEM:2044.5M, EPOCH TIME: 1712725791.124305
[04/09 22:09:51    152s] TotalInstCnt at PhyDesignMc Destruction: 286
[04/09 22:09:51    152s] End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:02, mem=2044.52M, totSessionCpu=0:02:32).
[04/09 22:09:51    152s] **INFO: Flow update: Design timing is met.
[04/09 22:09:51    152s] Begin: GigaOpt postEco DRV Optimization
[04/09 22:09:51    152s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -preCTS
[04/09 22:09:51    152s] *** DrvOpt #5 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:32.3/0:03:28.9 (0.7), mem = 2044.5M
[04/09 22:09:51    152s] Info: 15 io nets excluded
[04/09 22:09:51    152s] Info: 6 clock nets excluded from IPO operation.
[04/09 22:09:51    152s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.20364.10
[04/09 22:09:51    152s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/09 22:09:51    152s] ### Creating PhyDesignMc. totSessionCpu=0:02:32 mem=2044.5M
[04/09 22:09:51    152s] OPERPROF: Starting DPlace-Init at level 1, MEM:2044.5M, EPOCH TIME: 1712725791.180249
[04/09 22:09:51    152s] Processing tracks to init pin-track alignment.
[04/09 22:09:51    152s] z: 2, totalTracks: 1
[04/09 22:09:51    152s] z: 4, totalTracks: 1
[04/09 22:09:51    152s] z: 6, totalTracks: 1
[04/09 22:09:51    152s] z: 8, totalTracks: 1
[04/09 22:09:51    152s] #spOpts: N=32 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/09 22:09:51    152s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2044.5M, EPOCH TIME: 1712725791.194912
[04/09 22:09:51    152s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:09:51    152s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:09:51    152s] 
[04/09 22:09:51    152s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 22:09:51    152s] OPERPROF:     Starting CMU at level 3, MEM:2044.5M, EPOCH TIME: 1712725791.278343
[04/09 22:09:51    152s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:2044.5M, EPOCH TIME: 1712725791.279916
[04/09 22:09:51    152s] 
[04/09 22:09:51    152s] Bad Lib Cell Checking (CMU) is done! (0)
[04/09 22:09:51    152s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.090, REAL:0.092, MEM:2044.5M, EPOCH TIME: 1712725791.286459
[04/09 22:09:51    152s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2044.5M, EPOCH TIME: 1712725791.286745
[04/09 22:09:51    152s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2044.5M, EPOCH TIME: 1712725791.286915
[04/09 22:09:51    152s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2044.5MB).
[04/09 22:09:51    152s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.110, REAL:0.107, MEM:2044.5M, EPOCH TIME: 1712725791.287345
[04/09 22:09:51    152s] TotalInstCnt at PhyDesignMc Initialization: 286
[04/09 22:09:51    152s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:33 mem=2044.5M
[04/09 22:09:51    152s] ### Creating RouteCongInterface, started
[04/09 22:09:51    152s] 
[04/09 22:09:51    152s] #optDebug:  {2, 1.000, 0.8500} {3, 0.867, 0.8500} {4, 0.735, 0.8500} {5, 0.602, 0.8500} {6, 0.470, 0.7999} {7, 0.337, 0.6411} {8, 0.072, 0.3801} {9, 0.004, 0.3230} {10, 0.004, 0.3230} 
[04/09 22:09:51    152s] 
[04/09 22:09:51    152s] #optDebug: {0, 1.000}
[04/09 22:09:51    152s] ### Creating RouteCongInterface, finished
[04/09 22:09:51    152s] {MG  {9 0 24.3 1.8333} }
[04/09 22:09:51    152s] ### Creating LA Mngr. totSessionCpu=0:02:33 mem=2044.5M
[04/09 22:09:51    152s] ### Creating LA Mngr, finished. totSessionCpu=0:02:33 mem=2044.5M
[04/09 22:09:51    153s] [GPS-DRV] Optimizer parameters ============================= 
[04/09 22:09:51    153s] [GPS-DRV] maxDensity (design): 0.95
[04/09 22:09:51    153s] [GPS-DRV] maxLocalDensity: 0.98
[04/09 22:09:51    153s] [GPS-DRV] All active and enabled setup views
[04/09 22:09:51    153s] [GPS-DRV]     func_max_scenario
[04/09 22:09:51    153s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[04/09 22:09:51    153s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[04/09 22:09:51    153s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[04/09 22:09:51    153s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[04/09 22:09:51    153s] [GPS-DRV] timing-driven DRV settings
[04/09 22:09:51    153s] [GPS-DRV] TDSs { 0 0 0 0 0 0}
[04/09 22:09:51    153s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2101.8M, EPOCH TIME: 1712725791.893179
[04/09 22:09:51    153s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2101.8M, EPOCH TIME: 1712725791.893507
[04/09 22:09:51    153s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/09 22:09:51    153s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[04/09 22:09:51    153s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/09 22:09:51    153s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[04/09 22:09:51    153s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/09 22:09:51    153s] Info: violation cost 116.486969 (cap = 116.486969, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/09 22:09:51    153s] |     0|     0|     0.00|     8|    64|    -0.04|     0|     0|     0|     0|     0.23|     0.00|       0|       0|       0|  0.27%|          |         |
[04/09 22:09:51    153s] Info: violation cost 116.486969 (cap = 116.486969, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/09 22:09:51    153s] |     0|     0|     0.00|     8|    64|    -0.04|     0|     0|     0|     0|     0.23|     0.00|       0|       0|       0|  0.27%| 0:00:00.0|  2101.8M|
[04/09 22:09:51    153s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/09 22:09:51    153s] 
[04/09 22:09:51    153s] ###############################################################################
[04/09 22:09:51    153s] #
[04/09 22:09:51    153s] #  Large fanout net report:  
[04/09 22:09:51    153s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[04/09 22:09:51    153s] #     - current density: 0.27
[04/09 22:09:51    153s] #
[04/09 22:09:51    153s] #  List of high fanout nets:
[04/09 22:09:51    153s] #
[04/09 22:09:51    153s] ###############################################################################
[04/09 22:09:51    153s] Bottom Preferred Layer:
[04/09 22:09:51    153s]     None
[04/09 22:09:51    153s] Via Pillar Rule:
[04/09 22:09:51    153s]     None
[04/09 22:09:51    153s] 
[04/09 22:09:51    153s] 
[04/09 22:09:51    153s] =======================================================================
[04/09 22:09:51    153s]                 Reasons for remaining drv violations
[04/09 22:09:51    153s] =======================================================================
[04/09 22:09:51    153s] *info: Total 8 net(s) have violations which can't be fixed by DRV optimization.
[04/09 22:09:51    153s] 
[04/09 22:09:51    153s] MultiBuffering failure reasons
[04/09 22:09:51    153s] ------------------------------------------------
[04/09 22:09:51    153s] *info:     8 net(s): Could not be fixed because it is multi driver net.
[04/09 22:09:51    153s] 
[04/09 22:09:51    153s] 
[04/09 22:09:51    153s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2101.8M) ***
[04/09 22:09:51    153s] 
[04/09 22:09:51    153s] Total-nets :: 340, Stn-nets :: 17, ratio :: 5 %, Total-len 34648.1, Stn-len 809.306
[04/09 22:09:51    153s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2082.7M, EPOCH TIME: 1712725791.929926
[04/09 22:09:51    153s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2818).
[04/09 22:09:51    153s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:09:51    153s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:09:51    153s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:09:51    153s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.017, MEM:2044.7M, EPOCH TIME: 1712725791.946783
[04/09 22:09:51    153s] TotalInstCnt at PhyDesignMc Destruction: 286
[04/09 22:09:51    153s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.20364.10
[04/09 22:09:51    153s] *** DrvOpt #5 [finish] (place_opt_design #1) : cpu/real = 0:00:00.7/0:00:00.8 (0.9), totSession cpu/real = 0:02:33.1/0:03:29.7 (0.7), mem = 2044.7M
[04/09 22:09:51    153s] 
[04/09 22:09:51    153s] =============================================================================================
[04/09 22:09:51    153s]  Step TAT Report : DrvOpt #5 / place_opt_design #1                              21.14-s109_1
[04/09 22:09:51    153s] =============================================================================================
[04/09 22:09:51    153s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/09 22:09:51    153s] ---------------------------------------------------------------------------------------------
[04/09 22:09:51    153s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 22:09:51    153s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 22:09:51    153s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (  26.5 % )     0:00:00.2 /  0:00:00.2    1.0
[04/09 22:09:51    153s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    0.9
[04/09 22:09:51    153s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (  18.7 % )     0:00:00.1 /  0:00:00.1    1.0
[04/09 22:09:51    153s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 22:09:51    153s] [ OptimizationStep       ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.7
[04/09 22:09:51    153s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 22:09:51    153s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 22:09:51    153s] [ OptEval                ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 22:09:51    153s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 22:09:51    153s] [ DrvFindVioNets         ]      2   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 22:09:51    153s] [ DrvComputeSummary      ]      2   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 22:09:51    153s] [ MISC                   ]          0:00:00.4  (  50.8 % )     0:00:00.4 /  0:00:00.4    0.9
[04/09 22:09:51    153s] ---------------------------------------------------------------------------------------------
[04/09 22:09:51    153s]  DrvOpt #5 TOTAL                    0:00:00.8  ( 100.0 % )     0:00:00.8 /  0:00:00.7    0.9
[04/09 22:09:51    153s] ---------------------------------------------------------------------------------------------
[04/09 22:09:51    153s] 
[04/09 22:09:51    153s] End: GigaOpt postEco DRV Optimization
[04/09 22:09:51    153s] **INFO: Flow update: Design timing is met.
[04/09 22:09:51    153s] Running refinePlace -preserveRouting true -hardFence false
[04/09 22:09:51    153s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2044.7M, EPOCH TIME: 1712725791.955827
[04/09 22:09:51    153s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2044.7M, EPOCH TIME: 1712725791.956021
[04/09 22:09:51    153s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2044.7M, EPOCH TIME: 1712725791.956311
[04/09 22:09:51    153s] Processing tracks to init pin-track alignment.
[04/09 22:09:51    153s] z: 2, totalTracks: 1
[04/09 22:09:51    153s] z: 4, totalTracks: 1
[04/09 22:09:51    153s] z: 6, totalTracks: 1
[04/09 22:09:51    153s] z: 8, totalTracks: 1
[04/09 22:09:51    153s] #spOpts: N=32 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[04/09 22:09:51    153s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2044.7M, EPOCH TIME: 1712725791.973031
[04/09 22:09:51    153s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:09:51    153s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:09:52    153s] 
[04/09 22:09:52    153s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 22:09:52    153s] OPERPROF:         Starting CMU at level 5, MEM:2044.7M, EPOCH TIME: 1712725792.052425
[04/09 22:09:52    153s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.002, MEM:2044.7M, EPOCH TIME: 1712725792.054127
[04/09 22:09:52    153s] 
[04/09 22:09:52    153s] Bad Lib Cell Checking (CMU) is done! (0)
[04/09 22:09:52    153s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.100, REAL:0.088, MEM:2044.7M, EPOCH TIME: 1712725792.061053
[04/09 22:09:52    153s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2044.7M, EPOCH TIME: 1712725792.061303
[04/09 22:09:52    153s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2044.7M, EPOCH TIME: 1712725792.061472
[04/09 22:09:52    153s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=2044.7MB).
[04/09 22:09:52    153s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.120, REAL:0.106, MEM:2044.7M, EPOCH TIME: 1712725792.061888
[04/09 22:09:52    153s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.120, REAL:0.106, MEM:2044.7M, EPOCH TIME: 1712725792.062032
[04/09 22:09:52    153s] TDRefine: refinePlace mode is spiral
[04/09 22:09:52    153s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.20364.5
[04/09 22:09:52    153s] OPERPROF:   Starting RefinePlace at level 2, MEM:2044.7M, EPOCH TIME: 1712725792.062231
[04/09 22:09:52    153s] *** Starting refinePlace (0:02:33 mem=2044.7M) ***
[04/09 22:09:52    153s] Total net bbox length = 3.158e+04 (1.255e+04 1.902e+04) (ext = 5.119e+03)
[04/09 22:09:52    153s] 
[04/09 22:09:52    153s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 22:09:52    153s] OPERPROF:     Starting CellHaloInit at level 3, MEM:2044.7M, EPOCH TIME: 1712725792.073121
[04/09 22:09:52    153s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.000, REAL:0.001, MEM:2044.7M, EPOCH TIME: 1712725792.074415
[04/09 22:09:52    153s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[04/09 22:09:52    153s] Type 'man IMPSP-5140' for more detail.
[04/09 22:09:52    153s] **WARN: (IMPSP-315):	Found 75 instances insts with no PG Term connections.
[04/09 22:09:52    153s] Type 'man IMPSP-315' for more detail.
[04/09 22:09:52    153s] (I)      Default pattern map key = fifo1_sram_default.
[04/09 22:09:52    153s] (I)      Default pattern map key = fifo1_sram_default.
[04/09 22:09:52    153s] 
[04/09 22:09:52    153s] Starting Small incrNP...
[04/09 22:09:52    153s] User Input Parameters:
[04/09 22:09:52    153s] - Congestion Driven    : Off
[04/09 22:09:52    153s] - Timing Driven        : Off
[04/09 22:09:52    153s] - Area-Violation Based : Off
[04/09 22:09:52    153s] - Start Rollback Level : -5
[04/09 22:09:52    153s] - Legalized            : On
[04/09 22:09:52    153s] - Window Based         : Off
[04/09 22:09:52    153s] - eDen incr mode       : Off
[04/09 22:09:52    153s] - Small incr mode      : On
[04/09 22:09:52    153s] 
[04/09 22:09:52    153s] OPERPROF:     Starting spReportDensityMap (exclude fixed instaces) at level 3, MEM:2044.7M, EPOCH TIME: 1712725792.079089
[04/09 22:09:52    153s] OPERPROF:       Starting Cal-LLG-Density-Map at level 4, MEM:2044.7M, EPOCH TIME: 1712725792.091235
[04/09 22:09:52    153s] OPERPROF:       Finished Cal-LLG-Density-Map at level 4, CPU:0.020, REAL:0.022, MEM:2044.7M, EPOCH TIME: 1712725792.112894
[04/09 22:09:52    153s] default core: bins with density > 0.750 =  0.00 % ( 0 / 2916 )
[04/09 22:09:52    153s] Density distribution unevenness ratio = 93.883%
[04/09 22:09:52    153s] OPERPROF:     Finished spReportDensityMap (exclude fixed instaces) at level 3, CPU:0.030, REAL:0.034, MEM:2044.7M, EPOCH TIME: 1712725792.113442
[04/09 22:09:52    153s] cost 0.590909, thresh 1.000000
[04/09 22:09:52    153s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2044.7M)
[04/09 22:09:52    153s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[04/09 22:09:52    153s] OPERPROF:     Starting CellHaloInit at level 3, MEM:2044.7M, EPOCH TIME: 1712725792.117681
[04/09 22:09:52    153s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.010, REAL:0.002, MEM:2044.7M, EPOCH TIME: 1712725792.120044
[04/09 22:09:52    153s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2044.7M, EPOCH TIME: 1712725792.120392
[04/09 22:09:52    153s] Starting refinePlace ...
[04/09 22:09:52    153s] (I)      Default pattern map key = fifo1_sram_default.
[04/09 22:09:52    153s] One DDP V2 for no tweak run.
[04/09 22:09:52    153s] (I)      Default pattern map key = fifo1_sram_default.
[04/09 22:09:52    153s]   Spread Effort: high, pre-route mode, useDDP on.
[04/09 22:09:52    153s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=2044.7MB) @(0:02:33 - 0:02:33).
[04/09 22:09:52    153s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/09 22:09:52    153s] wireLenOptFixPriorityInst 96 inst fixed
[04/09 22:09:52    153s] 
[04/09 22:09:52    153s] Running Spiral with 1 thread in Normal Mode  fetchWidth=289 
[04/09 22:09:52    153s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[04/09 22:09:52    153s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[04/09 22:09:52    153s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[04/09 22:09:52    153s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2044.7MB) @(0:02:33 - 0:02:33).
[04/09 22:09:52    153s] Since WEEQ reclaim is enabled, PA align is changed to limited mode.
[04/09 22:09:52    153s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/09 22:09:52    153s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2044.7MB
[04/09 22:09:52    153s] Statistics of distance of Instance movement in refine placement:
[04/09 22:09:52    153s]   maximum (X+Y) =         0.00 um
[04/09 22:09:52    153s]   mean    (X+Y) =         0.00 um
[04/09 22:09:52    153s] Summary Report:
[04/09 22:09:52    153s] Instances move: 0 (out of 286 movable)
[04/09 22:09:52    153s] Instances flipped: 0
[04/09 22:09:52    153s] Mean displacement: 0.00 um
[04/09 22:09:52    153s] Max displacement: 0.00 um 
[04/09 22:09:52    153s] Total instances moved : 0
[04/09 22:09:52    153s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.080, REAL:0.076, MEM:2044.7M, EPOCH TIME: 1712725792.196635
[04/09 22:09:52    153s] Total net bbox length = 3.158e+04 (1.255e+04 1.902e+04) (ext = 5.119e+03)
[04/09 22:09:52    153s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2044.7MB
[04/09 22:09:52    153s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=2044.7MB) @(0:02:33 - 0:02:33).
[04/09 22:09:52    153s] *** Finished refinePlace (0:02:33 mem=2044.7M) ***
[04/09 22:09:52    153s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.20364.5
[04/09 22:09:52    153s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.130, REAL:0.136, MEM:2044.7M, EPOCH TIME: 1712725792.197781
[04/09 22:09:52    153s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2044.7M, EPOCH TIME: 1712725792.197962
[04/09 22:09:52    153s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2459).
[04/09 22:09:52    153s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:09:52    153s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:09:52    153s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:09:52    153s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.020, REAL:0.019, MEM:2044.7M, EPOCH TIME: 1712725792.216484
[04/09 22:09:52    153s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.270, REAL:0.261, MEM:2044.7M, EPOCH TIME: 1712725792.216814
[04/09 22:09:52    153s] **INFO: Flow update: Design timing is met.
[04/09 22:09:52    153s] **INFO: Flow update: Design timing is met.
[04/09 22:09:52    153s] **INFO: Flow update: Design timing is met.
[04/09 22:09:52    153s] Register exp ratio and priority group on 0 nets on 538 nets : 
[04/09 22:09:52    153s] 
[04/09 22:09:52    153s] Active setup views:
[04/09 22:09:52    153s]  func_max_scenario
[04/09 22:09:52    153s]   Dominating endpoints: 0
[04/09 22:09:52    153s]   Dominating TNS: -0.000
[04/09 22:09:52    153s] 
[04/09 22:09:52    153s] Extraction called for design 'fifo1_sram' of instances=319 and nets=552 using extraction engine 'preRoute' .
[04/09 22:09:52    153s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[04/09 22:09:52    153s] Type 'man IMPEXT-3530' for more detail.
[04/09 22:09:52    153s] PreRoute RC Extraction called for design fifo1_sram.
[04/09 22:09:52    153s] RC Extraction called in multi-corner(2) mode.
[04/09 22:09:52    153s] RCMode: PreRoute
[04/09 22:09:52    153s]       RC Corner Indexes            0       1   
[04/09 22:09:52    153s] Capacitance Scaling Factor   : 1.00000 1.00000 
[04/09 22:09:52    153s] Resistance Scaling Factor    : 1.00000 1.00000 
[04/09 22:09:52    153s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[04/09 22:09:52    153s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[04/09 22:09:52    153s] Shrink Factor                : 1.00000
[04/09 22:09:52    153s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/09 22:09:52    153s] Using capacitance table file ...
[04/09 22:09:52    153s] RC Grid backup saved.
[04/09 22:09:52    153s] 
[04/09 22:09:52    153s] Trim Metal Layers:
[04/09 22:09:52    153s] LayerId::1 widthSet size::4
[04/09 22:09:52    153s] LayerId::2 widthSet size::4
[04/09 22:09:52    153s] LayerId::3 widthSet size::4
[04/09 22:09:52    153s] LayerId::4 widthSet size::4
[04/09 22:09:52    153s] LayerId::5 widthSet size::4
[04/09 22:09:52    153s] LayerId::6 widthSet size::4
[04/09 22:09:52    153s] LayerId::7 widthSet size::4
[04/09 22:09:52    153s] LayerId::8 widthSet size::4
[04/09 22:09:52    153s] LayerId::9 widthSet size::4
[04/09 22:09:52    153s] LayerId::10 widthSet size::2
[04/09 22:09:52    153s] Skipped RC grid update for preRoute extraction.
[04/09 22:09:52    153s] eee: pegSigSF::1.070000
[04/09 22:09:52    153s] Initializing multi-corner capacitance tables ... 
[04/09 22:09:52    153s] Initializing multi-corner resistance tables ...
[04/09 22:09:52    153s] eee: l::1 avDens::0.093729 usedTrk::10561.578657 availTrk::112682.147875 sigTrk::10561.578657
[04/09 22:09:52    153s] eee: l::2 avDens::0.016857 usedTrk::290.414833 availTrk::17227.789294 sigTrk::290.414833
[04/09 22:09:52    153s] eee: l::3 avDens::0.049301 usedTrk::465.689952 availTrk::9445.806527 sigTrk::465.689952
[04/09 22:09:52    153s] eee: l::4 avDens::0.034055 usedTrk::1968.936543 availTrk::57815.575721 sigTrk::1968.936543
[04/09 22:09:52    153s] eee: l::5 avDens::0.073290 usedTrk::2118.234868 availTrk::28902.041716 sigTrk::2118.234868
[04/09 22:09:52    153s] eee: l::6 avDens::0.074238 usedTrk::2729.528408 availTrk::36767.500000 sigTrk::2729.528408
[04/09 22:09:52    153s] eee: l::7 avDens::0.097334 usedTrk::1718.427870 availTrk::17655.000000 sigTrk::1718.427870
[04/09 22:09:52    153s] eee: l::8 avDens::0.066900 usedTrk::751.540132 availTrk::11233.750000 sigTrk::751.540132
[04/09 22:09:52    153s] eee: l::9 avDens::0.050646 usedTrk::16.016746 availTrk::316.250000 sigTrk::16.016746
[04/09 22:09:52    153s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/09 22:09:52    153s] {RT cmax 0 10 10 {9 0} 1}
[04/09 22:09:52    153s] eee: LAM: n=32 LLS=2-3 HLS=3-5 rDens=0.296413 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.933200 pMod=77 wcR=0.472500 newSi=0.001600 wHLS=1.181250 siPrev=0 viaL=0.000000
[04/09 22:09:52    153s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 2019.312M)
[04/09 22:09:52    153s] Skewing Data Summary (End_of_FINAL)
[04/09 22:09:52    153s] --------------------------------------------------
[04/09 22:09:52    153s]  Total skewed count:0
[04/09 22:09:52    153s] --------------------------------------------------
[04/09 22:09:52    153s] Starting delay calculation for Setup views
[04/09 22:09:52    154s] AAE_INFO: opIsDesignInPostRouteState() is 0
[04/09 22:09:52    154s] #################################################################################
[04/09 22:09:52    154s] # Design Stage: PreRoute
[04/09 22:09:52    154s] # Design Name: fifo1_sram
[04/09 22:09:52    154s] # Design Mode: 90nm
[04/09 22:09:52    154s] # Analysis Mode: MMMC Non-OCV 
[04/09 22:09:52    154s] # Parasitics Mode: No SPEF/RCDB 
[04/09 22:09:52    154s] # Signoff Settings: SI Off 
[04/09 22:09:52    154s] #################################################################################
[04/09 22:09:52    154s] Calculate delays in BcWc mode...
[04/09 22:09:52    154s] Topological Sorting (REAL = 0:00:00.0, MEM = 2030.9M, InitMEM = 2030.9M)
[04/09 22:09:52    154s] Start delay calculation (fullDC) (1 T). (MEM=2030.88)
[04/09 22:09:52    154s] End AAE Lib Interpolated Model. (MEM=2042.39 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/09 22:09:53    154s] Total number of fetched objects 538
[04/09 22:09:53    154s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/09 22:09:53    154s] End delay calculation. (MEM=2058.08 CPU=0:00:00.3 REAL=0:00:00.0)
[04/09 22:09:53    154s] End delay calculation (fullDC). (MEM=2058.08 CPU=0:00:00.3 REAL=0:00:01.0)
[04/09 22:09:53    154s] *** CDM Built up (cpu=0:00:00.4  real=0:00:01.0  mem= 2058.1M) ***
[04/09 22:09:53    154s] *** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:01.0 totSessionCpu=0:02:34 mem=2058.1M)
[04/09 22:09:53    154s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2058.08 MB )
[04/09 22:09:53    154s] (I)      ======================= Layers ========================
[04/09 22:09:53    154s] (I)      +-----+-----+--------------+---------+--------+-------+
[04/09 22:09:53    154s] (I)      | DB# |  ID |         Name |    Type | #Masks | Extra |
[04/09 22:09:53    154s] (I)      +-----+-----+--------------+---------+--------+-------+
[04/09 22:09:53    154s] (I)      |  33 |   0 |           CO |     cut |      1 |       |
[04/09 22:09:53    154s] (I)      |   1 |   1 |           M1 |    wire |      1 |       |
[04/09 22:09:53    154s] (I)      |  34 |   1 |         VIA1 |     cut |      1 |       |
[04/09 22:09:53    154s] (I)      |   2 |   2 |           M2 |    wire |      1 |       |
[04/09 22:09:53    154s] (I)      |  35 |   2 |         VIA2 |     cut |      1 |       |
[04/09 22:09:53    154s] (I)      |   3 |   3 |           M3 |    wire |      1 |       |
[04/09 22:09:53    154s] (I)      |  36 |   3 |         VIA3 |     cut |      1 |       |
[04/09 22:09:53    154s] (I)      |   4 |   4 |           M4 |    wire |      1 |       |
[04/09 22:09:53    154s] (I)      |  37 |   4 |         VIA4 |     cut |      1 |       |
[04/09 22:09:53    154s] (I)      |   5 |   5 |           M5 |    wire |      1 |       |
[04/09 22:09:53    154s] (I)      |  38 |   5 |         VIA5 |     cut |      1 |       |
[04/09 22:09:53    154s] (I)      |   6 |   6 |           M6 |    wire |      1 |       |
[04/09 22:09:53    154s] (I)      |  39 |   6 |         VIA6 |     cut |      1 |       |
[04/09 22:09:53    154s] (I)      |   7 |   7 |           M7 |    wire |      1 |       |
[04/09 22:09:53    154s] (I)      |  40 |   7 |         VIA7 |     cut |      1 |       |
[04/09 22:09:53    154s] (I)      |   8 |   8 |           M8 |    wire |      1 |       |
[04/09 22:09:53    154s] (I)      |  41 |   8 |         VIA8 |     cut |      1 |       |
[04/09 22:09:53    154s] (I)      |   9 |   9 |           M9 |    wire |      1 |       |
[04/09 22:09:53    154s] (I)      |  42 |   9 |       VIARDL |     cut |      1 |       |
[04/09 22:09:53    154s] (I)      |  10 |  10 |         MRDL |    wire |      1 |       |
[04/09 22:09:53    154s] (I)      +-----+-----+--------------+---------+--------+-------+
[04/09 22:09:53    154s] (I)      |  64 |  64 |        NWELL |   other |        |    MS |
[04/09 22:09:53    154s] (I)      |  65 |  65 |          DNW |   other |        |    MS |
[04/09 22:09:53    154s] (I)      |  66 |  66 |         DIFF |   other |        |    MS |
[04/09 22:09:53    154s] (I)      |  67 |  67 |         PIMP |   other |        |    MS |
[04/09 22:09:53    154s] (I)      |  68 |  68 |         NIMP |   other |        |    MS |
[04/09 22:09:53    154s] (I)      |  69 |  69 |      DIFF_18 |   other |        |    MS |
[04/09 22:09:53    154s] (I)      |  70 |  70 |          PAD |   other |        |    MS |
[04/09 22:09:53    154s] (I)      |  71 |  71 |       ESD_25 |   other |        |    MS |
[04/09 22:09:53    154s] (I)      |  72 |  72 |         SBLK |   other |        |    MS |
[04/09 22:09:53    154s] (I)      |  73 |  73 |       HVTIMP |   other |        |    MS |
[04/09 22:09:53    154s] (I)      |  74 |  74 |       LVTIMP |   other |        |    MS |
[04/09 22:09:53    154s] (I)      |  75 |  75 |        M1PIN |   other |        |    MS |
[04/09 22:09:53    154s] (I)      |  76 |  76 |        M2PIN |   other |        |    MS |
[04/09 22:09:53    154s] (I)      |  77 |  77 |        M3PIN |   other |        |    MS |
[04/09 22:09:53    154s] (I)      |  78 |  78 |        M4PIN |   other |        |    MS |
[04/09 22:09:53    154s] (I)      |  79 |  79 |        M5PIN |   other |        |    MS |
[04/09 22:09:53    154s] (I)      |  80 |  80 |        M6PIN |   other |        |    MS |
[04/09 22:09:53    154s] (I)      |  81 |  81 |        M7PIN |   other |        |    MS |
[04/09 22:09:53    154s] (I)      |  82 |  82 |        M8PIN |   other |        |    MS |
[04/09 22:09:53    154s] (I)      |  83 |  83 |        M9PIN |   other |        |    MS |
[04/09 22:09:53    154s] (I)      |  84 |  84 |     MRDL9PIN |   other |        |    MS |
[04/09 22:09:53    154s] (I)      |  85 |  85 |       HOTNWL |   other |        |    MS |
[04/09 22:09:53    154s] (I)      |  86 |  86 |         DIOD |   other |        |    MS |
[04/09 22:09:53    154s] (I)      |  87 |  87 |       BJTDMY |   other |        |    MS |
[04/09 22:09:53    154s] (I)      |  88 |  88 |          RNW |   other |        |    MS |
[04/09 22:09:53    154s] (I)      |  89 |  89 |        RMARK |   other |        |    MS |
[04/09 22:09:53    154s] (I)      |  90 |  90 |   prBoundary |   other |        |    MS |
[04/09 22:09:53    154s] (I)      |  91 |  91 |         LOGO |   other |        |    MS |
[04/09 22:09:53    154s] (I)      |  92 |  92 |           IP |   other |        |    MS |
[04/09 22:09:53    154s] (I)      |  93 |  93 |          RM1 |   other |        |    MS |
[04/09 22:09:53    154s] (I)      |  94 |  94 |          RM2 |   other |        |    MS |
[04/09 22:09:53    154s] (I)      |  95 |  95 |          RM3 |   other |        |    MS |
[04/09 22:09:53    154s] (I)      |  96 |  96 |          RM4 |   other |        |    MS |
[04/09 22:09:53    154s] (I)      |  97 |  97 |          RM5 |   other |        |    MS |
[04/09 22:09:53    154s] (I)      |  98 |  98 |          RM6 |   other |        |    MS |
[04/09 22:09:53    154s] (I)      |  99 |  99 |          RM7 |   other |        |    MS |
[04/09 22:09:53    154s] (I)      | 100 | 100 |          RM8 |   other |        |    MS |
[04/09 22:09:53    154s] (I)      | 101 | 101 |          RM9 |   other |        |    MS |
[04/09 22:09:53    154s] (I)      | 102 | 102 |      DM1EXCL |   other |        |    MS |
[04/09 22:09:53    154s] (I)      | 103 | 103 |      DM2EXCL |   other |        |    MS |
[04/09 22:09:53    154s] (I)      | 104 | 104 |      DM3EXCL |   other |        |    MS |
[04/09 22:09:53    154s] (I)      | 105 | 105 |      DM4EXCL |   other |        |    MS |
[04/09 22:09:53    154s] (I)      | 106 | 106 |      DM5EXCL |   other |        |    MS |
[04/09 22:09:53    154s] (I)      | 107 | 107 |      DM6EXCL |   other |        |    MS |
[04/09 22:09:53    154s] (I)      | 108 | 108 |      DM7EXCL |   other |        |    MS |
[04/09 22:09:53    154s] (I)      | 109 | 109 |      DM8EXCL |   other |        |    MS |
[04/09 22:09:53    154s] (I)      | 110 | 110 |      DM9EXCL |   other |        |    MS |
[04/09 22:09:53    154s] (I)      | 111 | 111 |      DIFF_25 |   other |        |    MS |
[04/09 22:09:53    154s] (I)      | 112 | 112 |      DIFF_FM |   other |        |    MS |
[04/09 22:09:53    154s] (I)      | 113 | 113 |        PO_FM |   other |        |    MS |
[04/09 22:09:53    154s] (I)      |   0 |   0 |           PO |   other |        |    MS |
[04/09 22:09:53    154s] (I)      | 114 | 114 | OverlapCheck | overlap |        |       |
[04/09 22:09:53    154s] (I)      +-----+-----+--------------+---------+--------+-------+
[04/09 22:09:53    154s] (I)      Started Import and model ( Curr Mem: 2058.08 MB )
[04/09 22:09:53    154s] (I)      Default pattern map key = fifo1_sram_default.
[04/09 22:09:53    154s] (I)      == Non-default Options ==
[04/09 22:09:53    154s] (I)      Build term to term wires                           : false
[04/09 22:09:53    154s] (I)      Maximum routing layer                              : 10
[04/09 22:09:53    154s] (I)      Number of threads                                  : 1
[04/09 22:09:53    154s] (I)      Method to set GCell size                           : row
[04/09 22:09:53    154s] (I)      Counted 44093 PG shapes. We will not process PG shapes layer by layer.
[04/09 22:09:53    154s] (I)      Use row-based GCell size
[04/09 22:09:53    154s] (I)      Use row-based GCell align
[04/09 22:09:53    154s] (I)      layer 0 area = 10000
[04/09 22:09:53    154s] (I)      layer 1 area = 16000
[04/09 22:09:53    154s] (I)      layer 2 area = 16000
[04/09 22:09:53    154s] (I)      layer 3 area = 16000
[04/09 22:09:53    154s] (I)      layer 4 area = 16000
[04/09 22:09:53    154s] (I)      layer 5 area = 16000
[04/09 22:09:53    154s] (I)      layer 6 area = 16000
[04/09 22:09:53    154s] (I)      layer 7 area = 16000
[04/09 22:09:53    154s] (I)      layer 8 area = 55000
[04/09 22:09:53    154s] (I)      layer 9 area = 4000000
[04/09 22:09:53    154s] (I)      GCell unit size   : 1672
[04/09 22:09:53    154s] (I)      GCell multiplier  : 1
[04/09 22:09:53    154s] (I)      GCell row height  : 1672
[04/09 22:09:53    154s] (I)      Actual row height : 1672
[04/09 22:09:53    154s] (I)      GCell align ref   : 310032 310032
[04/09 22:09:53    154s] [NR-eGR] Track table information for default rule: 
[04/09 22:09:53    154s] [NR-eGR] M1 has single uniform track structure
[04/09 22:09:53    154s] [NR-eGR] M2 has single uniform track structure
[04/09 22:09:53    154s] [NR-eGR] M3 has single uniform track structure
[04/09 22:09:53    154s] [NR-eGR] M4 has single uniform track structure
[04/09 22:09:53    154s] [NR-eGR] M5 has single uniform track structure
[04/09 22:09:53    154s] [NR-eGR] M6 has single uniform track structure
[04/09 22:09:53    154s] [NR-eGR] M7 has single uniform track structure
[04/09 22:09:53    154s] [NR-eGR] M8 has single uniform track structure
[04/09 22:09:53    154s] [NR-eGR] M9 has single uniform track structure
[04/09 22:09:53    154s] [NR-eGR] MRDL has single uniform track structure
[04/09 22:09:53    154s] (I)      ============== Default via ===============
[04/09 22:09:53    154s] (I)      +---+------------------+-----------------+
[04/09 22:09:53    154s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[04/09 22:09:53    154s] (I)      +---+------------------+-----------------+
[04/09 22:09:53    154s] (I)      | 1 |    1  VIA12SQ_C  |    4  VIA12SQ   |
[04/09 22:09:53    154s] (I)      | 2 |    7  VIA23SQ_C  |   10  VIA23SQ   |
[04/09 22:09:53    154s] (I)      | 3 |   13  VIA34SQ_C  |   17  VIA34BAR  |
[04/09 22:09:53    154s] (I)      | 4 |   19  VIA45SQ_C  |   23  VIA45BAR  |
[04/09 22:09:53    154s] (I)      | 5 |   25  VIA56SQ_C  |   29  VIA56BAR  |
[04/09 22:09:53    154s] (I)      | 6 |   31  VIA67SQ_C  |   35  VIA67BAR  |
[04/09 22:09:53    154s] (I)      | 7 |   37  VIA78SQ_C  |   41  VIA78BAR  |
[04/09 22:09:53    154s] (I)      | 8 |   43  VIA89_C    |   44  VIA89     |
[04/09 22:09:53    154s] (I)      | 9 |   45  VIA9RDL    |   45  VIA9RDL   |
[04/09 22:09:53    154s] (I)      +---+------------------+-----------------+
[04/09 22:09:53    154s] [NR-eGR] Read 73417 PG shapes
[04/09 22:09:53    154s] [NR-eGR] Read 0 clock shapes
[04/09 22:09:53    154s] [NR-eGR] Read 0 other shapes
[04/09 22:09:53    154s] [NR-eGR] #Routing Blockages  : 0
[04/09 22:09:53    154s] [NR-eGR] #Instance Blockages : 8891
[04/09 22:09:53    154s] [NR-eGR] #PG Blockages       : 73417
[04/09 22:09:53    154s] [NR-eGR] #Halo Blockages     : 0
[04/09 22:09:53    154s] [NR-eGR] #Boundary Blockages : 0
[04/09 22:09:53    154s] [NR-eGR] #Clock Blockages    : 0
[04/09 22:09:53    154s] [NR-eGR] #Other Blockages    : 0
[04/09 22:09:53    154s] (I)      Design has 0 blackboxes considered as all layer blockages.
[04/09 22:09:53    154s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/09 22:09:53    154s] [NR-eGR] Read 340 nets ( ignored 0 )
[04/09 22:09:53    154s] (I)      early_global_route_priority property id does not exist.
[04/09 22:09:53    154s] (I)      Read Num Blocks=82308  Num Prerouted Wires=0  Num CS=0
[04/09 22:09:53    154s] (I)      Layer 1 (V) : #blockages 20795 : #preroutes 0
[04/09 22:09:53    154s] (I)      Layer 2 (H) : #blockages 21026 : #preroutes 0
[04/09 22:09:53    154s] (I)      Layer 3 (V) : #blockages 15375 : #preroutes 0
[04/09 22:09:53    154s] (I)      Layer 4 (H) : #blockages 11318 : #preroutes 0
[04/09 22:09:53    154s] (I)      Layer 5 (V) : #blockages 7870 : #preroutes 0
[04/09 22:09:53    154s] (I)      Layer 6 (H) : #blockages 4889 : #preroutes 0
[04/09 22:09:53    154s] (I)      Layer 7 (V) : #blockages 968 : #preroutes 0
[04/09 22:09:53    154s] (I)      Layer 8 (H) : #blockages 42 : #preroutes 0
[04/09 22:09:53    154s] (I)      Layer 9 (V) : #blockages 25 : #preroutes 0
[04/09 22:09:53    154s] (I)      Number of ignored nets                =      0
[04/09 22:09:53    154s] (I)      Number of connected nets              =      0
[04/09 22:09:53    154s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[04/09 22:09:53    154s] (I)      Number of clock nets                  =      6.  Ignored: No
[04/09 22:09:53    154s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[04/09 22:09:53    154s] (I)      Number of special nets                =      0.  Ignored: Yes
[04/09 22:09:53    154s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[04/09 22:09:53    154s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[04/09 22:09:53    154s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[04/09 22:09:53    154s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[04/09 22:09:53    154s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/09 22:09:53    154s] [NR-eGR] There are 3 clock nets ( 0 with NDR ).
[04/09 22:09:53    154s] (I)      Ndr track 0 does not exist
[04/09 22:09:53    154s] (I)      ---------------------Grid Graph Info--------------------
[04/09 22:09:53    154s] (I)      Routing area        : (0, 0) - (1200096, 1200096)
[04/09 22:09:53    154s] (I)      Core area           : (310032, 310032) - (890064, 890064)
[04/09 22:09:53    154s] (I)      Site width          :   152  (dbu)
[04/09 22:09:53    154s] (I)      Row height          :  1672  (dbu)
[04/09 22:09:53    154s] (I)      GCell row height    :  1672  (dbu)
[04/09 22:09:53    154s] (I)      GCell width         :  1672  (dbu)
[04/09 22:09:53    154s] (I)      GCell height        :  1672  (dbu)
[04/09 22:09:53    154s] (I)      Grid                :   718   718    10
[04/09 22:09:53    154s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[04/09 22:09:53    154s] (I)      Vertical capacity   :     0  1672     0  1672     0  1672     0  1672     0  1672
[04/09 22:09:53    154s] (I)      Horizontal capacity :     0     0  1672     0  1672     0  1672     0  1672     0
[04/09 22:09:53    154s] (I)      Default wire width  :    50    56    56    56    56    56    56    56   160  2000
[04/09 22:09:53    154s] (I)      Default wire space  :    50    56    56    56    56    56    56    56    56  2000
[04/09 22:09:53    154s] (I)      Default wire pitch  :   100   112   112   112   112   112   112   112   216  4000
[04/09 22:09:53    154s] (I)      Default pitch size  :   100   152   304   304   608   608  1216  1216  2432  4864
[04/09 22:09:53    154s] (I)      First track coord   :   104   104   408   408   712   712  1320  1320  2536  4968
[04/09 22:09:53    154s] (I)      Num tracks per GCell: 16.72 11.00  5.50  5.50  2.75  2.75  1.38  1.38  0.69  0.34
[04/09 22:09:53    154s] (I)      Total num of tracks :  7895  7895  3947  3947  1973  1973   986   986   493   246
[04/09 22:09:53    154s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[04/09 22:09:53    154s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[04/09 22:09:53    154s] (I)      --------------------------------------------------------
[04/09 22:09:53    154s] 
[04/09 22:09:53    154s] [NR-eGR] ============ Routing rule table ============
[04/09 22:09:53    154s] [NR-eGR] Rule id: 0  Nets: 325
[04/09 22:09:53    154s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[04/09 22:09:53    154s] (I)                    Layer    2    3    4    5    6     7     8     9    10 
[04/09 22:09:53    154s] (I)                    Pitch  152  304  304  608  608  1216  1216  2432  4864 
[04/09 22:09:53    154s] (I)             #Used tracks    1    1    1    1    1     1     1     1     1 
[04/09 22:09:53    154s] (I)       #Fully used tracks    1    1    1    1    1     1     1     1     1 
[04/09 22:09:53    154s] [NR-eGR] ========================================
[04/09 22:09:53    154s] [NR-eGR] 
[04/09 22:09:53    154s] (I)      =============== Blocked Tracks ===============
[04/09 22:09:53    154s] (I)      +-------+---------+----------+---------------+
[04/09 22:09:53    154s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[04/09 22:09:53    154s] (I)      +-------+---------+----------+---------------+
[04/09 22:09:53    154s] (I)      |     1 |       0 |        0 |         0.00% |
[04/09 22:09:53    154s] (I)      |     2 | 5668610 |  1596010 |        28.16% |
[04/09 22:09:53    154s] (I)      |     3 | 2833946 |   755371 |        26.65% |
[04/09 22:09:53    154s] (I)      |     4 | 2833946 |   210155 |         7.42% |
[04/09 22:09:53    154s] (I)      |     5 | 1416614 |    93115 |         6.57% |
[04/09 22:09:53    154s] (I)      |     6 | 1416614 |    23286 |         1.64% |
[04/09 22:09:53    154s] (I)      |     7 |  707948 |    27421 |         3.87% |
[04/09 22:09:53    154s] (I)      |     8 |  707948 |    26642 |         3.76% |
[04/09 22:09:53    154s] (I)      |     9 |  353974 |      240 |         0.07% |
[04/09 22:09:53    154s] (I)      |    10 |  176628 |     8790 |         4.98% |
[04/09 22:09:53    154s] (I)      +-------+---------+----------+---------------+
[04/09 22:09:53    154s] (I)      Finished Import and model ( CPU: 0.47 sec, Real: 0.48 sec, Curr Mem: 2086.61 MB )
[04/09 22:09:53    154s] (I)      Reset routing kernel
[04/09 22:09:53    154s] (I)      Started Global Routing ( Curr Mem: 2086.61 MB )
[04/09 22:09:53    154s] (I)      totalPins=1206  totalGlobalPin=1199 (99.42%)
[04/09 22:09:54    155s] (I)      total 2D Cap : 13498256 = (4450757 H, 9047499 V)
[04/09 22:09:54    155s] [NR-eGR] Layer group 1: route 325 net(s) in layer range [2, 10]
[04/09 22:09:54    155s] (I)      
[04/09 22:09:54    155s] (I)      ============  Phase 1a Route ============
[04/09 22:09:54    155s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[04/09 22:09:54    155s] (I)      Usage: 20351 = (8599 H, 11752 V) = (0.19% H, 0.13% V) = (1.438e+04um H, 1.965e+04um V)
[04/09 22:09:54    155s] (I)      
[04/09 22:09:54    155s] (I)      ============  Phase 1b Route ============
[04/09 22:09:54    155s] (I)      Usage: 20430 = (8623 H, 11807 V) = (0.19% H, 0.13% V) = (1.442e+04um H, 1.974e+04um V)
[04/09 22:09:54    155s] (I)      Overflow of layer group 1: 0.01% H + 0.05% V. EstWL: 3.415896e+04um
[04/09 22:09:54    155s] (I)      Congestion metric : 0.01%H 0.05%V, 0.05%HV
[04/09 22:09:54    155s] (I)      Congestion threshold : each 60.00, sum 90.00
[04/09 22:09:54    155s] (I)      
[04/09 22:09:54    155s] (I)      ============  Phase 1c Route ============
[04/09 22:09:54    155s] (I)      Level2 Grid: 144 x 144
[04/09 22:09:54    155s] (I)      Usage: 20529 = (8636 H, 11893 V) = (0.19% H, 0.13% V) = (1.444e+04um H, 1.989e+04um V)
[04/09 22:09:54    155s] (I)      
[04/09 22:09:54    155s] (I)      ============  Phase 1d Route ============
[04/09 22:09:54    155s] (I)      Usage: 20541 = (8646 H, 11895 V) = (0.19% H, 0.13% V) = (1.446e+04um H, 1.989e+04um V)
[04/09 22:09:54    155s] (I)      
[04/09 22:09:54    155s] (I)      ============  Phase 1e Route ============
[04/09 22:09:54    155s] (I)      Usage: 20541 = (8646 H, 11895 V) = (0.19% H, 0.13% V) = (1.446e+04um H, 1.989e+04um V)
[04/09 22:09:54    155s] [NR-eGR] Early Global Route overflow of layer group 1: 0.01% H + 0.02% V. EstWL: 3.434455e+04um
[04/09 22:09:54    155s] (I)      
[04/09 22:09:54    155s] (I)      ============  Phase 1l Route ============
[04/09 22:09:54    155s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[04/09 22:09:54    155s] (I)      Layer  2:    4149907      3132         2     1444663     4218203    (25.51%) 
[04/09 22:09:54    155s] (I)      Layer  3:    2088355      4609        11      708488     2122945    (25.02%) 
[04/09 22:09:54    155s] (I)      Layer  4:    2651374      2717        12      140195     2691238    ( 4.95%) 
[04/09 22:09:54    155s] (I)      Layer  5:    1328765      2365        14       67446     1348270    ( 4.76%) 
[04/09 22:09:54    155s] (I)      Layer  6:    1401384      6150       132           0     1415716    ( 0.00%) 
[04/09 22:09:54    155s] (I)      Layer  7:     681555      1911        29       16545      691313    ( 2.34%) 
[04/09 22:09:54    155s] (I)      Layer  8:     682296       536        13       24040      683818    ( 3.40%) 
[04/09 22:09:54    155s] (I)      Layer  9:     353285        71         0      111009      242921    (31.36%) 
[04/09 22:09:54    155s] (I)      Layer 10:     167902         0         0      119161       57804    (67.34%) 
[04/09 22:09:54    155s] (I)      Total:      13504823     21491       213     2631545    13472224    (16.34%) 
[04/09 22:09:54    155s] (I)      
[04/09 22:09:54    155s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/09 22:09:54    155s] [NR-eGR]                        OverCon           OverCon            
[04/09 22:09:54    155s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[04/09 22:09:54    155s] [NR-eGR]        Layer             (1-2)               (3)    OverCon
[04/09 22:09:54    155s] [NR-eGR] ---------------------------------------------------------------
[04/09 22:09:54    155s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/09 22:09:54    155s] [NR-eGR]      M2 ( 2)         2( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/09 22:09:54    155s] [NR-eGR]      M3 ( 3)        11( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/09 22:09:54    155s] [NR-eGR]      M4 ( 4)        12( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/09 22:09:54    155s] [NR-eGR]      M5 ( 5)        14( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/09 22:09:54    155s] [NR-eGR]      M6 ( 6)        86( 0.02%)         4( 0.00%)   ( 0.02%) 
[04/09 22:09:54    155s] [NR-eGR]      M7 ( 7)        19( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/09 22:09:54    155s] [NR-eGR]      M8 ( 8)        13( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/09 22:09:54    155s] [NR-eGR]      M9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/09 22:09:54    155s] [NR-eGR]    MRDL (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/09 22:09:54    155s] [NR-eGR] ---------------------------------------------------------------
[04/09 22:09:54    155s] [NR-eGR]        Total       157( 0.00%)         4( 0.00%)   ( 0.00%) 
[04/09 22:09:54    155s] [NR-eGR] 
[04/09 22:09:54    155s] (I)      Finished Global Routing ( CPU: 0.67 sec, Real: 0.68 sec, Curr Mem: 2094.61 MB )
[04/09 22:09:54    155s] (I)      total 2D Cap : 13529674 = (4461173 H, 9068501 V)
[04/09 22:09:55    156s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.01% V
[04/09 22:09:55    156s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.88 sec, Real: 1.87 sec, Curr Mem: 2094.61 MB )
[04/09 22:09:55    156s] (I)      ======================================= Runtime Summary =======================================
[04/09 22:09:55    156s] (I)       Step                                              %      Start     Finish      Real       CPU 
[04/09 22:09:55    156s] (I)      -----------------------------------------------------------------------------------------------
[04/09 22:09:55    156s] (I)       Early Global Route kernel                   100.00%  71.70 sec  73.57 sec  1.87 sec  1.88 sec 
[04/09 22:09:55    156s] (I)       +-Import and model                           25.65%  71.73 sec  72.21 sec  0.48 sec  0.47 sec 
[04/09 22:09:55    156s] (I)       | +-Create place DB                           0.16%  71.73 sec  71.73 sec  0.00 sec  0.00 sec 
[04/09 22:09:55    156s] (I)       | | +-Import place data                       0.14%  71.73 sec  71.73 sec  0.00 sec  0.00 sec 
[04/09 22:09:55    156s] (I)       | | | +-Read instances and placement          0.03%  71.73 sec  71.73 sec  0.00 sec  0.00 sec 
[04/09 22:09:55    156s] (I)       | | | +-Read nets                             0.07%  71.73 sec  71.73 sec  0.00 sec  0.00 sec 
[04/09 22:09:55    156s] (I)       | +-Create route DB                          19.57%  71.73 sec  72.10 sec  0.37 sec  0.37 sec 
[04/09 22:09:55    156s] (I)       | | +-Import route data (1T)                 19.52%  71.74 sec  72.10 sec  0.37 sec  0.37 sec 
[04/09 22:09:55    156s] (I)       | | | +-Read blockages ( Layer 2-10 )         1.23%  71.74 sec  71.76 sec  0.02 sec  0.03 sec 
[04/09 22:09:55    156s] (I)       | | | | +-Read routing blockages              0.00%  71.74 sec  71.74 sec  0.00 sec  0.00 sec 
[04/09 22:09:55    156s] (I)       | | | | +-Read instance blockages             0.07%  71.74 sec  71.74 sec  0.00 sec  0.01 sec 
[04/09 22:09:55    156s] (I)       | | | | +-Read PG blockages                   0.94%  71.74 sec  71.76 sec  0.02 sec  0.02 sec 
[04/09 22:09:55    156s] (I)       | | | | +-Read clock blockages                0.01%  71.76 sec  71.76 sec  0.00 sec  0.00 sec 
[04/09 22:09:55    156s] (I)       | | | | +-Read other blockages                0.01%  71.76 sec  71.76 sec  0.00 sec  0.00 sec 
[04/09 22:09:55    156s] (I)       | | | | +-Read halo blockages                 0.00%  71.76 sec  71.76 sec  0.00 sec  0.00 sec 
[04/09 22:09:55    156s] (I)       | | | | +-Read boundary cut boxes             0.00%  71.76 sec  71.76 sec  0.00 sec  0.00 sec 
[04/09 22:09:55    156s] (I)       | | | +-Read blackboxes                       0.00%  71.76 sec  71.76 sec  0.00 sec  0.00 sec 
[04/09 22:09:55    156s] (I)       | | | +-Read prerouted                        0.03%  71.77 sec  71.77 sec  0.00 sec  0.00 sec 
[04/09 22:09:55    156s] (I)       | | | +-Read unlegalized nets                 0.01%  71.77 sec  71.77 sec  0.00 sec  0.00 sec 
[04/09 22:09:55    156s] (I)       | | | +-Read nets                             0.03%  71.77 sec  71.77 sec  0.00 sec  0.00 sec 
[04/09 22:09:55    156s] (I)       | | | +-Set up via pillars                    0.00%  71.77 sec  71.77 sec  0.00 sec  0.00 sec 
[04/09 22:09:55    156s] (I)       | | | +-Initialize 3D grid graph              2.30%  71.77 sec  71.81 sec  0.04 sec  0.05 sec 
[04/09 22:09:55    156s] (I)       | | | +-Model blockage capacity              15.40%  71.81 sec  72.10 sec  0.29 sec  0.29 sec 
[04/09 22:09:55    156s] (I)       | | | | +-Initialize 3D capacity             13.80%  71.81 sec  72.07 sec  0.26 sec  0.26 sec 
[04/09 22:09:55    156s] (I)       | +-Read aux data                             0.00%  72.10 sec  72.10 sec  0.00 sec  0.00 sec 
[04/09 22:09:55    156s] (I)       | +-Others data preparation                   0.18%  72.10 sec  72.11 sec  0.00 sec  0.00 sec 
[04/09 22:09:55    156s] (I)       | +-Create route kernel                       5.59%  72.11 sec  72.21 sec  0.10 sec  0.10 sec 
[04/09 22:09:55    156s] (I)       +-Global Routing                             36.19%  72.21 sec  72.89 sec  0.68 sec  0.67 sec 
[04/09 22:09:55    156s] (I)       | +-Initialization                            0.41%  72.21 sec  72.22 sec  0.01 sec  0.00 sec 
[04/09 22:09:55    156s] (I)       | +-Net group 1                              24.81%  72.22 sec  72.69 sec  0.46 sec  0.46 sec 
[04/09 22:09:55    156s] (I)       | | +-Generate topology                       0.07%  72.22 sec  72.22 sec  0.00 sec  0.00 sec 
[04/09 22:09:55    156s] (I)       | | +-Phase 1a                                3.69%  72.45 sec  72.52 sec  0.07 sec  0.07 sec 
[04/09 22:09:55    156s] (I)       | | | +-Pattern routing (1T)                  0.61%  72.45 sec  72.47 sec  0.01 sec  0.01 sec 
[04/09 22:09:55    156s] (I)       | | | +-Pattern Routing Avoiding Blockages    2.61%  72.47 sec  72.51 sec  0.05 sec  0.05 sec 
[04/09 22:09:55    156s] (I)       | | | +-Add via demand to 2D                  0.37%  72.52 sec  72.52 sec  0.01 sec  0.00 sec 
[04/09 22:09:55    156s] (I)       | | +-Phase 1b                                0.75%  72.52 sec  72.54 sec  0.01 sec  0.02 sec 
[04/09 22:09:55    156s] (I)       | | | +-Monotonic routing (1T)                0.61%  72.52 sec  72.53 sec  0.01 sec  0.01 sec 
[04/09 22:09:55    156s] (I)       | | +-Phase 1c                                1.63%  72.54 sec  72.57 sec  0.03 sec  0.03 sec 
[04/09 22:09:55    156s] (I)       | | | +-Two level Routing                     1.61%  72.54 sec  72.57 sec  0.03 sec  0.03 sec 
[04/09 22:09:55    156s] (I)       | | | | +-Two Level Routing (Regular)         0.57%  72.55 sec  72.56 sec  0.01 sec  0.01 sec 
[04/09 22:09:55    156s] (I)       | | | | +-Two Level Routing (Strong)          0.49%  72.56 sec  72.57 sec  0.01 sec  0.01 sec 
[04/09 22:09:55    156s] (I)       | | +-Phase 1d                                0.47%  72.57 sec  72.58 sec  0.01 sec  0.00 sec 
[04/09 22:09:55    156s] (I)       | | | +-Detoured routing (1T)                 0.44%  72.57 sec  72.58 sec  0.01 sec  0.00 sec 
[04/09 22:09:55    156s] (I)       | | +-Phase 1e                                0.17%  72.58 sec  72.58 sec  0.00 sec  0.01 sec 
[04/09 22:09:55    156s] (I)       | | | +-Route legalization                    0.04%  72.58 sec  72.58 sec  0.00 sec  0.00 sec 
[04/09 22:09:55    156s] (I)       | | | | +-Legalize Blockage Violations        0.02%  72.58 sec  72.58 sec  0.00 sec  0.00 sec 
[04/09 22:09:55    156s] (I)       | | +-Phase 1l                                5.58%  72.58 sec  72.69 sec  0.10 sec  0.10 sec 
[04/09 22:09:55    156s] (I)       | | | +-Layer assignment (1T)                 2.07%  72.65 sec  72.69 sec  0.04 sec  0.04 sec 
[04/09 22:09:55    156s] (I)       | +-Clean cong LA                             0.00%  72.69 sec  72.69 sec  0.00 sec  0.00 sec 
[04/09 22:09:55    156s] (I)       +-Export 3D cong map                         36.05%  72.89 sec  73.57 sec  0.68 sec  0.68 sec 
[04/09 22:09:55    156s] (I)       | +-Export 2D cong map                        3.85%  73.49 sec  73.57 sec  0.07 sec  0.07 sec 
[04/09 22:09:55    156s] (I)      ======================= Summary by functions ========================
[04/09 22:09:55    156s] (I)       Lv  Step                                      %      Real       CPU 
[04/09 22:09:55    156s] (I)      ---------------------------------------------------------------------
[04/09 22:09:55    156s] (I)        0  Early Global Route kernel           100.00%  1.87 sec  1.88 sec 
[04/09 22:09:55    156s] (I)        1  Global Routing                       36.19%  0.68 sec  0.67 sec 
[04/09 22:09:55    156s] (I)        1  Export 3D cong map                   36.05%  0.68 sec  0.68 sec 
[04/09 22:09:55    156s] (I)        1  Import and model                     25.65%  0.48 sec  0.47 sec 
[04/09 22:09:55    156s] (I)        2  Net group 1                          24.81%  0.46 sec  0.46 sec 
[04/09 22:09:55    156s] (I)        2  Create route DB                      19.57%  0.37 sec  0.37 sec 
[04/09 22:09:55    156s] (I)        2  Create route kernel                   5.59%  0.10 sec  0.10 sec 
[04/09 22:09:55    156s] (I)        2  Export 2D cong map                    3.85%  0.07 sec  0.07 sec 
[04/09 22:09:55    156s] (I)        2  Initialization                        0.41%  0.01 sec  0.00 sec 
[04/09 22:09:55    156s] (I)        2  Others data preparation               0.18%  0.00 sec  0.00 sec 
[04/09 22:09:55    156s] (I)        2  Create place DB                       0.16%  0.00 sec  0.00 sec 
[04/09 22:09:55    156s] (I)        2  Clean cong LA                         0.00%  0.00 sec  0.00 sec 
[04/09 22:09:55    156s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[04/09 22:09:55    156s] (I)        3  Import route data (1T)               19.52%  0.37 sec  0.37 sec 
[04/09 22:09:55    156s] (I)        3  Phase 1l                              5.58%  0.10 sec  0.10 sec 
[04/09 22:09:55    156s] (I)        3  Phase 1a                              3.69%  0.07 sec  0.07 sec 
[04/09 22:09:55    156s] (I)        3  Phase 1c                              1.63%  0.03 sec  0.03 sec 
[04/09 22:09:55    156s] (I)        3  Phase 1b                              0.75%  0.01 sec  0.02 sec 
[04/09 22:09:55    156s] (I)        3  Phase 1d                              0.47%  0.01 sec  0.00 sec 
[04/09 22:09:55    156s] (I)        3  Phase 1e                              0.17%  0.00 sec  0.01 sec 
[04/09 22:09:55    156s] (I)        3  Import place data                     0.14%  0.00 sec  0.00 sec 
[04/09 22:09:55    156s] (I)        3  Generate topology                     0.07%  0.00 sec  0.00 sec 
[04/09 22:09:55    156s] (I)        4  Model blockage capacity              15.40%  0.29 sec  0.29 sec 
[04/09 22:09:55    156s] (I)        4  Pattern Routing Avoiding Blockages    2.61%  0.05 sec  0.05 sec 
[04/09 22:09:55    156s] (I)        4  Initialize 3D grid graph              2.30%  0.04 sec  0.05 sec 
[04/09 22:09:55    156s] (I)        4  Layer assignment (1T)                 2.07%  0.04 sec  0.04 sec 
[04/09 22:09:55    156s] (I)        4  Two level Routing                     1.61%  0.03 sec  0.03 sec 
[04/09 22:09:55    156s] (I)        4  Read blockages ( Layer 2-10 )         1.23%  0.02 sec  0.03 sec 
[04/09 22:09:55    156s] (I)        4  Monotonic routing (1T)                0.61%  0.01 sec  0.01 sec 
[04/09 22:09:55    156s] (I)        4  Pattern routing (1T)                  0.61%  0.01 sec  0.01 sec 
[04/09 22:09:55    156s] (I)        4  Detoured routing (1T)                 0.44%  0.01 sec  0.00 sec 
[04/09 22:09:55    156s] (I)        4  Add via demand to 2D                  0.37%  0.01 sec  0.00 sec 
[04/09 22:09:55    156s] (I)        4  Read nets                             0.09%  0.00 sec  0.00 sec 
[04/09 22:09:55    156s] (I)        4  Route legalization                    0.04%  0.00 sec  0.00 sec 
[04/09 22:09:55    156s] (I)        4  Read instances and placement          0.03%  0.00 sec  0.00 sec 
[04/09 22:09:55    156s] (I)        4  Read prerouted                        0.03%  0.00 sec  0.00 sec 
[04/09 22:09:55    156s] (I)        4  Read unlegalized nets                 0.01%  0.00 sec  0.00 sec 
[04/09 22:09:55    156s] (I)        4  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[04/09 22:09:55    156s] (I)        4  Set up via pillars                    0.00%  0.00 sec  0.00 sec 
[04/09 22:09:55    156s] (I)        5  Initialize 3D capacity               13.80%  0.26 sec  0.26 sec 
[04/09 22:09:55    156s] (I)        5  Read PG blockages                     0.94%  0.02 sec  0.02 sec 
[04/09 22:09:55    156s] (I)        5  Two Level Routing (Regular)           0.57%  0.01 sec  0.01 sec 
[04/09 22:09:55    156s] (I)        5  Two Level Routing (Strong)            0.49%  0.01 sec  0.01 sec 
[04/09 22:09:55    156s] (I)        5  Read instance blockages               0.07%  0.00 sec  0.01 sec 
[04/09 22:09:55    156s] (I)        5  Legalize Blockage Violations          0.02%  0.00 sec  0.00 sec 
[04/09 22:09:55    156s] (I)        5  Read other blockages                  0.01%  0.00 sec  0.00 sec 
[04/09 22:09:55    156s] (I)        5  Read clock blockages                  0.01%  0.00 sec  0.00 sec 
[04/09 22:09:55    156s] (I)        5  Read halo blockages                   0.00%  0.00 sec  0.00 sec 
[04/09 22:09:55    156s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[04/09 22:09:55    156s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[04/09 22:09:55    156s] OPERPROF: Starting HotSpotCal at level 1, MEM:2094.6M, EPOCH TIME: 1712725795.304554
[04/09 22:09:55    156s] [hotspot] +------------+---------------+---------------+
[04/09 22:09:55    156s] [hotspot] |            |   max hotspot | total hotspot |
[04/09 22:09:55    156s] [hotspot] +------------+---------------+---------------+
[04/09 22:09:55    156s] [hotspot] | normalized |          0.00 |          0.00 |
[04/09 22:09:55    156s] [hotspot] +------------+---------------+---------------+
[04/09 22:09:55    156s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[04/09 22:09:55    156s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[04/09 22:09:55    156s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.070, REAL:0.061, MEM:2094.6M, EPOCH TIME: 1712725795.365584
[04/09 22:09:55    156s] [hotspot] Hotspot report including placement blocked areas
[04/09 22:09:55    156s] OPERPROF: Starting HotSpotCal at level 1, MEM:2094.6M, EPOCH TIME: 1712725795.366709
[04/09 22:09:55    156s] [hotspot] +------------+---------------+---------------+
[04/09 22:09:55    156s] [hotspot] |            |   max hotspot | total hotspot |
[04/09 22:09:55    156s] [hotspot] +------------+---------------+---------------+
[04/09 22:09:55    156s] [hotspot] | normalized |          0.35 |          0.35 |
[04/09 22:09:55    156s] [hotspot] +------------+---------------+---------------+
[04/09 22:09:55    156s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.35, normalized total congestion hotspot area = 0.35 (area is in unit of 4 std-cell row bins)
[04/09 22:09:55    156s] [hotspot] max/total 0.35/0.35, big hotspot (>10) total 0.00
[04/09 22:09:55    156s] [hotspot] top 1 congestion hotspot bounding boxes and scores of normalized hotspot
[04/09 22:09:55    156s] [hotspot] +-----+-------------------------------------+---------------+
[04/09 22:09:55    156s] [hotspot] | top |            hotspot bbox             | hotspot score |
[04/09 22:09:55    156s] [hotspot] +-----+-------------------------------------+---------------+
[04/09 22:09:55    156s] [hotspot] |  1  |   401.99   589.26   455.50   642.76 |        0.35   |
[04/09 22:09:55    156s] [hotspot] +-----+-------------------------------------+---------------+
[04/09 22:09:55    156s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.070, REAL:0.076, MEM:2094.6M, EPOCH TIME: 1712725795.442633
[04/09 22:09:55    156s] Reported timing to dir ./timingReports
[04/09 22:09:55    156s] **optDesign ... cpu = 0:01:04, real = 0:01:05, mem = 1671.2M, totSessionCpu=0:02:37 **
[04/09 22:09:55    156s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2025.6M, EPOCH TIME: 1712725795.492753
[04/09 22:09:55    156s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:09:55    156s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:09:55    156s] 
[04/09 22:09:55    156s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 22:09:55    156s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.080, REAL:0.083, MEM:2025.6M, EPOCH TIME: 1712725795.575934
[04/09 22:09:55    156s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2173).
[04/09 22:09:55    156s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:10:00    157s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 func_max_scenario 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | INPUTS  | OUTPUTS |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.231  |  0.313  |  0.231  |   N/A   |   N/A   |  0.000  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |    0    |   N/A   |   N/A   |
|          All Paths:|   362   |   258   |   148   |   N/A   |   N/A   |    0    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      8 (64)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2041.1M, EPOCH TIME: 1712725800.658957
[04/09 22:10:00    157s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:10:00    157s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:10:00    157s] 
[04/09 22:10:00    157s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 22:10:00    157s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.080, REAL:0.086, MEM:2041.1M, EPOCH TIME: 1712725800.745428
[04/09 22:10:00    157s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2173).
[04/09 22:10:00    157s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:10:00    157s] Density: 0.269%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------------
OPERPROF: Starting spInitSiteArr at level 1, MEM:2041.1M, EPOCH TIME: 1712725800.804814
[04/09 22:10:00    157s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:10:00    157s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:10:00    157s] 
[04/09 22:10:00    157s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 22:10:00    157s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.080, REAL:0.083, MEM:2041.1M, EPOCH TIME: 1712725800.887627
[04/09 22:10:00    157s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2173).
[04/09 22:10:00    157s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:10:00    157s] **optDesign ... cpu = 0:01:05, real = 0:01:10, mem = 1672.7M, totSessionCpu=0:02:37 **
[04/09 22:10:00    157s] 
[04/09 22:10:00    157s] TimeStamp Deleting Cell Server Begin ...
[04/09 22:10:00    157s] Deleting Lib Analyzer.
[04/09 22:10:00    157s] 
[04/09 22:10:00    157s] TimeStamp Deleting Cell Server End ...
[04/09 22:10:00    157s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[04/09 22:10:00    157s] Type 'man IMPOPT-3195' for more detail.
[04/09 22:10:00    157s] *** Finished optDesign ***
[04/09 22:10:00    157s] 
[04/09 22:10:00    157s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:01:12 real=  0:01:18)
[04/09 22:10:00    157s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:02.6 real=0:00:02.6)
[04/09 22:10:00    157s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:02.2 real=0:00:02.2)
[04/09 22:10:00    157s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:04.1 real=0:00:04.1)
[04/09 22:10:00    157s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=0:00:32.9 real=0:00:33.0)
[04/09 22:10:00    157s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:01.0 real=0:00:01.1)
[04/09 22:10:00    157s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[04/09 22:10:01    157s] clean pInstBBox. size 0
[04/09 22:10:01    157s] All LLGs are deleted
[04/09 22:10:01    157s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:10:01    157s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:10:01    157s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2041.1M, EPOCH TIME: 1712725801.025464
[04/09 22:10:01    157s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2041.1M, EPOCH TIME: 1712725801.025738
[04/09 22:10:01    157s] Disable CTE adjustment.
[04/09 22:10:01    157s] Info: pop threads available for lower-level modules during optimization.
[04/09 22:10:01    157s] #optDebug: fT-D <X 1 0 0 0>
[04/09 22:10:01    157s] VSMManager cleared!
[04/09 22:10:01    157s] **place_opt_design ... cpu = 0:01:24, real = 0:01:31, mem = 1939.1M **
[04/09 22:10:01    157s] *** Finished GigaPlace ***
[04/09 22:10:01    157s] 
[04/09 22:10:01    157s] *** Summary of all messages that are not suppressed in this session:
[04/09 22:10:01    157s] Severity  ID               Count  Summary                                  
[04/09 22:10:01    157s] WARNING   IMPEXT-3530          3  The process node is not set. Use the com...
[04/09 22:10:01    157s] WARNING   IMPSP-5140           4  Global net connect rules have not been c...
[04/09 22:10:01    157s] WARNING   IMPSP-315            4  Found %d instances insts with no PG Term...
[04/09 22:10:01    157s] WARNING   IMPSP-9025           2  No scan chain specified/traced.          
[04/09 22:10:01    157s] WARNING   IMPSP-362            1  Site '%s' has %s std.Cell height, so ign...
[04/09 22:10:01    157s] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[04/09 22:10:01    157s] *** Message Summary: 16 warning(s), 0 error(s)
[04/09 22:10:01    157s] 
[04/09 22:10:01    157s] *** place_opt_design #1 [finish] : cpu/real = 0:01:24.2/0:01:30.7 (0.9), totSession cpu/real = 0:02:37.5/0:03:38.8 (0.7), mem = 1939.1M
[04/09 22:10:01    157s] 
[04/09 22:10:01    157s] =============================================================================================
[04/09 22:10:01    157s]  Final TAT Report : place_opt_design #1                                         21.14-s109_1
[04/09 22:10:01    157s] =============================================================================================
[04/09 22:10:01    157s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/09 22:10:01    157s] ---------------------------------------------------------------------------------------------
[04/09 22:10:01    157s] [ InitOpt                ]      1   0:00:04.3  (   4.7 % )     0:00:08.9 /  0:00:08.2    0.9
[04/09 22:10:01    157s] [ GlobalOpt              ]      1   0:00:02.2  (   2.4 % )     0:00:02.2 /  0:00:02.2    1.0
[04/09 22:10:01    157s] [ DrvOpt                 ]      5   0:00:07.5  (   8.3 % )     0:00:08.0 /  0:00:07.9    1.0
[04/09 22:10:01    157s] [ SimplifyNetlist        ]      1   0:00:02.6  (   2.9 % )     0:00:02.6 /  0:00:02.6    1.0
[04/09 22:10:01    157s] [ SkewPreCTSReport       ]      1   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.0
[04/09 22:10:01    157s] [ AreaOpt                ]      2   0:00:03.1  (   3.4 % )     0:00:03.6 /  0:00:03.6    1.0
[04/09 22:10:01    157s] [ ViewPruning            ]      8   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.9
[04/09 22:10:01    157s] [ OptSummaryReport       ]      3   0:00:01.2  (   1.3 % )     0:00:08.4 /  0:00:03.2    0.4
[04/09 22:10:01    157s] [ DrvReport              ]      3   0:00:04.8  (   5.2 % )     0:00:04.8 /  0:00:00.2    0.0
[04/09 22:10:01    157s] [ CongRefineRouteType    ]      1   0:00:00.7  (   0.7 % )     0:00:00.7 /  0:00:00.7    1.0
[04/09 22:10:01    157s] [ SlackTraversorInit     ]      5   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.0    0.5
[04/09 22:10:01    157s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 22:10:01    157s] [ PlacerInterfaceInit    ]      2   0:00:00.4  (   0.5 % )     0:00:00.4 /  0:00:00.4    1.0
[04/09 22:10:01    157s] [ ReportCapViolation     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.1
[04/09 22:10:01    157s] [ GlobalPlace            ]      1   0:00:18.9  (  20.8 % )     0:00:18.9 /  0:00:17.9    0.9
[04/09 22:10:01    157s] [ IncrReplace            ]      1   0:00:32.6  (  36.0 % )     0:00:33.7 /  0:00:33.6    1.0
[04/09 22:10:01    157s] [ RefinePlace            ]      3   0:00:01.2  (   1.3 % )     0:00:01.2 /  0:00:01.2    1.0
[04/09 22:10:01    157s] [ EarlyGlobalRoute       ]      2   0:00:03.6  (   4.0 % )     0:00:03.6 /  0:00:03.6    1.0
[04/09 22:10:01    157s] [ ExtractRC              ]      3   0:00:01.0  (   1.2 % )     0:00:01.0 /  0:00:01.0    1.0
[04/09 22:10:01    157s] [ TimingUpdate           ]     32   0:00:00.6  (   0.7 % )     0:00:02.9 /  0:00:02.3    0.8
[04/09 22:10:01    157s] [ FullDelayCalc          ]      3   0:00:02.8  (   3.1 % )     0:00:02.8 /  0:00:02.3    0.8
[04/09 22:10:01    157s] [ TimingReport           ]      3   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    0.9
[04/09 22:10:01    157s] [ GenerateReports        ]      1   0:00:00.2  (   0.2 % )     0:00:00.2 /  0:00:00.1    0.8
[04/09 22:10:01    157s] [ MISC                   ]          0:00:02.6  (   2.9 % )     0:00:02.6 /  0:00:02.6    1.0
[04/09 22:10:01    157s] ---------------------------------------------------------------------------------------------
[04/09 22:10:01    157s]  place_opt_design #1 TOTAL          0:01:30.7  ( 100.0 % )     0:01:30.7 /  0:01:24.2    0.9
[04/09 22:10:01    157s] ---------------------------------------------------------------------------------------------
[04/09 22:10:01    157s] 
[04/09 22:10:01    157s] <CMD> redirect -tee ../reports/fifo1_sram.innovus.place.congestion.2d.rpt { reportCongestion -hotSpot -overflow -includeBlockage }
[04/09 22:10:01    157s] <CMD> redirect -tee ../reports/fifo1_sram.innovus.place.congestion.3d.rpt { reportCongestion -hotSpot -overflow -includeBlockage -3d }
[04/09 22:10:02    158s] <CMD> timeDesign -preCTS -prefix place -outDir ../reports/fifo1_sram.innovus -expandedViews
[04/09 22:10:02    158s] #optDebug: fT-S <1 1 0 0 0>
[04/09 22:10:02    158s] *** timeDesign #1 [begin] : totSession cpu/real = 0:02:38.4/0:03:39.9 (0.7), mem = 1939.1M
[04/09 22:10:02    158s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1939.1M, EPOCH TIME: 1712725802.180964
[04/09 22:10:02    158s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:10:02    158s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:10:02    158s] All LLGs are deleted
[04/09 22:10:02    158s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:10:02    158s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:10:02    158s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1939.1M, EPOCH TIME: 1712725802.181277
[04/09 22:10:02    158s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1939.1M, EPOCH TIME: 1712725802.181460
[04/09 22:10:02    158s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:1939.1M, EPOCH TIME: 1712725802.181696
[04/09 22:10:02    158s] Start to check current routing status for nets...
[04/09 22:10:02    158s] All nets are already routed correctly.
[04/09 22:10:02    158s] End to check current routing status for nets (mem=1939.1M)
[04/09 22:10:02    158s] All LLGs are deleted
[04/09 22:10:02    158s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:10:02    158s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:10:02    158s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1939.1M, EPOCH TIME: 1712725802.225353
[04/09 22:10:02    158s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.002, MEM:1939.1M, EPOCH TIME: 1712725802.226993
[04/09 22:10:02    158s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1939.1M, EPOCH TIME: 1712725802.227349
[04/09 22:10:02    158s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:10:02    158s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:10:02    158s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1939.1M, EPOCH TIME: 1712725802.228068
[04/09 22:10:02    158s] Max number of tech site patterns supported in site array is 256.
[04/09 22:10:02    158s] Core basic site is unit
[04/09 22:10:02    158s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1939.1M, EPOCH TIME: 1712725802.294235
[04/09 22:10:02    158s] After signature check, allow fast init is true, keep pre-filter is true.
[04/09 22:10:02    158s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[04/09 22:10:02    158s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.009, MEM:1939.1M, EPOCH TIME: 1712725802.303015
[04/09 22:10:02    158s] SiteArray: non-trimmed site array dimensions = 358 x 3948
[04/09 22:10:02    158s] SiteArray: use 7,331,840 bytes
[04/09 22:10:02    158s] SiteArray: current memory after site array memory allocation 1930.4M
[04/09 22:10:02    158s] SiteArray: FP blocked sites are writable
[04/09 22:10:02    158s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1930.4M, EPOCH TIME: 1712725802.335862
[04/09 22:10:02    158s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.070, REAL:0.066, MEM:1930.4M, EPOCH TIME: 1712725802.402285
[04/09 22:10:02    158s] SiteArray: number of non floorplan blocked sites for llg default is 1413384
[04/09 22:10:02    158s] Atter site array init, number of instance map data is 0.
[04/09 22:10:02    158s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.200, REAL:0.189, MEM:1930.4M, EPOCH TIME: 1712725802.417378
[04/09 22:10:02    158s] 
[04/09 22:10:02    158s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 22:10:02    158s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.210, REAL:0.202, MEM:1930.4M, EPOCH TIME: 1712725802.429034
[04/09 22:10:02    158s] All LLGs are deleted
[04/09 22:10:02    158s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:359).
[04/09 22:10:02    158s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:10:02    158s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1930.4M, EPOCH TIME: 1712725802.455643
[04/09 22:10:02    158s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1930.4M, EPOCH TIME: 1712725802.456608
[04/09 22:10:07    159s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 func_max_scenario 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | INPUTS  | OUTPUTS |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.231  |  0.313  |  0.231  |   N/A   |   N/A   |  0.000  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |    0    |   N/A   |   N/A   |
|          All Paths:|   362   |   258   |   148   |   N/A   |   N/A   |    0    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|func_max_scenario   |  0.231  |  0.313  |  0.231  |   N/A   |   N/A   |  0.000  |   N/A   |   N/A   |
|                    |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |  0.000  |   N/A   |   N/A   |
|                    |    0    |    0    |    0    |   N/A   |   N/A   |    0    |   N/A   |   N/A   |
|                    |   362   |   258   |   148   |   N/A   |   N/A   |    0    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      8 (64)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[04/09 22:10:07    159s] All LLGs are deleted
[04/09 22:10:07    159s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:10:07    159s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:10:07    159s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1930.6M, EPOCH TIME: 1712725807.762829
[04/09 22:10:07    159s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.002, MEM:1930.6M, EPOCH TIME: 1712725807.764393
[04/09 22:10:07    159s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1930.6M, EPOCH TIME: 1712725807.764802
[04/09 22:10:07    159s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:10:07    159s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:10:07    159s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1930.6M, EPOCH TIME: 1712725807.765542
[04/09 22:10:07    159s] Max number of tech site patterns supported in site array is 256.
[04/09 22:10:07    159s] Core basic site is unit
[04/09 22:10:07    159s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1930.6M, EPOCH TIME: 1712725807.820831
[04/09 22:10:07    159s] After signature check, allow fast init is true, keep pre-filter is true.
[04/09 22:10:07    159s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[04/09 22:10:07    159s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.008, MEM:1930.6M, EPOCH TIME: 1712725807.829240
[04/09 22:10:07    159s] Fast DP-INIT is on for default
[04/09 22:10:07    159s] Atter site array init, number of instance map data is 0.
[04/09 22:10:07    159s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.090, REAL:0.092, MEM:1930.6M, EPOCH TIME: 1712725807.857170
[04/09 22:10:07    159s] 
[04/09 22:10:07    159s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 22:10:07    159s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.110, REAL:0.103, MEM:1930.6M, EPOCH TIME: 1712725807.868146
[04/09 22:10:07    159s] All LLGs are deleted
[04/09 22:10:07    159s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:359).
[04/09 22:10:07    159s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:10:07    159s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1930.6M, EPOCH TIME: 1712725807.894087
[04/09 22:10:07    159s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1930.6M, EPOCH TIME: 1712725807.895122
[04/09 22:10:07    159s] Density: 0.429%
Routing Overflow: 0.00% H and 0.02% V
------------------------------------------------------------------
All LLGs are deleted
[04/09 22:10:07    159s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:10:07    159s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:10:07    159s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1930.6M, EPOCH TIME: 1712725807.912075
[04/09 22:10:07    159s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1930.6M, EPOCH TIME: 1712725807.913294
[04/09 22:10:07    159s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1930.6M, EPOCH TIME: 1712725807.913601
[04/09 22:10:07    159s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:10:07    159s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:10:07    159s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1930.6M, EPOCH TIME: 1712725807.914181
[04/09 22:10:07    159s] Max number of tech site patterns supported in site array is 256.
[04/09 22:10:07    159s] Core basic site is unit
[04/09 22:10:07    159s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1930.6M, EPOCH TIME: 1712725807.964014
[04/09 22:10:07    159s] After signature check, allow fast init is true, keep pre-filter is true.
[04/09 22:10:07    159s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[04/09 22:10:07    159s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.007, MEM:1930.6M, EPOCH TIME: 1712725807.971454
[04/09 22:10:07    159s] Fast DP-INIT is on for default
[04/09 22:10:08    159s] Atter site array init, number of instance map data is 0.
[04/09 22:10:08    159s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.090, REAL:0.086, MEM:1930.6M, EPOCH TIME: 1712725808.000460
[04/09 22:10:08    159s] 
[04/09 22:10:08    159s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 22:10:08    159s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.100, REAL:0.098, MEM:1930.6M, EPOCH TIME: 1712725808.011473
[04/09 22:10:08    159s] All LLGs are deleted
[04/09 22:10:08    159s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:359).
[04/09 22:10:08    159s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:10:08    159s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1930.6M, EPOCH TIME: 1712725808.036502
[04/09 22:10:08    159s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1930.6M, EPOCH TIME: 1712725808.037624
[04/09 22:10:08    159s] Reported timing to dir ../reports/fifo1_sram.innovus
[04/09 22:10:08    159s] Total CPU time: 1.18 sec
[04/09 22:10:08    159s] Total Real time: 6.0 sec
[04/09 22:10:08    159s] Total Memory Usage: 1930.566406 Mbytes
[04/09 22:10:08    159s] Info: pop threads available for lower-level modules during optimization.
[04/09 22:10:08    159s] *** timeDesign #1 [finish] : cpu/real = 0:00:01.2/0:00:05.9 (0.2), totSession cpu/real = 0:02:39.6/0:03:45.8 (0.7), mem = 1930.6M
[04/09 22:10:08    159s] 
[04/09 22:10:08    159s] =============================================================================================
[04/09 22:10:08    159s]  Final TAT Report : timeDesign #1                                               21.14-s109_1
[04/09 22:10:08    159s] =============================================================================================
[04/09 22:10:08    159s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/09 22:10:08    159s] ---------------------------------------------------------------------------------------------
[04/09 22:10:08    159s] [ OptSummaryReport       ]      1   0:00:00.6  (  10.6 % )     0:00:05.8 /  0:00:01.1    0.2
[04/09 22:10:08    159s] [ DrvReport              ]      1   0:00:04.7  (  79.3 % )     0:00:04.7 /  0:00:00.1    0.0
[04/09 22:10:08    159s] [ TimingUpdate           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 22:10:08    159s] [ TimingReport           ]      1   0:00:00.1  (   1.9 % )     0:00:00.1 /  0:00:00.1    0.9
[04/09 22:10:08    159s] [ GenerateReports        ]      1   0:00:00.4  (   7.2 % )     0:00:00.4 /  0:00:00.3    0.8
[04/09 22:10:08    159s] [ MISC                   ]          0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.1    1.0
[04/09 22:10:08    159s] ---------------------------------------------------------------------------------------------
[04/09 22:10:08    159s]  timeDesign #1 TOTAL                0:00:05.9  ( 100.0 % )     0:00:05.9 /  0:00:01.2    0.2
[04/09 22:10:08    159s] ---------------------------------------------------------------------------------------------
[04/09 22:10:08    159s] 
[04/09 22:10:08    159s] <CMD> redirect -tee ../reports/fifo1_sram.innovus.place.density.rpt { reportDensityMap }
[04/09 22:10:08    159s] <CMD> summaryReport -noHtml -outfile ../reports/fifo1_sram.innovus.place.summary.rpt
[04/09 22:10:08    159s] Start to collect the design information.
[04/09 22:10:08    159s] Build netlist information for Cell fifo1_sram.
[04/09 22:10:08    159s] Finished collecting the design information.
[04/09 22:10:08    159s] Generating macro cells used in the design report.
[04/09 22:10:08    159s] Generating standard cells used in the design report.
[04/09 22:10:08    159s] Generating IO cells used in the design report.
[04/09 22:10:08    159s] Analyze library ... 
[04/09 22:10:08    159s] Analyze netlist ... 
[04/09 22:10:08    159s] Generate no-driven nets information report.
[04/09 22:10:08    159s] Generate multi-driven nets information report.
[04/09 22:10:08    159s] Analyze timing ... 
[04/09 22:10:08    159s] Analyze floorplan/placement ... 
[04/09 22:10:08    159s] All LLGs are deleted
[04/09 22:10:08    159s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:10:08    159s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:10:08    159s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1930.6M, EPOCH TIME: 1712725808.437426
[04/09 22:10:08    159s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.002, MEM:1930.6M, EPOCH TIME: 1712725808.439283
[04/09 22:10:08    159s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1930.6M, EPOCH TIME: 1712725808.442419
[04/09 22:10:08    159s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:10:08    159s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:10:08    159s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1930.6M, EPOCH TIME: 1712725808.443208
[04/09 22:10:08    159s] Max number of tech site patterns supported in site array is 256.
[04/09 22:10:08    159s] Core basic site is unit
[04/09 22:10:08    159s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1930.6M, EPOCH TIME: 1712725808.489951
[04/09 22:10:08    159s] After signature check, allow fast init is true, keep pre-filter is true.
[04/09 22:10:08    159s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[04/09 22:10:08    159s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.007, MEM:1930.6M, EPOCH TIME: 1712725808.497263
[04/09 22:10:08    159s] SiteArray: non-trimmed site array dimensions = 536 x 5921
[04/09 22:10:08    159s] SiteArray: use 16,465,920 bytes
[04/09 22:10:08    159s] SiteArray: current memory after site array memory allocation 1939.3M
[04/09 22:10:08    159s] SiteArray: FP blocked sites are writable
[04/09 22:10:08    159s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1939.3M, EPOCH TIME: 1712725808.542896
[04/09 22:10:08    160s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.100, REAL:0.099, MEM:1939.3M, EPOCH TIME: 1712725808.642073
[04/09 22:10:08    160s] SiteArray: number of non floorplan blocked sites for llg default is 2419972
[04/09 22:10:08    160s] Atter site array init, number of instance map data is 0.
[04/09 22:10:08    160s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.250, REAL:0.249, MEM:1939.3M, EPOCH TIME: 1712725808.692206
[04/09 22:10:08    160s] 
[04/09 22:10:08    160s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 22:10:08    160s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.300, REAL:0.296, MEM:1939.3M, EPOCH TIME: 1712725808.738265
[04/09 22:10:08    160s] All LLGs are deleted
[04/09 22:10:08    160s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2173).
[04/09 22:10:08    160s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:10:08    160s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1939.3M, EPOCH TIME: 1712725808.802067
[04/09 22:10:08    160s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.010, REAL:0.001, MEM:1939.3M, EPOCH TIME: 1712725808.803135
[04/09 22:10:08    160s] Analysis Routing ...
[04/09 22:10:08    160s] Report saved in file ../reports/fifo1_sram.innovus.place.summary.rpt
[04/09 22:10:08    160s] <CMD> saveDesign fifo1_sram_place.innovus
[04/09 22:10:08    160s] #% Begin save design ... (date=04/09 22:10:08, mem=1567.9M)
[04/09 22:10:09    160s] % Begin Save ccopt configuration ... (date=04/09 22:10:08, mem=1567.9M)
[04/09 22:10:09    160s] % End Save ccopt configuration ... (date=04/09 22:10:09, total cpu=0:00:00.1, real=0:00:00.0, peak res=1568.0M, current mem=1568.0M)
[04/09 22:10:09    160s] % Begin Save netlist data ... (date=04/09 22:10:09, mem=1568.0M)
[04/09 22:10:09    160s] Writing Binary DB to fifo1_sram_place.innovus.dat.tmp/fifo1_sram.v.bin in single-threaded mode...
[04/09 22:10:09    160s] % End Save netlist data ... (date=04/09 22:10:09, total cpu=0:00:00.1, real=0:00:00.0, peak res=1568.0M, current mem=1568.0M)
[04/09 22:10:09    160s] Saving symbol-table file ...
[04/09 22:10:09    160s] Saving congestion map file fifo1_sram_place.innovus.dat.tmp/fifo1_sram.route.congmap.gz ...
[04/09 22:10:10    160s] % Begin Save AAE data ... (date=04/09 22:10:10, mem=1568.2M)
[04/09 22:10:10    160s] Saving AAE Data ...
[04/09 22:10:10    160s] % End Save AAE data ... (date=04/09 22:10:10, total cpu=0:00:00.1, real=0:00:00.0, peak res=1568.2M, current mem=1568.2M)
[04/09 22:10:10    160s] Saving preference file fifo1_sram_place.innovus.dat.tmp/gui.pref.tcl ...
[04/09 22:10:10    160s] Saving mode setting ...
[04/09 22:10:10    160s] Saving global file ...
[04/09 22:10:11    161s] % Begin Save floorplan data ... (date=04/09 22:10:11, mem=1568.6M)
[04/09 22:10:11    161s] Saving floorplan file ...
[04/09 22:10:11    161s] % End Save floorplan data ... (date=04/09 22:10:11, total cpu=0:00:00.1, real=0:00:00.0, peak res=1568.6M, current mem=1568.6M)
[04/09 22:10:12    161s] Saving Drc markers ...
[04/09 22:10:12    161s] ... No Drc file written since there is no markers found.
[04/09 22:10:12    161s] % Begin Save placement data ... (date=04/09 22:10:12, mem=1568.7M)
[04/09 22:10:12    161s] ** Saving stdCellPlacement_binary (version# 2) ...
[04/09 22:10:12    161s] Save Adaptive View Pruning View Names to Binary file
[04/09 22:10:12    161s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1942.8M) ***
[04/09 22:10:12    161s] % End Save placement data ... (date=04/09 22:10:12, total cpu=0:00:00.1, real=0:00:00.0, peak res=1568.7M, current mem=1568.7M)
[04/09 22:10:12    161s] % Begin Save routing data ... (date=04/09 22:10:12, mem=1568.7M)
[04/09 22:10:12    161s] Saving route file ...
[04/09 22:10:12    161s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1939.8M) ***
[04/09 22:10:13    161s] % End Save routing data ... (date=04/09 22:10:12, total cpu=0:00:00.1, real=0:00:01.0, peak res=1568.7M, current mem=1568.7M)
[04/09 22:10:13    161s] Saving property file fifo1_sram_place.innovus.dat.tmp/fifo1_sram.prop
[04/09 22:10:13    161s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1942.8M) ***
[04/09 22:10:13    161s] Saving rc congestion map fifo1_sram_place.innovus.dat.tmp/fifo1_sram.congmap.gz ...
[04/09 22:10:14    161s] % Begin Save power constraints data ... (date=04/09 22:10:14, mem=1568.8M)
[04/09 22:10:14    161s] % End Save power constraints data ... (date=04/09 22:10:14, total cpu=0:00:00.1, real=0:00:00.0, peak res=1568.8M, current mem=1568.8M)
[04/09 22:10:15    162s] Generated self-contained design fifo1_sram_place.innovus.dat.tmp
[04/09 22:10:15    162s] #% End save design ... (date=04/09 22:10:15, total cpu=0:00:02.1, real=0:00:07.0, peak res=1568.8M, current mem=1567.0M)
[04/09 22:10:15    162s] *** Message Summary: 0 warning(s), 0 error(s)
[04/09 22:10:15    162s] 
[04/09 22:10:15    162s] <CMD> setDesignMode -process 28
[04/09 22:10:15    162s] ##  Process: 28            (User Set)               
[04/09 22:10:15    162s] ##     Node: (not set)                           
[04/09 22:10:15    162s] 
##  Check design process and node:  
##  Design tech node is not set.

[04/09 22:10:15    162s] Applying the recommended capacitance filtering threshold values for 28nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
[04/09 22:10:15    162s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[04/09 22:10:15    162s] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[04/09 22:10:15    162s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
[04/09 22:10:15    162s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
[04/09 22:10:15    162s] **WARN: (IMPEXT-6191):	Using a captable file is not recommended for process nodes less than or equal to 32 nm due to parasitic accuracy concerns. The Quantus QRC technology file should be specified for all RC corners using the command create_rc_corner or update_rc_corner, which will then be used for preRoute and postRoute(effort level medium or high or signoff) extraction engines.
[04/09 22:10:15    162s] Type 'man IMPEXT-6191' for more detail.
[04/09 22:10:16    162s] <CMD> setOptMode -usefulSkew false
[04/09 22:10:16    162s] <CMD> setOptMode -usefulSkewCCOpt none
[04/09 22:10:16    162s] <CMD> setOptMode -usefulSkewPostRoute false
[04/09 22:10:16    162s] <CMD> setOptMode -usefulSkewPreCTS false
[04/09 22:10:16    162s] <CMD> set_ccopt_property update_io_latency false
[04/09 22:10:16    162s] <CMD> set_ccopt_property routing_top_min_fanout 10000
[04/09 22:10:16    162s] <CMD> add_ndr -name CTS_RULE -spacing {M1 0.1 M2:M8 0.112 } -width_multiplier {M3:M8 2 } -generate_via
[04/09 22:10:16    162s] Start generating vias ..
[04/09 22:10:16    162s] ### info: trigger incremental rule import ( 1 new NDR ).
[04/09 22:10:16    162s] ### info: trigger incremental reloading library data ( #rule = 1 ).
[04/09 22:10:16    162s] ### import design signature (3): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[04/09 22:10:16    162s] #Skip building auto via since it is not turned on.
[04/09 22:10:16    162s] Via generation completed.
[04/09 22:10:16    162s] <CMD> create_route_type -name top_type -non_default_rule CTS_RULE -top_preferred_layer M8 -bottom_preferred_layer M7
[04/09 22:10:16    162s] <CMD> set_ccopt_property -net_type top route_type top_type
[04/09 22:10:16    162s] <CMD> create_route_type -name trunk_type -non_default_rule CTS_RULE -top_preferred_layer M6 -bottom_preferred_layer M5
[04/09 22:10:16    162s] <CMD> set_ccopt_property -net_type trunk route_type trunk_type
[04/09 22:10:16    162s] <CMD> setNanoRouteMode -droutePostRouteSpreadWire false
[04/09 22:10:16    162s] <CMD> ccopt_design
[04/09 22:10:16    162s] #% Begin ccopt_design (date=04/09 22:10:16, mem=1528.6M)
[04/09 22:10:16    162s] Turning off fast DC mode.
[04/09 22:10:16    162s] *** ccopt_design #1 [begin] : totSession cpu/real = 0:02:42.9/0:03:54.1 (0.7), mem = 1941.5M
[04/09 22:10:16    162s] Runtime...
[04/09 22:10:16    162s] **INFO: User's settings:
[04/09 22:10:16    163s] setNanoRouteMode -drouteEndIteration           10
[04/09 22:10:16    163s] setNanoRouteMode -droutePostRouteSpreadWire    false
[04/09 22:10:16    163s] setNanoRouteMode -extractThirdPartyCompatible  false
[04/09 22:10:16    163s] setNanoRouteMode -grouteExpTdStdDelay          13.3
[04/09 22:10:16    163s] setDesignMode -process                         28
[04/09 22:10:16    163s] setExtractRCMode -coupling_c_th                0.1
[04/09 22:10:16    163s] setExtractRCMode -engine                       preRoute
[04/09 22:10:16    163s] setExtractRCMode -relative_c_th                1
[04/09 22:10:16    163s] setExtractRCMode -total_c_th                   0
[04/09 22:10:16    163s] setDelayCalMode -enable_high_fanout            true
[04/09 22:10:16    163s] setDelayCalMode -engine                        aae
[04/09 22:10:16    163s] setDelayCalMode -ignoreNetLoad                 false
[04/09 22:10:16    163s] setDelayCalMode -socv_accuracy_mode            low
[04/09 22:10:16    163s] setOptMode -activeHoldViews                    { func_min_scenario }
[04/09 22:10:16    163s] setOptMode -activeSetupViews                   { func_max_scenario }
[04/09 22:10:16    163s] setOptMode -autoSetupViews                     { func_max_scenario}
[04/09 22:10:16    163s] setOptMode -autoTDGRSetupViews                 { func_max_scenario}
[04/09 22:10:16    163s] setOptMode -drcMargin                          0
[04/09 22:10:16    163s] setOptMode -fixDrc                             true
[04/09 22:10:16    163s] setOptMode -optimizeFF                         true
[04/09 22:10:16    163s] setOptMode -preserveAllSequential              true
[04/09 22:10:16    163s] setOptMode -setupTargetSlack                   0
[04/09 22:10:16    163s] setOptMode -usefulSkew                         false
[04/09 22:10:16    163s] setOptMode -usefulSkewCCOpt                    none
[04/09 22:10:16    163s] setOptMode -usefulSkewPostRoute                false
[04/09 22:10:16    163s] setOptMode -usefulSkewPreCTS                   false
[04/09 22:10:16    163s] 
[04/09 22:10:16    163s] (ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
[04/09 22:10:16    163s] (ccopt_design): create_ccopt_clock_tree_spec
[04/09 22:10:16    163s] Creating clock tree spec for modes (timing configs): func_max_sdc func_min_sdc
[04/09 22:10:16    163s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[04/09 22:10:16    163s] 
[04/09 22:10:16    163s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/09 22:10:16    163s] Summary for sequential cells identification: 
[04/09 22:10:16    163s]   Identified SBFF number: 92
[04/09 22:10:16    163s]   Identified MBFF number: 0
[04/09 22:10:16    163s]   Identified SB Latch number: 0
[04/09 22:10:16    163s]   Identified MB Latch number: 0
[04/09 22:10:16    163s]   Not identified SBFF number: 120
[04/09 22:10:16    163s]   Not identified MBFF number: 0
[04/09 22:10:16    163s]   Not identified SB Latch number: 0
[04/09 22:10:16    163s]   Not identified MB Latch number: 0
[04/09 22:10:16    163s]   Number of sequential cells which are not FFs: 52
[04/09 22:10:16    163s]  Visiting view : func_max_scenario
[04/09 22:10:16    163s]    : PowerDomain = none : Weighted F : unweighted  = 13.30 (1.000) with rcCorner = 0
[04/09 22:10:16    163s]    : PowerDomain = none : Weighted F : unweighted  = 13.00 (1.000) with rcCorner = -1
[04/09 22:10:16    163s]  Visiting view : func_min_scenario
[04/09 22:10:16    163s]    : PowerDomain = none : Weighted F : unweighted  = 6.80 (1.000) with rcCorner = 1
[04/09 22:10:16    163s]    : PowerDomain = none : Weighted F : unweighted  = 6.70 (1.000) with rcCorner = -1
[04/09 22:10:16    163s] TLC MultiMap info (StdDelay):
[04/09 22:10:16    163s]   : min_corner + libs_min + 1 + no RcCorner := 6.7ps
[04/09 22:10:16    163s]   : min_corner + libs_min + 1 + cmin := 6.8ps
[04/09 22:10:16    163s]   : max_corner + libs_max + 1 + no RcCorner := 13ps
[04/09 22:10:16    163s]   : max_corner + libs_max + 1 + cmax := 13.3ps
[04/09 22:10:16    163s]  Setting StdDelay to: 13.3ps
[04/09 22:10:16    163s] 
[04/09 22:10:16    163s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/09 22:10:16    163s] Reset timing graph...
[04/09 22:10:16    163s] Ignoring AAE DB Resetting ...
[04/09 22:10:16    163s] Reset timing graph done.
[04/09 22:10:16    163s] Ignoring AAE DB Resetting ...
[04/09 22:10:16    163s] Analyzing clock structure...
[04/09 22:10:16    163s] Analyzing clock structure done.
[04/09 22:10:16    163s] Reset timing graph...
[04/09 22:10:16    163s] Ignoring AAE DB Resetting ...
[04/09 22:10:16    163s] Reset timing graph done.
[04/09 22:10:16    163s] Extracting original clock gating for wclk2x...
[04/09 22:10:16    163s]   clock_tree wclk2x contains 8 sinks and 0 clock gates.
[04/09 22:10:16    163s] Extracting original clock gating for wclk2x done.
[04/09 22:10:16    163s] Extracting original clock gating for wclk...
[04/09 22:10:16    163s]   clock_tree wclk contains 52 sinks and 0 clock gates.
[04/09 22:10:16    163s] Extracting original clock gating for wclk done.
[04/09 22:10:16    163s] Extracting original clock gating for rclk...
[04/09 22:10:16    163s]   clock_tree rclk contains 52 sinks and 0 clock gates.
[04/09 22:10:16    163s] Extracting original clock gating for rclk done.
[04/09 22:10:16    163s] The skew group rclk/func_max_sdc was created. It contains 52 sinks and 1 sources.
[04/09 22:10:16    163s] The skew group wclk/func_max_sdc was created. It contains 52 sinks and 1 sources.
[04/09 22:10:16    163s] The skew group wclk2x/func_max_sdc was created. It contains 8 sinks and 1 sources.
[04/09 22:10:16    163s] The skew group rclk/func_min_sdc was created. It contains 52 sinks and 1 sources.
[04/09 22:10:16    163s] The skew group wclk/func_min_sdc was created. It contains 52 sinks and 1 sources.
[04/09 22:10:16    163s] The skew group wclk2x/func_min_sdc was created. It contains 8 sinks and 1 sources.
[04/09 22:10:16    163s] Checking clock tree convergence...
[04/09 22:10:16    163s] Checking clock tree convergence done.
[04/09 22:10:16    163s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[04/09 22:10:16    163s] Set place::cacheFPlanSiteMark to 1
[04/09 22:10:16    163s] Using CCOpt effort none.
[04/09 22:10:16    163s] CCOpt::Phase::Initialization...
[04/09 22:10:16    163s] Check Prerequisites...
[04/09 22:10:16    163s] Leaving CCOpt scope - CheckPlace...
[04/09 22:10:16    163s] OPERPROF: Starting checkPlace at level 1, MEM:1953.3M, EPOCH TIME: 1712725816.844677
[04/09 22:10:16    163s] Processing tracks to init pin-track alignment.
[04/09 22:10:16    163s] z: 2, totalTracks: 1
[04/09 22:10:16    163s] z: 4, totalTracks: 1
[04/09 22:10:16    163s] z: 6, totalTracks: 1
[04/09 22:10:16    163s] z: 8, totalTracks: 1
[04/09 22:10:16    163s] #spOpts: N=28 autoPA advPA hrOri=1 hrSnap=1 rpCkHalo=4 
[04/09 22:10:16    163s] All LLGs are deleted
[04/09 22:10:16    163s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:10:16    163s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:10:16    163s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1953.3M, EPOCH TIME: 1712725816.873988
[04/09 22:10:16    163s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.002, MEM:1953.3M, EPOCH TIME: 1712725816.875733
[04/09 22:10:16    163s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1953.3M, EPOCH TIME: 1712725816.875986
[04/09 22:10:16    163s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:10:16    163s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:10:16    163s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1953.3M, EPOCH TIME: 1712725816.876642
[04/09 22:10:16    163s] Max number of tech site patterns supported in site array is 256.
[04/09 22:10:16    163s] Core basic site is unit
[04/09 22:10:16    163s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1953.3M, EPOCH TIME: 1712725816.877048
[04/09 22:10:16    163s] After signature check, allow fast init is false, keep pre-filter is true.
[04/09 22:10:16    163s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[04/09 22:10:16    163s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.007, MEM:1953.3M, EPOCH TIME: 1712725816.884445
[04/09 22:10:16    163s] SiteArray: non-trimmed site array dimensions = 536 x 5921
[04/09 22:10:16    163s] SiteArray: use 16,465,920 bytes
[04/09 22:10:16    163s] SiteArray: current memory after site array memory allocation 1953.3M
[04/09 22:10:16    163s] SiteArray: FP blocked sites are writable
[04/09 22:10:16    163s] SiteArray: number of non floorplan blocked sites for llg default is 2419972
[04/09 22:10:16    163s] Atter site array init, number of instance map data is 0.
[04/09 22:10:16    163s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.090, REAL:0.096, MEM:1953.3M, EPOCH TIME: 1712725816.972940
[04/09 22:10:16    163s] 
[04/09 22:10:16    163s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 22:10:16    163s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.110, REAL:0.113, MEM:1953.3M, EPOCH TIME: 1712725816.989317
[04/09 22:10:17    163s] Begin checking placement ... (start mem=1953.3M, init mem=1953.3M)
[04/09 22:10:17    163s] Begin checking exclusive groups violation ...
[04/09 22:10:17    163s] There are 0 groups to check, max #box is 0, total #box is 0
[04/09 22:10:17    163s] Finished checking exclusive groups violations. Found 0 Vio.
[04/09 22:10:17    163s] 
[04/09 22:10:17    163s] Running CheckPlace using 1 thread in normal mode...
[04/09 22:10:17    163s] 
[04/09 22:10:17    163s] ...checkPlace normal is done!
[04/09 22:10:17    163s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1953.3M, EPOCH TIME: 1712725817.044314
[04/09 22:10:17    163s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:1953.3M, EPOCH TIME: 1712725817.044745
[04/09 22:10:17    163s] *info: Placed = 294            (Fixed = 8)
[04/09 22:10:17    163s] *info: Unplaced = 0           
[04/09 22:10:17    163s] Placement Density:0.27%(1237/460023)
[04/09 22:10:17    163s] Placement Density (including fixed std cells):0.27%(1237/460023)
[04/09 22:10:17    163s] All LLGs are deleted
[04/09 22:10:17    163s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2459).
[04/09 22:10:17    163s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:10:17    163s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1953.3M, EPOCH TIME: 1712725817.052206
[04/09 22:10:17    163s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.002, MEM:1953.3M, EPOCH TIME: 1712725817.053758
[04/09 22:10:17    163s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:10:17    163s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:10:17    163s] Finished checkPlace (total: cpu=0:00:00.2, real=0:00:01.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1953.3M)
[04/09 22:10:17    163s] OPERPROF: Finished checkPlace at level 1, CPU:0.220, REAL:0.213, MEM:1953.3M, EPOCH TIME: 1712725817.057784
[04/09 22:10:17    163s] Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.2 real=0:00:00.2)
[04/09 22:10:17    163s] **WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
[04/09 22:10:17    163s]  * CCOpt property update_io_latency is false
[04/09 22:10:17    163s] 
[04/09 22:10:17    163s] Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.
[04/09 22:10:17    163s] 
[04/09 22:10:17    163s] 
[04/09 22:10:17    163s] 
[04/09 22:10:17    163s] Check Prerequisites done. (took cpu=0:00:00.2 real=0:00:00.2)
[04/09 22:10:17    163s] CCOpt::Phase::Initialization done. (took cpu=0:00:00.2 real=0:00:00.2)
[04/09 22:10:17    163s] Info: 1 threads available for lower-level modules during optimization.
[04/09 22:10:17    163s] Executing ccopt post-processing.
[04/09 22:10:17    163s] Synthesizing clock trees with CCOpt...
[04/09 22:10:17    163s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[04/09 22:10:17    163s] CCOpt::Phase::PreparingToBalance...
[04/09 22:10:17    163s] Leaving CCOpt scope - Initializing power interface...
[04/09 22:10:17    163s] Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/09 22:10:17    163s] 
[04/09 22:10:17    163s] Positive (advancing) pin insertion delays
[04/09 22:10:17    163s] =========================================
[04/09 22:10:17    163s] 
[04/09 22:10:17    163s] Found 0 advancing pin insertion delay (0.000% of 112 clock tree sinks)
[04/09 22:10:17    163s] 
[04/09 22:10:17    163s] Negative (delaying) pin insertion delays
[04/09 22:10:17    163s] ========================================
[04/09 22:10:17    163s] 
[04/09 22:10:17    163s] Found 0 delaying pin insertion delay (0.000% of 112 clock tree sinks)
[04/09 22:10:17    163s] Notify start of optimization...
[04/09 22:10:17    163s] Notify start of optimization done.
[04/09 22:10:17    163s] Leaving CCOpt scope - optDesignGlobalRouteStep...
[04/09 22:10:17    163s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1953.3M, EPOCH TIME: 1712725817.080135
[04/09 22:10:17    163s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:10:17    163s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:10:17    163s] All LLGs are deleted
[04/09 22:10:17    163s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:10:17    163s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:10:17    163s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1953.3M, EPOCH TIME: 1712725817.080580
[04/09 22:10:17    163s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1953.3M, EPOCH TIME: 1712725817.080793
[04/09 22:10:17    163s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.006, MEM:1939.3M, EPOCH TIME: 1712725817.086591
[04/09 22:10:17    163s] ### Creating LA Mngr. totSessionCpu=0:02:44 mem=1939.3M
[04/09 22:10:17    163s] ### Creating LA Mngr, finished. totSessionCpu=0:02:44 mem=1939.3M
[04/09 22:10:17    163s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1939.29 MB )
[04/09 22:10:17    163s] (I)      ======================= Layers ========================
[04/09 22:10:17    163s] (I)      +-----+-----+--------------+---------+--------+-------+
[04/09 22:10:17    163s] (I)      | DB# |  ID |         Name |    Type | #Masks | Extra |
[04/09 22:10:17    163s] (I)      +-----+-----+--------------+---------+--------+-------+
[04/09 22:10:17    163s] (I)      |  33 |   0 |           CO |     cut |      1 |       |
[04/09 22:10:17    163s] (I)      |   1 |   1 |           M1 |    wire |      1 |       |
[04/09 22:10:17    163s] (I)      |  34 |   1 |         VIA1 |     cut |      1 |       |
[04/09 22:10:17    163s] (I)      |   2 |   2 |           M2 |    wire |      1 |       |
[04/09 22:10:17    163s] (I)      |  35 |   2 |         VIA2 |     cut |      1 |       |
[04/09 22:10:17    163s] (I)      |   3 |   3 |           M3 |    wire |      1 |       |
[04/09 22:10:17    163s] (I)      |  36 |   3 |         VIA3 |     cut |      1 |       |
[04/09 22:10:17    163s] (I)      |   4 |   4 |           M4 |    wire |      1 |       |
[04/09 22:10:17    163s] (I)      |  37 |   4 |         VIA4 |     cut |      1 |       |
[04/09 22:10:17    163s] (I)      |   5 |   5 |           M5 |    wire |      1 |       |
[04/09 22:10:17    163s] (I)      |  38 |   5 |         VIA5 |     cut |      1 |       |
[04/09 22:10:17    163s] (I)      |   6 |   6 |           M6 |    wire |      1 |       |
[04/09 22:10:17    163s] (I)      |  39 |   6 |         VIA6 |     cut |      1 |       |
[04/09 22:10:17    163s] (I)      |   7 |   7 |           M7 |    wire |      1 |       |
[04/09 22:10:17    163s] (I)      |  40 |   7 |         VIA7 |     cut |      1 |       |
[04/09 22:10:17    163s] (I)      |   8 |   8 |           M8 |    wire |      1 |       |
[04/09 22:10:17    163s] (I)      |  41 |   8 |         VIA8 |     cut |      1 |       |
[04/09 22:10:17    163s] (I)      |   9 |   9 |           M9 |    wire |      1 |       |
[04/09 22:10:17    163s] (I)      |  42 |   9 |       VIARDL |     cut |      1 |       |
[04/09 22:10:17    163s] (I)      |  10 |  10 |         MRDL |    wire |      1 |       |
[04/09 22:10:17    163s] (I)      +-----+-----+--------------+---------+--------+-------+
[04/09 22:10:17    163s] (I)      |  64 |  64 |        NWELL |   other |        |    MS |
[04/09 22:10:17    163s] (I)      |  65 |  65 |          DNW |   other |        |    MS |
[04/09 22:10:17    163s] (I)      |  66 |  66 |         DIFF |   other |        |    MS |
[04/09 22:10:17    163s] (I)      |  67 |  67 |         PIMP |   other |        |    MS |
[04/09 22:10:17    163s] (I)      |  68 |  68 |         NIMP |   other |        |    MS |
[04/09 22:10:17    163s] (I)      |  69 |  69 |      DIFF_18 |   other |        |    MS |
[04/09 22:10:17    163s] (I)      |  70 |  70 |          PAD |   other |        |    MS |
[04/09 22:10:17    163s] (I)      |  71 |  71 |       ESD_25 |   other |        |    MS |
[04/09 22:10:17    163s] (I)      |  72 |  72 |         SBLK |   other |        |    MS |
[04/09 22:10:17    163s] (I)      |  73 |  73 |       HVTIMP |   other |        |    MS |
[04/09 22:10:17    163s] (I)      |  74 |  74 |       LVTIMP |   other |        |    MS |
[04/09 22:10:17    163s] (I)      |  75 |  75 |        M1PIN |   other |        |    MS |
[04/09 22:10:17    163s] (I)      |  76 |  76 |        M2PIN |   other |        |    MS |
[04/09 22:10:17    163s] (I)      |  77 |  77 |        M3PIN |   other |        |    MS |
[04/09 22:10:17    163s] (I)      |  78 |  78 |        M4PIN |   other |        |    MS |
[04/09 22:10:17    163s] (I)      |  79 |  79 |        M5PIN |   other |        |    MS |
[04/09 22:10:17    163s] (I)      |  80 |  80 |        M6PIN |   other |        |    MS |
[04/09 22:10:17    163s] (I)      |  81 |  81 |        M7PIN |   other |        |    MS |
[04/09 22:10:17    163s] (I)      |  82 |  82 |        M8PIN |   other |        |    MS |
[04/09 22:10:17    163s] (I)      |  83 |  83 |        M9PIN |   other |        |    MS |
[04/09 22:10:17    163s] (I)      |  84 |  84 |     MRDL9PIN |   other |        |    MS |
[04/09 22:10:17    163s] (I)      |  85 |  85 |       HOTNWL |   other |        |    MS |
[04/09 22:10:17    163s] (I)      |  86 |  86 |         DIOD |   other |        |    MS |
[04/09 22:10:17    163s] (I)      |  87 |  87 |       BJTDMY |   other |        |    MS |
[04/09 22:10:17    163s] (I)      |  88 |  88 |          RNW |   other |        |    MS |
[04/09 22:10:17    163s] (I)      |  89 |  89 |        RMARK |   other |        |    MS |
[04/09 22:10:17    163s] (I)      |  90 |  90 |   prBoundary |   other |        |    MS |
[04/09 22:10:17    163s] (I)      |  91 |  91 |         LOGO |   other |        |    MS |
[04/09 22:10:17    163s] (I)      |  92 |  92 |           IP |   other |        |    MS |
[04/09 22:10:17    163s] (I)      |  93 |  93 |          RM1 |   other |        |    MS |
[04/09 22:10:17    163s] (I)      |  94 |  94 |          RM2 |   other |        |    MS |
[04/09 22:10:17    163s] (I)      |  95 |  95 |          RM3 |   other |        |    MS |
[04/09 22:10:17    163s] (I)      |  96 |  96 |          RM4 |   other |        |    MS |
[04/09 22:10:17    163s] (I)      |  97 |  97 |          RM5 |   other |        |    MS |
[04/09 22:10:17    163s] (I)      |  98 |  98 |          RM6 |   other |        |    MS |
[04/09 22:10:17    163s] (I)      |  99 |  99 |          RM7 |   other |        |    MS |
[04/09 22:10:17    163s] (I)      | 100 | 100 |          RM8 |   other |        |    MS |
[04/09 22:10:17    163s] (I)      | 101 | 101 |          RM9 |   other |        |    MS |
[04/09 22:10:17    163s] (I)      | 102 | 102 |      DM1EXCL |   other |        |    MS |
[04/09 22:10:17    163s] (I)      | 103 | 103 |      DM2EXCL |   other |        |    MS |
[04/09 22:10:17    163s] (I)      | 104 | 104 |      DM3EXCL |   other |        |    MS |
[04/09 22:10:17    163s] (I)      | 105 | 105 |      DM4EXCL |   other |        |    MS |
[04/09 22:10:17    163s] (I)      | 106 | 106 |      DM5EXCL |   other |        |    MS |
[04/09 22:10:17    163s] (I)      | 107 | 107 |      DM6EXCL |   other |        |    MS |
[04/09 22:10:17    163s] (I)      | 108 | 108 |      DM7EXCL |   other |        |    MS |
[04/09 22:10:17    163s] (I)      | 109 | 109 |      DM8EXCL |   other |        |    MS |
[04/09 22:10:17    163s] (I)      | 110 | 110 |      DM9EXCL |   other |        |    MS |
[04/09 22:10:17    163s] (I)      | 111 | 111 |      DIFF_25 |   other |        |    MS |
[04/09 22:10:17    163s] (I)      | 112 | 112 |      DIFF_FM |   other |        |    MS |
[04/09 22:10:17    163s] (I)      | 113 | 113 |        PO_FM |   other |        |    MS |
[04/09 22:10:17    163s] (I)      |   0 |   0 |           PO |   other |        |    MS |
[04/09 22:10:17    163s] (I)      | 114 | 114 | OverlapCheck | overlap |        |       |
[04/09 22:10:17    163s] (I)      +-----+-----+--------------+---------+--------+-------+
[04/09 22:10:17    163s] (I)      Started Import and model ( Curr Mem: 1939.29 MB )
[04/09 22:10:17    163s] (I)      Default pattern map key = fifo1_sram_default.
[04/09 22:10:17    163s] (I)      == Non-default Options ==
[04/09 22:10:17    163s] (I)      Maximum routing layer                              : 10
[04/09 22:10:17    163s] (I)      Number of threads                                  : 1
[04/09 22:10:17    163s] (I)      Method to set GCell size                           : row
[04/09 22:10:17    163s] (I)      Counted 44093 PG shapes. We will not process PG shapes layer by layer.
[04/09 22:10:17    163s] (I)      Use row-based GCell size
[04/09 22:10:17    163s] (I)      Use row-based GCell align
[04/09 22:10:17    163s] (I)      layer 0 area = 10000
[04/09 22:10:17    163s] (I)      layer 1 area = 16000
[04/09 22:10:17    163s] (I)      layer 2 area = 16000
[04/09 22:10:17    163s] (I)      layer 3 area = 16000
[04/09 22:10:17    163s] (I)      layer 4 area = 16000
[04/09 22:10:17    163s] (I)      layer 5 area = 16000
[04/09 22:10:17    163s] (I)      layer 6 area = 16000
[04/09 22:10:17    163s] (I)      layer 7 area = 16000
[04/09 22:10:17    163s] (I)      layer 8 area = 55000
[04/09 22:10:17    163s] (I)      layer 9 area = 4000000
[04/09 22:10:17    163s] (I)      GCell unit size   : 1672
[04/09 22:10:17    163s] (I)      GCell multiplier  : 1
[04/09 22:10:17    163s] (I)      GCell row height  : 1672
[04/09 22:10:17    163s] (I)      Actual row height : 1672
[04/09 22:10:17    163s] (I)      GCell align ref   : 310032 310032
[04/09 22:10:17    163s] [NR-eGR] Track table information for default rule: 
[04/09 22:10:17    163s] [NR-eGR] M1 has single uniform track structure
[04/09 22:10:17    163s] [NR-eGR] M2 has single uniform track structure
[04/09 22:10:17    163s] [NR-eGR] M3 has single uniform track structure
[04/09 22:10:17    163s] [NR-eGR] M4 has single uniform track structure
[04/09 22:10:17    163s] [NR-eGR] M5 has single uniform track structure
[04/09 22:10:17    163s] [NR-eGR] M6 has single uniform track structure
[04/09 22:10:17    163s] [NR-eGR] M7 has single uniform track structure
[04/09 22:10:17    163s] [NR-eGR] M8 has single uniform track structure
[04/09 22:10:17    163s] [NR-eGR] M9 has single uniform track structure
[04/09 22:10:17    163s] [NR-eGR] MRDL has single uniform track structure
[04/09 22:10:17    163s] (I)      ============== Default via ===============
[04/09 22:10:17    163s] (I)      +---+------------------+-----------------+
[04/09 22:10:17    163s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[04/09 22:10:17    163s] (I)      +---+------------------+-----------------+
[04/09 22:10:17    163s] (I)      | 1 |    1  VIA12SQ_C  |    4  VIA12SQ   |
[04/09 22:10:17    163s] (I)      | 2 |    7  VIA23SQ_C  |   10  VIA23SQ   |
[04/09 22:10:17    163s] (I)      | 3 |   13  VIA34SQ_C  |   17  VIA34BAR  |
[04/09 22:10:17    163s] (I)      | 4 |   19  VIA45SQ_C  |   23  VIA45BAR  |
[04/09 22:10:17    163s] (I)      | 5 |   25  VIA56SQ_C  |   29  VIA56BAR  |
[04/09 22:10:17    163s] (I)      | 6 |   31  VIA67SQ_C  |   35  VIA67BAR  |
[04/09 22:10:17    163s] (I)      | 7 |   37  VIA78SQ_C  |   41  VIA78BAR  |
[04/09 22:10:17    163s] (I)      | 8 |   43  VIA89_C    |   44  VIA89     |
[04/09 22:10:17    163s] (I)      | 9 |   45  VIA9RDL    |   45  VIA9RDL   |
[04/09 22:10:17    163s] (I)      +---+------------------+-----------------+
[04/09 22:10:17    163s] [NR-eGR] Read 73417 PG shapes
[04/09 22:10:17    163s] [NR-eGR] Read 0 clock shapes
[04/09 22:10:17    163s] [NR-eGR] Read 0 other shapes
[04/09 22:10:17    163s] [NR-eGR] #Routing Blockages  : 0
[04/09 22:10:17    163s] [NR-eGR] #Instance Blockages : 8891
[04/09 22:10:17    163s] [NR-eGR] #PG Blockages       : 73417
[04/09 22:10:17    163s] [NR-eGR] #Halo Blockages     : 0
[04/09 22:10:17    163s] [NR-eGR] #Boundary Blockages : 0
[04/09 22:10:17    163s] [NR-eGR] #Clock Blockages    : 0
[04/09 22:10:17    163s] [NR-eGR] #Other Blockages    : 0
[04/09 22:10:17    163s] (I)      Design has 0 blackboxes considered as all layer blockages.
[04/09 22:10:17    163s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/09 22:10:17    163s] [NR-eGR] Read 340 nets ( ignored 0 )
[04/09 22:10:17    163s] (I)      early_global_route_priority property id does not exist.
[04/09 22:10:17    163s] (I)      Read Num Blocks=82308  Num Prerouted Wires=0  Num CS=0
[04/09 22:10:17    163s] (I)      Layer 1 (V) : #blockages 20795 : #preroutes 0
[04/09 22:10:17    164s] (I)      Layer 2 (H) : #blockages 21026 : #preroutes 0
[04/09 22:10:17    164s] (I)      Layer 3 (V) : #blockages 15375 : #preroutes 0
[04/09 22:10:17    164s] (I)      Layer 4 (H) : #blockages 11318 : #preroutes 0
[04/09 22:10:17    164s] (I)      Layer 5 (V) : #blockages 7870 : #preroutes 0
[04/09 22:10:17    164s] (I)      Layer 6 (H) : #blockages 4889 : #preroutes 0
[04/09 22:10:17    164s] (I)      Layer 7 (V) : #blockages 968 : #preroutes 0
[04/09 22:10:17    164s] (I)      Layer 8 (H) : #blockages 42 : #preroutes 0
[04/09 22:10:17    164s] (I)      Layer 9 (V) : #blockages 25 : #preroutes 0
[04/09 22:10:17    164s] (I)      Number of ignored nets                =      0
[04/09 22:10:17    164s] (I)      Number of connected nets              =      0
[04/09 22:10:17    164s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[04/09 22:10:17    164s] (I)      Number of clock nets                  =      6.  Ignored: No
[04/09 22:10:17    164s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[04/09 22:10:17    164s] (I)      Number of special nets                =      0.  Ignored: Yes
[04/09 22:10:17    164s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[04/09 22:10:17    164s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[04/09 22:10:17    164s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[04/09 22:10:17    164s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[04/09 22:10:17    164s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/09 22:10:17    164s] [NR-eGR] There are 3 clock nets ( 0 with NDR ).
[04/09 22:10:17    164s] (I)      Ndr track 0 does not exist
[04/09 22:10:17    164s] (I)      ---------------------Grid Graph Info--------------------
[04/09 22:10:17    164s] (I)      Routing area        : (0, 0) - (1200096, 1200096)
[04/09 22:10:17    164s] (I)      Core area           : (310032, 310032) - (890064, 890064)
[04/09 22:10:17    164s] (I)      Site width          :   152  (dbu)
[04/09 22:10:17    164s] (I)      Row height          :  1672  (dbu)
[04/09 22:10:17    164s] (I)      GCell row height    :  1672  (dbu)
[04/09 22:10:17    164s] (I)      GCell width         :  1672  (dbu)
[04/09 22:10:17    164s] (I)      GCell height        :  1672  (dbu)
[04/09 22:10:17    164s] (I)      Grid                :   718   718    10
[04/09 22:10:17    164s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[04/09 22:10:17    164s] (I)      Vertical capacity   :     0  1672     0  1672     0  1672     0  1672     0  1672
[04/09 22:10:17    164s] (I)      Horizontal capacity :     0     0  1672     0  1672     0  1672     0  1672     0
[04/09 22:10:17    164s] (I)      Default wire width  :    50    56    56    56    56    56    56    56   160  2000
[04/09 22:10:17    164s] (I)      Default wire space  :    50    56    56    56    56    56    56    56    56  2000
[04/09 22:10:17    164s] (I)      Default wire pitch  :   100   112   112   112   112   112   112   112   216  4000
[04/09 22:10:17    164s] (I)      Default pitch size  :   100   152   304   304   608   608  1216  1216  2432  4864
[04/09 22:10:17    164s] (I)      First track coord   :   104   104   408   408   712   712  1320  1320  2536  4968
[04/09 22:10:17    164s] (I)      Num tracks per GCell: 16.72 11.00  5.50  5.50  2.75  2.75  1.38  1.38  0.69  0.34
[04/09 22:10:17    164s] (I)      Total num of tracks :  7895  7895  3947  3947  1973  1973   986   986   493   246
[04/09 22:10:17    164s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[04/09 22:10:17    164s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[04/09 22:10:17    164s] (I)      --------------------------------------------------------
[04/09 22:10:17    164s] 
[04/09 22:10:17    164s] [NR-eGR] ============ Routing rule table ============
[04/09 22:10:17    164s] [NR-eGR] Rule id: 0  Nets: 325
[04/09 22:10:17    164s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[04/09 22:10:17    164s] (I)                    Layer    2    3    4    5    6     7     8     9    10 
[04/09 22:10:17    164s] (I)                    Pitch  152  304  304  608  608  1216  1216  2432  4864 
[04/09 22:10:17    164s] (I)             #Used tracks    1    1    1    1    1     1     1     1     1 
[04/09 22:10:17    164s] (I)       #Fully used tracks    1    1    1    1    1     1     1     1     1 
[04/09 22:10:17    164s] [NR-eGR] ========================================
[04/09 22:10:17    164s] [NR-eGR] 
[04/09 22:10:17    164s] (I)      =============== Blocked Tracks ===============
[04/09 22:10:17    164s] (I)      +-------+---------+----------+---------------+
[04/09 22:10:17    164s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[04/09 22:10:17    164s] (I)      +-------+---------+----------+---------------+
[04/09 22:10:17    164s] (I)      |     1 |       0 |        0 |         0.00% |
[04/09 22:10:17    164s] (I)      |     2 | 5668610 |  1596010 |        28.16% |
[04/09 22:10:17    164s] (I)      |     3 | 2833946 |   755371 |        26.65% |
[04/09 22:10:17    164s] (I)      |     4 | 2833946 |   210155 |         7.42% |
[04/09 22:10:17    164s] (I)      |     5 | 1416614 |    93115 |         6.57% |
[04/09 22:10:17    164s] (I)      |     6 | 1416614 |    23286 |         1.64% |
[04/09 22:10:17    164s] (I)      |     7 |  707948 |    27421 |         3.87% |
[04/09 22:10:17    164s] (I)      |     8 |  707948 |    26642 |         3.76% |
[04/09 22:10:17    164s] (I)      |     9 |  353974 |      240 |         0.07% |
[04/09 22:10:17    164s] (I)      |    10 |  176628 |     8790 |         4.98% |
[04/09 22:10:17    164s] (I)      +-------+---------+----------+---------------+
[04/09 22:10:17    164s] (I)      Finished Import and model ( CPU: 0.56 sec, Real: 0.57 sec, Curr Mem: 2005.22 MB )
[04/09 22:10:17    164s] (I)      Reset routing kernel
[04/09 22:10:17    164s] (I)      Started Global Routing ( Curr Mem: 2005.22 MB )
[04/09 22:10:17    164s] (I)      totalPins=1206  totalGlobalPin=1199 (99.42%)
[04/09 22:10:17    164s] (I)      total 2D Cap : 13498256 = (4450757 H, 9047499 V)
[04/09 22:10:17    164s] [NR-eGR] Layer group 1: route 325 net(s) in layer range [2, 10]
[04/09 22:10:17    164s] (I)      
[04/09 22:10:17    164s] (I)      ============  Phase 1a Route ============
[04/09 22:10:17    164s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[04/09 22:10:17    164s] (I)      Usage: 20351 = (8599 H, 11752 V) = (0.19% H, 0.13% V) = (1.438e+04um H, 1.965e+04um V)
[04/09 22:10:17    164s] (I)      
[04/09 22:10:17    164s] (I)      ============  Phase 1b Route ============
[04/09 22:10:17    164s] (I)      Usage: 20430 = (8623 H, 11807 V) = (0.19% H, 0.13% V) = (1.442e+04um H, 1.974e+04um V)
[04/09 22:10:17    164s] (I)      Overflow of layer group 1: 0.01% H + 0.05% V. EstWL: 3.415896e+04um
[04/09 22:10:17    164s] (I)      Congestion metric : 0.01%H 0.05%V, 0.05%HV
[04/09 22:10:17    164s] (I)      Congestion threshold : each 60.00, sum 90.00
[04/09 22:10:17    164s] (I)      
[04/09 22:10:17    164s] (I)      ============  Phase 1c Route ============
[04/09 22:10:17    164s] (I)      Level2 Grid: 144 x 144
[04/09 22:10:18    164s] (I)      Usage: 20529 = (8636 H, 11893 V) = (0.19% H, 0.13% V) = (1.444e+04um H, 1.989e+04um V)
[04/09 22:10:18    164s] (I)      
[04/09 22:10:18    164s] (I)      ============  Phase 1d Route ============
[04/09 22:10:18    164s] (I)      Usage: 20541 = (8646 H, 11895 V) = (0.19% H, 0.13% V) = (1.446e+04um H, 1.989e+04um V)
[04/09 22:10:18    164s] (I)      
[04/09 22:10:18    164s] (I)      ============  Phase 1e Route ============
[04/09 22:10:18    164s] (I)      Usage: 20541 = (8646 H, 11895 V) = (0.19% H, 0.13% V) = (1.446e+04um H, 1.989e+04um V)
[04/09 22:10:18    164s] [NR-eGR] Early Global Route overflow of layer group 1: 0.01% H + 0.02% V. EstWL: 3.434455e+04um
[04/09 22:10:18    164s] (I)      
[04/09 22:10:18    164s] (I)      ============  Phase 1l Route ============
[04/09 22:10:18    164s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[04/09 22:10:18    164s] (I)      Layer  2:    4149907      3132         2     1444663     4218203    (25.51%) 
[04/09 22:10:18    164s] (I)      Layer  3:    2088355      4609        11      708488     2122945    (25.02%) 
[04/09 22:10:18    164s] (I)      Layer  4:    2651374      2717        12      140195     2691238    ( 4.95%) 
[04/09 22:10:18    164s] (I)      Layer  5:    1328765      2365        14       67446     1348270    ( 4.76%) 
[04/09 22:10:18    164s] (I)      Layer  6:    1401384      6150       132           0     1415716    ( 0.00%) 
[04/09 22:10:18    164s] (I)      Layer  7:     681555      1911        29       16545      691313    ( 2.34%) 
[04/09 22:10:18    164s] (I)      Layer  8:     682296       536        13       24040      683818    ( 3.40%) 
[04/09 22:10:18    164s] (I)      Layer  9:     353285        71         0      111009      242921    (31.36%) 
[04/09 22:10:18    164s] (I)      Layer 10:     167902         0         0      119161       57804    (67.34%) 
[04/09 22:10:18    164s] (I)      Total:      13504823     21491       213     2631545    13472224    (16.34%) 
[04/09 22:10:18    164s] (I)      
[04/09 22:10:18    164s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/09 22:10:18    164s] [NR-eGR]                        OverCon           OverCon            
[04/09 22:10:18    164s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[04/09 22:10:18    164s] [NR-eGR]        Layer             (1-2)               (3)    OverCon
[04/09 22:10:18    164s] [NR-eGR] ---------------------------------------------------------------
[04/09 22:10:18    164s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/09 22:10:18    164s] [NR-eGR]      M2 ( 2)         2( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/09 22:10:18    164s] [NR-eGR]      M3 ( 3)        11( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/09 22:10:18    164s] [NR-eGR]      M4 ( 4)        12( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/09 22:10:18    164s] [NR-eGR]      M5 ( 5)        14( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/09 22:10:18    164s] [NR-eGR]      M6 ( 6)        86( 0.02%)         4( 0.00%)   ( 0.02%) 
[04/09 22:10:18    164s] [NR-eGR]      M7 ( 7)        19( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/09 22:10:18    164s] [NR-eGR]      M8 ( 8)        13( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/09 22:10:18    164s] [NR-eGR]      M9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/09 22:10:18    164s] [NR-eGR]    MRDL (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/09 22:10:18    164s] [NR-eGR] ---------------------------------------------------------------
[04/09 22:10:18    164s] [NR-eGR]        Total       157( 0.00%)         4( 0.00%)   ( 0.00%) 
[04/09 22:10:18    164s] [NR-eGR] 
[04/09 22:10:18    164s] (I)      Finished Global Routing ( CPU: 0.64 sec, Real: 0.64 sec, Curr Mem: 2013.23 MB )
[04/09 22:10:18    165s] (I)      total 2D Cap : 13529674 = (4461173 H, 9068501 V)
[04/09 22:10:18    165s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.01% V
[04/09 22:10:18    165s] (I)      ============= Track Assignment ============
[04/09 22:10:18    165s] (I)      Started Track Assignment (1T) ( Curr Mem: 2013.23 MB )
[04/09 22:10:18    165s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[04/09 22:10:18    165s] (I)      Run Multi-thread track assignment
[04/09 22:10:18    165s] (I)      Finished Track Assignment (1T) ( CPU: 0.20 sec, Real: 0.20 sec, Curr Mem: 2025.03 MB )
[04/09 22:10:18    165s] (I)      Started Export ( Curr Mem: 2025.03 MB )
[04/09 22:10:18    165s] [NR-eGR]               Length (um)  Vias 
[04/09 22:10:18    165s] [NR-eGR] --------------------------------
[04/09 22:10:18    165s] [NR-eGR]  M1    (1H)             0  1182 
[04/09 22:10:18    165s] [NR-eGR]  M2    (2V)          4694  1623 
[04/09 22:10:18    165s] [NR-eGR]  M3    (3H)          7438   802 
[04/09 22:10:18    165s] [NR-eGR]  M4    (4V)          4296   390 
[04/09 22:10:18    165s] [NR-eGR]  M5    (5H)          3818   318 
[04/09 22:10:18    165s] [NR-eGR]  M6    (6V)         10223   177 
[04/09 22:10:18    165s] [NR-eGR]  M7    (7H)          3226    26 
[04/09 22:10:18    165s] [NR-eGR]  M8    (8V)           890     7 
[04/09 22:10:18    165s] [NR-eGR]  M9    (9H)           120     0 
[04/09 22:10:18    165s] [NR-eGR]  MRDL  (10V)            0     0 
[04/09 22:10:18    165s] [NR-eGR] --------------------------------
[04/09 22:10:18    165s] [NR-eGR]        Total        34706  4525 
[04/09 22:10:18    165s] [NR-eGR] --------------------------------------------------------------------------
[04/09 22:10:18    165s] [NR-eGR] Total half perimeter of net bounding box: 31576um
[04/09 22:10:18    165s] [NR-eGR] Total length: 34706um, number of vias: 4525
[04/09 22:10:18    165s] [NR-eGR] --------------------------------------------------------------------------
[04/09 22:10:18    165s] [NR-eGR] Total eGR-routed clock nets wire length: 2300um, number of vias: 446
[04/09 22:10:18    165s] [NR-eGR] --------------------------------------------------------------------------
[04/09 22:10:18    165s] (I)      Finished Export ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2025.03 MB )
[04/09 22:10:18    165s] Saved RC grid cleaned up.
[04/09 22:10:18    165s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.82 sec, Real: 1.82 sec, Curr Mem: 1970.03 MB )
[04/09 22:10:18    165s] (I)      ======================================= Runtime Summary =======================================
[04/09 22:10:18    165s] (I)       Step                                              %      Start     Finish      Real       CPU 
[04/09 22:10:18    165s] (I)      -----------------------------------------------------------------------------------------------
[04/09 22:10:18    165s] (I)       Early Global Route kernel                   100.00%  95.42 sec  97.24 sec  1.82 sec  1.82 sec 
[04/09 22:10:18    165s] (I)       +-Import and model                           31.01%  95.45 sec  96.01 sec  0.57 sec  0.56 sec 
[04/09 22:10:18    165s] (I)       | +-Create place DB                           0.16%  95.45 sec  95.45 sec  0.00 sec  0.00 sec 
[04/09 22:10:18    165s] (I)       | | +-Import place data                       0.14%  95.45 sec  95.45 sec  0.00 sec  0.00 sec 
[04/09 22:10:18    165s] (I)       | | | +-Read instances and placement          0.04%  95.45 sec  95.45 sec  0.00 sec  0.00 sec 
[04/09 22:10:18    165s] (I)       | | | +-Read nets                             0.06%  95.45 sec  95.45 sec  0.00 sec  0.00 sec 
[04/09 22:10:18    165s] (I)       | +-Create route DB                          24.21%  95.45 sec  95.89 sec  0.44 sec  0.45 sec 
[04/09 22:10:18    165s] (I)       | | +-Import route data (1T)                 24.17%  95.45 sec  95.89 sec  0.44 sec  0.45 sec 
[04/09 22:10:18    165s] (I)       | | | +-Read blockages ( Layer 2-10 )         1.03%  95.46 sec  95.48 sec  0.02 sec  0.02 sec 
[04/09 22:10:18    165s] (I)       | | | | +-Read routing blockages              0.00%  95.46 sec  95.46 sec  0.00 sec  0.00 sec 
[04/09 22:10:18    165s] (I)       | | | | +-Read instance blockages             0.08%  95.46 sec  95.46 sec  0.00 sec  0.01 sec 
[04/09 22:10:18    165s] (I)       | | | | +-Read PG blockages                   0.78%  95.46 sec  95.47 sec  0.01 sec  0.01 sec 
[04/09 22:10:18    165s] (I)       | | | | +-Read clock blockages                0.01%  95.47 sec  95.47 sec  0.00 sec  0.00 sec 
[04/09 22:10:18    165s] (I)       | | | | +-Read other blockages                0.01%  95.47 sec  95.47 sec  0.00 sec  0.00 sec 
[04/09 22:10:18    165s] (I)       | | | | +-Read halo blockages                 0.00%  95.47 sec  95.47 sec  0.00 sec  0.00 sec 
[04/09 22:10:18    165s] (I)       | | | | +-Read boundary cut boxes             0.00%  95.47 sec  95.47 sec  0.00 sec  0.00 sec 
[04/09 22:10:18    165s] (I)       | | | +-Read blackboxes                       0.00%  95.48 sec  95.48 sec  0.00 sec  0.00 sec 
[04/09 22:10:18    165s] (I)       | | | +-Read prerouted                        0.01%  95.48 sec  95.48 sec  0.00 sec  0.00 sec 
[04/09 22:10:18    165s] (I)       | | | +-Read unlegalized nets                 0.00%  95.48 sec  95.48 sec  0.00 sec  0.00 sec 
[04/09 22:10:18    165s] (I)       | | | +-Read nets                             0.02%  95.48 sec  95.48 sec  0.00 sec  0.00 sec 
[04/09 22:10:18    165s] (I)       | | | +-Set up via pillars                    0.00%  95.48 sec  95.48 sec  0.00 sec  0.00 sec 
[04/09 22:10:18    165s] (I)       | | | +-Initialize 3D grid graph              4.75%  95.48 sec  95.56 sec  0.09 sec  0.09 sec 
[04/09 22:10:18    165s] (I)       | | | +-Model blockage capacity              17.87%  95.57 sec  95.89 sec  0.33 sec  0.33 sec 
[04/09 22:10:18    165s] (I)       | | | | +-Initialize 3D capacity             16.27%  95.57 sec  95.86 sec  0.30 sec  0.30 sec 
[04/09 22:10:18    165s] (I)       | +-Read aux data                             0.00%  95.89 sec  95.89 sec  0.00 sec  0.00 sec 
[04/09 22:10:18    165s] (I)       | +-Others data preparation                   0.26%  95.89 sec  95.90 sec  0.00 sec  0.00 sec 
[04/09 22:10:18    165s] (I)       | +-Create route kernel                       6.26%  95.90 sec  96.01 sec  0.11 sec  0.11 sec 
[04/09 22:10:18    165s] (I)       +-Global Routing                             35.02%  96.01 sec  96.65 sec  0.64 sec  0.64 sec 
[04/09 22:10:18    165s] (I)       | +-Initialization                            0.36%  96.01 sec  96.02 sec  0.01 sec  0.01 sec 
[04/09 22:10:18    165s] (I)       | +-Net group 1                              23.50%  96.02 sec  96.45 sec  0.43 sec  0.42 sec 
[04/09 22:10:18    165s] (I)       | | +-Generate topology                       0.06%  96.02 sec  96.02 sec  0.00 sec  0.00 sec 
[04/09 22:10:18    165s] (I)       | | +-Phase 1a                                4.82%  96.19 sec  96.28 sec  0.09 sec  0.09 sec 
[04/09 22:10:18    165s] (I)       | | | +-Pattern routing (1T)                  0.59%  96.19 sec  96.20 sec  0.01 sec  0.01 sec 
[04/09 22:10:18    165s] (I)       | | | +-Pattern Routing Avoiding Blockages    3.45%  96.20 sec  96.26 sec  0.06 sec  0.06 sec 
[04/09 22:10:18    165s] (I)       | | | +-Add via demand to 2D                  0.69%  96.27 sec  96.28 sec  0.01 sec  0.01 sec 
[04/09 22:10:18    165s] (I)       | | +-Phase 1b                                0.93%  96.28 sec  96.30 sec  0.02 sec  0.01 sec 
[04/09 22:10:18    165s] (I)       | | | +-Monotonic routing (1T)                0.76%  96.28 sec  96.29 sec  0.01 sec  0.01 sec 
[04/09 22:10:18    165s] (I)       | | +-Phase 1c                                1.81%  96.30 sec  96.33 sec  0.03 sec  0.03 sec 
[04/09 22:10:18    165s] (I)       | | | +-Two level Routing                     1.79%  96.30 sec  96.33 sec  0.03 sec  0.03 sec 
[04/09 22:10:18    165s] (I)       | | | | +-Two Level Routing (Regular)         0.67%  96.31 sec  96.32 sec  0.01 sec  0.01 sec 
[04/09 22:10:18    165s] (I)       | | | | +-Two Level Routing (Strong)          0.53%  96.32 sec  96.33 sec  0.01 sec  0.01 sec 
[04/09 22:10:18    165s] (I)       | | +-Phase 1d                                0.63%  96.33 sec  96.34 sec  0.01 sec  0.02 sec 
[04/09 22:10:18    165s] (I)       | | | +-Detoured routing (1T)                 0.60%  96.33 sec  96.34 sec  0.01 sec  0.02 sec 
[04/09 22:10:18    165s] (I)       | | +-Phase 1e                                0.21%  96.34 sec  96.35 sec  0.00 sec  0.00 sec 
[04/09 22:10:18    165s] (I)       | | | +-Route legalization                    0.05%  96.34 sec  96.34 sec  0.00 sec  0.00 sec 
[04/09 22:10:18    165s] (I)       | | | | +-Legalize Blockage Violations        0.03%  96.34 sec  96.34 sec  0.00 sec  0.00 sec 
[04/09 22:10:18    165s] (I)       | | +-Phase 1l                                5.67%  96.35 sec  96.45 sec  0.10 sec  0.10 sec 
[04/09 22:10:18    165s] (I)       | | | +-Layer assignment (1T)                 1.89%  96.41 sec  96.45 sec  0.03 sec  0.03 sec 
[04/09 22:10:18    165s] (I)       | +-Clean cong LA                             0.00%  96.45 sec  96.45 sec  0.00 sec  0.00 sec 
[04/09 22:10:18    165s] (I)       +-Export 3D cong map                         18.71%  96.65 sec  96.99 sec  0.34 sec  0.35 sec 
[04/09 22:10:18    165s] (I)       | +-Export 2D cong map                        2.26%  96.95 sec  96.99 sec  0.04 sec  0.04 sec 
[04/09 22:10:18    165s] (I)       +-Extract Global 3D Wires                     0.05%  96.99 sec  97.00 sec  0.00 sec  0.00 sec 
[04/09 22:10:18    165s] (I)       +-Track Assignment (1T)                      11.17%  97.00 sec  97.20 sec  0.20 sec  0.20 sec 
[04/09 22:10:18    165s] (I)       | +-Initialization                            0.01%  97.00 sec  97.00 sec  0.00 sec  0.00 sec 
[04/09 22:10:18    165s] (I)       | +-Track Assignment Kernel                  11.04%  97.00 sec  97.20 sec  0.20 sec  0.20 sec 
[04/09 22:10:18    165s] (I)       | +-Free Memory                               0.00%  97.20 sec  97.20 sec  0.00 sec  0.00 sec 
[04/09 22:10:18    165s] (I)       +-Export                                      0.77%  97.20 sec  97.21 sec  0.01 sec  0.02 sec 
[04/09 22:10:18    165s] (I)       | +-Export DB wires                           0.19%  97.20 sec  97.20 sec  0.00 sec  0.00 sec 
[04/09 22:10:18    165s] (I)       | | +-Export all nets                         0.12%  97.20 sec  97.20 sec  0.00 sec  0.00 sec 
[04/09 22:10:18    165s] (I)       | | +-Set wire vias                           0.02%  97.20 sec  97.20 sec  0.00 sec  0.00 sec 
[04/09 22:10:18    165s] (I)       | +-Report wirelength                         0.42%  97.20 sec  97.21 sec  0.01 sec  0.02 sec 
[04/09 22:10:18    165s] (I)       | +-Update net boxes                          0.06%  97.21 sec  97.21 sec  0.00 sec  0.00 sec 
[04/09 22:10:18    165s] (I)       | +-Update timing                             0.00%  97.21 sec  97.21 sec  0.00 sec  0.00 sec 
[04/09 22:10:18    165s] (I)       +-Postprocess design                          1.28%  97.21 sec  97.24 sec  0.02 sec  0.02 sec 
[04/09 22:10:18    165s] (I)      ======================= Summary by functions ========================
[04/09 22:10:18    165s] (I)       Lv  Step                                      %      Real       CPU 
[04/09 22:10:18    165s] (I)      ---------------------------------------------------------------------
[04/09 22:10:18    165s] (I)        0  Early Global Route kernel           100.00%  1.82 sec  1.82 sec 
[04/09 22:10:18    165s] (I)        1  Global Routing                       35.02%  0.64 sec  0.64 sec 
[04/09 22:10:18    165s] (I)        1  Import and model                     31.01%  0.57 sec  0.56 sec 
[04/09 22:10:18    165s] (I)        1  Export 3D cong map                   18.71%  0.34 sec  0.35 sec 
[04/09 22:10:18    165s] (I)        1  Track Assignment (1T)                11.17%  0.20 sec  0.20 sec 
[04/09 22:10:18    165s] (I)        1  Postprocess design                    1.28%  0.02 sec  0.02 sec 
[04/09 22:10:18    165s] (I)        1  Export                                0.77%  0.01 sec  0.02 sec 
[04/09 22:10:18    165s] (I)        1  Extract Global 3D Wires               0.05%  0.00 sec  0.00 sec 
[04/09 22:10:18    165s] (I)        2  Create route DB                      24.21%  0.44 sec  0.45 sec 
[04/09 22:10:18    165s] (I)        2  Net group 1                          23.50%  0.43 sec  0.42 sec 
[04/09 22:10:18    165s] (I)        2  Track Assignment Kernel              11.04%  0.20 sec  0.20 sec 
[04/09 22:10:18    165s] (I)        2  Create route kernel                   6.26%  0.11 sec  0.11 sec 
[04/09 22:10:18    165s] (I)        2  Export 2D cong map                    2.26%  0.04 sec  0.04 sec 
[04/09 22:10:18    165s] (I)        2  Report wirelength                     0.42%  0.01 sec  0.02 sec 
[04/09 22:10:18    165s] (I)        2  Initialization                        0.37%  0.01 sec  0.01 sec 
[04/09 22:10:18    165s] (I)        2  Others data preparation               0.26%  0.00 sec  0.00 sec 
[04/09 22:10:18    165s] (I)        2  Export DB wires                       0.19%  0.00 sec  0.00 sec 
[04/09 22:10:18    165s] (I)        2  Create place DB                       0.16%  0.00 sec  0.00 sec 
[04/09 22:10:18    165s] (I)        2  Update net boxes                      0.06%  0.00 sec  0.00 sec 
[04/09 22:10:18    165s] (I)        2  Clean cong LA                         0.00%  0.00 sec  0.00 sec 
[04/09 22:10:18    165s] (I)        2  Update timing                         0.00%  0.00 sec  0.00 sec 
[04/09 22:10:18    165s] (I)        2  Free Memory                           0.00%  0.00 sec  0.00 sec 
[04/09 22:10:18    165s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[04/09 22:10:18    165s] (I)        3  Import route data (1T)               24.17%  0.44 sec  0.45 sec 
[04/09 22:10:18    165s] (I)        3  Phase 1l                              5.67%  0.10 sec  0.10 sec 
[04/09 22:10:18    165s] (I)        3  Phase 1a                              4.82%  0.09 sec  0.09 sec 
[04/09 22:10:18    165s] (I)        3  Phase 1c                              1.81%  0.03 sec  0.03 sec 
[04/09 22:10:18    165s] (I)        3  Phase 1b                              0.93%  0.02 sec  0.01 sec 
[04/09 22:10:18    165s] (I)        3  Phase 1d                              0.63%  0.01 sec  0.02 sec 
[04/09 22:10:18    165s] (I)        3  Phase 1e                              0.21%  0.00 sec  0.00 sec 
[04/09 22:10:18    165s] (I)        3  Import place data                     0.14%  0.00 sec  0.00 sec 
[04/09 22:10:18    165s] (I)        3  Export all nets                       0.12%  0.00 sec  0.00 sec 
[04/09 22:10:18    165s] (I)        3  Generate topology                     0.06%  0.00 sec  0.00 sec 
[04/09 22:10:18    165s] (I)        3  Set wire vias                         0.02%  0.00 sec  0.00 sec 
[04/09 22:10:18    165s] (I)        4  Model blockage capacity              17.87%  0.33 sec  0.33 sec 
[04/09 22:10:18    165s] (I)        4  Initialize 3D grid graph              4.75%  0.09 sec  0.09 sec 
[04/09 22:10:18    165s] (I)        4  Pattern Routing Avoiding Blockages    3.45%  0.06 sec  0.06 sec 
[04/09 22:10:18    165s] (I)        4  Layer assignment (1T)                 1.89%  0.03 sec  0.03 sec 
[04/09 22:10:18    165s] (I)        4  Two level Routing                     1.79%  0.03 sec  0.03 sec 
[04/09 22:10:18    165s] (I)        4  Read blockages ( Layer 2-10 )         1.03%  0.02 sec  0.02 sec 
[04/09 22:10:18    165s] (I)        4  Monotonic routing (1T)                0.76%  0.01 sec  0.01 sec 
[04/09 22:10:18    165s] (I)        4  Add via demand to 2D                  0.69%  0.01 sec  0.01 sec 
[04/09 22:10:18    165s] (I)        4  Detoured routing (1T)                 0.60%  0.01 sec  0.02 sec 
[04/09 22:10:18    165s] (I)        4  Pattern routing (1T)                  0.59%  0.01 sec  0.01 sec 
[04/09 22:10:18    165s] (I)        4  Read nets                             0.08%  0.00 sec  0.00 sec 
[04/09 22:10:18    165s] (I)        4  Route legalization                    0.05%  0.00 sec  0.00 sec 
[04/09 22:10:18    165s] (I)        4  Read instances and placement          0.04%  0.00 sec  0.00 sec 
[04/09 22:10:18    165s] (I)        4  Read prerouted                        0.01%  0.00 sec  0.00 sec 
[04/09 22:10:18    165s] (I)        4  Read unlegalized nets                 0.00%  0.00 sec  0.00 sec 
[04/09 22:10:18    165s] (I)        4  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[04/09 22:10:18    165s] (I)        4  Set up via pillars                    0.00%  0.00 sec  0.00 sec 
[04/09 22:10:18    165s] (I)        5  Initialize 3D capacity               16.27%  0.30 sec  0.30 sec 
[04/09 22:10:18    165s] (I)        5  Read PG blockages                     0.78%  0.01 sec  0.01 sec 
[04/09 22:10:18    165s] (I)        5  Two Level Routing (Regular)           0.67%  0.01 sec  0.01 sec 
[04/09 22:10:18    165s] (I)        5  Two Level Routing (Strong)            0.53%  0.01 sec  0.01 sec 
[04/09 22:10:18    165s] (I)        5  Read instance blockages               0.08%  0.00 sec  0.01 sec 
[04/09 22:10:18    165s] (I)        5  Legalize Blockage Violations          0.03%  0.00 sec  0.00 sec 
[04/09 22:10:18    165s] (I)        5  Read clock blockages                  0.01%  0.00 sec  0.00 sec 
[04/09 22:10:18    165s] (I)        5  Read other blockages                  0.01%  0.00 sec  0.00 sec 
[04/09 22:10:18    165s] (I)        5  Read halo blockages                   0.00%  0.00 sec  0.00 sec 
[04/09 22:10:18    165s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[04/09 22:10:18    165s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[04/09 22:10:18    165s] Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:01.9 real=0:00:01.9)
[04/09 22:10:18    165s] Legalization setup...
[04/09 22:10:18    165s] Using cell based legalization.
[04/09 22:10:18    165s] Initializing placement interface...
[04/09 22:10:18    165s]   Use check_library -place or consult logv if problems occur.
[04/09 22:10:18    165s]   Leaving CCOpt scope - Initializing placement interface...
[04/09 22:10:18    165s] OPERPROF: Starting DPlace-Init at level 1, MEM:1950.0M, EPOCH TIME: 1712725818.961892
[04/09 22:10:18    165s] Processing tracks to init pin-track alignment.
[04/09 22:10:18    165s] z: 2, totalTracks: 1
[04/09 22:10:18    165s] z: 4, totalTracks: 1
[04/09 22:10:18    165s] z: 6, totalTracks: 1
[04/09 22:10:18    165s] z: 8, totalTracks: 1
[04/09 22:10:18    165s] #spOpts: N=28 autoPA advPA hrOri=1 hrSnap=1 rpCkHalo=4 
[04/09 22:10:18    165s] All LLGs are deleted
[04/09 22:10:18    165s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:10:18    165s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:10:18    165s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1950.0M, EPOCH TIME: 1712725818.976874
[04/09 22:10:18    165s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.010, REAL:0.002, MEM:1950.0M, EPOCH TIME: 1712725818.978384
[04/09 22:10:18    165s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1950.0M, EPOCH TIME: 1712725818.980150
[04/09 22:10:18    165s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:10:18    165s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:10:18    165s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1950.0M, EPOCH TIME: 1712725818.980920
[04/09 22:10:18    165s] Max number of tech site patterns supported in site array is 256.
[04/09 22:10:18    165s] Core basic site is unit
[04/09 22:10:19    165s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1950.0M, EPOCH TIME: 1712725819.032215
[04/09 22:10:19    165s] After signature check, allow fast init is false, keep pre-filter is true.
[04/09 22:10:19    165s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[04/09 22:10:19    165s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.008, MEM:1950.0M, EPOCH TIME: 1712725819.040174
[04/09 22:10:19    165s] SiteArray: non-trimmed site array dimensions = 536 x 5921
[04/09 22:10:19    165s] SiteArray: use 16,465,920 bytes
[04/09 22:10:19    165s] SiteArray: current memory after site array memory allocation 1950.0M
[04/09 22:10:19    165s] SiteArray: FP blocked sites are writable
[04/09 22:10:19    165s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/09 22:10:19    165s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1950.0M, EPOCH TIME: 1712725819.100783
[04/09 22:10:19    165s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.090, REAL:0.091, MEM:1950.0M, EPOCH TIME: 1712725819.192028
[04/09 22:10:19    165s] SiteArray: number of non floorplan blocked sites for llg default is 2419972
[04/09 22:10:19    165s] Atter site array init, number of instance map data is 0.
[04/09 22:10:19    165s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.290, REAL:0.291, MEM:1950.0M, EPOCH TIME: 1712725819.271726
[04/09 22:10:19    165s] 
[04/09 22:10:19    165s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 22:10:19    165s] OPERPROF:     Starting CMU at level 3, MEM:1950.0M, EPOCH TIME: 1712725819.290276
[04/09 22:10:19    165s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.004, MEM:1950.0M, EPOCH TIME: 1712725819.294362
[04/09 22:10:19    165s] 
[04/09 22:10:19    165s] Bad Lib Cell Checking (CMU) is done! (0)
[04/09 22:10:19    165s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.320, REAL:0.321, MEM:1950.0M, EPOCH TIME: 1712725819.301365
[04/09 22:10:19    165s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1950.0M, EPOCH TIME: 1712725819.301609
[04/09 22:10:19    165s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1950.0M, EPOCH TIME: 1712725819.301821
[04/09 22:10:19    165s] [CPU] DPlace-Init (cpu=0:00:00.4, real=0:00:01.0, mem=1950.0MB).
[04/09 22:10:19    165s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.380, REAL:0.378, MEM:1950.0M, EPOCH TIME: 1712725819.339572
[04/09 22:10:19    165s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.4 real=0:00:00.4)
[04/09 22:10:19    165s] Initializing placement interface done.
[04/09 22:10:19    165s] Leaving CCOpt scope - Cleaning up placement interface...
[04/09 22:10:19    165s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1950.0M, EPOCH TIME: 1712725819.340292
[04/09 22:10:19    165s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2173).
[04/09 22:10:19    165s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:10:19    166s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:10:19    166s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:10:19    166s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.040, REAL:0.042, MEM:1950.0M, EPOCH TIME: 1712725819.381855
[04/09 22:10:19    166s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/09 22:10:19    166s] Leaving CCOpt scope - Initializing placement interface...
[04/09 22:10:19    166s] OPERPROF: Starting DPlace-Init at level 1, MEM:1950.0M, EPOCH TIME: 1712725819.387667
[04/09 22:10:19    166s] Processing tracks to init pin-track alignment.
[04/09 22:10:19    166s] z: 2, totalTracks: 1
[04/09 22:10:19    166s] z: 4, totalTracks: 1
[04/09 22:10:19    166s] z: 6, totalTracks: 1
[04/09 22:10:19    166s] z: 8, totalTracks: 1
[04/09 22:10:19    166s] #spOpts: N=28 autoPA advPA mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/09 22:10:19    166s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1950.0M, EPOCH TIME: 1712725819.402077
[04/09 22:10:19    166s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:10:19    166s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:10:19    166s] 
[04/09 22:10:19    166s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 22:10:19    166s] OPERPROF:     Starting CMU at level 3, MEM:1950.0M, EPOCH TIME: 1712725819.525450
[04/09 22:10:19    166s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.004, MEM:1950.0M, EPOCH TIME: 1712725819.529195
[04/09 22:10:19    166s] 
[04/09 22:10:19    166s] Bad Lib Cell Checking (CMU) is done! (0)
[04/09 22:10:19    166s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.220, REAL:0.135, MEM:1950.0M, EPOCH TIME: 1712725819.536638
[04/09 22:10:19    166s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1950.0M, EPOCH TIME: 1712725819.536905
[04/09 22:10:19    166s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1950.0M, EPOCH TIME: 1712725819.537080
[04/09 22:10:19    166s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=1950.0MB).
[04/09 22:10:19    166s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.240, REAL:0.150, MEM:1950.0M, EPOCH TIME: 1712725819.537526
[04/09 22:10:19    166s] Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.2 real=0:00:00.2)
[04/09 22:10:19    166s] (I)      Default pattern map key = fifo1_sram_default.
[04/09 22:10:19    166s] (I)      Load db... (mem=1950.0M)
[04/09 22:10:19    166s] (I)      Read data from FE... (mem=1950.0M)
[04/09 22:10:19    166s] (I)      Number of ignored instance 0
[04/09 22:10:19    166s] (I)      Number of inbound cells 0
[04/09 22:10:19    166s] (I)      Number of opened ILM blockages 0
[04/09 22:10:19    166s] (I)      Number of instances temporarily fixed by detailed placement 33
[04/09 22:10:19    166s] (I)      numMoveCells=286, numMacros=33  numPads=15  numMultiRowHeightInsts=0
[04/09 22:10:19    166s] (I)      cell height: 1672, count: 286
[04/09 22:10:19    166s] (I)      Read rows... (mem=1950.0M)
[04/09 22:10:19    166s] (I)      Reading non-standard rows with height 3344
[04/09 22:10:19    166s] WARNING: For techSite unitdouble, row: (104, 2384) - (579984, 5728) is outside of core-box: (310032, 310032) - (890064, 890064)
[04/09 22:10:19    166s] WARNING: For techSite unitdouble, row: (104, 5728) - (579984, 9072) is outside of core-box: (310032, 310032) - (890064, 890064)
[04/09 22:10:19    166s] WARNING: For techSite unitdouble, row: (104, 9072) - (579984, 12416) is outside of core-box: (310032, 310032) - (890064, 890064)
[04/09 22:10:19    166s] WARNING: For techSite unitdouble, row: (104, 12416) - (579984, 15760) is outside of core-box: (310032, 310032) - (890064, 890064)
[04/09 22:10:19    166s] WARNING: For techSite unitdouble, row: (104, 15760) - (579984, 19104) is outside of core-box: (310032, 310032) - (890064, 890064)
[04/09 22:10:19    166s] WARNING: For techSite unitdouble, row: (104, 19104) - (579984, 22448) is outside of core-box: (310032, 310032) - (890064, 890064)
[04/09 22:10:19    166s] WARNING: For techSite unitdouble, row: (104, 22448) - (579984, 25792) is outside of core-box: (310032, 310032) - (890064, 890064)
[04/09 22:10:19    166s] WARNING: For techSite unitdouble, row: (104, 25792) - (579984, 29136) is outside of core-box: (310032, 310032) - (890064, 890064)
[04/09 22:10:19    166s] WARNING: For techSite unitdouble, row: (104, 29136) - (579984, 32480) is outside of core-box: (310032, 310032) - (890064, 890064)
[04/09 22:10:19    166s] WARNING: For techSite unitdouble, row: (104, 32480) - (579984, 35824) is outside of core-box: (310032, 310032) - (890064, 890064)
[04/09 22:10:19    166s] WARNING: For techSite unitdouble, row: (104, 35824) - (579984, 39168) is outside of core-box: (310032, 310032) - (890064, 890064)
[04/09 22:10:19    166s] WARNING: For techSite unitdouble, row: (104, 39168) - (579984, 42512) is outside of core-box: (310032, 310032) - (890064, 890064)
[04/09 22:10:19    166s] WARNING: For techSite unitdouble, row: (104, 42512) - (579984, 45856) is outside of core-box: (310032, 310032) - (890064, 890064)
[04/09 22:10:19    166s] WARNING: For techSite unitdouble, row: (104, 45856) - (579984, 49200) is outside of core-box: (310032, 310032) - (890064, 890064)
[04/09 22:10:19    166s] WARNING: For techSite unitdouble, row: (104, 49200) - (579984, 52544) is outside of core-box: (310032, 310032) - (890064, 890064)
[04/09 22:10:19    166s] WARNING: For techSite unitdouble, row: (104, 52544) - (579984, 55888) is outside of core-box: (310032, 310032) - (890064, 890064)
[04/09 22:10:19    166s] WARNING: For techSite unitdouble, row: (104, 55888) - (579984, 59232) is outside of core-box: (310032, 310032) - (890064, 890064)
[04/09 22:10:19    166s] WARNING: For techSite unitdouble, row: (104, 59232) - (579984, 62576) is outside of core-box: (310032, 310032) - (890064, 890064)
[04/09 22:10:19    166s] WARNING: For techSite unitdouble, row: (104, 62576) - (579984, 65920) is outside of core-box: (310032, 310032) - (890064, 890064)
[04/09 22:10:19    166s] WARNING: For techSite unitdouble, row: (104, 65920) - (579984, 69264) is outside of core-box: (310032, 310032) - (890064, 890064)
[04/09 22:10:19    166s] WARNING: For techSite unitdouble, have a total of 92 rows defined outside of core-box
[04/09 22:10:19    166s] WARNING: For techSite unit, row: (300000, 300000) - (900096, 301672) is outside of core-box: (310032, 310032) - (890064, 890064)
[04/09 22:10:19    166s] WARNING: For techSite unit, row: (300000, 301672) - (900096, 303344) is outside of core-box: (310032, 310032) - (890064, 890064)
[04/09 22:10:19    166s] WARNING: For techSite unit, row: (300000, 303344) - (900096, 305016) is outside of core-box: (310032, 310032) - (890064, 890064)
[04/09 22:10:19    166s] WARNING: For techSite unit, row: (300000, 305016) - (900096, 306688) is outside of core-box: (310032, 310032) - (890064, 890064)
[04/09 22:10:19    166s] WARNING: For techSite unit, row: (300000, 306688) - (900096, 308360) is outside of core-box: (310032, 310032) - (890064, 890064)
[04/09 22:10:19    166s] WARNING: For techSite unit, row: (300000, 308360) - (900096, 310032) is outside of core-box: (310032, 310032) - (890064, 890064)
[04/09 22:10:19    166s] WARNING: For techSite unit, row: (300000, 888544) - (900096, 890216) is outside of core-box: (310032, 310032) - (890064, 890064)
[04/09 22:10:19    166s] WARNING: For techSite unit, row: (300000, 890216) - (900096, 891888) is outside of core-box: (310032, 310032) - (890064, 890064)
[04/09 22:10:19    166s] WARNING: For techSite unit, row: (300000, 891888) - (900096, 893560) is outside of core-box: (310032, 310032) - (890064, 890064)
[04/09 22:10:19    166s] WARNING: For techSite unit, row: (300000, 893560) - (900096, 895232) is outside of core-box: (310032, 310032) - (890064, 890064)
[04/09 22:10:19    166s] WARNING: For techSite unit, row: (300000, 895232) - (900096, 896904) is outside of core-box: (310032, 310032) - (890064, 890064)
[04/09 22:10:19    166s] WARNING: For techSite unit, row: (300000, 896904) - (900096, 898576) is outside of core-box: (310032, 310032) - (890064, 890064)
[04/09 22:10:19    166s] WARNING: For techSite unit, have a total of 12 rows defined outside of core-box
[04/09 22:10:19    166s] (I)      rowRegion is not equal to core box, resetting core box
[04/09 22:10:19    166s] (I)      rowRegion : (104, 310032) - (900096, 888544)
[04/09 22:10:19    166s] (I)      coreBox   : (310032, 310032) - (890064, 890064)
[04/09 22:10:19    166s] (I)      Done Read rows (cpu=0.000s, mem=1950.0M)
[04/09 22:10:19    166s] (I)      Done Read data from FE (cpu=0.010s, mem=1950.0M)
[04/09 22:10:19    166s] (I)      Done Load db (cpu=0.010s, mem=1950.0M)
[04/09 22:10:19    166s] (I)      Constructing placeable region... (mem=1950.0M)
[04/09 22:10:19    166s] (I)      Constructing bin map
[04/09 22:10:19    166s] (I)      Initialize bin information with width=16720 height=16720
[04/09 22:10:19    166s] (I)      Done constructing bin map
[04/09 22:10:19    166s] (I)      Compute region effective width... (mem=1950.0M)
[04/09 22:10:19    166s] (I)      Done Compute region effective width (cpu=0.000s, mem=1950.0M)
[04/09 22:10:19    166s] (I)      Done Constructing placeable region (cpu=0.000s, mem=1950.0M)
[04/09 22:10:19    166s] Legalization setup done. (took cpu=0:00:00.7 real=0:00:00.6)
[04/09 22:10:19    166s] Validating CTS configuration...
[04/09 22:10:19    166s] Checking module port directions...
[04/09 22:10:19    166s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/09 22:10:19    166s] Non-default CCOpt properties:
[04/09 22:10:19    166s]   Public non-default CCOpt properties:
[04/09 22:10:19    166s]     cts_merge_clock_gates is set for at least one object
[04/09 22:10:19    166s]     cts_merge_clock_logic is set for at least one object
[04/09 22:10:19    166s]     route_type is set for at least one object
[04/09 22:10:19    166s]     routing_top_min_fanout is set for at least one object
[04/09 22:10:19    166s]     target_insertion_delay is set for at least one object
[04/09 22:10:19    166s]     target_max_trans_sdc is set for at least one object
[04/09 22:10:19    166s]     update_io_latency: 0 (default: true)
[04/09 22:10:19    166s]   No private non-default CCOpt properties
[04/09 22:10:19    166s] Route type trimming info:
[04/09 22:10:19    166s]   No route type modifications were made.
[04/09 22:10:19    166s] 
[04/09 22:10:19    166s] Trim Metal Layers:
[04/09 22:10:19    166s] LayerId::1 widthSet size::4
[04/09 22:10:19    166s] LayerId::2 widthSet size::4
[04/09 22:10:19    166s] LayerId::3 widthSet size::5
[04/09 22:10:19    166s] LayerId::4 widthSet size::5
[04/09 22:10:19    166s] LayerId::5 widthSet size::5
[04/09 22:10:19    166s] LayerId::6 widthSet size::5
[04/09 22:10:19    166s] LayerId::7 widthSet size::5
[04/09 22:10:19    166s] LayerId::8 widthSet size::5
[04/09 22:10:19    166s] LayerId::9 widthSet size::4
[04/09 22:10:19    166s] LayerId::10 widthSet size::2
[04/09 22:10:19    166s] Updating RC grid for preRoute extraction ...
[04/09 22:10:19    166s] eee: pegSigSF::1.070000
[04/09 22:10:19    166s] Initializing multi-corner capacitance tables ... 
[04/09 22:10:20    166s] Initializing multi-corner resistance tables ...
[04/09 22:10:20    166s] eee: l::1 avDens::0.093717 usedTrk::10561.578657 availTrk::112696.899723 sigTrk::10561.578657
[04/09 22:10:20    166s] eee: l::2 avDens::0.016563 usedTrk::283.535825 availTrk::17118.211920 sigTrk::283.535825
[04/09 22:10:20    166s] eee: l::3 avDens::0.045724 usedTrk::465.053768 availTrk::10171.000096 sigTrk::465.053768
[04/09 22:10:20    166s] eee: l::4 avDens::0.034028 usedTrk::1967.309150 availTrk::57814.594244 sigTrk::1967.309150
[04/09 22:10:20    166s] eee: l::5 avDens::0.073243 usedTrk::2116.798325 availTrk::28901.017642 sigTrk::2116.798325
[04/09 22:10:20    166s] eee: l::6 avDens::0.074649 usedTrk::2744.650538 availTrk::36767.500000 sigTrk::2744.650538
[04/09 22:10:20    166s] eee: l::7 avDens::0.097571 usedTrk::1722.609629 availTrk::17655.000000 sigTrk::1722.609629
[04/09 22:10:20    166s] eee: l::8 avDens::0.066422 usedTrk::747.085646 availTrk::11247.500000 sigTrk::747.085646
[04/09 22:10:20    166s] eee: l::9 avDens::0.043948 usedTrk::13.898565 availTrk::316.250000 sigTrk::13.898565
[04/09 22:10:20    166s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/09 22:10:20    167s] {RT cmax 0 10 10 {9 0} 1}
[04/09 22:10:20    167s] eee: LAM: n=32 LLS=2-3 HLS=3-5 rDens=0.295556 uaWl=1.000000 uaWlH=0.650433 aWlH=0.000000 lMod=0 pMax=0.933600 pMod=77 wcR=0.472500 newSi=0.001600 wHLS=1.181250 siPrev=0 viaL=0.000000
[04/09 22:10:20    167s] End AAE Lib Interpolated Model. (MEM=1965.03 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/09 22:10:20    167s] Accumulated time to calculate placeable region: 0.01
[04/09 22:10:20    167s] Accumulated time to calculate placeable region: 0.01
[04/09 22:10:20    167s] Accumulated time to calculate placeable region: 0.02
[04/09 22:10:20    167s] Accumulated time to calculate placeable region: 0.02
[04/09 22:10:20    167s] Accumulated time to calculate placeable region: 0.03
[04/09 22:10:20    167s] Accumulated time to calculate placeable region: 0.03
[04/09 22:10:20    167s] Accumulated time to calculate placeable region: 0.04
[04/09 22:10:20    167s] Accumulated time to calculate placeable region: 0.04
[04/09 22:10:20    167s] (I)      Initializing Steiner engine. 
[04/09 22:10:20    167s] (I)      ======================= Layers ========================
[04/09 22:10:20    167s] (I)      +-----+-----+--------------+---------+--------+-------+
[04/09 22:10:20    167s] (I)      | DB# |  ID |         Name |    Type | #Masks | Extra |
[04/09 22:10:20    167s] (I)      +-----+-----+--------------+---------+--------+-------+
[04/09 22:10:20    167s] (I)      |  33 |   0 |           CO |     cut |      1 |       |
[04/09 22:10:20    167s] (I)      |   1 |   1 |           M1 |    wire |      1 |       |
[04/09 22:10:20    167s] (I)      |  34 |   1 |         VIA1 |     cut |      1 |       |
[04/09 22:10:20    167s] (I)      |   2 |   2 |           M2 |    wire |      1 |       |
[04/09 22:10:20    167s] (I)      |  35 |   2 |         VIA2 |     cut |      1 |       |
[04/09 22:10:20    167s] (I)      |   3 |   3 |           M3 |    wire |      1 |       |
[04/09 22:10:20    167s] (I)      |  36 |   3 |         VIA3 |     cut |      1 |       |
[04/09 22:10:20    167s] (I)      |   4 |   4 |           M4 |    wire |      1 |       |
[04/09 22:10:20    167s] (I)      |  37 |   4 |         VIA4 |     cut |      1 |       |
[04/09 22:10:20    167s] (I)      |   5 |   5 |           M5 |    wire |      1 |       |
[04/09 22:10:20    167s] (I)      |  38 |   5 |         VIA5 |     cut |      1 |       |
[04/09 22:10:20    167s] (I)      |   6 |   6 |           M6 |    wire |      1 |       |
[04/09 22:10:20    167s] (I)      |  39 |   6 |         VIA6 |     cut |      1 |       |
[04/09 22:10:20    167s] (I)      |   7 |   7 |           M7 |    wire |      1 |       |
[04/09 22:10:20    167s] (I)      |  40 |   7 |         VIA7 |     cut |      1 |       |
[04/09 22:10:20    167s] (I)      |   8 |   8 |           M8 |    wire |      1 |       |
[04/09 22:10:20    167s] (I)      |  41 |   8 |         VIA8 |     cut |      1 |       |
[04/09 22:10:20    167s] (I)      |   9 |   9 |           M9 |    wire |      1 |       |
[04/09 22:10:20    167s] (I)      |  42 |   9 |       VIARDL |     cut |      1 |       |
[04/09 22:10:20    167s] (I)      |  10 |  10 |         MRDL |    wire |      1 |       |
[04/09 22:10:20    167s] (I)      +-----+-----+--------------+---------+--------+-------+
[04/09 22:10:20    167s] (I)      |  64 |  64 |        NWELL |   other |        |    MS |
[04/09 22:10:20    167s] (I)      |  65 |  65 |          DNW |   other |        |    MS |
[04/09 22:10:20    167s] (I)      |  66 |  66 |         DIFF |   other |        |    MS |
[04/09 22:10:20    167s] (I)      |  67 |  67 |         PIMP |   other |        |    MS |
[04/09 22:10:20    167s] (I)      |  68 |  68 |         NIMP |   other |        |    MS |
[04/09 22:10:20    167s] (I)      |  69 |  69 |      DIFF_18 |   other |        |    MS |
[04/09 22:10:20    167s] (I)      |  70 |  70 |          PAD |   other |        |    MS |
[04/09 22:10:20    167s] (I)      |  71 |  71 |       ESD_25 |   other |        |    MS |
[04/09 22:10:20    167s] (I)      |  72 |  72 |         SBLK |   other |        |    MS |
[04/09 22:10:20    167s] (I)      |  73 |  73 |       HVTIMP |   other |        |    MS |
[04/09 22:10:20    167s] (I)      |  74 |  74 |       LVTIMP |   other |        |    MS |
[04/09 22:10:20    167s] (I)      |  75 |  75 |        M1PIN |   other |        |    MS |
[04/09 22:10:20    167s] (I)      |  76 |  76 |        M2PIN |   other |        |    MS |
[04/09 22:10:20    167s] (I)      |  77 |  77 |        M3PIN |   other |        |    MS |
[04/09 22:10:20    167s] (I)      |  78 |  78 |        M4PIN |   other |        |    MS |
[04/09 22:10:20    167s] (I)      |  79 |  79 |        M5PIN |   other |        |    MS |
[04/09 22:10:20    167s] (I)      |  80 |  80 |        M6PIN |   other |        |    MS |
[04/09 22:10:20    167s] (I)      |  81 |  81 |        M7PIN |   other |        |    MS |
[04/09 22:10:20    167s] (I)      |  82 |  82 |        M8PIN |   other |        |    MS |
[04/09 22:10:20    167s] (I)      |  83 |  83 |        M9PIN |   other |        |    MS |
[04/09 22:10:20    167s] (I)      |  84 |  84 |     MRDL9PIN |   other |        |    MS |
[04/09 22:10:20    167s] (I)      |  85 |  85 |       HOTNWL |   other |        |    MS |
[04/09 22:10:20    167s] (I)      |  86 |  86 |         DIOD |   other |        |    MS |
[04/09 22:10:20    167s] (I)      |  87 |  87 |       BJTDMY |   other |        |    MS |
[04/09 22:10:20    167s] (I)      |  88 |  88 |          RNW |   other |        |    MS |
[04/09 22:10:20    167s] (I)      |  89 |  89 |        RMARK |   other |        |    MS |
[04/09 22:10:20    167s] (I)      |  90 |  90 |   prBoundary |   other |        |    MS |
[04/09 22:10:20    167s] (I)      |  91 |  91 |         LOGO |   other |        |    MS |
[04/09 22:10:20    167s] (I)      |  92 |  92 |           IP |   other |        |    MS |
[04/09 22:10:20    167s] (I)      |  93 |  93 |          RM1 |   other |        |    MS |
[04/09 22:10:20    167s] (I)      |  94 |  94 |          RM2 |   other |        |    MS |
[04/09 22:10:20    167s] (I)      |  95 |  95 |          RM3 |   other |        |    MS |
[04/09 22:10:20    167s] (I)      |  96 |  96 |          RM4 |   other |        |    MS |
[04/09 22:10:20    167s] (I)      |  97 |  97 |          RM5 |   other |        |    MS |
[04/09 22:10:20    167s] (I)      |  98 |  98 |          RM6 |   other |        |    MS |
[04/09 22:10:20    167s] (I)      |  99 |  99 |          RM7 |   other |        |    MS |
[04/09 22:10:20    167s] (I)      | 100 | 100 |          RM8 |   other |        |    MS |
[04/09 22:10:20    167s] (I)      | 101 | 101 |          RM9 |   other |        |    MS |
[04/09 22:10:20    167s] (I)      | 102 | 102 |      DM1EXCL |   other |        |    MS |
[04/09 22:10:20    167s] (I)      | 103 | 103 |      DM2EXCL |   other |        |    MS |
[04/09 22:10:20    167s] (I)      | 104 | 104 |      DM3EXCL |   other |        |    MS |
[04/09 22:10:20    167s] (I)      | 105 | 105 |      DM4EXCL |   other |        |    MS |
[04/09 22:10:20    167s] (I)      | 106 | 106 |      DM5EXCL |   other |        |    MS |
[04/09 22:10:20    167s] (I)      | 107 | 107 |      DM6EXCL |   other |        |    MS |
[04/09 22:10:20    167s] (I)      | 108 | 108 |      DM7EXCL |   other |        |    MS |
[04/09 22:10:20    167s] (I)      | 109 | 109 |      DM8EXCL |   other |        |    MS |
[04/09 22:10:20    167s] (I)      | 110 | 110 |      DM9EXCL |   other |        |    MS |
[04/09 22:10:20    167s] (I)      | 111 | 111 |      DIFF_25 |   other |        |    MS |
[04/09 22:10:20    167s] (I)      | 112 | 112 |      DIFF_FM |   other |        |    MS |
[04/09 22:10:20    167s] (I)      | 113 | 113 |        PO_FM |   other |        |    MS |
[04/09 22:10:20    167s] (I)      |   0 |   0 |           PO |   other |        |    MS |
[04/09 22:10:20    167s] (I)      | 114 | 114 | OverlapCheck | overlap |        |       |
[04/09 22:10:20    167s] (I)      +-----+-----+--------------+---------+--------+-------+
[04/09 22:10:20    167s] WARNING: For techSite unit, row: (300000, 300000) - (900096, 301672) is outside of core-box: (310032, 310032) - (890064, 890064)
[04/09 22:10:20    167s] WARNING: For techSite unit, row: (300000, 301672) - (900096, 303344) is outside of core-box: (310032, 310032) - (890064, 890064)
[04/09 22:10:20    167s] WARNING: For techSite unit, row: (300000, 303344) - (900096, 305016) is outside of core-box: (310032, 310032) - (890064, 890064)
[04/09 22:10:20    167s] WARNING: For techSite unit, row: (300000, 305016) - (900096, 306688) is outside of core-box: (310032, 310032) - (890064, 890064)
[04/09 22:10:20    167s] WARNING: For techSite unit, row: (300000, 306688) - (900096, 308360) is outside of core-box: (310032, 310032) - (890064, 890064)
[04/09 22:10:20    167s] WARNING: For techSite unit, row: (300000, 308360) - (900096, 310032) is outside of core-box: (310032, 310032) - (890064, 890064)
[04/09 22:10:20    167s] WARNING: For techSite unit, row: (300000, 888544) - (900096, 890216) is outside of core-box: (310032, 310032) - (890064, 890064)
[04/09 22:10:20    167s] WARNING: For techSite unit, row: (300000, 890216) - (900096, 891888) is outside of core-box: (310032, 310032) - (890064, 890064)
[04/09 22:10:20    167s] WARNING: For techSite unit, row: (300000, 891888) - (900096, 893560) is outside of core-box: (310032, 310032) - (890064, 890064)
[04/09 22:10:20    167s] WARNING: For techSite unit, row: (300000, 893560) - (900096, 895232) is outside of core-box: (310032, 310032) - (890064, 890064)
[04/09 22:10:20    167s] WARNING: For techSite unit, row: (300000, 895232) - (900096, 896904) is outside of core-box: (310032, 310032) - (890064, 890064)
[04/09 22:10:20    167s] WARNING: For techSite unit, row: (300000, 896904) - (900096, 898576) is outside of core-box: (310032, 310032) - (890064, 890064)
[04/09 22:10:20    167s] WARNING: For techSite unit, have a total of 12 rows defined outside of core-box
[04/09 22:10:21    168s] Library trimming buffers in power domain auto-default and half-corner max_corner:setup.late removed 3 of 8 cells
[04/09 22:10:21    168s] Original list had 8 cells:
[04/09 22:10:21    168s] NBUFFX32_RVT NBUFFX32_HVT NBUFFX16_RVT NBUFFX16_HVT NBUFFX8_RVT NBUFFX4_RVT NBUFFX4_HVT NBUFFX2_RVT 
[04/09 22:10:21    168s] New trimmed list has 5 cells:
[04/09 22:10:21    168s] NBUFFX32_RVT NBUFFX16_RVT NBUFFX8_RVT NBUFFX4_RVT NBUFFX2_RVT 
[04/09 22:10:21    168s] Accumulated time to calculate placeable region: 0.04
[04/09 22:10:21    168s] Accumulated time to calculate placeable region: 0.05
[04/09 22:10:21    168s] Accumulated time to calculate placeable region: 0.05
[04/09 22:10:21    168s] Accumulated time to calculate placeable region: 0.05
[04/09 22:10:21    168s] Accumulated time to calculate placeable region: 0.06
[04/09 22:10:21    168s] Accumulated time to calculate placeable region: 0.06
[04/09 22:10:21    168s] Accumulated time to calculate placeable region: 0.07
[04/09 22:10:21    168s] Accumulated time to calculate placeable region: 0.07
[04/09 22:10:21    168s] Accumulated time to calculate placeable region: 0.07
[04/09 22:10:21    168s] Accumulated time to calculate placeable region: 0.08
[04/09 22:10:21    168s] Accumulated time to calculate placeable region: 0.08
[04/09 22:10:21    168s] Accumulated time to calculate placeable region: 0.09
[04/09 22:10:21    168s] Accumulated time to calculate placeable region: 0.09
[04/09 22:10:21    168s] Accumulated time to calculate placeable region: 0.1
[04/09 22:10:21    168s] Library trimming inverters in power domain auto-default and half-corner max_corner:setup.late removed 7 of 14 cells
[04/09 22:10:21    168s] Original list had 14 cells:
[04/09 22:10:21    168s] INVX32_RVT IBUFFX32_RVT INVX16_RVT IBUFFX32_HVT IBUFFX16_RVT INVX8_RVT IBUFFX16_HVT IBUFFX8_RVT INVX4_RVT IBUFFX4_RVT IBUFFX2_RVT INVX2_RVT INVX1_RVT INVX0_RVT 
[04/09 22:10:21    168s] New trimmed list has 7 cells:
[04/09 22:10:21    168s] INVX32_RVT INVX16_RVT INVX8_RVT INVX4_RVT INVX2_RVT INVX1_RVT INVX0_RVT 
[04/09 22:10:21    168s] Accumulated time to calculate placeable region: 0.1
[04/09 22:10:21    168s] Accumulated time to calculate placeable region: 0.11
[04/09 22:10:22    168s] Accumulated time to calculate placeable region: 0.11
[04/09 22:10:22    168s] Accumulated time to calculate placeable region: 0.11
[04/09 22:10:22    168s] Accumulated time to calculate placeable region: 0.12
[04/09 22:10:22    168s] Accumulated time to calculate placeable region: 0.12
[04/09 22:10:22    168s] Accumulated time to calculate placeable region: 0.12
[04/09 22:10:22    168s] Accumulated time to calculate placeable region: 0.13
[04/09 22:10:25    172s] **WARN: (IMPCCOPT-4313):	Innovus cannot determine the drive strength of rclk, which drives the root of clock_tree rclk. To time this clock tree, Innovus will assume that it is driven by a driver cell with a fixed output slew of 0.000 and a maximum driven capacitance of 0.000. It is recommended that you set the source_driver property on this clock tree appropriately in order to correct this assumption.
[04/09 22:10:25    172s] **WARN: (IMPCCOPT-4313):	Innovus cannot determine the drive strength of wclk, which drives the root of clock_tree wclk. To time this clock tree, Innovus will assume that it is driven by a driver cell with a fixed output slew of 0.000 and a maximum driven capacitance of 0.000. It is recommended that you set the source_driver property on this clock tree appropriately in order to correct this assumption.
[04/09 22:10:25    172s] **WARN: (IMPCCOPT-4313):	Innovus cannot determine the drive strength of wclk2x, which drives the root of clock_tree wclk2x. To time this clock tree, Innovus will assume that it is driven by a driver cell with a fixed output slew of 0.000 and a maximum driven capacitance of 0.000. It is recommended that you set the source_driver property on this clock tree appropriately in order to correct this assumption.
[04/09 22:10:25    172s] Clock tree balancer configuration for clock_trees rclk wclk wclk2x:
[04/09 22:10:25    172s] Non-default CCOpt properties:
[04/09 22:10:25    172s]   Public non-default CCOpt properties:
[04/09 22:10:25    172s]     cts_merge_clock_gates: true (default: false)
[04/09 22:10:25    172s]     cts_merge_clock_logic: true (default: false)
[04/09 22:10:25    172s]     route_type (leaf): default_route_type_leaf (default: default)
[04/09 22:10:25    172s]     route_type (top): top_type (default: default)
[04/09 22:10:25    172s]     route_type (trunk): trunk_type (default: default)
[04/09 22:10:25    172s]     routing_top_min_fanout: 10000 (default: unset)
[04/09 22:10:25    172s]   No private non-default CCOpt properties
[04/09 22:10:25    172s] For power domain auto-default:
[04/09 22:10:25    172s]   Buffers:     {NBUFFX32_RVT NBUFFX16_RVT NBUFFX8_RVT NBUFFX4_RVT NBUFFX2_RVT}
[04/09 22:10:25    172s]   Inverters:   {INVX32_RVT INVX16_RVT INVX8_RVT INVX4_RVT INVX2_RVT INVX1_RVT INVX0_RVT}
[04/09 22:10:25    172s]   Clock gates: CGLPPSX16_RVT CGLPPSX16_HVT CGLPPSX8_RVT CGLPPSX8_HVT CGLPPSX4_RVT CGLPPSX4_HVT CGLPPSX2_RVT CGLPPSX2_HVT 
[04/09 22:10:25    172s]   Unblocked area available for placement of any clock cells in power_domain auto-default: 276620.241um^2
[04/09 22:10:25    172s] Top Routing info:
[04/09 22:10:25    172s]   Route-type name: top_type; Top/bottom preferred layer name: M8/M7; 
[04/09 22:10:25    172s]   Non-default rule name: CTS_RULE; Unshielded; Mask Constraint: 0; Source: route_type.
[04/09 22:10:25    172s] Trunk Routing info:
[04/09 22:10:25    172s]   Route-type name: trunk_type; Top/bottom preferred layer name: M6/M5; 
[04/09 22:10:25    172s]   Non-default rule name: CTS_RULE; Unshielded; Mask Constraint: 0; Source: route_type.
[04/09 22:10:25    172s] Leaf Routing info:
[04/09 22:10:25    172s]   Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[04/09 22:10:25    172s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[04/09 22:10:25    172s] For timing_corner max_corner:setup, late and power domain auto-default:
[04/09 22:10:25    172s]   Slew time target (leaf):    0.250ns
[04/09 22:10:25    172s]   Slew time target (trunk):   0.250ns
[04/09 22:10:25    172s]   Slew time target (top):     0.250ns
[04/09 22:10:25    172s]   Buffer unit delay: 0.085ns
[04/09 22:10:25    172s]   Buffer max distance: 1320.000um
[04/09 22:10:25    172s] Fastest wire driving cells and distances:
[04/09 22:10:25    172s]   For nets routed with trunk routing rules:
[04/09 22:10:25    172s]     Buffer    : {lib_cell:NBUFFX32_RVT, fastest_considered_half_corner=max_corner:setup.late, optimalDrivingDistance=1162.562um, saturatedSlew=0.123ns, speed=6944.815um per ns, cellArea=9.181um^2 per 1000um}
[04/09 22:10:25    172s]     Inverter  : {lib_cell:INVX32_RVT, fastest_considered_half_corner=max_corner:setup.late, optimalDrivingDistance=669.322um, saturatedSlew=0.082ns, speed=9187.673um per ns, cellArea=13.669um^2 per 1000um}
[04/09 22:10:25    172s]     Clock gate: {lib_cell:CGLPPSX16_RVT, fastest_considered_half_corner=max_corner:setup.late, optimalDrivingDistance=640.000um, saturatedSlew=0.173ns, speed=1816.118um per ns, cellArea=16.281um^2 per 1000um}
[04/09 22:10:25    172s]   For nets routed with top routing rules:
[04/09 22:10:25    172s]     Buffer    : {lib_cell:NBUFFX32_RVT, fastest_considered_half_corner=max_corner:setup.late, optimalDrivingDistance=1203.317um, saturatedSlew=0.121ns, speed=7270.798um per ns, cellArea=8.871um^2 per 1000um}
[04/09 22:10:25    172s]     Inverter  : {lib_cell:INVX32_RVT, fastest_considered_half_corner=max_corner:setup.late, optimalDrivingDistance=699.627um, saturatedSlew=0.082ns, speed=9597.078um per ns, cellArea=13.077um^2 per 1000um}
[04/09 22:10:25    172s]     Clock gate: {lib_cell:CGLPPSX8_RVT, fastest_considered_half_corner=max_corner:setup.late, optimalDrivingDistance=560.000um, saturatedSlew=0.135ns, speed=2065.658um per ns, cellArea=14.976um^2 per 1000um}
[04/09 22:10:25    172s] 
[04/09 22:10:25    172s] 
[04/09 22:10:25    172s] Logic Sizing Table:
[04/09 22:10:25    172s] 
[04/09 22:10:25    172s] -------------------------------------------------------------------
[04/09 22:10:25    172s] Cell        Instance count    Source         Eligible library cells
[04/09 22:10:25    172s] -------------------------------------------------------------------
[04/09 22:10:25    172s] I1025_NS          3           library set    {I1025_NS}
[04/09 22:10:25    172s] -------------------------------------------------------------------
[04/09 22:10:25    172s] 
[04/09 22:10:25    172s] 
[04/09 22:10:25    172s] Clock tree timing engine global stage delay update for max_corner:setup.late...
[04/09 22:10:25    172s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'wclk2x' in RC corner cmax.
[04/09 22:10:25    172s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'wclk2x'. Using estimated values, based on estimated route, as a fallback.
[04/09 22:10:25    172s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'rclk' in RC corner cmax.
[04/09 22:10:25    172s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'rclk'. Using estimated values, based on estimated route, as a fallback.
[04/09 22:10:25    172s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'wclk' in RC corner cmax.
[04/09 22:10:25    172s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'wclk'. Using estimated values, based on estimated route, as a fallback.
[04/09 22:10:26    172s] Clock tree timing engine global stage delay update for max_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/09 22:10:26    172s] Clock tree balancer configuration for skew_group rclk/func_max_sdc:
[04/09 22:10:26    172s]   Sources:                     pin rclk
[04/09 22:10:26    172s]   Total number of sinks:       52
[04/09 22:10:26    172s]   Delay constrained sinks:     52
[04/09 22:10:26    172s]   Constrains:                  default
[04/09 22:10:26    172s]   Non-leaf sinks:              0
[04/09 22:10:26    172s]   Ignore pins:                 0
[04/09 22:10:26    172s]  Timing corner max_corner:setup.late:
[04/09 22:10:26    172s]   Skew target:                 0.085ns
[04/09 22:10:26    172s]   Insertion delay target:      0.230ns
[04/09 22:10:26    172s] Clock tree balancer configuration for skew_group rclk/func_min_sdc:
[04/09 22:10:26    172s]   Sources:                     pin rclk
[04/09 22:10:26    172s]   Total number of sinks:       52
[04/09 22:10:26    172s]   Delay constrained sinks:     52
[04/09 22:10:26    172s]   Constrains:                  default
[04/09 22:10:26    172s]   Non-leaf sinks:              0
[04/09 22:10:26    172s]   Ignore pins:                 0
[04/09 22:10:26    172s]  Timing corner max_corner:setup.late:
[04/09 22:10:26    172s]   Skew target:                 0.085ns
[04/09 22:10:26    172s] Clock tree balancer configuration for skew_group wclk/func_max_sdc:
[04/09 22:10:26    172s]   Sources:                     pin wclk
[04/09 22:10:26    172s]   Total number of sinks:       52
[04/09 22:10:26    172s]   Delay constrained sinks:     52
[04/09 22:10:26    172s]   Constrains:                  default
[04/09 22:10:26    172s]   Non-leaf sinks:              0
[04/09 22:10:26    172s]   Ignore pins:                 0
[04/09 22:10:26    172s]  Timing corner max_corner:setup.late:
[04/09 22:10:26    172s]   Skew target:                 0.085ns
[04/09 22:10:26    172s]   Insertion delay target:      0.230ns
[04/09 22:10:26    172s] Clock tree balancer configuration for skew_group wclk/func_min_sdc:
[04/09 22:10:26    172s]   Sources:                     pin wclk
[04/09 22:10:26    172s]   Total number of sinks:       52
[04/09 22:10:26    172s]   Delay constrained sinks:     52
[04/09 22:10:26    172s]   Constrains:                  default
[04/09 22:10:26    172s]   Non-leaf sinks:              0
[04/09 22:10:26    172s]   Ignore pins:                 0
[04/09 22:10:26    172s]  Timing corner max_corner:setup.late:
[04/09 22:10:26    172s]   Skew target:                 0.085ns
[04/09 22:10:26    172s] Clock tree balancer configuration for skew_group wclk2x/func_max_sdc:
[04/09 22:10:26    172s]   Sources:                     pin wclk2x
[04/09 22:10:26    172s]   Total number of sinks:       8
[04/09 22:10:26    172s]   Delay constrained sinks:     8
[04/09 22:10:26    172s]   Constrains:                  default
[04/09 22:10:26    172s]   Non-leaf sinks:              0
[04/09 22:10:26    172s]   Ignore pins:                 0
[04/09 22:10:26    172s]  Timing corner max_corner:setup.late:
[04/09 22:10:26    172s]   Skew target:                 0.085ns
[04/09 22:10:26    172s]   Insertion delay target:      0.230ns
[04/09 22:10:26    172s] Clock tree balancer configuration for skew_group wclk2x/func_min_sdc:
[04/09 22:10:26    172s]   Sources:                     pin wclk2x
[04/09 22:10:26    172s]   Total number of sinks:       8
[04/09 22:10:26    172s]   Delay constrained sinks:     8
[04/09 22:10:26    172s]   Constrains:                  default
[04/09 22:10:26    172s]   Non-leaf sinks:              0
[04/09 22:10:26    172s]   Ignore pins:                 0
[04/09 22:10:26    172s]  Timing corner max_corner:setup.late:
[04/09 22:10:26    172s]   Skew target:                 0.085ns
[04/09 22:10:26    172s] Primary reporting skew groups are:
[04/09 22:10:26    172s] skew_group rclk/func_max_sdc with 52 clock sinks
[04/09 22:10:26    172s] 
[04/09 22:10:26    172s] Clock DAG stats initial state:
[04/09 22:10:26    172s]   cell counts      : b=0, i=0, icg=0, dcg=0, l=3, total=3
[04/09 22:10:26    172s]   sink counts      : regular=112, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=112
[04/09 22:10:26    172s]   misc counts      : r=3, pp=0
[04/09 22:10:26    172s]   cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=36000.000um^2, total=36000.000um^2
[04/09 22:10:26    172s]   hp wire lengths  : top=0.000um, trunk=0.000um, leaf=2619.260um, total=2619.260um
[04/09 22:10:26    172s] Clock DAG library cell distribution initial state {count}:
[04/09 22:10:26    172s]  Logics: I1025_NS: 3 
[04/09 22:10:26    172s] Clock DAG hash initial state: 4438524481911683608 12997280090311606753
[04/09 22:10:26    172s] CTS services accumulated run-time stats initial state:
[04/09 22:10:26    172s]   delay calculator: calls=10644, total_wall_time=0.797s, mean_wall_time=0.075ms
[04/09 22:10:26    172s]   legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/09 22:10:26    172s]   steiner router: calls=10644, total_wall_time=0.336s, mean_wall_time=0.032ms
[04/09 22:10:26    172s] Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[04/09 22:10:26    172s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[04/09 22:10:26    172s] 
[04/09 22:10:26    172s] Layer information for route type default_route_type_leaf:
[04/09 22:10:26    172s] 
[04/09 22:10:26    172s] --------------------------------------------------------------------
[04/09 22:10:26    172s] Layer    Preferred    Route    Res.          Cap.          RC
[04/09 22:10:26    172s]                       Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[04/09 22:10:26    172s] --------------------------------------------------------------------
[04/09 22:10:26    172s] M1       N            H          2.000         0.133         0.267
[04/09 22:10:26    172s] M2       N            V          1.786         0.131         0.234
[04/09 22:10:26    172s] M3       Y            H          1.786         0.104         0.187
[04/09 22:10:26    172s] M4       Y            V          1.786         0.104         0.186
[04/09 22:10:26    172s] M5       N            H          1.786         0.089         0.160
[04/09 22:10:26    172s] M6       N            V          1.786         0.089         0.160
[04/09 22:10:26    172s] M7       N            H          1.786         0.089         0.160
[04/09 22:10:26    172s] M8       N            V          1.786         0.091         0.163
[04/09 22:10:26    172s] M9       N            H          1.750         0.107         0.187
[04/09 22:10:26    172s] MRDL     N            V          0.175         0.115         0.020
[04/09 22:10:26    172s] --------------------------------------------------------------------
[04/09 22:10:26    172s] 
[04/09 22:10:26    172s] Route-type name: top_type; Top/bottom preferred layer name: M8/M7; 
[04/09 22:10:26    172s] Non-default rule name: CTS_RULE; Unshielded; Mask Constraint: 0; Source: route_type.
[04/09 22:10:26    172s] 
[04/09 22:10:26    172s] Layer information for route type top_type:
[04/09 22:10:26    172s] 
[04/09 22:10:26    172s] --------------------------------------------------------------------------------
[04/09 22:10:26    172s] Layer    Preferred    Route    Res.          Cap.          RC           Tracks
[04/09 22:10:26    172s]                       Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)    Relative
[04/09 22:10:26    172s]                                                                         to Layer
[04/09 22:10:26    172s] --------------------------------------------------------------------------------
[04/09 22:10:26    172s] M1       N            H          2.000         0.187         0.373          3
[04/09 22:10:26    172s] M2       N            V          1.786         0.131         0.234          3
[04/09 22:10:26    172s] M3       N            H          0.893         0.151         0.135          3
[04/09 22:10:26    172s] M4       N            V          0.893         0.151         0.135          3
[04/09 22:10:26    172s] M5       N            H          0.893         0.123         0.110          3
[04/09 22:10:26    172s] M6       N            V          0.893         0.123         0.110          3
[04/09 22:10:26    172s] M7       Y            H          0.893         0.110         0.098          3
[04/09 22:10:26    172s] M8       Y            V          0.893         0.112         0.100          3
[04/09 22:10:26    172s] M9       N            H          1.750         0.115         0.201          3
[04/09 22:10:26    172s] MRDL     N            V          0.175         0.125         0.022         55
[04/09 22:10:26    172s] --------------------------------------------------------------------------------
[04/09 22:10:26    172s] 
[04/09 22:10:26    172s] Route-type name: trunk_type; Top/bottom preferred layer name: M6/M5; 
[04/09 22:10:26    172s] Non-default rule name: CTS_RULE; Unshielded; Mask Constraint: 0; Source: route_type.
[04/09 22:10:26    172s] 
[04/09 22:10:26    172s] Layer information for route type trunk_type:
[04/09 22:10:26    172s] 
[04/09 22:10:26    172s] --------------------------------------------------------------------------------
[04/09 22:10:26    172s] Layer    Preferred    Route    Res.          Cap.          RC           Tracks
[04/09 22:10:26    172s]                       Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)    Relative
[04/09 22:10:26    172s]                                                                         to Layer
[04/09 22:10:26    172s] --------------------------------------------------------------------------------
[04/09 22:10:26    172s] M1       N            H          2.000         0.187         0.373          3
[04/09 22:10:26    172s] M2       N            V          1.786         0.131         0.234          3
[04/09 22:10:26    172s] M3       N            H          0.893         0.151         0.135          3
[04/09 22:10:26    172s] M4       N            V          0.893         0.151         0.135          3
[04/09 22:10:26    172s] M5       Y            H          0.893         0.123         0.110          3
[04/09 22:10:26    172s] M6       Y            V          0.893         0.123         0.110          3
[04/09 22:10:26    172s] M7       N            H          0.893         0.110         0.098          3
[04/09 22:10:26    172s] M8       N            V          0.893         0.112         0.100          3
[04/09 22:10:26    172s] M9       N            H          1.750         0.115         0.201          3
[04/09 22:10:26    172s] MRDL     N            V          0.175         0.125         0.022         55
[04/09 22:10:26    172s] --------------------------------------------------------------------------------
[04/09 22:10:26    172s] 
[04/09 22:10:26    172s] 
[04/09 22:10:26    172s] Via selection for estimated routes (rule default):
[04/09 22:10:26    172s] 
[04/09 22:10:26    172s] --------------------------------------------------------------
[04/09 22:10:26    172s] Layer      Via Cell    Res.     Cap.     RC       Top of Stack
[04/09 22:10:26    172s] Range                  (Ohm)    (fF)     (fs)     Only
[04/09 22:10:26    172s] --------------------------------------------------------------
[04/09 22:10:26    172s] M1-M2      VIA12SQ     0.500    0.021    0.011    false
[04/09 22:10:26    172s] M2-M3      VIA23SQ     0.500    0.013    0.007    false
[04/09 22:10:26    172s] M3-M4      VIA34BAR    0.500    0.028    0.014    false
[04/09 22:10:26    172s] M4-M5      VIA45BAR    0.500    0.028    0.014    false
[04/09 22:10:26    172s] M5-M6      VIA56BAR    0.500    0.028    0.014    false
[04/09 22:10:26    172s] M6-M7      VIA67BAR    0.500    0.028    0.014    false
[04/09 22:10:26    172s] M7-M8      VIA78BAR    0.500    0.028    0.014    false
[04/09 22:10:26    172s] M8-M9      VIA89       0.100    0.045    0.004    false
[04/09 22:10:26    172s] M9-MRDL    VIA9RDL     0.050    4.398    0.220    false
[04/09 22:10:26    172s] --------------------------------------------------------------
[04/09 22:10:26    172s] 
[04/09 22:10:26    172s] Via selection for estimated routes (rule CTS_RULE):
[04/09 22:10:26    172s] 
[04/09 22:10:26    172s] --------------------------------------------------------------
[04/09 22:10:26    172s] Layer      Via Cell    Res.     Cap.     RC       Top of Stack
[04/09 22:10:26    172s] Range                  (Ohm)    (fF)     (fs)     Only
[04/09 22:10:26    172s] --------------------------------------------------------------
[04/09 22:10:26    172s] M1-M2      VIA12SQ     0.500    0.021    0.011    false
[04/09 22:10:26    172s] M2-M3      VIA23SQ     0.500    0.010    0.005    false
[04/09 22:10:26    172s] M3-M4      VIA34BAR    0.500    0.009    0.005    false
[04/09 22:10:26    172s] M4-M5      VIA45BAR    0.500    0.009    0.005    false
[04/09 22:10:26    172s] M5-M6      VIA56BAR    0.500    0.009    0.005    false
[04/09 22:10:26    172s] M6-M7      VIA67BAR    0.500    0.009    0.005    false
[04/09 22:10:26    172s] M7-M8      VIA78BAR    0.500    0.009    0.005    false
[04/09 22:10:26    172s] M8-M9      VIA89       0.100    0.026    0.003    false
[04/09 22:10:26    172s] M9-MRDL    VIA9RDL     0.050    4.398    0.220    false
[04/09 22:10:26    172s] --------------------------------------------------------------
[04/09 22:10:26    172s] 
[04/09 22:10:26    172s] No ideal or dont_touch nets found in the clock tree
[04/09 22:10:26    172s] No dont_touch hnets found in the clock tree
[04/09 22:10:26    172s] No dont_touch hpins found in the clock network.
[04/09 22:10:26    172s] Checking for illegal sizes of clock logic instances...
[04/09 22:10:26    172s] Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/09 22:10:26    172s] 
[04/09 22:10:26    172s] Filtering reasons for cell type: buffer
[04/09 22:10:26    172s] =======================================
[04/09 22:10:26    172s] 
[04/09 22:10:26    172s] -----------------------------------------------------------------------------------------------------------------------------
[04/09 22:10:26    172s] Clock trees    Power domain    Reason                         Library cells
[04/09 22:10:26    172s] -----------------------------------------------------------------------------------------------------------------------------
[04/09 22:10:26    172s] all            auto-default    Unbalanced rise/fall delays    { AOBUFX1_HVT AOBUFX2_HVT AOBUFX4_HVT NBUFFX2_HVT NBUFFX8_HVT }
[04/09 22:10:26    172s] all            auto-default    Wrong power context            { AOBUFX1_RVT AOBUFX2_RVT AOBUFX4_RVT }
[04/09 22:10:26    172s] all            auto-default    Library trimming               { NBUFFX16_HVT NBUFFX32_HVT NBUFFX4_HVT }
[04/09 22:10:26    172s] -----------------------------------------------------------------------------------------------------------------------------
[04/09 22:10:26    172s] 
[04/09 22:10:26    172s] Filtering reasons for cell type: inverter
[04/09 22:10:26    172s] =========================================
[04/09 22:10:26    172s] 
[04/09 22:10:26    172s] -------------------------------------------------------------------------------------------------------------------------------------------
[04/09 22:10:26    172s] Clock trees    Power domain    Reason                         Library cells
[04/09 22:10:26    172s] -------------------------------------------------------------------------------------------------------------------------------------------
[04/09 22:10:26    172s] all            auto-default    Unbalanced rise/fall delays    { AOINVX1_HVT AOINVX1_RVT AOINVX2_HVT AOINVX2_RVT AOINVX4_HVT AOINVX4_RVT
[04/09 22:10:26    172s]                                                                 IBUFFX2_HVT IBUFFX4_HVT IBUFFX8_HVT INVX0_HVT INVX16_HVT INVX1_HVT
[04/09 22:10:26    172s]                                                                 INVX2_HVT INVX32_HVT INVX4_HVT INVX8_HVT }
[04/09 22:10:26    172s] all            auto-default    Library trimming               { IBUFFX16_HVT IBUFFX16_RVT IBUFFX2_RVT IBUFFX32_HVT IBUFFX32_RVT IBUFFX4_RVT
[04/09 22:10:26    172s]                                                                 IBUFFX8_RVT }
[04/09 22:10:26    172s] -------------------------------------------------------------------------------------------------------------------------------------------
[04/09 22:10:26    172s] 
[04/09 22:10:26    172s] 
[04/09 22:10:26    172s] Validating CTS configuration done. (took cpu=0:00:06.5 real=0:00:06.5)
[04/09 22:10:26    172s] CCOpt configuration status: all checks passed.
[04/09 22:10:26    172s] Adding exclusion drivers to pins that are effective_sink_type exclude...
[04/09 22:10:26    172s]     Adding exclusion drivers (these will be instances of the smallest area library cells).
[04/09 22:10:26    172s]   No exclusion drivers are needed.
[04/09 22:10:26    172s] Adding exclusion drivers to pins that are effective_sink_type exclude done.
[04/09 22:10:26    172s] Antenna diode management...
[04/09 22:10:26    172s]   Found 0 antenna diodes in the clock trees.
[04/09 22:10:26    172s]   
[04/09 22:10:26    172s] Antenna diode management done.
[04/09 22:10:26    172s] Adding driver cells for primary IOs...
[04/09 22:10:26    172s]   
[04/09 22:10:26    172s]   ----------------------------------------------------------------------------------------------
[04/09 22:10:26    172s]   CCOpt reported the following when adding drivers below input ports and above output ports     
[04/09 22:10:26    172s]   ----------------------------------------------------------------------------------------------
[04/09 22:10:26    172s]     (empty table)
[04/09 22:10:26    172s]   ----------------------------------------------------------------------------------------------
[04/09 22:10:26    172s]   
[04/09 22:10:26    172s]   
[04/09 22:10:26    172s] Adding driver cells for primary IOs done.
[04/09 22:10:26    172s] Adding driver cell for primary IO roots...
[04/09 22:10:26    172s] Adding driver cell for primary IO roots done.
[04/09 22:10:26    172s] Maximizing clock DAG abstraction...
[04/09 22:10:26    172s]   Removing clock DAG drivers
[04/09 22:10:26    172s] Maximizing clock DAG abstraction done.
[04/09 22:10:26    172s] CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:09.1 real=0:00:09.0)
[04/09 22:10:26    172s] Synthesizing clock trees...
[04/09 22:10:26    172s]   Preparing To Balance...
[04/09 22:10:26    172s]   Leaving CCOpt scope - Cleaning up placement interface...
[04/09 22:10:26    172s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2131.5M, EPOCH TIME: 1712725826.052808
[04/09 22:10:26    172s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2173).
[04/09 22:10:26    172s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:10:26    172s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:10:26    172s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:10:26    172s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.030, REAL:0.033, MEM:2128.5M, EPOCH TIME: 1712725826.085364
[04/09 22:10:26    172s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/09 22:10:26    172s]   Leaving CCOpt scope - Initializing placement interface...
[04/09 22:10:26    172s] OPERPROF: Starting DPlace-Init at level 1, MEM:2100.0M, EPOCH TIME: 1712725826.086361
[04/09 22:10:26    172s] Processing tracks to init pin-track alignment.
[04/09 22:10:26    172s] z: 2, totalTracks: 1
[04/09 22:10:26    172s] z: 4, totalTracks: 1
[04/09 22:10:26    172s] z: 6, totalTracks: 1
[04/09 22:10:26    172s] z: 8, totalTracks: 1
[04/09 22:10:26    172s] #spOpts: N=28 autoPA advPA mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/09 22:10:26    172s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2100.0M, EPOCH TIME: 1712725826.099168
[04/09 22:10:26    172s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:10:26    172s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:10:26    172s] 
[04/09 22:10:26    172s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 22:10:26    172s] OPERPROF:     Starting CMU at level 3, MEM:2100.0M, EPOCH TIME: 1712725826.213304
[04/09 22:10:26    172s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.004, MEM:2100.0M, EPOCH TIME: 1712725826.217007
[04/09 22:10:26    172s] 
[04/09 22:10:26    172s] Bad Lib Cell Checking (CMU) is done! (0)
[04/09 22:10:26    172s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.130, REAL:0.125, MEM:2100.0M, EPOCH TIME: 1712725826.224245
[04/09 22:10:26    172s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2100.0M, EPOCH TIME: 1712725826.224493
[04/09 22:10:26    172s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2100.0M, EPOCH TIME: 1712725826.224698
[04/09 22:10:26    172s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=2100.0MB).
[04/09 22:10:26    172s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.150, REAL:0.139, MEM:2100.0M, EPOCH TIME: 1712725826.225121
[04/09 22:10:26    172s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/09 22:10:26    172s]   Merging duplicate siblings in DAG...
[04/09 22:10:26    172s]     Clock DAG stats before merging:
[04/09 22:10:26    172s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=3, total=3
[04/09 22:10:26    172s]       sink counts      : regular=112, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=112
[04/09 22:10:26    172s]       misc counts      : r=3, pp=0
[04/09 22:10:26    172s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=36000.000um^2, total=36000.000um^2
[04/09 22:10:26    172s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=2619.260um, total=2619.260um
[04/09 22:10:26    172s]     Clock DAG library cell distribution before merging {count}:
[04/09 22:10:26    172s]      Logics: I1025_NS: 3 
[04/09 22:10:26    172s]     Clock DAG hash before merging: 4438524481911683608 12997280090311606753
[04/09 22:10:26    172s]     CTS services accumulated run-time stats before merging:
[04/09 22:10:26    172s]       delay calculator: calls=10644, total_wall_time=0.797s, mean_wall_time=0.075ms
[04/09 22:10:26    172s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/09 22:10:26    172s]       steiner router: calls=10644, total_wall_time=0.336s, mean_wall_time=0.032ms
[04/09 22:10:26    172s]     Resynthesising clock tree into netlist...
[04/09 22:10:26    172s]       Reset timing graph...
[04/09 22:10:26    172s] Ignoring AAE DB Resetting ...
[04/09 22:10:26    172s]       Reset timing graph done.
[04/09 22:10:26    172s]     Resynthesising clock tree into netlist done.
[04/09 22:10:26    172s]     Merging duplicate clock dag driver clones in DAG...
[04/09 22:10:26    172s]     Merging duplicate clock dag driver clones in DAG done.
[04/09 22:10:26    172s]     
[04/09 22:10:26    172s]     Clock logic merging summary:
[04/09 22:10:26    172s]     
[04/09 22:10:26    172s]     -----------------------------------------------------------
[04/09 22:10:26    172s]     Description                           Number of occurrences
[04/09 22:10:26    172s]     -----------------------------------------------------------
[04/09 22:10:26    172s]     Total clock logics                              3
[04/09 22:10:26    172s]     Globally unique logic expressions               3
[04/09 22:10:26    172s]     Potentially mergeable clock logics              0
[04/09 22:10:26    172s]     Actually merged clock logics                    0
[04/09 22:10:26    172s]     -----------------------------------------------------------
[04/09 22:10:26    172s]     
[04/09 22:10:26    172s]     --------------------------------------------
[04/09 22:10:26    172s]     Cannot merge reason    Number of occurrences
[04/09 22:10:26    172s]     --------------------------------------------
[04/09 22:10:26    172s]     GloballyUnique                   3
[04/09 22:10:26    172s]     --------------------------------------------
[04/09 22:10:26    172s]     
[04/09 22:10:26    172s]     Disconnecting clock tree from netlist...
[04/09 22:10:26    172s]     Disconnecting clock tree from netlist done.
[04/09 22:10:26    172s]   Merging duplicate siblings in DAG done.
[04/09 22:10:26    172s]   Applying movement limits...
[04/09 22:10:26    172s]   Applying movement limits done.
[04/09 22:10:26    172s]   Preparing To Balance done. (took cpu=0:00:00.2 real=0:00:00.2)
[04/09 22:10:26    172s]   CCOpt::Phase::Construction...
[04/09 22:10:26    172s]   Stage::Clustering...
[04/09 22:10:26    172s]   Clustering...
[04/09 22:10:26    172s]     Clock DAG hash before 'Clustering': 4438524481911683608 12997280090311606753
[04/09 22:10:26    172s]     CTS services accumulated run-time stats before 'Clustering':
[04/09 22:10:26    172s]       delay calculator: calls=10644, total_wall_time=0.797s, mean_wall_time=0.075ms
[04/09 22:10:26    172s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/09 22:10:26    172s]       steiner router: calls=10644, total_wall_time=0.336s, mean_wall_time=0.032ms
[04/09 22:10:26    172s]     Initialize for clustering...
[04/09 22:10:26    172s]     Clock DAG stats before clustering:
[04/09 22:10:26    172s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=3, total=3
[04/09 22:10:26    172s]       sink counts      : regular=112, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=112
[04/09 22:10:26    172s]       misc counts      : r=3, pp=0
[04/09 22:10:26    172s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=36000.000um^2, total=36000.000um^2
[04/09 22:10:26    172s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=2619.260um, total=2619.260um
[04/09 22:10:26    172s]     Clock DAG library cell distribution before clustering {count}:
[04/09 22:10:26    172s]      Logics: I1025_NS: 3 
[04/09 22:10:26    172s]     Clock DAG hash before clustering: 4438524481911683608 12997280090311606753
[04/09 22:10:26    172s]     CTS services accumulated run-time stats before clustering:
[04/09 22:10:26    172s]       delay calculator: calls=10644, total_wall_time=0.797s, mean_wall_time=0.075ms
[04/09 22:10:26    172s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/09 22:10:26    172s]       steiner router: calls=10644, total_wall_time=0.336s, mean_wall_time=0.032ms
[04/09 22:10:26    172s]     Computing max distances from locked parents...
[04/09 22:10:26    172s]       Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
[04/09 22:10:26    172s]     Computing max distances from locked parents done.
[04/09 22:10:26    172s]     Computing optimal clock node locations...
[04/09 22:10:26    172s]       Optimal path computation stats:
[04/09 22:10:26    172s]         Successful          : 0
[04/09 22:10:26    172s]         Unsuccessful        : 0
[04/09 22:10:26    172s]         Immovable           : 6
[04/09 22:10:26    172s]         lockedParentLocation: 0
[04/09 22:10:26    172s]       Unsuccessful details:
[04/09 22:10:26    172s]       
[04/09 22:10:26    172s]     Computing optimal clock node locations done.
[04/09 22:10:26    172s] End AAE Lib Interpolated Model. (MEM=2100 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/09 22:10:26    172s]     Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/09 22:10:26    172s]     Bottom-up phase...
[04/09 22:10:26    172s]     Clustering bottom-up starting from leaves...
[04/09 22:10:26    173s]       Clustering clock_tree wclk...
[04/09 22:10:26    173s]       Clustering clock_tree wclk done.
[04/09 22:10:26    173s]       Clustering clock_tree rclk...
[04/09 22:10:26    173s]       Clustering clock_tree rclk done.
[04/09 22:10:26    173s]       Clustering clock_tree wclk2x...
[04/09 22:10:26    173s]       Clustering clock_tree wclk2x done.
[04/09 22:10:26    173s]     Clustering bottom-up starting from leaves done.
[04/09 22:10:26    173s]     Rebuilding the clock tree after clustering...
[04/09 22:10:26    173s]     Rebuilding the clock tree after clustering done.
[04/09 22:10:26    173s]     Clock DAG stats after bottom-up phase:
[04/09 22:10:26    173s]       cell counts      : b=2, i=0, icg=0, dcg=0, l=3, total=5
[04/09 22:10:26    173s]       sink counts      : regular=112, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=112
[04/09 22:10:26    173s]       misc counts      : r=3, pp=0
[04/09 22:10:26    173s]       cell areas       : b=21.348um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=36000.000um^2, total=36021.348um^2
[04/09 22:10:26    173s]       hp wire lengths  : top=0.000um, trunk=1200.920um, leaf=1647.969um, total=2848.889um
[04/09 22:10:26    173s]     Clock DAG library cell distribution after bottom-up phase {count}:
[04/09 22:10:26    173s]        Bufs: NBUFFX32_RVT: 2 
[04/09 22:10:26    173s]      Logics: I1025_NS: 3 
[04/09 22:10:26    173s]     Clock DAG hash after bottom-up phase: 17171239231726604755 8231763417394765953
[04/09 22:10:26    173s]     CTS services accumulated run-time stats after bottom-up phase:
[04/09 22:10:26    173s]       delay calculator: calls=10731, total_wall_time=0.812s, mean_wall_time=0.076ms
[04/09 22:10:26    173s]       legalizer: calls=12, total_wall_time=0.008s, mean_wall_time=0.675ms
[04/09 22:10:26    173s]       steiner router: calls=10747, total_wall_time=0.359s, mean_wall_time=0.033ms
[04/09 22:10:26    173s]     Bottom-up phase done. (took cpu=0:00:00.2 real=0:00:00.2)
[04/09 22:10:26    173s]     Legalizing clock trees...
[04/09 22:10:26    173s]     Resynthesising clock tree into netlist...
[04/09 22:10:26    173s]       Reset timing graph...
[04/09 22:10:26    173s] Ignoring AAE DB Resetting ...
[04/09 22:10:26    173s]       Reset timing graph done.
[04/09 22:10:26    173s]     Resynthesising clock tree into netlist done.
[04/09 22:10:26    173s]     Commiting net attributes....
[04/09 22:10:26    173s]     Commiting net attributes. done.
[04/09 22:10:26    173s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'io_b_wclk2x'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '40.000um' and height = '300.000um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[04/09 22:10:26    173s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'io_b_wclk'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '40.000um' and height = '300.000um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[04/09 22:10:26    173s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'io_b_rclk'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '40.000um' and height = '300.000um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[04/09 22:10:26    173s]     Leaving CCOpt scope - ClockRefiner...
[04/09 22:10:26    173s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2122.1M, EPOCH TIME: 1712725826.449098
[04/09 22:10:26    173s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2173).
[04/09 22:10:26    173s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:10:26    173s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:10:26    173s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:10:26    173s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.030, REAL:0.032, MEM:2081.1M, EPOCH TIME: 1712725826.480803
[04/09 22:10:26    173s]     Assigned high priority to 109 instances.
[04/09 22:10:26    173s]     Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
[04/09 22:10:26    173s]     Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Short checks only, Datapath : Short checks Only.
[04/09 22:10:26    173s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2081.1M, EPOCH TIME: 1712725826.484839
[04/09 22:10:26    173s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2081.1M, EPOCH TIME: 1712725826.485183
[04/09 22:10:26    173s] Processing tracks to init pin-track alignment.
[04/09 22:10:26    173s] z: 2, totalTracks: 1
[04/09 22:10:26    173s] z: 4, totalTracks: 1
[04/09 22:10:26    173s] z: 6, totalTracks: 1
[04/09 22:10:26    173s] z: 8, totalTracks: 1
[04/09 22:10:26    173s] #spOpts: N=28 autoPA advPA mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/09 22:10:26    173s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2081.1M, EPOCH TIME: 1712725826.498534
[04/09 22:10:26    173s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:10:26    173s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:10:26    173s] 
[04/09 22:10:26    173s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 22:10:26    173s] OPERPROF:       Starting CMU at level 4, MEM:2081.1M, EPOCH TIME: 1712725826.629657
[04/09 22:10:26    173s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.004, MEM:2081.1M, EPOCH TIME: 1712725826.633255
[04/09 22:10:26    173s] 
[04/09 22:10:26    173s] Bad Lib Cell Checking (CMU) is done! (0)
[04/09 22:10:26    173s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.140, REAL:0.142, MEM:2081.1M, EPOCH TIME: 1712725826.640366
[04/09 22:10:26    173s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2081.1M, EPOCH TIME: 1712725826.640660
[04/09 22:10:26    173s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2081.1M, EPOCH TIME: 1712725826.640890
[04/09 22:10:26    173s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=2081.1MB).
[04/09 22:10:26    173s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.160, REAL:0.156, MEM:2081.1M, EPOCH TIME: 1712725826.641420
[04/09 22:10:26    173s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.160, REAL:0.157, MEM:2081.1M, EPOCH TIME: 1712725826.641603
[04/09 22:10:26    173s] TDRefine: refinePlace mode is spiral
[04/09 22:10:26    173s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.20364.6
[04/09 22:10:26    173s] OPERPROF: Starting RefinePlace at level 1, MEM:2081.1M, EPOCH TIME: 1712725826.641877
[04/09 22:10:26    173s] *** Starting refinePlace (0:02:53 mem=2081.1M) ***
[04/09 22:10:26    173s] Total net bbox length = 3.180e+04 (1.271e+04 1.909e+04) (ext = 5.338e+03)
[04/09 22:10:26    173s] 
[04/09 22:10:26    173s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 22:10:26    173s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/09 22:10:26    173s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2081.1M, EPOCH TIME: 1712725826.653928
[04/09 22:10:26    173s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.001, MEM:2081.1M, EPOCH TIME: 1712725826.655364
[04/09 22:10:26    173s] (I)      Default pattern map key = fifo1_sram_default.
[04/09 22:10:26    173s] (I)      Default pattern map key = fifo1_sram_default.
[04/09 22:10:26    173s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2081.1M, EPOCH TIME: 1712725826.660537
[04/09 22:10:26    173s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.001, MEM:2081.1M, EPOCH TIME: 1712725826.661977
[04/09 22:10:26    173s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2081.1M, EPOCH TIME: 1712725826.662232
[04/09 22:10:26    173s] Starting refinePlace ...
[04/09 22:10:26    173s] (I)      Default pattern map key = fifo1_sram_default.
[04/09 22:10:26    173s] One DDP V2 for no tweak run.
[04/09 22:10:26    173s] (I)      Default pattern map key = fifo1_sram_default.
[04/09 22:10:26    173s]   Spread Effort: high, standalone mode, useDDP on.
[04/09 22:10:26    173s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2084.2MB) @(0:02:53 - 0:02:53).
[04/09 22:10:26    173s] Move report: preRPlace moves 1 insts, mean move: 3.34 um, max move: 3.34 um 
[04/09 22:10:26    173s] 	Max move on inst (CTS_ccl_a_buf_00001): (424.64, 460.51) --> (424.64, 463.86)
[04/09 22:10:26    173s] 	Length: 42 sites, height: 1 rows, site name: unit, cell type: NBUFFX32_RVT
[04/09 22:10:26    173s] wireLenOptFixPriorityInst 96 inst fixed
[04/09 22:10:26    173s] 
[04/09 22:10:26    173s] Running Spiral with 1 thread in Normal Mode  fetchWidth=289 
[04/09 22:10:26    173s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[04/09 22:10:26    173s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[04/09 22:10:26    173s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[04/09 22:10:26    173s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=2100.2MB) @(0:02:53 - 0:02:53).
[04/09 22:10:26    173s] Since WEEQ reclaim is enabled, PA align is changed to limited mode.
[04/09 22:10:26    173s] Move report: Detail placement moves 1 insts, mean move: 3.34 um, max move: 3.34 um 
[04/09 22:10:26    173s] 	Max move on inst (CTS_ccl_a_buf_00001): (424.64, 460.51) --> (424.64, 463.86)
[04/09 22:10:26    173s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2100.2MB
[04/09 22:10:26    173s] Statistics of distance of Instance movement in refine placement:
[04/09 22:10:26    173s]   maximum (X+Y) =         3.34 um
[04/09 22:10:26    173s]   inst (CTS_ccl_a_buf_00001) with max move: (424.64, 460.512) -> (424.64, 463.856)
[04/09 22:10:26    173s]   mean    (X+Y) =         3.34 um
[04/09 22:10:26    173s] Summary Report:
[04/09 22:10:26    173s] Instances move: 1 (out of 288 movable)
[04/09 22:10:26    173s] Instances flipped: 0
[04/09 22:10:26    173s] Mean displacement: 3.34 um
[04/09 22:10:26    173s] Max displacement: 3.34 um (Instance: CTS_ccl_a_buf_00001) (424.64, 460.512) -> (424.64, 463.856)
[04/09 22:10:26    173s] 	Length: 42 sites, height: 1 rows, site name: unit, cell type: NBUFFX32_RVT
[04/09 22:10:26    173s] Total instances moved : 1
[04/09 22:10:26    173s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.100, REAL:0.109, MEM:2100.2M, EPOCH TIME: 1712725826.771144
[04/09 22:10:26    173s] Total net bbox length = 3.180e+04 (1.271e+04 1.910e+04) (ext = 5.341e+03)
[04/09 22:10:26    173s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2100.2MB
[04/09 22:10:26    173s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=2100.2MB) @(0:02:53 - 0:02:53).
[04/09 22:10:26    173s] *** Finished refinePlace (0:02:53 mem=2100.2M) ***
[04/09 22:10:26    173s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.20364.6
[04/09 22:10:26    173s] OPERPROF: Finished RefinePlace at level 1, CPU:0.130, REAL:0.131, MEM:2100.2M, EPOCH TIME: 1712725826.772588
[04/09 22:10:26    173s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2100.2M, EPOCH TIME: 1712725826.772769
[04/09 22:10:26    173s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2461).
[04/09 22:10:26    173s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:10:26    173s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:10:26    173s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:10:26    173s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.030, REAL:0.033, MEM:2097.2M, EPOCH TIME: 1712725826.805736
[04/09 22:10:26    173s]     ClockRefiner summary
[04/09 22:10:26    173s]     All clock instances: Moved 1, flipped 0 and cell swapped 0 (out of a total of 109).
[04/09 22:10:26    173s]     The largest move was 3.34 um for CTS_ccl_a_buf_00001.
[04/09 22:10:26    173s]     Non-sink clock instances: Moved 1, flipped 0 and cell swapped 0 (out of a total of 5).
[04/09 22:10:26    173s]     The largest move was 3.34 um for CTS_ccl_a_buf_00001.
[04/09 22:10:26    173s]     Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 104).
[04/09 22:10:26    173s]     Revert refine place priority changes on 0 instances.
[04/09 22:10:26    173s] OPERPROF: Starting DPlace-Init at level 1, MEM:2097.2M, EPOCH TIME: 1712725826.809275
[04/09 22:10:26    173s] Processing tracks to init pin-track alignment.
[04/09 22:10:26    173s] z: 2, totalTracks: 1
[04/09 22:10:26    173s] z: 4, totalTracks: 1
[04/09 22:10:26    173s] z: 6, totalTracks: 1
[04/09 22:10:26    173s] z: 8, totalTracks: 1
[04/09 22:10:26    173s] #spOpts: N=28 autoPA advPA mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/09 22:10:26    173s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2097.2M, EPOCH TIME: 1712725826.822169
[04/09 22:10:26    173s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:10:26    173s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:10:26    173s] 
[04/09 22:10:26    173s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 22:10:26    173s] OPERPROF:     Starting CMU at level 3, MEM:2097.2M, EPOCH TIME: 1712725826.950314
[04/09 22:10:26    173s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.004, MEM:2097.2M, EPOCH TIME: 1712725826.954109
[04/09 22:10:26    173s] 
[04/09 22:10:26    173s] Bad Lib Cell Checking (CMU) is done! (0)
[04/09 22:10:26    173s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.140, REAL:0.139, MEM:2097.2M, EPOCH TIME: 1712725826.961185
[04/09 22:10:26    173s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2097.2M, EPOCH TIME: 1712725826.961529
[04/09 22:10:26    173s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2097.2M, EPOCH TIME: 1712725826.961844
[04/09 22:10:26    173s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2097.2MB).
[04/09 22:10:26    173s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.150, REAL:0.153, MEM:2097.2M, EPOCH TIME: 1712725826.962269
[04/09 22:10:26    173s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.5 real=0:00:00.5)
[04/09 22:10:26    173s]     Disconnecting clock tree from netlist...
[04/09 22:10:26    173s]     Disconnecting clock tree from netlist done.
[04/09 22:10:26    173s]     Leaving CCOpt scope - Cleaning up placement interface...
[04/09 22:10:26    173s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2097.2M, EPOCH TIME: 1712725826.964041
[04/09 22:10:26    173s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2173).
[04/09 22:10:26    173s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:10:26    173s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:10:26    173s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:10:26    173s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.040, REAL:0.034, MEM:2097.2M, EPOCH TIME: 1712725826.998189
[04/09 22:10:26    173s]     Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/09 22:10:26    173s]     Leaving CCOpt scope - Initializing placement interface...
[04/09 22:10:26    173s] OPERPROF: Starting DPlace-Init at level 1, MEM:2097.2M, EPOCH TIME: 1712725826.999232
[04/09 22:10:26    173s] Processing tracks to init pin-track alignment.
[04/09 22:10:26    173s] z: 2, totalTracks: 1
[04/09 22:10:26    173s] z: 4, totalTracks: 1
[04/09 22:10:26    173s] z: 6, totalTracks: 1
[04/09 22:10:26    173s] z: 8, totalTracks: 1
[04/09 22:10:27    173s] #spOpts: N=28 autoPA advPA mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/09 22:10:27    173s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2097.2M, EPOCH TIME: 1712725827.013532
[04/09 22:10:27    173s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:10:27    173s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:10:27    173s] 
[04/09 22:10:27    173s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 22:10:27    173s] OPERPROF:     Starting CMU at level 3, MEM:2097.2M, EPOCH TIME: 1712725827.135967
[04/09 22:10:27    173s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.003, MEM:2097.2M, EPOCH TIME: 1712725827.138879
[04/09 22:10:27    173s] 
[04/09 22:10:27    173s] Bad Lib Cell Checking (CMU) is done! (0)
[04/09 22:10:27    173s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.130, REAL:0.132, MEM:2097.2M, EPOCH TIME: 1712725827.145287
[04/09 22:10:27    173s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2097.2M, EPOCH TIME: 1712725827.145558
[04/09 22:10:27    173s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2097.2M, EPOCH TIME: 1712725827.145731
[04/09 22:10:27    173s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=2097.2MB).
[04/09 22:10:27    173s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.140, REAL:0.147, MEM:2097.2M, EPOCH TIME: 1712725827.146121
[04/09 22:10:27    173s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/09 22:10:27    173s]     Clock tree timing engine global stage delay update for max_corner:setup.late...
[04/09 22:10:27    173s] End AAE Lib Interpolated Model. (MEM=2097.2 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/09 22:10:27    173s]     Clock tree timing engine global stage delay update for max_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/09 22:10:27    173s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'io_b_wclk2x'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '40.000um' and height = '300.000um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[04/09 22:10:27    173s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'io_b_wclk'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '40.000um' and height = '300.000um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[04/09 22:10:27    173s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'io_b_rclk'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '40.000um' and height = '300.000um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[04/09 22:10:27    173s]     
[04/09 22:10:27    173s]     Clock tree legalization - Histogram:
[04/09 22:10:27    173s]     ====================================
[04/09 22:10:27    173s]     
[04/09 22:10:27    173s]     --------------------------------
[04/09 22:10:27    173s]     Movement (um)    Number of cells
[04/09 22:10:27    173s]     --------------------------------
[04/09 22:10:27    173s]     [3.344,3.344)           1
[04/09 22:10:27    173s]     --------------------------------
[04/09 22:10:27    173s]     
[04/09 22:10:27    173s]     
[04/09 22:10:27    173s]     Clock tree legalization - Top 10 Movements:
[04/09 22:10:27    173s]     ===========================================
[04/09 22:10:27    173s]     
[04/09 22:10:27    173s]     -----------------------------------------------------------------------------------------------------------------------------------------------------------
[04/09 22:10:27    173s]     Movement (um)    Desired              Achieved             Node
[04/09 22:10:27    173s]                      location             location             
[04/09 22:10:27    173s]     -----------------------------------------------------------------------------------------------------------------------------------------------------------
[04/09 22:10:27    173s]         3.344        (424.640,460.512)    (424.640,463.856)    CTS_ccl_a_buf_00001 (a lib_cell NBUFFX32_RVT) at (424.640,463.856), in power domain auto-default
[04/09 22:10:27    173s]         0            (427.220,461.655)    (427.220,461.655)    CTS_ccl_a_buf_00002 (a lib_cell NBUFFX32_RVT) at (424.488,460.512), in power domain auto-default
[04/09 22:10:27    173s]         0            (427.372,464.999)    (427.372,464.999)    CTS_ccl_a_buf_00001 (a lib_cell NBUFFX32_RVT) at (424.640,463.856), in power domain auto-default
[04/09 22:10:27    173s]         0            (316.258,299.152)    (316.258,299.152)    cell io_b_rclk (a lib_cell I1025_NS) at (300.000,0.000), in power domain auto-default
[04/09 22:10:27    173s]         0            (596.306,299.152)    (596.306,299.152)    cell io_b_wclk (a lib_cell I1025_NS) at (580.048,0.000), in power domain auto-default
[04/09 22:10:27    173s]         0            (689.655,299.152)    (689.655,299.152)    cell io_b_wclk2x (a lib_cell I1025_NS) at (673.397,0.000), in power domain auto-default
[04/09 22:10:27    173s]     -----------------------------------------------------------------------------------------------------------------------------------------------------------
[04/09 22:10:27    173s]     
[04/09 22:10:27    173s]     Legalizing clock trees done. (took cpu=0:00:00.8 real=0:00:00.8)
[04/09 22:10:27    173s]     Clock DAG stats after 'Clustering':
[04/09 22:10:27    173s]       cell counts      : b=2, i=0, icg=0, dcg=0, l=3, total=5
[04/09 22:10:27    173s]       sink counts      : regular=112, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=112
[04/09 22:10:27    173s]       misc counts      : r=3, pp=0
[04/09 22:10:27    173s]       cell areas       : b=21.348um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=36000.000um^2, total=36021.348um^2
[04/09 22:10:27    173s]       cell capacitance : b=6.757fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=7722.259fF, total=7729.015fF
[04/09 22:10:27    173s]       sink capacitance : total=67.694fF, avg=0.604fF, sd=0.239fF, min=0.021fF, max=0.702fF
[04/09 22:10:27    173s]       wire capacitance : top=0.000fF, trunk=85.420fF, leaf=163.605fF, total=249.025fF
[04/09 22:10:27    173s]       wire lengths     : top=0.000um, trunk=605.506um, leaf=1801.820um, total=2407.326um
[04/09 22:10:27    173s]       hp wire lengths  : top=0.000um, trunk=1204.264um, leaf=1647.969um, total=2852.233um
[04/09 22:10:27    173s]     Clock DAG net violations after 'Clustering':
[04/09 22:10:27    173s]       Capacitance : {count=3, worst=[2582.883fF, 2582.883fF, 2582.883fF]} avg=2582.883fF sd=0.000fF sum=7748.649fF
[04/09 22:10:27    173s]     Clock DAG primary half-corner transition distribution after 'Clustering':
[04/09 22:10:27    173s]       Trunk : target=0.250ns count=5 avg=0.081ns sd=0.111ns min=0.000ns max=0.205ns {3 <= 0.150ns, 0 <= 0.200ns, 2 <= 0.225ns, 0 <= 0.237ns, 0 <= 0.250ns}
[04/09 22:10:27    173s]       Leaf  : target=0.250ns count=3 avg=0.124ns sd=0.072ns min=0.079ns max=0.207ns {2 <= 0.150ns, 0 <= 0.200ns, 1 <= 0.225ns, 0 <= 0.237ns, 0 <= 0.250ns}
[04/09 22:10:27    173s]     Clock DAG library cell distribution after 'Clustering' {count}:
[04/09 22:10:27    173s]        Bufs: NBUFFX32_RVT: 2 
[04/09 22:10:27    173s]      Logics: I1025_NS: 3 
[04/09 22:10:27    173s]     Clock DAG hash after 'Clustering': 14990299976990456432 2169416876974795818
[04/09 22:10:27    173s]     CTS services accumulated run-time stats after 'Clustering':
[04/09 22:10:27    173s]       delay calculator: calls=10739, total_wall_time=0.813s, mean_wall_time=0.076ms
[04/09 22:10:27    173s]       legalizer: calls=18, total_wall_time=0.009s, mean_wall_time=0.496ms
[04/09 22:10:27    173s]       steiner router: calls=10763, total_wall_time=0.367s, mean_wall_time=0.034ms
[04/09 22:10:27    173s]     Primary reporting skew groups after 'Clustering':
[04/09 22:10:27    173s]       skew_group rclk/func_max_sdc: insertion delay [min=0.539, max=0.569, avg=0.560, sd=0.004], skew [0.029 vs 0.085], 100% {0.539, 0.569} (wid=0.033 ws=0.029) (gid=0.536 gs=0.000)
[04/09 22:10:27    173s]           min path sink: fifomem/genblk1_3__U/CE2
[04/09 22:10:27    173s]           max path sink: fifomem/genblk1_5__U/CE2
[04/09 22:10:27    173s]     Skew group summary after 'Clustering':
[04/09 22:10:27    173s]       skew_group rclk/func_max_sdc: insertion delay [min=0.539, max=0.569, avg=0.560, sd=0.004], skew [0.029 vs 0.085], 100% {0.539, 0.569} (wid=0.033 ws=0.029) (gid=0.536 gs=0.000)
[04/09 22:10:27    173s]       skew_group rclk/func_min_sdc: insertion delay [min=0.539, max=0.569, avg=0.560, sd=0.004], skew [0.029 vs 0.085], 100% {0.539, 0.569} (wid=0.033 ws=0.029) (gid=0.536 gs=0.000)
[04/09 22:10:27    173s]       skew_group wclk/func_max_sdc: insertion delay [min=0.542, max=0.563, avg=0.559, sd=0.003], skew [0.021 vs 0.085], 100% {0.542, 0.563} (wid=0.027 ws=0.021) (gid=0.537 gs=0.000)
[04/09 22:10:27    173s]       skew_group wclk/func_min_sdc: insertion delay [min=0.542, max=0.563, avg=0.559, sd=0.003], skew [0.021 vs 0.085], 100% {0.542, 0.563} (wid=0.027 ws=0.021) (gid=0.537 gs=0.000)
[04/09 22:10:27    173s]       skew_group wclk2x/func_max_sdc: insertion delay [min=0.439, max=0.445, avg=0.443, sd=0.003], skew [0.006 vs 0.085], 100% {0.439, 0.445} (wid=0.012 ws=0.006) (gid=0.433 gs=0.000)
[04/09 22:10:27    173s]       skew_group wclk2x/func_min_sdc: insertion delay [min=0.439, max=0.445, avg=0.443, sd=0.003], skew [0.006 vs 0.085], 100% {0.439, 0.445} (wid=0.012 ws=0.006) (gid=0.433 gs=0.000)
[04/09 22:10:27    173s]     Legalizer API calls during this step: 18 succeeded with high effort: 18 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/09 22:10:27    173s]   Clustering done. (took cpu=0:00:01.0 real=0:00:01.0)
[04/09 22:10:27    173s]   
[04/09 22:10:27    173s]   Post-Clustering Statistics Report
[04/09 22:10:27    173s]   =================================
[04/09 22:10:27    173s]   
[04/09 22:10:27    173s]   Fanout Statistics:
[04/09 22:10:27    173s]   
[04/09 22:10:27    173s]   ----------------------------------------------------------------------------------
[04/09 22:10:27    173s]   Net Type    Count    Mean      Min.      Max.      Std. Dev.    Fanout
[04/09 22:10:27    173s]                        Fanout    Fanout    Fanout    Fanout       Distribution
[04/09 22:10:27    173s]   ----------------------------------------------------------------------------------
[04/09 22:10:27    173s]   Trunk         6       1.333      1          3        0.816      {5 <= 1, 1 <= 3}
[04/09 22:10:27    173s]   Leaf          3      37.333      8         52       25.403      {1 <= 16, 2 <= 52}
[04/09 22:10:27    173s]   ----------------------------------------------------------------------------------
[04/09 22:10:27    173s]   
[04/09 22:10:27    173s]   Clustering Failure Statistics:
[04/09 22:10:27    173s]   
[04/09 22:10:27    173s]   --------------------------------
[04/09 22:10:27    173s]   Net Type    Clusters    Clusters
[04/09 22:10:27    173s]               Tried       Failed
[04/09 22:10:27    173s]   --------------------------------
[04/09 22:10:27    173s]   Leaf           2           0
[04/09 22:10:27    173s]   --------------------------------
[04/09 22:10:27    173s]   
[04/09 22:10:27    173s]   Clustering Partition Statistics:
[04/09 22:10:27    173s]   
[04/09 22:10:27    173s]   ------------------------------------------------------------------------------------
[04/09 22:10:27    173s]   Net Type    Case B      Case C      Partition    Mean      Min     Max     Std. Dev.
[04/09 22:10:27    173s]               Fraction    Fraction    Count        Size      Size    Size    Size
[04/09 22:10:27    173s]   ------------------------------------------------------------------------------------
[04/09 22:10:27    173s]   Leaf         0.000       1.000          2        52.000     52      52       0.000
[04/09 22:10:27    173s]   ------------------------------------------------------------------------------------
[04/09 22:10:27    173s]   
[04/09 22:10:27    173s]   
[04/09 22:10:27    173s]   Looking for fanout violations...
[04/09 22:10:27    173s]   Looking for fanout violations done.
[04/09 22:10:27    173s]   CongRepair After Initial Clustering...
[04/09 22:10:27    173s]   Reset timing graph...
[04/09 22:10:27    173s] Ignoring AAE DB Resetting ...
[04/09 22:10:27    173s]   Reset timing graph done.
[04/09 22:10:27    173s]   Leaving CCOpt scope - Early Global Route...
[04/09 22:10:27    173s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2135.4M, EPOCH TIME: 1712725827.197313
[04/09 22:10:27    173s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2269).
[04/09 22:10:27    173s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:10:27    173s] All LLGs are deleted
[04/09 22:10:27    173s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:10:27    173s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:10:27    173s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2135.4M, EPOCH TIME: 1712725827.219720
[04/09 22:10:27    173s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:2135.4M, EPOCH TIME: 1712725827.220953
[04/09 22:10:27    173s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.030, REAL:0.028, MEM:2097.4M, EPOCH TIME: 1712725827.225109
[04/09 22:10:27    173s]   Clock implementation routing...
[04/09 22:10:27    173s] Net route status summary:
[04/09 22:10:27    173s]   Clock:         8 (unrouted=8, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[04/09 22:10:27    173s]   Non-clock:  1546 (unrouted=1224, trialRouted=322, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=1212, (crossesIlmBoundary AND tooFewTerms=0)])
[04/09 22:10:27    173s]     Routing using eGR only...
[04/09 22:10:27    173s]       Early Global Route - eGR only step...
[04/09 22:10:27    173s] (ccopt eGR): There are 8 nets to be routed. 0 nets have skip routing designation.
[04/09 22:10:27    173s] (ccopt eGR): There are 8 nets for routing of which 5 have one or more fixed wires.
[04/09 22:10:27    173s] (ccopt eGR): Start to route 8 all nets
[04/09 22:10:27    173s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2097.35 MB )
[04/09 22:10:27    174s] (I)      ======================= Layers ========================
[04/09 22:10:27    174s] (I)      +-----+-----+--------------+---------+--------+-------+
[04/09 22:10:27    174s] (I)      | DB# |  ID |         Name |    Type | #Masks | Extra |
[04/09 22:10:27    174s] (I)      +-----+-----+--------------+---------+--------+-------+
[04/09 22:10:27    174s] (I)      |  33 |   0 |           CO |     cut |      1 |       |
[04/09 22:10:27    174s] (I)      |   1 |   1 |           M1 |    wire |      1 |       |
[04/09 22:10:27    174s] (I)      |  34 |   1 |         VIA1 |     cut |      1 |       |
[04/09 22:10:27    174s] (I)      |   2 |   2 |           M2 |    wire |      1 |       |
[04/09 22:10:27    174s] (I)      |  35 |   2 |         VIA2 |     cut |      1 |       |
[04/09 22:10:27    174s] (I)      |   3 |   3 |           M3 |    wire |      1 |       |
[04/09 22:10:27    174s] (I)      |  36 |   3 |         VIA3 |     cut |      1 |       |
[04/09 22:10:27    174s] (I)      |   4 |   4 |           M4 |    wire |      1 |       |
[04/09 22:10:27    174s] (I)      |  37 |   4 |         VIA4 |     cut |      1 |       |
[04/09 22:10:27    174s] (I)      |   5 |   5 |           M5 |    wire |      1 |       |
[04/09 22:10:27    174s] (I)      |  38 |   5 |         VIA5 |     cut |      1 |       |
[04/09 22:10:27    174s] (I)      |   6 |   6 |           M6 |    wire |      1 |       |
[04/09 22:10:27    174s] (I)      |  39 |   6 |         VIA6 |     cut |      1 |       |
[04/09 22:10:27    174s] (I)      |   7 |   7 |           M7 |    wire |      1 |       |
[04/09 22:10:27    174s] (I)      |  40 |   7 |         VIA7 |     cut |      1 |       |
[04/09 22:10:27    174s] (I)      |   8 |   8 |           M8 |    wire |      1 |       |
[04/09 22:10:27    174s] (I)      |  41 |   8 |         VIA8 |     cut |      1 |       |
[04/09 22:10:27    174s] (I)      |   9 |   9 |           M9 |    wire |      1 |       |
[04/09 22:10:27    174s] (I)      |  42 |   9 |       VIARDL |     cut |      1 |       |
[04/09 22:10:27    174s] (I)      |  10 |  10 |         MRDL |    wire |      1 |       |
[04/09 22:10:27    174s] (I)      +-----+-----+--------------+---------+--------+-------+
[04/09 22:10:27    174s] (I)      |  64 |  64 |        NWELL |   other |        |    MS |
[04/09 22:10:27    174s] (I)      |  65 |  65 |          DNW |   other |        |    MS |
[04/09 22:10:27    174s] (I)      |  66 |  66 |         DIFF |   other |        |    MS |
[04/09 22:10:27    174s] (I)      |  67 |  67 |         PIMP |   other |        |    MS |
[04/09 22:10:27    174s] (I)      |  68 |  68 |         NIMP |   other |        |    MS |
[04/09 22:10:27    174s] (I)      |  69 |  69 |      DIFF_18 |   other |        |    MS |
[04/09 22:10:27    174s] (I)      |  70 |  70 |          PAD |   other |        |    MS |
[04/09 22:10:27    174s] (I)      |  71 |  71 |       ESD_25 |   other |        |    MS |
[04/09 22:10:27    174s] (I)      |  72 |  72 |         SBLK |   other |        |    MS |
[04/09 22:10:27    174s] (I)      |  73 |  73 |       HVTIMP |   other |        |    MS |
[04/09 22:10:27    174s] (I)      |  74 |  74 |       LVTIMP |   other |        |    MS |
[04/09 22:10:27    174s] (I)      |  75 |  75 |        M1PIN |   other |        |    MS |
[04/09 22:10:27    174s] (I)      |  76 |  76 |        M2PIN |   other |        |    MS |
[04/09 22:10:27    174s] (I)      |  77 |  77 |        M3PIN |   other |        |    MS |
[04/09 22:10:27    174s] (I)      |  78 |  78 |        M4PIN |   other |        |    MS |
[04/09 22:10:27    174s] (I)      |  79 |  79 |        M5PIN |   other |        |    MS |
[04/09 22:10:27    174s] (I)      |  80 |  80 |        M6PIN |   other |        |    MS |
[04/09 22:10:27    174s] (I)      |  81 |  81 |        M7PIN |   other |        |    MS |
[04/09 22:10:27    174s] (I)      |  82 |  82 |        M8PIN |   other |        |    MS |
[04/09 22:10:27    174s] (I)      |  83 |  83 |        M9PIN |   other |        |    MS |
[04/09 22:10:27    174s] (I)      |  84 |  84 |     MRDL9PIN |   other |        |    MS |
[04/09 22:10:27    174s] (I)      |  85 |  85 |       HOTNWL |   other |        |    MS |
[04/09 22:10:27    174s] (I)      |  86 |  86 |         DIOD |   other |        |    MS |
[04/09 22:10:27    174s] (I)      |  87 |  87 |       BJTDMY |   other |        |    MS |
[04/09 22:10:27    174s] (I)      |  88 |  88 |          RNW |   other |        |    MS |
[04/09 22:10:27    174s] (I)      |  89 |  89 |        RMARK |   other |        |    MS |
[04/09 22:10:27    174s] (I)      |  90 |  90 |   prBoundary |   other |        |    MS |
[04/09 22:10:27    174s] (I)      |  91 |  91 |         LOGO |   other |        |    MS |
[04/09 22:10:27    174s] (I)      |  92 |  92 |           IP |   other |        |    MS |
[04/09 22:10:27    174s] (I)      |  93 |  93 |          RM1 |   other |        |    MS |
[04/09 22:10:27    174s] (I)      |  94 |  94 |          RM2 |   other |        |    MS |
[04/09 22:10:27    174s] (I)      |  95 |  95 |          RM3 |   other |        |    MS |
[04/09 22:10:27    174s] (I)      |  96 |  96 |          RM4 |   other |        |    MS |
[04/09 22:10:27    174s] (I)      |  97 |  97 |          RM5 |   other |        |    MS |
[04/09 22:10:27    174s] (I)      |  98 |  98 |          RM6 |   other |        |    MS |
[04/09 22:10:27    174s] (I)      |  99 |  99 |          RM7 |   other |        |    MS |
[04/09 22:10:27    174s] (I)      | 100 | 100 |          RM8 |   other |        |    MS |
[04/09 22:10:27    174s] (I)      | 101 | 101 |          RM9 |   other |        |    MS |
[04/09 22:10:27    174s] (I)      | 102 | 102 |      DM1EXCL |   other |        |    MS |
[04/09 22:10:27    174s] (I)      | 103 | 103 |      DM2EXCL |   other |        |    MS |
[04/09 22:10:27    174s] (I)      | 104 | 104 |      DM3EXCL |   other |        |    MS |
[04/09 22:10:27    174s] (I)      | 105 | 105 |      DM4EXCL |   other |        |    MS |
[04/09 22:10:27    174s] (I)      | 106 | 106 |      DM5EXCL |   other |        |    MS |
[04/09 22:10:27    174s] (I)      | 107 | 107 |      DM6EXCL |   other |        |    MS |
[04/09 22:10:27    174s] (I)      | 108 | 108 |      DM7EXCL |   other |        |    MS |
[04/09 22:10:27    174s] (I)      | 109 | 109 |      DM8EXCL |   other |        |    MS |
[04/09 22:10:27    174s] (I)      | 110 | 110 |      DM9EXCL |   other |        |    MS |
[04/09 22:10:27    174s] (I)      | 111 | 111 |      DIFF_25 |   other |        |    MS |
[04/09 22:10:27    174s] (I)      | 112 | 112 |      DIFF_FM |   other |        |    MS |
[04/09 22:10:27    174s] (I)      | 113 | 113 |        PO_FM |   other |        |    MS |
[04/09 22:10:27    174s] (I)      |   0 |   0 |           PO |   other |        |    MS |
[04/09 22:10:27    174s] (I)      | 114 | 114 | OverlapCheck | overlap |        |       |
[04/09 22:10:27    174s] (I)      +-----+-----+--------------+---------+--------+-------+
[04/09 22:10:27    174s] (I)      Started Import and model ( Curr Mem: 2097.35 MB )
[04/09 22:10:27    174s] (I)      Default pattern map key = fifo1_sram_default.
[04/09 22:10:27    174s] (I)      == Non-default Options ==
[04/09 22:10:27    174s] (I)      Clean congestion better                            : true
[04/09 22:10:27    174s] (I)      Estimate vias on DPT layer                         : true
[04/09 22:10:27    174s] (I)      Clean congestion layer assignment rounds           : 3
[04/09 22:10:27    174s] (I)      Layer constraints as soft constraints              : true
[04/09 22:10:27    174s] (I)      Soft top layer                                     : true
[04/09 22:10:27    174s] (I)      Skip prospective layer relax nets                  : true
[04/09 22:10:27    174s] (I)      Better NDR handling                                : true
[04/09 22:10:27    174s] (I)      Improved NDR modeling in LA                        : true
[04/09 22:10:27    174s] (I)      Routing cost fix for NDR handling                  : true
[04/09 22:10:27    174s] (I)      Block tracks for preroutes                         : true
[04/09 22:10:27    174s] (I)      Assign IRoute by net group key                     : true
[04/09 22:10:27    174s] (I)      Block unroutable channels                          : true
[04/09 22:10:27    174s] (I)      Block unroutable channels 3D                       : true
[04/09 22:10:27    174s] (I)      Bound layer relaxed segment wl                     : true
[04/09 22:10:27    174s] (I)      Blocked pin reach length threshold                 : 2
[04/09 22:10:27    174s] (I)      Check blockage within NDR space in TA              : true
[04/09 22:10:27    174s] (I)      Skip must join for term with via pillar            : true
[04/09 22:10:27    174s] (I)      Model find APA for IO pin                          : true
[04/09 22:10:27    174s] (I)      On pin location for off pin term                   : true
[04/09 22:10:27    174s] (I)      Handle EOL spacing                                 : true
[04/09 22:10:27    174s] (I)      Merge PG vias by gap                               : true
[04/09 22:10:27    174s] (I)      Maximum routing layer                              : 10
[04/09 22:10:27    174s] (I)      Route selected nets only                           : true
[04/09 22:10:27    174s] (I)      Refine MST                                         : true
[04/09 22:10:27    174s] (I)      Honor PRL                                          : true
[04/09 22:10:27    174s] (I)      Strong congestion aware                            : true
[04/09 22:10:27    174s] (I)      Improved initial location for IRoutes              : true
[04/09 22:10:27    174s] (I)      Multi panel TA                                     : true
[04/09 22:10:27    174s] (I)      Penalize wire overlap                              : true
[04/09 22:10:27    174s] (I)      Expand small instance blockage                     : true
[04/09 22:10:27    174s] (I)      Reduce via in TA                                   : true
[04/09 22:10:27    174s] (I)      SS-aware routing                                   : true
[04/09 22:10:27    174s] (I)      Improve tree edge sharing                          : true
[04/09 22:10:27    174s] (I)      Improve 2D via estimation                          : true
[04/09 22:10:27    174s] (I)      Refine Steiner tree                                : true
[04/09 22:10:27    174s] (I)      Build spine tree                                   : true
[04/09 22:10:27    174s] (I)      Model pass through capacity                        : true
[04/09 22:10:27    174s] (I)      Extend blockages by a half GCell                   : true
[04/09 22:10:27    174s] (I)      Consider pin shapes                                : true
[04/09 22:10:27    174s] (I)      Consider pin shapes for all nodes                  : true
[04/09 22:10:27    174s] (I)      Consider NR APA                                    : true
[04/09 22:10:27    174s] (I)      Consider IO pin shape                              : true
[04/09 22:10:27    174s] (I)      Fix pin connection bug                             : true
[04/09 22:10:27    174s] (I)      Consider layer RC for local wires                  : true
[04/09 22:10:27    174s] (I)      Route to clock mesh pin                            : true
[04/09 22:10:27    174s] (I)      LA-aware pin escape length                         : 2
[04/09 22:10:27    174s] (I)      Connect multiple ports                             : true
[04/09 22:10:27    174s] (I)      Split for must join                                : true
[04/09 22:10:27    174s] (I)      Number of threads                                  : 1
[04/09 22:10:27    174s] (I)      Routing effort level                               : 10000
[04/09 22:10:27    174s] (I)      Prefer layer length threshold                      : 8
[04/09 22:10:27    174s] (I)      Overflow penalty cost                              : 10
[04/09 22:10:27    174s] (I)      A-star cost                                        : 0.300000
[04/09 22:10:27    174s] (I)      Misalignment cost                                  : 10.000000
[04/09 22:10:27    174s] (I)      Threshold for short IRoute                         : 6
[04/09 22:10:27    174s] (I)      Via cost during post routing                       : 1.000000
[04/09 22:10:27    174s] (I)      Layer congestion ratios                            : { { 1.0 } }
[04/09 22:10:27    174s] (I)      Source-to-sink ratio                               : 0.300000
[04/09 22:10:27    174s] (I)      Scenic ratio bound                                 : 3.000000
[04/09 22:10:27    174s] (I)      Segment layer relax scenic ratio                   : 1.250000
[04/09 22:10:27    174s] (I)      Source-sink aware LA ratio                         : 0.500000
[04/09 22:10:27    174s] (I)      PG-aware similar topology routing                  : true
[04/09 22:10:27    174s] (I)      Maze routing via cost fix                          : true
[04/09 22:10:27    174s] (I)      Apply PRL on PG terms                              : true
[04/09 22:10:27    174s] (I)      Apply PRL on obs objects                           : true
[04/09 22:10:27    174s] (I)      Handle range-type spacing rules                    : true
[04/09 22:10:27    174s] (I)      PG gap threshold multiplier                        : 10.000000
[04/09 22:10:27    174s] (I)      Parallel spacing query fix                         : true
[04/09 22:10:27    174s] (I)      Force source to root IR                            : true
[04/09 22:10:27    174s] (I)      Layer Weights                                      : L2:4 L3:2.5
[04/09 22:10:27    174s] (I)      Do not relax to DPT layer                          : true
[04/09 22:10:27    174s] (I)      No DPT in post routing                             : true
[04/09 22:10:27    174s] (I)      Modeling PG via merging fix                        : true
[04/09 22:10:27    174s] (I)      Shield aware TA                                    : true
[04/09 22:10:27    174s] (I)      Strong shield aware TA                             : true
[04/09 22:10:27    174s] (I)      Overflow calculation fix in LA                     : true
[04/09 22:10:27    174s] (I)      Post routing fix                                   : true
[04/09 22:10:27    174s] (I)      Strong post routing                                : true
[04/09 22:10:27    174s] (I)      Access via pillar from top                         : true
[04/09 22:10:27    174s] (I)      NDR via pillar fix                                 : true
[04/09 22:10:27    174s] (I)      Violation on path threshold                        : 1
[04/09 22:10:27    174s] (I)      Pass through capacity modeling                     : true
[04/09 22:10:27    174s] (I)      Select the non-relaxed segments in post routing stage : true
[04/09 22:10:27    174s] (I)      Select term pin box for io pin                     : true
[04/09 22:10:27    174s] (I)      Penalize NDR sharing                               : true
[04/09 22:10:27    174s] (I)      Enable special modeling                            : false
[04/09 22:10:27    174s] (I)      Keep fixed segments                                : true
[04/09 22:10:27    174s] (I)      Reorder net groups by key                          : true
[04/09 22:10:27    174s] (I)      Increase net scenic ratio                          : true
[04/09 22:10:27    174s] (I)      Method to set GCell size                           : row
[04/09 22:10:27    174s] (I)      Connect multiple ports and must join fix           : true
[04/09 22:10:27    174s] (I)      Avoid high resistance layers                       : true
[04/09 22:10:27    174s] (I)      Model find APA for IO pin fix                      : true
[04/09 22:10:27    174s] (I)      Avoid connecting non-metal layers                  : true
[04/09 22:10:27    174s] (I)      Use track pitch for NDR                            : true
[04/09 22:10:27    174s] (I)      Enable layer relax to lower layer                  : true
[04/09 22:10:27    174s] (I)      Enable layer relax to upper layer                  : true
[04/09 22:10:27    174s] (I)      Top layer relaxation fix                           : true
[04/09 22:10:27    174s] (I)      Handle non-default track width                     : false
[04/09 22:10:27    174s] (I)      Counted 44093 PG shapes. We will not process PG shapes layer by layer.
[04/09 22:10:27    174s] (I)      Use row-based GCell size
[04/09 22:10:27    174s] (I)      Use row-based GCell align
[04/09 22:10:27    174s] (I)      layer 0 area = 10000
[04/09 22:10:27    174s] (I)      layer 1 area = 16000
[04/09 22:10:27    174s] (I)      layer 2 area = 16000
[04/09 22:10:27    174s] (I)      layer 3 area = 16000
[04/09 22:10:27    174s] (I)      layer 4 area = 16000
[04/09 22:10:27    174s] (I)      layer 5 area = 16000
[04/09 22:10:27    174s] (I)      layer 6 area = 16000
[04/09 22:10:27    174s] (I)      layer 7 area = 16000
[04/09 22:10:27    174s] (I)      layer 8 area = 55000
[04/09 22:10:27    174s] (I)      layer 9 area = 4000000
[04/09 22:10:27    174s] (I)      GCell unit size   : 1672
[04/09 22:10:27    174s] (I)      GCell multiplier  : 1
[04/09 22:10:27    174s] (I)      GCell row height  : 1672
[04/09 22:10:27    174s] (I)      Actual row height : 1672
[04/09 22:10:27    174s] (I)      GCell align ref   : 310032 310032
[04/09 22:10:27    174s] [NR-eGR] Track table information for default rule: 
[04/09 22:10:27    174s] [NR-eGR] M1 has single uniform track structure
[04/09 22:10:27    174s] [NR-eGR] M2 has single uniform track structure
[04/09 22:10:27    174s] [NR-eGR] M3 has single uniform track structure
[04/09 22:10:27    174s] [NR-eGR] M4 has single uniform track structure
[04/09 22:10:27    174s] [NR-eGR] M5 has single uniform track structure
[04/09 22:10:27    174s] [NR-eGR] M6 has single uniform track structure
[04/09 22:10:27    174s] [NR-eGR] M7 has single uniform track structure
[04/09 22:10:27    174s] [NR-eGR] M8 has single uniform track structure
[04/09 22:10:27    174s] [NR-eGR] M9 has single uniform track structure
[04/09 22:10:27    174s] [NR-eGR] MRDL has single uniform track structure
[04/09 22:10:27    174s] (I)      ============== Default via ===============
[04/09 22:10:27    174s] (I)      +---+------------------+-----------------+
[04/09 22:10:27    174s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[04/09 22:10:27    174s] (I)      +---+------------------+-----------------+
[04/09 22:10:27    174s] (I)      | 1 |    1  VIA12SQ_C  |    4  VIA12SQ   |
[04/09 22:10:27    174s] (I)      | 2 |    7  VIA23SQ_C  |   10  VIA23SQ   |
[04/09 22:10:27    174s] (I)      | 3 |   13  VIA34SQ_C  |   17  VIA34BAR  |
[04/09 22:10:27    174s] (I)      | 4 |   19  VIA45SQ_C  |   23  VIA45BAR  |
[04/09 22:10:27    174s] (I)      | 5 |   25  VIA56SQ_C  |   29  VIA56BAR  |
[04/09 22:10:27    174s] (I)      | 6 |   31  VIA67SQ_C  |   35  VIA67BAR  |
[04/09 22:10:27    174s] (I)      | 7 |   37  VIA78SQ_C  |   41  VIA78BAR  |
[04/09 22:10:27    174s] (I)      | 8 |   43  VIA89_C    |   44  VIA89     |
[04/09 22:10:27    174s] (I)      | 9 |   45  VIA9RDL    |   45  VIA9RDL   |
[04/09 22:10:27    174s] (I)      +---+------------------+-----------------+
[04/09 22:10:27    174s] [NR-eGR] Read 2235 PG shapes
[04/09 22:10:27    174s] [NR-eGR] Read 0 clock shapes
[04/09 22:10:27    174s] [NR-eGR] Read 0 other shapes
[04/09 22:10:27    174s] [NR-eGR] #Routing Blockages  : 0
[04/09 22:10:27    174s] [NR-eGR] #Instance Blockages : 8891
[04/09 22:10:27    174s] [NR-eGR] #PG Blockages       : 2235
[04/09 22:10:27    174s] [NR-eGR] #Halo Blockages     : 0
[04/09 22:10:27    174s] [NR-eGR] #Boundary Blockages : 0
[04/09 22:10:27    174s] [NR-eGR] #Clock Blockages    : 0
[04/09 22:10:27    174s] [NR-eGR] #Other Blockages    : 0
[04/09 22:10:27    174s] (I)      Design has 0 blackboxes considered as all layer blockages.
[04/09 22:10:27    174s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/09 22:10:27    174s] [NR-eGR] Read 342 nets ( ignored 334 )
[04/09 22:10:27    174s] [NR-eGR] Connected 0 must-join pins/ports
[04/09 22:10:27    174s] (I)      early_global_route_priority property id does not exist.
[04/09 22:10:27    174s] (I)      Read Num Blocks=61829  Num Prerouted Wires=0  Num CS=0
[04/09 22:10:27    174s] (I)      Layer 1 (V) : #blockages 18770 : #preroutes 0
[04/09 22:10:27    174s] (I)      Layer 2 (H) : #blockages 11581 : #preroutes 0
[04/09 22:10:27    174s] (I)      Layer 3 (V) : #blockages 13270 : #preroutes 0
[04/09 22:10:27    174s] (I)      Layer 4 (H) : #blockages 8495 : #preroutes 0
[04/09 22:10:27    174s] (I)      Layer 5 (V) : #blockages 4871 : #preroutes 0
[04/09 22:10:27    174s] (I)      Layer 6 (H) : #blockages 4001 : #preroutes 0
[04/09 22:10:28    174s] (I)      Layer 7 (V) : #blockages 774 : #preroutes 0
[04/09 22:10:28    174s] (I)      Layer 8 (H) : #blockages 42 : #preroutes 0
[04/09 22:10:28    174s] (I)      Layer 9 (V) : #blockages 25 : #preroutes 0
[04/09 22:10:28    174s] (I)      Moved 19 terms for better access 
[04/09 22:10:28    174s] (I)      Number of ignored nets                =      0
[04/09 22:10:28    174s] (I)      Number of connected nets              =      0
[04/09 22:10:28    174s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[04/09 22:10:28    174s] (I)      Number of clock nets                  =      8.  Ignored: No
[04/09 22:10:28    174s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[04/09 22:10:28    174s] (I)      Number of special nets                =      0.  Ignored: Yes
[04/09 22:10:28    174s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[04/09 22:10:28    174s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[04/09 22:10:28    174s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[04/09 22:10:28    174s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[04/09 22:10:28    174s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/09 22:10:28    174s] [NR-eGR] There are 5 clock nets ( 5 with NDR ).
[04/09 22:10:28    174s] (I)      Ndr track 0 does not exist
[04/09 22:10:28    174s] (I)      Ndr track 0 does not exist
[04/09 22:10:28    174s] (I)      Ndr track 0 does not exist
[04/09 22:10:28    174s] (I)      ---------------------Grid Graph Info--------------------
[04/09 22:10:28    174s] (I)      Routing area        : (0, 0) - (1200096, 1200096)
[04/09 22:10:28    174s] (I)      Core area           : (310032, 310032) - (890064, 890064)
[04/09 22:10:28    174s] (I)      Site width          :   152  (dbu)
[04/09 22:10:28    174s] (I)      Row height          :  1672  (dbu)
[04/09 22:10:28    174s] (I)      GCell row height    :  1672  (dbu)
[04/09 22:10:28    174s] (I)      GCell width         :  1672  (dbu)
[04/09 22:10:28    174s] (I)      GCell height        :  1672  (dbu)
[04/09 22:10:28    174s] (I)      Grid                :   718   718    10
[04/09 22:10:28    174s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[04/09 22:10:28    174s] (I)      Vertical capacity   :     0  1672     0  1672     0  1672     0  1672     0  1672
[04/09 22:10:28    174s] (I)      Horizontal capacity :     0     0  1672     0  1672     0  1672     0  1672     0
[04/09 22:10:28    174s] (I)      Default wire width  :    50    56    56    56    56    56    56    56   160  2000
[04/09 22:10:28    174s] (I)      Default wire space  :    50    56    56    56    56    56    56    56    56  2000
[04/09 22:10:28    174s] (I)      Default wire pitch  :   100   112   112   112   112   112   112   112   216  4000
[04/09 22:10:28    174s] (I)      Default pitch size  :   100   152   304   304   608   608  1216  1216  2432  4864
[04/09 22:10:28    174s] (I)      First track coord   :   104   104   408   408   712   712  1320  1320  2536  4968
[04/09 22:10:28    174s] (I)      Num tracks per GCell: 16.72 11.00  5.50  5.50  2.75  2.75  1.38  1.38  0.69  0.34
[04/09 22:10:28    174s] (I)      Total num of tracks :  7895  7895  3947  3947  1973  1973   986   986   493   246
[04/09 22:10:28    174s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[04/09 22:10:28    174s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[04/09 22:10:28    174s] (I)      --------------------------------------------------------
[04/09 22:10:28    174s] 
[04/09 22:10:28    174s] [NR-eGR] ============ Routing rule table ============
[04/09 22:10:28    174s] [NR-eGR] Rule id: 0  Nets: 3
[04/09 22:10:28    174s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[04/09 22:10:28    174s] (I)                    Layer    2    3    4     5     6     7     8     9    10 
[04/09 22:10:28    174s] (I)                    Pitch  304  608  608  1216  1216  2432  2432  4864  9728 
[04/09 22:10:28    174s] (I)             #Used tracks    2    2    2     2     2     2     2     2     2 
[04/09 22:10:28    174s] (I)       #Fully used tracks    1    1    1     1     1     1     1     1     1 
[04/09 22:10:28    174s] [NR-eGR] Rule id: 1  Nets: 0
[04/09 22:10:28    174s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[04/09 22:10:28    174s] (I)                    Layer    2    3    4    5    6     7     8     9    10 
[04/09 22:10:28    174s] (I)                    Pitch  152  304  304  608  608  1216  1216  2432  4864 
[04/09 22:10:28    174s] (I)             #Used tracks    1    1    1    1    1     1     1     1     1 
[04/09 22:10:28    174s] (I)       #Fully used tracks    1    1    1    1    1     1     1     1     1 
[04/09 22:10:28    174s] [NR-eGR] Rule id: 2  Rule name: CTS_RULE  Nets: 2
[04/09 22:10:28    174s] (I)      ID:2 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):3/3
[04/09 22:10:28    174s] (I)                    Layer    2    3    4    5    6     7     8     9    10 
[04/09 22:10:28    174s] (I)                    Pitch  456  304  304  608  608  1216  1216  2432  4864 
[04/09 22:10:28    174s] (I)             #Used tracks    3    1    1    1    1     1     1     1     1 
[04/09 22:10:28    174s] (I)       #Fully used tracks    3    1    1    1    1     1     1     1     1 
[04/09 22:10:28    174s] [NR-eGR] ========================================
[04/09 22:10:28    174s] [NR-eGR] 
[04/09 22:10:28    174s] (I)      =============== Blocked Tracks ===============
[04/09 22:10:28    174s] (I)      +-------+---------+----------+---------------+
[04/09 22:10:28    174s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[04/09 22:10:28    174s] (I)      +-------+---------+----------+---------------+
[04/09 22:10:28    174s] (I)      |     1 |       0 |        0 |         0.00% |
[04/09 22:10:28    174s] (I)      |     2 | 5668610 |  1559061 |        27.50% |
[04/09 22:10:28    174s] (I)      |     3 | 2833946 |   745034 |        26.29% |
[04/09 22:10:28    174s] (I)      |     4 | 2833946 |   193382 |         6.82% |
[04/09 22:10:28    174s] (I)      |     5 | 1416614 |    89125 |         6.29% |
[04/09 22:10:28    174s] (I)      |     6 | 1416614 |    23286 |         1.64% |
[04/09 22:10:28    174s] (I)      |     7 |  707948 |    27421 |         3.87% |
[04/09 22:10:28    174s] (I)      |     8 |  707948 |    26642 |         3.76% |
[04/09 22:10:28    174s] (I)      |     9 |  353974 |      240 |         0.07% |
[04/09 22:10:28    174s] (I)      |    10 |  176628 |     8451 |         4.78% |
[04/09 22:10:28    174s] (I)      +-------+---------+----------+---------------+
[04/09 22:10:28    174s] (I)      Finished Import and model ( CPU: 0.94 sec, Real: 0.94 sec, Curr Mem: 2170.79 MB )
[04/09 22:10:28    174s] (I)      Reset routing kernel
[04/09 22:10:28    174s] (I)      Started Global Routing ( Curr Mem: 2170.79 MB )
[04/09 22:10:28    174s] (I)      totalPins=119  totalGlobalPin=118 (99.16%)
[04/09 22:10:28    175s] (I)      total 2D Cap : 2726431 = (1329950 H, 1396481 V)
[04/09 22:10:28    175s] [NR-eGR] Layer group 1: route 2 net(s) in layer range [5, 6]
[04/09 22:10:28    175s] (I)      
[04/09 22:10:28    175s] (I)      ============  Phase 1a Route ============
[04/09 22:10:28    175s] (I)      Usage: 363 = (167 H, 196 V) = (0.01% H, 0.01% V) = (2.792e+02um H, 3.277e+02um V)
[04/09 22:10:28    175s] (I)      
[04/09 22:10:28    175s] (I)      ============  Phase 1b Route ============
[04/09 22:10:28    175s] (I)      Usage: 363 = (167 H, 196 V) = (0.01% H, 0.01% V) = (2.792e+02um H, 3.277e+02um V)
[04/09 22:10:28    175s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.069360e+02um
[04/09 22:10:28    175s] (I)      
[04/09 22:10:28    175s] (I)      ============  Phase 1c Route ============
[04/09 22:10:28    175s] (I)      Usage: 363 = (167 H, 196 V) = (0.01% H, 0.01% V) = (2.792e+02um H, 3.277e+02um V)
[04/09 22:10:28    175s] (I)      
[04/09 22:10:28    175s] (I)      ============  Phase 1d Route ============
[04/09 22:10:28    175s] (I)      Usage: 363 = (167 H, 196 V) = (0.01% H, 0.01% V) = (2.792e+02um H, 3.277e+02um V)
[04/09 22:10:28    175s] (I)      
[04/09 22:10:28    175s] (I)      ============  Phase 1e Route ============
[04/09 22:10:28    175s] (I)      Usage: 363 = (167 H, 196 V) = (0.01% H, 0.01% V) = (2.792e+02um H, 3.277e+02um V)
[04/09 22:10:28    175s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.069360e+02um
[04/09 22:10:28    175s] (I)      
[04/09 22:10:28    175s] (I)      ============  Phase 1f Route ============
[04/09 22:10:28    175s] (I)      Usage: 363 = (167 H, 196 V) = (0.01% H, 0.01% V) = (2.792e+02um H, 3.277e+02um V)
[04/09 22:10:28    175s] (I)      
[04/09 22:10:28    175s] (I)      ============  Phase 1g Route ============
[04/09 22:10:28    175s] (I)      Usage: 363 = (167 H, 196 V) = (0.01% H, 0.01% V) = (2.792e+02um H, 3.277e+02um V)
[04/09 22:10:28    175s] (I)      #Nets         : 2
[04/09 22:10:28    175s] (I)      #Relaxed nets : 0
[04/09 22:10:28    175s] (I)      Wire length   : 363
[04/09 22:10:28    175s] (I)      
[04/09 22:10:28    175s] (I)      ============  Phase 1h Route ============
[04/09 22:10:28    175s] (I)      Usage: 363 = (167 H, 196 V) = (0.01% H, 0.01% V) = (2.792e+02um H, 3.277e+02um V)
[04/09 22:10:28    175s] (I)      total 2D Cap : 4755622 = (2097111 H, 2658511 V)
[04/09 22:10:28    175s] [NR-eGR] Layer group 2: route 3 net(s) in layer range [3, 4]
[04/09 22:10:28    175s] (I)      
[04/09 22:10:28    175s] (I)      ============  Phase 1a Route ============
[04/09 22:10:28    175s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 10
[04/09 22:10:28    175s] (I)      Usage: 1637 = (538 H, 1099 V) = (0.03% H, 0.04% V) = (8.995e+02um H, 1.838e+03um V)
[04/09 22:10:28    175s] (I)      
[04/09 22:10:28    175s] (I)      ============  Phase 1b Route ============
[04/09 22:10:28    175s] (I)      Usage: 1637 = (538 H, 1099 V) = (0.03% H, 0.04% V) = (8.995e+02um H, 1.838e+03um V)
[04/09 22:10:28    175s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.737064e+03um
[04/09 22:10:28    175s] (I)      
[04/09 22:10:28    175s] (I)      ============  Phase 1c Route ============
[04/09 22:10:28    175s] (I)      Level2 Grid: 144 x 144
[04/09 22:10:28    175s] (I)      Usage: 1634 = (534 H, 1100 V) = (0.03% H, 0.04% V) = (8.928e+02um H, 1.839e+03um V)
[04/09 22:10:28    175s] (I)      
[04/09 22:10:28    175s] (I)      ============  Phase 1d Route ============
[04/09 22:10:28    175s] (I)      Usage: 1512 = (544 H, 968 V) = (0.03% H, 0.04% V) = (9.096e+02um H, 1.618e+03um V)
[04/09 22:10:28    175s] (I)      
[04/09 22:10:28    175s] (I)      ============  Phase 1e Route ============
[04/09 22:10:28    175s] (I)      Usage: 1512 = (544 H, 968 V) = (0.03% H, 0.04% V) = (9.096e+02um H, 1.618e+03um V)
[04/09 22:10:28    175s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.528064e+03um
[04/09 22:10:28    175s] (I)      
[04/09 22:10:28    175s] (I)      ============  Phase 1f Route ============
[04/09 22:10:28    175s] (I)      Usage: 1508 = (551 H, 957 V) = (0.03% H, 0.04% V) = (9.213e+02um H, 1.600e+03um V)
[04/09 22:10:28    175s] (I)      
[04/09 22:10:28    175s] (I)      ============  Phase 1g Route ============
[04/09 22:10:28    175s] (I)      Usage: 1219 = (445 H, 774 V) = (0.02% H, 0.03% V) = (7.440e+02um H, 1.294e+03um V)
[04/09 22:10:28    175s] (I)      #Nets         : 3
[04/09 22:10:28    175s] (I)      #Relaxed nets : 2
[04/09 22:10:28    175s] (I)      Wire length   : 223
[04/09 22:10:28    175s] [NR-eGR] Create a new net group with 2 nets and layer range [3, 6]
[04/09 22:10:28    175s] (I)      
[04/09 22:10:28    175s] (I)      ============  Phase 1h Route ============
[04/09 22:10:28    175s] (I)      Usage: 1219 = (445 H, 774 V) = (0.02% H, 0.03% V) = (7.440e+02um H, 1.294e+03um V)
[04/09 22:10:28    175s] (I)      total 2D Cap : 7490403 = (3430519 H, 4059884 V)
[04/09 22:10:28    175s] [NR-eGR] Layer group 3: route 2 net(s) in layer range [3, 6]
[04/09 22:10:28    175s] (I)      
[04/09 22:10:28    175s] (I)      ============  Phase 1a Route ============
[04/09 22:10:28    175s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 2
[04/09 22:10:28    175s] (I)      Usage: 2078 = (770 H, 1308 V) = (0.02% H, 0.03% V) = (1.287e+03um H, 2.187e+03um V)
[04/09 22:10:28    175s] (I)      
[04/09 22:10:28    175s] (I)      ============  Phase 1b Route ============
[04/09 22:10:28    175s] (I)      Usage: 2078 = (770 H, 1308 V) = (0.02% H, 0.03% V) = (1.287e+03um H, 2.187e+03um V)
[04/09 22:10:28    175s] (I)      Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 3.474416e+03um
[04/09 22:10:28    175s] (I)      
[04/09 22:10:28    175s] (I)      ============  Phase 1c Route ============
[04/09 22:10:28    175s] (I)      Level2 Grid: 144 x 144
[04/09 22:10:28    175s] (I)      Usage: 2078 = (770 H, 1308 V) = (0.02% H, 0.03% V) = (1.287e+03um H, 2.187e+03um V)
[04/09 22:10:28    175s] (I)      
[04/09 22:10:28    175s] (I)      ============  Phase 1d Route ============
[04/09 22:10:28    175s] (I)      Usage: 2092 = (783 H, 1309 V) = (0.02% H, 0.03% V) = (1.309e+03um H, 2.189e+03um V)
[04/09 22:10:28    175s] (I)      
[04/09 22:10:28    175s] (I)      ============  Phase 1e Route ============
[04/09 22:10:28    175s] (I)      Usage: 2092 = (783 H, 1309 V) = (0.02% H, 0.03% V) = (1.309e+03um H, 2.189e+03um V)
[04/09 22:10:28    175s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 3.497824e+03um
[04/09 22:10:28    175s] (I)      
[04/09 22:10:28    175s] (I)      ============  Phase 1f Route ============
[04/09 22:10:28    175s] (I)      Usage: 2092 = (783 H, 1309 V) = (0.02% H, 0.03% V) = (1.309e+03um H, 2.189e+03um V)
[04/09 22:10:28    175s] (I)      
[04/09 22:10:28    175s] (I)      ============  Phase 1g Route ============
[04/09 22:10:28    175s] (I)      Usage: 2069 = (763 H, 1306 V) = (0.02% H, 0.03% V) = (1.276e+03um H, 2.184e+03um V)
[04/09 22:10:28    175s] (I)      #Nets         : 2
[04/09 22:10:28    175s] (I)      #Relaxed nets : 1
[04/09 22:10:28    175s] (I)      Wire length   : 362
[04/09 22:10:28    175s] [NR-eGR] Create a new net group with 1 nets and layer range [3, 8]
[04/09 22:10:28    175s] (I)      
[04/09 22:10:28    175s] (I)      ============  Phase 1h Route ============
[04/09 22:10:28    175s] (I)      Usage: 2070 = (766 H, 1304 V) = (0.02% H, 0.03% V) = (1.281e+03um H, 2.180e+03um V)
[04/09 22:10:28    175s] (I)      total 2D Cap : 8859492 = (4113904 H, 4745588 V)
[04/09 22:10:28    175s] [NR-eGR] Layer group 4: route 1 net(s) in layer range [3, 8]
[04/09 22:10:28    175s] (I)      
[04/09 22:10:28    175s] (I)      ============  Phase 1a Route ============
[04/09 22:10:28    175s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[04/09 22:10:28    175s] (I)      Usage: 2548 = (942 H, 1606 V) = (0.02% H, 0.03% V) = (1.575e+03um H, 2.685e+03um V)
[04/09 22:10:28    175s] (I)      
[04/09 22:10:28    175s] (I)      ============  Phase 1b Route ============
[04/09 22:10:28    175s] (I)      Usage: 2548 = (942 H, 1606 V) = (0.02% H, 0.03% V) = (1.575e+03um H, 2.685e+03um V)
[04/09 22:10:28    175s] (I)      Overflow of layer group 4: 0.01% H + 0.00% V. EstWL: 4.260256e+03um
[04/09 22:10:28    175s] (I)      
[04/09 22:10:28    175s] (I)      ============  Phase 1c Route ============
[04/09 22:10:28    175s] (I)      Level2 Grid: 144 x 144
[04/09 22:10:29    175s] (I)      Usage: 2548 = (942 H, 1606 V) = (0.02% H, 0.03% V) = (1.575e+03um H, 2.685e+03um V)
[04/09 22:10:29    175s] (I)      
[04/09 22:10:29    175s] (I)      ============  Phase 1d Route ============
[04/09 22:10:29    175s] (I)      Usage: 2577 = (969 H, 1608 V) = (0.02% H, 0.03% V) = (1.620e+03um H, 2.689e+03um V)
[04/09 22:10:29    175s] (I)      
[04/09 22:10:29    175s] (I)      ============  Phase 1e Route ============
[04/09 22:10:29    175s] (I)      Usage: 2577 = (969 H, 1608 V) = (0.02% H, 0.03% V) = (1.620e+03um H, 2.689e+03um V)
[04/09 22:10:29    175s] [NR-eGR] Early Global Route overflow of layer group 4: 0.01% H + 0.00% V. EstWL: 4.308744e+03um
[04/09 22:10:29    175s] (I)      
[04/09 22:10:29    175s] (I)      ============  Phase 1f Route ============
[04/09 22:10:29    175s] (I)      Usage: 2588 = (969 H, 1619 V) = (0.02% H, 0.03% V) = (1.620e+03um H, 2.707e+03um V)
[04/09 22:10:29    175s] (I)      
[04/09 22:10:29    175s] (I)      ============  Phase 1g Route ============
[04/09 22:10:29    175s] (I)      Usage: 2547 = (940 H, 1607 V) = (0.02% H, 0.03% V) = (1.572e+03um H, 2.687e+03um V)
[04/09 22:10:29    175s] (I)      #Nets         : 1
[04/09 22:10:29    175s] (I)      #Relaxed nets : 1
[04/09 22:10:29    175s] (I)      Wire length   : 0
[04/09 22:10:29    175s] [NR-eGR] Create a new net group with 1 nets and layer range [3, 10]
[04/09 22:10:29    175s] (I)      
[04/09 22:10:29    175s] (I)      ============  Phase 1h Route ============
[04/09 22:10:29    175s] (I)      Usage: 2547 = (940 H, 1607 V) = (0.02% H, 0.03% V) = (1.572e+03um H, 2.687e+03um V)
[04/09 22:10:29    175s] (I)      total 2D Cap : 9382128 = (4468114 H, 4914014 V)
[04/09 22:10:29    175s] [NR-eGR] Layer group 5: route 1 net(s) in layer range [3, 10]
[04/09 22:10:29    175s] (I)      
[04/09 22:10:29    175s] (I)      ============  Phase 1a Route ============
[04/09 22:10:29    175s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[04/09 22:10:29    175s] (I)      Usage: 3025 = (1116 H, 1909 V) = (0.02% H, 0.04% V) = (1.866e+03um H, 3.192e+03um V)
[04/09 22:10:29    175s] (I)      
[04/09 22:10:29    175s] (I)      ============  Phase 1b Route ============
[04/09 22:10:29    175s] (I)      Usage: 3025 = (1116 H, 1909 V) = (0.02% H, 0.04% V) = (1.866e+03um H, 3.192e+03um V)
[04/09 22:10:29    175s] (I)      Overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 5.057800e+03um
[04/09 22:10:29    175s] (I)      
[04/09 22:10:29    175s] (I)      ============  Phase 1c Route ============
[04/09 22:10:29    175s] (I)      Level2 Grid: 144 x 144
[04/09 22:10:29    176s] (I)      Usage: 3025 = (1116 H, 1909 V) = (0.02% H, 0.04% V) = (1.866e+03um H, 3.192e+03um V)
[04/09 22:10:29    176s] (I)      
[04/09 22:10:29    176s] (I)      ============  Phase 1d Route ============
[04/09 22:10:29    176s] (I)      Usage: 3052 = (1143 H, 1909 V) = (0.03% H, 0.04% V) = (1.911e+03um H, 3.192e+03um V)
[04/09 22:10:29    176s] (I)      
[04/09 22:10:29    176s] (I)      ============  Phase 1e Route ============
[04/09 22:10:29    176s] (I)      Usage: 3052 = (1143 H, 1909 V) = (0.03% H, 0.04% V) = (1.911e+03um H, 3.192e+03um V)
[04/09 22:10:29    176s] [NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 5.102944e+03um
[04/09 22:10:29    176s] (I)      
[04/09 22:10:29    176s] (I)      ============  Phase 1f Route ============
[04/09 22:10:29    176s] (I)      Usage: 3052 = (1143 H, 1909 V) = (0.03% H, 0.04% V) = (1.911e+03um H, 3.192e+03um V)
[04/09 22:10:29    176s] (I)      
[04/09 22:10:29    176s] (I)      ============  Phase 1g Route ============
[04/09 22:10:29    176s] (I)      Usage: 3034 = (1119 H, 1915 V) = (0.03% H, 0.04% V) = (1.871e+03um H, 3.202e+03um V)
[04/09 22:10:29    176s] (I)      #Nets         : 1
[04/09 22:10:29    176s] (I)      #Relaxed nets : 0
[04/09 22:10:29    176s] (I)      Wire length   : 487
[04/09 22:10:29    176s] (I)      
[04/09 22:10:29    176s] (I)      ============  Phase 1h Route ============
[04/09 22:10:29    176s] (I)      Usage: 3033 = (1118 H, 1915 V) = (0.03% H, 0.04% V) = (1.869e+03um H, 3.202e+03um V)
[04/09 22:10:29    176s] (I)      
[04/09 22:10:29    176s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/09 22:10:29    176s] [NR-eGR]                        OverCon            
[04/09 22:10:29    176s] [NR-eGR]                         #Gcell     %Gcell
[04/09 22:10:29    176s] [NR-eGR]        Layer               (1)    OverCon
[04/09 22:10:29    176s] [NR-eGR] ----------------------------------------------
[04/09 22:10:29    176s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[04/09 22:10:29    176s] [NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[04/09 22:10:29    176s] [NR-eGR]      M3 ( 3)         1( 0.00%)   ( 0.00%) 
[04/09 22:10:29    176s] [NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[04/09 22:10:29    176s] [NR-eGR]      M5 ( 5)         3( 0.00%)   ( 0.00%) 
[04/09 22:10:29    176s] [NR-eGR]      M6 ( 6)         0( 0.00%)   ( 0.00%) 
[04/09 22:10:29    176s] [NR-eGR]      M7 ( 7)         0( 0.00%)   ( 0.00%) 
[04/09 22:10:29    176s] [NR-eGR]      M8 ( 8)         0( 0.00%)   ( 0.00%) 
[04/09 22:10:29    176s] [NR-eGR]      M9 ( 9)         0( 0.00%)   ( 0.00%) 
[04/09 22:10:29    176s] [NR-eGR]    MRDL (10)         0( 0.00%)   ( 0.00%) 
[04/09 22:10:29    176s] [NR-eGR] ----------------------------------------------
[04/09 22:10:29    176s] [NR-eGR]        Total         4( 0.00%)   ( 0.00%) 
[04/09 22:10:29    176s] [NR-eGR] 
[04/09 22:10:29    176s] (I)      Finished Global Routing ( CPU: 1.23 sec, Real: 1.23 sec, Curr Mem: 2170.79 MB )
[04/09 22:10:29    176s] (I)      total 2D Cap : 13605534 = (4478582 H, 9126952 V)
[04/09 22:10:29    176s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[04/09 22:10:29    176s] (I)      ============= Track Assignment ============
[04/09 22:10:29    176s] (I)      Started Track Assignment (1T) ( Curr Mem: 2170.79 MB )
[04/09 22:10:29    176s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[04/09 22:10:29    176s] (I)      Run Multi-thread track assignment
[04/09 22:10:29    176s] (I)      Finished Track Assignment (1T) ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 2170.79 MB )
[04/09 22:10:29    176s] (I)      Started Export ( Curr Mem: 2170.79 MB )
[04/09 22:10:29    176s] [NR-eGR]               Length (um)  Vias 
[04/09 22:10:29    176s] [NR-eGR] --------------------------------
[04/09 22:10:29    176s] [NR-eGR]  M1    (1H)             0  1170 
[04/09 22:10:29    176s] [NR-eGR]  M2    (2V)          4012  1577 
[04/09 22:10:29    176s] [NR-eGR]  M3    (3H)          7191   802 
[04/09 22:10:29    176s] [NR-eGR]  M4    (4V)          5006   382 
[04/09 22:10:29    176s] [NR-eGR]  M5    (5H)          4011   312 
[04/09 22:10:29    176s] [NR-eGR]  M6    (6V)         10303   187 
[04/09 22:10:29    176s] [NR-eGR]  M7    (7H)          3282    26 
[04/09 22:10:29    176s] [NR-eGR]  M8    (8V)           890     7 
[04/09 22:10:29    176s] [NR-eGR]  M9    (9H)           120     0 
[04/09 22:10:29    176s] [NR-eGR]  MRDL  (10V)            0     0 
[04/09 22:10:29    176s] [NR-eGR] --------------------------------
[04/09 22:10:29    176s] [NR-eGR]        Total        34816  4463 
[04/09 22:10:29    176s] [NR-eGR] --------------------------------------------------------------------------
[04/09 22:10:29    176s] [NR-eGR] Total half perimeter of net bounding box: 31805um
[04/09 22:10:29    176s] [NR-eGR] Total length: 34816um, number of vias: 4463
[04/09 22:10:29    176s] [NR-eGR] --------------------------------------------------------------------------
[04/09 22:10:29    176s] [NR-eGR] Total eGR-routed clock nets wire length: 2410um, number of vias: 384
[04/09 22:10:29    176s] [NR-eGR] --------------------------------------------------------------------------
[04/09 22:10:29    176s] [NR-eGR] Report for selected net(s) only.
[04/09 22:10:29    176s] [NR-eGR]               Length (um)  Vias 
[04/09 22:10:29    176s] [NR-eGR] --------------------------------
[04/09 22:10:29    176s] [NR-eGR]  M1    (1H)             0   100 
[04/09 22:10:29    176s] [NR-eGR]  M2    (2V)            42   110 
[04/09 22:10:29    176s] [NR-eGR]  M3    (3H)           232    92 
[04/09 22:10:29    176s] [NR-eGR]  M4    (4V)           825    45 
[04/09 22:10:29    176s] [NR-eGR]  M5    (5H)           406    20 
[04/09 22:10:29    176s] [NR-eGR]  M6    (6V)           712    17 
[04/09 22:10:29    176s] [NR-eGR]  M7    (7H)           193     0 
[04/09 22:10:29    176s] [NR-eGR]  M8    (8V)             0     0 
[04/09 22:10:29    176s] [NR-eGR]  M9    (9H)             0     0 
[04/09 22:10:29    176s] [NR-eGR]  MRDL  (10V)            0     0 
[04/09 22:10:29    176s] [NR-eGR] --------------------------------
[04/09 22:10:29    176s] [NR-eGR]        Total         2410   384 
[04/09 22:10:29    176s] [NR-eGR] --------------------------------------------------------------------------
[04/09 22:10:29    176s] [NR-eGR] Total half perimeter of net bounding box: 1937um
[04/09 22:10:29    176s] [NR-eGR] Total length: 2410um, number of vias: 384
[04/09 22:10:29    176s] [NR-eGR] --------------------------------------------------------------------------
[04/09 22:10:29    176s] [NR-eGR] Total routed clock nets wire length: 2410um, number of vias: 384
[04/09 22:10:29    176s] [NR-eGR] --------------------------------------------------------------------------
[04/09 22:10:29    176s] (I)      Finished Export ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2170.79 MB )
[04/09 22:10:29    176s] [NR-eGR] Finished Early Global Route kernel ( CPU: 2.72 sec, Real: 2.71 sec, Curr Mem: 2123.79 MB )
[04/09 22:10:30    176s] (I)      ======================================== Runtime Summary ========================================
[04/09 22:10:30    176s] (I)       Step                                              %       Start      Finish      Real       CPU 
[04/09 22:10:30    176s] (I)      -------------------------------------------------------------------------------------------------
[04/09 22:10:30    176s] (I)       Early Global Route kernel                   100.00%  105.61 sec  108.32 sec  2.71 sec  2.72 sec 
[04/09 22:10:30    176s] (I)       +-Import and model                           34.72%  105.64 sec  106.59 sec  0.94 sec  0.94 sec 
[04/09 22:10:30    176s] (I)       | +-Create place DB                           0.12%  105.64 sec  105.65 sec  0.00 sec  0.00 sec 
[04/09 22:10:30    176s] (I)       | | +-Import place data                       0.10%  105.64 sec  105.65 sec  0.00 sec  0.00 sec 
[04/09 22:10:30    176s] (I)       | | | +-Read instances and placement          0.03%  105.64 sec  105.65 sec  0.00 sec  0.00 sec 
[04/09 22:10:30    176s] (I)       | | | +-Read nets                             0.04%  105.65 sec  105.65 sec  0.00 sec  0.00 sec 
[04/09 22:10:30    176s] (I)       | +-Create route DB                          28.88%  105.65 sec  106.43 sec  0.78 sec  0.79 sec 
[04/09 22:10:30    176s] (I)       | | +-Import route data (1T)                 28.68%  105.65 sec  106.43 sec  0.78 sec  0.78 sec 
[04/09 22:10:30    176s] (I)       | | | +-Read blockages ( Layer 2-10 )         1.25%  105.66 sec  105.69 sec  0.03 sec  0.04 sec 
[04/09 22:10:30    176s] (I)       | | | | +-Read routing blockages              0.00%  105.66 sec  105.66 sec  0.00 sec  0.00 sec 
[04/09 22:10:30    176s] (I)       | | | | +-Read instance blockages             0.05%  105.66 sec  105.66 sec  0.00 sec  0.00 sec 
[04/09 22:10:30    176s] (I)       | | | | +-Read PG blockages                   1.08%  105.66 sec  105.69 sec  0.03 sec  0.04 sec 
[04/09 22:10:30    176s] (I)       | | | | +-Read clock blockages                0.00%  105.69 sec  105.69 sec  0.00 sec  0.00 sec 
[04/09 22:10:30    176s] (I)       | | | | +-Read other blockages                0.00%  105.69 sec  105.69 sec  0.00 sec  0.00 sec 
[04/09 22:10:30    176s] (I)       | | | | +-Read halo blockages                 0.00%  105.69 sec  105.69 sec  0.00 sec  0.00 sec 
[04/09 22:10:30    176s] (I)       | | | | +-Read boundary cut boxes             0.00%  105.69 sec  105.69 sec  0.00 sec  0.00 sec 
[04/09 22:10:30    176s] (I)       | | | +-Read blackboxes                       0.00%  105.69 sec  105.69 sec  0.00 sec  0.00 sec 
[04/09 22:10:30    176s] (I)       | | | +-Read prerouted                        0.01%  105.69 sec  105.69 sec  0.00 sec  0.00 sec 
[04/09 22:10:30    176s] (I)       | | | +-Read unlegalized nets                 0.00%  105.69 sec  105.69 sec  0.00 sec  0.00 sec 
[04/09 22:10:30    176s] (I)       | | | +-Read nets                             0.01%  105.70 sec  105.70 sec  0.00 sec  0.00 sec 
[04/09 22:10:30    176s] (I)       | | | +-Set up via pillars                    0.00%  105.70 sec  105.70 sec  0.00 sec  0.00 sec 
[04/09 22:10:30    176s] (I)       | | | +-Initialize 3D grid graph              6.04%  105.70 sec  105.86 sec  0.16 sec  0.17 sec 
[04/09 22:10:30    176s] (I)       | | | +-Model blockage capacity              20.97%  105.86 sec  106.43 sec  0.57 sec  0.57 sec 
[04/09 22:10:30    176s] (I)       | | | | +-Initialize 3D capacity             19.22%  105.86 sec  106.38 sec  0.52 sec  0.52 sec 
[04/09 22:10:30    176s] (I)       | | | +-Move terms for access (1T)            0.01%  106.43 sec  106.43 sec  0.00 sec  0.00 sec 
[04/09 22:10:30    176s] (I)       | +-Read aux data                             0.00%  106.43 sec  106.43 sec  0.00 sec  0.00 sec 
[04/09 22:10:30    176s] (I)       | +-Others data preparation                   0.06%  106.43 sec  106.43 sec  0.00 sec  0.00 sec 
[04/09 22:10:30    176s] (I)       | +-Create route kernel                       5.59%  106.43 sec  106.59 sec  0.15 sec  0.15 sec 
[04/09 22:10:30    176s] (I)       +-Global Routing                             45.28%  106.59 sec  107.81 sec  1.23 sec  1.23 sec 
[04/09 22:10:30    176s] (I)       | +-Initialization                            0.20%  106.59 sec  106.59 sec  0.01 sec  0.01 sec 
[04/09 22:10:30    176s] (I)       | +-Net group 1                               2.85%  106.59 sec  106.67 sec  0.08 sec  0.07 sec 
[04/09 22:10:30    176s] (I)       | | +-Generate topology                       0.00%  106.59 sec  106.59 sec  0.00 sec  0.00 sec 
[04/09 22:10:30    176s] (I)       | | +-Phase 1a                                0.19%  106.65 sec  106.65 sec  0.01 sec  0.00 sec 
[04/09 22:10:30    176s] (I)       | | | +-Pattern routing (1T)                  0.17%  106.65 sec  106.65 sec  0.00 sec  0.00 sec 
[04/09 22:10:30    176s] (I)       | | +-Phase 1b                                0.07%  106.65 sec  106.65 sec  0.00 sec  0.00 sec 
[04/09 22:10:30    176s] (I)       | | +-Phase 1c                                0.00%  106.65 sec  106.65 sec  0.00 sec  0.00 sec 
[04/09 22:10:30    176s] (I)       | | +-Phase 1d                                0.00%  106.65 sec  106.65 sec  0.00 sec  0.00 sec 
[04/09 22:10:30    176s] (I)       | | +-Phase 1e                                0.10%  106.65 sec  106.66 sec  0.00 sec  0.00 sec 
[04/09 22:10:30    176s] (I)       | | | +-Route legalization                    0.01%  106.65 sec  106.66 sec  0.00 sec  0.00 sec 
[04/09 22:10:30    176s] (I)       | | | | +-Legalize Blockage Violations        0.00%  106.65 sec  106.65 sec  0.00 sec  0.00 sec 
[04/09 22:10:30    176s] (I)       | | +-Phase 1f                                0.00%  106.66 sec  106.66 sec  0.00 sec  0.00 sec 
[04/09 22:10:30    176s] (I)       | | +-Phase 1g                                0.18%  106.66 sec  106.66 sec  0.00 sec  0.00 sec 
[04/09 22:10:30    176s] (I)       | | | +-Post Routing                          0.16%  106.66 sec  106.66 sec  0.00 sec  0.00 sec 
[04/09 22:10:30    176s] (I)       | | +-Phase 1h                                0.17%  106.66 sec  106.67 sec  0.00 sec  0.01 sec 
[04/09 22:10:30    176s] (I)       | | | +-Post Routing                          0.15%  106.66 sec  106.67 sec  0.00 sec  0.01 sec 
[04/09 22:10:30    176s] (I)       | | +-Layer assignment (1T)                   0.06%  106.67 sec  106.67 sec  0.00 sec  0.00 sec 
[04/09 22:10:30    176s] (I)       | +-Net group 2                               9.24%  106.67 sec  106.92 sec  0.25 sec  0.26 sec 
[04/09 22:10:30    176s] (I)       | | +-Generate topology                       0.04%  106.67 sec  106.67 sec  0.00 sec  0.00 sec 
[04/09 22:10:30    176s] (I)       | | +-Phase 1a                                1.83%  106.72 sec  106.77 sec  0.05 sec  0.05 sec 
[04/09 22:10:30    176s] (I)       | | | +-Pattern routing (1T)                  0.18%  106.72 sec  106.73 sec  0.00 sec  0.01 sec 
[04/09 22:10:30    176s] (I)       | | | +-Pattern Routing Avoiding Blockages    1.59%  106.73 sec  106.77 sec  0.04 sec  0.04 sec 
[04/09 22:10:30    176s] (I)       | | +-Phase 1b                                0.34%  106.77 sec  106.78 sec  0.01 sec  0.01 sec 
[04/09 22:10:30    176s] (I)       | | | +-Monotonic routing (1T)                0.24%  106.77 sec  106.78 sec  0.01 sec  0.01 sec 
[04/09 22:10:30    176s] (I)       | | +-Phase 1c                                0.73%  106.78 sec  106.80 sec  0.02 sec  0.02 sec 
[04/09 22:10:30    176s] (I)       | | | +-Two level Routing                     0.71%  106.78 sec  106.80 sec  0.02 sec  0.02 sec 
[04/09 22:10:30    176s] (I)       | | | | +-Two Level Routing (Regular)         0.19%  106.79 sec  106.80 sec  0.01 sec  0.00 sec 
[04/09 22:10:30    176s] (I)       | | | | +-Two Level Routing (Strong)          0.16%  106.80 sec  106.80 sec  0.00 sec  0.01 sec 
[04/09 22:10:30    176s] (I)       | | +-Phase 1d                                2.20%  106.80 sec  106.86 sec  0.06 sec  0.06 sec 
[04/09 22:10:30    176s] (I)       | | | +-Detoured routing (1T)                 2.18%  106.80 sec  106.86 sec  0.06 sec  0.05 sec 
[04/09 22:10:30    176s] (I)       | | +-Phase 1e                                0.11%  106.86 sec  106.87 sec  0.00 sec  0.00 sec 
[04/09 22:10:30    176s] (I)       | | | +-Route legalization                    0.02%  106.86 sec  106.86 sec  0.00 sec  0.00 sec 
[04/09 22:10:30    176s] (I)       | | | | +-Legalize Blockage Violations        0.01%  106.86 sec  106.86 sec  0.00 sec  0.00 sec 
[04/09 22:10:30    176s] (I)       | | +-Phase 1f                                1.18%  106.87 sec  106.90 sec  0.03 sec  0.03 sec 
[04/09 22:10:30    176s] (I)       | | | +-Congestion clean                      1.16%  106.87 sec  106.90 sec  0.03 sec  0.03 sec 
[04/09 22:10:30    176s] (I)       | | +-Phase 1g                                0.46%  106.90 sec  106.91 sec  0.01 sec  0.01 sec 
[04/09 22:10:30    176s] (I)       | | | +-Post Routing                          0.44%  106.90 sec  106.91 sec  0.01 sec  0.01 sec 
[04/09 22:10:30    176s] (I)       | | +-Phase 1h                                0.32%  106.91 sec  106.92 sec  0.01 sec  0.01 sec 
[04/09 22:10:30    176s] (I)       | | | +-Post Routing                          0.30%  106.91 sec  106.92 sec  0.01 sec  0.01 sec 
[04/09 22:10:30    176s] (I)       | | +-Layer assignment (1T)                   0.03%  106.92 sec  106.92 sec  0.00 sec  0.00 sec 
[04/09 22:10:30    176s] (I)       | +-Net group 3                               8.08%  106.92 sec  107.14 sec  0.22 sec  0.22 sec 
[04/09 22:10:30    176s] (I)       | | +-Generate topology                       0.03%  106.92 sec  106.92 sec  0.00 sec  0.00 sec 
[04/09 22:10:30    176s] (I)       | | +-Phase 1a                                1.88%  106.99 sec  107.04 sec  0.05 sec  0.05 sec 
[04/09 22:10:30    176s] (I)       | | | +-Pattern routing (1T)                  0.21%  106.99 sec  107.00 sec  0.01 sec  0.00 sec 
[04/09 22:10:30    176s] (I)       | | | +-Pattern Routing Avoiding Blockages    1.62%  107.00 sec  107.04 sec  0.04 sec  0.05 sec 
[04/09 22:10:30    176s] (I)       | | +-Phase 1b                                0.36%  107.04 sec  107.05 sec  0.01 sec  0.01 sec 
[04/09 22:10:30    176s] (I)       | | | +-Monotonic routing (1T)                0.22%  107.04 sec  107.05 sec  0.01 sec  0.00 sec 
[04/09 22:10:30    176s] (I)       | | +-Phase 1c                                0.75%  107.05 sec  107.07 sec  0.02 sec  0.02 sec 
[04/09 22:10:30    176s] (I)       | | | +-Two level Routing                     0.73%  107.05 sec  107.07 sec  0.02 sec  0.02 sec 
[04/09 22:10:30    176s] (I)       | | | | +-Two Level Routing (Regular)         0.15%  107.06 sec  107.07 sec  0.00 sec  0.00 sec 
[04/09 22:10:30    176s] (I)       | | | | +-Two Level Routing (Strong)          0.18%  107.07 sec  107.07 sec  0.00 sec  0.01 sec 
[04/09 22:10:30    176s] (I)       | | +-Phase 1d                                1.49%  107.07 sec  107.12 sec  0.04 sec  0.04 sec 
[04/09 22:10:30    176s] (I)       | | | +-Detoured routing (1T)                 1.47%  107.08 sec  107.11 sec  0.04 sec  0.04 sec 
[04/09 22:10:30    176s] (I)       | | +-Phase 1e                                0.10%  107.12 sec  107.12 sec  0.00 sec  0.00 sec 
[04/09 22:10:30    176s] (I)       | | | +-Route legalization                    0.01%  107.12 sec  107.12 sec  0.00 sec  0.00 sec 
[04/09 22:10:30    176s] (I)       | | | | +-Legalize Blockage Violations        0.00%  107.12 sec  107.12 sec  0.00 sec  0.00 sec 
[04/09 22:10:30    176s] (I)       | | +-Phase 1f                                0.00%  107.12 sec  107.12 sec  0.00 sec  0.00 sec 
[04/09 22:10:30    176s] (I)       | | +-Phase 1g                                0.43%  107.12 sec  107.13 sec  0.01 sec  0.01 sec 
[04/09 22:10:30    176s] (I)       | | | +-Post Routing                          0.41%  107.12 sec  107.13 sec  0.01 sec  0.01 sec 
[04/09 22:10:30    176s] (I)       | | +-Phase 1h                                0.20%  107.13 sec  107.14 sec  0.01 sec  0.01 sec 
[04/09 22:10:30    176s] (I)       | | | +-Post Routing                          0.18%  107.13 sec  107.14 sec  0.01 sec  0.01 sec 
[04/09 22:10:30    176s] (I)       | | +-Layer assignment (1T)                   0.05%  107.14 sec  107.14 sec  0.00 sec  0.01 sec 
[04/09 22:10:30    176s] (I)       | +-Net group 4                              10.34%  107.14 sec  107.42 sec  0.28 sec  0.28 sec 
[04/09 22:10:30    176s] (I)       | | +-Generate topology                       0.02%  107.14 sec  107.14 sec  0.00 sec  0.00 sec 
[04/09 22:10:30    176s] (I)       | | +-Phase 1a                                2.36%  107.24 sec  107.30 sec  0.06 sec  0.06 sec 
[04/09 22:10:30    176s] (I)       | | | +-Pattern routing (1T)                  0.21%  107.24 sec  107.24 sec  0.01 sec  0.00 sec 
[04/09 22:10:30    176s] (I)       | | | +-Pattern Routing Avoiding Blockages    2.11%  107.24 sec  107.30 sec  0.06 sec  0.06 sec 
[04/09 22:10:30    176s] (I)       | | +-Phase 1b                                0.38%  107.30 sec  107.31 sec  0.01 sec  0.01 sec 
[04/09 22:10:30    176s] (I)       | | | +-Monotonic routing (1T)                0.23%  107.30 sec  107.31 sec  0.01 sec  0.01 sec 
[04/09 22:10:30    176s] (I)       | | +-Phase 1c                                0.87%  107.31 sec  107.33 sec  0.02 sec  0.02 sec 
[04/09 22:10:30    176s] (I)       | | | +-Two level Routing                     0.84%  107.31 sec  107.33 sec  0.02 sec  0.02 sec 
[04/09 22:10:30    176s] (I)       | | | | +-Two Level Routing (Regular)         0.20%  107.32 sec  107.33 sec  0.01 sec  0.01 sec 
[04/09 22:10:30    176s] (I)       | | | | +-Two Level Routing (Strong)          0.22%  107.33 sec  107.33 sec  0.01 sec  0.00 sec 
[04/09 22:10:30    176s] (I)       | | +-Phase 1d                                2.25%  107.33 sec  107.40 sec  0.06 sec  0.06 sec 
[04/09 22:10:30    176s] (I)       | | | +-Detoured routing (1T)                 2.22%  107.34 sec  107.40 sec  0.06 sec  0.06 sec 
[04/09 22:10:30    176s] (I)       | | +-Phase 1e                                0.11%  107.40 sec  107.40 sec  0.00 sec  0.00 sec 
[04/09 22:10:30    176s] (I)       | | | +-Route legalization                    0.01%  107.40 sec  107.40 sec  0.00 sec  0.00 sec 
[04/09 22:10:30    176s] (I)       | | | | +-Legalize Blockage Violations        0.00%  107.40 sec  107.40 sec  0.00 sec  0.00 sec 
[04/09 22:10:30    176s] (I)       | | +-Phase 1f                                0.21%  107.40 sec  107.41 sec  0.01 sec  0.01 sec 
[04/09 22:10:30    176s] (I)       | | | +-Congestion clean                      0.19%  107.40 sec  107.41 sec  0.01 sec  0.01 sec 
[04/09 22:10:30    176s] (I)       | | +-Phase 1g                                0.37%  107.41 sec  107.42 sec  0.01 sec  0.01 sec 
[04/09 22:10:30    176s] (I)       | | | +-Post Routing                          0.35%  107.41 sec  107.42 sec  0.01 sec  0.01 sec 
[04/09 22:10:30    176s] (I)       | | +-Phase 1h                                0.17%  107.42 sec  107.42 sec  0.00 sec  0.00 sec 
[04/09 22:10:30    176s] (I)       | | | +-Post Routing                          0.15%  107.42 sec  107.42 sec  0.00 sec  0.00 sec 
[04/09 22:10:30    176s] (I)       | +-Net group 5                              10.55%  107.42 sec  107.71 sec  0.29 sec  0.28 sec 
[04/09 22:10:30    176s] (I)       | | +-Generate topology                       0.02%  107.42 sec  107.42 sec  0.00 sec  0.00 sec 
[04/09 22:10:30    176s] (I)       | | +-Phase 1a                                1.76%  107.54 sec  107.59 sec  0.05 sec  0.04 sec 
[04/09 22:10:30    176s] (I)       | | | +-Pattern routing (1T)                  0.18%  107.54 sec  107.54 sec  0.00 sec  0.00 sec 
[04/09 22:10:30    176s] (I)       | | | +-Pattern Routing Avoiding Blockages    1.54%  107.54 sec  107.58 sec  0.04 sec  0.04 sec 
[04/09 22:10:30    176s] (I)       | | +-Phase 1b                                0.32%  107.59 sec  107.59 sec  0.01 sec  0.01 sec 
[04/09 22:10:30    176s] (I)       | | | +-Monotonic routing (1T)                0.21%  107.59 sec  107.59 sec  0.01 sec  0.01 sec 
[04/09 22:10:30    176s] (I)       | | +-Phase 1c                                0.68%  107.59 sec  107.61 sec  0.02 sec  0.02 sec 
[04/09 22:10:30    176s] (I)       | | | +-Two level Routing                     0.66%  107.59 sec  107.61 sec  0.02 sec  0.02 sec 
[04/09 22:10:30    176s] (I)       | | | | +-Two Level Routing (Regular)         0.14%  107.60 sec  107.61 sec  0.00 sec  0.00 sec 
[04/09 22:10:30    176s] (I)       | | | | +-Two Level Routing (Strong)          0.17%  107.61 sec  107.61 sec  0.00 sec  0.01 sec 
[04/09 22:10:30    176s] (I)       | | +-Phase 1d                                0.45%  107.61 sec  107.63 sec  0.01 sec  0.01 sec 
[04/09 22:10:30    176s] (I)       | | | +-Detoured routing (1T)                 0.43%  107.61 sec  107.63 sec  0.01 sec  0.01 sec 
[04/09 22:10:30    176s] (I)       | | +-Phase 1e                                0.11%  107.63 sec  107.63 sec  0.00 sec  0.01 sec 
[04/09 22:10:30    176s] (I)       | | | +-Route legalization                    0.01%  107.63 sec  107.63 sec  0.00 sec  0.00 sec 
[04/09 22:10:30    176s] (I)       | | | | +-Legalize Blockage Violations        0.00%  107.63 sec  107.63 sec  0.00 sec  0.00 sec 
[04/09 22:10:30    176s] (I)       | | +-Phase 1f                                0.00%  107.63 sec  107.63 sec  0.00 sec  0.00 sec 
[04/09 22:10:30    176s] (I)       | | +-Phase 1g                                0.39%  107.63 sec  107.64 sec  0.01 sec  0.01 sec 
[04/09 22:10:30    176s] (I)       | | | +-Post Routing                          0.37%  107.63 sec  107.64 sec  0.01 sec  0.01 sec 
[04/09 22:10:30    176s] (I)       | | +-Phase 1h                                0.28%  107.64 sec  107.65 sec  0.01 sec  0.00 sec 
[04/09 22:10:30    176s] (I)       | | | +-Post Routing                          0.26%  107.64 sec  107.65 sec  0.01 sec  0.00 sec 
[04/09 22:10:30    176s] (I)       | | +-Layer assignment (1T)                   0.09%  107.71 sec  107.71 sec  0.00 sec  0.00 sec 
[04/09 22:10:30    176s] (I)       +-Export 3D cong map                         11.61%  107.82 sec  108.13 sec  0.31 sec  0.31 sec 
[04/09 22:10:30    176s] (I)       | +-Export 2D cong map                        1.48%  108.09 sec  108.13 sec  0.04 sec  0.04 sec 
[04/09 22:10:30    176s] (I)       +-Extract Global 3D Wires                     0.00%  108.13 sec  108.13 sec  0.00 sec  0.00 sec 
[04/09 22:10:30    176s] (I)       +-Track Assignment (1T)                       5.34%  108.13 sec  108.28 sec  0.14 sec  0.15 sec 
[04/09 22:10:30    176s] (I)       | +-Initialization                            0.00%  108.13 sec  108.13 sec  0.00 sec  0.00 sec 
[04/09 22:10:30    176s] (I)       | +-Track Assignment Kernel                   5.27%  108.13 sec  108.27 sec  0.14 sec  0.15 sec 
[04/09 22:10:30    176s] (I)       | +-Free Memory                               0.00%  108.28 sec  108.28 sec  0.00 sec  0.00 sec 
[04/09 22:10:30    176s] (I)       +-Export                                      0.75%  108.28 sec  108.30 sec  0.02 sec  0.02 sec 
[04/09 22:10:30    176s] (I)       | +-Export DB wires                           0.04%  108.28 sec  108.28 sec  0.00 sec  0.00 sec 
[04/09 22:10:30    176s] (I)       | | +-Export all nets                         0.01%  108.28 sec  108.28 sec  0.00 sec  0.00 sec 
[04/09 22:10:30    176s] (I)       | | +-Set wire vias                           0.00%  108.28 sec  108.28 sec  0.00 sec  0.00 sec 
[04/09 22:10:30    176s] (I)       | +-Report wirelength                         0.58%  108.28 sec  108.29 sec  0.02 sec  0.01 sec 
[04/09 22:10:30    176s] (I)       | +-Update net boxes                          0.06%  108.29 sec  108.30 sec  0.00 sec  0.01 sec 
[04/09 22:10:30    176s] (I)       | +-Update timing                             0.00%  108.30 sec  108.30 sec  0.00 sec  0.00 sec 
[04/09 22:10:30    176s] (I)       +-Postprocess design                          0.80%  108.30 sec  108.32 sec  0.02 sec  0.02 sec 
[04/09 22:10:30    176s] (I)      ======================= Summary by functions ========================
[04/09 22:10:30    176s] (I)       Lv  Step                                      %      Real       CPU 
[04/09 22:10:30    176s] (I)      ---------------------------------------------------------------------
[04/09 22:10:30    176s] (I)        0  Early Global Route kernel           100.00%  2.71 sec  2.72 sec 
[04/09 22:10:30    176s] (I)        1  Global Routing                       45.28%  1.23 sec  1.23 sec 
[04/09 22:10:30    176s] (I)        1  Import and model                     34.72%  0.94 sec  0.94 sec 
[04/09 22:10:30    176s] (I)        1  Export 3D cong map                   11.61%  0.31 sec  0.31 sec 
[04/09 22:10:30    176s] (I)        1  Track Assignment (1T)                 5.34%  0.14 sec  0.15 sec 
[04/09 22:10:30    176s] (I)        1  Postprocess design                    0.80%  0.02 sec  0.02 sec 
[04/09 22:10:30    176s] (I)        1  Export                                0.75%  0.02 sec  0.02 sec 
[04/09 22:10:30    176s] (I)        1  Extract Global 3D Wires               0.00%  0.00 sec  0.00 sec 
[04/09 22:10:30    176s] (I)        2  Create route DB                      28.88%  0.78 sec  0.79 sec 
[04/09 22:10:30    176s] (I)        2  Net group 5                          10.55%  0.29 sec  0.28 sec 
[04/09 22:10:30    176s] (I)        2  Net group 4                          10.34%  0.28 sec  0.28 sec 
[04/09 22:10:30    176s] (I)        2  Net group 2                           9.24%  0.25 sec  0.26 sec 
[04/09 22:10:30    176s] (I)        2  Net group 3                           8.08%  0.22 sec  0.22 sec 
[04/09 22:10:30    176s] (I)        2  Create route kernel                   5.59%  0.15 sec  0.15 sec 
[04/09 22:10:30    176s] (I)        2  Track Assignment Kernel               5.27%  0.14 sec  0.15 sec 
[04/09 22:10:30    176s] (I)        2  Net group 1                           2.85%  0.08 sec  0.07 sec 
[04/09 22:10:30    176s] (I)        2  Export 2D cong map                    1.48%  0.04 sec  0.04 sec 
[04/09 22:10:30    176s] (I)        2  Report wirelength                     0.58%  0.02 sec  0.01 sec 
[04/09 22:10:30    176s] (I)        2  Initialization                        0.21%  0.01 sec  0.01 sec 
[04/09 22:10:30    176s] (I)        2  Create place DB                       0.12%  0.00 sec  0.00 sec 
[04/09 22:10:30    176s] (I)        2  Update net boxes                      0.06%  0.00 sec  0.01 sec 
[04/09 22:10:30    176s] (I)        2  Others data preparation               0.06%  0.00 sec  0.00 sec 
[04/09 22:10:30    176s] (I)        2  Export DB wires                       0.04%  0.00 sec  0.00 sec 
[04/09 22:10:30    176s] (I)        2  Update timing                         0.00%  0.00 sec  0.00 sec 
[04/09 22:10:30    176s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[04/09 22:10:30    176s] (I)        2  Free Memory                           0.00%  0.00 sec  0.00 sec 
[04/09 22:10:30    176s] (I)        3  Import route data (1T)               28.68%  0.78 sec  0.78 sec 
[04/09 22:10:30    176s] (I)        3  Phase 1a                              8.03%  0.22 sec  0.20 sec 
[04/09 22:10:30    176s] (I)        3  Phase 1d                              6.39%  0.17 sec  0.17 sec 
[04/09 22:10:30    176s] (I)        3  Phase 1c                              3.03%  0.08 sec  0.08 sec 
[04/09 22:10:30    176s] (I)        3  Phase 1g                              1.82%  0.05 sec  0.04 sec 
[04/09 22:10:30    176s] (I)        3  Phase 1b                              1.47%  0.04 sec  0.04 sec 
[04/09 22:10:30    176s] (I)        3  Phase 1f                              1.39%  0.04 sec  0.04 sec 
[04/09 22:10:30    176s] (I)        3  Phase 1h                              1.15%  0.03 sec  0.03 sec 
[04/09 22:10:30    176s] (I)        3  Phase 1e                              0.53%  0.01 sec  0.01 sec 
[04/09 22:10:30    176s] (I)        3  Layer assignment (1T)                 0.23%  0.01 sec  0.01 sec 
[04/09 22:10:30    176s] (I)        3  Generate topology                     0.11%  0.00 sec  0.00 sec 
[04/09 22:10:30    176s] (I)        3  Import place data                     0.10%  0.00 sec  0.00 sec 
[04/09 22:10:30    176s] (I)        3  Export all nets                       0.01%  0.00 sec  0.00 sec 
[04/09 22:10:30    176s] (I)        3  Set wire vias                         0.00%  0.00 sec  0.00 sec 
[04/09 22:10:30    176s] (I)        4  Model blockage capacity              20.97%  0.57 sec  0.57 sec 
[04/09 22:10:30    176s] (I)        4  Pattern Routing Avoiding Blockages    6.87%  0.19 sec  0.19 sec 
[04/09 22:10:30    176s] (I)        4  Detoured routing (1T)                 6.30%  0.17 sec  0.16 sec 
[04/09 22:10:30    176s] (I)        4  Initialize 3D grid graph              6.04%  0.16 sec  0.17 sec 
[04/09 22:10:30    176s] (I)        4  Two level Routing                     2.95%  0.08 sec  0.08 sec 
[04/09 22:10:30    176s] (I)        4  Post Routing                          2.78%  0.08 sec  0.07 sec 
[04/09 22:10:30    176s] (I)        4  Congestion clean                      1.34%  0.04 sec  0.04 sec 
[04/09 22:10:30    176s] (I)        4  Read blockages ( Layer 2-10 )         1.25%  0.03 sec  0.04 sec 
[04/09 22:10:30    176s] (I)        4  Pattern routing (1T)                  0.95%  0.03 sec  0.01 sec 
[04/09 22:10:30    176s] (I)        4  Monotonic routing (1T)                0.91%  0.02 sec  0.03 sec 
[04/09 22:10:30    176s] (I)        4  Route legalization                    0.08%  0.00 sec  0.00 sec 
[04/09 22:10:30    176s] (I)        4  Read nets                             0.05%  0.00 sec  0.00 sec 
[04/09 22:10:30    176s] (I)        4  Read instances and placement          0.03%  0.00 sec  0.00 sec 
[04/09 22:10:30    176s] (I)        4  Read prerouted                        0.01%  0.00 sec  0.00 sec 
[04/09 22:10:30    176s] (I)        4  Move terms for access (1T)            0.01%  0.00 sec  0.00 sec 
[04/09 22:10:30    176s] (I)        4  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[04/09 22:10:30    176s] (I)        4  Read unlegalized nets                 0.00%  0.00 sec  0.00 sec 
[04/09 22:10:30    176s] (I)        4  Set up via pillars                    0.00%  0.00 sec  0.00 sec 
[04/09 22:10:30    176s] (I)        5  Initialize 3D capacity               19.22%  0.52 sec  0.52 sec 
[04/09 22:10:30    176s] (I)        5  Read PG blockages                     1.08%  0.03 sec  0.04 sec 
[04/09 22:10:30    176s] (I)        5  Two Level Routing (Strong)            0.73%  0.02 sec  0.03 sec 
[04/09 22:10:30    176s] (I)        5  Two Level Routing (Regular)           0.68%  0.02 sec  0.01 sec 
[04/09 22:10:30    176s] (I)        5  Read instance blockages               0.05%  0.00 sec  0.00 sec 
[04/09 22:10:30    176s] (I)        5  Legalize Blockage Violations          0.02%  0.00 sec  0.00 sec 
[04/09 22:10:30    176s] (I)        5  Read clock blockages                  0.00%  0.00 sec  0.00 sec 
[04/09 22:10:30    176s] (I)        5  Read other blockages                  0.00%  0.00 sec  0.00 sec 
[04/09 22:10:30    176s] (I)        5  Read halo blockages                   0.00%  0.00 sec  0.00 sec 
[04/09 22:10:30    176s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[04/09 22:10:30    176s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[04/09 22:10:30    176s]       Early Global Route - eGR only step done. (took cpu=0:00:02.8 real=0:00:02.8)
[04/09 22:10:30    176s]     Routing using eGR only done.
[04/09 22:10:30    176s] Net route status summary:
[04/09 22:10:30    176s]   Clock:         8 (unrouted=3, trialRouted=0, noStatus=0, routed=5, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[04/09 22:10:30    176s]   Non-clock:  1546 (unrouted=1224, trialRouted=322, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=1212, (crossesIlmBoundary AND tooFewTerms=0)])
[04/09 22:10:30    176s] 
[04/09 22:10:30    176s] CCOPT: Done with clock implementation routing.
[04/09 22:10:30    176s] 
[04/09 22:10:30    176s]   Clock implementation routing done.
[04/09 22:10:30    176s]   Fixed 5 wires.
[04/09 22:10:30    176s]   CCOpt: Starting congestion repair using flow wrapper...
[04/09 22:10:30    176s]     Congestion Repair...
[04/09 22:10:30    176s] *** IncrReplace #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:02:56.8/0:04:07.9 (0.7), mem = 2123.8M
[04/09 22:10:30    176s] Info: Disable timing driven in postCTS congRepair.
[04/09 22:10:30    176s] 
[04/09 22:10:30    176s] Starting congRepair ...
[04/09 22:10:30    176s] User Input Parameters:
[04/09 22:10:30    176s] - Congestion Driven    : On
[04/09 22:10:30    176s] - Timing Driven        : Off
[04/09 22:10:30    176s] - Area-Violation Based : On
[04/09 22:10:30    176s] - Start Rollback Level : -5
[04/09 22:10:30    176s] - Legalized            : On
[04/09 22:10:30    176s] - Window Based         : Off
[04/09 22:10:30    176s] - eDen incr mode       : Off
[04/09 22:10:30    176s] - Small incr mode      : Off
[04/09 22:10:30    176s] 
[04/09 22:10:30    176s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2123.8M, EPOCH TIME: 1712725830.105236
[04/09 22:10:30    176s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.000, REAL:0.008, MEM:2123.8M, EPOCH TIME: 1712725830.113095
[04/09 22:10:30    176s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2123.8M, EPOCH TIME: 1712725830.113427
[04/09 22:10:30    176s] Starting Early Global Route congestion estimation: mem = 2123.8M
[04/09 22:10:30    176s] (I)      ======================= Layers ========================
[04/09 22:10:30    176s] (I)      +-----+-----+--------------+---------+--------+-------+
[04/09 22:10:30    176s] (I)      | DB# |  ID |         Name |    Type | #Masks | Extra |
[04/09 22:10:30    176s] (I)      +-----+-----+--------------+---------+--------+-------+
[04/09 22:10:30    176s] (I)      |  33 |   0 |           CO |     cut |      1 |       |
[04/09 22:10:30    176s] (I)      |   1 |   1 |           M1 |    wire |      1 |       |
[04/09 22:10:30    176s] (I)      |  34 |   1 |         VIA1 |     cut |      1 |       |
[04/09 22:10:30    176s] (I)      |   2 |   2 |           M2 |    wire |      1 |       |
[04/09 22:10:30    176s] (I)      |  35 |   2 |         VIA2 |     cut |      1 |       |
[04/09 22:10:30    176s] (I)      |   3 |   3 |           M3 |    wire |      1 |       |
[04/09 22:10:30    176s] (I)      |  36 |   3 |         VIA3 |     cut |      1 |       |
[04/09 22:10:30    176s] (I)      |   4 |   4 |           M4 |    wire |      1 |       |
[04/09 22:10:30    176s] (I)      |  37 |   4 |         VIA4 |     cut |      1 |       |
[04/09 22:10:30    176s] (I)      |   5 |   5 |           M5 |    wire |      1 |       |
[04/09 22:10:30    176s] (I)      |  38 |   5 |         VIA5 |     cut |      1 |       |
[04/09 22:10:30    176s] (I)      |   6 |   6 |           M6 |    wire |      1 |       |
[04/09 22:10:30    176s] (I)      |  39 |   6 |         VIA6 |     cut |      1 |       |
[04/09 22:10:30    176s] (I)      |   7 |   7 |           M7 |    wire |      1 |       |
[04/09 22:10:30    176s] (I)      |  40 |   7 |         VIA7 |     cut |      1 |       |
[04/09 22:10:30    176s] (I)      |   8 |   8 |           M8 |    wire |      1 |       |
[04/09 22:10:30    176s] (I)      |  41 |   8 |         VIA8 |     cut |      1 |       |
[04/09 22:10:30    176s] (I)      |   9 |   9 |           M9 |    wire |      1 |       |
[04/09 22:10:30    176s] (I)      |  42 |   9 |       VIARDL |     cut |      1 |       |
[04/09 22:10:30    176s] (I)      |  10 |  10 |         MRDL |    wire |      1 |       |
[04/09 22:10:30    176s] (I)      +-----+-----+--------------+---------+--------+-------+
[04/09 22:10:30    176s] (I)      |  64 |  64 |        NWELL |   other |        |    MS |
[04/09 22:10:30    176s] (I)      |  65 |  65 |          DNW |   other |        |    MS |
[04/09 22:10:30    176s] (I)      |  66 |  66 |         DIFF |   other |        |    MS |
[04/09 22:10:30    176s] (I)      |  67 |  67 |         PIMP |   other |        |    MS |
[04/09 22:10:30    176s] (I)      |  68 |  68 |         NIMP |   other |        |    MS |
[04/09 22:10:30    176s] (I)      |  69 |  69 |      DIFF_18 |   other |        |    MS |
[04/09 22:10:30    176s] (I)      |  70 |  70 |          PAD |   other |        |    MS |
[04/09 22:10:30    176s] (I)      |  71 |  71 |       ESD_25 |   other |        |    MS |
[04/09 22:10:30    176s] (I)      |  72 |  72 |         SBLK |   other |        |    MS |
[04/09 22:10:30    176s] (I)      |  73 |  73 |       HVTIMP |   other |        |    MS |
[04/09 22:10:30    176s] (I)      |  74 |  74 |       LVTIMP |   other |        |    MS |
[04/09 22:10:30    176s] (I)      |  75 |  75 |        M1PIN |   other |        |    MS |
[04/09 22:10:30    176s] (I)      |  76 |  76 |        M2PIN |   other |        |    MS |
[04/09 22:10:30    176s] (I)      |  77 |  77 |        M3PIN |   other |        |    MS |
[04/09 22:10:30    176s] (I)      |  78 |  78 |        M4PIN |   other |        |    MS |
[04/09 22:10:30    176s] (I)      |  79 |  79 |        M5PIN |   other |        |    MS |
[04/09 22:10:30    176s] (I)      |  80 |  80 |        M6PIN |   other |        |    MS |
[04/09 22:10:30    176s] (I)      |  81 |  81 |        M7PIN |   other |        |    MS |
[04/09 22:10:30    176s] (I)      |  82 |  82 |        M8PIN |   other |        |    MS |
[04/09 22:10:30    176s] (I)      |  83 |  83 |        M9PIN |   other |        |    MS |
[04/09 22:10:30    176s] (I)      |  84 |  84 |     MRDL9PIN |   other |        |    MS |
[04/09 22:10:30    176s] (I)      |  85 |  85 |       HOTNWL |   other |        |    MS |
[04/09 22:10:30    176s] (I)      |  86 |  86 |         DIOD |   other |        |    MS |
[04/09 22:10:30    176s] (I)      |  87 |  87 |       BJTDMY |   other |        |    MS |
[04/09 22:10:30    176s] (I)      |  88 |  88 |          RNW |   other |        |    MS |
[04/09 22:10:30    176s] (I)      |  89 |  89 |        RMARK |   other |        |    MS |
[04/09 22:10:30    176s] (I)      |  90 |  90 |   prBoundary |   other |        |    MS |
[04/09 22:10:30    176s] (I)      |  91 |  91 |         LOGO |   other |        |    MS |
[04/09 22:10:30    176s] (I)      |  92 |  92 |           IP |   other |        |    MS |
[04/09 22:10:30    176s] (I)      |  93 |  93 |          RM1 |   other |        |    MS |
[04/09 22:10:30    176s] (I)      |  94 |  94 |          RM2 |   other |        |    MS |
[04/09 22:10:30    176s] (I)      |  95 |  95 |          RM3 |   other |        |    MS |
[04/09 22:10:30    176s] (I)      |  96 |  96 |          RM4 |   other |        |    MS |
[04/09 22:10:30    176s] (I)      |  97 |  97 |          RM5 |   other |        |    MS |
[04/09 22:10:30    176s] (I)      |  98 |  98 |          RM6 |   other |        |    MS |
[04/09 22:10:30    176s] (I)      |  99 |  99 |          RM7 |   other |        |    MS |
[04/09 22:10:30    176s] (I)      | 100 | 100 |          RM8 |   other |        |    MS |
[04/09 22:10:30    176s] (I)      | 101 | 101 |          RM9 |   other |        |    MS |
[04/09 22:10:30    176s] (I)      | 102 | 102 |      DM1EXCL |   other |        |    MS |
[04/09 22:10:30    176s] (I)      | 103 | 103 |      DM2EXCL |   other |        |    MS |
[04/09 22:10:30    176s] (I)      | 104 | 104 |      DM3EXCL |   other |        |    MS |
[04/09 22:10:30    176s] (I)      | 105 | 105 |      DM4EXCL |   other |        |    MS |
[04/09 22:10:30    176s] (I)      | 106 | 106 |      DM5EXCL |   other |        |    MS |
[04/09 22:10:30    176s] (I)      | 107 | 107 |      DM6EXCL |   other |        |    MS |
[04/09 22:10:30    176s] (I)      | 108 | 108 |      DM7EXCL |   other |        |    MS |
[04/09 22:10:30    176s] (I)      | 109 | 109 |      DM8EXCL |   other |        |    MS |
[04/09 22:10:30    176s] (I)      | 110 | 110 |      DM9EXCL |   other |        |    MS |
[04/09 22:10:30    176s] (I)      | 111 | 111 |      DIFF_25 |   other |        |    MS |
[04/09 22:10:30    176s] (I)      | 112 | 112 |      DIFF_FM |   other |        |    MS |
[04/09 22:10:30    176s] (I)      | 113 | 113 |        PO_FM |   other |        |    MS |
[04/09 22:10:30    176s] (I)      |   0 |   0 |           PO |   other |        |    MS |
[04/09 22:10:30    176s] (I)      | 114 | 114 | OverlapCheck | overlap |        |       |
[04/09 22:10:30    176s] (I)      +-----+-----+--------------+---------+--------+-------+
[04/09 22:10:30    176s] (I)      Started Import and model ( Curr Mem: 2123.79 MB )
[04/09 22:10:30    176s] (I)      Default pattern map key = fifo1_sram_default.
[04/09 22:10:30    176s] (I)      == Non-default Options ==
[04/09 22:10:30    176s] (I)      Maximum routing layer                              : 10
[04/09 22:10:30    176s] (I)      Number of threads                                  : 1
[04/09 22:10:30    176s] (I)      Use non-blocking free Dbs wires                    : false
[04/09 22:10:30    176s] (I)      Method to set GCell size                           : row
[04/09 22:10:30    176s] (I)      Counted 44093 PG shapes. We will not process PG shapes layer by layer.
[04/09 22:10:30    176s] (I)      Use row-based GCell size
[04/09 22:10:30    176s] (I)      Use row-based GCell align
[04/09 22:10:30    176s] (I)      layer 0 area = 10000
[04/09 22:10:30    176s] (I)      layer 1 area = 16000
[04/09 22:10:30    176s] (I)      layer 2 area = 16000
[04/09 22:10:30    176s] (I)      layer 3 area = 16000
[04/09 22:10:30    176s] (I)      layer 4 area = 16000
[04/09 22:10:30    176s] (I)      layer 5 area = 16000
[04/09 22:10:30    176s] (I)      layer 6 area = 16000
[04/09 22:10:30    176s] (I)      layer 7 area = 16000
[04/09 22:10:30    176s] (I)      layer 8 area = 55000
[04/09 22:10:30    176s] (I)      layer 9 area = 4000000
[04/09 22:10:30    176s] (I)      GCell unit size   : 1672
[04/09 22:10:30    176s] (I)      GCell multiplier  : 1
[04/09 22:10:30    176s] (I)      GCell row height  : 1672
[04/09 22:10:30    176s] (I)      Actual row height : 1672
[04/09 22:10:30    176s] (I)      GCell align ref   : 310032 310032
[04/09 22:10:30    176s] [NR-eGR] Track table information for default rule: 
[04/09 22:10:30    176s] [NR-eGR] M1 has single uniform track structure
[04/09 22:10:30    176s] [NR-eGR] M2 has single uniform track structure
[04/09 22:10:30    176s] [NR-eGR] M3 has single uniform track structure
[04/09 22:10:30    176s] [NR-eGR] M4 has single uniform track structure
[04/09 22:10:30    176s] [NR-eGR] M5 has single uniform track structure
[04/09 22:10:30    176s] [NR-eGR] M6 has single uniform track structure
[04/09 22:10:30    176s] [NR-eGR] M7 has single uniform track structure
[04/09 22:10:30    176s] [NR-eGR] M8 has single uniform track structure
[04/09 22:10:30    176s] [NR-eGR] M9 has single uniform track structure
[04/09 22:10:30    176s] [NR-eGR] MRDL has single uniform track structure
[04/09 22:10:30    176s] (I)      ============== Default via ===============
[04/09 22:10:30    176s] (I)      +---+------------------+-----------------+
[04/09 22:10:30    176s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[04/09 22:10:30    176s] (I)      +---+------------------+-----------------+
[04/09 22:10:30    176s] (I)      | 1 |    1  VIA12SQ_C  |    4  VIA12SQ   |
[04/09 22:10:30    176s] (I)      | 2 |    7  VIA23SQ_C  |   10  VIA23SQ   |
[04/09 22:10:30    176s] (I)      | 3 |   13  VIA34SQ_C  |   17  VIA34BAR  |
[04/09 22:10:30    176s] (I)      | 4 |   19  VIA45SQ_C  |   23  VIA45BAR  |
[04/09 22:10:30    176s] (I)      | 5 |   25  VIA56SQ_C  |   29  VIA56BAR  |
[04/09 22:10:30    176s] (I)      | 6 |   31  VIA67SQ_C  |   35  VIA67BAR  |
[04/09 22:10:30    176s] (I)      | 7 |   37  VIA78SQ_C  |   41  VIA78BAR  |
[04/09 22:10:30    176s] (I)      | 8 |   43  VIA89_C    |   44  VIA89     |
[04/09 22:10:30    176s] (I)      | 9 |   45  VIA9RDL    |   45  VIA9RDL   |
[04/09 22:10:30    176s] (I)      +---+------------------+-----------------+
[04/09 22:10:30    176s] [NR-eGR] Read 73417 PG shapes
[04/09 22:10:30    176s] [NR-eGR] Read 0 clock shapes
[04/09 22:10:30    176s] [NR-eGR] Read 0 other shapes
[04/09 22:10:30    176s] [NR-eGR] #Routing Blockages  : 0
[04/09 22:10:30    176s] [NR-eGR] #Instance Blockages : 8891
[04/09 22:10:30    176s] [NR-eGR] #PG Blockages       : 73417
[04/09 22:10:30    176s] [NR-eGR] #Halo Blockages     : 0
[04/09 22:10:30    176s] [NR-eGR] #Boundary Blockages : 0
[04/09 22:10:30    176s] [NR-eGR] #Clock Blockages    : 0
[04/09 22:10:30    176s] [NR-eGR] #Other Blockages    : 0
[04/09 22:10:30    176s] (I)      Design has 0 blackboxes considered as all layer blockages.
[04/09 22:10:30    176s] [NR-eGR] Num Prerouted Nets = 5  Num Prerouted Wires = 469
[04/09 22:10:30    176s] [NR-eGR] Read 342 nets ( ignored 5 )
[04/09 22:10:30    176s] (I)      early_global_route_priority property id does not exist.
[04/09 22:10:30    176s] (I)      Read Num Blocks=82308  Num Prerouted Wires=469  Num CS=0
[04/09 22:10:30    177s] (I)      Layer 1 (V) : #blockages 20795 : #preroutes 135
[04/09 22:10:30    177s] (I)      Layer 2 (H) : #blockages 21026 : #preroutes 148
[04/09 22:10:30    177s] (I)      Layer 3 (V) : #blockages 15375 : #preroutes 94
[04/09 22:10:30    177s] (I)      Layer 4 (H) : #blockages 11318 : #preroutes 52
[04/09 22:10:30    177s] (I)      Layer 5 (V) : #blockages 7870 : #preroutes 33
[04/09 22:10:30    177s] (I)      Layer 6 (H) : #blockages 4889 : #preroutes 7
[04/09 22:10:30    177s] (I)      Layer 7 (V) : #blockages 968 : #preroutes 0
[04/09 22:10:30    177s] (I)      Layer 8 (H) : #blockages 42 : #preroutes 0
[04/09 22:10:30    177s] (I)      Layer 9 (V) : #blockages 25 : #preroutes 0
[04/09 22:10:30    177s] (I)      Number of ignored nets                =      5
[04/09 22:10:30    177s] (I)      Number of connected nets              =      0
[04/09 22:10:30    177s] (I)      Number of fixed nets                  =      5.  Ignored: Yes
[04/09 22:10:30    177s] (I)      Number of clock nets                  =      8.  Ignored: No
[04/09 22:10:30    177s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[04/09 22:10:30    177s] (I)      Number of special nets                =      0.  Ignored: Yes
[04/09 22:10:30    177s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[04/09 22:10:30    177s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[04/09 22:10:30    177s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[04/09 22:10:30    177s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[04/09 22:10:30    177s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/09 22:10:30    177s] (I)      Ndr track 0 does not exist
[04/09 22:10:30    177s] (I)      Ndr track 0 does not exist
[04/09 22:10:30    177s] (I)      Ndr track 0 does not exist
[04/09 22:10:30    177s] (I)      ---------------------Grid Graph Info--------------------
[04/09 22:10:30    177s] (I)      Routing area        : (0, 0) - (1200096, 1200096)
[04/09 22:10:30    177s] (I)      Core area           : (310032, 310032) - (890064, 890064)
[04/09 22:10:30    177s] (I)      Site width          :   152  (dbu)
[04/09 22:10:30    177s] (I)      Row height          :  1672  (dbu)
[04/09 22:10:30    177s] (I)      GCell row height    :  1672  (dbu)
[04/09 22:10:30    177s] (I)      GCell width         :  1672  (dbu)
[04/09 22:10:30    177s] (I)      GCell height        :  1672  (dbu)
[04/09 22:10:30    177s] (I)      Grid                :   718   718    10
[04/09 22:10:30    177s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[04/09 22:10:30    177s] (I)      Vertical capacity   :     0  1672     0  1672     0  1672     0  1672     0  1672
[04/09 22:10:30    177s] (I)      Horizontal capacity :     0     0  1672     0  1672     0  1672     0  1672     0
[04/09 22:10:30    177s] (I)      Default wire width  :    50    56    56    56    56    56    56    56   160  2000
[04/09 22:10:30    177s] (I)      Default wire space  :    50    56    56    56    56    56    56    56    56  2000
[04/09 22:10:30    177s] (I)      Default wire pitch  :   100   112   112   112   112   112   112   112   216  4000
[04/09 22:10:30    177s] (I)      Default pitch size  :   100   152   304   304   608   608  1216  1216  2432  4864
[04/09 22:10:30    177s] (I)      First track coord   :   104   104   408   408   712   712  1320  1320  2536  4968
[04/09 22:10:30    177s] (I)      Num tracks per GCell: 16.72 11.00  5.50  5.50  2.75  2.75  1.38  1.38  0.69  0.34
[04/09 22:10:30    177s] (I)      Total num of tracks :  7895  7895  3947  3947  1973  1973   986   986   493   246
[04/09 22:10:30    177s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[04/09 22:10:30    177s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[04/09 22:10:30    177s] (I)      --------------------------------------------------------
[04/09 22:10:30    177s] 
[04/09 22:10:30    177s] [NR-eGR] ============ Routing rule table ============
[04/09 22:10:30    177s] [NR-eGR] Rule id: 0  Nets: 0
[04/09 22:10:30    177s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[04/09 22:10:30    177s] (I)                    Layer    2    3    4     5     6     7     8     9    10 
[04/09 22:10:30    177s] (I)                    Pitch  304  608  608  1216  1216  2432  2432  4864  9728 
[04/09 22:10:30    177s] (I)             #Used tracks    2    2    2     2     2     2     2     2     2 
[04/09 22:10:30    177s] (I)       #Fully used tracks    1    1    1     1     1     1     1     1     1 
[04/09 22:10:30    177s] [NR-eGR] Rule id: 1  Nets: 322
[04/09 22:10:30    177s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[04/09 22:10:30    177s] (I)                    Layer    2    3    4    5    6     7     8     9    10 
[04/09 22:10:30    177s] (I)                    Pitch  152  304  304  608  608  1216  1216  2432  4864 
[04/09 22:10:30    177s] (I)             #Used tracks    1    1    1    1    1     1     1     1     1 
[04/09 22:10:30    177s] (I)       #Fully used tracks    1    1    1    1    1     1     1     1     1 
[04/09 22:10:30    177s] [NR-eGR] Rule id: 2  Rule name: CTS_RULE  Nets: 0
[04/09 22:10:30    177s] (I)      ID:2 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):3/3
[04/09 22:10:30    177s] (I)                    Layer    2    3    4    5    6     7     8     9    10 
[04/09 22:10:30    177s] (I)                    Pitch  456  304  304  608  608  1216  1216  2432  4864 
[04/09 22:10:30    177s] (I)             #Used tracks    3    1    1    1    1     1     1     1     1 
[04/09 22:10:30    177s] (I)       #Fully used tracks    3    1    1    1    1     1     1     1     1 
[04/09 22:10:30    177s] [NR-eGR] ========================================
[04/09 22:10:30    177s] [NR-eGR] 
[04/09 22:10:30    177s] (I)      =============== Blocked Tracks ===============
[04/09 22:10:30    177s] (I)      +-------+---------+----------+---------------+
[04/09 22:10:30    177s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[04/09 22:10:30    177s] (I)      +-------+---------+----------+---------------+
[04/09 22:10:30    177s] (I)      |     1 |       0 |        0 |         0.00% |
[04/09 22:10:30    177s] (I)      |     2 | 5668610 |  1596010 |        28.16% |
[04/09 22:10:30    177s] (I)      |     3 | 2833946 |   755371 |        26.65% |
[04/09 22:10:30    177s] (I)      |     4 | 2833946 |   210155 |         7.42% |
[04/09 22:10:30    177s] (I)      |     5 | 1416614 |    93115 |         6.57% |
[04/09 22:10:30    177s] (I)      |     6 | 1416614 |    23286 |         1.64% |
[04/09 22:10:30    177s] (I)      |     7 |  707948 |    27421 |         3.87% |
[04/09 22:10:30    177s] (I)      |     8 |  707948 |    26642 |         3.76% |
[04/09 22:10:30    177s] (I)      |     9 |  353974 |      240 |         0.07% |
[04/09 22:10:30    177s] (I)      |    10 |  176628 |     8790 |         4.98% |
[04/09 22:10:30    177s] (I)      +-------+---------+----------+---------------+
[04/09 22:10:30    177s] (I)      Finished Import and model ( CPU: 0.51 sec, Real: 0.51 sec, Curr Mem: 2172.01 MB )
[04/09 22:10:30    177s] (I)      Reset routing kernel
[04/09 22:10:30    177s] (I)      Started Global Routing ( Curr Mem: 2172.01 MB )
[04/09 22:10:30    177s] (I)      totalPins=1091  totalGlobalPin=1085 (99.45%)
[04/09 22:10:30    177s] (I)      total 2D Cap : 13498256 = (4450757 H, 9047499 V)
[04/09 22:10:30    177s] [NR-eGR] Layer group 1: route 322 net(s) in layer range [2, 10]
[04/09 22:10:30    177s] (I)      
[04/09 22:10:30    177s] (I)      ============  Phase 1a Route ============
[04/09 22:10:30    177s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[04/09 22:10:30    177s] (I)      Usage: 18995 = (8113 H, 10882 V) = (0.18% H, 0.12% V) = (1.356e+04um H, 1.819e+04um V)
[04/09 22:10:30    177s] (I)      
[04/09 22:10:30    177s] (I)      ============  Phase 1b Route ============
[04/09 22:10:30    177s] (I)      Usage: 19073 = (8137 H, 10936 V) = (0.18% H, 0.12% V) = (1.361e+04um H, 1.828e+04um V)
[04/09 22:10:30    177s] (I)      Overflow of layer group 1: 0.01% H + 0.04% V. EstWL: 3.189006e+04um
[04/09 22:10:30    177s] (I)      Congestion metric : 0.01%H 0.04%V, 0.05%HV
[04/09 22:10:30    177s] (I)      Congestion threshold : each 60.00, sum 90.00
[04/09 22:10:30    177s] (I)      
[04/09 22:10:30    177s] (I)      ============  Phase 1c Route ============
[04/09 22:10:30    177s] (I)      Level2 Grid: 144 x 144
[04/09 22:10:30    177s] (I)      Usage: 19184 = (8159 H, 11025 V) = (0.18% H, 0.12% V) = (1.364e+04um H, 1.843e+04um V)
[04/09 22:10:30    177s] (I)      
[04/09 22:10:30    177s] (I)      ============  Phase 1d Route ============
[04/09 22:10:30    177s] (I)      Usage: 19196 = (8169 H, 11027 V) = (0.18% H, 0.12% V) = (1.366e+04um H, 1.844e+04um V)
[04/09 22:10:30    177s] (I)      
[04/09 22:10:30    177s] (I)      ============  Phase 1e Route ============
[04/09 22:10:30    177s] (I)      Usage: 19196 = (8169 H, 11027 V) = (0.18% H, 0.12% V) = (1.366e+04um H, 1.844e+04um V)
[04/09 22:10:30    177s] [NR-eGR] Early Global Route overflow of layer group 1: 0.01% H + 0.02% V. EstWL: 3.209571e+04um
[04/09 22:10:30    177s] (I)      
[04/09 22:10:30    177s] (I)      ============  Phase 1l Route ============
[04/09 22:10:31    177s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[04/09 22:10:31    177s] (I)      Layer  2:    4149907      2783         1     1444663     4218203    (25.51%) 
[04/09 22:10:31    177s] (I)      Layer  3:    2088355      4430        15      708488     2122945    (25.02%) 
[04/09 22:10:31    177s] (I)      Layer  4:    2651374      3099        16      140195     2691238    ( 4.95%) 
[04/09 22:10:31    177s] (I)      Layer  5:    1328765      2501        12       67446     1348270    ( 4.76%) 
[04/09 22:10:31    177s] (I)      Layer  6:    1401384      6159       128           0     1415716    ( 0.00%) 
[04/09 22:10:31    177s] (I)      Layer  7:     681555      1916        25       16545      691313    ( 2.34%) 
[04/09 22:10:31    177s] (I)      Layer  8:     682296       581         9       24040      683818    ( 3.40%) 
[04/09 22:10:31    177s] (I)      Layer  9:     353285       106        11      111009      242921    (31.36%) 
[04/09 22:10:31    177s] (I)      Layer 10:     167902         0         0      119161       57804    (67.34%) 
[04/09 22:10:31    177s] (I)      Total:      13504823     21575       217     2631545    13472224    (16.34%) 
[04/09 22:10:31    178s] (I)      
[04/09 22:10:31    178s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/09 22:10:31    178s] [NR-eGR]                        OverCon           OverCon            
[04/09 22:10:31    178s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[04/09 22:10:31    178s] [NR-eGR]        Layer             (1-2)               (3)    OverCon
[04/09 22:10:31    178s] [NR-eGR] ---------------------------------------------------------------
[04/09 22:10:31    178s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/09 22:10:31    178s] [NR-eGR]      M2 ( 2)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/09 22:10:31    178s] [NR-eGR]      M3 ( 3)        14( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/09 22:10:31    178s] [NR-eGR]      M4 ( 4)        16( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/09 22:10:31    178s] [NR-eGR]      M5 ( 5)        12( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/09 22:10:31    178s] [NR-eGR]      M6 ( 6)        87( 0.02%)         2( 0.00%)   ( 0.02%) 
[04/09 22:10:31    178s] [NR-eGR]      M7 ( 7)        24( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/09 22:10:31    178s] [NR-eGR]      M8 ( 8)         9( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/09 22:10:31    178s] [NR-eGR]      M9 ( 9)        11( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/09 22:10:31    178s] [NR-eGR]    MRDL (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/09 22:10:31    178s] [NR-eGR] ---------------------------------------------------------------
[04/09 22:10:31    178s] [NR-eGR]        Total       174( 0.00%)         2( 0.00%)   ( 0.00%) 
[04/09 22:10:31    178s] [NR-eGR] 
[04/09 22:10:31    178s] (I)      Finished Global Routing ( CPU: 0.69 sec, Real: 0.68 sec, Curr Mem: 2172.01 MB )
[04/09 22:10:31    178s] (I)      total 2D Cap : 13529674 = (4461173 H, 9068501 V)
[04/09 22:10:31    178s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.01% V
[04/09 22:10:31    178s] Early Global Route congestion estimation runtime: 1.56 seconds, mem = 2172.0M
[04/09 22:10:31    178s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:1.550, REAL:1.557, MEM:2172.0M, EPOCH TIME: 1712725831.669948
[04/09 22:10:31    178s] OPERPROF: Starting HotSpotCal at level 1, MEM:2172.0M, EPOCH TIME: 1712725831.670133
[04/09 22:10:31    178s] [hotspot] +------------+---------------+---------------+
[04/09 22:10:31    178s] [hotspot] |            |   max hotspot | total hotspot |
[04/09 22:10:31    178s] [hotspot] +------------+---------------+---------------+
[04/09 22:10:31    178s] [hotspot] | normalized |          0.00 |          0.00 |
[04/09 22:10:31    178s] [hotspot] +------------+---------------+---------------+
[04/09 22:10:31    178s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[04/09 22:10:31    178s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[04/09 22:10:31    178s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.040, REAL:0.035, MEM:2172.0M, EPOCH TIME: 1712725831.705323
[04/09 22:10:31    178s] Skipped repairing congestion.
[04/09 22:10:31    178s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2172.0M, EPOCH TIME: 1712725831.705747
[04/09 22:10:31    178s] Starting Early Global Route wiring: mem = 2172.0M
[04/09 22:10:31    178s] (I)      ============= Track Assignment ============
[04/09 22:10:31    178s] (I)      Started Track Assignment (1T) ( Curr Mem: 2172.01 MB )
[04/09 22:10:31    178s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[04/09 22:10:31    178s] (I)      Run Multi-thread track assignment
[04/09 22:10:31    178s] (I)      Finished Track Assignment (1T) ( CPU: 0.17 sec, Real: 0.16 sec, Curr Mem: 2172.01 MB )
[04/09 22:10:31    178s] (I)      Started Export ( Curr Mem: 2172.01 MB )
[04/09 22:10:31    178s] [NR-eGR]               Length (um)  Vias 
[04/09 22:10:31    178s] [NR-eGR] --------------------------------
[04/09 22:10:31    178s] [NR-eGR]  M1    (1H)             0  1170 
[04/09 22:10:31    178s] [NR-eGR]  M2    (2V)          4059  1569 
[04/09 22:10:31    178s] [NR-eGR]  M3    (3H)          7154   804 
[04/09 22:10:31    178s] [NR-eGR]  M4    (4V)          4958   386 
[04/09 22:10:31    178s] [NR-eGR]  M5    (5H)          4059   316 
[04/09 22:10:31    178s] [NR-eGR]  M6    (6V)         10238   191 
[04/09 22:10:31    178s] [NR-eGR]  M7    (7H)          3225    33 
[04/09 22:10:31    178s] [NR-eGR]  M8    (8V)           966    11 
[04/09 22:10:31    178s] [NR-eGR]  M9    (9H)           182     0 
[04/09 22:10:31    178s] [NR-eGR]  MRDL  (10V)            0     0 
[04/09 22:10:31    178s] [NR-eGR] --------------------------------
[04/09 22:10:31    178s] [NR-eGR]        Total        34840  4480 
[04/09 22:10:31    178s] [NR-eGR] --------------------------------------------------------------------------
[04/09 22:10:31    178s] [NR-eGR] Total half perimeter of net bounding box: 31805um
[04/09 22:10:31    178s] [NR-eGR] Total length: 34840um, number of vias: 4480
[04/09 22:10:31    178s] [NR-eGR] --------------------------------------------------------------------------
[04/09 22:10:31    178s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[04/09 22:10:31    178s] [NR-eGR] --------------------------------------------------------------------------
[04/09 22:10:31    178s] (I)      Finished Export ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 2172.01 MB )
[04/09 22:10:31    178s] Early Global Route wiring runtime: 0.21 seconds, mem = 2119.0M
[04/09 22:10:31    178s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.200, REAL:0.207, MEM:2119.0M, EPOCH TIME: 1712725831.912296
[04/09 22:10:31    178s] Tdgp not successfully inited but do clear! skip clearing
[04/09 22:10:31    178s] End of congRepair (cpu=0:00:01.8, real=0:00:01.0)
[04/09 22:10:31    178s] *** IncrReplace #1 [finish] (ccopt_design #1) : cpu/real = 0:00:01.8/0:00:01.8 (1.0), totSession cpu/real = 0:02:58.6/0:04:09.7 (0.7), mem = 2119.0M
[04/09 22:10:31    178s] 
[04/09 22:10:31    178s] =============================================================================================
[04/09 22:10:31    178s]  Step TAT Report : IncrReplace #1 / ccopt_design #1                             21.14-s109_1
[04/09 22:10:31    178s] =============================================================================================
[04/09 22:10:31    178s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/09 22:10:31    178s] ---------------------------------------------------------------------------------------------
[04/09 22:10:31    178s] [ MISC                   ]          0:00:01.8  ( 100.0 % )     0:00:01.8 /  0:00:01.8    1.0
[04/09 22:10:31    178s] ---------------------------------------------------------------------------------------------
[04/09 22:10:31    178s]  IncrReplace #1 TOTAL               0:00:01.8  ( 100.0 % )     0:00:01.8 /  0:00:01.8    1.0
[04/09 22:10:31    178s] ---------------------------------------------------------------------------------------------
[04/09 22:10:31    178s] 
[04/09 22:10:31    178s]     Congestion Repair done. (took cpu=0:00:01.8 real=0:00:01.8)
[04/09 22:10:31    178s]   CCOpt: Starting congestion repair using flow wrapper done.
[04/09 22:10:31    178s] OPERPROF: Starting DPlace-Init at level 1, MEM:2119.0M, EPOCH TIME: 1712725831.938501
[04/09 22:10:31    178s] Processing tracks to init pin-track alignment.
[04/09 22:10:31    178s] z: 2, totalTracks: 1
[04/09 22:10:31    178s] z: 4, totalTracks: 1
[04/09 22:10:31    178s] z: 6, totalTracks: 1
[04/09 22:10:31    178s] z: 8, totalTracks: 1
[04/09 22:10:31    178s] #spOpts: N=28 autoPA advPA hrOri=1 hrSnap=1 rpCkHalo=4 
[04/09 22:10:31    178s] All LLGs are deleted
[04/09 22:10:31    178s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:10:31    178s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:10:31    178s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2119.0M, EPOCH TIME: 1712725831.949214
[04/09 22:10:31    178s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:2119.0M, EPOCH TIME: 1712725831.950409
[04/09 22:10:31    178s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2119.0M, EPOCH TIME: 1712725831.951917
[04/09 22:10:31    178s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:10:31    178s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:10:31    178s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2119.0M, EPOCH TIME: 1712725831.952496
[04/09 22:10:31    178s] Max number of tech site patterns supported in site array is 256.
[04/09 22:10:31    178s] Core basic site is unit
[04/09 22:10:32    178s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2119.0M, EPOCH TIME: 1712725832.003831
[04/09 22:10:32    178s] After signature check, allow fast init is true, keep pre-filter is true.
[04/09 22:10:32    178s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[04/09 22:10:32    178s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.011, MEM:2119.0M, EPOCH TIME: 1712725832.014872
[04/09 22:10:32    178s] Fast DP-INIT is on for default
[04/09 22:10:32    178s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/09 22:10:32    178s] Atter site array init, number of instance map data is 0.
[04/09 22:10:32    178s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.160, REAL:0.152, MEM:2119.0M, EPOCH TIME: 1712725832.104984
[04/09 22:10:32    178s] 
[04/09 22:10:32    178s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 22:10:32    178s] OPERPROF:     Starting CMU at level 3, MEM:2119.0M, EPOCH TIME: 1712725832.125979
[04/09 22:10:32    178s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:2119.0M, EPOCH TIME: 1712725832.129346
[04/09 22:10:32    178s] 
[04/09 22:10:32    178s] Bad Lib Cell Checking (CMU) is done! (0)
[04/09 22:10:32    178s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.190, REAL:0.186, MEM:2119.0M, EPOCH TIME: 1712725832.138204
[04/09 22:10:32    178s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2119.0M, EPOCH TIME: 1712725832.138649
[04/09 22:10:32    178s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2119.0M, EPOCH TIME: 1712725832.138876
[04/09 22:10:32    178s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:01.0, mem=2119.0MB).
[04/09 22:10:32    178s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.200, REAL:0.201, MEM:2119.0M, EPOCH TIME: 1712725832.139473
[04/09 22:10:32    178s]   Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:04.9 real=0:00:04.9)
[04/09 22:10:32    178s]   Leaving CCOpt scope - extractRC...
[04/09 22:10:32    178s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[04/09 22:10:32    178s] **WARN: (IMPEXT-6191):	Using a captable file is not recommended for process nodes less than or equal to 32 nm due to parasitic accuracy concerns. The Quantus QRC technology file should be specified for all RC corners using the command create_rc_corner or update_rc_corner, which will then be used for preRoute and postRoute(effort level medium or high or signoff) extraction engines.
[04/09 22:10:32    178s] Type 'man IMPEXT-6191' for more detail.
[04/09 22:10:32    178s] Extraction called for design 'fifo1_sram' of instances=321 and nets=1554 using extraction engine 'preRoute' .
[04/09 22:10:32    178s] PreRoute RC Extraction called for design fifo1_sram.
[04/09 22:10:32    178s] RC Extraction called in multi-corner(2) mode.
[04/09 22:10:32    178s] RCMode: PreRoute
[04/09 22:10:32    178s]       RC Corner Indexes            0       1   
[04/09 22:10:32    178s] Capacitance Scaling Factor   : 1.00000 1.00000 
[04/09 22:10:32    178s] Resistance Scaling Factor    : 1.00000 1.00000 
[04/09 22:10:32    178s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[04/09 22:10:32    178s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[04/09 22:10:32    178s] Shrink Factor                : 1.00000
[04/09 22:10:32    178s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/09 22:10:32    178s] Using capacitance table file ...
[04/09 22:10:32    178s] 
[04/09 22:10:32    178s] Trim Metal Layers:
[04/09 22:10:32    178s] LayerId::1 widthSet size::4
[04/09 22:10:32    178s] LayerId::2 widthSet size::4
[04/09 22:10:32    178s] LayerId::3 widthSet size::5
[04/09 22:10:32    178s] LayerId::4 widthSet size::5
[04/09 22:10:32    178s] LayerId::5 widthSet size::5
[04/09 22:10:32    178s] LayerId::6 widthSet size::5
[04/09 22:10:32    178s] LayerId::7 widthSet size::5
[04/09 22:10:32    178s] LayerId::8 widthSet size::5
[04/09 22:10:32    178s] LayerId::9 widthSet size::4
[04/09 22:10:32    178s] LayerId::10 widthSet size::2
[04/09 22:10:32    178s] Updating RC grid for preRoute extraction ...
[04/09 22:10:32    178s] eee: pegSigSF::1.070000
[04/09 22:10:32    178s] Initializing multi-corner capacitance tables ... 
[04/09 22:10:32    179s] Initializing multi-corner resistance tables ...
[04/09 22:10:32    179s] eee: l::1 avDens::0.093717 usedTrk::10561.578657 availTrk::112696.899723 sigTrk::10561.578657
[04/09 22:10:32    179s] eee: l::2 avDens::0.015893 usedTrk::245.528290 availTrk::15448.523780 sigTrk::245.528290
[04/09 22:10:32    179s] eee: l::3 avDens::0.044055 usedTrk::448.088396 availTrk::10171.000096 sigTrk::448.088396
[04/09 22:10:32    179s] eee: l::4 avDens::0.034713 usedTrk::2006.901494 availTrk::57814.594244 sigTrk::2006.901494
[04/09 22:10:32    179s] eee: l::5 avDens::0.073532 usedTrk::2131.207295 availTrk::28983.517642 sigTrk::2131.207295
[04/09 22:10:32    179s] eee: l::6 avDens::0.074672 usedTrk::2745.509989 availTrk::36767.500000 sigTrk::2745.509989
[04/09 22:10:32    179s] eee: l::7 avDens::0.097566 usedTrk::1722.527870 availTrk::17655.000000 sigTrk::1722.527870
[04/09 22:10:32    179s] eee: l::8 avDens::0.066500 usedTrk::751.612859 availTrk::11302.500000 sigTrk::751.612859
[04/09 22:10:32    179s] eee: l::9 avDens::0.054351 usedTrk::17.562141 availTrk::323.125000 sigTrk::17.562141
[04/09 22:10:32    179s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/09 22:10:32    179s] {RT cmax 0 10 10 {9 0} 1}
[04/09 22:10:32    179s] eee: LAM: n=32 LLS=2-3 HLS=3-5 rDens=0.292590 uaWl=1.000000 uaWlH=0.662688 aWlH=0.000000 lMod=0 pMax=0.934800 pMod=77 wcR=0.472500 newSi=0.001600 wHLS=1.181250 siPrev=0 viaL=0.000000
[04/09 22:10:32    179s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.8  Real Time: 0:00:00.0  MEM: 2119.008M)
[04/09 22:10:32    179s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[04/09 22:10:32    179s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.8 real=0:00:00.8)
[04/09 22:10:32    179s]   Clock tree timing engine global stage delay update for max_corner:setup.late...
[04/09 22:10:32    179s] End AAE Lib Interpolated Model. (MEM=2119.01 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/09 22:10:32    179s]   Clock tree timing engine global stage delay update for max_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/09 22:10:32    179s]   Clock DAG stats after clustering cong repair call:
[04/09 22:10:32    179s]     cell counts      : b=2, i=0, icg=0, dcg=0, l=3, total=5
[04/09 22:10:32    179s]     sink counts      : regular=112, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=112
[04/09 22:10:32    179s]     misc counts      : r=3, pp=0
[04/09 22:10:32    179s]     cell areas       : b=21.348um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=36000.000um^2, total=36021.348um^2
[04/09 22:10:32    179s]     cell capacitance : b=6.757fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=7722.259fF, total=7729.015fF
[04/09 22:10:32    179s]     sink capacitance : total=67.694fF, avg=0.604fF, sd=0.239fF, min=0.021fF, max=0.702fF
[04/09 22:10:32    179s]     wire capacitance : top=0.000fF, trunk=85.472fF, leaf=163.964fF, total=249.436fF
[04/09 22:10:32    179s]     wire lengths     : top=0.000um, trunk=605.506um, leaf=1801.820um, total=2407.326um
[04/09 22:10:32    179s]     hp wire lengths  : top=0.000um, trunk=1204.264um, leaf=1647.969um, total=2852.233um
[04/09 22:10:32    179s]   Clock DAG net violations after clustering cong repair call:
[04/09 22:10:32    179s]     Capacitance : {count=3, worst=[2582.883fF, 2582.883fF, 2582.883fF]} avg=2582.883fF sd=0.000fF sum=7748.649fF
[04/09 22:10:32    179s]   Clock DAG primary half-corner transition distribution after clustering cong repair call:
[04/09 22:10:32    179s]     Trunk : target=0.250ns count=5 avg=0.081ns sd=0.111ns min=0.000ns max=0.205ns {3 <= 0.150ns, 0 <= 0.200ns, 2 <= 0.225ns, 0 <= 0.237ns, 0 <= 0.250ns}
[04/09 22:10:32    179s]     Leaf  : target=0.250ns count=3 avg=0.124ns sd=0.072ns min=0.079ns max=0.207ns {2 <= 0.150ns, 0 <= 0.200ns, 1 <= 0.225ns, 0 <= 0.237ns, 0 <= 0.250ns}
[04/09 22:10:32    179s]   Clock DAG library cell distribution after clustering cong repair call {count}:
[04/09 22:10:32    179s]      Bufs: NBUFFX32_RVT: 2 
[04/09 22:10:32    179s]    Logics: I1025_NS: 3 
[04/09 22:10:32    179s]   Clock DAG hash after clustering cong repair call: 14990299976990456432 2169416876974795818
[04/09 22:10:32    179s]   CTS services accumulated run-time stats after clustering cong repair call:
[04/09 22:10:32    179s]     delay calculator: calls=10747, total_wall_time=0.816s, mean_wall_time=0.076ms
[04/09 22:10:32    179s]     legalizer: calls=18, total_wall_time=0.009s, mean_wall_time=0.496ms
[04/09 22:10:32    179s]     steiner router: calls=10779, total_wall_time=0.376s, mean_wall_time=0.035ms
[04/09 22:10:32    179s]   Primary reporting skew groups after clustering cong repair call:
[04/09 22:10:32    179s]     skew_group rclk/func_max_sdc: insertion delay [min=0.539, max=0.569, avg=0.560, sd=0.004], skew [0.029 vs 0.085], 100% {0.539, 0.569} (wid=0.033 ws=0.029) (gid=0.536 gs=0.000)
[04/09 22:10:32    179s]         min path sink: fifomem/genblk1_3__U/CE2
[04/09 22:10:32    179s]         max path sink: fifomem/genblk1_5__U/CE2
[04/09 22:10:32    179s]   Skew group summary after clustering cong repair call:
[04/09 22:10:32    179s]     skew_group rclk/func_max_sdc: insertion delay [min=0.539, max=0.569, avg=0.560, sd=0.004], skew [0.029 vs 0.085], 100% {0.539, 0.569} (wid=0.033 ws=0.029) (gid=0.536 gs=0.000)
[04/09 22:10:32    179s]     skew_group rclk/func_min_sdc: insertion delay [min=0.539, max=0.569, avg=0.560, sd=0.004], skew [0.029 vs 0.085], 100% {0.539, 0.569} (wid=0.033 ws=0.029) (gid=0.536 gs=0.000)
[04/09 22:10:32    179s]     skew_group wclk/func_max_sdc: insertion delay [min=0.542, max=0.564, avg=0.559, sd=0.003], skew [0.021 vs 0.085], 100% {0.542, 0.564} (wid=0.027 ws=0.021) (gid=0.537 gs=0.000)
[04/09 22:10:32    179s]     skew_group wclk/func_min_sdc: insertion delay [min=0.542, max=0.564, avg=0.559, sd=0.003], skew [0.021 vs 0.085], 100% {0.542, 0.564} (wid=0.027 ws=0.021) (gid=0.537 gs=0.000)
[04/09 22:10:32    179s]     skew_group wclk2x/func_max_sdc: insertion delay [min=0.439, max=0.446, avg=0.443, sd=0.003], skew [0.006 vs 0.085], 100% {0.439, 0.446} (wid=0.012 ws=0.006) (gid=0.433 gs=0.000)
[04/09 22:10:32    179s]     skew_group wclk2x/func_min_sdc: insertion delay [min=0.439, max=0.446, avg=0.443, sd=0.003], skew [0.006 vs 0.085], 100% {0.439, 0.446} (wid=0.012 ws=0.006) (gid=0.433 gs=0.000)
[04/09 22:10:32    179s]   CongRepair After Initial Clustering done. (took cpu=0:00:05.8 real=0:00:05.8)
[04/09 22:10:32    179s]   Stage::Clustering done. (took cpu=0:00:06.8 real=0:00:06.8)
[04/09 22:10:32    179s]   Stage::DRV Fixing...
[04/09 22:10:32    179s]   Fixing clock tree slew time and max cap violations...
[04/09 22:10:32    179s]     Clock DAG hash before 'Fixing clock tree slew time and max cap violations': 14990299976990456432 2169416876974795818
[04/09 22:10:32    179s]     CTS services accumulated run-time stats before 'Fixing clock tree slew time and max cap violations':
[04/09 22:10:32    179s]       delay calculator: calls=10747, total_wall_time=0.816s, mean_wall_time=0.076ms
[04/09 22:10:32    179s]       legalizer: calls=18, total_wall_time=0.009s, mean_wall_time=0.496ms
[04/09 22:10:32    179s]       steiner router: calls=10779, total_wall_time=0.376s, mean_wall_time=0.035ms
[04/09 22:10:32    179s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[04/09 22:10:33    180s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
[04/09 22:10:33    180s]       cell counts      : b=2, i=0, icg=0, dcg=0, l=3, total=5
[04/09 22:10:33    180s]       sink counts      : regular=112, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=112
[04/09 22:10:33    180s]       misc counts      : r=3, pp=0
[04/09 22:10:33    180s]       cell areas       : b=21.348um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=36000.000um^2, total=36021.348um^2
[04/09 22:10:33    180s]       cell capacitance : b=6.757fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=7722.259fF, total=7729.015fF
[04/09 22:10:33    180s]       sink capacitance : total=67.694fF, avg=0.604fF, sd=0.239fF, min=0.021fF, max=0.702fF
[04/09 22:10:33    180s]       wire capacitance : top=0.000fF, trunk=85.472fF, leaf=163.964fF, total=249.436fF
[04/09 22:10:33    180s]       wire lengths     : top=0.000um, trunk=605.506um, leaf=1801.820um, total=2407.326um
[04/09 22:10:33    180s]       hp wire lengths  : top=0.000um, trunk=1204.264um, leaf=1647.969um, total=2852.233um
[04/09 22:10:33    180s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
[04/09 22:10:33    180s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
[04/09 22:10:33    180s]       Trunk : target=0.250ns count=5 avg=0.081ns sd=0.111ns min=0.000ns max=0.205ns {3 <= 0.150ns, 0 <= 0.200ns, 2 <= 0.225ns, 0 <= 0.237ns, 0 <= 0.250ns}
[04/09 22:10:33    180s]       Leaf  : target=0.250ns count=3 avg=0.124ns sd=0.072ns min=0.079ns max=0.207ns {2 <= 0.150ns, 0 <= 0.200ns, 1 <= 0.225ns, 0 <= 0.237ns, 0 <= 0.250ns}
[04/09 22:10:33    180s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
[04/09 22:10:33    180s]        Bufs: NBUFFX32_RVT: 2 
[04/09 22:10:33    180s]      Logics: I1025_NS: 3 
[04/09 22:10:33    180s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations': 14990299976990456432 2169416876974795818
[04/09 22:10:33    180s]     CTS services accumulated run-time stats after 'Fixing clock tree slew time and max cap violations':
[04/09 22:10:33    180s]       delay calculator: calls=11132, total_wall_time=0.862s, mean_wall_time=0.077ms
[04/09 22:10:33    180s]       legalizer: calls=149, total_wall_time=0.021s, mean_wall_time=0.143ms
[04/09 22:10:33    180s]       steiner router: calls=11050, total_wall_time=0.461s, mean_wall_time=0.042ms
[04/09 22:10:33    180s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
[04/09 22:10:33    180s]       skew_group rclk/func_max_sdc: insertion delay [min=0.539, max=0.569], skew [0.029 vs 0.085]
[04/09 22:10:33    180s]           min path sink: fifomem/genblk1_3__U/CE2
[04/09 22:10:33    180s]           max path sink: fifomem/genblk1_5__U/CE2
[04/09 22:10:33    180s]     Skew group summary after 'Fixing clock tree slew time and max cap violations':
[04/09 22:10:33    180s]       skew_group rclk/func_max_sdc: insertion delay [min=0.539, max=0.569], skew [0.029 vs 0.085]
[04/09 22:10:33    180s]       skew_group rclk/func_min_sdc: insertion delay [min=0.539, max=0.569], skew [0.029 vs 0.085]
[04/09 22:10:33    180s]       skew_group wclk/func_max_sdc: insertion delay [min=0.542, max=0.564], skew [0.021 vs 0.085]
[04/09 22:10:33    180s]       skew_group wclk/func_min_sdc: insertion delay [min=0.542, max=0.564], skew [0.021 vs 0.085]
[04/09 22:10:33    180s]       skew_group wclk2x/func_max_sdc: insertion delay [min=0.439, max=0.446], skew [0.006 vs 0.085]
[04/09 22:10:33    180s]       skew_group wclk2x/func_min_sdc: insertion delay [min=0.439, max=0.446], skew [0.006 vs 0.085]
[04/09 22:10:33    180s]     Legalizer API calls during this step: 131 succeeded with high effort: 131 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/09 22:10:33    180s]   Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.3 real=0:00:00.3)
[04/09 22:10:33    180s]   Fixing clock tree slew time and max cap violations - detailed pass...
[04/09 22:10:33    180s]     Clock DAG hash before 'Fixing clock tree slew time and max cap violations - detailed pass': 14990299976990456432 2169416876974795818
[04/09 22:10:33    180s]     CTS services accumulated run-time stats before 'Fixing clock tree slew time and max cap violations - detailed pass':
[04/09 22:10:33    180s]       delay calculator: calls=11132, total_wall_time=0.862s, mean_wall_time=0.077ms
[04/09 22:10:33    180s]       legalizer: calls=149, total_wall_time=0.021s, mean_wall_time=0.143ms
[04/09 22:10:33    180s]       steiner router: calls=11050, total_wall_time=0.461s, mean_wall_time=0.042ms
[04/09 22:10:33    180s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[04/09 22:10:33    180s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[04/09 22:10:33    180s]       cell counts      : b=2, i=0, icg=0, dcg=0, l=3, total=5
[04/09 22:10:33    180s]       sink counts      : regular=112, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=112
[04/09 22:10:33    180s]       misc counts      : r=3, pp=0
[04/09 22:10:33    180s]       cell areas       : b=21.348um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=36000.000um^2, total=36021.348um^2
[04/09 22:10:33    180s]       cell capacitance : b=6.757fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=7722.259fF, total=7729.015fF
[04/09 22:10:33    180s]       sink capacitance : total=67.694fF, avg=0.604fF, sd=0.239fF, min=0.021fF, max=0.702fF
[04/09 22:10:33    180s]       wire capacitance : top=0.000fF, trunk=85.472fF, leaf=163.964fF, total=249.436fF
[04/09 22:10:33    180s]       wire lengths     : top=0.000um, trunk=605.506um, leaf=1801.820um, total=2407.326um
[04/09 22:10:33    180s]       hp wire lengths  : top=0.000um, trunk=1204.264um, leaf=1647.969um, total=2852.233um
[04/09 22:10:33    180s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
[04/09 22:10:33    180s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
[04/09 22:10:33    180s]       Trunk : target=0.250ns count=5 avg=0.081ns sd=0.111ns min=0.000ns max=0.205ns {3 <= 0.150ns, 0 <= 0.200ns, 2 <= 0.225ns, 0 <= 0.237ns, 0 <= 0.250ns}
[04/09 22:10:33    180s]       Leaf  : target=0.250ns count=3 avg=0.124ns sd=0.072ns min=0.079ns max=0.207ns {2 <= 0.150ns, 0 <= 0.200ns, 1 <= 0.225ns, 0 <= 0.237ns, 0 <= 0.250ns}
[04/09 22:10:33    180s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
[04/09 22:10:33    180s]        Bufs: NBUFFX32_RVT: 2 
[04/09 22:10:33    180s]      Logics: I1025_NS: 3 
[04/09 22:10:33    180s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations - detailed pass': 14990299976990456432 2169416876974795818
[04/09 22:10:33    180s]     CTS services accumulated run-time stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[04/09 22:10:33    180s]       delay calculator: calls=11136, total_wall_time=0.862s, mean_wall_time=0.077ms
[04/09 22:10:33    180s]       legalizer: calls=149, total_wall_time=0.021s, mean_wall_time=0.143ms
[04/09 22:10:33    180s]       steiner router: calls=11063, total_wall_time=0.461s, mean_wall_time=0.042ms
[04/09 22:10:33    180s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
[04/09 22:10:33    180s]       skew_group rclk/func_max_sdc: insertion delay [min=0.539, max=0.569, avg=0.560, sd=0.004], skew [0.029 vs 0.085], 100% {0.539, 0.569} (wid=0.033 ws=0.029) (gid=0.536 gs=0.000)
[04/09 22:10:33    180s]           min path sink: fifomem/genblk1_3__U/CE2
[04/09 22:10:33    180s]           max path sink: fifomem/genblk1_5__U/CE2
[04/09 22:10:33    180s]     Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
[04/09 22:10:33    180s]       skew_group rclk/func_max_sdc: insertion delay [min=0.539, max=0.569, avg=0.560, sd=0.004], skew [0.029 vs 0.085], 100% {0.539, 0.569} (wid=0.033 ws=0.029) (gid=0.536 gs=0.000)
[04/09 22:10:33    180s]       skew_group rclk/func_min_sdc: insertion delay [min=0.539, max=0.569, avg=0.560, sd=0.004], skew [0.029 vs 0.085], 100% {0.539, 0.569} (wid=0.033 ws=0.029) (gid=0.536 gs=0.000)
[04/09 22:10:33    180s]       skew_group wclk/func_max_sdc: insertion delay [min=0.542, max=0.564, avg=0.559, sd=0.003], skew [0.021 vs 0.085], 100% {0.542, 0.564} (wid=0.027 ws=0.021) (gid=0.537 gs=0.000)
[04/09 22:10:33    180s]       skew_group wclk/func_min_sdc: insertion delay [min=0.542, max=0.564, avg=0.559, sd=0.003], skew [0.021 vs 0.085], 100% {0.542, 0.564} (wid=0.027 ws=0.021) (gid=0.537 gs=0.000)
[04/09 22:10:33    180s]       skew_group wclk2x/func_max_sdc: insertion delay [min=0.439, max=0.446, avg=0.443, sd=0.003], skew [0.006 vs 0.085], 100% {0.439, 0.446} (wid=0.012 ws=0.006) (gid=0.433 gs=0.000)
[04/09 22:10:33    180s]       skew_group wclk2x/func_min_sdc: insertion delay [min=0.439, max=0.446, avg=0.443, sd=0.003], skew [0.006 vs 0.085], 100% {0.439, 0.446} (wid=0.012 ws=0.006) (gid=0.433 gs=0.000)
[04/09 22:10:33    180s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/09 22:10:33    180s]   Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.3 real=0:00:00.3)
[04/09 22:10:33    180s]   Stage::DRV Fixing done. (took cpu=0:00:00.6 real=0:00:00.6)
[04/09 22:10:33    180s]   Stage::Insertion Delay Reduction...
[04/09 22:10:33    180s]   Removing unnecessary root buffering...
[04/09 22:10:33    180s]     Clock DAG hash before 'Removing unnecessary root buffering': 14990299976990456432 2169416876974795818
[04/09 22:10:33    180s]     CTS services accumulated run-time stats before 'Removing unnecessary root buffering':
[04/09 22:10:33    180s]       delay calculator: calls=11136, total_wall_time=0.862s, mean_wall_time=0.077ms
[04/09 22:10:33    180s]       legalizer: calls=149, total_wall_time=0.021s, mean_wall_time=0.143ms
[04/09 22:10:33    180s]       steiner router: calls=11063, total_wall_time=0.461s, mean_wall_time=0.042ms
[04/09 22:10:33    180s]     Clock DAG stats after 'Removing unnecessary root buffering':
[04/09 22:10:33    180s]       cell counts      : b=2, i=0, icg=0, dcg=0, l=3, total=5
[04/09 22:10:33    180s]       sink counts      : regular=112, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=112
[04/09 22:10:33    180s]       misc counts      : r=3, pp=0
[04/09 22:10:33    180s]       cell areas       : b=21.348um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=36000.000um^2, total=36021.348um^2
[04/09 22:10:33    180s]       cell capacitance : b=6.757fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=7722.259fF, total=7729.015fF
[04/09 22:10:33    180s]       sink capacitance : total=67.694fF, avg=0.604fF, sd=0.239fF, min=0.021fF, max=0.702fF
[04/09 22:10:33    180s]       wire capacitance : top=0.000fF, trunk=85.472fF, leaf=163.964fF, total=249.436fF
[04/09 22:10:33    180s]       wire lengths     : top=0.000um, trunk=605.506um, leaf=1801.820um, total=2407.326um
[04/09 22:10:33    180s]       hp wire lengths  : top=0.000um, trunk=1204.264um, leaf=1647.969um, total=2852.233um
[04/09 22:10:33    180s]     Clock DAG net violations after 'Removing unnecessary root buffering': none
[04/09 22:10:33    180s]     Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
[04/09 22:10:33    180s]       Trunk : target=0.250ns count=5 avg=0.081ns sd=0.111ns min=0.000ns max=0.205ns {3 <= 0.150ns, 0 <= 0.200ns, 2 <= 0.225ns, 0 <= 0.237ns, 0 <= 0.250ns}
[04/09 22:10:33    180s]       Leaf  : target=0.250ns count=3 avg=0.124ns sd=0.072ns min=0.079ns max=0.207ns {2 <= 0.150ns, 0 <= 0.200ns, 1 <= 0.225ns, 0 <= 0.237ns, 0 <= 0.250ns}
[04/09 22:10:33    180s]     Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
[04/09 22:10:33    180s]        Bufs: NBUFFX32_RVT: 2 
[04/09 22:10:33    180s]      Logics: I1025_NS: 3 
[04/09 22:10:33    180s]     Clock DAG hash after 'Removing unnecessary root buffering': 14990299976990456432 2169416876974795818
[04/09 22:10:33    180s]     CTS services accumulated run-time stats after 'Removing unnecessary root buffering':
[04/09 22:10:33    180s]       delay calculator: calls=11136, total_wall_time=0.862s, mean_wall_time=0.077ms
[04/09 22:10:33    180s]       legalizer: calls=149, total_wall_time=0.021s, mean_wall_time=0.143ms
[04/09 22:10:33    180s]       steiner router: calls=11063, total_wall_time=0.461s, mean_wall_time=0.042ms
[04/09 22:10:33    180s]     Primary reporting skew groups after 'Removing unnecessary root buffering':
[04/09 22:10:33    180s]       skew_group rclk/func_max_sdc: insertion delay [min=0.539, max=0.569], skew [0.029 vs 0.085]
[04/09 22:10:33    180s]           min path sink: fifomem/genblk1_3__U/CE2
[04/09 22:10:33    180s]           max path sink: fifomem/genblk1_5__U/CE2
[04/09 22:10:33    180s]     Skew group summary after 'Removing unnecessary root buffering':
[04/09 22:10:33    180s]       skew_group rclk/func_max_sdc: insertion delay [min=0.539, max=0.569], skew [0.029 vs 0.085]
[04/09 22:10:33    180s]       skew_group rclk/func_min_sdc: insertion delay [min=0.539, max=0.569], skew [0.029 vs 0.085]
[04/09 22:10:33    180s]       skew_group wclk/func_max_sdc: insertion delay [min=0.542, max=0.564], skew [0.021 vs 0.085]
[04/09 22:10:33    180s]       skew_group wclk/func_min_sdc: insertion delay [min=0.542, max=0.564], skew [0.021 vs 0.085]
[04/09 22:10:33    180s]       skew_group wclk2x/func_max_sdc: insertion delay [min=0.439, max=0.446], skew [0.006 vs 0.085]
[04/09 22:10:33    180s]       skew_group wclk2x/func_min_sdc: insertion delay [min=0.439, max=0.446], skew [0.006 vs 0.085]
[04/09 22:10:33    180s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/09 22:10:33    180s]   Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/09 22:10:33    180s]   Removing unconstrained drivers...
[04/09 22:10:33    180s]     Clock DAG hash before 'Removing unconstrained drivers': 14990299976990456432 2169416876974795818
[04/09 22:10:33    180s]     CTS services accumulated run-time stats before 'Removing unconstrained drivers':
[04/09 22:10:33    180s]       delay calculator: calls=11136, total_wall_time=0.862s, mean_wall_time=0.077ms
[04/09 22:10:33    180s]       legalizer: calls=149, total_wall_time=0.021s, mean_wall_time=0.143ms
[04/09 22:10:33    180s]       steiner router: calls=11063, total_wall_time=0.461s, mean_wall_time=0.042ms
[04/09 22:10:33    180s]     Clock DAG stats after 'Removing unconstrained drivers':
[04/09 22:10:33    180s]       cell counts      : b=2, i=0, icg=0, dcg=0, l=3, total=5
[04/09 22:10:33    180s]       sink counts      : regular=112, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=112
[04/09 22:10:33    180s]       misc counts      : r=3, pp=0
[04/09 22:10:33    180s]       cell areas       : b=21.348um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=36000.000um^2, total=36021.348um^2
[04/09 22:10:33    180s]       cell capacitance : b=6.757fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=7722.259fF, total=7729.015fF
[04/09 22:10:33    180s]       sink capacitance : total=67.694fF, avg=0.604fF, sd=0.239fF, min=0.021fF, max=0.702fF
[04/09 22:10:33    180s]       wire capacitance : top=0.000fF, trunk=85.472fF, leaf=163.964fF, total=249.436fF
[04/09 22:10:33    180s]       wire lengths     : top=0.000um, trunk=605.506um, leaf=1801.820um, total=2407.326um
[04/09 22:10:33    180s]       hp wire lengths  : top=0.000um, trunk=1204.264um, leaf=1647.969um, total=2852.233um
[04/09 22:10:33    180s]     Clock DAG net violations after 'Removing unconstrained drivers': none
[04/09 22:10:33    180s]     Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
[04/09 22:10:33    180s]       Trunk : target=0.250ns count=5 avg=0.081ns sd=0.111ns min=0.000ns max=0.205ns {3 <= 0.150ns, 0 <= 0.200ns, 2 <= 0.225ns, 0 <= 0.237ns, 0 <= 0.250ns}
[04/09 22:10:33    180s]       Leaf  : target=0.250ns count=3 avg=0.124ns sd=0.072ns min=0.079ns max=0.207ns {2 <= 0.150ns, 0 <= 0.200ns, 1 <= 0.225ns, 0 <= 0.237ns, 0 <= 0.250ns}
[04/09 22:10:33    180s]     Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
[04/09 22:10:33    180s]        Bufs: NBUFFX32_RVT: 2 
[04/09 22:10:33    180s]      Logics: I1025_NS: 3 
[04/09 22:10:33    180s]     Clock DAG hash after 'Removing unconstrained drivers': 14990299976990456432 2169416876974795818
[04/09 22:10:33    180s]     CTS services accumulated run-time stats after 'Removing unconstrained drivers':
[04/09 22:10:33    180s]       delay calculator: calls=11136, total_wall_time=0.862s, mean_wall_time=0.077ms
[04/09 22:10:33    180s]       legalizer: calls=149, total_wall_time=0.021s, mean_wall_time=0.143ms
[04/09 22:10:33    180s]       steiner router: calls=11063, total_wall_time=0.461s, mean_wall_time=0.042ms
[04/09 22:10:33    180s]     Primary reporting skew groups after 'Removing unconstrained drivers':
[04/09 22:10:33    180s]       skew_group rclk/func_max_sdc: insertion delay [min=0.539, max=0.569], skew [0.029 vs 0.085]
[04/09 22:10:33    180s]           min path sink: fifomem/genblk1_3__U/CE2
[04/09 22:10:33    180s]           max path sink: fifomem/genblk1_5__U/CE2
[04/09 22:10:33    180s]     Skew group summary after 'Removing unconstrained drivers':
[04/09 22:10:33    180s]       skew_group rclk/func_max_sdc: insertion delay [min=0.539, max=0.569], skew [0.029 vs 0.085]
[04/09 22:10:33    180s]       skew_group rclk/func_min_sdc: insertion delay [min=0.539, max=0.569], skew [0.029 vs 0.085]
[04/09 22:10:33    180s]       skew_group wclk/func_max_sdc: insertion delay [min=0.542, max=0.564], skew [0.021 vs 0.085]
[04/09 22:10:33    180s]       skew_group wclk/func_min_sdc: insertion delay [min=0.542, max=0.564], skew [0.021 vs 0.085]
[04/09 22:10:33    180s]       skew_group wclk2x/func_max_sdc: insertion delay [min=0.439, max=0.446], skew [0.006 vs 0.085]
[04/09 22:10:33    180s]       skew_group wclk2x/func_min_sdc: insertion delay [min=0.439, max=0.446], skew [0.006 vs 0.085]
[04/09 22:10:33    180s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/09 22:10:33    180s]   Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/09 22:10:33    180s]   Reducing insertion delay 1...
[04/09 22:10:33    180s]     Clock DAG hash before 'Reducing insertion delay 1': 14990299976990456432 2169416876974795818
[04/09 22:10:33    180s]     CTS services accumulated run-time stats before 'Reducing insertion delay 1':
[04/09 22:10:33    180s]       delay calculator: calls=11136, total_wall_time=0.862s, mean_wall_time=0.077ms
[04/09 22:10:33    180s]       legalizer: calls=149, total_wall_time=0.021s, mean_wall_time=0.143ms
[04/09 22:10:33    180s]       steiner router: calls=11063, total_wall_time=0.461s, mean_wall_time=0.042ms
[04/09 22:10:33    180s]     Clock DAG stats after 'Reducing insertion delay 1':
[04/09 22:10:33    180s]       cell counts      : b=2, i=0, icg=0, dcg=0, l=3, total=5
[04/09 22:10:33    180s]       sink counts      : regular=112, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=112
[04/09 22:10:33    180s]       misc counts      : r=3, pp=0
[04/09 22:10:33    180s]       cell areas       : b=21.348um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=36000.000um^2, total=36021.348um^2
[04/09 22:10:33    180s]       cell capacitance : b=6.757fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=7722.259fF, total=7729.015fF
[04/09 22:10:33    180s]       sink capacitance : total=67.694fF, avg=0.604fF, sd=0.239fF, min=0.021fF, max=0.702fF
[04/09 22:10:33    180s]       wire capacitance : top=0.000fF, trunk=85.472fF, leaf=163.964fF, total=249.436fF
[04/09 22:10:33    180s]       wire lengths     : top=0.000um, trunk=605.506um, leaf=1801.820um, total=2407.326um
[04/09 22:10:33    180s]       hp wire lengths  : top=0.000um, trunk=1204.264um, leaf=1647.969um, total=2852.233um
[04/09 22:10:33    180s]     Clock DAG net violations after 'Reducing insertion delay 1': none
[04/09 22:10:33    180s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
[04/09 22:10:33    180s]       Trunk : target=0.250ns count=5 avg=0.081ns sd=0.111ns min=0.000ns max=0.205ns {3 <= 0.150ns, 0 <= 0.200ns, 2 <= 0.225ns, 0 <= 0.237ns, 0 <= 0.250ns}
[04/09 22:10:33    180s]       Leaf  : target=0.250ns count=3 avg=0.124ns sd=0.072ns min=0.079ns max=0.207ns {2 <= 0.150ns, 0 <= 0.200ns, 1 <= 0.225ns, 0 <= 0.237ns, 0 <= 0.250ns}
[04/09 22:10:33    180s]     Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
[04/09 22:10:33    180s]        Bufs: NBUFFX32_RVT: 2 
[04/09 22:10:33    180s]      Logics: I1025_NS: 3 
[04/09 22:10:33    180s]     Clock DAG hash after 'Reducing insertion delay 1': 14990299976990456432 2169416876974795818
[04/09 22:10:33    180s]     CTS services accumulated run-time stats after 'Reducing insertion delay 1':
[04/09 22:10:33    180s]       delay calculator: calls=11181, total_wall_time=0.868s, mean_wall_time=0.078ms
[04/09 22:10:33    180s]       legalizer: calls=164, total_wall_time=0.023s, mean_wall_time=0.143ms
[04/09 22:10:33    180s]       steiner router: calls=11096, total_wall_time=0.469s, mean_wall_time=0.042ms
[04/09 22:10:33    180s]     Primary reporting skew groups after 'Reducing insertion delay 1':
[04/09 22:10:33    180s]       skew_group rclk/func_max_sdc: insertion delay [min=0.539, max=0.569], skew [0.029 vs 0.085]
[04/09 22:10:33    180s]           min path sink: fifomem/genblk1_3__U/CE2
[04/09 22:10:33    180s]           max path sink: fifomem/genblk1_5__U/CE2
[04/09 22:10:33    180s]     Skew group summary after 'Reducing insertion delay 1':
[04/09 22:10:33    180s]       skew_group rclk/func_max_sdc: insertion delay [min=0.539, max=0.569], skew [0.029 vs 0.085]
[04/09 22:10:33    180s]       skew_group rclk/func_min_sdc: insertion delay [min=0.539, max=0.569], skew [0.029 vs 0.085]
[04/09 22:10:33    180s]       skew_group wclk/func_max_sdc: insertion delay [min=0.542, max=0.564], skew [0.021 vs 0.085]
[04/09 22:10:33    180s]       skew_group wclk/func_min_sdc: insertion delay [min=0.542, max=0.564], skew [0.021 vs 0.085]
[04/09 22:10:33    180s]       skew_group wclk2x/func_max_sdc: insertion delay [min=0.439, max=0.446], skew [0.006 vs 0.085]
[04/09 22:10:33    180s]       skew_group wclk2x/func_min_sdc: insertion delay [min=0.439, max=0.446], skew [0.006 vs 0.085]
[04/09 22:10:33    180s]     Legalizer API calls during this step: 15 succeeded with high effort: 15 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/09 22:10:33    180s]   Reducing insertion delay 1 done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/09 22:10:33    180s]   Removing longest path buffering...
[04/09 22:10:33    180s]     Clock DAG hash before 'Removing longest path buffering': 14990299976990456432 2169416876974795818
[04/09 22:10:33    180s]     CTS services accumulated run-time stats before 'Removing longest path buffering':
[04/09 22:10:33    180s]       delay calculator: calls=11181, total_wall_time=0.868s, mean_wall_time=0.078ms
[04/09 22:10:33    180s]       legalizer: calls=164, total_wall_time=0.023s, mean_wall_time=0.143ms
[04/09 22:10:33    180s]       steiner router: calls=11096, total_wall_time=0.469s, mean_wall_time=0.042ms
[04/09 22:10:33    180s]     Clock DAG stats after 'Removing longest path buffering':
[04/09 22:10:33    180s]       cell counts      : b=2, i=0, icg=0, dcg=0, l=3, total=5
[04/09 22:10:33    180s]       sink counts      : regular=112, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=112
[04/09 22:10:33    180s]       misc counts      : r=3, pp=0
[04/09 22:10:33    180s]       cell areas       : b=21.348um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=36000.000um^2, total=36021.348um^2
[04/09 22:10:33    180s]       cell capacitance : b=6.757fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=7722.259fF, total=7729.015fF
[04/09 22:10:33    180s]       sink capacitance : total=67.694fF, avg=0.604fF, sd=0.239fF, min=0.021fF, max=0.702fF
[04/09 22:10:33    180s]       wire capacitance : top=0.000fF, trunk=85.472fF, leaf=164.043fF, total=249.515fF
[04/09 22:10:33    180s]       wire lengths     : top=0.000um, trunk=605.506um, leaf=1801.795um, total=2407.301um
[04/09 22:10:33    180s]       hp wire lengths  : top=0.000um, trunk=1204.264um, leaf=1647.969um, total=2852.233um
[04/09 22:10:33    180s]     Clock DAG net violations after 'Removing longest path buffering': none
[04/09 22:10:33    180s]     Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
[04/09 22:10:33    180s]       Trunk : target=0.250ns count=5 avg=0.081ns sd=0.111ns min=0.000ns max=0.205ns {3 <= 0.150ns, 0 <= 0.200ns, 2 <= 0.225ns, 0 <= 0.237ns, 0 <= 0.250ns}
[04/09 22:10:33    180s]       Leaf  : target=0.250ns count=3 avg=0.124ns sd=0.072ns min=0.079ns max=0.207ns {2 <= 0.150ns, 0 <= 0.200ns, 1 <= 0.225ns, 0 <= 0.237ns, 0 <= 0.250ns}
[04/09 22:10:33    180s]     Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
[04/09 22:10:33    180s]        Bufs: NBUFFX32_RVT: 2 
[04/09 22:10:33    180s]      Logics: I1025_NS: 3 
[04/09 22:10:33    180s]     Clock DAG hash after 'Removing longest path buffering': 14990299976990456432 2169416876974795818
[04/09 22:10:33    180s]     CTS services accumulated run-time stats after 'Removing longest path buffering':
[04/09 22:10:33    180s]       delay calculator: calls=11187, total_wall_time=0.870s, mean_wall_time=0.078ms
[04/09 22:10:33    180s]       legalizer: calls=164, total_wall_time=0.023s, mean_wall_time=0.143ms
[04/09 22:10:33    180s]       steiner router: calls=11102, total_wall_time=0.477s, mean_wall_time=0.043ms
[04/09 22:10:33    180s]     Primary reporting skew groups after 'Removing longest path buffering':
[04/09 22:10:33    180s]       skew_group rclk/func_max_sdc: insertion delay [min=0.539, max=0.569], skew [0.029 vs 0.085]
[04/09 22:10:33    180s]           min path sink: fifomem/genblk1_3__U/CE2
[04/09 22:10:33    180s]           max path sink: fifomem/genblk1_5__U/CE2
[04/09 22:10:33    180s]     Skew group summary after 'Removing longest path buffering':
[04/09 22:10:33    180s]       skew_group rclk/func_max_sdc: insertion delay [min=0.539, max=0.569], skew [0.029 vs 0.085]
[04/09 22:10:33    180s]       skew_group rclk/func_min_sdc: insertion delay [min=0.539, max=0.569], skew [0.029 vs 0.085]
[04/09 22:10:33    180s]       skew_group wclk/func_max_sdc: insertion delay [min=0.542, max=0.564], skew [0.021 vs 0.085]
[04/09 22:10:33    180s]       skew_group wclk/func_min_sdc: insertion delay [min=0.542, max=0.564], skew [0.021 vs 0.085]
[04/09 22:10:33    180s]       skew_group wclk2x/func_max_sdc: insertion delay [min=0.439, max=0.446], skew [0.006 vs 0.085]
[04/09 22:10:33    180s]       skew_group wclk2x/func_min_sdc: insertion delay [min=0.439, max=0.446], skew [0.006 vs 0.085]
[04/09 22:10:33    180s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/09 22:10:33    180s]   Removing longest path buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/09 22:10:33    180s]   Reducing insertion delay 2...
[04/09 22:10:33    180s]     Clock DAG hash before 'Reducing insertion delay 2': 14990299976990456432 2169416876974795818
[04/09 22:10:33    180s]     CTS services accumulated run-time stats before 'Reducing insertion delay 2':
[04/09 22:10:33    180s]       delay calculator: calls=11187, total_wall_time=0.870s, mean_wall_time=0.078ms
[04/09 22:10:33    180s]       legalizer: calls=164, total_wall_time=0.023s, mean_wall_time=0.143ms
[04/09 22:10:33    180s]       steiner router: calls=11102, total_wall_time=0.477s, mean_wall_time=0.043ms
[04/09 22:10:34    181s]     Path optimization required 192 stage delay updates 
[04/09 22:10:34    181s]     Clock DAG stats after 'Reducing insertion delay 2':
[04/09 22:10:34    181s]       cell counts      : b=2, i=0, icg=0, dcg=0, l=3, total=5
[04/09 22:10:34    181s]       sink counts      : regular=112, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=112
[04/09 22:10:34    181s]       misc counts      : r=3, pp=0
[04/09 22:10:34    181s]       cell areas       : b=21.348um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=36000.000um^2, total=36021.348um^2
[04/09 22:10:34    181s]       cell capacitance : b=6.757fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=7722.259fF, total=7729.015fF
[04/09 22:10:34    181s]       sink capacitance : total=67.694fF, avg=0.604fF, sd=0.239fF, min=0.021fF, max=0.702fF
[04/09 22:10:34    181s]       wire capacitance : top=0.000fF, trunk=83.907fF, leaf=165.922fF, total=249.828fF
[04/09 22:10:34    181s]       wire lengths     : top=0.000um, trunk=595.626um, leaf=1823.129um, total=2418.755um
[04/09 22:10:34    181s]       hp wire lengths  : top=0.000um, trunk=1200.312um, leaf=1647.969um, total=2848.281um
[04/09 22:10:34    181s]     Clock DAG net violations after 'Reducing insertion delay 2': none
[04/09 22:10:34    181s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
[04/09 22:10:34    181s]       Trunk : target=0.250ns count=5 avg=0.081ns sd=0.111ns min=0.000ns max=0.202ns {3 <= 0.150ns, 0 <= 0.200ns, 2 <= 0.225ns, 0 <= 0.237ns, 0 <= 0.250ns}
[04/09 22:10:34    181s]       Leaf  : target=0.250ns count=3 avg=0.122ns sd=0.073ns min=0.079ns max=0.207ns {2 <= 0.150ns, 0 <= 0.200ns, 1 <= 0.225ns, 0 <= 0.237ns, 0 <= 0.250ns}
[04/09 22:10:34    181s]     Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
[04/09 22:10:34    181s]        Bufs: NBUFFX32_RVT: 2 
[04/09 22:10:34    181s]      Logics: I1025_NS: 3 
[04/09 22:10:34    181s]     Clock DAG hash after 'Reducing insertion delay 2': 1095834563087842444 6830456996791679502
[04/09 22:10:34    181s]     CTS services accumulated run-time stats after 'Reducing insertion delay 2':
[04/09 22:10:34    181s]       delay calculator: calls=11384, total_wall_time=0.913s, mean_wall_time=0.080ms
[04/09 22:10:34    181s]       legalizer: calls=245, total_wall_time=0.037s, mean_wall_time=0.149ms
[04/09 22:10:34    181s]       steiner router: calls=11294, total_wall_time=0.635s, mean_wall_time=0.056ms
[04/09 22:10:34    181s]     Primary reporting skew groups after 'Reducing insertion delay 2':
[04/09 22:10:34    181s]       skew_group rclk/func_max_sdc: insertion delay [min=0.543, max=0.567, avg=0.558, sd=0.003], skew [0.023 vs 0.085], 100% {0.543, 0.567} (wid=0.028 ws=0.023) (gid=0.538 gs=0.000)
[04/09 22:10:34    181s]           min path sink: fifomem/genblk1_3__U/CE2
[04/09 22:10:34    181s]           max path sink: fifomem/genblk1_5__U/CE2
[04/09 22:10:34    181s]     Skew group summary after 'Reducing insertion delay 2':
[04/09 22:10:34    181s]       skew_group rclk/func_max_sdc: insertion delay [min=0.543, max=0.567, avg=0.558, sd=0.003], skew [0.023 vs 0.085], 100% {0.543, 0.567} (wid=0.028 ws=0.023) (gid=0.538 gs=0.000)
[04/09 22:10:34    181s]       skew_group rclk/func_min_sdc: insertion delay [min=0.543, max=0.567, avg=0.558, sd=0.003], skew [0.023 vs 0.085], 100% {0.543, 0.567} (wid=0.028 ws=0.023) (gid=0.538 gs=0.000)
[04/09 22:10:34    181s]       skew_group wclk/func_max_sdc: insertion delay [min=0.538, max=0.560, avg=0.557, sd=0.003], skew [0.022 vs 0.085], 100% {0.538, 0.560} (wid=0.026 ws=0.022) (gid=0.534 gs=0.000)
[04/09 22:10:34    181s]       skew_group wclk/func_min_sdc: insertion delay [min=0.538, max=0.560, avg=0.557, sd=0.003], skew [0.022 vs 0.085], 100% {0.538, 0.560} (wid=0.026 ws=0.022) (gid=0.534 gs=0.000)
[04/09 22:10:34    181s]       skew_group wclk2x/func_max_sdc: insertion delay [min=0.439, max=0.446, avg=0.443, sd=0.003], skew [0.006 vs 0.085], 100% {0.439, 0.446} (wid=0.012 ws=0.006) (gid=0.433 gs=0.000)
[04/09 22:10:34    181s]       skew_group wclk2x/func_min_sdc: insertion delay [min=0.439, max=0.446, avg=0.443, sd=0.003], skew [0.006 vs 0.085], 100% {0.439, 0.446} (wid=0.012 ws=0.006) (gid=0.433 gs=0.000)
[04/09 22:10:34    181s]     Legalizer API calls during this step: 81 succeeded with high effort: 81 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/09 22:10:34    181s]   Reducing insertion delay 2 done. (took cpu=0:00:00.6 real=0:00:00.6)
[04/09 22:10:34    181s]   Stage::Insertion Delay Reduction done. (took cpu=0:00:00.8 real=0:00:00.8)
[04/09 22:10:34    181s]   CCOpt::Phase::Construction done. (took cpu=0:00:08.1 real=0:00:08.1)
[04/09 22:10:34    181s]   CCOpt::Phase::Implementation...
[04/09 22:10:34    181s]   Stage::Reducing Power...
[04/09 22:10:34    181s]   Improving clock tree routing...
[04/09 22:10:34    181s]     Clock DAG hash before 'Improving clock tree routing': 1095834563087842444 6830456996791679502
[04/09 22:10:34    181s]     CTS services accumulated run-time stats before 'Improving clock tree routing':
[04/09 22:10:34    181s]       delay calculator: calls=11384, total_wall_time=0.913s, mean_wall_time=0.080ms
[04/09 22:10:34    181s]       legalizer: calls=245, total_wall_time=0.037s, mean_wall_time=0.149ms
[04/09 22:10:34    181s]       steiner router: calls=11294, total_wall_time=0.635s, mean_wall_time=0.056ms
[04/09 22:10:34    181s]     Iteration 1...
[04/09 22:10:34    181s]     Iteration 1 done.
[04/09 22:10:34    181s]     Clock DAG stats after 'Improving clock tree routing':
[04/09 22:10:34    181s]       cell counts      : b=2, i=0, icg=0, dcg=0, l=3, total=5
[04/09 22:10:34    181s]       sink counts      : regular=112, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=112
[04/09 22:10:34    181s]       misc counts      : r=3, pp=0
[04/09 22:10:34    181s]       cell areas       : b=21.348um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=36000.000um^2, total=36021.348um^2
[04/09 22:10:34    181s]       cell capacitance : b=6.757fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=7722.259fF, total=7729.015fF
[04/09 22:10:34    181s]       sink capacitance : total=67.694fF, avg=0.604fF, sd=0.239fF, min=0.021fF, max=0.702fF
[04/09 22:10:34    181s]       wire capacitance : top=0.000fF, trunk=83.907fF, leaf=165.922fF, total=249.828fF
[04/09 22:10:34    181s]       wire lengths     : top=0.000um, trunk=595.626um, leaf=1823.129um, total=2418.755um
[04/09 22:10:34    181s]       hp wire lengths  : top=0.000um, trunk=1200.312um, leaf=1647.969um, total=2848.281um
[04/09 22:10:34    181s]     Clock DAG net violations after 'Improving clock tree routing': none
[04/09 22:10:34    181s]     Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
[04/09 22:10:34    181s]       Trunk : target=0.250ns count=5 avg=0.081ns sd=0.111ns min=0.000ns max=0.202ns {3 <= 0.150ns, 0 <= 0.200ns, 2 <= 0.225ns, 0 <= 0.237ns, 0 <= 0.250ns}
[04/09 22:10:34    181s]       Leaf  : target=0.250ns count=3 avg=0.122ns sd=0.073ns min=0.079ns max=0.207ns {2 <= 0.150ns, 0 <= 0.200ns, 1 <= 0.225ns, 0 <= 0.237ns, 0 <= 0.250ns}
[04/09 22:10:34    181s]     Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
[04/09 22:10:34    181s]        Bufs: NBUFFX32_RVT: 2 
[04/09 22:10:34    181s]      Logics: I1025_NS: 3 
[04/09 22:10:34    181s]     Clock DAG hash after 'Improving clock tree routing': 1095834563087842444 6830456996791679502
[04/09 22:10:34    181s]     CTS services accumulated run-time stats after 'Improving clock tree routing':
[04/09 22:10:34    181s]       delay calculator: calls=11384, total_wall_time=0.913s, mean_wall_time=0.080ms
[04/09 22:10:34    181s]       legalizer: calls=245, total_wall_time=0.037s, mean_wall_time=0.149ms
[04/09 22:10:34    181s]       steiner router: calls=11294, total_wall_time=0.635s, mean_wall_time=0.056ms
[04/09 22:10:34    181s]     Primary reporting skew groups after 'Improving clock tree routing':
[04/09 22:10:34    181s]       skew_group rclk/func_max_sdc: insertion delay [min=0.543, max=0.567], skew [0.023 vs 0.085]
[04/09 22:10:34    181s]           min path sink: fifomem/genblk1_3__U/CE2
[04/09 22:10:34    181s]           max path sink: fifomem/genblk1_5__U/CE2
[04/09 22:10:34    181s]     Skew group summary after 'Improving clock tree routing':
[04/09 22:10:34    181s]       skew_group rclk/func_max_sdc: insertion delay [min=0.543, max=0.567], skew [0.023 vs 0.085]
[04/09 22:10:34    181s]       skew_group rclk/func_min_sdc: insertion delay [min=0.543, max=0.567], skew [0.023 vs 0.085]
[04/09 22:10:34    181s]       skew_group wclk/func_max_sdc: insertion delay [min=0.538, max=0.560], skew [0.022 vs 0.085]
[04/09 22:10:34    181s]       skew_group wclk/func_min_sdc: insertion delay [min=0.538, max=0.560], skew [0.022 vs 0.085]
[04/09 22:10:34    181s]       skew_group wclk2x/func_max_sdc: insertion delay [min=0.439, max=0.446], skew [0.006 vs 0.085]
[04/09 22:10:34    181s]       skew_group wclk2x/func_min_sdc: insertion delay [min=0.439, max=0.446], skew [0.006 vs 0.085]
[04/09 22:10:34    181s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/09 22:10:34    181s]   Improving clock tree routing done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/09 22:10:34    181s]   Reducing clock tree power 1...
[04/09 22:10:34    181s]     Clock DAG hash before 'Reducing clock tree power 1': 1095834563087842444 6830456996791679502
[04/09 22:10:34    181s]     CTS services accumulated run-time stats before 'Reducing clock tree power 1':
[04/09 22:10:34    181s]       delay calculator: calls=11384, total_wall_time=0.913s, mean_wall_time=0.080ms
[04/09 22:10:34    181s]       legalizer: calls=245, total_wall_time=0.037s, mean_wall_time=0.149ms
[04/09 22:10:34    181s]       steiner router: calls=11294, total_wall_time=0.635s, mean_wall_time=0.056ms
[04/09 22:10:34    181s]     Resizing gates: 
[04/09 22:10:34    181s]     Legalizer releasing space for clock trees
[04/09 22:10:34    181s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[04/09 22:10:34    181s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'io_b_wclk2x'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '40.000um' and height = '300.000um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[04/09 22:10:34    181s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'io_b_wclk'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '40.000um' and height = '300.000um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[04/09 22:10:34    181s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'io_b_rclk'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '40.000um' and height = '300.000um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[04/09 22:10:34    181s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/09 22:10:34    181s]     100% 
[04/09 22:10:34    181s]     Clock DAG stats after 'Reducing clock tree power 1':
[04/09 22:10:34    181s]       cell counts      : b=2, i=0, icg=0, dcg=0, l=3, total=5
[04/09 22:10:34    181s]       sink counts      : regular=112, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=112
[04/09 22:10:34    181s]       misc counts      : r=3, pp=0
[04/09 22:10:34    181s]       cell areas       : b=21.348um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=36000.000um^2, total=36021.348um^2
[04/09 22:10:34    181s]       cell capacitance : b=6.757fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=7722.259fF, total=7729.015fF
[04/09 22:10:34    181s]       sink capacitance : total=67.694fF, avg=0.604fF, sd=0.239fF, min=0.021fF, max=0.702fF
[04/09 22:10:34    181s]       wire capacitance : top=0.000fF, trunk=83.907fF, leaf=165.922fF, total=249.828fF
[04/09 22:10:34    181s]       wire lengths     : top=0.000um, trunk=595.626um, leaf=1823.129um, total=2418.755um
[04/09 22:10:34    181s]       hp wire lengths  : top=0.000um, trunk=1200.312um, leaf=1647.969um, total=2848.281um
[04/09 22:10:34    181s]     Clock DAG net violations after 'Reducing clock tree power 1': none
[04/09 22:10:34    181s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
[04/09 22:10:34    181s]       Trunk : target=0.250ns count=5 avg=0.081ns sd=0.111ns min=0.000ns max=0.202ns {3 <= 0.150ns, 0 <= 0.200ns, 2 <= 0.225ns, 0 <= 0.237ns, 0 <= 0.250ns}
[04/09 22:10:34    181s]       Leaf  : target=0.250ns count=3 avg=0.122ns sd=0.073ns min=0.079ns max=0.207ns {2 <= 0.150ns, 0 <= 0.200ns, 1 <= 0.225ns, 0 <= 0.237ns, 0 <= 0.250ns}
[04/09 22:10:34    181s]     Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
[04/09 22:10:34    181s]        Bufs: NBUFFX32_RVT: 2 
[04/09 22:10:34    181s]      Logics: I1025_NS: 3 
[04/09 22:10:34    181s]     Clock DAG hash after 'Reducing clock tree power 1': 1095834563087842444 6830456996791679502
[04/09 22:10:34    181s]     CTS services accumulated run-time stats after 'Reducing clock tree power 1':
[04/09 22:10:34    181s]       delay calculator: calls=11386, total_wall_time=0.913s, mean_wall_time=0.080ms
[04/09 22:10:34    181s]       legalizer: calls=249, total_wall_time=0.037s, mean_wall_time=0.149ms
[04/09 22:10:34    181s]       steiner router: calls=11294, total_wall_time=0.635s, mean_wall_time=0.056ms
[04/09 22:10:34    181s]     Primary reporting skew groups after 'Reducing clock tree power 1':
[04/09 22:10:34    181s]       skew_group rclk/func_max_sdc: insertion delay [min=0.543, max=0.567], skew [0.023 vs 0.085]
[04/09 22:10:34    181s]           min path sink: fifomem/genblk1_3__U/CE2
[04/09 22:10:34    181s]           max path sink: fifomem/genblk1_5__U/CE2
[04/09 22:10:34    181s]     Skew group summary after 'Reducing clock tree power 1':
[04/09 22:10:34    181s]       skew_group rclk/func_max_sdc: insertion delay [min=0.543, max=0.567], skew [0.023 vs 0.085]
[04/09 22:10:34    181s]       skew_group rclk/func_min_sdc: insertion delay [min=0.543, max=0.567], skew [0.023 vs 0.085]
[04/09 22:10:34    181s]       skew_group wclk/func_max_sdc: insertion delay [min=0.538, max=0.560], skew [0.022 vs 0.085]
[04/09 22:10:34    181s]       skew_group wclk/func_min_sdc: insertion delay [min=0.538, max=0.560], skew [0.022 vs 0.085]
[04/09 22:10:34    181s]       skew_group wclk2x/func_max_sdc: insertion delay [min=0.439, max=0.446], skew [0.006 vs 0.085]
[04/09 22:10:34    181s]       skew_group wclk2x/func_min_sdc: insertion delay [min=0.439, max=0.446], skew [0.006 vs 0.085]
[04/09 22:10:34    181s]     Legalizer API calls during this step: 4 succeeded with high effort: 4 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/09 22:10:34    181s]   Reducing clock tree power 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/09 22:10:34    181s]   Reducing clock tree power 2...
[04/09 22:10:34    181s]     Clock DAG hash before 'Reducing clock tree power 2': 1095834563087842444 6830456996791679502
[04/09 22:10:34    181s]     CTS services accumulated run-time stats before 'Reducing clock tree power 2':
[04/09 22:10:34    181s]       delay calculator: calls=11386, total_wall_time=0.913s, mean_wall_time=0.080ms
[04/09 22:10:34    181s]       legalizer: calls=249, total_wall_time=0.037s, mean_wall_time=0.149ms
[04/09 22:10:34    181s]       steiner router: calls=11294, total_wall_time=0.635s, mean_wall_time=0.056ms
[04/09 22:10:34    181s]     Path optimization required 0 stage delay updates 
[04/09 22:10:34    181s]     Clock DAG stats after 'Reducing clock tree power 2':
[04/09 22:10:34    181s]       cell counts      : b=2, i=0, icg=0, dcg=0, l=3, total=5
[04/09 22:10:34    181s]       sink counts      : regular=112, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=112
[04/09 22:10:34    181s]       misc counts      : r=3, pp=0
[04/09 22:10:34    181s]       cell areas       : b=21.348um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=36000.000um^2, total=36021.348um^2
[04/09 22:10:34    181s]       cell capacitance : b=6.757fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=7722.259fF, total=7729.015fF
[04/09 22:10:34    181s]       sink capacitance : total=67.694fF, avg=0.604fF, sd=0.239fF, min=0.021fF, max=0.702fF
[04/09 22:10:34    181s]       wire capacitance : top=0.000fF, trunk=83.907fF, leaf=165.922fF, total=249.828fF
[04/09 22:10:34    181s]       wire lengths     : top=0.000um, trunk=595.626um, leaf=1823.129um, total=2418.755um
[04/09 22:10:34    181s]       hp wire lengths  : top=0.000um, trunk=1200.312um, leaf=1647.969um, total=2848.281um
[04/09 22:10:34    181s]     Clock DAG net violations after 'Reducing clock tree power 2': none
[04/09 22:10:34    181s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
[04/09 22:10:34    181s]       Trunk : target=0.250ns count=5 avg=0.081ns sd=0.111ns min=0.000ns max=0.202ns {3 <= 0.150ns, 0 <= 0.200ns, 2 <= 0.225ns, 0 <= 0.237ns, 0 <= 0.250ns}
[04/09 22:10:34    181s]       Leaf  : target=0.250ns count=3 avg=0.122ns sd=0.073ns min=0.079ns max=0.207ns {2 <= 0.150ns, 0 <= 0.200ns, 1 <= 0.225ns, 0 <= 0.237ns, 0 <= 0.250ns}
[04/09 22:10:34    181s]     Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
[04/09 22:10:34    181s]        Bufs: NBUFFX32_RVT: 2 
[04/09 22:10:34    181s]      Logics: I1025_NS: 3 
[04/09 22:10:34    181s]     Clock DAG hash after 'Reducing clock tree power 2': 1095834563087842444 6830456996791679502
[04/09 22:10:34    181s]     CTS services accumulated run-time stats after 'Reducing clock tree power 2':
[04/09 22:10:34    181s]       delay calculator: calls=11386, total_wall_time=0.913s, mean_wall_time=0.080ms
[04/09 22:10:34    181s]       legalizer: calls=249, total_wall_time=0.037s, mean_wall_time=0.149ms
[04/09 22:10:34    181s]       steiner router: calls=11294, total_wall_time=0.635s, mean_wall_time=0.056ms
[04/09 22:10:34    181s]     Primary reporting skew groups after 'Reducing clock tree power 2':
[04/09 22:10:34    181s]       skew_group rclk/func_max_sdc: insertion delay [min=0.543, max=0.567, avg=0.558, sd=0.003], skew [0.023 vs 0.085], 100% {0.543, 0.567} (wid=0.028 ws=0.023) (gid=0.538 gs=0.000)
[04/09 22:10:34    181s]           min path sink: fifomem/genblk1_3__U/CE2
[04/09 22:10:34    181s]           max path sink: fifomem/genblk1_5__U/CE2
[04/09 22:10:34    181s]     Skew group summary after 'Reducing clock tree power 2':
[04/09 22:10:34    181s]       skew_group rclk/func_max_sdc: insertion delay [min=0.543, max=0.567, avg=0.558, sd=0.003], skew [0.023 vs 0.085], 100% {0.543, 0.567} (wid=0.028 ws=0.023) (gid=0.538 gs=0.000)
[04/09 22:10:34    181s]       skew_group rclk/func_min_sdc: insertion delay [min=0.543, max=0.567, avg=0.558, sd=0.003], skew [0.023 vs 0.085], 100% {0.543, 0.567} (wid=0.028 ws=0.023) (gid=0.538 gs=0.000)
[04/09 22:10:34    181s]       skew_group wclk/func_max_sdc: insertion delay [min=0.538, max=0.560, avg=0.557, sd=0.003], skew [0.022 vs 0.085], 100% {0.538, 0.560} (wid=0.026 ws=0.022) (gid=0.534 gs=0.000)
[04/09 22:10:34    181s]       skew_group wclk/func_min_sdc: insertion delay [min=0.538, max=0.560, avg=0.557, sd=0.003], skew [0.022 vs 0.085], 100% {0.538, 0.560} (wid=0.026 ws=0.022) (gid=0.534 gs=0.000)
[04/09 22:10:34    181s]       skew_group wclk2x/func_max_sdc: insertion delay [min=0.439, max=0.446, avg=0.443, sd=0.003], skew [0.006 vs 0.085], 100% {0.439, 0.446} (wid=0.012 ws=0.006) (gid=0.433 gs=0.000)
[04/09 22:10:34    181s]       skew_group wclk2x/func_min_sdc: insertion delay [min=0.439, max=0.446, avg=0.443, sd=0.003], skew [0.006 vs 0.085], 100% {0.439, 0.446} (wid=0.012 ws=0.006) (gid=0.433 gs=0.000)
[04/09 22:10:34    181s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/09 22:10:34    181s]   Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/09 22:10:34    181s]   Stage::Reducing Power done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/09 22:10:34    181s]   Stage::Balancing...
[04/09 22:10:34    181s]   Approximately balancing fragments step...
[04/09 22:10:34    181s]     Clock DAG hash before 'Approximately balancing fragments step': 1095834563087842444 6830456996791679502
[04/09 22:10:34    181s]     CTS services accumulated run-time stats before 'Approximately balancing fragments step':
[04/09 22:10:34    181s]       delay calculator: calls=11386, total_wall_time=0.913s, mean_wall_time=0.080ms
[04/09 22:10:34    181s]       legalizer: calls=249, total_wall_time=0.037s, mean_wall_time=0.149ms
[04/09 22:10:34    181s]       steiner router: calls=11294, total_wall_time=0.635s, mean_wall_time=0.056ms
[04/09 22:10:34    181s]     Resolve constraints - Approximately balancing fragments...
[04/09 22:10:34    181s]     Resolving skew group constraints...
[04/09 22:10:34    181s]       Solving LP: 6 skew groups; 6 fragments, 6 fraglets and 7 vertices; 94 variables and 234 constraints; tolerance 1
[04/09 22:10:34    181s] **WARN: (IMPCCOPT-1059):	Slackened off max insertion delay target for skew_group rclk/func_max_sdc from 0.273ns to 0.566ns.
[04/09 22:10:34    181s] Type 'man IMPCCOPT-1059' for more detail.
[04/09 22:10:34    181s] **WARN: (IMPCCOPT-1059):	Slackened off max insertion delay target for skew_group wclk/func_max_sdc from 0.273ns to 0.560ns.
[04/09 22:10:34    181s] Type 'man IMPCCOPT-1059' for more detail.
[04/09 22:10:34    181s] **WARN: (IMPCCOPT-1059):	Slackened off max insertion delay target for skew_group wclk2x/func_max_sdc from 0.273ns to 0.445ns.
[04/09 22:10:34    181s] Type 'man IMPCCOPT-1059' for more detail.
[04/09 22:10:34    181s]       
[04/09 22:10:34    181s]       Slackened skew group targets:
[04/09 22:10:34    181s]       
[04/09 22:10:34    181s]       -------------------------------------------------------------------
[04/09 22:10:34    181s]       Skew group             Desired    Slackened    Desired    Slackened
[04/09 22:10:34    181s]                              Target     Target       Target     Target
[04/09 22:10:34    181s]                              Max ID     Max ID       Skew       Skew
[04/09 22:10:34    181s]       -------------------------------------------------------------------
[04/09 22:10:34    181s]       rclk/func_max_sdc       0.273       0.566         -           -
[04/09 22:10:34    181s]       wclk/func_max_sdc       0.273       0.560         -           -
[04/09 22:10:34    181s]       wclk2x/func_max_sdc     0.273       0.445         -           -
[04/09 22:10:34    181s]       -------------------------------------------------------------------
[04/09 22:10:34    181s]       
[04/09 22:10:34    181s]       
[04/09 22:10:34    181s]     Resolving skew group constraints done.
[04/09 22:10:34    181s]     Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/09 22:10:34    181s]     Estimate delay to be added in balancing - Approximately balancing fragments...
[04/09 22:10:34    181s]     Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
[04/09 22:10:34    181s]     Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/09 22:10:34    181s]     Approximately balancing fragments...
[04/09 22:10:34    181s]       Moving gates to improve sub-tree skew...
[04/09 22:10:34    181s]         Clock DAG hash before 'Moving gates to improve sub-tree skew': 1095834563087842444 6830456996791679502
[04/09 22:10:34    181s]         CTS services accumulated run-time stats before 'Moving gates to improve sub-tree skew':
[04/09 22:10:34    181s]           delay calculator: calls=11420, total_wall_time=0.918s, mean_wall_time=0.080ms
[04/09 22:10:34    181s]           legalizer: calls=249, total_wall_time=0.037s, mean_wall_time=0.149ms
[04/09 22:10:34    181s]           steiner router: calls=11328, total_wall_time=0.636s, mean_wall_time=0.056ms
[04/09 22:10:34    181s]         Tried: 9 Succeeded: 0
[04/09 22:10:34    181s]         Topology Tried: 0 Succeeded: 0
[04/09 22:10:34    181s]         0 Succeeded with SS ratio
[04/09 22:10:34    181s]         0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
[04/09 22:10:34    181s]         Total reducing skew: 0 Average reducing skew for 0 nets : 0
[04/09 22:10:34    181s]         Clock DAG stats after 'Moving gates to improve sub-tree skew':
[04/09 22:10:34    181s]           cell counts      : b=2, i=0, icg=0, dcg=0, l=3, total=5
[04/09 22:10:34    181s]           sink counts      : regular=112, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=112
[04/09 22:10:34    181s]           misc counts      : r=3, pp=0
[04/09 22:10:34    181s]           cell areas       : b=21.348um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=36000.000um^2, total=36021.348um^2
[04/09 22:10:34    181s]           cell capacitance : b=6.757fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=7722.259fF, total=7729.015fF
[04/09 22:10:34    181s]           sink capacitance : total=67.694fF, avg=0.604fF, sd=0.239fF, min=0.021fF, max=0.702fF
[04/09 22:10:34    181s]           wire capacitance : top=0.000fF, trunk=83.907fF, leaf=165.922fF, total=249.828fF
[04/09 22:10:34    181s]           wire lengths     : top=0.000um, trunk=595.626um, leaf=1823.129um, total=2418.755um
[04/09 22:10:34    181s]           hp wire lengths  : top=0.000um, trunk=1200.312um, leaf=1647.969um, total=2848.281um
[04/09 22:10:34    181s]         Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
[04/09 22:10:34    181s]         Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
[04/09 22:10:34    181s]           Trunk : target=0.250ns count=5 avg=0.081ns sd=0.111ns min=0.000ns max=0.202ns {3 <= 0.150ns, 0 <= 0.200ns, 2 <= 0.225ns, 0 <= 0.237ns, 0 <= 0.250ns}
[04/09 22:10:34    181s]           Leaf  : target=0.250ns count=3 avg=0.122ns sd=0.073ns min=0.079ns max=0.207ns {2 <= 0.150ns, 0 <= 0.200ns, 1 <= 0.225ns, 0 <= 0.237ns, 0 <= 0.250ns}
[04/09 22:10:34    181s]         Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
[04/09 22:10:34    181s]            Bufs: NBUFFX32_RVT: 2 
[04/09 22:10:34    181s]          Logics: I1025_NS: 3 
[04/09 22:10:34    181s]         Clock DAG hash after 'Moving gates to improve sub-tree skew': 1095834563087842444 6830456996791679502
[04/09 22:10:34    181s]         CTS services accumulated run-time stats after 'Moving gates to improve sub-tree skew':
[04/09 22:10:34    181s]           delay calculator: calls=11420, total_wall_time=0.918s, mean_wall_time=0.080ms
[04/09 22:10:34    181s]           legalizer: calls=249, total_wall_time=0.037s, mean_wall_time=0.149ms
[04/09 22:10:34    181s]           steiner router: calls=11328, total_wall_time=0.636s, mean_wall_time=0.056ms
[04/09 22:10:34    181s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/09 22:10:34    181s]       Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/09 22:10:34    181s]       Approximately balancing fragments bottom up...
[04/09 22:10:34    181s]         Clock DAG hash before 'Approximately balancing fragments bottom up': 1095834563087842444 6830456996791679502
[04/09 22:10:34    181s]         CTS services accumulated run-time stats before 'Approximately balancing fragments bottom up':
[04/09 22:10:34    181s]           delay calculator: calls=11420, total_wall_time=0.918s, mean_wall_time=0.080ms
[04/09 22:10:34    181s]           legalizer: calls=249, total_wall_time=0.037s, mean_wall_time=0.149ms
[04/09 22:10:34    181s]           steiner router: calls=11328, total_wall_time=0.636s, mean_wall_time=0.056ms
[04/09 22:10:34    181s]         bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
[04/09 22:10:34    181s]         Clock DAG stats after 'Approximately balancing fragments bottom up':
[04/09 22:10:34    181s]           cell counts      : b=2, i=0, icg=0, dcg=0, l=3, total=5
[04/09 22:10:34    181s]           sink counts      : regular=112, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=112
[04/09 22:10:34    181s]           misc counts      : r=3, pp=0
[04/09 22:10:34    181s]           cell areas       : b=21.348um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=36000.000um^2, total=36021.348um^2
[04/09 22:10:34    181s]           cell capacitance : b=6.757fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=7722.259fF, total=7729.015fF
[04/09 22:10:34    181s]           sink capacitance : total=67.694fF, avg=0.604fF, sd=0.239fF, min=0.021fF, max=0.702fF
[04/09 22:10:34    181s]           wire capacitance : top=0.000fF, trunk=83.907fF, leaf=165.922fF, total=249.828fF
[04/09 22:10:34    181s]           wire lengths     : top=0.000um, trunk=595.626um, leaf=1823.129um, total=2418.755um
[04/09 22:10:34    181s]           hp wire lengths  : top=0.000um, trunk=1200.312um, leaf=1647.969um, total=2848.281um
[04/09 22:10:34    181s]         Clock DAG net violations after 'Approximately balancing fragments bottom up': none
[04/09 22:10:34    181s]         Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
[04/09 22:10:34    181s]           Trunk : target=0.250ns count=5 avg=0.081ns sd=0.111ns min=0.000ns max=0.202ns {3 <= 0.150ns, 0 <= 0.200ns, 2 <= 0.225ns, 0 <= 0.237ns, 0 <= 0.250ns}
[04/09 22:10:34    181s]           Leaf  : target=0.250ns count=3 avg=0.122ns sd=0.073ns min=0.079ns max=0.207ns {2 <= 0.150ns, 0 <= 0.200ns, 1 <= 0.225ns, 0 <= 0.237ns, 0 <= 0.250ns}
[04/09 22:10:34    181s]         Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
[04/09 22:10:34    181s]            Bufs: NBUFFX32_RVT: 2 
[04/09 22:10:34    181s]          Logics: I1025_NS: 3 
[04/09 22:10:34    181s]         Clock DAG hash after 'Approximately balancing fragments bottom up': 1095834563087842444 6830456996791679502
[04/09 22:10:34    181s]         CTS services accumulated run-time stats after 'Approximately balancing fragments bottom up':
[04/09 22:10:34    181s]           delay calculator: calls=11422, total_wall_time=0.918s, mean_wall_time=0.080ms
[04/09 22:10:34    181s]           legalizer: calls=249, total_wall_time=0.037s, mean_wall_time=0.149ms
[04/09 22:10:34    181s]           steiner router: calls=11328, total_wall_time=0.636s, mean_wall_time=0.056ms
[04/09 22:10:34    181s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/09 22:10:34    181s]       Approximately balancing fragments bottom up done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/09 22:10:34    181s]       Approximately balancing fragments, wire and cell delays...
[04/09 22:10:34    181s]       Approximately balancing fragments, wire and cell delays, iteration 1...
[04/09 22:10:34    181s]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[04/09 22:10:34    181s]           cell counts      : b=2, i=0, icg=0, dcg=0, l=3, total=5
[04/09 22:10:34    181s]           sink counts      : regular=112, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=112
[04/09 22:10:34    181s]           misc counts      : r=3, pp=0
[04/09 22:10:34    181s]           cell areas       : b=21.348um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=36000.000um^2, total=36021.348um^2
[04/09 22:10:34    181s]           cell capacitance : b=6.757fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=7722.259fF, total=7729.015fF
[04/09 22:10:34    181s]           sink capacitance : total=67.694fF, avg=0.604fF, sd=0.239fF, min=0.021fF, max=0.702fF
[04/09 22:10:34    181s]           wire capacitance : top=0.000fF, trunk=83.907fF, leaf=165.922fF, total=249.828fF
[04/09 22:10:34    181s]           wire lengths     : top=0.000um, trunk=595.626um, leaf=1823.129um, total=2418.755um
[04/09 22:10:34    181s]           hp wire lengths  : top=0.000um, trunk=1200.312um, leaf=1647.969um, total=2848.281um
[04/09 22:10:34    181s]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
[04/09 22:10:34    181s]         Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
[04/09 22:10:34    181s]           Trunk : target=0.250ns count=5 avg=0.081ns sd=0.111ns min=0.000ns max=0.202ns {3 <= 0.150ns, 0 <= 0.200ns, 2 <= 0.225ns, 0 <= 0.237ns, 0 <= 0.250ns}
[04/09 22:10:34    181s]           Leaf  : target=0.250ns count=3 avg=0.122ns sd=0.073ns min=0.079ns max=0.207ns {2 <= 0.150ns, 0 <= 0.200ns, 1 <= 0.225ns, 0 <= 0.237ns, 0 <= 0.250ns}
[04/09 22:10:34    181s]         Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
[04/09 22:10:34    181s]            Bufs: NBUFFX32_RVT: 2 
[04/09 22:10:34    181s]          Logics: I1025_NS: 3 
[04/09 22:10:34    181s]         Clock DAG hash after Approximately balancing fragments, wire and cell delays, iteration 1: 1095834563087842444 6830456996791679502
[04/09 22:10:34    181s]         CTS services accumulated run-time stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[04/09 22:10:34    181s]           delay calculator: calls=11424, total_wall_time=0.919s, mean_wall_time=0.080ms
[04/09 22:10:34    181s]           legalizer: calls=249, total_wall_time=0.037s, mean_wall_time=0.149ms
[04/09 22:10:34    181s]           steiner router: calls=11330, total_wall_time=0.637s, mean_wall_time=0.056ms
[04/09 22:10:34    181s]       Approximately balancing fragments, wire and cell delays, iteration 1 done.
[04/09 22:10:34    181s]       Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/09 22:10:34    181s]     Approximately balancing fragments done.
[04/09 22:10:34    181s]     Clock DAG stats after 'Approximately balancing fragments step':
[04/09 22:10:34    181s]       cell counts      : b=2, i=0, icg=0, dcg=0, l=3, total=5
[04/09 22:10:34    181s]       sink counts      : regular=112, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=112
[04/09 22:10:34    181s]       misc counts      : r=3, pp=0
[04/09 22:10:34    181s]       cell areas       : b=21.348um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=36000.000um^2, total=36021.348um^2
[04/09 22:10:34    181s]       cell capacitance : b=6.757fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=7722.259fF, total=7729.015fF
[04/09 22:10:34    181s]       sink capacitance : total=67.694fF, avg=0.604fF, sd=0.239fF, min=0.021fF, max=0.702fF
[04/09 22:10:34    181s]       wire capacitance : top=0.000fF, trunk=83.907fF, leaf=165.922fF, total=249.828fF
[04/09 22:10:34    181s]       wire lengths     : top=0.000um, trunk=595.626um, leaf=1823.129um, total=2418.755um
[04/09 22:10:34    181s]       hp wire lengths  : top=0.000um, trunk=1200.312um, leaf=1647.969um, total=2848.281um
[04/09 22:10:34    181s]     Clock DAG net violations after 'Approximately balancing fragments step': none
[04/09 22:10:34    181s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
[04/09 22:10:34    181s]       Trunk : target=0.250ns count=5 avg=0.081ns sd=0.111ns min=0.000ns max=0.202ns {3 <= 0.150ns, 0 <= 0.200ns, 2 <= 0.225ns, 0 <= 0.237ns, 0 <= 0.250ns}
[04/09 22:10:34    181s]       Leaf  : target=0.250ns count=3 avg=0.122ns sd=0.073ns min=0.079ns max=0.207ns {2 <= 0.150ns, 0 <= 0.200ns, 1 <= 0.225ns, 0 <= 0.237ns, 0 <= 0.250ns}
[04/09 22:10:34    181s]     Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
[04/09 22:10:34    181s]        Bufs: NBUFFX32_RVT: 2 
[04/09 22:10:34    181s]      Logics: I1025_NS: 3 
[04/09 22:10:34    181s]     Clock DAG hash after 'Approximately balancing fragments step': 1095834563087842444 6830456996791679502
[04/09 22:10:34    181s]     CTS services accumulated run-time stats after 'Approximately balancing fragments step':
[04/09 22:10:34    181s]       delay calculator: calls=11424, total_wall_time=0.919s, mean_wall_time=0.080ms
[04/09 22:10:34    181s]       legalizer: calls=249, total_wall_time=0.037s, mean_wall_time=0.149ms
[04/09 22:10:34    181s]       steiner router: calls=11330, total_wall_time=0.637s, mean_wall_time=0.056ms
[04/09 22:10:34    181s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/09 22:10:34    181s]   Approximately balancing fragments step done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/09 22:10:34    181s]   Clock DAG stats after Approximately balancing fragments:
[04/09 22:10:34    181s]     cell counts      : b=2, i=0, icg=0, dcg=0, l=3, total=5
[04/09 22:10:34    181s]     sink counts      : regular=112, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=112
[04/09 22:10:34    181s]     misc counts      : r=3, pp=0
[04/09 22:10:34    181s]     cell areas       : b=21.348um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=36000.000um^2, total=36021.348um^2
[04/09 22:10:34    181s]     cell capacitance : b=6.757fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=7722.259fF, total=7729.015fF
[04/09 22:10:34    181s]     sink capacitance : total=67.694fF, avg=0.604fF, sd=0.239fF, min=0.021fF, max=0.702fF
[04/09 22:10:34    181s]     wire capacitance : top=0.000fF, trunk=83.907fF, leaf=165.922fF, total=249.828fF
[04/09 22:10:34    181s]     wire lengths     : top=0.000um, trunk=595.626um, leaf=1823.129um, total=2418.755um
[04/09 22:10:34    181s]     hp wire lengths  : top=0.000um, trunk=1200.312um, leaf=1647.969um, total=2848.281um
[04/09 22:10:34    181s]   Clock DAG net violations after Approximately balancing fragments: none
[04/09 22:10:34    181s]   Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
[04/09 22:10:34    181s]     Trunk : target=0.250ns count=5 avg=0.081ns sd=0.111ns min=0.000ns max=0.202ns {3 <= 0.150ns, 0 <= 0.200ns, 2 <= 0.225ns, 0 <= 0.237ns, 0 <= 0.250ns}
[04/09 22:10:34    181s]     Leaf  : target=0.250ns count=3 avg=0.122ns sd=0.073ns min=0.079ns max=0.207ns {2 <= 0.150ns, 0 <= 0.200ns, 1 <= 0.225ns, 0 <= 0.237ns, 0 <= 0.250ns}
[04/09 22:10:34    181s]   Clock DAG library cell distribution after Approximately balancing fragments {count}:
[04/09 22:10:34    181s]      Bufs: NBUFFX32_RVT: 2 
[04/09 22:10:34    181s]    Logics: I1025_NS: 3 
[04/09 22:10:34    181s]   Clock DAG hash after Approximately balancing fragments: 1095834563087842444 6830456996791679502
[04/09 22:10:34    181s]   CTS services accumulated run-time stats after Approximately balancing fragments:
[04/09 22:10:34    181s]     delay calculator: calls=11424, total_wall_time=0.919s, mean_wall_time=0.080ms
[04/09 22:10:34    181s]     legalizer: calls=249, total_wall_time=0.037s, mean_wall_time=0.149ms
[04/09 22:10:34    181s]     steiner router: calls=11330, total_wall_time=0.637s, mean_wall_time=0.056ms
[04/09 22:10:34    181s]   Primary reporting skew groups after Approximately balancing fragments:
[04/09 22:10:34    181s]     skew_group rclk/func_max_sdc: insertion delay [min=0.543, max=0.567], skew [0.023 vs 0.085]
[04/09 22:10:34    181s]         min path sink: fifomem/genblk1_3__U/CE2
[04/09 22:10:34    181s]         max path sink: fifomem/genblk1_5__U/CE2
[04/09 22:10:34    181s]   Skew group summary after Approximately balancing fragments:
[04/09 22:10:34    181s]     skew_group rclk/func_max_sdc: insertion delay [min=0.543, max=0.567], skew [0.023 vs 0.085]
[04/09 22:10:34    181s]     skew_group rclk/func_min_sdc: insertion delay [min=0.543, max=0.567], skew [0.023 vs 0.085]
[04/09 22:10:34    181s]     skew_group wclk/func_max_sdc: insertion delay [min=0.538, max=0.560], skew [0.022 vs 0.085]
[04/09 22:10:34    181s]     skew_group wclk/func_min_sdc: insertion delay [min=0.538, max=0.560], skew [0.022 vs 0.085]
[04/09 22:10:34    181s]     skew_group wclk2x/func_max_sdc: insertion delay [min=0.439, max=0.446], skew [0.006 vs 0.085]
[04/09 22:10:34    181s]     skew_group wclk2x/func_min_sdc: insertion delay [min=0.439, max=0.446], skew [0.006 vs 0.085]
[04/09 22:10:34    181s]   Improving fragments clock skew...
[04/09 22:10:34    181s]     Clock DAG hash before 'Improving fragments clock skew': 1095834563087842444 6830456996791679502
[04/09 22:10:34    181s]     CTS services accumulated run-time stats before 'Improving fragments clock skew':
[04/09 22:10:34    181s]       delay calculator: calls=11424, total_wall_time=0.919s, mean_wall_time=0.080ms
[04/09 22:10:34    181s]       legalizer: calls=249, total_wall_time=0.037s, mean_wall_time=0.149ms
[04/09 22:10:34    181s]       steiner router: calls=11330, total_wall_time=0.637s, mean_wall_time=0.056ms
[04/09 22:10:34    181s]     Clock DAG stats after 'Improving fragments clock skew':
[04/09 22:10:34    181s]       cell counts      : b=2, i=0, icg=0, dcg=0, l=3, total=5
[04/09 22:10:34    181s]       sink counts      : regular=112, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=112
[04/09 22:10:34    181s]       misc counts      : r=3, pp=0
[04/09 22:10:34    181s]       cell areas       : b=21.348um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=36000.000um^2, total=36021.348um^2
[04/09 22:10:34    181s]       cell capacitance : b=6.757fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=7722.259fF, total=7729.015fF
[04/09 22:10:34    181s]       sink capacitance : total=67.694fF, avg=0.604fF, sd=0.239fF, min=0.021fF, max=0.702fF
[04/09 22:10:34    181s]       wire capacitance : top=0.000fF, trunk=83.907fF, leaf=165.922fF, total=249.828fF
[04/09 22:10:34    181s]       wire lengths     : top=0.000um, trunk=595.626um, leaf=1823.129um, total=2418.755um
[04/09 22:10:34    181s]       hp wire lengths  : top=0.000um, trunk=1200.312um, leaf=1647.969um, total=2848.281um
[04/09 22:10:34    181s]     Clock DAG net violations after 'Improving fragments clock skew': none
[04/09 22:10:34    181s]     Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
[04/09 22:10:34    181s]       Trunk : target=0.250ns count=5 avg=0.081ns sd=0.111ns min=0.000ns max=0.202ns {3 <= 0.150ns, 0 <= 0.200ns, 2 <= 0.225ns, 0 <= 0.237ns, 0 <= 0.250ns}
[04/09 22:10:34    181s]       Leaf  : target=0.250ns count=3 avg=0.122ns sd=0.073ns min=0.079ns max=0.207ns {2 <= 0.150ns, 0 <= 0.200ns, 1 <= 0.225ns, 0 <= 0.237ns, 0 <= 0.250ns}
[04/09 22:10:34    181s]     Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
[04/09 22:10:34    181s]        Bufs: NBUFFX32_RVT: 2 
[04/09 22:10:34    181s]      Logics: I1025_NS: 3 
[04/09 22:10:34    181s]     Clock DAG hash after 'Improving fragments clock skew': 1095834563087842444 6830456996791679502
[04/09 22:10:34    181s]     CTS services accumulated run-time stats after 'Improving fragments clock skew':
[04/09 22:10:34    181s]       delay calculator: calls=11424, total_wall_time=0.919s, mean_wall_time=0.080ms
[04/09 22:10:34    181s]       legalizer: calls=249, total_wall_time=0.037s, mean_wall_time=0.149ms
[04/09 22:10:34    181s]       steiner router: calls=11330, total_wall_time=0.637s, mean_wall_time=0.056ms
[04/09 22:10:34    181s]     Primary reporting skew groups after 'Improving fragments clock skew':
[04/09 22:10:34    181s]       skew_group rclk/func_max_sdc: insertion delay [min=0.543, max=0.567], skew [0.023 vs 0.085]
[04/09 22:10:34    181s]           min path sink: fifomem/genblk1_3__U/CE2
[04/09 22:10:34    181s]           max path sink: fifomem/genblk1_5__U/CE2
[04/09 22:10:34    181s]     Skew group summary after 'Improving fragments clock skew':
[04/09 22:10:34    181s]       skew_group rclk/func_max_sdc: insertion delay [min=0.543, max=0.567], skew [0.023 vs 0.085]
[04/09 22:10:34    181s]       skew_group rclk/func_min_sdc: insertion delay [min=0.543, max=0.567], skew [0.023 vs 0.085]
[04/09 22:10:34    181s]       skew_group wclk/func_max_sdc: insertion delay [min=0.538, max=0.560], skew [0.022 vs 0.085]
[04/09 22:10:34    181s]       skew_group wclk/func_min_sdc: insertion delay [min=0.538, max=0.560], skew [0.022 vs 0.085]
[04/09 22:10:34    181s]       skew_group wclk2x/func_max_sdc: insertion delay [min=0.439, max=0.446], skew [0.006 vs 0.085]
[04/09 22:10:34    181s]       skew_group wclk2x/func_min_sdc: insertion delay [min=0.439, max=0.446], skew [0.006 vs 0.085]
[04/09 22:10:34    181s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/09 22:10:34    181s]   Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/09 22:10:34    181s]   Approximately balancing step...
[04/09 22:10:34    181s]     Clock DAG hash before 'Approximately balancing step': 1095834563087842444 6830456996791679502
[04/09 22:10:34    181s]     CTS services accumulated run-time stats before 'Approximately balancing step':
[04/09 22:10:34    181s]       delay calculator: calls=11424, total_wall_time=0.919s, mean_wall_time=0.080ms
[04/09 22:10:34    181s]       legalizer: calls=249, total_wall_time=0.037s, mean_wall_time=0.149ms
[04/09 22:10:34    181s]       steiner router: calls=11330, total_wall_time=0.637s, mean_wall_time=0.056ms
[04/09 22:10:34    181s]     Resolve constraints - Approximately balancing...
[04/09 22:10:34    181s]     Resolving skew group constraints...
[04/09 22:10:34    181s]       Solving LP: 6 skew groups; 6 fragments, 6 fraglets and 7 vertices; 94 variables and 234 constraints; tolerance 1
[04/09 22:10:34    181s]     Resolving skew group constraints done.
[04/09 22:10:34    181s]     Resolve constraints - Approximately balancing done. (took cpu=0:00:00.0 real=0:00:00.1)
[04/09 22:10:34    181s]     Approximately balancing...
[04/09 22:10:34    181s]       Approximately balancing, wire and cell delays...
[04/09 22:10:34    181s]       Approximately balancing, wire and cell delays, iteration 1...
[04/09 22:10:34    181s]         Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
[04/09 22:10:34    181s]           cell counts      : b=2, i=0, icg=0, dcg=0, l=3, total=5
[04/09 22:10:34    181s]           sink counts      : regular=112, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=112
[04/09 22:10:34    181s]           misc counts      : r=3, pp=0
[04/09 22:10:34    181s]           cell areas       : b=21.348um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=36000.000um^2, total=36021.348um^2
[04/09 22:10:34    181s]           cell capacitance : b=6.757fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=7722.259fF, total=7729.015fF
[04/09 22:10:34    181s]           sink capacitance : total=67.694fF, avg=0.604fF, sd=0.239fF, min=0.021fF, max=0.702fF
[04/09 22:10:34    181s]           wire capacitance : top=0.000fF, trunk=83.907fF, leaf=165.922fF, total=249.828fF
[04/09 22:10:34    181s]           wire lengths     : top=0.000um, trunk=595.626um, leaf=1823.129um, total=2418.755um
[04/09 22:10:34    181s]           hp wire lengths  : top=0.000um, trunk=1200.312um, leaf=1647.969um, total=2848.281um
[04/09 22:10:34    181s]         Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
[04/09 22:10:34    181s]         Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
[04/09 22:10:34    181s]           Trunk : target=0.250ns count=5 avg=0.081ns sd=0.111ns min=0.000ns max=0.202ns {3 <= 0.150ns, 0 <= 0.200ns, 2 <= 0.225ns, 0 <= 0.237ns, 0 <= 0.250ns}
[04/09 22:10:34    181s]           Leaf  : target=0.250ns count=3 avg=0.122ns sd=0.073ns min=0.079ns max=0.207ns {2 <= 0.150ns, 0 <= 0.200ns, 1 <= 0.225ns, 0 <= 0.237ns, 0 <= 0.250ns}
[04/09 22:10:34    181s]         Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
[04/09 22:10:34    181s]            Bufs: NBUFFX32_RVT: 2 
[04/09 22:10:34    181s]          Logics: I1025_NS: 3 
[04/09 22:10:34    181s]         Clock DAG hash after Approximately balancing, wire and cell delays, iteration 1: 1095834563087842444 6830456996791679502
[04/09 22:10:34    181s]         CTS services accumulated run-time stats after Approximately balancing, wire and cell delays, iteration 1:
[04/09 22:10:34    181s]           delay calculator: calls=11424, total_wall_time=0.919s, mean_wall_time=0.080ms
[04/09 22:10:34    181s]           legalizer: calls=249, total_wall_time=0.037s, mean_wall_time=0.149ms
[04/09 22:10:34    181s]           steiner router: calls=11330, total_wall_time=0.637s, mean_wall_time=0.056ms
[04/09 22:10:34    181s]       Approximately balancing, wire and cell delays, iteration 1 done.
[04/09 22:10:34    181s]       Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/09 22:10:34    181s]     Approximately balancing done.
[04/09 22:10:34    181s]     Clock DAG stats after 'Approximately balancing step':
[04/09 22:10:34    181s]       cell counts      : b=2, i=0, icg=0, dcg=0, l=3, total=5
[04/09 22:10:34    181s]       sink counts      : regular=112, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=112
[04/09 22:10:34    181s]       misc counts      : r=3, pp=0
[04/09 22:10:34    181s]       cell areas       : b=21.348um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=36000.000um^2, total=36021.348um^2
[04/09 22:10:34    181s]       cell capacitance : b=6.757fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=7722.259fF, total=7729.015fF
[04/09 22:10:34    181s]       sink capacitance : total=67.694fF, avg=0.604fF, sd=0.239fF, min=0.021fF, max=0.702fF
[04/09 22:10:34    181s]       wire capacitance : top=0.000fF, trunk=83.907fF, leaf=165.922fF, total=249.828fF
[04/09 22:10:34    181s]       wire lengths     : top=0.000um, trunk=595.626um, leaf=1823.129um, total=2418.755um
[04/09 22:10:34    181s]       hp wire lengths  : top=0.000um, trunk=1200.312um, leaf=1647.969um, total=2848.281um
[04/09 22:10:34    181s]     Clock DAG net violations after 'Approximately balancing step': none
[04/09 22:10:34    181s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
[04/09 22:10:34    181s]       Trunk : target=0.250ns count=5 avg=0.081ns sd=0.111ns min=0.000ns max=0.202ns {3 <= 0.150ns, 0 <= 0.200ns, 2 <= 0.225ns, 0 <= 0.237ns, 0 <= 0.250ns}
[04/09 22:10:34    181s]       Leaf  : target=0.250ns count=3 avg=0.122ns sd=0.073ns min=0.079ns max=0.207ns {2 <= 0.150ns, 0 <= 0.200ns, 1 <= 0.225ns, 0 <= 0.237ns, 0 <= 0.250ns}
[04/09 22:10:34    181s]     Clock DAG library cell distribution after 'Approximately balancing step' {count}:
[04/09 22:10:34    181s]        Bufs: NBUFFX32_RVT: 2 
[04/09 22:10:34    181s]      Logics: I1025_NS: 3 
[04/09 22:10:34    181s]     Clock DAG hash after 'Approximately balancing step': 1095834563087842444 6830456996791679502
[04/09 22:10:34    181s]     CTS services accumulated run-time stats after 'Approximately balancing step':
[04/09 22:10:34    181s]       delay calculator: calls=11424, total_wall_time=0.919s, mean_wall_time=0.080ms
[04/09 22:10:34    181s]       legalizer: calls=249, total_wall_time=0.037s, mean_wall_time=0.149ms
[04/09 22:10:34    181s]       steiner router: calls=11330, total_wall_time=0.637s, mean_wall_time=0.056ms
[04/09 22:10:34    181s]     Primary reporting skew groups after 'Approximately balancing step':
[04/09 22:10:34    181s]       skew_group rclk/func_max_sdc: insertion delay [min=0.543, max=0.567], skew [0.023 vs 0.085]
[04/09 22:10:34    181s]           min path sink: fifomem/genblk1_3__U/CE2
[04/09 22:10:34    181s]           max path sink: fifomem/genblk1_5__U/CE2
[04/09 22:10:34    181s]     Skew group summary after 'Approximately balancing step':
[04/09 22:10:34    181s]       skew_group rclk/func_max_sdc: insertion delay [min=0.543, max=0.567], skew [0.023 vs 0.085]
[04/09 22:10:34    181s]       skew_group rclk/func_min_sdc: insertion delay [min=0.543, max=0.567], skew [0.023 vs 0.085]
[04/09 22:10:34    181s]       skew_group wclk/func_max_sdc: insertion delay [min=0.538, max=0.560], skew [0.022 vs 0.085]
[04/09 22:10:34    181s]       skew_group wclk/func_min_sdc: insertion delay [min=0.538, max=0.560], skew [0.022 vs 0.085]
[04/09 22:10:34    181s]       skew_group wclk2x/func_max_sdc: insertion delay [min=0.439, max=0.446], skew [0.006 vs 0.085]
[04/09 22:10:34    181s]       skew_group wclk2x/func_min_sdc: insertion delay [min=0.439, max=0.446], skew [0.006 vs 0.085]
[04/09 22:10:34    181s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/09 22:10:34    181s]   Approximately balancing step done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/09 22:10:34    181s]   Fixing clock tree overload...
[04/09 22:10:34    181s]     Clock DAG hash before 'Fixing clock tree overload': 1095834563087842444 6830456996791679502
[04/09 22:10:34    181s]     CTS services accumulated run-time stats before 'Fixing clock tree overload':
[04/09 22:10:34    181s]       delay calculator: calls=11424, total_wall_time=0.919s, mean_wall_time=0.080ms
[04/09 22:10:34    181s]       legalizer: calls=249, total_wall_time=0.037s, mean_wall_time=0.149ms
[04/09 22:10:34    181s]       steiner router: calls=11330, total_wall_time=0.637s, mean_wall_time=0.056ms
[04/09 22:10:34    181s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[04/09 22:10:34    181s]     Clock DAG stats after 'Fixing clock tree overload':
[04/09 22:10:34    181s]       cell counts      : b=2, i=0, icg=0, dcg=0, l=3, total=5
[04/09 22:10:34    181s]       sink counts      : regular=112, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=112
[04/09 22:10:34    181s]       misc counts      : r=3, pp=0
[04/09 22:10:34    181s]       cell areas       : b=21.348um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=36000.000um^2, total=36021.348um^2
[04/09 22:10:34    181s]       cell capacitance : b=6.757fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=7722.259fF, total=7729.015fF
[04/09 22:10:34    181s]       sink capacitance : total=67.694fF, avg=0.604fF, sd=0.239fF, min=0.021fF, max=0.702fF
[04/09 22:10:34    181s]       wire capacitance : top=0.000fF, trunk=83.907fF, leaf=165.922fF, total=249.828fF
[04/09 22:10:34    181s]       wire lengths     : top=0.000um, trunk=595.626um, leaf=1823.129um, total=2418.755um
[04/09 22:10:34    181s]       hp wire lengths  : top=0.000um, trunk=1200.312um, leaf=1647.969um, total=2848.281um
[04/09 22:10:34    181s]     Clock DAG net violations after 'Fixing clock tree overload': none
[04/09 22:10:34    181s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
[04/09 22:10:34    181s]       Trunk : target=0.250ns count=5 avg=0.081ns sd=0.111ns min=0.000ns max=0.202ns {3 <= 0.150ns, 0 <= 0.200ns, 2 <= 0.225ns, 0 <= 0.237ns, 0 <= 0.250ns}
[04/09 22:10:34    181s]       Leaf  : target=0.250ns count=3 avg=0.122ns sd=0.073ns min=0.079ns max=0.207ns {2 <= 0.150ns, 0 <= 0.200ns, 1 <= 0.225ns, 0 <= 0.237ns, 0 <= 0.250ns}
[04/09 22:10:34    181s]     Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
[04/09 22:10:34    181s]        Bufs: NBUFFX32_RVT: 2 
[04/09 22:10:34    181s]      Logics: I1025_NS: 3 
[04/09 22:10:34    181s]     Clock DAG hash after 'Fixing clock tree overload': 1095834563087842444 6830456996791679502
[04/09 22:10:34    181s]     CTS services accumulated run-time stats after 'Fixing clock tree overload':
[04/09 22:10:34    181s]       delay calculator: calls=11424, total_wall_time=0.919s, mean_wall_time=0.080ms
[04/09 22:10:34    181s]       legalizer: calls=249, total_wall_time=0.037s, mean_wall_time=0.149ms
[04/09 22:10:34    181s]       steiner router: calls=11330, total_wall_time=0.637s, mean_wall_time=0.056ms
[04/09 22:10:34    181s]     Primary reporting skew groups after 'Fixing clock tree overload':
[04/09 22:10:34    181s]       skew_group rclk/func_max_sdc: insertion delay [min=0.543, max=0.567], skew [0.023 vs 0.085]
[04/09 22:10:34    181s]           min path sink: fifomem/genblk1_3__U/CE2
[04/09 22:10:34    181s]           max path sink: fifomem/genblk1_5__U/CE2
[04/09 22:10:34    181s]     Skew group summary after 'Fixing clock tree overload':
[04/09 22:10:34    181s]       skew_group rclk/func_max_sdc: insertion delay [min=0.543, max=0.567], skew [0.023 vs 0.085]
[04/09 22:10:34    181s]       skew_group rclk/func_min_sdc: insertion delay [min=0.543, max=0.567], skew [0.023 vs 0.085]
[04/09 22:10:34    181s]       skew_group wclk/func_max_sdc: insertion delay [min=0.538, max=0.560], skew [0.022 vs 0.085]
[04/09 22:10:34    181s]       skew_group wclk/func_min_sdc: insertion delay [min=0.538, max=0.560], skew [0.022 vs 0.085]
[04/09 22:10:34    181s]       skew_group wclk2x/func_max_sdc: insertion delay [min=0.439, max=0.446], skew [0.006 vs 0.085]
[04/09 22:10:34    181s]       skew_group wclk2x/func_min_sdc: insertion delay [min=0.439, max=0.446], skew [0.006 vs 0.085]
[04/09 22:10:34    181s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/09 22:10:34    181s]   Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/09 22:10:34    181s]   Approximately balancing paths...
[04/09 22:10:34    181s]     Clock DAG hash before 'Approximately balancing paths': 1095834563087842444 6830456996791679502
[04/09 22:10:34    181s]     CTS services accumulated run-time stats before 'Approximately balancing paths':
[04/09 22:10:34    181s]       delay calculator: calls=11424, total_wall_time=0.919s, mean_wall_time=0.080ms
[04/09 22:10:34    181s]       legalizer: calls=249, total_wall_time=0.037s, mean_wall_time=0.149ms
[04/09 22:10:34    181s]       steiner router: calls=11330, total_wall_time=0.637s, mean_wall_time=0.056ms
[04/09 22:10:34    181s]     Added 0 buffers.
[04/09 22:10:34    181s]     Clock DAG stats after 'Approximately balancing paths':
[04/09 22:10:34    181s]       cell counts      : b=2, i=0, icg=0, dcg=0, l=3, total=5
[04/09 22:10:34    181s]       sink counts      : regular=112, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=112
[04/09 22:10:34    181s]       misc counts      : r=3, pp=0
[04/09 22:10:34    181s]       cell areas       : b=21.348um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=36000.000um^2, total=36021.348um^2
[04/09 22:10:34    181s]       cell capacitance : b=6.757fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=7722.259fF, total=7729.015fF
[04/09 22:10:34    181s]       sink capacitance : total=67.694fF, avg=0.604fF, sd=0.239fF, min=0.021fF, max=0.702fF
[04/09 22:10:34    181s]       wire capacitance : top=0.000fF, trunk=83.907fF, leaf=165.922fF, total=249.828fF
[04/09 22:10:34    181s]       wire lengths     : top=0.000um, trunk=595.626um, leaf=1823.129um, total=2418.755um
[04/09 22:10:34    181s]       hp wire lengths  : top=0.000um, trunk=1200.312um, leaf=1647.969um, total=2848.281um
[04/09 22:10:34    181s]     Clock DAG net violations after 'Approximately balancing paths': none
[04/09 22:10:34    181s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
[04/09 22:10:34    181s]       Trunk : target=0.250ns count=5 avg=0.081ns sd=0.111ns min=0.000ns max=0.202ns {3 <= 0.150ns, 0 <= 0.200ns, 2 <= 0.225ns, 0 <= 0.237ns, 0 <= 0.250ns}
[04/09 22:10:34    181s]       Leaf  : target=0.250ns count=3 avg=0.122ns sd=0.073ns min=0.079ns max=0.207ns {2 <= 0.150ns, 0 <= 0.200ns, 1 <= 0.225ns, 0 <= 0.237ns, 0 <= 0.250ns}
[04/09 22:10:34    181s]     Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
[04/09 22:10:34    181s]        Bufs: NBUFFX32_RVT: 2 
[04/09 22:10:34    181s]      Logics: I1025_NS: 3 
[04/09 22:10:34    181s]     Clock DAG hash after 'Approximately balancing paths': 1095834563087842444 6830456996791679502
[04/09 22:10:34    181s]     CTS services accumulated run-time stats after 'Approximately balancing paths':
[04/09 22:10:34    181s]       delay calculator: calls=11424, total_wall_time=0.919s, mean_wall_time=0.080ms
[04/09 22:10:34    181s]       legalizer: calls=249, total_wall_time=0.037s, mean_wall_time=0.149ms
[04/09 22:10:34    181s]       steiner router: calls=11330, total_wall_time=0.637s, mean_wall_time=0.056ms
[04/09 22:10:34    181s]     Primary reporting skew groups after 'Approximately balancing paths':
[04/09 22:10:34    181s]       skew_group rclk/func_max_sdc: insertion delay [min=0.543, max=0.567, avg=0.558, sd=0.003], skew [0.023 vs 0.085], 100% {0.543, 0.567} (wid=0.028 ws=0.023) (gid=0.538 gs=0.000)
[04/09 22:10:34    181s]           min path sink: fifomem/genblk1_3__U/CE2
[04/09 22:10:34    181s]           max path sink: fifomem/genblk1_5__U/CE2
[04/09 22:10:34    181s]     Skew group summary after 'Approximately balancing paths':
[04/09 22:10:34    181s]       skew_group rclk/func_max_sdc: insertion delay [min=0.543, max=0.567, avg=0.558, sd=0.003], skew [0.023 vs 0.085], 100% {0.543, 0.567} (wid=0.028 ws=0.023) (gid=0.538 gs=0.000)
[04/09 22:10:34    181s]       skew_group rclk/func_min_sdc: insertion delay [min=0.543, max=0.567, avg=0.558, sd=0.003], skew [0.023 vs 0.085], 100% {0.543, 0.567} (wid=0.028 ws=0.023) (gid=0.538 gs=0.000)
[04/09 22:10:34    181s]       skew_group wclk/func_max_sdc: insertion delay [min=0.538, max=0.560, avg=0.557, sd=0.003], skew [0.022 vs 0.085], 100% {0.538, 0.560} (wid=0.026 ws=0.022) (gid=0.534 gs=0.000)
[04/09 22:10:34    181s]       skew_group wclk/func_min_sdc: insertion delay [min=0.538, max=0.560, avg=0.557, sd=0.003], skew [0.022 vs 0.085], 100% {0.538, 0.560} (wid=0.026 ws=0.022) (gid=0.534 gs=0.000)
[04/09 22:10:34    181s]       skew_group wclk2x/func_max_sdc: insertion delay [min=0.439, max=0.446, avg=0.443, sd=0.003], skew [0.006 vs 0.085], 100% {0.439, 0.446} (wid=0.012 ws=0.006) (gid=0.433 gs=0.000)
[04/09 22:10:34    181s]       skew_group wclk2x/func_min_sdc: insertion delay [min=0.439, max=0.446, avg=0.443, sd=0.003], skew [0.006 vs 0.085], 100% {0.439, 0.446} (wid=0.012 ws=0.006) (gid=0.433 gs=0.000)
[04/09 22:10:34    181s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/09 22:10:34    181s]   Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/09 22:10:34    181s]   Stage::Balancing done. (took cpu=0:00:00.3 real=0:00:00.3)
[04/09 22:10:34    181s]   Stage::Polishing...
[04/09 22:10:34    181s]   Clock tree timing engine global stage delay update for max_corner:setup.late...
[04/09 22:10:34    181s]   Clock tree timing engine global stage delay update for max_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/09 22:10:34    181s]   Clock DAG stats before polishing:
[04/09 22:10:34    181s]     cell counts      : b=2, i=0, icg=0, dcg=0, l=3, total=5
[04/09 22:10:34    181s]     sink counts      : regular=112, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=112
[04/09 22:10:34    181s]     misc counts      : r=3, pp=0
[04/09 22:10:34    181s]     cell areas       : b=21.348um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=36000.000um^2, total=36021.348um^2
[04/09 22:10:34    181s]     cell capacitance : b=6.757fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=7722.259fF, total=7729.015fF
[04/09 22:10:34    181s]     sink capacitance : total=67.694fF, avg=0.604fF, sd=0.239fF, min=0.021fF, max=0.702fF
[04/09 22:10:34    181s]     wire capacitance : top=0.000fF, trunk=83.907fF, leaf=165.922fF, total=249.828fF
[04/09 22:10:34    181s]     wire lengths     : top=0.000um, trunk=595.626um, leaf=1823.129um, total=2418.755um
[04/09 22:10:34    181s]     hp wire lengths  : top=0.000um, trunk=1200.312um, leaf=1647.969um, total=2848.281um
[04/09 22:10:34    181s]   Clock DAG net violations before polishing: none
[04/09 22:10:34    181s]   Clock DAG primary half-corner transition distribution before polishing:
[04/09 22:10:34    181s]     Trunk : target=0.250ns count=5 avg=0.081ns sd=0.111ns min=0.000ns max=0.202ns {3 <= 0.150ns, 0 <= 0.200ns, 2 <= 0.225ns, 0 <= 0.237ns, 0 <= 0.250ns}
[04/09 22:10:34    181s]     Leaf  : target=0.250ns count=3 avg=0.123ns sd=0.073ns min=0.079ns max=0.207ns {2 <= 0.150ns, 0 <= 0.200ns, 1 <= 0.225ns, 0 <= 0.237ns, 0 <= 0.250ns}
[04/09 22:10:34    181s]   Clock DAG library cell distribution before polishing {count}:
[04/09 22:10:34    181s]      Bufs: NBUFFX32_RVT: 2 
[04/09 22:10:34    181s]    Logics: I1025_NS: 3 
[04/09 22:10:34    181s]   Clock DAG hash before polishing: 1095834563087842444 6830456996791679502
[04/09 22:10:34    181s]   CTS services accumulated run-time stats before polishing:
[04/09 22:10:34    181s]     delay calculator: calls=11432, total_wall_time=0.920s, mean_wall_time=0.080ms
[04/09 22:10:34    181s]     legalizer: calls=249, total_wall_time=0.037s, mean_wall_time=0.149ms
[04/09 22:10:34    181s]     steiner router: calls=11338, total_wall_time=0.641s, mean_wall_time=0.057ms
[04/09 22:10:34    181s]   Primary reporting skew groups before polishing:
[04/09 22:10:34    181s]     skew_group rclk/func_max_sdc: insertion delay [min=0.543, max=0.567], skew [0.024 vs 0.085]
[04/09 22:10:34    181s]         min path sink: fifomem/genblk1_3__U/CE2
[04/09 22:10:34    181s]         max path sink: fifomem/genblk1_5__U/CE2
[04/09 22:10:34    181s]   Skew group summary before polishing:
[04/09 22:10:34    181s]     skew_group rclk/func_max_sdc: insertion delay [min=0.543, max=0.567], skew [0.024 vs 0.085]
[04/09 22:10:34    181s]     skew_group rclk/func_min_sdc: insertion delay [min=0.543, max=0.567], skew [0.024 vs 0.085]
[04/09 22:10:34    181s]     skew_group wclk/func_max_sdc: insertion delay [min=0.539, max=0.560], skew [0.022 vs 0.085]
[04/09 22:10:34    181s]     skew_group wclk/func_min_sdc: insertion delay [min=0.539, max=0.560], skew [0.022 vs 0.085]
[04/09 22:10:34    181s]     skew_group wclk2x/func_max_sdc: insertion delay [min=0.439, max=0.446], skew [0.006 vs 0.085]
[04/09 22:10:34    181s]     skew_group wclk2x/func_min_sdc: insertion delay [min=0.439, max=0.446], skew [0.006 vs 0.085]
[04/09 22:10:34    181s]   Merging balancing drivers for power...
[04/09 22:10:34    181s]     Clock DAG hash before 'Merging balancing drivers for power': 1095834563087842444 6830456996791679502
[04/09 22:10:34    181s]     CTS services accumulated run-time stats before 'Merging balancing drivers for power':
[04/09 22:10:34    181s]       delay calculator: calls=11432, total_wall_time=0.920s, mean_wall_time=0.080ms
[04/09 22:10:34    181s]       legalizer: calls=249, total_wall_time=0.037s, mean_wall_time=0.149ms
[04/09 22:10:34    181s]       steiner router: calls=11338, total_wall_time=0.641s, mean_wall_time=0.057ms
[04/09 22:10:34    181s]     Tried: 9 Succeeded: 0
[04/09 22:10:34    181s]     Clock DAG stats after 'Merging balancing drivers for power':
[04/09 22:10:34    181s]       cell counts      : b=2, i=0, icg=0, dcg=0, l=3, total=5
[04/09 22:10:34    181s]       sink counts      : regular=112, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=112
[04/09 22:10:34    181s]       misc counts      : r=3, pp=0
[04/09 22:10:34    181s]       cell areas       : b=21.348um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=36000.000um^2, total=36021.348um^2
[04/09 22:10:34    181s]       cell capacitance : b=6.757fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=7722.259fF, total=7729.015fF
[04/09 22:10:34    181s]       sink capacitance : total=67.694fF, avg=0.604fF, sd=0.239fF, min=0.021fF, max=0.702fF
[04/09 22:10:34    181s]       wire capacitance : top=0.000fF, trunk=83.907fF, leaf=165.922fF, total=249.828fF
[04/09 22:10:34    181s]       wire lengths     : top=0.000um, trunk=595.626um, leaf=1823.129um, total=2418.755um
[04/09 22:10:34    181s]       hp wire lengths  : top=0.000um, trunk=1200.312um, leaf=1647.969um, total=2848.281um
[04/09 22:10:34    181s]     Clock DAG net violations after 'Merging balancing drivers for power': none
[04/09 22:10:34    181s]     Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
[04/09 22:10:34    181s]       Trunk : target=0.250ns count=5 avg=0.081ns sd=0.111ns min=0.000ns max=0.202ns {3 <= 0.150ns, 0 <= 0.200ns, 2 <= 0.225ns, 0 <= 0.237ns, 0 <= 0.250ns}
[04/09 22:10:34    181s]       Leaf  : target=0.250ns count=3 avg=0.123ns sd=0.073ns min=0.079ns max=0.207ns {2 <= 0.150ns, 0 <= 0.200ns, 1 <= 0.225ns, 0 <= 0.237ns, 0 <= 0.250ns}
[04/09 22:10:34    181s]     Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
[04/09 22:10:34    181s]        Bufs: NBUFFX32_RVT: 2 
[04/09 22:10:34    181s]      Logics: I1025_NS: 3 
[04/09 22:10:34    181s]     Clock DAG hash after 'Merging balancing drivers for power': 1095834563087842444 6830456996791679502
[04/09 22:10:34    181s]     CTS services accumulated run-time stats after 'Merging balancing drivers for power':
[04/09 22:10:34    181s]       delay calculator: calls=11432, total_wall_time=0.920s, mean_wall_time=0.080ms
[04/09 22:10:34    181s]       legalizer: calls=249, total_wall_time=0.037s, mean_wall_time=0.149ms
[04/09 22:10:34    181s]       steiner router: calls=11338, total_wall_time=0.641s, mean_wall_time=0.057ms
[04/09 22:10:34    181s]     Primary reporting skew groups after 'Merging balancing drivers for power':
[04/09 22:10:34    181s]       skew_group rclk/func_max_sdc: insertion delay [min=0.543, max=0.567], skew [0.024 vs 0.085]
[04/09 22:10:34    181s]           min path sink: fifomem/genblk1_3__U/CE2
[04/09 22:10:34    181s]           max path sink: fifomem/genblk1_5__U/CE2
[04/09 22:10:34    181s]     Skew group summary after 'Merging balancing drivers for power':
[04/09 22:10:34    181s]       skew_group rclk/func_max_sdc: insertion delay [min=0.543, max=0.567], skew [0.024 vs 0.085]
[04/09 22:10:34    181s]       skew_group rclk/func_min_sdc: insertion delay [min=0.543, max=0.567], skew [0.024 vs 0.085]
[04/09 22:10:34    181s]       skew_group wclk/func_max_sdc: insertion delay [min=0.539, max=0.560], skew [0.022 vs 0.085]
[04/09 22:10:34    181s]       skew_group wclk/func_min_sdc: insertion delay [min=0.539, max=0.560], skew [0.022 vs 0.085]
[04/09 22:10:34    181s]       skew_group wclk2x/func_max_sdc: insertion delay [min=0.439, max=0.446], skew [0.006 vs 0.085]
[04/09 22:10:34    181s]       skew_group wclk2x/func_min_sdc: insertion delay [min=0.439, max=0.446], skew [0.006 vs 0.085]
[04/09 22:10:34    181s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/09 22:10:34    181s]   Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/09 22:10:34    181s]   Improving clock skew...
[04/09 22:10:34    181s]     Clock DAG hash before 'Improving clock skew': 1095834563087842444 6830456996791679502
[04/09 22:10:34    181s]     CTS services accumulated run-time stats before 'Improving clock skew':
[04/09 22:10:34    181s]       delay calculator: calls=11432, total_wall_time=0.920s, mean_wall_time=0.080ms
[04/09 22:10:34    181s]       legalizer: calls=249, total_wall_time=0.037s, mean_wall_time=0.149ms
[04/09 22:10:34    181s]       steiner router: calls=11338, total_wall_time=0.641s, mean_wall_time=0.057ms
[04/09 22:10:34    181s]     Clock DAG stats after 'Improving clock skew':
[04/09 22:10:34    181s]       cell counts      : b=2, i=0, icg=0, dcg=0, l=3, total=5
[04/09 22:10:34    181s]       sink counts      : regular=112, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=112
[04/09 22:10:34    181s]       misc counts      : r=3, pp=0
[04/09 22:10:34    181s]       cell areas       : b=21.348um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=36000.000um^2, total=36021.348um^2
[04/09 22:10:34    181s]       cell capacitance : b=6.757fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=7722.259fF, total=7729.015fF
[04/09 22:10:34    181s]       sink capacitance : total=67.694fF, avg=0.604fF, sd=0.239fF, min=0.021fF, max=0.702fF
[04/09 22:10:34    181s]       wire capacitance : top=0.000fF, trunk=83.907fF, leaf=165.922fF, total=249.828fF
[04/09 22:10:34    181s]       wire lengths     : top=0.000um, trunk=595.626um, leaf=1823.129um, total=2418.755um
[04/09 22:10:34    181s]       hp wire lengths  : top=0.000um, trunk=1200.312um, leaf=1647.969um, total=2848.281um
[04/09 22:10:34    181s]     Clock DAG net violations after 'Improving clock skew': none
[04/09 22:10:34    181s]     Clock DAG primary half-corner transition distribution after 'Improving clock skew':
[04/09 22:10:34    181s]       Trunk : target=0.250ns count=5 avg=0.081ns sd=0.111ns min=0.000ns max=0.202ns {3 <= 0.150ns, 0 <= 0.200ns, 2 <= 0.225ns, 0 <= 0.237ns, 0 <= 0.250ns}
[04/09 22:10:34    181s]       Leaf  : target=0.250ns count=3 avg=0.123ns sd=0.073ns min=0.079ns max=0.207ns {2 <= 0.150ns, 0 <= 0.200ns, 1 <= 0.225ns, 0 <= 0.237ns, 0 <= 0.250ns}
[04/09 22:10:34    181s]     Clock DAG library cell distribution after 'Improving clock skew' {count}:
[04/09 22:10:34    181s]        Bufs: NBUFFX32_RVT: 2 
[04/09 22:10:34    181s]      Logics: I1025_NS: 3 
[04/09 22:10:34    181s]     Clock DAG hash after 'Improving clock skew': 1095834563087842444 6830456996791679502
[04/09 22:10:34    181s]     CTS services accumulated run-time stats after 'Improving clock skew':
[04/09 22:10:34    181s]       delay calculator: calls=11432, total_wall_time=0.920s, mean_wall_time=0.080ms
[04/09 22:10:34    181s]       legalizer: calls=249, total_wall_time=0.037s, mean_wall_time=0.149ms
[04/09 22:10:34    181s]       steiner router: calls=11338, total_wall_time=0.641s, mean_wall_time=0.057ms
[04/09 22:10:34    181s]     Primary reporting skew groups after 'Improving clock skew':
[04/09 22:10:34    181s]       skew_group rclk/func_max_sdc: insertion delay [min=0.543, max=0.567, avg=0.558, sd=0.003], skew [0.024 vs 0.085], 100% {0.543, 0.567} (wid=0.028 ws=0.024) (gid=0.539 gs=0.000)
[04/09 22:10:34    181s]           min path sink: fifomem/genblk1_3__U/CE2
[04/09 22:10:34    181s]           max path sink: fifomem/genblk1_5__U/CE2
[04/09 22:10:34    181s]     Skew group summary after 'Improving clock skew':
[04/09 22:10:34    181s]       skew_group rclk/func_max_sdc: insertion delay [min=0.543, max=0.567, avg=0.558, sd=0.003], skew [0.024 vs 0.085], 100% {0.543, 0.567} (wid=0.028 ws=0.024) (gid=0.539 gs=0.000)
[04/09 22:10:34    181s]       skew_group rclk/func_min_sdc: insertion delay [min=0.543, max=0.567, avg=0.558, sd=0.003], skew [0.024 vs 0.085], 100% {0.543, 0.567} (wid=0.028 ws=0.024) (gid=0.539 gs=0.000)
[04/09 22:10:34    181s]       skew_group wclk/func_max_sdc: insertion delay [min=0.539, max=0.560, avg=0.557, sd=0.003], skew [0.022 vs 0.085], 100% {0.539, 0.560} (wid=0.026 ws=0.022) (gid=0.535 gs=0.000)
[04/09 22:10:34    181s]       skew_group wclk/func_min_sdc: insertion delay [min=0.539, max=0.560, avg=0.557, sd=0.003], skew [0.022 vs 0.085], 100% {0.539, 0.560} (wid=0.026 ws=0.022) (gid=0.535 gs=0.000)
[04/09 22:10:34    181s]       skew_group wclk2x/func_max_sdc: insertion delay [min=0.439, max=0.446, avg=0.443, sd=0.003], skew [0.006 vs 0.085], 100% {0.439, 0.446} (wid=0.012 ws=0.006) (gid=0.433 gs=0.000)
[04/09 22:10:34    181s]       skew_group wclk2x/func_min_sdc: insertion delay [min=0.439, max=0.446, avg=0.443, sd=0.003], skew [0.006 vs 0.085], 100% {0.439, 0.446} (wid=0.012 ws=0.006) (gid=0.433 gs=0.000)
[04/09 22:10:34    181s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/09 22:10:34    181s]   Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/09 22:10:34    181s]   Moving gates to reduce wire capacitance...
[04/09 22:10:34    181s]     Clock DAG hash before 'Moving gates to reduce wire capacitance': 1095834563087842444 6830456996791679502
[04/09 22:10:34    181s]     CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance':
[04/09 22:10:34    181s]       delay calculator: calls=11432, total_wall_time=0.920s, mean_wall_time=0.080ms
[04/09 22:10:34    181s]       legalizer: calls=249, total_wall_time=0.037s, mean_wall_time=0.149ms
[04/09 22:10:34    181s]       steiner router: calls=11338, total_wall_time=0.641s, mean_wall_time=0.057ms
[04/09 22:10:34    181s]     Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
[04/09 22:10:34    181s]     Iteration 1...
[04/09 22:10:34    181s]       Artificially removing short and long paths...
[04/09 22:10:34    181s]         Clock DAG hash before 'Artificially removing short and long paths': 1095834563087842444 6830456996791679502
[04/09 22:10:34    181s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[04/09 22:10:34    181s]           delay calculator: calls=11432, total_wall_time=0.920s, mean_wall_time=0.080ms
[04/09 22:10:34    181s]           legalizer: calls=249, total_wall_time=0.037s, mean_wall_time=0.149ms
[04/09 22:10:34    181s]           steiner router: calls=11338, total_wall_time=0.641s, mean_wall_time=0.057ms
[04/09 22:10:34    181s]         For skew_group rclk/func_max_sdc target band (0.543, 0.567)
[04/09 22:10:34    181s]         For skew_group rclk/func_min_sdc target band (0.543, 0.567)
[04/09 22:10:34    181s]         For skew_group wclk/func_max_sdc target band (0.539, 0.560)
[04/09 22:10:34    181s]         For skew_group wclk/func_min_sdc target band (0.539, 0.560)
[04/09 22:10:34    181s]         For skew_group wclk2x/func_max_sdc target band (0.439, 0.446)
[04/09 22:10:34    181s]         For skew_group wclk2x/func_min_sdc target band (0.439, 0.446)
[04/09 22:10:34    181s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/09 22:10:34    181s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/09 22:10:34    181s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
[04/09 22:10:34    181s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 1: WireCapReduction': 1095834563087842444 6830456996791679502
[04/09 22:10:34    181s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 1: WireCapReduction':
[04/09 22:10:34    181s]           delay calculator: calls=11432, total_wall_time=0.920s, mean_wall_time=0.080ms
[04/09 22:10:34    181s]           legalizer: calls=249, total_wall_time=0.037s, mean_wall_time=0.149ms
[04/09 22:10:34    181s]           steiner router: calls=11338, total_wall_time=0.641s, mean_wall_time=0.057ms
[04/09 22:10:34    181s]         Legalizer releasing space for clock trees
[04/09 22:10:34    181s]         Legalizing clock trees...
[04/09 22:10:34    181s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'io_b_wclk2x'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '40.000um' and height = '300.000um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[04/09 22:10:34    181s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'io_b_rclk'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '40.000um' and height = '300.000um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[04/09 22:10:34    181s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'io_b_wclk'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '40.000um' and height = '300.000um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[04/09 22:10:34    181s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/09 22:10:34    181s]         Legalizer API calls during this step: 10 succeeded with high effort: 10 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/09 22:10:34    181s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/09 22:10:34    181s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates...
[04/09 22:10:34    181s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 1: MoveGates': 1095834563087842444 6830456996791679502
[04/09 22:10:34    181s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 1: MoveGates':
[04/09 22:10:34    181s]           delay calculator: calls=11444, total_wall_time=0.922s, mean_wall_time=0.081ms
[04/09 22:10:34    181s]           legalizer: calls=259, total_wall_time=0.041s, mean_wall_time=0.159ms
[04/09 22:10:34    181s]           steiner router: calls=11350, total_wall_time=0.652s, mean_wall_time=0.057ms
[04/09 22:10:34    181s]         Moving gates: 
[04/09 22:10:34    181s]         Legalizer releasing space for clock trees
[04/09 22:10:34    181s]         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[04/09 22:10:34    181s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'io_b_wclk2x'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '40.000um' and height = '300.000um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[04/09 22:10:35    181s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'io_b_rclk'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '40.000um' and height = '300.000um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[04/09 22:10:35    181s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'io_b_wclk'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '40.000um' and height = '300.000um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[04/09 22:10:35    181s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/09 22:10:35    181s]         100% 
[04/09 22:10:35    181s]         Legalizer API calls during this step: 28 succeeded with high effort: 28 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/09 22:10:35    181s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:00.2 real=0:00:00.2)
[04/09 22:10:35    181s]     Iteration 1 done.
[04/09 22:10:35    181s]     Iteration 2...
[04/09 22:10:35    181s]       Artificially removing short and long paths...
[04/09 22:10:35    181s]         Clock DAG hash before 'Artificially removing short and long paths': 13548666466993538273 13574053425395350675
[04/09 22:10:35    181s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[04/09 22:10:35    181s]           delay calculator: calls=11476, total_wall_time=0.930s, mean_wall_time=0.081ms
[04/09 22:10:35    181s]           legalizer: calls=287, total_wall_time=0.046s, mean_wall_time=0.159ms
[04/09 22:10:35    181s]           steiner router: calls=11404, total_wall_time=0.703s, mean_wall_time=0.062ms
[04/09 22:10:35    181s]         For skew_group rclk/func_max_sdc target band (0.543, 0.567)
[04/09 22:10:35    181s]         For skew_group rclk/func_min_sdc target band (0.543, 0.567)
[04/09 22:10:35    181s]         For skew_group wclk/func_max_sdc target band (0.538, 0.560)
[04/09 22:10:35    181s]         For skew_group wclk/func_min_sdc target band (0.538, 0.560)
[04/09 22:10:35    181s]         For skew_group wclk2x/func_max_sdc target band (0.439, 0.446)
[04/09 22:10:35    181s]         For skew_group wclk2x/func_min_sdc target band (0.439, 0.446)
[04/09 22:10:35    181s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/09 22:10:35    181s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/09 22:10:35    181s]       Moving gates to reduce wire capacitance - iteration 2: WireCapReduction...
[04/09 22:10:35    181s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 2: WireCapReduction': 13548666466993538273 13574053425395350675
[04/09 22:10:35    181s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 2: WireCapReduction':
[04/09 22:10:35    181s]           delay calculator: calls=11476, total_wall_time=0.930s, mean_wall_time=0.081ms
[04/09 22:10:35    181s]           legalizer: calls=287, total_wall_time=0.046s, mean_wall_time=0.159ms
[04/09 22:10:35    181s]           steiner router: calls=11404, total_wall_time=0.703s, mean_wall_time=0.062ms
[04/09 22:10:35    181s]         Legalizer releasing space for clock trees
[04/09 22:10:35    181s]         Legalizing clock trees...
[04/09 22:10:35    181s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'io_b_wclk2x'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '40.000um' and height = '300.000um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[04/09 22:10:35    181s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'io_b_rclk'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '40.000um' and height = '300.000um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[04/09 22:10:35    181s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'io_b_wclk'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '40.000um' and height = '300.000um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[04/09 22:10:35    181s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/09 22:10:35    181s]         Legalizer API calls during this step: 10 succeeded with high effort: 10 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/09 22:10:35    181s]       Moving gates to reduce wire capacitance - iteration 2: WireCapReduction done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/09 22:10:35    181s]       Moving gates to reduce wire capacitance - iteration 2: MoveGates...
[04/09 22:10:35    181s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 2: MoveGates': 13548666466993538273 13574053425395350675
[04/09 22:10:35    181s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 2: MoveGates':
[04/09 22:10:35    181s]           delay calculator: calls=11487, total_wall_time=0.932s, mean_wall_time=0.081ms
[04/09 22:10:35    181s]           legalizer: calls=297, total_wall_time=0.047s, mean_wall_time=0.159ms
[04/09 22:10:35    181s]           steiner router: calls=11416, total_wall_time=0.715s, mean_wall_time=0.063ms
[04/09 22:10:35    181s]         Moving gates: 
[04/09 22:10:35    181s]         Legalizer releasing space for clock trees
[04/09 22:10:35    181s]         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[04/09 22:10:35    181s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'io_b_wclk2x'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '40.000um' and height = '300.000um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[04/09 22:10:35    181s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'io_b_rclk'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '40.000um' and height = '300.000um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[04/09 22:10:35    181s] **WARN: (EMS-27):	Message (IMPCCOPT-2406) has exceeded the current message display limit of 20.
[04/09 22:10:35    181s] To increase the message display limit, refer to the product command reference manual.
[04/09 22:10:35    181s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/09 22:10:35    181s]         100% 
[04/09 22:10:35    181s]         Legalizer API calls during this step: 28 succeeded with high effort: 28 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/09 22:10:35    181s]       Moving gates to reduce wire capacitance - iteration 2: MoveGates done. (took cpu=0:00:00.2 real=0:00:00.2)
[04/09 22:10:35    181s]     Iteration 2 done.
[04/09 22:10:35    181s]     Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
[04/09 22:10:35    181s]     Clock DAG stats after 'Moving gates to reduce wire capacitance':
[04/09 22:10:35    181s]       cell counts      : b=2, i=0, icg=0, dcg=0, l=3, total=5
[04/09 22:10:35    181s]       sink counts      : regular=112, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=112
[04/09 22:10:35    181s]       misc counts      : r=3, pp=0
[04/09 22:10:35    181s]       cell areas       : b=21.348um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=36000.000um^2, total=36021.348um^2
[04/09 22:10:35    181s]       cell capacitance : b=6.757fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=7722.259fF, total=7729.015fF
[04/09 22:10:35    181s]       sink capacitance : total=67.694fF, avg=0.604fF, sd=0.239fF, min=0.021fF, max=0.702fF
[04/09 22:10:35    181s]       wire capacitance : top=0.000fF, trunk=83.585fF, leaf=165.900fF, total=249.486fF
[04/09 22:10:35    181s]       wire lengths     : top=0.000um, trunk=592.282um, leaf=1823.129um, total=2415.411um
[04/09 22:10:35    181s]       hp wire lengths  : top=0.000um, trunk=1196.968um, leaf=1647.969um, total=2844.937um
[04/09 22:10:35    181s]     Clock DAG net violations after 'Moving gates to reduce wire capacitance': none
[04/09 22:10:35    181s]     Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
[04/09 22:10:35    181s]       Trunk : target=0.250ns count=5 avg=0.081ns sd=0.111ns min=0.000ns max=0.202ns {3 <= 0.150ns, 0 <= 0.200ns, 2 <= 0.225ns, 0 <= 0.237ns, 0 <= 0.250ns}
[04/09 22:10:35    181s]       Leaf  : target=0.250ns count=3 avg=0.123ns sd=0.073ns min=0.080ns max=0.207ns {2 <= 0.150ns, 0 <= 0.200ns, 1 <= 0.225ns, 0 <= 0.237ns, 0 <= 0.250ns}
[04/09 22:10:35    181s]     Clock DAG library cell distribution after 'Moving gates to reduce wire capacitance' {count}:
[04/09 22:10:35    181s]        Bufs: NBUFFX32_RVT: 2 
[04/09 22:10:35    181s]      Logics: I1025_NS: 3 
[04/09 22:10:35    181s]     Clock DAG hash after 'Moving gates to reduce wire capacitance': 13548666466993538273 13574053425395350675
[04/09 22:10:35    181s]     CTS services accumulated run-time stats after 'Moving gates to reduce wire capacitance':
[04/09 22:10:35    181s]       delay calculator: calls=11507, total_wall_time=0.937s, mean_wall_time=0.081ms
[04/09 22:10:35    181s]       legalizer: calls=325, total_wall_time=0.051s, mean_wall_time=0.158ms
[04/09 22:10:35    181s]       steiner router: calls=11470, total_wall_time=0.764s, mean_wall_time=0.067ms
[04/09 22:10:35    181s]     Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
[04/09 22:10:35    181s]       skew_group rclk/func_max_sdc: insertion delay [min=0.543, max=0.567, avg=0.558, sd=0.003], skew [0.024 vs 0.085], 100% {0.543, 0.567} (wid=0.028 ws=0.024) (gid=0.539 gs=0.000)
[04/09 22:10:35    181s]           min path sink: fifomem/genblk1_3__U/CE2
[04/09 22:10:35    181s]           max path sink: fifomem/genblk1_5__U/CE2
[04/09 22:10:35    181s]     Skew group summary after 'Moving gates to reduce wire capacitance':
[04/09 22:10:35    181s]       skew_group rclk/func_max_sdc: insertion delay [min=0.543, max=0.567, avg=0.558, sd=0.003], skew [0.024 vs 0.085], 100% {0.543, 0.567} (wid=0.028 ws=0.024) (gid=0.539 gs=0.000)
[04/09 22:10:35    181s]       skew_group rclk/func_min_sdc: insertion delay [min=0.543, max=0.567, avg=0.558, sd=0.003], skew [0.024 vs 0.085], 100% {0.543, 0.567} (wid=0.028 ws=0.024) (gid=0.539 gs=0.000)
[04/09 22:10:35    181s]       skew_group wclk/func_max_sdc: insertion delay [min=0.538, max=0.560, avg=0.557, sd=0.003], skew [0.022 vs 0.085], 100% {0.538, 0.560} (wid=0.026 ws=0.022) (gid=0.534 gs=0.000)
[04/09 22:10:35    181s]       skew_group wclk/func_min_sdc: insertion delay [min=0.538, max=0.560, avg=0.557, sd=0.003], skew [0.022 vs 0.085], 100% {0.538, 0.560} (wid=0.026 ws=0.022) (gid=0.534 gs=0.000)
[04/09 22:10:35    181s]       skew_group wclk2x/func_max_sdc: insertion delay [min=0.439, max=0.446, avg=0.443, sd=0.003], skew [0.006 vs 0.085], 100% {0.439, 0.446} (wid=0.012 ws=0.006) (gid=0.433 gs=0.000)
[04/09 22:10:35    181s]       skew_group wclk2x/func_min_sdc: insertion delay [min=0.439, max=0.446, avg=0.443, sd=0.003], skew [0.006 vs 0.085], 100% {0.439, 0.446} (wid=0.012 ws=0.006) (gid=0.433 gs=0.000)
[04/09 22:10:35    181s]     Legalizer API calls during this step: 76 succeeded with high effort: 76 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/09 22:10:35    181s]   Moving gates to reduce wire capacitance done. (took cpu=0:00:00.5 real=0:00:00.5)
[04/09 22:10:35    181s]   Reducing clock tree power 3...
[04/09 22:10:35    181s]     Clock DAG hash before 'Reducing clock tree power 3': 13548666466993538273 13574053425395350675
[04/09 22:10:35    181s]     CTS services accumulated run-time stats before 'Reducing clock tree power 3':
[04/09 22:10:35    181s]       delay calculator: calls=11507, total_wall_time=0.937s, mean_wall_time=0.081ms
[04/09 22:10:35    181s]       legalizer: calls=325, total_wall_time=0.051s, mean_wall_time=0.158ms
[04/09 22:10:35    181s]       steiner router: calls=11470, total_wall_time=0.764s, mean_wall_time=0.067ms
[04/09 22:10:35    181s]     Artificially removing short and long paths...
[04/09 22:10:35    181s]       Clock DAG hash before 'Artificially removing short and long paths': 13548666466993538273 13574053425395350675
[04/09 22:10:35    181s]       CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[04/09 22:10:35    181s]         delay calculator: calls=11507, total_wall_time=0.937s, mean_wall_time=0.081ms
[04/09 22:10:35    181s]         legalizer: calls=325, total_wall_time=0.051s, mean_wall_time=0.158ms
[04/09 22:10:35    181s]         steiner router: calls=11470, total_wall_time=0.764s, mean_wall_time=0.067ms
[04/09 22:10:35    181s]       For skew_group rclk/func_max_sdc target band (0.543, 0.567)
[04/09 22:10:35    181s]       For skew_group rclk/func_min_sdc target band (0.543, 0.567)
[04/09 22:10:35    181s]       For skew_group wclk/func_max_sdc target band (0.538, 0.560)
[04/09 22:10:35    181s]       For skew_group wclk/func_min_sdc target band (0.538, 0.560)
[04/09 22:10:35    181s]       For skew_group wclk2x/func_max_sdc target band (0.439, 0.446)
[04/09 22:10:35    181s]       For skew_group wclk2x/func_min_sdc target band (0.439, 0.446)
[04/09 22:10:35    181s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/09 22:10:35    181s]     Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/09 22:10:35    181s]     Initial gate capacitance is (rise=7592.186fF fall=7796.089fF).
[04/09 22:10:35    181s]     Resizing gates: 
[04/09 22:10:35    181s]     Legalizer releasing space for clock trees
[04/09 22:10:35    181s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[04/09 22:10:35    181s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/09 22:10:35    181s]     100% 
[04/09 22:10:35    181s]     Clock DAG stats after 'Reducing clock tree power 3':
[04/09 22:10:35    181s]       cell counts      : b=2, i=0, icg=0, dcg=0, l=3, total=5
[04/09 22:10:35    181s]       sink counts      : regular=112, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=112
[04/09 22:10:35    181s]       misc counts      : r=3, pp=0
[04/09 22:10:35    181s]       cell areas       : b=21.348um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=36000.000um^2, total=36021.348um^2
[04/09 22:10:35    181s]       cell capacitance : b=6.757fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=7722.259fF, total=7729.015fF
[04/09 22:10:35    181s]       sink capacitance : total=67.694fF, avg=0.604fF, sd=0.239fF, min=0.021fF, max=0.702fF
[04/09 22:10:35    181s]       wire capacitance : top=0.000fF, trunk=83.585fF, leaf=165.900fF, total=249.486fF
[04/09 22:10:35    181s]       wire lengths     : top=0.000um, trunk=592.282um, leaf=1823.129um, total=2415.411um
[04/09 22:10:35    181s]       hp wire lengths  : top=0.000um, trunk=1196.968um, leaf=1647.969um, total=2844.937um
[04/09 22:10:35    181s]     Clock DAG net violations after 'Reducing clock tree power 3': none
[04/09 22:10:35    181s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
[04/09 22:10:35    181s]       Trunk : target=0.250ns count=5 avg=0.081ns sd=0.111ns min=0.000ns max=0.202ns {3 <= 0.150ns, 0 <= 0.200ns, 2 <= 0.225ns, 0 <= 0.237ns, 0 <= 0.250ns}
[04/09 22:10:35    181s]       Leaf  : target=0.250ns count=3 avg=0.123ns sd=0.073ns min=0.080ns max=0.207ns {2 <= 0.150ns, 0 <= 0.200ns, 1 <= 0.225ns, 0 <= 0.237ns, 0 <= 0.250ns}
[04/09 22:10:35    181s]     Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
[04/09 22:10:35    181s]        Bufs: NBUFFX32_RVT: 2 
[04/09 22:10:35    181s]      Logics: I1025_NS: 3 
[04/09 22:10:35    181s]     Clock DAG hash after 'Reducing clock tree power 3': 13548666466993538273 13574053425395350675
[04/09 22:10:35    181s]     CTS services accumulated run-time stats after 'Reducing clock tree power 3':
[04/09 22:10:35    181s]       delay calculator: calls=11509, total_wall_time=0.937s, mean_wall_time=0.081ms
[04/09 22:10:35    181s]       legalizer: calls=329, total_wall_time=0.052s, mean_wall_time=0.158ms
[04/09 22:10:35    181s]       steiner router: calls=11470, total_wall_time=0.764s, mean_wall_time=0.067ms
[04/09 22:10:35    181s]     Primary reporting skew groups after 'Reducing clock tree power 3':
[04/09 22:10:35    181s]       skew_group rclk/func_max_sdc: insertion delay [min=0.543, max=0.567, avg=0.558, sd=0.003], skew [0.024 vs 0.085], 100% {0.543, 0.567} (wid=0.028 ws=0.024) (gid=0.539 gs=0.000)
[04/09 22:10:35    181s]           min path sink: fifomem/genblk1_3__U/CE2
[04/09 22:10:35    181s]           max path sink: fifomem/genblk1_5__U/CE2
[04/09 22:10:35    181s]     Skew group summary after 'Reducing clock tree power 3':
[04/09 22:10:35    181s]       skew_group rclk/func_max_sdc: insertion delay [min=0.543, max=0.567, avg=0.558, sd=0.003], skew [0.024 vs 0.085], 100% {0.543, 0.567} (wid=0.028 ws=0.024) (gid=0.539 gs=0.000)
[04/09 22:10:35    181s]       skew_group rclk/func_min_sdc: insertion delay [min=0.543, max=0.567, avg=0.558, sd=0.003], skew [0.024 vs 0.085], 100% {0.543, 0.567} (wid=0.028 ws=0.024) (gid=0.539 gs=0.000)
[04/09 22:10:35    181s]       skew_group wclk/func_max_sdc: insertion delay [min=0.538, max=0.560, avg=0.557, sd=0.003], skew [0.022 vs 0.085], 100% {0.538, 0.560} (wid=0.026 ws=0.022) (gid=0.534 gs=0.000)
[04/09 22:10:35    181s]       skew_group wclk/func_min_sdc: insertion delay [min=0.538, max=0.560, avg=0.557, sd=0.003], skew [0.022 vs 0.085], 100% {0.538, 0.560} (wid=0.026 ws=0.022) (gid=0.534 gs=0.000)
[04/09 22:10:35    181s]       skew_group wclk2x/func_max_sdc: insertion delay [min=0.439, max=0.446, avg=0.443, sd=0.003], skew [0.006 vs 0.085], 100% {0.439, 0.446} (wid=0.012 ws=0.006) (gid=0.433 gs=0.000)
[04/09 22:10:35    181s]       skew_group wclk2x/func_min_sdc: insertion delay [min=0.439, max=0.446, avg=0.443, sd=0.003], skew [0.006 vs 0.085], 100% {0.439, 0.446} (wid=0.012 ws=0.006) (gid=0.433 gs=0.000)
[04/09 22:10:35    181s]     Legalizer API calls during this step: 4 succeeded with high effort: 4 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/09 22:10:35    181s]   Reducing clock tree power 3 done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/09 22:10:35    181s]   Improving insertion delay...
[04/09 22:10:35    181s]     Clock DAG hash before 'Improving insertion delay': 13548666466993538273 13574053425395350675
[04/09 22:10:35    181s]     CTS services accumulated run-time stats before 'Improving insertion delay':
[04/09 22:10:35    181s]       delay calculator: calls=11509, total_wall_time=0.937s, mean_wall_time=0.081ms
[04/09 22:10:35    181s]       legalizer: calls=329, total_wall_time=0.052s, mean_wall_time=0.158ms
[04/09 22:10:35    181s]       steiner router: calls=11470, total_wall_time=0.764s, mean_wall_time=0.067ms
[04/09 22:10:35    182s]     Clock DAG stats after 'Improving insertion delay':
[04/09 22:10:35    182s]       cell counts      : b=2, i=0, icg=0, dcg=0, l=3, total=5
[04/09 22:10:35    182s]       sink counts      : regular=112, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=112
[04/09 22:10:35    182s]       misc counts      : r=3, pp=0
[04/09 22:10:35    182s]       cell areas       : b=21.348um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=36000.000um^2, total=36021.348um^2
[04/09 22:10:35    182s]       cell capacitance : b=6.757fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=7722.259fF, total=7729.015fF
[04/09 22:10:35    182s]       sink capacitance : total=67.694fF, avg=0.604fF, sd=0.239fF, min=0.021fF, max=0.702fF
[04/09 22:10:35    182s]       wire capacitance : top=0.000fF, trunk=83.585fF, leaf=165.900fF, total=249.486fF
[04/09 22:10:35    182s]       wire lengths     : top=0.000um, trunk=592.282um, leaf=1823.129um, total=2415.411um
[04/09 22:10:35    182s]       hp wire lengths  : top=0.000um, trunk=1196.968um, leaf=1647.969um, total=2844.937um
[04/09 22:10:35    182s]     Clock DAG net violations after 'Improving insertion delay': none
[04/09 22:10:35    182s]     Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
[04/09 22:10:35    182s]       Trunk : target=0.250ns count=5 avg=0.081ns sd=0.111ns min=0.000ns max=0.202ns {3 <= 0.150ns, 0 <= 0.200ns, 2 <= 0.225ns, 0 <= 0.237ns, 0 <= 0.250ns}
[04/09 22:10:35    182s]       Leaf  : target=0.250ns count=3 avg=0.123ns sd=0.073ns min=0.080ns max=0.207ns {2 <= 0.150ns, 0 <= 0.200ns, 1 <= 0.225ns, 0 <= 0.237ns, 0 <= 0.250ns}
[04/09 22:10:35    182s]     Clock DAG library cell distribution after 'Improving insertion delay' {count}:
[04/09 22:10:35    182s]        Bufs: NBUFFX32_RVT: 2 
[04/09 22:10:35    182s]      Logics: I1025_NS: 3 
[04/09 22:10:35    182s]     Clock DAG hash after 'Improving insertion delay': 13548666466993538273 13574053425395350675
[04/09 22:10:35    182s]     CTS services accumulated run-time stats after 'Improving insertion delay':
[04/09 22:10:35    182s]       delay calculator: calls=11673, total_wall_time=0.970s, mean_wall_time=0.083ms
[04/09 22:10:35    182s]       legalizer: calls=393, total_wall_time=0.062s, mean_wall_time=0.157ms
[04/09 22:10:35    182s]       steiner router: calls=11630, total_wall_time=0.887s, mean_wall_time=0.076ms
[04/09 22:10:35    182s]     Primary reporting skew groups after 'Improving insertion delay':
[04/09 22:10:35    182s]       skew_group rclk/func_max_sdc: insertion delay [min=0.543, max=0.567, avg=0.558, sd=0.003], skew [0.024 vs 0.085], 100% {0.543, 0.567} (wid=0.028 ws=0.024) (gid=0.539 gs=0.000)
[04/09 22:10:35    182s]           min path sink: fifomem/genblk1_3__U/CE2
[04/09 22:10:35    182s]           max path sink: fifomem/genblk1_5__U/CE2
[04/09 22:10:35    182s]     Skew group summary after 'Improving insertion delay':
[04/09 22:10:35    182s]       skew_group rclk/func_max_sdc: insertion delay [min=0.543, max=0.567, avg=0.558, sd=0.003], skew [0.024 vs 0.085], 100% {0.543, 0.567} (wid=0.028 ws=0.024) (gid=0.539 gs=0.000)
[04/09 22:10:35    182s]       skew_group rclk/func_min_sdc: insertion delay [min=0.543, max=0.567, avg=0.558, sd=0.003], skew [0.024 vs 0.085], 100% {0.543, 0.567} (wid=0.028 ws=0.024) (gid=0.539 gs=0.000)
[04/09 22:10:35    182s]       skew_group wclk/func_max_sdc: insertion delay [min=0.538, max=0.560, avg=0.557, sd=0.003], skew [0.022 vs 0.085], 100% {0.538, 0.560} (wid=0.026 ws=0.022) (gid=0.534 gs=0.000)
[04/09 22:10:35    182s]       skew_group wclk/func_min_sdc: insertion delay [min=0.538, max=0.560, avg=0.557, sd=0.003], skew [0.022 vs 0.085], 100% {0.538, 0.560} (wid=0.026 ws=0.022) (gid=0.534 gs=0.000)
[04/09 22:10:35    182s]       skew_group wclk2x/func_max_sdc: insertion delay [min=0.439, max=0.446, avg=0.443, sd=0.003], skew [0.006 vs 0.085], 100% {0.439, 0.446} (wid=0.012 ws=0.006) (gid=0.433 gs=0.000)
[04/09 22:10:35    182s]       skew_group wclk2x/func_min_sdc: insertion delay [min=0.439, max=0.446, avg=0.443, sd=0.003], skew [0.006 vs 0.085], 100% {0.439, 0.446} (wid=0.012 ws=0.006) (gid=0.433 gs=0.000)
[04/09 22:10:35    182s]     Legalizer API calls during this step: 64 succeeded with high effort: 64 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/09 22:10:35    182s]   Improving insertion delay done. (took cpu=0:00:00.5 real=0:00:00.5)
[04/09 22:10:35    182s]   Wire Opt OverFix...
[04/09 22:10:35    182s]     Clock DAG hash before 'Wire Opt OverFix': 13548666466993538273 13574053425395350675
[04/09 22:10:35    182s]     CTS services accumulated run-time stats before 'Wire Opt OverFix':
[04/09 22:10:35    182s]       delay calculator: calls=11673, total_wall_time=0.970s, mean_wall_time=0.083ms
[04/09 22:10:35    182s]       legalizer: calls=393, total_wall_time=0.062s, mean_wall_time=0.157ms
[04/09 22:10:35    182s]       steiner router: calls=11630, total_wall_time=0.887s, mean_wall_time=0.076ms
[04/09 22:10:35    182s]     Wire Reduction extra effort...
[04/09 22:10:35    182s]       Clock DAG hash before 'Wire Reduction extra effort': 13548666466993538273 13574053425395350675
[04/09 22:10:35    182s]       CTS services accumulated run-time stats before 'Wire Reduction extra effort':
[04/09 22:10:35    182s]         delay calculator: calls=11673, total_wall_time=0.970s, mean_wall_time=0.083ms
[04/09 22:10:35    182s]         legalizer: calls=393, total_wall_time=0.062s, mean_wall_time=0.157ms
[04/09 22:10:35    182s]         steiner router: calls=11630, total_wall_time=0.887s, mean_wall_time=0.076ms
[04/09 22:10:35    182s]       Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
[04/09 22:10:35    182s]       Artificially removing short and long paths...
[04/09 22:10:35    182s]         Clock DAG hash before 'Artificially removing short and long paths': 13548666466993538273 13574053425395350675
[04/09 22:10:35    182s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[04/09 22:10:35    182s]           delay calculator: calls=11673, total_wall_time=0.970s, mean_wall_time=0.083ms
[04/09 22:10:35    182s]           legalizer: calls=393, total_wall_time=0.062s, mean_wall_time=0.157ms
[04/09 22:10:35    182s]           steiner router: calls=11630, total_wall_time=0.887s, mean_wall_time=0.076ms
[04/09 22:10:35    182s]         For skew_group rclk/func_max_sdc target band (0.543, 0.567)
[04/09 22:10:35    182s]         For skew_group rclk/func_min_sdc target band (0.543, 0.567)
[04/09 22:10:35    182s]         For skew_group wclk/func_max_sdc target band (0.538, 0.560)
[04/09 22:10:35    182s]         For skew_group wclk/func_min_sdc target band (0.538, 0.560)
[04/09 22:10:35    182s]         For skew_group wclk2x/func_max_sdc target band (0.439, 0.446)
[04/09 22:10:35    182s]         For skew_group wclk2x/func_min_sdc target band (0.439, 0.446)
[04/09 22:10:35    182s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/09 22:10:35    182s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/09 22:10:35    182s]       Global shorten wires A0...
[04/09 22:10:35    182s]         Clock DAG hash before 'Global shorten wires A0': 13548666466993538273 13574053425395350675
[04/09 22:10:35    182s]         CTS services accumulated run-time stats before 'Global shorten wires A0':
[04/09 22:10:35    182s]           delay calculator: calls=11673, total_wall_time=0.970s, mean_wall_time=0.083ms
[04/09 22:10:35    182s]           legalizer: calls=393, total_wall_time=0.062s, mean_wall_time=0.157ms
[04/09 22:10:35    182s]           steiner router: calls=11630, total_wall_time=0.887s, mean_wall_time=0.076ms
[04/09 22:10:35    182s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/09 22:10:35    182s]       Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/09 22:10:35    182s]       Move For Wirelength - core...
[04/09 22:10:35    182s]         Clock DAG hash before 'Move For Wirelength - core': 13548666466993538273 13574053425395350675
[04/09 22:10:35    182s]         CTS services accumulated run-time stats before 'Move For Wirelength - core':
[04/09 22:10:35    182s]           delay calculator: calls=11673, total_wall_time=0.970s, mean_wall_time=0.083ms
[04/09 22:10:35    182s]           legalizer: calls=393, total_wall_time=0.062s, mean_wall_time=0.157ms
[04/09 22:10:35    182s]           steiner router: calls=11630, total_wall_time=0.887s, mean_wall_time=0.076ms
[04/09 22:10:35    182s]         Move for wirelength. considered=8, filtered=8, permitted=2, cannotCompute=0, computed=2, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=10, accepted=0
[04/09 22:10:35    182s]         Max accepted move=0.000um, total accepted move=0.000um
[04/09 22:10:35    182s]         Legalizer API calls during this step: 10 succeeded with high effort: 10 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/09 22:10:35    182s]       Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/09 22:10:35    182s]       Global shorten wires A1...
[04/09 22:10:35    182s]         Clock DAG hash before 'Global shorten wires A1': 13548666466993538273 13574053425395350675
[04/09 22:10:35    182s]         CTS services accumulated run-time stats before 'Global shorten wires A1':
[04/09 22:10:35    182s]           delay calculator: calls=11679, total_wall_time=0.972s, mean_wall_time=0.083ms
[04/09 22:10:35    182s]           legalizer: calls=403, total_wall_time=0.063s, mean_wall_time=0.156ms
[04/09 22:10:35    182s]           steiner router: calls=11652, total_wall_time=0.904s, mean_wall_time=0.078ms
[04/09 22:10:35    182s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/09 22:10:35    182s]       Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/09 22:10:35    182s]       Move For Wirelength - core...
[04/09 22:10:35    182s]         Clock DAG hash before 'Move For Wirelength - core': 13548666466993538273 13574053425395350675
[04/09 22:10:35    182s]         CTS services accumulated run-time stats before 'Move For Wirelength - core':
[04/09 22:10:35    182s]           delay calculator: calls=11679, total_wall_time=0.972s, mean_wall_time=0.083ms
[04/09 22:10:35    182s]           legalizer: calls=403, total_wall_time=0.063s, mean_wall_time=0.156ms
[04/09 22:10:35    182s]           steiner router: calls=11652, total_wall_time=0.904s, mean_wall_time=0.078ms
[04/09 22:10:35    182s]         Move for wirelength. considered=8, filtered=8, permitted=2, cannotCompute=2, computed=0, moveTooSmall=2, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
[04/09 22:10:35    182s]         Max accepted move=0.000um, total accepted move=0.000um
[04/09 22:10:35    182s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/09 22:10:35    182s]       Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/09 22:10:35    182s]       Global shorten wires B...
[04/09 22:10:35    182s]         Clock DAG hash before 'Global shorten wires B': 13548666466993538273 13574053425395350675
[04/09 22:10:35    182s]         CTS services accumulated run-time stats before 'Global shorten wires B':
[04/09 22:10:35    182s]           delay calculator: calls=11679, total_wall_time=0.972s, mean_wall_time=0.083ms
[04/09 22:10:35    182s]           legalizer: calls=403, total_wall_time=0.063s, mean_wall_time=0.156ms
[04/09 22:10:35    182s]           steiner router: calls=11654, total_wall_time=0.905s, mean_wall_time=0.078ms
[04/09 22:10:35    182s]         Legalizer API calls during this step: 6 succeeded with high effort: 6 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/09 22:10:35    182s]       Global shorten wires B done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/09 22:10:35    182s]       Move For Wirelength - branch...
[04/09 22:10:35    182s]         Clock DAG hash before 'Move For Wirelength - branch': 13548666466993538273 13574053425395350675
[04/09 22:10:35    182s]         CTS services accumulated run-time stats before 'Move For Wirelength - branch':
[04/09 22:10:35    182s]           delay calculator: calls=11685, total_wall_time=0.973s, mean_wall_time=0.083ms
[04/09 22:10:35    182s]           legalizer: calls=409, total_wall_time=0.063s, mean_wall_time=0.155ms
[04/09 22:10:35    182s]           steiner router: calls=11664, total_wall_time=0.912s, mean_wall_time=0.078ms
[04/09 22:10:35    182s]         Move for wirelength. considered=8, filtered=8, permitted=2, cannotCompute=0, computed=2, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=2, accepted=0
[04/09 22:10:35    182s]         Max accepted move=0.000um, total accepted move=0.000um
[04/09 22:10:35    182s]         Legalizer API calls during this step: 2 succeeded with high effort: 2 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/09 22:10:35    182s]       Move For Wirelength - branch done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/09 22:10:35    182s]       Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
[04/09 22:10:35    182s]       Clock DAG stats after 'Wire Reduction extra effort':
[04/09 22:10:35    182s]         cell counts      : b=2, i=0, icg=0, dcg=0, l=3, total=5
[04/09 22:10:35    182s]         sink counts      : regular=112, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=112
[04/09 22:10:35    182s]         misc counts      : r=3, pp=0
[04/09 22:10:35    182s]         cell areas       : b=21.348um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=36000.000um^2, total=36021.348um^2
[04/09 22:10:35    182s]         cell capacitance : b=6.757fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=7722.259fF, total=7729.015fF
[04/09 22:10:35    182s]         sink capacitance : total=67.694fF, avg=0.604fF, sd=0.239fF, min=0.021fF, max=0.702fF
[04/09 22:10:35    182s]         wire capacitance : top=0.000fF, trunk=83.585fF, leaf=165.900fF, total=249.486fF
[04/09 22:10:35    182s]         wire lengths     : top=0.000um, trunk=592.282um, leaf=1823.129um, total=2415.411um
[04/09 22:10:35    182s]         hp wire lengths  : top=0.000um, trunk=1196.968um, leaf=1647.969um, total=2844.937um
[04/09 22:10:35    182s]       Clock DAG net violations after 'Wire Reduction extra effort': none
[04/09 22:10:35    182s]       Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
[04/09 22:10:35    182s]         Trunk : target=0.250ns count=5 avg=0.081ns sd=0.111ns min=0.000ns max=0.202ns {3 <= 0.150ns, 0 <= 0.200ns, 2 <= 0.225ns, 0 <= 0.237ns, 0 <= 0.250ns}
[04/09 22:10:35    182s]         Leaf  : target=0.250ns count=3 avg=0.123ns sd=0.073ns min=0.080ns max=0.207ns {2 <= 0.150ns, 0 <= 0.200ns, 1 <= 0.225ns, 0 <= 0.237ns, 0 <= 0.250ns}
[04/09 22:10:35    182s]       Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
[04/09 22:10:35    182s]          Bufs: NBUFFX32_RVT: 2 
[04/09 22:10:35    182s]        Logics: I1025_NS: 3 
[04/09 22:10:35    182s]       Clock DAG hash after 'Wire Reduction extra effort': 13548666466993538273 13574053425395350675
[04/09 22:10:35    182s]       CTS services accumulated run-time stats after 'Wire Reduction extra effort':
[04/09 22:10:35    182s]         delay calculator: calls=11687, total_wall_time=0.973s, mean_wall_time=0.083ms
[04/09 22:10:35    182s]         legalizer: calls=411, total_wall_time=0.063s, mean_wall_time=0.154ms
[04/09 22:10:35    182s]         steiner router: calls=11666, total_wall_time=0.913s, mean_wall_time=0.078ms
[04/09 22:10:35    182s]       Primary reporting skew groups after 'Wire Reduction extra effort':
[04/09 22:10:35    182s]         skew_group rclk/func_max_sdc: insertion delay [min=0.543, max=0.567, avg=0.558, sd=0.003], skew [0.024 vs 0.085], 100% {0.543, 0.567} (wid=0.028 ws=0.024) (gid=0.539 gs=0.000)
[04/09 22:10:35    182s]             min path sink: fifomem/genblk1_3__U/CE2
[04/09 22:10:35    182s]             max path sink: fifomem/genblk1_5__U/CE2
[04/09 22:10:35    182s]       Skew group summary after 'Wire Reduction extra effort':
[04/09 22:10:35    182s]         skew_group rclk/func_max_sdc: insertion delay [min=0.543, max=0.567, avg=0.558, sd=0.003], skew [0.024 vs 0.085], 100% {0.543, 0.567} (wid=0.028 ws=0.024) (gid=0.539 gs=0.000)
[04/09 22:10:35    182s]         skew_group rclk/func_min_sdc: insertion delay [min=0.543, max=0.567, avg=0.558, sd=0.003], skew [0.024 vs 0.085], 100% {0.543, 0.567} (wid=0.028 ws=0.024) (gid=0.539 gs=0.000)
[04/09 22:10:35    182s]         skew_group wclk/func_max_sdc: insertion delay [min=0.538, max=0.560, avg=0.557, sd=0.003], skew [0.022 vs 0.085], 100% {0.538, 0.560} (wid=0.026 ws=0.022) (gid=0.534 gs=0.000)
[04/09 22:10:35    182s]         skew_group wclk/func_min_sdc: insertion delay [min=0.538, max=0.560, avg=0.557, sd=0.003], skew [0.022 vs 0.085], 100% {0.538, 0.560} (wid=0.026 ws=0.022) (gid=0.534 gs=0.000)
[04/09 22:10:35    182s]         skew_group wclk2x/func_max_sdc: insertion delay [min=0.439, max=0.446, avg=0.443, sd=0.003], skew [0.006 vs 0.085], 100% {0.439, 0.446} (wid=0.012 ws=0.006) (gid=0.433 gs=0.000)
[04/09 22:10:35    182s]         skew_group wclk2x/func_min_sdc: insertion delay [min=0.439, max=0.446, avg=0.443, sd=0.003], skew [0.006 vs 0.085], 100% {0.439, 0.446} (wid=0.012 ws=0.006) (gid=0.433 gs=0.000)
[04/09 22:10:35    182s]       Legalizer API calls during this step: 18 succeeded with high effort: 18 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/09 22:10:35    182s]     Wire Reduction extra effort done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/09 22:10:35    182s]     Optimizing orientation...
[04/09 22:10:35    182s]     FlipOpt...
[04/09 22:10:35    182s]     Disconnecting clock tree from netlist...
[04/09 22:10:35    182s]     Disconnecting clock tree from netlist done.
[04/09 22:10:35    182s]     Performing Single Threaded FlipOpt
[04/09 22:10:35    182s]     Optimizing orientation on clock cells...
[04/09 22:10:35    182s]       Orientation Wirelength Optimization: Attempted = 9 , Succeeded = 0 , Constraints Broken = 2 , CannotMove = 7 , Illegal = 0 , Other = 0
[04/09 22:10:35    182s]     Optimizing orientation on clock cells done.
[04/09 22:10:35    182s]     Resynthesising clock tree into netlist...
[04/09 22:10:35    182s]       Reset timing graph...
[04/09 22:10:35    182s] Ignoring AAE DB Resetting ...
[04/09 22:10:35    182s]       Reset timing graph done.
[04/09 22:10:35    182s]     Resynthesising clock tree into netlist done.
[04/09 22:10:35    182s]     FlipOpt done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/09 22:10:35    182s]     Optimizing orientation done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/09 22:10:35    182s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'wclk2x' in RC corner cmax.
[04/09 22:10:35    182s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'wclk2x'. Using estimated values, based on estimated route, as a fallback.
[04/09 22:10:35    182s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'rclk' in RC corner cmax.
[04/09 22:10:35    182s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'rclk'. Using estimated values, based on estimated route, as a fallback.
[04/09 22:10:35    182s] End AAE Lib Interpolated Model. (MEM=2157.16 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/09 22:10:35    182s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'wclk' in RC corner cmax.
[04/09 22:10:35    182s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'wclk'. Using estimated values, based on estimated route, as a fallback.
[04/09 22:10:35    182s]     Clock DAG stats after 'Wire Opt OverFix':
[04/09 22:10:35    182s]       cell counts      : b=2, i=0, icg=0, dcg=0, l=3, total=5
[04/09 22:10:35    182s]       sink counts      : regular=112, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=112
[04/09 22:10:35    182s]       misc counts      : r=3, pp=0
[04/09 22:10:35    182s]       cell areas       : b=21.348um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=36000.000um^2, total=36021.348um^2
[04/09 22:10:35    182s]       cell capacitance : b=6.757fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=7722.259fF, total=7729.015fF
[04/09 22:10:35    182s]       sink capacitance : total=67.694fF, avg=0.604fF, sd=0.239fF, min=0.021fF, max=0.702fF
[04/09 22:10:35    182s]       wire capacitance : top=0.000fF, trunk=83.585fF, leaf=165.864fF, total=249.449fF
[04/09 22:10:35    182s]       wire lengths     : top=0.000um, trunk=592.282um, leaf=1822.879um, total=2415.161um
[04/09 22:10:35    182s]       hp wire lengths  : top=0.000um, trunk=1196.968um, leaf=1647.969um, total=2844.937um
[04/09 22:10:35    182s]     Clock DAG net violations after 'Wire Opt OverFix': none
[04/09 22:10:35    182s]     Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
[04/09 22:10:35    182s]       Trunk : target=0.250ns count=5 avg=0.081ns sd=0.111ns min=0.000ns max=0.202ns {3 <= 0.150ns, 0 <= 0.200ns, 2 <= 0.225ns, 0 <= 0.237ns, 0 <= 0.250ns}
[04/09 22:10:35    182s]       Leaf  : target=0.187ns count=2 avg=0.073ns sd=0.002ns min=0.072ns max=0.074ns {2 <= 0.112ns, 0 <= 0.149ns, 0 <= 0.168ns, 0 <= 0.177ns, 0 <= 0.187ns}
[04/09 22:10:35    182s]       Leaf  : target=0.250ns count=1 avg=0.207ns sd=0.000ns min=0.207ns max=0.207ns {0 <= 0.150ns, 0 <= 0.200ns, 1 <= 0.225ns, 0 <= 0.237ns, 0 <= 0.250ns}
[04/09 22:10:35    182s]     Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
[04/09 22:10:35    182s]        Bufs: NBUFFX32_RVT: 2 
[04/09 22:10:35    182s]      Logics: I1025_NS: 3 
[04/09 22:10:35    182s]     Clock DAG hash after 'Wire Opt OverFix': 13548666466993538273 13574053425395350675
[04/09 22:10:35    182s]     CTS services accumulated run-time stats after 'Wire Opt OverFix':
[04/09 22:10:35    182s]       delay calculator: calls=11695, total_wall_time=0.975s, mean_wall_time=0.083ms
[04/09 22:10:35    182s]       legalizer: calls=411, total_wall_time=0.063s, mean_wall_time=0.154ms
[04/09 22:10:35    182s]       steiner router: calls=11677, total_wall_time=0.921s, mean_wall_time=0.079ms
[04/09 22:10:35    182s]     Primary reporting skew groups after 'Wire Opt OverFix':
[04/09 22:10:35    182s]       skew_group rclk/func_max_sdc: insertion delay [min=0.545, max=0.568, avg=0.560, sd=0.003], skew [0.024 vs 0.085], 100% {0.545, 0.568} (wid=0.029 ws=0.024) (gid=0.539 gs=0.000)
[04/09 22:10:35    182s]           min path sink: fifomem/genblk1_3__U/CE2
[04/09 22:10:35    182s]           max path sink: fifomem/genblk1_5__U/CE2
[04/09 22:10:35    182s]     Skew group summary after 'Wire Opt OverFix':
[04/09 22:10:35    182s]       skew_group rclk/func_max_sdc: insertion delay [min=0.545, max=0.568, avg=0.560, sd=0.003], skew [0.024 vs 0.085], 100% {0.545, 0.568} (wid=0.029 ws=0.024) (gid=0.539 gs=0.000)
[04/09 22:10:35    182s]       skew_group rclk/func_min_sdc: insertion delay [min=0.545, max=0.568, avg=0.560, sd=0.003], skew [0.024 vs 0.085], 100% {0.545, 0.568} (wid=0.029 ws=0.024) (gid=0.539 gs=0.000)
[04/09 22:10:35    182s]       skew_group wclk/func_max_sdc: insertion delay [min=0.539, max=0.562, avg=0.558, sd=0.003], skew [0.022 vs 0.085], 100% {0.539, 0.562} (wid=0.027 ws=0.022) (gid=0.534 gs=0.000)
[04/09 22:10:35    182s]       skew_group wclk/func_min_sdc: insertion delay [min=0.539, max=0.562, avg=0.558, sd=0.003], skew [0.022 vs 0.085], 100% {0.539, 0.562} (wid=0.027 ws=0.022) (gid=0.534 gs=0.000)
[04/09 22:10:35    182s]       skew_group wclk2x/func_max_sdc: insertion delay [min=0.440, max=0.447, avg=0.444, sd=0.003], skew [0.006 vs 0.085], 100% {0.440, 0.447} (wid=0.013 ws=0.006) (gid=0.433 gs=0.000)
[04/09 22:10:35    182s]       skew_group wclk2x/func_min_sdc: insertion delay [min=0.440, max=0.447, avg=0.444, sd=0.003], skew [0.006 vs 0.085], 100% {0.440, 0.447} (wid=0.013 ws=0.006) (gid=0.433 gs=0.000)
[04/09 22:10:35    182s]     Legalizer API calls during this step: 18 succeeded with high effort: 18 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/09 22:10:35    182s]   Wire Opt OverFix done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/09 22:10:35    182s]   Total capacitance is (rise=7841.636fF fall=8045.539fF), of which (rise=249.449fF fall=249.449fF) is wire, and (rise=7592.186fF fall=7796.089fF) is gate.
[04/09 22:10:35    182s]   Stage::Polishing done. (took cpu=0:00:01.2 real=0:00:01.2)
[04/09 22:10:35    182s]   Stage::Updating netlist...
[04/09 22:10:35    182s]   Reset timing graph...
[04/09 22:10:35    182s] Ignoring AAE DB Resetting ...
[04/09 22:10:35    182s]   Reset timing graph done.
[04/09 22:10:35    182s]   Setting non-default rules before calling refine place.
[04/09 22:10:35    182s]   Leaving CCOpt scope - Cleaning up placement interface...
[04/09 22:10:35    182s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2157.2M, EPOCH TIME: 1712725835.901813
[04/09 22:10:35    182s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2269).
[04/09 22:10:35    182s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:10:35    182s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:10:35    182s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:10:35    182s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.040, REAL:0.039, MEM:2101.2M, EPOCH TIME: 1712725835.940805
[04/09 22:10:35    182s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/09 22:10:35    182s]   Leaving CCOpt scope - ClockRefiner...
[04/09 22:10:35    182s]   Assigned high priority to 2 instances.
[04/09 22:10:35    182s]   Soft fixed 5 clock instances.
[04/09 22:10:35    182s]   Performing Clock Only Refine Place.
[04/09 22:10:35    182s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Skipped, Datapath : Skipped.
[04/09 22:10:35    182s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2101.2M, EPOCH TIME: 1712725835.945070
[04/09 22:10:35    182s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2101.2M, EPOCH TIME: 1712725835.945403
[04/09 22:10:35    182s] Processing tracks to init pin-track alignment.
[04/09 22:10:35    182s] z: 2, totalTracks: 1
[04/09 22:10:35    182s] z: 4, totalTracks: 1
[04/09 22:10:35    182s] z: 6, totalTracks: 1
[04/09 22:10:35    182s] z: 8, totalTracks: 1
[04/09 22:10:35    182s] #spOpts: N=28 autoPA advPA mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/09 22:10:35    182s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2101.2M, EPOCH TIME: 1712725835.958724
[04/09 22:10:35    182s] Info: 2 insts are soft-fixed.
[04/09 22:10:35    182s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:10:35    182s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:10:36    182s] 
[04/09 22:10:36    182s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 22:10:36    182s] OPERPROF:       Starting CMU at level 4, MEM:2101.2M, EPOCH TIME: 1712725836.082161
[04/09 22:10:36    182s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.005, MEM:2101.2M, EPOCH TIME: 1712725836.087512
[04/09 22:10:36    182s] 
[04/09 22:10:36    182s] Bad Lib Cell Checking (CMU) is done! (0)
[04/09 22:10:36    182s] Info: 2 insts are soft-fixed.
[04/09 22:10:36    182s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.140, REAL:0.142, MEM:2101.2M, EPOCH TIME: 1712725836.100586
[04/09 22:10:36    182s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2101.2M, EPOCH TIME: 1712725836.100958
[04/09 22:10:36    182s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2101.2M, EPOCH TIME: 1712725836.101224
[04/09 22:10:36    182s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:01.0, mem=2101.2MB).
[04/09 22:10:36    182s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.150, REAL:0.157, MEM:2101.2M, EPOCH TIME: 1712725836.101960
[04/09 22:10:36    182s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.150, REAL:0.157, MEM:2101.2M, EPOCH TIME: 1712725836.102258
[04/09 22:10:36    182s] TDRefine: refinePlace mode is spiral
[04/09 22:10:36    182s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.20364.7
[04/09 22:10:36    182s] OPERPROF: Starting RefinePlace at level 1, MEM:2101.2M, EPOCH TIME: 1712725836.102654
[04/09 22:10:36    182s] *** Starting refinePlace (0:03:03 mem=2101.2M) ***
[04/09 22:10:36    182s] Total net bbox length = 3.179e+04 (1.267e+04 1.912e+04) (ext = 5.328e+03)
[04/09 22:10:36    182s] 
[04/09 22:10:36    182s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 22:10:36    182s] Info: 2 insts are soft-fixed.
[04/09 22:10:36    182s] Move report: Pre Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/09 22:10:36    182s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/09 22:10:36    182s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/09 22:10:36    182s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2101.2M, EPOCH TIME: 1712725836.129085
[04/09 22:10:36    182s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.002, MEM:2101.2M, EPOCH TIME: 1712725836.131514
[04/09 22:10:36    182s] (I)      Default pattern map key = fifo1_sram_default.
[04/09 22:10:36    182s] (I)      Default pattern map key = fifo1_sram_default.
[04/09 22:10:36    182s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2101.2M, EPOCH TIME: 1712725836.140232
[04/09 22:10:36    182s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.002, MEM:2101.2M, EPOCH TIME: 1712725836.142629
[04/09 22:10:36    182s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2101.2M, EPOCH TIME: 1712725836.143091
[04/09 22:10:36    182s] Starting refinePlace ...
[04/09 22:10:36    182s] (I)      Default pattern map key = fifo1_sram_default.
[04/09 22:10:36    182s] One DDP V2 for no tweak run.
[04/09 22:10:36    182s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/09 22:10:36    182s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2101.2MB
[04/09 22:10:36    182s] Statistics of distance of Instance movement in refine placement:
[04/09 22:10:36    182s]   maximum (X+Y) =         0.00 um
[04/09 22:10:36    182s]   mean    (X+Y) =         0.00 um
[04/09 22:10:36    182s] Summary Report:
[04/09 22:10:36    182s] Instances move: 0 (out of 288 movable)
[04/09 22:10:36    182s] Instances flipped: 0
[04/09 22:10:36    182s] Mean displacement: 0.00 um
[04/09 22:10:36    182s] Max displacement: 0.00 um 
[04/09 22:10:36    182s] Total instances moved : 0
[04/09 22:10:36    182s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.000, REAL:0.006, MEM:2101.2M, EPOCH TIME: 1712725836.149101
[04/09 22:10:36    182s] Total net bbox length = 3.179e+04 (1.267e+04 1.912e+04) (ext = 5.328e+03)
[04/09 22:10:36    182s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2101.2MB
[04/09 22:10:36    182s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2101.2MB) @(0:03:03 - 0:03:03).
[04/09 22:10:36    182s] *** Finished refinePlace (0:03:03 mem=2101.2M) ***
[04/09 22:10:36    182s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.20364.7
[04/09 22:10:36    182s] OPERPROF: Finished RefinePlace at level 1, CPU:0.040, REAL:0.048, MEM:2101.2M, EPOCH TIME: 1712725836.151116
[04/09 22:10:36    182s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2101.2M, EPOCH TIME: 1712725836.151407
[04/09 22:10:36    182s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2175).
[04/09 22:10:36    182s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:10:36    182s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:10:36    182s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:10:36    182s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.040, REAL:0.040, MEM:2101.2M, EPOCH TIME: 1712725836.191152
[04/09 22:10:36    182s]   ClockRefiner summary
[04/09 22:10:36    182s]   All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 109).
[04/09 22:10:36    182s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 5).
[04/09 22:10:36    182s]   Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 104).
[04/09 22:10:36    182s]   Restoring pStatusCts on 5 clock instances.
[04/09 22:10:36    182s]   Revert refine place priority changes on 0 instances.
[04/09 22:10:36    182s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.2 real=0:00:00.2)
[04/09 22:10:36    182s]   Stage::Updating netlist done. (took cpu=0:00:00.3 real=0:00:00.3)
[04/09 22:10:36    182s]   CCOpt::Phase::Implementation done. (took cpu=0:00:01.8 real=0:00:01.8)
[04/09 22:10:36    182s]   CCOpt::Phase::eGRPC...
[04/09 22:10:36    182s]   eGR Post Conditioning loop iteration 0...
[04/09 22:10:36    182s]     Clock implementation routing...
[04/09 22:10:36    182s]       Leaving CCOpt scope - Routing Tools...
[04/09 22:10:36    182s] Net route status summary:
[04/09 22:10:36    182s]   Clock:         8 (unrouted=7, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[04/09 22:10:36    182s]   Non-clock:  1546 (unrouted=1224, trialRouted=322, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=1212, (crossesIlmBoundary AND tooFewTerms=0)])
[04/09 22:10:36    182s]       Routing using eGR only...
[04/09 22:10:36    182s]         Early Global Route - eGR only step...
[04/09 22:10:36    182s] (ccopt eGR): There are 8 nets to be routed. 0 nets have skip routing designation.
[04/09 22:10:36    182s] (ccopt eGR): There are 8 nets for routing of which 5 have one or more fixed wires.
[04/09 22:10:36    182s] (ccopt eGR): Start to route 8 all nets
[04/09 22:10:36    182s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2101.16 MB )
[04/09 22:10:36    182s] (I)      ======================= Layers ========================
[04/09 22:10:36    182s] (I)      +-----+-----+--------------+---------+--------+-------+
[04/09 22:10:36    182s] (I)      | DB# |  ID |         Name |    Type | #Masks | Extra |
[04/09 22:10:36    182s] (I)      +-----+-----+--------------+---------+--------+-------+
[04/09 22:10:36    182s] (I)      |  33 |   0 |           CO |     cut |      1 |       |
[04/09 22:10:36    182s] (I)      |   1 |   1 |           M1 |    wire |      1 |       |
[04/09 22:10:36    182s] (I)      |  34 |   1 |         VIA1 |     cut |      1 |       |
[04/09 22:10:36    182s] (I)      |   2 |   2 |           M2 |    wire |      1 |       |
[04/09 22:10:36    182s] (I)      |  35 |   2 |         VIA2 |     cut |      1 |       |
[04/09 22:10:36    182s] (I)      |   3 |   3 |           M3 |    wire |      1 |       |
[04/09 22:10:36    182s] (I)      |  36 |   3 |         VIA3 |     cut |      1 |       |
[04/09 22:10:36    182s] (I)      |   4 |   4 |           M4 |    wire |      1 |       |
[04/09 22:10:36    182s] (I)      |  37 |   4 |         VIA4 |     cut |      1 |       |
[04/09 22:10:36    182s] (I)      |   5 |   5 |           M5 |    wire |      1 |       |
[04/09 22:10:36    182s] (I)      |  38 |   5 |         VIA5 |     cut |      1 |       |
[04/09 22:10:36    182s] (I)      |   6 |   6 |           M6 |    wire |      1 |       |
[04/09 22:10:36    182s] (I)      |  39 |   6 |         VIA6 |     cut |      1 |       |
[04/09 22:10:36    182s] (I)      |   7 |   7 |           M7 |    wire |      1 |       |
[04/09 22:10:36    182s] (I)      |  40 |   7 |         VIA7 |     cut |      1 |       |
[04/09 22:10:36    182s] (I)      |   8 |   8 |           M8 |    wire |      1 |       |
[04/09 22:10:36    182s] (I)      |  41 |   8 |         VIA8 |     cut |      1 |       |
[04/09 22:10:36    182s] (I)      |   9 |   9 |           M9 |    wire |      1 |       |
[04/09 22:10:36    182s] (I)      |  42 |   9 |       VIARDL |     cut |      1 |       |
[04/09 22:10:36    182s] (I)      |  10 |  10 |         MRDL |    wire |      1 |       |
[04/09 22:10:36    182s] (I)      +-----+-----+--------------+---------+--------+-------+
[04/09 22:10:36    182s] (I)      |  64 |  64 |        NWELL |   other |        |    MS |
[04/09 22:10:36    182s] (I)      |  65 |  65 |          DNW |   other |        |    MS |
[04/09 22:10:36    182s] (I)      |  66 |  66 |         DIFF |   other |        |    MS |
[04/09 22:10:36    182s] (I)      |  67 |  67 |         PIMP |   other |        |    MS |
[04/09 22:10:36    182s] (I)      |  68 |  68 |         NIMP |   other |        |    MS |
[04/09 22:10:36    182s] (I)      |  69 |  69 |      DIFF_18 |   other |        |    MS |
[04/09 22:10:36    182s] (I)      |  70 |  70 |          PAD |   other |        |    MS |
[04/09 22:10:36    182s] (I)      |  71 |  71 |       ESD_25 |   other |        |    MS |
[04/09 22:10:36    182s] (I)      |  72 |  72 |         SBLK |   other |        |    MS |
[04/09 22:10:36    182s] (I)      |  73 |  73 |       HVTIMP |   other |        |    MS |
[04/09 22:10:36    182s] (I)      |  74 |  74 |       LVTIMP |   other |        |    MS |
[04/09 22:10:36    182s] (I)      |  75 |  75 |        M1PIN |   other |        |    MS |
[04/09 22:10:36    182s] (I)      |  76 |  76 |        M2PIN |   other |        |    MS |
[04/09 22:10:36    182s] (I)      |  77 |  77 |        M3PIN |   other |        |    MS |
[04/09 22:10:36    182s] (I)      |  78 |  78 |        M4PIN |   other |        |    MS |
[04/09 22:10:36    182s] (I)      |  79 |  79 |        M5PIN |   other |        |    MS |
[04/09 22:10:36    182s] (I)      |  80 |  80 |        M6PIN |   other |        |    MS |
[04/09 22:10:36    182s] (I)      |  81 |  81 |        M7PIN |   other |        |    MS |
[04/09 22:10:36    182s] (I)      |  82 |  82 |        M8PIN |   other |        |    MS |
[04/09 22:10:36    182s] (I)      |  83 |  83 |        M9PIN |   other |        |    MS |
[04/09 22:10:36    182s] (I)      |  84 |  84 |     MRDL9PIN |   other |        |    MS |
[04/09 22:10:36    182s] (I)      |  85 |  85 |       HOTNWL |   other |        |    MS |
[04/09 22:10:36    182s] (I)      |  86 |  86 |         DIOD |   other |        |    MS |
[04/09 22:10:36    182s] (I)      |  87 |  87 |       BJTDMY |   other |        |    MS |
[04/09 22:10:36    182s] (I)      |  88 |  88 |          RNW |   other |        |    MS |
[04/09 22:10:36    182s] (I)      |  89 |  89 |        RMARK |   other |        |    MS |
[04/09 22:10:36    182s] (I)      |  90 |  90 |   prBoundary |   other |        |    MS |
[04/09 22:10:36    182s] (I)      |  91 |  91 |         LOGO |   other |        |    MS |
[04/09 22:10:36    182s] (I)      |  92 |  92 |           IP |   other |        |    MS |
[04/09 22:10:36    182s] (I)      |  93 |  93 |          RM1 |   other |        |    MS |
[04/09 22:10:36    182s] (I)      |  94 |  94 |          RM2 |   other |        |    MS |
[04/09 22:10:36    182s] (I)      |  95 |  95 |          RM3 |   other |        |    MS |
[04/09 22:10:36    182s] (I)      |  96 |  96 |          RM4 |   other |        |    MS |
[04/09 22:10:36    182s] (I)      |  97 |  97 |          RM5 |   other |        |    MS |
[04/09 22:10:36    182s] (I)      |  98 |  98 |          RM6 |   other |        |    MS |
[04/09 22:10:36    182s] (I)      |  99 |  99 |          RM7 |   other |        |    MS |
[04/09 22:10:36    182s] (I)      | 100 | 100 |          RM8 |   other |        |    MS |
[04/09 22:10:36    182s] (I)      | 101 | 101 |          RM9 |   other |        |    MS |
[04/09 22:10:36    182s] (I)      | 102 | 102 |      DM1EXCL |   other |        |    MS |
[04/09 22:10:36    182s] (I)      | 103 | 103 |      DM2EXCL |   other |        |    MS |
[04/09 22:10:36    182s] (I)      | 104 | 104 |      DM3EXCL |   other |        |    MS |
[04/09 22:10:36    182s] (I)      | 105 | 105 |      DM4EXCL |   other |        |    MS |
[04/09 22:10:36    182s] (I)      | 106 | 106 |      DM5EXCL |   other |        |    MS |
[04/09 22:10:36    182s] (I)      | 107 | 107 |      DM6EXCL |   other |        |    MS |
[04/09 22:10:36    182s] (I)      | 108 | 108 |      DM7EXCL |   other |        |    MS |
[04/09 22:10:36    182s] (I)      | 109 | 109 |      DM8EXCL |   other |        |    MS |
[04/09 22:10:36    182s] (I)      | 110 | 110 |      DM9EXCL |   other |        |    MS |
[04/09 22:10:36    182s] (I)      | 111 | 111 |      DIFF_25 |   other |        |    MS |
[04/09 22:10:36    182s] (I)      | 112 | 112 |      DIFF_FM |   other |        |    MS |
[04/09 22:10:36    182s] (I)      | 113 | 113 |        PO_FM |   other |        |    MS |
[04/09 22:10:36    182s] (I)      |   0 |   0 |           PO |   other |        |    MS |
[04/09 22:10:36    182s] (I)      | 114 | 114 | OverlapCheck | overlap |        |       |
[04/09 22:10:36    182s] (I)      +-----+-----+--------------+---------+--------+-------+
[04/09 22:10:36    182s] (I)      Started Import and model ( Curr Mem: 2101.16 MB )
[04/09 22:10:36    182s] (I)      Default pattern map key = fifo1_sram_default.
[04/09 22:10:36    182s] (I)      == Non-default Options ==
[04/09 22:10:36    182s] (I)      Clean congestion better                            : true
[04/09 22:10:36    182s] (I)      Estimate vias on DPT layer                         : true
[04/09 22:10:36    182s] (I)      Clean congestion layer assignment rounds           : 3
[04/09 22:10:36    182s] (I)      Layer constraints as soft constraints              : true
[04/09 22:10:36    182s] (I)      Soft top layer                                     : true
[04/09 22:10:36    182s] (I)      Skip prospective layer relax nets                  : true
[04/09 22:10:36    182s] (I)      Better NDR handling                                : true
[04/09 22:10:36    182s] (I)      Improved NDR modeling in LA                        : true
[04/09 22:10:36    182s] (I)      Routing cost fix for NDR handling                  : true
[04/09 22:10:36    182s] (I)      Block tracks for preroutes                         : true
[04/09 22:10:36    182s] (I)      Assign IRoute by net group key                     : true
[04/09 22:10:36    182s] (I)      Block unroutable channels                          : true
[04/09 22:10:36    182s] (I)      Block unroutable channels 3D                       : true
[04/09 22:10:36    182s] (I)      Bound layer relaxed segment wl                     : true
[04/09 22:10:36    182s] (I)      Blocked pin reach length threshold                 : 2
[04/09 22:10:36    182s] (I)      Check blockage within NDR space in TA              : true
[04/09 22:10:36    182s] (I)      Skip must join for term with via pillar            : true
[04/09 22:10:36    182s] (I)      Model find APA for IO pin                          : true
[04/09 22:10:36    182s] (I)      On pin location for off pin term                   : true
[04/09 22:10:36    182s] (I)      Handle EOL spacing                                 : true
[04/09 22:10:36    182s] (I)      Merge PG vias by gap                               : true
[04/09 22:10:36    182s] (I)      Maximum routing layer                              : 10
[04/09 22:10:36    182s] (I)      Route selected nets only                           : true
[04/09 22:10:36    182s] (I)      Refine MST                                         : true
[04/09 22:10:36    182s] (I)      Honor PRL                                          : true
[04/09 22:10:36    182s] (I)      Strong congestion aware                            : true
[04/09 22:10:36    182s] (I)      Improved initial location for IRoutes              : true
[04/09 22:10:36    182s] (I)      Multi panel TA                                     : true
[04/09 22:10:36    182s] (I)      Penalize wire overlap                              : true
[04/09 22:10:36    182s] (I)      Expand small instance blockage                     : true
[04/09 22:10:36    182s] (I)      Reduce via in TA                                   : true
[04/09 22:10:36    182s] (I)      SS-aware routing                                   : true
[04/09 22:10:36    182s] (I)      Improve tree edge sharing                          : true
[04/09 22:10:36    182s] (I)      Improve 2D via estimation                          : true
[04/09 22:10:36    182s] (I)      Refine Steiner tree                                : true
[04/09 22:10:36    182s] (I)      Build spine tree                                   : true
[04/09 22:10:36    182s] (I)      Model pass through capacity                        : true
[04/09 22:10:36    182s] (I)      Extend blockages by a half GCell                   : true
[04/09 22:10:36    182s] (I)      Consider pin shapes                                : true
[04/09 22:10:36    182s] (I)      Consider pin shapes for all nodes                  : true
[04/09 22:10:36    182s] (I)      Consider NR APA                                    : true
[04/09 22:10:36    182s] (I)      Consider IO pin shape                              : true
[04/09 22:10:36    182s] (I)      Fix pin connection bug                             : true
[04/09 22:10:36    182s] (I)      Consider layer RC for local wires                  : true
[04/09 22:10:36    182s] (I)      Route to clock mesh pin                            : true
[04/09 22:10:36    182s] (I)      LA-aware pin escape length                         : 2
[04/09 22:10:36    182s] (I)      Connect multiple ports                             : true
[04/09 22:10:36    182s] (I)      Split for must join                                : true
[04/09 22:10:36    182s] (I)      Number of threads                                  : 1
[04/09 22:10:36    182s] (I)      Routing effort level                               : 10000
[04/09 22:10:36    182s] (I)      Prefer layer length threshold                      : 8
[04/09 22:10:36    182s] (I)      Overflow penalty cost                              : 10
[04/09 22:10:36    182s] (I)      A-star cost                                        : 0.300000
[04/09 22:10:36    182s] (I)      Misalignment cost                                  : 10.000000
[04/09 22:10:36    182s] (I)      Threshold for short IRoute                         : 6
[04/09 22:10:36    182s] (I)      Via cost during post routing                       : 1.000000
[04/09 22:10:36    182s] (I)      Layer congestion ratios                            : { { 1.0 } }
[04/09 22:10:36    182s] (I)      Source-to-sink ratio                               : 0.300000
[04/09 22:10:36    182s] (I)      Scenic ratio bound                                 : 3.000000
[04/09 22:10:36    182s] (I)      Segment layer relax scenic ratio                   : 1.250000
[04/09 22:10:36    182s] (I)      Source-sink aware LA ratio                         : 0.500000
[04/09 22:10:36    182s] (I)      PG-aware similar topology routing                  : true
[04/09 22:10:36    182s] (I)      Maze routing via cost fix                          : true
[04/09 22:10:36    182s] (I)      Apply PRL on PG terms                              : true
[04/09 22:10:36    182s] (I)      Apply PRL on obs objects                           : true
[04/09 22:10:36    182s] (I)      Handle range-type spacing rules                    : true
[04/09 22:10:36    182s] (I)      PG gap threshold multiplier                        : 10.000000
[04/09 22:10:36    182s] (I)      Parallel spacing query fix                         : true
[04/09 22:10:36    182s] (I)      Force source to root IR                            : true
[04/09 22:10:36    182s] (I)      Layer Weights                                      : L2:4 L3:2.5
[04/09 22:10:36    182s] (I)      Do not relax to DPT layer                          : true
[04/09 22:10:36    182s] (I)      No DPT in post routing                             : true
[04/09 22:10:36    182s] (I)      Modeling PG via merging fix                        : true
[04/09 22:10:36    182s] (I)      Shield aware TA                                    : true
[04/09 22:10:36    182s] (I)      Strong shield aware TA                             : true
[04/09 22:10:36    182s] (I)      Overflow calculation fix in LA                     : true
[04/09 22:10:36    182s] (I)      Post routing fix                                   : true
[04/09 22:10:36    182s] (I)      Strong post routing                                : true
[04/09 22:10:36    182s] (I)      Access via pillar from top                         : true
[04/09 22:10:36    182s] (I)      NDR via pillar fix                                 : true
[04/09 22:10:36    182s] (I)      Violation on path threshold                        : 1
[04/09 22:10:36    182s] (I)      Pass through capacity modeling                     : true
[04/09 22:10:36    182s] (I)      Select the non-relaxed segments in post routing stage : true
[04/09 22:10:36    182s] (I)      Select term pin box for io pin                     : true
[04/09 22:10:36    182s] (I)      Penalize NDR sharing                               : true
[04/09 22:10:36    182s] (I)      Enable special modeling                            : false
[04/09 22:10:36    182s] (I)      Keep fixed segments                                : true
[04/09 22:10:36    182s] (I)      Reorder net groups by key                          : true
[04/09 22:10:36    182s] (I)      Increase net scenic ratio                          : true
[04/09 22:10:36    182s] (I)      Method to set GCell size                           : row
[04/09 22:10:36    182s] (I)      Connect multiple ports and must join fix           : true
[04/09 22:10:36    182s] (I)      Avoid high resistance layers                       : true
[04/09 22:10:36    182s] (I)      Model find APA for IO pin fix                      : true
[04/09 22:10:36    182s] (I)      Avoid connecting non-metal layers                  : true
[04/09 22:10:36    182s] (I)      Use track pitch for NDR                            : true
[04/09 22:10:36    182s] (I)      Enable layer relax to lower layer                  : true
[04/09 22:10:36    182s] (I)      Enable layer relax to upper layer                  : true
[04/09 22:10:36    182s] (I)      Top layer relaxation fix                           : true
[04/09 22:10:36    182s] (I)      Handle non-default track width                     : false
[04/09 22:10:36    182s] (I)      Counted 44093 PG shapes. We will not process PG shapes layer by layer.
[04/09 22:10:36    182s] (I)      Use row-based GCell size
[04/09 22:10:36    182s] (I)      Use row-based GCell align
[04/09 22:10:36    182s] (I)      layer 0 area = 10000
[04/09 22:10:36    182s] (I)      layer 1 area = 16000
[04/09 22:10:36    182s] (I)      layer 2 area = 16000
[04/09 22:10:36    182s] (I)      layer 3 area = 16000
[04/09 22:10:36    182s] (I)      layer 4 area = 16000
[04/09 22:10:36    182s] (I)      layer 5 area = 16000
[04/09 22:10:36    182s] (I)      layer 6 area = 16000
[04/09 22:10:36    182s] (I)      layer 7 area = 16000
[04/09 22:10:36    182s] (I)      layer 8 area = 55000
[04/09 22:10:36    182s] (I)      layer 9 area = 4000000
[04/09 22:10:36    182s] (I)      GCell unit size   : 1672
[04/09 22:10:36    182s] (I)      GCell multiplier  : 1
[04/09 22:10:36    182s] (I)      GCell row height  : 1672
[04/09 22:10:36    182s] (I)      Actual row height : 1672
[04/09 22:10:36    182s] (I)      GCell align ref   : 310032 310032
[04/09 22:10:36    182s] [NR-eGR] Track table information for default rule: 
[04/09 22:10:36    182s] [NR-eGR] M1 has single uniform track structure
[04/09 22:10:36    182s] [NR-eGR] M2 has single uniform track structure
[04/09 22:10:36    182s] [NR-eGR] M3 has single uniform track structure
[04/09 22:10:36    182s] [NR-eGR] M4 has single uniform track structure
[04/09 22:10:36    182s] [NR-eGR] M5 has single uniform track structure
[04/09 22:10:36    182s] [NR-eGR] M6 has single uniform track structure
[04/09 22:10:36    182s] [NR-eGR] M7 has single uniform track structure
[04/09 22:10:36    182s] [NR-eGR] M8 has single uniform track structure
[04/09 22:10:36    182s] [NR-eGR] M9 has single uniform track structure
[04/09 22:10:36    182s] [NR-eGR] MRDL has single uniform track structure
[04/09 22:10:36    182s] (I)      ============== Default via ===============
[04/09 22:10:36    182s] (I)      +---+------------------+-----------------+
[04/09 22:10:36    182s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[04/09 22:10:36    182s] (I)      +---+------------------+-----------------+
[04/09 22:10:36    182s] (I)      | 1 |    1  VIA12SQ_C  |    4  VIA12SQ   |
[04/09 22:10:36    182s] (I)      | 2 |    7  VIA23SQ_C  |   10  VIA23SQ   |
[04/09 22:10:36    182s] (I)      | 3 |   13  VIA34SQ_C  |   17  VIA34BAR  |
[04/09 22:10:36    182s] (I)      | 4 |   19  VIA45SQ_C  |   23  VIA45BAR  |
[04/09 22:10:36    182s] (I)      | 5 |   25  VIA56SQ_C  |   29  VIA56BAR  |
[04/09 22:10:36    182s] (I)      | 6 |   31  VIA67SQ_C  |   35  VIA67BAR  |
[04/09 22:10:36    182s] (I)      | 7 |   37  VIA78SQ_C  |   41  VIA78BAR  |
[04/09 22:10:36    182s] (I)      | 8 |   43  VIA89_C    |   44  VIA89     |
[04/09 22:10:36    182s] (I)      | 9 |   45  VIA9RDL    |   45  VIA9RDL   |
[04/09 22:10:36    182s] (I)      +---+------------------+-----------------+
[04/09 22:10:36    182s] [NR-eGR] Read 2235 PG shapes
[04/09 22:10:36    182s] [NR-eGR] Read 0 clock shapes
[04/09 22:10:36    182s] [NR-eGR] Read 0 other shapes
[04/09 22:10:36    182s] [NR-eGR] #Routing Blockages  : 0
[04/09 22:10:36    182s] [NR-eGR] #Instance Blockages : 8891
[04/09 22:10:36    182s] [NR-eGR] #PG Blockages       : 2235
[04/09 22:10:36    182s] [NR-eGR] #Halo Blockages     : 0
[04/09 22:10:36    182s] [NR-eGR] #Boundary Blockages : 0
[04/09 22:10:36    182s] [NR-eGR] #Clock Blockages    : 0
[04/09 22:10:36    182s] [NR-eGR] #Other Blockages    : 0
[04/09 22:10:36    182s] (I)      Design has 0 blackboxes considered as all layer blockages.
[04/09 22:10:36    182s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/09 22:10:36    182s] [NR-eGR] Read 342 nets ( ignored 334 )
[04/09 22:10:36    182s] [NR-eGR] Connected 0 must-join pins/ports
[04/09 22:10:36    182s] (I)      early_global_route_priority property id does not exist.
[04/09 22:10:36    183s] (I)      Read Num Blocks=61829  Num Prerouted Wires=0  Num CS=0
[04/09 22:10:36    183s] (I)      Layer 1 (V) : #blockages 18770 : #preroutes 0
[04/09 22:10:36    183s] (I)      Layer 2 (H) : #blockages 11581 : #preroutes 0
[04/09 22:10:36    183s] (I)      Layer 3 (V) : #blockages 13270 : #preroutes 0
[04/09 22:10:36    183s] (I)      Layer 4 (H) : #blockages 8495 : #preroutes 0
[04/09 22:10:36    183s] (I)      Layer 5 (V) : #blockages 4871 : #preroutes 0
[04/09 22:10:36    183s] (I)      Layer 6 (H) : #blockages 4001 : #preroutes 0
[04/09 22:10:36    183s] (I)      Layer 7 (V) : #blockages 774 : #preroutes 0
[04/09 22:10:36    183s] (I)      Layer 8 (H) : #blockages 42 : #preroutes 0
[04/09 22:10:37    183s] (I)      Layer 9 (V) : #blockages 25 : #preroutes 0
[04/09 22:10:37    183s] (I)      Moved 19 terms for better access 
[04/09 22:10:37    183s] (I)      Number of ignored nets                =      0
[04/09 22:10:37    183s] (I)      Number of connected nets              =      0
[04/09 22:10:37    183s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[04/09 22:10:37    183s] (I)      Number of clock nets                  =      8.  Ignored: No
[04/09 22:10:37    183s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[04/09 22:10:37    183s] (I)      Number of special nets                =      0.  Ignored: Yes
[04/09 22:10:37    183s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[04/09 22:10:37    183s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[04/09 22:10:37    183s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[04/09 22:10:37    183s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[04/09 22:10:37    183s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/09 22:10:37    183s] [NR-eGR] There are 5 clock nets ( 5 with NDR ).
[04/09 22:10:37    183s] (I)      Ndr track 0 does not exist
[04/09 22:10:37    183s] (I)      Ndr track 0 does not exist
[04/09 22:10:37    183s] (I)      Ndr track 0 does not exist
[04/09 22:10:37    183s] (I)      ---------------------Grid Graph Info--------------------
[04/09 22:10:37    183s] (I)      Routing area        : (0, 0) - (1200096, 1200096)
[04/09 22:10:37    183s] (I)      Core area           : (310032, 310032) - (890064, 890064)
[04/09 22:10:37    183s] (I)      Site width          :   152  (dbu)
[04/09 22:10:37    183s] (I)      Row height          :  1672  (dbu)
[04/09 22:10:37    183s] (I)      GCell row height    :  1672  (dbu)
[04/09 22:10:37    183s] (I)      GCell width         :  1672  (dbu)
[04/09 22:10:37    183s] (I)      GCell height        :  1672  (dbu)
[04/09 22:10:37    183s] (I)      Grid                :   718   718    10
[04/09 22:10:37    183s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[04/09 22:10:37    183s] (I)      Vertical capacity   :     0  1672     0  1672     0  1672     0  1672     0  1672
[04/09 22:10:37    183s] (I)      Horizontal capacity :     0     0  1672     0  1672     0  1672     0  1672     0
[04/09 22:10:37    183s] (I)      Default wire width  :    50    56    56    56    56    56    56    56   160  2000
[04/09 22:10:37    183s] (I)      Default wire space  :    50    56    56    56    56    56    56    56    56  2000
[04/09 22:10:37    183s] (I)      Default wire pitch  :   100   112   112   112   112   112   112   112   216  4000
[04/09 22:10:37    183s] (I)      Default pitch size  :   100   152   304   304   608   608  1216  1216  2432  4864
[04/09 22:10:37    183s] (I)      First track coord   :   104   104   408   408   712   712  1320  1320  2536  4968
[04/09 22:10:37    183s] (I)      Num tracks per GCell: 16.72 11.00  5.50  5.50  2.75  2.75  1.38  1.38  0.69  0.34
[04/09 22:10:37    183s] (I)      Total num of tracks :  7895  7895  3947  3947  1973  1973   986   986   493   246
[04/09 22:10:37    183s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[04/09 22:10:37    183s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[04/09 22:10:37    183s] (I)      --------------------------------------------------------
[04/09 22:10:37    183s] 
[04/09 22:10:37    183s] [NR-eGR] ============ Routing rule table ============
[04/09 22:10:37    183s] [NR-eGR] Rule id: 0  Nets: 3
[04/09 22:10:37    183s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[04/09 22:10:37    183s] (I)                    Layer    2    3    4     5     6     7     8     9    10 
[04/09 22:10:37    183s] (I)                    Pitch  304  608  608  1216  1216  2432  2432  4864  9728 
[04/09 22:10:37    183s] (I)             #Used tracks    2    2    2     2     2     2     2     2     2 
[04/09 22:10:37    183s] (I)       #Fully used tracks    1    1    1     1     1     1     1     1     1 
[04/09 22:10:37    183s] [NR-eGR] Rule id: 1  Nets: 0
[04/09 22:10:37    183s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[04/09 22:10:37    183s] (I)                    Layer    2    3    4    5    6     7     8     9    10 
[04/09 22:10:37    183s] (I)                    Pitch  152  304  304  608  608  1216  1216  2432  4864 
[04/09 22:10:37    183s] (I)             #Used tracks    1    1    1    1    1     1     1     1     1 
[04/09 22:10:37    183s] (I)       #Fully used tracks    1    1    1    1    1     1     1     1     1 
[04/09 22:10:37    183s] [NR-eGR] Rule id: 2  Rule name: CTS_RULE  Nets: 2
[04/09 22:10:37    183s] (I)      ID:2 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):3/3
[04/09 22:10:37    183s] (I)                    Layer    2    3    4    5    6     7     8     9    10 
[04/09 22:10:37    183s] (I)                    Pitch  456  304  304  608  608  1216  1216  2432  4864 
[04/09 22:10:37    183s] (I)             #Used tracks    3    1    1    1    1     1     1     1     1 
[04/09 22:10:37    183s] (I)       #Fully used tracks    3    1    1    1    1     1     1     1     1 
[04/09 22:10:37    183s] [NR-eGR] ========================================
[04/09 22:10:37    183s] [NR-eGR] 
[04/09 22:10:37    183s] (I)      =============== Blocked Tracks ===============
[04/09 22:10:37    183s] (I)      +-------+---------+----------+---------------+
[04/09 22:10:37    183s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[04/09 22:10:37    183s] (I)      +-------+---------+----------+---------------+
[04/09 22:10:37    183s] (I)      |     1 |       0 |        0 |         0.00% |
[04/09 22:10:37    183s] (I)      |     2 | 5668610 |  1559061 |        27.50% |
[04/09 22:10:37    183s] (I)      |     3 | 2833946 |   745034 |        26.29% |
[04/09 22:10:37    183s] (I)      |     4 | 2833946 |   193382 |         6.82% |
[04/09 22:10:37    183s] (I)      |     5 | 1416614 |    89125 |         6.29% |
[04/09 22:10:37    183s] (I)      |     6 | 1416614 |    23286 |         1.64% |
[04/09 22:10:37    183s] (I)      |     7 |  707948 |    27421 |         3.87% |
[04/09 22:10:37    183s] (I)      |     8 |  707948 |    26642 |         3.76% |
[04/09 22:10:37    183s] (I)      |     9 |  353974 |      240 |         0.07% |
[04/09 22:10:37    183s] (I)      |    10 |  176628 |     8451 |         4.78% |
[04/09 22:10:37    183s] (I)      +-------+---------+----------+---------------+
[04/09 22:10:37    183s] (I)      Finished Import and model ( CPU: 0.89 sec, Real: 0.89 sec, Curr Mem: 2174.60 MB )
[04/09 22:10:37    183s] (I)      Reset routing kernel
[04/09 22:10:37    183s] (I)      Started Global Routing ( Curr Mem: 2174.60 MB )
[04/09 22:10:37    183s] (I)      totalPins=119  totalGlobalPin=118 (99.16%)
[04/09 22:10:37    183s] (I)      total 2D Cap : 2726431 = (1329950 H, 1396481 V)
[04/09 22:10:37    183s] [NR-eGR] Layer group 1: route 2 net(s) in layer range [5, 6]
[04/09 22:10:37    183s] (I)      
[04/09 22:10:37    183s] (I)      ============  Phase 1a Route ============
[04/09 22:10:37    183s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[04/09 22:10:37    183s] (I)      Usage: 356 = (145 H, 211 V) = (0.01% H, 0.02% V) = (2.424e+02um H, 3.528e+02um V)
[04/09 22:10:37    183s] (I)      
[04/09 22:10:37    183s] (I)      ============  Phase 1b Route ============
[04/09 22:10:37    183s] (I)      Usage: 356 = (145 H, 211 V) = (0.01% H, 0.02% V) = (2.424e+02um H, 3.528e+02um V)
[04/09 22:10:37    183s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.952320e+02um
[04/09 22:10:37    183s] (I)      
[04/09 22:10:37    183s] (I)      ============  Phase 1c Route ============
[04/09 22:10:37    183s] (I)      Usage: 356 = (145 H, 211 V) = (0.01% H, 0.02% V) = (2.424e+02um H, 3.528e+02um V)
[04/09 22:10:37    183s] (I)      
[04/09 22:10:37    183s] (I)      ============  Phase 1d Route ============
[04/09 22:10:37    183s] (I)      Usage: 356 = (145 H, 211 V) = (0.01% H, 0.02% V) = (2.424e+02um H, 3.528e+02um V)
[04/09 22:10:37    183s] (I)      
[04/09 22:10:37    183s] (I)      ============  Phase 1e Route ============
[04/09 22:10:37    183s] (I)      Usage: 356 = (145 H, 211 V) = (0.01% H, 0.02% V) = (2.424e+02um H, 3.528e+02um V)
[04/09 22:10:37    183s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.952320e+02um
[04/09 22:10:37    183s] (I)      
[04/09 22:10:37    183s] (I)      ============  Phase 1f Route ============
[04/09 22:10:37    183s] (I)      Usage: 356 = (145 H, 211 V) = (0.01% H, 0.02% V) = (2.424e+02um H, 3.528e+02um V)
[04/09 22:10:37    183s] (I)      
[04/09 22:10:37    183s] (I)      ============  Phase 1g Route ============
[04/09 22:10:37    183s] (I)      Usage: 356 = (145 H, 211 V) = (0.01% H, 0.02% V) = (2.424e+02um H, 3.528e+02um V)
[04/09 22:10:37    183s] (I)      #Nets         : 2
[04/09 22:10:37    183s] (I)      #Relaxed nets : 0
[04/09 22:10:37    183s] (I)      Wire length   : 356
[04/09 22:10:37    183s] (I)      
[04/09 22:10:37    183s] (I)      ============  Phase 1h Route ============
[04/09 22:10:37    183s] (I)      Usage: 356 = (145 H, 211 V) = (0.01% H, 0.02% V) = (2.424e+02um H, 3.528e+02um V)
[04/09 22:10:37    184s] (I)      total 2D Cap : 4755622 = (2097111 H, 2658511 V)
[04/09 22:10:37    184s] [NR-eGR] Layer group 2: route 3 net(s) in layer range [3, 4]
[04/09 22:10:37    184s] (I)      
[04/09 22:10:37    184s] (I)      ============  Phase 1a Route ============
[04/09 22:10:37    184s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 7
[04/09 22:10:37    184s] (I)      Usage: 1503 = (540 H, 963 V) = (0.03% H, 0.04% V) = (9.029e+02um H, 1.610e+03um V)
[04/09 22:10:37    184s] (I)      
[04/09 22:10:37    184s] (I)      ============  Phase 1b Route ============
[04/09 22:10:37    184s] (I)      Usage: 1503 = (540 H, 963 V) = (0.03% H, 0.04% V) = (9.029e+02um H, 1.610e+03um V)
[04/09 22:10:37    184s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.513016e+03um
[04/09 22:10:37    184s] (I)      
[04/09 22:10:37    184s] (I)      ============  Phase 1c Route ============
[04/09 22:10:37    184s] (I)      Level2 Grid: 144 x 144
[04/09 22:10:37    184s] (I)      Usage: 1503 = (540 H, 963 V) = (0.03% H, 0.04% V) = (9.029e+02um H, 1.610e+03um V)
[04/09 22:10:37    184s] (I)      
[04/09 22:10:37    184s] (I)      ============  Phase 1d Route ============
[04/09 22:10:37    184s] (I)      Usage: 1523 = (562 H, 961 V) = (0.03% H, 0.04% V) = (9.397e+02um H, 1.607e+03um V)
[04/09 22:10:37    184s] (I)      
[04/09 22:10:37    184s] (I)      ============  Phase 1e Route ============
[04/09 22:10:37    184s] (I)      Usage: 1523 = (562 H, 961 V) = (0.03% H, 0.04% V) = (9.397e+02um H, 1.607e+03um V)
[04/09 22:10:37    184s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.546456e+03um
[04/09 22:10:37    184s] (I)      
[04/09 22:10:37    184s] (I)      ============  Phase 1f Route ============
[04/09 22:10:37    184s] (I)      Usage: 1506 = (545 H, 961 V) = (0.03% H, 0.04% V) = (9.112e+02um H, 1.607e+03um V)
[04/09 22:10:37    184s] (I)      
[04/09 22:10:37    184s] (I)      ============  Phase 1g Route ============
[04/09 22:10:37    184s] (I)      Usage: 1196 = (462 H, 734 V) = (0.02% H, 0.03% V) = (7.725e+02um H, 1.227e+03um V)
[04/09 22:10:37    184s] (I)      #Nets         : 3
[04/09 22:10:37    184s] (I)      #Relaxed nets : 2
[04/09 22:10:37    184s] (I)      Wire length   : 223
[04/09 22:10:37    184s] [NR-eGR] Create a new net group with 2 nets and layer range [3, 6]
[04/09 22:10:37    184s] (I)      
[04/09 22:10:37    184s] (I)      ============  Phase 1h Route ============
[04/09 22:10:37    184s] (I)      Usage: 1196 = (462 H, 734 V) = (0.02% H, 0.03% V) = (7.725e+02um H, 1.227e+03um V)
[04/09 22:10:37    184s] (I)      total 2D Cap : 7490403 = (3430519 H, 4059884 V)
[04/09 22:10:37    184s] [NR-eGR] Layer group 3: route 2 net(s) in layer range [3, 6]
[04/09 22:10:37    184s] (I)      
[04/09 22:10:37    184s] (I)      ============  Phase 1a Route ============
[04/09 22:10:37    184s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 2
[04/09 22:10:37    184s] (I)      Usage: 2068 = (808 H, 1260 V) = (0.02% H, 0.03% V) = (1.351e+03um H, 2.107e+03um V)
[04/09 22:10:37    184s] (I)      
[04/09 22:10:37    184s] (I)      ============  Phase 1b Route ============
[04/09 22:10:37    184s] (I)      Usage: 2068 = (808 H, 1260 V) = (0.02% H, 0.03% V) = (1.351e+03um H, 2.107e+03um V)
[04/09 22:10:37    184s] (I)      Overflow of layer group 3: 0.00% H + 0.01% V. EstWL: 3.457696e+03um
[04/09 22:10:37    184s] (I)      
[04/09 22:10:37    184s] (I)      ============  Phase 1c Route ============
[04/09 22:10:37    184s] (I)      Level2 Grid: 144 x 144
[04/09 22:10:37    184s] (I)      Usage: 2069 = (809 H, 1260 V) = (0.02% H, 0.03% V) = (1.353e+03um H, 2.107e+03um V)
[04/09 22:10:37    184s] (I)      
[04/09 22:10:37    184s] (I)      ============  Phase 1d Route ============
[04/09 22:10:37    184s] (I)      Usage: 2070 = (810 H, 1260 V) = (0.02% H, 0.03% V) = (1.354e+03um H, 2.107e+03um V)
[04/09 22:10:37    184s] (I)      
[04/09 22:10:37    184s] (I)      ============  Phase 1e Route ============
[04/09 22:10:37    184s] (I)      Usage: 2070 = (810 H, 1260 V) = (0.02% H, 0.03% V) = (1.354e+03um H, 2.107e+03um V)
[04/09 22:10:37    184s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 3.461040e+03um
[04/09 22:10:37    184s] (I)      
[04/09 22:10:37    184s] (I)      ============  Phase 1f Route ============
[04/09 22:10:37    184s] (I)      Usage: 2070 = (810 H, 1260 V) = (0.02% H, 0.03% V) = (1.354e+03um H, 2.107e+03um V)
[04/09 22:10:37    184s] (I)      
[04/09 22:10:37    184s] (I)      ============  Phase 1g Route ============
[04/09 22:10:37    184s] (I)      Usage: 2050 = (793 H, 1257 V) = (0.02% H, 0.03% V) = (1.326e+03um H, 2.102e+03um V)
[04/09 22:10:37    184s] (I)      #Nets         : 2
[04/09 22:10:37    184s] (I)      #Relaxed nets : 1
[04/09 22:10:37    184s] (I)      Wire length   : 377
[04/09 22:10:37    184s] [NR-eGR] Create a new net group with 1 nets and layer range [3, 8]
[04/09 22:10:37    184s] (I)      
[04/09 22:10:37    184s] (I)      ============  Phase 1h Route ============
[04/09 22:10:37    184s] (I)      Usage: 2052 = (796 H, 1256 V) = (0.02% H, 0.03% V) = (1.331e+03um H, 2.100e+03um V)
[04/09 22:10:37    184s] (I)      total 2D Cap : 8859492 = (4113904 H, 4745588 V)
[04/09 22:10:37    184s] [NR-eGR] Layer group 4: route 1 net(s) in layer range [3, 8]
[04/09 22:10:37    184s] (I)      
[04/09 22:10:37    184s] (I)      ============  Phase 1a Route ============
[04/09 22:10:37    184s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[04/09 22:10:37    184s] (I)      Usage: 2525 = (967 H, 1558 V) = (0.02% H, 0.03% V) = (1.617e+03um H, 2.605e+03um V)
[04/09 22:10:37    184s] (I)      
[04/09 22:10:37    184s] (I)      ============  Phase 1b Route ============
[04/09 22:10:37    184s] (I)      Usage: 2525 = (967 H, 1558 V) = (0.02% H, 0.03% V) = (1.617e+03um H, 2.605e+03um V)
[04/09 22:10:37    184s] (I)      Overflow of layer group 4: 0.01% H + 0.01% V. EstWL: 4.221800e+03um
[04/09 22:10:37    184s] (I)      
[04/09 22:10:37    184s] (I)      ============  Phase 1c Route ============
[04/09 22:10:37    184s] (I)      Level2 Grid: 144 x 144
[04/09 22:10:37    184s] (I)      Usage: 2527 = (969 H, 1558 V) = (0.02% H, 0.03% V) = (1.620e+03um H, 2.605e+03um V)
[04/09 22:10:37    184s] (I)      
[04/09 22:10:37    184s] (I)      ============  Phase 1d Route ============
[04/09 22:10:38    184s] (I)      Usage: 2530 = (972 H, 1558 V) = (0.02% H, 0.03% V) = (1.625e+03um H, 2.605e+03um V)
[04/09 22:10:38    184s] (I)      
[04/09 22:10:38    184s] (I)      ============  Phase 1e Route ============
[04/09 22:10:38    184s] (I)      Usage: 2530 = (972 H, 1558 V) = (0.02% H, 0.03% V) = (1.625e+03um H, 2.605e+03um V)
[04/09 22:10:38    184s] [NR-eGR] Early Global Route overflow of layer group 4: 0.01% H + 0.00% V. EstWL: 4.230160e+03um
[04/09 22:10:38    184s] (I)      
[04/09 22:10:38    184s] (I)      ============  Phase 1f Route ============
[04/09 22:10:38    184s] (I)      Usage: 2546 = (972 H, 1574 V) = (0.02% H, 0.03% V) = (1.625e+03um H, 2.632e+03um V)
[04/09 22:10:38    184s] (I)      
[04/09 22:10:38    184s] (I)      ============  Phase 1g Route ============
[04/09 22:10:38    184s] (I)      Usage: 2518 = (962 H, 1556 V) = (0.02% H, 0.03% V) = (1.608e+03um H, 2.602e+03um V)
[04/09 22:10:38    184s] (I)      #Nets         : 1
[04/09 22:10:38    184s] (I)      #Relaxed nets : 1
[04/09 22:10:38    184s] (I)      Wire length   : 0
[04/09 22:10:38    184s] [NR-eGR] Create a new net group with 1 nets and layer range [3, 10]
[04/09 22:10:38    184s] (I)      
[04/09 22:10:38    184s] (I)      ============  Phase 1h Route ============
[04/09 22:10:38    184s] (I)      Usage: 2518 = (962 H, 1556 V) = (0.02% H, 0.03% V) = (1.608e+03um H, 2.602e+03um V)
[04/09 22:10:38    184s] (I)      total 2D Cap : 9382128 = (4468114 H, 4914014 V)
[04/09 22:10:38    184s] [NR-eGR] Layer group 5: route 1 net(s) in layer range [3, 10]
[04/09 22:10:38    184s] (I)      
[04/09 22:10:38    184s] (I)      ============  Phase 1a Route ============
[04/09 22:10:38    184s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[04/09 22:10:38    184s] (I)      Usage: 2991 = (1133 H, 1858 V) = (0.03% H, 0.04% V) = (1.894e+03um H, 3.107e+03um V)
[04/09 22:10:38    184s] (I)      
[04/09 22:10:38    184s] (I)      ============  Phase 1b Route ============
[04/09 22:10:38    184s] (I)      Usage: 2991 = (1133 H, 1858 V) = (0.03% H, 0.04% V) = (1.894e+03um H, 3.107e+03um V)
[04/09 22:10:38    184s] (I)      Overflow of layer group 5: 0.00% H + 0.01% V. EstWL: 5.000952e+03um
[04/09 22:10:38    184s] (I)      
[04/09 22:10:38    184s] (I)      ============  Phase 1c Route ============
[04/09 22:10:38    184s] (I)      Level2 Grid: 144 x 144
[04/09 22:10:38    184s] (I)      Usage: 2995 = (1137 H, 1858 V) = (0.03% H, 0.04% V) = (1.901e+03um H, 3.107e+03um V)
[04/09 22:10:38    184s] (I)      
[04/09 22:10:38    184s] (I)      ============  Phase 1d Route ============
[04/09 22:10:38    184s] (I)      Usage: 3025 = (1166 H, 1859 V) = (0.03% H, 0.04% V) = (1.950e+03um H, 3.108e+03um V)
[04/09 22:10:38    184s] (I)      
[04/09 22:10:38    184s] (I)      ============  Phase 1e Route ============
[04/09 22:10:38    184s] (I)      Usage: 3025 = (1166 H, 1859 V) = (0.03% H, 0.04% V) = (1.950e+03um H, 3.108e+03um V)
[04/09 22:10:38    184s] [NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 5.057800e+03um
[04/09 22:10:38    184s] (I)      
[04/09 22:10:38    184s] (I)      ============  Phase 1f Route ============
[04/09 22:10:38    184s] (I)      Usage: 3025 = (1166 H, 1859 V) = (0.03% H, 0.04% V) = (1.950e+03um H, 3.108e+03um V)
[04/09 22:10:38    184s] (I)      
[04/09 22:10:38    184s] (I)      ============  Phase 1g Route ============
[04/09 22:10:38    184s] (I)      Usage: 2923 = (1108 H, 1815 V) = (0.02% H, 0.04% V) = (1.853e+03um H, 3.035e+03um V)
[04/09 22:10:38    184s] (I)      #Nets         : 1
[04/09 22:10:38    184s] (I)      #Relaxed nets : 1
[04/09 22:10:38    184s] (I)      Wire length   : 0
[04/09 22:10:38    184s] [NR-eGR] Create a new net group with 1 nets and layer range [2, 10]
[04/09 22:10:38    184s] (I)      
[04/09 22:10:38    184s] (I)      ============  Phase 1h Route ============
[04/09 22:10:38    184s] (I)      Usage: 2923 = (1108 H, 1815 V) = (0.02% H, 0.04% V) = (1.853e+03um H, 3.035e+03um V)
[04/09 22:10:38    185s] (I)      total 2D Cap : 13572841 = (4468114 H, 9104727 V)
[04/09 22:10:38    185s] [NR-eGR] Layer group 6: route 1 net(s) in layer range [2, 10]
[04/09 22:10:38    185s] (I)      
[04/09 22:10:38    185s] (I)      ============  Phase 1a Route ============
[04/09 22:10:38    185s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 1
[04/09 22:10:38    185s] (I)      Usage: 3845 = (1461 H, 2384 V) = (0.03% H, 0.03% V) = (2.443e+03um H, 3.986e+03um V)
[04/09 22:10:38    185s] (I)      
[04/09 22:10:38    185s] (I)      ============  Phase 1b Route ============
[04/09 22:10:38    185s] (I)      Usage: 3845 = (1461 H, 2384 V) = (0.03% H, 0.03% V) = (2.443e+03um H, 3.986e+03um V)
[04/09 22:10:38    185s] (I)      Overflow of layer group 6: 0.00% H + 0.00% V. EstWL: 6.428840e+03um
[04/09 22:10:38    185s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[04/09 22:10:38    185s] (I)      Congestion threshold : each 60.00, sum 90.00
[04/09 22:10:38    185s] (I)      
[04/09 22:10:38    185s] (I)      ============  Phase 1c Route ============
[04/09 22:10:38    185s] (I)      Level2 Grid: 144 x 144
[04/09 22:10:38    185s] (I)      Usage: 3845 = (1461 H, 2384 V) = (0.03% H, 0.03% V) = (2.443e+03um H, 3.986e+03um V)
[04/09 22:10:38    185s] (I)      
[04/09 22:10:38    185s] (I)      ============  Phase 1d Route ============
[04/09 22:10:38    185s] (I)      Usage: 3857 = (1473 H, 2384 V) = (0.03% H, 0.03% V) = (2.463e+03um H, 3.986e+03um V)
[04/09 22:10:38    185s] (I)      
[04/09 22:10:38    185s] (I)      ============  Phase 1e Route ============
[04/09 22:10:38    185s] (I)      Usage: 3857 = (1473 H, 2384 V) = (0.03% H, 0.03% V) = (2.463e+03um H, 3.986e+03um V)
[04/09 22:10:38    185s] [NR-eGR] Early Global Route overflow of layer group 6: 0.00% H + 0.00% V. EstWL: 6.448904e+03um
[04/09 22:10:38    185s] (I)      
[04/09 22:10:38    185s] (I)      ============  Phase 1f Route ============
[04/09 22:10:38    185s] (I)      Usage: 3857 = (1473 H, 2384 V) = (0.03% H, 0.03% V) = (2.463e+03um H, 3.986e+03um V)
[04/09 22:10:38    185s] (I)      
[04/09 22:10:38    185s] (I)      ============  Phase 1g Route ============
[04/09 22:10:38    185s] (I)      Usage: 3836 = (1450 H, 2386 V) = (0.03% H, 0.03% V) = (2.424e+03um H, 3.989e+03um V)
[04/09 22:10:38    185s] (I)      
[04/09 22:10:38    185s] (I)      ============  Phase 1h Route ============
[04/09 22:10:38    185s] (I)      Usage: 3836 = (1450 H, 2386 V) = (0.03% H, 0.03% V) = (2.424e+03um H, 3.989e+03um V)
[04/09 22:10:38    185s] (I)      
[04/09 22:10:38    185s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/09 22:10:38    185s] [NR-eGR]                        OverCon            
[04/09 22:10:38    185s] [NR-eGR]                         #Gcell     %Gcell
[04/09 22:10:38    185s] [NR-eGR]        Layer               (1)    OverCon
[04/09 22:10:38    185s] [NR-eGR] ----------------------------------------------
[04/09 22:10:38    185s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[04/09 22:10:38    185s] [NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[04/09 22:10:38    185s] [NR-eGR]      M3 ( 3)         1( 0.00%)   ( 0.00%) 
[04/09 22:10:38    185s] [NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[04/09 22:10:38    185s] [NR-eGR]      M5 ( 5)         0( 0.00%)   ( 0.00%) 
[04/09 22:10:38    185s] [NR-eGR]      M6 ( 6)         0( 0.00%)   ( 0.00%) 
[04/09 22:10:38    185s] [NR-eGR]      M7 ( 7)         0( 0.00%)   ( 0.00%) 
[04/09 22:10:38    185s] [NR-eGR]      M8 ( 8)         0( 0.00%)   ( 0.00%) 
[04/09 22:10:38    185s] [NR-eGR]      M9 ( 9)         0( 0.00%)   ( 0.00%) 
[04/09 22:10:38    185s] [NR-eGR]    MRDL (10)         0( 0.00%)   ( 0.00%) 
[04/09 22:10:38    185s] [NR-eGR] ----------------------------------------------
[04/09 22:10:38    185s] [NR-eGR]        Total         1( 0.00%)   ( 0.00%) 
[04/09 22:10:38    185s] [NR-eGR] 
[04/09 22:10:38    185s] (I)      Finished Global Routing ( CPU: 1.62 sec, Real: 1.61 sec, Curr Mem: 2178.54 MB )
[04/09 22:10:38    185s] (I)      total 2D Cap : 13605534 = (4478582 H, 9126952 V)
[04/09 22:10:39    185s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[04/09 22:10:39    185s] (I)      ============= Track Assignment ============
[04/09 22:10:39    185s] (I)      Started Track Assignment (1T) ( Curr Mem: 2178.54 MB )
[04/09 22:10:39    185s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[04/09 22:10:39    185s] (I)      Run Multi-thread track assignment
[04/09 22:10:39    185s] (I)      Finished Track Assignment (1T) ( CPU: 0.17 sec, Real: 0.17 sec, Curr Mem: 2178.54 MB )
[04/09 22:10:39    185s] (I)      Started Export ( Curr Mem: 2178.54 MB )
[04/09 22:10:39    185s] [NR-eGR]               Length (um)  Vias 
[04/09 22:10:39    185s] [NR-eGR] --------------------------------
[04/09 22:10:39    185s] [NR-eGR]  M1    (1H)             0  1170 
[04/09 22:10:39    185s] [NR-eGR]  M2    (2V)          4054  1565 
[04/09 22:10:39    185s] [NR-eGR]  M3    (3H)          7198   806 
[04/09 22:10:39    185s] [NR-eGR]  M4    (4V)          4972   381 
[04/09 22:10:39    185s] [NR-eGR]  M5    (5H)          4006   316 
[04/09 22:10:39    185s] [NR-eGR]  M6    (6V)         10248   183 
[04/09 22:10:39    185s] [NR-eGR]  M7    (7H)          3219    33 
[04/09 22:10:39    185s] [NR-eGR]  M8    (8V)           966    11 
[04/09 22:10:39    185s] [NR-eGR]  M9    (9H)           182     0 
[04/09 22:10:39    185s] [NR-eGR]  MRDL  (10V)            0     0 
[04/09 22:10:39    185s] [NR-eGR] --------------------------------
[04/09 22:10:39    185s] [NR-eGR]        Total        34845  4465 
[04/09 22:10:39    185s] [NR-eGR] --------------------------------------------------------------------------
[04/09 22:10:39    185s] [NR-eGR] Total half perimeter of net bounding box: 31792um
[04/09 22:10:39    185s] [NR-eGR] Total length: 34845um, number of vias: 4465
[04/09 22:10:39    185s] [NR-eGR] --------------------------------------------------------------------------
[04/09 22:10:39    185s] [NR-eGR] Total eGR-routed clock nets wire length: 2414um, number of vias: 369
[04/09 22:10:39    185s] [NR-eGR] --------------------------------------------------------------------------
[04/09 22:10:39    185s] [NR-eGR] Report for selected net(s) only.
[04/09 22:10:39    185s] [NR-eGR]               Length (um)  Vias 
[04/09 22:10:39    185s] [NR-eGR] --------------------------------
[04/09 22:10:39    185s] [NR-eGR]  M1    (1H)             0   100 
[04/09 22:10:39    185s] [NR-eGR]  M2    (2V)            37   106 
[04/09 22:10:39    185s] [NR-eGR]  M3    (3H)           276    94 
[04/09 22:10:39    185s] [NR-eGR]  M4    (4V)           839    40 
[04/09 22:10:39    185s] [NR-eGR]  M5    (5H)           353    20 
[04/09 22:10:39    185s] [NR-eGR]  M6    (6V)           722     9 
[04/09 22:10:39    185s] [NR-eGR]  M7    (7H)           187     0 
[04/09 22:10:39    185s] [NR-eGR]  M8    (8V)             0     0 
[04/09 22:10:39    185s] [NR-eGR]  M9    (9H)             0     0 
[04/09 22:10:39    185s] [NR-eGR]  MRDL  (10V)            0     0 
[04/09 22:10:39    185s] [NR-eGR] --------------------------------
[04/09 22:10:39    185s] [NR-eGR]        Total         2414   369 
[04/09 22:10:39    185s] [NR-eGR] --------------------------------------------------------------------------
[04/09 22:10:39    185s] [NR-eGR] Total half perimeter of net bounding box: 1923um
[04/09 22:10:39    185s] [NR-eGR] Total length: 2414um, number of vias: 369
[04/09 22:10:39    185s] [NR-eGR] --------------------------------------------------------------------------
[04/09 22:10:39    185s] [NR-eGR] Total routed clock nets wire length: 2414um, number of vias: 369
[04/09 22:10:39    185s] [NR-eGR] --------------------------------------------------------------------------
[04/09 22:10:39    185s] (I)      Finished Export ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 2178.54 MB )
[04/09 22:10:39    185s] [NR-eGR] Finished Early Global Route kernel ( CPU: 3.04 sec, Real: 3.05 sec, Curr Mem: 2126.54 MB )
[04/09 22:10:39    185s] (I)      ======================================== Runtime Summary ========================================
[04/09 22:10:39    185s] (I)       Step                                              %       Start      Finish      Real       CPU 
[04/09 22:10:39    185s] (I)      -------------------------------------------------------------------------------------------------
[04/09 22:10:39    185s] (I)       Early Global Route kernel                   100.00%  114.56 sec  117.61 sec  3.05 sec  3.04 sec 
[04/09 22:10:39    185s] (I)       +-Import and model                           29.13%  114.59 sec  115.48 sec  0.89 sec  0.89 sec 
[04/09 22:10:39    185s] (I)       | +-Create place DB                           0.09%  114.59 sec  114.60 sec  0.00 sec  0.00 sec 
[04/09 22:10:39    185s] (I)       | | +-Import place data                       0.08%  114.59 sec  114.60 sec  0.00 sec  0.00 sec 
[04/09 22:10:39    185s] (I)       | | | +-Read instances and placement          0.02%  114.59 sec  114.60 sec  0.00 sec  0.00 sec 
[04/09 22:10:39    185s] (I)       | | | +-Read nets                             0.03%  114.60 sec  114.60 sec  0.00 sec  0.00 sec 
[04/09 22:10:39    185s] (I)       | +-Create route DB                          25.69%  114.60 sec  115.38 sec  0.78 sec  0.78 sec 
[04/09 22:10:39    185s] (I)       | | +-Import route data (1T)                 25.55%  114.60 sec  115.38 sec  0.78 sec  0.78 sec 
[04/09 22:10:39    185s] (I)       | | | +-Read blockages ( Layer 2-10 )         1.25%  114.61 sec  114.65 sec  0.04 sec  0.04 sec 
[04/09 22:10:39    185s] (I)       | | | | +-Read routing blockages              0.00%  114.61 sec  114.61 sec  0.00 sec  0.00 sec 
[04/09 22:10:39    185s] (I)       | | | | +-Read instance blockages             0.04%  114.61 sec  114.61 sec  0.00 sec  0.01 sec 
[04/09 22:10:39    185s] (I)       | | | | +-Read PG blockages                   1.09%  114.61 sec  114.64 sec  0.03 sec  0.03 sec 
[04/09 22:10:39    185s] (I)       | | | | +-Read clock blockages                0.00%  114.64 sec  114.64 sec  0.00 sec  0.00 sec 
[04/09 22:10:39    185s] (I)       | | | | +-Read other blockages                0.00%  114.64 sec  114.64 sec  0.00 sec  0.00 sec 
[04/09 22:10:39    185s] (I)       | | | | +-Read halo blockages                 0.00%  114.64 sec  114.64 sec  0.00 sec  0.00 sec 
[04/09 22:10:39    185s] (I)       | | | | +-Read boundary cut boxes             0.00%  114.64 sec  114.64 sec  0.00 sec  0.00 sec 
[04/09 22:10:39    185s] (I)       | | | +-Read blackboxes                       0.00%  114.65 sec  114.65 sec  0.00 sec  0.00 sec 
[04/09 22:10:39    185s] (I)       | | | +-Read prerouted                        0.01%  114.65 sec  114.65 sec  0.00 sec  0.00 sec 
[04/09 22:10:39    185s] (I)       | | | +-Read unlegalized nets                 0.00%  114.65 sec  114.65 sec  0.00 sec  0.00 sec 
[04/09 22:10:39    185s] (I)       | | | +-Read nets                             0.01%  114.65 sec  114.65 sec  0.00 sec  0.00 sec 
[04/09 22:10:39    185s] (I)       | | | +-Set up via pillars                    0.00%  114.65 sec  114.65 sec  0.00 sec  0.00 sec 
[04/09 22:10:39    185s] (I)       | | | +-Initialize 3D grid graph              6.36%  114.65 sec  114.84 sec  0.19 sec  0.20 sec 
[04/09 22:10:39    185s] (I)       | | | +-Model blockage capacity              17.60%  114.84 sec  115.38 sec  0.54 sec  0.53 sec 
[04/09 22:10:39    185s] (I)       | | | | +-Initialize 3D capacity             16.17%  114.84 sec  115.34 sec  0.49 sec  0.49 sec 
[04/09 22:10:39    185s] (I)       | | | +-Move terms for access (1T)            0.01%  115.38 sec  115.38 sec  0.00 sec  0.00 sec 
[04/09 22:10:39    185s] (I)       | +-Read aux data                             0.00%  115.38 sec  115.38 sec  0.00 sec  0.00 sec 
[04/09 22:10:39    185s] (I)       | +-Others data preparation                   0.04%  115.38 sec  115.38 sec  0.00 sec  0.00 sec 
[04/09 22:10:39    185s] (I)       | +-Create route kernel                       3.23%  115.38 sec  115.48 sec  0.10 sec  0.11 sec 
[04/09 22:10:39    185s] (I)       +-Global Routing                             52.96%  115.48 sec  117.09 sec  1.61 sec  1.62 sec 
[04/09 22:10:39    185s] (I)       | +-Initialization                            0.20%  115.48 sec  115.49 sec  0.01 sec  0.00 sec 
[04/09 22:10:39    185s] (I)       | +-Net group 1                               4.21%  115.49 sec  115.62 sec  0.13 sec  0.13 sec 
[04/09 22:10:39    185s] (I)       | | +-Generate topology                       0.00%  115.49 sec  115.49 sec  0.00 sec  0.00 sec 
[04/09 22:10:39    185s] (I)       | | +-Phase 1a                                1.56%  115.54 sec  115.59 sec  0.05 sec  0.04 sec 
[04/09 22:10:39    185s] (I)       | | | +-Pattern routing (1T)                  0.14%  115.54 sec  115.55 sec  0.00 sec  0.00 sec 
[04/09 22:10:39    185s] (I)       | | | +-Pattern Routing Avoiding Blockages    1.40%  115.55 sec  115.59 sec  0.04 sec  0.04 sec 
[04/09 22:10:39    185s] (I)       | | +-Phase 1b                                0.32%  115.59 sec  115.60 sec  0.01 sec  0.01 sec 
[04/09 22:10:39    185s] (I)       | | | +-Monotonic routing (1T)                0.24%  115.59 sec  115.60 sec  0.01 sec  0.01 sec 
[04/09 22:10:39    185s] (I)       | | +-Phase 1c                                0.00%  115.60 sec  115.60 sec  0.00 sec  0.00 sec 
[04/09 22:10:39    185s] (I)       | | +-Phase 1d                                0.00%  115.60 sec  115.60 sec  0.00 sec  0.00 sec 
[04/09 22:10:39    185s] (I)       | | +-Phase 1e                                0.09%  115.60 sec  115.60 sec  0.00 sec  0.00 sec 
[04/09 22:10:39    185s] (I)       | | | +-Route legalization                    0.01%  115.60 sec  115.60 sec  0.00 sec  0.00 sec 
[04/09 22:10:39    185s] (I)       | | | | +-Legalize Blockage Violations        0.00%  115.60 sec  115.60 sec  0.00 sec  0.00 sec 
[04/09 22:10:39    185s] (I)       | | +-Phase 1f                                0.00%  115.61 sec  115.61 sec  0.00 sec  0.00 sec 
[04/09 22:10:39    185s] (I)       | | +-Phase 1g                                0.13%  115.61 sec  115.61 sec  0.00 sec  0.02 sec 
[04/09 22:10:39    185s] (I)       | | | +-Post Routing                          0.12%  115.61 sec  115.61 sec  0.00 sec  0.02 sec 
[04/09 22:10:39    185s] (I)       | | +-Phase 1h                                0.13%  115.61 sec  115.61 sec  0.00 sec  0.00 sec 
[04/09 22:10:39    185s] (I)       | | | +-Post Routing                          0.12%  115.61 sec  115.61 sec  0.00 sec  0.00 sec 
[04/09 22:10:39    185s] (I)       | | +-Layer assignment (1T)                   0.07%  115.61 sec  115.62 sec  0.00 sec  0.00 sec 
[04/09 22:10:39    185s] (I)       | +-Net group 2                               8.02%  115.62 sec  115.86 sec  0.24 sec  0.25 sec 
[04/09 22:10:39    185s] (I)       | | +-Generate topology                       0.03%  115.62 sec  115.62 sec  0.00 sec  0.00 sec 
[04/09 22:10:39    185s] (I)       | | +-Phase 1a                                1.58%  115.67 sec  115.72 sec  0.05 sec  0.05 sec 
[04/09 22:10:39    185s] (I)       | | | +-Pattern routing (1T)                  0.15%  115.67 sec  115.67 sec  0.00 sec  0.01 sec 
[04/09 22:10:39    185s] (I)       | | | +-Pattern Routing Avoiding Blockages    1.38%  115.67 sec  115.72 sec  0.04 sec  0.04 sec 
[04/09 22:10:39    185s] (I)       | | +-Phase 1b                                0.25%  115.72 sec  115.72 sec  0.01 sec  0.01 sec 
[04/09 22:10:39    185s] (I)       | | | +-Monotonic routing (1T)                0.16%  115.72 sec  115.72 sec  0.00 sec  0.01 sec 
[04/09 22:10:39    185s] (I)       | | +-Phase 1c                                0.58%  115.72 sec  115.74 sec  0.02 sec  0.02 sec 
[04/09 22:10:39    185s] (I)       | | | +-Two level Routing                     0.57%  115.72 sec  115.74 sec  0.02 sec  0.02 sec 
[04/09 22:10:39    185s] (I)       | | | | +-Two Level Routing (Regular)         0.12%  115.73 sec  115.74 sec  0.00 sec  0.00 sec 
[04/09 22:10:39    185s] (I)       | | | | +-Two Level Routing (Strong)          0.12%  115.74 sec  115.74 sec  0.00 sec  0.01 sec 
[04/09 22:10:39    185s] (I)       | | +-Phase 1d                                1.96%  115.74 sec  115.80 sec  0.06 sec  0.06 sec 
[04/09 22:10:39    185s] (I)       | | | +-Detoured routing (1T)                 1.94%  115.74 sec  115.80 sec  0.06 sec  0.06 sec 
[04/09 22:10:39    185s] (I)       | | +-Phase 1e                                0.09%  115.80 sec  115.81 sec  0.00 sec  0.00 sec 
[04/09 22:10:39    185s] (I)       | | | +-Route legalization                    0.01%  115.80 sec  115.80 sec  0.00 sec  0.00 sec 
[04/09 22:10:39    185s] (I)       | | | | +-Legalize Blockage Violations        0.00%  115.80 sec  115.80 sec  0.00 sec  0.00 sec 
[04/09 22:10:39    185s] (I)       | | +-Phase 1f                                1.07%  115.81 sec  115.84 sec  0.03 sec  0.03 sec 
[04/09 22:10:39    185s] (I)       | | | +-Congestion clean                      1.05%  115.81 sec  115.84 sec  0.03 sec  0.03 sec 
[04/09 22:10:39    185s] (I)       | | +-Phase 1g                                0.40%  115.84 sec  115.85 sec  0.01 sec  0.01 sec 
[04/09 22:10:39    185s] (I)       | | | +-Post Routing                          0.38%  115.84 sec  115.85 sec  0.01 sec  0.01 sec 
[04/09 22:10:39    185s] (I)       | | +-Phase 1h                                0.26%  115.85 sec  115.86 sec  0.01 sec  0.01 sec 
[04/09 22:10:39    185s] (I)       | | | +-Post Routing                          0.24%  115.85 sec  115.86 sec  0.01 sec  0.01 sec 
[04/09 22:10:39    185s] (I)       | | +-Layer assignment (1T)                   0.06%  115.86 sec  115.86 sec  0.00 sec  0.00 sec 
[04/09 22:10:39    185s] (I)       | +-Net group 3                               8.09%  115.86 sec  116.11 sec  0.25 sec  0.24 sec 
[04/09 22:10:39    185s] (I)       | | +-Generate topology                       0.03%  115.86 sec  115.86 sec  0.00 sec  0.00 sec 
[04/09 22:10:39    185s] (I)       | | +-Phase 1a                                1.56%  115.93 sec  115.98 sec  0.05 sec  0.05 sec 
[04/09 22:10:39    185s] (I)       | | | +-Pattern routing (1T)                  0.15%  115.93 sec  115.94 sec  0.00 sec  0.00 sec 
[04/09 22:10:39    185s] (I)       | | | +-Pattern Routing Avoiding Blockages    1.37%  115.94 sec  115.98 sec  0.04 sec  0.05 sec 
[04/09 22:10:39    185s] (I)       | | +-Phase 1b                                0.23%  115.98 sec  115.99 sec  0.01 sec  0.00 sec 
[04/09 22:10:39    185s] (I)       | | | +-Monotonic routing (1T)                0.15%  115.98 sec  115.99 sec  0.00 sec  0.00 sec 
[04/09 22:10:39    185s] (I)       | | +-Phase 1c                                0.56%  115.99 sec  116.00 sec  0.02 sec  0.02 sec 
[04/09 22:10:39    185s] (I)       | | | +-Two level Routing                     0.55%  115.99 sec  116.00 sec  0.02 sec  0.02 sec 
[04/09 22:10:39    185s] (I)       | | | | +-Two Level Routing (Regular)         0.13%  116.00 sec  116.00 sec  0.00 sec  0.01 sec 
[04/09 22:10:39    185s] (I)       | | | | +-Two Level Routing (Strong)          0.12%  116.00 sec  116.00 sec  0.00 sec  0.00 sec 
[04/09 22:10:39    185s] (I)       | | +-Phase 1d                                1.69%  116.01 sec  116.06 sec  0.05 sec  0.06 sec 
[04/09 22:10:39    185s] (I)       | | | +-Detoured routing (1T)                 1.67%  116.01 sec  116.06 sec  0.05 sec  0.06 sec 
[04/09 22:10:39    185s] (I)       | | +-Phase 1e                                0.09%  116.06 sec  116.06 sec  0.00 sec  0.00 sec 
[04/09 22:10:39    185s] (I)       | | | +-Route legalization                    0.01%  116.06 sec  116.06 sec  0.00 sec  0.00 sec 
[04/09 22:10:39    185s] (I)       | | | | +-Legalize Blockage Violations        0.00%  116.06 sec  116.06 sec  0.00 sec  0.00 sec 
[04/09 22:10:39    185s] (I)       | | +-Phase 1f                                0.61%  116.06 sec  116.08 sec  0.02 sec  0.02 sec 
[04/09 22:10:39    185s] (I)       | | | +-Congestion clean                      0.59%  116.06 sec  116.08 sec  0.02 sec  0.02 sec 
[04/09 22:10:39    185s] (I)       | | +-Phase 1g                                0.44%  116.08 sec  116.09 sec  0.01 sec  0.01 sec 
[04/09 22:10:39    185s] (I)       | | | +-Post Routing                          0.42%  116.08 sec  116.09 sec  0.01 sec  0.01 sec 
[04/09 22:10:39    185s] (I)       | | +-Phase 1h                                0.34%  116.09 sec  116.10 sec  0.01 sec  0.01 sec 
[04/09 22:10:39    185s] (I)       | | | +-Post Routing                          0.32%  116.09 sec  116.10 sec  0.01 sec  0.01 sec 
[04/09 22:10:39    185s] (I)       | | +-Layer assignment (1T)                   0.07%  116.10 sec  116.11 sec  0.00 sec  0.00 sec 
[04/09 22:10:39    185s] (I)       | +-Net group 4                               8.52%  116.11 sec  116.37 sec  0.26 sec  0.26 sec 
[04/09 22:10:39    185s] (I)       | | +-Generate topology                       0.02%  116.11 sec  116.11 sec  0.00 sec  0.00 sec 
[04/09 22:10:39    185s] (I)       | | +-Phase 1a                                1.59%  116.20 sec  116.25 sec  0.05 sec  0.05 sec 
[04/09 22:10:39    185s] (I)       | | | +-Pattern routing (1T)                  0.15%  116.20 sec  116.20 sec  0.00 sec  0.01 sec 
[04/09 22:10:39    185s] (I)       | | | +-Pattern Routing Avoiding Blockages    1.40%  116.20 sec  116.25 sec  0.04 sec  0.04 sec 
[04/09 22:10:39    185s] (I)       | | +-Phase 1b                                0.24%  116.25 sec  116.25 sec  0.01 sec  0.01 sec 
[04/09 22:10:39    185s] (I)       | | | +-Monotonic routing (1T)                0.16%  116.25 sec  116.25 sec  0.00 sec  0.00 sec 
[04/09 22:10:39    185s] (I)       | | +-Phase 1c                                0.61%  116.26 sec  116.27 sec  0.02 sec  0.02 sec 
[04/09 22:10:39    185s] (I)       | | | +-Two level Routing                     0.60%  116.26 sec  116.27 sec  0.02 sec  0.02 sec 
[04/09 22:10:39    186s] (I)       | | | | +-Two Level Routing (Regular)         0.14%  116.26 sec  116.27 sec  0.00 sec  0.01 sec 
[04/09 22:10:39    186s] (I)       | | | | +-Two Level Routing (Strong)          0.14%  116.27 sec  116.27 sec  0.00 sec  0.00 sec 
[04/09 22:10:39    186s] (I)       | | +-Phase 1d                                1.97%  116.27 sec  116.33 sec  0.06 sec  0.06 sec 
[04/09 22:10:39    186s] (I)       | | | +-Detoured routing (1T)                 1.95%  116.27 sec  116.33 sec  0.06 sec  0.06 sec 
[04/09 22:10:39    186s] (I)       | | +-Phase 1e                                0.09%  116.33 sec  116.34 sec  0.00 sec  0.00 sec 
[04/09 22:10:39    186s] (I)       | | | +-Route legalization                    0.01%  116.34 sec  116.34 sec  0.00 sec  0.00 sec 
[04/09 22:10:39    186s] (I)       | | | | +-Legalize Blockage Violations        0.00%  116.34 sec  116.34 sec  0.00 sec  0.00 sec 
[04/09 22:10:39    186s] (I)       | | +-Phase 1f                                0.45%  116.34 sec  116.35 sec  0.01 sec  0.02 sec 
[04/09 22:10:39    186s] (I)       | | | +-Congestion clean                      0.43%  116.34 sec  116.35 sec  0.01 sec  0.01 sec 
[04/09 22:10:39    186s] (I)       | | +-Phase 1g                                0.33%  116.35 sec  116.36 sec  0.01 sec  0.01 sec 
[04/09 22:10:39    186s] (I)       | | | +-Post Routing                          0.31%  116.35 sec  116.36 sec  0.01 sec  0.01 sec 
[04/09 22:10:39    186s] (I)       | | +-Phase 1h                                0.16%  116.36 sec  116.37 sec  0.00 sec  0.00 sec 
[04/09 22:10:39    186s] (I)       | | | +-Post Routing                          0.14%  116.36 sec  116.37 sec  0.00 sec  0.00 sec 
[04/09 22:10:39    186s] (I)       | +-Net group 5                               8.21%  116.37 sec  116.62 sec  0.25 sec  0.26 sec 
[04/09 22:10:39    186s] (I)       | | +-Generate topology                       0.02%  116.37 sec  116.37 sec  0.00 sec  0.01 sec 
[04/09 22:10:39    186s] (I)       | | +-Phase 1a                                1.57%  116.48 sec  116.53 sec  0.05 sec  0.04 sec 
[04/09 22:10:39    186s] (I)       | | | +-Pattern routing (1T)                  0.16%  116.48 sec  116.49 sec  0.00 sec  0.00 sec 
[04/09 22:10:39    186s] (I)       | | | +-Pattern Routing Avoiding Blockages    1.38%  116.49 sec  116.53 sec  0.04 sec  0.04 sec 
[04/09 22:10:39    186s] (I)       | | +-Phase 1b                                0.23%  116.53 sec  116.54 sec  0.01 sec  0.01 sec 
[04/09 22:10:39    186s] (I)       | | | +-Monotonic routing (1T)                0.15%  116.53 sec  116.54 sec  0.00 sec  0.01 sec 
[04/09 22:10:39    186s] (I)       | | +-Phase 1c                                0.58%  116.54 sec  116.56 sec  0.02 sec  0.03 sec 
[04/09 22:10:39    186s] (I)       | | | +-Two level Routing                     0.57%  116.54 sec  116.56 sec  0.02 sec  0.03 sec 
[04/09 22:10:39    186s] (I)       | | | | +-Two Level Routing (Regular)         0.13%  116.55 sec  116.55 sec  0.00 sec  0.00 sec 
[04/09 22:10:39    186s] (I)       | | | | +-Two Level Routing (Strong)          0.12%  116.55 sec  116.56 sec  0.00 sec  0.01 sec 
[04/09 22:10:39    186s] (I)       | | +-Phase 1d                                1.41%  116.56 sec  116.60 sec  0.04 sec  0.04 sec 
[04/09 22:10:39    186s] (I)       | | | +-Detoured routing (1T)                 1.39%  116.56 sec  116.60 sec  0.04 sec  0.04 sec 
[04/09 22:10:39    186s] (I)       | | +-Phase 1e                                0.09%  116.60 sec  116.60 sec  0.00 sec  0.00 sec 
[04/09 22:10:39    186s] (I)       | | | +-Route legalization                    0.01%  116.60 sec  116.60 sec  0.00 sec  0.00 sec 
[04/09 22:10:39    186s] (I)       | | | | +-Legalize Blockage Violations        0.00%  116.60 sec  116.60 sec  0.00 sec  0.00 sec 
[04/09 22:10:39    186s] (I)       | | +-Phase 1f                                0.00%  116.60 sec  116.60 sec  0.00 sec  0.00 sec 
[04/09 22:10:39    186s] (I)       | | +-Phase 1g                                0.31%  116.60 sec  116.61 sec  0.01 sec  0.01 sec 
[04/09 22:10:39    186s] (I)       | | | +-Post Routing                          0.29%  116.60 sec  116.61 sec  0.01 sec  0.01 sec 
[04/09 22:10:39    186s] (I)       | | +-Phase 1h                                0.14%  116.61 sec  116.62 sec  0.00 sec  0.01 sec 
[04/09 22:10:39    186s] (I)       | | | +-Post Routing                          0.12%  116.61 sec  116.62 sec  0.00 sec  0.01 sec 
[04/09 22:10:39    186s] (I)       | +-Net group 6                              12.35%  116.62 sec  116.99 sec  0.38 sec  0.38 sec 
[04/09 22:10:39    186s] (I)       | | +-Generate topology                       0.00%  116.62 sec  116.62 sec  0.00 sec  0.00 sec 
[04/09 22:10:39    186s] (I)       | | +-Phase 1a                                2.34%  116.81 sec  116.88 sec  0.07 sec  0.07 sec 
[04/09 22:10:39    186s] (I)       | | | +-Pattern routing (1T)                  0.15%  116.81 sec  116.81 sec  0.00 sec  0.01 sec 
[04/09 22:10:39    186s] (I)       | | | +-Pattern Routing Avoiding Blockages    1.53%  116.81 sec  116.86 sec  0.05 sec  0.04 sec 
[04/09 22:10:39    186s] (I)       | | | +-Add via demand to 2D                  0.61%  116.86 sec  116.88 sec  0.02 sec  0.02 sec 
[04/09 22:10:39    186s] (I)       | | +-Phase 1b                                0.25%  116.88 sec  116.89 sec  0.01 sec  0.02 sec 
[04/09 22:10:39    186s] (I)       | | | +-Monotonic routing (1T)                0.16%  116.88 sec  116.88 sec  0.00 sec  0.02 sec 
[04/09 22:10:39    186s] (I)       | | +-Phase 1c                                0.61%  116.89 sec  116.91 sec  0.02 sec  0.01 sec 
[04/09 22:10:39    186s] (I)       | | | +-Two level Routing                     0.59%  116.89 sec  116.90 sec  0.02 sec  0.01 sec 
[04/09 22:10:39    186s] (I)       | | | | +-Two Level Routing (Regular)         0.13%  116.90 sec  116.90 sec  0.00 sec  0.00 sec 
[04/09 22:10:39    186s] (I)       | | | | +-Two Level Routing (Strong)          0.13%  116.90 sec  116.90 sec  0.00 sec  0.00 sec 
[04/09 22:10:39    186s] (I)       | | +-Phase 1d                                0.38%  116.91 sec  116.92 sec  0.01 sec  0.01 sec 
[04/09 22:10:39    186s] (I)       | | | +-Detoured routing (1T)                 0.36%  116.91 sec  116.92 sec  0.01 sec  0.01 sec 
[04/09 22:10:39    186s] (I)       | | +-Phase 1e                                0.09%  116.92 sec  116.92 sec  0.00 sec  0.01 sec 
[04/09 22:10:39    186s] (I)       | | | +-Route legalization                    0.01%  116.92 sec  116.92 sec  0.00 sec  0.00 sec 
[04/09 22:10:39    186s] (I)       | | | | +-Legalize Blockage Violations        0.00%  116.92 sec  116.92 sec  0.00 sec  0.00 sec 
[04/09 22:10:39    186s] (I)       | | +-Phase 1f                                0.00%  116.92 sec  116.92 sec  0.00 sec  0.00 sec 
[04/09 22:10:39    186s] (I)       | | +-Phase 1g                                0.15%  116.92 sec  116.93 sec  0.00 sec  0.00 sec 
[04/09 22:10:39    186s] (I)       | | | +-Post Routing                          0.14%  116.92 sec  116.93 sec  0.00 sec  0.00 sec 
[04/09 22:10:39    186s] (I)       | | +-Phase 1h                                0.17%  116.93 sec  116.93 sec  0.01 sec  0.01 sec 
[04/09 22:10:39    186s] (I)       | | | +-Post Routing                          0.15%  116.93 sec  116.93 sec  0.00 sec  0.01 sec 
[04/09 22:10:39    186s] (I)       | | +-Layer assignment (1T)                   0.08%  116.99 sec  116.99 sec  0.00 sec  0.00 sec 
[04/09 22:10:39    186s] (I)       +-Export 3D cong map                          9.43%  117.10 sec  117.38 sec  0.29 sec  0.28 sec 
[04/09 22:10:39    186s] (I)       | +-Export 2D cong map                        1.17%  117.35 sec  117.38 sec  0.04 sec  0.04 sec 
[04/09 22:10:39    186s] (I)       +-Extract Global 3D Wires                     0.00%  117.38 sec  117.38 sec  0.00 sec  0.00 sec 
[04/09 22:10:39    186s] (I)       +-Track Assignment (1T)                       5.65%  117.38 sec  117.56 sec  0.17 sec  0.17 sec 
[04/09 22:10:39    186s] (I)       | +-Initialization                            0.00%  117.38 sec  117.38 sec  0.00 sec  0.00 sec 
[04/09 22:10:39    186s] (I)       | +-Track Assignment Kernel                   5.58%  117.38 sec  117.55 sec  0.17 sec  0.17 sec 
[04/09 22:10:39    186s] (I)       | +-Free Memory                               0.00%  117.56 sec  117.56 sec  0.00 sec  0.00 sec 
[04/09 22:10:39    186s] (I)       +-Export                                      0.81%  117.56 sec  117.58 sec  0.02 sec  0.03 sec 
[04/09 22:10:39    186s] (I)       | +-Export DB wires                           0.05%  117.56 sec  117.56 sec  0.00 sec  0.00 sec 
[04/09 22:10:39    186s] (I)       | | +-Export all nets                         0.01%  117.56 sec  117.56 sec  0.00 sec  0.00 sec 
[04/09 22:10:39    186s] (I)       | | +-Set wire vias                           0.00%  117.56 sec  117.56 sec  0.00 sec  0.00 sec 
[04/09 22:10:39    186s] (I)       | +-Report wirelength                         0.63%  117.56 sec  117.58 sec  0.02 sec  0.02 sec 
[04/09 22:10:39    186s] (I)       | +-Update net boxes                          0.06%  117.58 sec  117.58 sec  0.00 sec  0.00 sec 
[04/09 22:10:39    186s] (I)       | +-Update timing                             0.00%  117.58 sec  117.58 sec  0.00 sec  0.00 sec 
[04/09 22:10:39    186s] (I)       +-Postprocess design                          0.85%  117.58 sec  117.61 sec  0.03 sec  0.02 sec 
[04/09 22:10:39    186s] (I)      ======================= Summary by functions ========================
[04/09 22:10:39    186s] (I)       Lv  Step                                      %      Real       CPU 
[04/09 22:10:39    186s] (I)      ---------------------------------------------------------------------
[04/09 22:10:39    186s] (I)        0  Early Global Route kernel           100.00%  3.05 sec  3.04 sec 
[04/09 22:10:39    186s] (I)        1  Global Routing                       52.96%  1.61 sec  1.62 sec 
[04/09 22:10:39    186s] (I)        1  Import and model                     29.13%  0.89 sec  0.89 sec 
[04/09 22:10:39    186s] (I)        1  Export 3D cong map                    9.43%  0.29 sec  0.28 sec 
[04/09 22:10:39    186s] (I)        1  Track Assignment (1T)                 5.65%  0.17 sec  0.17 sec 
[04/09 22:10:39    186s] (I)        1  Postprocess design                    0.85%  0.03 sec  0.02 sec 
[04/09 22:10:39    186s] (I)        1  Export                                0.81%  0.02 sec  0.03 sec 
[04/09 22:10:39    186s] (I)        1  Extract Global 3D Wires               0.00%  0.00 sec  0.00 sec 
[04/09 22:10:39    186s] (I)        2  Create route DB                      25.69%  0.78 sec  0.78 sec 
[04/09 22:10:39    186s] (I)        2  Net group 6                          12.35%  0.38 sec  0.38 sec 
[04/09 22:10:39    186s] (I)        2  Net group 4                           8.52%  0.26 sec  0.26 sec 
[04/09 22:10:39    186s] (I)        2  Net group 5                           8.21%  0.25 sec  0.26 sec 
[04/09 22:10:39    186s] (I)        2  Net group 3                           8.09%  0.25 sec  0.24 sec 
[04/09 22:10:39    186s] (I)        2  Net group 2                           8.02%  0.24 sec  0.25 sec 
[04/09 22:10:39    186s] (I)        2  Track Assignment Kernel               5.58%  0.17 sec  0.17 sec 
[04/09 22:10:39    186s] (I)        2  Net group 1                           4.21%  0.13 sec  0.13 sec 
[04/09 22:10:39    186s] (I)        2  Create route kernel                   3.23%  0.10 sec  0.11 sec 
[04/09 22:10:39    186s] (I)        2  Export 2D cong map                    1.17%  0.04 sec  0.04 sec 
[04/09 22:10:39    186s] (I)        2  Report wirelength                     0.63%  0.02 sec  0.02 sec 
[04/09 22:10:39    186s] (I)        2  Initialization                        0.20%  0.01 sec  0.00 sec 
[04/09 22:10:39    186s] (I)        2  Create place DB                       0.09%  0.00 sec  0.00 sec 
[04/09 22:10:39    186s] (I)        2  Update net boxes                      0.06%  0.00 sec  0.00 sec 
[04/09 22:10:39    186s] (I)        2  Export DB wires                       0.05%  0.00 sec  0.00 sec 
[04/09 22:10:39    186s] (I)        2  Others data preparation               0.04%  0.00 sec  0.00 sec 
[04/09 22:10:39    186s] (I)        2  Update timing                         0.00%  0.00 sec  0.00 sec 
[04/09 22:10:39    186s] (I)        2  Free Memory                           0.00%  0.00 sec  0.00 sec 
[04/09 22:10:39    186s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[04/09 22:10:39    186s] (I)        3  Import route data (1T)               25.55%  0.78 sec  0.78 sec 
[04/09 22:10:39    186s] (I)        3  Phase 1a                             10.20%  0.31 sec  0.30 sec 
[04/09 22:10:39    186s] (I)        3  Phase 1d                              7.42%  0.23 sec  0.23 sec 
[04/09 22:10:39    186s] (I)        3  Phase 1c                              2.95%  0.09 sec  0.10 sec 
[04/09 22:10:39    186s] (I)        3  Phase 1f                              2.13%  0.06 sec  0.07 sec 
[04/09 22:10:39    186s] (I)        3  Phase 1g                              1.76%  0.05 sec  0.06 sec 
[04/09 22:10:39    186s] (I)        3  Phase 1b                              1.52%  0.05 sec  0.06 sec 
[04/09 22:10:39    186s] (I)        3  Phase 1h                              1.19%  0.04 sec  0.04 sec 
[04/09 22:10:39    186s] (I)        3  Phase 1e                              0.53%  0.02 sec  0.01 sec 
[04/09 22:10:39    186s] (I)        3  Layer assignment (1T)                 0.28%  0.01 sec  0.00 sec 
[04/09 22:10:39    186s] (I)        3  Generate topology                     0.09%  0.00 sec  0.01 sec 
[04/09 22:10:39    186s] (I)        3  Import place data                     0.08%  0.00 sec  0.00 sec 
[04/09 22:10:39    186s] (I)        3  Export all nets                       0.01%  0.00 sec  0.00 sec 
[04/09 22:10:39    186s] (I)        3  Set wire vias                         0.00%  0.00 sec  0.00 sec 
[04/09 22:10:39    186s] (I)        4  Model blockage capacity              17.60%  0.54 sec  0.53 sec 
[04/09 22:10:39    186s] (I)        4  Pattern Routing Avoiding Blockages    8.46%  0.26 sec  0.25 sec 
[04/09 22:10:39    186s] (I)        4  Detoured routing (1T)                 7.32%  0.22 sec  0.23 sec 
[04/09 22:10:39    186s] (I)        4  Initialize 3D grid graph              6.36%  0.19 sec  0.20 sec 
[04/09 22:10:39    186s] (I)        4  Two level Routing                     2.87%  0.09 sec  0.10 sec 
[04/09 22:10:39    186s] (I)        4  Post Routing                          2.76%  0.08 sec  0.10 sec 
[04/09 22:10:39    186s] (I)        4  Congestion clean                      2.07%  0.06 sec  0.06 sec 
[04/09 22:10:39    186s] (I)        4  Read blockages ( Layer 2-10 )         1.25%  0.04 sec  0.04 sec 
[04/09 22:10:39    186s] (I)        4  Monotonic routing (1T)                1.02%  0.03 sec  0.05 sec 
[04/09 22:10:39    186s] (I)        4  Pattern routing (1T)                  0.90%  0.03 sec  0.03 sec 
[04/09 22:10:39    186s] (I)        4  Add via demand to 2D                  0.61%  0.02 sec  0.02 sec 
[04/09 22:10:39    186s] (I)        4  Route legalization                    0.08%  0.00 sec  0.00 sec 
[04/09 22:10:39    186s] (I)        4  Read nets                             0.04%  0.00 sec  0.00 sec 
[04/09 22:10:39    186s] (I)        4  Read instances and placement          0.02%  0.00 sec  0.00 sec 
[04/09 22:10:39    186s] (I)        4  Read prerouted                        0.01%  0.00 sec  0.00 sec 
[04/09 22:10:39    186s] (I)        4  Move terms for access (1T)            0.01%  0.00 sec  0.00 sec 
[04/09 22:10:39    186s] (I)        4  Read unlegalized nets                 0.00%  0.00 sec  0.00 sec 
[04/09 22:10:39    186s] (I)        4  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[04/09 22:10:39    186s] (I)        4  Set up via pillars                    0.00%  0.00 sec  0.00 sec 
[04/09 22:10:39    186s] (I)        5  Initialize 3D capacity               16.17%  0.49 sec  0.49 sec 
[04/09 22:10:39    186s] (I)        5  Read PG blockages                     1.09%  0.03 sec  0.03 sec 
[04/09 22:10:39    186s] (I)        5  Two Level Routing (Regular)           0.66%  0.02 sec  0.02 sec 
[04/09 22:10:39    186s] (I)        5  Two Level Routing (Strong)            0.64%  0.02 sec  0.02 sec 
[04/09 22:10:39    186s] (I)        5  Read instance blockages               0.04%  0.00 sec  0.01 sec 
[04/09 22:10:39    186s] (I)        5  Legalize Blockage Violations          0.01%  0.00 sec  0.00 sec 
[04/09 22:10:39    186s] (I)        5  Read clock blockages                  0.00%  0.00 sec  0.00 sec 
[04/09 22:10:39    186s] (I)        5  Read other blockages                  0.00%  0.00 sec  0.00 sec 
[04/09 22:10:39    186s] (I)        5  Read halo blockages                   0.00%  0.00 sec  0.00 sec 
[04/09 22:10:39    186s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[04/09 22:10:39    186s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[04/09 22:10:39    186s]         Early Global Route - eGR only step done. (took cpu=0:00:03.2 real=0:00:03.2)
[04/09 22:10:39    186s]       Routing using eGR only done.
[04/09 22:10:39    186s] Net route status summary:
[04/09 22:10:39    186s]   Clock:         8 (unrouted=3, trialRouted=0, noStatus=0, routed=5, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[04/09 22:10:39    186s]   Non-clock:  1546 (unrouted=1224, trialRouted=322, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=1212, (crossesIlmBoundary AND tooFewTerms=0)])
[04/09 22:10:39    186s] 
[04/09 22:10:39    186s] CCOPT: Done with clock implementation routing.
[04/09 22:10:39    186s] 
[04/09 22:10:39    186s]       Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:03.2 real=0:00:03.2)
[04/09 22:10:39    186s]     Clock implementation routing done.
[04/09 22:10:39    186s]     Leaving CCOpt scope - extractRC...
[04/09 22:10:39    186s]     Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[04/09 22:10:39    186s] **WARN: (IMPEXT-6191):	Using a captable file is not recommended for process nodes less than or equal to 32 nm due to parasitic accuracy concerns. The Quantus QRC technology file should be specified for all RC corners using the command create_rc_corner or update_rc_corner, which will then be used for preRoute and postRoute(effort level medium or high or signoff) extraction engines.
[04/09 22:10:39    186s] Type 'man IMPEXT-6191' for more detail.
[04/09 22:10:39    186s] Extraction called for design 'fifo1_sram' of instances=321 and nets=1554 using extraction engine 'preRoute' .
[04/09 22:10:39    186s] PreRoute RC Extraction called for design fifo1_sram.
[04/09 22:10:39    186s] RC Extraction called in multi-corner(2) mode.
[04/09 22:10:39    186s] RCMode: PreRoute
[04/09 22:10:39    186s]       RC Corner Indexes            0       1   
[04/09 22:10:39    186s] Capacitance Scaling Factor   : 1.00000 1.00000 
[04/09 22:10:39    186s] Resistance Scaling Factor    : 1.00000 1.00000 
[04/09 22:10:39    186s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[04/09 22:10:39    186s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[04/09 22:10:39    186s] Shrink Factor                : 1.00000
[04/09 22:10:39    186s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/09 22:10:39    186s] Using capacitance table file ...
[04/09 22:10:39    186s] 
[04/09 22:10:39    186s] Trim Metal Layers:
[04/09 22:10:39    186s] LayerId::1 widthSet size::4
[04/09 22:10:39    186s] LayerId::2 widthSet size::4
[04/09 22:10:39    186s] LayerId::3 widthSet size::5
[04/09 22:10:39    186s] LayerId::4 widthSet size::5
[04/09 22:10:39    186s] LayerId::5 widthSet size::5
[04/09 22:10:39    186s] LayerId::6 widthSet size::5
[04/09 22:10:39    186s] LayerId::7 widthSet size::5
[04/09 22:10:39    186s] LayerId::8 widthSet size::5
[04/09 22:10:39    186s] LayerId::9 widthSet size::4
[04/09 22:10:39    186s] LayerId::10 widthSet size::2
[04/09 22:10:39    186s] Updating RC grid for preRoute extraction ...
[04/09 22:10:39    186s] eee: pegSigSF::1.070000
[04/09 22:10:39    186s] Initializing multi-corner capacitance tables ... 
[04/09 22:10:39    186s] Initializing multi-corner resistance tables ...
[04/09 22:10:40    186s] eee: l::1 avDens::0.093729 usedTrk::10561.578657 availTrk::112682.147875 sigTrk::10561.578657
[04/09 22:10:40    186s] eee: l::2 avDens::0.015877 usedTrk::245.264654 availTrk::15448.101154 sigTrk::245.264654
[04/09 22:10:40    186s] eee: l::3 avDens::0.044119 usedTrk::450.706520 availTrk::10215.806527 sigTrk::450.706520
[04/09 22:10:40    186s] eee: l::4 avDens::0.034727 usedTrk::2007.740072 availTrk::57815.575721 sigTrk::2007.740072
[04/09 22:10:40    186s] eee: l::5 avDens::0.073560 usedTrk::2128.043719 availTrk::28929.541716 sigTrk::2128.043719
[04/09 22:10:40    186s] eee: l::6 avDens::0.074689 usedTrk::2746.119019 availTrk::36767.500000 sigTrk::2746.119019
[04/09 22:10:40    186s] eee: l::7 avDens::0.097545 usedTrk::1722.164233 availTrk::17655.000000 sigTrk::1722.164233
[04/09 22:10:40    186s] eee: l::8 avDens::0.066500 usedTrk::751.612859 availTrk::11302.500000 sigTrk::751.612859
[04/09 22:10:40    186s] eee: l::9 avDens::0.054351 usedTrk::17.562141 availTrk::323.125000 sigTrk::17.562141
[04/09 22:10:40    186s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/09 22:10:40    186s] {RT cmax 0 10 10 {9 0} 1}
[04/09 22:10:40    186s] eee: LAM: n=32 LLS=2-3 HLS=3-5 rDens=0.292644 uaWl=1.000000 uaWlH=0.662688 aWlH=0.000000 lMod=0 pMax=0.934800 pMod=77 wcR=0.472500 newSi=0.001600 wHLS=1.181250 siPrev=0 viaL=0.000000
[04/09 22:10:40    186s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.8  Real Time: 0:00:01.0  MEM: 2126.539M)
[04/09 22:10:40    186s]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[04/09 22:10:40    186s]     Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.8 real=0:00:00.8)
[04/09 22:10:40    186s]     Leaving CCOpt scope - Initializing placement interface...
[04/09 22:10:40    186s] OPERPROF: Starting DPlace-Init at level 1, MEM:2126.5M, EPOCH TIME: 1712725840.196822
[04/09 22:10:40    186s] Processing tracks to init pin-track alignment.
[04/09 22:10:40    186s] z: 2, totalTracks: 1
[04/09 22:10:40    186s] z: 4, totalTracks: 1
[04/09 22:10:40    186s] z: 6, totalTracks: 1
[04/09 22:10:40    186s] z: 8, totalTracks: 1
[04/09 22:10:40    186s] #spOpts: N=28 autoPA advPA mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/09 22:10:40    186s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2126.5M, EPOCH TIME: 1712725840.227929
[04/09 22:10:40    186s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:10:40    186s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:10:40    187s] 
[04/09 22:10:40    187s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 22:10:40    187s] OPERPROF:     Starting CMU at level 3, MEM:2126.5M, EPOCH TIME: 1712725840.358813
[04/09 22:10:40    187s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.004, MEM:2126.5M, EPOCH TIME: 1712725840.362493
[04/09 22:10:40    187s] 
[04/09 22:10:40    187s] Bad Lib Cell Checking (CMU) is done! (0)
[04/09 22:10:40    187s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.150, REAL:0.142, MEM:2126.5M, EPOCH TIME: 1712725840.369791
[04/09 22:10:40    187s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2126.5M, EPOCH TIME: 1712725840.370057
[04/09 22:10:40    187s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2126.5M, EPOCH TIME: 1712725840.370247
[04/09 22:10:40    187s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=2126.5MB).
[04/09 22:10:40    187s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.180, REAL:0.174, MEM:2126.5M, EPOCH TIME: 1712725840.370805
[04/09 22:10:40    187s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.2 real=0:00:00.2)
[04/09 22:10:40    187s]     Legalizer reserving space for clock trees
[04/09 22:10:40    187s]     Calling post conditioning for eGRPC...
[04/09 22:10:40    187s]       eGRPC...
[04/09 22:10:40    187s]         eGRPC active optimizations:
[04/09 22:10:40    187s]          - Move Down
[04/09 22:10:40    187s]          - Downsizing before DRV sizing
[04/09 22:10:40    187s]          - DRV fixing with sizing
[04/09 22:10:40    187s]          - Move to fanout
[04/09 22:10:40    187s]          - Cloning
[04/09 22:10:40    187s]         
[04/09 22:10:40    187s]         Currently running CTS, using active skew data
[04/09 22:10:40    187s]         Reset bufferability constraints...
[04/09 22:10:40    187s]         Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
[04/09 22:10:40    187s]         Clock tree timing engine global stage delay update for max_corner:setup.late...
[04/09 22:10:40    187s] End AAE Lib Interpolated Model. (MEM=2126.54 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/09 22:10:40    187s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'wclk2x' in RC corner cmax.
[04/09 22:10:40    187s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'wclk2x'. Using estimated values, based on estimated route, as a fallback.
[04/09 22:10:40    187s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'rclk' in RC corner cmax.
[04/09 22:10:40    187s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'rclk'. Using estimated values, based on estimated route, as a fallback.
[04/09 22:10:40    187s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'wclk' in RC corner cmax.
[04/09 22:10:40    187s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'wclk'. Using estimated values, based on estimated route, as a fallback.
[04/09 22:10:40    187s]         Clock tree timing engine global stage delay update for max_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/09 22:10:40    187s]         Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/09 22:10:40    187s]         Clock DAG stats eGRPC initial state:
[04/09 22:10:40    187s]           cell counts      : b=2, i=0, icg=0, dcg=0, l=3, total=5
[04/09 22:10:40    187s]           sink counts      : regular=112, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=112
[04/09 22:10:40    187s]           misc counts      : r=3, pp=0
[04/09 22:10:40    187s]           cell areas       : b=21.348um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=36000.000um^2, total=36021.348um^2
[04/09 22:10:40    187s]           cell capacitance : b=6.757fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=7722.259fF, total=7729.015fF
[04/09 22:10:40    187s]           sink capacitance : total=67.694fF, avg=0.604fF, sd=0.239fF, min=0.021fF, max=0.702fF
[04/09 22:10:40    187s]           wire capacitance : top=0.000fF, trunk=82.956fF, leaf=163.819fF, total=246.775fF
[04/09 22:10:40    187s]           wire lengths     : top=0.000um, trunk=594.162um, leaf=1820.063um, total=2414.225um
[04/09 22:10:40    187s]           hp wire lengths  : top=0.000um, trunk=1196.968um, leaf=1647.969um, total=2844.937um
[04/09 22:10:40    187s]         Clock DAG net violations eGRPC initial state:
[04/09 22:10:40    187s]           Capacitance : {count=3, worst=[2582.883fF, 2582.883fF, 2582.883fF]} avg=2582.883fF sd=0.000fF sum=7748.649fF
[04/09 22:10:40    187s]         Clock DAG primary half-corner transition distribution eGRPC initial state:
[04/09 22:10:40    187s]           Trunk : target=0.250ns count=5 avg=0.081ns sd=0.111ns min=0.000ns max=0.202ns {3 <= 0.150ns, 0 <= 0.200ns, 2 <= 0.225ns, 0 <= 0.237ns, 0 <= 0.250ns}
[04/09 22:10:40    187s]           Leaf  : target=0.187ns count=2 avg=0.073ns sd=0.001ns min=0.072ns max=0.074ns {2 <= 0.112ns, 0 <= 0.149ns, 0 <= 0.168ns, 0 <= 0.177ns, 0 <= 0.187ns}
[04/09 22:10:40    187s]           Leaf  : target=0.250ns count=1 avg=0.207ns sd=0.000ns min=0.207ns max=0.207ns {0 <= 0.150ns, 0 <= 0.200ns, 1 <= 0.225ns, 0 <= 0.237ns, 0 <= 0.250ns}
[04/09 22:10:40    187s]         Clock DAG library cell distribution eGRPC initial state {count}:
[04/09 22:10:40    187s]            Bufs: NBUFFX32_RVT: 2 
[04/09 22:10:40    187s]          Logics: I1025_NS: 3 
[04/09 22:10:40    187s]         Clock DAG hash eGRPC initial state: 13548666466993538273 13574053425395350675
[04/09 22:10:40    187s]         CTS services accumulated run-time stats eGRPC initial state:
[04/09 22:10:40    187s]           delay calculator: calls=11703, total_wall_time=0.977s, mean_wall_time=0.083ms
[04/09 22:10:40    187s]           legalizer: calls=413, total_wall_time=0.064s, mean_wall_time=0.154ms
[04/09 22:10:40    187s]           steiner router: calls=11695, total_wall_time=0.930s, mean_wall_time=0.080ms
[04/09 22:10:40    187s]         Primary reporting skew groups eGRPC initial state:
[04/09 22:10:40    187s]           skew_group rclk/func_max_sdc: insertion delay [min=0.544, max=0.569, avg=0.559, sd=0.004], skew [0.025 vs 0.085], 100% {0.544, 0.569} (wid=0.031 ws=0.025) (gid=0.538 gs=0.000)
[04/09 22:10:40    187s]               min path sink: fifomem/genblk1_3__U/CE2
[04/09 22:10:40    187s]               max path sink: fifomem/genblk1_5__U/CE2
[04/09 22:10:40    187s]         Skew group summary eGRPC initial state:
[04/09 22:10:40    187s]           skew_group rclk/func_max_sdc: insertion delay [min=0.544, max=0.569, avg=0.559, sd=0.004], skew [0.025 vs 0.085], 100% {0.544, 0.569} (wid=0.031 ws=0.025) (gid=0.538 gs=0.000)
[04/09 22:10:40    187s]           skew_group rclk/func_min_sdc: insertion delay [min=0.544, max=0.569, avg=0.559, sd=0.004], skew [0.025 vs 0.085], 100% {0.544, 0.569} (wid=0.031 ws=0.025) (gid=0.538 gs=0.000)
[04/09 22:10:40    187s]           skew_group wclk/func_max_sdc: insertion delay [min=0.540, max=0.562, avg=0.559, sd=0.003], skew [0.022 vs 0.085], 100% {0.540, 0.562} (wid=0.028 ws=0.022) (gid=0.534 gs=0.000)
[04/09 22:10:40    187s]           skew_group wclk/func_min_sdc: insertion delay [min=0.540, max=0.562, avg=0.559, sd=0.003], skew [0.022 vs 0.085], 100% {0.540, 0.562} (wid=0.028 ws=0.022) (gid=0.534 gs=0.000)
[04/09 22:10:40    187s]           skew_group wclk2x/func_max_sdc: insertion delay [min=0.440, max=0.447, avg=0.444, sd=0.003], skew [0.006 vs 0.085], 100% {0.440, 0.447} (wid=0.013 ws=0.006) (gid=0.433 gs=0.000)
[04/09 22:10:40    187s]           skew_group wclk2x/func_min_sdc: insertion delay [min=0.440, max=0.447, avg=0.444, sd=0.003], skew [0.006 vs 0.085], 100% {0.440, 0.447} (wid=0.013 ws=0.006) (gid=0.433 gs=0.000)
[04/09 22:10:40    187s]         eGRPC Moving buffers...
[04/09 22:10:40    187s]           Clock DAG hash before 'eGRPC Moving buffers': 13548666466993538273 13574053425395350675
[04/09 22:10:40    187s]           CTS services accumulated run-time stats before 'eGRPC Moving buffers':
[04/09 22:10:40    187s]             delay calculator: calls=11703, total_wall_time=0.977s, mean_wall_time=0.083ms
[04/09 22:10:40    187s]             legalizer: calls=413, total_wall_time=0.064s, mean_wall_time=0.154ms
[04/09 22:10:40    187s]             steiner router: calls=11695, total_wall_time=0.930s, mean_wall_time=0.080ms
[04/09 22:10:40    187s]           Violation analysis...
[04/09 22:10:40    187s]           Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/09 22:10:40    187s]           Clock DAG stats after 'eGRPC Moving buffers':
[04/09 22:10:40    187s]             cell counts      : b=2, i=0, icg=0, dcg=0, l=3, total=5
[04/09 22:10:40    187s]             sink counts      : regular=112, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=112
[04/09 22:10:40    187s]             misc counts      : r=3, pp=0
[04/09 22:10:40    187s]             cell areas       : b=21.348um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=36000.000um^2, total=36021.348um^2
[04/09 22:10:40    187s]             cell capacitance : b=6.757fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=7722.259fF, total=7729.015fF
[04/09 22:10:40    187s]             sink capacitance : total=67.694fF, avg=0.604fF, sd=0.239fF, min=0.021fF, max=0.702fF
[04/09 22:10:40    187s]             wire capacitance : top=0.000fF, trunk=82.956fF, leaf=163.819fF, total=246.775fF
[04/09 22:10:40    187s]             wire lengths     : top=0.000um, trunk=594.162um, leaf=1820.063um, total=2414.225um
[04/09 22:10:40    187s]             hp wire lengths  : top=0.000um, trunk=1196.968um, leaf=1647.969um, total=2844.937um
[04/09 22:10:40    187s]           Clock DAG net violations after 'eGRPC Moving buffers':
[04/09 22:10:40    187s]             Capacitance : {count=3, worst=[2582.883fF, 2582.883fF, 2582.883fF]} avg=2582.883fF sd=0.000fF sum=7748.649fF
[04/09 22:10:40    187s]           Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
[04/09 22:10:40    187s]             Trunk : target=0.250ns count=5 avg=0.081ns sd=0.111ns min=0.000ns max=0.202ns {3 <= 0.150ns, 0 <= 0.200ns, 2 <= 0.225ns, 0 <= 0.237ns, 0 <= 0.250ns}
[04/09 22:10:40    187s]             Leaf  : target=0.187ns count=2 avg=0.073ns sd=0.001ns min=0.072ns max=0.074ns {2 <= 0.112ns, 0 <= 0.149ns, 0 <= 0.168ns, 0 <= 0.177ns, 0 <= 0.187ns}
[04/09 22:10:40    187s]             Leaf  : target=0.250ns count=1 avg=0.207ns sd=0.000ns min=0.207ns max=0.207ns {0 <= 0.150ns, 0 <= 0.200ns, 1 <= 0.225ns, 0 <= 0.237ns, 0 <= 0.250ns}
[04/09 22:10:40    187s]           Clock DAG library cell distribution after 'eGRPC Moving buffers' {count}:
[04/09 22:10:40    187s]              Bufs: NBUFFX32_RVT: 2 
[04/09 22:10:40    187s]            Logics: I1025_NS: 3 
[04/09 22:10:40    187s]           Clock DAG hash after 'eGRPC Moving buffers': 13548666466993538273 13574053425395350675
[04/09 22:10:40    187s]           CTS services accumulated run-time stats after 'eGRPC Moving buffers':
[04/09 22:10:40    187s]             delay calculator: calls=11703, total_wall_time=0.977s, mean_wall_time=0.083ms
[04/09 22:10:40    187s]             legalizer: calls=413, total_wall_time=0.064s, mean_wall_time=0.154ms
[04/09 22:10:40    187s]             steiner router: calls=11695, total_wall_time=0.930s, mean_wall_time=0.080ms
[04/09 22:10:40    187s]           Primary reporting skew groups after 'eGRPC Moving buffers':
[04/09 22:10:40    187s]             skew_group rclk/func_max_sdc: insertion delay [min=0.544, max=0.569], skew [0.025 vs 0.085]
[04/09 22:10:40    187s]                 min path sink: fifomem/genblk1_3__U/CE2
[04/09 22:10:40    187s]                 max path sink: fifomem/genblk1_5__U/CE2
[04/09 22:10:40    187s]           Skew group summary after 'eGRPC Moving buffers':
[04/09 22:10:40    187s]             skew_group rclk/func_max_sdc: insertion delay [min=0.544, max=0.569], skew [0.025 vs 0.085]
[04/09 22:10:40    187s]             skew_group rclk/func_min_sdc: insertion delay [min=0.544, max=0.569], skew [0.025 vs 0.085]
[04/09 22:10:40    187s]             skew_group wclk/func_max_sdc: insertion delay [min=0.540, max=0.562], skew [0.022 vs 0.085]
[04/09 22:10:40    187s]             skew_group wclk/func_min_sdc: insertion delay [min=0.540, max=0.562], skew [0.022 vs 0.085]
[04/09 22:10:40    187s]             skew_group wclk2x/func_max_sdc: insertion delay [min=0.440, max=0.447], skew [0.006 vs 0.085]
[04/09 22:10:40    187s]             skew_group wclk2x/func_min_sdc: insertion delay [min=0.440, max=0.447], skew [0.006 vs 0.085]
[04/09 22:10:40    187s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/09 22:10:40    187s]         eGRPC Moving buffers done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/09 22:10:40    187s]         eGRPC Initial Pass of Downsizing Clock Tree cells...
[04/09 22:10:40    187s]           Clock DAG hash before 'eGRPC Initial Pass of Downsizing Clock Tree cells': 13548666466993538273 13574053425395350675
[04/09 22:10:40    187s]           CTS services accumulated run-time stats before 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[04/09 22:10:40    187s]             delay calculator: calls=11703, total_wall_time=0.977s, mean_wall_time=0.083ms
[04/09 22:10:40    187s]             legalizer: calls=413, total_wall_time=0.064s, mean_wall_time=0.154ms
[04/09 22:10:40    187s]             steiner router: calls=11695, total_wall_time=0.930s, mean_wall_time=0.080ms
[04/09 22:10:40    187s]           Artificially removing long paths...
[04/09 22:10:40    187s]             Clock DAG hash before 'Artificially removing long paths': 13548666466993538273 13574053425395350675
[04/09 22:10:40    187s]             CTS services accumulated run-time stats before 'Artificially removing long paths':
[04/09 22:10:40    187s]               delay calculator: calls=11703, total_wall_time=0.977s, mean_wall_time=0.083ms
[04/09 22:10:40    187s]               legalizer: calls=413, total_wall_time=0.064s, mean_wall_time=0.154ms
[04/09 22:10:40    187s]               steiner router: calls=11695, total_wall_time=0.930s, mean_wall_time=0.080ms
[04/09 22:10:40    187s]             Artificially shortened 3 long paths. The largest offset applied was 0.002ns.
[04/09 22:10:40    187s]             
[04/09 22:10:40    187s]             
[04/09 22:10:40    187s]             Skew Group Offsets:
[04/09 22:10:40    187s]             
[04/09 22:10:40    187s]             -----------------------------------------------------------------------------------------------
[04/09 22:10:40    187s]             Skew Group           Num.     Num.       Offset        Max        Previous Max.    Current Max.
[04/09 22:10:40    187s]                                  Sinks    Offsets    Percentile    Offset     Path Delay       Path Delay
[04/09 22:10:40    187s]             -----------------------------------------------------------------------------------------------
[04/09 22:10:40    187s]             rclk/func_max_sdc     52         3         5.769%      0.002ns       0.569ns         0.567ns
[04/09 22:10:40    187s]             rclk/func_min_sdc     52         3         5.769%      0.002ns       0.569ns         0.567ns
[04/09 22:10:40    187s]             -----------------------------------------------------------------------------------------------
[04/09 22:10:40    187s]             
[04/09 22:10:40    187s]             Offsets Histogram:
[04/09 22:10:40    187s]             
[04/09 22:10:40    187s]             -------------------------------
[04/09 22:10:40    187s]             From (ns)    To (ns)      Count
[04/09 22:10:40    187s]             -------------------------------
[04/09 22:10:40    187s]             below          0.001        1
[04/09 22:10:40    187s]               0.001      and above      2
[04/09 22:10:40    187s]             -------------------------------
[04/09 22:10:40    187s]             
[04/09 22:10:40    187s]             Mean=0.002ns Median=0.002ns Std.Dev=0.001ns
[04/09 22:10:40    187s]             
[04/09 22:10:40    187s]             
[04/09 22:10:40    187s]             Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/09 22:10:40    187s]           Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/09 22:10:40    187s]           Modifying slew-target multiplier from 1 to 0.9
[04/09 22:10:40    187s]           Downsizing prefiltering...
[04/09 22:10:40    187s]           Downsizing prefiltering done.
[04/09 22:10:40    187s]           Downsizing: ...20% ...40% ...60% ...80% ...100% 
[04/09 22:10:40    187s]           DoDownSizing Summary : numSized = 0, numUnchanged = 0, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 4, numSkippedDueToCloseToSkewTarget = 4
[04/09 22:10:40    187s]           CCOpt-eGRPC Downsizing: considered: 0, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[04/09 22:10:40    187s]           Reverting slew-target multiplier from 0.9 to 1
[04/09 22:10:40    187s]           Reverting Artificially removing long paths...
[04/09 22:10:40    187s]             Clock DAG hash before 'Reverting Artificially removing long paths': 13548666466993538273 13574053425395350675
[04/09 22:10:40    187s]             CTS services accumulated run-time stats before 'Reverting Artificially removing long paths':
[04/09 22:10:40    187s]               delay calculator: calls=11703, total_wall_time=0.977s, mean_wall_time=0.083ms
[04/09 22:10:40    187s]               legalizer: calls=413, total_wall_time=0.064s, mean_wall_time=0.154ms
[04/09 22:10:40    187s]               steiner router: calls=11695, total_wall_time=0.930s, mean_wall_time=0.080ms
[04/09 22:10:40    187s]             Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/09 22:10:40    187s]           Reverting Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/09 22:10:40    187s]           Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[04/09 22:10:40    187s]             cell counts      : b=2, i=0, icg=0, dcg=0, l=3, total=5
[04/09 22:10:40    187s]             sink counts      : regular=112, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=112
[04/09 22:10:40    187s]             misc counts      : r=3, pp=0
[04/09 22:10:40    187s]             cell areas       : b=21.348um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=36000.000um^2, total=36021.348um^2
[04/09 22:10:40    187s]             cell capacitance : b=6.757fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=7722.259fF, total=7729.015fF
[04/09 22:10:40    187s]             sink capacitance : total=67.694fF, avg=0.604fF, sd=0.239fF, min=0.021fF, max=0.702fF
[04/09 22:10:40    187s]             wire capacitance : top=0.000fF, trunk=82.956fF, leaf=163.819fF, total=246.775fF
[04/09 22:10:40    187s]             wire lengths     : top=0.000um, trunk=594.162um, leaf=1820.063um, total=2414.225um
[04/09 22:10:40    187s]             hp wire lengths  : top=0.000um, trunk=1196.968um, leaf=1647.969um, total=2844.937um
[04/09 22:10:40    187s]           Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[04/09 22:10:40    187s]             Capacitance : {count=3, worst=[2582.883fF, 2582.883fF, 2582.883fF]} avg=2582.883fF sd=0.000fF sum=7748.649fF
[04/09 22:10:40    187s]           Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[04/09 22:10:40    187s]             Trunk : target=0.250ns count=5 avg=0.081ns sd=0.111ns min=0.000ns max=0.202ns {3 <= 0.150ns, 0 <= 0.200ns, 2 <= 0.225ns, 0 <= 0.237ns, 0 <= 0.250ns}
[04/09 22:10:40    187s]             Leaf  : target=0.187ns count=2 avg=0.073ns sd=0.001ns min=0.072ns max=0.074ns {2 <= 0.112ns, 0 <= 0.149ns, 0 <= 0.168ns, 0 <= 0.177ns, 0 <= 0.187ns}
[04/09 22:10:40    187s]             Leaf  : target=0.250ns count=1 avg=0.207ns sd=0.000ns min=0.207ns max=0.207ns {0 <= 0.150ns, 0 <= 0.200ns, 1 <= 0.225ns, 0 <= 0.237ns, 0 <= 0.250ns}
[04/09 22:10:40    187s]           Clock DAG library cell distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells' {count}:
[04/09 22:10:40    187s]              Bufs: NBUFFX32_RVT: 2 
[04/09 22:10:40    187s]            Logics: I1025_NS: 3 
[04/09 22:10:40    187s]           Clock DAG hash after 'eGRPC Initial Pass of Downsizing Clock Tree cells': 13548666466993538273 13574053425395350675
[04/09 22:10:40    187s]           CTS services accumulated run-time stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[04/09 22:10:40    187s]             delay calculator: calls=11703, total_wall_time=0.977s, mean_wall_time=0.083ms
[04/09 22:10:40    187s]             legalizer: calls=413, total_wall_time=0.064s, mean_wall_time=0.154ms
[04/09 22:10:40    187s]             steiner router: calls=11695, total_wall_time=0.930s, mean_wall_time=0.080ms
[04/09 22:10:40    187s]           Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[04/09 22:10:40    187s]             skew_group rclk/func_max_sdc: insertion delay [min=0.544, max=0.569], skew [0.025 vs 0.085]
[04/09 22:10:40    187s]                 min path sink: fifomem/genblk1_3__U/CE2
[04/09 22:10:40    187s]                 max path sink: fifomem/genblk1_5__U/CE2
[04/09 22:10:40    187s]           Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[04/09 22:10:40    187s]             skew_group rclk/func_max_sdc: insertion delay [min=0.544, max=0.569], skew [0.025 vs 0.085]
[04/09 22:10:40    187s]             skew_group rclk/func_min_sdc: insertion delay [min=0.544, max=0.569], skew [0.025 vs 0.085]
[04/09 22:10:40    187s]             skew_group wclk/func_max_sdc: insertion delay [min=0.540, max=0.562], skew [0.022 vs 0.085]
[04/09 22:10:40    187s]             skew_group wclk/func_min_sdc: insertion delay [min=0.540, max=0.562], skew [0.022 vs 0.085]
[04/09 22:10:40    187s]             skew_group wclk2x/func_max_sdc: insertion delay [min=0.440, max=0.447], skew [0.006 vs 0.085]
[04/09 22:10:40    187s]             skew_group wclk2x/func_min_sdc: insertion delay [min=0.440, max=0.447], skew [0.006 vs 0.085]
[04/09 22:10:40    187s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/09 22:10:40    187s]         eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/09 22:10:40    187s]         eGRPC Fixing DRVs...
[04/09 22:10:40    187s]           Clock DAG hash before 'eGRPC Fixing DRVs': 13548666466993538273 13574053425395350675
[04/09 22:10:40    187s]           CTS services accumulated run-time stats before 'eGRPC Fixing DRVs':
[04/09 22:10:40    187s]             delay calculator: calls=11703, total_wall_time=0.977s, mean_wall_time=0.083ms
[04/09 22:10:40    187s]             legalizer: calls=413, total_wall_time=0.064s, mean_wall_time=0.154ms
[04/09 22:10:40    187s]             steiner router: calls=11695, total_wall_time=0.930s, mean_wall_time=0.080ms
[04/09 22:10:40    187s]           Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[04/09 22:10:40    187s]           CCOpt-eGRPC: considered: 8, tested: 8, violation detected: 3, violation ignored (due to small violation): 0, cannot run: 3, attempted: 0, unsuccessful: 0, sized: 0
[04/09 22:10:40    187s]           
[04/09 22:10:40    187s]           PRO Statistics: Fix DRVs (cell sizing):
[04/09 22:10:40    187s]           =======================================
[04/09 22:10:40    187s]           
[04/09 22:10:40    187s]           Cell changes by Net Type:
[04/09 22:10:40    187s]           
[04/09 22:10:40    187s]           -------------------------------------------------------------------------------------------------
[04/09 22:10:40    187s]           Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[04/09 22:10:40    187s]           -------------------------------------------------------------------------------------------------
[04/09 22:10:40    187s]           top                0            0           0            0                    0                0
[04/09 22:10:40    187s]           trunk              0            0           0            0                    0                0
[04/09 22:10:40    187s]           leaf               0            0           0            0                    0                0
[04/09 22:10:40    187s]           -------------------------------------------------------------------------------------------------
[04/09 22:10:40    187s]           Total              0            0           0            0                    0                0
[04/09 22:10:40    187s]           -------------------------------------------------------------------------------------------------
[04/09 22:10:40    187s]           
[04/09 22:10:40    187s]           Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[04/09 22:10:40    187s]           Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[04/09 22:10:40    187s]           
[04/09 22:10:40    187s]           Clock DAG stats after 'eGRPC Fixing DRVs':
[04/09 22:10:40    187s]             cell counts      : b=2, i=0, icg=0, dcg=0, l=3, total=5
[04/09 22:10:40    187s]             sink counts      : regular=112, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=112
[04/09 22:10:40    187s]             misc counts      : r=3, pp=0
[04/09 22:10:40    187s]             cell areas       : b=21.348um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=36000.000um^2, total=36021.348um^2
[04/09 22:10:40    187s]             cell capacitance : b=6.757fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=7722.259fF, total=7729.015fF
[04/09 22:10:40    187s]             sink capacitance : total=67.694fF, avg=0.604fF, sd=0.239fF, min=0.021fF, max=0.702fF
[04/09 22:10:40    187s]             wire capacitance : top=0.000fF, trunk=82.956fF, leaf=163.819fF, total=246.775fF
[04/09 22:10:40    187s]             wire lengths     : top=0.000um, trunk=594.162um, leaf=1820.063um, total=2414.225um
[04/09 22:10:40    187s]             hp wire lengths  : top=0.000um, trunk=1196.968um, leaf=1647.969um, total=2844.937um
[04/09 22:10:40    187s]           Clock DAG net violations after 'eGRPC Fixing DRVs':
[04/09 22:10:40    187s]             Capacitance : {count=3, worst=[2582.883fF, 2582.883fF, 2582.883fF]} avg=2582.883fF sd=0.000fF sum=7748.649fF
[04/09 22:10:40    187s]           Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
[04/09 22:10:40    187s]             Trunk : target=0.250ns count=5 avg=0.081ns sd=0.111ns min=0.000ns max=0.202ns {3 <= 0.150ns, 0 <= 0.200ns, 2 <= 0.225ns, 0 <= 0.237ns, 0 <= 0.250ns}
[04/09 22:10:40    187s]             Leaf  : target=0.187ns count=2 avg=0.073ns sd=0.001ns min=0.072ns max=0.074ns {2 <= 0.112ns, 0 <= 0.149ns, 0 <= 0.168ns, 0 <= 0.177ns, 0 <= 0.187ns}
[04/09 22:10:40    187s]             Leaf  : target=0.250ns count=1 avg=0.207ns sd=0.000ns min=0.207ns max=0.207ns {0 <= 0.150ns, 0 <= 0.200ns, 1 <= 0.225ns, 0 <= 0.237ns, 0 <= 0.250ns}
[04/09 22:10:40    187s]           Clock DAG library cell distribution after 'eGRPC Fixing DRVs' {count}:
[04/09 22:10:40    187s]              Bufs: NBUFFX32_RVT: 2 
[04/09 22:10:40    187s]            Logics: I1025_NS: 3 
[04/09 22:10:40    187s]           Clock DAG hash after 'eGRPC Fixing DRVs': 13548666466993538273 13574053425395350675
[04/09 22:10:40    187s]           CTS services accumulated run-time stats after 'eGRPC Fixing DRVs':
[04/09 22:10:40    187s]             delay calculator: calls=11703, total_wall_time=0.977s, mean_wall_time=0.083ms
[04/09 22:10:40    187s]             legalizer: calls=413, total_wall_time=0.064s, mean_wall_time=0.154ms
[04/09 22:10:40    187s]             steiner router: calls=11695, total_wall_time=0.930s, mean_wall_time=0.080ms
[04/09 22:10:40    187s]           Primary reporting skew groups after 'eGRPC Fixing DRVs':
[04/09 22:10:40    187s]             skew_group rclk/func_max_sdc: insertion delay [min=0.544, max=0.569], skew [0.025 vs 0.085]
[04/09 22:10:40    187s]                 min path sink: fifomem/genblk1_3__U/CE2
[04/09 22:10:40    187s]                 max path sink: fifomem/genblk1_5__U/CE2
[04/09 22:10:40    187s]           Skew group summary after 'eGRPC Fixing DRVs':
[04/09 22:10:40    187s]             skew_group rclk/func_max_sdc: insertion delay [min=0.544, max=0.569], skew [0.025 vs 0.085]
[04/09 22:10:40    187s]             skew_group rclk/func_min_sdc: insertion delay [min=0.544, max=0.569], skew [0.025 vs 0.085]
[04/09 22:10:40    187s]             skew_group wclk/func_max_sdc: insertion delay [min=0.540, max=0.562], skew [0.022 vs 0.085]
[04/09 22:10:40    187s]             skew_group wclk/func_min_sdc: insertion delay [min=0.540, max=0.562], skew [0.022 vs 0.085]
[04/09 22:10:40    187s]             skew_group wclk2x/func_max_sdc: insertion delay [min=0.440, max=0.447], skew [0.006 vs 0.085]
[04/09 22:10:40    187s]             skew_group wclk2x/func_min_sdc: insertion delay [min=0.440, max=0.447], skew [0.006 vs 0.085]
[04/09 22:10:40    187s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/09 22:10:40    187s]         eGRPC Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/09 22:10:40    187s]         
[04/09 22:10:40    187s]         Slew Diagnostics: After DRV fixing
[04/09 22:10:40    187s]         ==================================
[04/09 22:10:40    187s]         
[04/09 22:10:40    187s]         Global Causes:
[04/09 22:10:40    187s]         
[04/09 22:10:40    187s]         -------------------------------------
[04/09 22:10:40    187s]         Cause
[04/09 22:10:40    187s]         -------------------------------------
[04/09 22:10:40    187s]         DRV fixing with buffering is disabled
[04/09 22:10:40    187s]         -------------------------------------
[04/09 22:10:40    187s]         
[04/09 22:10:40    187s]         Top 5 overslews:
[04/09 22:10:40    187s]         
[04/09 22:10:40    187s]         ---------------------------------
[04/09 22:10:40    187s]         Overslew    Causes    Driving Pin
[04/09 22:10:40    187s]         ---------------------------------
[04/09 22:10:40    187s]           (empty table)
[04/09 22:10:40    187s]         ---------------------------------
[04/09 22:10:40    187s]         
[04/09 22:10:40    187s]         Slew diagnostics counts from the 0 nodes with slew violations (the 3 nodes with only other violation types are excluded):
[04/09 22:10:40    187s]         
[04/09 22:10:40    187s]         -------------------
[04/09 22:10:40    187s]         Cause    Occurences
[04/09 22:10:40    187s]         -------------------
[04/09 22:10:40    187s]           (empty table)
[04/09 22:10:40    187s]         -------------------
[04/09 22:10:40    187s]         
[04/09 22:10:40    187s]         Violation diagnostics counts from the 3 nodes that have violations:
[04/09 22:10:40    187s]         
[04/09 22:10:40    187s]         ----------------------------------
[04/09 22:10:40    187s]         Cause                   Occurences
[04/09 22:10:40    187s]         ----------------------------------
[04/09 22:10:40    187s]         Sizing not permitted        3
[04/09 22:10:40    187s]         ----------------------------------
[04/09 22:10:40    187s]         
[04/09 22:10:40    187s]         Reconnecting optimized routes...
[04/09 22:10:40    187s]         Reset timing graph...
[04/09 22:10:40    187s] Ignoring AAE DB Resetting ...
[04/09 22:10:40    187s]         Reset timing graph done.
[04/09 22:10:40    187s] **WARN: (IMPCCOPT-1304):	Net wclk2x unexpectedly has no routing present after clock post-route optimization. Net will be implemented by a later routing step.
[04/09 22:10:40    187s] **WARN: (IMPCCOPT-1304):	Net wclk unexpectedly has no routing present after clock post-route optimization. Net will be implemented by a later routing step.
[04/09 22:10:40    187s] **WARN: (IMPCCOPT-1304):	Net rclk unexpectedly has no routing present after clock post-route optimization. Net will be implemented by a later routing step.
[04/09 22:10:40    187s]         Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/09 22:10:40    187s]         Violation analysis...
[04/09 22:10:40    187s]         Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/09 22:10:40    187s]         Clock instances to consider for cloning: 0
[04/09 22:10:40    187s]         Reset timing graph...
[04/09 22:10:40    187s] Ignoring AAE DB Resetting ...
[04/09 22:10:40    187s]         Reset timing graph done.
[04/09 22:10:40    187s]         Set dirty flag on 0 instances, 0 nets
[04/09 22:10:40    187s]         Clock DAG stats before routing clock trees:
[04/09 22:10:40    187s]           cell counts      : b=2, i=0, icg=0, dcg=0, l=3, total=5
[04/09 22:10:40    187s]           sink counts      : regular=112, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=112
[04/09 22:10:40    187s]           misc counts      : r=3, pp=0
[04/09 22:10:40    187s]           cell areas       : b=21.348um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=36000.000um^2, total=36021.348um^2
[04/09 22:10:40    187s]           cell capacitance : b=6.757fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=7722.259fF, total=7729.015fF
[04/09 22:10:40    187s]           sink capacitance : total=67.694fF, avg=0.604fF, sd=0.239fF, min=0.021fF, max=0.702fF
[04/09 22:10:40    187s]           wire capacitance : top=0.000fF, trunk=56.566fF, leaf=163.819fF, total=220.385fF
[04/09 22:10:40    187s]           wire lengths     : top=0.000um, trunk=594.162um, leaf=1820.063um, total=2414.225um
[04/09 22:10:40    187s]           hp wire lengths  : top=0.000um, trunk=1196.968um, leaf=1647.969um, total=2844.937um
[04/09 22:10:40    187s]         Clock DAG net violations before routing clock trees:
[04/09 22:10:40    187s]           Capacitance : {count=3, worst=[2574.086fF, 2574.086fF, 2574.086fF]} avg=2574.086fF sd=0.000fF sum=7722.259fF
[04/09 22:10:40    187s]         Clock DAG primary half-corner transition distribution before routing clock trees:
[04/09 22:10:40    187s]           Trunk : target=0.250ns count=5 avg=0.081ns sd=0.111ns min=0.000ns max=0.202ns {3 <= 0.150ns, 0 <= 0.200ns, 2 <= 0.225ns, 0 <= 0.237ns, 0 <= 0.250ns}
[04/09 22:10:40    187s]           Leaf  : target=0.187ns count=2 avg=0.073ns sd=0.001ns min=0.072ns max=0.074ns {2 <= 0.112ns, 0 <= 0.149ns, 0 <= 0.168ns, 0 <= 0.177ns, 0 <= 0.187ns}
[04/09 22:10:40    187s]           Leaf  : target=0.250ns count=1 avg=0.207ns sd=0.000ns min=0.207ns max=0.207ns {0 <= 0.150ns, 0 <= 0.200ns, 1 <= 0.225ns, 0 <= 0.237ns, 0 <= 0.250ns}
[04/09 22:10:40    187s]         Clock DAG library cell distribution before routing clock trees {count}:
[04/09 22:10:40    187s]            Bufs: NBUFFX32_RVT: 2 
[04/09 22:10:40    187s]          Logics: I1025_NS: 3 
[04/09 22:10:40    187s]         Clock DAG hash before routing clock trees: 13548666466993538273 13574053425395350675
[04/09 22:10:40    187s]         CTS services accumulated run-time stats before routing clock trees:
[04/09 22:10:40    187s]           delay calculator: calls=11703, total_wall_time=0.977s, mean_wall_time=0.083ms
[04/09 22:10:40    187s]           legalizer: calls=413, total_wall_time=0.064s, mean_wall_time=0.154ms
[04/09 22:10:40    187s]           steiner router: calls=11701, total_wall_time=0.931s, mean_wall_time=0.080ms
[04/09 22:10:40    187s]         Primary reporting skew groups before routing clock trees:
[04/09 22:10:40    187s]           skew_group rclk/func_max_sdc: insertion delay [min=0.544, max=0.569, avg=0.559, sd=0.004], skew [0.025 vs 0.085], 100% {0.544, 0.569} (wid=0.031 ws=0.025) (gid=0.538 gs=0.000)
[04/09 22:10:40    187s]               min path sink: fifomem/genblk1_3__U/CE2
[04/09 22:10:40    187s]               max path sink: fifomem/genblk1_5__U/CE2
[04/09 22:10:40    187s]         Skew group summary before routing clock trees:
[04/09 22:10:40    187s]           skew_group rclk/func_max_sdc: insertion delay [min=0.544, max=0.569, avg=0.559, sd=0.004], skew [0.025 vs 0.085], 100% {0.544, 0.569} (wid=0.031 ws=0.025) (gid=0.538 gs=0.000)
[04/09 22:10:40    187s]           skew_group rclk/func_min_sdc: insertion delay [min=0.544, max=0.569, avg=0.559, sd=0.004], skew [0.025 vs 0.085], 100% {0.544, 0.569} (wid=0.031 ws=0.025) (gid=0.538 gs=0.000)
[04/09 22:10:40    187s]           skew_group wclk/func_max_sdc: insertion delay [min=0.540, max=0.562, avg=0.559, sd=0.003], skew [0.022 vs 0.085], 100% {0.540, 0.562} (wid=0.028 ws=0.022) (gid=0.534 gs=0.000)
[04/09 22:10:40    187s]           skew_group wclk/func_min_sdc: insertion delay [min=0.540, max=0.562, avg=0.559, sd=0.003], skew [0.022 vs 0.085], 100% {0.540, 0.562} (wid=0.028 ws=0.022) (gid=0.534 gs=0.000)
[04/09 22:10:40    187s]           skew_group wclk2x/func_max_sdc: insertion delay [min=0.440, max=0.447, avg=0.444, sd=0.003], skew [0.006 vs 0.085], 100% {0.440, 0.447} (wid=0.013 ws=0.006) (gid=0.433 gs=0.000)
[04/09 22:10:40    187s]           skew_group wclk2x/func_min_sdc: insertion delay [min=0.440, max=0.447, avg=0.444, sd=0.003], skew [0.006 vs 0.085], 100% {0.440, 0.447} (wid=0.013 ws=0.006) (gid=0.433 gs=0.000)
[04/09 22:10:40    187s]       eGRPC done.
[04/09 22:10:40    187s]     Calling post conditioning for eGRPC done.
[04/09 22:10:40    187s]   eGR Post Conditioning loop iteration 0 done.
[04/09 22:10:40    187s]   Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
[04/09 22:10:40    187s]   Leaving CCOpt scope - Cleaning up placement interface...
[04/09 22:10:40    187s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2164.7M, EPOCH TIME: 1712725840.486213
[04/09 22:10:40    187s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2173).
[04/09 22:10:40    187s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:10:40    187s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:10:40    187s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:10:40    187s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.040, REAL:0.042, MEM:2104.7M, EPOCH TIME: 1712725840.528696
[04/09 22:10:40    187s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/09 22:10:40    187s]   Leaving CCOpt scope - ClockRefiner...
[04/09 22:10:40    187s]   Assigned high priority to 0 instances.
[04/09 22:10:40    187s]   Soft fixed 5 clock instances.
[04/09 22:10:40    187s]   Performing Single Pass Refine Place.
[04/09 22:10:40    187s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : full DRC checks enabled, Datapath : full DRC checks enabled
[04/09 22:10:40    187s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2104.7M, EPOCH TIME: 1712725840.534354
[04/09 22:10:40    187s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2104.7M, EPOCH TIME: 1712725840.534794
[04/09 22:10:40    187s] Processing tracks to init pin-track alignment.
[04/09 22:10:40    187s] z: 2, totalTracks: 1
[04/09 22:10:40    187s] z: 4, totalTracks: 1
[04/09 22:10:40    187s] z: 6, totalTracks: 1
[04/09 22:10:40    187s] z: 8, totalTracks: 1
[04/09 22:10:40    187s] #spOpts: N=28 autoPA advPA mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/09 22:10:40    187s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2104.7M, EPOCH TIME: 1712725840.547671
[04/09 22:10:40    187s] Info: 2 insts are soft-fixed.
[04/09 22:10:40    187s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:10:40    187s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:10:40    187s] 
[04/09 22:10:40    187s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 22:10:40    187s] OPERPROF:       Starting CMU at level 4, MEM:2104.7M, EPOCH TIME: 1712725840.677373
[04/09 22:10:40    187s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.004, MEM:2104.7M, EPOCH TIME: 1712725840.680904
[04/09 22:10:40    187s] 
[04/09 22:10:40    187s] Bad Lib Cell Checking (CMU) is done! (0)
[04/09 22:10:40    187s] Info: 2 insts are soft-fixed.
[04/09 22:10:40    187s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.140, REAL:0.140, MEM:2104.7M, EPOCH TIME: 1712725840.687914
[04/09 22:10:40    187s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2104.7M, EPOCH TIME: 1712725840.688128
[04/09 22:10:40    187s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2104.7M, EPOCH TIME: 1712725840.688293
[04/09 22:10:40    187s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=2104.7MB).
[04/09 22:10:40    187s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.160, REAL:0.154, MEM:2104.7M, EPOCH TIME: 1712725840.688771
[04/09 22:10:40    187s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.160, REAL:0.155, MEM:2104.7M, EPOCH TIME: 1712725840.689018
[04/09 22:10:40    187s] TDRefine: refinePlace mode is spiral
[04/09 22:10:40    187s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.20364.8
[04/09 22:10:40    187s] OPERPROF: Starting RefinePlace at level 1, MEM:2104.7M, EPOCH TIME: 1712725840.689253
[04/09 22:10:40    187s] *** Starting refinePlace (0:03:07 mem=2104.7M) ***
[04/09 22:10:40    187s] Total net bbox length = 3.179e+04 (1.267e+04 1.912e+04) (ext = 5.328e+03)
[04/09 22:10:40    187s] 
[04/09 22:10:40    187s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 22:10:40    187s] Info: 2 insts are soft-fixed.
[04/09 22:10:40    187s] Move report: Pre Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/09 22:10:40    187s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/09 22:10:40    187s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/09 22:10:40    187s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2104.7M, EPOCH TIME: 1712725840.703776
[04/09 22:10:40    187s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.001, MEM:2104.7M, EPOCH TIME: 1712725840.705174
[04/09 22:10:40    187s] (I)      Default pattern map key = fifo1_sram_default.
[04/09 22:10:40    187s] (I)      Default pattern map key = fifo1_sram_default.
[04/09 22:10:40    187s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2104.7M, EPOCH TIME: 1712725840.710169
[04/09 22:10:40    187s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.001, MEM:2104.7M, EPOCH TIME: 1712725840.711497
[04/09 22:10:40    187s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2104.7M, EPOCH TIME: 1712725840.711678
[04/09 22:10:40    187s] Starting refinePlace ...
[04/09 22:10:40    187s] (I)      Default pattern map key = fifo1_sram_default.
[04/09 22:10:40    187s] One DDP V2 for no tweak run.
[04/09 22:10:40    187s] (I)      Default pattern map key = fifo1_sram_default.
[04/09 22:10:40    187s]   Spread Effort: high, standalone mode, useDDP on.
[04/09 22:10:40    187s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2104.7MB) @(0:03:07 - 0:03:07).
[04/09 22:10:40    187s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/09 22:10:40    187s] wireLenOptFixPriorityInst 96 inst fixed
[04/09 22:10:40    187s] 
[04/09 22:10:40    187s] Running Spiral with 1 thread in Normal Mode  fetchWidth=289 
[04/09 22:10:40    187s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[04/09 22:10:40    187s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[04/09 22:10:40    187s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[04/09 22:10:40    187s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2104.7MB) @(0:03:07 - 0:03:07).
[04/09 22:10:40    187s] Since WEEQ reclaim is enabled, PA align is changed to limited mode.
[04/09 22:10:40    187s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/09 22:10:40    187s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2104.7MB
[04/09 22:10:40    187s] Statistics of distance of Instance movement in refine placement:
[04/09 22:10:40    187s]   maximum (X+Y) =         0.00 um
[04/09 22:10:40    187s]   mean    (X+Y) =         0.00 um
[04/09 22:10:40    187s] Summary Report:
[04/09 22:10:40    187s] Instances move: 0 (out of 288 movable)
[04/09 22:10:40    187s] Instances flipped: 0
[04/09 22:10:40    187s] Mean displacement: 0.00 um
[04/09 22:10:40    187s] Max displacement: 0.00 um 
[04/09 22:10:40    187s] Total instances moved : 0
[04/09 22:10:40    187s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.080, REAL:0.075, MEM:2104.7M, EPOCH TIME: 1712725840.787144
[04/09 22:10:40    187s] Total net bbox length = 3.179e+04 (1.267e+04 1.912e+04) (ext = 5.328e+03)
[04/09 22:10:40    187s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2104.7MB
[04/09 22:10:40    187s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=2104.7MB) @(0:03:07 - 0:03:07).
[04/09 22:10:40    187s] *** Finished refinePlace (0:03:07 mem=2104.7M) ***
[04/09 22:10:40    187s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.20364.8
[04/09 22:10:40    187s] OPERPROF: Finished RefinePlace at level 1, CPU:0.100, REAL:0.099, MEM:2104.7M, EPOCH TIME: 1712725840.788305
[04/09 22:10:40    187s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2104.7M, EPOCH TIME: 1712725840.788512
[04/09 22:10:40    187s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2461).
[04/09 22:10:40    187s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:10:40    187s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:10:40    187s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:10:40    187s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.030, REAL:0.028, MEM:2104.7M, EPOCH TIME: 1712725840.816302
[04/09 22:10:40    187s]   ClockRefiner summary
[04/09 22:10:40    187s]   All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 109).
[04/09 22:10:40    187s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 5).
[04/09 22:10:40    187s]   Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 104).
[04/09 22:10:40    187s]   Restoring pStatusCts on 5 clock instances.
[04/09 22:10:40    187s]   Revert refine place priority changes on 0 instances.
[04/09 22:10:40    187s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.3 real=0:00:00.3)
[04/09 22:10:40    187s]   CCOpt::Phase::eGRPC done. (took cpu=0:00:04.6 real=0:00:04.6)
[04/09 22:10:40    187s]   CCOpt::Phase::Routing...
[04/09 22:10:40    187s]   Clock implementation routing...
[04/09 22:10:40    187s]     Leaving CCOpt scope - Routing Tools...
[04/09 22:10:40    187s] Net route status summary:
[04/09 22:10:40    187s]   Clock:         8 (unrouted=0, trialRouted=0, noStatus=0, routed=5, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[04/09 22:10:40    187s]   Non-clock:  1546 (unrouted=1224, trialRouted=322, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=1212, (crossesIlmBoundary AND tooFewTerms=0)])
[04/09 22:10:40    187s]     Routing using eGR in eGR->NR Step...
[04/09 22:10:40    187s]       Early Global Route - eGR->Nr High Frequency step...
[04/09 22:10:40    187s] (ccopt eGR): There are 8 nets to be routed. 0 nets have skip routing designation.
[04/09 22:10:40    187s] (ccopt eGR): There are 8 nets for routing of which 5 have one or more fixed wires.
[04/09 22:10:40    187s] (ccopt eGR): Start to route 8 all nets
[04/09 22:10:40    187s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2104.70 MB )
[04/09 22:10:40    187s] (I)      ======================= Layers ========================
[04/09 22:10:40    187s] (I)      +-----+-----+--------------+---------+--------+-------+
[04/09 22:10:40    187s] (I)      | DB# |  ID |         Name |    Type | #Masks | Extra |
[04/09 22:10:40    187s] (I)      +-----+-----+--------------+---------+--------+-------+
[04/09 22:10:40    187s] (I)      |  33 |   0 |           CO |     cut |      1 |       |
[04/09 22:10:40    187s] (I)      |   1 |   1 |           M1 |    wire |      1 |       |
[04/09 22:10:40    187s] (I)      |  34 |   1 |         VIA1 |     cut |      1 |       |
[04/09 22:10:40    187s] (I)      |   2 |   2 |           M2 |    wire |      1 |       |
[04/09 22:10:40    187s] (I)      |  35 |   2 |         VIA2 |     cut |      1 |       |
[04/09 22:10:40    187s] (I)      |   3 |   3 |           M3 |    wire |      1 |       |
[04/09 22:10:40    187s] (I)      |  36 |   3 |         VIA3 |     cut |      1 |       |
[04/09 22:10:40    187s] (I)      |   4 |   4 |           M4 |    wire |      1 |       |
[04/09 22:10:40    187s] (I)      |  37 |   4 |         VIA4 |     cut |      1 |       |
[04/09 22:10:40    187s] (I)      |   5 |   5 |           M5 |    wire |      1 |       |
[04/09 22:10:40    187s] (I)      |  38 |   5 |         VIA5 |     cut |      1 |       |
[04/09 22:10:40    187s] (I)      |   6 |   6 |           M6 |    wire |      1 |       |
[04/09 22:10:40    187s] (I)      |  39 |   6 |         VIA6 |     cut |      1 |       |
[04/09 22:10:40    187s] (I)      |   7 |   7 |           M7 |    wire |      1 |       |
[04/09 22:10:40    187s] (I)      |  40 |   7 |         VIA7 |     cut |      1 |       |
[04/09 22:10:40    187s] (I)      |   8 |   8 |           M8 |    wire |      1 |       |
[04/09 22:10:40    187s] (I)      |  41 |   8 |         VIA8 |     cut |      1 |       |
[04/09 22:10:40    187s] (I)      |   9 |   9 |           M9 |    wire |      1 |       |
[04/09 22:10:40    187s] (I)      |  42 |   9 |       VIARDL |     cut |      1 |       |
[04/09 22:10:40    187s] (I)      |  10 |  10 |         MRDL |    wire |      1 |       |
[04/09 22:10:40    187s] (I)      +-----+-----+--------------+---------+--------+-------+
[04/09 22:10:40    187s] (I)      |  64 |  64 |        NWELL |   other |        |    MS |
[04/09 22:10:40    187s] (I)      |  65 |  65 |          DNW |   other |        |    MS |
[04/09 22:10:40    187s] (I)      |  66 |  66 |         DIFF |   other |        |    MS |
[04/09 22:10:40    187s] (I)      |  67 |  67 |         PIMP |   other |        |    MS |
[04/09 22:10:40    187s] (I)      |  68 |  68 |         NIMP |   other |        |    MS |
[04/09 22:10:40    187s] (I)      |  69 |  69 |      DIFF_18 |   other |        |    MS |
[04/09 22:10:40    187s] (I)      |  70 |  70 |          PAD |   other |        |    MS |
[04/09 22:10:40    187s] (I)      |  71 |  71 |       ESD_25 |   other |        |    MS |
[04/09 22:10:40    187s] (I)      |  72 |  72 |         SBLK |   other |        |    MS |
[04/09 22:10:40    187s] (I)      |  73 |  73 |       HVTIMP |   other |        |    MS |
[04/09 22:10:40    187s] (I)      |  74 |  74 |       LVTIMP |   other |        |    MS |
[04/09 22:10:40    187s] (I)      |  75 |  75 |        M1PIN |   other |        |    MS |
[04/09 22:10:40    187s] (I)      |  76 |  76 |        M2PIN |   other |        |    MS |
[04/09 22:10:40    187s] (I)      |  77 |  77 |        M3PIN |   other |        |    MS |
[04/09 22:10:40    187s] (I)      |  78 |  78 |        M4PIN |   other |        |    MS |
[04/09 22:10:40    187s] (I)      |  79 |  79 |        M5PIN |   other |        |    MS |
[04/09 22:10:40    187s] (I)      |  80 |  80 |        M6PIN |   other |        |    MS |
[04/09 22:10:40    187s] (I)      |  81 |  81 |        M7PIN |   other |        |    MS |
[04/09 22:10:40    187s] (I)      |  82 |  82 |        M8PIN |   other |        |    MS |
[04/09 22:10:40    187s] (I)      |  83 |  83 |        M9PIN |   other |        |    MS |
[04/09 22:10:40    187s] (I)      |  84 |  84 |     MRDL9PIN |   other |        |    MS |
[04/09 22:10:40    187s] (I)      |  85 |  85 |       HOTNWL |   other |        |    MS |
[04/09 22:10:40    187s] (I)      |  86 |  86 |         DIOD |   other |        |    MS |
[04/09 22:10:40    187s] (I)      |  87 |  87 |       BJTDMY |   other |        |    MS |
[04/09 22:10:40    187s] (I)      |  88 |  88 |          RNW |   other |        |    MS |
[04/09 22:10:40    187s] (I)      |  89 |  89 |        RMARK |   other |        |    MS |
[04/09 22:10:40    187s] (I)      |  90 |  90 |   prBoundary |   other |        |    MS |
[04/09 22:10:40    187s] (I)      |  91 |  91 |         LOGO |   other |        |    MS |
[04/09 22:10:40    187s] (I)      |  92 |  92 |           IP |   other |        |    MS |
[04/09 22:10:40    187s] (I)      |  93 |  93 |          RM1 |   other |        |    MS |
[04/09 22:10:40    187s] (I)      |  94 |  94 |          RM2 |   other |        |    MS |
[04/09 22:10:40    187s] (I)      |  95 |  95 |          RM3 |   other |        |    MS |
[04/09 22:10:40    187s] (I)      |  96 |  96 |          RM4 |   other |        |    MS |
[04/09 22:10:40    187s] (I)      |  97 |  97 |          RM5 |   other |        |    MS |
[04/09 22:10:40    187s] (I)      |  98 |  98 |          RM6 |   other |        |    MS |
[04/09 22:10:40    187s] (I)      |  99 |  99 |          RM7 |   other |        |    MS |
[04/09 22:10:40    187s] (I)      | 100 | 100 |          RM8 |   other |        |    MS |
[04/09 22:10:40    187s] (I)      | 101 | 101 |          RM9 |   other |        |    MS |
[04/09 22:10:40    187s] (I)      | 102 | 102 |      DM1EXCL |   other |        |    MS |
[04/09 22:10:40    187s] (I)      | 103 | 103 |      DM2EXCL |   other |        |    MS |
[04/09 22:10:40    187s] (I)      | 104 | 104 |      DM3EXCL |   other |        |    MS |
[04/09 22:10:40    187s] (I)      | 105 | 105 |      DM4EXCL |   other |        |    MS |
[04/09 22:10:40    187s] (I)      | 106 | 106 |      DM5EXCL |   other |        |    MS |
[04/09 22:10:40    187s] (I)      | 107 | 107 |      DM6EXCL |   other |        |    MS |
[04/09 22:10:40    187s] (I)      | 108 | 108 |      DM7EXCL |   other |        |    MS |
[04/09 22:10:40    187s] (I)      | 109 | 109 |      DM8EXCL |   other |        |    MS |
[04/09 22:10:40    187s] (I)      | 110 | 110 |      DM9EXCL |   other |        |    MS |
[04/09 22:10:40    187s] (I)      | 111 | 111 |      DIFF_25 |   other |        |    MS |
[04/09 22:10:40    187s] (I)      | 112 | 112 |      DIFF_FM |   other |        |    MS |
[04/09 22:10:40    187s] (I)      | 113 | 113 |        PO_FM |   other |        |    MS |
[04/09 22:10:40    187s] (I)      |   0 |   0 |           PO |   other |        |    MS |
[04/09 22:10:40    187s] (I)      | 114 | 114 | OverlapCheck | overlap |        |       |
[04/09 22:10:40    187s] (I)      +-----+-----+--------------+---------+--------+-------+
[04/09 22:10:40    187s] (I)      Started Import and model ( Curr Mem: 2104.70 MB )
[04/09 22:10:40    187s] (I)      Default pattern map key = fifo1_sram_default.
[04/09 22:10:40    187s] (I)      == Non-default Options ==
[04/09 22:10:40    187s] (I)      Clean congestion better                            : true
[04/09 22:10:40    187s] (I)      Estimate vias on DPT layer                         : true
[04/09 22:10:40    187s] (I)      Clean congestion layer assignment rounds           : 3
[04/09 22:10:40    187s] (I)      Layer constraints as soft constraints              : true
[04/09 22:10:40    187s] (I)      Soft top layer                                     : true
[04/09 22:10:40    187s] (I)      Skip prospective layer relax nets                  : true
[04/09 22:10:40    187s] (I)      Better NDR handling                                : true
[04/09 22:10:40    187s] (I)      Improved NDR modeling in LA                        : true
[04/09 22:10:40    187s] (I)      Routing cost fix for NDR handling                  : true
[04/09 22:10:40    187s] (I)      Block tracks for preroutes                         : true
[04/09 22:10:40    187s] (I)      Assign IRoute by net group key                     : true
[04/09 22:10:40    187s] (I)      Block unroutable channels                          : true
[04/09 22:10:40    187s] (I)      Block unroutable channels 3D                       : true
[04/09 22:10:40    187s] (I)      Bound layer relaxed segment wl                     : true
[04/09 22:10:40    187s] (I)      Blocked pin reach length threshold                 : 2
[04/09 22:10:40    187s] (I)      Check blockage within NDR space in TA              : true
[04/09 22:10:40    187s] (I)      Skip must join for term with via pillar            : true
[04/09 22:10:40    187s] (I)      Model find APA for IO pin                          : true
[04/09 22:10:40    187s] (I)      On pin location for off pin term                   : true
[04/09 22:10:40    187s] (I)      Handle EOL spacing                                 : true
[04/09 22:10:40    187s] (I)      Merge PG vias by gap                               : true
[04/09 22:10:40    187s] (I)      Maximum routing layer                              : 10
[04/09 22:10:40    187s] (I)      Route selected nets only                           : true
[04/09 22:10:40    187s] (I)      Refine MST                                         : true
[04/09 22:10:40    187s] (I)      Honor PRL                                          : true
[04/09 22:10:40    187s] (I)      Strong congestion aware                            : true
[04/09 22:10:40    187s] (I)      Improved initial location for IRoutes              : true
[04/09 22:10:40    187s] (I)      Multi panel TA                                     : true
[04/09 22:10:40    187s] (I)      Penalize wire overlap                              : true
[04/09 22:10:40    187s] (I)      Expand small instance blockage                     : true
[04/09 22:10:40    187s] (I)      Reduce via in TA                                   : true
[04/09 22:10:40    187s] (I)      SS-aware routing                                   : true
[04/09 22:10:40    187s] (I)      Improve tree edge sharing                          : true
[04/09 22:10:40    187s] (I)      Improve 2D via estimation                          : true
[04/09 22:10:40    187s] (I)      Refine Steiner tree                                : true
[04/09 22:10:40    187s] (I)      Build spine tree                                   : true
[04/09 22:10:40    187s] (I)      Model pass through capacity                        : true
[04/09 22:10:40    187s] (I)      Extend blockages by a half GCell                   : true
[04/09 22:10:40    187s] (I)      Consider pin shapes                                : true
[04/09 22:10:40    187s] (I)      Consider pin shapes for all nodes                  : true
[04/09 22:10:40    187s] (I)      Consider NR APA                                    : true
[04/09 22:10:40    187s] (I)      Consider IO pin shape                              : true
[04/09 22:10:40    187s] (I)      Fix pin connection bug                             : true
[04/09 22:10:40    187s] (I)      Consider layer RC for local wires                  : true
[04/09 22:10:40    187s] (I)      Route to clock mesh pin                            : true
[04/09 22:10:40    187s] (I)      LA-aware pin escape length                         : 2
[04/09 22:10:40    187s] (I)      Connect multiple ports                             : true
[04/09 22:10:40    187s] (I)      Split for must join                                : true
[04/09 22:10:40    187s] (I)      Number of threads                                  : 1
[04/09 22:10:40    187s] (I)      Routing effort level                               : 10000
[04/09 22:10:40    187s] (I)      Prefer layer length threshold                      : 8
[04/09 22:10:40    187s] (I)      Overflow penalty cost                              : 10
[04/09 22:10:40    187s] (I)      A-star cost                                        : 0.300000
[04/09 22:10:40    187s] (I)      Misalignment cost                                  : 10.000000
[04/09 22:10:40    187s] (I)      Threshold for short IRoute                         : 6
[04/09 22:10:40    187s] (I)      Via cost during post routing                       : 1.000000
[04/09 22:10:40    187s] (I)      Layer congestion ratios                            : { { 1.0 } }
[04/09 22:10:40    187s] (I)      Source-to-sink ratio                               : 0.300000
[04/09 22:10:40    187s] (I)      Scenic ratio bound                                 : 3.000000
[04/09 22:10:40    187s] (I)      Segment layer relax scenic ratio                   : 1.250000
[04/09 22:10:40    187s] (I)      Source-sink aware LA ratio                         : 0.500000
[04/09 22:10:40    187s] (I)      PG-aware similar topology routing                  : true
[04/09 22:10:40    187s] (I)      Maze routing via cost fix                          : true
[04/09 22:10:40    187s] (I)      Apply PRL on PG terms                              : true
[04/09 22:10:40    187s] (I)      Apply PRL on obs objects                           : true
[04/09 22:10:40    187s] (I)      Handle range-type spacing rules                    : true
[04/09 22:10:40    187s] (I)      PG gap threshold multiplier                        : 10.000000
[04/09 22:10:40    187s] (I)      Parallel spacing query fix                         : true
[04/09 22:10:40    187s] (I)      Force source to root IR                            : true
[04/09 22:10:40    187s] (I)      Layer Weights                                      : L2:4 L3:2.5
[04/09 22:10:40    187s] (I)      Do not relax to DPT layer                          : true
[04/09 22:10:40    187s] (I)      No DPT in post routing                             : true
[04/09 22:10:40    187s] (I)      Modeling PG via merging fix                        : true
[04/09 22:10:40    187s] (I)      Shield aware TA                                    : true
[04/09 22:10:40    187s] (I)      Strong shield aware TA                             : true
[04/09 22:10:40    187s] (I)      Overflow calculation fix in LA                     : true
[04/09 22:10:40    187s] (I)      Post routing fix                                   : true
[04/09 22:10:40    187s] (I)      Strong post routing                                : true
[04/09 22:10:40    187s] (I)      Access via pillar from top                         : true
[04/09 22:10:40    187s] (I)      NDR via pillar fix                                 : true
[04/09 22:10:40    187s] (I)      Violation on path threshold                        : 1
[04/09 22:10:40    187s] (I)      Pass through capacity modeling                     : true
[04/09 22:10:40    187s] (I)      Select the non-relaxed segments in post routing stage : true
[04/09 22:10:40    187s] (I)      Select term pin box for io pin                     : true
[04/09 22:10:40    187s] (I)      Penalize NDR sharing                               : true
[04/09 22:10:40    187s] (I)      Enable special modeling                            : false
[04/09 22:10:40    187s] (I)      Keep fixed segments                                : true
[04/09 22:10:40    187s] (I)      Reorder net groups by key                          : true
[04/09 22:10:40    187s] (I)      Increase net scenic ratio                          : true
[04/09 22:10:40    187s] (I)      Method to set GCell size                           : row
[04/09 22:10:40    187s] (I)      Connect multiple ports and must join fix           : true
[04/09 22:10:40    187s] (I)      Avoid high resistance layers                       : true
[04/09 22:10:40    187s] (I)      Model find APA for IO pin fix                      : true
[04/09 22:10:40    187s] (I)      Avoid connecting non-metal layers                  : true
[04/09 22:10:40    187s] (I)      Use track pitch for NDR                            : true
[04/09 22:10:40    187s] (I)      Enable layer relax to lower layer                  : true
[04/09 22:10:40    187s] (I)      Enable layer relax to upper layer                  : true
[04/09 22:10:40    187s] (I)      Top layer relaxation fix                           : true
[04/09 22:10:40    187s] (I)      Handle non-default track width                     : false
[04/09 22:10:40    187s] (I)      Counted 44093 PG shapes. We will not process PG shapes layer by layer.
[04/09 22:10:40    187s] (I)      Use row-based GCell size
[04/09 22:10:40    187s] (I)      Use row-based GCell align
[04/09 22:10:40    187s] (I)      layer 0 area = 10000
[04/09 22:10:40    187s] (I)      layer 1 area = 16000
[04/09 22:10:40    187s] (I)      layer 2 area = 16000
[04/09 22:10:40    187s] (I)      layer 3 area = 16000
[04/09 22:10:40    187s] (I)      layer 4 area = 16000
[04/09 22:10:40    187s] (I)      layer 5 area = 16000
[04/09 22:10:40    187s] (I)      layer 6 area = 16000
[04/09 22:10:40    187s] (I)      layer 7 area = 16000
[04/09 22:10:40    187s] (I)      layer 8 area = 55000
[04/09 22:10:40    187s] (I)      layer 9 area = 4000000
[04/09 22:10:40    187s] (I)      GCell unit size   : 1672
[04/09 22:10:40    187s] (I)      GCell multiplier  : 1
[04/09 22:10:40    187s] (I)      GCell row height  : 1672
[04/09 22:10:40    187s] (I)      Actual row height : 1672
[04/09 22:10:40    187s] (I)      GCell align ref   : 310032 310032
[04/09 22:10:40    187s] [NR-eGR] Track table information for default rule: 
[04/09 22:10:40    187s] [NR-eGR] M1 has single uniform track structure
[04/09 22:10:40    187s] [NR-eGR] M2 has single uniform track structure
[04/09 22:10:40    187s] [NR-eGR] M3 has single uniform track structure
[04/09 22:10:40    187s] [NR-eGR] M4 has single uniform track structure
[04/09 22:10:40    187s] [NR-eGR] M5 has single uniform track structure
[04/09 22:10:40    187s] [NR-eGR] M6 has single uniform track structure
[04/09 22:10:40    187s] [NR-eGR] M7 has single uniform track structure
[04/09 22:10:40    187s] [NR-eGR] M8 has single uniform track structure
[04/09 22:10:40    187s] [NR-eGR] M9 has single uniform track structure
[04/09 22:10:40    187s] [NR-eGR] MRDL has single uniform track structure
[04/09 22:10:40    187s] (I)      ============== Default via ===============
[04/09 22:10:40    187s] (I)      +---+------------------+-----------------+
[04/09 22:10:40    187s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[04/09 22:10:40    187s] (I)      +---+------------------+-----------------+
[04/09 22:10:40    187s] (I)      | 1 |    1  VIA12SQ_C  |    4  VIA12SQ   |
[04/09 22:10:40    187s] (I)      | 2 |    7  VIA23SQ_C  |   10  VIA23SQ   |
[04/09 22:10:40    187s] (I)      | 3 |   13  VIA34SQ_C  |   17  VIA34BAR  |
[04/09 22:10:40    187s] (I)      | 4 |   19  VIA45SQ_C  |   23  VIA45BAR  |
[04/09 22:10:40    187s] (I)      | 5 |   25  VIA56SQ_C  |   29  VIA56BAR  |
[04/09 22:10:40    187s] (I)      | 6 |   31  VIA67SQ_C  |   35  VIA67BAR  |
[04/09 22:10:40    187s] (I)      | 7 |   37  VIA78SQ_C  |   41  VIA78BAR  |
[04/09 22:10:40    187s] (I)      | 8 |   43  VIA89_C    |   44  VIA89     |
[04/09 22:10:40    187s] (I)      | 9 |   45  VIA9RDL    |   45  VIA9RDL   |
[04/09 22:10:40    187s] (I)      +---+------------------+-----------------+
[04/09 22:10:40    187s] [NR-eGR] Read 2235 PG shapes
[04/09 22:10:40    187s] [NR-eGR] Read 0 clock shapes
[04/09 22:10:40    187s] [NR-eGR] Read 0 other shapes
[04/09 22:10:40    187s] [NR-eGR] #Routing Blockages  : 0
[04/09 22:10:40    187s] [NR-eGR] #Instance Blockages : 8891
[04/09 22:10:40    187s] [NR-eGR] #PG Blockages       : 2235
[04/09 22:10:40    187s] [NR-eGR] #Halo Blockages     : 0
[04/09 22:10:40    187s] [NR-eGR] #Boundary Blockages : 0
[04/09 22:10:40    187s] [NR-eGR] #Clock Blockages    : 0
[04/09 22:10:40    187s] [NR-eGR] #Other Blockages    : 0
[04/09 22:10:40    187s] (I)      Design has 0 blackboxes considered as all layer blockages.
[04/09 22:10:40    187s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/09 22:10:40    187s] [NR-eGR] Read 342 nets ( ignored 334 )
[04/09 22:10:40    187s] [NR-eGR] Connected 0 must-join pins/ports
[04/09 22:10:40    187s] (I)      early_global_route_priority property id does not exist.
[04/09 22:10:41    187s] (I)      Read Num Blocks=61829  Num Prerouted Wires=0  Num CS=0
[04/09 22:10:41    187s] (I)      Layer 1 (V) : #blockages 18770 : #preroutes 0
[04/09 22:10:41    187s] (I)      Layer 2 (H) : #blockages 11581 : #preroutes 0
[04/09 22:10:41    188s] (I)      Layer 3 (V) : #blockages 13270 : #preroutes 0
[04/09 22:10:41    188s] (I)      Layer 4 (H) : #blockages 8495 : #preroutes 0
[04/09 22:10:41    188s] (I)      Layer 5 (V) : #blockages 4871 : #preroutes 0
[04/09 22:10:41    188s] (I)      Layer 6 (H) : #blockages 4001 : #preroutes 0
[04/09 22:10:41    188s] (I)      Layer 7 (V) : #blockages 774 : #preroutes 0
[04/09 22:10:41    188s] (I)      Layer 8 (H) : #blockages 42 : #preroutes 0
[04/09 22:10:41    188s] (I)      Layer 9 (V) : #blockages 25 : #preroutes 0
[04/09 22:10:41    188s] (I)      Moved 19 terms for better access 
[04/09 22:10:41    188s] (I)      Number of ignored nets                =      0
[04/09 22:10:41    188s] (I)      Number of connected nets              =      0
[04/09 22:10:41    188s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[04/09 22:10:41    188s] (I)      Number of clock nets                  =      8.  Ignored: No
[04/09 22:10:41    188s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[04/09 22:10:41    188s] (I)      Number of special nets                =      0.  Ignored: Yes
[04/09 22:10:41    188s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[04/09 22:10:41    188s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[04/09 22:10:41    188s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[04/09 22:10:41    188s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[04/09 22:10:41    188s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/09 22:10:41    188s] [NR-eGR] There are 5 clock nets ( 5 with NDR ).
[04/09 22:10:41    188s] (I)      Ndr track 0 does not exist
[04/09 22:10:41    188s] (I)      Ndr track 0 does not exist
[04/09 22:10:41    188s] (I)      Ndr track 0 does not exist
[04/09 22:10:41    188s] (I)      ---------------------Grid Graph Info--------------------
[04/09 22:10:41    188s] (I)      Routing area        : (0, 0) - (1200096, 1200096)
[04/09 22:10:41    188s] (I)      Core area           : (310032, 310032) - (890064, 890064)
[04/09 22:10:41    188s] (I)      Site width          :   152  (dbu)
[04/09 22:10:41    188s] (I)      Row height          :  1672  (dbu)
[04/09 22:10:41    188s] (I)      GCell row height    :  1672  (dbu)
[04/09 22:10:41    188s] (I)      GCell width         :  1672  (dbu)
[04/09 22:10:41    188s] (I)      GCell height        :  1672  (dbu)
[04/09 22:10:41    188s] (I)      Grid                :   718   718    10
[04/09 22:10:41    188s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[04/09 22:10:41    188s] (I)      Vertical capacity   :     0  1672     0  1672     0  1672     0  1672     0  1672
[04/09 22:10:41    188s] (I)      Horizontal capacity :     0     0  1672     0  1672     0  1672     0  1672     0
[04/09 22:10:41    188s] (I)      Default wire width  :    50    56    56    56    56    56    56    56   160  2000
[04/09 22:10:41    188s] (I)      Default wire space  :    50    56    56    56    56    56    56    56    56  2000
[04/09 22:10:41    188s] (I)      Default wire pitch  :   100   112   112   112   112   112   112   112   216  4000
[04/09 22:10:41    188s] (I)      Default pitch size  :   100   152   304   304   608   608  1216  1216  2432  4864
[04/09 22:10:41    188s] (I)      First track coord   :   104   104   408   408   712   712  1320  1320  2536  4968
[04/09 22:10:41    188s] (I)      Num tracks per GCell: 16.72 11.00  5.50  5.50  2.75  2.75  1.38  1.38  0.69  0.34
[04/09 22:10:41    188s] (I)      Total num of tracks :  7895  7895  3947  3947  1973  1973   986   986   493   246
[04/09 22:10:41    188s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[04/09 22:10:41    188s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[04/09 22:10:41    188s] (I)      --------------------------------------------------------
[04/09 22:10:41    188s] 
[04/09 22:10:41    188s] [NR-eGR] ============ Routing rule table ============
[04/09 22:10:41    188s] [NR-eGR] Rule id: 0  Nets: 3
[04/09 22:10:41    188s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[04/09 22:10:41    188s] (I)                    Layer    2    3    4     5     6     7     8     9    10 
[04/09 22:10:41    188s] (I)                    Pitch  304  608  608  1216  1216  2432  2432  4864  9728 
[04/09 22:10:41    188s] (I)             #Used tracks    2    2    2     2     2     2     2     2     2 
[04/09 22:10:41    188s] (I)       #Fully used tracks    1    1    1     1     1     1     1     1     1 
[04/09 22:10:41    188s] [NR-eGR] Rule id: 1  Nets: 0
[04/09 22:10:41    188s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[04/09 22:10:41    188s] (I)                    Layer    2    3    4    5    6     7     8     9    10 
[04/09 22:10:41    188s] (I)                    Pitch  152  304  304  608  608  1216  1216  2432  4864 
[04/09 22:10:41    188s] (I)             #Used tracks    1    1    1    1    1     1     1     1     1 
[04/09 22:10:41    188s] (I)       #Fully used tracks    1    1    1    1    1     1     1     1     1 
[04/09 22:10:41    188s] [NR-eGR] Rule id: 2  Rule name: CTS_RULE  Nets: 2
[04/09 22:10:41    188s] (I)      ID:2 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):3/3
[04/09 22:10:41    188s] (I)                    Layer    2    3    4    5    6     7     8     9    10 
[04/09 22:10:41    188s] (I)                    Pitch  456  304  304  608  608  1216  1216  2432  4864 
[04/09 22:10:41    188s] (I)             #Used tracks    3    1    1    1    1     1     1     1     1 
[04/09 22:10:41    188s] (I)       #Fully used tracks    3    1    1    1    1     1     1     1     1 
[04/09 22:10:41    188s] [NR-eGR] ========================================
[04/09 22:10:41    188s] [NR-eGR] 
[04/09 22:10:41    188s] (I)      =============== Blocked Tracks ===============
[04/09 22:10:41    188s] (I)      +-------+---------+----------+---------------+
[04/09 22:10:41    188s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[04/09 22:10:41    188s] (I)      +-------+---------+----------+---------------+
[04/09 22:10:41    188s] (I)      |     1 |       0 |        0 |         0.00% |
[04/09 22:10:41    188s] (I)      |     2 | 5668610 |  1559061 |        27.50% |
[04/09 22:10:41    188s] (I)      |     3 | 2833946 |   745034 |        26.29% |
[04/09 22:10:41    188s] (I)      |     4 | 2833946 |   193382 |         6.82% |
[04/09 22:10:41    188s] (I)      |     5 | 1416614 |    89125 |         6.29% |
[04/09 22:10:41    188s] (I)      |     6 | 1416614 |    23286 |         1.64% |
[04/09 22:10:41    188s] (I)      |     7 |  707948 |    27421 |         3.87% |
[04/09 22:10:41    188s] (I)      |     8 |  707948 |    26642 |         3.76% |
[04/09 22:10:41    188s] (I)      |     9 |  353974 |      240 |         0.07% |
[04/09 22:10:41    188s] (I)      |    10 |  176628 |     8451 |         4.78% |
[04/09 22:10:41    188s] (I)      +-------+---------+----------+---------------+
[04/09 22:10:41    188s] (I)      Finished Import and model ( CPU: 0.91 sec, Real: 0.91 sec, Curr Mem: 2170.13 MB )
[04/09 22:10:41    188s] (I)      Reset routing kernel
[04/09 22:10:41    188s] (I)      Started Global Routing ( Curr Mem: 2170.13 MB )
[04/09 22:10:41    188s] (I)      totalPins=119  totalGlobalPin=118 (99.16%)
[04/09 22:10:41    188s] (I)      total 2D Cap : 2726431 = (1329950 H, 1396481 V)
[04/09 22:10:41    188s] [NR-eGR] Layer group 1: route 2 net(s) in layer range [5, 6]
[04/09 22:10:41    188s] (I)      
[04/09 22:10:41    188s] (I)      ============  Phase 1a Route ============
[04/09 22:10:41    188s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[04/09 22:10:41    188s] (I)      Usage: 356 = (145 H, 211 V) = (0.01% H, 0.02% V) = (2.424e+02um H, 3.528e+02um V)
[04/09 22:10:41    188s] (I)      
[04/09 22:10:41    188s] (I)      ============  Phase 1b Route ============
[04/09 22:10:41    188s] (I)      Usage: 356 = (145 H, 211 V) = (0.01% H, 0.02% V) = (2.424e+02um H, 3.528e+02um V)
[04/09 22:10:41    188s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.952320e+02um
[04/09 22:10:41    188s] (I)      
[04/09 22:10:41    188s] (I)      ============  Phase 1c Route ============
[04/09 22:10:41    188s] (I)      Usage: 356 = (145 H, 211 V) = (0.01% H, 0.02% V) = (2.424e+02um H, 3.528e+02um V)
[04/09 22:10:41    188s] (I)      
[04/09 22:10:41    188s] (I)      ============  Phase 1d Route ============
[04/09 22:10:41    188s] (I)      Usage: 356 = (145 H, 211 V) = (0.01% H, 0.02% V) = (2.424e+02um H, 3.528e+02um V)
[04/09 22:10:41    188s] (I)      
[04/09 22:10:41    188s] (I)      ============  Phase 1e Route ============
[04/09 22:10:41    188s] (I)      Usage: 356 = (145 H, 211 V) = (0.01% H, 0.02% V) = (2.424e+02um H, 3.528e+02um V)
[04/09 22:10:41    188s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.952320e+02um
[04/09 22:10:41    188s] (I)      
[04/09 22:10:41    188s] (I)      ============  Phase 1f Route ============
[04/09 22:10:41    188s] (I)      Usage: 356 = (145 H, 211 V) = (0.01% H, 0.02% V) = (2.424e+02um H, 3.528e+02um V)
[04/09 22:10:41    188s] (I)      
[04/09 22:10:41    188s] (I)      ============  Phase 1g Route ============
[04/09 22:10:41    188s] (I)      Usage: 356 = (145 H, 211 V) = (0.01% H, 0.02% V) = (2.424e+02um H, 3.528e+02um V)
[04/09 22:10:41    188s] (I)      #Nets         : 2
[04/09 22:10:41    188s] (I)      #Relaxed nets : 0
[04/09 22:10:41    188s] (I)      Wire length   : 356
[04/09 22:10:41    188s] (I)      
[04/09 22:10:41    188s] (I)      ============  Phase 1h Route ============
[04/09 22:10:41    188s] (I)      Usage: 356 = (145 H, 211 V) = (0.01% H, 0.02% V) = (2.424e+02um H, 3.528e+02um V)
[04/09 22:10:42    188s] (I)      total 2D Cap : 4755622 = (2097111 H, 2658511 V)
[04/09 22:10:42    188s] [NR-eGR] Layer group 2: route 3 net(s) in layer range [3, 4]
[04/09 22:10:42    188s] (I)      
[04/09 22:10:42    188s] (I)      ============  Phase 1a Route ============
[04/09 22:10:42    188s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 7
[04/09 22:10:42    188s] (I)      Usage: 1503 = (540 H, 963 V) = (0.03% H, 0.04% V) = (9.029e+02um H, 1.610e+03um V)
[04/09 22:10:42    188s] (I)      
[04/09 22:10:42    188s] (I)      ============  Phase 1b Route ============
[04/09 22:10:42    188s] (I)      Usage: 1503 = (540 H, 963 V) = (0.03% H, 0.04% V) = (9.029e+02um H, 1.610e+03um V)
[04/09 22:10:42    188s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.513016e+03um
[04/09 22:10:42    188s] (I)      
[04/09 22:10:42    188s] (I)      ============  Phase 1c Route ============
[04/09 22:10:42    188s] (I)      Level2 Grid: 144 x 144
[04/09 22:10:42    188s] (I)      Usage: 1503 = (540 H, 963 V) = (0.03% H, 0.04% V) = (9.029e+02um H, 1.610e+03um V)
[04/09 22:10:42    188s] (I)      
[04/09 22:10:42    188s] (I)      ============  Phase 1d Route ============
[04/09 22:10:42    188s] (I)      Usage: 1523 = (562 H, 961 V) = (0.03% H, 0.04% V) = (9.397e+02um H, 1.607e+03um V)
[04/09 22:10:42    188s] (I)      
[04/09 22:10:42    188s] (I)      ============  Phase 1e Route ============
[04/09 22:10:42    188s] (I)      Usage: 1523 = (562 H, 961 V) = (0.03% H, 0.04% V) = (9.397e+02um H, 1.607e+03um V)
[04/09 22:10:42    188s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.546456e+03um
[04/09 22:10:42    188s] (I)      
[04/09 22:10:42    188s] (I)      ============  Phase 1f Route ============
[04/09 22:10:42    188s] (I)      Usage: 1506 = (545 H, 961 V) = (0.03% H, 0.04% V) = (9.112e+02um H, 1.607e+03um V)
[04/09 22:10:42    188s] (I)      
[04/09 22:10:42    188s] (I)      ============  Phase 1g Route ============
[04/09 22:10:42    188s] (I)      Usage: 1196 = (462 H, 734 V) = (0.02% H, 0.03% V) = (7.725e+02um H, 1.227e+03um V)
[04/09 22:10:42    188s] (I)      #Nets         : 3
[04/09 22:10:42    188s] (I)      #Relaxed nets : 2
[04/09 22:10:42    188s] (I)      Wire length   : 223
[04/09 22:10:42    188s] [NR-eGR] Create a new net group with 2 nets and layer range [3, 6]
[04/09 22:10:42    188s] (I)      
[04/09 22:10:42    188s] (I)      ============  Phase 1h Route ============
[04/09 22:10:42    188s] (I)      Usage: 1196 = (462 H, 734 V) = (0.02% H, 0.03% V) = (7.725e+02um H, 1.227e+03um V)
[04/09 22:10:42    188s] (I)      total 2D Cap : 7490403 = (3430519 H, 4059884 V)
[04/09 22:10:42    188s] [NR-eGR] Layer group 3: route 2 net(s) in layer range [3, 6]
[04/09 22:10:42    188s] (I)      
[04/09 22:10:42    188s] (I)      ============  Phase 1a Route ============
[04/09 22:10:42    189s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 2
[04/09 22:10:42    189s] (I)      Usage: 2068 = (808 H, 1260 V) = (0.02% H, 0.03% V) = (1.351e+03um H, 2.107e+03um V)
[04/09 22:10:42    189s] (I)      
[04/09 22:10:42    189s] (I)      ============  Phase 1b Route ============
[04/09 22:10:42    189s] (I)      Usage: 2068 = (808 H, 1260 V) = (0.02% H, 0.03% V) = (1.351e+03um H, 2.107e+03um V)
[04/09 22:10:42    189s] (I)      Overflow of layer group 3: 0.00% H + 0.01% V. EstWL: 3.457696e+03um
[04/09 22:10:42    189s] (I)      
[04/09 22:10:42    189s] (I)      ============  Phase 1c Route ============
[04/09 22:10:42    189s] (I)      Level2 Grid: 144 x 144
[04/09 22:10:42    189s] (I)      Usage: 2069 = (809 H, 1260 V) = (0.02% H, 0.03% V) = (1.353e+03um H, 2.107e+03um V)
[04/09 22:10:42    189s] (I)      
[04/09 22:10:42    189s] (I)      ============  Phase 1d Route ============
[04/09 22:10:42    189s] (I)      Usage: 2070 = (810 H, 1260 V) = (0.02% H, 0.03% V) = (1.354e+03um H, 2.107e+03um V)
[04/09 22:10:42    189s] (I)      
[04/09 22:10:42    189s] (I)      ============  Phase 1e Route ============
[04/09 22:10:42    189s] (I)      Usage: 2070 = (810 H, 1260 V) = (0.02% H, 0.03% V) = (1.354e+03um H, 2.107e+03um V)
[04/09 22:10:42    189s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 3.461040e+03um
[04/09 22:10:42    189s] (I)      
[04/09 22:10:42    189s] (I)      ============  Phase 1f Route ============
[04/09 22:10:42    189s] (I)      Usage: 2070 = (810 H, 1260 V) = (0.02% H, 0.03% V) = (1.354e+03um H, 2.107e+03um V)
[04/09 22:10:42    189s] (I)      
[04/09 22:10:42    189s] (I)      ============  Phase 1g Route ============
[04/09 22:10:42    189s] (I)      Usage: 2050 = (793 H, 1257 V) = (0.02% H, 0.03% V) = (1.326e+03um H, 2.102e+03um V)
[04/09 22:10:42    189s] (I)      #Nets         : 2
[04/09 22:10:42    189s] (I)      #Relaxed nets : 1
[04/09 22:10:42    189s] (I)      Wire length   : 377
[04/09 22:10:42    189s] [NR-eGR] Create a new net group with 1 nets and layer range [3, 8]
[04/09 22:10:42    189s] (I)      
[04/09 22:10:42    189s] (I)      ============  Phase 1h Route ============
[04/09 22:10:42    189s] (I)      Usage: 2052 = (796 H, 1256 V) = (0.02% H, 0.03% V) = (1.331e+03um H, 2.100e+03um V)
[04/09 22:10:42    189s] (I)      total 2D Cap : 8859492 = (4113904 H, 4745588 V)
[04/09 22:10:42    189s] [NR-eGR] Layer group 4: route 1 net(s) in layer range [3, 8]
[04/09 22:10:42    189s] (I)      
[04/09 22:10:42    189s] (I)      ============  Phase 1a Route ============
[04/09 22:10:42    189s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[04/09 22:10:42    189s] (I)      Usage: 2525 = (967 H, 1558 V) = (0.02% H, 0.03% V) = (1.617e+03um H, 2.605e+03um V)
[04/09 22:10:42    189s] (I)      
[04/09 22:10:42    189s] (I)      ============  Phase 1b Route ============
[04/09 22:10:42    189s] (I)      Usage: 2525 = (967 H, 1558 V) = (0.02% H, 0.03% V) = (1.617e+03um H, 2.605e+03um V)
[04/09 22:10:42    189s] (I)      Overflow of layer group 4: 0.01% H + 0.01% V. EstWL: 4.221800e+03um
[04/09 22:10:42    189s] (I)      
[04/09 22:10:42    189s] (I)      ============  Phase 1c Route ============
[04/09 22:10:42    189s] (I)      Level2 Grid: 144 x 144
[04/09 22:10:42    189s] (I)      Usage: 2527 = (969 H, 1558 V) = (0.02% H, 0.03% V) = (1.620e+03um H, 2.605e+03um V)
[04/09 22:10:42    189s] (I)      
[04/09 22:10:42    189s] (I)      ============  Phase 1d Route ============
[04/09 22:10:42    189s] (I)      Usage: 2530 = (972 H, 1558 V) = (0.02% H, 0.03% V) = (1.625e+03um H, 2.605e+03um V)
[04/09 22:10:42    189s] (I)      
[04/09 22:10:42    189s] (I)      ============  Phase 1e Route ============
[04/09 22:10:42    189s] (I)      Usage: 2530 = (972 H, 1558 V) = (0.02% H, 0.03% V) = (1.625e+03um H, 2.605e+03um V)
[04/09 22:10:42    189s] [NR-eGR] Early Global Route overflow of layer group 4: 0.01% H + 0.00% V. EstWL: 4.230160e+03um
[04/09 22:10:42    189s] (I)      
[04/09 22:10:42    189s] (I)      ============  Phase 1f Route ============
[04/09 22:10:42    189s] (I)      Usage: 2546 = (972 H, 1574 V) = (0.02% H, 0.03% V) = (1.625e+03um H, 2.632e+03um V)
[04/09 22:10:42    189s] (I)      
[04/09 22:10:42    189s] (I)      ============  Phase 1g Route ============
[04/09 22:10:42    189s] (I)      Usage: 2518 = (962 H, 1556 V) = (0.02% H, 0.03% V) = (1.608e+03um H, 2.602e+03um V)
[04/09 22:10:42    189s] (I)      #Nets         : 1
[04/09 22:10:42    189s] (I)      #Relaxed nets : 1
[04/09 22:10:42    189s] (I)      Wire length   : 0
[04/09 22:10:42    189s] [NR-eGR] Create a new net group with 1 nets and layer range [3, 10]
[04/09 22:10:42    189s] (I)      
[04/09 22:10:42    189s] (I)      ============  Phase 1h Route ============
[04/09 22:10:42    189s] (I)      Usage: 2518 = (962 H, 1556 V) = (0.02% H, 0.03% V) = (1.608e+03um H, 2.602e+03um V)
[04/09 22:10:42    189s] (I)      total 2D Cap : 9382128 = (4468114 H, 4914014 V)
[04/09 22:10:42    189s] [NR-eGR] Layer group 5: route 1 net(s) in layer range [3, 10]
[04/09 22:10:42    189s] (I)      
[04/09 22:10:42    189s] (I)      ============  Phase 1a Route ============
[04/09 22:10:43    189s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[04/09 22:10:43    189s] (I)      Usage: 2991 = (1133 H, 1858 V) = (0.03% H, 0.04% V) = (1.894e+03um H, 3.107e+03um V)
[04/09 22:10:43    189s] (I)      
[04/09 22:10:43    189s] (I)      ============  Phase 1b Route ============
[04/09 22:10:43    189s] (I)      Usage: 2991 = (1133 H, 1858 V) = (0.03% H, 0.04% V) = (1.894e+03um H, 3.107e+03um V)
[04/09 22:10:43    189s] (I)      Overflow of layer group 5: 0.00% H + 0.01% V. EstWL: 5.000952e+03um
[04/09 22:10:43    189s] (I)      
[04/09 22:10:43    189s] (I)      ============  Phase 1c Route ============
[04/09 22:10:43    189s] (I)      Level2 Grid: 144 x 144
[04/09 22:10:43    189s] (I)      Usage: 2995 = (1137 H, 1858 V) = (0.03% H, 0.04% V) = (1.901e+03um H, 3.107e+03um V)
[04/09 22:10:43    189s] (I)      
[04/09 22:10:43    189s] (I)      ============  Phase 1d Route ============
[04/09 22:10:43    189s] (I)      Usage: 3025 = (1166 H, 1859 V) = (0.03% H, 0.04% V) = (1.950e+03um H, 3.108e+03um V)
[04/09 22:10:43    189s] (I)      
[04/09 22:10:43    189s] (I)      ============  Phase 1e Route ============
[04/09 22:10:43    189s] (I)      Usage: 3025 = (1166 H, 1859 V) = (0.03% H, 0.04% V) = (1.950e+03um H, 3.108e+03um V)
[04/09 22:10:43    189s] [NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 5.057800e+03um
[04/09 22:10:43    189s] (I)      
[04/09 22:10:43    189s] (I)      ============  Phase 1f Route ============
[04/09 22:10:43    189s] (I)      Usage: 3025 = (1166 H, 1859 V) = (0.03% H, 0.04% V) = (1.950e+03um H, 3.108e+03um V)
[04/09 22:10:43    189s] (I)      
[04/09 22:10:43    189s] (I)      ============  Phase 1g Route ============
[04/09 22:10:43    189s] (I)      Usage: 2923 = (1108 H, 1815 V) = (0.02% H, 0.04% V) = (1.853e+03um H, 3.035e+03um V)
[04/09 22:10:43    189s] (I)      #Nets         : 1
[04/09 22:10:43    189s] (I)      #Relaxed nets : 1
[04/09 22:10:43    189s] (I)      Wire length   : 0
[04/09 22:10:43    189s] [NR-eGR] Create a new net group with 1 nets and layer range [2, 10]
[04/09 22:10:43    189s] (I)      
[04/09 22:10:43    189s] (I)      ============  Phase 1h Route ============
[04/09 22:10:43    189s] (I)      Usage: 2923 = (1108 H, 1815 V) = (0.02% H, 0.04% V) = (1.853e+03um H, 3.035e+03um V)
[04/09 22:10:43    189s] (I)      total 2D Cap : 13572841 = (4468114 H, 9104727 V)
[04/09 22:10:43    189s] [NR-eGR] Layer group 6: route 1 net(s) in layer range [2, 10]
[04/09 22:10:43    189s] (I)      
[04/09 22:10:43    189s] (I)      ============  Phase 1a Route ============
[04/09 22:10:43    190s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 1
[04/09 22:10:43    190s] (I)      Usage: 3845 = (1461 H, 2384 V) = (0.03% H, 0.03% V) = (2.443e+03um H, 3.986e+03um V)
[04/09 22:10:43    190s] (I)      
[04/09 22:10:43    190s] (I)      ============  Phase 1b Route ============
[04/09 22:10:43    190s] (I)      Usage: 3845 = (1461 H, 2384 V) = (0.03% H, 0.03% V) = (2.443e+03um H, 3.986e+03um V)
[04/09 22:10:43    190s] (I)      Overflow of layer group 6: 0.00% H + 0.00% V. EstWL: 6.428840e+03um
[04/09 22:10:43    190s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[04/09 22:10:43    190s] (I)      Congestion threshold : each 60.00, sum 90.00
[04/09 22:10:43    190s] (I)      
[04/09 22:10:43    190s] (I)      ============  Phase 1c Route ============
[04/09 22:10:43    190s] (I)      Level2 Grid: 144 x 144
[04/09 22:10:43    190s] (I)      Usage: 3845 = (1461 H, 2384 V) = (0.03% H, 0.03% V) = (2.443e+03um H, 3.986e+03um V)
[04/09 22:10:43    190s] (I)      
[04/09 22:10:43    190s] (I)      ============  Phase 1d Route ============
[04/09 22:10:43    190s] (I)      Usage: 3857 = (1473 H, 2384 V) = (0.03% H, 0.03% V) = (2.463e+03um H, 3.986e+03um V)
[04/09 22:10:43    190s] (I)      
[04/09 22:10:43    190s] (I)      ============  Phase 1e Route ============
[04/09 22:10:43    190s] (I)      Usage: 3857 = (1473 H, 2384 V) = (0.03% H, 0.03% V) = (2.463e+03um H, 3.986e+03um V)
[04/09 22:10:43    190s] [NR-eGR] Early Global Route overflow of layer group 6: 0.00% H + 0.00% V. EstWL: 6.448904e+03um
[04/09 22:10:43    190s] (I)      
[04/09 22:10:43    190s] (I)      ============  Phase 1f Route ============
[04/09 22:10:43    190s] (I)      Usage: 3857 = (1473 H, 2384 V) = (0.03% H, 0.03% V) = (2.463e+03um H, 3.986e+03um V)
[04/09 22:10:43    190s] (I)      
[04/09 22:10:43    190s] (I)      ============  Phase 1g Route ============
[04/09 22:10:43    190s] (I)      Usage: 3836 = (1450 H, 2386 V) = (0.03% H, 0.03% V) = (2.424e+03um H, 3.989e+03um V)
[04/09 22:10:43    190s] (I)      
[04/09 22:10:43    190s] (I)      ============  Phase 1h Route ============
[04/09 22:10:43    190s] (I)      Usage: 3836 = (1450 H, 2386 V) = (0.03% H, 0.03% V) = (2.424e+03um H, 3.989e+03um V)
[04/09 22:10:43    190s] (I)      
[04/09 22:10:43    190s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/09 22:10:43    190s] [NR-eGR]                        OverCon            
[04/09 22:10:43    190s] [NR-eGR]                         #Gcell     %Gcell
[04/09 22:10:43    190s] [NR-eGR]        Layer               (1)    OverCon
[04/09 22:10:43    190s] [NR-eGR] ----------------------------------------------
[04/09 22:10:43    190s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[04/09 22:10:43    190s] [NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[04/09 22:10:43    190s] [NR-eGR]      M3 ( 3)         1( 0.00%)   ( 0.00%) 
[04/09 22:10:43    190s] [NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[04/09 22:10:43    190s] [NR-eGR]      M5 ( 5)         0( 0.00%)   ( 0.00%) 
[04/09 22:10:43    190s] [NR-eGR]      M6 ( 6)         0( 0.00%)   ( 0.00%) 
[04/09 22:10:43    190s] [NR-eGR]      M7 ( 7)         0( 0.00%)   ( 0.00%) 
[04/09 22:10:43    190s] [NR-eGR]      M8 ( 8)         0( 0.00%)   ( 0.00%) 
[04/09 22:10:43    190s] [NR-eGR]      M9 ( 9)         0( 0.00%)   ( 0.00%) 
[04/09 22:10:43    190s] [NR-eGR]    MRDL (10)         0( 0.00%)   ( 0.00%) 
[04/09 22:10:43    190s] [NR-eGR] ----------------------------------------------
[04/09 22:10:43    190s] [NR-eGR]        Total         1( 0.00%)   ( 0.00%) 
[04/09 22:10:43    190s] [NR-eGR] 
[04/09 22:10:43    190s] (I)      Finished Global Routing ( CPU: 1.81 sec, Real: 1.81 sec, Curr Mem: 2174.07 MB )
[04/09 22:10:43    190s] (I)      total 2D Cap : 13605534 = (4478582 H, 9126952 V)
[04/09 22:10:43    190s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[04/09 22:10:43    190s] (I)      ============= Track Assignment ============
[04/09 22:10:43    190s] (I)      Started Track Assignment (1T) ( Curr Mem: 2174.07 MB )
[04/09 22:10:43    190s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[04/09 22:10:43    190s] (I)      Run Multi-thread track assignment
[04/09 22:10:44    190s] (I)      Finished Track Assignment (1T) ( CPU: 0.21 sec, Real: 0.20 sec, Curr Mem: 2174.07 MB )
[04/09 22:10:44    190s] (I)      Started Export ( Curr Mem: 2174.07 MB )
[04/09 22:10:44    190s] [NR-eGR]               Length (um)  Vias 
[04/09 22:10:44    190s] [NR-eGR] --------------------------------
[04/09 22:10:44    190s] [NR-eGR]  M1    (1H)             0  1170 
[04/09 22:10:44    190s] [NR-eGR]  M2    (2V)          4054  1565 
[04/09 22:10:44    190s] [NR-eGR]  M3    (3H)          7198   806 
[04/09 22:10:44    190s] [NR-eGR]  M4    (4V)          4972   381 
[04/09 22:10:44    190s] [NR-eGR]  M5    (5H)          4006   316 
[04/09 22:10:44    190s] [NR-eGR]  M6    (6V)         10248   183 
[04/09 22:10:44    190s] [NR-eGR]  M7    (7H)          3219    33 
[04/09 22:10:44    190s] [NR-eGR]  M8    (8V)           966    11 
[04/09 22:10:44    190s] [NR-eGR]  M9    (9H)           182     0 
[04/09 22:10:44    190s] [NR-eGR]  MRDL  (10V)            0     0 
[04/09 22:10:44    190s] [NR-eGR] --------------------------------
[04/09 22:10:44    190s] [NR-eGR]        Total        34845  4465 
[04/09 22:10:44    190s] [NR-eGR] --------------------------------------------------------------------------
[04/09 22:10:44    190s] [NR-eGR] Total half perimeter of net bounding box: 31792um
[04/09 22:10:44    190s] [NR-eGR] Total length: 34845um, number of vias: 4465
[04/09 22:10:44    190s] [NR-eGR] --------------------------------------------------------------------------
[04/09 22:10:44    190s] [NR-eGR] Total eGR-routed clock nets wire length: 2414um, number of vias: 369
[04/09 22:10:44    190s] [NR-eGR] --------------------------------------------------------------------------
[04/09 22:10:44    190s] [NR-eGR] Report for selected net(s) only.
[04/09 22:10:44    190s] [NR-eGR]               Length (um)  Vias 
[04/09 22:10:44    190s] [NR-eGR] --------------------------------
[04/09 22:10:44    190s] [NR-eGR]  M1    (1H)             0   100 
[04/09 22:10:44    190s] [NR-eGR]  M2    (2V)            37   106 
[04/09 22:10:44    190s] [NR-eGR]  M3    (3H)           276    94 
[04/09 22:10:44    190s] [NR-eGR]  M4    (4V)           839    40 
[04/09 22:10:44    190s] [NR-eGR]  M5    (5H)           353    20 
[04/09 22:10:44    190s] [NR-eGR]  M6    (6V)           722     9 
[04/09 22:10:44    190s] [NR-eGR]  M7    (7H)           187     0 
[04/09 22:10:44    190s] [NR-eGR]  M8    (8V)             0     0 
[04/09 22:10:44    190s] [NR-eGR]  M9    (9H)             0     0 
[04/09 22:10:44    190s] [NR-eGR]  MRDL  (10V)            0     0 
[04/09 22:10:44    190s] [NR-eGR] --------------------------------
[04/09 22:10:44    190s] [NR-eGR]        Total         2414   369 
[04/09 22:10:44    190s] [NR-eGR] --------------------------------------------------------------------------
[04/09 22:10:44    190s] [NR-eGR] Total half perimeter of net bounding box: 1923um
[04/09 22:10:44    190s] [NR-eGR] Total length: 2414um, number of vias: 369
[04/09 22:10:44    190s] [NR-eGR] --------------------------------------------------------------------------
[04/09 22:10:44    190s] [NR-eGR] Total routed clock nets wire length: 2414um, number of vias: 369
[04/09 22:10:44    190s] [NR-eGR] --------------------------------------------------------------------------
[04/09 22:10:44    190s] (I)      Finished Export ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 2174.07 MB )
[04/09 22:10:44    190s] [NR-eGR] Finished Early Global Route kernel ( CPU: 3.33 sec, Real: 3.32 sec, Curr Mem: 2129.07 MB )
[04/09 22:10:44    190s] (I)      ======================================== Runtime Summary ========================================
[04/09 22:10:44    190s] (I)       Step                                              %       Start      Finish      Real       CPU 
[04/09 22:10:44    190s] (I)      -------------------------------------------------------------------------------------------------
[04/09 22:10:44    190s] (I)       Early Global Route kernel                   100.00%  119.19 sec  122.52 sec  3.32 sec  3.33 sec 
[04/09 22:10:44    190s] (I)       +-Import and model                           27.39%  119.22 sec  120.13 sec  0.91 sec  0.91 sec 
[04/09 22:10:44    190s] (I)       | +-Create place DB                           0.10%  119.22 sec  119.23 sec  0.00 sec  0.00 sec 
[04/09 22:10:44    190s] (I)       | | +-Import place data                       0.09%  119.22 sec  119.23 sec  0.00 sec  0.00 sec 
[04/09 22:10:44    190s] (I)       | | | +-Read instances and placement          0.03%  119.22 sec  119.22 sec  0.00 sec  0.00 sec 
[04/09 22:10:44    190s] (I)       | | | +-Read nets                             0.04%  119.22 sec  119.23 sec  0.00 sec  0.00 sec 
[04/09 22:10:44    190s] (I)       | +-Create route DB                          22.14%  119.23 sec  119.96 sec  0.74 sec  0.74 sec 
[04/09 22:10:44    190s] (I)       | | +-Import route data (1T)                 21.98%  119.23 sec  119.96 sec  0.73 sec  0.73 sec 
[04/09 22:10:44    190s] (I)       | | | +-Read blockages ( Layer 2-10 )         0.86%  119.24 sec  119.27 sec  0.03 sec  0.02 sec 
[04/09 22:10:44    190s] (I)       | | | | +-Read routing blockages              0.00%  119.24 sec  119.24 sec  0.00 sec  0.00 sec 
[04/09 22:10:44    190s] (I)       | | | | +-Read instance blockages             0.03%  119.24 sec  119.24 sec  0.00 sec  0.00 sec 
[04/09 22:10:44    190s] (I)       | | | | +-Read PG blockages                   0.72%  119.24 sec  119.26 sec  0.02 sec  0.02 sec 
[04/09 22:10:44    190s] (I)       | | | | +-Read clock blockages                0.01%  119.26 sec  119.26 sec  0.00 sec  0.00 sec 
[04/09 22:10:44    190s] (I)       | | | | +-Read other blockages                0.00%  119.27 sec  119.27 sec  0.00 sec  0.00 sec 
[04/09 22:10:44    190s] (I)       | | | | +-Read halo blockages                 0.00%  119.27 sec  119.27 sec  0.00 sec  0.00 sec 
[04/09 22:10:44    190s] (I)       | | | | +-Read boundary cut boxes             0.00%  119.27 sec  119.27 sec  0.00 sec  0.00 sec 
[04/09 22:10:44    190s] (I)       | | | +-Read blackboxes                       0.00%  119.27 sec  119.27 sec  0.00 sec  0.00 sec 
[04/09 22:10:44    190s] (I)       | | | +-Read prerouted                        0.01%  119.27 sec  119.27 sec  0.00 sec  0.00 sec 
[04/09 22:10:44    190s] (I)       | | | +-Read unlegalized nets                 0.00%  119.27 sec  119.27 sec  0.00 sec  0.00 sec 
[04/09 22:10:44    190s] (I)       | | | +-Read nets                             0.00%  119.27 sec  119.27 sec  0.00 sec  0.00 sec 
[04/09 22:10:44    190s] (I)       | | | +-Set up via pillars                    0.00%  119.27 sec  119.27 sec  0.00 sec  0.00 sec 
[04/09 22:10:44    190s] (I)       | | | +-Initialize 3D grid graph              2.38%  119.27 sec  119.35 sec  0.08 sec  0.08 sec 
[04/09 22:10:44    190s] (I)       | | | +-Model blockage capacity              18.36%  119.35 sec  119.96 sec  0.61 sec  0.61 sec 
[04/09 22:10:44    190s] (I)       | | | | +-Initialize 3D capacity             16.78%  119.35 sec  119.91 sec  0.56 sec  0.56 sec 
[04/09 22:10:44    190s] (I)       | | | +-Move terms for access (1T)            0.01%  119.96 sec  119.96 sec  0.00 sec  0.00 sec 
[04/09 22:10:44    190s] (I)       | +-Read aux data                             0.00%  119.96 sec  119.96 sec  0.00 sec  0.00 sec 
[04/09 22:10:44    190s] (I)       | +-Others data preparation                   0.08%  119.96 sec  119.97 sec  0.00 sec  0.00 sec 
[04/09 22:10:44    190s] (I)       | +-Create route kernel                       4.97%  119.97 sec  120.13 sec  0.17 sec  0.16 sec 
[04/09 22:10:44    190s] (I)       +-Global Routing                             54.60%  120.13 sec  121.95 sec  1.81 sec  1.81 sec 
[04/09 22:10:44    190s] (I)       | +-Initialization                            0.18%  120.13 sec  120.14 sec  0.01 sec  0.01 sec 
[04/09 22:10:44    190s] (I)       | +-Net group 1                               4.21%  120.14 sec  120.28 sec  0.14 sec  0.14 sec 
[04/09 22:10:44    190s] (I)       | | +-Generate topology                       0.00%  120.14 sec  120.14 sec  0.00 sec  0.00 sec 
[04/09 22:10:44    190s] (I)       | | +-Phase 1a                                1.63%  120.20 sec  120.25 sec  0.05 sec  0.06 sec 
[04/09 22:10:44    190s] (I)       | | | +-Pattern routing (1T)                  0.14%  120.20 sec  120.20 sec  0.00 sec  0.01 sec 
[04/09 22:10:44    190s] (I)       | | | +-Pattern Routing Avoiding Blockages    1.45%  120.20 sec  120.25 sec  0.05 sec  0.05 sec 
[04/09 22:10:44    190s] (I)       | | +-Phase 1b                                0.31%  120.25 sec  120.26 sec  0.01 sec  0.01 sec 
[04/09 22:10:44    190s] (I)       | | | +-Monotonic routing (1T)                0.23%  120.25 sec  120.26 sec  0.01 sec  0.00 sec 
[04/09 22:10:44    190s] (I)       | | +-Phase 1c                                0.00%  120.26 sec  120.26 sec  0.00 sec  0.00 sec 
[04/09 22:10:44    190s] (I)       | | +-Phase 1d                                0.00%  120.26 sec  120.26 sec  0.00 sec  0.00 sec 
[04/09 22:10:44    190s] (I)       | | +-Phase 1e                                0.09%  120.26 sec  120.27 sec  0.00 sec  0.00 sec 
[04/09 22:10:44    190s] (I)       | | | +-Route legalization                    0.01%  120.26 sec  120.26 sec  0.00 sec  0.00 sec 
[04/09 22:10:44    190s] (I)       | | | | +-Legalize Blockage Violations        0.00%  120.26 sec  120.26 sec  0.00 sec  0.00 sec 
[04/09 22:10:44    190s] (I)       | | +-Phase 1f                                0.00%  120.27 sec  120.27 sec  0.00 sec  0.01 sec 
[04/09 22:10:44    190s] (I)       | | +-Phase 1g                                0.17%  120.27 sec  120.27 sec  0.01 sec  0.00 sec 
[04/09 22:10:44    190s] (I)       | | | +-Post Routing                          0.15%  120.27 sec  120.27 sec  0.00 sec  0.00 sec 
[04/09 22:10:44    190s] (I)       | | +-Phase 1h                                0.15%  120.27 sec  120.28 sec  0.00 sec  0.01 sec 
[04/09 22:10:44    190s] (I)       | | | +-Post Routing                          0.13%  120.27 sec  120.28 sec  0.00 sec  0.01 sec 
[04/09 22:10:44    190s] (I)       | | +-Layer assignment (1T)                   0.04%  120.28 sec  120.28 sec  0.00 sec  0.00 sec 
[04/09 22:10:44    190s] (I)       | +-Net group 2                               8.21%  120.28 sec  120.55 sec  0.27 sec  0.27 sec 
[04/09 22:10:44    190s] (I)       | | +-Generate topology                       0.03%  120.28 sec  120.28 sec  0.00 sec  0.00 sec 
[04/09 22:10:44    190s] (I)       | | +-Phase 1a                                1.51%  120.34 sec  120.39 sec  0.05 sec  0.04 sec 
[04/09 22:10:44    190s] (I)       | | | +-Pattern routing (1T)                  0.16%  120.34 sec  120.34 sec  0.01 sec  0.00 sec 
[04/09 22:10:44    190s] (I)       | | | +-Pattern Routing Avoiding Blockages    1.29%  120.34 sec  120.39 sec  0.04 sec  0.04 sec 
[04/09 22:10:44    190s] (I)       | | +-Phase 1b                                0.24%  120.39 sec  120.40 sec  0.01 sec  0.01 sec 
[04/09 22:10:44    190s] (I)       | | | +-Monotonic routing (1T)                0.15%  120.39 sec  120.39 sec  0.00 sec  0.01 sec 
[04/09 22:10:44    190s] (I)       | | +-Phase 1c                                0.68%  120.40 sec  120.42 sec  0.02 sec  0.03 sec 
[04/09 22:10:44    190s] (I)       | | | +-Two level Routing                     0.66%  120.40 sec  120.42 sec  0.02 sec  0.03 sec 
[04/09 22:10:44    190s] (I)       | | | | +-Two Level Routing (Regular)         0.13%  120.41 sec  120.41 sec  0.00 sec  0.01 sec 
[04/09 22:10:44    190s] (I)       | | | | +-Two Level Routing (Strong)          0.14%  120.41 sec  120.42 sec  0.00 sec  0.00 sec 
[04/09 22:10:44    190s] (I)       | | +-Phase 1d                                1.94%  120.42 sec  120.48 sec  0.06 sec  0.06 sec 
[04/09 22:10:44    190s] (I)       | | | +-Detoured routing (1T)                 1.92%  120.42 sec  120.48 sec  0.06 sec  0.06 sec 
[04/09 22:10:44    190s] (I)       | | +-Phase 1e                                0.09%  120.48 sec  120.49 sec  0.00 sec  0.01 sec 
[04/09 22:10:44    190s] (I)       | | | +-Route legalization                    0.01%  120.49 sec  120.49 sec  0.00 sec  0.00 sec 
[04/09 22:10:44    190s] (I)       | | | | +-Legalize Blockage Violations        0.00%  120.49 sec  120.49 sec  0.00 sec  0.00 sec 
[04/09 22:10:44    190s] (I)       | | +-Phase 1f                                1.17%  120.49 sec  120.53 sec  0.04 sec  0.03 sec 
[04/09 22:10:44    190s] (I)       | | | +-Congestion clean                      1.15%  120.49 sec  120.53 sec  0.04 sec  0.03 sec 
[04/09 22:10:44    190s] (I)       | | +-Phase 1g                                0.41%  120.53 sec  120.54 sec  0.01 sec  0.02 sec 
[04/09 22:10:44    190s] (I)       | | | +-Post Routing                          0.40%  120.53 sec  120.54 sec  0.01 sec  0.02 sec 
[04/09 22:10:44    190s] (I)       | | +-Phase 1h                                0.30%  120.54 sec  120.55 sec  0.01 sec  0.01 sec 
[04/09 22:10:44    190s] (I)       | | | +-Post Routing                          0.28%  120.54 sec  120.55 sec  0.01 sec  0.01 sec 
[04/09 22:10:44    190s] (I)       | | +-Layer assignment (1T)                   0.03%  120.55 sec  120.55 sec  0.00 sec  0.00 sec 
[04/09 22:10:44    190s] (I)       | +-Net group 3                               8.83%  120.55 sec  120.85 sec  0.29 sec  0.29 sec 
[04/09 22:10:44    190s] (I)       | | +-Generate topology                       0.03%  120.55 sec  120.56 sec  0.00 sec  0.00 sec 
[04/09 22:10:44    190s] (I)       | | +-Phase 1a                                1.73%  120.63 sec  120.69 sec  0.06 sec  0.06 sec 
[04/09 22:10:44    190s] (I)       | | | +-Pattern routing (1T)                  0.14%  120.63 sec  120.63 sec  0.00 sec  0.00 sec 
[04/09 22:10:44    190s] (I)       | | | +-Pattern Routing Avoiding Blockages    1.55%  120.64 sec  120.69 sec  0.05 sec  0.05 sec 
[04/09 22:10:44    190s] (I)       | | +-Phase 1b                                0.22%  120.69 sec  120.69 sec  0.01 sec  0.01 sec 
[04/09 22:10:44    190s] (I)       | | | +-Monotonic routing (1T)                0.14%  120.69 sec  120.69 sec  0.00 sec  0.01 sec 
[04/09 22:10:44    190s] (I)       | | +-Phase 1c                                0.66%  120.70 sec  120.72 sec  0.02 sec  0.03 sec 
[04/09 22:10:44    190s] (I)       | | | +-Two level Routing                     0.64%  120.70 sec  120.72 sec  0.02 sec  0.03 sec 
[04/09 22:10:44    190s] (I)       | | | | +-Two Level Routing (Regular)         0.13%  120.71 sec  120.71 sec  0.00 sec  0.01 sec 
[04/09 22:10:44    190s] (I)       | | | | +-Two Level Routing (Strong)          0.13%  120.71 sec  120.72 sec  0.00 sec  0.00 sec 
[04/09 22:10:44    190s] (I)       | | +-Phase 1d                                2.00%  120.72 sec  120.78 sec  0.07 sec  0.06 sec 
[04/09 22:10:44    190s] (I)       | | | +-Detoured routing (1T)                 1.98%  120.72 sec  120.78 sec  0.07 sec  0.06 sec 
[04/09 22:10:44    190s] (I)       | | +-Phase 1e                                0.10%  120.78 sec  120.79 sec  0.00 sec  0.01 sec 
[04/09 22:10:44    190s] (I)       | | | +-Route legalization                    0.01%  120.78 sec  120.79 sec  0.00 sec  0.00 sec 
[04/09 22:10:44    190s] (I)       | | | | +-Legalize Blockage Violations        0.00%  120.78 sec  120.79 sec  0.00 sec  0.00 sec 
[04/09 22:10:44    190s] (I)       | | +-Phase 1f                                0.74%  120.79 sec  120.81 sec  0.02 sec  0.02 sec 
[04/09 22:10:44    190s] (I)       | | | +-Congestion clean                      0.72%  120.79 sec  120.81 sec  0.02 sec  0.02 sec 
[04/09 22:10:44    190s] (I)       | | +-Phase 1g                                0.51%  120.81 sec  120.83 sec  0.02 sec  0.02 sec 
[04/09 22:10:44    190s] (I)       | | | +-Post Routing                          0.49%  120.81 sec  120.83 sec  0.02 sec  0.02 sec 
[04/09 22:10:44    190s] (I)       | | +-Phase 1h                                0.36%  120.83 sec  120.84 sec  0.01 sec  0.01 sec 
[04/09 22:10:44    190s] (I)       | | | +-Post Routing                          0.33%  120.83 sec  120.84 sec  0.01 sec  0.01 sec 
[04/09 22:10:44    190s] (I)       | | +-Layer assignment (1T)                   0.04%  120.84 sec  120.85 sec  0.00 sec  0.00 sec 
[04/09 22:10:44    190s] (I)       | +-Net group 4                               8.85%  120.85 sec  121.14 sec  0.29 sec  0.30 sec 
[04/09 22:10:44    190s] (I)       | | +-Generate topology                       0.02%  120.85 sec  120.85 sec  0.00 sec  0.00 sec 
[04/09 22:10:44    190s] (I)       | | +-Phase 1a                                1.73%  120.96 sec  121.02 sec  0.06 sec  0.06 sec 
[04/09 22:10:44    190s] (I)       | | | +-Pattern routing (1T)                  0.14%  120.96 sec  120.97 sec  0.00 sec  0.00 sec 
[04/09 22:10:44    190s] (I)       | | | +-Pattern Routing Avoiding Blockages    1.55%  120.97 sec  121.02 sec  0.05 sec  0.05 sec 
[04/09 22:10:44    190s] (I)       | | +-Phase 1b                                0.21%  121.02 sec  121.03 sec  0.01 sec  0.00 sec 
[04/09 22:10:44    190s] (I)       | | | +-Monotonic routing (1T)                0.14%  121.02 sec  121.03 sec  0.00 sec  0.00 sec 
[04/09 22:10:44    190s] (I)       | | +-Phase 1c                                0.53%  121.03 sec  121.05 sec  0.02 sec  0.03 sec 
[04/09 22:10:44    190s] (I)       | | | +-Two level Routing                     0.52%  121.03 sec  121.05 sec  0.02 sec  0.02 sec 
[04/09 22:10:44    190s] (I)       | | | | +-Two Level Routing (Regular)         0.12%  121.04 sec  121.04 sec  0.00 sec  0.01 sec 
[04/09 22:10:44    190s] (I)       | | | | +-Two Level Routing (Strong)          0.12%  121.04 sec  121.05 sec  0.00 sec  0.00 sec 
[04/09 22:10:44    190s] (I)       | | +-Phase 1d                                1.67%  121.05 sec  121.10 sec  0.06 sec  0.06 sec 
[04/09 22:10:44    190s] (I)       | | | +-Detoured routing (1T)                 1.65%  121.05 sec  121.10 sec  0.05 sec  0.06 sec 
[04/09 22:10:44    190s] (I)       | | +-Phase 1e                                0.11%  121.10 sec  121.11 sec  0.00 sec  0.00 sec 
[04/09 22:10:44    190s] (I)       | | | +-Route legalization                    0.02%  121.10 sec  121.10 sec  0.00 sec  0.00 sec 
[04/09 22:10:44    190s] (I)       | | | | +-Legalize Blockage Violations        0.00%  121.10 sec  121.10 sec  0.00 sec  0.00 sec 
[04/09 22:10:44    190s] (I)       | | +-Phase 1f                                0.45%  121.11 sec  121.12 sec  0.02 sec  0.01 sec 
[04/09 22:10:44    190s] (I)       | | | +-Congestion clean                      0.43%  121.11 sec  121.12 sec  0.01 sec  0.01 sec 
[04/09 22:10:44    190s] (I)       | | +-Phase 1g                                0.34%  121.12 sec  121.13 sec  0.01 sec  0.01 sec 
[04/09 22:10:44    190s] (I)       | | | +-Post Routing                          0.32%  121.12 sec  121.13 sec  0.01 sec  0.01 sec 
[04/09 22:10:44    190s] (I)       | | +-Phase 1h                                0.16%  121.14 sec  121.14 sec  0.01 sec  0.01 sec 
[04/09 22:10:44    190s] (I)       | | | +-Post Routing                          0.14%  121.14 sec  121.14 sec  0.00 sec  0.01 sec 
[04/09 22:10:44    190s] (I)       | +-Net group 5                               8.42%  121.14 sec  121.42 sec  0.28 sec  0.29 sec 
[04/09 22:10:44    190s] (I)       | | +-Generate topology                       0.02%  121.14 sec  121.14 sec  0.00 sec  0.00 sec 
[04/09 22:10:44    190s] (I)       | | +-Phase 1a                                1.61%  121.27 sec  121.33 sec  0.05 sec  0.06 sec 
[04/09 22:10:44    190s] (I)       | | | +-Pattern routing (1T)                  0.14%  121.27 sec  121.28 sec  0.00 sec  0.00 sec 
[04/09 22:10:44    190s] (I)       | | | +-Pattern Routing Avoiding Blockages    1.43%  121.28 sec  121.33 sec  0.05 sec  0.05 sec 
[04/09 22:10:44    190s] (I)       | | +-Phase 1b                                0.25%  121.33 sec  121.34 sec  0.01 sec  0.01 sec 
[04/09 22:10:44    190s] (I)       | | | +-Monotonic routing (1T)                0.16%  121.33 sec  121.33 sec  0.01 sec  0.01 sec 
[04/09 22:10:44    190s] (I)       | | +-Phase 1c                                0.61%  121.34 sec  121.36 sec  0.02 sec  0.02 sec 
[04/09 22:10:44    190s] (I)       | | | +-Two level Routing                     0.59%  121.34 sec  121.36 sec  0.02 sec  0.02 sec 
[04/09 22:10:44    190s] (I)       | | | | +-Two Level Routing (Regular)         0.14%  121.35 sec  121.35 sec  0.00 sec  0.00 sec 
[04/09 22:10:44    190s] (I)       | | | | +-Two Level Routing (Strong)          0.13%  121.35 sec  121.36 sec  0.00 sec  0.01 sec 
[04/09 22:10:44    190s] (I)       | | +-Phase 1d                                1.34%  121.36 sec  121.40 sec  0.04 sec  0.04 sec 
[04/09 22:10:44    190s] (I)       | | | +-Detoured routing (1T)                 1.32%  121.36 sec  121.40 sec  0.04 sec  0.04 sec 
[04/09 22:10:44    190s] (I)       | | +-Phase 1e                                0.10%  121.40 sec  121.41 sec  0.00 sec  0.00 sec 
[04/09 22:10:44    190s] (I)       | | | +-Route legalization                    0.01%  121.40 sec  121.40 sec  0.00 sec  0.00 sec 
[04/09 22:10:44    190s] (I)       | | | | +-Legalize Blockage Violations        0.00%  121.40 sec  121.40 sec  0.00 sec  0.00 sec 
[04/09 22:10:44    190s] (I)       | | +-Phase 1f                                0.00%  121.41 sec  121.41 sec  0.00 sec  0.00 sec 
[04/09 22:10:44    190s] (I)       | | +-Phase 1g                                0.30%  121.41 sec  121.42 sec  0.01 sec  0.01 sec 
[04/09 22:10:44    190s] (I)       | | | +-Post Routing                          0.28%  121.41 sec  121.42 sec  0.01 sec  0.01 sec 
[04/09 22:10:44    190s] (I)       | | +-Phase 1h                                0.13%  121.42 sec  121.42 sec  0.00 sec  0.02 sec 
[04/09 22:10:44    190s] (I)       | | | +-Post Routing                          0.12%  121.42 sec  121.42 sec  0.00 sec  0.01 sec 
[04/09 22:10:44    190s] (I)       | +-Net group 6                              12.52%  121.42 sec  121.84 sec  0.42 sec  0.41 sec 
[04/09 22:10:44    190s] (I)       | | +-Generate topology                       0.00%  121.42 sec  121.42 sec  0.00 sec  0.00 sec 
[04/09 22:10:44    190s] (I)       | | +-Phase 1a                                2.32%  121.63 sec  121.71 sec  0.08 sec  0.07 sec 
[04/09 22:10:44    190s] (I)       | | | +-Pattern routing (1T)                  0.15%  121.63 sec  121.64 sec  0.00 sec  0.00 sec 
[04/09 22:10:44    190s] (I)       | | | +-Pattern Routing Avoiding Blockages    1.51%  121.64 sec  121.69 sec  0.05 sec  0.05 sec 
[04/09 22:10:44    190s] (I)       | | | +-Add via demand to 2D                  0.62%  121.69 sec  121.71 sec  0.02 sec  0.02 sec 
[04/09 22:10:44    190s] (I)       | | +-Phase 1b                                0.22%  121.71 sec  121.72 sec  0.01 sec  0.01 sec 
[04/09 22:10:44    190s] (I)       | | | +-Monotonic routing (1T)                0.14%  121.71 sec  121.72 sec  0.00 sec  0.00 sec 
[04/09 22:10:44    190s] (I)       | | +-Phase 1c                                0.53%  121.72 sec  121.74 sec  0.02 sec  0.02 sec 
[04/09 22:10:44    190s] (I)       | | | +-Two level Routing                     0.51%  121.72 sec  121.74 sec  0.02 sec  0.02 sec 
[04/09 22:10:44    190s] (I)       | | | | +-Two Level Routing (Regular)         0.11%  121.73 sec  121.73 sec  0.00 sec  0.01 sec 
[04/09 22:10:44    190s] (I)       | | | | +-Two Level Routing (Strong)          0.11%  121.73 sec  121.74 sec  0.00 sec  0.00 sec 
[04/09 22:10:44    190s] (I)       | | +-Phase 1d                                0.37%  121.74 sec  121.75 sec  0.01 sec  0.01 sec 
[04/09 22:10:44    190s] (I)       | | | +-Detoured routing (1T)                 0.35%  121.74 sec  121.75 sec  0.01 sec  0.01 sec 
[04/09 22:10:44    190s] (I)       | | +-Phase 1e                                0.08%  121.75 sec  121.75 sec  0.00 sec  0.00 sec 
[04/09 22:10:44    190s] (I)       | | | +-Route legalization                    0.01%  121.75 sec  121.75 sec  0.00 sec  0.00 sec 
[04/09 22:10:44    190s] (I)       | | | | +-Legalize Blockage Violations        0.00%  121.75 sec  121.75 sec  0.00 sec  0.00 sec 
[04/09 22:10:44    190s] (I)       | | +-Phase 1f                                0.00%  121.75 sec  121.75 sec  0.00 sec  0.00 sec 
[04/09 22:10:44    190s] (I)       | | +-Phase 1g                                0.15%  121.75 sec  121.76 sec  0.00 sec  0.00 sec 
[04/09 22:10:44    190s] (I)       | | | +-Post Routing                          0.13%  121.75 sec  121.76 sec  0.00 sec  0.00 sec 
[04/09 22:10:44    190s] (I)       | | +-Phase 1h                                0.16%  121.76 sec  121.76 sec  0.01 sec  0.00 sec 
[04/09 22:10:44    190s] (I)       | | | +-Post Routing                          0.14%  121.76 sec  121.76 sec  0.00 sec  0.00 sec 
[04/09 22:10:44    190s] (I)       | | +-Layer assignment (1T)                   0.05%  121.84 sec  121.84 sec  0.00 sec  0.00 sec 
[04/09 22:10:44    190s] (I)       +-Export 3D cong map                          9.67%  121.95 sec  122.27 sec  0.32 sec  0.32 sec 
[04/09 22:10:44    190s] (I)       | +-Export 2D cong map                        0.98%  122.24 sec  122.27 sec  0.03 sec  0.04 sec 
[04/09 22:10:44    190s] (I)       +-Extract Global 3D Wires                     0.00%  122.27 sec  122.27 sec  0.00 sec  0.00 sec 
[04/09 22:10:44    190s] (I)       +-Track Assignment (1T)                       6.07%  122.27 sec  122.47 sec  0.20 sec  0.20 sec 
[04/09 22:10:44    190s] (I)       | +-Initialization                            0.00%  122.27 sec  122.27 sec  0.00 sec  0.00 sec 
[04/09 22:10:44    190s] (I)       | +-Track Assignment Kernel                   6.02%  122.27 sec  122.47 sec  0.20 sec  0.20 sec 
[04/09 22:10:44    190s] (I)       | +-Free Memory                               0.00%  122.47 sec  122.47 sec  0.00 sec  0.00 sec 
[04/09 22:10:44    190s] (I)       +-Export                                      0.57%  122.47 sec  122.49 sec  0.02 sec  0.01 sec 
[04/09 22:10:44    190s] (I)       | +-Export DB wires                           0.03%  122.47 sec  122.47 sec  0.00 sec  0.00 sec 
[04/09 22:10:44    190s] (I)       | | +-Export all nets                         0.01%  122.47 sec  122.47 sec  0.00 sec  0.00 sec 
[04/09 22:10:44    190s] (I)       | | +-Set wire vias                           0.00%  122.47 sec  122.47 sec  0.00 sec  0.00 sec 
[04/09 22:10:44    190s] (I)       | +-Report wirelength                         0.44%  122.48 sec  122.49 sec  0.01 sec  0.01 sec 
[04/09 22:10:44    190s] (I)       | +-Update net boxes                          0.05%  122.49 sec  122.49 sec  0.00 sec  0.00 sec 
[04/09 22:10:44    190s] (I)       | +-Update timing                             0.00%  122.49 sec  122.49 sec  0.00 sec  0.00 sec 
[04/09 22:10:44    190s] (I)       +-Postprocess design                          0.60%  122.49 sec  122.51 sec  0.02 sec  0.02 sec 
[04/09 22:10:44    190s] (I)      ======================= Summary by functions ========================
[04/09 22:10:44    190s] (I)       Lv  Step                                      %      Real       CPU 
[04/09 22:10:44    190s] (I)      ---------------------------------------------------------------------
[04/09 22:10:44    190s] (I)        0  Early Global Route kernel           100.00%  3.32 sec  3.33 sec 
[04/09 22:10:44    190s] (I)        1  Global Routing                       54.60%  1.81 sec  1.81 sec 
[04/09 22:10:44    190s] (I)        1  Import and model                     27.39%  0.91 sec  0.91 sec 
[04/09 22:10:44    190s] (I)        1  Export 3D cong map                    9.67%  0.32 sec  0.32 sec 
[04/09 22:10:44    190s] (I)        1  Track Assignment (1T)                 6.07%  0.20 sec  0.20 sec 
[04/09 22:10:44    190s] (I)        1  Postprocess design                    0.60%  0.02 sec  0.02 sec 
[04/09 22:10:44    190s] (I)        1  Export                                0.57%  0.02 sec  0.01 sec 
[04/09 22:10:44    190s] (I)        1  Extract Global 3D Wires               0.00%  0.00 sec  0.00 sec 
[04/09 22:10:44    190s] (I)        2  Create route DB                      22.14%  0.74 sec  0.74 sec 
[04/09 22:10:44    190s] (I)        2  Net group 6                          12.52%  0.42 sec  0.41 sec 
[04/09 22:10:44    190s] (I)        2  Net group 4                           8.85%  0.29 sec  0.30 sec 
[04/09 22:10:44    190s] (I)        2  Net group 3                           8.83%  0.29 sec  0.29 sec 
[04/09 22:10:44    190s] (I)        2  Net group 5                           8.42%  0.28 sec  0.29 sec 
[04/09 22:10:44    190s] (I)        2  Net group 2                           8.21%  0.27 sec  0.27 sec 
[04/09 22:10:44    190s] (I)        2  Track Assignment Kernel               6.02%  0.20 sec  0.20 sec 
[04/09 22:10:44    190s] (I)        2  Create route kernel                   4.97%  0.17 sec  0.16 sec 
[04/09 22:10:44    190s] (I)        2  Net group 1                           4.21%  0.14 sec  0.14 sec 
[04/09 22:10:44    190s] (I)        2  Export 2D cong map                    0.98%  0.03 sec  0.04 sec 
[04/09 22:10:44    190s] (I)        2  Report wirelength                     0.44%  0.01 sec  0.01 sec 
[04/09 22:10:44    190s] (I)        2  Initialization                        0.18%  0.01 sec  0.01 sec 
[04/09 22:10:44    190s] (I)        2  Create place DB                       0.10%  0.00 sec  0.00 sec 
[04/09 22:10:44    190s] (I)        2  Others data preparation               0.08%  0.00 sec  0.00 sec 
[04/09 22:10:44    190s] (I)        2  Update net boxes                      0.05%  0.00 sec  0.00 sec 
[04/09 22:10:44    190s] (I)        2  Export DB wires                       0.03%  0.00 sec  0.00 sec 
[04/09 22:10:44    190s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[04/09 22:10:44    190s] (I)        2  Update timing                         0.00%  0.00 sec  0.00 sec 
[04/09 22:10:44    190s] (I)        2  Free Memory                           0.00%  0.00 sec  0.00 sec 
[04/09 22:10:44    190s] (I)        3  Import route data (1T)               21.98%  0.73 sec  0.73 sec 
[04/09 22:10:44    190s] (I)        3  Phase 1a                             10.52%  0.35 sec  0.35 sec 
[04/09 22:10:44    190s] (I)        3  Phase 1d                              7.32%  0.24 sec  0.23 sec 
[04/09 22:10:44    190s] (I)        3  Phase 1c                              3.01%  0.10 sec  0.13 sec 
[04/09 22:10:44    190s] (I)        3  Phase 1f                              2.37%  0.08 sec  0.07 sec 
[04/09 22:10:44    190s] (I)        3  Phase 1g                              1.88%  0.06 sec  0.06 sec 
[04/09 22:10:44    190s] (I)        3  Phase 1b                              1.46%  0.05 sec  0.05 sec 
[04/09 22:10:44    190s] (I)        3  Phase 1h                              1.25%  0.04 sec  0.06 sec 
[04/09 22:10:44    190s] (I)        3  Phase 1e                              0.57%  0.02 sec  0.02 sec 
[04/09 22:10:44    190s] (I)        3  Layer assignment (1T)                 0.17%  0.01 sec  0.00 sec 
[04/09 22:10:44    190s] (I)        3  Generate topology                     0.09%  0.00 sec  0.00 sec 
[04/09 22:10:44    190s] (I)        3  Import place data                     0.09%  0.00 sec  0.00 sec 
[04/09 22:10:44    190s] (I)        3  Export all nets                       0.01%  0.00 sec  0.00 sec 
[04/09 22:10:44    190s] (I)        3  Set wire vias                         0.00%  0.00 sec  0.00 sec 
[04/09 22:10:44    190s] (I)        4  Model blockage capacity              18.36%  0.61 sec  0.61 sec 
[04/09 22:10:44    190s] (I)        4  Pattern Routing Avoiding Blockages    8.79%  0.29 sec  0.29 sec 
[04/09 22:10:44    190s] (I)        4  Detoured routing (1T)                 7.23%  0.24 sec  0.23 sec 
[04/09 22:10:44    190s] (I)        4  Two level Routing                     2.93%  0.10 sec  0.12 sec 
[04/09 22:10:44    190s] (I)        4  Post Routing                          2.92%  0.10 sec  0.11 sec 
[04/09 22:10:44    190s] (I)        4  Initialize 3D grid graph              2.38%  0.08 sec  0.08 sec 
[04/09 22:10:44    190s] (I)        4  Congestion clean                      2.30%  0.08 sec  0.06 sec 
[04/09 22:10:44    190s] (I)        4  Monotonic routing (1T)                0.96%  0.03 sec  0.03 sec 
[04/09 22:10:44    190s] (I)        4  Pattern routing (1T)                  0.88%  0.03 sec  0.01 sec 
[04/09 22:10:44    190s] (I)        4  Read blockages ( Layer 2-10 )         0.86%  0.03 sec  0.02 sec 
[04/09 22:10:44    190s] (I)        4  Add via demand to 2D                  0.62%  0.02 sec  0.02 sec 
[04/09 22:10:44    190s] (I)        4  Route legalization                    0.08%  0.00 sec  0.00 sec 
[04/09 22:10:44    190s] (I)        4  Read nets                             0.04%  0.00 sec  0.00 sec 
[04/09 22:10:44    190s] (I)        4  Read instances and placement          0.03%  0.00 sec  0.00 sec 
[04/09 22:10:44    190s] (I)        4  Move terms for access (1T)            0.01%  0.00 sec  0.00 sec 
[04/09 22:10:44    190s] (I)        4  Read prerouted                        0.01%  0.00 sec  0.00 sec 
[04/09 22:10:44    190s] (I)        4  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[04/09 22:10:44    190s] (I)        4  Read unlegalized nets                 0.00%  0.00 sec  0.00 sec 
[04/09 22:10:44    190s] (I)        4  Set up via pillars                    0.00%  0.00 sec  0.00 sec 
[04/09 22:10:44    190s] (I)        5  Initialize 3D capacity               16.78%  0.56 sec  0.56 sec 
[04/09 22:10:44    190s] (I)        5  Read PG blockages                     0.72%  0.02 sec  0.02 sec 
[04/09 22:10:44    190s] (I)        5  Two Level Routing (Strong)            0.64%  0.02 sec  0.01 sec 
[04/09 22:10:44    190s] (I)        5  Two Level Routing (Regular)           0.63%  0.02 sec  0.04 sec 
[04/09 22:10:44    190s] (I)        5  Read instance blockages               0.03%  0.00 sec  0.00 sec 
[04/09 22:10:44    190s] (I)        5  Legalize Blockage Violations          0.01%  0.00 sec  0.00 sec 
[04/09 22:10:44    190s] (I)        5  Read clock blockages                  0.01%  0.00 sec  0.00 sec 
[04/09 22:10:44    190s] (I)        5  Read other blockages                  0.00%  0.00 sec  0.00 sec 
[04/09 22:10:44    190s] (I)        5  Read halo blockages                   0.00%  0.00 sec  0.00 sec 
[04/09 22:10:44    190s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[04/09 22:10:44    190s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[04/09 22:10:44    190s]       Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:03.5 real=0:00:03.5)
[04/09 22:10:44    190s]     Routing using eGR in eGR->NR Step done.
[04/09 22:10:44    190s]     Routing using NR in eGR->NR Step...
[04/09 22:10:44    190s] 
[04/09 22:10:44    190s] CCOPT: Preparing to route 8 clock nets with NanoRoute.
[04/09 22:10:44    190s]   3 nets are default rule and 5 are CTS_RULE.
[04/09 22:10:44    190s]   Preferred NanoRoute mode settings: Current
[04/09 22:10:44    190s] -drouteEndIteration 0
[04/09 22:10:44    190s] -droutePostRouteSpreadWire auto
[04/09 22:10:44    190s] **WARN: (IMPTCM-77):	Option "-grouteExpUseNanoRoute2" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[04/09 22:10:44    190s] **WARN: (IMPTCM-77):	Option "-routeExpDeterministicMultiThread" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[04/09 22:10:44    190s]       Clock detailed routing...
[04/09 22:10:44    190s]         NanoRoute...
[04/09 22:10:44    191s] % Begin globalDetailRoute (date=04/09 22:10:44, mem=1685.1M)
[04/09 22:10:44    191s] 
[04/09 22:10:44    191s] globalDetailRoute
[04/09 22:10:44    191s] 
[04/09 22:10:44    191s] #Start globalDetailRoute on Tue Apr  9 22:10:44 2024
[04/09 22:10:44    191s] #
[04/09 22:10:44    191s] ### Time Record (globalDetailRoute) is installed.
[04/09 22:10:44    191s] ### Time Record (Pre Callback) is installed.
[04/09 22:10:44    191s] ### Time Record (Pre Callback) is uninstalled.
[04/09 22:10:44    191s] ### Time Record (DB Import) is installed.
[04/09 22:10:44    191s] ### Time Record (Timing Data Generation) is installed.
[04/09 22:10:44    191s] ### Time Record (Timing Data Generation) is uninstalled.
[04/09 22:10:44    191s] #WARNING (NRIG-34) Power/Ground pin VSSIO of instance io_b_rclk is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/09 22:10:44    191s] #WARNING (NRIG-34) Power/Ground pin VDDIO of instance io_b_rclk is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/09 22:10:44    191s] #WARNING (NRIG-34) Power/Ground pin VSSIO of instance io_b_rinc is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/09 22:10:44    191s] #WARNING (NRIG-34) Power/Ground pin VDDIO of instance io_b_rinc is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/09 22:10:44    191s] #WARNING (NRIG-34) Power/Ground pin VSSIO of instance io_b_rrst_n is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/09 22:10:44    191s] #WARNING (NRIG-34) Power/Ground pin VDDIO of instance io_b_rrst_n is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/09 22:10:44    191s] #WARNING (NRIG-34) Power/Ground pin VSSIO of instance io_b_wclk is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/09 22:10:44    191s] #WARNING (NRIG-34) Power/Ground pin VDDIO of instance io_b_wclk is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/09 22:10:44    191s] #WARNING (NRIG-34) Power/Ground pin VSSIO of instance io_b_wclk2x is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/09 22:10:44    191s] #WARNING (NRIG-34) Power/Ground pin VDDIO of instance io_b_wclk2x is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/09 22:10:44    191s] #WARNING (NRIG-34) Power/Ground pin VSSIO of instance io_b_winc is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/09 22:10:44    191s] #WARNING (NRIG-34) Power/Ground pin VDDIO of instance io_b_winc is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/09 22:10:44    191s] #WARNING (NRIG-34) Power/Ground pin VSSIO of instance io_b_wrst_n is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/09 22:10:44    191s] #WARNING (NRIG-34) Power/Ground pin VDDIO of instance io_b_wrst_n is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/09 22:10:44    191s] #WARNING (NRIG-34) Power/Ground pin VSSIO of instance io_l_rdata_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/09 22:10:44    191s] #WARNING (NRIG-34) Power/Ground pin VDDIO of instance io_l_rdata_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/09 22:10:44    191s] #WARNING (NRIG-34) Power/Ground pin VSSIO of instance io_l_rdata_1_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/09 22:10:44    191s] #WARNING (NRIG-34) Power/Ground pin VDDIO of instance io_l_rdata_1_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/09 22:10:44    191s] #WARNING (NRIG-34) Power/Ground pin VSSIO of instance io_l_rdata_2_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/09 22:10:44    191s] #WARNING (NRIG-34) Power/Ground pin VDDIO of instance io_l_rdata_2_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/09 22:10:44    191s] #WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
[04/09 22:10:44    191s] #To increase the message display limit, refer to the product command reference manual.
[04/09 22:10:44    191s] ### Net info: total nets: 1554
[04/09 22:10:44    191s] ### Net info: dirty nets: 0
[04/09 22:10:44    191s] ### Net info: marked as disconnected nets: 0
[04/09 22:10:44    191s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=1 selected_only=1 (nr_selected_net=8)
[04/09 22:10:44    191s] #num needed restored net=0
[04/09 22:10:44    191s] #need_extraction net=0 (total=1554)
[04/09 22:10:44    191s] ### Net info: fully routed nets: 5
[04/09 22:10:44    191s] ### Net info: trivial (< 2 pins) nets: 1212
[04/09 22:10:44    191s] ### Net info: unrouted nets: 337
[04/09 22:10:44    191s] ### Net info: re-extraction nets: 0
[04/09 22:10:44    191s] ### Net info: selected nets: 8
[04/09 22:10:44    191s] ### Net info: ignored nets: 0
[04/09 22:10:44    191s] ### Net info: skip routing nets: 0
[04/09 22:10:44    191s] ### import design signature (4): route=1152172712 fixed_route=172942152 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1355032208 dirty_area=0 del_dirty_area=0 cell=1251432853 placement=1522200819 pin_access=1 inst_pattern=1
[04/09 22:10:44    191s] ### Time Record (DB Import) is uninstalled.
[04/09 22:10:44    191s] #NanoRoute Version 21.14-s109_1 NR220628-1629/21_14-UB
[04/09 22:10:44    191s] #
[04/09 22:10:44    191s] #Wire/Via statistics before line assignment ...
[04/09 22:10:44    191s] #Total number of nets with non-default rule or having extra spacing = 8
[04/09 22:10:44    191s] #Total wire length = 2414 um.
[04/09 22:10:44    191s] #Total half perimeter of net bounding box = 1930 um.
[04/09 22:10:44    191s] #Total wire length on LAYER M1 = 0 um.
[04/09 22:10:44    191s] #Total wire length on LAYER M2 = 37 um.
[04/09 22:10:44    191s] #Total wire length on LAYER M3 = 276 um.
[04/09 22:10:44    191s] #Total wire length on LAYER M4 = 839 um.
[04/09 22:10:44    191s] #Total wire length on LAYER M5 = 353 um.
[04/09 22:10:44    191s] #Total wire length on LAYER M6 = 722 um.
[04/09 22:10:44    191s] #Total wire length on LAYER M7 = 187 um.
[04/09 22:10:44    191s] #Total wire length on LAYER M8 = 0 um.
[04/09 22:10:44    191s] #Total wire length on LAYER M9 = 0 um.
[04/09 22:10:44    191s] #Total wire length on LAYER MRDL = 0 um.
[04/09 22:10:44    191s] #Total number of vias = 369
[04/09 22:10:44    191s] #Up-Via Summary (total 369):
[04/09 22:10:44    191s] #           
[04/09 22:10:44    191s] #-----------------------
[04/09 22:10:44    191s] # M1                100
[04/09 22:10:44    191s] # M2                106
[04/09 22:10:44    191s] # M3                 94
[04/09 22:10:44    191s] # M4                 40
[04/09 22:10:44    191s] # M5                 20
[04/09 22:10:44    191s] # M6                  9
[04/09 22:10:44    191s] #-----------------------
[04/09 22:10:44    191s] #                   369 
[04/09 22:10:44    191s] #
[04/09 22:10:44    191s] ### Time Record (Data Preparation) is installed.
[04/09 22:10:44    191s] #Start routing data preparation on Tue Apr  9 22:10:44 2024
[04/09 22:10:44    191s] #
[04/09 22:10:44    191s] #WARNING (NRDB-2040) Rule LEF_DEFAULT doesn't specify any vias that satisfy all of the area rules for layer M2 M3 M4 M5 M6 M7 
[04/09 22:10:44    191s] #WARNING (NRDB-2040) Rule CTS_RULE doesn't specify any vias that satisfy all of the area rules for layer M2 M3 M4 M5 M6 M7 
[04/09 22:10:44    191s] #Minimum voltage of a net in the design = 0.000.
[04/09 22:10:44    191s] #Maximum voltage of a net in the design = 0.950.
[04/09 22:10:44    191s] #Voltage range [0.000 - 0.950] has 1542 nets.
[04/09 22:10:44    191s] #Voltage range [0.000 - 0.000] has 11 nets.
[04/09 22:10:44    191s] #Voltage range [0.950 - 0.950] has 1 net.
[04/09 22:10:44    191s] #Build and mark too close pins for the same net.
[04/09 22:10:44    191s] ### Time Record (Cell Pin Access) is installed.
[04/09 22:10:44    191s] #Rebuild pin access data for design.
[04/09 22:10:44    191s] #Initial pin access analysis.
[04/09 22:10:44    191s] #Detail pin access analysis.
[04/09 22:10:45    191s] ### Time Record (Cell Pin Access) is uninstalled.
[04/09 22:10:45    191s] # M1           H   Track-Pitch = 0.15200    Line-2-Via Pitch = 0.10500
[04/09 22:10:45    191s] # M2           V   Track-Pitch = 0.15200    Line-2-Via Pitch = 0.11400
[04/09 22:10:45    191s] # M3           H   Track-Pitch = 0.30400    Line-2-Via Pitch = 0.11400
[04/09 22:10:45    191s] # M4           V   Track-Pitch = 0.30400    Line-2-Via Pitch = 0.11400
[04/09 22:10:45    191s] # M5           H   Track-Pitch = 0.60800    Line-2-Via Pitch = 0.11400
[04/09 22:10:45    191s] # M6           V   Track-Pitch = 0.60800    Line-2-Via Pitch = 0.11400
[04/09 22:10:45    191s] # M7           H   Track-Pitch = 1.21600    Line-2-Via Pitch = 0.11400
[04/09 22:10:45    191s] # M8           V   Track-Pitch = 1.21600    Line-2-Via Pitch = 0.11400
[04/09 22:10:45    191s] # M9           H   Track-Pitch = 2.43200    Line-2-Via Pitch = 0.21600
[04/09 22:10:45    191s] # MRDL         V   Track-Pitch = 4.86400    Line-2-Via Pitch = 4.50000
[04/09 22:10:45    192s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1697.61 (MB), peak = 1794.27 (MB)
[04/09 22:10:45    192s] #Regenerating Ggrids automatically.
[04/09 22:10:45    192s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.30400.
[04/09 22:10:45    192s] #Using automatically generated G-grids.
[04/09 22:10:45    192s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[04/09 22:10:45    192s] #Done routing data preparation.
[04/09 22:10:45    192s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1736.00 (MB), peak = 1794.27 (MB)
[04/09 22:10:45    192s] ### Time Record (Data Preparation) is uninstalled.
[04/09 22:10:45    192s] #Start instance access analysis using 1 thread...
[04/09 22:10:45    192s] #Set layer M1 to be advanced pin access layer.
[04/09 22:10:45    192s] ### Time Record (Instance Pin Access) is installed.
[04/09 22:10:46    192s] #0 instance pins are hard to access
[04/09 22:10:46    192s] #Instance access analysis statistics:
[04/09 22:10:46    192s] #Cpu time = 00:00:01
[04/09 22:10:46    192s] #Elapsed time = 00:00:01
[04/09 22:10:46    192s] #Increased memory = 0.26 (MB)
[04/09 22:10:46    192s] #Total memory = 1736.26 (MB)
[04/09 22:10:46    192s] #Peak memory = 1940.16 (MB)
[04/09 22:10:46    192s] ### Time Record (Instance Pin Access) is uninstalled.
[04/09 22:10:46    192s] #Data initialization: cpu:00:00:02, real:00:00:02, mem:1.7 GB, peak:1.9 GB
[04/09 22:10:46    192s] 
[04/09 22:10:46    192s] Trim Metal Layers:
[04/09 22:10:46    192s] LayerId::1 widthSet size::4
[04/09 22:10:46    192s] LayerId::2 widthSet size::4
[04/09 22:10:46    192s] LayerId::3 widthSet size::5
[04/09 22:10:46    192s] LayerId::4 widthSet size::5
[04/09 22:10:46    192s] LayerId::5 widthSet size::5
[04/09 22:10:46    192s] LayerId::6 widthSet size::5
[04/09 22:10:46    192s] LayerId::7 widthSet size::5
[04/09 22:10:46    192s] LayerId::8 widthSet size::5
[04/09 22:10:46    192s] LayerId::9 widthSet size::4
[04/09 22:10:46    192s] LayerId::10 widthSet size::2
[04/09 22:10:46    192s] Updating RC grid for preRoute extraction ...
[04/09 22:10:46    192s] eee: pegSigSF::1.070000
[04/09 22:10:46    192s] Initializing multi-corner capacitance tables ... 
[04/09 22:10:46    193s] Initializing multi-corner resistance tables ...
[04/09 22:10:46    193s] eee: l::1 avDens::0.093729 usedTrk::10561.578657 availTrk::112682.147875 sigTrk::10561.578657
[04/09 22:10:46    193s] eee: l::2 avDens::0.000927 usedTrk::2.780622 availTrk::3000.946699 sigTrk::2.780622
[04/09 22:10:46    193s] eee: l::3 avDens::0.018017 usedTrk::20.198684 availTrk::1121.069010 sigTrk::20.198684
[04/09 22:10:46    193s] eee: l::4 avDens::0.029905 usedTrk::1710.368421 availTrk::57193.352029 sigTrk::1710.368421
[04/09 22:10:46    193s] eee: l::5 avDens::0.066095 usedTrk::1888.470993 availTrk::28572.041716 sigTrk::1888.470993
[04/09 22:10:46    193s] eee: l::6 avDens::0.058324 usedTrk::2133.207416 availTrk::36575.000000 sigTrk::2133.207416
[04/09 22:10:46    193s] eee: l::7 avDens::0.086641 usedTrk::1529.646770 availTrk::17655.000000 sigTrk::1529.646770
[04/09 22:10:46    193s] eee: l::8 avDens::0.063713 usedTrk::693.831101 availTrk::10890.000000 sigTrk::693.831101
[04/09 22:10:46    193s] eee: l::9 avDens::0.027065 usedTrk::6.698565 availTrk::247.500000 sigTrk::6.698565
[04/09 22:10:46    193s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/09 22:10:46    193s] {RT cmax 0 10 10 {9 0} 1}
[04/09 22:10:46    193s] eee: LAM: n=32 LLS=2-3 HLS=3-5 rDens=0.312976 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.934800 pMod=77 wcR=0.472500 newSi=0.001600 wHLS=1.181250 siPrev=0 viaL=0.000000
[04/09 22:10:46    193s] #Successfully loaded pre-route RC model
[04/09 22:10:46    193s] #Enabled timing driven Line Assignment.
[04/09 22:10:46    193s] ### Time Record (Line Assignment) is installed.
[04/09 22:10:46    193s] #
[04/09 22:10:46    193s] #Begin Line Assignment ...
[04/09 22:10:46    193s] #
[04/09 22:10:46    193s] #Begin build data ...
[04/09 22:10:46    193s] #
[04/09 22:10:46    193s] #Distribution of nets:
[04/09 22:10:46    193s] #      197 ( 2         pin),     51 ( 3         pin),     29 ( 4         pin),
[04/09 22:10:46    193s] #        4 ( 5         pin),     12 ( 6         pin),      9 ( 7         pin),
[04/09 22:10:46    193s] #        3 ( 8         pin),     16 ( 9         pin),      2 (10-19      pin),
[04/09 22:10:46    193s] #        1 (40-49      pin),      3 (50-59      pin),      0 (>=2000     pin).
[04/09 22:10:46    193s] #Total: 1554 nets, 327 non-trivial nets, 5 fully global routed, 5 clocks,
[04/09 22:10:46    193s] #       2 nets have nondefault rule, 3 nets have extra space,
[04/09 22:10:46    193s] #       327 nets (322 automatically) have layer range, 5 nets have weight,
[04/09 22:10:46    193s] #       5 nets have avoid detour, 5 nets have priority.
[04/09 22:10:46    193s] #
[04/09 22:10:46    193s] #  Rule            #net     #shield    Pref.Layer
[04/09 22:10:46    193s] #------------------------------------------------
[04/09 22:10:46    193s] #  CTS_RULE           2           0      [ 5,  6]
[04/09 22:10:46    193s] #
[04/09 22:10:46    193s] #Nets in 3 layer ranges:
[04/09 22:10:46    193s] #   (-------,  8 M8  )*:      322 (98.5%)
[04/09 22:10:46    193s] #   ( 3 M3  ,  4 M4  ) :        3 ( 0.9%)
[04/09 22:10:46    193s] #   ( 5 M5  ,  6 M6  ) :        2 ( 0.6%)
[04/09 22:10:46    193s] #
[04/09 22:10:46    193s] #5 nets selected.
[04/09 22:10:46    193s] #
[04/09 22:10:47    193s] #End build data: cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.9 GB
[04/09 22:10:47    193s] ### 
[04/09 22:10:47    193s] ### Net length summary before Line Assignment:
[04/09 22:10:47    193s] ### Layer     H-Len   V-Len         Total       #Up-Via
[04/09 22:10:47    193s] ### ---------------------------------------------------
[04/09 22:10:47    193s] ###  1 M1         0       0       0(  0%)     100( 26%)
[04/09 22:10:47    193s] ###  2 M2         0      37      37(  2%)     106( 27%)
[04/09 22:10:47    193s] ###  3 M3       277       0     277( 11%)     116( 30%)
[04/09 22:10:47    193s] ###  4 M4         0     837     837( 35%)      40( 10%)
[04/09 22:10:47    193s] ###  5 M5       353       0     353( 15%)      20(  5%)
[04/09 22:10:47    193s] ###  6 M6         0     722     722( 30%)       9(  2%)
[04/09 22:10:47    193s] ###  7 M7       186       0     186(  8%)       0(  0%)
[04/09 22:10:47    193s] ###  8 M8         0       0       0(  0%)       0(  0%)
[04/09 22:10:47    193s] ###  9 M9         0       0       0(  0%)       0(  0%)
[04/09 22:10:47    193s] ### 10 MRDL       0       0       0(  0%)       0(  0%)
[04/09 22:10:47    193s] ### ---------------------------------------------------
[04/09 22:10:47    193s] ###             816    1597    2414           391      
[04/09 22:10:47    194s] ### 
[04/09 22:10:47    194s] ### Top 20 overlap violations ...
[04/09 22:10:47    194s] ###   Net: n_11
[04/09 22:10:47    194s] ###     M3: (316.56850, 299.79200, 316.81150, 299.90400), length: 0.24300, total: 0.24300
[04/09 22:10:47    194s] ###       fixed object
[04/09 22:10:47    194s] ###   Net: n_5
[04/09 22:10:47    194s] ###     M3: (596.33450, 299.79200, 596.55150, 299.90400), length: 0.21700, total: 0.21700
[04/09 22:10:47    194s] ###       fixed object
[04/09 22:10:47    194s] ###   Net: io_b_wclk2x_net
[04/09 22:10:47    194s] ###     M4: (689.85200, 303.25850, 689.90800, 303.42950), length: 0.17100, total: 5.81400
[04/09 22:10:47    194s] ###       fixed object
[04/09 22:10:47    194s] ###   Net: io_b_wclk2x_net
[04/09 22:10:47    194s] ###     M4: (689.85200, 306.60250, 689.90800, 306.77350), length: 0.17100, total: 5.81400
[04/09 22:10:47    194s] ###       fixed object
[04/09 22:10:47    194s] ###   Net: io_b_wclk2x_net
[04/09 22:10:47    194s] ###     M4: (689.85200, 309.94650, 689.90800, 310.11750), length: 0.17100, total: 5.81400
[04/09 22:10:47    194s] ###       fixed object
[04/09 22:10:47    194s] ###   Net: io_b_wclk2x_net
[04/09 22:10:47    194s] ###     M4: (689.85200, 313.29050, 689.90800, 313.46150), length: 0.17100, total: 5.81400
[04/09 22:10:47    194s] ###       fixed object
[04/09 22:10:47    194s] ###   Net: io_b_wclk2x_net
[04/09 22:10:47    194s] ###     M4: (689.85200, 316.63450, 689.90800, 316.80550), length: 0.17100, total: 5.81400
[04/09 22:10:47    194s] ###       fixed object
[04/09 22:10:47    194s] ###   Net: io_b_wclk2x_net
[04/09 22:10:47    194s] ###     M4: (689.85200, 319.97850, 689.90800, 320.14950), length: 0.17100, total: 5.81400
[04/09 22:10:47    194s] ###       fixed object
[04/09 22:10:47    194s] ###   Net: io_b_wclk2x_net
[04/09 22:10:47    194s] ###     M4: (689.85200, 323.32250, 689.90800, 323.49350), length: 0.17100, total: 5.81400
[04/09 22:10:47    194s] ###       fixed object
[04/09 22:10:47    194s] ###   Net: io_b_wclk2x_net
[04/09 22:10:47    194s] ###     M4: (689.85200, 326.66650, 689.90800, 326.83750), length: 0.17100, total: 5.81400
[04/09 22:10:47    194s] ###       fixed object
[04/09 22:10:47    194s] ###   Net: io_b_wclk2x_net
[04/09 22:10:47    194s] ###     M4: (689.85200, 330.01050, 689.90800, 330.18150), length: 0.17100, total: 5.81400
[04/09 22:10:47    194s] ###       fixed object
[04/09 22:10:47    194s] ###   Net: io_b_wclk2x_net
[04/09 22:10:47    194s] ###     M4: (689.85200, 333.35450, 689.90800, 333.52550), length: 0.17100, total: 5.81400
[04/09 22:10:47    194s] ###       fixed object
[04/09 22:10:47    194s] ###   Net: io_b_wclk2x_net
[04/09 22:10:47    194s] ###     M4: (689.85200, 336.69850, 689.90800, 336.86950), length: 0.17100, total: 5.81400
[04/09 22:10:47    194s] ###       fixed object
[04/09 22:10:47    194s] ###   Net: io_b_wclk2x_net
[04/09 22:10:47    194s] ###     M4: (689.85200, 340.04250, 689.90800, 340.21350), length: 0.17100, total: 5.81400
[04/09 22:10:47    194s] ###       fixed object
[04/09 22:10:47    194s] ###   Net: io_b_wclk2x_net
[04/09 22:10:47    194s] ###     M4: (689.85200, 343.38650, 689.90800, 343.55750), length: 0.17100, total: 5.81400
[04/09 22:10:47    194s] ###       fixed object
[04/09 22:10:47    194s] ###   Net: io_b_wclk2x_net
[04/09 22:10:47    194s] ###     M4: (689.85200, 346.73050, 689.90800, 346.90150), length: 0.17100, total: 5.81400
[04/09 22:10:47    194s] ###       fixed object
[04/09 22:10:47    194s] ###   Net: io_b_wclk2x_net
[04/09 22:10:47    194s] ###     M4: (689.85200, 350.07450, 689.90800, 350.24550), length: 0.17100, total: 5.81400
[04/09 22:10:47    194s] ###       fixed object
[04/09 22:10:47    194s] ###   Net: io_b_wclk2x_net
[04/09 22:10:47    194s] ###     M4: (689.85200, 353.41850, 689.90800, 353.58950), length: 0.17100, total: 5.81400
[04/09 22:10:47    194s] ###       fixed object
[04/09 22:10:47    194s] ###   Net: io_b_wclk2x_net
[04/09 22:10:47    194s] ###     M4: (689.85200, 356.76250, 689.90800, 356.93350), length: 0.17100, total: 5.81400
[04/09 22:10:47    194s] ###       fixed object
[04/09 22:10:47    194s] ###   Net: io_b_wclk2x_net
[04/09 22:10:47    194s] ###     M4: (689.85200, 360.10650, 689.90800, 360.27750), length: 0.17100, total: 5.81400
[04/09 22:10:47    194s] ###       fixed object
[04/09 22:10:47    194s] ### 
[04/09 22:10:47    194s] ### Net length and overlap summary after Line Assignment:
[04/09 22:10:47    194s] ### Layer     H-Len   V-Len         Total       #Up-Via   #Overlap   Overlap-Len
[04/09 22:10:47    194s] ### ----------------------------------------------------------------------------
[04/09 22:10:47    194s] ###  1 M1         0       0       0(  0%)     100( 28%)    0(  0%)     0(  0.0%)
[04/09 22:10:47    194s] ###  2 M2         0      38      38(  2%)     103( 29%)    0(  0%)     0(  0.0%)
[04/09 22:10:47    194s] ###  3 M3       278       0     278( 12%)      87( 25%)    2(  6%)     0(  6.9%)
[04/09 22:10:47    194s] ###  4 M4         0     833     833( 35%)      36( 10%)   34( 94%)     6( 93.1%)
[04/09 22:10:47    194s] ###  5 M5       350       0     350( 15%)      20(  6%)    0(  0%)     0(  0.0%)
[04/09 22:10:47    194s] ###  6 M6         0     722     722( 30%)       7(  2%)    0(  0%)     0(  0.0%)
[04/09 22:10:47    194s] ###  7 M7       187       0     187(  8%)       0(  0%)    0(  0%)     0(  0.0%)
[04/09 22:10:47    194s] ###  8 M8         0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[04/09 22:10:47    194s] ###  9 M9         0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[04/09 22:10:47    194s] ### 10 MRDL       0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[04/09 22:10:47    194s] ### ----------------------------------------------------------------------------
[04/09 22:10:47    194s] ###             816    1594    2410           353         36           6        
[04/09 22:10:47    194s] #
[04/09 22:10:47    194s] #Line Assignment statistics:
[04/09 22:10:47    194s] #Cpu time = 00:00:00
[04/09 22:10:47    194s] #Elapsed time = 00:00:00
[04/09 22:10:47    194s] #Increased memory = 3.63 (MB)
[04/09 22:10:47    194s] #Total memory = 1776.35 (MB)
[04/09 22:10:47    194s] #Peak memory = 1940.16 (MB)
[04/09 22:10:47    194s] #End Line Assignment: cpu:00:00:01, real:00:00:01, mem:1.7 GB, peak:1.9 GB
[04/09 22:10:47    194s] #
[04/09 22:10:47    194s] #Begin assignment summary ...
[04/09 22:10:47    194s] #
[04/09 22:10:47    194s] #  Total number of segments             = 263
[04/09 22:10:47    194s] #  Total number of overlap segments     =   3 (  1.1%)
[04/09 22:10:47    194s] #  Total number of assigned segments    = 163 ( 62.0%)
[04/09 22:10:47    194s] #  Total number of shifted segments     =   4 (  1.5%)
[04/09 22:10:47    194s] #  Average movement of shifted segments =   6.25 tracks
[04/09 22:10:47    194s] #
[04/09 22:10:47    194s] #  Total number of overlaps             =  36
[04/09 22:10:47    194s] #  Total length of overlaps             =   6 um
[04/09 22:10:47    194s] #
[04/09 22:10:47    194s] #End assignment summary.
[04/09 22:10:47    194s] ### Time Record (Line Assignment) is uninstalled.
[04/09 22:10:47    194s] #
[04/09 22:10:47    194s] #Wire/Via statistics after line assignment ...
[04/09 22:10:47    194s] #Total number of nets with non-default rule or having extra spacing = 8
[04/09 22:10:47    194s] #Total wire length = 2411 um.
[04/09 22:10:47    194s] #Total half perimeter of net bounding box = 2242 um.
[04/09 22:10:47    194s] #Total wire length on LAYER M1 = 1 um.
[04/09 22:10:47    194s] #Total wire length on LAYER M2 = 38 um.
[04/09 22:10:47    194s] #Total wire length on LAYER M3 = 279 um.
[04/09 22:10:47    194s] #Total wire length on LAYER M4 = 834 um.
[04/09 22:10:47    194s] #Total wire length on LAYER M5 = 350 um.
[04/09 22:10:47    194s] #Total wire length on LAYER M6 = 722 um.
[04/09 22:10:47    194s] #Total wire length on LAYER M7 = 187 um.
[04/09 22:10:47    194s] #Total wire length on LAYER M8 = 0 um.
[04/09 22:10:47    194s] #Total wire length on LAYER M9 = 0 um.
[04/09 22:10:47    194s] #Total wire length on LAYER MRDL = 0 um.
[04/09 22:10:47    194s] #Total number of vias = 353
[04/09 22:10:47    194s] #Up-Via Summary (total 353):
[04/09 22:10:47    194s] #           
[04/09 22:10:47    194s] #-----------------------
[04/09 22:10:47    194s] # M1                100
[04/09 22:10:47    194s] # M2                103
[04/09 22:10:47    194s] # M3                 87
[04/09 22:10:47    194s] # M4                 36
[04/09 22:10:47    194s] # M5                 20
[04/09 22:10:47    194s] # M6                  7
[04/09 22:10:47    194s] #-----------------------
[04/09 22:10:47    194s] #                   353 
[04/09 22:10:47    194s] #
[04/09 22:10:47    194s] #Routing data preparation, pin analysis, line assignment statistics:
[04/09 22:10:47    194s] #Cpu time = 00:00:03
[04/09 22:10:47    194s] #Elapsed time = 00:00:03
[04/09 22:10:47    194s] #Increased memory = 72.90 (MB)
[04/09 22:10:47    194s] #Total memory = 1758.97 (MB)
[04/09 22:10:47    194s] #Peak memory = 1940.16 (MB)
[04/09 22:10:47    194s] #RTESIG:78da9593c14fc32014c63dfb57bcb01d6ae2661fb4851ebc98785563d4eb822b6b88144c
[04/09 22:10:47    194s] #       a19afdf7323551974a376ec08fc7f77d3c66f3a7eb7b201497582c3ce6f50ae1e69ed2bc
[04/09 22:10:47    194s] #       a2628115ad2f28aee2d6e315399dcd6fef1e281090deebd6ae3ad7a8cbb571eb1708bad3
[04/09 22:10:47    194s] #       b6fd5a4102990f7d9c9fc3e0550f5e85106767df0538847e50903d3b6746092c1036d2f8
[04/09 22:10:47    194s] #       144359059843a66d50adeac799bafa5ba7d95ad9e935346a230713f670c68a2965a5c881
[04/09 22:10:47    194s] #       04f7ea8c6bb7605cb4fcae7b9536ccf378e853479aabeb7ad236e25e7c694bb88bf228fc
[04/09 22:10:47    194s] #       b8ea82c538221f8d293b74e392e99e8631a6e40c902d59be1b906d8c93619ce45cfca4f9
[04/09 22:10:47    194s] #       ffa55cc4fe28d3fd813c3608e954a387eed7d34c98166514f0c6d26f8922de4f7c90b691
[04/09 22:10:47    194s] #       7d93542a0407629d4dfaa188932152e474fadf202f0f80447108c453d0c907ff855ad4
[04/09 22:10:47    194s] #
[04/09 22:10:47    194s] #Skip comparing routing design signature in db-snapshot flow
[04/09 22:10:47    194s] ### Time Record (Detail Routing) is installed.
[04/09 22:10:47    194s] ### drc_pitch = 14000 ( 7.00000 um) drc_range = 7000 ( 3.50000 um) route_pitch = 10000 ( 5.00000 um) patch_pitch = 12004 ( 6.00200 um) top_route_layer = 10 top_pin_layer = 10
[04/09 22:10:47    194s] #
[04/09 22:10:47    194s] #Start Detail Routing..
[04/09 22:10:47    194s] #start initial detail routing ...
[04/09 22:10:47    194s] ### Design has 5 dirty nets
[04/09 22:10:55    202s] ### Routing stats: routing = 2.04% drc-check-only = 2.40%
[04/09 22:10:55    202s] #   number of violations = 23
[04/09 22:10:55    202s] #
[04/09 22:10:55    202s] #    By Layer and Type :
[04/09 22:10:55    202s] #	         MetSpc   Totals
[04/09 22:10:55    202s] #	M1            0        0
[04/09 22:10:55    202s] #	M2            0        0
[04/09 22:10:55    202s] #	M3            0        0
[04/09 22:10:55    202s] #	M4           23       23
[04/09 22:10:55    202s] #	Totals       23       23
[04/09 22:10:55    202s] #cpu time = 00:00:08, elapsed time = 00:00:08, memory = 1761.49 (MB), peak = 1940.16 (MB)
[04/09 22:10:55    202s] #start 1st optimization iteration ...
[04/09 22:10:55    202s] ### Routing stats: routing = 2.17% drc-check-only = 2.30%
[04/09 22:10:55    202s] #   number of violations = 0
[04/09 22:10:55    202s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1762.98 (MB), peak = 1940.16 (MB)
[04/09 22:10:55    202s] #Complete Detail Routing.
[04/09 22:10:55    202s] #Total number of nets with non-default rule or having extra spacing = 8
[04/09 22:10:55    202s] #Total wire length = 2435 um.
[04/09 22:10:55    202s] #Total half perimeter of net bounding box = 2242 um.
[04/09 22:10:55    202s] #Total wire length on LAYER M1 = 1 um.
[04/09 22:10:55    202s] #Total wire length on LAYER M2 = 15 um.
[04/09 22:10:55    202s] #Total wire length on LAYER M3 = 319 um.
[04/09 22:10:55    202s] #Total wire length on LAYER M4 = 842 um.
[04/09 22:10:55    202s] #Total wire length on LAYER M5 = 349 um.
[04/09 22:10:55    202s] #Total wire length on LAYER M6 = 725 um.
[04/09 22:10:55    202s] #Total wire length on LAYER M7 = 186 um.
[04/09 22:10:55    202s] #Total wire length on LAYER M8 = 0 um.
[04/09 22:10:55    202s] #Total wire length on LAYER M9 = 0 um.
[04/09 22:10:55    202s] #Total wire length on LAYER MRDL = 0 um.
[04/09 22:10:55    202s] #Total number of vias = 331
[04/09 22:10:55    202s] #Up-Via Summary (total 331):
[04/09 22:10:55    202s] #           
[04/09 22:10:55    202s] #-----------------------
[04/09 22:10:55    202s] # M1                100
[04/09 22:10:55    202s] # M2                 97
[04/09 22:10:55    202s] # M3                 78
[04/09 22:10:55    202s] # M4                 29
[04/09 22:10:55    202s] # M5                 20
[04/09 22:10:55    202s] # M6                  7
[04/09 22:10:55    202s] #-----------------------
[04/09 22:10:55    202s] #                   331 
[04/09 22:10:55    202s] #
[04/09 22:10:55    202s] #Total number of DRC violations = 0
[04/09 22:10:55    202s] ### Time Record (Detail Routing) is uninstalled.
[04/09 22:10:55    202s] #Cpu time = 00:00:08
[04/09 22:10:55    202s] #Elapsed time = 00:00:08
[04/09 22:10:55    202s] #Increased memory = 4.02 (MB)
[04/09 22:10:55    202s] #Total memory = 1762.99 (MB)
[04/09 22:10:55    202s] #Peak memory = 1940.16 (MB)
[04/09 22:10:55    202s] #Skip updating routing design signature in db-snapshot flow
[04/09 22:10:55    202s] #detailRoute Statistics:
[04/09 22:10:55    202s] #Cpu time = 00:00:08
[04/09 22:10:55    202s] #Elapsed time = 00:00:08
[04/09 22:10:55    202s] #Increased memory = 4.03 (MB)
[04/09 22:10:55    202s] #Total memory = 1763.00 (MB)
[04/09 22:10:55    202s] #Peak memory = 1940.16 (MB)
[04/09 22:10:55    202s] ### Time Record (DB Export) is installed.
[04/09 22:10:55    202s] ### export design design signature (11): route=953585951 fixed_route=172942152 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1673078278 dirty_area=0 del_dirty_area=0 cell=1251432853 placement=1522200819 pin_access=2131925412 inst_pattern=1121749908
[04/09 22:10:55    202s] #	no debugging net set
[04/09 22:10:55    202s] ### Time Record (DB Export) is uninstalled.
[04/09 22:10:55    202s] ### Time Record (Post Callback) is installed.
[04/09 22:10:55    202s] ### Time Record (Post Callback) is uninstalled.
[04/09 22:10:55    202s] #
[04/09 22:10:55    202s] #globalDetailRoute statistics:
[04/09 22:10:55    202s] #Cpu time = 00:00:11
[04/09 22:10:55    202s] #Elapsed time = 00:00:11
[04/09 22:10:55    202s] #Increased memory = 46.88 (MB)
[04/09 22:10:55    202s] #Total memory = 1731.96 (MB)
[04/09 22:10:55    202s] #Peak memory = 1940.16 (MB)
[04/09 22:10:55    202s] #Number of warnings = 23
[04/09 22:10:55    202s] #Total number of warnings = 23
[04/09 22:10:55    202s] #Number of fails = 0
[04/09 22:10:55    202s] #Total number of fails = 0
[04/09 22:10:55    202s] #Complete globalDetailRoute on Tue Apr  9 22:10:55 2024
[04/09 22:10:55    202s] #
[04/09 22:10:55    202s] ### import design signature (12): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=2131925412 inst_pattern=1
[04/09 22:10:55    202s] ### Time Record (globalDetailRoute) is uninstalled.
[04/09 22:10:55    202s] ### 
[04/09 22:10:55    202s] ###   Scalability Statistics
[04/09 22:10:55    202s] ### 
[04/09 22:10:55    202s] ### --------------------------------+----------------+----------------+----------------+
[04/09 22:10:55    202s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[04/09 22:10:55    202s] ### --------------------------------+----------------+----------------+----------------+
[04/09 22:10:55    202s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[04/09 22:10:55    202s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[04/09 22:10:55    202s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[04/09 22:10:55    202s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[04/09 22:10:55    202s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[04/09 22:10:55    202s] ###   Cell Pin Access               |        00:00:01|        00:00:01|             1.0|
[04/09 22:10:55    202s] ###   Instance Pin Access           |        00:00:01|        00:00:01|             1.0|
[04/09 22:10:55    202s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[04/09 22:10:55    202s] ###   Detail Routing                |        00:00:08|        00:00:08|             1.0|
[04/09 22:10:55    202s] ###   Line Assignment               |        00:00:01|        00:00:01|             1.0|
[04/09 22:10:55    202s] ###   Entire Command                |        00:00:11|        00:00:11|             1.0|
[04/09 22:10:55    202s] ### --------------------------------+----------------+----------------+----------------+
[04/09 22:10:55    202s] ### 
[04/09 22:10:55    202s] % End globalDetailRoute (date=04/09 22:10:55, total cpu=0:00:11.4, real=0:00:11.0, peak res=1940.2M, current mem=1731.4M)
[04/09 22:10:55    202s]         NanoRoute done. (took cpu=0:00:11.5 real=0:00:11.4)
[04/09 22:10:55    202s]       Clock detailed routing done.
[04/09 22:10:55    202s] Skipping check of guided vs. routed net lengths.
[04/09 22:10:55    202s] Set FIXED routing status on 5 net(s)
[04/09 22:10:55    202s] Set FIXED placed status on 2 instance(s)
[04/09 22:10:55    202s]       Route Remaining Unrouted Nets...
[04/09 22:10:55    202s] Running earlyGlobalRoute to complete any remaining unrouted nets.
[04/09 22:10:55    202s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2143.2M, EPOCH TIME: 1712725855.777815
[04/09 22:10:55    202s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:10:55    202s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:10:55    202s] All LLGs are deleted
[04/09 22:10:55    202s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:10:55    202s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:10:55    202s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2143.2M, EPOCH TIME: 1712725855.778150
[04/09 22:10:55    202s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2143.2M, EPOCH TIME: 1712725855.778329
[04/09 22:10:55    202s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:2143.2M, EPOCH TIME: 1712725855.778658
[04/09 22:10:55    202s] ### Creating LA Mngr. totSessionCpu=0:03:23 mem=2143.2M
[04/09 22:10:55    202s] ### Creating LA Mngr, finished. totSessionCpu=0:03:23 mem=2143.2M
[04/09 22:10:55    202s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2143.22 MB )
[04/09 22:10:55    202s] (I)      ======================= Layers ========================
[04/09 22:10:55    202s] (I)      +-----+-----+--------------+---------+--------+-------+
[04/09 22:10:55    202s] (I)      | DB# |  ID |         Name |    Type | #Masks | Extra |
[04/09 22:10:55    202s] (I)      +-----+-----+--------------+---------+--------+-------+
[04/09 22:10:55    202s] (I)      |  33 |   0 |           CO |     cut |      1 |       |
[04/09 22:10:55    202s] (I)      |   1 |   1 |           M1 |    wire |      1 |       |
[04/09 22:10:55    202s] (I)      |  34 |   1 |         VIA1 |     cut |      1 |       |
[04/09 22:10:55    202s] (I)      |   2 |   2 |           M2 |    wire |      1 |       |
[04/09 22:10:55    202s] (I)      |  35 |   2 |         VIA2 |     cut |      1 |       |
[04/09 22:10:55    202s] (I)      |   3 |   3 |           M3 |    wire |      1 |       |
[04/09 22:10:55    202s] (I)      |  36 |   3 |         VIA3 |     cut |      1 |       |
[04/09 22:10:55    202s] (I)      |   4 |   4 |           M4 |    wire |      1 |       |
[04/09 22:10:55    202s] (I)      |  37 |   4 |         VIA4 |     cut |      1 |       |
[04/09 22:10:55    202s] (I)      |   5 |   5 |           M5 |    wire |      1 |       |
[04/09 22:10:55    202s] (I)      |  38 |   5 |         VIA5 |     cut |      1 |       |
[04/09 22:10:55    202s] (I)      |   6 |   6 |           M6 |    wire |      1 |       |
[04/09 22:10:55    202s] (I)      |  39 |   6 |         VIA6 |     cut |      1 |       |
[04/09 22:10:55    202s] (I)      |   7 |   7 |           M7 |    wire |      1 |       |
[04/09 22:10:55    202s] (I)      |  40 |   7 |         VIA7 |     cut |      1 |       |
[04/09 22:10:55    202s] (I)      |   8 |   8 |           M8 |    wire |      1 |       |
[04/09 22:10:55    202s] (I)      |  41 |   8 |         VIA8 |     cut |      1 |       |
[04/09 22:10:55    202s] (I)      |   9 |   9 |           M9 |    wire |      1 |       |
[04/09 22:10:55    202s] (I)      |  42 |   9 |       VIARDL |     cut |      1 |       |
[04/09 22:10:55    202s] (I)      |  10 |  10 |         MRDL |    wire |      1 |       |
[04/09 22:10:55    202s] (I)      +-----+-----+--------------+---------+--------+-------+
[04/09 22:10:55    202s] (I)      |  64 |  64 |        NWELL |   other |        |    MS |
[04/09 22:10:55    202s] (I)      |  65 |  65 |          DNW |   other |        |    MS |
[04/09 22:10:55    202s] (I)      |  66 |  66 |         DIFF |   other |        |    MS |
[04/09 22:10:55    202s] (I)      |  67 |  67 |         PIMP |   other |        |    MS |
[04/09 22:10:55    202s] (I)      |  68 |  68 |         NIMP |   other |        |    MS |
[04/09 22:10:55    202s] (I)      |  69 |  69 |      DIFF_18 |   other |        |    MS |
[04/09 22:10:55    202s] (I)      |  70 |  70 |          PAD |   other |        |    MS |
[04/09 22:10:55    202s] (I)      |  71 |  71 |       ESD_25 |   other |        |    MS |
[04/09 22:10:55    202s] (I)      |  72 |  72 |         SBLK |   other |        |    MS |
[04/09 22:10:55    202s] (I)      |  73 |  73 |       HVTIMP |   other |        |    MS |
[04/09 22:10:55    202s] (I)      |  74 |  74 |       LVTIMP |   other |        |    MS |
[04/09 22:10:55    202s] (I)      |  75 |  75 |        M1PIN |   other |        |    MS |
[04/09 22:10:55    202s] (I)      |  76 |  76 |        M2PIN |   other |        |    MS |
[04/09 22:10:55    202s] (I)      |  77 |  77 |        M3PIN |   other |        |    MS |
[04/09 22:10:55    202s] (I)      |  78 |  78 |        M4PIN |   other |        |    MS |
[04/09 22:10:55    202s] (I)      |  79 |  79 |        M5PIN |   other |        |    MS |
[04/09 22:10:55    202s] (I)      |  80 |  80 |        M6PIN |   other |        |    MS |
[04/09 22:10:55    202s] (I)      |  81 |  81 |        M7PIN |   other |        |    MS |
[04/09 22:10:55    202s] (I)      |  82 |  82 |        M8PIN |   other |        |    MS |
[04/09 22:10:55    202s] (I)      |  83 |  83 |        M9PIN |   other |        |    MS |
[04/09 22:10:55    202s] (I)      |  84 |  84 |     MRDL9PIN |   other |        |    MS |
[04/09 22:10:55    202s] (I)      |  85 |  85 |       HOTNWL |   other |        |    MS |
[04/09 22:10:55    202s] (I)      |  86 |  86 |         DIOD |   other |        |    MS |
[04/09 22:10:55    202s] (I)      |  87 |  87 |       BJTDMY |   other |        |    MS |
[04/09 22:10:55    202s] (I)      |  88 |  88 |          RNW |   other |        |    MS |
[04/09 22:10:55    202s] (I)      |  89 |  89 |        RMARK |   other |        |    MS |
[04/09 22:10:55    202s] (I)      |  90 |  90 |   prBoundary |   other |        |    MS |
[04/09 22:10:55    202s] (I)      |  91 |  91 |         LOGO |   other |        |    MS |
[04/09 22:10:55    202s] (I)      |  92 |  92 |           IP |   other |        |    MS |
[04/09 22:10:55    202s] (I)      |  93 |  93 |          RM1 |   other |        |    MS |
[04/09 22:10:55    202s] (I)      |  94 |  94 |          RM2 |   other |        |    MS |
[04/09 22:10:55    202s] (I)      |  95 |  95 |          RM3 |   other |        |    MS |
[04/09 22:10:55    202s] (I)      |  96 |  96 |          RM4 |   other |        |    MS |
[04/09 22:10:55    202s] (I)      |  97 |  97 |          RM5 |   other |        |    MS |
[04/09 22:10:55    202s] (I)      |  98 |  98 |          RM6 |   other |        |    MS |
[04/09 22:10:55    202s] (I)      |  99 |  99 |          RM7 |   other |        |    MS |
[04/09 22:10:55    202s] (I)      | 100 | 100 |          RM8 |   other |        |    MS |
[04/09 22:10:55    202s] (I)      | 101 | 101 |          RM9 |   other |        |    MS |
[04/09 22:10:55    202s] (I)      | 102 | 102 |      DM1EXCL |   other |        |    MS |
[04/09 22:10:55    202s] (I)      | 103 | 103 |      DM2EXCL |   other |        |    MS |
[04/09 22:10:55    202s] (I)      | 104 | 104 |      DM3EXCL |   other |        |    MS |
[04/09 22:10:55    202s] (I)      | 105 | 105 |      DM4EXCL |   other |        |    MS |
[04/09 22:10:55    202s] (I)      | 106 | 106 |      DM5EXCL |   other |        |    MS |
[04/09 22:10:55    202s] (I)      | 107 | 107 |      DM6EXCL |   other |        |    MS |
[04/09 22:10:55    202s] (I)      | 108 | 108 |      DM7EXCL |   other |        |    MS |
[04/09 22:10:55    202s] (I)      | 109 | 109 |      DM8EXCL |   other |        |    MS |
[04/09 22:10:55    202s] (I)      | 110 | 110 |      DM9EXCL |   other |        |    MS |
[04/09 22:10:55    202s] (I)      | 111 | 111 |      DIFF_25 |   other |        |    MS |
[04/09 22:10:55    202s] (I)      | 112 | 112 |      DIFF_FM |   other |        |    MS |
[04/09 22:10:55    202s] (I)      | 113 | 113 |        PO_FM |   other |        |    MS |
[04/09 22:10:55    202s] (I)      |   0 |   0 |           PO |   other |        |    MS |
[04/09 22:10:55    202s] (I)      | 114 | 114 | OverlapCheck | overlap |        |       |
[04/09 22:10:55    202s] (I)      +-----+-----+--------------+---------+--------+-------+
[04/09 22:10:55    202s] (I)      Started Import and model ( Curr Mem: 2143.22 MB )
[04/09 22:10:55    202s] (I)      Default pattern map key = fifo1_sram_default.
[04/09 22:10:55    202s] (I)      == Non-default Options ==
[04/09 22:10:55    202s] (I)      Maximum routing layer                              : 10
[04/09 22:10:55    202s] (I)      Number of threads                                  : 1
[04/09 22:10:55    202s] (I)      Method to set GCell size                           : row
[04/09 22:10:55    202s] (I)      Counted 44093 PG shapes. We will not process PG shapes layer by layer.
[04/09 22:10:55    202s] (I)      Use row-based GCell size
[04/09 22:10:55    202s] (I)      Use row-based GCell align
[04/09 22:10:55    202s] (I)      layer 0 area = 10000
[04/09 22:10:55    202s] (I)      layer 1 area = 16000
[04/09 22:10:55    202s] (I)      layer 2 area = 16000
[04/09 22:10:55    202s] (I)      layer 3 area = 16000
[04/09 22:10:55    202s] (I)      layer 4 area = 16000
[04/09 22:10:55    202s] (I)      layer 5 area = 16000
[04/09 22:10:55    202s] (I)      layer 6 area = 16000
[04/09 22:10:55    202s] (I)      layer 7 area = 16000
[04/09 22:10:55    202s] (I)      layer 8 area = 55000
[04/09 22:10:55    202s] (I)      layer 9 area = 4000000
[04/09 22:10:55    202s] (I)      GCell unit size   : 1672
[04/09 22:10:55    202s] (I)      GCell multiplier  : 1
[04/09 22:10:55    202s] (I)      GCell row height  : 1672
[04/09 22:10:55    202s] (I)      Actual row height : 1672
[04/09 22:10:55    202s] (I)      GCell align ref   : 310032 310032
[04/09 22:10:55    202s] [NR-eGR] Track table information for default rule: 
[04/09 22:10:55    202s] [NR-eGR] M1 has single uniform track structure
[04/09 22:10:55    202s] [NR-eGR] M2 has single uniform track structure
[04/09 22:10:55    202s] [NR-eGR] M3 has single uniform track structure
[04/09 22:10:55    202s] [NR-eGR] M4 has single uniform track structure
[04/09 22:10:55    202s] [NR-eGR] M5 has single uniform track structure
[04/09 22:10:55    202s] [NR-eGR] M6 has single uniform track structure
[04/09 22:10:55    202s] [NR-eGR] M7 has single uniform track structure
[04/09 22:10:55    202s] [NR-eGR] M8 has single uniform track structure
[04/09 22:10:55    202s] [NR-eGR] M9 has single uniform track structure
[04/09 22:10:55    202s] [NR-eGR] MRDL has single uniform track structure
[04/09 22:10:55    202s] (I)      ============== Default via ===============
[04/09 22:10:55    202s] (I)      +---+------------------+-----------------+
[04/09 22:10:55    202s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[04/09 22:10:55    202s] (I)      +---+------------------+-----------------+
[04/09 22:10:55    202s] (I)      | 1 |    1  VIA12SQ_C  |    1  VIA12SQ_C |
[04/09 22:10:55    202s] (I)      | 2 |    7  VIA23SQ_C  |    7  VIA23SQ_C |
[04/09 22:10:55    202s] (I)      | 3 |   13  VIA34SQ_C  |   13  VIA34SQ_C |
[04/09 22:10:55    202s] (I)      | 4 |   19  VIA45SQ_C  |   19  VIA45SQ_C |
[04/09 22:10:55    202s] (I)      | 5 |   25  VIA56SQ_C  |   25  VIA56SQ_C |
[04/09 22:10:55    202s] (I)      | 6 |   31  VIA67SQ_C  |   31  VIA67SQ_C |
[04/09 22:10:55    202s] (I)      | 7 |   37  VIA78SQ_C  |   37  VIA78SQ_C |
[04/09 22:10:55    202s] (I)      | 8 |   43  VIA89_C    |   44  VIA89     |
[04/09 22:10:55    202s] (I)      | 9 |   45  VIA9RDL    |   45  VIA9RDL   |
[04/09 22:10:55    202s] (I)      +---+------------------+-----------------+
[04/09 22:10:55    202s] [NR-eGR] Read 73417 PG shapes
[04/09 22:10:55    202s] [NR-eGR] Read 0 clock shapes
[04/09 22:10:55    202s] [NR-eGR] Read 0 other shapes
[04/09 22:10:55    202s] [NR-eGR] #Routing Blockages  : 0
[04/09 22:10:55    202s] [NR-eGR] #Instance Blockages : 8891
[04/09 22:10:55    202s] [NR-eGR] #PG Blockages       : 73417
[04/09 22:10:55    202s] [NR-eGR] #Halo Blockages     : 0
[04/09 22:10:55    202s] [NR-eGR] #Boundary Blockages : 0
[04/09 22:10:55    202s] [NR-eGR] #Clock Blockages    : 0
[04/09 22:10:55    202s] [NR-eGR] #Other Blockages    : 0
[04/09 22:10:55    202s] (I)      Design has 0 blackboxes considered as all layer blockages.
[04/09 22:10:55    202s] [NR-eGR] Num Prerouted Nets = 5  Num Prerouted Wires = 406
[04/09 22:10:55    202s] [NR-eGR] Read 342 nets ( ignored 5 )
[04/09 22:10:55    202s] (I)      early_global_route_priority property id does not exist.
[04/09 22:10:55    202s] (I)      Read Num Blocks=82308  Num Prerouted Wires=406  Num CS=0
[04/09 22:10:55    202s] (I)      Layer 1 (V) : #blockages 20795 : #preroutes 134
[04/09 22:10:56    202s] (I)      Layer 2 (H) : #blockages 21026 : #preroutes 146
[04/09 22:10:56    202s] (I)      Layer 3 (V) : #blockages 15375 : #preroutes 68
[04/09 22:10:56    202s] (I)      Layer 4 (H) : #blockages 11318 : #preroutes 38
[04/09 22:10:56    202s] (I)      Layer 5 (V) : #blockages 7870 : #preroutes 17
[04/09 22:10:56    202s] (I)      Layer 6 (H) : #blockages 4889 : #preroutes 3
[04/09 22:10:56    202s] (I)      Layer 7 (V) : #blockages 968 : #preroutes 0
[04/09 22:10:56    202s] (I)      Layer 8 (H) : #blockages 42 : #preroutes 0
[04/09 22:10:56    202s] (I)      Layer 9 (V) : #blockages 25 : #preroutes 0
[04/09 22:10:56    202s] (I)      Number of ignored nets                =      5
[04/09 22:10:56    202s] (I)      Number of connected nets              =      0
[04/09 22:10:56    202s] (I)      Number of fixed nets                  =      5.  Ignored: Yes
[04/09 22:10:56    202s] (I)      Number of clock nets                  =      8.  Ignored: No
[04/09 22:10:56    202s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[04/09 22:10:56    202s] (I)      Number of special nets                =      0.  Ignored: Yes
[04/09 22:10:56    202s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[04/09 22:10:56    202s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[04/09 22:10:56    202s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[04/09 22:10:56    202s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[04/09 22:10:56    202s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/09 22:10:56    202s] (I)      Ndr track 0 does not exist
[04/09 22:10:56    202s] (I)      Ndr track 0 does not exist
[04/09 22:10:56    202s] (I)      Ndr track 0 does not exist
[04/09 22:10:56    203s] (I)      ---------------------Grid Graph Info--------------------
[04/09 22:10:56    203s] (I)      Routing area        : (0, 0) - (1200096, 1200096)
[04/09 22:10:56    203s] (I)      Core area           : (310032, 310032) - (890064, 890064)
[04/09 22:10:56    203s] (I)      Site width          :   152  (dbu)
[04/09 22:10:56    203s] (I)      Row height          :  1672  (dbu)
[04/09 22:10:56    203s] (I)      GCell row height    :  1672  (dbu)
[04/09 22:10:56    203s] (I)      GCell width         :  1672  (dbu)
[04/09 22:10:56    203s] (I)      GCell height        :  1672  (dbu)
[04/09 22:10:56    203s] (I)      Grid                :   718   718    10
[04/09 22:10:56    203s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[04/09 22:10:56    203s] (I)      Vertical capacity   :     0  1672     0  1672     0  1672     0  1672     0  1672
[04/09 22:10:56    203s] (I)      Horizontal capacity :     0     0  1672     0  1672     0  1672     0  1672     0
[04/09 22:10:56    203s] (I)      Default wire width  :    50    56    56    56    56    56    56    56   160  2000
[04/09 22:10:56    203s] (I)      Default wire space  :    50    56    56    56    56    56    56    56    56  2000
[04/09 22:10:56    203s] (I)      Default wire pitch  :   100   112   112   112   112   112   112   112   216  4000
[04/09 22:10:56    203s] (I)      Default pitch size  :   100   152   304   304   608   608  1216  1216  2432  4864
[04/09 22:10:56    203s] (I)      First track coord   :   104   104   408   408   712   712  1320  1320  2536  4968
[04/09 22:10:56    203s] (I)      Num tracks per GCell: 16.72 11.00  5.50  5.50  2.75  2.75  1.38  1.38  0.69  0.34
[04/09 22:10:56    203s] (I)      Total num of tracks :  7895  7895  3947  3947  1973  1973   986   986   493   246
[04/09 22:10:56    203s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[04/09 22:10:56    203s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[04/09 22:10:56    203s] (I)      --------------------------------------------------------
[04/09 22:10:56    203s] 
[04/09 22:10:56    203s] [NR-eGR] ============ Routing rule table ============
[04/09 22:10:56    203s] [NR-eGR] Rule id: 0  Nets: 0
[04/09 22:10:56    203s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[04/09 22:10:56    203s] (I)                    Layer    2    3    4     5     6     7     8     9    10 
[04/09 22:10:56    203s] (I)                    Pitch  304  608  608  1216  1216  2432  2432  4864  9728 
[04/09 22:10:56    203s] (I)             #Used tracks    2    2    2     2     2     2     2     2     2 
[04/09 22:10:56    203s] (I)       #Fully used tracks    1    1    1     1     1     1     1     1     1 
[04/09 22:10:56    203s] [NR-eGR] Rule id: 1  Nets: 322
[04/09 22:10:56    203s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[04/09 22:10:56    203s] (I)                    Layer    2    3    4    5    6     7     8     9    10 
[04/09 22:10:56    203s] (I)                    Pitch  152  304  304  608  608  1216  1216  2432  4864 
[04/09 22:10:56    203s] (I)             #Used tracks    1    1    1    1    1     1     1     1     1 
[04/09 22:10:56    203s] (I)       #Fully used tracks    1    1    1    1    1     1     1     1     1 
[04/09 22:10:56    203s] [NR-eGR] Rule id: 2  Rule name: CTS_RULE  Nets: 0
[04/09 22:10:56    203s] (I)      ID:2 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):3/3
[04/09 22:10:56    203s] (I)                    Layer    2    3    4    5    6     7     8     9    10 
[04/09 22:10:56    203s] (I)                    Pitch  456  304  304  608  608  1216  1216  2432  4864 
[04/09 22:10:56    203s] (I)             #Used tracks    3    1    1    1    1     1     1     1     1 
[04/09 22:10:56    203s] (I)       #Fully used tracks    3    1    1    1    1     1     1     1     1 
[04/09 22:10:56    203s] [NR-eGR] ========================================
[04/09 22:10:56    203s] [NR-eGR] 
[04/09 22:10:56    203s] (I)      =============== Blocked Tracks ===============
[04/09 22:10:56    203s] (I)      +-------+---------+----------+---------------+
[04/09 22:10:56    203s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[04/09 22:10:56    203s] (I)      +-------+---------+----------+---------------+
[04/09 22:10:56    203s] (I)      |     1 |       0 |        0 |         0.00% |
[04/09 22:10:56    203s] (I)      |     2 | 5668610 |  1596010 |        28.16% |
[04/09 22:10:56    203s] (I)      |     3 | 2833946 |   755371 |        26.65% |
[04/09 22:10:56    203s] (I)      |     4 | 2833946 |   210155 |         7.42% |
[04/09 22:10:56    203s] (I)      |     5 | 1416614 |    93115 |         6.57% |
[04/09 22:10:56    203s] (I)      |     6 | 1416614 |    23286 |         1.64% |
[04/09 22:10:56    203s] (I)      |     7 |  707948 |    27421 |         3.87% |
[04/09 22:10:56    203s] (I)      |     8 |  707948 |    26642 |         3.76% |
[04/09 22:10:56    203s] (I)      |     9 |  353974 |      240 |         0.07% |
[04/09 22:10:56    203s] (I)      |    10 |  176628 |     8790 |         4.98% |
[04/09 22:10:56    203s] (I)      +-------+---------+----------+---------------+
[04/09 22:10:56    203s] (I)      Finished Import and model ( CPU: 0.46 sec, Real: 0.45 sec, Curr Mem: 2207.19 MB )
[04/09 22:10:56    203s] (I)      Reset routing kernel
[04/09 22:10:56    203s] (I)      Started Global Routing ( Curr Mem: 2207.19 MB )
[04/09 22:10:56    203s] (I)      totalPins=1091  totalGlobalPin=1085 (99.45%)
[04/09 22:10:56    203s] (I)      total 2D Cap : 13498256 = (4450757 H, 9047499 V)
[04/09 22:10:56    203s] [NR-eGR] Layer group 1: route 322 net(s) in layer range [2, 10]
[04/09 22:10:56    203s] (I)      
[04/09 22:10:56    203s] (I)      ============  Phase 1a Route ============
[04/09 22:10:56    203s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[04/09 22:10:56    203s] (I)      Usage: 18995 = (8113 H, 10882 V) = (0.18% H, 0.12% V) = (1.356e+04um H, 1.819e+04um V)
[04/09 22:10:56    203s] (I)      
[04/09 22:10:56    203s] (I)      ============  Phase 1b Route ============
[04/09 22:10:56    203s] (I)      Usage: 19073 = (8137 H, 10936 V) = (0.18% H, 0.12% V) = (1.361e+04um H, 1.828e+04um V)
[04/09 22:10:56    203s] (I)      Overflow of layer group 1: 0.01% H + 0.04% V. EstWL: 3.189006e+04um
[04/09 22:10:56    203s] (I)      Congestion metric : 0.01%H 0.04%V, 0.05%HV
[04/09 22:10:56    203s] (I)      Congestion threshold : each 60.00, sum 90.00
[04/09 22:10:56    203s] (I)      
[04/09 22:10:56    203s] (I)      ============  Phase 1c Route ============
[04/09 22:10:56    203s] (I)      Level2 Grid: 144 x 144
[04/09 22:10:56    203s] (I)      Usage: 19177 = (8158 H, 11019 V) = (0.18% H, 0.12% V) = (1.364e+04um H, 1.842e+04um V)
[04/09 22:10:56    203s] (I)      
[04/09 22:10:56    203s] (I)      ============  Phase 1d Route ============
[04/09 22:10:56    203s] (I)      Usage: 19189 = (8168 H, 11021 V) = (0.18% H, 0.12% V) = (1.366e+04um H, 1.843e+04um V)
[04/09 22:10:56    203s] (I)      
[04/09 22:10:56    203s] (I)      ============  Phase 1e Route ============
[04/09 22:10:56    203s] (I)      Usage: 19189 = (8168 H, 11021 V) = (0.18% H, 0.12% V) = (1.366e+04um H, 1.843e+04um V)
[04/09 22:10:56    203s] [NR-eGR] Early Global Route overflow of layer group 1: 0.01% H + 0.02% V. EstWL: 3.208401e+04um
[04/09 22:10:56    203s] (I)      
[04/09 22:10:56    203s] (I)      ============  Phase 1l Route ============
[04/09 22:10:56    203s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[04/09 22:10:56    203s] (I)      Layer  2:    4149907      2702         1     1444663     4218203    (25.51%) 
[04/09 22:10:56    203s] (I)      Layer  3:    2088355      4392        11      708488     2122945    (25.02%) 
[04/09 22:10:56    203s] (I)      Layer  4:    2651374      3102        12      140195     2691238    ( 4.95%) 
[04/09 22:10:56    203s] (I)      Layer  5:    1328765      2517        12       67446     1348270    ( 4.76%) 
[04/09 22:10:56    203s] (I)      Layer  6:    1401384      6260       139           0     1415716    ( 0.00%) 
[04/09 22:10:56    203s] (I)      Layer  7:     681555      1976        25       16545      691313    ( 2.34%) 
[04/09 22:10:56    203s] (I)      Layer  8:     682296       531         7       24040      683818    ( 3.40%) 
[04/09 22:10:56    203s] (I)      Layer  9:     353285        92        11      111009      242921    (31.36%) 
[04/09 22:10:56    203s] (I)      Layer 10:     167902         0         0      119161       57804    (67.34%) 
[04/09 22:10:56    203s] (I)      Total:      13504823     21572       218     2631545    13472224    (16.34%) 
[04/09 22:10:56    203s] (I)      
[04/09 22:10:56    203s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/09 22:10:56    203s] [NR-eGR]                        OverCon           OverCon            
[04/09 22:10:56    203s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[04/09 22:10:56    203s] [NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[04/09 22:10:56    203s] [NR-eGR] ---------------------------------------------------------------
[04/09 22:10:56    203s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/09 22:10:56    203s] [NR-eGR]      M2 ( 2)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/09 22:10:56    203s] [NR-eGR]      M3 ( 3)        11( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/09 22:10:56    203s] [NR-eGR]      M4 ( 4)        12( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/09 22:10:56    203s] [NR-eGR]      M5 ( 5)        12( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/09 22:10:56    203s] [NR-eGR]      M6 ( 6)        85( 0.02%)         5( 0.00%)   ( 0.02%) 
[04/09 22:10:56    203s] [NR-eGR]      M7 ( 7)        25( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/09 22:10:56    203s] [NR-eGR]      M8 ( 8)         7( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/09 22:10:56    203s] [NR-eGR]      M9 ( 9)        11( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/09 22:10:56    203s] [NR-eGR]    MRDL (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/09 22:10:56    203s] [NR-eGR] ---------------------------------------------------------------
[04/09 22:10:56    203s] [NR-eGR]        Total       164( 0.00%)         5( 0.00%)   ( 0.00%) 
[04/09 22:10:56    203s] [NR-eGR] 
[04/09 22:10:56    203s] (I)      Finished Global Routing ( CPU: 0.59 sec, Real: 0.62 sec, Curr Mem: 2215.06 MB )
[04/09 22:10:56    203s] (I)      total 2D Cap : 13529674 = (4461173 H, 9068501 V)
[04/09 22:10:57    203s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.01% V
[04/09 22:10:57    203s] (I)      ============= Track Assignment ============
[04/09 22:10:57    203s] (I)      Started Track Assignment (1T) ( Curr Mem: 2222.93 MB )
[04/09 22:10:57    203s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[04/09 22:10:57    203s] (I)      Run Multi-thread track assignment
[04/09 22:10:57    204s] (I)      Finished Track Assignment (1T) ( CPU: 0.16 sec, Real: 0.16 sec, Curr Mem: 2234.73 MB )
[04/09 22:10:57    204s] (I)      Started Export ( Curr Mem: 2234.73 MB )
[04/09 22:10:57    204s] [NR-eGR]               Length (um)  Vias 
[04/09 22:10:57    204s] [NR-eGR] --------------------------------
[04/09 22:10:57    204s] [NR-eGR]  M1    (1H)             0  1170 
[04/09 22:10:57    204s] [NR-eGR]  M2    (2V)          3973  1558 
[04/09 22:10:57    204s] [NR-eGR]  M3    (3H)          7085   790 
[04/09 22:10:57    204s] [NR-eGR]  M4    (4V)          4961   376 
[04/09 22:10:57    204s] [NR-eGR]  M5    (5H)          4074   323 
[04/09 22:10:57    204s] [NR-eGR]  M6    (6V)         10407   189 
[04/09 22:10:57    204s] [NR-eGR]  M7    (7H)          3328    31 
[04/09 22:10:57    204s] [NR-eGR]  M8    (8V)           879    11 
[04/09 22:10:57    204s] [NR-eGR]  M9    (9H)           158     0 
[04/09 22:10:57    204s] [NR-eGR]  MRDL  (10V)            0     0 
[04/09 22:10:57    204s] [NR-eGR] --------------------------------
[04/09 22:10:57    204s] [NR-eGR]        Total        34865  4448 
[04/09 22:10:57    204s] [NR-eGR] --------------------------------------------------------------------------
[04/09 22:10:57    204s] [NR-eGR] Total half perimeter of net bounding box: 31792um
[04/09 22:10:57    204s] [NR-eGR] Total length: 34865um, number of vias: 4448
[04/09 22:10:57    204s] [NR-eGR] --------------------------------------------------------------------------
[04/09 22:10:57    204s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[04/09 22:10:57    204s] [NR-eGR] --------------------------------------------------------------------------
[04/09 22:10:57    204s] (I)      Finished Export ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2234.73 MB )
[04/09 22:10:57    204s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.57 sec, Real: 1.60 sec, Curr Mem: 2164.73 MB )
[04/09 22:10:57    204s] (I)      ======================================== Runtime Summary ========================================
[04/09 22:10:57    204s] (I)       Step                                              %       Start      Finish      Real       CPU 
[04/09 22:10:57    204s] (I)      -------------------------------------------------------------------------------------------------
[04/09 22:10:57    204s] (I)       Early Global Route kernel                   100.00%  134.11 sec  135.71 sec  1.60 sec  1.57 sec 
[04/09 22:10:57    204s] (I)       +-Import and model                           28.18%  134.14 sec  134.59 sec  0.45 sec  0.46 sec 
[04/09 22:10:57    204s] (I)       | +-Create place DB                           0.21%  134.14 sec  134.15 sec  0.00 sec  0.01 sec 
[04/09 22:10:57    204s] (I)       | | +-Import place data                       0.17%  134.14 sec  134.14 sec  0.00 sec  0.00 sec 
[04/09 22:10:57    204s] (I)       | | | +-Read instances and placement          0.04%  134.14 sec  134.14 sec  0.00 sec  0.00 sec 
[04/09 22:10:57    204s] (I)       | | | +-Read nets                             0.08%  134.14 sec  134.14 sec  0.00 sec  0.00 sec 
[04/09 22:10:57    204s] (I)       | +-Create route DB                          21.95%  134.15 sec  134.50 sec  0.35 sec  0.35 sec 
[04/09 22:10:57    204s] (I)       | | +-Import route data (1T)                 21.88%  134.15 sec  134.50 sec  0.35 sec  0.35 sec 
[04/09 22:10:57    204s] (I)       | | | +-Read blockages ( Layer 2-10 )         1.40%  134.15 sec  134.18 sec  0.02 sec  0.02 sec 
[04/09 22:10:57    204s] (I)       | | | | +-Read routing blockages              0.00%  134.15 sec  134.15 sec  0.00 sec  0.00 sec 
[04/09 22:10:57    204s] (I)       | | | | +-Read instance blockages             0.09%  134.15 sec  134.16 sec  0.00 sec  0.00 sec 
[04/09 22:10:57    204s] (I)       | | | | +-Read PG blockages                   1.06%  134.16 sec  134.17 sec  0.02 sec  0.01 sec 
[04/09 22:10:57    204s] (I)       | | | | +-Read clock blockages                0.01%  134.17 sec  134.17 sec  0.00 sec  0.00 sec 
[04/09 22:10:57    204s] (I)       | | | | +-Read other blockages                0.01%  134.17 sec  134.17 sec  0.00 sec  0.00 sec 
[04/09 22:10:57    204s] (I)       | | | | +-Read halo blockages                 0.00%  134.17 sec  134.17 sec  0.00 sec  0.00 sec 
[04/09 22:10:57    204s] (I)       | | | | +-Read boundary cut boxes             0.00%  134.17 sec  134.17 sec  0.00 sec  0.00 sec 
[04/09 22:10:57    204s] (I)       | | | +-Read blackboxes                       0.00%  134.18 sec  134.18 sec  0.00 sec  0.00 sec 
[04/09 22:10:57    204s] (I)       | | | +-Read prerouted                        0.02%  134.18 sec  134.18 sec  0.00 sec  0.00 sec 
[04/09 22:10:57    204s] (I)       | | | +-Read unlegalized nets                 0.00%  134.18 sec  134.18 sec  0.00 sec  0.00 sec 
[04/09 22:10:57    204s] (I)       | | | +-Read nets                             0.03%  134.18 sec  134.18 sec  0.00 sec  0.00 sec 
[04/09 22:10:57    204s] (I)       | | | +-Set up via pillars                    0.00%  134.18 sec  134.18 sec  0.00 sec  0.00 sec 
[04/09 22:10:57    204s] (I)       | | | +-Initialize 3D grid graph              1.80%  134.18 sec  134.21 sec  0.03 sec  0.03 sec 
[04/09 22:10:57    204s] (I)       | | | +-Model blockage capacity              17.97%  134.21 sec  134.50 sec  0.29 sec  0.29 sec 
[04/09 22:10:57    204s] (I)       | | | | +-Initialize 3D capacity             15.97%  134.21 sec  134.46 sec  0.26 sec  0.26 sec 
[04/09 22:10:57    204s] (I)       | +-Read aux data                             0.00%  134.50 sec  134.50 sec  0.00 sec  0.00 sec 
[04/09 22:10:57    204s] (I)       | +-Others data preparation                   0.15%  134.50 sec  134.50 sec  0.00 sec  0.00 sec 
[04/09 22:10:57    204s] (I)       | +-Create route kernel                       5.74%  134.50 sec  134.59 sec  0.09 sec  0.10 sec 
[04/09 22:10:57    204s] (I)       +-Global Routing                             38.69%  134.59 sec  135.21 sec  0.62 sec  0.59 sec 
[04/09 22:10:57    204s] (I)       | +-Initialization                            0.34%  134.59 sec  134.60 sec  0.01 sec  0.00 sec 
[04/09 22:10:57    204s] (I)       | +-Net group 1                              26.08%  134.60 sec  135.02 sec  0.42 sec  0.39 sec 
[04/09 22:10:57    204s] (I)       | | +-Generate topology                       0.04%  134.60 sec  134.60 sec  0.00 sec  0.00 sec 
[04/09 22:10:57    204s] (I)       | | +-Phase 1a                                4.54%  134.75 sec  134.82 sec  0.07 sec  0.07 sec 
[04/09 22:10:57    204s] (I)       | | | +-Pattern routing (1T)                  0.65%  134.75 sec  134.76 sec  0.01 sec  0.01 sec 
[04/09 22:10:57    204s] (I)       | | | +-Pattern Routing Avoiding Blockages    2.92%  134.76 sec  134.81 sec  0.05 sec  0.04 sec 
[04/09 22:10:57    204s] (I)       | | | +-Add via demand to 2D                  0.87%  134.81 sec  134.82 sec  0.01 sec  0.02 sec 
[04/09 22:10:57    204s] (I)       | | +-Phase 1b                                0.90%  134.82 sec  134.84 sec  0.01 sec  0.01 sec 
[04/09 22:10:57    204s] (I)       | | | +-Monotonic routing (1T)                0.71%  134.82 sec  134.84 sec  0.01 sec  0.01 sec 
[04/09 22:10:57    204s] (I)       | | +-Phase 1c                                1.90%  134.84 sec  134.87 sec  0.03 sec  0.03 sec 
[04/09 22:10:57    204s] (I)       | | | +-Two level Routing                     1.87%  134.84 sec  134.87 sec  0.03 sec  0.03 sec 
[04/09 22:10:57    204s] (I)       | | | | +-Two Level Routing (Regular)         0.64%  134.85 sec  134.86 sec  0.01 sec  0.01 sec 
[04/09 22:10:57    204s] (I)       | | | | +-Two Level Routing (Strong)          0.59%  134.86 sec  134.87 sec  0.01 sec  0.01 sec 
[04/09 22:10:57    204s] (I)       | | +-Phase 1d                                0.45%  134.87 sec  134.88 sec  0.01 sec  0.01 sec 
[04/09 22:10:57    204s] (I)       | | | +-Detoured routing (1T)                 0.42%  134.87 sec  134.88 sec  0.01 sec  0.01 sec 
[04/09 22:10:57    204s] (I)       | | +-Phase 1e                                0.19%  134.88 sec  134.88 sec  0.00 sec  0.00 sec 
[04/09 22:10:57    204s] (I)       | | | +-Route legalization                    0.04%  134.88 sec  134.88 sec  0.00 sec  0.00 sec 
[04/09 22:10:57    204s] (I)       | | | | +-Legalize Blockage Violations        0.02%  134.88 sec  134.88 sec  0.00 sec  0.00 sec 
[04/09 22:10:57    204s] (I)       | | +-Phase 1l                                8.39%  134.88 sec  135.02 sec  0.13 sec  0.11 sec 
[04/09 22:10:57    204s] (I)       | | | +-Layer assignment (1T)                 1.70%  134.99 sec  135.01 sec  0.03 sec  0.03 sec 
[04/09 22:10:57    204s] (I)       | +-Clean cong LA                             0.00%  135.02 sec  135.02 sec  0.00 sec  0.00 sec 
[04/09 22:10:57    204s] (I)       +-Export 3D cong map                         17.90%  135.21 sec  135.50 sec  0.29 sec  0.28 sec 
[04/09 22:10:57    204s] (I)       | +-Export 2D cong map                        2.68%  135.45 sec  135.50 sec  0.04 sec  0.04 sec 
[04/09 22:10:57    204s] (I)       +-Extract Global 3D Wires                     0.03%  135.50 sec  135.50 sec  0.00 sec  0.00 sec 
[04/09 22:10:57    204s] (I)       +-Track Assignment (1T)                      10.31%  135.50 sec  135.66 sec  0.16 sec  0.16 sec 
[04/09 22:10:57    204s] (I)       | +-Initialization                            0.01%  135.50 sec  135.50 sec  0.00 sec  0.00 sec 
[04/09 22:10:57    204s] (I)       | +-Track Assignment Kernel                  10.19%  135.50 sec  135.66 sec  0.16 sec  0.16 sec 
[04/09 22:10:57    204s] (I)       | +-Free Memory                               0.00%  135.66 sec  135.66 sec  0.00 sec  0.00 sec 
[04/09 22:10:57    204s] (I)       +-Export                                      0.90%  135.66 sec  135.68 sec  0.01 sec  0.02 sec 
[04/09 22:10:57    204s] (I)       | +-Export DB wires                           0.22%  135.66 sec  135.67 sec  0.00 sec  0.01 sec 
[04/09 22:10:57    204s] (I)       | | +-Export all nets                         0.14%  135.66 sec  135.67 sec  0.00 sec  0.01 sec 
[04/09 22:10:57    204s] (I)       | | +-Set wire vias                           0.02%  135.67 sec  135.67 sec  0.00 sec  0.00 sec 
[04/09 22:10:57    204s] (I)       | +-Report wirelength                         0.51%  135.67 sec  135.68 sec  0.01 sec  0.00 sec 
[04/09 22:10:57    204s] (I)       | +-Update net boxes                          0.07%  135.68 sec  135.68 sec  0.00 sec  0.00 sec 
[04/09 22:10:57    204s] (I)       | +-Update timing                             0.00%  135.68 sec  135.68 sec  0.00 sec  0.00 sec 
[04/09 22:10:57    204s] (I)       +-Postprocess design                          1.34%  135.68 sec  135.70 sec  0.02 sec  0.03 sec 
[04/09 22:10:57    204s] (I)      ======================= Summary by functions ========================
[04/09 22:10:57    204s] (I)       Lv  Step                                      %      Real       CPU 
[04/09 22:10:57    204s] (I)      ---------------------------------------------------------------------
[04/09 22:10:57    204s] (I)        0  Early Global Route kernel           100.00%  1.60 sec  1.57 sec 
[04/09 22:10:57    204s] (I)        1  Global Routing                       38.69%  0.62 sec  0.59 sec 
[04/09 22:10:57    204s] (I)        1  Import and model                     28.18%  0.45 sec  0.46 sec 
[04/09 22:10:57    204s] (I)        1  Export 3D cong map                   17.90%  0.29 sec  0.28 sec 
[04/09 22:10:57    204s] (I)        1  Track Assignment (1T)                10.31%  0.16 sec  0.16 sec 
[04/09 22:10:57    204s] (I)        1  Postprocess design                    1.34%  0.02 sec  0.03 sec 
[04/09 22:10:57    204s] (I)        1  Export                                0.90%  0.01 sec  0.02 sec 
[04/09 22:10:57    204s] (I)        1  Extract Global 3D Wires               0.03%  0.00 sec  0.00 sec 
[04/09 22:10:57    204s] (I)        2  Net group 1                          26.08%  0.42 sec  0.39 sec 
[04/09 22:10:57    204s] (I)        2  Create route DB                      21.95%  0.35 sec  0.35 sec 
[04/09 22:10:57    204s] (I)        2  Track Assignment Kernel              10.19%  0.16 sec  0.16 sec 
[04/09 22:10:57    204s] (I)        2  Create route kernel                   5.74%  0.09 sec  0.10 sec 
[04/09 22:10:57    204s] (I)        2  Export 2D cong map                    2.68%  0.04 sec  0.04 sec 
[04/09 22:10:57    204s] (I)        2  Report wirelength                     0.51%  0.01 sec  0.00 sec 
[04/09 22:10:57    204s] (I)        2  Initialization                        0.35%  0.01 sec  0.00 sec 
[04/09 22:10:57    204s] (I)        2  Export DB wires                       0.22%  0.00 sec  0.01 sec 
[04/09 22:10:57    204s] (I)        2  Create place DB                       0.21%  0.00 sec  0.01 sec 
[04/09 22:10:57    204s] (I)        2  Others data preparation               0.15%  0.00 sec  0.00 sec 
[04/09 22:10:57    204s] (I)        2  Update net boxes                      0.07%  0.00 sec  0.00 sec 
[04/09 22:10:57    204s] (I)        2  Free Memory                           0.00%  0.00 sec  0.00 sec 
[04/09 22:10:57    204s] (I)        2  Update timing                         0.00%  0.00 sec  0.00 sec 
[04/09 22:10:57    204s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[04/09 22:10:57    204s] (I)        2  Clean cong LA                         0.00%  0.00 sec  0.00 sec 
[04/09 22:10:57    204s] (I)        3  Import route data (1T)               21.88%  0.35 sec  0.35 sec 
[04/09 22:10:57    204s] (I)        3  Phase 1l                              8.39%  0.13 sec  0.11 sec 
[04/09 22:10:57    204s] (I)        3  Phase 1a                              4.54%  0.07 sec  0.07 sec 
[04/09 22:10:57    204s] (I)        3  Phase 1c                              1.90%  0.03 sec  0.03 sec 
[04/09 22:10:57    204s] (I)        3  Phase 1b                              0.90%  0.01 sec  0.01 sec 
[04/09 22:10:57    204s] (I)        3  Phase 1d                              0.45%  0.01 sec  0.01 sec 
[04/09 22:10:57    204s] (I)        3  Phase 1e                              0.19%  0.00 sec  0.00 sec 
[04/09 22:10:57    204s] (I)        3  Import place data                     0.17%  0.00 sec  0.00 sec 
[04/09 22:10:57    204s] (I)        3  Export all nets                       0.14%  0.00 sec  0.01 sec 
[04/09 22:10:57    204s] (I)        3  Generate topology                     0.04%  0.00 sec  0.00 sec 
[04/09 22:10:57    204s] (I)        3  Set wire vias                         0.02%  0.00 sec  0.00 sec 
[04/09 22:10:57    204s] (I)        4  Model blockage capacity              17.97%  0.29 sec  0.29 sec 
[04/09 22:10:57    204s] (I)        4  Pattern Routing Avoiding Blockages    2.92%  0.05 sec  0.04 sec 
[04/09 22:10:57    204s] (I)        4  Two level Routing                     1.87%  0.03 sec  0.03 sec 
[04/09 22:10:57    204s] (I)        4  Initialize 3D grid graph              1.80%  0.03 sec  0.03 sec 
[04/09 22:10:57    204s] (I)        4  Layer assignment (1T)                 1.70%  0.03 sec  0.03 sec 
[04/09 22:10:57    204s] (I)        4  Read blockages ( Layer 2-10 )         1.40%  0.02 sec  0.02 sec 
[04/09 22:10:57    204s] (I)        4  Add via demand to 2D                  0.87%  0.01 sec  0.02 sec 
[04/09 22:10:57    204s] (I)        4  Monotonic routing (1T)                0.71%  0.01 sec  0.01 sec 
[04/09 22:10:57    204s] (I)        4  Pattern routing (1T)                  0.65%  0.01 sec  0.01 sec 
[04/09 22:10:57    204s] (I)        4  Detoured routing (1T)                 0.42%  0.01 sec  0.01 sec 
[04/09 22:10:57    204s] (I)        4  Read nets                             0.11%  0.00 sec  0.00 sec 
[04/09 22:10:57    204s] (I)        4  Route legalization                    0.04%  0.00 sec  0.00 sec 
[04/09 22:10:57    204s] (I)        4  Read instances and placement          0.04%  0.00 sec  0.00 sec 
[04/09 22:10:57    204s] (I)        4  Read prerouted                        0.02%  0.00 sec  0.00 sec 
[04/09 22:10:57    204s] (I)        4  Read unlegalized nets                 0.00%  0.00 sec  0.00 sec 
[04/09 22:10:57    204s] (I)        4  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[04/09 22:10:57    204s] (I)        4  Set up via pillars                    0.00%  0.00 sec  0.00 sec 
[04/09 22:10:57    204s] (I)        5  Initialize 3D capacity               15.97%  0.26 sec  0.26 sec 
[04/09 22:10:57    204s] (I)        5  Read PG blockages                     1.06%  0.02 sec  0.01 sec 
[04/09 22:10:57    204s] (I)        5  Two Level Routing (Regular)           0.64%  0.01 sec  0.01 sec 
[04/09 22:10:57    204s] (I)        5  Two Level Routing (Strong)            0.59%  0.01 sec  0.01 sec 
[04/09 22:10:57    204s] (I)        5  Read instance blockages               0.09%  0.00 sec  0.00 sec 
[04/09 22:10:57    204s] (I)        5  Legalize Blockage Violations          0.02%  0.00 sec  0.00 sec 
[04/09 22:10:57    204s] (I)        5  Read other blockages                  0.01%  0.00 sec  0.00 sec 
[04/09 22:10:57    204s] (I)        5  Read clock blockages                  0.01%  0.00 sec  0.00 sec 
[04/09 22:10:57    204s] (I)        5  Read halo blockages                   0.00%  0.00 sec  0.00 sec 
[04/09 22:10:57    204s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[04/09 22:10:57    204s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[04/09 22:10:57    204s]       Route Remaining Unrouted Nets done. (took cpu=0:00:01.6 real=0:00:01.6)
[04/09 22:10:57    204s]     Routing using NR in eGR->NR Step done.
[04/09 22:10:57    204s] Net route status summary:
[04/09 22:10:57    204s]   Clock:         8 (unrouted=3, trialRouted=0, noStatus=0, routed=0, fixed=5, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[04/09 22:10:57    204s]   Non-clock:  1546 (unrouted=1224, trialRouted=322, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=1212, (crossesIlmBoundary AND tooFewTerms=0)])
[04/09 22:10:57    204s] 
[04/09 22:10:57    204s] CCOPT: Done with clock implementation routing.
[04/09 22:10:57    204s] 
[04/09 22:10:57    204s]     Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:16.7 real=0:00:16.6)
[04/09 22:10:57    204s]   Clock implementation routing done.
[04/09 22:10:57    204s]   Leaving CCOpt scope - extractRC...
[04/09 22:10:57    204s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[04/09 22:10:57    204s] **WARN: (IMPEXT-6191):	Using a captable file is not recommended for process nodes less than or equal to 32 nm due to parasitic accuracy concerns. The Quantus QRC technology file should be specified for all RC corners using the command create_rc_corner or update_rc_corner, which will then be used for preRoute and postRoute(effort level medium or high or signoff) extraction engines.
[04/09 22:10:57    204s] Type 'man IMPEXT-6191' for more detail.
[04/09 22:10:57    204s] Extraction called for design 'fifo1_sram' of instances=321 and nets=1554 using extraction engine 'preRoute' .
[04/09 22:10:57    204s] PreRoute RC Extraction called for design fifo1_sram.
[04/09 22:10:57    204s] RC Extraction called in multi-corner(2) mode.
[04/09 22:10:57    204s] RCMode: PreRoute
[04/09 22:10:57    204s]       RC Corner Indexes            0       1   
[04/09 22:10:57    204s] Capacitance Scaling Factor   : 1.00000 1.00000 
[04/09 22:10:57    204s] Resistance Scaling Factor    : 1.00000 1.00000 
[04/09 22:10:57    204s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[04/09 22:10:57    204s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[04/09 22:10:57    204s] Shrink Factor                : 1.00000
[04/09 22:10:57    204s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/09 22:10:57    204s] Using capacitance table file ...
[04/09 22:10:57    204s] 
[04/09 22:10:57    204s] Trim Metal Layers:
[04/09 22:10:57    204s] LayerId::1 widthSet size::4
[04/09 22:10:57    204s] LayerId::2 widthSet size::4
[04/09 22:10:57    204s] LayerId::3 widthSet size::5
[04/09 22:10:57    204s] LayerId::4 widthSet size::5
[04/09 22:10:57    204s] LayerId::5 widthSet size::5
[04/09 22:10:57    204s] LayerId::6 widthSet size::5
[04/09 22:10:57    204s] LayerId::7 widthSet size::5
[04/09 22:10:57    204s] LayerId::8 widthSet size::5
[04/09 22:10:57    204s] LayerId::9 widthSet size::4
[04/09 22:10:57    204s] LayerId::10 widthSet size::2
[04/09 22:10:57    204s] Updating RC grid for preRoute extraction ...
[04/09 22:10:57    204s] eee: pegSigSF::1.070000
[04/09 22:10:57    204s] Initializing multi-corner capacitance tables ... 
[04/09 22:10:57    204s] Initializing multi-corner resistance tables ...
[04/09 22:10:58    204s] eee: l::1 avDens::0.093729 usedTrk::10561.592413 availTrk::112682.147875 sigTrk::10561.592413
[04/09 22:10:58    204s] eee: l::2 avDens::0.015672 usedTrk::240.376616 availTrk::15338.101154 sigTrk::240.376616
[04/09 22:10:58    204s] eee: l::3 avDens::0.043456 usedTrk::443.940311 availTrk::10215.806527 sigTrk::443.940311
[04/09 22:10:58    204s] eee: l::4 avDens::0.034715 usedTrk::2007.071829 availTrk::57815.575721 sigTrk::2007.071829
[04/09 22:10:58    204s] eee: l::5 avDens::0.073701 usedTrk::2132.123981 availTrk::28929.541716 sigTrk::2132.123981
[04/09 22:10:58    204s] eee: l::6 avDens::0.074948 usedTrk::2755.643959 availTrk::36767.500000 sigTrk::2755.643959
[04/09 22:10:58    204s] eee: l::7 avDens::0.097915 usedTrk::1728.682296 availTrk::17655.000000 sigTrk::1728.682296
[04/09 22:10:58    204s] eee: l::8 avDens::0.066525 usedTrk::746.412919 availTrk::11220.000000 sigTrk::746.412919
[04/09 22:10:58    204s] eee: l::9 avDens::0.047977 usedTrk::16.162201 availTrk::336.875000 sigTrk::16.162201
[04/09 22:10:58    204s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/09 22:10:58    204s] {RT cmax 0 10 10 {9 0} 1}
[04/09 22:10:58    204s] eee: LAM: n=32 LLS=2-3 HLS=3-5 rDens=0.296481 uaWl=1.000000 uaWlH=0.669328 aWlH=0.000000 lMod=0 pMax=0.935400 pMod=77 wcR=0.472500 newSi=0.001600 wHLS=1.181250 siPrev=0 viaL=0.000000
[04/09 22:10:58    204s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.8  Real Time: 0:00:01.0  MEM: 2153.734M)
[04/09 22:10:58    204s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[04/09 22:10:58    204s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.8 real=0:00:00.8)
[04/09 22:10:58    204s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'wclk2x' in RC corner cmax.
[04/09 22:10:58    204s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'wclk2x'. Using estimated values, based on estimated route, as a fallback.
[04/09 22:10:58    204s]   Clock tree timing engine global stage delay update for max_corner:setup.late...
[04/09 22:10:58    204s] End AAE Lib Interpolated Model. (MEM=2153.73 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/09 22:10:58    204s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'rclk' in RC corner cmax.
[04/09 22:10:58    204s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'rclk'. Using estimated values, based on estimated route, as a fallback.
[04/09 22:10:58    205s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'wclk' in RC corner cmax.
[04/09 22:10:58    205s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'wclk'. Using estimated values, based on estimated route, as a fallback.
[04/09 22:10:58    205s]   Clock tree timing engine global stage delay update for max_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/09 22:10:58    205s]   Clock DAG stats after routing clock trees:
[04/09 22:10:58    205s]     cell counts      : b=2, i=0, icg=0, dcg=0, l=3, total=5
[04/09 22:10:58    205s]     sink counts      : regular=112, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=112
[04/09 22:10:58    205s]     misc counts      : r=3, pp=0
[04/09 22:10:58    205s]     cell areas       : b=21.348um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=36000.000um^2, total=36021.348um^2
[04/09 22:10:58    205s]     cell capacitance : b=6.757fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=7722.259fF, total=7729.015fF
[04/09 22:10:58    205s]     sink capacitance : total=67.694fF, avg=0.604fF, sd=0.239fF, min=0.021fF, max=0.702fF
[04/09 22:10:58    205s]     wire capacitance : top=0.000fF, trunk=82.671fF, leaf=162.946fF, total=245.618fF
[04/09 22:10:58    205s]     wire lengths     : top=0.000um, trunk=594.029um, leaf=1841.370um, total=2435.399um
[04/09 22:10:58    205s]     hp wire lengths  : top=0.000um, trunk=1196.968um, leaf=1647.969um, total=2844.937um
[04/09 22:10:58    205s]   Clock DAG net violations after routing clock trees:
[04/09 22:10:58    205s]     Capacitance : {count=3, worst=[2582.883fF, 2582.883fF, 2582.883fF]} avg=2582.883fF sd=0.000fF sum=7748.649fF
[04/09 22:10:58    205s]   Clock DAG primary half-corner transition distribution after routing clock trees:
[04/09 22:10:58    205s]     Trunk : target=0.250ns count=5 avg=0.081ns sd=0.111ns min=0.000ns max=0.202ns {3 <= 0.150ns, 0 <= 0.200ns, 2 <= 0.225ns, 0 <= 0.237ns, 0 <= 0.250ns}
[04/09 22:10:58    205s]     Leaf  : target=0.187ns count=2 avg=0.073ns sd=0.002ns min=0.072ns max=0.074ns {2 <= 0.112ns, 0 <= 0.149ns, 0 <= 0.168ns, 0 <= 0.177ns, 0 <= 0.187ns}
[04/09 22:10:58    205s]     Leaf  : target=0.250ns count=1 avg=0.207ns sd=0.000ns min=0.207ns max=0.207ns {0 <= 0.150ns, 0 <= 0.200ns, 1 <= 0.225ns, 0 <= 0.237ns, 0 <= 0.250ns}
[04/09 22:10:58    205s]   Clock DAG library cell distribution after routing clock trees {count}:
[04/09 22:10:58    205s]      Bufs: NBUFFX32_RVT: 2 
[04/09 22:10:58    205s]    Logics: I1025_NS: 3 
[04/09 22:10:58    205s]   Clock DAG hash after routing clock trees: 13548666466993538273 13574053425395350675
[04/09 22:10:58    205s]   CTS services accumulated run-time stats after routing clock trees:
[04/09 22:10:58    205s]     delay calculator: calls=11711, total_wall_time=0.979s, mean_wall_time=0.084ms
[04/09 22:10:58    205s]     legalizer: calls=413, total_wall_time=0.064s, mean_wall_time=0.154ms
[04/09 22:10:58    205s]     steiner router: calls=11712, total_wall_time=0.935s, mean_wall_time=0.080ms
[04/09 22:10:58    205s]   Primary reporting skew groups after routing clock trees:
[04/09 22:10:58    205s]     skew_group rclk/func_max_sdc: insertion delay [min=0.545, max=0.568, avg=0.560, sd=0.003], skew [0.023 vs 0.085], 100% {0.545, 0.568} (wid=0.031 ws=0.023) (gid=0.537 gs=0.000)
[04/09 22:10:58    205s]         min path sink: fifomem/genblk1_3__U/CE2
[04/09 22:10:58    205s]         max path sink: fifomem/genblk1_5__U/CE2
[04/09 22:10:58    205s]   Skew group summary after routing clock trees:
[04/09 22:10:58    205s]     skew_group rclk/func_max_sdc: insertion delay [min=0.545, max=0.568, avg=0.560, sd=0.003], skew [0.023 vs 0.085], 100% {0.545, 0.568} (wid=0.031 ws=0.023) (gid=0.537 gs=0.000)
[04/09 22:10:58    205s]     skew_group rclk/func_min_sdc: insertion delay [min=0.545, max=0.568, avg=0.560, sd=0.003], skew [0.023 vs 0.085], 100% {0.545, 0.568} (wid=0.031 ws=0.023) (gid=0.537 gs=0.000)
[04/09 22:10:58    205s]     skew_group wclk/func_max_sdc: insertion delay [min=0.539, max=0.562, avg=0.558, sd=0.003], skew [0.022 vs 0.085], 100% {0.539, 0.562} (wid=0.028 ws=0.022) (gid=0.534 gs=0.000)
[04/09 22:10:58    205s]     skew_group wclk/func_min_sdc: insertion delay [min=0.539, max=0.562, avg=0.558, sd=0.003], skew [0.022 vs 0.085], 100% {0.539, 0.562} (wid=0.028 ws=0.022) (gid=0.534 gs=0.000)
[04/09 22:10:58    205s]     skew_group wclk2x/func_max_sdc: insertion delay [min=0.440, max=0.447, avg=0.444, sd=0.003], skew [0.006 vs 0.085], 100% {0.440, 0.447} (wid=0.013 ws=0.006) (gid=0.433 gs=0.000)
[04/09 22:10:58    205s]     skew_group wclk2x/func_min_sdc: insertion delay [min=0.440, max=0.447, avg=0.444, sd=0.003], skew [0.006 vs 0.085], 100% {0.440, 0.447} (wid=0.013 ws=0.006) (gid=0.433 gs=0.000)
[04/09 22:10:58    205s]   CCOpt::Phase::Routing done. (took cpu=0:00:17.5 real=0:00:17.5)
[04/09 22:10:58    205s]   CCOpt::Phase::PostConditioning...
[04/09 22:10:58    205s]   Leaving CCOpt scope - Initializing placement interface...
[04/09 22:10:58    205s] OPERPROF: Starting DPlace-Init at level 1, MEM:2201.4M, EPOCH TIME: 1712725858.296663
[04/09 22:10:58    205s] Processing tracks to init pin-track alignment.
[04/09 22:10:58    205s] z: 2, totalTracks: 1
[04/09 22:10:58    205s] z: 4, totalTracks: 1
[04/09 22:10:58    205s] z: 6, totalTracks: 1
[04/09 22:10:58    205s] z: 8, totalTracks: 1
[04/09 22:10:58    205s] #spOpts: N=28 autoPA advPA mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/09 22:10:58    205s] All LLGs are deleted
[04/09 22:10:58    205s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:10:58    205s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:10:58    205s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2201.4M, EPOCH TIME: 1712725858.307906
[04/09 22:10:58    205s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.002, MEM:2201.4M, EPOCH TIME: 1712725858.309450
[04/09 22:10:58    205s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2201.4M, EPOCH TIME: 1712725858.311244
[04/09 22:10:58    205s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:10:58    205s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:10:58    205s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2201.4M, EPOCH TIME: 1712725858.312203
[04/09 22:10:58    205s] Max number of tech site patterns supported in site array is 256.
[04/09 22:10:58    205s] Core basic site is unit
[04/09 22:10:58    205s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2201.4M, EPOCH TIME: 1712725858.356361
[04/09 22:10:58    205s] After signature check, allow fast init is true, keep pre-filter is true.
[04/09 22:10:58    205s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[04/09 22:10:58    205s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.008, MEM:2201.4M, EPOCH TIME: 1712725858.363879
[04/09 22:10:58    205s] Fast DP-INIT is on for default
[04/09 22:10:58    205s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/09 22:10:58    205s] Atter site array init, number of instance map data is 0.
[04/09 22:10:58    205s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.130, REAL:0.131, MEM:2201.4M, EPOCH TIME: 1712725858.442944
[04/09 22:10:58    205s] 
[04/09 22:10:58    205s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 22:10:58    205s] OPERPROF:     Starting CMU at level 3, MEM:2201.4M, EPOCH TIME: 1712725858.458630
[04/09 22:10:58    205s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:2201.4M, EPOCH TIME: 1712725858.461669
[04/09 22:10:58    205s] 
[04/09 22:10:58    205s] Bad Lib Cell Checking (CMU) is done! (0)
[04/09 22:10:58    205s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.160, REAL:0.157, MEM:2201.4M, EPOCH TIME: 1712725858.468556
[04/09 22:10:58    205s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2201.4M, EPOCH TIME: 1712725858.468849
[04/09 22:10:58    205s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2201.4M, EPOCH TIME: 1712725858.469019
[04/09 22:10:58    205s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=2201.4MB).
[04/09 22:10:58    205s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.180, REAL:0.173, MEM:2201.4M, EPOCH TIME: 1712725858.469402
[04/09 22:10:58    205s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.2 real=0:00:00.2)
[04/09 22:10:58    205s]   Removing CTS place status from clock tree and sinks.
[04/09 22:10:58    205s]   Removed CTS place status from 2 clock cells (out of 9 ) and 0 clock sinks (out of 0 ).
[04/09 22:10:58    205s]   Legalizer reserving space for clock trees
[04/09 22:10:58    205s]   PostConditioning...
[04/09 22:10:58    205s]     PostConditioning active optimizations:
[04/09 22:10:58    205s]      - DRV fixing with initial upsizing, sizing and buffering
[04/09 22:10:58    205s]      - Skew fixing with sizing
[04/09 22:10:58    205s]     
[04/09 22:10:58    205s] **WARN: (IMPCCOPT-2276):	CCOpt/PRO found clock net 'wclk2x' is not routed.
[04/09 22:10:58    205s] **WARN: (IMPCCOPT-2276):	CCOpt/PRO found clock net 'wclk' is not routed.
[04/09 22:10:58    205s] **WARN: (IMPCCOPT-2276):	CCOpt/PRO found clock net 'rclk' is not routed.
[04/09 22:10:58    205s]     Currently running CTS, using active skew data
[04/09 22:10:58    205s]     Reset bufferability constraints...
[04/09 22:10:58    205s]     Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
[04/09 22:10:58    205s]     Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/09 22:10:58    205s]     PostConditioning Upsizing To Fix DRVs...
[04/09 22:10:58    205s]       Clock DAG hash before 'PostConditioning Upsizing To Fix DRVs': 13548666466993538273 13574053425395350675
[04/09 22:10:58    205s]       CTS services accumulated run-time stats before 'PostConditioning Upsizing To Fix DRVs':
[04/09 22:10:58    205s]         delay calculator: calls=11711, total_wall_time=0.979s, mean_wall_time=0.084ms
[04/09 22:10:58    205s]         legalizer: calls=415, total_wall_time=0.064s, mean_wall_time=0.154ms
[04/09 22:10:58    205s]         steiner router: calls=11712, total_wall_time=0.935s, mean_wall_time=0.080ms
[04/09 22:10:58    205s]       Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
[04/09 22:10:58    205s]       CCOpt-PostConditioning: considered: 8, tested: 8, violation detected: 3, violation ignored (due to small violation): 0, cannot run: 3, attempted: 0, unsuccessful: 0, sized: 0
[04/09 22:10:58    205s]       
[04/09 22:10:58    205s]       PRO Statistics: Fix DRVs (initial upsizing):
[04/09 22:10:58    205s]       ============================================
[04/09 22:10:58    205s]       
[04/09 22:10:58    205s]       Cell changes by Net Type:
[04/09 22:10:58    205s]       
[04/09 22:10:58    205s]       -------------------------------------------------------------------------------------------------
[04/09 22:10:58    205s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[04/09 22:10:58    205s]       -------------------------------------------------------------------------------------------------
[04/09 22:10:58    205s]       top                0            0           0            0                    0                0
[04/09 22:10:58    205s]       trunk              0            0           0            0                    0                0
[04/09 22:10:58    205s]       leaf               0            0           0            0                    0                0
[04/09 22:10:58    205s]       -------------------------------------------------------------------------------------------------
[04/09 22:10:58    205s]       Total              0            0           0            0                    0                0
[04/09 22:10:58    205s]       -------------------------------------------------------------------------------------------------
[04/09 22:10:58    205s]       
[04/09 22:10:58    205s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[04/09 22:10:58    205s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[04/09 22:10:58    205s]       
[04/09 22:10:58    205s]       Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
[04/09 22:10:58    205s]         cell counts      : b=2, i=0, icg=0, dcg=0, l=3, total=5
[04/09 22:10:58    205s]         sink counts      : regular=112, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=112
[04/09 22:10:58    205s]         misc counts      : r=3, pp=0
[04/09 22:10:58    205s]         cell areas       : b=21.348um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=36000.000um^2, total=36021.348um^2
[04/09 22:10:58    205s]         cell capacitance : b=6.757fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=7722.259fF, total=7729.015fF
[04/09 22:10:58    205s]         sink capacitance : total=67.694fF, avg=0.604fF, sd=0.239fF, min=0.021fF, max=0.702fF
[04/09 22:10:58    205s]         wire capacitance : top=0.000fF, trunk=82.671fF, leaf=162.946fF, total=245.618fF
[04/09 22:10:58    205s]         wire lengths     : top=0.000um, trunk=594.029um, leaf=1841.370um, total=2435.399um
[04/09 22:10:58    205s]         hp wire lengths  : top=0.000um, trunk=1196.968um, leaf=1647.969um, total=2844.937um
[04/09 22:10:58    205s]       Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs':
[04/09 22:10:58    205s]         Capacitance : {count=3, worst=[2582.883fF, 2582.883fF, 2582.883fF]} avg=2582.883fF sd=0.000fF sum=7748.649fF
[04/09 22:10:58    205s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
[04/09 22:10:58    205s]         Trunk : target=0.250ns count=5 avg=0.081ns sd=0.111ns min=0.000ns max=0.202ns {3 <= 0.150ns, 0 <= 0.200ns, 2 <= 0.225ns, 0 <= 0.237ns, 0 <= 0.250ns}
[04/09 22:10:58    205s]         Leaf  : target=0.187ns count=2 avg=0.073ns sd=0.002ns min=0.072ns max=0.074ns {2 <= 0.112ns, 0 <= 0.149ns, 0 <= 0.168ns, 0 <= 0.177ns, 0 <= 0.187ns}
[04/09 22:10:58    205s]         Leaf  : target=0.250ns count=1 avg=0.207ns sd=0.000ns min=0.207ns max=0.207ns {0 <= 0.150ns, 0 <= 0.200ns, 1 <= 0.225ns, 0 <= 0.237ns, 0 <= 0.250ns}
[04/09 22:10:58    205s]       Clock DAG library cell distribution after 'PostConditioning Upsizing To Fix DRVs' {count}:
[04/09 22:10:58    205s]          Bufs: NBUFFX32_RVT: 2 
[04/09 22:10:58    205s]        Logics: I1025_NS: 3 
[04/09 22:10:58    205s]       Clock DAG hash after 'PostConditioning Upsizing To Fix DRVs': 13548666466993538273 13574053425395350675
[04/09 22:10:58    205s]       CTS services accumulated run-time stats after 'PostConditioning Upsizing To Fix DRVs':
[04/09 22:10:58    205s]         delay calculator: calls=11711, total_wall_time=0.979s, mean_wall_time=0.084ms
[04/09 22:10:58    205s]         legalizer: calls=415, total_wall_time=0.064s, mean_wall_time=0.154ms
[04/09 22:10:58    205s]         steiner router: calls=11712, total_wall_time=0.935s, mean_wall_time=0.080ms
[04/09 22:10:58    205s]       Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
[04/09 22:10:58    205s]         skew_group rclk/func_max_sdc: insertion delay [min=0.545, max=0.568], skew [0.023 vs 0.085]
[04/09 22:10:58    205s]             min path sink: fifomem/genblk1_3__U/CE2
[04/09 22:10:58    205s]             max path sink: fifomem/genblk1_5__U/CE2
[04/09 22:10:58    205s]       Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
[04/09 22:10:58    205s]         skew_group rclk/func_max_sdc: insertion delay [min=0.545, max=0.568], skew [0.023 vs 0.085]
[04/09 22:10:58    205s]         skew_group rclk/func_min_sdc: insertion delay [min=0.545, max=0.568], skew [0.023 vs 0.085]
[04/09 22:10:58    205s]         skew_group wclk/func_max_sdc: insertion delay [min=0.539, max=0.562], skew [0.022 vs 0.085]
[04/09 22:10:58    205s]         skew_group wclk/func_min_sdc: insertion delay [min=0.539, max=0.562], skew [0.022 vs 0.085]
[04/09 22:10:58    205s]         skew_group wclk2x/func_max_sdc: insertion delay [min=0.440, max=0.447], skew [0.006 vs 0.085]
[04/09 22:10:58    205s]         skew_group wclk2x/func_min_sdc: insertion delay [min=0.440, max=0.447], skew [0.006 vs 0.085]
[04/09 22:10:58    205s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/09 22:10:58    205s]     PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/09 22:10:58    205s]     Recomputing CTS skew targets...
[04/09 22:10:58    205s]     Resolving skew group constraints...
[04/09 22:10:58    205s]       Solving LP: 6 skew groups; 6 fragments, 6 fraglets and 7 vertices; 94 variables and 234 constraints; tolerance 1
[04/09 22:10:58    205s] **WARN: (IMPCCOPT-1059):	Slackened off max insertion delay target for skew_group rclk/func_max_sdc from 0.273ns to 0.568ns.
[04/09 22:10:58    205s] Type 'man IMPCCOPT-1059' for more detail.
[04/09 22:10:58    205s] **WARN: (IMPCCOPT-1059):	Slackened off max insertion delay target for skew_group wclk/func_max_sdc from 0.273ns to 0.561ns.
[04/09 22:10:58    205s] Type 'man IMPCCOPT-1059' for more detail.
[04/09 22:10:58    205s] **WARN: (IMPCCOPT-1059):	Slackened off max insertion delay target for skew_group wclk2x/func_max_sdc from 0.273ns to 0.446ns.
[04/09 22:10:58    205s] Type 'man IMPCCOPT-1059' for more detail.
[04/09 22:10:58    205s]       
[04/09 22:10:58    205s]       Slackened skew group targets:
[04/09 22:10:58    205s]       
[04/09 22:10:58    205s]       -------------------------------------------------------------------
[04/09 22:10:58    205s]       Skew group             Desired    Slackened    Desired    Slackened
[04/09 22:10:58    205s]                              Target     Target       Target     Target
[04/09 22:10:58    205s]                              Max ID     Max ID       Skew       Skew
[04/09 22:10:58    205s]       -------------------------------------------------------------------
[04/09 22:10:58    205s]       rclk/func_max_sdc       0.273       0.568         -           -
[04/09 22:10:58    205s]       wclk/func_max_sdc       0.273       0.561         -           -
[04/09 22:10:58    205s]       wclk2x/func_max_sdc     0.273       0.446         -           -
[04/09 22:10:58    205s]       -------------------------------------------------------------------
[04/09 22:10:58    205s]       
[04/09 22:10:58    205s]       
[04/09 22:10:58    205s]     Resolving skew group constraints done.
[04/09 22:10:58    205s]     Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/09 22:10:58    205s]     PostConditioning Fixing DRVs...
[04/09 22:10:58    205s]       Clock DAG hash before 'PostConditioning Fixing DRVs': 13548666466993538273 13574053425395350675
[04/09 22:10:58    205s]       CTS services accumulated run-time stats before 'PostConditioning Fixing DRVs':
[04/09 22:10:58    205s]         delay calculator: calls=11711, total_wall_time=0.979s, mean_wall_time=0.084ms
[04/09 22:10:58    205s]         legalizer: calls=415, total_wall_time=0.064s, mean_wall_time=0.154ms
[04/09 22:10:58    205s]         steiner router: calls=11712, total_wall_time=0.935s, mean_wall_time=0.080ms
[04/09 22:10:58    205s]       Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[04/09 22:10:58    205s]       CCOpt-PostConditioning: considered: 8, tested: 8, violation detected: 3, violation ignored (due to small violation): 0, cannot run: 3, attempted: 0, unsuccessful: 0, sized: 0
[04/09 22:10:58    205s]       
[04/09 22:10:58    205s]       PRO Statistics: Fix DRVs (cell sizing):
[04/09 22:10:58    205s]       =======================================
[04/09 22:10:58    205s]       
[04/09 22:10:58    205s]       Cell changes by Net Type:
[04/09 22:10:58    205s]       
[04/09 22:10:58    205s]       -------------------------------------------------------------------------------------------------
[04/09 22:10:58    205s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[04/09 22:10:58    205s]       -------------------------------------------------------------------------------------------------
[04/09 22:10:58    205s]       top                0            0           0            0                    0                0
[04/09 22:10:58    205s]       trunk              0            0           0            0                    0                0
[04/09 22:10:58    205s]       leaf               0            0           0            0                    0                0
[04/09 22:10:58    205s]       -------------------------------------------------------------------------------------------------
[04/09 22:10:58    205s]       Total              0            0           0            0                    0                0
[04/09 22:10:58    205s]       -------------------------------------------------------------------------------------------------
[04/09 22:10:58    205s]       
[04/09 22:10:58    205s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[04/09 22:10:58    205s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[04/09 22:10:58    205s]       
[04/09 22:10:58    205s]       Clock DAG stats after 'PostConditioning Fixing DRVs':
[04/09 22:10:58    205s]         cell counts      : b=2, i=0, icg=0, dcg=0, l=3, total=5
[04/09 22:10:58    205s]         sink counts      : regular=112, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=112
[04/09 22:10:58    205s]         misc counts      : r=3, pp=0
[04/09 22:10:58    205s]         cell areas       : b=21.348um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=36000.000um^2, total=36021.348um^2
[04/09 22:10:58    205s]         cell capacitance : b=6.757fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=7722.259fF, total=7729.015fF
[04/09 22:10:58    205s]         sink capacitance : total=67.694fF, avg=0.604fF, sd=0.239fF, min=0.021fF, max=0.702fF
[04/09 22:10:58    205s]         wire capacitance : top=0.000fF, trunk=82.671fF, leaf=162.946fF, total=245.618fF
[04/09 22:10:58    205s]         wire lengths     : top=0.000um, trunk=594.029um, leaf=1841.370um, total=2435.399um
[04/09 22:10:58    205s]         hp wire lengths  : top=0.000um, trunk=1196.968um, leaf=1647.969um, total=2844.937um
[04/09 22:10:58    205s]       Clock DAG net violations after 'PostConditioning Fixing DRVs':
[04/09 22:10:58    205s]         Capacitance : {count=3, worst=[2582.883fF, 2582.883fF, 2582.883fF]} avg=2582.883fF sd=0.000fF sum=7748.649fF
[04/09 22:10:58    205s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
[04/09 22:10:58    205s]         Trunk : target=0.250ns count=5 avg=0.081ns sd=0.111ns min=0.000ns max=0.202ns {3 <= 0.150ns, 0 <= 0.200ns, 2 <= 0.225ns, 0 <= 0.237ns, 0 <= 0.250ns}
[04/09 22:10:58    205s]         Leaf  : target=0.187ns count=2 avg=0.073ns sd=0.002ns min=0.072ns max=0.074ns {2 <= 0.112ns, 0 <= 0.149ns, 0 <= 0.168ns, 0 <= 0.177ns, 0 <= 0.187ns}
[04/09 22:10:58    205s]         Leaf  : target=0.250ns count=1 avg=0.207ns sd=0.000ns min=0.207ns max=0.207ns {0 <= 0.150ns, 0 <= 0.200ns, 1 <= 0.225ns, 0 <= 0.237ns, 0 <= 0.250ns}
[04/09 22:10:58    205s]       Clock DAG library cell distribution after 'PostConditioning Fixing DRVs' {count}:
[04/09 22:10:58    205s]          Bufs: NBUFFX32_RVT: 2 
[04/09 22:10:58    205s]        Logics: I1025_NS: 3 
[04/09 22:10:58    205s]       Clock DAG hash after 'PostConditioning Fixing DRVs': 13548666466993538273 13574053425395350675
[04/09 22:10:58    205s]       CTS services accumulated run-time stats after 'PostConditioning Fixing DRVs':
[04/09 22:10:58    205s]         delay calculator: calls=11711, total_wall_time=0.979s, mean_wall_time=0.084ms
[04/09 22:10:58    205s]         legalizer: calls=415, total_wall_time=0.064s, mean_wall_time=0.154ms
[04/09 22:10:58    205s]         steiner router: calls=11712, total_wall_time=0.935s, mean_wall_time=0.080ms
[04/09 22:10:58    205s]       Primary reporting skew groups after 'PostConditioning Fixing DRVs':
[04/09 22:10:58    205s]         skew_group rclk/func_max_sdc: insertion delay [min=0.545, max=0.568], skew [0.023 vs 0.085]
[04/09 22:10:58    205s]             min path sink: fifomem/genblk1_3__U/CE2
[04/09 22:10:58    205s]             max path sink: fifomem/genblk1_5__U/CE2
[04/09 22:10:58    205s]       Skew group summary after 'PostConditioning Fixing DRVs':
[04/09 22:10:58    205s]         skew_group rclk/func_max_sdc: insertion delay [min=0.545, max=0.568], skew [0.023 vs 0.085]
[04/09 22:10:58    205s]         skew_group rclk/func_min_sdc: insertion delay [min=0.545, max=0.568], skew [0.023 vs 0.085]
[04/09 22:10:58    205s]         skew_group wclk/func_max_sdc: insertion delay [min=0.539, max=0.562], skew [0.022 vs 0.085]
[04/09 22:10:58    205s]         skew_group wclk/func_min_sdc: insertion delay [min=0.539, max=0.562], skew [0.022 vs 0.085]
[04/09 22:10:58    205s]         skew_group wclk2x/func_max_sdc: insertion delay [min=0.440, max=0.447], skew [0.006 vs 0.085]
[04/09 22:10:58    205s]         skew_group wclk2x/func_min_sdc: insertion delay [min=0.440, max=0.447], skew [0.006 vs 0.085]
[04/09 22:10:58    205s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/09 22:10:58    205s]     PostConditioning Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/09 22:10:58    205s]     Buffering to fix DRVs...
[04/09 22:10:58    205s]     Fixing DRVs with route buffering pass 1. Quick buffering: enabled
[04/09 22:10:58    205s]     Rebuffering to fix clock tree DRVs: ..**WARN: (IMPCCOPT-2220):	CCOpt/PRO cannot construct a Route/RC graph for unrouted net 'wclk2x'.
[04/09 22:10:58    205s] **WARN: (IMPCCOPT-2245):	Cannot perform post-route optimization on net driven by term 'wclk2x'.
[04/09 22:10:58    205s] .20% **WARN: (IMPCCOPT-2220):	CCOpt/PRO cannot construct a Route/RC graph for unrouted net 'wclk'.
[04/09 22:10:58    205s] **WARN: (IMPCCOPT-2245):	Cannot perform post-route optimization on net driven by term 'wclk'.
[04/09 22:10:58    205s] ...**WARN: (IMPCCOPT-2220):	CCOpt/PRO cannot construct a Route/RC graph for unrouted net 'rclk'.
[04/09 22:10:58    205s] **WARN: (IMPCCOPT-2245):	Cannot perform post-route optimization on net driven by term 'rclk'.
[04/09 22:10:58    205s] 40% ...60% ...80% ...100% 
[04/09 22:10:58    205s]     Inserted 0 buffers and inverters.
[04/09 22:10:58    205s]     success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
[04/09 22:10:58    205s]     CCOpt-PostConditioning: nets considered: 8, nets tested: 8, nets violation detected: 3, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 3, nets unsuccessful: 3, buffered: 0
[04/09 22:10:58    205s]     Clock DAG stats PostConditioning after re-buffering DRV fixing:
[04/09 22:10:58    205s]       cell counts      : b=2, i=0, icg=0, dcg=0, l=3, total=5
[04/09 22:10:58    205s]       sink counts      : regular=112, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=112
[04/09 22:10:58    205s]       misc counts      : r=3, pp=0
[04/09 22:10:58    205s]       cell areas       : b=21.348um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=36000.000um^2, total=36021.348um^2
[04/09 22:10:58    205s]       cell capacitance : b=6.757fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=7722.259fF, total=7729.015fF
[04/09 22:10:58    205s]       sink capacitance : total=67.694fF, avg=0.604fF, sd=0.239fF, min=0.021fF, max=0.702fF
[04/09 22:10:58    205s]       wire capacitance : top=0.000fF, trunk=82.671fF, leaf=162.946fF, total=245.618fF
[04/09 22:10:58    205s]       wire lengths     : top=0.000um, trunk=594.029um, leaf=1841.370um, total=2435.399um
[04/09 22:10:58    205s]       hp wire lengths  : top=0.000um, trunk=1196.968um, leaf=1647.969um, total=2844.937um
[04/09 22:10:58    205s]     Clock DAG net violations PostConditioning after re-buffering DRV fixing:
[04/09 22:10:58    205s]       Capacitance : {count=3, worst=[2582.883fF, 2582.883fF, 2582.883fF]} avg=2582.883fF sd=0.000fF sum=7748.649fF
[04/09 22:10:58    205s]     Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
[04/09 22:10:58    205s]       Trunk : target=0.250ns count=5 avg=0.081ns sd=0.111ns min=0.000ns max=0.202ns {3 <= 0.150ns, 0 <= 0.200ns, 2 <= 0.225ns, 0 <= 0.237ns, 0 <= 0.250ns}
[04/09 22:10:58    205s]       Leaf  : target=0.187ns count=2 avg=0.073ns sd=0.002ns min=0.072ns max=0.074ns {2 <= 0.112ns, 0 <= 0.149ns, 0 <= 0.168ns, 0 <= 0.177ns, 0 <= 0.187ns}
[04/09 22:10:58    205s]       Leaf  : target=0.250ns count=1 avg=0.207ns sd=0.000ns min=0.207ns max=0.207ns {0 <= 0.150ns, 0 <= 0.200ns, 1 <= 0.225ns, 0 <= 0.237ns, 0 <= 0.250ns}
[04/09 22:10:58    205s]     Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
[04/09 22:10:58    205s]        Bufs: NBUFFX32_RVT: 2 
[04/09 22:10:58    205s]      Logics: I1025_NS: 3 
[04/09 22:10:58    205s]     Clock DAG hash PostConditioning after re-buffering DRV fixing: 13548666466993538273 13574053425395350675
[04/09 22:10:58    205s]     CTS services accumulated run-time stats PostConditioning after re-buffering DRV fixing:
[04/09 22:10:58    205s]       delay calculator: calls=11711, total_wall_time=0.979s, mean_wall_time=0.084ms
[04/09 22:10:58    205s]       legalizer: calls=415, total_wall_time=0.064s, mean_wall_time=0.154ms
[04/09 22:10:58    205s]       steiner router: calls=11712, total_wall_time=0.935s, mean_wall_time=0.080ms
[04/09 22:10:58    205s]     Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
[04/09 22:10:58    205s]       skew_group rclk/func_max_sdc: insertion delay [min=0.545, max=0.568, avg=0.560, sd=0.003], skew [0.023 vs 0.085], 100% {0.545, 0.568} (wid=0.031 ws=0.023) (gid=0.537 gs=0.000)
[04/09 22:10:58    205s]           min path sink: fifomem/genblk1_3__U/CE2
[04/09 22:10:58    205s]           max path sink: fifomem/genblk1_5__U/CE2
[04/09 22:10:58    205s]     Skew group summary PostConditioning after re-buffering DRV fixing:
[04/09 22:10:58    205s]       skew_group rclk/func_max_sdc: insertion delay [min=0.545, max=0.568, avg=0.560, sd=0.003], skew [0.023 vs 0.085], 100% {0.545, 0.568} (wid=0.031 ws=0.023) (gid=0.537 gs=0.000)
[04/09 22:10:58    205s]       skew_group rclk/func_min_sdc: insertion delay [min=0.545, max=0.568, avg=0.560, sd=0.003], skew [0.023 vs 0.085], 100% {0.545, 0.568} (wid=0.031 ws=0.023) (gid=0.537 gs=0.000)
[04/09 22:10:58    205s]       skew_group wclk/func_max_sdc: insertion delay [min=0.539, max=0.562, avg=0.558, sd=0.003], skew [0.022 vs 0.085], 100% {0.539, 0.562} (wid=0.028 ws=0.022) (gid=0.534 gs=0.000)
[04/09 22:10:58    205s]       skew_group wclk/func_min_sdc: insertion delay [min=0.539, max=0.562, avg=0.558, sd=0.003], skew [0.022 vs 0.085], 100% {0.539, 0.562} (wid=0.028 ws=0.022) (gid=0.534 gs=0.000)
[04/09 22:10:58    205s]       skew_group wclk2x/func_max_sdc: insertion delay [min=0.440, max=0.447, avg=0.444, sd=0.003], skew [0.006 vs 0.085], 100% {0.440, 0.447} (wid=0.013 ws=0.006) (gid=0.433 gs=0.000)
[04/09 22:10:58    205s]       skew_group wclk2x/func_min_sdc: insertion delay [min=0.440, max=0.447, avg=0.444, sd=0.003], skew [0.006 vs 0.085], 100% {0.440, 0.447} (wid=0.013 ws=0.006) (gid=0.433 gs=0.000)
[04/09 22:10:58    205s]     Buffering to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/09 22:10:58    205s]     
[04/09 22:10:58    205s]     Slew Diagnostics: After DRV fixing
[04/09 22:10:58    205s]     ==================================
[04/09 22:10:58    205s]     
[04/09 22:10:58    205s]     Global Causes:
[04/09 22:10:58    205s]     
[04/09 22:10:58    205s]     -----
[04/09 22:10:58    205s]     Cause
[04/09 22:10:58    205s]     -----
[04/09 22:10:58    205s]       (empty table)
[04/09 22:10:58    205s]     -----
[04/09 22:10:58    205s]     
[04/09 22:10:58    205s]     Top 5 overslews:
[04/09 22:10:58    205s]     
[04/09 22:10:58    205s]     ---------------------------------
[04/09 22:10:58    205s]     Overslew    Causes    Driving Pin
[04/09 22:10:58    205s]     ---------------------------------
[04/09 22:10:58    205s]       (empty table)
[04/09 22:10:58    205s]     ---------------------------------
[04/09 22:10:58    205s]     
[04/09 22:10:58    205s]     Slew diagnostics counts from the 0 nodes with slew violations (the 3 nodes with only other violation types are excluded):
[04/09 22:10:58    205s]     
[04/09 22:10:58    205s]     -------------------
[04/09 22:10:58    205s]     Cause    Occurences
[04/09 22:10:58    205s]     -------------------
[04/09 22:10:58    205s]       (empty table)
[04/09 22:10:58    205s]     -------------------
[04/09 22:10:58    205s]     
[04/09 22:10:58    205s]     Violation diagnostics counts from the 3 nodes that have violations:
[04/09 22:10:58    205s]     
[04/09 22:10:58    205s]     -------------------------------------------------------
[04/09 22:10:58    205s]     Cause                                        Occurences
[04/09 22:10:58    205s]     -------------------------------------------------------
[04/09 22:10:58    205s]     Sizing not permitted                             3
[04/09 22:10:58    205s]     Failed to initialize route and RC mapping        3
[04/09 22:10:58    205s]     -------------------------------------------------------
[04/09 22:10:58    205s]     
[04/09 22:10:58    205s]     PostConditioning Fixing Skew by cell sizing...
[04/09 22:10:58    205s]       Clock DAG hash before 'PostConditioning Fixing Skew by cell sizing': 13548666466993538273 13574053425395350675
[04/09 22:10:58    205s]       CTS services accumulated run-time stats before 'PostConditioning Fixing Skew by cell sizing':
[04/09 22:10:58    205s]         delay calculator: calls=11711, total_wall_time=0.979s, mean_wall_time=0.084ms
[04/09 22:10:58    205s]         legalizer: calls=415, total_wall_time=0.064s, mean_wall_time=0.154ms
[04/09 22:10:58    205s]         steiner router: calls=11712, total_wall_time=0.935s, mean_wall_time=0.080ms
[04/09 22:10:58    205s]       Path optimization required 0 stage delay updates 
[04/09 22:10:58    205s]       Resized 0 clock insts to decrease delay.
[04/09 22:10:58    205s]       Fixing short paths with downsize only
[04/09 22:10:58    205s]       Path optimization required 0 stage delay updates 
[04/09 22:10:58    205s]       Resized 0 clock insts to increase delay.
[04/09 22:10:58    205s]       
[04/09 22:10:58    205s]       PRO Statistics: Fix Skew (cell sizing):
[04/09 22:10:58    205s]       =======================================
[04/09 22:10:58    205s]       
[04/09 22:10:58    205s]       Cell changes by Net Type:
[04/09 22:10:58    205s]       
[04/09 22:10:58    205s]       -------------------------------------------------------------------------------------------------
[04/09 22:10:58    205s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[04/09 22:10:58    205s]       -------------------------------------------------------------------------------------------------
[04/09 22:10:58    205s]       top                0            0           0            0                    0                0
[04/09 22:10:58    205s]       trunk              0            0           0            0                    0                0
[04/09 22:10:58    205s]       leaf               0            0           0            0                    0                0
[04/09 22:10:58    205s]       -------------------------------------------------------------------------------------------------
[04/09 22:10:58    205s]       Total              0            0           0            0                    0                0
[04/09 22:10:58    205s]       -------------------------------------------------------------------------------------------------
[04/09 22:10:58    205s]       
[04/09 22:10:58    205s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[04/09 22:10:58    205s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[04/09 22:10:58    205s]       
[04/09 22:10:58    205s]       Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
[04/09 22:10:58    205s]         cell counts      : b=2, i=0, icg=0, dcg=0, l=3, total=5
[04/09 22:10:58    205s]         sink counts      : regular=112, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=112
[04/09 22:10:58    205s]         misc counts      : r=3, pp=0
[04/09 22:10:58    205s]         cell areas       : b=21.348um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=36000.000um^2, total=36021.348um^2
[04/09 22:10:58    205s]         cell capacitance : b=6.757fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=7722.259fF, total=7729.015fF
[04/09 22:10:58    205s]         sink capacitance : total=67.694fF, avg=0.604fF, sd=0.239fF, min=0.021fF, max=0.702fF
[04/09 22:10:58    205s]         wire capacitance : top=0.000fF, trunk=82.671fF, leaf=162.946fF, total=245.618fF
[04/09 22:10:58    205s]         wire lengths     : top=0.000um, trunk=594.029um, leaf=1841.370um, total=2435.399um
[04/09 22:10:58    205s]         hp wire lengths  : top=0.000um, trunk=1196.968um, leaf=1647.969um, total=2844.937um
[04/09 22:10:58    205s]       Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing':
[04/09 22:10:58    205s]         Capacitance : {count=3, worst=[2582.883fF, 2582.883fF, 2582.883fF]} avg=2582.883fF sd=0.000fF sum=7748.649fF
[04/09 22:10:58    205s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
[04/09 22:10:58    205s]         Trunk : target=0.250ns count=5 avg=0.081ns sd=0.111ns min=0.000ns max=0.202ns {3 <= 0.150ns, 0 <= 0.200ns, 2 <= 0.225ns, 0 <= 0.237ns, 0 <= 0.250ns}
[04/09 22:10:58    205s]         Leaf  : target=0.187ns count=2 avg=0.073ns sd=0.002ns min=0.072ns max=0.074ns {2 <= 0.112ns, 0 <= 0.149ns, 0 <= 0.168ns, 0 <= 0.177ns, 0 <= 0.187ns}
[04/09 22:10:58    205s]         Leaf  : target=0.250ns count=1 avg=0.207ns sd=0.000ns min=0.207ns max=0.207ns {0 <= 0.150ns, 0 <= 0.200ns, 1 <= 0.225ns, 0 <= 0.237ns, 0 <= 0.250ns}
[04/09 22:10:58    205s]       Clock DAG library cell distribution after 'PostConditioning Fixing Skew by cell sizing' {count}:
[04/09 22:10:58    205s]          Bufs: NBUFFX32_RVT: 2 
[04/09 22:10:58    205s]        Logics: I1025_NS: 3 
[04/09 22:10:58    205s]       Clock DAG hash after 'PostConditioning Fixing Skew by cell sizing': 13548666466993538273 13574053425395350675
[04/09 22:10:58    205s]       CTS services accumulated run-time stats after 'PostConditioning Fixing Skew by cell sizing':
[04/09 22:10:58    205s]         delay calculator: calls=11711, total_wall_time=0.979s, mean_wall_time=0.084ms
[04/09 22:10:58    205s]         legalizer: calls=415, total_wall_time=0.064s, mean_wall_time=0.154ms
[04/09 22:10:58    205s]         steiner router: calls=11712, total_wall_time=0.935s, mean_wall_time=0.080ms
[04/09 22:10:58    205s]       Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
[04/09 22:10:58    205s]         skew_group rclk/func_max_sdc: insertion delay [min=0.545, max=0.568, avg=0.560, sd=0.003], skew [0.023 vs 0.085], 100% {0.545, 0.568} (wid=0.031 ws=0.023) (gid=0.537 gs=0.000)
[04/09 22:10:58    205s]             min path sink: fifomem/genblk1_3__U/CE2
[04/09 22:10:58    205s]             max path sink: fifomem/genblk1_5__U/CE2
[04/09 22:10:58    205s]       Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
[04/09 22:10:58    205s]         skew_group rclk/func_max_sdc: insertion delay [min=0.545, max=0.568, avg=0.560, sd=0.003], skew [0.023 vs 0.085], 100% {0.545, 0.568} (wid=0.031 ws=0.023) (gid=0.537 gs=0.000)
[04/09 22:10:58    205s]         skew_group rclk/func_min_sdc: insertion delay [min=0.545, max=0.568, avg=0.560, sd=0.003], skew [0.023 vs 0.085], 100% {0.545, 0.568} (wid=0.031 ws=0.023) (gid=0.537 gs=0.000)
[04/09 22:10:58    205s]         skew_group wclk/func_max_sdc: insertion delay [min=0.539, max=0.562, avg=0.558, sd=0.003], skew [0.022 vs 0.085], 100% {0.539, 0.562} (wid=0.028 ws=0.022) (gid=0.534 gs=0.000)
[04/09 22:10:58    205s]         skew_group wclk/func_min_sdc: insertion delay [min=0.539, max=0.562, avg=0.558, sd=0.003], skew [0.022 vs 0.085], 100% {0.539, 0.562} (wid=0.028 ws=0.022) (gid=0.534 gs=0.000)
[04/09 22:10:58    205s]         skew_group wclk2x/func_max_sdc: insertion delay [min=0.440, max=0.447, avg=0.444, sd=0.003], skew [0.006 vs 0.085], 100% {0.440, 0.447} (wid=0.013 ws=0.006) (gid=0.433 gs=0.000)
[04/09 22:10:58    205s]         skew_group wclk2x/func_min_sdc: insertion delay [min=0.440, max=0.447, avg=0.444, sd=0.003], skew [0.006 vs 0.085], 100% {0.440, 0.447} (wid=0.013 ws=0.006) (gid=0.433 gs=0.000)
[04/09 22:10:58    205s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/09 22:10:58    205s]     PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/09 22:10:58    205s]     Reconnecting optimized routes...
[04/09 22:10:58    205s]     Reset timing graph...
[04/09 22:10:58    205s] Ignoring AAE DB Resetting ...
[04/09 22:10:58    205s]     Reset timing graph done.
[04/09 22:10:58    205s] **WARN: (IMPCCOPT-1304):	Net wclk2x unexpectedly has no routing present after clock post-route optimization. Net will be implemented by a later routing step.
[04/09 22:10:58    205s] **WARN: (IMPCCOPT-1304):	Net wclk unexpectedly has no routing present after clock post-route optimization. Net will be implemented by a later routing step.
[04/09 22:10:58    205s] **WARN: (IMPCCOPT-1304):	Net rclk unexpectedly has no routing present after clock post-route optimization. Net will be implemented by a later routing step.
[04/09 22:10:58    205s]     Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/09 22:10:58    205s] Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unnecessary.
[04/09 22:10:58    205s]     Set dirty flag on 0 instances, 0 nets
[04/09 22:10:58    205s]   PostConditioning done.
[04/09 22:10:58    205s] Net route status summary:
[04/09 22:10:58    205s]   Clock:         8 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=5, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[04/09 22:10:58    205s]   Non-clock:  1546 (unrouted=1224, trialRouted=322, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=1212, (crossesIlmBoundary AND tooFewTerms=0)])
[04/09 22:10:58    205s]   Update timing and DAG stats after post-conditioning...
[04/09 22:10:58    205s]   Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/09 22:10:58    205s]   Clock tree timing engine global stage delay update for max_corner:setup.late...
[04/09 22:10:58    205s] End AAE Lib Interpolated Model. (MEM=2191.89 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/09 22:10:58    205s]   Clock tree timing engine global stage delay update for max_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/09 22:10:58    205s]   Clock DAG stats after post-conditioning:
[04/09 22:10:58    205s]     cell counts      : b=2, i=0, icg=0, dcg=0, l=3, total=5
[04/09 22:10:58    205s]     sink counts      : regular=112, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=112
[04/09 22:10:58    205s]     misc counts      : r=3, pp=0
[04/09 22:10:58    205s]     cell areas       : b=21.348um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=36000.000um^2, total=36021.348um^2
[04/09 22:10:58    205s]     cell capacitance : b=6.757fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=7722.259fF, total=7729.015fF
[04/09 22:10:58    205s]     sink capacitance : total=67.694fF, avg=0.604fF, sd=0.239fF, min=0.021fF, max=0.702fF
[04/09 22:10:58    205s]     wire capacitance : top=0.000fF, trunk=56.282fF, leaf=162.946fF, total=219.228fF
[04/09 22:10:58    205s]     wire lengths     : top=0.000um, trunk=594.029um, leaf=1841.370um, total=2435.399um
[04/09 22:10:58    205s]     hp wire lengths  : top=0.000um, trunk=1196.968um, leaf=1647.969um, total=2844.937um
[04/09 22:10:58    205s]   Clock DAG net violations after post-conditioning:
[04/09 22:10:58    205s]     Capacitance : {count=3, worst=[2574.086fF, 2574.086fF, 2574.086fF]} avg=2574.086fF sd=0.000fF sum=7722.259fF
[04/09 22:10:58    205s]   Clock DAG primary half-corner transition distribution after post-conditioning:
[04/09 22:10:58    205s]     Trunk : target=0.250ns count=5 avg=0.081ns sd=0.111ns min=0.000ns max=0.202ns {3 <= 0.150ns, 0 <= 0.200ns, 2 <= 0.225ns, 0 <= 0.237ns, 0 <= 0.250ns}
[04/09 22:10:58    205s]     Leaf  : target=0.187ns count=2 avg=0.073ns sd=0.002ns min=0.072ns max=0.074ns {2 <= 0.112ns, 0 <= 0.149ns, 0 <= 0.168ns, 0 <= 0.177ns, 0 <= 0.187ns}
[04/09 22:10:58    205s]     Leaf  : target=0.250ns count=1 avg=0.207ns sd=0.000ns min=0.207ns max=0.207ns {0 <= 0.150ns, 0 <= 0.200ns, 1 <= 0.225ns, 0 <= 0.237ns, 0 <= 0.250ns}
[04/09 22:10:58    205s]   Clock DAG library cell distribution after post-conditioning {count}:
[04/09 22:10:58    205s]      Bufs: NBUFFX32_RVT: 2 
[04/09 22:10:58    205s]    Logics: I1025_NS: 3 
[04/09 22:10:58    205s]   Clock DAG hash after post-conditioning: 13548666466993538273 13574053425395350675
[04/09 22:10:58    205s]   CTS services accumulated run-time stats after post-conditioning:
[04/09 22:10:58    205s]     delay calculator: calls=11719, total_wall_time=0.980s, mean_wall_time=0.084ms
[04/09 22:10:58    205s]     legalizer: calls=415, total_wall_time=0.064s, mean_wall_time=0.154ms
[04/09 22:10:58    205s]     steiner router: calls=11718, total_wall_time=0.935s, mean_wall_time=0.080ms
[04/09 22:10:58    205s]   Primary reporting skew groups after post-conditioning:
[04/09 22:10:58    205s]     skew_group rclk/func_max_sdc: insertion delay [min=0.545, max=0.568, avg=0.560, sd=0.003], skew [0.023 vs 0.085], 100% {0.545, 0.568} (wid=0.031 ws=0.023) (gid=0.537 gs=0.000)
[04/09 22:10:58    205s]         min path sink: fifomem/genblk1_3__U/CE2
[04/09 22:10:58    205s]         max path sink: fifomem/genblk1_5__U/CE2
[04/09 22:10:58    205s]   Skew group summary after post-conditioning:
[04/09 22:10:58    205s]     skew_group rclk/func_max_sdc: insertion delay [min=0.545, max=0.568, avg=0.560, sd=0.003], skew [0.023 vs 0.085], 100% {0.545, 0.568} (wid=0.031 ws=0.023) (gid=0.537 gs=0.000)
[04/09 22:10:58    205s]     skew_group rclk/func_min_sdc: insertion delay [min=0.545, max=0.568, avg=0.560, sd=0.003], skew [0.023 vs 0.085], 100% {0.545, 0.568} (wid=0.031 ws=0.023) (gid=0.537 gs=0.000)
[04/09 22:10:58    205s]     skew_group wclk/func_max_sdc: insertion delay [min=0.539, max=0.562, avg=0.558, sd=0.003], skew [0.022 vs 0.085], 100% {0.539, 0.562} (wid=0.028 ws=0.022) (gid=0.534 gs=0.000)
[04/09 22:10:58    205s]     skew_group wclk/func_min_sdc: insertion delay [min=0.539, max=0.562, avg=0.558, sd=0.003], skew [0.022 vs 0.085], 100% {0.539, 0.562} (wid=0.028 ws=0.022) (gid=0.534 gs=0.000)
[04/09 22:10:58    205s]     skew_group wclk2x/func_max_sdc: insertion delay [min=0.440, max=0.447, avg=0.444, sd=0.003], skew [0.006 vs 0.085], 100% {0.440, 0.447} (wid=0.013 ws=0.006) (gid=0.433 gs=0.000)
[04/09 22:10:58    205s]     skew_group wclk2x/func_min_sdc: insertion delay [min=0.440, max=0.447, avg=0.444, sd=0.003], skew [0.006 vs 0.085], 100% {0.440, 0.447} (wid=0.013 ws=0.006) (gid=0.433 gs=0.000)
[04/09 22:10:58    205s]   CCOpt::Phase::PostConditioning done. (took cpu=0:00:00.3 real=0:00:00.3)
[04/09 22:10:58    205s]   Setting CTS place status to fixed for clock tree and sinks.
[04/09 22:10:58    205s]   numClockCells = 9, numClockCellsFixed = 9, numClockCellsRestored = 0, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[04/09 22:10:58    205s]   Post-balance tidy up or trial balance steps...
[04/09 22:10:58    205s]   
[04/09 22:10:58    205s]   Clock DAG stats at end of CTS:
[04/09 22:10:58    205s]   ==============================
[04/09 22:10:58    205s]   
[04/09 22:10:58    205s]   -----------------------------------------------------------
[04/09 22:10:58    205s]   Cell type                 Count    Area         Capacitance
[04/09 22:10:58    205s]   -----------------------------------------------------------
[04/09 22:10:58    205s]   Buffers                     2         21.348        6.757
[04/09 22:10:58    205s]   Inverters                   0          0.000        0.000
[04/09 22:10:58    205s]   Integrated Clock Gates      0          0.000        0.000
[04/09 22:10:58    205s]   Discrete Clock Gates        0          0.000        0.000
[04/09 22:10:58    205s]   Clock Logic                 3      36000.000     7722.259
[04/09 22:10:58    205s]   All                         5      36021.348     7729.015
[04/09 22:10:58    205s]   -----------------------------------------------------------
[04/09 22:10:58    205s]   
[04/09 22:10:58    205s]   
[04/09 22:10:58    205s]   Clock DAG sink counts at end of CTS:
[04/09 22:10:58    205s]   ====================================
[04/09 22:10:58    205s]   
[04/09 22:10:58    205s]   -------------------------
[04/09 22:10:58    205s]   Sink type           Count
[04/09 22:10:58    205s]   -------------------------
[04/09 22:10:58    205s]   Regular              112
[04/09 22:10:58    205s]   Enable Latch           0
[04/09 22:10:58    205s]   Load Capacitance       0
[04/09 22:10:58    205s]   Antenna Diode          0
[04/09 22:10:58    205s]   Node Sink              0
[04/09 22:10:58    205s]   Total                112
[04/09 22:10:58    205s]   -------------------------
[04/09 22:10:58    205s]   
[04/09 22:10:58    205s]   
[04/09 22:10:58    205s]   Clock DAG wire lengths at end of CTS:
[04/09 22:10:58    205s]   =====================================
[04/09 22:10:58    205s]   
[04/09 22:10:58    205s]   --------------------
[04/09 22:10:58    205s]   Type     Wire Length
[04/09 22:10:58    205s]   --------------------
[04/09 22:10:58    205s]   Top          0.000
[04/09 22:10:58    205s]   Trunk      594.029
[04/09 22:10:58    205s]   Leaf      1841.370
[04/09 22:10:58    205s]   Total     2435.399
[04/09 22:10:58    205s]   --------------------
[04/09 22:10:58    205s]   
[04/09 22:10:58    205s]   
[04/09 22:10:58    205s]   Clock DAG hp wire lengths at end of CTS:
[04/09 22:10:58    205s]   ========================================
[04/09 22:10:58    205s]   
[04/09 22:10:58    205s]   -----------------------
[04/09 22:10:58    205s]   Type     hp Wire Length
[04/09 22:10:58    205s]   -----------------------
[04/09 22:10:58    205s]   Top            0.000
[04/09 22:10:58    205s]   Trunk       1196.968
[04/09 22:10:58    205s]   Leaf        1647.969
[04/09 22:10:58    205s]   Total       2844.937
[04/09 22:10:58    205s]   -----------------------
[04/09 22:10:58    205s]   
[04/09 22:10:58    205s]   
[04/09 22:10:58    205s]   Clock DAG capacitances at end of CTS:
[04/09 22:10:58    205s]   =====================================
[04/09 22:10:58    205s]   
[04/09 22:10:58    205s]   ----------------------------------------
[04/09 22:10:58    205s]   Type     Gate        Wire       Total
[04/09 22:10:58    205s]   ----------------------------------------
[04/09 22:10:58    205s]   Top         0.000      0.000       0.000
[04/09 22:10:58    205s]   Trunk    7729.015     56.282    7785.297
[04/09 22:10:58    205s]   Leaf       67.694    162.946     230.640
[04/09 22:10:58    205s]   Total    7796.709    219.228    8015.937
[04/09 22:10:58    205s]   ----------------------------------------
[04/09 22:10:58    205s]   
[04/09 22:10:58    205s]   
[04/09 22:10:58    205s]   Clock DAG sink capacitances at end of CTS:
[04/09 22:10:58    205s]   ==========================================
[04/09 22:10:58    205s]   
[04/09 22:10:58    205s]   ------------------------------------------------
[04/09 22:10:58    205s]   Total     Average    Std. Dev.    Min      Max
[04/09 22:10:58    205s]   ------------------------------------------------
[04/09 22:10:58    205s]   67.694     0.604       0.239      0.021    0.702
[04/09 22:10:58    205s]   ------------------------------------------------
[04/09 22:10:58    205s]   
[04/09 22:10:58    205s]   
[04/09 22:10:58    205s]   Clock DAG net violations at end of CTS:
[04/09 22:10:58    205s]   =======================================
[04/09 22:10:58    205s]   
[04/09 22:10:58    205s]   ----------------------------------------------------------------------------------------------------
[04/09 22:10:58    205s]   Type           Units    Count    Average     Std. Dev.    Sum         Top 10 violations
[04/09 22:10:58    205s]   ----------------------------------------------------------------------------------------------------
[04/09 22:10:58    205s]   Capacitance    fF         3      2574.086      0.000      7722.259    [2574.086, 2574.086, 2574.086]
[04/09 22:10:58    205s]   ----------------------------------------------------------------------------------------------------
[04/09 22:10:58    205s]   
[04/09 22:10:58    205s]   
[04/09 22:10:58    205s]   Clock DAG primary half-corner transition distribution at end of CTS:
[04/09 22:10:58    205s]   ====================================================================
[04/09 22:10:58    205s]   
[04/09 22:10:58    205s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[04/09 22:10:58    205s]   Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
[04/09 22:10:58    205s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[04/09 22:10:58    205s]   Trunk       0.250       5       0.081       0.111      0.000    0.202    {3 <= 0.150ns, 0 <= 0.200ns, 2 <= 0.225ns, 0 <= 0.237ns, 0 <= 0.250ns}         -
[04/09 22:10:58    205s]   Leaf        0.187       2       0.073       0.002      0.072    0.074    {2 <= 0.112ns, 0 <= 0.149ns, 0 <= 0.168ns, 0 <= 0.177ns, 0 <= 0.187ns}         -
[04/09 22:10:58    205s]   Leaf        0.250       1       0.207       0.000      0.207    0.207    {0 <= 0.150ns, 0 <= 0.200ns, 1 <= 0.225ns, 0 <= 0.237ns, 0 <= 0.250ns}         -
[04/09 22:10:58    205s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[04/09 22:10:58    205s]   
[04/09 22:10:58    205s]   
[04/09 22:10:58    205s]   Clock DAG library cell distribution at end of CTS:
[04/09 22:10:58    205s]   ==================================================
[04/09 22:10:58    205s]   
[04/09 22:10:58    205s]   ---------------------------------------------
[04/09 22:10:58    205s]   Name            Type      Inst     Inst Area 
[04/09 22:10:58    205s]                             Count    (um^2)
[04/09 22:10:58    205s]   ---------------------------------------------
[04/09 22:10:58    205s]   NBUFFX32_RVT    buffer      2         21.348
[04/09 22:10:58    205s]   I1025_NS        logic       3      36000.000
[04/09 22:10:58    205s]   ---------------------------------------------
[04/09 22:10:58    205s]   
[04/09 22:10:58    205s]   Clock DAG hash at end of CTS: 13548666466993538273 13574053425395350675
[04/09 22:10:58    205s]   CTS services accumulated run-time stats at end of CTS:
[04/09 22:10:58    205s]     delay calculator: calls=11719, total_wall_time=0.980s, mean_wall_time=0.084ms
[04/09 22:10:58    205s]     legalizer: calls=415, total_wall_time=0.064s, mean_wall_time=0.154ms
[04/09 22:10:58    205s]     steiner router: calls=11718, total_wall_time=0.935s, mean_wall_time=0.080ms
[04/09 22:10:58    205s]   
[04/09 22:10:58    205s]   Primary reporting skew groups summary at end of CTS:
[04/09 22:10:58    205s]   ====================================================
[04/09 22:10:58    205s]   
[04/09 22:10:58    205s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[04/09 22:10:58    205s]   Half-corner              Skew Group           Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[04/09 22:10:58    205s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[04/09 22:10:58    205s]   max_corner:setup.late    rclk/func_max_sdc    0.545     0.568     0.023       0.085         0.023           0.023           0.560        0.003     100% {0.545, 0.568}
[04/09 22:10:58    205s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[04/09 22:10:58    205s]   
[04/09 22:10:58    205s]   
[04/09 22:10:58    205s]   Skew group summary at end of CTS:
[04/09 22:10:58    205s]   =================================
[04/09 22:10:58    205s]   
[04/09 22:10:58    205s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[04/09 22:10:58    205s]   Half-corner              Skew Group             Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[04/09 22:10:58    205s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[04/09 22:10:58    205s]   max_corner:setup.late    rclk/func_max_sdc      0.545     0.568     0.023       0.085         0.023           0.023           0.560        0.003     100% {0.545, 0.568}
[04/09 22:10:58    205s]   max_corner:setup.late    rclk/func_min_sdc      0.545     0.568     0.023       0.085         0.023           0.023           0.560        0.003     100% {0.545, 0.568}
[04/09 22:10:58    205s]   max_corner:setup.late    wclk/func_max_sdc      0.539     0.562     0.022       0.085         0.022           0.022           0.558        0.003     100% {0.539, 0.562}
[04/09 22:10:58    205s]   max_corner:setup.late    wclk/func_min_sdc      0.539     0.562     0.022       0.085         0.022           0.022           0.558        0.003     100% {0.539, 0.562}
[04/09 22:10:58    205s]   max_corner:setup.late    wclk2x/func_max_sdc    0.440     0.447     0.006       0.085         0.006           0.006           0.444        0.003     100% {0.440, 0.447}
[04/09 22:10:58    205s]   max_corner:setup.late    wclk2x/func_min_sdc    0.440     0.447     0.006       0.085         0.006           0.006           0.444        0.003     100% {0.440, 0.447}
[04/09 22:10:58    205s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[04/09 22:10:58    205s]   
[04/09 22:10:58    205s]   
[04/09 22:10:58    205s]   Found a total of 0 clock tree pins with a slew violation.
[04/09 22:10:58    205s]   
[04/09 22:10:58    205s]   Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/09 22:10:58    205s] Synthesizing clock trees done.
[04/09 22:10:58    205s] Tidy Up And Update Timing...
[04/09 22:10:58    205s] External - Set all clocks to propagated mode...
[04/09 22:10:58    205s] **WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
[04/09 22:10:58    205s]  * CCOpt property update_io_latency is false
[04/09 22:10:58    205s] 
[04/09 22:10:58    205s] Setting all clocks to propagated mode.
[04/09 22:10:58    205s] External - Set all clocks to propagated mode done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/09 22:10:58    205s] Clock DAG stats after update timingGraph:
[04/09 22:10:58    205s]   cell counts      : b=2, i=0, icg=0, dcg=0, l=3, total=5
[04/09 22:10:58    205s]   sink counts      : regular=112, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=112
[04/09 22:10:58    205s]   misc counts      : r=3, pp=0
[04/09 22:10:58    205s]   cell areas       : b=21.348um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=36000.000um^2, total=36021.348um^2
[04/09 22:10:58    205s]   cell capacitance : b=6.757fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=7722.259fF, total=7729.015fF
[04/09 22:10:58    205s]   sink capacitance : total=67.694fF, avg=0.604fF, sd=0.239fF, min=0.021fF, max=0.702fF
[04/09 22:10:58    205s]   wire capacitance : top=0.000fF, trunk=56.282fF, leaf=162.946fF, total=219.228fF
[04/09 22:10:58    205s]   wire lengths     : top=0.000um, trunk=594.029um, leaf=1841.370um, total=2435.399um
[04/09 22:10:58    205s]   hp wire lengths  : top=0.000um, trunk=1196.968um, leaf=1647.969um, total=2844.937um
[04/09 22:10:58    205s] Clock DAG net violations after update timingGraph:
[04/09 22:10:58    205s]   Capacitance : {count=3, worst=[2574.086fF, 2574.086fF, 2574.086fF]} avg=2574.086fF sd=0.000fF sum=7722.259fF
[04/09 22:10:58    205s] Clock DAG primary half-corner transition distribution after update timingGraph:
[04/09 22:10:58    205s]   Trunk : target=0.250ns count=5 avg=0.081ns sd=0.111ns min=0.000ns max=0.202ns {3 <= 0.150ns, 0 <= 0.200ns, 2 <= 0.225ns, 0 <= 0.237ns, 0 <= 0.250ns}
[04/09 22:10:58    205s]   Leaf  : target=0.187ns count=2 avg=0.073ns sd=0.002ns min=0.072ns max=0.074ns {2 <= 0.112ns, 0 <= 0.149ns, 0 <= 0.168ns, 0 <= 0.177ns, 0 <= 0.187ns}
[04/09 22:10:58    205s]   Leaf  : target=0.250ns count=1 avg=0.207ns sd=0.000ns min=0.207ns max=0.207ns {0 <= 0.150ns, 0 <= 0.200ns, 1 <= 0.225ns, 0 <= 0.237ns, 0 <= 0.250ns}
[04/09 22:10:58    205s] Clock DAG library cell distribution after update timingGraph {count}:
[04/09 22:10:58    205s]    Bufs: NBUFFX32_RVT: 2 
[04/09 22:10:58    205s]  Logics: I1025_NS: 3 
[04/09 22:10:58    205s] Clock DAG hash after update timingGraph: 13548666466993538273 13574053425395350675
[04/09 22:10:58    205s] CTS services accumulated run-time stats after update timingGraph:
[04/09 22:10:58    205s]   delay calculator: calls=11719, total_wall_time=0.980s, mean_wall_time=0.084ms
[04/09 22:10:58    205s]   legalizer: calls=415, total_wall_time=0.064s, mean_wall_time=0.154ms
[04/09 22:10:58    205s]   steiner router: calls=11718, total_wall_time=0.935s, mean_wall_time=0.080ms
[04/09 22:10:58    205s] Primary reporting skew groups after update timingGraph:
[04/09 22:10:58    205s]   skew_group rclk/func_max_sdc: insertion delay [min=0.545, max=0.568, avg=0.560, sd=0.003], skew [0.023 vs 0.085], 100% {0.545, 0.568} (wid=0.031 ws=0.023) (gid=0.537 gs=0.000)
[04/09 22:10:58    205s]       min path sink: fifomem/genblk1_3__U/CE2
[04/09 22:10:58    205s]       max path sink: fifomem/genblk1_5__U/CE2
[04/09 22:10:58    205s] Skew group summary after update timingGraph:
[04/09 22:10:58    205s]   skew_group rclk/func_max_sdc: insertion delay [min=0.545, max=0.568, avg=0.560, sd=0.003], skew [0.023 vs 0.085], 100% {0.545, 0.568} (wid=0.031 ws=0.023) (gid=0.537 gs=0.000)
[04/09 22:10:58    205s]   skew_group rclk/func_min_sdc: insertion delay [min=0.545, max=0.568, avg=0.560, sd=0.003], skew [0.023 vs 0.085], 100% {0.545, 0.568} (wid=0.031 ws=0.023) (gid=0.537 gs=0.000)
[04/09 22:10:58    205s]   skew_group wclk/func_max_sdc: insertion delay [min=0.539, max=0.562, avg=0.558, sd=0.003], skew [0.022 vs 0.085], 100% {0.539, 0.562} (wid=0.028 ws=0.022) (gid=0.534 gs=0.000)
[04/09 22:10:58    205s]   skew_group wclk/func_min_sdc: insertion delay [min=0.539, max=0.562, avg=0.558, sd=0.003], skew [0.022 vs 0.085], 100% {0.539, 0.562} (wid=0.028 ws=0.022) (gid=0.534 gs=0.000)
[04/09 22:10:58    205s]   skew_group wclk2x/func_max_sdc: insertion delay [min=0.440, max=0.447, avg=0.444, sd=0.003], skew [0.006 vs 0.085], 100% {0.440, 0.447} (wid=0.013 ws=0.006) (gid=0.433 gs=0.000)
[04/09 22:10:58    205s]   skew_group wclk2x/func_min_sdc: insertion delay [min=0.440, max=0.447, avg=0.444, sd=0.003], skew [0.006 vs 0.085], 100% {0.440, 0.447} (wid=0.013 ws=0.006) (gid=0.433 gs=0.000)
[04/09 22:10:58    205s] Logging CTS constraint violations...
[04/09 22:10:58    205s]   Clock tree rclk has 1 max_capacitance violation.
[04/09 22:10:58    205s]   Clock tree wclk has 1 max_capacitance violation.
[04/09 22:10:58    205s]   Clock tree wclk2x has 1 max_capacitance violation.
[04/09 22:10:58    205s] **WARN: (IMPCCOPT-1033):	Did not meet the max_capacitance constraint of 0.000fF below the root driver for clock_tree wclk2x at (693.397,36.000), in power domain auto-default. Achieved capacitance of 2574.086fF.
[04/09 22:10:58    205s] Type 'man IMPCCOPT-1033' for more detail.
[04/09 22:10:58    205s] **WARN: (IMPCCOPT-1033):	Did not meet the max_capacitance constraint of 0.000fF below the root driver for clock_tree wclk at (600.048,36.000), in power domain auto-default. Achieved capacitance of 2574.086fF.
[04/09 22:10:58    205s] Type 'man IMPCCOPT-1033' for more detail.
[04/09 22:10:58    205s] **WARN: (IMPCCOPT-1033):	Did not meet the max_capacitance constraint of 0.000fF below the root driver for clock_tree rclk at (320.000,36.000), in power domain auto-default. Achieved capacitance of 2574.086fF.
[04/09 22:10:58    205s] Type 'man IMPCCOPT-1033' for more detail.
[04/09 22:10:58    205s] **WARN: (IMPCCOPT-1026):	Did not meet the insertion delay target of 0.230ns (+/- 0.042ns) for skew group rclk/func_max_sdc. Achieved longest insertion delay of 0.568ns.
[04/09 22:10:58    205s] Type 'man IMPCCOPT-1026' for more detail.
[04/09 22:10:58    205s] **WARN: (IMPCCOPT-1026):	Did not meet the insertion delay target of 0.230ns (+/- 0.042ns) for skew group wclk/func_max_sdc. Achieved longest insertion delay of 0.562ns.
[04/09 22:10:58    205s] Type 'man IMPCCOPT-1026' for more detail.
[04/09 22:10:58    205s] **WARN: (IMPCCOPT-1026):	Did not meet the insertion delay target of 0.230ns (+/- 0.042ns) for skew group wclk2x/func_max_sdc. Achieved longest insertion delay of 0.447ns.
[04/09 22:10:58    205s] Type 'man IMPCCOPT-1026' for more detail.
[04/09 22:10:58    205s] Logging CTS constraint violations done.
[04/09 22:10:58    205s] Tidy Up And Update Timing done. (took cpu=0:00:00.2 real=0:00:00.2)
[04/09 22:10:58    205s] Runtime done. (took cpu=0:00:42.6 real=0:00:42.5)
[04/09 22:10:58    205s] Runtime Report Coverage % = 98.8
[04/09 22:10:58    205s] Runtime Summary
[04/09 22:10:58    205s] ===============
[04/09 22:10:58    205s] Clock Runtime:  (35%) Core CTS          15.05 (Init 7.28, Construction 1.87, Implementation 1.57, eGRPC 0.35, PostConditioning 0.31, Other 3.66)
[04/09 22:10:58    205s] Clock Runtime:  (50%) CTS services      21.19 (RefinePlace 1.05, EarlyGlobalClock 6.29, NanoRoute 11.41, ExtractRC 2.45, TimingAnalysis 0.00)
[04/09 22:10:58    205s] Clock Runtime:  (13%) Other CTS          5.72 (Init 2.10, CongRepair/EGR-DP 3.49, TimingUpdate 0.13, Other 0.00)
[04/09 22:10:58    205s] Clock Runtime: (100%) Total             41.95
[04/09 22:10:58    205s] 
[04/09 22:10:58    205s] 
[04/09 22:10:58    205s] Runtime Summary:
[04/09 22:10:58    205s] ================
[04/09 22:10:58    205s] 
[04/09 22:10:58    205s] ---------------------------------------------------------------------------------------------------------------------
[04/09 22:10:58    205s] wall   % time  children  called  name
[04/09 22:10:58    205s] ---------------------------------------------------------------------------------------------------------------------
[04/09 22:10:58    205s] 42.44  100.00   42.44      0       
[04/09 22:10:58    205s] 42.44  100.00   41.95      1     Runtime
[04/09 22:10:58    205s]  0.22    0.51    0.22      1     CCOpt::Phase::Initialization
[04/09 22:10:58    205s]  0.22    0.51    0.22      1       Check Prerequisites
[04/09 22:10:58    205s]  0.22    0.51    0.00      1         Leaving CCOpt scope - CheckPlace
[04/09 22:10:58    205s]  8.98   21.15    8.97      1     CCOpt::Phase::PreparingToBalance
[04/09 22:10:58    205s]  0.00    0.00    0.00      1       Leaving CCOpt scope - Initializing power interface
[04/09 22:10:58    205s]  1.88    4.43    0.00      1       Leaving CCOpt scope - optDesignGlobalRouteStep
[04/09 22:10:58    205s]  0.59    1.40    0.57      1       Legalization setup
[04/09 22:10:58    205s]  0.53    1.24    0.00      2         Leaving CCOpt scope - Initializing placement interface
[04/09 22:10:58    205s]  0.04    0.10    0.00      1         Leaving CCOpt scope - Cleaning up placement interface
[04/09 22:10:58    205s]  6.49   15.30    0.01      1       Validating CTS configuration
[04/09 22:10:58    205s]  0.00    0.00    0.00      1         Checking module port directions
[04/09 22:10:58    205s]  0.01    0.03    0.00      1         Clock tree timing engine global stage delay update for max_corner:setup.late
[04/09 22:10:58    205s]  0.00    0.00    0.00      1         Checking for illegal sizes of clock logic instances
[04/09 22:10:58    205s]  0.18    0.43    0.17      1     Preparing To Balance
[04/09 22:10:58    205s]  0.03    0.08    0.00      1       Leaving CCOpt scope - Cleaning up placement interface
[04/09 22:10:58    205s]  0.14    0.33    0.00      1       Leaving CCOpt scope - Initializing placement interface
[04/09 22:10:58    205s]  8.14   19.17    8.14      1     CCOpt::Phase::Construction
[04/09 22:10:58    205s]  6.75   15.91    6.75      1       Stage::Clustering
[04/09 22:10:58    205s]  0.95    2.25    0.93      1         Clustering
[04/09 22:10:58    205s]  0.01    0.02    0.00      1           Initialize for clustering
[04/09 22:10:58    205s]  0.17    0.40    0.00      1           Bottom-up phase
[04/09 22:10:58    205s]  0.75    1.77    0.71      1           Legalizing clock trees
[04/09 22:10:58    205s]  0.51    1.21    0.00      1             Leaving CCOpt scope - ClockRefiner
[04/09 22:10:58    205s]  0.03    0.08    0.00      1             Leaving CCOpt scope - Cleaning up placement interface
[04/09 22:10:58    205s]  0.15    0.35    0.00      1             Leaving CCOpt scope - Initializing placement interface
[04/09 22:10:58    205s]  0.01    0.04    0.00      1             Clock tree timing engine global stage delay update for max_corner:setup.late
[04/09 22:10:58    205s]  5.80   13.65    5.77      1         CongRepair After Initial Clustering
[04/09 22:10:58    205s]  4.94   11.65    4.69      1           Leaving CCOpt scope - Early Global Route
[04/09 22:10:58    205s]  2.85    6.70    0.00      1             Early Global Route - eGR only step
[04/09 22:10:58    205s]  1.84    4.34    0.00      1             Congestion Repair
[04/09 22:10:58    205s]  0.81    1.91    0.00      1           Leaving CCOpt scope - extractRC
[04/09 22:10:58    205s]  0.02    0.05    0.00      1           Clock tree timing engine global stage delay update for max_corner:setup.late
[04/09 22:10:58    205s]  0.60    1.41    0.60      1       Stage::DRV Fixing
[04/09 22:10:58    205s]  0.34    0.80    0.00      1         Fixing clock tree slew time and max cap violations
[04/09 22:10:58    205s]  0.26    0.62    0.00      1         Fixing clock tree slew time and max cap violations - detailed pass
[04/09 22:10:58    205s]  0.78    1.85    0.78      1       Stage::Insertion Delay Reduction
[04/09 22:10:58    205s]  0.01    0.02    0.00      1         Removing unnecessary root buffering
[04/09 22:10:58    205s]  0.01    0.02    0.00      1         Removing unconstrained drivers
[04/09 22:10:58    205s]  0.07    0.17    0.00      1         Reducing insertion delay 1
[04/09 22:10:58    205s]  0.04    0.10    0.00      1         Removing longest path buffering
[04/09 22:10:58    205s]  0.65    1.52    0.00      1         Reducing insertion delay 2
[04/09 22:10:58    205s]  1.82    4.29    1.82      1     CCOpt::Phase::Implementation
[04/09 22:10:58    205s]  0.05    0.12    0.05      1       Stage::Reducing Power
[04/09 22:10:58    205s]  0.01    0.03    0.00      1         Improving clock tree routing
[04/09 22:10:58    205s]  0.02    0.05    0.00      1         Reducing clock tree power 1
[04/09 22:10:58    205s]  0.00    0.00    0.00      1           Legalizing clock trees
[04/09 22:10:58    205s]  0.01    0.03    0.00      1         Reducing clock tree power 2
[04/09 22:10:58    205s]  0.29    0.69    0.27      1       Stage::Balancing
[04/09 22:10:58    205s]  0.14    0.34    0.13      1         Approximately balancing fragments step
[04/09 22:10:58    205s]  0.08    0.18    0.00      1           Resolve constraints - Approximately balancing fragments
[04/09 22:10:58    205s]  0.02    0.05    0.00      1           Estimate delay to be added in balancing - Approximately balancing fragments
[04/09 22:10:58    205s]  0.01    0.02    0.00      1           Moving gates to improve sub-tree skew
[04/09 22:10:58    205s]  0.02    0.04    0.00      1           Approximately balancing fragments bottom up
[04/09 22:10:58    205s]  0.01    0.03    0.00      1           Approximately balancing fragments, wire and cell delays
[04/09 22:10:58    205s]  0.02    0.05    0.00      1         Improving fragments clock skew
[04/09 22:10:58    205s]  0.09    0.21    0.08      1         Approximately balancing step
[04/09 22:10:58    205s]  0.06    0.14    0.00      1           Resolve constraints - Approximately balancing
[04/09 22:10:58    205s]  0.02    0.04    0.00      1           Approximately balancing, wire and cell delays
[04/09 22:10:58    205s]  0.01    0.02    0.00      1         Fixing clock tree overload
[04/09 22:10:58    205s]  0.01    0.03    0.00      1         Approximately balancing paths
[04/09 22:10:58    205s]  1.18    2.77    1.16      1       Stage::Polishing
[04/09 22:10:58    205s]  0.01    0.03    0.00      1         Clock tree timing engine global stage delay update for max_corner:setup.late
[04/09 22:10:58    205s]  0.01    0.02    0.00      1         Merging balancing drivers for power
[04/09 22:10:58    205s]  0.01    0.03    0.00      1         Improving clock skew
[04/09 22:10:58    205s]  0.46    1.09    0.45      1         Moving gates to reduce wire capacitance
[04/09 22:10:58    205s]  0.01    0.02    0.00      2           Artificially removing short and long paths
[04/09 22:10:58    205s]  0.05    0.11    0.01      1           Moving gates to reduce wire capacitance - iteration 1: WireCapReduction
[04/09 22:10:58    205s]  0.01    0.02    0.00      1             Legalizing clock trees
[04/09 22:10:58    205s]  0.18    0.43    0.00      1           Moving gates to reduce wire capacitance - iteration 1: MoveGates
[04/09 22:10:58    205s]  0.00    0.01    0.00      1             Legalizing clock trees
[04/09 22:10:58    205s]  0.04    0.11    0.01      1           Moving gates to reduce wire capacitance - iteration 2: WireCapReduction
[04/09 22:10:58    205s]  0.01    0.03    0.00      1             Legalizing clock trees
[04/09 22:10:58    205s]  0.16    0.38    0.00      1           Moving gates to reduce wire capacitance - iteration 2: MoveGates
[04/09 22:10:58    205s]  0.00    0.00    0.00      1             Legalizing clock trees
[04/09 22:10:58    205s]  0.03    0.06    0.00      1         Reducing clock tree power 3
[04/09 22:10:58    205s]  0.00    0.01    0.00      1           Artificially removing short and long paths
[04/09 22:10:58    205s]  0.00    0.00    0.00      1           Legalizing clock trees
[04/09 22:10:58    205s]  0.49    1.15    0.00      1         Improving insertion delay
[04/09 22:10:58    205s]  0.15    0.35    0.11      1         Wire Opt OverFix
[04/09 22:10:58    205s]  0.10    0.22    0.08      1           Wire Reduction extra effort
[04/09 22:10:58    205s]  0.00    0.01    0.00      1             Artificially removing short and long paths
[04/09 22:10:58    205s]  0.00    0.00    0.00      1             Global shorten wires A0
[04/09 22:10:58    205s]  0.04    0.11    0.00      2             Move For Wirelength - core
[04/09 22:10:58    205s]  0.00    0.00    0.00      1             Global shorten wires A1
[04/09 22:10:58    205s]  0.02    0.05    0.00      1             Global shorten wires B
[04/09 22:10:58    205s]  0.01    0.02    0.00      1             Move For Wirelength - branch
[04/09 22:10:58    205s]  0.02    0.04    0.02      1           Optimizing orientation
[04/09 22:10:58    205s]  0.02    0.04    0.00      1             FlipOpt
[04/09 22:10:58    205s]  0.30    0.71    0.29      1       Stage::Updating netlist
[04/09 22:10:58    205s]  0.04    0.09    0.00      1         Leaving CCOpt scope - Cleaning up placement interface
[04/09 22:10:58    205s]  0.25    0.58    0.00      1         Leaving CCOpt scope - ClockRefiner
[04/09 22:10:58    205s]  4.63   10.90    4.57      1     CCOpt::Phase::eGRPC
[04/09 22:10:58    205s]  3.19    7.52    3.19      1       Leaving CCOpt scope - Routing Tools
[04/09 22:10:58    205s]  3.19    7.51    0.00      1         Early Global Route - eGR only step
[04/09 22:10:58    205s]  0.80    1.89    0.00      1       Leaving CCOpt scope - extractRC
[04/09 22:10:58    205s]  0.17    0.41    0.00      1       Leaving CCOpt scope - Initializing placement interface
[04/09 22:10:58    205s]  0.02    0.04    0.02      1       Reset bufferability constraints
[04/09 22:10:58    205s]  0.02    0.04    0.00      1         Clock tree timing engine global stage delay update for max_corner:setup.late
[04/09 22:10:58    205s]  0.01    0.03    0.00      1       eGRPC Moving buffers
[04/09 22:10:58    205s]  0.00    0.00    0.00      1         Violation analysis
[04/09 22:10:58    205s]  0.02    0.05    0.00      1       eGRPC Initial Pass of Downsizing Clock Tree cells
[04/09 22:10:58    205s]  0.00    0.01    0.00      1         Artificially removing long paths
[04/09 22:10:58    205s]  0.00    0.00    0.00      1         Reverting Artificially removing long paths
[04/09 22:10:58    205s]  0.02    0.05    0.00      1       eGRPC Fixing DRVs
[04/09 22:10:58    205s]  0.00    0.01    0.00      1       Reconnecting optimized routes
[04/09 22:10:58    205s]  0.00    0.00    0.00      1       Violation analysis
[04/09 22:10:58    205s]  0.04    0.10    0.00      1       Leaving CCOpt scope - Cleaning up placement interface
[04/09 22:10:58    205s]  0.28    0.67    0.00      1       Leaving CCOpt scope - ClockRefiner
[04/09 22:10:58    205s] 17.48   41.17   17.46      1     CCOpt::Phase::Routing
[04/09 22:10:58    205s] 16.60   39.12   16.51      1       Leaving CCOpt scope - Routing Tools
[04/09 22:10:58    205s]  3.45    8.13    0.00      1         Early Global Route - eGR->Nr High Frequency step
[04/09 22:10:58    205s] 11.41   26.88    0.00      1         NanoRoute
[04/09 22:10:58    205s]  1.65    3.88    0.00      1         Route Remaining Unrouted Nets
[04/09 22:10:58    205s]  0.83    1.97    0.00      1       Leaving CCOpt scope - extractRC
[04/09 22:10:58    205s]  0.02    0.04    0.00      1       Clock tree timing engine global stage delay update for max_corner:setup.late
[04/09 22:10:58    205s]  0.31    0.73    0.27      1     CCOpt::Phase::PostConditioning
[04/09 22:10:58    205s]  0.17    0.41    0.00      1       Leaving CCOpt scope - Initializing placement interface
[04/09 22:10:58    205s]  0.00    0.00    0.00      1       Reset bufferability constraints
[04/09 22:10:58    205s]  0.01    0.03    0.00      1       PostConditioning Upsizing To Fix DRVs
[04/09 22:10:58    205s]  0.03    0.06    0.00      1       Recomputing CTS skew targets
[04/09 22:10:58    205s]  0.01    0.03    0.00      1       PostConditioning Fixing DRVs
[04/09 22:10:58    205s]  0.01    0.03    0.00      1       Buffering to fix DRVs
[04/09 22:10:58    205s]  0.01    0.03    0.00      1       PostConditioning Fixing Skew by cell sizing
[04/09 22:10:58    205s]  0.00    0.01    0.00      1       Reconnecting optimized routes
[04/09 22:10:58    205s]  0.00    0.00    0.00      1       Update timing and DAG stats after post-conditioning
[04/09 22:10:58    205s]  0.02    0.04    0.00      1       Clock tree timing engine global stage delay update for max_corner:setup.late
[04/09 22:10:58    205s]  0.02    0.06    0.00      1     Post-balance tidy up or trial balance steps
[04/09 22:10:58    205s]  0.18    0.43    0.13      1     Tidy Up And Update Timing
[04/09 22:10:58    205s]  0.13    0.31    0.00      1       External - Set all clocks to propagated mode
[04/09 22:10:58    205s] ---------------------------------------------------------------------------------------------------------------------
[04/09 22:10:58    205s] 
[04/09 22:10:58    205s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[04/09 22:10:58    205s] Leaving CCOpt scope - Cleaning up placement interface...
[04/09 22:10:58    205s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2210.2M, EPOCH TIME: 1712725858.856443
[04/09 22:10:58    205s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2269).
[04/09 22:10:58    205s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:10:58    205s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:10:58    205s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:10:58    205s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.050, REAL:0.051, MEM:2083.2M, EPOCH TIME: 1712725858.907842
[04/09 22:10:58    205s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/09 22:10:58    205s] Synthesizing clock trees with CCOpt done.
[04/09 22:10:58    205s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[04/09 22:10:58    205s] Type 'man IMPSP-9025' for more detail.
[04/09 22:10:58    205s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1659.6M, totSessionCpu=0:03:26 **
[04/09 22:10:58    205s] GigaOpt running with 1 threads.
[04/09 22:10:58    205s] *** InitOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:03:25.6/0:04:36.7 (0.7), mem = 2083.2M
[04/09 22:10:58    205s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[04/09 22:10:58    205s] Need call spDPlaceInit before registerPrioInstLoc.
[04/09 22:10:58    205s] OPERPROF: Starting DPlace-Init at level 1, MEM:2083.2M, EPOCH TIME: 1712725858.928276
[04/09 22:10:58    205s] Processing tracks to init pin-track alignment.
[04/09 22:10:58    205s] z: 2, totalTracks: 1
[04/09 22:10:58    205s] z: 4, totalTracks: 1
[04/09 22:10:58    205s] z: 6, totalTracks: 1
[04/09 22:10:58    205s] z: 8, totalTracks: 1
[04/09 22:10:58    205s] #spOpts: N=28 autoPA advPA mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/09 22:10:58    205s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2083.2M, EPOCH TIME: 1712725858.940308
[04/09 22:10:58    205s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:10:58    205s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:10:59    205s] 
[04/09 22:10:59    205s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 22:10:59    205s] OPERPROF:     Starting CMU at level 3, MEM:2083.2M, EPOCH TIME: 1712725859.063750
[04/09 22:10:59    205s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:2083.2M, EPOCH TIME: 1712725859.066894
[04/09 22:10:59    205s] 
[04/09 22:10:59    205s] Bad Lib Cell Checking (CMU) is done! (0)
[04/09 22:10:59    205s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.140, REAL:0.134, MEM:2083.2M, EPOCH TIME: 1712725859.073921
[04/09 22:10:59    205s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2083.2M, EPOCH TIME: 1712725859.074214
[04/09 22:10:59    205s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2083.2M, EPOCH TIME: 1712725859.074441
[04/09 22:10:59    205s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:01.0, mem=2083.2MB).
[04/09 22:10:59    205s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.150, REAL:0.147, MEM:2083.2M, EPOCH TIME: 1712725859.074965
[04/09 22:10:59    205s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2083.2M, EPOCH TIME: 1712725859.075914
[04/09 22:10:59    205s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2175).
[04/09 22:10:59    205s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:10:59    205s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:10:59    205s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:10:59    205s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.030, MEM:2083.2M, EPOCH TIME: 1712725859.105599
[04/09 22:10:59    205s] 
[04/09 22:10:59    205s] Creating Lib Analyzer ...
[04/09 22:10:59    205s] Total number of usable buffers from Lib Analyzer: 10 ( NBUFFX2_HVT NBUFFX2_RVT NBUFFX4_HVT NBUFFX4_RVT NBUFFX8_HVT NBUFFX8_RVT NBUFFX16_HVT NBUFFX16_RVT NBUFFX32_HVT NBUFFX32_RVT)
[04/09 22:10:59    205s] Total number of usable inverters from Lib Analyzer: 24 ( INVX1_HVT INVX0_HVT INVX1_RVT INVX0_RVT INVX2_HVT INVX2_RVT INVX4_HVT INVX4_RVT IBUFFX2_HVT IBUFFX2_RVT INVX8_HVT IBUFFX4_HVT INVX8_RVT IBUFFX4_RVT IBUFFX8_HVT IBUFFX8_RVT INVX16_HVT INVX16_RVT IBUFFX16_HVT IBUFFX16_RVT INVX32_HVT INVX32_RVT IBUFFX32_HVT IBUFFX32_RVT)
[04/09 22:10:59    205s] Total number of usable delay cells from Lib Analyzer: 0 ()
[04/09 22:10:59    205s] 
[04/09 22:10:59    206s] {RT cmax 0 10 10 {9 0} 1}
[04/09 22:11:00    207s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:27 mem=2089.2M
[04/09 22:11:00    207s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:27 mem=2089.2M
[04/09 22:11:00    207s] Creating Lib Analyzer, finished. 
[04/09 22:11:00    207s] **optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 1663.7M, totSessionCpu=0:03:27 **
[04/09 22:11:00    207s] *** optDesign -postCTS ***
[04/09 22:11:00    207s] DRC Margin: user margin 0.0; extra margin 0.2
[04/09 22:11:00    207s] Hold Target Slack: user slack 0
[04/09 22:11:00    207s] Setup Target Slack: user slack 0; extra slack 0.0
[04/09 22:11:00    207s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2089.2M, EPOCH TIME: 1712725860.529705
[04/09 22:11:00    207s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:11:00    207s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:11:00    207s] 
[04/09 22:11:00    207s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 22:11:00    207s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.140, REAL:0.143, MEM:2089.2M, EPOCH TIME: 1712725860.673060
[04/09 22:11:00    207s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2175).
[04/09 22:11:00    207s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:11:00    207s] 
[04/09 22:11:00    207s] TimeStamp Deleting Cell Server Begin ...
[04/09 22:11:00    207s] Deleting Lib Analyzer.
[04/09 22:11:00    207s] 
[04/09 22:11:00    207s] TimeStamp Deleting Cell Server End ...
[04/09 22:11:00    207s] Multi-VT timing optimization disabled based on library information.
[04/09 22:11:00    207s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[04/09 22:11:00    207s] 
[04/09 22:11:00    207s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/09 22:11:00    207s] Summary for sequential cells identification: 
[04/09 22:11:00    207s]   Identified SBFF number: 92
[04/09 22:11:00    207s]   Identified MBFF number: 0
[04/09 22:11:00    207s]   Identified SB Latch number: 0
[04/09 22:11:00    207s]   Identified MB Latch number: 0
[04/09 22:11:00    207s]   Not identified SBFF number: 120
[04/09 22:11:00    207s]   Not identified MBFF number: 0
[04/09 22:11:00    207s]   Not identified SB Latch number: 0
[04/09 22:11:00    207s]   Not identified MB Latch number: 0
[04/09 22:11:00    207s]   Number of sequential cells which are not FFs: 52
[04/09 22:11:00    207s]  Visiting view : func_max_scenario
[04/09 22:11:00    207s]    : PowerDomain = none : Weighted F : unweighted  = 13.30 (1.000) with rcCorner = 0
[04/09 22:11:00    207s]    : PowerDomain = none : Weighted F : unweighted  = 13.00 (1.000) with rcCorner = -1
[04/09 22:11:00    207s]  Visiting view : func_min_scenario
[04/09 22:11:00    207s]    : PowerDomain = none : Weighted F : unweighted  = 6.80 (1.000) with rcCorner = 1
[04/09 22:11:00    207s]    : PowerDomain = none : Weighted F : unweighted  = 6.70 (1.000) with rcCorner = -1
[04/09 22:11:00    207s] TLC MultiMap info (StdDelay):
[04/09 22:11:00    207s]   : min_corner + libs_min + 1 + no RcCorner := 6.7ps
[04/09 22:11:00    207s]   : min_corner + libs_min + 1 + cmin := 6.8ps
[04/09 22:11:00    207s]   : max_corner + libs_max + 1 + no RcCorner := 13ps
[04/09 22:11:00    207s]   : max_corner + libs_max + 1 + cmax := 13.3ps
[04/09 22:11:00    207s]  Setting StdDelay to: 13.3ps
[04/09 22:11:00    207s] 
[04/09 22:11:00    207s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/09 22:11:00    207s] 
[04/09 22:11:00    207s] TimeStamp Deleting Cell Server Begin ...
[04/09 22:11:00    207s] 
[04/09 22:11:00    207s] TimeStamp Deleting Cell Server End ...
[04/09 22:11:00    207s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2089.2M, EPOCH TIME: 1712725860.885241
[04/09 22:11:00    207s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:11:00    207s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:11:00    207s] All LLGs are deleted
[04/09 22:11:00    207s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:11:00    207s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:11:00    207s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2089.2M, EPOCH TIME: 1712725860.885600
[04/09 22:11:00    207s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2089.2M, EPOCH TIME: 1712725860.885791
[04/09 22:11:00    207s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.002, MEM:2083.2M, EPOCH TIME: 1712725860.887023
[04/09 22:11:00    207s] Start to check current routing status for nets...
[04/09 22:11:00    207s] All nets are already routed correctly.
[04/09 22:11:00    207s] End to check current routing status for nets (mem=2083.2M)
[04/09 22:11:00    207s] All LLGs are deleted
[04/09 22:11:00    207s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:11:00    207s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:11:00    207s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2083.2M, EPOCH TIME: 1712725860.907734
[04/09 22:11:00    207s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:2083.2M, EPOCH TIME: 1712725860.909222
[04/09 22:11:00    207s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2083.2M, EPOCH TIME: 1712725860.909538
[04/09 22:11:00    207s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:11:00    207s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:11:00    207s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2083.2M, EPOCH TIME: 1712725860.910134
[04/09 22:11:00    207s] Max number of tech site patterns supported in site array is 256.
[04/09 22:11:00    207s] Core basic site is unit
[04/09 22:11:00    207s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2083.2M, EPOCH TIME: 1712725860.960051
[04/09 22:11:00    207s] After signature check, allow fast init is true, keep pre-filter is true.
[04/09 22:11:00    207s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[04/09 22:11:00    207s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.009, MEM:2083.2M, EPOCH TIME: 1712725860.968593
[04/09 22:11:00    207s] Fast DP-INIT is on for default
[04/09 22:11:01    207s] Atter site array init, number of instance map data is 0.
[04/09 22:11:01    207s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.160, REAL:0.168, MEM:2083.2M, EPOCH TIME: 1712725861.077734
[04/09 22:11:01    207s] 
[04/09 22:11:01    207s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 22:11:01    207s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.200, REAL:0.209, MEM:2083.2M, EPOCH TIME: 1712725861.118507
[04/09 22:11:01    207s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2175).
[04/09 22:11:01    207s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:11:01    207s] Starting delay calculation for Setup views
[04/09 22:11:01    207s] AAE_INFO: opIsDesignInPostRouteState() is 0
[04/09 22:11:01    207s] #################################################################################
[04/09 22:11:01    207s] # Design Stage: PreRoute
[04/09 22:11:01    207s] # Design Name: fifo1_sram
[04/09 22:11:01    207s] # Design Mode: 28nm
[04/09 22:11:01    207s] # Analysis Mode: MMMC Non-OCV 
[04/09 22:11:01    207s] # Parasitics Mode: No SPEF/RCDB 
[04/09 22:11:01    207s] # Signoff Settings: SI Off 
[04/09 22:11:01    207s] #################################################################################
[04/09 22:11:01    208s] Calculate delays in BcWc mode...
[04/09 22:11:01    208s] Topological Sorting (REAL = 0:00:00.0, MEM = 2081.2M, InitMEM = 2081.2M)
[04/09 22:11:01    208s] Start delay calculation (fullDC) (1 T). (MEM=2081.25)
[04/09 22:11:01    208s] End AAE Lib Interpolated Model. (MEM=2092.77 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/09 22:11:01    208s] Total number of fetched objects 540
[04/09 22:11:01    208s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/09 22:11:01    208s] End delay calculation. (MEM=2101.19 CPU=0:00:00.3 REAL=0:00:00.0)
[04/09 22:11:01    208s] End delay calculation (fullDC). (MEM=2101.19 CPU=0:00:00.4 REAL=0:00:00.0)
[04/09 22:11:01    208s] *** CDM Built up (cpu=0:00:00.4  real=0:00:00.0  mem= 2101.2M) ***
[04/09 22:11:01    208s] *** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:00.0 totSessionCpu=0:03:28 mem=2101.2M)
[04/09 22:11:01    208s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 func_max_scenario 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.355  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   362   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      8 (64)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2116.5M, EPOCH TIME: 1712725861.807402
[04/09 22:11:01    208s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:11:01    208s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:11:01    208s] 
[04/09 22:11:01    208s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 22:11:01    208s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.130, REAL:0.168, MEM:2116.5M, EPOCH TIME: 1712725861.975082
[04/09 22:11:02    208s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2175).
[04/09 22:11:02    208s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:11:02    208s] Density: 0.274%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:04, mem = 1673.3M, totSessionCpu=0:03:29 **
[04/09 22:11:02    208s] *** InitOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:03.1/0:00:03.1 (1.0), totSession cpu/real = 0:03:28.7/0:04:39.8 (0.7), mem = 2068.5M
[04/09 22:11:02    208s] 
[04/09 22:11:02    208s] =============================================================================================
[04/09 22:11:02    208s]  Step TAT Report : InitOpt #1 / ccopt_design #1                                 21.14-s109_1
[04/09 22:11:02    208s] =============================================================================================
[04/09 22:11:02    208s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/09 22:11:02    208s] ---------------------------------------------------------------------------------------------
[04/09 22:11:02    208s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 22:11:02    208s] [ OptSummaryReport       ]      1   0:00:00.6  (  18.4 % )     0:00:01.2 /  0:00:01.1    1.0
[04/09 22:11:02    208s] [ DrvReport              ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.1
[04/09 22:11:02    208s] [ CellServerInit         ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    1.2
[04/09 22:11:02    208s] [ LibAnalyzerInit        ]      1   0:00:01.3  (  40.2 % )     0:00:01.3 /  0:00:01.2    1.0
[04/09 22:11:02    208s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 22:11:02    208s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 22:11:02    208s] [ TimingUpdate           ]      1   0:00:00.1  (   3.2 % )     0:00:00.5 /  0:00:00.5    1.0
[04/09 22:11:02    208s] [ FullDelayCalc          ]      1   0:00:00.4  (  14.2 % )     0:00:00.4 /  0:00:00.4    1.0
[04/09 22:11:02    208s] [ TimingReport           ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.8
[04/09 22:11:02    208s] [ MISC                   ]          0:00:00.7  (  22.1 % )     0:00:00.7 /  0:00:00.7    1.0
[04/09 22:11:02    208s] ---------------------------------------------------------------------------------------------
[04/09 22:11:02    208s]  InitOpt #1 TOTAL                   0:00:03.1  ( 100.0 % )     0:00:03.1 /  0:00:03.1    1.0
[04/09 22:11:02    208s] ---------------------------------------------------------------------------------------------
[04/09 22:11:02    208s] 
[04/09 22:11:02    208s] ** INFO : this run is activating low effort ccoptDesign flow
[04/09 22:11:02    208s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/09 22:11:02    208s] ### Creating PhyDesignMc. totSessionCpu=0:03:29 mem=2068.5M
[04/09 22:11:02    208s] OPERPROF: Starting DPlace-Init at level 1, MEM:2068.5M, EPOCH TIME: 1712725862.056363
[04/09 22:11:02    208s] Processing tracks to init pin-track alignment.
[04/09 22:11:02    208s] z: 2, totalTracks: 1
[04/09 22:11:02    208s] z: 4, totalTracks: 1
[04/09 22:11:02    208s] z: 6, totalTracks: 1
[04/09 22:11:02    208s] z: 8, totalTracks: 1
[04/09 22:11:02    208s] #spOpts: N=28 autoPA advPA mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/09 22:11:02    208s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2068.5M, EPOCH TIME: 1712725862.071354
[04/09 22:11:02    208s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:11:02    208s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:11:02    208s] 
[04/09 22:11:02    208s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 22:11:02    208s] 
[04/09 22:11:02    208s]  Skipping Bad Lib Cell Checking (CMU) !
[04/09 22:11:02    208s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.170, REAL:0.176, MEM:2068.5M, EPOCH TIME: 1712725862.246914
[04/09 22:11:02    208s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2068.5M, EPOCH TIME: 1712725862.247140
[04/09 22:11:02    208s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2068.5M, EPOCH TIME: 1712725862.247325
[04/09 22:11:02    208s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=2068.5MB).
[04/09 22:11:02    208s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.190, REAL:0.191, MEM:2068.5M, EPOCH TIME: 1712725862.247756
[04/09 22:11:02    208s] InstCnt mismatch: prevInstCnt = 286, ttlInstCnt = 288
[04/09 22:11:02    208s] TotalInstCnt at PhyDesignMc Initialization: 288
[04/09 22:11:02    208s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:29 mem=2068.5M
[04/09 22:11:02    208s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2068.5M, EPOCH TIME: 1712725862.250185
[04/09 22:11:02    208s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2534).
[04/09 22:11:02    208s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:11:02    208s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:11:02    208s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:11:02    208s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.026, MEM:2068.5M, EPOCH TIME: 1712725862.276414
[04/09 22:11:02    208s] TotalInstCnt at PhyDesignMc Destruction: 288
[04/09 22:11:02    208s] OPTC: m1 20.0 20.0
[04/09 22:11:02    208s] #optDebug: fT-E <X 2 0 0 1>
[04/09 22:11:02    208s] -congRepairInPostCTS false                 # bool, default=false, private
[04/09 22:11:02    209s] 
[04/09 22:11:02    209s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/09 22:11:02    209s] Summary for sequential cells identification: 
[04/09 22:11:02    209s]   Identified SBFF number: 92
[04/09 22:11:02    209s]   Identified MBFF number: 0
[04/09 22:11:02    209s]   Identified SB Latch number: 0
[04/09 22:11:02    209s]   Identified MB Latch number: 0
[04/09 22:11:02    209s]   Not identified SBFF number: 120
[04/09 22:11:02    209s]   Not identified MBFF number: 0
[04/09 22:11:02    209s]   Not identified SB Latch number: 0
[04/09 22:11:02    209s]   Not identified MB Latch number: 0
[04/09 22:11:02    209s]   Number of sequential cells which are not FFs: 52
[04/09 22:11:02    209s]  Visiting view : func_max_scenario
[04/09 22:11:02    209s]    : PowerDomain = none : Weighted F : unweighted  = 13.30 (1.000) with rcCorner = 0
[04/09 22:11:02    209s]    : PowerDomain = none : Weighted F : unweighted  = 13.00 (1.000) with rcCorner = -1
[04/09 22:11:02    209s]  Visiting view : func_min_scenario
[04/09 22:11:02    209s]    : PowerDomain = none : Weighted F : unweighted  = 6.80 (1.000) with rcCorner = 1
[04/09 22:11:02    209s]    : PowerDomain = none : Weighted F : unweighted  = 6.70 (1.000) with rcCorner = -1
[04/09 22:11:02    209s] TLC MultiMap info (StdDelay):
[04/09 22:11:02    209s]   : min_corner + libs_min + 1 + no RcCorner := 6.7ps
[04/09 22:11:02    209s]   : min_corner + libs_min + 1 + cmin := 6.8ps
[04/09 22:11:02    209s]   : max_corner + libs_max + 1 + no RcCorner := 13ps
[04/09 22:11:02    209s]   : max_corner + libs_max + 1 + cmax := 13.3ps
[04/09 22:11:02    209s]  Setting StdDelay to: 13.3ps
[04/09 22:11:02    209s] 
[04/09 22:11:02    209s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/09 22:11:02    209s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -congThreshold 0.001 -rescheduleForCongestion -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence -minSlack 26.6
[04/09 22:11:02    209s] Begin: GigaOpt Route Type Constraints Refinement
[04/09 22:11:02    209s] *** CongRefineRouteType #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:03:29.1/0:04:40.2 (0.7), mem = 2072.5M
[04/09 22:11:02    209s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.20364.11
[04/09 22:11:02    209s] ### Creating RouteCongInterface, started
[04/09 22:11:02    209s] 
[04/09 22:11:02    209s] Creating Lib Analyzer ...
[04/09 22:11:02    209s] Total number of usable buffers from Lib Analyzer: 9 ( NBUFFX2_HVT NBUFFX2_RVT NBUFFX4_HVT NBUFFX4_RVT NBUFFX8_HVT NBUFFX8_RVT NBUFFX16_HVT NBUFFX16_RVT NBUFFX32_RVT)
[04/09 22:11:02    209s] Total number of usable inverters from Lib Analyzer: 16 ( INVX1_HVT INVX0_HVT INVX1_RVT INVX0_RVT INVX2_HVT INVX2_RVT INVX4_HVT INVX4_RVT IBUFFX2_RVT INVX8_RVT IBUFFX4_RVT IBUFFX8_RVT INVX16_RVT IBUFFX16_RVT INVX32_RVT IBUFFX32_RVT)
[04/09 22:11:02    209s] Total number of usable delay cells from Lib Analyzer: 0 ()
[04/09 22:11:02    209s] 
[04/09 22:11:02    209s] {RT cmax 0 10 10 {9 0} 1}
[04/09 22:11:03    210s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:30 mem=2092.5M
[04/09 22:11:03    210s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:30 mem=2092.5M
[04/09 22:11:03    210s] Creating Lib Analyzer, finished. 
[04/09 22:11:03    210s] #optDebug: Start CG creation (mem=2092.5M)
[04/09 22:11:03    210s]  ...initializing CG  maxDriveDist 634.482000 stdCellHgt 1.672000 defLenToSkip 11.704000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 63.448000 
[04/09 22:11:04    210s] (cpu=0:00:00.4, mem=2275.3M)
[04/09 22:11:04    210s]  ...processing cgPrt (cpu=0:00:00.4, mem=2275.3M)
[04/09 22:11:04    210s]  ...processing cgEgp (cpu=0:00:00.4, mem=2275.3M)
[04/09 22:11:04    210s]  ...processing cgPbk (cpu=0:00:00.4, mem=2275.3M)
[04/09 22:11:04    210s]  ...processing cgNrb(cpu=0:00:00.4, mem=2275.3M)
[04/09 22:11:04    210s]  ...processing cgObs (cpu=0:00:00.4, mem=2275.3M)
[04/09 22:11:04    210s]  ...processing cgCon (cpu=0:00:00.4, mem=2275.3M)
[04/09 22:11:04    210s]  ...processing cgPdm (cpu=0:00:00.4, mem=2275.3M)
[04/09 22:11:04    210s] #optDebug: Finish CG creation (cpu=0:00:00.4, mem=2275.3M)
[04/09 22:11:04    210s] {MMLU 8 8 540}
[04/09 22:11:04    210s] ### Creating LA Mngr. totSessionCpu=0:03:31 mem=2275.3M
[04/09 22:11:04    210s] ### Creating LA Mngr, finished. totSessionCpu=0:03:31 mem=2275.3M
[04/09 22:11:04    210s] 
[04/09 22:11:04    210s] #optDebug:  {2, 1.000, 0.8500} {3, 0.867, 0.8500} {4, 0.735, 0.8500} {5, 0.602, 0.8500} {6, 0.470, 0.8500} {7, 0.337, 0.8014} {8, 0.072, 0.4751} {9, 0.004, 0.4037} {10, 0.004, 0.4037} 
[04/09 22:11:04    210s] 
[04/09 22:11:04    210s] #optDebug: {0, 1.000}
[04/09 22:11:04    210s] ### Creating RouteCongInterface, finished
[04/09 22:11:04    211s] Updated routing constraints on 0 nets.
[04/09 22:11:04    211s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.20364.11
[04/09 22:11:04    211s] Bottom Preferred Layer:
[04/09 22:11:04    211s] +-----------+------------+----------+
[04/09 22:11:04    211s] |   Layer   |    CLK     |   Rule   |
[04/09 22:11:04    211s] +-----------+------------+----------+
[04/09 22:11:04    211s] | M3 (z=3)  |          3 | default  |
[04/09 22:11:04    211s] +-----------+------------+----------+
[04/09 22:11:04    211s] | M5 (z=5)  |          5 | CTS_RULE |
[04/09 22:11:04    211s] +-----------+------------+----------+
[04/09 22:11:04    211s] Via Pillar Rule:
[04/09 22:11:04    211s]     None
[04/09 22:11:04    211s] *** CongRefineRouteType #1 [finish] (ccopt_design #1) : cpu/real = 0:00:02.0/0:00:02.0 (1.0), totSession cpu/real = 0:03:31.0/0:04:42.1 (0.7), mem = 2275.3M
[04/09 22:11:04    211s] 
[04/09 22:11:04    211s] =============================================================================================
[04/09 22:11:04    211s]  Step TAT Report : CongRefineRouteType #1 / ccopt_design #1                     21.14-s109_1
[04/09 22:11:04    211s] =============================================================================================
[04/09 22:11:04    211s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/09 22:11:04    211s] ---------------------------------------------------------------------------------------------
[04/09 22:11:04    211s] [ LibAnalyzerInit        ]      1   0:00:01.2  (  62.9 % )     0:00:01.2 /  0:00:01.3    1.0
[04/09 22:11:04    211s] [ RouteCongInterfaceInit ]      1   0:00:00.6  (  29.5 % )     0:00:01.8 /  0:00:01.8    1.0
[04/09 22:11:04    211s] [ MISC                   ]          0:00:00.2  (   7.7 % )     0:00:00.2 /  0:00:00.2    1.0
[04/09 22:11:04    211s] ---------------------------------------------------------------------------------------------
[04/09 22:11:04    211s]  CongRefineRouteType #1 TOTAL       0:00:02.0  ( 100.0 % )     0:00:02.0 /  0:00:02.0    1.0
[04/09 22:11:04    211s] ---------------------------------------------------------------------------------------------
[04/09 22:11:04    211s] 
[04/09 22:11:04    211s] End: GigaOpt Route Type Constraints Refinement
[04/09 22:11:04    211s] *** Starting optimizing excluded clock nets MEM= 2275.3M) ***
[04/09 22:11:04    211s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2275.3M) ***
[04/09 22:11:04    211s] *** Starting optimizing excluded clock nets MEM= 2275.3M) ***
[04/09 22:11:04    211s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2275.3M) ***
[04/09 22:11:04    211s] Info: Done creating the CCOpt slew target map.
[04/09 22:11:04    211s] Begin: GigaOpt high fanout net optimization
[04/09 22:11:04    211s] GigaOpt HFN: use maxLocalDensity 1.2
[04/09 22:11:04    211s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[04/09 22:11:04    211s] *** DrvOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:03:31.1/0:04:42.2 (0.7), mem = 2275.3M
[04/09 22:11:04    211s] Info: 15 io nets excluded
[04/09 22:11:04    211s] Info: 5 nets with fixed/cover wires excluded.
[04/09 22:11:04    211s] Info: 8 clock nets excluded from IPO operation.
[04/09 22:11:04    211s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.20364.12
[04/09 22:11:04    211s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/09 22:11:04    211s] ### Creating PhyDesignMc. totSessionCpu=0:03:31 mem=2275.3M
[04/09 22:11:04    211s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[04/09 22:11:04    211s] OPERPROF: Starting DPlace-Init at level 1, MEM:2275.3M, EPOCH TIME: 1712725864.431357
[04/09 22:11:04    211s] Processing tracks to init pin-track alignment.
[04/09 22:11:04    211s] z: 2, totalTracks: 1
[04/09 22:11:04    211s] z: 4, totalTracks: 1
[04/09 22:11:04    211s] z: 6, totalTracks: 1
[04/09 22:11:04    211s] z: 8, totalTracks: 1
[04/09 22:11:04    211s] #spOpts: N=28 autoPA mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/09 22:11:04    211s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2275.3M, EPOCH TIME: 1712725864.445474
[04/09 22:11:04    211s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:11:04    211s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:11:04    211s] 
[04/09 22:11:04    211s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 22:11:04    211s] 
[04/09 22:11:04    211s]  Skipping Bad Lib Cell Checking (CMU) !
[04/09 22:11:04    211s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.090, REAL:0.098, MEM:2275.3M, EPOCH TIME: 1712725864.543387
[04/09 22:11:04    211s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2275.3M, EPOCH TIME: 1712725864.543713
[04/09 22:11:04    211s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2275.3M, EPOCH TIME: 1712725864.543919
[04/09 22:11:04    211s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2275.3MB).
[04/09 22:11:04    211s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.110, REAL:0.113, MEM:2275.3M, EPOCH TIME: 1712725864.544397
[04/09 22:11:04    211s] TotalInstCnt at PhyDesignMc Initialization: 288
[04/09 22:11:04    211s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:31 mem=2275.3M
[04/09 22:11:04    211s] ### Creating RouteCongInterface, started
[04/09 22:11:04    211s] 
[04/09 22:11:04    211s] #optDebug:  {2, 1.000, 0.8500} {3, 0.867, 0.8500} {4, 0.735, 0.8500} {5, 0.602, 0.8500} {6, 0.470, 0.7999} {7, 0.337, 0.6411} {8, 0.072, 0.3801} {9, 0.004, 0.3230} {10, 0.004, 0.3230} 
[04/09 22:11:04    211s] 
[04/09 22:11:04    211s] #optDebug: {0, 1.000}
[04/09 22:11:04    211s] ### Creating RouteCongInterface, finished
[04/09 22:11:04    211s] {MG  {9 0 24.3 1.8333} }
[04/09 22:11:04    211s] ### Creating LA Mngr. totSessionCpu=0:03:31 mem=2275.3M
[04/09 22:11:04    211s] ### Creating LA Mngr, finished. totSessionCpu=0:03:31 mem=2275.3M
[04/09 22:11:05    211s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/09 22:11:05    211s] Total-nets :: 342, Stn-nets :: 15, ratio :: 4.38596 %, Total-len 34865, Stn-len 0
[04/09 22:11:05    211s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2275.3M, EPOCH TIME: 1712725865.174700
[04/09 22:11:05    211s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2534).
[04/09 22:11:05    211s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:11:05    211s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:11:05    211s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:11:05    211s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.018, MEM:2187.3M, EPOCH TIME: 1712725865.192885
[04/09 22:11:05    211s] TotalInstCnt at PhyDesignMc Destruction: 288
[04/09 22:11:05    211s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.20364.12
[04/09 22:11:05    211s] *** DrvOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.8/0:00:00.8 (1.0), totSession cpu/real = 0:03:31.9/0:04:42.9 (0.7), mem = 2187.3M
[04/09 22:11:05    211s] 
[04/09 22:11:05    211s] =============================================================================================
[04/09 22:11:05    211s]  Step TAT Report : DrvOpt #1 / ccopt_design #1                                  21.14-s109_1
[04/09 22:11:05    211s] =============================================================================================
[04/09 22:11:05    211s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/09 22:11:05    211s] ---------------------------------------------------------------------------------------------
[04/09 22:11:05    211s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 22:11:05    211s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (  28.2 % )     0:00:00.2 /  0:00:00.2    1.0
[04/09 22:11:05    211s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (  20.8 % )     0:00:00.2 /  0:00:00.1    0.9
[04/09 22:11:05    211s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 22:11:05    211s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 22:11:05    211s] [ MISC                   ]          0:00:00.4  (  50.9 % )     0:00:00.4 /  0:00:00.4    1.0
[04/09 22:11:05    211s] ---------------------------------------------------------------------------------------------
[04/09 22:11:05    211s]  DrvOpt #1 TOTAL                    0:00:00.8  ( 100.0 % )     0:00:00.8 /  0:00:00.8    1.0
[04/09 22:11:05    211s] ---------------------------------------------------------------------------------------------
[04/09 22:11:05    211s] 
[04/09 22:11:05    211s] GigaOpt HFN: restore maxLocalDensity to 0.98
[04/09 22:11:05    211s] End: GigaOpt high fanout net optimization
[04/09 22:11:05    211s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[04/09 22:11:05    211s] Deleting Lib Analyzer.
[04/09 22:11:05    211s] Begin: GigaOpt Global Optimization
[04/09 22:11:05    211s] *info: use new DP (enabled)
[04/09 22:11:05    211s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[04/09 22:11:05    211s] Info: 15 io nets excluded
[04/09 22:11:05    211s] Info: 5 nets with fixed/cover wires excluded.
[04/09 22:11:05    211s] Info: 8 clock nets excluded from IPO operation.
[04/09 22:11:05    211s] *** GlobalOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:03:32.0/0:04:43.1 (0.7), mem = 2187.3M
[04/09 22:11:05    211s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.20364.13
[04/09 22:11:05    211s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/09 22:11:05    211s] ### Creating PhyDesignMc. totSessionCpu=0:03:32 mem=2187.3M
[04/09 22:11:05    211s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[04/09 22:11:05    211s] OPERPROF: Starting DPlace-Init at level 1, MEM:2187.3M, EPOCH TIME: 1712725865.340046
[04/09 22:11:05    211s] Processing tracks to init pin-track alignment.
[04/09 22:11:05    211s] z: 2, totalTracks: 1
[04/09 22:11:05    211s] z: 4, totalTracks: 1
[04/09 22:11:05    211s] z: 6, totalTracks: 1
[04/09 22:11:05    211s] z: 8, totalTracks: 1
[04/09 22:11:05    211s] #spOpts: N=28 autoPA mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/09 22:11:05    212s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2187.3M, EPOCH TIME: 1712725865.352333
[04/09 22:11:05    212s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:11:05    212s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:11:05    212s] 
[04/09 22:11:05    212s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 22:11:05    212s] 
[04/09 22:11:05    212s]  Skipping Bad Lib Cell Checking (CMU) !
[04/09 22:11:05    212s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.090, REAL:0.081, MEM:2187.3M, EPOCH TIME: 1712725865.433218
[04/09 22:11:05    212s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2187.3M, EPOCH TIME: 1712725865.433481
[04/09 22:11:05    212s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2187.3M, EPOCH TIME: 1712725865.433675
[04/09 22:11:05    212s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2187.3MB).
[04/09 22:11:05    212s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.100, REAL:0.094, MEM:2187.3M, EPOCH TIME: 1712725865.434089
[04/09 22:11:05    212s] TotalInstCnt at PhyDesignMc Initialization: 288
[04/09 22:11:05    212s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:32 mem=2187.3M
[04/09 22:11:05    212s] ### Creating RouteCongInterface, started
[04/09 22:11:05    212s] 
[04/09 22:11:05    212s] Creating Lib Analyzer ...
[04/09 22:11:05    212s] Total number of usable buffers from Lib Analyzer: 9 ( NBUFFX2_HVT NBUFFX2_RVT NBUFFX4_HVT NBUFFX4_RVT NBUFFX8_HVT NBUFFX8_RVT NBUFFX16_HVT NBUFFX16_RVT NBUFFX32_RVT)
[04/09 22:11:05    212s] Total number of usable inverters from Lib Analyzer: 16 ( INVX1_HVT INVX0_HVT INVX1_RVT INVX0_RVT INVX2_HVT INVX2_RVT INVX4_HVT INVX4_RVT IBUFFX2_RVT INVX8_RVT IBUFFX4_RVT IBUFFX8_RVT INVX16_RVT IBUFFX16_RVT INVX32_RVT IBUFFX32_RVT)
[04/09 22:11:05    212s] Total number of usable delay cells from Lib Analyzer: 0 ()
[04/09 22:11:05    212s] 
[04/09 22:11:05    212s] {RT cmax 0 10 10 {9 0} 1}
[04/09 22:11:06    213s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:33 mem=2187.3M
[04/09 22:11:06    213s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:33 mem=2187.3M
[04/09 22:11:06    213s] Creating Lib Analyzer, finished. 
[04/09 22:11:06    213s] 
[04/09 22:11:06    213s] #optDebug:  {2, 1.000, 0.8500} {3, 0.867, 0.8500} {4, 0.735, 0.8500} {5, 0.602, 0.8500} {6, 0.470, 0.8500} {7, 0.337, 0.8014} {8, 0.072, 0.4751} {9, 0.004, 0.4037} {10, 0.004, 0.4037} 
[04/09 22:11:06    213s] 
[04/09 22:11:06    213s] #optDebug: {0, 1.000}
[04/09 22:11:06    213s] ### Creating RouteCongInterface, finished
[04/09 22:11:06    213s] {MG  {9 0 24.3 1.8333} }
[04/09 22:11:06    213s] ### Creating LA Mngr. totSessionCpu=0:03:33 mem=2187.3M
[04/09 22:11:06    213s] ### Creating LA Mngr, finished. totSessionCpu=0:03:33 mem=2187.3M
[04/09 22:11:07    214s] *info: 15 io nets excluded
[04/09 22:11:07    214s] *info: 8 clock nets excluded
[04/09 22:11:07    214s] *info: 8 multi-driver nets excluded.
[04/09 22:11:07    214s] *info: 2 no-driver nets excluded.
[04/09 22:11:07    214s] *info: 5 nets with fixed/cover wires excluded.
[04/09 22:11:07    214s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2244.5M, EPOCH TIME: 1712725867.559671
[04/09 22:11:07    214s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2244.5M, EPOCH TIME: 1712725867.560088
[04/09 22:11:07    214s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[04/09 22:11:07    214s] +--------+--------+---------+------------+--------+-----------------+---------+--------------------------------+
[04/09 22:11:07    214s] |  WNS   |  TNS   | Density |    Real    |  Mem   |   Worst View    |Pathgroup|           End Point            |
[04/09 22:11:07    214s] +--------+--------+---------+------------+--------+-----------------+---------+--------------------------------+
[04/09 22:11:07    214s] |   0.000|   0.000|    0.27%|   0:00:00.0| 2244.5M|func_max_scenario|       NA| NA                             |
[04/09 22:11:07    214s] +--------+--------+---------+------------+--------+-----------------+---------+--------------------------------+
[04/09 22:11:07    214s] 
[04/09 22:11:07    214s] *** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2244.5M) ***
[04/09 22:11:07    214s] 
[04/09 22:11:07    214s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2244.5M) ***
[04/09 22:11:07    214s] Bottom Preferred Layer:
[04/09 22:11:07    214s] +-----------+------------+----------+
[04/09 22:11:07    214s] |   Layer   |    CLK     |   Rule   |
[04/09 22:11:07    214s] +-----------+------------+----------+
[04/09 22:11:07    214s] | M3 (z=3)  |          3 | default  |
[04/09 22:11:07    214s] +-----------+------------+----------+
[04/09 22:11:07    214s] | M5 (z=5)  |          5 | CTS_RULE |
[04/09 22:11:07    214s] +-----------+------------+----------+
[04/09 22:11:07    214s] Via Pillar Rule:
[04/09 22:11:07    214s]     None
[04/09 22:11:07    214s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[04/09 22:11:07    214s] Total-nets :: 342, Stn-nets :: 15, ratio :: 4.38596 %, Total-len 34865, Stn-len 0
[04/09 22:11:07    214s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2225.4M, EPOCH TIME: 1712725867.913864
[04/09 22:11:07    214s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2820).
[04/09 22:11:07    214s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:11:07    214s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:11:07    214s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:11:07    214s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.022, MEM:2185.4M, EPOCH TIME: 1712725867.935683
[04/09 22:11:07    214s] TotalInstCnt at PhyDesignMc Destruction: 288
[04/09 22:11:07    214s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.20364.13
[04/09 22:11:07    214s] *** GlobalOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:02.6/0:00:02.6 (1.0), totSession cpu/real = 0:03:34.6/0:04:45.7 (0.8), mem = 2185.4M
[04/09 22:11:07    214s] 
[04/09 22:11:07    214s] =============================================================================================
[04/09 22:11:07    214s]  Step TAT Report : GlobalOpt #1 / ccopt_design #1                               21.14-s109_1
[04/09 22:11:07    214s] =============================================================================================
[04/09 22:11:07    214s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/09 22:11:07    214s] ---------------------------------------------------------------------------------------------
[04/09 22:11:07    214s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 22:11:07    214s] [ LibAnalyzerInit        ]      1   0:00:01.1  (  43.2 % )     0:00:01.1 /  0:00:01.1    1.0
[04/09 22:11:07    214s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 22:11:07    214s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   7.3 % )     0:00:00.2 /  0:00:00.2    1.0
[04/09 22:11:07    214s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.9
[04/09 22:11:07    214s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   6.4 % )     0:00:01.3 /  0:00:01.3    1.0
[04/09 22:11:07    214s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 22:11:07    214s] [ TransformInit          ]      1   0:00:00.7  (  26.5 % )     0:00:00.7 /  0:00:00.7    1.0
[04/09 22:11:07    214s] [ MISC                   ]          0:00:00.4  (  15.9 % )     0:00:00.4 /  0:00:00.4    1.0
[04/09 22:11:07    214s] ---------------------------------------------------------------------------------------------
[04/09 22:11:07    214s]  GlobalOpt #1 TOTAL                 0:00:02.6  ( 100.0 % )     0:00:02.6 /  0:00:02.6    1.0
[04/09 22:11:07    214s] ---------------------------------------------------------------------------------------------
[04/09 22:11:07    214s] 
[04/09 22:11:07    214s] End: GigaOpt Global Optimization
[04/09 22:11:07    214s] *** Timing Is met
[04/09 22:11:07    214s] *** Check timing (0:00:00.0)
[04/09 22:11:07    214s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[04/09 22:11:07    214s] Deleting Lib Analyzer.
[04/09 22:11:07    214s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -postCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[04/09 22:11:07    214s] Info: 15 io nets excluded
[04/09 22:11:07    214s] Info: 5 nets with fixed/cover wires excluded.
[04/09 22:11:07    214s] Info: 8 clock nets excluded from IPO operation.
[04/09 22:11:07    214s] ### Creating LA Mngr. totSessionCpu=0:03:35 mem=2183.4M
[04/09 22:11:07    214s] ### Creating LA Mngr, finished. totSessionCpu=0:03:35 mem=2183.4M
[04/09 22:11:07    214s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[04/09 22:11:07    214s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2183.4M, EPOCH TIME: 1712725867.965354
[04/09 22:11:07    214s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:11:07    214s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:11:08    214s] 
[04/09 22:11:08    214s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 22:11:08    214s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.100, REAL:0.096, MEM:2183.4M, EPOCH TIME: 1712725868.060864
[04/09 22:11:08    214s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2175).
[04/09 22:11:08    214s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:11:08    214s] **INFO: Flow update: Design timing is met.
[04/09 22:11:08    214s] **INFO: Flow update: Design timing is met.
[04/09 22:11:08    214s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[04/09 22:11:08    214s] Info: 15 io nets excluded
[04/09 22:11:08    214s] Info: 5 nets with fixed/cover wires excluded.
[04/09 22:11:08    214s] Info: 8 clock nets excluded from IPO operation.
[04/09 22:11:08    214s] ### Creating LA Mngr. totSessionCpu=0:03:35 mem=2183.4M
[04/09 22:11:08    214s] ### Creating LA Mngr, finished. totSessionCpu=0:03:35 mem=2183.4M
[04/09 22:11:08    214s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/09 22:11:08    214s] ### Creating PhyDesignMc. totSessionCpu=0:03:35 mem=2240.7M
[04/09 22:11:08    214s] OPERPROF: Starting DPlace-Init at level 1, MEM:2240.7M, EPOCH TIME: 1712725868.252660
[04/09 22:11:08    214s] Processing tracks to init pin-track alignment.
[04/09 22:11:08    214s] z: 2, totalTracks: 1
[04/09 22:11:08    214s] z: 4, totalTracks: 1
[04/09 22:11:08    214s] z: 6, totalTracks: 1
[04/09 22:11:08    214s] z: 8, totalTracks: 1
[04/09 22:11:08    214s] #spOpts: N=28 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/09 22:11:08    214s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2240.7M, EPOCH TIME: 1712725868.265157
[04/09 22:11:08    214s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:11:08    214s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:11:08    214s] 
[04/09 22:11:08    214s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 22:11:08    214s] 
[04/09 22:11:08    214s]  Skipping Bad Lib Cell Checking (CMU) !
[04/09 22:11:08    214s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.080, REAL:0.082, MEM:2240.7M, EPOCH TIME: 1712725868.347326
[04/09 22:11:08    214s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2240.7M, EPOCH TIME: 1712725868.347598
[04/09 22:11:08    214s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2240.7M, EPOCH TIME: 1712725868.347765
[04/09 22:11:08    214s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2240.7MB).
[04/09 22:11:08    214s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.100, REAL:0.096, MEM:2240.7M, EPOCH TIME: 1712725868.348161
[04/09 22:11:08    215s] TotalInstCnt at PhyDesignMc Initialization: 288
[04/09 22:11:08    215s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:35 mem=2240.7M
[04/09 22:11:08    215s] Begin: Area Reclaim Optimization
[04/09 22:11:08    215s] *** AreaOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:03:35.1/0:04:46.2 (0.8), mem = 2240.7M
[04/09 22:11:08    215s] 
[04/09 22:11:08    215s] Creating Lib Analyzer ...
[04/09 22:11:08    215s] Total number of usable buffers from Lib Analyzer: 9 ( NBUFFX2_HVT NBUFFX2_RVT NBUFFX4_HVT NBUFFX4_RVT NBUFFX8_HVT NBUFFX8_RVT NBUFFX16_HVT NBUFFX16_RVT NBUFFX32_RVT)
[04/09 22:11:08    215s] Total number of usable inverters from Lib Analyzer: 16 ( INVX1_HVT INVX0_HVT INVX1_RVT INVX0_RVT INVX2_HVT INVX2_RVT INVX4_HVT INVX4_RVT IBUFFX2_RVT INVX8_RVT IBUFFX4_RVT IBUFFX8_RVT INVX16_RVT IBUFFX16_RVT INVX32_RVT IBUFFX32_RVT)
[04/09 22:11:08    215s] Total number of usable delay cells from Lib Analyzer: 0 ()
[04/09 22:11:08    215s] 
[04/09 22:11:08    215s] {RT cmax 0 10 10 {9 0} 1}
[04/09 22:11:09    216s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:36 mem=2244.7M
[04/09 22:11:09    216s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:36 mem=2244.7M
[04/09 22:11:09    216s] Creating Lib Analyzer, finished. 
[04/09 22:11:09    216s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.20364.14
[04/09 22:11:09    216s] ### Creating RouteCongInterface, started
[04/09 22:11:09    216s] 
[04/09 22:11:09    216s] #optDebug:  {2, 1.000, 0.8500} {3, 0.867, 0.8500} {4, 0.735, 0.8500} {5, 0.602, 0.8500} {6, 0.470, 0.8500} {7, 0.337, 0.8014} {8, 0.072, 0.4751} {9, 0.004, 0.4037} {10, 0.004, 0.4037} 
[04/09 22:11:09    216s] 
[04/09 22:11:09    216s] #optDebug: {0, 1.000}
[04/09 22:11:09    216s] ### Creating RouteCongInterface, finished
[04/09 22:11:09    216s] {MG  {9 0 24.3 1.8333} }
[04/09 22:11:09    216s] ### Creating LA Mngr. totSessionCpu=0:03:36 mem=2244.7M
[04/09 22:11:09    216s] ### Creating LA Mngr, finished. totSessionCpu=0:03:36 mem=2244.7M
[04/09 22:11:09    216s] Usable buffer cells for single buffer setup transform:
[04/09 22:11:09    216s] NBUFFX2_HVT NBUFFX2_RVT NBUFFX4_HVT NBUFFX4_RVT NBUFFX8_HVT NBUFFX8_RVT NBUFFX16_HVT NBUFFX16_RVT NBUFFX32_RVT 
[04/09 22:11:09    216s] Number of usable buffer cells above: 9
[04/09 22:11:10    216s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2244.7M, EPOCH TIME: 1712725870.099825
[04/09 22:11:10    216s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2244.7M, EPOCH TIME: 1712725870.100210
[04/09 22:11:10    216s] Reclaim Optimization WNS Slack 0.027  TNS Slack 0.000 Density 0.27
[04/09 22:11:10    216s] +---------+---------+--------+--------+------------+--------+
[04/09 22:11:10    216s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[04/09 22:11:10    216s] +---------+---------+--------+--------+------------+--------+
[04/09 22:11:10    216s] |    0.27%|        -|   0.027|   0.000|   0:00:00.0| 2244.7M|
[04/09 22:11:10    216s] |    0.27%|        0|   0.027|   0.000|   0:00:00.0| 2244.7M|
[04/09 22:11:10    216s] #optDebug: <stH: 1.6720 MiSeL: 13.2530>
[04/09 22:11:10    216s] |    0.27%|        0|   0.027|   0.000|   0:00:00.0| 2244.7M|
[04/09 22:11:10    216s] |    0.27%|        2|   0.027|   0.000|   0:00:00.0| 2263.8M|
[04/09 22:11:10    216s] |    0.27%|        0|   0.027|   0.000|   0:00:00.0| 2263.8M|
[04/09 22:11:10    216s] #optDebug: <stH: 1.6720 MiSeL: 13.2530>
[04/09 22:11:10    216s] #optDebug: RTR_SNLTF <10.0000 1.6720> <16.7200> 
[04/09 22:11:10    217s] |    0.27%|        0|   0.027|   0.000|   0:00:00.0| 2263.8M|
[04/09 22:11:10    217s] +---------+---------+--------+--------+------------+--------+
[04/09 22:11:10    217s] Reclaim Optimization End WNS Slack 0.027  TNS Slack 0.000 Density 0.27
[04/09 22:11:10    217s] 
[04/09 22:11:10    217s] ** Summary: Restruct = 0 Buffer Deletion = 2 Declone = 0 Resize = 0 **
[04/09 22:11:10    217s] --------------------------------------------------------------
[04/09 22:11:10    217s] |                                   | Total     | Sequential |
[04/09 22:11:10    217s] --------------------------------------------------------------
[04/09 22:11:10    217s] | Num insts resized                 |       0  |       0    |
[04/09 22:11:10    217s] | Num insts undone                  |       0  |       0    |
[04/09 22:11:10    217s] | Num insts Downsized               |       0  |       0    |
[04/09 22:11:10    217s] | Num insts Samesized               |       0  |       0    |
[04/09 22:11:10    217s] | Num insts Upsized                 |       0  |       0    |
[04/09 22:11:10    217s] | Num multiple commits+uncommits    |       0  |       -    |
[04/09 22:11:10    217s] --------------------------------------------------------------
[04/09 22:11:10    217s] Bottom Preferred Layer:
[04/09 22:11:10    217s] +-----------+------------+----------+
[04/09 22:11:10    217s] |   Layer   |    CLK     |   Rule   |
[04/09 22:11:10    217s] +-----------+------------+----------+
[04/09 22:11:10    217s] | M3 (z=3)  |          3 | default  |
[04/09 22:11:10    217s] +-----------+------------+----------+
[04/09 22:11:10    217s] | M5 (z=5)  |          5 | CTS_RULE |
[04/09 22:11:10    217s] +-----------+------------+----------+
[04/09 22:11:10    217s] Via Pillar Rule:
[04/09 22:11:10    217s]     None
[04/09 22:11:10    217s] 
[04/09 22:11:10    217s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[04/09 22:11:10    217s] End: Core Area Reclaim Optimization (cpu = 0:00:01.9) (real = 0:00:02.0) **
[04/09 22:11:10    217s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2263.8M, EPOCH TIME: 1712725870.391444
[04/09 22:11:10    217s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2818).
[04/09 22:11:10    217s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:11:10    217s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:11:10    217s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:11:10    217s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.019, MEM:2263.8M, EPOCH TIME: 1712725870.410115
[04/09 22:11:10    217s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2263.8M, EPOCH TIME: 1712725870.412558
[04/09 22:11:10    217s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2263.8M, EPOCH TIME: 1712725870.412884
[04/09 22:11:10    217s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2263.8M, EPOCH TIME: 1712725870.426048
[04/09 22:11:10    217s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:11:10    217s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:11:10    217s] 
[04/09 22:11:10    217s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 22:11:10    217s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.090, REAL:0.090, MEM:2263.8M, EPOCH TIME: 1712725870.516399
[04/09 22:11:10    217s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2263.8M, EPOCH TIME: 1712725870.516756
[04/09 22:11:10    217s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.010, REAL:0.000, MEM:2263.8M, EPOCH TIME: 1712725870.516933
[04/09 22:11:10    217s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2263.8M, EPOCH TIME: 1712725870.517190
[04/09 22:11:10    217s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:2263.8M, EPOCH TIME: 1712725870.517550
[04/09 22:11:10    217s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.120, REAL:0.105, MEM:2263.8M, EPOCH TIME: 1712725870.517827
[04/09 22:11:10    217s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.120, REAL:0.105, MEM:2263.8M, EPOCH TIME: 1712725870.517966
[04/09 22:11:10    217s] TDRefine: refinePlace mode is spiral
[04/09 22:11:10    217s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.20364.9
[04/09 22:11:10    217s] OPERPROF: Starting RefinePlace at level 1, MEM:2263.8M, EPOCH TIME: 1712725870.518167
[04/09 22:11:10    217s] *** Starting refinePlace (0:03:37 mem=2263.8M) ***
[04/09 22:11:10    217s] Total net bbox length = 3.166e+04 (1.262e+04 1.903e+04) (ext = 5.328e+03)
[04/09 22:11:10    217s] 
[04/09 22:11:10    217s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 22:11:10    217s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/09 22:11:10    217s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2263.8M, EPOCH TIME: 1712725870.530055
[04/09 22:11:10    217s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.001, MEM:2263.8M, EPOCH TIME: 1712725870.531340
[04/09 22:11:10    217s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[04/09 22:11:10    217s] Type 'man IMPSP-5140' for more detail.
[04/09 22:11:10    217s] **WARN: (IMPSP-315):	Found 75 instances insts with no PG Term connections.
[04/09 22:11:10    217s] Type 'man IMPSP-315' for more detail.
[04/09 22:11:10    217s] (I)      Default pattern map key = fifo1_sram_default.
[04/09 22:11:10    217s] (I)      Default pattern map key = fifo1_sram_default.
[04/09 22:11:10    217s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2263.8M, EPOCH TIME: 1712725870.536352
[04/09 22:11:10    217s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.001, MEM:2263.8M, EPOCH TIME: 1712725870.537671
[04/09 22:11:10    217s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2263.8M, EPOCH TIME: 1712725870.537870
[04/09 22:11:10    217s] Starting refinePlace ...
[04/09 22:11:10    217s] (I)      Default pattern map key = fifo1_sram_default.
[04/09 22:11:10    217s] One DDP V2 for no tweak run.
[04/09 22:11:10    217s] 
[04/09 22:11:10    217s] Running Spiral with 1 thread in Normal Mode  fetchWidth=289 
[04/09 22:11:10    217s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[04/09 22:11:10    217s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[04/09 22:11:10    217s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[04/09 22:11:10    217s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2263.8MB) @(0:03:37 - 0:03:37).
[04/09 22:11:10    217s] Since WEEQ reclaim is enabled, PA align is changed to limited mode.
[04/09 22:11:10    217s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/09 22:11:10    217s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2263.8MB
[04/09 22:11:10    217s] Statistics of distance of Instance movement in refine placement:
[04/09 22:11:10    217s]   maximum (X+Y) =         0.00 um
[04/09 22:11:10    217s]   mean    (X+Y) =         0.00 um
[04/09 22:11:10    217s] Summary Report:
[04/09 22:11:10    217s] Instances move: 0 (out of 284 movable)
[04/09 22:11:10    217s] Instances flipped: 0
[04/09 22:11:10    217s] Mean displacement: 0.00 um
[04/09 22:11:10    217s] Max displacement: 0.00 um 
[04/09 22:11:10    217s] Total instances moved : 0
[04/09 22:11:10    217s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.030, REAL:0.031, MEM:2263.8M, EPOCH TIME: 1712725870.568710
[04/09 22:11:10    217s] Total net bbox length = 3.166e+04 (1.262e+04 1.903e+04) (ext = 5.328e+03)
[04/09 22:11:10    217s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2263.8MB
[04/09 22:11:10    217s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=2263.8MB) @(0:03:37 - 0:03:37).
[04/09 22:11:10    217s] *** Finished refinePlace (0:03:37 mem=2263.8M) ***
[04/09 22:11:10    217s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.20364.9
[04/09 22:11:10    217s] OPERPROF: Finished RefinePlace at level 1, CPU:0.050, REAL:0.052, MEM:2263.8M, EPOCH TIME: 1712725870.569802
[04/09 22:11:10    217s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2263.8M, EPOCH TIME: 1712725870.576422
[04/09 22:11:10    217s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2459).
[04/09 22:11:10    217s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:11:10    217s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:11:10    217s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:11:10    217s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.030, MEM:2263.8M, EPOCH TIME: 1712725870.606304
[04/09 22:11:10    217s] *** maximum move = 0.00 um ***
[04/09 22:11:10    217s] *** Finished re-routing un-routed nets (2263.8M) ***
[04/09 22:11:10    217s] OPERPROF: Starting DPlace-Init at level 1, MEM:2263.8M, EPOCH TIME: 1712725870.651098
[04/09 22:11:10    217s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2263.8M, EPOCH TIME: 1712725870.675697
[04/09 22:11:10    217s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:11:10    217s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:11:10    217s] 
[04/09 22:11:10    217s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 22:11:10    217s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.190, REAL:0.184, MEM:2263.8M, EPOCH TIME: 1712725870.859457
[04/09 22:11:10    217s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2263.8M, EPOCH TIME: 1712725870.860059
[04/09 22:11:10    217s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2263.8M, EPOCH TIME: 1712725870.860435
[04/09 22:11:10    217s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2263.8M, EPOCH TIME: 1712725870.860985
[04/09 22:11:10    217s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.001, MEM:2263.8M, EPOCH TIME: 1712725870.861733
[04/09 22:11:10    217s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.210, REAL:0.211, MEM:2263.8M, EPOCH TIME: 1712725870.862381
[04/09 22:11:11    217s] 
[04/09 22:11:11    217s] *** Finish Physical Update (cpu=0:00:00.7 real=0:00:01.0 mem=2263.8M) ***
[04/09 22:11:11    217s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.20364.14
[04/09 22:11:11    217s] *** AreaOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:02.6/0:00:02.6 (1.0), totSession cpu/real = 0:03:37.7/0:04:48.8 (0.8), mem = 2263.8M
[04/09 22:11:11    217s] 
[04/09 22:11:11    217s] =============================================================================================
[04/09 22:11:11    217s]  Step TAT Report : AreaOpt #1 / ccopt_design #1                                 21.14-s109_1
[04/09 22:11:11    217s] =============================================================================================
[04/09 22:11:11    217s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/09 22:11:11    217s] ---------------------------------------------------------------------------------------------
[04/09 22:11:11    217s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 22:11:11    217s] [ LibAnalyzerInit        ]      1   0:00:01.1  (  42.1 % )     0:00:01.1 /  0:00:01.1    1.0
[04/09 22:11:11    217s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 22:11:11    217s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 22:11:11    217s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   5.9 % )     0:00:00.2 /  0:00:00.2    1.0
[04/09 22:11:11    217s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 22:11:11    217s] [ OptimizationStep       ]      1   0:00:00.0  (   0.8 % )     0:00:00.3 /  0:00:00.3    1.0
[04/09 22:11:11    217s] [ OptSingleIteration     ]      5   0:00:00.0  (   1.4 % )     0:00:00.3 /  0:00:00.2    1.0
[04/09 22:11:11    217s] [ OptGetWeight           ]     45   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 22:11:11    217s] [ OptEval                ]     45   0:00:00.2  (   6.9 % )     0:00:00.2 /  0:00:00.2    0.8
[04/09 22:11:11    217s] [ OptCommit              ]     45   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 22:11:11    217s] [ PostCommitDelayUpdate  ]     45   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.7
[04/09 22:11:11    217s] [ IncrDelayCalc          ]      3   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 22:11:11    217s] [ RefinePlace            ]      1   0:00:00.6  (  24.6 % )     0:00:00.7 /  0:00:00.7    1.0
[04/09 22:11:11    217s] [ TimingUpdate           ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    1.1
[04/09 22:11:11    217s] [ IncrTimingUpdate       ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 22:11:11    217s] [ MISC                   ]          0:00:00.4  (  15.4 % )     0:00:00.4 /  0:00:00.4    0.9
[04/09 22:11:11    217s] ---------------------------------------------------------------------------------------------
[04/09 22:11:11    217s]  AreaOpt #1 TOTAL                   0:00:02.6  ( 100.0 % )     0:00:02.6 /  0:00:02.6    1.0
[04/09 22:11:11    217s] ---------------------------------------------------------------------------------------------
[04/09 22:11:11    217s] 
[04/09 22:11:11    217s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2244.7M, EPOCH TIME: 1712725871.066240
[04/09 22:11:11    217s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2534).
[04/09 22:11:11    217s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:11:11    217s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:11:11    217s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:11:11    217s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.017, MEM:2187.7M, EPOCH TIME: 1712725871.083204
[04/09 22:11:11    217s] TotalInstCnt at PhyDesignMc Destruction: 286
[04/09 22:11:11    217s] End: Area Reclaim Optimization (cpu=0:00:03, real=0:00:03, mem=2187.68M, totSessionCpu=0:03:38).
[04/09 22:11:11    217s] postCtsLateCongRepair #1 0
[04/09 22:11:11    217s] postCtsLateCongRepair #1 0
[04/09 22:11:11    217s] postCtsLateCongRepair #1 0
[04/09 22:11:11    217s] postCtsLateCongRepair #1 0
[04/09 22:11:11    217s] Starting local wire reclaim
[04/09 22:11:11    217s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2187.7M, EPOCH TIME: 1712725871.151409
[04/09 22:11:11    217s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2187.7M, EPOCH TIME: 1712725871.151688
[04/09 22:11:11    217s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2187.7M, EPOCH TIME: 1712725871.151979
[04/09 22:11:11    217s] Processing tracks to init pin-track alignment.
[04/09 22:11:11    217s] z: 2, totalTracks: 1
[04/09 22:11:11    217s] z: 4, totalTracks: 1
[04/09 22:11:11    217s] z: 6, totalTracks: 1
[04/09 22:11:11    217s] z: 8, totalTracks: 1
[04/09 22:11:11    217s] #spOpts: N=28 autoPA advPA hrOri=1 hrSnap=1 rpCkHalo=4 
[04/09 22:11:11    217s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2187.7M, EPOCH TIME: 1712725871.165897
[04/09 22:11:11    217s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:11:11    217s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:11:11    217s] 
[04/09 22:11:11    217s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 22:11:11    217s] 
[04/09 22:11:11    217s]  Skipping Bad Lib Cell Checking (CMU) !
[04/09 22:11:11    217s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.140, REAL:0.146, MEM:2187.7M, EPOCH TIME: 1712725871.311924
[04/09 22:11:11    217s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2187.7M, EPOCH TIME: 1712725871.312212
[04/09 22:11:11    217s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2187.7M, EPOCH TIME: 1712725871.312470
[04/09 22:11:11    217s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=2187.7MB).
[04/09 22:11:11    217s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.160, REAL:0.161, MEM:2187.7M, EPOCH TIME: 1712725871.312933
[04/09 22:11:11    217s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.160, REAL:0.161, MEM:2187.7M, EPOCH TIME: 1712725871.313079
[04/09 22:11:11    217s] TDRefine: refinePlace mode is spiral
[04/09 22:11:11    217s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.20364.10
[04/09 22:11:11    217s] OPERPROF:   Starting RefinePlace at level 2, MEM:2187.7M, EPOCH TIME: 1712725871.313291
[04/09 22:11:11    217s] *** Starting refinePlace (0:03:38 mem=2187.7M) ***
[04/09 22:11:11    217s] Total net bbox length = 3.166e+04 (1.262e+04 1.903e+04) (ext = 5.328e+03)
[04/09 22:11:11    217s] 
[04/09 22:11:11    217s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 22:11:11    217s] OPERPROF:     Starting CellHaloInit at level 3, MEM:2187.7M, EPOCH TIME: 1712725871.325623
[04/09 22:11:11    217s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.000, REAL:0.001, MEM:2187.7M, EPOCH TIME: 1712725871.327040
[04/09 22:11:11    217s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[04/09 22:11:11    217s] Type 'man IMPSP-5140' for more detail.
[04/09 22:11:11    217s] **WARN: (IMPSP-315):	Found 75 instances insts with no PG Term connections.
[04/09 22:11:11    217s] Type 'man IMPSP-315' for more detail.
[04/09 22:11:11    217s] (I)      Default pattern map key = fifo1_sram_default.
[04/09 22:11:11    217s] (I)      Default pattern map key = fifo1_sram_default.
[04/09 22:11:11    217s] OPERPROF:     Starting CellHaloInit at level 3, MEM:2187.7M, EPOCH TIME: 1712725871.332702
[04/09 22:11:11    217s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.000, REAL:0.001, MEM:2187.7M, EPOCH TIME: 1712725871.334096
[04/09 22:11:11    217s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2187.7M, EPOCH TIME: 1712725871.334346
[04/09 22:11:11    217s] Starting refinePlace ...
[04/09 22:11:11    217s] (I)      Default pattern map key = fifo1_sram_default.
[04/09 22:11:11    217s] One DDP V2 for no tweak run.
[04/09 22:11:11    217s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:2187.7M, EPOCH TIME: 1712725871.337483
[04/09 22:11:11    217s] OPERPROF:         Starting spMPad at level 5, MEM:2187.7M, EPOCH TIME: 1712725871.339202
[04/09 22:11:11    217s] OPERPROF:           Starting spContextMPad at level 6, MEM:2187.7M, EPOCH TIME: 1712725871.339657
[04/09 22:11:11    217s] OPERPROF:           Finished spContextMPad at level 6, CPU:0.000, REAL:0.000, MEM:2187.7M, EPOCH TIME: 1712725871.339815
[04/09 22:11:11    217s] MP Top (284): mp=1.050. U=0.003.
[04/09 22:11:11    217s] OPERPROF:         Finished spMPad at level 5, CPU:0.010, REAL:0.007, MEM:2187.7M, EPOCH TIME: 1712725871.345992
[04/09 22:11:11    217s] OPERPROF:         Starting spsTweakCongDB::buildTimingInfo at level 5, MEM:2187.7M, EPOCH TIME: 1712725871.346536
[04/09 22:11:11    217s] OPERPROF:           Starting initAAETimingInfo at level 6, MEM:2187.7M, EPOCH TIME: 1712725871.346700
[04/09 22:11:11    217s] OPERPROF:             Starting InitSKP at level 7, MEM:2187.7M, EPOCH TIME: 1712725871.347417
[04/09 22:11:11    217s] no activity file in design. spp won't run.
[04/09 22:11:11    217s] no activity file in design. spp won't run.
[04/09 22:11:11    217s] **WARN: [IO pin not placed] rdata[7]
[04/09 22:11:11    217s] **WARN: [IO pin not placed] rdata[6]
[04/09 22:11:11    217s] **WARN: [IO pin not placed] rdata[5]
[04/09 22:11:11    217s] **WARN: [IO pin not placed] rdata[4]
[04/09 22:11:11    217s] **WARN: [IO pin not placed] rdata[3]
[04/09 22:11:11    217s] **WARN: [IO pin not placed] rdata[2]
[04/09 22:11:11    217s] **WARN: [IO pin not placed] rdata[1]
[04/09 22:11:11    217s] **WARN: [IO pin not placed] rdata[0]
[04/09 22:11:11    217s] **WARN: [IO pin not placed] wfull
[04/09 22:11:11    217s] **WARN: [IO pin not placed] rempty
[04/09 22:11:11    217s] **WARN: [IO pin not placed] The ratio of IO pins are not placed: 10 / 25 = 40.00%
[04/09 22:11:11    218s] **WARN: (IMPSP-12502):	Slack driven placement is disabled because either timing libraries or timing constraint files are not provided.
[04/09 22:11:11    218s] SKP cleared!
[04/09 22:11:11    218s] OPERPROF:             Finished InitSKP at level 7, CPU:0.030, REAL:0.039, MEM:2187.7M, EPOCH TIME: 1712725871.386294
[04/09 22:11:11    218s] **WARN: AAE based timing driven is off.
[04/09 22:11:11    218s] Init TDGP AAE failed.
[04/09 22:11:11    218s] OPERPROF:           Finished initAAETimingInfo at level 6, CPU:0.030, REAL:0.040, MEM:2187.7M, EPOCH TIME: 1712725871.386619
[04/09 22:11:11    218s] OPERPROF:         Finished spsTweakCongDB::buildTimingInfo at level 5, CPU:0.030, REAL:0.040, MEM:2187.7M, EPOCH TIME: 1712725871.386785
[04/09 22:11:11    218s] Build timing info failed.
[04/09 22:11:11    218s] AAE Timing clean up.
[04/09 22:11:11    218s] Tweakage: fix icg 1, fix clk 0.
[04/09 22:11:11    218s] Tweakage: density cost 1, scale 0.4.
[04/09 22:11:11    218s] Tweakage: activity cost 0, scale 1.0.
[04/09 22:11:11    218s] OPERPROF:         Starting CoreOperation at level 5, MEM:2187.7M, EPOCH TIME: 1712725871.387095
[04/09 22:11:11    218s] OPERPROF:           Starting spsTweakCongEngine::runCongAwareTweak at level 6, MEM:2187.7M, EPOCH TIME: 1712725871.392609
[04/09 22:11:11    218s] Tweakage swap 5 pairs.
[04/09 22:11:11    218s] Tweakage swap 9 pairs.
[04/09 22:11:11    218s] Tweakage swap 1 pairs.
[04/09 22:11:11    218s] Tweakage swap 2 pairs.
[04/09 22:11:11    218s] Tweakage swap 3 pairs.
[04/09 22:11:11    218s] Tweakage swap 1 pairs.
[04/09 22:11:11    218s] Tweakage swap 0 pairs.
[04/09 22:11:11    218s] Tweakage swap 0 pairs.
[04/09 22:11:11    218s] Tweakage swap 0 pairs.
[04/09 22:11:11    218s] Tweakage swap 0 pairs.
[04/09 22:11:11    218s] Tweakage swap 0 pairs.
[04/09 22:11:11    218s] Tweakage swap 0 pairs.
[04/09 22:11:11    218s] Tweakage swap 1 pairs.
[04/09 22:11:11    218s] Tweakage swap 7 pairs.
[04/09 22:11:11    218s] Tweakage swap 0 pairs.
[04/09 22:11:11    218s] Tweakage swap 1 pairs.
[04/09 22:11:11    218s] Tweakage swap 0 pairs.
[04/09 22:11:11    218s] Tweakage swap 1 pairs.
[04/09 22:11:11    218s] Tweakage swap 0 pairs.
[04/09 22:11:11    218s] Tweakage swap 0 pairs.
[04/09 22:11:11    218s] Tweakage swap 0 pairs.
[04/09 22:11:11    218s] Tweakage swap 0 pairs.
[04/09 22:11:11    218s] Tweakage swap 0 pairs.
[04/09 22:11:11    218s] Tweakage swap 0 pairs.
[04/09 22:11:11    218s] Tweakage move 49 insts.
[04/09 22:11:11    218s] Tweakage move 17 insts.
[04/09 22:11:11    218s] Tweakage move 8 insts.
[04/09 22:11:11    218s] Tweakage move 5 insts.
[04/09 22:11:11    218s] OPERPROF:           Finished spsTweakCongEngine::runCongAwareTweak at level 6, CPU:0.070, REAL:0.059, MEM:2187.7M, EPOCH TIME: 1712725871.451326
[04/09 22:11:11    218s] OPERPROF:         Finished CoreOperation at level 5, CPU:0.070, REAL:0.065, MEM:2187.7M, EPOCH TIME: 1712725871.452079
[04/09 22:11:11    218s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:0.120, REAL:0.115, MEM:2187.7M, EPOCH TIME: 1712725871.452524
[04/09 22:11:11    218s] Move report: Congestion aware Tweak moves 87 insts, mean move: 3.01 um, max move: 28.27 um 
[04/09 22:11:11    218s] 	Max move on inst (FE_MDBC1_io_l_rdata_6_): (410.20, 739.74) --> (438.47, 739.74)
[04/09 22:11:11    218s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:00.1, real=0:00:00.0, mem=2187.7mb) @(0:03:38 - 0:03:38).
[04/09 22:11:11    218s] 
[04/09 22:11:11    218s] Running Spiral with 1 thread in Normal Mode  fetchWidth=289 
[04/09 22:11:11    218s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[04/09 22:11:11    218s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[04/09 22:11:11    218s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[04/09 22:11:11    218s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=2187.7MB) @(0:03:38 - 0:03:38).
[04/09 22:11:11    218s] Since WEEQ reclaim is enabled, PA align is changed to limited mode.
[04/09 22:11:11    218s] Move report: Detail placement moves 87 insts, mean move: 3.01 um, max move: 28.27 um 
[04/09 22:11:11    218s] 	Max move on inst (FE_MDBC1_io_l_rdata_6_): (410.20, 739.74) --> (438.47, 739.74)
[04/09 22:11:11    218s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2187.7MB
[04/09 22:11:11    218s] Statistics of distance of Instance movement in refine placement:
[04/09 22:11:11    218s]   maximum (X+Y) =        28.27 um
[04/09 22:11:11    218s]   inst (FE_MDBC1_io_l_rdata_6_) with max move: (410.2, 739.736) -> (438.472, 739.736)
[04/09 22:11:11    218s]   mean    (X+Y) =         3.01 um
[04/09 22:11:11    218s] Summary Report:
[04/09 22:11:11    218s] Instances move: 87 (out of 284 movable)
[04/09 22:11:11    218s] Instances flipped: 0
[04/09 22:11:11    218s] Mean displacement: 3.01 um
[04/09 22:11:11    218s] Max displacement: 28.27 um (Instance: FE_MDBC1_io_l_rdata_6_) (410.2, 739.736) -> (438.472, 739.736)
[04/09 22:11:11    218s] 	Length: 15 sites, height: 1 rows, site name: unit, cell type: NBUFFX8_HVT
[04/09 22:11:11    218s] Total instances moved : 87
[04/09 22:11:11    218s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.190, REAL:0.184, MEM:2187.7M, EPOCH TIME: 1712725871.518492
[04/09 22:11:11    218s] Total net bbox length = 3.158e+04 (1.260e+04 1.899e+04) (ext = 5.373e+03)
[04/09 22:11:11    218s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2187.7MB
[04/09 22:11:11    218s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=2187.7MB) @(0:03:38 - 0:03:38).
[04/09 22:11:11    218s] *** Finished refinePlace (0:03:38 mem=2187.7M) ***
[04/09 22:11:11    218s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.20364.10
[04/09 22:11:11    218s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.210, REAL:0.207, MEM:2187.7M, EPOCH TIME: 1712725871.519895
[04/09 22:11:11    218s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2187.7M, EPOCH TIME: 1712725871.520093
[04/09 22:11:11    218s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2459).
[04/09 22:11:11    218s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:11:11    218s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:11:11    218s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:11:11    218s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.040, REAL:0.033, MEM:2187.7M, EPOCH TIME: 1712725871.552803
[04/09 22:11:11    218s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.410, REAL:0.402, MEM:2187.7M, EPOCH TIME: 1712725871.553181
[04/09 22:11:11    218s] eGR doReRoute: optGuide
[04/09 22:11:11    218s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2187.7M, EPOCH TIME: 1712725871.574158
[04/09 22:11:11    218s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:11:11    218s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:11:11    218s] All LLGs are deleted
[04/09 22:11:11    218s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:11:11    218s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:11:11    218s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2187.7M, EPOCH TIME: 1712725871.574570
[04/09 22:11:11    218s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:2187.7M, EPOCH TIME: 1712725871.575376
[04/09 22:11:11    218s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.002, MEM:2187.7M, EPOCH TIME: 1712725871.576158
[04/09 22:11:11    218s] {MMLU 0 8 538}
[04/09 22:11:11    218s] ### Creating LA Mngr. totSessionCpu=0:03:38 mem=2187.7M
[04/09 22:11:11    218s] ### Creating LA Mngr, finished. totSessionCpu=0:03:38 mem=2187.7M
[04/09 22:11:11    218s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2187.68 MB )
[04/09 22:11:11    218s] (I)      ======================= Layers ========================
[04/09 22:11:11    218s] (I)      +-----+-----+--------------+---------+--------+-------+
[04/09 22:11:11    218s] (I)      | DB# |  ID |         Name |    Type | #Masks | Extra |
[04/09 22:11:11    218s] (I)      +-----+-----+--------------+---------+--------+-------+
[04/09 22:11:11    218s] (I)      |  33 |   0 |           CO |     cut |      1 |       |
[04/09 22:11:11    218s] (I)      |   1 |   1 |           M1 |    wire |      1 |       |
[04/09 22:11:11    218s] (I)      |  34 |   1 |         VIA1 |     cut |      1 |       |
[04/09 22:11:11    218s] (I)      |   2 |   2 |           M2 |    wire |      1 |       |
[04/09 22:11:11    218s] (I)      |  35 |   2 |         VIA2 |     cut |      1 |       |
[04/09 22:11:11    218s] (I)      |   3 |   3 |           M3 |    wire |      1 |       |
[04/09 22:11:11    218s] (I)      |  36 |   3 |         VIA3 |     cut |      1 |       |
[04/09 22:11:11    218s] (I)      |   4 |   4 |           M4 |    wire |      1 |       |
[04/09 22:11:11    218s] (I)      |  37 |   4 |         VIA4 |     cut |      1 |       |
[04/09 22:11:11    218s] (I)      |   5 |   5 |           M5 |    wire |      1 |       |
[04/09 22:11:11    218s] (I)      |  38 |   5 |         VIA5 |     cut |      1 |       |
[04/09 22:11:11    218s] (I)      |   6 |   6 |           M6 |    wire |      1 |       |
[04/09 22:11:11    218s] (I)      |  39 |   6 |         VIA6 |     cut |      1 |       |
[04/09 22:11:11    218s] (I)      |   7 |   7 |           M7 |    wire |      1 |       |
[04/09 22:11:11    218s] (I)      |  40 |   7 |         VIA7 |     cut |      1 |       |
[04/09 22:11:11    218s] (I)      |   8 |   8 |           M8 |    wire |      1 |       |
[04/09 22:11:11    218s] (I)      |  41 |   8 |         VIA8 |     cut |      1 |       |
[04/09 22:11:11    218s] (I)      |   9 |   9 |           M9 |    wire |      1 |       |
[04/09 22:11:11    218s] (I)      |  42 |   9 |       VIARDL |     cut |      1 |       |
[04/09 22:11:11    218s] (I)      |  10 |  10 |         MRDL |    wire |      1 |       |
[04/09 22:11:11    218s] (I)      +-----+-----+--------------+---------+--------+-------+
[04/09 22:11:11    218s] (I)      |  64 |  64 |        NWELL |   other |        |    MS |
[04/09 22:11:11    218s] (I)      |  65 |  65 |          DNW |   other |        |    MS |
[04/09 22:11:11    218s] (I)      |  66 |  66 |         DIFF |   other |        |    MS |
[04/09 22:11:11    218s] (I)      |  67 |  67 |         PIMP |   other |        |    MS |
[04/09 22:11:11    218s] (I)      |  68 |  68 |         NIMP |   other |        |    MS |
[04/09 22:11:11    218s] (I)      |  69 |  69 |      DIFF_18 |   other |        |    MS |
[04/09 22:11:11    218s] (I)      |  70 |  70 |          PAD |   other |        |    MS |
[04/09 22:11:11    218s] (I)      |  71 |  71 |       ESD_25 |   other |        |    MS |
[04/09 22:11:11    218s] (I)      |  72 |  72 |         SBLK |   other |        |    MS |
[04/09 22:11:11    218s] (I)      |  73 |  73 |       HVTIMP |   other |        |    MS |
[04/09 22:11:11    218s] (I)      |  74 |  74 |       LVTIMP |   other |        |    MS |
[04/09 22:11:11    218s] (I)      |  75 |  75 |        M1PIN |   other |        |    MS |
[04/09 22:11:11    218s] (I)      |  76 |  76 |        M2PIN |   other |        |    MS |
[04/09 22:11:11    218s] (I)      |  77 |  77 |        M3PIN |   other |        |    MS |
[04/09 22:11:11    218s] (I)      |  78 |  78 |        M4PIN |   other |        |    MS |
[04/09 22:11:11    218s] (I)      |  79 |  79 |        M5PIN |   other |        |    MS |
[04/09 22:11:11    218s] (I)      |  80 |  80 |        M6PIN |   other |        |    MS |
[04/09 22:11:11    218s] (I)      |  81 |  81 |        M7PIN |   other |        |    MS |
[04/09 22:11:11    218s] (I)      |  82 |  82 |        M8PIN |   other |        |    MS |
[04/09 22:11:11    218s] (I)      |  83 |  83 |        M9PIN |   other |        |    MS |
[04/09 22:11:11    218s] (I)      |  84 |  84 |     MRDL9PIN |   other |        |    MS |
[04/09 22:11:11    218s] (I)      |  85 |  85 |       HOTNWL |   other |        |    MS |
[04/09 22:11:11    218s] (I)      |  86 |  86 |         DIOD |   other |        |    MS |
[04/09 22:11:11    218s] (I)      |  87 |  87 |       BJTDMY |   other |        |    MS |
[04/09 22:11:11    218s] (I)      |  88 |  88 |          RNW |   other |        |    MS |
[04/09 22:11:11    218s] (I)      |  89 |  89 |        RMARK |   other |        |    MS |
[04/09 22:11:11    218s] (I)      |  90 |  90 |   prBoundary |   other |        |    MS |
[04/09 22:11:11    218s] (I)      |  91 |  91 |         LOGO |   other |        |    MS |
[04/09 22:11:11    218s] (I)      |  92 |  92 |           IP |   other |        |    MS |
[04/09 22:11:11    218s] (I)      |  93 |  93 |          RM1 |   other |        |    MS |
[04/09 22:11:11    218s] (I)      |  94 |  94 |          RM2 |   other |        |    MS |
[04/09 22:11:11    218s] (I)      |  95 |  95 |          RM3 |   other |        |    MS |
[04/09 22:11:11    218s] (I)      |  96 |  96 |          RM4 |   other |        |    MS |
[04/09 22:11:11    218s] (I)      |  97 |  97 |          RM5 |   other |        |    MS |
[04/09 22:11:11    218s] (I)      |  98 |  98 |          RM6 |   other |        |    MS |
[04/09 22:11:11    218s] (I)      |  99 |  99 |          RM7 |   other |        |    MS |
[04/09 22:11:11    218s] (I)      | 100 | 100 |          RM8 |   other |        |    MS |
[04/09 22:11:11    218s] (I)      | 101 | 101 |          RM9 |   other |        |    MS |
[04/09 22:11:11    218s] (I)      | 102 | 102 |      DM1EXCL |   other |        |    MS |
[04/09 22:11:11    218s] (I)      | 103 | 103 |      DM2EXCL |   other |        |    MS |
[04/09 22:11:11    218s] (I)      | 104 | 104 |      DM3EXCL |   other |        |    MS |
[04/09 22:11:11    218s] (I)      | 105 | 105 |      DM4EXCL |   other |        |    MS |
[04/09 22:11:11    218s] (I)      | 106 | 106 |      DM5EXCL |   other |        |    MS |
[04/09 22:11:11    218s] (I)      | 107 | 107 |      DM6EXCL |   other |        |    MS |
[04/09 22:11:11    218s] (I)      | 108 | 108 |      DM7EXCL |   other |        |    MS |
[04/09 22:11:11    218s] (I)      | 109 | 109 |      DM8EXCL |   other |        |    MS |
[04/09 22:11:11    218s] (I)      | 110 | 110 |      DM9EXCL |   other |        |    MS |
[04/09 22:11:11    218s] (I)      | 111 | 111 |      DIFF_25 |   other |        |    MS |
[04/09 22:11:11    218s] (I)      | 112 | 112 |      DIFF_FM |   other |        |    MS |
[04/09 22:11:11    218s] (I)      | 113 | 113 |        PO_FM |   other |        |    MS |
[04/09 22:11:11    218s] (I)      |   0 |   0 |           PO |   other |        |    MS |
[04/09 22:11:11    218s] (I)      | 114 | 114 | OverlapCheck | overlap |        |       |
[04/09 22:11:11    218s] (I)      +-----+-----+--------------+---------+--------+-------+
[04/09 22:11:11    218s] (I)      Started Import and model ( Curr Mem: 2187.68 MB )
[04/09 22:11:11    218s] (I)      Default pattern map key = fifo1_sram_default.
[04/09 22:11:11    218s] (I)      == Non-default Options ==
[04/09 22:11:11    218s] (I)      Maximum routing layer                              : 10
[04/09 22:11:11    218s] (I)      Number of threads                                  : 1
[04/09 22:11:11    218s] (I)      Method to set GCell size                           : row
[04/09 22:11:11    218s] (I)      Counted 44093 PG shapes. We will not process PG shapes layer by layer.
[04/09 22:11:11    218s] (I)      Use row-based GCell size
[04/09 22:11:11    218s] (I)      Use row-based GCell align
[04/09 22:11:11    218s] (I)      layer 0 area = 10000
[04/09 22:11:11    218s] (I)      layer 1 area = 16000
[04/09 22:11:11    218s] (I)      layer 2 area = 16000
[04/09 22:11:11    218s] (I)      layer 3 area = 16000
[04/09 22:11:11    218s] (I)      layer 4 area = 16000
[04/09 22:11:11    218s] (I)      layer 5 area = 16000
[04/09 22:11:11    218s] (I)      layer 6 area = 16000
[04/09 22:11:11    218s] (I)      layer 7 area = 16000
[04/09 22:11:11    218s] (I)      layer 8 area = 55000
[04/09 22:11:11    218s] (I)      layer 9 area = 4000000
[04/09 22:11:11    218s] (I)      GCell unit size   : 1672
[04/09 22:11:11    218s] (I)      GCell multiplier  : 1
[04/09 22:11:11    218s] (I)      GCell row height  : 1672
[04/09 22:11:11    218s] (I)      Actual row height : 1672
[04/09 22:11:11    218s] (I)      GCell align ref   : 310032 310032
[04/09 22:11:11    218s] [NR-eGR] Track table information for default rule: 
[04/09 22:11:11    218s] [NR-eGR] M1 has single uniform track structure
[04/09 22:11:11    218s] [NR-eGR] M2 has single uniform track structure
[04/09 22:11:11    218s] [NR-eGR] M3 has single uniform track structure
[04/09 22:11:11    218s] [NR-eGR] M4 has single uniform track structure
[04/09 22:11:11    218s] [NR-eGR] M5 has single uniform track structure
[04/09 22:11:11    218s] [NR-eGR] M6 has single uniform track structure
[04/09 22:11:11    218s] [NR-eGR] M7 has single uniform track structure
[04/09 22:11:11    218s] [NR-eGR] M8 has single uniform track structure
[04/09 22:11:11    218s] [NR-eGR] M9 has single uniform track structure
[04/09 22:11:11    218s] [NR-eGR] MRDL has single uniform track structure
[04/09 22:11:11    218s] (I)      ============== Default via ===============
[04/09 22:11:11    218s] (I)      +---+------------------+-----------------+
[04/09 22:11:11    218s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[04/09 22:11:11    218s] (I)      +---+------------------+-----------------+
[04/09 22:11:11    218s] (I)      | 1 |    1  VIA12SQ_C  |    1  VIA12SQ_C |
[04/09 22:11:11    218s] (I)      | 2 |    7  VIA23SQ_C  |    7  VIA23SQ_C |
[04/09 22:11:11    218s] (I)      | 3 |   13  VIA34SQ_C  |   13  VIA34SQ_C |
[04/09 22:11:11    218s] (I)      | 4 |   19  VIA45SQ_C  |   19  VIA45SQ_C |
[04/09 22:11:11    218s] (I)      | 5 |   25  VIA56SQ_C  |   25  VIA56SQ_C |
[04/09 22:11:11    218s] (I)      | 6 |   31  VIA67SQ_C  |   31  VIA67SQ_C |
[04/09 22:11:11    218s] (I)      | 7 |   37  VIA78SQ_C  |   37  VIA78SQ_C |
[04/09 22:11:11    218s] (I)      | 8 |   43  VIA89_C    |   44  VIA89     |
[04/09 22:11:11    218s] (I)      | 9 |   45  VIA9RDL    |   45  VIA9RDL   |
[04/09 22:11:11    218s] (I)      +---+------------------+-----------------+
[04/09 22:11:11    218s] [NR-eGR] Read 73417 PG shapes
[04/09 22:11:11    218s] [NR-eGR] Read 0 clock shapes
[04/09 22:11:11    218s] [NR-eGR] Read 0 other shapes
[04/09 22:11:11    218s] [NR-eGR] #Routing Blockages  : 0
[04/09 22:11:11    218s] [NR-eGR] #Instance Blockages : 8891
[04/09 22:11:11    218s] [NR-eGR] #PG Blockages       : 73417
[04/09 22:11:11    218s] [NR-eGR] #Halo Blockages     : 0
[04/09 22:11:11    218s] [NR-eGR] #Boundary Blockages : 0
[04/09 22:11:11    218s] [NR-eGR] #Clock Blockages    : 0
[04/09 22:11:11    218s] [NR-eGR] #Other Blockages    : 0
[04/09 22:11:11    218s] (I)      Design has 0 blackboxes considered as all layer blockages.
[04/09 22:11:11    218s] [NR-eGR] Num Prerouted Nets = 5  Num Prerouted Wires = 406
[04/09 22:11:11    218s] [NR-eGR] Read 340 nets ( ignored 5 )
[04/09 22:11:11    218s] (I)      early_global_route_priority property id does not exist.
[04/09 22:11:11    218s] (I)      Read Num Blocks=82308  Num Prerouted Wires=406  Num CS=0
[04/09 22:11:11    218s] (I)      Layer 1 (V) : #blockages 20795 : #preroutes 134
[04/09 22:11:11    218s] (I)      Layer 2 (H) : #blockages 21026 : #preroutes 146
[04/09 22:11:11    218s] (I)      Layer 3 (V) : #blockages 15375 : #preroutes 68
[04/09 22:11:11    218s] (I)      Layer 4 (H) : #blockages 11318 : #preroutes 38
[04/09 22:11:11    218s] (I)      Layer 5 (V) : #blockages 7870 : #preroutes 17
[04/09 22:11:11    218s] (I)      Layer 6 (H) : #blockages 4889 : #preroutes 3
[04/09 22:11:11    218s] (I)      Layer 7 (V) : #blockages 968 : #preroutes 0
[04/09 22:11:11    218s] (I)      Layer 8 (H) : #blockages 42 : #preroutes 0
[04/09 22:11:11    218s] (I)      Layer 9 (V) : #blockages 25 : #preroutes 0
[04/09 22:11:12    218s] (I)      Number of ignored nets                =      5
[04/09 22:11:12    218s] (I)      Number of connected nets              =      0
[04/09 22:11:12    218s] (I)      Number of fixed nets                  =      5.  Ignored: Yes
[04/09 22:11:12    218s] (I)      Number of clock nets                  =      8.  Ignored: No
[04/09 22:11:12    218s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[04/09 22:11:12    218s] (I)      Number of special nets                =      0.  Ignored: Yes
[04/09 22:11:12    218s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[04/09 22:11:12    218s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[04/09 22:11:12    218s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[04/09 22:11:12    218s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[04/09 22:11:12    218s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/09 22:11:12    218s] (I)      Ndr track 0 does not exist
[04/09 22:11:12    218s] (I)      Ndr track 0 does not exist
[04/09 22:11:12    218s] (I)      Ndr track 0 does not exist
[04/09 22:11:12    218s] (I)      ---------------------Grid Graph Info--------------------
[04/09 22:11:12    218s] (I)      Routing area        : (0, 0) - (1200096, 1200096)
[04/09 22:11:12    218s] (I)      Core area           : (310032, 310032) - (890064, 890064)
[04/09 22:11:12    218s] (I)      Site width          :   152  (dbu)
[04/09 22:11:12    218s] (I)      Row height          :  1672  (dbu)
[04/09 22:11:12    218s] (I)      GCell row height    :  1672  (dbu)
[04/09 22:11:12    218s] (I)      GCell width         :  1672  (dbu)
[04/09 22:11:12    218s] (I)      GCell height        :  1672  (dbu)
[04/09 22:11:12    218s] (I)      Grid                :   718   718    10
[04/09 22:11:12    218s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[04/09 22:11:12    218s] (I)      Vertical capacity   :     0  1672     0  1672     0  1672     0  1672     0  1672
[04/09 22:11:12    218s] (I)      Horizontal capacity :     0     0  1672     0  1672     0  1672     0  1672     0
[04/09 22:11:12    218s] (I)      Default wire width  :    50    56    56    56    56    56    56    56   160  2000
[04/09 22:11:12    218s] (I)      Default wire space  :    50    56    56    56    56    56    56    56    56  2000
[04/09 22:11:12    218s] (I)      Default wire pitch  :   100   112   112   112   112   112   112   112   216  4000
[04/09 22:11:12    218s] (I)      Default pitch size  :   100   152   304   304   608   608  1216  1216  2432  4864
[04/09 22:11:12    218s] (I)      First track coord   :   104   104   408   408   712   712  1320  1320  2536  4968
[04/09 22:11:12    218s] (I)      Num tracks per GCell: 16.72 11.00  5.50  5.50  2.75  2.75  1.38  1.38  0.69  0.34
[04/09 22:11:12    218s] (I)      Total num of tracks :  7895  7895  3947  3947  1973  1973   986   986   493   246
[04/09 22:11:12    218s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[04/09 22:11:12    218s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[04/09 22:11:12    218s] (I)      --------------------------------------------------------
[04/09 22:11:12    218s] 
[04/09 22:11:12    218s] [NR-eGR] ============ Routing rule table ============
[04/09 22:11:12    218s] [NR-eGR] Rule id: 0  Nets: 0
[04/09 22:11:12    218s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[04/09 22:11:12    218s] (I)                    Layer    2    3    4     5     6     7     8     9    10 
[04/09 22:11:12    218s] (I)                    Pitch  304  608  608  1216  1216  2432  2432  4864  9728 
[04/09 22:11:12    218s] (I)             #Used tracks    2    2    2     2     2     2     2     2     2 
[04/09 22:11:12    218s] (I)       #Fully used tracks    1    1    1     1     1     1     1     1     1 
[04/09 22:11:12    218s] [NR-eGR] Rule id: 1  Nets: 320
[04/09 22:11:12    218s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[04/09 22:11:12    218s] (I)                    Layer    2    3    4    5    6     7     8     9    10 
[04/09 22:11:12    218s] (I)                    Pitch  152  304  304  608  608  1216  1216  2432  4864 
[04/09 22:11:12    218s] (I)             #Used tracks    1    1    1    1    1     1     1     1     1 
[04/09 22:11:12    218s] (I)       #Fully used tracks    1    1    1    1    1     1     1     1     1 
[04/09 22:11:12    218s] [NR-eGR] Rule id: 2  Rule name: CTS_RULE  Nets: 0
[04/09 22:11:12    218s] (I)      ID:2 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):3/3
[04/09 22:11:12    218s] (I)                    Layer    2    3    4    5    6     7     8     9    10 
[04/09 22:11:12    218s] (I)                    Pitch  456  304  304  608  608  1216  1216  2432  4864 
[04/09 22:11:12    218s] (I)             #Used tracks    3    1    1    1    1     1     1     1     1 
[04/09 22:11:12    218s] (I)       #Fully used tracks    3    1    1    1    1     1     1     1     1 
[04/09 22:11:12    218s] [NR-eGR] ========================================
[04/09 22:11:12    218s] [NR-eGR] 
[04/09 22:11:12    218s] (I)      =============== Blocked Tracks ===============
[04/09 22:11:12    218s] (I)      +-------+---------+----------+---------------+
[04/09 22:11:12    218s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[04/09 22:11:12    218s] (I)      +-------+---------+----------+---------------+
[04/09 22:11:12    218s] (I)      |     1 |       0 |        0 |         0.00% |
[04/09 22:11:12    218s] (I)      |     2 | 5668610 |  1596010 |        28.16% |
[04/09 22:11:12    218s] (I)      |     3 | 2833946 |   755371 |        26.65% |
[04/09 22:11:12    218s] (I)      |     4 | 2833946 |   210155 |         7.42% |
[04/09 22:11:12    218s] (I)      |     5 | 1416614 |    93115 |         6.57% |
[04/09 22:11:12    218s] (I)      |     6 | 1416614 |    23286 |         1.64% |
[04/09 22:11:12    218s] (I)      |     7 |  707948 |    27421 |         3.87% |
[04/09 22:11:12    218s] (I)      |     8 |  707948 |    26642 |         3.76% |
[04/09 22:11:12    218s] (I)      |     9 |  353974 |      240 |         0.07% |
[04/09 22:11:12    218s] (I)      |    10 |  176628 |     8790 |         4.98% |
[04/09 22:11:12    218s] (I)      +-------+---------+----------+---------------+
[04/09 22:11:12    218s] (I)      Finished Import and model ( CPU: 0.51 sec, Real: 0.52 sec, Curr Mem: 2253.62 MB )
[04/09 22:11:12    218s] (I)      Reset routing kernel
[04/09 22:11:12    218s] (I)      Started Global Routing ( Curr Mem: 2253.62 MB )
[04/09 22:11:12    218s] (I)      totalPins=1087  totalGlobalPin=1079 (99.26%)
[04/09 22:11:12    218s] (I)      total 2D Cap : 13498256 = (4450757 H, 9047499 V)
[04/09 22:11:12    218s] [NR-eGR] Layer group 1: route 320 net(s) in layer range [2, 10]
[04/09 22:11:12    218s] (I)      
[04/09 22:11:12    218s] (I)      ============  Phase 1a Route ============
[04/09 22:11:12    218s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[04/09 22:11:12    219s] (I)      Usage: 18943 = (8121 H, 10822 V) = (0.18% H, 0.12% V) = (1.358e+04um H, 1.809e+04um V)
[04/09 22:11:12    219s] (I)      
[04/09 22:11:12    219s] (I)      ============  Phase 1b Route ============
[04/09 22:11:12    219s] (I)      Usage: 18995 = (8142 H, 10853 V) = (0.18% H, 0.12% V) = (1.361e+04um H, 1.815e+04um V)
[04/09 22:11:12    219s] (I)      Overflow of layer group 1: 0.01% H + 0.04% V. EstWL: 3.175964e+04um
[04/09 22:11:12    219s] (I)      Congestion metric : 0.01%H 0.04%V, 0.05%HV
[04/09 22:11:12    219s] (I)      Congestion threshold : each 60.00, sum 90.00
[04/09 22:11:12    219s] (I)      
[04/09 22:11:12    219s] (I)      ============  Phase 1c Route ============
[04/09 22:11:12    219s] (I)      Level2 Grid: 144 x 144
[04/09 22:11:12    219s] (I)      Usage: 19096 = (8158 H, 10938 V) = (0.18% H, 0.12% V) = (1.364e+04um H, 1.829e+04um V)
[04/09 22:11:12    219s] (I)      
[04/09 22:11:12    219s] (I)      ============  Phase 1d Route ============
[04/09 22:11:12    219s] (I)      Usage: 19097 = (8158 H, 10939 V) = (0.18% H, 0.12% V) = (1.364e+04um H, 1.829e+04um V)
[04/09 22:11:12    219s] (I)      
[04/09 22:11:12    219s] (I)      ============  Phase 1e Route ============
[04/09 22:11:12    219s] (I)      Usage: 19097 = (8158 H, 10939 V) = (0.18% H, 0.12% V) = (1.364e+04um H, 1.829e+04um V)
[04/09 22:11:12    219s] [NR-eGR] Early Global Route overflow of layer group 1: 0.01% H + 0.02% V. EstWL: 3.193018e+04um
[04/09 22:11:12    219s] (I)      
[04/09 22:11:12    219s] (I)      ============  Phase 1l Route ============
[04/09 22:11:12    219s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[04/09 22:11:12    219s] (I)      Layer  2:    4149907      2683         1     1444663     4218203    (25.51%) 
[04/09 22:11:12    219s] (I)      Layer  3:    2088355      4428         9      708488     2122945    (25.02%) 
[04/09 22:11:12    219s] (I)      Layer  4:    2651374      3205        15      140195     2691238    ( 4.95%) 
[04/09 22:11:12    219s] (I)      Layer  5:    1328765      2557         8       67446     1348270    ( 4.76%) 
[04/09 22:11:12    219s] (I)      Layer  6:    1401384      6162       137           0     1415716    ( 0.00%) 
[04/09 22:11:12    219s] (I)      Layer  7:     681555      1864        22       16545      691313    ( 2.34%) 
[04/09 22:11:12    219s] (I)      Layer  8:     682296       414        12       24040      683818    ( 3.40%) 
[04/09 22:11:12    219s] (I)      Layer  9:     353285        91        11      111009      242921    (31.36%) 
[04/09 22:11:12    219s] (I)      Layer 10:     167902         0         0      119161       57804    (67.34%) 
[04/09 22:11:12    219s] (I)      Total:      13504823     21404       215     2631545    13472224    (16.34%) 
[04/09 22:11:12    219s] (I)      
[04/09 22:11:12    219s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/09 22:11:12    219s] [NR-eGR]                        OverCon           OverCon            
[04/09 22:11:12    219s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[04/09 22:11:12    219s] [NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[04/09 22:11:12    219s] [NR-eGR] ---------------------------------------------------------------
[04/09 22:11:12    219s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/09 22:11:12    219s] [NR-eGR]      M2 ( 2)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/09 22:11:12    219s] [NR-eGR]      M3 ( 3)         9( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/09 22:11:12    219s] [NR-eGR]      M4 ( 4)        15( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/09 22:11:12    219s] [NR-eGR]      M5 ( 5)         8( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/09 22:11:12    219s] [NR-eGR]      M6 ( 6)        81( 0.02%)         6( 0.00%)   ( 0.02%) 
[04/09 22:11:12    219s] [NR-eGR]      M7 ( 7)        22( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/09 22:11:12    219s] [NR-eGR]      M8 ( 8)        12( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/09 22:11:12    219s] [NR-eGR]      M9 ( 9)        11( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/09 22:11:12    219s] [NR-eGR]    MRDL (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/09 22:11:12    219s] [NR-eGR] ---------------------------------------------------------------
[04/09 22:11:12    219s] [NR-eGR]        Total       159( 0.00%)         6( 0.00%)   ( 0.00%) 
[04/09 22:11:12    219s] [NR-eGR] 
[04/09 22:11:12    219s] (I)      Finished Global Routing ( CPU: 0.63 sec, Real: 0.62 sec, Curr Mem: 2253.62 MB )
[04/09 22:11:12    219s] (I)      total 2D Cap : 13529674 = (4461173 H, 9068501 V)
[04/09 22:11:13    219s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.01% V
[04/09 22:11:13    219s] (I)      ============= Track Assignment ============
[04/09 22:11:13    219s] (I)      Started Track Assignment (1T) ( Curr Mem: 2253.62 MB )
[04/09 22:11:13    219s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[04/09 22:11:13    219s] (I)      Run Multi-thread track assignment
[04/09 22:11:13    219s] (I)      Finished Track Assignment (1T) ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 2253.62 MB )
[04/09 22:11:13    219s] (I)      Started Export ( Curr Mem: 2253.62 MB )
[04/09 22:11:13    219s] [NR-eGR]               Length (um)  Vias 
[04/09 22:11:13    219s] [NR-eGR] --------------------------------
[04/09 22:11:13    219s] [NR-eGR]  M1    (1H)             0  1166 
[04/09 22:11:13    219s] [NR-eGR]  M2    (2V)          3969  1538 
[04/09 22:11:13    219s] [NR-eGR]  M3    (3H)          7182   748 
[04/09 22:11:13    219s] [NR-eGR]  M4    (4V)          5142   343 
[04/09 22:11:13    219s] [NR-eGR]  M5    (5H)          4150   302 
[04/09 22:11:13    219s] [NR-eGR]  M6    (6V)         10256   165 
[04/09 22:11:13    219s] [NR-eGR]  M7    (7H)          3133    36 
[04/09 22:11:13    219s] [NR-eGR]  M8    (8V)           680    11 
[04/09 22:11:13    219s] [NR-eGR]  M9    (9H)           158    30 
[04/09 22:11:13    219s] [NR-eGR]  MRDL  (10V)            0     0 
[04/09 22:11:13    219s] [NR-eGR] --------------------------------
[04/09 22:11:13    219s] [NR-eGR]        Total        34669  4339 
[04/09 22:11:13    219s] [NR-eGR] --------------------------------------------------------------------------
[04/09 22:11:13    219s] [NR-eGR] Total half perimeter of net bounding box: 31583um
[04/09 22:11:13    219s] [NR-eGR] Total length: 34669um, number of vias: 4339
[04/09 22:11:13    219s] [NR-eGR] --------------------------------------------------------------------------
[04/09 22:11:13    219s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[04/09 22:11:13    219s] [NR-eGR] --------------------------------------------------------------------------
[04/09 22:11:13    219s] (I)      Finished Export ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 2244.11 MB )
[04/09 22:11:13    219s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.74 sec, Real: 1.73 sec, Curr Mem: 2194.11 MB )
[04/09 22:11:13    219s] (I)      ======================================== Runtime Summary ========================================
[04/09 22:11:13    219s] (I)       Step                                              %       Start      Finish      Real       CPU 
[04/09 22:11:13    219s] (I)      -------------------------------------------------------------------------------------------------
[04/09 22:11:13    219s] (I)       Early Global Route kernel                   100.00%  149.91 sec  151.64 sec  1.73 sec  1.74 sec 
[04/09 22:11:13    219s] (I)       +-Import and model                           29.99%  149.94 sec  150.46 sec  0.52 sec  0.51 sec 
[04/09 22:11:13    219s] (I)       | +-Create place DB                           0.19%  149.94 sec  149.94 sec  0.00 sec  0.00 sec 
[04/09 22:11:13    219s] (I)       | | +-Import place data                       0.16%  149.94 sec  149.94 sec  0.00 sec  0.00 sec 
[04/09 22:11:13    219s] (I)       | | | +-Read instances and placement          0.04%  149.94 sec  149.94 sec  0.00 sec  0.00 sec 
[04/09 22:11:13    219s] (I)       | | | +-Read nets                             0.07%  149.94 sec  149.94 sec  0.00 sec  0.00 sec 
[04/09 22:11:13    219s] (I)       | +-Create route DB                          22.69%  149.94 sec  150.34 sec  0.39 sec  0.39 sec 
[04/09 22:11:13    219s] (I)       | | +-Import route data (1T)                 22.64%  149.95 sec  150.34 sec  0.39 sec  0.39 sec 
[04/09 22:11:13    219s] (I)       | | | +-Read blockages ( Layer 2-10 )         1.54%  149.95 sec  149.98 sec  0.03 sec  0.03 sec 
[04/09 22:11:13    219s] (I)       | | | | +-Read routing blockages              0.00%  149.95 sec  149.95 sec  0.00 sec  0.00 sec 
[04/09 22:11:13    219s] (I)       | | | | +-Read instance blockages             0.09%  149.95 sec  149.95 sec  0.00 sec  0.00 sec 
[04/09 22:11:13    219s] (I)       | | | | +-Read PG blockages                   1.24%  149.95 sec  149.98 sec  0.02 sec  0.03 sec 
[04/09 22:11:13    219s] (I)       | | | | +-Read clock blockages                0.01%  149.98 sec  149.98 sec  0.00 sec  0.00 sec 
[04/09 22:11:13    219s] (I)       | | | | +-Read other blockages                0.01%  149.98 sec  149.98 sec  0.00 sec  0.00 sec 
[04/09 22:11:13    219s] (I)       | | | | +-Read halo blockages                 0.00%  149.98 sec  149.98 sec  0.00 sec  0.00 sec 
[04/09 22:11:13    219s] (I)       | | | | +-Read boundary cut boxes             0.00%  149.98 sec  149.98 sec  0.00 sec  0.00 sec 
[04/09 22:11:13    219s] (I)       | | | +-Read blackboxes                       0.01%  149.98 sec  149.98 sec  0.00 sec  0.00 sec 
[04/09 22:11:13    219s] (I)       | | | +-Read prerouted                        0.03%  149.98 sec  149.98 sec  0.00 sec  0.00 sec 
[04/09 22:11:13    219s] (I)       | | | +-Read unlegalized nets                 0.00%  149.98 sec  149.98 sec  0.00 sec  0.00 sec 
[04/09 22:11:13    219s] (I)       | | | +-Read nets                             0.03%  149.98 sec  149.98 sec  0.00 sec  0.00 sec 
[04/09 22:11:13    219s] (I)       | | | +-Set up via pillars                    0.00%  149.98 sec  149.98 sec  0.00 sec  0.00 sec 
[04/09 22:11:13    219s] (I)       | | | +-Initialize 3D grid graph              2.72%  149.98 sec  150.03 sec  0.05 sec  0.05 sec 
[04/09 22:11:13    219s] (I)       | | | +-Model blockage capacity              17.67%  150.03 sec  150.34 sec  0.31 sec  0.31 sec 
[04/09 22:11:13    219s] (I)       | | | | +-Initialize 3D capacity             15.72%  150.03 sec  150.30 sec  0.27 sec  0.28 sec 
[04/09 22:11:13    219s] (I)       | +-Read aux data                             0.00%  150.34 sec  150.34 sec  0.00 sec  0.00 sec 
[04/09 22:11:13    219s] (I)       | +-Others data preparation                   0.23%  150.34 sec  150.34 sec  0.00 sec  0.00 sec 
[04/09 22:11:13    219s] (I)       | +-Create route kernel                       6.73%  150.34 sec  150.46 sec  0.12 sec  0.12 sec 
[04/09 22:11:13    219s] (I)       +-Global Routing                             35.98%  150.46 sec  151.09 sec  0.62 sec  0.63 sec 
[04/09 22:11:13    219s] (I)       | +-Initialization                            0.34%  150.46 sec  150.47 sec  0.01 sec  0.01 sec 
[04/09 22:11:13    219s] (I)       | +-Net group 1                              23.91%  150.47 sec  150.88 sec  0.41 sec  0.41 sec 
[04/09 22:11:13    219s] (I)       | | +-Generate topology                       0.04%  150.47 sec  150.47 sec  0.00 sec  0.00 sec 
[04/09 22:11:13    219s] (I)       | | +-Phase 1a                                4.29%  150.64 sec  150.71 sec  0.07 sec  0.08 sec 
[04/09 22:11:13    219s] (I)       | | | +-Pattern routing (1T)                  0.56%  150.64 sec  150.65 sec  0.01 sec  0.01 sec 
[04/09 22:11:13    219s] (I)       | | | +-Pattern Routing Avoiding Blockages    3.25%  150.65 sec  150.71 sec  0.06 sec  0.05 sec 
[04/09 22:11:13    219s] (I)       | | | +-Add via demand to 2D                  0.36%  150.71 sec  150.71 sec  0.01 sec  0.00 sec 
[04/09 22:11:13    219s] (I)       | | +-Phase 1b                                0.85%  150.71 sec  150.73 sec  0.01 sec  0.02 sec 
[04/09 22:11:13    219s] (I)       | | | +-Monotonic routing (1T)                0.68%  150.72 sec  150.73 sec  0.01 sec  0.01 sec 
[04/09 22:11:13    219s] (I)       | | +-Phase 1c                                1.96%  150.73 sec  150.76 sec  0.03 sec  0.03 sec 
[04/09 22:11:13    219s] (I)       | | | +-Two level Routing                     1.92%  150.73 sec  150.76 sec  0.03 sec  0.03 sec 
[04/09 22:11:13    219s] (I)       | | | | +-Two Level Routing (Regular)         0.72%  150.74 sec  150.75 sec  0.01 sec  0.01 sec 
[04/09 22:11:13    219s] (I)       | | | | +-Two Level Routing (Strong)          0.58%  150.75 sec  150.76 sec  0.01 sec  0.01 sec 
[04/09 22:11:13    219s] (I)       | | +-Phase 1d                                0.49%  150.76 sec  150.77 sec  0.01 sec  0.01 sec 
[04/09 22:11:13    219s] (I)       | | | +-Detoured routing (1T)                 0.47%  150.76 sec  150.77 sec  0.01 sec  0.01 sec 
[04/09 22:11:13    219s] (I)       | | +-Phase 1e                                0.19%  150.77 sec  150.78 sec  0.00 sec  0.00 sec 
[04/09 22:11:13    219s] (I)       | | | +-Route legalization                    0.04%  150.77 sec  150.77 sec  0.00 sec  0.00 sec 
[04/09 22:11:13    219s] (I)       | | | | +-Legalize Blockage Violations        0.02%  150.77 sec  150.77 sec  0.00 sec  0.00 sec 
[04/09 22:11:13    219s] (I)       | | +-Phase 1l                                6.05%  150.78 sec  150.88 sec  0.10 sec  0.10 sec 
[04/09 22:11:13    219s] (I)       | | | +-Layer assignment (1T)                 1.59%  150.85 sec  150.88 sec  0.03 sec  0.02 sec 
[04/09 22:11:13    219s] (I)       | +-Clean cong LA                             0.00%  150.88 sec  150.88 sec  0.00 sec  0.00 sec 
[04/09 22:11:13    219s] (I)       +-Export 3D cong map                         17.43%  151.09 sec  151.39 sec  0.30 sec  0.30 sec 
[04/09 22:11:13    219s] (I)       | +-Export 2D cong map                        1.94%  151.35 sec  151.39 sec  0.03 sec  0.03 sec 
[04/09 22:11:13    219s] (I)       +-Extract Global 3D Wires                     0.04%  151.39 sec  151.39 sec  0.00 sec  0.00 sec 
[04/09 22:11:13    219s] (I)       +-Track Assignment (1T)                       8.82%  151.39 sec  151.54 sec  0.15 sec  0.15 sec 
[04/09 22:11:13    219s] (I)       | +-Initialization                            0.01%  151.39 sec  151.39 sec  0.00 sec  0.00 sec 
[04/09 22:11:13    219s] (I)       | +-Track Assignment Kernel                   8.71%  151.39 sec  151.54 sec  0.15 sec  0.15 sec 
[04/09 22:11:13    219s] (I)       | +-Free Memory                               0.00%  151.54 sec  151.54 sec  0.00 sec  0.00 sec 
[04/09 22:11:13    219s] (I)       +-Export                                      3.88%  151.55 sec  151.61 sec  0.07 sec  0.07 sec 
[04/09 22:11:13    219s] (I)       | +-Export DB wires                           0.19%  151.55 sec  151.55 sec  0.00 sec  0.00 sec 
[04/09 22:11:13    219s] (I)       | | +-Export all nets                         0.12%  151.55 sec  151.55 sec  0.00 sec  0.00 sec 
[04/09 22:11:13    219s] (I)       | | +-Set wire vias                           0.02%  151.55 sec  151.55 sec  0.00 sec  0.00 sec 
[04/09 22:11:13    219s] (I)       | +-Report wirelength                         0.65%  151.55 sec  151.56 sec  0.01 sec  0.02 sec 
[04/09 22:11:13    219s] (I)       | +-Update net boxes                          0.05%  151.56 sec  151.56 sec  0.00 sec  0.00 sec 
[04/09 22:11:13    219s] (I)       | +-Update timing                             2.87%  151.56 sec  151.61 sec  0.05 sec  0.05 sec 
[04/09 22:11:13    219s] (I)       +-Postprocess design                          1.43%  151.61 sec  151.64 sec  0.02 sec  0.03 sec 
[04/09 22:11:13    219s] (I)      ======================= Summary by functions ========================
[04/09 22:11:13    219s] (I)       Lv  Step                                      %      Real       CPU 
[04/09 22:11:13    219s] (I)      ---------------------------------------------------------------------
[04/09 22:11:13    219s] (I)        0  Early Global Route kernel           100.00%  1.73 sec  1.74 sec 
[04/09 22:11:13    219s] (I)        1  Global Routing                       35.98%  0.62 sec  0.63 sec 
[04/09 22:11:13    219s] (I)        1  Import and model                     29.99%  0.52 sec  0.51 sec 
[04/09 22:11:13    219s] (I)        1  Export 3D cong map                   17.43%  0.30 sec  0.30 sec 
[04/09 22:11:13    219s] (I)        1  Track Assignment (1T)                 8.82%  0.15 sec  0.15 sec 
[04/09 22:11:13    219s] (I)        1  Export                                3.88%  0.07 sec  0.07 sec 
[04/09 22:11:13    219s] (I)        1  Postprocess design                    1.43%  0.02 sec  0.03 sec 
[04/09 22:11:13    219s] (I)        1  Extract Global 3D Wires               0.04%  0.00 sec  0.00 sec 
[04/09 22:11:13    219s] (I)        2  Net group 1                          23.91%  0.41 sec  0.41 sec 
[04/09 22:11:13    219s] (I)        2  Create route DB                      22.69%  0.39 sec  0.39 sec 
[04/09 22:11:13    219s] (I)        2  Track Assignment Kernel               8.71%  0.15 sec  0.15 sec 
[04/09 22:11:13    219s] (I)        2  Create route kernel                   6.73%  0.12 sec  0.12 sec 
[04/09 22:11:13    219s] (I)        2  Update timing                         2.87%  0.05 sec  0.05 sec 
[04/09 22:11:13    219s] (I)        2  Export 2D cong map                    1.94%  0.03 sec  0.03 sec 
[04/09 22:11:13    219s] (I)        2  Report wirelength                     0.65%  0.01 sec  0.02 sec 
[04/09 22:11:13    219s] (I)        2  Initialization                        0.35%  0.01 sec  0.01 sec 
[04/09 22:11:13    219s] (I)        2  Others data preparation               0.23%  0.00 sec  0.00 sec 
[04/09 22:11:13    219s] (I)        2  Create place DB                       0.19%  0.00 sec  0.00 sec 
[04/09 22:11:13    219s] (I)        2  Export DB wires                       0.19%  0.00 sec  0.00 sec 
[04/09 22:11:13    219s] (I)        2  Update net boxes                      0.05%  0.00 sec  0.00 sec 
[04/09 22:11:13    219s] (I)        2  Free Memory                           0.00%  0.00 sec  0.00 sec 
[04/09 22:11:13    219s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[04/09 22:11:13    219s] (I)        2  Clean cong LA                         0.00%  0.00 sec  0.00 sec 
[04/09 22:11:13    219s] (I)        3  Import route data (1T)               22.64%  0.39 sec  0.39 sec 
[04/09 22:11:13    219s] (I)        3  Phase 1l                              6.05%  0.10 sec  0.10 sec 
[04/09 22:11:13    219s] (I)        3  Phase 1a                              4.29%  0.07 sec  0.08 sec 
[04/09 22:11:13    219s] (I)        3  Phase 1c                              1.96%  0.03 sec  0.03 sec 
[04/09 22:11:13    219s] (I)        3  Phase 1b                              0.85%  0.01 sec  0.02 sec 
[04/09 22:11:13    219s] (I)        3  Phase 1d                              0.49%  0.01 sec  0.01 sec 
[04/09 22:11:13    219s] (I)        3  Phase 1e                              0.19%  0.00 sec  0.00 sec 
[04/09 22:11:13    219s] (I)        3  Import place data                     0.16%  0.00 sec  0.00 sec 
[04/09 22:11:13    219s] (I)        3  Export all nets                       0.12%  0.00 sec  0.00 sec 
[04/09 22:11:13    219s] (I)        3  Generate topology                     0.04%  0.00 sec  0.00 sec 
[04/09 22:11:13    219s] (I)        3  Set wire vias                         0.02%  0.00 sec  0.00 sec 
[04/09 22:11:13    219s] (I)        4  Model blockage capacity              17.67%  0.31 sec  0.31 sec 
[04/09 22:11:13    219s] (I)        4  Pattern Routing Avoiding Blockages    3.25%  0.06 sec  0.05 sec 
[04/09 22:11:13    219s] (I)        4  Initialize 3D grid graph              2.72%  0.05 sec  0.05 sec 
[04/09 22:11:13    219s] (I)        4  Two level Routing                     1.92%  0.03 sec  0.03 sec 
[04/09 22:11:13    219s] (I)        4  Layer assignment (1T)                 1.59%  0.03 sec  0.02 sec 
[04/09 22:11:13    219s] (I)        4  Read blockages ( Layer 2-10 )         1.54%  0.03 sec  0.03 sec 
[04/09 22:11:13    219s] (I)        4  Monotonic routing (1T)                0.68%  0.01 sec  0.01 sec 
[04/09 22:11:13    219s] (I)        4  Pattern routing (1T)                  0.56%  0.01 sec  0.01 sec 
[04/09 22:11:13    219s] (I)        4  Detoured routing (1T)                 0.47%  0.01 sec  0.01 sec 
[04/09 22:11:13    219s] (I)        4  Add via demand to 2D                  0.36%  0.01 sec  0.00 sec 
[04/09 22:11:13    219s] (I)        4  Read nets                             0.10%  0.00 sec  0.00 sec 
[04/09 22:11:13    219s] (I)        4  Read instances and placement          0.04%  0.00 sec  0.00 sec 
[04/09 22:11:13    219s] (I)        4  Route legalization                    0.04%  0.00 sec  0.00 sec 
[04/09 22:11:13    219s] (I)        4  Read prerouted                        0.03%  0.00 sec  0.00 sec 
[04/09 22:11:13    219s] (I)        4  Read blackboxes                       0.01%  0.00 sec  0.00 sec 
[04/09 22:11:13    219s] (I)        4  Read unlegalized nets                 0.00%  0.00 sec  0.00 sec 
[04/09 22:11:13    219s] (I)        4  Set up via pillars                    0.00%  0.00 sec  0.00 sec 
[04/09 22:11:13    219s] (I)        5  Initialize 3D capacity               15.72%  0.27 sec  0.28 sec 
[04/09 22:11:13    219s] (I)        5  Read PG blockages                     1.24%  0.02 sec  0.03 sec 
[04/09 22:11:13    219s] (I)        5  Two Level Routing (Regular)           0.72%  0.01 sec  0.01 sec 
[04/09 22:11:13    219s] (I)        5  Two Level Routing (Strong)            0.58%  0.01 sec  0.01 sec 
[04/09 22:11:13    219s] (I)        5  Read instance blockages               0.09%  0.00 sec  0.00 sec 
[04/09 22:11:13    219s] (I)        5  Legalize Blockage Violations          0.02%  0.00 sec  0.00 sec 
[04/09 22:11:13    219s] (I)        5  Read clock blockages                  0.01%  0.00 sec  0.00 sec 
[04/09 22:11:13    219s] (I)        5  Read other blockages                  0.01%  0.00 sec  0.00 sec 
[04/09 22:11:13    219s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[04/09 22:11:13    219s] (I)        5  Read halo blockages                   0.00%  0.00 sec  0.00 sec 
[04/09 22:11:13    219s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[04/09 22:11:13    219s] **WARN: (IMPEXT-6191):	Using a captable file is not recommended for process nodes less than or equal to 32 nm due to parasitic accuracy concerns. The Quantus QRC technology file should be specified for all RC corners using the command create_rc_corner or update_rc_corner, which will then be used for preRoute and postRoute(effort level medium or high or signoff) extraction engines.
[04/09 22:11:13    219s] Type 'man IMPEXT-6191' for more detail.
[04/09 22:11:13    219s] Extraction called for design 'fifo1_sram' of instances=319 and nets=552 using extraction engine 'preRoute' .
[04/09 22:11:13    219s] PreRoute RC Extraction called for design fifo1_sram.
[04/09 22:11:13    219s] RC Extraction called in multi-corner(2) mode.
[04/09 22:11:13    219s] RCMode: PreRoute
[04/09 22:11:13    219s]       RC Corner Indexes            0       1   
[04/09 22:11:13    219s] Capacitance Scaling Factor   : 1.00000 1.00000 
[04/09 22:11:13    219s] Resistance Scaling Factor    : 1.00000 1.00000 
[04/09 22:11:13    219s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[04/09 22:11:13    219s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[04/09 22:11:13    219s] Shrink Factor                : 1.00000
[04/09 22:11:13    219s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/09 22:11:13    219s] Using capacitance table file ...
[04/09 22:11:13    219s] 
[04/09 22:11:13    219s] Trim Metal Layers:
[04/09 22:11:13    219s] LayerId::1 widthSet size::4
[04/09 22:11:13    219s] LayerId::2 widthSet size::4
[04/09 22:11:13    219s] LayerId::3 widthSet size::5
[04/09 22:11:13    219s] LayerId::4 widthSet size::5
[04/09 22:11:13    219s] LayerId::5 widthSet size::5
[04/09 22:11:13    219s] LayerId::6 widthSet size::5
[04/09 22:11:13    219s] LayerId::7 widthSet size::5
[04/09 22:11:13    219s] LayerId::8 widthSet size::5
[04/09 22:11:13    219s] LayerId::9 widthSet size::4
[04/09 22:11:13    219s] LayerId::10 widthSet size::2
[04/09 22:11:13    220s] Updating RC grid for preRoute extraction ...
[04/09 22:11:13    220s] eee: pegSigSF::1.070000
[04/09 22:11:13    220s] Initializing multi-corner capacitance tables ... 
[04/09 22:11:14    220s] Initializing multi-corner resistance tables ...
[04/09 22:11:14    220s] eee: l::1 avDens::0.093729 usedTrk::10561.592413 availTrk::112682.147875 sigTrk::10561.592413
[04/09 22:11:14    220s] eee: l::2 avDens::0.015652 usedTrk::240.136243 availTrk::15342.243761 sigTrk::240.136243
[04/09 22:11:14    220s] eee: l::3 avDens::0.043627 usedTrk::449.731280 availTrk::10308.582835 sigTrk::449.731280
[04/09 22:11:14    220s] eee: l::4 avDens::0.034869 usedTrk::2017.917285 availTrk::57870.575721 sigTrk::2017.917285
[04/09 22:11:14    220s] eee: l::5 avDens::0.074068 usedTrk::2136.650837 availTrk::28847.041716 sigTrk::2136.650837
[04/09 22:11:14    220s] eee: l::6 avDens::0.074645 usedTrk::2746.575658 availTrk::36795.000000 sigTrk::2746.575658
[04/09 22:11:14    220s] eee: l::7 avDens::0.097255 usedTrk::1717.037259 availTrk::17655.000000 sigTrk::1717.037259
[04/09 22:11:14    220s] eee: l::8 avDens::0.065464 usedTrk::734.503828 availTrk::11220.000000 sigTrk::734.503828
[04/09 22:11:14    220s] eee: l::9 avDens::0.036714 usedTrk::16.153947 availTrk::440.000000 sigTrk::16.153947
[04/09 22:11:14    220s] eee: l::10 avDens::0.000017 usedTrk::0.000897 availTrk::51.562500 sigTrk::0.000897
[04/09 22:11:14    220s] {RT cmax 0 10 10 {9 0} 1}
[04/09 22:11:14    220s] eee: LAM: n=32 LLS=2-3 HLS=3-5 rDens=0.296003 uaWl=1.000000 uaWlH=0.664441 aWlH=0.000000 lMod=0 pMax=0.935000 pMod=77 wcR=0.472500 newSi=0.001600 wHLS=1.181250 siPrev=0 viaL=0.000000
[04/09 22:11:14    220s] PreRoute RC Extraction DONE (CPU Time: 0:00:01.0  Real Time: 0:00:01.0  MEM: 2175.105M)
[04/09 22:11:14    221s] Compute RC Scale Done ...
[04/09 22:11:14    221s] OPERPROF: Starting HotSpotCal at level 1, MEM:2194.2M, EPOCH TIME: 1712725874.407038
[04/09 22:11:14    221s] [hotspot] +------------+---------------+---------------+
[04/09 22:11:14    221s] [hotspot] |            |   max hotspot | total hotspot |
[04/09 22:11:14    221s] [hotspot] +------------+---------------+---------------+
[04/09 22:11:14    221s] [hotspot] | normalized |          0.00 |          0.00 |
[04/09 22:11:14    221s] [hotspot] +------------+---------------+---------------+
[04/09 22:11:14    221s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[04/09 22:11:14    221s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[04/09 22:11:14    221s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.040, REAL:0.033, MEM:2194.2M, EPOCH TIME: 1712725874.440171
[04/09 22:11:14    221s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -resetVeryShortNets -rescheduleForAdherence  
[04/09 22:11:14    221s] Begin: GigaOpt Route Type Constraints Refinement
[04/09 22:11:14    221s] *** CongRefineRouteType #2 [begin] (ccopt_design #1) : totSession cpu/real = 0:03:41.1/0:04:52.2 (0.8), mem = 2194.2M
[04/09 22:11:14    221s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.20364.15
[04/09 22:11:14    221s] ### Creating RouteCongInterface, started
[04/09 22:11:14    221s] 
[04/09 22:11:14    221s] #optDebug:  {2, 1.000, 0.8500} {3, 0.867, 0.8500} {4, 0.735, 0.8500} {5, 0.602, 0.8500} {6, 0.470, 0.8500} {7, 0.337, 0.8014} {8, 0.072, 0.4751} {9, 0.004, 0.4037} {10, 0.004, 0.4037} 
[04/09 22:11:14    221s] 
[04/09 22:11:14    221s] #optDebug: {0, 1.000}
[04/09 22:11:14    221s] ### Creating RouteCongInterface, finished
[04/09 22:11:14    221s] Updated routing constraints on 0 nets.
[04/09 22:11:14    221s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.20364.15
[04/09 22:11:14    221s] Bottom Preferred Layer:
[04/09 22:11:14    221s] +-----------+------------+----------+
[04/09 22:11:14    221s] |   Layer   |    CLK     |   Rule   |
[04/09 22:11:14    221s] +-----------+------------+----------+
[04/09 22:11:14    221s] | M3 (z=3)  |          3 | default  |
[04/09 22:11:14    221s] +-----------+------------+----------+
[04/09 22:11:14    221s] | M5 (z=5)  |          5 | CTS_RULE |
[04/09 22:11:14    221s] +-----------+------------+----------+
[04/09 22:11:14    221s] Via Pillar Rule:
[04/09 22:11:14    221s]     None
[04/09 22:11:14    221s] *** CongRefineRouteType #2 [finish] (ccopt_design #1) : cpu/real = 0:00:00.3/0:00:00.3 (1.0), totSession cpu/real = 0:03:41.4/0:04:52.5 (0.8), mem = 2194.2M
[04/09 22:11:14    221s] 
[04/09 22:11:14    221s] =============================================================================================
[04/09 22:11:14    221s]  Step TAT Report : CongRefineRouteType #2 / ccopt_design #1                     21.14-s109_1
[04/09 22:11:14    221s] =============================================================================================
[04/09 22:11:14    221s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/09 22:11:14    221s] ---------------------------------------------------------------------------------------------
[04/09 22:11:14    221s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (  59.8 % )     0:00:00.2 /  0:00:00.2    1.0
[04/09 22:11:14    221s] [ MISC                   ]          0:00:00.1  (  40.2 % )     0:00:00.1 /  0:00:00.1    1.0
[04/09 22:11:14    221s] ---------------------------------------------------------------------------------------------
[04/09 22:11:14    221s]  CongRefineRouteType #2 TOTAL       0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.3    1.0
[04/09 22:11:14    221s] ---------------------------------------------------------------------------------------------
[04/09 22:11:14    221s] 
[04/09 22:11:14    221s] End: GigaOpt Route Type Constraints Refinement
[04/09 22:11:14    221s] skip EGR on cluster skew clock nets.
[04/09 22:11:14    221s] AAE_INFO: opIsDesignInPostRouteState() is 0
[04/09 22:11:14    221s] #################################################################################
[04/09 22:11:14    221s] # Design Stage: PreRoute
[04/09 22:11:14    221s] # Design Name: fifo1_sram
[04/09 22:11:14    221s] # Design Mode: 28nm
[04/09 22:11:14    221s] # Analysis Mode: MMMC Non-OCV 
[04/09 22:11:14    221s] # Parasitics Mode: No SPEF/RCDB 
[04/09 22:11:14    221s] # Signoff Settings: SI Off 
[04/09 22:11:14    221s] #################################################################################
[04/09 22:11:14    221s] Calculate delays in BcWc mode...
[04/09 22:11:14    221s] Topological Sorting (REAL = 0:00:00.0, MEM = 2192.2M, InitMEM = 2192.2M)
[04/09 22:11:14    221s] Start delay calculation (fullDC) (1 T). (MEM=2192.18)
[04/09 22:11:14    221s] End AAE Lib Interpolated Model. (MEM=2203.7 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/09 22:11:15    221s] Total number of fetched objects 538
[04/09 22:11:15    221s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/09 22:11:15    221s] End delay calculation. (MEM=2210.59 CPU=0:00:00.3 REAL=0:00:00.0)
[04/09 22:11:15    221s] End delay calculation (fullDC). (MEM=2210.59 CPU=0:00:00.4 REAL=0:00:01.0)
[04/09 22:11:15    221s] *** CDM Built up (cpu=0:00:00.4  real=0:00:01.0  mem= 2210.6M) ***
[04/09 22:11:15    221s] Begin: GigaOpt postEco DRV Optimization
[04/09 22:11:15    221s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -postCTS
[04/09 22:11:15    221s] *** DrvOpt #2 [begin] (ccopt_design #1) : totSession cpu/real = 0:03:42.0/0:04:53.1 (0.8), mem = 2210.6M
[04/09 22:11:15    221s] Info: 15 io nets excluded
[04/09 22:11:15    221s] Info: 5 nets with fixed/cover wires excluded.
[04/09 22:11:15    221s] Info: 8 clock nets excluded from IPO operation.
[04/09 22:11:15    221s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.20364.16
[04/09 22:11:15    221s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/09 22:11:15    221s] ### Creating PhyDesignMc. totSessionCpu=0:03:42 mem=2210.6M
[04/09 22:11:15    221s] OPERPROF: Starting DPlace-Init at level 1, MEM:2210.6M, EPOCH TIME: 1712725875.366548
[04/09 22:11:15    221s] Processing tracks to init pin-track alignment.
[04/09 22:11:15    221s] z: 2, totalTracks: 1
[04/09 22:11:15    221s] z: 4, totalTracks: 1
[04/09 22:11:15    221s] z: 6, totalTracks: 1
[04/09 22:11:15    221s] z: 8, totalTracks: 1
[04/09 22:11:15    221s] #spOpts: N=28 autoPA advPA hrOri=1 hrSnap=1 rpCkHalo=4 
[04/09 22:11:15    222s] All LLGs are deleted
[04/09 22:11:15    222s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:11:15    222s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:11:15    222s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2210.6M, EPOCH TIME: 1712725875.378354
[04/09 22:11:15    222s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.002, MEM:2210.6M, EPOCH TIME: 1712725875.380211
[04/09 22:11:15    222s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2210.6M, EPOCH TIME: 1712725875.382030
[04/09 22:11:15    222s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:11:15    222s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:11:15    222s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2210.6M, EPOCH TIME: 1712725875.382801
[04/09 22:11:15    222s] Max number of tech site patterns supported in site array is 256.
[04/09 22:11:15    222s] Core basic site is unit
[04/09 22:11:15    222s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2210.6M, EPOCH TIME: 1712725875.428175
[04/09 22:11:15    222s] After signature check, allow fast init is true, keep pre-filter is true.
[04/09 22:11:15    222s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[04/09 22:11:15    222s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.007, MEM:2210.6M, EPOCH TIME: 1712725875.435558
[04/09 22:11:15    222s] Fast DP-INIT is on for default
[04/09 22:11:15    222s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/09 22:11:15    222s] Atter site array init, number of instance map data is 0.
[04/09 22:11:15    222s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.140, REAL:0.141, MEM:2210.6M, EPOCH TIME: 1712725875.523990
[04/09 22:11:15    222s] 
[04/09 22:11:15    222s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 22:11:15    222s] 
[04/09 22:11:15    222s]  Skipping Bad Lib Cell Checking (CMU) !
[04/09 22:11:15    222s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.160, REAL:0.165, MEM:2210.6M, EPOCH TIME: 1712725875.546845
[04/09 22:11:15    222s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2210.6M, EPOCH TIME: 1712725875.547120
[04/09 22:11:15    222s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2210.6M, EPOCH TIME: 1712725875.547324
[04/09 22:11:15    222s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=2210.6MB).
[04/09 22:11:15    222s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.170, REAL:0.181, MEM:2210.6M, EPOCH TIME: 1712725875.547759
[04/09 22:11:15    222s] TotalInstCnt at PhyDesignMc Initialization: 286
[04/09 22:11:15    222s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:42 mem=2210.6M
[04/09 22:11:15    222s] ### Creating RouteCongInterface, started
[04/09 22:11:16    222s] 
[04/09 22:11:16    222s] #optDebug:  {2, 1.000, 0.8500} {3, 0.867, 0.8500} {4, 0.735, 0.8500} {5, 0.602, 0.8500} {6, 0.470, 0.7999} {7, 0.337, 0.6411} {8, 0.072, 0.3801} {9, 0.004, 0.3230} {10, 0.004, 0.3230} 
[04/09 22:11:16    222s] 
[04/09 22:11:16    222s] #optDebug: {0, 1.000}
[04/09 22:11:16    222s] ### Creating RouteCongInterface, finished
[04/09 22:11:16    222s] {MG  {9 0 24.3 1.8333} }
[04/09 22:11:16    222s] ### Creating LA Mngr. totSessionCpu=0:03:43 mem=2210.6M
[04/09 22:11:16    222s] ### Creating LA Mngr, finished. totSessionCpu=0:03:43 mem=2210.6M
[04/09 22:11:16    223s] [GPS-DRV] Optimizer parameters ============================= 
[04/09 22:11:16    223s] [GPS-DRV] maxDensity (design): 0.95
[04/09 22:11:16    223s] [GPS-DRV] maxLocalDensity: 0.98
[04/09 22:11:16    223s] [GPS-DRV] All active and enabled setup views
[04/09 22:11:16    223s] [GPS-DRV]     func_max_scenario
[04/09 22:11:16    223s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[04/09 22:11:16    223s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[04/09 22:11:16    223s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[04/09 22:11:16    223s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[04/09 22:11:16    223s] [GPS-DRV] timing-driven DRV settings
[04/09 22:11:16    223s] [GPS-DRV] TDSs { 0 0 0 0 0 0}
[04/09 22:11:16    223s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2244.9M, EPOCH TIME: 1712725876.437694
[04/09 22:11:16    223s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2244.9M, EPOCH TIME: 1712725876.438062
[04/09 22:11:16    223s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/09 22:11:16    223s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[04/09 22:11:16    223s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/09 22:11:16    223s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[04/09 22:11:16    223s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/09 22:11:16    223s] Info: violation cost 110.470619 (cap = 110.470619, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/09 22:11:16    223s] |     0|     0|     0.00|     9|    65|    -0.04|     0|     0|     0|     0|     0.35|     0.00|       0|       0|       0|  0.27%|          |         |
[04/09 22:11:16    223s] Info: violation cost 110.466774 (cap = 110.466774, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/09 22:11:16    223s] |     0|     0|     0.00|     8|    64|    -0.04|     0|     0|     0|     0|     0.35|     0.00|       1|       0|       1|  0.27%| 0:00:00.0|  2280.0M|
[04/09 22:11:16    223s] Info: violation cost 110.466774 (cap = 110.466774, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/09 22:11:16    223s] |     0|     0|     0.00|     8|    64|    -0.04|     0|     0|     0|     0|     0.35|     0.00|       0|       0|       0|  0.27%| 0:00:00.0|  2280.0M|
[04/09 22:11:16    223s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/09 22:11:16    223s] 
[04/09 22:11:16    223s] ###############################################################################
[04/09 22:11:16    223s] #
[04/09 22:11:16    223s] #  Large fanout net report:  
[04/09 22:11:16    223s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[04/09 22:11:16    223s] #     - current density: 0.27
[04/09 22:11:16    223s] #
[04/09 22:11:16    223s] #  List of high fanout nets:
[04/09 22:11:16    223s] #
[04/09 22:11:16    223s] ###############################################################################
[04/09 22:11:16    223s] Bottom Preferred Layer:
[04/09 22:11:16    223s] +-----------+------------+----------+
[04/09 22:11:16    223s] |   Layer   |    CLK     |   Rule   |
[04/09 22:11:16    223s] +-----------+------------+----------+
[04/09 22:11:16    223s] | M3 (z=3)  |          3 | default  |
[04/09 22:11:16    223s] +-----------+------------+----------+
[04/09 22:11:16    223s] | M5 (z=5)  |          5 | CTS_RULE |
[04/09 22:11:16    223s] +-----------+------------+----------+
[04/09 22:11:16    223s] Via Pillar Rule:
[04/09 22:11:16    223s]     None
[04/09 22:11:16    223s] 
[04/09 22:11:16    223s] 
[04/09 22:11:16    223s] =======================================================================
[04/09 22:11:16    223s]                 Reasons for remaining drv violations
[04/09 22:11:16    223s] =======================================================================
[04/09 22:11:16    223s] *info: Total 8 net(s) have violations which can't be fixed by DRV optimization.
[04/09 22:11:16    223s] 
[04/09 22:11:16    223s] MultiBuffering failure reasons
[04/09 22:11:16    223s] ------------------------------------------------
[04/09 22:11:16    223s] *info:     8 net(s): Could not be fixed because it is multi driver net.
[04/09 22:11:16    223s] 
[04/09 22:11:16    223s] 
[04/09 22:11:16    223s] *** Finish DRV Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=2280.0M) ***
[04/09 22:11:16    223s] 
[04/09 22:11:16    223s] Total-nets :: 341, Stn-nets :: 15, ratio :: 4.39883 %, Total-len 34669.7, Stn-len 0.03
[04/09 22:11:16    223s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2260.9M, EPOCH TIME: 1712725876.602135
[04/09 22:11:16    223s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2819).
[04/09 22:11:16    223s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:11:16    223s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:11:16    223s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:11:16    223s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.050, REAL:0.044, MEM:2194.9M, EPOCH TIME: 1712725876.646484
[04/09 22:11:16    223s] TotalInstCnt at PhyDesignMc Destruction: 287
[04/09 22:11:16    223s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.20364.16
[04/09 22:11:16    223s] *** DrvOpt #2 [finish] (ccopt_design #1) : cpu/real = 0:00:01.3/0:00:01.3 (1.0), totSession cpu/real = 0:03:43.3/0:04:54.4 (0.8), mem = 2194.9M
[04/09 22:11:16    223s] 
[04/09 22:11:16    223s] =============================================================================================
[04/09 22:11:16    223s]  Step TAT Report : DrvOpt #2 / ccopt_design #1                                  21.14-s109_1
[04/09 22:11:16    223s] =============================================================================================
[04/09 22:11:16    223s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/09 22:11:16    223s] ---------------------------------------------------------------------------------------------
[04/09 22:11:16    223s] [ SlackTraversorInit     ]      1   0:00:00.0  (   2.3 % )     0:00:00.0 /  0:00:00.0    1.0
[04/09 22:11:16    223s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 22:11:16    223s] [ PlacerInterfaceInit    ]      1   0:00:00.4  (  30.4 % )     0:00:00.4 /  0:00:00.4    1.0
[04/09 22:11:16    223s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 22:11:16    223s] [ RouteCongInterfaceInit ]      1   0:00:00.3  (  26.4 % )     0:00:00.3 /  0:00:00.3    1.0
[04/09 22:11:16    223s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 22:11:16    223s] [ OptimizationStep       ]      1   0:00:00.0  (   0.5 % )     0:00:00.1 /  0:00:00.1    1.1
[04/09 22:11:16    223s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.4 % )     0:00:00.1 /  0:00:00.1    0.9
[04/09 22:11:16    223s] [ OptGetWeight           ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 22:11:16    223s] [ OptEval                ]      2   0:00:00.0  (   2.6 % )     0:00:00.0 /  0:00:00.0    0.9
[04/09 22:11:16    223s] [ OptCommit              ]      2   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 22:11:16    223s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 22:11:16    223s] [ IncrDelayCalc          ]      4   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 22:11:16    223s] [ DrvFindVioNets         ]      3   0:00:00.0  (   2.4 % )     0:00:00.0 /  0:00:00.0    1.0
[04/09 22:11:16    223s] [ DrvComputeSummary      ]      3   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    1.5
[04/09 22:11:16    223s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 22:11:16    223s] [ MISC                   ]          0:00:00.4  (  31.1 % )     0:00:00.4 /  0:00:00.4    1.0
[04/09 22:11:16    223s] ---------------------------------------------------------------------------------------------
[04/09 22:11:16    223s]  DrvOpt #2 TOTAL                    0:00:01.3  ( 100.0 % )     0:00:01.3 /  0:00:01.3    1.0
[04/09 22:11:16    223s] ---------------------------------------------------------------------------------------------
[04/09 22:11:16    223s] 
[04/09 22:11:16    223s] End: GigaOpt postEco DRV Optimization
[04/09 22:11:16    223s] **INFO: Flow update: Design timing is met.
[04/09 22:11:16    223s] Running refinePlace -preserveRouting true -hardFence false
[04/09 22:11:16    223s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2194.9M, EPOCH TIME: 1712725876.654471
[04/09 22:11:16    223s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2194.9M, EPOCH TIME: 1712725876.654764
[04/09 22:11:16    223s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2194.9M, EPOCH TIME: 1712725876.655083
[04/09 22:11:16    223s] Processing tracks to init pin-track alignment.
[04/09 22:11:16    223s] z: 2, totalTracks: 1
[04/09 22:11:16    223s] z: 4, totalTracks: 1
[04/09 22:11:16    223s] z: 6, totalTracks: 1
[04/09 22:11:16    223s] z: 8, totalTracks: 1
[04/09 22:11:16    223s] #spOpts: N=28 autoPA advPA hrOri=1 hrSnap=1 rpCkHalo=4 
[04/09 22:11:16    223s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2194.9M, EPOCH TIME: 1712725876.668869
[04/09 22:11:16    223s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:11:16    223s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:11:16    223s] 
[04/09 22:11:16    223s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 22:11:16    223s] 
[04/09 22:11:16    223s]  Skipping Bad Lib Cell Checking (CMU) !
[04/09 22:11:16    223s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.130, REAL:0.127, MEM:2194.9M, EPOCH TIME: 1712725876.795674
[04/09 22:11:16    223s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2194.9M, EPOCH TIME: 1712725876.795909
[04/09 22:11:16    223s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2194.9M, EPOCH TIME: 1712725876.796074
[04/09 22:11:16    223s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2194.9MB).
[04/09 22:11:16    223s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.140, REAL:0.141, MEM:2194.9M, EPOCH TIME: 1712725876.796475
[04/09 22:11:16    223s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.140, REAL:0.142, MEM:2194.9M, EPOCH TIME: 1712725876.796635
[04/09 22:11:16    223s] TDRefine: refinePlace mode is spiral
[04/09 22:11:16    223s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.20364.11
[04/09 22:11:16    223s] OPERPROF:   Starting RefinePlace at level 2, MEM:2194.9M, EPOCH TIME: 1712725876.796834
[04/09 22:11:16    223s] *** Starting refinePlace (0:03:43 mem=2194.9M) ***
[04/09 22:11:16    223s] Total net bbox length = 3.160e+04 (1.261e+04 1.899e+04) (ext = 5.373e+03)
[04/09 22:11:16    223s] 
[04/09 22:11:16    223s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 22:11:16    223s] OPERPROF:     Starting CellHaloInit at level 3, MEM:2194.9M, EPOCH TIME: 1712725876.807748
[04/09 22:11:16    223s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.000, REAL:0.002, MEM:2194.9M, EPOCH TIME: 1712725876.809336
[04/09 22:11:16    223s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[04/09 22:11:16    223s] Type 'man IMPSP-5140' for more detail.
[04/09 22:11:16    223s] **WARN: (IMPSP-315):	Found 76 instances insts with no PG Term connections.
[04/09 22:11:16    223s] Type 'man IMPSP-315' for more detail.
[04/09 22:11:16    223s] (I)      Default pattern map key = fifo1_sram_default.
[04/09 22:11:16    223s] (I)      Default pattern map key = fifo1_sram_default.
[04/09 22:11:16    223s] 
[04/09 22:11:16    223s] Starting Small incrNP...
[04/09 22:11:16    223s] User Input Parameters:
[04/09 22:11:16    223s] - Congestion Driven    : Off
[04/09 22:11:16    223s] - Timing Driven        : Off
[04/09 22:11:16    223s] - Area-Violation Based : Off
[04/09 22:11:16    223s] - Start Rollback Level : -5
[04/09 22:11:16    223s] - Legalized            : On
[04/09 22:11:16    223s] - Window Based         : Off
[04/09 22:11:16    223s] - eDen incr mode       : Off
[04/09 22:11:16    223s] - Small incr mode      : On
[04/09 22:11:16    223s] 
[04/09 22:11:16    223s] OPERPROF:     Starting spReportDensityMap (exclude fixed instaces) at level 3, MEM:2194.9M, EPOCH TIME: 1712725876.813589
[04/09 22:11:16    223s] OPERPROF:       Starting Cal-LLG-Density-Map at level 4, MEM:2194.9M, EPOCH TIME: 1712725876.820086
[04/09 22:11:16    223s] OPERPROF:       Finished Cal-LLG-Density-Map at level 4, CPU:0.010, REAL:0.012, MEM:2194.9M, EPOCH TIME: 1712725876.832355
[04/09 22:11:16    223s] default core: bins with density > 0.750 =  0.00 % ( 0 / 2916 )
[04/09 22:11:16    223s] Density distribution unevenness ratio = 94.101%
[04/09 22:11:16    223s] OPERPROF:     Finished spReportDensityMap (exclude fixed instaces) at level 3, CPU:0.010, REAL:0.019, MEM:2194.9M, EPOCH TIME: 1712725876.832752
[04/09 22:11:16    223s] cost 0.589091, thresh 1.000000
[04/09 22:11:16    223s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2194.9M)
[04/09 22:11:16    223s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[04/09 22:11:16    223s] OPERPROF:     Starting CellHaloInit at level 3, MEM:2194.9M, EPOCH TIME: 1712725876.834892
[04/09 22:11:16    223s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.000, REAL:0.001, MEM:2194.9M, EPOCH TIME: 1712725876.836116
[04/09 22:11:16    223s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2194.9M, EPOCH TIME: 1712725876.836276
[04/09 22:11:16    223s] Starting refinePlace ...
[04/09 22:11:16    223s] (I)      Default pattern map key = fifo1_sram_default.
[04/09 22:11:16    223s] One DDP V2 for no tweak run.
[04/09 22:11:16    223s] (I)      Default pattern map key = fifo1_sram_default.
[04/09 22:11:16    223s]   Spread Effort: high, pre-route mode, useDDP on.
[04/09 22:11:16    223s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2194.9MB) @(0:03:43 - 0:03:43).
[04/09 22:11:16    223s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/09 22:11:16    223s] wireLenOptFixPriorityInst 96 inst fixed
[04/09 22:11:16    223s] 
[04/09 22:11:16    223s] Running Spiral with 1 thread in Normal Mode  fetchWidth=289 
[04/09 22:11:16    223s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[04/09 22:11:16    223s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[04/09 22:11:16    223s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[04/09 22:11:16    223s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=2194.9MB) @(0:03:43 - 0:03:44).
[04/09 22:11:16    223s] Since WEEQ reclaim is enabled, PA align is changed to limited mode.
[04/09 22:11:16    223s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/09 22:11:16    223s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2194.9MB
[04/09 22:11:16    223s] Statistics of distance of Instance movement in refine placement:
[04/09 22:11:16    223s]   maximum (X+Y) =         0.00 um
[04/09 22:11:16    223s]   mean    (X+Y) =         0.00 um
[04/09 22:11:16    223s] Summary Report:
[04/09 22:11:16    223s] Instances move: 0 (out of 285 movable)
[04/09 22:11:16    223s] Instances flipped: 0
[04/09 22:11:16    223s] Mean displacement: 0.00 um
[04/09 22:11:16    223s] Max displacement: 0.00 um 
[04/09 22:11:16    223s] Total instances moved : 0
[04/09 22:11:16    223s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.070, REAL:0.079, MEM:2194.9M, EPOCH TIME: 1712725876.915312
[04/09 22:11:16    223s] Total net bbox length = 3.160e+04 (1.261e+04 1.899e+04) (ext = 5.373e+03)
[04/09 22:11:16    223s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2194.9MB
[04/09 22:11:16    223s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=2194.9MB) @(0:03:43 - 0:03:44).
[04/09 22:11:16    223s] *** Finished refinePlace (0:03:44 mem=2194.9M) ***
[04/09 22:11:16    223s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.20364.11
[04/09 22:11:16    223s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.110, REAL:0.120, MEM:2194.9M, EPOCH TIME: 1712725876.916360
[04/09 22:11:16    223s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2194.9M, EPOCH TIME: 1712725876.916532
[04/09 22:11:16    223s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2460).
[04/09 22:11:16    223s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:11:16    223s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:11:16    223s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:11:16    223s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.030, REAL:0.029, MEM:2194.9M, EPOCH TIME: 1712725876.945413
[04/09 22:11:16    223s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.280, REAL:0.291, MEM:2194.9M, EPOCH TIME: 1712725876.945731
[04/09 22:11:16    223s] **INFO: Flow update: Design timing is met.
[04/09 22:11:16    223s] **INFO: Flow update: Design timing is met.
[04/09 22:11:16    223s] **INFO: Flow update: Design timing is met.
[04/09 22:11:16    223s] #optDebug: fT-D <X 1 0 0 0>
[04/09 22:11:16    223s] Register exp ratio and priority group on 0 nets on 539 nets : 
[04/09 22:11:16    223s] 
[04/09 22:11:16    223s] Active setup views:
[04/09 22:11:16    223s]  func_max_scenario
[04/09 22:11:16    223s]   Dominating endpoints: 0
[04/09 22:11:16    223s]   Dominating TNS: -0.000
[04/09 22:11:16    223s] 
[04/09 22:11:17    223s] **WARN: (IMPEXT-6191):	Using a captable file is not recommended for process nodes less than or equal to 32 nm due to parasitic accuracy concerns. The Quantus QRC technology file should be specified for all RC corners using the command create_rc_corner or update_rc_corner, which will then be used for preRoute and postRoute(effort level medium or high or signoff) extraction engines.
[04/09 22:11:17    223s] Type 'man IMPEXT-6191' for more detail.
[04/09 22:11:17    223s] Extraction called for design 'fifo1_sram' of instances=320 and nets=553 using extraction engine 'preRoute' .
[04/09 22:11:17    223s] PreRoute RC Extraction called for design fifo1_sram.
[04/09 22:11:17    223s] RC Extraction called in multi-corner(2) mode.
[04/09 22:11:17    223s] RCMode: PreRoute
[04/09 22:11:17    223s]       RC Corner Indexes            0       1   
[04/09 22:11:17    223s] Capacitance Scaling Factor   : 1.00000 1.00000 
[04/09 22:11:17    223s] Resistance Scaling Factor    : 1.00000 1.00000 
[04/09 22:11:17    223s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[04/09 22:11:17    223s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[04/09 22:11:17    223s] Shrink Factor                : 1.00000
[04/09 22:11:17    223s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/09 22:11:17    223s] Using capacitance table file ...
[04/09 22:11:17    223s] 
[04/09 22:11:17    223s] Trim Metal Layers:
[04/09 22:11:17    223s] LayerId::1 widthSet size::4
[04/09 22:11:17    223s] LayerId::2 widthSet size::4
[04/09 22:11:17    223s] LayerId::3 widthSet size::5
[04/09 22:11:17    223s] LayerId::4 widthSet size::5
[04/09 22:11:17    223s] LayerId::5 widthSet size::5
[04/09 22:11:17    223s] LayerId::6 widthSet size::5
[04/09 22:11:17    223s] LayerId::7 widthSet size::5
[04/09 22:11:17    223s] LayerId::8 widthSet size::5
[04/09 22:11:17    223s] LayerId::9 widthSet size::4
[04/09 22:11:17    223s] LayerId::10 widthSet size::2
[04/09 22:11:17    223s] Updating RC grid for preRoute extraction ...
[04/09 22:11:17    223s] eee: pegSigSF::1.070000
[04/09 22:11:17    223s] Initializing multi-corner capacitance tables ... 
[04/09 22:11:17    224s] Initializing multi-corner resistance tables ...
[04/09 22:11:17    224s] eee: l::1 avDens::0.093729 usedTrk::10561.592413 availTrk::112682.147875 sigTrk::10561.592413
[04/09 22:11:17    224s] eee: l::2 avDens::0.015652 usedTrk::240.136243 availTrk::15342.243761 sigTrk::240.136243
[04/09 22:11:17    224s] eee: l::3 avDens::0.043627 usedTrk::449.731280 availTrk::10308.582835 sigTrk::449.731280
[04/09 22:11:17    224s] eee: l::4 avDens::0.034869 usedTrk::2017.917285 availTrk::57870.575721 sigTrk::2017.917285
[04/09 22:11:17    224s] eee: l::5 avDens::0.074069 usedTrk::2136.678110 availTrk::28847.041716 sigTrk::2136.678110
[04/09 22:11:17    224s] eee: l::6 avDens::0.074645 usedTrk::2746.575658 availTrk::36795.000000 sigTrk::2746.575658
[04/09 22:11:17    224s] eee: l::7 avDens::0.097255 usedTrk::1717.037259 availTrk::17655.000000 sigTrk::1717.037259
[04/09 22:11:17    224s] eee: l::8 avDens::0.065464 usedTrk::734.503828 availTrk::11220.000000 sigTrk::734.503828
[04/09 22:11:17    224s] eee: l::9 avDens::0.036714 usedTrk::16.153947 availTrk::440.000000 sigTrk::16.153947
[04/09 22:11:17    224s] eee: l::10 avDens::0.000017 usedTrk::0.000897 availTrk::51.562500 sigTrk::0.000897
[04/09 22:11:17    224s] {RT cmax 0 10 10 {9 0} 1}
[04/09 22:11:17    224s] eee: LAM: n=32 LLS=2-3 HLS=3-5 rDens=0.296003 uaWl=1.000000 uaWlH=0.664446 aWlH=0.000000 lMod=0 pMax=0.935000 pMod=77 wcR=0.472500 newSi=0.001600 wHLS=1.181250 siPrev=0 viaL=0.000000
[04/09 22:11:17    224s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.8  Real Time: 0:00:00.0  MEM: 2176.574M)
[04/09 22:11:17    224s] Starting delay calculation for Setup views
[04/09 22:11:17    224s] AAE_INFO: opIsDesignInPostRouteState() is 0
[04/09 22:11:17    224s] #################################################################################
[04/09 22:11:17    224s] # Design Stage: PreRoute
[04/09 22:11:17    224s] # Design Name: fifo1_sram
[04/09 22:11:17    224s] # Design Mode: 28nm
[04/09 22:11:17    224s] # Analysis Mode: MMMC Non-OCV 
[04/09 22:11:17    224s] # Parasitics Mode: No SPEF/RCDB 
[04/09 22:11:17    224s] # Signoff Settings: SI Off 
[04/09 22:11:17    224s] #################################################################################
[04/09 22:11:17    224s] Calculate delays in BcWc mode...
[04/09 22:11:17    224s] Topological Sorting (REAL = 0:00:00.0, MEM = 2182.6M, InitMEM = 2182.6M)
[04/09 22:11:17    224s] Start delay calculation (fullDC) (1 T). (MEM=2182.61)
[04/09 22:11:17    224s] End AAE Lib Interpolated Model. (MEM=2194.12 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/09 22:11:18    224s] Total number of fetched objects 539
[04/09 22:11:18    224s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/09 22:11:18    224s] End delay calculation. (MEM=2210.55 CPU=0:00:00.3 REAL=0:00:00.0)
[04/09 22:11:18    224s] End delay calculation (fullDC). (MEM=2210.55 CPU=0:00:00.4 REAL=0:00:01.0)
[04/09 22:11:18    224s] *** CDM Built up (cpu=0:00:00.5  real=0:00:01.0  mem= 2210.5M) ***
[04/09 22:11:18    224s] *** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:01.0 totSessionCpu=0:03:45 mem=2210.5M)
[04/09 22:11:18    225s] Reported timing to dir ./timingReports
[04/09 22:11:18    225s] **optDesign ... cpu = 0:00:19, real = 0:00:20, mem = 1785.3M, totSessionCpu=0:03:45 **
[04/09 22:11:18    225s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2164.6M, EPOCH TIME: 1712725878.407742
[04/09 22:11:18    225s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:11:18    225s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:11:18    225s] 
[04/09 22:11:18    225s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 22:11:18    225s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.130, REAL:0.131, MEM:2164.6M, EPOCH TIME: 1712725878.538535
[04/09 22:11:18    225s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2175).
[04/09 22:11:18    225s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:11:22    225s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 func_max_scenario 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | INPUTS  | OUTPUTS |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.355  |  0.355  |  0.551  |   N/A   |   N/A   |  0.000  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |    0    |   N/A   |   N/A   |
|          All Paths:|   362   |   258   |   148   |   N/A   |   N/A   |    0    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      8 (64)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2180.0M, EPOCH TIME: 1712725882.863388
[04/09 22:11:22    225s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:11:22    225s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:11:22    225s] 
[04/09 22:11:22    225s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 22:11:22    225s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.130, REAL:0.131, MEM:2180.0M, EPOCH TIME: 1712725882.993993
[04/09 22:11:23    225s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2175).
[04/09 22:11:23    225s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:11:23    225s] Density: 0.273%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------------
OPERPROF: Starting spInitSiteArr at level 1, MEM:2180.0M, EPOCH TIME: 1712725883.059697
[04/09 22:11:23    225s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:11:23    225s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:11:23    226s] 
[04/09 22:11:23    226s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 22:11:23    226s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.240, REAL:0.241, MEM:2180.0M, EPOCH TIME: 1712725883.300942
[04/09 22:11:23    226s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2175).
[04/09 22:11:23    226s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:11:23    226s] **optDesign ... cpu = 0:00:21, real = 0:00:25, mem = 1787.0M, totSessionCpu=0:03:46 **
[04/09 22:11:23    226s] 
[04/09 22:11:23    226s] TimeStamp Deleting Cell Server Begin ...
[04/09 22:11:23    226s] Deleting Lib Analyzer.
[04/09 22:11:23    226s] 
[04/09 22:11:23    226s] TimeStamp Deleting Cell Server End ...
[04/09 22:11:23    226s] *** Finished optDesign ***
[04/09 22:11:23    226s] 
[04/09 22:11:23    226s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:25.4 real=0:00:29.4)
[04/09 22:11:23    226s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:02.6 real=0:00:02.6)
[04/09 22:11:23    226s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:03.0 real=0:00:03.0)
[04/09 22:11:23    226s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:02.2 real=0:00:02.2)
[04/09 22:11:23    226s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[04/09 22:11:23    226s] Info: Destroy the CCOpt slew target map.
[04/09 22:11:23    226s] clean pInstBBox. size 0
[04/09 22:11:23    226s] Set place::cacheFPlanSiteMark to 0
[04/09 22:11:23    226s] All LLGs are deleted
[04/09 22:11:23    226s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:11:23    226s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:11:23    226s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2180.0M, EPOCH TIME: 1712725883.585945
[04/09 22:11:23    226s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2180.0M, EPOCH TIME: 1712725883.586334
[04/09 22:11:23    226s] Info: pop threads available for lower-level modules during optimization.
[04/09 22:11:23    226s] 
[04/09 22:11:23    226s] *** Summary of all messages that are not suppressed in this session:
[04/09 22:11:23    226s] Severity  ID               Count  Summary                                  
[04/09 22:11:23    226s] WARNING   IMPEXT-6191          5  Using a captable file is not recommended...
[04/09 22:11:23    226s] WARNING   IMPSP-5140           3  Global net connect rules have not been c...
[04/09 22:11:23    226s] WARNING   IMPSP-12502          1  Slack driven placement is disabled becau...
[04/09 22:11:23    226s] WARNING   IMPSP-315            3  Found %d instances insts with no PG Term...
[04/09 22:11:23    226s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[04/09 22:11:23    226s] WARNING   IMPCCOPT-1026        3  Did not meet the insertion delay target ...
[04/09 22:11:23    226s] WARNING   IMPCCOPT-1033        3  Did not meet the max_capacitance constra...
[04/09 22:11:23    226s] WARNING   IMPCCOPT-1304        6  Net %s unexpectedly has no routing prese...
[04/09 22:11:23    226s] WARNING   IMPCCOPT-1059        6  Slackened off %s from %s to %s.          
[04/09 22:11:23    226s] WARNING   IMPCCOPT-2406       36  Clock halo disabled on instance '%s'. Cl...
[04/09 22:11:23    226s] WARNING   IMPCCOPT-2171       12  Unable to get/extract RC parasitics for ...
[04/09 22:11:23    226s] WARNING   IMPCCOPT-2169       12  Cannot extract parasitics for %s net '%s...
[04/09 22:11:23    226s] WARNING   IMPCCOPT-2220        3  CCOpt/PRO cannot construct a Route/RC gr...
[04/09 22:11:23    226s] WARNING   IMPCCOPT-2245        3  Cannot perform post-route optimization o...
[04/09 22:11:23    226s] WARNING   IMPCCOPT-4313        3  %s cannot determine the drive strength o...
[04/09 22:11:23    226s] WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
[04/09 22:11:23    226s] WARNING   IMPCCOPT-2276        3  CCOpt/PRO found clock net '%s' is not ro...
[04/09 22:11:23    226s] WARNING   IMPTCM-77            2  Option "%s" for command %s is obsolete a...
[04/09 22:11:23    226s] *** Message Summary: 107 warning(s), 0 error(s)
[04/09 22:11:23    226s] 
[04/09 22:11:23    226s] *** ccopt_design #1 [finish] : cpu/real = 0:01:03.5/0:01:07.3 (0.9), totSession cpu/real = 0:03:46.4/0:05:01.4 (0.8), mem = 2180.0M
[04/09 22:11:23    226s] 
[04/09 22:11:23    226s] =============================================================================================
[04/09 22:11:23    226s]  Final TAT Report : ccopt_design #1                                             21.14-s109_1
[04/09 22:11:23    226s] =============================================================================================
[04/09 22:11:23    226s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/09 22:11:23    226s] ---------------------------------------------------------------------------------------------
[04/09 22:11:23    226s] [ InitOpt                ]      1   0:00:02.0  (   2.9 % )     0:00:03.1 /  0:00:03.1    1.0
[04/09 22:11:23    226s] [ GlobalOpt              ]      1   0:00:02.6  (   3.9 % )     0:00:02.6 /  0:00:02.6    1.0
[04/09 22:11:23    226s] [ DrvOpt                 ]      2   0:00:02.1  (   3.1 % )     0:00:02.1 /  0:00:02.1    1.0
[04/09 22:11:23    226s] [ AreaOpt                ]      1   0:00:01.9  (   2.9 % )     0:00:02.6 /  0:00:02.6    1.0
[04/09 22:11:23    226s] [ ViewPruning            ]      8   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.7
[04/09 22:11:23    226s] [ OptSummaryReport       ]      2   0:00:01.4  (   2.1 % )     0:00:06.2 /  0:00:02.4    0.4
[04/09 22:11:23    226s] [ DrvReport              ]      2   0:00:03.9  (   5.8 % )     0:00:03.9 /  0:00:00.2    0.0
[04/09 22:11:23    226s] [ CongRefineRouteType    ]      2   0:00:02.3  (   3.4 % )     0:00:02.3 /  0:00:02.3    1.0
[04/09 22:11:23    226s] [ SlackTraversorInit     ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.8
[04/09 22:11:23    226s] [ CellServerInit         ]      2   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.1
[04/09 22:11:23    226s] [ PowerInterfaceInit     ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 22:11:23    226s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   0.3 % )     0:00:00.2 /  0:00:00.2    1.0
[04/09 22:11:23    226s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 22:11:23    226s] [ ReportTranViolation    ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 22:11:23    226s] [ ReportCapViolation     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.9
[04/09 22:11:23    226s] [ IncrReplace            ]      1   0:00:01.8  (   2.7 % )     0:00:01.8 /  0:00:01.8    1.0
[04/09 22:11:23    226s] [ RefinePlace            ]      2   0:00:00.9  (   1.4 % )     0:00:01.0 /  0:00:01.0    1.0
[04/09 22:11:23    226s] [ EarlyGlobalRoute       ]      6   0:00:14.5  (  21.6 % )     0:00:14.5 /  0:00:14.5    1.0
[04/09 22:11:23    226s] [ DetailRoute            ]      1   0:00:07.9  (  11.8 % )     0:00:07.9 /  0:00:08.0    1.0
[04/09 22:11:23    226s] [ ExtractRC              ]      5   0:00:04.2  (   6.3 % )     0:00:04.2 /  0:00:04.2    1.0
[04/09 22:11:23    226s] [ TimingUpdate           ]     21   0:00:00.4  (   0.6 % )     0:00:01.3 /  0:00:01.3    1.0
[04/09 22:11:23    226s] [ FullDelayCalc          ]      3   0:00:01.4  (   2.0 % )     0:00:01.4 /  0:00:01.4    1.0
[04/09 22:11:23    226s] [ TimingReport           ]      2   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.0
[04/09 22:11:23    226s] [ GenerateReports        ]      1   0:00:00.2  (   0.3 % )     0:00:00.2 /  0:00:00.2    0.9
[04/09 22:11:23    226s] [ MISC                   ]          0:00:19.3  (  28.6 % )     0:00:19.3 /  0:00:19.3    1.0
[04/09 22:11:23    226s] ---------------------------------------------------------------------------------------------
[04/09 22:11:23    226s]  ccopt_design #1 TOTAL              0:01:07.3  ( 100.0 % )     0:01:07.3 /  0:01:03.5    0.9
[04/09 22:11:23    226s] ---------------------------------------------------------------------------------------------
[04/09 22:11:23    226s] 
[04/09 22:11:23    226s] #% End ccopt_design (date=04/09 22:11:23, total cpu=0:01:04, real=0:01:07, peak res=1940.2M, current mem=1682.0M)
[04/09 22:11:23    226s] <CMD> setAnalysisMode -analysisType onChipVariation
[04/09 22:11:23    226s] <CMD> setAnalysisMode -cppr both
[04/09 22:11:23    226s] <CMD> optDesign -postCTS -hold
[04/09 22:11:23    226s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1634.9M, totSessionCpu=0:03:47 **
[04/09 22:11:23    226s] *** optDesign #1 [begin] : totSession cpu/real = 0:03:46.7/0:05:01.7 (0.8), mem = 2056.5M
[04/09 22:11:23    226s] Info: 1 threads available for lower-level modules during optimization.
[04/09 22:11:23    226s] GigaOpt running with 1 threads.
[04/09 22:11:23    226s] *** InitOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:03:46.7/0:05:01.7 (0.8), mem = 2056.5M
[04/09 22:11:23    226s] **INFO: User settings:
[04/09 22:11:23    226s] setDesignMode -process               28
[04/09 22:11:23    226s] setExtractRCMode -coupling_c_th      0.1
[04/09 22:11:23    226s] setExtractRCMode -engine             preRoute
[04/09 22:11:23    226s] setExtractRCMode -relative_c_th      1
[04/09 22:11:23    226s] setExtractRCMode -total_c_th         0
[04/09 22:11:23    226s] setDelayCalMode -enable_high_fanout  true
[04/09 22:11:23    226s] setDelayCalMode -engine              aae
[04/09 22:11:23    226s] setDelayCalMode -ignoreNetLoad       false
[04/09 22:11:23    226s] setDelayCalMode -socv_accuracy_mode  low
[04/09 22:11:23    226s] setOptMode -activeSetupViews         { func_max_scenario }
[04/09 22:11:23    226s] setOptMode -autoSetupViews           { func_max_scenario}
[04/09 22:11:23    226s] setOptMode -autoTDGRSetupViews       { func_max_scenario}
[04/09 22:11:23    226s] setOptMode -drcMargin                0
[04/09 22:11:23    226s] setOptMode -fixDrc                   true
[04/09 22:11:23    226s] setOptMode -optimizeFF               true
[04/09 22:11:23    226s] setOptMode -preserveAllSequential    false
[04/09 22:11:23    226s] setOptMode -setupTargetSlack         0
[04/09 22:11:23    226s] setOptMode -usefulSkew               false
[04/09 22:11:23    226s] setOptMode -usefulSkewCCOpt          none
[04/09 22:11:23    226s] setOptMode -usefulSkewPostRoute      false
[04/09 22:11:23    226s] setOptMode -usefulSkewPreCTS         false
[04/09 22:11:23    226s] setAnalysisMode -analysisType        onChipVariation
[04/09 22:11:23    226s] setAnalysisMode -checkType           setup
[04/09 22:11:23    226s] setAnalysisMode -clkSrcPath          true
[04/09 22:11:23    226s] setAnalysisMode -clockPropagation    sdcControl
[04/09 22:11:23    226s] setAnalysisMode -cppr                both
[04/09 22:11:23    226s] 
[04/09 22:11:23    226s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[04/09 22:11:24    226s] 
[04/09 22:11:24    226s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/09 22:11:24    226s] Summary for sequential cells identification: 
[04/09 22:11:24    226s]   Identified SBFF number: 92
[04/09 22:11:24    226s]   Identified MBFF number: 0
[04/09 22:11:24    226s]   Identified SB Latch number: 0
[04/09 22:11:24    226s]   Identified MB Latch number: 0
[04/09 22:11:24    226s]   Not identified SBFF number: 120
[04/09 22:11:24    226s]   Not identified MBFF number: 0
[04/09 22:11:24    226s]   Not identified SB Latch number: 0
[04/09 22:11:24    226s]   Not identified MB Latch number: 0
[04/09 22:11:24    226s]   Number of sequential cells which are not FFs: 52
[04/09 22:11:24    226s]  Visiting view : func_max_scenario
[04/09 22:11:24    226s]    : PowerDomain = none : Weighted F : unweighted  = 13.30 (1.000) with rcCorner = 0
[04/09 22:11:24    226s]    : PowerDomain = none : Weighted F : unweighted  = 13.00 (1.000) with rcCorner = -1
[04/09 22:11:24    226s]  Visiting view : func_min_scenario
[04/09 22:11:24    226s]    : PowerDomain = none : Weighted F : unweighted  = 6.80 (1.000) with rcCorner = 1
[04/09 22:11:24    226s]    : PowerDomain = none : Weighted F : unweighted  = 6.70 (1.000) with rcCorner = -1
[04/09 22:11:24    226s] TLC MultiMap info (StdDelay):
[04/09 22:11:24    226s]   : min_corner + libs_min + 1 + no RcCorner := 6.7ps
[04/09 22:11:24    226s]   : min_corner + libs_min + 1 + cmin := 6.8ps
[04/09 22:11:24    226s]   : max_corner + libs_max + 1 + no RcCorner := 13ps
[04/09 22:11:24    226s]   : max_corner + libs_max + 1 + cmax := 13.3ps
[04/09 22:11:24    226s]  Setting StdDelay to: 13.3ps
[04/09 22:11:24    226s] 
[04/09 22:11:24    226s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/09 22:11:24    226s] Need call spDPlaceInit before registerPrioInstLoc.
[04/09 22:11:24    226s] OPERPROF: Starting DPlace-Init at level 1, MEM:2074.0M, EPOCH TIME: 1712725884.116688
[04/09 22:11:24    226s] Processing tracks to init pin-track alignment.
[04/09 22:11:24    226s] z: 2, totalTracks: 1
[04/09 22:11:24    226s] z: 4, totalTracks: 1
[04/09 22:11:24    226s] z: 6, totalTracks: 1
[04/09 22:11:24    226s] z: 8, totalTracks: 1
[04/09 22:11:24    226s] #spOpts: N=28 autoPA advPA mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/09 22:11:24    226s] All LLGs are deleted
[04/09 22:11:24    226s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:11:24    226s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:11:24    226s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2074.0M, EPOCH TIME: 1712725884.145034
[04/09 22:11:24    226s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:2074.0M, EPOCH TIME: 1712725884.146205
[04/09 22:11:24    226s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2074.0M, EPOCH TIME: 1712725884.147924
[04/09 22:11:24    226s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:11:24    226s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:11:24    226s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2074.0M, EPOCH TIME: 1712725884.148533
[04/09 22:11:24    226s] Max number of tech site patterns supported in site array is 256.
[04/09 22:11:24    226s] Core basic site is unit
[04/09 22:11:24    226s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2074.0M, EPOCH TIME: 1712725884.193765
[04/09 22:11:24    226s] After signature check, allow fast init is true, keep pre-filter is true.
[04/09 22:11:24    226s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[04/09 22:11:24    226s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.007, MEM:2074.0M, EPOCH TIME: 1712725884.200887
[04/09 22:11:24    226s] Fast DP-INIT is on for default
[04/09 22:11:24    226s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/09 22:11:24    227s] Atter site array init, number of instance map data is 0.
[04/09 22:11:24    227s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.180, REAL:0.168, MEM:2074.0M, EPOCH TIME: 1712725884.316809
[04/09 22:11:24    227s] 
[04/09 22:11:24    227s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 22:11:24    227s] OPERPROF:     Starting CMU at level 3, MEM:2074.0M, EPOCH TIME: 1712725884.334717
[04/09 22:11:24    227s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:2074.0M, EPOCH TIME: 1712725884.338190
[04/09 22:11:24    227s] 
[04/09 22:11:24    227s] Bad Lib Cell Checking (CMU) is done! (0)
[04/09 22:11:24    227s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.210, REAL:0.197, MEM:2074.0M, EPOCH TIME: 1712725884.344921
[04/09 22:11:24    227s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2074.0M, EPOCH TIME: 1712725884.345164
[04/09 22:11:24    227s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2074.0M, EPOCH TIME: 1712725884.345375
[04/09 22:11:24    227s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=2074.0MB).
[04/09 22:11:24    227s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.270, REAL:0.265, MEM:2074.0M, EPOCH TIME: 1712725884.381658
[04/09 22:11:24    227s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2074.0M, EPOCH TIME: 1712725884.382494
[04/09 22:11:24    227s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2175).
[04/09 22:11:24    227s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:11:24    227s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:11:24    227s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:11:24    227s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.030, MEM:2070.0M, EPOCH TIME: 1712725884.412031
[04/09 22:11:24    227s] 
[04/09 22:11:24    227s] Creating Lib Analyzer ...
[04/09 22:11:24    227s] Total number of usable buffers from Lib Analyzer: 10 ( NBUFFX2_HVT NBUFFX2_RVT NBUFFX4_HVT NBUFFX4_RVT NBUFFX8_HVT NBUFFX8_RVT NBUFFX16_HVT NBUFFX16_RVT NBUFFX32_HVT NBUFFX32_RVT)
[04/09 22:11:24    227s] Total number of usable inverters from Lib Analyzer: 24 ( INVX1_HVT INVX0_HVT INVX1_RVT INVX0_RVT INVX2_HVT INVX2_RVT INVX4_HVT INVX4_RVT IBUFFX2_HVT IBUFFX2_RVT INVX8_HVT IBUFFX4_HVT INVX8_RVT IBUFFX4_RVT IBUFFX8_HVT IBUFFX8_RVT INVX16_HVT INVX16_RVT IBUFFX16_HVT IBUFFX16_RVT INVX32_HVT INVX32_RVT IBUFFX32_HVT IBUFFX32_RVT)
[04/09 22:11:24    227s] Total number of usable delay cells from Lib Analyzer: 0 ()
[04/09 22:11:24    227s] 
[04/09 22:11:24    227s] {RT cmax 0 10 10 {9 0} 1}
[04/09 22:11:25    228s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:48 mem=2092.1M
[04/09 22:11:25    228s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:48 mem=2092.1M
[04/09 22:11:25    228s] Creating Lib Analyzer, finished. 
[04/09 22:11:25    228s] **optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1670.2M, totSessionCpu=0:03:48 **
[04/09 22:11:25    228s] *** optDesign -postCTS ***
[04/09 22:11:25    228s] DRC Margin: user margin 0.0
[04/09 22:11:25    228s] Hold Target Slack: user slack 0
[04/09 22:11:25    228s] Setup Target Slack: user slack 0;
[04/09 22:11:25    228s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2092.1M, EPOCH TIME: 1712725885.617969
[04/09 22:11:25    228s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:11:25    228s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:11:25    228s] 
[04/09 22:11:25    228s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 22:11:25    228s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.130, REAL:0.130, MEM:2092.1M, EPOCH TIME: 1712725885.747652
[04/09 22:11:25    228s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2175).
[04/09 22:11:25    228s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:11:25    228s] 
[04/09 22:11:25    228s] TimeStamp Deleting Cell Server Begin ...
[04/09 22:11:25    228s] Deleting Lib Analyzer.
[04/09 22:11:25    228s] 
[04/09 22:11:25    228s] TimeStamp Deleting Cell Server End ...
[04/09 22:11:25    228s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[04/09 22:11:25    228s] 
[04/09 22:11:25    228s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/09 22:11:25    228s] Summary for sequential cells identification: 
[04/09 22:11:25    228s]   Identified SBFF number: 92
[04/09 22:11:25    228s]   Identified MBFF number: 0
[04/09 22:11:25    228s]   Identified SB Latch number: 0
[04/09 22:11:25    228s]   Identified MB Latch number: 0
[04/09 22:11:25    228s]   Not identified SBFF number: 120
[04/09 22:11:25    228s]   Not identified MBFF number: 0
[04/09 22:11:25    228s]   Not identified SB Latch number: 0
[04/09 22:11:25    228s]   Not identified MB Latch number: 0
[04/09 22:11:25    228s]   Number of sequential cells which are not FFs: 52
[04/09 22:11:25    228s]  Visiting view : func_max_scenario
[04/09 22:11:25    228s]    : PowerDomain = none : Weighted F : unweighted  = 13.30 (1.000) with rcCorner = 0
[04/09 22:11:25    228s]    : PowerDomain = none : Weighted F : unweighted  = 13.00 (1.000) with rcCorner = -1
[04/09 22:11:25    228s]  Visiting view : func_min_scenario
[04/09 22:11:25    228s]    : PowerDomain = none : Weighted F : unweighted  = 6.80 (1.000) with rcCorner = 1
[04/09 22:11:25    228s]    : PowerDomain = none : Weighted F : unweighted  = 6.70 (1.000) with rcCorner = -1
[04/09 22:11:25    228s] TLC MultiMap info (StdDelay):
[04/09 22:11:25    228s]   : min_corner + libs_min + 1 + no RcCorner := 6.7ps
[04/09 22:11:25    228s]   : min_corner + libs_min + 1 + cmin := 6.8ps
[04/09 22:11:25    228s]   : max_corner + libs_max + 1 + no RcCorner := 13ps
[04/09 22:11:25    228s]   : max_corner + libs_max + 1 + cmax := 13.3ps
[04/09 22:11:25    228s]  Setting StdDelay to: 13.3ps
[04/09 22:11:25    228s] 
[04/09 22:11:25    228s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/09 22:11:25    228s] 
[04/09 22:11:25    228s] TimeStamp Deleting Cell Server Begin ...
[04/09 22:11:25    228s] 
[04/09 22:11:25    228s] TimeStamp Deleting Cell Server End ...
[04/09 22:11:25    228s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2092.1M, EPOCH TIME: 1712725885.855377
[04/09 22:11:25    228s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:11:25    228s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:11:25    228s] All LLGs are deleted
[04/09 22:11:25    228s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:11:25    228s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:11:25    228s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2092.1M, EPOCH TIME: 1712725885.855775
[04/09 22:11:25    228s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2092.1M, EPOCH TIME: 1712725885.855994
[04/09 22:11:25    228s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.002, MEM:2086.1M, EPOCH TIME: 1712725885.857303
[04/09 22:11:25    228s] Start to check current routing status for nets...
[04/09 22:11:25    228s] All nets are already routed correctly.
[04/09 22:11:25    228s] End to check current routing status for nets (mem=2086.1M)
[04/09 22:11:25    228s] 
[04/09 22:11:25    228s] Creating Lib Analyzer ...
[04/09 22:11:25    228s] 
[04/09 22:11:25    228s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/09 22:11:25    228s] Summary for sequential cells identification: 
[04/09 22:11:25    228s]   Identified SBFF number: 92
[04/09 22:11:25    228s]   Identified MBFF number: 0
[04/09 22:11:25    228s]   Identified SB Latch number: 0
[04/09 22:11:25    228s]   Identified MB Latch number: 0
[04/09 22:11:25    228s]   Not identified SBFF number: 120
[04/09 22:11:25    228s]   Not identified MBFF number: 0
[04/09 22:11:25    228s]   Not identified SB Latch number: 0
[04/09 22:11:25    228s]   Not identified MB Latch number: 0
[04/09 22:11:25    228s]   Number of sequential cells which are not FFs: 52
[04/09 22:11:25    228s]  Visiting view : func_max_scenario
[04/09 22:11:25    228s]    : PowerDomain = none : Weighted F : unweighted  = 13.30 (1.000) with rcCorner = 0
[04/09 22:11:25    228s]    : PowerDomain = none : Weighted F : unweighted  = 13.00 (1.000) with rcCorner = -1
[04/09 22:11:25    228s]  Visiting view : func_min_scenario
[04/09 22:11:25    228s]    : PowerDomain = none : Weighted F : unweighted  = 6.80 (1.000) with rcCorner = 1
[04/09 22:11:25    228s]    : PowerDomain = none : Weighted F : unweighted  = 6.70 (1.000) with rcCorner = -1
[04/09 22:11:25    228s] TLC MultiMap info (StdDelay):
[04/09 22:11:25    228s]   : min_corner + libs_min + 1 + no RcCorner := 6.7ps
[04/09 22:11:25    228s]   : min_corner + libs_min + 1 + cmin := 6.8ps
[04/09 22:11:25    228s]   : max_corner + libs_max + 1 + no RcCorner := 13ps
[04/09 22:11:25    228s]   : max_corner + libs_max + 1 + cmax := 13.3ps
[04/09 22:11:25    228s]  Setting StdDelay to: 13.3ps
[04/09 22:11:25    228s] 
[04/09 22:11:25    228s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/09 22:11:26    228s] Total number of usable buffers from Lib Analyzer: 10 ( NBUFFX2_HVT NBUFFX2_RVT NBUFFX4_HVT NBUFFX4_RVT NBUFFX8_HVT NBUFFX8_RVT NBUFFX16_HVT NBUFFX16_RVT NBUFFX32_HVT NBUFFX32_RVT)
[04/09 22:11:26    228s] Total number of usable inverters from Lib Analyzer: 24 ( INVX1_HVT INVX0_HVT INVX1_RVT INVX0_RVT INVX2_HVT INVX2_RVT INVX4_HVT INVX4_RVT IBUFFX2_HVT IBUFFX2_RVT INVX8_HVT IBUFFX4_HVT INVX8_RVT IBUFFX4_RVT IBUFFX8_HVT IBUFFX8_RVT INVX16_HVT INVX16_RVT IBUFFX16_HVT IBUFFX16_RVT INVX32_HVT INVX32_RVT IBUFFX32_HVT IBUFFX32_RVT)
[04/09 22:11:26    228s] Total number of usable delay cells from Lib Analyzer: 0 ()
[04/09 22:11:26    228s] 
[04/09 22:11:26    228s] {RT cmax 0 10 10 {9 0} 1}
[04/09 22:11:27    229s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:50 mem=2094.1M
[04/09 22:11:27    229s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:50 mem=2094.1M
[04/09 22:11:27    229s] Creating Lib Analyzer, finished. 
[04/09 22:11:27    229s] AAE DB initialization (MEM=2132.22 CPU=0:00:00.0 REAL=0:00:00.0) 
[04/09 22:11:27    229s] #optDebug: Start CG creation (mem=2132.2M)
[04/09 22:11:27    229s]  ...initializing CG  maxDriveDist 634.482000 stdCellHgt 1.672000 defLenToSkip 11.704000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 63.448000 
[04/09 22:11:27    230s] (cpu=0:00:00.4, mem=2310.3M)
[04/09 22:11:27    230s]  ...processing cgPrt (cpu=0:00:00.4, mem=2310.3M)
[04/09 22:11:27    230s]  ...processing cgEgp (cpu=0:00:00.4, mem=2310.3M)
[04/09 22:11:27    230s]  ...processing cgPbk (cpu=0:00:00.4, mem=2310.3M)
[04/09 22:11:27    230s]  ...processing cgNrb(cpu=0:00:00.4, mem=2310.3M)
[04/09 22:11:27    230s]  ...processing cgObs (cpu=0:00:00.4, mem=2310.3M)
[04/09 22:11:27    230s]  ...processing cgCon (cpu=0:00:00.4, mem=2310.3M)
[04/09 22:11:27    230s]  ...processing cgPdm (cpu=0:00:00.4, mem=2310.3M)
[04/09 22:11:27    230s] #optDebug: Finish CG creation (cpu=0:00:00.4, mem=2310.3M)
[04/09 22:11:27    230s] Compute RC Scale Done ...
[04/09 22:11:27    230s] *** InitOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:03.5/0:00:03.6 (1.0), totSession cpu/real = 0:03:50.3/0:05:05.3 (0.8), mem = 2300.8M
[04/09 22:11:27    230s] 
[04/09 22:11:27    230s] =============================================================================================
[04/09 22:11:27    230s]  Step TAT Report : InitOpt #1 / optDesign #1                                    21.14-s109_1
[04/09 22:11:27    230s] =============================================================================================
[04/09 22:11:27    230s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/09 22:11:27    230s] ---------------------------------------------------------------------------------------------
[04/09 22:11:27    230s] [ CellServerInit         ]      3   0:00:00.1  (   1.7 % )     0:00:00.1 /  0:00:00.1    1.0
[04/09 22:11:27    230s] [ LibAnalyzerInit        ]      2   0:00:02.3  (  64.9 % )     0:00:02.3 /  0:00:02.3    1.0
[04/09 22:11:27    230s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 22:11:27    230s] [ SteinerInterfaceInit   ]      1   0:00:00.4  (  12.0 % )     0:00:00.4 /  0:00:00.4    1.0
[04/09 22:11:27    230s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 22:11:27    230s] [ MISC                   ]          0:00:00.8  (  21.4 % )     0:00:00.8 /  0:00:00.8    1.0
[04/09 22:11:27    230s] ---------------------------------------------------------------------------------------------
[04/09 22:11:27    230s]  InitOpt #1 TOTAL                   0:00:03.6  ( 100.0 % )     0:00:03.6 /  0:00:03.5    1.0
[04/09 22:11:27    230s] ---------------------------------------------------------------------------------------------
[04/09 22:11:27    230s] 
[04/09 22:11:27    230s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/09 22:11:27    230s] ### Creating PhyDesignMc. totSessionCpu=0:03:50 mem=2300.8M
[04/09 22:11:27    230s] OPERPROF: Starting DPlace-Init at level 1, MEM:2300.8M, EPOCH TIME: 1712725887.526735
[04/09 22:11:27    230s] Processing tracks to init pin-track alignment.
[04/09 22:11:27    230s] z: 2, totalTracks: 1
[04/09 22:11:27    230s] z: 4, totalTracks: 1
[04/09 22:11:27    230s] z: 6, totalTracks: 1
[04/09 22:11:27    230s] z: 8, totalTracks: 1
[04/09 22:11:27    230s] #spOpts: N=28 autoPA advPA mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/09 22:11:27    230s] All LLGs are deleted
[04/09 22:11:27    230s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:11:27    230s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:11:27    230s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2300.8M, EPOCH TIME: 1712725887.538994
[04/09 22:11:27    230s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.002, MEM:2300.8M, EPOCH TIME: 1712725887.541091
[04/09 22:11:27    230s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2300.8M, EPOCH TIME: 1712725887.543755
[04/09 22:11:27    230s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:11:27    230s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:11:27    230s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2300.8M, EPOCH TIME: 1712725887.544685
[04/09 22:11:27    230s] Max number of tech site patterns supported in site array is 256.
[04/09 22:11:27    230s] Core basic site is unit
[04/09 22:11:27    230s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2300.8M, EPOCH TIME: 1712725887.594572
[04/09 22:11:27    230s] After signature check, allow fast init is true, keep pre-filter is true.
[04/09 22:11:27    230s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[04/09 22:11:27    230s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.008, MEM:2300.8M, EPOCH TIME: 1712725887.602220
[04/09 22:11:27    230s] Fast DP-INIT is on for default
[04/09 22:11:27    230s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/09 22:11:27    230s] Atter site array init, number of instance map data is 0.
[04/09 22:11:27    230s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.150, REAL:0.153, MEM:2300.8M, EPOCH TIME: 1712725887.697547
[04/09 22:11:27    230s] 
[04/09 22:11:27    230s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 22:11:27    230s] 
[04/09 22:11:27    230s]  Skipping Bad Lib Cell Checking (CMU) !
[04/09 22:11:27    230s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.180, REAL:0.180, MEM:2300.8M, EPOCH TIME: 1712725887.724121
[04/09 22:11:27    230s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2300.8M, EPOCH TIME: 1712725887.724428
[04/09 22:11:27    230s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2300.8M, EPOCH TIME: 1712725887.724633
[04/09 22:11:27    230s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=2300.8MB).
[04/09 22:11:27    230s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.190, REAL:0.198, MEM:2300.8M, EPOCH TIME: 1712725887.725048
[04/09 22:11:27    230s] TotalInstCnt at PhyDesignMc Initialization: 287
[04/09 22:11:27    230s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:50 mem=2300.8M
[04/09 22:11:27    230s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2300.8M, EPOCH TIME: 1712725887.727655
[04/09 22:11:27    230s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2534).
[04/09 22:11:27    230s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:11:27    230s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:11:27    230s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:11:27    230s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.032, MEM:2195.8M, EPOCH TIME: 1712725887.759911
[04/09 22:11:27    230s] TotalInstCnt at PhyDesignMc Destruction: 287
[04/09 22:11:27    230s] GigaOpt Hold Optimizer is used
[04/09 22:11:27    230s] Deleting Lib Analyzer.
[04/09 22:11:27    230s] Start AAE Lib Loading. (MEM=2195.81)
[04/09 22:11:27    230s] End AAE Lib Loading. (MEM=2224.43 CPU=0:00:00.1 Real=0:00:00.0)
[04/09 22:11:27    230s] End AAE Lib Interpolated Model. (MEM=2224.43 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/09 22:11:27    230s] 
[04/09 22:11:27    230s] Creating Lib Analyzer ...
[04/09 22:11:28    230s] Total number of usable buffers from Lib Analyzer: 10 ( NBUFFX2_HVT NBUFFX2_RVT NBUFFX4_HVT NBUFFX4_RVT NBUFFX8_HVT NBUFFX8_RVT NBUFFX16_HVT NBUFFX16_RVT NBUFFX32_HVT NBUFFX32_RVT)
[04/09 22:11:28    230s] Total number of usable inverters from Lib Analyzer: 24 ( INVX1_HVT INVX0_HVT INVX1_RVT INVX0_RVT INVX2_HVT INVX2_RVT INVX4_HVT INVX4_RVT IBUFFX2_HVT IBUFFX2_RVT INVX8_HVT IBUFFX4_HVT INVX8_RVT IBUFFX4_RVT IBUFFX8_HVT IBUFFX8_RVT INVX16_HVT INVX16_RVT IBUFFX16_HVT IBUFFX16_RVT INVX32_HVT INVX32_RVT IBUFFX32_HVT IBUFFX32_RVT)
[04/09 22:11:28    230s] Total number of usable delay cells from Lib Analyzer: 0 ()
[04/09 22:11:28    230s] 
[04/09 22:11:28    230s] {RT cmax 0 10 10 {9 0} 1}
[04/09 22:11:29    231s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:52 mem=2224.4M
[04/09 22:11:29    231s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:52 mem=2224.4M
[04/09 22:11:29    231s] Creating Lib Analyzer, finished. 
[04/09 22:11:29    231s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:03:52 mem=2224.4M ***
[04/09 22:11:29    231s] *** BuildHoldData #1 [begin] (optDesign #1) : totSession cpu/real = 0:03:51.9/0:05:06.9 (0.8), mem = 2224.4M
[04/09 22:11:29    231s] 
[04/09 22:11:29    231s] TimeStamp Deleting Cell Server Begin ...
[04/09 22:11:29    231s] Deleting Lib Analyzer.
[04/09 22:11:29    231s] 
[04/09 22:11:29    231s] TimeStamp Deleting Cell Server End ...
[04/09 22:11:29    232s] Starting delay calculation for Hold views
[04/09 22:11:29    232s] AAE_INFO: opIsDesignInPostRouteState() is 0
[04/09 22:11:29    232s] #################################################################################
[04/09 22:11:29    232s] # Design Stage: PreRoute
[04/09 22:11:29    232s] # Design Name: fifo1_sram
[04/09 22:11:29    232s] # Design Mode: 28nm
[04/09 22:11:29    232s] # Analysis Mode: MMMC OCV 
[04/09 22:11:29    232s] # Parasitics Mode: No SPEF/RCDB 
[04/09 22:11:29    232s] # Signoff Settings: SI Off 
[04/09 22:11:29    232s] #################################################################################
[04/09 22:11:29    232s] Calculate late delays in OCV mode...
[04/09 22:11:29    232s] Calculate early delays in OCV mode...
[04/09 22:11:29    232s] Topological Sorting (REAL = 0:00:00.0, MEM = 2222.4M, InitMEM = 2222.4M)
[04/09 22:11:29    232s] Start delay calculation (fullDC) (1 T). (MEM=2222.43)
[04/09 22:11:29    232s] *** Calculating scaling factor for libs_min libraries using the default operating condition of each library.
[04/09 22:11:29    232s] End AAE Lib Interpolated Model. (MEM=2242.15 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/09 22:11:29    232s] Total number of fetched objects 539
[04/09 22:11:29    232s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/09 22:11:29    232s] End delay calculation. (MEM=2276.12 CPU=0:00:00.3 REAL=0:00:00.0)
[04/09 22:11:29    232s] End delay calculation (fullDC). (MEM=2229.96 CPU=0:00:00.6 REAL=0:00:00.0)
[04/09 22:11:29    232s] *** CDM Built up (cpu=0:00:00.6  real=0:00:00.0  mem= 2230.0M) ***
[04/09 22:11:30    232s] *** Done Building Timing Graph (cpu=0:00:00.8 real=0:00:01.0 totSessionCpu=0:03:53 mem=2238.0M)
[04/09 22:11:30    232s] 
[04/09 22:11:30    232s] Active hold views:
[04/09 22:11:30    232s]  func_min_scenario
[04/09 22:11:30    232s]   Dominating endpoints: 0
[04/09 22:11:30    232s]   Dominating TNS: -0.000
[04/09 22:11:30    232s] 
[04/09 22:11:30    232s] Done building cte hold timing graph (fixHold) cpu=0:00:01.0 real=0:00:01.0 totSessionCpu=0:03:53 mem=2269.2M ***
[04/09 22:11:30    232s] Done building hold timer [804 node(s), 1104 edge(s), 1 view(s)] (fixHold) cpu=0:00:01.1 real=0:00:01.0 totSessionCpu=0:03:53 mem=2269.2M ***
[04/09 22:11:30    233s] Starting delay calculation for Setup views
[04/09 22:11:30    233s] AAE_INFO: opIsDesignInPostRouteState() is 0
[04/09 22:11:30    233s] #################################################################################
[04/09 22:11:30    233s] # Design Stage: PreRoute
[04/09 22:11:30    233s] # Design Name: fifo1_sram
[04/09 22:11:30    233s] # Design Mode: 28nm
[04/09 22:11:30    233s] # Analysis Mode: MMMC OCV 
[04/09 22:11:30    233s] # Parasitics Mode: No SPEF/RCDB 
[04/09 22:11:30    233s] # Signoff Settings: SI Off 
[04/09 22:11:30    233s] #################################################################################
[04/09 22:11:30    233s] Calculate early delays in OCV mode...
[04/09 22:11:30    233s] Calculate late delays in OCV mode...
[04/09 22:11:30    233s] Topological Sorting (REAL = 0:00:00.0, MEM = 2241.5M, InitMEM = 2241.5M)
[04/09 22:11:30    233s] Start delay calculation (fullDC) (1 T). (MEM=2241.5)
[04/09 22:11:30    233s] *** Calculating scaling factor for libs_max libraries using the default operating condition of each library.
[04/09 22:11:30    233s] End AAE Lib Interpolated Model. (MEM=2261.23 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/09 22:11:30    233s] Total number of fetched objects 539
[04/09 22:11:30    233s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/09 22:11:30    233s] End delay calculation. (MEM=2229.96 CPU=0:00:00.3 REAL=0:00:00.0)
[04/09 22:11:30    233s] End delay calculation (fullDC). (MEM=2229.96 CPU=0:00:00.4 REAL=0:00:00.0)
[04/09 22:11:30    233s] *** CDM Built up (cpu=0:00:00.4  real=0:00:00.0  mem= 2230.0M) ***
[04/09 22:11:31    233s] *** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:01.0 totSessionCpu=0:03:54 mem=2238.0M)
[04/09 22:11:31    233s] Done building cte setup timing graph (fixHold) cpu=0:00:01.8 real=0:00:02.0 totSessionCpu=0:03:54 mem=2238.0M ***
[04/09 22:11:31    233s] *info: category slack lower bound [L 0.0] INPUTS OUTPUTS in2out in2reg reg2out default
[04/09 22:11:31    233s] *info: category slack lower bound [H 0.0] reg2reg 
[04/09 22:11:31    233s] --------------------------------------------------- 
[04/09 22:11:31    233s]    Setup Violation Summary with Target Slack (0.000 ns)
[04/09 22:11:31    233s] --------------------------------------------------- 
[04/09 22:11:31    233s]          WNS    reg2regWNS
[04/09 22:11:31    233s]     0.352 ns      0.352 ns
[04/09 22:11:31    233s] --------------------------------------------------- 
[04/09 22:11:31    233s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[04/09 22:11:31    233s] 
[04/09 22:11:31    233s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/09 22:11:31    233s] Summary for sequential cells identification: 
[04/09 22:11:31    233s]   Identified SBFF number: 92
[04/09 22:11:31    233s]   Identified MBFF number: 0
[04/09 22:11:31    233s]   Identified SB Latch number: 0
[04/09 22:11:31    233s]   Identified MB Latch number: 0
[04/09 22:11:31    233s]   Not identified SBFF number: 120
[04/09 22:11:31    233s]   Not identified MBFF number: 0
[04/09 22:11:31    233s]   Not identified SB Latch number: 0
[04/09 22:11:31    233s]   Not identified MB Latch number: 0
[04/09 22:11:31    233s]   Number of sequential cells which are not FFs: 52
[04/09 22:11:31    233s]  Visiting view : func_max_scenario
[04/09 22:11:31    233s]    : PowerDomain = none : Weighted F : unweighted  = 13.30 (1.000) with rcCorner = 0
[04/09 22:11:31    233s]    : PowerDomain = none : Weighted F : unweighted  = 13.00 (1.000) with rcCorner = -1
[04/09 22:11:31    233s]  Visiting view : func_min_scenario
[04/09 22:11:31    233s]    : PowerDomain = none : Weighted F : unweighted  = 6.80 (1.000) with rcCorner = 1
[04/09 22:11:31    233s]    : PowerDomain = none : Weighted F : unweighted  = 6.70 (1.000) with rcCorner = -1
[04/09 22:11:31    233s] TLC MultiMap info (StdDelay):
[04/09 22:11:31    233s]   : min_corner + libs_min + 1 + no RcCorner := 6.7ps
[04/09 22:11:31    233s]   : min_corner + libs_min + 1 + cmin := 6.8ps
[04/09 22:11:31    233s]   : max_corner + libs_max + 1 + no RcCorner := 13ps
[04/09 22:11:31    233s]   : max_corner + libs_max + 1 + cmax := 13.3ps
[04/09 22:11:31    233s]  Setting StdDelay to: 13.3ps
[04/09 22:11:31    233s] 
[04/09 22:11:31    233s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/09 22:11:31    233s] 
[04/09 22:11:31    233s] TimeStamp Deleting Cell Server Begin ...
[04/09 22:11:31    233s] 
[04/09 22:11:31    233s] TimeStamp Deleting Cell Server End ...
[04/09 22:11:31    233s] 
[04/09 22:11:31    233s] Creating Lib Analyzer ...
[04/09 22:11:31    233s] 
[04/09 22:11:31    233s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/09 22:11:31    233s] Summary for sequential cells identification: 
[04/09 22:11:31    233s]   Identified SBFF number: 92
[04/09 22:11:31    233s]   Identified MBFF number: 0
[04/09 22:11:31    233s]   Identified SB Latch number: 0
[04/09 22:11:31    233s]   Identified MB Latch number: 0
[04/09 22:11:31    233s]   Not identified SBFF number: 120
[04/09 22:11:31    233s]   Not identified MBFF number: 0
[04/09 22:11:31    233s]   Not identified SB Latch number: 0
[04/09 22:11:31    233s]   Not identified MB Latch number: 0
[04/09 22:11:31    233s]   Number of sequential cells which are not FFs: 52
[04/09 22:11:31    233s]  Visiting view : func_max_scenario
[04/09 22:11:31    233s]    : PowerDomain = none : Weighted F : unweighted  = 13.30 (1.000) with rcCorner = 0
[04/09 22:11:31    233s]    : PowerDomain = none : Weighted F : unweighted  = 13.00 (1.000) with rcCorner = -1
[04/09 22:11:31    233s]  Visiting view : func_min_scenario
[04/09 22:11:31    233s]    : PowerDomain = none : Weighted F : unweighted  = 6.80 (1.000) with rcCorner = 1
[04/09 22:11:31    233s]    : PowerDomain = none : Weighted F : unweighted  = 6.70 (1.000) with rcCorner = -1
[04/09 22:11:31    233s] TLC MultiMap info (StdDelay):
[04/09 22:11:31    233s]   : min_corner + libs_min + 1 + no RcCorner := 6.7ps
[04/09 22:11:31    233s]   : min_corner + libs_min + 1 + cmin := 6.8ps
[04/09 22:11:31    233s]   : max_corner + libs_max + 1 + no RcCorner := 13ps
[04/09 22:11:31    233s]   : max_corner + libs_max + 1 + cmax := 13.3ps
[04/09 22:11:31    233s]  Setting StdDelay to: 13.3ps
[04/09 22:11:31    233s] 
[04/09 22:11:31    233s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/09 22:11:31    233s] Total number of usable buffers from Lib Analyzer: 10 ( NBUFFX2_HVT NBUFFX2_RVT NBUFFX4_HVT NBUFFX4_RVT NBUFFX8_HVT NBUFFX8_RVT NBUFFX16_HVT NBUFFX16_RVT NBUFFX32_HVT NBUFFX32_RVT)
[04/09 22:11:31    233s] Total number of usable inverters from Lib Analyzer: 24 ( INVX1_HVT INVX0_HVT INVX1_RVT INVX0_RVT INVX2_HVT INVX2_RVT INVX4_HVT INVX4_RVT IBUFFX2_HVT IBUFFX2_RVT INVX8_HVT IBUFFX4_HVT INVX8_RVT IBUFFX4_RVT IBUFFX8_HVT IBUFFX8_RVT INVX16_HVT INVX16_RVT IBUFFX16_HVT IBUFFX16_RVT INVX32_HVT INVX32_RVT IBUFFX32_HVT IBUFFX32_RVT)
[04/09 22:11:31    233s] Total number of usable delay cells from Lib Analyzer: 0 ()
[04/09 22:11:31    233s] 
[04/09 22:11:31    234s] {RT cmax 0 10 10 {9 0} 1}
[04/09 22:11:32    235s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:55 mem=2254.0M
[04/09 22:11:32    235s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:55 mem=2254.0M
[04/09 22:11:32    235s] Creating Lib Analyzer, finished. 
[04/09 22:11:32    235s] 
[04/09 22:11:32    235s] *Info: minBufDelay = 40.2 ps, libStdDelay = 13.3 ps, minBufSize = 2033152 (8.0)
[04/09 22:11:32    235s] *Info: worst delay setup view: func_max_scenario
[04/09 22:11:32    235s] Footprint list for hold buffering (delay unit: ps)
[04/09 22:11:32    235s] =================================================================
[04/09 22:11:32    235s] *Info:  holdDelay delayRatio delaySens IGArea drvRes cellname(iterm,oterm)
[04/09 22:11:32    235s] ------------------------------------------------------------------
[04/09 22:11:32    235s] *Info:       17.2       2.34     28.93    8.0  30.60 NBUFFX2_RVT (A,Y)
[04/09 22:11:32    235s] *Info:       23.3       2.36     37.97    8.0  38.53 NBUFFX2_HVT (A,Y)
[04/09 22:11:32    235s] *Info:       16.7       2.53     18.98   10.0  15.74 NBUFFX4_RVT (A,Y)
[04/09 22:11:32    235s] *Info:       20.9       2.76     21.70   10.0  19.84 NBUFFX4_HVT (A,Y)
[04/09 22:11:32    235s] *Info:       16.7       2.41     10.85   15.0   7.81 NBUFFX8_RVT (A,Y)
[04/09 22:11:32    235s] *Info:       20.8       2.62     11.75   15.0   9.87 NBUFFX8_HVT (A,Y)
[04/09 22:11:32    235s] *Info:       17.4       2.43      6.33   24.0   4.31 NBUFFX16_RVT (A,Y)
[04/09 22:11:32    235s] *Info:       21.8       2.64      8.14   24.0   5.45 NBUFFX16_HVT (A,Y)
[04/09 22:11:32    235s] *Info:       18.8       2.41      2.71   42.0   2.23 NBUFFX32_RVT (A,Y)
[04/09 22:11:32    235s] *Info:       23.7       2.60      5.42   42.0   2.83 NBUFFX32_HVT (A,Y)
[04/09 22:11:32    235s] =================================================================
[04/09 22:11:32    235s] Hold Timer stdDelay =  6.8ps
[04/09 22:11:32    235s]  Visiting view : func_min_scenario
[04/09 22:11:32    235s]    : PowerDomain = none : Weighted F : unweighted  = 6.80 (1.000) with rcCorner = 1
[04/09 22:11:32    235s]    : PowerDomain = none : Weighted F : unweighted  = 6.70 (1.000) with rcCorner = -1
[04/09 22:11:32    235s] Hold Timer stdDelay =  6.8ps (func_min_scenario)
[04/09 22:11:32    235s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2254.0M, EPOCH TIME: 1712725892.494937
[04/09 22:11:32    235s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:11:32    235s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:11:32    235s] 
[04/09 22:11:32    235s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 22:11:32    235s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.130, REAL:0.131, MEM:2254.0M, EPOCH TIME: 1712725892.626356
[04/09 22:11:32    235s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2175).
[04/09 22:11:32    235s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:11:32    235s] 
------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 func_max_scenario
Hold views included:
 func_min_scenario

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | INPUTS  | OUTPUTS |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.352  |  0.352  |  0.550  |   N/A   |   N/A   |  0.000  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |    0    |   N/A   |   N/A   |
|          All Paths:|   362   |   258   |   148   |   N/A   |   N/A   |    0    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | default | INPUTS  | OUTPUTS |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.106  |  0.001  | -0.106  |   N/A   |   N/A   |  0.000  |   N/A   |   N/A   |
|           TNS (ns):| -4.307  |  0.000  | -4.307  |   N/A   |   N/A   |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|   52    |    0    |   52    |   N/A   |   N/A   |    0    |   N/A   |   N/A   |
|          All Paths:|   346   |   242   |   148   |   N/A   |   N/A   |    0    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      8 (64)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2254.0M, EPOCH TIME: 1712725892.773018
[04/09 22:11:32    235s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:11:32    235s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:11:32    235s] 
[04/09 22:11:32    235s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 22:11:32    235s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.120, REAL:0.125, MEM:2254.0M, EPOCH TIME: 1712725892.898315
[04/09 22:11:32    235s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2175).
[04/09 22:11:32    235s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:11:32    235s] Density: 0.273%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:09, real = 0:00:09, mem = 1809.3M, totSessionCpu=0:03:56 **
[04/09 22:11:32    235s] *** BuildHoldData #1 [finish] (optDesign #1) : cpu/real = 0:00:03.7/0:00:03.8 (1.0), totSession cpu/real = 0:03:55.6/0:05:10.7 (0.8), mem = 2211.0M
[04/09 22:11:32    235s] 
[04/09 22:11:32    235s] =============================================================================================
[04/09 22:11:32    235s]  Step TAT Report : BuildHoldData #1 / optDesign #1                              21.14-s109_1
[04/09 22:11:32    235s] =============================================================================================
[04/09 22:11:32    235s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/09 22:11:32    235s] ---------------------------------------------------------------------------------------------
[04/09 22:11:32    235s] [ ViewPruning            ]      5   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    1.0
[04/09 22:11:32    235s] [ OptSummaryReport       ]      1   0:00:00.5  (  12.0 % )     0:00:00.5 /  0:00:00.5    1.0
[04/09 22:11:32    235s] [ DrvReport              ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.2
[04/09 22:11:32    235s] [ SlackTraversorInit     ]      3   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    1.1
[04/09 22:11:32    235s] [ CellServerInit         ]      2   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    1.2
[04/09 22:11:32    235s] [ LibAnalyzerInit        ]      1   0:00:01.2  (  31.7 % )     0:00:01.2 /  0:00:01.2    1.0
[04/09 22:11:32    235s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 22:11:32    235s] [ HoldTimerInit          ]      1   0:00:00.1  (   1.7 % )     0:00:00.1 /  0:00:00.1    1.1
[04/09 22:11:32    235s] [ HoldInitFootPrintList  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 22:11:32    235s] [ ReportTranViolation    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 22:11:32    235s] [ ReportCapViolation     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 22:11:32    235s] [ HoldTimerNodeList      ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 22:11:32    235s] [ HoldTimerRestoreData   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 22:11:32    235s] [ TimingUpdate           ]      8   0:00:00.4  (   9.6 % )     0:00:01.4 /  0:00:01.3    0.9
[04/09 22:11:32    235s] [ FullDelayCalc          ]      2   0:00:01.0  (  26.6 % )     0:00:01.0 /  0:00:01.0    1.0
[04/09 22:11:32    235s] [ TimingReport           ]      2   0:00:00.1  (   2.9 % )     0:00:00.1 /  0:00:00.1    1.1
[04/09 22:11:32    235s] [ MISC                   ]          0:00:00.4  (  11.4 % )     0:00:00.4 /  0:00:00.4    0.9
[04/09 22:11:32    235s] ---------------------------------------------------------------------------------------------
[04/09 22:11:32    235s]  BuildHoldData #1 TOTAL             0:00:03.8  ( 100.0 % )     0:00:03.8 /  0:00:03.7    1.0
[04/09 22:11:32    235s] ---------------------------------------------------------------------------------------------
[04/09 22:11:32    235s] 
[04/09 22:11:32    235s] *** HoldOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:03:55.6/0:05:10.7 (0.8), mem = 2211.0M
[04/09 22:11:32    235s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.20364.17
[04/09 22:11:32    235s] {MMLU 0 8 539}
[04/09 22:11:32    235s] ### Creating LA Mngr. totSessionCpu=0:03:56 mem=2211.0M
[04/09 22:11:32    235s] ### Creating LA Mngr, finished. totSessionCpu=0:03:56 mem=2211.0M
[04/09 22:11:32    235s] HoldSingleBuffer minRootGain=0.000
[04/09 22:11:32    235s] GigaOpt Hold fixing search radius: 40 5 125 (stdCellHgt 1672 dbu)
[04/09 22:11:32    235s] HoldSingleBuffer minRootGain=0.000
[04/09 22:11:32    235s] HoldSingleBuffer minRootGain=0.000
[04/09 22:11:32    235s] HoldSingleBuffer minRootGain=0.000
[04/09 22:11:32    235s] *info: Run optDesign holdfix with 1 thread.
[04/09 22:11:32    235s] Info: 15 io nets excluded
[04/09 22:11:32    235s] Info: 5 nets with fixed/cover wires excluded.
[04/09 22:11:32    235s] Info: 8 clock nets excluded from IPO operation.
[04/09 22:11:32    235s] --------------------------------------------------- 
[04/09 22:11:32    235s]    Hold Timing Summary  - Initial 
[04/09 22:11:32    235s] --------------------------------------------------- 
[04/09 22:11:32    235s]  Target slack:       0.0000 ns
[04/09 22:11:32    235s]  View: func_min_scenario 
[04/09 22:11:32    235s]    WNS:      -0.1060
[04/09 22:11:32    235s]    TNS:      -4.3061
[04/09 22:11:32    235s]    VP :           52
[04/09 22:11:32    235s]    Worst hold path end point: wptr_full/wbin_reg_9_/RSTB 
[04/09 22:11:32    235s] --------------------------------------------------- 
[04/09 22:11:33    235s] Info: Done creating the CCOpt slew target map.
[04/09 22:11:33    235s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/09 22:11:33    235s] ### Creating PhyDesignMc. totSessionCpu=0:03:56 mem=2268.2M
[04/09 22:11:33    235s] OPERPROF: Starting DPlace-Init at level 1, MEM:2268.2M, EPOCH TIME: 1712725893.078625
[04/09 22:11:33    235s] Processing tracks to init pin-track alignment.
[04/09 22:11:33    235s] z: 2, totalTracks: 1
[04/09 22:11:33    235s] z: 4, totalTracks: 1
[04/09 22:11:33    235s] z: 6, totalTracks: 1
[04/09 22:11:33    235s] z: 8, totalTracks: 1
[04/09 22:11:33    235s] #spOpts: N=28 autoPA advPA mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/09 22:11:33    235s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2268.2M, EPOCH TIME: 1712725893.091363
[04/09 22:11:33    235s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:11:33    235s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:11:33    235s] 
[04/09 22:11:33    235s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 22:11:33    235s] 
[04/09 22:11:33    235s]  Skipping Bad Lib Cell Checking (CMU) !
[04/09 22:11:33    235s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.120, REAL:0.125, MEM:2268.2M, EPOCH TIME: 1712725893.216303
[04/09 22:11:33    235s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2268.2M, EPOCH TIME: 1712725893.216582
[04/09 22:11:33    235s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2268.2M, EPOCH TIME: 1712725893.216755
[04/09 22:11:33    235s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2268.2MB).
[04/09 22:11:33    235s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.140, REAL:0.139, MEM:2268.2M, EPOCH TIME: 1712725893.217234
[04/09 22:11:33    235s] TotalInstCnt at PhyDesignMc Initialization: 287
[04/09 22:11:33    235s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:56 mem=2268.2M
[04/09 22:11:33    235s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2268.2M, EPOCH TIME: 1712725893.330308
[04/09 22:11:33    235s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:2268.2M, EPOCH TIME: 1712725893.330983
[04/09 22:11:33    235s] 
[04/09 22:11:33    235s] *** Starting Core Fixing (fixHold) cpu=0:00:04.1 real=0:00:04.0 totSessionCpu=0:03:56 mem=2268.2M density=0.273% ***
[04/09 22:11:33    235s] Optimizer Target Slack 0.000 StdDelay is 0.00680  
[04/09 22:11:33    236s] ### Creating RouteCongInterface, started
[04/09 22:11:33    236s] 
[04/09 22:11:33    236s] #optDebug:  {2, 1.000, 0.8500} {3, 0.867, 0.8500} {4, 0.735, 0.8500} {5, 0.602, 0.8500} {6, 0.470, 0.8500} {7, 0.337, 0.8014} {8, 0.072, 0.4751} {9, 0.004, 0.4037} {10, 0.004, 0.4037} 
[04/09 22:11:33    236s] 
[04/09 22:11:33    236s] #optDebug: {0, 0.900}
[04/09 22:11:33    236s] ### Creating RouteCongInterface, finished

------------------------------------------------------------------
     Phase Initial Timing Summary
------------------------------------------------------------------

Setup views included:
 func_max_scenario 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | INPUTS  | OUTPUTS |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.352  |  0.352  |  0.550  |   N/A   |   N/A   |  0.000  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |    0    |   N/A   |   N/A   |
|          All Paths:|   362   |   258   |   148   |   N/A   |   N/A   |    0    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

Density: 0.273%
------------------------------------------------------------------
[04/09 22:11:33    236s] *info: Hold Batch Commit is enabled
[04/09 22:11:33    236s] *info: Levelized Batch Commit is enabled
[04/09 22:11:33    236s] 
[04/09 22:11:33    236s] Phase I ......
[04/09 22:11:33    236s] Executing transform: ECO Safe Resize
[04/09 22:11:33    236s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[04/09 22:11:33    236s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[04/09 22:11:33    236s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[04/09 22:11:33    236s] Worst hold path end point:
[04/09 22:11:33    236s]   wptr_full/wbin_reg_9_/RSTB
[04/09 22:11:33    236s]     net: io_b_wrst_n_net (nrTerm=53)
[04/09 22:11:33    236s] |   0|  -0.106|    -4.31|      52|          0|       0(     0)|    0.27%|   0:00:00.0|  2294.2M|
[04/09 22:11:33    236s] Worst hold path end point:
[04/09 22:11:33    236s]   wptr_full/wbin_reg_9_/RSTB
[04/09 22:11:33    236s]     net: io_b_wrst_n_net (nrTerm=53)
[04/09 22:11:33    236s] |   1|  -0.106|    -4.31|      52|          0|       0(     0)|    0.27%|   0:00:00.0|  2294.2M|
[04/09 22:11:33    236s] 
[04/09 22:11:33    236s] Capturing REF for hold ...
[04/09 22:11:33    236s]    Hold Timing Snapshot: (REF)
[04/09 22:11:33    236s]              All PG WNS: -0.106
[04/09 22:11:33    236s]              All PG TNS: -4.306
[04/09 22:11:33    236s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[04/09 22:11:33    236s] Executing transform: AddBuffer + LegalResize
[04/09 22:11:33    236s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[04/09 22:11:33    236s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[04/09 22:11:33    236s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[04/09 22:11:33    236s] Worst hold path end point:
[04/09 22:11:33    236s]   wptr_full/wbin_reg_9_/RSTB
[04/09 22:11:33    236s]     net: io_b_wrst_n_net (nrTerm=53)
[04/09 22:11:33    236s] |   0|  -0.106|    -4.31|      52|          0|       0(     0)|    0.27%|   0:00:00.0|  2294.2M|
[04/09 22:11:33    236s] Worst hold path end point:
[04/09 22:11:33    236s]   wptr_full/wbin_reg_9_/RSTB
[04/09 22:11:33    236s]     net: FE_PHN69_io_b_wrst_n_net (nrTerm=53)
[04/09 22:11:33    236s] |   1|  -0.085|    -2.96|      52|          1|       0(     0)|    0.28%|   0:00:00.0|  2321.3M|
[04/09 22:11:33    236s] Worst hold path end point:
[04/09 22:11:33    236s]   wptr_full/wbin_reg_9_/RSTB
[04/09 22:11:33    236s]     net: FE_PHN70_io_b_wrst_n_net (nrTerm=53)
[04/09 22:11:33    236s] |   2|  -0.065|    -1.88|      52|          1|       0(     0)|    0.28%|   0:00:00.0|  2321.3M|
[04/09 22:11:34    236s] Worst hold path end point:
[04/09 22:11:34    236s]   wptr_full/wbin_reg_9_/RSTB
[04/09 22:11:34    236s]     net: FE_PHN71_io_b_wrst_n_net (nrTerm=53)
[04/09 22:11:34    236s] |   3|  -0.044|    -0.77|      52|          1|       0(     0)|    0.28%|   0:00:00.0|  2321.3M|
[04/09 22:11:34    236s] Worst hold path end point:
[04/09 22:11:34    236s]   wptr_full/wbin_reg_9_/RSTB
[04/09 22:11:34    236s]     net: FE_PHN71_io_b_wrst_n_net (nrTerm=53)
[04/09 22:11:34    236s] |   4|  -0.011|    -0.03|       3|          1|       0(     0)|    0.28%|   0:00:01.0|  2321.3M|
[04/09 22:11:34    236s] Worst hold path end point:
[04/09 22:11:34    236s]   fifomem/genblk1_0__U/I1[5]
[04/09 22:11:34    236s]     net: fifomem/FE_OFN54_wdata_5 (nrTerm=9)
[04/09 22:11:34    236s] |   5|   0.001|     0.00|       0|          1|       0(     0)|    0.28%|   0:00:00.0|  2321.3M|
[04/09 22:11:34    236s] 
[04/09 22:11:34    236s] Capturing REF for hold ...
[04/09 22:11:34    236s]    Hold Timing Snapshot: (REF)
[04/09 22:11:34    236s]              All PG WNS: 0.001
[04/09 22:11:34    236s]              All PG TNS: 0.000
[04/09 22:11:34    236s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[04/09 22:11:34    236s] 
[04/09 22:11:34    236s] *info:    Total 5 cells added for Phase I
[04/09 22:11:34    236s] *info:        in which 0 is ripple commits (0.000%)
[04/09 22:11:34    236s] --------------------------------------------------- 
[04/09 22:11:34    236s]    Hold Timing Summary  - Phase I 
[04/09 22:11:34    236s] --------------------------------------------------- 
[04/09 22:11:34    236s]  Target slack:       0.0000 ns
[04/09 22:11:34    236s]  View: func_min_scenario 
[04/09 22:11:34    236s]    WNS:       0.0006
[04/09 22:11:34    236s]    TNS:       0.0000
[04/09 22:11:34    236s]    VP :            0
[04/09 22:11:34    236s]    Worst hold path end point: fifomem/genblk1_0__U/I1[5] 
[04/09 22:11:34    236s] --------------------------------------------------- 

------------------------------------------------------------------
      Phase I Timing Summary
------------------------------------------------------------------

Setup views included:
 func_max_scenario 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | INPUTS  | OUTPUTS |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.352  |  0.352  |  0.550  |   N/A   |   N/A   |  0.000  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |    0    |   N/A   |   N/A   |
|          All Paths:|   362   |   258   |   148   |   N/A   |   N/A   |    0    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

Density: 0.281%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------------
[04/09 22:11:34    236s] 
[04/09 22:11:34    236s] *** Finished Core Fixing (fixHold) cpu=0:00:05.0 real=0:00:05.0 totSessionCpu=0:03:57 mem=2329.3M density=0.281% ***
[04/09 22:11:34    236s] 
[04/09 22:11:34    236s] *info:
[04/09 22:11:34    236s] *info: Added a total of 5 cells to fix/reduce hold violation
[04/09 22:11:34    236s] *info:          in which 0 termBuffering
[04/09 22:11:34    236s] *info:          in which 0 dummyBuffering
[04/09 22:11:34    236s] *info:
[04/09 22:11:34    236s] *info: Summary: 
[04/09 22:11:34    236s] *info:            1 cell  of type 'NBUFFX2_HVT' (8.0, 	38.532) used
[04/09 22:11:34    236s] *info:            1 cell  of type 'NBUFFX2_RVT' (8.0, 	30.601) used
[04/09 22:11:34    236s] *info:            1 cell  of type 'NBUFFX32_HVT' (42.0, 	2.829) used
[04/09 22:11:34    236s] *info:            2 cells of type 'NBUFFX32_RVT' (42.0, 	2.227) used
[04/09 22:11:34    236s] 
[04/09 22:11:34    236s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2329.3M, EPOCH TIME: 1712725894.199196
[04/09 22:11:34    236s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2824).
[04/09 22:11:34    236s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:11:34    236s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:11:34    236s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:11:34    236s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.031, MEM:2316.3M, EPOCH TIME: 1712725894.229778
[04/09 22:11:34    236s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2316.3M, EPOCH TIME: 1712725894.230835
[04/09 22:11:34    236s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2316.3M, EPOCH TIME: 1712725894.231297
[04/09 22:11:34    236s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2316.3M, EPOCH TIME: 1712725894.245445
[04/09 22:11:34    236s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:11:34    236s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:11:34    236s] 
[04/09 22:11:34    236s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 22:11:34    236s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.130, REAL:0.134, MEM:2316.3M, EPOCH TIME: 1712725894.379106
[04/09 22:11:34    236s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2316.3M, EPOCH TIME: 1712725894.379400
[04/09 22:11:34    236s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2316.3M, EPOCH TIME: 1712725894.379615
[04/09 22:11:34    236s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2316.3M, EPOCH TIME: 1712725894.379870
[04/09 22:11:34    236s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:2316.3M, EPOCH TIME: 1712725894.380241
[04/09 22:11:34    236s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.140, REAL:0.149, MEM:2316.3M, EPOCH TIME: 1712725894.380646
[04/09 22:11:34    236s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.140, REAL:0.150, MEM:2316.3M, EPOCH TIME: 1712725894.380812
[04/09 22:11:34    236s] TDRefine: refinePlace mode is spiral
[04/09 22:11:34    236s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.20364.12
[04/09 22:11:34    237s] OPERPROF: Starting RefinePlace at level 1, MEM:2316.3M, EPOCH TIME: 1712725894.381028
[04/09 22:11:34    237s] *** Starting refinePlace (0:03:57 mem=2316.3M) ***
[04/09 22:11:34    237s] Total net bbox length = 3.160e+04 (1.261e+04 1.899e+04) (ext = 5.316e+03)
[04/09 22:11:34    237s] 
[04/09 22:11:34    237s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 22:11:34    237s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/09 22:11:34    237s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2316.3M, EPOCH TIME: 1712725894.393565
[04/09 22:11:34    237s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.001, MEM:2316.3M, EPOCH TIME: 1712725894.394980
[04/09 22:11:34    237s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[04/09 22:11:34    237s] Type 'man IMPSP-5140' for more detail.
[04/09 22:11:34    237s] **WARN: (IMPSP-315):	Found 81 instances insts with no PG Term connections.
[04/09 22:11:34    237s] Type 'man IMPSP-315' for more detail.
[04/09 22:11:34    237s] (I)      Default pattern map key = fifo1_sram_default.
[04/09 22:11:34    237s] (I)      Default pattern map key = fifo1_sram_default.
[04/09 22:11:34    237s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2316.3M, EPOCH TIME: 1712725894.400428
[04/09 22:11:34    237s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.001, MEM:2316.3M, EPOCH TIME: 1712725894.401793
[04/09 22:11:34    237s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2316.3M, EPOCH TIME: 1712725894.401962
[04/09 22:11:34    237s] Starting refinePlace ...
[04/09 22:11:34    237s] (I)      Default pattern map key = fifo1_sram_default.
[04/09 22:11:34    237s] One DDP V2 for no tweak run.
[04/09 22:11:34    237s] (I)      Default pattern map key = fifo1_sram_default.
[04/09 22:11:34    237s]   Spread Effort: high, pre-route mode, useDDP on.
[04/09 22:11:34    237s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2316.3MB) @(0:03:57 - 0:03:57).
[04/09 22:11:34    237s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/09 22:11:34    237s] wireLenOptFixPriorityInst 96 inst fixed
[04/09 22:11:34    237s] 
[04/09 22:11:34    237s] Running Spiral with 1 thread in Normal Mode  fetchWidth=289 
[04/09 22:11:34    237s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[04/09 22:11:34    237s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[04/09 22:11:34    237s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[04/09 22:11:34    237s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2316.3MB) @(0:03:57 - 0:03:57).
[04/09 22:11:34    237s] Since WEEQ reclaim is enabled, PA align is changed to limited mode.
[04/09 22:11:34    237s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/09 22:11:34    237s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2316.3MB
[04/09 22:11:34    237s] Statistics of distance of Instance movement in refine placement:
[04/09 22:11:34    237s]   maximum (X+Y) =         0.00 um
[04/09 22:11:34    237s]   mean    (X+Y) =         0.00 um
[04/09 22:11:34    237s] Summary Report:
[04/09 22:11:34    237s] Instances move: 0 (out of 290 movable)
[04/09 22:11:34    237s] Instances flipped: 0
[04/09 22:11:34    237s] Mean displacement: 0.00 um
[04/09 22:11:34    237s] Max displacement: 0.00 um 
[04/09 22:11:34    237s] Total instances moved : 0
[04/09 22:11:34    237s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.080, REAL:0.085, MEM:2316.3M, EPOCH TIME: 1712725894.487210
[04/09 22:11:34    237s] Total net bbox length = 3.160e+04 (1.261e+04 1.899e+04) (ext = 5.316e+03)
[04/09 22:11:34    237s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2316.3MB
[04/09 22:11:34    237s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=2316.3MB) @(0:03:57 - 0:03:57).
[04/09 22:11:34    237s] *** Finished refinePlace (0:03:57 mem=2316.3M) ***
[04/09 22:11:34    237s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.20364.12
[04/09 22:11:34    237s] OPERPROF: Finished RefinePlace at level 1, CPU:0.100, REAL:0.108, MEM:2316.3M, EPOCH TIME: 1712725894.488604
[04/09 22:11:34    237s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2316.3M, EPOCH TIME: 1712725894.496205
[04/09 22:11:34    237s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2465).
[04/09 22:11:34    237s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:11:34    237s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:11:34    237s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:11:34    237s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.030, MEM:2316.3M, EPOCH TIME: 1712725894.526515
[04/09 22:11:34    237s] *** maximum move = 0.00 um ***
[04/09 22:11:34    237s] *** Finished re-routing un-routed nets (2316.3M) ***
[04/09 22:11:34    237s] OPERPROF: Starting DPlace-Init at level 1, MEM:2316.3M, EPOCH TIME: 1712725894.548097
[04/09 22:11:34    237s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2316.3M, EPOCH TIME: 1712725894.561286
[04/09 22:11:34    237s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:11:34    237s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:11:34    237s] 
[04/09 22:11:34    237s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 22:11:34    237s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.150, REAL:0.149, MEM:2316.3M, EPOCH TIME: 1712725894.709963
[04/09 22:11:34    237s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2316.3M, EPOCH TIME: 1712725894.710271
[04/09 22:11:34    237s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2316.3M, EPOCH TIME: 1712725894.710450
[04/09 22:11:34    237s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2316.3M, EPOCH TIME: 1712725894.710734
[04/09 22:11:34    237s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:2316.3M, EPOCH TIME: 1712725894.711121
[04/09 22:11:34    237s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.170, REAL:0.163, MEM:2316.3M, EPOCH TIME: 1712725894.711476
[04/09 22:11:34    237s] 
[04/09 22:11:34    237s] *** Finish Physical Update (cpu=0:00:00.6 real=0:00:00.0 mem=2316.3M) ***

------------------------------------------------------------------
     After refinePlace Timing Summary
------------------------------------------------------------------

Setup views included:
 func_max_scenario 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | INPUTS  | OUTPUTS |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.352  |  0.352  |  0.550  |   N/A   |   N/A   |  0.000  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |    0    |   N/A   |   N/A   |
|          All Paths:|   362   |   258   |   148   |   N/A   |   N/A   |    0    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

Density: 0.281%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------------
[04/09 22:11:34    237s] *** Finish Post CTS Hold Fixing (cpu=0:00:05.6 real=0:00:05.0 totSessionCpu=0:03:57 mem=2326.3M density=0.281%) ***
[04/09 22:11:34    237s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.20364.17
[04/09 22:11:34    237s] **INFO: total 40 insts, 30 nets marked don't touch
[04/09 22:11:34    237s] **INFO: total 40 insts, 30 nets marked don't touch DB property
[04/09 22:11:34    237s] **INFO: total 40 insts, 30 nets unmarked don't touch

[04/09 22:11:34    237s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2307.2M, EPOCH TIME: 1712725894.886488
[04/09 22:11:34    237s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2534).
[04/09 22:11:34    237s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:11:34    237s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:11:34    237s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:11:34    237s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.031, MEM:2236.2M, EPOCH TIME: 1712725894.917654
[04/09 22:11:34    237s] TotalInstCnt at PhyDesignMc Destruction: 292
[04/09 22:11:34    237s] *** HoldOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:01.9/0:00:02.0 (1.0), totSession cpu/real = 0:03:57.5/0:05:12.7 (0.8), mem = 2236.2M
[04/09 22:11:34    237s] 
[04/09 22:11:34    237s] =============================================================================================
[04/09 22:11:34    237s]  Step TAT Report : HoldOpt #1 / optDesign #1                                    21.14-s109_1
[04/09 22:11:34    237s] =============================================================================================
[04/09 22:11:34    237s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/09 22:11:34    237s] ---------------------------------------------------------------------------------------------
[04/09 22:11:34    237s] [ OptSummaryReport       ]      3   0:00:00.0  (   1.8 % )     0:00:00.2 /  0:00:00.2    0.9
[04/09 22:11:34    237s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 22:11:34    237s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 22:11:34    237s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (  12.9 % )     0:00:00.3 /  0:00:00.3    1.0
[04/09 22:11:34    237s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.0
[04/09 22:11:34    237s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   8.0 % )     0:00:00.2 /  0:00:00.2    1.0
[04/09 22:11:34    237s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 22:11:34    237s] [ OptimizationStep       ]      2   0:00:00.0  (   0.2 % )     0:00:00.5 /  0:00:00.5    1.0
[04/09 22:11:34    237s] [ OptSingleIteration     ]      8   0:00:00.0  (   1.4 % )     0:00:00.5 /  0:00:00.5    1.0
[04/09 22:11:34    237s] [ OptGetWeight           ]      6   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 22:11:34    237s] [ OptEval                ]      6   0:00:00.2  (   8.9 % )     0:00:00.2 /  0:00:00.2    1.1
[04/09 22:11:34    237s] [ OptCommit              ]      6   0:00:00.0  (   0.7 % )     0:00:00.3 /  0:00:00.2    0.9
[04/09 22:11:34    237s] [ PostCommitDelayUpdate  ]      5   0:00:00.0  (   0.8 % )     0:00:00.1 /  0:00:00.1    0.9
[04/09 22:11:34    237s] [ IncrDelayCalc          ]     15   0:00:00.1  (   5.3 % )     0:00:00.1 /  0:00:00.1    1.0
[04/09 22:11:34    237s] [ HoldReEval             ]      5   0:00:00.1  (   4.0 % )     0:00:00.1 /  0:00:00.1    0.9
[04/09 22:11:34    237s] [ HoldCollectNode        ]      9   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 22:11:34    237s] [ HoldSortNodeList       ]      8   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 22:11:34    237s] [ HoldBottleneckCount    ]      7   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    0.8
[04/09 22:11:34    237s] [ HoldCacheNodeWeight    ]      6   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 22:11:34    237s] [ HoldBuildSlackGraph    ]      6   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 22:11:34    237s] [ HoldDBCommit           ]      5   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.7
[04/09 22:11:34    237s] [ HoldTimerCalcSummary   ]      8   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 22:11:34    237s] [ RefinePlace            ]      1   0:00:00.6  (  31.4 % )     0:00:00.6 /  0:00:00.6    1.0
[04/09 22:11:34    237s] [ TimingUpdate           ]      7   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    1.0
[04/09 22:11:34    237s] [ TimingReport           ]      3   0:00:00.2  (   8.6 % )     0:00:00.2 /  0:00:00.2    1.0
[04/09 22:11:34    237s] [ IncrTimingUpdate       ]     11   0:00:00.1  (   2.6 % )     0:00:00.1 /  0:00:00.1    1.4
[04/09 22:11:34    237s] [ MISC                   ]          0:00:00.2  (   8.2 % )     0:00:00.2 /  0:00:00.2    1.0
[04/09 22:11:34    237s] ---------------------------------------------------------------------------------------------
[04/09 22:11:34    237s]  HoldOpt #1 TOTAL                   0:00:02.0  ( 100.0 % )     0:00:02.0 /  0:00:01.9    1.0
[04/09 22:11:34    237s] ---------------------------------------------------------------------------------------------
[04/09 22:11:34    237s] 
[04/09 22:11:34    237s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2236.2M, EPOCH TIME: 1712725894.931810
[04/09 22:11:34    237s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:11:34    237s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:11:35    237s] 
[04/09 22:11:35    237s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 22:11:35    237s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.120, REAL:0.125, MEM:2236.2M, EPOCH TIME: 1712725895.056867
[04/09 22:11:35    237s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2175).
[04/09 22:11:35    237s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:11:35    237s] *** Steiner Routed Nets: 6.069%; Threshold: 100; Threshold for Hold: 100
[04/09 22:11:35    237s] ### Creating LA Mngr. totSessionCpu=0:03:58 mem=2236.2M
[04/09 22:11:35    237s] ### Creating LA Mngr, finished. totSessionCpu=0:03:58 mem=2236.2M
[04/09 22:11:35    237s] Re-routed 0 nets
[04/09 22:11:35    237s] GigaOpt_HOLD: Recover setup timing after hold fixing
[04/09 22:11:35    237s] 
[04/09 22:11:35    237s] TimeStamp Deleting Cell Server Begin ...
[04/09 22:11:35    237s] Deleting Lib Analyzer.
[04/09 22:11:35    237s] 
[04/09 22:11:35    237s] TimeStamp Deleting Cell Server End ...
[04/09 22:11:35    237s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[04/09 22:11:35    237s] 
[04/09 22:11:35    237s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/09 22:11:35    237s] Summary for sequential cells identification: 
[04/09 22:11:35    237s]   Identified SBFF number: 92
[04/09 22:11:35    237s]   Identified MBFF number: 0
[04/09 22:11:35    237s]   Identified SB Latch number: 0
[04/09 22:11:35    237s]   Identified MB Latch number: 0
[04/09 22:11:35    237s]   Not identified SBFF number: 120
[04/09 22:11:35    237s]   Not identified MBFF number: 0
[04/09 22:11:35    237s]   Not identified SB Latch number: 0
[04/09 22:11:35    237s]   Not identified MB Latch number: 0
[04/09 22:11:35    237s]   Number of sequential cells which are not FFs: 52
[04/09 22:11:35    237s]  Visiting view : func_max_scenario
[04/09 22:11:35    237s]    : PowerDomain = none : Weighted F : unweighted  = 13.30 (1.000) with rcCorner = 0
[04/09 22:11:35    237s]    : PowerDomain = none : Weighted F : unweighted  = 13.00 (1.000) with rcCorner = -1
[04/09 22:11:35    237s]  Visiting view : func_min_scenario
[04/09 22:11:35    237s]    : PowerDomain = none : Weighted F : unweighted  = 6.80 (1.000) with rcCorner = 1
[04/09 22:11:35    237s]    : PowerDomain = none : Weighted F : unweighted  = 6.70 (1.000) with rcCorner = -1
[04/09 22:11:35    237s] TLC MultiMap info (StdDelay):
[04/09 22:11:35    237s]   : min_corner + libs_min + 1 + no RcCorner := 6.7ps
[04/09 22:11:35    237s]   : min_corner + libs_min + 1 + cmin := 6.8ps
[04/09 22:11:35    237s]   : max_corner + libs_max + 1 + no RcCorner := 13ps
[04/09 22:11:35    237s]   : max_corner + libs_max + 1 + cmax := 13.3ps
[04/09 22:11:35    237s]  Setting StdDelay to: 13.3ps
[04/09 22:11:35    237s] 
[04/09 22:11:35    237s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/09 22:11:35    237s] 
[04/09 22:11:35    237s] TimeStamp Deleting Cell Server Begin ...
[04/09 22:11:35    237s] 
[04/09 22:11:35    237s] TimeStamp Deleting Cell Server End ...
[04/09 22:11:35    237s] GigaOpt_HOLD: max_tran 0 => 0, max_cap 8 => 8 (threshold 10) - Skip drv recovery
[04/09 22:11:35    237s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[04/09 22:11:35    237s] 
[04/09 22:11:35    237s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/09 22:11:35    237s] Summary for sequential cells identification: 
[04/09 22:11:35    237s]   Identified SBFF number: 92
[04/09 22:11:35    237s]   Identified MBFF number: 0
[04/09 22:11:35    237s]   Identified SB Latch number: 0
[04/09 22:11:35    237s]   Identified MB Latch number: 0
[04/09 22:11:35    237s]   Not identified SBFF number: 120
[04/09 22:11:35    237s]   Not identified MBFF number: 0
[04/09 22:11:35    237s]   Not identified SB Latch number: 0
[04/09 22:11:35    237s]   Not identified MB Latch number: 0
[04/09 22:11:35    237s]   Number of sequential cells which are not FFs: 52
[04/09 22:11:35    237s]  Visiting view : func_max_scenario
[04/09 22:11:35    237s]    : PowerDomain = none : Weighted F : unweighted  = 13.30 (1.000) with rcCorner = 0
[04/09 22:11:35    237s]    : PowerDomain = none : Weighted F : unweighted  = 13.00 (1.000) with rcCorner = -1
[04/09 22:11:35    237s]  Visiting view : func_min_scenario
[04/09 22:11:35    237s]    : PowerDomain = none : Weighted F : unweighted  = 6.80 (1.000) with rcCorner = 1
[04/09 22:11:35    237s]    : PowerDomain = none : Weighted F : unweighted  = 6.70 (1.000) with rcCorner = -1
[04/09 22:11:35    237s] TLC MultiMap info (StdDelay):
[04/09 22:11:35    237s]   : min_corner + libs_min + 1 + no RcCorner := 6.7ps
[04/09 22:11:35    237s]   : min_corner + libs_min + 1 + cmin := 6.8ps
[04/09 22:11:35    237s]   : max_corner + libs_max + 1 + no RcCorner := 13ps
[04/09 22:11:35    237s]   : max_corner + libs_max + 1 + cmax := 13.3ps
[04/09 22:11:35    237s]  Setting StdDelay to: 13.3ps
[04/09 22:11:35    237s] 
[04/09 22:11:35    237s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/09 22:11:35    237s] GigaOpt: WNS changes after routing: 0.000 -> 0.000 (bump = 0.0)
[04/09 22:11:35    237s] GigaOpt: WNS bump threshold: 0.00665
[04/09 22:11:35    237s] GigaOpt: Skipping postEco optimization
[04/09 22:11:35    237s] GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0)
[04/09 22:11:35    237s] GigaOpt: Skipping nonLegal postEco optimization
[04/09 22:11:35    237s] 
[04/09 22:11:35    237s] Active setup views:
[04/09 22:11:35    237s]  func_max_scenario
[04/09 22:11:35    237s]   Dominating endpoints: 0
[04/09 22:11:35    237s]   Dominating TNS: -0.000
[04/09 22:11:35    237s] 
[04/09 22:11:35    237s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2272.38 MB )
[04/09 22:11:35    237s] (I)      ======================= Layers ========================
[04/09 22:11:35    237s] (I)      +-----+-----+--------------+---------+--------+-------+
[04/09 22:11:35    237s] (I)      | DB# |  ID |         Name |    Type | #Masks | Extra |
[04/09 22:11:35    237s] (I)      +-----+-----+--------------+---------+--------+-------+
[04/09 22:11:35    237s] (I)      |  33 |   0 |           CO |     cut |      1 |       |
[04/09 22:11:35    237s] (I)      |   1 |   1 |           M1 |    wire |      1 |       |
[04/09 22:11:35    237s] (I)      |  34 |   1 |         VIA1 |     cut |      1 |       |
[04/09 22:11:35    237s] (I)      |   2 |   2 |           M2 |    wire |      1 |       |
[04/09 22:11:35    237s] (I)      |  35 |   2 |         VIA2 |     cut |      1 |       |
[04/09 22:11:35    237s] (I)      |   3 |   3 |           M3 |    wire |      1 |       |
[04/09 22:11:35    237s] (I)      |  36 |   3 |         VIA3 |     cut |      1 |       |
[04/09 22:11:35    237s] (I)      |   4 |   4 |           M4 |    wire |      1 |       |
[04/09 22:11:35    237s] (I)      |  37 |   4 |         VIA4 |     cut |      1 |       |
[04/09 22:11:35    237s] (I)      |   5 |   5 |           M5 |    wire |      1 |       |
[04/09 22:11:35    237s] (I)      |  38 |   5 |         VIA5 |     cut |      1 |       |
[04/09 22:11:35    237s] (I)      |   6 |   6 |           M6 |    wire |      1 |       |
[04/09 22:11:35    237s] (I)      |  39 |   6 |         VIA6 |     cut |      1 |       |
[04/09 22:11:35    237s] (I)      |   7 |   7 |           M7 |    wire |      1 |       |
[04/09 22:11:35    237s] (I)      |  40 |   7 |         VIA7 |     cut |      1 |       |
[04/09 22:11:35    237s] (I)      |   8 |   8 |           M8 |    wire |      1 |       |
[04/09 22:11:35    237s] (I)      |  41 |   8 |         VIA8 |     cut |      1 |       |
[04/09 22:11:35    237s] (I)      |   9 |   9 |           M9 |    wire |      1 |       |
[04/09 22:11:35    237s] (I)      |  42 |   9 |       VIARDL |     cut |      1 |       |
[04/09 22:11:35    237s] (I)      |  10 |  10 |         MRDL |    wire |      1 |       |
[04/09 22:11:35    237s] (I)      +-----+-----+--------------+---------+--------+-------+
[04/09 22:11:35    237s] (I)      |  64 |  64 |        NWELL |   other |        |    MS |
[04/09 22:11:35    237s] (I)      |  65 |  65 |          DNW |   other |        |    MS |
[04/09 22:11:35    237s] (I)      |  66 |  66 |         DIFF |   other |        |    MS |
[04/09 22:11:35    237s] (I)      |  67 |  67 |         PIMP |   other |        |    MS |
[04/09 22:11:35    237s] (I)      |  68 |  68 |         NIMP |   other |        |    MS |
[04/09 22:11:35    237s] (I)      |  69 |  69 |      DIFF_18 |   other |        |    MS |
[04/09 22:11:35    237s] (I)      |  70 |  70 |          PAD |   other |        |    MS |
[04/09 22:11:35    237s] (I)      |  71 |  71 |       ESD_25 |   other |        |    MS |
[04/09 22:11:35    237s] (I)      |  72 |  72 |         SBLK |   other |        |    MS |
[04/09 22:11:35    237s] (I)      |  73 |  73 |       HVTIMP |   other |        |    MS |
[04/09 22:11:35    237s] (I)      |  74 |  74 |       LVTIMP |   other |        |    MS |
[04/09 22:11:35    237s] (I)      |  75 |  75 |        M1PIN |   other |        |    MS |
[04/09 22:11:35    237s] (I)      |  76 |  76 |        M2PIN |   other |        |    MS |
[04/09 22:11:35    237s] (I)      |  77 |  77 |        M3PIN |   other |        |    MS |
[04/09 22:11:35    237s] (I)      |  78 |  78 |        M4PIN |   other |        |    MS |
[04/09 22:11:35    237s] (I)      |  79 |  79 |        M5PIN |   other |        |    MS |
[04/09 22:11:35    237s] (I)      |  80 |  80 |        M6PIN |   other |        |    MS |
[04/09 22:11:35    237s] (I)      |  81 |  81 |        M7PIN |   other |        |    MS |
[04/09 22:11:35    237s] (I)      |  82 |  82 |        M8PIN |   other |        |    MS |
[04/09 22:11:35    237s] (I)      |  83 |  83 |        M9PIN |   other |        |    MS |
[04/09 22:11:35    237s] (I)      |  84 |  84 |     MRDL9PIN |   other |        |    MS |
[04/09 22:11:35    237s] (I)      |  85 |  85 |       HOTNWL |   other |        |    MS |
[04/09 22:11:35    237s] (I)      |  86 |  86 |         DIOD |   other |        |    MS |
[04/09 22:11:35    237s] (I)      |  87 |  87 |       BJTDMY |   other |        |    MS |
[04/09 22:11:35    237s] (I)      |  88 |  88 |          RNW |   other |        |    MS |
[04/09 22:11:35    237s] (I)      |  89 |  89 |        RMARK |   other |        |    MS |
[04/09 22:11:35    237s] (I)      |  90 |  90 |   prBoundary |   other |        |    MS |
[04/09 22:11:35    237s] (I)      |  91 |  91 |         LOGO |   other |        |    MS |
[04/09 22:11:35    237s] (I)      |  92 |  92 |           IP |   other |        |    MS |
[04/09 22:11:35    237s] (I)      |  93 |  93 |          RM1 |   other |        |    MS |
[04/09 22:11:35    237s] (I)      |  94 |  94 |          RM2 |   other |        |    MS |
[04/09 22:11:35    237s] (I)      |  95 |  95 |          RM3 |   other |        |    MS |
[04/09 22:11:35    237s] (I)      |  96 |  96 |          RM4 |   other |        |    MS |
[04/09 22:11:35    237s] (I)      |  97 |  97 |          RM5 |   other |        |    MS |
[04/09 22:11:35    237s] (I)      |  98 |  98 |          RM6 |   other |        |    MS |
[04/09 22:11:35    237s] (I)      |  99 |  99 |          RM7 |   other |        |    MS |
[04/09 22:11:35    237s] (I)      | 100 | 100 |          RM8 |   other |        |    MS |
[04/09 22:11:35    237s] (I)      | 101 | 101 |          RM9 |   other |        |    MS |
[04/09 22:11:35    237s] (I)      | 102 | 102 |      DM1EXCL |   other |        |    MS |
[04/09 22:11:35    237s] (I)      | 103 | 103 |      DM2EXCL |   other |        |    MS |
[04/09 22:11:35    237s] (I)      | 104 | 104 |      DM3EXCL |   other |        |    MS |
[04/09 22:11:35    237s] (I)      | 105 | 105 |      DM4EXCL |   other |        |    MS |
[04/09 22:11:35    237s] (I)      | 106 | 106 |      DM5EXCL |   other |        |    MS |
[04/09 22:11:35    237s] (I)      | 107 | 107 |      DM6EXCL |   other |        |    MS |
[04/09 22:11:35    237s] (I)      | 108 | 108 |      DM7EXCL |   other |        |    MS |
[04/09 22:11:35    237s] (I)      | 109 | 109 |      DM8EXCL |   other |        |    MS |
[04/09 22:11:35    237s] (I)      | 110 | 110 |      DM9EXCL |   other |        |    MS |
[04/09 22:11:35    237s] (I)      | 111 | 111 |      DIFF_25 |   other |        |    MS |
[04/09 22:11:35    237s] (I)      | 112 | 112 |      DIFF_FM |   other |        |    MS |
[04/09 22:11:35    237s] (I)      | 113 | 113 |        PO_FM |   other |        |    MS |
[04/09 22:11:35    237s] (I)      |   0 |   0 |           PO |   other |        |    MS |
[04/09 22:11:35    237s] (I)      | 114 | 114 | OverlapCheck | overlap |        |       |
[04/09 22:11:35    237s] (I)      +-----+-----+--------------+---------+--------+-------+
[04/09 22:11:35    237s] (I)      Started Import and model ( Curr Mem: 2272.38 MB )
[04/09 22:11:35    237s] (I)      Default pattern map key = fifo1_sram_default.
[04/09 22:11:35    237s] (I)      == Non-default Options ==
[04/09 22:11:35    237s] (I)      Build term to term wires                           : false
[04/09 22:11:35    237s] (I)      Maximum routing layer                              : 10
[04/09 22:11:35    237s] (I)      Number of threads                                  : 1
[04/09 22:11:35    237s] (I)      Method to set GCell size                           : row
[04/09 22:11:35    237s] (I)      Counted 44093 PG shapes. We will not process PG shapes layer by layer.
[04/09 22:11:35    237s] (I)      Use row-based GCell size
[04/09 22:11:35    237s] (I)      Use row-based GCell align
[04/09 22:11:35    237s] (I)      layer 0 area = 10000
[04/09 22:11:35    237s] (I)      layer 1 area = 16000
[04/09 22:11:35    237s] (I)      layer 2 area = 16000
[04/09 22:11:35    237s] (I)      layer 3 area = 16000
[04/09 22:11:35    237s] (I)      layer 4 area = 16000
[04/09 22:11:35    237s] (I)      layer 5 area = 16000
[04/09 22:11:35    237s] (I)      layer 6 area = 16000
[04/09 22:11:35    237s] (I)      layer 7 area = 16000
[04/09 22:11:35    237s] (I)      layer 8 area = 55000
[04/09 22:11:35    237s] (I)      layer 9 area = 4000000
[04/09 22:11:35    237s] (I)      GCell unit size   : 1672
[04/09 22:11:35    237s] (I)      GCell multiplier  : 1
[04/09 22:11:35    237s] (I)      GCell row height  : 1672
[04/09 22:11:35    237s] (I)      Actual row height : 1672
[04/09 22:11:35    237s] (I)      GCell align ref   : 310032 310032
[04/09 22:11:35    237s] [NR-eGR] Track table information for default rule: 
[04/09 22:11:35    237s] [NR-eGR] M1 has single uniform track structure
[04/09 22:11:35    237s] [NR-eGR] M2 has single uniform track structure
[04/09 22:11:35    237s] [NR-eGR] M3 has single uniform track structure
[04/09 22:11:35    237s] [NR-eGR] M4 has single uniform track structure
[04/09 22:11:35    237s] [NR-eGR] M5 has single uniform track structure
[04/09 22:11:35    237s] [NR-eGR] M6 has single uniform track structure
[04/09 22:11:35    237s] [NR-eGR] M7 has single uniform track structure
[04/09 22:11:35    237s] [NR-eGR] M8 has single uniform track structure
[04/09 22:11:35    237s] [NR-eGR] M9 has single uniform track structure
[04/09 22:11:35    237s] [NR-eGR] MRDL has single uniform track structure
[04/09 22:11:35    237s] (I)      ============== Default via ===============
[04/09 22:11:35    237s] (I)      +---+------------------+-----------------+
[04/09 22:11:35    237s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[04/09 22:11:35    237s] (I)      +---+------------------+-----------------+
[04/09 22:11:35    237s] (I)      | 1 |    1  VIA12SQ_C  |    1  VIA12SQ_C |
[04/09 22:11:35    237s] (I)      | 2 |    7  VIA23SQ_C  |    7  VIA23SQ_C |
[04/09 22:11:35    237s] (I)      | 3 |   13  VIA34SQ_C  |   13  VIA34SQ_C |
[04/09 22:11:35    237s] (I)      | 4 |   19  VIA45SQ_C  |   19  VIA45SQ_C |
[04/09 22:11:35    237s] (I)      | 5 |   25  VIA56SQ_C  |   25  VIA56SQ_C |
[04/09 22:11:35    237s] (I)      | 6 |   31  VIA67SQ_C  |   31  VIA67SQ_C |
[04/09 22:11:35    237s] (I)      | 7 |   37  VIA78SQ_C  |   37  VIA78SQ_C |
[04/09 22:11:35    237s] (I)      | 8 |   43  VIA89_C    |   44  VIA89     |
[04/09 22:11:35    237s] (I)      | 9 |   45  VIA9RDL    |   45  VIA9RDL   |
[04/09 22:11:35    237s] (I)      +---+------------------+-----------------+
[04/09 22:11:35    237s] [NR-eGR] Read 73417 PG shapes
[04/09 22:11:35    237s] [NR-eGR] Read 0 clock shapes
[04/09 22:11:35    237s] [NR-eGR] Read 0 other shapes
[04/09 22:11:35    237s] [NR-eGR] #Routing Blockages  : 0
[04/09 22:11:35    237s] [NR-eGR] #Instance Blockages : 8891
[04/09 22:11:35    237s] [NR-eGR] #PG Blockages       : 73417
[04/09 22:11:35    237s] [NR-eGR] #Halo Blockages     : 0
[04/09 22:11:35    237s] [NR-eGR] #Boundary Blockages : 0
[04/09 22:11:35    237s] [NR-eGR] #Clock Blockages    : 0
[04/09 22:11:35    237s] [NR-eGR] #Other Blockages    : 0
[04/09 22:11:35    237s] (I)      Design has 0 blackboxes considered as all layer blockages.
[04/09 22:11:35    237s] [NR-eGR] Num Prerouted Nets = 5  Num Prerouted Wires = 406
[04/09 22:11:35    237s] [NR-eGR] Read 346 nets ( ignored 5 )
[04/09 22:11:35    237s] (I)      early_global_route_priority property id does not exist.
[04/09 22:11:35    238s] (I)      Read Num Blocks=82308  Num Prerouted Wires=406  Num CS=0
[04/09 22:11:35    238s] (I)      Layer 1 (V) : #blockages 20795 : #preroutes 134
[04/09 22:11:35    238s] (I)      Layer 2 (H) : #blockages 21026 : #preroutes 146
[04/09 22:11:35    238s] (I)      Layer 3 (V) : #blockages 15375 : #preroutes 68
[04/09 22:11:35    238s] (I)      Layer 4 (H) : #blockages 11318 : #preroutes 38
[04/09 22:11:35    238s] (I)      Layer 5 (V) : #blockages 7870 : #preroutes 17
[04/09 22:11:35    238s] (I)      Layer 6 (H) : #blockages 4889 : #preroutes 3
[04/09 22:11:35    238s] (I)      Layer 7 (V) : #blockages 968 : #preroutes 0
[04/09 22:11:35    238s] (I)      Layer 8 (H) : #blockages 42 : #preroutes 0
[04/09 22:11:35    238s] (I)      Layer 9 (V) : #blockages 25 : #preroutes 0
[04/09 22:11:35    238s] (I)      Number of ignored nets                =      5
[04/09 22:11:35    238s] (I)      Number of connected nets              =      0
[04/09 22:11:35    238s] (I)      Number of fixed nets                  =      5.  Ignored: Yes
[04/09 22:11:35    238s] (I)      Number of clock nets                  =      8.  Ignored: No
[04/09 22:11:35    238s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[04/09 22:11:35    238s] (I)      Number of special nets                =      0.  Ignored: Yes
[04/09 22:11:35    238s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[04/09 22:11:35    238s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[04/09 22:11:35    238s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[04/09 22:11:35    238s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[04/09 22:11:35    238s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/09 22:11:35    238s] (I)      Ndr track 0 does not exist
[04/09 22:11:35    238s] (I)      Ndr track 0 does not exist
[04/09 22:11:35    238s] (I)      Ndr track 0 does not exist
[04/09 22:11:35    238s] (I)      ---------------------Grid Graph Info--------------------
[04/09 22:11:35    238s] (I)      Routing area        : (0, 0) - (1200096, 1200096)
[04/09 22:11:35    238s] (I)      Core area           : (310032, 310032) - (890064, 890064)
[04/09 22:11:35    238s] (I)      Site width          :   152  (dbu)
[04/09 22:11:35    238s] (I)      Row height          :  1672  (dbu)
[04/09 22:11:35    238s] (I)      GCell row height    :  1672  (dbu)
[04/09 22:11:35    238s] (I)      GCell width         :  1672  (dbu)
[04/09 22:11:35    238s] (I)      GCell height        :  1672  (dbu)
[04/09 22:11:35    238s] (I)      Grid                :   718   718    10
[04/09 22:11:35    238s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[04/09 22:11:35    238s] (I)      Vertical capacity   :     0  1672     0  1672     0  1672     0  1672     0  1672
[04/09 22:11:35    238s] (I)      Horizontal capacity :     0     0  1672     0  1672     0  1672     0  1672     0
[04/09 22:11:35    238s] (I)      Default wire width  :    50    56    56    56    56    56    56    56   160  2000
[04/09 22:11:35    238s] (I)      Default wire space  :    50    56    56    56    56    56    56    56    56  2000
[04/09 22:11:35    238s] (I)      Default wire pitch  :   100   112   112   112   112   112   112   112   216  4000
[04/09 22:11:35    238s] (I)      Default pitch size  :   100   152   304   304   608   608  1216  1216  2432  4864
[04/09 22:11:35    238s] (I)      First track coord   :   104   104   408   408   712   712  1320  1320  2536  4968
[04/09 22:11:35    238s] (I)      Num tracks per GCell: 16.72 11.00  5.50  5.50  2.75  2.75  1.38  1.38  0.69  0.34
[04/09 22:11:35    238s] (I)      Total num of tracks :  7895  7895  3947  3947  1973  1973   986   986   493   246
[04/09 22:11:35    238s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[04/09 22:11:35    238s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[04/09 22:11:35    238s] (I)      --------------------------------------------------------
[04/09 22:11:35    238s] 
[04/09 22:11:35    238s] [NR-eGR] ============ Routing rule table ============
[04/09 22:11:35    238s] [NR-eGR] Rule id: 0  Nets: 326
[04/09 22:11:35    238s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[04/09 22:11:35    238s] (I)                    Layer    2    3    4    5    6     7     8     9    10 
[04/09 22:11:35    238s] (I)                    Pitch  152  304  304  608  608  1216  1216  2432  4864 
[04/09 22:11:35    238s] (I)             #Used tracks    1    1    1    1    1     1     1     1     1 
[04/09 22:11:35    238s] (I)       #Fully used tracks    1    1    1    1    1     1     1     1     1 
[04/09 22:11:35    238s] [NR-eGR] Rule id: 1  Nets: 0
[04/09 22:11:35    238s] (I)      ID:1 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[04/09 22:11:35    238s] (I)                    Layer    2    3    4     5     6     7     8     9    10 
[04/09 22:11:35    238s] (I)                    Pitch  304  608  608  1216  1216  2432  2432  4864  9728 
[04/09 22:11:35    238s] (I)             #Used tracks    2    2    2     2     2     2     2     2     2 
[04/09 22:11:35    238s] (I)       #Fully used tracks    1    1    1     1     1     1     1     1     1 
[04/09 22:11:35    238s] [NR-eGR] Rule id: 2  Rule name: CTS_RULE  Nets: 0
[04/09 22:11:35    238s] (I)      ID:2 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):3/3
[04/09 22:11:35    238s] (I)                    Layer    2    3    4    5    6     7     8     9    10 
[04/09 22:11:35    238s] (I)                    Pitch  456  304  304  608  608  1216  1216  2432  4864 
[04/09 22:11:35    238s] (I)             #Used tracks    3    1    1    1    1     1     1     1     1 
[04/09 22:11:35    238s] (I)       #Fully used tracks    3    1    1    1    1     1     1     1     1 
[04/09 22:11:35    238s] [NR-eGR] ========================================
[04/09 22:11:35    238s] [NR-eGR] 
[04/09 22:11:35    238s] (I)      =============== Blocked Tracks ===============
[04/09 22:11:35    238s] (I)      +-------+---------+----------+---------------+
[04/09 22:11:35    238s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[04/09 22:11:35    238s] (I)      +-------+---------+----------+---------------+
[04/09 22:11:35    238s] (I)      |     1 |       0 |        0 |         0.00% |
[04/09 22:11:35    238s] (I)      |     2 | 5668610 |  1596010 |        28.16% |
[04/09 22:11:35    238s] (I)      |     3 | 2833946 |   755371 |        26.65% |
[04/09 22:11:35    238s] (I)      |     4 | 2833946 |   210155 |         7.42% |
[04/09 22:11:35    238s] (I)      |     5 | 1416614 |    93115 |         6.57% |
[04/09 22:11:35    238s] (I)      |     6 | 1416614 |    23286 |         1.64% |
[04/09 22:11:35    238s] (I)      |     7 |  707948 |    27421 |         3.87% |
[04/09 22:11:35    238s] (I)      |     8 |  707948 |    26642 |         3.76% |
[04/09 22:11:35    238s] (I)      |     9 |  353974 |      240 |         0.07% |
[04/09 22:11:35    238s] (I)      |    10 |  176628 |     8790 |         4.98% |
[04/09 22:11:35    238s] (I)      +-------+---------+----------+---------------+
[04/09 22:11:35    238s] (I)      Finished Import and model ( CPU: 0.47 sec, Real: 0.47 sec, Curr Mem: 2296.98 MB )
[04/09 22:11:35    238s] (I)      Reset routing kernel
[04/09 22:11:35    238s] (I)      Started Global Routing ( Curr Mem: 2296.98 MB )
[04/09 22:11:35    238s] (I)      totalPins=1099  totalGlobalPin=1091 (99.27%)
[04/09 22:11:35    238s] (I)      total 2D Cap : 13498256 = (4450757 H, 9047499 V)
[04/09 22:11:35    238s] [NR-eGR] Layer group 1: route 326 net(s) in layer range [2, 10]
[04/09 22:11:35    238s] (I)      
[04/09 22:11:35    238s] (I)      ============  Phase 1a Route ============
[04/09 22:11:36    238s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[04/09 22:11:36    238s] (I)      Usage: 18943 = (8121 H, 10822 V) = (0.18% H, 0.12% V) = (1.358e+04um H, 1.809e+04um V)
[04/09 22:11:36    238s] (I)      
[04/09 22:11:36    238s] (I)      ============  Phase 1b Route ============
[04/09 22:11:36    238s] (I)      Usage: 18990 = (8137 H, 10853 V) = (0.18% H, 0.12% V) = (1.361e+04um H, 1.815e+04um V)
[04/09 22:11:36    238s] (I)      Overflow of layer group 1: 0.01% H + 0.04% V. EstWL: 3.175128e+04um
[04/09 22:11:36    238s] (I)      Congestion metric : 0.01%H 0.04%V, 0.05%HV
[04/09 22:11:36    238s] (I)      Congestion threshold : each 60.00, sum 90.00
[04/09 22:11:36    238s] (I)      
[04/09 22:11:36    238s] (I)      ============  Phase 1c Route ============
[04/09 22:11:36    238s] (I)      Level2 Grid: 144 x 144
[04/09 22:11:36    238s] (I)      Usage: 19086 = (8153 H, 10933 V) = (0.18% H, 0.12% V) = (1.363e+04um H, 1.828e+04um V)
[04/09 22:11:36    238s] (I)      
[04/09 22:11:36    238s] (I)      ============  Phase 1d Route ============
[04/09 22:11:36    238s] (I)      Usage: 19088 = (8153 H, 10935 V) = (0.18% H, 0.12% V) = (1.363e+04um H, 1.828e+04um V)
[04/09 22:11:36    238s] (I)      
[04/09 22:11:36    238s] (I)      ============  Phase 1e Route ============
[04/09 22:11:36    238s] (I)      Usage: 19088 = (8153 H, 10935 V) = (0.18% H, 0.12% V) = (1.363e+04um H, 1.828e+04um V)
[04/09 22:11:36    238s] [NR-eGR] Early Global Route overflow of layer group 1: 0.01% H + 0.02% V. EstWL: 3.191514e+04um
[04/09 22:11:36    238s] (I)      
[04/09 22:11:36    238s] (I)      ============  Phase 1l Route ============
[04/09 22:11:36    238s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[04/09 22:11:36    238s] (I)      Layer  2:    4149907      2700         1     1444663     4218203    (25.51%) 
[04/09 22:11:36    238s] (I)      Layer  3:    2088355      4672        11      708488     2122945    (25.02%) 
[04/09 22:11:36    238s] (I)      Layer  4:    2651374      3261        15      140195     2691238    ( 4.95%) 
[04/09 22:11:36    238s] (I)      Layer  5:    1328765      2393         7       67446     1348270    ( 4.76%) 
[04/09 22:11:36    238s] (I)      Layer  6:    1401384      5955       146           0     1415716    ( 0.00%) 
[04/09 22:11:36    238s] (I)      Layer  7:     681555      1775        19       16545      691313    ( 2.34%) 
[04/09 22:11:36    238s] (I)      Layer  8:     682296       516        25       24040      683818    ( 3.40%) 
[04/09 22:11:36    238s] (I)      Layer  9:     353285        91        11      111009      242921    (31.36%) 
[04/09 22:11:36    238s] (I)      Layer 10:     167902         0         0      119161       57804    (67.34%) 
[04/09 22:11:36    238s] (I)      Total:      13504823     21363       235     2631545    13472224    (16.34%) 
[04/09 22:11:36    238s] (I)      
[04/09 22:11:36    238s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/09 22:11:36    238s] [NR-eGR]                        OverCon           OverCon            
[04/09 22:11:36    238s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[04/09 22:11:36    238s] [NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[04/09 22:11:36    238s] [NR-eGR] ---------------------------------------------------------------
[04/09 22:11:36    238s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/09 22:11:36    238s] [NR-eGR]      M2 ( 2)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/09 22:11:36    238s] [NR-eGR]      M3 ( 3)        11( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/09 22:11:36    238s] [NR-eGR]      M4 ( 4)        15( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/09 22:11:36    238s] [NR-eGR]      M5 ( 5)         7( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/09 22:11:36    238s] [NR-eGR]      M6 ( 6)        76( 0.01%)        11( 0.00%)   ( 0.02%) 
[04/09 22:11:36    238s] [NR-eGR]      M7 ( 7)        19( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/09 22:11:36    238s] [NR-eGR]      M8 ( 8)        25( 0.01%)         0( 0.00%)   ( 0.01%) 
[04/09 22:11:36    238s] [NR-eGR]      M9 ( 9)        11( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/09 22:11:36    238s] [NR-eGR]    MRDL (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/09 22:11:36    238s] [NR-eGR] ---------------------------------------------------------------
[04/09 22:11:36    238s] [NR-eGR]        Total       165( 0.00%)        11( 0.00%)   ( 0.00%) 
[04/09 22:11:36    238s] [NR-eGR] 
[04/09 22:11:36    238s] (I)      Finished Global Routing ( CPU: 0.57 sec, Real: 0.57 sec, Curr Mem: 2296.98 MB )
[04/09 22:11:36    239s] (I)      total 2D Cap : 13529674 = (4461173 H, 9068501 V)
[04/09 22:11:36    239s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.01% V
[04/09 22:11:36    239s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.37 sec, Real: 1.37 sec, Curr Mem: 2296.98 MB )
[04/09 22:11:36    239s] (I)      ======================================== Runtime Summary ========================================
[04/09 22:11:36    239s] (I)       Step                                              %       Start      Finish      Real       CPU 
[04/09 22:11:36    239s] (I)      -------------------------------------------------------------------------------------------------
[04/09 22:11:36    239s] (I)       Early Global Route kernel                   100.00%  173.64 sec  175.01 sec  1.37 sec  1.37 sec 
[04/09 22:11:36    239s] (I)       +-Import and model                           34.53%  173.67 sec  174.14 sec  0.47 sec  0.47 sec 
[04/09 22:11:36    239s] (I)       | +-Create place DB                           0.19%  173.67 sec  173.67 sec  0.00 sec  0.00 sec 
[04/09 22:11:36    239s] (I)       | | +-Import place data                       0.16%  173.67 sec  173.67 sec  0.00 sec  0.00 sec 
[04/09 22:11:36    239s] (I)       | | | +-Read instances and placement          0.04%  173.67 sec  173.67 sec  0.00 sec  0.00 sec 
[04/09 22:11:36    239s] (I)       | | | +-Read nets                             0.07%  173.67 sec  173.67 sec  0.00 sec  0.00 sec 
[04/09 22:11:36    239s] (I)       | +-Create route DB                          26.45%  173.67 sec  174.04 sec  0.36 sec  0.37 sec 
[04/09 22:11:36    239s] (I)       | | +-Import route data (1T)                 26.39%  173.68 sec  174.04 sec  0.36 sec  0.36 sec 
[04/09 22:11:36    239s] (I)       | | | +-Read blockages ( Layer 2-10 )         1.43%  173.68 sec  173.70 sec  0.02 sec  0.02 sec 
[04/09 22:11:36    239s] (I)       | | | | +-Read routing blockages              0.00%  173.68 sec  173.68 sec  0.00 sec  0.00 sec 
[04/09 22:11:36    239s] (I)       | | | | +-Read instance blockages             0.09%  173.68 sec  173.68 sec  0.00 sec  0.00 sec 
[04/09 22:11:36    239s] (I)       | | | | +-Read PG blockages                   1.10%  173.68 sec  173.70 sec  0.02 sec  0.01 sec 
[04/09 22:11:36    239s] (I)       | | | | +-Read clock blockages                0.01%  173.70 sec  173.70 sec  0.00 sec  0.01 sec 
[04/09 22:11:36    239s] (I)       | | | | +-Read other blockages                0.01%  173.70 sec  173.70 sec  0.00 sec  0.00 sec 
[04/09 22:11:36    239s] (I)       | | | | +-Read halo blockages                 0.00%  173.70 sec  173.70 sec  0.00 sec  0.00 sec 
[04/09 22:11:36    239s] (I)       | | | | +-Read boundary cut boxes             0.00%  173.70 sec  173.70 sec  0.00 sec  0.00 sec 
[04/09 22:11:36    239s] (I)       | | | +-Read blackboxes                       0.00%  173.70 sec  173.70 sec  0.00 sec  0.00 sec 
[04/09 22:11:36    239s] (I)       | | | +-Read prerouted                        0.04%  173.70 sec  173.70 sec  0.00 sec  0.00 sec 
[04/09 22:11:36    239s] (I)       | | | +-Read unlegalized nets                 0.01%  173.70 sec  173.70 sec  0.00 sec  0.00 sec 
[04/09 22:11:36    239s] (I)       | | | +-Read nets                             0.03%  173.70 sec  173.70 sec  0.00 sec  0.00 sec 
[04/09 22:11:36    239s] (I)       | | | +-Set up via pillars                    0.00%  173.70 sec  173.70 sec  0.00 sec  0.00 sec 
[04/09 22:11:36    239s] (I)       | | | +-Initialize 3D grid graph              3.48%  173.70 sec  173.75 sec  0.05 sec  0.04 sec 
[04/09 22:11:36    239s] (I)       | | | +-Model blockage capacity              20.77%  173.75 sec  174.04 sec  0.28 sec  0.28 sec 
[04/09 22:11:36    239s] (I)       | | | | +-Initialize 3D capacity             18.61%  173.75 sec  174.01 sec  0.26 sec  0.25 sec 
[04/09 22:11:36    239s] (I)       | +-Read aux data                             0.00%  174.04 sec  174.04 sec  0.00 sec  0.00 sec 
[04/09 22:11:36    239s] (I)       | +-Others data preparation                   0.26%  174.04 sec  174.04 sec  0.00 sec  0.00 sec 
[04/09 22:11:36    239s] (I)       | +-Create route kernel                       7.46%  174.04 sec  174.14 sec  0.10 sec  0.10 sec 
[04/09 22:11:36    239s] (I)       +-Global Routing                             41.71%  174.15 sec  174.72 sec  0.57 sec  0.57 sec 
[04/09 22:11:36    239s] (I)       | +-Initialization                            0.39%  174.15 sec  174.15 sec  0.01 sec  0.01 sec 
[04/09 22:11:36    239s] (I)       | +-Net group 1                              28.06%  174.15 sec  174.54 sec  0.38 sec  0.39 sec 
[04/09 22:11:36    239s] (I)       | | +-Generate topology                       0.05%  174.15 sec  174.15 sec  0.00 sec  0.00 sec 
[04/09 22:11:36    239s] (I)       | | +-Phase 1a                                4.97%  174.31 sec  174.38 sec  0.07 sec  0.07 sec 
[04/09 22:11:36    239s] (I)       | | | +-Pattern routing (1T)                  0.70%  174.31 sec  174.32 sec  0.01 sec  0.01 sec 
[04/09 22:11:36    239s] (I)       | | | +-Pattern Routing Avoiding Blockages    3.48%  174.32 sec  174.37 sec  0.05 sec  0.05 sec 
[04/09 22:11:36    239s] (I)       | | | +-Add via demand to 2D                  0.68%  174.37 sec  174.38 sec  0.01 sec  0.01 sec 
[04/09 22:11:36    239s] (I)       | | +-Phase 1b                                1.10%  174.38 sec  174.39 sec  0.02 sec  0.01 sec 
[04/09 22:11:36    239s] (I)       | | | +-Monotonic routing (1T)                0.90%  174.38 sec  174.39 sec  0.01 sec  0.01 sec 
[04/09 22:11:36    239s] (I)       | | +-Phase 1c                                2.53%  174.39 sec  174.43 sec  0.03 sec  0.03 sec 
[04/09 22:11:36    239s] (I)       | | | +-Two level Routing                     2.49%  174.39 sec  174.43 sec  0.03 sec  0.03 sec 
[04/09 22:11:36    239s] (I)       | | | | +-Two Level Routing (Regular)         0.91%  174.40 sec  174.42 sec  0.01 sec  0.01 sec 
[04/09 22:11:36    239s] (I)       | | | | +-Two Level Routing (Strong)          0.79%  174.42 sec  174.43 sec  0.01 sec  0.01 sec 
[04/09 22:11:36    239s] (I)       | | +-Phase 1d                                0.59%  174.43 sec  174.44 sec  0.01 sec  0.01 sec 
[04/09 22:11:36    239s] (I)       | | | +-Detoured routing (1T)                 0.55%  174.43 sec  174.44 sec  0.01 sec  0.01 sec 
[04/09 22:11:36    239s] (I)       | | +-Phase 1e                                0.22%  174.44 sec  174.44 sec  0.00 sec  0.01 sec 
[04/09 22:11:36    239s] (I)       | | | +-Route legalization                    0.04%  174.44 sec  174.44 sec  0.00 sec  0.00 sec 
[04/09 22:11:36    239s] (I)       | | | | +-Legalize Blockage Violations        0.02%  174.44 sec  174.44 sec  0.00 sec  0.00 sec 
[04/09 22:11:36    239s] (I)       | | +-Phase 1l                                6.99%  174.44 sec  174.54 sec  0.10 sec  0.10 sec 
[04/09 22:11:36    239s] (I)       | | | +-Layer assignment (1T)                 2.26%  174.51 sec  174.54 sec  0.03 sec  0.03 sec 
[04/09 22:11:36    239s] (I)       | +-Clean cong LA                             0.00%  174.54 sec  174.54 sec  0.00 sec  0.00 sec 
[04/09 22:11:36    239s] (I)       +-Export 3D cong map                         21.49%  174.72 sec  175.01 sec  0.29 sec  0.30 sec 
[04/09 22:11:36    239s] (I)       | +-Export 2D cong map                        2.78%  174.97 sec  175.01 sec  0.04 sec  0.04 sec 
[04/09 22:11:36    239s] (I)      ======================= Summary by functions ========================
[04/09 22:11:36    239s] (I)       Lv  Step                                      %      Real       CPU 
[04/09 22:11:36    239s] (I)      ---------------------------------------------------------------------
[04/09 22:11:36    239s] (I)        0  Early Global Route kernel           100.00%  1.37 sec  1.37 sec 
[04/09 22:11:36    239s] (I)        1  Global Routing                       41.71%  0.57 sec  0.57 sec 
[04/09 22:11:36    239s] (I)        1  Import and model                     34.53%  0.47 sec  0.47 sec 
[04/09 22:11:36    239s] (I)        1  Export 3D cong map                   21.49%  0.29 sec  0.30 sec 
[04/09 22:11:36    239s] (I)        2  Net group 1                          28.06%  0.38 sec  0.39 sec 
[04/09 22:11:36    239s] (I)        2  Create route DB                      26.45%  0.36 sec  0.37 sec 
[04/09 22:11:36    239s] (I)        2  Create route kernel                   7.46%  0.10 sec  0.10 sec 
[04/09 22:11:36    239s] (I)        2  Export 2D cong map                    2.78%  0.04 sec  0.04 sec 
[04/09 22:11:36    239s] (I)        2  Initialization                        0.39%  0.01 sec  0.01 sec 
[04/09 22:11:36    239s] (I)        2  Others data preparation               0.26%  0.00 sec  0.00 sec 
[04/09 22:11:36    239s] (I)        2  Create place DB                       0.19%  0.00 sec  0.00 sec 
[04/09 22:11:36    239s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[04/09 22:11:36    239s] (I)        2  Clean cong LA                         0.00%  0.00 sec  0.00 sec 
[04/09 22:11:36    239s] (I)        3  Import route data (1T)               26.39%  0.36 sec  0.36 sec 
[04/09 22:11:36    239s] (I)        3  Phase 1l                              6.99%  0.10 sec  0.10 sec 
[04/09 22:11:36    239s] (I)        3  Phase 1a                              4.97%  0.07 sec  0.07 sec 
[04/09 22:11:36    239s] (I)        3  Phase 1c                              2.53%  0.03 sec  0.03 sec 
[04/09 22:11:36    239s] (I)        3  Phase 1b                              1.10%  0.02 sec  0.01 sec 
[04/09 22:11:36    239s] (I)        3  Phase 1d                              0.59%  0.01 sec  0.01 sec 
[04/09 22:11:36    239s] (I)        3  Phase 1e                              0.22%  0.00 sec  0.01 sec 
[04/09 22:11:36    239s] (I)        3  Import place data                     0.16%  0.00 sec  0.00 sec 
[04/09 22:11:36    239s] (I)        3  Generate topology                     0.05%  0.00 sec  0.00 sec 
[04/09 22:11:36    239s] (I)        4  Model blockage capacity              20.77%  0.28 sec  0.28 sec 
[04/09 22:11:36    239s] (I)        4  Pattern Routing Avoiding Blockages    3.48%  0.05 sec  0.05 sec 
[04/09 22:11:36    239s] (I)        4  Initialize 3D grid graph              3.48%  0.05 sec  0.04 sec 
[04/09 22:11:36    239s] (I)        4  Two level Routing                     2.49%  0.03 sec  0.03 sec 
[04/09 22:11:36    239s] (I)        4  Layer assignment (1T)                 2.26%  0.03 sec  0.03 sec 
[04/09 22:11:36    239s] (I)        4  Read blockages ( Layer 2-10 )         1.43%  0.02 sec  0.02 sec 
[04/09 22:11:36    239s] (I)        4  Monotonic routing (1T)                0.90%  0.01 sec  0.01 sec 
[04/09 22:11:36    239s] (I)        4  Pattern routing (1T)                  0.70%  0.01 sec  0.01 sec 
[04/09 22:11:36    239s] (I)        4  Add via demand to 2D                  0.68%  0.01 sec  0.01 sec 
[04/09 22:11:36    239s] (I)        4  Detoured routing (1T)                 0.55%  0.01 sec  0.01 sec 
[04/09 22:11:36    239s] (I)        4  Read nets                             0.11%  0.00 sec  0.00 sec 
[04/09 22:11:36    239s] (I)        4  Route legalization                    0.04%  0.00 sec  0.00 sec 
[04/09 22:11:36    239s] (I)        4  Read prerouted                        0.04%  0.00 sec  0.00 sec 
[04/09 22:11:36    239s] (I)        4  Read instances and placement          0.04%  0.00 sec  0.00 sec 
[04/09 22:11:36    239s] (I)        4  Read unlegalized nets                 0.01%  0.00 sec  0.00 sec 
[04/09 22:11:36    239s] (I)        4  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[04/09 22:11:36    239s] (I)        4  Set up via pillars                    0.00%  0.00 sec  0.00 sec 
[04/09 22:11:36    239s] (I)        5  Initialize 3D capacity               18.61%  0.26 sec  0.25 sec 
[04/09 22:11:36    239s] (I)        5  Read PG blockages                     1.10%  0.02 sec  0.01 sec 
[04/09 22:11:36    239s] (I)        5  Two Level Routing (Regular)           0.91%  0.01 sec  0.01 sec 
[04/09 22:11:36    239s] (I)        5  Two Level Routing (Strong)            0.79%  0.01 sec  0.01 sec 
[04/09 22:11:36    239s] (I)        5  Read instance blockages               0.09%  0.00 sec  0.00 sec 
[04/09 22:11:36    239s] (I)        5  Legalize Blockage Violations          0.02%  0.00 sec  0.00 sec 
[04/09 22:11:36    239s] (I)        5  Read clock blockages                  0.01%  0.00 sec  0.01 sec 
[04/09 22:11:36    239s] (I)        5  Read other blockages                  0.01%  0.00 sec  0.00 sec 
[04/09 22:11:36    239s] (I)        5  Read halo blockages                   0.00%  0.00 sec  0.00 sec 
[04/09 22:11:36    239s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[04/09 22:11:36    239s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[04/09 22:11:36    239s] OPERPROF: Starting HotSpotCal at level 1, MEM:2297.0M, EPOCH TIME: 1712725896.719387
[04/09 22:11:36    239s] [hotspot] +------------+---------------+---------------+
[04/09 22:11:36    239s] [hotspot] |            |   max hotspot | total hotspot |
[04/09 22:11:36    239s] [hotspot] +------------+---------------+---------------+
[04/09 22:11:36    239s] [hotspot] | normalized |          0.00 |          0.00 |
[04/09 22:11:36    239s] [hotspot] +------------+---------------+---------------+
[04/09 22:11:36    239s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[04/09 22:11:36    239s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[04/09 22:11:36    239s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.030, REAL:0.029, MEM:2297.0M, EPOCH TIME: 1712725896.748262
[04/09 22:11:36    239s] [hotspot] Hotspot report including placement blocked areas
[04/09 22:11:36    239s] OPERPROF: Starting HotSpotCal at level 1, MEM:2297.0M, EPOCH TIME: 1712725896.749307
[04/09 22:11:36    239s] [hotspot] +------------+---------------+---------------+
[04/09 22:11:36    239s] [hotspot] |            |   max hotspot | total hotspot |
[04/09 22:11:36    239s] [hotspot] +------------+---------------+---------------+
[04/09 22:11:36    239s] [hotspot] | normalized |          0.87 |          0.87 |
[04/09 22:11:36    239s] [hotspot] +------------+---------------+---------------+
[04/09 22:11:36    239s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.87, normalized total congestion hotspot area = 0.87 (area is in unit of 4 std-cell row bins)
[04/09 22:11:36    239s] [hotspot] max/total 0.87/0.87, big hotspot (>10) total 0.00
[04/09 22:11:36    239s] [hotspot] top 1 congestion hotspot bounding boxes and scores of normalized hotspot
[04/09 22:11:36    239s] [hotspot] +-----+-------------------------------------+---------------+
[04/09 22:11:36    239s] [hotspot] | top |            hotspot bbox             | hotspot score |
[04/09 22:11:36    239s] [hotspot] +-----+-------------------------------------+---------------+
[04/09 22:11:36    239s] [hotspot] |  1  |   401.99   589.26   455.50   642.76 |        0.87   |
[04/09 22:11:36    239s] [hotspot] +-----+-------------------------------------+---------------+
[04/09 22:11:36    239s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.030, REAL:0.034, MEM:2297.0M, EPOCH TIME: 1712725896.783597
[04/09 22:11:36    239s] Reported timing to dir ./timingReports
[04/09 22:11:36    239s] **optDesign ... cpu = 0:00:13, real = 0:00:13, mem = 1764.2M, totSessionCpu=0:03:59 **
[04/09 22:11:36    239s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2202.3M, EPOCH TIME: 1712725896.900192
[04/09 22:11:36    239s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:11:36    239s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:11:37    239s] 
[04/09 22:11:37    239s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 22:11:37    239s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.120, REAL:0.119, MEM:2202.3M, EPOCH TIME: 1712725897.019426
[04/09 22:11:37    239s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2175).
[04/09 22:11:37    239s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:11:37    239s] 
[04/09 22:11:37    239s] TimeStamp Deleting Cell Server Begin ...
[04/09 22:11:37    239s] 
[04/09 22:11:37    239s] TimeStamp Deleting Cell Server End ...
[04/09 22:11:37    239s] Starting delay calculation for Hold views
[04/09 22:11:37    239s] AAE_INFO: opIsDesignInPostRouteState() is 0
[04/09 22:11:37    239s] #################################################################################
[04/09 22:11:37    239s] # Design Stage: PreRoute
[04/09 22:11:37    239s] # Design Name: fifo1_sram
[04/09 22:11:37    239s] # Design Mode: 28nm
[04/09 22:11:37    239s] # Analysis Mode: MMMC OCV 
[04/09 22:11:37    239s] # Parasitics Mode: No SPEF/RCDB 
[04/09 22:11:37    239s] # Signoff Settings: SI Off 
[04/09 22:11:37    239s] #################################################################################
[04/09 22:11:37    239s] Calculate late delays in OCV mode...
[04/09 22:11:37    239s] Calculate early delays in OCV mode...
[04/09 22:11:37    239s] Topological Sorting (REAL = 0:00:00.0, MEM = 2194.8M, InitMEM = 2194.8M)
[04/09 22:11:37    239s] Start delay calculation (fullDC) (1 T). (MEM=2194.8)
[04/09 22:11:37    239s] *** Calculating scaling factor for libs_min libraries using the default operating condition of each library.
[04/09 22:11:37    239s] End AAE Lib Interpolated Model. (MEM=2214.53 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/09 22:11:37    240s] Total number of fetched objects 544
[04/09 22:11:37    240s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/09 22:11:37    240s] End delay calculation. (MEM=2230.22 CPU=0:00:00.3 REAL=0:00:00.0)
[04/09 22:11:37    240s] End delay calculation (fullDC). (MEM=2230.22 CPU=0:00:00.4 REAL=0:00:00.0)
[04/09 22:11:37    240s] *** CDM Built up (cpu=0:00:00.5  real=0:00:00.0  mem= 2230.2M) ***
[04/09 22:11:37    240s] *** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:00.0 totSessionCpu=0:04:00 mem=2238.2M)
[04/09 22:11:38    240s] Starting delay calculation for Setup views
[04/09 22:11:38    240s] AAE_INFO: opIsDesignInPostRouteState() is 0
[04/09 22:11:38    240s] #################################################################################
[04/09 22:11:38    240s] # Design Stage: PreRoute
[04/09 22:11:38    240s] # Design Name: fifo1_sram
[04/09 22:11:38    240s] # Design Mode: 28nm
[04/09 22:11:38    240s] # Analysis Mode: MMMC OCV 
[04/09 22:11:38    240s] # Parasitics Mode: No SPEF/RCDB 
[04/09 22:11:38    240s] # Signoff Settings: SI Off 
[04/09 22:11:38    240s] #################################################################################
[04/09 22:11:38    240s] Calculate early delays in OCV mode...
[04/09 22:11:38    240s] Calculate late delays in OCV mode...
[04/09 22:11:38    240s] Topological Sorting (REAL = 0:00:00.0, MEM = 2170.0M, InitMEM = 2170.0M)
[04/09 22:11:38    240s] Start delay calculation (fullDC) (1 T). (MEM=2170.02)
[04/09 22:11:38    240s] *** Calculating scaling factor for libs_max libraries using the default operating condition of each library.
[04/09 22:11:38    240s] End AAE Lib Interpolated Model. (MEM=2189.75 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/09 22:11:38    241s] Total number of fetched objects 544
[04/09 22:11:38    241s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/09 22:11:38    241s] End delay calculation. (MEM=2237.45 CPU=0:00:00.3 REAL=0:00:00.0)
[04/09 22:11:38    241s] End delay calculation (fullDC). (MEM=2237.45 CPU=0:00:00.4 REAL=0:00:00.0)
[04/09 22:11:38    241s] *** CDM Built up (cpu=0:00:00.4  real=0:00:00.0  mem= 2237.4M) ***
[04/09 22:11:38    241s] *** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:00.0 totSessionCpu=0:04:01 mem=2245.4M)
[04/09 22:11:42    241s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 func_max_scenario 
Hold views included:
 func_min_scenario

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | INPUTS  | OUTPUTS |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.352  |  0.352  |  0.550  |   N/A   |   N/A   |  0.000  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |    0    |   N/A   |   N/A   |
|          All Paths:|   362   |   258   |   148   |   N/A   |   N/A   |    0    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | default | INPUTS  | OUTPUTS |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.001  |  0.001  |  0.007  |   N/A   |   N/A   |  0.000  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |    0    |   N/A   |   N/A   |
|          All Paths:|   346   |   242   |   148   |   N/A   |   N/A   |    0    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      8 (64)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[04/09 22:11:42    241s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2213.9M, EPOCH TIME: 1712725902.528930
[04/09 22:11:42    241s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:11:42    241s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:11:42    241s] 
[04/09 22:11:42    241s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 22:11:42    241s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.120, REAL:0.124, MEM:2213.9M, EPOCH TIME: 1712725902.652876
[04/09 22:11:42    241s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2175).
[04/09 22:11:42    241s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:11:42    241s] Density: 0.281%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------------
OPERPROF: Starting spInitSiteArr at level 1, MEM:2213.9M, EPOCH TIME: 1712725902.732975
[04/09 22:11:42    241s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:11:42    241s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:11:42    241s] 
[04/09 22:11:42    241s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 22:11:42    241s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.140, REAL:0.133, MEM:2213.9M, EPOCH TIME: 1712725902.866374
[04/09 22:11:42    241s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2175).
[04/09 22:11:42    241s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:11:42    241s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2213.9M, EPOCH TIME: 1712725902.946908
[04/09 22:11:42    241s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:11:42    241s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:11:43    242s] 
[04/09 22:11:43    242s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 22:11:43    242s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.130, REAL:0.136, MEM:2213.9M, EPOCH TIME: 1712725903.082566
[04/09 22:11:43    242s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2175).
[04/09 22:11:43    242s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:11:43    242s] *** Final Summary (holdfix) CPU=0:00:02.7, REAL=0:00:07.0, MEM=2213.9M
[04/09 22:11:43    242s] **optDesign ... cpu = 0:00:15, real = 0:00:20, mem = 1822.0M, totSessionCpu=0:04:02 **
[04/09 22:11:43    242s] *** Finished optDesign ***
[04/09 22:11:43    242s] 
[04/09 22:11:43    242s] 	OPT_RUNTIME:          optDesign (count =  2): (cpu=0:00:15.1 real=0:00:18.8)
[04/09 22:11:43    242s] Info: Destroy the CCOpt slew target map.
[04/09 22:11:43    242s] clean pInstBBox. size 0
[04/09 22:11:43    242s] All LLGs are deleted
[04/09 22:11:43    242s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:11:43    242s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:11:43    242s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2213.9M, EPOCH TIME: 1712725903.265101
[04/09 22:11:43    242s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2213.9M, EPOCH TIME: 1712725903.265427
[04/09 22:11:43    242s] Info: pop threads available for lower-level modules during optimization.
[04/09 22:11:43    242s] *** optDesign #1 [finish] : cpu/real = 0:00:15.6/0:00:19.3 (0.8), totSession cpu/real = 0:04:02.3/0:05:21.0 (0.8), mem = 2213.9M
[04/09 22:11:43    242s] 
[04/09 22:11:43    242s] =============================================================================================
[04/09 22:11:43    242s]  Final TAT Report : optDesign #1                                                21.14-s109_1
[04/09 22:11:43    242s] =============================================================================================
[04/09 22:11:43    242s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/09 22:11:43    242s] ---------------------------------------------------------------------------------------------
[04/09 22:11:43    242s] [ InitOpt                ]      1   0:00:03.6  (  18.4 % )     0:00:03.6 /  0:00:03.5    1.0
[04/09 22:11:43    242s] [ HoldOpt                ]      1   0:00:01.1  (   5.8 % )     0:00:02.0 /  0:00:01.9    1.0
[04/09 22:11:43    242s] [ ViewPruning            ]      8   0:00:00.0  (   0.3 % )     0:00:00.1 /  0:00:00.0    0.8
[04/09 22:11:43    242s] [ BuildHoldData          ]      1   0:00:01.8  (   9.4 % )     0:00:03.8 /  0:00:03.7    1.0
[04/09 22:11:43    242s] [ OptSummaryReport       ]      5   0:00:01.7  (   8.7 % )     0:00:06.9 /  0:00:03.4    0.5
[04/09 22:11:43    242s] [ DrvReport              ]      2   0:00:03.6  (  18.6 % )     0:00:03.6 /  0:00:00.1    0.0
[04/09 22:11:43    242s] [ SlackTraversorInit     ]      4   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.6
[04/09 22:11:43    242s] [ CellServerInit         ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.2
[04/09 22:11:43    242s] [ LibAnalyzerInit        ]      1   0:00:01.2  (   6.0 % )     0:00:01.2 /  0:00:01.2    1.0
[04/09 22:11:43    242s] [ ReportTranViolation    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 22:11:43    242s] [ ReportCapViolation     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 22:11:43    242s] [ RefinePlace            ]      1   0:00:00.6  (   3.2 % )     0:00:00.6 /  0:00:00.6    1.0
[04/09 22:11:43    242s] [ EarlyGlobalRoute       ]      1   0:00:01.4  (   7.2 % )     0:00:01.4 /  0:00:01.4    1.0
[04/09 22:11:43    242s] [ TimingUpdate           ]     25   0:00:00.6  (   3.2 % )     0:00:02.5 /  0:00:02.4    1.0
[04/09 22:11:43    242s] [ FullDelayCalc          ]      4   0:00:01.9  (   9.7 % )     0:00:01.9 /  0:00:01.9    1.0
[04/09 22:11:43    242s] [ TimingReport           ]      7   0:00:00.4  (   2.0 % )     0:00:00.4 /  0:00:00.4    1.0
[04/09 22:11:43    242s] [ GenerateReports        ]      2   0:00:00.3  (   1.8 % )     0:00:00.3 /  0:00:00.3    0.9
[04/09 22:11:43    242s] [ MISC                   ]          0:00:01.1  (   5.5 % )     0:00:01.1 /  0:00:01.0    1.0
[04/09 22:11:43    242s] ---------------------------------------------------------------------------------------------
[04/09 22:11:43    242s]  optDesign #1 TOTAL                 0:00:19.3  ( 100.0 % )     0:00:19.3 /  0:00:15.6    0.8
[04/09 22:11:43    242s] ---------------------------------------------------------------------------------------------
[04/09 22:11:43    242s] 
[04/09 22:11:43    242s] <CMD> report_ccopt_skew_groups -summary -file ../reports/fifo1_sram.innovus.postcts.ccopt_skew_groups.rpt
[04/09 22:11:43    242s] Clock tree timing engine global stage delay update for max_corner:setup.early...
[04/09 22:11:43    242s] End AAE Lib Interpolated Model. (MEM=2213.88 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/09 22:11:43    242s] Clock tree timing engine global stage delay update for max_corner:setup.early done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/09 22:11:43    242s] Clock tree timing engine global stage delay update for max_corner:setup.late...
[04/09 22:11:43    242s] Clock tree timing engine global stage delay update for max_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/09 22:11:43    242s] Clock tree timing engine global stage delay update for min_corner:hold.early...
[04/09 22:11:43    242s] Clock tree timing engine global stage delay update for min_corner:hold.early done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/09 22:11:43    242s] Clock tree timing engine global stage delay update for min_corner:hold.late...
[04/09 22:11:43    242s] Clock tree timing engine global stage delay update for min_corner:hold.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/09 22:11:43    242s] <CMD> report_ccopt_clock_trees -summary -file ../reports/fifo1_sram.innovus.postcts.ccopt_clock_trees.rpt
[04/09 22:11:43    242s] Clock tree timing engine global stage delay update for max_corner:setup.early...
[04/09 22:11:43    242s] End AAE Lib Interpolated Model. (MEM=2252.03 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/09 22:11:43    242s] Clock tree timing engine global stage delay update for max_corner:setup.early done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/09 22:11:43    242s] Clock tree timing engine global stage delay update for max_corner:setup.late...
[04/09 22:11:43    242s] Clock tree timing engine global stage delay update for max_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/09 22:11:43    242s] Clock tree timing engine global stage delay update for min_corner:hold.early...
[04/09 22:11:43    242s] Clock tree timing engine global stage delay update for min_corner:hold.early done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/09 22:11:43    242s] Clock tree timing engine global stage delay update for min_corner:hold.late...
[04/09 22:11:43    242s] Clock tree timing engine global stage delay update for min_corner:hold.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/09 22:11:43    242s] Clock DAG hash : 13548666466993538273 13574053425395350675
[04/09 22:11:43    242s] CTS services accumulated run-time stats :
[04/09 22:11:43    242s]   delay calculator: calls=11783, total_wall_time=0.991s, mean_wall_time=0.084ms
[04/09 22:11:43    242s]   legalizer: calls=415, total_wall_time=0.064s, mean_wall_time=0.154ms
[04/09 22:11:43    242s]   steiner router: calls=11718, total_wall_time=0.935s, mean_wall_time=0.080ms
[04/09 22:11:43    242s] <CMD> timeDesign -postCTS -prefix postcts -outDir ../reports/fifo1_sram.innovus -expandedViews
[04/09 22:11:43    242s] *** timeDesign #2 [begin] : totSession cpu/real = 0:04:02.5/0:05:21.2 (0.8), mem = 2252.0M
[04/09 22:11:43    242s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2130.0M, EPOCH TIME: 1712725903.910348
[04/09 22:11:43    242s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:11:43    242s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:11:43    242s] All LLGs are deleted
[04/09 22:11:43    242s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:11:43    242s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:11:43    242s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2130.0M, EPOCH TIME: 1712725903.910804
[04/09 22:11:43    242s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2130.0M, EPOCH TIME: 1712725903.911059
[04/09 22:11:43    242s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:2130.0M, EPOCH TIME: 1712725903.911389
[04/09 22:11:43    242s] Start to check current routing status for nets...
[04/09 22:11:43    242s] All nets are already routed correctly.
[04/09 22:11:43    242s] End to check current routing status for nets (mem=2130.0M)
[04/09 22:11:43    242s] All LLGs are deleted
[04/09 22:11:43    242s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:11:43    242s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:11:43    242s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2130.0M, EPOCH TIME: 1712725903.935681
[04/09 22:11:43    242s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:2130.0M, EPOCH TIME: 1712725903.936832
[04/09 22:11:43    242s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2130.0M, EPOCH TIME: 1712725903.937167
[04/09 22:11:43    242s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:11:43    242s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:11:43    242s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2130.0M, EPOCH TIME: 1712725903.937750
[04/09 22:11:43    242s] Max number of tech site patterns supported in site array is 256.
[04/09 22:11:43    242s] Core basic site is unit
[04/09 22:11:43    242s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2130.0M, EPOCH TIME: 1712725903.992133
[04/09 22:11:43    242s] After signature check, allow fast init is true, keep pre-filter is true.
[04/09 22:11:43    242s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[04/09 22:11:43    242s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.007, MEM:2130.0M, EPOCH TIME: 1712725903.999536
[04/09 22:11:44    242s] SiteArray: non-trimmed site array dimensions = 358 x 3948
[04/09 22:11:44    242s] SiteArray: use 7,331,840 bytes
[04/09 22:11:44    242s] SiteArray: current memory after site array memory allocation 2121.3M
[04/09 22:11:44    242s] SiteArray: FP blocked sites are writable
[04/09 22:11:44    242s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2121.3M, EPOCH TIME: 1712725904.030249
[04/09 22:11:44    242s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.090, REAL:0.089, MEM:2121.3M, EPOCH TIME: 1712725904.118825
[04/09 22:11:44    242s] SiteArray: number of non floorplan blocked sites for llg default is 1413384
[04/09 22:11:44    242s] Atter site array init, number of instance map data is 0.
[04/09 22:11:44    242s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.310, REAL:0.316, MEM:2121.3M, EPOCH TIME: 1712725904.254112
[04/09 22:11:44    242s] 
[04/09 22:11:44    242s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 22:11:44    242s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.330, REAL:0.339, MEM:2121.3M, EPOCH TIME: 1712725904.276528
[04/09 22:11:44    242s] All LLGs are deleted
[04/09 22:11:44    242s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:361).
[04/09 22:11:44    242s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:11:44    242s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2121.3M, EPOCH TIME: 1712725904.354365
[04/09 22:11:44    242s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.003, MEM:2121.3M, EPOCH TIME: 1712725904.357840
[04/09 22:11:49    243s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 func_max_scenario 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | INPUTS  | OUTPUTS |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.352  |  0.352  |  0.550  |   N/A   |   N/A   |  0.000  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |    0    |   N/A   |   N/A   |
|          All Paths:|   362   |   258   |   148   |   N/A   |   N/A   |    0    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|func_max_scenario   |  0.352  |  0.352  |  0.550  |   N/A   |   N/A   |  0.000  |   N/A   |   N/A   |
|                    |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |  0.000  |   N/A   |   N/A   |
|                    |    0    |    0    |    0    |   N/A   |   N/A   |    0    |   N/A   |   N/A   |
|                    |   362   |   258   |   148   |   N/A   |   N/A   |    0    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      8 (64)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[04/09 22:11:49    243s] All LLGs are deleted
[04/09 22:11:49    243s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:11:49    243s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:11:49    243s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2121.5M, EPOCH TIME: 1712725909.066297
[04/09 22:11:49    243s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:2121.5M, EPOCH TIME: 1712725909.067504
[04/09 22:11:49    243s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2121.5M, EPOCH TIME: 1712725909.067853
[04/09 22:11:49    243s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:11:49    243s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:11:49    243s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2121.5M, EPOCH TIME: 1712725909.068538
[04/09 22:11:49    243s] Max number of tech site patterns supported in site array is 256.
[04/09 22:11:49    243s] Core basic site is unit
[04/09 22:11:49    243s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2121.5M, EPOCH TIME: 1712725909.143494
[04/09 22:11:49    243s] After signature check, allow fast init is true, keep pre-filter is true.
[04/09 22:11:49    243s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[04/09 22:11:49    243s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.014, MEM:2121.5M, EPOCH TIME: 1712725909.157362
[04/09 22:11:49    243s] Fast DP-INIT is on for default
[04/09 22:11:49    243s] Atter site array init, number of instance map data is 0.
[04/09 22:11:49    243s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.180, REAL:0.186, MEM:2121.5M, EPOCH TIME: 1712725909.254313
[04/09 22:11:49    243s] 
[04/09 22:11:49    243s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 22:11:49    243s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.200, REAL:0.201, MEM:2121.5M, EPOCH TIME: 1712725909.268442
[04/09 22:11:49    244s] All LLGs are deleted
[04/09 22:11:49    244s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:361).
[04/09 22:11:49    244s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:11:49    244s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2121.5M, EPOCH TIME: 1712725909.310846
[04/09 22:11:49    244s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.010, REAL:0.002, MEM:2121.5M, EPOCH TIME: 1712725909.312584
[04/09 22:11:49    244s] Density: 0.448%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------------
All LLGs are deleted
[04/09 22:11:49    244s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:11:49    244s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:11:49    244s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2121.5M, EPOCH TIME: 1712725909.339207
[04/09 22:11:49    244s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.002, MEM:2121.5M, EPOCH TIME: 1712725909.340790
[04/09 22:11:49    244s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2121.5M, EPOCH TIME: 1712725909.341082
[04/09 22:11:49    244s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:11:49    244s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:11:49    244s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2121.5M, EPOCH TIME: 1712725909.341776
[04/09 22:11:49    244s] Max number of tech site patterns supported in site array is 256.
[04/09 22:11:49    244s] Core basic site is unit
[04/09 22:11:49    244s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2121.5M, EPOCH TIME: 1712725909.401995
[04/09 22:11:49    244s] After signature check, allow fast init is true, keep pre-filter is true.
[04/09 22:11:49    244s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[04/09 22:11:49    244s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.007, MEM:2121.5M, EPOCH TIME: 1712725909.409435
[04/09 22:11:49    244s] Fast DP-INIT is on for default
[04/09 22:11:49    244s] Atter site array init, number of instance map data is 0.
[04/09 22:11:49    244s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.130, REAL:0.139, MEM:2121.5M, EPOCH TIME: 1712725909.480796
[04/09 22:11:49    244s] 
[04/09 22:11:49    244s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 22:11:49    244s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.150, REAL:0.151, MEM:2121.5M, EPOCH TIME: 1712725909.492456
[04/09 22:11:49    244s] All LLGs are deleted
[04/09 22:11:49    244s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:361).
[04/09 22:11:49    244s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:11:49    244s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2121.5M, EPOCH TIME: 1712725909.531978
[04/09 22:11:49    244s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.010, REAL:0.001, MEM:2121.5M, EPOCH TIME: 1712725909.533258
[04/09 22:11:49    244s] Reported timing to dir ../reports/fifo1_sram.innovus
[04/09 22:11:49    244s] Total CPU time: 1.81 sec
[04/09 22:11:49    244s] Total Real time: 6.0 sec
[04/09 22:11:49    244s] Total Memory Usage: 2121.53125 Mbytes
[04/09 22:11:49    244s] Info: pop threads available for lower-level modules during optimization.
[04/09 22:11:49    244s] *** timeDesign #2 [finish] : cpu/real = 0:00:01.8/0:00:06.1 (0.3), totSession cpu/real = 0:04:04.3/0:05:27.3 (0.7), mem = 2121.5M
[04/09 22:11:49    244s] 
[04/09 22:11:49    244s] =============================================================================================
[04/09 22:11:49    244s]  Final TAT Report : timeDesign #2                                               21.14-s109_1
[04/09 22:11:49    244s] =============================================================================================
[04/09 22:11:49    244s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/09 22:11:49    244s] ---------------------------------------------------------------------------------------------
[04/09 22:11:49    244s] [ OptSummaryReport       ]      1   0:00:01.0  (  16.0 % )     0:00:05.6 /  0:00:01.8    0.3
[04/09 22:11:49    244s] [ DrvReport              ]      1   0:00:03.8  (  62.9 % )     0:00:03.8 /  0:00:00.0    0.0
[04/09 22:11:49    244s] [ TimingUpdate           ]      1   0:00:00.2  (   3.9 % )     0:00:00.2 /  0:00:00.2    1.0
[04/09 22:11:49    244s] [ TimingReport           ]      1   0:00:00.1  (   2.4 % )     0:00:00.1 /  0:00:00.2    1.0
[04/09 22:11:49    244s] [ GenerateReports        ]      1   0:00:00.4  (   6.8 % )     0:00:00.4 /  0:00:00.4    0.9
[04/09 22:11:49    244s] [ MISC                   ]          0:00:00.5  (   8.1 % )     0:00:00.5 /  0:00:00.1    0.1
[04/09 22:11:49    244s] ---------------------------------------------------------------------------------------------
[04/09 22:11:49    244s]  timeDesign #2 TOTAL                0:00:06.1  ( 100.0 % )     0:00:06.1 /  0:00:01.8    0.3
[04/09 22:11:49    244s] ---------------------------------------------------------------------------------------------
[04/09 22:11:49    244s] 
[04/09 22:11:49    244s] <CMD> timeDesign -postCTS -hold -prefix postcts -outDir ../reports/fifo1_sram.innovus -expandedViews
[04/09 22:11:49    244s] *** timeDesign #3 [begin] : totSession cpu/real = 0:04:04.3/0:05:27.3 (0.7), mem = 2121.5M
[04/09 22:11:49    244s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2086.8M, EPOCH TIME: 1712725909.725029
[04/09 22:11:49    244s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:11:49    244s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:11:49    244s] All LLGs are deleted
[04/09 22:11:49    244s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:11:49    244s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:11:49    244s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2086.8M, EPOCH TIME: 1712725909.727656
[04/09 22:11:49    244s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.005, MEM:2086.8M, EPOCH TIME: 1712725909.732765
[04/09 22:11:49    244s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.010, REAL:0.009, MEM:2086.8M, EPOCH TIME: 1712725909.734215
[04/09 22:11:49    244s] Start to check current routing status for nets...
[04/09 22:11:49    244s] All nets are already routed correctly.
[04/09 22:11:49    244s] End to check current routing status for nets (mem=2086.8M)
[04/09 22:11:49    244s] All LLGs are deleted
[04/09 22:11:49    244s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:11:49    244s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:11:49    244s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2086.8M, EPOCH TIME: 1712725909.767868
[04/09 22:11:49    244s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:2086.8M, EPOCH TIME: 1712725909.769203
[04/09 22:11:49    244s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2086.8M, EPOCH TIME: 1712725909.769489
[04/09 22:11:49    244s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:11:49    244s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:11:49    244s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2086.8M, EPOCH TIME: 1712725909.770027
[04/09 22:11:49    244s] Max number of tech site patterns supported in site array is 256.
[04/09 22:11:49    244s] Core basic site is unit
[04/09 22:11:49    244s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2086.8M, EPOCH TIME: 1712725909.820157
[04/09 22:11:49    244s] After signature check, allow fast init is true, keep pre-filter is true.
[04/09 22:11:49    244s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[04/09 22:11:49    244s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.007, MEM:2086.8M, EPOCH TIME: 1712725909.827436
[04/09 22:11:49    244s] Fast DP-INIT is on for default
[04/09 22:11:49    244s] Atter site array init, number of instance map data is 0.
[04/09 22:11:49    244s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.140, REAL:0.129, MEM:2086.8M, EPOCH TIME: 1712725909.898914
[04/09 22:11:49    244s] 
[04/09 22:11:49    244s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 22:11:49    244s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.140, REAL:0.139, MEM:2086.8M, EPOCH TIME: 1712725909.908716
[04/09 22:11:49    244s] All LLGs are deleted
[04/09 22:11:49    244s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:361).
[04/09 22:11:49    244s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:11:49    244s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2086.8M, EPOCH TIME: 1712725909.945811
[04/09 22:11:49    244s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.002, MEM:2086.8M, EPOCH TIME: 1712725909.947459
[04/09 22:11:49    244s] Starting delay calculation for Hold views
[04/09 22:11:50    244s] AAE_INFO: opIsDesignInPostRouteState() is 0
[04/09 22:11:50    244s] #################################################################################
[04/09 22:11:50    244s] # Design Stage: PreRoute
[04/09 22:11:50    244s] # Design Name: fifo1_sram
[04/09 22:11:50    244s] # Design Mode: 28nm
[04/09 22:11:50    244s] # Analysis Mode: MMMC OCV 
[04/09 22:11:50    244s] # Parasitics Mode: No SPEF/RCDB 
[04/09 22:11:50    244s] # Signoff Settings: SI Off 
[04/09 22:11:50    244s] #################################################################################
[04/09 22:11:50    244s] Calculate late delays in OCV mode...
[04/09 22:11:50    244s] Calculate early delays in OCV mode...
[04/09 22:11:50    244s] Topological Sorting (REAL = 0:00:00.0, MEM = 2087.4M, InitMEM = 2087.4M)
[04/09 22:11:50    244s] Start delay calculation (fullDC) (1 T). (MEM=2087.35)
[04/09 22:11:50    244s] *** Calculating scaling factor for libs_min libraries using the default operating condition of each library.
[04/09 22:11:50    244s] End AAE Lib Interpolated Model. (MEM=2107.08 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/09 22:11:50    245s] Total number of fetched objects 544
[04/09 22:11:50    245s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/09 22:11:50    245s] End delay calculation. (MEM=2139.51 CPU=0:00:00.3 REAL=0:00:00.0)
[04/09 22:11:50    245s] End delay calculation (fullDC). (MEM=2139.51 CPU=0:00:00.4 REAL=0:00:00.0)
[04/09 22:11:50    245s] *** CDM Built up (cpu=0:00:00.5  real=0:00:00.0  mem= 2139.5M) ***
[04/09 22:11:50    245s] *** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:01.0 totSessionCpu=0:04:05 mem=2147.5M)
[04/09 22:11:51    245s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 func_min_scenario 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | default | INPUTS  | OUTPUTS |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.001  |  0.001  |  0.007  |   N/A   |   N/A   |  0.000  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |    0    |   N/A   |   N/A   |
|          All Paths:|   346   |   242   |   148   |   N/A   |   N/A   |    0    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|func_min_scenario   |  0.001  |  0.001  |  0.007  |   N/A   |   N/A   |  0.000  |   N/A   |   N/A   |
|                    |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |  0.000  |   N/A   |   N/A   |
|                    |    0    |    0    |    0    |   N/A   |   N/A   |    0    |   N/A   |   N/A   |
|                    |   346   |   242   |   148   |   N/A   |   N/A   |    0    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[04/09 22:11:51    245s] All LLGs are deleted
[04/09 22:11:51    245s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:11:51    245s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:11:51    245s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2103.6M, EPOCH TIME: 1712725911.225928
[04/09 22:11:51    245s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:2103.6M, EPOCH TIME: 1712725911.227152
[04/09 22:11:51    245s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2103.6M, EPOCH TIME: 1712725911.227465
[04/09 22:11:51    245s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:11:51    245s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:11:51    245s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2103.6M, EPOCH TIME: 1712725911.228074
[04/09 22:11:51    245s] Max number of tech site patterns supported in site array is 256.
[04/09 22:11:51    245s] Core basic site is unit
[04/09 22:11:51    245s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2103.6M, EPOCH TIME: 1712725911.276369
[04/09 22:11:51    245s] After signature check, allow fast init is true, keep pre-filter is true.
[04/09 22:11:51    245s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[04/09 22:11:51    245s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.007, MEM:2103.6M, EPOCH TIME: 1712725911.283650
[04/09 22:11:51    245s] Fast DP-INIT is on for default
[04/09 22:11:51    246s] Atter site array init, number of instance map data is 0.
[04/09 22:11:51    246s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.130, REAL:0.126, MEM:2103.6M, EPOCH TIME: 1712725911.353936
[04/09 22:11:51    246s] 
[04/09 22:11:51    246s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 22:11:51    246s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.140, REAL:0.137, MEM:2103.6M, EPOCH TIME: 1712725911.364229
[04/09 22:11:51    246s] All LLGs are deleted
[04/09 22:11:51    246s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:361).
[04/09 22:11:51    246s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:11:51    246s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2103.6M, EPOCH TIME: 1712725911.404639
[04/09 22:11:51    246s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:2103.6M, EPOCH TIME: 1712725911.405903
[04/09 22:11:51    246s] Density: 0.448%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------------
All LLGs are deleted
[04/09 22:11:51    246s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:11:51    246s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:11:51    246s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2103.6M, EPOCH TIME: 1712725911.423625
[04/09 22:11:51    246s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:2103.6M, EPOCH TIME: 1712725911.424746
[04/09 22:11:51    246s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2103.6M, EPOCH TIME: 1712725911.425038
[04/09 22:11:51    246s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:11:51    246s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:11:51    246s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2103.6M, EPOCH TIME: 1712725911.425678
[04/09 22:11:51    246s] Max number of tech site patterns supported in site array is 256.
[04/09 22:11:51    246s] Core basic site is unit
[04/09 22:11:51    246s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2103.6M, EPOCH TIME: 1712725911.475318
[04/09 22:11:51    246s] After signature check, allow fast init is true, keep pre-filter is true.
[04/09 22:11:51    246s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[04/09 22:11:51    246s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.008, MEM:2103.6M, EPOCH TIME: 1712725911.483152
[04/09 22:11:51    246s] Fast DP-INIT is on for default
[04/09 22:11:51    246s] Atter site array init, number of instance map data is 0.
[04/09 22:11:51    246s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.130, REAL:0.131, MEM:2103.6M, EPOCH TIME: 1712725911.556669
[04/09 22:11:51    246s] 
[04/09 22:11:51    246s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 22:11:51    246s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.140, REAL:0.142, MEM:2103.6M, EPOCH TIME: 1712725911.566578
[04/09 22:11:51    246s] All LLGs are deleted
[04/09 22:11:51    246s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:361).
[04/09 22:11:51    246s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:11:51    246s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2103.6M, EPOCH TIME: 1712725911.604685
[04/09 22:11:51    246s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.002, MEM:2103.6M, EPOCH TIME: 1712725911.606247
[04/09 22:11:51    246s] Reported timing to dir ../reports/fifo1_sram.innovus
[04/09 22:11:51    246s] Total CPU time: 2.13 sec
[04/09 22:11:51    246s] Total Real time: 2.0 sec
[04/09 22:11:51    246s] Total Memory Usage: 2071.820312 Mbytes
[04/09 22:11:51    246s] *** timeDesign #3 [finish] : cpu/real = 0:00:02.1/0:00:02.2 (1.0), totSession cpu/real = 0:04:06.4/0:05:29.5 (0.7), mem = 2071.8M
[04/09 22:11:51    246s] 
[04/09 22:11:51    246s] =============================================================================================
[04/09 22:11:51    246s]  Final TAT Report : timeDesign #3                                               21.14-s109_1
[04/09 22:11:51    246s] =============================================================================================
[04/09 22:11:51    246s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/09 22:11:51    246s] ---------------------------------------------------------------------------------------------
[04/09 22:11:51    246s] [ OptSummaryReport       ]      1   0:00:00.6  (  29.5 % )     0:00:01.9 /  0:00:01.8    1.0
[04/09 22:11:51    246s] [ TimingUpdate           ]      1   0:00:00.1  (   5.9 % )     0:00:00.6 /  0:00:00.6    1.0
[04/09 22:11:51    246s] [ FullDelayCalc          ]      1   0:00:00.5  (  22.8 % )     0:00:00.5 /  0:00:00.5    1.0
[04/09 22:11:51    246s] [ TimingReport           ]      1   0:00:00.1  (   6.7 % )     0:00:00.1 /  0:00:00.2    1.0
[04/09 22:11:51    246s] [ GenerateReports        ]      1   0:00:00.5  (  21.1 % )     0:00:00.5 /  0:00:00.4    0.9
[04/09 22:11:51    246s] [ MISC                   ]          0:00:00.3  (  14.0 % )     0:00:00.3 /  0:00:00.3    1.1
[04/09 22:11:51    246s] ---------------------------------------------------------------------------------------------
[04/09 22:11:51    246s]  timeDesign #3 TOTAL                0:00:02.2  ( 100.0 % )     0:00:02.2 /  0:00:02.1    1.0
[04/09 22:11:51    246s] ---------------------------------------------------------------------------------------------
[04/09 22:11:51    246s] 
[04/09 22:11:51    246s] <CMD> redirect -tee ../reports/fifo1_sram.innovus.postcts.density.rpt { reportDensityMap }
[04/09 22:11:52    246s] <CMD> summaryReport -noHtml -outfile ../reports/fifo1_sram.innovus.postcts.summary.rpt
[04/09 22:11:52    246s] Start to collect the design information.
[04/09 22:11:52    246s] Build netlist information for Cell fifo1_sram.
[04/09 22:11:52    246s] Finished collecting the design information.
[04/09 22:11:52    246s] Generating macro cells used in the design report.
[04/09 22:11:52    246s] Generating standard cells used in the design report.
[04/09 22:11:52    246s] Generating IO cells used in the design report.
[04/09 22:11:52    246s] Analyze library ... 
[04/09 22:11:52    246s] Analyze netlist ... 
[04/09 22:11:52    246s] Generate no-driven nets information report.
[04/09 22:11:52    246s] Generate multi-driven nets information report.
[04/09 22:11:52    246s] Analyze timing ... 
[04/09 22:11:52    246s] Analyze floorplan/placement ... 
[04/09 22:11:52    246s] All LLGs are deleted
[04/09 22:11:52    246s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:11:52    246s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:11:52    246s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2071.8M, EPOCH TIME: 1712725912.179755
[04/09 22:11:52    246s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.002, MEM:2071.8M, EPOCH TIME: 1712725912.181340
[04/09 22:11:52    246s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2071.8M, EPOCH TIME: 1712725912.184457
[04/09 22:11:52    246s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:11:52    246s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:11:52    246s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2071.8M, EPOCH TIME: 1712725912.185072
[04/09 22:11:52    246s] Max number of tech site patterns supported in site array is 256.
[04/09 22:11:52    246s] Core basic site is unit
[04/09 22:11:52    246s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2071.8M, EPOCH TIME: 1712725912.233118
[04/09 22:11:52    246s] After signature check, allow fast init is true, keep pre-filter is true.
[04/09 22:11:52    246s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[04/09 22:11:52    246s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.008, MEM:2071.8M, EPOCH TIME: 1712725912.240627
[04/09 22:11:52    246s] SiteArray: non-trimmed site array dimensions = 536 x 5921
[04/09 22:11:52    246s] SiteArray: use 16,465,920 bytes
[04/09 22:11:52    246s] SiteArray: current memory after site array memory allocation 2080.5M
[04/09 22:11:52    246s] SiteArray: FP blocked sites are writable
[04/09 22:11:52    246s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2080.5M, EPOCH TIME: 1712725912.285623
[04/09 22:11:52    246s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.070, REAL:0.064, MEM:2080.5M, EPOCH TIME: 1712725912.349423
[04/09 22:11:52    247s] SiteArray: number of non floorplan blocked sites for llg default is 2419972
[04/09 22:11:52    247s] Atter site array init, number of instance map data is 0.
[04/09 22:11:52    247s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.230, REAL:0.227, MEM:2080.5M, EPOCH TIME: 1712725912.411791
[04/09 22:11:52    247s] 
[04/09 22:11:52    247s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 22:11:52    247s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.250, REAL:0.250, MEM:2080.5M, EPOCH TIME: 1712725912.434333
[04/09 22:11:52    247s] All LLGs are deleted
[04/09 22:11:52    247s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2175).
[04/09 22:11:52    247s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:11:52    247s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2080.5M, EPOCH TIME: 1712725912.501307
[04/09 22:11:52    247s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:2080.5M, EPOCH TIME: 1712725912.502456
[04/09 22:11:52    247s] Analysis Routing ...
[04/09 22:11:52    247s] Report saved in file ../reports/fifo1_sram.innovus.postcts.summary.rpt
[04/09 22:11:52    247s] <CMD> saveDesign fifo1_sram_postcts.innovus
[04/09 22:11:52    247s] #% Begin save design ... (date=04/09 22:11:52, mem=1663.1M)
[04/09 22:11:52    247s] % Begin Save ccopt configuration ... (date=04/09 22:11:52, mem=1663.1M)
[04/09 22:11:52    247s] % End Save ccopt configuration ... (date=04/09 22:11:52, total cpu=0:00:00.1, real=0:00:00.0, peak res=1663.9M, current mem=1663.9M)
[04/09 22:11:52    247s] % Begin Save netlist data ... (date=04/09 22:11:52, mem=1663.9M)
[04/09 22:11:52    247s] Writing Binary DB to fifo1_sram_postcts.innovus.dat/fifo1_sram.v.bin in single-threaded mode...
[04/09 22:11:52    247s] % End Save netlist data ... (date=04/09 22:11:52, total cpu=0:00:00.1, real=0:00:00.0, peak res=1663.9M, current mem=1663.9M)
[04/09 22:11:52    247s] Saving symbol-table file ...
[04/09 22:11:53    247s] Saving congestion map file fifo1_sram_postcts.innovus.dat/fifo1_sram.route.congmap.gz ...
[04/09 22:11:54    247s] % Begin Save AAE data ... (date=04/09 22:11:54, mem=1663.9M)
[04/09 22:11:54    247s] Saving AAE Data ...
[04/09 22:11:54    247s] % End Save AAE data ... (date=04/09 22:11:54, total cpu=0:00:00.1, real=0:00:00.0, peak res=1663.9M, current mem=1663.9M)
[04/09 22:11:54    247s] Saving preference file fifo1_sram_postcts.innovus.dat/gui.pref.tcl ...
[04/09 22:11:54    247s] Saving mode setting ...
[04/09 22:11:54    247s] Saving global file ...
[04/09 22:11:55    247s] % Begin Save floorplan data ... (date=04/09 22:11:55, mem=1664.2M)
[04/09 22:11:55    247s] Saving floorplan file ...
[04/09 22:11:56    248s] % End Save floorplan data ... (date=04/09 22:11:56, total cpu=0:00:00.1, real=0:00:01.0, peak res=1664.2M, current mem=1664.2M)
[04/09 22:11:57    248s] Saving Drc markers ...
[04/09 22:11:57    248s] ... No Drc file written since there is no markers found.
[04/09 22:11:57    248s] % Begin Save placement data ... (date=04/09 22:11:57, mem=1664.3M)
[04/09 22:11:57    248s] ** Saving stdCellPlacement_binary (version# 2) ...
[04/09 22:11:57    248s] Save Adaptive View Pruning View Names to Binary file
[04/09 22:11:57    248s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2084.1M) ***
[04/09 22:11:57    248s] % End Save placement data ... (date=04/09 22:11:57, total cpu=0:00:00.1, real=0:00:00.0, peak res=1664.3M, current mem=1664.3M)
[04/09 22:11:57    248s] % Begin Save routing data ... (date=04/09 22:11:57, mem=1664.3M)
[04/09 22:11:57    248s] Saving route file ...
[04/09 22:11:58    248s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=2081.1M) ***
[04/09 22:11:58    248s] % End Save routing data ... (date=04/09 22:11:58, total cpu=0:00:00.1, real=0:00:01.0, peak res=1664.4M, current mem=1664.4M)
[04/09 22:11:58    248s] Saving property file fifo1_sram_postcts.innovus.dat/fifo1_sram.prop
[04/09 22:11:58    248s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2084.1M) ***
[04/09 22:11:59    248s] #Saving pin access data to file fifo1_sram_postcts.innovus.dat/fifo1_sram.apa ...
[04/09 22:11:59    248s] #
[04/09 22:11:59    248s] Saving rc congestion map fifo1_sram_postcts.innovus.dat/fifo1_sram.congmap.gz ...
[04/09 22:11:59    248s] % Begin Save power constraints data ... (date=04/09 22:11:59, mem=1664.4M)
[04/09 22:12:00    248s] % End Save power constraints data ... (date=04/09 22:12:00, total cpu=0:00:00.1, real=0:00:01.0, peak res=1664.4M, current mem=1664.4M)
[04/09 22:12:00    249s] Generated self-contained design fifo1_sram_postcts.innovus.dat
[04/09 22:12:01    249s] #% End save design ... (date=04/09 22:12:01, total cpu=0:00:02.2, real=0:00:09.0, peak res=1664.8M, current mem=1664.8M)
[04/09 22:12:01    249s] *** Message Summary: 0 warning(s), 0 error(s)
[04/09 22:12:01    249s] 
[04/09 22:12:01    249s] <CMD> setOptMode -usefulSkew false
[04/09 22:12:01    249s] <CMD> setOptMode -usefulSkewCCOpt none
[04/09 22:12:01    249s] <CMD> setOptMode -usefulSkewPostRoute false
[04/09 22:12:01    249s] <CMD> setOptMode -usefulSkewPreCTS false
[04/09 22:12:01    249s] <CMD> setNanoRouteMode -droutePostRouteSpreadWire false
[04/09 22:12:01    249s] <CMD> routeDesign
[04/09 22:12:01    249s] #% Begin routeDesign (date=04/09 22:12:01, mem=1664.8M)
[04/09 22:12:01    249s] ### Time Record (routeDesign) is installed.
[04/09 22:12:01    249s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1664.77 (MB), peak = 1940.16 (MB)
[04/09 22:12:01    249s] AAE_INFO: Pre Route call back at the beginning of routeDesign
[04/09 22:12:01    249s] #**INFO: setDesignMode -flowEffort standard
[04/09 22:12:01    249s] #**INFO: setDesignMode -powerEffort none
[04/09 22:12:01    249s] **INFO: User settings:
[04/09 22:12:01    249s] setNanoRouteMode -drouteEndIteration           10
[04/09 22:12:01    249s] setNanoRouteMode -droutePostRouteSpreadWire    false
[04/09 22:12:01    249s] setNanoRouteMode -extractThirdPartyCompatible  false
[04/09 22:12:01    249s] setNanoRouteMode -grouteExpTdStdDelay          13.3
[04/09 22:12:01    249s] setDesignMode -process                         28
[04/09 22:12:01    249s] setExtractRCMode -coupling_c_th                0.1
[04/09 22:12:01    249s] setExtractRCMode -engine                       preRoute
[04/09 22:12:01    249s] setExtractRCMode -relative_c_th                1
[04/09 22:12:01    249s] setExtractRCMode -total_c_th                   0
[04/09 22:12:01    249s] setDelayCalMode -enable_high_fanout            true
[04/09 22:12:01    249s] setDelayCalMode -engine                        aae
[04/09 22:12:01    249s] setDelayCalMode -ignoreNetLoad                 false
[04/09 22:12:01    249s] setDelayCalMode -socv_accuracy_mode            low
[04/09 22:12:01    249s] setSIMode -separate_delta_delay_on_data        true
[04/09 22:12:01    249s] 
[04/09 22:12:01    249s] #cmax has no qx tech file defined
[04/09 22:12:01    249s] #No active RC corner or QRC tech file is missing.
[04/09 22:12:01    249s] #**INFO: multi-cut via swapping will be performed after routing.
[04/09 22:12:01    249s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[04/09 22:12:01    249s] OPERPROF: Starting checkPlace at level 1, MEM:2076.1M, EPOCH TIME: 1712725921.441874
[04/09 22:12:01    249s] Processing tracks to init pin-track alignment.
[04/09 22:12:01    249s] z: 2, totalTracks: 1
[04/09 22:12:01    249s] z: 4, totalTracks: 1
[04/09 22:12:01    249s] z: 6, totalTracks: 1
[04/09 22:12:01    249s] z: 8, totalTracks: 1
[04/09 22:12:01    249s] #spOpts: N=28 autoPA advPA hrOri=1 hrSnap=1 rpCkHalo=4 
[04/09 22:12:01    249s] All LLGs are deleted
[04/09 22:12:01    249s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:12:01    249s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:12:01    249s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2076.1M, EPOCH TIME: 1712725921.470443
[04/09 22:12:01    249s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.002, MEM:2076.1M, EPOCH TIME: 1712725921.472028
[04/09 22:12:01    249s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2076.1M, EPOCH TIME: 1712725921.472233
[04/09 22:12:01    249s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:12:01    249s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:12:01    249s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2076.1M, EPOCH TIME: 1712725921.472816
[04/09 22:12:01    249s] Max number of tech site patterns supported in site array is 256.
[04/09 22:12:01    249s] Core basic site is unit
[04/09 22:12:01    249s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2076.1M, EPOCH TIME: 1712725921.473262
[04/09 22:12:01    249s] After signature check, allow fast init is false, keep pre-filter is true.
[04/09 22:12:01    249s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[04/09 22:12:01    249s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.007, MEM:2076.1M, EPOCH TIME: 1712725921.479895
[04/09 22:12:01    249s] SiteArray: non-trimmed site array dimensions = 536 x 5921
[04/09 22:12:01    249s] SiteArray: use 16,465,920 bytes
[04/09 22:12:01    249s] SiteArray: current memory after site array memory allocation 2076.1M
[04/09 22:12:01    249s] SiteArray: FP blocked sites are writable
[04/09 22:12:01    249s] SiteArray: number of non floorplan blocked sites for llg default is 2419972
[04/09 22:12:01    249s] Atter site array init, number of instance map data is 0.
[04/09 22:12:01    249s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.070, REAL:0.071, MEM:2076.1M, EPOCH TIME: 1712725921.543746
[04/09 22:12:01    249s] 
[04/09 22:12:01    249s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 22:12:01    249s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.090, REAL:0.087, MEM:2076.1M, EPOCH TIME: 1712725921.559238
[04/09 22:12:01    249s] Begin checking placement ... (start mem=2076.1M, init mem=2076.1M)
[04/09 22:12:01    249s] Begin checking exclusive groups violation ...
[04/09 22:12:01    249s] There are 0 groups to check, max #box is 0, total #box is 0
[04/09 22:12:01    249s] Finished checking exclusive groups violations. Found 0 Vio.
[04/09 22:12:01    249s] 
[04/09 22:12:01    249s] Running CheckPlace using 1 thread in normal mode...
[04/09 22:12:01    249s] 
[04/09 22:12:01    249s] ...checkPlace normal is done!
[04/09 22:12:01    249s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2076.1M, EPOCH TIME: 1712725921.575814
[04/09 22:12:01    249s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:2076.1M, EPOCH TIME: 1712725921.576182
[04/09 22:12:01    249s] *info: Placed = 300            (Fixed = 10)
[04/09 22:12:01    249s] *info: Unplaced = 0           
[04/09 22:12:01    249s] Placement Density:0.28%(1292/460023)
[04/09 22:12:01    249s] Placement Density (including fixed std cells):0.28%(1292/460023)
[04/09 22:12:01    249s] All LLGs are deleted
[04/09 22:12:01    249s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2465).
[04/09 22:12:01    249s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:12:01    249s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2076.1M, EPOCH TIME: 1712725921.588669
[04/09 22:12:01    249s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.010, REAL:0.002, MEM:2076.1M, EPOCH TIME: 1712725921.590937
[04/09 22:12:01    249s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:12:01    249s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:12:01    249s] Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2076.1M)
[04/09 22:12:01    249s] OPERPROF: Finished checkPlace at level 1, CPU:0.150, REAL:0.156, MEM:2076.1M, EPOCH TIME: 1712725921.597567
[04/09 22:12:01    249s] 
[04/09 22:12:01    249s] changeUseClockNetStatus Option :  -noFixedNetWires 
[04/09 22:12:01    249s] *** Changed status on (5) nets in Clock.
[04/09 22:12:01    249s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=2076.1M) ***
[04/09 22:12:01    249s] #Start route 8 clock and analog nets...
[04/09 22:12:01    249s] % Begin globalDetailRoute (date=04/09 22:12:01, mem=1664.9M)
[04/09 22:12:01    249s] 
[04/09 22:12:01    249s] globalDetailRoute
[04/09 22:12:01    249s] 
[04/09 22:12:01    249s] #Start globalDetailRoute on Tue Apr  9 22:12:01 2024
[04/09 22:12:01    249s] #
[04/09 22:12:01    249s] ### Time Record (globalDetailRoute) is installed.
[04/09 22:12:01    249s] ### Time Record (Pre Callback) is installed.
[04/09 22:12:01    249s] RC Grid backup saved.
[04/09 22:12:01    249s] ### Time Record (Pre Callback) is uninstalled.
[04/09 22:12:01    249s] ### Time Record (DB Import) is installed.
[04/09 22:12:01    249s] ### Time Record (Timing Data Generation) is installed.
[04/09 22:12:01    249s] ### Time Record (Timing Data Generation) is uninstalled.
[04/09 22:12:01    249s] 
[04/09 22:12:01    249s] Trim Metal Layers:
[04/09 22:12:01    249s] LayerId::1 widthSet size::4
[04/09 22:12:01    249s] LayerId::2 widthSet size::4
[04/09 22:12:01    249s] LayerId::3 widthSet size::5
[04/09 22:12:01    249s] LayerId::4 widthSet size::5
[04/09 22:12:01    249s] LayerId::5 widthSet size::5
[04/09 22:12:01    249s] LayerId::6 widthSet size::5
[04/09 22:12:01    249s] LayerId::7 widthSet size::5
[04/09 22:12:01    249s] LayerId::8 widthSet size::5
[04/09 22:12:01    249s] LayerId::9 widthSet size::4
[04/09 22:12:01    249s] LayerId::10 widthSet size::2
[04/09 22:12:01    249s] Skipped RC grid update for preRoute extraction.
[04/09 22:12:01    249s] eee: pegSigSF::1.070000
[04/09 22:12:01    249s] Initializing multi-corner capacitance tables ... 
[04/09 22:12:02    250s] Initializing multi-corner resistance tables ...
[04/09 22:12:02    250s] eee: l::1 avDens::0.093729 usedTrk::10561.592413 availTrk::112682.147875 sigTrk::10561.592413
[04/09 22:12:02    250s] eee: l::2 avDens::0.015652 usedTrk::240.136243 availTrk::15342.243761 sigTrk::240.136243
[04/09 22:12:02    250s] eee: l::3 avDens::0.043627 usedTrk::449.731280 availTrk::10308.582835 sigTrk::449.731280
[04/09 22:12:02    250s] eee: l::4 avDens::0.034869 usedTrk::2017.917285 availTrk::57870.575721 sigTrk::2017.917285
[04/09 22:12:02    250s] eee: l::5 avDens::0.074069 usedTrk::2136.678110 availTrk::28847.041716 sigTrk::2136.678110
[04/09 22:12:02    250s] eee: l::6 avDens::0.074645 usedTrk::2746.575658 availTrk::36795.000000 sigTrk::2746.575658
[04/09 22:12:02    250s] eee: l::7 avDens::0.097255 usedTrk::1717.037259 availTrk::17655.000000 sigTrk::1717.037259
[04/09 22:12:02    250s] eee: l::8 avDens::0.065464 usedTrk::734.503828 availTrk::11220.000000 sigTrk::734.503828
[04/09 22:12:02    250s] eee: l::9 avDens::0.036714 usedTrk::16.153947 availTrk::440.000000 sigTrk::16.153947
[04/09 22:12:02    250s] eee: l::10 avDens::0.000017 usedTrk::0.000897 availTrk::51.562500 sigTrk::0.000897
[04/09 22:12:02    250s] {RT cmax 0 10 10 {9 0} 1}
[04/09 22:12:02    250s] eee: LAM: n=32 LLS=2-3 HLS=3-5 rDens=0.296003 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.935000 pMod=77 wcR=0.472500 newSi=0.001600 wHLS=1.181250 siPrev=0 viaL=0.000000
[04/09 22:12:02    250s] #WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
[04/09 22:12:02    250s] #WARNING (NRIG-34) Power/Ground pin VSSIO of instance io_b_rclk is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/09 22:12:02    250s] #WARNING (NRIG-34) Power/Ground pin VDDIO of instance io_b_rclk is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/09 22:12:02    250s] #WARNING (NRIG-34) Power/Ground pin VSSIO of instance io_b_rinc is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/09 22:12:02    250s] #WARNING (NRIG-34) Power/Ground pin VDDIO of instance io_b_rinc is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/09 22:12:02    250s] #WARNING (NRIG-34) Power/Ground pin VSSIO of instance io_b_rrst_n is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/09 22:12:02    250s] #WARNING (NRIG-34) Power/Ground pin VDDIO of instance io_b_rrst_n is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/09 22:12:02    250s] #WARNING (NRIG-34) Power/Ground pin VSSIO of instance io_b_wclk is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/09 22:12:02    250s] #WARNING (NRIG-34) Power/Ground pin VDDIO of instance io_b_wclk is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/09 22:12:02    250s] #WARNING (NRIG-34) Power/Ground pin VSSIO of instance io_b_wclk2x is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/09 22:12:02    250s] #WARNING (NRIG-34) Power/Ground pin VDDIO of instance io_b_wclk2x is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/09 22:12:02    250s] #WARNING (NRIG-34) Power/Ground pin VSSIO of instance io_b_winc is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/09 22:12:02    250s] #WARNING (NRIG-34) Power/Ground pin VDDIO of instance io_b_winc is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/09 22:12:02    250s] #WARNING (NRIG-34) Power/Ground pin VSSIO of instance io_b_wrst_n is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/09 22:12:02    250s] #WARNING (NRIG-34) Power/Ground pin VDDIO of instance io_b_wrst_n is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/09 22:12:02    250s] #WARNING (NRIG-34) Power/Ground pin VSSIO of instance io_l_rdata_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/09 22:12:02    250s] #WARNING (NRIG-34) Power/Ground pin VDDIO of instance io_l_rdata_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/09 22:12:02    250s] #WARNING (NRIG-34) Power/Ground pin VSSIO of instance io_l_rdata_1_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/09 22:12:02    250s] #WARNING (NRIG-34) Power/Ground pin VDDIO of instance io_l_rdata_1_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/09 22:12:02    250s] #WARNING (NRIG-34) Power/Ground pin VSSIO of instance io_l_rdata_2_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/09 22:12:02    250s] #WARNING (NRIG-34) Power/Ground pin VDDIO of instance io_l_rdata_2_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/09 22:12:02    250s] #WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
[04/09 22:12:02    250s] #To increase the message display limit, refer to the product command reference manual.
[04/09 22:12:02    250s] ### Net info: total nets: 558
[04/09 22:12:02    250s] ### Net info: dirty nets: 21
[04/09 22:12:02    250s] ### Net info: marked as disconnected nets: 0
[04/09 22:12:02    250s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[04/09 22:12:02    250s] #num needed restored net=550
[04/09 22:12:02    250s] #need_extraction net=0 (total=558)
[04/09 22:12:02    250s] ### Net info: fully routed nets: 5
[04/09 22:12:02    250s] ### Net info: trivial (< 2 pins) nets: 212
[04/09 22:12:02    250s] ### Net info: unrouted nets: 341
[04/09 22:12:02    250s] ### Net info: re-extraction nets: 0
[04/09 22:12:02    250s] ### Net info: ignored nets: 0
[04/09 22:12:02    250s] ### Net info: skip routing nets: 550
[04/09 22:12:02    250s] ### import design signature (13): route=1815049323 fixed_route=937323288 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=802556469 dirty_area=0 del_dirty_area=0 cell=1251432853 placement=2128094301 pin_access=2131925412 inst_pattern=1
[04/09 22:12:02    250s] ### Time Record (DB Import) is uninstalled.
[04/09 22:12:02    250s] #NanoRoute Version 21.14-s109_1 NR220628-1629/21_14-UB
[04/09 22:12:02    250s] #RTESIG:78da95d2cd4bc330140070cffb2b1ed90e15b69997b4f9b80abbaa0cf53aa24dbb429742
[04/09 22:12:02    250s] #       921efcef8d22c2a4a65baeefc7fbca5bae5e777b200cb7586e02527d4078d8334605531b
[04/09 22:12:02    250s] #       144cdf313ca4d0cb3d592c578f4fcf8c0ba8a0e85cb4adf56b1883f5106c8c9d6b6f7f88
[04/09 22:12:02    250s] #       16d0983e5828de86a15f43fde1cca97b87da3666ece31fce1587e8c75f3d91b1ac24d07c
[04/09 22:12:02    250s] #       51492990efaa048a107d8a4c3aadf57973130691c9b396f2032096781dbf2a3ba772bee3
[04/09 22:12:02    250s] #       4a7240bee5f4eb41d1f48389d352a4f8ccba51a0982f29e4059b94e916c8b16b8ff95f41
[04/09 22:12:02    250s] #       a5920bd1b8daf83a59ebc6d37f52027183b339c590aab92919ca6adea4e324f9de93292f
[04/09 22:12:02    250s] #       c82333e6e613c5e2154a
[04/09 22:12:02    250s] #
[04/09 22:12:02    250s] #Skip comparing routing design signature in db-snapshot flow
[04/09 22:12:02    250s] ### Time Record (Data Preparation) is installed.
[04/09 22:12:02    250s] #RTESIG:78da95d24d4fc3300c0660cefc0a2bdba148db8893361f5724ae8026e03a059a7695ba54
[04/09 22:12:02    250s] #       4ad203ff9e8010d25069ba5efdc8afeb78b57ebddf0361b8c3721b90ea03c2c39e312a98
[04/09 22:12:02    250s] #       daa260fa96e121955eeec8f56afdf8f4ccb8800a8ace45db5abf8131580fc1c6d8b9f6e6
[04/09 22:12:02    250s] #       8768018de98385e26d18fa0dd41fce9cba77a86d63c63efee15c71887efcd5131dcb4a02
[04/09 22:12:02    250s] #       9d0f959402f94e255084e85365d269adcf879b30884c9e8d34ff0388255ec62feacea9cc
[04/09 22:12:02    250s] #       4f5c490ec8779c7e7d5034fd60e2b414a99e59370a14f94821176c52a65b20c7ae3dcebf
[04/09 22:12:02    250s] #       0a2a955c88c6d5c6d7c95a379efe9312881b9c9d559aa945e7c090aadc3a18ca2a6fd215
[04/09 22:12:02    250s] #       935c962a17f49133e6ea133fdc2202
[04/09 22:12:02    250s] #
[04/09 22:12:02    250s] ### Time Record (Data Preparation) is uninstalled.
[04/09 22:12:02    250s] ### Time Record (Global Routing) is installed.
[04/09 22:12:02    250s] ### Time Record (Global Routing) is uninstalled.
[04/09 22:12:02    250s] #Total number of trivial nets (e.g. < 2 pins) = 227 (skipped).
[04/09 22:12:02    250s] #Total number of nets with skipped attribute = 326 (skipped).
[04/09 22:12:02    250s] #Total number of routable nets = 5.
[04/09 22:12:02    250s] #Total number of nets in the design = 558.
[04/09 22:12:02    250s] #5 routable nets have routed wires.
[04/09 22:12:02    250s] #326 skipped nets have only detail routed wires.
[04/09 22:12:02    250s] #5 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[04/09 22:12:02    250s] #No nets have been global routed.
[04/09 22:12:02    250s] ### Time Record (Data Preparation) is installed.
[04/09 22:12:02    250s] #Start routing data preparation on Tue Apr  9 22:12:02 2024
[04/09 22:12:02    250s] #
[04/09 22:12:02    250s] #Minimum voltage of a net in the design = 0.000.
[04/09 22:12:02    250s] #Maximum voltage of a net in the design = 0.950.
[04/09 22:12:02    250s] #Voltage range [0.000 - 0.950] has 546 nets.
[04/09 22:12:02    250s] #Voltage range [0.000 - 0.000] has 11 nets.
[04/09 22:12:02    250s] #Voltage range [0.950 - 0.950] has 1 net.
[04/09 22:12:02    250s] #Build and mark too close pins for the same net.
[04/09 22:12:02    250s] ### Time Record (Cell Pin Access) is installed.
[04/09 22:12:02    250s] #Rebuild pin access data for design.
[04/09 22:12:02    250s] #Initial pin access analysis.
[04/09 22:12:02    251s] #Detail pin access analysis.
[04/09 22:12:03    251s] ### Time Record (Cell Pin Access) is uninstalled.
[04/09 22:12:03    251s] # M1           H   Track-Pitch = 0.15200    Line-2-Via Pitch = 0.10500
[04/09 22:12:03    251s] # M2           V   Track-Pitch = 0.15200    Line-2-Via Pitch = 0.11400
[04/09 22:12:03    251s] # M3           H   Track-Pitch = 0.30400    Line-2-Via Pitch = 0.11400
[04/09 22:12:03    251s] # M4           V   Track-Pitch = 0.30400    Line-2-Via Pitch = 0.11400
[04/09 22:12:03    251s] # M5           H   Track-Pitch = 0.60800    Line-2-Via Pitch = 0.11400
[04/09 22:12:03    251s] # M6           V   Track-Pitch = 0.60800    Line-2-Via Pitch = 0.11400
[04/09 22:12:03    251s] # M7           H   Track-Pitch = 1.21600    Line-2-Via Pitch = 0.11400
[04/09 22:12:03    251s] # M8           V   Track-Pitch = 1.21600    Line-2-Via Pitch = 0.11400
[04/09 22:12:03    251s] # M9           H   Track-Pitch = 2.43200    Line-2-Via Pitch = 0.21600
[04/09 22:12:03    251s] # MRDL         V   Track-Pitch = 4.86400    Line-2-Via Pitch = 4.50000
[04/09 22:12:03    251s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1668.39 (MB), peak = 1940.16 (MB)
[04/09 22:12:03    251s] #Regenerating Ggrids automatically.
[04/09 22:12:03    251s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.30400.
[04/09 22:12:03    251s] #Using automatically generated G-grids.
[04/09 22:12:03    251s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[04/09 22:12:03    252s] #Done routing data preparation.
[04/09 22:12:03    252s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1706.16 (MB), peak = 1940.16 (MB)
[04/09 22:12:03    252s] #Start instance access analysis using 1 thread...
[04/09 22:12:03    252s] #Set layer M1 to be advanced pin access layer.
[04/09 22:12:03    252s] ### Time Record (Instance Pin Access) is installed.
[04/09 22:12:04    252s] #0 instance pins are hard to access
[04/09 22:12:04    252s] #Instance access analysis statistics:
[04/09 22:12:04    252s] #Cpu time = 00:00:00
[04/09 22:12:04    252s] #Elapsed time = 00:00:00
[04/09 22:12:04    252s] #Increased memory = 0.00 (MB)
[04/09 22:12:04    252s] #Total memory = 1706.16 (MB)
[04/09 22:12:04    252s] #Peak memory = 1940.16 (MB)
[04/09 22:12:04    252s] ### Time Record (Instance Pin Access) is uninstalled.
[04/09 22:12:04    252s] #
[04/09 22:12:04    252s] #Finished routing data preparation on Tue Apr  9 22:12:04 2024
[04/09 22:12:04    252s] #
[04/09 22:12:04    252s] #Cpu time = 00:00:02
[04/09 22:12:04    252s] #Elapsed time = 00:00:02
[04/09 22:12:04    252s] #Increased memory = 44.26 (MB)
[04/09 22:12:04    252s] #Total memory = 1706.21 (MB)
[04/09 22:12:04    252s] #Peak memory = 1940.16 (MB)
[04/09 22:12:04    252s] #
[04/09 22:12:04    252s] ### Time Record (Data Preparation) is uninstalled.
[04/09 22:12:04    252s] ### Time Record (Global Routing) is installed.
[04/09 22:12:04    252s] #
[04/09 22:12:04    252s] #Start global routing on Tue Apr  9 22:12:04 2024
[04/09 22:12:04    252s] #
[04/09 22:12:04    252s] #
[04/09 22:12:04    252s] #Start global routing initialization on Tue Apr  9 22:12:04 2024
[04/09 22:12:04    252s] #
[04/09 22:12:04    252s] #WARNING (NRGR-22) Design is already detail routed.
[04/09 22:12:04    252s] ### Time Record (Global Routing) is uninstalled.
[04/09 22:12:04    252s] ### Time Record (Data Preparation) is installed.
[04/09 22:12:04    252s] ### Time Record (Data Preparation) is uninstalled.
[04/09 22:12:04    252s] ### track-assign external-init starts on Tue Apr  9 22:12:04 2024 with memory = 1706.24 (MB), peak = 1940.16 (MB)
[04/09 22:12:04    252s] ### Time Record (Track Assignment) is installed.
[04/09 22:12:04    252s] ### Time Record (Track Assignment) is uninstalled.
[04/09 22:12:04    252s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.9 GB
[04/09 22:12:04    252s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[04/09 22:12:04    252s] #Cpu time = 00:00:02
[04/09 22:12:04    252s] #Elapsed time = 00:00:02
[04/09 22:12:04    252s] #Increased memory = 44.30 (MB)
[04/09 22:12:04    252s] #Total memory = 1706.24 (MB)
[04/09 22:12:04    252s] #Peak memory = 1940.16 (MB)
[04/09 22:12:04    252s] ### Time Record (Detail Routing) is installed.
[04/09 22:12:04    252s] ### drc_pitch = 14000 ( 7.00000 um) drc_range = 7000 ( 3.50000 um) route_pitch = 10000 ( 5.00000 um) patch_pitch = 12004 ( 6.00200 um) top_route_layer = 10 top_pin_layer = 10
[04/09 22:12:04    252s] #
[04/09 22:12:04    252s] #Start Detail Routing..
[04/09 22:12:04    252s] #start initial detail routing ...
[04/09 22:12:04    252s] ### Design has 5 dirty nets, 97 dirty-areas)
[04/09 22:12:18    266s] # ECO: 3.9% of the total area was rechecked for DRC, and 0.0% required routing.
[04/09 22:12:18    266s] #   number of violations = 0
[04/09 22:12:18    266s] #97 out of 325 instances (29.8%) need to be verified(marked ipoed), dirty area = 0.0%.
[04/09 22:12:23    272s] #   number of violations = 0
[04/09 22:12:23    272s] #cpu time = 00:00:20, elapsed time = 00:00:20, memory = 1701.05 (MB), peak = 1940.16 (MB)
[04/09 22:12:23    272s] #Complete Detail Routing.
[04/09 22:12:23    272s] #Total number of nets with non-default rule or having extra spacing = 8
[04/09 22:12:23    272s] #Total wire length = 2435 um.
[04/09 22:12:23    272s] #Total half perimeter of net bounding box = 1930 um.
[04/09 22:12:23    272s] #Total wire length on LAYER M1 = 1 um.
[04/09 22:12:23    272s] #Total wire length on LAYER M2 = 15 um.
[04/09 22:12:23    272s] #Total wire length on LAYER M3 = 319 um.
[04/09 22:12:23    272s] #Total wire length on LAYER M4 = 842 um.
[04/09 22:12:23    272s] #Total wire length on LAYER M5 = 349 um.
[04/09 22:12:23    272s] #Total wire length on LAYER M6 = 725 um.
[04/09 22:12:23    272s] #Total wire length on LAYER M7 = 186 um.
[04/09 22:12:23    272s] #Total wire length on LAYER M8 = 0 um.
[04/09 22:12:23    272s] #Total wire length on LAYER M9 = 0 um.
[04/09 22:12:23    272s] #Total wire length on LAYER MRDL = 0 um.
[04/09 22:12:23    272s] #Total number of vias = 331
[04/09 22:12:23    272s] #Up-Via Summary (total 331):
[04/09 22:12:23    272s] #           
[04/09 22:12:23    272s] #-----------------------
[04/09 22:12:23    272s] # M1                100
[04/09 22:12:23    272s] # M2                 97
[04/09 22:12:23    272s] # M3                 78
[04/09 22:12:23    272s] # M4                 29
[04/09 22:12:23    272s] # M5                 20
[04/09 22:12:23    272s] # M6                  7
[04/09 22:12:23    272s] #-----------------------
[04/09 22:12:23    272s] #                   331 
[04/09 22:12:23    272s] #
[04/09 22:12:23    272s] #Total number of DRC violations = 0
[04/09 22:12:23    272s] ### Time Record (Detail Routing) is uninstalled.
[04/09 22:12:23    272s] #Cpu time = 00:00:20
[04/09 22:12:23    272s] #Elapsed time = 00:00:20
[04/09 22:12:23    272s] #Increased memory = -5.20 (MB)
[04/09 22:12:23    272s] #Total memory = 1701.05 (MB)
[04/09 22:12:23    272s] #Peak memory = 1940.16 (MB)
[04/09 22:12:23    272s] #detailRoute Statistics:
[04/09 22:12:23    272s] #Cpu time = 00:00:20
[04/09 22:12:23    272s] #Elapsed time = 00:00:20
[04/09 22:12:23    272s] #Increased memory = -5.18 (MB)
[04/09 22:12:23    272s] #Total memory = 1701.06 (MB)
[04/09 22:12:23    272s] #Peak memory = 1940.16 (MB)
[04/09 22:12:23    272s] #Skip updating routing design signature in db-snapshot flow
[04/09 22:12:23    272s] ### global_detail_route design signature (24): route=2101243597 flt_obj=0 vio=1905142130 shield_wire=1
[04/09 22:12:23    272s] ### Time Record (DB Export) is installed.
[04/09 22:12:24    272s] ### export design design signature (25): route=2101243597 fixed_route=937323288 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=2096870578 dirty_area=0 del_dirty_area=0 cell=1251432853 placement=2128094301 pin_access=1864349260 inst_pattern=909621539
[04/09 22:12:24    272s] #	no debugging net set
[04/09 22:12:24    272s] ### Time Record (DB Export) is uninstalled.
[04/09 22:12:24    272s] ### Time Record (Post Callback) is installed.
[04/09 22:12:24    272s] ### Time Record (Post Callback) is uninstalled.
[04/09 22:12:24    272s] #
[04/09 22:12:24    272s] #globalDetailRoute statistics:
[04/09 22:12:24    272s] #Cpu time = 00:00:22
[04/09 22:12:24    272s] #Elapsed time = 00:00:22
[04/09 22:12:24    272s] #Increased memory = -3.96 (MB)
[04/09 22:12:24    272s] #Total memory = 1660.91 (MB)
[04/09 22:12:24    272s] #Peak memory = 1940.16 (MB)
[04/09 22:12:24    272s] #Number of warnings = 23
[04/09 22:12:24    272s] #Total number of warnings = 46
[04/09 22:12:24    272s] #Number of fails = 0
[04/09 22:12:24    272s] #Total number of fails = 0
[04/09 22:12:24    272s] #Complete globalDetailRoute on Tue Apr  9 22:12:24 2024
[04/09 22:12:24    272s] #
[04/09 22:12:24    272s] ### import design signature (26): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1864349260 inst_pattern=1
[04/09 22:12:24    272s] ### Time Record (globalDetailRoute) is uninstalled.
[04/09 22:12:24    272s] % End globalDetailRoute (date=04/09 22:12:24, total cpu=0:00:22.5, real=0:00:23.0, peak res=1820.3M, current mem=1660.8M)
[04/09 22:12:24    272s] #**INFO: auto set of droutePostRouteSwapVia to multiCut
[04/09 22:12:24    272s] % Begin globalDetailRoute (date=04/09 22:12:24, mem=1660.8M)
[04/09 22:12:24    272s] 
[04/09 22:12:24    272s] globalDetailRoute
[04/09 22:12:24    272s] 
[04/09 22:12:24    272s] #Start globalDetailRoute on Tue Apr  9 22:12:24 2024
[04/09 22:12:24    272s] #
[04/09 22:12:24    272s] ### Time Record (globalDetailRoute) is installed.
[04/09 22:12:24    272s] ### Time Record (Pre Callback) is installed.
[04/09 22:12:24    272s] Saved RC grid cleaned up.
[04/09 22:12:24    272s] ### Time Record (Pre Callback) is uninstalled.
[04/09 22:12:24    272s] ### Time Record (DB Import) is installed.
[04/09 22:12:24    272s] ### Time Record (Timing Data Generation) is installed.
[04/09 22:12:24    272s] #Generating timing data, please wait...
[04/09 22:12:24    272s] #544 total nets, 5 already routed, 5 will ignore in trialRoute
[04/09 22:12:24    272s] ### run_trial_route starts on Tue Apr  9 22:12:24 2024 with memory = 1658.68 (MB), peak = 1940.16 (MB)
[04/09 22:12:26    274s] ### run_trial_route cpu:00:00:02, real:00:00:02, mem:1.7 GB, peak:1.9 GB
[04/09 22:12:26    274s] ### dump_timing_file starts on Tue Apr  9 22:12:26 2024 with memory = 1701.68 (MB), peak = 1940.16 (MB)
[04/09 22:12:26    274s] ### extractRC starts on Tue Apr  9 22:12:26 2024 with memory = 1701.68 (MB), peak = 1940.16 (MB)
[04/09 22:12:26    274s] **WARN: (IMPEXT-6191):	Using a captable file is not recommended for process nodes less than or equal to 32 nm due to parasitic accuracy concerns. The Quantus QRC technology file should be specified for all RC corners using the command create_rc_corner or update_rc_corner, which will then be used for preRoute and postRoute(effort level medium or high or signoff) extraction engines.
[04/09 22:12:26    275s] {RT cmax 0 10 10 {9 0} 1}
[04/09 22:12:26    275s] ### extractRC cpu:00:00:01, real:00:00:01, mem:1.7 GB, peak:1.9 GB
[04/09 22:12:26    275s] #Dump tif for version 2.1
[04/09 22:12:27    275s] End AAE Lib Interpolated Model. (MEM=2142.09 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/09 22:12:27    275s] Total number of fetched objects 544
[04/09 22:12:27    275s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/09 22:12:27    275s] End delay calculation. (MEM=2182.79 CPU=0:00:00.3 REAL=0:00:00.0)
[04/09 22:12:27    275s] #Generating timing data took: cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1681.16 (MB), peak = 1940.16 (MB)
[04/09 22:12:27    275s] ### dump_timing_file cpu:00:00:02, real:00:00:02, mem:1.6 GB, peak:1.9 GB
[04/09 22:12:27    275s] #Done generating timing data.
[04/09 22:12:27    275s] ### Time Record (Timing Data Generation) is uninstalled.
[04/09 22:12:27    275s] #WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
[04/09 22:12:27    275s] #WARNING (NRIG-34) Power/Ground pin VSSIO of instance io_b_rclk is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/09 22:12:27    275s] #WARNING (NRIG-34) Power/Ground pin VDDIO of instance io_b_rclk is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/09 22:12:27    275s] #WARNING (NRIG-34) Power/Ground pin VSSIO of instance io_b_rinc is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/09 22:12:27    275s] #WARNING (NRIG-34) Power/Ground pin VDDIO of instance io_b_rinc is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/09 22:12:27    275s] #WARNING (NRIG-34) Power/Ground pin VSSIO of instance io_b_rrst_n is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/09 22:12:27    275s] #WARNING (NRIG-34) Power/Ground pin VDDIO of instance io_b_rrst_n is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/09 22:12:27    275s] #WARNING (NRIG-34) Power/Ground pin VSSIO of instance io_b_wclk is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/09 22:12:27    275s] #WARNING (NRIG-34) Power/Ground pin VDDIO of instance io_b_wclk is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/09 22:12:27    275s] #WARNING (NRIG-34) Power/Ground pin VSSIO of instance io_b_wclk2x is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/09 22:12:27    275s] #WARNING (NRIG-34) Power/Ground pin VDDIO of instance io_b_wclk2x is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/09 22:12:27    275s] #WARNING (NRIG-34) Power/Ground pin VSSIO of instance io_b_winc is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/09 22:12:27    275s] #WARNING (NRIG-34) Power/Ground pin VDDIO of instance io_b_winc is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/09 22:12:27    275s] #WARNING (NRIG-34) Power/Ground pin VSSIO of instance io_b_wrst_n is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/09 22:12:27    275s] #WARNING (NRIG-34) Power/Ground pin VDDIO of instance io_b_wrst_n is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/09 22:12:27    275s] #WARNING (NRIG-34) Power/Ground pin VSSIO of instance io_l_rdata_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/09 22:12:27    275s] #WARNING (NRIG-34) Power/Ground pin VDDIO of instance io_l_rdata_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/09 22:12:27    275s] #WARNING (NRIG-34) Power/Ground pin VSSIO of instance io_l_rdata_1_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/09 22:12:27    275s] #WARNING (NRIG-34) Power/Ground pin VDDIO of instance io_l_rdata_1_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/09 22:12:27    275s] #WARNING (NRIG-34) Power/Ground pin VSSIO of instance io_l_rdata_2_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/09 22:12:27    275s] #WARNING (NRIG-34) Power/Ground pin VDDIO of instance io_l_rdata_2_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/09 22:12:27    275s] #WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
[04/09 22:12:27    275s] #To increase the message display limit, refer to the product command reference manual.
[04/09 22:12:27    275s] ### Net info: total nets: 558
[04/09 22:12:27    275s] ### Net info: dirty nets: 12
[04/09 22:12:27    275s] ### Net info: marked as disconnected nets: 0
[04/09 22:12:27    275s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[04/09 22:12:27    275s] #num needed restored net=0
[04/09 22:12:27    275s] #need_extraction net=0 (total=558)
[04/09 22:12:27    275s] ### Net info: fully routed nets: 5
[04/09 22:12:27    275s] ### Net info: trivial (< 2 pins) nets: 212
[04/09 22:12:27    275s] ### Net info: unrouted nets: 341
[04/09 22:12:27    275s] ### Net info: re-extraction nets: 0
[04/09 22:12:27    275s] ### Net info: ignored nets: 0
[04/09 22:12:27    275s] ### Net info: skip routing nets: 0
[04/09 22:12:27    275s] #Start reading timing information from file .timing_file_20364.tif.gz ...
[04/09 22:12:27    276s] #Read in timing information for 25 ports, 325 instances from timing file .timing_file_20364.tif.gz.
[04/09 22:12:27    276s] ### import design signature (27): route=1815049323 fixed_route=937323288 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=557049772 dirty_area=0 del_dirty_area=0 cell=1251432853 placement=2128094301 pin_access=1864349260 inst_pattern=1
[04/09 22:12:27    276s] ### Time Record (DB Import) is uninstalled.
[04/09 22:12:27    276s] #NanoRoute Version 21.14-s109_1 NR220628-1629/21_14-UB
[04/09 22:12:27    276s] #RTESIG:78da95d1bb4ec330140660669ee2c8ed10a4b6f89ca4beac45ac802ae85a99c64923258e
[04/09 22:12:27    276s] #       143b036f8f412c4569927afd3f9d9b17cbc3f31e18e106b3b547ae8f082f7b222e48ad51
[04/09 22:12:27    276s] #       907e243cc6e863c7ee17cbd7b7774a052087a472c196b65b41ef6d07de8650b9f2e1cf68
[04/09 22:12:27    276s] #       0185a9bd85e4b36deb15e45fce34d509725b98be0eff78b695305151720eecb72483c487
[04/09 22:12:27    276s] #       2e26571c026b628beaa90fe3546b7d39e480412409a1eb672e8298e16dfca6ea5b9902a6
[04/09 22:12:27    276s] #       9b94ff3c488aba3561786c11f3c9dd849c710019bf929dabf23c7e4c542a3a1f8ccb4d97
[04/09 22:12:27    276s] #       476b5ddf5c9312986b9d1d53845c5d9c66d0109f331ba14a814d9a6cba9f9223e6ee1b7c
[04/09 22:12:27    276s] #       f80283
[04/09 22:12:27    276s] #
[04/09 22:12:27    276s] ### Time Record (Data Preparation) is installed.
[04/09 22:12:27    276s] #RTESIG:78da95d13b4fc330100060667ec5c9ed10a4b6f82ea91f6b112ba00aba56a671d2488923
[04/09 22:12:27    276s] #       c5cec0bfc72096a234496fbd4ff75c2c0fcf7b60841bccd61eb93e22bcec89b820b54641
[04/09 22:12:27    276s] #       fa91f018531f3b76bf58bebebd532a003924950bb6b4dd0a7a6f3bf03684ca950f7f460b
[04/09 22:12:27    276s] #       284ced2d249f6d5baf20ff72a6a94e90dbc2f475f8c7b3ad84898a927360bf2519243e74
[04/09 22:12:27    276s] #       3173c521b026b6a89efa304eb5d697430e18449210ba7ee6228819dec66faabe952960ba
[04/09 22:12:27    276s] #       49f94f4052d4ad09c3638b989fdc4dc8190790f195ec5c95e7f163a252d1f9605c6eba3c
[04/09 22:12:27    276s] #       5aebfae69a94c05cebeca8d2a4663d9c90ab8b1b0e1ae27396205429b049934df75372c4
[04/09 22:12:27    276s] #       dc7d03fdea0f3b
[04/09 22:12:27    276s] #
[04/09 22:12:27    276s] ### Time Record (Data Preparation) is uninstalled.
[04/09 22:12:27    276s] ### Time Record (Global Routing) is installed.
[04/09 22:12:27    276s] ### Time Record (Global Routing) is uninstalled.
[04/09 22:12:27    276s] #Total number of trivial nets (e.g. < 2 pins) = 227 (skipped).
[04/09 22:12:27    276s] #Total number of routable nets = 331.
[04/09 22:12:27    276s] #Total number of nets in the design = 558.
[04/09 22:12:27    276s] #326 routable nets do not have any wires.
[04/09 22:12:27    276s] #5 routable nets have routed wires.
[04/09 22:12:27    276s] #326 nets will be global routed.
[04/09 22:12:27    276s] #5 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[04/09 22:12:27    276s] ### Time Record (Data Preparation) is installed.
[04/09 22:12:27    276s] #Start routing data preparation on Tue Apr  9 22:12:27 2024
[04/09 22:12:27    276s] #
[04/09 22:12:27    276s] #Minimum voltage of a net in the design = 0.000.
[04/09 22:12:27    276s] #Maximum voltage of a net in the design = 0.950.
[04/09 22:12:27    276s] #Voltage range [0.000 - 0.950] has 546 nets.
[04/09 22:12:27    276s] #Voltage range [0.000 - 0.000] has 11 nets.
[04/09 22:12:27    276s] #Voltage range [0.950 - 0.950] has 1 net.
[04/09 22:12:28    276s] #Build and mark too close pins for the same net.
[04/09 22:12:28    276s] ### Time Record (Cell Pin Access) is installed.
[04/09 22:12:28    276s] #Initial pin access analysis.
[04/09 22:12:28    276s] #Detail pin access analysis.
[04/09 22:12:28    276s] ### Time Record (Cell Pin Access) is uninstalled.
[04/09 22:12:28    276s] # M1           H   Track-Pitch = 0.15200    Line-2-Via Pitch = 0.10500
[04/09 22:12:28    276s] # M2           V   Track-Pitch = 0.15200    Line-2-Via Pitch = 0.11400
[04/09 22:12:28    276s] # M3           H   Track-Pitch = 0.30400    Line-2-Via Pitch = 0.11400
[04/09 22:12:28    276s] # M4           V   Track-Pitch = 0.30400    Line-2-Via Pitch = 0.11400
[04/09 22:12:28    276s] # M5           H   Track-Pitch = 0.60800    Line-2-Via Pitch = 0.11400
[04/09 22:12:28    276s] # M6           V   Track-Pitch = 0.60800    Line-2-Via Pitch = 0.11400
[04/09 22:12:28    276s] # M7           H   Track-Pitch = 1.21600    Line-2-Via Pitch = 0.11400
[04/09 22:12:28    276s] # M8           V   Track-Pitch = 1.21600    Line-2-Via Pitch = 0.11400
[04/09 22:12:28    276s] # M9           H   Track-Pitch = 2.43200    Line-2-Via Pitch = 0.21600
[04/09 22:12:28    276s] # MRDL         V   Track-Pitch = 4.86400    Line-2-Via Pitch = 4.50000
[04/09 22:12:28    276s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1687.55 (MB), peak = 1940.16 (MB)
[04/09 22:12:28    276s] #Regenerating Ggrids automatically.
[04/09 22:12:28    276s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.30400.
[04/09 22:12:28    276s] #Using automatically generated G-grids.
[04/09 22:12:28    276s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[04/09 22:12:28    276s] #Done routing data preparation.
[04/09 22:12:28    276s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1725.17 (MB), peak = 1940.16 (MB)
[04/09 22:12:28    276s] #Start instance access analysis using 1 thread...
[04/09 22:12:28    276s] #Set layer M1 to be advanced pin access layer.
[04/09 22:12:28    276s] ### Time Record (Instance Pin Access) is installed.
[04/09 22:12:28    276s] #0 instance pins are hard to access
[04/09 22:12:28    276s] #Instance access analysis statistics:
[04/09 22:12:28    276s] #Cpu time = 00:00:00
[04/09 22:12:28    276s] #Elapsed time = 00:00:00
[04/09 22:12:28    276s] #Increased memory = 0.12 (MB)
[04/09 22:12:28    276s] #Total memory = 1725.30 (MB)
[04/09 22:12:28    276s] #Peak memory = 1940.16 (MB)
[04/09 22:12:28    276s] ### Time Record (Instance Pin Access) is uninstalled.
[04/09 22:12:28    276s] #
[04/09 22:12:28    276s] #Finished routing data preparation on Tue Apr  9 22:12:28 2024
[04/09 22:12:28    276s] #
[04/09 22:12:28    276s] #Cpu time = 00:00:01
[04/09 22:12:28    276s] #Elapsed time = 00:00:01
[04/09 22:12:28    276s] #Increased memory = 43.00 (MB)
[04/09 22:12:28    276s] #Total memory = 1725.30 (MB)
[04/09 22:12:28    276s] #Peak memory = 1940.16 (MB)
[04/09 22:12:28    276s] #
[04/09 22:12:28    276s] ### Time Record (Data Preparation) is uninstalled.
[04/09 22:12:28    276s] ### Time Record (Global Routing) is installed.
[04/09 22:12:28    276s] #
[04/09 22:12:28    276s] #Start global routing on Tue Apr  9 22:12:28 2024
[04/09 22:12:28    276s] #
[04/09 22:12:28    276s] #
[04/09 22:12:28    276s] #Start global routing initialization on Tue Apr  9 22:12:28 2024
[04/09 22:12:28    276s] #
[04/09 22:12:28    276s] #Number of eco nets is 0
[04/09 22:12:28    276s] #
[04/09 22:12:28    276s] #Start global routing data preparation on Tue Apr  9 22:12:28 2024
[04/09 22:12:28    276s] #
[04/09 22:12:28    276s] ### build_merged_routing_blockage_rect_list starts on Tue Apr  9 22:12:28 2024 with memory = 1725.32 (MB), peak = 1940.16 (MB)
[04/09 22:12:28    276s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.9 GB
[04/09 22:12:28    276s] #Start routing resource analysis on Tue Apr  9 22:12:28 2024
[04/09 22:12:28    276s] #
[04/09 22:12:28    276s] ### init_is_bin_blocked starts on Tue Apr  9 22:12:28 2024 with memory = 1725.34 (MB), peak = 1940.16 (MB)
[04/09 22:12:28    276s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.9 GB
[04/09 22:12:28    276s] ### PDHT_Row_Thread::compute_flow_cap starts on Tue Apr  9 22:12:28 2024 with memory = 1735.64 (MB), peak = 1940.16 (MB)
[04/09 22:12:28    277s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.9 GB
[04/09 22:12:28    277s] ### adjust_flow_cap starts on Tue Apr  9 22:12:28 2024 with memory = 1736.43 (MB), peak = 1940.16 (MB)
[04/09 22:12:28    277s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.9 GB
[04/09 22:12:28    277s] ### adjust_flow_per_partial_route_obs starts on Tue Apr  9 22:12:28 2024 with memory = 1736.43 (MB), peak = 1940.16 (MB)
[04/09 22:12:28    277s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.9 GB
[04/09 22:12:28    277s] ### set_via_blocked starts on Tue Apr  9 22:12:28 2024 with memory = 1736.43 (MB), peak = 1940.16 (MB)
[04/09 22:12:28    277s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.9 GB
[04/09 22:12:28    277s] ### copy_flow starts on Tue Apr  9 22:12:28 2024 with memory = 1736.43 (MB), peak = 1940.16 (MB)
[04/09 22:12:28    277s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.9 GB
[04/09 22:12:28    277s] #Routing resource analysis is done on Tue Apr  9 22:12:28 2024
[04/09 22:12:28    277s] #
[04/09 22:12:28    277s] ### report_flow_cap starts on Tue Apr  9 22:12:28 2024 with memory = 1736.44 (MB), peak = 1940.16 (MB)
[04/09 22:12:28    277s] #  Resource Analysis:
[04/09 22:12:28    277s] #
[04/09 22:12:28    277s] #               Routing  #Avail      #Track     #Total     %Gcell
[04/09 22:12:28    277s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[04/09 22:12:28    277s] #  --------------------------------------------------------------
[04/09 22:12:28    277s] #  M1             H        5630        2265       69432    24.85%
[04/09 22:12:28    277s] #  M2             V        5644        2251       69432    26.25%
[04/09 22:12:28    277s] #  M3             H        2877        1070       69432    24.50%
[04/09 22:12:28    277s] #  M4             V        3642         305       69432     5.16%
[04/09 22:12:28    277s] #  M5             H        1832         141       69432     4.99%
[04/09 22:12:28    277s] #  M6             V        1934          39       69432     0.03%
[04/09 22:12:28    277s] #  M7             H         943          43       69432     1.18%
[04/09 22:12:28    277s] #  M8             V         946          40       69432     2.20%
[04/09 22:12:28    277s] #  M9             H         492           1       69432     0.08%
[04/09 22:12:28    277s] #  MRDL           V         233          12       69432    11.24%
[04/09 22:12:28    277s] #  --------------------------------------------------------------
[04/09 22:12:28    277s] #  Total                  24175      11.46%      694320    10.05%
[04/09 22:12:28    277s] #
[04/09 22:12:28    277s] #  3 nets (0.54%) with 1 preferred extra spacing.
[04/09 22:12:28    277s] #
[04/09 22:12:28    277s] #
[04/09 22:12:28    277s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.9 GB
[04/09 22:12:28    277s] ### analyze_m2_tracks starts on Tue Apr  9 22:12:28 2024 with memory = 1736.44 (MB), peak = 1940.16 (MB)
[04/09 22:12:28    277s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.9 GB
[04/09 22:12:28    277s] ### report_initial_resource starts on Tue Apr  9 22:12:28 2024 with memory = 1736.45 (MB), peak = 1940.16 (MB)
[04/09 22:12:28    277s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.9 GB
[04/09 22:12:28    277s] ### mark_pg_pins_accessibility starts on Tue Apr  9 22:12:28 2024 with memory = 1736.45 (MB), peak = 1940.16 (MB)
[04/09 22:12:28    277s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.9 GB
[04/09 22:12:28    277s] ### set_net_region starts on Tue Apr  9 22:12:28 2024 with memory = 1736.45 (MB), peak = 1940.16 (MB)
[04/09 22:12:28    277s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.9 GB
[04/09 22:12:28    277s] #
[04/09 22:12:28    277s] #Global routing data preparation is done on Tue Apr  9 22:12:28 2024
[04/09 22:12:28    277s] #
[04/09 22:12:28    277s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1736.46 (MB), peak = 1940.16 (MB)
[04/09 22:12:28    277s] #
[04/09 22:12:28    277s] ### prepare_level starts on Tue Apr  9 22:12:28 2024 with memory = 1736.47 (MB), peak = 1940.16 (MB)
[04/09 22:12:28    277s] ### init level 1 starts on Tue Apr  9 22:12:28 2024 with memory = 1736.48 (MB), peak = 1940.16 (MB)
[04/09 22:12:28    277s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.9 GB
[04/09 22:12:29    277s] ### Level 1 hgrid = 263 X 264
[04/09 22:12:29    277s] ### prepare_level_flow starts on Tue Apr  9 22:12:28 2024 with memory = 1736.53 (MB), peak = 1940.16 (MB)
[04/09 22:12:29    277s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.9 GB
[04/09 22:12:29    277s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.9 GB
[04/09 22:12:29    277s] #
[04/09 22:12:29    277s] #Global routing initialization is done on Tue Apr  9 22:12:29 2024
[04/09 22:12:29    277s] #
[04/09 22:12:29    277s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1736.54 (MB), peak = 1940.16 (MB)
[04/09 22:12:29    277s] #
[04/09 22:12:29    277s] #start global routing iteration 1...
[04/09 22:12:29    277s] ### init_flow_edge starts on Tue Apr  9 22:12:29 2024 with memory = 1736.58 (MB), peak = 1940.16 (MB)
[04/09 22:12:29    277s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.9 GB
[04/09 22:12:29    277s] ### routing at level 1 (topmost level) iter 0
[04/09 22:12:29    277s] ### measure_qor starts on Tue Apr  9 22:12:29 2024 with memory = 1744.04 (MB), peak = 1940.16 (MB)
[04/09 22:12:29    277s] ### measure_congestion starts on Tue Apr  9 22:12:29 2024 with memory = 1744.04 (MB), peak = 1940.16 (MB)
[04/09 22:12:29    277s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.9 GB
[04/09 22:12:29    277s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.9 GB
[04/09 22:12:29    277s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1743.29 (MB), peak = 1940.16 (MB)
[04/09 22:12:29    277s] #
[04/09 22:12:29    277s] #start global routing iteration 2...
[04/09 22:12:29    277s] ### routing at level 1 (topmost level) iter 1
[04/09 22:12:29    277s] ### measure_qor starts on Tue Apr  9 22:12:29 2024 with memory = 1743.55 (MB), peak = 1940.16 (MB)
[04/09 22:12:29    277s] ### measure_congestion starts on Tue Apr  9 22:12:29 2024 with memory = 1743.55 (MB), peak = 1940.16 (MB)
[04/09 22:12:29    277s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.9 GB
[04/09 22:12:29    277s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.9 GB
[04/09 22:12:29    277s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1743.29 (MB), peak = 1940.16 (MB)
[04/09 22:12:29    277s] #
[04/09 22:12:29    277s] ### route_end starts on Tue Apr  9 22:12:29 2024 with memory = 1743.30 (MB), peak = 1940.16 (MB)
[04/09 22:12:29    277s] #
[04/09 22:12:29    277s] #Total number of trivial nets (e.g. < 2 pins) = 227 (skipped).
[04/09 22:12:29    277s] #Total number of routable nets = 331.
[04/09 22:12:29    277s] #Total number of nets in the design = 558.
[04/09 22:12:29    277s] #
[04/09 22:12:29    277s] #331 routable nets have routed wires.
[04/09 22:12:29    277s] #5 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[04/09 22:12:29    277s] #
[04/09 22:12:29    277s] #Routed nets constraints summary:
[04/09 22:12:29    277s] #-----------------------------
[04/09 22:12:29    277s] #        Rules   Unconstrained  
[04/09 22:12:29    277s] #-----------------------------
[04/09 22:12:29    277s] #      Default             326  
[04/09 22:12:29    277s] #     CTS_RULE               0  
[04/09 22:12:29    277s] #-----------------------------
[04/09 22:12:29    277s] #        Total             326  
[04/09 22:12:29    277s] #-----------------------------
[04/09 22:12:29    277s] #
[04/09 22:12:29    277s] #Routing constraints summary of the whole design:
[04/09 22:12:29    277s] #-------------------------------------------------------------
[04/09 22:12:29    277s] #        Rules   Pref Extra Space   Pref Layer   Unconstrained  
[04/09 22:12:29    277s] #-------------------------------------------------------------
[04/09 22:12:29    277s] #      Default                  3            0             326  
[04/09 22:12:29    277s] #     CTS_RULE                  0            2               0  
[04/09 22:12:29    277s] #-------------------------------------------------------------
[04/09 22:12:29    277s] #        Total                  3            2             326  
[04/09 22:12:29    277s] #-------------------------------------------------------------
[04/09 22:12:29    277s] #
[04/09 22:12:29    277s] ### adjust_flow_per_partial_route_obs starts on Tue Apr  9 22:12:29 2024 with memory = 1743.32 (MB), peak = 1940.16 (MB)
[04/09 22:12:29    277s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.9 GB
[04/09 22:12:29    277s] ### cal_base_flow starts on Tue Apr  9 22:12:29 2024 with memory = 1743.32 (MB), peak = 1940.16 (MB)
[04/09 22:12:29    277s] ### init_flow_edge starts on Tue Apr  9 22:12:29 2024 with memory = 1743.32 (MB), peak = 1940.16 (MB)
[04/09 22:12:29    277s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.9 GB
[04/09 22:12:29    277s] ### cal_flow starts on Tue Apr  9 22:12:29 2024 with memory = 1743.32 (MB), peak = 1940.16 (MB)
[04/09 22:12:29    277s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.9 GB
[04/09 22:12:29    277s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.9 GB
[04/09 22:12:29    277s] ### report_overcon starts on Tue Apr  9 22:12:29 2024 with memory = 1743.34 (MB), peak = 1940.16 (MB)
[04/09 22:12:29    278s] #
[04/09 22:12:29    278s] #  Congestion Analysis: (blocked Gcells are excluded)
[04/09 22:12:29    278s] #
[04/09 22:12:29    278s] #                 OverCon          
[04/09 22:12:29    278s] #                  #Gcell    %Gcell
[04/09 22:12:29    278s] #     Layer           (1)   OverCon  Flow/Cap
[04/09 22:12:29    278s] #  ----------------------------------------------
[04/09 22:12:29    278s] #  M1            1(0.00%)   (0.00%)     0.03  
[04/09 22:12:29    278s] #  M2            0(0.00%)   (0.00%)     0.02  
[04/09 22:12:29    278s] #  M3            0(0.00%)   (0.00%)     0.01  
[04/09 22:12:29    278s] #  M4            0(0.00%)   (0.00%)     0.03  
[04/09 22:12:29    278s] #  M5            0(0.00%)   (0.00%)     0.03  
[04/09 22:12:29    278s] #  M6            0(0.00%)   (0.00%)     0.02  
[04/09 22:12:29    278s] #  M7            0(0.00%)   (0.00%)     0.02  
[04/09 22:12:29    278s] #  M8            0(0.00%)   (0.00%)     0.01  
[04/09 22:12:29    278s] #  M9            0(0.00%)   (0.00%)     0.00  
[04/09 22:12:29    278s] #  MRDL          0(0.00%)   (0.00%)     0.00  
[04/09 22:12:29    278s] #  ----------------------------------------------
[04/09 22:12:29    278s] #     Total      1(0.00%)   (0.00%)
[04/09 22:12:29    278s] #
[04/09 22:12:29    278s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[04/09 22:12:29    278s] #  Overflow after GR: 0.00% H + 0.00% V
[04/09 22:12:29    278s] #
[04/09 22:12:29    278s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.9 GB
[04/09 22:12:29    278s] ### cal_base_flow starts on Tue Apr  9 22:12:29 2024 with memory = 1743.35 (MB), peak = 1940.16 (MB)
[04/09 22:12:29    278s] ### init_flow_edge starts on Tue Apr  9 22:12:29 2024 with memory = 1743.35 (MB), peak = 1940.16 (MB)
[04/09 22:12:29    278s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.9 GB
[04/09 22:12:29    278s] ### cal_flow starts on Tue Apr  9 22:12:29 2024 with memory = 1743.35 (MB), peak = 1940.16 (MB)
[04/09 22:12:29    278s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.9 GB
[04/09 22:12:29    278s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.9 GB
[04/09 22:12:29    278s] ### generate_cong_map_content starts on Tue Apr  9 22:12:29 2024 with memory = 1743.35 (MB), peak = 1940.16 (MB)
[04/09 22:12:29    278s] ### Sync with Inovus CongMap starts on Tue Apr  9 22:12:29 2024 with memory = 1743.44 (MB), peak = 1940.16 (MB)
[04/09 22:12:29    278s] #Hotspot report including placement blocked areas
[04/09 22:12:29    278s] OPERPROF: Starting HotSpotCal at level 1, MEM:2164.1M, EPOCH TIME: 1712725949.984384
[04/09 22:12:29    278s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[04/09 22:12:29    278s] [hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[04/09 22:12:29    278s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[04/09 22:12:30    278s] [hotspot] |       M1(H)    |              2.62 |              3.41 |   401.28   575.17   428.03   601.92 |
[04/09 22:12:30    278s] [hotspot] |       M2(V)    |              0.00 |              0.00 |   (none)                            |
[04/09 22:12:30    278s] [hotspot] |       M3(H)    |              0.00 |              0.00 |   (none)                            |
[04/09 22:12:30    278s] [hotspot] |       M4(V)    |              0.00 |              0.00 |   (none)                            |
[04/09 22:12:30    278s] [hotspot] |       M5(H)    |              0.00 |              0.00 |   (none)                            |
[04/09 22:12:30    278s] [hotspot] |       M6(V)    |              0.00 |              0.00 |   (none)                            |
[04/09 22:12:30    278s] [hotspot] |       M7(H)    |              0.00 |              0.00 |   (none)                            |
[04/09 22:12:30    278s] [hotspot] |       M8(V)    |              0.26 |              1.57 |   280.89   307.65   307.65   334.40 |
[04/09 22:12:30    278s] [hotspot] |       M9(H)    |              0.00 |              0.00 |   (none)                            |
[04/09 22:12:30    278s] [hotspot] |     MRDL(V)    |              0.00 |              0.00 |   (none)                            |
[04/09 22:12:30    278s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[04/09 22:12:30    278s] [hotspot] |      worst     |     (M1)     2.62 |     (M1)     3.41 |                                     |
[04/09 22:12:30    278s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[04/09 22:12:30    278s] [hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[04/09 22:12:30    278s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[04/09 22:12:30    278s] Local HotSpot Analysis (blockage included) (3d): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[04/09 22:12:30    278s] Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
[04/09 22:12:30    278s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[04/09 22:12:30    278s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.300, REAL:0.295, MEM:2164.1M, EPOCH TIME: 1712725950.279778
[04/09 22:12:30    278s] ### Sync with Inovus CongMap cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.9 GB
[04/09 22:12:30    278s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.9 GB
[04/09 22:12:30    278s] ### update starts on Tue Apr  9 22:12:30 2024 with memory = 1745.86 (MB), peak = 1940.16 (MB)
[04/09 22:12:30    278s] #Complete Global Routing.
[04/09 22:12:30    278s] #Total number of nets with non-default rule or having extra spacing = 8
[04/09 22:12:30    278s] #Total wire length = 37370 um.
[04/09 22:12:30    278s] #Total half perimeter of net bounding box = 32196 um.
[04/09 22:12:30    278s] #Total wire length on LAYER M1 = 4186 um.
[04/09 22:12:30    278s] #Total wire length on LAYER M2 = 12988 um.
[04/09 22:12:30    278s] #Total wire length on LAYER M3 = 7011 um.
[04/09 22:12:30    278s] #Total wire length on LAYER M4 = 2343 um.
[04/09 22:12:30    278s] #Total wire length on LAYER M5 = 1893 um.
[04/09 22:12:30    278s] #Total wire length on LAYER M6 = 6819 um.
[04/09 22:12:30    278s] #Total wire length on LAYER M7 = 2102 um.
[04/09 22:12:30    278s] #Total wire length on LAYER M8 = 27 um.
[04/09 22:12:30    278s] #Total wire length on LAYER M9 = 0 um.
[04/09 22:12:30    278s] #Total wire length on LAYER MRDL = 0 um.
[04/09 22:12:30    278s] #Total number of vias = 2575
[04/09 22:12:30    278s] #Up-Via Summary (total 2575):
[04/09 22:12:30    278s] #           
[04/09 22:12:30    278s] #-----------------------
[04/09 22:12:30    278s] # M1               1041
[04/09 22:12:30    278s] # M2                687
[04/09 22:12:30    278s] # M3                268
[04/09 22:12:30    278s] # M4                213
[04/09 22:12:30    278s] # M5                239
[04/09 22:12:30    278s] # M6                125
[04/09 22:12:30    278s] # M7                  2
[04/09 22:12:30    278s] #-----------------------
[04/09 22:12:30    278s] #                  2575 
[04/09 22:12:30    278s] #
[04/09 22:12:30    278s] ### update cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.9 GB
[04/09 22:12:30    278s] ### report_overcon starts on Tue Apr  9 22:12:30 2024 with memory = 1746.29 (MB), peak = 1940.16 (MB)
[04/09 22:12:30    278s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.9 GB
[04/09 22:12:30    278s] ### report_overcon starts on Tue Apr  9 22:12:30 2024 with memory = 1746.29 (MB), peak = 1940.16 (MB)
[04/09 22:12:30    278s] #Max overcon = 1 tracks.
[04/09 22:12:30    278s] #Total overcon = 0.00%.
[04/09 22:12:30    278s] #Worst layer Gcell overcon rate = 0.00%.
[04/09 22:12:30    278s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.9 GB
[04/09 22:12:30    278s] ### route_end cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.9 GB
[04/09 22:12:30    278s] ### global_route design signature (30): route=1017581699 net_attr=1782196543
[04/09 22:12:30    278s] #
[04/09 22:12:30    278s] #Global routing statistics:
[04/09 22:12:30    278s] #Cpu time = 00:00:02
[04/09 22:12:30    278s] #Elapsed time = 00:00:02
[04/09 22:12:30    278s] #Increased memory = 5.14 (MB)
[04/09 22:12:30    278s] #Total memory = 1730.45 (MB)
[04/09 22:12:30    278s] #Peak memory = 1940.16 (MB)
[04/09 22:12:30    278s] #
[04/09 22:12:30    278s] #Finished global routing on Tue Apr  9 22:12:30 2024
[04/09 22:12:30    278s] #
[04/09 22:12:30    278s] #
[04/09 22:12:30    278s] ### Time Record (Global Routing) is uninstalled.
[04/09 22:12:30    278s] ### Time Record (Data Preparation) is installed.
[04/09 22:12:30    278s] ### Time Record (Data Preparation) is uninstalled.
[04/09 22:12:30    278s] ### track-assign external-init starts on Tue Apr  9 22:12:30 2024 with memory = 1715.68 (MB), peak = 1940.16 (MB)
[04/09 22:12:30    278s] ### Time Record (Track Assignment) is installed.
[04/09 22:12:30    278s] ### Time Record (Track Assignment) is uninstalled.
[04/09 22:12:30    278s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.9 GB
[04/09 22:12:30    278s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1715.68 (MB), peak = 1940.16 (MB)
[04/09 22:12:30    278s] ### track-assign engine-init starts on Tue Apr  9 22:12:30 2024 with memory = 1715.70 (MB), peak = 1940.16 (MB)
[04/09 22:12:30    278s] ### Time Record (Track Assignment) is installed.
[04/09 22:12:30    278s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.9 GB
[04/09 22:12:30    278s] ### track-assign core-engine starts on Tue Apr  9 22:12:30 2024 with memory = 1715.74 (MB), peak = 1940.16 (MB)
[04/09 22:12:30    278s] #Start Track Assignment.
[04/09 22:12:30    278s] #Done with 608 horizontal wires in 9 hboxes and 735 vertical wires in 9 hboxes.
[04/09 22:12:30    278s] #Done with 49 horizontal wires in 9 hboxes and 89 vertical wires in 9 hboxes.
[04/09 22:12:31    279s] #Done with 9 horizontal wires in 9 hboxes and 9 vertical wires in 9 hboxes.
[04/09 22:12:31    279s] #
[04/09 22:12:31    279s] #Track assignment summary:
[04/09 22:12:31    279s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[04/09 22:12:31    279s] #------------------------------------------------------------------------
[04/09 22:12:31    279s] # M1          4132.72 	  7.74%  	  0.00% 	  7.74%
[04/09 22:12:31    279s] # M2         12753.81 	  1.90%  	  0.00% 	  1.90%
[04/09 22:12:31    279s] # M3          6629.44 	  0.07%  	  0.00% 	  0.06%
[04/09 22:12:31    279s] # M4          1493.48 	  0.00%  	  0.00% 	  0.00%
[04/09 22:12:31    279s] # M5          1530.97 	  2.69%  	  0.00% 	  2.69%
[04/09 22:12:31    279s] # M6          6070.47 	  0.00%  	  0.00% 	  0.00%
[04/09 22:12:31    279s] # M7          1890.35 	  0.05%  	  0.00% 	  0.00%
[04/09 22:12:31    279s] # M8            26.55 	  0.00%  	  0.00% 	  0.00%
[04/09 22:12:31    279s] # M9             0.00 	  0.00%  	  0.00% 	  0.00%
[04/09 22:12:31    279s] # MRDL           0.00 	  0.00%  	  0.00% 	  0.00%
[04/09 22:12:31    279s] #------------------------------------------------------------------------
[04/09 22:12:31    279s] # All       34527.78  	  1.76% 	  0.00% 	  0.00%
[04/09 22:12:31    279s] #Complete Track Assignment.
[04/09 22:12:31    279s] #Total number of nets with non-default rule or having extra spacing = 8
[04/09 22:12:31    279s] #Total wire length = 36995 um.
[04/09 22:12:31    279s] #Total half perimeter of net bounding box = 32196 um.
[04/09 22:12:31    279s] #Total wire length on LAYER M1 = 4130 um.
[04/09 22:12:31    279s] #Total wire length on LAYER M2 = 12816 um.
[04/09 22:12:31    279s] #Total wire length on LAYER M3 = 6937 um.
[04/09 22:12:31    279s] #Total wire length on LAYER M4 = 2332 um.
[04/09 22:12:31    279s] #Total wire length on LAYER M5 = 1876 um.
[04/09 22:12:31    279s] #Total wire length on LAYER M6 = 6804 um.
[04/09 22:12:31    279s] #Total wire length on LAYER M7 = 2073 um.
[04/09 22:12:31    279s] #Total wire length on LAYER M8 = 26 um.
[04/09 22:12:31    279s] #Total wire length on LAYER M9 = 0 um.
[04/09 22:12:31    279s] #Total wire length on LAYER MRDL = 0 um.
[04/09 22:12:31    279s] #Total number of vias = 2575
[04/09 22:12:31    279s] #Up-Via Summary (total 2575):
[04/09 22:12:31    279s] #           
[04/09 22:12:31    279s] #-----------------------
[04/09 22:12:31    279s] # M1               1041
[04/09 22:12:31    279s] # M2                687
[04/09 22:12:31    279s] # M3                268
[04/09 22:12:31    279s] # M4                213
[04/09 22:12:31    279s] # M5                239
[04/09 22:12:31    279s] # M6                125
[04/09 22:12:31    279s] # M7                  2
[04/09 22:12:31    279s] #-----------------------
[04/09 22:12:31    279s] #                  2575 
[04/09 22:12:31    279s] #
[04/09 22:12:31    279s] ### track_assign design signature (33): route=1231938147
[04/09 22:12:31    279s] ### track-assign core-engine cpu:00:00:01, real:00:00:01, mem:1.7 GB, peak:1.9 GB
[04/09 22:12:31    279s] ### Time Record (Track Assignment) is uninstalled.
[04/09 22:12:31    279s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1711.32 (MB), peak = 1940.16 (MB)
[04/09 22:12:31    279s] #
[04/09 22:12:31    279s] #number of short segments in preferred routing layers
[04/09 22:12:31    279s] #	
[04/09 22:12:31    279s] #	
[04/09 22:12:31    279s] #
[04/09 22:12:31    279s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[04/09 22:12:31    279s] #Cpu time = 00:00:03
[04/09 22:12:31    279s] #Elapsed time = 00:00:03
[04/09 22:12:31    279s] #Increased memory = 29.01 (MB)
[04/09 22:12:31    279s] #Total memory = 1711.32 (MB)
[04/09 22:12:31    279s] #Peak memory = 1940.16 (MB)
[04/09 22:12:31    279s] ### Time Record (Detail Routing) is installed.
[04/09 22:12:31    279s] ### drc_pitch = 14000 ( 7.00000 um) drc_range = 7000 ( 3.50000 um) route_pitch = 10000 ( 5.00000 um) patch_pitch = 12004 ( 6.00200 um) top_route_layer = 10 top_pin_layer = 10
[04/09 22:12:31    279s] #
[04/09 22:12:31    279s] #Start Detail Routing..
[04/09 22:12:31    279s] #start initial detail routing ...
[04/09 22:12:31    279s] ### Design has 0 dirty nets, 815 dirty-areas)
[04/09 22:13:10    318s] ### Routing stats: routing = 8.18% drc-check-only = 8.75% dirty-area = 4.50%
[04/09 22:13:10    318s] #   number of violations = 8
[04/09 22:13:10    318s] #
[04/09 22:13:10    318s] #    By Layer and Type :
[04/09 22:13:10    318s] #	         MetSpc    Short   Totals
[04/09 22:13:10    318s] #	M1            0        1        1
[04/09 22:13:10    318s] #	M2            0        0        0
[04/09 22:13:10    318s] #	M3            0        0        0
[04/09 22:13:10    318s] #	M4            5        1        6
[04/09 22:13:10    318s] #	M5            0        0        0
[04/09 22:13:10    318s] #	M6            0        1        1
[04/09 22:13:10    318s] #	Totals        5        3        8
[04/09 22:13:10    318s] #cpu time = 00:00:39, elapsed time = 00:00:39, memory = 1724.44 (MB), peak = 1940.16 (MB)
[04/09 22:13:10    318s] #start 1st optimization iteration ...
[04/09 22:13:10    318s] ### Routing stats: routing = 8.18% drc-check-only = 8.75% dirty-area = 4.50%
[04/09 22:13:10    318s] #   number of violations = 1
[04/09 22:13:10    318s] #
[04/09 22:13:10    318s] #    By Layer and Type :
[04/09 22:13:10    318s] #	         MetSpc   Totals
[04/09 22:13:10    318s] #	M1            0        0
[04/09 22:13:10    318s] #	M2            0        0
[04/09 22:13:10    318s] #	M3            1        1
[04/09 22:13:10    318s] #	Totals        1        1
[04/09 22:13:10    318s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1725.30 (MB), peak = 1940.16 (MB)
[04/09 22:13:10    318s] #start 2nd optimization iteration ...
[04/09 22:13:10    318s] ### Routing stats: routing = 8.18% drc-check-only = 8.75% dirty-area = 4.50%
[04/09 22:13:10    318s] #   number of violations = 0
[04/09 22:13:10    318s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1725.72 (MB), peak = 1940.16 (MB)
[04/09 22:13:10    318s] #Complete Detail Routing.
[04/09 22:13:10    318s] #Total number of nets with non-default rule or having extra spacing = 8
[04/09 22:13:10    318s] #Total wire length = 36647 um.
[04/09 22:13:10    318s] #Total half perimeter of net bounding box = 32196 um.
[04/09 22:13:10    318s] #Total wire length on LAYER M1 = 4301 um.
[04/09 22:13:10    318s] #Total wire length on LAYER M2 = 12484 um.
[04/09 22:13:10    318s] #Total wire length on LAYER M3 = 6759 um.
[04/09 22:13:10    318s] #Total wire length on LAYER M4 = 2587 um.
[04/09 22:13:10    318s] #Total wire length on LAYER M5 = 2005 um.
[04/09 22:13:10    318s] #Total wire length on LAYER M6 = 6581 um.
[04/09 22:13:10    318s] #Total wire length on LAYER M7 = 1921 um.
[04/09 22:13:10    318s] #Total wire length on LAYER M8 = 10 um.
[04/09 22:13:10    318s] #Total wire length on LAYER M9 = 0 um.
[04/09 22:13:10    318s] #Total wire length on LAYER MRDL = 0 um.
[04/09 22:13:10    318s] #Total number of vias = 2391
[04/09 22:13:10    318s] #Up-Via Summary (total 2391):
[04/09 22:13:10    318s] #           
[04/09 22:13:10    318s] #-----------------------
[04/09 22:13:10    318s] # M1               1115
[04/09 22:13:10    318s] # M2                574
[04/09 22:13:10    318s] # M3                223
[04/09 22:13:10    318s] # M4                185
[04/09 22:13:10    318s] # M5                205
[04/09 22:13:10    318s] # M6                 87
[04/09 22:13:10    318s] # M7                  2
[04/09 22:13:10    318s] #-----------------------
[04/09 22:13:10    318s] #                  2391 
[04/09 22:13:10    318s] #
[04/09 22:13:10    318s] #Total number of DRC violations = 0
[04/09 22:13:10    318s] ### Time Record (Detail Routing) is uninstalled.
[04/09 22:13:10    318s] #Cpu time = 00:00:40
[04/09 22:13:10    318s] #Elapsed time = 00:00:40
[04/09 22:13:10    318s] #Increased memory = 14.41 (MB)
[04/09 22:13:10    318s] #Total memory = 1725.73 (MB)
[04/09 22:13:10    318s] #Peak memory = 1940.16 (MB)
[04/09 22:13:10    318s] ### Time Record (Post Route Via Swapping) is installed.
[04/09 22:13:10    318s] ### drc_pitch = 14000 ( 7.00000 um) drc_range = 7000 ( 3.50000 um) route_pitch = 10000 ( 5.00000 um) patch_pitch = 12004 ( 6.00200 um) top_route_layer = 10 top_pin_layer = 10
[04/09 22:13:10    318s] #
[04/09 22:13:10    318s] #Start Post Route via swapping...
[04/09 22:13:10    318s] #8.18% of area are rerouted by ECO routing.
[04/09 22:13:12    321s] #   number of violations = 0
[04/09 22:13:12    321s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1724.89 (MB), peak = 1940.16 (MB)
[04/09 22:13:12    321s] #CELL_VIEW fifo1_sram,init has no DRC violation.
[04/09 22:13:12    321s] #Total number of DRC violations = 0
[04/09 22:13:12    321s] #No via is swapped.
[04/09 22:13:12    321s] #Post Route via swapping is done.
[04/09 22:13:12    321s] ### Time Record (Post Route Via Swapping) is uninstalled.
[04/09 22:13:12    321s] #Total number of nets with non-default rule or having extra spacing = 8
[04/09 22:13:12    321s] #Total wire length = 36647 um.
[04/09 22:13:12    321s] #Total half perimeter of net bounding box = 32196 um.
[04/09 22:13:12    321s] #Total wire length on LAYER M1 = 4301 um.
[04/09 22:13:12    321s] #Total wire length on LAYER M2 = 12484 um.
[04/09 22:13:12    321s] #Total wire length on LAYER M3 = 6759 um.
[04/09 22:13:12    321s] #Total wire length on LAYER M4 = 2587 um.
[04/09 22:13:12    321s] #Total wire length on LAYER M5 = 2005 um.
[04/09 22:13:12    321s] #Total wire length on LAYER M6 = 6581 um.
[04/09 22:13:12    321s] #Total wire length on LAYER M7 = 1921 um.
[04/09 22:13:12    321s] #Total wire length on LAYER M8 = 10 um.
[04/09 22:13:12    321s] #Total wire length on LAYER M9 = 0 um.
[04/09 22:13:12    321s] #Total wire length on LAYER MRDL = 0 um.
[04/09 22:13:12    321s] #Total number of vias = 2391
[04/09 22:13:12    321s] #Up-Via Summary (total 2391):
[04/09 22:13:12    321s] #           
[04/09 22:13:12    321s] #-----------------------
[04/09 22:13:12    321s] # M1               1115
[04/09 22:13:12    321s] # M2                574
[04/09 22:13:12    321s] # M3                223
[04/09 22:13:12    321s] # M4                185
[04/09 22:13:12    321s] # M5                205
[04/09 22:13:12    321s] # M6                 87
[04/09 22:13:12    321s] # M7                  2
[04/09 22:13:12    321s] #-----------------------
[04/09 22:13:12    321s] #                  2391 
[04/09 22:13:12    321s] #
[04/09 22:13:12    321s] #detailRoute Statistics:
[04/09 22:13:12    321s] #Cpu time = 00:00:42
[04/09 22:13:12    321s] #Elapsed time = 00:00:42
[04/09 22:13:12    321s] #Increased memory = 13.57 (MB)
[04/09 22:13:12    321s] #Total memory = 1724.89 (MB)
[04/09 22:13:12    321s] #Peak memory = 1940.16 (MB)
[04/09 22:13:12    321s] ### global_detail_route design signature (47): route=191476312 flt_obj=0 vio=1905142130 shield_wire=1
[04/09 22:13:13    321s] ### Time Record (DB Export) is installed.
[04/09 22:13:13    321s] ### export design design signature (48): route=191476312 fixed_route=937323288 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=674576637 dirty_area=0 del_dirty_area=0 cell=1251432853 placement=2128094301 pin_access=1864349260 inst_pattern=909621539
[04/09 22:13:13    321s] #	no debugging net set
[04/09 22:13:13    321s] ### Time Record (DB Export) is uninstalled.
[04/09 22:13:13    321s] ### Time Record (Post Callback) is installed.
[04/09 22:13:13    321s] ### Time Record (Post Callback) is uninstalled.
[04/09 22:13:13    321s] #
[04/09 22:13:13    321s] #globalDetailRoute statistics:
[04/09 22:13:13    321s] #Cpu time = 00:00:49
[04/09 22:13:13    321s] #Elapsed time = 00:00:49
[04/09 22:13:13    321s] #Increased memory = 23.93 (MB)
[04/09 22:13:13    321s] #Total memory = 1684.73 (MB)
[04/09 22:13:13    321s] #Peak memory = 1940.16 (MB)
[04/09 22:13:13    321s] #Number of warnings = 22
[04/09 22:13:13    321s] #Total number of warnings = 69
[04/09 22:13:13    321s] #Number of fails = 0
[04/09 22:13:13    321s] #Total number of fails = 0
[04/09 22:13:13    321s] #Complete globalDetailRoute on Tue Apr  9 22:13:13 2024
[04/09 22:13:13    321s] #
[04/09 22:13:13    321s] ### import design signature (49): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1864349260 inst_pattern=1
[04/09 22:13:13    321s] ### Time Record (globalDetailRoute) is uninstalled.
[04/09 22:13:13    321s] % End globalDetailRoute (date=04/09 22:13:13, total cpu=0:00:48.8, real=0:00:49.0, peak res=1853.8M, current mem=1683.7M)
[04/09 22:13:13    321s] #Default setup view is reset to func_max_scenario.
[04/09 22:13:13    321s] #Default setup view is reset to func_max_scenario.
[04/09 22:13:13    321s] AAE_INFO: Post Route call back at the end of routeDesign
[04/09 22:13:13    321s] #routeDesign: cpu time = 00:01:12, elapsed time = 00:01:12, memory = 1673.57 (MB), peak = 1940.16 (MB)
[04/09 22:13:13    321s] 
[04/09 22:13:13    321s] *** Summary of all messages that are not suppressed in this session:
[04/09 22:13:13    321s] Severity  ID               Count  Summary                                  
[04/09 22:13:13    321s] WARNING   IMPEXT-6191          1  Using a captable file is not recommended...
[04/09 22:13:13    321s] *** Message Summary: 1 warning(s), 0 error(s)
[04/09 22:13:13    321s] 
[04/09 22:13:13    321s] ### Time Record (routeDesign) is uninstalled.
[04/09 22:13:13    321s] ### 
[04/09 22:13:13    321s] ###   Scalability Statistics
[04/09 22:13:13    321s] ### 
[04/09 22:13:13    321s] ### --------------------------------+----------------+----------------+----------------+
[04/09 22:13:13    321s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[04/09 22:13:13    321s] ### --------------------------------+----------------+----------------+----------------+
[04/09 22:13:13    321s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[04/09 22:13:13    321s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[04/09 22:13:13    321s] ###   Timing Data Generation        |        00:00:04|        00:00:04|             1.0|
[04/09 22:13:13    321s] ###   DB Import                     |        00:00:01|        00:00:01|             1.0|
[04/09 22:13:13    321s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[04/09 22:13:13    321s] ###   Cell Pin Access               |        00:00:01|        00:00:01|             1.0|
[04/09 22:13:13    321s] ###   Instance Pin Access           |        00:00:01|        00:00:01|             1.0|
[04/09 22:13:13    321s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[04/09 22:13:13    321s] ###   Global Routing                |        00:00:02|        00:00:02|             1.0|
[04/09 22:13:13    321s] ###   Track Assignment              |        00:00:01|        00:00:01|             1.0|
[04/09 22:13:13    321s] ###   Detail Routing                |        00:00:59|        00:00:59|             1.0|
[04/09 22:13:13    321s] ###   Post Route Via Swapping       |        00:00:02|        00:00:02|             1.0|
[04/09 22:13:13    321s] ###   Entire Command                |        00:01:12|        00:01:12|             1.0|
[04/09 22:13:13    321s] ### --------------------------------+----------------+----------------+----------------+
[04/09 22:13:13    321s] ### 
[04/09 22:13:13    321s] #% End routeDesign (date=04/09 22:13:13, total cpu=0:01:12, real=0:01:12, peak res=1853.8M, current mem=1673.6M)
[04/09 22:13:13    321s] <CMD> optDesign -postRoute -setup -hold
[04/09 22:13:13    321s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1673.6M, totSessionCpu=0:05:21 **
[04/09 22:13:13    321s] *** optDesign #2 [begin] : totSession cpu/real = 0:05:21.5/0:06:51.3 (0.8), mem = 2102.3M
[04/09 22:13:13    321s] Info: 1 threads available for lower-level modules during optimization.
[04/09 22:13:13    321s] GigaOpt running with 1 threads.
[04/09 22:13:13    321s] *** InitOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:05:21.5/0:06:51.3 (0.8), mem = 2102.3M
[04/09 22:13:13    321s] **INFO: User settings:
[04/09 22:13:13    321s] setNanoRouteMode -drouteEndIteration                            10
[04/09 22:13:13    321s] setNanoRouteMode -droutePostRouteSpreadWire                     false
[04/09 22:13:13    321s] setNanoRouteMode -extractThirdPartyCompatible                   false
[04/09 22:13:13    321s] setNanoRouteMode -grouteExpTdStdDelay                           13.3
[04/09 22:13:13    321s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
[04/09 22:13:13    321s] setDesignMode -process                                          28
[04/09 22:13:13    321s] setExtractRCMode -coupling_c_th                                 0.1
[04/09 22:13:13    321s] setExtractRCMode -engine                                        preRoute
[04/09 22:13:13    321s] setExtractRCMode -relative_c_th                                 1
[04/09 22:13:13    321s] setExtractRCMode -total_c_th                                    0
[04/09 22:13:13    321s] setDelayCalMode -enable_high_fanout                             true
[04/09 22:13:13    321s] setDelayCalMode -engine                                         aae
[04/09 22:13:13    321s] setDelayCalMode -ignoreNetLoad                                  false
[04/09 22:13:13    321s] setDelayCalMode -socv_accuracy_mode                             low
[04/09 22:13:13    321s] setOptMode -activeHoldViews                                     { func_min_scenario }
[04/09 22:13:13    321s] setOptMode -activeSetupViews                                    { func_max_scenario }
[04/09 22:13:13    321s] setOptMode -autoHoldViews                                       { func_min_scenario}
[04/09 22:13:13    321s] setOptMode -autoSetupViews                                      { func_max_scenario}
[04/09 22:13:13    321s] setOptMode -autoTDGRSetupViews                                  { func_max_scenario}
[04/09 22:13:13    321s] setOptMode -autoViewHoldTargetSlack                             0
[04/09 22:13:13    321s] setOptMode -drcMargin                                           0
[04/09 22:13:13    321s] setOptMode -fixDrc                                              true
[04/09 22:13:13    321s] setOptMode -optimizeFF                                          true
[04/09 22:13:13    321s] setOptMode -preserveAllSequential                               false
[04/09 22:13:13    321s] setOptMode -setupTargetSlack                                    0
[04/09 22:13:13    321s] setOptMode -usefulSkew                                          false
[04/09 22:13:13    321s] setOptMode -usefulSkewCCOpt                                     none
[04/09 22:13:13    321s] setOptMode -usefulSkewPostRoute                                 false
[04/09 22:13:13    321s] setOptMode -usefulSkewPreCTS                                    false
[04/09 22:13:13    321s] setSIMode -separate_delta_delay_on_data                         true
[04/09 22:13:13    321s] setAnalysisMode -analysisType                                   onChipVariation
[04/09 22:13:13    321s] setAnalysisMode -checkType                                      setup
[04/09 22:13:13    321s] setAnalysisMode -clkSrcPath                                     true
[04/09 22:13:13    321s] setAnalysisMode -clockPropagation                               sdcControl
[04/09 22:13:13    321s] setAnalysisMode -cppr                                           both
[04/09 22:13:13    321s] setAnalysisMode -skew                                           true
[04/09 22:13:13    321s] 
[04/09 22:13:13    321s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[04/09 22:13:13    321s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[04/09 22:13:13    321s] 
[04/09 22:13:13    321s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/09 22:13:13    321s] Summary for sequential cells identification: 
[04/09 22:13:13    321s]   Identified SBFF number: 92
[04/09 22:13:13    321s]   Identified MBFF number: 0
[04/09 22:13:13    321s]   Identified SB Latch number: 0
[04/09 22:13:13    321s]   Identified MB Latch number: 0
[04/09 22:13:13    321s]   Not identified SBFF number: 120
[04/09 22:13:13    321s]   Not identified MBFF number: 0
[04/09 22:13:13    321s]   Not identified SB Latch number: 0
[04/09 22:13:13    321s]   Not identified MB Latch number: 0
[04/09 22:13:13    321s]   Number of sequential cells which are not FFs: 52
[04/09 22:13:13    321s]  Visiting view : func_max_scenario
[04/09 22:13:13    321s]    : PowerDomain = none : Weighted F : unweighted  = 13.30 (1.000) with rcCorner = 0
[04/09 22:13:13    321s]    : PowerDomain = none : Weighted F : unweighted  = 13.00 (1.000) with rcCorner = -1
[04/09 22:13:13    321s]  Visiting view : func_min_scenario
[04/09 22:13:13    321s]    : PowerDomain = none : Weighted F : unweighted  = 6.80 (1.000) with rcCorner = 1
[04/09 22:13:13    321s]    : PowerDomain = none : Weighted F : unweighted  = 6.70 (1.000) with rcCorner = -1
[04/09 22:13:13    321s] TLC MultiMap info (StdDelay):
[04/09 22:13:13    321s]   : min_corner + libs_min + 0 + no RcCorner := 6.7ps
[04/09 22:13:13    321s]   : min_corner + libs_min + 0 + cmin := 6.8ps
[04/09 22:13:13    321s]   : max_corner + libs_max + 0 + no RcCorner := 13ps
[04/09 22:13:13    321s]   : max_corner + libs_max + 0 + cmax := 13.3ps
[04/09 22:13:13    321s]  Setting StdDelay to: 13.3ps
[04/09 22:13:13    321s] 
[04/09 22:13:13    321s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/09 22:13:13    321s] Need call spDPlaceInit before registerPrioInstLoc.
[04/09 22:13:13    321s] Switching SI Aware to true by default in postroute mode   
[04/09 22:13:13    321s] AAE_INFO: switching -siAware from false to true ...
[04/09 22:13:13    321s] AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
[04/09 22:13:13    321s] OPERPROF: Starting DPlace-Init at level 1, MEM:2126.7M, EPOCH TIME: 1712725993.763925
[04/09 22:13:13    321s] Processing tracks to init pin-track alignment.
[04/09 22:13:13    321s] z: 2, totalTracks: 1
[04/09 22:13:13    321s] z: 4, totalTracks: 1
[04/09 22:13:13    321s] z: 6, totalTracks: 1
[04/09 22:13:13    321s] z: 8, totalTracks: 1
[04/09 22:13:13    321s] #spOpts: N=28 autoPA advPA hrOri=1 hrSnap=1 rpCkHalo=4 
[04/09 22:13:13    321s] All LLGs are deleted
[04/09 22:13:13    321s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:13:13    321s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:13:13    321s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2126.7M, EPOCH TIME: 1712725993.794200
[04/09 22:13:13    321s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.002, MEM:2126.7M, EPOCH TIME: 1712725993.795887
[04/09 22:13:13    321s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2126.7M, EPOCH TIME: 1712725993.797635
[04/09 22:13:13    321s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:13:13    321s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:13:13    321s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2126.7M, EPOCH TIME: 1712725993.798543
[04/09 22:13:13    321s] Max number of tech site patterns supported in site array is 256.
[04/09 22:13:13    321s] Core basic site is unit
[04/09 22:13:13    321s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2126.7M, EPOCH TIME: 1712725993.849650
[04/09 22:13:13    321s] After signature check, allow fast init is false, keep pre-filter is true.
[04/09 22:13:13    321s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[04/09 22:13:13    321s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.007, MEM:2126.7M, EPOCH TIME: 1712725993.856877
[04/09 22:13:13    321s] SiteArray: non-trimmed site array dimensions = 536 x 5921
[04/09 22:13:13    321s] SiteArray: use 16,465,920 bytes
[04/09 22:13:13    321s] SiteArray: current memory after site array memory allocation 2126.7M
[04/09 22:13:13    321s] SiteArray: FP blocked sites are writable
[04/09 22:13:13    321s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/09 22:13:13    321s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2126.7M, EPOCH TIME: 1712725993.904692
[04/09 22:13:13    321s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.070, REAL:0.068, MEM:2126.7M, EPOCH TIME: 1712725993.972277
[04/09 22:13:14    322s] SiteArray: number of non floorplan blocked sites for llg default is 2419972
[04/09 22:13:14    322s] Atter site array init, number of instance map data is 0.
[04/09 22:13:14    322s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.260, REAL:0.267, MEM:2126.7M, EPOCH TIME: 1712725994.065953
[04/09 22:13:14    322s] 
[04/09 22:13:14    322s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 22:13:14    322s] OPERPROF:     Starting CMU at level 3, MEM:2126.7M, EPOCH TIME: 1712725994.085843
[04/09 22:13:14    322s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.004, MEM:2126.7M, EPOCH TIME: 1712725994.090023
[04/09 22:13:14    322s] 
[04/09 22:13:14    322s] Bad Lib Cell Checking (CMU) is done! (0)
[04/09 22:13:14    322s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.290, REAL:0.299, MEM:2126.7M, EPOCH TIME: 1712725994.096889
[04/09 22:13:14    322s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2126.7M, EPOCH TIME: 1712725994.097104
[04/09 22:13:14    322s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2126.7M, EPOCH TIME: 1712725994.097271
[04/09 22:13:14    322s] [CPU] DPlace-Init (cpu=0:00:00.4, real=0:00:01.0, mem=2126.7MB).
[04/09 22:13:14    322s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.370, REAL:0.370, MEM:2126.7M, EPOCH TIME: 1712725994.134350
[04/09 22:13:14    322s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2126.7M, EPOCH TIME: 1712725994.135139
[04/09 22:13:14    322s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2175).
[04/09 22:13:14    322s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:13:14    322s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:13:14    322s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:13:14    322s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.033, MEM:2122.7M, EPOCH TIME: 1712725994.167676
[04/09 22:13:14    322s] 
[04/09 22:13:14    322s] Creating Lib Analyzer ...
[04/09 22:13:14    322s] **WARN: (IMPOPT-7077):	Some of the LEF equivalent cells have different ANTENNAGATEAREA/ANTENNADIFFAREA/PINS etc... attributes. They will not be swapped for fixed instances and for lefsafe operations like optLeakagePower in postroute mode. To find out what cells are LEF equivalent use the findLefEquivalentCells command.
[04/09 22:13:14    322s] Type 'man IMPOPT-7077' for more detail.
[04/09 22:13:14    322s] Total number of usable buffers from Lib Analyzer: 10 ( NBUFFX2_HVT NBUFFX2_RVT NBUFFX4_HVT NBUFFX4_RVT NBUFFX8_HVT NBUFFX8_RVT NBUFFX16_HVT NBUFFX16_RVT NBUFFX32_HVT NBUFFX32_RVT)
[04/09 22:13:14    322s] Total number of usable inverters from Lib Analyzer: 24 ( INVX1_HVT INVX0_HVT INVX1_RVT INVX0_RVT INVX2_HVT INVX2_RVT INVX4_HVT INVX4_RVT IBUFFX2_HVT IBUFFX2_RVT INVX8_HVT IBUFFX4_HVT INVX8_RVT IBUFFX4_RVT IBUFFX8_HVT IBUFFX8_RVT INVX16_HVT INVX16_RVT IBUFFX16_HVT IBUFFX16_RVT INVX32_HVT INVX32_RVT IBUFFX32_HVT IBUFFX32_RVT)
[04/09 22:13:14    322s] Total number of usable delay cells from Lib Analyzer: 0 ()
[04/09 22:13:14    322s] 
[04/09 22:13:14    322s] {RT cmax 0 10 10 {9 0} 1}
[04/09 22:13:15    323s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:23 mem=2144.7M
[04/09 22:13:15    323s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:23 mem=2144.7M
[04/09 22:13:15    323s] Creating Lib Analyzer, finished. 
[04/09 22:13:15    323s] **optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1709.3M, totSessionCpu=0:05:23 **
[04/09 22:13:15    323s] Existing Dirty Nets : 0
[04/09 22:13:15    323s] New Signature Flow (optDesignCheckOptions) ....
[04/09 22:13:15    323s] #Taking db snapshot
[04/09 22:13:15    323s] #Taking db snapshot ... done
[04/09 22:13:15    323s] OPERPROF: Starting checkPlace at level 1, MEM:2144.7M, EPOCH TIME: 1712725995.352883
[04/09 22:13:15    323s] Processing tracks to init pin-track alignment.
[04/09 22:13:15    323s] z: 2, totalTracks: 1
[04/09 22:13:15    323s] z: 4, totalTracks: 1
[04/09 22:13:15    323s] z: 6, totalTracks: 1
[04/09 22:13:15    323s] z: 8, totalTracks: 1
[04/09 22:13:15    323s] #spOpts: N=28 autoPA advPA hrOri=1 hrSnap=1 rpCkHalo=4 
[04/09 22:13:15    323s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2144.7M, EPOCH TIME: 1712725995.363311
[04/09 22:13:15    323s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:13:15    323s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:13:15    323s] 
[04/09 22:13:15    323s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 22:13:15    323s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.070, REAL:0.070, MEM:2144.7M, EPOCH TIME: 1712725995.433789
[04/09 22:13:15    323s] Begin checking placement ... (start mem=2144.7M, init mem=2144.7M)
[04/09 22:13:15    323s] Begin checking exclusive groups violation ...
[04/09 22:13:15    323s] There are 0 groups to check, max #box is 0, total #box is 0
[04/09 22:13:15    323s] Finished checking exclusive groups violations. Found 0 Vio.
[04/09 22:13:15    323s] 
[04/09 22:13:15    323s] Running CheckPlace using 1 thread in normal mode...
[04/09 22:13:15    323s] 
[04/09 22:13:15    323s] ...checkPlace normal is done!
[04/09 22:13:15    323s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2144.7M, EPOCH TIME: 1712725995.459457
[04/09 22:13:15    323s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:2144.7M, EPOCH TIME: 1712725995.459902
[04/09 22:13:15    323s] *info: Placed = 300            (Fixed = 10)
[04/09 22:13:15    323s] *info: Unplaced = 0           
[04/09 22:13:15    323s] Placement Density:0.28%(1292/460023)
[04/09 22:13:15    323s] Placement Density (including fixed std cells):0.28%(1292/460023)
[04/09 22:13:15    323s] All LLGs are deleted
[04/09 22:13:15    323s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2824).
[04/09 22:13:15    323s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:13:15    323s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2144.7M, EPOCH TIME: 1712725995.470107
[04/09 22:13:15    323s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.002, MEM:2144.7M, EPOCH TIME: 1712725995.471721
[04/09 22:13:15    323s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:13:15    323s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:13:15    323s] Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2144.7M)
[04/09 22:13:15    323s] OPERPROF: Finished checkPlace at level 1, CPU:0.120, REAL:0.123, MEM:2144.7M, EPOCH TIME: 1712725995.476135
[04/09 22:13:15    323s]  Initial DC engine is -> aae
[04/09 22:13:15    323s]  
[04/09 22:13:15    323s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[04/09 22:13:15    323s]  
[04/09 22:13:15    323s]  
[04/09 22:13:15    323s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[04/09 22:13:15    323s]  
[04/09 22:13:15    323s] Reset EOS DB
[04/09 22:13:15    323s] Ignoring AAE DB Resetting ...
[04/09 22:13:15    323s]  Set Options for AAE Based Opt flow 
[04/09 22:13:15    323s] *** optDesign -postRoute ***
[04/09 22:13:15    323s] DRC Margin: user margin 0.0; extra margin 0
[04/09 22:13:15    323s] Setup Target Slack: user slack 0
[04/09 22:13:15    323s] Hold Target Slack: user slack 0
[04/09 22:13:15    323s] Opt: RC extraction mode changed to 'detail'
[04/09 22:13:15    323s] All LLGs are deleted
[04/09 22:13:15    323s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:13:15    323s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:13:15    323s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2144.7M, EPOCH TIME: 1712725995.596979
[04/09 22:13:15    323s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.002, MEM:2144.7M, EPOCH TIME: 1712725995.598714
[04/09 22:13:15    323s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2144.7M, EPOCH TIME: 1712725995.599137
[04/09 22:13:15    323s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:13:15    323s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:13:15    323s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2144.7M, EPOCH TIME: 1712725995.599798
[04/09 22:13:15    323s] Max number of tech site patterns supported in site array is 256.
[04/09 22:13:15    323s] Core basic site is unit
[04/09 22:13:15    323s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2144.7M, EPOCH TIME: 1712725995.642214
[04/09 22:13:15    323s] After signature check, allow fast init is true, keep pre-filter is true.
[04/09 22:13:15    323s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[04/09 22:13:15    323s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.007, MEM:2144.7M, EPOCH TIME: 1712725995.649466
[04/09 22:13:15    323s] Fast DP-INIT is on for default
[04/09 22:13:15    323s] Atter site array init, number of instance map data is 0.
[04/09 22:13:15    323s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.130, REAL:0.132, MEM:2144.7M, EPOCH TIME: 1712725995.731819
[04/09 22:13:15    323s] 
[04/09 22:13:15    323s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 22:13:15    323s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.160, REAL:0.155, MEM:2144.7M, EPOCH TIME: 1712725995.753750
[04/09 22:13:15    323s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2175).
[04/09 22:13:15    323s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:13:15    323s] 
[04/09 22:13:15    323s] TimeStamp Deleting Cell Server Begin ...
[04/09 22:13:15    323s] Deleting Lib Analyzer.
[04/09 22:13:15    323s] 
[04/09 22:13:15    323s] TimeStamp Deleting Cell Server End ...
[04/09 22:13:15    323s] Multi-VT timing optimization disabled based on library information.
[04/09 22:13:15    323s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[04/09 22:13:15    323s] 
[04/09 22:13:15    323s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/09 22:13:15    323s] Summary for sequential cells identification: 
[04/09 22:13:15    323s]   Identified SBFF number: 92
[04/09 22:13:15    323s]   Identified MBFF number: 0
[04/09 22:13:15    323s]   Identified SB Latch number: 0
[04/09 22:13:15    323s]   Identified MB Latch number: 0
[04/09 22:13:15    323s]   Not identified SBFF number: 120
[04/09 22:13:15    323s]   Not identified MBFF number: 0
[04/09 22:13:15    323s]   Not identified SB Latch number: 0
[04/09 22:13:15    323s]   Not identified MB Latch number: 0
[04/09 22:13:15    323s]   Number of sequential cells which are not FFs: 52
[04/09 22:13:15    323s]  Visiting view : func_max_scenario
[04/09 22:13:15    323s]    : PowerDomain = none : Weighted F : unweighted  = 13.30 (1.000) with rcCorner = 0
[04/09 22:13:15    323s]    : PowerDomain = none : Weighted F : unweighted  = 13.00 (1.000) with rcCorner = -1
[04/09 22:13:15    323s]  Visiting view : func_min_scenario
[04/09 22:13:15    323s]    : PowerDomain = none : Weighted F : unweighted  = 6.80 (1.000) with rcCorner = 1
[04/09 22:13:15    323s]    : PowerDomain = none : Weighted F : unweighted  = 6.70 (1.000) with rcCorner = -1
[04/09 22:13:15    323s] TLC MultiMap info (StdDelay):
[04/09 22:13:15    323s]   : min_corner + libs_min + 0 + no RcCorner := 6.7ps
[04/09 22:13:15    323s]   : min_corner + libs_min + 0 + cmin := 6.8ps
[04/09 22:13:15    323s]   : max_corner + libs_max + 0 + no RcCorner := 13ps
[04/09 22:13:15    323s]   : max_corner + libs_max + 0 + cmax := 13.3ps
[04/09 22:13:15    323s]  Setting StdDelay to: 13.3ps
[04/09 22:13:15    323s] 
[04/09 22:13:15    323s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/09 22:13:15    323s] 
[04/09 22:13:15    323s] TimeStamp Deleting Cell Server Begin ...
[04/09 22:13:15    323s] 
[04/09 22:13:15    323s] TimeStamp Deleting Cell Server End ...
[04/09 22:13:15    323s] *** InitOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:02.4/0:00:02.4 (1.0), totSession cpu/real = 0:05:23.9/0:06:53.7 (0.8), mem = 2144.7M
[04/09 22:13:15    323s] 
[04/09 22:13:15    323s] =============================================================================================
[04/09 22:13:15    323s]  Step TAT Report : InitOpt #1 / optDesign #2                                    21.14-s109_1
[04/09 22:13:15    323s] =============================================================================================
[04/09 22:13:15    323s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/09 22:13:15    323s] ---------------------------------------------------------------------------------------------
[04/09 22:13:15    323s] [ CellServerInit         ]      2   0:00:00.0  (   2.0 % )     0:00:00.0 /  0:00:00.0    1.0
[04/09 22:13:15    323s] [ LibAnalyzerInit        ]      1   0:00:01.1  (  46.6 % )     0:00:01.1 /  0:00:01.1    1.0
[04/09 22:13:15    323s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 22:13:15    323s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 22:13:15    323s] [ CheckPlace             ]      1   0:00:00.1  (   5.2 % )     0:00:00.1 /  0:00:00.1    1.0
[04/09 22:13:15    323s] [ MISC                   ]          0:00:01.1  (  46.2 % )     0:00:01.1 /  0:00:01.1    1.0
[04/09 22:13:15    323s] ---------------------------------------------------------------------------------------------
[04/09 22:13:15    323s]  InitOpt #1 TOTAL                   0:00:02.4  ( 100.0 % )     0:00:02.4 /  0:00:02.4    1.0
[04/09 22:13:15    323s] ---------------------------------------------------------------------------------------------
[04/09 22:13:15    323s] 
[04/09 22:13:15    323s] ** INFO : this run is activating 'postRoute' automaton
[04/09 22:13:15    323s] **INFO: flowCheckPoint #1 InitialSummary
[04/09 22:13:15    323s] **WARN: (IMPEXT-6191):	Using a captable file is not recommended for process nodes less than or equal to 32 nm due to parasitic accuracy concerns. The Quantus QRC technology file should be specified for all RC corners using the command create_rc_corner or update_rc_corner, which will then be used for preRoute and postRoute(effort level medium or high or signoff) extraction engines.
[04/09 22:13:15    323s] Type 'man IMPEXT-6191' for more detail.
[04/09 22:13:15    323s] Extraction called for design 'fifo1_sram' of instances=325 and nets=558 using extraction engine 'postRoute' at effort level 'low' .
[04/09 22:13:15    323s] PostRoute (effortLevel low) RC Extraction called for design fifo1_sram.
[04/09 22:13:15    323s] RC Extraction called in multi-corner(2) mode.
[04/09 22:13:15    323s] Process corner(s) are loaded.
[04/09 22:13:15    323s]  Corner: cmax
[04/09 22:13:15    323s]  Corner: cmin
[04/09 22:13:15    323s] extractDetailRC Option : -outfile /tmp/innovus_temp_20364_auto.ece.pdx.edu_routh_AVzDJc/fifo1_sram_20364_lG8PQP.rcdb.d  -extended
[04/09 22:13:15    323s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[04/09 22:13:15    323s]       RC Corner Indexes            0       1   
[04/09 22:13:15    323s] Capacitance Scaling Factor   : 1.00000 1.00000 
[04/09 22:13:15    323s] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[04/09 22:13:15    323s] Resistance Scaling Factor    : 1.00000 1.00000 
[04/09 22:13:15    323s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[04/09 22:13:15    323s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[04/09 22:13:15    323s] Shrink Factor                : 1.00000
[04/09 22:13:15    323s] 
[04/09 22:13:15    323s] Trim Metal Layers:
[04/09 22:13:15    323s] LayerId::1 widthSet size::4
[04/09 22:13:15    323s] LayerId::2 widthSet size::4
[04/09 22:13:15    323s] LayerId::3 widthSet size::5
[04/09 22:13:15    323s] LayerId::4 widthSet size::5
[04/09 22:13:15    323s] LayerId::5 widthSet size::5
[04/09 22:13:15    323s] LayerId::6 widthSet size::5
[04/09 22:13:15    323s] LayerId::7 widthSet size::5
[04/09 22:13:15    323s] LayerId::8 widthSet size::5
[04/09 22:13:15    323s] LayerId::9 widthSet size::4
[04/09 22:13:15    323s] LayerId::10 widthSet size::2
[04/09 22:13:15    323s] eee: pegSigSF::1.070000
[04/09 22:13:15    323s] Initializing multi-corner capacitance tables ... 
[04/09 22:13:16    324s] Initializing multi-corner resistance tables ...
[04/09 22:13:16    324s] eee: l::1 avDens::0.096012 usedTrk::10818.824824 availTrk::112682.147875 sigTrk::10818.824824
[04/09 22:13:16    324s] eee: l::2 avDens::0.045220 usedTrk::749.425598 availTrk::16572.705595 sigTrk::749.425598
[04/09 22:13:16    324s] eee: l::3 avDens::0.054484 usedTrk::424.417764 availTrk::7789.787359 sigTrk::424.417764
[04/09 22:13:16    324s] eee: l::4 avDens::0.032479 usedTrk::1865.068120 availTrk::57423.917873 sigTrk::1865.068120
[04/09 22:13:16    324s] eee: l::5 avDens::0.069688 usedTrk::2008.364832 availTrk::28819.541716 sigTrk::2008.364832
[04/09 22:13:16    324s] eee: l::6 avDens::0.069086 usedTrk::2526.823742 availTrk::36575.000000 sigTrk::2526.823742
[04/09 22:13:16    324s] eee: l::7 avDens::0.093150 usedTrk::1644.555861 availTrk::17655.000000 sigTrk::1644.555861
[04/09 22:13:16    324s] eee: l::8 avDens::0.063686 usedTrk::694.412919 availTrk::10903.750000 sigTrk::694.412919
[04/09 22:13:16    324s] eee: l::9 avDens::0.027065 usedTrk::6.698565 availTrk::247.500000 sigTrk::6.698565
[04/09 22:13:16    324s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/09 22:13:16    324s] eee: LAM: n=32 LLS=2-3 HLS=3-5 rDens=0.306122 uaWl=1.000000 uaWlH=0.321968 aWlH=0.000000 lMod=0 pMax=0.867100 pMod=80 wcR=0.472500 newSi=0.001600 wHLS=1.181250 siPrev=0 viaL=0.000000
[04/09 22:13:16    324s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2138.7M)
[04/09 22:13:16    324s] Creating parasitic data file '/tmp/innovus_temp_20364_auto.ece.pdx.edu_routh_AVzDJc/fifo1_sram_20364_lG8PQP.rcdb.d' for storing RC.
[04/09 22:13:18    325s] Extracted 10.0543% (CPU Time= 0:00:01.6  MEM= 2576.5M)
[04/09 22:13:18    325s] Extracted 20.0483% (CPU Time= 0:00:01.7  MEM= 2576.5M)
[04/09 22:13:18    325s] Extracted 30.0423% (CPU Time= 0:00:01.7  MEM= 2576.5M)
[04/09 22:13:18    325s] Extracted 40.0362% (CPU Time= 0:00:01.8  MEM= 2576.5M)
[04/09 22:13:18    325s] Extracted 50.0604% (CPU Time= 0:00:01.8  MEM= 2576.5M)
[04/09 22:13:18    325s] Extracted 60.0543% (CPU Time= 0:00:01.8  MEM= 2576.5M)
[04/09 22:13:18    325s] Extracted 70.0483% (CPU Time= 0:00:01.8  MEM= 2576.5M)
[04/09 22:13:18    325s] Extracted 80.0423% (CPU Time= 0:00:01.9  MEM= 2576.5M)
[04/09 22:13:18    325s] Extracted 90.0362% (CPU Time= 0:00:02.0  MEM= 2576.5M)
[04/09 22:13:19    326s] Extracted 100% (CPU Time= 0:00:02.5  MEM= 2576.5M)
[04/09 22:13:20    326s] Number of Extracted Resistors     : 5993
[04/09 22:13:20    326s] Number of Extracted Ground Cap.   : 6059
[04/09 22:13:20    326s] Number of Extracted Coupling Cap. : 14462
[04/09 22:13:20    326s] Opening parasitic data file '/tmp/innovus_temp_20364_auto.ece.pdx.edu_routh_AVzDJc/fifo1_sram_20364_lG8PQP.rcdb.d' for reading (mem: 2552.500M)
[04/09 22:13:20    326s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[04/09 22:13:20    326s]  Corner: cmax
[04/09 22:13:20    326s]  Corner: cmin
[04/09 22:13:20    326s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2552.5M)
[04/09 22:13:20    326s] Creating parasitic data file '/tmp/innovus_temp_20364_auto.ece.pdx.edu_routh_AVzDJc/fifo1_sram_20364_lG8PQP.rcdb_Filter.rcdb.d' for storing RC.
[04/09 22:13:20    326s] Closing parasitic data file '/tmp/innovus_temp_20364_auto.ece.pdx.edu_routh_AVzDJc/fifo1_sram_20364_lG8PQP.rcdb.d': 346 access done (mem: 2552.500M)
[04/09 22:13:20    327s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2552.500M)
[04/09 22:13:20    327s] Opening parasitic data file '/tmp/innovus_temp_20364_auto.ece.pdx.edu_routh_AVzDJc/fifo1_sram_20364_lG8PQP.rcdb.d' for reading (mem: 2552.500M)
[04/09 22:13:20    327s] processing rcdb (/tmp/innovus_temp_20364_auto.ece.pdx.edu_routh_AVzDJc/fifo1_sram_20364_lG8PQP.rcdb.d) for hinst (top) of cell (fifo1_sram);
[04/09 22:13:21    327s] Closing parasitic data file '/tmp/innovus_temp_20364_auto.ece.pdx.edu_routh_AVzDJc/fifo1_sram_20364_lG8PQP.rcdb.d': 0 access done (mem: 2552.500M)
[04/09 22:13:21    327s] Lumped Parasitic Loading Completed (total cpu=0:00:00.8, real=0:00:01.0, current mem=2552.500M)
[04/09 22:13:21    327s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:03.9  Real Time: 0:00:06.0  MEM: 2552.500M)
[04/09 22:13:21    327s] Opening parasitic data file '/tmp/innovus_temp_20364_auto.ece.pdx.edu_routh_AVzDJc/fifo1_sram_20364_lG8PQP.rcdb.d' for reading (mem: 2552.500M)
[04/09 22:13:21    327s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2552.5M)
[04/09 22:13:21    327s] 
[04/09 22:13:21    327s] Trim Metal Layers:
[04/09 22:13:21    327s] LayerId::1 widthSet size::4
[04/09 22:13:21    327s] LayerId::2 widthSet size::4
[04/09 22:13:21    327s] LayerId::3 widthSet size::5
[04/09 22:13:21    327s] LayerId::4 widthSet size::5
[04/09 22:13:21    327s] LayerId::5 widthSet size::5
[04/09 22:13:21    327s] LayerId::6 widthSet size::5
[04/09 22:13:21    327s] LayerId::7 widthSet size::5
[04/09 22:13:21    327s] LayerId::8 widthSet size::5
[04/09 22:13:21    327s] LayerId::9 widthSet size::4
[04/09 22:13:21    327s] LayerId::10 widthSet size::2
[04/09 22:13:21    327s] eee: pegSigSF::1.070000
[04/09 22:13:21    327s] Initializing multi-corner capacitance tables ... 
[04/09 22:13:22    328s] Initializing multi-corner resistance tables ...
[04/09 22:13:22    328s] eee: l::1 avDens::0.096012 usedTrk::10818.824824 availTrk::112682.147875 sigTrk::10818.824824
[04/09 22:13:22    328s] eee: l::2 avDens::0.045220 usedTrk::749.425598 availTrk::16572.705595 sigTrk::749.425598
[04/09 22:13:22    328s] eee: l::3 avDens::0.054484 usedTrk::424.417764 availTrk::7789.787359 sigTrk::424.417764
[04/09 22:13:22    328s] eee: l::4 avDens::0.032479 usedTrk::1865.068120 availTrk::57423.917873 sigTrk::1865.068120
[04/09 22:13:22    328s] eee: l::5 avDens::0.069688 usedTrk::2008.364832 availTrk::28819.541716 sigTrk::2008.364832
[04/09 22:13:22    328s] eee: l::6 avDens::0.069086 usedTrk::2526.823742 availTrk::36575.000000 sigTrk::2526.823742
[04/09 22:13:22    328s] eee: l::7 avDens::0.093150 usedTrk::1644.555861 availTrk::17655.000000 sigTrk::1644.555861
[04/09 22:13:22    328s] eee: l::8 avDens::0.063686 usedTrk::694.412919 availTrk::10903.750000 sigTrk::694.412919
[04/09 22:13:22    328s] eee: l::9 avDens::0.027065 usedTrk::6.698565 availTrk::247.500000 sigTrk::6.698565
[04/09 22:13:22    328s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/09 22:13:22    328s] eee: LAM: n=32 LLS=2-3 HLS=3-5 rDens=0.306122 uaWl=1.000000 uaWlH=0.321968 aWlH=0.000000 lMod=0 pMax=0.867100 pMod=80 wcR=0.472500 newSi=0.001600 wHLS=1.181250 siPrev=0 viaL=0.000000
[04/09 22:13:22    328s] AAE DB initialization (MEM=2562.04 CPU=0:00:00.0 REAL=0:00:00.0) 
[04/09 22:13:22    329s] Starting delay calculation for Setup views
[04/09 22:13:23    329s] AAE_INFO: opIsDesignInPostRouteState() is 1
[04/09 22:13:23    329s] AAE_INFO: deleting AAE DB due to opIsDesignInPostRouteState() is changed ...
[04/09 22:13:23    329s] AAE DB initialization (MEM=2552.04 CPU=0:00:00.0 REAL=0:00:00.0) 
[04/09 22:13:23    329s] AAE_INFO: resetNetProps viewIdx 0 
[04/09 22:13:23    329s] Starting SI iteration 1 using Infinite Timing Windows
[04/09 22:13:23    329s] #################################################################################
[04/09 22:13:23    329s] # Design Stage: PostRoute
[04/09 22:13:23    329s] # Design Name: fifo1_sram
[04/09 22:13:23    329s] # Design Mode: 28nm
[04/09 22:13:23    329s] # Analysis Mode: MMMC OCV 
[04/09 22:13:23    329s] # Parasitics Mode: SPEF/RCDB 
[04/09 22:13:23    329s] # Signoff Settings: SI On 
[04/09 22:13:23    329s] #################################################################################
[04/09 22:13:23    329s] AAE_INFO: 1 threads acquired from CTE.
[04/09 22:13:23    329s] Setting infinite Tws ...
[04/09 22:13:23    329s] First Iteration Infinite Tw... 
[04/09 22:13:23    329s] Calculate early delays in OCV mode...
[04/09 22:13:23    329s] Calculate late delays in OCV mode...
[04/09 22:13:23    329s] Topological Sorting (REAL = 0:00:00.0, MEM = 2552.0M, InitMEM = 2552.0M)
[04/09 22:13:23    329s] Start delay calculation (fullDC) (1 T). (MEM=2552.04)
[04/09 22:13:23    329s] Start AAE Lib Loading. (MEM=2563.65)
[04/09 22:13:23    329s] End AAE Lib Loading. (MEM=2592.27 CPU=0:00:00.2 Real=0:00:00.0)
[04/09 22:13:23    329s] End AAE Lib Interpolated Model. (MEM=2592.27 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/09 22:13:23    329s] **WARN: (IMPESI-3095):	Net: 'n_32' has no receivers. SI analysis is not performed.
[04/09 22:13:24    329s] **WARN: (IMPESI-3095):	Net: 'n_25' has no receivers. SI analysis is not performed.
[04/09 22:13:24    329s] **WARN: (IMPESI-3095):	Net: 'n_26' has no receivers. SI analysis is not performed.
[04/09 22:13:24    329s] **WARN: (IMPESI-3095):	Net: 'n_29' has no receivers. SI analysis is not performed.
[04/09 22:13:24    329s] **WARN: (IMPESI-3095):	Net: 'n_31' has no receivers. SI analysis is not performed.
[04/09 22:13:24    330s] **WARN: (IMPESI-3095):	Net: 'n_27' has no receivers. SI analysis is not performed.
[04/09 22:13:24    330s] **WARN: (IMPESI-3095):	Net: 'n_28' has no receivers. SI analysis is not performed.
[04/09 22:13:24    330s] **WARN: (IMPESI-3095):	Net: 'n_30' has no receivers. SI analysis is not performed.
[04/09 22:13:24    330s] **WARN: (IMPESI-3095):	Net: 'n_23' has no receivers. SI analysis is not performed.
[04/09 22:13:24    330s] **WARN: (IMPESI-3095):	Net: 'n_24' has no receivers. SI analysis is not performed.
[04/09 22:13:24    330s] Total number of fetched objects 544
[04/09 22:13:24    330s] AAE_INFO-618: Total number of nets in the design is 558,  97.5 percent of the nets selected for SI analysis
[04/09 22:13:24    330s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[04/09 22:13:24    330s] End delay calculation. (MEM=2577.79 CPU=0:00:00.5 REAL=0:00:01.0)
[04/09 22:13:25    330s] End delay calculation (fullDC). (MEM=2531.63 CPU=0:00:01.2 REAL=0:00:02.0)
[04/09 22:13:25    330s] *** CDM Built up (cpu=0:00:01.3  real=0:00:02.0  mem= 2531.6M) ***
[04/09 22:13:25    330s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2539.6M)
[04/09 22:13:25    330s] Add other clocks and setupCteToAAEClockMapping during iter 1
[04/09 22:13:25    330s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 2539.6M)
[04/09 22:13:25    330s] 
[04/09 22:13:25    330s] Executing IPO callback for view pruning ..
[04/09 22:13:25    330s] Starting SI iteration 2
[04/09 22:13:25    331s] Calculate early delays in OCV mode...
[04/09 22:13:25    331s] Calculate late delays in OCV mode...
[04/09 22:13:25    331s] Start delay calculation (fullDC) (1 T). (MEM=2178.75)
[04/09 22:13:25    331s] End AAE Lib Interpolated Model. (MEM=2178.75 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/09 22:13:25    331s] Glitch Analysis: View func_max_scenario -- Total Number of Nets Skipped = 0. 
[04/09 22:13:25    331s] Glitch Analysis: View func_max_scenario -- Total Number of Nets Analyzed = 544. 
[04/09 22:13:25    331s] Total number of fetched objects 544
[04/09 22:13:25    331s] AAE_INFO-618: Total number of nets in the design is 558,  0.5 percent of the nets selected for SI analysis
[04/09 22:13:25    331s] End delay calculation. (MEM=2216.91 CPU=0:00:00.1 REAL=0:00:00.0)
[04/09 22:13:25    331s] End delay calculation (fullDC). (MEM=2216.91 CPU=0:00:00.1 REAL=0:00:00.0)
[04/09 22:13:25    331s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2216.9M) ***
[04/09 22:13:26    331s] *** Done Building Timing Graph (cpu=0:00:02.7 real=0:00:04.0 totSessionCpu=0:05:32 mem=2216.9M)
[04/09 22:13:26    331s] End AAE Lib Interpolated Model. (MEM=2216.91 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/09 22:13:26    331s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2216.9M, EPOCH TIME: 1712726006.397886
[04/09 22:13:26    331s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:13:26    331s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:13:26    331s] 
[04/09 22:13:26    331s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 22:13:26    331s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.170, REAL:0.167, MEM:2216.9M, EPOCH TIME: 1712726006.565264
[04/09 22:13:26    331s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2175).
[04/09 22:13:26    331s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:13:26    332s] 
------------------------------------------------------------------
     Initial SI Timing Summary
------------------------------------------------------------------

Setup views included:
 func_max_scenario 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | INPUTS  | OUTPUTS |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.282  |  0.282  |  0.538  |   N/A   |   N/A   |  0.000  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |    0    |   N/A   |   N/A   |
|          All Paths:|   362   |   258   |   148   |   N/A   |   N/A   |    0    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.001   |      9 (65)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2232.2M, EPOCH TIME: 1712726006.841914
[04/09 22:13:26    332s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:13:26    332s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:13:27    332s] 
[04/09 22:13:27    332s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 22:13:27    332s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.230, REAL:0.231, MEM:2232.2M, EPOCH TIME: 1712726007.073241
[04/09 22:13:27    332s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2175).
[04/09 22:13:27    332s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:13:27    332s] Density: 0.281%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:11, real = 0:00:14, mem = 1772.7M, totSessionCpu=0:05:32 **
[04/09 22:13:27    332s] OPTC: m1 20.0 20.0
[04/09 22:13:27    332s] Setting latch borrow mode to budget during optimization.
[04/09 22:13:27    332s] Info: Done creating the CCOpt slew target map.
[04/09 22:13:27    332s] **INFO: flowCheckPoint #2 OptimizationPass1
[04/09 22:13:27    332s] Glitch fixing enabled
[04/09 22:13:27    332s] *** ClockDrv #1 [begin] (optDesign #2) : totSession cpu/real = 0:05:32.8/0:07:05.3 (0.8), mem = 2194.2M
[04/09 22:13:27    332s] Running CCOpt-PRO on entire clock network
[04/09 22:13:27    332s] Net route status summary:
[04/09 22:13:27    332s]   Clock:         8 (unrouted=3, trialRouted=0, noStatus=0, routed=5, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[04/09 22:13:27    332s]   Non-clock:   550 (unrouted=224, trialRouted=0, noStatus=0, routed=326, fixed=0, [crossesIlmBoundary=0, tooFewTerms=212, (crossesIlmBoundary AND tooFewTerms=0)])
[04/09 22:13:27    332s] **WARN: (IMPCCOPT-2199):	Aborting ccopt_pro: Not enough clocktree routes routed (5 routed out of 8 total).
[04/09 22:13:27    332s] **ERROR: ccopt_pro failed, refer to earlier error messages.
[04/09 22:13:27    332s] ERROR: '' while running ccopt_pro
[04/09 22:13:27    332s] *** ClockDrv #1 [finish] (optDesign #2) : cpu/real = 0:00:00.0/0:00:00.0 (1.8), totSession cpu/real = 0:05:32.8/0:07:05.3 (0.8), mem = 2194.2M
[04/09 22:13:27    332s] 
[04/09 22:13:27    332s] =============================================================================================
[04/09 22:13:27    332s]  Step TAT Report : ClockDrv #1 / optDesign #2                                   21.14-s109_1
[04/09 22:13:27    332s] =============================================================================================
[04/09 22:13:27    332s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/09 22:13:27    332s] ---------------------------------------------------------------------------------------------
[04/09 22:13:27    332s] [ OptimizationStep       ]      1   0:00:00.0  (  60.6 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 22:13:27    332s] [ MISC                   ]          0:00:00.0  (  39.4 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 22:13:27    332s] ---------------------------------------------------------------------------------------------
[04/09 22:13:27    332s]  ClockDrv #1 TOTAL                  0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    1.7
[04/09 22:13:27    332s] ---------------------------------------------------------------------------------------------
[04/09 22:13:27    332s] 
[04/09 22:13:27    332s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[04/09 22:13:27    332s] **INFO: Start fixing DRV (Mem = 2194.17M) ...
[04/09 22:13:27    332s] Begin: GigaOpt DRV Optimization
[04/09 22:13:27    332s] Glitch fixing enabled
[04/09 22:13:27    332s] GigaOpt Checkpoint: Internal optDRV -postRoute -max_tran -max_cap -maintainWNS -setupTNSCostFactor 0.3 -maxLocalDensity 0.96 -numThreads 1  -glitch
[04/09 22:13:27    332s] *** DrvOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:05:33.0/0:07:05.4 (0.8), mem = 2194.2M
[04/09 22:13:27    332s] Info: 15 io nets excluded
[04/09 22:13:27    332s] Info: 8 clock nets excluded from IPO operation.
[04/09 22:13:27    332s] End AAE Lib Interpolated Model. (MEM=2194.17 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/09 22:13:27    332s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.20364.18
[04/09 22:13:27    332s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/09 22:13:27    332s] ### Creating PhyDesignMc. totSessionCpu=0:05:33 mem=2194.2M
[04/09 22:13:27    332s] OPERPROF: Starting DPlace-Init at level 1, MEM:2194.2M, EPOCH TIME: 1712726007.700051
[04/09 22:13:27    332s] Processing tracks to init pin-track alignment.
[04/09 22:13:27    332s] z: 2, totalTracks: 1
[04/09 22:13:27    332s] z: 4, totalTracks: 1
[04/09 22:13:27    332s] z: 6, totalTracks: 1
[04/09 22:13:27    332s] z: 8, totalTracks: 1
[04/09 22:13:27    332s] #spOpts: N=28 autoPA advPA mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/09 22:13:27    332s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2194.2M, EPOCH TIME: 1712726007.712173
[04/09 22:13:27    332s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:13:27    332s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:13:27    333s] 
[04/09 22:13:27    333s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 22:13:27    333s] 
[04/09 22:13:27    333s]  Skipping Bad Lib Cell Checking (CMU) !
[04/09 22:13:27    333s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.120, REAL:0.121, MEM:2194.2M, EPOCH TIME: 1712726007.833557
[04/09 22:13:27    333s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2194.2M, EPOCH TIME: 1712726007.833820
[04/09 22:13:27    333s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2194.2M, EPOCH TIME: 1712726007.834024
[04/09 22:13:27    333s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2194.2MB).
[04/09 22:13:27    333s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.130, REAL:0.134, MEM:2194.2M, EPOCH TIME: 1712726007.834432
[04/09 22:13:27    333s] TotalInstCnt at PhyDesignMc Initialization: 292
[04/09 22:13:27    333s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:33 mem=2194.2M
[04/09 22:13:27    333s] #optDebug: Start CG creation (mem=2194.2M)
[04/09 22:13:27    333s]  ...initializing CG  maxDriveDist -0.001000 stdCellHgt 1.672000 defLenToSkip 11.704000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 11.704000 
[04/09 22:13:28    333s] (cpu=0:00:00.4, mem=2380.1M)
[04/09 22:13:28    333s]  ...processing cgPrt (cpu=0:00:00.4, mem=2380.1M)
[04/09 22:13:28    333s]  ...processing cgEgp (cpu=0:00:00.4, mem=2380.1M)
[04/09 22:13:28    333s]  ...processing cgPbk (cpu=0:00:00.4, mem=2380.1M)
[04/09 22:13:28    333s]  ...processing cgNrb(cpu=0:00:00.4, mem=2380.1M)
[04/09 22:13:28    333s]  ...processing cgObs (cpu=0:00:00.4, mem=2380.1M)
[04/09 22:13:28    333s]  ...processing cgCon (cpu=0:00:00.4, mem=2380.1M)
[04/09 22:13:28    333s]  ...processing cgPdm (cpu=0:00:00.4, mem=2380.1M)
[04/09 22:13:28    333s] #optDebug: Finish CG creation (cpu=0:00:00.4, mem=2380.1M)
[04/09 22:13:28    333s] ### Creating RouteCongInterface, started
[04/09 22:13:28    333s] {MMLU 0 8 544}
[04/09 22:13:28    333s] ### Creating LA Mngr. totSessionCpu=0:05:34 mem=2380.1M
[04/09 22:13:28    333s] ### Creating LA Mngr, finished. totSessionCpu=0:05:34 mem=2380.1M
[04/09 22:13:28    333s] ### Creating RouteCongInterface, finished
[04/09 22:13:28    333s] 
[04/09 22:13:28    333s] Creating Lib Analyzer ...
[04/09 22:13:28    333s] 
[04/09 22:13:28    333s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/09 22:13:28    333s] Summary for sequential cells identification: 
[04/09 22:13:28    333s]   Identified SBFF number: 92
[04/09 22:13:28    333s]   Identified MBFF number: 0
[04/09 22:13:28    333s]   Identified SB Latch number: 0
[04/09 22:13:28    333s]   Identified MB Latch number: 0
[04/09 22:13:28    333s]   Not identified SBFF number: 120
[04/09 22:13:28    333s]   Not identified MBFF number: 0
[04/09 22:13:28    333s]   Not identified SB Latch number: 0
[04/09 22:13:28    333s]   Not identified MB Latch number: 0
[04/09 22:13:28    333s]   Number of sequential cells which are not FFs: 52
[04/09 22:13:28    333s]  Visiting view : func_max_scenario
[04/09 22:13:28    333s]    : PowerDomain = none : Weighted F : unweighted  = 13.30 (1.000) with rcCorner = 0
[04/09 22:13:28    333s]    : PowerDomain = none : Weighted F : unweighted  = 13.00 (1.000) with rcCorner = -1
[04/09 22:13:28    333s]  Visiting view : func_min_scenario
[04/09 22:13:28    333s]    : PowerDomain = none : Weighted F : unweighted  = 6.80 (1.000) with rcCorner = 1
[04/09 22:13:28    333s]    : PowerDomain = none : Weighted F : unweighted  = 6.70 (1.000) with rcCorner = -1
[04/09 22:13:28    333s] TLC MultiMap info (StdDelay):
[04/09 22:13:28    333s]   : min_corner + libs_min + 0 + no RcCorner := 6.7ps
[04/09 22:13:28    333s]   : min_corner + libs_min + 0 + cmin := 6.8ps
[04/09 22:13:28    333s]   : max_corner + libs_max + 0 + no RcCorner := 13ps
[04/09 22:13:28    333s]   : max_corner + libs_max + 0 + cmax := 13.3ps
[04/09 22:13:28    333s]  Setting StdDelay to: 13.3ps
[04/09 22:13:28    333s] 
[04/09 22:13:28    333s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/09 22:13:28    333s] Total number of usable buffers from Lib Analyzer: 9 ( NBUFFX2_HVT NBUFFX2_RVT NBUFFX4_HVT NBUFFX4_RVT NBUFFX8_HVT NBUFFX8_RVT NBUFFX16_HVT NBUFFX16_RVT NBUFFX32_RVT)
[04/09 22:13:28    333s] Total number of usable inverters from Lib Analyzer: 16 ( INVX1_HVT INVX0_HVT INVX1_RVT INVX0_RVT INVX2_HVT INVX2_RVT INVX4_HVT INVX4_RVT IBUFFX2_RVT INVX8_RVT IBUFFX4_RVT IBUFFX8_RVT INVX16_RVT IBUFFX16_RVT INVX32_RVT IBUFFX32_RVT)
[04/09 22:13:28    333s] Total number of usable delay cells from Lib Analyzer: 0 ()
[04/09 22:13:28    333s] 
[04/09 22:13:28    333s] {RT cmax 0 10 10 {9 0} 1}
[04/09 22:13:29    334s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:35 mem=2396.1M
[04/09 22:13:29    334s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:35 mem=2396.1M
[04/09 22:13:29    334s] Creating Lib Analyzer, finished. 
[04/09 22:13:29    335s] DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 0.00%
[04/09 22:13:29    335s] [GPS-DRV] Optimizer parameters ============================= 
[04/09 22:13:29    335s] [GPS-DRV] maxDensity (design): 0.95
[04/09 22:13:29    335s] [GPS-DRV] maxLocalDensity: 0.96
[04/09 22:13:29    335s] [GPS-DRV] MaintainWNS: 1
[04/09 22:13:29    335s] [GPS-DRV] All active and enabled setup views
[04/09 22:13:29    335s] [GPS-DRV]     func_max_scenario
[04/09 22:13:29    335s] [GPS-DRV] MarginForMaxTran: 0 (in which tool's ExtraDrcMargin: 0.2)
[04/09 22:13:29    335s] [GPS-DRV] MarginForMaxCap : 0 (in which tool's ExtraDrcMargin: 0.2)
[04/09 22:13:29    335s] [GPS-DRV] 2DC {3 0 0 0 0 0}
[04/09 22:13:29    335s] [GPS-DRV] timing-driven DRV settings
[04/09 22:13:29    335s] [GPS-DRV] TDSs { 0 0 0 0 0 0}
[04/09 22:13:29    335s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2415.2M, EPOCH TIME: 1712726009.894888
[04/09 22:13:29    335s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2415.2M, EPOCH TIME: 1712726009.895248
[04/09 22:13:29    335s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/09 22:13:29    335s] |        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
[04/09 22:13:29    335s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/09 22:13:29    335s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[04/09 22:13:29    335s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/09 22:13:29    335s] Info: violation cost 73.377647 (cap = 73.377647, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/09 22:13:29    335s] |     0|     0|     0.00|     9|    65|    -0.04|     0|     0|     0|     0|     0|     0|     0.28|     0.00|       0|       0|       0|  0.28%|          |         |
[04/09 22:13:30    335s] Info: violation cost 73.333969 (cap = 73.333969, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/09 22:13:30    335s] |     0|     0|     0.00|     8|    64|    -0.04|     0|     0|     0|     0|     0|     0|     0.29|     0.00|       0|       0|       1|  0.28%| 0:00:01.0|  2423.2M|
[04/09 22:13:30    335s] Info: violation cost 70.587288 (cap = 70.587288, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/09 22:13:30    335s] |     0|     0|     0.00|     8|    64|    -0.04|     0|     0|     0|     0|     0|     0|     0.29|     0.00|       0|       0|       0|  0.28%| 0:00:00.0|  2423.2M|
[04/09 22:13:30    335s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/09 22:13:30    335s] 
[04/09 22:13:30    335s] ###############################################################################
[04/09 22:13:30    335s] #
[04/09 22:13:30    335s] #  Large fanout net report:  
[04/09 22:13:30    335s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[04/09 22:13:30    335s] #     - current density: 0.28
[04/09 22:13:30    335s] #
[04/09 22:13:30    335s] #  List of high fanout nets:
[04/09 22:13:30    335s] #
[04/09 22:13:30    335s] ###############################################################################
[04/09 22:13:30    335s] Bottom Preferred Layer:
[04/09 22:13:30    335s] +-----------+------------+----------+
[04/09 22:13:30    335s] |   Layer   |    CLK     |   Rule   |
[04/09 22:13:30    335s] +-----------+------------+----------+
[04/09 22:13:30    335s] | M3 (z=3)  |          3 | default  |
[04/09 22:13:30    335s] +-----------+------------+----------+
[04/09 22:13:30    335s] | M5 (z=5)  |          5 | CTS_RULE |
[04/09 22:13:30    335s] +-----------+------------+----------+
[04/09 22:13:30    335s] Via Pillar Rule:
[04/09 22:13:30    335s]     None
[04/09 22:13:30    335s] 
[04/09 22:13:30    335s] 
[04/09 22:13:30    335s] =======================================================================
[04/09 22:13:30    335s]                 Reasons for remaining drv violations
[04/09 22:13:30    335s] =======================================================================
[04/09 22:13:30    335s] *info: Total 8 net(s) have violations which can't be fixed by DRV optimization.
[04/09 22:13:30    335s] 
[04/09 22:13:30    335s] MultiBuffering failure reasons
[04/09 22:13:30    335s] ------------------------------------------------
[04/09 22:13:30    335s] *info:     8 net(s): Could not be fixed because it is multi driver net.
[04/09 22:13:30    335s] 
[04/09 22:13:30    335s] 
[04/09 22:13:30    335s] *** Finish DRV Fixing (cpu=0:00:00.3 real=0:00:01.0 mem=2423.2M) ***
[04/09 22:13:30    335s] 
[04/09 22:13:30    335s] Begin: glitch net info
[04/09 22:13:30    335s] glitch slack range: number of glitch nets
[04/09 22:13:30    335s] glitch slack < -0.32 : 0
[04/09 22:13:30    335s] -0.32 < glitch slack < -0.28 : 0
[04/09 22:13:30    335s] -0.28 < glitch slack < -0.24 : 0
[04/09 22:13:30    335s] -0.24 < glitch slack < -0.2 : 0
[04/09 22:13:30    335s] -0.2 < glitch slack < -0.16 : 0
[04/09 22:13:30    335s] -0.16 < glitch slack < -0.12 : 0
[04/09 22:13:30    335s] -0.12 < glitch slack < -0.08 : 0
[04/09 22:13:30    335s] -0.08 < glitch slack < -0.04 : 0
[04/09 22:13:30    335s] -0.04 < glitch slack : 0
[04/09 22:13:30    335s] End: glitch net info
[04/09 22:13:30    335s] Total-nets :: 346, Stn-nets :: 15, ratio :: 4.33526 %, Total-len 36647.1, Stn-len 0
[04/09 22:13:30    335s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2404.1M, EPOCH TIME: 1712726010.235910
[04/09 22:13:30    335s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2824).
[04/09 22:13:30    335s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:13:30    335s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:13:30    335s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:13:30    335s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.036, MEM:2329.1M, EPOCH TIME: 1712726010.272348
[04/09 22:13:30    335s] TotalInstCnt at PhyDesignMc Destruction: 292
[04/09 22:13:30    335s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.20364.18
[04/09 22:13:30    335s] *** DrvOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:02.6/0:00:02.6 (1.0), totSession cpu/real = 0:05:35.6/0:07:08.0 (0.8), mem = 2329.1M
[04/09 22:13:30    335s] 
[04/09 22:13:30    335s] =============================================================================================
[04/09 22:13:30    335s]  Step TAT Report : DrvOpt #1 / optDesign #2                                     21.14-s109_1
[04/09 22:13:30    335s] =============================================================================================
[04/09 22:13:30    335s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/09 22:13:30    335s] ---------------------------------------------------------------------------------------------
[04/09 22:13:30    335s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.0
[04/09 22:13:30    335s] [ CellServerInit         ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.5
[04/09 22:13:30    335s] [ LibAnalyzerInit        ]      1   0:00:01.1  (  41.5 % )     0:00:01.1 /  0:00:01.1    1.0
[04/09 22:13:30    335s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 22:13:30    335s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   9.0 % )     0:00:00.2 /  0:00:00.2    1.0
[04/09 22:13:30    335s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 22:13:30    335s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   4.5 % )     0:00:00.1 /  0:00:00.1    1.0
[04/09 22:13:30    335s] [ SteinerInterfaceInit   ]      1   0:00:00.4  (  14.8 % )     0:00:00.4 /  0:00:00.4    1.0
[04/09 22:13:30    335s] [ OptimizationStep       ]      1   0:00:00.0  (   0.1 % )     0:00:00.3 /  0:00:00.3    1.0
[04/09 22:13:30    335s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.2 % )     0:00:00.3 /  0:00:00.3    1.0
[04/09 22:13:30    335s] [ OptGetWeight           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 22:13:30    335s] [ OptEval                ]      2   0:00:00.2  (   7.9 % )     0:00:00.2 /  0:00:00.2    1.0
[04/09 22:13:30    335s] [ OptCommit              ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 22:13:30    335s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.8
[04/09 22:13:30    335s] [ IncrDelayCalc          ]      5   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.0
[04/09 22:13:30    335s] [ AAESlewUpdate          ]      2   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.8
[04/09 22:13:30    335s] [ DrvFindVioNets         ]      3   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.3
[04/09 22:13:30    335s] [ DrvComputeSummary      ]      3   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.5
[04/09 22:13:30    335s] [ ReportGlitchViolation  ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 22:13:30    335s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.8
[04/09 22:13:30    335s] [ MISC                   ]          0:00:00.4  (  16.9 % )     0:00:00.4 /  0:00:00.5    1.0
[04/09 22:13:30    335s] ---------------------------------------------------------------------------------------------
[04/09 22:13:30    335s]  DrvOpt #1 TOTAL                    0:00:02.6  ( 100.0 % )     0:00:02.6 /  0:00:02.6    1.0
[04/09 22:13:30    335s] ---------------------------------------------------------------------------------------------
[04/09 22:13:30    335s] 
[04/09 22:13:30    335s] **INFO: Skipping refine place as no non-legal commits were detected
[04/09 22:13:30    335s] End: GigaOpt DRV Optimization
[04/09 22:13:30    335s] **optDesign ... cpu = 0:00:14, real = 0:00:17, mem = 1883.3M, totSessionCpu=0:05:36 **
[04/09 22:13:30    335s] *info:
[04/09 22:13:30    335s] **INFO: Completed fixing DRV (CPU Time = 0:00:03, Mem = 2329.11M).
[04/09 22:13:30    335s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2329.1M, EPOCH TIME: 1712726010.291106
[04/09 22:13:30    335s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:13:30    335s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:13:30    335s] 
[04/09 22:13:30    335s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 22:13:30    335s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.130, REAL:0.133, MEM:2329.1M, EPOCH TIME: 1712726010.424107
[04/09 22:13:30    335s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2175).
[04/09 22:13:30    335s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:13:30    335s] 
------------------------------------------------------------------
     SI Timing Summary (cpu=0.04min real=0.05min mem=2329.1M)
------------------------------------------------------------------

Setup views included:
 func_max_scenario 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | INPUTS  | OUTPUTS |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.286  |  0.286  |  0.538  |   N/A   |   N/A   |  0.000  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |    0    |   N/A   |   N/A   |
|          All Paths:|   362   |   258   |   148   |   N/A   |   N/A   |    0    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      8 (64)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2377.3M, EPOCH TIME: 1712726010.579924
[04/09 22:13:30    335s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:13:30    335s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:13:30    335s] 
[04/09 22:13:30    335s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 22:13:30    335s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.130, REAL:0.132, MEM:2377.3M, EPOCH TIME: 1712726010.712191
[04/09 22:13:30    336s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2175).
[04/09 22:13:30    336s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:13:30    336s] Density: 0.281%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:15, real = 0:00:17, mem = 1883.6M, totSessionCpu=0:05:36 **
[04/09 22:13:30    336s]   DRV Snapshot: (REF)
[04/09 22:13:30    336s]          Tran DRV: 0 (0)
[04/09 22:13:30    336s]           Cap DRV: 0 (64)
[04/09 22:13:30    336s]        Fanout DRV: 0 (0)
[04/09 22:13:30    336s]            Glitch: 0 (0)
[04/09 22:13:30    336s] *** Timing Is met
[04/09 22:13:30    336s] *** Check timing (0:00:00.0)
[04/09 22:13:30    336s] *** Setup timing is met (target slack 0ns)
[04/09 22:13:30    336s]   Timing Snapshot: (REF)
[04/09 22:13:30    336s]      Weighted WNS: 0.000
[04/09 22:13:30    336s]       All  PG WNS: 0.000
[04/09 22:13:30    336s]       High PG WNS: 0.000
[04/09 22:13:30    336s]       All  PG TNS: 0.000
[04/09 22:13:30    336s]       High PG TNS: 0.000
[04/09 22:13:30    336s]       Low  PG TNS: 0.000
[04/09 22:13:30    336s]    Category Slack: { [L, 0.286] [H, 0.286] }
[04/09 22:13:30    336s] 
[04/09 22:13:30    336s] **INFO: flowCheckPoint #3 OptimizationHold
[04/09 22:13:30    336s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[04/09 22:13:30    336s] 
[04/09 22:13:30    336s] TimeStamp Deleting Cell Server Begin ...
[04/09 22:13:30    336s] Deleting Lib Analyzer.
[04/09 22:13:30    336s] 
[04/09 22:13:30    336s] TimeStamp Deleting Cell Server End ...
[04/09 22:13:30    336s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[04/09 22:13:30    336s] 
[04/09 22:13:30    336s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/09 22:13:30    336s] Summary for sequential cells identification: 
[04/09 22:13:30    336s]   Identified SBFF number: 92
[04/09 22:13:30    336s]   Identified MBFF number: 0
[04/09 22:13:30    336s]   Identified SB Latch number: 0
[04/09 22:13:30    336s]   Identified MB Latch number: 0
[04/09 22:13:30    336s]   Not identified SBFF number: 120
[04/09 22:13:30    336s]   Not identified MBFF number: 0
[04/09 22:13:30    336s]   Not identified SB Latch number: 0
[04/09 22:13:30    336s]   Not identified MB Latch number: 0
[04/09 22:13:30    336s]   Number of sequential cells which are not FFs: 52
[04/09 22:13:30    336s]  Visiting view : func_max_scenario
[04/09 22:13:30    336s]    : PowerDomain = none : Weighted F : unweighted  = 13.30 (1.000) with rcCorner = 0
[04/09 22:13:30    336s]    : PowerDomain = none : Weighted F : unweighted  = 13.00 (1.000) with rcCorner = -1
[04/09 22:13:30    336s]  Visiting view : func_min_scenario
[04/09 22:13:30    336s]    : PowerDomain = none : Weighted F : unweighted  = 6.80 (1.000) with rcCorner = 1
[04/09 22:13:30    336s]    : PowerDomain = none : Weighted F : unweighted  = 6.70 (1.000) with rcCorner = -1
[04/09 22:13:30    336s] TLC MultiMap info (StdDelay):
[04/09 22:13:30    336s]   : min_corner + libs_min + 0 + no RcCorner := 6.7ps
[04/09 22:13:30    336s]   : min_corner + libs_min + 0 + cmin := 6.8ps
[04/09 22:13:30    336s]   : max_corner + libs_max + 0 + no RcCorner := 13ps
[04/09 22:13:30    336s]   : max_corner + libs_max + 0 + cmax := 13.3ps
[04/09 22:13:30    336s]  Setting StdDelay to: 13.3ps
[04/09 22:13:30    336s] 
[04/09 22:13:30    336s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/09 22:13:30    336s] 
[04/09 22:13:30    336s] TimeStamp Deleting Cell Server Begin ...
[04/09 22:13:30    336s] 
[04/09 22:13:30    336s] TimeStamp Deleting Cell Server End ...
[04/09 22:13:30    336s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2367.4M, EPOCH TIME: 1712726010.904438
[04/09 22:13:30    336s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:13:30    336s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:13:31    336s] 
[04/09 22:13:31    336s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 22:13:31    336s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.120, REAL:0.128, MEM:2367.4M, EPOCH TIME: 1712726011.032897
[04/09 22:13:31    336s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2175).
[04/09 22:13:31    336s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:13:31    336s] GigaOpt Hold Optimizer is used
[04/09 22:13:31    336s] End AAE Lib Interpolated Model. (MEM=2367.43 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/09 22:13:31    336s] 
[04/09 22:13:31    336s] Creating Lib Analyzer ...
[04/09 22:13:31    336s] 
[04/09 22:13:31    336s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/09 22:13:31    336s] Summary for sequential cells identification: 
[04/09 22:13:31    336s]   Identified SBFF number: 92
[04/09 22:13:31    336s]   Identified MBFF number: 0
[04/09 22:13:31    336s]   Identified SB Latch number: 0
[04/09 22:13:31    336s]   Identified MB Latch number: 0
[04/09 22:13:31    336s]   Not identified SBFF number: 120
[04/09 22:13:31    336s]   Not identified MBFF number: 0
[04/09 22:13:31    336s]   Not identified SB Latch number: 0
[04/09 22:13:31    336s]   Not identified MB Latch number: 0
[04/09 22:13:31    336s]   Number of sequential cells which are not FFs: 52
[04/09 22:13:31    336s]  Visiting view : func_max_scenario
[04/09 22:13:31    336s]    : PowerDomain = none : Weighted F : unweighted  = 13.30 (1.000) with rcCorner = 0
[04/09 22:13:31    336s]    : PowerDomain = none : Weighted F : unweighted  = 13.00 (1.000) with rcCorner = -1
[04/09 22:13:31    336s]  Visiting view : func_min_scenario
[04/09 22:13:31    336s]    : PowerDomain = none : Weighted F : unweighted  = 6.80 (1.000) with rcCorner = 1
[04/09 22:13:31    336s]    : PowerDomain = none : Weighted F : unweighted  = 6.70 (1.000) with rcCorner = -1
[04/09 22:13:31    336s] TLC MultiMap info (StdDelay):
[04/09 22:13:31    336s]   : min_corner + libs_min + 0 + no RcCorner := 6.7ps
[04/09 22:13:31    336s]   : min_corner + libs_min + 0 + cmin := 6.8ps
[04/09 22:13:31    336s]   : max_corner + libs_max + 0 + no RcCorner := 13ps
[04/09 22:13:31    336s]   : max_corner + libs_max + 0 + cmax := 13.3ps
[04/09 22:13:31    336s]  Setting StdDelay to: 13.3ps
[04/09 22:13:31    336s] 
[04/09 22:13:31    336s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/09 22:13:31    336s] Total number of usable buffers from Lib Analyzer: 10 ( NBUFFX2_HVT NBUFFX2_RVT NBUFFX4_HVT NBUFFX4_RVT NBUFFX8_HVT NBUFFX8_RVT NBUFFX16_HVT NBUFFX16_RVT NBUFFX32_HVT NBUFFX32_RVT)
[04/09 22:13:31    336s] Total number of usable inverters from Lib Analyzer: 24 ( INVX1_HVT INVX0_HVT INVX1_RVT INVX0_RVT INVX2_HVT INVX2_RVT INVX4_HVT INVX4_RVT IBUFFX2_HVT IBUFFX2_RVT INVX8_HVT IBUFFX4_HVT INVX8_RVT IBUFFX4_RVT IBUFFX8_HVT IBUFFX8_RVT INVX16_HVT INVX16_RVT IBUFFX16_HVT IBUFFX16_RVT INVX32_HVT INVX32_RVT IBUFFX32_HVT IBUFFX32_RVT)
[04/09 22:13:31    336s] Total number of usable delay cells from Lib Analyzer: 0 ()
[04/09 22:13:31    336s] 
[04/09 22:13:31    336s] {RT cmax 0 10 10 {9 0} 1}
[04/09 22:13:32    337s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:38 mem=2367.4M
[04/09 22:13:32    337s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:38 mem=2367.4M
[04/09 22:13:32    337s] Creating Lib Analyzer, finished. 
[04/09 22:13:32    337s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:05:38 mem=2367.4M ***
[04/09 22:13:32    337s] *** BuildHoldData #1 [begin] (optDesign #2) : totSession cpu/real = 0:05:37.6/0:07:10.1 (0.8), mem = 2367.4M
[04/09 22:13:32    337s] Saving timing graph ...
[04/09 22:13:32    337s] Done save timing graph
[04/09 22:13:32    337s] Latch borrow mode reset to max_borrow
[04/09 22:13:32    337s] 
[04/09 22:13:32    337s] TimeStamp Deleting Cell Server Begin ...
[04/09 22:13:32    337s] Deleting Lib Analyzer.
[04/09 22:13:32    337s] 
[04/09 22:13:32    337s] TimeStamp Deleting Cell Server End ...
[04/09 22:13:32    338s] Starting delay calculation for Hold views
[04/09 22:13:32    338s] AAE_INFO: opIsDesignInPostRouteState() is 1
[04/09 22:13:32    338s] AAE_INFO: resetNetProps viewIdx 1 
[04/09 22:13:32    338s] Starting SI iteration 1 using Infinite Timing Windows
[04/09 22:13:33    338s] #################################################################################
[04/09 22:13:33    338s] # Design Stage: PostRoute
[04/09 22:13:33    338s] # Design Name: fifo1_sram
[04/09 22:13:33    338s] # Design Mode: 28nm
[04/09 22:13:33    338s] # Analysis Mode: MMMC OCV 
[04/09 22:13:33    338s] # Parasitics Mode: SPEF/RCDB 
[04/09 22:13:33    338s] # Signoff Settings: SI On 
[04/09 22:13:33    338s] #################################################################################
[04/09 22:13:33    338s] AAE_INFO: 1 threads acquired from CTE.
[04/09 22:13:33    338s] Setting infinite Tws ...
[04/09 22:13:33    338s] First Iteration Infinite Tw... 
[04/09 22:13:33    338s] Calculate late delays in OCV mode...
[04/09 22:13:33    338s] Calculate early delays in OCV mode...
[04/09 22:13:33    338s] Topological Sorting (REAL = 0:00:00.0, MEM = 2362.2M, InitMEM = 2362.2M)
[04/09 22:13:33    338s] Start delay calculation (fullDC) (1 T). (MEM=2362.23)
[04/09 22:13:33    338s] *** Calculating scaling factor for libs_min libraries using the default operating condition of each library.
[04/09 22:13:33    338s] End AAE Lib Interpolated Model. (MEM=2373.84 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/09 22:13:33    338s] **WARN: (IMPESI-3095):	Net: 'n_32' has no receivers. SI analysis is not performed.
[04/09 22:13:33    338s] **WARN: (IMPESI-3095):	Net: 'n_25' has no receivers. SI analysis is not performed.
[04/09 22:13:33    338s] **WARN: (IMPESI-3095):	Net: 'n_26' has no receivers. SI analysis is not performed.
[04/09 22:13:33    338s] **WARN: (IMPESI-3095):	Net: 'n_29' has no receivers. SI analysis is not performed.
[04/09 22:13:33    338s] **WARN: (IMPESI-3095):	Net: 'n_31' has no receivers. SI analysis is not performed.
[04/09 22:13:33    338s] **WARN: (IMPESI-3095):	Net: 'n_27' has no receivers. SI analysis is not performed.
[04/09 22:13:33    338s] **WARN: (IMPESI-3095):	Net: 'n_28' has no receivers. SI analysis is not performed.
[04/09 22:13:33    338s] **WARN: (IMPESI-3095):	Net: 'n_30' has no receivers. SI analysis is not performed.
[04/09 22:13:34    338s] **WARN: (IMPESI-3095):	Net: 'n_23' has no receivers. SI analysis is not performed.
[04/09 22:13:34    338s] **WARN: (IMPESI-3095):	Net: 'n_24' has no receivers. SI analysis is not performed.
[04/09 22:13:34    338s] Total number of fetched objects 544
[04/09 22:13:34    338s] AAE_INFO-618: Total number of nets in the design is 558,  98.2 percent of the nets selected for SI analysis
[04/09 22:13:34    339s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/09 22:13:34    339s] End delay calculation. (MEM=2342.57 CPU=0:00:00.5 REAL=0:00:01.0)
[04/09 22:13:34    339s] End delay calculation (fullDC). (MEM=2342.57 CPU=0:00:00.6 REAL=0:00:01.0)
[04/09 22:13:34    339s] *** CDM Built up (cpu=0:00:00.6  real=0:00:01.0  mem= 2342.6M) ***
[04/09 22:13:34    339s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2350.6M)
[04/09 22:13:34    339s] Add other clocks and setupCteToAAEClockMapping during iter 1
[04/09 22:13:34    339s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2350.6M)
[04/09 22:13:34    339s] 
[04/09 22:13:34    339s] Executing IPO callback for view pruning ..
[04/09 22:13:34    339s] 
[04/09 22:13:34    339s] Active hold views:
[04/09 22:13:34    339s]  func_min_scenario
[04/09 22:13:34    339s]   Dominating endpoints: 0
[04/09 22:13:34    339s]   Dominating TNS: -0.000
[04/09 22:13:34    339s] 
[04/09 22:13:34    339s] Starting SI iteration 2
[04/09 22:13:34    339s] Calculate late delays in OCV mode...
[04/09 22:13:34    339s] Calculate early delays in OCV mode...
[04/09 22:13:34    339s] Start delay calculation (fullDC) (1 T). (MEM=2312.96)
[04/09 22:13:34    339s] End AAE Lib Interpolated Model. (MEM=2312.96 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/09 22:13:34    339s] Glitch Analysis: View func_min_scenario -- Total Number of Nets Skipped = 8. 
[04/09 22:13:34    339s] Glitch Analysis: View func_min_scenario -- Total Number of Nets Analyzed = 544. 
[04/09 22:13:34    339s] Total number of fetched objects 544
[04/09 22:13:34    339s] AAE_INFO-618: Total number of nets in the design is 558,  5.4 percent of the nets selected for SI analysis
[04/09 22:13:34    339s] End delay calculation. (MEM=2322.94 CPU=0:00:00.1 REAL=0:00:00.0)
[04/09 22:13:34    339s] End delay calculation (fullDC). (MEM=2322.94 CPU=0:00:00.1 REAL=0:00:00.0)
[04/09 22:13:34    339s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2322.9M) ***
[04/09 22:13:34    339s] *** Done Building Timing Graph (cpu=0:00:01.6 real=0:00:02.0 totSessionCpu=0:05:40 mem=2322.9M)
[04/09 22:13:34    339s] Done building cte hold timing graph (fixHold) cpu=0:00:02.1 real=0:00:02.0 totSessionCpu=0:05:40 mem=2322.9M ***
[04/09 22:13:35    339s] Done building hold timer [806 node(s), 1106 edge(s), 1 view(s)] (fixHold) cpu=0:00:02.2 real=0:00:03.0 totSessionCpu=0:05:40 mem=2354.2M ***
[04/09 22:13:35    339s] Restoring timing graph ...
[04/09 22:13:36    341s] AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
[04/09 22:13:36    341s] Done restore timing graph
[04/09 22:13:36    341s] Done building cte setup timing graph (fixHold) cpu=0:00:03.6 real=0:00:04.0 totSessionCpu=0:05:41 mem=2387.1M ***
[04/09 22:13:36    341s] *info: category slack lower bound [L 0.0] INPUTS OUTPUTS in2out in2reg reg2out default
[04/09 22:13:36    341s] *info: category slack lower bound [H 0.0] reg2reg 
[04/09 22:13:36    341s] --------------------------------------------------- 
[04/09 22:13:36    341s]    Setup Violation Summary with Target Slack (0.000 ns)
[04/09 22:13:36    341s] --------------------------------------------------- 
[04/09 22:13:36    341s]          WNS    reg2regWNS
[04/09 22:13:36    341s]     0.286 ns      0.286 ns
[04/09 22:13:36    341s] --------------------------------------------------- 
[04/09 22:13:36    341s] OPTC: m1 20.0 20.0
[04/09 22:13:36    341s] Setting latch borrow mode to budget during optimization.
[04/09 22:13:36    341s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[04/09 22:13:36    341s] 
[04/09 22:13:36    341s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/09 22:13:36    341s] Summary for sequential cells identification: 
[04/09 22:13:36    341s]   Identified SBFF number: 92
[04/09 22:13:36    341s]   Identified MBFF number: 0
[04/09 22:13:36    341s]   Identified SB Latch number: 0
[04/09 22:13:36    341s]   Identified MB Latch number: 0
[04/09 22:13:36    341s]   Not identified SBFF number: 120
[04/09 22:13:36    341s]   Not identified MBFF number: 0
[04/09 22:13:36    341s]   Not identified SB Latch number: 0
[04/09 22:13:36    341s]   Not identified MB Latch number: 0
[04/09 22:13:36    341s]   Number of sequential cells which are not FFs: 52
[04/09 22:13:36    341s]  Visiting view : func_max_scenario
[04/09 22:13:36    341s]    : PowerDomain = none : Weighted F : unweighted  = 13.30 (1.000) with rcCorner = 0
[04/09 22:13:36    341s]    : PowerDomain = none : Weighted F : unweighted  = 13.00 (1.000) with rcCorner = -1
[04/09 22:13:36    341s]  Visiting view : func_min_scenario
[04/09 22:13:36    341s]    : PowerDomain = none : Weighted F : unweighted  = 6.80 (1.000) with rcCorner = 1
[04/09 22:13:36    341s]    : PowerDomain = none : Weighted F : unweighted  = 6.70 (1.000) with rcCorner = -1
[04/09 22:13:36    341s] TLC MultiMap info (StdDelay):
[04/09 22:13:36    341s]   : min_corner + libs_min + 0 + no RcCorner := 6.7ps
[04/09 22:13:36    341s]   : min_corner + libs_min + 0 + cmin := 6.8ps
[04/09 22:13:36    341s]   : max_corner + libs_max + 0 + no RcCorner := 13ps
[04/09 22:13:36    341s]   : max_corner + libs_max + 0 + cmax := 13.3ps
[04/09 22:13:36    341s]  Setting StdDelay to: 13.3ps
[04/09 22:13:36    341s] 
[04/09 22:13:36    341s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/09 22:13:36    341s] 
[04/09 22:13:36    341s] TimeStamp Deleting Cell Server Begin ...
[04/09 22:13:36    341s] 
[04/09 22:13:36    341s] TimeStamp Deleting Cell Server End ...
[04/09 22:13:36    341s] 
[04/09 22:13:36    341s] Creating Lib Analyzer ...
[04/09 22:13:36    341s] 
[04/09 22:13:36    341s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/09 22:13:36    341s] Summary for sequential cells identification: 
[04/09 22:13:36    341s]   Identified SBFF number: 92
[04/09 22:13:36    341s]   Identified MBFF number: 0
[04/09 22:13:36    341s]   Identified SB Latch number: 0
[04/09 22:13:36    341s]   Identified MB Latch number: 0
[04/09 22:13:36    341s]   Not identified SBFF number: 120
[04/09 22:13:36    341s]   Not identified MBFF number: 0
[04/09 22:13:36    341s]   Not identified SB Latch number: 0
[04/09 22:13:36    341s]   Not identified MB Latch number: 0
[04/09 22:13:36    341s]   Number of sequential cells which are not FFs: 52
[04/09 22:13:36    341s]  Visiting view : func_max_scenario
[04/09 22:13:36    341s]    : PowerDomain = none : Weighted F : unweighted  = 13.30 (1.000) with rcCorner = 0
[04/09 22:13:36    341s]    : PowerDomain = none : Weighted F : unweighted  = 13.00 (1.000) with rcCorner = -1
[04/09 22:13:36    341s]  Visiting view : func_min_scenario
[04/09 22:13:36    341s]    : PowerDomain = none : Weighted F : unweighted  = 6.80 (1.000) with rcCorner = 1
[04/09 22:13:36    341s]    : PowerDomain = none : Weighted F : unweighted  = 6.70 (1.000) with rcCorner = -1
[04/09 22:13:36    341s] TLC MultiMap info (StdDelay):
[04/09 22:13:36    341s]   : min_corner + libs_min + 0 + no RcCorner := 6.7ps
[04/09 22:13:36    341s]   : min_corner + libs_min + 0 + cmin := 6.8ps
[04/09 22:13:36    341s]   : max_corner + libs_max + 0 + no RcCorner := 13ps
[04/09 22:13:36    341s]   : max_corner + libs_max + 0 + cmax := 13.3ps
[04/09 22:13:36    341s]  Setting StdDelay to: 13.3ps
[04/09 22:13:36    341s] 
[04/09 22:13:36    341s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/09 22:13:36    341s] Total number of usable buffers from Lib Analyzer: 10 ( NBUFFX2_HVT NBUFFX2_RVT NBUFFX4_HVT NBUFFX4_RVT NBUFFX8_HVT NBUFFX8_RVT NBUFFX16_HVT NBUFFX16_RVT NBUFFX32_HVT NBUFFX32_RVT)
[04/09 22:13:36    341s] Total number of usable inverters from Lib Analyzer: 24 ( INVX1_HVT INVX0_HVT INVX1_RVT INVX0_RVT INVX2_HVT INVX2_RVT INVX4_HVT INVX4_RVT IBUFFX2_HVT IBUFFX2_RVT INVX8_HVT IBUFFX4_HVT INVX8_RVT IBUFFX4_RVT IBUFFX8_HVT IBUFFX8_RVT INVX16_HVT INVX16_RVT IBUFFX16_HVT IBUFFX16_RVT INVX32_HVT INVX32_RVT IBUFFX32_HVT IBUFFX32_RVT)
[04/09 22:13:36    341s] Total number of usable delay cells from Lib Analyzer: 0 ()
[04/09 22:13:36    341s] 
[04/09 22:13:36    341s] {RT cmax 0 10 10 {9 0} 1}
[04/09 22:13:37    342s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:42 mem=2395.1M
[04/09 22:13:37    342s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:42 mem=2395.1M
[04/09 22:13:37    342s] Creating Lib Analyzer, finished. 
[04/09 22:13:37    342s] 
[04/09 22:13:37    342s] *Info: minBufDelay = 40.2 ps, libStdDelay = 13.3 ps, minBufSize = 2033152 (8.0)
[04/09 22:13:37    342s] *Info: worst delay setup view: func_max_scenario
[04/09 22:13:37    342s] Footprint list for hold buffering (delay unit: ps)
[04/09 22:13:37    342s] =================================================================
[04/09 22:13:37    342s] *Info:  holdDelay delayRatio delaySens IGArea drvRes cellname(iterm,oterm)
[04/09 22:13:37    342s] ------------------------------------------------------------------
[04/09 22:13:37    342s] *Info:       17.2       2.34     28.93    8.0  30.60 NBUFFX2_RVT (A,Y)
[04/09 22:13:37    342s] *Info:       23.3       2.36     37.97    8.0  38.53 NBUFFX2_HVT (A,Y)
[04/09 22:13:37    342s] *Info:       16.7       2.53     18.98   10.0  15.74 NBUFFX4_RVT (A,Y)
[04/09 22:13:37    342s] *Info:       20.9       2.76     21.70   10.0  19.84 NBUFFX4_HVT (A,Y)
[04/09 22:13:37    342s] *Info:       16.7       2.41     10.85   15.0   7.81 NBUFFX8_RVT (A,Y)
[04/09 22:13:37    342s] *Info:       20.8       2.62     11.75   15.0   9.87 NBUFFX8_HVT (A,Y)
[04/09 22:13:37    342s] *Info:       17.4       2.43      6.33   24.0   4.31 NBUFFX16_RVT (A,Y)
[04/09 22:13:37    342s] *Info:       21.8       2.64      8.14   24.0   5.45 NBUFFX16_HVT (A,Y)
[04/09 22:13:37    342s] *Info:       18.8       2.41      2.71   42.0   2.23 NBUFFX32_RVT (A,Y)
[04/09 22:13:37    342s] *Info:       23.7       2.60      5.42   42.0   2.83 NBUFFX32_HVT (A,Y)
[04/09 22:13:37    342s] =================================================================
[04/09 22:13:37    342s] Hold Timer stdDelay =  6.8ps
[04/09 22:13:37    342s]  Visiting view : func_min_scenario
[04/09 22:13:37    342s]    : PowerDomain = none : Weighted F : unweighted  = 6.80 (1.000) with rcCorner = 1
[04/09 22:13:37    342s]    : PowerDomain = none : Weighted F : unweighted  = 6.70 (1.000) with rcCorner = -1
[04/09 22:13:37    342s] Hold Timer stdDelay =  6.8ps (func_min_scenario)
[04/09 22:13:37    342s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2395.1M, EPOCH TIME: 1712726017.808818
[04/09 22:13:37    342s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:13:37    342s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:13:37    342s] 
[04/09 22:13:37    342s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 22:13:37    342s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.140, REAL:0.149, MEM:2395.1M, EPOCH TIME: 1712726017.957506
[04/09 22:13:38    342s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2175).
[04/09 22:13:38    342s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:13:38    342s] 
------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 func_max_scenario
Hold views included:
 func_min_scenario

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | INPUTS  | OUTPUTS |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.286  |  0.286  |  0.538  |   N/A   |   N/A   |  0.000  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |    0    |   N/A   |   N/A   |
|          All Paths:|   362   |   258   |   148   |   N/A   |   N/A   |    0    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | default | INPUTS  | OUTPUTS |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.000  | -0.000  |  0.012  |   N/A   |   N/A   | -0.000  |   N/A   |   N/A   |
|           TNS (ns):| -0.001  | -0.001  |  0.000  |   N/A   |   N/A   |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    2    |    2    |    0    |   N/A   |   N/A   |    0    |   N/A   |   N/A   |
|          All Paths:|   346   |   242   |   148   |   N/A   |   N/A   |    0    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      8 (64)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2433.3M, EPOCH TIME: 1712726018.111378
[04/09 22:13:38    342s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:13:38    342s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:13:38    342s] 
[04/09 22:13:38    342s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 22:13:38    342s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.290, REAL:0.287, MEM:2433.3M, EPOCH TIME: 1712726018.398493
[04/09 22:13:38    343s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2175).
[04/09 22:13:38    343s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:13:38    343s] Density: 0.281%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:22, real = 0:00:25, mem = 1939.2M, totSessionCpu=0:05:43 **
[04/09 22:13:38    343s] *** BuildHoldData #1 [finish] (optDesign #2) : cpu/real = 0:00:05.5/0:00:06.3 (0.9), totSession cpu/real = 0:05:43.1/0:07:16.3 (0.8), mem = 2374.3M
[04/09 22:13:38    343s] 
[04/09 22:13:38    343s] =============================================================================================
[04/09 22:13:38    343s]  Step TAT Report : BuildHoldData #1 / optDesign #2                              21.14-s109_1
[04/09 22:13:38    343s] =============================================================================================
[04/09 22:13:38    343s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/09 22:13:38    343s] ---------------------------------------------------------------------------------------------
[04/09 22:13:38    343s] [ ViewPruning            ]     10   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.3
[04/09 22:13:38    343s] [ OptSummaryReport       ]      1   0:00:00.7  (  11.7 % )     0:00:00.8 /  0:00:00.8    1.0
[04/09 22:13:38    343s] [ DrvReport              ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.9
[04/09 22:13:38    343s] [ SlackTraversorInit     ]      2   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.7
[04/09 22:13:38    343s] [ CellServerInit         ]      2   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.0
[04/09 22:13:38    343s] [ LibAnalyzerInit        ]      1   0:00:01.1  (  17.0 % )     0:00:01.1 /  0:00:01.1    1.0
[04/09 22:13:38    343s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 22:13:38    343s] [ HoldTimerInit          ]      1   0:00:00.1  (   1.2 % )     0:00:00.1 /  0:00:00.1    1.0
[04/09 22:13:38    343s] [ HoldInitFootPrintList  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 22:13:38    343s] [ HoldTimerNodeList      ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 22:13:38    343s] [ HoldTimerRestoreData   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 22:13:38    343s] [ TimingUpdate           ]      6   0:00:01.3  (  21.0 % )     0:00:02.1 /  0:00:01.6    0.7
[04/09 22:13:38    343s] [ FullDelayCalc          ]      3   0:00:00.8  (  13.0 % )     0:00:00.8 /  0:00:00.8    0.9
[04/09 22:13:38    343s] [ TimingReport           ]      2   0:00:00.1  (   1.5 % )     0:00:00.1 /  0:00:00.1    1.1
[04/09 22:13:38    343s] [ SaveTimingGraph        ]      1   0:00:00.3  (   4.2 % )     0:00:00.3 /  0:00:00.3    1.0
[04/09 22:13:38    343s] [ RestoreTimingGraph     ]      1   0:00:00.8  (  12.6 % )     0:00:00.8 /  0:00:00.8    1.0
[04/09 22:13:38    343s] [ MISC                   ]          0:00:01.0  (  15.6 % )     0:00:01.0 /  0:00:00.8    0.8
[04/09 22:13:38    343s] ---------------------------------------------------------------------------------------------
[04/09 22:13:38    343s]  BuildHoldData #1 TOTAL             0:00:06.3  ( 100.0 % )     0:00:06.3 /  0:00:05.5    0.9
[04/09 22:13:38    343s] ---------------------------------------------------------------------------------------------
[04/09 22:13:38    343s] 
[04/09 22:13:38    343s] *** HoldOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:05:43.1/0:07:16.3 (0.8), mem = 2374.3M
[04/09 22:13:38    343s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.20364.19
[04/09 22:13:38    343s] HoldSingleBuffer minRootGain=0.000
[04/09 22:13:38    343s] HoldSingleBuffer minRootGain=0.000
[04/09 22:13:38    343s] HoldSingleBuffer minRootGain=0.000
[04/09 22:13:38    343s] HoldSingleBuffer minRootGain=0.000
[04/09 22:13:38    343s] *info: Run optDesign holdfix with 1 thread.
[04/09 22:13:38    343s] Info: 15 io nets excluded
[04/09 22:13:38    343s] Info: 8 clock nets excluded from IPO operation.
[04/09 22:13:38    343s] --------------------------------------------------- 
[04/09 22:13:38    343s]    Hold Timing Summary  - Initial 
[04/09 22:13:38    343s] --------------------------------------------------- 
[04/09 22:13:38    343s]  Target slack:       0.0000 ns
[04/09 22:13:38    343s]  View: func_min_scenario 
[04/09 22:13:38    343s]    WNS:      -0.0004
[04/09 22:13:38    343s]    TNS:      -0.0005
[04/09 22:13:38    343s]    VP :            2
[04/09 22:13:38    343s]    Worst hold path end point: fifomem/genblk1_0__U/I1[5] 
[04/09 22:13:38    343s] --------------------------------------------------- 
[04/09 22:13:38    343s] Info: Do not create the CCOpt slew target map as it already exists.
[04/09 22:13:38    343s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/09 22:13:38    343s] ### Creating PhyDesignMc. totSessionCpu=0:05:43 mem=2432.5M
[04/09 22:13:38    343s] OPERPROF: Starting DPlace-Init at level 1, MEM:2432.5M, EPOCH TIME: 1712726018.774080
[04/09 22:13:38    343s] Processing tracks to init pin-track alignment.
[04/09 22:13:38    343s] z: 2, totalTracks: 1
[04/09 22:13:38    343s] z: 4, totalTracks: 1
[04/09 22:13:38    343s] z: 6, totalTracks: 1
[04/09 22:13:38    343s] z: 8, totalTracks: 1
[04/09 22:13:38    343s] #spOpts: N=28 autoPA advPA mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/09 22:13:38    343s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2432.5M, EPOCH TIME: 1712726018.796240
[04/09 22:13:38    343s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:13:38    343s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:13:39    343s] 
[04/09 22:13:39    343s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 22:13:39    343s] 
[04/09 22:13:39    343s]  Skipping Bad Lib Cell Checking (CMU) !
[04/09 22:13:39    343s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.220, REAL:0.229, MEM:2432.5M, EPOCH TIME: 1712726019.025112
[04/09 22:13:39    343s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2432.5M, EPOCH TIME: 1712726019.025675
[04/09 22:13:39    343s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2432.5M, EPOCH TIME: 1712726019.026101
[04/09 22:13:39    343s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:01.0, mem=2432.5MB).
[04/09 22:13:39    343s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.250, REAL:0.253, MEM:2432.5M, EPOCH TIME: 1712726019.026962
[04/09 22:13:39    343s] TotalInstCnt at PhyDesignMc Initialization: 292
[04/09 22:13:39    343s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:44 mem=2432.5M
[04/09 22:13:39    343s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2432.5M, EPOCH TIME: 1712726019.147435
[04/09 22:13:39    343s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.010, REAL:0.000, MEM:2432.5M, EPOCH TIME: 1712726019.147866
[04/09 22:13:39    343s] 
[04/09 22:13:39    343s] *** Starting Core Fixing (fixHold) cpu=0:00:06.1 real=0:00:07.0 totSessionCpu=0:05:44 mem=2432.5M density=0.281% ***
[04/09 22:13:39    343s] Optimizer Target Slack 0.000 StdDelay is 0.00680  
[04/09 22:13:39    343s] ### Creating RouteCongInterface, started
[04/09 22:13:39    343s] ### Creating RouteCongInterface, finished

------------------------------------------------------------------
     Phase Initial Timing Summary
------------------------------------------------------------------

Setup views included:
 func_max_scenario 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | INPUTS  | OUTPUTS |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.286  |  0.286  |  0.538  |   N/A   |   N/A   |  0.000  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |    0    |   N/A   |   N/A   |
|          All Paths:|   362   |   258   |   148   |   N/A   |   N/A   |    0    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

Density: 0.281%
------------------------------------------------------------------
[04/09 22:13:39    343s] *info: Hold Batch Commit is enabled
[04/09 22:13:39    343s] *info: Levelized Batch Commit is enabled
[04/09 22:13:39    343s] 
[04/09 22:13:39    343s] Phase I ......
[04/09 22:13:39    343s] Executing transform: ECO Safe Resize
[04/09 22:13:39    343s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[04/09 22:13:39    343s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[04/09 22:13:39    343s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[04/09 22:13:39    343s] Worst hold path end point:
[04/09 22:13:39    343s]   fifomem/genblk1_0__U/I1[5]
[04/09 22:13:39    343s]     net: fifomem/FE_OFN54_wdata_5 (nrTerm=9)
[04/09 22:13:39    343s] |   0|  -0.000|    -0.00|       2|          0|       0(     0)|    0.28%|   0:00:00.0|  2442.5M|
[04/09 22:13:39    343s] Worst hold path end point:
[04/09 22:13:39    343s]   fifomem/genblk1_0__U/I1[5]
[04/09 22:13:39    343s]     net: fifomem/FE_OFN54_wdata_5 (nrTerm=9)
[04/09 22:13:39    343s] |   1|  -0.000|    -0.00|       2|          0|       0(     0)|    0.28%|   0:00:00.0|  2442.5M|
[04/09 22:13:39    343s] 
[04/09 22:13:39    343s] Capturing REF for hold ...
[04/09 22:13:39    343s]    Hold Timing Snapshot: (REF)
[04/09 22:13:39    343s]              All PG WNS: -0.000
[04/09 22:13:39    343s]              All PG TNS: -0.001
[04/09 22:13:39    343s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[04/09 22:13:39    343s] Executing transform: AddBuffer + LegalResize
[04/09 22:13:39    343s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[04/09 22:13:39    343s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[04/09 22:13:39    343s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[04/09 22:13:39    343s] Worst hold path end point:
[04/09 22:13:39    343s]   fifomem/genblk1_0__U/I1[5]
[04/09 22:13:39    343s]     net: fifomem/FE_OFN54_wdata_5 (nrTerm=9)
[04/09 22:13:39    343s] |   0|  -0.000|    -0.00|       2|          0|       0(     0)|    0.28%|   0:00:00.0|  2442.5M|
[04/09 22:13:39    344s] Worst hold path end point:
[04/09 22:13:39    344s]   fifomem/genblk1_0__U/I1[6]
[04/09 22:13:39    344s]     net: fifomem/FE_OFN57_wdata_6 (nrTerm=9)
[04/09 22:13:39    344s] |   1|   0.000|     0.00|       0|          1|       0(     0)|    0.28%|   0:00:00.0|  2461.6M|
[04/09 22:13:39    344s] 
[04/09 22:13:39    344s] Capturing REF for hold ...
[04/09 22:13:39    344s]    Hold Timing Snapshot: (REF)
[04/09 22:13:39    344s]              All PG WNS: 0.000
[04/09 22:13:39    344s]              All PG TNS: 0.000
[04/09 22:13:39    344s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[04/09 22:13:39    344s] 
[04/09 22:13:39    344s] *info:    Total 1 cells added for Phase I
[04/09 22:13:39    344s] *info:        in which 0 is ripple commits (0.000%)
[04/09 22:13:39    344s] --------------------------------------------------- 
[04/09 22:13:39    344s]    Hold Timing Summary  - Phase I 
[04/09 22:13:39    344s] --------------------------------------------------- 
[04/09 22:13:39    344s]  Target slack:       0.0000 ns
[04/09 22:13:39    344s]  View: func_min_scenario 
[04/09 22:13:39    344s]    WNS:       0.0004
[04/09 22:13:39    344s]    TNS:       0.0000
[04/09 22:13:39    344s]    VP :            0
[04/09 22:13:39    344s]    Worst hold path end point: fifomem/genblk1_0__U/I1[6] 
[04/09 22:13:39    344s] --------------------------------------------------- 

------------------------------------------------------------------
      Phase I Timing Summary
------------------------------------------------------------------

Setup views included:
 func_max_scenario 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | INPUTS  | OUTPUTS |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.286  |  0.286  |  0.538  |   N/A   |   N/A   |  0.000  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |    0    |   N/A   |   N/A   |
|          All Paths:|   362   |   258   |   148   |   N/A   |   N/A   |    0    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

Density: 0.282%
------------------------------------------------------------------
[04/09 22:13:39    344s] 
[04/09 22:13:39    344s] *** Finished Core Fixing (fixHold) cpu=0:00:06.5 real=0:00:07.0 totSessionCpu=0:05:44 mem=2461.6M density=0.282% ***
[04/09 22:13:39    344s] 
[04/09 22:13:39    344s] *info:
[04/09 22:13:39    344s] *info: Added a total of 1 cells to fix/reduce hold violation
[04/09 22:13:39    344s] *info:          in which 0 termBuffering
[04/09 22:13:39    344s] *info:          in which 0 dummyBuffering
[04/09 22:13:39    344s] *info:
[04/09 22:13:39    344s] *info: Summary: 
[04/09 22:13:39    344s] *info:            1 cell  of type 'NBUFFX2_RVT' (8.0, 	30.601) used
[04/09 22:13:39    344s] 
[04/09 22:13:39    344s] *** Finish Post Route Hold Fixing (cpu=0:00:06.5 real=0:00:07.0 totSessionCpu=0:05:44 mem=2461.6M density=0.282%) ***
[04/09 22:13:39    344s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.20364.19
[04/09 22:13:39    344s] **INFO: total 1 insts, 0 nets marked don't touch
[04/09 22:13:39    344s] **INFO: total 1 insts, 0 nets marked don't touch DB property
[04/09 22:13:39    344s] **INFO: total 1 insts, 0 nets unmarked don't touch

[04/09 22:13:39    344s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2442.5M, EPOCH TIME: 1712726019.581690
[04/09 22:13:39    344s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2825).
[04/09 22:13:39    344s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:13:39    344s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:13:39    344s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:13:39    344s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.090, REAL:0.097, MEM:2332.5M, EPOCH TIME: 1712726019.678640
[04/09 22:13:39    344s] TotalInstCnt at PhyDesignMc Destruction: 293
[04/09 22:13:39    344s] *** HoldOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:01.1/0:00:01.1 (1.0), totSession cpu/real = 0:05:44.2/0:07:17.4 (0.8), mem = 2332.5M
[04/09 22:13:39    344s] 
[04/09 22:13:39    344s] =============================================================================================
[04/09 22:13:39    344s]  Step TAT Report : HoldOpt #1 / optDesign #2                                    21.14-s109_1
[04/09 22:13:39    344s] =============================================================================================
[04/09 22:13:39    344s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/09 22:13:39    344s] ---------------------------------------------------------------------------------------------
[04/09 22:13:39    344s] [ OptSummaryReport       ]      2   0:00:00.0  (   0.9 % )     0:00:00.1 /  0:00:00.2    1.1
[04/09 22:13:39    344s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 22:13:39    344s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 22:13:39    344s] [ PlacerInterfaceInit    ]      1   0:00:00.4  (  33.4 % )     0:00:00.4 /  0:00:00.4    1.0
[04/09 22:13:39    344s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 22:13:39    344s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (  10.6 % )     0:00:00.1 /  0:00:00.1    0.9
[04/09 22:13:39    344s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 22:13:39    344s] [ OptimizationStep       ]      2   0:00:00.0  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.0
[04/09 22:13:39    344s] [ OptSingleIteration     ]      4   0:00:00.0  (   0.7 % )     0:00:00.1 /  0:00:00.1    0.9
[04/09 22:13:39    344s] [ OptGetWeight           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 22:13:39    344s] [ OptEval                ]      2   0:00:00.1  (   5.9 % )     0:00:00.1 /  0:00:00.1    0.9
[04/09 22:13:39    344s] [ OptCommit              ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.9
[04/09 22:13:39    344s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 22:13:39    344s] [ IncrDelayCalc          ]      3   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 22:13:39    344s] [ HoldReEval             ]      1   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    1.2
[04/09 22:13:39    344s] [ HoldCollectNode        ]      5   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 22:13:39    344s] [ HoldSortNodeList       ]      4   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 22:13:39    344s] [ HoldBottleneckCount    ]      3   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.0    1.1
[04/09 22:13:39    344s] [ HoldCacheNodeWeight    ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 22:13:39    344s] [ HoldBuildSlackGraph    ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 22:13:39    344s] [ HoldDBCommit           ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 22:13:39    344s] [ HoldTimerCalcSummary   ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 22:13:39    344s] [ TimingUpdate           ]      4   0:00:00.0  (   2.7 % )     0:00:00.0 /  0:00:00.0    1.0
[04/09 22:13:39    344s] [ TimingReport           ]      2   0:00:00.1  (   8.9 % )     0:00:00.1 /  0:00:00.1    1.1
[04/09 22:13:39    344s] [ IncrTimingUpdate       ]      3   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 22:13:39    344s] [ MISC                   ]          0:00:00.3  (  29.2 % )     0:00:00.3 /  0:00:00.3    1.0
[04/09 22:13:39    344s] ---------------------------------------------------------------------------------------------
[04/09 22:13:39    344s]  HoldOpt #1 TOTAL                   0:00:01.1  ( 100.0 % )     0:00:01.1 /  0:00:01.1    1.0
[04/09 22:13:39    344s] ---------------------------------------------------------------------------------------------
[04/09 22:13:39    344s] 
[04/09 22:13:39    344s] **INFO: Skipping refine place as no non-legal commits were detected
[04/09 22:13:39    344s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2332.5M, EPOCH TIME: 1712726019.713115
[04/09 22:13:39    344s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:13:39    344s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:13:40    344s] 
[04/09 22:13:40    344s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 22:13:40    344s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.310, REAL:0.315, MEM:2332.5M, EPOCH TIME: 1712726020.028230
[04/09 22:13:40    344s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2175).
[04/09 22:13:40    344s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:13:40    344s] 
[04/09 22:13:40    344s] TimeStamp Deleting Cell Server Begin ...
[04/09 22:13:40    344s] Deleting Lib Analyzer.
[04/09 22:13:40    344s] 
[04/09 22:13:40    344s] TimeStamp Deleting Cell Server End ...
[04/09 22:13:40    344s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[04/09 22:13:40    344s] 
[04/09 22:13:40    344s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/09 22:13:40    344s] Summary for sequential cells identification: 
[04/09 22:13:40    344s]   Identified SBFF number: 92
[04/09 22:13:40    344s]   Identified MBFF number: 0
[04/09 22:13:40    344s]   Identified SB Latch number: 0
[04/09 22:13:40    344s]   Identified MB Latch number: 0
[04/09 22:13:40    344s]   Not identified SBFF number: 120
[04/09 22:13:40    344s]   Not identified MBFF number: 0
[04/09 22:13:40    344s]   Not identified SB Latch number: 0
[04/09 22:13:40    344s]   Not identified MB Latch number: 0
[04/09 22:13:40    344s]   Number of sequential cells which are not FFs: 52
[04/09 22:13:40    344s]  Visiting view : func_max_scenario
[04/09 22:13:40    344s]    : PowerDomain = none : Weighted F : unweighted  = 13.30 (1.000) with rcCorner = 0
[04/09 22:13:40    344s]    : PowerDomain = none : Weighted F : unweighted  = 13.00 (1.000) with rcCorner = -1
[04/09 22:13:40    344s]  Visiting view : func_min_scenario
[04/09 22:13:40    344s]    : PowerDomain = none : Weighted F : unweighted  = 6.80 (1.000) with rcCorner = 1
[04/09 22:13:40    344s]    : PowerDomain = none : Weighted F : unweighted  = 6.70 (1.000) with rcCorner = -1
[04/09 22:13:40    344s] TLC MultiMap info (StdDelay):
[04/09 22:13:40    344s]   : min_corner + libs_min + 0 + no RcCorner := 6.7ps
[04/09 22:13:40    344s]   : min_corner + libs_min + 0 + cmin := 6.8ps
[04/09 22:13:40    344s]   : max_corner + libs_max + 0 + no RcCorner := 13ps
[04/09 22:13:40    344s]   : max_corner + libs_max + 0 + cmax := 13.3ps
[04/09 22:13:40    344s]  Setting StdDelay to: 13.3ps
[04/09 22:13:40    344s] 
[04/09 22:13:40    344s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/09 22:13:40    344s] 
[04/09 22:13:40    344s] TimeStamp Deleting Cell Server Begin ...
[04/09 22:13:40    344s] 
[04/09 22:13:40    344s] TimeStamp Deleting Cell Server End ...
[04/09 22:13:40    344s] **INFO: flowCheckPoint #4 OptimizationPreEco
[04/09 22:13:40    344s] Running postRoute recovery in preEcoRoute mode
[04/09 22:13:40    344s] **optDesign ... cpu = 0:00:23, real = 0:00:27, mem = 1892.2M, totSessionCpu=0:05:45 **
[04/09 22:13:40    344s]   DRV Snapshot: (TGT)
[04/09 22:13:40    344s]          Tran DRV: 0 (0)
[04/09 22:13:40    344s]           Cap DRV: 0 (64)
[04/09 22:13:40    344s]        Fanout DRV: 0 (0)
[04/09 22:13:40    344s]            Glitch: 0 (0)
[04/09 22:13:40    344s] 
[04/09 22:13:40    344s] Creating Lib Analyzer ...
[04/09 22:13:40    344s] 
[04/09 22:13:40    344s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/09 22:13:40    344s] Summary for sequential cells identification: 
[04/09 22:13:40    344s]   Identified SBFF number: 92
[04/09 22:13:40    344s]   Identified MBFF number: 0
[04/09 22:13:40    344s]   Identified SB Latch number: 0
[04/09 22:13:40    344s]   Identified MB Latch number: 0
[04/09 22:13:40    344s]   Not identified SBFF number: 120
[04/09 22:13:40    344s]   Not identified MBFF number: 0
[04/09 22:13:40    344s]   Not identified SB Latch number: 0
[04/09 22:13:40    344s]   Not identified MB Latch number: 0
[04/09 22:13:40    344s]   Number of sequential cells which are not FFs: 52
[04/09 22:13:40    344s]  Visiting view : func_max_scenario
[04/09 22:13:40    344s]    : PowerDomain = none : Weighted F : unweighted  = 13.30 (1.000) with rcCorner = 0
[04/09 22:13:40    344s]    : PowerDomain = none : Weighted F : unweighted  = 13.00 (1.000) with rcCorner = -1
[04/09 22:13:40    344s]  Visiting view : func_min_scenario
[04/09 22:13:40    344s]    : PowerDomain = none : Weighted F : unweighted  = 6.80 (1.000) with rcCorner = 1
[04/09 22:13:40    344s]    : PowerDomain = none : Weighted F : unweighted  = 6.70 (1.000) with rcCorner = -1
[04/09 22:13:40    344s] TLC MultiMap info (StdDelay):
[04/09 22:13:40    344s]   : min_corner + libs_min + 0 + no RcCorner := 6.7ps
[04/09 22:13:40    344s]   : min_corner + libs_min + 0 + cmin := 6.8ps
[04/09 22:13:40    344s]   : max_corner + libs_max + 0 + no RcCorner := 13ps
[04/09 22:13:40    344s]   : max_corner + libs_max + 0 + cmax := 13.3ps
[04/09 22:13:40    344s]  Setting StdDelay to: 13.3ps
[04/09 22:13:40    344s] 
[04/09 22:13:40    344s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/09 22:13:40    344s] Total number of usable buffers from Lib Analyzer: 9 ( NBUFFX2_HVT NBUFFX2_RVT NBUFFX4_HVT NBUFFX4_RVT NBUFFX8_HVT NBUFFX8_RVT NBUFFX16_HVT NBUFFX16_RVT NBUFFX32_RVT)
[04/09 22:13:40    344s] Total number of usable inverters from Lib Analyzer: 16 ( INVX1_HVT INVX0_HVT INVX1_RVT INVX0_RVT INVX2_HVT INVX2_RVT INVX4_HVT INVX4_RVT IBUFFX2_RVT INVX8_RVT IBUFFX4_RVT IBUFFX8_RVT INVX16_RVT IBUFFX16_RVT INVX32_RVT IBUFFX32_RVT)
[04/09 22:13:40    344s] Total number of usable delay cells from Lib Analyzer: 0 ()
[04/09 22:13:40    344s] 
[04/09 22:13:40    344s] {RT cmax 0 10 10 {9 0} 1}
[04/09 22:13:41    346s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:46 mem=2364.7M
[04/09 22:13:41    346s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:46 mem=2364.7M
[04/09 22:13:41    346s] Creating Lib Analyzer, finished. 
[04/09 22:13:41    346s] Checking DRV degradation...
[04/09 22:13:41    346s] 
[04/09 22:13:41    346s] Recovery Manager:
[04/09 22:13:41    346s]     Tran DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[04/09 22:13:41    346s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[04/09 22:13:41    346s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[04/09 22:13:41    346s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[04/09 22:13:41    346s] 
[04/09 22:13:41    346s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[04/09 22:13:41    346s] Finish postRoute recovery in preEcoRoute mode (cpu=0:00:02, real=0:00:01, mem=2332.68M, totSessionCpu=0:05:46).
[04/09 22:13:41    346s] **optDesign ... cpu = 0:00:25, real = 0:00:28, mem = 1896.3M, totSessionCpu=0:05:46 **
[04/09 22:13:41    346s] 
[04/09 22:13:41    346s]   DRV Snapshot: (REF)
[04/09 22:13:41    346s]          Tran DRV: 0 (0)
[04/09 22:13:41    346s]           Cap DRV: 0 (64)
[04/09 22:13:41    346s]        Fanout DRV: 0 (0)
[04/09 22:13:41    346s]            Glitch: 0 (0)
[04/09 22:13:41    346s] Skipping post route harden opt
[04/09 22:13:41    346s] Running refinePlace -preserveRouting true -hardFence false
[04/09 22:13:41    346s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2370.8M, EPOCH TIME: 1712726021.836436
[04/09 22:13:41    346s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2370.8M, EPOCH TIME: 1712726021.836629
[04/09 22:13:41    346s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2370.8M, EPOCH TIME: 1712726021.836887
[04/09 22:13:41    346s] Processing tracks to init pin-track alignment.
[04/09 22:13:41    346s] z: 2, totalTracks: 1
[04/09 22:13:41    346s] z: 4, totalTracks: 1
[04/09 22:13:41    346s] z: 6, totalTracks: 1
[04/09 22:13:41    346s] z: 8, totalTracks: 1
[04/09 22:13:41    346s] #spOpts: N=28 autoPA advPA hrOri=1 hrSnap=1 rpCkHalo=4 
[04/09 22:13:41    346s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2370.8M, EPOCH TIME: 1712726021.849064
[04/09 22:13:41    346s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:13:41    346s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:13:41    346s] 
[04/09 22:13:41    346s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 22:13:41    346s] 
[04/09 22:13:41    346s]  Skipping Bad Lib Cell Checking (CMU) !
[04/09 22:13:41    346s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.120, REAL:0.116, MEM:2370.8M, EPOCH TIME: 1712726021.964792
[04/09 22:13:41    346s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2370.8M, EPOCH TIME: 1712726021.965068
[04/09 22:13:41    346s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2370.8M, EPOCH TIME: 1712726021.965245
[04/09 22:13:41    346s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2370.8MB).
[04/09 22:13:41    346s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.130, REAL:0.129, MEM:2370.8M, EPOCH TIME: 1712726021.965664
[04/09 22:13:41    346s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.130, REAL:0.129, MEM:2370.8M, EPOCH TIME: 1712726021.965808
[04/09 22:13:41    346s] TDRefine: refinePlace mode is spiral
[04/09 22:13:41    346s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.20364.13
[04/09 22:13:41    346s] OPERPROF:   Starting RefinePlace at level 2, MEM:2370.8M, EPOCH TIME: 1712726021.966049
[04/09 22:13:41    346s] *** Starting refinePlace (0:05:47 mem=2370.8M) ***
[04/09 22:13:41    346s] Total net bbox length = 3.160e+04 (1.261e+04 1.899e+04) (ext = 5.316e+03)
[04/09 22:13:41    346s] 
[04/09 22:13:41    346s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 22:13:41    346s] OPERPROF:     Starting CellHaloInit at level 3, MEM:2370.8M, EPOCH TIME: 1712726021.976670
[04/09 22:13:41    346s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.010, REAL:0.001, MEM:2370.8M, EPOCH TIME: 1712726021.977972
[04/09 22:13:41    346s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[04/09 22:13:41    346s] Type 'man IMPSP-5140' for more detail.
[04/09 22:13:41    346s] **WARN: (IMPSP-315):	Found 82 instances insts with no PG Term connections.
[04/09 22:13:41    346s] Type 'man IMPSP-315' for more detail.
[04/09 22:13:41    346s] (I)      Default pattern map key = fifo1_sram_default.
[04/09 22:13:41    346s] (I)      Default pattern map key = fifo1_sram_default.
[04/09 22:13:41    346s] OPERPROF:     Starting CellHaloInit at level 3, MEM:2370.8M, EPOCH TIME: 1712726021.983061
[04/09 22:13:41    346s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.000, REAL:0.001, MEM:2370.8M, EPOCH TIME: 1712726021.984314
[04/09 22:13:41    346s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2370.8M, EPOCH TIME: 1712726021.984485
[04/09 22:13:41    346s] Starting refinePlace ...
[04/09 22:13:41    346s] (I)      Default pattern map key = fifo1_sram_default.
[04/09 22:13:41    346s] One DDP V2 for no tweak run.
[04/09 22:13:41    346s] (I)      Default pattern map key = fifo1_sram_default.
[04/09 22:13:42    346s]   Spread Effort: high, post-route mode, useDDP on.
[04/09 22:13:42    346s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:01.0, mem=2370.8MB) @(0:05:47 - 0:05:47).
[04/09 22:13:42    346s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/09 22:13:42    346s] wireLenOptFixPriorityInst 96 inst fixed
[04/09 22:13:42    346s] 
[04/09 22:13:42    346s] Running Spiral with 1 thread in Normal Mode  fetchWidth=289 
[04/09 22:13:42    346s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[04/09 22:13:42    346s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[04/09 22:13:42    346s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[04/09 22:13:42    346s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2370.8MB) @(0:05:47 - 0:05:47).
[04/09 22:13:42    346s] Since WEEQ reclaim is enabled, PA align is changed to limited mode.
[04/09 22:13:42    346s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/09 22:13:42    346s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 2370.8MB
[04/09 22:13:42    346s] Statistics of distance of Instance movement in refine placement:
[04/09 22:13:42    346s]   maximum (X+Y) =         0.00 um
[04/09 22:13:42    346s]   mean    (X+Y) =         0.00 um
[04/09 22:13:42    346s] Summary Report:
[04/09 22:13:42    346s] Instances move: 0 (out of 291 movable)
[04/09 22:13:42    346s] Instances flipped: 0
[04/09 22:13:42    346s] Mean displacement: 0.00 um
[04/09 22:13:42    346s] Max displacement: 0.00 um 
[04/09 22:13:42    346s] Total instances moved : 0
[04/09 22:13:42    346s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.070, REAL:0.076, MEM:2370.8M, EPOCH TIME: 1712726022.060958
[04/09 22:13:42    346s] Total net bbox length = 3.160e+04 (1.261e+04 1.899e+04) (ext = 5.316e+03)
[04/09 22:13:42    346s] Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 2370.8MB
[04/09 22:13:42    346s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:01.0, mem=2370.8MB) @(0:05:47 - 0:05:47).
[04/09 22:13:42    346s] *** Finished refinePlace (0:05:47 mem=2370.8M) ***
[04/09 22:13:42    346s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.20364.13
[04/09 22:13:42    346s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.090, REAL:0.096, MEM:2370.8M, EPOCH TIME: 1712726022.061925
[04/09 22:13:42    346s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2370.8M, EPOCH TIME: 1712726022.062079
[04/09 22:13:42    346s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2466).
[04/09 22:13:42    346s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:13:42    346s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:13:42    346s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:13:42    346s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.030, REAL:0.026, MEM:2332.8M, EPOCH TIME: 1712726022.087830
[04/09 22:13:42    346s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.250, REAL:0.252, MEM:2332.8M, EPOCH TIME: 1712726022.088080
[04/09 22:13:42    346s] {MMLU 0 8 545}
[04/09 22:13:42    346s] ### Creating LA Mngr. totSessionCpu=0:05:47 mem=2332.8M
[04/09 22:13:42    346s] ### Creating LA Mngr, finished. totSessionCpu=0:05:47 mem=2332.8M
[04/09 22:13:42    346s] Default Rule : ""
[04/09 22:13:42    346s] Non Default Rules : "CTS_RULE"
[04/09 22:13:42    346s] Worst Slack : 0.286 ns
[04/09 22:13:42    346s] 
[04/09 22:13:42    346s] Start Layer Assignment ...
[04/09 22:13:42    346s] WNS(0.286ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(1)
[04/09 22:13:42    346s] 
[04/09 22:13:42    346s] Select 0 cadidates out of 559.
[04/09 22:13:42    346s] No critical nets selected. Skipped !
[04/09 22:13:42    346s] GigaOpt: setting up router preferences
[04/09 22:13:42    346s] GigaOpt: 0 nets assigned router directives
[04/09 22:13:42    346s] 
[04/09 22:13:42    346s] Start Assign Priority Nets ...
[04/09 22:13:42    346s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[04/09 22:13:42    346s] Existing Priority Nets 0 (0.0%)
[04/09 22:13:42    346s] Assigned Priority Nets 0 (0.0%)
[04/09 22:13:42    346s] 
[04/09 22:13:42    346s] Set Prefer Layer Routing Effort ...
[04/09 22:13:42    346s] Total Net(557) IPOed(2) PreferLayer(0) -> MediumEffort(0)
[04/09 22:13:42    346s] 
[04/09 22:13:42    346s] {MMLU 0 8 545}
[04/09 22:13:42    346s] ### Creating LA Mngr. totSessionCpu=0:05:47 mem=2351.9M
[04/09 22:13:42    346s] ### Creating LA Mngr, finished. totSessionCpu=0:05:47 mem=2351.9M
[04/09 22:13:42    346s] #optDebug: Start CG creation (mem=2351.9M)
[04/09 22:13:42    346s]  ...initializing CG  maxDriveDist 634.482000 stdCellHgt 1.672000 defLenToSkip 11.704000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 63.448000 
[04/09 22:13:42    347s] (cpu=0:00:00.3, mem=2420.7M)
[04/09 22:13:42    347s]  ...processing cgPrt (cpu=0:00:00.3, mem=2420.7M)
[04/09 22:13:42    347s]  ...processing cgEgp (cpu=0:00:00.3, mem=2420.7M)
[04/09 22:13:42    347s]  ...processing cgPbk (cpu=0:00:00.3, mem=2420.7M)
[04/09 22:13:42    347s]  ...processing cgNrb(cpu=0:00:00.3, mem=2420.7M)
[04/09 22:13:42    347s]  ...processing cgObs (cpu=0:00:00.3, mem=2420.7M)
[04/09 22:13:42    347s]  ...processing cgCon (cpu=0:00:00.3, mem=2420.7M)
[04/09 22:13:42    347s]  ...processing cgPdm (cpu=0:00:00.3, mem=2420.7M)
[04/09 22:13:42    347s] #optDebug: Finish CG creation (cpu=0:00:00.3, mem=2420.7M)
[04/09 22:13:42    347s] Default Rule : ""
[04/09 22:13:42    347s] Non Default Rules : "CTS_RULE"
[04/09 22:13:42    347s] Worst Slack : 0.286 ns
[04/09 22:13:42    347s] 
[04/09 22:13:42    347s] Start Layer Assignment ...
[04/09 22:13:42    347s] WNS(0.286ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(1)
[04/09 22:13:42    347s] 
[04/09 22:13:42    347s] Select 0 cadidates out of 559.
[04/09 22:13:42    347s] No critical nets selected. Skipped !
[04/09 22:13:42    347s] GigaOpt: setting up router preferences
[04/09 22:13:42    347s] GigaOpt: 0 nets assigned router directives
[04/09 22:13:42    347s] 
[04/09 22:13:42    347s] Start Assign Priority Nets ...
[04/09 22:13:42    347s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[04/09 22:13:42    347s] Existing Priority Nets 0 (0.0%)
[04/09 22:13:42    347s] Assigned Priority Nets 0 (0.0%)
[04/09 22:13:42    347s] {MMLU 0 8 545}
[04/09 22:13:42    347s] ### Creating LA Mngr. totSessionCpu=0:05:47 mem=2420.7M
[04/09 22:13:42    347s] ### Creating LA Mngr, finished. totSessionCpu=0:05:47 mem=2420.7M
[04/09 22:13:42    347s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2420.7M, EPOCH TIME: 1712726022.584968
[04/09 22:13:42    347s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:13:42    347s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:13:42    347s] 
[04/09 22:13:42    347s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 22:13:42    347s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.120, REAL:0.131, MEM:2420.7M, EPOCH TIME: 1712726022.715933
[04/09 22:13:42    347s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2175).
[04/09 22:13:42    347s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:13:42    347s] 
------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 func_max_scenario 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | INPUTS  | OUTPUTS |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.286  |  0.286  |  0.538  |   N/A   |   N/A   |  0.000  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |    0    |   N/A   |   N/A   |
|          All Paths:|   362   |   258   |   148   |   N/A   |   N/A   |    0    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      8 (64)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2420.7M, EPOCH TIME: 1712726022.877505
[04/09 22:13:42    347s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:13:42    347s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:13:42    347s] 
[04/09 22:13:42    347s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 22:13:42    347s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.120, REAL:0.120, MEM:2420.7M, EPOCH TIME: 1712726022.997681
[04/09 22:13:43    347s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2175).
[04/09 22:13:43    347s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:13:43    347s] Density: 0.282%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:26, real = 0:00:30, mem = 1796.7M, totSessionCpu=0:05:48 **
[04/09 22:13:43    347s] **INFO: flowCheckPoint #5 GlobalDetailRoute
[04/09 22:13:43    347s] -routeWithEco false                       # bool, default=false
[04/09 22:13:43    347s] -routeSelectedNetOnly false               # bool, default=false
[04/09 22:13:43    347s] -routeWithTimingDriven false              # bool, default=false
[04/09 22:13:43    347s] -routeWithSiDriven false                  # bool, default=false
[04/09 22:13:43    347s] Existing Dirty Nets : 2
[04/09 22:13:43    347s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[04/09 22:13:43    347s] Reset Dirty Nets : 2
[04/09 22:13:43    347s] *** EcoRoute #1 [begin] (optDesign #2) : totSession cpu/real = 0:05:47.6/0:07:20.9 (0.8), mem = 2237.1M
[04/09 22:13:43    347s] 
[04/09 22:13:43    347s] globalDetailRoute
[04/09 22:13:43    347s] 
[04/09 22:13:43    347s] #Start globalDetailRoute on Tue Apr  9 22:13:43 2024
[04/09 22:13:43    347s] #
[04/09 22:13:43    347s] ### Time Record (globalDetailRoute) is installed.
[04/09 22:13:43    347s] ### Time Record (Pre Callback) is installed.
[04/09 22:13:43    347s] Closing parasitic data file '/tmp/innovus_temp_20364_auto.ece.pdx.edu_routh_AVzDJc/fifo1_sram_20364_lG8PQP.rcdb.d': 696 access done (mem: 2218.121M)
[04/09 22:13:43    347s] ### Time Record (Pre Callback) is uninstalled.
[04/09 22:13:43    347s] ### Time Record (DB Import) is installed.
[04/09 22:13:43    347s] ### Time Record (Timing Data Generation) is installed.
[04/09 22:13:43    347s] ### Time Record (Timing Data Generation) is uninstalled.
[04/09 22:13:43    347s] #WARNING (NRIG-34) Power/Ground pin VSSIO of instance io_b_rclk is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/09 22:13:43    347s] #WARNING (NRIG-34) Power/Ground pin VDDIO of instance io_b_rclk is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/09 22:13:43    347s] #WARNING (NRIG-34) Power/Ground pin VSSIO of instance io_b_rinc is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/09 22:13:43    347s] #WARNING (NRIG-34) Power/Ground pin VDDIO of instance io_b_rinc is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/09 22:13:43    347s] #WARNING (NRIG-34) Power/Ground pin VSSIO of instance io_b_rrst_n is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/09 22:13:43    347s] #WARNING (NRIG-34) Power/Ground pin VDDIO of instance io_b_rrst_n is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/09 22:13:43    347s] #WARNING (NRIG-34) Power/Ground pin VSSIO of instance io_b_wclk is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/09 22:13:43    347s] #WARNING (NRIG-34) Power/Ground pin VDDIO of instance io_b_wclk is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/09 22:13:43    347s] #WARNING (NRIG-34) Power/Ground pin VSSIO of instance io_b_wclk2x is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/09 22:13:43    347s] #WARNING (NRIG-34) Power/Ground pin VDDIO of instance io_b_wclk2x is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/09 22:13:43    347s] #WARNING (NRIG-34) Power/Ground pin VSSIO of instance io_b_winc is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/09 22:13:43    347s] #WARNING (NRIG-34) Power/Ground pin VDDIO of instance io_b_winc is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/09 22:13:43    347s] #WARNING (NRIG-34) Power/Ground pin VSSIO of instance io_b_wrst_n is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/09 22:13:43    347s] #WARNING (NRIG-34) Power/Ground pin VDDIO of instance io_b_wrst_n is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/09 22:13:43    347s] #WARNING (NRIG-34) Power/Ground pin VSSIO of instance io_l_rdata_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/09 22:13:43    347s] #WARNING (NRIG-34) Power/Ground pin VDDIO of instance io_l_rdata_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/09 22:13:43    347s] #WARNING (NRIG-34) Power/Ground pin VSSIO of instance io_l_rdata_1_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/09 22:13:43    347s] #WARNING (NRIG-34) Power/Ground pin VDDIO of instance io_l_rdata_1_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/09 22:13:43    347s] #WARNING (NRIG-34) Power/Ground pin VSSIO of instance io_l_rdata_2_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/09 22:13:43    347s] #WARNING (NRIG-34) Power/Ground pin VDDIO of instance io_l_rdata_2_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/09 22:13:43    347s] #WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
[04/09 22:13:43    347s] #To increase the message display limit, refer to the product command reference manual.
[04/09 22:13:43    347s] ### Net info: total nets: 559
[04/09 22:13:43    347s] ### Net info: dirty nets: 0
[04/09 22:13:43    347s] ### Net info: marked as disconnected nets: 0
[04/09 22:13:43    347s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[04/09 22:13:43    347s] #num needed restored net=0
[04/09 22:13:43    347s] #need_extraction net=0 (total=559)
[04/09 22:13:43    347s] ### Net info: fully routed nets: 332
[04/09 22:13:43    347s] ### Net info: trivial (< 2 pins) nets: 212
[04/09 22:13:43    347s] ### Net info: unrouted nets: 15
[04/09 22:13:43    347s] ### Net info: re-extraction nets: 0
[04/09 22:13:43    347s] ### Net info: ignored nets: 0
[04/09 22:13:43    347s] ### Net info: skip routing nets: 0
[04/09 22:13:43    347s] ### import design signature (50): route=38086676 fixed_route=1799950672 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=2071426161 dirty_area=0 del_dirty_area=0 cell=1251432853 placement=1642225455 pin_access=1864349260 inst_pattern=1
[04/09 22:13:43    347s] ### Time Record (DB Import) is uninstalled.
[04/09 22:13:43    347s] #NanoRoute Version 21.14-s109_1 NR220628-1629/21_14-UB
[04/09 22:13:43    347s] #RTESIG:78da95d13d4fc330100660667ec5c9ed10a4b6f89cd61f2b122ba00a582b173b55a4c491
[04/09 22:13:43    347s] #       fc31f0ef318881228353aff7dc6bdf79b17cbddf0361b8c1ed3a20550784873d639433b9
[04/09 22:13:43    347s] #       46ced42dc3432ebddc91ebc5f2f1e999b51c9042d3bb684fd6af2005eb21d8187b77baf9
[04/09 22:13:43    347s] #       368a43a78760a1394ed3b002f3eef4d8bf81b19d4e43fcc505a540be3c8126449f2bc558
[04/09 22:13:43    347s] #       a5d4796cc1203201d1a79957236ef1327e51fa4eb480eda6a59f079a6e98742c3f9be77a
[04/09 22:13:43    347s] #       75368e7c061233b624f20f91d19a3e8d3f765e9946cadc14a276467b93dbac4b63395e4a
[04/09 22:13:43    347s] #       01c44dcefeaf143d5b66c9282e6b8651c4aa41b1ab9b3cdfdfe6ea03ea2efa10
[04/09 22:13:43    347s] #
[04/09 22:13:43    347s] #Skip comparing routing design signature in db-snapshot flow
[04/09 22:13:43    347s] ### Time Record (Data Preparation) is installed.
[04/09 22:13:43    347s] #RTESIG:78da9592bb4e03311045a9f98a9193629192e0f1267eb448b48022a08d1cec8d56daf54a
[04/09 22:13:43    347s] #       7e14fc3d06511064f0c6ed3d73c7736716cbd7fb3d10861bdcae0352754078d833463993
[04/09 22:13:43    347s] #       6be44cdd323c64e9e58e5c2f968f4fcface580149ade457bb27e0529580fc1c6d8bbd3cd
[04/09 22:13:43    347s] #       37a338747a08169ae3340d2b30ef4e8ffd1b18dbe934c45fb8a014c8174fa009d167a568
[04/09 22:13:43    347s] #       ab943ab72d30884c40f469666bc42d5e865fe4be132d60bb69e9e783a61b261dcbdfe659
[04/09 22:13:43    347s] #       afcec691cf80c48c9444de1019ade9d3f823f3ca3452e6a210b533da9b5c665d1acbf652
[04/09 22:13:43    347s] #       0a206e72f67f4ad1b3304b8c6272d66da0e2b266c628629541b1ab333988bf99ab0ff4b0
[04/09 22:13:43    347s] #       06d7
[04/09 22:13:43    347s] #
[04/09 22:13:43    347s] ### Time Record (Data Preparation) is uninstalled.
[04/09 22:13:43    347s] ### Time Record (Global Routing) is installed.
[04/09 22:13:43    347s] ### Time Record (Global Routing) is uninstalled.
[04/09 22:13:43    347s] #Total number of trivial nets (e.g. < 2 pins) = 227 (skipped).
[04/09 22:13:43    347s] #Total number of routable nets = 332.
[04/09 22:13:43    347s] #Total number of nets in the design = 559.
[04/09 22:13:43    347s] #3 routable nets do not have any wires.
[04/09 22:13:43    347s] #329 routable nets have routed wires.
[04/09 22:13:43    347s] #3 nets will be global routed.
[04/09 22:13:43    347s] #5 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[04/09 22:13:43    347s] ### Time Record (Data Preparation) is installed.
[04/09 22:13:43    347s] #Start routing data preparation on Tue Apr  9 22:13:43 2024
[04/09 22:13:43    347s] #
[04/09 22:13:43    347s] #Minimum voltage of a net in the design = 0.000.
[04/09 22:13:43    347s] #Maximum voltage of a net in the design = 0.950.
[04/09 22:13:43    347s] #Voltage range [0.000 - 0.950] has 547 nets.
[04/09 22:13:43    347s] #Voltage range [0.000 - 0.000] has 11 nets.
[04/09 22:13:43    347s] #Voltage range [0.950 - 0.950] has 1 net.
[04/09 22:13:43    347s] #Build and mark too close pins for the same net.
[04/09 22:13:43    347s] ### Time Record (Cell Pin Access) is installed.
[04/09 22:13:43    347s] #Initial pin access analysis.
[04/09 22:13:43    347s] #Detail pin access analysis.
[04/09 22:13:43    347s] ### Time Record (Cell Pin Access) is uninstalled.
[04/09 22:13:43    347s] # M1           H   Track-Pitch = 0.15200    Line-2-Via Pitch = 0.10500
[04/09 22:13:43    347s] # M2           V   Track-Pitch = 0.15200    Line-2-Via Pitch = 0.11400
[04/09 22:13:43    347s] # M3           H   Track-Pitch = 0.30400    Line-2-Via Pitch = 0.11400
[04/09 22:13:43    347s] # M4           V   Track-Pitch = 0.30400    Line-2-Via Pitch = 0.11400
[04/09 22:13:43    347s] # M5           H   Track-Pitch = 0.60800    Line-2-Via Pitch = 0.11400
[04/09 22:13:43    347s] # M6           V   Track-Pitch = 0.60800    Line-2-Via Pitch = 0.11400
[04/09 22:13:43    347s] # M7           H   Track-Pitch = 1.21600    Line-2-Via Pitch = 0.11400
[04/09 22:13:43    347s] # M8           V   Track-Pitch = 1.21600    Line-2-Via Pitch = 0.11400
[04/09 22:13:43    347s] # M9           H   Track-Pitch = 2.43200    Line-2-Via Pitch = 0.21600
[04/09 22:13:43    347s] # MRDL         V   Track-Pitch = 4.86400    Line-2-Via Pitch = 4.50000
[04/09 22:13:43    347s] #Processed 2/0 dirty instances, 6/108 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(2 insts marked dirty, reset pre-exisiting dirty flag on 2 insts, 0 nets marked need extraction)
[04/09 22:13:43    347s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1780.23 (MB), peak = 2135.05 (MB)
[04/09 22:13:43    348s] #Regenerating Ggrids automatically.
[04/09 22:13:43    348s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.30400.
[04/09 22:13:43    348s] #Using automatically generated G-grids.
[04/09 22:13:43    348s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[04/09 22:13:43    348s] #Done routing data preparation.
[04/09 22:13:43    348s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1818.01 (MB), peak = 2135.05 (MB)
[04/09 22:13:43    348s] #Start instance access analysis using 1 thread...
[04/09 22:13:43    348s] #Set layer M1 to be advanced pin access layer.
[04/09 22:13:43    348s] ### Time Record (Instance Pin Access) is installed.
[04/09 22:13:43    348s] #0 instance pins are hard to access
[04/09 22:13:43    348s] #Instance access analysis statistics:
[04/09 22:13:43    348s] #Cpu time = 00:00:00
[04/09 22:13:43    348s] #Elapsed time = 00:00:00
[04/09 22:13:43    348s] #Increased memory = 0.12 (MB)
[04/09 22:13:43    348s] #Total memory = 1818.13 (MB)
[04/09 22:13:43    348s] #Peak memory = 2135.05 (MB)
[04/09 22:13:43    348s] ### Time Record (Instance Pin Access) is uninstalled.
[04/09 22:13:43    348s] #Found 0 nets for post-route si or timing fixing.
[04/09 22:13:43    348s] #
[04/09 22:13:43    348s] #Finished routing data preparation on Tue Apr  9 22:13:43 2024
[04/09 22:13:43    348s] #
[04/09 22:13:43    348s] #Cpu time = 00:00:01
[04/09 22:13:43    348s] #Elapsed time = 00:00:01
[04/09 22:13:43    348s] #Increased memory = 44.03 (MB)
[04/09 22:13:43    348s] #Total memory = 1818.13 (MB)
[04/09 22:13:43    348s] #Peak memory = 2135.05 (MB)
[04/09 22:13:43    348s] #
[04/09 22:13:43    348s] ### Time Record (Data Preparation) is uninstalled.
[04/09 22:13:43    348s] ### Time Record (Global Routing) is installed.
[04/09 22:13:43    348s] #
[04/09 22:13:43    348s] #Start global routing on Tue Apr  9 22:13:43 2024
[04/09 22:13:43    348s] #
[04/09 22:13:43    348s] #
[04/09 22:13:43    348s] #Start global routing initialization on Tue Apr  9 22:13:43 2024
[04/09 22:13:43    348s] #
[04/09 22:13:43    348s] #Number of eco nets is 3
[04/09 22:13:43    348s] #
[04/09 22:13:43    348s] #Start global routing data preparation on Tue Apr  9 22:13:43 2024
[04/09 22:13:43    348s] #
[04/09 22:13:43    348s] ### build_merged_routing_blockage_rect_list starts on Tue Apr  9 22:13:43 2024 with memory = 1818.20 (MB), peak = 2135.05 (MB)
[04/09 22:13:43    348s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.1 GB
[04/09 22:13:43    348s] #Start routing resource analysis on Tue Apr  9 22:13:43 2024
[04/09 22:13:43    348s] #
[04/09 22:13:43    348s] ### init_is_bin_blocked starts on Tue Apr  9 22:13:43 2024 with memory = 1818.20 (MB), peak = 2135.05 (MB)
[04/09 22:13:43    348s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.1 GB
[04/09 22:13:43    348s] ### PDHT_Row_Thread::compute_flow_cap starts on Tue Apr  9 22:13:43 2024 with memory = 1828.48 (MB), peak = 2135.05 (MB)
[04/09 22:13:44    348s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.1 GB
[04/09 22:13:44    348s] ### adjust_flow_cap starts on Tue Apr  9 22:13:44 2024 with memory = 1829.29 (MB), peak = 2135.05 (MB)
[04/09 22:13:44    348s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.1 GB
[04/09 22:13:44    348s] ### adjust_flow_per_partial_route_obs starts on Tue Apr  9 22:13:44 2024 with memory = 1829.29 (MB), peak = 2135.05 (MB)
[04/09 22:13:44    348s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.1 GB
[04/09 22:13:44    348s] ### set_via_blocked starts on Tue Apr  9 22:13:44 2024 with memory = 1829.29 (MB), peak = 2135.05 (MB)
[04/09 22:13:44    348s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.1 GB
[04/09 22:13:44    348s] ### copy_flow starts on Tue Apr  9 22:13:44 2024 with memory = 1829.29 (MB), peak = 2135.05 (MB)
[04/09 22:13:44    348s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.1 GB
[04/09 22:13:44    348s] #Routing resource analysis is done on Tue Apr  9 22:13:44 2024
[04/09 22:13:44    348s] #
[04/09 22:13:44    348s] ### report_flow_cap starts on Tue Apr  9 22:13:44 2024 with memory = 1829.29 (MB), peak = 2135.05 (MB)
[04/09 22:13:44    348s] #  Resource Analysis:
[04/09 22:13:44    348s] #
[04/09 22:13:44    348s] #               Routing  #Avail      #Track     #Total     %Gcell
[04/09 22:13:44    348s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[04/09 22:13:44    348s] #  --------------------------------------------------------------
[04/09 22:13:44    348s] #  M1             H        5626        2269       69432    24.85%
[04/09 22:13:44    348s] #  M2             V        5629        2266       69432    26.25%
[04/09 22:13:44    348s] #  M3             H        2870        1077       69432    24.50%
[04/09 22:13:44    348s] #  M4             V        3640         307       69432     5.16%
[04/09 22:13:44    348s] #  M5             H        1830         143       69432     4.99%
[04/09 22:13:44    348s] #  M6             V        1928          45       69432     0.03%
[04/09 22:13:44    348s] #  M7             H         942          44       69432     1.18%
[04/09 22:13:44    348s] #  M8             V         946          40       69432     2.20%
[04/09 22:13:44    348s] #  M9             H         492           1       69432     0.08%
[04/09 22:13:44    348s] #  MRDL           V         233          12       69432    11.24%
[04/09 22:13:44    348s] #  --------------------------------------------------------------
[04/09 22:13:44    348s] #  Total                  24138      11.55%      694320    10.05%
[04/09 22:13:44    348s] #
[04/09 22:13:44    348s] #  3 nets (0.54%) with 1 preferred extra spacing.
[04/09 22:13:44    348s] #
[04/09 22:13:44    348s] #
[04/09 22:13:44    348s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.1 GB
[04/09 22:13:44    348s] ### analyze_m2_tracks starts on Tue Apr  9 22:13:44 2024 with memory = 1829.29 (MB), peak = 2135.05 (MB)
[04/09 22:13:44    348s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.1 GB
[04/09 22:13:44    348s] ### report_initial_resource starts on Tue Apr  9 22:13:44 2024 with memory = 1829.29 (MB), peak = 2135.05 (MB)
[04/09 22:13:44    348s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.1 GB
[04/09 22:13:44    348s] ### mark_pg_pins_accessibility starts on Tue Apr  9 22:13:44 2024 with memory = 1829.29 (MB), peak = 2135.05 (MB)
[04/09 22:13:44    348s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.1 GB
[04/09 22:13:44    348s] ### set_net_region starts on Tue Apr  9 22:13:44 2024 with memory = 1829.29 (MB), peak = 2135.05 (MB)
[04/09 22:13:44    348s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.1 GB
[04/09 22:13:44    348s] #
[04/09 22:13:44    348s] #Global routing data preparation is done on Tue Apr  9 22:13:44 2024
[04/09 22:13:44    348s] #
[04/09 22:13:44    348s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1829.29 (MB), peak = 2135.05 (MB)
[04/09 22:13:44    348s] #
[04/09 22:13:44    348s] ### prepare_level starts on Tue Apr  9 22:13:44 2024 with memory = 1829.29 (MB), peak = 2135.05 (MB)
[04/09 22:13:44    348s] ### init level 1 starts on Tue Apr  9 22:13:44 2024 with memory = 1829.29 (MB), peak = 2135.05 (MB)
[04/09 22:13:44    348s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.1 GB
[04/09 22:13:44    348s] ### Level 1 hgrid = 263 X 264
[04/09 22:13:44    348s] ### prepare_level_flow starts on Tue Apr  9 22:13:44 2024 with memory = 1829.29 (MB), peak = 2135.05 (MB)
[04/09 22:13:44    348s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.1 GB
[04/09 22:13:44    348s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.1 GB
[04/09 22:13:44    348s] #
[04/09 22:13:44    348s] #Global routing initialization is done on Tue Apr  9 22:13:44 2024
[04/09 22:13:44    348s] #
[04/09 22:13:44    348s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1829.29 (MB), peak = 2135.05 (MB)
[04/09 22:13:44    348s] #
[04/09 22:13:44    348s] #start global routing iteration 1...
[04/09 22:13:44    348s] ### init_flow_edge starts on Tue Apr  9 22:13:44 2024 with memory = 1829.29 (MB), peak = 2135.05 (MB)
[04/09 22:13:44    348s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.1 GB
[04/09 22:13:44    348s] ### routing at level 1 (topmost level) iter 0
[04/09 22:13:44    348s] ### measure_qor starts on Tue Apr  9 22:13:44 2024 with memory = 1829.79 (MB), peak = 2135.05 (MB)
[04/09 22:13:44    348s] ### measure_congestion starts on Tue Apr  9 22:13:44 2024 with memory = 1829.79 (MB), peak = 2135.05 (MB)
[04/09 22:13:44    348s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.1 GB
[04/09 22:13:44    348s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.1 GB
[04/09 22:13:44    348s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1829.54 (MB), peak = 2135.05 (MB)
[04/09 22:13:44    348s] #
[04/09 22:13:44    348s] #start global routing iteration 2...
[04/09 22:13:44    348s] ### routing at level 1 (topmost level) iter 1
[04/09 22:13:44    348s] ### measure_qor starts on Tue Apr  9 22:13:44 2024 with memory = 1829.79 (MB), peak = 2135.05 (MB)
[04/09 22:13:44    348s] ### measure_congestion starts on Tue Apr  9 22:13:44 2024 with memory = 1829.79 (MB), peak = 2135.05 (MB)
[04/09 22:13:44    349s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.1 GB
[04/09 22:13:44    349s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.1 GB
[04/09 22:13:44    349s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1829.54 (MB), peak = 2135.05 (MB)
[04/09 22:13:44    349s] #
[04/09 22:13:44    349s] ### route_end starts on Tue Apr  9 22:13:44 2024 with memory = 1829.54 (MB), peak = 2135.05 (MB)
[04/09 22:13:44    349s] #
[04/09 22:13:44    349s] #Total number of trivial nets (e.g. < 2 pins) = 227 (skipped).
[04/09 22:13:44    349s] #Total number of routable nets = 332.
[04/09 22:13:44    349s] #Total number of nets in the design = 559.
[04/09 22:13:44    349s] #
[04/09 22:13:44    349s] #332 routable nets have routed wires.
[04/09 22:13:44    349s] #5 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[04/09 22:13:44    349s] #
[04/09 22:13:44    349s] #Routed nets constraints summary:
[04/09 22:13:44    349s] #-----------------------------
[04/09 22:13:44    349s] #        Rules   Unconstrained  
[04/09 22:13:44    349s] #-----------------------------
[04/09 22:13:44    349s] #      Default               3  
[04/09 22:13:44    349s] #     CTS_RULE               0  
[04/09 22:13:44    349s] #-----------------------------
[04/09 22:13:44    349s] #        Total               3  
[04/09 22:13:44    349s] #-----------------------------
[04/09 22:13:44    349s] #
[04/09 22:13:44    349s] #Routing constraints summary of the whole design:
[04/09 22:13:44    349s] #----------------------------------------------------------------------------
[04/09 22:13:44    349s] #        Rules   Pref Extra Space   Pref Layer   Avoid Detour   Unconstrained  
[04/09 22:13:44    349s] #----------------------------------------------------------------------------
[04/09 22:13:44    349s] #      Default                  3            0              0             327  
[04/09 22:13:44    349s] #     CTS_RULE                  0            2              2               0  
[04/09 22:13:44    349s] #----------------------------------------------------------------------------
[04/09 22:13:44    349s] #        Total                  3            2              2             327  
[04/09 22:13:44    349s] #----------------------------------------------------------------------------
[04/09 22:13:44    349s] #
[04/09 22:13:44    349s] ### adjust_flow_per_partial_route_obs starts on Tue Apr  9 22:13:44 2024 with memory = 1829.54 (MB), peak = 2135.05 (MB)
[04/09 22:13:44    349s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.1 GB
[04/09 22:13:44    349s] ### cal_base_flow starts on Tue Apr  9 22:13:44 2024 with memory = 1829.54 (MB), peak = 2135.05 (MB)
[04/09 22:13:44    349s] ### init_flow_edge starts on Tue Apr  9 22:13:44 2024 with memory = 1829.54 (MB), peak = 2135.05 (MB)
[04/09 22:13:44    349s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.1 GB
[04/09 22:13:44    349s] ### cal_flow starts on Tue Apr  9 22:13:44 2024 with memory = 1829.54 (MB), peak = 2135.05 (MB)
[04/09 22:13:44    349s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.1 GB
[04/09 22:13:44    349s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.1 GB
[04/09 22:13:44    349s] ### report_overcon starts on Tue Apr  9 22:13:44 2024 with memory = 1829.54 (MB), peak = 2135.05 (MB)
[04/09 22:13:44    349s] #
[04/09 22:13:44    349s] #  Congestion Analysis: (blocked Gcells are excluded)
[04/09 22:13:44    349s] #
[04/09 22:13:44    349s] #                 OverCon          
[04/09 22:13:44    349s] #                  #Gcell    %Gcell
[04/09 22:13:44    349s] #     Layer           (1)   OverCon  Flow/Cap
[04/09 22:13:44    349s] #  ----------------------------------------------
[04/09 22:13:44    349s] #  M1            0(0.00%)   (0.00%)     0.03  
[04/09 22:13:44    349s] #  M2            0(0.00%)   (0.00%)     0.02  
[04/09 22:13:44    349s] #  M3            0(0.00%)   (0.00%)     0.01  
[04/09 22:13:44    349s] #  M4            0(0.00%)   (0.00%)     0.03  
[04/09 22:13:44    349s] #  M5            0(0.00%)   (0.00%)     0.03  
[04/09 22:13:44    349s] #  M6            0(0.00%)   (0.00%)     0.02  
[04/09 22:13:44    349s] #  M7            0(0.00%)   (0.00%)     0.02  
[04/09 22:13:44    349s] #  M8            0(0.00%)   (0.00%)     0.01  
[04/09 22:13:44    349s] #  M9            0(0.00%)   (0.00%)     0.00  
[04/09 22:13:44    349s] #  MRDL          0(0.00%)   (0.00%)     0.00  
[04/09 22:13:44    349s] #  ----------------------------------------------
[04/09 22:13:44    349s] #     Total      0(0.00%)   (0.00%)
[04/09 22:13:44    349s] #
[04/09 22:13:44    349s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[04/09 22:13:44    349s] #  Overflow after GR: 0.00% H + 0.00% V
[04/09 22:13:44    349s] #
[04/09 22:13:44    349s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.1 GB
[04/09 22:13:44    349s] ### cal_base_flow starts on Tue Apr  9 22:13:44 2024 with memory = 1829.54 (MB), peak = 2135.05 (MB)
[04/09 22:13:44    349s] ### init_flow_edge starts on Tue Apr  9 22:13:44 2024 with memory = 1829.54 (MB), peak = 2135.05 (MB)
[04/09 22:13:44    349s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.1 GB
[04/09 22:13:44    349s] ### cal_flow starts on Tue Apr  9 22:13:44 2024 with memory = 1829.54 (MB), peak = 2135.05 (MB)
[04/09 22:13:44    349s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.1 GB
[04/09 22:13:44    349s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.1 GB
[04/09 22:13:44    349s] ### generate_cong_map_content starts on Tue Apr  9 22:13:44 2024 with memory = 1829.54 (MB), peak = 2135.05 (MB)
[04/09 22:13:44    349s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.1 GB
[04/09 22:13:44    349s] ### update starts on Tue Apr  9 22:13:44 2024 with memory = 1829.73 (MB), peak = 2135.05 (MB)
[04/09 22:13:44    349s] #Complete Global Routing.
[04/09 22:13:44    349s] #Total number of nets with non-default rule or having extra spacing = 8
[04/09 22:13:44    349s] #Total wire length = 36651 um.
[04/09 22:13:44    349s] #Total half perimeter of net bounding box = 32201 um.
[04/09 22:13:44    349s] #Total wire length on LAYER M1 = 4301 um.
[04/09 22:13:44    349s] #Total wire length on LAYER M2 = 12484 um.
[04/09 22:13:44    349s] #Total wire length on LAYER M3 = 6763 um.
[04/09 22:13:44    349s] #Total wire length on LAYER M4 = 2587 um.
[04/09 22:13:44    349s] #Total wire length on LAYER M5 = 2005 um.
[04/09 22:13:44    349s] #Total wire length on LAYER M6 = 6581 um.
[04/09 22:13:44    349s] #Total wire length on LAYER M7 = 1921 um.
[04/09 22:13:44    349s] #Total wire length on LAYER M8 = 10 um.
[04/09 22:13:44    349s] #Total wire length on LAYER M9 = 0 um.
[04/09 22:13:44    349s] #Total wire length on LAYER MRDL = 0 um.
[04/09 22:13:44    349s] #Total number of vias = 2393
[04/09 22:13:44    349s] #Up-Via Summary (total 2393):
[04/09 22:13:44    349s] #           
[04/09 22:13:44    349s] #-----------------------
[04/09 22:13:44    349s] # M1               1115
[04/09 22:13:44    349s] # M2                576
[04/09 22:13:44    349s] # M3                223
[04/09 22:13:44    349s] # M4                185
[04/09 22:13:44    349s] # M5                205
[04/09 22:13:44    349s] # M6                 87
[04/09 22:13:44    349s] # M7                  2
[04/09 22:13:44    349s] #-----------------------
[04/09 22:13:44    349s] #                  2393 
[04/09 22:13:44    349s] #
[04/09 22:13:44    349s] ### update cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.1 GB
[04/09 22:13:44    349s] ### report_overcon starts on Tue Apr  9 22:13:44 2024 with memory = 1830.16 (MB), peak = 2135.05 (MB)
[04/09 22:13:44    349s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.1 GB
[04/09 22:13:44    349s] ### report_overcon starts on Tue Apr  9 22:13:44 2024 with memory = 1830.16 (MB), peak = 2135.05 (MB)
[04/09 22:13:44    349s] #Max overcon = 0 track.
[04/09 22:13:44    349s] #Total overcon = 0.00%.
[04/09 22:13:44    349s] #Worst layer Gcell overcon rate = 0.00%.
[04/09 22:13:44    349s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.1 GB
[04/09 22:13:44    349s] ### route_end cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.1 GB
[04/09 22:13:44    349s] ### global_route design signature (53): route=1677577211 net_attr=1738280973
[04/09 22:13:44    349s] #
[04/09 22:13:44    349s] #Global routing statistics:
[04/09 22:13:44    349s] #Cpu time = 00:00:01
[04/09 22:13:44    349s] #Elapsed time = 00:00:01
[04/09 22:13:44    349s] #Increased memory = 11.60 (MB)
[04/09 22:13:44    349s] #Total memory = 1829.73 (MB)
[04/09 22:13:44    349s] #Peak memory = 2135.05 (MB)
[04/09 22:13:44    349s] #
[04/09 22:13:44    349s] #Finished global routing on Tue Apr  9 22:13:44 2024
[04/09 22:13:44    349s] #
[04/09 22:13:44    349s] #
[04/09 22:13:44    349s] ### Time Record (Global Routing) is uninstalled.
[04/09 22:13:44    349s] ### Time Record (Data Preparation) is installed.
[04/09 22:13:44    349s] ### Time Record (Data Preparation) is uninstalled.
[04/09 22:13:44    349s] ### track-assign external-init starts on Tue Apr  9 22:13:44 2024 with memory = 1819.45 (MB), peak = 2135.05 (MB)
[04/09 22:13:44    349s] ### Time Record (Track Assignment) is installed.
[04/09 22:13:44    349s] ### Time Record (Track Assignment) is uninstalled.
[04/09 22:13:44    349s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.1 GB
[04/09 22:13:44    349s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1819.45 (MB), peak = 2135.05 (MB)
[04/09 22:13:44    349s] ### track-assign engine-init starts on Tue Apr  9 22:13:44 2024 with memory = 1819.45 (MB), peak = 2135.05 (MB)
[04/09 22:13:44    349s] ### Time Record (Track Assignment) is installed.
[04/09 22:13:44    349s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.1 GB
[04/09 22:13:44    349s] ### track-assign core-engine starts on Tue Apr  9 22:13:44 2024 with memory = 1819.45 (MB), peak = 2135.05 (MB)
[04/09 22:13:44    349s] #Start Track Assignment.
[04/09 22:13:44    349s] #Done with 1 horizontal wires in 9 hboxes and 0 vertical wires in 9 hboxes.
[04/09 22:13:44    349s] #Done with 0 horizontal wires in 9 hboxes and 0 vertical wires in 9 hboxes.
[04/09 22:13:44    349s] #Complete Track Assignment.
[04/09 22:13:44    349s] #Total number of nets with non-default rule or having extra spacing = 8
[04/09 22:13:44    349s] #Total wire length = 36651 um.
[04/09 22:13:44    349s] #Total half perimeter of net bounding box = 32201 um.
[04/09 22:13:44    349s] #Total wire length on LAYER M1 = 4301 um.
[04/09 22:13:44    349s] #Total wire length on LAYER M2 = 12484 um.
[04/09 22:13:44    349s] #Total wire length on LAYER M3 = 6763 um.
[04/09 22:13:44    349s] #Total wire length on LAYER M4 = 2587 um.
[04/09 22:13:44    349s] #Total wire length on LAYER M5 = 2005 um.
[04/09 22:13:44    349s] #Total wire length on LAYER M6 = 6581 um.
[04/09 22:13:44    349s] #Total wire length on LAYER M7 = 1921 um.
[04/09 22:13:44    349s] #Total wire length on LAYER M8 = 10 um.
[04/09 22:13:44    349s] #Total wire length on LAYER M9 = 0 um.
[04/09 22:13:44    349s] #Total wire length on LAYER MRDL = 0 um.
[04/09 22:13:44    349s] #Total number of vias = 2393
[04/09 22:13:44    349s] #Up-Via Summary (total 2393):
[04/09 22:13:44    349s] #           
[04/09 22:13:44    349s] #-----------------------
[04/09 22:13:44    349s] # M1               1115
[04/09 22:13:44    349s] # M2                576
[04/09 22:13:44    349s] # M3                223
[04/09 22:13:44    349s] # M4                185
[04/09 22:13:44    349s] # M5                205
[04/09 22:13:44    349s] # M6                 87
[04/09 22:13:44    349s] # M7                  2
[04/09 22:13:44    349s] #-----------------------
[04/09 22:13:44    349s] #                  2393 
[04/09 22:13:44    349s] #
[04/09 22:13:44    349s] ### track_assign design signature (56): route=1502635734
[04/09 22:13:44    349s] ### track-assign core-engine cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.1 GB
[04/09 22:13:44    349s] ### Time Record (Track Assignment) is uninstalled.
[04/09 22:13:44    349s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1819.50 (MB), peak = 2135.05 (MB)
[04/09 22:13:44    349s] #
[04/09 22:13:44    349s] #number of short segments in preferred routing layers
[04/09 22:13:44    349s] #	
[04/09 22:13:44    349s] #	
[04/09 22:13:44    349s] #
[04/09 22:13:44    349s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[04/09 22:13:44    349s] #Cpu time = 00:00:01
[04/09 22:13:44    349s] #Elapsed time = 00:00:01
[04/09 22:13:44    349s] #Increased memory = 45.40 (MB)
[04/09 22:13:44    349s] #Total memory = 1819.50 (MB)
[04/09 22:13:44    349s] #Peak memory = 2135.05 (MB)
[04/09 22:13:44    349s] ### Time Record (Detail Routing) is installed.
[04/09 22:13:44    349s] ### drc_pitch = 14000 ( 7.00000 um) drc_range = 7000 ( 3.50000 um) route_pitch = 10000 ( 5.00000 um) patch_pitch = 12004 ( 6.00200 um) top_route_layer = 10 top_pin_layer = 10
[04/09 22:13:44    349s] #
[04/09 22:13:44    349s] #Start Detail Routing..
[04/09 22:13:44    349s] #start initial detail routing ...
[04/09 22:13:44    349s] ### Design has 0 dirty nets, 13 dirty-areas)
[04/09 22:13:49    354s] # ECO: 0.0% of the total area was rechecked for DRC, and 0.2% required routing.
[04/09 22:13:49    354s] #   number of violations = 0
[04/09 22:13:49    354s] #2 out of 326 instances (0.6%) need to be verified(marked ipoed), dirty area = 0.0%.
[04/09 22:13:49    354s] #0.0% of the total area is being checked for drcs
[04/09 22:13:49    354s] #0.0% of the total area was checked
[04/09 22:13:49    354s] ### Routing stats: routing = 0.20% dirty-area = 0.01%
[04/09 22:13:49    354s] #   number of violations = 0
[04/09 22:13:49    354s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1819.02 (MB), peak = 2135.05 (MB)
[04/09 22:13:49    354s] #Complete Detail Routing.
[04/09 22:13:49    354s] #Total number of nets with non-default rule or having extra spacing = 8
[04/09 22:13:49    354s] #Total wire length = 36651 um.
[04/09 22:13:49    354s] #Total half perimeter of net bounding box = 32201 um.
[04/09 22:13:49    354s] #Total wire length on LAYER M1 = 4300 um.
[04/09 22:13:49    354s] #Total wire length on LAYER M2 = 12485 um.
[04/09 22:13:49    354s] #Total wire length on LAYER M3 = 6763 um.
[04/09 22:13:49    354s] #Total wire length on LAYER M4 = 2587 um.
[04/09 22:13:49    354s] #Total wire length on LAYER M5 = 2005 um.
[04/09 22:13:49    354s] #Total wire length on LAYER M6 = 6581 um.
[04/09 22:13:49    354s] #Total wire length on LAYER M7 = 1921 um.
[04/09 22:13:49    354s] #Total wire length on LAYER M8 = 10 um.
[04/09 22:13:49    354s] #Total wire length on LAYER M9 = 0 um.
[04/09 22:13:49    354s] #Total wire length on LAYER MRDL = 0 um.
[04/09 22:13:49    354s] #Total number of vias = 2397
[04/09 22:13:49    354s] #Up-Via Summary (total 2397):
[04/09 22:13:49    354s] #           
[04/09 22:13:49    354s] #-----------------------
[04/09 22:13:49    354s] # M1               1117
[04/09 22:13:49    354s] # M2                578
[04/09 22:13:49    354s] # M3                223
[04/09 22:13:49    354s] # M4                185
[04/09 22:13:49    354s] # M5                205
[04/09 22:13:49    354s] # M6                 87
[04/09 22:13:49    354s] # M7                  2
[04/09 22:13:49    354s] #-----------------------
[04/09 22:13:49    354s] #                  2397 
[04/09 22:13:49    354s] #
[04/09 22:13:49    354s] #Total number of DRC violations = 0
[04/09 22:13:49    354s] ### Time Record (Detail Routing) is uninstalled.
[04/09 22:13:49    354s] #Cpu time = 00:00:05
[04/09 22:13:49    354s] #Elapsed time = 00:00:05
[04/09 22:13:49    354s] #Increased memory = -0.48 (MB)
[04/09 22:13:49    354s] #Total memory = 1819.02 (MB)
[04/09 22:13:49    354s] #Peak memory = 2135.05 (MB)
[04/09 22:13:49    354s] #detailRoute Statistics:
[04/09 22:13:49    354s] #Cpu time = 00:00:05
[04/09 22:13:49    354s] #Elapsed time = 00:00:05
[04/09 22:13:49    354s] #Increased memory = -0.48 (MB)
[04/09 22:13:49    354s] #Total memory = 1819.02 (MB)
[04/09 22:13:49    354s] #Peak memory = 2135.05 (MB)
[04/09 22:13:49    354s] #Skip updating routing design signature in db-snapshot flow
[04/09 22:13:49    354s] ### global_detail_route design signature (62): route=981338204 flt_obj=0 vio=1905142130 shield_wire=1
[04/09 22:13:49    354s] ### Time Record (DB Export) is installed.
[04/09 22:13:49    354s] ### export design design signature (63): route=981338204 fixed_route=1799950672 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=516071558 dirty_area=0 del_dirty_area=0 cell=1251432853 placement=1642225455 pin_access=1178639585 inst_pattern=617446846
[04/09 22:13:49    354s] #	no debugging net set
[04/09 22:13:49    354s] ### Time Record (DB Export) is uninstalled.
[04/09 22:13:49    354s] ### Time Record (Post Callback) is installed.
[04/09 22:13:50    354s] ### Time Record (Post Callback) is uninstalled.
[04/09 22:13:50    354s] #
[04/09 22:13:50    354s] #globalDetailRoute statistics:
[04/09 22:13:50    354s] #Cpu time = 00:00:07
[04/09 22:13:50    354s] #Elapsed time = 00:00:07
[04/09 22:13:50    354s] #Increased memory = -73.24 (MB)
[04/09 22:13:50    354s] #Total memory = 1723.46 (MB)
[04/09 22:13:50    354s] #Peak memory = 2135.05 (MB)
[04/09 22:13:50    354s] #Number of warnings = 21
[04/09 22:13:50    354s] #Total number of warnings = 90
[04/09 22:13:50    354s] #Number of fails = 0
[04/09 22:13:50    354s] #Total number of fails = 0
[04/09 22:13:50    354s] #Complete globalDetailRoute on Tue Apr  9 22:13:50 2024
[04/09 22:13:50    354s] #
[04/09 22:13:50    354s] ### import design signature (64): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1178639585 inst_pattern=1
[04/09 22:13:50    354s] ### Time Record (globalDetailRoute) is uninstalled.
[04/09 22:13:50    354s] ### 
[04/09 22:13:50    354s] ###   Scalability Statistics
[04/09 22:13:50    354s] ### 
[04/09 22:13:50    354s] ### --------------------------------+----------------+----------------+----------------+
[04/09 22:13:50    354s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[04/09 22:13:50    354s] ### --------------------------------+----------------+----------------+----------------+
[04/09 22:13:50    354s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[04/09 22:13:50    354s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[04/09 22:13:50    354s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[04/09 22:13:50    354s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[04/09 22:13:50    354s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[04/09 22:13:50    354s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[04/09 22:13:50    354s] ###   Instance Pin Access           |        00:00:00|        00:00:00|             1.0|
[04/09 22:13:50    354s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[04/09 22:13:50    354s] ###   Global Routing                |        00:00:01|        00:00:01|             1.0|
[04/09 22:13:50    354s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[04/09 22:13:50    354s] ###   Detail Routing                |        00:00:05|        00:00:05|             1.0|
[04/09 22:13:50    354s] ###   Entire Command                |        00:00:07|        00:00:07|             1.0|
[04/09 22:13:50    354s] ### --------------------------------+----------------+----------------+----------------+
[04/09 22:13:50    354s] ### 
[04/09 22:13:50    354s] *** EcoRoute #1 [finish] (optDesign #2) : cpu/real = 0:00:07.2/0:00:07.1 (1.0), totSession cpu/real = 0:05:54.8/0:07:27.9 (0.8), mem = 2181.9M
[04/09 22:13:50    354s] 
[04/09 22:13:50    354s] =============================================================================================
[04/09 22:13:50    354s]  Step TAT Report : EcoRoute #1 / optDesign #2                                   21.14-s109_1
[04/09 22:13:50    354s] =============================================================================================
[04/09 22:13:50    354s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/09 22:13:50    354s] ---------------------------------------------------------------------------------------------
[04/09 22:13:50    354s] [ GlobalRoute            ]      1   0:00:00.7  (   9.9 % )     0:00:00.7 /  0:00:00.7    1.0
[04/09 22:13:50    354s] [ DetailRoute            ]      1   0:00:05.2  (  72.7 % )     0:00:05.2 /  0:00:05.1    1.0
[04/09 22:13:50    354s] [ MISC                   ]          0:00:01.2  (  17.4 % )     0:00:01.2 /  0:00:01.3    1.0
[04/09 22:13:50    354s] ---------------------------------------------------------------------------------------------
[04/09 22:13:50    354s]  EcoRoute #1 TOTAL                  0:00:07.1  ( 100.0 % )     0:00:07.1 /  0:00:07.2    1.0
[04/09 22:13:50    354s] ---------------------------------------------------------------------------------------------
[04/09 22:13:50    354s] 
[04/09 22:13:50    354s] **optDesign ... cpu = 0:00:33, real = 0:00:37, mem = 1723.4M, totSessionCpu=0:05:55 **
[04/09 22:13:50    354s] New Signature Flow (restoreNanoRouteOptions) ....
[04/09 22:13:50    354s] **INFO: flowCheckPoint #6 PostEcoSummary
[04/09 22:13:50    354s] **WARN: (IMPEXT-6191):	Using a captable file is not recommended for process nodes less than or equal to 32 nm due to parasitic accuracy concerns. The Quantus QRC technology file should be specified for all RC corners using the command create_rc_corner or update_rc_corner, which will then be used for preRoute and postRoute(effort level medium or high or signoff) extraction engines.
[04/09 22:13:50    354s] Type 'man IMPEXT-6191' for more detail.
[04/09 22:13:50    354s] Extraction called for design 'fifo1_sram' of instances=326 and nets=559 using extraction engine 'postRoute' at effort level 'low' .
[04/09 22:13:50    354s] PostRoute (effortLevel low) RC Extraction called for design fifo1_sram.
[04/09 22:13:50    354s] RC Extraction called in multi-corner(2) mode.
[04/09 22:13:50    354s] Process corner(s) are loaded.
[04/09 22:13:50    354s]  Corner: cmax
[04/09 22:13:50    354s]  Corner: cmin
[04/09 22:13:50    354s] extractDetailRC Option : -outfile /tmp/innovus_temp_20364_auto.ece.pdx.edu_routh_AVzDJc/fifo1_sram_20364_lG8PQP.rcdb.d -maxResLength 200  -extended
[04/09 22:13:50    354s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[04/09 22:13:50    354s]       RC Corner Indexes            0       1   
[04/09 22:13:50    354s] Capacitance Scaling Factor   : 1.00000 1.00000 
[04/09 22:13:50    354s] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[04/09 22:13:50    354s] Resistance Scaling Factor    : 1.00000 1.00000 
[04/09 22:13:50    354s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[04/09 22:13:50    354s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[04/09 22:13:50    354s] Shrink Factor                : 1.00000
[04/09 22:13:50    354s] 
[04/09 22:13:50    354s] Trim Metal Layers:
[04/09 22:13:50    354s] LayerId::1 widthSet size::4
[04/09 22:13:50    354s] LayerId::2 widthSet size::4
[04/09 22:13:50    354s] LayerId::3 widthSet size::5
[04/09 22:13:50    354s] LayerId::4 widthSet size::5
[04/09 22:13:50    354s] LayerId::5 widthSet size::5
[04/09 22:13:50    354s] LayerId::6 widthSet size::5
[04/09 22:13:50    354s] LayerId::7 widthSet size::5
[04/09 22:13:50    354s] LayerId::8 widthSet size::5
[04/09 22:13:50    354s] LayerId::9 widthSet size::4
[04/09 22:13:50    354s] LayerId::10 widthSet size::2
[04/09 22:13:50    354s] eee: pegSigSF::1.070000
[04/09 22:13:50    354s] Initializing multi-corner capacitance tables ... 
[04/09 22:13:51    355s] Initializing multi-corner resistance tables ...
[04/09 22:13:51    355s] eee: l::1 avDens::0.096011 usedTrk::10818.743006 availTrk::112682.147875 sigTrk::10818.743006
[04/09 22:13:51    355s] eee: l::2 avDens::0.045225 usedTrk::749.498325 availTrk::16572.705595 sigTrk::749.498325
[04/09 22:13:51    355s] eee: l::3 avDens::0.054518 usedTrk::424.681400 availTrk::7789.787359 sigTrk::424.681400
[04/09 22:13:51    355s] eee: l::4 avDens::0.032479 usedTrk::1865.068120 availTrk::57423.917873 sigTrk::1865.068120
[04/09 22:13:51    355s] eee: l::5 avDens::0.069688 usedTrk::2008.364832 availTrk::28819.541716 sigTrk::2008.364832
[04/09 22:13:51    355s] eee: l::6 avDens::0.069086 usedTrk::2526.823742 availTrk::36575.000000 sigTrk::2526.823742
[04/09 22:13:51    355s] eee: l::7 avDens::0.093150 usedTrk::1644.555861 availTrk::17655.000000 sigTrk::1644.555861
[04/09 22:13:51    355s] eee: l::8 avDens::0.063686 usedTrk::694.412919 availTrk::10903.750000 sigTrk::694.412919
[04/09 22:13:51    355s] eee: l::9 avDens::0.027065 usedTrk::6.698565 availTrk::247.500000 sigTrk::6.698565
[04/09 22:13:51    355s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/09 22:13:51    355s] eee: LAM: n=32 LLS=2-3 HLS=3-5 rDens=0.306122 uaWl=1.000000 uaWlH=0.321923 aWlH=0.000000 lMod=0 pMax=0.867100 pMod=80 wcR=0.472500 newSi=0.001600 wHLS=1.181250 siPrev=0 viaL=0.000000
[04/09 22:13:51    355s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2181.9M)
[04/09 22:13:51    355s] Creating parasitic data file '/tmp/innovus_temp_20364_auto.ece.pdx.edu_routh_AVzDJc/fifo1_sram_20364_lG8PQP.rcdb.d' for storing RC.
[04/09 22:13:52    356s] Extracted 10.0422% (CPU Time= 0:00:01.6  MEM= 2619.8M)
[04/09 22:13:52    356s] Extracted 20.0543% (CPU Time= 0:00:01.6  MEM= 2619.8M)
[04/09 22:13:52    356s] Extracted 30.0362% (CPU Time= 0:00:01.6  MEM= 2619.8M)
[04/09 22:13:52    356s] Extracted 40.0483% (CPU Time= 0:00:01.7  MEM= 2619.8M)
[04/09 22:13:52    356s] Extracted 50.0603% (CPU Time= 0:00:01.7  MEM= 2619.8M)
[04/09 22:13:52    356s] Extracted 60.0422% (CPU Time= 0:00:01.7  MEM= 2619.8M)
[04/09 22:13:52    356s] Extracted 70.0543% (CPU Time= 0:00:01.8  MEM= 2619.8M)
[04/09 22:13:52    356s] Extracted 80.0362% (CPU Time= 0:00:01.8  MEM= 2619.8M)
[04/09 22:13:52    356s] Extracted 90.0483% (CPU Time= 0:00:01.9  MEM= 2619.8M)
[04/09 22:13:53    357s] Extracted 100% (CPU Time= 0:00:02.4  MEM= 2619.8M)
[04/09 22:13:53    357s] Number of Extracted Resistors     : 6005
[04/09 22:13:53    357s] Number of Extracted Ground Cap.   : 6070
[04/09 22:13:53    357s] Number of Extracted Coupling Cap. : 14488
[04/09 22:13:53    357s] Opening parasitic data file '/tmp/innovus_temp_20364_auto.ece.pdx.edu_routh_AVzDJc/fifo1_sram_20364_lG8PQP.rcdb.d' for reading (mem: 2588.500M)
[04/09 22:13:53    357s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[04/09 22:13:53    357s]  Corner: cmax
[04/09 22:13:53    357s]  Corner: cmin
[04/09 22:13:53    357s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2588.5M)
[04/09 22:13:53    357s] Creating parasitic data file '/tmp/innovus_temp_20364_auto.ece.pdx.edu_routh_AVzDJc/fifo1_sram_20364_lG8PQP.rcdb_Filter.rcdb.d' for storing RC.
[04/09 22:13:54    357s] Closing parasitic data file '/tmp/innovus_temp_20364_auto.ece.pdx.edu_routh_AVzDJc/fifo1_sram_20364_lG8PQP.rcdb.d': 347 access done (mem: 2588.500M)
[04/09 22:13:55    357s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2588.500M)
[04/09 22:13:55    357s] Opening parasitic data file '/tmp/innovus_temp_20364_auto.ece.pdx.edu_routh_AVzDJc/fifo1_sram_20364_lG8PQP.rcdb.d' for reading (mem: 2588.500M)
[04/09 22:13:55    357s] processing rcdb (/tmp/innovus_temp_20364_auto.ece.pdx.edu_routh_AVzDJc/fifo1_sram_20364_lG8PQP.rcdb.d) for hinst (top) of cell (fifo1_sram);
[04/09 22:13:56    358s] Closing parasitic data file '/tmp/innovus_temp_20364_auto.ece.pdx.edu_routh_AVzDJc/fifo1_sram_20364_lG8PQP.rcdb.d': 0 access done (mem: 2588.500M)
[04/09 22:13:56    358s] Lumped Parasitic Loading Completed (total cpu=0:00:00.9, real=0:00:01.0, current mem=2588.500M)
[04/09 22:13:56    358s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:04.0  Real Time: 0:00:06.0  MEM: 2588.500M)
[04/09 22:13:56    358s] **optDesign ... cpu = 0:00:37, real = 0:00:43, mem = 1724.1M, totSessionCpu=0:05:59 **
[04/09 22:13:56    359s] Starting delay calculation for Setup views
[04/09 22:13:56    359s] AAE_INFO: opIsDesignInPostRouteState() is 1
[04/09 22:13:56    359s] AAE_INFO: resetNetProps viewIdx 0 
[04/09 22:13:56    359s] Starting SI iteration 1 using Infinite Timing Windows
[04/09 22:13:56    359s] #################################################################################
[04/09 22:13:56    359s] # Design Stage: PostRoute
[04/09 22:13:56    359s] # Design Name: fifo1_sram
[04/09 22:13:56    359s] # Design Mode: 28nm
[04/09 22:13:56    359s] # Analysis Mode: MMMC OCV 
[04/09 22:13:56    359s] # Parasitics Mode: SPEF/RCDB 
[04/09 22:13:56    359s] # Signoff Settings: SI On 
[04/09 22:13:56    359s] #################################################################################
[04/09 22:13:56    359s] AAE_INFO: 1 threads acquired from CTE.
[04/09 22:13:56    359s] Setting infinite Tws ...
[04/09 22:13:56    359s] First Iteration Infinite Tw... 
[04/09 22:13:56    359s] Calculate early delays in OCV mode...
[04/09 22:13:56    359s] Calculate late delays in OCV mode...
[04/09 22:13:56    359s] Topological Sorting (REAL = 0:00:00.0, MEM = 2186.0M, InitMEM = 2186.0M)
[04/09 22:13:56    359s] Start delay calculation (fullDC) (1 T). (MEM=2186.05)
[04/09 22:13:56    359s] *** Calculating scaling factor for libs_max libraries using the default operating condition of each library.
[04/09 22:13:56    359s] 
[04/09 22:13:56    359s] Trim Metal Layers:
[04/09 22:13:56    359s] LayerId::1 widthSet size::4
[04/09 22:13:56    359s] LayerId::2 widthSet size::4
[04/09 22:13:56    359s] LayerId::3 widthSet size::5
[04/09 22:13:56    359s] LayerId::4 widthSet size::5
[04/09 22:13:56    359s] LayerId::5 widthSet size::5
[04/09 22:13:56    359s] LayerId::6 widthSet size::5
[04/09 22:13:56    359s] LayerId::7 widthSet size::5
[04/09 22:13:56    359s] LayerId::8 widthSet size::5
[04/09 22:13:56    359s] LayerId::9 widthSet size::4
[04/09 22:13:56    359s] LayerId::10 widthSet size::2
[04/09 22:13:56    359s] eee: pegSigSF::1.070000
[04/09 22:13:56    359s] Initializing multi-corner capacitance tables ... 
[04/09 22:13:57    360s] Initializing multi-corner resistance tables ...
[04/09 22:13:57    360s] eee: l::1 avDens::0.096011 usedTrk::10818.743006 availTrk::112682.147875 sigTrk::10818.743006
[04/09 22:13:57    360s] eee: l::2 avDens::0.045225 usedTrk::749.498325 availTrk::16572.705595 sigTrk::749.498325
[04/09 22:13:57    360s] eee: l::3 avDens::0.054518 usedTrk::424.681400 availTrk::7789.787359 sigTrk::424.681400
[04/09 22:13:57    360s] eee: l::4 avDens::0.032479 usedTrk::1865.068120 availTrk::57423.917873 sigTrk::1865.068120
[04/09 22:13:57    360s] eee: l::5 avDens::0.069688 usedTrk::2008.364832 availTrk::28819.541716 sigTrk::2008.364832
[04/09 22:13:57    360s] eee: l::6 avDens::0.069086 usedTrk::2526.823742 availTrk::36575.000000 sigTrk::2526.823742
[04/09 22:13:57    360s] eee: l::7 avDens::0.093150 usedTrk::1644.555861 availTrk::17655.000000 sigTrk::1644.555861
[04/09 22:13:57    360s] eee: l::8 avDens::0.063686 usedTrk::694.412919 availTrk::10903.750000 sigTrk::694.412919
[04/09 22:13:57    360s] eee: l::9 avDens::0.027065 usedTrk::6.698565 availTrk::247.500000 sigTrk::6.698565
[04/09 22:13:57    360s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/09 22:13:57    360s] eee: LAM: n=32 LLS=2-3 HLS=3-5 rDens=0.306122 uaWl=1.000000 uaWlH=0.321923 aWlH=0.000000 lMod=0 pMax=0.867100 pMod=80 wcR=0.472500 newSi=0.001600 wHLS=1.181250 siPrev=0 viaL=0.000000
[04/09 22:13:57    360s] End AAE Lib Interpolated Model. (MEM=2197.66 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/09 22:13:57    360s] Opening parasitic data file '/tmp/innovus_temp_20364_auto.ece.pdx.edu_routh_AVzDJc/fifo1_sram_20364_lG8PQP.rcdb.d' for reading (mem: 2197.656M)
[04/09 22:13:57    360s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2199.7M)
[04/09 22:13:58    361s] Total number of fetched objects 545
[04/09 22:13:58    361s] AAE_INFO-618: Total number of nets in the design is 559,  97.5 percent of the nets selected for SI analysis
[04/09 22:13:58    361s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/09 22:13:58    361s] End delay calculation. (MEM=2212.36 CPU=0:00:00.7 REAL=0:00:01.0)
[04/09 22:13:58    361s] End delay calculation (fullDC). (MEM=2212.36 CPU=0:00:01.8 REAL=0:00:02.0)
[04/09 22:13:58    361s] *** CDM Built up (cpu=0:00:02.0  real=0:00:02.0  mem= 2212.4M) ***
[04/09 22:13:58    361s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2220.4M)
[04/09 22:13:58    361s] Add other clocks and setupCteToAAEClockMapping during iter 1
[04/09 22:13:58    361s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2220.4M)
[04/09 22:13:58    361s] Starting SI iteration 2
[04/09 22:13:58    361s] Calculate early delays in OCV mode...
[04/09 22:13:58    361s] Calculate late delays in OCV mode...
[04/09 22:13:58    361s] Start delay calculation (fullDC) (1 T). (MEM=2190.48)
[04/09 22:13:58    361s] End AAE Lib Interpolated Model. (MEM=2190.48 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/09 22:13:58    361s] Glitch Analysis: View func_max_scenario -- Total Number of Nets Skipped = 0. 
[04/09 22:13:58    361s] Glitch Analysis: View func_max_scenario -- Total Number of Nets Analyzed = 545. 
[04/09 22:13:58    361s] Total number of fetched objects 545
[04/09 22:13:58    361s] AAE_INFO-618: Total number of nets in the design is 559,  0.5 percent of the nets selected for SI analysis
[04/09 22:13:58    361s] End delay calculation. (MEM=2230.65 CPU=0:00:00.0 REAL=0:00:00.0)
[04/09 22:13:58    361s] End delay calculation (fullDC). (MEM=2230.65 CPU=0:00:00.1 REAL=0:00:00.0)
[04/09 22:13:58    361s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2230.6M) ***
[04/09 22:13:59    361s] *** Done Building Timing Graph (cpu=0:00:02.8 real=0:00:03.0 totSessionCpu=0:06:02 mem=2230.6M)
[04/09 22:13:59    361s] End AAE Lib Interpolated Model. (MEM=2230.65 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/09 22:13:59    361s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2230.6M, EPOCH TIME: 1712726039.260023
[04/09 22:13:59    361s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:13:59    361s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:13:59    362s] 
[04/09 22:13:59    362s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 22:13:59    362s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.190, REAL:0.216, MEM:2230.6M, EPOCH TIME: 1712726039.475682
[04/09 22:13:59    362s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2175).
[04/09 22:13:59    362s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:13:59    362s] 
------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 func_max_scenario 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | INPUTS  | OUTPUTS |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.285  |  0.285  |  0.538  |   N/A   |   N/A   |  0.000  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |    0    |   N/A   |   N/A   |
|          All Paths:|   362   |   258   |   148   |   N/A   |   N/A   |    0    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      8 (64)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2265.0M, EPOCH TIME: 1712726039.705883
[04/09 22:13:59    362s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:13:59    362s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:13:59    362s] 
[04/09 22:13:59    362s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 22:13:59    362s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.120, REAL:0.120, MEM:2265.0M, EPOCH TIME: 1712726039.826190
[04/09 22:13:59    362s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2175).
[04/09 22:13:59    362s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:13:59    362s] Density: 0.282%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:41, real = 0:00:46, mem = 1737.8M, totSessionCpu=0:06:02 **
[04/09 22:13:59    362s] Executing marking Critical Nets1
[04/09 22:13:59    362s] **INFO: flowCheckPoint #7 OptimizationRecovery
[04/09 22:13:59    362s] *** Timing Is met
[04/09 22:13:59    362s] *** Check timing (0:00:00.0)
[04/09 22:13:59    362s] Running postRoute recovery in postEcoRoute mode
[04/09 22:13:59    362s] **optDesign ... cpu = 0:00:41, real = 0:00:46, mem = 1737.8M, totSessionCpu=0:06:02 **
[04/09 22:13:59    362s]   Timing/DRV Snapshot: (TGT)
[04/09 22:13:59    362s]      Weighted WNS: 0.000
[04/09 22:13:59    362s]       All  PG WNS: 0.000
[04/09 22:13:59    362s]       High PG WNS: 0.000
[04/09 22:13:59    362s]       All  PG TNS: 0.000
[04/09 22:13:59    362s]       High PG TNS: 0.000
[04/09 22:13:59    362s]       Low  PG TNS: 0.000
[04/09 22:13:59    362s]          Tran DRV: 0 (0)
[04/09 22:13:59    362s]           Cap DRV: 0 (64)
[04/09 22:13:59    362s]        Fanout DRV: 0 (0)
[04/09 22:13:59    362s]            Glitch: 0 (0)
[04/09 22:13:59    362s]    Category Slack: { [L, 0.285] [H, 0.285] }
[04/09 22:13:59    362s] 
[04/09 22:13:59    362s] Checking setup slack degradation ...
[04/09 22:13:59    362s] 
[04/09 22:13:59    362s] Recovery Manager:
[04/09 22:13:59    362s]   Low  Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.133) - Skip
[04/09 22:13:59    362s]   High Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.067) - Skip
[04/09 22:13:59    362s]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 50.000) - Skip
[04/09 22:13:59    362s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Skip
[04/09 22:13:59    362s] 
[04/09 22:13:59    362s] Checking DRV degradation...
[04/09 22:13:59    362s] 
[04/09 22:13:59    362s] Recovery Manager:
[04/09 22:13:59    362s]     Tran DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[04/09 22:13:59    362s]      Cap DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[04/09 22:13:59    362s]   Fanout DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[04/09 22:13:59    362s]       Glitch degradation : 0 (0 -> 0, Margin 20) - Skip
[04/09 22:13:59    362s] 
[04/09 22:13:59    362s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[04/09 22:13:59    362s] Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=2208.23M, totSessionCpu=0:06:03).
[04/09 22:13:59    362s] **optDesign ... cpu = 0:00:41, real = 0:00:46, mem = 1737.8M, totSessionCpu=0:06:03 **
[04/09 22:13:59    362s] 
[04/09 22:13:59    362s] Latch borrow mode reset to max_borrow
[04/09 22:14:00    362s] **INFO: flowCheckPoint #8 FinalSummary
[04/09 22:14:00    362s] Reported timing to dir ./timingReports
[04/09 22:14:00    362s] **optDesign ... cpu = 0:00:41, real = 0:00:47, mem = 1737.4M, totSessionCpu=0:06:03 **
[04/09 22:14:00    362s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2208.2M, EPOCH TIME: 1712726040.129366
[04/09 22:14:00    362s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:14:00    362s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:14:00    362s] 
[04/09 22:14:00    362s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 22:14:00    362s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.140, REAL:0.135, MEM:2208.2M, EPOCH TIME: 1712726040.264614
[04/09 22:14:00    362s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2175).
[04/09 22:14:00    362s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:14:00    362s] Saving timing graph ...
[04/09 22:14:00    363s] Done save timing graph
[04/09 22:14:00    363s] 
[04/09 22:14:00    363s] TimeStamp Deleting Cell Server Begin ...
[04/09 22:14:00    363s] 
[04/09 22:14:00    363s] TimeStamp Deleting Cell Server End ...
[04/09 22:14:00    363s] Starting delay calculation for Hold views
[04/09 22:14:01    363s] AAE_INFO: opIsDesignInPostRouteState() is 1
[04/09 22:14:01    363s] AAE_INFO: resetNetProps viewIdx 1 
[04/09 22:14:01    363s] Starting SI iteration 1 using Infinite Timing Windows
[04/09 22:14:01    363s] #################################################################################
[04/09 22:14:01    363s] # Design Stage: PostRoute
[04/09 22:14:01    363s] # Design Name: fifo1_sram
[04/09 22:14:01    363s] # Design Mode: 28nm
[04/09 22:14:01    363s] # Analysis Mode: MMMC OCV 
[04/09 22:14:01    363s] # Parasitics Mode: SPEF/RCDB 
[04/09 22:14:01    363s] # Signoff Settings: SI On 
[04/09 22:14:01    363s] #################################################################################
[04/09 22:14:01    363s] AAE_INFO: 1 threads acquired from CTE.
[04/09 22:14:01    363s] Setting infinite Tws ...
[04/09 22:14:01    363s] First Iteration Infinite Tw... 
[04/09 22:14:01    363s] Calculate late delays in OCV mode...
[04/09 22:14:01    363s] Calculate early delays in OCV mode...
[04/09 22:14:01    363s] Topological Sorting (REAL = 0:00:00.0, MEM = 2211.0M, InitMEM = 2211.0M)
[04/09 22:14:01    363s] Start delay calculation (fullDC) (1 T). (MEM=2211.04)
[04/09 22:14:01    363s] *** Calculating scaling factor for libs_min libraries using the default operating condition of each library.
[04/09 22:14:01    363s] End AAE Lib Interpolated Model. (MEM=2222.65 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/09 22:14:02    364s] Total number of fetched objects 545
[04/09 22:14:02    364s] AAE_INFO-618: Total number of nets in the design is 559,  98.2 percent of the nets selected for SI analysis
[04/09 22:14:02    364s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/09 22:14:02    364s] End delay calculation. (MEM=2226.46 CPU=0:00:00.6 REAL=0:00:01.0)
[04/09 22:14:02    364s] End delay calculation (fullDC). (MEM=2226.46 CPU=0:00:00.7 REAL=0:00:01.0)
[04/09 22:14:02    364s] *** CDM Built up (cpu=0:00:00.7  real=0:00:01.0  mem= 2226.5M) ***
[04/09 22:14:02    364s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2234.5M)
[04/09 22:14:02    364s] Add other clocks and setupCteToAAEClockMapping during iter 1
[04/09 22:14:02    364s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2234.5M)
[04/09 22:14:02    364s] Starting SI iteration 2
[04/09 22:14:02    364s] Calculate late delays in OCV mode...
[04/09 22:14:02    364s] Calculate early delays in OCV mode...
[04/09 22:14:02    364s] Start delay calculation (fullDC) (1 T). (MEM=2183.58)
[04/09 22:14:02    364s] End AAE Lib Interpolated Model. (MEM=2183.58 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/09 22:14:02    365s] Glitch Analysis: View func_min_scenario -- Total Number of Nets Skipped = 8. 
[04/09 22:14:02    365s] Glitch Analysis: View func_min_scenario -- Total Number of Nets Analyzed = 545. 
[04/09 22:14:02    365s] Total number of fetched objects 545
[04/09 22:14:02    365s] AAE_INFO-618: Total number of nets in the design is 559,  5.4 percent of the nets selected for SI analysis
[04/09 22:14:02    365s] End delay calculation. (MEM=2224.75 CPU=0:00:00.1 REAL=0:00:00.0)
[04/09 22:14:02    365s] End delay calculation (fullDC). (MEM=2224.75 CPU=0:00:00.1 REAL=0:00:00.0)
[04/09 22:14:02    365s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2224.8M) ***
[04/09 22:14:03    365s] *** Done Building Timing Graph (cpu=0:00:01.7 real=0:00:03.0 totSessionCpu=0:06:05 mem=2224.8M)
[04/09 22:14:03    365s] Restoring timing graph ...
[04/09 22:14:04    366s] AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
[04/09 22:14:04    366s] Done restore timing graph
[04/09 22:14:08    366s] 
------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 func_max_scenario 
Hold views included:
 func_min_scenario

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | INPUTS  | OUTPUTS |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.285  |  0.285  |  0.538  |   N/A   |   N/A   |  0.000  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |    0    |   N/A   |   N/A   |
|          All Paths:|   362   |   258   |   148   |   N/A   |   N/A   |    0    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | default | INPUTS  | OUTPUTS |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |  0.012  |   N/A   |   N/A   |  0.000  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |    0    |   N/A   |   N/A   |
|          All Paths:|   346   |   242   |   148   |   N/A   |   N/A   |    0    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      8 (64)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[04/09 22:14:08    366s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2254.5M, EPOCH TIME: 1712726048.708624
[04/09 22:14:08    366s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:14:08    366s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:14:08    367s] 
[04/09 22:14:08    367s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 22:14:08    367s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.190, REAL:0.197, MEM:2254.5M, EPOCH TIME: 1712726048.905743
[04/09 22:14:08    367s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2175).
[04/09 22:14:08    367s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:14:08    367s] Density: 0.282%
Total number of glitch violations: 0
------------------------------------------------------------------
OPERPROF: Starting spInitSiteArr at level 1, MEM:2254.5M, EPOCH TIME: 1712726049.009426
[04/09 22:14:09    367s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:14:09    367s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:14:09    367s] 
[04/09 22:14:09    367s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 22:14:09    367s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.140, REAL:0.131, MEM:2254.5M, EPOCH TIME: 1712726049.140392
[04/09 22:14:09    367s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2175).
[04/09 22:14:09    367s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:14:09    367s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2254.5M, EPOCH TIME: 1712726049.211762
[04/09 22:14:09    367s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:14:09    367s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:14:09    367s] 
[04/09 22:14:09    367s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 22:14:09    367s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.140, REAL:0.136, MEM:2254.5M, EPOCH TIME: 1712726049.348136
[04/09 22:14:09    367s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2175).
[04/09 22:14:09    367s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:14:09    367s] *** Final Summary (holdfix) CPU=0:00:04.9, REAL=0:00:09.0, MEM=2254.5M
[04/09 22:14:09    367s] **optDesign ... cpu = 0:00:46, real = 0:00:56, mem = 1820.6M, totSessionCpu=0:06:08 **
[04/09 22:14:09    367s]  ReSet Options after AAE Based Opt flow 
[04/09 22:14:09    367s] Opt: RC extraction mode changed to 'detail'
[04/09 22:14:09    367s] *** Finished optDesign ***
[04/09 22:14:09    367s] Info: Destroy the CCOpt slew target map.
[04/09 22:14:09    367s] clean pInstBBox. size 0
[04/09 22:14:09    367s] All LLGs are deleted
[04/09 22:14:09    367s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:14:09    367s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:14:09    367s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2254.5M, EPOCH TIME: 1712726049.556364
[04/09 22:14:09    367s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2254.5M, EPOCH TIME: 1712726049.556749
[04/09 22:14:09    367s] Info: pop threads available for lower-level modules during optimization.
[04/09 22:14:09    367s] *** optDesign #2 [finish] : cpu/real = 0:00:46.3/0:00:56.0 (0.8), totSession cpu/real = 0:06:07.8/0:07:47.3 (0.8), mem = 2254.5M
[04/09 22:14:09    367s] 
[04/09 22:14:09    367s] =============================================================================================
[04/09 22:14:09    367s]  Final TAT Report : optDesign #2                                                21.14-s109_1
[04/09 22:14:09    367s] =============================================================================================
[04/09 22:14:09    367s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/09 22:14:09    367s] ---------------------------------------------------------------------------------------------
[04/09 22:14:09    367s] [ InitOpt                ]      1   0:00:02.3  (   4.0 % )     0:00:02.4 /  0:00:02.4    1.0
[04/09 22:14:09    367s] [ DrvOpt                 ]      1   0:00:02.6  (   4.6 % )     0:00:02.6 /  0:00:02.6    1.0
[04/09 22:14:09    367s] [ HoldOpt                ]      1   0:00:01.0  (   1.8 % )     0:00:01.1 /  0:00:01.1    1.0
[04/09 22:14:09    367s] [ ViewPruning            ]     19   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.2
[04/09 22:14:09    367s] [ LayerAssignment        ]      2   0:00:00.5  (   0.8 % )     0:00:00.5 /  0:00:00.5    1.0
[04/09 22:14:09    367s] [ BuildHoldData          ]      1   0:00:03.3  (   5.8 % )     0:00:06.3 /  0:00:05.5    0.9
[04/09 22:14:09    367s] [ OptSummaryReport       ]      8   0:00:05.6  (  10.0 % )     0:00:12.7 /  0:00:08.3    0.7
[04/09 22:14:09    367s] [ DrvReport              ]     10   0:00:04.1  (   7.3 % )     0:00:04.1 /  0:00:00.3    0.1
[04/09 22:14:09    367s] [ SlackTraversorInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 22:14:09    367s] [ CellServerInit         ]      4   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    0.7
[04/09 22:14:09    367s] [ LibAnalyzerInit        ]      2   0:00:02.7  (   4.9 % )     0:00:02.7 /  0:00:02.7    1.0
[04/09 22:14:09    367s] [ CheckPlace             ]      1   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.0
[04/09 22:14:09    367s] [ RefinePlace            ]      1   0:00:00.3  (   0.5 % )     0:00:00.3 /  0:00:00.3    1.0
[04/09 22:14:09    367s] [ ClockDrv               ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.6
[04/09 22:14:09    367s] [ EcoRoute               ]      1   0:00:07.1  (  12.7 % )     0:00:07.1 /  0:00:07.2    1.0
[04/09 22:14:09    367s] [ ExtractRC              ]      2   0:00:11.7  (  21.0 % )     0:00:11.7 /  0:00:07.9    0.7
[04/09 22:14:09    367s] [ TimingUpdate           ]     30   0:00:05.2  (   9.3 % )     0:00:11.0 /  0:00:09.2    0.8
[04/09 22:14:09    367s] [ FullDelayCalc          ]     10   0:00:05.8  (  10.3 % )     0:00:05.8 /  0:00:05.1    0.9
[04/09 22:14:09    367s] [ TimingReport           ]     10   0:00:00.5  (   1.0 % )     0:00:00.5 /  0:00:00.6    1.1
[04/09 22:14:09    367s] [ GenerateReports        ]      2   0:00:00.4  (   0.6 % )     0:00:00.4 /  0:00:00.3    0.8
[04/09 22:14:09    367s] [ MISC                   ]          0:00:02.8  (   5.0 % )     0:00:02.8 /  0:00:02.8    1.0
[04/09 22:14:09    367s] ---------------------------------------------------------------------------------------------
[04/09 22:14:09    367s]  optDesign #2 TOTAL                 0:00:56.0  ( 100.0 % )     0:00:56.0 /  0:00:46.3    0.8
[04/09 22:14:09    367s] ---------------------------------------------------------------------------------------------
[04/09 22:14:09    367s] 
[04/09 22:14:09    367s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -inst *
[04/09 22:14:09    367s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -inst *
[04/09 22:14:09    367s] <CMD> saveDesign fifo1_sram_route.innovus
[04/09 22:14:09    367s] The in-memory database contained RC information but was not saved. To save 
[04/09 22:14:09    367s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[04/09 22:14:09    367s] so it should only be saved when it is really desired.
[04/09 22:14:09    367s] #% Begin save design ... (date=04/09 22:14:09, mem=1819.6M)
[04/09 22:14:09    367s] % Begin Save ccopt configuration ... (date=04/09 22:14:09, mem=1819.6M)
[04/09 22:14:09    368s] % End Save ccopt configuration ... (date=04/09 22:14:09, total cpu=0:00:00.1, real=0:00:00.0, peak res=1820.2M, current mem=1820.2M)
[04/09 22:14:09    368s] % Begin Save netlist data ... (date=04/09 22:14:09, mem=1820.2M)
[04/09 22:14:09    368s] Writing Binary DB to fifo1_sram_route.innovus.dat/fifo1_sram.v.bin in single-threaded mode...
[04/09 22:14:09    368s] % End Save netlist data ... (date=04/09 22:14:09, total cpu=0:00:00.1, real=0:00:00.0, peak res=1820.2M, current mem=1820.2M)
[04/09 22:14:09    368s] Saving symbol-table file ...
[04/09 22:14:10    368s] Saving congestion map file fifo1_sram_route.innovus.dat/fifo1_sram.route.congmap.gz ...
[04/09 22:14:10    368s] % Begin Save AAE data ... (date=04/09 22:14:10, mem=1820.2M)
[04/09 22:14:10    368s] Saving AAE Data ...
[04/09 22:14:11    368s] % End Save AAE data ... (date=04/09 22:14:10, total cpu=0:00:00.1, real=0:00:01.0, peak res=1820.2M, current mem=1820.2M)
[04/09 22:14:11    368s] Saving preference file fifo1_sram_route.innovus.dat/gui.pref.tcl ...
[04/09 22:14:11    368s] Saving mode setting ...
[04/09 22:14:11    368s] Saving global file ...
[04/09 22:14:11    368s] % Begin Save floorplan data ... (date=04/09 22:14:11, mem=1820.5M)
[04/09 22:14:11    368s] Saving floorplan file ...
[04/09 22:14:12    368s] % End Save floorplan data ... (date=04/09 22:14:12, total cpu=0:00:00.1, real=0:00:01.0, peak res=1820.5M, current mem=1820.5M)
[04/09 22:14:12    368s] Saving PG file fifo1_sram_route.innovus.dat/fifo1_sram.pg.gz, version#2, (Created by Innovus v21.14-s109_1 on Tue Apr  9 22:14:12 2024)
[04/09 22:14:12    368s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2255.0M) ***
[04/09 22:14:12    368s] Saving Drc markers ...
[04/09 22:14:12    368s] ... No Drc file written since there is no markers found.
[04/09 22:14:12    368s] % Begin Save placement data ... (date=04/09 22:14:12, mem=1820.6M)
[04/09 22:14:12    368s] ** Saving stdCellPlacement_binary (version# 2) ...
[04/09 22:14:12    368s] Save Adaptive View Pruning View Names to Binary file
[04/09 22:14:12    368s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2258.0M) ***
[04/09 22:14:13    368s] % End Save placement data ... (date=04/09 22:14:12, total cpu=0:00:00.1, real=0:00:01.0, peak res=1820.6M, current mem=1820.6M)
[04/09 22:14:13    368s] % Begin Save routing data ... (date=04/09 22:14:13, mem=1820.6M)
[04/09 22:14:13    368s] Saving route file ...
[04/09 22:14:13    369s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2255.0M) ***
[04/09 22:14:13    369s] % End Save routing data ... (date=04/09 22:14:13, total cpu=0:00:00.1, real=0:00:00.0, peak res=1820.7M, current mem=1820.7M)
[04/09 22:14:13    369s] Saving property file fifo1_sram_route.innovus.dat/fifo1_sram.prop
[04/09 22:14:13    369s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2258.0M) ***
[04/09 22:14:14    369s] #Saving pin access data to file fifo1_sram_route.innovus.dat/fifo1_sram.apa ...
[04/09 22:14:14    369s] #
[04/09 22:14:14    369s] % Begin Save power constraints data ... (date=04/09 22:14:14, mem=1820.7M)
[04/09 22:14:14    369s] % End Save power constraints data ... (date=04/09 22:14:14, total cpu=0:00:00.1, real=0:00:00.0, peak res=1820.7M, current mem=1820.7M)
[04/09 22:14:15    369s] Generated self-contained design fifo1_sram_route.innovus.dat
[04/09 22:14:15    369s] #% End save design ... (date=04/09 22:14:15, total cpu=0:00:02.0, real=0:00:06.0, peak res=1821.0M, current mem=1821.0M)
[04/09 22:14:15    369s] *** Message Summary: 0 warning(s), 0 error(s)
[04/09 22:14:15    369s] 
[04/09 22:14:15    369s] <CMD> report_ccopt_skew_groups -summary -file ../reports/fifo1_sram.innovus.route.ccopt_skew_groups.rpt
[04/09 22:14:15    369s] Clock tree timing engine global stage delay update for max_corner:setup.early...
[04/09 22:14:15    369s] End AAE Lib Interpolated Model. (MEM=2253.05 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/09 22:14:15    369s] Clock tree timing engine global stage delay update for max_corner:setup.early done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/09 22:14:15    369s] Clock tree timing engine global stage delay update for max_corner:setup.late...
[04/09 22:14:15    369s] Clock tree timing engine global stage delay update for max_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/09 22:14:15    369s] Clock tree timing engine global stage delay update for min_corner:hold.early...
[04/09 22:14:15    369s] Clock tree timing engine global stage delay update for min_corner:hold.early done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/09 22:14:15    369s] Clock tree timing engine global stage delay update for min_corner:hold.late...
[04/09 22:14:15    369s] Clock tree timing engine global stage delay update for min_corner:hold.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/09 22:14:15    369s] <CMD> report_ccopt_clock_trees -summary -file ../reports/fifo1_sram.innovus.route.ccopt_clock_trees.rpt
[04/09 22:14:15    369s] Clock tree timing engine global stage delay update for max_corner:setup.early...
[04/09 22:14:15    369s] End AAE Lib Interpolated Model. (MEM=2291.2 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/09 22:14:15    369s] Clock tree timing engine global stage delay update for max_corner:setup.early done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/09 22:14:15    369s] Clock tree timing engine global stage delay update for max_corner:setup.late...
[04/09 22:14:15    370s] Clock tree timing engine global stage delay update for max_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/09 22:14:15    370s] Clock tree timing engine global stage delay update for min_corner:hold.early...
[04/09 22:14:15    370s] Clock tree timing engine global stage delay update for min_corner:hold.early done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/09 22:14:15    370s] Clock tree timing engine global stage delay update for min_corner:hold.late...
[04/09 22:14:15    370s] Clock tree timing engine global stage delay update for min_corner:hold.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/09 22:14:15    370s] (I)      Initializing Steiner engine. 
[04/09 22:14:15    370s] (I)      ======================= Layers ========================
[04/09 22:14:15    370s] (I)      +-----+-----+--------------+---------+--------+-------+
[04/09 22:14:15    370s] (I)      | DB# |  ID |         Name |    Type | #Masks | Extra |
[04/09 22:14:15    370s] (I)      +-----+-----+--------------+---------+--------+-------+
[04/09 22:14:15    370s] (I)      |  33 |   0 |           CO |     cut |      1 |       |
[04/09 22:14:15    370s] (I)      |   1 |   1 |           M1 |    wire |      1 |       |
[04/09 22:14:15    370s] (I)      |  34 |   1 |         VIA1 |     cut |      1 |       |
[04/09 22:14:15    370s] (I)      |   2 |   2 |           M2 |    wire |      1 |       |
[04/09 22:14:15    370s] (I)      |  35 |   2 |         VIA2 |     cut |      1 |       |
[04/09 22:14:15    370s] (I)      |   3 |   3 |           M3 |    wire |      1 |       |
[04/09 22:14:15    370s] (I)      |  36 |   3 |         VIA3 |     cut |      1 |       |
[04/09 22:14:15    370s] (I)      |   4 |   4 |           M4 |    wire |      1 |       |
[04/09 22:14:15    370s] (I)      |  37 |   4 |         VIA4 |     cut |      1 |       |
[04/09 22:14:15    370s] (I)      |   5 |   5 |           M5 |    wire |      1 |       |
[04/09 22:14:15    370s] (I)      |  38 |   5 |         VIA5 |     cut |      1 |       |
[04/09 22:14:15    370s] (I)      |   6 |   6 |           M6 |    wire |      1 |       |
[04/09 22:14:15    370s] (I)      |  39 |   6 |         VIA6 |     cut |      1 |       |
[04/09 22:14:15    370s] (I)      |   7 |   7 |           M7 |    wire |      1 |       |
[04/09 22:14:15    370s] (I)      |  40 |   7 |         VIA7 |     cut |      1 |       |
[04/09 22:14:15    370s] (I)      |   8 |   8 |           M8 |    wire |      1 |       |
[04/09 22:14:15    370s] (I)      |  41 |   8 |         VIA8 |     cut |      1 |       |
[04/09 22:14:15    370s] (I)      |   9 |   9 |           M9 |    wire |      1 |       |
[04/09 22:14:15    370s] (I)      |  42 |   9 |       VIARDL |     cut |      1 |       |
[04/09 22:14:15    370s] (I)      |  10 |  10 |         MRDL |    wire |      1 |       |
[04/09 22:14:15    370s] (I)      +-----+-----+--------------+---------+--------+-------+
[04/09 22:14:15    370s] (I)      |  64 |  64 |        NWELL |   other |        |    MS |
[04/09 22:14:15    370s] (I)      |  65 |  65 |          DNW |   other |        |    MS |
[04/09 22:14:15    370s] (I)      |  66 |  66 |         DIFF |   other |        |    MS |
[04/09 22:14:15    370s] (I)      |  67 |  67 |         PIMP |   other |        |    MS |
[04/09 22:14:15    370s] (I)      |  68 |  68 |         NIMP |   other |        |    MS |
[04/09 22:14:15    370s] (I)      |  69 |  69 |      DIFF_18 |   other |        |    MS |
[04/09 22:14:15    370s] (I)      |  70 |  70 |          PAD |   other |        |    MS |
[04/09 22:14:15    370s] (I)      |  71 |  71 |       ESD_25 |   other |        |    MS |
[04/09 22:14:15    370s] (I)      |  72 |  72 |         SBLK |   other |        |    MS |
[04/09 22:14:15    370s] (I)      |  73 |  73 |       HVTIMP |   other |        |    MS |
[04/09 22:14:15    370s] (I)      |  74 |  74 |       LVTIMP |   other |        |    MS |
[04/09 22:14:15    370s] (I)      |  75 |  75 |        M1PIN |   other |        |    MS |
[04/09 22:14:15    370s] (I)      |  76 |  76 |        M2PIN |   other |        |    MS |
[04/09 22:14:15    370s] (I)      |  77 |  77 |        M3PIN |   other |        |    MS |
[04/09 22:14:15    370s] (I)      |  78 |  78 |        M4PIN |   other |        |    MS |
[04/09 22:14:15    370s] (I)      |  79 |  79 |        M5PIN |   other |        |    MS |
[04/09 22:14:15    370s] (I)      |  80 |  80 |        M6PIN |   other |        |    MS |
[04/09 22:14:15    370s] (I)      |  81 |  81 |        M7PIN |   other |        |    MS |
[04/09 22:14:15    370s] (I)      |  82 |  82 |        M8PIN |   other |        |    MS |
[04/09 22:14:15    370s] (I)      |  83 |  83 |        M9PIN |   other |        |    MS |
[04/09 22:14:15    370s] (I)      |  84 |  84 |     MRDL9PIN |   other |        |    MS |
[04/09 22:14:15    370s] (I)      |  85 |  85 |       HOTNWL |   other |        |    MS |
[04/09 22:14:15    370s] (I)      |  86 |  86 |         DIOD |   other |        |    MS |
[04/09 22:14:15    370s] (I)      |  87 |  87 |       BJTDMY |   other |        |    MS |
[04/09 22:14:15    370s] (I)      |  88 |  88 |          RNW |   other |        |    MS |
[04/09 22:14:15    370s] (I)      |  89 |  89 |        RMARK |   other |        |    MS |
[04/09 22:14:15    370s] (I)      |  90 |  90 |   prBoundary |   other |        |    MS |
[04/09 22:14:15    370s] (I)      |  91 |  91 |         LOGO |   other |        |    MS |
[04/09 22:14:15    370s] (I)      |  92 |  92 |           IP |   other |        |    MS |
[04/09 22:14:15    370s] (I)      |  93 |  93 |          RM1 |   other |        |    MS |
[04/09 22:14:15    370s] (I)      |  94 |  94 |          RM2 |   other |        |    MS |
[04/09 22:14:15    370s] (I)      |  95 |  95 |          RM3 |   other |        |    MS |
[04/09 22:14:15    370s] (I)      |  96 |  96 |          RM4 |   other |        |    MS |
[04/09 22:14:15    370s] (I)      |  97 |  97 |          RM5 |   other |        |    MS |
[04/09 22:14:15    370s] (I)      |  98 |  98 |          RM6 |   other |        |    MS |
[04/09 22:14:15    370s] (I)      |  99 |  99 |          RM7 |   other |        |    MS |
[04/09 22:14:15    370s] (I)      | 100 | 100 |          RM8 |   other |        |    MS |
[04/09 22:14:15    370s] (I)      | 101 | 101 |          RM9 |   other |        |    MS |
[04/09 22:14:15    370s] (I)      | 102 | 102 |      DM1EXCL |   other |        |    MS |
[04/09 22:14:15    370s] (I)      | 103 | 103 |      DM2EXCL |   other |        |    MS |
[04/09 22:14:15    370s] (I)      | 104 | 104 |      DM3EXCL |   other |        |    MS |
[04/09 22:14:15    370s] (I)      | 105 | 105 |      DM4EXCL |   other |        |    MS |
[04/09 22:14:15    370s] (I)      | 106 | 106 |      DM5EXCL |   other |        |    MS |
[04/09 22:14:15    370s] (I)      | 107 | 107 |      DM6EXCL |   other |        |    MS |
[04/09 22:14:15    370s] (I)      | 108 | 108 |      DM7EXCL |   other |        |    MS |
[04/09 22:14:15    370s] (I)      | 109 | 109 |      DM8EXCL |   other |        |    MS |
[04/09 22:14:15    370s] (I)      | 110 | 110 |      DM9EXCL |   other |        |    MS |
[04/09 22:14:15    370s] (I)      | 111 | 111 |      DIFF_25 |   other |        |    MS |
[04/09 22:14:15    370s] (I)      | 112 | 112 |      DIFF_FM |   other |        |    MS |
[04/09 22:14:15    370s] (I)      | 113 | 113 |        PO_FM |   other |        |    MS |
[04/09 22:14:15    370s] (I)      |   0 |   0 |           PO |   other |        |    MS |
[04/09 22:14:15    370s] (I)      | 114 | 114 | OverlapCheck | overlap |        |       |
[04/09 22:14:15    370s] (I)      +-----+-----+--------------+---------+--------+-------+
[04/09 22:14:15    370s] WARNING: For techSite unit, row: (300000, 300000) - (900096, 301672) is outside of core-box: (310032, 310032) - (890064, 890064)
[04/09 22:14:15    370s] WARNING: For techSite unit, row: (300000, 301672) - (900096, 303344) is outside of core-box: (310032, 310032) - (890064, 890064)
[04/09 22:14:15    370s] WARNING: For techSite unit, row: (300000, 303344) - (900096, 305016) is outside of core-box: (310032, 310032) - (890064, 890064)
[04/09 22:14:15    370s] WARNING: For techSite unit, row: (300000, 305016) - (900096, 306688) is outside of core-box: (310032, 310032) - (890064, 890064)
[04/09 22:14:15    370s] WARNING: For techSite unit, row: (300000, 306688) - (900096, 308360) is outside of core-box: (310032, 310032) - (890064, 890064)
[04/09 22:14:15    370s] WARNING: For techSite unit, row: (300000, 308360) - (900096, 310032) is outside of core-box: (310032, 310032) - (890064, 890064)
[04/09 22:14:15    370s] WARNING: For techSite unit, row: (300000, 888544) - (900096, 890216) is outside of core-box: (310032, 310032) - (890064, 890064)
[04/09 22:14:15    370s] WARNING: For techSite unit, row: (300000, 890216) - (900096, 891888) is outside of core-box: (310032, 310032) - (890064, 890064)
[04/09 22:14:15    370s] WARNING: For techSite unit, row: (300000, 891888) - (900096, 893560) is outside of core-box: (310032, 310032) - (890064, 890064)
[04/09 22:14:15    370s] WARNING: For techSite unit, row: (300000, 893560) - (900096, 895232) is outside of core-box: (310032, 310032) - (890064, 890064)
[04/09 22:14:15    370s] WARNING: For techSite unit, row: (300000, 895232) - (900096, 896904) is outside of core-box: (310032, 310032) - (890064, 890064)
[04/09 22:14:15    370s] WARNING: For techSite unit, row: (300000, 896904) - (900096, 898576) is outside of core-box: (310032, 310032) - (890064, 890064)
[04/09 22:14:15    370s] WARNING: For techSite unit, have a total of 12 rows defined outside of core-box
[04/09 22:14:16    371s] Clock DAG hash : 13548666466993538273 13574053425395350675
[04/09 22:14:16    371s] CTS services accumulated run-time stats :
[04/09 22:14:16    371s]   delay calculator: calls=11847, total_wall_time=1.002s, mean_wall_time=0.085ms
[04/09 22:14:16    371s]   legalizer: calls=415, total_wall_time=0.064s, mean_wall_time=0.154ms
[04/09 22:14:16    371s]   steiner router: calls=11721, total_wall_time=0.975s, mean_wall_time=0.083ms
[04/09 22:14:16    371s] <CMD> verify_drc -limit 100000 -report ../reports/fifo1_sram.innovus.route.drc.all.rpt
[04/09 22:14:16    371s] #-limit 100000                           # int, default=100000, user setting
[04/09 22:14:16    371s] #-check_same_via_cell true               # bool, default=false, user setting
[04/09 22:14:16    371s] #-report ../reports/fifo1_sram.innovus.route.drc.all.rpt # string, default="", user setting
[04/09 22:14:16    371s]  *** Starting Verify DRC (MEM: 2384.3) ***
[04/09 22:14:16    371s] 
[04/09 22:14:16    371s]   VERIFY DRC ...... Starting Verification
[04/09 22:14:16    371s]   VERIFY DRC ...... Initializing
[04/09 22:14:16    371s]   VERIFY DRC ...... Deleting Existing Violations
[04/09 22:14:16    371s]   VERIFY DRC ...... Creating Sub-Areas
[04/09 22:14:16    371s]   VERIFY DRC ...... Using new threading
[04/09 22:14:16    371s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 67.200 67.200} 1 of 324
[04/09 22:14:16    371s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[04/09 22:14:16    371s]   VERIFY DRC ...... Sub-Area: {67.200 0.000 134.400 67.200} 2 of 324
[04/09 22:14:16    371s]   VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
[04/09 22:14:16    371s]   VERIFY DRC ...... Sub-Area: {134.400 0.000 201.600 67.200} 3 of 324
[04/09 22:14:16    371s]   VERIFY DRC ...... Sub-Area : 3 complete 0 Viols.
[04/09 22:14:16    371s]   VERIFY DRC ...... Sub-Area: {201.600 0.000 268.800 67.200} 4 of 324
[04/09 22:14:16    371s]   VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.
[04/09 22:14:16    371s]   VERIFY DRC ...... Sub-Area: {268.800 0.000 336.000 67.200} 5 of 324
[04/09 22:14:16    371s]   VERIFY DRC ...... Sub-Area : 5 complete 0 Viols.
[04/09 22:14:16    371s]   VERIFY DRC ...... Sub-Area: {336.000 0.000 403.200 67.200} 6 of 324
[04/09 22:14:16    371s]   VERIFY DRC ...... Sub-Area : 6 complete 0 Viols.
[04/09 22:14:16    371s]   VERIFY DRC ...... Sub-Area: {403.200 0.000 470.400 67.200} 7 of 324
[04/09 22:14:16    371s]   VERIFY DRC ...... Sub-Area : 7 complete 0 Viols.
[04/09 22:14:16    371s]   VERIFY DRC ...... Sub-Area: {470.400 0.000 537.600 67.200} 8 of 324
[04/09 22:14:16    371s]   VERIFY DRC ...... Sub-Area : 8 complete 0 Viols.
[04/09 22:14:16    371s]   VERIFY DRC ...... Sub-Area: {537.600 0.000 604.800 67.200} 9 of 324
[04/09 22:14:16    371s]   VERIFY DRC ...... Sub-Area : 9 complete 0 Viols.
[04/09 22:14:16    371s]   VERIFY DRC ...... Sub-Area: {604.800 0.000 672.000 67.200} 10 of 324
[04/09 22:14:16    371s]   VERIFY DRC ...... Sub-Area : 10 complete 0 Viols.
[04/09 22:14:16    371s]   VERIFY DRC ...... Sub-Area: {672.000 0.000 739.200 67.200} 11 of 324
[04/09 22:14:16    371s]   VERIFY DRC ...... Sub-Area : 11 complete 0 Viols.
[04/09 22:14:16    371s]   VERIFY DRC ...... Sub-Area: {739.200 0.000 806.400 67.200} 12 of 324
[04/09 22:14:16    371s]   VERIFY DRC ...... Sub-Area : 12 complete 0 Viols.
[04/09 22:14:16    371s]   VERIFY DRC ...... Sub-Area: {806.400 0.000 873.600 67.200} 13 of 324
[04/09 22:14:16    371s]   VERIFY DRC ...... Sub-Area : 13 complete 0 Viols.
[04/09 22:14:16    371s]   VERIFY DRC ...... Sub-Area: {873.600 0.000 940.800 67.200} 14 of 324
[04/09 22:14:16    371s]   VERIFY DRC ...... Sub-Area : 14 complete 0 Viols.
[04/09 22:14:16    371s]   VERIFY DRC ...... Sub-Area: {940.800 0.000 1008.000 67.200} 15 of 324
[04/09 22:14:16    371s]   VERIFY DRC ...... Sub-Area : 15 complete 0 Viols.
[04/09 22:14:16    371s]   VERIFY DRC ...... Sub-Area: {1008.000 0.000 1075.200 67.200} 16 of 324
[04/09 22:14:16    371s]   VERIFY DRC ...... Sub-Area : 16 complete 0 Viols.
[04/09 22:14:16    371s]   VERIFY DRC ...... Sub-Area: {1075.200 0.000 1142.400 67.200} 17 of 324
[04/09 22:14:16    371s]   VERIFY DRC ...... Sub-Area : 17 complete 0 Viols.
[04/09 22:14:16    371s]   VERIFY DRC ...... Sub-Area: {1142.400 0.000 1200.096 67.200} 18 of 324
[04/09 22:14:16    371s]   VERIFY DRC ...... Sub-Area : 18 complete 0 Viols.
[04/09 22:14:16    371s]   VERIFY DRC ...... Sub-Area: {0.000 67.200 67.200 134.400} 19 of 324
[04/09 22:14:16    371s]   VERIFY DRC ...... Sub-Area : 19 complete 0 Viols.
[04/09 22:14:16    371s]   VERIFY DRC ...... Sub-Area: {67.200 67.200 134.400 134.400} 20 of 324
[04/09 22:14:16    371s]   VERIFY DRC ...... Sub-Area : 20 complete 0 Viols.
[04/09 22:14:16    371s]   VERIFY DRC ...... Sub-Area: {134.400 67.200 201.600 134.400} 21 of 324
[04/09 22:14:16    371s]   VERIFY DRC ...... Sub-Area : 21 complete 0 Viols.
[04/09 22:14:16    371s]   VERIFY DRC ...... Sub-Area: {201.600 67.200 268.800 134.400} 22 of 324
[04/09 22:14:16    371s]   VERIFY DRC ...... Sub-Area : 22 complete 0 Viols.
[04/09 22:14:16    371s]   VERIFY DRC ...... Sub-Area: {268.800 67.200 336.000 134.400} 23 of 324
[04/09 22:14:16    371s]   VERIFY DRC ...... Sub-Area : 23 complete 0 Viols.
[04/09 22:14:16    371s]   VERIFY DRC ...... Sub-Area: {336.000 67.200 403.200 134.400} 24 of 324
[04/09 22:14:16    371s]   VERIFY DRC ...... Sub-Area : 24 complete 0 Viols.
[04/09 22:14:16    371s]   VERIFY DRC ...... Sub-Area: {403.200 67.200 470.400 134.400} 25 of 324
[04/09 22:14:16    371s]   VERIFY DRC ...... Sub-Area : 25 complete 0 Viols.
[04/09 22:14:16    371s]   VERIFY DRC ...... Sub-Area: {470.400 67.200 537.600 134.400} 26 of 324
[04/09 22:14:16    371s]   VERIFY DRC ...... Sub-Area : 26 complete 0 Viols.
[04/09 22:14:16    371s]   VERIFY DRC ...... Sub-Area: {537.600 67.200 604.800 134.400} 27 of 324
[04/09 22:14:16    371s]   VERIFY DRC ...... Sub-Area : 27 complete 0 Viols.
[04/09 22:14:16    371s]   VERIFY DRC ...... Sub-Area: {604.800 67.200 672.000 134.400} 28 of 324
[04/09 22:14:16    371s]   VERIFY DRC ...... Sub-Area : 28 complete 0 Viols.
[04/09 22:14:16    371s]   VERIFY DRC ...... Sub-Area: {672.000 67.200 739.200 134.400} 29 of 324
[04/09 22:14:16    371s]   VERIFY DRC ...... Sub-Area : 29 complete 0 Viols.
[04/09 22:14:16    371s]   VERIFY DRC ...... Sub-Area: {739.200 67.200 806.400 134.400} 30 of 324
[04/09 22:14:16    371s]   VERIFY DRC ...... Sub-Area : 30 complete 0 Viols.
[04/09 22:14:16    371s]   VERIFY DRC ...... Sub-Area: {806.400 67.200 873.600 134.400} 31 of 324
[04/09 22:14:16    371s]   VERIFY DRC ...... Sub-Area : 31 complete 0 Viols.
[04/09 22:14:16    371s]   VERIFY DRC ...... Sub-Area: {873.600 67.200 940.800 134.400} 32 of 324
[04/09 22:14:16    371s]   VERIFY DRC ...... Sub-Area : 32 complete 0 Viols.
[04/09 22:14:16    371s]   VERIFY DRC ...... Sub-Area: {940.800 67.200 1008.000 134.400} 33 of 324
[04/09 22:14:16    371s]   VERIFY DRC ...... Sub-Area : 33 complete 0 Viols.
[04/09 22:14:16    371s]   VERIFY DRC ...... Sub-Area: {1008.000 67.200 1075.200 134.400} 34 of 324
[04/09 22:14:16    371s]   VERIFY DRC ...... Sub-Area : 34 complete 0 Viols.
[04/09 22:14:16    371s]   VERIFY DRC ...... Sub-Area: {1075.200 67.200 1142.400 134.400} 35 of 324
[04/09 22:14:16    371s]   VERIFY DRC ...... Sub-Area : 35 complete 0 Viols.
[04/09 22:14:16    371s]   VERIFY DRC ...... Sub-Area: {1142.400 67.200 1200.096 134.400} 36 of 324
[04/09 22:14:16    371s]   VERIFY DRC ...... Sub-Area : 36 complete 0 Viols.
[04/09 22:14:16    371s]   VERIFY DRC ...... Sub-Area: {0.000 134.400 67.200 201.600} 37 of 324
[04/09 22:14:16    371s]   VERIFY DRC ...... Sub-Area : 37 complete 0 Viols.
[04/09 22:14:16    371s]   VERIFY DRC ...... Sub-Area: {67.200 134.400 134.400 201.600} 38 of 324
[04/09 22:14:16    371s]   VERIFY DRC ...... Sub-Area : 38 complete 0 Viols.
[04/09 22:14:16    371s]   VERIFY DRC ...... Sub-Area: {134.400 134.400 201.600 201.600} 39 of 324
[04/09 22:14:16    371s]   VERIFY DRC ...... Sub-Area : 39 complete 0 Viols.
[04/09 22:14:16    371s]   VERIFY DRC ...... Sub-Area: {201.600 134.400 268.800 201.600} 40 of 324
[04/09 22:14:16    371s]   VERIFY DRC ...... Sub-Area : 40 complete 0 Viols.
[04/09 22:14:16    371s]   VERIFY DRC ...... Sub-Area: {268.800 134.400 336.000 201.600} 41 of 324
[04/09 22:14:16    371s]   VERIFY DRC ...... Sub-Area : 41 complete 0 Viols.
[04/09 22:14:16    371s]   VERIFY DRC ...... Sub-Area: {336.000 134.400 403.200 201.600} 42 of 324
[04/09 22:14:16    371s]   VERIFY DRC ...... Sub-Area : 42 complete 0 Viols.
[04/09 22:14:16    371s]   VERIFY DRC ...... Sub-Area: {403.200 134.400 470.400 201.600} 43 of 324
[04/09 22:14:16    371s]   VERIFY DRC ...... Sub-Area : 43 complete 0 Viols.
[04/09 22:14:16    371s]   VERIFY DRC ...... Sub-Area: {470.400 134.400 537.600 201.600} 44 of 324
[04/09 22:14:16    371s]   VERIFY DRC ...... Sub-Area : 44 complete 0 Viols.
[04/09 22:14:16    371s]   VERIFY DRC ...... Sub-Area: {537.600 134.400 604.800 201.600} 45 of 324
[04/09 22:14:16    371s]   VERIFY DRC ...... Sub-Area : 45 complete 0 Viols.
[04/09 22:14:16    371s]   VERIFY DRC ...... Sub-Area: {604.800 134.400 672.000 201.600} 46 of 324
[04/09 22:14:16    371s]   VERIFY DRC ...... Sub-Area : 46 complete 0 Viols.
[04/09 22:14:16    371s]   VERIFY DRC ...... Sub-Area: {672.000 134.400 739.200 201.600} 47 of 324
[04/09 22:14:16    371s]   VERIFY DRC ...... Sub-Area : 47 complete 0 Viols.
[04/09 22:14:16    371s]   VERIFY DRC ...... Sub-Area: {739.200 134.400 806.400 201.600} 48 of 324
[04/09 22:14:16    371s]   VERIFY DRC ...... Sub-Area : 48 complete 0 Viols.
[04/09 22:14:16    371s]   VERIFY DRC ...... Sub-Area: {806.400 134.400 873.600 201.600} 49 of 324
[04/09 22:14:16    371s]   VERIFY DRC ...... Sub-Area : 49 complete 0 Viols.
[04/09 22:14:16    371s]   VERIFY DRC ...... Sub-Area: {873.600 134.400 940.800 201.600} 50 of 324
[04/09 22:14:16    371s]   VERIFY DRC ...... Sub-Area : 50 complete 0 Viols.
[04/09 22:14:16    371s]   VERIFY DRC ...... Sub-Area: {940.800 134.400 1008.000 201.600} 51 of 324
[04/09 22:14:16    371s]   VERIFY DRC ...... Sub-Area : 51 complete 0 Viols.
[04/09 22:14:16    371s]   VERIFY DRC ...... Sub-Area: {1008.000 134.400 1075.200 201.600} 52 of 324
[04/09 22:14:16    371s]   VERIFY DRC ...... Sub-Area : 52 complete 0 Viols.
[04/09 22:14:16    371s]   VERIFY DRC ...... Sub-Area: {1075.200 134.400 1142.400 201.600} 53 of 324
[04/09 22:14:16    371s]   VERIFY DRC ...... Sub-Area : 53 complete 0 Viols.
[04/09 22:14:16    371s]   VERIFY DRC ...... Sub-Area: {1142.400 134.400 1200.096 201.600} 54 of 324
[04/09 22:14:16    371s]   VERIFY DRC ...... Sub-Area : 54 complete 0 Viols.
[04/09 22:14:16    371s]   VERIFY DRC ...... Sub-Area: {0.000 201.600 67.200 268.800} 55 of 324
[04/09 22:14:16    371s]   VERIFY DRC ...... Sub-Area : 55 complete 0 Viols.
[04/09 22:14:16    371s]   VERIFY DRC ...... Sub-Area: {67.200 201.600 134.400 268.800} 56 of 324
[04/09 22:14:16    371s]   VERIFY DRC ...... Sub-Area : 56 complete 0 Viols.
[04/09 22:14:16    371s]   VERIFY DRC ...... Sub-Area: {134.400 201.600 201.600 268.800} 57 of 324
[04/09 22:14:16    371s]   VERIFY DRC ...... Sub-Area : 57 complete 0 Viols.
[04/09 22:14:16    371s]   VERIFY DRC ...... Sub-Area: {201.600 201.600 268.800 268.800} 58 of 324
[04/09 22:14:16    371s]   VERIFY DRC ...... Sub-Area : 58 complete 0 Viols.
[04/09 22:14:16    371s]   VERIFY DRC ...... Sub-Area: {268.800 201.600 336.000 268.800} 59 of 324
[04/09 22:14:16    371s]   VERIFY DRC ...... Sub-Area : 59 complete 0 Viols.
[04/09 22:14:16    371s]   VERIFY DRC ...... Sub-Area: {336.000 201.600 403.200 268.800} 60 of 324
[04/09 22:14:16    371s]   VERIFY DRC ...... Sub-Area : 60 complete 0 Viols.
[04/09 22:14:16    371s]   VERIFY DRC ...... Sub-Area: {403.200 201.600 470.400 268.800} 61 of 324
[04/09 22:14:16    371s]   VERIFY DRC ...... Sub-Area : 61 complete 0 Viols.
[04/09 22:14:16    371s]   VERIFY DRC ...... Sub-Area: {470.400 201.600 537.600 268.800} 62 of 324
[04/09 22:14:16    371s]   VERIFY DRC ...... Sub-Area : 62 complete 0 Viols.
[04/09 22:14:16    371s]   VERIFY DRC ...... Sub-Area: {537.600 201.600 604.800 268.800} 63 of 324
[04/09 22:14:16    371s]   VERIFY DRC ...... Sub-Area : 63 complete 0 Viols.
[04/09 22:14:16    371s]   VERIFY DRC ...... Sub-Area: {604.800 201.600 672.000 268.800} 64 of 324
[04/09 22:14:16    371s]   VERIFY DRC ...... Sub-Area : 64 complete 0 Viols.
[04/09 22:14:16    371s]   VERIFY DRC ...... Sub-Area: {672.000 201.600 739.200 268.800} 65 of 324
[04/09 22:14:16    371s]   VERIFY DRC ...... Sub-Area : 65 complete 0 Viols.
[04/09 22:14:16    371s]   VERIFY DRC ...... Sub-Area: {739.200 201.600 806.400 268.800} 66 of 324
[04/09 22:14:16    371s]   VERIFY DRC ...... Sub-Area : 66 complete 0 Viols.
[04/09 22:14:16    371s]   VERIFY DRC ...... Sub-Area: {806.400 201.600 873.600 268.800} 67 of 324
[04/09 22:14:16    371s]   VERIFY DRC ...... Sub-Area : 67 complete 0 Viols.
[04/09 22:14:16    371s]   VERIFY DRC ...... Sub-Area: {873.600 201.600 940.800 268.800} 68 of 324
[04/09 22:14:16    371s]   VERIFY DRC ...... Sub-Area : 68 complete 0 Viols.
[04/09 22:14:16    371s]   VERIFY DRC ...... Sub-Area: {940.800 201.600 1008.000 268.800} 69 of 324
[04/09 22:14:16    371s]   VERIFY DRC ...... Sub-Area : 69 complete 0 Viols.
[04/09 22:14:16    371s]   VERIFY DRC ...... Sub-Area: {1008.000 201.600 1075.200 268.800} 70 of 324
[04/09 22:14:16    371s]   VERIFY DRC ...... Sub-Area : 70 complete 0 Viols.
[04/09 22:14:16    371s]   VERIFY DRC ...... Sub-Area: {1075.200 201.600 1142.400 268.800} 71 of 324
[04/09 22:14:16    371s]   VERIFY DRC ...... Sub-Area : 71 complete 0 Viols.
[04/09 22:14:16    371s]   VERIFY DRC ...... Sub-Area: {1142.400 201.600 1200.096 268.800} 72 of 324
[04/09 22:14:16    371s]   VERIFY DRC ...... Sub-Area : 72 complete 0 Viols.
[04/09 22:14:16    371s]   VERIFY DRC ...... Sub-Area: {0.000 268.800 67.200 336.000} 73 of 324
[04/09 22:14:16    371s]   VERIFY DRC ...... Sub-Area : 73 complete 0 Viols.
[04/09 22:14:16    371s]   VERIFY DRC ...... Sub-Area: {67.200 268.800 134.400 336.000} 74 of 324
[04/09 22:14:16    371s]   VERIFY DRC ...... Sub-Area : 74 complete 0 Viols.
[04/09 22:14:16    371s]   VERIFY DRC ...... Sub-Area: {134.400 268.800 201.600 336.000} 75 of 324
[04/09 22:14:16    371s]   VERIFY DRC ...... Sub-Area : 75 complete 0 Viols.
[04/09 22:14:16    371s]   VERIFY DRC ...... Sub-Area: {201.600 268.800 268.800 336.000} 76 of 324
[04/09 22:14:16    371s]   VERIFY DRC ...... Sub-Area : 76 complete 0 Viols.
[04/09 22:14:16    371s]   VERIFY DRC ...... Sub-Area: {268.800 268.800 336.000 336.000} 77 of 324
[04/09 22:14:16    371s]   VERIFY DRC ...... Sub-Area : 77 complete 0 Viols.
[04/09 22:14:16    371s]   VERIFY DRC ...... Sub-Area: {336.000 268.800 403.200 336.000} 78 of 324
[04/09 22:14:16    371s]   VERIFY DRC ...... Sub-Area : 78 complete 0 Viols.
[04/09 22:14:16    371s]   VERIFY DRC ...... Sub-Area: {403.200 268.800 470.400 336.000} 79 of 324
[04/09 22:14:16    371s]   VERIFY DRC ...... Sub-Area : 79 complete 0 Viols.
[04/09 22:14:16    371s]   VERIFY DRC ...... Sub-Area: {470.400 268.800 537.600 336.000} 80 of 324
[04/09 22:14:17    371s]   VERIFY DRC ...... Sub-Area : 80 complete 0 Viols.
[04/09 22:14:17    371s]   VERIFY DRC ...... Sub-Area: {537.600 268.800 604.800 336.000} 81 of 324
[04/09 22:14:17    371s]   VERIFY DRC ...... Sub-Area : 81 complete 0 Viols.
[04/09 22:14:17    371s]   VERIFY DRC ...... Sub-Area: {604.800 268.800 672.000 336.000} 82 of 324
[04/09 22:14:17    371s]   VERIFY DRC ...... Sub-Area : 82 complete 0 Viols.
[04/09 22:14:17    371s]   VERIFY DRC ...... Sub-Area: {672.000 268.800 739.200 336.000} 83 of 324
[04/09 22:14:17    371s]   VERIFY DRC ...... Sub-Area : 83 complete 0 Viols.
[04/09 22:14:17    371s]   VERIFY DRC ...... Sub-Area: {739.200 268.800 806.400 336.000} 84 of 324
[04/09 22:14:17    371s]   VERIFY DRC ...... Sub-Area : 84 complete 0 Viols.
[04/09 22:14:17    371s]   VERIFY DRC ...... Sub-Area: {806.400 268.800 873.600 336.000} 85 of 324
[04/09 22:14:17    371s]   VERIFY DRC ...... Sub-Area : 85 complete 0 Viols.
[04/09 22:14:17    371s]   VERIFY DRC ...... Sub-Area: {873.600 268.800 940.800 336.000} 86 of 324
[04/09 22:14:17    371s]   VERIFY DRC ...... Sub-Area : 86 complete 0 Viols.
[04/09 22:14:17    371s]   VERIFY DRC ...... Sub-Area: {940.800 268.800 1008.000 336.000} 87 of 324
[04/09 22:14:17    371s]   VERIFY DRC ...... Sub-Area : 87 complete 0 Viols.
[04/09 22:14:17    371s]   VERIFY DRC ...... Sub-Area: {1008.000 268.800 1075.200 336.000} 88 of 324
[04/09 22:14:17    371s]   VERIFY DRC ...... Sub-Area : 88 complete 0 Viols.
[04/09 22:14:17    371s]   VERIFY DRC ...... Sub-Area: {1075.200 268.800 1142.400 336.000} 89 of 324
[04/09 22:14:17    371s]   VERIFY DRC ...... Sub-Area : 89 complete 0 Viols.
[04/09 22:14:17    371s]   VERIFY DRC ...... Sub-Area: {1142.400 268.800 1200.096 336.000} 90 of 324
[04/09 22:14:17    371s]   VERIFY DRC ...... Sub-Area : 90 complete 0 Viols.
[04/09 22:14:17    371s]   VERIFY DRC ...... Sub-Area: {0.000 336.000 67.200 403.200} 91 of 324
[04/09 22:14:17    371s]   VERIFY DRC ...... Sub-Area : 91 complete 0 Viols.
[04/09 22:14:17    371s]   VERIFY DRC ...... Sub-Area: {67.200 336.000 134.400 403.200} 92 of 324
[04/09 22:14:17    371s]   VERIFY DRC ...... Sub-Area : 92 complete 0 Viols.
[04/09 22:14:17    371s]   VERIFY DRC ...... Sub-Area: {134.400 336.000 201.600 403.200} 93 of 324
[04/09 22:14:17    371s]   VERIFY DRC ...... Sub-Area : 93 complete 0 Viols.
[04/09 22:14:17    371s]   VERIFY DRC ...... Sub-Area: {201.600 336.000 268.800 403.200} 94 of 324
[04/09 22:14:17    371s]   VERIFY DRC ...... Sub-Area : 94 complete 0 Viols.
[04/09 22:14:17    371s]   VERIFY DRC ...... Sub-Area: {268.800 336.000 336.000 403.200} 95 of 324
[04/09 22:14:18    372s]   VERIFY DRC ...... Sub-Area : 95 complete 0 Viols.
[04/09 22:14:18    372s]   VERIFY DRC ...... Sub-Area: {336.000 336.000 403.200 403.200} 96 of 324
[04/09 22:14:18    373s]   VERIFY DRC ...... Sub-Area : 96 complete 0 Viols.
[04/09 22:14:18    373s]   VERIFY DRC ...... Sub-Area: {403.200 336.000 470.400 403.200} 97 of 324
[04/09 22:14:19    373s]   VERIFY DRC ...... Sub-Area : 97 complete 0 Viols.
[04/09 22:14:19    373s]   VERIFY DRC ...... Sub-Area: {470.400 336.000 537.600 403.200} 98 of 324
[04/09 22:14:19    373s]   VERIFY DRC ...... Sub-Area : 98 complete 0 Viols.
[04/09 22:14:19    373s]   VERIFY DRC ...... Sub-Area: {537.600 336.000 604.800 403.200} 99 of 324
[04/09 22:14:19    373s]   VERIFY DRC ...... Sub-Area : 99 complete 0 Viols.
[04/09 22:14:19    373s]   VERIFY DRC ...... Sub-Area: {604.800 336.000 672.000 403.200} 100 of 324
[04/09 22:14:19    373s]   VERIFY DRC ...... Sub-Area : 100 complete 0 Viols.
[04/09 22:14:19    373s]   VERIFY DRC ...... Sub-Area: {672.000 336.000 739.200 403.200} 101 of 324
[04/09 22:14:19    373s]   VERIFY DRC ...... Sub-Area : 101 complete 0 Viols.
[04/09 22:14:19    373s]   VERIFY DRC ...... Sub-Area: {739.200 336.000 806.400 403.200} 102 of 324
[04/09 22:14:19    373s]   VERIFY DRC ...... Sub-Area : 102 complete 0 Viols.
[04/09 22:14:19    373s]   VERIFY DRC ...... Sub-Area: {806.400 336.000 873.600 403.200} 103 of 324
[04/09 22:14:19    373s]   VERIFY DRC ...... Sub-Area : 103 complete 0 Viols.
[04/09 22:14:19    373s]   VERIFY DRC ...... Sub-Area: {873.600 336.000 940.800 403.200} 104 of 324
[04/09 22:14:19    373s]   VERIFY DRC ...... Sub-Area : 104 complete 0 Viols.
[04/09 22:14:19    373s]   VERIFY DRC ...... Sub-Area: {940.800 336.000 1008.000 403.200} 105 of 324
[04/09 22:14:19    373s]   VERIFY DRC ...... Sub-Area : 105 complete 0 Viols.
[04/09 22:14:19    373s]   VERIFY DRC ...... Sub-Area: {1008.000 336.000 1075.200 403.200} 106 of 324
[04/09 22:14:19    373s]   VERIFY DRC ...... Sub-Area : 106 complete 0 Viols.
[04/09 22:14:19    373s]   VERIFY DRC ...... Sub-Area: {1075.200 336.000 1142.400 403.200} 107 of 324
[04/09 22:14:19    373s]   VERIFY DRC ...... Sub-Area : 107 complete 0 Viols.
[04/09 22:14:19    373s]   VERIFY DRC ...... Sub-Area: {1142.400 336.000 1200.096 403.200} 108 of 324
[04/09 22:14:19    373s]   VERIFY DRC ...... Sub-Area : 108 complete 0 Viols.
[04/09 22:14:19    373s]   VERIFY DRC ...... Sub-Area: {0.000 403.200 67.200 470.400} 109 of 324
[04/09 22:14:19    373s]   VERIFY DRC ...... Sub-Area : 109 complete 0 Viols.
[04/09 22:14:19    373s]   VERIFY DRC ...... Sub-Area: {67.200 403.200 134.400 470.400} 110 of 324
[04/09 22:14:19    373s]   VERIFY DRC ...... Sub-Area : 110 complete 0 Viols.
[04/09 22:14:19    373s]   VERIFY DRC ...... Sub-Area: {134.400 403.200 201.600 470.400} 111 of 324
[04/09 22:14:19    373s]   VERIFY DRC ...... Sub-Area : 111 complete 0 Viols.
[04/09 22:14:19    373s]   VERIFY DRC ...... Sub-Area: {201.600 403.200 268.800 470.400} 112 of 324
[04/09 22:14:19    373s]   VERIFY DRC ...... Sub-Area : 112 complete 0 Viols.
[04/09 22:14:19    373s]   VERIFY DRC ...... Sub-Area: {268.800 403.200 336.000 470.400} 113 of 324
[04/09 22:14:21    375s]   VERIFY DRC ...... Sub-Area : 113 complete 0 Viols.
[04/09 22:14:21    375s]   VERIFY DRC ...... Sub-Area: {336.000 403.200 403.200 470.400} 114 of 324
[04/09 22:14:21    375s]   VERIFY DRC ...... Sub-Area : 114 complete 4 Viols.
[04/09 22:14:21    375s]   VERIFY DRC ...... Sub-Area: {403.200 403.200 470.400 470.400} 115 of 324
[04/09 22:14:21    376s]   VERIFY DRC ...... Sub-Area : 115 complete 0 Viols.
[04/09 22:14:21    376s]   VERIFY DRC ...... Sub-Area: {470.400 403.200 537.600 470.400} 116 of 324
[04/09 22:14:21    376s]   VERIFY DRC ...... Sub-Area : 116 complete 0 Viols.
[04/09 22:14:21    376s]   VERIFY DRC ...... Sub-Area: {537.600 403.200 604.800 470.400} 117 of 324
[04/09 22:14:21    376s]   VERIFY DRC ...... Sub-Area : 117 complete 0 Viols.
[04/09 22:14:21    376s]   VERIFY DRC ...... Sub-Area: {604.800 403.200 672.000 470.400} 118 of 324
[04/09 22:14:21    376s]   VERIFY DRC ...... Sub-Area : 118 complete 0 Viols.
[04/09 22:14:21    376s]   VERIFY DRC ...... Sub-Area: {672.000 403.200 739.200 470.400} 119 of 324
[04/09 22:14:21    376s]   VERIFY DRC ...... Sub-Area : 119 complete 0 Viols.
[04/09 22:14:21    376s]   VERIFY DRC ...... Sub-Area: {739.200 403.200 806.400 470.400} 120 of 324
[04/09 22:14:21    376s]   VERIFY DRC ...... Sub-Area : 120 complete 0 Viols.
[04/09 22:14:21    376s]   VERIFY DRC ...... Sub-Area: {806.400 403.200 873.600 470.400} 121 of 324
[04/09 22:14:21    376s]   VERIFY DRC ...... Sub-Area : 121 complete 0 Viols.
[04/09 22:14:21    376s]   VERIFY DRC ...... Sub-Area: {873.600 403.200 940.800 470.400} 122 of 324
[04/09 22:14:21    376s]   VERIFY DRC ...... Sub-Area : 122 complete 0 Viols.
[04/09 22:14:21    376s]   VERIFY DRC ...... Sub-Area: {940.800 403.200 1008.000 470.400} 123 of 324
[04/09 22:14:21    376s]   VERIFY DRC ...... Sub-Area : 123 complete 0 Viols.
[04/09 22:14:21    376s]   VERIFY DRC ...... Sub-Area: {1008.000 403.200 1075.200 470.400} 124 of 324
[04/09 22:14:21    376s]   VERIFY DRC ...... Sub-Area : 124 complete 0 Viols.
[04/09 22:14:21    376s]   VERIFY DRC ...... Sub-Area: {1075.200 403.200 1142.400 470.400} 125 of 324
[04/09 22:14:21    376s]   VERIFY DRC ...... Sub-Area : 125 complete 0 Viols.
[04/09 22:14:21    376s]   VERIFY DRC ...... Sub-Area: {1142.400 403.200 1200.096 470.400} 126 of 324
[04/09 22:14:21    376s]   VERIFY DRC ...... Sub-Area : 126 complete 0 Viols.
[04/09 22:14:21    376s]   VERIFY DRC ...... Sub-Area: {0.000 470.400 67.200 537.600} 127 of 324
[04/09 22:14:21    376s]   VERIFY DRC ...... Sub-Area : 127 complete 0 Viols.
[04/09 22:14:21    376s]   VERIFY DRC ...... Sub-Area: {67.200 470.400 134.400 537.600} 128 of 324
[04/09 22:14:21    376s]   VERIFY DRC ...... Sub-Area : 128 complete 0 Viols.
[04/09 22:14:21    376s]   VERIFY DRC ...... Sub-Area: {134.400 470.400 201.600 537.600} 129 of 324
[04/09 22:14:21    376s]   VERIFY DRC ...... Sub-Area : 129 complete 0 Viols.
[04/09 22:14:21    376s]   VERIFY DRC ...... Sub-Area: {201.600 470.400 268.800 537.600} 130 of 324
[04/09 22:14:21    376s]   VERIFY DRC ...... Sub-Area : 130 complete 0 Viols.
[04/09 22:14:21    376s]   VERIFY DRC ...... Sub-Area: {268.800 470.400 336.000 537.600} 131 of 324
[04/09 22:14:23    377s]   VERIFY DRC ...... Sub-Area : 131 complete 0 Viols.
[04/09 22:14:23    377s]   VERIFY DRC ...... Sub-Area: {336.000 470.400 403.200 537.600} 132 of 324
[04/09 22:14:23    378s]   VERIFY DRC ...... Sub-Area : 132 complete 148 Viols.
[04/09 22:14:23    378s]   VERIFY DRC ...... Sub-Area: {403.200 470.400 470.400 537.600} 133 of 324
[04/09 22:14:23    378s]   VERIFY DRC ...... Sub-Area : 133 complete 0 Viols.
[04/09 22:14:23    378s]   VERIFY DRC ...... Sub-Area: {470.400 470.400 537.600 537.600} 134 of 324
[04/09 22:14:23    378s]   VERIFY DRC ...... Sub-Area : 134 complete 0 Viols.
[04/09 22:14:23    378s]   VERIFY DRC ...... Sub-Area: {537.600 470.400 604.800 537.600} 135 of 324
[04/09 22:14:23    378s]   VERIFY DRC ...... Sub-Area : 135 complete 0 Viols.
[04/09 22:14:23    378s]   VERIFY DRC ...... Sub-Area: {604.800 470.400 672.000 537.600} 136 of 324
[04/09 22:14:23    378s]   VERIFY DRC ...... Sub-Area : 136 complete 0 Viols.
[04/09 22:14:23    378s]   VERIFY DRC ...... Sub-Area: {672.000 470.400 739.200 537.600} 137 of 324
[04/09 22:14:23    378s]   VERIFY DRC ...... Sub-Area : 137 complete 0 Viols.
[04/09 22:14:23    378s]   VERIFY DRC ...... Sub-Area: {739.200 470.400 806.400 537.600} 138 of 324
[04/09 22:14:23    378s]   VERIFY DRC ...... Sub-Area : 138 complete 0 Viols.
[04/09 22:14:23    378s]   VERIFY DRC ...... Sub-Area: {806.400 470.400 873.600 537.600} 139 of 324
[04/09 22:14:23    378s]   VERIFY DRC ...... Sub-Area : 139 complete 0 Viols.
[04/09 22:14:23    378s]   VERIFY DRC ...... Sub-Area: {873.600 470.400 940.800 537.600} 140 of 324
[04/09 22:14:23    378s]   VERIFY DRC ...... Sub-Area : 140 complete 0 Viols.
[04/09 22:14:23    378s]   VERIFY DRC ...... Sub-Area: {940.800 470.400 1008.000 537.600} 141 of 324
[04/09 22:14:23    378s]   VERIFY DRC ...... Sub-Area : 141 complete 0 Viols.
[04/09 22:14:23    378s]   VERIFY DRC ...... Sub-Area: {1008.000 470.400 1075.200 537.600} 142 of 324
[04/09 22:14:23    378s]   VERIFY DRC ...... Sub-Area : 142 complete 0 Viols.
[04/09 22:14:23    378s]   VERIFY DRC ...... Sub-Area: {1075.200 470.400 1142.400 537.600} 143 of 324
[04/09 22:14:23    378s]   VERIFY DRC ...... Sub-Area : 143 complete 0 Viols.
[04/09 22:14:23    378s]   VERIFY DRC ...... Sub-Area: {1142.400 470.400 1200.096 537.600} 144 of 324
[04/09 22:14:23    378s]   VERIFY DRC ...... Sub-Area : 144 complete 0 Viols.
[04/09 22:14:23    378s]   VERIFY DRC ...... Sub-Area: {0.000 537.600 67.200 604.800} 145 of 324
[04/09 22:14:23    378s]   VERIFY DRC ...... Sub-Area : 145 complete 0 Viols.
[04/09 22:14:23    378s]   VERIFY DRC ...... Sub-Area: {67.200 537.600 134.400 604.800} 146 of 324
[04/09 22:14:23    378s]   VERIFY DRC ...... Sub-Area : 146 complete 0 Viols.
[04/09 22:14:23    378s]   VERIFY DRC ...... Sub-Area: {134.400 537.600 201.600 604.800} 147 of 324
[04/09 22:14:23    378s]   VERIFY DRC ...... Sub-Area : 147 complete 0 Viols.
[04/09 22:14:23    378s]   VERIFY DRC ...... Sub-Area: {201.600 537.600 268.800 604.800} 148 of 324
[04/09 22:14:23    378s]   VERIFY DRC ...... Sub-Area : 148 complete 0 Viols.
[04/09 22:14:23    378s]   VERIFY DRC ...... Sub-Area: {268.800 537.600 336.000 604.800} 149 of 324
[04/09 22:14:25    379s]   VERIFY DRC ...... Sub-Area : 149 complete 0 Viols.
[04/09 22:14:25    379s]   VERIFY DRC ...... Sub-Area: {336.000 537.600 403.200 604.800} 150 of 324
[04/09 22:14:26    380s]   VERIFY DRC ...... Sub-Area : 150 complete 149 Viols.
[04/09 22:14:26    380s]   VERIFY DRC ...... Sub-Area: {403.200 537.600 470.400 604.800} 151 of 324
[04/09 22:14:38    392s]   VERIFY DRC ...... Sub-Area : 151 complete 0 Viols.
[04/09 22:14:38    392s]   VERIFY DRC ...... Sub-Area: {470.400 537.600 537.600 604.800} 152 of 324
[04/09 22:14:39    393s]   VERIFY DRC ...... Sub-Area : 152 complete 0 Viols.
[04/09 22:14:39    393s]   VERIFY DRC ...... Sub-Area: {537.600 537.600 604.800 604.800} 153 of 324
[04/09 22:14:39    393s]   VERIFY DRC ...... Sub-Area : 153 complete 0 Viols.
[04/09 22:14:39    393s]   VERIFY DRC ...... Sub-Area: {604.800 537.600 672.000 604.800} 154 of 324
[04/09 22:14:39    393s]   VERIFY DRC ...... Sub-Area : 154 complete 0 Viols.
[04/09 22:14:39    393s]   VERIFY DRC ...... Sub-Area: {672.000 537.600 739.200 604.800} 155 of 324
[04/09 22:14:39    393s]   VERIFY DRC ...... Sub-Area : 155 complete 0 Viols.
[04/09 22:14:39    393s]   VERIFY DRC ...... Sub-Area: {739.200 537.600 806.400 604.800} 156 of 324
[04/09 22:14:39    393s]   VERIFY DRC ...... Sub-Area : 156 complete 0 Viols.
[04/09 22:14:39    393s]   VERIFY DRC ...... Sub-Area: {806.400 537.600 873.600 604.800} 157 of 324
[04/09 22:14:39    393s]   VERIFY DRC ...... Sub-Area : 157 complete 0 Viols.
[04/09 22:14:39    393s]   VERIFY DRC ...... Sub-Area: {873.600 537.600 940.800 604.800} 158 of 324
[04/09 22:14:39    393s]   VERIFY DRC ...... Sub-Area : 158 complete 0 Viols.
[04/09 22:14:39    393s]   VERIFY DRC ...... Sub-Area: {940.800 537.600 1008.000 604.800} 159 of 324
[04/09 22:14:39    393s]   VERIFY DRC ...... Sub-Area : 159 complete 0 Viols.
[04/09 22:14:39    393s]   VERIFY DRC ...... Sub-Area: {1008.000 537.600 1075.200 604.800} 160 of 324
[04/09 22:14:39    393s]   VERIFY DRC ...... Sub-Area : 160 complete 0 Viols.
[04/09 22:14:39    393s]   VERIFY DRC ...... Sub-Area: {1075.200 537.600 1142.400 604.800} 161 of 324
[04/09 22:14:39    393s]   VERIFY DRC ...... Sub-Area : 161 complete 0 Viols.
[04/09 22:14:39    393s]   VERIFY DRC ...... Sub-Area: {1142.400 537.600 1200.096 604.800} 162 of 324
[04/09 22:14:39    393s]   VERIFY DRC ...... Sub-Area : 162 complete 0 Viols.
[04/09 22:14:39    393s]   VERIFY DRC ...... Sub-Area: {0.000 604.800 67.200 672.000} 163 of 324
[04/09 22:14:39    393s]   VERIFY DRC ...... Sub-Area : 163 complete 0 Viols.
[04/09 22:14:39    393s]   VERIFY DRC ...... Sub-Area: {67.200 604.800 134.400 672.000} 164 of 324
[04/09 22:14:39    393s]   VERIFY DRC ...... Sub-Area : 164 complete 0 Viols.
[04/09 22:14:39    393s]   VERIFY DRC ...... Sub-Area: {134.400 604.800 201.600 672.000} 165 of 324
[04/09 22:14:39    393s]   VERIFY DRC ...... Sub-Area : 165 complete 0 Viols.
[04/09 22:14:39    393s]   VERIFY DRC ...... Sub-Area: {201.600 604.800 268.800 672.000} 166 of 324
[04/09 22:14:39    393s]   VERIFY DRC ...... Sub-Area : 166 complete 0 Viols.
[04/09 22:14:39    393s]   VERIFY DRC ...... Sub-Area: {268.800 604.800 336.000 672.000} 167 of 324
[04/09 22:14:40    395s]   VERIFY DRC ...... Sub-Area : 167 complete 0 Viols.
[04/09 22:14:40    395s]   VERIFY DRC ...... Sub-Area: {336.000 604.800 403.200 672.000} 168 of 324
[04/09 22:14:40    395s]   VERIFY DRC ...... Sub-Area : 168 complete 0 Viols.
[04/09 22:14:40    395s]   VERIFY DRC ...... Sub-Area: {403.200 604.800 470.400 672.000} 169 of 324
[04/09 22:14:41    395s]   VERIFY DRC ...... Sub-Area : 169 complete 0 Viols.
[04/09 22:14:41    395s]   VERIFY DRC ...... Sub-Area: {470.400 604.800 537.600 672.000} 170 of 324
[04/09 22:14:41    396s]   VERIFY DRC ...... Sub-Area : 170 complete 0 Viols.
[04/09 22:14:41    396s]   VERIFY DRC ...... Sub-Area: {537.600 604.800 604.800 672.000} 171 of 324
[04/09 22:14:42    396s]   VERIFY DRC ...... Sub-Area : 171 complete 0 Viols.
[04/09 22:14:42    396s]   VERIFY DRC ...... Sub-Area: {604.800 604.800 672.000 672.000} 172 of 324
[04/09 22:14:42    396s]   VERIFY DRC ...... Sub-Area : 172 complete 0 Viols.
[04/09 22:14:42    396s]   VERIFY DRC ...... Sub-Area: {672.000 604.800 739.200 672.000} 173 of 324
[04/09 22:14:42    396s]   VERIFY DRC ...... Sub-Area : 173 complete 0 Viols.
[04/09 22:14:42    396s]   VERIFY DRC ...... Sub-Area: {739.200 604.800 806.400 672.000} 174 of 324
[04/09 22:14:42    396s]   VERIFY DRC ...... Sub-Area : 174 complete 0 Viols.
[04/09 22:14:42    396s]   VERIFY DRC ...... Sub-Area: {806.400 604.800 873.600 672.000} 175 of 324
[04/09 22:14:42    396s]   VERIFY DRC ...... Sub-Area : 175 complete 0 Viols.
[04/09 22:14:42    396s]   VERIFY DRC ...... Sub-Area: {873.600 604.800 940.800 672.000} 176 of 324
[04/09 22:14:42    396s]   VERIFY DRC ...... Sub-Area : 176 complete 0 Viols.
[04/09 22:14:42    396s]   VERIFY DRC ...... Sub-Area: {940.800 604.800 1008.000 672.000} 177 of 324
[04/09 22:14:42    396s]   VERIFY DRC ...... Sub-Area : 177 complete 0 Viols.
[04/09 22:14:42    396s]   VERIFY DRC ...... Sub-Area: {1008.000 604.800 1075.200 672.000} 178 of 324
[04/09 22:14:42    396s]   VERIFY DRC ...... Sub-Area : 178 complete 0 Viols.
[04/09 22:14:42    396s]   VERIFY DRC ...... Sub-Area: {1075.200 604.800 1142.400 672.000} 179 of 324
[04/09 22:14:42    396s]   VERIFY DRC ...... Sub-Area : 179 complete 0 Viols.
[04/09 22:14:42    396s]   VERIFY DRC ...... Sub-Area: {1142.400 604.800 1200.096 672.000} 180 of 324
[04/09 22:14:42    396s]   VERIFY DRC ...... Sub-Area : 180 complete 0 Viols.
[04/09 22:14:42    396s]   VERIFY DRC ...... Sub-Area: {0.000 672.000 67.200 739.200} 181 of 324
[04/09 22:14:42    396s]   VERIFY DRC ...... Sub-Area : 181 complete 0 Viols.
[04/09 22:14:42    396s]   VERIFY DRC ...... Sub-Area: {67.200 672.000 134.400 739.200} 182 of 324
[04/09 22:14:42    396s]   VERIFY DRC ...... Sub-Area : 182 complete 0 Viols.
[04/09 22:14:42    396s]   VERIFY DRC ...... Sub-Area: {134.400 672.000 201.600 739.200} 183 of 324
[04/09 22:14:42    396s]   VERIFY DRC ...... Sub-Area : 183 complete 0 Viols.
[04/09 22:14:42    396s]   VERIFY DRC ...... Sub-Area: {201.600 672.000 268.800 739.200} 184 of 324
[04/09 22:14:42    396s]   VERIFY DRC ...... Sub-Area : 184 complete 0 Viols.
[04/09 22:14:42    396s]   VERIFY DRC ...... Sub-Area: {268.800 672.000 336.000 739.200} 185 of 324
[04/09 22:14:43    397s]   VERIFY DRC ...... Sub-Area : 185 complete 0 Viols.
[04/09 22:14:43    397s]   VERIFY DRC ...... Sub-Area: {336.000 672.000 403.200 739.200} 186 of 324
[04/09 22:14:43    397s]   VERIFY DRC ...... Sub-Area : 186 complete 0 Viols.
[04/09 22:14:43    397s]   VERIFY DRC ...... Sub-Area: {403.200 672.000 470.400 739.200} 187 of 324
[04/09 22:14:43    398s]   VERIFY DRC ...... Sub-Area : 187 complete 0 Viols.
[04/09 22:14:43    398s]   VERIFY DRC ...... Sub-Area: {470.400 672.000 537.600 739.200} 188 of 324
[04/09 22:14:43    398s]   VERIFY DRC ...... Sub-Area : 188 complete 0 Viols.
[04/09 22:14:43    398s]   VERIFY DRC ...... Sub-Area: {537.600 672.000 604.800 739.200} 189 of 324
[04/09 22:14:44    398s]   VERIFY DRC ...... Sub-Area : 189 complete 0 Viols.
[04/09 22:14:44    398s]   VERIFY DRC ...... Sub-Area: {604.800 672.000 672.000 739.200} 190 of 324
[04/09 22:14:44    398s]   VERIFY DRC ...... Sub-Area : 190 complete 0 Viols.
[04/09 22:14:44    398s]   VERIFY DRC ...... Sub-Area: {672.000 672.000 739.200 739.200} 191 of 324
[04/09 22:14:44    398s]   VERIFY DRC ...... Sub-Area : 191 complete 0 Viols.
[04/09 22:14:44    398s]   VERIFY DRC ...... Sub-Area: {739.200 672.000 806.400 739.200} 192 of 324
[04/09 22:14:44    398s]   VERIFY DRC ...... Sub-Area : 192 complete 0 Viols.
[04/09 22:14:44    398s]   VERIFY DRC ...... Sub-Area: {806.400 672.000 873.600 739.200} 193 of 324
[04/09 22:14:44    398s]   VERIFY DRC ...... Sub-Area : 193 complete 0 Viols.
[04/09 22:14:44    398s]   VERIFY DRC ...... Sub-Area: {873.600 672.000 940.800 739.200} 194 of 324
[04/09 22:14:44    398s]   VERIFY DRC ...... Sub-Area : 194 complete 0 Viols.
[04/09 22:14:44    398s]   VERIFY DRC ...... Sub-Area: {940.800 672.000 1008.000 739.200} 195 of 324
[04/09 22:14:44    398s]   VERIFY DRC ...... Sub-Area : 195 complete 0 Viols.
[04/09 22:14:44    398s]   VERIFY DRC ...... Sub-Area: {1008.000 672.000 1075.200 739.200} 196 of 324
[04/09 22:14:44    398s]   VERIFY DRC ...... Sub-Area : 196 complete 0 Viols.
[04/09 22:14:44    398s]   VERIFY DRC ...... Sub-Area: {1075.200 672.000 1142.400 739.200} 197 of 324
[04/09 22:14:44    398s]   VERIFY DRC ...... Sub-Area : 197 complete 0 Viols.
[04/09 22:14:44    398s]   VERIFY DRC ...... Sub-Area: {1142.400 672.000 1200.096 739.200} 198 of 324
[04/09 22:14:44    398s]   VERIFY DRC ...... Sub-Area : 198 complete 0 Viols.
[04/09 22:14:44    398s]   VERIFY DRC ...... Sub-Area: {0.000 739.200 67.200 806.400} 199 of 324
[04/09 22:14:44    398s]   VERIFY DRC ...... Sub-Area : 199 complete 0 Viols.
[04/09 22:14:44    398s]   VERIFY DRC ...... Sub-Area: {67.200 739.200 134.400 806.400} 200 of 324
[04/09 22:14:44    398s]   VERIFY DRC ...... Sub-Area : 200 complete 0 Viols.
[04/09 22:14:44    398s]   VERIFY DRC ...... Sub-Area: {134.400 739.200 201.600 806.400} 201 of 324
[04/09 22:14:44    398s]   VERIFY DRC ...... Sub-Area : 201 complete 0 Viols.
[04/09 22:14:44    398s]   VERIFY DRC ...... Sub-Area: {201.600 739.200 268.800 806.400} 202 of 324
[04/09 22:14:44    398s]   VERIFY DRC ...... Sub-Area : 202 complete 0 Viols.
[04/09 22:14:44    398s]   VERIFY DRC ...... Sub-Area: {268.800 739.200 336.000 806.400} 203 of 324
[04/09 22:14:45    400s]   VERIFY DRC ...... Sub-Area : 203 complete 0 Viols.
[04/09 22:14:45    400s]   VERIFY DRC ...... Sub-Area: {336.000 739.200 403.200 806.400} 204 of 324
[04/09 22:14:45    400s]   VERIFY DRC ...... Sub-Area : 204 complete 0 Viols.
[04/09 22:14:45    400s]   VERIFY DRC ...... Sub-Area: {403.200 739.200 470.400 806.400} 205 of 324
[04/09 22:14:46    400s]   VERIFY DRC ...... Sub-Area : 205 complete 0 Viols.
[04/09 22:14:46    400s]   VERIFY DRC ...... Sub-Area: {470.400 739.200 537.600 806.400} 206 of 324
[04/09 22:14:46    400s]   VERIFY DRC ...... Sub-Area : 206 complete 0 Viols.
[04/09 22:14:46    400s]   VERIFY DRC ...... Sub-Area: {537.600 739.200 604.800 806.400} 207 of 324
[04/09 22:14:46    401s]   VERIFY DRC ...... Sub-Area : 207 complete 0 Viols.
[04/09 22:14:46    401s]   VERIFY DRC ...... Sub-Area: {604.800 739.200 672.000 806.400} 208 of 324
[04/09 22:14:46    401s]   VERIFY DRC ...... Sub-Area : 208 complete 0 Viols.
[04/09 22:14:46    401s]   VERIFY DRC ...... Sub-Area: {672.000 739.200 739.200 806.400} 209 of 324
[04/09 22:14:46    401s]   VERIFY DRC ...... Sub-Area : 209 complete 0 Viols.
[04/09 22:14:46    401s]   VERIFY DRC ...... Sub-Area: {739.200 739.200 806.400 806.400} 210 of 324
[04/09 22:14:46    401s]   VERIFY DRC ...... Sub-Area : 210 complete 0 Viols.
[04/09 22:14:46    401s]   VERIFY DRC ...... Sub-Area: {806.400 739.200 873.600 806.400} 211 of 324
[04/09 22:14:46    401s]   VERIFY DRC ...... Sub-Area : 211 complete 0 Viols.
[04/09 22:14:46    401s]   VERIFY DRC ...... Sub-Area: {873.600 739.200 940.800 806.400} 212 of 324
[04/09 22:14:46    401s]   VERIFY DRC ...... Sub-Area : 212 complete 0 Viols.
[04/09 22:14:46    401s]   VERIFY DRC ...... Sub-Area: {940.800 739.200 1008.000 806.400} 213 of 324
[04/09 22:14:46    401s]   VERIFY DRC ...... Sub-Area : 213 complete 0 Viols.
[04/09 22:14:46    401s]   VERIFY DRC ...... Sub-Area: {1008.000 739.200 1075.200 806.400} 214 of 324
[04/09 22:14:46    401s]   VERIFY DRC ...... Sub-Area : 214 complete 0 Viols.
[04/09 22:14:46    401s]   VERIFY DRC ...... Sub-Area: {1075.200 739.200 1142.400 806.400} 215 of 324
[04/09 22:14:46    401s]   VERIFY DRC ...... Sub-Area : 215 complete 0 Viols.
[04/09 22:14:46    401s]   VERIFY DRC ...... Sub-Area: {1142.400 739.200 1200.096 806.400} 216 of 324
[04/09 22:14:46    401s]   VERIFY DRC ...... Sub-Area : 216 complete 0 Viols.
[04/09 22:14:46    401s]   VERIFY DRC ...... Sub-Area: {0.000 806.400 67.200 873.600} 217 of 324
[04/09 22:14:46    401s]   VERIFY DRC ...... Sub-Area : 217 complete 0 Viols.
[04/09 22:14:46    401s]   VERIFY DRC ...... Sub-Area: {67.200 806.400 134.400 873.600} 218 of 324
[04/09 22:14:46    401s]   VERIFY DRC ...... Sub-Area : 218 complete 0 Viols.
[04/09 22:14:46    401s]   VERIFY DRC ...... Sub-Area: {134.400 806.400 201.600 873.600} 219 of 324
[04/09 22:14:46    401s]   VERIFY DRC ...... Sub-Area : 219 complete 0 Viols.
[04/09 22:14:46    401s]   VERIFY DRC ...... Sub-Area: {201.600 806.400 268.800 873.600} 220 of 324
[04/09 22:14:46    401s]   VERIFY DRC ...... Sub-Area : 220 complete 0 Viols.
[04/09 22:14:46    401s]   VERIFY DRC ...... Sub-Area: {268.800 806.400 336.000 873.600} 221 of 324
[04/09 22:14:48    402s]   VERIFY DRC ...... Sub-Area : 221 complete 0 Viols.
[04/09 22:14:48    402s]   VERIFY DRC ...... Sub-Area: {336.000 806.400 403.200 873.600} 222 of 324
[04/09 22:14:48    403s]   VERIFY DRC ...... Sub-Area : 222 complete 0 Viols.
[04/09 22:14:48    403s]   VERIFY DRC ...... Sub-Area: {403.200 806.400 470.400 873.600} 223 of 324
[04/09 22:14:49    403s]   VERIFY DRC ...... Sub-Area : 223 complete 0 Viols.
[04/09 22:14:49    403s]   VERIFY DRC ...... Sub-Area: {470.400 806.400 537.600 873.600} 224 of 324
[04/09 22:14:49    404s]   VERIFY DRC ...... Sub-Area : 224 complete 0 Viols.
[04/09 22:14:49    404s]   VERIFY DRC ...... Sub-Area: {537.600 806.400 604.800 873.600} 225 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 225 complete 0 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {604.800 806.400 672.000 873.600} 226 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 226 complete 0 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {672.000 806.400 739.200 873.600} 227 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 227 complete 0 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {739.200 806.400 806.400 873.600} 228 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 228 complete 0 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {806.400 806.400 873.600 873.600} 229 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 229 complete 0 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {873.600 806.400 940.800 873.600} 230 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 230 complete 0 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {940.800 806.400 1008.000 873.600} 231 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 231 complete 0 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {1008.000 806.400 1075.200 873.600} 232 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 232 complete 0 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {1075.200 806.400 1142.400 873.600} 233 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 233 complete 0 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {1142.400 806.400 1200.096 873.600} 234 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 234 complete 0 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {0.000 873.600 67.200 940.800} 235 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 235 complete 0 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {67.200 873.600 134.400 940.800} 236 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 236 complete 0 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {134.400 873.600 201.600 940.800} 237 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 237 complete 0 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {201.600 873.600 268.800 940.800} 238 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 238 complete 0 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {268.800 873.600 336.000 940.800} 239 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 239 complete 2 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {336.000 873.600 403.200 940.800} 240 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 240 complete 0 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {403.200 873.600 470.400 940.800} 241 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 241 complete 0 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {470.400 873.600 537.600 940.800} 242 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 242 complete 0 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {537.600 873.600 604.800 940.800} 243 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 243 complete 0 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {604.800 873.600 672.000 940.800} 244 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 244 complete 0 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {672.000 873.600 739.200 940.800} 245 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 245 complete 0 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {739.200 873.600 806.400 940.800} 246 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 246 complete 0 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {806.400 873.600 873.600 940.800} 247 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 247 complete 0 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {873.600 873.600 940.800 940.800} 248 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 248 complete 2 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {940.800 873.600 1008.000 940.800} 249 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 249 complete 0 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {1008.000 873.600 1075.200 940.800} 250 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 250 complete 0 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {1075.200 873.600 1142.400 940.800} 251 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 251 complete 0 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {1142.400 873.600 1200.096 940.800} 252 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 252 complete 0 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {0.000 940.800 67.200 1008.000} 253 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 253 complete 0 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {67.200 940.800 134.400 1008.000} 254 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 254 complete 0 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {134.400 940.800 201.600 1008.000} 255 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 255 complete 0 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {201.600 940.800 268.800 1008.000} 256 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 256 complete 0 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {268.800 940.800 336.000 1008.000} 257 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 257 complete 0 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {336.000 940.800 403.200 1008.000} 258 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 258 complete 0 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {403.200 940.800 470.400 1008.000} 259 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 259 complete 0 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {470.400 940.800 537.600 1008.000} 260 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 260 complete 0 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {537.600 940.800 604.800 1008.000} 261 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 261 complete 0 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {604.800 940.800 672.000 1008.000} 262 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 262 complete 0 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {672.000 940.800 739.200 1008.000} 263 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 263 complete 0 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {739.200 940.800 806.400 1008.000} 264 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 264 complete 0 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {806.400 940.800 873.600 1008.000} 265 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 265 complete 0 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {873.600 940.800 940.800 1008.000} 266 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 266 complete 0 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {940.800 940.800 1008.000 1008.000} 267 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 267 complete 0 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {1008.000 940.800 1075.200 1008.000} 268 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 268 complete 0 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {1075.200 940.800 1142.400 1008.000} 269 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 269 complete 0 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {1142.400 940.800 1200.096 1008.000} 270 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 270 complete 0 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {0.000 1008.000 67.200 1075.200} 271 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 271 complete 0 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {67.200 1008.000 134.400 1075.200} 272 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 272 complete 0 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {134.400 1008.000 201.600 1075.200} 273 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 273 complete 0 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {201.600 1008.000 268.800 1075.200} 274 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 274 complete 0 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {268.800 1008.000 336.000 1075.200} 275 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 275 complete 0 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {336.000 1008.000 403.200 1075.200} 276 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 276 complete 0 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {403.200 1008.000 470.400 1075.200} 277 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 277 complete 0 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {470.400 1008.000 537.600 1075.200} 278 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 278 complete 0 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {537.600 1008.000 604.800 1075.200} 279 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 279 complete 0 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {604.800 1008.000 672.000 1075.200} 280 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 280 complete 0 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {672.000 1008.000 739.200 1075.200} 281 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 281 complete 0 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {739.200 1008.000 806.400 1075.200} 282 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 282 complete 0 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {806.400 1008.000 873.600 1075.200} 283 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 283 complete 0 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {873.600 1008.000 940.800 1075.200} 284 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 284 complete 0 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {940.800 1008.000 1008.000 1075.200} 285 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 285 complete 0 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {1008.000 1008.000 1075.200 1075.200} 286 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 286 complete 0 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {1075.200 1008.000 1142.400 1075.200} 287 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 287 complete 0 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {1142.400 1008.000 1200.096 1075.200} 288 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 288 complete 0 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {0.000 1075.200 67.200 1142.400} 289 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 289 complete 0 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {67.200 1075.200 134.400 1142.400} 290 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 290 complete 0 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {134.400 1075.200 201.600 1142.400} 291 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 291 complete 0 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {201.600 1075.200 268.800 1142.400} 292 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 292 complete 0 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {268.800 1075.200 336.000 1142.400} 293 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 293 complete 0 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {336.000 1075.200 403.200 1142.400} 294 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 294 complete 0 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {403.200 1075.200 470.400 1142.400} 295 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 295 complete 0 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {470.400 1075.200 537.600 1142.400} 296 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 296 complete 0 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {537.600 1075.200 604.800 1142.400} 297 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 297 complete 0 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {604.800 1075.200 672.000 1142.400} 298 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 298 complete 0 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {672.000 1075.200 739.200 1142.400} 299 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 299 complete 0 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {739.200 1075.200 806.400 1142.400} 300 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 300 complete 0 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {806.400 1075.200 873.600 1142.400} 301 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 301 complete 0 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {873.600 1075.200 940.800 1142.400} 302 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 302 complete 0 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {940.800 1075.200 1008.000 1142.400} 303 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 303 complete 0 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {1008.000 1075.200 1075.200 1142.400} 304 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 304 complete 0 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {1075.200 1075.200 1142.400 1142.400} 305 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 305 complete 0 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {1142.400 1075.200 1200.096 1142.400} 306 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 306 complete 0 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {0.000 1142.400 67.200 1200.096} 307 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 307 complete 0 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {67.200 1142.400 134.400 1200.096} 308 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 308 complete 0 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {134.400 1142.400 201.600 1200.096} 309 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 309 complete 0 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {201.600 1142.400 268.800 1200.096} 310 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 310 complete 0 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {268.800 1142.400 336.000 1200.096} 311 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 311 complete 0 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {336.000 1142.400 403.200 1200.096} 312 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 312 complete 0 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {403.200 1142.400 470.400 1200.096} 313 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 313 complete 0 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {470.400 1142.400 537.600 1200.096} 314 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 314 complete 0 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {537.600 1142.400 604.800 1200.096} 315 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 315 complete 0 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {604.800 1142.400 672.000 1200.096} 316 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 316 complete 0 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {672.000 1142.400 739.200 1200.096} 317 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 317 complete 0 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {739.200 1142.400 806.400 1200.096} 318 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 318 complete 0 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {806.400 1142.400 873.600 1200.096} 319 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 319 complete 0 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {873.600 1142.400 940.800 1200.096} 320 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 320 complete 0 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {940.800 1142.400 1008.000 1200.096} 321 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 321 complete 0 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {1008.000 1142.400 1075.200 1200.096} 322 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 322 complete 0 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {1075.200 1142.400 1142.400 1200.096} 323 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 323 complete 0 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {1142.400 1142.400 1200.096 1200.096} 324 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 324 complete 0 Viols.
[04/09 22:14:50    404s] 
[04/09 22:14:50    404s]   Verification Complete : 305 Viols.
[04/09 22:14:50    404s] 
[04/09 22:14:50    404s]  Violation Summary By Layer and Type:
[04/09 22:14:50    404s] 
[04/09 22:14:50    404s] 	         MetSpc   MinEnc    NSMet   Totals
[04/09 22:14:50    404s] 	M1            0       21        0       21
[04/09 22:14:50    404s] 	M2           70        0        0       70
[04/09 22:14:50    404s] 	M3           70        0        0       70
[04/09 22:14:50    404s] 	M4           70        0        0       70
[04/09 22:14:50    404s] 	M5           70        0        0       70
[04/09 22:14:50    404s] 	M6            0        0        2        2
[04/09 22:14:50    404s] 	M7            0        0        2        2
[04/09 22:14:50    404s] 	Totals      280       21        4      305
[04/09 22:14:50    404s] 
[04/09 22:14:50    404s]  *** End Verify DRC (CPU: 0:00:33.6  ELAPSED TIME: 34.00  MEM: 256.1M) ***
[04/09 22:14:50    404s] 
[04/09 22:14:50    404s] <CMD> verify_drc -limit 100000 -check_only regular -report ../reports/fifo1_sram.innovus.route.drc.regular.rpt
[04/09 22:14:50    404s] #-check_only regular                     # enums={all regular special selected_net selected cell default}, default=regular+special, user setting
[04/09 22:14:50    404s] #-limit 100000                           # int, default=100000, user setting
[04/09 22:14:50    404s] #-check_same_via_cell true               # bool, default=false, user setting
[04/09 22:14:50    404s] #-report ../reports/fifo1_sram.innovus.route.drc.regular.rpt # string, default="", user setting
[04/09 22:14:50    404s]  *** Starting Verify DRC (MEM: 2640.4) ***
[04/09 22:14:50    404s] 
[04/09 22:14:50    404s]   VERIFY DRC ...... Starting Verification
[04/09 22:14:50    404s]   VERIFY DRC ...... Initializing
[04/09 22:14:50    404s]   VERIFY DRC ...... Deleting Existing Violations
[04/09 22:14:50    404s]   VERIFY DRC ...... Creating Sub-Areas
[04/09 22:14:50    404s]   VERIFY DRC ...... Using new threading
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 67.200 67.200} 1 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {67.200 0.000 134.400 67.200} 2 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {134.400 0.000 201.600 67.200} 3 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 3 complete 0 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {201.600 0.000 268.800 67.200} 4 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {268.800 0.000 336.000 67.200} 5 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 5 complete 0 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {336.000 0.000 403.200 67.200} 6 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 6 complete 0 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {403.200 0.000 470.400 67.200} 7 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 7 complete 0 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {470.400 0.000 537.600 67.200} 8 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 8 complete 0 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {537.600 0.000 604.800 67.200} 9 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 9 complete 0 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {604.800 0.000 672.000 67.200} 10 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 10 complete 0 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {672.000 0.000 739.200 67.200} 11 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 11 complete 0 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {739.200 0.000 806.400 67.200} 12 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 12 complete 0 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {806.400 0.000 873.600 67.200} 13 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 13 complete 0 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {873.600 0.000 940.800 67.200} 14 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 14 complete 0 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {940.800 0.000 1008.000 67.200} 15 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 15 complete 0 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {1008.000 0.000 1075.200 67.200} 16 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 16 complete 0 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {1075.200 0.000 1142.400 67.200} 17 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 17 complete 0 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {1142.400 0.000 1200.096 67.200} 18 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 18 complete 0 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {0.000 67.200 67.200 134.400} 19 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 19 complete 0 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {67.200 67.200 134.400 134.400} 20 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 20 complete 0 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {134.400 67.200 201.600 134.400} 21 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 21 complete 0 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {201.600 67.200 268.800 134.400} 22 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 22 complete 0 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {268.800 67.200 336.000 134.400} 23 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 23 complete 0 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {336.000 67.200 403.200 134.400} 24 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 24 complete 0 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {403.200 67.200 470.400 134.400} 25 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 25 complete 0 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {470.400 67.200 537.600 134.400} 26 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 26 complete 0 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {537.600 67.200 604.800 134.400} 27 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 27 complete 0 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {604.800 67.200 672.000 134.400} 28 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 28 complete 0 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {672.000 67.200 739.200 134.400} 29 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 29 complete 0 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {739.200 67.200 806.400 134.400} 30 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 30 complete 0 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {806.400 67.200 873.600 134.400} 31 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 31 complete 0 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {873.600 67.200 940.800 134.400} 32 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 32 complete 0 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {940.800 67.200 1008.000 134.400} 33 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 33 complete 0 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {1008.000 67.200 1075.200 134.400} 34 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 34 complete 0 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {1075.200 67.200 1142.400 134.400} 35 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 35 complete 0 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {1142.400 67.200 1200.096 134.400} 36 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 36 complete 0 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {0.000 134.400 67.200 201.600} 37 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 37 complete 0 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {67.200 134.400 134.400 201.600} 38 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 38 complete 0 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {134.400 134.400 201.600 201.600} 39 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 39 complete 0 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {201.600 134.400 268.800 201.600} 40 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 40 complete 0 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {268.800 134.400 336.000 201.600} 41 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 41 complete 0 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {336.000 134.400 403.200 201.600} 42 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 42 complete 0 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {403.200 134.400 470.400 201.600} 43 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 43 complete 0 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {470.400 134.400 537.600 201.600} 44 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 44 complete 0 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {537.600 134.400 604.800 201.600} 45 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 45 complete 0 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {604.800 134.400 672.000 201.600} 46 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 46 complete 0 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {672.000 134.400 739.200 201.600} 47 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 47 complete 0 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {739.200 134.400 806.400 201.600} 48 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 48 complete 0 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {806.400 134.400 873.600 201.600} 49 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 49 complete 0 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {873.600 134.400 940.800 201.600} 50 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 50 complete 0 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {940.800 134.400 1008.000 201.600} 51 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 51 complete 0 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {1008.000 134.400 1075.200 201.600} 52 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 52 complete 0 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {1075.200 134.400 1142.400 201.600} 53 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 53 complete 0 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {1142.400 134.400 1200.096 201.600} 54 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 54 complete 0 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {0.000 201.600 67.200 268.800} 55 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 55 complete 0 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {67.200 201.600 134.400 268.800} 56 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 56 complete 0 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {134.400 201.600 201.600 268.800} 57 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 57 complete 0 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {201.600 201.600 268.800 268.800} 58 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 58 complete 0 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {268.800 201.600 336.000 268.800} 59 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 59 complete 0 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {336.000 201.600 403.200 268.800} 60 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 60 complete 0 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {403.200 201.600 470.400 268.800} 61 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 61 complete 0 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {470.400 201.600 537.600 268.800} 62 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 62 complete 0 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {537.600 201.600 604.800 268.800} 63 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 63 complete 0 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {604.800 201.600 672.000 268.800} 64 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 64 complete 0 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {672.000 201.600 739.200 268.800} 65 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 65 complete 0 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {739.200 201.600 806.400 268.800} 66 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 66 complete 0 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {806.400 201.600 873.600 268.800} 67 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 67 complete 0 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {873.600 201.600 940.800 268.800} 68 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 68 complete 0 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {940.800 201.600 1008.000 268.800} 69 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 69 complete 0 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {1008.000 201.600 1075.200 268.800} 70 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 70 complete 0 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {1075.200 201.600 1142.400 268.800} 71 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 71 complete 0 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {1142.400 201.600 1200.096 268.800} 72 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 72 complete 0 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {0.000 268.800 67.200 336.000} 73 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 73 complete 0 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {67.200 268.800 134.400 336.000} 74 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 74 complete 0 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {134.400 268.800 201.600 336.000} 75 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 75 complete 0 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {201.600 268.800 268.800 336.000} 76 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 76 complete 0 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {268.800 268.800 336.000 336.000} 77 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 77 complete 0 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {336.000 268.800 403.200 336.000} 78 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 78 complete 0 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {403.200 268.800 470.400 336.000} 79 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 79 complete 0 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {470.400 268.800 537.600 336.000} 80 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 80 complete 0 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {537.600 268.800 604.800 336.000} 81 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 81 complete 0 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {604.800 268.800 672.000 336.000} 82 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 82 complete 0 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {672.000 268.800 739.200 336.000} 83 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 83 complete 0 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {739.200 268.800 806.400 336.000} 84 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 84 complete 0 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {806.400 268.800 873.600 336.000} 85 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 85 complete 0 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {873.600 268.800 940.800 336.000} 86 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 86 complete 0 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {940.800 268.800 1008.000 336.000} 87 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 87 complete 0 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {1008.000 268.800 1075.200 336.000} 88 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 88 complete 0 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {1075.200 268.800 1142.400 336.000} 89 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 89 complete 0 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {1142.400 268.800 1200.096 336.000} 90 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 90 complete 0 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {0.000 336.000 67.200 403.200} 91 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 91 complete 0 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {67.200 336.000 134.400 403.200} 92 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 92 complete 0 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {134.400 336.000 201.600 403.200} 93 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 93 complete 0 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {201.600 336.000 268.800 403.200} 94 of 324
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area : 94 complete 0 Viols.
[04/09 22:14:50    404s]   VERIFY DRC ...... Sub-Area: {268.800 336.000 336.000 403.200} 95 of 324
[04/09 22:14:51    405s]   VERIFY DRC ...... Sub-Area : 95 complete 0 Viols.
[04/09 22:14:51    405s]   VERIFY DRC ...... Sub-Area: {336.000 336.000 403.200 403.200} 96 of 324
[04/09 22:14:51    405s]   VERIFY DRC ...... Sub-Area : 96 complete 0 Viols.
[04/09 22:14:51    405s]   VERIFY DRC ...... Sub-Area: {403.200 336.000 470.400 403.200} 97 of 324
[04/09 22:14:51    406s]   VERIFY DRC ...... Sub-Area : 97 complete 0 Viols.
[04/09 22:14:51    406s]   VERIFY DRC ...... Sub-Area: {470.400 336.000 537.600 403.200} 98 of 324
[04/09 22:14:51    406s]   VERIFY DRC ...... Sub-Area : 98 complete 0 Viols.
[04/09 22:14:51    406s]   VERIFY DRC ...... Sub-Area: {537.600 336.000 604.800 403.200} 99 of 324
[04/09 22:14:51    406s]   VERIFY DRC ...... Sub-Area : 99 complete 0 Viols.
[04/09 22:14:51    406s]   VERIFY DRC ...... Sub-Area: {604.800 336.000 672.000 403.200} 100 of 324
[04/09 22:14:51    406s]   VERIFY DRC ...... Sub-Area : 100 complete 0 Viols.
[04/09 22:14:51    406s]   VERIFY DRC ...... Sub-Area: {672.000 336.000 739.200 403.200} 101 of 324
[04/09 22:14:51    406s]   VERIFY DRC ...... Sub-Area : 101 complete 0 Viols.
[04/09 22:14:51    406s]   VERIFY DRC ...... Sub-Area: {739.200 336.000 806.400 403.200} 102 of 324
[04/09 22:14:51    406s]   VERIFY DRC ...... Sub-Area : 102 complete 0 Viols.
[04/09 22:14:51    406s]   VERIFY DRC ...... Sub-Area: {806.400 336.000 873.600 403.200} 103 of 324
[04/09 22:14:51    406s]   VERIFY DRC ...... Sub-Area : 103 complete 0 Viols.
[04/09 22:14:51    406s]   VERIFY DRC ...... Sub-Area: {873.600 336.000 940.800 403.200} 104 of 324
[04/09 22:14:51    406s]   VERIFY DRC ...... Sub-Area : 104 complete 0 Viols.
[04/09 22:14:51    406s]   VERIFY DRC ...... Sub-Area: {940.800 336.000 1008.000 403.200} 105 of 324
[04/09 22:14:51    406s]   VERIFY DRC ...... Sub-Area : 105 complete 0 Viols.
[04/09 22:14:51    406s]   VERIFY DRC ...... Sub-Area: {1008.000 336.000 1075.200 403.200} 106 of 324
[04/09 22:14:51    406s]   VERIFY DRC ...... Sub-Area : 106 complete 0 Viols.
[04/09 22:14:51    406s]   VERIFY DRC ...... Sub-Area: {1075.200 336.000 1142.400 403.200} 107 of 324
[04/09 22:14:51    406s]   VERIFY DRC ...... Sub-Area : 107 complete 0 Viols.
[04/09 22:14:51    406s]   VERIFY DRC ...... Sub-Area: {1142.400 336.000 1200.096 403.200} 108 of 324
[04/09 22:14:51    406s]   VERIFY DRC ...... Sub-Area : 108 complete 0 Viols.
[04/09 22:14:51    406s]   VERIFY DRC ...... Sub-Area: {0.000 403.200 67.200 470.400} 109 of 324
[04/09 22:14:51    406s]   VERIFY DRC ...... Sub-Area : 109 complete 0 Viols.
[04/09 22:14:51    406s]   VERIFY DRC ...... Sub-Area: {67.200 403.200 134.400 470.400} 110 of 324
[04/09 22:14:51    406s]   VERIFY DRC ...... Sub-Area : 110 complete 0 Viols.
[04/09 22:14:51    406s]   VERIFY DRC ...... Sub-Area: {134.400 403.200 201.600 470.400} 111 of 324
[04/09 22:14:51    406s]   VERIFY DRC ...... Sub-Area : 111 complete 0 Viols.
[04/09 22:14:51    406s]   VERIFY DRC ...... Sub-Area: {201.600 403.200 268.800 470.400} 112 of 324
[04/09 22:14:51    406s]   VERIFY DRC ...... Sub-Area : 112 complete 0 Viols.
[04/09 22:14:51    406s]   VERIFY DRC ...... Sub-Area: {268.800 403.200 336.000 470.400} 113 of 324
[04/09 22:14:52    407s]   VERIFY DRC ...... Sub-Area : 113 complete 0 Viols.
[04/09 22:14:52    407s]   VERIFY DRC ...... Sub-Area: {336.000 403.200 403.200 470.400} 114 of 324
[04/09 22:14:52    407s]   VERIFY DRC ...... Sub-Area : 114 complete 0 Viols.
[04/09 22:14:52    407s]   VERIFY DRC ...... Sub-Area: {403.200 403.200 470.400 470.400} 115 of 324
[04/09 22:14:53    407s]   VERIFY DRC ...... Sub-Area : 115 complete 0 Viols.
[04/09 22:14:53    407s]   VERIFY DRC ...... Sub-Area: {470.400 403.200 537.600 470.400} 116 of 324
[04/09 22:14:53    407s]   VERIFY DRC ...... Sub-Area : 116 complete 0 Viols.
[04/09 22:14:53    407s]   VERIFY DRC ...... Sub-Area: {537.600 403.200 604.800 470.400} 117 of 324
[04/09 22:14:53    407s]   VERIFY DRC ...... Sub-Area : 117 complete 0 Viols.
[04/09 22:14:53    407s]   VERIFY DRC ...... Sub-Area: {604.800 403.200 672.000 470.400} 118 of 324
[04/09 22:14:53    407s]   VERIFY DRC ...... Sub-Area : 118 complete 0 Viols.
[04/09 22:14:53    407s]   VERIFY DRC ...... Sub-Area: {672.000 403.200 739.200 470.400} 119 of 324
[04/09 22:14:53    407s]   VERIFY DRC ...... Sub-Area : 119 complete 0 Viols.
[04/09 22:14:53    407s]   VERIFY DRC ...... Sub-Area: {739.200 403.200 806.400 470.400} 120 of 324
[04/09 22:14:53    407s]   VERIFY DRC ...... Sub-Area : 120 complete 0 Viols.
[04/09 22:14:53    407s]   VERIFY DRC ...... Sub-Area: {806.400 403.200 873.600 470.400} 121 of 324
[04/09 22:14:53    407s]   VERIFY DRC ...... Sub-Area : 121 complete 0 Viols.
[04/09 22:14:53    407s]   VERIFY DRC ...... Sub-Area: {873.600 403.200 940.800 470.400} 122 of 324
[04/09 22:14:53    407s]   VERIFY DRC ...... Sub-Area : 122 complete 0 Viols.
[04/09 22:14:53    407s]   VERIFY DRC ...... Sub-Area: {940.800 403.200 1008.000 470.400} 123 of 324
[04/09 22:14:53    407s]   VERIFY DRC ...... Sub-Area : 123 complete 0 Viols.
[04/09 22:14:53    407s]   VERIFY DRC ...... Sub-Area: {1008.000 403.200 1075.200 470.400} 124 of 324
[04/09 22:14:53    407s]   VERIFY DRC ...... Sub-Area : 124 complete 0 Viols.
[04/09 22:14:53    407s]   VERIFY DRC ...... Sub-Area: {1075.200 403.200 1142.400 470.400} 125 of 324
[04/09 22:14:53    407s]   VERIFY DRC ...... Sub-Area : 125 complete 0 Viols.
[04/09 22:14:53    407s]   VERIFY DRC ...... Sub-Area: {1142.400 403.200 1200.096 470.400} 126 of 324
[04/09 22:14:53    407s]   VERIFY DRC ...... Sub-Area : 126 complete 0 Viols.
[04/09 22:14:53    407s]   VERIFY DRC ...... Sub-Area: {0.000 470.400 67.200 537.600} 127 of 324
[04/09 22:14:53    407s]   VERIFY DRC ...... Sub-Area : 127 complete 0 Viols.
[04/09 22:14:53    407s]   VERIFY DRC ...... Sub-Area: {67.200 470.400 134.400 537.600} 128 of 324
[04/09 22:14:53    407s]   VERIFY DRC ...... Sub-Area : 128 complete 0 Viols.
[04/09 22:14:53    407s]   VERIFY DRC ...... Sub-Area: {134.400 470.400 201.600 537.600} 129 of 324
[04/09 22:14:53    407s]   VERIFY DRC ...... Sub-Area : 129 complete 0 Viols.
[04/09 22:14:53    407s]   VERIFY DRC ...... Sub-Area: {201.600 470.400 268.800 537.600} 130 of 324
[04/09 22:14:53    407s]   VERIFY DRC ...... Sub-Area : 130 complete 0 Viols.
[04/09 22:14:53    407s]   VERIFY DRC ...... Sub-Area: {268.800 470.400 336.000 537.600} 131 of 324
[04/09 22:14:53    408s]   VERIFY DRC ...... Sub-Area : 131 complete 0 Viols.
[04/09 22:14:53    408s]   VERIFY DRC ...... Sub-Area: {336.000 470.400 403.200 537.600} 132 of 324
[04/09 22:14:54    408s]   VERIFY DRC ...... Sub-Area : 132 complete 0 Viols.
[04/09 22:14:54    408s]   VERIFY DRC ...... Sub-Area: {403.200 470.400 470.400 537.600} 133 of 324
[04/09 22:14:54    408s]   VERIFY DRC ...... Sub-Area : 133 complete 0 Viols.
[04/09 22:14:54    408s]   VERIFY DRC ...... Sub-Area: {470.400 470.400 537.600 537.600} 134 of 324
[04/09 22:14:54    408s]   VERIFY DRC ...... Sub-Area : 134 complete 0 Viols.
[04/09 22:14:54    408s]   VERIFY DRC ...... Sub-Area: {537.600 470.400 604.800 537.600} 135 of 324
[04/09 22:14:54    408s]   VERIFY DRC ...... Sub-Area : 135 complete 0 Viols.
[04/09 22:14:54    408s]   VERIFY DRC ...... Sub-Area: {604.800 470.400 672.000 537.600} 136 of 324
[04/09 22:14:54    408s]   VERIFY DRC ...... Sub-Area : 136 complete 0 Viols.
[04/09 22:14:54    408s]   VERIFY DRC ...... Sub-Area: {672.000 470.400 739.200 537.600} 137 of 324
[04/09 22:14:54    408s]   VERIFY DRC ...... Sub-Area : 137 complete 0 Viols.
[04/09 22:14:54    408s]   VERIFY DRC ...... Sub-Area: {739.200 470.400 806.400 537.600} 138 of 324
[04/09 22:14:54    408s]   VERIFY DRC ...... Sub-Area : 138 complete 0 Viols.
[04/09 22:14:54    408s]   VERIFY DRC ...... Sub-Area: {806.400 470.400 873.600 537.600} 139 of 324
[04/09 22:14:54    408s]   VERIFY DRC ...... Sub-Area : 139 complete 0 Viols.
[04/09 22:14:54    408s]   VERIFY DRC ...... Sub-Area: {873.600 470.400 940.800 537.600} 140 of 324
[04/09 22:14:54    408s]   VERIFY DRC ...... Sub-Area : 140 complete 0 Viols.
[04/09 22:14:54    408s]   VERIFY DRC ...... Sub-Area: {940.800 470.400 1008.000 537.600} 141 of 324
[04/09 22:14:54    408s]   VERIFY DRC ...... Sub-Area : 141 complete 0 Viols.
[04/09 22:14:54    408s]   VERIFY DRC ...... Sub-Area: {1008.000 470.400 1075.200 537.600} 142 of 324
[04/09 22:14:54    408s]   VERIFY DRC ...... Sub-Area : 142 complete 0 Viols.
[04/09 22:14:54    408s]   VERIFY DRC ...... Sub-Area: {1075.200 470.400 1142.400 537.600} 143 of 324
[04/09 22:14:54    408s]   VERIFY DRC ...... Sub-Area : 143 complete 0 Viols.
[04/09 22:14:54    408s]   VERIFY DRC ...... Sub-Area: {1142.400 470.400 1200.096 537.600} 144 of 324
[04/09 22:14:54    408s]   VERIFY DRC ...... Sub-Area : 144 complete 0 Viols.
[04/09 22:14:54    408s]   VERIFY DRC ...... Sub-Area: {0.000 537.600 67.200 604.800} 145 of 324
[04/09 22:14:54    408s]   VERIFY DRC ...... Sub-Area : 145 complete 0 Viols.
[04/09 22:14:54    408s]   VERIFY DRC ...... Sub-Area: {67.200 537.600 134.400 604.800} 146 of 324
[04/09 22:14:54    408s]   VERIFY DRC ...... Sub-Area : 146 complete 0 Viols.
[04/09 22:14:54    408s]   VERIFY DRC ...... Sub-Area: {134.400 537.600 201.600 604.800} 147 of 324
[04/09 22:14:54    408s]   VERIFY DRC ...... Sub-Area : 147 complete 0 Viols.
[04/09 22:14:54    408s]   VERIFY DRC ...... Sub-Area: {201.600 537.600 268.800 604.800} 148 of 324
[04/09 22:14:54    408s]   VERIFY DRC ...... Sub-Area : 148 complete 0 Viols.
[04/09 22:14:54    408s]   VERIFY DRC ...... Sub-Area: {268.800 537.600 336.000 604.800} 149 of 324
[04/09 22:14:54    409s]   VERIFY DRC ...... Sub-Area : 149 complete 0 Viols.
[04/09 22:14:54    409s]   VERIFY DRC ...... Sub-Area: {336.000 537.600 403.200 604.800} 150 of 324
[04/09 22:14:56    410s]   VERIFY DRC ...... Sub-Area : 150 complete 0 Viols.
[04/09 22:14:56    410s]   VERIFY DRC ...... Sub-Area: {403.200 537.600 470.400 604.800} 151 of 324
[04/09 22:15:08    422s]   VERIFY DRC ...... Sub-Area : 151 complete 0 Viols.
[04/09 22:15:08    422s]   VERIFY DRC ...... Sub-Area: {470.400 537.600 537.600 604.800} 152 of 324
[04/09 22:15:08    423s]   VERIFY DRC ...... Sub-Area : 152 complete 0 Viols.
[04/09 22:15:08    423s]   VERIFY DRC ...... Sub-Area: {537.600 537.600 604.800 604.800} 153 of 324
[04/09 22:15:09    423s]   VERIFY DRC ...... Sub-Area : 153 complete 0 Viols.
[04/09 22:15:09    423s]   VERIFY DRC ...... Sub-Area: {604.800 537.600 672.000 604.800} 154 of 324
[04/09 22:15:09    423s]   VERIFY DRC ...... Sub-Area : 154 complete 0 Viols.
[04/09 22:15:09    423s]   VERIFY DRC ...... Sub-Area: {672.000 537.600 739.200 604.800} 155 of 324
[04/09 22:15:09    423s]   VERIFY DRC ...... Sub-Area : 155 complete 0 Viols.
[04/09 22:15:09    423s]   VERIFY DRC ...... Sub-Area: {739.200 537.600 806.400 604.800} 156 of 324
[04/09 22:15:09    423s]   VERIFY DRC ...... Sub-Area : 156 complete 0 Viols.
[04/09 22:15:09    423s]   VERIFY DRC ...... Sub-Area: {806.400 537.600 873.600 604.800} 157 of 324
[04/09 22:15:09    423s]   VERIFY DRC ...... Sub-Area : 157 complete 0 Viols.
[04/09 22:15:09    423s]   VERIFY DRC ...... Sub-Area: {873.600 537.600 940.800 604.800} 158 of 324
[04/09 22:15:09    423s]   VERIFY DRC ...... Sub-Area : 158 complete 0 Viols.
[04/09 22:15:09    423s]   VERIFY DRC ...... Sub-Area: {940.800 537.600 1008.000 604.800} 159 of 324
[04/09 22:15:09    423s]   VERIFY DRC ...... Sub-Area : 159 complete 0 Viols.
[04/09 22:15:09    423s]   VERIFY DRC ...... Sub-Area: {1008.000 537.600 1075.200 604.800} 160 of 324
[04/09 22:15:09    423s]   VERIFY DRC ...... Sub-Area : 160 complete 0 Viols.
[04/09 22:15:09    423s]   VERIFY DRC ...... Sub-Area: {1075.200 537.600 1142.400 604.800} 161 of 324
[04/09 22:15:09    423s]   VERIFY DRC ...... Sub-Area : 161 complete 0 Viols.
[04/09 22:15:09    423s]   VERIFY DRC ...... Sub-Area: {1142.400 537.600 1200.096 604.800} 162 of 324
[04/09 22:15:09    423s]   VERIFY DRC ...... Sub-Area : 162 complete 0 Viols.
[04/09 22:15:09    423s]   VERIFY DRC ...... Sub-Area: {0.000 604.800 67.200 672.000} 163 of 324
[04/09 22:15:09    423s]   VERIFY DRC ...... Sub-Area : 163 complete 0 Viols.
[04/09 22:15:09    423s]   VERIFY DRC ...... Sub-Area: {67.200 604.800 134.400 672.000} 164 of 324
[04/09 22:15:09    423s]   VERIFY DRC ...... Sub-Area : 164 complete 0 Viols.
[04/09 22:15:09    423s]   VERIFY DRC ...... Sub-Area: {134.400 604.800 201.600 672.000} 165 of 324
[04/09 22:15:09    423s]   VERIFY DRC ...... Sub-Area : 165 complete 0 Viols.
[04/09 22:15:09    423s]   VERIFY DRC ...... Sub-Area: {201.600 604.800 268.800 672.000} 166 of 324
[04/09 22:15:09    423s]   VERIFY DRC ...... Sub-Area : 166 complete 0 Viols.
[04/09 22:15:09    423s]   VERIFY DRC ...... Sub-Area: {268.800 604.800 336.000 672.000} 167 of 324
[04/09 22:15:09    424s]   VERIFY DRC ...... Sub-Area : 167 complete 0 Viols.
[04/09 22:15:09    424s]   VERIFY DRC ...... Sub-Area: {336.000 604.800 403.200 672.000} 168 of 324
[04/09 22:15:10    424s]   VERIFY DRC ...... Sub-Area : 168 complete 0 Viols.
[04/09 22:15:10    424s]   VERIFY DRC ...... Sub-Area: {403.200 604.800 470.400 672.000} 169 of 324
[04/09 22:15:10    424s]   VERIFY DRC ...... Sub-Area : 169 complete 0 Viols.
[04/09 22:15:10    424s]   VERIFY DRC ...... Sub-Area: {470.400 604.800 537.600 672.000} 170 of 324
[04/09 22:15:10    424s]   VERIFY DRC ...... Sub-Area : 170 complete 0 Viols.
[04/09 22:15:10    424s]   VERIFY DRC ...... Sub-Area: {537.600 604.800 604.800 672.000} 171 of 324
[04/09 22:15:10    425s]   VERIFY DRC ...... Sub-Area : 171 complete 0 Viols.
[04/09 22:15:10    425s]   VERIFY DRC ...... Sub-Area: {604.800 604.800 672.000 672.000} 172 of 324
[04/09 22:15:10    425s]   VERIFY DRC ...... Sub-Area : 172 complete 0 Viols.
[04/09 22:15:10    425s]   VERIFY DRC ...... Sub-Area: {672.000 604.800 739.200 672.000} 173 of 324
[04/09 22:15:10    425s]   VERIFY DRC ...... Sub-Area : 173 complete 0 Viols.
[04/09 22:15:10    425s]   VERIFY DRC ...... Sub-Area: {739.200 604.800 806.400 672.000} 174 of 324
[04/09 22:15:10    425s]   VERIFY DRC ...... Sub-Area : 174 complete 0 Viols.
[04/09 22:15:10    425s]   VERIFY DRC ...... Sub-Area: {806.400 604.800 873.600 672.000} 175 of 324
[04/09 22:15:10    425s]   VERIFY DRC ...... Sub-Area : 175 complete 0 Viols.
[04/09 22:15:10    425s]   VERIFY DRC ...... Sub-Area: {873.600 604.800 940.800 672.000} 176 of 324
[04/09 22:15:10    425s]   VERIFY DRC ...... Sub-Area : 176 complete 0 Viols.
[04/09 22:15:10    425s]   VERIFY DRC ...... Sub-Area: {940.800 604.800 1008.000 672.000} 177 of 324
[04/09 22:15:10    425s]   VERIFY DRC ...... Sub-Area : 177 complete 0 Viols.
[04/09 22:15:10    425s]   VERIFY DRC ...... Sub-Area: {1008.000 604.800 1075.200 672.000} 178 of 324
[04/09 22:15:10    425s]   VERIFY DRC ...... Sub-Area : 178 complete 0 Viols.
[04/09 22:15:10    425s]   VERIFY DRC ...... Sub-Area: {1075.200 604.800 1142.400 672.000} 179 of 324
[04/09 22:15:10    425s]   VERIFY DRC ...... Sub-Area : 179 complete 0 Viols.
[04/09 22:15:10    425s]   VERIFY DRC ...... Sub-Area: {1142.400 604.800 1200.096 672.000} 180 of 324
[04/09 22:15:10    425s]   VERIFY DRC ...... Sub-Area : 180 complete 0 Viols.
[04/09 22:15:10    425s]   VERIFY DRC ...... Sub-Area: {0.000 672.000 67.200 739.200} 181 of 324
[04/09 22:15:10    425s]   VERIFY DRC ...... Sub-Area : 181 complete 0 Viols.
[04/09 22:15:10    425s]   VERIFY DRC ...... Sub-Area: {67.200 672.000 134.400 739.200} 182 of 324
[04/09 22:15:10    425s]   VERIFY DRC ...... Sub-Area : 182 complete 0 Viols.
[04/09 22:15:10    425s]   VERIFY DRC ...... Sub-Area: {134.400 672.000 201.600 739.200} 183 of 324
[04/09 22:15:10    425s]   VERIFY DRC ...... Sub-Area : 183 complete 0 Viols.
[04/09 22:15:10    425s]   VERIFY DRC ...... Sub-Area: {201.600 672.000 268.800 739.200} 184 of 324
[04/09 22:15:10    425s]   VERIFY DRC ...... Sub-Area : 184 complete 0 Viols.
[04/09 22:15:10    425s]   VERIFY DRC ...... Sub-Area: {268.800 672.000 336.000 739.200} 185 of 324
[04/09 22:15:11    425s]   VERIFY DRC ...... Sub-Area : 185 complete 0 Viols.
[04/09 22:15:11    425s]   VERIFY DRC ...... Sub-Area: {336.000 672.000 403.200 739.200} 186 of 324
[04/09 22:15:11    425s]   VERIFY DRC ...... Sub-Area : 186 complete 0 Viols.
[04/09 22:15:11    425s]   VERIFY DRC ...... Sub-Area: {403.200 672.000 470.400 739.200} 187 of 324
[04/09 22:15:12    426s]   VERIFY DRC ...... Sub-Area : 187 complete 0 Viols.
[04/09 22:15:12    426s]   VERIFY DRC ...... Sub-Area: {470.400 672.000 537.600 739.200} 188 of 324
[04/09 22:15:12    426s]   VERIFY DRC ...... Sub-Area : 188 complete 0 Viols.
[04/09 22:15:12    426s]   VERIFY DRC ...... Sub-Area: {537.600 672.000 604.800 739.200} 189 of 324
[04/09 22:15:12    426s]   VERIFY DRC ...... Sub-Area : 189 complete 0 Viols.
[04/09 22:15:12    426s]   VERIFY DRC ...... Sub-Area: {604.800 672.000 672.000 739.200} 190 of 324
[04/09 22:15:12    426s]   VERIFY DRC ...... Sub-Area : 190 complete 0 Viols.
[04/09 22:15:12    426s]   VERIFY DRC ...... Sub-Area: {672.000 672.000 739.200 739.200} 191 of 324
[04/09 22:15:12    426s]   VERIFY DRC ...... Sub-Area : 191 complete 0 Viols.
[04/09 22:15:12    426s]   VERIFY DRC ...... Sub-Area: {739.200 672.000 806.400 739.200} 192 of 324
[04/09 22:15:12    426s]   VERIFY DRC ...... Sub-Area : 192 complete 0 Viols.
[04/09 22:15:12    426s]   VERIFY DRC ...... Sub-Area: {806.400 672.000 873.600 739.200} 193 of 324
[04/09 22:15:12    426s]   VERIFY DRC ...... Sub-Area : 193 complete 0 Viols.
[04/09 22:15:12    426s]   VERIFY DRC ...... Sub-Area: {873.600 672.000 940.800 739.200} 194 of 324
[04/09 22:15:12    426s]   VERIFY DRC ...... Sub-Area : 194 complete 0 Viols.
[04/09 22:15:12    426s]   VERIFY DRC ...... Sub-Area: {940.800 672.000 1008.000 739.200} 195 of 324
[04/09 22:15:12    426s]   VERIFY DRC ...... Sub-Area : 195 complete 0 Viols.
[04/09 22:15:12    426s]   VERIFY DRC ...... Sub-Area: {1008.000 672.000 1075.200 739.200} 196 of 324
[04/09 22:15:12    426s]   VERIFY DRC ...... Sub-Area : 196 complete 0 Viols.
[04/09 22:15:12    426s]   VERIFY DRC ...... Sub-Area: {1075.200 672.000 1142.400 739.200} 197 of 324
[04/09 22:15:12    426s]   VERIFY DRC ...... Sub-Area : 197 complete 0 Viols.
[04/09 22:15:12    426s]   VERIFY DRC ...... Sub-Area: {1142.400 672.000 1200.096 739.200} 198 of 324
[04/09 22:15:12    426s]   VERIFY DRC ...... Sub-Area : 198 complete 0 Viols.
[04/09 22:15:12    426s]   VERIFY DRC ...... Sub-Area: {0.000 739.200 67.200 806.400} 199 of 324
[04/09 22:15:12    426s]   VERIFY DRC ...... Sub-Area : 199 complete 0 Viols.
[04/09 22:15:12    426s]   VERIFY DRC ...... Sub-Area: {67.200 739.200 134.400 806.400} 200 of 324
[04/09 22:15:12    426s]   VERIFY DRC ...... Sub-Area : 200 complete 0 Viols.
[04/09 22:15:12    426s]   VERIFY DRC ...... Sub-Area: {134.400 739.200 201.600 806.400} 201 of 324
[04/09 22:15:12    426s]   VERIFY DRC ...... Sub-Area : 201 complete 0 Viols.
[04/09 22:15:12    426s]   VERIFY DRC ...... Sub-Area: {201.600 739.200 268.800 806.400} 202 of 324
[04/09 22:15:12    426s]   VERIFY DRC ...... Sub-Area : 202 complete 0 Viols.
[04/09 22:15:12    426s]   VERIFY DRC ...... Sub-Area: {268.800 739.200 336.000 806.400} 203 of 324
[04/09 22:15:12    427s]   VERIFY DRC ...... Sub-Area : 203 complete 0 Viols.
[04/09 22:15:12    427s]   VERIFY DRC ...... Sub-Area: {336.000 739.200 403.200 806.400} 204 of 324
[04/09 22:15:13    427s]   VERIFY DRC ...... Sub-Area : 204 complete 0 Viols.
[04/09 22:15:13    427s]   VERIFY DRC ...... Sub-Area: {403.200 739.200 470.400 806.400} 205 of 324
[04/09 22:15:13    427s]   VERIFY DRC ...... Sub-Area : 205 complete 0 Viols.
[04/09 22:15:13    427s]   VERIFY DRC ...... Sub-Area: {470.400 739.200 537.600 806.400} 206 of 324
[04/09 22:15:13    427s]   VERIFY DRC ...... Sub-Area : 206 complete 0 Viols.
[04/09 22:15:13    427s]   VERIFY DRC ...... Sub-Area: {537.600 739.200 604.800 806.400} 207 of 324
[04/09 22:15:13    427s]   VERIFY DRC ...... Sub-Area : 207 complete 0 Viols.
[04/09 22:15:13    427s]   VERIFY DRC ...... Sub-Area: {604.800 739.200 672.000 806.400} 208 of 324
[04/09 22:15:13    427s]   VERIFY DRC ...... Sub-Area : 208 complete 0 Viols.
[04/09 22:15:13    427s]   VERIFY DRC ...... Sub-Area: {672.000 739.200 739.200 806.400} 209 of 324
[04/09 22:15:13    427s]   VERIFY DRC ...... Sub-Area : 209 complete 0 Viols.
[04/09 22:15:13    427s]   VERIFY DRC ...... Sub-Area: {739.200 739.200 806.400 806.400} 210 of 324
[04/09 22:15:13    427s]   VERIFY DRC ...... Sub-Area : 210 complete 0 Viols.
[04/09 22:15:13    427s]   VERIFY DRC ...... Sub-Area: {806.400 739.200 873.600 806.400} 211 of 324
[04/09 22:15:13    427s]   VERIFY DRC ...... Sub-Area : 211 complete 0 Viols.
[04/09 22:15:13    427s]   VERIFY DRC ...... Sub-Area: {873.600 739.200 940.800 806.400} 212 of 324
[04/09 22:15:13    427s]   VERIFY DRC ...... Sub-Area : 212 complete 0 Viols.
[04/09 22:15:13    427s]   VERIFY DRC ...... Sub-Area: {940.800 739.200 1008.000 806.400} 213 of 324
[04/09 22:15:13    427s]   VERIFY DRC ...... Sub-Area : 213 complete 0 Viols.
[04/09 22:15:13    427s]   VERIFY DRC ...... Sub-Area: {1008.000 739.200 1075.200 806.400} 214 of 324
[04/09 22:15:13    427s]   VERIFY DRC ...... Sub-Area : 214 complete 0 Viols.
[04/09 22:15:13    427s]   VERIFY DRC ...... Sub-Area: {1075.200 739.200 1142.400 806.400} 215 of 324
[04/09 22:15:13    427s]   VERIFY DRC ...... Sub-Area : 215 complete 0 Viols.
[04/09 22:15:13    427s]   VERIFY DRC ...... Sub-Area: {1142.400 739.200 1200.096 806.400} 216 of 324
[04/09 22:15:13    427s]   VERIFY DRC ...... Sub-Area : 216 complete 0 Viols.
[04/09 22:15:13    427s]   VERIFY DRC ...... Sub-Area: {0.000 806.400 67.200 873.600} 217 of 324
[04/09 22:15:13    427s]   VERIFY DRC ...... Sub-Area : 217 complete 0 Viols.
[04/09 22:15:13    427s]   VERIFY DRC ...... Sub-Area: {67.200 806.400 134.400 873.600} 218 of 324
[04/09 22:15:13    427s]   VERIFY DRC ...... Sub-Area : 218 complete 0 Viols.
[04/09 22:15:13    427s]   VERIFY DRC ...... Sub-Area: {134.400 806.400 201.600 873.600} 219 of 324
[04/09 22:15:13    427s]   VERIFY DRC ...... Sub-Area : 219 complete 0 Viols.
[04/09 22:15:13    427s]   VERIFY DRC ...... Sub-Area: {201.600 806.400 268.800 873.600} 220 of 324
[04/09 22:15:13    427s]   VERIFY DRC ...... Sub-Area : 220 complete 0 Viols.
[04/09 22:15:13    427s]   VERIFY DRC ...... Sub-Area: {268.800 806.400 336.000 873.600} 221 of 324
[04/09 22:15:14    428s]   VERIFY DRC ...... Sub-Area : 221 complete 0 Viols.
[04/09 22:15:14    428s]   VERIFY DRC ...... Sub-Area: {336.000 806.400 403.200 873.600} 222 of 324
[04/09 22:15:14    428s]   VERIFY DRC ...... Sub-Area : 222 complete 0 Viols.
[04/09 22:15:14    428s]   VERIFY DRC ...... Sub-Area: {403.200 806.400 470.400 873.600} 223 of 324
[04/09 22:15:14    428s]   VERIFY DRC ...... Sub-Area : 223 complete 0 Viols.
[04/09 22:15:14    428s]   VERIFY DRC ...... Sub-Area: {470.400 806.400 537.600 873.600} 224 of 324
[04/09 22:15:14    429s]   VERIFY DRC ...... Sub-Area : 224 complete 0 Viols.
[04/09 22:15:14    429s]   VERIFY DRC ...... Sub-Area: {537.600 806.400 604.800 873.600} 225 of 324
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area : 225 complete 0 Viols.
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area: {604.800 806.400 672.000 873.600} 226 of 324
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area : 226 complete 0 Viols.
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area: {672.000 806.400 739.200 873.600} 227 of 324
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area : 227 complete 0 Viols.
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area: {739.200 806.400 806.400 873.600} 228 of 324
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area : 228 complete 0 Viols.
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area: {806.400 806.400 873.600 873.600} 229 of 324
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area : 229 complete 0 Viols.
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area: {873.600 806.400 940.800 873.600} 230 of 324
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area : 230 complete 0 Viols.
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area: {940.800 806.400 1008.000 873.600} 231 of 324
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area : 231 complete 0 Viols.
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area: {1008.000 806.400 1075.200 873.600} 232 of 324
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area : 232 complete 0 Viols.
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area: {1075.200 806.400 1142.400 873.600} 233 of 324
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area : 233 complete 0 Viols.
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area: {1142.400 806.400 1200.096 873.600} 234 of 324
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area : 234 complete 0 Viols.
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area: {0.000 873.600 67.200 940.800} 235 of 324
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area : 235 complete 0 Viols.
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area: {67.200 873.600 134.400 940.800} 236 of 324
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area : 236 complete 0 Viols.
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area: {134.400 873.600 201.600 940.800} 237 of 324
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area : 237 complete 0 Viols.
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area: {201.600 873.600 268.800 940.800} 238 of 324
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area : 238 complete 0 Viols.
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area: {268.800 873.600 336.000 940.800} 239 of 324
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area : 239 complete 0 Viols.
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area: {336.000 873.600 403.200 940.800} 240 of 324
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area : 240 complete 0 Viols.
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area: {403.200 873.600 470.400 940.800} 241 of 324
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area : 241 complete 0 Viols.
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area: {470.400 873.600 537.600 940.800} 242 of 324
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area : 242 complete 0 Viols.
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area: {537.600 873.600 604.800 940.800} 243 of 324
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area : 243 complete 0 Viols.
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area: {604.800 873.600 672.000 940.800} 244 of 324
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area : 244 complete 0 Viols.
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area: {672.000 873.600 739.200 940.800} 245 of 324
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area : 245 complete 0 Viols.
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area: {739.200 873.600 806.400 940.800} 246 of 324
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area : 246 complete 0 Viols.
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area: {806.400 873.600 873.600 940.800} 247 of 324
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area : 247 complete 0 Viols.
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area: {873.600 873.600 940.800 940.800} 248 of 324
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area : 248 complete 0 Viols.
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area: {940.800 873.600 1008.000 940.800} 249 of 324
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area : 249 complete 0 Viols.
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area: {1008.000 873.600 1075.200 940.800} 250 of 324
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area : 250 complete 0 Viols.
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area: {1075.200 873.600 1142.400 940.800} 251 of 324
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area : 251 complete 0 Viols.
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area: {1142.400 873.600 1200.096 940.800} 252 of 324
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area : 252 complete 0 Viols.
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area: {0.000 940.800 67.200 1008.000} 253 of 324
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area : 253 complete 0 Viols.
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area: {67.200 940.800 134.400 1008.000} 254 of 324
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area : 254 complete 0 Viols.
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area: {134.400 940.800 201.600 1008.000} 255 of 324
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area : 255 complete 0 Viols.
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area: {201.600 940.800 268.800 1008.000} 256 of 324
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area : 256 complete 0 Viols.
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area: {268.800 940.800 336.000 1008.000} 257 of 324
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area : 257 complete 0 Viols.
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area: {336.000 940.800 403.200 1008.000} 258 of 324
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area : 258 complete 0 Viols.
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area: {403.200 940.800 470.400 1008.000} 259 of 324
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area : 259 complete 0 Viols.
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area: {470.400 940.800 537.600 1008.000} 260 of 324
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area : 260 complete 0 Viols.
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area: {537.600 940.800 604.800 1008.000} 261 of 324
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area : 261 complete 0 Viols.
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area: {604.800 940.800 672.000 1008.000} 262 of 324
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area : 262 complete 0 Viols.
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area: {672.000 940.800 739.200 1008.000} 263 of 324
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area : 263 complete 0 Viols.
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area: {739.200 940.800 806.400 1008.000} 264 of 324
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area : 264 complete 0 Viols.
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area: {806.400 940.800 873.600 1008.000} 265 of 324
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area : 265 complete 0 Viols.
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area: {873.600 940.800 940.800 1008.000} 266 of 324
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area : 266 complete 0 Viols.
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area: {940.800 940.800 1008.000 1008.000} 267 of 324
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area : 267 complete 0 Viols.
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area: {1008.000 940.800 1075.200 1008.000} 268 of 324
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area : 268 complete 0 Viols.
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area: {1075.200 940.800 1142.400 1008.000} 269 of 324
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area : 269 complete 0 Viols.
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area: {1142.400 940.800 1200.096 1008.000} 270 of 324
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area : 270 complete 0 Viols.
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area: {0.000 1008.000 67.200 1075.200} 271 of 324
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area : 271 complete 0 Viols.
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area: {67.200 1008.000 134.400 1075.200} 272 of 324
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area : 272 complete 0 Viols.
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area: {134.400 1008.000 201.600 1075.200} 273 of 324
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area : 273 complete 0 Viols.
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area: {201.600 1008.000 268.800 1075.200} 274 of 324
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area : 274 complete 0 Viols.
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area: {268.800 1008.000 336.000 1075.200} 275 of 324
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area : 275 complete 0 Viols.
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area: {336.000 1008.000 403.200 1075.200} 276 of 324
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area : 276 complete 0 Viols.
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area: {403.200 1008.000 470.400 1075.200} 277 of 324
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area : 277 complete 0 Viols.
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area: {470.400 1008.000 537.600 1075.200} 278 of 324
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area : 278 complete 0 Viols.
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area: {537.600 1008.000 604.800 1075.200} 279 of 324
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area : 279 complete 0 Viols.
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area: {604.800 1008.000 672.000 1075.200} 280 of 324
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area : 280 complete 0 Viols.
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area: {672.000 1008.000 739.200 1075.200} 281 of 324
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area : 281 complete 0 Viols.
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area: {739.200 1008.000 806.400 1075.200} 282 of 324
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area : 282 complete 0 Viols.
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area: {806.400 1008.000 873.600 1075.200} 283 of 324
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area : 283 complete 0 Viols.
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area: {873.600 1008.000 940.800 1075.200} 284 of 324
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area : 284 complete 0 Viols.
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area: {940.800 1008.000 1008.000 1075.200} 285 of 324
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area : 285 complete 0 Viols.
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area: {1008.000 1008.000 1075.200 1075.200} 286 of 324
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area : 286 complete 0 Viols.
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area: {1075.200 1008.000 1142.400 1075.200} 287 of 324
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area : 287 complete 0 Viols.
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area: {1142.400 1008.000 1200.096 1075.200} 288 of 324
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area : 288 complete 0 Viols.
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area: {0.000 1075.200 67.200 1142.400} 289 of 324
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area : 289 complete 0 Viols.
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area: {67.200 1075.200 134.400 1142.400} 290 of 324
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area : 290 complete 0 Viols.
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area: {134.400 1075.200 201.600 1142.400} 291 of 324
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area : 291 complete 0 Viols.
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area: {201.600 1075.200 268.800 1142.400} 292 of 324
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area : 292 complete 0 Viols.
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area: {268.800 1075.200 336.000 1142.400} 293 of 324
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area : 293 complete 0 Viols.
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area: {336.000 1075.200 403.200 1142.400} 294 of 324
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area : 294 complete 0 Viols.
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area: {403.200 1075.200 470.400 1142.400} 295 of 324
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area : 295 complete 0 Viols.
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area: {470.400 1075.200 537.600 1142.400} 296 of 324
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area : 296 complete 0 Viols.
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area: {537.600 1075.200 604.800 1142.400} 297 of 324
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area : 297 complete 0 Viols.
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area: {604.800 1075.200 672.000 1142.400} 298 of 324
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area : 298 complete 0 Viols.
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area: {672.000 1075.200 739.200 1142.400} 299 of 324
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area : 299 complete 0 Viols.
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area: {739.200 1075.200 806.400 1142.400} 300 of 324
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area : 300 complete 0 Viols.
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area: {806.400 1075.200 873.600 1142.400} 301 of 324
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area : 301 complete 0 Viols.
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area: {873.600 1075.200 940.800 1142.400} 302 of 324
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area : 302 complete 0 Viols.
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area: {940.800 1075.200 1008.000 1142.400} 303 of 324
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area : 303 complete 0 Viols.
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area: {1008.000 1075.200 1075.200 1142.400} 304 of 324
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area : 304 complete 0 Viols.
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area: {1075.200 1075.200 1142.400 1142.400} 305 of 324
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area : 305 complete 0 Viols.
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area: {1142.400 1075.200 1200.096 1142.400} 306 of 324
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area : 306 complete 0 Viols.
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area: {0.000 1142.400 67.200 1200.096} 307 of 324
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area : 307 complete 0 Viols.
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area: {67.200 1142.400 134.400 1200.096} 308 of 324
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area : 308 complete 0 Viols.
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area: {134.400 1142.400 201.600 1200.096} 309 of 324
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area : 309 complete 0 Viols.
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area: {201.600 1142.400 268.800 1200.096} 310 of 324
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area : 310 complete 0 Viols.
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area: {268.800 1142.400 336.000 1200.096} 311 of 324
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area : 311 complete 0 Viols.
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area: {336.000 1142.400 403.200 1200.096} 312 of 324
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area : 312 complete 0 Viols.
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area: {403.200 1142.400 470.400 1200.096} 313 of 324
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area : 313 complete 0 Viols.
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area: {470.400 1142.400 537.600 1200.096} 314 of 324
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area : 314 complete 0 Viols.
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area: {537.600 1142.400 604.800 1200.096} 315 of 324
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area : 315 complete 0 Viols.
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area: {604.800 1142.400 672.000 1200.096} 316 of 324
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area : 316 complete 0 Viols.
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area: {672.000 1142.400 739.200 1200.096} 317 of 324
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area : 317 complete 0 Viols.
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area: {739.200 1142.400 806.400 1200.096} 318 of 324
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area : 318 complete 0 Viols.
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area: {806.400 1142.400 873.600 1200.096} 319 of 324
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area : 319 complete 0 Viols.
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area: {873.600 1142.400 940.800 1200.096} 320 of 324
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area : 320 complete 0 Viols.
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area: {940.800 1142.400 1008.000 1200.096} 321 of 324
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area : 321 complete 0 Viols.
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area: {1008.000 1142.400 1075.200 1200.096} 322 of 324
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area : 322 complete 0 Viols.
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area: {1075.200 1142.400 1142.400 1200.096} 323 of 324
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area : 323 complete 0 Viols.
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area: {1142.400 1142.400 1200.096 1200.096} 324 of 324
[04/09 22:15:15    429s]   VERIFY DRC ...... Sub-Area : 324 complete 0 Viols.
[04/09 22:15:15    429s] 
[04/09 22:15:15    429s]   Verification Complete : 0 Viols.
[04/09 22:15:15    429s] 
[04/09 22:15:15    429s]  *** End Verify DRC (CPU: 0:00:24.7  ELAPSED TIME: 25.00  MEM: 0.0M) ***
[04/09 22:15:15    429s] 
[04/09 22:15:15    429s] <CMD> verifyConnectivity -error 100000 -noAntenna -report ../reports/fifo1_sram.innovus.route.connectivity.rpt
[04/09 22:15:15    429s] VERIFY_CONNECTIVITY use new engine.
[04/09 22:15:15    429s] 
[04/09 22:15:15    429s] ******** Start: VERIFY CONNECTIVITY ********
[04/09 22:15:15    429s] Start Time: Tue Apr  9 22:15:15 2024
[04/09 22:15:15    429s] 
[04/09 22:15:15    429s] Design Name: fifo1_sram
[04/09 22:15:15    429s] Database Units: 1000
[04/09 22:15:15    429s] Design Boundary: (0.0000, 0.0000) (1200.0960, 1200.0960)
[04/09 22:15:15    429s] Error Limit = 100000; Warning Limit = 50
[04/09 22:15:15    429s] Check all nets
[04/09 22:15:15    429s] **WARN: (IMPVFC-97):	IO pin rdata[7] of net rdata[7] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[04/09 22:15:15    429s] **WARN: (IMPVFC-97):	IO pin rdata[6] of net rdata[6] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[04/09 22:15:15    429s] **WARN: (IMPVFC-97):	IO pin rdata[5] of net rdata[5] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[04/09 22:15:15    429s] **WARN: (IMPVFC-97):	IO pin rdata[4] of net rdata[4] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[04/09 22:15:15    429s] **WARN: (IMPVFC-97):	IO pin rdata[3] of net rdata[3] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[04/09 22:15:15    429s] **WARN: (IMPVFC-97):	IO pin rdata[2] of net rdata[2] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[04/09 22:15:15    429s] **WARN: (IMPVFC-97):	IO pin rdata[1] of net rdata[1] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[04/09 22:15:15    429s] **WARN: (IMPVFC-97):	IO pin rdata[0] of net rdata[0] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[04/09 22:15:15    429s] **WARN: (IMPVFC-97):	IO pin wfull of net wfull has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[04/09 22:15:15    429s] **WARN: (IMPVFC-97):	IO pin rempty of net rempty has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[04/09 22:15:15    429s] Net VDD: has an unconnected terminal, has special routes with opens, has regular routing with opens.
[04/09 22:15:15    429s] Net VSS: has an unconnected terminal, has special routes with opens, has regular routing with opens.
[04/09 22:15:15    429s] 
[04/09 22:15:15    429s] Begin Summary 
[04/09 22:15:15    429s]     1674 Problem(s) (IMPVFC-96): Terminal(s) are not connected.
[04/09 22:15:15    429s]     11 Problem(s) (IMPVFC-200): Special Wires: Pieces of the net are not connected together.
[04/09 22:15:15    429s]     131 Problem(s) (IMPVFC-92): Pieces of the net are not connected together.
[04/09 22:15:15    429s]     1816 total info(s) created.
[04/09 22:15:15    429s] End Summary
[04/09 22:15:15    429s] 
[04/09 22:15:15    429s] End Time: Tue Apr  9 22:15:15 2024
[04/09 22:15:15    429s] Time Elapsed: 0:00:00.0
[04/09 22:15:15    429s] 
[04/09 22:15:15    429s] ******** End: VERIFY CONNECTIVITY ********
[04/09 22:15:15    429s]   Verification Complete : 1816 Viols.  0 Wrngs.
[04/09 22:15:15    429s]   (CPU Time: 0:00:00.3  MEM: 0.000M)
[04/09 22:15:15    429s] 
[04/09 22:15:15    429s] <CMD> timeDesign -postRoute -prefix route -outDir ../reports/fifo1_sram.innovus -expandedViews
[04/09 22:15:15    429s] *** timeDesign #4 [begin] : totSession cpu/real = 0:07:10.0/0:08:53.5 (0.8), mem = 2640.4M
[04/09 22:15:15    429s]  Reset EOS DB
[04/09 22:15:15    429s] Ignoring AAE DB Resetting ...
[04/09 22:15:15    429s] Closing parasitic data file '/tmp/innovus_temp_20364_auto.ece.pdx.edu_routh_AVzDJc/fifo1_sram_20364_lG8PQP.rcdb.d': 694 access done (mem: 2640.359M)
[04/09 22:15:15    429s] **WARN: (IMPEXT-6191):	Using a captable file is not recommended for process nodes less than or equal to 32 nm due to parasitic accuracy concerns. The Quantus QRC technology file should be specified for all RC corners using the command create_rc_corner or update_rc_corner, which will then be used for preRoute and postRoute(effort level medium or high or signoff) extraction engines.
[04/09 22:15:15    429s] Type 'man IMPEXT-6191' for more detail.
[04/09 22:15:15    429s] Extraction called for design 'fifo1_sram' of instances=326 and nets=559 using extraction engine 'postRoute' at effort level 'low' .
[04/09 22:15:15    429s] PostRoute (effortLevel low) RC Extraction called for design fifo1_sram.
[04/09 22:15:15    429s] RC Extraction called in multi-corner(2) mode.
[04/09 22:15:15    429s] Process corner(s) are loaded.
[04/09 22:15:15    429s]  Corner: cmax
[04/09 22:15:15    429s]  Corner: cmin
[04/09 22:15:15    429s] extractDetailRC Option : -outfile /tmp/innovus_temp_20364_auto.ece.pdx.edu_routh_AVzDJc/fifo1_sram_20364_lG8PQP.rcdb.d -maxResLength 200  -extended
[04/09 22:15:15    429s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[04/09 22:15:15    429s]       RC Corner Indexes            0       1   
[04/09 22:15:15    429s] Capacitance Scaling Factor   : 1.00000 1.00000 
[04/09 22:15:15    429s] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[04/09 22:15:15    429s] Resistance Scaling Factor    : 1.00000 1.00000 
[04/09 22:15:15    429s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[04/09 22:15:15    429s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[04/09 22:15:15    429s] Shrink Factor                : 1.00000
[04/09 22:15:15    430s] 
[04/09 22:15:15    430s] Trim Metal Layers:
[04/09 22:15:15    430s] LayerId::1 widthSet size::4
[04/09 22:15:15    430s] LayerId::2 widthSet size::4
[04/09 22:15:15    430s] LayerId::3 widthSet size::5
[04/09 22:15:15    430s] LayerId::4 widthSet size::5
[04/09 22:15:15    430s] LayerId::5 widthSet size::5
[04/09 22:15:15    430s] LayerId::6 widthSet size::5
[04/09 22:15:15    430s] LayerId::7 widthSet size::5
[04/09 22:15:15    430s] LayerId::8 widthSet size::5
[04/09 22:15:15    430s] LayerId::9 widthSet size::4
[04/09 22:15:15    430s] LayerId::10 widthSet size::2
[04/09 22:15:15    430s] eee: pegSigSF::1.070000
[04/09 22:15:15    430s] Initializing multi-corner capacitance tables ... 
[04/09 22:15:16    430s] Initializing multi-corner resistance tables ...
[04/09 22:15:16    430s] eee: l::1 avDens::0.096011 usedTrk::10818.743006 availTrk::112682.147875 sigTrk::10818.743006
[04/09 22:15:16    430s] eee: l::2 avDens::0.045225 usedTrk::749.498325 availTrk::16572.705595 sigTrk::749.498325
[04/09 22:15:16    430s] eee: l::3 avDens::0.054518 usedTrk::424.681400 availTrk::7789.787359 sigTrk::424.681400
[04/09 22:15:16    430s] eee: l::4 avDens::0.032479 usedTrk::1865.068120 availTrk::57423.917873 sigTrk::1865.068120
[04/09 22:15:16    430s] eee: l::5 avDens::0.069688 usedTrk::2008.364832 availTrk::28819.541716 sigTrk::2008.364832
[04/09 22:15:16    430s] eee: l::6 avDens::0.069086 usedTrk::2526.823742 availTrk::36575.000000 sigTrk::2526.823742
[04/09 22:15:16    430s] eee: l::7 avDens::0.093150 usedTrk::1644.555861 availTrk::17655.000000 sigTrk::1644.555861
[04/09 22:15:16    430s] eee: l::8 avDens::0.063686 usedTrk::694.412919 availTrk::10903.750000 sigTrk::694.412919
[04/09 22:15:16    430s] eee: l::9 avDens::0.027065 usedTrk::6.698565 availTrk::247.500000 sigTrk::6.698565
[04/09 22:15:16    430s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/09 22:15:16    430s] eee: LAM: n=32 LLS=2-3 HLS=3-5 rDens=0.306122 uaWl=1.000000 uaWlH=0.321923 aWlH=0.000000 lMod=0 pMax=0.867100 pMod=80 wcR=0.472500 newSi=0.001600 wHLS=1.181250 siPrev=0 viaL=0.000000
[04/09 22:15:16    430s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2268.4M)
[04/09 22:15:16    430s] Creating parasitic data file '/tmp/innovus_temp_20364_auto.ece.pdx.edu_routh_AVzDJc/fifo1_sram_20364_lG8PQP.rcdb.d' for storing RC.
[04/09 22:15:17    431s] Extracted 10.0422% (CPU Time= 0:00:01.7  MEM= 2714.2M)
[04/09 22:15:17    431s] Extracted 20.0543% (CPU Time= 0:00:01.8  MEM= 2714.2M)
[04/09 22:15:17    431s] Extracted 30.0362% (CPU Time= 0:00:01.8  MEM= 2714.2M)
[04/09 22:15:17    431s] Extracted 40.0483% (CPU Time= 0:00:01.9  MEM= 2714.2M)
[04/09 22:15:17    431s] Extracted 50.0603% (CPU Time= 0:00:01.9  MEM= 2714.2M)
[04/09 22:15:17    431s] Extracted 60.0422% (CPU Time= 0:00:01.9  MEM= 2714.2M)
[04/09 22:15:17    431s] Extracted 70.0543% (CPU Time= 0:00:02.0  MEM= 2714.2M)
[04/09 22:15:17    431s] Extracted 80.0362% (CPU Time= 0:00:02.0  MEM= 2714.2M)
[04/09 22:15:18    432s] Extracted 90.0483% (CPU Time= 0:00:02.2  MEM= 2714.2M)
[04/09 22:15:18    432s] Extracted 100% (CPU Time= 0:00:02.7  MEM= 2714.2M)
[04/09 22:15:19    433s] Number of Extracted Resistors     : 6005
[04/09 22:15:19    433s] Number of Extracted Ground Cap.   : 6070
[04/09 22:15:19    433s] Number of Extracted Coupling Cap. : 14488
[04/09 22:15:19    433s] Opening parasitic data file '/tmp/innovus_temp_20364_auto.ece.pdx.edu_routh_AVzDJc/fifo1_sram_20364_lG8PQP.rcdb.d' for reading (mem: 2698.180M)
[04/09 22:15:19    433s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[04/09 22:15:19    433s]  Corner: cmax
[04/09 22:15:19    433s]  Corner: cmin
[04/09 22:15:19    433s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2698.2M)
[04/09 22:15:19    433s] Creating parasitic data file '/tmp/innovus_temp_20364_auto.ece.pdx.edu_routh_AVzDJc/fifo1_sram_20364_lG8PQP.rcdb_Filter.rcdb.d' for storing RC.
[04/09 22:15:20    433s] Closing parasitic data file '/tmp/innovus_temp_20364_auto.ece.pdx.edu_routh_AVzDJc/fifo1_sram_20364_lG8PQP.rcdb.d': 347 access done (mem: 2698.180M)
[04/09 22:15:20    433s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2698.180M)
[04/09 22:15:20    433s] Opening parasitic data file '/tmp/innovus_temp_20364_auto.ece.pdx.edu_routh_AVzDJc/fifo1_sram_20364_lG8PQP.rcdb.d' for reading (mem: 2698.180M)
[04/09 22:15:20    433s] processing rcdb (/tmp/innovus_temp_20364_auto.ece.pdx.edu_routh_AVzDJc/fifo1_sram_20364_lG8PQP.rcdb.d) for hinst (top) of cell (fifo1_sram);
[04/09 22:15:21    434s] Closing parasitic data file '/tmp/innovus_temp_20364_auto.ece.pdx.edu_routh_AVzDJc/fifo1_sram_20364_lG8PQP.rcdb.d': 0 access done (mem: 2698.180M)
[04/09 22:15:21    434s] Lumped Parasitic Loading Completed (total cpu=0:00:00.9, real=0:00:01.0, current mem=2698.180M)
[04/09 22:15:21    434s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:04.5  Real Time: 0:00:06.0  MEM: 2698.180M)
[04/09 22:15:21    434s] Starting delay calculation for Setup views
[04/09 22:15:21    434s] AAE_INFO: opIsDesignInPostRouteState() is 1
[04/09 22:15:21    434s] AAE_INFO: resetNetProps viewIdx 0 
[04/09 22:15:21    434s] Starting SI iteration 1 using Infinite Timing Windows
[04/09 22:15:21    434s] #################################################################################
[04/09 22:15:21    434s] # Design Stage: PostRoute
[04/09 22:15:21    434s] # Design Name: fifo1_sram
[04/09 22:15:21    434s] # Design Mode: 28nm
[04/09 22:15:21    434s] # Analysis Mode: MMMC OCV 
[04/09 22:15:21    434s] # Parasitics Mode: SPEF/RCDB 
[04/09 22:15:21    434s] # Signoff Settings: SI On 
[04/09 22:15:21    434s] #################################################################################
[04/09 22:15:22    435s] AAE_INFO: 1 threads acquired from CTE.
[04/09 22:15:22    435s] Setting infinite Tws ...
[04/09 22:15:22    435s] First Iteration Infinite Tw... 
[04/09 22:15:22    435s] Calculate early delays in OCV mode...
[04/09 22:15:22    435s] Calculate late delays in OCV mode...
[04/09 22:15:22    435s] Topological Sorting (REAL = 0:00:00.0, MEM = 2670.5M, InitMEM = 2670.5M)
[04/09 22:15:22    435s] Start delay calculation (fullDC) (1 T). (MEM=2670.45)
[04/09 22:15:22    435s] *** Calculating scaling factor for libs_max libraries using the default operating condition of each library.
[04/09 22:15:22    435s] 
[04/09 22:15:22    435s] Trim Metal Layers:
[04/09 22:15:22    435s] LayerId::1 widthSet size::4
[04/09 22:15:22    435s] LayerId::2 widthSet size::4
[04/09 22:15:22    435s] LayerId::3 widthSet size::5
[04/09 22:15:22    435s] LayerId::4 widthSet size::5
[04/09 22:15:22    435s] LayerId::5 widthSet size::5
[04/09 22:15:22    435s] LayerId::6 widthSet size::5
[04/09 22:15:22    435s] LayerId::7 widthSet size::5
[04/09 22:15:22    435s] LayerId::8 widthSet size::5
[04/09 22:15:22    435s] LayerId::9 widthSet size::4
[04/09 22:15:22    435s] LayerId::10 widthSet size::2
[04/09 22:15:22    435s] eee: pegSigSF::1.070000
[04/09 22:15:22    435s] Initializing multi-corner capacitance tables ... 
[04/09 22:15:22    435s] Initializing multi-corner resistance tables ...
[04/09 22:15:22    435s] eee: l::1 avDens::0.096011 usedTrk::10818.743006 availTrk::112682.147875 sigTrk::10818.743006
[04/09 22:15:22    435s] eee: l::2 avDens::0.045225 usedTrk::749.498325 availTrk::16572.705595 sigTrk::749.498325
[04/09 22:15:22    435s] eee: l::3 avDens::0.054518 usedTrk::424.681400 availTrk::7789.787359 sigTrk::424.681400
[04/09 22:15:22    435s] eee: l::4 avDens::0.032479 usedTrk::1865.068120 availTrk::57423.917873 sigTrk::1865.068120
[04/09 22:15:22    435s] eee: l::5 avDens::0.069688 usedTrk::2008.364832 availTrk::28819.541716 sigTrk::2008.364832
[04/09 22:15:22    435s] eee: l::6 avDens::0.069086 usedTrk::2526.823742 availTrk::36575.000000 sigTrk::2526.823742
[04/09 22:15:22    435s] eee: l::7 avDens::0.093150 usedTrk::1644.555861 availTrk::17655.000000 sigTrk::1644.555861
[04/09 22:15:22    435s] eee: l::8 avDens::0.063686 usedTrk::694.412919 availTrk::10903.750000 sigTrk::694.412919
[04/09 22:15:22    435s] eee: l::9 avDens::0.027065 usedTrk::6.698565 availTrk::247.500000 sigTrk::6.698565
[04/09 22:15:22    435s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/09 22:15:22    435s] eee: LAM: n=32 LLS=2-3 HLS=3-5 rDens=0.306122 uaWl=1.000000 uaWlH=0.321923 aWlH=0.000000 lMod=0 pMax=0.867100 pMod=80 wcR=0.472500 newSi=0.001600 wHLS=1.181250 siPrev=0 viaL=0.000000
[04/09 22:15:22    435s] End AAE Lib Interpolated Model. (MEM=2682.06 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/09 22:15:22    435s] Opening parasitic data file '/tmp/innovus_temp_20364_auto.ece.pdx.edu_routh_AVzDJc/fifo1_sram_20364_lG8PQP.rcdb.d' for reading (mem: 2682.062M)
[04/09 22:15:22    435s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2682.1M)
[04/09 22:15:22    435s] **WARN: (IMPESI-3095):	Net: 'n_32' has no receivers. SI analysis is not performed.
[04/09 22:15:23    436s] **WARN: (IMPESI-3095):	Net: 'n_25' has no receivers. SI analysis is not performed.
[04/09 22:15:23    436s] **WARN: (IMPESI-3095):	Net: 'n_26' has no receivers. SI analysis is not performed.
[04/09 22:15:23    436s] **WARN: (IMPESI-3095):	Net: 'n_29' has no receivers. SI analysis is not performed.
[04/09 22:15:23    436s] **WARN: (IMPESI-3095):	Net: 'n_31' has no receivers. SI analysis is not performed.
[04/09 22:15:23    436s] **WARN: (IMPESI-3095):	Net: 'n_27' has no receivers. SI analysis is not performed.
[04/09 22:15:23    436s] **WARN: (IMPESI-3095):	Net: 'n_28' has no receivers. SI analysis is not performed.
[04/09 22:15:23    436s] **WARN: (IMPESI-3095):	Net: 'n_30' has no receivers. SI analysis is not performed.
[04/09 22:15:23    436s] **WARN: (IMPESI-3095):	Net: 'n_23' has no receivers. SI analysis is not performed.
[04/09 22:15:23    436s] **WARN: (IMPESI-3095):	Net: 'n_24' has no receivers. SI analysis is not performed.
[04/09 22:15:23    436s] Total number of fetched objects 545
[04/09 22:15:23    436s] AAE_INFO-618: Total number of nets in the design is 559,  97.5 percent of the nets selected for SI analysis
[04/09 22:15:23    436s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/09 22:15:23    436s] End delay calculation. (MEM=2650.05 CPU=0:00:00.5 REAL=0:00:01.0)
[04/09 22:15:23    436s] End delay calculation (fullDC). (MEM=2650.05 CPU=0:00:01.3 REAL=0:00:01.0)
[04/09 22:15:23    436s] *** CDM Built up (cpu=0:00:01.5  real=0:00:02.0  mem= 2650.0M) ***
[04/09 22:15:23    436s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2658.0M)
[04/09 22:15:23    436s] Add other clocks and setupCteToAAEClockMapping during iter 1
[04/09 22:15:23    436s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2658.0M)
[04/09 22:15:23    436s] Starting SI iteration 2
[04/09 22:15:23    436s] Calculate early delays in OCV mode...
[04/09 22:15:23    436s] Calculate late delays in OCV mode...
[04/09 22:15:23    436s] Start delay calculation (fullDC) (1 T). (MEM=2217.16)
[04/09 22:15:23    436s] End AAE Lib Interpolated Model. (MEM=2217.16 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/09 22:15:23    436s] Glitch Analysis: View func_max_scenario -- Total Number of Nets Skipped = 0. 
[04/09 22:15:23    436s] Glitch Analysis: View func_max_scenario -- Total Number of Nets Analyzed = 545. 
[04/09 22:15:23    436s] Total number of fetched objects 545
[04/09 22:15:23    436s] AAE_INFO-618: Total number of nets in the design is 559,  0.5 percent of the nets selected for SI analysis
[04/09 22:15:23    436s] End delay calculation. (MEM=2255.32 CPU=0:00:00.0 REAL=0:00:00.0)
[04/09 22:15:23    436s] End delay calculation (fullDC). (MEM=2255.32 CPU=0:00:00.0 REAL=0:00:00.0)
[04/09 22:15:23    436s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2255.3M) ***
[04/09 22:15:23    436s] *** Done Building Timing Graph (cpu=0:00:02.1 real=0:00:02.0 totSessionCpu=0:07:17 mem=2255.3M)
[04/09 22:15:23    436s] All LLGs are deleted
[04/09 22:15:23    436s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:15:23    436s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:15:23    436s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2217.3M, EPOCH TIME: 1712726123.871286
[04/09 22:15:23    436s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:2217.3M, EPOCH TIME: 1712726123.872559
[04/09 22:15:23    436s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2217.3M, EPOCH TIME: 1712726123.872883
[04/09 22:15:23    436s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:15:23    436s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:15:23    436s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2217.3M, EPOCH TIME: 1712726123.873596
[04/09 22:15:23    436s] Max number of tech site patterns supported in site array is 256.
[04/09 22:15:23    436s] Core basic site is unit
[04/09 22:15:23    436s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2217.3M, EPOCH TIME: 1712726123.917368
[04/09 22:15:23    436s] After signature check, allow fast init is true, keep pre-filter is true.
[04/09 22:15:23    436s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[04/09 22:15:23    436s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.007, MEM:2217.3M, EPOCH TIME: 1712726123.924321
[04/09 22:15:23    436s] SiteArray: non-trimmed site array dimensions = 358 x 3948
[04/09 22:15:23    436s] SiteArray: use 7,331,840 bytes
[04/09 22:15:23    436s] SiteArray: current memory after site array memory allocation 2208.6M
[04/09 22:15:23    436s] SiteArray: FP blocked sites are writable
[04/09 22:15:23    437s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2208.6M, EPOCH TIME: 1712726123.948968
[04/09 22:15:24    437s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.050, REAL:0.054, MEM:2208.6M, EPOCH TIME: 1712726124.003063
[04/09 22:15:24    437s] SiteArray: number of non floorplan blocked sites for llg default is 1413384
[04/09 22:15:24    437s] Atter site array init, number of instance map data is 0.
[04/09 22:15:24    437s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.200, REAL:0.202, MEM:2208.6M, EPOCH TIME: 1712726124.076033
[04/09 22:15:24    437s] 
[04/09 22:15:24    437s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 22:15:24    437s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.210, REAL:0.213, MEM:2208.6M, EPOCH TIME: 1712726124.085954
[04/09 22:15:24    437s] All LLGs are deleted
[04/09 22:15:24    437s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:361).
[04/09 22:15:24    437s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:15:24    437s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2208.6M, EPOCH TIME: 1712726124.118995
[04/09 22:15:24    437s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:2208.6M, EPOCH TIME: 1712726124.120240
[04/09 22:15:28    437s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 func_max_scenario 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | INPUTS  | OUTPUTS |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.285  |  0.285  |  0.538  |   N/A   |   N/A   |  0.000  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |    0    |   N/A   |   N/A   |
|          All Paths:|   362   |   258   |   148   |   N/A   |   N/A   |    0    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|func_max_scenario   |  0.285  |  0.285  |  0.538  |   N/A   |   N/A   |  0.000  |   N/A   |   N/A   |
|                    |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |  0.000  |   N/A   |   N/A   |
|                    |    0    |    0    |    0    |   N/A   |   N/A   |    0    |   N/A   |   N/A   |
|                    |   362   |   258   |   148   |   N/A   |   N/A   |    0    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      8 (64)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[04/09 22:15:28    437s] All LLGs are deleted
[04/09 22:15:28    437s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:15:28    437s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:15:28    437s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2224.2M, EPOCH TIME: 1712726128.469471
[04/09 22:15:28    437s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:2224.2M, EPOCH TIME: 1712726128.470644
[04/09 22:15:28    437s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2224.2M, EPOCH TIME: 1712726128.470947
[04/09 22:15:28    437s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:15:28    437s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:15:28    437s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2224.2M, EPOCH TIME: 1712726128.471683
[04/09 22:15:28    437s] Max number of tech site patterns supported in site array is 256.
[04/09 22:15:28    437s] Core basic site is unit
[04/09 22:15:28    437s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2224.2M, EPOCH TIME: 1712726128.516012
[04/09 22:15:28    437s] After signature check, allow fast init is true, keep pre-filter is true.
[04/09 22:15:28    437s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[04/09 22:15:28    437s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.007, MEM:2224.2M, EPOCH TIME: 1712726128.523353
[04/09 22:15:28    437s] Fast DP-INIT is on for default
[04/09 22:15:28    437s] Atter site array init, number of instance map data is 0.
[04/09 22:15:28    437s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.140, REAL:0.129, MEM:2224.2M, EPOCH TIME: 1712726128.600259
[04/09 22:15:28    437s] 
[04/09 22:15:28    437s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 22:15:28    437s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.170, REAL:0.162, MEM:2224.2M, EPOCH TIME: 1712726128.632949
[04/09 22:15:28    437s] All LLGs are deleted
[04/09 22:15:28    437s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:361).
[04/09 22:15:28    437s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:15:28    437s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2224.2M, EPOCH TIME: 1712726128.716493
[04/09 22:15:28    437s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.003, MEM:2224.2M, EPOCH TIME: 1712726128.719032
[04/09 22:15:28    437s] Density: 0.449%
Total number of glitch violations: 0
------------------------------------------------------------------
All LLGs are deleted
[04/09 22:15:28    437s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:15:28    437s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:15:28    437s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2224.2M, EPOCH TIME: 1712726128.747659
[04/09 22:15:28    437s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.002, MEM:2224.2M, EPOCH TIME: 1712726128.750127
[04/09 22:15:28    437s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2224.2M, EPOCH TIME: 1712726128.750840
[04/09 22:15:28    437s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:15:28    437s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:15:28    437s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2224.2M, EPOCH TIME: 1712726128.752307
[04/09 22:15:28    437s] Max number of tech site patterns supported in site array is 256.
[04/09 22:15:28    437s] Core basic site is unit
[04/09 22:15:28    438s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2224.2M, EPOCH TIME: 1712726128.833455
[04/09 22:15:28    438s] After signature check, allow fast init is true, keep pre-filter is true.
[04/09 22:15:28    438s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[04/09 22:15:28    438s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.008, MEM:2224.2M, EPOCH TIME: 1712726128.841719
[04/09 22:15:28    438s] Fast DP-INIT is on for default
[04/09 22:15:28    438s] Atter site array init, number of instance map data is 0.
[04/09 22:15:28    438s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.170, REAL:0.166, MEM:2224.2M, EPOCH TIME: 1712726128.918052
[04/09 22:15:28    438s] 
[04/09 22:15:28    438s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 22:15:28    438s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.180, REAL:0.177, MEM:2224.2M, EPOCH TIME: 1712726128.928107
[04/09 22:15:28    438s] All LLGs are deleted
[04/09 22:15:28    438s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:361).
[04/09 22:15:28    438s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:15:28    438s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2224.2M, EPOCH TIME: 1712726128.961628
[04/09 22:15:28    438s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:2224.2M, EPOCH TIME: 1712726128.962696
[04/09 22:15:28    438s] Reported timing to dir ../reports/fifo1_sram.innovus
[04/09 22:15:28    438s] Total CPU time: 8.22 sec
[04/09 22:15:28    438s] Total Real time: 13.0 sec
[04/09 22:15:28    438s] Total Memory Usage: 2224.242188 Mbytes
[04/09 22:15:28    438s] Reset AAE Options
[04/09 22:15:28    438s] Info: pop threads available for lower-level modules during optimization.
[04/09 22:15:28    438s] *** timeDesign #4 [finish] : cpu/real = 0:00:08.2/0:00:13.3 (0.6), totSession cpu/real = 0:07:18.2/0:09:06.7 (0.8), mem = 2224.2M
[04/09 22:15:28    438s] 
[04/09 22:15:28    438s] =============================================================================================
[04/09 22:15:28    438s]  Final TAT Report : timeDesign #4                                               21.14-s109_1
[04/09 22:15:28    438s] =============================================================================================
[04/09 22:15:28    438s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/09 22:15:28    438s] ---------------------------------------------------------------------------------------------
[04/09 22:15:28    438s] [ OptSummaryReport       ]      1   0:00:00.8  (   6.3 % )     0:00:05.1 /  0:00:01.3    0.2
[04/09 22:15:28    438s] [ DrvReport              ]      1   0:00:03.9  (  29.3 % )     0:00:03.9 /  0:00:00.1    0.0
[04/09 22:15:28    438s] [ ExtractRC              ]      1   0:00:06.0  (  44.8 % )     0:00:06.0 /  0:00:04.8    0.8
[04/09 22:15:28    438s] [ TimingUpdate           ]      2   0:00:00.6  (   4.8 % )     0:00:02.2 /  0:00:02.2    1.0
[04/09 22:15:28    438s] [ FullDelayCalc          ]      2   0:00:01.5  (  11.5 % )     0:00:01.5 /  0:00:01.5    1.0
[04/09 22:15:28    438s] [ TimingReport           ]      1   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    1.0
[04/09 22:15:28    438s] [ GenerateReports        ]      1   0:00:00.3  (   2.3 % )     0:00:00.3 /  0:00:00.3    0.8
[04/09 22:15:28    438s] [ MISC                   ]          0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.9
[04/09 22:15:28    438s] ---------------------------------------------------------------------------------------------
[04/09 22:15:28    438s]  timeDesign #4 TOTAL                0:00:13.3  ( 100.0 % )     0:00:13.3 /  0:00:08.2    0.6
[04/09 22:15:28    438s] ---------------------------------------------------------------------------------------------
[04/09 22:15:28    438s] 
[04/09 22:15:29    438s] <CMD> timeDesign -postRoute -si -prefix route_si -outDir ../reports/fifo1_sram.innovus -expandedViews
[04/09 22:15:29    438s] **WARN: (IMPOPT-7017):	The command 'timeDesign -postRoute -si [-hold | -reportOnly]' is obsolete. To avoid this warning and to ensure compatibility with future releases you should use the very latest Signoff AAE SI Analysis. To do this ensure that'setDelayCalMode -engine default -siAware true' is set & use 'timeDesign -postRoute [-hold | -reportOnly]'.
[04/09 22:15:29    438s] <CMD> timeDesign -postRoute -hold -prefix route -outDir ../reports/fifo1_sram.innovus -expandedViews
[04/09 22:15:29    438s] *** timeDesign #5 [begin] : totSession cpu/real = 0:07:18.2/0:09:06.8 (0.8), mem = 2224.2M
[04/09 22:15:29    438s]  Reset EOS DB
[04/09 22:15:29    438s] Ignoring AAE DB Resetting ...
[04/09 22:15:29    438s] Closing parasitic data file '/tmp/innovus_temp_20364_auto.ece.pdx.edu_routh_AVzDJc/fifo1_sram_20364_lG8PQP.rcdb.d': 347 access done (mem: 2224.242M)
[04/09 22:15:29    438s] **WARN: (IMPEXT-6191):	Using a captable file is not recommended for process nodes less than or equal to 32 nm due to parasitic accuracy concerns. The Quantus QRC technology file should be specified for all RC corners using the command create_rc_corner or update_rc_corner, which will then be used for preRoute and postRoute(effort level medium or high or signoff) extraction engines.
[04/09 22:15:29    438s] Type 'man IMPEXT-6191' for more detail.
[04/09 22:15:29    438s] Extraction called for design 'fifo1_sram' of instances=326 and nets=559 using extraction engine 'postRoute' at effort level 'low' .
[04/09 22:15:29    438s] PostRoute (effortLevel low) RC Extraction called for design fifo1_sram.
[04/09 22:15:29    438s] RC Extraction called in multi-corner(2) mode.
[04/09 22:15:29    438s] Process corner(s) are loaded.
[04/09 22:15:29    438s]  Corner: cmax
[04/09 22:15:29    438s]  Corner: cmin
[04/09 22:15:29    438s] extractDetailRC Option : -outfile /tmp/innovus_temp_20364_auto.ece.pdx.edu_routh_AVzDJc/fifo1_sram_20364_lG8PQP.rcdb.d -maxResLength 200  -extended
[04/09 22:15:29    438s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[04/09 22:15:29    438s]       RC Corner Indexes            0       1   
[04/09 22:15:29    438s] Capacitance Scaling Factor   : 1.00000 1.00000 
[04/09 22:15:29    438s] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[04/09 22:15:29    438s] Resistance Scaling Factor    : 1.00000 1.00000 
[04/09 22:15:29    438s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[04/09 22:15:29    438s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[04/09 22:15:29    438s] Shrink Factor                : 1.00000
[04/09 22:15:29    438s] 
[04/09 22:15:29    438s] Trim Metal Layers:
[04/09 22:15:29    438s] LayerId::1 widthSet size::4
[04/09 22:15:29    438s] LayerId::2 widthSet size::4
[04/09 22:15:29    438s] LayerId::3 widthSet size::5
[04/09 22:15:29    438s] LayerId::4 widthSet size::5
[04/09 22:15:29    438s] LayerId::5 widthSet size::5
[04/09 22:15:29    438s] LayerId::6 widthSet size::5
[04/09 22:15:29    438s] LayerId::7 widthSet size::5
[04/09 22:15:29    438s] LayerId::8 widthSet size::5
[04/09 22:15:29    438s] LayerId::9 widthSet size::4
[04/09 22:15:29    438s] LayerId::10 widthSet size::2
[04/09 22:15:29    438s] eee: pegSigSF::1.070000
[04/09 22:15:29    438s] Initializing multi-corner capacitance tables ... 
[04/09 22:15:29    438s] Initializing multi-corner resistance tables ...
[04/09 22:15:29    438s] eee: l::1 avDens::0.096011 usedTrk::10818.743006 availTrk::112682.147875 sigTrk::10818.743006
[04/09 22:15:29    438s] eee: l::2 avDens::0.045225 usedTrk::749.498325 availTrk::16572.705595 sigTrk::749.498325
[04/09 22:15:29    438s] eee: l::3 avDens::0.054518 usedTrk::424.681400 availTrk::7789.787359 sigTrk::424.681400
[04/09 22:15:29    438s] eee: l::4 avDens::0.032479 usedTrk::1865.068120 availTrk::57423.917873 sigTrk::1865.068120
[04/09 22:15:29    438s] eee: l::5 avDens::0.069688 usedTrk::2008.364832 availTrk::28819.541716 sigTrk::2008.364832
[04/09 22:15:29    438s] eee: l::6 avDens::0.069086 usedTrk::2526.823742 availTrk::36575.000000 sigTrk::2526.823742
[04/09 22:15:29    438s] eee: l::7 avDens::0.093150 usedTrk::1644.555861 availTrk::17655.000000 sigTrk::1644.555861
[04/09 22:15:29    438s] eee: l::8 avDens::0.063686 usedTrk::694.412919 availTrk::10903.750000 sigTrk::694.412919
[04/09 22:15:29    438s] eee: l::9 avDens::0.027065 usedTrk::6.698565 availTrk::247.500000 sigTrk::6.698565
[04/09 22:15:29    438s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/09 22:15:29    438s] eee: LAM: n=32 LLS=2-3 HLS=3-5 rDens=0.306122 uaWl=1.000000 uaWlH=0.321923 aWlH=0.000000 lMod=0 pMax=0.867100 pMod=80 wcR=0.472500 newSi=0.001600 wHLS=1.181250 siPrev=0 viaL=0.000000
[04/09 22:15:29    438s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2222.2M)
[04/09 22:15:29    439s] Creating parasitic data file '/tmp/innovus_temp_20364_auto.ece.pdx.edu_routh_AVzDJc/fifo1_sram_20364_lG8PQP.rcdb.d' for storing RC.
[04/09 22:15:31    439s] Extracted 10.0422% (CPU Time= 0:00:01.3  MEM= 2668.1M)
[04/09 22:15:31    439s] Extracted 20.0543% (CPU Time= 0:00:01.4  MEM= 2668.1M)
[04/09 22:15:31    439s] Extracted 30.0362% (CPU Time= 0:00:01.4  MEM= 2668.1M)
[04/09 22:15:31    439s] Extracted 40.0483% (CPU Time= 0:00:01.5  MEM= 2668.1M)
[04/09 22:15:31    439s] Extracted 50.0603% (CPU Time= 0:00:01.5  MEM= 2668.1M)
[04/09 22:15:31    439s] Extracted 60.0422% (CPU Time= 0:00:01.5  MEM= 2668.1M)
[04/09 22:15:31    439s] Extracted 70.0543% (CPU Time= 0:00:01.6  MEM= 2668.1M)
[04/09 22:15:31    439s] Extracted 80.0362% (CPU Time= 0:00:01.6  MEM= 2668.1M)
[04/09 22:15:31    439s] Extracted 90.0483% (CPU Time= 0:00:01.7  MEM= 2668.1M)
[04/09 22:15:31    440s] Extracted 100% (CPU Time= 0:00:02.2  MEM= 2668.1M)
[04/09 22:15:32    440s] Number of Extracted Resistors     : 6005
[04/09 22:15:32    440s] Number of Extracted Ground Cap.   : 6070
[04/09 22:15:32    440s] Number of Extracted Coupling Cap. : 14488
[04/09 22:15:32    440s] Opening parasitic data file '/tmp/innovus_temp_20364_auto.ece.pdx.edu_routh_AVzDJc/fifo1_sram_20364_lG8PQP.rcdb.d' for reading (mem: 2644.797M)
[04/09 22:15:32    440s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[04/09 22:15:32    440s]  Corner: cmax
[04/09 22:15:32    440s]  Corner: cmin
[04/09 22:15:32    440s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2644.8M)
[04/09 22:15:32    440s] Creating parasitic data file '/tmp/innovus_temp_20364_auto.ece.pdx.edu_routh_AVzDJc/fifo1_sram_20364_lG8PQP.rcdb_Filter.rcdb.d' for storing RC.
[04/09 22:15:33    440s] Closing parasitic data file '/tmp/innovus_temp_20364_auto.ece.pdx.edu_routh_AVzDJc/fifo1_sram_20364_lG8PQP.rcdb.d': 347 access done (mem: 2644.797M)
[04/09 22:15:33    441s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2644.797M)
[04/09 22:15:33    441s] Opening parasitic data file '/tmp/innovus_temp_20364_auto.ece.pdx.edu_routh_AVzDJc/fifo1_sram_20364_lG8PQP.rcdb.d' for reading (mem: 2644.797M)
[04/09 22:15:33    441s] processing rcdb (/tmp/innovus_temp_20364_auto.ece.pdx.edu_routh_AVzDJc/fifo1_sram_20364_lG8PQP.rcdb.d) for hinst (top) of cell (fifo1_sram);
[04/09 22:15:34    441s] Closing parasitic data file '/tmp/innovus_temp_20364_auto.ece.pdx.edu_routh_AVzDJc/fifo1_sram_20364_lG8PQP.rcdb.d': 0 access done (mem: 2644.797M)
[04/09 22:15:34    441s] Lumped Parasitic Loading Completed (total cpu=0:00:00.8, real=0:00:01.0, current mem=2644.797M)
[04/09 22:15:34    441s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:03.7  Real Time: 0:00:05.0  MEM: 2644.797M)
[04/09 22:15:34    442s] All LLGs are deleted
[04/09 22:15:34    442s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:15:34    442s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:15:34    442s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2202.1M, EPOCH TIME: 1712726134.734793
[04/09 22:15:34    442s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:2202.1M, EPOCH TIME: 1712726134.736041
[04/09 22:15:34    442s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2202.1M, EPOCH TIME: 1712726134.736318
[04/09 22:15:34    442s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:15:34    442s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:15:34    442s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2202.1M, EPOCH TIME: 1712726134.737041
[04/09 22:15:34    442s] Max number of tech site patterns supported in site array is 256.
[04/09 22:15:34    442s] Core basic site is unit
[04/09 22:15:34    442s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2202.1M, EPOCH TIME: 1712726134.794329
[04/09 22:15:34    442s] After signature check, allow fast init is true, keep pre-filter is true.
[04/09 22:15:34    442s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[04/09 22:15:34    442s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.008, MEM:2202.1M, EPOCH TIME: 1712726134.802701
[04/09 22:15:34    442s] Fast DP-INIT is on for default
[04/09 22:15:34    442s] Atter site array init, number of instance map data is 0.
[04/09 22:15:34    442s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.180, REAL:0.168, MEM:2202.1M, EPOCH TIME: 1712726134.905294
[04/09 22:15:34    442s] 
[04/09 22:15:34    442s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 22:15:34    442s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.190, REAL:0.179, MEM:2202.1M, EPOCH TIME: 1712726134.915478
[04/09 22:15:34    442s] All LLGs are deleted
[04/09 22:15:34    442s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:361).
[04/09 22:15:34    442s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:15:34    442s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2202.1M, EPOCH TIME: 1712726134.949208
[04/09 22:15:34    442s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:2202.1M, EPOCH TIME: 1712726134.950417
[04/09 22:15:34    442s] Starting delay calculation for Hold views
[04/09 22:15:35    442s] AAE_INFO: opIsDesignInPostRouteState() is 1
[04/09 22:15:35    442s] AAE_INFO: resetNetProps viewIdx 1 
[04/09 22:15:35    442s] Starting SI iteration 1 using Infinite Timing Windows
[04/09 22:15:35    442s] #################################################################################
[04/09 22:15:35    442s] # Design Stage: PostRoute
[04/09 22:15:35    442s] # Design Name: fifo1_sram
[04/09 22:15:35    442s] # Design Mode: 28nm
[04/09 22:15:35    442s] # Analysis Mode: MMMC OCV 
[04/09 22:15:35    442s] # Parasitics Mode: SPEF/RCDB 
[04/09 22:15:35    442s] # Signoff Settings: SI On 
[04/09 22:15:35    442s] #################################################################################
[04/09 22:15:35    442s] AAE_INFO: 1 threads acquired from CTE.
[04/09 22:15:35    442s] Setting infinite Tws ...
[04/09 22:15:35    442s] First Iteration Infinite Tw... 
[04/09 22:15:35    442s] Calculate late delays in OCV mode...
[04/09 22:15:35    442s] Calculate early delays in OCV mode...
[04/09 22:15:35    442s] Topological Sorting (REAL = 0:00:00.0, MEM = 2202.6M, InitMEM = 2202.6M)
[04/09 22:15:35    442s] Start delay calculation (fullDC) (1 T). (MEM=2202.62)
[04/09 22:15:35    442s] *** Calculating scaling factor for libs_min libraries using the default operating condition of each library.
[04/09 22:15:35    442s] 
[04/09 22:15:35    442s] Trim Metal Layers:
[04/09 22:15:35    442s] LayerId::1 widthSet size::4
[04/09 22:15:35    442s] LayerId::2 widthSet size::4
[04/09 22:15:35    442s] LayerId::3 widthSet size::5
[04/09 22:15:35    442s] LayerId::4 widthSet size::5
[04/09 22:15:35    442s] LayerId::5 widthSet size::5
[04/09 22:15:35    442s] LayerId::6 widthSet size::5
[04/09 22:15:35    442s] LayerId::7 widthSet size::5
[04/09 22:15:35    442s] LayerId::8 widthSet size::5
[04/09 22:15:35    442s] LayerId::9 widthSet size::4
[04/09 22:15:35    442s] LayerId::10 widthSet size::2
[04/09 22:15:35    442s] eee: pegSigSF::1.070000
[04/09 22:15:35    442s] Initializing multi-corner capacitance tables ... 
[04/09 22:15:35    443s] Initializing multi-corner resistance tables ...
[04/09 22:15:35    443s] eee: l::1 avDens::0.096011 usedTrk::10818.743006 availTrk::112682.147875 sigTrk::10818.743006
[04/09 22:15:35    443s] eee: l::2 avDens::0.045225 usedTrk::749.498325 availTrk::16572.705595 sigTrk::749.498325
[04/09 22:15:35    443s] eee: l::3 avDens::0.054518 usedTrk::424.681400 availTrk::7789.787359 sigTrk::424.681400
[04/09 22:15:35    443s] eee: l::4 avDens::0.032479 usedTrk::1865.068120 availTrk::57423.917873 sigTrk::1865.068120
[04/09 22:15:35    443s] eee: l::5 avDens::0.069688 usedTrk::2008.364832 availTrk::28819.541716 sigTrk::2008.364832
[04/09 22:15:35    443s] eee: l::6 avDens::0.069086 usedTrk::2526.823742 availTrk::36575.000000 sigTrk::2526.823742
[04/09 22:15:35    443s] eee: l::7 avDens::0.093150 usedTrk::1644.555861 availTrk::17655.000000 sigTrk::1644.555861
[04/09 22:15:35    443s] eee: l::8 avDens::0.063686 usedTrk::694.412919 availTrk::10903.750000 sigTrk::694.412919
[04/09 22:15:35    443s] eee: l::9 avDens::0.027065 usedTrk::6.698565 availTrk::247.500000 sigTrk::6.698565
[04/09 22:15:35    443s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/09 22:15:35    443s] eee: LAM: n=32 LLS=2-3 HLS=3-5 rDens=0.306122 uaWl=1.000000 uaWlH=0.321923 aWlH=0.000000 lMod=0 pMax=0.867100 pMod=80 wcR=0.472500 newSi=0.001600 wHLS=1.181250 siPrev=0 viaL=0.000000
[04/09 22:15:36    443s] End AAE Lib Interpolated Model. (MEM=2214.23 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/09 22:15:36    443s] Opening parasitic data file '/tmp/innovus_temp_20364_auto.ece.pdx.edu_routh_AVzDJc/fifo1_sram_20364_lG8PQP.rcdb.d' for reading (mem: 2214.227M)
[04/09 22:15:36    443s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2214.2M)
[04/09 22:15:36    443s] **WARN: (IMPESI-3095):	Net: 'n_32' has no receivers. SI analysis is not performed.
[04/09 22:15:36    443s] **WARN: (IMPESI-3095):	Net: 'n_25' has no receivers. SI analysis is not performed.
[04/09 22:15:36    443s] **WARN: (IMPESI-3095):	Net: 'n_26' has no receivers. SI analysis is not performed.
[04/09 22:15:36    443s] **WARN: (IMPESI-3095):	Net: 'n_29' has no receivers. SI analysis is not performed.
[04/09 22:15:36    443s] **WARN: (IMPESI-3095):	Net: 'n_31' has no receivers. SI analysis is not performed.
[04/09 22:15:36    443s] **WARN: (IMPESI-3095):	Net: 'n_27' has no receivers. SI analysis is not performed.
[04/09 22:15:36    443s] **WARN: (IMPESI-3095):	Net: 'n_28' has no receivers. SI analysis is not performed.
[04/09 22:15:36    443s] **WARN: (IMPESI-3095):	Net: 'n_30' has no receivers. SI analysis is not performed.
[04/09 22:15:36    443s] **WARN: (IMPESI-3095):	Net: 'n_23' has no receivers. SI analysis is not performed.
[04/09 22:15:36    443s] **WARN: (IMPESI-3095):	Net: 'n_24' has no receivers. SI analysis is not performed.
[04/09 22:15:36    444s] Total number of fetched objects 545
[04/09 22:15:36    444s] AAE_INFO-618: Total number of nets in the design is 559,  98.2 percent of the nets selected for SI analysis
[04/09 22:15:36    444s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/09 22:15:36    444s] End delay calculation. (MEM=2229.91 CPU=0:00:00.4 REAL=0:00:00.0)
[04/09 22:15:36    444s] End delay calculation (fullDC). (MEM=2229.91 CPU=0:00:01.3 REAL=0:00:01.0)
[04/09 22:15:36    444s] *** CDM Built up (cpu=0:00:01.3  real=0:00:01.0  mem= 2229.9M) ***
[04/09 22:15:36    444s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2237.9M)
[04/09 22:15:36    444s] Add other clocks and setupCteToAAEClockMapping during iter 1
[04/09 22:15:36    444s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2237.9M)
[04/09 22:15:36    444s] Starting SI iteration 2
[04/09 22:15:36    444s] Calculate late delays in OCV mode...
[04/09 22:15:36    444s] Calculate early delays in OCV mode...
[04/09 22:15:36    444s] Start delay calculation (fullDC) (1 T). (MEM=2203.02)
[04/09 22:15:36    444s] End AAE Lib Interpolated Model. (MEM=2203.02 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/09 22:15:36    444s] Glitch Analysis: View func_min_scenario -- Total Number of Nets Skipped = 8. 
[04/09 22:15:36    444s] Glitch Analysis: View func_min_scenario -- Total Number of Nets Analyzed = 545. 
[04/09 22:15:36    444s] Total number of fetched objects 545
[04/09 22:15:36    444s] AAE_INFO-618: Total number of nets in the design is 559,  5.4 percent of the nets selected for SI analysis
[04/09 22:15:36    444s] End delay calculation. (MEM=2244.27 CPU=0:00:00.1 REAL=0:00:00.0)
[04/09 22:15:36    444s] End delay calculation (fullDC). (MEM=2244.27 CPU=0:00:00.1 REAL=0:00:00.0)
[04/09 22:15:36    444s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2244.3M) ***
[04/09 22:15:36    444s] *** Done Building Timing Graph (cpu=0:00:02.0 real=0:00:02.0 totSessionCpu=0:07:24 mem=2244.3M)
[04/09 22:15:37    444s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 func_min_scenario 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | default | INPUTS  | OUTPUTS |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |  0.012  |   N/A   |   N/A   |  0.000  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |    0    |   N/A   |   N/A   |
|          All Paths:|   346   |   242   |   148   |   N/A   |   N/A   |    0    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|func_min_scenario   |  0.000  |  0.000  |  0.012  |   N/A   |   N/A   |  0.000  |   N/A   |   N/A   |
|                    |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |  0.000  |   N/A   |   N/A   |
|                    |    0    |    0    |    0    |   N/A   |   N/A   |    0    |   N/A   |   N/A   |
|                    |   346   |   242   |   148   |   N/A   |   N/A   |    0    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[04/09 22:15:37    445s] All LLGs are deleted
[04/09 22:15:37    445s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:15:37    445s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:15:37    445s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2208.3M, EPOCH TIME: 1712726137.563141
[04/09 22:15:37    445s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.002, MEM:2208.3M, EPOCH TIME: 1712726137.564668
[04/09 22:15:37    445s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2208.3M, EPOCH TIME: 1712726137.564959
[04/09 22:15:37    445s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:15:37    445s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:15:37    445s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2208.3M, EPOCH TIME: 1712726137.565726
[04/09 22:15:37    445s] Max number of tech site patterns supported in site array is 256.
[04/09 22:15:37    445s] Core basic site is unit
[04/09 22:15:37    445s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2208.3M, EPOCH TIME: 1712726137.606963
[04/09 22:15:37    445s] After signature check, allow fast init is true, keep pre-filter is true.
[04/09 22:15:37    445s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[04/09 22:15:37    445s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.007, MEM:2208.3M, EPOCH TIME: 1712726137.613687
[04/09 22:15:37    445s] Fast DP-INIT is on for default
[04/09 22:15:37    445s] Atter site array init, number of instance map data is 0.
[04/09 22:15:37    445s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.110, REAL:0.112, MEM:2208.3M, EPOCH TIME: 1712726137.678020
[04/09 22:15:37    445s] 
[04/09 22:15:37    445s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 22:15:37    445s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.130, REAL:0.123, MEM:2208.3M, EPOCH TIME: 1712726137.687860
[04/09 22:15:37    445s] All LLGs are deleted
[04/09 22:15:37    445s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:361).
[04/09 22:15:37    445s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:15:37    445s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2208.3M, EPOCH TIME: 1712726137.720012
[04/09 22:15:37    445s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:2208.3M, EPOCH TIME: 1712726137.721266
[04/09 22:15:37    445s] Density: 0.449%
------------------------------------------------------------------
All LLGs are deleted
[04/09 22:15:37    445s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:15:37    445s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:15:37    445s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2208.3M, EPOCH TIME: 1712726137.733175
[04/09 22:15:37    445s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:2208.3M, EPOCH TIME: 1712726137.734412
[04/09 22:15:37    445s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2208.3M, EPOCH TIME: 1712726137.734711
[04/09 22:15:37    445s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:15:37    445s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:15:37    445s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2208.3M, EPOCH TIME: 1712726137.735236
[04/09 22:15:37    445s] Max number of tech site patterns supported in site array is 256.
[04/09 22:15:37    445s] Core basic site is unit
[04/09 22:15:37    445s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2208.3M, EPOCH TIME: 1712726137.778895
[04/09 22:15:37    445s] After signature check, allow fast init is true, keep pre-filter is true.
[04/09 22:15:37    445s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[04/09 22:15:37    445s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.008, MEM:2208.3M, EPOCH TIME: 1712726137.787204
[04/09 22:15:37    445s] Fast DP-INIT is on for default
[04/09 22:15:37    445s] Atter site array init, number of instance map data is 0.
[04/09 22:15:37    445s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.110, REAL:0.112, MEM:2208.3M, EPOCH TIME: 1712726137.847685
[04/09 22:15:37    445s] 
[04/09 22:15:37    445s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 22:15:37    445s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.120, REAL:0.123, MEM:2208.3M, EPOCH TIME: 1712726137.857884
[04/09 22:15:37    445s] All LLGs are deleted
[04/09 22:15:37    445s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:361).
[04/09 22:15:37    445s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:15:37    445s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2208.3M, EPOCH TIME: 1712726137.889410
[04/09 22:15:37    445s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:2208.3M, EPOCH TIME: 1712726137.890821
[04/09 22:15:37    445s] Reported timing to dir ../reports/fifo1_sram.innovus
[04/09 22:15:37    445s] Total CPU time: 7.25 sec
[04/09 22:15:37    445s] Total Real time: 8.0 sec
[04/09 22:15:37    445s] Total Memory Usage: 2176.585938 Mbytes
[04/09 22:15:37    445s] Reset AAE Options
[04/09 22:15:37    445s] *** timeDesign #5 [finish] : cpu/real = 0:00:07.3/0:00:09.0 (0.8), totSession cpu/real = 0:07:25.5/0:09:15.7 (0.8), mem = 2176.6M
[04/09 22:15:37    445s] 
[04/09 22:15:37    445s] =============================================================================================
[04/09 22:15:37    445s]  Final TAT Report : timeDesign #5                                               21.14-s109_1
[04/09 22:15:37    445s] =============================================================================================
[04/09 22:15:37    445s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/09 22:15:37    445s] ---------------------------------------------------------------------------------------------
[04/09 22:15:37    445s] [ OptSummaryReport       ]      1   0:00:00.6  (   7.1 % )     0:00:03.2 /  0:00:03.1    1.0
[04/09 22:15:37    445s] [ ExtractRC              ]      1   0:00:05.5  (  61.4 % )     0:00:05.5 /  0:00:03.8    0.7
[04/09 22:15:37    445s] [ TimingUpdate           ]      1   0:00:00.5  (   5.9 % )     0:00:02.0 /  0:00:02.0    1.0
[04/09 22:15:37    445s] [ FullDelayCalc          ]      2   0:00:01.4  (  16.2 % )     0:00:01.4 /  0:00:01.5    1.0
[04/09 22:15:37    445s] [ TimingReport           ]      1   0:00:00.1  (   1.1 % )     0:00:00.1 /  0:00:00.1    1.0
[04/09 22:15:37    445s] [ GenerateReports        ]      1   0:00:00.5  (   5.3 % )     0:00:00.5 /  0:00:00.4    0.9
[04/09 22:15:37    445s] [ MISC                   ]          0:00:00.3  (   3.0 % )     0:00:00.3 /  0:00:00.3    1.0
[04/09 22:15:37    445s] ---------------------------------------------------------------------------------------------
[04/09 22:15:37    445s]  timeDesign #5 TOTAL                0:00:09.0  ( 100.0 % )     0:00:09.0 /  0:00:07.3    0.8
[04/09 22:15:37    445s] ---------------------------------------------------------------------------------------------
[04/09 22:15:37    445s] 
[04/09 22:15:38    445s] <CMD> timeDesign -postRoute -hold -si -prefix route_si -outDir ../reports/fifo1_sram.innovus -expandedViews
[04/09 22:15:38    445s] **WARN: (IMPOPT-7017):	The command 'timeDesign -postRoute -si [-hold | -reportOnly]' is obsolete. To avoid this warning and to ensure compatibility with future releases you should use the very latest Signoff AAE SI Analysis. To do this ensure that'setDelayCalMode -engine default -siAware true' is set & use 'timeDesign -postRoute [-hold | -reportOnly]'.
[04/09 22:15:38    445s] <CMD> report_power > ../reports/fifo1_sram.innovus.route.power.rpt
[04/09 22:15:38    445s] 
[04/09 22:15:38    445s] Power Net Detected:
[04/09 22:15:38    445s]         Voltage	    Name
[04/09 22:15:38    445s]              0V	    VSS
[04/09 22:15:38    445s]           0.95V	    VDD
[04/09 22:15:38    445s] AAE_INFO: opIsDesignInPostRouteState() is 1
[04/09 22:15:38    445s] AAE_INFO: resetNetProps viewIdx 0 
[04/09 22:15:38    445s] Starting SI iteration 1 using Infinite Timing Windows
[04/09 22:15:38    445s] #################################################################################
[04/09 22:15:38    445s] # Design Stage: PostRoute
[04/09 22:15:38    445s] # Design Name: fifo1_sram
[04/09 22:15:38    445s] # Design Mode: 28nm
[04/09 22:15:38    445s] # Analysis Mode: MMMC OCV 
[04/09 22:15:38    445s] # Parasitics Mode: SPEF/RCDB 
[04/09 22:15:38    445s] # Signoff Settings: SI On 
[04/09 22:15:38    445s] #################################################################################
[04/09 22:15:38    445s] AAE_INFO: 1 threads acquired from CTE.
[04/09 22:15:38    445s] Setting infinite Tws ...
[04/09 22:15:38    445s] First Iteration Infinite Tw... 
[04/09 22:15:38    445s] Calculate early delays in OCV mode...
[04/09 22:15:38    445s] Calculate late delays in OCV mode...
[04/09 22:15:38    445s] Topological Sorting (REAL = 0:00:00.0, MEM = 2180.1M, InitMEM = 2180.1M)
[04/09 22:15:38    445s] Start delay calculation (fullDC) (1 T). (MEM=2180.13)
[04/09 22:15:38    445s] *** Calculating scaling factor for libs_max libraries using the default operating condition of each library.
[04/09 22:15:38    445s] End AAE Lib Interpolated Model. (MEM=2191.74 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/09 22:15:39    446s] **WARN: (IMPESI-3095):	Net: 'n_32' has no receivers. SI analysis is not performed.
[04/09 22:15:39    446s] **WARN: (IMPESI-3095):	Net: 'n_25' has no receivers. SI analysis is not performed.
[04/09 22:15:39    446s] **WARN: (IMPESI-3095):	Net: 'n_26' has no receivers. SI analysis is not performed.
[04/09 22:15:39    446s] **WARN: (IMPESI-3095):	Net: 'n_29' has no receivers. SI analysis is not performed.
[04/09 22:15:39    446s] **WARN: (IMPESI-3095):	Net: 'n_31' has no receivers. SI analysis is not performed.
[04/09 22:15:39    446s] **WARN: (IMPESI-3095):	Net: 'n_27' has no receivers. SI analysis is not performed.
[04/09 22:15:39    446s] **WARN: (IMPESI-3095):	Net: 'n_28' has no receivers. SI analysis is not performed.
[04/09 22:15:39    446s] **WARN: (IMPESI-3095):	Net: 'n_30' has no receivers. SI analysis is not performed.
[04/09 22:15:39    446s] **WARN: (IMPESI-3095):	Net: 'n_23' has no receivers. SI analysis is not performed.
[04/09 22:15:39    446s] **WARN: (IMPESI-3095):	Net: 'n_24' has no receivers. SI analysis is not performed.
[04/09 22:15:39    446s] Total number of fetched objects 545
[04/09 22:15:39    446s] AAE_INFO-618: Total number of nets in the design is 559,  97.5 percent of the nets selected for SI analysis
[04/09 22:15:39    446s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/09 22:15:39    446s] End delay calculation. (MEM=2239.44 CPU=0:00:00.5 REAL=0:00:01.0)
[04/09 22:15:39    446s] End delay calculation (fullDC). (MEM=2239.44 CPU=0:00:00.6 REAL=0:00:01.0)
[04/09 22:15:39    446s] *** CDM Built up (cpu=0:00:00.7  real=0:00:01.0  mem= 2239.4M) ***
[04/09 22:15:39    446s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2247.4M)
[04/09 22:15:39    446s] Add other clocks and setupCteToAAEClockMapping during iter 1
[04/09 22:15:39    446s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2247.4M)
[04/09 22:15:39    446s] Starting SI iteration 2
[04/09 22:15:39    446s] Calculate early delays in OCV mode...
[04/09 22:15:39    446s] Calculate late delays in OCV mode...
[04/09 22:15:39    446s] Start delay calculation (fullDC) (1 T). (MEM=2213.55)
[04/09 22:15:39    446s] End AAE Lib Interpolated Model. (MEM=2213.55 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/09 22:15:39    446s] Glitch Analysis: View func_max_scenario -- Total Number of Nets Skipped = 0. 
[04/09 22:15:39    446s] Glitch Analysis: View func_max_scenario -- Total Number of Nets Analyzed = 545. 
[04/09 22:15:39    446s] Total number of fetched objects 545
[04/09 22:15:39    446s] AAE_INFO-618: Total number of nets in the design is 559,  0.5 percent of the nets selected for SI analysis
[04/09 22:15:39    446s] End delay calculation. (MEM=2254.73 CPU=0:00:00.0 REAL=0:00:00.0)
[04/09 22:15:39    446s] End delay calculation (fullDC). (MEM=2254.73 CPU=0:00:00.1 REAL=0:00:00.0)
[04/09 22:15:39    446s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2254.7M) ***
[04/09 22:15:39    446s] 
[04/09 22:15:39    446s] Begin Power Analysis
[04/09 22:15:39    446s] 
[04/09 22:15:39    446s]              0V	    VSS
[04/09 22:15:39    446s]           0.95V	    VDD
[04/09 22:15:39    446s] Begin Processing Timing Library for Power Calculation
[04/09 22:15:39    446s] 
[04/09 22:15:39    446s] Begin Processing Timing Library for Power Calculation
[04/09 22:15:39    446s] 
[04/09 22:15:39    446s] 
[04/09 22:15:39    446s] 
[04/09 22:15:39    446s] Begin Processing Power Net/Grid for Power Calculation
[04/09 22:15:39    446s] 
[04/09 22:15:39    446s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1742.22MB/3801.57MB/2223.40MB)
[04/09 22:15:39    446s] 
[04/09 22:15:39    446s] Begin Processing Timing Window Data for Power Calculation
[04/09 22:15:39    446s] 
[04/09 22:15:39    446s] wclk2x(1000MHz) wclk(500MHz) rclk(500MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1742.32MB/3801.57MB/2223.40MB)
[04/09 22:15:39    446s] 
[04/09 22:15:39    446s] Begin Processing User Attributes
[04/09 22:15:39    446s] 
[04/09 22:15:39    446s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1742.39MB/3801.57MB/2223.40MB)
[04/09 22:15:39    446s] 
[04/09 22:15:39    446s] Begin Processing Signal Activity
[04/09 22:15:39    446s] 
[04/09 22:15:39    446s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1742.64MB/3801.57MB/2223.40MB)
[04/09 22:15:39    446s] 
[04/09 22:15:39    446s] Begin Power Computation
[04/09 22:15:39    446s] 
[04/09 22:15:39    446s]       ----------------------------------------------------------
[04/09 22:15:39    446s]       # of cell(s) missing both power/leakage table: 0
[04/09 22:15:39    446s]       # of cell(s) missing power table: 0
[04/09 22:15:39    446s]       # of cell(s) missing leakage table: 1
[04/09 22:15:39    446s]       ----------------------------------------------------------
[04/09 22:15:39    446s] CellName                                  Missing Table(s)
[04/09 22:15:39    446s] SRAM2RW128x8                              leakage power, 
[04/09 22:15:39    446s] 
[04/09 22:15:39    446s] 
[04/09 22:15:39    446s]       # of MSMV cell(s) missing power_level: 0
[04/09 22:15:40    446s] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1743.84MB/3809.57MB/2223.40MB)
[04/09 22:15:40    446s] 
[04/09 22:15:40    446s] Begin Processing User Attributes
[04/09 22:15:40    446s] 
[04/09 22:15:40    446s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1743.84MB/3809.57MB/2223.40MB)
[04/09 22:15:40    446s] 
[04/09 22:15:40    446s] Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1743.89MB/3809.57MB/2223.40MB)
[04/09 22:15:40    446s] 
[04/09 22:15:40    447s] *



[04/09 22:15:40    447s] Total Power
[04/09 22:15:40    447s] -----------------------------------------------------------------------------------------
[04/09 22:15:40    447s] Total Internal Power:        9.50803305 	   82.1334%
[04/09 22:15:40    447s] Total Switching Power:       0.93595986 	    8.0851%
[04/09 22:15:40    447s] Total Leakage Power:         1.13233558 	    9.7815%
[04/09 22:15:40    447s] Total Power:                11.57632849
[04/09 22:15:40    447s] -----------------------------------------------------------------------------------------
[04/09 22:15:40    447s] Processing average sequential pin duty cycle 
[04/09 22:15:40    447s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[04/09 22:15:40    447s] 
[04/09 22:15:40    447s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/09 22:15:40    447s] Summary for sequential cells identification: 
[04/09 22:15:40    447s]   Identified SBFF number: 92
[04/09 22:15:40    447s]   Identified MBFF number: 0
[04/09 22:15:40    447s]   Identified SB Latch number: 0
[04/09 22:15:40    447s]   Identified MB Latch number: 0
[04/09 22:15:40    447s]   Not identified SBFF number: 120
[04/09 22:15:40    447s]   Not identified MBFF number: 0
[04/09 22:15:40    447s]   Not identified SB Latch number: 0
[04/09 22:15:40    447s]   Not identified MB Latch number: 0
[04/09 22:15:40    447s]   Number of sequential cells which are not FFs: 52
[04/09 22:15:40    447s]  Visiting view : func_max_scenario
[04/09 22:15:40    447s]    : PowerDomain = none : Weighted F : unweighted  = 13.30 (1.000) with rcCorner = 0
[04/09 22:15:40    447s]    : PowerDomain = none : Weighted F : unweighted  = 13.00 (1.000) with rcCorner = -1
[04/09 22:15:40    447s]  Visiting view : func_min_scenario
[04/09 22:15:40    447s]    : PowerDomain = none : Weighted F : unweighted  = 6.80 (1.000) with rcCorner = 1
[04/09 22:15:40    447s]    : PowerDomain = none : Weighted F : unweighted  = 6.70 (1.000) with rcCorner = -1
[04/09 22:15:40    447s] TLC MultiMap info (StdDelay):
[04/09 22:15:40    447s]   : min_corner + libs_min + 1 + no RcCorner := 6.7ps
[04/09 22:15:40    447s]   : min_corner + libs_min + 1 + cmin := 6.8ps
[04/09 22:15:40    447s]   : max_corner + libs_max + 1 + no RcCorner := 13ps
[04/09 22:15:40    447s]   : max_corner + libs_max + 1 + cmax := 13.3ps
[04/09 22:15:40    447s]  Setting StdDelay to: 13.3ps
[04/09 22:15:40    447s] 
[04/09 22:15:40    447s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/09 22:15:40    447s] <CMD> redirect -tee ../reports/fifo1_sram.innovus.route.density.rpt { reportDensityMap }
[04/09 22:15:40    447s] <CMD> summaryReport -noHtml -outfile ../reports/fifo1_sram.innovus.route.summary.rpt
[04/09 22:15:40    447s] Start to collect the design information.
[04/09 22:15:40    447s] Build netlist information for Cell fifo1_sram.
[04/09 22:15:40    447s] Finished collecting the design information.
[04/09 22:15:40    447s] Generating macro cells used in the design report.
[04/09 22:15:40    447s] Generating standard cells used in the design report.
[04/09 22:15:40    447s] Generating IO cells used in the design report.
[04/09 22:15:40    447s] Analyze library ... 
[04/09 22:15:40    447s] Analyze netlist ... 
[04/09 22:15:40    447s] Generate no-driven nets information report.
[04/09 22:15:40    447s] Generate multi-driven nets information report.
[04/09 22:15:40    447s] Analyze timing ... 
[04/09 22:15:40    447s] Analyze floorplan/placement ... 
[04/09 22:15:40    447s] All LLGs are deleted
[04/09 22:15:40    447s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:15:40    447s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:15:40    447s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2224.7M, EPOCH TIME: 1712726140.561501
[04/09 22:15:40    447s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.010, REAL:0.001, MEM:2224.7M, EPOCH TIME: 1712726140.562769
[04/09 22:15:40    447s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2224.7M, EPOCH TIME: 1712726140.566030
[04/09 22:15:40    447s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:15:40    447s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:15:40    447s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2224.7M, EPOCH TIME: 1712726140.566634
[04/09 22:15:40    447s] Max number of tech site patterns supported in site array is 256.
[04/09 22:15:40    447s] Core basic site is unit
[04/09 22:15:40    447s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2224.7M, EPOCH TIME: 1712726140.624695
[04/09 22:15:40    447s] After signature check, allow fast init is true, keep pre-filter is true.
[04/09 22:15:40    447s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[04/09 22:15:40    447s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.008, MEM:2224.7M, EPOCH TIME: 1712726140.632209
[04/09 22:15:40    447s] SiteArray: non-trimmed site array dimensions = 536 x 5921
[04/09 22:15:40    447s] SiteArray: use 16,465,920 bytes
[04/09 22:15:40    447s] SiteArray: current memory after site array memory allocation 2233.4M
[04/09 22:15:40    447s] SiteArray: FP blocked sites are writable
[04/09 22:15:40    447s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2233.4M, EPOCH TIME: 1712726140.675946
[04/09 22:15:40    447s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.060, REAL:0.062, MEM:2233.4M, EPOCH TIME: 1712726140.738058
[04/09 22:15:40    447s] SiteArray: number of non floorplan blocked sites for llg default is 2419972
[04/09 22:15:40    447s] Atter site array init, number of instance map data is 0.
[04/09 22:15:40    447s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.230, REAL:0.235, MEM:2233.4M, EPOCH TIME: 1712726140.801532
[04/09 22:15:40    447s] 
[04/09 22:15:40    447s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 22:15:40    447s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.250, REAL:0.258, MEM:2233.4M, EPOCH TIME: 1712726140.824376
[04/09 22:15:40    447s] All LLGs are deleted
[04/09 22:15:40    447s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2175).
[04/09 22:15:40    447s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:15:40    447s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2233.4M, EPOCH TIME: 1712726140.886777
[04/09 22:15:40    447s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:2233.4M, EPOCH TIME: 1712726140.887820
[04/09 22:15:40    447s] Analysis Routing ...
[04/09 22:15:40    447s] Report saved in file ../reports/fifo1_sram.innovus.route.summary.rpt
[04/09 22:15:40    447s] <CMD> report_power > ../reports/fifo1_sram.innvous.route.power.rpt
[04/09 22:15:40    447s] *



[04/09 22:15:40    447s] Total Power
[04/09 22:15:40    447s] -----------------------------------------------------------------------------------------
[04/09 22:15:40    447s] Total Internal Power:        9.50803305 	   82.1334%
[04/09 22:15:40    447s] Total Switching Power:       0.93595986 	    8.0851%
[04/09 22:15:40    447s] Total Leakage Power:         1.13233558 	    9.7815%
[04/09 22:15:40    447s] Total Power:                11.57632849
[04/09 22:15:40    447s] -----------------------------------------------------------------------------------------
[04/09 22:15:40    447s] Processing average sequential pin duty cycle 
[04/09 22:15:40    447s] <CMD> saveNetlist ../outputs/fifo1_sram.route.innovus.vg
[04/09 22:15:40    447s] Writing Netlist "../outputs/fifo1_sram.route.innovus.vg" ...
[04/09 22:15:40    447s] <CMD> saveModel -spef -dir fifo1_sram_route_spef
[04/09 22:15:40    447s] 
[04/09 22:15:40    447s] (saveModel) Begin generating models for fifo1_sram (04/09/2024 22:15:40).
[04/09 22:15:40    447s] 
[04/09 22:15:40    447s] 
[04/09 22:15:40    447s] (saveModel) Running write_lef_abstract...
[04/09 22:15:40    447s] 
[04/09 22:15:41    447s] 
[04/09 22:15:41    447s] ******* START VERIFY ANTENNA ********
[04/09 22:15:41    447s] Report File: fifo1_sram.antenna.rpt
[04/09 22:15:41    447s] **WARN: (IMPVPA-55):	Option -leffile for command verifyProcessAntenna is obsolete. Use 'lefOut -5.5 | -5.6 fileName' instead. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove -leffile from your script.
[04/09 22:15:41    447s] Type 'man IMPVPA-55' for more detail.
[04/09 22:15:41    447s] LEF Macro File: fifo1_sram_route_spef/library/fifo1_sram_antenna.lef
[04/09 22:15:41    448s] Verification Complete: 0 Violations
[04/09 22:15:41    448s] ******* DONE VERIFY ANTENNA ********
[04/09 22:15:41    448s] (CPU Time: 0:00:00.3  MEM: 0.000M)
[04/09 22:15:41    448s] 
[04/09 22:15:41    448s] (saveModel) Running defOut...
[04/09 22:15:41    448s] 
[04/09 22:15:41    448s] Writing DEF file 'fifo1_sram_route_spef/fifo1_sram.def', current time is Tue Apr  9 22:15:41 2024 ...
[04/09 22:15:41    448s] unitPerMicron=1000, dbgMicronPerDBU=0.001000, unitPerDBU=1.000000
[04/09 22:15:41    448s] DEF file 'fifo1_sram_route_spef/fifo1_sram.def' is written, current time is Tue Apr  9 22:15:41 2024 ...
[04/09 22:15:41    448s] The in-memory database contained RC information but was not saved. To save 
[04/09 22:15:41    448s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[04/09 22:15:41    448s] so it should only be saved when it is really desired.
[04/09 22:15:41    448s] #% Begin save design ... (date=04/09 22:15:41, mem=1760.3M)
[04/09 22:15:41    448s] % Begin Save ccopt configuration ... (date=04/09 22:15:41, mem=1760.3M)
[04/09 22:15:41    448s] % End Save ccopt configuration ... (date=04/09 22:15:41, total cpu=0:00:00.1, real=0:00:00.0, peak res=1760.7M, current mem=1760.7M)
[04/09 22:15:41    448s] % Begin Save netlist data ... (date=04/09 22:15:41, mem=1760.7M)
[04/09 22:15:41    448s] Writing Binary DB to fifo1_sram_route_spef/fifo1_sram.enc.dat/fifo1_sram.v.bin in single-threaded mode...
[04/09 22:15:41    448s] % End Save netlist data ... (date=04/09 22:15:41, total cpu=0:00:00.1, real=0:00:00.0, peak res=1760.7M, current mem=1760.7M)
[04/09 22:15:41    448s] Saving symbol-table file ...
[04/09 22:15:42    448s] Saving congestion map file fifo1_sram_route_spef/fifo1_sram.enc.dat/fifo1_sram.route.congmap.gz ...
[04/09 22:15:42    448s] % Begin Save AAE data ... (date=04/09 22:15:42, mem=1760.8M)
[04/09 22:15:42    448s] Saving AAE Data ...
[04/09 22:15:42    448s] % End Save AAE data ... (date=04/09 22:15:42, total cpu=0:00:00.1, real=0:00:00.0, peak res=1760.8M, current mem=1760.8M)
[04/09 22:15:42    448s] Saving preference file fifo1_sram_route_spef/fifo1_sram.enc.dat/gui.pref.tcl ...
[04/09 22:15:42    448s] Saving mode setting ...
[04/09 22:15:43    448s] Saving global file ...
[04/09 22:15:43    449s] % Begin Save floorplan data ... (date=04/09 22:15:43, mem=1761.1M)
[04/09 22:15:43    449s] Saving floorplan file ...
[04/09 22:15:44    449s] % End Save floorplan data ... (date=04/09 22:15:44, total cpu=0:00:00.1, real=0:00:01.0, peak res=1761.1M, current mem=1761.1M)
[04/09 22:15:44    449s] Saving PG file fifo1_sram_route_spef/fifo1_sram.enc.dat/fifo1_sram.pg.gz, version#2, (Created by Innovus v21.14-s109_1 on Tue Apr  9 22:15:44 2024)
[04/09 22:15:44    449s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2234.0M) ***
[04/09 22:15:44    449s] Saving Drc markers ...
[04/09 22:15:45    449s] ... 1808 markers are saved ...
[04/09 22:15:45    449s] ... 0 geometry drc markers are saved ...
[04/09 22:15:45    449s] ... 0 antenna drc markers are saved ...
[04/09 22:15:45    449s] % Begin Save placement data ... (date=04/09 22:15:45, mem=1761.1M)
[04/09 22:15:45    449s] ** Saving stdCellPlacement_binary (version# 2) ...
[04/09 22:15:45    449s] Save Adaptive View Pruning View Names to Binary file
[04/09 22:15:45    449s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2237.0M) ***
[04/09 22:15:45    449s] % End Save placement data ... (date=04/09 22:15:45, total cpu=0:00:00.1, real=0:00:00.0, peak res=1761.1M, current mem=1761.1M)
[04/09 22:15:45    449s] % Begin Save routing data ... (date=04/09 22:15:45, mem=1761.1M)
[04/09 22:15:45    449s] Saving route file ...
[04/09 22:15:46    449s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=2234.0M) ***
[04/09 22:15:46    449s] % End Save routing data ... (date=04/09 22:15:46, total cpu=0:00:00.1, real=0:00:01.0, peak res=1761.1M, current mem=1761.1M)
[04/09 22:15:46    449s] Saving property file fifo1_sram_route_spef/fifo1_sram.enc.dat/fifo1_sram.prop
[04/09 22:15:46    449s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2237.0M) ***
[04/09 22:15:46    449s] #Saving pin access data to file fifo1_sram_route_spef/fifo1_sram.enc.dat/fifo1_sram.apa ...
[04/09 22:15:46    449s] #
[04/09 22:15:47    449s] % Begin Save power constraints data ... (date=04/09 22:15:47, mem=1761.1M)
[04/09 22:15:47    449s] % End Save power constraints data ... (date=04/09 22:15:47, total cpu=0:00:00.1, real=0:00:00.0, peak res=1761.1M, current mem=1761.1M)
[04/09 22:15:48    450s] Generated self-contained design fifo1_sram.enc.dat
[04/09 22:15:48    450s] #% End save design ... (date=04/09 22:15:48, total cpu=0:00:02.2, real=0:00:07.0, peak res=1761.5M, current mem=1761.5M)
[04/09 22:15:48    450s] *** Message Summary: 0 warning(s), 0 error(s)
[04/09 22:15:48    450s] 
[04/09 22:15:48    450s] Opening parasitic data file '/tmp/innovus_temp_20364_auto.ece.pdx.edu_routh_AVzDJc/fifo1_sram_20364_lG8PQP.rcdb.d' for reading (mem: 2238.035M)
[04/09 22:15:48    450s] RC Out has the following PVT Info:
[04/09 22:15:48    450s]    RC:cmin, Operating temperature -40 C
[04/09 22:15:48    450s] Dumping Spef file.....
[04/09 22:15:48    450s] Printing D_NET...
[04/09 22:15:48    450s] RC Out from RCDB Completed (CPU Time= 0:00:00.2  MEM= 2266.0M)
[04/09 22:15:48    450s] Closing parasitic data file '/tmp/innovus_temp_20364_auto.ece.pdx.edu_routh_AVzDJc/fifo1_sram_20364_lG8PQP.rcdb.d': 347 access done (mem: 2266.047M)
[04/09 22:15:48    450s] Opening parasitic data file '/tmp/innovus_temp_20364_auto.ece.pdx.edu_routh_AVzDJc/fifo1_sram_20364_lG8PQP.rcdb.d' for reading (mem: 2266.047M)
[04/09 22:15:48    450s] RC Out has the following PVT Info:
[04/09 22:15:48    450s]    RC:cmax, Operating temperature -40 C
[04/09 22:15:48    450s] Dumping Spef file.....
[04/09 22:15:48    450s] Printing D_NET...
[04/09 22:15:48    450s] RC Out from RCDB Completed (CPU Time= 0:00:00.1  MEM= 2266.0M)
[04/09 22:15:48    450s] Closing parasitic data file '/tmp/innovus_temp_20364_auto.ece.pdx.edu_routh_AVzDJc/fifo1_sram_20364_lG8PQP.rcdb.d': 347 access done (mem: 2266.047M)
[04/09 22:15:48    450s] no files matched glob pattern "../outputs/fifo1_sram*innovus*.spef.gz"
[04/09 22:16:22    458s] <CMD> report_timing -machine_readable -path_group reg2reg > foo.mtarpt
[04/09 22:16:43    462s] <CMD> load_timing_debug_report foo.mtarpt
[04/09 22:16:43    462s] Parsing file foo.mtarpt...
[04/09 22:17:02    466s] <CMD> highlight_timing_report -file foo.mtarpt -path 1
[04/09 22:17:02    466s] <CMD> highlight_timing_report {-file foo.mtarpt -path 1}
[04/09 22:17:13    469s] <CMD> win on
[04/09 22:17:34    474s] <CMD> setLayerPreference node_layer -isVisible 0
[04/09 22:17:37    475s] <CMD> setLayerPreference violation -isVisible 0
[04/09 22:17:56    479s] <CMD> report_timing -machine_readable -path_group out2reg > foo.mtarpt
[04/09 22:17:56    479s] **WARN: (TA-201):	The software could not find a defined path group matching the name 'out2reg'. You can use the report_path_groups or get_path_groups commands to see the currently defined path groups.
[04/09 22:18:33    488s] <CMD> report_timing -machine_readable -path_group in2reg > foo.mtarpt
[04/09 22:18:43    490s] <CMD> highlight_timing_report -file foo.mtarpt -path 1
[04/09 22:18:43    490s] <CMD> highlight_timing_report {-file foo.mtarpt -path 1}
[04/09 22:18:51    492s] <CMD> load_timing_debug_report foo.mtarpt
[04/09 22:18:51    492s] Parsing file foo.mtarpt...
[04/09 22:18:55    494s] <CMD> win on
[04/09 22:21:50    532s] <CMD> report_timing -machine_readable -path_group reg2out > foo.mtarpt
[04/09 22:21:57    534s] <CMD> highlight_timing_report -file foo.mtarpt -path 1
[04/09 22:21:57    534s] <CMD> highlight_timing_report {-file foo.mtarpt -path 1}
[04/09 22:21:57    534s] **WARN: (IMPSYC-123):	No wire on net winc.
[04/09 22:22:13    538s] <CMD> load_timing_debug_report foo.mtarpt
[04/09 22:22:13    538s] Parsing file foo.mtarpt...
[04/09 22:22:13    538s] **WARN: (IMPGTD-801):	File (foo.mtarpt) does not contain any timing paths.
[04/09 22:22:13    538s] This could be because the report is not of the correct format,
[04/09 22:22:13    538s] or because it does not contain any paths (because there are no
[04/09 22:22:13    538s] failing paths in the design, for instance).
[04/09 22:22:13    538s] 
[04/09 22:24:38    570s] <CMD> report_timing -machine_readable -path_group INPUTS > foo.mtarpt
[04/09 22:24:58    575s] <CMD> load_timing_debug_report foo.mtarpt
[04/09 22:24:58    575s] Parsing file foo.mtarpt...
[04/09 22:24:58    575s] **WARN: (IMPGTD-801):	File (foo.mtarpt) does not contain any timing paths.
[04/09 22:24:58    575s] This could be because the report is not of the correct format,
[04/09 22:24:58    575s] or because it does not contain any paths (because there are no
[04/09 22:24:58    575s] failing paths in the design, for instance).
[04/09 22:24:58    575s] 
[04/09 22:26:16    592s] <CMD> zoomIn
[04/09 22:26:18    592s] <CMD> zoomOut
[04/09 22:26:20    593s] <CMD> zoomBox -52.41400 156.17900 2453.18900 1166.10200
[04/09 22:30:31    647s] 
[04/09 22:30:31    647s] *** Memory Usage v#1 (Current mem = 2628.328M, initial mem = 390.141M) ***
[04/09 22:30:31    647s] 
[04/09 22:30:31    647s] *** Summary of all messages that are not suppressed in this session:
[04/09 22:30:31    647s] Severity  ID               Count  Summary                                  
[04/09 22:30:31    647s] WARNING   IMPFP-3961           8  The techSite '%s' has no related standar...
[04/09 22:30:31    648s] WARNING   IMPEXT-6191         11  Using a captable file is not recommended...
[04/09 22:30:31    648s] WARNING   IMPEXT-3530          3  The process node is not set. Use the com...
[04/09 22:30:31    648s] WARNING   IMPSYC-123           1  No wire on net %s.                       
[04/09 22:30:31    648s] WARNING   IMPGTD-801           2  File (%s) does not contain any timing pa...
[04/09 22:30:31    648s] WARNING   IMPESI-3095         70  Net: '%s' has no receivers. SI analysis ...
[04/09 22:30:31    648s] WARNING   IMPVPA-55            1  Option -leffile for command verifyProces...
[04/09 22:30:31    648s] WARNING   IMPVFC-97           10  IO pin %s of net %s has not been assigne...
[04/09 22:30:31    648s] WARNING   IMPPP-543           28  Inconsistent cut size definition in VIAR...
[04/09 22:30:31    648s] WARNING   IMPSP-5140           9  Global net connect rules have not been c...
[04/09 22:30:31    648s] WARNING   IMPSP-12502          1  Slack driven placement is disabled becau...
[04/09 22:30:31    648s] WARNING   IMPSP-315            9  Found %d instances insts with no PG Term...
[04/09 22:30:31    648s] WARNING   IMPSP-9025           3  No scan chain specified/traced.          
[04/09 22:30:31    648s] WARNING   IMPSP-362            1  Site '%s' has %s std.Cell height, so ign...
[04/09 22:30:31    648s] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[04/09 22:30:31    648s] WARNING   IMPOPT-7017          2  The command 'timeDesign -postRoute -si [...
[04/09 22:30:31    648s] WARNING   IMPOPT-7077          1  Some of the LEF equivalent cells have di...
[04/09 22:30:31    648s] WARNING   IMPCCOPT-1026        3  Did not meet the insertion delay target ...
[04/09 22:30:31    648s] WARNING   IMPCCOPT-1033        3  Did not meet the max_capacitance constra...
[04/09 22:30:31    648s] WARNING   IMPCCOPT-1304        6  Net %s unexpectedly has no routing prese...
[04/09 22:30:31    648s] WARNING   IMPCCOPT-1059        6  Slackened off %s from %s to %s.          
[04/09 22:30:31    648s] WARNING   IMPCCOPT-2406       36  Clock halo disabled on instance '%s'. Cl...
[04/09 22:30:31    648s] WARNING   IMPCCOPT-2171       12  Unable to get/extract RC parasitics for ...
[04/09 22:30:31    648s] WARNING   IMPCCOPT-2169       12  Cannot extract parasitics for %s net '%s...
[04/09 22:30:31    648s] WARNING   IMPCCOPT-2199        1  Aborting ccopt_pro: Not enough clocktree...
[04/09 22:30:31    648s] WARNING   IMPCCOPT-2220        3  CCOpt/PRO cannot construct a Route/RC gr...
[04/09 22:30:31    648s] WARNING   IMPCCOPT-2245        3  Cannot perform post-route optimization o...
[04/09 22:30:31    648s] WARNING   IMPCCOPT-4313        3  %s cannot determine the drive strength o...
[04/09 22:30:31    648s] WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
[04/09 22:30:31    648s] WARNING   IMPCCOPT-2276        3  CCOpt/PRO found clock net '%s' is not ro...
[04/09 22:30:31    648s] WARNING   IMPTCM-77            2  Option "%s" for command %s is obsolete a...
[04/09 22:30:31    648s] WARNING   TA-201               1  The software could not find a defined pa...
[04/09 22:30:31    648s] WARNING   TA-976               1  Path groups asserted by the group_path c...
[04/09 22:30:31    648s] ERROR     TCLCMD-119           1  No module selected                       
[04/09 22:30:31    648s] WARNING   TCLCMD-958           6  Previously defined source objects for cl...
[04/09 22:30:31    648s] WARNING   TCLCMD-1083          1  '%s'                                     
[04/09 22:30:31    648s] WARNING   TCLCMD-1594          6  A clock with name %s was already defined...
[04/09 22:30:31    648s] WARNING   TECHLIB-302         38  No function defined for cell '%s'. The c...
[04/09 22:30:31    648s] WARNING   TECHLIB-1161        36  The library level attribute %s on line %...
[04/09 22:30:31    648s] WARNING   TECHLIB-1277        36  The %s '%s' has been defined for %s %s '...
[04/09 22:30:31    648s] *** Message Summary: 382 warning(s), 1 error(s)
[04/09 22:30:31    648s] 
[04/09 22:30:31    648s] --- Ending "Innovus" (totcpu=0:10:48, real=0:24:13, mem=2628.3M) ---
