// Seed: 3920202746
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  assign module_1.id_4 = 0;
  inout uwire id_3;
  input wire id_2;
  input wire id_1;
  assign id_3 = 1 & id_1;
endmodule
module module_1 (
    input wand id_0,
    input wor id_1,
    input supply1 id_2
    , id_8,
    input supply1 id_3,
    output wire id_4,
    input wor id_5,
    input supply1 id_6
);
  wire [1  *  -1 : -1] id_9;
  module_0 modCall_1 (
      id_8,
      id_9,
      id_8,
      id_9
  );
  assign id_8 = 1;
  logic id_10;
  ;
endmodule
