[submodule "hw/chisel/src/main/resources/verilog-axi"]
	path = hw/chisel/src/main/resources/verilog-axi
	url = https://github.com/alexforencich/verilog-axi.git
[submodule "syn/bdf"]
	path = syn/bdf
	url = https://github.com/Avnet/bdf.git
[submodule "binaries/riscv-tests"]
	path = binaries/riscv-tests
	url = https://github.com/riscv-software-src/riscv-tests.git
[submodule "hw/chisel/deps/diplomacy"]
	path = hw/chisel/deps/diplomacy
	url = git@github.com:chipsalliance/diplomacy.git
[submodule "hw/chisel/deps/cde"]
	path = hw/chisel/deps/cde
	url = git@github.com:chipsalliance/cde.git
[submodule "hw/chisel/deps/berkeley-hardfloat"]
	path = hw/chisel/deps/berkeley-hardfloat
	url = git@github.com:ucb-bar/berkeley-hardfloat.git
[submodule "hw/chisel/deps/rocketchip"]
	path = hw/chisel/deps/rocketchip
	url = git@github.com:chipsalliance/rocket-chip.git
[submodule "binaries/ChaosCore-riscv-tests"]
	path = binaries/ChaosCore-riscv-tests
	url = https://github.com/HakamAtassi/ChaosCore-riscv-tests.git