INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HDL_PRAC/ALU_L2/ALU_L2.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HDL_PRAC/ALU_L2/ALU_L2.srcs/sim_1/new/tb_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_alu
WARNING: [VRFC 10-2096] empty statement in sequential block [D:/HDL_PRAC/ALU_L2/ALU_L2.srcs/sim_1/new/tb_alu.v:47]
