Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Sep  7 13:31:25 2021
| Host         : DESKTOP-OJEOEP6 running 64-bit major release  (build 9200)
| Command      : report_methodology -file TopLevel_methodology_drc_routed.rpt -pb TopLevel_methodology_drc_routed.pb -rpx TopLevel_methodology_drc_routed.rpx
| Design       : TopLevel
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 30
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-17 | Warning  | Non-clocked sequential cell   | 14         |
| TIMING-18 | Warning  | Missing input or output delay | 16         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-17#1 Warning
Non-clocked sequential cell  
The clock pin if0/pc0/PCResult_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Warning
Non-clocked sequential cell  
The clock pin if0/pc0/PCResult_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Warning
Non-clocked sequential cell  
The clock pin if0/pc0/PCResult_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Warning
Non-clocked sequential cell  
The clock pin if0/pc0/PCResult_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Warning
Non-clocked sequential cell  
The clock pin if0/pc0/PCResult_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Warning
Non-clocked sequential cell  
The clock pin if0/pc0/PCResult_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Warning
Non-clocked sequential cell  
The clock pin if0/pc0/PCResult_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Warning
Non-clocked sequential cell  
The clock pin if0/pc0/PCResult_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Warning
Non-clocked sequential cell  
The clock pin if0/pc0/PCResult_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Warning
Non-clocked sequential cell  
The clock pin if0/pc0/PCResult_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Warning
Non-clocked sequential cell  
The clock pin if0/pc0/PCResult_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#12 Warning
Non-clocked sequential cell  
The clock pin if0/pc0/PCResult_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#13 Warning
Non-clocked sequential cell  
The clock pin if0/pc0/PCResult_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#14 Warning
Non-clocked sequential cell  
The clock pin if0/pc0/PCResult_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on Reset relative to clock(s) Clk
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An output delay is missing on en_out[0] relative to clock(s) Clk
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on en_out[1] relative to clock(s) Clk
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on en_out[2] relative to clock(s) Clk
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on en_out[3] relative to clock(s) Clk
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on en_out[4] relative to clock(s) Clk
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on en_out[5] relative to clock(s) Clk
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on en_out[6] relative to clock(s) Clk
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on en_out[7] relative to clock(s) Clk
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on out7[0] relative to clock(s) Clk
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on out7[1] relative to clock(s) Clk
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on out7[2] relative to clock(s) Clk
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on out7[3] relative to clock(s) Clk
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on out7[4] relative to clock(s) Clk
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on out7[5] relative to clock(s) Clk
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on out7[6] relative to clock(s) Clk
Related violations: <none>


