[{"name":"尤信程","email":"scyou@ntut.edu.tw","latestUpdate":"2018-02-19 14:42:11","objective":"１.TTL，CMOS邏輯閘之特性實習２.組合邏輯電路設計實習含：算術電路，比較器，解碼器，編碼器，多工器，解多工器等３.序向邏輯電路設計與應用：正反器，計數器，記錄器，及移位暫存器等綜合應用４.FPGA設計規劃。","schedule":"Week 1.   Holiday\nWeek 2　　General Announcement and lab Administration (SDY, KWK)\nWeek 3　　Lab 0: Use of lab equipment (SDY)\nWeek 4　　Lab 1: TTL and CMOS oscillators. 555 Astable multivibratiors (KWK)\nWeek 5　　Lab 2: Logic pen (SDY)\nWeek 6    Holiday\nWeek 7 　　Lab 3: Using 7-segment display (KWK)\nWeek 8    Lab 4: Monostable and Schmitt trigger (KWK)\nWeek 9    Lab 5: Combinational Circuit Design Using FPGA I (SDY)\nWeek 10　　Lab 5: Combinational Circuit Design Using FPGA II (SDY)\nWeek 11　　Lab 6: Sequential logic I (KWK)\nWeek 12　　Lab 6:  Sequential logic II (KWK)\nWeek 13  Lab 7: Sequential cirucuit design using FPGA I (SDY)\nWeek 14　　Lab 7: Sequential cirucuit design using FPGA II (SDY)\nWeek 15  Lab 8: PLL or small Project I (KWK)\nWeek 16  Lab 8: PLL or small Project II (KWK)\nWeek 17　　Final exam (SDY)","scorePolicy":"Completion and demonstration of worked circuits: 60%\nLab reports: 20 %\nFinal exam: 20 % (*)\n* The final exam covers basic knowledge students should know to successfully complete the lab experiments. Students whose final exam scores below 33 points are determined not to have enough knowledge to complete the experiments independently. Therefore, the instructor reserve the rights not count the points of some worked circuits and reports for these students.","materials":"Lecture notes and reference datasheets are available as handouts.","foreignLanguageTextbooks":false},{"name":"柯開維","email":"kwke@ntut.edu.tw","latestUpdate":"2018-03-22 09:21:51","objective":"１.TTL，CMOS邏輯閘之特性實習２.組合邏輯電路設計實習含：算術電路，比較器，解碼器，編碼器，多工器，解多工器等３.序向邏輯電路設計與應用：正反器，計數器，記錄器，及移位暫存器等綜合應用４.D/A和A/D之轉換與應用５.利用ASM圖之電路設計實習６.PLD設計規劃７.專題實作。","schedule":"Outline of Digital Design LAB\nSpring 2018 \nWeek 1　　Holiday\nWeek 2　　General Announcement and lab Administration (SDY, KWK)\nWeek 3　　Lab 0: Use of lab equipment (SDY)\nWeek 4　　Lab 1: Oscillator: CBL+feedback and astabe (KWK)\nWeek 5　　Lab 2: Logic pen (SDY)\nWeek 6　　Holiday\nWeek 7　　Lab 3: Using 7-segment display (KWK)\nWeek 8　　Lab 4: Monostable and Schmitt trigger (KWK)\nWeek 9　　Lab 5-1: Combinational Circuit Design Using FPGA (SDY)\nWeek 10　　Lab 5-2: Combinational Circuit Design Using FPGA (SDY)\nWeek 11　　Lab 6-1: Flip Flops, Counters, and Shift Registers (KWK)\nWeek 12　　Lab 6-2: Design of Synchronous Sequential Circuits (KWK)\nWeek 13　　Lab 7-1: Sequential circuit design using FPGA (SDY)\nWeek 14　　Lab 7-2: Sequential circuit design using FPGA (SDY)\nWeek 15　　Lab 8-1: Phase-Locked Loop (KWK)\nWeek 16　　Lab 8-2: Frequency Synthesizer (KWK)\nWeek 17　　Final exam (SDY)","scorePolicy":"實驗 60%\n報告 20%\n實測 20%","materials":"自編教材","foreignLanguageTextbooks":false}]
