  # Four-Qubit-Quantum-Chip-Analysis
I designed a 4-qubit superconducting chip using Qiskit Metal and performed analyses including Energy Participation Ratio, Capacitive, and S-parameter assessments. Using Ansys HFSS and Q3D Extractor, I optimized the chipâ€™s performance, analyzing energy distribution, capacitance, and signal behavior for improved quantum computing efficiency.

<div style="text-align: center; margin-bottom: 20px;">
  <img src="https://github.com/user-attachments/assets/db3d8542-df79-4ef8-9ecb-7ff4ed7de308" alt="Flip Chip" width="250" style="border: 2px solid #ddd; border-radius: 8px; margin-right: 15px;">
  <img src="https://github.com/user-attachments/assets/e94a44a7-3976-4341-bf10-1eba2acde406" alt="Flip Chip" width="335" style="border: 2px solid #ddd; border-radius: 8px;">
</div>

<p style="font-size: 16px; color: #555; line-height: 1.6; text-align: justify;">
  This 4-qubit chip design is part of my exploration into the performance of superconducting qubits for quantum computing. I performed Energy Participation Ratio (EPR) analysis to study energy distribution, Capacitive analysis to evaluate coupling effects, and S-parameter analysis using Ansys HFSS & Q3D Extractor to optimize the chip's signal transmission and minimize losses. 
</p>
