

================================================================
== Vitis HLS Report for 'test'
================================================================
* Date:           Thu May  9 21:47:36 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D4
* Solution:       comb_2 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       72|       72|  0.720 us|  0.720 us|   73|   73|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------+-------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                          |                               |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                 Instance                 |             Module            |   min   |   max   |    min    |    max    | min | max |   Type  |
        +------------------------------------------+-------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_test_Pipeline_ARRAY_1_READ_fu_244     |test_Pipeline_ARRAY_1_READ     |       11|       11|   0.110 us|   0.110 us|   11|   11|       no|
        |grp_test_Pipeline_ARRAY_2_READ_fu_260     |test_Pipeline_ARRAY_2_READ     |       11|       11|   0.110 us|   0.110 us|   11|   11|       no|
        |grp_test_Pipeline_VITIS_LOOP_36_1_fu_276  |test_Pipeline_VITIS_LOOP_36_1  |        7|        7|  70.000 ns|  70.000 ns|    7|    7|       no|
        |grp_test_Pipeline_ARRAY_WRITE_fu_319      |test_Pipeline_ARRAY_WRITE      |       11|       11|   0.110 us|   0.110 us|   11|   11|       no|
        +------------------------------------------+-------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|    1941|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        8|   528|    5839|   12498|    0|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     327|    -|
|Register         |        -|     -|    1867|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        8|   528|    7706|   14766|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       ~0|    20|       1|       5|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------+-------------------------------+---------+-----+------+-------+-----+
    |                 Instance                 |             Module            | BRAM_18K| DSP |  FF  |  LUT  | URAM|
    +------------------------------------------+-------------------------------+---------+-----+------+-------+-----+
    |control_s_axi_U                           |control_s_axi                  |        0|    0|   246|    424|    0|
    |mem_m_axi_U                               |mem_m_axi                      |        8|    0|   884|    880|    0|
    |mul_64ns_64ns_128_1_1_U133                |mul_64ns_64ns_128_1_1          |        0|   16|     0|     46|    0|
    |grp_test_Pipeline_ARRAY_1_READ_fu_244     |test_Pipeline_ARRAY_1_READ     |        0|    0|   587|     73|    0|
    |grp_test_Pipeline_ARRAY_2_READ_fu_260     |test_Pipeline_ARRAY_2_READ     |        0|    0|   587|     73|    0|
    |grp_test_Pipeline_ARRAY_WRITE_fu_319      |test_Pipeline_ARRAY_WRITE      |        0|    0|    66|    122|    0|
    |grp_test_Pipeline_VITIS_LOOP_36_1_fu_276  |test_Pipeline_VITIS_LOOP_36_1  |        0|  512|  3469|  10880|    0|
    +------------------------------------------+-------------------------------+---------+-----+------+-------+-----+
    |Total                                     |                               |        8|  528|  5839|  12498|    0|
    +------------------------------------------+-------------------------------+---------+-----+------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+-----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+-----+------------+------------+
    |add_ln60_1_fu_564_p2  |         +|   0|  0|  135|         128|         128|
    |add_ln60_2_fu_645_p2  |         +|   0|  0|  135|         128|         128|
    |add_ln60_3_fu_665_p2  |         +|   0|  0|  135|         128|         128|
    |add_ln60_4_fu_685_p2  |         +|   0|  0|  135|         128|         128|
    |add_ln60_5_fu_705_p2  |         +|   0|  0|  135|         128|         128|
    |add_ln60_6_fu_819_p2  |         +|   0|  0|  135|         128|         128|
    |add_ln60_7_fu_839_p2  |         +|   0|  0|  135|         128|         128|
    |add_ln60_fu_544_p2    |         +|   0|  0|  135|         128|         128|
    |add_ln61_1_fu_594_p2  |         +|   0|  0|   65|          58|          58|
    |add_ln61_fu_878_p2    |         +|   0|  0|   79|          72|          72|
    |add_ln62_1_fu_614_p2  |         +|   0|  0|   65|          58|          58|
    |add_ln62_fu_911_p2    |         +|   0|  0|   67|          60|          60|
    |out1_w_1_fu_902_p2    |         +|   0|  0|   65|          58|          58|
    |out1_w_2_fu_938_p2    |         +|   0|  0|   66|          59|          59|
    |out1_w_3_fu_725_p2    |         +|   0|  0|   65|          58|          58|
    |out1_w_4_fu_744_p2    |         +|   0|  0|   65|          58|          58|
    |out1_w_5_fu_764_p2    |         +|   0|  0|   65|          58|          58|
    |out1_w_6_fu_784_p2    |         +|   0|  0|   65|          58|          58|
    |out1_w_7_fu_949_p2    |         +|   0|  0|   65|          58|          58|
    |out1_w_8_fu_969_p2    |         +|   0|  0|   64|          57|          57|
    |out1_w_fu_855_p2      |         +|   0|  0|   65|          58|          58|
    +----------------------+----------+----+---+-----+------------+------------+
    |Total                 |          |   0|  0| 1941|        1794|        1794|
    +----------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +--------------+-----+-----------+-----+-----------+
    |     Name     | LUT | Input Size| Bits| Total Bits|
    +--------------+-----+-----------+-----+-----------+
    |ap_NS_fsm     |  155|         34|    1|         34|
    |mem_ARADDR    |   26|          5|   64|        320|
    |mem_ARLEN     |   20|          4|   32|        128|
    |mem_ARVALID   |   20|          4|    1|          4|
    |mem_AWADDR    |   14|          3|   64|        192|
    |mem_AWLEN     |   14|          3|   32|         96|
    |mem_AWVALID   |   14|          3|    1|          3|
    |mem_BREADY    |   14|          3|    1|          3|
    |mem_RREADY    |   14|          3|    1|          3|
    |mem_WVALID    |    9|          2|    1|          2|
    |mem_blk_n_AR  |    9|          2|    1|          2|
    |mem_blk_n_AW  |    9|          2|    1|          2|
    |mem_blk_n_B   |    9|          2|    1|          2|
    +--------------+-----+-----------+-----+-----------+
    |Total         |  327|         70|  201|        791|
    +--------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------+-----+----+-----+-----------+
    |                          Name                         |  FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------+-----+----+-----+-----------+
    |add_ln61_1_reg_1281                                    |   58|   0|   58|          0|
    |add_ln62_1_reg_1287                                    |   58|   0|   58|          0|
    |ap_CS_fsm                                              |   33|   0|   33|          0|
    |empty_30_reg_1225                                      |   63|   0|   63|          0|
    |empty_31_reg_1230                                      |   63|   0|   63|          0|
    |empty_32_reg_1235                                      |   63|   0|   63|          0|
    |empty_33_reg_1240                                      |   63|   0|   63|          0|
    |empty_34_reg_1245                                      |   63|   0|   63|          0|
    |empty_35_reg_1250                                      |   63|   0|   63|          0|
    |empty_36_reg_1255                                      |   63|   0|   63|          0|
    |empty_37_reg_1260                                      |   63|   0|   63|          0|
    |empty_38_reg_1265                                      |   63|   0|   64|          1|
    |grp_test_Pipeline_ARRAY_1_READ_fu_244_ap_start_reg     |    1|   0|    1|          0|
    |grp_test_Pipeline_ARRAY_2_READ_fu_260_ap_start_reg     |    1|   0|    1|          0|
    |grp_test_Pipeline_ARRAY_WRITE_fu_319_ap_start_reg      |    1|   0|    1|          0|
    |grp_test_Pipeline_VITIS_LOOP_36_1_fu_276_ap_start_reg  |    1|   0|    1|          0|
    |mul40_reg_1172                                         |  128|   0|  128|          0|
    |out1_w_1_reg_1337                                      |   58|   0|   58|          0|
    |out1_w_2_reg_1342                                      |   59|   0|   59|          0|
    |out1_w_3_reg_1302                                      |   58|   0|   58|          0|
    |out1_w_4_reg_1307                                      |   58|   0|   58|          0|
    |out1_w_5_reg_1312                                      |   58|   0|   58|          0|
    |out1_w_6_reg_1317                                      |   58|   0|   58|          0|
    |out1_w_7_reg_1347                                      |   58|   0|   58|          0|
    |out1_w_8_reg_1352                                      |   57|   0|   57|          0|
    |out1_w_reg_1332                                        |   58|   0|   58|          0|
    |trunc_ln22_1_reg_1138                                  |   61|   0|   61|          0|
    |trunc_ln29_1_reg_1144                                  |   61|   0|   61|          0|
    |trunc_ln60_4_reg_1276                                  |   70|   0|   70|          0|
    |trunc_ln60_8_reg_1297                                  |   70|   0|   70|          0|
    |trunc_ln60_reg_1270                                    |   58|   0|   58|          0|
    |trunc_ln63_1_reg_1292                                  |   58|   0|   58|          0|
    |trunc_ln67_1_reg_1322                                  |   58|   0|   58|          0|
    |trunc_ln72_1_reg_1150                                  |   61|   0|   61|          0|
    +-------------------------------------------------------+-----+----+-----+-----------+
    |Total                                                  | 1867|   0| 1868|          1|
    +-------------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|          test|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|          test|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|          test|  return value|
|m_axi_mem_AWVALID      |  out|    1|       m_axi|           mem|       pointer|
|m_axi_mem_AWREADY      |   in|    1|       m_axi|           mem|       pointer|
|m_axi_mem_AWADDR       |  out|   64|       m_axi|           mem|       pointer|
|m_axi_mem_AWID         |  out|    1|       m_axi|           mem|       pointer|
|m_axi_mem_AWLEN        |  out|    8|       m_axi|           mem|       pointer|
|m_axi_mem_AWSIZE       |  out|    3|       m_axi|           mem|       pointer|
|m_axi_mem_AWBURST      |  out|    2|       m_axi|           mem|       pointer|
|m_axi_mem_AWLOCK       |  out|    2|       m_axi|           mem|       pointer|
|m_axi_mem_AWCACHE      |  out|    4|       m_axi|           mem|       pointer|
|m_axi_mem_AWPROT       |  out|    3|       m_axi|           mem|       pointer|
|m_axi_mem_AWQOS        |  out|    4|       m_axi|           mem|       pointer|
|m_axi_mem_AWREGION     |  out|    4|       m_axi|           mem|       pointer|
|m_axi_mem_AWUSER       |  out|    1|       m_axi|           mem|       pointer|
|m_axi_mem_WVALID       |  out|    1|       m_axi|           mem|       pointer|
|m_axi_mem_WREADY       |   in|    1|       m_axi|           mem|       pointer|
|m_axi_mem_WDATA        |  out|   64|       m_axi|           mem|       pointer|
|m_axi_mem_WSTRB        |  out|    8|       m_axi|           mem|       pointer|
|m_axi_mem_WLAST        |  out|    1|       m_axi|           mem|       pointer|
|m_axi_mem_WID          |  out|    1|       m_axi|           mem|       pointer|
|m_axi_mem_WUSER        |  out|    1|       m_axi|           mem|       pointer|
|m_axi_mem_ARVALID      |  out|    1|       m_axi|           mem|       pointer|
|m_axi_mem_ARREADY      |   in|    1|       m_axi|           mem|       pointer|
|m_axi_mem_ARADDR       |  out|   64|       m_axi|           mem|       pointer|
|m_axi_mem_ARID         |  out|    1|       m_axi|           mem|       pointer|
|m_axi_mem_ARLEN        |  out|    8|       m_axi|           mem|       pointer|
|m_axi_mem_ARSIZE       |  out|    3|       m_axi|           mem|       pointer|
|m_axi_mem_ARBURST      |  out|    2|       m_axi|           mem|       pointer|
|m_axi_mem_ARLOCK       |  out|    2|       m_axi|           mem|       pointer|
|m_axi_mem_ARCACHE      |  out|    4|       m_axi|           mem|       pointer|
|m_axi_mem_ARPROT       |  out|    3|       m_axi|           mem|       pointer|
|m_axi_mem_ARQOS        |  out|    4|       m_axi|           mem|       pointer|
|m_axi_mem_ARREGION     |  out|    4|       m_axi|           mem|       pointer|
|m_axi_mem_ARUSER       |  out|    1|       m_axi|           mem|       pointer|
|m_axi_mem_RVALID       |   in|    1|       m_axi|           mem|       pointer|
|m_axi_mem_RREADY       |  out|    1|       m_axi|           mem|       pointer|
|m_axi_mem_RDATA        |   in|   64|       m_axi|           mem|       pointer|
|m_axi_mem_RLAST        |   in|    1|       m_axi|           mem|       pointer|
|m_axi_mem_RID          |   in|    1|       m_axi|           mem|       pointer|
|m_axi_mem_RUSER        |   in|    1|       m_axi|           mem|       pointer|
|m_axi_mem_RRESP        |   in|    2|       m_axi|           mem|       pointer|
|m_axi_mem_BVALID       |   in|    1|       m_axi|           mem|       pointer|
|m_axi_mem_BREADY       |  out|    1|       m_axi|           mem|       pointer|
|m_axi_mem_BRESP        |   in|    2|       m_axi|           mem|       pointer|
|m_axi_mem_BID          |   in|    1|       m_axi|           mem|       pointer|
|m_axi_mem_BUSER        |   in|    1|       m_axi|           mem|       pointer|
+-----------------------+-----+-----+------------+--------------+--------------+

