22
1 WORK 0 RISCV_CORE_CONFIG
2 LIB_PIPELINE 2 RISCV_CORE_CONFIG
3 WORK 1 pipeline
4 WORK 0 pipeline.pipeline_arch
5 WORK 1 counter_calculation
6 WORK 0 counter_calculation.counter_calculation_arch
7 WORK 1 fetch
8 WORK 0 fetch.fetch_arch
9 WORK 1 reg_integer
10 WORK 0 reg_integer.reg_integer_arch
11 WORK 1 decode
12 WORK 0 decode.decode_arch
13 WORK 1 execute
14 WORK 0 execute.execute_arch
15 WORK 1 alu
16 WORK 0 alu.alu_arch
17 WORK 1 memory_access
18 WORK 0 memory_access.memory_access_arch
19 WORK 1 writeback
20 WORK 0 writeback.writeback_arch
21 WORK 1 cache_controller
22 WORK 0 cache_controller.cache_controller_arch
14
../design/vhd/RISCV_CORE_CONFIG.vhd 1 83 0 1 20 11665553 0 0 0 0 1 0 1 1 N.A.
../design/vhd/cache_controller.vhd 2 35 0 1 20 11665555 0 0 0 0 1 0 0 1 N.A.
../design/vhd/alu.vhd 3 77 0 1 20 11665554 0 0 0 0 1 0 1 1 N.A.
../design/vhd/counter_calculation.vhd 4 40 0 1 20 11665557 0 0 0 0 1 0 0 1 N.A.
../design/vhd/decode.vhd 5 191 0 1 20 11666001 0 0 0 0 1 0 1 1 N.A.
../design/vhd/execute.vhd 6 236 0 1 20 11666326 0 0 0 0 1 0 0 1 N.A.
../design/vhd/fetch.vhd 7 48 0 1 20 11665560 0 0 0 0 1 0 0 1 N.A.
../design/vhd/memory_access.vhd 8 122 0 1 20 11665561 0 0 0 0 1 0 0 1 N.A.
../design/vhd/reg_integer.vhd 9 42 0 1 20 11665563 0 0 0 0 1 0 0 1 N.A.
../design/vhd/writeback.vhd 10 60 0 1 20 11665566 0 0 0 0 1 0 0 1 N.A.
../design/vhd/pipeline.vhd 11 340 0 1 20 11665950 0 0 0 0 1 0 0 1 N.A.
./libs/LIB_PIPELINE 12 -1 11 1 20 11886745 0 0 0 0 0 0 0 0 N.A.
./spyglass-1/WORK 13 -1 11 1 20 11886842 0 0 0 0 0 0 0 0 N.A.
./spyglass-1/Design_Read/spyglass_spysch/constraint/spg_autogenerated_waivers.sgdc 14 -1 7 1 20 11887040 0 0 0 0 0 0 1 0 N.A.
1 1 83 1
1 1 83 2
2 1 21 21
2 23 35 22
3 1 15 15
3 17 77 16
4 1 18 5
4 20 40 6
5 1 33 11
5 35 191 12
6 1 26 13
6 28 236 14
7 1 24 7
7 26 48 8
8 1 24 17
8 26 122 18
9 1 19 9
9 21 42 10
10 1 15 19
10 17 60 20
11 1 23 3
11 25 340 4
