Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/BaiduNetdiskDownload/vivado2018.3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 37eaf3169200434ea111a393e7136a70 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_jpegls_encoder_behav xil_defaultlib.tb_jpegls_encoder xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 9 for port 'tile_width' [C:/Users/password_is_447/Desktop/image_compress/reg_system/reg_system.srcs/sim_1/new/tb_jpegls_encoder.v:67]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 9 for port 'tile_height' [C:/Users/password_is_447/Desktop/image_compress/reg_system/reg_system.srcs/sim_1/new/tb_jpegls_encoder.v:68]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 8 for port 'addra' [C:/Users/password_is_447/Desktop/image_compress/reg_system/reg_system.srcs/sources_1/imports/src/DataRamIn.v:103]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 8 for port 'addrb' [C:/Users/password_is_447/Desktop/image_compress/reg_system/reg_system.srcs/sources_1/imports/src/DataRamIn.v:108]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 3 for port 'm' [C:/Users/password_is_447/Desktop/image_compress/reg_system/reg_system.srcs/sources_1/imports/src/RunModeProcessing.v:207]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 8 for port 'addra' [C:/Users/password_is_447/Desktop/image_compress/reg_system/reg_system.srcs/sources_1/imports/src/DataRamOut.v:108]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 8 for port 'addrb' [C:/Users/password_is_447/Desktop/image_compress/reg_system/reg_system.srcs/sources_1/imports/src/DataRamOut.v:113]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
